query,lit,lit,set_query,2021-11-30T10:16:16+01:00,"(fpga AND (nn OR dnn OR cnn OR ""neural network"") AND gpu)"
1,scopus,lit,add_lit,2021-11-30T10:16:17+01:00,"{""title"":""Domain encryption by slice and shift operation: Sar 256"",""eid"":""2-s2.0-85113303418"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85113303418?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85113303418\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85113303418\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85113303418""}}
"
2,scopus,lit,add_lit,2021-11-30T10:16:17+01:00,"{""title"":""Design and implementation of embedded real-time face detection system based on VPU acceleration"",""eid"":""2-s2.0-85113163844"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85113163844?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85113163844\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85113163844\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85113163844""}}
"
3,scopus,lit,add_lit,2021-11-30T10:16:17+01:00,"{""title"":""How to reach real-time AI on consumer devices? Solutions for programmable and custom architectures"",""eid"":""2-s2.0-85113136399"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85113136399?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85113136399\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85113136399\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85113136399""}}
"
4,scopus,lit,add_lit,2021-11-30T10:16:17+01:00,"{""title"":""Hardware acceleration of genomics data analysis: Challenges and opportunities"",""eid"":""2-s2.0-85112187486"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85112187486?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85112187486\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85112187486\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85112187486""}}
"
5,scopus,lit,add_lit,2021-11-30T10:16:17+01:00,"{""title"":""Asimov: A framework for simulation and optimization of an embedded ai accelerator"",""eid"":""2-s2.0-85111363229"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85111363229?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85111363229\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85111363229\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85111363229""}}
"
6,scopus,lit,add_lit,2021-11-30T10:16:17+01:00,"{""title"":""Design of an fpga hardware optimizing the performance and power consumption of a plenoptic camera depth estimation algorithm\u003csup\u003e†\u003c/sup\u003e"",""eid"":""2-s2.0-85111248617"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85111248617?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85111248617\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85111248617\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85111248617""}}
"
7,scopus,lit,add_lit,2021-11-30T10:16:17+01:00,"{""title"":""Specializing FGPU for Persistent Deep Learning"",""eid"":""2-s2.0-85110584952"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85110584952?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85110584952\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85110584952\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85110584952""}}
"
8,scopus,lit,add_lit,2021-11-30T10:16:17+01:00,"{""title"":""Acceleration of Sparse Convolutional Neural Network Based on Coarse-Grained Dataflow Architecture"",""eid"":""2-s2.0-85110552080"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85110552080?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85110552080\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85110552080\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85110552080""}}
"
9,scopus,lit,add_lit,2021-11-30T10:16:17+01:00,"{""title"":""Fast low-precision computer-generated holography on gpu"",""eid"":""2-s2.0-85110383251"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85110383251?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85110383251\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85110383251\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85110383251""}}
"
10,scopus,lit,add_lit,2021-11-30T10:16:17+01:00,"{""title"":""Analysis of design goals of cryptography algorithms based on different components"",""eid"":""2-s2.0-85110283208"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85110283208?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85110283208\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85110283208\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85110283208""}}
"
11,scopus,lit,add_lit,2021-11-30T10:16:17+01:00,"{""title"":""Mixed noise estimation model for optimized kernel minimum noise fraction transformation in hyperspectral image dimensionality reduction"",""eid"":""2-s2.0-85110188229"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85110188229?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85110188229\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85110188229\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85110188229""}}
"
12,scopus,lit,add_lit,2021-11-30T10:16:17+01:00,"{""title"":""Application of gamma attenuation technique and artificial intelligence to detect scale thickness in pipelines in which two-phase flows with different flow regimes and void fractions exist"",""eid"":""2-s2.0-85110041796"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85110041796?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85110041796\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85110041796\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85110041796""}}
"
13,scopus,lit,add_lit,2021-11-30T10:16:17+01:00,"{""title"":""Dimensionality reduction methods for brain imaging data analysis"",""eid"":""2-s2.0-85109219798"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85109219798?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85109219798\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85109219798\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85109219798""}}
"
14,scopus,lit,add_lit,2021-11-30T10:16:17+01:00,"{""title"":""Application of artificial intelligence and gamma attenuation techniques for predicting gas–oil–water volume fraction in annular regime of three-phase flow independent of oil pipeline’s scale layer"",""eid"":""2-s2.0-85109093402"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85109093402?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85109093402\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85109093402\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85109093402""}}
"
15,scopus,lit,add_lit,2021-11-30T10:16:17+01:00,"{""title"":""An overview of machine learning within embedded and mobile devices-optimizations and applications"",""eid"":""2-s2.0-85109092723"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85109092723?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85109092723\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85109092723\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85109092723""}}
"
16,scopus,lit,add_lit,2021-11-30T10:16:17+01:00,"{""title"":""Implementation of Scale Invariant Feature Transform detector on FPGA for low-power wearable devices for prostheses control"",""eid"":""2-s2.0-85109058831"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85109058831?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85109058831\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85109058831\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85109058831""}}
"
17,scopus,lit,add_lit,2021-11-30T10:16:17+01:00,"{""title"":""SLIT: An Energy-Efficient Reconfigurable Hardware Architecture for Deep Convolutional Neural Networks"",""eid"":""2-s2.0-85109035485"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85109035485?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85109035485\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85109035485\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85109035485""}}
"
18,scopus,lit,add_lit,2021-11-30T10:16:17+01:00,"{""title"":""Emotion recognition on edge devices: Training and deployment"",""eid"":""2-s2.0-85108880961"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85108880961?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85108880961\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85108880961\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85108880961""}}
"
19,scopus,lit,add_lit,2021-11-30T10:16:17+01:00,"{""title"":""Risc-v virtual platform-based convolutional neural network accelerator implemented in systemc"",""eid"":""2-s2.0-85108326552"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85108326552?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85108326552\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85108326552\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85108326552""}}
"
20,scopus,lit,add_lit,2021-11-30T10:16:17+01:00,"{""title"":""The programmable data plane: Abstractions, architectures, algorithms, and applications"",""eid"":""2-s2.0-85108234956"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85108234956?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85108234956\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85108234956\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85108234956""}}
"
21,scopus,lit,add_lit,2021-11-30T10:16:17+01:00,"{""title"":""Efficient binarized convolutional layers for visual inspection applications on resource-limited fpgas and asics"",""eid"":""2-s2.0-85108190668"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85108190668?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85108190668\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85108190668\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85108190668""}}
"
22,scopus,lit,add_lit,2021-11-30T10:16:17+01:00,"{""title"":""Low-Latency Hardware Accelerator for Improved Engle-Granger Cointegration in Pairs Trading"",""eid"":""2-s2.0-85105059314"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85105059314?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85105059314\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85105059314\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85105059314""}}
"
23,scopus,lit,add_lit,2021-11-30T10:16:17+01:00,"{""title"":""Accelerating End-to-End Deep Learning Workflow with Codesign of Data Preprocessing and Scheduling"",""eid"":""2-s2.0-85099092678"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85099092678?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85099092678\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85099092678\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85099092678""}}
"
24,scopus,lit,add_lit,2021-11-30T10:16:17+01:00,"{""title"":""A 3D graphics rendering pipeline implementation based on the openCL massively parallel processing"",""eid"":""2-s2.0-85098932054"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85098932054?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85098932054\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85098932054\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85098932054""}}
"
25,scopus,lit,add_lit,2021-11-30T10:16:17+01:00,"{""title"":""Accelerating Binarized Neural Networks via Bit-Tensor-Cores in Turing GPUs"",""eid"":""2-s2.0-85098775984"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85098775984?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85098775984\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85098775984\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85098775984""}}
"
26,scopus,lit,add_lit,2021-11-30T10:16:17+01:00,"{""title"":""Sanger: A co-design framework for enabling sparse attention using reconfigurable architecture"",""eid"":""2-s2.0-85118892660"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85118892660?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85118892660\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85118892660\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85118892660""}}
"
27,scopus,lit,add_lit,2021-11-30T10:16:17+01:00,"{""title"":""F1: A fast and programmable accelerator for fully homomorphic encryption"",""eid"":""2-s2.0-85118888808"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85118888808?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85118888808\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85118888808\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85118888808""}}
"
28,scopus,lit,add_lit,2021-11-30T10:16:17+01:00,"{""title"":""HiMA: A fast and scalable history-based memory access engine for differentiable neural computer"",""eid"":""2-s2.0-85118883460"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85118883460?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85118883460\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85118883460\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85118883460""}}
"
29,scopus,lit,add_lit,2021-11-30T10:16:17+01:00,"{""title"":""Shift-BNN: Highly-efficient probabilistic bayesian neural network training via memory-friendly pattern retrieving"",""eid"":""2-s2.0-85118876928"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85118876928?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85118876928\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85118876928\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85118876928""}}
"
30,scopus,lit,add_lit,2021-11-30T10:16:17+01:00,"{""title"":""Cohmeleon: Learning-based orchestration of accelerator coherence in heterogeneous SoCs"",""eid"":""2-s2.0-85118867828"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85118867828?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85118867828\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85118867828\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85118867828""}}
"
31,scopus,lit,add_lit,2021-11-30T10:16:17+01:00,"{""title"":""RecPipe: Co-designing models and hardware to jointly optimize recommendation quality and performance"",""eid"":""2-s2.0-85118866145"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85118866145?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85118866145\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85118866145\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85118866145""}}
"
32,scopus,lit,add_lit,2021-11-30T10:16:17+01:00,"{""title"":""RACER: Bit-pipelined processing using resistive memory"",""eid"":""2-s2.0-85118863825"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85118863825?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85118863825\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85118863825\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85118863825""}}
"
33,scopus,lit,add_lit,2021-11-30T10:16:17+01:00,"{""title"":""I-GCN: A graph convolutional network accelerator with runtime locality enhancement through islandization"",""eid"":""2-s2.0-85118856928"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85118856928?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85118856928\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85118856928\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85118856928""}}
"
34,scopus,lit,add_lit,2021-11-30T10:16:17+01:00,"{""title"":""Fifer: Practical acceleration of irregular applications on reconfigurable architectures"",""eid"":""2-s2.0-85118851059"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85118851059?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85118851059\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85118851059\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85118851059""}}
"
35,scopus,lit,add_lit,2021-11-30T10:16:17+01:00,"{""title"":""PointAcc: Efficient point cloud accelerator"",""eid"":""2-s2.0-85118825989"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85118825989?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85118825989\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85118825989\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85118825989""}}
"
36,scopus,lit,add_lit,2021-11-30T10:16:17+01:00,"{""title"":""Capstan: A vector RDA for sparsity"",""eid"":""2-s2.0-85118825773"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85118825773?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85118825773\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85118825773\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85118825773""}}
"
37,scopus,lit,add_lit,2021-11-30T10:16:17+01:00,"{""title"":""A deeper look into RowHammer's sensitivities: Experimental analysis of real DRAM chips and implications on future attacks and defenses"",""eid"":""2-s2.0-85116791064"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85116791064?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85116791064\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85116791064\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85116791064""}}
"
38,scopus,lit,add_lit,2021-11-30T10:16:17+01:00,"{""title"":""Uncovering In-DRAM RowHammer protection mechanisms: A new methodology, custom RowHammer patterns, and implications"",""eid"":""2-s2.0-85116725151"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85116725151?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85116725151\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85116725151\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85116725151""}}
"
39,scopus,lit,add_lit,2021-11-30T10:16:17+01:00,"{""title"":""Boosting Mobile CNN Inference through Semantic Memory"",""eid"":""2-s2.0-85119367683"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85119367683?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85119367683\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85119367683\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85119367683""}}
"
40,scopus,lit,add_lit,2021-11-30T10:16:17+01:00,"{""title"":""On Determining Suitable Embedded Devices for Deep Learning Models"",""eid"":""2-s2.0-85117881424"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85117881424?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85117881424\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85117881424\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85117881424""}}
"
41,scopus,lit,add_lit,2021-11-30T10:16:17+01:00,"{""title"":""Neural Network Modeling of Nonlinear Filters for EMC Simulation in Discrete Time Domain"",""eid"":""2-s2.0-85119484295"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85119484295?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85119484295\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85119484295\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85119484295""}}
"
42,scopus,lit,add_lit,2021-11-30T10:16:17+01:00,"{""title"":""Quantum-Based Molecular Dynamics Simulations Using Tensor Cores"",""eid"":""2-s2.0-85117165695"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85117165695?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85117165695\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85117165695\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85117165695""}}
"
43,scopus,lit,add_lit,2021-11-30T10:16:17+01:00,"{""title"":""Elf: Accelerate high-resolution mobile deep vision with content-aware parallel offloading"",""eid"":""2-s2.0-85102859068"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102859068?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102859068\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102859068\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102859068""}}
"
44,scopus,lit,add_lit,2021-11-30T10:16:17+01:00,"{""title"":""A generic FPGA-based hardware architecture for recursive least mean p-power extreme learning machine"",""eid"":""2-s2.0-85109149389"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85109149389?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0925231221008225"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85109149389\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85109149389\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85109149389""}}
"
45,scopus,lit,add_lit,2021-11-30T10:16:17+01:00,"{""title"":""A review of SNN implementation on FPGA"",""eid"":""2-s2.0-85119301843"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85119301843?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85119301843\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85119301843\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85119301843""}}
"
46,scopus,lit,add_lit,2021-11-30T10:16:17+01:00,"{""title"":""How can unmanned aerial vehicles be used for detecting weeds in agricultural fields?"",""eid"":""2-s2.0-85118281610"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85118281610?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85118281610\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85118281610\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85118281610""}}
"
47,scopus,lit,add_lit,2021-11-30T10:16:17+01:00,"{""title"":""Robustness Assessment of Asynchronous Advantage Actor-Critic Based on Dynamic Skewness and Sparseness Computation: A Parallel Computing View"",""eid"":""2-s2.0-85117944205"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85117944205?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85117944205\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85117944205\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85117944205""}}
"
48,scopus,lit,add_lit,2021-11-30T10:16:17+01:00,"{""title"":""The semantics of shared memory in Intel CPU/FPGA systems"",""eid"":""2-s2.0-85117591135"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85117591135?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85117591135\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85117591135\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85117591135""}}
"
49,scopus,lit,add_lit,2021-11-30T10:16:17+01:00,"{""title"":""A multi-cache system for on-chip memory optimization in fpga-based cnn accelerators"",""eid"":""2-s2.0-85117155926"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85117155926?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85117155926\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85117155926\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85117155926""}}
"
50,scopus,lit,add_lit,2021-11-30T10:16:17+01:00,"{""title"":""A novel fpga-based intent recognition system utilizing deep recurrent neural networks"",""eid"":""2-s2.0-85117010474"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85117010474?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85117010474\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85117010474\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85117010474""}}
"
51,scopus,lit,add_lit,2021-11-30T10:16:18+01:00,"{""title"":""GPU implementation of neural networks"",""eid"":""2-s2.0-2142662996"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/2142662996?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0031320304000524"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=2142662996\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=2142662996\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/2142662996""}}
"
52,scopus,lit,add_lit,2021-11-30T10:16:19+01:00,"{""title"":""Parallel Blockwise Knowledge Distillation for Deep Neural Network Compression"",""eid"":""2-s2.0-85098763559"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85098763559?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85098763559\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85098763559\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85098763559""}}
"
53,scopus,lit,add_lit,2021-11-30T10:16:19+01:00,"{""title"":""IMLBench: A Machine Learning Benchmark Suite for CPU-GPU Integrated Architectures"",""eid"":""2-s2.0-85098759209"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85098759209?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85098759209\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85098759209\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85098759209""}}
"
54,scopus,lit,add_lit,2021-11-30T10:16:19+01:00,"{""title"":""Design of Convolutional Neural Network with Cuckoo Search Algorithm for Super-Resolution UHD Systems on FPGA"",""eid"":""2-s2.0-85098329083"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85098329083?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85098329083\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85098329083\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85098329083""}}
"
55,scopus,lit,add_lit,2021-11-30T10:16:19+01:00,"{""title"":""Application layer classification of Internet traffic using ensemble learning models"",""eid"":""2-s2.0-85096801778"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85096801778?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85096801778\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85096801778\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85096801778""}}
"
56,scopus,lit,add_lit,2021-11-30T10:16:19+01:00,"{""title"":""Hardware dataflow for Convolutional Neural Network accelerator"",""eid"":""2-s2.0-85113916651"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85113916651?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85113916651\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85113916651\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85113916651""}}
"
57,scopus,lit,add_lit,2021-11-30T10:16:19+01:00,"{""title"":""Robotic Computing on FPGAs"",""eid"":""2-s2.0-85109071201"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85109071201?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85109071201\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85109071201\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85109071201""}}
"
58,scopus,lit,add_lit,2021-11-30T10:16:19+01:00,"{""title"":""Implementation of Pipelined Adder Tree for Long Short-Term Memory Cells"",""eid"":""2-s2.0-85117080171"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85117080171?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85117080171\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85117080171\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85117080171""}}
"
59,scopus,lit,add_lit,2021-11-30T10:16:19+01:00,"{""title"":""MNN: A Solution to Implement Neural Networks into a Memory-based Reconfigurable Logic Device (MRLD)"",""eid"":""2-s2.0-85113970612"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85113970612?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85113970612\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85113970612\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85113970612""}}
"
60,scopus,lit,add_lit,2021-11-30T10:16:19+01:00,"{""title"":""An Adaptive Row-based Weight Reuse Scheme for FPGA Implementation of Convolutional Neural Networks"",""eid"":""2-s2.0-85113952212"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85113952212?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85113952212\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85113952212\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85113952212""}}
"
61,scopus,lit,add_lit,2021-11-30T10:16:19+01:00,"{""title"":""YOLOv3-mobile for real-time pedestrian detection on embedded GPU"",""eid"":""2-s2.0-85118220724"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85118220724?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85118220724\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85118220724\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85118220724""}}
"
62,scopus,lit,add_lit,2021-11-30T10:16:19+01:00,"{""title"":""Computation Offloading Scheduling for Deep Neural Network Inference in Mobile Computing"",""eid"":""2-s2.0-85115428959"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85115428959?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85115428959\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85115428959\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85115428959""}}
"
63,scopus,lit,add_lit,2021-11-30T10:16:19+01:00,"{""title"":""Green intelligent financial system construction paradigm based on deep learning and concurrency models"",""eid"":""2-s2.0-85084203600"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084203600?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084203600\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084203600\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084203600""}}
"
64,scopus,lit,add_lit,2021-11-30T10:16:19+01:00,"{""title"":""Tile art image generation using parallel greedy algorithm on the GPU and its approximation with machine learning"",""eid"":""2-s2.0-85076404528"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85076404528?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85076404528\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85076404528\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85076404528""}}
"
65,scopus,lit,add_lit,2021-11-30T10:16:19+01:00,"{""title"":""Double-sampling Gray TDC with a ROS Interface for a LiDAR System"",""eid"":""2-s2.0-85114493097"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85114493097?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85114493097\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85114493097\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85114493097""}}
"
66,scopus,lit,add_lit,2021-11-30T10:16:19+01:00,"{""title"":""CHaNAS: Coordinated search for network architecture and scheduling policy"",""eid"":""2-s2.0-85109416846"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85109416846?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85109416846\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85109416846\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85109416846""}}
"
67,scopus,lit,add_lit,2021-11-30T10:16:19+01:00,"{""title"":""Unlocking Approximations through Selective Source Code Transformations"",""eid"":""2-s2.0-85109218891"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85109218891?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85109218891\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85109218891\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85109218891""}}
"
68,scopus,lit,add_lit,2021-11-30T10:16:19+01:00,"{""title"":""Accommodating Transformer onto FPGA: Coupling the Balanced Model Compression and FPGA-Implementation Optimization"",""eid"":""2-s2.0-85109210883"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85109210883?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85109210883\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85109210883\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85109210883""}}
"
69,scopus,lit,add_lit,2021-11-30T10:16:19+01:00,"{""title"":""Benchmarking the Nvidia GPU Lineage: From Early K80 to Modern A100 with Asynchronous Memory Transfers"",""eid"":""2-s2.0-85109396133"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85109396133?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85109396133\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85109396133\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85109396133""}}
"
70,scopus,lit,add_lit,2021-11-30T10:16:19+01:00,"{""title"":""StreamBrain: An HPC Framework for Brain-like Neural Networks on CPUs, GPUs and FPGAs"",""eid"":""2-s2.0-85109368800"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85109368800?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85109368800\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85109368800\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85109368800""}}
"
71,scopus,lit,add_lit,2021-11-30T10:16:19+01:00,"{""title"":""Hybrid agent-based methodology for testing response protocols"",""eid"":""2-s2.0-85103755740"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85103755740?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0950705121002689"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85103755740\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85103755740\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85103755740""}}
"
72,scopus,lit,add_lit,2021-11-30T10:16:19+01:00,"{""title"":""High-parallelism Inception-like Spiking Neural Networks for Unsupervised Feature Learning"",""eid"":""2-s2.0-85102273173"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102273173?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0925231221002733"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102273173\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102273173\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102273173""}}
"
73,scopus,lit,add_lit,2021-11-30T10:16:19+01:00,"{""title"":""Analyzing the Soft Error Reliability of Convolutional Neural Networks on Graphics Processing Unit"",""eid"":""2-s2.0-85114958628"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85114958628?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85114958628\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85114958628\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85114958628""}}
"
74,scopus,lit,add_lit,2021-11-30T10:16:19+01:00,"{""title"":""Vessel identification using convolutional neural network-based hardware accelerators"",""eid"":""2-s2.0-85112362456"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85112362456?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85112362456\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85112362456\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85112362456""}}
"
75,scopus,lit,add_lit,2021-11-30T10:16:19+01:00,"{""title"":""Distance-in-time versus distance-in-space"",""eid"":""2-s2.0-85108915550"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85108915550?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85108915550\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85108915550\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85108915550""}}
"
76,scopus,lit,add_lit,2021-11-30T10:16:19+01:00,"{""title"":""Piecewise anomaly detection using minimal learning machine for hyperspectral images"",""eid"":""2-s2.0-85113157841"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85113157841?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85113157841\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85113157841\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85113157841""}}
"
77,scopus,lit,add_lit,2021-11-30T10:16:21+01:00,"{""title"":""Review on imaging and data processing of visual sensing"",""eid"":""2-s2.0-85109033878"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85109033878?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85109033878\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85109033878\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85109033878""}}
"
78,scopus,lit,add_lit,2021-11-30T10:16:21+01:00,"{""title"":""Short-term wind power prediction based on multidimensional data cleaning and feature reconfiguration"",""eid"":""2-s2.0-85103974653"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85103974653?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0306261921003457"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85103974653\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85103974653\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85103974653""}}
"
79,scopus,lit,add_lit,2021-11-30T10:16:21+01:00,"{""title"":""Semantic segmentation on multi-spectral images"",""eid"":""2-s2.0-85111470280"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85111470280?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85111470280\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85111470280\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85111470280""}}
"
80,scopus,lit,add_lit,2021-11-30T10:16:21+01:00,"{""title"":""An energy-efficient FPGA-based convolutional neural network implementation"",""eid"":""2-s2.0-85111416634"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85111416634?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85111416634\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85111416634\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85111416634""}}
"
81,scopus,lit,add_lit,2021-11-30T10:16:21+01:00,"{""title"":""UPIM: Performance-aware Online Learning Capable Processing-in-Memory"",""eid"":""2-s2.0-85113309000"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85113309000?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85113309000\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85113309000\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85113309000""}}
"
82,scopus,lit,add_lit,2021-11-30T10:16:21+01:00,"{""title"":""Software/Hardware Co-design for Multi-modal Multi-task Learning in Autonomous Systems"",""eid"":""2-s2.0-85113305558"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85113305558?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85113305558\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85113305558\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85113305558""}}
"
83,scopus,lit,add_lit,2021-11-30T10:16:21+01:00,"{""title"":""A Real-Time Face Recognition System by Efficient Hardware-Software Co-Design on FPGA SoCs"",""eid"":""2-s2.0-85113296047"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85113296047?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85113296047\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85113296047\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85113296047""}}
"
84,scopus,lit,add_lit,2021-11-30T10:16:21+01:00,"{""title"":""Efficient FPGA Implementation of a Convolutional Neural Network for Radar Signal Processing"",""eid"":""2-s2.0-85113287569"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85113287569?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85113287569\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85113287569\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85113287569""}}
"
85,scopus,lit,add_lit,2021-11-30T10:16:21+01:00,"{""title"":""Ensemble of Pruned Networks for Reliable Classifiers"",""eid"":""2-s2.0-85113284010"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85113284010?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85113284010\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85113284010\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85113284010""}}
"
86,scopus,lit,add_lit,2021-11-30T10:16:21+01:00,"{""title"":""An Investigation on Neural Spike Sorting Algorithms"",""eid"":""2-s2.0-85118443933"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85118443933?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85118443933\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85118443933\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85118443933""}}
"
87,scopus,lit,add_lit,2021-11-30T10:16:21+01:00,"{""title"":""ThundeRiNG: Generating multiple independent random number sequences on FPGAS"",""eid"":""2-s2.0-85107518417"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85107518417?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85107518417\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85107518417\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85107518417""}}
"
88,scopus,lit,add_lit,2021-11-30T10:16:21+01:00,"{""title"":""Enabling energy-efficient DNN training on hybrid GPU-FPGA accelerators"",""eid"":""2-s2.0-85107490701"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85107490701?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85107490701\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85107490701\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85107490701""}}
"
89,scopus,lit,add_lit,2021-11-30T10:16:21+01:00,"{""title"":""MD-HM: Memoization-based molecular dynamics simulations on big memory system"",""eid"":""2-s2.0-85107479705"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85107479705?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85107479705\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85107479705\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85107479705""}}
"
90,scopus,lit,add_lit,2021-11-30T10:16:21+01:00,"{""title"":""An approximate gemm unit for energy-efficient object detection"",""eid"":""2-s2.0-85108111371"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85108111371?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85108111371\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85108111371\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85108111371""}}
"
91,scopus,lit,add_lit,2021-11-30T10:16:21+01:00,"{""title"":""Short‐time fourier transform based on metaprogramming and the stockham optimization method"",""eid"":""2-s2.0-85107877486"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85107877486?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85107877486\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85107877486\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85107877486""}}
"
92,scopus,lit,add_lit,2021-11-30T10:16:21+01:00,"{""title"":""Deep-framework: A distributed, scalable, and edge-oriented framework for real-time analysis of video streams"",""eid"":""2-s2.0-85107648858"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85107648858?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85107648858\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85107648858\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85107648858""}}
"
93,scopus,lit,add_lit,2021-11-30T10:16:21+01:00,"{""title"":""Improving scalability in systems neuroscience"",""eid"":""2-s2.0-85104986830"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85104986830?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0896627321001951"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85104986830\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85104986830\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85104986830""}}
"
94,scopus,lit,add_lit,2021-11-30T10:16:21+01:00,"{""title"":""NN-Baton: DNN workload orchestration and chiplet granularity exploration for multichip accelerators"",""eid"":""2-s2.0-85114704992"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85114704992?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85114704992\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85114704992\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85114704992""}}
"
95,scopus,lit,add_lit,2021-11-30T10:16:21+01:00,"{""title"":""ELSA: Hardware-software Co-design for efficient, lightweight self-attention mechanism in neural networks"",""eid"":""2-s2.0-85114693285"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85114693285?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85114693285\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85114693285\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85114693285""}}
"
96,scopus,lit,add_lit,2021-11-30T10:16:21+01:00,"{""title"":""SARA: Scaling a reconfigurable dataflow accelerator"",""eid"":""2-s2.0-85114690957"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85114690957?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85114690957\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85114690957\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85114690957""}}
"
97,scopus,lit,add_lit,2021-11-30T10:16:21+01:00,"{""title"":""Taming the Zoo: The unified graphit compiler framework for novel architectures"",""eid"":""2-s2.0-85114683772"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85114683772?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85114683772\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85114683772\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85114683772""}}
"
98,scopus,lit,add_lit,2021-11-30T10:16:21+01:00,"{""title"":""FlexMiner: A pattern-aware accelerator for graph pattern mining"",""eid"":""2-s2.0-85114680712"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85114680712?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85114680712\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85114680712\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85114680712""}}
"
99,scopus,lit,add_lit,2021-11-30T10:16:21+01:00,"{""title"":""Unlimited vector extension with data streaming support"",""eid"":""2-s2.0-85114675081"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85114675081?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85114675081\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85114675081\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85114675081""}}
"
100,scopus,lit,add_lit,2021-11-30T10:16:21+01:00,"{""title"":""NASA: Accelerating neural network design with a NAS processor"",""eid"":""2-s2.0-85114672587"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85114672587?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85114672587\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85114672587\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85114672587""}}
"
101,scopus,lit,add_lit,2021-11-30T10:16:21+01:00,"{""title"":""Dual-side sparse tensor core"",""eid"":""2-s2.0-85114664895"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85114664895?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85114664895\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85114664895\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85114664895""}}
"
102,scopus,lit,add_lit,2021-11-30T10:16:22+01:00,"{""title"":""Performance Evaluation of Deep Learning Compilers for Edge Inference"",""eid"":""2-s2.0-85114440864"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85114440864?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85114440864\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85114440864\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85114440864""}}
"
103,scopus,lit,add_lit,2021-11-30T10:16:22+01:00,"{""title"":""Time-Division Multiplexing for FPGA Considering CNN Model Switch Time"",""eid"":""2-s2.0-85114425776"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85114425776?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85114425776\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85114425776\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85114425776""}}
"
104,scopus,lit,add_lit,2021-11-30T10:16:22+01:00,"{""title"":""Pooling Acceleration in the DaVinci Architecture Using Im2col and Col2im Instructions"",""eid"":""2-s2.0-85114419032"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85114419032?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85114419032\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85114419032\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85114419032""}}
"
105,scopus,lit,add_lit,2021-11-30T10:16:22+01:00,"{""title"":""A Neuromorphic Proto-Object Based Dynamic Visual Saliency Model with a Hybrid FPGA Implementation"",""eid"":""2-s2.0-85112666292"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85112666292?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85112666292\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85112666292\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85112666292""}}
"
106,scopus,lit,add_lit,2021-11-30T10:16:22+01:00,"{""title"":""Quantitative Evaluation of Hardware Binary Stochastic Neurons"",""eid"":""2-s2.0-85108974561"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85108974561?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85108974561\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85108974561\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85108974561""}}
"
107,scopus,lit,add_lit,2021-11-30T10:16:22+01:00,"{""title"":""PERI: A Configurable Posit Enabled RISC-V Core"",""eid"":""2-s2.0-85108910956"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85108910956?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85108910956\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85108910956\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85108910956""}}
"
108,scopus,lit,add_lit,2021-11-30T10:16:22+01:00,"{""title"":""Accelerating population count with a hardware co-processor for microblaze"",""eid"":""2-s2.0-85108422282"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85108422282?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85108422282\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85108422282\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85108422282""}}
"
109,scopus,lit,add_lit,2021-11-30T10:16:22+01:00,"{""title"":""Survey on Graph Neural Network Acceleration Architectures"",""eid"":""2-s2.0-85108382832"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85108382832?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85108382832\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85108382832\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85108382832""}}
"
110,scopus,lit,add_lit,2021-11-30T10:16:22+01:00,"{""title"":""QUAC-TRNG: High-throughput true random number generation using quadruple row activation in commodity DRAM chips"",""eid"":""2-s2.0-85107975812"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85107975812?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85107975812\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85107975812\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85107975812""}}
"
111,scopus,lit,add_lit,2021-11-30T10:16:22+01:00,"{""title"":""The last CPU"",""eid"":""2-s2.0-85107854271"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85107854271?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85107854271\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85107854271\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85107854271""}}
"
112,scopus,lit,add_lit,2021-11-30T10:16:22+01:00,"{""title"":""Low-power emerging memristive designs towards secure hardware systems for applications in internet of things"",""eid"":""2-s2.0-85107813550"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85107813550?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S2589965121000015"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85107813550\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85107813550\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85107813550""}}
"
113,scopus,lit,add_lit,2021-11-30T10:16:22+01:00,"{""title"":""η-LSTM: Co-designing highly-efficient large LSTM training via exploiting memory-saving and architectural design opportunities"",""eid"":""2-s2.0-85107508413"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85107508413?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85107508413\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85107508413\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85107508413""}}
"
114,scopus,lit,add_lit,2021-11-30T10:16:22+01:00,"{""title"":""Neural architecture search for lightweight neural network in food recognition"",""eid"":""2-s2.0-85107370353"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85107370353?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85107370353\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85107370353\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85107370353""}}
"
115,scopus,lit,add_lit,2021-11-30T10:16:22+01:00,"{""title"":""Two Sides of the Same Coin: Boons and Banes of Machine Learning in Hardware Security"",""eid"":""2-s2.0-85107184257"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85107184257?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85107184257\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85107184257\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85107184257""}}
"
116,scopus,lit,add_lit,2021-11-30T10:16:22+01:00,"{""title"":""MAHASIM: Machine-Learning Hardware Acceleration Using a Software-Defined Intelligent Memory System"",""eid"":""2-s2.0-85107159299"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85107159299?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85107159299\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85107159299\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85107159299""}}
"
117,scopus,lit,add_lit,2021-11-30T10:16:22+01:00,"{""title"":""Simba: Scaling Deep-Learning Inference with Chiplet-Based Architecture"",""eid"":""2-s2.0-85106880438"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85106880438?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85106880438\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85106880438\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85106880438""}}
"
118,scopus,lit,add_lit,2021-11-30T10:16:22+01:00,"{""title"":""Aero: A 1.28 mop/s/lut reconfigurable inference processor for recurrent neural networks in a resource-limited fpga"",""eid"":""2-s2.0-85106291217"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85106291217?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85106291217\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85106291217\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85106291217""}}
"
119,scopus,lit,add_lit,2021-11-30T10:16:22+01:00,"{""title"":""Graph processing and machine learning architectures with emerging memory technologies: a survey"",""eid"":""2-s2.0-85106048150"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85106048150?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85106048150\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85106048150\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85106048150""}}
"
120,scopus,lit,add_lit,2021-11-30T10:16:22+01:00,"{""title"":""Accelerating DES and AES Algorithms for a Heterogeneous Many-core Processor"",""eid"":""2-s2.0-85105165141"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85105165141?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85105165141\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85105165141\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85105165141""}}
"
121,scopus,lit,add_lit,2021-11-30T10:16:22+01:00,"{""title"":""Raw Data Processing Using Modern Hardware for Inspection of Objects in X-Ray Baggage Inspection Systems"",""eid"":""2-s2.0-85105086830"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85105086830?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85105086830\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85105086830\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85105086830""}}
"
122,scopus,lit,add_lit,2021-11-30T10:16:22+01:00,"{""title"":""Accelerating DNA pairwise sequence alignment using FPGA and a customized convolutional neural network"",""eid"":""2-s2.0-85104977558"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85104977558?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0045790621001178"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85104977558\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85104977558\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85104977558""}}
"
123,scopus,lit,add_lit,2021-11-30T10:16:22+01:00,"{""title"":""Defining the best-fit machine learning classifier to early diagnose photovoltaic solar cells hot-spots"",""eid"":""2-s2.0-85104012910"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85104012910?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S2214157X2100143X"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85104012910\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85104012910\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85104012910""}}
"
124,scopus,lit,add_lit,2021-11-30T10:16:22+01:00,"{""title"":""A Survey of Algorithmic and Hardware Optimization Techniques for Vision Convolutional Neural Networks on FPGAs"",""eid"":""2-s2.0-85103636526"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85103636526?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85103636526\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85103636526\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85103636526""}}
"
125,scopus,lit,add_lit,2021-11-30T10:16:22+01:00,"{""title"":""OPTWEB: A Lightweight Fully Connected Inter-FPGA Network for Efficient Collectives"",""eid"":""2-s2.0-85103232652"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85103232652?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85103232652\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85103232652\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85103232652""}}
"
126,scopus,lit,add_lit,2021-11-30T10:16:22+01:00,"{""title"":""Major Advances in Particle Swarm Optimization: Theory, Analysis, and Application"",""eid"":""2-s2.0-85102857299"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102857299?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S2210650221000298"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102857299\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102857299\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102857299""}}
"
127,scopus,lit,add_lit,2021-11-30T10:16:23+01:00,"{""title"":""Collaborative execution of fluid flow simulation using non-uniform decomposition on heterogeneous architectures"",""eid"":""2-s2.0-85102046247"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102046247?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0743731521000277"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102046247\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102046247\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102046247""}}
"
128,scopus,lit,add_lit,2021-11-30T10:16:23+01:00,"{""title"":""Expeditious COVID-19 similarity measure tool based on consolidated SCA algorithm with mutation and opposition operators"",""eid"":""2-s2.0-85101865441"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85101865441?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1568494621001204"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85101865441\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85101865441\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85101865441""}}
"
129,scopus,lit,add_lit,2021-11-30T10:16:23+01:00,"{""title"":""A Real-Time, GPU-Based Implementation of Aperture Domain Model Image REconstruction"",""eid"":""2-s2.0-85100757107"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85100757107?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85100757107\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85100757107\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85100757107""}}
"
130,scopus,lit,add_lit,2021-11-30T10:16:23+01:00,"{""title"":""Real-Time Multiple Object Visual Tracking for Embedded GPU Systems"",""eid"":""2-s2.0-85100723436"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85100723436?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85100723436\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85100723436\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85100723436""}}
"
131,scopus,lit,add_lit,2021-11-30T10:16:23+01:00,"{""title"":""Utilizing cloud FPGAs towards the open neural network standard"",""eid"":""2-s2.0-85100488237"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85100488237?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S2210537921000135"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85100488237\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85100488237\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85100488237""}}
"
132,scopus,lit,add_lit,2021-11-30T10:16:23+01:00,"{""title"":""Indoor space art design based on immersive VR and embedded system"",""eid"":""2-s2.0-85100152936"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85100152936?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0141933121001745"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85100152936\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85100152936\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85100152936""}}
"
133,scopus,lit,add_lit,2021-11-30T10:16:23+01:00,"{""title"":""Simulation of art design of indoor furnishings based on FPGA and internet of things system"",""eid"":""2-s2.0-85100141365"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85100141365?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0141933121001964"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85100141365\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85100141365\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85100141365""}}
"
134,scopus,lit,add_lit,2021-11-30T10:16:23+01:00,"{""title"":""An FSCV Deep Neural Network: Development, Pruning, and Acceleration on an FPGA"",""eid"":""2-s2.0-85098769491"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85098769491?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85098769491\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85098769491\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85098769491""}}
"
135,scopus,lit,add_lit,2021-11-30T10:16:23+01:00,"{""title"":""Toward a general framework for jointly processor-workload empirical modeling"",""eid"":""2-s2.0-85095420219"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85095420219?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85095420219\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85095420219\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85095420219""}}
"
136,scopus,lit,add_lit,2021-11-30T10:16:23+01:00,"{""title"":""A De-raining semantic segmentation network for real-time foreground segmentation"",""eid"":""2-s2.0-85094909409"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85094909409?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85094909409\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85094909409\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85094909409""}}
"
137,scopus,lit,add_lit,2021-11-30T10:16:23+01:00,"{""title"":""A high-speed feature matching method of high-resolution aerial images"",""eid"":""2-s2.0-85090194361"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85090194361?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85090194361\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85090194361\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85090194361""}}
"
138,scopus,lit,add_lit,2021-11-30T10:16:23+01:00,"{""title"":""FPGA implementation of HOOFR bucketing extractor-based real-time embedded SLAM applications"",""eid"":""2-s2.0-85086365055"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85086365055?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85086365055\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85086365055\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85086365055""}}
"
139,scopus,lit,add_lit,2021-11-30T10:16:23+01:00,"{""title"":""Neuromorphic photonics: 2D or not 2D?"",""eid"":""2-s2.0-85106700854"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85106700854?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85106700854\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85106700854\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85106700854""}}
"
140,scopus,lit,add_lit,2021-11-30T10:16:23+01:00,"{""title"":""Red Alert for Power Leakage: Exploiting Intel RAPL-Induced Side Channels"",""eid"":""2-s2.0-85108086664"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85108086664?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85108086664\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85108086664\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85108086664""}}
"
141,scopus,lit,add_lit,2021-11-30T10:16:23+01:00,"{""title"":""FPGA Implementation of Object Detection Accelerator Based on Vitis-AI"",""eid"":""2-s2.0-85107978185"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85107978185?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85107978185\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85107978185\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85107978185""}}
"
142,scopus,lit,add_lit,2021-11-30T10:16:23+01:00,"{""title"":""VM placement in accelerator-equipped data centers using variable-length modified genetic algorithm"",""eid"":""2-s2.0-85117516938"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85117516938?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85117516938\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85117516938\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85117516938""}}
"
143,scopus,lit,add_lit,2021-11-30T10:16:23+01:00,"{""title"":""Design space for scaling-in general purpose computing within the DDR DRAM hierarchy for map-reduce workloads"",""eid"":""2-s2.0-85106059208"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85106059208?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85106059208\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85106059208\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85106059208""}}
"
144,scopus,lit,add_lit,2021-11-30T10:16:23+01:00,"{""title"":""Human-scale Brain Simulation via Supercomputer: A Case Study on the Cerebellum"",""eid"":""2-s2.0-85101886375"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85101886375?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S030645222100021X"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85101886375\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85101886375\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85101886375""}}
"
145,scopus,lit,add_lit,2021-11-30T10:16:23+01:00,"{""title"":""An FPGA-Accelerated Ultra-High-Speed Stereo Rectification for Event-Based Camera"",""eid"":""2-s2.0-85112862905"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85112862905?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85112862905\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85112862905\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85112862905""}}
"
146,scopus,lit,add_lit,2021-11-30T10:16:23+01:00,"{""title"":""A CNN/FPGA Co-Exploration Method Based on Hourglass Network"",""eid"":""2-s2.0-85112858713"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85112858713?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85112858713\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85112858713\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85112858713""}}
"
147,scopus,lit,add_lit,2021-11-30T10:16:23+01:00,"{""title"":""TiAcc: Triangle-inequality based hardware accelerator for K-means on FPGAs"",""eid"":""2-s2.0-85114856098"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85114856098?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85114856098\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85114856098\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85114856098""}}
"
148,scopus,lit,add_lit,2021-11-30T10:16:23+01:00,"{""title"":""AVEC: Accelerator virtualization in cloud-edge computing for deep learning libraries"",""eid"":""2-s2.0-85113778754"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85113778754?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85113778754\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85113778754\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85113778754""}}
"
149,scopus,lit,add_lit,2021-11-30T10:16:23+01:00,"{""title"":""Evolution of PET Detectors and Event Positioning Algorithms Using Monolithic Scintillation Crystals"",""eid"":""2-s2.0-85113711087"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85113711087?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85113711087\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85113711087\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85113711087""}}
"
150,scopus,lit,add_lit,2021-11-30T10:16:23+01:00,"{""title"":""Temporal blocking of finite-difference stencil operators with sparse \""off-the-grid\"" sources"",""eid"":""2-s2.0-85113509031"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85113509031?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85113509031\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85113509031\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85113509031""}}
"
151,scopus,lit,add_lit,2021-11-30T10:16:23+01:00,"{""title"":""QPR: Quantizing PageRank with coherent shared memory accelerators"",""eid"":""2-s2.0-85113442597"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85113442597?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85113442597\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85113442597\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85113442597""}}
"
152,scopus,lit,add_lit,2021-11-30T10:16:24+01:00,"{""title"":""High-performance spectral element methods on field-programmable gate arrays : iimplementation, evaluation, and future projection"",""eid"":""2-s2.0-85110962155"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85110962155?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85110962155\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85110962155\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85110962155""}}
"
153,scopus,lit,add_lit,2021-11-30T10:16:24+01:00,"{""title"":""Matrix engines for high performance computing: A paragon of performance or grasping at straws?"",""eid"":""2-s2.0-85110825497"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85110825497?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85110825497\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85110825497\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85110825497""}}
"
154,scopus,lit,add_lit,2021-11-30T10:16:24+01:00,"{""title"":""FPGA accelerator for CNN: An exploration of the kernel structured sparsity and hybrid arithmetic computation"",""eid"":""2-s2.0-85109045249"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85109045249?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85109045249\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85109045249\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85109045249""}}
"
155,scopus,lit,add_lit,2021-11-30T10:16:24+01:00,"{""title"":""GAME: Gaussian Mixture Model Mapping and Navigation Engine on Embedded FPGA"",""eid"":""2-s2.0-85107683341"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85107683341?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85107683341\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85107683341\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85107683341""}}
"
156,scopus,lit,add_lit,2021-11-30T10:16:24+01:00,"{""title"":""A Safari through FPGA-based Neural Network Compilation and Design Automation Flows"",""eid"":""2-s2.0-85107682484"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85107682484?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85107682484\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85107682484\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85107682484""}}
"
157,scopus,lit,add_lit,2021-11-30T10:16:24+01:00,"{""title"":""HEDAcc: FPGA-based Accelerator for High-order Epistasis Detection"",""eid"":""2-s2.0-85107667939"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85107667939?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85107667939\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85107667939\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85107667939""}}
"
158,scopus,lit,add_lit,2021-11-30T10:16:24+01:00,"{""title"":""Remote Power Attacks on the Versatile Tensor Accelerator in Multi-Tenant FPGAs"",""eid"":""2-s2.0-85107665564"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85107665564?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85107665564\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85107665564\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85107665564""}}
"
159,scopus,lit,add_lit,2021-11-30T10:16:24+01:00,"{""title"":""Optimized FPGA-based Deep Learning Accelerator for Sparse CNN using High Bandwidth Memory"",""eid"":""2-s2.0-85107663857"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85107663857?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85107663857\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85107663857\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85107663857""}}
"
160,scopus,lit,add_lit,2021-11-30T10:16:24+01:00,"{""title"":""UnzipFPGA: Enhancing FPGA-based CNN Engines with On-the-Fly Weights Generation"",""eid"":""2-s2.0-85107660680"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85107660680?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85107660680\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85107660680\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85107660680""}}
"
161,scopus,lit,add_lit,2021-11-30T10:16:24+01:00,"{""title"":""First study of p-channel vertical split-gate flash memory device with various electron and hole injection methods and potential future possibility to enable functional memory circuits"",""eid"":""2-s2.0-85107650229"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85107650229?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85107650229\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85107650229\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85107650229""}}
"
162,scopus,lit,add_lit,2021-11-30T10:16:24+01:00,"{""title"":""Extending High-Level Synthesis for Task-Parallel Programs"",""eid"":""2-s2.0-85107645858"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85107645858?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85107645858\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85107645858\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85107645858""}}
"
163,scopus,lit,add_lit,2021-11-30T10:16:24+01:00,"{""title"":""FA-LAMP: FPGA-Accelerated Learned Approximate Matrix Profile for Time Series Similarity Prediction"",""eid"":""2-s2.0-85107639298"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85107639298?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85107639298\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85107639298\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85107639298""}}
"
164,scopus,lit,add_lit,2021-11-30T10:16:24+01:00,"{""title"":""3D-VNPU: A Flexible Accelerator for 2D/3D CNNs on FPGA"",""eid"":""2-s2.0-85107625610"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85107625610?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85107625610\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85107625610\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85107625610""}}
"
165,scopus,lit,add_lit,2021-11-30T10:16:24+01:00,"{""title"":""BoostGCN: A Framework for Optimizing GCN Inference on FPGA"",""eid"":""2-s2.0-85107623968"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85107623968?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85107623968\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85107623968\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85107623968""}}
"
166,scopus,lit,add_lit,2021-11-30T10:16:24+01:00,"{""title"":""Compute-Capable Block RAMs for Efficient Deep Learning Acceleration on FPGAs"",""eid"":""2-s2.0-85107622883"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85107622883?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85107622883\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85107622883\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85107622883""}}
"
167,scopus,lit,add_lit,2021-11-30T10:16:24+01:00,"{""title"":""Taxonomy, state-of-the-art, challenges and applications of visual understanding: A review"",""eid"":""2-s2.0-85107386837"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85107386837?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1574013721000149"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85107386837\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85107386837\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85107386837""}}
"
168,scopus,lit,add_lit,2021-11-30T10:16:24+01:00,"{""title"":""A survey of low-latency transmission strategies in software defined networking"",""eid"":""2-s2.0-85107177105"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85107177105?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1574013721000265"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85107177105\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85107177105\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85107177105""}}
"
169,scopus,lit,add_lit,2021-11-30T10:16:24+01:00,"{""title"":""A Full-Process Optimization-Based Background Subtraction for Moving Object Detection on General-Purpose Embedded Devices"",""eid"":""2-s2.0-85105858613"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85105858613?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85105858613\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85105858613\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85105858613""}}
"
170,scopus,lit,add_lit,2021-11-30T10:16:24+01:00,"{""title"":""MLPF: efficient machine-learned particle-flow reconstruction using graph neural networks"",""eid"":""2-s2.0-85105199494"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85105199494?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85105199494\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85105199494\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85105199494""}}
"
171,scopus,lit,add_lit,2021-11-30T10:16:24+01:00,"{""title"":""Horizontal review on video surveillance for smart cities: Edge devices, applications, datasets, and future trends"",""eid"":""2-s2.0-85105121180"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85105121180?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85105121180\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85105121180\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85105121180""}}
"
172,scopus,lit,add_lit,2021-11-30T10:16:24+01:00,"{""title"":""Accelerating neural network inference on fpga-based platforms—a survey"",""eid"":""2-s2.0-85104677017"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85104677017?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85104677017\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85104677017\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85104677017""}}
"
173,scopus,lit,add_lit,2021-11-30T10:16:24+01:00,"{""title"":""Cheetah: An Accurate Assessment Mechanism and a High-Throughput Acceleration Architecture Oriented Toward Resource Efficiency"",""eid"":""2-s2.0-85104592801"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85104592801?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85104592801\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85104592801\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85104592801""}}
"
174,scopus,lit,add_lit,2021-11-30T10:16:24+01:00,"{""title"":""Automatic number plate recognition:A detailed survey of relevant algorithms"",""eid"":""2-s2.0-85104581205"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85104581205?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85104581205\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85104581205\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85104581205""}}
"
175,scopus,lit,add_lit,2021-11-30T10:16:24+01:00,"{""title"":""Face recognition on a smart image sensor using local gradients"",""eid"":""2-s2.0-85104452489"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85104452489?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85104452489\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85104452489\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85104452489""}}
"
176,scopus,lit,add_lit,2021-11-30T10:16:24+01:00,"{""title"":""An FPGA Based Accelerator for Clustering Algorithms with Custom Instructions"",""eid"":""2-s2.0-85104201847"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85104201847?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85104201847\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85104201847\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85104201847""}}
"
177,scopus,lit,add_lit,2021-11-30T10:16:25+01:00,"{""title"":""Learning ultrasound rendering from cross-sectional model slices for simulated training"",""eid"":""2-s2.0-85104030642"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85104030642?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85104030642\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85104030642\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85104030642""}}
"
178,scopus,lit,add_lit,2021-11-30T10:16:25+01:00,"{""title"":""Performance improvements to modern hydrological models via lookup table optimizations"",""eid"":""2-s2.0-85102828939"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102828939?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S136481522100061X"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102828939\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102828939\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102828939""}}
"
179,scopus,lit,add_lit,2021-11-30T10:16:25+01:00,"{""title"":""A Parametrizable High-Level Synthesis Library for Accelerating Neural Networks on FPGAs"",""eid"":""2-s2.0-85102810198"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102810198?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102810198\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102810198\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102810198""}}
"
180,scopus,lit,add_lit,2021-11-30T10:16:25+01:00,"{""title"":""A wearable sensor vest for social humanoid robots with GPGPU, IoT, and modular software architecture"",""eid"":""2-s2.0-85101922805"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85101922805?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0921889019306323"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85101922805\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85101922805\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85101922805""}}
"
181,scopus,lit,add_lit,2021-11-30T10:16:25+01:00,"{""title"":""A survey of accelerator architectures for 3D convolution neural networks"",""eid"":""2-s2.0-85101827981"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85101827981?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1383762121000400"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85101827981\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85101827981\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85101827981""}}
"
182,scopus,lit,add_lit,2021-11-30T10:16:25+01:00,"{""title"":""Distributed programming of a hyperspectral image registration algorithm for heterogeneous GPU clusters"",""eid"":""2-s2.0-85101739979"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85101739979?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0743731521000356"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85101739979\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85101739979\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85101739979""}}
"
183,scopus,lit,add_lit,2021-11-30T10:16:25+01:00,"{""title"":""FPGA-Based Inter-layer Pipelined Accelerators for Filter-Wise Weight-Balanced Sparse Fully Convolutional Networks with Overlapped Tiling"",""eid"":""2-s2.0-85101426336"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85101426336?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85101426336\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85101426336\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85101426336""}}
"
184,scopus,lit,add_lit,2021-11-30T10:16:25+01:00,"{""title"":""Towards the future of ssmart electric vehicles: Digital twin technology"",""eid"":""2-s2.0-85101382380"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85101382380?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1364032121000964"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85101382380\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85101382380\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85101382380""}}
"
185,scopus,lit,add_lit,2021-11-30T10:16:25+01:00,"{""title"":""Using the internet of things in smart energy systems and networks"",""eid"":""2-s2.0-85101368652"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85101368652?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S2210670721000755"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85101368652\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85101368652\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85101368652""}}
"
186,scopus,lit,add_lit,2021-11-30T10:16:25+01:00,"{""title"":""A comparative study of machine learning models for predicting the state of reactive mixing"",""eid"":""2-s2.0-85100404760"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85100404760?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0021999121000395"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85100404760\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85100404760\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85100404760""}}
"
187,scopus,lit,add_lit,2021-11-30T10:16:25+01:00,"{""title"":""How Reduced Data Precision and Degree of Parallelism Impact the Reliability of Convolutional Neural Networks on FPGAs"",""eid"":""2-s2.0-85099534734"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85099534734?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85099534734\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85099534734\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85099534734""}}
"
188,scopus,lit,add_lit,2021-11-30T10:16:25+01:00,"{""title"":""SparkNoC: An energy-efficiency FPGA-based accelerator using optimized lightweight CNN for edge computing"",""eid"":""2-s2.0-85099513549"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85099513549?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1383762121000138"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85099513549\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85099513549\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85099513549""}}
"
189,scopus,lit,add_lit,2021-11-30T10:16:25+01:00,"{""title"":""Reconstruction-free fast depth segmentation via temporal orthogonal frequency fringe patterns"",""eid"":""2-s2.0-85098078339"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85098078339?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0030399220314365"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85098078339\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85098078339\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85098078339""}}
"
190,scopus,lit,add_lit,2021-11-30T10:16:25+01:00,"{""title"":""Transformations of High-Level Synthesis Codes for High-Performance Computing"",""eid"":""2-s2.0-85096864636"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85096864636?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85096864636\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85096864636\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85096864636""}}
"
191,scopus,lit,add_lit,2021-11-30T10:16:25+01:00,"{""title"":""A novel framework for UAV returning based on FPGA"",""eid"":""2-s2.0-85091480584"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091480584?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091480584\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091480584\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091480584""}}
"
192,scopus,lit,add_lit,2021-11-30T10:16:25+01:00,"{""title"":""An automated exploring and learning model for data prediction using balanced CA-SVM"",""eid"":""2-s2.0-85083068087"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85083068087?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85083068087\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85083068087\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85083068087""}}
"
193,scopus,lit,add_lit,2021-11-30T10:16:25+01:00,"{""title"":""An Efficient OpenCL-Based FPGA Accelerator for MobileNet"",""eid"":""2-s2.0-85105510792"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85105510792?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85105510792\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85105510792\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85105510792""}}
"
194,scopus,lit,add_lit,2021-11-30T10:16:25+01:00,"{""title"":""GPU-accelerated calculation of computer-generated holograms for line-drawn objects"",""eid"":""2-s2.0-85105047718"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85105047718?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85105047718\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85105047718\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85105047718""}}
"
195,scopus,lit,add_lit,2021-11-30T10:16:25+01:00,"{""title"":""Non-uniform adaptive angular spectrum method and its application to neural network assisted coherent beam combining"",""eid"":""2-s2.0-85105042383"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85105042383?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85105042383\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85105042383\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85105042383""}}
"
196,scopus,lit,add_lit,2021-11-30T10:16:25+01:00,"{""title"":""Special session: Reliability analysis for AI/ML hardware"",""eid"":""2-s2.0-85107495719"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85107495719?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85107495719\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85107495719\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85107495719""}}
"
197,scopus,lit,add_lit,2021-11-30T10:16:25+01:00,"{""title"":""Research on Real-Time Reasoning Based on JetSon TX2 Heterogeneous Acceleration YOLOv4"",""eid"":""2-s2.0-85107675098"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85107675098?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85107675098\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85107675098\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85107675098""}}
"
198,scopus,lit,add_lit,2021-11-30T10:16:25+01:00,"{""title"":""Wireless versus wired network-on-chip to enable the multi- tenant multi-fpgas in cloud"",""eid"":""2-s2.0-85106765060"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85106765060?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85106765060\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85106765060\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85106765060""}}
"
199,scopus,lit,add_lit,2021-11-30T10:16:25+01:00,"{""title"":""Training for multi-resolution inference using reusable quantization terms"",""eid"":""2-s2.0-85104783641"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85104783641?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85104783641\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85104783641\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85104783641""}}
"
200,scopus,lit,add_lit,2021-11-30T10:16:25+01:00,"{""title"":""Rethinking software runtimes for disaggregated memory"",""eid"":""2-s2.0-85104772812"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85104772812?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85104772812\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85104772812\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85104772812""}}
"
201,scopus,lit,add_lit,2021-11-30T10:16:25+01:00,"{""title"":""Robomorphic computing: A design methodology for domain-specific accelerators parameterized by robot morphology"",""eid"":""2-s2.0-85104755939"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85104755939?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85104755939\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85104755939\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85104755939""}}
"
202,scopus,lit,add_lit,2021-11-30T10:16:26+01:00,"{""title"":""Quantifying the design-space tradeoffs in autonomous drones"",""eid"":""2-s2.0-85104749720"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85104749720?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85104749720\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85104749720\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85104749720""}}
"
203,scopus,lit,add_lit,2021-11-30T10:16:26+01:00,"{""title"":""NeuroEngine: A hardware-based event-driven simulation system for advanced brain-inspired computing"",""eid"":""2-s2.0-85104742676"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85104742676?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85104742676\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85104742676\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85104742676""}}
"
204,scopus,lit,add_lit,2021-11-30T10:16:26+01:00,"{""title"":""Statistical robustness of Markov chain Monte Carlo accelerators"",""eid"":""2-s2.0-85104734374"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85104734374?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85104734374\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85104734374\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85104734374""}}
"
205,scopus,lit,add_lit,2021-11-30T10:16:26+01:00,"{""title"":""Research and Design of Open Convolutional Neural Network Based on FPGA"",""eid"":""2-s2.0-85104206891"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85104206891?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85104206891\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85104206891\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85104206891""}}
"
206,scopus,lit,add_lit,2021-11-30T10:16:26+01:00,"{""title"":""Research on lightweight method of image deep learning model for power equipment"",""eid"":""2-s2.0-85117178909"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85117178909?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85117178909\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85117178909\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85117178909""}}
"
207,scopus,lit,add_lit,2021-11-30T10:16:26+01:00,"{""title"":""Chipadvisor: A machine learning approach for mapping applications to heterogeneous systems"",""eid"":""2-s2.0-85106045922"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85106045922?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85106045922\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85106045922\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85106045922""}}
"
208,scopus,lit,add_lit,2021-11-30T10:16:26+01:00,"{""title"":""Regularization-free structural pruning for gpu inference acceleration"",""eid"":""2-s2.0-85106007731"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85106007731?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85106007731\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85106007731\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85106007731""}}
"
209,scopus,lit,add_lit,2021-11-30T10:16:26+01:00,"{""title"":""Accelerating transformer-based deep learning models on fpgas using column balanced block pruning"",""eid"":""2-s2.0-85105997156"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85105997156?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85105997156\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85105997156\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85105997156""}}
"
210,scopus,lit,add_lit,2021-11-30T10:16:26+01:00,"{""title"":""An end-to-end multi-task object detection using embedded gpu in autonomous driving"",""eid"":""2-s2.0-85105980494"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85105980494?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85105980494\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85105980494\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85105980494""}}
"
211,scopus,lit,add_lit,2021-11-30T10:16:26+01:00,"{""title"":""A Model-Based Framework to Assess the Reliability of Safety-Critical Applications"",""eid"":""2-s2.0-85105586088"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85105586088?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85105586088\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85105586088\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85105586088""}}
"
212,scopus,lit,add_lit,2021-11-30T10:16:26+01:00,"{""title"":""CLU: A near-memory accelerator exploiting the parallelism in convolutional neural networks"",""eid"":""2-s2.0-85105234622"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85105234622?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85105234622\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85105234622\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85105234622""}}
"
213,scopus,lit,add_lit,2021-11-30T10:16:26+01:00,"{""title"":""Binary Precision Neural Network Manycore Accelerator"",""eid"":""2-s2.0-85105175939"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85105175939?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85105175939\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85105175939\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85105175939""}}
"
214,scopus,lit,add_lit,2021-11-30T10:16:26+01:00,"{""title"":""MultiPULPly: A Multiplication Engine for Accelerating Neural Networks on Ultra-low-power Architectures"",""eid"":""2-s2.0-85105120043"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85105120043?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85105120043\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85105120043\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85105120043""}}
"
215,scopus,lit,add_lit,2021-11-30T10:16:26+01:00,"{""title"":""GPU-based embedded intelligence architectures and applications"",""eid"":""2-s2.0-85104296204"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85104296204?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85104296204\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85104296204\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85104296204""}}
"
216,scopus,lit,add_lit,2021-11-30T10:16:26+01:00,"{""title"":""Embedded intelligence on fpga: Survey, applications and challenges"",""eid"":""2-s2.0-85103860175"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85103860175?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85103860175\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85103860175\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85103860175""}}
"
217,scopus,lit,add_lit,2021-11-30T10:16:26+01:00,"{""title"":""A heterogeneous hardware accelerator for image classification in embedded systems"",""eid"":""2-s2.0-85103816007"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85103816007?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85103816007\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85103816007\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85103816007""}}
"
218,scopus,lit,add_lit,2021-11-30T10:16:26+01:00,"{""title"":""Implementation and performance evaluation of RNS variants of the BFV homomorphic encryption scheme"",""eid"":""2-s2.0-85107516558"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85107516558?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85107516558\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85107516558\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85107516558""}}
"
219,scopus,lit,add_lit,2021-11-30T10:16:26+01:00,"{""title"":""A Survey of FPGA-Based Robotic Computing"",""eid"":""2-s2.0-85107026658"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85107026658?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85107026658\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85107026658\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85107026658""}}
"
220,scopus,lit,add_lit,2021-11-30T10:16:26+01:00,"{""title"":""The Evolution of Domain-Specific Computing for Deep Learning"",""eid"":""2-s2.0-85107020929"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85107020929?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85107020929\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85107020929\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85107020929""}}
"
221,scopus,lit,add_lit,2021-11-30T10:16:26+01:00,"{""title"":""Deep Learning at the Edge for Channel Estimation in Beyond-5G Massive MIMO"",""eid"":""2-s2.0-85106054857"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85106054857?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85106054857\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85106054857\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85106054857""}}
"
222,scopus,lit,add_lit,2021-11-30T10:16:26+01:00,"{""title"":""Reconfigurable Convolutional Network Accelerator Based on ZYNQ"",""eid"":""2-s2.0-85105970172"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85105970172?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85105970172\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85105970172\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85105970172""}}
"
223,scopus,lit,add_lit,2021-11-30T10:16:26+01:00,"{""title"":""Automated Design of Deep Neural Networks: A Survey and Unified Taxonomy"",""eid"":""2-s2.0-85105761732"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85105761732?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85105761732\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85105761732\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85105761732""}}
"
224,scopus,lit,add_lit,2021-11-30T10:16:26+01:00,"{""title"":""Improving Performance-Power-Programmability in Space Avionics with Edge Devices: VBN on Myriad2 SoC"",""eid"":""2-s2.0-85105173691"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85105173691?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85105173691\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85105173691\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85105173691""}}
"
225,scopus,lit,add_lit,2021-11-30T10:16:26+01:00,"{""title"":""Transitioning spiking neural network simulators to heterogeneous hardware"",""eid"":""2-s2.0-85105021875"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85105021875?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85105021875\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85105021875\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85105021875""}}
"
226,scopus,lit,add_lit,2021-11-30T10:16:26+01:00,"{""title"":""Security threat analyses and attack models for approximate computing systems"",""eid"":""2-s2.0-85105004621"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85105004621?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85105004621\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85105004621\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85105004621""}}
"
227,scopus,lit,add_lit,2021-11-30T10:16:27+01:00,"{""title"":""Genetic interactions effects for cancer disease identification using computational models: a review"",""eid"":""2-s2.0-85104249956"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85104249956?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85104249956\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85104249956\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85104249956""}}
"
228,scopus,lit,add_lit,2021-11-30T10:16:27+01:00,"{""title"":""Automated brain tumor classification using various deep learning models: A comparative study"",""eid"":""2-s2.0-85104180858"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85104180858?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85104180858\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85104180858\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85104180858""}}
"
229,scopus,lit,add_lit,2021-11-30T10:16:27+01:00,"{""title"":""A Survey on Graph Processing Accelerators"",""eid"":""2-s2.0-85104111287"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85104111287?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85104111287\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85104111287\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85104111287""}}
"
230,scopus,lit,add_lit,2021-11-30T10:16:27+01:00,"{""title"":""Accelerating on-device learning with layer-wise processor selection method on unified memory"",""eid"":""2-s2.0-85103089182"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85103089182?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85103089182\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85103089182\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85103089182""}}
"
231,scopus,lit,add_lit,2021-11-30T10:16:27+01:00,"{""title"":""Design of power-efficient training accelerator for convolution neural networks"",""eid"":""2-s2.0-85103057226"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85103057226?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85103057226\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85103057226\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85103057226""}}
"
232,scopus,lit,add_lit,2021-11-30T10:16:27+01:00,"{""title"":""MC-LSTM: Real-Time 3D Human Action Detection System for Intelligent Healthcare Applications"",""eid"":""2-s2.0-85102628003"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102628003?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102628003\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102628003\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102628003""}}
"
233,scopus,lit,add_lit,2021-11-30T10:16:27+01:00,"{""title"":""A framework for energy-efficient equine activity recognition with leg accelerometers"",""eid"":""2-s2.0-85102397580"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102397580?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0168169921000387"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102397580\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102397580\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102397580""}}
"
234,scopus,lit,add_lit,2021-11-30T10:16:27+01:00,"{""title"":""Neural network inversion-based model for predicting an optimal hardware configuration: Solving computationally intensive problems"",""eid"":""2-s2.0-85102242197"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102242197?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102242197\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102242197\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102242197""}}
"
235,scopus,lit,add_lit,2021-11-30T10:16:27+01:00,"{""title"":""Low-complexity neuron for fixed-point artificial neural networks with ReLU activation function in energy-constrained wireless applications"",""eid"":""2-s2.0-85101856418"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85101856418?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85101856418\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85101856418\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85101856418""}}
"
236,scopus,lit,add_lit,2021-11-30T10:16:27+01:00,"{""title"":""Memory Access Optimization for On-Chip Transfer Learning"",""eid"":""2-s2.0-85100866923"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85100866923?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85100866923\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85100866923\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85100866923""}}
"
237,scopus,lit,add_lit,2021-11-30T10:16:27+01:00,"{""title"":""Accelerating Robot Dynamics Gradients on a CPU, GPU, and FPGA"",""eid"":""2-s2.0-85100863252"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85100863252?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85100863252\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85100863252\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85100863252""}}
"
238,scopus,lit,add_lit,2021-11-30T10:16:27+01:00,"{""title"":""A survey on population-based meta-heuristic algorithms for motion planning of aircraft"",""eid"":""2-s2.0-85100623889"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85100623889?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S2210650221000055"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85100623889\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85100623889\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85100623889""}}
"
239,scopus,lit,add_lit,2021-11-30T10:16:27+01:00,"{""title"":""Vision-based autonomous bolt-looseness detection method for splice connections: Design, lab-scale evaluation, and field application"",""eid"":""2-s2.0-85100440316"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85100440316?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S092658052100042X"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85100440316\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85100440316\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85100440316""}}
"
240,scopus,lit,add_lit,2021-11-30T10:16:27+01:00,"{""title"":""iDocChip: A Configurable Hardware Architecture for Historical Document Image Processing: Multiresolution Morphology-based Text and Image Segmentation"",""eid"":""2-s2.0-85099949522"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85099949522?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85099949522\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85099949522\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85099949522""}}
"
241,scopus,lit,add_lit,2021-11-30T10:16:27+01:00,"{""title"":""Internet of Underwater Things and Big Marine Data Analytics - A Comprehensive Survey"",""eid"":""2-s2.0-85099728074"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85099728074?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85099728074\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85099728074\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85099728074""}}
"
242,scopus,lit,add_lit,2021-11-30T10:16:27+01:00,"{""title"":""Secure CT-Image Encryption for COVID-19 Infections Using HBBS-Based Multiple Key-Streams"",""eid"":""2-s2.0-85099178530"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85099178530?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85099178530\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85099178530\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85099178530""}}
"
243,scopus,lit,add_lit,2021-11-30T10:16:27+01:00,"{""title"":""A 500-Fps Pan-Tilt Tracking System with Deep-Learning-Based Object Detection"",""eid"":""2-s2.0-85099104949"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85099104949?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85099104949\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85099104949\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85099104949""}}
"
244,scopus,lit,add_lit,2021-11-30T10:16:27+01:00,"{""title"":""Parallel lossless HSI compression based on RLS filter"",""eid"":""2-s2.0-85098974727"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85098974727?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0743731520304202"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85098974727\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85098974727\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85098974727""}}
"
245,scopus,lit,add_lit,2021-11-30T10:16:27+01:00,"{""title"":""An SoC-FPGA-Based Iterative-Closest-Point Accelerator Enabling Faster Picking Robots"",""eid"":""2-s2.0-85097936916"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85097936916?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85097936916\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85097936916\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85097936916""}}
"
246,scopus,lit,add_lit,2021-11-30T10:16:27+01:00,"{""title"":""\u0026amp;Pi;-RT: A Runtime Framework to Enable Energy-Efficient Real-Time Robotic Vision Applications on Heterogeneous Architectures"",""eid"":""2-s2.0-85097920124"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85097920124?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85097920124\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85097920124\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85097920124""}}
"
247,scopus,lit,add_lit,2021-11-30T10:16:27+01:00,"{""title"":""Lightweight network and parallel computing for fast pedestrian detection"",""eid"":""2-s2.0-85096756802"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85096756802?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85096756802\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85096756802\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85096756802""}}
"
248,scopus,lit,add_lit,2021-11-30T10:16:27+01:00,"{""title"":""Energy-Aware Inference Offloading for DNN-Driven Applications in Mobile Edge Clouds"",""eid"":""2-s2.0-85096363162"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85096363162?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85096363162\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85096363162\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85096363162""}}
"
249,scopus,lit,add_lit,2021-11-30T10:16:27+01:00,"{""title"":""A survey on parallel clustering algorithms for Big Data"",""eid"":""2-s2.0-85092084899"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85092084899?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85092084899\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85092084899\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85092084899""}}
"
250,scopus,lit,add_lit,2021-11-30T10:16:27+01:00,"{""title"":""DREAMPlace: Deep Learning Toolkit-Enabled GPU Acceleration for Modern VLSI Placement"",""eid"":""2-s2.0-85087526836"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85087526836?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85087526836\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85087526836\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85087526836""}}
"
251,scopus,lit,add_lit,2021-11-30T10:16:27+01:00,"{""title"":""Hardware acceleration of multibody simulations for real-time embedded applications"",""eid"":""2-s2.0-85084659311"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084659311?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084659311\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084659311\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084659311""}}
"
252,scopus,lit,add_lit,2021-11-30T10:16:28+01:00,"{""title"":""Optimized Object Detection Method for FPGA Implementation"",""eid"":""2-s2.0-85106481219"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85106481219?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85106481219\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85106481219\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85106481219""}}
"
253,scopus,lit,add_lit,2021-11-30T10:16:28+01:00,"{""title"":""Mtanh-Attention-BiLSTM model for prediction of Automobile Export Customer Satisfaction."",""eid"":""2-s2.0-85104959440"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85104959440?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85104959440\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85104959440\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85104959440""}}
"
254,scopus,lit,add_lit,2021-11-30T10:16:28+01:00,"{""title"":""Evaluating and analyzing the energy efficiency of CNN inference on high-performance GPU"",""eid"":""2-s2.0-85092943213"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85092943213?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85092943213\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85092943213\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85092943213""}}
"
255,scopus,lit,add_lit,2021-11-30T10:16:28+01:00,"{""title"":""Space-address decoupled scratchpad memory management for neural network accelerators"",""eid"":""2-s2.0-85092389418"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85092389418?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85092389418\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85092389418\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85092389418""}}
"
256,scopus,lit,add_lit,2021-11-30T10:16:28+01:00,"{""title"":""ReRAM-based machine learning"",""eid"":""2-s2.0-85104342072"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85104342072?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85104342072\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85104342072\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85104342072""}}
"
257,scopus,lit,add_lit,2021-11-30T10:16:28+01:00,"{""title"":""Image reconstruction in electrical impedance tomography using a reconfigurable FPGA system"",""eid"":""2-s2.0-85103479681"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85103479681?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85103479681\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85103479681\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85103479681""}}
"
258,scopus,lit,add_lit,2021-11-30T10:16:28+01:00,"{""title"":""Advancing placement"",""eid"":""2-s2.0-85102886876"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102886876?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102886876\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102886876\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102886876""}}
"
259,scopus,lit,add_lit,2021-11-30T10:16:28+01:00,"{""title"":""Text Classification for Embedded FPGA Devices using Character-Level CNN"",""eid"":""2-s2.0-85108027309"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85108027309?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85108027309\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85108027309\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85108027309""}}
"
260,scopus,lit,add_lit,2021-11-30T10:16:28+01:00,"{""title"":""Evaluation of Artificial Neural Network Inference Speed and Energy Consumption on Embedded Systems"",""eid"":""2-s2.0-85104880272"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85104880272?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85104880272\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85104880272\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85104880272""}}
"
261,scopus,lit,add_lit,2021-11-30T10:16:28+01:00,"{""title"":""A Machine-Learning-Based Distributed System for Fault Diagnosis with Scalable Detection Quality in Industrial IoT"",""eid"":""2-s2.0-85102365449"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102365449?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102365449\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102365449\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102365449""}}
"
262,scopus,lit,add_lit,2021-11-30T10:16:28+01:00,"{""title"":""Comparison of Common Instrument Stack Architectures for Small UAS and CubeSats"",""eid"":""2-s2.0-85111407354"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85111407354?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85111407354\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85111407354\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85111407354""}}
"
263,scopus,lit,add_lit,2021-11-30T10:16:28+01:00,"{""title"":""An intelligent task scheduling mechanism for autonomous vehicles via deep learning"",""eid"":""2-s2.0-85106431155"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85106431155?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85106431155\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85106431155\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85106431155""}}
"
264,scopus,lit,add_lit,2021-11-30T10:16:28+01:00,"{""title"":""Fpga-based acceleration on additive manufacturing defects inspection"",""eid"":""2-s2.0-85102652466"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102652466?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102652466\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102652466\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102652466""}}
"
265,scopus,lit,add_lit,2021-11-30T10:16:28+01:00,"{""title"":""An fpga-based LSTM acceleration engine for deep learning frameworks"",""eid"":""2-s2.0-85102368196"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102368196?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102368196\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102368196\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102368196""}}
"
266,scopus,lit,add_lit,2021-11-30T10:16:28+01:00,"{""title"":""A Survey of Sobel Edge Detection VLSI Architectures"",""eid"":""2-s2.0-85102336755"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102336755?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102336755\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102336755\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102336755""}}
"
267,scopus,lit,add_lit,2021-11-30T10:16:28+01:00,"{""title"":""Carry-propagation-adder-factored gemmini systolic array for machine learning acceleration"",""eid"":""2-s2.0-85102210700"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102210700?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102210700\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102210700\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102210700""}}
"
268,scopus,lit,add_lit,2021-11-30T10:16:28+01:00,"{""title"":""A design methodology for approximate multipliers in convolutional neural networks: A case of mnist"",""eid"":""2-s2.0-85117042083"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85117042083?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85117042083\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85117042083\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85117042083""}}
"
269,scopus,lit,add_lit,2021-11-30T10:16:28+01:00,"{""title"":""Noninvasive grading of glioma by knowledge distillation base lightweight convolutional neural network"",""eid"":""2-s2.0-85114031635"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85114031635?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85114031635\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85114031635\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85114031635""}}
"
270,scopus,lit,add_lit,2021-11-30T10:16:28+01:00,"{""title"":""Embedded deep learning prototyping approach for cyber-physical systems: Smart lidar case study"",""eid"":""2-s2.0-85107950919"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85107950919?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85107950919\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85107950919\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85107950919""}}
"
271,scopus,lit,add_lit,2021-11-30T10:16:28+01:00,"{""title"":""Non-woven Fabric Real-time Defects Detection Method and Framework Design"",""eid"":""2-s2.0-85105578103"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85105578103?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85105578103\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85105578103\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85105578103""}}
"
272,scopus,lit,add_lit,2021-11-30T10:16:28+01:00,"{""title"":""Machine Learning Migration for Efficient Near-Data Processing"",""eid"":""2-s2.0-85105449932"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85105449932?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85105449932\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85105449932\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85105449932""}}
"
273,scopus,lit,add_lit,2021-11-30T10:16:28+01:00,"{""title"":""TPUPoint: Automatic Characterization of Hardware-Accelerated Machine-Learning Behavior for Cloud Computing"",""eid"":""2-s2.0-85105410202"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85105410202?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85105410202\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85105410202\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85105410202""}}
"
274,scopus,lit,add_lit,2021-11-30T10:16:28+01:00,"{""title"":""Analyzing Secure Memory Architecture for GPUS"",""eid"":""2-s2.0-85105391967"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85105391967?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85105391967\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85105391967\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85105391967""}}
"
275,scopus,lit,add_lit,2021-11-30T10:16:28+01:00,"{""title"":""GenomicsBench: A Benchmark Suite for Genomics"",""eid"":""2-s2.0-85105389825"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85105389825?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85105389825\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85105389825\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85105389825""}}
"
276,scopus,lit,add_lit,2021-11-30T10:16:28+01:00,"{""title"":""Hardware Acceleration for DBMS Machine Learning Scoring: Is It Worth the Overheads?"",""eid"":""2-s2.0-85105362650"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85105362650?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85105362650\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85105362650\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85105362650""}}
"
277,scopus,lit,add_lit,2021-11-30T10:16:29+01:00,"{""title"":""On Predictable Reconfigurable System Design"",""eid"":""2-s2.0-85102980707"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102980707?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102980707\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102980707\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102980707""}}
"
278,scopus,lit,add_lit,2021-11-30T10:16:29+01:00,"{""title"":""The promise of artificial intelligence and deep learning in PET and SPECT imaging"",""eid"":""2-s2.0-85102971700"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102971700?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1120179721001241"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102971700\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102971700\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102971700""}}
"
279,scopus,lit,add_lit,2021-11-30T10:16:29+01:00,"{""title"":""An in vivo proposal of cell computing inspired by membrane computing"",""eid"":""2-s2.0-85102934539"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102934539?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102934539\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102934539\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102934539""}}
"
280,scopus,lit,add_lit,2021-11-30T10:16:29+01:00,"{""title"":""A modified knn algorithm for high-performance computing on fpga of real-time m-qam demodulators"",""eid"":""2-s2.0-85102131205"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102131205?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102131205\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102131205\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102131205""}}
"
281,scopus,lit,add_lit,2021-11-30T10:16:29+01:00,"{""title"":""Harp: Hierarchical attention oriented region-based processing for high-performance computation in vision sensor"",""eid"":""2-s2.0-85101936531"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85101936531?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85101936531\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85101936531\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85101936531""}}
"
282,scopus,lit,add_lit,2021-11-30T10:16:29+01:00,"{""title"":""Deep learning in electron microscopy"",""eid"":""2-s2.0-85101464715"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85101464715?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85101464715\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85101464715\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85101464715""}}
"
283,scopus,lit,add_lit,2021-11-30T10:16:29+01:00,"{""title"":""IMCA: An Efficient In-Memory Convolution Accelerator"",""eid"":""2-s2.0-85099724531"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85099724531?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85099724531\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85099724531\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85099724531""}}
"
284,scopus,lit,add_lit,2021-11-30T10:16:29+01:00,"{""title"":""Reliability Evaluation and Analysis of FPGA-Based Neural Network Acceleration System"",""eid"":""2-s2.0-85099605873"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85099605873?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85099605873\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85099605873\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85099605873""}}
"
285,scopus,lit,add_lit,2021-11-30T10:16:29+01:00,"{""title"":""Monolithic 3D Integrated Circuits: Recent Trends and Future Prospects"",""eid"":""2-s2.0-85099561745"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85099561745?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85099561745\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85099561745\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85099561745""}}
"
286,scopus,lit,add_lit,2021-11-30T10:16:29+01:00,"{""title"":""A review and research on fuel cell electric vehicles: Topologies, power electronic converters, energy management methods, technical challenges, marketing and future aspects"",""eid"":""2-s2.0-85098465205"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85098465205?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1364032120309321"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85098465205\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85098465205\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85098465205""}}
"
287,scopus,lit,add_lit,2021-11-30T10:16:29+01:00,"{""title"":""Efficient hardware task migration for heterogeneous FPGA computing using HDL-based checkpointing"",""eid"":""2-s2.0-85098163194"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85098163194?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0167926020302984"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85098163194\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85098163194\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85098163194""}}
"
288,scopus,lit,add_lit,2021-11-30T10:16:29+01:00,"{""title"":""Efficient algorithms for task mapping on heterogeneous CPU/GPU platforms for fast completion time"",""eid"":""2-s2.0-85098104919"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85098104919?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1383762120301934"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85098104919\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85098104919\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85098104919""}}
"
289,scopus,lit,add_lit,2021-11-30T10:16:29+01:00,"{""title"":""Multi-Object Detection and Tracking, Based on DNN, for Autonomous Vehicles: A Review"",""eid"":""2-s2.0-85097424155"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85097424155?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85097424155\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85097424155\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85097424155""}}
"
290,scopus,lit,add_lit,2021-11-30T10:16:29+01:00,"{""title"":""Accelerating data filtering for database using FPGA"",""eid"":""2-s2.0-85094604755"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85094604755?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1383762120301740"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85094604755\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85094604755\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85094604755""}}
"
291,scopus,lit,add_lit,2021-11-30T10:16:29+01:00,"{""title"":""Deep learning-based compressed image artifacts reduction based on multi-scale image fusion"",""eid"":""2-s2.0-85094316018"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85094316018?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1566253520303857"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85094316018\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85094316018\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85094316018""}}
"
292,scopus,lit,add_lit,2021-11-30T10:16:29+01:00,"{""title"":""EI-LSH: An early-termination driven I/O efficient incremental c-approximate nearest neighbor search"",""eid"":""2-s2.0-85091724916"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091724916?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091724916\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091724916\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091724916""}}
"
293,scopus,lit,add_lit,2021-11-30T10:16:29+01:00,"{""title"":""A variable neighbourhood search enhanced estimation of distribution algorithm for quadratic assignment problems"",""eid"":""2-s2.0-85089975085"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85089975085?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85089975085\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85089975085\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85089975085""}}
"
294,scopus,lit,add_lit,2021-11-30T10:16:29+01:00,"{""title"":""Bactran: A hardware batch normalization implementation for CNN training engine"",""eid"":""2-s2.0-85079670673"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85079670673?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85079670673\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85079670673\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85079670673""}}
"
295,scopus,lit,add_lit,2021-11-30T10:16:29+01:00,"{""title"":""An image vision and automatic calibration system for universal robots"",""eid"":""2-s2.0-85074039136"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85074039136?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85074039136\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85074039136\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85074039136""}}
"
296,scopus,lit,add_lit,2021-11-30T10:16:29+01:00,"{""title"":""Unleashing the Low-Precision Computation Potential of Tensor Cores on GPUs"",""eid"":""2-s2.0-85103195133"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85103195133?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85103195133\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85103195133\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85103195133""}}
"
297,scopus,lit,add_lit,2021-11-30T10:16:29+01:00,"{""title"":""MLIR: Scaling Compiler Infrastructure for Domain Specific Computation"",""eid"":""2-s2.0-85102270714"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102270714?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102270714\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102270714\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102270714""}}
"
298,scopus,lit,add_lit,2021-11-30T10:16:29+01:00,"{""title"":""Exploration of OpenCL Heterogeneous Programming for Porting Solidification Modeling to CPU-GPU Platforms"",""eid"":""2-s2.0-85087437557"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85087437557?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85087437557\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85087437557\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85087437557""}}
"
299,scopus,lit,add_lit,2021-11-30T10:16:29+01:00,"{""title"":""A framework for customizable fpga-based image registration accelerators"",""eid"":""2-s2.0-85102078876"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102078876?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102078876\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102078876\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102078876""}}
"
300,scopus,lit,add_lit,2021-11-30T10:16:29+01:00,"{""title"":""NASCENT: Near-storage acceleration of database sort on smartssd"",""eid"":""2-s2.0-85102061602"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102061602?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102061602\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102061602\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102061602""}}
"
301,scopus,lit,add_lit,2021-11-30T10:16:29+01:00,"{""title"":""HBM connect: High-performance hls interconnect for fpga hbm"",""eid"":""2-s2.0-85102055091"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102055091?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102055091\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102055091\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102055091""}}
"
302,scopus,lit,add_lit,2021-11-30T10:16:30+01:00,"{""title"":""Stratix 10 nx architecture and applications"",""eid"":""2-s2.0-85102052823"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102052823?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102052823\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102052823\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102052823""}}
"
303,scopus,lit,add_lit,2021-11-30T10:16:30+01:00,"{""title"":""Demystifying the memory system of modern datacenter fpgas for software programmers through microbenchmarking"",""eid"":""2-s2.0-85102027033"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102027033?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102027033\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102027033\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102027033""}}
"
304,scopus,lit,add_lit,2021-11-30T10:16:30+01:00,"{""title"":""Fast Simulations of Highly-Connected Spiking Cortical Models Using GPUs"",""eid"":""2-s2.0-85101984027"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85101984027?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85101984027\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85101984027\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85101984027""}}
"
305,scopus,lit,add_lit,2021-11-30T10:16:30+01:00,"{""title"":""I/O lower bounds for auto-tuning of convolutions in CNNs"",""eid"":""2-s2.0-85101677043"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85101677043?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85101677043\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85101677043\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85101677043""}}
"
306,scopus,lit,add_lit,2021-11-30T10:16:30+01:00,"{""title"":""F1: Striking the Balance between Energy Efficiency Flexibility: General-Purpose vs Special-Purpose ML Processors"",""eid"":""2-s2.0-85102338473"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102338473?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102338473\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102338473\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102338473""}}
"
307,scopus,lit,add_lit,2021-11-30T10:16:30+01:00,"{""title"":""An enhanced skin disease vitiligo and ringworm recognition android application using image analysis"",""eid"":""2-s2.0-85104386354"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85104386354?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85104386354\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85104386354\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85104386354""}}
"
308,scopus,lit,add_lit,2021-11-30T10:16:30+01:00,"{""title"":""GPU-Accelerated Flexible Molecular Docking"",""eid"":""2-s2.0-85100671298"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85100671298?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85100671298\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85100671298\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85100671298""}}
"
309,scopus,lit,add_lit,2021-11-30T10:16:30+01:00,"{""title"":""The design of a 2d graphics accelerator for embedded systems"",""eid"":""2-s2.0-85100763440"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85100763440?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85100763440\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85100763440\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85100763440""}}
"
310,scopus,lit,add_lit,2021-11-30T10:16:30+01:00,"{""title"":""Embedded computation architectures for autonomy in unmanned aircraft systems (Uas)"",""eid"":""2-s2.0-85100514659"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85100514659?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85100514659\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85100514659\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85100514659""}}
"
311,scopus,lit,add_lit,2021-11-30T10:16:30+01:00,"{""title"":""Hardware Acceleration of Fully Quantized BERT for Efficient Natural Language Processing"",""eid"":""2-s2.0-85111069441"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85111069441?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85111069441\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85111069441\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85111069441""}}
"
312,scopus,lit,add_lit,2021-11-30T10:16:30+01:00,"{""title"":""Triple Fixed-Point MAC Unit for Deep Learning"",""eid"":""2-s2.0-85111063814"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85111063814?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85111063814\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85111063814\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85111063814""}}
"
313,scopus,lit,add_lit,2021-11-30T10:16:30+01:00,"{""title"":""MDARTS: Multi-objective Differentiable Neural Architecture Search"",""eid"":""2-s2.0-85111050957"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85111050957?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85111050957\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85111050957\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85111050957""}}
"
314,scopus,lit,add_lit,2021-11-30T10:16:30+01:00,"{""title"":""Orchestration of Perception Systems for Reliable Performance in Heterogeneous Platforms"",""eid"":""2-s2.0-85111048653"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85111048653?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85111048653\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85111048653\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85111048653""}}
"
315,scopus,lit,add_lit,2021-11-30T10:16:30+01:00,"{""title"":""Understanding Power Consumption and Reliability of High-Bandwidth Memory with Voltage Underscaling"",""eid"":""2-s2.0-85111044464"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85111044464?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85111044464\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85111044464\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85111044464""}}
"
316,scopus,lit,add_lit,2021-11-30T10:16:30+01:00,"{""title"":""Timing-Predictable Vision Processing for Autonomous Systems"",""eid"":""2-s2.0-85111040394"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85111040394?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85111040394\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85111040394\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85111040394""}}
"
317,scopus,lit,add_lit,2021-11-30T10:16:30+01:00,"{""title"":""Hybrid Analog-Spiking Long Short-Term Memory for Energy Efficient Computing on Edge Devices"",""eid"":""2-s2.0-85111039835"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85111039835?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85111039835\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85111039835\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85111039835""}}
"
318,scopus,lit,add_lit,2021-11-30T10:16:30+01:00,"{""title"":""SpinLiM: Spin Orbit Torque Memory for Ternary Neural Networks Based on the Logic-in-Memory Architecture"",""eid"":""2-s2.0-85111027410"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85111027410?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85111027410\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85111027410\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85111027410""}}
"
319,scopus,lit,add_lit,2021-11-30T10:16:30+01:00,"{""title"":""Deep Neural Network Hardware Deployment Optimization via Advanced Active Learning"",""eid"":""2-s2.0-85111011529"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85111011529?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85111011529\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85111011529\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85111011529""}}
"
320,scopus,lit,add_lit,2021-11-30T10:16:30+01:00,"{""title"":""HSCoNAS: Hardware-Software Co-Design of Efficient DNNs via Neural Architecture Search"",""eid"":""2-s2.0-85111009815"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85111009815?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85111009815\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85111009815\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85111009815""}}
"
321,scopus,lit,add_lit,2021-11-30T10:16:30+01:00,"{""title"":""MG-DmDSE: Multi-Granularity Domain Design Space Exploration Considering Function Similarity"",""eid"":""2-s2.0-85111007806"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85111007806?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85111007806\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85111007806\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85111007806""}}
"
322,scopus,lit,add_lit,2021-11-30T10:16:30+01:00,"{""title"":""Runtime Abstraction for Autonomous Adaptive Systems on Reconfigurable Hardware"",""eid"":""2-s2.0-85111005301"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85111005301?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85111005301\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85111005301\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85111005301""}}
"
323,scopus,lit,add_lit,2021-11-30T10:16:30+01:00,"{""title"":""A Framework for Efficient and Binary Clustering in High-Dimensional Space"",""eid"":""2-s2.0-85109209848"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85109209848?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85109209848\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85109209848\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85109209848""}}
"
324,scopus,lit,add_lit,2021-11-30T10:16:30+01:00,"{""title"":""EVEREST: A design environment for extreme-scale big data analytics on heterogeneous platforms"",""eid"":""2-s2.0-85106169725"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85106169725?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85106169725\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85106169725\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85106169725""}}
"
325,scopus,lit,add_lit,2021-11-30T10:16:30+01:00,"{""title"":""Demystifying Compression Techniques in CNNs: CPU, GPU and FPGA cross-platform analysis"",""eid"":""2-s2.0-85105258672"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85105258672?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85105258672\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85105258672\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85105258672""}}
"
326,scopus,lit,add_lit,2021-11-30T10:16:30+01:00,"{""title"":""Lazy Batching: An SLA-Aware Batching System for Cloud Machine Learning Inference"",""eid"":""2-s2.0-85104996265"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85104996265?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85104996265\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85104996265\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85104996265""}}
"
327,scopus,lit,add_lit,2021-11-30T10:16:31+01:00,"{""title"":""Cnn variants for computer vision: History, architecture, application, challenges and future scope"",""eid"":""2-s2.0-85116730893"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85116730893?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85116730893\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85116730893\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85116730893""}}
"
328,scopus,lit,add_lit,2021-11-30T10:16:31+01:00,"{""title"":""Fpga-based linear detection algorithm of an underground inspection robot"",""eid"":""2-s2.0-85116492842"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85116492842?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85116492842\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85116492842\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85116492842""}}
"
329,scopus,lit,add_lit,2021-11-30T10:16:31+01:00,"{""title"":""Drone sar image compression based on block adaptive compressive sensing"",""eid"":""2-s2.0-85116451710"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85116451710?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85116451710\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85116451710\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85116451710""}}
"
330,scopus,lit,add_lit,2021-11-30T10:16:31+01:00,"{""title"":""Reconfigurable morphological processor for grayscale image processing"",""eid"":""2-s2.0-85116449665"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85116449665?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85116449665\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85116449665\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85116449665""}}
"
331,scopus,lit,add_lit,2021-11-30T10:16:31+01:00,"{""title"":""Mixed-Precision Quantization for CNN-Based Remote Sensing Scene Classification"",""eid"":""2-s2.0-85116368473"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85116368473?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85116368473\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85116368473\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85116368473""}}
"
332,scopus,lit,add_lit,2021-11-30T10:16:31+01:00,"{""title"":""On-device object detection for more efficient and privacy-compliant visual perception in context-aware systems"",""eid"":""2-s2.0-85116314527"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85116314527?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85116314527\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85116314527\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85116314527""}}
"
333,scopus,lit,add_lit,2021-11-30T10:16:31+01:00,"{""title"":""A Hardware Accelerator for Onboard Spatial Resolution Enhancement of Hyperspectral Images"",""eid"":""2-s2.0-85116295455"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85116295455?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85116295455\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85116295455\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85116295455""}}
"
334,scopus,lit,add_lit,2021-11-30T10:16:31+01:00,"{""title"":""A review of parallel heterogeneous computing algorithms in power systems"",""eid"":""2-s2.0-85116143685"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85116143685?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85116143685\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85116143685\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85116143685""}}
"
335,scopus,lit,add_lit,2021-11-30T10:16:31+01:00,"{""title"":""ROBIN: A Robust Optical Binary Neural Network Accelerator"",""eid"":""2-s2.0-85115853257"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85115853257?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85115853257\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85115853257\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85115853257""}}
"
336,scopus,lit,add_lit,2021-11-30T10:16:31+01:00,"{""title"":""Algorithm-hardware Co-design of Attention Mechanism on FPGA Devices"",""eid"":""2-s2.0-85115831568"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85115831568?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85115831568\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85115831568\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85115831568""}}
"
337,scopus,lit,add_lit,2021-11-30T10:16:31+01:00,"{""title"":""A low-latency, low-power FPGA implementation of ECG signal characterization using hermite polynomials"",""eid"":""2-s2.0-85115399928"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85115399928?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85115399928\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85115399928\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85115399928""}}
"
338,scopus,lit,add_lit,2021-11-30T10:16:31+01:00,"{""title"":""Evaluation of Optimized CNNs on Heterogeneous Accelerators Using a Novel Benchmarking Approach"",""eid"":""2-s2.0-85114816576"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85114816576?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85114816576\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85114816576\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85114816576""}}
"
339,scopus,lit,add_lit,2021-11-30T10:16:31+01:00,"{""title"":""Stochastic Dividers for Low Latency Neural Networks"",""eid"":""2-s2.0-85113217183"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85113217183?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85113217183\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85113217183\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85113217183""}}
"
340,scopus,lit,add_lit,2021-11-30T10:16:31+01:00,"{""title"":""Accelerating DNNs from local to virtualized FPGA in the Cloud: A survey of trends"",""eid"":""2-s2.0-85113184420"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85113184420?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1383762121001752"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85113184420\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85113184420\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85113184420""}}
"
341,scopus,lit,add_lit,2021-11-30T10:16:31+01:00,"{""title"":""Investigating data representation for efficient and reliable Convolutional Neural Networks"",""eid"":""2-s2.0-85112801148"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85112801148?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0141933121004786"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85112801148\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85112801148\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85112801148""}}
"
342,scopus,lit,add_lit,2021-11-30T10:16:31+01:00,"{""title"":""Scalable Fully Pipelined Hardware Architecture for In-Network Aggregated AllReduce Communication"",""eid"":""2-s2.0-85112628477"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85112628477?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85112628477\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85112628477\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85112628477""}}
"
343,scopus,lit,add_lit,2021-11-30T10:16:31+01:00,"{""title"":""Advances in neuromorphic spin-based spiking neural networks: A review"",""eid"":""2-s2.0-85112576621"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85112576621?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85112576621\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85112576621\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85112576621""}}
"
344,scopus,lit,add_lit,2021-11-30T10:16:31+01:00,"{""title"":""Hardware Acceleration of Sparse and Irregular Tensor Computations of ML Models: A Survey and Insights"",""eid"":""2-s2.0-85112154428"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85112154428?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85112154428\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85112154428\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85112154428""}}
"
345,scopus,lit,add_lit,2021-11-30T10:16:31+01:00,"{""title"":""CRIME: Input-Dependent Collaborative Inference for Recurrent Neural Networks"",""eid"":""2-s2.0-85106061797"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85106061797?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85106061797\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85106061797\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85106061797""}}
"
346,scopus,lit,add_lit,2021-11-30T10:16:31+01:00,"{""title"":""Linked Data Processing for Human-in-the-Loop in Cyber-Physical Systems"",""eid"":""2-s2.0-85104199013"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85104199013?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85104199013\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85104199013\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85104199013""}}
"
347,scopus,lit,add_lit,2021-11-30T10:16:31+01:00,"{""title"":""Spartan: A Sparsity-Adaptive Framework to Accelerate Deep Neural Network Training on GPUs"",""eid"":""2-s2.0-85103292813"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85103292813?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85103292813\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85103292813\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85103292813""}}
"
348,scopus,lit,add_lit,2021-11-30T10:16:31+01:00,"{""title"":""Early power estimation of CUDA-based CNNs on GPGPUs: Work-in-progress"",""eid"":""2-s2.0-85117736425"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85117736425?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85117736425\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85117736425\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85117736425""}}
"
349,scopus,lit,add_lit,2021-11-30T10:16:31+01:00,"{""title"":""A fast learning algorithm for One-Class Slab Support Vector Machines"",""eid"":""2-s2.0-85109216609"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85109216609?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0950705121005293"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85109216609\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85109216609\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85109216609""}}
"
350,scopus,lit,add_lit,2021-11-30T10:16:31+01:00,"{""title"":""A Reconfigurable Heterogeneous Computing-Hardware Design with Aimed VGG16 Acceleration"",""eid"":""2-s2.0-85118932087"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85118932087?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85118932087\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85118932087\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85118932087""}}
"
351,scopus,lit,add_lit,2021-11-30T10:16:31+01:00,"{""title"":""An Inference Accelerator Design for Sparse Convolution Neural Network"",""eid"":""2-s2.0-85118920301"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85118920301?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85118920301\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85118920301\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85118920301""}}
"
352,scopus,lit,add_lit,2021-11-30T10:16:33+01:00,"{""title"":""Ascend: A Scalable and Unified Architecture for Ubiquitous Deep Neural Network Computing : stry Track Paper"",""eid"":""2-s2.0-85104992019"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85104992019?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85104992019\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85104992019\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85104992019""}}
"
353,scopus,lit,add_lit,2021-11-30T10:16:33+01:00,"{""title"":""SPAGHETTI: Streaming Accelerators for Highly Sparse GEMM on FPGAs"",""eid"":""2-s2.0-85104987851"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85104987851?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85104987851\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85104987851\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85104987851""}}
"
354,scopus,lit,add_lit,2021-11-30T10:16:33+01:00,"{""title"":""VIA: A Smart Scratchpad for Vector Units with Application to Sparse Matrix Computations"",""eid"":""2-s2.0-85104983127"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85104983127?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85104983127\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85104983127\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85104983127""}}
"
355,scopus,lit,add_lit,2021-11-30T10:16:33+01:00,"{""title"":""EXMA: A Genomics Accelerator for Exact-Matching"",""eid"":""2-s2.0-85104970497"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85104970497?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85104970497\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85104970497\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85104970497""}}
"
356,scopus,lit,add_lit,2021-11-30T10:16:33+01:00,"{""title"":""Proceeding - 27th IEEE International Symposium on High Performance Computer Architecture, HPCA 2021"",""eid"":""2-s2.0-85104962696"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85104962696?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85104962696\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85104962696\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85104962696""}}
"
357,scopus,lit,add_lit,2021-11-30T10:16:33+01:00,"{""title"":""CSCNN: Algorithm-hardware Co-design for CNN Accelerators using Centrosymmetric Filters"",""eid"":""2-s2.0-85104955173"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85104955173?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85104955173\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85104955173\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85104955173""}}
"
358,scopus,lit,add_lit,2021-11-30T10:16:33+01:00,"{""title"":""Memristive Data Ranking"",""eid"":""2-s2.0-85104943829"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85104943829?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85104943829\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85104943829\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85104943829""}}
"
359,scopus,lit,add_lit,2021-11-30T10:16:33+01:00,"{""title"":""SynCron: Efficient Synchronization Support for Near-Data-Processing Architectures"",""eid"":""2-s2.0-85104804039"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85104804039?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85104804039\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85104804039\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85104804039""}}
"
360,scopus,lit,add_lit,2021-11-30T10:16:33+01:00,"{""title"":""BlockHammer: Preventing RowHammer at Low Cost by Blacklisting Rapidly-Accessed DRAM Rows"",""eid"":""2-s2.0-85104714286"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85104714286?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85104714286\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85104714286\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85104714286""}}
"
361,scopus,lit,add_lit,2021-11-30T10:16:33+01:00,"{""title"":""GCNAX: A Flexible and Energy-efficient Accelerator for Graph Convolutional Neural Networks"",""eid"":""2-s2.0-85104143274"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85104143274?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85104143274\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85104143274\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85104143274""}}
"
362,scopus,lit,add_lit,2021-11-30T10:16:33+01:00,"{""title"":""Layerweaver: Maximizing Resource Utilization of Neural Processing Units via Layer-Wise Scheduling"",""eid"":""2-s2.0-85102981446"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102981446?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102981446\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102981446\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102981446""}}
"
363,scopus,lit,add_lit,2021-11-30T10:16:33+01:00,"{""title"":""Optimising hardware accelerated neural networks with quantisation and a knowledge distillation evolutionary algorithm"",""eid"":""2-s2.0-85100456075"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85100456075?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85100456075\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85100456075\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85100456075""}}
"
364,scopus,lit,add_lit,2021-11-30T10:16:33+01:00,"{""title"":""A robot-based intelligent management design for agricultural cyber-physical systems"",""eid"":""2-s2.0-85100144946"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85100144946?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0168169920331720"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85100144946\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85100144946\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85100144946""}}
"
365,scopus,lit,add_lit,2021-11-30T10:16:33+01:00,"{""title"":""FPGA implementation for CNN-based optical remote sensing object detection"",""eid"":""2-s2.0-85099921170"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85099921170?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85099921170\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85099921170\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85099921170""}}
"
366,scopus,lit,add_lit,2021-11-30T10:16:33+01:00,"{""title"":""Non-uniformity calibration method of space-borne area CCD for directional polarimetric camera"",""eid"":""2-s2.0-85099784474"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85099784474?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85099784474\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85099784474\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85099784474""}}
"
367,scopus,lit,add_lit,2021-11-30T10:16:33+01:00,"{""title"":""CNN-on-AWS: Efficient Allocation of Multikernel Applications on Multi-FPGA Platforms"",""eid"":""2-s2.0-85099752290"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85099752290?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85099752290\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85099752290\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85099752290""}}
"
368,scopus,lit,add_lit,2021-11-30T10:16:33+01:00,"{""title"":""Reconfigurable binary neural network accelerator with adaptive parallelism scheme"",""eid"":""2-s2.0-85099709206"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85099709206?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85099709206\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85099709206\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85099709206""}}
"
369,scopus,lit,add_lit,2021-11-30T10:16:33+01:00,"{""title"":""JointDNN: An Efficient Training and Inference Engine for Intelligent Mobile Cloud Computing Services"",""eid"":""2-s2.0-85099563360"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85099563360?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85099563360\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85099563360\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85099563360""}}
"
370,scopus,lit,add_lit,2021-11-30T10:16:33+01:00,"{""title"":""RoadNet-RT: High Throughput CNN Architecture and SoC Design for Real-Time Road Segmentation"",""eid"":""2-s2.0-85097206131"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85097206131?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85097206131\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85097206131\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85097206131""}}
"
371,scopus,lit,add_lit,2021-11-30T10:16:33+01:00,"{""title"":""Deep Recurrent Entropy Adaptive Model for System Reliability Monitoring"",""eid"":""2-s2.0-85096671589"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85096671589?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85096671589\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85096671589\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85096671589""}}
"
372,scopus,lit,add_lit,2021-11-30T10:16:33+01:00,"{""title"":""Reconfigurable FPGA Architectures: A Survey and Applications"",""eid"":""2-s2.0-85096191059"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85096191059?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85096191059\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85096191059\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85096191059""}}
"
373,scopus,lit,add_lit,2021-11-30T10:16:33+01:00,"{""title"":""A Survey of Test and Reliability Solutions for Magnetic Random Access Memories"",""eid"":""2-s2.0-85096131746"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85096131746?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85096131746\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85096131746\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85096131746""}}
"
374,scopus,lit,add_lit,2021-11-30T10:16:33+01:00,"{""title"":""UL-CNN: An Ultra-Lightweight Convolutional Neural Network Aiming at Flash-Based Computing-In-Memory Architecture for Pedestrian Recognition"",""eid"":""2-s2.0-85095114190"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85095114190?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85095114190\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85095114190\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85095114190""}}
"
375,scopus,lit,add_lit,2021-11-30T10:16:33+01:00,"{""title"":""A review on genetic algorithm: past, present, and future"",""eid"":""2-s2.0-85094857903"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85094857903?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85094857903\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85094857903\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85094857903""}}
"
376,scopus,lit,add_lit,2021-11-30T10:16:33+01:00,"{""title"":""Benchmarking vision kernels and neural network inference accelerators on embedded platforms"",""eid"":""2-s2.0-85094851331"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85094851331?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1383762120301697"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85094851331\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85094851331\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85094851331""}}
"
377,scopus,lit,add_lit,2021-11-30T10:16:34+01:00,"{""title"":""Target state recognition of basketball players based on video image detection and FPGA"",""eid"":""2-s2.0-85094100675"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85094100675?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0141933120304993"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85094100675\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85094100675\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85094100675""}}
"
378,scopus,lit,add_lit,2021-11-30T10:16:34+01:00,"{""title"":""HOSVD prototype based on modular SW libraries running on a high-performance CPU+GPU platform"",""eid"":""2-s2.0-85093701181"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85093701181?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1383762120301685"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85093701181\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85093701181\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85093701181""}}
"
379,scopus,lit,add_lit,2021-11-30T10:16:34+01:00,"{""title"":""Public welfare organization management system based on FPGA and deep learning"",""eid"":""2-s2.0-85093701173"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85093701173?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0141933120304920"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85093701173\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85093701173\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85093701173""}}
"
380,scopus,lit,add_lit,2021-11-30T10:16:34+01:00,"{""title"":""A city-wide experimental testbed for the next generation wireless networks"",""eid"":""2-s2.0-85092525202"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85092525202?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1570870520306624"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85092525202\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85092525202\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85092525202""}}
"
381,scopus,lit,add_lit,2021-11-30T10:16:34+01:00,"{""title"":""86 PFLOPS Deep Potential Molecular Dynamics simulation of 100 million atoms with ab initio accuracy"",""eid"":""2-s2.0-85092250129"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85092250129?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S001046552030299X"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85092250129\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85092250129\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85092250129""}}
"
382,scopus,lit,add_lit,2021-11-30T10:16:34+01:00,"{""title"":""Multi-GPU Design and Performance Evaluation of Homomorphic Encryption on GPU Clusters"",""eid"":""2-s2.0-85091869676"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091869676?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091869676\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091869676\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091869676""}}
"
383,scopus,lit,add_lit,2021-11-30T10:16:34+01:00,"{""title"":""Accelerating CNN Inference on ASICs: A Survey"",""eid"":""2-s2.0-85091710875"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091710875?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1383762120301612"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091710875\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091710875\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091710875""}}
"
384,scopus,lit,add_lit,2021-11-30T10:16:34+01:00,"{""title"":""Model compression via pruning and knowledge distillation for person re-identification"",""eid"":""2-s2.0-85088131589"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85088131589?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85088131589\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85088131589\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85088131589""}}
"
385,scopus,lit,add_lit,2021-11-30T10:16:34+01:00,"{""title"":""A systematic literature review on hardware implementation of artificial intelligence algorithms"",""eid"":""2-s2.0-85085767384"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85085767384?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85085767384\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85085767384\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85085767384""}}
"
386,scopus,lit,add_lit,2021-11-30T10:16:34+01:00,"{""title"":""Thermal neutrons: a possible threat for supercomputer reliability"",""eid"":""2-s2.0-85085332246"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85085332246?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85085332246\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85085332246\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85085332246""}}
"
387,scopus,lit,add_lit,2021-11-30T10:16:34+01:00,"{""title"":""Fast RT-LoG operator for scene text detection"",""eid"":""2-s2.0-85078351471"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85078351471?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85078351471\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85078351471\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85078351471""}}
"
388,scopus,lit,add_lit,2021-11-30T10:16:34+01:00,"{""title"":""Implementation of Low-Energy LSTM with Parallel and Pipelined Algorithm in Small-Scale FPGA"",""eid"":""2-s2.0-85102974307"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102974307?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102974307\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102974307\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102974307""}}
"
389,scopus,lit,add_lit,2021-11-30T10:16:34+01:00,"{""title"":""Discovering regulatory motifs of genetic networks using the indexing-tree based algorithm: a parallel implementation"",""eid"":""2-s2.0-85087091193"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85087091193?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85087091193\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85087091193\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85087091193""}}
"
390,scopus,lit,add_lit,2021-11-30T10:16:34+01:00,"{""title"":""SELD-TCN: Sound event localization \u0026amp; detection via temporal convolutional networks"",""eid"":""2-s2.0-85099302848"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85099302848?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85099302848\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85099302848\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85099302848""}}
"
391,scopus,lit,add_lit,2021-11-30T10:16:34+01:00,"{""title"":""FPGA-based scalable and highly concurrent convolutional neural network acceleration"",""eid"":""2-s2.0-85102620030"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102620030?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102620030\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102620030\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102620030""}}
"
392,scopus,lit,add_lit,2021-11-30T10:16:34+01:00,"{""title"":""ReconfROS: Running ROS on reconfigurable SoCs"",""eid"":""2-s2.0-85108155227"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85108155227?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85108155227\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85108155227\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85108155227""}}
"
393,scopus,lit,add_lit,2021-11-30T10:16:34+01:00,"{""title"":""Unmanned vehicles in smart farming: A survey and a glance at future horizons"",""eid"":""2-s2.0-85108151700"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85108151700?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85108151700\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85108151700\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85108151700""}}
"
394,scopus,lit,add_lit,2021-11-30T10:16:34+01:00,"{""title"":""When Machine Learning Meets Quantum Computers: A Case Study"",""eid"":""2-s2.0-85100597976"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85100597976?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85100597976\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85100597976\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85100597976""}}
"
395,scopus,lit,add_lit,2021-11-30T10:16:34+01:00,"{""title"":""Advancements and Challenges on Parasitic Extraction for Advanced Process Technologies"",""eid"":""2-s2.0-85100594656"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85100594656?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85100594656\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85100594656\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85100594656""}}
"
396,scopus,lit,add_lit,2021-11-30T10:16:34+01:00,"{""title"":""A Decomposition-Based Synthesis Algorithm for Sparse Matrix-Vector Multiplication in Parallel Communication Structure"",""eid"":""2-s2.0-85100572588"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85100572588?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85100572588\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85100572588\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85100572588""}}
"
397,scopus,lit,add_lit,2021-11-30T10:16:34+01:00,"{""title"":""Efficient Accuracy Recovery in Approximate Neural Networks by Systematic Error Modelling"",""eid"":""2-s2.0-85100567177"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85100567177?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85100567177\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85100567177\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85100567177""}}
"
398,scopus,lit,add_lit,2021-11-30T10:16:34+01:00,"{""title"":""HyperRec: Efficient Recommender Systems with Hyperdimensional Computing"",""eid"":""2-s2.0-85100546966"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85100546966?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85100546966\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85100546966\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85100546966""}}
"
399,scopus,lit,add_lit,2021-11-30T10:16:34+01:00,"{""title"":""A Dynamic Link-latency Aware Cache Replacement Policy (DLRP)"",""eid"":""2-s2.0-85100545350"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85100545350?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85100545350\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85100545350\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85100545350""}}
"
400,scopus,lit,add_lit,2021-11-30T10:16:34+01:00,"{""title"":""A reduced-precision streaming SpMV architecture for Personalized PageRank on FPGA"",""eid"":""2-s2.0-85100545114"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85100545114?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85100545114\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85100545114\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85100545114""}}
"
401,scopus,lit,add_lit,2021-11-30T10:16:34+01:00,"{""title"":""Security of Neural Networks from Hardware Perspective: A Survey and beyond"",""eid"":""2-s2.0-85100529726"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85100529726?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85100529726\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85100529726\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85100529726""}}
"
402,scopus,lit,add_lit,2021-11-30T10:16:35+01:00,"{""title"":""Cross-layer Design for Computing-in-Memory: From Devices, Circuits, to Architectures and Applications"",""eid"":""2-s2.0-85100520494"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85100520494?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85100520494\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85100520494\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85100520494""}}
"
403,scopus,lit,add_lit,2021-11-30T10:16:35+01:00,"{""title"":""Research on accelerating CEE-DGCNN event extraction algorithm based on multi-CPU platform"",""eid"":""2-s2.0-85101938231"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85101938231?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85101938231\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85101938231\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85101938231""}}
"
404,scopus,lit,add_lit,2021-11-30T10:16:35+01:00,"{""title"":""GPU-Accelerated Machine Learning Inference as a Service for Computing in Neutrino Experiments"",""eid"":""2-s2.0-85118705360"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85118705360?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85118705360\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85118705360\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85118705360""}}
"
405,scopus,lit,add_lit,2021-11-30T10:16:35+01:00,"{""title"":""Open-CL based Multi GPU Acceleration for Video Object Detection"",""eid"":""2-s2.0-85106058543"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85106058543?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85106058543\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85106058543\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85106058543""}}
"
406,scopus,lit,add_lit,2021-11-30T10:16:35+01:00,"{""title"":""Parallel convolutional processing using an integrated photonic tensor core"",""eid"":""2-s2.0-85098847031"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85098847031?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85098847031\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85098847031\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85098847031""}}
"
407,scopus,lit,add_lit,2021-11-30T10:16:35+01:00,"{""title"":""Early-stage neural network hardware performance analysis"",""eid"":""2-s2.0-85100204815"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85100204815?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85100204815\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85100204815\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85100204815""}}
"
408,scopus,lit,add_lit,2021-11-30T10:16:35+01:00,"{""title"":""Convolution without multiplication: A general speed up strategy for CNNs"",""eid"":""2-s2.0-85119065204"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85119065204?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85119065204\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85119065204\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85119065204""}}
"
409,scopus,lit,add_lit,2021-11-30T10:16:35+01:00,"{""title"":""Evolutionary algorithm applications for IoTs dedicated to precise irrigation systems: state of the art"",""eid"":""2-s2.0-85118829690"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85118829690?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85118829690\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85118829690\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85118829690""}}
"
410,scopus,lit,add_lit,2021-11-30T10:16:35+01:00,"{""title"":""Dynamic programming with adaptive and self-adjusting penalty for real-time accurate stereo matching"",""eid"":""2-s2.0-85118683526"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85118683526?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85118683526\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85118683526\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85118683526""}}
"
411,scopus,lit,add_lit,2021-11-30T10:16:35+01:00,"{""title"":""FARNN: FPGA-GPU Hybrid AccelerationPlatform for Recurrent Neural Networks"",""eid"":""2-s2.0-85118639502"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85118639502?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85118639502\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85118639502\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85118639502""}}
"
412,scopus,lit,add_lit,2021-11-30T10:16:35+01:00,"{""title"":""The HERA methodology: Reconfigurable logic in general-purpose computing"",""eid"":""2-s2.0-85118535190"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85118535190?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85118535190\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85118535190\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85118535190""}}
"
413,scopus,lit,add_lit,2021-11-30T10:16:35+01:00,"{""title"":""M2M: Learning to Enhance Low-Light Image from Model to Mobile FPGA"",""eid"":""2-s2.0-85118333464"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85118333464?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85118333464\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85118333464\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85118333464""}}
"
414,scopus,lit,add_lit,2021-11-30T10:16:35+01:00,"{""title"":""Deep reinforcement learning-based autonomous parking design with neural network compute accelerators"",""eid"":""2-s2.0-85118330331"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85118330331?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85118330331\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85118330331\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85118330331""}}
"
415,scopus,lit,add_lit,2021-11-30T10:16:35+01:00,"{""title"":""An Effective GPGPU Visual Secret Sharing by Contrast-Adaptive ConvNet Super-Resolution"",""eid"":""2-s2.0-85118312547"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85118312547?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85118312547\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85118312547\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85118312547""}}
"
416,scopus,lit,add_lit,2021-11-30T10:16:35+01:00,"{""title"":""Enabling real-time object detection on low cost FPGAs"",""eid"":""2-s2.0-85118293637"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85118293637?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85118293637\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85118293637\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85118293637""}}
"
417,scopus,lit,add_lit,2021-11-30T10:16:35+01:00,"{""title"":""PAS: A new powerful and simple quantum computing simulator"",""eid"":""2-s2.0-85118231036"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85118231036?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85118231036\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85118231036\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85118231036""}}
"
418,scopus,lit,add_lit,2021-11-30T10:16:35+01:00,"{""title"":""High Power-Efficient and Performance-Density FPGA Accelerator for CNN-Based Object Detection"",""eid"":""2-s2.0-85118120657"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85118120657?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85118120657\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85118120657\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85118120657""}}
"
419,scopus,lit,add_lit,2021-11-30T10:16:35+01:00,"{""title"":""An energy-efficient edge computing paradigm for convolution-based image upsampling"",""eid"":""2-s2.0-85118020285"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85118020285?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85118020285\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85118020285\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85118020285""}}
"
420,scopus,lit,add_lit,2021-11-30T10:16:35+01:00,"{""title"":""Power efficient network selector placement in control plane of multiple networks-on-chip"",""eid"":""2-s2.0-85117879538"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85117879538?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85117879538\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85117879538\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85117879538""}}
"
421,scopus,lit,add_lit,2021-11-30T10:16:35+01:00,"{""title"":""Low Latency YOLOv3-Tiny Accelerator for Low-Cost FPGA Using General Matrix Multiplication Principle"",""eid"":""2-s2.0-85117796985"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85117796985?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85117796985\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85117796985\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85117796985""}}
"
422,scopus,lit,add_lit,2021-11-30T10:16:35+01:00,"{""title"":""Channel Estimation Using Deep Learning on an FPGA for 5G Millimeter-Wave Communication Systems"",""eid"":""2-s2.0-85117775832"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85117775832?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85117775832\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85117775832\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85117775832""}}
"
423,scopus,lit,add_lit,2021-11-30T10:16:35+01:00,"{""title"":""Development of Floating-Point MAC Engine for 2-D Convolution of Image"",""eid"":""2-s2.0-85117592074"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85117592074?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85117592074\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85117592074\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85117592074""}}
"
424,scopus,lit,add_lit,2021-11-30T10:16:35+01:00,"{""title"":""Optimization of Communication Schemes for DMA-Controlled Accelerators"",""eid"":""2-s2.0-85117530674"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85117530674?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85117530674\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85117530674\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85117530674""}}
"
425,scopus,lit,add_lit,2021-11-30T10:16:35+01:00,"{""title"":""High-Performance Acceleration of 2-D and 3-D CNNs on FPGAs Using Static Block Floating Point"",""eid"":""2-s2.0-85117329133"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85117329133?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85117329133\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85117329133\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85117329133""}}
"
426,scopus,lit,add_lit,2021-11-30T10:16:35+01:00,"{""title"":""A Literature Review of Using Machine Learning in Software Development Life Cycle Stages"",""eid"":""2-s2.0-85117295707"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85117295707?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85117295707\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85117295707\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85117295707""}}
"
427,scopus,lit,add_lit,2021-11-30T10:16:36+01:00,"{""title"":""Model-Based Approach for Automatic Generation of Hardware Architectures for Robotics"",""eid"":""2-s2.0-85117066611"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85117066611?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85117066611\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85117066611\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85117066611""}}
"
428,scopus,lit,add_lit,2021-11-30T10:16:36+01:00,"{""title"":""Sparsity in deep learning: Pruning and growth for efficient inference and training in neural networks"",""eid"":""2-s2.0-85116985281"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85116985281?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85116985281\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85116985281\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85116985281""}}
"
429,scopus,lit,add_lit,2021-11-30T10:16:36+01:00,"{""title"":""CFSM: a novel frame analyzing mechanism for real-time face recognition system on the embedded system"",""eid"":""2-s2.0-85116975250"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85116975250?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85116975250\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85116975250\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85116975250""}}
"
430,scopus,lit,add_lit,2021-11-30T10:16:36+01:00,"{""title"":""Modern computing methods for digital signal processing engineering systems"",""eid"":""2-s2.0-85116938530"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85116938530?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1877050921018652"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85116938530\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85116938530\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85116938530""}}
"
431,scopus,lit,add_lit,2021-11-30T10:16:36+01:00,"{""title"":""Improvement of Visual Perception in Humanoid Robots Using Heterogeneous Architectures for Autonomous Applications"",""eid"":""2-s2.0-85116824029"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85116824029?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85116824029\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85116824029\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85116824029""}}
"
432,scopus,lit,add_lit,2021-11-30T10:16:36+01:00,"{""title"":""Quantum computing: A taxonomy, systematic review and future directions"",""eid"":""2-s2.0-85116561732"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85116561732?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85116561732\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85116561732\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85116561732""}}
"
433,scopus,lit,add_lit,2021-11-30T10:16:36+01:00,"{""title"":""Splatty- a unified image demosaicing and rectification method"",""eid"":""2-s2.0-85116085665"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85116085665?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85116085665\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85116085665\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85116085665""}}
"
434,scopus,lit,add_lit,2021-11-30T10:16:36+01:00,"{""title"":""A survey on parallel computing for traditional computer vision"",""eid"":""2-s2.0-85115876392"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85115876392?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85115876392\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85115876392\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85115876392""}}
"
435,scopus,lit,add_lit,2021-11-30T10:16:36+01:00,"{""title"":""Aloha: A unified platform-aware evaluation method for cnns execution on heterogeneous systems at the edge"",""eid"":""2-s2.0-85115744747"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85115744747?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85115744747\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85115744747\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85115744747""}}
"
436,scopus,lit,add_lit,2021-11-30T10:16:36+01:00,"{""title"":""Accelerating Depthwise Separable Convolutions with Vector Processor"",""eid"":""2-s2.0-85115694171"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85115694171?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85115694171\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85115694171\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85115694171""}}
"
437,scopus,lit,add_lit,2021-11-30T10:16:36+01:00,"{""title"":""Tensors: An abstraction for general data processing"",""eid"":""2-s2.0-85115446924"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85115446924?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85115446924\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85115446924\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85115446924""}}
"
438,scopus,lit,add_lit,2021-11-30T10:16:36+01:00,"{""title"":""Research on Deep Neural Network Model Compression Based on Quantification Pruning and Huffmann Encoding"",""eid"":""2-s2.0-85115224548"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85115224548?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85115224548\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85115224548\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85115224548""}}
"
439,scopus,lit,add_lit,2021-11-30T10:16:36+01:00,"{""title"":""cuGimli: optimized implementation of the Gimli authenticated encryption and hash function on GPU for IoT applications"",""eid"":""2-s2.0-85115200807"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85115200807?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85115200807\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85115200807\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85115200807""}}
"
440,scopus,lit,add_lit,2021-11-30T10:16:36+01:00,"{""title"":""Autonomous Driving of a Rover-Like Robot Using Neuromorphic Computing"",""eid"":""2-s2.0-85115200398"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85115200398?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85115200398\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85115200398\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85115200398""}}
"
441,scopus,lit,add_lit,2021-11-30T10:16:36+01:00,"{""title"":""Fast computation of deep neural network and its real-time implementation for image recognition"",""eid"":""2-s2.0-85115164771"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85115164771?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85115164771\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85115164771\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85115164771""}}
"
442,scopus,lit,add_lit,2021-11-30T10:16:36+01:00,"{""title"":""Accelerating large scale real-time GNN inference using channel pruning"",""eid"":""2-s2.0-85115153772"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85115153772?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85115153772\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85115153772\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85115153772""}}
"
443,scopus,lit,add_lit,2021-11-30T10:16:36+01:00,"{""title"":""Evaluating performance of AI operators using roofline model"",""eid"":""2-s2.0-85115150276"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85115150276?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85115150276\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85115150276\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85115150276""}}
"
444,scopus,lit,add_lit,2021-11-30T10:16:36+01:00,"{""title"":""Fpga Hardware Design for Plenoptic 3d Image Processing Algorithm Targeting A Mobile Application"",""eid"":""2-s2.0-85115120279"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85115120279?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85115120279\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85115120279\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85115120279""}}
"
445,scopus,lit,add_lit,2021-11-30T10:16:36+01:00,"{""title"":""FPGA Acceleration of 3D FDTD for Multi- Antennas Microwave Imaging Using HLS"",""eid"":""2-s2.0-85114809487"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85114809487?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85114809487\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85114809487\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85114809487""}}
"
446,scopus,lit,add_lit,2021-11-30T10:16:36+01:00,"{""title"":""Energy-Efficient Task Scheduling in Design of Multithread Time Predictable Real-Time Systems"",""eid"":""2-s2.0-85114781725"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85114781725?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85114781725\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85114781725\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85114781725""}}
"
447,scopus,lit,add_lit,2021-11-30T10:16:36+01:00,"{""title"":""On-board decision making in space with deep neural networks and risc-v vector processors"",""eid"":""2-s2.0-85114735287"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85114735287?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85114735287\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85114735287\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85114735287""}}
"
448,scopus,lit,add_lit,2021-11-30T10:16:36+01:00,"{""title"":""DAMOV: A New Methodology and Benchmark Suite for Evaluating Data Movement Bottlenecks"",""eid"":""2-s2.0-85114729305"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85114729305?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85114729305\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85114729305\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85114729305""}}
"
449,scopus,lit,add_lit,2021-11-30T10:16:36+01:00,"{""title"":""Large-scale distributed and scalable SOM-based architecture for high-dimensional data reduction"",""eid"":""2-s2.0-85114581473"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85114581473?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85114581473\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85114581473\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85114581473""}}
"
450,scopus,lit,add_lit,2021-11-30T10:16:36+01:00,"{""title"":""Parallel Processing Algorithms of Ultrasound Images"",""eid"":""2-s2.0-85114245475"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85114245475?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85114245475\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85114245475\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85114245475""}}
"
451,scopus,lit,add_lit,2021-11-30T10:16:36+01:00,"{""title"":""Research advances of spectral unmixing technology and its applications"",""eid"":""2-s2.0-85113941395"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85113941395?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85113941395\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85113941395\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85113941395""}}
"
452,scopus,lit,add_lit,2021-11-30T10:16:37+01:00,"{""title"":""Towards quantum 3D imaging devices"",""eid"":""2-s2.0-85113889294"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85113889294?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85113889294\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85113889294\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85113889294""}}
"
453,scopus,lit,add_lit,2021-11-30T10:16:37+01:00,"{""title"":""Diversification of processing requirements for large format iot displays: 8k, programmatic and led walls"",""eid"":""2-s2.0-85113883856"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85113883856?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85113883856\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85113883856\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85113883856""}}
"
454,scopus,lit,add_lit,2021-11-30T10:16:37+01:00,"{""title"":""FCNNLib: A Flexible Convolution Algorithm Library for Deep Learning on FPGAs"",""eid"":""2-s2.0-85113832772"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85113832772?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85113832772\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85113832772\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85113832772""}}
"
455,scopus,lit,add_lit,2021-11-30T10:16:37+01:00,"{""title"":""FPGA based technical solutions for high throughput data processing and encryption for 5G communication: A review"",""eid"":""2-s2.0-85113739547"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85113739547?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85113739547\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85113739547\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85113739547""}}
"
456,scopus,lit,add_lit,2021-11-30T10:16:37+01:00,"{""title"":""Minimal Filtering Algorithms for Convolutional Neural Networks"",""eid"":""2-s2.0-85113705219"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85113705219?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85113705219\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85113705219\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85113705219""}}
"
457,scopus,lit,add_lit,2021-11-30T10:16:37+01:00,"{""title"":""Stealing Neural Network Structure through Remote FPGA Side-Channel Analysis"",""eid"":""2-s2.0-85113331886"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85113331886?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85113331886\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85113331886\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85113331886""}}
"
458,scopus,lit,add_lit,2021-11-30T10:16:37+01:00,"{""title"":""FPGA-based HPC accelerators: An evaluation on performance and energy efficiency"",""eid"":""2-s2.0-85113265705"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85113265705?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85113265705\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85113265705\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85113265705""}}
"
459,scopus,lit,add_lit,2021-11-30T10:16:37+01:00,"{""title"":""Image compression and enlargement algorithms"",""eid"":""2-s2.0-85113225463"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85113225463?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85113225463\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85113225463\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85113225463""}}
"
460,scopus,lit,add_lit,2021-11-30T10:16:37+01:00,"{""title"":""Complexity Analysis of New Future Video Coding (FVC) Standard Technology"",""eid"":""2-s2.0-85112867920"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85112867920?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85112867920\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85112867920\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85112867920""}}
"
461,scopus,lit,add_lit,2021-11-30T10:16:37+01:00,"{""title"":""Fast backfire double annealing particle swarm optimization algorithm for parameter identification of permanent magnet synchronous motor"",""eid"":""2-s2.0-85112760570"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85112760570?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85112760570\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85112760570\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85112760570""}}
"
462,scopus,lit,add_lit,2021-11-30T10:16:37+01:00,"{""title"":""User Driven FPGA-Based Design Automated Framework of Deep Neural Networks for Low-Power Low-Cost Edge Computing"",""eid"":""2-s2.0-85112731154"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85112731154?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85112731154\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85112731154\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85112731154""}}
"
463,scopus,lit,add_lit,2021-11-30T10:16:37+01:00,"{""title"":""High-Precision Binary Object Detector Based on a BSF-XNOR Convolutional Layer"",""eid"":""2-s2.0-85112670408"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85112670408?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85112670408\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85112670408\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85112670408""}}
"
464,scopus,lit,add_lit,2021-11-30T10:16:37+01:00,"{""title"":""FEB\u003csup\u003e3\u003c/sup\u003eD : An Efficient FPGA-Accelerated Compression Framework for Microscopy Images"",""eid"":""2-s2.0-85112661574"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85112661574?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85112661574\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85112661574\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85112661574""}}
"
465,scopus,lit,add_lit,2021-11-30T10:16:37+01:00,"{""title"":""17th International Symposium on Applied Reconfigurable Computing, ARC 2021"",""eid"":""2-s2.0-85112646748"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85112646748?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85112646748\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85112646748\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85112646748""}}
"
466,scopus,lit,add_lit,2021-11-30T10:16:37+01:00,"{""title"":""Accelerating Convolutional Neural Networks in FPGA-based SoCs using a Soft-Core GPU"",""eid"":""2-s2.0-85112640732"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85112640732?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85112640732\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85112640732\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85112640732""}}
"
467,scopus,lit,add_lit,2021-11-30T10:16:37+01:00,"{""title"":""17th IFIP WG 10.3 International Conference on Network and Parallel Computing, NPC 2020"",""eid"":""2-s2.0-85112612018"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85112612018?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85112612018\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85112612018\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85112612018""}}
"
468,scopus,lit,add_lit,2021-11-30T10:16:37+01:00,"{""title"":""Covid4HPC: A Fast and Accurate Solution for Covid Detection in the Cloud Using X-Rays"",""eid"":""2-s2.0-85112601195"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85112601195?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85112601195\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85112601195\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85112601195""}}
"
469,scopus,lit,add_lit,2021-11-30T10:16:37+01:00,"{""title"":""Implementing delay multiply and sum beamformer on a hybrid CPU-GPU platform for medical ultrasound imaging using OpenMP and CUDA"",""eid"":""2-s2.0-85112567880"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85112567880?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85112567880\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85112567880\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85112567880""}}
"
470,scopus,lit,add_lit,2021-11-30T10:16:37+01:00,"{""title"":""Intelligent transportation systems: A survey on modern hardware devices for the era of machine learning"",""eid"":""2-s2.0-85112559600"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85112559600?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1319157821001877"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85112559600\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85112559600\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85112559600""}}
"
471,scopus,lit,add_lit,2021-11-30T10:16:37+01:00,"{""title"":""Julia Language in Computational Mechanics: A New Competitor"",""eid"":""2-s2.0-85112347188"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85112347188?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85112347188\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85112347188\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85112347188""}}
"
472,scopus,lit,add_lit,2021-11-30T10:16:37+01:00,"{""title"":""Efficient binary 3D convolutional neural network and hardware accelerator"",""eid"":""2-s2.0-85112298155"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85112298155?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85112298155\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85112298155\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85112298155""}}
"
473,scopus,lit,add_lit,2021-11-30T10:16:37+01:00,"{""title"":""Exploring HW/SW Co-Design for Video Analysis on CPU-FPGA Heterogeneous Systems"",""eid"":""2-s2.0-85112207665"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85112207665?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85112207665\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85112207665\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85112207665""}}
"
474,scopus,lit,add_lit,2021-11-30T10:16:37+01:00,"{""title"":""A Review on Hardware Implementations of Signal Processing Algorithms"",""eid"":""2-s2.0-85112204284"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85112204284?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85112204284\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85112204284\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85112204284""}}
"
475,scopus,lit,add_lit,2021-11-30T10:16:37+01:00,"{""title"":""Detection of Surface Defects in Ceramic Tiles with Complex Texture"",""eid"":""2-s2.0-85112140950"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85112140950?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85112140950\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85112140950\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85112140950""}}
"
476,scopus,lit,add_lit,2021-11-30T10:16:37+01:00,"{""title"":""FCA-BNN: Flexible and configurable accelerator for binarized neural networks on FPGA"",""eid"":""2-s2.0-85112130673"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85112130673?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85112130673\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85112130673\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85112130673""}}
"
477,scopus,lit,add_lit,2021-11-30T10:16:38+01:00,"{""title"":""Video face recognition of virtual currency trading system based on deep learning algorithms"",""eid"":""2-s2.0-85111947765"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85111947765?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85111947765\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85111947765\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85111947765""}}
"
478,scopus,lit,add_lit,2021-11-30T10:16:38+01:00,"{""title"":""Octo: INT8 training with loss-aware compensation and backward quantization for tiny on-device learning"",""eid"":""2-s2.0-85111777610"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85111777610?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85111777610\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85111777610\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85111777610""}}
"
479,scopus,lit,add_lit,2021-11-30T10:16:38+01:00,"{""title"":""GLIST: Towards in-storage graph learning"",""eid"":""2-s2.0-85111726533"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85111726533?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85111726533\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85111726533\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85111726533""}}
"
480,scopus,lit,add_lit,2021-11-30T10:16:38+01:00,"{""title"":""Multi-line signal change detection for image segmentation with application in the ceramic tile industry"",""eid"":""2-s2.0-85111713348"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85111713348?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85111713348\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85111713348\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85111713348""}}
"
481,scopus,lit,add_lit,2021-11-30T10:16:38+01:00,"{""title"":""Sequence Alignment Using Machine Learning-Based Needleman-Wunsch Algorithm"",""eid"":""2-s2.0-85111576231"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85111576231?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85111576231\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85111576231\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85111576231""}}
"
482,scopus,lit,add_lit,2021-11-30T10:16:38+01:00,"{""title"":""FPGA Acceleration of Number Theoretic Transform"",""eid"":""2-s2.0-85111460727"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85111460727?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85111460727\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85111460727\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85111460727""}}
"
483,scopus,lit,add_lit,2021-11-30T10:16:38+01:00,"{""title"":""AI-Accelerated CFD Simulation Based on OpenFOAM and CPU/GPU Computing"",""eid"":""2-s2.0-85111381197"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85111381197?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85111381197\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85111381197\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85111381197""}}
"
484,scopus,lit,add_lit,2021-11-30T10:16:38+01:00,"{""title"":""A Bufferless Non-exact Matching Hardware Accelerator for Processing Large Non-uniform Stream Data"",""eid"":""2-s2.0-85111365850"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85111365850?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85111365850\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85111365850\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85111365850""}}
"
485,scopus,lit,add_lit,2021-11-30T10:16:38+01:00,"{""title"":""Low-Power U-Net for Semantic Image Segmentation"",""eid"":""2-s2.0-85111153893"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85111153893?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85111153893\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85111153893\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85111153893""}}
"
486,scopus,lit,add_lit,2021-11-30T10:16:38+01:00,"{""title"":""An automatic assessment of road condition from aerial imagery using modified VGG architecture in faster-RCNN framework"",""eid"":""2-s2.0-85111060498"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85111060498?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85111060498\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85111060498\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85111060498""}}
"
487,scopus,lit,add_lit,2021-11-30T10:16:38+01:00,"{""title"":""Hardware Architecture Proposal for TEDA Algorithm to Data Streaming Anomaly Detection"",""eid"":""2-s2.0-85111022871"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85111022871?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85111022871\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85111022871\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85111022871""}}
"
488,scopus,lit,add_lit,2021-11-30T10:16:38+01:00,"{""title"":""ExPAN(N)D: Exploring Posits for Efficient Artificial Neural Network Design in FPGA-Based Systems"",""eid"":""2-s2.0-85111018516"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85111018516?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85111018516\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85111018516\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85111018516""}}
"
489,scopus,lit,add_lit,2021-11-30T10:16:38+01:00,"{""title"":""Evaluation Method of Deep Learning-Based Embedded Systems for Traffic Sign Detection"",""eid"":""2-s2.0-85111005316"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85111005316?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85111005316\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85111005316\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85111005316""}}
"
490,scopus,lit,add_lit,2021-11-30T10:16:38+01:00,"{""title"":""A Survey on Quaternion Algebra and Geometric Algebra Applications in Engineering and Computer Science 1995-2020"",""eid"":""2-s2.0-85110887255"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85110887255?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85110887255\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85110887255\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85110887255""}}
"
491,scopus,lit,add_lit,2021-11-30T10:16:38+01:00,"{""title"":""Accelerating fully homomorphic encryption through architecture-centric analysis and optimization"",""eid"":""2-s2.0-85110879906"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85110879906?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85110879906\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85110879906\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85110879906""}}
"
492,scopus,lit,add_lit,2021-11-30T10:16:38+01:00,"{""title"":""FPGA based Industrial Ethernet Network Analyser for Real-time Systems Providing Openness for Industry 4.0"",""eid"":""2-s2.0-85110715362"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85110715362?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85110715362\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85110715362\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85110715362""}}
"
493,scopus,lit,add_lit,2021-11-30T10:16:38+01:00,"{""title"":""Bibliometric Review of FPGA Based Implementation of CNN"",""eid"":""2-s2.0-85110694909"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85110694909?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85110694909\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85110694909\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85110694909""}}
"
494,scopus,lit,add_lit,2021-11-30T10:16:38+01:00,"{""title"":""Architecture design of re-configurable convolutional neural network on software definition"",""eid"":""2-s2.0-85110671396"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85110671396?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85110671396\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85110671396\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85110671396""}}
"
495,scopus,lit,add_lit,2021-11-30T10:16:38+01:00,"{""title"":""A Scalable System-on-Chip Acceleration for Deep Neural Networks"",""eid"":""2-s2.0-85110640552"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85110640552?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85110640552\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85110640552\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85110640552""}}
"
496,scopus,lit,add_lit,2021-11-30T10:16:38+01:00,"{""title"":""A Parallel Partial Enhancement Method for License Plate Localization in Low-Quality Images"",""eid"":""2-s2.0-85110087054"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85110087054?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85110087054\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85110087054\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85110087054""}}
"
497,scopus,lit,add_lit,2021-11-30T10:16:38+01:00,"{""title"":""RISC-V barrel processor for deep neural network acceleration"",""eid"":""2-s2.0-85109047432"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85109047432?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85109047432\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85109047432\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85109047432""}}
"
498,scopus,lit,add_lit,2021-11-30T10:16:38+01:00,"{""title"":""Modified joint channel-and-data estimation for one-bit massive MIMO"",""eid"":""2-s2.0-85109041443"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85109041443?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85109041443\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85109041443\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85109041443""}}
"
499,scopus,lit,add_lit,2021-11-30T10:16:38+01:00,"{""title"":""Deep learning modulation recognition for RF spectrum monitoring"",""eid"":""2-s2.0-85109036222"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85109036222?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85109036222\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85109036222\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85109036222""}}
"
500,scopus,lit,add_lit,2021-11-30T10:16:38+01:00,"{""title"":""A low-latency FPGA implementation for real-time object detection"",""eid"":""2-s2.0-85109029958"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85109029958?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85109029958\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85109029958\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85109029958""}}
"
501,scopus,lit,add_lit,2021-11-30T10:16:38+01:00,"{""title"":""Adaptive quantization method for CNN with computational-complexity-aware regularization"",""eid"":""2-s2.0-85109011371"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85109011371?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85109011371\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85109011371\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85109011371""}}
"
502,scopus,lit,add_lit,2021-11-30T10:16:39+01:00,"{""title"":""Simplified hardware implementation of memoryless dot product for neural network inference"",""eid"":""2-s2.0-85109005920"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85109005920?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85109005920\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85109005920\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85109005920""}}
"
503,scopus,lit,add_lit,2021-11-30T10:16:39+01:00,"{""title"":""Adaptive input-to-neuron interlink development in training of spike-based liquid state machines"",""eid"":""2-s2.0-85109004462"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85109004462?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85109004462\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85109004462\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85109004462""}}
"
504,scopus,lit,add_lit,2021-11-30T10:16:39+01:00,"{""title"":""Deep Learning based obstacle awareness from airborne optical sensors"",""eid"":""2-s2.0-85108965865"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85108965865?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85108965865\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85108965865\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85108965865""}}
"
505,scopus,lit,add_lit,2021-11-30T10:16:39+01:00,"{""title"":""YOLOv2 acceleration using embedded GPU and FPGAs: pros, cons, and a hybrid method"",""eid"":""2-s2.0-85108906034"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85108906034?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85108906034\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85108906034\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85108906034""}}
"
506,scopus,lit,add_lit,2021-11-30T10:16:39+01:00,"{""title"":""Design Space Exploration of Matrix-Matrix Convolution Operation"",""eid"":""2-s2.0-85108841317"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85108841317?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85108841317\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85108841317\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85108841317""}}
"
507,scopus,lit,add_lit,2021-11-30T10:16:39+01:00,"{""title"":""A hardware-oriented random number generation method and a verification system for fpga"",""eid"":""2-s2.0-85108826978"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85108826978?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85108826978\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85108826978\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85108826978""}}
"
508,scopus,lit,add_lit,2021-11-30T10:16:39+01:00,"{""title"":""Applying deep learning to defect detection in printed circuit boards via a newest model of you-only-look-once"",""eid"":""2-s2.0-85108296020"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85108296020?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85108296020\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85108296020\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85108296020""}}
"
509,scopus,lit,add_lit,2021-11-30T10:16:39+01:00,"{""title"":""A measurement study of offloading virtual network functions to the edge"",""eid"":""2-s2.0-85107827906"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85107827906?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85107827906\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85107827906\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85107827906""}}
"
510,scopus,lit,add_lit,2021-11-30T10:16:39+01:00,"{""title"":""An ensemble-based supervised machine learning framework for android ransomware detection"",""eid"":""2-s2.0-85107666555"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85107666555?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85107666555\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85107666555\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85107666555""}}
"
511,scopus,lit,add_lit,2021-11-30T10:16:39+01:00,"{""title"":""Speeding up an Adaptive Filter based ECG Signal Pre-processing on Embedded Architectures"",""eid"":""2-s2.0-85107599801"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85107599801?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85107599801\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85107599801\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85107599801""}}
"
512,scopus,lit,add_lit,2021-11-30T10:16:39+01:00,"{""title"":""A Review on existing IoT Architecture and Communication Protocols used in Healthcare Monitoring System"",""eid"":""2-s2.0-85107503129"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85107503129?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85107503129\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85107503129\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85107503129""}}
"
513,scopus,lit,add_lit,2021-11-30T10:16:39+01:00,"{""title"":""L2PF - Learning to Prune Faster"",""eid"":""2-s2.0-85107481551"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85107481551?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85107481551\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85107481551\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85107481551""}}
"
514,scopus,lit,add_lit,2021-11-30T10:16:39+01:00,"{""title"":""On-the-Fly Parallel Processing IP-Core for Image Blur Detection, Compression, and Chaotic Encryption Based on FPGA"",""eid"":""2-s2.0-85107383955"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85107383955?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85107383955\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85107383955\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85107383955""}}
"
515,scopus,lit,add_lit,2021-11-30T10:16:39+01:00,"{""title"":""Distributed Graph Processing: Techniques and Systems"",""eid"":""2-s2.0-85107351219"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85107351219?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85107351219\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85107351219\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85107351219""}}
"
516,scopus,lit,add_lit,2021-11-30T10:16:39+01:00,"{""title"":""Fast Gravitational Approach for Rigid Point Set Registration with Ordinary Differential Equations"",""eid"":""2-s2.0-85107172983"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85107172983?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85107172983\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85107172983\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85107172983""}}
"
517,scopus,lit,add_lit,2021-11-30T10:16:39+01:00,"{""title"":""Ramanujan bipartite graph products for efficient block sparse neural networks"",""eid"":""2-s2.0-85107145342"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85107145342?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85107145342\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85107145342\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85107145342""}}
"
518,scopus,lit,add_lit,2021-11-30T10:16:39+01:00,"{""title"":""Accelerated K-Means Algorithms for Low-Dimensional Data on Parallel Shared-Memory Systems"",""eid"":""2-s2.0-85107061113"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85107061113?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85107061113\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85107061113\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85107061113""}}
"
519,scopus,lit,add_lit,2021-11-30T10:16:39+01:00,"{""title"":""A field programmable gate array (Fpga) based non-linear filters for gas turbine prognostics"",""eid"":""2-s2.0-85106921074"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85106921074?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85106921074\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85106921074\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85106921074""}}
"
520,scopus,lit,add_lit,2021-11-30T10:16:39+01:00,"{""title"":""Mapping and virtual neuron assignment algorithms for MAERI accelerator"",""eid"":""2-s2.0-85106426436"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85106426436?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85106426436\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85106426436\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85106426436""}}
"
521,scopus,lit,add_lit,2021-11-30T10:16:39+01:00,"{""title"":""Quantized Separable Residual Network for Facial Expression Recognition on FPGA"",""eid"":""2-s2.0-85106411256"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85106411256?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85106411256\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85106411256\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85106411256""}}
"
522,scopus,lit,add_lit,2021-11-30T10:16:39+01:00,"{""title"":""Comparison of HPC Architectures for Computing All-Pairs Shortest Paths. Intel Xeon Phi KNL vs NVIDIA Pascal"",""eid"":""2-s2.0-85106166589"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85106166589?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85106166589\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85106166589\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85106166589""}}
"
523,scopus,lit,add_lit,2021-11-30T10:16:39+01:00,"{""title"":""AORM: Fast Incremental Arbitrary-Order Reachability Matrix Computation for Massive Graphs"",""eid"":""2-s2.0-85106033078"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85106033078?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85106033078\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85106033078\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85106033078""}}
"
524,scopus,lit,add_lit,2021-11-30T10:16:39+01:00,"{""title"":""Training with Reduced Precision of a Support Vector Machine Model for Text Classification"",""eid"":""2-s2.0-85105946050"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85105946050?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85105946050\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85105946050\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85105946050""}}
"
525,scopus,lit,add_lit,2021-11-30T10:16:39+01:00,"{""title"":""Fpga implementation of a binarized dual stream convolutional neural network for service robots"",""eid"":""2-s2.0-85105921543"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85105921543?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85105921543\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85105921543\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85105921543""}}
"
526,scopus,lit,add_lit,2021-11-30T10:16:39+01:00,"{""title"":""Automatic Detection of Respiratory Symptoms Using a Low Power Multi-Input CNN Processor"",""eid"":""2-s2.0-85105859667"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85105859667?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85105859667\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85105859667\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85105859667""}}
"
527,scopus,lit,add_lit,2021-11-30T10:16:39+01:00,"{""title"":""Hardware Acceleration for GCNs via Bidirectional Fusion"",""eid"":""2-s2.0-85105855606"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85105855606?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85105855606\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85105855606\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85105855606""}}
"
528,scopus,lit,add_lit,2021-11-30T10:16:39+01:00,"{""title"":""Optimizing Spatiotemporal Feature Learning in 3D Convolutional Neural Networks with Pooling Blocks"",""eid"":""2-s2.0-85105855160"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85105855160?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85105855160\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85105855160\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85105855160""}}
"
529,scopus,lit,add_lit,2021-11-30T10:16:39+01:00,"{""title"":""Vehicle appearance recognition using shared lightweight convolutional neural networks"",""eid"":""2-s2.0-85105790085"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85105790085?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85105790085\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85105790085\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85105790085""}}
"
530,scopus,lit,add_lit,2021-11-30T10:16:39+01:00,"{""title"":""GPU-Accelerated Vehicle Detection for Roads"",""eid"":""2-s2.0-85105659891"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85105659891?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85105659891\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85105659891\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85105659891""}}
"
531,scopus,lit,add_lit,2021-11-30T10:16:39+01:00,"{""title"":""Applications of GPUs for Signal Processing Algorithms: A Case Study on Design Choices for Cyber-Physical Systems"",""eid"":""2-s2.0-85105479672"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85105479672?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85105479672\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85105479672\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85105479672""}}
"
532,scopus,lit,add_lit,2021-11-30T10:16:39+01:00,"{""title"":""New Models for Solving Time-Varying LU Decomposition by Using ZNN Method and ZeaD Formulas"",""eid"":""2-s2.0-85105378810"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85105378810?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85105378810\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85105378810\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85105378810""}}
"
533,scopus,lit,add_lit,2021-11-30T10:16:39+01:00,"{""title"":""Extensible Embedded Processor for Convolutional Neural Networks"",""eid"":""2-s2.0-85105254148"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85105254148?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85105254148\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85105254148\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85105254148""}}
"
534,scopus,lit,add_lit,2021-11-30T10:16:39+01:00,"{""title"":""A Genetic-Based Hybrid Algorithm Harmonic Minimization Method for Cascaded Multilevel Inverters with ANFIS Implementation"",""eid"":""2-s2.0-85105253983"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85105253983?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85105253983\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85105253983\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85105253983""}}
"
535,scopus,lit,add_lit,2021-11-30T10:16:39+01:00,"{""title"":""Field Programmable Gate Array (FPGA) Based IoT for Smart City Applications"",""eid"":""2-s2.0-85105143333"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85105143333?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85105143333\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85105143333\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85105143333""}}
"
536,scopus,lit,add_lit,2021-11-30T10:16:39+01:00,"{""title"":""PMBA: A Parallel MCMC Bayesian Computing Accelerator"",""eid"":""2-s2.0-85105078246"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85105078246?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85105078246\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85105078246\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85105078246""}}
"
537,scopus,lit,add_lit,2021-11-30T10:16:39+01:00,"{""title"":""A Selective Mitigation Technique of Soft Errors for DNN Models Used in Healthcare Applications: DenseNet201 Case Study"",""eid"":""2-s2.0-85105071668"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85105071668?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85105071668\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85105071668\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85105071668""}}
"
538,scopus,lit,add_lit,2021-11-30T10:16:39+01:00,"{""title"":""IBD\u003csup\u003e1\u003c/sup\u003e: The metrics and evaluation method for DNN processor benchmark while doing Inference task"",""eid"":""2-s2.0-85104962697"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85104962697?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85104962697\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85104962697\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85104962697""}}
"
539,scopus,lit,add_lit,2021-11-30T10:16:39+01:00,"{""title"":""Employing Parallel Hardware Architectures to Diagnose Sickle Cell Anemia in Real-Time Basis"",""eid"":""2-s2.0-85104727053"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85104727053?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85104727053\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85104727053\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85104727053""}}
"
540,scopus,lit,add_lit,2021-11-30T10:16:39+01:00,"{""title"":""XpulpNN: Enabling Energy Efficient and Flexible Inference of Quantized Neural Networks on RISC-V Based IoT End Nodes"",""eid"":""2-s2.0-85104588214"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85104588214?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85104588214\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85104588214\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85104588214""}}
"
541,scopus,lit,add_lit,2021-11-30T10:16:39+01:00,"{""title"":""Adaptive Tensor-Train Decomposition for Neural Network Compression"",""eid"":""2-s2.0-85104474337"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85104474337?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85104474337\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85104474337\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85104474337""}}
"
542,scopus,lit,add_lit,2021-11-30T10:16:39+01:00,"{""title"":""Adaptive Selecting and Learning Network and a New Benchmark for Imbalanced Fine-Grained Ship Classification"",""eid"":""2-s2.0-85104257631"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85104257631?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85104257631\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85104257631\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85104257631""}}
"
543,scopus,lit,add_lit,2021-11-30T10:16:39+01:00,"{""title"":""Modeling a Functional Engine for the Opinion Mining as a Service using Compounded Score Computation and Machine Learning"",""eid"":""2-s2.0-85104044909"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85104044909?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85104044909\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85104044909\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85104044909""}}
"
544,scopus,lit,add_lit,2021-11-30T10:16:39+01:00,"{""title"":""Research on the application of 3D reconstruction technology in traditional handicraft design"",""eid"":""2-s2.0-85104023794"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85104023794?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85104023794\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85104023794\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85104023794""}}
"
545,scopus,lit,add_lit,2021-11-30T10:16:39+01:00,"{""title"":""Deep Learning in Smart Grid Technology: A Review of Recent Advancements and Future Prospects"",""eid"":""2-s2.0-85103881228"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85103881228?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85103881228\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85103881228\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85103881228""}}
"
546,scopus,lit,add_lit,2021-11-30T10:16:39+01:00,"{""title"":""Interactive Holographic Display for Real-Time Drawing and Erasing of 3D Point-Cloud Images with a Fingertip"",""eid"":""2-s2.0-85103773189"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85103773189?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85103773189\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85103773189\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85103773189""}}
"
547,scopus,lit,add_lit,2021-11-30T10:16:39+01:00,"{""title"":""EPA: The effective pipeline architecture for CNN accelerator with high performance and computing efficiency based on FPGA"",""eid"":""2-s2.0-85103415502"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85103415502?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85103415502\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85103415502\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85103415502""}}
"
548,scopus,lit,add_lit,2021-11-30T10:16:39+01:00,"{""title"":""Stochastic gradient descent-based support vector machines training optimization on Big Data and HPC frameworks"",""eid"":""2-s2.0-85103369700"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85103369700?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85103369700\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85103369700\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85103369700""}}
"
549,scopus,lit,add_lit,2021-11-30T10:16:39+01:00,"{""title"":""Generic quantum hardware accelerators for conventional systems"",""eid"":""2-s2.0-85103296190"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85103296190?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0065245821000322"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85103296190\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85103296190\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85103296190""}}
"
550,scopus,lit,add_lit,2021-11-30T10:16:39+01:00,"{""title"":""Implementation of decision tree algorithm on fpga devices"",""eid"":""2-s2.0-85103135731"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85103135731?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85103135731\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85103135731\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85103135731""}}
"
551,scopus,lit,add_lit,2021-11-30T10:16:39+01:00,"{""title"":""Supporting detection of near and far pedestrians in a collision prediction system"",""eid"":""2-s2.0-85103027665"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85103027665?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85103027665\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85103027665\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85103027665""}}
"
552,scopus,lit,add_lit,2021-11-30T10:16:40+01:00,"{""title"":""An efficient and DoS-resilient name lookup for NDN interest forwarding"",""eid"":""2-s2.0-85102751872"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102751872?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102751872\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102751872\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102751872""}}
"
553,scopus,lit,add_lit,2021-11-30T10:16:40+01:00,"{""title"":""Strategy for on-orbit space object classification using deep learning"",""eid"":""2-s2.0-85102680692"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102680692?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102680692\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102680692\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102680692""}}
"
554,scopus,lit,add_lit,2021-11-30T10:16:40+01:00,"{""title"":""The Open-Source Framework for 3D Synthetic Aperture Radar Simulation"",""eid"":""2-s2.0-85102644930"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102644930?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102644930\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102644930\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102644930""}}
"
555,scopus,lit,add_lit,2021-11-30T10:16:40+01:00,"{""title"":""Radio Frequency Fingerprinting on the Edge"",""eid"":""2-s2.0-85102631967"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102631967?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102631967\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102631967\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102631967""}}
"
556,scopus,lit,add_lit,2021-11-30T10:16:40+01:00,"{""title"":""Performance Improvements in Quantization Aware Training and Appreciation of Low Precision Computation in Deep Learning"",""eid"":""2-s2.0-85102525050"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102525050?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102525050\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102525050\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102525050""}}
"
557,scopus,lit,add_lit,2021-11-30T10:16:40+01:00,"{""title"":""Scalable hardware architecture for fast gradient boosted tree training"",""eid"":""2-s2.0-85102438134"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102438134?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102438134\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102438134\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102438134""}}
"
558,scopus,lit,add_lit,2021-11-30T10:16:40+01:00,"{""title"":""An Algorithm for Motion Estimation Based on the Interframe Difference Detection Function Model"",""eid"":""2-s2.0-85102319160"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102319160?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102319160\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102319160\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102319160""}}
"
559,scopus,lit,add_lit,2021-11-30T10:16:40+01:00,"{""title"":""GPU-Accelerated CatBoost-Forest for Hyperspectral Image Classification Via Parallelized mRMR Ensemble Subspace Feature Selection"",""eid"":""2-s2.0-85102317102"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102317102?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102317102\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102317102\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102317102""}}
"
560,scopus,lit,add_lit,2021-11-30T10:16:40+01:00,"{""title"":""Collaborative Edge Computing With FPGA-Based CNN Accelerators for Energy-Efficient and Time-Aware Face Tracking System"",""eid"":""2-s2.0-85101804433"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85101804433?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85101804433\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85101804433\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85101804433""}}
"
561,scopus,lit,add_lit,2021-11-30T10:16:40+01:00,"{""title"":""A Survey on Vital Signs Detection Using Radar Techniques and Processing with FPGA Implementation"",""eid"":""2-s2.0-85100908035"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85100908035?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85100908035\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85100908035\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85100908035""}}
"
562,scopus,lit,add_lit,2021-11-30T10:16:40+01:00,"{""title"":""An FPGA-Based Hardware/Software Design Using Binarized Neural Networks for Agricultural Applications: A Case Study"",""eid"":""2-s2.0-85100845392"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85100845392?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85100845392\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85100845392\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85100845392""}}
"
563,scopus,lit,add_lit,2021-11-30T10:16:40+01:00,"{""title"":""A high-robustness and low resource-consumption crowd counting model"",""eid"":""2-s2.0-85100584130"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85100584130?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85100584130\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85100584130\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85100584130""}}
"
564,scopus,lit,add_lit,2021-11-30T10:16:40+01:00,"{""title"":""Dual integrated convolutional neural network for real-time facial expression recognition in the wild"",""eid"":""2-s2.0-85100486252"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85100486252?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85100486252\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85100486252\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85100486252""}}
"
565,scopus,lit,add_lit,2021-11-30T10:16:40+01:00,"{""title"":""Hardware Enabled Acceleration of Near-Field Coded Aperture Radar Physical Model for Millimetre-Wave Computational Imaging"",""eid"":""2-s2.0-85100203590"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85100203590?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85100203590\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85100203590\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85100203590""}}
"
566,scopus,lit,add_lit,2021-11-30T10:16:40+01:00,"{""title"":""Efficient Nearest-Neighbor Data Sharing in GPUs"",""eid"":""2-s2.0-85099788162"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85099788162?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85099788162\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85099788162\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85099788162""}}
"
567,scopus,lit,add_lit,2021-11-30T10:16:40+01:00,"{""title"":""BiCoSS: Toward Large-Scale Cognition Brain With Multigranular Neuromorphic Architecture"",""eid"":""2-s2.0-85099572954"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85099572954?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85099572954\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85099572954\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85099572954""}}
"
568,scopus,lit,add_lit,2021-11-30T10:16:40+01:00,"{""title"":""Low-Latency In Situ Image Analytics With FPGA-Based Quantized Convolutional Neural Network"",""eid"":""2-s2.0-85099543895"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85099543895?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85099543895\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85099543895\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85099543895""}}
"
569,scopus,lit,add_lit,2021-11-30T10:16:40+01:00,"{""title"":""Binarized Encoder-Decoder Network and Binarized Deconvolution Engine for Semantic Segmentation"",""eid"":""2-s2.0-85099501848"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85099501848?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85099501848\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85099501848\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85099501848""}}
"
570,scopus,lit,add_lit,2021-11-30T10:16:40+01:00,"{""title"":""FPGA based neural network accelerators"",""eid"":""2-s2.0-85099499732"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85099499732?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0065245820300899"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85099499732\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85099499732\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85099499732""}}
"
571,scopus,lit,add_lit,2021-11-30T10:16:40+01:00,"{""title"":""Implementation of autoencoders with systolic arrays through opencl"",""eid"":""2-s2.0-85099379068"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85099379068?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85099379068\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85099379068\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85099379068""}}
"
572,scopus,lit,add_lit,2021-11-30T10:16:40+01:00,"{""title"":""Fast Algorithms for Quaternion-Valued Convolutional Neural Networks"",""eid"":""2-s2.0-85099167500"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85099167500?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85099167500\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85099167500\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85099167500""}}
"
573,scopus,lit,add_lit,2021-11-30T10:16:40+01:00,"{""title"":""Ising-FPGA: A spintronics-based reconfigurable ising model solver"",""eid"":""2-s2.0-85099096301"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85099096301?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85099096301\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85099096301\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85099096301""}}
"
574,scopus,lit,add_lit,2021-11-30T10:16:40+01:00,"{""title"":""Deep learning with GPUs"",""eid"":""2-s2.0-85098954119"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85098954119?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0065245820300905"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85098954119\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85098954119\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85098954119""}}
"
575,scopus,lit,add_lit,2021-11-30T10:16:40+01:00,"{""title"":""Optimal prediction of attacks and arterial stiffness effects on heart disease by hybrid machine learning algorithm"",""eid"":""2-s2.0-85098781103"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85098781103?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85098781103\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85098781103\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85098781103""}}
"
576,scopus,lit,add_lit,2021-11-30T10:16:40+01:00,"{""title"":""Stealthy and Robust Glitch Injection Attack on Deep Learning Accelerator for Target with Variational Viewpoint"",""eid"":""2-s2.0-85098767470"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85098767470?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85098767470\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85098767470\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85098767470""}}
"
577,scopus,lit,add_lit,2021-11-30T10:16:41+01:00,"{""title"":""Towards Fast and Accurate Object Detection in Bio-Inspired Spiking Neural Networks through Bayesian Optimization"",""eid"":""2-s2.0-85098761288"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85098761288?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85098761288\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85098761288\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85098761288""}}
"
578,scopus,lit,add_lit,2021-11-30T10:16:41+01:00,"{""title"":""Multispectral Image Reconstruction from Color Images Using Enhanced Variational Autoencoder and Generative Adversarial Network"",""eid"":""2-s2.0-85098755305"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85098755305?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85098755305\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85098755305\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85098755305""}}
"
579,scopus,lit,add_lit,2021-11-30T10:16:41+01:00,"{""title"":""RSNN: A Software/Hardware Co-Optimized Framework for Sparse Convolutional Neural Networks on FPGAs"",""eid"":""2-s2.0-85098746075"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85098746075?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85098746075\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85098746075\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85098746075""}}
"
580,scopus,lit,add_lit,2021-11-30T10:16:41+01:00,"{""title"":""Singular value decomposition in embedded systems based on arm cortex-m architecture"",""eid"":""2-s2.0-85098575570"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85098575570?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85098575570\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85098575570\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85098575570""}}
"
581,scopus,lit,add_lit,2021-11-30T10:16:41+01:00,"{""title"":""Hardware accelerator systems for embedded systems"",""eid"":""2-s2.0-85098550686"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85098550686?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0065245820300917"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85098550686\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85098550686\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85098550686""}}
"
582,scopus,lit,add_lit,2021-11-30T10:16:41+01:00,"{""title"":""Hardware accelerator systems for artificial intelligence and machine learning"",""eid"":""2-s2.0-85098503787"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85098503787?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0065245820300929"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85098503787\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85098503787\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85098503787""}}
"
583,scopus,lit,add_lit,2021-11-30T10:16:41+01:00,"{""title"":""A Resource-Efficient Inference Accelerator for Binary Convolutional Neural Networks"",""eid"":""2-s2.0-85098279241"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85098279241?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85098279241\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85098279241\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85098279241""}}
"
584,scopus,lit,add_lit,2021-11-30T10:16:41+01:00,"{""title"":""A High-Performance VLSI Architecture for a Self-Feedback Convolutional Neural Network"",""eid"":""2-s2.0-85098239957"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85098239957?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85098239957\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85098239957\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85098239957""}}
"
585,scopus,lit,add_lit,2021-11-30T10:16:41+01:00,"{""title"":""Fast Realization of 3-D Space-Time Correlation Sea Clutter of Large-Scale Sea Scene Based on FPGA: From em Model to Statistical Model"",""eid"":""2-s2.0-85097947757"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85097947757?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85097947757\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85097947757\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85097947757""}}
"
586,scopus,lit,add_lit,2021-11-30T10:16:41+01:00,"{""title"":""Effects of thermal neutron radiation on a hardware-implemented machine learning algorithm"",""eid"":""2-s2.0-85097744516"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85097744516?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0026271420309094"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85097744516\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85097744516\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85097744516""}}
"
587,scopus,lit,add_lit,2021-11-30T10:16:41+01:00,"{""title"":""Memory-Augmented Neural Networks on FPGA for Real-Time and Energy-Efficient Question Answering"",""eid"":""2-s2.0-85097165889"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85097165889?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85097165889\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85097165889\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85097165889""}}
"
588,scopus,lit,add_lit,2021-11-30T10:16:41+01:00,"{""title"":""Distributed deep learning with GPU-FPGA heterogeneous computing"",""eid"":""2-s2.0-85097145192"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85097145192?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85097145192\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85097145192\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85097145192""}}
"
589,scopus,lit,add_lit,2021-11-30T10:16:41+01:00,"{""title"":""“Last mile” optimization of edge computing ecosystem with deep learning models and specialized tensor processing architectures"",""eid"":""2-s2.0-85097100424"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85097100424?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0065245820300875"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85097100424\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85097100424\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85097100424""}}
"
590,scopus,lit,add_lit,2021-11-30T10:16:41+01:00,"{""title"":""Monolithic 3D stacked multiply-accumulate units"",""eid"":""2-s2.0-85096650996"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85096650996?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0167926020302856"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85096650996\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85096650996\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85096650996""}}
"
591,scopus,lit,add_lit,2021-11-30T10:16:41+01:00,"{""title"":""Real-Time Detection and Prediction of Heart Diseases from ECG Data Using Neural Networks"",""eid"":""2-s2.0-85096421581"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85096421581?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85096421581\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85096421581\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85096421581""}}
"
592,scopus,lit,add_lit,2021-11-30T10:16:41+01:00,"{""title"":""Optimal design of a general type-2 fuzzy classifier for the pulse level and its hardware implementation"",""eid"":""2-s2.0-85095976036"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85095976036?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0952197620303328"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85095976036\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85095976036\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85095976036""}}
"
593,scopus,lit,add_lit,2021-11-30T10:16:41+01:00,"{""title"":""Deep Learning Systems: Algorithms, Compilers, and Processors for Large-Scale Production"",""eid"":""2-s2.0-85095686857"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85095686857?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85095686857\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85095686857\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85095686857""}}
"
594,scopus,lit,add_lit,2021-11-30T10:16:41+01:00,"{""title"":""A Comprehensive Survey on Passive Video Forgery Detection Techniques"",""eid"":""2-s2.0-85094166008"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85094166008?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85094166008\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85094166008\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85094166008""}}
"
595,scopus,lit,add_lit,2021-11-30T10:16:41+01:00,"{""title"":""Split Behavior of Supervised Machine Learning Algorithms for Phishing URL Detection"",""eid"":""2-s2.0-85093852213"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85093852213?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85093852213\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85093852213\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85093852213""}}
"
596,scopus,lit,add_lit,2021-11-30T10:16:41+01:00,"{""title"":""Deep learning for motor imagery EEG-based classification: A review"",""eid"":""2-s2.0-85092148803"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85092148803?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1746809420303116"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85092148803\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85092148803\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85092148803""}}
"
597,scopus,lit,add_lit,2021-11-30T10:16:41+01:00,"{""title"":""Vulnerability analysis of FPGA through side-channel attacks in cloud"",""eid"":""2-s2.0-85092096540"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85092096540?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85092096540\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85092096540\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85092096540""}}
"
598,scopus,lit,add_lit,2021-11-30T10:16:41+01:00,"{""title"":""Recommendations for evaluating the performance of background subtraction algorithms for surveillance systems"",""eid"":""2-s2.0-85091728834"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091728834?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091728834\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091728834\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091728834""}}
"
599,scopus,lit,add_lit,2021-11-30T10:16:41+01:00,"{""title"":""Energy-efficient deep learning inference on edge devices"",""eid"":""2-s2.0-85091710398"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091710398?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0065245820300553"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091710398\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091710398\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091710398""}}
"
600,scopus,lit,add_lit,2021-11-30T10:16:41+01:00,"{""title"":""Alleviation of Data Timing Channels in Normalized/Subnormal Floating Point Multiplier"",""eid"":""2-s2.0-85091613985"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091613985?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091613985\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091613985\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091613985""}}
"
601,scopus,lit,add_lit,2021-11-30T10:16:41+01:00,"{""title"":""Classification by learning of wavelet and texture features"",""eid"":""2-s2.0-85091109629"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091109629?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091109629\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091109629\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091109629""}}
"
602,scopus,lit,add_lit,2021-11-30T10:16:42+01:00,"{""title"":""Surface defect detection of steel strips based on classification priority YOLOv3-dense network"",""eid"":""2-s2.0-85091091649"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091091649?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091091649\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091091649\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091091649""}}
"
603,scopus,lit,add_lit,2021-11-30T10:16:42+01:00,"{""title"":""Introduction to hardware accelerator systems for artificial intelligence and machine learning"",""eid"":""2-s2.0-85090939643"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85090939643?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0065245820300541"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85090939643\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85090939643\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85090939643""}}
"
604,scopus,lit,add_lit,2021-11-30T10:16:42+01:00,"{""title"":""O3BNN-R: An Out-of-Order Architecture for High-Performance and Regularized BNN Inference"",""eid"":""2-s2.0-85090432747"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85090432747?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85090432747\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85090432747\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85090432747""}}
"
605,scopus,lit,add_lit,2021-11-30T10:16:42+01:00,"{""title"":""GPU tensor cores for fast arithmetic reductions"",""eid"":""2-s2.0-85090109540"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85090109540?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85090109540\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85090109540\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85090109540""}}
"
606,scopus,lit,add_lit,2021-11-30T10:16:42+01:00,"{""title"":""Hardware accelerator for real-time holographic projector"",""eid"":""2-s2.0-85090032134"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85090032134?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85090032134\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85090032134\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85090032134""}}
"
607,scopus,lit,add_lit,2021-11-30T10:16:42+01:00,"{""title"":""3rd International Conference on Innovative Computing and Communication, ICICC 2020"",""eid"":""2-s2.0-85089747008"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85089747008?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85089747008\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85089747008\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85089747008""}}
"
608,scopus,lit,add_lit,2021-11-30T10:16:42+01:00,"{""title"":""A survey On hardware accelerators and optimization techniques for RNNs"",""eid"":""2-s2.0-85089569657"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85089569657?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1383762120301314"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85089569657\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85089569657\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85089569657""}}
"
609,scopus,lit,add_lit,2021-11-30T10:16:42+01:00,"{""title"":""Automatic Thresholding Technique Using Reconfigurable Hardware"",""eid"":""2-s2.0-85089029071"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85089029071?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85089029071\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85089029071\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85089029071""}}
"
610,scopus,lit,add_lit,2021-11-30T10:16:42+01:00,"{""title"":""Efficiency and productivity for decision making on low-power heterogeneous CPU+GPU SoCs"",""eid"":""2-s2.0-85083374200"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85083374200?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85083374200\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85083374200\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85083374200""}}
"
611,scopus,lit,add_lit,2021-11-30T10:16:42+01:00,"{""title"":""Real-Time Object Detection for AUVs Using Self-Cascaded Convolutional Neural Networks"",""eid"":""2-s2.0-85076305777"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85076305777?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85076305777\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85076305777\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85076305777""}}
"
612,scopus,lit,add_lit,2021-11-30T10:16:42+01:00,"{""title"":""Pair-HMM accelerator based on non-cooperative structure"",""eid"":""2-s2.0-85073287903"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85073287903?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85073287903\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85073287903\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85073287903""}}
"
613,scopus,lit,add_lit,2021-11-30T10:16:42+01:00,"{""title"":""SOLAR: Services-Oriented Deep Learning Architectures-Deep Learning as a Service"",""eid"":""2-s2.0-85035760462"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85035760462?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85035760462\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85035760462\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85035760462""}}
"
614,scopus,lit,add_lit,2021-11-30T10:16:42+01:00,"{""title"":""Design and Implementation of DPU-based Convolutional Neural Network Acceleration System"",""eid"":""2-s2.0-85118449979"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85118449979?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85118449979\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85118449979\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85118449979""}}
"
615,scopus,lit,add_lit,2021-11-30T10:16:42+01:00,"{""title"":""An accurate weight binarization scheme for CNN object detectors with two scaling factors"",""eid"":""2-s2.0-85105278542"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85105278542?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85105278542\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85105278542\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85105278542""}}
"
616,scopus,lit,add_lit,2021-11-30T10:16:42+01:00,"{""title"":""Coal Gangue Detection Based on Multi-Spectral Imaging and Improved YOLO v4"",""eid"":""2-s2.0-85099778780"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85099778780?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85099778780\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85099778780\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85099778780""}}
"
617,scopus,lit,add_lit,2021-11-30T10:16:42+01:00,"{""title"":""Parallel Computation strategies for Fractal Compression"",""eid"":""2-s2.0-85102564624"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102564624?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102564624\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102564624\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102564624""}}
"
618,scopus,lit,add_lit,2021-11-30T10:16:42+01:00,"{""title"":""Traffic surveillance using vehicle license plate detection and recognition in Bangladesh"",""eid"":""2-s2.0-85104623542"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85104623542?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85104623542\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85104623542\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85104623542""}}
"
619,scopus,lit,add_lit,2021-11-30T10:16:42+01:00,"{""title"":""Variant Calling Parallelization on Processor-in-Memory Architecture"",""eid"":""2-s2.0-85100331049"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85100331049?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85100331049\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85100331049\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85100331049""}}
"
620,scopus,lit,add_lit,2021-11-30T10:16:42+01:00,"{""title"":""Exploring hardware accelerator offload for the Internet of Things"",""eid"":""2-s2.0-85097495932"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85097495932?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85097495932\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85097495932\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85097495932""}}
"
621,scopus,lit,add_lit,2021-11-30T10:16:42+01:00,"{""title"":""Rotational invariant biologically inspired object recognition"",""eid"":""2-s2.0-85102192203"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102192203?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102192203\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102192203\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102192203""}}
"
622,scopus,lit,add_lit,2021-11-30T10:16:42+01:00,"{""title"":""Comparative Study of Face Recognition Approaches"",""eid"":""2-s2.0-85100644372"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85100644372?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85100644372\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85100644372\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85100644372""}}
"
623,scopus,lit,add_lit,2021-11-30T10:16:42+01:00,"{""title"":""Research on Anti-interference Algorithm for Cab Signal Demodulation Based on Deep Learning"",""eid"":""2-s2.0-85100096460"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85100096460?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85100096460\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85100096460\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85100096460""}}
"
624,scopus,lit,add_lit,2021-11-30T10:16:42+01:00,"{""title"":""SmartBlackBox: Enhancing Driver's Safety Via Real-Time Machine Learning on IoT Insurance Black-Boxes"",""eid"":""2-s2.0-85101393793"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85101393793?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85101393793\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85101393793\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85101393793""}}
"
625,scopus,lit,add_lit,2021-11-30T10:16:42+01:00,"{""title"":""Designing A Compact Convolutional Neural Network Processor on Embedded FPGAs"",""eid"":""2-s2.0-85101356696"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85101356696?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85101356696\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85101356696\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85101356696""}}
"
626,scopus,lit,add_lit,2021-11-30T10:16:42+01:00,"{""title"":""Bacterial Image Classification Using Convolutional Neural Networks"",""eid"":""2-s2.0-85101537783"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85101537783?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85101537783\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85101537783\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85101537783""}}
"
627,scopus,lit,add_lit,2021-11-30T10:16:43+01:00,"{""title"":""Traffic Sign Recognition Based on Scaled Convolutional Neural Network for Advanced Driver Assistance System"",""eid"":""2-s2.0-85100824115"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85100824115?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85100824115\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85100824115\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85100824115""}}
"
628,scopus,lit,add_lit,2021-11-30T10:16:43+01:00,"{""title"":""RS-Mask: Random Space Masking as an Integrated Countermeasure against Power and Fault Analysis"",""eid"":""2-s2.0-85099473901"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85099473901?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85099473901\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85099473901\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85099473901""}}
"
629,scopus,lit,add_lit,2021-11-30T10:16:43+01:00,"{""title"":""MaskedNet: The First Hardware Inference Engine Aiming Power Side-Channel Protection"",""eid"":""2-s2.0-85099447748"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85099447748?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85099447748\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85099447748\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85099447748""}}
"
630,scopus,lit,add_lit,2021-11-30T10:16:43+01:00,"{""title"":""Design of the convolution layer using SoC FPGA and evaluation of latency using a camera signal"",""eid"":""2-s2.0-85100394665"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85100394665?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85100394665\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85100394665\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85100394665""}}
"
631,scopus,lit,add_lit,2021-11-30T10:16:43+01:00,"{""title"":""A Novel Online Parameter Identification Algorithm for Deadbeat Control of PMSM Drive"",""eid"":""2-s2.0-85101997980"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85101997980?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85101997980\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85101997980\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85101997980""}}
"
632,scopus,lit,add_lit,2021-11-30T10:16:43+01:00,"{""title"":""Ultra-Fast Mini License Plate Recognition System Based-on Vision Processing Unit"",""eid"":""2-s2.0-85100664458"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85100664458?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85100664458\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85100664458\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85100664458""}}
"
633,scopus,lit,add_lit,2021-11-30T10:16:43+01:00,"{""title"":""In-house deep environmental sentience for smart homecare solutions toward ageing society"",""eid"":""2-s2.0-85113801570"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85113801570?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85113801570\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85113801570\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85113801570""}}
"
634,scopus,lit,add_lit,2021-11-30T10:16:43+01:00,"{""title"":""A FPGA-based accelerator implementaion for YOLOv2 object detection using Winograd algorithm"",""eid"":""2-s2.0-85106897951"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85106897951?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85106897951\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85106897951\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85106897951""}}
"
635,scopus,lit,add_lit,2021-11-30T10:16:43+01:00,"{""title"":""A Distributed Framework for Real Time Object Detection at Low Frame Rates with IoT Edge Nodes"",""eid"":""2-s2.0-85106619097"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85106619097?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85106619097\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85106619097\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85106619097""}}
"
636,scopus,lit,add_lit,2021-11-30T10:16:43+01:00,"{""title"":""Efficient Hardware Implementation of Decision Tree Training Accelerator"",""eid"":""2-s2.0-85106584907"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85106584907?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85106584907\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85106584907\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85106584907""}}
"
637,scopus,lit,add_lit,2021-11-30T10:16:43+01:00,"{""title"":""An Efficient NoC-based ANN Framework for Epileptic Seizure Recognition"",""eid"":""2-s2.0-85106575008"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85106575008?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85106575008\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85106575008\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85106575008""}}
"
638,scopus,lit,add_lit,2021-11-30T10:16:43+01:00,"{""title"":""A High Throughput Parallel Hash Table Accelerator on HBM-enabled FPGAs"",""eid"":""2-s2.0-85105889628"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85105889628?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85105889628\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85105889628\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85105889628""}}
"
639,scopus,lit,add_lit,2021-11-30T10:16:43+01:00,"{""title"":""From TensorFlow Graphs to LUTs and Wires: Automated Sparse and Physically Aware CNN Hardware Generation"",""eid"":""2-s2.0-85105881453"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85105881453?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85105881453\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85105881453\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85105881453""}}
"
640,scopus,lit,add_lit,2021-11-30T10:16:43+01:00,"{""title"":""Beyond Peak Performance: Comparing the Real Performance of AI-Optimized FPGAs and GPUs"",""eid"":""2-s2.0-85105880744"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85105880744?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85105880744\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85105880744\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85105880744""}}
"
641,scopus,lit,add_lit,2021-11-30T10:16:43+01:00,"{""title"":""ReconROS: Flexible Hardware Acceleration for ROS2 Applications"",""eid"":""2-s2.0-85105871881"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85105871881?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85105871881\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85105871881\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85105871881""}}
"
642,scopus,lit,add_lit,2021-11-30T10:16:43+01:00,"{""title"":""A Reconfigurable Multithreaded Accelerator for Recurrent Neural Networks"",""eid"":""2-s2.0-85105855093"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85105855093?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85105855093\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85105855093\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85105855093""}}
"
643,scopus,lit,add_lit,2021-11-30T10:16:43+01:00,"{""title"":""Accelerating Force-directed Graph Layout with Processing-in-Memory Architecture"",""eid"":""2-s2.0-85105463727"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85105463727?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85105463727\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85105463727\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85105463727""}}
"
644,scopus,lit,add_lit,2021-11-30T10:16:43+01:00,"{""title"":""A Comprehensive Survey on Implementation of Image Processing Algorithms using FPGA"",""eid"":""2-s2.0-85102508160"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102508160?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102508160\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102508160\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102508160""}}
"
645,scopus,lit,add_lit,2021-11-30T10:16:43+01:00,"{""title"":""Heuristic Function Evolution for Pathfinding Algorithm in FPGA Accelerator"",""eid"":""2-s2.0-85102397596"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102397596?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102397596\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102397596\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102397596""}}
"
646,scopus,lit,add_lit,2021-11-30T10:16:43+01:00,"{""title"":""An effective design to improve the efficiency of DPUs on FPGA"",""eid"":""2-s2.0-85102387372"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102387372?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102387372\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102387372\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102387372""}}
"
647,scopus,lit,add_lit,2021-11-30T10:16:43+01:00,"{""title"":""Accelerating deep learning tasks with optimized GPU-assisted image decoding"",""eid"":""2-s2.0-85102372080"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102372080?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102372080\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102372080\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102372080""}}
"
648,scopus,lit,add_lit,2021-11-30T10:16:43+01:00,"{""title"":""The Brain Memory Architecture HW/SW Co-Design Platform with Adaptive CNN Algorithm"",""eid"":""2-s2.0-85102206048"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102206048?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102206048\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102206048\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102206048""}}
"
649,scopus,lit,add_lit,2021-11-30T10:16:43+01:00,"{""title"":""Dynamic scheduling of an autonomous ptz camera for effective surveillance"",""eid"":""2-s2.0-85102190068"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102190068?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102190068\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102190068\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102190068""}}
"
650,scopus,lit,add_lit,2021-11-30T10:16:43+01:00,"{""title"":""A Hybrid Computational Storage Architecture to Accelerate CNN Training"",""eid"":""2-s2.0-85102167888"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102167888?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102167888\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102167888\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102167888""}}
"
651,scopus,lit,add_lit,2021-11-30T10:16:43+01:00,"{""title"":""CHIP-KNN: A Configurable and High-Performance K-Nearest Neighbors Accelerator on Cloud FPGAs"",""eid"":""2-s2.0-85102049843"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102049843?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102049843\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102049843\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102049843""}}
"
652,scopus,lit,add_lit,2021-11-30T10:16:44+01:00,"{""title"":""Principles for re-architecting software for heterogeneous platforms"",""eid"":""2-s2.0-85099655867"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85099655867?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85099655867\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85099655867\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85099655867""}}
"
653,scopus,lit,add_lit,2021-11-30T10:16:44+01:00,"{""title"":""Towards High Performance, Portability, and Productivity: Lightweight Augmented Neural Networks for Performance Prediction"",""eid"":""2-s2.0-85099388984"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85099388984?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85099388984\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85099388984\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85099388984""}}
"
654,scopus,lit,add_lit,2021-11-30T10:16:44+01:00,"{""title"":""Hardware Implementation of Deep Network Accelerators towards Healthcare and Biomedical Applications"",""eid"":""2-s2.0-85099321764"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85099321764?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85099321764\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85099321764\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85099321764""}}
"
655,scopus,lit,add_lit,2021-11-30T10:16:44+01:00,"{""title"":""Modification and hardware implementation of cortex-like object recognition model"",""eid"":""2-s2.0-85098701626"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85098701626?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85098701626\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85098701626\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85098701626""}}
"
656,scopus,lit,add_lit,2021-11-30T10:16:44+01:00,"{""title"":""CNN2GATE: An implementation of convolutional neural networks inference on FPGAs with automated design space exploration"",""eid"":""2-s2.0-85098181717"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85098181717?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85098181717\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85098181717\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85098181717""}}
"
657,scopus,lit,add_lit,2021-11-30T10:16:44+01:00,"{""title"":""An approach of feed-forward neural network throughput-optimized implementation in FPGA"",""eid"":""2-s2.0-85098169381"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85098169381?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85098169381\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85098169381\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85098169381""}}
"
658,scopus,lit,add_lit,2021-11-30T10:16:44+01:00,"{""title"":""PipeArch: Generic and context-switch capable data processing on fpgas"",""eid"":""2-s2.0-85098001948"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85098001948?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85098001948\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85098001948\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85098001948""}}
"
659,scopus,lit,add_lit,2021-11-30T10:16:44+01:00,"{""title"":""SENTEI: Filter-wise pruning with distillation towards efficient sparse convolutional neural network accelerators"",""eid"":""2-s2.0-85097894221"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85097894221?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85097894221\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85097894221\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85097894221""}}
"
660,scopus,lit,add_lit,2021-11-30T10:16:44+01:00,"{""title"":""Design of a clustered data-driven array processor for computer vision"",""eid"":""2-s2.0-85097864485"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85097864485?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85097864485\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85097864485\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85097864485""}}
"
661,scopus,lit,add_lit,2021-11-30T10:16:44+01:00,"{""title"":""EdgeDRNN: Recurrent Neural Network Accelerator for Edge Inference"",""eid"":""2-s2.0-85097203739"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85097203739?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85097203739\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85097203739\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85097203739""}}
"
662,scopus,lit,add_lit,2021-11-30T10:16:44+01:00,"{""title"":""Implementation and evaluation of vision-based sensor image compression for close-range photogrammetry and structural health monitoring"",""eid"":""2-s2.0-85096986544"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85096986544?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85096986544\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85096986544\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85096986544""}}
"
663,scopus,lit,add_lit,2021-11-30T10:16:44+01:00,"{""title"":""CohereNet: A Deep Learning Architecture for Ultrasound Spatial Correlation Estimation and Coherence-Based Beamforming"",""eid"":""2-s2.0-85096889285"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85096889285?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85096889285\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85096889285\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85096889285""}}
"
664,scopus,lit,add_lit,2021-11-30T10:16:44+01:00,"{""title"":""Approximate Logic Synthesis: A Survey"",""eid"":""2-s2.0-85096755891"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85096755891?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85096755891\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85096755891\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85096755891""}}
"
665,scopus,lit,add_lit,2021-11-30T10:16:44+01:00,"{""title"":""Circuit-Level Techniques for Logic and Memory Blocks in Approximate Computing Systemsx"",""eid"":""2-s2.0-85096742926"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85096742926?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85096742926\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85096742926\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85096742926""}}
"
666,scopus,lit,add_lit,2021-11-30T10:16:44+01:00,"{""title"":""Deep In-Memory Architectures in SRAM: An Analog Approach to Approximate Computing"",""eid"":""2-s2.0-85096401586"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85096401586?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85096401586\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85096401586\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85096401586""}}
"
667,scopus,lit,add_lit,2021-11-30T10:16:44+01:00,"{""title"":""Exploring GPU acceleration of Deep Neural Networks using Block Circulant Matrices"",""eid"":""2-s2.0-85094556483"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85094556483?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0167819120300909"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85094556483\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85094556483\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85094556483""}}
"
668,scopus,lit,add_lit,2021-11-30T10:16:44+01:00,"{""title"":""Soft errors in DNN accelerators: A comprehensive review"",""eid"":""2-s2.0-85094315433"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85094315433?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0026271420308003"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85094315433\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85094315433\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85094315433""}}
"
669,scopus,lit,add_lit,2021-11-30T10:16:44+01:00,"{""title"":""Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators"",""eid"":""2-s2.0-85093670630"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85093670630?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85093670630\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85093670630\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85093670630""}}
"
670,scopus,lit,add_lit,2021-11-30T10:16:44+01:00,"{""title"":""Sharp Processing of Blur Image Based on Generative Adversarial Network"",""eid"":""2-s2.0-85092605377"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85092605377?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85092605377\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85092605377\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85092605377""}}
"
671,scopus,lit,add_lit,2021-11-30T10:16:44+01:00,"{""title"":""MYOLOv3-Tiny: A new convolutional neural network architecture for real-time detection of track fasteners"",""eid"":""2-s2.0-85091987943"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091987943?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0166361520305376"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091987943\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091987943\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091987943""}}
"
672,scopus,lit,add_lit,2021-11-30T10:16:44+01:00,"{""title"":""A reconfigurable real-time neuromorphic hardware for spiking winner-take-all network"",""eid"":""2-s2.0-85091804329"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091804329?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091804329\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091804329\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091804329""}}
"
673,scopus,lit,add_lit,2021-11-30T10:16:44+01:00,"{""title"":""Use of deep learning techniques for identification of plant leaf stresses: A review"",""eid"":""2-s2.0-85091804079"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091804079?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S2210537920301700"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091804079\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091804079\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091804079""}}
"
674,scopus,lit,add_lit,2021-11-30T10:16:44+01:00,"{""title"":""Lightweight image classifier using dilated and depthwise separable convolutions"",""eid"":""2-s2.0-85091318114"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091318114?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091318114\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091318114\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091318114""}}
"
675,scopus,lit,add_lit,2021-11-30T10:16:44+01:00,"{""title"":""A novel method for segmenting brain tumor using modified watershed algorithm in MRI image with FPGA"",""eid"":""2-s2.0-85090292620"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85090292620?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0303264720301179"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85090292620\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85090292620\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85090292620""}}
"
676,scopus,lit,add_lit,2021-11-30T10:16:44+01:00,"{""title"":""GPU-Accelerated Real-Time Stereo Estimation with Binary Neural Network"",""eid"":""2-s2.0-85089197309"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85089197309?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85089197309\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85089197309\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85089197309""}}
"
677,scopus,lit,add_lit,2021-11-30T10:16:45+01:00,"{""title"":""Role of the secondary visual cortex in HMAX model for object recognition"",""eid"":""2-s2.0-85088892922"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85088892922?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S138904172030036X"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85088892922\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85088892922\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85088892922""}}
"
678,scopus,lit,add_lit,2021-11-30T10:16:45+01:00,"{""title"":""Improving approximate neural networks for perception tasks through specialized optimization"",""eid"":""2-s2.0-85088379230"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85088379230?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0167739X20301576"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85088379230\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85088379230\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85088379230""}}
"
679,scopus,lit,add_lit,2021-11-30T10:16:45+01:00,"{""title"":""Enabling radiation tolerant heterogeneous GPU-based onboard data processing in space"",""eid"":""2-s2.0-85086737276"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85086737276?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85086737276\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85086737276\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85086737276""}}
"
680,scopus,lit,add_lit,2021-11-30T10:16:45+01:00,"{""title"":""Status, challenges, and future perspectives of fringe projection profilometry"",""eid"":""2-s2.0-85085766883"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85085766883?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0143816619314824"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85085766883\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85085766883\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85085766883""}}
"
681,scopus,lit,add_lit,2021-11-30T10:16:45+01:00,"{""title"":""Experiment and enabled flow for GPGPU-Sim simulators with fixed-point instructions"",""eid"":""2-s2.0-85085217413"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85085217413?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1383762120300771"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85085217413\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85085217413\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85085217413""}}
"
682,scopus,lit,add_lit,2021-11-30T10:16:45+01:00,"{""title"":""A post-processing method for true random number generators based on hyperchaos with applications in audio-based generators"",""eid"":""2-s2.0-85084977189"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084977189?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084977189\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084977189\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084977189""}}
"
683,scopus,lit,add_lit,2021-11-30T10:16:45+01:00,"{""title"":""An FPGA-based design for real-time super-resolution reconstruction"",""eid"":""2-s2.0-85084197901"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084197901?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084197901\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084197901\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084197901""}}
"
684,scopus,lit,add_lit,2021-11-30T10:16:45+01:00,"{""title"":""A survey of the recent architectures of deep convolutional neural networks"",""eid"":""2-s2.0-85084072573"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084072573?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084072573\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084072573\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084072573""}}
"
685,scopus,lit,add_lit,2021-11-30T10:16:45+01:00,"{""title"":""Reconfigurable and Low-Complexity Accelerator for Convolutional and Generative Networks over Finite Fields"",""eid"":""2-s2.0-85079644267"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85079644267?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85079644267\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85079644267\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85079644267""}}
"
686,scopus,lit,add_lit,2021-11-30T10:16:45+01:00,"{""title"":""Allocating One Common ACC-Rich Platform for Many Streaming Applications"",""eid"":""2-s2.0-85078202978"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85078202978?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85078202978\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85078202978\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85078202978""}}
"
687,scopus,lit,add_lit,2021-11-30T10:16:45+01:00,"{""title"":""Eva-CiM: A System-Level Performance and Energy Evaluation Framework for Computing-in-Memory Architectures"",""eid"":""2-s2.0-85078057918"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85078057918?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85078057918\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85078057918\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85078057918""}}
"
688,scopus,lit,add_lit,2021-11-30T10:16:45+01:00,"{""title"":""A server-side accelerator framework for multi-core CPUs and Intel Xeon Phi co-processor systems"",""eid"":""2-s2.0-85077264423"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85077264423?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85077264423\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85077264423\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85077264423""}}
"
689,scopus,lit,add_lit,2021-11-30T10:16:45+01:00,"{""title"":""Real-time moving human detection using HOG and Fourier descriptor based on CUDA implementation"",""eid"":""2-s2.0-85076222608"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85076222608?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85076222608\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85076222608\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85076222608""}}
"
690,scopus,lit,add_lit,2021-11-30T10:16:45+01:00,"{""title"":""Real-time UHD video super-resolution and transcoding on heterogeneous hardware"",""eid"":""2-s2.0-85074013422"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85074013422?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85074013422\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85074013422\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85074013422""}}
"
691,scopus,lit,add_lit,2021-11-30T10:16:45+01:00,"{""title"":""HeteroYARN: A Heterogeneous FPGA-Accelerated Architecture Based on YARN"",""eid"":""2-s2.0-85071475798"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85071475798?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85071475798\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85071475798\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85071475798""}}
"
692,scopus,lit,add_lit,2021-11-30T10:16:45+01:00,"{""title"":""Review on VLSI design using optimization and self-adaptive particle swarm optimization"",""eid"":""2-s2.0-85041009526"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85041009526?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1319157817302793"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85041009526\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85041009526\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85041009526""}}
"
693,scopus,lit,add_lit,2021-11-30T10:16:45+01:00,"{""title"":""Efficient algorithms for embedded tactile data processing"",""eid"":""2-s2.0-85106604783"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85106604783?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85106604783\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85106604783\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85106604783""}}
"
694,scopus,lit,add_lit,2021-11-30T10:16:45+01:00,"{""title"":""Android Ransomware Detection using Machine Learning Techniques: A Comparative Analysis on GPU and CPU"",""eid"":""2-s2.0-85099720538"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85099720538?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85099720538\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85099720538\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85099720538""}}
"
695,scopus,lit,add_lit,2021-11-30T10:16:45+01:00,"{""title"":""Comparison of Face Detection Algorithms on Mobile Devices"",""eid"":""2-s2.0-85099440770"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85099440770?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85099440770\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85099440770\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85099440770""}}
"
696,scopus,lit,add_lit,2021-11-30T10:16:45+01:00,"{""title"":""Design and performance of SIAT aPET: A uniform high-resolution small animal PET scanner using dual-ended readout detectors"",""eid"":""2-s2.0-85097215946"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85097215946?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85097215946\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85097215946\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85097215946""}}
"
697,scopus,lit,add_lit,2021-11-30T10:16:45+01:00,"{""title"":""Run Time Optimization using a novel implementation of Parallel-PSO for real-world applications"",""eid"":""2-s2.0-85102623992"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102623992?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102623992\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102623992\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102623992""}}
"
698,scopus,lit,add_lit,2021-11-30T10:16:45+01:00,"{""title"":""FPGA implementation of simplified spiking neural network"",""eid"":""2-s2.0-85099483906"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85099483906?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85099483906\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85099483906\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85099483906""}}
"
699,scopus,lit,add_lit,2021-11-30T10:16:45+01:00,"{""title"":""A Tile-based Fused-layer CNN Accelerator for FPGAs"",""eid"":""2-s2.0-85099482165"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85099482165?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85099482165\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85099482165\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85099482165""}}
"
700,scopus,lit,add_lit,2021-11-30T10:16:45+01:00,"{""title"":""A High-Performance and Power-Efficient SIMD Convolution Engine for FPGAs"",""eid"":""2-s2.0-85099437706"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85099437706?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85099437706\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85099437706\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85099437706""}}
"
701,scopus,lit,add_lit,2021-11-30T10:16:45+01:00,"{""title"":""Incremental On-Device Tiny Machine Learning"",""eid"":""2-s2.0-85097871513"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85097871513?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85097871513\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85097871513\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85097871513""}}
"
702,scopus,lit,add_lit,2021-11-30T10:16:47+01:00,"{""title"":""Distream: Scaling live video analytics with workload-adaptive distributed edge intelligence"",""eid"":""2-s2.0-85097552832"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85097552832?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85097552832\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85097552832\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85097552832""}}
"
703,scopus,lit,add_lit,2021-11-30T10:16:47+01:00,"{""title"":""Automated Hardware and Neural Network Architecture co-design of FPGA accelerators using multi-objective Neural Architecture Search"",""eid"":""2-s2.0-85101935516"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85101935516?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85101935516\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85101935516\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85101935516""}}
"
704,scopus,lit,add_lit,2021-11-30T10:16:47+01:00,"{""title"":""Reconfigurable systolic-based pyramidal neuron block for CNN acceleration on FPGA"",""eid"":""2-s2.0-85098237327"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85098237327?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85098237327\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85098237327\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85098237327""}}
"
705,scopus,lit,add_lit,2021-11-30T10:16:47+01:00,"{""title"":""Energy efficient computing offloading mechanism based on FPGA cluster for edge cloud"",""eid"":""2-s2.0-85100636614"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85100636614?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85100636614\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85100636614\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85100636614""}}
"
706,scopus,lit,add_lit,2021-11-30T10:16:47+01:00,"{""title"":""A specification that supports FPGA devices on the TensorFlow framework"",""eid"":""2-s2.0-85100605399"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85100605399?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85100605399\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85100605399\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85100605399""}}
"
707,scopus,lit,add_lit,2021-11-30T10:16:47+01:00,"{""title"":""A Survey Comparing Specialized Hardware and Evolution in TPUs for Neural Networks"",""eid"":""2-s2.0-85100625518"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85100625518?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85100625518\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85100625518\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85100625518""}}
"
708,scopus,lit,add_lit,2021-11-30T10:16:47+01:00,"{""title"":""Wireless NoC for Inter-FPGA Communication: Theoretical Case for Future Datacenters"",""eid"":""2-s2.0-85100617103"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85100617103?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85100617103\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85100617103\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85100617103""}}
"
709,scopus,lit,add_lit,2021-11-30T10:16:47+01:00,"{""title"":""An FPGA Based Heterogeneous Accelerator for Single Shot MultiBox Detector (SSD)"",""eid"":""2-s2.0-85099229237"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85099229237?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85099229237\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85099229237\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85099229237""}}
"
710,scopus,lit,add_lit,2021-11-30T10:16:47+01:00,"{""title"":""FPGA-based Low-Batch Training Accelerator for Modern CNNs Featuring High Bandwidth Memory"",""eid"":""2-s2.0-85097961373"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85097961373?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85097961373\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85097961373\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85097961373""}}
"
711,scopus,lit,add_lit,2021-11-30T10:16:47+01:00,"{""title"":""DeepBurning-GL: an Automated Framework for Generating Graph Neural Network Accelerators"",""eid"":""2-s2.0-85097957351"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85097957351?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85097957351\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85097957351\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85097957351""}}
"
712,scopus,lit,add_lit,2021-11-30T10:16:47+01:00,"{""title"":""Hardware Acceleration of Robot Scene Perception Algorithms"",""eid"":""2-s2.0-85097946885"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85097946885?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85097946885\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85097946885\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85097946885""}}
"
713,scopus,lit,add_lit,2021-11-30T10:16:47+01:00,"{""title"":""HyperTune: Dynamic Hyperparameter Tuning for Efficient Distribution of DNN Training over Heterogeneous Systems"",""eid"":""2-s2.0-85097939697"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85097939697?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85097939697\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85097939697\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85097939697""}}
"
714,scopus,lit,add_lit,2021-11-30T10:16:47+01:00,"{""title"":""Encoding, Model, and Architecture: Systematic Optimization for Spiking Neural Network in FPGAs"",""eid"":""2-s2.0-85097928594"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85097928594?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85097928594\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85097928594\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85097928594""}}
"
715,scopus,lit,add_lit,2021-11-30T10:16:47+01:00,"{""title"":""Optimally Approximated and Unbiased Floating-Point Multiplier with Runtime Configurability"",""eid"":""2-s2.0-85097926441"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85097926441?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85097926441\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85097926441\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85097926441""}}
"
716,scopus,lit,add_lit,2021-11-30T10:16:47+01:00,"{""title"":""GAMMA: Automating the HW Mapping of DNN Models on Accelerators via Genetic Algorithm"",""eid"":""2-s2.0-85097925592"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85097925592?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85097925592\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85097925592\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85097925592""}}
"
717,scopus,lit,add_lit,2021-11-30T10:16:47+01:00,"{""title"":""An Energy-Efficient Deep Neural Network Accelerator Design"",""eid"":""2-s2.0-85107820417"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85107820417?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85107820417\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85107820417\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85107820417""}}
"
718,scopus,lit,add_lit,2021-11-30T10:16:47+01:00,"{""title"":""Over the Air Performance of Deep Learning for Modulation Classification across Channel Conditions"",""eid"":""2-s2.0-85107782581"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85107782581?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85107782581\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85107782581\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85107782581""}}
"
719,scopus,lit,add_lit,2021-11-30T10:16:47+01:00,"{""title"":""Proceedings of IA3 2020: 10th Workshop on Irregular Applications: Architectures and Algorithms, Held in conjunction with SC 2020: The International Conference for High Performance Computing, Networking, Storage and Analysis"",""eid"":""2-s2.0-85105514427"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85105514427?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85105514427\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85105514427\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85105514427""}}
"
720,scopus,lit,add_lit,2021-11-30T10:16:47+01:00,"{""title"":""An implementation methodology for Neural Network on a Low-end FPGA Board"",""eid"":""2-s2.0-85104640011"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85104640011?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85104640011\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85104640011\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85104640011""}}
"
721,scopus,lit,add_lit,2021-11-30T10:16:47+01:00,"{""title"":""An In-Network Parameter Aggregation using DPDK for Multi-GPU Deep Learning"",""eid"":""2-s2.0-85104633421"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85104633421?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85104633421\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85104633421\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85104633421""}}
"
722,scopus,lit,add_lit,2021-11-30T10:16:47+01:00,"{""title"":""A survey of FPGA based on graph convolutional neural network accelerator"",""eid"":""2-s2.0-85102631035"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102631035?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102631035\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102631035\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102631035""}}
"
723,scopus,lit,add_lit,2021-11-30T10:16:47+01:00,"{""title"":""Fblas: Streaming linear algebra on fpga"",""eid"":""2-s2.0-85102392423"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102392423?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102392423\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102392423\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102392423""}}
"
724,scopus,lit,add_lit,2021-11-30T10:16:47+01:00,"{""title"":""Accelerating sparse dnn models without hardware-support via tile-wise sparsity"",""eid"":""2-s2.0-85102361185"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102361185?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102361185\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102361185\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102361185""}}
"
725,scopus,lit,add_lit,2021-11-30T10:16:47+01:00,"{""title"":""C-saw: A framework for graph sampling and random walk on gpus"",""eid"":""2-s2.0-85102336141"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102336141?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102336141\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102336141\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102336141""}}
"
726,scopus,lit,add_lit,2021-11-30T10:16:47+01:00,"{""title"":""Edge Compression: An Integrated Framework for Compressive Imaging Processing on CAVs"",""eid"":""2-s2.0-85102202943"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102202943?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102202943\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102202943\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102202943""}}
"
727,scopus,lit,add_lit,2021-11-30T10:16:47+01:00,"{""title"":""FPGA Acceleration of ROS2-Based Reinforcement Learning Agents"",""eid"":""2-s2.0-85102199866"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102199866?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102199866\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102199866\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102199866""}}
"
728,scopus,lit,add_lit,2021-11-30T10:16:47+01:00,"{""title"":""An FPGA Implementation of a Gaussian Process Based Predictor for Sequential Time Series Data"",""eid"":""2-s2.0-85102194978"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102194978?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102194978\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102194978\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102194978""}}
"
729,scopus,lit,add_lit,2021-11-30T10:16:47+01:00,"{""title"":""HAOCl: Harnessing Large-scale Heterogeneous Processors Made Easy"",""eid"":""2-s2.0-85101970555"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85101970555?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85101970555\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85101970555\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85101970555""}}
"
730,scopus,lit,add_lit,2021-11-30T10:16:47+01:00,"{""title"":""Context-aware deep model compression for edge cloud computing"",""eid"":""2-s2.0-85101959132"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85101959132?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85101959132\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85101959132\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85101959132""}}
"
731,scopus,lit,add_lit,2021-11-30T10:16:47+01:00,"{""title"":""CNQ: Compressor-based non-uniform quantization of deep neural networks"",""eid"":""2-s2.0-85101602942"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85101602942?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85101602942\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85101602942\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85101602942""}}
"
732,scopus,lit,add_lit,2021-11-30T10:16:47+01:00,"{""title"":""Term quantization: Furthering quantization at run time"",""eid"":""2-s2.0-85101309204"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85101309204?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85101309204\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85101309204\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85101309204""}}
"
733,scopus,lit,add_lit,2021-11-30T10:16:47+01:00,"{""title"":""High-performance parallel graph coloring with strong guarantees on work, depth, and quality"",""eid"":""2-s2.0-85100446354"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85100446354?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85100446354\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85100446354\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85100446354""}}
"
734,scopus,lit,add_lit,2021-11-30T10:16:47+01:00,"{""title"":""Exploring the acceleration of Nekbone on reconfigurable architectures"",""eid"":""2-s2.0-85099601727"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85099601727?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85099601727\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85099601727\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85099601727""}}
"
735,scopus,lit,add_lit,2021-11-30T10:16:47+01:00,"{""title"":""FPGA Acceleration of Fluid-Flow Kernels"",""eid"":""2-s2.0-85099595046"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85099595046?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85099595046\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85099595046\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85099595046""}}
"
736,scopus,lit,add_lit,2021-11-30T10:16:47+01:00,"{""title"":""The Performance and Energy Efficiency Potential of FPGAs in Scientific Computing"",""eid"":""2-s2.0-85099566654"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85099566654?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85099566654\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85099566654\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85099566654""}}
"
737,scopus,lit,add_lit,2021-11-30T10:16:47+01:00,"{""title"":""FPGAs-as-a-Service Toolkit (FaaST)"",""eid"":""2-s2.0-85099565746"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85099565746?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85099565746\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85099565746\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85099565746""}}
"
738,scopus,lit,add_lit,2021-11-30T10:16:47+01:00,"{""title"":""Towards a Scalable and Distributed Infrastructure for Deep Learning Applications"",""eid"":""2-s2.0-85099407241"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85099407241?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85099407241\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85099407241\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85099407241""}}
"
739,scopus,lit,add_lit,2021-11-30T10:16:47+01:00,"{""title"":""NDP-Ledger: a high-throughput general-purpose acceleration architecture for blockchain applications"",""eid"":""2-s2.0-85098766469"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85098766469?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85098766469\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85098766469\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85098766469""}}
"
740,scopus,lit,add_lit,2021-11-30T10:16:47+01:00,"{""title"":""FlexDNN: Input-Adaptive On-Device Deep Learning for Efficient Mobile Vision"",""eid"":""2-s2.0-85097532847"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85097532847?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85097532847\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85097532847\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85097532847""}}
"
741,scopus,lit,add_lit,2021-11-30T10:16:47+01:00,"{""title"":""NNBench-X: A Benchmarking Methodology for Neural Network Accelerator Designs"",""eid"":""2-s2.0-85097250170"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85097250170?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85097250170\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85097250170\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85097250170""}}
"
742,scopus,lit,add_lit,2021-11-30T10:16:47+01:00,"{""title"":""SMAUG: End-to-End Full-Stack Simulation Infrastructure for Deep Learning Workloads"",""eid"":""2-s2.0-85097241177"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85097241177?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85097241177\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85097241177\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85097241177""}}
"
743,scopus,lit,add_lit,2021-11-30T10:16:47+01:00,"{""title"":""Design and Evaluation of an Ultra Low-power Human-quality Speech Recognition System"",""eid"":""2-s2.0-85097238221"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85097238221?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85097238221\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85097238221\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85097238221""}}
"
744,scopus,lit,add_lit,2021-11-30T10:16:47+01:00,"{""title"":""PANDORA: An Architecture-Independent Parallelizing Approximation-Discovery Framework"",""eid"":""2-s2.0-85096875858"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85096875858?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85096875858\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85096875858\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85096875858""}}
"
745,scopus,lit,add_lit,2021-11-30T10:16:47+01:00,"{""title"":""The impact of data flow computing thinking on the development of computer architecture"",""eid"":""2-s2.0-85096485915"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85096485915?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85096485915\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85096485915\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85096485915""}}
"
746,scopus,lit,add_lit,2021-11-30T10:16:47+01:00,"{""title"":""Design space exploration for yolo neural network accelerator"",""eid"":""2-s2.0-85096161047"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85096161047?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85096161047\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85096161047\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85096161047""}}
"
747,scopus,lit,add_lit,2021-11-30T10:16:47+01:00,"{""title"":""ReSQM: Accelerating Database Operations Using ReRAM-Based Content Addressable Memory"",""eid"":""2-s2.0-85096038370"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85096038370?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85096038370\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85096038370\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85096038370""}}
"
748,scopus,lit,add_lit,2021-11-30T10:16:47+01:00,"{""title"":""StereoEngine: An FPGA-Based Accelerator for Real-Time High-Quality Stereo Estimation with Binary Neural Network"",""eid"":""2-s2.0-85096036471"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85096036471?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85096036471\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85096036471\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85096036471""}}
"
749,scopus,lit,add_lit,2021-11-30T10:16:47+01:00,"{""title"":""Standing on the Shoulders of Giants: Hardware and Neural Architecture Co-Search with Hot Start"",""eid"":""2-s2.0-85096035075"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85096035075?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85096035075\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85096035075\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85096035075""}}
"
750,scopus,lit,add_lit,2021-11-30T10:16:47+01:00,"{""title"":""Tensor Optimization for High-Level Synthesis Design Flows"",""eid"":""2-s2.0-85096034073"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85096034073?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85096034073\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85096034073\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85096034073""}}
"
751,scopus,lit,add_lit,2021-11-30T10:16:47+01:00,"{""title"":""Enabling On-Device CNN Training by Self-Supervised Instance Filtering and Error Map Pruning"",""eid"":""2-s2.0-85096032331"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85096032331?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85096032331\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85096032331\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85096032331""}}
"
752,scopus,lit,add_lit,2021-11-30T10:16:48+01:00,"{""title"":""Recent Advances on HEVC Inter-Frame Coding: From Optimization to Implementation and beyond"",""eid"":""2-s2.0-85095976469"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85095976469?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85095976469\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85095976469\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85095976469""}}
"
753,scopus,lit,add_lit,2021-11-30T10:16:48+01:00,"{""title"":""Algorithm and VLSI Architecture Co-Design on Efficient Semi-Global Stereo Matching"",""eid"":""2-s2.0-85095971128"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85095971128?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85095971128\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85095971128\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85095971128""}}
"
754,scopus,lit,add_lit,2021-11-30T10:16:48+01:00,"{""title"":""FPGA-Based real-time simulation platform for large-scale STN-GPe network"",""eid"":""2-s2.0-85095862411"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85095862411?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85095862411\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85095862411\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85095862411""}}
"
755,scopus,lit,add_lit,2021-11-30T10:16:48+01:00,"{""title"":""Optimizing Hardware Accelerated General Matrix-Matrix Multiplication for CNNs on FPGAs"",""eid"":""2-s2.0-85095727851"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85095727851?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85095727851\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85095727851\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85095727851""}}
"
756,scopus,lit,add_lit,2021-11-30T10:16:48+01:00,"{""title"":""A review of video object detection: Datasets, metrics and methods"",""eid"":""2-s2.0-85095681895"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85095681895?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85095681895\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85095681895\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85095681895""}}
"
757,scopus,lit,add_lit,2021-11-30T10:16:48+01:00,"{""title"":""SOC FPGA accelerated sub-optimized binary fully convolutional neural network for robotic floor region segmentation"",""eid"":""2-s2.0-85094615962"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85094615962?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85094615962\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85094615962\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85094615962""}}
"
758,scopus,lit,add_lit,2021-11-30T10:16:48+01:00,"{""title"":""Entropy-driven adaptive filtering for high-accuracy and resource-efficient FPGA-based neural network systems"",""eid"":""2-s2.0-85094601001"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85094601001?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85094601001\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85094601001\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85094601001""}}
"
759,scopus,lit,add_lit,2021-11-30T10:16:48+01:00,"{""title"":""Efficient parallelisation of the packet classification algorithms on multi-core central processing units using multi-threading application program interfaces"",""eid"":""2-s2.0-85093681729"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85093681729?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85093681729\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85093681729\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85093681729""}}
"
760,scopus,lit,add_lit,2021-11-30T10:16:48+01:00,"{""title"":""Modularized multi-stage binarized deep-model compression and performance recovery"",""eid"":""2-s2.0-85092461423"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85092461423?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85092461423\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85092461423\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85092461423""}}
"
761,scopus,lit,add_lit,2021-11-30T10:16:48+01:00,"{""title"":""A low-power asynchronous hardware implementation of a novel SVM classifier, with an application in a speech recognition system"",""eid"":""2-s2.0-85091586888"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091586888?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0026269220305061"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091586888\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091586888\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091586888""}}
"
762,scopus,lit,add_lit,2021-11-30T10:16:48+01:00,"{""title"":""A survey on computation offloading modeling for edge computing"",""eid"":""2-s2.0-85089891802"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85089891802?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1084804520302551"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85089891802\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85089891802\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85089891802""}}
"
763,scopus,lit,add_lit,2021-11-30T10:16:48+01:00,"{""title"":""HMR-vid: a comparative analytical survey on human motion recognition in video data"",""eid"":""2-s2.0-85089751686"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85089751686?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85089751686\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85089751686\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85089751686""}}
"
764,scopus,lit,add_lit,2021-11-30T10:16:48+01:00,"{""title"":""Performance-driven parallel reconfigurable computing architecture for multi-standard video decoding"",""eid"":""2-s2.0-85089461420"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85089461420?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85089461420\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85089461420\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85089461420""}}
"
765,scopus,lit,add_lit,2021-11-30T10:16:48+01:00,"{""title"":""Signal Detection in Uplink Time-Varying OFDM Systems Using RNN with Bidirectional LSTM"",""eid"":""2-s2.0-85089291428"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85089291428?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85089291428\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85089291428\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85089291428""}}
"
766,scopus,lit,add_lit,2021-11-30T10:16:48+01:00,"{""title"":""Fast LSTM by dynamic decomposition on cloud and distributed systems"",""eid"":""2-s2.0-85088107719"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85088107719?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85088107719\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85088107719\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85088107719""}}
"
767,scopus,lit,add_lit,2021-11-30T10:16:48+01:00,"{""title"":""Efficient Hardware Architectures for 1D- and MD-LSTM Networks"",""eid"":""2-s2.0-85087515665"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85087515665?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85087515665\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85087515665\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85087515665""}}
"
768,scopus,lit,add_lit,2021-11-30T10:16:48+01:00,"{""title"":""Investigation on the scattering characteristics and unsupervised clustering of 3D printed samples"",""eid"":""2-s2.0-85087131266"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85087131266?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85087131266\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85087131266\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85087131266""}}
"
769,scopus,lit,add_lit,2021-11-30T10:16:48+01:00,"{""title"":""FARM: A Flexible Accelerator for Recurrent and Memory Augmented Neural Networks"",""eid"":""2-s2.0-85086845591"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85086845591?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85086845591\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85086845591\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85086845591""}}
"
770,scopus,lit,add_lit,2021-11-30T10:16:48+01:00,"{""title"":""Scalable recurrent neural network for hyperspectral image classification"",""eid"":""2-s2.0-85079442380"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85079442380?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85079442380\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85079442380\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85079442380""}}
"
771,scopus,lit,add_lit,2021-11-30T10:16:48+01:00,"{""title"":""Using of Bfloat16 Format in Deep Learning Embedded Accelerators based on FPGA with Limited Quantity of Dedicated Multipliers"",""eid"":""2-s2.0-85099462094"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85099462094?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85099462094\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85099462094\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85099462094""}}
"
772,scopus,lit,add_lit,2021-11-30T10:16:48+01:00,"{""title"":""Design and Implementation of LSTM Accelerator Based on FPGA"",""eid"":""2-s2.0-85099566816"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85099566816?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85099566816\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85099566816\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85099566816""}}
"
773,scopus,lit,add_lit,2021-11-30T10:16:48+01:00,"{""title"":""Student Attendance using Face Recognition Technology"",""eid"":""2-s2.0-85100383697"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85100383697?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85100383697\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85100383697\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85100383697""}}
"
774,scopus,lit,add_lit,2021-11-30T10:16:48+01:00,"{""title"":""SGM-MDE: Semi-global optimization for classification-based monocular depth estimation"",""eid"":""2-s2.0-85102412972"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102412972?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102412972\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102412972\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102412972""}}
"
775,scopus,lit,add_lit,2021-11-30T10:16:48+01:00,"{""title"":""Unsupervised learning of dense optical flow, depth and egomotion with event-based sensors"",""eid"":""2-s2.0-85102405649"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102405649?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102405649\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102405649\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102405649""}}
"
776,scopus,lit,add_lit,2021-11-30T10:16:48+01:00,"{""title"":""A Method of Partitioning Convolutional Layer to Multiple FPGAs"",""eid"":""2-s2.0-85100766532"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85100766532?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85100766532\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85100766532\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85100766532""}}
"
777,scopus,lit,add_lit,2021-11-30T10:16:49+01:00,"{""title"":""Instant and Accurate Instance Segmentation Equipped with Path Aggregation and Attention Gate"",""eid"":""2-s2.0-85100754792"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85100754792?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85100754792\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85100754792\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85100754792""}}
"
778,scopus,lit,add_lit,2021-11-30T10:16:49+01:00,"{""title"":""Mask-Soft Filter Pruning for Lightweight CNN Inference"",""eid"":""2-s2.0-85100729006"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85100729006?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85100729006\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85100729006\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85100729006""}}
"
779,scopus,lit,add_lit,2021-11-30T10:16:49+01:00,"{""title"":""Compact CNN Training Accelerator with Variable Floating-Point Datapath"",""eid"":""2-s2.0-85100728481"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85100728481?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85100728481\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85100728481\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85100728481""}}
"
780,scopus,lit,add_lit,2021-11-30T10:16:49+01:00,"{""title"":""Towards real-time and real-life image classification and detection using CNN: A review of practical applications requirements, algorithms, hardware and current trends"",""eid"":""2-s2.0-85099586887"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85099586887?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85099586887\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85099586887\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85099586887""}}
"
781,scopus,lit,add_lit,2021-11-30T10:16:49+01:00,"{""title"":""Mixture of Deterministic and Stochastic Quantization Schemes for Lightweight CNN"",""eid"":""2-s2.0-85098868399"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85098868399?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85098868399\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85098868399\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85098868399""}}
"
782,scopus,lit,add_lit,2021-11-30T10:16:49+01:00,"{""title"":""Introducing FPGA-based Machine Learning on the Edge to Undergraduate Students"",""eid"":""2-s2.0-85098549241"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85098549241?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85098549241\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85098549241\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85098549241""}}
"
783,scopus,lit,add_lit,2021-11-30T10:16:49+01:00,"{""title"":""An Optimal Design Method of Conv2d Operator for TensorFlow Based on FPGA Accelerator"",""eid"":""2-s2.0-85094904339"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85094904339?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85094904339\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85094904339\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85094904339""}}
"
784,scopus,lit,add_lit,2021-11-30T10:16:49+01:00,"{""title"":""A Pipelined Multi-Level Fault Injector for Deep Neural Networks"",""eid"":""2-s2.0-85097650731"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85097650731?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85097650731\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85097650731\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85097650731""}}
"
785,scopus,lit,add_lit,2021-11-30T10:16:49+01:00,"{""title"":""Investigating the Impact of Radiation-Induced Soft Errors on the Reliability of Approximate Computing Systems"",""eid"":""2-s2.0-85097639091"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85097639091?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85097639091\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85097639091\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85097639091""}}
"
786,scopus,lit,add_lit,2021-11-30T10:16:49+01:00,"{""title"":""Speed Control of PMSM with Finite Control Set Model Predictive Control Using General-purpose Computing on GPU"",""eid"":""2-s2.0-85097763874"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85097763874?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85097763874\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85097763874\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85097763874""}}
"
787,scopus,lit,add_lit,2021-11-30T10:16:49+01:00,"{""title"":""Performance Evaluation of State-of-the-Art Edge Computing Devices for DNN Inference"",""eid"":""2-s2.0-85097745271"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85097745271?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85097745271\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85097745271\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85097745271""}}
"
788,scopus,lit,add_lit,2021-11-30T10:16:49+01:00,"{""title"":""Traffic sign recognition with binarized multi-scale neural networks"",""eid"":""2-s2.0-85101100695"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85101100695?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85101100695\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85101100695\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85101100695""}}
"
789,scopus,lit,add_lit,2021-11-30T10:16:49+01:00,"{""title"":""Machine learning in composites manufacturing: A case study of Automated Fiber Placement inspection"",""eid"":""2-s2.0-85086718396"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85086718396?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0263822320313659"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85086718396\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85086718396\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85086718396""}}
"
790,scopus,lit,add_lit,2021-11-30T10:16:49+01:00,"{""title"":""Toward Fast Platform-Aware Neural Architecture Search for FPGA-Accelerated Edge AI Applications"",""eid"":""2-s2.0-85097365651"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85097365651?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85097365651\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85097365651\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85097365651""}}
"
791,scopus,lit,add_lit,2021-11-30T10:16:49+01:00,"{""title"":""Semi-dynamic load balancing: Efficient distributed learning in non-dedicated environments"",""eid"":""2-s2.0-85095438643"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85095438643?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85095438643\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85095438643\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85095438643""}}
"
792,scopus,lit,add_lit,2021-11-30T10:16:49+01:00,"{""title"":""A survey on evaluating and optimizing performance of Intel Xeon Phi"",""eid"":""2-s2.0-85083394196"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85083394196?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85083394196\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85083394196\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85083394196""}}
"
793,scopus,lit,add_lit,2021-11-30T10:16:49+01:00,"{""title"":""Nengo and Low-Power AI Hardware for Robust, Embedded Neurorobotics"",""eid"":""2-s2.0-85094100526"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85094100526?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85094100526\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85094100526\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85094100526""}}
"
794,scopus,lit,add_lit,2021-11-30T10:16:49+01:00,"{""title"":""Scalable Open-Source System-on-Chip Design: (Invited Talk-Extended Abstract)"",""eid"":""2-s2.0-85101111542"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85101111542?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85101111542\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85101111542\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85101111542""}}
"
795,scopus,lit,add_lit,2021-11-30T10:16:49+01:00,"{""title"":""Advances in remote sensing technology, machine learning and deep learning for marine oil spill detection, prediction and vulnerability assessment"",""eid"":""2-s2.0-85092891397"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85092891397?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85092891397\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85092891397\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85092891397""}}
"
796,scopus,lit,add_lit,2021-11-30T10:16:49+01:00,"{""title"":""Design of Convolution Operation Accelerator based on FPGA"",""eid"":""2-s2.0-85102580966"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102580966?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102580966\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102580966\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102580966""}}
"
797,scopus,lit,add_lit,2021-11-30T10:16:49+01:00,"{""title"":""Special Session: XTA: Open Source eXtensible, Scalable and Adaptable Tensor Architecture for AI Acceleration"",""eid"":""2-s2.0-85098881353"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85098881353?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85098881353\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85098881353\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85098881353""}}
"
798,scopus,lit,add_lit,2021-11-30T10:16:49+01:00,"{""title"":""Optimizing FPGA-Based CNN Accelerator Using Differentiable Neural Architecture Search"",""eid"":""2-s2.0-85098855857"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85098855857?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85098855857\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85098855857\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85098855857""}}
"
799,scopus,lit,add_lit,2021-11-30T10:16:49+01:00,"{""title"":""MEISSA: Multiplying Matrices Efficiently in a Scalable Systolic Architecture"",""eid"":""2-s2.0-85098843121"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85098843121?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85098843121\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85098843121\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85098843121""}}
"
800,scopus,lit,add_lit,2021-11-30T10:16:49+01:00,"{""title"":""Design and FPGA Implementation of an Adaptive video Subsampling Algorithm for Energy-Efficient Single Object Tracking"",""eid"":""2-s2.0-85098651159"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85098651159?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85098651159\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85098651159\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85098651159""}}
"
801,scopus,lit,add_lit,2021-11-30T10:16:49+01:00,"{""title"":""Cross-Stack Workload Characterization of Deep Recommendation Systems"",""eid"":""2-s2.0-85097833229"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85097833229?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85097833229\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85097833229\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85097833229""}}
"
802,scopus,lit,add_lit,2021-11-30T10:16:50+01:00,"{""title"":""Planaria: Dynamic architecture fission for spatial multi-tenant acceleration of deep neural networks"",""eid"":""2-s2.0-85097352748"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85097352748?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85097352748\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85097352748\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85097352748""}}
"
803,scopus,lit,add_lit,2021-11-30T10:16:50+01:00,"{""title"":""Matraptor: A sparse-sparse matrix multiplication accelerator based on row-wise product"",""eid"":""2-s2.0-85097346297"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85097346297?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85097346297\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85097346297\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85097346297""}}
"
804,scopus,lit,add_lit,2021-11-30T10:16:50+01:00,"{""title"":""Confuciux: Autonomous hardware resource assignment for DNN accelerators using reinforcement learning"",""eid"":""2-s2.0-85097344883"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85097344883?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85097344883\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85097344883\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85097344883""}}
"
805,scopus,lit,add_lit,2021-11-30T10:16:50+01:00,"{""title"":""Trainbox: An extreme-scale neural network training server architecture by systematically balancing operations"",""eid"":""2-s2.0-85097335786"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85097335786?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85097335786\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85097335786\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85097335786""}}
"
806,scopus,lit,add_lit,2021-11-30T10:16:50+01:00,"{""title"":""FReaC cache: Folded-logic reconfigurable computing in the last level cache"",""eid"":""2-s2.0-85097333897"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85097333897?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85097333897\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85097333897\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85097333897""}}
"
807,scopus,lit,add_lit,2021-11-30T10:16:50+01:00,"{""title"":""GenASM: A high-performance, low-power approximate string matching acceleration framework for genome sequence analysis"",""eid"":""2-s2.0-85097332772"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85097332772?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85097332772\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85097332772\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85097332772""}}
"
808,scopus,lit,add_lit,2021-11-30T10:16:50+01:00,"{""title"":""Mesorasi: Architecture support for point cloud analytics via delayed-aggregation"",""eid"":""2-s2.0-85097331251"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85097331251?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85097331251\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85097331251\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85097331251""}}
"
809,scopus,lit,add_lit,2021-11-30T10:16:50+01:00,"{""title"":""Look-up table based energy efficient processing in cache support for neural network acceleration"",""eid"":""2-s2.0-85097329311"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85097329311?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85097329311\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85097329311\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85097329311""}}
"
810,scopus,lit,add_lit,2021-11-30T10:16:50+01:00,"{""title"":""Autoscale: Energy efficiency optimization for stochastic edge inference using reinforcement learning"",""eid"":""2-s2.0-85097329077"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85097329077?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85097329077\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85097329077\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85097329077""}}
"
811,scopus,lit,add_lit,2021-11-30T10:16:50+01:00,"{""title"":""DUAL: Acceleration of clustering algorithms using digital-based processing in-memory"",""eid"":""2-s2.0-85097328645"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85097328645?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85097328645\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85097328645\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85097328645""}}
"
812,scopus,lit,add_lit,2021-11-30T10:16:50+01:00,"{""title"":""Accelerating Computer Vision Algorithms on Heterogeneous Edge Computing Platforms"",""eid"":""2-s2.0-85096776323"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85096776323?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85096776323\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85096776323\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85096776323""}}
"
813,scopus,lit,add_lit,2021-11-30T10:16:50+01:00,"{""title"":""A comparative analysis of the several matrix factorization process in image reconstruction and a homogeneous approach to the fourier series"",""eid"":""2-s2.0-85094675192"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85094675192?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85094675192\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85094675192\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85094675192""}}
"
814,scopus,lit,add_lit,2021-11-30T10:16:50+01:00,"{""title"":""DNNVM: End-to-End Compiler Leveraging Heterogeneous Optimizations on FPGA-Based CNN Accelerators"",""eid"":""2-s2.0-85094166893"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85094166893?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85094166893\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85094166893\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85094166893""}}
"
815,scopus,lit,add_lit,2021-11-30T10:16:50+01:00,"{""title"":""UNILOGIC: A novel architecture for highly parallel reconfigurable systems"",""eid"":""2-s2.0-85093826030"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85093826030?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85093826030\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85093826030\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85093826030""}}
"
816,scopus,lit,add_lit,2021-11-30T10:16:50+01:00,"{""title"":""A systolic accelerator for neuromorphic visual recognition"",""eid"":""2-s2.0-85092745147"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85092745147?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85092745147\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85092745147\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85092745147""}}
"
817,scopus,lit,add_lit,2021-11-30T10:16:50+01:00,"{""title"":""AWARE-CNN: Automated Workflow for Application-Aware Real-Time Edge Acceleration of CNNs"",""eid"":""2-s2.0-85092707587"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85092707587?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85092707587\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85092707587\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85092707587""}}
"
818,scopus,lit,add_lit,2021-11-30T10:16:50+01:00,"{""title"":""Neural Network Instruction Set Extension and Code Mapping Mechanism"",""eid"":""2-s2.0-85092617949"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85092617949?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85092617949\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85092617949\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85092617949""}}
"
819,scopus,lit,add_lit,2021-11-30T10:16:50+01:00,"{""title"":""Accelerating event detection with dgcnn and fpgas"",""eid"":""2-s2.0-85092490029"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85092490029?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85092490029\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85092490029\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85092490029""}}
"
820,scopus,lit,add_lit,2021-11-30T10:16:50+01:00,"{""title"":""Performance analysis of sparse matrix-vector multiplication (Spmv) on graphics processing units (gpus)"",""eid"":""2-s2.0-85092442639"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85092442639?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85092442639\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85092442639\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85092442639""}}
"
821,scopus,lit,add_lit,2021-11-30T10:16:50+01:00,"{""title"":""Review of the state of the art of deep learning for plant diseases: A broad analysis and discussion"",""eid"":""2-s2.0-85091861997"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091861997?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091861997\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091861997\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091861997""}}
"
822,scopus,lit,add_lit,2021-11-30T10:16:50+01:00,"{""title"":""Lossy hyperspectral image compression on a reconfigurable and fault-tolerant fpga-based adaptive computing platform\u003csup\u003e†\u003c/sup\u003e"",""eid"":""2-s2.0-85091624397"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091624397?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091624397\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091624397\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091624397""}}
"
823,scopus,lit,add_lit,2021-11-30T10:16:50+01:00,"{""title"":""A survey on analysis and implementation of state-of-the-art haze removal techniques"",""eid"":""2-s2.0-85091202375"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091202375?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1047320320301504"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091202375\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091202375\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091202375""}}
"
824,scopus,lit,add_lit,2021-11-30T10:16:50+01:00,"{""title"":""AWB-GCN: A graph convolutional network accelerator with runtime workload rebalancing"",""eid"":""2-s2.0-85090476108"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85090476108?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85090476108\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85090476108\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85090476108""}}
"
825,scopus,lit,add_lit,2021-11-30T10:16:50+01:00,"{""title"":""Hardware implementations of computer-generated holography: a review"",""eid"":""2-s2.0-85090383361"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85090383361?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85090383361\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85090383361\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85090383361""}}
"
826,scopus,lit,add_lit,2021-11-30T10:16:50+01:00,"{""title"":""Cloud-based efficient scheme for handwritten digit recognition"",""eid"":""2-s2.0-85089288127"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85089288127?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85089288127\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85089288127\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85089288127""}}
"
827,scopus,lit,add_lit,2021-11-30T10:16:50+01:00,"{""title"":""Robust modelling of binary decisions in Laplacian Eigenmaps-based Echo State Networks"",""eid"":""2-s2.0-85088830425"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85088830425?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0952197620301998"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85088830425\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85088830425\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85088830425""}}
"
828,scopus,lit,add_lit,2021-11-30T10:16:50+01:00,"{""title"":""A Ubiquitous Machine Learning Accelerator with Automatic Parallelization on FPGA"",""eid"":""2-s2.0-85087403346"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85087403346?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85087403346\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85087403346\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85087403346""}}
"
829,scopus,lit,add_lit,2021-11-30T10:16:50+01:00,"{""title"":""Binary convolutional neural network acceleration framework for rapid system prototyping"",""eid"":""2-s2.0-85082566267"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85082566267?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1383762120300564"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85082566267\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85082566267\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85082566267""}}
"
830,scopus,lit,add_lit,2021-11-30T10:16:50+01:00,"{""title"":""An FPGA-Based Accelerated Optimization Algorithm for Real-Time Applications"",""eid"":""2-s2.0-85079737377"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85079737377?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85079737377\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85079737377\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85079737377""}}
"
831,scopus,lit,add_lit,2021-11-30T10:16:50+01:00,"{""title"":""Predictive Compositional Method to Design and Reoptimize Complex Behavioral Dataflows"",""eid"":""2-s2.0-85078004892"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85078004892?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85078004892\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85078004892\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85078004892""}}
"
832,scopus,lit,add_lit,2021-11-30T10:16:50+01:00,"{""title"":""A streaming architecture for Convolutional Neural Networks based on layer operations chaining"",""eid"":""2-s2.0-85077636682"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85077636682?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85077636682\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85077636682\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85077636682""}}
"
833,scopus,lit,add_lit,2021-11-30T10:16:50+01:00,"{""title"":""An FPGA-based real-time occlusion robust stereo vision system using semi-global matching"",""eid"":""2-s2.0-85069914934"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85069914934?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85069914934\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85069914934\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85069914934""}}
"
834,scopus,lit,add_lit,2021-11-30T10:16:50+01:00,"{""title"":""Real-time implementation of moving object detection in UAV videos using GPUs"",""eid"":""2-s2.0-85068053442"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85068053442?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85068053442\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85068053442\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85068053442""}}
"
835,scopus,lit,add_lit,2021-11-30T10:16:50+01:00,"{""title"":""Transmuter: Bridging the efficiency gap using memory and dataflow reconfiguration"",""eid"":""2-s2.0-85094212659"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85094212659?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85094212659\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85094212659\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85094212659""}}
"
836,scopus,lit,add_lit,2021-11-30T10:16:50+01:00,"{""title"":""A methodology for principled approximation in visual SLAM"",""eid"":""2-s2.0-85094203661"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85094203661?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85094203661\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85094203661\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85094203661""}}
"
837,scopus,lit,add_lit,2021-11-30T10:16:50+01:00,"{""title"":""IOTA: A 1.7-TOP/J inference processor for binary convolutional neural networks with 4.7 K LUTs in a tiny FPGA"",""eid"":""2-s2.0-85092579319"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85092579319?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85092579319\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85092579319\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85092579319""}}
"
838,scopus,lit,add_lit,2021-11-30T10:16:50+01:00,"{""title"":""X-Centric: A Survey on Compute-, Memory- And Application-Centric Computer Architectures"",""eid"":""2-s2.0-85103538642"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85103538642?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85103538642\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85103538642\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85103538642""}}
"
839,scopus,lit,add_lit,2021-11-30T10:16:50+01:00,"{""title"":""Autobot for Effective Design Space Exploration and Agile Generation of RBFNN Hardware Accelerator in Embedded Real-Time Computing"",""eid"":""2-s2.0-85099387593"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85099387593?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85099387593\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85099387593\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85099387593""}}
"
840,scopus,lit,add_lit,2021-11-30T10:16:50+01:00,"{""title"":""Predictive Reliability and Fault Management in Exascale Systems"",""eid"":""2-s2.0-85094317783"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85094317783?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85094317783\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85094317783\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85094317783""}}
"
841,scopus,lit,add_lit,2021-11-30T10:16:50+01:00,"{""title"":""A Taxonomy and Survey of Power Models and Power Modeling for Cloud Servers"",""eid"":""2-s2.0-85094316308"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85094316308?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85094316308\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85094316308\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85094316308""}}
"
842,scopus,lit,add_lit,2021-11-30T10:16:50+01:00,"{""title"":""HLS-Based FPGA Implementation of Convolutional Deep Belief Network for Signal Modulation Recognition"",""eid"":""2-s2.0-85101980119"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85101980119?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85101980119\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85101980119\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85101980119""}}
"
843,scopus,lit,add_lit,2021-11-30T10:16:50+01:00,"{""title"":""Mathematic models based on multiple-criteria decision analysis for tuning industrial CNN in an FPGA computing cluster"",""eid"":""2-s2.0-85096362491"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85096362491?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85096362491\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85096362491\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85096362491""}}
"
844,scopus,lit,add_lit,2021-11-30T10:16:50+01:00,"{""title"":""A RISC-V Based Coprocessor Accelerator Technology Research for Convolution Neural Networks"",""eid"":""2-s2.0-85092508943"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85092508943?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85092508943\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85092508943\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85092508943""}}
"
845,scopus,lit,add_lit,2021-11-30T10:16:50+01:00,"{""title"":""How to Efficiently Train Your AI Agent? Characterizing and Evaluating Deep Reinforcement Learning on Heterogeneous Platforms"",""eid"":""2-s2.0-85099407909"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85099407909?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85099407909\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85099407909\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85099407909""}}
"
846,scopus,lit,add_lit,2021-11-30T10:16:50+01:00,"{""title"":""A High Throughput Parallel Hash Table on FPGA using XOR-based Memory"",""eid"":""2-s2.0-85099387601"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85099387601?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85099387601\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85099387601\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85099387601""}}
"
847,scopus,lit,add_lit,2021-11-30T10:16:50+01:00,"{""title"":""TriC: Distributed-memory Triangle Counting by Exploiting the Graph Structure"",""eid"":""2-s2.0-85099378583"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85099378583?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85099378583\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85099378583\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85099378583""}}
"
848,scopus,lit,add_lit,2021-11-30T10:16:50+01:00,"{""title"":""Discrete Integrated Circuit Electronics (DICE)"",""eid"":""2-s2.0-85099362179"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85099362179?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85099362179\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85099362179\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85099362179""}}
"
849,scopus,lit,add_lit,2021-11-30T10:16:50+01:00,"{""title"":""OpenCL Performance on the Intel Heterogeneous Architecture Research Platform"",""eid"":""2-s2.0-85099351816"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85099351816?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85099351816\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85099351816\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85099351816""}}
"
850,scopus,lit,add_lit,2021-11-30T10:16:50+01:00,"{""title"":""Survey of Machine Learning Accelerators"",""eid"":""2-s2.0-85099333939"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85099333939?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85099333939\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85099333939\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85099333939""}}
"
851,scopus,lit,add_lit,2021-11-30T10:16:50+01:00,"{""title"":""GraphChallenge.org Triangle Counting Performance"",""eid"":""2-s2.0-85098414982"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85098414982?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85098414982\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85098414982\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85098414982""}}
"
852,scopus,lit,add_lit,2021-11-30T10:16:51+01:00,"{""title"":""Elevating Chemistry Research with a Modern Electronics Toolkit"",""eid"":""2-s2.0-85090613767"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85090613767?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85090613767\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85090613767\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85090613767""}}
"
853,scopus,lit,add_lit,2021-11-30T10:16:51+01:00,"{""title"":""A Configurable FPGA Accelerator of Bi-LSTM Inference with Structured Sparsity"",""eid"":""2-s2.0-85115334917"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85115334917?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85115334917\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85115334917\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85115334917""}}
"
854,scopus,lit,add_lit,2021-11-30T10:16:51+01:00,"{""title"":""Hardware Accelerator for Multi-Head Attention and Position-Wise Feed-Forward in the Transformer"",""eid"":""2-s2.0-85115320336"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85115320336?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85115320336\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85115320336\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85115320336""}}
"
855,scopus,lit,add_lit,2021-11-30T10:16:51+01:00,"{""title"":""AXR-NN: Approximate computation reuse for energy-eficient convolutional neural networks"",""eid"":""2-s2.0-85091312574"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091312574?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091312574\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091312574\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091312574""}}
"
856,scopus,lit,add_lit,2021-11-30T10:16:51+01:00,"{""title"":""Side channel attacks vs approximate computing"",""eid"":""2-s2.0-85091301000"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091301000?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091301000\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091301000\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091301000""}}
"
857,scopus,lit,add_lit,2021-11-30T10:16:51+01:00,"{""title"":""Effective algorithm-accelerator co-design for ai solutions on edge devices"",""eid"":""2-s2.0-85091294212"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091294212?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091294212\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091294212\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091294212""}}
"
858,scopus,lit,add_lit,2021-11-30T10:16:51+01:00,"{""title"":""Trust issues in COTS: The challenges and emerging solution"",""eid"":""2-s2.0-85091291137"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091291137?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091291137\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091291137\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091291137""}}
"
859,scopus,lit,add_lit,2021-11-30T10:16:51+01:00,"{""title"":""Securing machine learning architectures and systems"",""eid"":""2-s2.0-85091267116"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091267116?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091267116\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091267116\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091267116""}}
"
860,scopus,lit,add_lit,2021-11-30T10:16:51+01:00,"{""title"":""An IoT approach for efficient overtake detection of vehicles using H264/AVC video data"",""eid"":""2-s2.0-85114764060"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85114764060?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S2542660520301050"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85114764060\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85114764060\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85114764060""}}
"
861,scopus,lit,add_lit,2021-11-30T10:16:51+01:00,"{""title"":""Application of FPGA in Deep Learning"",""eid"":""2-s2.0-85102402067"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102402067?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102402067\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102402067\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102402067""}}
"
862,scopus,lit,add_lit,2021-11-30T10:16:51+01:00,"{""title"":""An Efficient Parallel Implementation of Face Detection System Using CUDA"",""eid"":""2-s2.0-85096548975"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85096548975?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85096548975\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85096548975\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85096548975""}}
"
863,scopus,lit,add_lit,2021-11-30T10:16:51+01:00,"{""title"":""Low Cost and Low Power Stacked Sparse Autoencoder Hardware Acceleration for Deep Learning Edge Computing Applications"",""eid"":""2-s2.0-85096544194"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85096544194?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85096544194\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85096544194\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85096544194""}}
"
864,scopus,lit,add_lit,2021-11-30T10:16:51+01:00,"{""title"":""AVGuardian: Detecting and Mitigating Publish-Subscribe Overprivilege for Autonomous Vehicle Systems"",""eid"":""2-s2.0-85096540470"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85096540470?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85096540470\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85096540470\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85096540470""}}
"
865,scopus,lit,add_lit,2021-11-30T10:16:51+01:00,"{""title"":""Embedded Landmark implementation for Deep Learning pre-processing"",""eid"":""2-s2.0-85096535931"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85096535931?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85096535931\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85096535931\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85096535931""}}
"
866,scopus,lit,add_lit,2021-11-30T10:16:51+01:00,"{""title"":""OctCNN: An Energy-Efficient FPGA Accelerator for CNNs using Octave Convolution Algorithm"",""eid"":""2-s2.0-85096220830"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85096220830?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85096220830\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85096220830\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85096220830""}}
"
867,scopus,lit,add_lit,2021-11-30T10:16:51+01:00,"{""title"":""Extending High-Level Synthesis with High-Performance Computing Performance Visualization"",""eid"":""2-s2.0-85096212939"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85096212939?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85096212939\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85096212939\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85096212939""}}
"
868,scopus,lit,add_lit,2021-11-30T10:16:51+01:00,"{""title"":""XPySom: High-performance self-organizing maps"",""eid"":""2-s2.0-85095866070"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85095866070?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85095866070\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85095866070\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85095866070""}}
"
869,scopus,lit,add_lit,2021-11-30T10:16:51+01:00,"{""title"":""On-chip parallel photonic reservoir computing using multiple delay lines"",""eid"":""2-s2.0-85095865187"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85095865187?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85095865187\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85095865187\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85095865187""}}
"
870,scopus,lit,add_lit,2021-11-30T10:16:51+01:00,"{""title"":""Design space exploration of accelerators and end-to-end DNN evaluation with TFLITE-SOC"",""eid"":""2-s2.0-85095863681"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85095863681?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85095863681\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85095863681\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85095863681""}}
"
871,scopus,lit,add_lit,2021-11-30T10:16:51+01:00,"{""title"":""A multi-core object detection coprocessor for multi-scale/type classification applicable to iot devices"",""eid"":""2-s2.0-85094862329"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85094862329?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85094862329\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85094862329\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85094862329""}}
"
872,scopus,lit,add_lit,2021-11-30T10:16:51+01:00,"{""title"":""Low-complexity run-time management of concurrent workloads for energy-efficient multi-core systems"",""eid"":""2-s2.0-85093903263"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85093903263?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85093903263\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85093903263\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85093903263""}}
"
873,scopus,lit,add_lit,2021-11-30T10:16:51+01:00,"{""title"":""Analog architectures for neural network acceleration based on non-volatile memory"",""eid"":""2-s2.0-85093521043"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85093521043?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85093521043\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85093521043\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85093521043""}}
"
874,scopus,lit,add_lit,2021-11-30T10:16:51+01:00,"{""title"":""Reconfigurable Cyber-Physical System for Lifestyle Video-Monitoring via Deep Learning"",""eid"":""2-s2.0-85093365670"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85093365670?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85093365670\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85093365670\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85093365670""}}
"
875,scopus,lit,add_lit,2021-11-30T10:16:51+01:00,"{""title"":""Hybrid Fixed-Point/Binary Deep Neural Network Design Methodology for Low-Power Object Detection"",""eid"":""2-s2.0-85093364323"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85093364323?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85093364323\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85093364323\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85093364323""}}
"
876,scopus,lit,add_lit,2021-11-30T10:16:51+01:00,"{""title"":""A Systematic Assessment of Embedded Neural Networks for Object Detection"",""eid"":""2-s2.0-85093362408"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85093362408?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85093362408\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85093362408\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85093362408""}}
"
877,scopus,lit,add_lit,2021-11-30T10:16:52+01:00,"{""title"":""MEM-OPT: A Scheduling and Data Re-Use System to Optimize On-Chip Memory Usage for CNNs On-Board FPGAs"",""eid"":""2-s2.0-85093358518"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85093358518?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85093358518\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85093358518\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85093358518""}}
"
878,scopus,lit,add_lit,2021-11-30T10:16:52+01:00,"{""title"":""Comprehensive review of hyperspectral image compression algorithms"",""eid"":""2-s2.0-85092544342"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85092544342?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85092544342\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85092544342\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85092544342""}}
"
879,scopus,lit,add_lit,2021-11-30T10:16:52+01:00,"{""title"":""Deep Learning for Real-time Applications: A Survey"",""eid"":""2-s2.0-85092411568"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85092411568?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85092411568\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85092411568\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85092411568""}}
"
880,scopus,lit,add_lit,2021-11-30T10:16:52+01:00,"{""title"":""Deep Learning on Mobile and Embedded Devices: State-of-the-art, Challenges, and Future Directions"",""eid"":""2-s2.0-85092204639"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85092204639?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85092204639\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85092204639\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85092204639""}}
"
881,scopus,lit,add_lit,2021-11-30T10:16:52+01:00,"{""title"":""The effectiveness of using a pretrained deep learning neural networks for object classification in underwater video"",""eid"":""2-s2.0-85092078500"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85092078500?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85092078500\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85092078500\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85092078500""}}
"
882,scopus,lit,add_lit,2021-11-30T10:16:52+01:00,"{""title"":""Toward scalable video analytics using compressed-domain features at the edge"",""eid"":""2-s2.0-85091815615"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091815615?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091815615\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091815615\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091815615""}}
"
883,scopus,lit,add_lit,2021-11-30T10:16:52+01:00,"{""title"":""Optimizing OpenCL-Based CNN Design on FPGA with Comprehensive Design Space Exploration and Collaborative Performance Modeling"",""eid"":""2-s2.0-85091031122"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091031122?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091031122\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091031122\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091031122""}}
"
884,scopus,lit,add_lit,2021-11-30T10:16:52+01:00,"{""title"":""FPGA Logic Block Architectures for Efficient Deep Learning Inference"",""eid"":""2-s2.0-85091027276"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091027276?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091027276\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091027276\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091027276""}}
"
885,scopus,lit,add_lit,2021-11-30T10:16:52+01:00,"{""title"":""An Overview of Efficient Interconnection Networks for Deep Neural Network Accelerators"",""eid"":""2-s2.0-85090965064"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85090965064?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85090965064\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85090965064\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85090965064""}}
"
886,scopus,lit,add_lit,2021-11-30T10:16:52+01:00,"{""title"":""Sofia: Selection of medical features by induced alterations in numeric labels"",""eid"":""2-s2.0-85090768902"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85090768902?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85090768902\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85090768902\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85090768902""}}
"
887,scopus,lit,add_lit,2021-11-30T10:16:52+01:00,"{""title"":""A parallel convolutional neural network for pedestrian detection"",""eid"":""2-s2.0-85090657554"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85090657554?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85090657554\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85090657554\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85090657554""}}
"
888,scopus,lit,add_lit,2021-11-30T10:16:52+01:00,"{""title"":""Resource partitioning and application scheduling with module merging on dynamically and partially reconfigurable fpgas"",""eid"":""2-s2.0-85090287589"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85090287589?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85090287589\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85090287589\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85090287589""}}
"
889,scopus,lit,add_lit,2021-11-30T10:16:52+01:00,"{""title"":""ParaML: A Polyvalent Multicore Accelerator for Machine Learning"",""eid"":""2-s2.0-85090126054"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85090126054?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85090126054\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85090126054\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85090126054""}}
"
890,scopus,lit,add_lit,2021-11-30T10:16:52+01:00,"{""title"":""Efficient digital holographic 3d human image reconstruction and improvement on mobile devices"",""eid"":""2-s2.0-85089710137"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85089710137?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85089710137\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85089710137\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85089710137""}}
"
891,scopus,lit,add_lit,2021-11-30T10:16:52+01:00,"{""title"":""Noise-aware and light-weight vlsi design of bilateral filter for robust and fast image denoising in mobile systems"",""eid"":""2-s2.0-85089672205"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85089672205?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85089672205\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85089672205\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85089672205""}}
"
892,scopus,lit,add_lit,2021-11-30T10:16:52+01:00,"{""title"":""A review of object detection based on deep learning"",""eid"":""2-s2.0-85088986845"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85088986845?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85088986845\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85088986845\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85088986845""}}
"
893,scopus,lit,add_lit,2021-11-30T10:16:52+01:00,"{""title"":""Mapping Large LSTMs to FPGAs with Weight Reuse"",""eid"":""2-s2.0-85087703492"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85087703492?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85087703492\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85087703492\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85087703492""}}
"
894,scopus,lit,add_lit,2021-11-30T10:16:52+01:00,"{""title"":""Balancing Computation Loads and Optimizing Input Vector Loading in LSTM Accelerators"",""eid"":""2-s2.0-85086447025"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85086447025?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85086447025\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85086447025\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85086447025""}}
"
895,scopus,lit,add_lit,2021-11-30T10:16:52+01:00,"{""title"":""Reliable and Energy Efficient MLC STT-RAM Buffer for CNN Accelerators"",""eid"":""2-s2.0-85086412419"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85086412419?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S004579062030553X"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85086412419\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85086412419\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85086412419""}}
"
896,scopus,lit,add_lit,2021-11-30T10:16:52+01:00,"{""title"":""A NoC-based simulator for design and evaluation of deep neural networks"",""eid"":""2-s2.0-85086358481"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85086358481?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0141933120303124"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85086358481\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85086358481\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85086358481""}}
"
897,scopus,lit,add_lit,2021-11-30T10:16:52+01:00,"{""title"":""Timing isolation and improved scheduling of deep neural networks for real-time systems"",""eid"":""2-s2.0-85085876870"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85085876870?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85085876870\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85085876870\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85085876870""}}
"
898,scopus,lit,add_lit,2021-11-30T10:16:52+01:00,"{""title"":""Parallel design of sparse deep belief network with multi-objective optimization"",""eid"":""2-s2.0-85084958544"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084958544?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0020025520302656"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084958544\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084958544\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084958544""}}
"
899,scopus,lit,add_lit,2021-11-30T10:16:52+01:00,"{""title"":""Logarithm-approximate floating-point multiplier is applicable to power-efficient neural network training"",""eid"":""2-s2.0-85084836113"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084836113?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0167926019305826"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084836113\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084836113\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084836113""}}
"
900,scopus,lit,add_lit,2021-11-30T10:16:52+01:00,"{""title"":""Architecturally truly diverse systems: A review"",""eid"":""2-s2.0-85083333832"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85083333832?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0167739X19313184"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85083333832\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85083333832\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85083333832""}}
"
901,scopus,lit,add_lit,2021-11-30T10:16:52+01:00,"{""title"":""A Safe, Secure, and Predictable Software Architecture for Deep Learning in Safety-Critical Systems"",""eid"":""2-s2.0-85081294095"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85081294095?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85081294095\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85081294095\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85081294095""}}
"
902,scopus,lit,add_lit,2021-11-30T10:16:53+01:00,"{""title"":""Numerical simulation on GPUs with CUDA to study nonlinear dynamics of whistler wave and its turbulent spectrum in radiation belts"",""eid"":""2-s2.0-85080084925"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85080084925?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0010465520300497"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85080084925\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85080084925\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85080084925""}}
"
903,scopus,lit,add_lit,2021-11-30T10:16:53+01:00,"{""title"":""Target Classification and Recognition for High-Resolution Remote Sensing Images: Using the Parallel Cross-Model Neural Cognitive Computing Algorithm"",""eid"":""2-s2.0-85079847812"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85079847812?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85079847812\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85079847812\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85079847812""}}
"
904,scopus,lit,add_lit,2021-11-30T10:16:53+01:00,"{""title"":""High Speed Partial Pattern Classification System Using a CAM-Based LBP Histogram on FPGA"",""eid"":""2-s2.0-85075987604"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85075987604?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85075987604\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85075987604\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85075987604""}}
"
905,scopus,lit,add_lit,2021-11-30T10:16:53+01:00,"{""title"":""An experimental evaluation of extreme learning machines on several hardware devices"",""eid"":""2-s2.0-85073833462"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85073833462?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85073833462\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85073833462\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85073833462""}}
"
906,scopus,lit,add_lit,2021-11-30T10:16:53+01:00,"{""title"":""MemFlow: Memory-Driven Data Scheduling with Datapath Co-Design in Accelerators for Large-Scale Inference Applications"",""eid"":""2-s2.0-85068120652"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85068120652?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85068120652\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85068120652\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85068120652""}}
"
907,scopus,lit,add_lit,2021-11-30T10:16:53+01:00,"{""title"":""Lossless Compression for Hyperspectral Images based on Adaptive Band Selection and Adaptive Predictor Selection"",""eid"":""2-s2.0-85091888165"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091888165?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091888165\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091888165\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091888165""}}
"
908,scopus,lit,add_lit,2021-11-30T10:16:53+01:00,"{""title"":""Novel Casestudy and Benchmarking of AlexNet for Edge AI: From CPU and GPU to FPGA"",""eid"":""2-s2.0-85097820788"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85097820788?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85097820788\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85097820788\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85097820788""}}
"
909,scopus,lit,add_lit,2021-11-30T10:16:53+01:00,"{""title"":""Multi-Thread Approach to Object Detection Using YOLOv3"",""eid"":""2-s2.0-85099882286"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85099882286?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85099882286\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85099882286\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85099882286""}}
"
910,scopus,lit,add_lit,2021-11-30T10:16:53+01:00,"{""title"":""VLSI architecture with a configurable data processing path based on serial distributed arithmetic"",""eid"":""2-s2.0-85094197299"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85094197299?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85094197299\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85094197299\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85094197299""}}
"
911,scopus,lit,add_lit,2021-11-30T10:16:53+01:00,"{""title"":""Applying Ternary Net Weights to the R-Mask Neural Network to Identify Bronchopulmonary Lung Segments"",""eid"":""2-s2.0-85090789737"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85090789737?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85090789737\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85090789737\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85090789737""}}
"
912,scopus,lit,add_lit,2021-11-30T10:16:53+01:00,"{""title"":""A heterogeneous microkernel OS for Rack-Scale systems"",""eid"":""2-s2.0-85092201623"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85092201623?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85092201623\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85092201623\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85092201623""}}
"
913,scopus,lit,add_lit,2021-11-30T10:16:53+01:00,"{""title"":""Parallel DNN Inference Framework Leveraging a Compact RISC-V ISA-based Multi-core System"",""eid"":""2-s2.0-85090402750"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85090402750?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85090402750\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85090402750\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85090402750""}}
"
914,scopus,lit,add_lit,2021-11-30T10:16:53+01:00,"{""title"":""Exploring compression and parallelization techniques for distribution of deep neural networks over Edge–Fog continuum – a review"",""eid"":""2-s2.0-85087638392"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85087638392?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85087638392\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85087638392\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85087638392""}}
"
915,scopus,lit,add_lit,2021-11-30T10:16:53+01:00,"{""title"":""Concrete crack detection and quantification using deep learning and structured light"",""eid"":""2-s2.0-85083633656"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85083633656?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0950061820311016"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85083633656\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85083633656\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85083633656""}}
"
916,scopus,lit,add_lit,2021-11-30T10:16:53+01:00,"{""title"":""On the Use of FPGAs to Implement CNNs: A Brief Review"",""eid"":""2-s2.0-85097002615"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85097002615?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85097002615\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85097002615\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85097002615""}}
"
917,scopus,lit,add_lit,2021-11-30T10:16:53+01:00,"{""title"":""Data Orchestration in Deep Learning Accelerators Krishna"",""eid"":""2-s2.0-85095114934"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85095114934?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85095114934\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85095114934\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85095114934""}}
"
918,scopus,lit,add_lit,2021-11-30T10:16:53+01:00,"{""title"":""Balancing Graph Processing Workloads Using Work Stealing on Heterogeneous CPU-FPGA Systems"",""eid"":""2-s2.0-85090589157"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85090589157?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85090589157\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85090589157\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85090589157""}}
"
919,scopus,lit,add_lit,2021-11-30T10:16:53+01:00,"{""title"":""DNNARA: A Deep Neural Network Accelerator using Residue Arithmetic and Integrated Photonics"",""eid"":""2-s2.0-85090555072"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85090555072?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85090555072\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85090555072\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85090555072""}}
"
920,scopus,lit,add_lit,2021-11-30T10:16:53+01:00,"{""title"":""BLINK: Bit-sparse LSTM inference kernel enabling efficient calcium trace extraction for neurofeedback devices"",""eid"":""2-s2.0-85098291461"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85098291461?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85098291461\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85098291461\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85098291461""}}
"
921,scopus,lit,add_lit,2021-11-30T10:16:53+01:00,"{""title"":""RAMANN: In-SRAM differentiable memory computations for memory-Augmented neural networks"",""eid"":""2-s2.0-85098286005"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85098286005?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85098286005\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85098286005\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85098286005""}}
"
922,scopus,lit,add_lit,2021-11-30T10:16:53+01:00,"{""title"":""FTRANS: Energy-efficient acceleration of transformers using FPGA"",""eid"":""2-s2.0-85098261612"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85098261612?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85098261612\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85098261612\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85098261612""}}
"
923,scopus,lit,add_lit,2021-11-30T10:16:53+01:00,"{""title"":""Enabling efficient ReRAM-based neural network computing via crossbar structure adaptive optimization"",""eid"":""2-s2.0-85098242960"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85098242960?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85098242960\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85098242960\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85098242960""}}
"
924,scopus,lit,add_lit,2021-11-30T10:16:53+01:00,"{""title"":""A new method of fast registration of unmanned aerial vehicle remote sensing images based-on an improved surf algorithm"",""eid"":""2-s2.0-85091187753"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091187753?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091187753\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091187753\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091187753""}}
"
925,scopus,lit,add_lit,2021-11-30T10:16:53+01:00,"{""title"":""A novel depth estimation approach based on bidirectional matching for stereo vision systems"",""eid"":""2-s2.0-85089473742"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85089473742?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85089473742\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85089473742\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85089473742""}}
"
926,scopus,lit,add_lit,2021-11-30T10:16:53+01:00,"{""title"":""CLAN: Continuous Learning using Asynchronous Neuroevolution on Commodity Edge Devices"",""eid"":""2-s2.0-85097174612"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85097174612?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85097174612\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85097174612\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85097174612""}}
"
927,scopus,lit,add_lit,2021-11-30T10:16:54+01:00,"{""title"":""Development of machine learning-based platform for distillation column"",""eid"":""2-s2.0-85095987673"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85095987673?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85095987673\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85095987673\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85095987673""}}
"
928,scopus,lit,add_lit,2021-11-30T10:16:54+01:00,"{""title"":""High Bandwidth Memory on FPGAs: A Data Analytics Perspective"",""eid"":""2-s2.0-85095616710"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85095616710?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85095616710\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85095616710\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85095616710""}}
"
929,scopus,lit,add_lit,2021-11-30T10:16:54+01:00,"{""title"":""Demonstrating Reduced-Voltage FPGA-Based Neural Network Acceleration for Power-Efficiency"",""eid"":""2-s2.0-85095609935"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85095609935?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85095609935\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85095609935\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85095609935""}}
"
930,scopus,lit,add_lit,2021-11-30T10:16:54+01:00,"{""title"":""A Domain-Specific Architecture for Accelerating Sparse Matrix Vector Multiplication on FPGAs"",""eid"":""2-s2.0-85095606093"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85095606093?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85095606093\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85095606093\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85095606093""}}
"
931,scopus,lit,add_lit,2021-11-30T10:16:54+01:00,"{""title"":""A 171k-LUT Nonvolatile FPGA using Cu Atom-Switch Technology in 28nm CMOS"",""eid"":""2-s2.0-85095604925"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85095604925?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85095604925\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85095604925\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85095604925""}}
"
932,scopus,lit,add_lit,2021-11-30T10:16:54+01:00,"{""title"":""FPGA Acceleration of Ray-Based Iterative Algorithm for 3D Low-Dose CT Reconstruction"",""eid"":""2-s2.0-85095602419"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85095602419?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85095602419\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85095602419\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85095602419""}}
"
933,scopus,lit,add_lit,2021-11-30T10:16:54+01:00,"{""title"":""Agile Autotuning of a Transprecision Tensor Accelerator Overlay for TVM Compiler Stack"",""eid"":""2-s2.0-85095601034"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85095601034?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85095601034\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85095601034\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85095601034""}}
"
934,scopus,lit,add_lit,2021-11-30T10:16:54+01:00,"{""title"":""Characterizing Latency Overheads in the Deployment of FPGA Accelerators"",""eid"":""2-s2.0-85095596279"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85095596279?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85095596279\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85095596279\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85095596279""}}
"
935,scopus,lit,add_lit,2021-11-30T10:16:54+01:00,"{""title"":""TTA-SIMD Soft Core Processors"",""eid"":""2-s2.0-85095584597"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85095584597?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85095584597\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85095584597\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85095584597""}}
"
936,scopus,lit,add_lit,2021-11-30T10:16:54+01:00,"{""title"":""An FPGA-Based Low-Latency Accelerator for Randomly Wired Neural Networks"",""eid"":""2-s2.0-85095583769"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85095583769?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85095583769\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85095583769\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85095583769""}}
"
937,scopus,lit,add_lit,2021-11-30T10:16:54+01:00,"{""title"":""NERO: A near High-Bandwidth Memory Stencil Accelerator for Weather Prediction Modeling"",""eid"":""2-s2.0-85095574811"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85095574811?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85095574811\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85095574811\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85095574811""}}
"
938,scopus,lit,add_lit,2021-11-30T10:16:54+01:00,"{""title"":""Caffe Barista: Brewing Caffe with FPGAs in the Training Loop"",""eid"":""2-s2.0-85095571255"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85095571255?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85095571255\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85095571255\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85095571255""}}
"
939,scopus,lit,add_lit,2021-11-30T10:16:54+01:00,"{""title"":""Hardware Acceleration of Monte-Carlo Sampling for Energy Efficient Robust Robot Manipulation"",""eid"":""2-s2.0-85095569449"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85095569449?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85095569449\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85095569449\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85095569449""}}
"
940,scopus,lit,add_lit,2021-11-30T10:16:54+01:00,"{""title"":""A Hardware/Software Co-Design of K-mer Counting Using a CAPI-Enabled FPGA"",""eid"":""2-s2.0-85095567310"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85095567310?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85095567310\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85095567310\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85095567310""}}
"
941,scopus,lit,add_lit,2021-11-30T10:16:54+01:00,"{""title"":""Dynamically Growing Neural Network Architecture for Lifelong Deep Learning on the Edge"",""eid"":""2-s2.0-85095564958"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85095564958?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85095564958\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85095564958\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85095564958""}}
"
942,scopus,lit,add_lit,2021-11-30T10:16:54+01:00,"{""title"":""ASTRA-SIM: Enabling SW/HW Co-Design Exploration for Distributed DL Training Platforms"",""eid"":""2-s2.0-85095260229"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85095260229?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85095260229\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85095260229\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85095260229""}}
"
943,scopus,lit,add_lit,2021-11-30T10:16:54+01:00,"{""title"":""Development of open-CV framework for minutiae Extraction and matching of fingerprints"",""eid"":""2-s2.0-85094869331"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85094869331?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85094869331\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85094869331\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85094869331""}}
"
944,scopus,lit,add_lit,2021-11-30T10:16:54+01:00,"{""title"":""Highly scalable processor architecture for reinforcement learning"",""eid"":""2-s2.0-85094844003"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85094844003?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85094844003\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85094844003\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85094844003""}}
"
945,scopus,lit,add_lit,2021-11-30T10:16:54+01:00,"{""title"":""Hardware Accelerator for Shapelet Distance Computation in Time-Series Classification"",""eid"":""2-s2.0-85093873653"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85093873653?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85093873653\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85093873653\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85093873653""}}
"
946,scopus,lit,add_lit,2021-11-30T10:16:54+01:00,"{""title"":""Primary Visual Cortex Inspired Feature Extraction Hardware Model"",""eid"":""2-s2.0-85093363845"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85093363845?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85093363845\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85093363845\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85093363845""}}
"
947,scopus,lit,add_lit,2021-11-30T10:16:54+01:00,"{""title"":""Spike trains encoding optimization for spiking neural networks implementation in FPGA"",""eid"":""2-s2.0-85092183965"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85092183965?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85092183965\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85092183965\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85092183965""}}
"
948,scopus,lit,add_lit,2021-11-30T10:16:54+01:00,"{""title"":""Robotic Grasp Detection Using Light-weight CNN Model"",""eid"":""2-s2.0-85091586504"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091586504?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091586504\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091586504\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091586504""}}
"
949,scopus,lit,add_lit,2021-11-30T10:16:54+01:00,"{""title"":""Communication-efficient distributed deep learning with GPU-FPGA heterogeneous computing"",""eid"":""2-s2.0-85091562839"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091562839?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091562839\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091562839\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091562839""}}
"
950,scopus,lit,add_lit,2021-11-30T10:16:54+01:00,"{""title"":""Energy Efficient Fixed-point Inference System of Convolutional Neural Network"",""eid"":""2-s2.0-85090579700"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85090579700?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85090579700\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85090579700\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85090579700""}}
"
951,scopus,lit,add_lit,2021-11-30T10:16:54+01:00,"{""title"":""Energy Adaptive Convolution Neural Network Using Dynamic Partial Reconfiguration"",""eid"":""2-s2.0-85090558153"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85090558153?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85090558153\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85090558153\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85090558153""}}
"
952,scopus,lit,add_lit,2021-11-30T10:16:55+01:00,"{""title"":""Visual feedback system applied to AI chips"",""eid"":""2-s2.0-85090506697"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85090506697?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85090506697\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85090506697\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85090506697""}}
"
953,scopus,lit,add_lit,2021-11-30T10:16:55+01:00,"{""title"":""EchoBay"",""eid"":""2-s2.0-85090419601"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85090419601?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85090419601\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85090419601\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85090419601""}}
"
954,scopus,lit,add_lit,2021-11-30T10:16:55+01:00,"{""title"":""Survey on Performance Analysis, Optimization, and Applications of Heterogeneous Fusion Processors"",""eid"":""2-s2.0-85089891096"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85089891096?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85089891096\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85089891096\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85089891096""}}
"
955,scopus,lit,add_lit,2021-11-30T10:16:55+01:00,"{""title"":""LAWS: Locality-AWare Scheme for Automatic Speech Recognition"",""eid"":""2-s2.0-85088368352"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85088368352?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85088368352\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85088368352\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85088368352""}}
"
956,scopus,lit,add_lit,2021-11-30T10:16:55+01:00,"{""title"":""FPDeep: Scalable Acceleration of CNN Training on Deeply-Pipelined FPGA Clusters"",""eid"":""2-s2.0-85086709521"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85086709521?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85086709521\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85086709521\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85086709521""}}
"
957,scopus,lit,add_lit,2021-11-30T10:16:55+01:00,"{""title"":""Unsupervised Learning of a Hierarchical Spiking Neural Network for Optical Flow Estimation: From Events to Global Motion Perception"",""eid"":""2-s2.0-85086076017"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85086076017?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85086076017\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85086076017\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85086076017""}}
"
958,scopus,lit,add_lit,2021-11-30T10:16:55+01:00,"{""title"":""Addressing Unreliability in Emerging Devices and Non-von Neumann Architectures Using Coded Computing"",""eid"":""2-s2.0-85085113634"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85085113634?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85085113634\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85085113634\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85085113634""}}
"
959,scopus,lit,add_lit,2021-11-30T10:16:55+01:00,"{""title"":""Tunneling-based CMOS Floating Gate Synapse for Low Power Spike Timing Dependent Plasticity"",""eid"":""2-s2.0-85084996160"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084996160?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084996160\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084996160\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084996160""}}
"
960,scopus,lit,add_lit,2021-11-30T10:16:55+01:00,"{""title"":""EdgeDRNN: Enabling Low-latency Recurrent Neural Network Edge Inference"",""eid"":""2-s2.0-85084980879"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084980879?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084980879\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084980879\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084980879""}}
"
961,scopus,lit,add_lit,2021-11-30T10:16:55+01:00,"{""title"":""Training memristor-based multilayer neuromorphic networks with SGD, momentum and adaptive learning rates"",""eid"":""2-s2.0-85084842221"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084842221?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0893608020301532"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084842221\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084842221\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084842221""}}
"
962,scopus,lit,add_lit,2021-11-30T10:16:55+01:00,"{""title"":""Accelerating Hyperdimensional Computing on FPGAs by Exploiting Computational Reuse"",""eid"":""2-s2.0-85084513614"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084513614?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084513614\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084513614\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084513614""}}
"
963,scopus,lit,add_lit,2021-11-30T10:16:55+01:00,"{""title"":""Accelerating Stochastic Gradient Descent Based Matrix Factorization on FPGA"",""eid"":""2-s2.0-85083158819"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85083158819?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85083158819\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85083158819\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85083158819""}}
"
964,scopus,lit,add_lit,2021-11-30T10:16:55+01:00,"{""title"":""Hardware implementation of spiking neural networks on FPGA"",""eid"":""2-s2.0-85078233120"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85078233120?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85078233120\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85078233120\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85078233120""}}
"
965,scopus,lit,add_lit,2021-11-30T10:16:55+01:00,"{""title"":""Deep learning model with low-dimensional random projection for large-scale image search"",""eid"":""2-s2.0-85077680296"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85077680296?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S2215098619314077"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85077680296\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85077680296\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85077680296""}}
"
966,scopus,lit,add_lit,2021-11-30T10:16:55+01:00,"{""title"":""The Heterogeneous Deep Neural Network Processor with a Non-von Neumann Architecture"",""eid"":""2-s2.0-85062410003"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85062410003?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85062410003\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85062410003\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85062410003""}}
"
967,scopus,lit,add_lit,2021-11-30T10:16:55+01:00,"{""title"":""Generation of differential topographic images for surface inspection of long products"",""eid"":""2-s2.0-85059901571"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85059901571?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85059901571\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85059901571\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85059901571""}}
"
968,scopus,lit,add_lit,2021-11-30T10:16:55+01:00,"{""title"":""Reconstruction of 3D human motion in real-time using particle swarm optimization with GPU-accelerated fitness function"",""eid"":""2-s2.0-85054298124"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85054298124?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85054298124\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85054298124\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85054298124""}}
"
969,scopus,lit,add_lit,2021-11-30T10:16:55+01:00,"{""title"":""Implementation of a 12-Million Hodgkin-Huxley Neuron Network on a Single Chip"",""eid"":""2-s2.0-85091483939"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091483939?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091483939\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091483939\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091483939""}}
"
970,scopus,lit,add_lit,2021-11-30T10:16:55+01:00,"{""title"":""A hardware intelligent processing accelerator for domestic service robots"",""eid"":""2-s2.0-85087072938"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85087072938?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85087072938\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85087072938\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85087072938""}}
"
971,scopus,lit,add_lit,2021-11-30T10:16:55+01:00,"{""title"":""CMS Software and Offline preparation for future runs"",""eid"":""2-s2.0-85088265447"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85088265447?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85088265447\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85088265447\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85088265447""}}
"
972,scopus,lit,add_lit,2021-11-30T10:16:55+01:00,"{""title"":""Edssa: An encoder-decoder semantic segmentation networks accelerator on opencl-based fpga platform"",""eid"":""2-s2.0-85088228491"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85088228491?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85088228491\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85088228491\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85088228491""}}
"
973,scopus,lit,add_lit,2021-11-30T10:16:55+01:00,"{""title"":""RTMobile: Beyond real-time mobile acceleration of RNNs for speech recognition"",""eid"":""2-s2.0-85093980728"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85093980728?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85093980728\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85093980728\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85093980728""}}
"
974,scopus,lit,add_lit,2021-11-30T10:16:55+01:00,"{""title"":""INVITED: AI utopia or dystopia - On securing AI platforms"",""eid"":""2-s2.0-85093945115"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85093945115?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85093945115\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85093945115\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85093945115""}}
"
975,scopus,lit,add_lit,2021-11-30T10:16:55+01:00,"{""title"":""Best of both worlds: AutoML codesign of a CNN and its hardware accelerator"",""eid"":""2-s2.0-85093944554"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85093944554?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85093944554\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85093944554\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85093944554""}}
"
976,scopus,lit,add_lit,2021-11-30T10:16:55+01:00,"{""title"":""GPNPU: Enabling efficient hardware-based direct convolution with multi-precision support in GPU tensor cores"",""eid"":""2-s2.0-85093936619"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85093936619?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85093936619\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85093936619\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85093936619""}}
"
977,scopus,lit,add_lit,2021-11-30T10:16:56+01:00,"{""title"":""Stannis: Low-power acceleration of DNN training using computational storage devices"",""eid"":""2-s2.0-85093925539"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85093925539?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85093925539\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85093925539\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85093925539""}}
"
978,scopus,lit,add_lit,2021-11-30T10:16:56+01:00,"{""title"":""Bit-parallel vector composability for neural acceleration"",""eid"":""2-s2.0-85093921148"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85093921148?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85093921148\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85093921148\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85093921148""}}
"
979,scopus,lit,add_lit,2021-11-30T10:16:56+01:00,"{""title"":""Faster and Simpler SNN Simulation with Work Queues"",""eid"":""2-s2.0-85093874330"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85093874330?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85093874330\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85093874330\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85093874330""}}
"
980,scopus,lit,add_lit,2021-11-30T10:16:56+01:00,"{""title"":""Online Knowledge Acquisition with the Selective Inherited Model"",""eid"":""2-s2.0-85093856070"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85093856070?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85093856070\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85093856070\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85093856070""}}
"
981,scopus,lit,add_lit,2021-11-30T10:16:56+01:00,"{""title"":""Spiking Inception Module for Multi-layer Unsupervised Spiking Neural Networks"",""eid"":""2-s2.0-85093822244"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85093822244?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85093822244\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85093822244\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85093822244""}}
"
982,scopus,lit,add_lit,2021-11-30T10:16:56+01:00,"{""title"":""Computer networking for management information system of unmanned vehicles"",""eid"":""2-s2.0-85092534814"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85092534814?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85092534814\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85092534814\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85092534814""}}
"
983,scopus,lit,add_lit,2021-11-30T10:16:56+01:00,"{""title"":""Neural networks and FPGA hardware accelerators for millimeter-wave radio-over-fiber systems"",""eid"":""2-s2.0-85092493154"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85092493154?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85092493154\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85092493154\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85092493154""}}
"
984,scopus,lit,add_lit,2021-11-30T10:16:56+01:00,"{""title"":""An updated survey of efficient hardware architectures for accelerating deep convolutional neural networks"",""eid"":""2-s2.0-85092096772"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85092096772?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85092096772\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85092096772\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85092096772""}}
"
985,scopus,lit,add_lit,2021-11-30T10:16:56+01:00,"{""title"":""A parallel whale optimization algorithm and its implementation on FPGA"",""eid"":""2-s2.0-85092040936"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85092040936?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85092040936\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85092040936\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85092040936""}}
"
986,scopus,lit,add_lit,2021-11-30T10:16:56+01:00,"{""title"":""Error Modeling for Image Processing Filters accelerated onto SRAM-based FPGAs"",""eid"":""2-s2.0-85091592266"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091592266?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091592266\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091592266\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091592266""}}
"
987,scopus,lit,add_lit,2021-11-30T10:16:56+01:00,"{""title"":""EDD: Efficient differentiable DNN architecture and implementation co-search for embedded AI solutions"",""eid"":""2-s2.0-85091300706"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091300706?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091300706\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091300706\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091300706""}}
"
988,scopus,lit,add_lit,2021-11-30T10:16:56+01:00,"{""title"":""Co-exploration of neural architectures and heterogeneous ASIC accelerator designs targeting multiple tasks"",""eid"":""2-s2.0-85091270712"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091270712?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091270712\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091270712\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091270712""}}
"
989,scopus,lit,add_lit,2021-11-30T10:16:56+01:00,"{""title"":""Hamamu: Specializing FPGAs for ML applications by adding hard matrix multiplier blocks"",""eid"":""2-s2.0-85090867826"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85090867826?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85090867826\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85090867826\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85090867826""}}
"
990,scopus,lit,add_lit,2021-11-30T10:16:56+01:00,"{""title"":""Automotive Control in Intelligent Era"",""eid"":""2-s2.0-85090850837"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85090850837?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85090850837\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85090850837\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85090850837""}}
"
991,scopus,lit,add_lit,2021-11-30T10:16:56+01:00,"{""title"":""Hardware acceleration of large scale GCN inference"",""eid"":""2-s2.0-85090830931"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85090830931?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85090830931\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85090830931\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85090830931""}}
"
992,scopus,lit,add_lit,2021-11-30T10:16:56+01:00,"{""title"":""FPGA Based Accelerator for Buried Objects Identification"",""eid"":""2-s2.0-85090581706"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85090581706?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85090581706\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85090581706\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85090581706""}}
"
993,scopus,lit,add_lit,2021-11-30T10:16:56+01:00,"{""title"":""Design of the convolution layer using HDL and evaluation of delay time using a camera signal"",""eid"":""2-s2.0-85090500574"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85090500574?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85090500574\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85090500574\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85090500574""}}
"
994,scopus,lit,add_lit,2021-11-30T10:16:56+01:00,"{""title"":""Efficient hardware post processing of anchor-based object detection on FPGA"",""eid"":""2-s2.0-85090422728"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85090422728?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85090422728\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85090422728\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85090422728""}}
"
995,scopus,lit,add_lit,2021-11-30T10:16:56+01:00,"{""title"":""A multi-grained reconfigurable accelerator for approximate computing"",""eid"":""2-s2.0-85090414724"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85090414724?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85090414724\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85090414724\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85090414724""}}
"
996,scopus,lit,add_lit,2021-11-30T10:16:56+01:00,"{""title"":""Action evaluation hardware accelerator for next-generation real-time reinforcement learning in emerging IoT systems"",""eid"":""2-s2.0-85090412773"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85090412773?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85090412773\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85090412773\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85090412773""}}
"
997,scopus,lit,add_lit,2021-11-30T10:16:56+01:00,"{""title"":""SCYLLA: QoE-aware Continuous Mobile Vision with FPGA-based Dynamic Deep Neural Network Reconfiguration"",""eid"":""2-s2.0-85090295438"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85090295438?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85090295438\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85090295438\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85090295438""}}
"
998,scopus,lit,add_lit,2021-11-30T10:16:56+01:00,"{""title"":""DIOPT: Extremely Fast Classification Using Lookups and Optimal Feature Discretization"",""eid"":""2-s2.0-85089746323"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85089746323?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85089746323\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85089746323\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85089746323""}}
"
999,scopus,lit,add_lit,2021-11-30T10:16:56+01:00,"{""title"":""Fast automated on-chip artefact removal of EEG for seizure detection based on ICA-R algorithm and wavelet denoising"",""eid"":""2-s2.0-85089019049"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85089019049?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85089019049\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85089019049\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85089019049""}}
"
1000,scopus,lit,add_lit,2021-11-30T10:16:56+01:00,"{""title"":""Understanding the Impact of Quantization, Accuracy, and Radiation on the Reliability of Convolutional Neural Networks on FPGAs"",""eid"":""2-s2.0-85088865797"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85088865797?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85088865797\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85088865797\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85088865797""}}
"
1001,scopus,lit,add_lit,2021-11-30T10:16:56+01:00,"{""title"":""CloudScout: A deep neural network for on-board cloud detection on hyperspectral images"",""eid"":""2-s2.0-85088244705"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85088244705?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85088244705\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85088244705\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85088244705""}}
"
1002,scopus,lit,add_lit,2021-11-30T10:16:57+01:00,"{""title"":""Intellino: Processor for embedded artificial intelligence"",""eid"":""2-s2.0-85088167073"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85088167073?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85088167073\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85088167073\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85088167073""}}
"
1003,scopus,lit,add_lit,2021-11-30T10:16:57+01:00,"{""title"":""Open-source coprocessor for integer multiple precision arithmetic"",""eid"":""2-s2.0-85087995013"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85087995013?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85087995013\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85087995013\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85087995013""}}
"
1004,scopus,lit,add_lit,2021-11-30T10:16:57+01:00,"{""title"":""Uni-OPU: An FPGA-Based Uniform Accelerator for Convolutional and Transposed Convolutional Networks"",""eid"":""2-s2.0-85087518062"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85087518062?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85087518062\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85087518062\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85087518062""}}
"
1005,scopus,lit,add_lit,2021-11-30T10:16:57+01:00,"{""title"":""Resource-Efficient and High-Throughput VLSI Design of Global Optical Flow Method for Mobile Systems"",""eid"":""2-s2.0-85087489666"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85087489666?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85087489666\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85087489666\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85087489666""}}
"
1006,scopus,lit,add_lit,2021-11-30T10:16:57+01:00,"{""title"":""Energy efficiency of machine learning in embedded systems using neuromorphic hardware"",""eid"":""2-s2.0-85087373839"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85087373839?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85087373839\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85087373839\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85087373839""}}
"
1007,scopus,lit,add_lit,2021-11-30T10:16:57+01:00,"{""title"":""Mvid: Sparse matrix-vector multiplication in mobile dram for accelerating recurrent neural networks"",""eid"":""2-s2.0-85086798303"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85086798303?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85086798303\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85086798303\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85086798303""}}
"
1008,scopus,lit,add_lit,2021-11-30T10:16:57+01:00,"{""title"":""Biomolecular Simulation: A Perspective from High Performance Computing"",""eid"":""2-s2.0-85085581012"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85085581012?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85085581012\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85085581012\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85085581012""}}
"
1009,scopus,lit,add_lit,2021-11-30T10:16:57+01:00,"{""title"":""Learning to quantize deep neural networks: A competitive-collaborative approach"",""eid"":""2-s2.0-85084187227"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084187227?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084187227\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084187227\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084187227""}}
"
1010,scopus,lit,add_lit,2021-11-30T10:16:57+01:00,"{""title"":""WooKong: A Ubiquitous Accelerator for Recommendation Algorithms with Custom Instruction Sets on FPGA"",""eid"":""2-s2.0-85083803924"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85083803924?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85083803924\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85083803924\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85083803924""}}
"
1011,scopus,lit,add_lit,2021-11-30T10:16:57+01:00,"{""title"":""Evolutionary game for task mapping in resource constrained heterogeneous environments"",""eid"":""2-s2.0-85081990437"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85081990437?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0167739X19314219"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85081990437\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85081990437\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85081990437""}}
"
1012,scopus,lit,add_lit,2021-11-30T10:16:57+01:00,"{""title"":""ILC-Based Voltage Compensation Method for PMSM Sensorless Control Considering Inverter Nonlinearity and Sampling Current DC Bias"",""eid"":""2-s2.0-85081935284"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85081935284?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85081935284\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85081935284\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85081935284""}}
"
1013,scopus,lit,add_lit,2021-11-30T10:16:57+01:00,"{""title"":""Learning social representations with deep autoencoder for recommender system"",""eid"":""2-s2.0-85081673033"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85081673033?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85081673033\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85081673033\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85081673033""}}
"
1014,scopus,lit,add_lit,2021-11-30T10:16:57+01:00,"{""title"":""Distributed graph computation meets machine learning"",""eid"":""2-s2.0-85081174033"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85081174033?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85081174033\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85081174033\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85081174033""}}
"
1015,scopus,lit,add_lit,2021-11-30T10:16:57+01:00,"{""title"":""Toward an Efficient Deep Pipelined Template-Based Architecture for Accelerating the Entire 2-D and 3-D CNNs on FPGA"",""eid"":""2-s2.0-85065129382"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85065129382?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85065129382\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85065129382\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85065129382""}}
"
1016,scopus,lit,add_lit,2021-11-30T10:16:57+01:00,"{""title"":""A Brief Overview and New Knowledge Based System for Rail Direct Fastening Evaluation Using Digital Image Processing"",""eid"":""2-s2.0-85062680419"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85062680419?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85062680419\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85062680419\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85062680419""}}
"
1017,scopus,lit,add_lit,2021-11-30T10:16:57+01:00,"{""title"":""MKPipe: A compiler framework for optimizing multi-kernel workloads in OpenCL for FPGA"",""eid"":""2-s2.0-85088515678"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85088515678?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85088515678\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85088515678\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85088515678""}}
"
1018,scopus,lit,add_lit,2021-11-30T10:16:57+01:00,"{""title"":""Evolutionary bin packing for memory-efficient dataflow inference acceleration on FPGA"",""eid"":""2-s2.0-85091785319"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091785319?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091785319\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091785319\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091785319""}}
"
1019,scopus,lit,add_lit,2021-11-30T10:16:57+01:00,"{""title"":""GeneCAI: \u0026lt;u\u0026gt;gene\u0026lt;/u\u0026gt;tic evolution for acquiring \u0026lt;u\u0026gt;c\u0026lt;/u\u0026gt;ompact \u0026lt;u\u0026gt;AI\u0026lt;/u\u0026gt;"",""eid"":""2-s2.0-85091753175"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091753175?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091753175\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091753175\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091753175""}}
"
1020,scopus,lit,add_lit,2021-11-30T10:16:57+01:00,"{""title"":""Multi-stage deep learning based single-frame fringe projection 3D measurement method"",""eid"":""2-s2.0-85090618572"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85090618572?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85090618572\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85090618572\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85090618572""}}
"
1021,scopus,lit,add_lit,2021-11-30T10:16:57+01:00,"{""title"":""Domain-specific hardware accelerators"",""eid"":""2-s2.0-85086828805"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85086828805?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85086828805\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85086828805\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85086828805""}}
"
1022,scopus,lit,add_lit,2021-11-30T10:16:57+01:00,"{""title"":""Countering Acoustic Adversarial Attacks in Microphone-equipped Smart Home Devices"",""eid"":""2-s2.0-85089756346"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85089756346?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85089756346\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85089756346\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85089756346""}}
"
1023,scopus,lit,add_lit,2021-11-30T10:16:57+01:00,"{""title"":""Research on Data Acquisition Algorithms Based on Image Processing and Artificial Intelligence"",""eid"":""2-s2.0-85072642558"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85072642558?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85072642558\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85072642558\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85072642558""}}
"
1024,scopus,lit,add_lit,2021-11-30T10:16:57+01:00,"{""title"":""An efficient parallel implementation for training supervised optimum-path forest classifiers"",""eid"":""2-s2.0-85084114844"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084114844?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0925231219310604"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084114844\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084114844\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084114844""}}
"
1025,scopus,lit,add_lit,2021-11-30T10:16:57+01:00,"{""title"":""Fast Training of Light Binary Convolutional Neural Networks using Chainer and Cupy"",""eid"":""2-s2.0-85095785778"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85095785778?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85095785778\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85095785778\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85095785778""}}
"
1026,scopus,lit,add_lit,2021-11-30T10:16:57+01:00,"{""title"":""Design Space Exploration Scheme for Mapping Convolutional Neural Network on Zynq Zedboard"",""eid"":""2-s2.0-85095771741"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85095771741?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85095771741\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85095771741\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85095771741""}}
"
1027,scopus,lit,add_lit,2021-11-30T10:16:57+01:00,"{""title"":""PCIE-Based High-Performance FPGA-GPU-CPU Heterogeneous Communication Method"",""eid"":""2-s2.0-85095584844"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85095584844?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85095584844\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85095584844\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85095584844""}}
"
1028,scopus,lit,add_lit,2021-11-30T10:16:57+01:00,"{""title"":""Review of Deep Learning Parallelization and Its Application in Spatial Data Mining"",""eid"":""2-s2.0-85093653505"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85093653505?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85093653505\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85093653505\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85093653505""}}
"
1029,scopus,lit,add_lit,2021-11-30T10:16:57+01:00,"{""title"":""Hetero complementary networks with hard-wired condensing binarization for high frame rate and ultra-low delay dual-hand tracking"",""eid"":""2-s2.0-85091399571"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091399571?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091399571\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091399571\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091399571""}}
"
1030,scopus,lit,add_lit,2021-11-30T10:16:57+01:00,"{""title"":""Alert system for drivers based on traffic signs, lights and pedestrian detection"",""eid"":""2-s2.0-85090557607"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85090557607?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85090557607\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85090557607\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85090557607""}}
"
1031,scopus,lit,add_lit,2021-11-30T10:16:57+01:00,"{""title"":""Challenges in energy-efficient deep neural network training with FPGA"",""eid"":""2-s2.0-85090130288"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85090130288?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85090130288\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85090130288\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85090130288""}}
"
1032,scopus,lit,add_lit,2021-11-30T10:16:57+01:00,"{""title"":""Hardware acceleration implementation of three-dimensional convolutional neural network on vector digital signal processors"",""eid"":""2-s2.0-85090126352"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85090126352?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85090126352\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85090126352\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85090126352""}}
"
1033,scopus,lit,add_lit,2021-11-30T10:16:57+01:00,"{""title"":""Driverless technology of underground locomotive in coal mine"",""eid"":""2-s2.0-85088122452"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85088122452?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85088122452\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85088122452\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85088122452""}}
"
1034,scopus,lit,add_lit,2021-11-30T10:16:57+01:00,"{""title"":""Efficient acceleration of stencil applications through in-memory computing"",""eid"":""2-s2.0-85088045868"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85088045868?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85088045868\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85088045868\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85088045868""}}
"
1035,scopus,lit,add_lit,2021-11-30T10:16:57+01:00,"{""title"":""Data analysis for precision 21cm cosmology"",""eid"":""2-s2.0-85087386631"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85087386631?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85087386631\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85087386631\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85087386631""}}
"
1036,scopus,lit,add_lit,2021-11-30T10:16:57+01:00,"{""title"":""Accelerating a geometrical approximated PCA algorithm using AVX2 and CUDA"",""eid"":""2-s2.0-85086999599"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85086999599?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85086999599\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85086999599\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85086999599""}}
"
1037,scopus,lit,add_lit,2021-11-30T10:16:57+01:00,"{""title"":""Event-based gesture recognition through a hierarchy of time-surfaces for FPGA"",""eid"":""2-s2.0-85086525530"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85086525530?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85086525530\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85086525530\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85086525530""}}
"
1038,scopus,lit,add_lit,2021-11-30T10:16:57+01:00,"{""title"":""An Experimental Study of Reduced-Voltage Operation in Modern FPGAs for Neural Network Acceleration"",""eid"":""2-s2.0-85086284016"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85086284016?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85086284016\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85086284016\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85086284016""}}
"
1039,scopus,lit,add_lit,2021-11-30T10:16:57+01:00,"{""title"":""SS-YOLO: An Object Detection Algorithm based on YOLOv3 and ShuffleNet"",""eid"":""2-s2.0-85086245961"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85086245961?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85086245961\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85086245961\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85086245961""}}
"
1040,scopus,lit,add_lit,2021-11-30T10:16:57+01:00,"{""title"":""An FPGA based tracking implementation for Parkinson’s patients"",""eid"":""2-s2.0-85086042762"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85086042762?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85086042762\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85086042762\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85086042762""}}
"
1041,scopus,lit,add_lit,2021-11-30T10:16:57+01:00,"{""title"":""Deepsocs: A neural scheduler for heterogeneous system-on-chip (SoC) resource scheduling"",""eid"":""2-s2.0-85085974791"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85085974791?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85085974791\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85085974791\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85085974791""}}
"
1042,scopus,lit,add_lit,2021-11-30T10:16:57+01:00,"{""title"":""High Throughput Spatial Convolution Filters on FPGAs"",""eid"":""2-s2.0-85085945905"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85085945905?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85085945905\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85085945905\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85085945905""}}
"
1043,scopus,lit,add_lit,2021-11-30T10:16:57+01:00,"{""title"":""Machine Learning Offers Exciting Potential for Predicting Postprocedural Outcomes: A Framework for Developing Random Forest Models in IR"",""eid"":""2-s2.0-85084203805"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084203805?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1051044319310164"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084203805\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084203805\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084203805""}}
"
1044,scopus,lit,add_lit,2021-11-30T10:16:57+01:00,"{""title"":""FlexGripPlus: An improved GPGPU model to support reliability analysis"",""eid"":""2-s2.0-85084172967"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084172967?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0026271419307978"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084172967\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084172967\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084172967""}}
"
1045,scopus,lit,add_lit,2021-11-30T10:16:57+01:00,"{""title"":""Exceeding Conservative Limits: A Consolidated Analysis on Modern Hardware Margins"",""eid"":""2-s2.0-85084042675"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084042675?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084042675\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084042675\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084042675""}}
"
1046,scopus,lit,add_lit,2021-11-30T10:16:57+01:00,"{""title"":""ERA-LSTM: An Efficient ReRAM-Based Architecture for Long Short-Term Memory"",""eid"":""2-s2.0-85078755544"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85078755544?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85078755544\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85078755544\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85078755544""}}
"
1047,scopus,lit,add_lit,2021-11-30T10:16:57+01:00,"{""title"":""Heterogeneous Hardware-based Network Intrusion Detection System with Multiple Approaches for SDN"",""eid"":""2-s2.0-85075390698"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85075390698?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85075390698\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85075390698\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85075390698""}}
"
1048,scopus,lit,add_lit,2021-11-30T10:16:57+01:00,"{""title"":""A Maximally Split and Relaxed ADMM for Regularized Extreme Learning Machines"",""eid"":""2-s2.0-85074175866"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85074175866?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85074175866\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85074175866\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85074175866""}}
"
1049,scopus,lit,add_lit,2021-11-30T10:16:57+01:00,"{""title"":""Cartesian genetic programming: its status and future"",""eid"":""2-s2.0-85070334896"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85070334896?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85070334896\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85070334896\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85070334896""}}
"
1050,scopus,lit,add_lit,2021-11-30T10:16:57+01:00,"{""title"":""A hybrid GPU-FPGA based design methodology for enhancing machine learning applications performance"",""eid"":""2-s2.0-85068033688"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85068033688?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85068033688\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85068033688\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85068033688""}}
"
1051,scopus,lit,add_lit,2021-11-30T10:16:57+01:00,"{""title"":""A Streaming Dataflow Engine for Sparse Matrix-Vector Multiplication Using High-Level Synthesis"",""eid"":""2-s2.0-85065139721"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85065139721?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85065139721\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85065139721\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85065139721""}}
"
1052,scopus,lit,add_lit,2021-11-30T10:16:58+01:00,"{""title"":""Performance and energy-efficient implementation of a smart city application on FPGAs"",""eid"":""2-s2.0-85048047816"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85048047816?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85048047816\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85048047816\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85048047816""}}
"
1053,scopus,lit,add_lit,2021-11-30T10:16:58+01:00,"{""title"":""Real-time impulse noise removal"",""eid"":""2-s2.0-85047666231"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85047666231?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85047666231\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85047666231\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85047666231""}}
"
1054,scopus,lit,add_lit,2021-11-30T10:16:58+01:00,"{""title"":""Portable exploitation of parallel and heterogeneous HPC architectures in neural simulation using SkePU"",""eid"":""2-s2.0-85086711895"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85086711895?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85086711895\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85086711895\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85086711895""}}
"
1055,scopus,lit,add_lit,2021-11-30T10:16:58+01:00,"{""title"":""Design of an open-source bridge between non-coherent burst-based and coherent cache-line-based memory systems"",""eid"":""2-s2.0-85085958233"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85085958233?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85085958233\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85085958233\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85085958233""}}
"
1056,scopus,lit,add_lit,2021-11-30T10:16:58+01:00,"{""title"":""Deffe: A data-efficient framework for performance characterization in domain-specific computing"",""eid"":""2-s2.0-85085935562"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85085935562?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85085935562\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85085935562\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85085935562""}}
"
1057,scopus,lit,add_lit,2021-11-30T10:16:58+01:00,"{""title"":""Real-time energy efficient hand pose estimation: A case study"",""eid"":""2-s2.0-85084965357"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084965357?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084965357\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084965357\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084965357""}}
"
1058,scopus,lit,add_lit,2021-11-30T10:16:58+01:00,"{""title"":""Binary DAD-Net: Binarized Driveable Area Detection Network for Autonomous Driving"",""eid"":""2-s2.0-85092698853"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85092698853?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85092698853\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85092698853\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85092698853""}}
"
1059,scopus,lit,add_lit,2021-11-30T10:16:58+01:00,"{""title"":""FPGA-based High-performance CNN Accelerator Architecture with High DSP Utilization and Efficient Scheduling Mode"",""eid"":""2-s2.0-85092001705"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85092001705?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85092001705\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85092001705\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85092001705""}}
"
1060,scopus,lit,add_lit,2021-11-30T10:16:58+01:00,"{""title"":""NEBULA: A Neuromorphic Spin-Based Ultra-Low Power Architecture for SNNs and ANNs"",""eid"":""2-s2.0-85091998765"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091998765?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091998765\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091998765\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091998765""}}
"
1061,scopus,lit,add_lit,2021-11-30T10:16:58+01:00,"{""title"":""GaaS-X: Graph Analytics Accelerator Supporting Sparse Data Representation using Crossbar Architectures"",""eid"":""2-s2.0-85091998409"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091998409?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091998409\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091998409\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091998409""}}
"
1062,scopus,lit,add_lit,2021-11-30T10:16:58+01:00,"{""title"":""Centaur: A Chiplet-based, Hybrid Sparse-Dense Accelerator for Personalized Recommendations"",""eid"":""2-s2.0-85091997107"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091997107?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091997107\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091997107\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091997107""}}
"
1063,scopus,lit,add_lit,2021-11-30T10:16:58+01:00,"{""title"":""Genesis: A Hardware Acceleration Framework for Genomic Data Analysis"",""eid"":""2-s2.0-85091992604"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091992604?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091992604\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091992604\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091992604""}}
"
1064,scopus,lit,add_lit,2021-11-30T10:16:58+01:00,"{""title"":""High-Performance Deep-Learning Coprocessor Integrated into x86 SoC with Server-Class CPUs Industrial Product"",""eid"":""2-s2.0-85091982123"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091982123?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091982123\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091982123\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091982123""}}
"
1065,scopus,lit,add_lit,2021-11-30T10:16:58+01:00,"{""title"":""Deep-Edge: An Efficient Framework for Deep Learning Model Update on Heterogeneous Edge"",""eid"":""2-s2.0-85091981962"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091981962?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091981962\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091981962\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091981962""}}
"
1066,scopus,lit,add_lit,2021-11-30T10:16:58+01:00,"{""title"":""DeepRecSys: A System for Optimizing End-To-End At-Scale Neural Recommendation Inference"",""eid"":""2-s2.0-85091974412"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091974412?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091974412\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091974412\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091974412""}}
"
1067,scopus,lit,add_lit,2021-11-30T10:16:58+01:00,"{""title"":""DRQ: Dynamic Region-based Quantization for Deep Neural Network Acceleration"",""eid"":""2-s2.0-85091965801"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091965801?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091965801\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091965801\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091965801""}}
"
1068,scopus,lit,add_lit,2021-11-30T10:16:58+01:00,"{""title"":""SOFF: An OpenCL High-Level Synthesis Framework for FPGAs"",""eid"":""2-s2.0-85091961299"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091961299?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091961299\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091961299\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091961299""}}
"
1069,scopus,lit,add_lit,2021-11-30T10:16:58+01:00,"{""title"":""IPIM: Programmable In-Memory Image Processing Accelerator Using Near-Bank Architecture"",""eid"":""2-s2.0-85091959958"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091959958?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091959958\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091959958\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091959958""}}
"
1070,scopus,lit,add_lit,2021-11-30T10:16:58+01:00,"{""title"":""Enabling rack-scale confidential computing using heterogeneous trusted execution environment"",""eid"":""2-s2.0-85091595621"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091595621?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091595621\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091595621\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091595621""}}
"
1071,scopus,lit,add_lit,2021-11-30T10:16:58+01:00,"{""title"":""FPGA based emulation environment for neuromorphic architectures"",""eid"":""2-s2.0-85091587341"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091587341?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091587341\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091587341\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091587341""}}
"
1072,scopus,lit,add_lit,2021-11-30T10:16:58+01:00,"{""title"":""Accelerating towards larger deep learning models and datasets - A system platform view point"",""eid"":""2-s2.0-85091577659"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091577659?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091577659\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091577659\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091577659""}}
"
1073,scopus,lit,add_lit,2021-11-30T10:16:58+01:00,"{""title"":""Population count on Intel® CPU, GPU and FPGA"",""eid"":""2-s2.0-85091574754"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091574754?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091574754\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091574754\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091574754""}}
"
1074,scopus,lit,add_lit,2021-11-30T10:16:58+01:00,"{""title"":""A case study on the HACCmk Routine in SYCL on integrated graphics"",""eid"":""2-s2.0-85091566406"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091566406?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091566406\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091566406\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091566406""}}
"
1075,scopus,lit,add_lit,2021-11-30T10:16:58+01:00,"{""title"":""Fast monocular depth estimation on an FPGA"",""eid"":""2-s2.0-85091564248"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091564248?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091564248\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091564248\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091564248""}}
"
1076,scopus,lit,add_lit,2021-11-30T10:16:58+01:00,"{""title"":""Bonsai: High-Performance Adaptive Merge Tree Sorting"",""eid"":""2-s2.0-85091305856"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091305856?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091305856\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091305856\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091305856""}}
"
1077,scopus,lit,add_lit,2021-11-30T10:16:59+01:00,"{""title"":""A Fifo Based Accelerator for Convolutional Neural Networks"",""eid"":""2-s2.0-85089245364"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85089245364?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85089245364\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85089245364\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85089245364""}}
"
1078,scopus,lit,add_lit,2021-11-30T10:16:59+01:00,"{""title"":""Thermal Neutrons: A Possible Threat for Supercomputers and Safety Critical Applications"",""eid"":""2-s2.0-85089144600"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85089144600?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85089144600\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85089144600\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85089144600""}}
"
1079,scopus,lit,add_lit,2021-11-30T10:16:59+01:00,"{""title"":""CSR2: A New Format for SIMD-accelerated SpMV"",""eid"":""2-s2.0-85089103528"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85089103528?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85089103528\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85089103528\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85089103528""}}
"
1080,scopus,lit,add_lit,2021-11-30T10:16:59+01:00,"{""title"":""Spara: An Energy-Efficient ReRAM-Based Accelerator for Sparse Graph Analytics Applications"",""eid"":""2-s2.0-85088904069"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85088904069?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85088904069\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85088904069\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85088904069""}}
"
1081,scopus,lit,add_lit,2021-11-30T10:16:59+01:00,"{""title"":""A Heterogeneous PIM Hardware-Software Co-Design for Energy-Efficient Graph Processing"",""eid"":""2-s2.0-85088903446"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85088903446?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85088903446\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85088903446\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85088903446""}}
"
1082,scopus,lit,add_lit,2021-11-30T10:16:59+01:00,"{""title"":""Exploring the Binary Precision Capabilities of Tensor Cores for Epistasis Detection"",""eid"":""2-s2.0-85088888127"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85088888127?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85088888127\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85088888127\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85088888127""}}
"
1083,scopus,lit,add_lit,2021-11-30T10:16:59+01:00,"{""title"":""Predictable vision for autonomous systems"",""eid"":""2-s2.0-85088159176"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85088159176?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85088159176\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85088159176\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85088159176""}}
"
1084,scopus,lit,add_lit,2021-11-30T10:16:59+01:00,"{""title"":""Automated Offline Design-Space Exploration and Online Design Reconfiguration for CNNs"",""eid"":""2-s2.0-85088113573"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85088113573?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85088113573\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85088113573\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85088113573""}}
"
1085,scopus,lit,add_lit,2021-11-30T10:16:59+01:00,"{""title"":""Hyper-Ap: Enhancing Associative Processing through A Full-Stack Optimization"",""eid"":""2-s2.0-85088008948"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85088008948?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85088008948\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85088008948\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85088008948""}}
"
1086,scopus,lit,add_lit,2021-11-30T10:16:59+01:00,"{""title"":""Enabling Efficient and Flexible FPGA Virtualization for Deep Learning in the Cloud"",""eid"":""2-s2.0-85087340250"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85087340250?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85087340250\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85087340250\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85087340250""}}
"
1087,scopus,lit,add_lit,2021-11-30T10:16:59+01:00,"{""title"":""Accelerating Proximal Policy Optimization on CPU-FPGA Heterogeneous Platforms"",""eid"":""2-s2.0-85087338747"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85087338747?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85087338747\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85087338747\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85087338747""}}
"
1088,scopus,lit,add_lit,2021-11-30T10:16:59+01:00,"{""title"":""Accelerating Large Scale GCN Inference on FPGA"",""eid"":""2-s2.0-85087336217"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85087336217?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85087336217\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85087336217\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85087336217""}}
"
1089,scopus,lit,add_lit,2021-11-30T10:16:59+01:00,"{""title"":""Comparison of Arithmetic Number Formats for Inference in Sum-Product Networks on FPGAs"",""eid"":""2-s2.0-85087335418"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85087335418?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85087335418\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85087335418\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85087335418""}}
"
1090,scopus,lit,add_lit,2021-11-30T10:16:59+01:00,"{""title"":""High-Throughput Convolutional Neural Network on an FPGA by Customized JPEG Compression"",""eid"":""2-s2.0-85087333196"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85087333196?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85087333196\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85087333196\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85087333196""}}
"
1091,scopus,lit,add_lit,2021-11-30T10:16:59+01:00,"{""title"":""Algorithm-Hardware Co-design for BQSR Acceleration in Genome Analysis ToolKit"",""eid"":""2-s2.0-85087331482"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85087331482?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85087331482\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85087331482\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85087331482""}}
"
1092,scopus,lit,add_lit,2021-11-30T10:16:59+01:00,"{""title"":""Optimizing Reconfigurable Recurrent Neural Networks"",""eid"":""2-s2.0-85087329064"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85087329064?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85087329064\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85087329064\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85087329064""}}
"
1093,scopus,lit,add_lit,2021-11-30T10:16:59+01:00,"{""title"":""Safely Preventing Unbounded Delays during Bus Transactions in FPGA-based SoC"",""eid"":""2-s2.0-85087328347"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85087328347?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85087328347\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85087328347\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85087328347""}}
"
1094,scopus,lit,add_lit,2021-11-30T10:16:59+01:00,"{""title"":""Automatic Generation of FPGA Kernels from Open Format CNN Models"",""eid"":""2-s2.0-85087327142"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85087327142?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85087327142\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85087327142\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85087327142""}}
"
1095,scopus,lit,add_lit,2021-11-30T10:16:59+01:00,"{""title"":""Shuhai: Benchmarking High Bandwidth Memory on FPGAS"",""eid"":""2-s2.0-85087326922"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85087326922?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85087326922\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85087326922\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85087326922""}}
"
1096,scopus,lit,add_lit,2021-11-30T10:16:59+01:00,"{""title"":""FP-AMG: FPGA-Based Acceleration Framework for Algebraic Multigrid Solvers"",""eid"":""2-s2.0-85087326652"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85087326652?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85087326652\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85087326652\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85087326652""}}
"
1097,scopus,lit,add_lit,2021-11-30T10:16:59+01:00,"{""title"":""Ranking of supplier performance using machine learning algorithm of random forest"",""eid"":""2-s2.0-85086229513"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85086229513?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85086229513\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85086229513\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85086229513""}}
"
1098,scopus,lit,add_lit,2021-11-30T10:16:59+01:00,"{""title"":""Novel CNN-based AP2D-net accelerator: An area and power efficient solution for real-time applications on mobile FPGA"",""eid"":""2-s2.0-85085189865"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85085189865?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85085189865\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85085189865\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85085189865""}}
"
1099,scopus,lit,add_lit,2021-11-30T10:16:59+01:00,"{""title"":""Investigations of object detection in images/videos using various deep learning techniques and embedded platforms-A comprehensive review"",""eid"":""2-s2.0-85085064580"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85085064580?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85085064580\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85085064580\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85085064580""}}
"
1100,scopus,lit,add_lit,2021-11-30T10:16:59+01:00,"{""title"":""FPGA-based hardware acceleration for CNNs developed using high-Level synthesis"",""eid"":""2-s2.0-85084959905"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084959905?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084959905\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084959905\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084959905""}}
"
1101,scopus,lit,add_lit,2021-11-30T10:16:59+01:00,"{""title"":""A Highly Parallelized PIM-Based Accelerator for Transaction-Based Blockchain in IoT Environment"",""eid"":""2-s2.0-85084918598"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084918598?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084918598\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084918598\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084918598""}}
"
1102,scopus,lit,add_lit,2021-11-30T10:17:00+01:00,"{""title"":""A Survey of Recent Advances in Edge-Computing-Powered Artificial Intelligence of Things"",""eid"":""2-s2.0-85112178155"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85112178155?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85112178155\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85112178155\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85112178155""}}
"
1103,scopus,lit,add_lit,2021-11-30T10:17:00+01:00,"{""title"":""Optimizing Convolutional Neural Network Accelerator on Low-Cost FPGA"",""eid"":""2-s2.0-85101438020"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85101438020?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85101438020\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85101438020\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85101438020""}}
"
1104,scopus,lit,add_lit,2021-11-30T10:17:00+01:00,"{""title"":""Recovery of Parallel Dataflow Computing System from Faults and Failures"",""eid"":""2-s2.0-85118980615"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85118980615?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85118980615\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85118980615\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85118980615""}}
"
1105,scopus,lit,add_lit,2021-11-30T10:17:00+01:00,"{""title"":""Comparison of performance of optimized HSI CNN models on desktop and embedded platforms"",""eid"":""2-s2.0-85116465803"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85116465803?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85116465803\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85116465803\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85116465803""}}
"
1106,scopus,lit,add_lit,2021-11-30T10:17:00+01:00,"{""title"":""Intel OpenVINO Toolkit for Computer Vision: Object Detection and Semantic Segmentation"",""eid"":""2-s2.0-85116160541"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85116160541?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85116160541\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85116160541\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85116160541""}}
"
1107,scopus,lit,add_lit,2021-11-30T10:17:00+01:00,"{""title"":""GenExp: Multi-objective pruning for deep neural network based on genetic algorithm"",""eid"":""2-s2.0-85105519233"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85105519233?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S092523122100549X"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85105519233\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85105519233\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85105519233""}}
"
1108,scopus,lit,add_lit,2021-11-30T10:17:00+01:00,"{""title"":""Ifrad: A fast feature descriptor for remote sensing images"",""eid"":""2-s2.0-85115377648"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85115377648?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85115377648\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85115377648\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85115377648""}}
"
1109,scopus,lit,add_lit,2021-11-30T10:17:00+01:00,"{""title"":""A Case for Function-As-A-Service with Disaggregated FPGAs"",""eid"":""2-s2.0-85119362575"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85119362575?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85119362575\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85119362575\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85119362575""}}
"
1110,scopus,lit,add_lit,2021-11-30T10:17:00+01:00,"{""title"":""A review of FPGA-accelerated computing methods for semantic segmentation network"",""eid"":""2-s2.0-85118984307"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85118984307?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85118984307\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85118984307\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85118984307""}}
"
1111,scopus,lit,add_lit,2021-11-30T10:17:00+01:00,"{""title"":""Field programmable gate array implementation of a convolutional neural network based on a pipeline architecture"",""eid"":""2-s2.0-85117909279"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85117909279?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85117909279\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85117909279\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85117909279""}}
"
1112,scopus,lit,add_lit,2021-11-30T10:17:00+01:00,"{""title"":""Design and FPGA implementation of fast convolution algorithm based on 3D-Winograd"",""eid"":""2-s2.0-85116871101"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85116871101?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85116871101\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85116871101\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85116871101""}}
"
1113,scopus,lit,add_lit,2021-11-30T10:17:00+01:00,"{""title"":""Midesp: Mutual information-based detection of epistatic snp pairs for qualitative and quantitative phenotypes"",""eid"":""2-s2.0-85115274403"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85115274403?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85115274403\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85115274403\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85115274403""}}
"
1114,scopus,lit,add_lit,2021-11-30T10:17:00+01:00,"{""title"":""Editorial to special issue “remote sensing data compression”"",""eid"":""2-s2.0-85115186756"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85115186756?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85115186756\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85115186756\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85115186756""}}
"
1115,scopus,lit,add_lit,2021-11-30T10:17:00+01:00,"{""title"":""Idocchip: A configurable hardware accelerator for an end-to-end historical document image processing"",""eid"":""2-s2.0-85114615036"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85114615036?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85114615036\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85114615036\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85114615036""}}
"
1116,scopus,lit,add_lit,2021-11-30T10:17:00+01:00,"{""title"":""An Optimized FPGA-Based Real-Time NDT for 3D-LiDAR Localization in Smart Vehicles"",""eid"":""2-s2.0-85114612222"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85114612222?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85114612222\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85114612222\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85114612222""}}
"
1117,scopus,lit,add_lit,2021-11-30T10:17:00+01:00,"{""title"":""An FPGA-Based Energy-Efficient Reconfigurable Convolutional Neural Network Accelerator for Object Recognition Applications"",""eid"":""2-s2.0-85114611737"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85114611737?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85114611737\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85114611737\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85114611737""}}
"
1118,scopus,lit,add_lit,2021-11-30T10:17:00+01:00,"{""title"":""Hardware- And Memory-Efficient Architecture for Disparity Estimation of Large Label Counts"",""eid"":""2-s2.0-85114606776"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85114606776?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85114606776\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85114606776\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85114606776""}}
"
1119,scopus,lit,add_lit,2021-11-30T10:17:00+01:00,"{""title"":""A novel automate python edge-to-edge: From automated generation on cloud to user application deployment on edge of deep neural networks for low power iot systems FPGA-based acceleration"",""eid"":""2-s2.0-85114483971"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85114483971?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85114483971\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85114483971\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85114483971""}}
"
1120,scopus,lit,add_lit,2021-11-30T10:17:00+01:00,"{""title"":""Nice: Noise injection and clamping estimation for neural network quantization"",""eid"":""2-s2.0-85114454490"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85114454490?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85114454490\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85114454490\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85114454490""}}
"
1121,scopus,lit,add_lit,2021-11-30T10:17:00+01:00,"{""title"":""A lightweight pedestrian detection engine with two-stage low-complexity detection network and adaptive region focusing technique"",""eid"":""2-s2.0-85114437575"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85114437575?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85114437575\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85114437575\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85114437575""}}
"
1122,scopus,lit,add_lit,2021-11-30T10:17:00+01:00,"{""title"":""Opencnn: A winograd minimal filtering algorithm implementation in Cuda"",""eid"":""2-s2.0-85113855127"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85113855127?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85113855127\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85113855127\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85113855127""}}
"
1123,scopus,lit,add_lit,2021-11-30T10:17:00+01:00,"{""title"":""Low-power ultra-small edge ai accelerators for image recognition with convolution neural networks: Analysis and future directions"",""eid"":""2-s2.0-85113797750"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85113797750?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85113797750\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85113797750\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85113797750""}}
"
1124,scopus,lit,add_lit,2021-11-30T10:17:00+01:00,"{""title"":""A dynamic reconfigurable architecture for hybrid spiking and convolutional fpga-based neural network designs"",""eid"":""2-s2.0-85113605294"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85113605294?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85113605294\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85113605294\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85113605294""}}
"
1125,scopus,lit,add_lit,2021-11-30T10:17:00+01:00,"{""title"":""Design and exploration of neural network microsystem based on SiP"",""eid"":""2-s2.0-85113250538"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85113250538?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85113250538\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85113250538\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85113250538""}}
"
1126,scopus,lit,add_lit,2021-11-30T10:17:00+01:00,"{""title"":""LrGAN: A Compact and Energy Efficient PIM-Based Architecture for GAN Training"",""eid"":""2-s2.0-85112401610"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85112401610?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85112401610\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85112401610\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85112401610""}}
"
1127,scopus,lit,add_lit,2021-11-30T10:17:02+01:00,"{""title"":""NOP-DH – Evaluation Over Bitonic Sort Algorithm"",""eid"":""2-s2.0-85112382208"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85112382208?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0141933121004750"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85112382208\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85112382208\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85112382208""}}
"
1128,scopus,lit,add_lit,2021-11-30T10:17:02+01:00,"{""title"":""Single image haze removal for aqueous vapour regions based on optimal correction of dark channel"",""eid"":""2-s2.0-85111799278"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85111799278?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85111799278\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85111799278\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85111799278""}}
"
1129,scopus,lit,add_lit,2021-11-30T10:17:02+01:00,"{""title"":""A new productive framework for point-based matching of oblique aircraft and UAV-based images"",""eid"":""2-s2.0-85111135936"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85111135936?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85111135936\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85111135936\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85111135936""}}
"
1130,scopus,lit,add_lit,2021-11-30T10:17:02+01:00,"{""title"":""Elastic AI: system support for adaptive machine learning in pervasive computing systems"",""eid"":""2-s2.0-85110836704"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85110836704?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85110836704\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85110836704\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85110836704""}}
"
1131,scopus,lit,add_lit,2021-11-30T10:17:02+01:00,"{""title"":""On-board processing for autonomous drone racing: An overview"",""eid"":""2-s2.0-85110672476"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85110672476?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0167926021000559"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85110672476\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85110672476\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85110672476""}}
"
1132,scopus,lit,add_lit,2021-11-30T10:17:02+01:00,"{""title"":""Onboard target detection in hyperspectral image based on deep learning with FPGA implementation"",""eid"":""2-s2.0-85110526356"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85110526356?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0141933121004749"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85110526356\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85110526356\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85110526356""}}
"
1133,scopus,lit,add_lit,2021-11-30T10:17:02+01:00,"{""title"":""A survey of hardware architectures for generative adversarial networks"",""eid"":""2-s2.0-85109112697"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85109112697?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1383762121001582"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85109112697\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85109112697\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85109112697""}}
"
1134,scopus,lit,add_lit,2021-11-30T10:17:02+01:00,"{""title"":""Real-time foreground object segmentation networks using long and short skip connections"",""eid"":""2-s2.0-85108870491"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85108870491?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0020025521000827"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85108870491\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85108870491\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85108870491""}}
"
1135,scopus,lit,add_lit,2021-11-30T10:17:02+01:00,"{""title"":""Comparison of Pseudorandom Number Generators and Their Application for Uncertainty Estimation Using Monte Carlo Simulation"",""eid"":""2-s2.0-85107509812"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85107509812?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85107509812\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85107509812\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85107509812""}}
"
1136,scopus,lit,add_lit,2021-11-30T10:17:02+01:00,"{""title"":""GPU coprocessors as a service for deep learning inference in high energy physics"",""eid"":""2-s2.0-85105114719"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85105114719?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85105114719\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85105114719\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85105114719""}}
"
1137,scopus,lit,add_lit,2021-11-30T10:17:02+01:00,"{""title"":""A survey of system architectures and techniques for FPGA virtualization"",""eid"":""2-s2.0-85102262977"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102262977?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102262977\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102262977\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102262977""}}
"
1138,scopus,lit,add_lit,2021-11-30T10:17:02+01:00,"{""title"":""Enabling fast and energy-efficient FM-index exact matching using processing-near-memory"",""eid"":""2-s2.0-85102026791"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102026791?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102026791\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102026791\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102026791""}}
"
1139,scopus,lit,add_lit,2021-11-30T10:17:02+01:00,"{""title"":""Retargeting Tensor Accelerators for Epistasis Detection"",""eid"":""2-s2.0-85101771712"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85101771712?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85101771712\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85101771712\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85101771712""}}
"
1140,scopus,lit,add_lit,2021-11-30T10:17:02+01:00,"{""title"":""FPGA Realization of Stacked Auto-encoder with Three Fully Connected Layers"",""eid"":""2-s2.0-85119072660"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85119072660?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85119072660\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85119072660\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85119072660""}}
"
1141,scopus,lit,add_lit,2021-11-30T10:17:02+01:00,"{""title"":""Accelerating Deep Neural Networks Using FPGAs and ZYNQ"",""eid"":""2-s2.0-85117503621"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85117503621?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85117503621\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85117503621\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85117503621""}}
"
1142,scopus,lit,add_lit,2021-11-30T10:17:02+01:00,"{""title"":""Accelerating the Activation Function Selection for Hybrid Deep Neural Networks - FPGA Implementation"",""eid"":""2-s2.0-85117443146"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85117443146?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85117443146\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85117443146\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85117443146""}}
"
1143,scopus,lit,add_lit,2021-11-30T10:17:02+01:00,"{""title"":""Programmable data planes meets in-network computing: State of the art, challenges, and research directions"",""eid"":""2-s2.0-85114045746"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85114045746?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85114045746\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85114045746\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85114045746""}}
"
1144,scopus,lit,add_lit,2021-11-30T10:17:02+01:00,"{""title"":""Survey on near-data processing: Applications and architectures"",""eid"":""2-s2.0-85114021392"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85114021392?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85114021392\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85114021392\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85114021392""}}
"
1145,scopus,lit,add_lit,2021-11-30T10:17:02+01:00,"{""title"":""CAMES: Enabling centralized automotive embedded systems with time-sensitive network"",""eid"":""2-s2.0-85113812105"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85113812105?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85113812105\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85113812105\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85113812105""}}
"
1146,scopus,lit,add_lit,2021-11-30T10:17:02+01:00,"{""title"":""ENIAD: A reconfigurable near-data processing architecture for web-scale AI-enriched big data service"",""eid"":""2-s2.0-85118370682"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85118370682?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85118370682\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85118370682\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85118370682""}}
"
1147,scopus,lit,add_lit,2021-11-30T10:17:02+01:00,"{""title"":""A Design of Zynq-based Medical Image Edge Detection Accelerator"",""eid"":""2-s2.0-85119189066"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85119189066?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85119189066\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85119189066\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85119189066""}}
"
1148,scopus,lit,add_lit,2021-11-30T10:17:02+01:00,"{""title"":""Real-time detection of bursts in neuronal cultures using a neuromorphic auditory sensor and spiking neural networks"",""eid"":""2-s2.0-85104794271"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85104794271?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0925231221005014"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85104794271\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85104794271\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85104794271""}}
"
1149,scopus,lit,add_lit,2021-11-30T10:17:02+01:00,"{""title"":""Exploring Versatility of Primary Visual Cortex Inspired Feature Extraction Hardware Model through Various Network Architectures"",""eid"":""2-s2.0-85116074842"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85116074842?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85116074842\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85116074842\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85116074842""}}
"
1150,scopus,lit,add_lit,2021-11-30T10:17:02+01:00,"{""title"":""Real-time downhole geosteering data processing using deep neural networks on FPGA"",""eid"":""2-s2.0-85115877153"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85115877153?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85115877153\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85115877153\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85115877153""}}
"
1151,scopus,lit,add_lit,2021-11-30T10:17:02+01:00,"{""title"":""Meta-scalable discriminate analytics for Big hyperspectral data and applications"",""eid"":""2-s2.0-85103693815"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85103693815?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0957417421002189"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85103693815\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85103693815\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85103693815""}}
"
1152,scopus,lit,add_lit,2021-11-30T10:17:03+01:00,"{""title"":""FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters"",""eid"":""2-s2.0-85114921464"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85114921464?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85114921464\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85114921464\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85114921464""}}
"
1153,scopus,lit,add_lit,2021-11-30T10:17:03+01:00,"{""title"":""In-/Near-Memory Computing"",""eid"":""2-s2.0-85112763756"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85112763756?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85112763756\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85112763756\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85112763756""}}
"
1154,scopus,lit,add_lit,2021-11-30T10:17:03+01:00,"{""title"":""Joint Optimization of DNN Partition and Scheduling for Mobile Cloud Computing"",""eid"":""2-s2.0-85117210485"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85117210485?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85117210485\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85117210485\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85117210485""}}
"
1155,scopus,lit,add_lit,2021-11-30T10:17:03+01:00,"{""title"":""ComputeCOVID19+: Accelerating COVID-19 Diagnosis and Monitoring via High-Performance Deep Learning on CT Images"",""eid"":""2-s2.0-85117199157"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85117199157?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85117199157\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85117199157\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85117199157""}}
"
1156,scopus,lit,add_lit,2021-11-30T10:17:03+01:00,"{""title"":""An intelligent parallel distributed streaming framework for near real-time science sensors and high-resolution medical images"",""eid"":""2-s2.0-85115913934"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85115913934?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85115913934\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85115913934\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85115913934""}}
"
1157,scopus,lit,add_lit,2021-11-30T10:17:03+01:00,"{""title"":""SiP-ML: High-bandwidth optical network interconnects for machine learning training"",""eid"":""2-s2.0-85113263387"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85113263387?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85113263387\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85113263387\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85113263387""}}
"
1158,scopus,lit,add_lit,2021-11-30T10:17:03+01:00,"{""title"":""A Comprehensive Review on Deep Learning Algorithms and its Applications"",""eid"":""2-s2.0-85116614844"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85116614844?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85116614844\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85116614844\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85116614844""}}
"
1159,scopus,lit,add_lit,2021-11-30T10:17:03+01:00,"{""title"":""Best practices for the deployment of edge inference: the conclusions to start designing"",""eid"":""2-s2.0-85112599933"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85112599933?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85112599933\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85112599933\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85112599933""}}
"
1160,scopus,lit,add_lit,2021-11-30T10:17:03+01:00,"{""title"":""Taylor-series-based reconfigurability of gamma correction in hardware designs"",""eid"":""2-s2.0-85112441608"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85112441608?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85112441608\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85112441608\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85112441608""}}
"
1161,scopus,lit,add_lit,2021-11-30T10:17:03+01:00,"{""title"":""Study of the optimal waveforms for non-destructive spectral analysis of aqueous solutions by means of audible sound and optimization algorithms"",""eid"":""2-s2.0-85112375376"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85112375376?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85112375376\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85112375376\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85112375376""}}
"
1162,scopus,lit,add_lit,2021-11-30T10:17:03+01:00,"{""title"":""Recurrent neural network FPGA hardware accelerator for delay-tolerant indoor optical wireless communications"",""eid"":""2-s2.0-85111767709"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85111767709?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85111767709\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85111767709\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85111767709""}}
"
1163,scopus,lit,add_lit,2021-11-30T10:17:03+01:00,"{""title"":""Energy-Efficient Mapping for a Network of DNN Models at the Edge"",""eid"":""2-s2.0-85117589691"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85117589691?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85117589691\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85117589691\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85117589691""}}
"
1164,scopus,lit,add_lit,2021-11-30T10:17:03+01:00,"{""title"":""A Multi-Domain Software Architecture for Safe and Secure Autonomous Driving"",""eid"":""2-s2.0-85116628876"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85116628876?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85116628876\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85116628876\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85116628876""}}
"
1165,scopus,lit,add_lit,2021-11-30T10:17:03+01:00,"{""title"":""Task scheduling method for large-scale factory access in cloud and edge collaborative computing architecture"",""eid"":""2-s2.0-85114735566"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85114735566?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85114735566\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85114735566\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85114735566""}}
"
1166,scopus,lit,add_lit,2021-11-30T10:17:03+01:00,"{""title"":""A survey on belief propagation decoding of polar codes"",""eid"":""2-s2.0-85113939584"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85113939584?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85113939584\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85113939584\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85113939584""}}
"
1167,scopus,lit,add_lit,2021-11-30T10:17:03+01:00,"{""title"":""An approach of binary neural network energy-efficient implementation"",""eid"":""2-s2.0-85111426736"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85111426736?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85111426736\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85111426736\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85111426736""}}
"
1168,scopus,lit,add_lit,2021-11-30T10:17:03+01:00,"{""title"":""Diagnostic Data Integration Using Deep Neural Networks for Real-Time Plasma Analysis"",""eid"":""2-s2.0-85110914865"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85110914865?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85110914865\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85110914865\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85110914865""}}
"
1169,scopus,lit,add_lit,2021-11-30T10:17:03+01:00,"{""title"":""Lightweight network with one-shot aggregation for image super-resolution"",""eid"":""2-s2.0-85110819745"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85110819745?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85110819745\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85110819745\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85110819745""}}
"
1170,scopus,lit,add_lit,2021-11-30T10:17:03+01:00,"{""title"":""Recent Developments in Parallel and Distributed Computing for Remotely Sensed Big Data Processing"",""eid"":""2-s2.0-85110567758"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85110567758?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85110567758\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85110567758\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85110567758""}}
"
1171,scopus,lit,add_lit,2021-11-30T10:17:03+01:00,"{""title"":""E2BNet: MAC-free yet accurate 2-level binarized neural network accelerator for embedded systems"",""eid"":""2-s2.0-85110456265"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85110456265?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85110456265\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85110456265\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85110456265""}}
"
1172,scopus,lit,add_lit,2021-11-30T10:17:03+01:00,"{""title"":""Case study on integrated architecture for in-memory and in-storage computing"",""eid"":""2-s2.0-85110449033"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85110449033?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85110449033\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85110449033\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85110449033""}}
"
1173,scopus,lit,add_lit,2021-11-30T10:17:03+01:00,"{""title"":""Pseudorandom number generator based on a 5D hyperchaotic four-wing memristive system and its FPGA implementation: PRNG based on a 5D hyperchaotic four-wing memristive system and its FPGA implementation"",""eid"":""2-s2.0-85107596364"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85107596364?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85107596364\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85107596364\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85107596364""}}
"
1174,scopus,lit,add_lit,2021-11-30T10:17:03+01:00,"{""title"":""Parallel and Distributed Computing for Anomaly Detection from Hyperspectral Remote Sensing Imagery"",""eid"":""2-s2.0-85107177675"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85107177675?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85107177675\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85107177675\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85107177675""}}
"
1175,scopus,lit,add_lit,2021-11-30T10:17:03+01:00,"{""title"":""Light sensitive Belousov–Zhabotinsky medium accommodates multiple logic gates"",""eid"":""2-s2.0-85107072090"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85107072090?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0303264721001015"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85107072090\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85107072090\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85107072090""}}
"
1176,scopus,lit,add_lit,2021-11-30T10:17:03+01:00,"{""title"":""An efficient GPU-accelerated inference engine for binary neural network on mobile phones"",""eid"":""2-s2.0-85106212082"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85106212082?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1383762121001120"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85106212082\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85106212082\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85106212082""}}
"
1177,scopus,lit,add_lit,2021-11-30T10:17:04+01:00,"{""title"":""Machine Learning at the Network Edge: A Survey"",""eid"":""2-s2.0-85116606870"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85116606870?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85116606870\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85116606870\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85116606870""}}
"
1178,scopus,lit,add_lit,2021-11-30T10:17:04+01:00,"{""title"":""Cooperative Scheduling Schemes for Explainable DNN Acceleration in Satellite Image Analysis and Retraining"",""eid"":""2-s2.0-85118562497"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85118562497?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85118562497\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85118562497\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85118562497""}}
"
1179,scopus,lit,add_lit,2021-11-30T10:17:04+01:00,"{""title"":""A Low-Power Transprecision Floating-Point Cluster for Efficient Near-Sensor Data Analytics"",""eid"":""2-s2.0-85112591757"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85112591757?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85112591757\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85112591757\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85112591757""}}
"
1180,scopus,lit,add_lit,2021-11-30T10:17:04+01:00,"{""title"":""Reconfigurable content-addressable memory (CAM) on FPGAs: A tutorial and survey"",""eid"":""2-s2.0-85118874311"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85118874311?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0167739X21003836"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85118874311\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85118874311\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85118874311""}}
"
1181,scopus,lit,add_lit,2021-11-30T10:17:04+01:00,"{""title"":""A biological sub-sequences detection using integrated BA-PSO based on infection propagation mechanism: Case study COVID-19"",""eid"":""2-s2.0-85117937085"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85117937085?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0957417421014032"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85117937085\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85117937085\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85117937085""}}
"
1182,scopus,lit,add_lit,2021-11-30T10:17:04+01:00,"{""title"":""A 15-Gbps BiCMOS XNOR gate for fast recognition of COVID-19 in binarized neural networks"",""eid"":""2-s2.0-85118918771"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85118918771?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85118918771\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85118918771\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85118918771""}}
"
1183,scopus,lit,add_lit,2021-11-30T10:17:04+01:00,"{""title"":""Exploiting multi-level parallel metaheuristics and heterogeneous computing to boost phylogenetics"",""eid"":""2-s2.0-85115615740"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85115615740?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0167739X21003575"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85115615740\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85115615740\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85115615740""}}
"
1184,scopus,lit,add_lit,2021-11-30T10:17:04+01:00,"{""title"":""A near effective and efficient model in recognition"",""eid"":""2-s2.0-85113678538"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85113678538?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0031320321003605"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85113678538\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85113678538\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85113678538""}}
"
1185,scopus,lit,add_lit,2021-11-30T10:17:04+01:00,"{""title"":""Tensorox: Accelerating GPU Applications via Neural Approximation on Unused Tensor Cores"",""eid"":""2-s2.0-85111779226"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85111779226?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85111779226\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85111779226\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85111779226""}}
"
1186,scopus,lit,add_lit,2021-11-30T10:17:04+01:00,"{""title"":""Ultrahigh Throughput Protein–Ligand Docking with Deep Learning"",""eid"":""2-s2.0-85118783131"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85118783131?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85118783131\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85118783131\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85118783131""}}
"
1187,scopus,lit,add_lit,2021-11-30T10:17:04+01:00,"{""title"":""FPGA implementation of deep leaning model for video analytics"",""eid"":""2-s2.0-85118597298"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85118597298?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85118597298\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85118597298\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85118597298""}}
"
1188,scopus,lit,add_lit,2021-11-30T10:17:04+01:00,"{""title"":""Face detection algorithm based on improved TinyYOLOv3 and attention mechanism"",""eid"":""2-s2.0-85118578126"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85118578126?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0140366421004011"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85118578126\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85118578126\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85118578126""}}
"
1189,scopus,lit,add_lit,2021-11-30T10:17:04+01:00,"{""title"":""A high throughput hardware architecture for deblocking filter in HEVC"",""eid"":""2-s2.0-85116942871"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85116942871?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0923596521002526"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85116942871\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85116942871\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85116942871""}}
"
1190,scopus,lit,add_lit,2021-11-30T10:17:04+01:00,"{""title"":""Hw/Sw Co-Design technique for 2D fast fourier transform algorithm on Zynq SoC"",""eid"":""2-s2.0-85116347969"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85116347969?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0167926021001085"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85116347969\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85116347969\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85116347969""}}
"
1191,scopus,lit,add_lit,2021-11-30T10:17:04+01:00,"{""title"":""Computer Artificial Vision Image Processing System Based on FPGA"",""eid"":""2-s2.0-85116221107"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85116221107?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85116221107\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85116221107\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85116221107""}}
"
1192,scopus,lit,add_lit,2021-11-30T10:17:04+01:00,"{""title"":""An Anatomization of FPGA-Based Neural Networks"",""eid"":""2-s2.0-85115654253"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85115654253?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85115654253\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85115654253\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85115654253""}}
"
1193,scopus,lit,add_lit,2021-11-30T10:17:04+01:00,"{""title"":""A Memory-Efficient Adaptive Optimal Binary Search Tree Architecture for IPV6 Lookup Address"",""eid"":""2-s2.0-85111966111"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85111966111?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85111966111\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85111966111\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85111966111""}}
"
1194,scopus,lit,add_lit,2021-11-30T10:17:04+01:00,"{""title"":""Optimization of thermal modeling using machine learning techniques in fused deposition modeling 3-D printing"",""eid"":""2-s2.0-85110551157"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85110551157?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85110551157\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85110551157\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85110551157""}}
"
1195,scopus,lit,add_lit,2021-11-30T10:17:04+01:00,"{""title"":""A compact compound sinusoidal differential evolution algorithm for solving optimisation problems in memory-constrained environments"",""eid"":""2-s2.0-85114790312"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85114790312?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0957417421010873"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85114790312\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85114790312\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85114790312""}}
"
1196,scopus,lit,add_lit,2021-11-30T10:17:04+01:00,"{""title"":""Secure IoT edge: Threat situation awareness based on network traffic"",""eid"":""2-s2.0-85118845230"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85118845230?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1389128621004540"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85118845230\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85118845230\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85118845230""}}
"
1197,scopus,lit,add_lit,2021-11-30T10:17:04+01:00,"{""title"":""Design and analysis of efficient neural intrusion detection for wireless sensor networks"",""eid"":""2-s2.0-85097592354"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85097592354?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85097592354\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85097592354\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85097592354""}}
"
1198,scopus,lit,add_lit,2021-11-30T10:17:04+01:00,"{""title"":""F-CAD: A Framework to Explore Hardware Accelerators for Codec Avatar Decoding"",""eid"":""2-s2.0-85119456018"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85119456018?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85119456018\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85119456018\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85119456018""}}
"
1199,scopus,lit,add_lit,2021-11-30T10:17:04+01:00,"{""title"":""NAAS: Neural Accelerator Architecture Search"",""eid"":""2-s2.0-85119451684"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85119451684?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85119451684\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85119451684\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85119451684""}}
"
1200,scopus,lit,add_lit,2021-11-30T10:17:04+01:00,"{""title"":""VLSI Structure-aware Placement for Convolutional Neural Network Accelerator Units"",""eid"":""2-s2.0-85119423062"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85119423062?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85119423062\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85119423062\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85119423062""}}
"
1201,scopus,lit,add_lit,2021-11-30T10:17:04+01:00,"{""title"":""Cognitive Correlative Encoding for Genome Sequence Matching in Hyperdimensional System"",""eid"":""2-s2.0-85119414930"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85119414930?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85119414930\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85119414930\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85119414930""}}
"
1202,scopus,lit,add_lit,2021-11-30T10:17:05+01:00,"{""title"":""ASBP: Automatic Structured Bit-Pruning for RRAM-based NN Accelerator"",""eid"":""2-s2.0-85119413137"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85119413137?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85119413137\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85119413137\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85119413137""}}
"
1203,scopus,lit,add_lit,2021-11-30T10:17:05+01:00,"{""title"":""DANCE: Differentiable Accelerator/Network Co-Exploration"",""eid"":""2-s2.0-85119401786"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85119401786?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85119401786\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85119401786\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85119401786""}}
"
1204,scopus,lit,add_lit,2021-11-30T10:17:05+01:00,"{""title"":""FIXAR: A Fixed-Point Deep Reinforcement Learning Platform with Quantization-Aware Training and Adaptive Parallelism"",""eid"":""2-s2.0-85119401593"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85119401593?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85119401593\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85119401593\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85119401593""}}
"
1205,scopus,lit,add_lit,2021-11-30T10:17:05+01:00,"{""title"":""StocHD: Stochastic Hyperdimensional System for Efficient and Robust Learning from Raw Data"",""eid"":""2-s2.0-85109211235"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85109211235?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85109211235\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85109211235\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85109211235""}}
"
1206,scopus,lit,add_lit,2021-11-30T10:17:05+01:00,"{""title"":""PRID: Model Inversion Privacy Attacks in Hyperdimensional Learning Systems"",""eid"":""2-s2.0-85109208279"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85109208279?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85109208279\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85109208279\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85109208279""}}
"
1207,scopus,lit,add_lit,2021-11-30T10:17:05+01:00,"{""title"":""A real-time fpga accelerator based on winograd algorithm for underwater object detection"",""eid"":""2-s2.0-85119599689"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85119599689?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85119599689\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85119599689\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85119599689""}}
"
1208,scopus,lit,add_lit,2021-11-30T10:17:05+01:00,"{""title"":""Deploying and scaling distributed parallel deep neural networks on the Tianhe-3 prototype system"",""eid"":""2-s2.0-85117417110"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85117417110?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85117417110\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85117417110\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85117417110""}}
"
1209,scopus,lit,add_lit,2021-11-30T10:17:05+01:00,"{""title"":""Low-power fpga architecture based monitoring applications in precision agriculture"",""eid"":""2-s2.0-85116621143"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85116621143?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85116621143\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85116621143\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85116621143""}}
"
1210,scopus,lit,add_lit,2021-11-30T10:17:05+01:00,"{""title"":""GraphAttack: Optimizing Data Supply for Graph Applications on In-Order Multicore Architectures"",""eid"":""2-s2.0-85116436874"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85116436874?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85116436874\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85116436874\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85116436874""}}
"
1211,scopus,lit,add_lit,2021-11-30T10:17:05+01:00,"{""title"":""Tree-based machine learning performed in-memory with memristive analog CAM"",""eid"":""2-s2.0-85116353650"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85116353650?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85116353650\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85116353650\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85116353650""}}
"
1212,scopus,lit,add_lit,2021-11-30T10:17:05+01:00,"{""title"":""Analytical Model for Memory-Centric High Level Synthesis-Generated Applications"",""eid"":""2-s2.0-85115706729"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85115706729?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85115706729\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85115706729\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85115706729""}}
"
1213,scopus,lit,add_lit,2021-11-30T10:17:05+01:00,"{""title"":""MRI-based brain tumor segmentation using FPGA-accelerated neural network"",""eid"":""2-s2.0-85114441598"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85114441598?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85114441598\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85114441598\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85114441598""}}
"
1214,scopus,lit,add_lit,2021-11-30T10:17:05+01:00,"{""title"":""Deep learning with accelerated execution: toward a real-time video analysis system"",""eid"":""2-s2.0-85111919102"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85111919102?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85111919102\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85111919102\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85111919102""}}
"
1215,scopus,lit,add_lit,2021-11-30T10:17:05+01:00,"{""title"":""Automated CNN back-propagation pipeline generation for FPGA online training"",""eid"":""2-s2.0-85111161007"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85111161007?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85111161007\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85111161007\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85111161007""}}
"
1216,scopus,lit,add_lit,2021-11-30T10:17:05+01:00,"{""title"":""Performance vs. hardware requirements in state-of-the-art automatic speech recognition"",""eid"":""2-s2.0-85111013379"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85111013379?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85111013379\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85111013379\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85111013379""}}
"
1217,scopus,lit,add_lit,2021-11-30T10:17:05+01:00,"{""title"":""A simple and efficient storage format for SIMD-accelerated SpMV"",""eid"":""2-s2.0-85108343955"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85108343955?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85108343955\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85108343955\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85108343955""}}
"
1218,scopus,lit,add_lit,2021-11-30T10:17:05+01:00,"{""title"":""ARENA: Asynchronous Reconfigurable Accelerator Ring to Enable Data-Centric Parallel Computing"",""eid"":""2-s2.0-85107194233"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85107194233?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85107194233\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85107194233\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85107194233""}}
"
1219,scopus,lit,add_lit,2021-11-30T10:17:05+01:00,"{""title"":""An Elastic Task Scheduling Scheme on Coarse-Grained Reconfigurable Architectures"",""eid"":""2-s2.0-85107193094"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85107193094?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85107193094\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85107193094\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85107193094""}}
"
1220,scopus,lit,add_lit,2021-11-30T10:17:05+01:00,"{""title"":""Embedded real-time infrared and visible image fusion for UAV surveillance"",""eid"":""2-s2.0-85106292572"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85106292572?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85106292572\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85106292572\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85106292572""}}
"
1221,scopus,lit,add_lit,2021-11-30T10:17:05+01:00,"{""title"":""Real-time automotive night-vision system for drivers to inhibit headlight glare of the oncoming vehicles and enhance road visibility"",""eid"":""2-s2.0-85104943194"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85104943194?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85104943194\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85104943194\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85104943194""}}
"
1222,scopus,lit,add_lit,2021-11-30T10:17:05+01:00,"{""title"":""Review of deep learning: concepts, CNN architectures, challenges, applications, future directions"",""eid"":""2-s2.0-85103843272"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85103843272?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85103843272\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85103843272\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85103843272""}}
"
1223,scopus,lit,add_lit,2021-11-30T10:17:05+01:00,"{""title"":""Studying the Potential of Graphcore\u003csup\u003e®\u003c/sup\u003e IPUs for Applications in Particle Physics"",""eid"":""2-s2.0-85103567299"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85103567299?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85103567299\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85103567299\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85103567299""}}
"
1224,scopus,lit,add_lit,2021-11-30T10:17:05+01:00,"{""title"":""Zebrafish tracking using YOLOv2 and Kalman filter"",""eid"":""2-s2.0-85100570397"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85100570397?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85100570397\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85100570397\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85100570397""}}
"
1225,scopus,lit,add_lit,2021-11-30T10:17:05+01:00,"{""title"":""Optimizing Neural Networks for Efficient FPGA Implementation: A Survey"",""eid"":""2-s2.0-85099291409"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85099291409?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85099291409\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85099291409\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85099291409""}}
"
1226,scopus,lit,add_lit,2021-11-30T10:17:05+01:00,"{""title"":""Spontaneous sparse learning for PCM-based memristor neural networks"",""eid"":""2-s2.0-85099222360"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85099222360?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85099222360\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85099222360\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85099222360""}}
"
1227,scopus,lit,add_lit,2021-11-30T10:17:06+01:00,"{""title"":""Sparse learning of band power features with genetic channel selection for effective classification of EEG signals"",""eid"":""2-s2.0-85114050711"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85114050711?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0925231221012571"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85114050711\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85114050711\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85114050711""}}
"
1228,scopus,lit,add_lit,2021-11-30T10:17:06+01:00,"{""title"":""Integer-only cnns with 4 bit weights and bit-shift quantization scales at full-precision accuracy"",""eid"":""2-s2.0-85119064919"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85119064919?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85119064919\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85119064919\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85119064919""}}
"
1229,scopus,lit,add_lit,2021-11-30T10:17:06+01:00,"{""title"":""Design and management of image processing pipelines within CPS: Acquired experience towards the end of the FitOptiVis ECSEL Project"",""eid"":""2-s2.0-85119051221"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85119051221?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S014193312100507X"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85119051221\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85119051221\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85119051221""}}
"
1230,scopus,lit,add_lit,2021-11-30T10:17:06+01:00,"{""title"":""Algorithmic structures for realizing short-length circular convolutions with reduced complexity"",""eid"":""2-s2.0-85118923506"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85118923506?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85118923506\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85118923506\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85118923506""}}
"
1231,scopus,lit,add_lit,2021-11-30T10:17:06+01:00,"{""title"":""Single-pixel imaging: An overview of different methods to be used for 3D space reconstruction in harsh environments"",""eid"":""2-s2.0-85118899055"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85118899055?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85118899055\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85118899055\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85118899055""}}
"
1232,scopus,lit,add_lit,2021-11-30T10:17:06+01:00,"{""title"":""Edge Intelligence: Empowering Intelligence to the Edge of Network"",""eid"":""2-s2.0-85118861565"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85118861565?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85118861565\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85118861565\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85118861565""}}
"
1233,scopus,lit,add_lit,2021-11-30T10:17:06+01:00,"{""title"":""Design and development of microarchitecture for dynamic IoT communication"",""eid"":""2-s2.0-85118636715"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85118636715?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85118636715\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85118636715\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85118636715""}}
"
1234,scopus,lit,add_lit,2021-11-30T10:17:06+01:00,"{""title"":""A scalable and efficient convolutional neural network accelerator using HLS for a system-on-chip design"",""eid"":""2-s2.0-85118506240"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85118506240?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0141933121005160"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85118506240\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85118506240\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85118506240""}}
"
1235,scopus,lit,add_lit,2021-11-30T10:17:06+01:00,"{""title"":""Membox: Shared memory device for memory-centric computing applicable to deep learning problems"",""eid"":""2-s2.0-85118477062"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85118477062?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85118477062\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85118477062\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85118477062""}}
"
1236,scopus,lit,add_lit,2021-11-30T10:17:06+01:00,"{""title"":""Collaborative semi-global stereo matching"",""eid"":""2-s2.0-85117942391"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85117942391?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85117942391\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85117942391\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85117942391""}}
"
1237,scopus,lit,add_lit,2021-11-30T10:17:06+01:00,"{""title"":""Spatio-Temporal Optimization of Deep Neural Networks for Reconfigurable FPGA SoCs"",""eid"":""2-s2.0-85116989907"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85116989907?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85116989907\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85116989907\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85116989907""}}
"
1238,scopus,lit,add_lit,2021-11-30T10:17:06+01:00,"{""title"":""FPGA-based implementation of classification techniques: A survey"",""eid"":""2-s2.0-85114277291"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85114277291?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0167926021000894"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85114277291\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85114277291\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85114277291""}}
"
1239,scopus,lit,add_lit,2021-11-30T10:17:06+01:00,"{""title"":""Improving the performance of bagging ensembles for data streams through mini-batching"",""eid"":""2-s2.0-85114121788"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85114121788?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0020025521008938"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85114121788\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85114121788\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85114121788""}}
"
1240,scopus,lit,add_lit,2021-11-30T10:17:06+01:00,"{""title"":""A High-Level Modeling Framework for Estimating Hardware Metrics of CNN Accelerators"",""eid"":""2-s2.0-85113330018"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85113330018?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85113330018\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85113330018\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85113330018""}}
"
1241,scopus,lit,add_lit,2021-11-30T10:17:06+01:00,"{""title"":""The AI Methods, Capabilities and Criticality Grid: A Three-Dimensional Classification Scheme for Artificial Intelligence Applications"",""eid"":""2-s2.0-85111664612"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85111664612?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85111664612\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85111664612\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85111664612""}}
"
1242,scopus,lit,add_lit,2021-11-30T10:17:06+01:00,"{""title"":""Automated Design Space Exploration for Optimized Deployment of DNN on Arm Cortex-A CPUs"",""eid"":""2-s2.0-85098800938"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85098800938?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85098800938\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85098800938\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85098800938""}}
"
1243,scopus,lit,add_lit,2021-11-30T10:17:06+01:00,"{""title"":""The Nebula Benchmark Suite: Implications of Lightweight Neural Networks"",""eid"":""2-s2.0-85097730856"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85097730856?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85097730856\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85097730856\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85097730856""}}
"
1244,scopus,lit,add_lit,2021-11-30T10:17:06+01:00,"{""title"":""Novel Analog Implementation of a Hyperbolic Tangent Neuron in Artificial Neural Networks"",""eid"":""2-s2.0-85096824253"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85096824253?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85096824253\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85096824253\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85096824253""}}
"
1245,scopus,lit,add_lit,2021-11-30T10:17:06+01:00,"{""title"":""A convolutional neural network accelerator for real-time underwater image recognition of autonomous underwater vehicle"",""eid"":""2-s2.0-85091306020"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091306020?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091306020\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091306020\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091306020""}}
"
1246,scopus,lit,add_lit,2021-11-30T10:17:06+01:00,"{""title"":""Accelerating multi-emitter localization in super-resolution localization microscopy with FPGA-GPU cooperative computation"",""eid"":""2-s2.0-85117291852"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85117291852?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85117291852\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85117291852\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85117291852""}}
"
1247,scopus,lit,add_lit,2021-11-30T10:17:06+01:00,"{""title"":""Mutual Information-Based Non-Local Total Variation Denoiser for Low-Dose Cone-Beam Computed Tomography"",""eid"":""2-s2.0-85118632553"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85118632553?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85118632553\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85118632553\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85118632553""}}
"
1248,scopus,lit,add_lit,2021-11-30T10:17:06+01:00,"{""title"":""Pruning and quantization for deep neural network acceleration: A survey"",""eid"":""2-s2.0-85112651139"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85112651139?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0925231221010894"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85112651139\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85112651139\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85112651139""}}
"
1249,scopus,lit,add_lit,2021-11-30T10:17:06+01:00,"{""title"":""HoloAR: On-the-fly optimization of 3D holographic processing for augmented reality"",""eid"":""2-s2.0-85118900698"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85118900698?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85118900698\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85118900698\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85118900698""}}
"
1250,scopus,lit,add_lit,2021-11-30T10:17:06+01:00,"{""title"":""SquiggleFilter: An accelerator for portable virus detection"",""eid"":""2-s2.0-85118898571"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85118898571?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85118898571\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85118898571\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85118898571""}}
"
1251,scopus,lit,add_lit,2021-11-30T10:17:06+01:00,"{""title"":""Noema: Hardware-efficient template matching for neural population pattern detection"",""eid"":""2-s2.0-85118895906"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85118895906?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85118895906\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85118895906\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85118895906""}}
"
1252,scopus,lit,add_lit,2021-11-30T10:17:07+01:00,"{""title"":""A survey on hardware security of DNN models and accelerators"",""eid"":""2-s2.0-85105876556"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85105876556?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1383762121001168"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85105876556\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85105876556\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85105876556""}}
"
1253,scopus,lit,add_lit,2021-11-30T10:17:07+01:00,"{""title"":""An efficient highly parallelized ReRAM-based architecture for motion estimation of HEVC"",""eid"":""2-s2.0-85104055853"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85104055853?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1383762121000928"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85104055853\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85104055853\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85104055853""}}
"
1254,scopus,lit,add_lit,2021-11-30T10:17:07+01:00,"{""title"":""Enabling Design Methodologies and Future Trends for Edge AI: Specialization and Codesign"",""eid"":""2-s2.0-85103758914"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85103758914?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85103758914\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85103758914\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85103758914""}}
"
1255,scopus,lit,add_lit,2021-11-30T10:17:07+01:00,"{""title"":""Hardware accelerator for an accurate local stereo matching algorithm using binary neural network"",""eid"":""2-s2.0-85103694393"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85103694393?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1383762121000850"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85103694393\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85103694393\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85103694393""}}
"
1256,scopus,lit,add_lit,2021-11-30T10:17:07+01:00,"{""title"":""Niobium Neuron: RSFQ Based Bio-Inspired Circuit"",""eid"":""2-s2.0-85102310138"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102310138?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102310138\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102310138\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102310138""}}
"
1257,scopus,lit,add_lit,2021-11-30T10:17:07+01:00,"{""title"":""On-Device Learning Systems for Edge Intelligence: A Software and Hardware Synergy Perspective"",""eid"":""2-s2.0-85102295534"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102295534?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102295534\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102295534\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102295534""}}
"
1258,scopus,lit,add_lit,2021-11-30T10:17:07+01:00,"{""title"":""Compacting Deep Neural Networks for Internet of Things: Methods and Applications"",""eid"":""2-s2.0-85102285303"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102285303?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102285303\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102285303\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102285303""}}
"
1259,scopus,lit,add_lit,2021-11-30T10:17:07+01:00,"{""title"":""Distributed Deep Convolutional Neural Networks for the Internet-of-Things"",""eid"":""2-s2.0-85101852983"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85101852983?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85101852983\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85101852983\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85101852983""}}
"
1260,scopus,lit,add_lit,2021-11-30T10:17:07+01:00,"{""title"":""Leaky Nets: Recovering Embedded Neural Network Models and Inputs through Simple Power and Timing Side-Channels - Attacks and Defenses"",""eid"":""2-s2.0-85101760884"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85101760884?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85101760884\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85101760884\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85101760884""}}
"
1261,scopus,lit,add_lit,2021-11-30T10:17:07+01:00,"{""title"":""Hardware accelerator integration tradeoffs for high-performance computing: A case study of GEMM acceleration in N-body methods"",""eid"":""2-s2.0-85100709703"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85100709703?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85100709703\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85100709703\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85100709703""}}
"
1262,scopus,lit,add_lit,2021-11-30T10:17:07+01:00,"{""title"":""OMNI: A Framework for Integrating Hardware and Software Optimizations for Sparse CNNs"",""eid"":""2-s2.0-85097954847"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85097954847?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85097954847\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85097954847\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85097954847""}}
"
1263,scopus,lit,add_lit,2021-11-30T10:17:07+01:00,"{""title"":""Cpp-Taskflow: A General-Purpose Parallel Task Programming System at Scale"",""eid"":""2-s2.0-85091691543"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091691543?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091691543\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091691543\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091691543""}}
"
1264,scopus,lit,add_lit,2021-11-30T10:17:07+01:00,"{""title"":""TRAVERSAL: A Fast and Adaptive Graph-Based Placement and Routing for CGRAs"",""eid"":""2-s2.0-85091685345"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091685345?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091685345\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091685345\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091685345""}}
"
1265,scopus,lit,add_lit,2021-11-30T10:17:07+01:00,"{""title"":""Toward Energy-Quality Scaling in Deep Neural Networks"",""eid"":""2-s2.0-85075512696"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85075512696?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85075512696\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85075512696\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85075512696""}}
"
1266,scopus,lit,add_lit,2021-11-30T10:17:07+01:00,"{""title"":""Dynamic Vision Sensor integration on FPGA-based CNN accelerators for high-speed visual classification"",""eid"":""2-s2.0-85117937152"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85117937152?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85117937152\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85117937152\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85117937152""}}
"
1267,scopus,lit,add_lit,2021-11-30T10:17:07+01:00,"{""title"":""A New Compression Method for Deep Neural Networks with Accuracy Improvement"",""eid"":""2-s2.0-85117329199"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85117329199?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85117329199\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85117329199\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85117329199""}}
"
1268,scopus,lit,add_lit,2021-11-30T10:17:07+01:00,"{""title"":""DOSAGE: Generating Domain-Specific Accelerators for Resource-Constrained Computing"",""eid"":""2-s2.0-85114302732"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85114302732?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85114302732\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85114302732\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85114302732""}}
"
1269,scopus,lit,add_lit,2021-11-30T10:17:07+01:00,"{""title"":""MIMHD: Accurate and Efficient Hyperdimensional Inference Using Multi-Bit In-Memory Computing"",""eid"":""2-s2.0-85114291510"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85114291510?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85114291510\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85114291510\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85114291510""}}
"
1270,scopus,lit,add_lit,2021-11-30T10:17:07+01:00,"{""title"":""Contextual information based network with high-frequency feature fusion for high frame rate and ultra-low delay small-scale object detection"",""eid"":""2-s2.0-85113997027"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85113997027?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85113997027\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85113997027\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85113997027""}}
"
1271,scopus,lit,add_lit,2021-11-30T10:17:07+01:00,"{""title"":""Redesigning the rCUDA communication layer for a better adaptation to the underlying hardware"",""eid"":""2-s2.0-85070828285"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85070828285?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85070828285\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85070828285\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85070828285""}}
"
1272,scopus,lit,add_lit,2021-11-30T10:17:07+01:00,"{""title"":""Chip Design of Convolution Computation for AI Network"",""eid"":""2-s2.0-85119001096"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85119001096?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85119001096\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85119001096\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85119001096""}}
"
1273,scopus,lit,add_lit,2021-11-30T10:17:07+01:00,"{""title"":""Design and Implementation of a Deep Convolutional Neural Networks Hardware Accelerator"",""eid"":""2-s2.0-85112626576"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85112626576?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85112626576\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85112626576\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85112626576""}}
"
1274,scopus,lit,add_lit,2021-11-30T10:17:07+01:00,"{""title"":""A Design Space Exploration of VLSI Extreme Machine Learning"",""eid"":""2-s2.0-85111935398"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85111935398?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85111935398\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85111935398\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85111935398""}}
"
1275,scopus,lit,add_lit,2021-11-30T10:17:07+01:00,"{""title"":""An Efficient and Low-Cost FPGAs-Accelerated CNN-Based Edge Intelligent Garbage Classification System on ZYNQ"",""eid"":""2-s2.0-85116500946"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85116500946?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85116500946\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85116500946\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85116500946""}}
"
1276,scopus,lit,add_lit,2021-11-30T10:17:07+01:00,"{""title"":""Intragroup sparsity for efficient inference"",""eid"":""2-s2.0-85116492033"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85116492033?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85116492033\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85116492033\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85116492033""}}
"
1277,scopus,lit,add_lit,2021-11-30T10:17:07+01:00,"{""title"":""An efficient image to column algorithm for convolutional neural networks*"",""eid"":""2-s2.0-85116444561"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85116444561?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85116444561\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85116444561\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85116444561""}}
"
1278,scopus,lit,add_lit,2021-11-30T10:17:07+01:00,"{""title"":""Multi-GPU SNN Simulation with Static Load Balancing"",""eid"":""2-s2.0-85116416526"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85116416526?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85116416526\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85116416526\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85116416526""}}
"
1279,scopus,lit,add_lit,2021-11-30T10:17:07+01:00,"{""title"":""DCT-based Fast Spectral Convolution for Deep Convolutional Neural Networks"",""eid"":""2-s2.0-85116404647"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85116404647?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85116404647\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85116404647\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85116404647""}}
"
1280,scopus,lit,add_lit,2021-11-30T10:17:07+01:00,"{""title"":""FPGA-based deep learning acceleration for visual grasping control of manipulator"",""eid"":""2-s2.0-85115357772"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85115357772?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85115357772\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85115357772\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85115357772""}}
"
1281,scopus,lit,add_lit,2021-11-30T10:17:07+01:00,"{""title"":""Enhancing random forest classification with NLP in DAMEH: A system for DAta Management in eHealth Domain"",""eid"":""2-s2.0-85101877123"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85101877123?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0925231221001302"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85101877123\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85101877123\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85101877123""}}
"
1282,scopus,lit,add_lit,2021-11-30T10:17:07+01:00,"{""title"":""Compressing CNNs Using Multilevel Filter Pruning for the Edge Nodes of Multimedia Internet of Things"",""eid"":""2-s2.0-85099732725"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85099732725?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85099732725\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85099732725\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85099732725""}}
"
1283,scopus,lit,add_lit,2021-11-30T10:17:07+01:00,"{""title"":""Design and Implementation of Deep Learning Core for FPGA Platform"",""eid"":""2-s2.0-85112436868"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85112436868?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85112436868\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85112436868\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85112436868""}}
"
1284,scopus,lit,add_lit,2021-11-30T10:17:07+01:00,"{""title"":""Human awareness versus autonomous vehicles view: Comparison of reaction times during emergencies"",""eid"":""2-s2.0-85118900558"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85118900558?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85118900558\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85118900558\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85118900558""}}
"
1285,scopus,lit,add_lit,2021-11-30T10:17:07+01:00,"{""title"":""FPGA Acceleration of Generative Adversarial Networks for Image Reconstruction"",""eid"":""2-s2.0-85112182586"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85112182586?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85112182586\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85112182586\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85112182586""}}
"
1286,scopus,lit,add_lit,2021-11-30T10:17:07+01:00,"{""title"":""Effect Analysis of Low-Level Hardware Faults on Neural Networks using Emulated Inference"",""eid"":""2-s2.0-85112151410"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85112151410?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85112151410\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85112151410\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85112151410""}}
"
1287,scopus,lit,add_lit,2021-11-30T10:17:07+01:00,"{""title"":""Photonic computing to accelerate data processing in wireless communications"",""eid"":""2-s2.0-85109185471"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85109185471?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85109185471\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85109185471\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85109185471""}}
"
1288,scopus,lit,add_lit,2021-11-30T10:17:07+01:00,"{""title"":""A Comprehensive Review of Machine Learning in Multi-objective Optimization"",""eid"":""2-s2.0-85114517934"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85114517934?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85114517934\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85114517934\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85114517934""}}
"
1289,scopus,lit,add_lit,2021-11-30T10:17:07+01:00,"{""title"":""Towards quantum 3d imaging devices"",""eid"":""2-s2.0-85110803590"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85110803590?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85110803590\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85110803590\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85110803590""}}
"
1290,scopus,lit,add_lit,2021-11-30T10:17:07+01:00,"{""title"":""Development of air conditioner robot prototype that follows humans in outdoor applications"",""eid"":""2-s2.0-85109961708"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85109961708?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85109961708\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85109961708\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85109961708""}}
"
1291,scopus,lit,add_lit,2021-11-30T10:17:07+01:00,"{""title"":""Vicuna: A timing-predictable RISC-V vector coprocessor for scalable parallel computation"",""eid"":""2-s2.0-85114964633"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85114964633?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85114964633\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85114964633\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85114964633""}}
"
1292,scopus,lit,add_lit,2021-11-30T10:17:07+01:00,"{""title"":""Leveraging hardware QoS to control contention in the Xilinx Zynq UltraScale+ MPSoC"",""eid"":""2-s2.0-85114962106"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85114962106?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85114962106\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85114962106\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85114962106""}}
"
1293,scopus,lit,add_lit,2021-11-30T10:17:07+01:00,"{""title"":""An efficient real-time object detection framework on resource-constricted hardware devices via software and hardware Co-design"",""eid"":""2-s2.0-85114953263"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85114953263?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85114953263\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85114953263\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85114953263""}}
"
1294,scopus,lit,add_lit,2021-11-30T10:17:07+01:00,"{""title"":""Accelerating recurrent neural networks for gravitational wave experiments"",""eid"":""2-s2.0-85114953100"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85114953100?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85114953100\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85114953100\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85114953100""}}
"
1295,scopus,lit,add_lit,2021-11-30T10:17:07+01:00,"{""title"":""RFC-HyPGCN: A runtime sparse feature compress accelerator for skeleton-based GCNs action recognition model with hybrid pruning"",""eid"":""2-s2.0-85114951351"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85114951351?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85114951351\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85114951351\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85114951351""}}
"
1296,scopus,lit,add_lit,2021-11-30T10:17:07+01:00,"{""title"":""Towards automatic and agile AI/ML accelerator design with end-to-end synthesis"",""eid"":""2-s2.0-85114945149"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85114945149?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85114945149\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85114945149\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85114945149""}}
"
1297,scopus,lit,add_lit,2021-11-30T10:17:07+01:00,"{""title"":""Virtual circuit-switching network with flexible topology for high-performance FPGA cluster"",""eid"":""2-s2.0-85114936055"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85114936055?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85114936055\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85114936055\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85114936055""}}
"
1298,scopus,lit,add_lit,2021-11-30T10:17:07+01:00,"{""title"":""FlexACC: A programmable accelerator with application-specific ISA for flexible deep neural network inference"",""eid"":""2-s2.0-85114935380"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85114935380?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85114935380\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85114935380\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85114935380""}}
"
1299,scopus,lit,add_lit,2021-11-30T10:17:07+01:00,"{""title"":""An efficient hardware architecture for sparse convolution using linear feedback shift registers"",""eid"":""2-s2.0-85114933777"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85114933777?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85114933777\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85114933777\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85114933777""}}
"
1300,scopus,lit,add_lit,2021-11-30T10:17:07+01:00,"{""title"":""SPNC: Accelerating sum-product network inference on CPUs and GPUs"",""eid"":""2-s2.0-85114933709"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85114933709?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85114933709\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85114933709\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85114933709""}}
"
1301,scopus,lit,add_lit,2021-11-30T10:17:07+01:00,"{""title"":""Hodgkin-huxley-based neural simulation with networks connecting to near-neighbor neurons"",""eid"":""2-s2.0-85114905434"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85114905434?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85114905434\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85114905434\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85114905434""}}
"
1302,scopus,lit,add_lit,2021-11-30T10:17:08+01:00,"{""title"":""Real-time monte carlo optimization on FPGA for the efficient and reliable message chain structure"",""eid"":""2-s2.0-85070796291"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85070796291?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85070796291\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85070796291\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85070796291""}}
"
1303,scopus,lit,add_lit,2021-11-30T10:17:08+01:00,"{""title"":""Hardware implementation of RRAM based binarized neural networks"",""eid"":""2-s2.0-85070382518"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85070382518?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85070382518\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85070382518\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85070382518""}}
"
1304,scopus,lit,add_lit,2021-11-30T10:17:08+01:00,"{""title"":""High-performance fpga-based cnn accelerator with block-floating-point arithmetic"",""eid"":""2-s2.0-85069971691"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85069971691?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85069971691\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85069971691\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85069971691""}}
"
1305,scopus,lit,add_lit,2021-11-30T10:17:08+01:00,"{""title"":""A high-throughput and power-efficient fpga implementation of yolo cnn for object detection"",""eid"":""2-s2.0-85069969445"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85069969445?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85069969445\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85069969445\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85069969445""}}
"
1306,scopus,lit,add_lit,2021-11-30T10:17:08+01:00,"{""title"":""HyVE: Hybrid Vertex-Edge Memory Hierarchy for Energy-Efficient Graph Processing"",""eid"":""2-s2.0-85068891224"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85068891224?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85068891224\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85068891224\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85068891224""}}
"
1307,scopus,lit,add_lit,2021-11-30T10:17:08+01:00,"{""title"":""Practical Implementation of Memristor-Based Threshold Logic Gates"",""eid"":""2-s2.0-85068699911"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85068699911?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85068699911\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85068699911\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85068699911""}}
"
1308,scopus,lit,add_lit,2021-11-30T10:17:08+01:00,"{""title"":""Ar \u003csup\u003e+\u003c/sup\u003e ions irradiation induced memristive behavior and neuromorphic computing in monolithic LiNbO \u003cinf\u003e3\u003c/inf\u003e thin films"",""eid"":""2-s2.0-85064258752"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85064258752?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0169433219311067"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85064258752\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85064258752\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85064258752""}}
"
1309,scopus,lit,add_lit,2021-11-30T10:17:08+01:00,"{""title"":""An unsupervised neuromorphic clustering algorithm"",""eid"":""2-s2.0-85064253077"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85064253077?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85064253077\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85064253077\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85064253077""}}
"
1310,scopus,lit,add_lit,2021-11-30T10:17:08+01:00,"{""title"":""Analytical performance assessment and high-throughput low-latency spike routing algorithm for spiking neural network systems"",""eid"":""2-s2.0-85062989254"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85062989254?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85062989254\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85062989254\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85062989254""}}
"
1311,scopus,lit,add_lit,2021-11-30T10:17:08+01:00,"{""title"":""A Two-Timescale Duplex Neurodynamic Approach to Biconvex Optimization"",""eid"":""2-s2.0-85062284686"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85062284686?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85062284686\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85062284686\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85062284686""}}
"
1312,scopus,lit,add_lit,2021-11-30T10:17:08+01:00,"{""title"":""A Survey on optimized implementation of deep learning models on the NVIDIA Jetson platform"",""eid"":""2-s2.0-85060645413"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85060645413?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1383762118306404"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85060645413\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85060645413\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85060645413""}}
"
1313,scopus,lit,add_lit,2021-11-30T10:17:08+01:00,"{""title"":""Designing efficient accelerator of depthwise separable convolutional neural network on FPGA"",""eid"":""2-s2.0-85059486903"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85059486903?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1383762118304612"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85059486903\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85059486903\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85059486903""}}
"
1314,scopus,lit,add_lit,2021-11-30T10:17:08+01:00,"{""title"":""GPUart - An application-based limited preemptive GPU real-time scheduler for embedded systems"",""eid"":""2-s2.0-85056000313"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85056000313?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1383762118300729"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85056000313\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85056000313\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85056000313""}}
"
1315,scopus,lit,add_lit,2021-11-30T10:17:08+01:00,"{""title"":""A review of retinal blood vessels extraction techniques: challenges, taxonomy, and future trends"",""eid"":""2-s2.0-85054672694"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85054672694?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85054672694\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85054672694\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85054672694""}}
"
1316,scopus,lit,add_lit,2021-11-30T10:17:08+01:00,"{""title"":""A real-time convolutional neural network for super-resolution onFPGA with applications to 4K UHD 60 fps Video Services"",""eid"":""2-s2.0-85051379922"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85051379922?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85051379922\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85051379922\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85051379922""}}
"
1317,scopus,lit,add_lit,2021-11-30T10:17:08+01:00,"{""title"":""HEIF: Highly Efficient Stochastic Computing-Based Inference Framework for Deep Neural Networks"",""eid"":""2-s2.0-85049489419"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85049489419?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85049489419\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85049489419\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85049489419""}}
"
1318,scopus,lit,add_lit,2021-11-30T10:17:08+01:00,"{""title"":""MCtandem: An efficient tool for large-scale peptide identification on many integrated core (MIC) architecture"",""eid"":""2-s2.0-85069517421"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85069517421?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85069517421\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85069517421\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85069517421""}}
"
1319,scopus,lit,add_lit,2021-11-30T10:17:08+01:00,"{""title"":""FPGA Acceleration of Approximate KNN Indexing on High- Dimensional Vectors"",""eid"":""2-s2.0-85101112384"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85101112384?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85101112384\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85101112384\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85101112384""}}
"
1320,scopus,lit,add_lit,2021-11-30T10:17:08+01:00,"{""title"":""Towards Computationally-Efficient Cognitive Sensor Systems for Autonomous Vehicles"",""eid"":""2-s2.0-85094632634"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85094632634?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85094632634\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85094632634\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85094632634""}}
"
1321,scopus,lit,add_lit,2021-11-30T10:17:08+01:00,"{""title"":""Performance-Oriented Neural Architecture Search"",""eid"":""2-s2.0-85092056407"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85092056407?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85092056407\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85092056407\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85092056407""}}
"
1322,scopus,lit,add_lit,2021-11-30T10:17:08+01:00,"{""title"":""A Novel FPGA-Based High Throughput Accelerator for Binary Search Trees"",""eid"":""2-s2.0-85092039410"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85092039410?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85092039410\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85092039410\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85092039410""}}
"
1323,scopus,lit,add_lit,2021-11-30T10:17:08+01:00,"{""title"":""A Novel DOI Positioning Algorithm for Monolithic Scintillator Crystals in PET Based on Gradient Tree Boosting"",""eid"":""2-s2.0-85091098765"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091098765?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091098765\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091098765\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091098765""}}
"
1324,scopus,lit,add_lit,2021-11-30T10:17:08+01:00,"{""title"":""An Energy-Efficient Architecture for Accelerating Inference of Memory-Augmented Neural Networks"",""eid"":""2-s2.0-85084956436"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084956436?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084956436\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084956436\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084956436""}}
"
1325,scopus,lit,add_lit,2021-11-30T10:17:08+01:00,"{""title"":""Performance Modelling of Deep Learning on Intel Many Integrated Core Architectures"",""eid"":""2-s2.0-85080885130"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85080885130?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85080885130\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85080885130\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85080885130""}}
"
1326,scopus,lit,add_lit,2021-11-30T10:17:08+01:00,"{""title"":""OpenEI: An open framework for edge intelligence"",""eid"":""2-s2.0-85074840085"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85074840085?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85074840085\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85074840085\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85074840085""}}
"
1327,scopus,lit,add_lit,2021-11-30T10:17:09+01:00,"{""title"":""Multi-Thread Frame Tiling Model in Concurrent Real-Time Object Detection for Resources Optimization in YOLOv3"",""eid"":""2-s2.0-85086182732"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85086182732?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85086182732\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85086182732\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85086182732""}}
"
1328,scopus,lit,add_lit,2021-11-30T10:17:09+01:00,"{""title"":""Optimization of Energy Efficiency for FPGA-Based Convolutional Neural Networks Accelerator"",""eid"":""2-s2.0-85083482850"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85083482850?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85083482850\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85083482850\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85083482850""}}
"
1329,scopus,lit,add_lit,2021-11-30T10:17:09+01:00,"{""title"":""Embedded real-time system for traffic sign recognition on ARM processor"",""eid"":""2-s2.0-85098539694"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85098539694?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85098539694\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85098539694\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85098539694""}}
"
1330,scopus,lit,add_lit,2021-11-30T10:17:09+01:00,"{""title"":""Case for dynamic parallelisation using learning techniques"",""eid"":""2-s2.0-85089832326"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85089832326?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85089832326\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85089832326\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85089832326""}}
"
1331,scopus,lit,add_lit,2021-11-30T10:17:09+01:00,"{""title"":""A Proposal of FPGA-Based Low Cost and Power Efficient Autonomous Fruit Harvester"",""eid"":""2-s2.0-85087051657"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85087051657?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85087051657\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85087051657\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85087051657""}}
"
1332,scopus,lit,add_lit,2021-11-30T10:17:09+01:00,"{""title"":""LSTM-based Analysis of Temporally- and Spatially-Correlated Signatures for Intermittent Fault Detection"",""eid"":""2-s2.0-85086502381"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85086502381?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85086502381\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85086502381\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85086502381""}}
"
1333,scopus,lit,add_lit,2021-11-30T10:17:09+01:00,"{""title"":""Convergence of Edge Computing and Deep Learning: A Comprehensive Survey"",""eid"":""2-s2.0-85085658645"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85085658645?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85085658645\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85085658645\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85085658645""}}
"
1334,scopus,lit,add_lit,2021-11-30T10:17:09+01:00,"{""title"":""Towards the concurrent execution of multiple hyperspectral imaging applications by means of computationally simple operations"",""eid"":""2-s2.0-85085261173"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85085261173?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85085261173\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85085261173\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85085261173""}}
"
1335,scopus,lit,add_lit,2021-11-30T10:17:09+01:00,"{""title"":""A High-Accuracy Implementation for Softmax Layer in Deep Neural Networks"",""eid"":""2-s2.0-85085180581"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85085180581?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85085180581\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85085180581\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85085180581""}}
"
1336,scopus,lit,add_lit,2021-11-30T10:17:09+01:00,"{""title"":""Revisiting the high-performance reconfigurable computing for future datacenters"",""eid"":""2-s2.0-85084703769"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084703769?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084703769\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084703769\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084703769""}}
"
1337,scopus,lit,add_lit,2021-11-30T10:17:09+01:00,"{""title"":""A new GPU implementation of support vector machines for fast hyperspectral image classification"",""eid"":""2-s2.0-85084584522"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084584522?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084584522\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084584522\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084584522""}}
"
1338,scopus,lit,add_lit,2021-11-30T10:17:09+01:00,"{""title"":""QingLong: A Neural Network Programming Model Based on Asynchronous Copy of Constant and Variable"",""eid"":""2-s2.0-85083785197"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85083785197?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85083785197\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85083785197\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85083785197""}}
"
1339,scopus,lit,add_lit,2021-11-30T10:17:09+01:00,"{""title"":""Deep learning framework for vehicle and pedestrian detection in rural roads on an embedded GPU"",""eid"":""2-s2.0-85083054620"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85083054620?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85083054620\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85083054620\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85083054620""}}
"
1340,scopus,lit,add_lit,2021-11-30T10:17:09+01:00,"{""title"":""Survey on approximate computing and its intrinsic fault tolerance"",""eid"":""2-s2.0-85082964981"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85082964981?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85082964981\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85082964981\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85082964981""}}
"
1341,scopus,lit,add_lit,2021-11-30T10:17:09+01:00,"{""title"":""Real-Time Semantic Segmentation-Based Stereo Reconstruction"",""eid"":""2-s2.0-85082803839"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85082803839?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85082803839\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85082803839\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85082803839""}}
"
1342,scopus,lit,add_lit,2021-11-30T10:17:09+01:00,"{""title"":""FPGA-Based Implementation of a Real-Time Object Recognition System Using Convolutional Neural Network"",""eid"":""2-s2.0-85082725301"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85082725301?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85082725301\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85082725301\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85082725301""}}
"
1343,scopus,lit,add_lit,2021-11-30T10:17:09+01:00,"{""title"":""Stride 2 1-D, 2-D, and 3-D Winograd for Convolutional Neural Networks"",""eid"":""2-s2.0-85082526315"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85082526315?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85082526315\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85082526315\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85082526315""}}
"
1344,scopus,lit,add_lit,2021-11-30T10:17:09+01:00,"{""title"":""A Defect Inspection for Explosive Cartridge Using an Improved Visual Attention and Image-Weighted Eigenvalue"",""eid"":""2-s2.0-85081987635"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85081987635?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85081987635\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85081987635\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85081987635""}}
"
1345,scopus,lit,add_lit,2021-11-30T10:17:09+01:00,"{""title"":""An energy-efficient deep convolutional neural networks coprocessor for multi-object detection"",""eid"":""2-s2.0-85080998222"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85080998222?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S002626921931081X"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85080998222\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85080998222\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85080998222""}}
"
1346,scopus,lit,add_lit,2021-11-30T10:17:09+01:00,"{""title"":""Robust machine learning systems: Challenges, current trends, perspectives, and the road ahead"",""eid"":""2-s2.0-85078838707"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85078838707?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85078838707\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85078838707\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85078838707""}}
"
1347,scopus,lit,add_lit,2021-11-30T10:17:09+01:00,"{""title"":""Efficient method for parallel computation of geodesic transformation on cpu"",""eid"":""2-s2.0-85078546226"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85078546226?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85078546226\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85078546226\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85078546226""}}
"
1348,scopus,lit,add_lit,2021-11-30T10:17:09+01:00,"{""title"":""High level programming abstractions for leveraging hierarchical memories with micro-core architectures"",""eid"":""2-s2.0-85077758182"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85077758182?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0743731518305616"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85077758182\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85077758182\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85077758182""}}
"
1349,scopus,lit,add_lit,2021-11-30T10:17:09+01:00,"{""title"":""Who is the Winner? Memristive-CMOS Hybrid Modules: CNN-LSTM Versus HTM"",""eid"":""2-s2.0-85076284704"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85076284704?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85076284704\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85076284704\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85076284704""}}
"
1350,scopus,lit,add_lit,2021-11-30T10:17:09+01:00,"{""title"":""A High-Performance Dense Optical Flow Architecture Based on Red-Black SOR Solver"",""eid"":""2-s2.0-85075209519"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85075209519?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85075209519\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85075209519\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85075209519""}}
"
1351,scopus,lit,add_lit,2021-11-30T10:17:09+01:00,"{""title"":""A survey of deep learning techniques for autonomous driving"",""eid"":""2-s2.0-85075202197"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85075202197?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85075202197\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85075202197\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85075202197""}}
"
1352,scopus,lit,add_lit,2021-11-30T10:17:10+01:00,"{""title"":""Efficient co-design partitioning of WLANs on SoC-based SDRs"",""eid"":""2-s2.0-85074136123"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85074136123?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85074136123\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85074136123\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85074136123""}}
"
1353,scopus,lit,add_lit,2021-11-30T10:17:10+01:00,"{""title"":""Application of quadratic linearization state feedback control with hysteresis reference reformer to improve the dynamic response of interior permanent magnet synchronous motors"",""eid"":""2-s2.0-85072080829"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85072080829?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0019057819304136"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85072080829\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85072080829\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85072080829""}}
"
1354,scopus,lit,add_lit,2021-11-30T10:17:10+01:00,"{""title"":""Design space exploration of an OpenCL based Saxpy kernel implementation on FPGAS"",""eid"":""2-s2.0-85104005536"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85104005536?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85104005536\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85104005536\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85104005536""}}
"
1355,scopus,lit,add_lit,2021-11-30T10:17:10+01:00,"{""title"":""Using Machine Learning to Estimate Utilization and Throughput for OpenCL-Based SpMV Implementation on an FPGA"",""eid"":""2-s2.0-85097838651"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85097838651?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85097838651\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85097838651\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85097838651""}}
"
1356,scopus,lit,add_lit,2021-11-30T10:17:10+01:00,"{""title"":""Optimization method of FPGA convolutional neural network accelerator based on improved dynamic configuration"",""eid"":""2-s2.0-85083724169"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85083724169?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85083724169\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85083724169\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85083724169""}}
"
1357,scopus,lit,add_lit,2021-11-30T10:17:10+01:00,"{""title"":""FFConv: An FPGA-based accelerator for fast convolution layers in convolutional neural networks"",""eid"":""2-s2.0-85082386484"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85082386484?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85082386484\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85082386484\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85082386484""}}
"
1358,scopus,lit,add_lit,2021-11-30T10:17:10+01:00,"{""title"":""HEAX: An architecture for computing on encrypted data"",""eid"":""2-s2.0-85082402090"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85082402090?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85082402090\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85082402090\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85082402090""}}
"
1359,scopus,lit,add_lit,2021-11-30T10:17:10+01:00,"{""title"":""Accelerating legacy string kernels via bounded automata learning"",""eid"":""2-s2.0-85082402002"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85082402002?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85082402002\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85082402002\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85082402002""}}
"
1360,scopus,lit,add_lit,2021-11-30T10:17:10+01:00,"{""title"":""A hypervisor for shared-memory FPGA platforms"",""eid"":""2-s2.0-85082397331"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85082397331?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85082397331\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85082397331\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85082397331""}}
"
1361,scopus,lit,add_lit,2021-11-30T10:17:10+01:00,"{""title"":""Neummu: Architectural support for efcient address translations in neural processing units"",""eid"":""2-s2.0-85082394185"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85082394185?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85082394185\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85082394185\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85082394185""}}
"
1362,scopus,lit,add_lit,2021-11-30T10:17:10+01:00,"{""title"":""Lynx: A SmartNIC-driven accelerator-centric architecture for network servers"",""eid"":""2-s2.0-85082391341"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85082391341?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85082391341\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85082391341\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85082391341""}}
"
1363,scopus,lit,add_lit,2021-11-30T10:17:10+01:00,"{""title"":""Livia: Data-centric computing throughout the memory hierarchy"",""eid"":""2-s2.0-85082384953"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85082384953?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85082384953\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85082384953\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85082384953""}}
"
1364,scopus,lit,add_lit,2021-11-30T10:17:10+01:00,"{""title"":""FlexTensor: An automatic schedule exploration and optimization framework for tensor computation on heterogeneous system"",""eid"":""2-s2.0-85082382923"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85082382923?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85082382923\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85082382923\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85082382923""}}
"
1365,scopus,lit,add_lit,2021-11-30T10:17:10+01:00,"{""title"":""Chronos: Efficient speculative parallelism for accelerators"",""eid"":""2-s2.0-85082111483"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85082111483?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85082111483\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85082111483\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85082111483""}}
"
1366,scopus,lit,add_lit,2021-11-30T10:17:10+01:00,"{""title"":""An Accelerated Prototype with Movidius Neural Compute Stick for Real-Time Object Detection"",""eid"":""2-s2.0-85084661947"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084661947?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084661947\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084661947\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084661947""}}
"
1367,scopus,lit,add_lit,2021-11-30T10:17:10+01:00,"{""title"":""Generating an image training dataset for edges detection on an image using neural networks"",""eid"":""2-s2.0-85094617178"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85094617178?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85094617178\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85094617178\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85094617178""}}
"
1368,scopus,lit,add_lit,2021-11-30T10:17:10+01:00,"{""title"":""BNN Pruning: Pruning Binary Neural Network Guided by Weight Flipping Frequency"",""eid"":""2-s2.0-85089952675"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85089952675?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85089952675\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85089952675\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85089952675""}}
"
1369,scopus,lit,add_lit,2021-11-30T10:17:10+01:00,"{""title"":""Spintronics-based Reconfigurable Ising Model Architecture"",""eid"":""2-s2.0-85089946703"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85089946703?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85089946703\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85089946703\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85089946703""}}
"
1370,scopus,lit,add_lit,2021-11-30T10:17:10+01:00,"{""title"":""PhoneBit: Efficient GPU-Accelerated Binary Neural Network Inference Engine for Mobile Phones"",""eid"":""2-s2.0-85087414950"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85087414950?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85087414950\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85087414950\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85087414950""}}
"
1371,scopus,lit,add_lit,2021-11-30T10:17:10+01:00,"{""title"":""Next Generation Arithmetic for Edge Computing"",""eid"":""2-s2.0-85087409758"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85087409758?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85087409758\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85087409758\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85087409758""}}
"
1372,scopus,lit,add_lit,2021-11-30T10:17:10+01:00,"{""title"":""OrthrusPE: Runtime Reconfigurable Processing Elements for Binary Neural Networks"",""eid"":""2-s2.0-85087407265"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85087407265?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85087407265\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85087407265\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85087407265""}}
"
1373,scopus,lit,add_lit,2021-11-30T10:17:10+01:00,"{""title"":""BlastFunction: An FPGA-as-a-Service system for Accelerated Serverless Computing"",""eid"":""2-s2.0-85087403552"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85087403552?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85087403552\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85087403552\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85087403552""}}
"
1374,scopus,lit,add_lit,2021-11-30T10:17:10+01:00,"{""title"":""BNNsplit: Binarized Neural Networks for embedded distributed FPGA-based computing systems"",""eid"":""2-s2.0-85087394262"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85087394262?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85087394262\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85087394262\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85087394262""}}
"
1375,scopus,lit,add_lit,2021-11-30T10:17:10+01:00,"{""title"":""Acceleration of probabilistic reasoning through custom processor architecture"",""eid"":""2-s2.0-85087391475"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85087391475?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85087391475\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85087391475\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85087391475""}}
"
1376,scopus,lit,add_lit,2021-11-30T10:17:10+01:00,"{""title"":""GenieHD: Efficient DNA Pattern Matching Accelerator Using Hyperdimensional Computing"",""eid"":""2-s2.0-85087389474"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85087389474?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85087389474\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85087389474\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85087389474""}}
"
1377,scopus,lit,add_lit,2021-11-30T10:17:11+01:00,"{""title"":""NeuronFlow: A neuromorphic processor architecture for Live AI applications"",""eid"":""2-s2.0-85087388526"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85087388526?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85087388526\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85087388526\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85087388526""}}
"
1378,scopus,lit,add_lit,2021-11-30T10:17:11+01:00,"{""title"":""ProxSim: GPU-based Simulation Framework for Cross-Layer Approximate DNN Optimization"",""eid"":""2-s2.0-85087383358"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85087383358?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85087383358\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85087383358\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85087383358""}}
"
1379,scopus,lit,add_lit,2021-11-30T10:17:11+01:00,"{""title"":""Multi-level Binarized LSTM in EEG Classification for Wearable Devices"",""eid"":""2-s2.0-85085511821"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85085511821?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85085511821\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85085511821\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85085511821""}}
"
1380,scopus,lit,add_lit,2021-11-30T10:17:11+01:00,"{""title"":""On the Resilience of Deep Learning for Reduced-voltage FPGAs"",""eid"":""2-s2.0-85085492682"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85085492682?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85085492682\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85085492682\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85085492682""}}
"
1381,scopus,lit,add_lit,2021-11-30T10:17:11+01:00,"{""title"":""Fast image reconstruction with an event camera"",""eid"":""2-s2.0-85085485172"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85085485172?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85085485172\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85085485172\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85085485172""}}
"
1382,scopus,lit,add_lit,2021-11-30T10:17:11+01:00,"{""title"":""A GPU enhanced LIDAR Perception System for Autonomous Vehicles"",""eid"":""2-s2.0-85085474149"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85085474149?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85085474149\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85085474149\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85085474149""}}
"
1383,scopus,lit,add_lit,2021-11-30T10:17:11+01:00,"{""title"":""Accelerating Deep Learning using Multiple GPUs and FPGA-Based 10GbE Switch"",""eid"":""2-s2.0-85085473795"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85085473795?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85085473795\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85085473795\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85085473795""}}
"
1384,scopus,lit,add_lit,2021-11-30T10:17:11+01:00,"{""title"":""CoIn: Accelerated CNN Co-Inference through data partitioning on heterogeneous devices"",""eid"":""2-s2.0-85084648231"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084648231?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084648231\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084648231\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084648231""}}
"
1385,scopus,lit,add_lit,2021-11-30T10:17:11+01:00,"{""title"":""Hardware Implementation of Convolutional Neural Networks Based on Residue Number System"",""eid"":""2-s2.0-85084003692"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084003692?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084003692\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084003692\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084003692""}}
"
1386,scopus,lit,add_lit,2021-11-30T10:17:11+01:00,"{""title"":""Accelerating Scientific Computing in the Post-Moore's Era"",""eid"":""2-s2.0-85083233363"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85083233363?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85083233363\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85083233363\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85083233363""}}
"
1387,scopus,lit,add_lit,2021-11-30T10:17:11+01:00,"{""title"":""ROC: A Reconfigurable Optical Computer for Simulating Physical Processes"",""eid"":""2-s2.0-85083158453"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85083158453?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85083158453\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85083158453\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85083158453""}}
"
1388,scopus,lit,add_lit,2021-11-30T10:17:11+01:00,"{""title"":""Kidney images classification using cuckoo search algorithm and artificial neural network"",""eid"":""2-s2.0-85082874663"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85082874663?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85082874663\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85082874663\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85082874663""}}
"
1389,scopus,lit,add_lit,2021-11-30T10:17:11+01:00,"{""title"":""Heterogeneous Acceleration of HAR Applications"",""eid"":""2-s2.0-85082712345"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85082712345?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85082712345\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85082712345\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85082712345""}}
"
1390,scopus,lit,add_lit,2021-11-30T10:17:11+01:00,"{""title"":""Efficient Compilation and Execution of JVM-Based Data Processing Frameworks on Heterogeneous Co-Processors"",""eid"":""2-s2.0-85082693802"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85082693802?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85082693802\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85082693802\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85082693802""}}
"
1391,scopus,lit,add_lit,2021-11-30T10:17:11+01:00,"{""title"":""FlyNet 2.0: Drosophila heart 3D (2D + time) segmentation in optical coherence microscopy images using a convolutional long short-term memory neural network"",""eid"":""2-s2.0-85082308988"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85082308988?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85082308988\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85082308988\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85082308988""}}
"
1392,scopus,lit,add_lit,2021-11-30T10:17:11+01:00,"{""title"":""Low-power RTL code generation for advanced cnn algorithms toward object detection in autonomous vehicles"",""eid"":""2-s2.0-85082200494"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85082200494?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85082200494\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85082200494\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85082200494""}}
"
1393,scopus,lit,add_lit,2021-11-30T10:17:11+01:00,"{""title"":""m-SFT: A novel mobile health system to assess the elderly physical condition"",""eid"":""2-s2.0-85081889690"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85081889690?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85081889690\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85081889690\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85081889690""}}
"
1394,scopus,lit,add_lit,2021-11-30T10:17:11+01:00,"{""title"":""Synthesis and analysis of the fixed-point Hodgkin–Huxley neuron model"",""eid"":""2-s2.0-85081226319"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85081226319?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85081226319\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85081226319\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85081226319""}}
"
1395,scopus,lit,add_lit,2021-11-30T10:17:11+01:00,"{""title"":""Initial-switched boosting bifurcations in 2D hyperchaotic map"",""eid"":""2-s2.0-85081224858"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85081224858?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85081224858\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85081224858\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85081224858""}}
"
1396,scopus,lit,add_lit,2021-11-30T10:17:11+01:00,"{""title"":""Demonstration of 3D Convolution Kernel Function Based on 8-Layer 3D Vertical Resistive Random Access Memory"",""eid"":""2-s2.0-85081125948"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85081125948?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85081125948\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85081125948\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85081125948""}}
"
1397,scopus,lit,add_lit,2021-11-30T10:17:11+01:00,"{""title"":""Survey on memory management techniques in heterogeneous computing systems"",""eid"":""2-s2.0-85079818745"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85079818745?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85079818745\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85079818745\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85079818745""}}
"
1398,scopus,lit,add_lit,2021-11-30T10:17:11+01:00,"{""title"":""ApGAN: Approximate GAN for Robust Low Energy Learning from Imprecise Components"",""eid"":""2-s2.0-85079629446"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85079629446?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85079629446\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85079629446\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85079629446""}}
"
1399,scopus,lit,add_lit,2021-11-30T10:17:11+01:00,"{""title"":""Resource-optimized combinational binary neural network circuits"",""eid"":""2-s2.0-85079553360"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85079553360?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0026269219305464"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85079553360\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85079553360\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85079553360""}}
"
1400,scopus,lit,add_lit,2021-11-30T10:17:11+01:00,"{""title"":""Optimization Tools Based on Metaheuristics for Performance Enhancement in a Gaussian Adaptive PID Controller"",""eid"":""2-s2.0-85078324069"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85078324069?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85078324069\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85078324069\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85078324069""}}
"
1401,scopus,lit,add_lit,2021-11-30T10:17:11+01:00,"{""title"":""The building blocks of a brain-inspired computer"",""eid"":""2-s2.0-85078270886"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85078270886?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85078270886\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85078270886\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85078270886""}}
"
1402,scopus,lit,add_lit,2021-11-30T10:17:12+01:00,"{""title"":""Artificial Intelligence in Healthcare: Review and Prediction Case Studies"",""eid"":""2-s2.0-85078130756"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85078130756?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S2095809919301535"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85078130756\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85078130756\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85078130756""}}
"
1403,scopus,lit,add_lit,2021-11-30T10:17:12+01:00,"{""title"":""Recent Collaborative R\u0026amp;D in Medical Imaging in Asia"",""eid"":""2-s2.0-85077707969"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85077707969?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85077707969\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85077707969\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85077707969""}}
"
1404,scopus,lit,add_lit,2021-11-30T10:17:12+01:00,"{""title"":""Energy‐efficient architecture for CNNs inference on heterogeneous FPGA"",""eid"":""2-s2.0-85077592713"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85077592713?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85077592713\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85077592713\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85077592713""}}
"
1405,scopus,lit,add_lit,2021-11-30T10:17:12+01:00,"{""title"":""DeepMaker: A multi-objective optimization framework for deep neural networks in embedded systems"",""eid"":""2-s2.0-85077516447"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85077516447?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0141933119301176"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85077516447\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85077516447\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85077516447""}}
"
1406,scopus,lit,add_lit,2021-11-30T10:17:12+01:00,"{""title"":""A novel hybrid optimized and adaptive reconfigurable framework for the implementation of hybrid bio-inspired classifiers for diagnosis"",""eid"":""2-s2.0-85077060597"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85077060597?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0141933119305265"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85077060597\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85077060597\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85077060597""}}
"
1407,scopus,lit,add_lit,2021-11-30T10:17:12+01:00,"{""title"":""A survey on modeling and improving reliability of DNN algorithms and accelerators"",""eid"":""2-s2.0-85076835775"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85076835775?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1383762119304965"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85076835775\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85076835775\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85076835775""}}
"
1408,scopus,lit,add_lit,2021-11-30T10:17:12+01:00,"{""title"":""Design and implementation of SVM OTPC searching based on Shared Dot Product Matrix"",""eid"":""2-s2.0-85076670428"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85076670428?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0167926019300288"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85076670428\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85076670428\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85076670428""}}
"
1409,scopus,lit,add_lit,2021-11-30T10:17:12+01:00,"{""title"":""A Novel Algorithm for Online Inexact String Matching and its FPGA Implementation"",""eid"":""2-s2.0-85065975784"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85065975784?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85065975784\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85065975784\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85065975784""}}
"
1410,scopus,lit,add_lit,2021-11-30T10:17:12+01:00,"{""title"":""Dynamic hardware system for cascade SVM classification of melanoma"",""eid"":""2-s2.0-85051625623"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85051625623?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85051625623\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85051625623\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85051625623""}}
"
1411,scopus,lit,add_lit,2021-11-30T10:17:12+01:00,"{""title"":""Emergent models, frameworks, and hardware technologies for Big data analytics"",""eid"":""2-s2.0-85042220338"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85042220338?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85042220338\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85042220338\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85042220338""}}
"
1412,scopus,lit,add_lit,2021-11-30T10:17:12+01:00,"{""title"":""Integrating Taylor-Krill herd-based SVM to fuzzy-based adaptive filter for medical image denoising"",""eid"":""2-s2.0-85081079230"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85081079230?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85081079230\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85081079230\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85081079230""}}
"
1413,scopus,lit,add_lit,2021-11-30T10:17:12+01:00,"{""title"":""When massive GPU parallelism Ain't enough: A novel hardware architecture of 2D-LSTM neural network"",""eid"":""2-s2.0-85082085774"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85082085774?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85082085774\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85082085774\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85082085774""}}
"
1414,scopus,lit,add_lit,2021-11-30T10:17:12+01:00,"{""title"":""AutoDNNchip: An automated DNN chip predictor and builder for both FPGAs and ASICs"",""eid"":""2-s2.0-85082071251"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85082071251?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85082071251\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85082071251\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85082071251""}}
"
1415,scopus,lit,add_lit,2021-11-30T10:17:12+01:00,"{""title"":""Light-OPU: An FPGA-based overlay processor for lightweight convolutional neural networks"",""eid"":""2-s2.0-85082045317"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85082045317?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85082045317\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85082045317\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85082045317""}}
"
1416,scopus,lit,add_lit,2021-11-30T10:17:12+01:00,"{""title"":""Boyi: A systematic framework for automatically deciding the right execution model of OpenCL applications on FPGAs"",""eid"":""2-s2.0-85082031951"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85082031951?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85082031951\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85082031951\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85082031951""}}
"
1417,scopus,lit,add_lit,2021-11-30T10:17:12+01:00,"{""title"":""Flexible communication avoiding matrix multiplication on FPGA with high-level synthesis"",""eid"":""2-s2.0-85082031740"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85082031740?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85082031740\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85082031740\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85082031740""}}
"
1418,scopus,lit,add_lit,2021-11-30T10:17:12+01:00,"{""title"":""3pxNet: Pruned-permuted-packed XNOR networks for edge machine learning"",""eid"":""2-s2.0-85079573909"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85079573909?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85079573909\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85079573909\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85079573909""}}
"
1419,scopus,lit,add_lit,2021-11-30T10:17:12+01:00,"{""title"":""ELSA: A throughput-optimized design of an LSTM accelerator for energy-constrained devices"",""eid"":""2-s2.0-85079570378"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85079570378?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85079570378\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85079570378\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85079570378""}}
"
1420,scopus,lit,add_lit,2021-11-30T10:17:12+01:00,"{""title"":""Pulp-NN: Accelerating quantized neural networks on parallel ultra-low-power RISC-V processors"",""eid"":""2-s2.0-85077148170"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85077148170?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85077148170\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85077148170\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85077148170""}}
"
1421,scopus,lit,add_lit,2021-11-30T10:17:12+01:00,"{""title"":""HydraMini: An FPGA-based Affordable Research and Education Platform for Autonomous Driving"",""eid"":""2-s2.0-85091990068"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091990068?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091990068\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091990068\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091990068""}}
"
1422,scopus,lit,add_lit,2021-11-30T10:17:12+01:00,"{""title"":""HRM: H-tree based reconfiguration mechanism in reconfigurable homogeneous PE array"",""eid"":""2-s2.0-85085900537"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85085900537?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85085900537\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85085900537\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85085900537""}}
"
1423,scopus,lit,add_lit,2021-11-30T10:17:12+01:00,"{""title"":""Accelerating hybrid and compact neural networks targeting perception and control domains with coarse-grained dataflow reconfiguration"",""eid"":""2-s2.0-85085899632"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85085899632?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85085899632\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85085899632\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85085899632""}}
"
1424,scopus,lit,add_lit,2021-11-30T10:17:12+01:00,"{""title"":""Optimizing energy efficiency of CNN-based object detection with dynamic voltage and frequency scaling"",""eid"":""2-s2.0-85085878971"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85085878971?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85085878971\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85085878971\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85085878971""}}
"
1425,scopus,lit,add_lit,2021-11-30T10:17:12+01:00,"{""title"":""Towards efficient deep neural network training by FPGA-based batch-level parallelism"",""eid"":""2-s2.0-85085876370"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85085876370?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85085876370\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85085876370\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85085876370""}}
"
1426,scopus,lit,add_lit,2021-11-30T10:17:12+01:00,"{""title"":""Low Power Deep-Learning Architecture for Mobile IoT Intelligence"",""eid"":""2-s2.0-85085499256"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85085499256?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85085499256\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85085499256\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85085499256""}}
"
1427,scopus,lit,add_lit,2021-11-30T10:17:13+01:00,"{""title"":""A Literature Review on Embedded Systems"",""eid"":""2-s2.0-85084442364"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084442364?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084442364\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084442364\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084442364""}}
"
1428,scopus,lit,add_lit,2021-11-30T10:17:13+01:00,"{""title"":""A verification method for array-based vision chip using a fixed-point neural network simulation tool"",""eid"":""2-s2.0-85084317606"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084317606?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084317606\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084317606\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084317606""}}
"
1429,scopus,lit,add_lit,2021-11-30T10:17:13+01:00,"{""title"":""A\u003csup\u003e3\u003c/sup\u003e: Accelerating attention mechanisms in neural networks with approximation"",""eid"":""2-s2.0-85084191682"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084191682?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084191682\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084191682\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084191682""}}
"
1430,scopus,lit,add_lit,2021-11-30T10:17:13+01:00,"{""title"":""EquiNox: Equivalent NoC injection routers for silicon interposer-based throughput processors"",""eid"":""2-s2.0-85084190688"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084190688?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084190688\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084190688\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084190688""}}
"
1431,scopus,lit,add_lit,2021-11-30T10:17:13+01:00,"{""title"":""Tensaurus: A versatile accelerator for mixed sparse-dense tensor computations"",""eid"":""2-s2.0-85084189325"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084189325?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084189325\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084189325\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084189325""}}
"
1432,scopus,lit,add_lit,2021-11-30T10:17:13+01:00,"{""title"":""Deep learning acceleration with neuron-to-memory transformation"",""eid"":""2-s2.0-85084179794"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084179794?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084179794\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084179794\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084179794""}}
"
1433,scopus,lit,add_lit,2021-11-30T10:17:13+01:00,"{""title"":""SpArch: Efficient architecture for sparse matrix multiplication"",""eid"":""2-s2.0-85084177913"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084177913?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084177913\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084177913\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084177913""}}
"
1434,scopus,lit,add_lit,2021-11-30T10:17:13+01:00,"{""title"":""DRAM-less: Hardware acceleration of data processing with new memory"",""eid"":""2-s2.0-85084174202"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084174202?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084174202\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084174202\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084174202""}}
"
1435,scopus,lit,add_lit,2021-11-30T10:17:13+01:00,"{""title"":""A Versatile 7nm Adaptive Compute Acceleration Platform Processor"",""eid"":""2-s2.0-85083860744"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85083860744?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85083860744\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85083860744\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85083860744""}}
"
1436,scopus,lit,add_lit,2021-11-30T10:17:13+01:00,"{""title"":""Background subtraction in real applications: Challenges, current models and future directions"",""eid"":""2-s2.0-85083102456"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85083102456?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1574013718303101"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85083102456\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85083102456\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85083102456""}}
"
1437,scopus,lit,add_lit,2021-11-30T10:17:13+01:00,"{""title"":""PREMA: A predictive multi-task scheduling algorithm for preemptible neural processing units"",""eid"":""2-s2.0-85082387488"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85082387488?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85082387488\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85082387488\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85082387488""}}
"
1438,scopus,lit,add_lit,2021-11-30T10:17:13+01:00,"{""title"":""Design of Deep Learning VLIW Processor for Image Recognition"",""eid"":""2-s2.0-85081301332"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85081301332?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85081301332\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85081301332\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85081301332""}}
"
1439,scopus,lit,add_lit,2021-11-30T10:17:13+01:00,"{""title"":""Arm motion classification using time-series analysis of the spectrogram frequency envelopes"",""eid"":""2-s2.0-85080944621"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85080944621?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85080944621\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85080944621\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85080944621""}}
"
1440,scopus,lit,add_lit,2021-11-30T10:17:13+01:00,"{""title"":""Scalable deep learning on distributed infrastructures: Challenges, techniques, and tools"",""eid"":""2-s2.0-85079573661"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85079573661?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85079573661\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85079573661\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85079573661""}}
"
1441,scopus,lit,add_lit,2021-11-30T10:17:13+01:00,"{""title"":""Improving performance and energy consumption in embedded systems via binary acceleration: A survey"",""eid"":""2-s2.0-85079570411"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85079570411?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85079570411\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85079570411\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85079570411""}}
"
1442,scopus,lit,add_lit,2021-11-30T10:17:13+01:00,"{""title"":""Parallel processing of data mining functions using clustering, optimization and classification techniques"",""eid"":""2-s2.0-85079529202"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85079529202?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85079529202\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85079529202\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85079529202""}}
"
1443,scopus,lit,add_lit,2021-11-30T10:17:13+01:00,"{""title"":""The Impact of Ferroelectric FETs on Digital and Analog Circuits and Architectures"",""eid"":""2-s2.0-85079489560"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85079489560?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85079489560\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85079489560\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85079489560""}}
"
1444,scopus,lit,add_lit,2021-11-30T10:17:13+01:00,"{""title"":""CORDIC-Astrocyte: Tripartite Glutamate-IP3-Ca 2+ Interaction Dynamics on FPGA"",""eid"":""2-s2.0-85079350832"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85079350832?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85079350832\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85079350832\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85079350832""}}
"
1445,scopus,lit,add_lit,2021-11-30T10:17:13+01:00,"{""title"":""Energy aware edge computing: A survey"",""eid"":""2-s2.0-85078566025"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85078566025?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S014036641930831X"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85078566025\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85078566025\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85078566025""}}
"
1446,scopus,lit,add_lit,2021-11-30T10:17:13+01:00,"{""title"":""Ara: A 1-GHz+ Scalable and Energy-Efficient RISC-V Vector Processor with Multiprecision Floating-Point Support in 22-nm FD-SOI"",""eid"":""2-s2.0-85078543968"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85078543968?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85078543968\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85078543968\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85078543968""}}
"
1447,scopus,lit,add_lit,2021-11-30T10:17:13+01:00,"{""title"":""ICELIA: A Full-Stack Framework for STT-MRAM-Based Deep Learning Acceleration"",""eid"":""2-s2.0-85078311506"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85078311506?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85078311506\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85078311506\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85078311506""}}
"
1448,scopus,lit,add_lit,2021-11-30T10:17:13+01:00,"{""title"":""DeepWear: Adaptive local offloading for on-wearable deep learning"",""eid"":""2-s2.0-85078231941"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85078231941?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85078231941\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85078231941\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85078231941""}}
"
1449,scopus,lit,add_lit,2021-11-30T10:17:13+01:00,"{""title"":""Parallel evolutionary computation for multiobjective gene interaction analysis"",""eid"":""2-s2.0-85077078692"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85077078692?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S187775031930794X"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85077078692\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85077078692\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85077078692""}}
"
1450,scopus,lit,add_lit,2021-11-30T10:17:13+01:00,"{""title"":""Fast CU partition-based machine learning approach for reducing HEVC complexity"",""eid"":""2-s2.0-85076574053"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85076574053?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85076574053\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85076574053\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85076574053""}}
"
1451,scopus,lit,add_lit,2021-11-30T10:17:13+01:00,"{""title"":""Embedded Intelligence in the Internet-of-Things"",""eid"":""2-s2.0-85076305790"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85076305790?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85076305790\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85076305790\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85076305790""}}
"
1452,scopus,lit,add_lit,2021-11-30T10:17:14+01:00,"{""title"":""An Improved Image Registration Method Using E-SIFT Feature Descriptor with Hybrid Optimization Algorithm"",""eid"":""2-s2.0-85075474726"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85075474726?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85075474726\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85075474726\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85075474726""}}
"
1453,scopus,lit,add_lit,2021-11-30T10:17:14+01:00,"{""title"":""LLVM-based automation of memory decoupling for OpenCL applications on FPGAs"",""eid"":""2-s2.0-85074165699"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85074165699?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0141933119301012"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85074165699\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85074165699\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85074165699""}}
"
1454,scopus,lit,add_lit,2021-11-30T10:17:14+01:00,"{""title"":""Area and power efficient pipelined hybrid merged adders for customized deep learning framework for FPGA implementation"",""eid"":""2-s2.0-85073599282"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85073599282?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0141933119303382"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85073599282\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85073599282\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85073599282""}}
"
1455,scopus,lit,add_lit,2021-11-30T10:17:14+01:00,"{""title"":""Runtime Efficiency-Accuracy Tradeoff Using Configurable Floating Point Multiplier"",""eid"":""2-s2.0-85058105928"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85058105928?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85058105928\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85058105928\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85058105928""}}
"
1456,scopus,lit,add_lit,2021-11-30T10:17:14+01:00,"{""title"":""A survey of FPGA-based accelerators for convolutional neural networks"",""eid"":""2-s2.0-85054719597"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85054719597?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85054719597\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85054719597\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85054719597""}}
"
1457,scopus,lit,add_lit,2021-11-30T10:17:14+01:00,"{""title"":""A classification of memory-centric computing"",""eid"":""2-s2.0-85084760853"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084760853?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084760853\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084760853\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084760853""}}
"
1458,scopus,lit,add_lit,2021-11-30T10:17:14+01:00,"{""title"":""Detailed IGBT Modeling and Applications of Electromagnetic Transient Simulation in Power System"",""eid"":""2-s2.0-85080085150"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85080085150?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85080085150\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85080085150\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85080085150""}}
"
1459,scopus,lit,add_lit,2021-11-30T10:17:14+01:00,"{""title"":""Efficient content retrieval in fog zone using Nano-Caches"",""eid"":""2-s2.0-85068640946"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85068640946?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85068640946\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85068640946\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85068640946""}}
"
1460,scopus,lit,add_lit,2021-11-30T10:17:14+01:00,"{""title"":""Sparse matrix-dense matrix multiplication on heterogeneous CPU+FPGA embedded system"",""eid"":""2-s2.0-85082924924"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85082924924?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85082924924\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85082924924\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85082924924""}}
"
1461,scopus,lit,add_lit,2021-11-30T10:17:14+01:00,"{""title"":""Real-Time Phase-Sensitive Optical Time-Domain Reflectometry Signal Processing System Based on Heterogeneous Accelerated Computing"",""eid"":""2-s2.0-85080077263"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85080077263?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85080077263\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85080077263\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85080077263""}}
"
1462,scopus,lit,add_lit,2021-11-30T10:17:14+01:00,"{""title"":""Xnorconv: CNNs accelerator implemented on FPGA using a hybrid CNNs structure and an inter-layer pipeline method"",""eid"":""2-s2.0-85077956180"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85077956180?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85077956180\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85077956180\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85077956180""}}
"
1463,scopus,lit,add_lit,2021-11-30T10:17:14+01:00,"{""title"":""Multi-GPU, multi-node algorithms for acceleration of image reconstruction in 3d electrical capacitance tomography in heterogeneous distributed system"",""eid"":""2-s2.0-85078231202"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85078231202?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85078231202\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85078231202\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85078231202""}}
"
1464,scopus,lit,add_lit,2021-11-30T10:17:14+01:00,"{""title"":""Face recognition systems: A survey"",""eid"":""2-s2.0-85077885074"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85077885074?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85077885074\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85077885074\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85077885074""}}
"
1465,scopus,lit,add_lit,2021-11-30T10:17:14+01:00,"{""title"":""Distributed big data computing platforms for edge computing"",""eid"":""2-s2.0-85118026713"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85118026713?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85118026713\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85118026713\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85118026713""}}
"
1466,scopus,lit,add_lit,2021-11-30T10:17:14+01:00,"{""title"":""A deep comparisons for using FPGAs in parallel processing and computing"",""eid"":""2-s2.0-85117682203"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85117682203?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85117682203\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85117682203\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85117682203""}}
"
1467,scopus,lit,add_lit,2021-11-30T10:17:14+01:00,"{""title"":""Physical stress"",""eid"":""2-s2.0-85115667766"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85115667766?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85115667766\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85115667766\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85115667766""}}
"
1468,scopus,lit,add_lit,2021-11-30T10:17:14+01:00,"{""title"":""RWF-2000: An open large scale video database for violence detection"",""eid"":""2-s2.0-85110515836"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85110515836?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85110515836\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85110515836\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85110515836""}}
"
1469,scopus,lit,add_lit,2021-11-30T10:17:14+01:00,"{""title"":""Sparse persistent GEMM accelerator using OpenCL for intel FPGAs"",""eid"":""2-s2.0-85109330374"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85109330374?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85109330374\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85109330374\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85109330374""}}
"
1470,scopus,lit,add_lit,2021-11-30T10:17:14+01:00,"{""title"":""Vision guided crop detection in field robots using FPGA-based reconfigurable computers"",""eid"":""2-s2.0-85109328524"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85109328524?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85109328524\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85109328524\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85109328524""}}
"
1471,scopus,lit,add_lit,2021-11-30T10:17:14+01:00,"{""title"":""ESSOP: Efficient and scalable stochastic outer product architecture for deep learning"",""eid"":""2-s2.0-85109315576"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85109315576?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85109315576\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85109315576\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85109315576""}}
"
1472,scopus,lit,add_lit,2021-11-30T10:17:14+01:00,"{""title"":""Live demonstration: Low-power and high-speed deep FPGA inference engines for weed classification at the edge"",""eid"":""2-s2.0-85109291633"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85109291633?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85109291633\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85109291633\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85109291633""}}
"
1473,scopus,lit,add_lit,2021-11-30T10:17:14+01:00,"{""title"":""A cyclegan accelerator for unsupervised learning on mobile devices"",""eid"":""2-s2.0-85109274224"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85109274224?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85109274224\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85109274224\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85109274224""}}
"
1474,scopus,lit,add_lit,2021-11-30T10:17:14+01:00,"{""title"":""A mott insulator-based oscillator circuit for reservoir computing"",""eid"":""2-s2.0-85109273488"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85109273488?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85109273488\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85109273488\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85109273488""}}
"
1475,scopus,lit,add_lit,2021-11-30T10:17:14+01:00,"{""title"":""Optimization of hardware neural networks using queuing theory"",""eid"":""2-s2.0-85109218585"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85109218585?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85109218585\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85109218585\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85109218585""}}
"
1476,scopus,lit,add_lit,2021-11-30T10:17:14+01:00,"{""title"":""Accelerating tiny YOLO v3 using FPGA-based hardware/Software Co-Design"",""eid"":""2-s2.0-85107076588"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85107076588?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85107076588\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85107076588\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85107076588""}}
"
1477,scopus,lit,add_lit,2021-11-30T10:17:15+01:00,"{""title"":""SIEVE: Secure in-vehicle automatic speech recognition systems"",""eid"":""2-s2.0-85103506738"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85103506738?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85103506738\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85103506738\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85103506738""}}
"
1478,scopus,lit,add_lit,2021-11-30T10:17:15+01:00,"{""title"":""CNN acceleration with hardware-efficient dataflow for super-resolution"",""eid"":""2-s2.0-85102880317"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102880317?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102880317\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102880317\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102880317""}}
"
1479,scopus,lit,add_lit,2021-11-30T10:17:15+01:00,"{""title"":""A Survey of Distributed and Parallel Extreme Learning Machine for Big Data"",""eid"":""2-s2.0-85102876904"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102876904?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102876904\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102876904\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102876904""}}
"
1480,scopus,lit,add_lit,2021-11-30T10:17:15+01:00,"{""title"":""APNAS: Accuracy-and-performance-aware neural architecture search for neural hardware accelerators"",""eid"":""2-s2.0-85102872325"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102872325?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102872325\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102872325\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102872325""}}
"
1481,scopus,lit,add_lit,2021-11-30T10:17:15+01:00,"{""title"":""Raising the abstraction level of a deep learning design on FPGAS"",""eid"":""2-s2.0-85102796581"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102796581?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102796581\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102796581\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102796581""}}
"
1482,scopus,lit,add_lit,2021-11-30T10:17:15+01:00,"{""title"":""FPGA-based hardware accelerator for leveled RIng-LWE fully homomorphic encryption"",""eid"":""2-s2.0-85102749881"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102749881?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102749881\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102749881\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102749881""}}
"
1483,scopus,lit,add_lit,2021-11-30T10:17:15+01:00,"{""title"":""An accelerated edge cloud system for energy data stream processing based on adaptive incremental deep learning scheme"",""eid"":""2-s2.0-85102740342"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102740342?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102740342\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102740342\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102740342""}}
"
1484,scopus,lit,add_lit,2021-11-30T10:17:15+01:00,"{""title"":""Multi-precision policy enforced training (muppet): A precision-switching strategy for quantised fixed-point training of cnns"",""eid"":""2-s2.0-85102545057"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102545057?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102545057\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102545057\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102545057""}}
"
1485,scopus,lit,add_lit,2021-11-30T10:17:15+01:00,"{""title"":""AlphaGo policy network: A DCNN accelerator on FPGA"",""eid"":""2-s2.0-85102459408"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102459408?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102459408\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102459408\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102459408""}}
"
1486,scopus,lit,add_lit,2021-11-30T10:17:15+01:00,"{""title"":""A convolutional neural network accelerator architecture with fine-granular mixed precision configurability"",""eid"":""2-s2.0-85102233713"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85102233713?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85102233713\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85102233713\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85102233713""}}
"
1487,scopus,lit,add_lit,2021-11-30T10:17:15+01:00,"{""title"":""AdaTune: Adaptive tensor program compilation made efficient"",""eid"":""2-s2.0-85101854024"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85101854024?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85101854024\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85101854024\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85101854024""}}
"
1488,scopus,lit,add_lit,2021-11-30T10:17:15+01:00,"{""title"":""Structured pruning of large language models"",""eid"":""2-s2.0-85101836243"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85101836243?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85101836243\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85101836243\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85101836243""}}
"
1489,scopus,lit,add_lit,2021-11-30T10:17:15+01:00,"{""title"":""Edge computing accelerated defect classification based on deep convolutional neural network with application in rolling image inspection"",""eid"":""2-s2.0-85101476560"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85101476560?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85101476560\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85101476560\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85101476560""}}
"
1490,scopus,lit,add_lit,2021-11-30T10:17:15+01:00,"{""title"":""Optimized path-planning in continuous spaces for unmanned aerial vehicles using meta-heuristics"",""eid"":""2-s2.0-85100629964"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85100629964?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85100629964\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85100629964\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85100629964""}}
"
1491,scopus,lit,add_lit,2021-11-30T10:17:15+01:00,"{""title"":""Training progressively binarizing deep networks using FPGAs"",""eid"":""2-s2.0-85099685410"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85099685410?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85099685410\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85099685410\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85099685410""}}
"
1492,scopus,lit,add_lit,2021-11-30T10:17:15+01:00,"{""title"":""Efficient Implementation of Stochastic Computing Based Deep Neural Network on Low Cost Hardware with Saturation Arithmetic"",""eid"":""2-s2.0-85099516162"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85099516162?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85099516162\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85099516162\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85099516162""}}
"
1493,scopus,lit,add_lit,2021-11-30T10:17:15+01:00,"{""title"":""Optimization and acceleration of convolutional neural networks: A survey"",""eid"":""2-s2.0-85099506891"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85099506891?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1319157820304845"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85099506891\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85099506891\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85099506891""}}
"
1494,scopus,lit,add_lit,2021-11-30T10:17:15+01:00,"{""title"":""DepthNet: Real-Time LiDAR Point Cloud Depth Completion for Autonomous Vehicles"",""eid"":""2-s2.0-85098790655"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85098790655?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85098790655\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85098790655\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85098790655""}}
"
1495,scopus,lit,add_lit,2021-11-30T10:17:15+01:00,"{""title"":""Model extraction attacks on recurrent neural networks"",""eid"":""2-s2.0-85098788654"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85098788654?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85098788654\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85098788654\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85098788654""}}
"
1496,scopus,lit,add_lit,2021-11-30T10:17:15+01:00,"{""title"":""Lifting-based fractional wavelet filter: Energy-efficient DWT architecture for low-cost wearable sensors"",""eid"":""2-s2.0-85098562221"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85098562221?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85098562221\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85098562221\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85098562221""}}
"
1497,scopus,lit,add_lit,2021-11-30T10:17:15+01:00,"{""title"":""GPU-Card Performance Research in Satellite Imagery Classification Problems Using Machine Learning"",""eid"":""2-s2.0-85098548147"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85098548147?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1877050920323802"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85098548147\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85098548147\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85098548147""}}
"
1498,scopus,lit,add_lit,2021-11-30T10:17:15+01:00,"{""title"":""Improving the performance of whale optimization algorithm through OpenCL-based FPGA accelerator"",""eid"":""2-s2.0-85098534840"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85098534840?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85098534840\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85098534840\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85098534840""}}
"
1499,scopus,lit,add_lit,2021-11-30T10:17:15+01:00,"{""title"":""Compressing LSTM networks with hierarchical coarse-grain sparsity"",""eid"":""2-s2.0-85098177563"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85098177563?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85098177563\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85098177563\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85098177563""}}
"
1500,scopus,lit,add_lit,2021-11-30T10:17:15+01:00,"{""title"":""Accelerating deep neural network computation on a low power reconfigurable architecture"",""eid"":""2-s2.0-85097844379"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85097844379?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85097844379\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85097844379\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85097844379""}}
"
1501,scopus,lit,add_lit,2021-11-30T10:17:15+01:00,"{""title"":""An Amygdala-Inspired Classical Conditioning Model Implemented on an FPGA for Home Service Robots"",""eid"":""2-s2.0-85097712435"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85097712435?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85097712435\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85097712435\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85097712435""}}
"
1502,scopus,lit,add_lit,2021-11-30T10:17:16+01:00,"{""title"":""Feasibility and Design Trade-Offs of Neural Network Accelerators Implemented on Reconfigurable Hardware"",""eid"":""2-s2.0-85097632429"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85097632429?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85097632429\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85097632429\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85097632429""}}
"
1503,scopus,lit,add_lit,2021-11-30T10:17:16+01:00,"{""title"":""GPU-Based Self-Organizing Maps for Post-labeled Few-Shot Unsupervised Learning"",""eid"":""2-s2.0-85097374348"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85097374348?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85097374348\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85097374348\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85097374348""}}
"
1504,scopus,lit,add_lit,2021-11-30T10:17:16+01:00,"{""title"":""Efficient and modularized training on FPGA for real-time applications"",""eid"":""2-s2.0-85097352355"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85097352355?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85097352355\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85097352355\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85097352355""}}
"
1505,scopus,lit,add_lit,2021-11-30T10:17:16+01:00,"{""title"":""Jointly optimizing preprocessing and inference for dnn-based visual analytics"",""eid"":""2-s2.0-85097302945"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85097302945?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85097302945\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85097302945\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85097302945""}}
"
1506,scopus,lit,add_lit,2021-11-30T10:17:16+01:00,"{""title"":""Hardware and Software Optimizations for Accelerating Deep Neural Networks: Survey of Current Trends, Challenges, and the Road Ahead"",""eid"":""2-s2.0-85097150096"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85097150096?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85097150096\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85097150096\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85097150096""}}
"
1507,scopus,lit,add_lit,2021-11-30T10:17:16+01:00,"{""title"":""Fuzzy classification of OpenCL programs targeting heterogeneous systems"",""eid"":""2-s2.0-85096999844"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85096999844?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85096999844\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85096999844\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85096999844""}}
"
1508,scopus,lit,add_lit,2021-11-30T10:17:16+01:00,"{""title"":""Deep learning side-channel attack against hardware implementations of AES"",""eid"":""2-s2.0-85096882303"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85096882303?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0141933120305408"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85096882303\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85096882303\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85096882303""}}
"
1509,scopus,lit,add_lit,2021-11-30T10:17:16+01:00,"{""title"":""Derivation and analysis of fast bilinear algorithms for convolution"",""eid"":""2-s2.0-85096841019"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85096841019?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85096841019\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85096841019\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85096841019""}}
"
1510,scopus,lit,add_lit,2021-11-30T10:17:16+01:00,"{""title"":""A tensor compiler for unified machine learning prediction serving"",""eid"":""2-s2.0-85096745219"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85096745219?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85096745219\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85096745219\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85096745219""}}
"
1511,scopus,lit,add_lit,2021-11-30T10:17:16+01:00,"{""title"":""Rammer: Enabling holistic deep learning compiler optimizations with rTasks"",""eid"":""2-s2.0-85096743384"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85096743384?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85096743384\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85096743384\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85096743384""}}
"
1512,scopus,lit,add_lit,2021-11-30T10:17:16+01:00,"{""title"":""Multilayer photonic reservoir computing architecture using time division multiplexing for parallel computation"",""eid"":""2-s2.0-85096613939"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85096613939?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85096613939\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85096613939\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85096613939""}}
"
1513,scopus,lit,add_lit,2021-11-30T10:17:16+01:00,"{""title"":""Towards reconfigurable optoelectronic hardware accelerator for reservoir computing"",""eid"":""2-s2.0-85096530680"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85096530680?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85096530680\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85096530680\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85096530680""}}
"
1514,scopus,lit,add_lit,2021-11-30T10:17:16+01:00,"{""title"":""Bank Risk Control based on FPGA and Machine Learning"",""eid"":""2-s2.0-85096529608"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85096529608?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0141933120306256"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85096529608\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85096529608\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85096529608""}}
"
1515,scopus,lit,add_lit,2021-11-30T10:17:16+01:00,"{""title"":""Collaborative system of industry, university and research institute based on FPGA and convolutional neural network"",""eid"":""2-s2.0-85096529214"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85096529214?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0141933120306207"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85096529214\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85096529214\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85096529214""}}
"
1516,scopus,lit,add_lit,2021-11-30T10:17:16+01:00,"{""title"":""Sea area remote sensing monitoring based on advanced flight control and autonomous control of drone clusters"",""eid"":""2-s2.0-85096504819"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85096504819?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0141933120306268"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85096504819\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85096504819\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85096504819""}}
"
1517,scopus,lit,add_lit,2021-11-30T10:17:16+01:00,"{""title"":""A parallel computing method of CNN network convolution and network value optimization solution"",""eid"":""2-s2.0-85096479868"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85096479868?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0141933120306098"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85096479868\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85096479868\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85096479868""}}
"
1518,scopus,lit,add_lit,2021-11-30T10:17:16+01:00,"{""title"":""Image processing system based on FPGA and convolutional neural network"",""eid"":""2-s2.0-85096195532"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85096195532?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0141933120305378"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85096195532\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85096195532\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85096195532""}}
"
1519,scopus,lit,add_lit,2021-11-30T10:17:16+01:00,"{""title"":""Selection of Emerging Technologies: A Case Study in Technology Strategies of Intelligent Vehicles"",""eid"":""2-s2.0-85095781308"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85095781308?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85095781308\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85095781308\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85095781308""}}
"
1520,scopus,lit,add_lit,2021-11-30T10:17:16+01:00,"{""title"":""On machine learning and knowledge organization in multimedia information retrieval"",""eid"":""2-s2.0-85095694396"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85095694396?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85095694396\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85095694396\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85095694396""}}
"
1521,scopus,lit,add_lit,2021-11-30T10:17:16+01:00,"{""title"":""Improvement of the AlexNet Networks for Large-Scale Recognition Applications"",""eid"":""2-s2.0-85095589199"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85095589199?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85095589199\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85095589199\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85095589199""}}
"
1522,scopus,lit,add_lit,2021-11-30T10:17:16+01:00,"{""title"":""Parallel Processing, 1980 to 2020"",""eid"":""2-s2.0-85094216297"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85094216297?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85094216297\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85094216297\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85094216297""}}
"
1523,scopus,lit,add_lit,2021-11-30T10:17:16+01:00,"{""title"":""Learning to segment 3D point clouds in 2D image space"",""eid"":""2-s2.0-85094168232"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85094168232?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85094168232\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85094168232\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85094168232""}}
"
1524,scopus,lit,add_lit,2021-11-30T10:17:16+01:00,"{""title"":""VGM-Bench: FPU Benchmark Suite for Computer Vision, Computer Graphics and Machine Learning Applications"",""eid"":""2-s2.0-85093826654"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85093826654?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85093826654\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85093826654\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85093826654""}}
"
1525,scopus,lit,add_lit,2021-11-30T10:17:16+01:00,"{""title"":""FPGA acceleration of tree-based learning algorithms"",""eid"":""2-s2.0-85092782317"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85092782317?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85092782317\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85092782317\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85092782317""}}
"
1526,scopus,lit,add_lit,2021-11-30T10:17:16+01:00,"{""title"":""Optimizing Accelerator on FPGA for Deep Convolutional Neural Networks"",""eid"":""2-s2.0-85092747647"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85092747647?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85092747647\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85092747647\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85092747647""}}
"
1527,scopus,lit,add_lit,2021-11-30T10:17:17+01:00,"{""title"":""Design of a Convolutional Neural Network Instruction Set Based on RISC-V and Its Microarchitecture Implementation"",""eid"":""2-s2.0-85092727709"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85092727709?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85092727709\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85092727709\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85092727709""}}
"
1528,scopus,lit,add_lit,2021-11-30T10:17:17+01:00,"{""title"":""Accelerating Sparse Convolutional Neural Networks Based on Dataflow Architecture"",""eid"":""2-s2.0-85092714298"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85092714298?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85092714298\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85092714298\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85092714298""}}
"
1529,scopus,lit,add_lit,2021-11-30T10:17:17+01:00,"{""title"":""Deep Image Translation for Enhancing Simulated Ultrasound Images"",""eid"":""2-s2.0-85092706009"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85092706009?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85092706009\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85092706009\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85092706009""}}
"
1530,scopus,lit,add_lit,2021-11-30T10:17:17+01:00,"{""title"":""Towards a Deep-Pipelined Architecture for Accelerating Deep GCN on a Multi-FPGA Platform"",""eid"":""2-s2.0-85092640466"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85092640466?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85092640466\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85092640466\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85092640466""}}
"
1531,scopus,lit,add_lit,2021-11-30T10:17:17+01:00,"{""title"":""Research progress of FPGA technology in biomedical imaging"",""eid"":""2-s2.0-85092272820"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85092272820?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85092272820\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85092272820\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85092272820""}}
"
1532,scopus,lit,add_lit,2021-11-30T10:17:17+01:00,"{""title"":""Cost-effective hardware accelerator recommendation for edge computing"",""eid"":""2-s2.0-85092243805"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85092243805?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85092243805\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85092243805\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85092243805""}}
"
1533,scopus,lit,add_lit,2021-11-30T10:17:17+01:00,"{""title"":""Parallel hardware architecture of the 3d fdtd algorithm with convolutional perfectly matched layer boundary condition"",""eid"":""2-s2.0-85092097674"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85092097674?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85092097674\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85092097674\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85092097674""}}
"
1534,scopus,lit,add_lit,2021-11-30T10:17:17+01:00,"{""title"":""Model-switching: Dealing with fluctuating workloads in machine-learning-as-a-service systems"",""eid"":""2-s2.0-85091928970"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091928970?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091928970\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091928970\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091928970""}}
"
1535,scopus,lit,add_lit,2021-11-30T10:17:17+01:00,"{""title"":""Stratus: Clouds with microarchitectural resource management"",""eid"":""2-s2.0-85091892505"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091892505?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091892505\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091892505\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091892505""}}
"
1536,scopus,lit,add_lit,2021-11-30T10:17:17+01:00,"{""title"":""Collaborative Intelligence: Accelerating Deep Neural Network Inference via Device-Edge Synergy"",""eid"":""2-s2.0-85091876000"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091876000?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091876000\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091876000\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091876000""}}
"
1537,scopus,lit,add_lit,2021-11-30T10:17:17+01:00,"{""title"":""Collaborative Filtering of Correlated Noise: Exact Transform-Domain Variance for Improved Shrinkage and Patch Matching"",""eid"":""2-s2.0-85091824346"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091824346?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091824346\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091824346\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091824346""}}
"
1538,scopus,lit,add_lit,2021-11-30T10:17:17+01:00,"{""title"":""A permutational boltzmann machine with parallel tempering for solving combinatorial optimization problems"",""eid"":""2-s2.0-85091314280"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091314280?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091314280\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091314280\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091314280""}}
"
1539,scopus,lit,add_lit,2021-11-30T10:17:17+01:00,"{""title"":""A CNN hardware accelerator in FPGA for stacked hourglass network"",""eid"":""2-s2.0-85091314262"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091314262?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091314262\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091314262\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091314262""}}
"
1540,scopus,lit,add_lit,2021-11-30T10:17:17+01:00,"{""title"":""Multi-layer model predictive control for integrated power/propulsion systems"",""eid"":""2-s2.0-85091309765"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091309765?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091309765\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091309765\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091309765""}}
"
1541,scopus,lit,add_lit,2021-11-30T10:17:17+01:00,"{""title"":""Study on the Extraction of Target Contours of Underwater Images"",""eid"":""2-s2.0-85091308413"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091308413?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091308413\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091308413\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091308413""}}
"
1542,scopus,lit,add_lit,2021-11-30T10:17:17+01:00,"{""title"":""Research on Quality Control of Marine Monitoring Data Based on Extreme Learning Machine"",""eid"":""2-s2.0-85091279567"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091279567?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091279567\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091279567\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091279567""}}
"
1543,scopus,lit,add_lit,2021-11-30T10:17:17+01:00,"{""title"":""Runtime adaptive matrix multiplication for the SW26010 many-core processor"",""eid"":""2-s2.0-85091257294"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091257294?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091257294\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091257294\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091257294""}}
"
1544,scopus,lit,add_lit,2021-11-30T10:17:17+01:00,"{""title"":""Evaluation of deep learning accelerators for object detection at the edge"",""eid"":""2-s2.0-85091158574"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091158574?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091158574\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091158574\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091158574""}}
"
1545,scopus,lit,add_lit,2021-11-30T10:17:17+01:00,"{""title"":""Classification of Moduli Sets for Residue Number System with Special Diagonal Functions"",""eid"":""2-s2.0-85090927312"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85090927312?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85090927312\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85090927312\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85090927312""}}
"
1546,scopus,lit,add_lit,2021-11-30T10:17:17+01:00,"{""title"":""A Survey on Coarse-Grained Reconfigurable Architectures from a Performance Perspective"",""eid"":""2-s2.0-85090355460"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85090355460?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85090355460\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85090355460\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85090355460""}}
"
1547,scopus,lit,add_lit,2021-11-30T10:17:17+01:00,"{""title"":""Applying AI in Practice: Key Challenges and Lessons Learned"",""eid"":""2-s2.0-85090177992"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85090177992?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85090177992\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85090177992\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85090177992""}}
"
1548,scopus,lit,add_lit,2021-11-30T10:17:17+01:00,"{""title"":""A Systematic Study of Tiny YOLO3 Inference: Toward Compact Brainware Processor with Less Memory and Logic Gate"",""eid"":""2-s2.0-85089949617"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85089949617?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85089949617\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85089949617\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85089949617""}}
"
1549,scopus,lit,add_lit,2021-11-30T10:17:17+01:00,"{""title"":""A Comparative Study of Techniques for Energy Predictive Modeling Using Performance Monitoring Counters on Modern Multicore CPUs"",""eid"":""2-s2.0-85089944286"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85089944286?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85089944286\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85089944286\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85089944286""}}
"
1550,scopus,lit,add_lit,2021-11-30T10:17:17+01:00,"{""title"":""A novel cognitive Wallace compressor based multi operand adders in CNN architecture for FPGA"",""eid"":""2-s2.0-85089869063"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85089869063?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85089869063\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85089869063\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85089869063""}}
"
1551,scopus,lit,add_lit,2021-11-30T10:17:17+01:00,"{""title"":""A review of research on medical image confidentiality related technology coherent taxonomy, motivations, open challenges and recommendations"",""eid"":""2-s2.0-85089695854"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85089695854?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85089695854\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85089695854\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85089695854""}}
"
1552,scopus,lit,add_lit,2021-11-30T10:17:18+01:00,"{""title"":""Hardware implementation of histogram-based algorithm for image enhancement"",""eid"":""2-s2.0-85089613110"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85089613110?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85089613110\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85089613110\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85089613110""}}
"
1553,scopus,lit,add_lit,2021-11-30T10:17:18+01:00,"{""title"":""Efficient Biomedical Image Segmentation on EdgeTPUs at Point of Care"",""eid"":""2-s2.0-85089594272"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85089594272?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85089594272\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85089594272\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85089594272""}}
"
1554,scopus,lit,add_lit,2021-11-30T10:17:18+01:00,"{""title"":""Packet Length Spectral Analysis for IoT Flow Classification Using Ensemble Learning"",""eid"":""2-s2.0-85089575535"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85089575535?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85089575535\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85089575535\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85089575535""}}
"
1555,scopus,lit,add_lit,2021-11-30T10:17:18+01:00,"{""title"":""Hardware-Accelerated Platforms and Infrastructures for Network Functions: A Survey of Enabling Technologies and Research Studies"",""eid"":""2-s2.0-85089502667"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85089502667?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85089502667\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85089502667\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85089502667""}}
"
1556,scopus,lit,add_lit,2021-11-30T10:17:18+01:00,"{""title"":""Geometric algebra applications vol. II: Robot modelling and control"",""eid"":""2-s2.0-85089332301"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85089332301?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85089332301\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85089332301\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85089332301""}}
"
1557,scopus,lit,add_lit,2021-11-30T10:17:18+01:00,"{""title"":""Leveraging dynamic partial reconfiguration with scalable ILP based task scheduling"",""eid"":""2-s2.0-85089184153"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85089184153?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85089184153\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85089184153\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85089184153""}}
"
1558,scopus,lit,add_lit,2021-11-30T10:17:18+01:00,"{""title"":""E2GC: Energy-efficient group convolution in deep neural networks"",""eid"":""2-s2.0-85089180911"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85089180911?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85089180911\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85089180911\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85089180911""}}
"
1559,scopus,lit,add_lit,2021-11-30T10:17:18+01:00,"{""title"":""Comparing machine learning and neural network-based approaches for sign detection and classification in autonomous vehicles"",""eid"":""2-s2.0-85089079181"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85089079181?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85089079181\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85089079181\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85089079181""}}
"
1560,scopus,lit,add_lit,2021-11-30T10:17:18+01:00,"{""title"":""Adaptive Inattentional Framework for Video Object Detection with Reward-Conditional Training"",""eid"":""2-s2.0-85088866857"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85088866857?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85088866857\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85088866857\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85088866857""}}
"
1561,scopus,lit,add_lit,2021-11-30T10:17:18+01:00,"{""title"":""An FPGA-Based Hardware Accelerator for Real-Time Block-Matching and 3D Filtering"",""eid"":""2-s2.0-85088662343"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85088662343?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85088662343\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85088662343\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85088662343""}}
"
1562,scopus,lit,add_lit,2021-11-30T10:17:18+01:00,"{""title"":""FlexHH: A Flexible Hardware Library for Hodgkin-Huxley-Based Neural Simulations"",""eid"":""2-s2.0-85088629347"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85088629347?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85088629347\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85088629347\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85088629347""}}
"
1563,scopus,lit,add_lit,2021-11-30T10:17:18+01:00,"{""title"":""Exploiting Multi-Level Parallelism for Run-Time Adaptive Inverse Kinematics on Heterogeneous MPSoCs"",""eid"":""2-s2.0-85088311783"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85088311783?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85088311783\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85088311783\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85088311783""}}
"
1564,scopus,lit,add_lit,2021-11-30T10:17:18+01:00,"{""title"":""Hyperspectral Compressive Sensing with a System-On-Chip FPGA"",""eid"":""2-s2.0-85088308613"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85088308613?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85088308613\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85088308613\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85088308613""}}
"
1565,scopus,lit,add_lit,2021-11-30T10:17:18+01:00,"{""title"":""Structural Image De-Identification for Privacy-Preserving Deep Learning"",""eid"":""2-s2.0-85088304961"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85088304961?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85088304961\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85088304961\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85088304961""}}
"
1566,scopus,lit,add_lit,2021-11-30T10:17:18+01:00,"{""title"":""Kick: Shift-N-Overlap Cascades of Transposed Convolutional Layer for Better Autoencoding Reconstruction on Remote Sensing Imagery"",""eid"":""2-s2.0-85088154686"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85088154686?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85088154686\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85088154686\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85088154686""}}
"
1567,scopus,lit,add_lit,2021-11-30T10:17:18+01:00,"{""title"":""Sparse-YOLO: Hardware/Software Co-Design of an FPGA Accelerator for YOLOv2"",""eid"":""2-s2.0-85087835217"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85087835217?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85087835217\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85087835217\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85087835217""}}
"
1568,scopus,lit,add_lit,2021-11-30T10:17:18+01:00,"{""title"":""Moving Medical Image Analysis to GPU Embedded Systems: Application to Brain Tumor Segmentation"",""eid"":""2-s2.0-85087824895"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85087824895?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85087824895\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85087824895\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85087824895""}}
"
1569,scopus,lit,add_lit,2021-11-30T10:17:18+01:00,"{""title"":""Early experience in benchmarking edge ai processors with object detection workloads"",""eid"":""2-s2.0-85087039271"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85087039271?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85087039271\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85087039271\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85087039271""}}
"
1570,scopus,lit,add_lit,2021-11-30T10:17:18+01:00,"{""title"":""FASTHash: FPGA-Based high throughput parallel hash table"",""eid"":""2-s2.0-85087019662"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85087019662?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85087019662\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85087019662\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85087019662""}}
"
1571,scopus,lit,add_lit,2021-11-30T10:17:18+01:00,"{""title"":""35th International Conference on High Performance Computing, ISC High Performance 2020"",""eid"":""2-s2.0-85087015152"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85087015152?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85087015152\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85087015152\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85087015152""}}
"
1572,scopus,lit,add_lit,2021-11-30T10:17:18+01:00,"{""title"":""A Novel FPGA Accelerator Design for Real-Time and Ultra-Low Power Deep Convolutional Neural Networks Compared with Titan X GPU"",""eid"":""2-s2.0-85086711993"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85086711993?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85086711993\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85086711993\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85086711993""}}
"
1573,scopus,lit,add_lit,2021-11-30T10:17:18+01:00,"{""title"":""Design and Implementation of Cellular Automata on FPGA for Hardware Acceleration"",""eid"":""2-s2.0-85086641221"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85086641221?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1877050920311996"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85086641221\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85086641221\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85086641221""}}
"
1574,scopus,lit,add_lit,2021-11-30T10:17:18+01:00,"{""title"":""Knowledge based fuzzy c-means method for rapid brain tissues segmentation of magnetic resonance imaging scans with CUDA enabled GPU machine"",""eid"":""2-s2.0-85086168299"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85086168299?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85086168299\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85086168299\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85086168299""}}
"
1575,scopus,lit,add_lit,2021-11-30T10:17:18+01:00,"{""title"":""A power-efficient optimizing framework FPGA accelerator based on winograd for YOLO"",""eid"":""2-s2.0-85086000076"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85086000076?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85086000076\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85086000076\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85086000076""}}
"
1576,scopus,lit,add_lit,2021-11-30T10:17:18+01:00,"{""title"":""Underwater exploration by AUV using deep neural network implemented on FPGA"",""eid"":""2-s2.0-85085726808"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85085726808?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85085726808\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85085726808\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85085726808""}}
"
1577,scopus,lit,add_lit,2021-11-30T10:17:19+01:00,"{""title"":""A fast and efficient lossless compression technique for greyscale images"",""eid"":""2-s2.0-85085468996"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85085468996?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85085468996\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85085468996\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85085468996""}}
"
1578,scopus,lit,add_lit,2021-11-30T10:17:19+01:00,"{""title"":""Neuromorphic computing and beyond: Parallel, approximation, near memory, and quantum"",""eid"":""2-s2.0-85085410374"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85085410374?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85085410374\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85085410374\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85085410374""}}
"
1579,scopus,lit,add_lit,2021-11-30T10:17:19+01:00,"{""title"":""Processing systems for deep learning inference on edge devices"",""eid"":""2-s2.0-85085219683"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85085219683?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85085219683\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85085219683\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85085219683""}}
"
1580,scopus,lit,add_lit,2021-11-30T10:17:19+01:00,"{""title"":""Machine learning techniques for wireless-powered ambient backscatter communications: Enabling intelligent iot networks in 6g era"",""eid"":""2-s2.0-85085193874"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85085193874?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85085193874\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85085193874\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85085193874""}}
"
1581,scopus,lit,add_lit,2021-11-30T10:17:19+01:00,"{""title"":""Genetic algorithm for quadratic assignment problems: Application of Taguchi method for optimisation"",""eid"":""2-s2.0-85085091003"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85085091003?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85085091003\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85085091003\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85085091003""}}
"
1582,scopus,lit,add_lit,2021-11-30T10:17:19+01:00,"{""title"":""Robust Multimodal Heartbeat Detection Using Hybrid Neural Networks"",""eid"":""2-s2.0-85085080873"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85085080873?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85085080873\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85085080873\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85085080873""}}
"
1583,scopus,lit,add_lit,2021-11-30T10:17:19+01:00,"{""title"":""Analysis and Comparison of FPGA-Based Histogram of Oriented Gradients Implementations"",""eid"":""2-s2.0-85084933703"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084933703?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084933703\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084933703\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084933703""}}
"
1584,scopus,lit,add_lit,2021-11-30T10:17:19+01:00,"{""title"":""Study on the observability degree of integrated inertial navigation system of autonomous underwater vehicle"",""eid"":""2-s2.0-85084586620"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084586620?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084586620\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084586620\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084586620""}}
"
1585,scopus,lit,add_lit,2021-11-30T10:17:19+01:00,"{""title"":""Passive vision road obstacle detection: a literature mapping"",""eid"":""2-s2.0-85084511260"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084511260?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084511260\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084511260\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084511260""}}
"
1586,scopus,lit,add_lit,2021-11-30T10:17:19+01:00,"{""title"":""BAX: A Bundle Adjustment Accelerator with Decoupled Access/Execute Architecture for Visual Odometry"",""eid"":""2-s2.0-85084471346"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084471346?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084471346\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084471346\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084471346""}}
"
1587,scopus,lit,add_lit,2021-11-30T10:17:19+01:00,"{""title"":""A hybrid device for the acquisition of electrical tomography measurement data"",""eid"":""2-s2.0-85083859422"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85083859422?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85083859422\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85083859422\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85083859422""}}
"
1588,scopus,lit,add_lit,2021-11-30T10:17:19+01:00,"{""title"":""Using Floating-Point Intervals for Non-Modular Computations in Residue Number System"",""eid"":""2-s2.0-85083456454"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85083456454?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85083456454\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85083456454\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85083456454""}}
"
1589,scopus,lit,add_lit,2021-11-30T10:17:19+01:00,"{""title"":""Traffic Congestion Control Using Hierarchical Decision Model"",""eid"":""2-s2.0-85083433297"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85083433297?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85083433297\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85083433297\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85083433297""}}
"
1590,scopus,lit,add_lit,2021-11-30T10:17:19+01:00,"{""title"":""A Systematic Review of Big Data Analytics for Oil and Gas Industry 4.0"",""eid"":""2-s2.0-85083399205"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85083399205?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85083399205\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85083399205\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85083399205""}}
"
1591,scopus,lit,add_lit,2021-11-30T10:17:19+01:00,"{""title"":""Parallel implementation of genetic algorithm on FPGA using Vivado high level synthesis"",""eid"":""2-s2.0-85083324344"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85083324344?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85083324344\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85083324344\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85083324344""}}
"
1592,scopus,lit,add_lit,2021-11-30T10:17:19+01:00,"{""title"":""An Intelligent Informative Totem Application Based on Deep CNN in Edge Regime"",""eid"":""2-s2.0-85083302951"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85083302951?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85083302951\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85083302951\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85083302951""}}
"
1593,scopus,lit,add_lit,2021-11-30T10:17:19+01:00,"{""title"":""Towards Scalable Analytics with Inference-Enabled Solid-State Drives"",""eid"":""2-s2.0-85083239671"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85083239671?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85083239671\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85083239671\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85083239671""}}
"
1594,scopus,lit,add_lit,2021-11-30T10:17:19+01:00,"{""title"":""Supervised hardware/software partitioning algorithms for FPGA-based applications"",""eid"":""2-s2.0-85083096728"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85083096728?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85083096728\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85083096728\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85083096728""}}
"
1595,scopus,lit,add_lit,2021-11-30T10:17:19+01:00,"{""title"":""Integer vs. Floating-Point Processing on Modern FPGA Technology"",""eid"":""2-s2.0-85083084525"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85083084525?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85083084525\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85083084525\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85083084525""}}
"
1596,scopus,lit,add_lit,2021-11-30T10:17:19+01:00,"{""title"":""Using Machine Learning to Estimate Utilization and Throughput for OpenCL-Based Matrix-Vector Multiplication (MVM)"",""eid"":""2-s2.0-85083083134"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85083083134?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85083083134\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85083083134\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85083083134""}}
"
1597,scopus,lit,add_lit,2021-11-30T10:17:19+01:00,"{""title"":""Cost-Effective, Re-Configurable Cluster Approach for Resource Constricted FPGA Based Machine Learning and AI Applications"",""eid"":""2-s2.0-85083079016"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85083079016?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85083079016\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85083079016\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85083079016""}}
"
1598,scopus,lit,add_lit,2021-11-30T10:17:19+01:00,"{""title"":""Artificial Intelligence for 5G Wireless Systems: Opportunities, Challenges, and Future Research Direction"",""eid"":""2-s2.0-85083074022"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85083074022?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85083074022\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85083074022\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85083074022""}}
"
1599,scopus,lit,add_lit,2021-11-30T10:17:19+01:00,"{""title"":""Accelerating binarized convolutional neural networks with dynamic partial reconfiguration on disaggregated FPGAs"",""eid"":""2-s2.0-85083052154"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85083052154?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85083052154\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85083052154\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85083052154""}}
"
1600,scopus,lit,add_lit,2021-11-30T10:17:19+01:00,"{""title"":""Energy-efficiency evaluation of FPGAs for floating-point intensive workloads"",""eid"":""2-s2.0-85083049350"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85083049350?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85083049350\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85083049350\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85083049350""}}
"
1601,scopus,lit,add_lit,2021-11-30T10:17:19+01:00,"{""title"":""FPGA-Based Computational Fluid Dynamics Simulation Architecture via High-Level Synthesis Design Method"",""eid"":""2-s2.0-85083037117"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85083037117?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85083037117\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85083037117\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85083037117""}}
"
1602,scopus,lit,add_lit,2021-11-30T10:17:20+01:00,"{""title"":""PARC: A Processing-in-CAM Architecture for Genomic Long Read Pairwise Alignment using ReRAM"",""eid"":""2-s2.0-85083035598"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85083035598?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85083035598\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85083035598\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85083035598""}}
"
1603,scopus,lit,add_lit,2021-11-30T10:17:20+01:00,"{""title"":""Scaled Population Arithmetic for Efficient Stochastic Computing"",""eid"":""2-s2.0-85083031657"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85083031657?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85083031657\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85083031657\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85083031657""}}
"
1604,scopus,lit,add_lit,2021-11-30T10:17:20+01:00,"{""title"":""DF-SSD: A deep convolutional neural network-based embedded lightweight object detection framework for remote sensing imagery"",""eid"":""2-s2.0-85083031521"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85083031521?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85083031521\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85083031521\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85083031521""}}
"
1605,scopus,lit,add_lit,2021-11-30T10:17:20+01:00,"{""title"":""Black Box Search Space Profiling for Accelerator-Aware Neural Architecture Search"",""eid"":""2-s2.0-85083030930"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85083030930?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85083030930\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85083030930\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85083030930""}}
"
1606,scopus,lit,add_lit,2021-11-30T10:17:20+01:00,"{""title"":""Packet Processing Architecture Using Last-Level-Cache Slices and Interleaved 3D-Stacked DRAM"",""eid"":""2-s2.0-85083030693"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85083030693?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85083030693\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85083030693\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85083030693""}}
"
1607,scopus,lit,add_lit,2021-11-30T10:17:20+01:00,"{""title"":""A Modular Software Library for Effective High Level Synthesis of Convolutional Neural Networks"",""eid"":""2-s2.0-85083029212"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85083029212?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85083029212\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85083029212\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85083029212""}}
"
1608,scopus,lit,add_lit,2021-11-30T10:17:20+01:00,"{""title"":""Accuracy, Training Time and Hardware Efficiency Trade-Offs for Quantized Neural Networks on FPGAs"",""eid"":""2-s2.0-85083029022"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85083029022?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85083029022\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85083029022\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85083029022""}}
"
1609,scopus,lit,add_lit,2021-11-30T10:17:20+01:00,"{""title"":""Implementing CNNs Using a Linear Array of Full Mesh CGRAs"",""eid"":""2-s2.0-85083027115"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85083027115?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85083027115\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85083027115\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85083027115""}}
"
1610,scopus,lit,add_lit,2021-11-30T10:17:20+01:00,"{""title"":""RISC-V Based MPSoC Design Exploration for FPGAs: Area, Power and Performance"",""eid"":""2-s2.0-85083025313"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85083025313?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85083025313\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85083025313\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85083025313""}}
"
1611,scopus,lit,add_lit,2021-11-30T10:17:20+01:00,"{""title"":""Chisel Usecase: Designing General Matrix Multiply for FPGA"",""eid"":""2-s2.0-85083025246"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85083025246?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85083025246\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85083025246\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85083025246""}}
"
1612,scopus,lit,add_lit,2021-11-30T10:17:20+01:00,"{""title"":""Recurrent Neural Networks: An Embedded Computing Perspective"",""eid"":""2-s2.0-85082939909"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85082939909?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85082939909\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85082939909\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85082939909""}}
"
1613,scopus,lit,add_lit,2021-11-30T10:17:20+01:00,"{""title"":""Resource-efficient bio-inspired visual processing on the hexapod walking robot HECTOR"",""eid"":""2-s2.0-85082791295"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85082791295?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85082791295\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85082791295\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85082791295""}}
"
1614,scopus,lit,add_lit,2021-11-30T10:17:20+01:00,"{""title"":""Laius: An energy-efficient FPGA CNN accelerator with the support of a fixed-point training framework"",""eid"":""2-s2.0-85082761660"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85082761660?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85082761660\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85082761660\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85082761660""}}
"
1615,scopus,lit,add_lit,2021-11-30T10:17:20+01:00,"{""title"":""Post-training Quantization Methods for Deep Learning Models"",""eid"":""2-s2.0-85082296382"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85082296382?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85082296382\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85082296382\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85082296382""}}
"
1616,scopus,lit,add_lit,2021-11-30T10:17:20+01:00,"{""title"":""MSP-MFCC: Energy-Efficient MFCC Feature Extraction Method with Mixed-Signal Processing Architecture for Wearable Speech Recognition Applications"",""eid"":""2-s2.0-85082294253"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85082294253?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85082294253\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85082294253\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85082294253""}}
"
1617,scopus,lit,add_lit,2021-11-30T10:17:20+01:00,"{""title"":""Deep Learning Applications in Agriculture: A Short Review"",""eid"":""2-s2.0-85082125818"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85082125818?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85082125818\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85082125818\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85082125818""}}
"
1618,scopus,lit,add_lit,2021-11-30T10:17:20+01:00,"{""title"":""Deep Learning on Computational-Resource-Limited Platforms: A Survey"",""eid"":""2-s2.0-85082101802"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85082101802?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85082101802\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85082101802\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85082101802""}}
"
1619,scopus,lit,add_lit,2021-11-30T10:17:20+01:00,"{""title"":""NetFPGA: Status, uses, developments, challenges, and evaluation"",""eid"":""2-s2.0-85081708719"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85081708719?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85081708719\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85081708719\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85081708719""}}
"
1620,scopus,lit,add_lit,2021-11-30T10:17:20+01:00,"{""title"":""Resource-Constrained Machine Learning for ADAS: A Systematic Review"",""eid"":""2-s2.0-85081676310"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85081676310?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85081676310\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85081676310\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85081676310""}}
"
1621,scopus,lit,add_lit,2021-11-30T10:17:20+01:00,"{""title"":""Daisy-chained systolic array and reconfigurable memory space for narrow memory bandwidth"",""eid"":""2-s2.0-85081653672"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85081653672?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85081653672\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85081653672\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85081653672""}}
"
1622,scopus,lit,add_lit,2021-11-30T10:17:20+01:00,"{""title"":""Computing in the Blink of an Eye: Current Possibilities for Edge Computing and Hardware-Agnostic Programming"",""eid"":""2-s2.0-85081584666"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85081584666?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85081584666\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85081584666\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85081584666""}}
"
1623,scopus,lit,add_lit,2021-11-30T10:17:20+01:00,"{""title"":""Real Full Binary Neural Network for Image Classification and Object Detection"",""eid"":""2-s2.0-85081569908"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85081569908?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85081569908\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85081569908\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85081569908""}}
"
1624,scopus,lit,add_lit,2021-11-30T10:17:20+01:00,"{""title"":""JUNGFRAU detector for brighter X-ray sources: Solutions for IT and data science challenges in macromolecular crystallography"",""eid"":""2-s2.0-85081534378"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85081534378?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85081534378\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85081534378\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85081534378""}}
"
1625,scopus,lit,add_lit,2021-11-30T10:17:20+01:00,"{""title"":""Accelerated deep learning in proteomics—A review"",""eid"":""2-s2.0-85081396823"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85081396823?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85081396823\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85081396823\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85081396823""}}
"
1626,scopus,lit,add_lit,2021-11-30T10:17:20+01:00,"{""title"":""6th Latin American High Performance Computing Conference, CARLA 2019"",""eid"":""2-s2.0-85081213034"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85081213034?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85081213034\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85081213034\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85081213034""}}
"
1627,scopus,lit,add_lit,2021-11-30T10:17:21+01:00,"{""title"":""GPU paralleled transformation and quantization for wavelet-based bitplane coding of multiresolution meshes"",""eid"":""2-s2.0-85081172273"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85081172273?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85081172273\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85081172273\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85081172273""}}
"
1628,scopus,lit,add_lit,2021-11-30T10:17:21+01:00,"{""title"":""Assessing Kokkos Performance on Selected Architectures"",""eid"":""2-s2.0-85081171680"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85081171680?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85081171680\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85081171680\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85081171680""}}
"
1629,scopus,lit,add_lit,2021-11-30T10:17:21+01:00,"{""title"":""2nd International Conference on Advanced Intelligent Systems for Sustainable Development, AI2SD 2019"",""eid"":""2-s2.0-85080883974"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85080883974?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85080883974\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85080883974\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85080883974""}}
"
1630,scopus,lit,add_lit,2021-11-30T10:17:21+01:00,"{""title"":""Soft Error Resilience of Deep Residual Networks for Object Recognition"",""eid"":""2-s2.0-85079826291"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85079826291?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85079826291\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85079826291\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85079826291""}}
"
1631,scopus,lit,add_lit,2021-11-30T10:17:21+01:00,"{""title"":""Optimization of Clutter Simulation Based on GPU"",""eid"":""2-s2.0-85079774320"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85079774320?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85079774320\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85079774320\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85079774320""}}
"
1632,scopus,lit,add_lit,2021-11-30T10:17:21+01:00,"{""title"":""Fast and Efficient Convolutional Accelerator for Edge Computing"",""eid"":""2-s2.0-85078701864"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85078701864?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85078701864\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85078701864\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85078701864""}}
"
1633,scopus,lit,add_lit,2021-11-30T10:17:21+01:00,"{""title"":""A real-time FPGA accelerated stream processing for hyperspectral image classification"",""eid"":""2-s2.0-85078481885"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85078481885?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85078481885\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85078481885\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85078481885""}}
"
1634,scopus,lit,add_lit,2021-11-30T10:17:21+01:00,"{""title"":""Edge AI: On-Demand Accelerating Deep Neural Network Inference via Edge Computing"",""eid"":""2-s2.0-85078348360"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85078348360?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85078348360\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85078348360\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85078348360""}}
"
1635,scopus,lit,add_lit,2021-11-30T10:17:21+01:00,"{""title"":""Tomographic feature-based map merging for multi-robot systems"",""eid"":""2-s2.0-85078295720"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85078295720?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85078295720\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85078295720\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85078295720""}}
"
1636,scopus,lit,add_lit,2021-11-30T10:17:21+01:00,"{""title"":""OPU: An FPGA-Based Overlay Processor for Convolutional Neural Networks"",""eid"":""2-s2.0-85077964428"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85077964428?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85077964428\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85077964428\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85077964428""}}
"
1637,scopus,lit,add_lit,2021-11-30T10:17:21+01:00,"{""title"":""Rearview Camera-Based Stixel Generation for Backing Crash Prevention"",""eid"":""2-s2.0-85077810902"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85077810902?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85077810902\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85077810902\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85077810902""}}
"
1638,scopus,lit,add_lit,2021-11-30T10:17:21+01:00,"{""title"":""Deep Neural Network through an InP SOA-Based Photonic Integrated Cross-Connect"",""eid"":""2-s2.0-85077504639"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85077504639?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85077504639\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85077504639\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85077504639""}}
"
1639,scopus,lit,add_lit,2021-11-30T10:17:21+01:00,"{""title"":""DeepCpU: Serving RNN-based deep learning models 10x faster"",""eid"":""2-s2.0-85077441701"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85077441701?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85077441701\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85077441701\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85077441701""}}
"
1640,scopus,lit,add_lit,2021-11-30T10:17:21+01:00,"{""title"":""A Winograd-Based Integrated Photonics Accelerator for Convolutional Neural Networks"",""eid"":""2-s2.0-85077239044"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85077239044?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85077239044\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85077239044\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85077239044""}}
"
1641,scopus,lit,add_lit,2021-11-30T10:17:21+01:00,"{""title"":""Photonic Multiply-Accumulate Operations for Neural Networks"",""eid"":""2-s2.0-85077238491"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85077238491?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85077238491\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85077238491\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85077238491""}}
"
1642,scopus,lit,add_lit,2021-11-30T10:17:21+01:00,"{""title"":""An FPGA implementation of deep spiking neural networks for low-power and fast classification"",""eid"":""2-s2.0-85076927473"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85076927473?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85076927473\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85076927473\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85076927473""}}
"
1643,scopus,lit,add_lit,2021-11-30T10:17:21+01:00,"{""title"":""Image Analysis Based on Heterogeneous Architectures for Precision Agriculture: A Systematic Literature Review"",""eid"":""2-s2.0-85076215281"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85076215281?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85076215281\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85076215281\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85076215281""}}
"
1644,scopus,lit,add_lit,2021-11-30T10:17:21+01:00,"{""title"":""Hardware support for thread synchronisation in an experimental manycore system"",""eid"":""2-s2.0-85076210113"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85076210113?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85076210113\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85076210113\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85076210113""}}
"
1645,scopus,lit,add_lit,2021-11-30T10:17:21+01:00,"{""title"":""Deep neural networks compiler for a trace-based accelerator"",""eid"":""2-s2.0-85075787917"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85075787917?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1383762119304667"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85075787917\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85075787917\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85075787917""}}
"
1646,scopus,lit,add_lit,2021-11-30T10:17:21+01:00,"{""title"":""Scaling Analysis of Specialized Tensor Processing Architectures for Deep Learning Models"",""eid"":""2-s2.0-85075178177"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85075178177?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85075178177\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85075178177\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85075178177""}}
"
1647,scopus,lit,add_lit,2021-11-30T10:17:21+01:00,"{""title"":""Survey on Single Image based Super-resolution — Implementation Challenges and Solutions"",""eid"":""2-s2.0-85074850507"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85074850507?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85074850507\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85074850507\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85074850507""}}
"
1648,scopus,lit,add_lit,2021-11-30T10:17:21+01:00,"{""title"":""Design Space Exploration of Hardware Spiking Neurons for Embedded Artificial Intelligence"",""eid"":""2-s2.0-85072858051"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85072858051?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0893608019303041"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85072858051\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85072858051\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85072858051""}}
"
1649,scopus,lit,add_lit,2021-11-30T10:17:21+01:00,"{""title"":""ASP-SIFT: Using Analog Signal Processing Architecture to Accelerate Keypoint Detection of SIFT Algorithm"",""eid"":""2-s2.0-85072539304"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85072539304?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85072539304\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85072539304\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85072539304""}}
"
1650,scopus,lit,add_lit,2021-11-30T10:17:21+01:00,"{""title"":""FPGA and GPU-based acceleration of ML workloads on Amazon cloud - A case study using gradient boosted decision tree library"",""eid"":""2-s2.0-85072521084"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85072521084?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0167926019300343"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85072521084\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85072521084\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85072521084""}}
"
1651,scopus,lit,add_lit,2021-11-30T10:17:21+01:00,"{""title"":""Optimal Design Parameters for Tiny-YOLO2 Implementation with Light-Weight Embedded GPGPU Environment"",""eid"":""2-s2.0-85071834376"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85071834376?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85071834376\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85071834376\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85071834376""}}
"
1652,scopus,lit,add_lit,2021-11-30T10:17:21+01:00,"{""title"":""Hardware Implementation of Convolutional Neural Network-Based Remote Sensing Image Classification Method"",""eid"":""2-s2.0-85071431348"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85071431348?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85071431348\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85071431348\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85071431348""}}
"
1653,scopus,lit,add_lit,2021-11-30T10:17:21+01:00,"{""title"":""Spintronic Logic-in-Memory Paradigms and Implementations"",""eid"":""2-s2.0-85069755601"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85069755601?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85069755601\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85069755601\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85069755601""}}
"
1654,scopus,lit,add_lit,2021-11-30T10:17:21+01:00,"{""title"":""HPC, Cloud and Big-Data Convergent Architectures: The LEXIS Approach"",""eid"":""2-s2.0-85068474136"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85068474136?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85068474136\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85068474136\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85068474136""}}
"
1655,scopus,lit,add_lit,2021-11-30T10:17:21+01:00,"{""title"":""An fpga based hardware accelerator for classification of handwritten digits"",""eid"":""2-s2.0-85066321083"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85066321083?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85066321083\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85066321083\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85066321083""}}
"
1656,scopus,lit,add_lit,2021-11-30T10:17:21+01:00,"{""title"":""GPGPU Based Parallel Implementation of Spectral Correlation Density Function"",""eid"":""2-s2.0-85064904105"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85064904105?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85064904105\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85064904105\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85064904105""}}
"
1657,scopus,lit,add_lit,2021-11-30T10:17:21+01:00,"{""title"":""Batch Size Influence on Performance of Graphic and Tensor Processing Units During Training and Inference Phases"",""eid"":""2-s2.0-85064567085"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85064567085?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85064567085\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85064567085\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85064567085""}}
"
1658,scopus,lit,add_lit,2021-11-30T10:17:21+01:00,"{""title"":""New Hardware Architecture for Self-Organizing Map Used for Color Vector Quantization"",""eid"":""2-s2.0-85063009350"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85063009350?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85063009350\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85063009350\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85063009350""}}
"
1659,scopus,lit,add_lit,2021-11-30T10:17:21+01:00,"{""title"":""Force-directed algorithms for schematic drawings and placement: A survey"",""eid"":""2-s2.0-85059642369"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85059642369?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85059642369\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85059642369\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85059642369""}}
"
1660,scopus,lit,add_lit,2021-11-30T10:17:21+01:00,"{""title"":""FlexFloat: A Software Library for Transprecision Computing"",""eid"":""2-s2.0-85057896634"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85057896634?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85057896634\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85057896634\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85057896634""}}
"
1661,scopus,lit,add_lit,2021-11-30T10:17:21+01:00,"{""title"":""TITAN: Uncovering the Paradigm Shift in Security Vulnerability at Near-Threshold Computing"",""eid"":""2-s2.0-85041647701"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85041647701?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85041647701\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85041647701\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85041647701""}}
"
1662,scopus,lit,add_lit,2021-11-30T10:17:21+01:00,"{""title"":""Modeling and controlling of temperature and humidity in building heating, ventilating, and air conditioning system using model predictive control"",""eid"":""2-s2.0-85077226762"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85077226762?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85077226762\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85077226762\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85077226762""}}
"
1663,scopus,lit,add_lit,2021-11-30T10:17:21+01:00,"{""title"":""Dynamic resource management algorithms for edge computing using hardware accelerators"",""eid"":""2-s2.0-85078239961"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85078239961?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85078239961\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85078239961\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85078239961""}}
"
1664,scopus,lit,add_lit,2021-11-30T10:17:21+01:00,"{""title"":""Research on the current status of sparse neural network acceleration processing technology in deep learning"",""eid"":""2-s2.0-85081955625"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85081955625?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85081955625\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85081955625\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85081955625""}}
"
1665,scopus,lit,add_lit,2021-11-30T10:17:21+01:00,"{""title"":""A quad-tree-based fast and adaptive Kernel Density Estimation algorithm for heat-map generation"",""eid"":""2-s2.0-85060176439"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85060176439?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85060176439\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85060176439\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85060176439""}}
"
1666,scopus,lit,add_lit,2021-11-30T10:17:21+01:00,"{""title"":""RRAM-based Floating-Point In-Memory-Computing Architecture for High Throughput Signal Processing"",""eid"":""2-s2.0-85091955438"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091955438?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091955438\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091955438\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091955438""}}
"
1667,scopus,lit,add_lit,2021-11-30T10:17:21+01:00,"{""title"":""A Novel CNN Architecture on FPGA-based SoC for Remote Sensing Image Classification"",""eid"":""2-s2.0-85091904228"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85091904228?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85091904228\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85091904228\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85091904228""}}
"
1668,scopus,lit,add_lit,2021-11-30T10:17:21+01:00,"{""title"":""Tensor layout optimization of convolution for inference on digital signal processor"",""eid"":""2-s2.0-85085510815"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85085510815?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85085510815\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85085510815\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85085510815""}}
"
1669,scopus,lit,add_lit,2021-11-30T10:17:21+01:00,"{""title"":""An efficient parallel successive cancellation list polar decoder based on gpus"",""eid"":""2-s2.0-85085498228"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85085498228?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85085498228\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85085498228\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85085498228""}}
"
1670,scopus,lit,add_lit,2021-11-30T10:17:21+01:00,"{""title"":""An End-to-End Solution to Autonomous Driving Based on Xilinx FPGA"",""eid"":""2-s2.0-85084957549"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084957549?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084957549\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084957549\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084957549""}}
"
1671,scopus,lit,add_lit,2021-11-30T10:17:21+01:00,"{""title"":""A Dataflow Pipelining Architecture for Tile Segmentation with a Sparse MobileNet on an FPGA"",""eid"":""2-s2.0-85084935187"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084935187?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084935187\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084935187\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084935187""}}
"
1672,scopus,lit,add_lit,2021-11-30T10:17:21+01:00,"{""title"":""Static Block Floating-Point Quantization for Convolutional Neural Networks on FPGA"",""eid"":""2-s2.0-85084929277"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084929277?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084929277\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084929277\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084929277""}}
"
1673,scopus,lit,add_lit,2021-11-30T10:17:21+01:00,"{""title"":""A High Performance FPGA-Based Accelerator Design for End-to-End Speaker Recognition System"",""eid"":""2-s2.0-85084925538"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084925538?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084925538\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084925538\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084925538""}}
"
1674,scopus,lit,add_lit,2021-11-30T10:17:21+01:00,"{""title"":""Hybrid Network Utilization for Efficient Communication in a Tightly Coupled FPGA Cluster"",""eid"":""2-s2.0-85084915533"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084915533?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084915533\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084915533\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084915533""}}
"
1675,scopus,lit,add_lit,2021-11-30T10:17:21+01:00,"{""title"":""An openCL-Based FPGA accelerator for compressed YOLOv2"",""eid"":""2-s2.0-85084859732"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084859732?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084859732\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084859732\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084859732""}}
"
1676,scopus,lit,add_lit,2021-11-30T10:17:21+01:00,"{""title"":""Real-time anomaly detection for flight testing using autoencoder and LSTM"",""eid"":""2-s2.0-85084854194"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084854194?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084854194\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084854194\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084854194""}}
"
1677,scopus,lit,add_lit,2021-11-30T10:17:22+01:00,"{""title"":""A PCB alignment system using rst template matching with cuda on embedded gpu board"",""eid"":""2-s2.0-85084627233"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084627233?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084627233\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084627233\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084627233""}}
"
1678,scopus,lit,add_lit,2021-11-30T10:17:22+01:00,"{""title"":""Review of prominent strategies for mapping CNNs onto embedded systems"",""eid"":""2-s2.0-85084574684"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084574684?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084574684\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084574684\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084574684""}}
"
1679,scopus,lit,add_lit,2021-11-30T10:17:22+01:00,"{""title"":""In-Hardware Training Chip Based on CMOS Invertible Logic for Machine Learning"",""eid"":""2-s2.0-85084374878"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084374878?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084374878\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084374878\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084374878""}}
"
1680,scopus,lit,add_lit,2021-11-30T10:17:22+01:00,"{""title"":""AHEAD: Automatic holistic energy-aware design methodology for MLP neural network hardware generation in proactive BMI edge devices"",""eid"":""2-s2.0-85084283764"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084283764?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084283764\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084283764\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084283764""}}
"
1681,scopus,lit,add_lit,2021-11-30T10:17:22+01:00,"{""title"":""Parallel power flow computation trends and applications: A review focusing on GPU"",""eid"":""2-s2.0-85084280703"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084280703?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084280703\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084280703\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084280703""}}
"
1682,scopus,lit,add_lit,2021-11-30T10:17:22+01:00,"{""title"":""Edge machine learning for ai-enabled iot devices: A review"",""eid"":""2-s2.0-85084277137"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084277137?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084277137\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084277137\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084277137""}}
"
1683,scopus,lit,add_lit,2021-11-30T10:17:22+01:00,"{""title"":""Deep-Learning-Based Harmonics and Interharmonics Predetection Designed for Compensating Significantly Time-Varying EAF Currents"",""eid"":""2-s2.0-85084185018"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084185018?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084185018\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084185018\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084185018""}}
"
1684,scopus,lit,add_lit,2021-11-30T10:17:22+01:00,"{""title"":""A highly configurable 7.62GOP/s hardware implementation for LSTM"",""eid"":""2-s2.0-85084174077"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084174077?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084174077\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084174077\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084174077""}}
"
1685,scopus,lit,add_lit,2021-11-30T10:17:22+01:00,"{""title"":""A blockchain-assisted intelligent transportation system promoting data services with privacy protection"",""eid"":""2-s2.0-85084066548"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084066548?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084066548\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084066548\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084066548""}}
"
1686,scopus,lit,add_lit,2021-11-30T10:17:22+01:00,"{""title"":""FPGA implementation of neural network accelerator for pulse information extraction in high energy physics"",""eid"":""2-s2.0-85083990112"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85083990112?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85083990112\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85083990112\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85083990112""}}
"
1687,scopus,lit,add_lit,2021-11-30T10:17:22+01:00,"{""title"":""A hardware approach to value function iteration"",""eid"":""2-s2.0-85083378836"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85083378836?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0165188920300622"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85083378836\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85083378836\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85083378836""}}
"
1688,scopus,lit,add_lit,2021-11-30T10:17:22+01:00,"{""title"":""Parallel architecture of power-of-two multipliers for FPGAS"",""eid"":""2-s2.0-85083374179"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85083374179?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85083374179\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85083374179\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85083374179""}}
"
1689,scopus,lit,add_lit,2021-11-30T10:17:22+01:00,"{""title"":""Belief Propagation Decoding of Polar Codes Using Intelligent Post-Processing"",""eid"":""2-s2.0-85082956596"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85082956596?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85082956596\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85082956596\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85082956596""}}
"
1690,scopus,lit,add_lit,2021-11-30T10:17:22+01:00,"{""title"":""SOMprocessor: A high throughput FPGA-based architecture for implementing Self-Organizing Maps and its application to video processing"",""eid"":""2-s2.0-85081163303"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85081163303?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0893608020300733"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85081163303\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85081163303\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85081163303""}}
"
1691,scopus,lit,add_lit,2021-11-30T10:17:22+01:00,"{""title"":""Real-Time Servo Press Force Estimation Based on Dual Particle Filter"",""eid"":""2-s2.0-85079348895"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85079348895?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85079348895\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85079348895\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85079348895""}}
"
1692,scopus,lit,add_lit,2021-11-30T10:17:22+01:00,"{""title"":""Cluster Pruning: An Efficient Filter Pruning Method for Edge AI Vision Applications"",""eid"":""2-s2.0-85078840472"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85078840472?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85078840472\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85078840472\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85078840472""}}
"
1693,scopus,lit,add_lit,2021-11-30T10:17:22+01:00,"{""title"":""RDMM: Runtime dynamic migration mechanism of distributed cache for reconfigurable array processor"",""eid"":""2-s2.0-85078746539"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85078746539?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0167926019301683"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85078746539\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85078746539\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85078746539""}}
"
1694,scopus,lit,add_lit,2021-11-30T10:17:22+01:00,"{""title"":""Method for real-time simulation of haptic interaction with deformable objects using GPU-based parallel computing and homogeneous hexahedral elements"",""eid"":""2-s2.0-85078068611"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85078068611?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85078068611\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85078068611\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85078068611""}}
"
1695,scopus,lit,add_lit,2021-11-30T10:17:22+01:00,"{""title"":""MRIMA: An MRAM-Based In-Memory Accelerator"",""eid"":""2-s2.0-85063673976"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85063673976?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85063673976\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85063673976\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85063673976""}}
"
1696,scopus,lit,add_lit,2021-11-30T10:17:22+01:00,"{""title"":""A highly parallel design method for convolutional neural networks accelerator"",""eid"":""2-s2.0-85083713713"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85083713713?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85083713713\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85083713713\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85083713713""}}
"
1697,scopus,lit,add_lit,2021-11-30T10:17:22+01:00,"{""title"":""Lightweight face detection network improved based on YOLO target detection algorithm"",""eid"":""2-s2.0-85099005492"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85099005492?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85099005492\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85099005492\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85099005492""}}
"
1698,scopus,lit,add_lit,2021-11-30T10:17:22+01:00,"{""title"":""Quantifying the latency benefits of near-edge and in-network FPGA acceleration"",""eid"":""2-s2.0-85086592210"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85086592210?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85086592210\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85086592210\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85086592210""}}
"
1699,scopus,lit,add_lit,2021-11-30T10:17:22+01:00,"{""title"":""FPGA-based neural network accelerators for millimeter-wave radio-over-fiber systems"",""eid"":""2-s2.0-85084386748"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084386748?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084386748\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084386748\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084386748""}}
"
1700,scopus,lit,add_lit,2021-11-30T10:17:22+01:00,"{""title"":""A Hardware Accelerator Based on Neural Network for Object Detection"",""eid"":""2-s2.0-85084127109"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084127109?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084127109\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084127109\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084127109""}}
"
1701,scopus,lit,add_lit,2021-11-30T10:17:22+01:00,"{""title"":""AlloX: Compute allocation in hybrid clusters"",""eid"":""2-s2.0-85087106472"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85087106472?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85087106472\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85087106472\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85087106472""}}
"
1702,scopus,lit,add_lit,2021-11-30T10:17:23+01:00,"{""title"":""A novel adaptive turbo receiver for large-scale mimo communications"",""eid"":""2-s2.0-85051346201"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85051346201?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85051346201\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85051346201\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85051346201""}}
"
1703,scopus,lit,add_lit,2021-11-30T10:17:23+01:00,"{""title"":""ACM International Conference Proceeding Series"",""eid"":""2-s2.0-85055444093"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85055444093?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85055444093\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85055444093\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85055444093""}}
"
1704,scopus,lit,add_lit,2021-11-30T10:17:23+01:00,"{""title"":""Taxonomy of vectorization patterns of programming for FIR image filters using kernel subsampling and new one"",""eid"":""2-s2.0-85051084414"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85051084414?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85051084414\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85051084414\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85051084414""}}
"
1705,scopus,lit,add_lit,2021-11-30T10:17:23+01:00,"{""title"":""Real-Time Stereo Vision System: A Multi-Block Matching on GPU"",""eid"":""2-s2.0-85050605044"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85050605044?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85050605044\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85050605044\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85050605044""}}
"
1706,scopus,lit,add_lit,2021-11-30T10:17:23+01:00,"{""title"":""CLINK: Compact LSTM inference kernel for energy efficient neurofeedback devices"",""eid"":""2-s2.0-85051550587"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85051550587?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85051550587\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85051550587\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85051550587""}}
"
1707,scopus,lit,add_lit,2021-11-30T10:17:23+01:00,"{""title"":""Scaling datacenter accelerators with compute-Reuse architectures"",""eid"":""2-s2.0-85055895895"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85055895895?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85055895895\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85055895895\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85055895895""}}
"
1708,scopus,lit,add_lit,2021-11-30T10:17:23+01:00,"{""title"":""Prediction based execution on deep neural networks"",""eid"":""2-s2.0-85055894443"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85055894443?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85055894443\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85055894443\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85055894443""}}
"
1709,scopus,lit,add_lit,2021-11-30T10:17:23+01:00,"{""title"":""Proceedings - International Symposium on Computer Architecture"",""eid"":""2-s2.0-85055890279"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85055890279?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85055890279\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85055890279\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85055890279""}}
"
1710,scopus,lit,add_lit,2021-11-30T10:17:23+01:00,"{""title"":""Enabling scientific computing on memristive accelerators"",""eid"":""2-s2.0-85055885187"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85055885187?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85055885187\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85055885187\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85055885187""}}
"
1711,scopus,lit,add_lit,2021-11-30T10:17:23+01:00,"{""title"":""The dark side of DNN pruning"",""eid"":""2-s2.0-85055876921"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85055876921?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85055876921\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85055876921\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85055876921""}}
"
1712,scopus,lit,add_lit,2021-11-30T10:17:23+01:00,"{""title"":""Charm: A language for closed-form high-level architecture modeling"",""eid"":""2-s2.0-85055873663"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85055873663?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85055873663\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85055873663\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85055873663""}}
"
1713,scopus,lit,add_lit,2021-11-30T10:17:23+01:00,"{""title"":""EVA\u003csup\u003e2\u003c/sup\u003e: Exploiting temporal redundancy in live computer vision"",""eid"":""2-s2.0-85055871992"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85055871992?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85055871992\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85055871992\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85055871992""}}
"
1714,scopus,lit,add_lit,2021-11-30T10:17:23+01:00,"{""title"":""RoboX: An end-to-End solution to accelerate autonomous control in robotics"",""eid"":""2-s2.0-85055870014"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85055870014?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85055870014\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85055870014\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85055870014""}}
"
1715,scopus,lit,add_lit,2021-11-30T10:17:23+01:00,"{""title"":""Flexon: A flexible digital neuron for efficient spiking neural network simulations"",""eid"":""2-s2.0-85055869503"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85055869503?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85055869503\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85055869503\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85055869503""}}
"
1716,scopus,lit,add_lit,2021-11-30T10:17:23+01:00,"{""title"":""A scalable solution for rule-based part-of-speech tagging on novel hardware accelerators"",""eid"":""2-s2.0-85051460475"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85051460475?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85051460475\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85051460475\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85051460475""}}
"
1717,scopus,lit,add_lit,2021-11-30T10:17:23+01:00,"{""title"":""GANAX: A unified MIMD-SIMD acceleration for generative adversarial networks"",""eid"":""2-s2.0-85051425307"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85051425307?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85051425307\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85051425307\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85051425307""}}
"
1718,scopus,lit,add_lit,2021-11-30T10:17:23+01:00,"{""title"":""Bit fusion: Bit-Level dynamically composable architecture for accelerating deep neural networks"",""eid"":""2-s2.0-85051417111"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85051417111?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85051417111\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85051417111\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85051417111""}}
"
1719,scopus,lit,add_lit,2021-11-30T10:17:23+01:00,"{""title"":""A ternary weight binary input convolutional neural network: Realization on the embedded processor"",""eid"":""2-s2.0-85050992823"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85050992823?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85050992823\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85050992823\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85050992823""}}
"
1720,scopus,lit,add_lit,2021-11-30T10:17:23+01:00,"{""title"":""Computing in-memory, revisited"",""eid"":""2-s2.0-85050980018"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85050980018?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85050980018\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85050980018\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85050980018""}}
"
1721,scopus,lit,add_lit,2021-11-30T10:17:23+01:00,"{""title"":""ShmCaffe: A distributed deep learning platform with shared memory buffer for HPC Architecture"",""eid"":""2-s2.0-85050977445"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85050977445?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85050977445\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85050977445\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85050977445""}}
"
1722,scopus,lit,add_lit,2021-11-30T10:17:23+01:00,"{""title"":""AivoTTA: An energy efficient programmable accelerator for CNN-based object recognition"",""eid"":""2-s2.0-85060986531"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85060986531?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85060986531\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85060986531\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85060986531""}}
"
1723,scopus,lit,add_lit,2021-11-30T10:17:23+01:00,"{""title"":""RiBoSOM: Rapid bacterial genome identification using self-organizing map implemented on the synchoros SiLago platform"",""eid"":""2-s2.0-85060986330"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85060986330?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85060986330\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85060986330\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85060986330""}}
"
1724,scopus,lit,add_lit,2021-11-30T10:17:23+01:00,"{""title"":""Neuromorphic Computing with Memristor Crossbar"",""eid"":""2-s2.0-85049786212"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85049786212?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85049786212\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85049786212\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85049786212""}}
"
1725,scopus,lit,add_lit,2021-11-30T10:17:23+01:00,"{""title"":""Design of FPGA Based Convolutional Neural Network Co-Processor"",""eid"":""2-s2.0-85055584015"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85055584015?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85055584015\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85055584015\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85055584015""}}
"
1726,scopus,lit,add_lit,2021-11-30T10:17:23+01:00,"{""title"":""Efficient Allocation and Heterogeneous Composition of NVM Crossbar Arrays for Deep Learning Acceleration"",""eid"":""2-s2.0-85066485101"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85066485101?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85066485101\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85066485101\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85066485101""}}
"
1727,scopus,lit,add_lit,2021-11-30T10:17:24+01:00,"{""title"":""A Systolic Hardware Architecture of Self-Organizing Map"",""eid"":""2-s2.0-85066321789"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85066321789?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85066321789\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85066321789\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85066321789""}}
"
1728,scopus,lit,add_lit,2021-11-30T10:17:24+01:00,"{""title"":""High performance scalable hardware SOM architecture for real-time vector quantization"",""eid"":""2-s2.0-85066317620"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85066317620?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85066317620\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85066317620\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85066317620""}}
"
1729,scopus,lit,add_lit,2021-11-30T10:17:24+01:00,"{""title"":""Optimization for Efficient Hardware Implementation of CNN on FPGA"",""eid"":""2-s2.0-85065981859"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85065981859?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85065981859\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85065981859\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85065981859""}}
"
1730,scopus,lit,add_lit,2021-11-30T10:17:24+01:00,"{""title"":""Accelerating Deep Neural Networks Using FPGA"",""eid"":""2-s2.0-85065747192"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85065747192?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85065747192\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85065747192\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85065747192""}}
"
1731,scopus,lit,add_lit,2021-11-30T10:17:24+01:00,"{""title"":""Near Real-time Performance of Population-based Nature-Inspired Algorithms on Cheaper and Older Smartphones"",""eid"":""2-s2.0-85065736107"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85065736107?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85065736107\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85065736107\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85065736107""}}
"
1732,scopus,lit,add_lit,2021-11-30T10:17:24+01:00,"{""title"":""Accelerating Backward Convolution of Convolutional Neural Networks on BWDSP"",""eid"":""2-s2.0-85065657716"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85065657716?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85065657716\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85065657716\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85065657716""}}
"
1733,scopus,lit,add_lit,2021-11-30T10:17:24+01:00,"{""title"":""IBM POWER9 opens up a new era of acceleration enablement: OpenCAPI"",""eid"":""2-s2.0-85053319691"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85053319691?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85053319691\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85053319691\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85053319691""}}
"
1734,scopus,lit,add_lit,2021-11-30T10:17:24+01:00,"{""title"":""Can we boost the power of the Viola-Jones face detector using preprocessing? An empirical study"",""eid"":""2-s2.0-85053308217"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85053308217?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85053308217\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85053308217\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85053308217""}}
"
1735,scopus,lit,add_lit,2021-11-30T10:17:24+01:00,"{""title"":""A GPU-outperforming FPGA accelerator architecture for binary convolutional neural networks"",""eid"":""2-s2.0-85053277573"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85053277573?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85053277573\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85053277573\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85053277573""}}
"
1736,scopus,lit,add_lit,2021-11-30T10:17:24+01:00,"{""title"":""Towards Real-Time Object Detection on Embedded Systems"",""eid"":""2-s2.0-85053019548"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85053019548?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85053019548\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85053019548\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85053019548""}}
"
1737,scopus,lit,add_lit,2021-11-30T10:17:24+01:00,"{""title"":""Scalable platform for adaptive optics real-time control, part 2: Field programmable gate array implementation and performance"",""eid"":""2-s2.0-85051222092"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85051222092?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85051222092\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85051222092\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85051222092""}}
"
1738,scopus,lit,add_lit,2021-11-30T10:17:24+01:00,"{""title"":""Spectral-spatial classification of hyperspectral images: Three tricks and a new learning setting"",""eid"":""2-s2.0-85050479159"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85050479159?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85050479159\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85050479159\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85050479159""}}
"
1739,scopus,lit,add_lit,2021-11-30T10:17:24+01:00,"{""title"":""Precise techniques to detect superimposed radar pulses on ESM systems"",""eid"":""2-s2.0-85048931008"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85048931008?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85048931008\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85048931008\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85048931008""}}
"
1740,scopus,lit,add_lit,2021-11-30T10:17:24+01:00,"{""title"":""Short-Time State-Space Method for Micro-Doppler Identification of Walking Subject Using UWB Impulse Doppler Radar"",""eid"":""2-s2.0-85046811246"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85046811246?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85046811246\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85046811246\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85046811246""}}
"
1741,scopus,lit,add_lit,2021-11-30T10:17:24+01:00,"{""title"":""A high-performance, resource-efficient, reconfigurable parallel-pipelined FFT processor for FPGA platforms"",""eid"":""2-s2.0-85046378915"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85046378915?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0141933117302788"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85046378915\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85046378915\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85046378915""}}
"
1742,scopus,lit,add_lit,2021-11-30T10:17:24+01:00,"{""title"":""A 19.4-nJ/Decision, 364-K Decisions/s, In-Memory Random Forest Multi-Class Inference Accelerator"",""eid"":""2-s2.0-85046339960"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85046339960?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85046339960\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85046339960\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85046339960""}}
"
1743,scopus,lit,add_lit,2021-11-30T10:17:24+01:00,"{""title"":""Modular design of a factor-graph-based inference engine on a System-On-Chip (SoC)"",""eid"":""2-s2.0-85045660948"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85045660948?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0141933118301649"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85045660948\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85045660948\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85045660948""}}
"
1744,scopus,lit,add_lit,2021-11-30T10:17:24+01:00,"{""title"":""Supervised learning based on temporal coding in spiking neural networks"",""eid"":""2-s2.0-85028972545"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85028972545?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85028972545\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85028972545\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85028972545""}}
"
1745,scopus,lit,add_lit,2021-11-30T10:17:24+01:00,"{""title"":""A Highly Parallel and Energy Efficient Three-Dimensional Multilayer CMOS-RRAM Accelerator for Tensorized Neural Network"",""eid"":""2-s2.0-85028956527"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85028956527?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85028956527\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85028956527\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85028956527""}}
"
1746,scopus,lit,add_lit,2021-11-30T10:17:24+01:00,"{""title"":""Design and implementation of two-dimensional matrix convolution based on vector processor"",""eid"":""2-s2.0-85052584107"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85052584107?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85052584107\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85052584107\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85052584107""}}
"
1747,scopus,lit,add_lit,2021-11-30T10:17:24+01:00,"{""title"":""Reconfigurable cryptographic processor"",""eid"":""2-s2.0-85055409939"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85055409939?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85055409939\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85055409939\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85055409939""}}
"
1748,scopus,lit,add_lit,2021-11-30T10:17:24+01:00,"{""title"":""INVITED: Bandwidth-efficient deep learning"",""eid"":""2-s2.0-85053688144"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85053688144?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85053688144\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85053688144\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85053688144""}}
"
1749,scopus,lit,add_lit,2021-11-30T10:17:24+01:00,"{""title"":""DrAcc: A DRAM based accelerator for accurate CNN inference"",""eid"":""2-s2.0-85053683037"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85053683037?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85053683037\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85053683037\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85053683037""}}
"
1750,scopus,lit,add_lit,2021-11-30T10:17:24+01:00,"{""title"":""SNrram: An efficient sparse neural network computation architecture based on resistive random-access memory"",""eid"":""2-s2.0-85053677378"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85053677378?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85053677378\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85053677378\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85053677378""}}
"
1751,scopus,lit,add_lit,2021-11-30T10:17:24+01:00,"{""title"":""MAXelerator: FPGA Accelerator for privacy preserving multiply-accumulate (MAC) on cloud servers"",""eid"":""2-s2.0-85053673376"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85053673376?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85053673376\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85053673376\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85053673376""}}
"
1752,scopus,lit,add_lit,2021-11-30T10:17:25+01:00,"{""title"":""NNSim: Fast performance estimation based on sampled simulation of gpgpu kernels for neural networks"",""eid"":""2-s2.0-85053666789"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85053666789?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85053666789\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85053666789\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85053666789""}}
"
1753,scopus,lit,add_lit,2021-11-30T10:17:25+01:00,"{""title"":""Resource and data optimization for hardware implementation of deep neural networks targeting FPGA-based edge devices"",""eid"":""2-s2.0-85050770689"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85050770689?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85050770689\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85050770689\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85050770689""}}
"
1754,scopus,lit,add_lit,2021-11-30T10:17:25+01:00,"{""title"":""FPGA realization of activation function for neural network"",""eid"":""2-s2.0-85050216763"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85050216763?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85050216763\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85050216763\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85050216763""}}
"
1755,scopus,lit,add_lit,2021-11-30T10:17:25+01:00,"{""title"":""FPGA Master based on chip communications architecture for Cyclone v SoC running Linux"",""eid"":""2-s2.0-85050201434"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85050201434?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85050201434\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85050201434\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85050201434""}}
"
1756,scopus,lit,add_lit,2021-11-30T10:17:25+01:00,"{""title"":""Simplex-fruit fly optimization algorithm for solving systems of non-linear equations"",""eid"":""2-s2.0-85050237892"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85050237892?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85050237892\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85050237892\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85050237892""}}
"
1757,scopus,lit,add_lit,2021-11-30T10:17:25+01:00,"{""title"":""Application of Powell fruit fly optimization algorithm to solutions of nonlinear equations"",""eid"":""2-s2.0-85050195657"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85050195657?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85050195657\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85050195657\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85050195657""}}
"
1758,scopus,lit,add_lit,2021-11-30T10:17:25+01:00,"{""title"":""Recent progress in analog memory-based accelerators for deep learning"",""eid"":""2-s2.0-85049361829"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85049361829?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85049361829\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85049361829\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85049361829""}}
"
1759,scopus,lit,add_lit,2021-11-30T10:17:25+01:00,"{""title"":""FPGA HPC using OpenCL: Case study in 3D FFT"",""eid"":""2-s2.0-85056671328"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85056671328?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85056671328\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85056671328\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85056671328""}}
"
1760,scopus,lit,add_lit,2021-11-30T10:17:25+01:00,"{""title"":""A performance per power efficient object detector on an FPGA for robot operating system (ROS)"",""eid"":""2-s2.0-85056669863"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85056669863?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85056669863\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85056669863\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85056669863""}}
"
1761,scopus,lit,add_lit,2021-11-30T10:17:25+01:00,"{""title"":""Power efficient object detector with an event-driven camera on an FPGA"",""eid"":""2-s2.0-85056667714"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85056667714?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85056667714\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85056667714\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85056667714""}}
"
1762,scopus,lit,add_lit,2021-11-30T10:17:25+01:00,"{""title"":""Proceedings of the 1st Reproducible Quality-Efficient Systems Tournament on Co-Designing Pareto-Efficient Deep Learning, ReQuEST 2018 - Co-located with ACM ASPLOS 2018"",""eid"":""2-s2.0-85050627215"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85050627215?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85050627215\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85050627215\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85050627215""}}
"
1763,scopus,lit,add_lit,2021-11-30T10:17:25+01:00,"{""title"":""Parallel and High Speed Hashing in GPU for Telemedicine Applications"",""eid"":""2-s2.0-85048879146"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85048879146?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85048879146\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85048879146\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85048879146""}}
"
1764,scopus,lit,add_lit,2021-11-30T10:17:25+01:00,"{""title"":""FPGA accelerating core design based on XNOR neural network algorithm"",""eid"":""2-s2.0-85051113860"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85051113860?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85051113860\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85051113860\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85051113860""}}
"
1765,scopus,lit,add_lit,2021-11-30T10:17:25+01:00,"{""title"":""Celia: A device and architecture co-design framework for STT-MRAM-based deep learning acceleration"",""eid"":""2-s2.0-85055789977"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85055789977?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85055789977\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85055789977\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85055789977""}}
"
1766,scopus,lit,add_lit,2021-11-30T10:17:25+01:00,"{""title"":""On-demand deep model compression for mobile devices: A usage-driven model selection framework"",""eid"":""2-s2.0-85051514166"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85051514166?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85051514166\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85051514166\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85051514166""}}
"
1767,scopus,lit,add_lit,2021-11-30T10:17:25+01:00,"{""title"":""Autonomous microscopic bunch inspection using region-based deep learning for evaluating graphite powder dispersion"",""eid"":""2-s2.0-85045440800"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85045440800?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0950061818308481"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85045440800\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85045440800\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85045440800""}}
"
1768,scopus,lit,add_lit,2021-11-30T10:17:25+01:00,"{""title"":""MmCNN: A Novel Method for Large Convolutional Neural Network on Memory-Limited Devices"",""eid"":""2-s2.0-85055456923"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85055456923?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85055456923\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85055456923\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85055456923""}}
"
1769,scopus,lit,add_lit,2021-11-30T10:17:25+01:00,"{""title"":""Integration of CPU and GPU to accelerate RSA modular exponentiation operation"",""eid"":""2-s2.0-85049875774"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85049875774?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85049875774\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85049875774\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85049875774""}}
"
1770,scopus,lit,add_lit,2021-11-30T10:17:25+01:00,"{""title"":""FPGA-based high-performance embedded systems for adaptive edge computing in cyber-physical systems: The ARTICo\u003csup\u003e3\u003c/sup\u003e framework"",""eid"":""2-s2.0-85048338248"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85048338248?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85048338248\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85048338248\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85048338248""}}
"
1771,scopus,lit,add_lit,2021-11-30T10:17:25+01:00,"{""title"":""Equivalent-accuracy accelerated neural-network training using analogue memory"",""eid"":""2-s2.0-85048244412"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85048244412?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85048244412\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85048244412\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85048244412""}}
"
1772,scopus,lit,add_lit,2021-11-30T10:17:25+01:00,"{""title"":""Predicting the Price of Bitcoin Using Machine Learning"",""eid"":""2-s2.0-85048774996"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85048774996?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85048774996\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85048774996\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85048774996""}}
"
1773,scopus,lit,add_lit,2021-11-30T10:17:25+01:00,"{""title"":""A survey on the programmable data plane: Abstractions, architectures, and open problems"",""eid"":""2-s2.0-85058904709"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85058904709?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85058904709\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85058904709\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85058904709""}}
"
1774,scopus,lit,add_lit,2021-11-30T10:17:25+01:00,"{""title"":""Deep learning and reconfigurable platforms in the internet of things: Challenges and opportunities in algorithms and hardware"",""eid"":""2-s2.0-85049407348"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85049407348?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85049407348\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85049407348\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85049407348""}}
"
1775,scopus,lit,add_lit,2021-11-30T10:17:25+01:00,"{""title"":""Adaptive robot path planning using a spiking neuron algorithm with axonal delays"",""eid"":""2-s2.0-85048668271"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85048668271?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85048668271\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85048668271\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85048668271""}}
"
1776,scopus,lit,add_lit,2021-11-30T10:17:25+01:00,"{""title"":""Retinal blood vessel segmentation for macula detachment surgery monitoring instruments"",""eid"":""2-s2.0-85046344559"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85046344559?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85046344559\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85046344559\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85046344559""}}
"
1777,scopus,lit,add_lit,2021-11-30T10:17:26+01:00,"{""title"":""Evaluations of OpenCL-written tsunami simulation on FPGA and comparison with GPU implementation"",""eid"":""2-s2.0-85044033130"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85044033130?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85044033130\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85044033130\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85044033130""}}
"
1778,scopus,lit,add_lit,2021-11-30T10:17:26+01:00,"{""title"":""Towards Memory-Efficient Allocation of CNNs on Processing-in-Memory Architecture"",""eid"":""2-s2.0-85041174360"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85041174360?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85041174360\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85041174360\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85041174360""}}
"
1779,scopus,lit,add_lit,2021-11-30T10:17:26+01:00,"{""title"":""Real-time parallel image processing applications on multicore CPUs with OpenMP and GPGPU with CUDA"",""eid"":""2-s2.0-85037744896"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85037744896?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85037744896\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85037744896\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85037744896""}}
"
1780,scopus,lit,add_lit,2021-11-30T10:17:26+01:00,"{""title"":""Efficient hardware architectures for deep convolutional neural network"",""eid"":""2-s2.0-85035765500"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85035765500?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85035765500\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85035765500\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85035765500""}}
"
1781,scopus,lit,add_lit,2021-11-30T10:17:26+01:00,"{""title"":""Hardware implementation and validation of a traffic road sign detection and identification system"",""eid"":""2-s2.0-84961674078"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84961674078?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84961674078\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84961674078\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84961674078""}}
"
1782,scopus,lit,add_lit,2021-11-30T10:17:26+01:00,"{""title"":""Energy and performance efficient computation offloading for deep neural networks in a mobile cloud computing environment"",""eid"":""2-s2.0-85049487024"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85049487024?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85049487024\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85049487024\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85049487024""}}
"
1783,scopus,lit,add_lit,2021-11-30T10:17:26+01:00,"{""title"":""MuDBN: An energy-Efficient and high-Performance multi-FPGA accelerator for deep belief networks"",""eid"":""2-s2.0-85049477544"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85049477544?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85049477544\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85049477544\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85049477544""}}
"
1784,scopus,lit,add_lit,2021-11-30T10:17:26+01:00,"{""title"":""Face recognition with hybrid efficient convolution algorithms on FPGAs"",""eid"":""2-s2.0-85049459489"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85049459489?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85049459489\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85049459489\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85049459489""}}
"
1785,scopus,lit,add_lit,2021-11-30T10:17:26+01:00,"{""title"":""Dataflow-Based mapping of spiking neural networks on neuromorphic hardware"",""eid"":""2-s2.0-85049442586"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85049442586?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85049442586\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85049442586\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85049442586""}}
"
1786,scopus,lit,add_lit,2021-11-30T10:17:26+01:00,"{""title"":""SCALENet: A SCalable low power AccELerator for real-time embedded deep neural networks"",""eid"":""2-s2.0-85049429417"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85049429417?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85049429417\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85049429417\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85049429417""}}
"
1787,scopus,lit,add_lit,2021-11-30T10:17:26+01:00,"{""title"":""Scalable hardware accelerator for mini-Batch gradient descent"",""eid"":""2-s2.0-85049428740"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85049428740?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85049428740\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85049428740\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85049428740""}}
"
1788,scopus,lit,add_lit,2021-11-30T10:17:26+01:00,"{""title"":""BiNMAC: Binarized neural network manycore ACcelerator"",""eid"":""2-s2.0-85049427585"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85049427585?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85049427585\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85049427585\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85049427585""}}
"
1789,scopus,lit,add_lit,2021-11-30T10:17:26+01:00,"{""title"":""Cellular Neural Network (CENN) FPGA implementation using multi-level optimization"",""eid"":""2-s2.0-85048891142"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85048891142?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85048891142\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85048891142\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85048891142""}}
"
1790,scopus,lit,add_lit,2021-11-30T10:17:26+01:00,"{""title"":""Semi-global stereo matching with surface orientation priors"",""eid"":""2-s2.0-85048746804"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85048746804?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85048746804\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85048746804\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85048746804""}}
"
1791,scopus,lit,add_lit,2021-11-30T10:17:26+01:00,"{""title"":""Implementation and optimization of the accelerator based on FPGA hardware for LSTM network"",""eid"":""2-s2.0-85048367649"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85048367649?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85048367649\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85048367649\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85048367649""}}
"
1792,scopus,lit,add_lit,2021-11-30T10:17:26+01:00,"{""title"":""Laius: An 8-bit fixed-point CNN hardware inference engine"",""eid"":""2-s2.0-85048366051"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85048366051?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85048366051\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85048366051\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85048366051""}}
"
1793,scopus,lit,add_lit,2021-11-30T10:17:26+01:00,"{""title"":""Rethinking energy-efficiency of heterogeneous computing for CNN-based mobile applications"",""eid"":""2-s2.0-85048363522"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85048363522?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85048363522\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85048363522\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85048363522""}}
"
1794,scopus,lit,add_lit,2021-11-30T10:17:26+01:00,"{""title"":""Nuclear reactor simulation on OpenCL FPGA: A case study of RSBench"",""eid"":""2-s2.0-85048738721"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85048738721?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85048738721\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85048738721\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85048738721""}}
"
1795,scopus,lit,add_lit,2021-11-30T10:17:26+01:00,"{""title"":""Fast hardware assisted online learning using unsupervised deep learning structure for anomaly detection"",""eid"":""2-s2.0-85048360696"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85048360696?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85048360696\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85048360696\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85048360696""}}
"
1796,scopus,lit,add_lit,2021-11-30T10:17:26+01:00,"{""title"":""Resource constrained cellular neural networks for real-time obstacle detection using FPGAs"",""eid"":""2-s2.0-85047921579"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85047921579?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85047921579\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85047921579\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85047921579""}}
"
1797,scopus,lit,add_lit,2021-11-30T10:17:26+01:00,"{""title"":""Deep neural network acceleration framework under hardware uncertainty"",""eid"":""2-s2.0-85047909859"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85047909859?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85047909859\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85047909859\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85047909859""}}
"
1798,scopus,lit,add_lit,2021-11-30T10:17:26+01:00,"{""title"":""An area and energy efficient design of domain-wall memory-based deep convolutional neural networks using stochastic computing"",""eid"":""2-s2.0-85047909510"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85047909510?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85047909510\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85047909510\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85047909510""}}
"
1799,scopus,lit,add_lit,2021-11-30T10:17:26+01:00,"{""title"":""Adaptive noise cancellation based on time delay estimation for low frequency communication"",""eid"":""2-s2.0-85047008046"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85047008046?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85047008046\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85047008046\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85047008046""}}
"
1800,scopus,lit,add_lit,2021-11-30T10:17:26+01:00,"{""title"":""Handbook of floating-point arithmetic: Second edition"",""eid"":""2-s2.0-85053292087"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85053292087?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85053292087\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85053292087\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85053292087""}}
"
1801,scopus,lit,add_lit,2021-11-30T10:17:26+01:00,"{""title"":""Circuit Design of Convolutional Neural Network Based on Memristor Crossbar Arrays"",""eid"":""2-s2.0-85053431121"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85053431121?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85053431121\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85053431121\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85053431121""}}
"
1802,scopus,lit,add_lit,2021-11-30T10:17:26+01:00,"{""title"":""NeuroSpike viewer: A graphical environment for efficient control, communication and display of large-scale real-Time simulation of Spiking Neural Networks on embedded systems"",""eid"":""2-s2.0-85049727574"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85049727574?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85049727574\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85049727574\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85049727574""}}
"
1803,scopus,lit,add_lit,2021-11-30T10:17:26+01:00,"{""title"":""The New Frontier of AI Research: Generative Adversarial Networks"",""eid"":""2-s2.0-85049604384"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85049604384?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85049604384\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85049604384\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85049604384""}}
"
1804,scopus,lit,add_lit,2021-11-30T10:17:26+01:00,"{""title"":""Accelerating image convolution filtering algorithms on integrated CPU-GPU architectures"",""eid"":""2-s2.0-85047191048"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85047191048?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85047191048\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85047191048\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85047191048""}}
"
1805,scopus,lit,add_lit,2021-11-30T10:17:26+01:00,"{""title"":""Optimization of deep neural networks using SoCs with OpenCL"",""eid"":""2-s2.0-85046366990"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85046366990?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85046366990\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85046366990\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85046366990""}}
"
1806,scopus,lit,add_lit,2021-11-30T10:17:26+01:00,"{""title"":""Real-time biscuit tile image segmentation method based on edge detection"",""eid"":""2-s2.0-85045704157"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85045704157?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0019057818301228"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85045704157\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85045704157\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85045704157""}}
"
1807,scopus,lit,add_lit,2021-11-30T10:17:26+01:00,"{""title"":""Neural Parallel Engine: A toolbox for massively parallel neural signal processing"",""eid"":""2-s2.0-85043508498"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85043508498?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0165027018300736"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85043508498\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85043508498\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85043508498""}}
"
1808,scopus,lit,add_lit,2021-11-30T10:17:26+01:00,"{""title"":""Performance evaluation and optimization of HBM-Enabled GPU for data-intensive applications"",""eid"":""2-s2.0-85042181499"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85042181499?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85042181499\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85042181499\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85042181499""}}
"
1809,scopus,lit,add_lit,2021-11-30T10:17:26+01:00,"{""title"":""Convolutional neural network acceleration with hardware/software co-design"",""eid"":""2-s2.0-85026772982"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85026772982?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85026772982\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85026772982\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85026772982""}}
"
1810,scopus,lit,add_lit,2021-11-30T10:17:26+01:00,"{""title"":""DeepX: Deep learning accelerator for restricted boltzmann machine artificial neural networks"",""eid"":""2-s2.0-85014806258"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85014806258?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85014806258\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85014806258\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85014806258""}}
"
1811,scopus,lit,add_lit,2021-11-30T10:17:26+01:00,"{""title"":""Guided Filtering: Toward Edge-Preserving for Optical Flow"",""eid"":""2-s2.0-85046355726"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85046355726?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85046355726\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85046355726\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85046355726""}}
"
1812,scopus,lit,add_lit,2021-11-30T10:17:26+01:00,"{""title"":""A Hardware Accelerated Robot Middleware Package for Intelligent Processing on Robots"",""eid"":""2-s2.0-85057089804"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85057089804?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85057089804\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85057089804\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85057089804""}}
"
1813,scopus,lit,add_lit,2021-11-30T10:17:26+01:00,"{""title"":""FPGA based Deterministic Latency Image Acquisition and Processing System for Automated Driving Systems"",""eid"":""2-s2.0-85057089488"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85057089488?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85057089488\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85057089488\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85057089488""}}
"
1814,scopus,lit,add_lit,2021-11-30T10:17:26+01:00,"{""title"":""A High-speed Low-power Deep Neural Network on an FPGA based on the Nested RNS: Applied to an Object Detector"",""eid"":""2-s2.0-85057083461"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85057083461?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85057083461\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85057083461\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85057083461""}}
"
1815,scopus,lit,add_lit,2021-11-30T10:17:26+01:00,"{""title"":""Real-Time Road Segmentation Using LiDAR Data Processing on an FPGA"",""eid"":""2-s2.0-85057070595"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85057070595?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85057070595\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85057070595\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85057070595""}}
"
1816,scopus,lit,add_lit,2021-11-30T10:17:26+01:00,"{""title"":""Design Automation for Binarized Neural Networks: A Quantum Leap Opportunity?"",""eid"":""2-s2.0-85055234886"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85055234886?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85055234886\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85055234886\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85055234886""}}
"
1817,scopus,lit,add_lit,2021-11-30T10:17:26+01:00,"{""title"":""Reliability analysis on case-study traffic sign convolutional neural network on APSoC"",""eid"":""2-s2.0-85050976447"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85050976447?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85050976447\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85050976447\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85050976447""}}
"
1818,scopus,lit,add_lit,2021-11-30T10:17:26+01:00,"{""title"":""Solros: A Data-Centric Operating System Architecture for Heterogeneous Computing"",""eid"":""2-s2.0-85050863314"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85050863314?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85050863314\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85050863314\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85050863314""}}
"
1819,scopus,lit,add_lit,2021-11-30T10:17:26+01:00,"{""title"":""A Study of TRAX Player by Template Matching"",""eid"":""2-s2.0-85050365427"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85050365427?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85050365427\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85050365427\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85050365427""}}
"
1820,scopus,lit,add_lit,2021-11-30T10:17:26+01:00,"{""title"":""Real-time object detection towards high power efficiency"",""eid"":""2-s2.0-85048807101"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85048807101?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85048807101\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85048807101\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85048807101""}}
"
1821,scopus,lit,add_lit,2021-11-30T10:17:26+01:00,"{""title"":""Power optimization through peripheral circuit reusing integrated with loop tiling for RRAM crossbar-based CNN"",""eid"":""2-s2.0-85048787201"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85048787201?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85048787201\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85048787201\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85048787201""}}
"
1822,scopus,lit,add_lit,2021-11-30T10:17:26+01:00,"{""title"":""A retrospective evaluation of energy-efficient object detection solutions on embedded devices"",""eid"":""2-s2.0-85048773425"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85048773425?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85048773425\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85048773425\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85048773425""}}
"
1823,scopus,lit,add_lit,2021-11-30T10:17:26+01:00,"{""title"":""A systematic FPGA acceleration design for applications based on convolutional neural networks"",""eid"":""2-s2.0-85046126114"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85046126114?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85046126114\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85046126114\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85046126114""}}
"
1824,scopus,lit,add_lit,2021-11-30T10:17:26+01:00,"{""title"":""An FPGA-based massively parallel neuromorphic cortex simulator"",""eid"":""2-s2.0-85045241256"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85045241256?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85045241256\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85045241256\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85045241256""}}
"
1825,scopus,lit,add_lit,2021-11-30T10:17:26+01:00,"{""title"":""Low power driven loop tiling for RRAM crossbar-based CNN"",""eid"":""2-s2.0-85050528452"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85050528452?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85050528452\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85050528452\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85050528452""}}
"
1826,scopus,lit,add_lit,2021-11-30T10:17:26+01:00,"{""title"":""Centrality metrics for complex network analysis: Emerging research and opportunities"",""eid"":""2-s2.0-85049391374"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85049391374?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85049391374\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85049391374\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85049391374""}}
"
1827,scopus,lit,add_lit,2021-11-30T10:17:27+01:00,"{""title"":""Heterogeneous system implementation of deep learning neural network for object detection in OpenCL framework"",""eid"":""2-s2.0-85048494468"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85048494468?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85048494468\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85048494468\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85048494468""}}
"
1828,scopus,lit,add_lit,2021-11-30T10:17:27+01:00,"{""title"":""Scaling for edge inference of deep neural networks/639/166/987/639/705/117 perspective"",""eid"":""2-s2.0-85056097430"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85056097430?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85056097430\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85056097430\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85056097430""}}
"
1829,scopus,lit,add_lit,2021-11-30T10:17:27+01:00,"{""title"":""DrawerPipe: A Reconfigurable Packet Processing Pipeline for FPGA"",""eid"":""2-s2.0-85053356798"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85053356798?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85053356798\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85053356798\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85053356798""}}
"
1830,scopus,lit,add_lit,2021-11-30T10:17:27+01:00,"{""title"":""Toolflows for mapping convolutional neural networks on FPGAS: A survey and future directions"",""eid"":""2-s2.0-85051433019"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85051433019?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85051433019\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85051433019\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85051433019""}}
"
1831,scopus,lit,add_lit,2021-11-30T10:17:27+01:00,"{""title"":""Quantized neural networks: Training neural networks with low precision weights and activations"",""eid"":""2-s2.0-85048813562"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85048813562?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85048813562\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85048813562\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85048813562""}}
"
1832,scopus,lit,add_lit,2021-11-30T10:17:27+01:00,"{""title"":""A deep pipelined implementation of hyperspectral target detection algorithm on FPGA using HLS"",""eid"":""2-s2.0-85045960584"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85045960584?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85045960584\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85045960584\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85045960584""}}
"
1833,scopus,lit,add_lit,2021-11-30T10:17:27+01:00,"{""title"":""A Bit-Encoding Based New Data Structure for Time and Memory Efficient Handling of Spike Times in an Electrophysiological Setup"",""eid"":""2-s2.0-85045150330"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85045150330?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85045150330\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85045150330\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85045150330""}}
"
1834,scopus,lit,add_lit,2021-11-30T10:17:27+01:00,"{""title"":""A process for increasing the samples of coffee rust through machine learning methods"",""eid"":""2-s2.0-85044763610"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85044763610?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85044763610\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85044763610\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85044763610""}}
"
1835,scopus,lit,add_lit,2021-11-30T10:17:27+01:00,"{""title"":""A Real-Time Reconfigurable Multichip Architecture for Large-Scale Biophysically Accurate Neuron Simulation"",""eid"":""2-s2.0-85041299245"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85041299245?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85041299245\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85041299245\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85041299245""}}
"
1836,scopus,lit,add_lit,2021-11-30T10:17:27+01:00,"{""title"":""BRein Memory: A Single-Chip Binary/Ternary Reconfigurable in-Memory Deep Neural Network Accelerator Achieving 1.4 TOPS at 0.6 W"",""eid"":""2-s2.0-85039791875"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85039791875?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85039791875\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85039791875\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85039791875""}}
"
1837,scopus,lit,add_lit,2021-11-30T10:17:27+01:00,"{""title"":""Accelerating dynamic time warping with memristor-based customized fabrics"",""eid"":""2-s2.0-85028894605"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85028894605?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85028894605\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85028894605\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85028894605""}}
"
1838,scopus,lit,add_lit,2021-11-30T10:17:27+01:00,"{""title"":""In-Situ AI: Towards Autonomous and Incremental Deep Learning for IoT Systems"",""eid"":""2-s2.0-85046725187"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85046725187?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85046725187\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85046725187\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85046725187""}}
"
1839,scopus,lit,add_lit,2021-11-30T10:17:27+01:00,"{""title"":""Towards Efficient Microarchitectural Design for Accelerating Unsupervised GAN-Based Deep Learning"",""eid"":""2-s2.0-85046721680"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85046721680?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85046721680\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85046721680\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85046721680""}}
"
1840,scopus,lit,add_lit,2021-11-30T10:17:27+01:00,"{""title"":""An FPGA implementation of a convolutional auto-encoder"",""eid"":""2-s2.0-85044671286"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85044671286?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85044671286\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85044671286\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85044671286""}}
"
1841,scopus,lit,add_lit,2021-11-30T10:17:27+01:00,"{""title"":""Proceedings - IEEE 11th International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2017"",""eid"":""2-s2.0-85050218699"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85050218699?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85050218699\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85050218699\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85050218699""}}
"
1842,scopus,lit,add_lit,2021-11-30T10:17:27+01:00,"{""title"":""FPGA-based muscle synergy extraction for surface EMG gesture classification"",""eid"":""2-s2.0-85049985949"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85049985949?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85049985949\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85049985949\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85049985949""}}
"
1843,scopus,lit,add_lit,2021-11-30T10:17:27+01:00,"{""title"":""FPGA implementation of hippocampal spiking network and its real-time simulation on dynamical neuromodulation of oscillations"",""eid"":""2-s2.0-85039076185"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85039076185?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0925231217318751"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85039076185\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85039076185\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85039076185""}}
"
1844,scopus,lit,add_lit,2021-11-30T10:17:27+01:00,"{""title"":""MAERI: Enabling flexible dataflow mapping over DNN accelerators via reconfigurable interconnects"",""eid"":""2-s2.0-85060085349"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85060085349?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85060085349\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85060085349\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85060085349""}}
"
1845,scopus,lit,add_lit,2021-11-30T10:17:27+01:00,"{""title"":""Liquid Silicon-Monona: A reconfigurable memory-oriented computing fabric with scalable multi-context support"",""eid"":""2-s2.0-85060079927"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85060079927?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85060079927\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85060079927\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85060079927""}}
"
1846,scopus,lit,add_lit,2021-11-30T10:17:27+01:00,"{""title"":""MAERI: Enabling flexible dataflow mapping over DNN accelerators via reconfigurable interconnects"",""eid"":""2-s2.0-85045415499"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85045415499?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85045415499\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85045415499\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85045415499""}}
"
1847,scopus,lit,add_lit,2021-11-30T10:17:27+01:00,"{""title"":""Liquid Silicon-Monona: A reconfigurable memory-oriented computing fabric with scalable multi-context support"",""eid"":""2-s2.0-85045395224"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85045395224?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85045395224\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85045395224\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85045395224""}}
"
1848,scopus,lit,add_lit,2021-11-30T10:17:27+01:00,"{""title"":""Vessel detection and classification from spaceborne optical images: A literature survey"",""eid"":""2-s2.0-85041453517"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85041453517?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0034425717306193"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85041453517\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85041453517\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85041453517""}}
"
1849,scopus,lit,add_lit,2021-11-30T10:17:27+01:00,"{""title"":""Improving the performance of ADAS application in heterogeneous context: A case of lane detection"",""eid"":""2-s2.0-85046267317"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85046267317?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85046267317\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85046267317\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85046267317""}}
"
1850,scopus,lit,add_lit,2021-11-30T10:17:27+01:00,"{""title"":""A comprehensive survey of Network Function Virtualization"",""eid"":""2-s2.0-85041481423"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85041481423?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1389128618300306"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85041481423\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85041481423\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85041481423""}}
"
1851,scopus,lit,add_lit,2021-11-30T10:17:27+01:00,"{""title"":""Lapped convolutional neural networks for embedded systems"",""eid"":""2-s2.0-85048094709"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85048094709?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85048094709\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85048094709\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85048094709""}}
"
1852,scopus,lit,add_lit,2021-11-30T10:17:28+01:00,"{""title"":""A 200MHZ 202.4GFLOPS@10.8W VGG16 accelerator in Xilinx VX690T"",""eid"":""2-s2.0-85048053702"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85048053702?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85048053702\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85048053702\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85048053702""}}
"
1853,scopus,lit,add_lit,2021-11-30T10:17:28+01:00,"{""title"":""Parallelism hardware computation for artificial neural network"",""eid"":""2-s2.0-85046102393"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85046102393?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85046102393\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85046102393\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85046102393""}}
"
1854,scopus,lit,add_lit,2021-11-30T10:17:28+01:00,"{""title"":""Electromagnetic Modeling of Vital Sign Detection and Human Motion Sensing Validated by Noncontact Radar Measurements"",""eid"":""2-s2.0-85063843273"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85063843273?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85063843273\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85063843273\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85063843273""}}
"
1855,scopus,lit,add_lit,2021-11-30T10:17:28+01:00,"{""title"":""Convolutional Neural Network Construction Method for Embedded FPGAs Oriented Edge Computing"",""eid"":""2-s2.0-85053294305"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85053294305?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85053294305\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85053294305\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85053294305""}}
"
1856,scopus,lit,add_lit,2021-11-30T10:17:28+01:00,"{""title"":""Parallel computing method for two-dimensional matrix convolution"",""eid"":""2-s2.0-85046165252"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85046165252?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85046165252\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85046165252\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85046165252""}}
"
1857,scopus,lit,add_lit,2021-11-30T10:17:28+01:00,"{""title"":""Block algorithms of a simultaneous difference solution of D’alembert’s and Maxwell’s equations"",""eid"":""2-s2.0-85046159819"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85046159819?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85046159819\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85046159819\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85046159819""}}
"
1858,scopus,lit,add_lit,2021-11-30T10:17:28+01:00,"{""title"":""Optimizing convolutional neural networks on the sunway TaihuLight supercomputer"",""eid"":""2-s2.0-85045202025"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85045202025?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85045202025\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85045202025\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85045202025""}}
"
1859,scopus,lit,add_lit,2021-11-30T10:17:28+01:00,"{""title"":""Energy-Performance considerations for data offloading to FPGA-Based accelerators over PCIe"",""eid"":""2-s2.0-85045183736"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85045183736?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85045183736\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85045183736\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85045183736""}}
"
1860,scopus,lit,add_lit,2021-11-30T10:17:28+01:00,"{""title"":""Pipelined squarer for unsigned integers of up to 12 bits"",""eid"":""2-s2.0-85042636569"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85042636569?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85042636569\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85042636569\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85042636569""}}
"
1861,scopus,lit,add_lit,2021-11-30T10:17:28+01:00,"{""title"":""Perceptron ann control of array sensors and transmitters with different activation functions for 5G wireless systems"",""eid"":""2-s2.0-85041741253"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85041741253?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85041741253\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85041741253\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85041741253""}}
"
1862,scopus,lit,add_lit,2021-11-30T10:17:28+01:00,"{""title"":""Grey Wolf based control for speed ripple reduction at low speed operation of PMSM drives"",""eid"":""2-s2.0-85040441661"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85040441661?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0019057818300119"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85040441661\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85040441661\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85040441661""}}
"
1863,scopus,lit,add_lit,2021-11-30T10:17:28+01:00,"{""title"":""Nature Inspired Methods and Their Industry Applications-Swarm Intelligence Algorithms"",""eid"":""2-s2.0-85039768882"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85039768882?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85039768882\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85039768882\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85039768882""}}
"
1864,scopus,lit,add_lit,2021-11-30T10:17:28+01:00,"{""title"":""Neuromorphic computing's yesterday, today, and tomorrow – an evolutional view"",""eid"":""2-s2.0-85036505518"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85036505518?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0167926017304674"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85036505518\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85036505518\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85036505518""}}
"
1865,scopus,lit,add_lit,2021-11-30T10:17:28+01:00,"{""title"":""A Hardware Architecture for Radial Basis Function Neural Network Classifier"",""eid"":""2-s2.0-85032807332"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85032807332?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85032807332\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85032807332\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85032807332""}}
"
1866,scopus,lit,add_lit,2021-11-30T10:17:28+01:00,"{""title"":""Bio-inspired heterogeneous architecture for real-time pedestrian detection applications"",""eid"":""2-s2.0-84962331035"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84962331035?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84962331035\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84962331035\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84962331035""}}
"
1867,scopus,lit,add_lit,2021-11-30T10:17:28+01:00,"{""title"":""Implementation of a CNN accelerator on an embedded SoC platform using SDSoC"",""eid"":""2-s2.0-85048423561"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85048423561?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85048423561\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85048423561\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85048423561""}}
"
1868,scopus,lit,add_lit,2021-11-30T10:17:28+01:00,"{""title"":""Compressed residual-VGG16 CNN model for big data places image recognition"",""eid"":""2-s2.0-85047426413"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85047426413?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85047426413\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85047426413\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85047426413""}}
"
1869,scopus,lit,add_lit,2021-11-30T10:17:28+01:00,"{""title"":""Optical method for estimating the chlorophyll contents in plant leaves"",""eid"":""2-s2.0-85042506222"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85042506222?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85042506222\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85042506222\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85042506222""}}
"
1870,scopus,lit,add_lit,2021-11-30T10:17:28+01:00,"{""title"":""Architectures and algorithms for user customization of CNNs"",""eid"":""2-s2.0-85045319220"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85045319220?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85045319220\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85045319220\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85045319220""}}
"
1871,scopus,lit,add_lit,2021-11-30T10:17:28+01:00,"{""title"":""Deep Learning for Better Variant Calling for Cancer Diagnosis and Treatment"",""eid"":""2-s2.0-85045312654"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85045312654?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85045312654\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85045312654\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85045312654""}}
"
1872,scopus,lit,add_lit,2021-11-30T10:17:28+01:00,"{""title"":""CANNA: Neural network acceleration using configurable approximation on GPGPU"",""eid"":""2-s2.0-85045296845"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85045296845?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85045296845\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85045296845\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85045296845""}}
"
1873,scopus,lit,add_lit,2021-11-30T10:17:28+01:00,"{""title"":""Scalable window generation for the intel broadwell+arria 10 and high-bandwidth FPGA systems"",""eid"":""2-s2.0-85052762159"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85052762159?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85052762159\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85052762159\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85052762159""}}
"
1874,scopus,lit,add_lit,2021-11-30T10:17:28+01:00,"{""title"":""A lightweight YOLOv2: A binarized CNN with a parallel support vector regression for an FPGA"",""eid"":""2-s2.0-85052762142"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85052762142?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85052762142\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85052762142\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85052762142""}}
"
1875,scopus,lit,add_lit,2021-11-30T10:17:28+01:00,"{""title"":""FASTCF: FPGA-based accelerator for stochastic-gradient-descent-based collaborative filtering"",""eid"":""2-s2.0-85052762002"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85052762002?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85052762002\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85052762002\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85052762002""}}
"
1876,scopus,lit,add_lit,2021-11-30T10:17:28+01:00,"{""title"":""Combined spatial and temporal blocking for high-performance stencil computation on FPGAs using OpenCL"",""eid"":""2-s2.0-85052216458"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85052216458?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85052216458\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85052216458\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85052216458""}}
"
1877,scopus,lit,add_lit,2021-11-30T10:17:29+01:00,"{""title"":""C-LSTM: Enabling efficient LSTM using structured compression techniques on FPGAs"",""eid"":""2-s2.0-85052102073"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85052102073?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85052102073\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85052102073\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85052102073""}}
"
1878,scopus,lit,add_lit,2021-11-30T10:17:29+01:00,"{""title"":""Towards a uniform template-based architecture for accelerating 2d and 3D CNNs on FPGA"",""eid"":""2-s2.0-85051119925"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85051119925?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85051119925\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85051119925\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85051119925""}}
"
1879,scopus,lit,add_lit,2021-11-30T10:17:29+01:00,"{""title"":""A customizable matrix multiplication framework for the intel HARPv2 Xeon+FPGA platform a deep learning case study"",""eid"":""2-s2.0-85050200356"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85050200356?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85050200356\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85050200356\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85050200356""}}
"
1880,scopus,lit,add_lit,2021-11-30T10:17:29+01:00,"{""title"":""DeltaRNN: A power-efficient recurrent neural network accelerator"",""eid"":""2-s2.0-85044864387"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85044864387?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85044864387\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85044864387\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85044864387""}}
"
1881,scopus,lit,add_lit,2021-11-30T10:17:29+01:00,"{""title"":""System-on-a-chip (SoC)-based hardware acceleration for extreme learning machine"",""eid"":""2-s2.0-85047496614"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85047496614?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85047496614\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85047496614\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85047496614""}}
"
1882,scopus,lit,add_lit,2021-11-30T10:17:29+01:00,"{""title"":""CAD tool flow for variation-tolerant non-volatile STT-MRAM LUT based FPGA"",""eid"":""2-s2.0-85048458133"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85048458133?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85048458133\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85048458133\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85048458133""}}
"
1883,scopus,lit,add_lit,2021-11-30T10:17:29+01:00,"{""title"":""An investigation on the use of convolutional neural network for image classification in embedded systems"",""eid"":""2-s2.0-85050341804"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85050341804?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85050341804\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85050341804\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85050341804""}}
"
1884,scopus,lit,add_lit,2021-11-30T10:17:29+01:00,"{""title"":""FPGA accelerates deep residual learning for image recognition"",""eid"":""2-s2.0-85046622986"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85046622986?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85046622986\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85046622986\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85046622986""}}
"
1885,scopus,lit,add_lit,2021-11-30T10:17:29+01:00,"{""title"":""An energy efficient approach for C4.5 algorithm using OpenCL design flow"",""eid"":""2-s2.0-85050926594"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85050926594?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85050926594\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85050926594\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85050926594""}}
"
1886,scopus,lit,add_lit,2021-11-30T10:17:29+01:00,"{""title"":""FPGA-based training of convolutional neural networks with a reduced precision floating-point library"",""eid"":""2-s2.0-85050893465"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85050893465?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85050893465\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85050893465\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85050893465""}}
"
1887,scopus,lit,add_lit,2021-11-30T10:17:29+01:00,"{""title"":""All binarized convolutional neural network and its implementation on an FPGA"",""eid"":""2-s2.0-85050871813"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85050871813?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85050871813\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85050871813\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85050871813""}}
"
1888,scopus,lit,add_lit,2021-11-30T10:17:29+01:00,"{""title"":""An object detector based on multiscale sliding window search using a fully pipelined binarized CNN on an FPGA"",""eid"":""2-s2.0-85050870046"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85050870046?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85050870046\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85050870046\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85050870046""}}
"
1889,scopus,lit,add_lit,2021-11-30T10:17:29+01:00,"{""title"":""A scalable hybrid architecture for high performance data-parallel applications"",""eid"":""2-s2.0-85050867723"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85050867723?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85050867723\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85050867723\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85050867723""}}
"
1890,scopus,lit,add_lit,2021-11-30T10:17:29+01:00,"{""title"":""An FPGA-based processor for training convolutional neural networks"",""eid"":""2-s2.0-85050850252"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85050850252?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85050850252\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85050850252\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85050850252""}}
"
1891,scopus,lit,add_lit,2021-11-30T10:17:29+01:00,"{""title"":""PipeCNN: An OpenCL-based open-source FPGA accelerator for convolution neural networks"",""eid"":""2-s2.0-85047598525"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85047598525?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85047598525\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85047598525\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85047598525""}}
"
1892,scopus,lit,add_lit,2021-11-30T10:17:29+01:00,"{""title"":""Accelerating low rank matrix completion on FPGA"",""eid"":""2-s2.0-85046973356"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85046973356?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85046973356\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85046973356\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85046973356""}}
"
1893,scopus,lit,add_lit,2021-11-30T10:17:29+01:00,"{""title"":""Towards a type 0 hypervisor for dynamic reconfigurable systems"",""eid"":""2-s2.0-85046952847"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85046952847?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85046952847\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85046952847\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85046952847""}}
"
1894,scopus,lit,add_lit,2021-11-30T10:17:29+01:00,"{""title"":""Fast generation of high throughput customized deep learning accelerators on FPGAs"",""eid"":""2-s2.0-85046939226"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85046939226?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85046939226\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85046939226\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85046939226""}}
"
1895,scopus,lit,add_lit,2021-11-30T10:17:29+01:00,"{""title"":""Rejecting Motion Outliers for Efficient Crowd Anomaly Detection"",""eid"":""2-s2.0-85049973223"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85049973223?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85049973223\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85049973223\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85049973223""}}
"
1896,scopus,lit,add_lit,2021-11-30T10:17:29+01:00,"{""title"":""A novel ReRAM-based processing-in-memory architecture for graph traversal"",""eid"":""2-s2.0-85042921991"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85042921991?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85042921991\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85042921991\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85042921991""}}
"
1897,scopus,lit,add_lit,2021-11-30T10:17:29+01:00,"{""title"":""Integration of stationary wavelet transform on a dynamic partial reconfiguration for recognition of pre-ictal gamma oscillations"",""eid"":""2-s2.0-85042513811"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85042513811?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S2405844017324453"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85042513811\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85042513811\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85042513811""}}
"
1898,scopus,lit,add_lit,2021-11-30T10:17:29+01:00,"{""title"":""A survey to predict the trend of AI-able server evolution in the cloud"",""eid"":""2-s2.0-85041638851"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85041638851?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85041638851\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85041638851\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85041638851""}}
"
1899,scopus,lit,add_lit,2021-11-30T10:17:29+01:00,"{""title"":""A threshold neuron pruning for a binarized deep neural network on an FPGA"",""eid"":""2-s2.0-85041498774"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85041498774?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85041498774\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85041498774\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85041498774""}}
"
1900,scopus,lit,add_lit,2021-11-30T10:17:29+01:00,"{""title"":""AIRA: A Framework for Flexible Compute Kernel Execution in Heterogeneous Platforms"",""eid"":""2-s2.0-85040640718"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85040640718?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85040640718\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85040640718\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85040640718""}}
"
1901,scopus,lit,add_lit,2021-11-30T10:17:29+01:00,"{""title"":""Parallel design of intelligent optimization algorithm based on FPGA"",""eid"":""2-s2.0-85040319125"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85040319125?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85040319125\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85040319125\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85040319125""}}
"
1902,scopus,lit,add_lit,2021-11-30T10:17:30+01:00,"{""title"":""A system for hardware aided decision tree ensemble evolution"",""eid"":""2-s2.0-85032742391"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85032742391?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0743731517302691"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85032742391\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85032742391\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85032742391""}}
"
1903,scopus,lit,add_lit,2021-11-30T10:17:30+01:00,"{""title"":""A survey on FinTech"",""eid"":""2-s2.0-85031996505"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85031996505?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1084804517303247"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85031996505\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85031996505\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85031996505""}}
"
1904,scopus,lit,add_lit,2021-11-30T10:17:30+01:00,"{""title"":""An adaptive RGB colour enhancement formulation for logarithmic image processing-based algorithms"",""eid"":""2-s2.0-85031099661"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85031099661?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0030402617311725"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85031099661\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85031099661\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85031099661""}}
"
1905,scopus,lit,add_lit,2021-11-30T10:17:30+01:00,"{""title"":""Neurostream: Scalable and Energy Efficient Deep Learning with Smart Memory Cubes"",""eid"":""2-s2.0-85030640525"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85030640525?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85030640525\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85030640525\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85030640525""}}
"
1906,scopus,lit,add_lit,2021-11-30T10:17:30+01:00,"{""title"":""Generic neural architecture for LVQ artificial neural networks"",""eid"":""2-s2.0-85050365642"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85050365642?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85050365642\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85050365642\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85050365642""}}
"
1907,scopus,lit,add_lit,2021-11-30T10:17:30+01:00,"{""title"":""High performance computing model for action localization in video"",""eid"":""2-s2.0-85046679188"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85046679188?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85046679188\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85046679188\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85046679188""}}
"
1908,scopus,lit,add_lit,2021-11-30T10:17:30+01:00,"{""title"":""Towards a composable computer system"",""eid"":""2-s2.0-85044361729"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85044361729?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85044361729\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85044361729\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85044361729""}}
"
1909,scopus,lit,add_lit,2021-11-30T10:17:30+01:00,"{""title"":""Proceedings of the International Conference on Microelectronics, ICM"",""eid"":""2-s2.0-85045142673"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85045142673?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85045142673\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85045142673\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85045142673""}}
"
1910,scopus,lit,add_lit,2021-11-30T10:17:30+01:00,"{""title"":""Sparse persistent RNNs: Squeezing large recurrent networks on-chip"",""eid"":""2-s2.0-85083953048"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85083953048?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85083953048\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85083953048\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85083953048""}}
"
1911,scopus,lit,add_lit,2021-11-30T10:17:30+01:00,"{""title"":""Effective and high computing algorithms for convolution neural networks"",""eid"":""2-s2.0-85082373418"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85082373418?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85082373418\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85082373418\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85082373418""}}
"
1912,scopus,lit,add_lit,2021-11-30T10:17:30+01:00,"{""title"":""Dedicated bioinformatics analysis hardware"",""eid"":""2-s2.0-85079781425"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85079781425?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/3-s2.0-B9780128096338201866"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85079781425\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85079781425\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85079781425""}}
"
1913,scopus,lit,add_lit,2021-11-30T10:17:30+01:00,"{""title"":""ColumnML: Column-store machine learning with On-The-Fly data transformation"",""eid"":""2-s2.0-85074485567"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85074485567?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85074485567\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85074485567\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85074485567""}}
"
1914,scopus,lit,add_lit,2021-11-30T10:17:30+01:00,"{""title"":""Implementation of a machine learning based modulation scheme in gnuradio for over-the-air packet communications"",""eid"":""2-s2.0-85067099524"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85067099524?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85067099524\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85067099524\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85067099524""}}
"
1915,scopus,lit,add_lit,2021-11-30T10:17:30+01:00,"{""title"":""Comparing Controlflow and Dataflow for Tensor Calculus: Speed, Power, Complexity, and MTBF"",""eid"":""2-s2.0-85066147232"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85066147232?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85066147232\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85066147232\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85066147232""}}
"
1916,scopus,lit,add_lit,2021-11-30T10:17:30+01:00,"{""title"":""PIPE-SGD: A decentralized pipelined SGD framework for distributed deep net training"",""eid"":""2-s2.0-85064846369"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85064846369?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85064846369\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85064846369\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85064846369""}}
"
1917,scopus,lit,add_lit,2021-11-30T10:17:30+01:00,"{""title"":""Tetris: Tile-matching the tremendous irregular sparsity"",""eid"":""2-s2.0-85064832367"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85064832367?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85064832367\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85064832367\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85064832367""}}
"
1918,scopus,lit,add_lit,2021-11-30T10:17:30+01:00,"{""title"":""GPUs outperform current hpc and neuromorphic solutions in terms of speed and energy when simulating a highly-connected cortical model"",""eid"":""2-s2.0-85064252570"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85064252570?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85064252570\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85064252570\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85064252570""}}
"
1919,scopus,lit,add_lit,2021-11-30T10:17:30+01:00,"{""title"":""Survey of scientific programming techniques for the management of data-intensive engineering environments"",""eid"":""2-s2.0-85062373821"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85062373821?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85062373821\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85062373821\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85062373821""}}
"
1920,scopus,lit,add_lit,2021-11-30T10:17:30+01:00,"{""title"":""Software and hardware enhancement of convolutional neural networks on GPGPUs"",""eid"":""2-s2.0-85061804402"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85061804402?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85061804402\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85061804402\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85061804402""}}
"
1921,scopus,lit,add_lit,2021-11-30T10:17:30+01:00,"{""title"":""Efficient query processing for scalable web search"",""eid"":""2-s2.0-85059507940"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85059507940?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85059507940\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85059507940\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85059507940""}}
"
1922,scopus,lit,add_lit,2021-11-30T10:17:30+01:00,"{""title"":""In-RDBMS hardware acceleration of advanced analytics"",""eid"":""2-s2.0-85058886654"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85058886654?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85058886654\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85058886654\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85058886654""}}
"
1923,scopus,lit,add_lit,2021-11-30T10:17:30+01:00,"{""title"":""Cloud platform using big data and HPC technologies for distributed and parallels treatments"",""eid"":""2-s2.0-85058349607"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85058349607?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1877050918318064"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85058349607\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85058349607\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85058349607""}}
"
1924,scopus,lit,add_lit,2021-11-30T10:17:30+01:00,"{""title"":""A hybrid GPU-FPGA-based computing platform for machine learning"",""eid"":""2-s2.0-85058331493"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85058331493?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1877050918318052"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85058331493\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85058331493\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85058331493""}}
"
1925,scopus,lit,add_lit,2021-11-30T10:17:30+01:00,"{""title"":""Multiclass change detection for multidimensional images in the presence of noise"",""eid"":""2-s2.0-85057319214"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85057319214?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85057319214\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85057319214\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85057319214""}}
"
1926,scopus,lit,add_lit,2021-11-30T10:17:30+01:00,"{""title"":""A General Framework for Accelerating Swarm Intelligence Algorithms on FPGAs, GPUs and Multi-Core CPUs"",""eid"":""2-s2.0-85057162869"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85057162869?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85057162869\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85057162869\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85057162869""}}
"
1927,scopus,lit,add_lit,2021-11-30T10:17:31+01:00,"{""title"":""Ship classification from SAR images based on deep learning"",""eid"":""2-s2.0-85057103797"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85057103797?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85057103797\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85057103797\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85057103797""}}
"
1928,scopus,lit,add_lit,2021-11-30T10:17:31+01:00,"{""title"":""High-speed 2D parallel MAC unit hardware accelerator for convolutional neural network"",""eid"":""2-s2.0-85057101311"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85057101311?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85057101311\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85057101311\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85057101311""}}
"
1929,scopus,lit,add_lit,2021-11-30T10:17:31+01:00,"{""title"":""A task-driven reconfigurable heterogeneous computing platform for big data computing"",""eid"":""2-s2.0-85055712422"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85055712422?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85055712422\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85055712422\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85055712422""}}
"
1930,scopus,lit,add_lit,2021-11-30T10:17:31+01:00,"{""title"":""Deterministic binary filters for convolutional neural networks"",""eid"":""2-s2.0-85055682770"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85055682770?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85055682770\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85055682770\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85055682770""}}
"
1931,scopus,lit,add_lit,2021-11-30T10:17:31+01:00,"{""title"":""Learning to fuse proposals from multiple scanline optimizations in semi-global matching"",""eid"":""2-s2.0-85055472841"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85055472841?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85055472841\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85055472841\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85055472841""}}
"
1932,scopus,lit,add_lit,2021-11-30T10:17:31+01:00,"{""title"":""Value-Aware Quantization for Training and Inference of Neural Networks"",""eid"":""2-s2.0-85055452177"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85055452177?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85055452177\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85055452177\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85055452177""}}
"
1933,scopus,lit,add_lit,2021-11-30T10:17:31+01:00,"{""title"":""MPLP++: Fast, Parallel Dual Block-Coordinate Ascent for Dense Graphical Models"",""eid"":""2-s2.0-85055417318"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85055417318?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85055417318\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85055417318\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85055417318""}}
"
1934,scopus,lit,add_lit,2021-11-30T10:17:31+01:00,"{""title"":""AMC: AutoML for model compression and acceleration on mobile devices"",""eid"":""2-s2.0-85055134446"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85055134446?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85055134446\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85055134446\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85055134446""}}
"
1935,scopus,lit,add_lit,2021-11-30T10:17:31+01:00,"{""title"":""Learning Compression from Limited Unlabeled Data"",""eid"":""2-s2.0-85055115545"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85055115545?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85055115545\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85055115545\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85055115545""}}
"
1936,scopus,lit,add_lit,2021-11-30T10:17:31+01:00,"{""title"":""A Hybrid Architecture with Low Latency Interfaces Enabling Dynamic Cache Management"",""eid"":""2-s2.0-85055037556"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85055037556?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85055037556\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85055037556\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85055037556""}}
"
1937,scopus,lit,add_lit,2021-11-30T10:17:31+01:00,"{""title"":""Real-time embedded intelligence system: Emotion recognition on raspberry Pi with intel NCS"",""eid"":""2-s2.0-85054875415"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85054875415?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85054875415\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85054875415\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85054875415""}}
"
1938,scopus,lit,add_lit,2021-11-30T10:17:31+01:00,"{""title"":""Efficient parallel connected component labeling with a coarse-to-fine strategy"",""eid"":""2-s2.0-85054374371"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85054374371?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85054374371\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85054374371\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85054374371""}}
"
1939,scopus,lit,add_lit,2021-11-30T10:17:31+01:00,"{""title"":""Embedded vision system for automated drone landing site detection"",""eid"":""2-s2.0-85054080360"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85054080360?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85054080360\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85054080360\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85054080360""}}
"
1940,scopus,lit,add_lit,2021-11-30T10:17:31+01:00,"{""title"":""A Scalable FPGA Accelerator for Convolutional Neural Networks"",""eid"":""2-s2.0-85053905226"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85053905226?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85053905226\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85053905226\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85053905226""}}
"
1941,scopus,lit,add_lit,2021-11-30T10:17:31+01:00,"{""title"":""Memory Bandwidth and Energy Efficiency Optimization of Deep Convolutional Neural Network Accelerators"",""eid"":""2-s2.0-85053898778"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85053898778?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85053898778\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85053898778\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85053898778""}}
"
1942,scopus,lit,add_lit,2021-11-30T10:17:31+01:00,"{""title"":""Optimizing FDTD memory bandwidth by using block float-point arithmetic"",""eid"":""2-s2.0-85053852496"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85053852496?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85053852496\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85053852496\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85053852496""}}
"
1943,scopus,lit,add_lit,2021-11-30T10:17:31+01:00,"{""title"":""A scalable approach based on deep learning for big data time series forecasting"",""eid"":""2-s2.0-85053684828"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85053684828?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85053684828\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85053684828\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85053684828""}}
"
1944,scopus,lit,add_lit,2021-11-30T10:17:31+01:00,"{""title"":""Video restoration using convolutional neural networks for low-level FPGAs"",""eid"":""2-s2.0-85052224068"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85052224068?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85052224068\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85052224068\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85052224068""}}
"
1945,scopus,lit,add_lit,2021-11-30T10:17:31+01:00,"{""title"":""14th International Symposium on Bioinformatics Research and Applications, ISBRA 2018"",""eid"":""2-s2.0-85050340823"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85050340823?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85050340823\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85050340823\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85050340823""}}
"
1946,scopus,lit,add_lit,2021-11-30T10:17:31+01:00,"{""title"":""Design of FPGA-Based Accelerator for Convolutional Neural Network under Heterogeneous Computing Framework with OpenCL"",""eid"":""2-s2.0-85050190635"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85050190635?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85050190635\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85050190635\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85050190635""}}
"
1947,scopus,lit,add_lit,2021-11-30T10:17:31+01:00,"{""title"":""A hybrid testbed for secure internet-of-things"",""eid"":""2-s2.0-85049784822"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85049784822?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85049784822\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85049784822\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85049784822""}}
"
1948,scopus,lit,add_lit,2021-11-30T10:17:31+01:00,"{""title"":""The advances and challenges of deep learning application in biological big data processing"",""eid"":""2-s2.0-85049557155"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85049557155?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85049557155\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85049557155\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85049557155""}}
"
1949,scopus,lit,add_lit,2021-11-30T10:17:31+01:00,"{""title"":""Methods for mining single nucleotide polymorphism data of complex diseases"",""eid"":""2-s2.0-85049553537"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85049553537?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85049553537\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85049553537\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85049553537""}}
"
1950,scopus,lit,add_lit,2021-11-30T10:17:31+01:00,"{""title"":""Modeling and simulation speed-up of plasma actuators implementing reconfigurable hardware"",""eid"":""2-s2.0-85049495464"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85049495464?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85049495464\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85049495464\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85049495464""}}
"
1951,scopus,lit,add_lit,2021-11-30T10:17:31+01:00,"{""title"":""Parallel Harris Corner Detection on Heterogeneous Architecture"",""eid"":""2-s2.0-85049086680"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85049086680?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85049086680\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85049086680\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85049086680""}}
"
1952,scopus,lit,add_lit,2021-11-30T10:17:32+01:00,"{""title"":""A reconfigurable streaming processor for real-time low-power execution of convolutional neural networks at the edge"",""eid"":""2-s2.0-85048755582"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85048755582?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85048755582\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85048755582\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85048755582""}}
"
1953,scopus,lit,add_lit,2021-11-30T10:17:32+01:00,"{""title"":""The implementation of a pointer network model for traveling salesman problem on a xilinx PYNQ board"",""eid"":""2-s2.0-85048046407"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85048046407?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85048046407\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85048046407\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85048046407""}}
"
1954,scopus,lit,add_lit,2021-11-30T10:17:32+01:00,"{""title"":""Implementing a Parallel Image Edge Detection Algorithm Based on the Otsu-Canny Operator on the Hadoop Platform"",""eid"":""2-s2.0-85047862521"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85047862521?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85047862521\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85047862521\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85047862521""}}
"
1955,scopus,lit,add_lit,2021-11-30T10:17:32+01:00,"{""title"":""Angel-Eye: A complete design flow for mapping CNN onto embedded FPGA"",""eid"":""2-s2.0-85047365561"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85047365561?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85047365561\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85047365561\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85047365561""}}
"
1956,scopus,lit,add_lit,2021-11-30T10:17:32+01:00,"{""title"":""High-performance embedded computing in space: Evaluation of platforms for vision-based navigation"",""eid"":""2-s2.0-85046425137"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85046425137?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85046425137\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85046425137\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85046425137""}}
"
1957,scopus,lit,add_lit,2021-11-30T10:17:32+01:00,"{""title"":""Deep learning on high performance FPGA switching boards: Flow-in-cloud"",""eid"":""2-s2.0-85046291072"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85046291072?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85046291072\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85046291072\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85046291072""}}
"
1958,scopus,lit,add_lit,2021-11-30T10:17:32+01:00,"{""title"":""Towards an optimized multi FPGA architecture with STDM network: A preliminary study"",""eid"":""2-s2.0-85046261161"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85046261161?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85046261161\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85046261161\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85046261161""}}
"
1959,scopus,lit,add_lit,2021-11-30T10:17:32+01:00,"{""title"":""Embedded vision systems: A review of the literature"",""eid"":""2-s2.0-85046258278"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85046258278?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85046258278\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85046258278\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85046258278""}}
"
1960,scopus,lit,add_lit,2021-11-30T10:17:32+01:00,"{""title"":""Approximate FPGA-based LSTMs under computation time constraints"",""eid"":""2-s2.0-85046248744"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85046248744?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85046248744\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85046248744\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85046248744""}}
"
1961,scopus,lit,add_lit,2021-11-30T10:17:32+01:00,"{""title"":""Convolutional Neural Network Structure Transformations for Complexity Reduction and Speed Improvement"",""eid"":""2-s2.0-85044130793"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85044130793?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85044130793\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85044130793\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85044130793""}}
"
1962,scopus,lit,add_lit,2021-11-30T10:17:32+01:00,"{""title"":""How to Support the Machine Learning Take-Off: Challenges and Hints for Achieving Intelligent UAVs"",""eid"":""2-s2.0-85043976314"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85043976314?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85043976314\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85043976314\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85043976314""}}
"
1963,scopus,lit,add_lit,2021-11-30T10:17:32+01:00,"{""title"":""Multiple Function Approximation - A New Approach Using Complex Fuzzy Inference System"",""eid"":""2-s2.0-85043525174"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85043525174?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85043525174\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85043525174\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85043525174""}}
"
1964,scopus,lit,add_lit,2021-11-30T10:17:32+01:00,"{""title"":""Pairwise Global Sequence Alignment Using Sine-Cosine Optimization Algorithm"",""eid"":""2-s2.0-85041817939"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85041817939?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85041817939\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85041817939\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85041817939""}}
"
1965,scopus,lit,add_lit,2021-11-30T10:17:32+01:00,"{""title"":""Research on parallel architecture of OpenCL-based FPGA"",""eid"":""2-s2.0-85041815953"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85041815953?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85041815953\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85041815953\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85041815953""}}
"
1966,scopus,lit,add_lit,2021-11-30T10:17:32+01:00,"{""title"":""BenchIP: Benchmarking Intelligence Processors"",""eid"":""2-s2.0-85041371620"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85041371620?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85041371620\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85041371620\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85041371620""}}
"
1967,scopus,lit,add_lit,2021-11-30T10:17:32+01:00,"{""title"":""Improving energy consumption of pattern recognition by combining processor-centric and bio-inspired considerations"",""eid"":""2-s2.0-85041354507"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85041354507?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S2212683X17300361"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85041354507\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85041354507\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85041354507""}}
"
1968,scopus,lit,add_lit,2021-11-30T10:17:32+01:00,"{""title"":""A Non-Stop Double Buffering Mechanism for Dataflow Architecture"",""eid"":""2-s2.0-85041287172"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85041287172?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85041287172\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85041287172\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85041287172""}}
"
1969,scopus,lit,add_lit,2021-11-30T10:17:32+01:00,"{""title"":""Multimedia big data analytics: A survey"",""eid"":""2-s2.0-85040865416"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85040865416?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85040865416\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85040865416\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85040865416""}}
"
1970,scopus,lit,add_lit,2021-11-30T10:17:32+01:00,"{""title"":""HPC cloud for scientific and business applications: Taxonomy, vision, and research challenges"",""eid"":""2-s2.0-85040654697"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85040654697?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85040654697\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85040654697\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85040654697""}}
"
1971,scopus,lit,add_lit,2021-11-30T10:17:32+01:00,"{""title"":""Scalable and parameterized architecture for efficient stream mining"",""eid"":""2-s2.0-85040180688"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85040180688?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85040180688\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85040180688\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85040180688""}}
"
1972,scopus,lit,add_lit,2021-11-30T10:17:32+01:00,"{""title"":""3rd International Conference on Signal and Information Processing, Networking and Computers, ICSINC 2017"",""eid"":""2-s2.0-85040120821"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85040120821?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85040120821\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85040120821\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85040120821""}}
"
1973,scopus,lit,add_lit,2021-11-30T10:17:32+01:00,"{""title"":""Deep neural network with limited numerical precision"",""eid"":""2-s2.0-85032658963"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85032658963?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85032658963\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85032658963\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85032658963""}}
"
1974,scopus,lit,add_lit,2021-11-30T10:17:32+01:00,"{""title"":""An energy-efficient programmable manycore accelerator for personalized biomedical applications"",""eid"":""2-s2.0-85031814807"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85031814807?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85031814807\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85031814807\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85031814807""}}
"
1975,scopus,lit,add_lit,2021-11-30T10:17:32+01:00,"{""title"":""A fully customizable hardware implementation for general purpose genetic algorithms"",""eid"":""2-s2.0-85031810970"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85031810970?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1568494617305835"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85031810970\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85031810970\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85031810970""}}
"
1976,scopus,lit,add_lit,2021-11-30T10:17:32+01:00,"{""title"":""SNAVA—A real-time multi-FPGA multi-model spiking neural network simulation architecture"",""eid"":""2-s2.0-85031793480"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85031793480?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0893608017302150"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85031793480\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85031793480\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85031793480""}}
"
1977,scopus,lit,add_lit,2021-11-30T10:17:33+01:00,"{""title"":""Improving Deep Learning with a customizable GPU-like FPGA-based accelerator"",""eid"":""2-s2.0-85052522246"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85052522246?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85052522246\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85052522246\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85052522246""}}
"
1978,scopus,lit,add_lit,2021-11-30T10:17:33+01:00,"{""title"":""Hardware implementation of reconfigurable separable convolution"",""eid"":""2-s2.0-85052142174"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85052142174?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85052142174\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85052142174\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85052142174""}}
"
1979,scopus,lit,add_lit,2021-11-30T10:17:33+01:00,"{""title"":""Towards budget-driven hardware optimization for deep convolutional neural networks using stochastic computing"",""eid"":""2-s2.0-85052128580"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85052128580?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85052128580\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85052128580\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85052128580""}}
"
1980,scopus,lit,add_lit,2021-11-30T10:17:33+01:00,"{""title"":""Accelerating low bit-width deep convolution neural network in MRAM"",""eid"":""2-s2.0-85052125131"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85052125131?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85052125131\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85052125131\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85052125131""}}
"
1981,scopus,lit,add_lit,2021-11-30T10:17:33+01:00,"{""title"":""A power-efficient hybrid architecture design for image recognition using CNNs"",""eid"":""2-s2.0-85052124520"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85052124520?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85052124520\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85052124520\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85052124520""}}
"
1982,scopus,lit,add_lit,2021-11-30T10:17:33+01:00,"{""title"":""On how to efficiently implement deep learning algorithms on PYNQ Platform"",""eid"":""2-s2.0-85052099497"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85052099497?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85052099497\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85052099497\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85052099497""}}
"
1983,scopus,lit,add_lit,2021-11-30T10:17:33+01:00,"{""title"":""Neural networks and graph algorithms with next-generation processors"",""eid"":""2-s2.0-85052236667"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85052236667?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85052236667\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85052236667\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85052236667""}}
"
1984,scopus,lit,add_lit,2021-11-30T10:17:33+01:00,"{""title"":""A framework with cloud integration for CNN acceleration on FPGA devices"",""eid"":""2-s2.0-85052236361"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85052236361?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85052236361\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85052236361\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85052236361""}}
"
1985,scopus,lit,add_lit,2021-11-30T10:17:33+01:00,"{""title"":""Streaming architecture for large-scale quantized neural networks on an FPGA-based dataflow platform"",""eid"":""2-s2.0-85052235480"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85052235480?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85052235480\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85052235480\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85052235480""}}
"
1986,scopus,lit,add_lit,2021-11-30T10:17:33+01:00,"{""title"":""Exploring the vision processing unit as co-processor for inference"",""eid"":""2-s2.0-85052218072"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85052218072?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85052218072\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85052218072\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85052218072""}}
"
1987,scopus,lit,add_lit,2021-11-30T10:17:33+01:00,"{""title"":""Hardware/software codesign for convolutional neural networks exploiting dynamic partial reconfiguration on PYNQ"",""eid"":""2-s2.0-85052215934"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85052215934?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85052215934\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85052215934\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85052215934""}}
"
1988,scopus,lit,add_lit,2021-11-30T10:17:33+01:00,"{""title"":""Hardware implementation of POSITs and their application in FPGAs"",""eid"":""2-s2.0-85052209420"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85052209420?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85052209420\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85052209420\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85052209420""}}
"
1989,scopus,lit,add_lit,2021-11-30T10:17:33+01:00,"{""title"":""Application codesign of near-data processing for similarity search"",""eid"":""2-s2.0-85052198453"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85052198453?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85052198453\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85052198453\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85052198453""}}
"
1990,scopus,lit,add_lit,2021-11-30T10:17:33+01:00,"{""title"":""BitFlow: Exploiting vector parallelism for binary neural networks on CPU"",""eid"":""2-s2.0-85052192502"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85052192502?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85052192502\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85052192502\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85052192502""}}
"
1991,scopus,lit,add_lit,2021-11-30T10:17:33+01:00,"{""title"":""FPGA-based hardware design for scale-invariant feature transform"",""eid"":""2-s2.0-85050998654"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85050998654?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85050998654\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85050998654\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85050998654""}}
"
1992,scopus,lit,add_lit,2021-11-30T10:17:33+01:00,"{""title"":""Review of Parallel Deep Neural Network"",""eid"":""2-s2.0-85055411984"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85055411984?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85055411984\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85055411984\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85055411984""}}
"
1993,scopus,lit,add_lit,2021-11-30T10:17:33+01:00,"{""title"":""A survey on deep learning: Algorithms, techniques, and applications"",""eid"":""2-s2.0-85053880872"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85053880872?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85053880872\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85053880872\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85053880872""}}
"
1994,scopus,lit,add_lit,2021-11-30T10:17:33+01:00,"{""title"":""An efficient feature extraction scheme for mobile anti-shake in augmented reality"",""eid"":""2-s2.0-85052220117"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85052220117?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85052220117\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85052220117\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85052220117""}}
"
1995,scopus,lit,add_lit,2021-11-30T10:17:33+01:00,"{""title"":""Experimental Validation of Timing, Frequency and Phase Correction of Received Signals Using Software Defined Radio Testbed"",""eid"":""2-s2.0-85046544073"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85046544073?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85046544073\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85046544073\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85046544073""}}
"
1996,scopus,lit,add_lit,2021-11-30T10:17:33+01:00,"{""title"":""SiMT-DSP: A massively multithreaded DSP architecture"",""eid"":""2-s2.0-85045647449"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85045647449?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85045647449\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85045647449\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85045647449""}}
"
1997,scopus,lit,add_lit,2021-11-30T10:17:33+01:00,"{""title"":""A more chaotic and easily hardware implementable new 3-D chaotic system in comparison with 50 reported systems"",""eid"":""2-s2.0-85045268885"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85045268885?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85045268885\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85045268885\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85045268885""}}
"
1998,scopus,lit,add_lit,2021-11-30T10:17:33+01:00,"{""title"":""On the efficacy of ECC and the benefits of FinFET transistor layout for GPU reliability"",""eid"":""2-s2.0-85045204127"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85045204127?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85045204127\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85045204127\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85045204127""}}
"
1999,scopus,lit,add_lit,2021-11-30T10:17:33+01:00,"{""title"":""A parallel image encryption algorithm based on the piecewise linear chaotic map and hyper-chaotic map"",""eid"":""2-s2.0-85045134922"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85045134922?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85045134922\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85045134922\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85045134922""}}
"
2000,scopus,lit,add_lit,2021-11-30T10:17:33+01:00,"{""title"":""SparseNN: A Performance-Efficient Accelerator for Large-Scale Sparse Neural Networks"",""eid"":""2-s2.0-85030315593"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85030315593?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85030315593\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85030315593\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85030315593""}}
"
2001,scopus,lit,add_lit,2021-11-30T10:17:33+01:00,"{""title"":""A parallel LEGION algorithm and cell-based architecture for real time split and merge video segmentation"",""eid"":""2-s2.0-84923246834"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84923246834?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84923246834\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84923246834\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84923246834""}}
"
2002,scopus,lit,add_lit,2021-11-30T10:17:34+01:00,"{""title"":""Implementation of a FPGA-ARM-based canny edge detection system"",""eid"":""2-s2.0-85074422941"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85074422941?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85074422941\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85074422941\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85074422941""}}
"
2003,scopus,lit,add_lit,2021-11-30T10:17:34+01:00,"{""title"":""Exploiting the accuracy-acceleration tradeoff: VINS-assisted real-time object detection on moving systems"",""eid"":""2-s2.0-85074256828"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85074256828?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85074256828\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85074256828\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85074256828""}}
"
2004,scopus,lit,add_lit,2021-11-30T10:17:34+01:00,"{""title"":""Modern Hardware Margins: CPUs, GPUs, FPGAs Recent System-Level Studies"",""eid"":""2-s2.0-85073758728"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85073758728?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85073758728\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85073758728\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85073758728""}}
"
2005,scopus,lit,add_lit,2021-11-30T10:17:34+01:00,"{""title"":""Automated Recognition of Numeric Display Based on Deep Learning"",""eid"":""2-s2.0-85073379407"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85073379407?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85073379407\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85073379407\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85073379407""}}
"
2006,scopus,lit,add_lit,2021-11-30T10:17:34+01:00,"{""title"":""A power efficient neural network implementation on heterogeneous FPGA and GPU Devices"",""eid"":""2-s2.0-85073256442"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85073256442?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85073256442\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85073256442\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85073256442""}}
"
2007,scopus,lit,add_lit,2021-11-30T10:17:34+01:00,"{""title"":""Approximate Computing Applied to Bacterial Genome Identification using Self-Organizing Maps"",""eid"":""2-s2.0-85072991757"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85072991757?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85072991757\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85072991757\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85072991757""}}
"
2008,scopus,lit,add_lit,2021-11-30T10:17:34+01:00,"{""title"":""T-DLA: An Open-source Deep Learning Accelerator for Ternarized DNN Models on Embedded FPGA"",""eid"":""2-s2.0-85072990337"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85072990337?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85072990337\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85072990337\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85072990337""}}
"
2009,scopus,lit,add_lit,2021-11-30T10:17:34+01:00,"{""title"":""When Neural Architecture Search Meets Hardware Implementation: From Hardware Awareness to Co-Design"",""eid"":""2-s2.0-85072984985"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85072984985?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85072984985\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85072984985\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85072984985""}}
"
2010,scopus,lit,add_lit,2021-11-30T10:17:34+01:00,"{""title"":""Energy-Efficient Embedded Inference of SVMs on FPGA"",""eid"":""2-s2.0-85072963046"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85072963046?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85072963046\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85072963046\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85072963046""}}
"
2011,scopus,lit,add_lit,2021-11-30T10:17:34+01:00,"{""title"":""Real-Time Automatic Music Transcription (AMT) with Zync FPGA"",""eid"":""2-s2.0-85072960992"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85072960992?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85072960992\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85072960992\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85072960992""}}
"
2012,scopus,lit,add_lit,2021-11-30T10:17:34+01:00,"{""title"":""Accelerating Compact Convolutional Neural Networks with Multi-threaded Data Streaming"",""eid"":""2-s2.0-85072948298"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85072948298?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85072948298\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85072948298\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85072948298""}}
"
2013,scopus,lit,add_lit,2021-11-30T10:17:34+01:00,"{""title"":""Similarity-Based LSTM Architecture for Energy-Efficient Edge-Level Speech Recognition"",""eid"":""2-s2.0-85072679457"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85072679457?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85072679457\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85072679457\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85072679457""}}
"
2014,scopus,lit,add_lit,2021-11-30T10:17:34+01:00,"{""title"":""RAPID: A ReRAM Processing in-Memory Architecture for DNA Sequence Alignment"",""eid"":""2-s2.0-85072671980"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85072671980?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85072671980\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85072671980\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85072671980""}}
"
2015,scopus,lit,add_lit,2021-11-30T10:17:34+01:00,"{""title"":""VCAM: Variation Compensation through Activation Matching for Analog Binarized Neural Networks"",""eid"":""2-s2.0-85072668527"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85072668527?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85072668527\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85072668527\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85072668527""}}
"
2016,scopus,lit,add_lit,2021-11-30T10:17:34+01:00,"{""title"":""FPCAS: In-Memory Floating Point Computations for Autonomous Systems"",""eid"":""2-s2.0-85072666164"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85072666164?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85072666164\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85072666164\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85072666164""}}
"
2017,scopus,lit,add_lit,2021-11-30T10:17:34+01:00,"{""title"":""FPGA-based Acceleration of Binary Neural Network Training with Minimized Off-Chip Memory Access"",""eid"":""2-s2.0-85072664222"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85072664222?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85072664222\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85072664222\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85072664222""}}
"
2018,scopus,lit,add_lit,2021-11-30T10:17:34+01:00,"{""title"":""LP-BNN: Ultra-low-latency BNN inference with layer parallelism"",""eid"":""2-s2.0-85072617788"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85072617788?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85072617788\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85072617788\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85072617788""}}
"
2019,scopus,lit,add_lit,2021-11-30T10:17:34+01:00,"{""title"":""HelmGemm: Managing GPUs and FPGAs for transprecision GEMM workloads in containerized environments"",""eid"":""2-s2.0-85072611808"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85072611808?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85072611808\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85072611808\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85072611808""}}
"
2020,scopus,lit,add_lit,2021-11-30T10:17:34+01:00,"{""title"":""PAI-FCNN: FPGA based inference system for complex CNN models"",""eid"":""2-s2.0-85072610341"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85072610341?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85072610341\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85072610341\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85072610341""}}
"
2021,scopus,lit,add_lit,2021-11-30T10:17:34+01:00,"{""title"":""Maestro: A memory-on-logic architecture for coordinated parallel use of many systolic arrays"",""eid"":""2-s2.0-85072608120"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85072608120?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85072608120\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85072608120\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85072608120""}}
"
2022,scopus,lit,add_lit,2021-11-30T10:17:34+01:00,"{""title"":""F-E3D: FPGA-based acceleration of an efficient 3D convolutional neural network for human action recognition"",""eid"":""2-s2.0-85072604832"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85072604832?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85072604832\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85072604832\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85072604832""}}
"
2023,scopus,lit,add_lit,2021-11-30T10:17:34+01:00,"{""title"":""Efficient weight reuse for large LSTMs"",""eid"":""2-s2.0-85072599031"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85072599031?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85072599031\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85072599031\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85072599031""}}
"
2024,scopus,lit,add_lit,2021-11-30T10:17:34+01:00,"{""title"":""Real processing-in-memory with memristive memory processing unit (mMPU)"",""eid"":""2-s2.0-85072598611"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85072598611?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85072598611\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85072598611\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85072598611""}}
"
2025,scopus,lit,add_lit,2021-11-30T10:17:34+01:00,"{""title"":""Towards Hardware Implementation of Neural Network-based Communication Algorithms"",""eid"":""2-s2.0-85072340816"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85072340816?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85072340816\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85072340816\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85072340816""}}
"
2026,scopus,lit,add_lit,2021-11-30T10:17:34+01:00,"{""title"":""Adaptive hardware reconfiguration for performance tradeoffs in CNNs"",""eid"":""2-s2.0-85071518616"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85071518616?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85071518616\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85071518616\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85071518616""}}
"
2027,scopus,lit,add_lit,2021-11-30T10:17:35+01:00,"{""title"":""Convolutional Neural Network Target Recognition for Missile-borne Linear Array LiDAR"",""eid"":""2-s2.0-85070721252"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85070721252?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85070721252\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85070721252\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85070721252""}}
"
2028,scopus,lit,add_lit,2021-11-30T10:17:35+01:00,"{""title"":""Classification of foreign fibers using deep learning and its implementation on embedded system"",""eid"":""2-s2.0-85070401608"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85070401608?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85070401608\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85070401608\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85070401608""}}
"
2029,scopus,lit,add_lit,2021-11-30T10:17:35+01:00,"{""title"":""Parallel and distributed implementation on SPARK of a spectral-spatial classifier for hyperspectral images"",""eid"":""2-s2.0-85069535687"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85069535687?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85069535687\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85069535687\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85069535687""}}
"
2030,scopus,lit,add_lit,2021-11-30T10:17:35+01:00,"{""title"":""Assessment of a Hardware-Implemented Machine Learning Technique Under Neutron Irradiation"",""eid"":""2-s2.0-85069501999"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85069501999?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85069501999\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85069501999\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85069501999""}}
"
2031,scopus,lit,add_lit,2021-11-30T10:17:35+01:00,"{""title"":""Selective Fault Tolerance for Register Files of Graphics Processing Units"",""eid"":""2-s2.0-85069465931"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85069465931?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85069465931\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85069465931\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85069465931""}}
"
2032,scopus,lit,add_lit,2021-11-30T10:17:35+01:00,"{""title"":""Mapping neural networks to FPGA-based IoT devices for ultra-low latency processing"",""eid"":""2-s2.0-85069322173"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85069322173?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85069322173\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85069322173\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85069322173""}}
"
2033,scopus,lit,add_lit,2021-11-30T10:17:35+01:00,"{""title"":""A bandwidth reservation mechanism for axi-based hardware accelerators on FPGAs"",""eid"":""2-s2.0-85069163049"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85069163049?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85069163049\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85069163049\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85069163049""}}
"
2034,scopus,lit,add_lit,2021-11-30T10:17:35+01:00,"{""title"":""On-chip dynamic resource management"",""eid"":""2-s2.0-85068338651"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85068338651?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85068338651\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85068338651\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85068338651""}}
"
2035,scopus,lit,add_lit,2021-11-30T10:17:35+01:00,"{""title"":""Recursive Binary Neural Network Training Model for Efficient Usage of On-Chip Memory"",""eid"":""2-s2.0-85067984163"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85067984163?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85067984163\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85067984163\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85067984163""}}
"
2036,scopus,lit,add_lit,2021-11-30T10:17:35+01:00,"{""title"":""Synchronization and FPGA realization of fractional-order Izhikevich neuron model"",""eid"":""2-s2.0-85066765182"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85066765182?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0026269218310036"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85066765182\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85066765182\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85066765182""}}
"
2037,scopus,lit,add_lit,2021-11-30T10:17:35+01:00,"{""title"":""Systolic-based pyramidal neuron accelerator blocks for convolutional neural network"",""eid"":""2-s2.0-85066433224"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85066433224?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0026269218307481"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85066433224\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85066433224\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85066433224""}}
"
2038,scopus,lit,add_lit,2021-11-30T10:17:35+01:00,"{""title"":""BitStream: An efficient framework for inference of binary neural networks on CPUs"",""eid"":""2-s2.0-85065660264"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85065660264?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0167865519301230"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85065660264\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85065660264\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85065660264""}}
"
2039,scopus,lit,add_lit,2021-11-30T10:17:35+01:00,"{""title"":""Architectures and algorithms for on-device user customization of CNNs"",""eid"":""2-s2.0-85057088897"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85057088897?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0167926018302700"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85057088897\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85057088897\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85057088897""}}
"
2040,scopus,lit,add_lit,2021-11-30T10:17:35+01:00,"{""title"":""Interval type-2 fuzzy neural networks for chaotic time series prediction: A concise overview"",""eid"":""2-s2.0-85047626088"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85047626088?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85047626088\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85047626088\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85047626088""}}
"
2041,scopus,lit,add_lit,2021-11-30T10:17:35+01:00,"{""title"":""Big vs little core for energy-efficient Hadoop computing"",""eid"":""2-s2.0-85046135916"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85046135916?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0743731518300959"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85046135916\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85046135916\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85046135916""}}
"
2042,scopus,lit,add_lit,2021-11-30T10:17:35+01:00,"{""title"":""A scheme of GA acceleration based on domain generic IC"",""eid"":""2-s2.0-85045071826"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85045071826?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85045071826\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85045071826\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85045071826""}}
"
2043,scopus,lit,add_lit,2021-11-30T10:17:35+01:00,"{""title"":""Full-stack optimization for accelerating CNNs using powers-of-two weights with FPGA validation"",""eid"":""2-s2.0-85074511750"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85074511750?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85074511750\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85074511750\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85074511750""}}
"
2044,scopus,lit,add_lit,2021-11-30T10:17:35+01:00,"{""title"":""Deep reuse: Streamline CNN inference on the fly via coarse-grained computation reuse"",""eid"":""2-s2.0-85074505606"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85074505606?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85074505606\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85074505606\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85074505606""}}
"
2045,scopus,lit,add_lit,2021-11-30T10:17:35+01:00,"{""title"":""RFAcc: A 3D ReRAM associative array based random forest accelerator"",""eid"":""2-s2.0-85074478903"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85074478903?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85074478903\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85074478903\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85074478903""}}
"
2046,scopus,lit,add_lit,2021-11-30T10:17:35+01:00,"{""title"":""O3BNN: An out-of-order architecture for high-performance binarized neural network inference with fine-grained pruning"",""eid"":""2-s2.0-85072618487"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85072618487?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85072618487\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85072618487\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85072618487""}}
"
2047,scopus,lit,add_lit,2021-11-30T10:17:35+01:00,"{""title"":""Laconic deep learning inference acceleration"",""eid"":""2-s2.0-85069536261"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85069536261?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85069536261\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85069536261\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85069536261""}}
"
2048,scopus,lit,add_lit,2021-11-30T10:17:35+01:00,"{""title"":""MnnFast: A fast and scalable system architecture for memory-augmented neural networks"",""eid"":""2-s2.0-85069521528"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85069521528?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85069521528\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85069521528\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85069521528""}}
"
2049,scopus,lit,add_lit,2021-11-30T10:17:35+01:00,"{""title"":""Duality cache for data parallel acceleration"",""eid"":""2-s2.0-85069509205"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85069509205?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85069509205\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85069509205\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85069509205""}}
"
2050,scopus,lit,add_lit,2021-11-30T10:17:35+01:00,"{""title"":""3D-based video recognition acceleration by leveraging temporal locality"",""eid"":""2-s2.0-85069507473"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85069507473?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85069507473\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85069507473\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85069507473""}}
"
2051,scopus,lit,add_lit,2021-11-30T10:17:35+01:00,"{""title"":""FloatPIM: In-memory acceleration of deep neural network training with high precision"",""eid"":""2-s2.0-85069500982"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85069500982?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85069500982\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85069500982\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85069500982""}}
"
2052,scopus,lit,add_lit,2021-11-30T10:17:36+01:00,"{""title"":""AxMemo: Hardware-compiler co-design for approximate code memoization"",""eid"":""2-s2.0-85069498665"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85069498665?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85069498665\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85069498665\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85069498665""}}
"
2053,scopus,lit,add_lit,2021-11-30T10:17:36+01:00,"{""title"":""Review of the application of machine learning to the automatic semantic annotation of images"",""eid"":""2-s2.0-85067553670"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85067553670?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85067553670\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85067553670\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85067553670""}}
"
2054,scopus,lit,add_lit,2021-11-30T10:17:36+01:00,"{""title"":""Serving deep neural networks at the cloud edge for vision applications on mobile platforms"",""eid"":""2-s2.0-85069041905"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85069041905?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85069041905\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85069041905\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85069041905""}}
"
2055,scopus,lit,add_lit,2021-11-30T10:17:36+01:00,"{""title"":""A survey on partitioning models, solution algorithms and algorithm parallelization for hardware/software co-design"",""eid"":""2-s2.0-85065229868"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85065229868?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85065229868\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85065229868\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85065229868""}}
"
2056,scopus,lit,add_lit,2021-11-30T10:17:36+01:00,"{""title"":""A survey of parallel sequential pattern mining"",""eid"":""2-s2.0-85069544254"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85069544254?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85069544254\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85069544254\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85069544254""}}
"
2057,scopus,lit,add_lit,2021-11-30T10:17:36+01:00,"{""title"":""Scaling performance for N-body stream computation with a ring of FPGAS"",""eid"":""2-s2.0-85070551645"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85070551645?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85070551645\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85070551645\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85070551645""}}
"
2058,scopus,lit,add_lit,2021-11-30T10:17:36+01:00,"{""title"":""Performance evaluation of tsunami simulation exploiting temporal parallelism on FPGAs using OpenCL"",""eid"":""2-s2.0-85070537361"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85070537361?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85070537361\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85070537361\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85070537361""}}
"
2059,scopus,lit,add_lit,2021-11-30T10:17:36+01:00,"{""title"":""FPGA/DNN co-design: An efficient design methodology for IoT intelligence on the edge"",""eid"":""2-s2.0-85067818581"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85067818581?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85067818581\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85067818581\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85067818581""}}
"
2060,scopus,lit,add_lit,2021-11-30T10:17:36+01:00,"{""title"":""LAMA: Link-aware hybrid management for memory accesses in emerging CPU-FPGA platforms"",""eid"":""2-s2.0-85067813167"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85067813167?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85067813167\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85067813167\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85067813167""}}
"
2061,scopus,lit,add_lit,2021-11-30T10:17:36+01:00,"{""title"":""Scale-out acceleration for 3D CNN-based lung nodule segmentation on a multi-FPGA system"",""eid"":""2-s2.0-85067810880"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85067810880?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85067810880\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85067810880\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85067810880""}}
"
2062,scopus,lit,add_lit,2021-11-30T10:17:36+01:00,"{""title"":""DREAMPlace: Deep learning toolkit-enabled GPU acceleration for modern VLSI placement"",""eid"":""2-s2.0-85067803037"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85067803037?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85067803037\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85067803037\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85067803037""}}
"
2063,scopus,lit,add_lit,2021-11-30T10:17:36+01:00,"{""title"":""ARGA: Approximate reuse for GPGPU acceleration"",""eid"":""2-s2.0-85067794092"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85067794092?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85067794092\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85067794092\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85067794092""}}
"
2064,scopus,lit,add_lit,2021-11-30T10:17:36+01:00,"{""title"":""ApproxLP: Approximate multiplication with linearization and iterative error control"",""eid"":""2-s2.0-85067788716"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85067788716?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85067788716\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85067788716\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85067788716""}}
"
2065,scopus,lit,add_lit,2021-11-30T10:17:36+01:00,"{""title"":""Overcoming data transfer bottlenecks in FPGA-based DNN accelerators via layer conscious memory management"",""eid"":""2-s2.0-85067786648"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85067786648?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85067786648\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85067786648\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85067786648""}}
"
2066,scopus,lit,add_lit,2021-11-30T10:17:36+01:00,"{""title"":""Condensation-Net: Memory-efficient network architecture with cross-channel pooling layers and virtual feature maps"",""eid"":""2-s2.0-85083312059"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85083312059?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85083312059\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85083312059\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85083312059""}}
"
2067,scopus,lit,add_lit,2021-11-30T10:17:36+01:00,"{""title"":""Machine vision guided 3D medical image compression for efficient transmission and accurate segmentation in the clouds"",""eid"":""2-s2.0-85078800471"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85078800471?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85078800471\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85078800471\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85078800471""}}
"
2068,scopus,lit,add_lit,2021-11-30T10:17:36+01:00,"{""title"":""Seernet: Predicting convolutional neural network feature-map sparsity through low-bit quantization"",""eid"":""2-s2.0-85078748427"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85078748427?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85078748427\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85078748427\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85078748427""}}
"
2069,scopus,lit,add_lit,2021-11-30T10:17:36+01:00,"{""title"":""Accelerating Deep Neural Networks for Real-time Data Selection for High-resolution Imaging Particle Detectors"",""eid"":""2-s2.0-85076358480"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85076358480?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85076358480\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85076358480\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85076358480""}}
"
2070,scopus,lit,add_lit,2021-11-30T10:17:36+01:00,"{""title"":""Testing a neural network accelerator on a high-altitude balloon"",""eid"":""2-s2.0-85075925463"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85075925463?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85075925463\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85075925463\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85075925463""}}
"
2071,scopus,lit,add_lit,2021-11-30T10:17:36+01:00,"{""title"":""Hardware-software co-design to accelerate neural network applications"",""eid"":""2-s2.0-85074819627"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85074819627?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85074819627\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85074819627\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85074819627""}}
"
2072,scopus,lit,add_lit,2021-11-30T10:17:36+01:00,"{""title"":""Real-Time Stereo Vision Implementation on NVIDIA Jetson TX2"",""eid"":""2-s2.0-85073914287"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85073914287?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85073914287\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85073914287\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85073914287""}}
"
2073,scopus,lit,add_lit,2021-11-30T10:17:36+01:00,"{""title"":""A scalable Echo State Networks hardware generator for embedded systems using high-level synthesis"",""eid"":""2-s2.0-85073889989"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85073889989?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85073889989\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85073889989\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85073889989""}}
"
2074,scopus,lit,add_lit,2021-11-30T10:17:36+01:00,"{""title"":""Embedded Face Analysis for Smart Videosurveillance"",""eid"":""2-s2.0-85073885705"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85073885705?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85073885705\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85073885705\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85073885705""}}
"
2075,scopus,lit,add_lit,2021-11-30T10:17:36+01:00,"{""title"":""Spoken Arabic Digits Recognition Using Deep Learning"",""eid"":""2-s2.0-85072924362"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85072924362?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85072924362\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85072924362\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85072924362""}}
"
2076,scopus,lit,add_lit,2021-11-30T10:17:36+01:00,"{""title"":""CNN-based object detection on low precision hardware: Racing car case study"",""eid"":""2-s2.0-85072269857"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85072269857?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85072269857\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85072269857\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85072269857""}}
"
2077,scopus,lit,add_lit,2021-11-30T10:17:37+01:00,"{""title"":""Accelerating Fully Connected Layers of Sparse Neural Networks with Fine-Grained Dataflow Architectures"",""eid"":""2-s2.0-85072205142"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85072205142?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85072205142\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85072205142\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85072205142""}}
"
2078,scopus,lit,add_lit,2021-11-30T10:17:37+01:00,"{""title"":""Training and Software Simulation for ReRAM-Based LSTM Neural Network Acceleration"",""eid"":""2-s2.0-85072169029"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85072169029?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85072169029\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85072169029\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85072169029""}}
"
2079,scopus,lit,add_lit,2021-11-30T10:17:37+01:00,"{""title"":""A Secure Encryption Scheme for Deep Learning Accelerators"",""eid"":""2-s2.0-85072161716"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85072161716?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85072161716\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85072161716\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85072161716""}}
"
2080,scopus,lit,add_lit,2021-11-30T10:17:37+01:00,"{""title"":""Epsim-c: A parallel epoch-based cycle-accurate microarchitecture simulator using cloud computing"",""eid"":""2-s2.0-85071182922"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85071182922?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85071182922\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85071182922\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85071182922""}}
"
2081,scopus,lit,add_lit,2021-11-30T10:17:37+01:00,"{""title"":""A review of binarized neural networks"",""eid"":""2-s2.0-85071166486"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85071166486?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85071166486\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85071166486\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85071166486""}}
"
2082,scopus,lit,add_lit,2021-11-30T10:17:37+01:00,"{""title"":""A Deep residual networks accelerator on fpga"",""eid"":""2-s2.0-85070621981"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85070621981?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85070621981\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85070621981\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85070621981""}}
"
2083,scopus,lit,add_lit,2021-11-30T10:17:37+01:00,"{""title"":""A Memory-Optimized and Energy-Efficient CNN Acceleration Architecture Based on FPGA"",""eid"":""2-s2.0-85070572202"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85070572202?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85070572202\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85070572202\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85070572202""}}
"
2084,scopus,lit,add_lit,2021-11-30T10:17:37+01:00,"{""title"":""Bus-invert coding as a low-power countermeasure against correlation power analysis attack"",""eid"":""2-s2.0-85070533650"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85070533650?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85070533650\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85070533650\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85070533650""}}
"
2085,scopus,lit,add_lit,2021-11-30T10:17:37+01:00,"{""title"":""Hybrid CPU-GPU co-processing scheme for simulating spiking neural networks"",""eid"":""2-s2.0-85069919490"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85069919490?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85069919490\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85069919490\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85069919490""}}
"
2086,scopus,lit,add_lit,2021-11-30T10:17:37+01:00,"{""title"":""Automatic tool for fast generation of custom convolutional neural networks accelerators for FPGA"",""eid"":""2-s2.0-85069678273"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85069678273?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85069678273\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85069678273\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85069678273""}}
"
2087,scopus,lit,add_lit,2021-11-30T10:17:37+01:00,"{""title"":""Composite FPGA-based accelerator for deep convolutional neural networks"",""eid"":""2-s2.0-85069508244"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85069508244?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85069508244\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85069508244\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85069508244""}}
"
2088,scopus,lit,add_lit,2021-11-30T10:17:37+01:00,"{""title"":""Deep learning-based multiple object visual tracking on embedded system for IoT and mobile edge computing applications"",""eid"":""2-s2.0-85067882071"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85067882071?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85067882071\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85067882071\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85067882071""}}
"
2089,scopus,lit,add_lit,2021-11-30T10:17:37+01:00,"{""title"":""Object detection and classification algorithms using deep learning for video surveillance applications"",""eid"":""2-s2.0-85067878437"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85067878437?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85067878437\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85067878437\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85067878437""}}
"
2090,scopus,lit,add_lit,2021-11-30T10:17:37+01:00,"{""title"":""Custom Sub-Systems and Circuits for Deep Learning: Guest Editorial Overview"",""eid"":""2-s2.0-85067000225"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85067000225?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85067000225\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85067000225\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85067000225""}}
"
2091,scopus,lit,add_lit,2021-11-30T10:17:37+01:00,"{""title"":""Iraqi vehicle license plate recognition using template matching technique"",""eid"":""2-s2.0-85066027380"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85066027380?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85066027380\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85066027380\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85066027380""}}
"
2092,scopus,lit,add_lit,2021-11-30T10:17:37+01:00,"{""title"":""Promoting the Harmony between Sparsity and Regularity: A Relaxed Synchronous Architecture for Convolutional Neural Networks"",""eid"":""2-s2.0-85065624095"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85065624095?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85065624095\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85065624095\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85065624095""}}
"
2093,scopus,lit,add_lit,2021-11-30T10:17:37+01:00,"{""title"":""Efficient Reward-Based Structural Plasticity on a SpiNNaker 2 Prototype"",""eid"":""2-s2.0-85063695520"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85063695520?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85063695520\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85063695520\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85063695520""}}
"
2094,scopus,lit,add_lit,2021-11-30T10:17:37+01:00,"{""title"":""The fastest visual ego-motion algorithm in the west"",""eid"":""2-s2.0-85063613145"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85063613145?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0141933118304046"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85063613145\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85063613145\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85063613145""}}
"
2095,scopus,lit,add_lit,2021-11-30T10:17:37+01:00,"{""title"":""Processing data where it makes sense: Enabling in-memory computation"",""eid"":""2-s2.0-85062731570"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85062731570?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0141933118302291"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85062731570\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85062731570\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85062731570""}}
"
2096,scopus,lit,add_lit,2021-11-30T10:17:37+01:00,"{""title"":""A Survey on Architecture Advances Enabled by Emerging Beyond-CMOS Technologies"",""eid"":""2-s2.0-85062386069"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85062386069?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85062386069\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85062386069\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85062386069""}}
"
2097,scopus,lit,add_lit,2021-11-30T10:17:37+01:00,"{""title"":""Machine Learning and Deep Learning frameworks and libraries for large-scale data mining: a survey"",""eid"":""2-s2.0-85060332849"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85060332849?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85060332849\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85060332849\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85060332849""}}
"
2098,scopus,lit,add_lit,2021-11-30T10:17:37+01:00,"{""title"":""Exploring GPU-accelerated routing for FPGAs"",""eid"":""2-s2.0-85058185652"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85058185652?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85058185652\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85058185652\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85058185652""}}
"
2099,scopus,lit,add_lit,2021-11-30T10:17:37+01:00,"{""title"":""Exploration of a mechanism to form bionic, self-growing and self-organizing neural network"",""eid"":""2-s2.0-85043373612"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85043373612?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85043373612\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85043373612\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85043373612""}}
"
2100,scopus,lit,add_lit,2021-11-30T10:17:37+01:00,"{""title"":""Implementing a large application(LSTM) on the multi-FPGA system: Flow-in-Cloud"",""eid"":""2-s2.0-85067132502"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85067132502?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85067132502\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85067132502\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85067132502""}}
"
2101,scopus,lit,add_lit,2021-11-30T10:17:37+01:00,"{""title"":""Cross-ISA execution of SIMD regions for improved performance"",""eid"":""2-s2.0-85067127904"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85067127904?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85067127904\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85067127904\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85067127904""}}
"
2102,scopus,lit,add_lit,2021-11-30T10:17:38+01:00,"{""title"":""Can machine language and artificial intelligence revolutionize process automation for water treatment and desalination?"",""eid"":""2-s2.0-85061801614"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85061801614?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0011916419300463"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85061801614\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85061801614\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85061801614""}}
"
2103,scopus,lit,add_lit,2021-11-30T10:17:38+01:00,"{""title"":""AIX: A high performance and energy efficient inference accelerator on FPGA for a DNN-based commercial speech recognition"",""eid"":""2-s2.0-85066632758"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85066632758?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85066632758\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85066632758\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85066632758""}}
"
2104,scopus,lit,add_lit,2021-11-30T10:17:38+01:00,"{""title"":""Energy-Efficient Inference Accelerator for Memory-Augmented Neural Networks on an FPGA"",""eid"":""2-s2.0-85066628918"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85066628918?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85066628918\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85066628918\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85066628918""}}
"
2105,scopus,lit,add_lit,2021-11-30T10:17:38+01:00,"{""title"":""Towards Design Space Exploration and Optimization of Fast Algorithms for Convolutional Neural Networks (CNNs) on FPGAs"",""eid"":""2-s2.0-85066625907"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85066625907?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85066625907\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85066625907\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85066625907""}}
"
2106,scopus,lit,add_lit,2021-11-30T10:17:38+01:00,"{""title"":""An Efficient FPGA-based Floating Random Walk Solver for Capacitance Extraction using SDAccel"",""eid"":""2-s2.0-85066620523"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85066620523?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85066620523\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85066620523\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85066620523""}}
"
2107,scopus,lit,add_lit,2021-11-30T10:17:38+01:00,"{""title"":""Towards Cross-Platform Inference on Edge Devices with Emerging Neuromorphic Architecture"",""eid"":""2-s2.0-85066615043"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85066615043?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85066615043\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85066615043\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85066615043""}}
"
2108,scopus,lit,add_lit,2021-11-30T10:17:38+01:00,"{""title"":""The Case for Exploiting Underutilized Resources in Heterogeneous Mobile Architectures"",""eid"":""2-s2.0-85066605426"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85066605426?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85066605426\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85066605426\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85066605426""}}
"
2109,scopus,lit,add_lit,2021-11-30T10:17:38+01:00,"{""title"":""Enabling Energy-Efficient Unsupervised Monocular Depth Estimation on ARMv7-Based Platforms"",""eid"":""2-s2.0-85066604908"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85066604908?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85066604908\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85066604908\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85066604908""}}
"
2110,scopus,lit,add_lit,2021-11-30T10:17:38+01:00,"{""title"":""Proceedings of the International Workshop on OpenCL, IWOCL 2019"",""eid"":""2-s2.0-85117536242"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85117536242?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85117536242\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85117536242\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85117536242""}}
"
2111,scopus,lit,add_lit,2021-11-30T10:17:38+01:00,"{""title"":""OpenCL vs: Accelerated finite-difference digital synthesis"",""eid"":""2-s2.0-85069152514"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85069152514?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85069152514\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85069152514\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85069152514""}}
"
2112,scopus,lit,add_lit,2021-11-30T10:17:38+01:00,"{""title"":""A first look at deep learning apps on smartphones"",""eid"":""2-s2.0-85066895616"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85066895616?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85066895616\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85066895616\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85066895616""}}
"
2113,scopus,lit,add_lit,2021-11-30T10:17:38+01:00,"{""title"":""Automatic Virtualization of Accelerators"",""eid"":""2-s2.0-85066903994"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85066903994?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85066903994\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85066903994\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85066903994""}}
"
2114,scopus,lit,add_lit,2021-11-30T10:17:38+01:00,"{""title"":""K-Core: Hardware accelerator for k-mer generation and counting used in computational genomics"",""eid"":""2-s2.0-85066896789"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85066896789?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85066896789\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85066896789\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85066896789""}}
"
2115,scopus,lit,add_lit,2021-11-30T10:17:38+01:00,"{""title"":""The ramifications of making deep neural networks compact"",""eid"":""2-s2.0-85066883512"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85066883512?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85066883512\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85066883512\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85066883512""}}
"
2116,scopus,lit,add_lit,2021-11-30T10:17:38+01:00,"{""title"":""Deep neural network approximation for custom hardware: Where We've Been, Where We're going"",""eid"":""2-s2.0-85074851608"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85074851608?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85074851608\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85074851608\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85074851608""}}
"
2117,scopus,lit,add_lit,2021-11-30T10:17:38+01:00,"{""title"":""Impact of reduced precision in the reliability of deep neural networks for object detection"",""eid"":""2-s2.0-85071154346"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85071154346?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85071154346\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85071154346\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85071154346""}}
"
2118,scopus,lit,add_lit,2021-11-30T10:17:38+01:00,"{""title"":""Pareto optimal design space exploration for accelerated CNN on FPGA"",""eid"":""2-s2.0-85070419269"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85070419269?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85070419269\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85070419269\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85070419269""}}
"
2119,scopus,lit,add_lit,2021-11-30T10:17:38+01:00,"{""title"":""ClPy: A NumPy-compatible library accelerated with OpenCL"",""eid"":""2-s2.0-85070413761"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85070413761?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85070413761\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85070413761\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85070413761""}}
"
2120,scopus,lit,add_lit,2021-11-30T10:17:38+01:00,"{""title"":""Deep learning in reconfigurable hardware: A survey"",""eid"":""2-s2.0-85070402974"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85070402974?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85070402974\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85070402974\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85070402974""}}
"
2121,scopus,lit,add_lit,2021-11-30T10:17:38+01:00,"{""title"":""Programmable acceleration for sparse matrices in a data-movement limited world"",""eid"":""2-s2.0-85070381996"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85070381996?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85070381996\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85070381996\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85070381996""}}
"
2122,scopus,lit,add_lit,2021-11-30T10:17:38+01:00,"{""title"":""Jet features: Hardware-friendly, learned convolutional kernels for high-speed image classification"",""eid"":""2-s2.0-85069869556"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85069869556?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85069869556\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85069869556\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85069869556""}}
"
2123,scopus,lit,add_lit,2021-11-30T10:17:38+01:00,"{""title"":""Accelerated method for the optimization of quadratic image filter"",""eid"":""2-s2.0-85069503713"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85069503713?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85069503713\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85069503713\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85069503713""}}
"
2124,scopus,lit,add_lit,2021-11-30T10:17:38+01:00,"{""title"":""Noise Convolutional Neural Networks and FPGA Implementation"",""eid"":""2-s2.0-85069146897"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85069146897?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85069146897\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85069146897\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85069146897""}}
"
2125,scopus,lit,add_lit,2021-11-30T10:17:38+01:00,"{""title"":""Efficient Convolutional Neural Network Weight Compression for Space Data Classification on Multi-fpga Platforms"",""eid"":""2-s2.0-85068995792"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85068995792?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85068995792\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85068995792\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85068995792""}}
"
2126,scopus,lit,add_lit,2021-11-30T10:17:38+01:00,"{""title"":""TF2FPGA: A Framework for Projecting and Accelerating Tensorflow CNNs on FPGA Platforms"",""eid"":""2-s2.0-85068584279"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85068584279?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85068584279\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85068584279\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85068584279""}}
"
2127,scopus,lit,add_lit,2021-11-30T10:17:39+01:00,"{""title"":""PIPULS: Predicting I/O patterns using LSTM in storage systems"",""eid"":""2-s2.0-85068377350"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85068377350?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85068377350\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85068377350\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85068377350""}}
"
2128,scopus,lit,add_lit,2021-11-30T10:17:39+01:00,"{""title"":""Hardware accelerator design approach for CNN-based low power applications"",""eid"":""2-s2.0-85067872760"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85067872760?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85067872760\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85067872760\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85067872760""}}
"
2129,scopus,lit,add_lit,2021-11-30T10:17:39+01:00,"{""title"":""Binary neural networks for speech recognition"",""eid"":""2-s2.0-85067625879"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85067625879?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85067625879\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85067625879\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85067625879""}}
"
2130,scopus,lit,add_lit,2021-11-30T10:17:39+01:00,"{""title"":""Convolution accelerator designs using fast algorithms"",""eid"":""2-s2.0-85066626480"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85066626480?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85066626480\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85066626480\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85066626480""}}
"
2131,scopus,lit,add_lit,2021-11-30T10:17:39+01:00,"{""title"":""Science at the intersection of data, modelling, and computation"",""eid"":""2-s2.0-85066270019"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85066270019?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1877750319305253"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85066270019\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85066270019\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85066270019""}}
"
2132,scopus,lit,add_lit,2021-11-30T10:17:39+01:00,"{""title"":""Guinness: A GUI based binarized deep neural network framework for software programmers"",""eid"":""2-s2.0-85065772984"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85065772984?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85065772984\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85065772984\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85065772984""}}
"
2133,scopus,lit,add_lit,2021-11-30T10:17:39+01:00,"{""title"":""Power efficient object detector with an event-driven camera for moving object surveillance on an FPGA"",""eid"":""2-s2.0-85065760277"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85065760277?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85065760277\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85065760277\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85065760277""}}
"
2134,scopus,lit,add_lit,2021-11-30T10:17:39+01:00,"{""title"":""A real-time tree crown detection approach for large-scale remote sensing images on FPGAs"",""eid"":""2-s2.0-85065743266"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85065743266?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85065743266\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85065743266\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85065743266""}}
"
2135,scopus,lit,add_lit,2021-11-30T10:17:39+01:00,"{""title"":""A Novel Convolution Computing Paradigm Based on NOR Flash Array with High Computing Speed and Energy Efficiency"",""eid"":""2-s2.0-85064639213"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85064639213?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85064639213\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85064639213\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85064639213""}}
"
2136,scopus,lit,add_lit,2021-11-30T10:17:39+01:00,"{""title"":""Tackling cycle skipping in full-waveform inversion with intermediate data"",""eid"":""2-s2.0-85064205202"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85064205202?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85064205202\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85064205202\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85064205202""}}
"
2137,scopus,lit,add_lit,2021-11-30T10:17:39+01:00,"{""title"":""ARA: Cross-Layer approximate computing framework based reconfigurable architecture for CNNs"",""eid"":""2-s2.0-85063762205"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85063762205?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0026269218307055"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85063762205\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85063762205\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85063762205""}}
"
2138,scopus,lit,add_lit,2021-11-30T10:17:39+01:00,"{""title"":""A survey of architectural approaches for improving GPGPU performance, programmability and heterogeneity"",""eid"":""2-s2.0-85061054217"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85061054217?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0743731518308669"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85061054217\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85061054217\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85061054217""}}
"
2139,scopus,lit,add_lit,2021-11-30T10:17:39+01:00,"{""title"":""Energy proportional neural network inference with adaptive voltage and frequency scaling"",""eid"":""2-s2.0-85056358969"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85056358969?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85056358969\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85056358969\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85056358969""}}
"
2140,scopus,lit,add_lit,2021-11-30T10:17:39+01:00,"{""title"":""A low complexity hardware architecture of K-means algorithm for real-time satellite image segmentation"",""eid"":""2-s2.0-85054923641"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85054923641?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85054923641\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85054923641\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85054923641""}}
"
2141,scopus,lit,add_lit,2021-11-30T10:17:39+01:00,"{""title"":""MDA: A Reconfigurable Memristor-Based Distance Accelerator for Time Series Mining on Data Centers"",""eid"":""2-s2.0-85046766344"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85046766344?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85046766344\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85046766344\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85046766344""}}
"
2142,scopus,lit,add_lit,2021-11-30T10:17:39+01:00,"{""title"":""TIME: A training-in-memory architecture for RRAM-based deep neural networks"",""eid"":""2-s2.0-85045198039"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85045198039?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85045198039\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85045198039\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85045198039""}}
"
2143,scopus,lit,add_lit,2021-11-30T10:17:39+01:00,"{""title"":""A survey of genetic programming and its applications"",""eid"":""2-s2.0-85068455569"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85068455569?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85068455569\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85068455569\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85068455569""}}
"
2144,scopus,lit,add_lit,2021-11-30T10:17:39+01:00,"{""title"":""MReC: A Multilayer Photonic Reservoir Computing Architecture"",""eid"":""2-s2.0-85065177331"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85065177331?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85065177331\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85065177331\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85065177331""}}
"
2145,scopus,lit,add_lit,2021-11-30T10:17:39+01:00,"{""title"":""An Application Specific Processor Architecture with 3D Integration for Recurrent Neural Networks"",""eid"":""2-s2.0-85065162732"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85065162732?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85065162732\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85065162732\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85065162732""}}
"
2146,scopus,lit,add_lit,2021-11-30T10:17:39+01:00,"{""title"":""A Scalable Image/Video Processing Platform with Open Source Design and Verification Environment"",""eid"":""2-s2.0-85065161541"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85065161541?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85065161541\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85065161541\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85065161541""}}
"
2147,scopus,lit,add_lit,2021-11-30T10:17:39+01:00,"{""title"":""Modeling Deep Learning Accelerator Enabled GPUs"",""eid"":""2-s2.0-85065387016"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85065387016?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85065387016\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85065387016\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85065387016""}}
"
2148,scopus,lit,add_lit,2021-11-30T10:17:39+01:00,"{""title"":""Tango: A Deep Neural Network Benchmark Suite for Various Accelerators"",""eid"":""2-s2.0-85064658685"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85064658685?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85064658685\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85064658685\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85064658685""}}
"
2149,scopus,lit,add_lit,2021-11-30T10:17:39+01:00,"{""title"":""Detailed characterization of deep neural networks on GPUs and FPGAs"",""eid"":""2-s2.0-85064732838"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85064732838?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85064732838\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85064732838\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85064732838""}}
"
2150,scopus,lit,add_lit,2021-11-30T10:17:39+01:00,"{""title"":""Analysis and modeling of collaborative execution strategies for heterogeneous CPU-FPGA architectures"",""eid"":""2-s2.0-85064804067"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85064804067?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85064804067\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85064804067\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85064804067""}}
"
2151,scopus,lit,add_lit,2021-11-30T10:17:39+01:00,"{""title"":""FA3C: FPGA-Accelerated Deep Reinforcement Learning"",""eid"":""2-s2.0-85064698044"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85064698044?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85064698044\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85064698044\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85064698044""}}
"
2152,scopus,lit,add_lit,2021-11-30T10:17:39+01:00,"{""title"":""Minotaur: Adapting Software Testing Techniques for Hardware Errors"",""eid"":""2-s2.0-85064690859"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85064690859?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85064690859\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85064690859\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85064690859""}}
"
2153,scopus,lit,add_lit,2021-11-30T10:17:39+01:00,"{""title"":""PUMA: A Programmable Ultra-efficient Memristor-based Accelerator for Machine Learning Inference"",""eid"":""2-s2.0-85064688330"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85064688330?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85064688330\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85064688330\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85064688330""}}
"
2154,scopus,lit,add_lit,2021-11-30T10:17:39+01:00,"{""title"":""Packing Sparse Convolutional Neural Networks for Efficient Systolic Array Implementations: Column Combining under Joint Optimization"",""eid"":""2-s2.0-85064651792"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85064651792?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85064651792\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85064651792\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85064651792""}}
"
2155,scopus,lit,add_lit,2021-11-30T10:17:39+01:00,"{""title"":""Buffets: An Efficient and Composable Storage Idiom for Explicit Decoupled Data Orchestration"",""eid"":""2-s2.0-85064649326"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85064649326?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85064649326\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85064649326\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85064649326""}}
"
2156,scopus,lit,add_lit,2021-11-30T10:17:39+01:00,"{""title"":""AcMC\u003csup\u003e2\u003c/sup\u003e: Accelerated Markov Chain Monte Carlo for Probabilistic Models"",""eid"":""2-s2.0-85064637402"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85064637402?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85064637402\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85064637402\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85064637402""}}
"
2157,scopus,lit,add_lit,2021-11-30T10:17:39+01:00,"{""title"":""New paradigm in robust infrastructure scalability for autonomous applications"",""eid"":""2-s2.0-85064714282"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85064714282?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85064714282\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85064714282\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85064714282""}}
"
2158,scopus,lit,add_lit,2021-11-30T10:17:39+01:00,"{""title"":""Real-time image recognition system based on an embedded heterogeneous computer and deep convolutional neural networks for deployment in constrained environments"",""eid"":""2-s2.0-85064608685"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85064608685?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85064608685\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85064608685\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85064608685""}}
"
2159,scopus,lit,add_lit,2021-11-30T10:17:39+01:00,"{""title"":""Supervised Machine Learning Techniques for Trojan Detection with Ring Oscillator Network"",""eid"":""2-s2.0-85082381688"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85082381688?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85082381688\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85082381688\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85082381688""}}
"
2160,scopus,lit,add_lit,2021-11-30T10:17:39+01:00,"{""title"":""Implementation of convolutional-LSTM network based on CPU, GPU and pynq-zl board"",""eid"":""2-s2.0-85076956997"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85076956997?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85076956997\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85076956997\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85076956997""}}
"
2161,scopus,lit,add_lit,2021-11-30T10:17:39+01:00,"{""title"":""Pedestrian Detection for Autonomous Driving within Cooperative Communication System"",""eid"":""2-s2.0-85074795109"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85074795109?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85074795109\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85074795109\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85074795109""}}
"
2162,scopus,lit,add_lit,2021-11-30T10:17:39+01:00,"{""title"":""A Software/hardware co-design framework for the 'internet of eyes'"",""eid"":""2-s2.0-85073912442"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85073912442?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85073912442\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85073912442\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85073912442""}}
"
2163,scopus,lit,add_lit,2021-11-30T10:17:39+01:00,"{""title"":""Reduced Complexity Architecture for Normalization of Histogram of Oriented Gradients"",""eid"":""2-s2.0-85070983820"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85070983820?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85070983820\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85070983820\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85070983820""}}
"
2164,scopus,lit,add_lit,2021-11-30T10:17:39+01:00,"{""title"":""Towards efficient and scalable acceleration of online decision tree learning on FPGA"",""eid"":""2-s2.0-85068349349"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85068349349?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85068349349\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85068349349\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85068349349""}}
"
2165,scopus,lit,add_lit,2021-11-30T10:17:39+01:00,"{""title"":""Towards efficient deep neural network training by FPGA-based batch-level parallelism"",""eid"":""2-s2.0-85068343826"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85068343826?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85068343826\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85068343826\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85068343826""}}
"
2166,scopus,lit,add_lit,2021-11-30T10:17:39+01:00,"{""title"":""FP-AMR: A reconfigurable fabric framework for adaptive mesh refinement applications"",""eid"":""2-s2.0-85068342425"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85068342425?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85068342425\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85068342425\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85068342425""}}
"
2167,scopus,lit,add_lit,2021-11-30T10:17:39+01:00,"{""title"":""Exploring the random network of hodgkin and huxley neurons with exponential synaptic conductances on opencl FPGA platform"",""eid"":""2-s2.0-85068324053"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85068324053?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85068324053\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85068324053\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85068324053""}}
"
2168,scopus,lit,add_lit,2021-11-30T10:17:39+01:00,"{""title"":""Why Compete When You Can Work Together: FPGA-ASIC Integration for Persistent RNNs"",""eid"":""2-s2.0-85068313565"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85068313565?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85068313565\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85068313565\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85068313565""}}
"
2169,scopus,lit,add_lit,2021-11-30T10:17:39+01:00,"{""title"":""Sparsehd: Algorithm-hardware co-optimization for efficient high-dimensional computing"",""eid"":""2-s2.0-85068312077"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85068312077?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85068312077\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85068312077\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85068312077""}}
"
2170,scopus,lit,add_lit,2021-11-30T10:17:39+01:00,"{""title"":""PIr-dsp: An FPGA dsp block architecture for multi-precision deep neural networks"",""eid"":""2-s2.0-85068311400"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85068311400?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85068311400\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85068311400\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85068311400""}}
"
2171,scopus,lit,add_lit,2021-11-30T10:17:39+01:00,"{""title"":""Proceedings - 27th IEEE International Symposium on Field-Programmable Custom Computing Machines, FCCM 2019"",""eid"":""2-s2.0-85068309457"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85068309457?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85068309457\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85068309457\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85068309457""}}
"
2172,scopus,lit,add_lit,2021-11-30T10:17:39+01:00,"{""title"":""Development of Digital Inspection Algorithms for X-Ray Radiography Casting Images"",""eid"":""2-s2.0-85067873575"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85067873575?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85067873575\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85067873575\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85067873575""}}
"
2173,scopus,lit,add_lit,2021-11-30T10:17:39+01:00,"{""title"":""Implementation of FPGA-based Accelerator for Deep Neural Networks"",""eid"":""2-s2.0-85067581128"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85067581128?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85067581128\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85067581128\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85067581128""}}
"
2174,scopus,lit,add_lit,2021-11-30T10:17:39+01:00,"{""title"":""FPGA-based SIFT implementation for wearable computing"",""eid"":""2-s2.0-85067555012"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85067555012?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85067555012\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85067555012\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85067555012""}}
"
2175,scopus,lit,add_lit,2021-11-30T10:17:39+01:00,"{""title"":""Stereo matching in address-event-representation (AER) bio-inspired binocular systems in a field-programmable gate array (FPGA)"",""eid"":""2-s2.0-85066793847"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85066793847?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85066793847\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85066793847\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85066793847""}}
"
2176,scopus,lit,add_lit,2021-11-30T10:17:39+01:00,"{""title"":""Low-complexity fast SIFT feature extraction based on FPGA"",""eid"":""2-s2.0-85066040681"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85066040681?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85066040681\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85066040681\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85066040681""}}
"
2177,scopus,lit,add_lit,2021-11-30T10:17:40+01:00,"{""title"":""[DL] A survey of FPGA-based neural network inference accelerators"",""eid"":""2-s2.0-85065803944"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85065803944?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85065803944\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85065803944\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85065803944""}}
"
2178,scopus,lit,add_lit,2021-11-30T10:17:40+01:00,"{""title"":""PDES-A: Accelerators for parallel discrete event simulation implemented on FPGAS"",""eid"":""2-s2.0-85065626040"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85065626040?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85065626040\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85065626040\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85065626040""}}
"
2179,scopus,lit,add_lit,2021-11-30T10:17:40+01:00,"{""title"":""A Survey on Parallel Particle Swarm Optimization Algorithms"",""eid"":""2-s2.0-85063260051"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85063260051?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85063260051\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85063260051\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85063260051""}}
"
2180,scopus,lit,add_lit,2021-11-30T10:17:40+01:00,"{""title"":""FPGA-based approximate calculation system of General Vector Machine"",""eid"":""2-s2.0-85062732187"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85062732187?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0026269218306918"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85062732187\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85062732187\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85062732187""}}
"
2181,scopus,lit,add_lit,2021-11-30T10:17:40+01:00,"{""title"":""Comparative assessment of GPGPU technologies to accelerate objective functions: A case study on parsimony"",""eid"":""2-s2.0-85059535225"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85059535225?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0743731518304350"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85059535225\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85059535225\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85059535225""}}
"
2182,scopus,lit,add_lit,2021-11-30T10:17:40+01:00,"{""title"":""Exploiting multi-core and many-core architectures for efficient simulation of biologically realistic models of Golgi cells"",""eid"":""2-s2.0-85059472429"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85059472429?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0743731518309109"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85059472429\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85059472429\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85059472429""}}
"
2183,scopus,lit,add_lit,2021-11-30T10:17:40+01:00,"{""title"":""Exploring Shared Virtual Memory for FPGA Accelerators with a Configurable IOMMU"",""eid"":""2-s2.0-85055879242"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85055879242?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85055879242\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85055879242\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85055879242""}}
"
2184,scopus,lit,add_lit,2021-11-30T10:17:40+01:00,"{""title"":""FPGA-Assisted DPI Systems: 100 Gbit/s and Beyond"",""eid"":""2-s2.0-85055018389"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85055018389?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85055018389\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85055018389\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85055018389""}}
"
2185,scopus,lit,add_lit,2021-11-30T10:17:40+01:00,"{""title"":""High-Speed Scene Flow on Embedded Commercial Off-the-Shelf Systems"",""eid"":""2-s2.0-85051361770"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85051361770?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85051361770\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85051361770\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85051361770""}}
"
2186,scopus,lit,add_lit,2021-11-30T10:17:40+01:00,"{""title"":""GraphH: A Processing-in-Memory Architecture for Large-Scale Graph Processing"",""eid"":""2-s2.0-85044775092"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85044775092?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85044775092\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85044775092\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85044775092""}}
"
2187,scopus,lit,add_lit,2021-11-30T10:17:40+01:00,"{""title"":""NVQuery: Efficient Query Processing in Nonvolatile Memory"",""eid"":""2-s2.0-85044356984"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85044356984?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85044356984\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85044356984\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85044356984""}}
"
2188,scopus,lit,add_lit,2021-11-30T10:17:40+01:00,"{""title"":""GPU Framework for Change Detection in Multitemporal Hyperspectral Images"",""eid"":""2-s2.0-85038124277"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85038124277?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85038124277\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85038124277\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85038124277""}}
"
2189,scopus,lit,add_lit,2021-11-30T10:17:40+01:00,"{""title"":""A resolution-free parallel algorithm for image edge detection within the framework of enzymatic numerical P systems"",""eid"":""2-s2.0-85063762558"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85063762558?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85063762558\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85063762558\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85063762558""}}
"
2190,scopus,lit,add_lit,2021-11-30T10:17:40+01:00,"{""title"":""VIP: A versatile inference processor"",""eid"":""2-s2.0-85064231291"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85064231291?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85064231291\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85064231291\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85064231291""}}
"
2191,scopus,lit,add_lit,2021-11-30T10:17:40+01:00,"{""title"":""FPGA Accelerated INDEL realignment in the cloud"",""eid"":""2-s2.0-85064231286"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85064231286?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85064231286\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85064231286\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85064231286""}}
"
2192,scopus,lit,add_lit,2021-11-30T10:17:40+01:00,"{""title"":""The accelerator wall: Limits of chip specialization"",""eid"":""2-s2.0-85064230956"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85064230956?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85064230956\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85064230956\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85064230956""}}
"
2193,scopus,lit,add_lit,2021-11-30T10:17:40+01:00,"{""title"":""Reliability evaluation of mixed-precision architectures"",""eid"":""2-s2.0-85064215594"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85064215594?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85064215594\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85064215594\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85064215594""}}
"
2194,scopus,lit,add_lit,2021-11-30T10:17:40+01:00,"{""title"":""Kelp: QoS for accelerated machine learning systems"",""eid"":""2-s2.0-85064206435"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85064206435?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85064206435\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85064206435\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85064206435""}}
"
2195,scopus,lit,add_lit,2021-11-30T10:17:40+01:00,"{""title"":""Poly: Efficient heterogeneous system and application management for interactive applications"",""eid"":""2-s2.0-85064194112"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85064194112?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85064194112\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85064194112\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85064194112""}}
"
2196,scopus,lit,add_lit,2021-11-30T10:17:40+01:00,"{""title"":""Investigating the Parallel Components of TLD Algorithm Using OpenCL Computation Framework"",""eid"":""2-s2.0-85064388472"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85064388472?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85064388472\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85064388472\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85064388472""}}
"
2197,scopus,lit,add_lit,2021-11-30T10:17:40+01:00,"{""title"":""The case for in-network computing on demand"",""eid"":""2-s2.0-85063884539"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85063884539?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85063884539\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85063884539\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85063884539""}}
"
2198,scopus,lit,add_lit,2021-11-30T10:17:40+01:00,"{""title"":""A Strategy for Classification of “Vaginal vs. Cesarean Section” Delivery: Bivariate Empirical Mode Decomposition of Cardiotocographic Recordings"",""eid"":""2-s2.0-85075656698"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85075656698?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85075656698\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85075656698\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85075656698""}}
"
2199,scopus,lit,add_lit,2021-11-30T10:17:40+01:00,"{""title"":""Scene learning: Deep convolutional networks for wind power prediction by embedding turbines into grid space"",""eid"":""2-s2.0-85060113432"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85060113432?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S030626191930011X"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85060113432\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85060113432\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85060113432""}}
"
2200,scopus,lit,add_lit,2021-11-30T10:17:40+01:00,"{""title"":""Design of Convolutional Neural Network Based on FPGA"",""eid"":""2-s2.0-85063885156"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85063885156?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85063885156\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85063885156\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85063885156""}}
"
2201,scopus,lit,add_lit,2021-11-30T10:17:40+01:00,"{""title"":""Membrane computing and image processing: a short survey"",""eid"":""2-s2.0-85107858700"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85107858700?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85107858700\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85107858700\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85107858700""}}
"
2202,scopus,lit,add_lit,2021-11-30T10:17:41+01:00,"{""title"":""Translating CUDA to OpenCL for Hardware Generation using Neural Machine Translation"",""eid"":""2-s2.0-85063789917"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85063789917?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85063789917\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85063789917\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85063789917""}}
"
2203,scopus,lit,add_lit,2021-11-30T10:17:41+01:00,"{""title"":""Towards an Integrated GPU Accelerated SoC as a Flight Computer for Small Satellites"",""eid"":""2-s2.0-85068350404"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85068350404?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85068350404\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85068350404\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85068350404""}}
"
2204,scopus,lit,add_lit,2021-11-30T10:17:41+01:00,"{""title"":""Hardware Designs for Histogram of Oriented Gradients in Pedestrian Detection: A Survey"",""eid"":""2-s2.0-85067989596"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85067989596?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85067989596\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85067989596\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85067989596""}}
"
2205,scopus,lit,add_lit,2021-11-30T10:17:41+01:00,"{""title"":""An automatic conversion tool for caffe neural network configuration oriented to OpenCL-based FPGA platforms"",""eid"":""2-s2.0-85067872993"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85067872993?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85067872993\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85067872993\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85067872993""}}
"
2206,scopus,lit,add_lit,2021-11-30T10:17:41+01:00,"{""title"":""A survey on real time processing with spiking neural networks"",""eid"":""2-s2.0-85064884891"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85064884891?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85064884891\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85064884891\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85064884891""}}
"
2207,scopus,lit,add_lit,2021-11-30T10:17:41+01:00,"{""title"":""Optimized compression for implementing convolutional neural networks on FPGA"",""eid"":""2-s2.0-85064342900"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85064342900?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85064342900\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85064342900\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85064342900""}}
"
2208,scopus,lit,add_lit,2021-11-30T10:17:41+01:00,"{""title"":""Noncontact Human Gait Analysis and Limb Joint Tracking Using Doppler Radar"",""eid"":""2-s2.0-85063842975"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85063842975?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85063842975\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85063842975\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85063842975""}}
"
2209,scopus,lit,add_lit,2021-11-30T10:17:41+01:00,"{""title"":""An FPGA-based CNN accelerator integrating depthwise separable convolution"",""eid"":""2-s2.0-85063593768"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85063593768?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85063593768\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85063593768\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85063593768""}}
"
2210,scopus,lit,add_lit,2021-11-30T10:17:41+01:00,"{""title"":""Implementing a chaotic cryptosystem by performing parallel computing on embedded systems with multiprocessors"",""eid"":""2-s2.0-85063583449"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85063583449?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85063583449\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85063583449\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85063583449""}}
"
2211,scopus,lit,add_lit,2021-11-30T10:17:41+01:00,"{""title"":""Compressed kNN: K-nearest neighbors with data compression"",""eid"":""2-s2.0-85063582948"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85063582948?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85063582948\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85063582948\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85063582948""}}
"
2212,scopus,lit,add_lit,2021-11-30T10:17:41+01:00,"{""title"":""A system on chip for melanoma detection using FPGA-based SVM classifier"",""eid"":""2-s2.0-85059594690"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85059594690?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0141933118303600"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85059594690\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85059594690\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85059594690""}}
"
2213,scopus,lit,add_lit,2021-11-30T10:17:41+01:00,"{""title"":""Optimization of lateral interaction in accumulative computation on GPU-based platform"",""eid"":""2-s2.0-85059553607"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85059553607?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85059553607\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85059553607\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85059553607""}}
"
2214,scopus,lit,add_lit,2021-11-30T10:17:41+01:00,"{""title"":""Low power \u0026amp; mobile hardware accelerators for deep convolutional neural networks"",""eid"":""2-s2.0-85057221109"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85057221109?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0167926018303729"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85057221109\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85057221109\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85057221109""}}
"
2215,scopus,lit,add_lit,2021-11-30T10:17:41+01:00,"{""title"":""Design and implementation of reconfigurable acceleration for in-memory distributed big data computing"",""eid"":""2-s2.0-85054423355"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85054423355?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0167739X1831210X"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85054423355\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85054423355\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85054423355""}}
"
2216,scopus,lit,add_lit,2021-11-30T10:17:41+01:00,"{""title"":""Exploiting parallelism for CNN Applications on 3D Stacked Processing-In-Memory Architecture"",""eid"":""2-s2.0-85052826805"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85052826805?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85052826805\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85052826805\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85052826805""}}
"
2217,scopus,lit,add_lit,2021-11-30T10:17:41+01:00,"{""title"":""NullHop: A Flexible Convolutional Neural Network Accelerator Based on Sparse Representations of Feature Maps"",""eid"":""2-s2.0-85050644836"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85050644836?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85050644836\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85050644836\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85050644836""}}
"
2218,scopus,lit,add_lit,2021-11-30T10:17:41+01:00,"{""title"":""A massively parallel implementation of a modular self-organizing map on FPGAs"",""eid"":""2-s2.0-85049570738"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85049570738?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85049570738\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85049570738\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85049570738""}}
"
2219,scopus,lit,add_lit,2021-11-30T10:17:41+01:00,"{""title"":""Cappuccino: Efficient CNN Inference Software Synthesis for Mobile System-on-Chips"",""eid"":""2-s2.0-85043790336"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85043790336?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85043790336\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85043790336\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85043790336""}}
"
2220,scopus,lit,add_lit,2021-11-30T10:17:41+01:00,"{""title"":""Structural and schematic methods of the biological neuron networks properties projecting on the architecture of modern integrated neuron-like systems with analog-digital information processing"",""eid"":""2-s2.0-85063534823"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85063534823?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85063534823\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85063534823\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85063534823""}}
"
2221,scopus,lit,add_lit,2021-11-30T10:17:41+01:00,"{""title"":""Implementation of Systolic Co-processor for Deep Neural Network Inference based on SoC"",""eid"":""2-s2.0-85063223706"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85063223706?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85063223706\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85063223706\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85063223706""}}
"
2222,scopus,lit,add_lit,2021-11-30T10:17:41+01:00,"{""title"":""A hybrid particle swarm optimization algorithm for load balancing of MDS on heterogeneous computing systems"",""eid"":""2-s2.0-85057049369"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85057049369?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0925231218313626"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85057049369\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85057049369\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85057049369""}}
"
2223,scopus,lit,add_lit,2021-11-30T10:17:41+01:00,"{""title"":""Cloud-DNN: An open framework for mapping DNN models to cloud FPGAS"",""eid"":""2-s2.0-85064411813"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85064411813?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85064411813\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85064411813\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85064411813""}}
"
2224,scopus,lit,add_lit,2021-11-30T10:17:41+01:00,"{""title"":""Efficient and effective sparse LSTM on FPGA with bank-balanced sparsity"",""eid"":""2-s2.0-85064405677"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85064405677?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85064405677\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85064405677\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85064405677""}}
"
2225,scopus,lit,add_lit,2021-11-30T10:17:41+01:00,"{""title"":""REQ-YOLO: A resource-aware, efficient quantization framework for object detection on FPGAS"",""eid"":""2-s2.0-85064404653"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85064404653?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85064404653\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85064404653\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85064404653""}}
"
2226,scopus,lit,add_lit,2021-11-30T10:17:41+01:00,"{""title"":""F5-HD: Fast flexible FPGA-based framework for refreshing hyperdimensional computing"",""eid"":""2-s2.0-85064398288"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85064398288?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85064398288\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85064398288\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85064398288""}}
"
2227,scopus,lit,add_lit,2021-11-30T10:17:42+01:00,"{""title"":""Stop crying over your cache miss rate: Handling efficiently thousands of outstanding misses in FPGAS"",""eid"":""2-s2.0-85064382358"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85064382358?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85064382358\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85064382358\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85064382358""}}
"
2228,scopus,lit,add_lit,2021-11-30T10:17:42+01:00,"{""title"":""HeteroCL: A multi-paradigm programming infrastructure for software-defined reconfigurable computing"",""eid"":""2-s2.0-85064379302"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85064379302?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85064379302\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85064379302\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85064379302""}}
"
2229,scopus,lit,add_lit,2021-11-30T10:17:42+01:00,"{""title"":""Distributed Deep Learning on Wimpy Smartphone Nodes"",""eid"":""2-s2.0-85063157408"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85063157408?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85063157408\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85063157408\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85063157408""}}
"
2230,scopus,lit,add_lit,2021-11-30T10:17:42+01:00,"{""title"":""From Java to FPGA: An Experience with the Intel HARP System"",""eid"":""2-s2.0-85063140415"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85063140415?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85063140415\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85063140415\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85063140415""}}
"
2231,scopus,lit,add_lit,2021-11-30T10:17:42+01:00,"{""title"":""Energy Efficient Parallel K-Means Clustering for an Intel® Hybrid Multi-Chip Package"",""eid"":""2-s2.0-85063122943"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85063122943?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85063122943\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85063122943\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85063122943""}}
"
2232,scopus,lit,add_lit,2021-11-30T10:17:42+01:00,"{""title"":""A Parallel Hardware Architecture for Quantum Annealing Algorithm Acceleration"",""eid"":""2-s2.0-85063026112"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85063026112?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85063026112\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85063026112\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85063026112""}}
"
2233,scopus,lit,add_lit,2021-11-30T10:17:42+01:00,"{""title"":""Elasto-Net: An HDL Conversion Framework for Convolutional Neural Networks"",""eid"":""2-s2.0-85062993525"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85062993525?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85062993525\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85062993525\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85062993525""}}
"
2234,scopus,lit,add_lit,2021-11-30T10:17:42+01:00,"{""title"":""Multinode implementation of an extended Hodgkin–Huxley simulator"",""eid"":""2-s2.0-85056634538"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85056634538?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0925231218312906"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85056634538\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85056634538\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85056634538""}}
"
2235,scopus,lit,add_lit,2021-11-30T10:17:42+01:00,"{""title"":""Design of efficient embedded system for road sign recognition"",""eid"":""2-s2.0-85049604293"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85049604293?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85049604293\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85049604293\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85049604293""}}
"
2236,scopus,lit,add_lit,2021-11-30T10:17:42+01:00,"{""title"":""RNSnet: In-Memory Neural Network Acceleration Using Residue Number System"",""eid"":""2-s2.0-85063151380"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85063151380?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85063151380\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85063151380\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85063151380""}}
"
2237,scopus,lit,add_lit,2021-11-30T10:17:42+01:00,"{""title"":""FPGA-based hybrid-type implementation of quantized neural networks for remote sensing applications"",""eid"":""2-s2.0-85062432190"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85062432190?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85062432190\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85062432190\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85062432190""}}
"
2238,scopus,lit,add_lit,2021-11-30T10:17:42+01:00,"{""title"":""SatEC: A 5G satellite edge computing framework based on microservice architecture"",""eid"":""2-s2.0-85061862436"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85061862436?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85061862436\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85061862436\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85061862436""}}
"
2239,scopus,lit,add_lit,2021-11-30T10:17:42+01:00,"{""title"":""A Literature Review on Embedded Systems"",""eid"":""2-s2.0-85084286029"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084286029?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084286029\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084286029\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084286029""}}
"
2240,scopus,lit,add_lit,2021-11-30T10:17:42+01:00,"{""title"":""Memristive Neural Networks: A Neuromorphic Paradigm for Extreme Learning Machine"",""eid"":""2-s2.0-85081533791"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85081533791?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85081533791\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85081533791\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85081533791""}}
"
2241,scopus,lit,add_lit,2021-11-30T10:17:42+01:00,"{""title"":""Survey on Accelerating Neural Network with Hardware"",""eid"":""2-s2.0-85065889628"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85065889628?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85065889628\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85065889628\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85065889628""}}
"
2242,scopus,lit,add_lit,2021-11-30T10:17:42+01:00,"{""title"":""Efficient neural network implementations on parallel embedded platforms applied to real-time torque-vectoring optimization using predictions for multi-motor electric vehicles"",""eid"":""2-s2.0-85063511260"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85063511260?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85063511260\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85063511260\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85063511260""}}
"
2243,scopus,lit,add_lit,2021-11-30T10:17:42+01:00,"{""title"":""An accelerator architecture of changeable- dimension matrix computing method for SVM"",""eid"":""2-s2.0-85063509170"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85063509170?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85063509170\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85063509170\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85063509170""}}
"
2244,scopus,lit,add_lit,2021-11-30T10:17:42+01:00,"{""title"":""Research on Clothing Image Classification by Convolutional Neural Networks"",""eid"":""2-s2.0-85062842894"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85062842894?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85062842894\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85062842894\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85062842894""}}
"
2245,scopus,lit,add_lit,2021-11-30T10:17:42+01:00,"{""title"":""Control system in open-source FPGA for a self-balancing robot"",""eid"":""2-s2.0-85062682450"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85062682450?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85062682450\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85062682450\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85062682450""}}
"
2246,scopus,lit,add_lit,2021-11-30T10:17:42+01:00,"{""title"":""Thermal-aware test scheduling strategy for network-on-chip based systems"",""eid"":""2-s2.0-85062439469"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85062439469?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85062439469\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85062439469\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85062439469""}}
"
2247,scopus,lit,add_lit,2021-11-30T10:17:42+01:00,"{""title"":""FlexSaaS: A reconfigurable accelerator for web search selection"",""eid"":""2-s2.0-85062366972"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85062366972?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85062366972\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85062366972\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85062366972""}}
"
2248,scopus,lit,add_lit,2021-11-30T10:17:42+01:00,"{""title"":""In-depth analysis on microarchitectures of modern heterogeneous CPU-FPGA platforms"",""eid"":""2-s2.0-85062362675"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85062362675?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85062362675\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85062362675\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85062362675""}}
"
2249,scopus,lit,add_lit,2021-11-30T10:17:42+01:00,"{""title"":""An integrated hardware/software design methodology for signal processing systems"",""eid"":""2-s2.0-85059818575"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85059818575?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1383762118301735"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85059818575\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85059818575\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85059818575""}}
"
2250,scopus,lit,add_lit,2021-11-30T10:17:42+01:00,"{""title"":""Neuromorphic LIF Row-by-Row Multiconvolution Processor for FPGA"",""eid"":""2-s2.0-85056322384"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85056322384?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85056322384\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85056322384\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85056322384""}}
"
2251,scopus,lit,add_lit,2021-11-30T10:17:42+01:00,"{""title"":""Recent Advances and Trends in On-Board Embedded and Networked Automotive Systems"",""eid"":""2-s2.0-85056167368"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85056167368?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85056167368\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85056167368\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85056167368""}}
"
2252,scopus,lit,add_lit,2021-11-30T10:17:43+01:00,"{""title"":""FpgaConvNet: Mapping Regular and Irregular Convolutional Neural Networks on FPGAs"",""eid"":""2-s2.0-85049333746"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85049333746?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85049333746\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85049333746\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85049333746""}}
"
2253,scopus,lit,add_lit,2021-11-30T10:17:43+01:00,"{""title"":""Energy-Efficient Architecture for FPGA-based Deep Convolutional Neural Networks with Binary Weights"",""eid"":""2-s2.0-85062797447"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85062797447?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85062797447\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85062797447\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85062797447""}}
"
2254,scopus,lit,add_lit,2021-11-30T10:17:43+01:00,"{""title"":""FPGA Prototyping of Low-Precision Zero-Skipping Accelerator for Neural Networks"",""eid"":""2-s2.0-85062732674"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85062732674?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85062732674\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85062732674\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85062732674""}}
"
2255,scopus,lit,add_lit,2021-11-30T10:17:43+01:00,"{""title"":""Hardware Implementation of the Cerebellar Neural Network with Conductance-based Models"",""eid"":""2-s2.0-85062510003"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85062510003?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85062510003\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85062510003\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85062510003""}}
"
2256,scopus,lit,add_lit,2021-11-30T10:17:43+01:00,"{""title"":""FPGA-based spiking neural network with hippocampal oscillation dynamics towards biologically meaningful prostheses"",""eid"":""2-s2.0-85062484695"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85062484695?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85062484695\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85062484695\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85062484695""}}
"
2257,scopus,lit,add_lit,2021-11-30T10:17:43+01:00,"{""title"":""FPGA Implementation of Face Recognition System Based on Convolution Neural Network"",""eid"":""2-s2.0-85062791520"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85062791520?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85062791520\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85062791520\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85062791520""}}
"
2258,scopus,lit,add_lit,2021-11-30T10:17:43+01:00,"{""title"":""FRLDM: Empowering K-nearest Neighbor (KNN) through FPGA-based Reduced-rank Local Distance Metric"",""eid"":""2-s2.0-85062625582"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85062625582?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85062625582\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85062625582\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85062625582""}}
"
2259,scopus,lit,add_lit,2021-11-30T10:17:43+01:00,"{""title"":""PynqCopter - An Open-source FPGA Overlay for UAVs"",""eid"":""2-s2.0-85062619612"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85062619612?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85062619612\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85062619612\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85062619612""}}
"
2260,scopus,lit,add_lit,2021-11-30T10:17:43+01:00,"{""title"":""Improving the Optical Flow Accuracy Based on the Total Variation of Local-Global method"",""eid"":""2-s2.0-85062591341"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85062591341?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85062591341\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85062591341\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85062591341""}}
"
2261,scopus,lit,add_lit,2021-11-30T10:17:43+01:00,"{""title"":""Multiple CNN-based Tasks Scheduling across Shared GPU Platform in Research and Development Scenarios"",""eid"":""2-s2.0-85062554717"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85062554717?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85062554717\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85062554717\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85062554717""}}
"
2262,scopus,lit,add_lit,2021-11-30T10:17:43+01:00,"{""title"":""DAPP: Accelerating Training of DNN"",""eid"":""2-s2.0-85062514198"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85062514198?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85062514198\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85062514198\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85062514198""}}
"
2263,scopus,lit,add_lit,2021-11-30T10:17:43+01:00,"{""title"":""DistForest: A Parallel Random Forest Training Framework Based on Supercomputer"",""eid"":""2-s2.0-85062511646"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85062511646?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85062511646\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85062511646\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85062511646""}}
"
2264,scopus,lit,add_lit,2021-11-30T10:17:43+01:00,"{""title"":""Simulate-the-hardware: Training accurate binarized neural networks for low-precision neural accelerators"",""eid"":""2-s2.0-85061124756"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85061124756?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85061124756\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85061124756\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85061124756""}}
"
2265,scopus,lit,add_lit,2021-11-30T10:17:43+01:00,"{""title"":""ReRAM-based processing-in-memory architecture for blockchain platforms"",""eid"":""2-s2.0-85061114646"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85061114646?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85061114646\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85061114646\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85061114646""}}
"
2266,scopus,lit,add_lit,2021-11-30T10:17:43+01:00,"{""title"":""Device and materials requirements for neuromorphic computing"",""eid"":""2-s2.0-85062610098"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85062610098?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85062610098\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85062610098\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85062610098""}}
"
2267,scopus,lit,add_lit,2021-11-30T10:17:43+01:00,"{""title"":""Memory optimization techniques for FPGA based CNN implementations"",""eid"":""2-s2.0-85062428834"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85062428834?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85062428834\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85062428834\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85062428834""}}
"
2268,scopus,lit,add_lit,2021-11-30T10:17:43+01:00,"{""title"":""MPT: Multiple Parallel Tempering for High-Throughput MCMC Samplers"",""eid"":""2-s2.0-85062226050"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85062226050?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85062226050\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85062226050\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85062226050""}}
"
2269,scopus,lit,add_lit,2021-11-30T10:17:43+01:00,"{""title"":""Towards Efficient Microarchitecture Design of Simultaneous Localization and Mapping in Augmented Reality Era"",""eid"":""2-s2.0-85062240168"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85062240168?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85062240168\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85062240168\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85062240168""}}
"
2270,scopus,lit,add_lit,2021-11-30T10:17:43+01:00,"{""title"":""Fine-Grained Parallel Routing for FPGAS with Selective Expansion"",""eid"":""2-s2.0-85062237939"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85062237939?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85062237939\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85062237939\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85062237939""}}
"
2271,scopus,lit,add_lit,2021-11-30T10:17:43+01:00,"{""title"":""IEEE-754 Half-Precision Floating-Point Low-Latency Reciprocal Square Root IP-Core"",""eid"":""2-s2.0-85062084532"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85062084532?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85062084532\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85062084532\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85062084532""}}
"
2272,scopus,lit,add_lit,2021-11-30T10:17:43+01:00,"{""title"":""FPGA-based Implementation of Hand Gesture Recognition Using Convolutional Neural Network"",""eid"":""2-s2.0-85062099469"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85062099469?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85062099469\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85062099469\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85062099469""}}
"
2273,scopus,lit,add_lit,2021-11-30T10:17:43+01:00,"{""title"":""Performance analysis of hardware acceleration for locomotion mode recognition in robotic prosthetic control"",""eid"":""2-s2.0-85062063687"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85062063687?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85062063687\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85062063687\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85062063687""}}
"
2274,scopus,lit,add_lit,2021-11-30T10:17:43+01:00,"{""title"":""Parallel Implementation on GPU for EEG Artifact Rejection by Combining FastICA and TQWT"",""eid"":""2-s2.0-85061899006"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85061899006?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85061899006\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85061899006\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85061899006""}}
"
2275,scopus,lit,add_lit,2021-11-30T10:17:43+01:00,"{""title"":""DeepPicar: A low-cost deep neural network-based autonomous car"",""eid"":""2-s2.0-85061825698"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85061825698?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85061825698\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85061825698\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85061825698""}}
"
2276,scopus,lit,add_lit,2021-11-30T10:17:43+01:00,"{""title"":""Memristor devices for neural networks"",""eid"":""2-s2.0-85056705715"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85056705715?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85056705715\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85056705715\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85056705715""}}
"
2277,scopus,lit,add_lit,2021-11-30T10:17:44+01:00,"{""title"":""Recent advances in convolutional neural network acceleration"",""eid"":""2-s2.0-85055032561"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85055032561?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0925231218311007"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85055032561\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85055032561\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85055032561""}}
"
2278,scopus,lit,add_lit,2021-11-30T10:17:44+01:00,"{""title"":""PredJoule: A Timing-Predictable Energy Optimization Framework for Deep Neural Networks"",""eid"":""2-s2.0-85061524384"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85061524384?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85061524384\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85061524384\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85061524384""}}
"
2279,scopus,lit,add_lit,2021-11-30T10:17:44+01:00,"{""title"":""Parallel Power Flow based on OpenMP"",""eid"":""2-s2.0-85061797737"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85061797737?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85061797737\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85061797737\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85061797737""}}
"
2280,scopus,lit,add_lit,2021-11-30T10:17:44+01:00,"{""title"":""Hardware and software performance in deep learning"",""eid"":""2-s2.0-85118055567"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85118055567?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85118055567\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85118055567\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85118055567""}}
"
2281,scopus,lit,add_lit,2021-11-30T10:17:44+01:00,"{""title"":""Embedding principal component analysis inference in expert sensors for big data applications"",""eid"":""2-s2.0-85118020861"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85118020861?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85118020861\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85118020861\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85118020861""}}
"
2282,scopus,lit,add_lit,2021-11-30T10:17:44+01:00,"{""title"":""Ultrascale computing systems"",""eid"":""2-s2.0-85115668059"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85115668059?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85115668059\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85115668059\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85115668059""}}
"
2283,scopus,lit,add_lit,2021-11-30T10:17:44+01:00,"{""title"":""Methods and techniques for recognizing Emotions: Sentiment Analysis and Biosignal Analysis with Applications in Neurosciences"",""eid"":""2-s2.0-85112655762"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85112655762?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85112655762\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85112655762\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85112655762""}}
"
2284,scopus,lit,add_lit,2021-11-30T10:17:44+01:00,"{""title"":""High-throughput machine learning approaches for network attacks detection on fpga"",""eid"":""2-s2.0-85097305017"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85097305017?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85097305017\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85097305017\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85097305017""}}
"
2285,scopus,lit,add_lit,2021-11-30T10:17:44+01:00,"{""title"":""IFLEX: A Fully Open-Source, High-Density Field-Programmable Gate Array (FPGA)-Based Hardware Co-Processor for Vector Similarity Searching"",""eid"":""2-s2.0-85097280716"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85097280716?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85097280716\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85097280716\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85097280716""}}
"
2286,scopus,lit,add_lit,2021-11-30T10:17:44+01:00,"{""title"":""Balanced sparsity for efficient DNN inference on GPU"",""eid"":""2-s2.0-85089570461"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85089570461?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85089570461\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85089570461\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85089570461""}}
"
2287,scopus,lit,add_lit,2021-11-30T10:17:44+01:00,"{""title"":""Neural networks and statistical learning, second edition"",""eid"":""2-s2.0-85085807998"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85085807998?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85085807998\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85085807998\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85085807998""}}
"
2288,scopus,lit,add_lit,2021-11-30T10:17:44+01:00,"{""title"":""Design and test strategies for 2d/3d integration for noc-based multicore architectures"",""eid"":""2-s2.0-85084867924"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084867924?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084867924\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084867924\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084867924""}}
"
2289,scopus,lit,add_lit,2021-11-30T10:17:44+01:00,"{""title"":""DPR based small area reconfigurable multi-algorithm accelerator for IoT system"",""eid"":""2-s2.0-85083369856"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85083369856?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85083369856\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85083369856\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85083369856""}}
"
2290,scopus,lit,add_lit,2021-11-30T10:17:44+01:00,"{""title"":""Multimodal localization for embedded systems: A survey"",""eid"":""2-s2.0-85082035426"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85082035426?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/3-s2.0-B9780128173589000147"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85082035426\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85082035426\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85082035426""}}
"
2291,scopus,lit,add_lit,2021-11-30T10:17:44+01:00,"{""title"":""Implementation of moving target detection and tracking algorithms based on FPGA"",""eid"":""2-s2.0-85079763324"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85079763324?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85079763324\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85079763324\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85079763324""}}
"
2292,scopus,lit,add_lit,2021-11-30T10:17:44+01:00,"{""title"":""SunwayImg: A Parallel Image Processing Library for the Sunway Many-Core Processor"",""eid"":""2-s2.0-85078309874"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85078309874?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85078309874\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85078309874\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85078309874""}}
"
2293,scopus,lit,add_lit,2021-11-30T10:17:44+01:00,"{""title"":""An embedded inference framework for convolutional neural network applications"",""eid"":""2-s2.0-85078250319"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85078250319?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85078250319\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85078250319\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85078250319""}}
"
2294,scopus,lit,add_lit,2021-11-30T10:17:44+01:00,"{""title"":""A Privacy-preserving BGN-type Parallel Homomorphic Encryption Algorithm Based on LWE"",""eid"":""2-s2.0-85078120626"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85078120626?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85078120626\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85078120626\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85078120626""}}
"
2295,scopus,lit,add_lit,2021-11-30T10:17:44+01:00,"{""title"":""Real-time crop recognition in transplanted fields with prominent weed growth: A visual-attention-based approach"",""eid"":""2-s2.0-85078070789"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85078070789?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85078070789\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85078070789\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85078070789""}}
"
2296,scopus,lit,add_lit,2021-11-30T10:17:44+01:00,"{""title"":""Power Consumption Analysis, Measurement, Management, and Issues: A State-of-the-Art Review of Smartphone Battery and Energy Usage"",""eid"":""2-s2.0-85078013953"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85078013953?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85078013953\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85078013953\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85078013953""}}
"
2297,scopus,lit,add_lit,2021-11-30T10:17:44+01:00,"{""title"":""Design of FPGA-Based LZ77 compressor with runtime configurable compression ratio and throughput"",""eid"":""2-s2.0-85077751003"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85077751003?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85077751003\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85077751003\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85077751003""}}
"
2298,scopus,lit,add_lit,2021-11-30T10:17:44+01:00,"{""title"":""Design of hardware accelerator for artificial neural networks using multi-operand adder"",""eid"":""2-s2.0-85077674587"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85077674587?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85077674587\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85077674587\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85077674587""}}
"
2299,scopus,lit,add_lit,2021-11-30T10:17:44+01:00,"{""title"":""Field programmable gate array applications-A scientometric review"",""eid"":""2-s2.0-85077365375"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85077365375?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85077365375\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85077365375\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85077365375""}}
"
2300,scopus,lit,add_lit,2021-11-30T10:17:44+01:00,"{""title"":""Hyperspectral compressive sensing: A comparison of embedded GPU and ARM implementations"",""eid"":""2-s2.0-85077330194"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85077330194?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85077330194\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85077330194\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85077330194""}}
"
2301,scopus,lit,add_lit,2021-11-30T10:17:44+01:00,"{""title"":""Robust local descriptor for color object recognition"",""eid"":""2-s2.0-85077318323"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85077318323?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85077318323\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85077318323\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85077318323""}}
"
2302,scopus,lit,add_lit,2021-11-30T10:17:45+01:00,"{""title"":""Parallelism Optimized Architecture on FPGA for Real-Time Traffic Light Detection"",""eid"":""2-s2.0-85077215833"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85077215833?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85077215833\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85077215833\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85077215833""}}
"
2303,scopus,lit,add_lit,2021-11-30T10:17:45+01:00,"{""title"":""Novel Vision-Based Abnormal Behavior Localization of Pantograph-Catenary for High-Speed Trains"",""eid"":""2-s2.0-85077201380"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85077201380?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85077201380\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85077201380\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85077201380""}}
"
2304,scopus,lit,add_lit,2021-11-30T10:17:45+01:00,"{""title"":""A Convolutional Neural Networks Accelerator Based on Parallel Memory"",""eid"":""2-s2.0-85077136460"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85077136460?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85077136460\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85077136460\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85077136460""}}
"
2305,scopus,lit,add_lit,2021-11-30T10:17:45+01:00,"{""title"":""An Efficient Rule Processing Architecture Based on Reconfigurable Hardware"",""eid"":""2-s2.0-85077124689"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85077124689?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85077124689\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85077124689\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85077124689""}}
"
2306,scopus,lit,add_lit,2021-11-30T10:17:45+01:00,"{""title"":""Efficient Low-Precision CORDIC Algorithm for Hardware Implementation of Artificial Neural Network"",""eid"":""2-s2.0-85077109369"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85077109369?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85077109369\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85077109369\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85077109369""}}
"
2307,scopus,lit,add_lit,2021-11-30T10:17:45+01:00,"{""title"":""Cognitive SSD: A deep learning engine for in-storage data retrieval"",""eid"":""2-s2.0-85077026878"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85077026878?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85077026878\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85077026878\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85077026878""}}
"
2308,scopus,lit,add_lit,2021-11-30T10:17:45+01:00,"{""title"":""Abundant coexisting multiple attractors' behaviors in three-dimensional sine chaotic system"",""eid"":""2-s2.0-85077002914"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85077002914?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85077002914\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85077002914\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85077002914""}}
"
2309,scopus,lit,add_lit,2021-11-30T10:17:45+01:00,"{""title"":""Acceleration of Scientific Deep Learning Models on Heterogeneous Computing Platform with Intel\u003csup\u003e®\u003c/sup\u003e FPGAs"",""eid"":""2-s2.0-85076839365"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85076839365?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85076839365\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85076839365\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85076839365""}}
"
2310,scopus,lit,add_lit,2021-11-30T10:17:45+01:00,"{""title"":""A Survey on True Random Number Generators Based on Chaos"",""eid"":""2-s2.0-85076814538"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85076814538?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85076814538\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85076814538\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85076814538""}}
"
2311,scopus,lit,add_lit,2021-11-30T10:17:45+01:00,"{""title"":""Bio-Inspired Stereo Vision Calibration for Dynamic Vision Sensors"",""eid"":""2-s2.0-85076468332"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85076468332?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85076468332\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85076468332\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85076468332""}}
"
2312,scopus,lit,add_lit,2021-11-30T10:17:45+01:00,"{""title"":""The BondMachine toolkit: Enabling machine learning on FPGA"",""eid"":""2-s2.0-85076462341"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85076462341?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85076462341\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85076462341\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85076462341""}}
"
2313,scopus,lit,add_lit,2021-11-30T10:17:45+01:00,"{""title"":""A systematic review of intelligence video surveillance: Trends, techniques, frameworks, and datasets"",""eid"":""2-s2.0-85076272279"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85076272279?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85076272279\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85076272279\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85076272279""}}
"
2314,scopus,lit,add_lit,2021-11-30T10:17:45+01:00,"{""title"":""Computational Challenges and Opportunities in Financial Services"",""eid"":""2-s2.0-85076178017"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85076178017?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85076178017\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85076178017\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85076178017""}}
"
2315,scopus,lit,add_lit,2021-11-30T10:17:45+01:00,"{""title"":""Optimizing CNN model inference on CPUs"",""eid"":""2-s2.0-85075893810"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85075893810?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85075893810\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85075893810\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85075893810""}}
"
2316,scopus,lit,add_lit,2021-11-30T10:17:45+01:00,"{""title"":""Denoising of MRI images using fast NLM"",""eid"":""2-s2.0-85075560191"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85075560191?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85075560191\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85075560191\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85075560191""}}
"
2317,scopus,lit,add_lit,2021-11-30T10:17:45+01:00,"{""title"":""An FPGA-Based Hardware Accelerator for CNNs Using On-Chip Memories Only: Design and Benchmarking with Intel Movidius Neural Compute Stick"",""eid"":""2-s2.0-85075396444"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85075396444?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85075396444\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85075396444\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85075396444""}}
"
2318,scopus,lit,add_lit,2021-11-30T10:17:45+01:00,"{""title"":""A review on deep learning approaches to image classification and object segmentation"",""eid"":""2-s2.0-85075263779"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85075263779?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85075263779\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85075263779\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85075263779""}}
"
2319,scopus,lit,add_lit,2021-11-30T10:17:45+01:00,"{""title"":""Accelerated inference framework of sparse neural network based on nested bitmask structure"",""eid"":""2-s2.0-85074923741"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85074923741?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85074923741\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85074923741\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85074923741""}}
"
2320,scopus,lit,add_lit,2021-11-30T10:17:45+01:00,"{""title"":""Multi features and multi-time steps LSTM based methodology for bike sharing availability prediction"",""eid"":""2-s2.0-85074729709"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85074729709?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S187705091930969X"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85074729709\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85074729709\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85074729709""}}
"
2321,scopus,lit,add_lit,2021-11-30T10:17:45+01:00,"{""title"":""Stochastic information granules extraction for graph embedding and classification"",""eid"":""2-s2.0-85074270148"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85074270148?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85074270148\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85074270148\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85074270148""}}
"
2322,scopus,lit,add_lit,2021-11-30T10:17:45+01:00,"{""title"":""Enhancing the performance of the aggregated bit vector algorithm in network packet classification using GPU"",""eid"":""2-s2.0-85074156363"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85074156363?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85074156363\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85074156363\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85074156363""}}
"
2323,scopus,lit,add_lit,2021-11-30T10:17:45+01:00,"{""title"":""A survey on medical image analysis in capsule endoscopy"",""eid"":""2-s2.0-85073735370"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85073735370?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85073735370\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85073735370\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85073735370""}}
"
2324,scopus,lit,add_lit,2021-11-30T10:17:45+01:00,"{""title"":""A spiking neural network based on the model of VO\u003cinf\u003e2\u003c/inf\u003e-neuron"",""eid"":""2-s2.0-85073461086"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85073461086?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85073461086\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85073461086\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85073461086""}}
"
2325,scopus,lit,add_lit,2021-11-30T10:17:45+01:00,"{""title"":""Hardware-based principal component analysis for hybrid neural network trained by particle swarm optimization on a chip\u003csup\u003e∗\u003c/sup\u003e"",""eid"":""2-s2.0-85073251511"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85073251511?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85073251511\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85073251511\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85073251511""}}
"
2326,scopus,lit,add_lit,2021-11-30T10:17:45+01:00,"{""title"":""A case study in using OpenCL on FPGAs: Creating an open-source accelerator of the autodock molecular docking software"",""eid"":""2-s2.0-85073240601"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85073240601?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85073240601\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85073240601\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85073240601""}}
"
2327,scopus,lit,add_lit,2021-11-30T10:17:46+01:00,"{""title"":""Design challenges in hardware development of time-sensitive networking: A research plan"",""eid"":""2-s2.0-85073187187"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85073187187?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85073187187\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85073187187\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85073187187""}}
"
2328,scopus,lit,add_lit,2021-11-30T10:17:46+01:00,"{""title"":""Security, privacy, and usability challenges in selfie biometrics"",""eid"":""2-s2.0-85073162390"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85073162390?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85073162390\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85073162390\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85073162390""}}
"
2329,scopus,lit,add_lit,2021-11-30T10:17:46+01:00,"{""title"":""Image feature point extraction based on neural network is implemented on FPGA"",""eid"":""2-s2.0-85072599017"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85072599017?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85072599017\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85072599017\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85072599017""}}
"
2330,scopus,lit,add_lit,2021-11-30T10:17:46+01:00,"{""title"":""Deep learning on mobile devices: A review"",""eid"":""2-s2.0-85072404707"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85072404707?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85072404707\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85072404707\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85072404707""}}
"
2331,scopus,lit,add_lit,2021-11-30T10:17:46+01:00,"{""title"":""Innovations in the Memory System"",""eid"":""2-s2.0-85072194939"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85072194939?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85072194939\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85072194939\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85072194939""}}
"
2332,scopus,lit,add_lit,2021-11-30T10:17:46+01:00,"{""title"":""Direct function evaluation versus lookup tables: When to use which?"",""eid"":""2-s2.0-85071848862"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85071848862?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85071848862\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85071848862\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85071848862""}}
"
2333,scopus,lit,add_lit,2021-11-30T10:17:46+01:00,"{""title"":""RV-CNN: Flexible and efficient instruction set for CNNs based on RISC-V processors"",""eid"":""2-s2.0-85071478666"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85071478666?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85071478666\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85071478666\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85071478666""}}
"
2334,scopus,lit,add_lit,2021-11-30T10:17:46+01:00,"{""title"":""Approximate similarity search with FAISS framework using FPGAs on the cloud"",""eid"":""2-s2.0-85071470419"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85071470419?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85071470419\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85071470419\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85071470419""}}
"
2335,scopus,lit,add_lit,2021-11-30T10:17:46+01:00,"{""title"":""Optimized FPGA implementation of a compute-intensive oil reservoir simulation algorithm"",""eid"":""2-s2.0-85071457158"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85071457158?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85071457158\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85071457158\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85071457158""}}
"
2336,scopus,lit,add_lit,2021-11-30T10:17:46+01:00,"{""title"":""Compiling optimization for neural network accelerators"",""eid"":""2-s2.0-85071428923"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85071428923?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85071428923\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85071428923\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85071428923""}}
"
2337,scopus,lit,add_lit,2021-11-30T10:17:46+01:00,"{""title"":""Scalable supervised machine learning apparatus for computationally constrained devices"",""eid"":""2-s2.0-85071427232"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85071427232?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85071427232\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85071427232\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85071427232""}}
"
2338,scopus,lit,add_lit,2021-11-30T10:17:46+01:00,"{""title"":""State-of-art review of information diffusion models and their impact on social network vulnerabilities"",""eid"":""2-s2.0-85071402167"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85071402167?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S131915781930388X"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85071402167\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85071402167\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85071402167""}}
"
2339,scopus,lit,add_lit,2021-11-30T10:17:46+01:00,"{""title"":""A non-contact infection screening system using medical radar and Linux-embedded FPGA: Implementation and preliminary validation"",""eid"":""2-s2.0-85070895572"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85070895572?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S2352914819302205"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85070895572\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85070895572\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85070895572""}}
"
2340,scopus,lit,add_lit,2021-11-30T10:17:46+01:00,"{""title"":""Enhanced NOMA system using adaptive coding and modulation based on LSTM neural network channel estimation"",""eid"":""2-s2.0-85070555826"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85070555826?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85070555826\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85070555826\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85070555826""}}
"
2341,scopus,lit,add_lit,2021-11-30T10:17:46+01:00,"{""title"":""Using temporal correlation to optimize stereo matching in video sequences"",""eid"":""2-s2.0-85069748818"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85069748818?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85069748818\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85069748818\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85069748818""}}
"
2342,scopus,lit,add_lit,2021-11-30T10:17:46+01:00,"{""title"":""Direct universal access: Making data center resources available to FPGA"",""eid"":""2-s2.0-85069149595"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85069149595?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85069149595\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85069149595\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85069149595""}}
"
2343,scopus,lit,add_lit,2021-11-30T10:17:46+01:00,"{""title"":""An OGM-Based Visual Navigation System with Reduced Homographies and Accurate Computations for Mobile Robots"",""eid"":""2-s2.0-85068866806"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85068866806?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85068866806\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85068866806\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85068866806""}}
"
2344,scopus,lit,add_lit,2021-11-30T10:17:46+01:00,"{""title"":""Parallel Fast Pencil Drawing Generation Algorithm Based on GPU"",""eid"":""2-s2.0-85068767489"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85068767489?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85068767489\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85068767489\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85068767489""}}
"
2345,scopus,lit,add_lit,2021-11-30T10:17:46+01:00,"{""title"":""FPGA Design of Real-Time MDFD System Using High Level Synthesis"",""eid"":""2-s2.0-85068735898"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85068735898?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85068735898\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85068735898\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85068735898""}}
"
2346,scopus,lit,add_lit,2021-11-30T10:17:46+01:00,"{""title"":""Analysis of liquid ensembles for enhancing the performance and accuracy of liquid state machines"",""eid"":""2-s2.0-85068583270"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85068583270?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85068583270\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85068583270\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85068583270""}}
"
2347,scopus,lit,add_lit,2021-11-30T10:17:46+01:00,"{""title"":""A Survey of Computer Architecture Simulation Techniques and Tools"",""eid"":""2-s2.0-85068337420"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85068337420?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85068337420\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85068337420\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85068337420""}}
"
2348,scopus,lit,add_lit,2021-11-30T10:17:46+01:00,"{""title"":""Stochastic Computing for Hardware Implementation of Binarized Neural Networks"",""eid"":""2-s2.0-85068268788"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85068268788?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85068268788\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85068268788\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85068268788""}}
"
2349,scopus,lit,add_lit,2021-11-30T10:17:46+01:00,"{""title"":""Camera tampering detection using generative reference model and deep learned features"",""eid"":""2-s2.0-85068256559"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85068256559?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85068256559\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85068256559\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85068256559""}}
"
2350,scopus,lit,add_lit,2021-11-30T10:17:46+01:00,"{""title"":""Data Analysis for Atomic Shapes in Nuclear Science"",""eid"":""2-s2.0-85067681608"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85067681608?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85067681608\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85067681608\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85067681608""}}
"
2351,scopus,lit,add_lit,2021-11-30T10:17:46+01:00,"{""title"":""A near-data processing server architecture and its impact on data center applications"",""eid"":""2-s2.0-85067460142"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85067460142?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85067460142\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85067460142\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85067460142""}}
"
2352,scopus,lit,add_lit,2021-11-30T10:17:47+01:00,"{""title"":""Low-power and high-speed deep FPGA inference engines for weed classification at the edge"",""eid"":""2-s2.0-85067099290"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85067099290?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85067099290\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85067099290\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85067099290""}}
"
2353,scopus,lit,add_lit,2021-11-30T10:17:47+01:00,"{""title"":""Implementation of deep reinforcement learning"",""eid"":""2-s2.0-85066946272"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85066946272?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85066946272\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85066946272\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85066946272""}}
"
2354,scopus,lit,add_lit,2021-11-30T10:17:47+01:00,"{""title"":""A solution to optimize multi-operand adders in CNN architecture on FPGA"",""eid"":""2-s2.0-85066814233"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85066814233?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85066814233\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85066814233\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85066814233""}}
"
2355,scopus,lit,add_lit,2021-11-30T10:17:47+01:00,"{""title"":""SpFlow: Memory-driven data flow optimization for sparse matrix-matrix multiplication"",""eid"":""2-s2.0-85066812084"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85066812084?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85066812084\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85066812084\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85066812084""}}
"
2356,scopus,lit,add_lit,2021-11-30T10:17:47+01:00,"{""title"":""Low energy heterogeneous computing with multiple RISC-V and CGRA cores"",""eid"":""2-s2.0-85066808281"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85066808281?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85066808281\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85066808281\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85066808281""}}
"
2357,scopus,lit,add_lit,2021-11-30T10:17:47+01:00,"{""title"":""Bit-slicing FPGA accelerator for quantized neural networks"",""eid"":""2-s2.0-85066807804"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85066807804?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85066807804\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85066807804\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85066807804""}}
"
2358,scopus,lit,add_lit,2021-11-30T10:17:47+01:00,"{""title"":""Stochastic computing for low-power and high-speed deep learning on FPGA"",""eid"":""2-s2.0-85066803811"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85066803811?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85066803811\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85066803811\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85066803811""}}
"
2359,scopus,lit,add_lit,2021-11-30T10:17:47+01:00,"{""title"":""Towards a uniform architectureforthe efficient implementation of 2D and3D deconvolutional neural networks on FPGAs"",""eid"":""2-s2.0-85066800455"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85066800455?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85066800455\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85066800455\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85066800455""}}
"
2360,scopus,lit,add_lit,2021-11-30T10:17:47+01:00,"{""title"":""FPGA-based acceleration of word2vec using OpenCL"",""eid"":""2-s2.0-85066788582"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85066788582?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85066788582\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85066788582\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85066788582""}}
"
2361,scopus,lit,add_lit,2021-11-30T10:17:47+01:00,"{""title"":""Iteration time prediction for CNN in Multi-GPU Platform: Modeling and analysis"",""eid"":""2-s2.0-85066623844"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85066623844?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85066623844\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85066623844\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85066623844""}}
"
2362,scopus,lit,add_lit,2021-11-30T10:17:47+01:00,"{""title"":""Acceleration of LSTM with Structured Pruning Method on FPGA"",""eid"":""2-s2.0-85066427105"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85066427105?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85066427105\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85066427105\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85066427105""}}
"
2363,scopus,lit,add_lit,2021-11-30T10:17:47+01:00,"{""title"":""Differential evolution implementation for Power Quality Disturbances monitoring using OpenCL"",""eid"":""2-s2.0-85066330466"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85066330466?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85066330466\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85066330466\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85066330466""}}
"
2364,scopus,lit,add_lit,2021-11-30T10:17:47+01:00,"{""title"":""A Novel Memory-Scheduling Strategy for Large Convolutional Neural Network on Memory-Limited Devices"",""eid"":""2-s2.0-85066025687"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85066025687?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85066025687\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85066025687\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85066025687""}}
"
2365,scopus,lit,add_lit,2021-11-30T10:17:47+01:00,"{""title"":""Medical Image Diagnosis with Deep Learning on FPGA Platform"",""eid"":""2-s2.0-85066010011"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85066010011?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85066010011\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85066010011\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85066010011""}}
"
2366,scopus,lit,add_lit,2021-11-30T10:17:47+01:00,"{""title"":""Distributed Architectures for Intensive Urban Computing: A Case Study on Smart Lighting for Sustainable Cities"",""eid"":""2-s2.0-85065990454"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85065990454?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85065990454\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85065990454\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85065990454""}}
"
2367,scopus,lit,add_lit,2021-11-30T10:17:47+01:00,"{""title"":""A heterogeneous and reconfigurable embedded architecture for energy-efficient execution of convolutional neural networks"",""eid"":""2-s2.0-85065890350"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85065890350?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85065890350\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85065890350\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85065890350""}}
"
2368,scopus,lit,add_lit,2021-11-30T10:17:47+01:00,"{""title"":""An efficient FPGA accelerator design for optimized CNNs using OpenCL"",""eid"":""2-s2.0-85065871356"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85065871356?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85065871356\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85065871356\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85065871356""}}
"
2369,scopus,lit,add_lit,2021-11-30T10:17:47+01:00,"{""title"":""32nd International Conference on Architecture of Computing Systems, ARCS 2019"",""eid"":""2-s2.0-85065869805"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85065869805?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85065869805\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85065869805\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85065869805""}}
"
2370,scopus,lit,add_lit,2021-11-30T10:17:47+01:00,"{""title"":""Data-Intensive Computing Acceleration with Python in Xilinx FPGA"",""eid"":""2-s2.0-85065476098"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85065476098?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85065476098\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85065476098\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85065476098""}}
"
2371,scopus,lit,add_lit,2021-11-30T10:17:47+01:00,"{""title"":""Spectrum Analysis of EEG Signals Using CNN to Model Patient's Consciousness Level Based on Anesthesiologists' Experience"",""eid"":""2-s2.0-85065466603"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85065466603?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85065466603\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85065466603\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85065466603""}}
"
2372,scopus,lit,add_lit,2021-11-30T10:17:47+01:00,"{""title"":""Design and evaluation of a scalable engine for 3D-FFT computation in an FPGA cluster"",""eid"":""2-s2.0-85065463284"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85065463284?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85065463284\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85065463284\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85065463284""}}
"
2373,scopus,lit,add_lit,2021-11-30T10:17:47+01:00,"{""title"":""Systematic review on vehicular licence plate recognition framework in intelligent transport systems"",""eid"":""2-s2.0-85065337512"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85065337512?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85065337512\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85065337512\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85065337512""}}
"
2374,scopus,lit,add_lit,2021-11-30T10:17:47+01:00,"{""title"":""Survey on hardware implementations of visual object trackers"",""eid"":""2-s2.0-85065224704"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85065224704?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85065224704\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85065224704\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85065224704""}}
"
2375,scopus,lit,add_lit,2021-11-30T10:17:47+01:00,"{""title"":""An Intelligent Fuzzing Data Generation Method Based on Deep Adversarial Learning"",""eid"":""2-s2.0-85065141065"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85065141065?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85065141065\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85065141065\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85065141065""}}
"
2376,scopus,lit,add_lit,2021-11-30T10:17:47+01:00,"{""title"":""Neuromorphic hardware as database co-processors: Potential and limitations"",""eid"":""2-s2.0-85064919146"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85064919146?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85064919146\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85064919146\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85064919146""}}
"
2377,scopus,lit,add_lit,2021-11-30T10:17:48+01:00,"{""title"":""15th Annual Conference on Theory and Applications of Models of Computation, TAMC 2019"",""eid"":""2-s2.0-85064863242"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85064863242?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85064863242\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85064863242\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85064863242""}}
"
2378,scopus,lit,add_lit,2021-11-30T10:17:48+01:00,"{""title"":""Edge Computing: State-of-the-Art and Future Directions"",""eid"":""2-s2.0-85064566123"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85064566123?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85064566123\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85064566123\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85064566123""}}
"
2379,scopus,lit,add_lit,2021-11-30T10:17:48+01:00,"{""title"":""Optimizing CNN-Based Hyperspectral Image Classification on FPGAs"",""eid"":""2-s2.0-85064554507"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85064554507?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85064554507\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85064554507\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85064554507""}}
"
2380,scopus,lit,add_lit,2021-11-30T10:17:48+01:00,"{""title"":""Software-Defined FPGA Accelerator Design for Mobile Deep Learning Applications"",""eid"":""2-s2.0-85064538023"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85064538023?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85064538023\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85064538023\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85064538023""}}
"
2381,scopus,lit,add_lit,2021-11-30T10:17:48+01:00,"{""title"":""Filter-Wise Pruning Approach to FPGA Implementation of Fully Convolutional Network for Semantic Segmentation"",""eid"":""2-s2.0-85064532291"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85064532291?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85064532291\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85064532291\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85064532291""}}
"
2382,scopus,lit,add_lit,2021-11-30T10:17:48+01:00,"{""title"":""Application of deep learning to visual inspection and research trends"",""eid"":""2-s2.0-85064415114"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85064415114?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85064415114\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85064415114\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85064415114""}}
"
2383,scopus,lit,add_lit,2021-11-30T10:17:48+01:00,"{""title"":""V-FCNN: Volumetric Fully Convolution Neural Network for Automatic Atrial Segmentation"",""eid"":""2-s2.0-85064054484"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85064054484?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85064054484\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85064054484\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85064054484""}}
"
2384,scopus,lit,add_lit,2021-11-30T10:17:48+01:00,"{""title"":""A survey of parallel implementations for model predictive control"",""eid"":""2-s2.0-85063913020"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85063913020?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85063913020\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85063913020\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85063913020""}}
"
2385,scopus,lit,add_lit,2021-11-30T10:17:48+01:00,"{""title"":""Frequent itemset matching for real time applications using reconfigurable hardware architecture"",""eid"":""2-s2.0-85063679011"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85063679011?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85063679011\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85063679011\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85063679011""}}
"
2386,scopus,lit,add_lit,2021-11-30T10:17:48+01:00,"{""title"":""Asymmetrical training scheme of binary-memristor-crossbar-based neural networks for energy-efficient edge-computing nanoscale systems"",""eid"":""2-s2.0-85063595295"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85063595295?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85063595295\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85063595295\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85063595295""}}
"
2387,scopus,lit,add_lit,2021-11-30T10:17:48+01:00,"{""title"":""Hybrid CPU-GPU Co-processing scheme for simulating spiking neural networks"",""eid"":""2-s2.0-85063328265"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85063328265?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85063328265\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85063328265\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85063328265""}}
"
2388,scopus,lit,add_lit,2021-11-30T10:17:48+01:00,"{""title"":""The Evaluation of DCNN on Vector-SIMD DSP"",""eid"":""2-s2.0-85062890990"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85062890990?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85062890990\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85062890990\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85062890990""}}
"
2389,scopus,lit,add_lit,2021-11-30T10:17:48+01:00,"{""title"":""Classification of kidney images using cuckoo search algorithm and artificial neural network"",""eid"":""2-s2.0-85062728442"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85062728442?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85062728442\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85062728442\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85062728442""}}
"
2390,scopus,lit,add_lit,2021-11-30T10:17:48+01:00,"{""title"":""An optical flow-based approach for minimally divergent velocimetry data interpolation"",""eid"":""2-s2.0-85062323192"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85062323192?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85062323192\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85062323192\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85062323192""}}
"
2391,scopus,lit,add_lit,2021-11-30T10:17:48+01:00,"{""title"":""Cost-performance comparison of various accelerator implementation platforms for deep convolutional neural network"",""eid"":""2-s2.0-85062270332"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85062270332?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85062270332\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85062270332\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85062270332""}}
"
2392,scopus,lit,add_lit,2021-11-30T10:17:48+01:00,"{""title"":""A Hardware-Efficient Recognition Accelerator Using Haar-Like Feature and SVM Classifier"",""eid"":""2-s2.0-85061785434"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85061785434?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85061785434\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85061785434\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85061785434""}}
"
2393,scopus,lit,add_lit,2021-11-30T10:17:48+01:00,"{""title"":""Joint exploitation of features and optical flow for real-time moving object detection on drones"",""eid"":""2-s2.0-85061774580"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85061774580?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85061774580\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85061774580\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85061774580""}}
"
2394,scopus,lit,add_lit,2021-11-30T10:17:48+01:00,"{""title"":""OS-ELM-FPGA: An FPGA-based online sequential unsupervised anomaly detector"",""eid"":""2-s2.0-85061714782"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85061714782?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85061714782\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85061714782\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85061714782""}}
"
2395,scopus,lit,add_lit,2021-11-30T10:17:48+01:00,"{""title"":""Classification of kidney images using particle swarm optimization algorithm and artificial neural networks"",""eid"":""2-s2.0-85061615521"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85061615521?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85061615521\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85061615521\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85061615521""}}
"
2396,scopus,lit,add_lit,2021-11-30T10:17:48+01:00,"{""title"":""A system-level simulator for RRAM-based neuromorphic computing chips"",""eid"":""2-s2.0-85061214122"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85061214122?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85061214122\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85061214122\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85061214122""}}
"
2397,scopus,lit,add_lit,2021-11-30T10:17:48+01:00,"{""title"":""Parallel computing of support vector machines: A survey"",""eid"":""2-s2.0-85061196907"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85061196907?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85061196907\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85061196907\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85061196907""}}
"
2398,scopus,lit,add_lit,2021-11-30T10:17:48+01:00,"{""title"":""Bandwidth and locality aware task-stealing for manycore architectures with bandwidth-asymmetric memory"",""eid"":""2-s2.0-85061195804"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85061195804?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85061195804\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85061195804\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85061195804""}}
"
2399,scopus,lit,add_lit,2021-11-30T10:17:48+01:00,"{""title"":""A survey on agent-based simulation using hardware accelerators"",""eid"":""2-s2.0-85061176053"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85061176053?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85061176053\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85061176053\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85061176053""}}
"
2400,scopus,lit,add_lit,2021-11-30T10:17:48+01:00,"{""title"":""Various Frameworks and Libraries of Machine Learning and Deep Learning: A Survey"",""eid"":""2-s2.0-85060950530"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85060950530?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85060950530\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85060950530\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85060950530""}}
"
2401,scopus,lit,add_lit,2021-11-30T10:17:48+01:00,"{""title"":""A novel FPGA-based architecture for fast automatic target detection in hyperspectral images"",""eid"":""2-s2.0-85060728998"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85060728998?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85060728998\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85060728998\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85060728998""}}
"
2402,scopus,lit,add_lit,2021-11-30T10:17:49+01:00,"{""title"":""FPGA-Based accelerators of deep learning networks for learning and classification: A review"",""eid"":""2-s2.0-85060704974"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85060704974?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85060704974\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85060704974\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85060704974""}}
"
2403,scopus,lit,add_lit,2021-11-30T10:17:49+01:00,"{""title"":""Enabling Highly Efficient k-Means Computations on the SW26010 Many-Core Processor of Sunway TaihuLight"",""eid"":""2-s2.0-85060693369"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85060693369?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85060693369\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85060693369\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85060693369""}}
"
2404,scopus,lit,add_lit,2021-11-30T10:17:49+01:00,"{""title"":""Anscalable matrix computing unit architecture for FPGA,and SCUMO user design interface"",""eid"":""2-s2.0-85060366045"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85060366045?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85060366045\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85060366045\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85060366045""}}
"
2405,scopus,lit,add_lit,2021-11-30T10:17:49+01:00,"{""title"":""A uniform architecture design for accelerating 2d and 3d cnns on fpgas"",""eid"":""2-s2.0-85060206187"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85060206187?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85060206187\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85060206187\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85060206187""}}
"
2406,scopus,lit,add_lit,2021-11-30T10:17:49+01:00,"{""title"":""FPGA-based implementation of cuckoo search"",""eid"":""2-s2.0-85060175194"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85060175194?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85060175194\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85060175194\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85060175194""}}
"
2407,scopus,lit,add_lit,2021-11-30T10:17:49+01:00,"{""title"":""Ensemble Classifier Based Spectrum Sensing in Cognitive Radio Networks"",""eid"":""2-s2.0-85060168304"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85060168304?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85060168304\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85060168304\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85060168304""}}
"
2408,scopus,lit,add_lit,2021-11-30T10:17:49+01:00,"{""title"":""Design and implementation of a domain specific rule engine"",""eid"":""2-s2.0-85059933727"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85059933727?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85059933727\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85059933727\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85059933727""}}
"
2409,scopus,lit,add_lit,2021-11-30T10:17:49+01:00,"{""title"":""Traffic sign distance estimation based on stereo vision and GPUs"",""eid"":""2-s2.0-85059882420"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85059882420?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85059882420\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85059882420\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85059882420""}}
"
2410,scopus,lit,add_lit,2021-11-30T10:17:49+01:00,"{""title"":""Early Identification of Oil Spills in Satellite Images Using Deep CNNs"",""eid"":""2-s2.0-85059839787"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85059839787?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85059839787\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85059839787\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85059839787""}}
"
2411,scopus,lit,add_lit,2021-11-30T10:17:49+01:00,"{""title"":""Efficient subpopulation based parallel TLBO optimization algorithms"",""eid"":""2-s2.0-85059441612"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85059441612?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85059441612\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85059441612\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85059441612""}}
"
2412,scopus,lit,add_lit,2021-11-30T10:17:49+01:00,"{""title"":""Innovative architecture of single chip edge device based on virtualization technology"",""eid"":""2-s2.0-85059314527"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85059314527?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1574119218305030"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85059314527\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85059314527\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85059314527""}}
"
2413,scopus,lit,add_lit,2021-11-30T10:17:49+01:00,"{""title"":""Parana: A Parallel Neural Architecture Considering Thermal Problem of 3D Stacked Memory"",""eid"":""2-s2.0-85059111361"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85059111361?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85059111361\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85059111361\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85059111361""}}
"
2414,scopus,lit,add_lit,2021-11-30T10:17:49+01:00,"{""title"":""SENSE: Sketching framework for big data acceleration on low power embedded cores"",""eid"":""2-s2.0-85058959443"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85058959443?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85058959443\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85058959443\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85058959443""}}
"
2415,scopus,lit,add_lit,2021-11-30T10:17:49+01:00,"{""title"":""Parallel Implementation of Reinforcement Learning Q-Learning Technique for FPGA"",""eid"":""2-s2.0-85058653215"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85058653215?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85058653215\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85058653215\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85058653215""}}
"
2416,scopus,lit,add_lit,2021-11-30T10:17:49+01:00,"{""title"":""Selective hardening for neural networks in FPGAs"",""eid"":""2-s2.0-85057879711"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85057879711?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85057879711\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85057879711\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85057879711""}}
"
2417,scopus,lit,add_lit,2021-11-30T10:17:49+01:00,"{""title"":""Real-time hybrid simulation based on vector form intrinsic finite element and field programmable gate array"",""eid"":""2-s2.0-85055589034"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85055589034?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85055589034\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85055589034\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85055589034""}}
"
2418,scopus,lit,add_lit,2021-11-30T10:17:49+01:00,"{""title"":""Hierarchical extreme learning machine based image denoising network for visual Internet of Things"",""eid"":""2-s2.0-85054060342"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85054060342?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1568494618305180"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85054060342\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85054060342\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85054060342""}}
"
2419,scopus,lit,add_lit,2021-11-30T10:17:49+01:00,"{""title"":""Tools and Techniques for Implementation of Real-time Video Processing Algorithms"",""eid"":""2-s2.0-85053609958"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85053609958?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85053609958\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85053609958\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85053609958""}}
"
2420,scopus,lit,add_lit,2021-11-30T10:17:49+01:00,"{""title"":""SensorNet: A Scalable and Low-Power Deep Convolutional Neural Network for Multimodal Data Classification"",""eid"":""2-s2.0-85050634305"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85050634305?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85050634305\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85050634305\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85050634305""}}
"
2421,scopus,lit,add_lit,2021-11-30T10:17:49+01:00,"{""title"":""Infrared and visible image fusion methods and applications: A survey"",""eid"":""2-s2.0-85042943977"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85042943977?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1566253517307972"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85042943977\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85042943977\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85042943977""}}
"
2422,scopus,lit,add_lit,2021-11-30T10:17:49+01:00,"{""title"":""Real-time simulation of a cat-scale artificial cerebellum on PEZY-SC processors"",""eid"":""2-s2.0-85041852003"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85041852003?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85041852003\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85041852003\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85041852003""}}
"
2423,scopus,lit,add_lit,2021-11-30T10:17:49+01:00,"{""title"":""Accelerating the Inference Phase in Ternary Convolutional Neural Networks Using Configurable Processors"",""eid"":""2-s2.0-85061386092"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85061386092?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85061386092\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85061386092\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85061386092""}}
"
2424,scopus,lit,add_lit,2021-11-30T10:17:49+01:00,"{""title"":""The VINEYARD Framework for Heterogeneous Cloud Applications: The BrainFrame Case"",""eid"":""2-s2.0-85061347381"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85061347381?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85061347381\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85061347381\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85061347381""}}
"
2425,scopus,lit,add_lit,2021-11-30T10:17:49+01:00,"{""title"":""AQSS: Accelerator of quantization neural networks with stochastic approach"",""eid"":""2-s2.0-85061426479"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85061426479?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85061426479\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85061426479\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85061426479""}}
"
2426,scopus,lit,add_lit,2021-11-30T10:17:49+01:00,"{""title"":""Towards Commoditizing Simulations of System Models Using Recurrent Neural Networks"",""eid"":""2-s2.0-85061032474"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85061032474?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85061032474\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85061032474\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85061032474""}}
"
2427,scopus,lit,add_lit,2021-11-30T10:17:50+01:00,"{""title"":""A Survey of Deep Neural Networks: Deployment Location and Underlying Hardware"",""eid"":""2-s2.0-85060924864"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85060924864?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85060924864\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85060924864\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85060924864""}}
"
2428,scopus,lit,add_lit,2021-11-30T10:17:50+01:00,"{""title"":""Real-time data analysis for medical diagnosis using FPGA-accelerated neural networks"",""eid"":""2-s2.0-85056636234"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85056636234?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85056636234\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85056636234\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85056636234""}}
"
2429,scopus,lit,add_lit,2021-11-30T10:17:50+01:00,"{""title"":""Energy Efficient Convolutional Neural Networks for EEG Artifact Detection"",""eid"":""2-s2.0-85060877487"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85060877487?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85060877487\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85060877487\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85060877487""}}
"
2430,scopus,lit,add_lit,2021-11-30T10:17:50+01:00,"{""title"":""Introduction"",""eid"":""2-s2.0-85076986767"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85076986767?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85076986767\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85076986767\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85076986767""}}
"
2431,scopus,lit,add_lit,2021-11-30T10:17:50+01:00,"{""title"":""A Real-time hybrid neuron network for highly parallel cognitive systems"",""eid"":""2-s2.0-85076970554"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85076970554?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85076970554\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85076970554\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85076970554""}}
"
2432,scopus,lit,add_lit,2021-11-30T10:17:50+01:00,"{""title"":""An Asynchronous Energy-Efficient CNN Accelerator with Reconfigurable Architecture"",""eid"":""2-s2.0-85060471190"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85060471190?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85060471190\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85060471190\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85060471190""}}
"
2433,scopus,lit,add_lit,2021-11-30T10:17:50+01:00,"{""title"":""Efficient Large-Scale Approximate Nearest Neighbor Search on OpenCL FPGA"",""eid"":""2-s2.0-85058233777"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85058233777?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85058233777\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85058233777\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85058233777""}}
"
2434,scopus,lit,add_lit,2021-11-30T10:17:50+01:00,"{""title"":""Light field depth estimation on off-the-shelf mobile GPU"",""eid"":""2-s2.0-85060876834"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85060876834?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85060876834\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85060876834\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85060876834""}}
"
2435,scopus,lit,add_lit,2021-11-30T10:17:50+01:00,"{""title"":""Real-time traffic sign classification using combined convolutional neural networks"",""eid"":""2-s2.0-85060551169"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85060551169?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85060551169\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85060551169\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85060551169""}}
"
2436,scopus,lit,add_lit,2021-11-30T10:17:50+01:00,"{""title"":""Comprehensive evaluation of supply voltage underscaling in FPGA on-chip memories"",""eid"":""2-s2.0-85060055068"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85060055068?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85060055068\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85060055068\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85060055068""}}
"
2437,scopus,lit,add_lit,2021-11-30T10:17:50+01:00,"{""title"":""Beyond the memory wall: A case for memory-centric HPC system for deep learning"",""eid"":""2-s2.0-85060050794"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85060050794?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85060050794\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85060050794\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85060050794""}}
"
2438,scopus,lit,add_lit,2021-11-30T10:17:50+01:00,"{""title"":""A network-centric hardware/algorithm co-design to accelerate distributed training of deep neural networks"",""eid"":""2-s2.0-85060040542"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85060040542?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85060040542\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85060040542\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85060040542""}}
"
2439,scopus,lit,add_lit,2021-11-30T10:17:50+01:00,"{""title"":""Multi-dimensional parallel training of winograd layer on memory-centric architecture"",""eid"":""2-s2.0-85060028419"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85060028419?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85060028419\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85060028419\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85060028419""}}
"
2440,scopus,lit,add_lit,2021-11-30T10:17:50+01:00,"{""title"":""LerGAN: A zero-free, low data movement and PIM-Based GAN architecture"",""eid"":""2-s2.0-85060007766"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85060007766?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85060007766\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85060007766\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85060007766""}}
"
2441,scopus,lit,add_lit,2021-11-30T10:17:50+01:00,"{""title"":""GeneSys: Enabling continuous learning through neural network evolution in hardware"",""eid"":""2-s2.0-85060003898"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85060003898?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85060003898\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85060003898\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85060003898""}}
"
2442,scopus,lit,add_lit,2021-11-30T10:17:50+01:00,"{""title"":""Towards memory friendly long-short term memory networks (LSTMs) on mobile GPUs"",""eid"":""2-s2.0-85060003692"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85060003692?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85060003692\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85060003692\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85060003692""}}
"
2443,scopus,lit,add_lit,2021-11-30T10:17:50+01:00,"{""title"":""Task management on fully heterogeneous micro-server system: Modeling and resolution strategies"",""eid"":""2-s2.0-85052938634"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85052938634?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85052938634\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85052938634\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85052938634""}}
"
2444,scopus,lit,add_lit,2021-11-30T10:17:50+01:00,"{""title"":""Real-time Stereo Reconstruction Failure Detection and Correction using Deep Learning"",""eid"":""2-s2.0-85060440268"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85060440268?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85060440268\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85060440268\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85060440268""}}
"
2445,scopus,lit,add_lit,2021-11-30T10:17:50+01:00,"{""title"":""Approximate computing and its application to hardware security"",""eid"":""2-s2.0-85063928103"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85063928103?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85063928103\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85063928103\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85063928103""}}
"
2446,scopus,lit,add_lit,2021-11-30T10:17:50+01:00,"{""title"":""Hardware implementation of the Gaussian mixture model foreground object segmentation algorithm working with ultra-high resolution video stream in real-time"",""eid"":""2-s2.0-85060431472"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85060431472?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85060431472\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85060431472\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85060431472""}}
"
2447,scopus,lit,add_lit,2021-11-30T10:17:50+01:00,"{""title"":""Implementing RISCV System-on-Chip for Acceleration of Convolution Operation and Activation Function Based on FPGA"",""eid"":""2-s2.0-85060314814"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85060314814?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85060314814\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85060314814\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85060314814""}}
"
2448,scopus,lit,add_lit,2021-11-30T10:17:50+01:00,"{""title"":""Deep Neural Network Model and FPGA Accelerator Co-Design: Opportunities and Challenges"",""eid"":""2-s2.0-85060271935"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85060271935?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85060271935\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85060271935\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85060271935""}}
"
2449,scopus,lit,add_lit,2021-11-30T10:17:50+01:00,"{""title"":""Vote Parallel SVM: An extension of parallel support vector machine"",""eid"":""2-s2.0-85060315658"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85060315658?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85060315658\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85060315658\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85060315658""}}
"
2450,scopus,lit,add_lit,2021-11-30T10:17:50+01:00,"{""title"":""Accelerating Inference in Long Short-Term Memory Neural Networks"",""eid"":""2-s2.0-85059898334"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85059898334?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85059898334\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85059898334\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85059898334""}}
"
2451,scopus,lit,add_lit,2021-11-30T10:17:50+01:00,"{""title"":""Enhancing the Parallelization of Backpropagation Neural Network Algorithm for Implementation on FPGA Platform"",""eid"":""2-s2.0-85059895279"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85059895279?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85059895279\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85059895279\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85059895279""}}
"
2452,scopus,lit,add_lit,2021-11-30T10:17:51+01:00,"{""title"":""Machine Learning Applied to an RF Communication Channel"",""eid"":""2-s2.0-85059891867"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85059891867?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85059891867\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85059891867\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85059891867""}}
"
2453,scopus,lit,add_lit,2021-11-30T10:17:51+01:00,"{""title"":""A discretization method for floating-point number in FPGA-based decision tree accelerator"",""eid"":""2-s2.0-85070840277"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85070840277?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85070840277\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85070840277\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85070840277""}}
"
2454,scopus,lit,add_lit,2021-11-30T10:17:51+01:00,"{""title"":""FPGA-based accelerator for independently recurrent neural network"",""eid"":""2-s2.0-85070805992"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85070805992?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85070805992\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85070805992\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85070805992""}}
"
2455,scopus,lit,add_lit,2021-11-30T10:17:51+01:00,"{""title"":""An FPGA Realization of OpenPose Based on a Sparse Weight Convolutional Neural Network"",""eid"":""2-s2.0-85068349523"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85068349523?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85068349523\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85068349523\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85068349523""}}
"
2456,scopus,lit,add_lit,2021-11-30T10:17:51+01:00,"{""title"":""FPGA Architecture Enhancements for Efficient BNN Implementation"",""eid"":""2-s2.0-85068348982"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85068348982?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85068348982\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85068348982\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85068348982""}}
"
2457,scopus,lit,add_lit,2021-11-30T10:17:51+01:00,"{""title"":""A Tri-State Weight Convolutional Neural Network for an FPGA: Applied to YOLOv2 Object Detector"",""eid"":""2-s2.0-85068341837"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85068341837?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85068341837\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85068341837\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85068341837""}}
"
2458,scopus,lit,add_lit,2021-11-30T10:17:51+01:00,"{""title"":""Memory-Efficient Architecture for Accelerating Generative Networks on FPGA"",""eid"":""2-s2.0-85068325828"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85068325828?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85068325828\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85068325828\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85068325828""}}
"
2459,scopus,lit,add_lit,2021-11-30T10:17:51+01:00,"{""title"":""Implementing NEF Neural Networks on Embedded FPGAs"",""eid"":""2-s2.0-85068323022"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85068323022?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85068323022\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85068323022\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85068323022""}}
"
2460,scopus,lit,add_lit,2021-11-30T10:17:51+01:00,"{""title"":""A System-Level Transprecision FPGA Accelerator for BLSTM Using On-chip Memory Reshaping"",""eid"":""2-s2.0-85068322552"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85068322552?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85068322552\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85068322552\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85068322552""}}
"
2461,scopus,lit,add_lit,2021-11-30T10:17:51+01:00,"{""title"":""R3SGM: Real-Time Raster-Respecting Semi-Global Matching for Power-Constrained Systems"",""eid"":""2-s2.0-85068313805"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85068313805?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85068313805\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85068313805\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85068313805""}}
"
2462,scopus,lit,add_lit,2021-11-30T10:17:51+01:00,"{""title"":""Optimizing memory efficiency for deep convolutional neural network accelerators"",""eid"":""2-s2.0-85064727689"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85064727689?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85064727689\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85064727689\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85064727689""}}
"
2463,scopus,lit,add_lit,2021-11-30T10:17:51+01:00,"{""title"":""FPGA Acceleration of a Supervised Learning Method for Hyperspectral Image Classification"",""eid"":""2-s2.0-85064535947"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85064535947?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85064535947\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85064535947\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85064535947""}}
"
2464,scopus,lit,add_lit,2021-11-30T10:17:51+01:00,"{""title"":""Acceleration scheme of RXD algorithm based on FPGA for hyperspectral anomaly target detection"",""eid"":""2-s2.0-85060205069"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85060205069?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85060205069\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85060205069\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85060205069""}}
"
2465,scopus,lit,add_lit,2021-11-30T10:17:51+01:00,"{""title"":""DBN structure design algorithm for different datasets based on information entropy and reconstruction error"",""eid"":""2-s2.0-85058958441"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85058958441?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85058958441\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85058958441\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85058958441""}}
"
2466,scopus,lit,add_lit,2021-11-30T10:17:51+01:00,"{""title"":""FinN-R: An end-to-end deep-learning framework for fast exploration of quantized neural networks"",""eid"":""2-s2.0-85058812986"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85058812986?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85058812986\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85058812986\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85058812986""}}
"
2467,scopus,lit,add_lit,2021-11-30T10:17:51+01:00,"{""title"":""You cannot improve what you do not measure: FPGA vs. ASIC efficiency gaps for convolutional neural network inference"",""eid"":""2-s2.0-85058803178"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85058803178?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85058803178\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85058803178\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85058803178""}}
"
2468,scopus,lit,add_lit,2021-11-30T10:17:51+01:00,"{""title"":""Redcrypt: Real-time privacy-preserving deep learning inference in clouds using FPGAS"",""eid"":""2-s2.0-85058802900"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85058802900?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85058802900\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85058802900\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85058802900""}}
"
2469,scopus,lit,add_lit,2021-11-30T10:17:51+01:00,"{""title"":""Lightening the load with highly accurate storage- and energy-efficient lightnns"",""eid"":""2-s2.0-85058801493"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85058801493?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85058801493\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85058801493\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85058801493""}}
"
2470,scopus,lit,add_lit,2021-11-30T10:17:51+01:00,"{""title"":""Instruction driven cross-layer CNN accelerator for fast detection on FPGA"",""eid"":""2-s2.0-85058798999"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85058798999?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85058798999\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85058798999\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85058798999""}}
"
2471,scopus,lit,add_lit,2021-11-30T10:17:51+01:00,"{""title"":""Stochastic computing correlation utilization in Convolutional Neural Network basic functions"",""eid"":""2-s2.0-85058330822"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85058330822?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85058330822\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85058330822\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85058330822""}}
"
2472,scopus,lit,add_lit,2021-11-30T10:17:51+01:00,"{""title"":""MB-CNN: Memristive binary convolutional neural networks for embedded mobile devices"",""eid"":""2-s2.0-85055751246"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85055751246?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85055751246\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85055751246\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85055751246""}}
"
2473,scopus,lit,add_lit,2021-11-30T10:17:51+01:00,"{""title"":""An optimized reconfigurable algorithm for FPGA architecture oriented IoT applications"",""eid"":""2-s2.0-85050658486"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85050658486?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1389041718302705"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85050658486\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85050658486\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85050658486""}}
"
2474,scopus,lit,add_lit,2021-11-30T10:17:51+01:00,"{""title"":""ReRAM-Based Processing-in-Memory Architecture for Recurrent Neural Network Acceleration"",""eid"":""2-s2.0-85049469562"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85049469562?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85049469562\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85049469562\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85049469562""}}
"
2475,scopus,lit,add_lit,2021-11-30T10:17:51+01:00,"{""title"":""Reconfigurable Instruction-Based Multicore Parallel Convolution and Its Application in Real-Time Template Matching"",""eid"":""2-s2.0-85048485609"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85048485609?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85048485609\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85048485609\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85048485609""}}
"
2476,scopus,lit,add_lit,2021-11-30T10:17:51+01:00,"{""title"":""Runtime Programmable and Memory Bandwidth Optimized FPGA-Based Coprocessor for Deep Convolutional Neural Network"",""eid"":""2-s2.0-85045209972"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85045209972?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85045209972\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85045209972\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85045209972""}}
"
2477,scopus,lit,add_lit,2021-11-30T10:17:52+01:00,"{""title"":""Cross Hardware-Software Boundary Exploration for Scalable and Optimized Deep Learning Platform Design"",""eid"":""2-s2.0-85035745396"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85035745396?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85035745396\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85035745396\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85035745396""}}
"
2478,scopus,lit,add_lit,2021-11-30T10:17:52+01:00,"{""title"":""Boosting the Hardware-Efficiency of Cascade Support Vector Machines for Embedded Classification Applications"",""eid"":""2-s2.0-85021207393"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85021207393?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85021207393\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85021207393\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85021207393""}}
"
2479,scopus,lit,add_lit,2021-11-30T10:17:52+01:00,"{""title"":""FPGA Based Implementation of Linear SVM for Facial Expression Classification"",""eid"":""2-s2.0-85060014751"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85060014751?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85060014751\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85060014751\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85060014751""}}
"
2480,scopus,lit,add_lit,2021-11-30T10:17:52+01:00,"{""title"":""Role assignment in IoT through accelerated hardware"",""eid"":""2-s2.0-85059975597"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85059975597?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85059975597\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85059975597\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85059975597""}}
"
2481,scopus,lit,add_lit,2021-11-30T10:17:52+01:00,"{""title"":""Application Aware Tuning of Reconfigurable Multi-Layer Perceptron Architectures"",""eid"":""2-s2.0-85060112083"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85060112083?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85060112083\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85060112083\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85060112083""}}
"
2482,scopus,lit,add_lit,2021-11-30T10:17:52+01:00,"{""title"":""Optimizing GPU Kernels for Irregular Batch Workloads: A Case Study for Cholesky Factorization"",""eid"":""2-s2.0-85060088912"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85060088912?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85060088912\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85060088912\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85060088912""}}
"
2483,scopus,lit,add_lit,2021-11-30T10:17:52+01:00,"{""title"":""A Novel 1D-Convolution Accelerator for Low-Power Real-time CNN processing on the Edge"",""eid"":""2-s2.0-85060079862"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85060079862?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85060079862\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85060079862\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85060079862""}}
"
2484,scopus,lit,add_lit,2021-11-30T10:17:52+01:00,"{""title"":""Opto-electric target tracking algorithm based on local feature selection and particle filter optimization"",""eid"":""2-s2.0-85051061712"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85051061712?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85051061712\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85051061712\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85051061712""}}
"
2485,scopus,lit,add_lit,2021-11-30T10:17:52+01:00,"{""title"":""Designing compact convolutional neural network for embedded stereo vision systems"",""eid"":""2-s2.0-85059750226"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85059750226?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85059750226\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85059750226\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85059750226""}}
"
2486,scopus,lit,add_lit,2021-11-30T10:17:52+01:00,"{""title"":""An OpenCL-based SIFT Accelerator for Image Features Extraction on FPGA in Mobile Edge Computing Environment"",""eid"":""2-s2.0-85059481539"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85059481539?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85059481539\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85059481539\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85059481539""}}
"
2487,scopus,lit,add_lit,2021-11-30T10:17:52+01:00,"{""title"":""Energy-Efficient Task Partitioning for CNN-based Object Detection in Heterogeneous Computing Environment"",""eid"":""2-s2.0-85059457403"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85059457403?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85059457403\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85059457403\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85059457403""}}
"
2488,scopus,lit,add_lit,2021-11-30T10:17:52+01:00,"{""title"":""Discretization and OpenCL-based implementation of social field pedestrian model"",""eid"":""2-s2.0-85050863989"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85050863989?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0925231218308567"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85050863989\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85050863989\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85050863989""}}
"
2489,scopus,lit,add_lit,2021-11-30T10:17:52+01:00,"{""title"":""Demonstration of object detection for event-driven cameras on FPGAs and GPUs"",""eid"":""2-s2.0-85060313784"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85060313784?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85060313784\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85060313784\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85060313784""}}
"
2490,scopus,lit,add_lit,2021-11-30T10:17:52+01:00,"{""title"":""A demonstration of FPGA-based you only look once version2 (YOLOv2)"",""eid"":""2-s2.0-85060312300"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85060312300?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85060312300\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85060312300\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85060312300""}}
"
2491,scopus,lit,add_lit,2021-11-30T10:17:52+01:00,"{""title"":""Fault characterization through FPGA undervolting"",""eid"":""2-s2.0-85060307016"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85060307016?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85060307016\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85060307016\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85060307016""}}
"
2492,scopus,lit,add_lit,2021-11-30T10:17:52+01:00,"{""title"":""In-package domain-specific ASICs for Intel® Stratix® 10 FPGAs: A case study of accelerating deep learning using tensortile ASIC"",""eid"":""2-s2.0-85060305949"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85060305949?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85060305949\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85060305949\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85060305949""}}
"
2493,scopus,lit,add_lit,2021-11-30T10:17:52+01:00,"{""title"":""F-CNNx: A toolflow for mapping multiple convolutional neural networks on FPGAs"",""eid"":""2-s2.0-85060298922"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85060298922?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85060298922\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85060298922\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85060298922""}}
"
2494,scopus,lit,add_lit,2021-11-30T10:17:52+01:00,"{""title"":""Customizing low-precision deep neural networks for FPGAs"",""eid"":""2-s2.0-85060297526"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85060297526?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85060297526\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85060297526\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85060297526""}}
"
2495,scopus,lit,add_lit,2021-11-30T10:17:52+01:00,"{""title"":""Application partitioning on FPGA clusters: Inference over decision tree ensembles"",""eid"":""2-s2.0-85060277164"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85060277164?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85060277164\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85060277164\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85060277164""}}
"
2496,scopus,lit,add_lit,2021-11-30T10:17:52+01:00,"{""title"":""A framework for acceleration of CNN training on deeply-pipelined FPGA clusters with work and weight load balancing"",""eid"":""2-s2.0-85060273234"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85060273234?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85060273234\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85060273234\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85060273234""}}
"
2497,scopus,lit,add_lit,2021-11-30T10:17:52+01:00,"{""title"":""FBNA: A fully binarized neural network accelerator"",""eid"":""2-s2.0-85060271305"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85060271305?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85060271305\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85060271305\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85060271305""}}
"
2498,scopus,lit,add_lit,2021-11-30T10:17:52+01:00,"{""title"":""Design flow of accelerating hybrid extremely low bit-width neural network in embedded FPGA"",""eid"":""2-s2.0-85058157968"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85058157968?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85058157968\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85058157968\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85058157968""}}
"
2499,scopus,lit,add_lit,2021-11-30T10:17:52+01:00,"{""title"":""Work-in-Progress: Furion: Alleviating overheads for deep learning framework on single Machine"",""eid"":""2-s2.0-85058224154"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85058224154?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85058224154\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85058224154\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85058224154""}}
"
2500,scopus,lit,add_lit,2021-11-30T10:17:52+01:00,"{""title"":""DNNBuilder: An automated tool for building high-performance DNN hardware accelerators for FPGAs"",""eid"":""2-s2.0-85058185331"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85058185331?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85058185331\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85058185331\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85058185331""}}
"
2501,scopus,lit,add_lit,2021-11-30T10:17:52+01:00,"{""title"":""Mixed size crossbar based RRAM CNN accelerator with overlapped mapping method"",""eid"":""2-s2.0-85058175613"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85058175613?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85058175613\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85058175613\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85058175613""}}
"
2502,scopus,lit,add_lit,2021-11-30T10:17:53+01:00,"{""title"":""Algorithm-hardware co-design of single shot detector for fast object detection on FPGAs"",""eid"":""2-s2.0-85058172945"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85058172945?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85058172945\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85058172945\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85058172945""}}
"
2503,scopus,lit,add_lit,2021-11-30T10:17:53+01:00,"{""title"":""A ferroelectric FET based power-efficient architecture for data-intensive computing"",""eid"":""2-s2.0-85058172344"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85058172344?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85058172344\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85058172344\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85058172344""}}
"
2504,scopus,lit,add_lit,2021-11-30T10:17:53+01:00,"{""title"":""DeepFense: Online accelerated defense against adversarial deep learning"",""eid"":""2-s2.0-85058171369"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85058171369?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85058171369\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85058171369\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85058171369""}}
"
2505,scopus,lit,add_lit,2021-11-30T10:17:53+01:00,"{""title"":""Accelerating CNN computation: Quantisation tuning and network resizing"",""eid"":""2-s2.0-85062922927"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85062922927?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85062922927\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85062922927\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85062922927""}}
"
2506,scopus,lit,add_lit,2021-11-30T10:17:53+01:00,"{""title"":""Hero: An open-source research platform for HW/SW exploration of heterogeneous manycore systems"",""eid"":""2-s2.0-85062905157"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85062905157?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85062905157\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85062905157\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85062905157""}}
"
2507,scopus,lit,add_lit,2021-11-30T10:17:53+01:00,"{""title"":""Hardware Implementation of a Classifier Trained with Informed-Filters Using Only Color Features"",""eid"":""2-s2.0-85063579513"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85063579513?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85063579513\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85063579513\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85063579513""}}
"
2508,scopus,lit,add_lit,2021-11-30T10:17:53+01:00,"{""title"":""E-PUR: An energy-efficient processing unit for recurrent neural networks"",""eid"":""2-s2.0-85061546292"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85061546292?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85061546292\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85061546292\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85061546292""}}
"
2509,scopus,lit,add_lit,2021-11-30T10:17:53+01:00,"{""title"":""Efficient hardware implementation of cellular neural networks with incremental quantization and early exit"",""eid"":""2-s2.0-85061209966"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85061209966?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85061209966\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85061209966\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85061209966""}}
"
2510,scopus,lit,add_lit,2021-11-30T10:17:53+01:00,"{""title"":""Identification algorithm and application of peanut kernel integrity based on convolution neural network"",""eid"":""2-s2.0-85061184051"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85061184051?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85061184051\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85061184051\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85061184051""}}
"
2511,scopus,lit,add_lit,2021-11-30T10:17:53+01:00,"{""title"":""Power, performance, and area benefit of monolithic 3D ICs for on-chip deep neural networks targeting speech recognition"",""eid"":""2-s2.0-85057725846"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85057725846?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85057725846\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85057725846\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85057725846""}}
"
2512,scopus,lit,add_lit,2021-11-30T10:17:53+01:00,"{""title"":""A multi-level-optimization framework for FPGA-based cellular neural network implementation"",""eid"":""2-s2.0-85057716192"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85057716192?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85057716192\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85057716192\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85057716192""}}
"
2513,scopus,lit,add_lit,2021-11-30T10:17:53+01:00,"{""title"":""Decomposed vector histograms of oriented gradients for efficient hardware implementation"",""eid"":""2-s2.0-85056106441"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85056106441?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85056106441\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85056106441\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85056106441""}}
"
2514,scopus,lit,add_lit,2021-11-30T10:17:53+01:00,"{""title"":""Design space exploration of multi-core RTL via high level synthesis from OpenCL models"",""eid"":""2-s2.0-85054013830"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85054013830?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0141933118300760"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85054013830\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85054013830\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85054013830""}}
"
2515,scopus,lit,add_lit,2021-11-30T10:17:53+01:00,"{""title"":""A Survey Of mobile face biometrics"",""eid"":""2-s2.0-85053191004"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85053191004?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S004579061730650X"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85053191004\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85053191004\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85053191004""}}
"
2516,scopus,lit,add_lit,2021-11-30T10:17:53+01:00,"{""title"":""Mechanism characteristic analysis and soft measuring method review for ball mill load based on mechanical vibration and acoustic signals in the grinding process"",""eid"":""2-s2.0-85053126122"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85053126122?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0892687518304138"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85053126122\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85053126122\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85053126122""}}
"
2517,scopus,lit,add_lit,2021-11-30T10:17:53+01:00,"{""title"":""FPGA implementation of adaptive time delay estimation for real-time near-field electromagnetic ranging"",""eid"":""2-s2.0-85050452896"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85050452896?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85050452896\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85050452896\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85050452896""}}
"
2518,scopus,lit,add_lit,2021-11-30T10:17:53+01:00,"{""title"":""Approximate computing for Long Short Term Memory (LSTM) neural networks"",""eid"":""2-s2.0-85050397709"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85050397709?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85050397709\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85050397709\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85050397709""}}
"
2519,scopus,lit,add_lit,2021-11-30T10:17:53+01:00,"{""title"":""DeepTrain: A programmable embedded platform for training deep neural networks"",""eid"":""2-s2.0-85050372723"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85050372723?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85050372723\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85050372723\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85050372723""}}
"
2520,scopus,lit,add_lit,2021-11-30T10:17:53+01:00,"{""title"":""NVM-Based FPGA Block RAM with Adaptive SLC-MLC Conversion"",""eid"":""2-s2.0-85050214428"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85050214428?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85050214428\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85050214428\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85050214428""}}
"
2521,scopus,lit,add_lit,2021-11-30T10:17:53+01:00,"{""title"":""Auto-tuning CNNs for coarse-grained reconfigurable array-based accelerators"",""eid"":""2-s2.0-85050208438"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85050208438?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85050208438\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85050208438\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85050208438""}}
"
2522,scopus,lit,add_lit,2021-11-30T10:17:53+01:00,"{""title"":""A new deep generative network for unsupervised remote sensing single-image super-resolution"",""eid"":""2-s2.0-85049321457"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85049321457?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85049321457\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85049321457\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85049321457""}}
"
2523,scopus,lit,add_lit,2021-11-30T10:17:53+01:00,"{""title"":""Minimize the Make-span of Batched Requests for FPGA Pooling in Cloud Computing"",""eid"":""2-s2.0-85045960468"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85045960468?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85045960468\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85045960468\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85045960468""}}
"
2524,scopus,lit,add_lit,2021-11-30T10:17:53+01:00,"{""title"":""An Approach to Domain Generic IC with Acceleration of Multi-island GA"",""eid"":""2-s2.0-85041567587"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85041567587?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85041567587\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85041567587\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85041567587""}}
"
2525,scopus,lit,add_lit,2021-11-30T10:17:53+01:00,"{""title"":""CUDA-based parallelization of a bio-inspired model for fast object classification"",""eid"":""2-s2.0-85013759415"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85013759415?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85013759415\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85013759415\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85013759415""}}
"
2526,scopus,lit,add_lit,2021-11-30T10:17:53+01:00,"{""title"":""FPGA based implementation of convolutional neural network for hyperspectral classification"",""eid"":""2-s2.0-85063152108"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85063152108?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85063152108\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85063152108\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85063152108""}}
"
2527,scopus,lit,add_lit,2021-11-30T10:17:54+01:00,"{""title"":""Convolutional neural networks on embedded automotive platforms: A qualitative comparison"",""eid"":""2-s2.0-85057434514"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85057434514?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85057434514\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85057434514\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85057434514""}}
"
2528,scopus,lit,add_lit,2021-11-30T10:17:54+01:00,"{""title"":""Research opportunities in heterogeneous computing for machine learning"",""eid"":""2-s2.0-85057424571"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85057424571?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85057424571\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85057424571\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85057424571""}}
"
2529,scopus,lit,add_lit,2021-11-30T10:17:54+01:00,"{""title"":""Deep Learning With Spiking Neurons: Opportunities and Challenges"",""eid"":""2-s2.0-85107696296"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85107696296?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85107696296\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85107696296\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85107696296""}}
"
2530,scopus,lit,add_lit,2021-11-30T10:17:54+01:00,"{""title"":""Benchmarking Deep Learning Frameworks with FPGA-suitable Models on a Traffic Sign Dataset"",""eid"":""2-s2.0-85056774394"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85056774394?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85056774394\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85056774394\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85056774394""}}
"
2531,scopus,lit,add_lit,2021-11-30T10:17:54+01:00,"{""title"":""Implementing a Neural Processor for Accelerating Deep Learning"",""eid"":""2-s2.0-85056903762"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85056903762?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85056903762\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85056903762\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85056903762""}}
"
2532,scopus,lit,add_lit,2021-11-30T10:17:54+01:00,"{""title"":""Bitstream: Efficient computing architecture for real-time low-power inference of binary neural networks on CPUs"",""eid"":""2-s2.0-85058210119"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85058210119?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85058210119\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85058210119\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85058210119""}}
"
2533,scopus,lit,add_lit,2021-11-30T10:17:54+01:00,"{""title"":""DeepCache: Principled cache for mobile deep vision"",""eid"":""2-s2.0-85056836403"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85056836403?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85056836403\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85056836403\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85056836403""}}
"
2534,scopus,lit,add_lit,2021-11-30T10:17:54+01:00,"{""title"":""Exploiting Posit Arithmetic for Deep Neural Networks in Autonomous Driving Applications"",""eid"":""2-s2.0-85056831144"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85056831144?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85056831144\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85056831144\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85056831144""}}
"
2535,scopus,lit,add_lit,2021-11-30T10:17:54+01:00,"{""title"":""Survey on computational-intelligence-based UAV path planning"",""eid"":""2-s2.0-85048826001"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85048826001?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0950705118302636"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85048826001\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85048826001\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85048826001""}}
"
2536,scopus,lit,add_lit,2021-11-30T10:17:54+01:00,"{""title"":""Architectures for stereo vision"",""eid"":""2-s2.0-85063798829"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85063798829?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85063798829\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85063798829\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85063798829""}}
"
2537,scopus,lit,add_lit,2021-11-30T10:17:54+01:00,"{""title"":""ADONN: Adaptive design of optimized deep neural networks for embedded systems"",""eid"":""2-s2.0-85056450132"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85056450132?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85056450132\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85056450132\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85056450132""}}
"
2538,scopus,lit,add_lit,2021-11-30T10:17:54+01:00,"{""title"":""Efficient Low-Power Material Analysis using Neuromorphic Hardware: A spectral case study"",""eid"":""2-s2.0-85056535666"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85056535666?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85056535666\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85056535666\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85056535666""}}
"
2539,scopus,lit,add_lit,2021-11-30T10:17:54+01:00,"{""title"":""Effective Quantization Approaches for Recurrent Neural Networks"",""eid"":""2-s2.0-85056525911"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85056525911?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85056525911\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85056525911\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85056525911""}}
"
2540,scopus,lit,add_lit,2021-11-30T10:17:54+01:00,"{""title"":""Real time object detection based on FPGA with big data"",""eid"":""2-s2.0-85056474410"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85056474410?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85056474410\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85056474410\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85056474410""}}
"
2541,scopus,lit,add_lit,2021-11-30T10:17:54+01:00,"{""title"":""A scalable FPGA architecture for randomly connected networks of hodgkin-huxley neurons"",""eid"":""2-s2.0-85055249466"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85055249466?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85055249466\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85055249466\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85055249466""}}
"
2542,scopus,lit,add_lit,2021-11-30T10:17:54+01:00,"{""title"":""Accelerating Mobile Applications at the Network Edge with Software-Programmable FPGAs"",""eid"":""2-s2.0-85056172763"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85056172763?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85056172763\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85056172763\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85056172763""}}
"
2543,scopus,lit,add_lit,2021-11-30T10:17:54+01:00,"{""title"":""Moving Convolutional Neural Networks to Embedded Systems: The AlexNet and VGG-16 Case"",""eid"":""2-s2.0-85056273618"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85056273618?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85056273618\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85056273618\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85056273618""}}
"
2544,scopus,lit,add_lit,2021-11-30T10:17:54+01:00,"{""title"":""A Method of Quick Edge Detection Based on Zynq"",""eid"":""2-s2.0-85083235701"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85083235701?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85083235701\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85083235701\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85083235701""}}
"
2545,scopus,lit,add_lit,2021-11-30T10:17:54+01:00,"{""title"":""Accelerating superbe with hardware/software co-design"",""eid"":""2-s2.0-85063163072"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85063163072?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85063163072\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85063163072\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85063163072""}}
"
2546,scopus,lit,add_lit,2021-11-30T10:17:54+01:00,"{""title"":""Scalable FPGA Accelerator for Deep Convolutional Neural Networks with Stochastic Streaming"",""eid"":""2-s2.0-85058669544"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85058669544?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85058669544\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85058669544\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85058669544""}}
"
2547,scopus,lit,add_lit,2021-11-30T10:17:54+01:00,"{""title"":""A Monolithic 3D Hybrid Architecture for Energy-Efficient Computation"",""eid"":""2-s2.0-85057144201"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85057144201?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85057144201\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85057144201\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85057144201""}}
"
2548,scopus,lit,add_lit,2021-11-30T10:17:54+01:00,"{""title"":""A faster algorithm for reducing the computational complexity of convolutional neural networks"",""eid"":""2-s2.0-85055630671"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85055630671?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85055630671\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85055630671\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85055630671""}}
"
2549,scopus,lit,add_lit,2021-11-30T10:17:54+01:00,"{""title"":""Special issue on advances in real-time image processing for remote sensing"",""eid"":""2-s2.0-85055123174"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85055123174?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85055123174\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85055123174\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85055123174""}}
"
2550,scopus,lit,add_lit,2021-11-30T10:17:54+01:00,"{""title"":""A CNN Accelerator on FPGA Using Depthwise Separable Convolution"",""eid"":""2-s2.0-85051784559"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85051784559?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85051784559\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85051784559\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85051784559""}}
"
2551,scopus,lit,add_lit,2021-11-30T10:17:54+01:00,"{""title"":""DeltaFrame-BP: An Algorithm Using Frame Difference for Deep Convolutional Neural Networks Training and Inference on Video Data"",""eid"":""2-s2.0-85051648687"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85051648687?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85051648687\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85051648687\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85051648687""}}
"
2552,scopus,lit,add_lit,2021-11-30T10:17:54+01:00,"{""title"":""Suitability of recent hardware accelerators (DSPs, FPGAs, and GPUs) for computer vision and image processing algorithms"",""eid"":""2-s2.0-85050346530"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85050346530?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0923596518303606"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85050346530\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85050346530\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85050346530""}}
"
2553,scopus,lit,add_lit,2021-11-30T10:17:54+01:00,"{""title"":""Hardware Accelerated Mappers for Hadoop MapReduce Streaming"",""eid"":""2-s2.0-85049842027"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85049842027?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85049842027\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85049842027\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85049842027""}}
"
2554,scopus,lit,add_lit,2021-11-30T10:17:54+01:00,"{""title"":""Fast genetic algorithm path planner for fixed-wing military UAV Using GPU"",""eid"":""2-s2.0-85042201341"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85042201341?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85042201341\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85042201341\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85042201341""}}
"
2555,scopus,lit,add_lit,2021-11-30T10:17:54+01:00,"{""title"":""Development of modified discrete particle swarm optimization algorithm for quadratic assignment problems"",""eid"":""2-s2.0-85041636676"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85041636676?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85041636676\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85041636676\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85041636676""}}
"
2556,scopus,lit,add_lit,2021-11-30T10:17:54+01:00,"{""title"":""Field-Programmable Crossbar Array (FPCA) for Reconfigurable Computing"",""eid"":""2-s2.0-85022080678"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85022080678?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85022080678\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85022080678\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85022080678""}}
"
2557,scopus,lit,add_lit,2021-11-30T10:17:54+01:00,"{""title"":""A Comparative Analysis of Algorithmic Music Generation on GPUs and FPGAs"",""eid"":""2-s2.0-85059871670"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85059871670?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85059871670\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85059871670\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85059871670""}}
"
2558,scopus,lit,add_lit,2021-11-30T10:17:54+01:00,"{""title"":""Parallel BFGS quasi-Newton algorithm of neural network training based on GPU"",""eid"":""2-s2.0-85060483865"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85060483865?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85060483865\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85060483865\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85060483865""}}
"
2559,scopus,lit,add_lit,2021-11-30T10:17:54+01:00,"{""title"":""Power and performance optimization in FPGA-accelerated clouds"",""eid"":""2-s2.0-85050496869"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85050496869?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85050496869\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85050496869\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85050496869""}}
"
2560,scopus,lit,add_lit,2021-11-30T10:17:54+01:00,"{""title"":""Review of memristor devices in neuromorphic computing: Materials sciences and device challenges"",""eid"":""2-s2.0-85055675317"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85055675317?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85055675317\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85055675317\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85055675317""}}
"
2561,scopus,lit,add_lit,2021-11-30T10:17:54+01:00,"{""title"":""A study of reconfigurable accelerators for cloud computing"",""eid"":""2-s2.0-85059963154"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85059963154?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85059963154\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85059963154\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85059963154""}}
"
2562,scopus,lit,add_lit,2021-11-30T10:17:54+01:00,"{""title"":""Sparse matrices on the web - Characterizing the performance and optimal format selection of sparse matrix-vector multiplication in JavaScript and WebAssembly"",""eid"":""2-s2.0-85055533759"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85055533759?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85055533759\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85055533759\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85055533759""}}
"
2563,scopus,lit,add_lit,2021-11-30T10:17:54+01:00,"{""title"":""Resource Efficient Hardware Implementation for Real-Time Traffic Sign Recognition"",""eid"":""2-s2.0-85054265073"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85054265073?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85054265073\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85054265073\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85054265073""}}
"
2564,scopus,lit,add_lit,2021-11-30T10:17:54+01:00,"{""title"":""Exploration of Low Numeric Precision Deep Learning Inference Using Intel® FPGAs"",""eid"":""2-s2.0-85057769808"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85057769808?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85057769808\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85057769808\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85057769808""}}
"
2565,scopus,lit,add_lit,2021-11-30T10:17:54+01:00,"{""title"":""High-Frequency Absorption-FIFO Pipelining for Stratix 10 HyperFlex"",""eid"":""2-s2.0-85057766063"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85057766063?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85057766063\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85057766063\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85057766063""}}
"
2566,scopus,lit,add_lit,2021-11-30T10:17:54+01:00,"{""title"":""PQ-CNN: Accelerating Product Quantized Convolutional Neural Network on FPGA"",""eid"":""2-s2.0-85057761814"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85057761814?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85057761814\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85057761814\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85057761814""}}
"
2567,scopus,lit,add_lit,2021-11-30T10:17:54+01:00,"{""title"":""Understanding Performance Differences of FPGAs and GPUs"",""eid"":""2-s2.0-85057754695"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85057754695?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85057754695\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85057754695\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85057754695""}}
"
2568,scopus,lit,add_lit,2021-11-30T10:17:54+01:00,"{""title"":""ST-Accel: A High-Level Programming Platform for Streaming Applications on FPGA"",""eid"":""2-s2.0-85057742773"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85057742773?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85057742773\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85057742773\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85057742773""}}
"
2569,scopus,lit,add_lit,2021-11-30T10:17:54+01:00,"{""title"":""Accelerator Design with Effective Resource Utilization for Binary Convolutional Neural Networks on an FPGA"",""eid"":""2-s2.0-85057742183"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85057742183?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85057742183\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85057742183\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85057742183""}}
"
2570,scopus,lit,add_lit,2021-11-30T10:17:54+01:00,"{""title"":""FlexiGAN: An End-to-End Solution for FPGA Acceleration of Generative Adversarial Networks"",""eid"":""2-s2.0-85057730433"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85057730433?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85057730433\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85057730433\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85057730433""}}
"
2571,scopus,lit,add_lit,2021-11-30T10:17:54+01:00,"{""title"":""FPDeep: Acceleration and Load Balancing of CNN Training on FPGA Clusters"",""eid"":""2-s2.0-85055233392"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85055233392?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85055233392\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85055233392\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85055233392""}}
"
2572,scopus,lit,add_lit,2021-11-30T10:17:54+01:00,"{""title"":""A Case Study of Accelerating Apache Spark with FPGA"",""eid"":""2-s2.0-85054095647"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85054095647?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85054095647\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85054095647\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85054095647""}}
"
2573,scopus,lit,add_lit,2021-11-30T10:17:54+01:00,"{""title"":""Testing Cryptographically Secure Pseudo Random Number Generators with Artificial Neural Networks"",""eid"":""2-s2.0-85054068275"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85054068275?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85054068275\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85054068275\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85054068275""}}
"
2574,scopus,lit,add_lit,2021-11-30T10:17:54+01:00,"{""title"":""A Survey of GPU Implementations for Hyperspectral Image Classification in Remote Sensing"",""eid"":""2-s2.0-85063256586"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85063256586?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85063256586\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85063256586\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85063256586""}}
"
2575,scopus,lit,add_lit,2021-11-30T10:17:54+01:00,"{""title"":""A Cross-layer based mapping for spiking neural network onto network on chip"",""eid"":""2-s2.0-85042209592"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85042209592?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85042209592\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85042209592\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85042209592""}}
"
2576,scopus,lit,add_lit,2021-11-30T10:17:54+01:00,"{""title"":""Gradient Tree Boosting-Based Positioning Method for Monolithic Scintillator Crystals in Positron Emission Tomography"",""eid"":""2-s2.0-85074600767"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85074600767?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85074600767\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85074600767\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85074600767""}}
"
2577,scopus,lit,add_lit,2021-11-30T10:17:55+01:00,"{""title"":""FPGA-based architectures for acoustic beamforming with microphone arrays: Trends, challenges and research opportunities"",""eid"":""2-s2.0-85056773688"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85056773688?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85056773688\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85056773688\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85056773688""}}
"
2578,scopus,lit,add_lit,2021-11-30T10:17:55+01:00,"{""title"":""Feature article: Cost-sensitive FPGA implementation of SAR range-doppler algorithm"",""eid"":""2-s2.0-85056403533"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85056403533?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85056403533\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85056403533\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85056403533""}}
"
2579,scopus,lit,add_lit,2021-11-30T10:17:55+01:00,"{""title"":""Hardware architecture for high-speed object detection using decision tree ensemble"",""eid"":""2-s2.0-85053846877"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85053846877?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85053846877\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85053846877\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85053846877""}}
"
2580,scopus,lit,add_lit,2021-11-30T10:17:55+01:00,"{""title"":""A machine learning-based approach for selecting SpMV kernels and matrix storage formats"",""eid"":""2-s2.0-85053845886"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85053845886?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85053845886\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85053845886\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85053845886""}}
"
2581,scopus,lit,add_lit,2021-11-30T10:17:55+01:00,"{""title"":""Data-Driven Background Subtraction Algorithm for In-Camera Acceleration in Thermal Imagery"",""eid"":""2-s2.0-85053713093"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85053713093?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85053713093\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85053713093\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85053713093""}}
"
2582,scopus,lit,add_lit,2021-11-30T10:17:55+01:00,"{""title"":""Deep \u0026amp; Dense convolutional neural network for hyperspectral image classification"",""eid"":""2-s2.0-85053618819"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85053618819?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85053618819\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85053618819\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85053618819""}}
"
2583,scopus,lit,add_lit,2021-11-30T10:17:55+01:00,"{""title"":""FPGA-SoC implementation of an ICA-based background subtraction method"",""eid"":""2-s2.0-85052480631"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85052480631?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85052480631\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85052480631\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85052480631""}}
"
2584,scopus,lit,add_lit,2021-11-30T10:17:55+01:00,"{""title"":""Accelerating Convolutional Neural Network with FFT on Embedded Hardware"",""eid"":""2-s2.0-85048893881"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85048893881?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85048893881\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85048893881\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85048893881""}}
"
2585,scopus,lit,add_lit,2021-11-30T10:17:55+01:00,"{""title"":""Acceleration of brain cancer detection algorithms during surgery procedures using GPUs"",""eid"":""2-s2.0-85048884091"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85048884091?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0141933118300589"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85048884091\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85048884091\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85048884091""}}
"
2586,scopus,lit,add_lit,2021-11-30T10:17:55+01:00,"{""title"":""Ultra-low latency communication channels for FPGA-based HPC cluster"",""eid"":""2-s2.0-85048713547"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85048713547?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0167926017303966"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85048713547\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85048713547\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85048713547""}}
"
2587,scopus,lit,add_lit,2021-11-30T10:17:55+01:00,"{""title"":""Analog perceptron circuit with DAC-based multiplier"",""eid"":""2-s2.0-85048494574"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85048494574?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0167926017307502"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85048494574\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85048494574\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85048494574""}}
"
2588,scopus,lit,add_lit,2021-11-30T10:17:55+01:00,"{""title"":""Energy-efficient acceleration of MapReduce applications using FPGAs"",""eid"":""2-s2.0-85045264459"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85045264459?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0743731518300753"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85045264459\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85045264459\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85045264459""}}
"
2589,scopus,lit,add_lit,2021-11-30T10:17:55+01:00,"{""title"":""PRINS: Processing-in-Storage Acceleration of Machine Learning"",""eid"":""2-s2.0-85041421386"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85041421386?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85041421386\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85041421386\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85041421386""}}
"
2590,scopus,lit,add_lit,2021-11-30T10:17:55+01:00,"{""title"":""A Deep Neural Network for Oil Spill Semantic Segmentation in Sar Images"",""eid"":""2-s2.0-85059851428"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85059851428?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85059851428\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85059851428\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85059851428""}}
"
2591,scopus,lit,add_lit,2021-11-30T10:17:55+01:00,"{""title"":""CISC: Coordinating Intelligent SSD and CPU to Speedup Graph Processing"",""eid"":""2-s2.0-85053895436"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85053895436?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85053895436\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85053895436\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85053895436""}}
"
2592,scopus,lit,add_lit,2021-11-30T10:17:55+01:00,"{""title"":""Idocchip - A configurable hardware architecture for historical document image processing: Percentile based binarization"",""eid"":""2-s2.0-85056729202"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85056729202?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85056729202\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85056729202\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85056729202""}}
"
2593,scopus,lit,add_lit,2021-11-30T10:17:55+01:00,"{""title"":""Deep Learning Accelerator on FPGA Using Handwritten Digit Recognition for Example"",""eid"":""2-s2.0-85053887481"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85053887481?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85053887481\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85053887481\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85053887481""}}
"
2594,scopus,lit,add_lit,2021-11-30T10:17:55+01:00,"{""title"":""Deep learning with azure: Building and deploying artificial intelligence solutions on the microsoft AI platform"",""eid"":""2-s2.0-85068120066"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85068120066?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85068120066\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85068120066\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85068120066""}}
"
2595,scopus,lit,add_lit,2021-11-30T10:17:55+01:00,"{""title"":""Real-Time High-Quality Stereo Matching System on a GPU"",""eid"":""2-s2.0-85053458865"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85053458865?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85053458865\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85053458865\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85053458865""}}
"
2596,scopus,lit,add_lit,2021-11-30T10:17:55+01:00,"{""title"":""Towards Hardware Accelerated Reinforcement Learning for Application-Specific Robotic Control"",""eid"":""2-s2.0-85053456519"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85053456519?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85053456519\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85053456519\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85053456519""}}
"
2597,scopus,lit,add_lit,2021-11-30T10:17:55+01:00,"{""title"":""Hardware Compilation of Deep Neural Networks: An Overview"",""eid"":""2-s2.0-85053450008"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85053450008?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85053450008\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85053450008\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85053450008""}}
"
2598,scopus,lit,add_lit,2021-11-30T10:17:55+01:00,"{""title"":""Design of the transcendental function computing unit of the computer vision array processor"",""eid"":""2-s2.0-85054995054"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85054995054?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85054995054\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85054995054\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85054995054""}}
"
2599,scopus,lit,add_lit,2021-11-30T10:17:55+01:00,"{""title"":""BinaryEye: A 20 kfps Streaming Camera System on FPGA with Real-Time On-Device Image Recognition Using Binary Neural Networks"",""eid"":""2-s2.0-85053444795"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85053444795?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85053444795\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85053444795\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85053444795""}}
"
2600,scopus,lit,add_lit,2021-11-30T10:17:55+01:00,"{""title"":""Embedded solutions for deep neural networks implementation"",""eid"":""2-s2.0-85053411322"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85053411322?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85053411322\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85053411322\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85053411322""}}
"
2601,scopus,lit,add_lit,2021-11-30T10:17:55+01:00,"{""title"":""Auxiliary Circuit for Velocity-Acceleration Estimation from Position Data Using Pipeline Differentiating Unit"",""eid"":""2-s2.0-85052405753"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85052405753?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85052405753\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85052405753\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85052405753""}}
"
2602,scopus,lit,add_lit,2021-11-30T10:17:56+01:00,"{""title"":""ShapeShifter: Enabling fine-grain data width adaptation in deep learning"",""eid"":""2-s2.0-85074449680"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85074449680?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85074449680\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85074449680\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85074449680""}}
"
2603,scopus,lit,add_lit,2021-11-30T10:17:56+01:00,"{""title"":""Sparse tensor core: Algorithm and hardware co-design for vector-wise sparse neural networks on modern GPUs"",""eid"":""2-s2.0-85074449024"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85074449024?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85074449024\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85074449024\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85074449024""}}
"
2604,scopus,lit,add_lit,2021-11-30T10:17:56+01:00,"{""title"":""ZCOMP: Reducing DNN cross-layer memory footprint using vector extensions"",""eid"":""2-s2.0-85074448258"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85074448258?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85074448258\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85074448258\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85074448258""}}
"
2605,scopus,lit,add_lit,2021-11-30T10:17:56+01:00,"{""title"":""Simba: Scaling deep-learning inference with multi-chip-module-based architecture"",""eid"":""2-s2.0-85074447856"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85074447856?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85074447856\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85074447856\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85074447856""}}
"
2606,scopus,lit,add_lit,2021-11-30T10:17:56+01:00,"{""title"":""Live Video Analytics with FPGA-based Smart Cameras"",""eid"":""2-s2.0-85076415566"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85076415566?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85076415566\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85076415566\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85076415566""}}
"
2607,scopus,lit,add_lit,2021-11-30T10:17:56+01:00,"{""title"":""Speed up the process of reinforcement learning for robot grasping"",""eid"":""2-s2.0-85082085667"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85082085667?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85082085667\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85082085667\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85082085667""}}
"
2608,scopus,lit,add_lit,2021-11-30T10:17:56+01:00,"{""title"":""BCONV - ELM: Binary Weights Convolutional Neural Network Simulator based on Keras/Tensorflow, for Low Complexity Implementations"",""eid"":""2-s2.0-85089598723"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85089598723?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85089598723\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85089598723\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85089598723""}}
"
2609,scopus,lit,add_lit,2021-11-30T10:17:56+01:00,"{""title"":""Machine Learning at the Edge for Ultra High Rate Detectors"",""eid"":""2-s2.0-85083546737"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85083546737?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85083546737\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85083546737\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85083546737""}}
"
2610,scopus,lit,add_lit,2021-11-30T10:17:56+01:00,"{""title"":""Tunable floating-point adder"",""eid"":""2-s2.0-85083342135"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85083342135?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85083342135\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85083342135\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85083342135""}}
"
2611,scopus,lit,add_lit,2021-11-30T10:17:56+01:00,"{""title"":""A New Real-Time Embedded Video Denoising Algorithm"",""eid"":""2-s2.0-85083307773"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85083307773?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85083307773\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85083307773\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85083307773""}}
"
2612,scopus,lit,add_lit,2021-11-30T10:17:56+01:00,"{""title"":""Design and Implementation of a Neural Network Based Predistorter for Enhanced Mobile Broadband"",""eid"":""2-s2.0-85082400249"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85082400249?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85082400249\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85082400249\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85082400249""}}
"
2613,scopus,lit,add_lit,2021-11-30T10:17:56+01:00,"{""title"":""A Hybrid GPU + FPGA System Design for Autonomous Driving Cars"",""eid"":""2-s2.0-85082397768"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85082397768?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85082397768\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85082397768\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85082397768""}}
"
2614,scopus,lit,add_lit,2021-11-30T10:17:56+01:00,"{""title"":""Neural Network-based Vehicle Image Classification for IoT Devices"",""eid"":""2-s2.0-85082395837"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85082395837?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85082395837\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85082395837\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85082395837""}}
"
2615,scopus,lit,add_lit,2021-11-30T10:17:56+01:00,"{""title"":""Mathematical programming for data classification: A short survey"",""eid"":""2-s2.0-85081639475"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85081639475?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85081639475\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85081639475\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85081639475""}}
"
2616,scopus,lit,add_lit,2021-11-30T10:17:56+01:00,"{""title"":""ResCoNN: Resource-Efficient FPGA-Accelerated CNN for Traffic Sign Classification"",""eid"":""2-s2.0-85079283603"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85079283603?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85079283603\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85079283603\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85079283603""}}
"
2617,scopus,lit,add_lit,2021-11-30T10:17:56+01:00,"{""title"":""Power Consumption and Accuracy in Detecting Pedestrian Images on Neuromorphic Hardware Accelerated Embedded Systems"",""eid"":""2-s2.0-85079273528"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85079273528?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85079273528\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85079273528\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85079273528""}}
"
2618,scopus,lit,add_lit,2021-11-30T10:17:56+01:00,"{""title"":""A High-Performance Systolic Array Accelerator Dedicated for CNN"",""eid"":""2-s2.0-85078092919"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85078092919?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85078092919\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85078092919\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85078092919""}}
"
2619,scopus,lit,add_lit,2021-11-30T10:17:56+01:00,"{""title"":""Humanitarian Microwave Imaging Enhancement and Classification of Shallowly Buried Objects"",""eid"":""2-s2.0-85077970098"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85077970098?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85077970098\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85077970098\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85077970098""}}
"
2620,scopus,lit,add_lit,2021-11-30T10:17:56+01:00,"{""title"":""An Implementation and Optimization of Artificial Neural Network Based on Intra-chip Heterogeneous"",""eid"":""2-s2.0-85077615800"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85077615800?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85077615800\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85077615800\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85077615800""}}
"
2621,scopus,lit,add_lit,2021-11-30T10:17:56+01:00,"{""title"":""A High Performance Ultrasonic System for Flaw Detection"",""eid"":""2-s2.0-85077534225"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85077534225?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85077534225\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85077534225\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85077534225""}}
"
2622,scopus,lit,add_lit,2021-11-30T10:17:56+01:00,"{""title"":""Non-uniform partitioning for collaborative execution on heterogeneous architectures"",""eid"":""2-s2.0-85076888672"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85076888672?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85076888672\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85076888672\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85076888672""}}
"
2623,scopus,lit,add_lit,2021-11-30T10:17:56+01:00,"{""title"":""Massive MIMO Detection Techniques: A Survey"",""eid"":""2-s2.0-85076265653"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85076265653?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85076265653\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85076265653\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85076265653""}}
"
2624,scopus,lit,add_lit,2021-11-30T10:17:56+01:00,"{""title"":""On Parallelizing Geometrical PCA Approximation"",""eid"":""2-s2.0-85076258673"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85076258673?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85076258673\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85076258673\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85076258673""}}
"
2625,scopus,lit,add_lit,2021-11-30T10:17:56+01:00,"{""title"":""Exploiting model-level parallelism in recurrent neural network accelerators"",""eid"":""2-s2.0-85076176783"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85076176783?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85076176783\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85076176783\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85076176783""}}
"
2626,scopus,lit,add_lit,2021-11-30T10:17:56+01:00,"{""title"":""Many universal convolution cores for ensemble sparse convolutional neural networks"",""eid"":""2-s2.0-85076141982"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85076141982?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85076141982\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85076141982\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85076141982""}}
"
2627,scopus,lit,add_lit,2021-11-30T10:17:57+01:00,"{""title"":""Data mining based approach to study the effect of consumption of caffeinated coffee on the generation of the steady-state visual evoked potential signals"",""eid"":""2-s2.0-85074720094"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85074720094?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0010482519303853"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85074720094\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85074720094\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85074720094""}}
"
2628,scopus,lit,add_lit,2021-11-30T10:17:57+01:00,"{""title"":""DNN pruning and mapping on NoC-Based communication infrastructure"",""eid"":""2-s2.0-85074652166"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85074652166?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0026269219305063"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85074652166\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85074652166\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85074652166""}}
"
2629,scopus,lit,add_lit,2021-11-30T10:17:57+01:00,"{""title"":""Evaluation of PNN pattern-layer activation function approximations in different training setups"",""eid"":""2-s2.0-85074534178"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85074534178?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85074534178\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85074534178\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85074534178""}}
"
2630,scopus,lit,add_lit,2021-11-30T10:17:57+01:00,"{""title"":""Rethinking compact abating probability modeling for open set recognition problem in Cyber-physical systems"",""eid"":""2-s2.0-85074263670"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85074263670?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1383762119304679"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85074263670\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85074263670\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85074263670""}}
"
2631,scopus,lit,add_lit,2021-11-30T10:17:57+01:00,"{""title"":""DPLLs in Wireless Communication: Current State and Trends—A Literature Survey"",""eid"":""2-s2.0-85067240914"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85067240914?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85067240914\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85067240914\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85067240914""}}
"
2632,scopus,lit,add_lit,2021-11-30T10:17:57+01:00,"{""title"":""A High-Efficiency FPGA-Based Accelerator for Binarized Neural Network"",""eid"":""2-s2.0-85065973073"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85065973073?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85065973073\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85065973073\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85065973073""}}
"
2633,scopus,lit,add_lit,2021-11-30T10:17:57+01:00,"{""title"":""Tracing and Profiling Machine Learning Dataflow Applications on GPU"",""eid"":""2-s2.0-85061513934"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85061513934?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85061513934\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85061513934\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85061513934""}}
"
2634,scopus,lit,add_lit,2021-11-30T10:17:57+01:00,"{""title"":""Efficient Segmentation-Based PatchMatch for Large Displacement Optical Flow Estimation"",""eid"":""2-s2.0-85058895636"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85058895636?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85058895636\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85058895636\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85058895636""}}
"
2635,scopus,lit,add_lit,2021-11-30T10:17:57+01:00,"{""title"":""Techniques of medical image processing and analysis accelerated by high-performance computing: a systematic literature review"",""eid"":""2-s2.0-85034226092"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85034226092?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85034226092\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85034226092\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85034226092""}}
"
2636,scopus,lit,add_lit,2021-11-30T10:17:57+01:00,"{""title"":""IFDK: A scalable framework for instant high-resolution image reconstruction"",""eid"":""2-s2.0-85076193336"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85076193336?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85076193336\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85076193336\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85076193336""}}
"
2637,scopus,lit,add_lit,2021-11-30T10:17:57+01:00,"{""title"":""High performance Monte Carlo simulation of ising model on TPU clusters"",""eid"":""2-s2.0-85076172198"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85076172198?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85076172198\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85076172198\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85076172198""}}
"
2638,scopus,lit,add_lit,2021-11-30T10:17:57+01:00,"{""title"":""PruneTrain: Fast neural network training by dynamic sparse model reconfiguration"",""eid"":""2-s2.0-85076141984"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85076141984?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85076141984\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85076141984\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85076141984""}}
"
2639,scopus,lit,add_lit,2021-11-30T10:17:57+01:00,"{""title"":""BSTC: A novel binarized-soft-tensor-core design for accelerating bit-based approximated neural nets"",""eid"":""2-s2.0-85076134266"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85076134266?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85076134266\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85076134266\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85076134266""}}
"
2640,scopus,lit,add_lit,2021-11-30T10:17:57+01:00,"{""title"":""SOC implementation of depthwise separable convolution for object detection"",""eid"":""2-s2.0-85078505033"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85078505033?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85078505033\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85078505033\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85078505033""}}
"
2641,scopus,lit,add_lit,2021-11-30T10:17:57+01:00,"{""title"":""Do switches dream of machine learning?: Toward in-network classification"",""eid"":""2-s2.0-85077262519"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85077262519?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85077262519\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85077262519\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85077262519""}}
"
2642,scopus,lit,add_lit,2021-11-30T10:17:57+01:00,"{""title"":""Enabling shared memory communication in networks of MPSoCs"",""eid"":""2-s2.0-85053803111"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85053803111?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85053803111\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85053803111\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85053803111""}}
"
2643,scopus,lit,add_lit,2021-11-30T10:17:57+01:00,"{""title"":""Energy-based tuning of convolutional neural networks on multi-GPUs"",""eid"":""2-s2.0-85052824293"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85052824293?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85052824293\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85052824293\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85052824293""}}
"
2644,scopus,lit,add_lit,2021-11-30T10:17:57+01:00,"{""title"":""A neuromorphic GaN system for intelligent computing on edge"",""eid"":""2-s2.0-85076261228"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85076261228?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85076261228\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85076261228\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85076261228""}}
"
2645,scopus,lit,add_lit,2021-11-30T10:17:57+01:00,"{""title"":""Rilod: Near real-time incremental learning for object detection at the edge"",""eid"":""2-s2.0-85076255232"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85076255232?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85076255232\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85076255232\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85076255232""}}
"
2646,scopus,lit,add_lit,2021-11-30T10:17:57+01:00,"{""title"":""Unsupervised pre-trained filter learning approach for efficient convolution neural network"",""eid"":""2-s2.0-85069895861"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85069895861?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0925231219309981"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85069895861\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85069895861\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85069895861""}}
"
2647,scopus,lit,add_lit,2021-11-30T10:17:57+01:00,"{""title"":""Research on intelligent target detection and coder-decoder technology based on embedded platform"",""eid"":""2-s2.0-85087920007"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85087920007?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85087920007\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85087920007\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85087920007""}}
"
2648,scopus,lit,add_lit,2021-11-30T10:17:57+01:00,"{""title"":""PyOCN: A unified framework for modeling, testing, and evaluating on-chip networks"",""eid"":""2-s2.0-85081167540"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85081167540?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85081167540\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85081167540\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85081167540""}}
"
2649,scopus,lit,add_lit,2021-11-30T10:17:57+01:00,"{""title"":""When deep learning meets the edge: Auto-masking deep neural networks for efficient machine learning on edge devices"",""eid"":""2-s2.0-85081165054"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85081165054?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85081165054\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85081165054\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85081165054""}}
"
2650,scopus,lit,add_lit,2021-11-30T10:17:57+01:00,"{""title"":""An FPGA implementation of stochastic computing-based LSTM"",""eid"":""2-s2.0-85081160906"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85081160906?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85081160906\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85081160906\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85081160906""}}
"
2651,scopus,lit,add_lit,2021-11-30T10:17:57+01:00,"{""title"":""HBUNN - Hybrid binary-unary neural network: Realizing a complete CNN on an FPGA"",""eid"":""2-s2.0-85081153726"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85081153726?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85081153726\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85081153726\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85081153726""}}
"
2652,scopus,lit,add_lit,2021-11-30T10:17:57+01:00,"{""title"":""Performance analysis of convolutional neural network models"",""eid"":""2-s2.0-85081099786"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85081099786?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85081099786\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85081099786\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85081099786""}}
"
2653,scopus,lit,add_lit,2021-11-30T10:17:57+01:00,"{""title"":""Real-Time and Embedded Deep Learning on FPGA for RF Signal Classification"",""eid"":""2-s2.0-85080530989"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85080530989?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85080530989\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85080530989\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85080530989""}}
"
2654,scopus,lit,add_lit,2021-11-30T10:17:57+01:00,"{""title"":""Structural Data Compression for Embedded Long Prediction Horizon Model Predictive Control on Resource-Constrained FPGA Platforms"",""eid"":""2-s2.0-85079317429"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85079317429?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85079317429\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85079317429\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85079317429""}}
"
2655,scopus,lit,add_lit,2021-11-30T10:17:57+01:00,"{""title"":""A block-floating-point arithmetic based FPGA accelerator for convolutional neural networks"",""eid"":""2-s2.0-85079290933"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85079290933?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85079290933\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85079290933\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85079290933""}}
"
2656,scopus,lit,add_lit,2021-11-30T10:17:57+01:00,"{""title"":""FPGA Based Implementations of RNN and CNN: A Brief Analysis"",""eid"":""2-s2.0-85079245647"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85079245647?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85079245647\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85079245647\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85079245647""}}
"
2657,scopus,lit,add_lit,2021-11-30T10:17:57+01:00,"{""title"":""Benchmarks for FPGA-Targeted High-Level-Synthesis"",""eid"":""2-s2.0-85078941936"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85078941936?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85078941936\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85078941936\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85078941936""}}
"
2658,scopus,lit,add_lit,2021-11-30T10:17:57+01:00,"{""title"":""High-throughput multi-threaded sum-product network inference in the reconfigurable cloud"",""eid"":""2-s2.0-85078889335"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85078889335?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85078889335\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85078889335\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85078889335""}}
"
2659,scopus,lit,add_lit,2021-11-30T10:17:57+01:00,"{""title"":""It's all about data movement: Optimising FPGA data access to boost performance"",""eid"":""2-s2.0-85078887580"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85078887580?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85078887580\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85078887580\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85078887580""}}
"
2660,scopus,lit,add_lit,2021-11-30T10:17:57+01:00,"{""title"":""CNN Architecture for Surgical Image Segmentation Systems with Recursive Network Structure to Mitigate Overfitting"",""eid"":""2-s2.0-85078887328"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85078887328?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85078887328\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85078887328\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85078887328""}}
"
2661,scopus,lit,add_lit,2021-11-30T10:17:57+01:00,"{""title"":""Task scheduling techniques for deep learning in heterogeneous environment"",""eid"":""2-s2.0-85078837766"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85078837766?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85078837766\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85078837766\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85078837766""}}
"
2662,scopus,lit,add_lit,2021-11-30T10:17:57+01:00,"{""title"":""A memory-bandwidth-efficient word2vec accelerator using OpenCL for FPGA"",""eid"":""2-s2.0-85078835410"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85078835410?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85078835410\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85078835410\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85078835410""}}
"
2663,scopus,lit,add_lit,2021-11-30T10:17:57+01:00,"{""title"":""System level optimization for high-speed serdes: Background and the road towards machine learning assisted design frameworks"",""eid"":""2-s2.0-85078203458"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85078203458?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85078203458\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85078203458\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85078203458""}}
"
2664,scopus,lit,add_lit,2021-11-30T10:17:57+01:00,"{""title"":""Tensor decomposition over a Fast-Prototyping HCP composed by CPU-GPU"",""eid"":""2-s2.0-85078169071"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85078169071?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85078169071\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85078169071\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85078169071""}}
"
2665,scopus,lit,add_lit,2021-11-30T10:17:57+01:00,"{""title"":""FastWave: Accelerating autoregressive convolutional neural networks on FPGA"",""eid"":""2-s2.0-85077803166"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85077803166?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85077803166\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85077803166\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85077803166""}}
"
2666,scopus,lit,add_lit,2021-11-30T10:17:57+01:00,"{""title"":""Tucker tensor decomposition on FPGA"",""eid"":""2-s2.0-85077800697"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85077800697?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85077800697\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85077800697\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85077800697""}}
"
2667,scopus,lit,add_lit,2021-11-30T10:17:57+01:00,"{""title"":""Re-tangle: A ReRAM-based processing-in-memory architecture for transaction-based blockchain"",""eid"":""2-s2.0-85077799640"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85077799640?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85077799640\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85077799640\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85077799640""}}
"
2668,scopus,lit,add_lit,2021-11-30T10:17:57+01:00,"{""title"":""NAIS: Neural architecture and implementation search and its applications in autonomous driving"",""eid"":""2-s2.0-85077797301"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85077797301?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85077797301\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85077797301\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85077797301""}}
"
2669,scopus,lit,add_lit,2021-11-30T10:17:57+01:00,"{""title"":""An event-driven neuromorphic system with biologically plausible temporal dynamics"",""eid"":""2-s2.0-85077790820"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85077790820?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85077790820\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85077790820\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85077790820""}}
"
2670,scopus,lit,add_lit,2021-11-30T10:17:57+01:00,"{""title"":""A Fast On-Chip SVM-Training System with Dual-Mode Configurable Pipelines and MSMO Scheduler"",""eid"":""2-s2.0-85077463487"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85077463487?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85077463487\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85077463487\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85077463487""}}
"
2671,scopus,lit,add_lit,2021-11-30T10:17:57+01:00,"{""title"":""FPGA demonstrator of a programmable ultra-efficient memristor-based machine learning inference accelerator"",""eid"":""2-s2.0-85076902251"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85076902251?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85076902251\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85076902251\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85076902251""}}
"
2672,scopus,lit,add_lit,2021-11-30T10:17:57+01:00,"{""title"":""Non-volatile memory array based quantization- And noise-resilient LSTM neural networks"",""eid"":""2-s2.0-85076901065"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85076901065?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85076901065\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85076901065\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85076901065""}}
"
2673,scopus,lit,add_lit,2021-11-30T10:17:57+01:00,"{""title"":""The Progress and Trends of FPGA-Based Accelerators in Deep Learning"",""eid"":""2-s2.0-85076320339"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85076320339?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85076320339\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85076320339\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85076320339""}}
"
2674,scopus,lit,add_lit,2021-11-30T10:17:57+01:00,"{""title"":""Acceleration platform for face detection and recognition based on field-programmable gate array"",""eid"":""2-s2.0-85076300081"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85076300081?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85076300081\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85076300081\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85076300081""}}
"
2675,scopus,lit,add_lit,2021-11-30T10:17:57+01:00,"{""title"":""Design of Convolutional Neural Networks Accelerator Based on Fast Filter Algorithm"",""eid"":""2-s2.0-85075966825"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85075966825?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85075966825\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85075966825\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85075966825""}}
"
2676,scopus,lit,add_lit,2021-11-30T10:17:57+01:00,"{""title"":""Emotion basic action using face recognition and detection ann"",""eid"":""2-s2.0-85075927156"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85075927156?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85075927156\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85075927156\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85075927156""}}
"
2677,scopus,lit,add_lit,2021-11-30T10:17:58+01:00,"{""title"":""Computational workload in biometric identification systems: An overview"",""eid"":""2-s2.0-85075130405"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85075130405?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85075130405\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85075130405\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85075130405""}}
"
2678,scopus,lit,add_lit,2021-11-30T10:17:58+01:00,"{""title"":""Heterogeneous integration for artificial intelligence: Challenges and opportunities"",""eid"":""2-s2.0-85075108811"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85075108811?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85075108811\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85075108811\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85075108811""}}
"
2679,scopus,lit,add_lit,2021-11-30T10:17:58+01:00,"{""title"":""Computer vision algorithms and hardware implementations: A survey"",""eid"":""2-s2.0-85074743948"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85074743948?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0167926019301762"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85074743948\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85074743948\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85074743948""}}
"
2680,scopus,lit,add_lit,2021-11-30T10:17:58+01:00,"{""title"":""Machine learning in resource-scarce embedded systems, FPGAs, and end-devices: A survey"",""eid"":""2-s2.0-85074657343"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85074657343?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85074657343\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85074657343\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85074657343""}}
"
2681,scopus,lit,add_lit,2021-11-30T10:17:58+01:00,"{""title"":""A Fast and Power-Efficient Hardware Architecture for Non-Maximum Suppression"",""eid"":""2-s2.0-85074510823"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85074510823?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85074510823\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85074510823\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85074510823""}}
"
2682,scopus,lit,add_lit,2021-11-30T10:17:58+01:00,"{""title"":""A large-scale in-memory computing for deep neural network with trained quantization"",""eid"":""2-s2.0-85071689026"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85071689026?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0167926018306503"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85071689026\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85071689026\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85071689026""}}
"
2683,scopus,lit,add_lit,2021-11-30T10:17:58+01:00,"{""title"":""Concrete crack detection using context-aware deep semantic segmentation network"",""eid"":""2-s2.0-85069924512"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85069924512?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85069924512\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85069924512\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85069924512""}}
"
2684,scopus,lit,add_lit,2021-11-30T10:17:58+01:00,"{""title"":""Parallel Implementation of Particle Swarm Optimization on FPGA"",""eid"":""2-s2.0-85067285520"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85067285520?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85067285520\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85067285520\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85067285520""}}
"
2685,scopus,lit,add_lit,2021-11-30T10:17:58+01:00,"{""title"":""System-on-a-Chip (SoC)-Based Hardware Acceleration for an Online Sequential Extreme Learning Machine (OS-ELM)"",""eid"":""2-s2.0-85055676851"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85055676851?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85055676851\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85055676851\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85055676851""}}
"
2686,scopus,lit,add_lit,2021-11-30T10:17:58+01:00,"{""title"":""Caffeine: Toward uniformed representation and acceleration for deep convolutional neural networks"",""eid"":""2-s2.0-85055214133"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85055214133?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85055214133\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85055214133\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85055214133""}}
"
2687,scopus,lit,add_lit,2021-11-30T10:17:58+01:00,"{""title"":""A Comprehensive Review of Computational Dehazing Techniques"",""eid"":""2-s2.0-85053675136"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85053675136?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85053675136\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85053675136\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85053675136""}}
"
2688,scopus,lit,add_lit,2021-11-30T10:17:58+01:00,"{""title"":""Analysis of Accelerator Hardware for Autonomous Vehicles and Data Centers"",""eid"":""2-s2.0-85074915325"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85074915325?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85074915325\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85074915325\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85074915325""}}
"
2689,scopus,lit,add_lit,2021-11-30T10:17:58+01:00,"{""title"":""Flow mapping and data distribution on mesh-based deep learning accelerator special session paper"",""eid"":""2-s2.0-85076605053"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85076605053?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85076605053\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85076605053\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85076605053""}}
"
2690,scopus,lit,add_lit,2021-11-30T10:17:58+01:00,"{""title"":""Noc-based dnn accelerator: A future design paradigm Special Session Paper"",""eid"":""2-s2.0-85076604877"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85076604877?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85076604877\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85076604877\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85076604877""}}
"
2691,scopus,lit,add_lit,2021-11-30T10:17:58+01:00,"{""title"":""Intelligent Massive MIMO Antenna Selection Using Monte Carlo Tree Search"",""eid"":""2-s2.0-85074639881"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85074639881?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85074639881\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85074639881\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85074639881""}}
"
2692,scopus,lit,add_lit,2021-11-30T10:17:58+01:00,"{""title"":""Work-in-progress: Offloading cache configuration prediction to an FPGA for hardware speedup and overhead reduction"",""eid"":""2-s2.0-85077325455"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85077325455?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85077325455\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85077325455\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85077325455""}}
"
2693,scopus,lit,add_lit,2021-11-30T10:17:58+01:00,"{""title"":""SMASH: Co-designing software compression and hardware-accelerated indexing for efficient sparse matrix operations"",""eid"":""2-s2.0-85074455145"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85074455145?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85074455145\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85074455145\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85074455145""}}
"
2694,scopus,lit,add_lit,2021-11-30T10:17:58+01:00,"{""title"":""PHI: Architectural support for synchronization- and bandwidth-efficient commutative scatter updates"",""eid"":""2-s2.0-85074454924"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85074454924?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85074454924\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85074454924\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85074454924""}}
"
2695,scopus,lit,add_lit,2021-11-30T10:17:58+01:00,"{""title"":""EDEN: Enabling energy-efficient, high-performance deep neural network inference using approximate DRAM"",""eid"":""2-s2.0-85074454776"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85074454776?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85074454776\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85074454776\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85074454776""}}
"
2696,scopus,lit,add_lit,2021-11-30T10:17:58+01:00,"{""title"":""FlexLearn: Fast and highly efficient brain simulations using flexible on-chip learning"",""eid"":""2-s2.0-85074454075"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85074454075?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85074454075\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85074454075\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85074454075""}}
"
2697,scopus,lit,add_lit,2021-11-30T10:17:58+01:00,"{""title"":""Towards general purpose acceleration by exploiting common data-dependence forms"",""eid"":""2-s2.0-85074452583"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85074452583?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85074452583\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85074452583\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85074452583""}}
"
2698,scopus,lit,add_lit,2021-11-30T10:17:58+01:00,"{""title"":""Tigris: Architecture and algorithms for 3d perception in point clouds"",""eid"":""2-s2.0-85074452580"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85074452580?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85074452580\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85074452580\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85074452580""}}
"
2699,scopus,lit,add_lit,2021-11-30T10:17:58+01:00,"{""title"":""TensorDIMM: A practical near-memory processing architecture for embeddings and tensor operations in deep learning"",""eid"":""2-s2.0-85074452476"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85074452476?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85074452476\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85074452476\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85074452476""}}
"
2700,scopus,lit,add_lit,2021-11-30T10:17:58+01:00,"{""title"":""Manna: An accelerator for memory-augmented neural networks"",""eid"":""2-s2.0-85074450542"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85074450542?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85074450542\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85074450542\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85074450542""}}
"
2701,scopus,lit,add_lit,2021-11-30T10:17:58+01:00,"{""title"":""Neuron-level fuzzy memoization in RNNs"",""eid"":""2-s2.0-85074450058"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85074450058?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85074450058\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85074450058\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85074450058""}}
"
2702,scopus,lit,add_lit,2021-11-30T10:17:59+01:00,"{""title"":""Multimodal background subtraction for high-performance embedded systems"",""eid"":""2-s2.0-84994441854"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84994441854?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84994441854\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84994441854\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84994441854""}}
"
2703,scopus,lit,add_lit,2021-11-30T10:17:59+01:00,"{""title"":""Scalable Emulation of Sign-Problem-Free Hamiltonians with Room-Temperature p-bits"",""eid"":""2-s2.0-85072806506"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85072806506?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85072806506\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85072806506\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85072806506""}}
"
2704,scopus,lit,add_lit,2021-11-30T10:17:59+01:00,"{""title"":""A functional approach to accelerating Monte Carlo based american option pricing"",""eid"":""2-s2.0-85117426088"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85117426088?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85117426088\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85117426088\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85117426088""}}
"
2705,scopus,lit,add_lit,2021-11-30T10:17:59+01:00,"{""title"":""ADD: Accelerator Design and Deploy - A tool for FPGA high-performance dataflow computing"",""eid"":""2-s2.0-85057992024"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85057992024?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85057992024\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85057992024\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85057992024""}}
"
2706,scopus,lit,add_lit,2021-11-30T10:17:59+01:00,"{""title"":""Computation Offloading for Fast CNN Inference in Edge Computing"",""eid"":""2-s2.0-85077187799"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85077187799?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85077187799\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85077187799\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85077187799""}}
"
2707,scopus,lit,add_lit,2021-11-30T10:17:59+01:00,"{""title"":""3D vehicle detection on an FPGA from LIDAR point clouds"",""eid"":""2-s2.0-85079838748"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85079838748?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85079838748\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85079838748\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85079838748""}}
"
2708,scopus,lit,add_lit,2021-11-30T10:17:59+01:00,"{""title"":""Compression of Deep Neural Networks with Structured Sparse Ternary Coding"",""eid"":""2-s2.0-85056152586"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85056152586?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85056152586\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85056152586\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85056152586""}}
"
2709,scopus,lit,add_lit,2021-11-30T10:17:59+01:00,"{""title"":""PhD Forum: Towards embedded heterogeneous FPGA-GPU smart camera architectures for CNN inference"",""eid"":""2-s2.0-85073353677"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85073353677?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85073353677\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85073353677\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85073353677""}}
"
2710,scopus,lit,add_lit,2021-11-30T10:17:59+01:00,"{""title"":""Simulation of random network of Hodgkin and Huxley neurons with exponential synaptic conductances on an FPGA platform"",""eid"":""2-s2.0-85073172228"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85073172228?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85073172228\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85073172228\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85073172228""}}
"
2711,scopus,lit,add_lit,2021-11-30T10:17:59+01:00,"{""title"":""A novel recurrent neural network-based ultra-fast, robust, and scalable solver for inverting a “time-varying matrix”"",""eid"":""2-s2.0-85072304251"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85072304251?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85072304251\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85072304251\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85072304251""}}
"
2712,scopus,lit,add_lit,2021-11-30T10:17:59+01:00,"{""title"":""Recent advances in object detection and tracking for high resolution video: Overview and state-of-the-art"",""eid"":""2-s2.0-85088166578"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85088166578?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85088166578\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85088166578\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85088166578""}}
"
2713,scopus,lit,add_lit,2021-11-30T10:17:59+01:00,"{""title"":""FPGA-enabled binarized convolutional neural networks toward real-time embedded object recognition system for service robots"",""eid"":""2-s2.0-85084282280"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084282280?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084282280\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084282280\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084282280""}}
"
2714,scopus,lit,add_lit,2021-11-30T10:17:59+01:00,"{""title"":""An Object-Pose Estimation Acceleration Technique for Picking Robot Applications by Using Graph-Reusing k-NN Search"",""eid"":""2-s2.0-85083076340"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85083076340?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85083076340\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85083076340\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85083076340""}}
"
2715,scopus,lit,add_lit,2021-11-30T10:17:59+01:00,"{""title"":""Benchmarking Deep Learning Frameworks and Investigating FPGA Deployment for Traffic Sign Classification and Detection"",""eid"":""2-s2.0-85082632784"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85082632784?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85082632784\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85082632784\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85082632784""}}
"
2716,scopus,lit,add_lit,2021-11-30T10:17:59+01:00,"{""title"":""Parametrizing Drug Effects with Machine Learning in a New Resonant Model of Cell Electrophysiology"",""eid"":""2-s2.0-85081117669"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85081117669?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85081117669\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85081117669\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85081117669""}}
"
2717,scopus,lit,add_lit,2021-11-30T10:17:59+01:00,"{""title"":""Convolutional neural networks for speech controlled prosthetic hands"",""eid"":""2-s2.0-85078092911"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85078092911?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85078092911\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85078092911\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85078092911""}}
"
2718,scopus,lit,add_lit,2021-11-30T10:17:59+01:00,"{""title"":""Multi-level method of behavioral online testing of distributed information systems"",""eid"":""2-s2.0-85077031106"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85077031106?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85077031106\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85077031106\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85077031106""}}
"
2719,scopus,lit,add_lit,2021-11-30T10:17:59+01:00,"{""title"":""Accelerating sparse deep neural networks on FPGAs"",""eid"":""2-s2.0-85076783626"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85076783626?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85076783626\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85076783626\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85076783626""}}
"
2720,scopus,lit,add_lit,2021-11-30T10:17:59+01:00,"{""title"":""Deep-learning inferencing with high-performance hardware accelerators"",""eid"":""2-s2.0-85076765677"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85076765677?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85076765677\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85076765677\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85076765677""}}
"
2721,scopus,lit,add_lit,2021-11-30T10:17:59+01:00,"{""title"":""Survey of attacks and defenses on edge-deployed neural networks"",""eid"":""2-s2.0-85076765257"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85076765257?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85076765257\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85076765257\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85076765257""}}
"
2722,scopus,lit,add_lit,2021-11-30T10:17:59+01:00,"{""title"":""Deep Learning Based Harmonics and Interharmonics Pre-Detection Designed for Compensating Significantly Time-varying EAF Currents"",""eid"":""2-s2.0-85076752171"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85076752171?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85076752171\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85076752171\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85076752171""}}
"
2723,scopus,lit,add_lit,2021-11-30T10:17:59+01:00,"{""title"":""Exploring the efficiency of OpenCL pipe for hiding memory latency on cloud FPGAs"",""eid"":""2-s2.0-85076682677"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85076682677?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85076682677\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85076682677\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85076682677""}}
"
2724,scopus,lit,add_lit,2021-11-30T10:17:59+01:00,"{""title"":""Survey and benchmarking of machine learning accelerators"",""eid"":""2-s2.0-85076674124"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85076674124?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85076674124\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85076674124\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85076674124""}}
"
2725,scopus,lit,add_lit,2021-11-30T10:17:59+01:00,"{""title"":""PMSGM: PatchMatch Semi-Global Matching for Efficient Stereo Correspondence"",""eid"":""2-s2.0-85075741497"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85075741497?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85075741497\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85075741497\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85075741497""}}
"
2726,scopus,lit,add_lit,2021-11-30T10:17:59+01:00,"{""title"":""A data-center FPGA acceleration platform for convolutional neural networks"",""eid"":""2-s2.0-85075640919"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85075640919?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85075640919\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85075640919\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85075640919""}}
"
2727,scopus,lit,add_lit,2021-11-30T10:18:00+01:00,"{""title"":""A Real-Time Gesture Recognition System with FPGA Accelerated ZynqNet Classification"",""eid"":""2-s2.0-85076009713"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85076009713?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85076009713\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85076009713\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85076009713""}}
"
2728,scopus,lit,add_lit,2021-11-30T10:18:00+01:00,"{""title"":""FPGA-based Thermal Control System of Reaction Chamber of Photovolatic powerd Eco-Toilet"",""eid"":""2-s2.0-85075636345"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85075636345?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85075636345\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85075636345\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85075636345""}}
"
2729,scopus,lit,add_lit,2021-11-30T10:18:00+01:00,"{""title"":""FPGA based real-Time multi-face detection system with convolution neural network"",""eid"":""2-s2.0-85075635677"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85075635677?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85075635677\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85075635677\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85075635677""}}
"
2730,scopus,lit,add_lit,2021-11-30T10:18:00+01:00,"{""title"":""Language support for navigating architecture design in closed form"",""eid"":""2-s2.0-85075617185"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85075617185?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85075617185\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85075617185\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85075617185""}}
"
2731,scopus,lit,add_lit,2021-11-30T10:18:00+01:00,"{""title"":""A resource-efficient embedded iris recognition system Using Fully Convolutional Networks"",""eid"":""2-s2.0-85075606543"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85075606543?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85075606543\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85075606543\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85075606543""}}
"
2732,scopus,lit,add_lit,2021-11-30T10:18:00+01:00,"{""title"":""Distill-Net: Application-specific distillation of deep convolutional neural networks for resource-constrained iot platforms"",""eid"":""2-s2.0-85075571241"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85075571241?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85075571241\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85075571241\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85075571241""}}
"
2733,scopus,lit,add_lit,2021-11-30T10:18:00+01:00,"{""title"":""Heterogeneous FPGA Based Convolutional Network Accelerator"",""eid"":""2-s2.0-85075324001"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85075324001?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85075324001\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85075324001\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85075324001""}}
"
2734,scopus,lit,add_lit,2021-11-30T10:18:00+01:00,"{""title"":""On the reliability of convolutional neural network implementation on SRAM-based FPGA"",""eid"":""2-s2.0-85074437037"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85074437037?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85074437037\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85074437037\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85074437037""}}
"
2735,scopus,lit,add_lit,2021-11-30T10:18:00+01:00,"{""title"":""Efficient error-tolerant quantized neural network accelerators"",""eid"":""2-s2.0-85074435055"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85074435055?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85074435055\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85074435055\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85074435055""}}
"
2736,scopus,lit,add_lit,2021-11-30T10:18:00+01:00,"{""title"":""Efficient object detection framework and hardware architecture for remote sensing images"",""eid"":""2-s2.0-85074203690"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85074203690?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85074203690\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85074203690\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85074203690""}}
"
2737,scopus,lit,add_lit,2021-11-30T10:18:00+01:00,"{""title"":""A survey of coarse-grained reconfigurable architecture and design: Taxonomy, challenges, and applications"",""eid"":""2-s2.0-85074169161"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85074169161?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85074169161\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85074169161\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85074169161""}}
"
2738,scopus,lit,add_lit,2021-11-30T10:18:00+01:00,"{""title"":""Optimized fast GPU implementation of robust artificial-neural-networks for k-space interpolation (RAKI) reconstruction"",""eid"":""2-s2.0-85074060704"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85074060704?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85074060704\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85074060704\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85074060704""}}
"
2739,scopus,lit,add_lit,2021-11-30T10:18:00+01:00,"{""title"":""DCMI: A scalable strategy for accelerating iterative stencil loops on FPGAs"",""eid"":""2-s2.0-85073753727"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85073753727?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85073753727\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85073753727\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85073753727""}}
"
2740,scopus,lit,add_lit,2021-11-30T10:18:00+01:00,"{""title"":""The next 700 accelerated layers: From mathematical expressions of network computation graphs to accelerated GPU kernels, automatically"",""eid"":""2-s2.0-85073740356"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85073740356?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85073740356\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85073740356\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85073740356""}}
"
2741,scopus,lit,add_lit,2021-11-30T10:18:00+01:00,"{""title"":""Hardware acceleration of SVM classifier using Zynq SoC FPGA"",""eid"":""2-s2.0-85073735279"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85073735279?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85073735279\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85073735279\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85073735279""}}
"
2742,scopus,lit,add_lit,2021-11-30T10:18:00+01:00,"{""title"":""PIMBALL: Binary neural networks in spintronic memory"",""eid"":""2-s2.0-85073722481"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85073722481?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85073722481\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85073722481\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85073722481""}}
"
2743,scopus,lit,add_lit,2021-11-30T10:18:00+01:00,"{""title"":""Achieving lossless accuracy with lossy programming for efficient neural-network training on NVM-based systems"",""eid"":""2-s2.0-85073161104"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85073161104?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85073161104\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85073161104\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85073161104""}}
"
2744,scopus,lit,add_lit,2021-11-30T10:18:00+01:00,"{""title"":""Comprehensive analytic performance assessment and K-means based multicast routing algorithm and architecture for 3D-NoC of spiking neurons"",""eid"":""2-s2.0-85073160730"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85073160730?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85073160730\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85073160730\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85073160730""}}
"
2745,scopus,lit,add_lit,2021-11-30T10:18:00+01:00,"{""title"":""Achieving super-linear speedup across multi-FPGA for real-time DNN inference"",""eid"":""2-s2.0-85073156951"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85073156951?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85073156951\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85073156951\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85073156951""}}
"
2746,scopus,lit,add_lit,2021-11-30T10:18:00+01:00,"{""title"":""MV-Net: Toward real-time deep learning on mobile GPGPU systems"",""eid"":""2-s2.0-85073149602"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85073149602?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85073149602\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85073149602\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85073149602""}}
"
2747,scopus,lit,add_lit,2021-11-30T10:18:00+01:00,"{""title"":""Research on OpenCL optimization for FPGA deep learning application"",""eid"":""2-s2.0-85073117066"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85073117066?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85073117066\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85073117066\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85073117066""}}
"
2748,scopus,lit,add_lit,2021-11-30T10:18:00+01:00,"{""title"":""A survey of techniques for optimizing deep learning on GPUs"",""eid"":""2-s2.0-85071293507"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85071293507?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1383762119302656"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85071293507\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85071293507\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85071293507""}}
"
2749,scopus,lit,add_lit,2021-11-30T10:18:00+01:00,"{""title"":""A calibrated asymptotic framework for analyzing packet classification algorithms on GPUs"",""eid"":""2-s2.0-85065161394"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85065161394?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85065161394\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85065161394\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85065161394""}}
"
2750,scopus,lit,add_lit,2021-11-30T10:18:00+01:00,"{""title"":""Fuzzy clustering approach for brain tumor tissue segmentation in magnetic resonance images"",""eid"":""2-s2.0-85054899042"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85054899042?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85054899042\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85054899042\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85054899042""}}
"
2751,scopus,lit,add_lit,2021-11-30T10:18:00+01:00,"{""title"":""Fast FPGA prototyping for real-time image processing with very high-level synthesis"",""eid"":""2-s2.0-85017445052"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85017445052?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85017445052\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85017445052\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85017445052""}}
"
2752,scopus,lit,add_lit,2021-11-30T10:18:01+01:00,"{""title"":""Mixed-signal circuits for embedded machine-learning applications"",""eid"":""2-s2.0-84969822438"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84969822438?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84969822438\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84969822438\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84969822438""}}
"
2753,scopus,lit,add_lit,2021-11-30T10:18:01+01:00,"{""title"":""An accelerator for classification using radial basis function neural network"",""eid"":""2-s2.0-84962421718"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84962421718?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84962421718\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84962421718\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84962421718""}}
"
2754,scopus,lit,add_lit,2021-11-30T10:18:01+01:00,"{""title"":""Special-purpose hardware architecture for neuromorphic computing"",""eid"":""2-s2.0-84963877518"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84963877518?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84963877518\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84963877518\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84963877518""}}
"
2755,scopus,lit,add_lit,2021-11-30T10:18:01+01:00,"{""title"":""Trigeneous Platforms for Energy Efficient Computing of HPC Applications"",""eid"":""2-s2.0-84992124467"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84992124467?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84992124467\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84992124467\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84992124467""}}
"
2756,scopus,lit,add_lit,2021-11-30T10:18:01+01:00,"{""title"":""Virtualized FPGA accelerators for efficient cloud computing"",""eid"":""2-s2.0-84964317894"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84964317894?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84964317894\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84964317894\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84964317894""}}
"
2757,scopus,lit,add_lit,2021-11-30T10:18:01+01:00,"{""title"":""An FPGA-Based Real-Time Maximum Likelihood 3D Position Estimation for a Continuous Crystal PET Detector"",""eid"":""2-s2.0-84962701534"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84962701534?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84962701534\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84962701534\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84962701534""}}
"
2758,scopus,lit,add_lit,2021-11-30T10:18:01+01:00,"{""title"":""Suitability Analysis of FPGAs for Heterogeneous Platforms in HPC"",""eid"":""2-s2.0-84962620112"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84962620112?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84962620112\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84962620112\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84962620112""}}
"
2759,scopus,lit,add_lit,2021-11-30T10:18:01+01:00,"{""title"":""Traffic surveillance: A review of vision based vehicle detection, recognition and tracking"",""eid"":""2-s2.0-84959358456"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84959358456?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84959358456\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84959358456\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84959358456""}}
"
2760,scopus,lit,add_lit,2021-11-30T10:18:01+01:00,"{""title"":""Performance of the fixed-point autoencoder"",""eid"":""2-s2.0-84959036797"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84959036797?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84959036797\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84959036797\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84959036797""}}
"
2761,scopus,lit,add_lit,2021-11-30T10:18:01+01:00,"{""title"":""CURFIL: A GPU library for image labeling with random forests"",""eid"":""2-s2.0-84958568948"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84958568948?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84958568948\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84958568948\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84958568948""}}
"
2762,scopus,lit,add_lit,2021-11-30T10:18:01+01:00,"{""title"":""FPGA-Accelerated Hadoop Cluster for Deep Learning Computations"",""eid"":""2-s2.0-84964744556"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84964744556?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84964744556\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84964744556\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84964744556""}}
"
2763,scopus,lit,add_lit,2021-11-30T10:18:01+01:00,"{""title"":""Large-scale high-dimensional nearest neighbor search using flash memory with in-store processing"",""eid"":""2-s2.0-84964344767"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84964344767?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84964344767\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84964344767\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84964344767""}}
"
2764,scopus,lit,add_lit,2021-11-30T10:18:01+01:00,"{""title"":""Explicitly isolating data and computation in high level synthesis: The role of polyhedral framework"",""eid"":""2-s2.0-84964322427"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84964322427?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84964322427\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84964322427\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84964322427""}}
"
2765,scopus,lit,add_lit,2021-11-30T10:18:01+01:00,"{""title"":""FPGA implementation of a SIMD-based array processor with torus interconnect"",""eid"":""2-s2.0-84963516609"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84963516609?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84963516609\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84963516609\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84963516609""}}
"
2766,scopus,lit,add_lit,2021-11-30T10:18:01+01:00,"{""title"":""A Bio-Inspired Vision Sensor With Dual Operation and Readout Modes"",""eid"":""2-s2.0-84961700488"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84961700488?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84961700488\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84961700488\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84961700488""}}
"
2767,scopus,lit,add_lit,2021-11-30T10:18:01+01:00,"{""title"":""Supervised Cross-Modal Factor Analysis for Multiple Modal Data Classification"",""eid"":""2-s2.0-84964444011"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84964444011?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84964444011\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84964444011\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84964444011""}}
"
2768,scopus,lit,add_lit,2021-11-30T10:18:01+01:00,"{""title"":""Cellular neural networks for FPGAs with OpenCL"",""eid"":""2-s2.0-85073205252"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85073205252?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85073205252\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85073205252\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85073205252""}}
"
2769,scopus,lit,add_lit,2021-11-30T10:18:01+01:00,"{""title"":""Apps with hardware: Enabling run-time architectural customization in smart phones"",""eid"":""2-s2.0-85063152364"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85063152364?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85063152364\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85063152364\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85063152364""}}
"
2770,scopus,lit,add_lit,2021-11-30T10:18:01+01:00,"{""title"":""VLSI Implementation of an Adaptive Block Partition Decision Object-Detection Design for Real-Time 4K2K Video Display"",""eid"":""2-s2.0-85027549153"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85027549153?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85027549153\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85027549153\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85027549153""}}
"
2771,scopus,lit,add_lit,2021-11-30T10:18:01+01:00,"{""title"":""Automata processor architecture and applications: A survey"",""eid"":""2-s2.0-85027064749"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85027064749?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85027064749\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85027064749\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85027064749""}}
"
2772,scopus,lit,add_lit,2021-11-30T10:18:01+01:00,"{""title"":""Numerical determination of equiaxed grain radii arising in the casting during 3D simulation of solidification"",""eid"":""2-s2.0-85026810824"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85026810824?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85026810824\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85026810824\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85026810824""}}
"
2773,scopus,lit,add_lit,2021-11-30T10:18:01+01:00,"{""title"":""Energy efficient RRAM crossbar-based approximate computing for smart cameras"",""eid"":""2-s2.0-85018937936"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85018937936?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85018937936\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85018937936\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85018937936""}}
"
2774,scopus,lit,add_lit,2021-11-30T10:18:01+01:00,"{""title"":""Self-aware computing systems: An engineering approach"",""eid"":""2-s2.0-85016174387"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85016174387?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85016174387\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85016174387\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85016174387""}}
"
2775,scopus,lit,add_lit,2021-11-30T10:18:01+01:00,"{""title"":""A low-cost FPGA-based SVM classifier for melanoma detection"",""eid"":""2-s2.0-85015662902"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85015662902?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85015662902\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85015662902\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85015662902""}}
"
2776,scopus,lit,add_lit,2021-11-30T10:18:01+01:00,"{""title"":""On the feasibility of an embedded machine learning processor for intrusion detection"",""eid"":""2-s2.0-85015194155"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85015194155?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85015194155\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85015194155\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85015194155""}}
"
2777,scopus,lit,add_lit,2021-11-30T10:18:02+01:00,"{""title"":""Coarse to fine difference edge detection with binary neural firing model"",""eid"":""2-s2.0-85042775463"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85042775463?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85042775463\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85042775463\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85042775463""}}
"
2778,scopus,lit,add_lit,2021-11-30T10:18:02+01:00,"{""title"":""Implementation of a performance optimized database join operation on FPGA-GPU platforms using OpenCL"",""eid"":""2-s2.0-85045744992"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85045744992?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85045744992\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85045744992\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85045744992""}}
"
2779,scopus,lit,add_lit,2021-11-30T10:18:02+01:00,"{""title"":""Task scheduling for multi-core and parallel architectures: Challenges, solutions and perspectives"",""eid"":""2-s2.0-85042201529"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85042201529?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85042201529\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85042201529\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85042201529""}}
"
2780,scopus,lit,add_lit,2021-11-30T10:18:02+01:00,"{""title"":""A new computing architecture using Ising spin model implemented on FPGA for solving combinatorial optimization problems"",""eid"":""2-s2.0-85041223192"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85041223192?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85041223192\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85041223192\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85041223192""}}
"
2781,scopus,lit,add_lit,2021-11-30T10:18:02+01:00,"{""title"":""Automated Generation of HDL Implementations of Dadda and Wallace Tree Multipliers"",""eid"":""2-s2.0-85041448073"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85041448073?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85041448073\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85041448073\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85041448073""}}
"
2782,scopus,lit,add_lit,2021-11-30T10:18:02+01:00,"{""title"":""HA-IDS: A heterogeneous anomaly-based intrusion detection system"",""eid"":""2-s2.0-85043367017"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85043367017?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85043367017\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85043367017\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85043367017""}}
"
2783,scopus,lit,add_lit,2021-11-30T10:18:02+01:00,"{""title"":""Processing LSTM in memory using hybrid network expansion model"",""eid"":""2-s2.0-85040631839"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85040631839?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85040631839\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85040631839\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85040631839""}}
"
2784,scopus,lit,add_lit,2021-11-30T10:18:02+01:00,"{""title"":""Model based formal design for MVB system"",""eid"":""2-s2.0-85040550617"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85040550617?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85040550617\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85040550617\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85040550617""}}
"
2785,scopus,lit,add_lit,2021-11-30T10:18:02+01:00,"{""title"":""Training distributed deep recurrent neural networks with mixed precision on GPU clusters."",""eid"":""2-s2.0-85058272490"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85058272490?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85058272490\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85058272490\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85058272490""}}
"
2786,scopus,lit,add_lit,2021-11-30T10:18:02+01:00,"{""title"":""Analyzing the criticality of transient faults-induced SDCs on GPU applications"",""eid"":""2-s2.0-85054836672"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85054836672?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85054836672\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85054836672\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85054836672""}}
"
2787,scopus,lit,add_lit,2021-11-30T10:18:02+01:00,"{""title"":""Supporting software engineering practices in the development of data-intensive HPC applications with the JuML framework"",""eid"":""2-s2.0-85054787116"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85054787116?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85054787116\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85054787116\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85054787116""}}
"
2788,scopus,lit,add_lit,2021-11-30T10:18:02+01:00,"{""title"":""BrainFrame: A node-level heterogeneous accelerator platform for neuron simulations"",""eid"":""2-s2.0-85036464923"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85036464923?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85036464923\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85036464923\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85036464923""}}
"
2789,scopus,lit,add_lit,2021-11-30T10:18:02+01:00,"{""title"":""SGM-Nets: Semi-global matching with neural networks"",""eid"":""2-s2.0-85029716184"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85029716184?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85029716184\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85029716184\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85029716184""}}
"
2790,scopus,lit,add_lit,2021-11-30T10:18:02+01:00,"{""title"":""CUDA multiclass change detection for remote sensing hyperspectral images using extended morphological profiles"",""eid"":""2-s2.0-85040044545"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85040044545?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85040044545\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85040044545\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85040044545""}}
"
2791,scopus,lit,add_lit,2021-11-30T10:18:02+01:00,"{""title"":""Emotion recognition system based on physiological signals with Raspberry Pi III implementation"",""eid"":""2-s2.0-85039900458"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85039900458?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85039900458\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85039900458\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85039900458""}}
"
2792,scopus,lit,add_lit,2021-11-30T10:18:02+01:00,"{""title"":""CaffePresso: Accelerating convolutional networks on embedded SoCs"",""eid"":""2-s2.0-85041439324"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85041439324?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85041439324\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85041439324\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85041439324""}}
"
2793,scopus,lit,add_lit,2021-11-30T10:18:02+01:00,"{""title"":""FPGA-based device for handwritten digit recognition in images"",""eid"":""2-s2.0-85041129002"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85041129002?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85041129002\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85041129002\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85041129002""}}
"
2794,scopus,lit,add_lit,2021-11-30T10:18:02+01:00,"{""title"":""Real-time pre-processing system with hardware accelerator for mobile core networks"",""eid"":""2-s2.0-85040720072"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85040720072?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85040720072\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85040720072\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85040720072""}}
"
2795,scopus,lit,add_lit,2021-11-30T10:18:02+01:00,"{""title"":""Embedded computer vision"",""eid"":""2-s2.0-85035358966"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85035358966?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85035358966\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85035358966\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85035358966""}}
"
2796,scopus,lit,add_lit,2021-11-30T10:18:02+01:00,"{""title"":""Embedded registration of visible and infrared images in real time for noninvasive skin cancer screening"",""eid"":""2-s2.0-85032870805"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85032870805?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0141933117300492"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85032870805\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85032870805\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85032870805""}}
"
2797,scopus,lit,add_lit,2021-11-30T10:18:02+01:00,"{""title"":""A Fully-Pipelined Hardware Design for Gaussian Mixture Models"",""eid"":""2-s2.0-85032439772"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85032439772?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85032439772\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85032439772\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85032439772""}}
"
2798,scopus,lit,add_lit,2021-11-30T10:18:02+01:00,"{""title"":""Implementation method on medical image compression system: A review"",""eid"":""2-s2.0-85032268815"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85032268815?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85032268815\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85032268815\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85032268815""}}
"
2799,scopus,lit,add_lit,2021-11-30T10:18:02+01:00,"{""title"":""On the Evaluation of Different High-Performance Computing Platforms for Hyperspectral Imaging: An OpenCL-Based Approach"",""eid"":""2-s2.0-85030217520"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85030217520?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85030217520\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85030217520\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85030217520""}}
"
2800,scopus,lit,add_lit,2021-11-30T10:18:02+01:00,"{""title"":""Efficient disease detection in gastrointestinal videos – global features versus neural networks"",""eid"":""2-s2.0-85025089280"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85025089280?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85025089280\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85025089280\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85025089280""}}
"
2801,scopus,lit,add_lit,2021-11-30T10:18:02+01:00,"{""title"":""Comparison of GPU and FPGA based hardware platforms for ultrasonic flaw detection using support vector machines"",""eid"":""2-s2.0-85039420610"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85039420610?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85039420610\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85039420610\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85039420610""}}
"
2802,scopus,lit,add_lit,2021-11-30T10:18:03+01:00,"{""title"":""2017 IEEE High Performance Extreme Computing Conference, HPEC 2017"",""eid"":""2-s2.0-85041171152"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85041171152?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85041171152\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85041171152\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85041171152""}}
"
2803,scopus,lit,add_lit,2021-11-30T10:18:03+01:00,"{""title"":""A new rail inspection method based on deep learning using laser cameras"",""eid"":""2-s2.0-85039906150"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85039906150?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85039906150\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85039906150\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85039906150""}}
"
2804,scopus,lit,add_lit,2021-11-30T10:18:03+01:00,"{""title"":""FPGA-accelerated deep convolutional neural networks for high throughput and energy efficiency"",""eid"":""2-s2.0-84966447574"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84966447574?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84966447574\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84966447574\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84966447574""}}
"
2805,scopus,lit,add_lit,2021-11-30T10:18:03+01:00,"{""title"":""Design of FPGA-based computing systems with openCL"",""eid"":""2-s2.0-85043518835"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85043518835?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85043518835\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85043518835\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85043518835""}}
"
2806,scopus,lit,add_lit,2021-11-30T10:18:03+01:00,"{""title"":""Wheel: Accelerating CNNs with distributed GPUs via hybrid parallelism and alternate strategy"",""eid"":""2-s2.0-85035207055"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85035207055?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85035207055\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85035207055\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85035207055""}}
"
2807,scopus,lit,add_lit,2021-11-30T10:18:03+01:00,"{""title"":""Emotion sensing from physiological signals using three defined areas in arousal-valence model"",""eid"":""2-s2.0-85039983717"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85039983717?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85039983717\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85039983717\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85039983717""}}
"
2808,scopus,lit,add_lit,2021-11-30T10:18:03+01:00,"{""title"":""Work-in-progress: Enabling NVM-based deep learning acceleration using nonuniform data quantization"",""eid"":""2-s2.0-85035329767"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85035329767?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85035329767\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85035329767\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85035329767""}}
"
2809,scopus,lit,add_lit,2021-11-30T10:18:03+01:00,"{""title"":""KV-Direct: High-Performance In-Memory Key-Value Store with Programmable NIC"",""eid"":""2-s2.0-85041672798"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85041672798?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85041672798\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85041672798\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85041672798""}}
"
2810,scopus,lit,add_lit,2021-11-30T10:18:03+01:00,"{""title"":""UNFOLD: A memory-efficient speech recognizer using on-the-fly WFST composition"",""eid"":""2-s2.0-85034104068"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85034104068?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85034104068\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85034104068\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85034104068""}}
"
2811,scopus,lit,add_lit,2021-11-30T10:18:03+01:00,"{""title"":""Ambit: In-memory accelerator for bulk bitwise operations using commodity DRAM technology"",""eid"":""2-s2.0-85034079900"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85034079900?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85034079900\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85034079900\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85034079900""}}
"
2812,scopus,lit,add_lit,2021-11-30T10:18:03+01:00,"{""title"":""Scale-out acceleration for machine learning"",""eid"":""2-s2.0-85034074951"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85034074951?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85034074951\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85034074951\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85034074951""}}
"
2813,scopus,lit,add_lit,2021-11-30T10:18:03+01:00,"{""title"":""Pipelining a triggered processing element"",""eid"":""2-s2.0-85034063919"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85034063919?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85034063919\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85034063919\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85034063919""}}
"
2814,scopus,lit,add_lit,2021-11-30T10:18:03+01:00,"{""title"":""SCRATCH: An end-to-end application-aware Soft-GPGPU architecture and trimming tool"",""eid"":""2-s2.0-85034056161"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85034056161?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85034056161\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85034056161\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85034056161""}}
"
2815,scopus,lit,add_lit,2021-11-30T10:18:03+01:00,"{""title"":""IDEAL: Image DEnoising AcceLerator"",""eid"":""2-s2.0-85034035105"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85034035105?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85034035105\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85034035105\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85034035105""}}
"
2816,scopus,lit,add_lit,2021-11-30T10:18:03+01:00,"{""title"":""A Many-core architecture for in-memory data processing"",""eid"":""2-s2.0-85034019871"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85034019871?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85034019871\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85034019871\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85034019871""}}
"
2817,scopus,lit,add_lit,2021-11-30T10:18:03+01:00,"{""title"":""Energy-efficient SQL query exploiting RRAM-based process-in-memory structure"",""eid"":""2-s2.0-85034752620"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85034752620?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85034752620\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85034752620\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85034752620""}}
"
2818,scopus,lit,add_lit,2021-11-30T10:18:03+01:00,"{""title"":""A fully connected layer elimination for a binarizec convolutional neural network on an FPGA"",""eid"":""2-s2.0-85034450965"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85034450965?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85034450965\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85034450965\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85034450965""}}
"
2819,scopus,lit,add_lit,2021-11-30T10:18:03+01:00,"{""title"":""High-performance video content recognition with long-term recurrent convolutional network for FPGA"",""eid"":""2-s2.0-85034426984"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85034426984?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85034426984\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85034426984\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85034426984""}}
"
2820,scopus,lit,add_lit,2021-11-30T10:18:03+01:00,"{""title"":""A demonstration of the GUINNESS: A GUI based neural NEtwork SyntheSizer for an FPGA"",""eid"":""2-s2.0-85034425148"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85034425148?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85034425148\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85034425148\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85034425148""}}
"
2821,scopus,lit,add_lit,2021-11-30T10:18:03+01:00,"{""title"":""F-C3D: FPGA-based 3-dimensional convolutional neural network"",""eid"":""2-s2.0-85034423498"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85034423498?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85034423498\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85034423498\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85034423498""}}
"
2822,scopus,lit,add_lit,2021-11-30T10:18:03+01:00,"{""title"":""High performance binary neural networks on the Xeon+FPGA™ platform"",""eid"":""2-s2.0-85034422824"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85034422824?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85034422824\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85034422824\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85034422824""}}
"
2823,scopus,lit,add_lit,2021-11-30T10:18:03+01:00,"{""title"":""Automatic recognition of dental pathologies as part of a clinical decision support platform"",""eid"":""2-s2.0-85040702938"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85040702938?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85040702938\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85040702938\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85040702938""}}
"
2824,scopus,lit,add_lit,2021-11-30T10:18:03+01:00,"{""title"":""A review of GPU-based medical image reconstruction"",""eid"":""2-s2.0-85035078921"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85035078921?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1120179717302417"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85035078921\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85035078921\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85035078921""}}
"
2825,scopus,lit,add_lit,2021-11-30T10:18:03+01:00,"{""title"":""A Low-Complexity Pedestrian Detection Framework for Smart Video Surveillance Systems"",""eid"":""2-s2.0-85032278004"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85032278004?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85032278004\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85032278004\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85032278004""}}
"
2826,scopus,lit,add_lit,2021-11-30T10:18:03+01:00,"{""title"":""Prototyping of Nonlinear Time-Stepped Finite Element Simulation for Linear Induction Machines on Parallel Reconfigurable Hardware"",""eid"":""2-s2.0-85030027487"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85030027487?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85030027487\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85030027487\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85030027487""}}
"
2827,scopus,lit,add_lit,2021-11-30T10:18:04+01:00,"{""title"":""Efficient hardware implementation of the subthalamic nucleus–external globus pallidus oscillation system and its dynamics investigation"",""eid"":""2-s2.0-85029459263"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85029459263?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0893608017301648"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85029459263\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85029459263\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85029459263""}}
"
2828,scopus,lit,add_lit,2021-11-30T10:18:04+01:00,"{""title"":""Parallel Multiclass Support Vector Machine for Remote Sensing Data Classification on Multicore and Many-Core Architectures"",""eid"":""2-s2.0-85023770717"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85023770717?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85023770717\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85023770717\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85023770717""}}
"
2829,scopus,lit,add_lit,2021-11-30T10:18:04+01:00,"{""title"":""Chaotic chameleon: Dynamic analyses, circuit implementation, FPGA design and fractional-order form with basic analyses"",""eid"":""2-s2.0-85022176775"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85022176775?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0960077917302850"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85022176775\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85022176775\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85022176775""}}
"
2830,scopus,lit,add_lit,2021-11-30T10:18:04+01:00,"{""title"":""Accelerating Recurrent Neural Networks: A Memory-Efficient Approach"",""eid"":""2-s2.0-85022022390"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85022022390?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85022022390\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85022022390\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85022022390""}}
"
2831,scopus,lit,add_lit,2021-11-30T10:18:04+01:00,"{""title"":""A survey of neural network accelerators"",""eid"":""2-s2.0-85019578579"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85019578579?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85019578579\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85019578579\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85019578579""}}
"
2832,scopus,lit,add_lit,2021-11-30T10:18:04+01:00,"{""title"":""CASPER-Configurable design space exploration of programmable architectures for machine learning using beyond moore devices"",""eid"":""2-s2.0-85034742411"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85034742411?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85034742411\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85034742411\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85034742411""}}
"
2833,scopus,lit,add_lit,2021-11-30T10:18:04+01:00,"{""title"":""Predictive computing and information security"",""eid"":""2-s2.0-85035105142"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85035105142?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85035105142\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85035105142\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85035105142""}}
"
2834,scopus,lit,add_lit,2021-11-30T10:18:04+01:00,"{""title"":""On accelerating stochastic neural networks"",""eid"":""2-s2.0-85034741938"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85034741938?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85034741938\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85034741938\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85034741938""}}
"
2835,scopus,lit,add_lit,2021-11-30T10:18:04+01:00,"{""title"":""Spiking neural networks - Algorithms, hardware implementations and applications"",""eid"":""2-s2.0-85034094648"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85034094648?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85034094648\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85034094648\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85034094648""}}
"
2836,scopus,lit,add_lit,2021-11-30T10:18:04+01:00,"{""title"":""Traffic sign recognition based on the NVIDIA Jetson TX1 embedded system using convolutional neural networks"",""eid"":""2-s2.0-85034071483"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85034071483?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85034071483\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85034071483\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85034071483""}}
"
2837,scopus,lit,add_lit,2021-11-30T10:18:04+01:00,"{""title"":""Deep learning binary neural network on an FPGA"",""eid"":""2-s2.0-85034031498"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85034031498?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85034031498\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85034031498\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85034031498""}}
"
2838,scopus,lit,add_lit,2021-11-30T10:18:04+01:00,"{""title"":""Ultrasonic target echo detection using neural network"",""eid"":""2-s2.0-85033698947"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85033698947?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85033698947\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85033698947\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85033698947""}}
"
2839,scopus,lit,add_lit,2021-11-30T10:18:04+01:00,"{""title"":""A convolutional neural network fully implemented on FPGA for embedded platforms"",""eid"":""2-s2.0-85034447110"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85034447110?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85034447110\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85034447110\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85034447110""}}
"
2840,scopus,lit,add_lit,2021-11-30T10:18:04+01:00,"{""title"":""A perceptron circuit with DAC-based multiplier for sensor analog front-ends"",""eid"":""2-s2.0-85034414336"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85034414336?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85034414336\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85034414336\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85034414336""}}
"
2841,scopus,lit,add_lit,2021-11-30T10:18:04+01:00,"{""title"":""SPEED: Open-Source Framework to Accelerate Speech Recognition on Embedded GPUs"",""eid"":""2-s2.0-85034452083"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85034452083?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85034452083\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85034452083\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85034452083""}}
"
2842,scopus,lit,add_lit,2021-11-30T10:18:04+01:00,"{""title"":""Accelerating convolutional neural network with FFT on tiny cores"",""eid"":""2-s2.0-85032692450"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85032692450?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85032692450\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85032692450\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85032692450""}}
"
2843,scopus,lit,add_lit,2021-11-30T10:18:04+01:00,"{""title"":""FPGA acceleration of hyperspectral image processing for high-speed detection applications"",""eid"":""2-s2.0-85032687819"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85032687819?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85032687819\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85032687819\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85032687819""}}
"
2844,scopus,lit,add_lit,2021-11-30T10:18:04+01:00,"{""title"":""PACENet: Energy efficient acceleration for convolutional network on embedded platform"",""eid"":""2-s2.0-85032655402"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85032655402?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85032655402\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85032655402\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85032655402""}}
"
2845,scopus,lit,add_lit,2021-11-30T10:18:04+01:00,"{""title"":""A GPU-Accelerated Deformable Image Registration Algorithm with Applications to Right Ventricular Segmentation"",""eid"":""2-s2.0-85030790975"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85030790975?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85030790975\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85030790975\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85030790975""}}
"
2846,scopus,lit,add_lit,2021-11-30T10:18:04+01:00,"{""title"":""Scalable and parameterized dynamic time warping architecture for efficient vehicle re-identification"",""eid"":""2-s2.0-85032835373"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85032835373?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85032835373\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85032835373\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85032835373""}}
"
2847,scopus,lit,add_lit,2021-11-30T10:18:04+01:00,"{""title"":""A fully configurable and scalable neural coprocessor IP for SoC implementations of machine learning applications"",""eid"":""2-s2.0-85032969680"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85032969680?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85032969680\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85032969680\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85032969680""}}
"
2848,scopus,lit,add_lit,2021-11-30T10:18:04+01:00,"{""title"":""Fingerprint indexing based on expanded Delaunay triangulation"",""eid"":""2-s2.0-85016465097"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85016465097?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S095741741730204X"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85016465097\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85016465097\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85016465097""}}
"
2849,scopus,lit,add_lit,2021-11-30T10:18:04+01:00,"{""title"":""SVM classifier on chip for melanoma detection"",""eid"":""2-s2.0-85032176213"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85032176213?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85032176213\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85032176213\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85032176213""}}
"
2850,scopus,lit,add_lit,2021-11-30T10:18:04+01:00,"{""title"":""Secure FPGA as a service-towards secure data processing by physicalizing the cloud"",""eid"":""2-s2.0-85032383699"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85032383699?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85032383699\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85032383699\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85032383699""}}
"
2851,scopus,lit,add_lit,2021-11-30T10:18:04+01:00,"{""title"":""An Experimental Study on Deep Learning Based on Different Hardware Configurations"",""eid"":""2-s2.0-85031743740"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85031743740?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85031743740\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85031743740\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85031743740""}}
"
2852,scopus,lit,add_lit,2021-11-30T10:18:04+01:00,"{""title"":""PhD forum: GPU-based visual odometry for autonomous vehicle applications"",""eid"":""2-s2.0-85038862535"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85038862535?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85038862535\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85038862535\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85038862535""}}
"
2853,scopus,lit,add_lit,2021-11-30T10:18:04+01:00,"{""title"":""Hardware acceleration of the tracking Learning Detection (TLD) algorithm on FPGA"",""eid"":""2-s2.0-85038842824"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85038842824?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85038842824\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85038842824\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85038842824""}}
"
2854,scopus,lit,add_lit,2021-11-30T10:18:04+01:00,"{""title"":""Cbinfer: Change-based inference for convolutional neural networks on video data"",""eid"":""2-s2.0-85038813301"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85038813301?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85038813301\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85038813301\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85038813301""}}
"
2855,scopus,lit,add_lit,2021-11-30T10:18:04+01:00,"{""title"":""A Comparative Performance Analysis of Remote GPU Virtualization over Three Generations of GPUs"",""eid"":""2-s2.0-85030650982"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85030650982?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85030650982\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85030650982\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85030650982""}}
"
2856,scopus,lit,add_lit,2021-11-30T10:18:04+01:00,"{""title"":""Deep convolutional neural networks for image classification: A comprehensive review"",""eid"":""2-s2.0-85031680076"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85031680076?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85031680076\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85031680076\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85031680076""}}
"
2857,scopus,lit,add_lit,2021-11-30T10:18:04+01:00,"{""title"":""Machine intelligence on resource-constrained IoT devices: The case of thread granularity optimization for CNN inference"",""eid"":""2-s2.0-85030662915"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85030662915?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85030662915\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85030662915\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85030662915""}}
"
2858,scopus,lit,add_lit,2021-11-30T10:18:04+01:00,"{""title"":""Optimizing extended hodgkin-huxley neuron model simulations for a Xeon/Xeon Phi Node"",""eid"":""2-s2.0-85029598544"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85029598544?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85029598544\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85029598544\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85029598544""}}
"
2859,scopus,lit,add_lit,2021-11-30T10:18:04+01:00,"{""title"":""A FPGA-based, granularity-variable neuromorphic processor and its application in a MIMO real-time control system"",""eid"":""2-s2.0-85028348596"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85028348596?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85028348596\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85028348596\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85028348596""}}
"
2860,scopus,lit,add_lit,2021-11-30T10:18:04+01:00,"{""title"":""Algorithm and hardware implementation for visual perception system in autonomous vehicle: A survey"",""eid"":""2-s2.0-85026436470"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85026436470?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0167926017303218"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85026436470\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85026436470\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85026436470""}}
"
2861,scopus,lit,add_lit,2021-11-30T10:18:04+01:00,"{""title"":""Logarithmic Arithmetic for Low-Power Adaptive Control Systems"",""eid"":""2-s2.0-85021633861"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85021633861?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85021633861\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85021633861\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85021633861""}}
"
2862,scopus,lit,add_lit,2021-11-30T10:18:04+01:00,"{""title"":""Binarized Convolutional Neural Networks with Separable Filters for Efficient Hardware Acceleration"",""eid"":""2-s2.0-85030256207"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85030256207?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85030256207\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85030256207\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85030256207""}}
"
2863,scopus,lit,add_lit,2021-11-30T10:18:04+01:00,"{""title"":""Deep embedding forest: Forest-based serving with deep embedding features"",""eid"":""2-s2.0-85029090919"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85029090919?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85029090919\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85029090919\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85029090919""}}
"
2864,scopus,lit,add_lit,2021-11-30T10:18:04+01:00,"{""title"":""A Programmable Event-driven Architecture for Evaluating Spiking Neural Networks"",""eid"":""2-s2.0-85028625803"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85028625803?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85028625803\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85028625803\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85028625803""}}
"
2865,scopus,lit,add_lit,2021-11-30T10:18:04+01:00,"{""title"":""CORAL: Coarse-grained reconfigurable architecture for Convolutional Neural Networks"",""eid"":""2-s2.0-85028594183"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85028594183?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85028594183\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85028594183\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85028594183""}}
"
2866,scopus,lit,add_lit,2021-11-30T10:18:04+01:00,"{""title"":""BRein memory: A 13-layer 4.2 K neuron/0.8 M synapse binary/ternary reconfigurable in-memory deep neural network accelerator in 65 nm CMOS"",""eid"":""2-s2.0-85034096665"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85034096665?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85034096665\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85034096665\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85034096665""}}
"
2867,scopus,lit,add_lit,2021-11-30T10:18:04+01:00,"{""title"":""EPJ Web of Conferences"",""eid"":""2-s2.0-85028368534"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85028368534?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85028368534\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85028368534\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85028368534""}}
"
2868,scopus,lit,add_lit,2021-11-30T10:18:04+01:00,"{""title"":""Accelerating real-time computer vision applications using HW/SW co-design"",""eid"":""2-s2.0-85034666934"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85034666934?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85034666934\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85034666934\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85034666934""}}
"
2869,scopus,lit,add_lit,2021-11-30T10:18:04+01:00,"{""title"":""Implementation of a GP-GPU with memory latency hiding and unified control module"",""eid"":""2-s2.0-85040828819"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85040828819?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85040828819\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85040828819\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85040828819""}}
"
2870,scopus,lit,add_lit,2021-11-30T10:18:04+01:00,"{""title"":""Implementation of a memory optimized CNN processor for object recognition without image preprocessing"",""eid"":""2-s2.0-85040807604"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85040807604?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85040807604\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85040807604\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85040807604""}}
"
2871,scopus,lit,add_lit,2021-11-30T10:18:04+01:00,"{""title"":""Programming heterogeneous systems from an image processing DSL"",""eid"":""2-s2.0-85028621454"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85028621454?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85028621454\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85028621454\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85028621454""}}
"
2872,scopus,lit,add_lit,2021-11-30T10:18:04+01:00,"{""title"":""Energy proportional streaming spiking neural network in a reconfigurable system"",""eid"":""2-s2.0-85024111403"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85024111403?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0141933117301321"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85024111403\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85024111403\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85024111403""}}
"
2873,scopus,lit,add_lit,2021-11-30T10:18:04+01:00,"{""title"":""Hardware design methodology using lightweight dataflow and its integration with low power techniques"",""eid"":""2-s2.0-85020917888"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85020917888?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1383762116302831"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85020917888\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85020917888\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85020917888""}}
"
2874,scopus,lit,add_lit,2021-11-30T10:18:04+01:00,"{""title"":""Deep Convolutional Neural Network Architecture with Reconfigurable Computation Patterns"",""eid"":""2-s2.0-85018492406"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85018492406?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85018492406\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85018492406\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85018492406""}}
"
2875,scopus,lit,add_lit,2021-11-30T10:18:04+01:00,"{""title"":""GPU parallelization of the sequential matrix diagonalization algorithm and its application to high-dimensional data"",""eid"":""2-s2.0-85009791784"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85009791784?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85009791784\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85009791784\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85009791784""}}
"
2876,scopus,lit,add_lit,2021-11-30T10:18:04+01:00,"{""title"":""FPGA-based tsunami simulation: Performance comparison with GPUs, and roofline model for scalability analysis"",""eid"":""2-s2.0-85009284694"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85009284694?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0743731516301915"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85009284694\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85009284694\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85009284694""}}
"
2877,scopus,lit,add_lit,2021-11-30T10:18:05+01:00,"{""title"":""Energy-efficient and high-throughput FPGA-based accelerator for Convolutional Neural Networks"",""eid"":""2-s2.0-85028632098"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85028632098?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85028632098\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85028632098\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85028632098""}}
"
2878,scopus,lit,add_lit,2021-11-30T10:18:05+01:00,"{""title"":""Framework for an embedded emotion assessment system for space science applications"",""eid"":""2-s2.0-85028530790"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85028530790?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85028530790\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85028530790\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85028530790""}}
"
2879,scopus,lit,add_lit,2021-11-30T10:18:05+01:00,"{""title"":""Real time face detection/monitor using raspberry pi and MATLAB"",""eid"":""2-s2.0-85034252111"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85034252111?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85034252111\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85034252111\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85034252111""}}
"
2880,scopus,lit,add_lit,2021-11-30T10:18:05+01:00,"{""title"":""Cyberinfrastructure and High-Performance Computing"",""eid"":""2-s2.0-85082358089"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85082358089?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/3-s2.0-B9780124095489096172"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85082358089\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85082358089\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85082358089""}}
"
2881,scopus,lit,add_lit,2021-11-30T10:18:05+01:00,"{""title"":""A software technique to enhance register utilization of Convolutional Neural Networks on GPGPUs"",""eid"":""2-s2.0-85028534972"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85028534972?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85028534972\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85028534972\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85028534972""}}
"
2882,scopus,lit,add_lit,2021-11-30T10:18:05+01:00,"{""title"":""Real-time monocular dense mapping on aerial robots using visual-inertial fusion"",""eid"":""2-s2.0-85027986287"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85027986287?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85027986287\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85027986287\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85027986287""}}
"
2883,scopus,lit,add_lit,2021-11-30T10:18:05+01:00,"{""title"":""SiLago-CoG: Coarse-Grained Grid-Based Design for Near Tape-Out Power Estimation Accuracy at High Level"",""eid"":""2-s2.0-85027250903"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85027250903?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85027250903\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85027250903\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85027250903""}}
"
2884,scopus,lit,add_lit,2021-11-30T10:18:05+01:00,"{""title"":""Efficient hardware implementation of cellular neural networks with powers-of-two based incremental quantization"",""eid"":""2-s2.0-85046995466"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85046995466?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85046995466\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85046995466\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85046995466""}}
"
2885,scopus,lit,add_lit,2021-11-30T10:18:05+01:00,"{""title"":""FPGA based cellular neural network optimization: From design space to system"",""eid"":""2-s2.0-85046995222"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85046995222?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85046995222\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85046995222\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85046995222""}}
"
2886,scopus,lit,add_lit,2021-11-30T10:18:05+01:00,"{""title"":""Evaluation of Deep Learning Frameworks over Different HPC Architectures"",""eid"":""2-s2.0-85027287386"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85027287386?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85027287386\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85027287386\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85027287386""}}
"
2887,scopus,lit,add_lit,2021-11-30T10:18:05+01:00,"{""title"":""Phoenix: A Constraint-Aware Scheduler for Heterogeneous Datacenters"",""eid"":""2-s2.0-85027243807"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85027243807?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85027243807\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85027243807\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85027243807""}}
"
2888,scopus,lit,add_lit,2021-11-30T10:18:05+01:00,"{""title"":""OpenSMART: Single-cycle multi-hop NoC generator in BSV and chisel"",""eid"":""2-s2.0-85027115905"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85027115905?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85027115905\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85027115905\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85027115905""}}
"
2889,scopus,lit,add_lit,2021-11-30T10:18:05+01:00,"{""title"":""Introduction to intelligent surveillance: Surveillance data capture, transmission, and analytics: Second edition"",""eid"":""2-s2.0-85049688658"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85049688658?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85049688658\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85049688658\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85049688658""}}
"
2890,scopus,lit,add_lit,2021-11-30T10:18:05+01:00,"{""title"":""Neneta: Heterogeneous computing complex-valued neural network framework"",""eid"":""2-s2.0-85027688669"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85027688669?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85027688669\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85027688669\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85027688669""}}
"
2891,scopus,lit,add_lit,2021-11-30T10:18:05+01:00,"{""title"":""A 3D multi-layer CMOS-RRAM accelerator for neural network"",""eid"":""2-s2.0-85027111021"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85027111021?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85027111021\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85027111021\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85027111021""}}
"
2892,scopus,lit,add_lit,2021-11-30T10:18:05+01:00,"{""title"":""Map-scan node accelerator for big-data"",""eid"":""2-s2.0-85047815490"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85047815490?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85047815490\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85047815490\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85047815490""}}
"
2893,scopus,lit,add_lit,2021-11-30T10:18:05+01:00,"{""title"":""A high utilization FPGA-based accelerator for variable-scale convolutional neural network"",""eid"":""2-s2.0-85044772764"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85044772764?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85044772764\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85044772764\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85044772764""}}
"
2894,scopus,lit,add_lit,2021-11-30T10:18:05+01:00,"{""title"":""A fully pipelined hardware architecture for convolutional neural network with low memory usage and DRAM bandwidth"",""eid"":""2-s2.0-85044741876"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85044741876?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85044741876\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85044741876\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85044741876""}}
"
2895,scopus,lit,add_lit,2021-11-30T10:18:05+01:00,"{""title"":""A layer-based structured design of CNN on FPGA"",""eid"":""2-s2.0-85044727579"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85044727579?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85044727579\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85044727579\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85044727579""}}
"
2896,scopus,lit,add_lit,2021-11-30T10:18:05+01:00,"{""title"":""Heterogeneous computing for CNN"",""eid"":""2-s2.0-85044715771"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85044715771?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85044715771\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85044715771\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85044715771""}}
"
2897,scopus,lit,add_lit,2021-11-30T10:18:05+01:00,"{""title"":""Machine learning techniques for taming the complexity of modern hardware design"",""eid"":""2-s2.0-85029683032"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85029683032?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85029683032\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85029683032\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85029683032""}}
"
2898,scopus,lit,add_lit,2021-11-30T10:18:05+01:00,"{""title"":""Design of an application specific instruction set processor for real-time object detection using AdaBoost algorithm"",""eid"":""2-s2.0-85021785307"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85021785307?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85021785307\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85021785307\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85021785307""}}
"
2899,scopus,lit,add_lit,2021-11-30T10:18:05+01:00,"{""title"":""An FPGA-based architecture for embedded systems performance acceleration applied to Optimum-Path Forest classifier"",""eid"":""2-s2.0-85021325111"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85021325111?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0141933116302290"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85021325111\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85021325111\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85021325111""}}
"
2900,scopus,lit,add_lit,2021-11-30T10:18:05+01:00,"{""title"":""Optimized Parallel Implementation of Face Detection Based on Embedded Heterogeneous Many-Core Architecture"",""eid"":""2-s2.0-85012069828"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85012069828?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85012069828\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85012069828\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85012069828""}}
"
2901,scopus,lit,add_lit,2021-11-30T10:18:05+01:00,"{""title"":""Embedded streaming deep neural networks accelerator with applications"",""eid"":""2-s2.0-84963676469"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84963676469?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84963676469\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84963676469\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84963676469""}}
"
2902,scopus,lit,add_lit,2021-11-30T10:18:06+01:00,"{""title"":""DeepRecon: Dynamically reconfigurable architecture for accelerating deep neural networks"",""eid"":""2-s2.0-85031004719"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85031004719?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85031004719\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85031004719\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85031004719""}}
"
2903,scopus,lit,add_lit,2021-11-30T10:18:06+01:00,"{""title"":""From CPU to FPGA - Acceleration of self-organizing maps for data mining"",""eid"":""2-s2.0-85030984182"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85030984182?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85030984182\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85030984182\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85030984182""}}
"
2904,scopus,lit,add_lit,2021-11-30T10:18:06+01:00,"{""title"":""Data-centric computation mode for convolution in deep neural networks"",""eid"":""2-s2.0-85029552925"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85029552925?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85029552925\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85029552925\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85029552925""}}
"
2905,scopus,lit,add_lit,2021-11-30T10:18:06+01:00,"{""title"":""Proceedings - 2017 IEEE 31st International Parallel and Distributed Processing Symposium Workshops, IPDPSW 2017"",""eid"":""2-s2.0-85028091297"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85028091297?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85028091297\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85028091297\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85028091297""}}
"
2906,scopus,lit,add_lit,2021-11-30T10:18:06+01:00,"{""title"":""A hardware acceleration for surface EMG non-negative matrix factorization"",""eid"":""2-s2.0-85028090708"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85028090708?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85028090708\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85028090708\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85028090708""}}
"
2907,scopus,lit,add_lit,2021-11-30T10:18:06+01:00,"{""title"":""A pipelined and scalable dataflow implementation of convolutional neural networks on FPGA"",""eid"":""2-s2.0-85028069957"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85028069957?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85028069957\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85028069957\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85028069957""}}
"
2908,scopus,lit,add_lit,2021-11-30T10:18:06+01:00,"{""title"":""Optimal bandwidth selection for kernel regression using a fast grid search and a GPU"",""eid"":""2-s2.0-85028040203"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85028040203?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85028040203\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85028040203\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85028040203""}}
"
2909,scopus,lit,add_lit,2021-11-30T10:18:06+01:00,"{""title"":""On-chip memory based binarized convolutional deep neural network applying batch normalization free technique on an FPGA"",""eid"":""2-s2.0-85028031209"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85028031209?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85028031209\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85028031209\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85028031209""}}
"
2910,scopus,lit,add_lit,2021-11-30T10:18:06+01:00,"{""title"":""Similarity Search on Automata Processors"",""eid"":""2-s2.0-85027704889"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85027704889?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85027704889\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85027704889\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85027704889""}}
"
2911,scopus,lit,add_lit,2021-11-30T10:18:06+01:00,"{""title"":""SwDNN: A Library for Accelerating Deep Learning Applications on Sunway TaihuLight"",""eid"":""2-s2.0-85027689723"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85027689723?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85027689723\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85027689723\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85027689723""}}
"
2912,scopus,lit,add_lit,2021-11-30T10:18:06+01:00,"{""title"":""Hardware-driven nonlinear activation for stochastic computing based deep convolutional neural networks"",""eid"":""2-s2.0-85021206311"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85021206311?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85021206311\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85021206311\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85021206311""}}
"
2913,scopus,lit,add_lit,2021-11-30T10:18:06+01:00,"{""title"":""A programmable hardware accelerator for simulating dynamical systems"",""eid"":""2-s2.0-85025699315"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85025699315?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85025699315\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85025699315\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85025699315""}}
"
2914,scopus,lit,add_lit,2021-11-30T10:18:06+01:00,"{""title"":""In-datacenter performance analysis of a tensor processing unit"",""eid"":""2-s2.0-85025594365"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85025594365?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85025594365\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85025594365\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85025594365""}}
"
2915,scopus,lit,add_lit,2021-11-30T10:18:06+01:00,"{""title"":""Plasticine: A reconfigurable architecture for parallel paterns"",""eid"":""2-s2.0-85025588985"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85025588985?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85025588985\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85025588985\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85025588985""}}
"
2916,scopus,lit,add_lit,2021-11-30T10:18:06+01:00,"{""title"":""Understanding and optimizing asynchronous low-precision stochastic gradient descent"",""eid"":""2-s2.0-85025580257"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85025580257?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85025580257\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85025580257\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85025580257""}}
"
2917,scopus,lit,add_lit,2021-11-30T10:18:06+01:00,"{""title"":""Towards memory-efficient processing-in-memory architecture for convolutional neural networks"",""eid"":""2-s2.0-85047333875"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85047333875?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85047333875\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85047333875\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85047333875""}}
"
2918,scopus,lit,add_lit,2021-11-30T10:18:06+01:00,"{""title"":""A holistic multimedia system for gastrointestinal tract disease detection"",""eid"":""2-s2.0-85025619067"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85025619067?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85025619067\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85025619067\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85025619067""}}
"
2919,scopus,lit,add_lit,2021-11-30T10:18:06+01:00,"{""title"":""Design of an Energy-Efficient Accelerator for Training of Convolutional Neural Networks using Frequency-Domain Computation"",""eid"":""2-s2.0-85023641064"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85023641064?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85023641064\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85023641064\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85023641064""}}
"
2920,scopus,lit,add_lit,2021-11-30T10:18:06+01:00,"{""title"":""A Comprehensive Framework for Synthesizing Stencil Algorithms on FPGAs using OpenCL Model"",""eid"":""2-s2.0-85023636854"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85023636854?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85023636854\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85023636854\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85023636854""}}
"
2921,scopus,lit,add_lit,2021-11-30T10:18:06+01:00,"{""title"":""FlexCL: An Analytical Performance Model for OpenCL Workloads on Flexible FPGAs"",""eid"":""2-s2.0-85023634069"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85023634069?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85023634069\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85023634069\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85023634069""}}
"
2922,scopus,lit,add_lit,2021-11-30T10:18:06+01:00,"{""title"":""CFPU: Configurable Floating Point Multiplier for Energy-Efficient Computing"",""eid"":""2-s2.0-85023627670"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85023627670?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85023627670\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85023627670\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85023627670""}}
"
2923,scopus,lit,add_lit,2021-11-30T10:18:06+01:00,"{""title"":""Dadu: Accelerating Inverse Kinematics for High-DOF Robots"",""eid"":""2-s2.0-85023613094"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85023613094?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85023613094\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85023613094\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85023613094""}}
"
2924,scopus,lit,add_lit,2021-11-30T10:18:06+01:00,"{""title"":""Deep3: Leveraging Three Levels of Parallelism for Efficient Deep Learning"",""eid"":""2-s2.0-85023611680"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85023611680?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85023611680\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85023611680\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85023611680""}}
"
2925,scopus,lit,add_lit,2021-11-30T10:18:06+01:00,"{""title"":""A Fast and Power Efficient Architecture to Parallelize LSTM based RNN for Cognitive Intelligence Applications"",""eid"":""2-s2.0-85023600756"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85023600756?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85023600756\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85023600756\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85023600756""}}
"
2926,scopus,lit,add_lit,2021-11-30T10:18:06+01:00,"{""title"":""Hardware ODE Solvers using Stochastic Circuits"",""eid"":""2-s2.0-85023599463"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85023599463?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85023599463\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85023599463\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85023599463""}}
"
2927,scopus,lit,add_lit,2021-11-30T10:18:07+01:00,"{""title"":""On-chip networks second edition"",""eid"":""2-s2.0-85027199005"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85027199005?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85027199005\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85027199005\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85027199005""}}
"
2928,scopus,lit,add_lit,2021-11-30T10:18:07+01:00,"{""title"":""Acceleration of Publish/Subscribe Messaging in ROS-compliant FPGA Component"",""eid"":""2-s2.0-85040645841"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85040645841?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85040645841\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85040645841\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85040645841""}}
"
2929,scopus,lit,add_lit,2021-11-30T10:18:07+01:00,"{""title"":""Hybrid spiking-stochastic Deep Neural Network"",""eid"":""2-s2.0-85021411124"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85021411124?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85021411124\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85021411124\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85021411124""}}
"
2930,scopus,lit,add_lit,2021-11-30T10:18:07+01:00,"{""title"":""Deep learning for advanced driver assistance systems"",""eid"":""2-s2.0-85076993157"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85076993157?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85076993157\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85076993157\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85076993157""}}
"
2931,scopus,lit,add_lit,2021-11-30T10:18:07+01:00,"{""title"":""A Comparison Among Different Numeric Representations in Deep Convolution Neural Networks"",""eid"":""2-s2.0-85029549202"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85029549202?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85029549202\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85029549202\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85029549202""}}
"
2932,scopus,lit,add_lit,2021-11-30T10:18:07+01:00,"{""title"":""A survey of Power and energy predictive models in HPC systems and applications"",""eid"":""2-s2.0-85023160835"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85023160835?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85023160835\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85023160835\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85023160835""}}
"
2933,scopus,lit,add_lit,2021-11-30T10:18:07+01:00,"{""title"":""Deep learning for mobile multimedia: A survey"",""eid"":""2-s2.0-85022331462"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85022331462?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85022331462\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85022331462\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85022331462""}}
"
2934,scopus,lit,add_lit,2021-11-30T10:18:07+01:00,"{""title"":""A general-purpose graphics processing unit (GPGPU)-accelerated robotic controller using a low power mobile platform"",""eid"":""2-s2.0-85021182102"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85021182102?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85021182102\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85021182102\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85021182102""}}
"
2935,scopus,lit,add_lit,2021-11-30T10:18:07+01:00,"{""title"":""A flexible pattern-matching algorithm for network intrusion detection systems using multi-core processors"",""eid"":""2-s2.0-85020655068"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85020655068?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85020655068\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85020655068\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85020655068""}}
"
2936,scopus,lit,add_lit,2021-11-30T10:18:07+01:00,"{""title"":""Recent Technology Advances of Emerging Memories"",""eid"":""2-s2.0-85019250092"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85019250092?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85019250092\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85019250092\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85019250092""}}
"
2937,scopus,lit,add_lit,2021-11-30T10:18:07+01:00,"{""title"":""Fuzzy cellular automata and intuitionistic fuzzy sets applied to an optical frequency comb spectral shape"",""eid"":""2-s2.0-85018486273"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85018486273?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0952197617300659"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85018486273\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85018486273\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85018486273""}}
"
2938,scopus,lit,add_lit,2021-11-30T10:18:07+01:00,"{""title"":""Low Overhead Architectures for OMP Compressive Sensing Reconstruction Algorithm"",""eid"":""2-s2.0-85010206020"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85010206020?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85010206020\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85010206020\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85010206020""}}
"
2939,scopus,lit,add_lit,2021-11-30T10:18:07+01:00,"{""title"":""Evaluation of real-time LBP computing in multiple architectures"",""eid"":""2-s2.0-84896410683"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84896410683?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84896410683\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84896410683\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84896410683""}}
"
2940,scopus,lit,add_lit,2021-11-30T10:18:07+01:00,"{""title"":""Event-driven stereo vision algorithm based on silicon retina sensors"",""eid"":""2-s2.0-85025669803"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85025669803?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85025669803\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85025669803\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85025669803""}}
"
2941,scopus,lit,add_lit,2021-11-30T10:18:07+01:00,"{""title"":""Crane: Fast and migratable GPU passthrough for OpenCL applications"",""eid"":""2-s2.0-85020692949"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85020692949?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85020692949\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85020692949\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85020692949""}}
"
2942,scopus,lit,add_lit,2021-11-30T10:18:07+01:00,"{""title"":""Caffeinated FPGAs: FPGA framework for convolutional neural networks"",""eid"":""2-s2.0-85021441835"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85021441835?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85021441835\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85021441835\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85021441835""}}
"
2943,scopus,lit,add_lit,2021-11-30T10:18:07+01:00,"{""title"":""Accelerating binarized neural networks: Comparison of FPGA, CPU, GPU, and ASIC"",""eid"":""2-s2.0-85016000557"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85016000557?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85016000557\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85016000557\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85016000557""}}
"
2944,scopus,lit,add_lit,2021-11-30T10:18:07+01:00,"{""title"":""Understanding the design of IBM neurosynaptic system and its tradeoffs: A user perspective"",""eid"":""2-s2.0-85020233712"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85020233712?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85020233712\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85020233712\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85020233712""}}
"
2945,scopus,lit,add_lit,2021-11-30T10:18:07+01:00,"{""title"":""Hardware-centric vision processing for mobile IoT environment exploiting approximate graph cut in resistor grid"",""eid"":""2-s2.0-85020228167"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85020228167?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85020228167\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85020228167\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85020228167""}}
"
2946,scopus,lit,add_lit,2021-11-30T10:18:07+01:00,"{""title"":""Towards exascale computing with heterogeneous architectures"",""eid"":""2-s2.0-85020216711"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85020216711?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85020216711\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85020216711\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85020216711""}}
"
2947,scopus,lit,add_lit,2021-11-30T10:18:07+01:00,"{""title"":""Structural design optimization for deep convolutional neural networks using stochastic computing"",""eid"":""2-s2.0-85020208252"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85020208252?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85020208252\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85020208252\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85020208252""}}
"
2948,scopus,lit,add_lit,2021-11-30T10:18:07+01:00,"{""title"":""EBSP: Managing NoC traffic for BSP workloads on the 16-core Adapteva Epiphany-III processor"",""eid"":""2-s2.0-85020196484"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85020196484?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85020196484\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85020196484\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85020196484""}}
"
2949,scopus,lit,add_lit,2021-11-30T10:18:07+01:00,"{""title"":""Random forest architectures on FPGA for multiple applications"",""eid"":""2-s2.0-85021234666"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85021234666?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85021234666\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85021234666\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85021234666""}}
"
2950,scopus,lit,add_lit,2021-11-30T10:18:07+01:00,"{""title"":""No!: Not Another Deep Learning Framework"",""eid"":""2-s2.0-85027978792"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85027978792?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85027978792\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85027978792\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85027978792""}}
"
2951,scopus,lit,add_lit,2021-11-30T10:18:07+01:00,"{""title"":""FlexFlow: A Flexible Dataflow Accelerator Architecture for Convolutional Neural Networks"",""eid"":""2-s2.0-85019607855"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85019607855?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85019607855\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85019607855\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85019607855""}}
"
2952,scopus,lit,add_lit,2021-11-30T10:18:08+01:00,"{""title"":""Throughput-optimized FPGA accelerator for deep convolutional neural networks"",""eid"":""2-s2.0-85026485084"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85026485084?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85026485084\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85026485084\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85026485084""}}
"
2953,scopus,lit,add_lit,2021-11-30T10:18:08+01:00,"{""title"":""VLSI architectures for the restricted boltzmann machine"",""eid"":""2-s2.0-85019913374"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85019913374?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85019913374\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85019913374\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85019913374""}}
"
2954,scopus,lit,add_lit,2021-11-30T10:18:08+01:00,"{""title"":""SPARCNet: A hardware accelerator for efficient deployment of sparse convolutional networks"",""eid"":""2-s2.0-85019858502"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85019858502?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85019858502\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85019858502\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85019858502""}}
"
2955,scopus,lit,add_lit,2021-11-30T10:18:08+01:00,"{""title"":""Memory-centric reconfigurable accelerator for classification and machine learning applications"",""eid"":""2-s2.0-85019845195"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85019845195?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85019845195\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85019845195\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85019845195""}}
"
2956,scopus,lit,add_lit,2021-11-30T10:18:08+01:00,"{""title"":""Parallel computing for brain simulation"",""eid"":""2-s2.0-85019636820"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85019636820?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85019636820\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85019636820\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85019636820""}}
"
2957,scopus,lit,add_lit,2021-11-30T10:18:08+01:00,"{""title"":""Making chips smarter"",""eid"":""2-s2.0-85018679224"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85018679224?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85018679224\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85018679224\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85018679224""}}
"
2958,scopus,lit,add_lit,2021-11-30T10:18:08+01:00,"{""title"":""Face detection with a Viola-Jones based hybrid network"",""eid"":""2-s2.0-85018516180"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85018516180?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85018516180\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85018516180\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85018516180""}}
"
2959,scopus,lit,add_lit,2021-11-30T10:18:08+01:00,"{""title"":""OpenCL-based FPGA-platform for stencil computation and its optimization methodology"",""eid"":""2-s2.0-85018165790"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85018165790?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85018165790\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85018165790\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85018165790""}}
"
2960,scopus,lit,add_lit,2021-11-30T10:18:08+01:00,"{""title"":""Enabling technologies for autonomous MAV operations"",""eid"":""2-s2.0-85016488608"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85016488608?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0376042116300367"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85016488608\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85016488608\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85016488608""}}
"
2961,scopus,lit,add_lit,2021-11-30T10:18:08+01:00,"{""title"":""Passenger flow estimation based on convolutional neural network in public transportation system"",""eid"":""2-s2.0-85013455505"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85013455505?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0950705117300849"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85013455505\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85013455505\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85013455505""}}
"
2962,scopus,lit,add_lit,2021-11-30T10:18:08+01:00,"{""title"":""An FPGA-based In-NIC Cache Approach for Lazy Learning Outlier Filtering"",""eid"":""2-s2.0-85019543875"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85019543875?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85019543875\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85019543875\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85019543875""}}
"
2963,scopus,lit,add_lit,2021-11-30T10:18:08+01:00,"{""title"":""Real-time recursive hyperspectral sample and band processing: Algorithm architecture and implementation"",""eid"":""2-s2.0-85033333773"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85033333773?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85033333773\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85033333773\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85033333773""}}
"
2964,scopus,lit,add_lit,2021-11-30T10:18:08+01:00,"{""title"":""A GPU-based breast cancer detection system using Single Pass Fuzzy C-Means clustering algorithm"",""eid"":""2-s2.0-85019064626"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85019064626?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85019064626\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85019064626\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85019064626""}}
"
2965,scopus,lit,add_lit,2021-11-30T10:18:08+01:00,"{""title"":""Optimizing CNNs on multicores for scalability, performance and goodput"",""eid"":""2-s2.0-85084478961"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084478961?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084478961\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084478961\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084478961""}}
"
2966,scopus,lit,add_lit,2021-11-30T10:18:08+01:00,"{""title"":""Moonwalk: NRE optimization in ASIC clouds or, accelerators will use old silicon"",""eid"":""2-s2.0-85084432318"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084432318?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084432318\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084432318\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084432318""}}
"
2967,scopus,lit,add_lit,2021-11-30T10:18:08+01:00,"{""title"":""Prophet: Precise QoS prediction on non-preemptive accelerators to improve utilization in warehouse-scale computers"",""eid"":""2-s2.0-85084429152"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084429152?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084429152\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084429152\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084429152""}}
"
2968,scopus,lit,add_lit,2021-11-30T10:18:08+01:00,"{""title"":""SC-DCNN: Highly-scalable deep convolutional neural network using stochastic computing"",""eid"":""2-s2.0-85068933793"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85068933793?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85068933793\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85068933793\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85068933793""}}
"
2969,scopus,lit,add_lit,2021-11-30T10:18:08+01:00,"{""title"":""SC-DCNN: Highly-scalable deep convolutional neural network using stochastic computing"",""eid"":""2-s2.0-85022070818"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85022070818?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85022070818\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85022070818\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85022070818""}}
"
2970,scopus,lit,add_lit,2021-11-30T10:18:08+01:00,"{""title"":""Moonwalk: NRE optimization in ASIC clouds or, accelerators will use old silicon"",""eid"":""2-s2.0-85021997105"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85021997105?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85021997105\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85021997105\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85021997105""}}
"
2971,scopus,lit,add_lit,2021-11-30T10:18:08+01:00,"{""title"":""Optimizing CNNs on multicores for scalability, performance and goodput"",""eid"":""2-s2.0-85021956588"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85021956588?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85021956588\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85021956588\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85021956588""}}
"
2972,scopus,lit,add_lit,2021-11-30T10:18:08+01:00,"{""title"":""A Driver State Detection System - Combining a Capacitive Hand Detection Sensor With Physiological Sensors"",""eid"":""2-s2.0-85010703243"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85010703243?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85010703243\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85010703243\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85010703243""}}
"
2973,scopus,lit,add_lit,2021-11-30T10:18:08+01:00,"{""title"":""An FPGA-Based Hardware Accelerator for Traffic Sign Detection"",""eid"":""2-s2.0-85006915159"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85006915159?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85006915159\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85006915159\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85006915159""}}
"
2974,scopus,lit,add_lit,2021-11-30T10:18:08+01:00,"{""title"":""Generalized learning vector quantization particle swarm optimization (GLVQ-PSO) FPGA implementation for real-time electrocardiogram"",""eid"":""2-s2.0-85016982457"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85016982457?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85016982457\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85016982457\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85016982457""}}
"
2975,scopus,lit,add_lit,2021-11-30T10:18:08+01:00,"{""title"":""Review of Hardware Platforms for Real-Time Simulation of Electric Machines"",""eid"":""2-s2.0-85047092202"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85047092202?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85047092202\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85047092202\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85047092202""}}
"
2976,scopus,lit,add_lit,2021-11-30T10:18:08+01:00,"{""title"":""DLPlib: A Library for Deep Learning Processor"",""eid"":""2-s2.0-85014848170"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85014848170?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85014848170\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85014848170\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85014848170""}}
"
2977,scopus,lit,add_lit,2021-11-30T10:18:09+01:00,"{""title"":""Understanding Co-Running Behaviors on Integrated CPU/GPU Architectures"",""eid"":""2-s2.0-85013077015"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85013077015?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85013077015\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85013077015\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85013077015""}}
"
2978,scopus,lit,add_lit,2021-11-30T10:18:09+01:00,"{""title"":""Optimized parallel architecture of evolutionary neural network for mass spectrometry data processing"",""eid"":""2-s2.0-84997294365"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84997294365?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84997294365\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84997294365\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84997294365""}}
"
2979,scopus,lit,add_lit,2021-11-30T10:18:09+01:00,"{""title"":""Comparing parallel hardware architectures for visually guided robot navigation"",""eid"":""2-s2.0-84988890304"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84988890304?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84988890304\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84988890304\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84988890304""}}
"
2980,scopus,lit,add_lit,2021-11-30T10:18:09+01:00,"{""title"":""An OpenCL™ deep learning accelerator on Arria 10"",""eid"":""2-s2.0-85016073462"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85016073462?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85016073462\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85016073462\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85016073462""}}
"
2981,scopus,lit,add_lit,2021-11-30T10:18:09+01:00,"{""title"":""Corolla: GPU-accelerated FPGA routing based on subgraph dynamic expansion"",""eid"":""2-s2.0-85016070360"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85016070360?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85016070360\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85016070360\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85016070360""}}
"
2982,scopus,lit,add_lit,2021-11-30T10:18:09+01:00,"{""title"":""Accelerating binarized convolutional neural networks with software-programmable FPGAs"",""eid"":""2-s2.0-85016032836"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85016032836?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85016032836\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85016032836\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85016032836""}}
"
2983,scopus,lit,add_lit,2021-11-30T10:18:09+01:00,"{""title"":""Energy efficient scientific computing on FPGAs using OpenCL"",""eid"":""2-s2.0-85016024827"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85016024827?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85016024827\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85016024827\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85016024827""}}
"
2984,scopus,lit,add_lit,2021-11-30T10:18:09+01:00,"{""title"":""Can FPGAs beat GPUs in accelerating next-generation deep neural networks?"",""eid"":""2-s2.0-85016004196"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85016004196?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85016004196\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85016004196\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85016004196""}}
"
2985,scopus,lit,add_lit,2021-11-30T10:18:09+01:00,"{""title"":""ESE: Efficient speech recognition engine with sparse LSTM on FPGA"",""eid"":""2-s2.0-85015987498"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85015987498?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85015987498\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85015987498\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85015987498""}}
"
2986,scopus,lit,add_lit,2021-11-30T10:18:09+01:00,"{""title"":""FINN: A framework for fast, scalable binarized neural network inference"",""eid"":""2-s2.0-85015982980"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85015982980?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85015982980\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85015982980\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85015982980""}}
"
2987,scopus,lit,add_lit,2021-11-30T10:18:09+01:00,"{""title"":""BHNN: A memory-efficient accelerator for compressing deep neural networks with blocked hashing techniques"",""eid"":""2-s2.0-85015337120"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85015337120?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85015337120\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85015337120\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85015337120""}}
"
2988,scopus,lit,add_lit,2021-11-30T10:18:09+01:00,"{""title"":""CNN-based object detection solutions for embedded heterogeneous multicore SoCs"",""eid"":""2-s2.0-85015331613"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85015331613?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85015331613\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85015331613\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85015331613""}}
"
2989,scopus,lit,add_lit,2021-11-30T10:18:09+01:00,"{""title"":""Optimizing convolutional neural network on FPGA under heterogeneous computing framework with OpenCL"",""eid"":""2-s2.0-85015457669"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85015457669?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85015457669\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85015457669\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85015457669""}}
"
2990,scopus,lit,add_lit,2021-11-30T10:18:09+01:00,"{""title"":""An object detection acceleration framework based on low-power heterogeneous manycore architecture"",""eid"":""2-s2.0-85015220279"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85015220279?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85015220279\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85015220279\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85015220279""}}
"
2991,scopus,lit,add_lit,2021-11-30T10:18:09+01:00,"{""title"":""Estimate the impact of different heat capacity approximation methods on the numerical results during computer simulation of solidification"",""eid"":""2-s2.0-85055222536"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85055222536?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85055222536\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85055222536\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85055222536""}}
"
2992,scopus,lit,add_lit,2021-11-30T10:18:09+01:00,"{""title"":""An Accelerator for High Efficient Vision Processing"",""eid"":""2-s2.0-85010375840"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85010375840?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85010375840\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85010375840\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85010375840""}}
"
2993,scopus,lit,add_lit,2021-11-30T10:18:09+01:00,"{""title"":""A GPU-accelerated real-time contextual awareness application for the visually impaired on Google’s project Tango device"",""eid"":""2-s2.0-84991728235"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84991728235?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84991728235\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84991728235\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84991728235""}}
"
2994,scopus,lit,add_lit,2021-11-30T10:18:09+01:00,"{""title"":""MTP-caffe: Memory, timing, and power aware tool for mapping CNNs to GPUs"",""eid"":""2-s2.0-85016469511"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85016469511?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85016469511\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85016469511\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85016469511""}}
"
2995,scopus,lit,add_lit,2021-11-30T10:18:09+01:00,"{""title"":""Generalized and hybrid fast-ICA implementation using GPU"",""eid"":""2-s2.0-85013826664"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85013826664?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85013826664\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85013826664\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85013826664""}}
"
2996,scopus,lit,add_lit,2021-11-30T10:18:09+01:00,"{""title"":""A Heterogeneous System for Real-Time Detection with AdaBoost"",""eid"":""2-s2.0-85013647276"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85013647276?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85013647276\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85013647276\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85013647276""}}
"
2997,scopus,lit,add_lit,2021-11-30T10:18:09+01:00,"{""title"":""Restricted Boltzmann Machines and Deep Belief Networks on Sunway Cluster"",""eid"":""2-s2.0-85013628842"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85013628842?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85013628842\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85013628842\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85013628842""}}
"
2998,scopus,lit,add_lit,2021-11-30T10:18:09+01:00,"{""title"":""High performance computing on SpiNNaker neuromorphic platform: A case study for energy efficient image processing"",""eid"":""2-s2.0-85013377929"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85013377929?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85013377929\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85013377929\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85013377929""}}
"
2999,scopus,lit,add_lit,2021-11-30T10:18:09+01:00,"{""title"":""A hardware accelerator framework approach for dynamic partial reconfigurable overlays on xilinx pynq"",""eid"":""2-s2.0-85083263457"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85083263457?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85083263457\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85083263457\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85083263457""}}
"
3000,scopus,lit,add_lit,2021-11-30T10:18:09+01:00,"{""title"":""NeuralPower: Predict and deploy energy-efficient convolutional neural networks"",""eid"":""2-s2.0-85070913197"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85070913197?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85070913197\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85070913197\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85070913197""}}
"
3001,scopus,lit,add_lit,2021-11-30T10:18:09+01:00,"{""title"":""FPGA-Based Multiplier-Less Log-Based Hardware Architectures for Hybrid Color Image Enhancement System"",""eid"":""2-s2.0-85065551119"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85065551119?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85065551119\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85065551119\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85065551119""}}
"
3002,scopus,lit,add_lit,2021-11-30T10:18:09+01:00,"{""title"":""FPGA implementation of the huber-braun neuron model"",""eid"":""2-s2.0-85055257018"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85055257018?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85055257018\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85055257018\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85055257018""}}
"
3003,scopus,lit,add_lit,2021-11-30T10:18:09+01:00,"{""title"":""Modelling and simulation of biological systems in medical applications"",""eid"":""2-s2.0-85053101466"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85053101466?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85053101466\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85053101466\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85053101466""}}
"
3004,scopus,lit,add_lit,2021-11-30T10:18:09+01:00,"{""title"":""High performance computing for big data: Methodologies and applications"",""eid"":""2-s2.0-85052699690"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85052699690?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85052699690\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85052699690\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85052699690""}}
"
3005,scopus,lit,add_lit,2021-11-30T10:18:09+01:00,"{""title"":""Overview of neural network accelerators"",""eid"":""2-s2.0-85052687882"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85052687882?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85052687882\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85052687882\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85052687882""}}
"
3006,scopus,lit,add_lit,2021-11-30T10:18:09+01:00,"{""title"":""Delta networks for optimized recurrent network computation"",""eid"":""2-s2.0-85048511504"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85048511504?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85048511504\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85048511504\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85048511504""}}
"
3007,scopus,lit,add_lit,2021-11-30T10:18:09+01:00,"{""title"":""FPGA implementation of logarithmic versions of Baum-Welch and Viterbi algorithms for reduced precision hidden Markov models"",""eid"":""2-s2.0-85042231842"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85042231842?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85042231842\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85042231842\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85042231842""}}
"
3008,scopus,lit,add_lit,2021-11-30T10:18:09+01:00,"{""title"":""High Performance Implementation of 3D Convolutional Neural Networks on a GPU"",""eid"":""2-s2.0-85042189413"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85042189413?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85042189413\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85042189413\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85042189413""}}
"
3009,scopus,lit,add_lit,2021-11-30T10:18:09+01:00,"{""title"":""Oil spill remote sensing technologies"",""eid"":""2-s2.0-85040046169"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85040046169?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85040046169\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85040046169\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85040046169""}}
"
3010,scopus,lit,add_lit,2021-11-30T10:18:09+01:00,"{""title"":""From processing-in-memory to processing-in-storage"",""eid"":""2-s2.0-85038387600"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85038387600?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85038387600\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85038387600\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85038387600""}}
"
3011,scopus,lit,add_lit,2021-11-30T10:18:09+01:00,"{""title"":""Accurate estimation of camera shot noise in the real-time"",""eid"":""2-s2.0-85037813623"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85037813623?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85037813623\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85037813623\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85037813623""}}
"
3012,scopus,lit,add_lit,2021-11-30T10:18:09+01:00,"{""title"":""Enhancing parallel self-organizing map on heterogeneous system architecture"",""eid"":""2-s2.0-85036452581"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85036452581?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85036452581\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85036452581\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85036452581""}}
"
3013,scopus,lit,add_lit,2021-11-30T10:18:09+01:00,"{""title"":""FPGA implementation of the projection based recurrent neural network approach to compute the distance between a point and an ellipsoid"",""eid"":""2-s2.0-85035121645"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85035121645?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85035121645\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85035121645\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85035121645""}}
"
3014,scopus,lit,add_lit,2021-11-30T10:18:09+01:00,"{""title"":""Optimizing OpenCL implementation of deep convolutional neural network on FPGA"",""eid"":""2-s2.0-85032880181"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85032880181?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85032880181\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85032880181\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85032880181""}}
"
3015,scopus,lit,add_lit,2021-11-30T10:18:09+01:00,"{""title"":""From knights corner to landing: A case study based on a hodgkin-huxley neuron simulator"",""eid"":""2-s2.0-85032681982"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85032681982?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85032681982\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85032681982\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85032681982""}}
"
3016,scopus,lit,add_lit,2021-11-30T10:18:09+01:00,"{""title"":""Speeding up convolution on multi-cluster DSP in deep learning scenarios"",""eid"":""2-s2.0-85031418234"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85031418234?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85031418234\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85031418234\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85031418234""}}
"
3017,scopus,lit,add_lit,2021-11-30T10:18:09+01:00,"{""title"":""Object recognition for robot tasks: An overview"",""eid"":""2-s2.0-85030980483"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85030980483?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85030980483\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85030980483\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85030980483""}}
"
3018,scopus,lit,add_lit,2021-11-30T10:18:09+01:00,"{""title"":""CPU architecture for a fast and energy-saving calculation of convolution neural networks"",""eid"":""2-s2.0-85030718351"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85030718351?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85030718351\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85030718351\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85030718351""}}
"
3019,scopus,lit,add_lit,2021-11-30T10:18:09+01:00,"{""title"":""Multilayer embedded bat algorithm for B-spline curve reconstruction"",""eid"":""2-s2.0-85030321346"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85030321346?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85030321346\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85030321346\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85030321346""}}
"
3020,scopus,lit,add_lit,2021-11-30T10:18:09+01:00,"{""title"":""Using data compression for optimizing fpga-based convolutional neural network accelerators"",""eid"":""2-s2.0-85030122156"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85030122156?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85030122156\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85030122156\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85030122156""}}
"
3021,scopus,lit,add_lit,2021-11-30T10:18:09+01:00,"{""title"":""12th International Symposium on Advanced Parallel Processing Technologies, APPT 2017"",""eid"":""2-s2.0-85030088053"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85030088053?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85030088053\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85030088053\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85030088053""}}
"
3022,scopus,lit,add_lit,2021-11-30T10:18:09+01:00,"{""title"":""An implementation and improvement of convolutional neural networks on HSA platform"",""eid"":""2-s2.0-85030027672"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85030027672?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85030027672\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85030027672\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85030027672""}}
"
3023,scopus,lit,add_lit,2021-11-30T10:18:09+01:00,"{""title"":""Sequential classification of palm gestures based on A* Algorithm and MLP neural network for quadrocopter control"",""eid"":""2-s2.0-85029801964"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85029801964?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85029801964\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85029801964\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85029801964""}}
"
3024,scopus,lit,add_lit,2021-11-30T10:18:09+01:00,"{""title"":""CPU architecture for a fast and energy-saving calculation of convolution neural networks"",""eid"":""2-s2.0-85029633204"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85029633204?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85029633204\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85029633204\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85029633204""}}
"
3025,scopus,lit,add_lit,2021-11-30T10:18:09+01:00,"{""title"":""Bio-inspired approach to multistage image processing"",""eid"":""2-s2.0-85029512168"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85029512168?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85029512168\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85029512168\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85029512168""}}
"
3026,scopus,lit,add_lit,2021-11-30T10:18:09+01:00,"{""title"":""Custom hardware versus cloud computing in big data"",""eid"":""2-s2.0-85029431554"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85029431554?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85029431554\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85029431554\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85029431554""}}
"
3027,scopus,lit,add_lit,2021-11-30T10:18:10+01:00,"{""title"":""Machine Learning with Big Data: Challenges and Approaches"",""eid"":""2-s2.0-85028802280"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85028802280?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85028802280\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85028802280\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85028802280""}}
"
3028,scopus,lit,add_lit,2021-11-30T10:18:10+01:00,"{""title"":""Exploring FPGA-GPU heterogeneous architecture for ADAS: Towards performance and energy"",""eid"":""2-s2.0-85028456235"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85028456235?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85028456235\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85028456235\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85028456235""}}
"
3029,scopus,lit,add_lit,2021-11-30T10:18:10+01:00,"{""title"":""A real-time intent recognition system based on SoC-FPGA for robotic transtibial prosthesis"",""eid"":""2-s2.0-85028448582"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85028448582?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85028448582\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85028448582\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85028448582""}}
"
3030,scopus,lit,add_lit,2021-11-30T10:18:10+01:00,"{""title"":""Evaluation of FPGA Hardware as a New Approach for Accelerating the Numerical Solution of CFD Problems"",""eid"":""2-s2.0-85028379859"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85028379859?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85028379859\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85028379859\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85028379859""}}
"
3031,scopus,lit,add_lit,2021-11-30T10:18:10+01:00,"{""title"":""Enhanced Efficiency 3D Convolution Based on Optimal FPGA Accelerator"",""eid"":""2-s2.0-85028310007"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85028310007?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85028310007\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85028310007\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85028310007""}}
"
3032,scopus,lit,add_lit,2021-11-30T10:18:10+01:00,"{""title"":""Parallelism strategies for neurophysiological delayed transfer entropy data processing: Towards causal inference in big data"",""eid"":""2-s2.0-85025173871"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85025173871?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85025173871\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85025173871\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85025173871""}}
"
3033,scopus,lit,add_lit,2021-11-30T10:18:10+01:00,"{""title"":""FPGA design of correlation-based pattern recognition"",""eid"":""2-s2.0-85025148116"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85025148116?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85025148116\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85025148116\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85025148116""}}
"
3034,scopus,lit,add_lit,2021-11-30T10:18:10+01:00,"{""title"":""A proposed psoseed2 algorithm for training hardware-based and software-based neural networks"",""eid"":""2-s2.0-85025105871"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85025105871?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85025105871\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85025105871\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85025105871""}}
"
3035,scopus,lit,add_lit,2021-11-30T10:18:10+01:00,"{""title"":""An optimised multidimensional feature vector for automatic tumour detection and retrieving similar images for diagnosing clinically"",""eid"":""2-s2.0-85024832136"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85024832136?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85024832136\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85024832136\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85024832136""}}
"
3036,scopus,lit,add_lit,2021-11-30T10:18:10+01:00,"{""title"":""FPGA implementation of the L smallest k-subsets sum problem based on the finite-time convergent recurrent neural network"",""eid"":""2-s2.0-85021691317"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85021691317?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85021691317\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85021691317\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85021691317""}}
"
3037,scopus,lit,add_lit,2021-11-30T10:18:10+01:00,"{""title"":""Event-driven random back-propagation: Enabling neuromorphic deep learning machines"",""eid"":""2-s2.0-85021217191"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85021217191?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85021217191\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85021217191\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85021217191""}}
"
3038,scopus,lit,add_lit,2021-11-30T10:18:10+01:00,"{""title"":""Comprehensive evaluation of openCL-based CNN implementations for FPGAs"",""eid"":""2-s2.0-85020881750"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85020881750?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85020881750\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85020881750\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85020881750""}}
"
3039,scopus,lit,add_lit,2021-11-30T10:18:10+01:00,"{""title"":""Design of hardware accelerator for Lempel-Ziv 4 (LZ4) compression"",""eid"":""2-s2.0-85020642458"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85020642458?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85020642458\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85020642458\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85020642458""}}
"
3040,scopus,lit,add_lit,2021-11-30T10:18:10+01:00,"{""title"":""A GPU deep learning metaheuristic based model for time series forecasting"",""eid"":""2-s2.0-85020448843"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85020448843?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0306261917300041"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85020448843\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85020448843\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85020448843""}}
"
3041,scopus,lit,add_lit,2021-11-30T10:18:10+01:00,"{""title"":""CUDA-based PSO-trained neural network for computation of resonant frequency of circular microstrip antenna"",""eid"":""2-s2.0-85019729427"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85019729427?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85019729427\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85019729427\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85019729427""}}
"
3042,scopus,lit,add_lit,2021-11-30T10:18:10+01:00,"{""title"":""An FPGA accelerator for molecular dynamics simulation using OpenCL"",""eid"":""2-s2.0-85019242936"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85019242936?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85019242936\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85019242936\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85019242936""}}
"
3043,scopus,lit,add_lit,2021-11-30T10:18:10+01:00,"{""title"":""Efficient FPGA implementation of Open CL high-performance computing applications via high-level synthesis"",""eid"":""2-s2.0-85018497804"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85018497804?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85018497804\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85018497804\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85018497804""}}
"
3044,scopus,lit,add_lit,2021-11-30T10:18:10+01:00,"{""title"":""Low-Power Automatic Speech Recognition Through a Mobile GPU and a Viterbi Accelerator"",""eid"":""2-s2.0-85018469917"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85018469917?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85018469917\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85018469917\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85018469917""}}
"
3045,scopus,lit,add_lit,2021-11-30T10:18:10+01:00,"{""title"":""Dorsal hand vein identification based on binary particle swarm optimization"",""eid"":""2-s2.0-85018315994"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85018315994?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85018315994\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85018315994\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85018315994""}}
"
3046,scopus,lit,add_lit,2021-11-30T10:18:10+01:00,"{""title"":""Optimizing CNN-based object detection algorithms on embedded FPGA platforms"",""eid"":""2-s2.0-85017561385"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85017561385?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85017561385\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85017561385\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85017561385""}}
"
3047,scopus,lit,add_lit,2021-11-30T10:18:10+01:00,"{""title"":""Accuracy evaluation of long short term memory network based language model with fixed-point arithmetic"",""eid"":""2-s2.0-85017548322"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85017548322?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85017548322\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85017548322\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85017548322""}}
"
3048,scopus,lit,add_lit,2021-11-30T10:18:10+01:00,"{""title"":""VLIW-based FPGA computation fabric with streaming memory hierarchy for medical imaging applications"",""eid"":""2-s2.0-85017529064"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85017529064?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85017529064\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85017529064\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85017529064""}}
"
3049,scopus,lit,add_lit,2021-11-30T10:18:10+01:00,"{""title"":""An FPGA realization of a deep convolutional neural network using a threshold neuron pruning"",""eid"":""2-s2.0-85017527496"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85017527496?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85017527496\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85017527496\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85017527496""}}
"
3050,scopus,lit,add_lit,2021-11-30T10:18:10+01:00,"{""title"":""Design exploration of aes accelerators on FPGAS and GPUs"",""eid"":""2-s2.0-85017384825"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85017384825?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85017384825\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85017384825\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85017384825""}}
"
3051,scopus,lit,add_lit,2021-11-30T10:18:10+01:00,"{""title"":""A Parallel Strategy for Convolutional Neural Network Based on Heterogeneous Cluster for Mobile Information System"",""eid"":""2-s2.0-85017097311"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85017097311?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85017097311\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85017097311\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85017097311""}}
"
3052,scopus,lit,add_lit,2021-11-30T10:18:11+01:00,"{""title"":""Development of the deterministic and stochastic Markovian model of a dendritic neuron"",""eid"":""2-s2.0-85016165756"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85016165756?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0208521616302364"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85016165756\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85016165756\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85016165756""}}
"
3053,scopus,lit,add_lit,2021-11-30T10:18:11+01:00,"{""title"":""Efficient and portable parallel framework for hyperspectral image dimensionality reduction on heterogeneous platforms"",""eid"":""2-s2.0-85015745385"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85015745385?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85015745385\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85015745385\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85015745385""}}
"
3054,scopus,lit,add_lit,2021-11-30T10:18:11+01:00,"{""title"":""Layer multiplexing FPGA implementation for deep back-propagation learning"",""eid"":""2-s2.0-85015707456"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85015707456?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85015707456\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85015707456\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85015707456""}}
"
3055,scopus,lit,add_lit,2021-11-30T10:18:11+01:00,"{""title"":""A comprehensive survey on fractional fourier transform"",""eid"":""2-s2.0-85015394772"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85015394772?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85015394772\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85015394772\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85015394772""}}
"
3056,scopus,lit,add_lit,2021-11-30T10:18:11+01:00,"{""title"":""Training convolutional neural networks based on ternary optical processor"",""eid"":""2-s2.0-85014956096"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85014956096?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85014956096\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85014956096\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85014956096""}}
"
3057,scopus,lit,add_lit,2021-11-30T10:18:11+01:00,"{""title"":""An efficient implementation of 2D convolution in CNN"",""eid"":""2-s2.0-85009511156"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85009511156?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85009511156\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85009511156\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85009511156""}}
"
3058,scopus,lit,add_lit,2021-11-30T10:18:11+01:00,"{""title"":""A historical survey of algorithms and hardware architectures for neural-inspired and neuromorphic computing applications"",""eid"":""2-s2.0-85008497308"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85008497308?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S2212683X16300561"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85008497308\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85008497308\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85008497308""}}
"
3059,scopus,lit,add_lit,2021-11-30T10:18:11+01:00,"{""title"":""Histogram thresholding in image segmentation: A joint level set method and Lattice Boltzmann method based approach"",""eid"":""2-s2.0-84996848338"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84996848338?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84996848338\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84996848338\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84996848338""}}
"
3060,scopus,lit,add_lit,2021-11-30T10:18:11+01:00,"{""title"":""Leveraging heterogeneous parallel platform in solving hard discrete optimization problems with metaheuristics"",""eid"":""2-s2.0-84995611360"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84995611360?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S187775031630117X"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84995611360\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84995611360\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84995611360""}}
"
3061,scopus,lit,add_lit,2021-11-30T10:18:11+01:00,"{""title"":""A Systematic Approach to Generation of New Ideas for PhD Research in Computing"",""eid"":""2-s2.0-84992178565"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84992178565?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0065245816300572"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84992178565\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84992178565\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84992178565""}}
"
3062,scopus,lit,add_lit,2021-11-30T10:18:11+01:00,"{""title"":""Real-time object tracking system based on field-programmable gate array and convolution neural network"",""eid"":""2-s2.0-85014462603"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85014462603?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85014462603\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85014462603\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85014462603""}}
"
3063,scopus,lit,add_lit,2021-11-30T10:18:11+01:00,"{""title"":""Artificial neural network implementation in FPGA a case study"",""eid"":""2-s2.0-85010289940"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85010289940?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85010289940\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85010289940\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85010289940""}}
"
3064,scopus,lit,add_lit,2021-11-30T10:18:11+01:00,"{""title"":""Realtime-processing of nanocrystallography images"",""eid"":""2-s2.0-85011049542"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85011049542?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85011049542\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85011049542\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85011049542""}}
"
3065,scopus,lit,add_lit,2021-11-30T10:18:11+01:00,"{""title"":""FPGA-Based Accelerator for Deep Convolutional Neural Networks for the SPARK Environment"",""eid"":""2-s2.0-85011031972"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85011031972?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85011031972\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85011031972\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85011031972""}}
"
3066,scopus,lit,add_lit,2021-11-30T10:18:11+01:00,"{""title"":""An ultra low-power hardware accelerator for automatic speech recognition"",""eid"":""2-s2.0-85009400081"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85009400081?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85009400081\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85009400081\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85009400081""}}
"
3067,scopus,lit,add_lit,2021-11-30T10:18:11+01:00,"{""title"":""From high-level deep neural models to FPGAS"",""eid"":""2-s2.0-85009351708"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85009351708?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85009351708\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85009351708\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85009351708""}}
"
3068,scopus,lit,add_lit,2021-11-30T10:18:11+01:00,"{""title"":""Co-designing accelerators and SoC interfaces using gem5-Aladdin"",""eid"":""2-s2.0-85009350815"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85009350815?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85009350815\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85009350815\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85009350815""}}
"
3069,scopus,lit,add_lit,2021-11-30T10:18:11+01:00,"{""title"":""A cloud-scale acceleration architecture"",""eid"":""2-s2.0-85009345314"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85009345314?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85009345314\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85009345314\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85009345314""}}
"
3070,scopus,lit,add_lit,2021-11-30T10:18:11+01:00,"{""title"":""GPU-SME-kNN: Scalable and memory efficient kNN and lazy learning using GPUs"",""eid"":""2-s2.0-84986001335"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84986001335?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0020025516306739"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84986001335\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84986001335\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84986001335""}}
"
3071,scopus,lit,add_lit,2021-11-30T10:18:11+01:00,"{""title"":""FPGA-based low-power speech recognition with recurrent neural networks"",""eid"":""2-s2.0-85013167839"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85013167839?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85013167839\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85013167839\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85013167839""}}
"
3072,scopus,lit,add_lit,2021-11-30T10:18:11+01:00,"{""title"":""HyperDepth: Learning depth from structured light without matching"",""eid"":""2-s2.0-84986245728"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84986245728?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84986245728\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84986245728\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84986245728""}}
"
3073,scopus,lit,add_lit,2021-11-30T10:18:11+01:00,"{""title"":""A Code Selection Mechanism Using Deep Learning"",""eid"":""2-s2.0-85010303461"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85010303461?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85010303461\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85010303461\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85010303461""}}
"
3074,scopus,lit,add_lit,2021-11-30T10:18:11+01:00,"{""title"":""HIPSR: A Digital Signal Processor for the Parkes 21-cm Multibeam Receiver"",""eid"":""2-s2.0-85045973832"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85045973832?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85045973832\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85045973832\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85045973832""}}
"
3075,scopus,lit,add_lit,2021-11-30T10:18:11+01:00,"{""title"":""Gpgpu accelerated deep object classification on a heterogeneous mobile platform"",""eid"":""2-s2.0-85027446278"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85027446278?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85027446278\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85027446278\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85027446278""}}
"
3076,scopus,lit,add_lit,2021-11-30T10:18:11+01:00,"{""title"":""A microcoded Kernel recursive least squares processor using FPGA technology"",""eid"":""2-s2.0-85008455053"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85008455053?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85008455053\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85008455053\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85008455053""}}
"
3077,scopus,lit,add_lit,2021-11-30T10:18:12+01:00,"{""title"":""Simulation of human detection system using BRIEF and neural network"",""eid"":""2-s2.0-85007035388"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85007035388?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85007035388\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85007035388\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85007035388""}}
"
3078,scopus,lit,add_lit,2021-11-30T10:18:12+01:00,"{""title"":""Soft Radial Basis Cellular Neural Network (SRB-CNN) based robust low-cost truck detection using a single presence detection sensor"",""eid"":""2-s2.0-84994350843"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84994350843?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0968090X16302091"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84994350843\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84994350843\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84994350843""}}
"
3079,scopus,lit,add_lit,2021-11-30T10:18:12+01:00,"{""title"":""Training a Probabilistic Graphical Model with Resistive Switching Electronic Synapses"",""eid"":""2-s2.0-84994236074"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84994236074?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84994236074\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84994236074\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84994236074""}}
"
3080,scopus,lit,add_lit,2021-11-30T10:18:12+01:00,"{""title"":""Accurate and Reliable Detection of Traffic Lights Using Multiclass Learning and Multiobject Tracking"",""eid"":""2-s2.0-84993984019"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84993984019?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84993984019\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84993984019\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84993984019""}}
"
3081,scopus,lit,add_lit,2021-11-30T10:18:12+01:00,"{""title"":""NEROvideo: a general-purpose CNN-UM video processing system"",""eid"":""2-s2.0-84908517762"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84908517762?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84908517762\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84908517762\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84908517762""}}
"
3082,scopus,lit,add_lit,2021-11-30T10:18:12+01:00,"{""title"":""F-CNN: An FPGA-based framework for training Convolutional Neural Networks"",""eid"":""2-s2.0-85006954217"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85006954217?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85006954217\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85006954217\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85006954217""}}
"
3083,scopus,lit,add_lit,2021-11-30T10:18:12+01:00,"{""title"":""A Domain Specific Language for accelerated Multilevel Monte Carlo simulations"",""eid"":""2-s2.0-85006868987"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85006868987?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85006868987\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85006868987\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85006868987""}}
"
3084,scopus,lit,add_lit,2021-11-30T10:18:12+01:00,"{""title"":""A Convolutional Neural Network for robotic arm guidance using sEMG based frequency-features"",""eid"":""2-s2.0-85006337633"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85006337633?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85006337633\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85006337633\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85006337633""}}
"
3085,scopus,lit,add_lit,2021-11-30T10:18:12+01:00,"{""title"":""Tuning Stencil codes in OpenCL for FPGAs"",""eid"":""2-s2.0-85006751039"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85006751039?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85006751039\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85006751039\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85006751039""}}
"
3086,scopus,lit,add_lit,2021-11-30T10:18:12+01:00,"{""title"":""Microbial contour extraction based on edge detection"",""eid"":""2-s2.0-85006733615"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85006733615?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85006733615\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85006733615\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85006733615""}}
"
3087,scopus,lit,add_lit,2021-11-30T10:18:12+01:00,"{""title"":""The impact of Moore's Law and loss of Dennard scaling: Are DSP SoCs an energy efficient alternative to x86 SoCs?"",""eid"":""2-s2.0-85002497815"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85002497815?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85002497815\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85002497815\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85002497815""}}
"
3088,scopus,lit,add_lit,2021-11-30T10:18:12+01:00,"{""title"":""Neural networks: An overview of early research, current frameworks and new challenges"",""eid"":""2-s2.0-84992521751"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84992521751?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0925231216305550"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84992521751\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84992521751\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84992521751""}}
"
3089,scopus,lit,add_lit,2021-11-30T10:18:12+01:00,"{""title"":""Content-based image retrieval optimization by differential evolution"",""eid"":""2-s2.0-85008262923"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85008262923?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85008262923\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85008262923\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85008262923""}}
"
3090,scopus,lit,add_lit,2021-11-30T10:18:12+01:00,"{""title"":""Hardware implementation of face recognition using low precision representation"",""eid"":""2-s2.0-85002142012"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85002142012?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85002142012\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85002142012\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85002142012""}}
"
3091,scopus,lit,add_lit,2021-11-30T10:18:12+01:00,"{""title"":""Conversion of artificial recurrent neural networks to spiking neural networks for low-power neuromorphic hardware"",""eid"":""2-s2.0-85006001815"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85006001815?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85006001815\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85006001815\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85006001815""}}
"
3092,scopus,lit,add_lit,2021-11-30T10:18:12+01:00,"{""title"":""Caffeine: Towards uniformed representation and acceleration for deep convolutional neural networks"",""eid"":""2-s2.0-85001132445"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85001132445?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85001132445\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85001132445\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85001132445""}}
"
3093,scopus,lit,add_lit,2021-11-30T10:18:12+01:00,"{""title"":""Accelerated deep neural networks for enhanced Intrusion Detection System"",""eid"":""2-s2.0-84996538384"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84996538384?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84996538384\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84996538384\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84996538384""}}
"
3094,scopus,lit,add_lit,2021-11-30T10:18:12+01:00,"{""title"":""Performance analysis of brain tumor detection based on fuzzy logic and neural network classifier"",""eid"":""2-s2.0-84995563172"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84995563172?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84995563172\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84995563172\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84995563172""}}
"
3095,scopus,lit,add_lit,2021-11-30T10:18:12+01:00,"{""title"":""Versatile Direct and Transpose Matrix Multiplication with Chained Operations: An Optimized Architecture Using Circulant Matrices"",""eid"":""2-s2.0-84994731604"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84994731604?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84994731604\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84994731604\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84994731604""}}
"
3096,scopus,lit,add_lit,2021-11-30T10:18:12+01:00,"{""title"":""DianNao family: Energy-efficient hardware accelerators for machine learning"",""eid"":""2-s2.0-84994559225"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84994559225?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84994559225\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84994559225\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84994559225""}}
"
3097,scopus,lit,add_lit,2021-11-30T10:18:12+01:00,"{""title"":""The Human Brain Project: Parallel technologies for biologically accurate simulation of Granule cells"",""eid"":""2-s2.0-84971597254"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84971597254?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0141933116300515"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84971597254\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84971597254\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84971597254""}}
"
3098,scopus,lit,add_lit,2021-11-30T10:18:12+01:00,"{""title"":""Multi-fidelity matryoshka neural networks for constrained IoT devices"",""eid"":""2-s2.0-85007153073"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85007153073?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85007153073\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85007153073\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85007153073""}}
"
3099,scopus,lit,add_lit,2021-11-30T10:18:12+01:00,"{""title"":""Embedded Multimodal Registration of Visible Images on Long-Wave Infrared Video in Real Time"",""eid"":""2-s2.0-84998610953"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84998610953?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84998610953\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84998610953\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84998610953""}}
"
3100,scopus,lit,add_lit,2021-11-30T10:18:12+01:00,"{""title"":""A real-time hybrid neuron network for highly parallel cognitive systems"",""eid"":""2-s2.0-85009089845"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85009089845?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85009089845\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85009089845\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85009089845""}}
"
3101,scopus,lit,add_lit,2021-11-30T10:18:12+01:00,"{""title"":""Programming and runtime support to Blaze FPGA accelerator deployment at datacenter scale"",""eid"":""2-s2.0-84995688234"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84995688234?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84995688234\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84995688234\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84995688234""}}
"
3102,scopus,lit,add_lit,2021-11-30T10:18:12+01:00,"{""title"":""Fathom: Reference workloads for modern deep learning methods"",""eid"":""2-s2.0-84994709898"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84994709898?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84994709898\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84994709898\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84994709898""}}
"
3103,scopus,lit,add_lit,2021-11-30T10:18:12+01:00,"{""title"":""Stochastic-Based Deep Convolutional Networks with Reconfigurable Logic Fabric"",""eid"":""2-s2.0-85008497151"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85008497151?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85008497151\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85008497151\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85008497151""}}
"
3104,scopus,lit,add_lit,2021-11-30T10:18:12+01:00,"{""title"":""A Memory-Based Modular Architecture for SOM and LVQ with Dynamic Configuration"",""eid"":""2-s2.0-85008425465"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85008425465?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85008425465\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85008425465\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85008425465""}}
"
3105,scopus,lit,add_lit,2021-11-30T10:18:12+01:00,"{""title"":""Rapid precedent-aware pedestrian and car Classification on constrained LoT platforms"",""eid"":""2-s2.0-84995957126"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84995957126?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84995957126\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84995957126\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84995957126""}}
"
3106,scopus,lit,add_lit,2021-11-30T10:18:12+01:00,"{""title"":""CaffePresso: An optimized library for deep learning on embedded accelerator-based platforms"",""eid"":""2-s2.0-84995566492"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84995566492?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84995566492\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84995566492\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84995566492""}}
"
3107,scopus,lit,add_lit,2021-11-30T10:18:12+01:00,"{""title"":""CNNdroid: GPU-accelerated execution of trained deep convolutional neural networks on android"",""eid"":""2-s2.0-84994589045"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84994589045?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84994589045\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84994589045\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84994589045""}}
"
3108,scopus,lit,add_lit,2021-11-30T10:18:12+01:00,"{""title"":""A pipelined non-deterministic finite automaton-based string matching scheme using merged state transitions in an FPGA"",""eid"":""2-s2.0-84991454195"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84991454195?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84991454195\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84991454195\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84991454195""}}
"
3109,scopus,lit,add_lit,2021-11-30T10:18:12+01:00,"{""title"":""Design and implementation of gain-offset correction algorithm hardware architecture for grayscale and color images contrast enhancement"",""eid"":""2-s2.0-84979226426"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84979226426?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84979226426\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84979226426\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84979226426""}}
"
3110,scopus,lit,add_lit,2021-11-30T10:18:12+01:00,"{""title"":""Analysis of Parallel Architectures for Network Intrusion Detection"",""eid"":""2-s2.0-85084000129"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084000129?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084000129\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084000129\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084000129""}}
"
3111,scopus,lit,add_lit,2021-11-30T10:18:12+01:00,"{""title"":""A multi-FPGA embedded system for the emulation of modular small-world network with real time dynamics"",""eid"":""2-s2.0-84991619805"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84991619805?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84991619805\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84991619805\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84991619805""}}
"
3112,scopus,lit,add_lit,2021-11-30T10:18:12+01:00,"{""title"":""Optimizing hardware design for Human Action Recognition"",""eid"":""2-s2.0-84994851471"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84994851471?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84994851471\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84994851471\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84994851471""}}
"
3113,scopus,lit,add_lit,2021-11-30T10:18:12+01:00,"{""title"":""Accelerating recurrent neural networks in analytics servers: Comparison of FPGA, CPU, GPU, and ASIC"",""eid"":""2-s2.0-84994813371"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84994813371?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84994813371\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84994813371\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84994813371""}}
"
3114,scopus,lit,add_lit,2021-11-30T10:18:12+01:00,"{""title"":""Advancement of hyperspectral image processing and information extraction"",""eid"":""2-s2.0-84992343729"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84992343729?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84992343729\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84992343729\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84992343729""}}
"
3115,scopus,lit,add_lit,2021-11-30T10:18:12+01:00,"{""title"":""Reconfigurable future for HPC"",""eid"":""2-s2.0-84991687887"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84991687887?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84991687887\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84991687887\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84991687887""}}
"
3116,scopus,lit,add_lit,2021-11-30T10:18:12+01:00,"{""title"":""Angel-eye: A complete design flow for mapping CNN onto customized hardware"",""eid"":""2-s2.0-84988973329"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84988973329?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84988973329\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84988973329\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84988973329""}}
"
3117,scopus,lit,add_lit,2021-11-30T10:18:12+01:00,"{""title"":""Stochastic-Based convolutional networks with reconfigurable logic fabric"",""eid"":""2-s2.0-84988944302"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84988944302?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84988944302\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84988944302\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84988944302""}}
"
3118,scopus,lit,add_lit,2021-11-30T10:18:12+01:00,"{""title"":""Hardware design automation of convolutional neural networks"",""eid"":""2-s2.0-84988916476"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84988916476?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84988916476\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84988916476\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84988916476""}}
"
3119,scopus,lit,add_lit,2021-11-30T10:18:12+01:00,"{""title"":""FPGA Hardware Acceleration of Monte Carlo Simulations for the Ising Model"",""eid"":""2-s2.0-84982113681"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84982113681?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84982113681\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84982113681\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84982113681""}}
"
3120,scopus,lit,add_lit,2021-11-30T10:18:12+01:00,"{""title"":""Critical mass in the emergence of collective intelligence: a parallelized simulation of swarms in noisy environments"",""eid"":""2-s2.0-84981194178"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84981194178?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84981194178\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84981194178\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84981194178""}}
"
3121,scopus,lit,add_lit,2021-11-30T10:18:12+01:00,"{""title"":""Dynamic many-process applications on many-tile embedded systems and HPC clusters: The EURETILE programming environment and execution platforms"",""eid"":""2-s2.0-84971221427"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84971221427?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1383762115001423"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84971221427\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84971221427\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84971221427""}}
"
3122,scopus,lit,add_lit,2021-11-30T10:18:12+01:00,"{""title"":""A Survey on GPU-Based Implementation of Swarm Intelligence Algorithms"",""eid"":""2-s2.0-84946962910"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84946962910?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84946962910\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84946962910\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84946962910""}}
"
3123,scopus,lit,add_lit,2021-11-30T10:18:12+01:00,"{""title"":""Extensions of principle component analysis with applications on vision based computing"",""eid"":""2-s2.0-84946131316"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84946131316?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84946131316\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84946131316\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84946131316""}}
"
3124,scopus,lit,add_lit,2021-11-30T10:18:12+01:00,"{""title"":""SOLAR: Services-oriented learning architectures: Deep learning as a service"",""eid"":""2-s2.0-84990954676"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84990954676?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84990954676\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84990954676\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84990954676""}}
"
3125,scopus,lit,add_lit,2021-11-30T10:18:12+01:00,"{""title"":""Fine-grained parallelization of fitness functions in bioinformatics optimization problems: Gene selection for cancer classification and biclustering of gene expression data"",""eid"":""2-s2.0-84984671970"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84984671970?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84984671970\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84984671970\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84984671970""}}
"
3126,scopus,lit,add_lit,2021-11-30T10:18:12+01:00,"{""title"":""Metaheuristics for Big Data"",""eid"":""2-s2.0-85013713626"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85013713626?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85013713626\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85013713626\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85013713626""}}
"
3127,scopus,lit,add_lit,2021-11-30T10:18:13+01:00,"{""title"":""Enhanced neuromorphic visual processing by segmented neuron for intelligent vehicle"",""eid"":""2-s2.0-84988841571"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84988841571?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84988841571\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84988841571\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84988841571""}}
"
3128,scopus,lit,add_lit,2021-11-30T10:18:13+01:00,"{""title"":""EIE: Efficient Inference Engine on Compressed Deep Neural Network"",""eid"":""2-s2.0-84988443578"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84988443578?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84988443578\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84988443578\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84988443578""}}
"
3129,scopus,lit,add_lit,2021-11-30T10:18:13+01:00,"{""title"":""Neurocube: A Programmable Digital Neuromorphic Architecture with High-Density 3D Memory"",""eid"":""2-s2.0-84988443501"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84988443501?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84988443501\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84988443501\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84988443501""}}
"
3130,scopus,lit,add_lit,2021-11-30T10:18:13+01:00,"{""title"":""ASIC Clouds: Specializing the Datacenter"",""eid"":""2-s2.0-84988376986"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84988376986?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84988376986\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84988376986\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84988376986""}}
"
3131,scopus,lit,add_lit,2021-11-30T10:18:13+01:00,"{""title"":""Cnvlutin: Ineffectual-Neuron-Free Deep Neural Network Computing"",""eid"":""2-s2.0-84988372953"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84988372953?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84988372953\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84988372953\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84988372953""}}
"
3132,scopus,lit,add_lit,2021-11-30T10:18:13+01:00,"{""title"":""PRIME: A Novel Processing-in-Memory Architecture for Neural Network Computation in ReRAM-Based Main Memory"",""eid"":""2-s2.0-84988345727"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84988345727?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84988345727\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84988345727\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84988345727""}}
"
3133,scopus,lit,add_lit,2021-11-30T10:18:13+01:00,"{""title"":""Cambricon: An Instruction Set Architecture for Neural Networks"",""eid"":""2-s2.0-84988335986"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84988335986?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84988335986\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84988335986\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84988335986""}}
"
3134,scopus,lit,add_lit,2021-11-30T10:18:13+01:00,"{""title"":""Parallel computing in face image retrieval: Practical approach to the real-world image search"",""eid"":""2-s2.0-85016007700"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85016007700?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85016007700\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85016007700\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85016007700""}}
"
3135,scopus,lit,add_lit,2021-11-30T10:18:13+01:00,"{""title"":""Architecture of an FPGA accelerator for molecular dynamics simulation using OpenCL"",""eid"":""2-s2.0-84988019853"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84988019853?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84988019853\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84988019853\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84988019853""}}
"
3136,scopus,lit,add_lit,2021-11-30T10:18:13+01:00,"{""title"":""FPGA-based deep-pipelined architecture for FDTD acceleration using OpenCL"",""eid"":""2-s2.0-84987984202"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84987984202?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84987984202\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84987984202\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84987984202""}}
"
3137,scopus,lit,add_lit,2021-11-30T10:18:13+01:00,"{""title"":""Thermal power plants: Modeling, control, and efficiency improvement"",""eid"":""2-s2.0-85020736720"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85020736720?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85020736720\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85020736720\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85020736720""}}
"
3138,scopus,lit,add_lit,2021-11-30T10:18:13+01:00,"{""title"":""Spatial Predicates Evaluation in the Geohash Domain Using Reconfigurable Hardware"",""eid"":""2-s2.0-84987677273"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84987677273?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84987677273\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84987677273\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84987677273""}}
"
3139,scopus,lit,add_lit,2021-11-30T10:18:13+01:00,"{""title"":""Evaluating Embedded FPGA Accelerators for Deep Learning Applications"",""eid"":""2-s2.0-84987597732"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84987597732?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84987597732\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84987597732\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84987597732""}}
"
3140,scopus,lit,add_lit,2021-11-30T10:18:13+01:00,"{""title"":""Frequency-based design of a free piston Stirling engine using genetic algorithm"",""eid"":""2-s2.0-84969673058"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84969673058?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0360544216305394"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84969673058\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84969673058\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84969673058""}}
"
3141,scopus,lit,add_lit,2021-11-30T10:18:13+01:00,"{""title"":""A novel hardware accelerator guideline for ANN with high performance"",""eid"":""2-s2.0-84985996265"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84985996265?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84985996265\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84985996265\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84985996265""}}
"
3142,scopus,lit,add_lit,2021-11-30T10:18:13+01:00,"{""title"":""Deep artificial neural networks and neuromorphic chips for big data analysis: Pharmaceutical and bioinformatics applications"",""eid"":""2-s2.0-84981543023"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84981543023?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84981543023\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84981543023\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84981543023""}}
"
3143,scopus,lit,add_lit,2021-11-30T10:18:13+01:00,"{""title"":""Energy-Efficient CNN Implementation on a Deeply Pipelined FPGA Cluster"",""eid"":""2-s2.0-85027282962"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85027282962?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85027282962\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85027282962\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85027282962""}}
"
3144,scopus,lit,add_lit,2021-11-30T10:18:13+01:00,"{""title"":""DeLight: Adding Energy Dimension to Deep Neural Networks"",""eid"":""2-s2.0-85026652041"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85026652041?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85026652041\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85026652041\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85026652041""}}
"
3145,scopus,lit,add_lit,2021-11-30T10:18:13+01:00,"{""title"":""Microwave sensor for tangerine classification based on coupled-patch antennas"",""eid"":""2-s2.0-84945258405"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84945258405?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84945258405\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84945258405\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84945258405""}}
"
3146,scopus,lit,add_lit,2021-11-30T10:18:13+01:00,"{""title"":""Thermal face recognition using convolutional neural network"",""eid"":""2-s2.0-84992152226"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84992152226?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84992152226\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84992152226\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84992152226""}}
"
3147,scopus,lit,add_lit,2021-11-30T10:18:13+01:00,"{""title"":""New processor for data-intensive computing"",""eid"":""2-s2.0-84981349647"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84981349647?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84981349647\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84981349647\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84981349647""}}
"
3148,scopus,lit,add_lit,2021-11-30T10:18:13+01:00,"{""title"":""Object Recognition with an Elastic Net-Regularized Hierarchical MAX Model of the Visual Cortex"",""eid"":""2-s2.0-84979950820"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84979950820?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84979950820\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84979950820\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84979950820""}}
"
3149,scopus,lit,add_lit,2021-11-30T10:18:13+01:00,"{""title"":""Heterogeneous systems with reconfigurable neuromorphic computing accelerators"",""eid"":""2-s2.0-84983419417"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84983419417?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84983419417\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84983419417\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84983419417""}}
"
3150,scopus,lit,add_lit,2021-11-30T10:18:13+01:00,"{""title"":""Low power Convolutional Neural Networks on a chip"",""eid"":""2-s2.0-84983412182"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84983412182?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84983412182\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84983412182\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84983412182""}}
"
3151,scopus,lit,add_lit,2021-11-30T10:18:13+01:00,"{""title"":""Computer vision for the blind: A dataset for experiments on face detection and recognition"",""eid"":""2-s2.0-84983608436"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84983608436?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84983608436\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84983608436\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84983608436""}}
"
3152,scopus,lit,add_lit,2021-11-30T10:18:14+01:00,"{""title"":""On the automation of high level synthesis of convolutional neural networks"",""eid"":""2-s2.0-84991716619"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84991716619?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84991716619\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84991716619\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84991716619""}}
"
3153,scopus,lit,add_lit,2021-11-30T10:18:14+01:00,"{""title"":""Extreme learning machine optimization based high speed parallel algorithm for reed-solomon decoding"",""eid"":""2-s2.0-85027219599"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85027219599?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85027219599\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85027219599\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85027219599""}}
"
3154,scopus,lit,add_lit,2021-11-30T10:18:14+01:00,"{""title"":""A multiplication reduction technique with near-zero approximation for embedded learning in IoT devices"",""eid"":""2-s2.0-85019109259"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85019109259?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85019109259\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85019109259\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85019109259""}}
"
3155,scopus,lit,add_lit,2021-11-30T10:18:14+01:00,"{""title"":""PIE: A pipeline energy-efficient accelerator for inference process in deep neural networks"",""eid"":""2-s2.0-85018491138"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85018491138?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85018491138\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85018491138\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85018491138""}}
"
3156,scopus,lit,add_lit,2021-11-30T10:18:14+01:00,"{""title"":""Optimizing Memory Efficiency for Deep Convolutional Neural Networks on GPUs"",""eid"":""2-s2.0-85017242850"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85017242850?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85017242850\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85017242850\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85017242850""}}
"
3157,scopus,lit,add_lit,2021-11-30T10:18:14+01:00,"{""title"":""Evaluating and Optimizing OpenCL Kernels for High Performance Computing with FPGAs"",""eid"":""2-s2.0-85017210823"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85017210823?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85017210823\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85017210823\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85017210823""}}
"
3158,scopus,lit,add_lit,2021-11-30T10:18:14+01:00,"{""title"":""ELM-based hyperspectral imagery processor for onboard real-time classification"",""eid"":""2-s2.0-85014491438"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85014491438?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85014491438\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85014491438\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85014491438""}}
"
3159,scopus,lit,add_lit,2021-11-30T10:18:14+01:00,"{""title"":""Signal classification and software–hardware implementation of digital filter banks based on field-programmable gate arrays and compute unified device architecture"",""eid"":""2-s2.0-84984916657"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84984916657?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84984916657\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84984916657\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84984916657""}}
"
3160,scopus,lit,add_lit,2021-11-30T10:18:14+01:00,"{""title"":""Accelerating object detection via a visual-feature-directed search cascade: Algorithm and field programmable gate array implementation"",""eid"":""2-s2.0-84982823933"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84982823933?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84982823933\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84982823933\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84982823933""}}
"
3161,scopus,lit,add_lit,2021-11-30T10:18:14+01:00,"{""title"":""Tube-Based Robust Model Predictive Control of Nonlinear Systems via Collective Neurodynamic Optimization"",""eid"":""2-s2.0-84976596198"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84976596198?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84976596198\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84976596198\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84976596198""}}
"
3162,scopus,lit,add_lit,2021-11-30T10:18:14+01:00,"{""title"":""Digital hardware implementation of a radial basis function neural network"",""eid"":""2-s2.0-84950135686"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84950135686?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0045790615003924"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84950135686\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84950135686\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84950135686""}}
"
3163,scopus,lit,add_lit,2021-11-30T10:18:14+01:00,"{""title"":""Embedded high performance computing for on-board hyperspectral image classification"",""eid"":""2-s2.0-85037546515"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85037546515?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85037546515\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85037546515\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85037546515""}}
"
3164,scopus,lit,add_lit,2021-11-30T10:18:14+01:00,"{""title"":""Real-time anomaly detection framework for many-core router through machine-learning techniques"",""eid"":""2-s2.0-84976258977"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84976258977?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84976258977\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84976258977\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84976258977""}}
"
3165,scopus,lit,add_lit,2021-11-30T10:18:14+01:00,"{""title"":""Comparison of GPGPU based robotic manipulator with other embedded controllers"",""eid"":""2-s2.0-84980416398"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84980416398?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84980416398\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84980416398\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84980416398""}}
"
3166,scopus,lit,add_lit,2021-11-30T10:18:14+01:00,"{""title"":""A real-time energy-efficient superpixel hardware accelerator for mobile computer vision applications"",""eid"":""2-s2.0-84977103539"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84977103539?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84977103539\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84977103539\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84977103539""}}
"
3167,scopus,lit,add_lit,2021-11-30T10:18:14+01:00,"{""title"":""Database meets deep learning: Challenges and opportunities"",""eid"":""2-s2.0-85019466195"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85019466195?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85019466195\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85019466195\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85019466195""}}
"
3168,scopus,lit,add_lit,2021-11-30T10:18:14+01:00,"{""title"":""Field programmable gate array based embedded system for high frame rate ultrasound with ethernet interface"",""eid"":""2-s2.0-84975757874"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84975757874?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84975757874\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84975757874\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84975757874""}}
"
3169,scopus,lit,add_lit,2021-11-30T10:18:14+01:00,"{""title"":""Scientific computations on multi-core systems using different programming frameworks"",""eid"":""2-s2.0-84921321299"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84921321299?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S016892741400213X"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84921321299\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84921321299\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84921321299""}}
"
3170,scopus,lit,add_lit,2021-11-30T10:18:14+01:00,"{""title"":""Performance analysis of accelerated biophysically-meaningful neuron simulations"",""eid"":""2-s2.0-84978685270"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84978685270?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84978685270\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84978685270\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84978685270""}}
"
3171,scopus,lit,add_lit,2021-11-30T10:18:14+01:00,"{""title"":""Analyzing the energy-efficiency of sparse matrix multiplication on heterogeneous systems: A comparative study of GPU, Xeon Phi and FPGA"",""eid"":""2-s2.0-84978634383"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84978634383?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84978634383\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84978634383\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84978634383""}}
"
3172,scopus,lit,add_lit,2021-11-30T10:18:14+01:00,"{""title"":""Ensemble reduction via logic minimization"",""eid"":""2-s2.0-84974577919"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84974577919?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84974577919\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84974577919\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84974577919""}}
"
3173,scopus,lit,add_lit,2021-11-30T10:18:14+01:00,"{""title"":""An ultra-fast and low-power design of analog circuit network for DoG pyramid construction of SIFT algorithm"",""eid"":""2-s2.0-84973891608"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84973891608?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84973891608\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84973891608\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84973891608""}}
"
3174,scopus,lit,add_lit,2021-11-30T10:18:14+01:00,"{""title"":""Study on the Pattern Matching Technology and Its Application in Network Security"",""eid"":""2-s2.0-85007384999"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85007384999?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85007384999\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85007384999\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85007384999""}}
"
3175,scopus,lit,add_lit,2021-11-30T10:18:14+01:00,"{""title"":""Low-power manycore accelerator for personalized biomedical applications"",""eid"":""2-s2.0-84974661440"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84974661440?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84974661440\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84974661440\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84974661440""}}
"
3176,scopus,lit,add_lit,2021-11-30T10:18:14+01:00,"{""title"":""FPGA based implementation of deep neural networks using on-chip memory only"",""eid"":""2-s2.0-84973294656"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84973294656?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84973294656\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84973294656\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84973294656""}}
"
3177,scopus,lit,add_lit,2021-11-30T10:18:15+01:00,"{""title"":""First impressions from detailed brain model simulations on a xeon/xeon-phi node"",""eid"":""2-s2.0-84978531534"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84978531534?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84978531534\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84978531534\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84978531534""}}
"
3178,scopus,lit,add_lit,2021-11-30T10:18:15+01:00,"{""title"":""On the design of scalable and reusable accelerators for big data applications"",""eid"":""2-s2.0-84978496334"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84978496334?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84978496334\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84978496334\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84978496334""}}
"
3179,scopus,lit,add_lit,2021-11-30T10:18:15+01:00,"{""title"":""Harmonica: A Framework of Heterogeneous Computing Systems with Memristor-Based Neuromorphic Computing Accelerators"",""eid"":""2-s2.0-84976310083"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84976310083?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84976310083\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84976310083\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84976310083""}}
"
3180,scopus,lit,add_lit,2021-11-30T10:18:15+01:00,"{""title"":""Quality Evaluation of Seafoods"",""eid"":""2-s2.0-84987862307"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84987862307?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/3-s2.0-B9780128022320000104"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84987862307\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84987862307\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84987862307""}}
"
3181,scopus,lit,add_lit,2021-11-30T10:18:15+01:00,"{""title"":""Adaptive Threshold Non-Pareto Elimination: Re-thinking machine learning for system level design space exploration on FPGAs"",""eid"":""2-s2.0-84973606577"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84973606577?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84973606577\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84973606577\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84973606577""}}
"
3182,scopus,lit,add_lit,2021-11-30T10:18:15+01:00,"{""title"":""ACM International Conference Proceeding Series"",""eid"":""2-s2.0-84976496798"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84976496798?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84976496798\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84976496798\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84976496798""}}
"
3183,scopus,lit,add_lit,2021-11-30T10:18:15+01:00,"{""title"":""Designing future warehouse-scale computers for sirius, an end-to-end voice and vision personal assistant"",""eid"":""2-s2.0-84966348710"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84966348710?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84966348710\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84966348710\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84966348710""}}
"
3184,scopus,lit,add_lit,2021-11-30T10:18:15+01:00,"{""title"":""GPU-Based Parallel Implementation of Swarm Intelligence Algorithms"",""eid"":""2-s2.0-85017341016"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85017341016?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85017341016\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85017341016\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85017341016""}}
"
3185,scopus,lit,add_lit,2021-11-30T10:18:15+01:00,"{""title"":""Neuromimetic Event-Based Detection for Closed-Loop Tactile Feedback Control of Upper Limb Prostheses"",""eid"":""2-s2.0-84976351673"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84976351673?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84976351673\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84976351673\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84976351673""}}
"
3186,scopus,lit,add_lit,2021-11-30T10:18:15+01:00,"{""title"":""Memristive Boltzmann machine: A hardware accelerator for combinatorial optimization and deep learning"",""eid"":""2-s2.0-84965081749"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84965081749?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84965081749\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84965081749\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84965081749""}}
"
3187,scopus,lit,add_lit,2021-11-30T10:18:15+01:00,"{""title"":""TABLA: A unified template-based framework for accelerating statistical machine learning"",""eid"":""2-s2.0-84965008656"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84965008656?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84965008656\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84965008656\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84965008656""}}
"
3188,scopus,lit,add_lit,2021-11-30T10:18:15+01:00,"{""title"":""Neural Networks for Modeling and Control of Particle Accelerators"",""eid"":""2-s2.0-84964452790"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84964452790?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84964452790\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84964452790\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84964452790""}}
"
3189,scopus,lit,add_lit,2021-11-30T10:18:15+01:00,"{""title"":""On-chip droop-induced circuit delay prediction based on support-vector machines"",""eid"":""2-s2.0-84963732405"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84963732405?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84963732405\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84963732405\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84963732405""}}
"
3190,scopus,lit,add_lit,2021-11-30T10:18:15+01:00,"{""title"":""A configurable parallel hardware architecture for efficient integral histogram image computing"",""eid"":""2-s2.0-84940748971"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84940748971?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84940748971\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84940748971\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84940748971""}}
"
3191,scopus,lit,add_lit,2021-11-30T10:18:15+01:00,"{""title"":""Stacked Autoencoders Using Low-Power Accelerated Architectures for Object Recognition in Autonomous Systems"",""eid"":""2-s2.0-84929208788"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84929208788?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84929208788\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84929208788\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84929208788""}}
"
3192,scopus,lit,add_lit,2021-11-30T10:18:15+01:00,"{""title"":""Real time motion estimation using a neural architecture implemented on GPUs"",""eid"":""2-s2.0-84897352114"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84897352114?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84897352114\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84897352114\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84897352114""}}
"
3193,scopus,lit,add_lit,2021-11-30T10:18:15+01:00,"{""title"":""HPSVM: Heterogeneous Parallel SVM with Factorization Based IPM Algorithm on CPU-GPU Cluster"",""eid"":""2-s2.0-84968764097"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84968764097?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84968764097\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84968764097\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84968764097""}}
"
3194,scopus,lit,add_lit,2021-11-30T10:18:15+01:00,"{""title"":""A survey of techniques for approximate computing"",""eid"":""2-s2.0-84963984095"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84963984095?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84963984095\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84963984095\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84963984095""}}
"
3195,scopus,lit,add_lit,2021-11-30T10:18:15+01:00,"{""title"":""High efficiency on-board hyperspectral image classification with zynq SoC"",""eid"":""2-s2.0-84969752571"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84969752571?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84969752571\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84969752571\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84969752571""}}
"
3196,scopus,lit,add_lit,2021-11-30T10:18:15+01:00,"{""title"":""Intelligent Vision Systems: Exploring the State-of-the-Art and Opportunities for the Future"",""eid"":""2-s2.0-84966586043"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84966586043?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84966586043\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84966586043\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84966586043""}}
"
3197,scopus,lit,add_lit,2021-11-30T10:18:15+01:00,"{""title"":""A Distributed Memory Based Embedded CGRA for Accelerating Stencil Computations"",""eid"":""2-s2.0-84964727685"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84964727685?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84964727685\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84964727685\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84964727685""}}
"
3198,scopus,lit,add_lit,2021-11-30T10:18:15+01:00,"{""title"":""k nearest neighbor classification coprocessor with weighted clock-mapping-based searching"",""eid"":""2-s2.0-84959481034"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84959481034?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84959481034\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84959481034\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84959481034""}}
"
3199,scopus,lit,add_lit,2021-11-30T10:18:15+01:00,"{""title"":""Embedded GPU and multicore processors for emotional-based mobile robotic agents"",""eid"":""2-s2.0-84958756908"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84958756908?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0167739X15001855"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84958756908\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84958756908\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84958756908""}}
"
3200,scopus,lit,add_lit,2021-11-30T10:18:15+01:00,"{""title"":""Image Categorization by Learning a Propagated Graphlet Path"",""eid"":""2-s2.0-84949921250"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84949921250?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84949921250\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84949921250\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84949921250""}}
"
3201,scopus,lit,add_lit,2021-11-30T10:18:15+01:00,"{""title"":""A New Stochastic Computing Methodology for Efficient Neural Network Implementation"",""eid"":""2-s2.0-84928313274"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84928313274?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84928313274\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84928313274\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84928313274""}}
"
3202,scopus,lit,add_lit,2021-11-30T10:18:16+01:00,"{""title"":""FPGA-based image processing system for Quality Control and Palletization applications"",""eid"":""2-s2.0-84905037078"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84905037078?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84905037078\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84905037078\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84905037078""}}
"
3203,scopus,lit,add_lit,2021-11-30T10:18:16+01:00,"{""title"":""A modified particle swarm optimization for form and position errors of mechanical parts"",""eid"":""2-s2.0-84904758526"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84904758526?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84904758526\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84904758526\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84904758526""}}
"
3204,scopus,lit,add_lit,2021-11-30T10:18:16+01:00,"{""title"":""Practical scalable image analysis and indexing using Hadoop"",""eid"":""2-s2.0-84904401838"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84904401838?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84904401838\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84904401838\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84904401838""}}
"
3205,scopus,lit,add_lit,2021-11-30T10:18:16+01:00,"{""title"":""Neural decoding using a parallel sequential Monte Carlo method on point processes with ensemble effect"",""eid"":""2-s2.0-84903555162"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84903555162?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84903555162\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84903555162\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84903555162""}}
"
3206,scopus,lit,add_lit,2021-11-30T10:18:16+01:00,"{""title"":""Fast wavefront sensing using a hardware parallel classifier chip"",""eid"":""2-s2.0-84903272386"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84903272386?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84903272386\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84903272386\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84903272386""}}
"
3207,scopus,lit,add_lit,2021-11-30T10:18:16+01:00,"{""title"":""A digital array based bit serial processor for arbitrary window size kernel convolution in vision sensors"",""eid"":""2-s2.0-84903266574"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84903266574?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0167926013000783"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84903266574\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84903266574\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84903266574""}}
"
3208,scopus,lit,add_lit,2021-11-30T10:18:16+01:00,"{""title"":""A study of successive over-relaxation method parallelisation over modern HPC languages"",""eid"":""2-s2.0-84902480344"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84902480344?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84902480344\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84902480344\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84902480344""}}
"
3209,scopus,lit,add_lit,2021-11-30T10:18:16+01:00,"{""title"":""Real-time machine vision FPGA implementation for microfluidic monitoring on lab-on-chips"",""eid"":""2-s2.0-84902291579"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84902291579?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84902291579\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84902291579\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84902291579""}}
"
3210,scopus,lit,add_lit,2021-11-30T10:18:16+01:00,"{""title"":""Rapid spectral cloud screening onboard aircraft and spacecraft"",""eid"":""2-s2.0-84902075593"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84902075593?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84902075593\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84902075593\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84902075593""}}
"
3211,scopus,lit,add_lit,2021-11-30T10:18:16+01:00,"{""title"":""Locating moving objects in car-driving sequences"",""eid"":""2-s2.0-84902012226"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84902012226?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84902012226\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84902012226\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84902012226""}}
"
3212,scopus,lit,add_lit,2021-11-30T10:18:16+01:00,"{""title"":""Parallelization of the optical flow computation in sequences from moving cameras"",""eid"":""2-s2.0-84901979579"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84901979579?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84901979579\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84901979579\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84901979579""}}
"
3213,scopus,lit,add_lit,2021-11-30T10:18:16+01:00,"{""title"":""An integrated neuromimetic architecture for direct motion interpretation in the log-polar domain"",""eid"":""2-s2.0-84901939754"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84901939754?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1077314214000381"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84901939754\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84901939754\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84901939754""}}
"
3214,scopus,lit,add_lit,2021-11-30T10:18:16+01:00,"{""title"":""A high performance hardware architecture for portable, low-power retinal vessel segmentation"",""eid"":""2-s2.0-84901622285"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84901622285?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S016792601300076X"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84901622285\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84901622285\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84901622285""}}
"
3215,scopus,lit,add_lit,2021-11-30T10:18:16+01:00,"{""title"":""Parallel voting RANSAC and its implementation on FPGA"",""eid"":""2-s2.0-84901301267"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84901301267?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84901301267\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84901301267\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84901301267""}}
"
3216,scopus,lit,add_lit,2021-11-30T10:18:16+01:00,"{""title"":""Reconfigurable out-of-order system for fluid dynamics computation using unstructured mesh"",""eid"":""2-s2.0-84900035582"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84900035582?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84900035582\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84900035582\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84900035582""}}
"
3217,scopus,lit,add_lit,2021-11-30T10:18:16+01:00,"{""title"":""Efficient implementation of Sobel edge detection algorithm on CPU, GPU and FPGA"",""eid"":""2-s2.0-84898999415"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84898999415?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84898999415\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84898999415\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84898999415""}}
"
3218,scopus,lit,add_lit,2021-11-30T10:18:16+01:00,"{""title"":""FPGA-based biophysically-meaningful modeling of olivocerebellar neurons"",""eid"":""2-s2.0-84898957720"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84898957720?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84898957720\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84898957720\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84898957720""}}
"
3219,scopus,lit,add_lit,2021-11-30T10:18:16+01:00,"{""title"":""A general-purpose many-accelerator architecture based on dataflow graph clustering of applications"",""eid"":""2-s2.0-84898923361"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84898923361?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84898923361\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84898923361\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84898923361""}}
"
3220,scopus,lit,add_lit,2021-11-30T10:18:16+01:00,"{""title"":""Efficient algorithm for automatic road sign recognition and its hardware implementation"",""eid"":""2-s2.0-84897583397"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84897583397?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84897583397\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84897583397\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84897583397""}}
"
3221,scopus,lit,add_lit,2021-11-30T10:18:16+01:00,"{""title"":""Hardware-software optimizations of reconfigurable multi-core processors for floating-point computations of large sparse matrices"",""eid"":""2-s2.0-84897580965"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84897580965?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84897580965\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84897580965\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84897580965""}}
"
3222,scopus,lit,add_lit,2021-11-30T10:18:16+01:00,"{""title"":""A practical evaluation of the performance of the Impulse CoDeveloper HLS tool for implementing large-kernel 2-D filters"",""eid"":""2-s2.0-84897579120"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84897579120?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84897579120\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84897579120\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84897579120""}}
"
3223,scopus,lit,add_lit,2021-11-30T10:18:16+01:00,"{""title"":""T2fela: Type-2 fuzzy extreme learning algorithm for fast training of interval type-2 TSK fuzzy logic system"",""eid"":""2-s2.0-84897027430"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84897027430?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84897027430\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84897027430\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84897027430""}}
"
3224,scopus,lit,add_lit,2021-11-30T10:18:16+01:00,"{""title"":""An approximate logarithmic squaring circuit with error compensation for DSP applications"",""eid"":""2-s2.0-84893305364"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84893305364?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0026269214000068"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84893305364\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84893305364\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84893305364""}}
"
3225,scopus,lit,add_lit,2021-11-30T10:18:16+01:00,"{""title"":""A regression-based performance prediction framework for synchronous iterative algorithms on general purpose graphical processing unit clusters"",""eid"":""2-s2.0-84892533803"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84892533803?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84892533803\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84892533803\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84892533803""}}
"
3226,scopus,lit,add_lit,2021-11-30T10:18:16+01:00,"{""title"":""Computational methods for Conway's Game of Life cellular automaton"",""eid"":""2-s2.0-84890116692"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84890116692?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S187775031300094X"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84890116692\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84890116692\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84890116692""}}
"
3227,scopus,lit,add_lit,2021-11-30T10:18:17+01:00,"{""title"":""Binarized neural networks"",""eid"":""2-s2.0-85013626529"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85013626529?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85013626529\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85013626529\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85013626529""}}
"
3228,scopus,lit,add_lit,2021-11-30T10:18:17+01:00,"{""title"":""16th International Conference on Algorithms and Architectures for Parallel Processing, ICA3PP 2016"",""eid"":""2-s2.0-85007189486"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85007189486?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85007189486\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85007189486\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85007189486""}}
"
3229,scopus,lit,add_lit,2021-11-30T10:18:17+01:00,"{""title"":""The orlando project: A 28 nm FD-SOI low memory embedded neural network ASIC"",""eid"":""2-s2.0-84994422988"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84994422988?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84994422988\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84994422988\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84994422988""}}
"
3230,scopus,lit,add_lit,2021-11-30T10:18:17+01:00,"{""title"":""Formal analysis of HTM spatial pooler performance under predefined operation conditions"",""eid"":""2-s2.0-84992554919"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84992554919?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84992554919\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84992554919\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84992554919""}}
"
3231,scopus,lit,add_lit,2021-11-30T10:18:17+01:00,"{""title"":""A real-time pedestrian detection system in street scene"",""eid"":""2-s2.0-84992451555"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84992451555?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84992451555\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84992451555\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84992451555""}}
"
3232,scopus,lit,add_lit,2021-11-30T10:18:17+01:00,"{""title"":""Track-based forecasting of pedestrian behavior by polynomial approximation and multilayer perceptrons"",""eid"":""2-s2.0-84991761863"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84991761863?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84991761863\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84991761863\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84991761863""}}
"
3233,scopus,lit,add_lit,2021-11-30T10:18:17+01:00,"{""title"":""Fast optical flow using dense inverse search"",""eid"":""2-s2.0-84990036897"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84990036897?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84990036897\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84990036897\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84990036897""}}
"
3234,scopus,lit,add_lit,2021-11-30T10:18:17+01:00,"{""title"":""Divide-and-conquer parallelism for learning mixture models"",""eid"":""2-s2.0-84989843630"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84989843630?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84989843630\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84989843630\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84989843630""}}
"
3235,scopus,lit,add_lit,2021-11-30T10:18:17+01:00,"{""title"":""Bridging the Semantic Gaps of GPU Acceleration for Scale-out CNN-based Big Data Processing: Think Big, See Small"",""eid"":""2-s2.0-84989360908"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84989360908?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84989360908\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84989360908\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84989360908""}}
"
3236,scopus,lit,add_lit,2021-11-30T10:18:17+01:00,"{""title"":""An approach to reduce soft error rate of SRAM-based FPGA with SEU effects by partial mitigation and PSO"",""eid"":""2-s2.0-84989283971"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84989283971?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84989283971\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84989283971\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84989283971""}}
"
3237,scopus,lit,add_lit,2021-11-30T10:18:17+01:00,"{""title"":""A novel real-time pedestrian detection system on monocular vision"",""eid"":""2-s2.0-84988842025"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84988842025?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84988842025\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84988842025\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84988842025""}}
"
3238,scopus,lit,add_lit,2021-11-30T10:18:17+01:00,"{""title"":""High performance intrusion detection and prevention systems: A survey"",""eid"":""2-s2.0-84979273065"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84979273065?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84979273065\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84979273065\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84979273065""}}
"
3239,scopus,lit,add_lit,2021-11-30T10:18:17+01:00,"{""title"":""Embedded real-time stereo estimation via Semi-Global Matching on the GPU"",""eid"":""2-s2.0-84978472598"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84978472598?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1877050916306561"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84978472598\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84978472598\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84978472598""}}
"
3240,scopus,lit,add_lit,2021-11-30T10:18:17+01:00,"{""title"":""Image descriptor based on edge detection and crawler algorithm"",""eid"":""2-s2.0-84977566673"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84977566673?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84977566673\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84977566673\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84977566673""}}
"
3241,scopus,lit,add_lit,2021-11-30T10:18:17+01:00,"{""title"":""Evaluation of an inverse-kinematics depth-sensing controller for operation of a simulated robotic arm"",""eid"":""2-s2.0-84977471016"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84977471016?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84977471016\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84977471016\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84977471016""}}
"
3242,scopus,lit,add_lit,2021-11-30T10:18:17+01:00,"{""title"":""Deep neural network architecture implementation on FPGAs using a layer multiplexing scheme"",""eid"":""2-s2.0-84975502661"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84975502661?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84975502661\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84975502661\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84975502661""}}
"
3243,scopus,lit,add_lit,2021-11-30T10:18:17+01:00,"{""title"":""Real-time progressive hyperspectral image processing: Endmember finding and anomaly detection"",""eid"":""2-s2.0-84974794723"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84974794723?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84974794723\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84974794723\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84974794723""}}
"
3244,scopus,lit,add_lit,2021-11-30T10:18:17+01:00,"{""title"":""Estimate the impact of different heat capacity approximation methods on the numerical results during computer simulation of solidification"",""eid"":""2-s2.0-84969247922"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84969247922?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84969247922\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84969247922\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84969247922""}}
"
3245,scopus,lit,add_lit,2021-11-30T10:18:17+01:00,"{""title"":""Parallel FDFM approach for computing GCDs using the FPGA"",""eid"":""2-s2.0-84968665516"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84968665516?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84968665516\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84968665516\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84968665516""}}
"
3246,scopus,lit,add_lit,2021-11-30T10:18:17+01:00,"{""title"":""Performance analysis of Roberts edge detection using CUDA and OpenGL"",""eid"":""2-s2.0-84964052785"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84964052785?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84964052785\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84964052785\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84964052785""}}
"
3247,scopus,lit,add_lit,2021-11-30T10:18:17+01:00,"{""title"":""A scalable and customizable processor array for implementing cellular genetic algorithms"",""eid"":""2-s2.0-84962662662"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84962662662?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0925231215015933"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84962662662\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84962662662\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84962662662""}}
"
3248,scopus,lit,add_lit,2021-11-30T10:18:17+01:00,"{""title"":""Performance evaluation of feed-forward backpropagation neural network for classification on a reconfigurable hardware architecture"",""eid"":""2-s2.0-84961243915"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84961243915?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84961243915\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84961243915\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84961243915""}}
"
3249,scopus,lit,add_lit,2021-11-30T10:18:17+01:00,"{""title"":""Hardware acceleration of SVM-based classifier for melanoma images"",""eid"":""2-s2.0-84960344184"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84960344184?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84960344184\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84960344184\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84960344184""}}
"
3250,scopus,lit,add_lit,2021-11-30T10:18:17+01:00,"{""title"":""A review of image interest point detectors: From algorithms to FPGA hardware implementations"",""eid"":""2-s2.0-84959386696"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84959386696?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84959386696\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84959386696\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84959386696""}}
"
3251,scopus,lit,add_lit,2021-11-30T10:18:17+01:00,"{""title"":""Detection and description of image features: An introduction"",""eid"":""2-s2.0-84959363768"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84959363768?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84959363768\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84959363768\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84959363768""}}
"
3252,scopus,lit,add_lit,2021-11-30T10:18:20+01:00,"{""title"":""NeuroFlow: A general purpose spiking neural network simulation platform using customizable processors"",""eid"":""2-s2.0-84958056921"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84958056921?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84958056921\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84958056921\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84958056921""}}
"
3253,scopus,lit,add_lit,2021-11-30T10:18:20+01:00,"{""title"":""Review of stereo vision algorithms and their suitability for resource-limited systems"",""eid"":""2-s2.0-84955642924"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84955642924?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84955642924\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84955642924\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84955642924""}}
"
3254,scopus,lit,add_lit,2021-11-30T10:18:20+01:00,"{""title"":""Hardware accelerator for facial expression classification using linear SVM"",""eid"":""2-s2.0-84954537844"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84954537844?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84954537844\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84954537844\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84954537844""}}
"
3255,scopus,lit,add_lit,2021-11-30T10:18:20+01:00,"{""title"":""Embedded Hardware-Efficient Real-Time Classification With Cascade Support Vector Machines"",""eid"":""2-s2.0-84929773325"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84929773325?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84929773325\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84929773325\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84929773325""}}
"
3256,scopus,lit,add_lit,2021-11-30T10:18:20+01:00,"{""title"":""Camera based pedestrian path prediction by means of polynomial least-squares approximation and multilayer perceptron neural networks"",""eid"":""2-s2.0-84962754855"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84962754855?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84962754855\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84962754855\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84962754855""}}
"
3257,scopus,lit,add_lit,2021-11-30T10:18:20+01:00,"{""title"":""Gabor filter polynomial approximation based on a novel evolutionary stochastic technique"",""eid"":""2-s2.0-84959260962"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84959260962?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84959260962\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84959260962\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84959260962""}}
"
3258,scopus,lit,add_lit,2021-11-30T10:18:20+01:00,"{""title"":""Neuromorphic accelerators: A comparison between neuroscience and machine-learning approaches"",""eid"":""2-s2.0-84959892415"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84959892415?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84959892415\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84959892415\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84959892415""}}
"
3259,scopus,lit,add_lit,2021-11-30T10:18:20+01:00,"{""title"":""Fast support for unstructured data processing: The unified automata processor"",""eid"":""2-s2.0-84959866131"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84959866131?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84959866131\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84959866131\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84959866131""}}
"
3260,scopus,lit,add_lit,2021-11-30T10:18:20+01:00,"{""title"":""Hardware/software co-design of a traffic sign recognition system using zynq FPGas"",""eid"":""2-s2.0-84958185603"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84958185603?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84958185603\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84958185603\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84958185603""}}
"
3261,scopus,lit,add_lit,2021-11-30T10:18:20+01:00,"{""title"":""RRAM-Based Analog Approximate Computing"",""eid"":""2-s2.0-84961774941"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84961774941?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84961774941\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84961774941\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84961774941""}}
"
3262,scopus,lit,add_lit,2021-11-30T10:18:20+01:00,"{""title"":""An Energy-Efficient and Scalable Deep Learning/Inference Processor with Tetra-Parallel MIMD Architecture for Big Data Applications"",""eid"":""2-s2.0-84954556686"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84954556686?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84954556686\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84954556686\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84954556686""}}
"
3263,scopus,lit,add_lit,2021-11-30T10:18:20+01:00,"{""title"":""Stars’ centroid determination using PSF-fitting method"",""eid"":""2-s2.0-84951739631"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84951739631?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84951739631\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84951739631\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84951739631""}}
"
3264,scopus,lit,add_lit,2021-11-30T10:18:20+01:00,"{""title"":""The Use of Dedicated Processors to Accelerate the Identification of Novel Antibacterial Peptides"",""eid"":""2-s2.0-85066873027"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85066873027?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/3-s2.0-B9781608059799500019"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85066873027\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85066873027\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85066873027""}}
"
3265,scopus,lit,add_lit,2021-11-30T10:18:20+01:00,"{""title"":""High performance automatic target recognition"",""eid"":""2-s2.0-84962485552"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84962485552?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84962485552\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84962485552\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84962485552""}}
"
3266,scopus,lit,add_lit,2021-11-30T10:18:20+01:00,"{""title"":""Proceedings of WHPCF 2015: 8th Workshop on High Performance Computational Finance - Held in conjunction with SC 2015: The International Conference for High Performance Computing, Networking, Storage and Analysis"",""eid"":""2-s2.0-84959348064"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84959348064?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84959348064\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84959348064\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84959348064""}}
"
3267,scopus,lit,add_lit,2021-11-30T10:18:20+01:00,"{""title"":""A CGRA-Based Approach for Accelerating Convolutional Neural Networks"",""eid"":""2-s2.0-84962685007"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84962685007?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84962685007\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84962685007\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84962685007""}}
"
3268,scopus,lit,add_lit,2021-11-30T10:18:20+01:00,"{""title"":""Decision tree ensemble hardware accelerators for embedded applications"",""eid"":""2-s2.0-84964908776"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84964908776?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84964908776\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84964908776\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84964908776""}}
"
3269,scopus,lit,add_lit,2021-11-30T10:18:20+01:00,"{""title"":""GPU technology as a platform for accelerating physiological systems modeling based on Laguerre-Volterra networks"",""eid"":""2-s2.0-84953294251"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84953294251?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84953294251\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84953294251\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84953294251""}}
"
3270,scopus,lit,add_lit,2021-11-30T10:18:20+01:00,"{""title"":""GPU-accelerated multi-objective optimization of fuel treatments for mitigating wildfire hazard"",""eid"":""2-s2.0-84983575317"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84983575317?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1877750315300120"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84983575317\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84983575317\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84983575317""}}
"
3271,scopus,lit,add_lit,2021-11-30T10:18:20+01:00,"{""title"":""Hardware acceleration of homogeneous and heterogeneous ensemble classifiers"",""eid"":""2-s2.0-84946551120"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84946551120?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0141933115001593"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84946551120\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84946551120\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84946551120""}}
"
3272,scopus,lit,add_lit,2021-11-30T10:18:20+01:00,"{""title"":""Biologically compatible neural networks with reconfigurable hardware"",""eid"":""2-s2.0-84944314117"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84944314117?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S014193311500143X"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84944314117\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84944314117\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84944314117""}}
"
3273,scopus,lit,add_lit,2021-11-30T10:18:20+01:00,"{""title"":""An overview on memristor crossabr based neuromorphic circuit and architecture"",""eid"":""2-s2.0-84960107649"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84960107649?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84960107649\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84960107649\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84960107649""}}
"
3274,scopus,lit,add_lit,2021-11-30T10:18:20+01:00,"{""title"":""Assessment of FPGA implementations of one sided Jacobi algorithm for singular value decomposition"",""eid"":""2-s2.0-84957034780"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84957034780?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84957034780\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84957034780\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84957034780""}}
"
3275,scopus,lit,add_lit,2021-11-30T10:18:20+01:00,"{""title"":""The human brain project: High performance computing for brain cells Hw/Sw simulation and understanding"",""eid"":""2-s2.0-84958212999"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84958212999?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84958212999\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84958212999\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84958212999""}}
"
3276,scopus,lit,add_lit,2021-11-30T10:18:20+01:00,"{""title"":""Automatic support for multi-module parallelism from computational patterns"",""eid"":""2-s2.0-84962440941"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84962440941?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84962440941\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84962440941\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84962440941""}}
"
3277,scopus,lit,add_lit,2021-11-30T10:18:21+01:00,"{""title"":""A hybrid CPU/GPU pattern-matching algorithm for deep packet inspection"",""eid"":""2-s2.0-84947203537"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84947203537?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84947203537\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84947203537\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84947203537""}}
"
3278,scopus,lit,add_lit,2021-11-30T10:18:21+01:00,"{""title"":""Benchmark Tests on Improved Merge for Big Data Processing"",""eid"":""2-s2.0-84959317853"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84959317853?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84959317853\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84959317853\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84959317853""}}
"
3279,scopus,lit,add_lit,2021-11-30T10:18:21+01:00,"{""title"":""A First Attempt to Cloud-Based User Verification in Distributed System"",""eid"":""2-s2.0-84955506893"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84955506893?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84955506893\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84955506893\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84955506893""}}
"
3280,scopus,lit,add_lit,2021-11-30T10:18:21+01:00,"{""title"":""Keystroke dynamics authentication in cloud computing: A survey"",""eid"":""2-s2.0-84954450084"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84954450084?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84954450084\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84954450084\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84954450084""}}
"
3281,scopus,lit,add_lit,2021-11-30T10:18:21+01:00,"{""title"":""Review of pedestrian detection techniques in automotive far-infrared video"",""eid"":""2-s2.0-84942422962"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84942422962?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84942422962\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84942422962\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84942422962""}}
"
3282,scopus,lit,add_lit,2021-11-30T10:18:21+01:00,"{""title"":""HFirst: A Temporal Approach to Object Recognition"",""eid"":""2-s2.0-84941029030"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84941029030?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84941029030\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84941029030\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84941029030""}}
"
3283,scopus,lit,add_lit,2021-11-30T10:18:21+01:00,"{""title"":""Hybrid Working Set Algorithm for SVM Learning With a Kernel Coprocessor on FPGA"",""eid"":""2-s2.0-84908093844"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84908093844?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84908093844\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84908093844\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84908093844""}}
"
3284,scopus,lit,add_lit,2021-11-30T10:18:21+01:00,"{""title"":""Function approximation by hardware spiking neural network"",""eid"":""2-s2.0-84938290131"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84938290131?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84938290131\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84938290131\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84938290131""}}
"
3285,scopus,lit,add_lit,2021-11-30T10:18:21+01:00,"{""title"":""Neuron-like digital hardware architecture for large-scale neuromorphic computing"",""eid"":""2-s2.0-84951136937"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84951136937?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84951136937\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84951136937\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84951136937""}}
"
3286,scopus,lit,add_lit,2021-11-30T10:18:21+01:00,"{""title"":""Introduction of SVM algorithms and recent applications about fault diagnosis and other aspects"",""eid"":""2-s2.0-84949513478"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84949513478?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84949513478\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84949513478\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84949513478""}}
"
3287,scopus,lit,add_lit,2021-11-30T10:18:21+01:00,"{""title"":""Industrial inspection with open eyes: Advance with machine vision technology"",""eid"":""2-s2.0-84954593964"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84954593964?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84954593964\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84954593964\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84954593964""}}
"
3288,scopus,lit,add_lit,2021-11-30T10:18:21+01:00,"{""title"":""Brain-inspired architectures for nanoelectronics"",""eid"":""2-s2.0-84955738755"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84955738755?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84955738755\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84955738755\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84955738755""}}
"
3289,scopus,lit,add_lit,2021-11-30T10:18:21+01:00,"{""title"":""Speeding up the log-polar transform with inexpensive parallel hardware: graphics units and multi-core architectures"",""eid"":""2-s2.0-84939256161"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84939256161?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84939256161\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84939256161\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84939256161""}}
"
3290,scopus,lit,add_lit,2021-11-30T10:18:21+01:00,"{""title"":""A survey on fingerprint minutiae-based local matching for verification and identification: Taxonomy and experimental evaluation"",""eid"":""2-s2.0-84929173107"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84929173107?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0020025515002819"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84929173107\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84929173107\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84929173107""}}
"
3291,scopus,lit,add_lit,2021-11-30T10:18:21+01:00,"{""title"":""Frequency-flexible stochastic Gabor filter"",""eid"":""2-s2.0-84961383525"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84961383525?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84961383525\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84961383525\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84961383525""}}
"
3292,scopus,lit,add_lit,2021-11-30T10:18:21+01:00,"{""title"":""An efficient algorithm for determining positions of astronomical objects in the Deep Sky Object pictures"",""eid"":""2-s2.0-84951857715"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84951857715?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84951857715\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84951857715\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84951857715""}}
"
3293,scopus,lit,add_lit,2021-11-30T10:18:21+01:00,"{""title"":""Parallel Architectures for Learning the RTRN and Elman Dynamic Neural Networks"",""eid"":""2-s2.0-84939220433"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84939220433?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84939220433\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84939220433\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84939220433""}}
"
3294,scopus,lit,add_lit,2021-11-30T10:18:21+01:00,"{""title"":""Cortically inspired sensor fusion network for mobile robot egomotion estimation"",""eid"":""2-s2.0-84930762170"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84930762170?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0921889014003133"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84930762170\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84930762170\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84930762170""}}
"
3295,scopus,lit,add_lit,2021-11-30T10:18:21+01:00,"{""title"":""Gabor filter based on stochastic computation"",""eid"":""2-s2.0-84921852693"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84921852693?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84921852693\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84921852693\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84921852693""}}
"
3296,scopus,lit,add_lit,2021-11-30T10:18:21+01:00,"{""title"":""Iris matching algorithm on many-core platforms"",""eid"":""2-s2.0-84955438198"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84955438198?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84955438198\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84955438198\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84955438198""}}
"
3297,scopus,lit,add_lit,2021-11-30T10:18:21+01:00,"{""title"":""Scalability of multiclass simulation of spiking neural networks on GPUs"",""eid"":""2-s2.0-84951000948"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84951000948?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84951000948\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84951000948\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84951000948""}}
"
3298,scopus,lit,add_lit,2021-11-30T10:18:21+01:00,"{""title"":""A Parallel Digital VLSI Architecture for Integrated Support Vector Machine Training and Classification"",""eid"":""2-s2.0-85028228408"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85028228408?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85028228408\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85028228408\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85028228408""}}
"
3299,scopus,lit,add_lit,2021-11-30T10:18:21+01:00,"{""title"":""Learning a Probabilistic Topology Discovering Model for Scene Categorization"",""eid"":""2-s2.0-85027942193"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85027942193?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85027942193\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85027942193\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85027942193""}}
"
3300,scopus,lit,add_lit,2021-11-30T10:18:21+01:00,"{""title"":""Evolutionary optimization of neural networks with heterogeneous computation: Study and implementation"",""eid"":""2-s2.0-84943365970"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84943365970?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84943365970\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84943365970\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84943365970""}}
"
3301,scopus,lit,add_lit,2021-11-30T10:18:21+01:00,"{""title"":""Speedup of Learning in Interval Type-2 Neural Fuzzy Systems Through Graphic Processing Units"",""eid"":""2-s2.0-84938915900"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84938915900?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84938915900\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84938915900\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84938915900""}}
"
3302,scopus,lit,add_lit,2021-11-30T10:18:22+01:00,"{""title"":""Evolution of Memory Architecture"",""eid"":""2-s2.0-84937250157"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84937250157?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84937250157\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84937250157\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84937250157""}}
"
3303,scopus,lit,add_lit,2021-11-30T10:18:22+01:00,"{""title"":""Memory and Information Processing in Neuromorphic Systems"",""eid"":""2-s2.0-84937212908"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84937212908?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84937212908\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84937212908\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84937212908""}}
"
3304,scopus,lit,add_lit,2021-11-30T10:18:22+01:00,"{""title"":""Fast ICA on Modern GPU Architectures"",""eid"":""2-s2.0-84946143378"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84946143378?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84946143378\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84946143378\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84946143378""}}
"
3305,scopus,lit,add_lit,2021-11-30T10:18:22+01:00,"{""title"":""Fast and flexible conversion of geohash codes to and from latitude/longitude coordinates"",""eid"":""2-s2.0-84943392519"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84943392519?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84943392519\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84943392519\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84943392519""}}
"
3306,scopus,lit,add_lit,2021-11-30T10:18:22+01:00,"{""title"":""Zedwulf: Power-performance tradeoffs of a 32-node Zynq SoC cluster"",""eid"":""2-s2.0-84943391799"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84943391799?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84943391799\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84943391799\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84943391799""}}
"
3307,scopus,lit,add_lit,2021-11-30T10:18:22+01:00,"{""title"":""FPGA acceleration of recurrent neural network based language model"",""eid"":""2-s2.0-84943378851"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84943378851?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84943378851\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84943378851\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84943378851""}}
"
3308,scopus,lit,add_lit,2021-11-30T10:18:22+01:00,"{""title"":""Physical-limits-constrained minimum velocity norm coordinating scheme for wheeled mobile redundant manipulators"",""eid"":""2-s2.0-84930378306"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84930378306?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84930378306\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84930378306\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84930378306""}}
"
3309,scopus,lit,add_lit,2021-11-30T10:18:22+01:00,"{""title"":""A Spiking Neural Simulator Integrating Event-Driven and Time-Driven Computation Schemes Using Parallel CPU-GPU Co-Processing: A Case Study"",""eid"":""2-s2.0-84933054377"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84933054377?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84933054377\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84933054377\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84933054377""}}
"
3310,scopus,lit,add_lit,2021-11-30T10:18:22+01:00,"{""title"":""Hardware implementation of neural network with Sigmoidal activation functions using CORDIC"",""eid"":""2-s2.0-84934888792"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84934888792?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0141933115000642"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84934888792\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84934888792\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84934888792""}}
"
3311,scopus,lit,add_lit,2021-11-30T10:18:22+01:00,"{""title"":""ShiDianNao: Shifting vision processing closer to the sensor"",""eid"":""2-s2.0-84959912559"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84959912559?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84959912559\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84959912559\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84959912559""}}
"
3312,scopus,lit,add_lit,2021-11-30T10:18:22+01:00,"{""title"":""K-NN text classification using an FPGA-based sparse matrix vector multiplication accelerator"",""eid"":""2-s2.0-84975757507"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84975757507?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84975757507\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84975757507\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84975757507""}}
"
3313,scopus,lit,add_lit,2021-11-30T10:18:22+01:00,"{""title"":""Wavelet-Based Classification of Hyperspectral Images Using Extended Morphological Profiles on Graphics Processing Units"",""eid"":""2-s2.0-85027943364"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85027943364?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85027943364\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85027943364\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85027943364""}}
"
3314,scopus,lit,add_lit,2021-11-30T10:18:22+01:00,"{""title"":""On vectorization of deep convolutional neural networks for vision tasks"",""eid"":""2-s2.0-84959922723"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84959922723?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84959922723\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84959922723\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84959922723""}}
"
3315,scopus,lit,add_lit,2021-11-30T10:18:22+01:00,"{""title"":""Origami: A convolutional network accelerator"",""eid"":""2-s2.0-84955438096"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84955438096?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84955438096\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84955438096\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84955438096""}}
"
3316,scopus,lit,add_lit,2021-11-30T10:18:22+01:00,"{""title"":""LN-Annote: An alternative approach to information extraction from emails using locally-customized named-entity recognition"",""eid"":""2-s2.0-84968918992"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84968918992?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84968918992\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84968918992\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84968918992""}}
"
3317,scopus,lit,add_lit,2021-11-30T10:18:22+01:00,"{""title"":""Parallel support vector machine training with hybrid programming model"",""eid"":""2-s2.0-84931089194"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84931089194?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84931089194\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84931089194\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84931089194""}}
"
3318,scopus,lit,add_lit,2021-11-30T10:18:22+01:00,"{""title"":""High-performance and energy-efficient fault diagnosis using effective envelope analysis and denoising on a general-purpose graphics processing unit"",""eid"":""2-s2.0-84920173957"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84920173957?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84920173957\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84920173957\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84920173957""}}
"
3319,scopus,lit,add_lit,2021-11-30T10:18:22+01:00,"{""title"":""Accelerating complex brain-model simulations on GPU platforms"",""eid"":""2-s2.0-84945912732"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84945912732?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84945912732\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84945912732\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84945912732""}}
"
3320,scopus,lit,add_lit,2021-11-30T10:18:22+01:00,"{""title"":""FPGA implementation of a Deep Belief Network architecture for character recognition using stochastic computation"",""eid"":""2-s2.0-84929207969"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84929207969?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84929207969\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84929207969\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84929207969""}}
"
3321,scopus,lit,add_lit,2021-11-30T10:18:22+01:00,"{""title"":""An analysis of computational models for accelerating the subtractive pixel adjacency model computation"",""eid"":""2-s2.0-84983238521"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84983238521?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0045790615000105"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84983238521\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84983238521\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84983238521""}}
"
3322,scopus,lit,add_lit,2021-11-30T10:18:22+01:00,"{""title"":""PuDianNao: A polyvalent machine learning accelerator"",""eid"":""2-s2.0-84950983195"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84950983195?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84950983195\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84950983195\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84950983195""}}
"
3323,scopus,lit,add_lit,2021-11-30T10:18:22+01:00,"{""title"":""Sirius: An open end-to-end voice and vision personal assistant and its implications for future warehouse scale computers"",""eid"":""2-s2.0-84950981433"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84950981433?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84950981433\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84950981433\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84950981433""}}
"
3324,scopus,lit,add_lit,2021-11-30T10:18:22+01:00,"{""title"":""Cutting tool tracking and recognition based on infrared and visual imaging systems using principal component analysis (PCA) and discrete wavelet transform (DWT) combined with neural networks"",""eid"":""2-s2.0-84940003509"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84940003509?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84940003509\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84940003509\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84940003509""}}
"
3325,scopus,lit,add_lit,2021-11-30T10:18:22+01:00,"{""title"":""A Primer for Financial Engineering: Financial Signal Processing and Electronic Trading"",""eid"":""2-s2.0-84933573219"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84933573219?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84933573219\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84933573219\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84933573219""}}
"
3326,scopus,lit,add_lit,2021-11-30T10:18:22+01:00,"{""title"":""Parallel Laplacian filter using CUDA on GP-GPU"",""eid"":""2-s2.0-84937510508"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84937510508?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84937510508\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84937510508\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84937510508""}}
"
3327,scopus,lit,add_lit,2021-11-30T10:18:24+01:00,"{""title"":""Sirius: An open end-to-end voice and vision personal assistant and its implications for future warehouse scale computers"",""eid"":""2-s2.0-84939202658"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84939202658?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84939202658\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84939202658\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84939202658""}}
"
3328,scopus,lit,add_lit,2021-11-30T10:18:24+01:00,"{""title"":""PuDianNao: A polyvalent machine learning accelerator"",""eid"":""2-s2.0-84939194962"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84939194962?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84939194962\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84939194962\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84939194962""}}
"
3329,scopus,lit,add_lit,2021-11-30T10:18:24+01:00,"{""title"":""BRAINIAC: Bringing reliable accuracy into neurally-implemented approximate computing"",""eid"":""2-s2.0-84934325706"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84934325706?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84934325706\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84934325706\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84934325706""}}
"
3330,scopus,lit,add_lit,2021-11-30T10:18:24+01:00,"{""title"":""EMEURO: A framework for generating multi-purpose accelerators via deep learning"",""eid"":""2-s2.0-84926041511"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84926041511?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84926041511\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84926041511\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84926041511""}}
"
3331,scopus,lit,add_lit,2021-11-30T10:18:24+01:00,"{""title"":""Parallel hybrid PSO with CUDA for lD heat conduction equation"",""eid"":""2-s2.0-85028172112"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85028172112?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0045793014002187"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85028172112\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85028172112\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85028172112""}}
"
3332,scopus,lit,add_lit,2021-11-30T10:18:24+01:00,"{""title"":""A software architecture assisting workflow executions on cloud resources"",""eid"":""2-s2.0-84928492416"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84928492416?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84928492416\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84928492416\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84928492416""}}
"
3333,scopus,lit,add_lit,2021-11-30T10:18:24+01:00,"{""title"":""An embedded architecture for real-time object detection in digital images based on niching particle swarm optimization"",""eid"":""2-s2.0-84924224435"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84924224435?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84924224435\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84924224435\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84924224435""}}
"
3334,scopus,lit,add_lit,2021-11-30T10:18:24+01:00,"{""title"":""The role of real-time in biomedical science: A meta-analysis on computational complexity, delay and speedup"",""eid"":""2-s2.0-84921502182"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84921502182?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0010482515000037"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84921502182\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84921502182\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84921502182""}}
"
3335,scopus,lit,add_lit,2021-11-30T10:18:24+01:00,"{""title"":""A survey of Hough Transform"",""eid"":""2-s2.0-84916877463"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84916877463?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0031320314003446"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84916877463\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84916877463\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84916877463""}}
"
3336,scopus,lit,add_lit,2021-11-30T10:18:24+01:00,"{""title"":""Accelerating SVM on Ultra Low Power ASIP for High Throughput Streaming Applications"",""eid"":""2-s2.0-84938269092"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84938269092?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84938269092\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84938269092\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84938269092""}}
"
3337,scopus,lit,add_lit,2021-11-30T10:18:24+01:00,"{""title"":""Modeling resonant frequency of microstrip antenna using GPU-based neural network"",""eid"":""2-s2.0-84925846106"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84925846106?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84925846106\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84925846106\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84925846106""}}
"
3338,scopus,lit,add_lit,2021-11-30T10:18:24+01:00,"{""title"":""Training deep neural networks with low precision multiplications"",""eid"":""2-s2.0-85083952302"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85083952302?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85083952302\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85083952302\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85083952302""}}
"
3339,scopus,lit,add_lit,2021-11-30T10:18:24+01:00,"{""title"":""An elastic net-regularized HMAX model of visual processing"",""eid"":""2-s2.0-85008316370"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85008316370?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85008316370\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85008316370\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85008316370""}}
"
3340,scopus,lit,add_lit,2021-11-30T10:18:24+01:00,"{""title"":""Robot hands and multi-fingered haptic interfaces: Fundamentals and applications"",""eid"":""2-s2.0-84987825312"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84987825312?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84987825312\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84987825312\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84987825312""}}
"
3341,scopus,lit,add_lit,2021-11-30T10:18:24+01:00,"{""title"":""The stochastic, Markovian, Hodgkin-Huxley type of mathematical model of the neuron"",""eid"":""2-s2.0-84987707841"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84987707841?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84987707841\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84987707841\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84987707841""}}
"
3342,scopus,lit,add_lit,2021-11-30T10:18:24+01:00,"{""title"":""Analyzing Analytics"",""eid"":""2-s2.0-84975032480"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84975032480?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84975032480\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84975032480\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84975032480""}}
"
3343,scopus,lit,add_lit,2021-11-30T10:18:24+01:00,"{""title"":""Overview and current status of remote sensing applications based on unmanned aerial vehicles (UAVs)"",""eid"":""2-s2.0-84973493588"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84973493588?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0099111215300793"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84973493588\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84973493588\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84973493588""}}
"
3344,scopus,lit,add_lit,2021-11-30T10:18:24+01:00,"{""title"":""Comparison of different heat capacity approximation in solidification modeling"",""eid"":""2-s2.0-84969211780"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84969211780?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84969211780\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84969211780\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84969211780""}}
"
3345,scopus,lit,add_lit,2021-11-30T10:18:24+01:00,"{""title"":""Binaryconnect: Training deep neural networks with binary weights during propagations"",""eid"":""2-s2.0-84965117606"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84965117606?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84965117606\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84965117606\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84965117606""}}
"
3346,scopus,lit,add_lit,2021-11-30T10:18:24+01:00,"{""title"":""15th International Conference on Algorithms and Architectures for Parallel Processing, ICA3PP 2015"",""eid"":""2-s2.0-84959338301"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84959338301?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84959338301\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84959338301\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84959338301""}}
"
3347,scopus,lit,add_lit,2021-11-30T10:18:24+01:00,"{""title"":""ASIC-based architecture for the real-time computation of 2-D convolution with large kernel size"",""eid"":""2-s2.0-84958647265"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84958647265?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84958647265\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84958647265\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84958647265""}}
"
3348,scopus,lit,add_lit,2021-11-30T10:18:24+01:00,"{""title"":""Is the colony of ants able to recognize graphic objects?"",""eid"":""2-s2.0-84951797199"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84951797199?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84951797199\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84951797199\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84951797199""}}
"
3349,scopus,lit,add_lit,2021-11-30T10:18:24+01:00,"{""title"":""Generalized reconfigurable memristive dynamical system (MDS) for neuromorphic applications"",""eid"":""2-s2.0-84949555232"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84949555232?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84949555232\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84949555232\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84949555232""}}
"
3350,scopus,lit,add_lit,2021-11-30T10:18:24+01:00,"{""title"":""Demonstrating the performance, flexibility and programmability of the hardware architecture of systemic computation modelling cancer growth"",""eid"":""2-s2.0-84948769627"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84948769627?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84948769627\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84948769627\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84948769627""}}
"
3351,scopus,lit,add_lit,2021-11-30T10:18:24+01:00,"{""title"":""Efficient Asian option pricing with CUDA"",""eid"":""2-s2.0-84948432938"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84948432938?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84948432938\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84948432938\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84948432938""}}
"
3352,scopus,lit,add_lit,2021-11-30T10:18:25+01:00,"{""title"":""Real-time signal identification in big data streams Bragg-Spot localization in photon science"",""eid"":""2-s2.0-84948412670"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84948412670?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84948412670\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84948412670\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84948412670""}}
"
3353,scopus,lit,add_lit,2021-11-30T10:18:25+01:00,"{""title"":""A parallel SRM feature extraction algorithm for steganalysis based on GPU architecture"",""eid"":""2-s2.0-84947222472"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84947222472?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84947222472\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84947222472\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84947222472""}}
"
3354,scopus,lit,add_lit,2021-11-30T10:18:25+01:00,"{""title"":""A low cost high performance computing platform for cellular nonlinear networks using python for CUDA"",""eid"":""2-s2.0-84947087728"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84947087728?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84947087728\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84947087728\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84947087728""}}
"
3355,scopus,lit,add_lit,2021-11-30T10:18:25+01:00,"{""title"":""Development of FPGA toolbox for implementation of spiking neural networks"",""eid"":""2-s2.0-84946915360"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84946915360?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84946915360\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84946915360\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84946915360""}}
"
3356,scopus,lit,add_lit,2021-11-30T10:18:25+01:00,"{""title"":""Analyzing analytics"",""eid"":""2-s2.0-84946887435"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84946887435?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84946887435\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84946887435\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84946887435""}}
"
3357,scopus,lit,add_lit,2021-11-30T10:18:25+01:00,"{""title"":""Multi-FPGA implementation of feedforward network and its performance analysis"",""eid"":""2-s2.0-84946541331"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84946541331?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84946541331\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84946541331\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84946541331""}}
"
3358,scopus,lit,add_lit,2021-11-30T10:18:25+01:00,"{""title"":""VLSI architecture of Pairwise Linear SVM for facial expression recognition"",""eid"":""2-s2.0-84946224595"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84946224595?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84946224595\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84946224595\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84946224595""}}
"
3359,scopus,lit,add_lit,2021-11-30T10:18:25+01:00,"{""title"":""Analysis of parallel processor architectures for the solution of the Black-Scholes PDE"",""eid"":""2-s2.0-84946214085"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84946214085?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84946214085\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84946214085\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84946214085""}}
"
3360,scopus,lit,add_lit,2021-11-30T10:18:25+01:00,"{""title"":""An energy-efficient memory-based high-throughput VLSI architecture for convolutional networks"",""eid"":""2-s2.0-84946011836"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84946011836?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84946011836\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84946011836\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84946011836""}}
"
3361,scopus,lit,add_lit,2021-11-30T10:18:25+01:00,"{""title"":""Machine learning using cellular automata based feature expansion and reservoir computing"",""eid"":""2-s2.0-84945249528"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84945249528?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84945249528\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84945249528\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84945249528""}}
"
3362,scopus,lit,add_lit,2021-11-30T10:18:25+01:00,"{""title"":""Efficient learning machines: Theories, concepts, and applications for engineers and system designers"",""eid"":""2-s2.0-84944250901"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84944250901?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84944250901\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84944250901\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84944250901""}}
"
3363,scopus,lit,add_lit,2021-11-30T10:18:25+01:00,"{""title"":""Language identification and modeling in specialized hardware"",""eid"":""2-s2.0-84944030684"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84944030684?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84944030684\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84944030684\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84944030684""}}
"
3364,scopus,lit,add_lit,2021-11-30T10:18:25+01:00,"{""title"":""Industrial inspection with open eyes: Advance with machine vision technology"",""eid"":""2-s2.0-84942239827"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84942239827?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84942239827\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84942239827\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84942239827""}}
"
3365,scopus,lit,add_lit,2021-11-30T10:18:25+01:00,"{""title"":""Bio-inspired approach for intelligent unattended ground sensors"",""eid"":""2-s2.0-84938723183"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84938723183?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84938723183\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84938723183\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84938723183""}}
"
3366,scopus,lit,add_lit,2021-11-30T10:18:25+01:00,"{""title"":""A neuromorphic implementation of multiple spike-timing synaptic plasticity rules for large-scale neural networks"",""eid"":""2-s2.0-84930655723"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84930655723?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84930655723\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84930655723\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84930655723""}}
"
3367,scopus,lit,add_lit,2021-11-30T10:18:25+01:00,"{""title"":""Parallel framework for dimensionality reduction of large-scale datasets"",""eid"":""2-s2.0-84925624347"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84925624347?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84925624347\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84925624347\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84925624347""}}
"
3368,scopus,lit,add_lit,2021-11-30T10:18:25+01:00,"{""title"":""An investigation of the efficient implementation of cellular automata on multi-core CPU and GPU hardware"",""eid"":""2-s2.0-84923817866"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84923817866?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0743731514002044"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84923817866\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84923817866\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84923817866""}}
"
3369,scopus,lit,add_lit,2021-11-30T10:18:25+01:00,"{""title"":""A scalable CNN architecture and its application to short exposure stellar images processing on a HPRC"",""eid"":""2-s2.0-84922782481"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84922782481?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0925231214013125"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84922782481\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84922782481\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84922782481""}}
"
3370,scopus,lit,add_lit,2021-11-30T10:18:25+01:00,"{""title"":""A framework for plasticity implementation on the SpiNNaker neural architecture"",""eid"":""2-s2.0-84921798570"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84921798570?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84921798570\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84921798570\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84921798570""}}
"
3371,scopus,lit,add_lit,2021-11-30T10:18:25+01:00,"{""title"":""Hardware Specialization in Low-power Sensing Applications to Address Energy and Resilience"",""eid"":""2-s2.0-84920710442"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84920710442?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84920710442\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84920710442\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84920710442""}}
"
3372,scopus,lit,add_lit,2021-11-30T10:18:25+01:00,"{""title"":""Neural acceleration for generalpurpose approximate programs"",""eid"":""2-s2.0-84920134559"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84920134559?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84920134559\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84920134559\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84920134559""}}
"
3373,scopus,lit,add_lit,2021-11-30T10:18:25+01:00,"{""title"":""A tensor-based approach to touch modality classification by using machine learning"",""eid"":""2-s2.0-84919492826"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84919492826?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0921889014002073"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84919492826\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84919492826\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84919492826""}}
"
3374,scopus,lit,add_lit,2021-11-30T10:18:25+01:00,"{""title"":""Deep Learning in neural networks: An overview"",""eid"":""2-s2.0-84910651844"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84910651844?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0893608014002135"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84910651844\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84910651844\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84910651844""}}
"
3375,scopus,lit,add_lit,2021-11-30T10:18:25+01:00,"{""title"":""Optimization of structure and system latency in evolvable block-based neural networks using genetic algorithm"",""eid"":""2-s2.0-84940234194"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84940234194?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0925231214006766"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84940234194\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84940234194\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84940234194""}}
"
3376,scopus,lit,add_lit,2021-11-30T10:18:25+01:00,"{""title"":""Modeling resonant frequency of rectangular microstrip antenna using CUDA-based artificial neural network trained by particle swarm optimization algorithm"",""eid"":""2-s2.0-84940643649"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84940643649?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84940643649\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84940643649\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84940643649""}}
"
3377,scopus,lit,add_lit,2021-11-30T10:18:26+01:00,"{""title"":""Evolutionary single hidden-layer feed forward networks"",""eid"":""2-s2.0-84920502127"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84920502127?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84920502127\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84920502127\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84920502127""}}
"
3378,scopus,lit,add_lit,2021-11-30T10:18:26+01:00,"{""title"":""Comparative study of system on chip based solution for floating and fixed point differential evolution algorithm"",""eid"":""2-s2.0-84908480791"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84908480791?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S2210650214000510"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84908480791\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84908480791\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84908480791""}}
"
3379,scopus,lit,add_lit,2021-11-30T10:18:26+01:00,"{""title"":""An improvement of stars' centroid determination using PSF-fitting method"",""eid"":""2-s2.0-84913611791"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84913611791?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84913611791\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84913611791\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84913611791""}}
"
3380,scopus,lit,add_lit,2021-11-30T10:18:26+01:00,"{""title"":""Architectures for Computer Vision: From Algorithm to Chip with Verilog"",""eid"":""2-s2.0-84927576702"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84927576702?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84927576702\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84927576702\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84927576702""}}
"
3381,scopus,lit,add_lit,2021-11-30T10:18:26+01:00,"{""title"":""Practical aspects of genome-wide association interaction analysis"",""eid"":""2-s2.0-84919392535"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84919392535?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84919392535\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84919392535\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84919392535""}}
"
3382,scopus,lit,add_lit,2021-11-30T10:18:26+01:00,"{""title"":""Neural networks and statistical learning"",""eid"":""2-s2.0-84949178647"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84949178647?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84949178647\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84949178647\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84949178647""}}
"
3383,scopus,lit,add_lit,2021-11-30T10:18:26+01:00,"{""title"":""Pipelined HAC Estimation Engines for Multivariate Time Series"",""eid"":""2-s2.0-84920253259"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84920253259?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84920253259\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84920253259\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84920253259""}}
"
3384,scopus,lit,add_lit,2021-11-30T10:18:26+01:00,"{""title"":""LEMS: A language for expressing complex biological models in concise and hierarchical form and its use in underpinning NeuroML 2"",""eid"":""2-s2.0-84907584117"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84907584117?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84907584117\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84907584117\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84907584117""}}
"
3385,scopus,lit,add_lit,2021-11-30T10:18:26+01:00,"{""title"":""Fast LBP face detection on low-power SIMD architectures"",""eid"":""2-s2.0-84908546093"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84908546093?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84908546093\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84908546093\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84908546093""}}
"
3386,scopus,lit,add_lit,2021-11-30T10:18:26+01:00,"{""title"":""A 240 G-ops/s mobile coprocessor for deep neural networks"",""eid"":""2-s2.0-84908529622"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84908529622?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84908529622\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84908529622\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84908529622""}}
"
3387,scopus,lit,add_lit,2021-11-30T10:18:26+01:00,"{""title"":""Personal access control system using moving object detection and face recognition"",""eid"":""2-s2.0-84908612805"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84908612805?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84908612805\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84908612805\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84908612805""}}
"
3388,scopus,lit,add_lit,2021-11-30T10:18:26+01:00,"{""title"":""Review of oil spill remote sensing"",""eid"":""2-s2.0-84902113336"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84902113336?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0025326X14002021"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84902113336\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84902113336\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84902113336""}}
"
3389,scopus,lit,add_lit,2021-11-30T10:18:26+01:00,"{""title"":""Experimental comparison of support vector machines with random forests for hyperspectral image land cover classification"",""eid"":""2-s2.0-84903952190"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84903952190?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84903952190\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84903952190\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84903952190""}}
"
3390,scopus,lit,add_lit,2021-11-30T10:18:26+01:00,"{""title"":""Computer vision metrics: Survey, taxonomy, and analysis"",""eid"":""2-s2.0-84933498482"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84933498482?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84933498482\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84933498482\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84933498482""}}
"
3391,scopus,lit,add_lit,2021-11-30T10:18:26+01:00,"{""title"":""A survey on FPGA-based sensor systems: Towards intelligent and reconfigurable low-power sensors for computer vision, control and signal processing"",""eid"":""2-s2.0-84897371419"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84897371419?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84897371419\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84897371419\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84897371419""}}
"
3392,scopus,lit,add_lit,2021-11-30T10:18:26+01:00,"{""title"":""Accelerating unstructured finite volume computations on field-programmable gate arrays"",""eid"":""2-s2.0-84893947066"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84893947066?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84893947066\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84893947066\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84893947066""}}
"
3393,scopus,lit,add_lit,2021-11-30T10:18:26+01:00,"{""title"":""Memory-based hardware-accelerated system for high-speed human detection"",""eid"":""2-s2.0-84894053295"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84894053295?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84894053295\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84894053295\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84894053295""}}
"
3394,scopus,lit,add_lit,2021-11-30T10:18:26+01:00,"{""title"":""GPU-based high-performance computing for radiation therapy"",""eid"":""2-s2.0-84893845759"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84893845759?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84893845759\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84893845759\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84893845759""}}
"
3395,scopus,lit,add_lit,2021-11-30T10:18:26+01:00,"{""title"":""A heterogeneous computing system with memristor-based neuromorphic accelerators"",""eid"":""2-s2.0-84946687223"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84946687223?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84946687223\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84946687223\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84946687223""}}
"
3396,scopus,lit,add_lit,2021-11-30T10:18:26+01:00,"{""title"":""Memory access optimized routing scheme for deep networks on a mobile coprocessor"",""eid"":""2-s2.0-84946685263"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84946685263?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84946685263\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84946685263\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84946685263""}}
"
3397,scopus,lit,add_lit,2021-11-30T10:18:26+01:00,"{""title"":""2D instantaneous frequency-based method for motion estimation using total variation"",""eid"":""2-s2.0-84949928336"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84949928336?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84949928336\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84949928336\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84949928336""}}
"
3398,scopus,lit,add_lit,2021-11-30T10:18:26+01:00,"{""title"":""GPU implementation for Arabic Sign Language real time recognition using Multi-level Multiplicative Neural Networks"",""eid"":""2-s2.0-84946685754"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84946685754?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84946685754\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84946685754\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84946685754""}}
"
3399,scopus,lit,add_lit,2021-11-30T10:18:26+01:00,"{""title"":""A fully pipelined FPGA architecture of a factored restricted Boltzmann machine artificial neural network"",""eid"":""2-s2.0-84897766132"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84897766132?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84897766132\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84897766132\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84897766132""}}
"
3400,scopus,lit,add_lit,2021-11-30T10:18:26+01:00,"{""title"":""High-resolution, real-time three-dimensional shape measurement on graphics processing unit"",""eid"":""2-s2.0-84897751112"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84897751112?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84897751112\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84897751112\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84897751112""}}
"
3401,scopus,lit,add_lit,2021-11-30T10:18:26+01:00,"{""title"":""Hardware accelerators in computational biology: Application, potential, and challenges"",""eid"":""2-s2.0-84896763590"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84896763590?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84896763590\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84896763590\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84896763590""}}
"
3402,scopus,lit,add_lit,2021-11-30T10:18:26+01:00,"{""title"":""Speeding up convolutional neural networks with low rank expansions"",""eid"":""2-s2.0-85062833929"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85062833929?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85062833929\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85062833929\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85062833929""}}
"
3403,scopus,lit,add_lit,2021-11-30T10:18:26+01:00,"{""title"":""Background subtraction on embedded hardware"",""eid"":""2-s2.0-85054239053"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85054239053?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85054239053\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85054239053\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85054239053""}}
"
3404,scopus,lit,add_lit,2021-11-30T10:18:26+01:00,"{""title"":""Traditional approaches in background modeling for static cameras"",""eid"":""2-s2.0-85054222566"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85054222566?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85054222566\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85054222566\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85054222566""}}
"
3405,scopus,lit,add_lit,2021-11-30T10:18:26+01:00,"{""title"":""Pulse-coupled neural network performance for real-time identification of vegetation during forced landing"",""eid"":""2-s2.0-85000730326"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85000730326?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85000730326\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85000730326\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85000730326""}}
"
3406,scopus,lit,add_lit,2021-11-30T10:18:26+01:00,"{""title"":""Classification of hyperspectral images using machine learning methods"",""eid"":""2-s2.0-84958521472"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84958521472?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84958521472\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84958521472\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84958521472""}}
"
3407,scopus,lit,add_lit,2021-11-30T10:18:26+01:00,"{""title"":""Recent approaches in background modeling for static cameras"",""eid"":""2-s2.0-84942784882"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84942784882?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84942784882\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84942784882\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84942784882""}}
"
3408,scopus,lit,add_lit,2021-11-30T10:18:26+01:00,"{""title"":""Parallelized feature extraction and acoustic model training"",""eid"":""2-s2.0-84940756206"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84940756206?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84940756206\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84940756206\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84940756206""}}
"
3409,scopus,lit,add_lit,2021-11-30T10:18:26+01:00,"{""title"":""Real-time visual saliency architecture for FPGA with top-down attention modulation"",""eid"":""2-s2.0-84938587849"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84938587849?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84938587849\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84938587849\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84938587849""}}
"
3410,scopus,lit,add_lit,2021-11-30T10:18:26+01:00,"{""title"":""Reconfigurable implementation of a CNN-UM platform for fast dynamical systems simulation"",""eid"":""2-s2.0-84927711318"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84927711318?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84927711318\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84927711318\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84927711318""}}
"
3411,scopus,lit,add_lit,2021-11-30T10:18:26+01:00,"{""title"":""Memristors and the future of cyber security hardware"",""eid"":""2-s2.0-84927617614"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84927617614?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84927617614\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84927617614\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84927617614""}}
"
3412,scopus,lit,add_lit,2021-11-30T10:18:26+01:00,"{""title"":""Computing efficiently spectral-spatial classification of hyperspectral images on commodity GPUs"",""eid"":""2-s2.0-84927608496"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84927608496?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84927608496\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84927608496\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84927608496""}}
"
3413,scopus,lit,add_lit,2021-11-30T10:18:26+01:00,"{""title"":""Experimental demonstration of the fixed-point sparse coding performance"",""eid"":""2-s2.0-84920162876"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84920162876?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84920162876\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84920162876\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84920162876""}}
"
3414,scopus,lit,add_lit,2021-11-30T10:18:26+01:00,"{""title"":""A vision sensor system with a real-time multi-scale filtering function"",""eid"":""2-s2.0-84919674943"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84919674943?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84919674943\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84919674943\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84919674943""}}
"
3415,scopus,lit,add_lit,2021-11-30T10:18:26+01:00,"{""title"":""Multi-softcore architecture on FPGA"",""eid"":""2-s2.0-84916214942"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84916214942?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84916214942\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84916214942\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84916214942""}}
"
3416,scopus,lit,add_lit,2021-11-30T10:18:26+01:00,"{""title"":""Spiking neuro-fuzzy clustering system and its memristor crossbar based implementation"",""eid"":""2-s2.0-84915788452"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84915788452?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0026269214002675"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84915788452\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84915788452\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84915788452""}}
"
3417,scopus,lit,add_lit,2021-11-30T10:18:26+01:00,"{""title"":""Optimal mapping of inferior olive neuron simulations on the Single-Chip Cloud Computer"",""eid"":""2-s2.0-84907900150"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84907900150?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84907900150\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84907900150\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84907900150""}}
"
3418,scopus,lit,add_lit,2021-11-30T10:18:26+01:00,"{""title"":""Performance evaluation of the Intel Xeon Phi manycore architecture using parallel video-based driver assistance algorithms"",""eid"":""2-s2.0-84907899070"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84907899070?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84907899070\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84907899070\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84907899070""}}
"
3419,scopus,lit,add_lit,2021-11-30T10:18:26+01:00,"{""title"":""Neuromodulation based control of an autonomous robot in a safe cloud environment"",""eid"":""2-s2.0-84907058862"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84907058862?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84907058862\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84907058862\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84907058862""}}
"
3420,scopus,lit,add_lit,2021-11-30T10:18:26+01:00,"{""title"":""FPGA acceleration of a pseudorandom number generator based on chaotic iterations"",""eid"":""2-s2.0-84906835164"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84906835164?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S221421261400012X"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84906835164\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84906835164\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84906835164""}}
"
3421,scopus,lit,add_lit,2021-11-30T10:18:26+01:00,"{""title"":""Introduction to Audio Analysis: A MATLAB Approach"",""eid"":""2-s2.0-84906759941"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84906759941?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84906759941\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84906759941\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84906759941""}}
"
3422,scopus,lit,add_lit,2021-11-30T10:18:26+01:00,"{""title"":""Classification of Database by Using Parallelization of Algorithms Third Generation in a GPU"",""eid"":""2-s2.0-84906545881"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84906545881?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84906545881\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84906545881\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84906545881""}}
"
3423,scopus,lit,add_lit,2021-11-30T10:18:26+01:00,"{""title"":""Applying hardware-based machine learning to signature-based network intrusion detection"",""eid"":""2-s2.0-84906347226"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84906347226?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84906347226\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84906347226\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84906347226""}}
"
3424,scopus,lit,add_lit,2021-11-30T10:18:26+01:00,"{""title"":""Applying hardware-based machine learning to signature-based network intrusion detection"",""eid"":""2-s2.0-84906330256"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84906330256?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84906330256\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84906330256\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84906330256""}}
"
3425,scopus,lit,add_lit,2021-11-30T10:18:26+01:00,"{""title"":""Fast computation of voxel-level brain connectivity maps from resting-state functional MRI using l\u003cinf\u003e1\u003c/inf\u003e-norm as approximation of Pearson's temporal correlation: Proof-of-concept and example vector hardware implementation"",""eid"":""2-s2.0-84906043690"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84906043690?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1350453314001520"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84906043690\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84906043690\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84906043690""}}
"
3426,scopus,lit,add_lit,2021-11-30T10:18:26+01:00,"{""title"":""4th International Conference on Intelligent Structure and Vibration Control, ISVC 2014"",""eid"":""2-s2.0-84905816532"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84905816532?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84905816532\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84905816532\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84905816532""}}
"
3427,scopus,lit,add_lit,2021-11-30T10:18:28+01:00,"{""title"":""Implementation of configurable and multipurpose spiking neural networks on GPUs"",""eid"":""2-s2.0-84865081040"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84865081040?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84865081040\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84865081040\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84865081040""}}
"
3428,scopus,lit,add_lit,2021-11-30T10:18:28+01:00,"{""title"":""FPGA implementations of data mining algorithms"",""eid"":""2-s2.0-84865078025"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84865078025?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84865078025\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84865078025\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84865078025""}}
"
3429,scopus,lit,add_lit,2021-11-30T10:18:28+01:00,"{""title"":""Visualising large-scale neural network models in real-time"",""eid"":""2-s2.0-84865062807"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84865062807?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84865062807\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84865062807\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84865062807""}}
"
3430,scopus,lit,add_lit,2021-11-30T10:18:28+01:00,"{""title"":""System-on-chip for biologically inspired vision applications"",""eid"":""2-s2.0-84864918550"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84864918550?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84864918550\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84864918550\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84864918550""}}
"
3431,scopus,lit,add_lit,2021-11-30T10:18:28+01:00,"{""title"":""Emulating mammalian vision on reconfigurable hardware"",""eid"":""2-s2.0-84864915534"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84864915534?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84864915534\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84864915534\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84864915534""}}
"
3432,scopus,lit,add_lit,2021-11-30T10:18:28+01:00,"{""title"":""Small gestures go a long way: How many bits per gesture do recognizers actually need?"",""eid"":""2-s2.0-84864746533"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84864746533?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84864746533\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84864746533\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84864746533""}}
"
3433,scopus,lit,add_lit,2021-11-30T10:18:28+01:00,"{""title"":""The Paramountcy of Reconfigurable Computing"",""eid"":""2-s2.0-84886229318"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84886229318?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84886229318\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84886229318\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84886229318""}}
"
3434,scopus,lit,add_lit,2021-11-30T10:18:28+01:00,"{""title"":""Accelerating neuromorphic vision algorithms for recognition"",""eid"":""2-s2.0-84863551827"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84863551827?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84863551827\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84863551827\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84863551827""}}
"
3435,scopus,lit,add_lit,2021-11-30T10:18:28+01:00,"{""title"":""A hierachical configuration system for a massively parallel neural hardware platform"",""eid"":""2-s2.0-84862638410"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84862638410?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84862638410\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84862638410\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84862638410""}}
"
3436,scopus,lit,add_lit,2021-11-30T10:18:28+01:00,"{""title"":""GPU accelerated real-time object detection on high resolution videos using Modified Census Transform"",""eid"":""2-s2.0-84862122368"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84862122368?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84862122368\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84862122368\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84862122368""}}
"
3437,scopus,lit,add_lit,2021-11-30T10:18:28+01:00,"{""title"":""A Comparison of FPGA and GPU for real-time phase-based optical flow, stereo, and local image features"",""eid"":""2-s2.0-84861556494"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84861556494?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84861556494\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84861556494\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84861556494""}}
"
3438,scopus,lit,add_lit,2021-11-30T10:18:28+01:00,"{""title"":""Progress in the scoring functions of protein-protein docking"",""eid"":""2-s2.0-84860488729"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84860488729?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84860488729\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84860488729\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84860488729""}}
"
3439,scopus,lit,add_lit,2021-11-30T10:18:28+01:00,"{""title"":""FPGA implementation of generalized hebbian algorithm for texture classification"",""eid"":""2-s2.0-84861564517"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84861564517?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84861564517\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84861564517\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84861564517""}}
"
3440,scopus,lit,add_lit,2021-11-30T10:18:28+01:00,"{""title"":""Design exploration of quadrature methods in option pricing"",""eid"":""2-s2.0-84859805925"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84859805925?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84859805925\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84859805925\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84859805925""}}
"
3441,scopus,lit,add_lit,2021-11-30T10:18:28+01:00,"{""title"":""A reconfigurable accelerator for neuromorphic object recognition"",""eid"":""2-s2.0-84859945430"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84859945430?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84859945430\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84859945430\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84859945430""}}
"
3442,scopus,lit,add_lit,2021-11-30T10:18:28+01:00,"{""title"":""A massively parallel, energy efficient programmable accelerator for learning and classification"",""eid"":""2-s2.0-84859452113"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84859452113?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84859452113\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84859452113\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84859452113""}}
"
3443,scopus,lit,add_lit,2021-11-30T10:18:28+01:00,"{""title"":""Dual super-systolic core for real-time reconstructive algorithms of high-resolution radar/SAR imaging systems"",""eid"":""2-s2.0-84858986948"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84858986948?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84858986948\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84858986948\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84858986948""}}
"
3444,scopus,lit,add_lit,2021-11-30T10:18:28+01:00,"{""title"":""Special issue editorial: Exploitation of hardware accelerators"",""eid"":""2-s2.0-84857334792"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84857334792?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0141933112000038"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84857334792\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84857334792\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84857334792""}}
"
3445,scopus,lit,add_lit,2021-11-30T10:18:28+01:00,"{""title"":""Artificial neural image processing applications: A survey"",""eid"":""2-s2.0-84857694874"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84857694874?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84857694874\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84857694874\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84857694874""}}
"
3446,scopus,lit,add_lit,2021-11-30T10:18:28+01:00,"{""title"":""Massive parallel-hardware architecture for multiscale stereo, optical flow and image-structure computation"",""eid"":""2-s2.0-84858791175"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84858791175?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84858791175\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84858791175\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84858791175""}}
"
3447,scopus,lit,add_lit,2021-11-30T10:18:28+01:00,"{""title"":""Vector disparity sensor with vergence control for active vision systems"",""eid"":""2-s2.0-84857551056"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84857551056?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84857551056\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84857551056\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84857551056""}}
"
3448,scopus,lit,add_lit,2021-11-30T10:18:28+01:00,"{""title"":""An event-driven multi-kernel convolution processor module for event-driven vision sensors"",""eid"":""2-s2.0-84856545137"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84856545137?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84856545137\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84856545137\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84856545137""}}
"
3449,scopus,lit,add_lit,2021-11-30T10:18:28+01:00,"{""title"":""Hyper spectral image classification using random forests and neural networks"",""eid"":""2-s2.0-85044823238"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85044823238?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85044823238\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85044823238\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85044823238""}}
"
3450,scopus,lit,add_lit,2021-11-30T10:18:28+01:00,"{""title"":""Parallel neural hardware: The time is right"",""eid"":""2-s2.0-84947798855"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84947798855?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84947798855\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84947798855\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84947798855""}}
"
3451,scopus,lit,add_lit,2021-11-30T10:18:28+01:00,"{""title"":""Unsupervised segmentation of hyperspectral images through evolved cellular automata"",""eid"":""2-s2.0-84879103217"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84879103217?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84879103217\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84879103217\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84879103217""}}
"
3452,scopus,lit,add_lit,2021-11-30T10:18:29+01:00,"{""title"":""Personalized identification of abdominal wall hernia meshes on computed tomography"",""eid"":""2-s2.0-84887828146"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84887828146?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S016926071300326X"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84887828146\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84887828146\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84887828146""}}
"
3453,scopus,lit,add_lit,2021-11-30T10:18:29+01:00,"{""title"":""Fast image scanning with deep max-pooling convolutional neural networks"",""eid"":""2-s2.0-84897769461"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84897769461?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84897769461\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84897769461\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84897769461""}}
"
3454,scopus,lit,add_lit,2021-11-30T10:18:29+01:00,"{""title"":""A low latency kernel recursive least squares processor using FPGA technology"",""eid"":""2-s2.0-84894213124"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84894213124?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84894213124\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84894213124\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84894213124""}}
"
3455,scopus,lit,add_lit,2021-11-30T10:18:29+01:00,"{""title"":""Template matching using DSP slices on the FPGA"",""eid"":""2-s2.0-84894188570"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84894188570?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84894188570\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84894188570\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84894188570""}}
"
3456,scopus,lit,add_lit,2021-11-30T10:18:29+01:00,"{""title"":""Pattern recognition with spiking neural networks"",""eid"":""2-s2.0-84893751616"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84893751616?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84893751616\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84893751616\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84893751616""}}
"
3457,scopus,lit,add_lit,2021-11-30T10:18:29+01:00,"{""title"":""Power analysis of large-scale, real-time neural networks on SpiNNaker"",""eid"":""2-s2.0-84893588360"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84893588360?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84893588360\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84893588360\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84893588360""}}
"
3458,scopus,lit,add_lit,2021-11-30T10:18:29+01:00,"{""title"":""Routing bandwidth model for feed forward neural networks on multicore neuromorphic architectures"",""eid"":""2-s2.0-84893546628"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84893546628?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84893546628\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84893546628\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84893546628""}}
"
3459,scopus,lit,add_lit,2021-11-30T10:18:29+01:00,"{""title"":""FPGA simulation engine for customized construction of neural microcircuits"",""eid"":""2-s2.0-84893424064"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84893424064?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84893424064\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84893424064\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84893424064""}}
"
3460,scopus,lit,add_lit,2021-11-30T10:18:29+01:00,"{""title"":""On the AER stereo-vision processing: A spike approach to epipolar matching"",""eid"":""2-s2.0-84893394604"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84893394604?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84893394604\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84893394604\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84893394604""}}
"
3461,scopus,lit,add_lit,2021-11-30T10:18:29+01:00,"{""title"":""FPGA implementation for stereo matching algorithm"",""eid"":""2-s2.0-84892493969"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84892493969?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84892493969\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84892493969\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84892493969""}}
"
3462,scopus,lit,add_lit,2021-11-30T10:18:29+01:00,"{""title"":""High-speed multiple spatial band-pass filtering using a resistive network"",""eid"":""2-s2.0-84887901187"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84887901187?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84887901187\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84887901187\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84887901187""}}
"
3463,scopus,lit,add_lit,2021-11-30T10:18:29+01:00,"{""title"":""Bio-inspired optimization for electromagnetic structure design using full-wave techniques on GPUs"",""eid"":""2-s2.0-84887047512"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84887047512?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84887047512\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84887047512\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84887047512""}}
"
3464,scopus,lit,add_lit,2021-11-30T10:18:29+01:00,"{""title"":""Real time fabric defect detection system on an embedded DSP platform"",""eid"":""2-s2.0-84883447056"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84883447056?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S003040261300329X"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84883447056\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84883447056\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84883447056""}}
"
3465,scopus,lit,add_lit,2021-11-30T10:18:29+01:00,"{""title"":""SpiNNaker: Fault tolerance in a power- and area- Constrained large-Scale neuromimetic architecture"",""eid"":""2-s2.0-84886290150"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84886290150?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0167819113001051"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84886290150\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84886290150\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84886290150""}}
"
3466,scopus,lit,add_lit,2021-11-30T10:18:29+01:00,"{""title"":""Parallel architectures for the kNN classifier - Design of soft IP cores and FPGA implementations"",""eid"":""2-s2.0-84885624310"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84885624310?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84885624310\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84885624310\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84885624310""}}
"
3467,scopus,lit,add_lit,2021-11-30T10:18:29+01:00,"{""title"":""Optimized MFCC feature extraction on GPU"",""eid"":""2-s2.0-84890541917"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84890541917?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84890541917\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84890541917\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84890541917""}}
"
3468,scopus,lit,add_lit,2021-11-30T10:18:29+01:00,"{""title"":""Accelerated implementation of adaptive directional lifting-based discrete wavelet transform on GPU"",""eid"":""2-s2.0-84884595740"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84884595740?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0923596513001148"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84884595740\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84884595740\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84884595740""}}
"
3469,scopus,lit,add_lit,2021-11-30T10:18:29+01:00,"{""title"":""Mapping from frame-driven to frame-free event-driven vision systems by low-rate rate coding and coincidence processing - Application to feedforward convnets"",""eid"":""2-s2.0-84884548464"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84884548464?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84884548464\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84884548464\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84884548464""}}
"
3470,scopus,lit,add_lit,2021-11-30T10:18:29+01:00,"{""title"":""A 57 mW 12.5 μj/epoch embedded mixed-mode neuro-fuzzy processor for mobile real-time object recognition"",""eid"":""2-s2.0-84887321418"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84887321418?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84887321418\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84887321418\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84887321418""}}
"
3471,scopus,lit,add_lit,2021-11-30T10:18:29+01:00,"{""title"":""Pseudo-constant logic optimization"",""eid"":""2-s2.0-84883442122"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84883442122?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84883442122\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84883442122\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84883442122""}}
"
3472,scopus,lit,add_lit,2021-11-30T10:18:29+01:00,"{""title"":""A survey of software and hardware use in artificial neural networks"",""eid"":""2-s2.0-84884594521"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84884594521?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84884594521\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84884594521\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84884594521""}}
"
3473,scopus,lit,add_lit,2021-11-30T10:18:29+01:00,"{""title"":""FPGA design for pseudorandom number generator based on chaotic iteration used in information hiding application"",""eid"":""2-s2.0-84882963458"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84882963458?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84882963458\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84882963458\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84882963458""}}
"
3474,scopus,lit,add_lit,2021-11-30T10:18:29+01:00,"{""title"":""Humanoid learns to detect its own hands"",""eid"":""2-s2.0-84881574097"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84881574097?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84881574097\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84881574097\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84881574097""}}
"
3475,scopus,lit,add_lit,2021-11-30T10:18:29+01:00,"{""title"":""Windowed fringe pattern analysis"",""eid"":""2-s2.0-84961325665"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84961325665?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84961325665\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84961325665\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84961325665""}}
"
3476,scopus,lit,add_lit,2021-11-30T10:18:29+01:00,"{""title"":""Review on memristor and its applications"",""eid"":""2-s2.0-84883480955"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84883480955?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84883480955\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84883480955\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84883480955""}}
"
3477,scopus,lit,add_lit,2021-11-30T10:18:30+01:00,"{""title"":""An FPGA implementation for neural networks with the FDFM processor core approach"",""eid"":""2-s2.0-84880563959"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84880563959?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84880563959\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84880563959\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84880563959""}}
"
3478,scopus,lit,add_lit,2021-11-30T10:18:30+01:00,"{""title"":""Efficient MFCC feature extraction on Graphics Processing Units"",""eid"":""2-s2.0-84880122199"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84880122199?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84880122199\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84880122199\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84880122199""}}
"
3479,scopus,lit,add_lit,2021-11-30T10:18:30+01:00,"{""title"":""Accelerators for biologically-inspired attention and recognition"",""eid"":""2-s2.0-84879846492"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84879846492?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84879846492\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84879846492\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84879846492""}}
"
3480,scopus,lit,add_lit,2021-11-30T10:18:30+01:00,"{""title"":""Three tools for the real-time simulation of embodied spiking neural networks using GPUs"",""eid"":""2-s2.0-84881108912"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84881108912?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84881108912\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84881108912\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84881108912""}}
"
3481,scopus,lit,add_lit,2021-11-30T10:18:30+01:00,"{""title"":""A novel general and robust method based on NAOP for solving nonlinear ordinary differential equations and partial differential equations by cellular neural networks"",""eid"":""2-s2.0-84878604006"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84878604006?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84878604006\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84878604006\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84878604006""}}
"
3482,scopus,lit,add_lit,2021-11-30T10:18:30+01:00,"{""title"":""Segmenting images with gradient-based edge detection using Membrane Computing"",""eid"":""2-s2.0-84893639483"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84893639483?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0167865512003443"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84893639483\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84893639483\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84893639483""}}
"
3483,scopus,lit,add_lit,2021-11-30T10:18:30+01:00,"{""title"":""Hardware implementation of decision tree ensembles"",""eid"":""2-s2.0-84877708117"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84877708117?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84877708117\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84877708117\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84877708117""}}
"
3484,scopus,lit,add_lit,2021-11-30T10:18:30+01:00,"{""title"":""Hardware acceleration of retinal blood vasculature segmentation"",""eid"":""2-s2.0-84878181728"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84878181728?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84878181728\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84878181728\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84878181728""}}
"
3485,scopus,lit,add_lit,2021-11-30T10:18:30+01:00,"{""title"":""FPGA-based distributed computing microarchitecture for complex physical dynamics investigation"",""eid"":""2-s2.0-84882925856"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84882925856?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84882925856\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84882925856\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84882925856""}}
"
3486,scopus,lit,add_lit,2021-11-30T10:18:30+01:00,"{""title"":""An analog on-line-learning K-means processor employing fully parallel self-converging circuitry"",""eid"":""2-s2.0-84877876049"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84877876049?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84877876049\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84877876049\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84877876049""}}
"
3487,scopus,lit,add_lit,2021-11-30T10:18:30+01:00,"{""title"":""A computational model of vision attention for inspection of surface quality in production line"",""eid"":""2-s2.0-84877801535"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84877801535?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84877801535\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84877801535\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84877801535""}}
"
3488,scopus,lit,add_lit,2021-11-30T10:18:30+01:00,"{""title"":""Fast neuromimetic object recognition using FPGA outperforms GPU implementations"",""eid"":""2-s2.0-84880922170"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84880922170?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84880922170\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84880922170\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84880922170""}}
"
3489,scopus,lit,add_lit,2021-11-30T10:18:30+01:00,"{""title"":""Hyperspectral unmixing on GPUs and multi-core processors: A comparison"",""eid"":""2-s2.0-84880285553"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84880285553?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84880285553\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84880285553\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84880285553""}}
"
3490,scopus,lit,add_lit,2021-11-30T10:18:30+01:00,"{""title"":""An FPGA acceleration for the kd-tree search in photon mapping"",""eid"":""2-s2.0-84875486846"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84875486846?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84875486846\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84875486846\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84875486846""}}
"
3491,scopus,lit,add_lit,2021-11-30T10:18:30+01:00,"{""title"":""The impact of motion dimensionality and bit cardinality on the design of 3D gesture recognizers"",""eid"":""2-s2.0-84903568611"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84903568611?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1071581912002108"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84903568611\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84903568611\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84903568611""}}
"
3492,scopus,lit,add_lit,2021-11-30T10:18:30+01:00,"{""title"":""Hopfield neural networks for routing in communication networks"",""eid"":""2-s2.0-84898369411"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84898369411?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84898369411\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84898369411\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84898369411""}}
"
3493,scopus,lit,add_lit,2021-11-30T10:18:30+01:00,"{""title"":""Controlling oscillation phase through precisely timed closed-loop optogenetic stimulation: A computational study"",""eid"":""2-s2.0-84875029157"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84875029157?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84875029157\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84875029157\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84875029157""}}
"
3494,scopus,lit,add_lit,2021-11-30T10:18:30+01:00,"{""title"":""Monte Carlo simulation of the Ising model on FPGA"",""eid"":""2-s2.0-84872472950"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84872472950?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S002199911200736X"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84872472950\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84872472950\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84872472950""}}
"
3495,scopus,lit,add_lit,2021-11-30T10:18:30+01:00,"{""title"":""Hardware acceleration for neuromorphic vision algorithms"",""eid"":""2-s2.0-84892810283"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84892810283?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84892810283\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84892810283\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84892810283""}}
"
3496,scopus,lit,add_lit,2021-11-30T10:18:30+01:00,"{""title"":""Using symmetry and evolutionary search to minimize sorting networks"",""eid"":""2-s2.0-84875176099"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84875176099?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84875176099\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84875176099\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84875176099""}}
"
3497,scopus,lit,add_lit,2021-11-30T10:18:30+01:00,"{""title"":""Error tolerant multimedia stream processing: There's plenty of room at the top (of the system stack)"",""eid"":""2-s2.0-84872706466"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84872706466?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84872706466\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84872706466\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84872706466""}}
"
3498,scopus,lit,add_lit,2021-11-30T10:18:30+01:00,"{""title"":""Large-scale bioinformatics data mining with parallel genetic programming on graphics processing units"",""eid"":""2-s2.0-85018744071"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85018744071?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85018744071\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85018744071\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85018744071""}}
"
3499,scopus,lit,add_lit,2021-11-30T10:18:30+01:00,"{""title"":""An Evolved Cellular Automata Based Approach to Hyperspectral Image Processing"",""eid"":""2-s2.0-84904692868"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84904692868?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84904692868\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84904692868\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84904692868""}}
"
3500,scopus,lit,add_lit,2021-11-30T10:18:30+01:00,"{""title"":""GPU implementation of spiking neural networks for edge detection"",""eid"":""2-s2.0-84901487543"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84901487543?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84901487543\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84901487543\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84901487543""}}
"
3501,scopus,lit,add_lit,2021-11-30T10:18:30+01:00,"{""title"":""Cell assignment in hybrid CMOS/nanodevices architecture using a PSO/SA hybrid algorithm"",""eid"":""2-s2.0-84901367057"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84901367057?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1665642313715736"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84901367057\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84901367057\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84901367057""}}
"
3502,scopus,lit,add_lit,2021-11-30T10:18:31+01:00,"{""title"":""Architecture/algorithm codesign of molecular dynamics processors"",""eid"":""2-s2.0-84901264512"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84901264512?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84901264512\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84901264512\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84901264512""}}
"
3503,scopus,lit,add_lit,2021-11-30T10:18:31+01:00,"{""title"":""Heterogeneous CPU/FPGA reconfigurable computing system for avionic test application"",""eid"":""2-s2.0-84899745657"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84899745657?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84899745657\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84899745657\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84899745657""}}
"
3504,scopus,lit,add_lit,2021-11-30T10:18:31+01:00,"{""title"":""RASW: A run-time adaptive sliding window to improve Viola-Jones object detection"",""eid"":""2-s2.0-84899507523"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84899507523?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84899507523\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84899507523\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84899507523""}}
"
3505,scopus,lit,add_lit,2021-11-30T10:18:31+01:00,"{""title"":""Improving FPGA placement with a self-organizing map"",""eid"":""2-s2.0-84894494474"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84894494474?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84894494474\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84894494474\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84894494474""}}
"
3506,scopus,lit,add_lit,2021-11-30T10:18:31+01:00,"{""title"":""A flexible implementation of the PSO algorithm for fine-and coarse-grained reconfigurable embedded systems"",""eid"":""2-s2.0-84894453249"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84894453249?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84894453249\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84894453249\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84894453249""}}
"
3507,scopus,lit,add_lit,2021-11-30T10:18:31+01:00,"{""title"":""K-means clustering algorithm for multimedia applications with flexible HW/SW co-design"",""eid"":""2-s2.0-84893705353"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84893705353?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S138376211200104X"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84893705353\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84893705353\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84893705353""}}
"
3508,scopus,lit,add_lit,2021-11-30T10:18:31+01:00,"{""title"":""Software-based dynamic-warp scheduling approach for load-balancing the Viola-Jones face detection algorithm on GPUs"",""eid"":""2-s2.0-84893691369"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84893691369?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0743731513000130"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84893691369\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84893691369\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84893691369""}}
"
3509,scopus,lit,add_lit,2021-11-30T10:18:31+01:00,"{""title"":""CUDA-enabled multiple symbol detection for PCM/FM demodulation"",""eid"":""2-s2.0-84893537348"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84893537348?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84893537348\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84893537348\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84893537348""}}
"
3510,scopus,lit,add_lit,2021-11-30T10:18:31+01:00,"{""title"":""Integration of a highly scalable, multi-FPGA-Based hardware accelerator in common cluster infrastructures"",""eid"":""2-s2.0-84893285850"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84893285850?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84893285850\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84893285850\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84893285850""}}
"
3511,scopus,lit,add_lit,2021-11-30T10:18:31+01:00,"{""title"":""An embedded hardware-efficient architecture for real-time cascade support vector machine classification"",""eid"":""2-s2.0-84888860435"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84888860435?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84888860435\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84888860435\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84888860435""}}
"
3512,scopus,lit,add_lit,2021-11-30T10:18:31+01:00,"{""title"":""Hyperspectral remote sensing data analysis and future challenges"",""eid"":""2-s2.0-84888349041"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84888349041?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84888349041\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84888349041\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84888349041""}}
"
3513,scopus,lit,add_lit,2021-11-30T10:18:31+01:00,"{""title"":""Electronic design automation with graphic processors: A survey"",""eid"":""2-s2.0-84887941240"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84887941240?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84887941240\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84887941240\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84887941240""}}
"
3514,scopus,lit,add_lit,2021-11-30T10:18:31+01:00,"{""title"":""Hyperspectral image segmentation through evolved cellular automata"",""eid"":""2-s2.0-84885586169"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84885586169?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0167865513001384"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84885586169\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84885586169\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84885586169""}}
"
3515,scopus,lit,add_lit,2021-11-30T10:18:31+01:00,"{""title"":""Progress in global parallel computing research: A bibliometric approach"",""eid"":""2-s2.0-84877609181"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84877609181?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84877609181\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84877609181\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84877609181""}}
"
3516,scopus,lit,add_lit,2021-11-30T10:18:31+01:00,"{""title"":""The promise of reconfigurable computing for hyperspectral imaging onboard systems: A review and trends"",""eid"":""2-s2.0-84874542998"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84874542998?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84874542998\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84874542998\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84874542998""}}
"
3517,scopus,lit,add_lit,2021-11-30T10:18:31+01:00,"{""title"":""Parallel metaheuristics: Recent advances and new trends"",""eid"":""2-s2.0-84869225076"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84869225076?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84869225076\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84869225076\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84869225076""}}
"
3518,scopus,lit,add_lit,2021-11-30T10:18:31+01:00,"{""title"":""Novel dynamic partial reconfiguration implementation of K-means clustering on FPGAs: Comparative results with GPPs and GPUs"",""eid"":""2-s2.0-84871382900"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84871382900?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84871382900\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84871382900\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84871382900""}}
"
3519,scopus,lit,add_lit,2021-11-30T10:18:31+01:00,"{""title"":""Human Performance Modification: Review of Worldwide Research with a View to the Future"",""eid"":""2-s2.0-84988221477"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84988221477?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84988221477\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84988221477\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84988221477""}}
"
3520,scopus,lit,add_lit,2021-11-30T10:18:31+01:00,"{""title"":""Nonlinear spatio-temporal wave computing for real-time applications on GPU"",""eid"":""2-s2.0-84870753965"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84870753965?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84870753965\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84870753965\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84870753965""}}
"
3521,scopus,lit,add_lit,2021-11-30T10:18:31+01:00,"{""title"":""Real-time simulation of large-scale neural architectures for visual features computation based on GPU"",""eid"":""2-s2.0-84870745132"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84870745132?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84870745132\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84870745132\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84870745132""}}
"
3522,scopus,lit,add_lit,2021-11-30T10:18:31+01:00,"{""title"":""Sound propagation cellular processors architectures, comparisons and performances"",""eid"":""2-s2.0-84870729551"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84870729551?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84870729551\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84870729551\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84870729551""}}
"
3523,scopus,lit,add_lit,2021-11-30T10:18:31+01:00,"{""title"":""Analysis of a GPU based CNN implementation"",""eid"":""2-s2.0-84870728449"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84870728449?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84870728449\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84870728449\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84870728449""}}
"
3524,scopus,lit,add_lit,2021-11-30T10:18:31+01:00,"{""title"":""Reconfigurable out-of-order mechanism generator for unstructured grid computation in computational fluid dynamics"",""eid"":""2-s2.0-84870717595"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84870717595?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84870717595\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84870717595\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84870717595""}}
"
3525,scopus,lit,add_lit,2021-11-30T10:18:31+01:00,"{""title"":""An adaptive FPGA implementation of multi-core K-nearest neighbour ensemble classifier using dynamic partial reconfiguration"",""eid"":""2-s2.0-84870712150"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84870712150?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84870712150\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84870712150\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84870712150""}}
"
3526,scopus,lit,add_lit,2021-11-30T10:18:31+01:00,"{""title"":""2nd International Conference on Computer Science and Information Technology, CCSIT 2012"",""eid"":""2-s2.0-84888402374"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84888402374?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84888402374\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84888402374\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84888402374""}}
"
3527,scopus,lit,add_lit,2021-11-30T10:18:32+01:00,"{""title"":""2012 International Conference on E-Business Technology and Strategy, iCETS 2012"",""eid"":""2-s2.0-84885055283"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84885055283?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84885055283\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84885055283\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84885055283""}}
"
3528,scopus,lit,add_lit,2021-11-30T10:18:32+01:00,"{""title"":""Relaxed fault-tolerant hardware implementation of neural networks in the presence of multiple transient errors"",""eid"":""2-s2.0-84876895429"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84876895429?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84876895429\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84876895429\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84876895429""}}
"
3529,scopus,lit,add_lit,2021-11-30T10:18:32+01:00,"{""title"":""Neural acceleration for general-purpose approximate programs"",""eid"":""2-s2.0-84876591853"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84876591853?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84876591853\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84876591853\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84876591853""}}
"
3530,scopus,lit,add_lit,2021-11-30T10:18:32+01:00,"{""title"":""Novel cascade FPGA accelerator for support vector machines classification"",""eid"":""2-s2.0-84875469215"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84875469215?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84875469215\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84875469215\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84875469215""}}
"
3531,scopus,lit,add_lit,2021-11-30T10:18:32+01:00,"{""title"":""Neuromorphic neural network parallelization on CUDA compatible GPU for EEG signal classification"",""eid"":""2-s2.0-84874579619"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84874579619?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84874579619\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84874579619\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84874579619""}}
"
3532,scopus,lit,add_lit,2021-11-30T10:18:32+01:00,"{""title"":""GPU-based acceleration of interval type-2 fuzzy c-means clustering for satellite imagery land-cover classification"",""eid"":""2-s2.0-84874364089"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84874364089?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84874364089\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84874364089\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84874364089""}}
"
3533,scopus,lit,add_lit,2021-11-30T10:18:32+01:00,"{""title"":""FPT 2012 - 2012 International Conference on Field-Programmable Technology"",""eid"":""2-s2.0-84874089766"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84874089766?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84874089766\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84874089766\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84874089766""}}
"
3534,scopus,lit,add_lit,2021-11-30T10:18:32+01:00,"{""title"":""A fully-pipelined expectation-maximization engine for Gaussian mixture Models"",""eid"":""2-s2.0-84874065784"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84874065784?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84874065784\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84874065784\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84874065784""}}
"
3535,scopus,lit,add_lit,2021-11-30T10:18:32+01:00,"{""title"":""A laser scanning system for the inspection of fasteners in railways"",""eid"":""2-s2.0-84873345313"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84873345313?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84873345313\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84873345313\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84873345313""}}
"
3536,scopus,lit,add_lit,2021-11-30T10:18:32+01:00,"{""title"":""Incremental learning of an optical flow model for sensorimotor anticipation in a mobile robot"",""eid"":""2-s2.0-84872859140"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84872859140?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84872859140\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84872859140\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84872859140""}}
"
3537,scopus,lit,add_lit,2021-11-30T10:18:32+01:00,"{""title"":""Managing burstiness and scalability in event-driven models on the spinnaker neuromimetic system"",""eid"":""2-s2.0-84869496377"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84869496377?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84869496377\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84869496377\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84869496377""}}
"
3538,scopus,lit,add_lit,2021-11-30T10:18:32+01:00,"{""title"":""On an improved FPGA implementation of CNN-based Gabor-type filters"",""eid"":""2-s2.0-84872130022"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84872130022?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84872130022\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84872130022\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84872130022""}}
"
3539,scopus,lit,add_lit,2021-11-30T10:18:32+01:00,"{""title"":""Hardware acceleration of SVM-based traffic classification on FPGA"",""eid"":""2-s2.0-84869162732"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84869162732?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84869162732\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84869162732\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84869162732""}}
"
3540,scopus,lit,add_lit,2021-11-30T10:18:32+01:00,"{""title"":""A multi-resolution approach for massively-parallel hardware-friendly optical flow estimation"",""eid"":""2-s2.0-84867234944"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84867234944?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1047320312001472"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84867234944\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84867234944\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84867234944""}}
"
3541,scopus,lit,add_lit,2021-11-30T10:18:32+01:00,"{""title"":""Scalable communications for a million-core neural processing architecture"",""eid"":""2-s2.0-84866102225"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84866102225?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0743731512000287"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84866102225\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84866102225\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84866102225""}}
"
3542,scopus,lit,add_lit,2021-11-30T10:18:32+01:00,"{""title"":""Speedup of interval type 2 fuzzy logic systems based on GPU for robot navigation"",""eid"":""2-s2.0-84867783032"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84867783032?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84867783032\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84867783032\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84867783032""}}
"
3543,scopus,lit,add_lit,2021-11-30T10:18:32+01:00,"{""title"":""A large-scale spiking neural network accelerator for FPGA systems"",""eid"":""2-s2.0-84867665276"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84867665276?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84867665276\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84867665276\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84867665276""}}
"
3544,scopus,lit,add_lit,2021-11-30T10:18:32+01:00,"{""title"":""Evolving cellular automata for detecting edges in hyperspectral images"",""eid"":""2-s2.0-84867589407"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84867589407?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84867589407\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84867589407\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84867589407""}}
"
3545,scopus,lit,add_lit,2021-11-30T10:18:32+01:00,"{""title"":""GPU-accelerated restricted boltzmann machine for collaborative filtering"",""eid"":""2-s2.0-84866712578"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84866712578?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84866712578\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84866712578\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84866712578""}}
"
3546,scopus,lit,add_lit,2021-11-30T10:18:32+01:00,"{""title"":""An adaptive implementation of a dynamically reconfigurable K-nearest neighbour classifier on FPGA"",""eid"":""2-s2.0-84866705283"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84866705283?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84866705283\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84866705283\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84866705283""}}
"
3547,scopus,lit,add_lit,2021-11-30T10:18:32+01:00,"{""title"":""Power-efficient simulation of detailed cortical microcircuits on SpiNNaker"",""eid"":""2-s2.0-84865768732"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84865768732?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0165027012000866"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84865768732\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84865768732\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84865768732""}}
"
3548,scopus,lit,add_lit,2021-11-30T10:18:32+01:00,"{""title"":""Real-time segmentation of stereo videos on a portable system with a mobile GPU"",""eid"":""2-s2.0-84866024188"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84866024188?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84866024188\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84866024188\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84866024188""}}
"
3549,scopus,lit,add_lit,2021-11-30T10:18:32+01:00,"{""title"":""FPGA-based architecture for the real-time computation of 2-D convolution with large kernel size"",""eid"":""2-s2.0-84865034906"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84865034906?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1383762112000562"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84865034906\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84865034906\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84865034906""}}
"
3550,scopus,lit,add_lit,2021-11-30T10:18:32+01:00,"{""title"":""Real time on-chip implementation of dynamical systems with spiking neurons"",""eid"":""2-s2.0-84865104678"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84865104678?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84865104678\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84865104678\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84865104678""}}
"
3551,scopus,lit,add_lit,2021-11-30T10:18:32+01:00,"{""title"":""Parallel algorithms for tensor product-based inexact graph matching"",""eid"":""2-s2.0-84865084115"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84865084115?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84865084115\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84865084115\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84865084115""}}
"
3552,scopus,lit,add_lit,2021-11-30T10:18:33+01:00,"{""title"":""Neural network overlay using FPGA DSP blocks"",""eid"":""2-s2.0-85075639531"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85075639531?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85075639531\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85075639531\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85075639531""}}
"
3553,scopus,lit,add_lit,2021-11-30T10:18:33+01:00,"{""title"":""FPGA-based training accelerator utilizing sparseness of convolutional neural network"",""eid"":""2-s2.0-85075638153"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85075638153?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85075638153\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85075638153\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85075638153""}}
"
3554,scopus,lit,add_lit,2021-11-30T10:18:33+01:00,"{""title"":""Specializing FGPU for persistent deep learning"",""eid"":""2-s2.0-85075637225"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85075637225?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85075637225\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85075637225\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85075637225""}}
"
3555,scopus,lit,add_lit,2021-11-30T10:18:33+01:00,"{""title"":""Accelerating position-aware top-k listnet for ranking under custom precision regimes"",""eid"":""2-s2.0-85075636215"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85075636215?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85075636215\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85075636215\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85075636215""}}
"
3556,scopus,lit,add_lit,2021-11-30T10:18:33+01:00,"{""title"":""Real-time multi-pedestrian detection in surveillance camera using FPGA"",""eid"":""2-s2.0-85075636011"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85075636011?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85075636011\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85075636011\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85075636011""}}
"
3557,scopus,lit,add_lit,2021-11-30T10:18:33+01:00,"{""title"":""OpenFPGA: An opensource framework enabling rapid prototyping of customizable FPGAs"",""eid"":""2-s2.0-85075635827"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85075635827?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85075635827\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85075635827\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85075635827""}}
"
3558,scopus,lit,add_lit,2021-11-30T10:18:33+01:00,"{""title"":""NARMADA: Near-memory horizontal diffusion accelerator for scalable stencil computations"",""eid"":""2-s2.0-85075633091"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85075633091?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85075633091\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85075633091\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85075633091""}}
"
3559,scopus,lit,add_lit,2021-11-30T10:18:33+01:00,"{""title"":""TensorFlow to cloud FPGAs: Tradeoffs for accelerating deep neural networks"",""eid"":""2-s2.0-85075631127"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85075631127?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85075631127\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85075631127\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85075631127""}}
"
3560,scopus,lit,add_lit,2021-11-30T10:18:33+01:00,"{""title"":""Pyramid: Machine learning framework to estimate the optimal timing and resource usage of a high-level synthesis design"",""eid"":""2-s2.0-85075630742"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85075630742?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85075630742\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85075630742\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85075630742""}}
"
3561,scopus,lit,add_lit,2021-11-30T10:18:33+01:00,"{""title"":""FPGA-based simulated bifurcation machine"",""eid"":""2-s2.0-85075630393"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85075630393?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85075630393\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85075630393\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85075630393""}}
"
3562,scopus,lit,add_lit,2021-11-30T10:18:33+01:00,"{""title"":""InS-DLA: An in-SSD deep learning accelerator for near-data processing"",""eid"":""2-s2.0-85075630137"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85075630137?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85075630137\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85075630137\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85075630137""}}
"
3563,scopus,lit,add_lit,2021-11-30T10:18:33+01:00,"{""title"":""Poster: A memory-access-efficient adaptive implementation of knn on FPGA through hls"",""eid"":""2-s2.0-85075470857"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85075470857?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85075470857\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85075470857\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85075470857""}}
"
3564,scopus,lit,add_lit,2021-11-30T10:18:33+01:00,"{""title"":""FindeR: Accelerating FM-Index-Based Exact Pattern Matching in Genomic Sequences through ReRAM Technology"",""eid"":""2-s2.0-85075460603"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85075460603?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85075460603\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85075460603\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85075460603""}}
"
3565,scopus,lit,add_lit,2021-11-30T10:18:33+01:00,"{""title"":""SLAMBooster: An application-Aware online controller for approximation in dense SLAM"",""eid"":""2-s2.0-85075460473"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85075460473?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85075460473\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85075460473\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85075460473""}}
"
3566,scopus,lit,add_lit,2021-11-30T10:18:33+01:00,"{""title"":""Object Detection on FPGAs and GPUs by Using Accelerated Deep Learning"",""eid"":""2-s2.0-85074890677"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85074890677?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85074890677\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85074890677\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85074890677""}}
"
3567,scopus,lit,add_lit,2021-11-30T10:18:33+01:00,"{""title"":""Survey on Machine Learning for Database Systems"",""eid"":""2-s2.0-85074680809"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85074680809?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85074680809\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85074680809\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85074680809""}}
"
3568,scopus,lit,add_lit,2021-11-30T10:18:33+01:00,"{""title"":""Design of High Performance Convolutional Neural Network Accelerator for Embedded FPGA"",""eid"":""2-s2.0-85074449099"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85074449099?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85074449099\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85074449099\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85074449099""}}
"
3569,scopus,lit,add_lit,2021-11-30T10:18:33+01:00,"{""title"":""Multistage shallow pyramid parsing for road scene understanding based on semantic segmentation"",""eid"":""2-s2.0-85074390888"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85074390888?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85074390888\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85074390888\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85074390888""}}
"
3570,scopus,lit,add_lit,2021-11-30T10:18:33+01:00,"{""title"":""A GPU optimized technique for scalable spiking neural network simulation"",""eid"":""2-s2.0-85073530654"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85073530654?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85073530654\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85073530654\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85073530654""}}
"
3571,scopus,lit,add_lit,2021-11-30T10:18:33+01:00,"{""title"":""A review on retinal blood vessel segmentation methodologies"",""eid"":""2-s2.0-85073410792"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85073410792?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85073410792\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85073410792\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85073410792""}}
"
3572,scopus,lit,add_lit,2021-11-30T10:18:33+01:00,"{""title"":""Research and implementation of ε-SVR training method based on FPGA"",""eid"":""2-s2.0-85073332307"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85073332307?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85073332307\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85073332307\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85073332307""}}
"
3573,scopus,lit,add_lit,2021-11-30T10:18:33+01:00,"{""title"":""Implementation of speech feature extraction for low-resource devices"",""eid"":""2-s2.0-85073164615"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85073164615?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85073164615\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85073164615\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85073164615""}}
"
3574,scopus,lit,add_lit,2021-11-30T10:18:33+01:00,"{""title"":""Parallelism strategies for big data Delayed Transfer Entropy evaluation"",""eid"":""2-s2.0-85072782898"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85072782898?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85072782898\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85072782898\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85072782898""}}
"
3575,scopus,lit,add_lit,2021-11-30T10:18:33+01:00,"{""title"":""Distributed inference over decision tree ensembles on clusters of FPGAs"",""eid"":""2-s2.0-85072173907"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85072173907?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85072173907\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85072173907\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85072173907""}}
"
3576,scopus,lit,add_lit,2021-11-30T10:18:33+01:00,"{""title"":""DASM: Data-Streaming-Based Computing in Nonvolatile Memory Architecture for Embedded System"",""eid"":""2-s2.0-85071392294"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85071392294?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85071392294\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85071392294\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85071392294""}}
"
3577,scopus,lit,add_lit,2021-11-30T10:18:34+01:00,"{""title"":""A Historical Perspective on Hardware AI Inference, Charge-Based Computational Circuits and an 8 bit Charge-Based Multiply-Add Core in 16 nm FinFET CMOS"",""eid"":""2-s2.0-85070677605"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85070677605?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85070677605\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85070677605\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85070677605""}}
"
3578,scopus,lit,add_lit,2021-11-30T10:18:34+01:00,"{""title"":""A survey on applications and architectural-optimizations of Micron's Automata Processor"",""eid"":""2-s2.0-85069607849"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85069607849?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1383762119302139"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85069607849\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85069607849\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85069607849""}}
"
3579,scopus,lit,add_lit,2021-11-30T10:18:34+01:00,"{""title"":""Power efficient low latency architecture for decoder: Breaking the ACS bottleneck"",""eid"":""2-s2.0-85068716913"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85068716913?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85068716913\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85068716913\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85068716913""}}
"
3580,scopus,lit,add_lit,2021-11-30T10:18:34+01:00,"{""title"":""A Survey and Taxonomy of FPGA-based Deep Learning Accelerators"",""eid"":""2-s2.0-85063404030"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85063404030?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1383762118304156"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85063404030\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85063404030\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85063404030""}}
"
3581,scopus,lit,add_lit,2021-11-30T10:18:34+01:00,"{""title"":""A 34-FPS 698-GOP/s/W Binarized Deep Neural Network-Based Natural Scene Text Interpretation Accelerator for Mobile Edge Computing"",""eid"":""2-s2.0-85055678252"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85055678252?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85055678252\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85055678252\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85055678252""}}
"
3582,scopus,lit,add_lit,2021-11-30T10:18:34+01:00,"{""title"":""Cloud Server Oriented FPGA Accelerator for Long Short-Term Memory Recurrent Neural Networks"",""eid"":""2-s2.0-85073514212"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85073514212?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85073514212\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85073514212\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85073514212""}}
"
3583,scopus,lit,add_lit,2021-11-30T10:18:34+01:00,"{""title"":""Neural packet classification"",""eid"":""2-s2.0-85069771473"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85069771473?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85069771473\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85069771473\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85069771473""}}
"
3584,scopus,lit,add_lit,2021-11-30T10:18:34+01:00,"{""title"":""Learning Visual Similarity for Inspecting Defective Railway Fasteners"",""eid"":""2-s2.0-85069440722"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85069440722?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85069440722\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85069440722\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85069440722""}}
"
3585,scopus,lit,add_lit,2021-11-30T10:18:34+01:00,"{""title"":""A Primer on Deep Learning Architectures and Applications in Speech Processing"",""eid"":""2-s2.0-85067281924"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85067281924?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85067281924\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85067281924\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85067281924""}}
"
3586,scopus,lit,add_lit,2021-11-30T10:18:34+01:00,"{""title"":""Acceleration techniques and evaluation on multi-core CPU, GPU and FPGA for image processing and super-resolution"",""eid"":""2-s2.0-84979210898"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84979210898?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84979210898\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84979210898\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84979210898""}}
"
3587,scopus,lit,add_lit,2021-11-30T10:18:34+01:00,"{""title"":""An FPGA-Based CNN Efficient Storage Processor"",""eid"":""2-s2.0-85071889275"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85071889275?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85071889275\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85071889275\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85071889275""}}
"
3588,scopus,lit,add_lit,2021-11-30T10:18:34+01:00,"{""title"":""A framework for resource-aware online traffic classification using CNN"",""eid"":""2-s2.0-85074454218"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85074454218?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85074454218\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85074454218\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85074454218""}}
"
3589,scopus,lit,add_lit,2021-11-30T10:18:34+01:00,"{""title"":""An efficient design flow for accelerating complicated-connected CNNs on a Multi-FPGA platform"",""eid"":""2-s2.0-85071127861"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85071127861?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85071127861\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85071127861\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85071127861""}}
"
3590,scopus,lit,add_lit,2021-11-30T10:18:34+01:00,"{""title"":""DLBooster: Boosting end-to-end deep learning workflows with offloading data preprocessing pipelines"",""eid"":""2-s2.0-85071092154"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85071092154?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85071092154\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85071092154\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85071092154""}}
"
3591,scopus,lit,add_lit,2021-11-30T10:18:34+01:00,"{""title"":""Enabling standalone FPGA computing"",""eid"":""2-s2.0-85084674647"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084674647?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084674647\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084674647\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084674647""}}
"
3592,scopus,lit,add_lit,2021-11-30T10:18:34+01:00,"{""title"":""A Method for Accelerating FPGA Based Digital Control of Switched Mode Power Supplies"",""eid"":""2-s2.0-85081579481"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85081579481?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85081579481\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85081579481\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85081579481""}}
"
3593,scopus,lit,add_lit,2021-11-30T10:18:34+01:00,"{""title"":""An instruction set architecture for machine learning"",""eid"":""2-s2.0-85075547370"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85075547370?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85075547370\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85075547370\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85075547370""}}
"
3594,scopus,lit,add_lit,2021-11-30T10:18:34+01:00,"{""title"":""Accelerating Deterministic and Stochastic Binarized Neural Networks on FPGAS Using OpenCL"",""eid"":""2-s2.0-85074995708"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85074995708?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85074995708\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85074995708\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85074995708""}}
"
3595,scopus,lit,add_lit,2021-11-30T10:18:34+01:00,"{""title"":""Position Paper: Prototyping Autonomous Vehicles Applications with Heterogeneous Multi-FpgaSystems"",""eid"":""2-s2.0-85074921206"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85074921206?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85074921206\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85074921206\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85074921206""}}
"
3596,scopus,lit,add_lit,2021-11-30T10:18:34+01:00,"{""title"":""An overview of FPGA based deep learning accelerators: Challenges and opportunities"",""eid"":""2-s2.0-85073565574"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85073565574?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85073565574\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85073565574\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85073565574""}}
"
3597,scopus,lit,add_lit,2021-11-30T10:18:34+01:00,"{""title"":""Accelerating hotspots in deep neural networks on a CAPI-based FPGA"",""eid"":""2-s2.0-85073547269"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85073547269?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85073547269\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85073547269\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85073547269""}}
"
3598,scopus,lit,add_lit,2021-11-30T10:18:34+01:00,"{""title"":""A new asynchronous pipeline architecture of support vector machine classifier for ASR system"",""eid"":""2-s2.0-85073498208"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85073498208?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85073498208\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85073498208\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85073498208""}}
"
3599,scopus,lit,add_lit,2021-11-30T10:18:34+01:00,"{""title"":""OpenCL-based design of an FPGA accelerator for quantum annealing simulation"",""eid"":""2-s2.0-85072807592"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85072807592?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85072807592\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85072807592\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85072807592""}}
"
3600,scopus,lit,add_lit,2021-11-30T10:18:34+01:00,"{""title"":""Demystifying parallel and distributed deep learning: An in-depth concurrency analysis"",""eid"":""2-s2.0-85072016128"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85072016128?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85072016128\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85072016128\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85072016128""}}
"
3601,scopus,lit,add_lit,2021-11-30T10:18:34+01:00,"{""title"":""Survey of deployment locations and underlying hardware architectures for contemporary deep neural networks"",""eid"":""2-s2.0-85071733613"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85071733613?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85071733613\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85071733613\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85071733613""}}
"
3602,scopus,lit,add_lit,2021-11-30T10:18:34+01:00,"{""title"":""A parallel accelerator for semantic search"",""eid"":""2-s2.0-79961182868"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/79961182868?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=79961182868\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=79961182868\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/79961182868""}}
"
3603,scopus,lit,add_lit,2021-11-30T10:18:34+01:00,"{""title"":""An FPGA-based accelerator for LambdaRank in web search engines"",""eid"":""2-s2.0-84867541294"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84867541294?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84867541294\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84867541294\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84867541294""}}
"
3604,scopus,lit,add_lit,2021-11-30T10:18:34+01:00,"{""title"":""Vision method of inspecting missing fastening components in high-speed railway"",""eid"":""2-s2.0-79960249372"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/79960249372?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=79960249372\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=79960249372\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/79960249372""}}
"
3605,scopus,lit,add_lit,2021-11-30T10:18:34+01:00,"{""title"":""Bio-mimetic classification on modern parallel hardware: Realizations on NVIDI® CUDA™ and openMP™"",""eid"":""2-s2.0-79959886013"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/79959886013?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=79959886013\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=79959886013\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/79959886013""}}
"
3606,scopus,lit,add_lit,2021-11-30T10:18:34+01:00,"{""title"":""Solving diffractive optics problems using graphics processing units"",""eid"":""2-s2.0-79959977321"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/79959977321?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=79959977321\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=79959977321\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/79959977321""}}
"
3607,scopus,lit,add_lit,2021-11-30T10:18:34+01:00,"{""title"":""SHARC: A streaming model for FPGA accelerators and its application to Saliency"",""eid"":""2-s2.0-79957577685"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/79957577685?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=79957577685\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=79957577685\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/79957577685""}}
"
3608,scopus,lit,add_lit,2021-11-30T10:18:34+01:00,"{""title"":""An energy-efficient heterogeneous system for embedded learning and classification"",""eid"":""2-s2.0-79953123438"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/79953123438?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=79953123438\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=79953123438\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/79953123438""}}
"
3609,scopus,lit,add_lit,2021-11-30T10:18:34+01:00,"{""title"":""Huge music archives on mobile devices"",""eid"":""2-s2.0-85032750825"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85032750825?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85032750825\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85032750825\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85032750825""}}
"
3610,scopus,lit,add_lit,2021-11-30T10:18:34+01:00,"{""title"":""Artificial neural network training and software implementation techniques"",""eid"":""2-s2.0-85028730303"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85028730303?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85028730303\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85028730303\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85028730303""}}
"
3611,scopus,lit,add_lit,2021-11-30T10:18:34+01:00,"{""title"":""Large-scale FPGA-based convolutional networks"",""eid"":""2-s2.0-84923471298"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84923471298?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84923471298\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84923471298\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84923471298""}}
"
3612,scopus,lit,add_lit,2021-11-30T10:18:34+01:00,"{""title"":""Artificial neural network training and software implementation techniques"",""eid"":""2-s2.0-84892083822"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84892083822?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84892083822\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84892083822\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84892083822""}}
"
3613,scopus,lit,add_lit,2021-11-30T10:18:34+01:00,"{""title"":""NeuFlow: A runtime reconfigurable dataflow processor for vision"",""eid"":""2-s2.0-80054919955"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/80054919955?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=80054919955\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=80054919955\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/80054919955""}}
"
3614,scopus,lit,add_lit,2021-11-30T10:18:34+01:00,"{""title"":""Invited paper: Accelerating neuromorphic vision on FPGAs"",""eid"":""2-s2.0-80054914646"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/80054914646?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=80054914646\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=80054914646\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/80054914646""}}
"
3615,scopus,lit,add_lit,2021-11-30T10:18:34+01:00,"{""title"":""A survey on parallel ant colony optimization"",""eid"":""2-s2.0-80053569478"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/80053569478?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S156849461100202X"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=80053569478\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=80053569478\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/80053569478""}}
"
3616,scopus,lit,add_lit,2021-11-30T10:18:34+01:00,"{""title"":""An algorithm-architecture co-design framework for gridding reconstruction using FPGAs"",""eid"":""2-s2.0-80052670557"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/80052670557?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=80052670557\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=80052670557\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/80052670557""}}
"
3617,scopus,lit,add_lit,2021-11-30T10:18:34+01:00,"{""title"":""Harmonics estimation in emerging power system: Key issues and challenges"",""eid"":""2-s2.0-79959820273"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/79959820273?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0378779611001088"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=79959820273\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=79959820273\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/79959820273""}}
"
3618,scopus,lit,add_lit,2021-11-30T10:18:34+01:00,"{""title"":""Performance, optimization, and fitness: Connecting applications to architectures"",""eid"":""2-s2.0-79958155930"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/79958155930?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=79958155930\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=79958155930\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/79958155930""}}
"
3619,scopus,lit,add_lit,2021-11-30T10:18:34+01:00,"{""title"":""A 32 × 32 pixel convolution processor chip for address event vision sensors with 155 ns event latency and 20 Meps throughput"",""eid"":""2-s2.0-79953273390"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/79953273390?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=79953273390\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=79953273390\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/79953273390""}}
"
3620,scopus,lit,add_lit,2021-11-30T10:18:34+01:00,"{""title"":""Real-time object detection using adaptive backgrounsd model and margined sign correlation"",""eid"":""2-s2.0-79951471021"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/79951471021?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=79951471021\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=79951471021\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/79951471021""}}
"
3621,scopus,lit,add_lit,2021-11-30T10:18:34+01:00,"{""title"":""Advanced acceleration technologies for biological sequence analyses"",""eid"":""2-s2.0-78649993993"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/78649993993?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=78649993993\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=78649993993\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/78649993993""}}
"
3622,scopus,lit,add_lit,2021-11-30T10:18:34+01:00,"{""title"":""Solutions for speeding-up on-line dynamic signature authentication"",""eid"":""2-s2.0-78649901557"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/78649901557?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=78649901557\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=78649901557\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/78649901557""}}
"
3623,scopus,lit,add_lit,2021-11-30T10:18:34+01:00,"{""title"":""Smart cameras"",""eid"":""2-s2.0-84892069513"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84892069513?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84892069513\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84892069513\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84892069513""}}
"
3624,scopus,lit,add_lit,2021-11-30T10:18:34+01:00,"{""title"":""Accelerated simulation of spiking neural networks using GPUs"",""eid"":""2-s2.0-79959387471"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/79959387471?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=79959387471\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=79959387471\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/79959387471""}}
"
3625,scopus,lit,add_lit,2021-11-30T10:18:34+01:00,"{""title"":""Hardware particle swarm optimization based on the attractive-repulsive scheme for embedded applications"",""eid"":""2-s2.0-79951745522"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/79951745522?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=79951745522\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=79951745522\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/79951745522""}}
"
3626,scopus,lit,add_lit,2021-11-30T10:18:34+01:00,"{""title"":""Real-time classification of multimedia traffic using FPGA"",""eid"":""2-s2.0-79951731872"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/79951731872?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=79951731872\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=79951731872\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/79951731872""}}
"
3627,scopus,lit,add_lit,2021-11-30T10:18:35+01:00,"{""title"":""An FPGA-based acceleration platform for auction algorithm"",""eid"":""2-s2.0-84866600459"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84866600459?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84866600459\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84866600459\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84866600459""}}
"
3628,scopus,lit,add_lit,2021-11-30T10:18:35+01:00,"{""title"":""Cellular neural networks based local traffic signals control at a junction/intersection"",""eid"":""2-s2.0-84866123761"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84866123761?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S147466701540446X"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84866123761\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84866123761\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84866123761""}}
"
3629,scopus,lit,add_lit,2021-11-30T10:18:35+01:00,"{""title"":""A K-means-based multi-prototype high-speed learning system with FPGA-implemented coprocessor for 1-NN searching"",""eid"":""2-s2.0-84865802935"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84865802935?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84865802935\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84865802935\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84865802935""}}
"
3630,scopus,lit,add_lit,2021-11-30T10:18:35+01:00,"{""title"":""Parallel performance of the fine-grain pipeline FPGA image processing system"",""eid"":""2-s2.0-84858795188"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84858795188?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84858795188\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84858795188\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84858795188""}}
"
3631,scopus,lit,add_lit,2021-11-30T10:18:35+01:00,"{""title"":""A motion detection model inspired by the neuronal propagation in the hippocampus"",""eid"":""2-s2.0-84856373205"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84856373205?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84856373205\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84856373205\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84856373205""}}
"
3632,scopus,lit,add_lit,2021-11-30T10:18:35+01:00,"{""title"":""Spectral method characterization on FPGA and GPU accelerators"",""eid"":""2-s2.0-84863023779"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84863023779?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84863023779\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84863023779\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84863023779""}}
"
3633,scopus,lit,add_lit,2021-11-30T10:18:35+01:00,"{""title"":""FPGA-accelerator system for computing biologically inspired feature extraction models"",""eid"":""2-s2.0-84861309075"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84861309075?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84861309075\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84861309075\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84861309075""}}
"
3634,scopus,lit,add_lit,2021-11-30T10:18:35+01:00,"{""title"":""High-performance computing model for 3D camera system"",""eid"":""2-s2.0-84860740014"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84860740014?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84860740014\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84860740014\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84860740014""}}
"
3635,scopus,lit,add_lit,2021-11-30T10:18:35+01:00,"{""title"":""Fast speaker diarization using a high-level scripting language"",""eid"":""2-s2.0-84858980724"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84858980724?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84858980724\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84858980724\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84858980724""}}
"
3636,scopus,lit,add_lit,2021-11-30T10:18:35+01:00,"{""title"":""Terrain mapping and obstacle detection using Gaussian processes"",""eid"":""2-s2.0-84857823185"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84857823185?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84857823185\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84857823185\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84857823185""}}
"
3637,scopus,lit,add_lit,2021-11-30T10:18:35+01:00,"{""title"":""Proceedings - 2011 2nd International Conference on Networking and Computing, ICNC 2011"",""eid"":""2-s2.0-84856925537"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84856925537?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84856925537\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84856925537\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84856925537""}}
"
3638,scopus,lit,add_lit,2021-11-30T10:18:35+01:00,"{""title"":""Towards a cortical prosthesis: Implementing a spike-based HMAX model of visual object recognition in silico"",""eid"":""2-s2.0-84856899749"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84856899749?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84856899749\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84856899749\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84856899749""}}
"
3639,scopus,lit,add_lit,2021-11-30T10:18:35+01:00,"{""title"":""CNN based high performance computing for real time image processing on GPU"",""eid"":""2-s2.0-84555178220"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84555178220?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84555178220\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84555178220\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84555178220""}}
"
3640,scopus,lit,add_lit,2021-11-30T10:18:35+01:00,"{""title"":""Energy-efficient multiobjective thermal control for liquid-cooled 3-D stacked architectures"",""eid"":""2-s2.0-82155192296"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/82155192296?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=82155192296\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=82155192296\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/82155192296""}}
"
3641,scopus,lit,add_lit,2021-11-30T10:18:35+01:00,"{""title"":""Cognitive radio network for the smart grid: Experimental system architecture, control algorithms, security, and microgrid testbed"",""eid"":""2-s2.0-82155167655"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/82155167655?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=82155167655\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=82155167655\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/82155167655""}}
"
3642,scopus,lit,add_lit,2021-11-30T10:18:35+01:00,"{""title"":""A comparison of 3D cone-beam Computed Tomography (CT) image reconstruction performance on homogeneous multi-core processor and on other processors"",""eid"":""2-s2.0-80054969259"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/80054969259?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0263224111002673"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=80054969259\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=80054969259\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/80054969259""}}
"
3643,scopus,lit,add_lit,2021-11-30T10:18:35+01:00,"{""title"":""An approach to distance estimation with stereo vision using address-event-representation"",""eid"":""2-s2.0-81855172228"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/81855172228?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=81855172228\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=81855172228\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/81855172228""}}
"
3644,scopus,lit,add_lit,2021-11-30T10:18:35+01:00,"{""title"":""AER spiking neuron computation on GPUs: The frame-to-AER generation"",""eid"":""2-s2.0-81855172226"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/81855172226?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=81855172226\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=81855172226\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/81855172226""}}
"
3645,scopus,lit,add_lit,2021-11-30T10:18:35+01:00,"{""title"":""CNN-based ultrafast solver of stiff ODEs and PDEs for enabling realtime Computational Engineering"",""eid"":""2-s2.0-81255211494"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/81255211494?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=81255211494\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=81255211494\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/81255211494""}}
"
3646,scopus,lit,add_lit,2021-11-30T10:18:35+01:00,"{""title"":""Research on fast algorithm for parallel correction of distorted infrared image"",""eid"":""2-s2.0-83255181981"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/83255181981?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=83255181981\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=83255181981\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/83255181981""}}
"
3647,scopus,lit,add_lit,2021-11-30T10:18:35+01:00,"{""title"":""Concurrent heterogeneous neural model simulation on real-time neuromimetic hardware"",""eid"":""2-s2.0-80053218543"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/80053218543?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0893608011001742"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=80053218543\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=80053218543\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/80053218543""}}
"
3648,scopus,lit,add_lit,2021-11-30T10:18:35+01:00,"{""title"":""An event-driven model for the SpiNNaker virtual synaptic channel"",""eid"":""2-s2.0-80054729761"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/80054729761?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=80054729761\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=80054729761\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/80054729761""}}
"
3649,scopus,lit,add_lit,2021-11-30T10:18:35+01:00,"{""title"":""CNN based high performance computing for real time image processing on GPU"",""eid"":""2-s2.0-80053625191"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/80053625191?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=80053625191\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=80053625191\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/80053625191""}}
"
3650,scopus,lit,add_lit,2021-11-30T10:18:35+01:00,"{""title"":""Improving scheduling techniques in heterogeneous systems with dynamic, on-line optimisations"",""eid"":""2-s2.0-80052759109"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/80052759109?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=80052759109\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=80052759109\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/80052759109""}}
"
3651,scopus,lit,add_lit,2021-11-30T10:18:35+01:00,"{""title"":""Efficiency optimization of trainable feature extractors for a consumer platform"",""eid"":""2-s2.0-80052161055"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/80052161055?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=80052161055\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=80052161055\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/80052161055""}}
"
3652,scopus,lit,add_lit,2021-11-30T10:18:36+01:00,"{""title"":""High-performance optical-flow architecture based on a multi-scale, multi-orientation phase-based model"",""eid"":""2-s2.0-79551611265"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/79551611265?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=79551611265\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=79551611265\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/79551611265""}}
"
3653,scopus,lit,add_lit,2021-11-30T10:18:36+01:00,"{""title"":""Towards an embedded biologically-inspired machine vision processor"",""eid"":""2-s2.0-79551569552"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/79551569552?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=79551569552\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=79551569552\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/79551569552""}}
"
3654,scopus,lit,add_lit,2021-11-30T10:18:36+01:00,"{""title"":""Optimization and performance study of large-scale biological networks for reconfigurable computing"",""eid"":""2-s2.0-78651519009"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/78651519009?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=78651519009\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=78651519009\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/78651519009""}}
"
3655,scopus,lit,add_lit,2021-11-30T10:18:36+01:00,"{""title"":""Performance comparison of a biologically inspired edge detection algorithm on CPU, GPU and FPGA"",""eid"":""2-s2.0-78651420662"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/78651420662?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=78651420662\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=78651420662\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/78651420662""}}
"
3656,scopus,lit,add_lit,2021-11-30T10:18:36+01:00,"{""title"":""Comparison between two FPGA implementations of the particle swarm optimization algorithm for high-performance embedded applications"",""eid"":""2-s2.0-78650642344"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/78650642344?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=78650642344\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=78650642344\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/78650642344""}}
"
3657,scopus,lit,add_lit,2021-11-30T10:18:36+01:00,"{""title"":""Artificial neural networks in hardware: A survey of two decades of progress"",""eid"":""2-s2.0-78649481350"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/78649481350?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S092523121000216X"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=78649481350\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=78649481350\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/78649481350""}}
"
3658,scopus,lit,add_lit,2021-11-30T10:18:36+01:00,"{""title"":""A two-level real-time vision machine combining coarse- and fine-grained parallelism"",""eid"":""2-s2.0-78649324043"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/78649324043?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=78649324043\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=78649324043\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/78649324043""}}
"
3659,scopus,lit,add_lit,2021-11-30T10:18:36+01:00,"{""title"":""Frames-to-AER efficiency study based on CPUs performance counters"",""eid"":""2-s2.0-78649286586"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/78649286586?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=78649286586\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=78649286586\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/78649286586""}}
"
3660,scopus,lit,add_lit,2021-11-30T10:18:36+01:00,"{""title"":""Efficient independent component analysis on a GPU"",""eid"":""2-s2.0-78249245442"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/78249245442?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=78249245442\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=78249245442\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/78249245442""}}
"
3661,scopus,lit,add_lit,2021-11-30T10:18:36+01:00,"{""title"":""Simulating biological-inspired spiking neural networks with OpenCL"",""eid"":""2-s2.0-78049367752"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/78049367752?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=78049367752\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=78049367752\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/78049367752""}}
"
3662,scopus,lit,add_lit,2021-11-30T10:18:36+01:00,"{""title"":""Fine grain pipeline architecture for high performance phase-based optical flow computation"",""eid"":""2-s2.0-78149282344"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/78149282344?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S1383762110000871"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=78149282344\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=78149282344\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/78149282344""}}
"
3663,scopus,lit,add_lit,2021-11-30T10:18:36+01:00,"{""title"":""FPGA based functional link radial basis function network control for PMLSM servo drive system"",""eid"":""2-s2.0-77956509396"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/77956509396?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=77956509396\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=77956509396\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/77956509396""}}
"
3664,scopus,lit,add_lit,2021-11-30T10:18:36+01:00,"{""title"":""Convolutional networks and applications in vision"",""eid"":""2-s2.0-77955998889"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/77955998889?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=77955998889\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=77955998889\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/77955998889""}}
"
3665,scopus,lit,add_lit,2021-11-30T10:18:36+01:00,"{""title"":""On the AER convolution processors for FPGA"",""eid"":""2-s2.0-77955993229"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/77955993229?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=77955993229\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=77955993229\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/77955993229""}}
"
3666,scopus,lit,add_lit,2021-11-30T10:18:36+01:00,"{""title"":""IP-cores design for the kNN classifier"",""eid"":""2-s2.0-77955985658"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/77955985658?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=77955985658\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=77955985658\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/77955985658""}}
"
3667,scopus,lit,add_lit,2021-11-30T10:18:36+01:00,"{""title"":""CuParcone- A high-performance evolvable neural network model"",""eid"":""2-s2.0-77955812133"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/77955812133?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=77955812133\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=77955812133\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/77955812133""}}
"
3668,scopus,lit,add_lit,2021-11-30T10:18:36+01:00,"{""title"":""A dynamically configurable coprocessor for convolutional neural networks"",""eid"":""2-s2.0-77955007393"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/77955007393?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=77955007393\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=77955007393\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/77955007393""}}
"
3669,scopus,lit,add_lit,2021-11-30T10:18:36+01:00,"{""title"":""Acceleration of spiking neural networks in emerging multi-core and GPU architectures"",""eid"":""2-s2.0-77954064939"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/77954064939?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=77954064939\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=77954064939\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/77954064939""}}
"
3670,scopus,lit,add_lit,2021-11-30T10:18:36+01:00,"{""title"":""Does soft computing classify research in spiking neural networks?"",""eid"":""2-s2.0-78650697723"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/78650697723?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=78650697723\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=78650697723\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/78650697723""}}
"
3671,scopus,lit,add_lit,2021-11-30T10:18:36+01:00,"{""title"":""Computer architecture performance evaluation methods"",""eid"":""2-s2.0-77954911192"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/77954911192?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=77954911192\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=77954911192\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/77954911192""}}
"
3672,scopus,lit,add_lit,2021-11-30T10:18:36+01:00,"{""title"":""Potential contribution of CNN-based solving of stiff ODEs \u0026amp; PDEs to enabling real-time computational engineering"",""eid"":""2-s2.0-77952417384"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/77952417384?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=77952417384\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=77952417384\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/77952417384""}}
"
3673,scopus,lit,add_lit,2021-11-30T10:18:36+01:00,"{""title"":""A review of log-polar imaging for visual perception in robotics"",""eid"":""2-s2.0-77249143310"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/77249143310?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0921889009001687"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=77249143310\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=77249143310\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/77249143310""}}
"
3674,scopus,lit,add_lit,2021-11-30T10:18:36+01:00,"{""title"":""Bio-inspired computer visual system using GPU and Visual Pattern Assessment Language (ViPAL): Application on breast cancer prognosis"",""eid"":""2-s2.0-79959452731"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/79959452731?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=79959452731\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=79959452731\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/79959452731""}}
"
3675,scopus,lit,add_lit,2021-11-30T10:18:36+01:00,"{""title"":""Does soft computing classify research in spiking neural networks?"",""eid"":""2-s2.0-78650704189"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/78650704189?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=78650704189\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=78650704189\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/78650704189""}}
"
3676,scopus,lit,add_lit,2021-11-30T10:18:36+01:00,"{""title"":""Gender recognition with face images based on partially connected neural evolutionary"",""eid"":""2-s2.0-78649552340"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/78649552340?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=78649552340\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=78649552340\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/78649552340""}}
"
3677,scopus,lit,add_lit,2021-11-30T10:18:37+01:00,"{""title"":""A programmable parallel accelerator for learning and classification"",""eid"":""2-s2.0-78149249904"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/78149249904?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=78149249904\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=78149249904\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/78149249904""}}
"
3678,scopus,lit,add_lit,2021-11-30T10:18:37+01:00,"{""title"":""Simplified state update calculation for fast and accurate digital emulation of CNN dynamics"",""eid"":""2-s2.0-77952336352"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/77952336352?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=77952336352\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=77952336352\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/77952336352""}}
"
3679,scopus,lit,add_lit,2021-11-30T10:18:37+01:00,"{""title"":""Online 3-D Reconstruction of the Right Atrium From Echocardiography Data via a Topographic Cellular Contour Extraction Algorithm"",""eid"":""2-s2.0-77950356240"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/77950356240?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=77950356240\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=77950356240\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/77950356240""}}
"
3680,scopus,lit,add_lit,2021-11-30T10:18:37+01:00,"{""title"":""CNN model on stream processing platform"",""eid"":""2-s2.0-71249108957"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/71249108957?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=71249108957\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=71249108957\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/71249108957""}}
"
3681,scopus,lit,add_lit,2021-11-30T10:18:37+01:00,"{""title"":""A digital cellular-based system for retinal vessel-tree extraction"",""eid"":""2-s2.0-71249083534"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/71249083534?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=71249083534\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=71249083534\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/71249083534""}}
"
3682,scopus,lit,add_lit,2021-11-30T10:18:37+01:00,"{""title"":""The radio network design optimization problem benchmarking and state-of-the-art solvers"",""eid"":""2-s2.0-78049263926"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/78049263926?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=78049263926\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=78049263926\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/78049263926""}}
"
3683,scopus,lit,add_lit,2021-11-30T10:18:37+01:00,"{""title"":""An FPGA-based stream processor for embedded real-time vision with convolutional networks"",""eid"":""2-s2.0-77953224252"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/77953224252?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=77953224252\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=77953224252\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/77953224252""}}
"
3684,scopus,lit,add_lit,2021-11-30T10:18:37+01:00,"{""title"":""Photonics Applications in Astronomy, Communications, Industry, and High-Energy Physics Experiments 2009"",""eid"":""2-s2.0-77951635065"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/77951635065?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=77951635065\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=77951635065\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/77951635065""}}
"
3685,scopus,lit,add_lit,2021-11-30T10:18:37+01:00,"{""title"":""Accelerating quadrature methods for option valuation"",""eid"":""2-s2.0-74349119804"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/74349119804?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=74349119804\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=74349119804\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/74349119804""}}
"
3686,scopus,lit,add_lit,2021-11-30T10:18:37+01:00,"{""title"":""FPGA accelerated simulation of biologically plausible spiking neural networks"",""eid"":""2-s2.0-74349095290"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/74349095290?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=74349095290\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=74349095290\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/74349095290""}}
"
3687,scopus,lit,add_lit,2021-11-30T10:18:37+01:00,"{""title"":""IPDPS 2009 - Proceedings of the 2009 IEEE International Parallel and Distributed Processing Symposium"",""eid"":""2-s2.0-70450215967"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/70450215967?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=70450215967\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=70450215967\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/70450215967""}}
"
3688,scopus,lit,add_lit,2021-11-30T10:18:37+01:00,"{""title"":""NeMo: A platform for neural modelling of spiking neurons using GPUs"",""eid"":""2-s2.0-71049128274"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/71049128274?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=71049128274\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=71049128274\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/71049128274""}}
"
3689,scopus,lit,add_lit,2021-11-30T10:18:37+01:00,"{""title"":""Design and implementation of FPGA-based systems - A review"",""eid"":""2-s2.0-77951762963"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/77951762963?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=77951762963\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=77951762963\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/77951762963""}}
"
3690,scopus,lit,add_lit,2021-11-30T10:18:37+01:00,"{""title"":""Biologically inspired collision avoidance system for unmanned vehicles"",""eid"":""2-s2.0-69949148812"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/69949148812?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=69949148812\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=69949148812\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/69949148812""}}
"
3691,scopus,lit,add_lit,2021-11-30T10:18:37+01:00,"{""title"":""FPGA implementations comparison of neuro-cortical inspired convolution processors for spiking systems"",""eid"":""2-s2.0-68749116799"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/68749116799?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=68749116799\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=68749116799\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/68749116799""}}
"
3692,scopus,lit,add_lit,2021-11-30T10:18:37+01:00,"{""title"":""GPU boosted cnn simulator library for graphical flow-based programmability"",""eid"":""2-s2.0-67651225418"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/67651225418?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=67651225418\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=67651225418\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/67651225418""}}
"
3693,scopus,lit,add_lit,2021-11-30T10:18:37+01:00,"{""title"":""Metaheuristics: From Design to Implementation"",""eid"":""2-s2.0-84884542709"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84884542709?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84884542709\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84884542709\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84884542709""}}
"
3694,scopus,lit,add_lit,2021-11-30T10:18:37+01:00,"{""title"":""Parallel implementations of SVM for earth observation"",""eid"":""2-s2.0-84906557636"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/84906557636?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=84906557636\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=84906557636\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/84906557636""}}
"
3695,scopus,lit,add_lit,2021-11-30T10:18:37+01:00,"{""title"":""Parallelization of cellular neural networks on GPU"",""eid"":""2-s2.0-42749094942"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/42749094942?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0031320308000605"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=42749094942\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=42749094942\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/42749094942""}}
"
3696,scopus,lit,add_lit,2021-11-30T10:18:37+01:00,"{""title"":""TVM: An automated end-to-end optimizing compiler for deep learning"",""eid"":""2-s2.0-85076709967"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85076709967?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85076709967\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85076709967\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85076709967""}}
"
3697,scopus,lit,add_lit,2021-11-30T10:18:37+01:00,"{""title"":""Sharing, protection, and compatibility for reconfigurable fabric with amorphos"",""eid"":""2-s2.0-85076700566"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85076700566?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85076700566\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85076700566\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85076700566""}}
"
3698,scopus,lit,add_lit,2021-11-30T10:18:37+01:00,"{""title"":""Computer architectures for multimedia and video analysis"",""eid"":""2-s2.0-85056581177"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85056581177?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85056581177\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85056581177\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85056581177""}}
"
3699,scopus,lit,add_lit,2021-11-30T10:18:37+01:00,"{""title"":""Real-time onboard hyperspectral image processing using programmable graphics hardware"",""eid"":""2-s2.0-85056573678"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85056573678?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85056573678\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85056573678\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85056573678""}}
"
3700,scopus,lit,add_lit,2021-11-30T10:18:37+01:00,"{""title"":""Hyperfast parallel-beam and cone-beam backprojection using the cell general purpose hardware"",""eid"":""2-s2.0-34147110778"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/34147110778?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=34147110778\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=34147110778\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/34147110778""}}
"
3701,scopus,lit,add_lit,2021-11-30T10:18:37+01:00,"{""title"":""Hyperfast parallel-beam backprojection"",""eid"":""2-s2.0-38549165168"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/38549165168?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=38549165168\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=38549165168\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/38549165168""}}
"
3702,scopus,lit,add_lit,2021-11-30T10:18:38+01:00,"{""title"":""Accelerated approximate nearest neighbors search through hierarchical product quantization"",""eid"":""2-s2.0-85084846471"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084846471?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084846471\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084846471\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084846471""}}
"
3703,scopus,lit,add_lit,2021-11-30T10:18:38+01:00,"{""title"":""Scalable low-latency persistent neural machine translation on CPU server with multiple FPGAs"",""eid"":""2-s2.0-85084828694"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084828694?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084828694\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084828694\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084828694""}}
"
3704,scopus,lit,add_lit,2021-11-30T10:18:38+01:00,"{""title"":""FPGA-Accelerated Machine Learning Inference as a Service for Particle Physics Computing"",""eid"":""2-s2.0-85084216418"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084216418?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084216418\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084216418\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084216418""}}
"
3705,scopus,lit,add_lit,2021-11-30T10:18:38+01:00,"{""title"":""An LSTM Acceleration Engine for FPGAs Based on Caffe Framework"",""eid"":""2-s2.0-85084078473"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084078473?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084078473\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084078473\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084078473""}}
"
3706,scopus,lit,add_lit,2021-11-30T10:18:38+01:00,"{""title"":""An OpenCL-Based FPGA Accelerator with the Winograd's Minimal Filtering Algorithm for Convolution Neuron Networks"",""eid"":""2-s2.0-85084040187"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85084040187?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85084040187\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85084040187\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85084040187""}}
"
3707,scopus,lit,add_lit,2021-11-30T10:18:38+01:00,"{""title"":""Performance Optimisation of Parallelized ADAS Applications in FPGA-GPU Heterogeneous Systems: A Case Study with Lane Detection"",""eid"":""2-s2.0-85082631071"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85082631071?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85082631071\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85082631071\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85082631071""}}
"
3708,scopus,lit,add_lit,2021-11-30T10:18:38+01:00,"{""title"":""Low power CNN hardware FPGA implementation"",""eid"":""2-s2.0-85082139821"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85082139821?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85082139821\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85082139821\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85082139821""}}
"
3709,scopus,lit,add_lit,2021-11-30T10:18:38+01:00,"{""title"":""Optimal location for fall detection edge inferencing"",""eid"":""2-s2.0-85081956066"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85081956066?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85081956066\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85081956066\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85081956066""}}
"
3710,scopus,lit,add_lit,2021-11-30T10:18:38+01:00,"{""title"":""Accelerating RNN on FPGA with Efficient Conversion of High-Level Designs to RTL"",""eid"":""2-s2.0-85081399964"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85081399964?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85081399964\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85081399964\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85081399964""}}
"
3711,scopus,lit,add_lit,2021-11-30T10:18:38+01:00,"{""title"":""An Energy-Efficient Reconfigurable LSTM Accelerator for Natural Language Processing"",""eid"":""2-s2.0-85081341216"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85081341216?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85081341216\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85081341216\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85081341216""}}
"
3712,scopus,lit,add_lit,2021-11-30T10:18:38+01:00,"{""title"":""Transformation and dynamic visualization of images from computer through an FPGA in a matrix of LED"",""eid"":""2-s2.0-85081262742"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85081262742?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85081262742\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85081262742\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85081262742""}}
"
3713,scopus,lit,add_lit,2021-11-30T10:18:38+01:00,"{""title"":""Benchmarking contemporary deep learning hardware and frameworks: A survey of qualitative metrics"",""eid"":""2-s2.0-85081212342"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85081212342?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85081212342\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85081212342\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85081212342""}}
"
3714,scopus,lit,add_lit,2021-11-30T10:18:38+01:00,"{""title"":""Low-power classification using FPGA - An approach based on cellular automata, neural networks, and hyperdimensional computing"",""eid"":""2-s2.0-85080900919"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85080900919?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85080900919\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85080900919\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85080900919""}}
"
3715,scopus,lit,add_lit,2021-11-30T10:18:38+01:00,"{""title"":""Efficient Sparse Neural Networks Using Regularized Multi Block Sparsity Pattern on a GPU"",""eid"":""2-s2.0-85080117097"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85080117097?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85080117097\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85080117097\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85080117097""}}
"
3716,scopus,lit,add_lit,2021-11-30T10:18:38+01:00,"{""title"":""The Role of Architecture Simulators in the Process of CPU Design"",""eid"":""2-s2.0-85079517057"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85079517057?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85079517057\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85079517057\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85079517057""}}
"
3717,scopus,lit,add_lit,2021-11-30T10:18:38+01:00,"{""title"":""FPGA-based power efficient face detection for mobile robots"",""eid"":""2-s2.0-85079035525"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85079035525?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85079035525\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85079035525\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85079035525""}}
"
3718,scopus,lit,add_lit,2021-11-30T10:18:38+01:00,"{""title"":""Heterogeneous scheduling of deep neural networks for low-power real-time designs"",""eid"":""2-s2.0-85077797445"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85077797445?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85077797445\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85077797445\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85077797445""}}
"
3719,scopus,lit,add_lit,2021-11-30T10:18:38+01:00,"{""title"":""QutiBench: Benchmarking neural networks on heterogeneous hardware"",""eid"":""2-s2.0-85077792444"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85077792444?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85077792444\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85077792444\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85077792444""}}
"
3720,scopus,lit,add_lit,2021-11-30T10:18:38+01:00,"{""title"":""Fast Acquisition of Spread Spectrum Signals Using Multiple GPUs"",""eid"":""2-s2.0-85077745855"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85077745855?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85077745855\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85077745855\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85077745855""}}
"
3721,scopus,lit,add_lit,2021-11-30T10:18:38+01:00,"{""title"":""A Low-Power, High-Performance Speech Recognition Accelerator"",""eid"":""2-s2.0-85077359584"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85077359584?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85077359584\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85077359584\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85077359584""}}
"
3722,scopus,lit,add_lit,2021-11-30T10:18:38+01:00,"{""title"":""Simulating waves, chaos and synchronization with a microcontroller"",""eid"":""2-s2.0-85076686207"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85076686207?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85076686207\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85076686207\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85076686207""}}
"
3723,scopus,lit,add_lit,2021-11-30T10:18:38+01:00,"{""title"":""A low-power spike-like neural network design"",""eid"":""2-s2.0-85076604172"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85076604172?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85076604172\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85076604172\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85076604172""}}
"
3724,scopus,lit,add_lit,2021-11-30T10:18:38+01:00,"{""title"":""Calibration improvements in S-NPP VIIRS DNB sensor data record using version 2 reprocessing"",""eid"":""2-s2.0-85075683836"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85075683836?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85075683836\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85075683836\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85075683836""}}
"
3725,scopus,lit,add_lit,2021-11-30T10:18:38+01:00,"{""title"":""Cloud deep networks for hyperspectral image analysis"",""eid"":""2-s2.0-85075158539"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85075158539?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85075158539\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85075158539\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85075158539""}}
"
3726,scopus,lit,add_lit,2021-11-30T10:18:38+01:00,"{""title"":""Deep learning classifiers for hyperspectral imaging: A review"",""eid"":""2-s2.0-85075120360"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85075120360?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0924271619302187"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85075120360\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85075120360\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85075120360""}}
"
3727,scopus,lit,add_lit,2021-11-30T10:18:38+01:00,"{""title"":""Decision Tree and Random Forest Implementations for Fast Filtering of Sensor Data"",""eid"":""2-s2.0-85021990607"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85021990607?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85021990607\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85021990607\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85021990607""}}
"
3728,scopus,lit,add_lit,2021-11-30T10:18:38+01:00,"{""title"":""Real-time FPGA platform for feedforward-network-based electroacupuncture analysis"",""eid"":""2-s2.0-85050346666"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85050346666?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85050346666\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85050346666\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85050346666""}}
"
3729,scopus,lit,add_lit,2021-11-30T10:18:38+01:00,"{""title"":""AdaLearner: An adaptive distributed mobile learning system for neural networks"",""eid"":""2-s2.0-85043530055"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85043530055?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85043530055\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85043530055\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85043530055""}}
"
3730,scopus,lit,add_lit,2021-11-30T10:18:38+01:00,"{""title"":""SAT-based compilation to a non-vonNeumann processor"",""eid"":""2-s2.0-85043529333"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85043529333?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85043529333\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85043529333\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85043529333""}}
"
3731,scopus,lit,add_lit,2021-11-30T10:18:38+01:00,"{""title"":""Machine learning on FPGAs to face the IoT revolution"",""eid"":""2-s2.0-85043515848"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85043515848?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85043515848\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85043515848\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85043515848""}}
"
3732,scopus,lit,add_lit,2021-11-30T10:18:38+01:00,"{""title"":""Edge segmentation: Empowering mobile telemedicine with compressed cellular neural networks"",""eid"":""2-s2.0-85043511280"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85043511280?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85043511280\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85043511280\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85043511280""}}
"
3733,scopus,lit,add_lit,2021-11-30T10:18:38+01:00,"{""title"":""Machine learning on FPGAs to face the IoT revolution"",""eid"":""2-s2.0-85043494417"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85043494417?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85043494417\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85043494417\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85043494417""}}
"
3734,scopus,lit,add_lit,2021-11-30T10:18:38+01:00,"{""title"":""Content Popularity Prediction and Caching for ICN: A Deep Learning Approach with SDN"",""eid"":""2-s2.0-85038846199"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85038846199?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85038846199\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85038846199\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85038846199""}}
"
3735,scopus,lit,add_lit,2021-11-30T10:18:38+01:00,"{""title"":""Optimization of GPU and CPU acceleration for neural networks layers implemented in python"",""eid"":""2-s2.0-85046666636"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85046666636?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85046666636\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85046666636\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85046666636""}}
"
3736,scopus,lit,add_lit,2021-11-30T10:18:38+01:00,"{""title"":""Cloud computing in tactical environments"",""eid"":""2-s2.0-85042372150"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85042372150?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85042372150\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85042372150\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85042372150""}}
"
3737,scopus,lit,add_lit,2021-11-30T10:18:38+01:00,"{""title"":""Node-level parallelization for deep neural networks with conditional independent graph"",""eid"":""2-s2.0-85020842908"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85020842908?field=author,affiliation"",""full-text"":""https://api.elsevier.com/content/article/eid/1-s2.0-S0925231217310561"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85020842908\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85020842908\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85020842908""}}
"
3738,scopus,lit,add_lit,2021-11-30T10:18:38+01:00,"{""title"":""Exploring computation-communication tradeoffs in camera systems"",""eid"":""2-s2.0-85046286665"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85046286665?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85046286665\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85046286665\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85046286665""}}
"
3739,scopus,lit,add_lit,2021-11-30T10:18:38+01:00,"{""title"":""An Energy-Efficient Digital ReRAM-Crossbar-Based CNN With Bitwise Parallelism"",""eid"":""2-s2.0-85058157460"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85058157460?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85058157460\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85058157460\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85058157460""}}
"
3740,scopus,lit,add_lit,2021-11-30T10:18:38+01:00,"{""title"":""An efficient systolic array grid-based structure of the robust Bayesian regularization technique for real-time enhanced imaging in uncertain remote sensing environment"",""eid"":""2-s2.0-85049198093"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85049198093?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85049198093\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85049198093\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85049198093""}}
"
3741,scopus,lit,add_lit,2021-11-30T10:18:38+01:00,"{""title"":""FPGA implementation of neuron block for artificial neural network"",""eid"":""2-s2.0-85043487820"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85043487820?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85043487820\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85043487820\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85043487820""}}
"
3742,scopus,lit,add_lit,2021-11-30T10:18:38+01:00,"{""title"":""Exploiting sparsity to accelerate fully connected layers of CNN-based applications on mobile SoCs"",""eid"":""2-s2.0-85041441260"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85041441260?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85041441260\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85041441260\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85041441260""}}
"
3743,scopus,lit,add_lit,2021-11-30T10:18:38+01:00,"{""title"":""Low overhead CS-based heterogeneous framework for big data acceleration"",""eid"":""2-s2.0-85041431808"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85041431808?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85041431808\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85041431808\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85041431808""}}
"
3744,scopus,lit,add_lit,2021-11-30T10:18:38+01:00,"{""title"":""Advances in Hyperspectral Image and Signal Processing: A Comprehensive Overview of the State of the Art"",""eid"":""2-s2.0-85040360938"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85040360938?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85040360938\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85040360938\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85040360938""}}
"
3745,scopus,lit,add_lit,2021-11-30T10:18:38+01:00,"{""title"":""FPGA implementations of kernel normalised least mean squares processors"",""eid"":""2-s2.0-85040310186"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85040310186?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85040310186\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85040310186\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85040310186""}}
"
3746,scopus,lit,add_lit,2021-11-30T10:18:38+01:00,"{""title"":""Semantics and High Performance Computing Driven Approaches for Enhanced Exploitation of Earth Observation (EO) Data: State of the Art"",""eid"":""2-s2.0-85039036780"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85039036780?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85039036780\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85039036780\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85039036780""}}
"
3747,scopus,lit,add_lit,2021-11-30T10:18:38+01:00,"{""title"":""Accelerating BLAS and LAPACK via Efficient Floating Point Architecture Design"",""eid"":""2-s2.0-85038103631"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85038103631?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85038103631\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85038103631\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85038103631""}}
"
3748,scopus,lit,add_lit,2021-11-30T10:18:38+01:00,"{""title"":""Resource-Efficient Object-Recognition Coprocessor with Parallel Processing of Multiple Scan Windows in 65-nm CMOS"",""eid"":""2-s2.0-85037565731"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85037565731?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85037565731\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85037565731\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85037565731""}}
"
3749,scopus,lit,add_lit,2021-11-30T10:18:38+01:00,"{""title"":""A GPU-Architecture optimized hierarchical decomposition algorithm for support vector machine training"",""eid"":""2-s2.0-85028954180"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85028954180?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85028954180\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85028954180\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85028954180""}}
"
3750,scopus,lit,add_lit,2021-11-30T10:18:38+01:00,"{""title"":""FPGA Implementation of Neurocomputational Models: Comparison Between Standard Back-Propagation and C-Mantec Constructive Algorithm"",""eid"":""2-s2.0-85020518667"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85020518667?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85020518667\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85020518667\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85020518667""}}
"
3751,scopus,lit,add_lit,2021-11-30T10:18:38+01:00,"{""title"":""Pipeline-design based FPGA implementation of online sequential learning algorithm"",""eid"":""2-s2.0-85042932023"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85042932023?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85042932023\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85042932023\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85042932023""}}
"
1638268016867599095,reviewer,lit,update_lit,2021-11-30T11:26:56+01:00,"{""title"":""Domain encryption by slice and shift operation: Sar 256"",""eid"":""2-s2.0-85113303418"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85113303418?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85113303418\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85113303418\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85113303418""},""abstract"":{""text"":""Symmetric key cryptography is the most commonly used cryptographic primitive in domain encryption that meets the requirement devices which are mostly used today. In the recent past a few such algorithms have been implemented to secure communication channels. In this paper, a domain encryption algorithm SAR 256 (a symmetric key cipher) with probabilistic slice and shift operation has been implemented. Developing a software-based domain encryption algorithm SAR 256 seems to be very beneficial for short length data encryption like node of wireless sensor networks (WSN), SSN, iNode of a file system, password, ATM PIN and other electronic data. The cipher SAR 256 is software-based synchronous ultra-lightweight cryptosystem which mainly design for resource-constrained devices such as Radio Frequency IDentification Devices (RFID) Tags, WSN, iNode, blockchain and other such platform with limited processing capabilities. The cipher SAR 256 inherits the hybrid feature of some well-known cryptographic primitives like Blowfish, Twofish, DES, StegoCrypt3D and IDEA. The cipher SAR 256 uses a variant length keystream ranging from 288-560 bit long which is known to be safe and can withstand against several cryptographic attacks. It also uses a dynamic (16, 32] stage slice and shift operation with an average to worst-case probabilistic vulnerability of ≈ 0. 0000125 with the average plaintext length ⌊16. 5⌋. However, in the best and the worst case, the state update function yields a probability of guess and determines attack as ≈ 0. 005 and ≈ 0. 00000329 respectively. The cryptosystem SAR 256 is implemented in 'C' with GCC Version 10.0.1 and has been tested under Xilinx ISE 14.2 with 1.8 GHz 8-core processor. © 2021, Engg Journals Publications. All rights reserved.""}}",0
1638432580525787550,reviewer,lit,update_lit,2021-12-02T09:09:40+01:00,"{""title"":""Domain encryption by slice and shift operation: Sar 256"",""eid"":""2-s2.0-85113303418"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85113303418?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85113303418\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85113303418\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85113303418""},""abstract"":{""text"":""Symmetric key cryptography is the most commonly used cryptographic primitive in domain encryption that meets the requirement devices which are mostly used today. In the recent past a few such algorithms have been implemented to secure communication channels. In this paper, a domain encryption algorithm SAR 256 (a symmetric key cipher) with probabilistic slice and shift operation has been implemented. Developing a software-based domain encryption algorithm SAR 256 seems to be very beneficial for short length data encryption like node of wireless sensor networks (WSN), SSN, iNode of a file system, password, ATM PIN and other electronic data. The cipher SAR 256 is software-based synchronous ultra-lightweight cryptosystem which mainly design for resource-constrained devices such as Radio Frequency IDentification Devices (RFID) Tags, WSN, iNode, blockchain and other such platform with limited processing capabilities. The cipher SAR 256 inherits the hybrid feature of some well-known cryptographic primitives like Blowfish, Twofish, DES, StegoCrypt3D and IDEA. The cipher SAR 256 uses a variant length keystream ranging from 288-560 bit long which is known to be safe and can withstand against several cryptographic attacks. It also uses a dynamic (16, 32] stage slice and shift operation with an average to worst-case probabilistic vulnerability of ≈ 0. 0000125 with the average plaintext length ⌊16. 5⌋. However, in the best and the worst case, the state update function yields a probability of guess and determines attack as ≈ 0. 005 and ≈ 0. 00000329 respectively. The cryptosystem SAR 256 is implemented in 'C' with GCC Version 10.0.1 and has been tested under Xilinx ISE 14.2 with 1.8 GHz 8-core processor. © 2021, Engg Journals Publications. All rights reserved.""},""review"":{""is_accepted"":false,""is_highlighted"":false,""reject_reason"":""rejected with no particular reason""}}",0
1638433651089914107,reviewer,lit,update_lit,2021-12-02T09:27:31+01:00,"{""title"":""Domain encryption by slice and shift operation: Sar 256"",""eid"":""2-s2.0-85113303418"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85113303418?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85113303418\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85113303418\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85113303418""},""abstract"":{""text"":""Symmetric key cryptography is the most commonly used cryptographic primitive in domain encryption that meets the requirement devices which are mostly used today. In the recent past a few such algorithms have been implemented to secure communication channels. In this paper, a domain encryption algorithm SAR 256 (a symmetric key cipher) with probabilistic slice and shift operation has been implemented. Developing a software-based domain encryption algorithm SAR 256 seems to be very beneficial for short length data encryption like node of wireless sensor networks (WSN), SSN, iNode of a file system, password, ATM PIN and other electronic data. The cipher SAR 256 is software-based synchronous ultra-lightweight cryptosystem which mainly design for resource-constrained devices such as Radio Frequency IDentification Devices (RFID) Tags, WSN, iNode, blockchain and other such platform with limited processing capabilities. The cipher SAR 256 inherits the hybrid feature of some well-known cryptographic primitives like Blowfish, Twofish, DES, StegoCrypt3D and IDEA. The cipher SAR 256 uses a variant length keystream ranging from 288-560 bit long which is known to be safe and can withstand against several cryptographic attacks. It also uses a dynamic (16, 32] stage slice and shift operation with an average to worst-case probabilistic vulnerability of ≈ 0. 0000125 with the average plaintext length ⌊16. 5⌋. However, in the best and the worst case, the state update function yields a probability of guess and determines attack as ≈ 0. 005 and ≈ 0. 00000329 respectively. The cryptosystem SAR 256 is implemented in 'C' with GCC Version 10.0.1 and has been tested under Xilinx ISE 14.2 with 1.8 GHz 8-core processor. © 2021, Engg Journals Publications. All rights reserved.""},""review"":{""is_accepted"":false,""is_highlighted"":false,""reject_reason"":""rejected with no particular reason""}}",0
1638433651090086663,lit,lit,move_cursor,2021-12-02T09:27:31+01:00,1
1638433768438111993,reviewer,lit,update_lit,2021-12-02T09:29:28+01:00,"{""title"":""Design and implementation of embedded real-time face detection system based on VPU acceleration"",""eid"":""2-s2.0-85113163844"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85113163844?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85113163844\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85113163844\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85113163844""},""abstract"":{""text"":""The high design cost and huge computing resource demand of intelligent devices have become the main obstacles to the implementation and application of deep learning algorithm in portable and low-power devices. In order to solve these problems, in this paper, based on the raspberry PI platform and with the help of Intel video processing unit(VPU) low-power acceleration module, a real-time face detection system based on CNN model with residual feature extraction module was designed and implemented. The experimental results show that compared with using central processing unit(CPU) of raspberry PI alone, the proposed method achieved 18.62 times and 17.46 times acceleration respectively in the experiments of face detection and face alignment detection in video stream. It realized the fast, real-time and online face detection and face alignment extraction in portable devices. Meanwhile, it also provided a feasible scheme for the operation of deep learning algorithm in portable and low power devices. © 2021, Editorial Board of Journal of Chongqing University, Chongqing University Journals Department. All right reserved.""}}",1
1638433840696153057,reviewer,lit,update_lit,2021-12-02T09:30:40+01:00,"{""title"":""Design and implementation of embedded real-time face detection system based on VPU acceleration"",""eid"":""2-s2.0-85113163844"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85113163844?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85113163844\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85113163844\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85113163844""},""abstract"":{""text"":""The high design cost and huge computing resource demand of intelligent devices have become the main obstacles to the implementation and application of deep learning algorithm in portable and low-power devices. In order to solve these problems, in this paper, based on the raspberry PI platform and with the help of Intel video processing unit(VPU) low-power acceleration module, a real-time face detection system based on CNN model with residual feature extraction module was designed and implemented. The experimental results show that compared with using central processing unit(CPU) of raspberry PI alone, the proposed method achieved 18.62 times and 17.46 times acceleration respectively in the experiments of face detection and face alignment detection in video stream. It realized the fast, real-time and online face detection and face alignment extraction in portable devices. Meanwhile, it also provided a feasible scheme for the operation of deep learning algorithm in portable and low power devices. © 2021, Editorial Board of Journal of Chongqing University, Chongqing University Journals Department. All right reserved.""},""review"":{""is_accepted"":false,""is_highlighted"":false,""reject_reason"":""rejected with no particular reason""}}",1
1638433840696236911,lit,lit,move_cursor,2021-12-02T09:30:40+01:00,2
1638433841790662958,reviewer,lit,update_lit,2021-12-02T09:30:41+01:00,"{""title"":""How to reach real-time AI on consumer devices? Solutions for programmable and custom architectures"",""eid"":""2-s2.0-85113136399"",""links"":{""author-affiliation"":""https://api.elsevier.com/content/abstract/scopus_id/85113136399?field=author,affiliation"",""scopus"":""https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b\u0026scp=85113136399\u0026origin=inward"",""scopus-citedby"":""https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b\u0026scp=85113136399\u0026origin=inward"",""self"":""https://api.elsevier.com/content/abstract/scopus_id/85113136399""},""abstract"":{""text"":""The unprecedented performance of deep neural networks (DNNs) has led to large strides in various Artificial Intelligence (AI) inference tasks, such as object and speech recognition. Nevertheless, deploying such AI models across commodity devices faces significant challenges: large computational cost, multiple performance objectives, hardware heterogeneity and a common need for high accuracy, together pose critical problems to the deployment of DNNs across the various embedded and mobile devices in the wild. As such, we have yet to witness the mainstream usage of state-of-the-art deep learning algorithms across consumer devices. In this paper, we provide preliminary answers to this potentially game-changing question by presenting an array of design techniques for efficient AI systems. We start by examining the major roadblocks when targeting both programmable processors and custom accelerators. Then, we present diverse methods for achieving real-time performance following a cross-stack approach. These span model-, system- and hardware-level techniques, and their combination. Our findings provide illustrative examples of AI systems that do not overburden mobile hardware, while also indicating how they can improve inference accuracy. Moreover, we showcase how custom ASIC- and FPGA-based accelerators can be an enabling factor for next-generation AI applications, such as multi-DNN systems. Collectively, these results highlight the critical need for further exploration as to how the various cross-stack solutions can be best combined in order to bring the latest advances in deep learning close to users, in a robust and efficient manner. © 2021 IEEE.""}}",2
