ARM GAS  /tmp/ccHgkDr2.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_GPIO_Init,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_GPIO_Init:
  26              	.LFB134:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****  ******************************************************************************
   4:Core/Src/main.c ****  * @file           : main.c
   5:Core/Src/main.c ****  * @brief          : Main program body
   6:Core/Src/main.c ****  ******************************************************************************
   7:Core/Src/main.c ****  * @attention
   8:Core/Src/main.c ****  *
   9:Core/Src/main.c ****  * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****  * All rights reserved.
  11:Core/Src/main.c ****  *
  12:Core/Src/main.c ****  * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****  * in the root directory of this software component.
  14:Core/Src/main.c ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****  *
  16:Core/Src/main.c ****  ******************************************************************************
  17:Core/Src/main.c ****  */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
ARM GAS  /tmp/ccHgkDr2.s 			page 2


  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** CAN_HandleTypeDef hcan1;
  44:Core/Src/main.c **** CAN_HandleTypeDef hcan2;
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* USER CODE BEGIN PV */
  47:Core/Src/main.c **** CAN_TxHeaderTypeDef hcan2_tx_message;
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* USER CODE END PV */
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  52:Core/Src/main.c **** void SystemClock_Config(void);
  53:Core/Src/main.c **** static void MX_GPIO_Init(void);
  54:Core/Src/main.c **** static void MX_CAN2_Init(void);
  55:Core/Src/main.c **** static void MX_CAN1_Init(void);
  56:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* USER CODE END PFP */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  61:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /* USER CODE END 0 */
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** /**
  66:Core/Src/main.c ****   * @brief  The application entry point.
  67:Core/Src/main.c ****   * @retval int
  68:Core/Src/main.c ****   */
  69:Core/Src/main.c **** int main(void)
  70:Core/Src/main.c **** {
  71:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  72:Core/Src/main.c **** 
  73:Core/Src/main.c ****   /* USER CODE END 1 */
  74:Core/Src/main.c **** 
  75:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  76:Core/Src/main.c **** 
  77:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  78:Core/Src/main.c ****   HAL_Init();
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****   /* USER CODE END Init */
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****   /* Configure the system clock */
  85:Core/Src/main.c ****   SystemClock_Config();
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  88:Core/Src/main.c **** 
ARM GAS  /tmp/ccHgkDr2.s 			page 3


  89:Core/Src/main.c ****   /* USER CODE END SysInit */
  90:Core/Src/main.c **** 
  91:Core/Src/main.c ****   /* Initialize all configured peripherals */
  92:Core/Src/main.c ****   MX_GPIO_Init();
  93:Core/Src/main.c ****   MX_CAN2_Init();
  94:Core/Src/main.c ****   MX_CAN1_Init();
  95:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  96:Core/Src/main.c ****   int lastT;
  97:Core/Src/main.c ****   float data;
  98:Core/Src/main.c ****   uint8_t payload[8];
  99:Core/Src/main.c ****   /* USER CODE END 2 */
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****   /* Infinite loop */
 102:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 103:Core/Src/main.c ****   while (1)
 104:Core/Src/main.c ****   {
 105:Core/Src/main.c ****     HAL_GPIO_WritePin(nRST_GPIO_Port, nRST_Pin,GPIO_PIN_SET);
 106:Core/Src/main.c ****     /* USER CODE END WHILE */
 107:Core/Src/main.c **** 
 108:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 109:Core/Src/main.c **** 
 110:Core/Src/main.c ****     if ((HAL_GetTick() - lastT) > 999)
 111:Core/Src/main.c ****     {
 112:Core/Src/main.c ****       HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 113:Core/Src/main.c ****       HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 114:Core/Src/main.c ****       HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
 115:Core/Src/main.c **** 
 116:Core/Src/main.c ****       lastT += 1000;
 117:Core/Src/main.c ****       uint32_t send_mail_box;
 118:Core/Src/main.c **** 
 119:Core/Src/main.c ****       //hcan2_tx_message.StdId = 0x2001;
 120:Core/Src/main.c ****       //hcan2_tx_message.IDE = CAN_ID_STD;
 121:Core/Src/main.c ****       //hcan2_tx_message.RTR = CAN_RTR_DATA;
 122:Core/Src/main.c ****       //hcan2_tx_message.DLC = 0x04;
 123:Core/Src/main.c **** 
 124:Core/Src/main.c ****       //data = 1.0;
 125:Core/Src/main.c ****       //uint8_t *vbuf;
 126:Core/Src/main.c ****       //vbuf = (uint8_t *)&data;
 127:Core/Src/main.c ****       //payload[0] = *vbuf;
 128:Core/Src/main.c ****       //payload[1] = *(vbuf + 1);
 129:Core/Src/main.c ****       //payload[2] = *(vbuf + 2);
 130:Core/Src/main.c ****       //payload[3] = *(vbuf + 3);
 131:Core/Src/main.c **** 
 132:Core/Src/main.c ****       hcan2_tx_message.StdId = 0x0001;
 133:Core/Src/main.c ****       hcan2_tx_message.IDE = CAN_ID_STD;
 134:Core/Src/main.c ****       hcan2_tx_message.RTR = CAN_RTR_DATA;
 135:Core/Src/main.c ****       hcan2_tx_message.DLC = 0x08;
 136:Core/Src/main.c **** 
 137:Core/Src/main.c ****       payload[0] = 0x00FF;
 138:Core/Src/main.c ****       payload[1] = 0x00FF;
 139:Core/Src/main.c ****       payload[2] = 0x00FF;
 140:Core/Src/main.c ****       payload[3] = 0x00FF;
 141:Core/Src/main.c ****       payload[4] = 0x00FF;
 142:Core/Src/main.c ****       payload[5] = 0x00FF;
 143:Core/Src/main.c ****       payload[6] = 0x00FF;
 144:Core/Src/main.c ****       payload[7] = 0x00FC;
 145:Core/Src/main.c **** 
ARM GAS  /tmp/ccHgkDr2.s 			page 4


 146:Core/Src/main.c ****       // 每1000ms执行到这里一次
 147:Core/Src/main.c ****       if (HAL_CAN_AddTxMessage(&hcan1, &hcan2_tx_message, payload, (uint32_t *)CAN_TX_MAILBOX0) != 
 148:Core/Src/main.c ****       {
 149:Core/Src/main.c ****         if (HAL_CAN_AddTxMessage(&hcan1, &hcan2_tx_message, payload, (uint32_t *)CAN_TX_MAILBOX1) !
 150:Core/Src/main.c ****         {
 151:Core/Src/main.c ****           HAL_CAN_AddTxMessage(&hcan1, &hcan2_tx_message, payload, (uint32_t *)CAN_TX_MAILBOX2);
 152:Core/Src/main.c ****         }
 153:Core/Src/main.c ****       }
 154:Core/Src/main.c ****     }
 155:Core/Src/main.c ****   }
 156:Core/Src/main.c ****   /* USER CODE END 3 */
 157:Core/Src/main.c **** }
 158:Core/Src/main.c **** 
 159:Core/Src/main.c **** /**
 160:Core/Src/main.c ****   * @brief System Clock Configuration
 161:Core/Src/main.c ****   * @retval None
 162:Core/Src/main.c ****   */
 163:Core/Src/main.c **** void SystemClock_Config(void)
 164:Core/Src/main.c **** {
 165:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 166:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 167:Core/Src/main.c **** 
 168:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 169:Core/Src/main.c ****   */
 170:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 171:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 172:Core/Src/main.c **** 
 173:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 174:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 175:Core/Src/main.c ****   */
 176:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 177:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 178:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 179:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 180:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 181:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 182:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 84;
 183:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 184:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 7;
 185:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 186:Core/Src/main.c ****   {
 187:Core/Src/main.c ****     Error_Handler();
 188:Core/Src/main.c ****   }
 189:Core/Src/main.c **** 
 190:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 191:Core/Src/main.c ****   */
 192:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 193:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 194:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 195:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 196:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 197:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 198:Core/Src/main.c **** 
 199:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 200:Core/Src/main.c ****   {
 201:Core/Src/main.c ****     Error_Handler();
 202:Core/Src/main.c ****   }
ARM GAS  /tmp/ccHgkDr2.s 			page 5


 203:Core/Src/main.c **** }
 204:Core/Src/main.c **** 
 205:Core/Src/main.c **** /**
 206:Core/Src/main.c ****   * @brief CAN1 Initialization Function
 207:Core/Src/main.c ****   * @param None
 208:Core/Src/main.c ****   * @retval None
 209:Core/Src/main.c ****   */
 210:Core/Src/main.c **** static void MX_CAN1_Init(void)
 211:Core/Src/main.c **** {
 212:Core/Src/main.c **** 
 213:Core/Src/main.c ****   /* USER CODE BEGIN CAN1_Init 0 */
 214:Core/Src/main.c ****   CAN_FilterTypeDef Filter;
 215:Core/Src/main.c ****   /* USER CODE END CAN1_Init 0 */
 216:Core/Src/main.c **** 
 217:Core/Src/main.c ****   /* USER CODE BEGIN CAN1_Init 1 */
 218:Core/Src/main.c **** 
 219:Core/Src/main.c ****   /* USER CODE END CAN1_Init 1 */
 220:Core/Src/main.c ****   hcan1.Instance = CAN1;
 221:Core/Src/main.c ****   hcan1.Init.Prescaler = 6;
 222:Core/Src/main.c ****   hcan1.Init.Mode = CAN_MODE_NORMAL;
 223:Core/Src/main.c ****   hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 224:Core/Src/main.c ****   hcan1.Init.TimeSeg1 = CAN_BS1_5TQ;
 225:Core/Src/main.c ****   hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 226:Core/Src/main.c ****   hcan1.Init.TimeTriggeredMode = DISABLE;
 227:Core/Src/main.c ****   hcan1.Init.AutoBusOff = DISABLE;
 228:Core/Src/main.c ****   hcan1.Init.AutoWakeUp = DISABLE;
 229:Core/Src/main.c ****   hcan1.Init.AutoRetransmission = DISABLE;
 230:Core/Src/main.c ****   hcan1.Init.ReceiveFifoLocked = DISABLE;
 231:Core/Src/main.c ****   hcan1.Init.TransmitFifoPriority = DISABLE;
 232:Core/Src/main.c ****   if (HAL_CAN_Init(&hcan1) != HAL_OK)
 233:Core/Src/main.c ****   {
 234:Core/Src/main.c ****     Error_Handler();
 235:Core/Src/main.c ****   }
 236:Core/Src/main.c ****   /* USER CODE BEGIN CAN1_Init 2 */
 237:Core/Src/main.c ****   Filter.FilterIdHigh = 0;
 238:Core/Src/main.c ****   Filter.FilterIdLow = 0;
 239:Core/Src/main.c ****   Filter.FilterMaskIdHigh = 0;
 240:Core/Src/main.c ****   Filter.FilterMaskIdLow = 0;
 241:Core/Src/main.c ****   Filter.SlaveStartFilterBank = 0;
 242:Core/Src/main.c ****   Filter.FilterScale = CAN_FILTERSCALE_32BIT;
 243:Core/Src/main.c ****   Filter.FilterMode = CAN_FILTERMODE_IDMASK;
 244:Core/Src/main.c ****   Filter.FilterBank = 0;
 245:Core/Src/main.c ****   Filter.FilterFIFOAssignment = CAN_FilterFIFO0;
 246:Core/Src/main.c ****   Filter.FilterActivation = CAN_FILTER_ENABLE;
 247:Core/Src/main.c **** 
 248:Core/Src/main.c ****   HAL_CAN_ConfigFilter(&hcan1, &Filter);
 249:Core/Src/main.c **** 
 250:Core/Src/main.c ****   HAL_CAN_Start(&hcan1); // 启动hcan1
 251:Core/Src/main.c ****   /* USER CODE END CAN1_Init 2 */
 252:Core/Src/main.c **** 
 253:Core/Src/main.c **** }
 254:Core/Src/main.c **** 
 255:Core/Src/main.c **** /**
 256:Core/Src/main.c ****   * @brief CAN2 Initialization Function
 257:Core/Src/main.c ****   * @param None
 258:Core/Src/main.c ****   * @retval None
 259:Core/Src/main.c ****   */
ARM GAS  /tmp/ccHgkDr2.s 			page 6


 260:Core/Src/main.c **** static void MX_CAN2_Init(void)
 261:Core/Src/main.c **** {
 262:Core/Src/main.c **** 
 263:Core/Src/main.c ****   /* USER CODE BEGIN CAN2_Init 0 */
 264:Core/Src/main.c ****   CAN_FilterTypeDef Filter;
 265:Core/Src/main.c ****   /* USER CODE END CAN2_Init 0 */
 266:Core/Src/main.c **** 
 267:Core/Src/main.c ****   /* USER CODE BEGIN CAN2_Init 1 */
 268:Core/Src/main.c **** 
 269:Core/Src/main.c ****   /* USER CODE END CAN2_Init 1 */
 270:Core/Src/main.c ****   hcan2.Instance = CAN2;
 271:Core/Src/main.c ****   hcan2.Init.Prescaler = 6;
 272:Core/Src/main.c ****   hcan2.Init.Mode = CAN_MODE_NORMAL;
 273:Core/Src/main.c ****   hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 274:Core/Src/main.c ****   hcan2.Init.TimeSeg1 = CAN_BS1_3TQ;
 275:Core/Src/main.c ****   hcan2.Init.TimeSeg2 = CAN_BS2_3TQ;
 276:Core/Src/main.c ****   hcan2.Init.TimeTriggeredMode = DISABLE;
 277:Core/Src/main.c ****   hcan2.Init.AutoBusOff = DISABLE;
 278:Core/Src/main.c ****   hcan2.Init.AutoWakeUp = DISABLE;
 279:Core/Src/main.c ****   hcan2.Init.AutoRetransmission = DISABLE;
 280:Core/Src/main.c ****   hcan2.Init.ReceiveFifoLocked = DISABLE;
 281:Core/Src/main.c ****   hcan2.Init.TransmitFifoPriority = DISABLE;
 282:Core/Src/main.c ****   if (HAL_CAN_Init(&hcan2) != HAL_OK)
 283:Core/Src/main.c ****   {
 284:Core/Src/main.c ****     Error_Handler();
 285:Core/Src/main.c ****   }
 286:Core/Src/main.c ****   /* USER CODE BEGIN CAN2_Init 2 */
 287:Core/Src/main.c **** 
 288:Core/Src/main.c ****   Filter.FilterIdHigh = 0;
 289:Core/Src/main.c ****   Filter.FilterIdLow = 0;
 290:Core/Src/main.c ****   Filter.FilterMaskIdHigh = 0;
 291:Core/Src/main.c ****   Filter.FilterMaskIdLow = 0;
 292:Core/Src/main.c ****   Filter.SlaveStartFilterBank = 14;
 293:Core/Src/main.c ****   Filter.FilterScale = CAN_FILTERSCALE_32BIT;
 294:Core/Src/main.c ****   Filter.FilterMode = CAN_FILTERMODE_IDMASK;
 295:Core/Src/main.c ****   Filter.FilterBank = 14;
 296:Core/Src/main.c ****   Filter.FilterFIFOAssignment = CAN_FilterFIFO0;
 297:Core/Src/main.c ****   Filter.FilterActivation = CAN_FILTER_ENABLE;
 298:Core/Src/main.c **** 
 299:Core/Src/main.c ****   HAL_CAN_ConfigFilter(&hcan2, &Filter);
 300:Core/Src/main.c **** 
 301:Core/Src/main.c ****   HAL_CAN_Start(&hcan2); // 启动hcan1
 302:Core/Src/main.c ****   /* USER CODE END CAN2_Init 2 */
 303:Core/Src/main.c **** 
 304:Core/Src/main.c **** }
 305:Core/Src/main.c **** 
 306:Core/Src/main.c **** /**
 307:Core/Src/main.c ****   * @brief GPIO Initialization Function
 308:Core/Src/main.c ****   * @param None
 309:Core/Src/main.c ****   * @retval None
 310:Core/Src/main.c ****   */
 311:Core/Src/main.c **** static void MX_GPIO_Init(void)
 312:Core/Src/main.c **** {
  28              		.loc 1 312 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 32
  31              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccHgkDr2.s 			page 7


  32 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  33              		.cfi_def_cfa_offset 20
  34              		.cfi_offset 4, -20
  35              		.cfi_offset 5, -16
  36              		.cfi_offset 6, -12
  37              		.cfi_offset 7, -8
  38              		.cfi_offset 14, -4
  39 0002 89B0     		sub	sp, sp, #36
  40              		.cfi_def_cfa_offset 56
 313:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  41              		.loc 1 313 3 view .LVU1
  42              		.loc 1 313 20 is_stmt 0 view .LVU2
  43 0004 0024     		movs	r4, #0
  44 0006 0394     		str	r4, [sp, #12]
  45 0008 0494     		str	r4, [sp, #16]
  46 000a 0594     		str	r4, [sp, #20]
  47 000c 0694     		str	r4, [sp, #24]
  48 000e 0794     		str	r4, [sp, #28]
 314:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 315:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 316:Core/Src/main.c **** 
 317:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 318:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  49              		.loc 1 318 3 is_stmt 1 view .LVU3
  50              	.LBB4:
  51              		.loc 1 318 3 view .LVU4
  52 0010 0094     		str	r4, [sp]
  53              		.loc 1 318 3 view .LVU5
  54 0012 214B     		ldr	r3, .L3
  55 0014 1A6B     		ldr	r2, [r3, #48]
  56 0016 42F08002 		orr	r2, r2, #128
  57 001a 1A63     		str	r2, [r3, #48]
  58              		.loc 1 318 3 view .LVU6
  59 001c 1A6B     		ldr	r2, [r3, #48]
  60 001e 02F08002 		and	r2, r2, #128
  61 0022 0092     		str	r2, [sp]
  62              		.loc 1 318 3 view .LVU7
  63 0024 009A     		ldr	r2, [sp]
  64              	.LBE4:
  65              		.loc 1 318 3 view .LVU8
 319:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  66              		.loc 1 319 3 view .LVU9
  67              	.LBB5:
  68              		.loc 1 319 3 view .LVU10
  69 0026 0194     		str	r4, [sp, #4]
  70              		.loc 1 319 3 view .LVU11
  71 0028 1A6B     		ldr	r2, [r3, #48]
  72 002a 42F00102 		orr	r2, r2, #1
  73 002e 1A63     		str	r2, [r3, #48]
  74              		.loc 1 319 3 view .LVU12
  75 0030 1A6B     		ldr	r2, [r3, #48]
  76 0032 02F00102 		and	r2, r2, #1
  77 0036 0192     		str	r2, [sp, #4]
  78              		.loc 1 319 3 view .LVU13
  79 0038 019A     		ldr	r2, [sp, #4]
  80              	.LBE5:
  81              		.loc 1 319 3 view .LVU14
ARM GAS  /tmp/ccHgkDr2.s 			page 8


 320:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  82              		.loc 1 320 3 view .LVU15
  83              	.LBB6:
  84              		.loc 1 320 3 view .LVU16
  85 003a 0294     		str	r4, [sp, #8]
  86              		.loc 1 320 3 view .LVU17
  87 003c 1A6B     		ldr	r2, [r3, #48]
  88 003e 42F00202 		orr	r2, r2, #2
  89 0042 1A63     		str	r2, [r3, #48]
  90              		.loc 1 320 3 view .LVU18
  91 0044 1B6B     		ldr	r3, [r3, #48]
  92 0046 03F00203 		and	r3, r3, #2
  93 004a 0293     		str	r3, [sp, #8]
  94              		.loc 1 320 3 view .LVU19
  95 004c 029B     		ldr	r3, [sp, #8]
  96              	.LBE6:
  97              		.loc 1 320 3 view .LVU20
 321:Core/Src/main.c **** 
 322:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 323:Core/Src/main.c ****   HAL_GPIO_WritePin(nRST_GPIO_Port, nRST_Pin, GPIO_PIN_RESET);
  98              		.loc 1 323 3 view .LVU21
  99 004e 134F     		ldr	r7, .L3+4
 100 0050 2246     		mov	r2, r4
 101 0052 0421     		movs	r1, #4
 102 0054 3846     		mov	r0, r7
 103 0056 FFF7FEFF 		bl	HAL_GPIO_WritePin
 104              	.LVL0:
 324:Core/Src/main.c **** 
 325:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 326:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, LED3_Pin|LED2_Pin|LED1_Pin, GPIO_PIN_RESET);
 105              		.loc 1 326 3 view .LVU22
 106 005a 114E     		ldr	r6, .L3+8
 107 005c 2246     		mov	r2, r4
 108 005e 4FF46041 		mov	r1, #57344
 109 0062 3046     		mov	r0, r6
 110 0064 FFF7FEFF 		bl	HAL_GPIO_WritePin
 111              	.LVL1:
 327:Core/Src/main.c **** 
 328:Core/Src/main.c ****   /*Configure GPIO pin : nRST_Pin */
 329:Core/Src/main.c ****   GPIO_InitStruct.Pin = nRST_Pin;
 112              		.loc 1 329 3 view .LVU23
 113              		.loc 1 329 23 is_stmt 0 view .LVU24
 114 0068 0423     		movs	r3, #4
 115 006a 0393     		str	r3, [sp, #12]
 330:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 116              		.loc 1 330 3 is_stmt 1 view .LVU25
 117              		.loc 1 330 24 is_stmt 0 view .LVU26
 118 006c 0125     		movs	r5, #1
 119 006e 0495     		str	r5, [sp, #16]
 331:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 120              		.loc 1 331 3 is_stmt 1 view .LVU27
 121              		.loc 1 331 24 is_stmt 0 view .LVU28
 122 0070 0595     		str	r5, [sp, #20]
 332:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 123              		.loc 1 332 3 is_stmt 1 view .LVU29
 124              		.loc 1 332 25 is_stmt 0 view .LVU30
 125 0072 0694     		str	r4, [sp, #24]
ARM GAS  /tmp/ccHgkDr2.s 			page 9


 333:Core/Src/main.c ****   HAL_GPIO_Init(nRST_GPIO_Port, &GPIO_InitStruct);
 126              		.loc 1 333 3 is_stmt 1 view .LVU31
 127 0074 03A9     		add	r1, sp, #12
 128 0076 3846     		mov	r0, r7
 129 0078 FFF7FEFF 		bl	HAL_GPIO_Init
 130              	.LVL2:
 334:Core/Src/main.c **** 
 335:Core/Src/main.c ****   /*Configure GPIO pins : LED3_Pin LED2_Pin LED1_Pin */
 336:Core/Src/main.c ****   GPIO_InitStruct.Pin = LED3_Pin|LED2_Pin|LED1_Pin;
 131              		.loc 1 336 3 view .LVU32
 132              		.loc 1 336 23 is_stmt 0 view .LVU33
 133 007c 4FF46043 		mov	r3, #57344
 134 0080 0393     		str	r3, [sp, #12]
 337:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 135              		.loc 1 337 3 is_stmt 1 view .LVU34
 136              		.loc 1 337 24 is_stmt 0 view .LVU35
 137 0082 0495     		str	r5, [sp, #16]
 338:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 138              		.loc 1 338 3 is_stmt 1 view .LVU36
 139              		.loc 1 338 24 is_stmt 0 view .LVU37
 140 0084 0223     		movs	r3, #2
 141 0086 0593     		str	r3, [sp, #20]
 339:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 142              		.loc 1 339 3 is_stmt 1 view .LVU38
 143              		.loc 1 339 25 is_stmt 0 view .LVU39
 144 0088 0694     		str	r4, [sp, #24]
 340:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 145              		.loc 1 340 3 is_stmt 1 view .LVU40
 146 008a 03A9     		add	r1, sp, #12
 147 008c 3046     		mov	r0, r6
 148 008e FFF7FEFF 		bl	HAL_GPIO_Init
 149              	.LVL3:
 341:Core/Src/main.c **** 
 342:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 343:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 344:Core/Src/main.c **** }
 150              		.loc 1 344 1 is_stmt 0 view .LVU41
 151 0092 09B0     		add	sp, sp, #36
 152              		.cfi_def_cfa_offset 20
 153              		@ sp needed
 154 0094 F0BD     		pop	{r4, r5, r6, r7, pc}
 155              	.L4:
 156 0096 00BF     		.align	2
 157              	.L3:
 158 0098 00380240 		.word	1073887232
 159 009c 00000240 		.word	1073872896
 160 00a0 00040240 		.word	1073873920
 161              		.cfi_endproc
 162              	.LFE134:
 164              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 165              		.align	1
 166              		.global	HAL_TIM_PeriodElapsedCallback
 167              		.syntax unified
 168              		.thumb
 169              		.thumb_func
 171              	HAL_TIM_PeriodElapsedCallback:
 172              	.LVL4:
ARM GAS  /tmp/ccHgkDr2.s 			page 10


 173              	.LFB135:
 345:Core/Src/main.c **** 
 346:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 347:Core/Src/main.c **** 
 348:Core/Src/main.c **** /* USER CODE END 4 */
 349:Core/Src/main.c **** 
 350:Core/Src/main.c **** /**
 351:Core/Src/main.c ****   * @brief  Period elapsed callback in non blocking mode
 352:Core/Src/main.c ****   * @note   This function is called  when TIM6 interrupt took place, inside
 353:Core/Src/main.c ****   * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 354:Core/Src/main.c ****   * a global variable "uwTick" used as application time base.
 355:Core/Src/main.c ****   * @param  htim : TIM handle
 356:Core/Src/main.c ****   * @retval None
 357:Core/Src/main.c ****   */
 358:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 359:Core/Src/main.c **** {
 174              		.loc 1 359 1 is_stmt 1 view -0
 175              		.cfi_startproc
 176              		@ args = 0, pretend = 0, frame = 0
 177              		@ frame_needed = 0, uses_anonymous_args = 0
 178              		.loc 1 359 1 is_stmt 0 view .LVU43
 179 0000 08B5     		push	{r3, lr}
 180              		.cfi_def_cfa_offset 8
 181              		.cfi_offset 3, -8
 182              		.cfi_offset 14, -4
 360:Core/Src/main.c ****   /* USER CODE BEGIN Callback 0 */
 361:Core/Src/main.c **** 
 362:Core/Src/main.c ****   /* USER CODE END Callback 0 */
 363:Core/Src/main.c ****   if (htim->Instance == TIM6) {
 183              		.loc 1 363 3 is_stmt 1 view .LVU44
 184              		.loc 1 363 11 is_stmt 0 view .LVU45
 185 0002 0268     		ldr	r2, [r0]
 186              		.loc 1 363 6 view .LVU46
 187 0004 034B     		ldr	r3, .L9
 188 0006 9A42     		cmp	r2, r3
 189 0008 00D0     		beq	.L8
 190              	.LVL5:
 191              	.L5:
 364:Core/Src/main.c ****     HAL_IncTick();
 365:Core/Src/main.c ****   }
 366:Core/Src/main.c ****   /* USER CODE BEGIN Callback 1 */
 367:Core/Src/main.c **** 
 368:Core/Src/main.c ****   /* USER CODE END Callback 1 */
 369:Core/Src/main.c **** }
 192              		.loc 1 369 1 view .LVU47
 193 000a 08BD     		pop	{r3, pc}
 194              	.LVL6:
 195              	.L8:
 364:Core/Src/main.c ****     HAL_IncTick();
 196              		.loc 1 364 5 is_stmt 1 view .LVU48
 197 000c FFF7FEFF 		bl	HAL_IncTick
 198              	.LVL7:
 199              		.loc 1 369 1 is_stmt 0 view .LVU49
 200 0010 FBE7     		b	.L5
 201              	.L10:
 202 0012 00BF     		.align	2
 203              	.L9:
ARM GAS  /tmp/ccHgkDr2.s 			page 11


 204 0014 00100040 		.word	1073745920
 205              		.cfi_endproc
 206              	.LFE135:
 208              		.section	.text.Error_Handler,"ax",%progbits
 209              		.align	1
 210              		.global	Error_Handler
 211              		.syntax unified
 212              		.thumb
 213              		.thumb_func
 215              	Error_Handler:
 216              	.LFB136:
 370:Core/Src/main.c **** 
 371:Core/Src/main.c **** /**
 372:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 373:Core/Src/main.c ****   * @retval None
 374:Core/Src/main.c ****   */
 375:Core/Src/main.c **** void Error_Handler(void)
 376:Core/Src/main.c **** {
 217              		.loc 1 376 1 is_stmt 1 view -0
 218              		.cfi_startproc
 219              		@ Volatile: function does not return.
 220              		@ args = 0, pretend = 0, frame = 0
 221              		@ frame_needed = 0, uses_anonymous_args = 0
 222              		@ link register save eliminated.
 377:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 378:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 379:Core/Src/main.c ****   __disable_irq();
 223              		.loc 1 379 3 view .LVU51
 224              	.LBB7:
 225              	.LBI7:
 226              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
ARM GAS  /tmp/ccHgkDr2.s 			page 12


  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
ARM GAS  /tmp/ccHgkDr2.s 			page 13


  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
ARM GAS  /tmp/ccHgkDr2.s 			page 14


 227              		.loc 2 140 27 view .LVU52
 228              	.LBB8:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 229              		.loc 2 142 3 view .LVU53
 230              		.syntax unified
 231              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 232 0000 72B6     		cpsid i
 233              	@ 0 "" 2
 234              		.thumb
 235              		.syntax unified
 236              	.L12:
 237              	.LBE8:
 238              	.LBE7:
 380:Core/Src/main.c ****   while (1)
 239              		.loc 1 380 3 discriminator 1 view .LVU54
 381:Core/Src/main.c ****   {
 382:Core/Src/main.c ****   }
 240              		.loc 1 382 3 discriminator 1 view .LVU55
 380:Core/Src/main.c ****   while (1)
 241              		.loc 1 380 9 discriminator 1 view .LVU56
 242 0002 FEE7     		b	.L12
 243              		.cfi_endproc
 244              	.LFE136:
 246              		.section	.text.MX_CAN2_Init,"ax",%progbits
 247              		.align	1
 248              		.syntax unified
 249              		.thumb
 250              		.thumb_func
 252              	MX_CAN2_Init:
 253              	.LFB133:
 261:Core/Src/main.c **** 
 254              		.loc 1 261 1 view -0
 255              		.cfi_startproc
 256              		@ args = 0, pretend = 0, frame = 40
 257              		@ frame_needed = 0, uses_anonymous_args = 0
 258 0000 10B5     		push	{r4, lr}
 259              		.cfi_def_cfa_offset 8
 260              		.cfi_offset 4, -8
 261              		.cfi_offset 14, -4
 262 0002 8AB0     		sub	sp, sp, #40
 263              		.cfi_def_cfa_offset 48
 264:Core/Src/main.c ****   /* USER CODE END CAN2_Init 0 */
 264              		.loc 1 264 3 view .LVU58
 270:Core/Src/main.c ****   hcan2.Init.Prescaler = 6;
 265              		.loc 1 270 3 view .LVU59
 270:Core/Src/main.c ****   hcan2.Init.Prescaler = 6;
 266              		.loc 1 270 18 is_stmt 0 view .LVU60
 267 0004 1748     		ldr	r0, .L17
 268 0006 184B     		ldr	r3, .L17+4
 269 0008 0360     		str	r3, [r0]
 271:Core/Src/main.c ****   hcan2.Init.Mode = CAN_MODE_NORMAL;
 270              		.loc 1 271 3 is_stmt 1 view .LVU61
 271:Core/Src/main.c ****   hcan2.Init.Mode = CAN_MODE_NORMAL;
 271              		.loc 1 271 24 is_stmt 0 view .LVU62
 272 000a 0623     		movs	r3, #6
 273 000c 4360     		str	r3, [r0, #4]
ARM GAS  /tmp/ccHgkDr2.s 			page 15


 272:Core/Src/main.c ****   hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 274              		.loc 1 272 3 is_stmt 1 view .LVU63
 272:Core/Src/main.c ****   hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 275              		.loc 1 272 19 is_stmt 0 view .LVU64
 276 000e 0023     		movs	r3, #0
 277 0010 8360     		str	r3, [r0, #8]
 273:Core/Src/main.c ****   hcan2.Init.TimeSeg1 = CAN_BS1_3TQ;
 278              		.loc 1 273 3 is_stmt 1 view .LVU65
 273:Core/Src/main.c ****   hcan2.Init.TimeSeg1 = CAN_BS1_3TQ;
 279              		.loc 1 273 28 is_stmt 0 view .LVU66
 280 0012 C360     		str	r3, [r0, #12]
 274:Core/Src/main.c ****   hcan2.Init.TimeSeg2 = CAN_BS2_3TQ;
 281              		.loc 1 274 3 is_stmt 1 view .LVU67
 274:Core/Src/main.c ****   hcan2.Init.TimeSeg2 = CAN_BS2_3TQ;
 282              		.loc 1 274 23 is_stmt 0 view .LVU68
 283 0014 4FF40032 		mov	r2, #131072
 284 0018 0261     		str	r2, [r0, #16]
 275:Core/Src/main.c ****   hcan2.Init.TimeTriggeredMode = DISABLE;
 285              		.loc 1 275 3 is_stmt 1 view .LVU69
 275:Core/Src/main.c ****   hcan2.Init.TimeTriggeredMode = DISABLE;
 286              		.loc 1 275 23 is_stmt 0 view .LVU70
 287 001a 4FF40012 		mov	r2, #2097152
 288 001e 4261     		str	r2, [r0, #20]
 276:Core/Src/main.c ****   hcan2.Init.AutoBusOff = DISABLE;
 289              		.loc 1 276 3 is_stmt 1 view .LVU71
 276:Core/Src/main.c ****   hcan2.Init.AutoBusOff = DISABLE;
 290              		.loc 1 276 32 is_stmt 0 view .LVU72
 291 0020 0376     		strb	r3, [r0, #24]
 277:Core/Src/main.c ****   hcan2.Init.AutoWakeUp = DISABLE;
 292              		.loc 1 277 3 is_stmt 1 view .LVU73
 277:Core/Src/main.c ****   hcan2.Init.AutoWakeUp = DISABLE;
 293              		.loc 1 277 25 is_stmt 0 view .LVU74
 294 0022 4376     		strb	r3, [r0, #25]
 278:Core/Src/main.c ****   hcan2.Init.AutoRetransmission = DISABLE;
 295              		.loc 1 278 3 is_stmt 1 view .LVU75
 278:Core/Src/main.c ****   hcan2.Init.AutoRetransmission = DISABLE;
 296              		.loc 1 278 25 is_stmt 0 view .LVU76
 297 0024 8376     		strb	r3, [r0, #26]
 279:Core/Src/main.c ****   hcan2.Init.ReceiveFifoLocked = DISABLE;
 298              		.loc 1 279 3 is_stmt 1 view .LVU77
 279:Core/Src/main.c ****   hcan2.Init.ReceiveFifoLocked = DISABLE;
 299              		.loc 1 279 33 is_stmt 0 view .LVU78
 300 0026 C376     		strb	r3, [r0, #27]
 280:Core/Src/main.c ****   hcan2.Init.TransmitFifoPriority = DISABLE;
 301              		.loc 1 280 3 is_stmt 1 view .LVU79
 280:Core/Src/main.c ****   hcan2.Init.TransmitFifoPriority = DISABLE;
 302              		.loc 1 280 32 is_stmt 0 view .LVU80
 303 0028 0377     		strb	r3, [r0, #28]
 281:Core/Src/main.c ****   if (HAL_CAN_Init(&hcan2) != HAL_OK)
 304              		.loc 1 281 3 is_stmt 1 view .LVU81
 281:Core/Src/main.c ****   if (HAL_CAN_Init(&hcan2) != HAL_OK)
 305              		.loc 1 281 35 is_stmt 0 view .LVU82
 306 002a 4377     		strb	r3, [r0, #29]
 282:Core/Src/main.c ****   {
 307              		.loc 1 282 3 is_stmt 1 view .LVU83
 282:Core/Src/main.c ****   {
 308              		.loc 1 282 7 is_stmt 0 view .LVU84
ARM GAS  /tmp/ccHgkDr2.s 			page 16


 309 002c FFF7FEFF 		bl	HAL_CAN_Init
 310              	.LVL8:
 282:Core/Src/main.c ****   {
 311              		.loc 1 282 6 view .LVU85
 312 0030 B0B9     		cbnz	r0, .L16
 288:Core/Src/main.c ****   Filter.FilterIdLow = 0;
 313              		.loc 1 288 3 is_stmt 1 view .LVU86
 288:Core/Src/main.c ****   Filter.FilterIdLow = 0;
 314              		.loc 1 288 23 is_stmt 0 view .LVU87
 315 0032 0023     		movs	r3, #0
 316 0034 0093     		str	r3, [sp]
 289:Core/Src/main.c ****   Filter.FilterMaskIdHigh = 0;
 317              		.loc 1 289 3 is_stmt 1 view .LVU88
 289:Core/Src/main.c ****   Filter.FilterMaskIdHigh = 0;
 318              		.loc 1 289 22 is_stmt 0 view .LVU89
 319 0036 0193     		str	r3, [sp, #4]
 290:Core/Src/main.c ****   Filter.FilterMaskIdLow = 0;
 320              		.loc 1 290 3 is_stmt 1 view .LVU90
 290:Core/Src/main.c ****   Filter.FilterMaskIdLow = 0;
 321              		.loc 1 290 27 is_stmt 0 view .LVU91
 322 0038 0293     		str	r3, [sp, #8]
 291:Core/Src/main.c ****   Filter.SlaveStartFilterBank = 14;
 323              		.loc 1 291 3 is_stmt 1 view .LVU92
 291:Core/Src/main.c ****   Filter.SlaveStartFilterBank = 14;
 324              		.loc 1 291 26 is_stmt 0 view .LVU93
 325 003a 0393     		str	r3, [sp, #12]
 292:Core/Src/main.c ****   Filter.FilterScale = CAN_FILTERSCALE_32BIT;
 326              		.loc 1 292 3 is_stmt 1 view .LVU94
 292:Core/Src/main.c ****   Filter.FilterScale = CAN_FILTERSCALE_32BIT;
 327              		.loc 1 292 31 is_stmt 0 view .LVU95
 328 003c 0E21     		movs	r1, #14
 329 003e 0991     		str	r1, [sp, #36]
 293:Core/Src/main.c ****   Filter.FilterMode = CAN_FILTERMODE_IDMASK;
 330              		.loc 1 293 3 is_stmt 1 view .LVU96
 293:Core/Src/main.c ****   Filter.FilterMode = CAN_FILTERMODE_IDMASK;
 331              		.loc 1 293 22 is_stmt 0 view .LVU97
 332 0040 0122     		movs	r2, #1
 333 0042 0792     		str	r2, [sp, #28]
 294:Core/Src/main.c ****   Filter.FilterBank = 14;
 334              		.loc 1 294 3 is_stmt 1 view .LVU98
 294:Core/Src/main.c ****   Filter.FilterBank = 14;
 335              		.loc 1 294 21 is_stmt 0 view .LVU99
 336 0044 0693     		str	r3, [sp, #24]
 295:Core/Src/main.c ****   Filter.FilterFIFOAssignment = CAN_FilterFIFO0;
 337              		.loc 1 295 3 is_stmt 1 view .LVU100
 295:Core/Src/main.c ****   Filter.FilterFIFOAssignment = CAN_FilterFIFO0;
 338              		.loc 1 295 21 is_stmt 0 view .LVU101
 339 0046 0591     		str	r1, [sp, #20]
 296:Core/Src/main.c ****   Filter.FilterActivation = CAN_FILTER_ENABLE;
 340              		.loc 1 296 3 is_stmt 1 view .LVU102
 296:Core/Src/main.c ****   Filter.FilterActivation = CAN_FILTER_ENABLE;
 341              		.loc 1 296 31 is_stmt 0 view .LVU103
 342 0048 0493     		str	r3, [sp, #16]
 297:Core/Src/main.c **** 
 343              		.loc 1 297 3 is_stmt 1 view .LVU104
 297:Core/Src/main.c **** 
 344              		.loc 1 297 27 is_stmt 0 view .LVU105
ARM GAS  /tmp/ccHgkDr2.s 			page 17


 345 004a 0892     		str	r2, [sp, #32]
 299:Core/Src/main.c **** 
 346              		.loc 1 299 3 is_stmt 1 view .LVU106
 347 004c 054C     		ldr	r4, .L17
 348 004e 6946     		mov	r1, sp
 349 0050 2046     		mov	r0, r4
 350 0052 FFF7FEFF 		bl	HAL_CAN_ConfigFilter
 351              	.LVL9:
 301:Core/Src/main.c ****   /* USER CODE END CAN2_Init 2 */
 352              		.loc 1 301 3 view .LVU107
 353 0056 2046     		mov	r0, r4
 354 0058 FFF7FEFF 		bl	HAL_CAN_Start
 355              	.LVL10:
 304:Core/Src/main.c **** 
 356              		.loc 1 304 1 is_stmt 0 view .LVU108
 357 005c 0AB0     		add	sp, sp, #40
 358              		.cfi_remember_state
 359              		.cfi_def_cfa_offset 8
 360              		@ sp needed
 361 005e 10BD     		pop	{r4, pc}
 362              	.L16:
 363              		.cfi_restore_state
 284:Core/Src/main.c ****   }
 364              		.loc 1 284 5 is_stmt 1 view .LVU109
 365 0060 FFF7FEFF 		bl	Error_Handler
 366              	.LVL11:
 367              	.L18:
 368              		.align	2
 369              	.L17:
 370 0064 00000000 		.word	.LANCHOR0
 371 0068 00680040 		.word	1073768448
 372              		.cfi_endproc
 373              	.LFE133:
 375              		.section	.text.MX_CAN1_Init,"ax",%progbits
 376              		.align	1
 377              		.syntax unified
 378              		.thumb
 379              		.thumb_func
 381              	MX_CAN1_Init:
 382              	.LFB132:
 211:Core/Src/main.c **** 
 383              		.loc 1 211 1 view -0
 384              		.cfi_startproc
 385              		@ args = 0, pretend = 0, frame = 40
 386              		@ frame_needed = 0, uses_anonymous_args = 0
 387 0000 10B5     		push	{r4, lr}
 388              		.cfi_def_cfa_offset 8
 389              		.cfi_offset 4, -8
 390              		.cfi_offset 14, -4
 391 0002 8AB0     		sub	sp, sp, #40
 392              		.cfi_def_cfa_offset 48
 214:Core/Src/main.c ****   /* USER CODE END CAN1_Init 0 */
 393              		.loc 1 214 3 view .LVU111
 220:Core/Src/main.c ****   hcan1.Init.Prescaler = 6;
 394              		.loc 1 220 3 view .LVU112
 220:Core/Src/main.c ****   hcan1.Init.Prescaler = 6;
 395              		.loc 1 220 18 is_stmt 0 view .LVU113
ARM GAS  /tmp/ccHgkDr2.s 			page 18


 396 0004 1648     		ldr	r0, .L23
 397 0006 174B     		ldr	r3, .L23+4
 398 0008 0360     		str	r3, [r0]
 221:Core/Src/main.c ****   hcan1.Init.Mode = CAN_MODE_NORMAL;
 399              		.loc 1 221 3 is_stmt 1 view .LVU114
 221:Core/Src/main.c ****   hcan1.Init.Mode = CAN_MODE_NORMAL;
 400              		.loc 1 221 24 is_stmt 0 view .LVU115
 401 000a 0623     		movs	r3, #6
 402 000c 4360     		str	r3, [r0, #4]
 222:Core/Src/main.c ****   hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 403              		.loc 1 222 3 is_stmt 1 view .LVU116
 222:Core/Src/main.c ****   hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 404              		.loc 1 222 19 is_stmt 0 view .LVU117
 405 000e 0023     		movs	r3, #0
 406 0010 8360     		str	r3, [r0, #8]
 223:Core/Src/main.c ****   hcan1.Init.TimeSeg1 = CAN_BS1_5TQ;
 407              		.loc 1 223 3 is_stmt 1 view .LVU118
 223:Core/Src/main.c ****   hcan1.Init.TimeSeg1 = CAN_BS1_5TQ;
 408              		.loc 1 223 28 is_stmt 0 view .LVU119
 409 0012 C360     		str	r3, [r0, #12]
 224:Core/Src/main.c ****   hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 410              		.loc 1 224 3 is_stmt 1 view .LVU120
 224:Core/Src/main.c ****   hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 411              		.loc 1 224 23 is_stmt 0 view .LVU121
 412 0014 4FF48022 		mov	r2, #262144
 413 0018 0261     		str	r2, [r0, #16]
 225:Core/Src/main.c ****   hcan1.Init.TimeTriggeredMode = DISABLE;
 414              		.loc 1 225 3 is_stmt 1 view .LVU122
 225:Core/Src/main.c ****   hcan1.Init.TimeTriggeredMode = DISABLE;
 415              		.loc 1 225 23 is_stmt 0 view .LVU123
 416 001a 4361     		str	r3, [r0, #20]
 226:Core/Src/main.c ****   hcan1.Init.AutoBusOff = DISABLE;
 417              		.loc 1 226 3 is_stmt 1 view .LVU124
 226:Core/Src/main.c ****   hcan1.Init.AutoBusOff = DISABLE;
 418              		.loc 1 226 32 is_stmt 0 view .LVU125
 419 001c 0376     		strb	r3, [r0, #24]
 227:Core/Src/main.c ****   hcan1.Init.AutoWakeUp = DISABLE;
 420              		.loc 1 227 3 is_stmt 1 view .LVU126
 227:Core/Src/main.c ****   hcan1.Init.AutoWakeUp = DISABLE;
 421              		.loc 1 227 25 is_stmt 0 view .LVU127
 422 001e 4376     		strb	r3, [r0, #25]
 228:Core/Src/main.c ****   hcan1.Init.AutoRetransmission = DISABLE;
 423              		.loc 1 228 3 is_stmt 1 view .LVU128
 228:Core/Src/main.c ****   hcan1.Init.AutoRetransmission = DISABLE;
 424              		.loc 1 228 25 is_stmt 0 view .LVU129
 425 0020 8376     		strb	r3, [r0, #26]
 229:Core/Src/main.c ****   hcan1.Init.ReceiveFifoLocked = DISABLE;
 426              		.loc 1 229 3 is_stmt 1 view .LVU130
 229:Core/Src/main.c ****   hcan1.Init.ReceiveFifoLocked = DISABLE;
 427              		.loc 1 229 33 is_stmt 0 view .LVU131
 428 0022 C376     		strb	r3, [r0, #27]
 230:Core/Src/main.c ****   hcan1.Init.TransmitFifoPriority = DISABLE;
 429              		.loc 1 230 3 is_stmt 1 view .LVU132
 230:Core/Src/main.c ****   hcan1.Init.TransmitFifoPriority = DISABLE;
 430              		.loc 1 230 32 is_stmt 0 view .LVU133
 431 0024 0377     		strb	r3, [r0, #28]
 231:Core/Src/main.c ****   if (HAL_CAN_Init(&hcan1) != HAL_OK)
ARM GAS  /tmp/ccHgkDr2.s 			page 19


 432              		.loc 1 231 3 is_stmt 1 view .LVU134
 231:Core/Src/main.c ****   if (HAL_CAN_Init(&hcan1) != HAL_OK)
 433              		.loc 1 231 35 is_stmt 0 view .LVU135
 434 0026 4377     		strb	r3, [r0, #29]
 232:Core/Src/main.c ****   {
 435              		.loc 1 232 3 is_stmt 1 view .LVU136
 232:Core/Src/main.c ****   {
 436              		.loc 1 232 7 is_stmt 0 view .LVU137
 437 0028 FFF7FEFF 		bl	HAL_CAN_Init
 438              	.LVL12:
 232:Core/Src/main.c ****   {
 439              		.loc 1 232 6 view .LVU138
 440 002c A8B9     		cbnz	r0, .L22
 237:Core/Src/main.c ****   Filter.FilterIdLow = 0;
 441              		.loc 1 237 3 is_stmt 1 view .LVU139
 237:Core/Src/main.c ****   Filter.FilterIdLow = 0;
 442              		.loc 1 237 23 is_stmt 0 view .LVU140
 443 002e 0023     		movs	r3, #0
 444 0030 0093     		str	r3, [sp]
 238:Core/Src/main.c ****   Filter.FilterMaskIdHigh = 0;
 445              		.loc 1 238 3 is_stmt 1 view .LVU141
 238:Core/Src/main.c ****   Filter.FilterMaskIdHigh = 0;
 446              		.loc 1 238 22 is_stmt 0 view .LVU142
 447 0032 0193     		str	r3, [sp, #4]
 239:Core/Src/main.c ****   Filter.FilterMaskIdLow = 0;
 448              		.loc 1 239 3 is_stmt 1 view .LVU143
 239:Core/Src/main.c ****   Filter.FilterMaskIdLow = 0;
 449              		.loc 1 239 27 is_stmt 0 view .LVU144
 450 0034 0293     		str	r3, [sp, #8]
 240:Core/Src/main.c ****   Filter.SlaveStartFilterBank = 0;
 451              		.loc 1 240 3 is_stmt 1 view .LVU145
 240:Core/Src/main.c ****   Filter.SlaveStartFilterBank = 0;
 452              		.loc 1 240 26 is_stmt 0 view .LVU146
 453 0036 0393     		str	r3, [sp, #12]
 241:Core/Src/main.c ****   Filter.FilterScale = CAN_FILTERSCALE_32BIT;
 454              		.loc 1 241 3 is_stmt 1 view .LVU147
 241:Core/Src/main.c ****   Filter.FilterScale = CAN_FILTERSCALE_32BIT;
 455              		.loc 1 241 31 is_stmt 0 view .LVU148
 456 0038 0993     		str	r3, [sp, #36]
 242:Core/Src/main.c ****   Filter.FilterMode = CAN_FILTERMODE_IDMASK;
 457              		.loc 1 242 3 is_stmt 1 view .LVU149
 242:Core/Src/main.c ****   Filter.FilterMode = CAN_FILTERMODE_IDMASK;
 458              		.loc 1 242 22 is_stmt 0 view .LVU150
 459 003a 0122     		movs	r2, #1
 460 003c 0792     		str	r2, [sp, #28]
 243:Core/Src/main.c ****   Filter.FilterBank = 0;
 461              		.loc 1 243 3 is_stmt 1 view .LVU151
 243:Core/Src/main.c ****   Filter.FilterBank = 0;
 462              		.loc 1 243 21 is_stmt 0 view .LVU152
 463 003e 0693     		str	r3, [sp, #24]
 244:Core/Src/main.c ****   Filter.FilterFIFOAssignment = CAN_FilterFIFO0;
 464              		.loc 1 244 3 is_stmt 1 view .LVU153
 244:Core/Src/main.c ****   Filter.FilterFIFOAssignment = CAN_FilterFIFO0;
 465              		.loc 1 244 21 is_stmt 0 view .LVU154
 466 0040 0593     		str	r3, [sp, #20]
 245:Core/Src/main.c ****   Filter.FilterActivation = CAN_FILTER_ENABLE;
 467              		.loc 1 245 3 is_stmt 1 view .LVU155
ARM GAS  /tmp/ccHgkDr2.s 			page 20


 245:Core/Src/main.c ****   Filter.FilterActivation = CAN_FILTER_ENABLE;
 468              		.loc 1 245 31 is_stmt 0 view .LVU156
 469 0042 0493     		str	r3, [sp, #16]
 246:Core/Src/main.c **** 
 470              		.loc 1 246 3 is_stmt 1 view .LVU157
 246:Core/Src/main.c **** 
 471              		.loc 1 246 27 is_stmt 0 view .LVU158
 472 0044 0892     		str	r2, [sp, #32]
 248:Core/Src/main.c **** 
 473              		.loc 1 248 3 is_stmt 1 view .LVU159
 474 0046 064C     		ldr	r4, .L23
 475 0048 6946     		mov	r1, sp
 476 004a 2046     		mov	r0, r4
 477 004c FFF7FEFF 		bl	HAL_CAN_ConfigFilter
 478              	.LVL13:
 250:Core/Src/main.c ****   /* USER CODE END CAN1_Init 2 */
 479              		.loc 1 250 3 view .LVU160
 480 0050 2046     		mov	r0, r4
 481 0052 FFF7FEFF 		bl	HAL_CAN_Start
 482              	.LVL14:
 253:Core/Src/main.c **** 
 483              		.loc 1 253 1 is_stmt 0 view .LVU161
 484 0056 0AB0     		add	sp, sp, #40
 485              		.cfi_remember_state
 486              		.cfi_def_cfa_offset 8
 487              		@ sp needed
 488 0058 10BD     		pop	{r4, pc}
 489              	.L22:
 490              		.cfi_restore_state
 234:Core/Src/main.c ****   }
 491              		.loc 1 234 5 is_stmt 1 view .LVU162
 492 005a FFF7FEFF 		bl	Error_Handler
 493              	.LVL15:
 494              	.L24:
 495 005e 00BF     		.align	2
 496              	.L23:
 497 0060 00000000 		.word	.LANCHOR1
 498 0064 00640040 		.word	1073767424
 499              		.cfi_endproc
 500              	.LFE132:
 502              		.section	.text.SystemClock_Config,"ax",%progbits
 503              		.align	1
 504              		.global	SystemClock_Config
 505              		.syntax unified
 506              		.thumb
 507              		.thumb_func
 509              	SystemClock_Config:
 510              	.LFB131:
 164:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 511              		.loc 1 164 1 view -0
 512              		.cfi_startproc
 513              		@ args = 0, pretend = 0, frame = 80
 514              		@ frame_needed = 0, uses_anonymous_args = 0
 515 0000 00B5     		push	{lr}
 516              		.cfi_def_cfa_offset 4
 517              		.cfi_offset 14, -4
 518 0002 95B0     		sub	sp, sp, #84
ARM GAS  /tmp/ccHgkDr2.s 			page 21


 519              		.cfi_def_cfa_offset 88
 165:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 520              		.loc 1 165 3 view .LVU164
 165:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 521              		.loc 1 165 22 is_stmt 0 view .LVU165
 522 0004 3022     		movs	r2, #48
 523 0006 0021     		movs	r1, #0
 524 0008 08A8     		add	r0, sp, #32
 525 000a FFF7FEFF 		bl	memset
 526              	.LVL16:
 166:Core/Src/main.c **** 
 527              		.loc 1 166 3 is_stmt 1 view .LVU166
 166:Core/Src/main.c **** 
 528              		.loc 1 166 22 is_stmt 0 view .LVU167
 529 000e 0023     		movs	r3, #0
 530 0010 0393     		str	r3, [sp, #12]
 531 0012 0493     		str	r3, [sp, #16]
 532 0014 0593     		str	r3, [sp, #20]
 533 0016 0693     		str	r3, [sp, #24]
 534 0018 0793     		str	r3, [sp, #28]
 170:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 535              		.loc 1 170 3 is_stmt 1 view .LVU168
 536              	.LBB9:
 170:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 537              		.loc 1 170 3 view .LVU169
 538 001a 0193     		str	r3, [sp, #4]
 170:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 539              		.loc 1 170 3 view .LVU170
 540 001c 1E4A     		ldr	r2, .L31
 541 001e 116C     		ldr	r1, [r2, #64]
 542 0020 41F08051 		orr	r1, r1, #268435456
 543 0024 1164     		str	r1, [r2, #64]
 170:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 544              		.loc 1 170 3 view .LVU171
 545 0026 126C     		ldr	r2, [r2, #64]
 546 0028 02F08052 		and	r2, r2, #268435456
 547 002c 0192     		str	r2, [sp, #4]
 170:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 548              		.loc 1 170 3 view .LVU172
 549 002e 019A     		ldr	r2, [sp, #4]
 550              	.LBE9:
 170:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 551              		.loc 1 170 3 view .LVU173
 171:Core/Src/main.c **** 
 552              		.loc 1 171 3 view .LVU174
 553              	.LBB10:
 171:Core/Src/main.c **** 
 554              		.loc 1 171 3 view .LVU175
 555 0030 0293     		str	r3, [sp, #8]
 171:Core/Src/main.c **** 
 556              		.loc 1 171 3 view .LVU176
 557 0032 1A4A     		ldr	r2, .L31+4
 558 0034 1168     		ldr	r1, [r2]
 559 0036 41F48041 		orr	r1, r1, #16384
 560 003a 1160     		str	r1, [r2]
 171:Core/Src/main.c **** 
 561              		.loc 1 171 3 view .LVU177
ARM GAS  /tmp/ccHgkDr2.s 			page 22


 562 003c 1268     		ldr	r2, [r2]
 563 003e 02F48042 		and	r2, r2, #16384
 564 0042 0292     		str	r2, [sp, #8]
 171:Core/Src/main.c **** 
 565              		.loc 1 171 3 view .LVU178
 566 0044 029A     		ldr	r2, [sp, #8]
 567              	.LBE10:
 171:Core/Src/main.c **** 
 568              		.loc 1 171 3 view .LVU179
 176:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 569              		.loc 1 176 3 view .LVU180
 176:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 570              		.loc 1 176 36 is_stmt 0 view .LVU181
 571 0046 0222     		movs	r2, #2
 572 0048 0892     		str	r2, [sp, #32]
 177:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 573              		.loc 1 177 3 is_stmt 1 view .LVU182
 177:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 574              		.loc 1 177 30 is_stmt 0 view .LVU183
 575 004a 0121     		movs	r1, #1
 576 004c 0B91     		str	r1, [sp, #44]
 178:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 577              		.loc 1 178 3 is_stmt 1 view .LVU184
 178:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 578              		.loc 1 178 41 is_stmt 0 view .LVU185
 579 004e 1021     		movs	r1, #16
 580 0050 0C91     		str	r1, [sp, #48]
 179:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 581              		.loc 1 179 3 is_stmt 1 view .LVU186
 179:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 582              		.loc 1 179 34 is_stmt 0 view .LVU187
 583 0052 0E92     		str	r2, [sp, #56]
 180:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 584              		.loc 1 180 3 is_stmt 1 view .LVU188
 180:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 585              		.loc 1 180 35 is_stmt 0 view .LVU189
 586 0054 0F93     		str	r3, [sp, #60]
 181:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 84;
 587              		.loc 1 181 3 is_stmt 1 view .LVU190
 181:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 84;
 588              		.loc 1 181 30 is_stmt 0 view .LVU191
 589 0056 0823     		movs	r3, #8
 590 0058 1093     		str	r3, [sp, #64]
 182:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 591              		.loc 1 182 3 is_stmt 1 view .LVU192
 182:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 592              		.loc 1 182 30 is_stmt 0 view .LVU193
 593 005a 5423     		movs	r3, #84
 594 005c 1193     		str	r3, [sp, #68]
 183:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 7;
 595              		.loc 1 183 3 is_stmt 1 view .LVU194
 183:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 7;
 596              		.loc 1 183 30 is_stmt 0 view .LVU195
 597 005e 1292     		str	r2, [sp, #72]
 184:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 598              		.loc 1 184 3 is_stmt 1 view .LVU196
 184:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
ARM GAS  /tmp/ccHgkDr2.s 			page 23


 599              		.loc 1 184 30 is_stmt 0 view .LVU197
 600 0060 0723     		movs	r3, #7
 601 0062 1393     		str	r3, [sp, #76]
 185:Core/Src/main.c ****   {
 602              		.loc 1 185 3 is_stmt 1 view .LVU198
 185:Core/Src/main.c ****   {
 603              		.loc 1 185 7 is_stmt 0 view .LVU199
 604 0064 08A8     		add	r0, sp, #32
 605 0066 FFF7FEFF 		bl	HAL_RCC_OscConfig
 606              	.LVL17:
 185:Core/Src/main.c ****   {
 607              		.loc 1 185 6 view .LVU200
 608 006a 80B9     		cbnz	r0, .L29
 192:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 609              		.loc 1 192 3 is_stmt 1 view .LVU201
 192:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 610              		.loc 1 192 31 is_stmt 0 view .LVU202
 611 006c 0F23     		movs	r3, #15
 612 006e 0393     		str	r3, [sp, #12]
 194:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 613              		.loc 1 194 3 is_stmt 1 view .LVU203
 194:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 614              		.loc 1 194 34 is_stmt 0 view .LVU204
 615 0070 0221     		movs	r1, #2
 616 0072 0491     		str	r1, [sp, #16]
 195:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 617              		.loc 1 195 3 is_stmt 1 view .LVU205
 195:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 618              		.loc 1 195 35 is_stmt 0 view .LVU206
 619 0074 0023     		movs	r3, #0
 620 0076 0593     		str	r3, [sp, #20]
 196:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 621              		.loc 1 196 3 is_stmt 1 view .LVU207
 196:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 622              		.loc 1 196 36 is_stmt 0 view .LVU208
 623 0078 4FF48052 		mov	r2, #4096
 624 007c 0692     		str	r2, [sp, #24]
 197:Core/Src/main.c **** 
 625              		.loc 1 197 3 is_stmt 1 view .LVU209
 197:Core/Src/main.c **** 
 626              		.loc 1 197 36 is_stmt 0 view .LVU210
 627 007e 0793     		str	r3, [sp, #28]
 199:Core/Src/main.c ****   {
 628              		.loc 1 199 3 is_stmt 1 view .LVU211
 199:Core/Src/main.c ****   {
 629              		.loc 1 199 7 is_stmt 0 view .LVU212
 630 0080 03A8     		add	r0, sp, #12
 631 0082 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 632              	.LVL18:
 199:Core/Src/main.c ****   {
 633              		.loc 1 199 6 view .LVU213
 634 0086 20B9     		cbnz	r0, .L30
 203:Core/Src/main.c **** 
 635              		.loc 1 203 1 view .LVU214
 636 0088 15B0     		add	sp, sp, #84
 637              		.cfi_remember_state
 638              		.cfi_def_cfa_offset 4
ARM GAS  /tmp/ccHgkDr2.s 			page 24


 639              		@ sp needed
 640 008a 5DF804FB 		ldr	pc, [sp], #4
 641              	.L29:
 642              		.cfi_restore_state
 187:Core/Src/main.c ****   }
 643              		.loc 1 187 5 is_stmt 1 view .LVU215
 644 008e FFF7FEFF 		bl	Error_Handler
 645              	.LVL19:
 646              	.L30:
 201:Core/Src/main.c ****   }
 647              		.loc 1 201 5 view .LVU216
 648 0092 FFF7FEFF 		bl	Error_Handler
 649              	.LVL20:
 650              	.L32:
 651 0096 00BF     		.align	2
 652              	.L31:
 653 0098 00380240 		.word	1073887232
 654 009c 00700040 		.word	1073770496
 655              		.cfi_endproc
 656              	.LFE131:
 658              		.section	.text.main,"ax",%progbits
 659              		.align	1
 660              		.global	main
 661              		.syntax unified
 662              		.thumb
 663              		.thumb_func
 665              	main:
 666              	.LFB130:
  70:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 667              		.loc 1 70 1 view -0
 668              		.cfi_startproc
 669              		@ args = 0, pretend = 0, frame = 8
 670              		@ frame_needed = 0, uses_anonymous_args = 0
 671 0000 30B5     		push	{r4, r5, lr}
 672              		.cfi_def_cfa_offset 12
 673              		.cfi_offset 4, -12
 674              		.cfi_offset 5, -8
 675              		.cfi_offset 14, -4
 676 0002 83B0     		sub	sp, sp, #12
 677              		.cfi_def_cfa_offset 24
  78:Core/Src/main.c **** 
 678              		.loc 1 78 3 view .LVU218
 679 0004 FFF7FEFF 		bl	HAL_Init
 680              	.LVL21:
  85:Core/Src/main.c **** 
 681              		.loc 1 85 3 view .LVU219
 682 0008 FFF7FEFF 		bl	SystemClock_Config
 683              	.LVL22:
  92:Core/Src/main.c ****   MX_CAN2_Init();
 684              		.loc 1 92 3 view .LVU220
 685 000c FFF7FEFF 		bl	MX_GPIO_Init
 686              	.LVL23:
  93:Core/Src/main.c ****   MX_CAN1_Init();
 687              		.loc 1 93 3 view .LVU221
 688 0010 FFF7FEFF 		bl	MX_CAN2_Init
 689              	.LVL24:
  94:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
ARM GAS  /tmp/ccHgkDr2.s 			page 25


 690              		.loc 1 94 3 view .LVU222
 691 0014 FFF7FEFF 		bl	MX_CAN1_Init
 692              	.LVL25:
 693              	.L35:
  96:Core/Src/main.c ****   float data;
 694              		.loc 1 96 3 view .LVU223
  97:Core/Src/main.c ****   uint8_t payload[8];
 695              		.loc 1 97 3 view .LVU224
  98:Core/Src/main.c ****   /* USER CODE END 2 */
 696              		.loc 1 98 3 view .LVU225
 103:Core/Src/main.c ****   {
 697              		.loc 1 103 3 view .LVU226
 105:Core/Src/main.c ****     /* USER CODE END WHILE */
 698              		.loc 1 105 5 view .LVU227
 699 0018 0122     		movs	r2, #1
 700 001a 0421     		movs	r1, #4
 701 001c 2448     		ldr	r0, .L38
 702 001e FFF7FEFF 		bl	HAL_GPIO_WritePin
 703              	.LVL26:
 110:Core/Src/main.c ****     {
 704              		.loc 1 110 5 view .LVU228
 110:Core/Src/main.c ****     {
 705              		.loc 1 110 10 is_stmt 0 view .LVU229
 706 0022 FFF7FEFF 		bl	HAL_GetTick
 707              	.LVL27:
 110:Core/Src/main.c ****     {
 708              		.loc 1 110 24 view .LVU230
 709 0026 001B     		subs	r0, r0, r4
 110:Core/Src/main.c ****     {
 710              		.loc 1 110 8 view .LVU231
 711 0028 B0F57A7F 		cmp	r0, #1000
 712 002c F4D3     		bcc	.L35
 713              	.LBB11:
 112:Core/Src/main.c ****       HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 714              		.loc 1 112 7 is_stmt 1 view .LVU232
 715 002e 214D     		ldr	r5, .L38+4
 716 0030 4FF40041 		mov	r1, #32768
 717 0034 2846     		mov	r0, r5
 718 0036 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 719              	.LVL28:
 113:Core/Src/main.c ****       HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
 720              		.loc 1 113 7 view .LVU233
 721 003a 4FF48041 		mov	r1, #16384
 722 003e 2846     		mov	r0, r5
 723 0040 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 724              	.LVL29:
 114:Core/Src/main.c **** 
 725              		.loc 1 114 7 view .LVU234
 726 0044 4FF40051 		mov	r1, #8192
 727 0048 2846     		mov	r0, r5
 728 004a FFF7FEFF 		bl	HAL_GPIO_TogglePin
 729              	.LVL30:
 116:Core/Src/main.c ****       uint32_t send_mail_box;
 730              		.loc 1 116 7 view .LVU235
 116:Core/Src/main.c ****       uint32_t send_mail_box;
 731              		.loc 1 116 13 is_stmt 0 view .LVU236
 732 004e 04F57A74 		add	r4, r4, #1000
ARM GAS  /tmp/ccHgkDr2.s 			page 26


 733              	.LVL31:
 117:Core/Src/main.c **** 
 734              		.loc 1 117 7 is_stmt 1 view .LVU237
 132:Core/Src/main.c ****       hcan2_tx_message.IDE = CAN_ID_STD;
 735              		.loc 1 132 7 view .LVU238
 132:Core/Src/main.c ****       hcan2_tx_message.IDE = CAN_ID_STD;
 736              		.loc 1 132 30 is_stmt 0 view .LVU239
 737 0052 1949     		ldr	r1, .L38+8
 738 0054 0123     		movs	r3, #1
 739 0056 0B60     		str	r3, [r1]
 133:Core/Src/main.c ****       hcan2_tx_message.RTR = CAN_RTR_DATA;
 740              		.loc 1 133 7 is_stmt 1 view .LVU240
 133:Core/Src/main.c ****       hcan2_tx_message.RTR = CAN_RTR_DATA;
 741              		.loc 1 133 28 is_stmt 0 view .LVU241
 742 0058 0022     		movs	r2, #0
 743 005a 8A60     		str	r2, [r1, #8]
 134:Core/Src/main.c ****       hcan2_tx_message.DLC = 0x08;
 744              		.loc 1 134 7 is_stmt 1 view .LVU242
 134:Core/Src/main.c ****       hcan2_tx_message.DLC = 0x08;
 745              		.loc 1 134 28 is_stmt 0 view .LVU243
 746 005c CA60     		str	r2, [r1, #12]
 135:Core/Src/main.c **** 
 747              		.loc 1 135 7 is_stmt 1 view .LVU244
 135:Core/Src/main.c **** 
 748              		.loc 1 135 28 is_stmt 0 view .LVU245
 749 005e 0822     		movs	r2, #8
 750 0060 0A61     		str	r2, [r1, #16]
 137:Core/Src/main.c ****       payload[1] = 0x00FF;
 751              		.loc 1 137 7 is_stmt 1 view .LVU246
 137:Core/Src/main.c ****       payload[1] = 0x00FF;
 752              		.loc 1 137 18 is_stmt 0 view .LVU247
 753 0062 FF22     		movs	r2, #255
 754 0064 8DF80020 		strb	r2, [sp]
 138:Core/Src/main.c ****       payload[2] = 0x00FF;
 755              		.loc 1 138 7 is_stmt 1 view .LVU248
 138:Core/Src/main.c ****       payload[2] = 0x00FF;
 756              		.loc 1 138 18 is_stmt 0 view .LVU249
 757 0068 8DF80120 		strb	r2, [sp, #1]
 139:Core/Src/main.c ****       payload[3] = 0x00FF;
 758              		.loc 1 139 7 is_stmt 1 view .LVU250
 139:Core/Src/main.c ****       payload[3] = 0x00FF;
 759              		.loc 1 139 18 is_stmt 0 view .LVU251
 760 006c 8DF80220 		strb	r2, [sp, #2]
 140:Core/Src/main.c ****       payload[4] = 0x00FF;
 761              		.loc 1 140 7 is_stmt 1 view .LVU252
 140:Core/Src/main.c ****       payload[4] = 0x00FF;
 762              		.loc 1 140 18 is_stmt 0 view .LVU253
 763 0070 8DF80320 		strb	r2, [sp, #3]
 141:Core/Src/main.c ****       payload[5] = 0x00FF;
 764              		.loc 1 141 7 is_stmt 1 view .LVU254
 141:Core/Src/main.c ****       payload[5] = 0x00FF;
 765              		.loc 1 141 18 is_stmt 0 view .LVU255
 766 0074 8DF80420 		strb	r2, [sp, #4]
 142:Core/Src/main.c ****       payload[6] = 0x00FF;
 767              		.loc 1 142 7 is_stmt 1 view .LVU256
 142:Core/Src/main.c ****       payload[6] = 0x00FF;
 768              		.loc 1 142 18 is_stmt 0 view .LVU257
ARM GAS  /tmp/ccHgkDr2.s 			page 27


 769 0078 8DF80520 		strb	r2, [sp, #5]
 143:Core/Src/main.c ****       payload[7] = 0x00FC;
 770              		.loc 1 143 7 is_stmt 1 view .LVU258
 143:Core/Src/main.c ****       payload[7] = 0x00FC;
 771              		.loc 1 143 18 is_stmt 0 view .LVU259
 772 007c 8DF80620 		strb	r2, [sp, #6]
 144:Core/Src/main.c **** 
 773              		.loc 1 144 7 is_stmt 1 view .LVU260
 144:Core/Src/main.c **** 
 774              		.loc 1 144 18 is_stmt 0 view .LVU261
 775 0080 FC22     		movs	r2, #252
 776 0082 8DF80720 		strb	r2, [sp, #7]
 147:Core/Src/main.c ****       {
 777              		.loc 1 147 7 is_stmt 1 view .LVU262
 147:Core/Src/main.c ****       {
 778              		.loc 1 147 11 is_stmt 0 view .LVU263
 779 0086 6A46     		mov	r2, sp
 780 0088 0C48     		ldr	r0, .L38+12
 781 008a FFF7FEFF 		bl	HAL_CAN_AddTxMessage
 782              	.LVL32:
 147:Core/Src/main.c ****       {
 783              		.loc 1 147 10 view .LVU264
 784 008e 0028     		cmp	r0, #0
 785 0090 C2D0     		beq	.L35
 149:Core/Src/main.c ****         {
 786              		.loc 1 149 9 is_stmt 1 view .LVU265
 149:Core/Src/main.c ****         {
 787              		.loc 1 149 13 is_stmt 0 view .LVU266
 788 0092 0223     		movs	r3, #2
 789 0094 6A46     		mov	r2, sp
 790 0096 0849     		ldr	r1, .L38+8
 791 0098 0848     		ldr	r0, .L38+12
 792 009a FFF7FEFF 		bl	HAL_CAN_AddTxMessage
 793              	.LVL33:
 149:Core/Src/main.c ****         {
 794              		.loc 1 149 12 view .LVU267
 795 009e 0028     		cmp	r0, #0
 796 00a0 BAD0     		beq	.L35
 151:Core/Src/main.c ****         }
 797              		.loc 1 151 11 is_stmt 1 view .LVU268
 798 00a2 0423     		movs	r3, #4
 799 00a4 6A46     		mov	r2, sp
 800 00a6 0449     		ldr	r1, .L38+8
 801 00a8 0448     		ldr	r0, .L38+12
 802 00aa FFF7FEFF 		bl	HAL_CAN_AddTxMessage
 803              	.LVL34:
 804 00ae B3E7     		b	.L35
 805              	.L39:
 806              		.align	2
 807              	.L38:
 808 00b0 00000240 		.word	1073872896
 809 00b4 00040240 		.word	1073873920
 810 00b8 00000000 		.word	.LANCHOR2
 811 00bc 00000000 		.word	.LANCHOR1
 812              	.LBE11:
 813              		.cfi_endproc
 814              	.LFE130:
ARM GAS  /tmp/ccHgkDr2.s 			page 28


 816              		.global	hcan2_tx_message
 817              		.global	hcan2
 818              		.global	hcan1
 819              		.section	.bss.hcan1,"aw",%nobits
 820              		.align	2
 821              		.set	.LANCHOR1,. + 0
 824              	hcan1:
 825 0000 00000000 		.space	40
 825      00000000 
 825      00000000 
 825      00000000 
 825      00000000 
 826              		.section	.bss.hcan2,"aw",%nobits
 827              		.align	2
 828              		.set	.LANCHOR0,. + 0
 831              	hcan2:
 832 0000 00000000 		.space	40
 832      00000000 
 832      00000000 
 832      00000000 
 832      00000000 
 833              		.section	.bss.hcan2_tx_message,"aw",%nobits
 834              		.align	2
 835              		.set	.LANCHOR2,. + 0
 838              	hcan2_tx_message:
 839 0000 00000000 		.space	24
 839      00000000 
 839      00000000 
 839      00000000 
 839      00000000 
 840              		.text
 841              	.Letext0:
 842              		.file 3 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 843              		.file 4 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 844              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f405xx.h"
 845              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 846              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 847              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 848              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 849              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 850              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 851              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_can.h"
 852              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 853              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 854              		.file 15 "<built-in>"
ARM GAS  /tmp/ccHgkDr2.s 			page 29


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccHgkDr2.s:20     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccHgkDr2.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccHgkDr2.s:158    .text.MX_GPIO_Init:0000000000000098 $d
     /tmp/ccHgkDr2.s:165    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $t
     /tmp/ccHgkDr2.s:171    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 HAL_TIM_PeriodElapsedCallback
     /tmp/ccHgkDr2.s:204    .text.HAL_TIM_PeriodElapsedCallback:0000000000000014 $d
     /tmp/ccHgkDr2.s:209    .text.Error_Handler:0000000000000000 $t
     /tmp/ccHgkDr2.s:215    .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccHgkDr2.s:247    .text.MX_CAN2_Init:0000000000000000 $t
     /tmp/ccHgkDr2.s:252    .text.MX_CAN2_Init:0000000000000000 MX_CAN2_Init
     /tmp/ccHgkDr2.s:370    .text.MX_CAN2_Init:0000000000000064 $d
     /tmp/ccHgkDr2.s:376    .text.MX_CAN1_Init:0000000000000000 $t
     /tmp/ccHgkDr2.s:381    .text.MX_CAN1_Init:0000000000000000 MX_CAN1_Init
     /tmp/ccHgkDr2.s:497    .text.MX_CAN1_Init:0000000000000060 $d
     /tmp/ccHgkDr2.s:503    .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccHgkDr2.s:509    .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccHgkDr2.s:653    .text.SystemClock_Config:0000000000000098 $d
     /tmp/ccHgkDr2.s:659    .text.main:0000000000000000 $t
     /tmp/ccHgkDr2.s:665    .text.main:0000000000000000 main
     /tmp/ccHgkDr2.s:808    .text.main:00000000000000b0 $d
     /tmp/ccHgkDr2.s:838    .bss.hcan2_tx_message:0000000000000000 hcan2_tx_message
     /tmp/ccHgkDr2.s:831    .bss.hcan2:0000000000000000 hcan2
     /tmp/ccHgkDr2.s:824    .bss.hcan1:0000000000000000 hcan1
     /tmp/ccHgkDr2.s:820    .bss.hcan1:0000000000000000 $d
     /tmp/ccHgkDr2.s:827    .bss.hcan2:0000000000000000 $d
     /tmp/ccHgkDr2.s:834    .bss.hcan2_tx_message:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_IncTick
HAL_CAN_Init
HAL_CAN_ConfigFilter
HAL_CAN_Start
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_GetTick
HAL_GPIO_TogglePin
HAL_CAN_AddTxMessage
