

================================================================
== Vivado HLS Report for 'runLayer'
================================================================
* Date:           Tue Nov 30 08:52:45 2021

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        NeuralNetwork_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      9.63|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  4241|  29681|  4241|  29681|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+------+-------+----------+-----------+-----------+---------+----------+
        |                       |    Latency   | Iteration|  Initiation Interval  |   Trip  |          |
        |       Loop Name       |  min |  max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------+------+-------+----------+-----------+-----------+---------+----------+
        |- runLayer_outerloop   |  4240|  29680|       424|          -|          -| 10 ~ 70 |    no    |
        | + runLayer_innerloop  |   420|    420|         6|          -|          -|       70|    no    |
        +-----------------------+------+-------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      1|      -|      -|
|Expression       |        -|      0|    352|    268|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      4|    165|     50|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    123|
|Register         |        -|      -|    241|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      5|    758|    441|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      6|      2|      2|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +-------------------------+----------------------+---------+-------+-----+----+
    |NeuralNetwork_mulbkb_U1  |NeuralNetwork_mulbkb  |        0|      4|  165|  50|
    +-------------------------+----------------------+---------+-------+-----+----+
    |Total                    |                      |        0|      4|  165|  50|
    +-------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |NeuralNetwork_maccud_U2  |NeuralNetwork_maccud  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+-----+----+------------+------------+
    |       Variable Name      | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+-----+----+------------+------------+
    |tmp_21_i_fu_190_p2        |     *    |      0|    0|  55|           7|           4|
    |inNeurons_1_fu_302_p2     |     +    |      0|   26|  12|           7|           1|
    |neuronIndex_fu_334_p2     |     +    |      0|   35|  15|          10|          10|
    |next_mul_fu_308_p2        |     +    |      0|   44|  18|          13|           7|
    |outNeurons_1_fu_282_p2    |     +    |      0|   26|  12|           7|           1|
    |tmp1_fu_351_p2            |     +    |      0|   44|  18|          13|          13|
    |tmp_19_i_fu_368_p2        |     +    |      0|   47|  19|          14|          14|
    |tmp_23_i_fu_356_p2        |     +    |      0|   29|  13|           8|           8|
    |tmp_6_fu_386_p2           |     +    |      0|  101|  37|          32|          32|
    |exitcond_fu_296_p2        |   icmp   |      0|    0|   4|           7|           7|
    |tmp_2_fu_277_p2           |   icmp   |      0|    0|   4|           8|           8|
    |tmp_i1_fu_184_p2          |   icmp   |      0|    0|   1|           3|           1|
    |tmp_i2_fu_196_p2          |   icmp   |      0|    0|   1|           3|           2|
    |tmp_3_fu_224_p2           |    or    |      0|    0|   2|           1|           1|
    |tmp_fu_246_p2             |    or    |      0|    0|   2|           1|           1|
    |neuronIndex_1_fu_344_p3   |  select  |      0|    0|  13|           1|          13|
    |p_i_10_fu_252_p3          |  select  |      0|    0|   6|           1|           6|
    |p_i_fu_238_p3             |  select  |      0|    0|   6|           1|           4|
    |p_mux_cast_fu_216_p3      |  select  |      0|    0|  14|           1|          14|
    |startIndex_1_i_fu_230_p3  |  select  |      0|    0|  14|           1|          14|
    |rev_fu_210_p2             |    xor   |      0|    0|   2|           1|           2|
    +--------------------------+----------+-------+-----+----+------------+------------+
    |Total                     |          |      0|  352| 268|         140|         163|
    +--------------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  60|         11|    1|         11|
    |inNeurons_reg_150   |   9|          2|    7|         14|
    |outNeurons_reg_139  |   9|          2|    7|         14|
    |output_r_address0   |  15|          3|    7|         21|
    |output_r_d0         |  21|          4|   32|        128|
    |phi_mul_reg_161     |   9|          2|   13|         26|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 123|         24|   67|        214|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |  10|   0|   10|          0|
    |bias_load_reg_509        |   8|   0|    8|          0|
    |inNeurons_1_reg_459      |   7|   0|    7|          0|
    |inNeurons_reg_150        |   7|   0|    7|          0|
    |input_load_reg_494       |  32|   0|   32|          0|
    |next_mul_reg_464         |  13|   0|   13|          0|
    |outNeurons_1_reg_436     |   7|   0|    7|          0|
    |outNeurons_reg_139       |   7|   0|    7|          0|
    |output_addr_reg_441      |   7|   0|    7|          0|
    |phi_mul_reg_161          |  13|   0|   13|          0|
    |reg_172                  |  32|   0|   32|          0|
    |startIndex_1_i_reg_418   |   9|   0|   14|          5|
    |tmp1_reg_469             |  13|   0|   13|          0|
    |tmp_17_i_cast_reg_446    |   7|   0|   13|          6|
    |tmp_1_cast_cast_reg_428  |   7|   0|    8|          1|
    |tmp_21_i_reg_408         |   8|   0|    8|          0|
    |tmp_25_i_cast_reg_423    |   6|   0|   15|          9|
    |tmp_4_reg_451            |   7|   0|   32|         25|
    |tmp_9_reg_504            |  32|   0|   32|          0|
    |tmp_i2_reg_413           |   1|   0|    1|          0|
    |weights_load_reg_489     |   8|   0|    8|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 241|   0|  287|         46|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-----------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------+-----+-----+------------+-----------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |     runLayer    | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |     runLayer    | return value |
|ap_start            |  in |    1| ap_ctrl_hs |     runLayer    | return value |
|ap_done             | out |    1| ap_ctrl_hs |     runLayer    | return value |
|ap_idle             | out |    1| ap_ctrl_hs |     runLayer    | return value |
|ap_ready            | out |    1| ap_ctrl_hs |     runLayer    | return value |
|layer               |  in |    4|   ap_none  |      layer      |    scalar    |
|numOfOutNeurons     |  in |    8|   ap_none  | numOfOutNeurons |    scalar    |
|input_r_address0    | out |    7|  ap_memory |     input_r     |     array    |
|input_r_ce0         | out |    1|  ap_memory |     input_r     |     array    |
|input_r_q0          |  in |   32|  ap_memory |     input_r     |     array    |
|output_r_address0   | out |    7|  ap_memory |     output_r    |     array    |
|output_r_ce0        | out |    1|  ap_memory |     output_r    |     array    |
|output_r_we0        | out |    1|  ap_memory |     output_r    |     array    |
|output_r_d0         | out |   32|  ap_memory |     output_r    |     array    |
|output_r_q0         |  in |   32|  ap_memory |     output_r    |     array    |
|weights_s_address0  | out |   14|  ap_memory |    weights_s    |     array    |
|weights_s_ce0       | out |    1|  ap_memory |    weights_s    |     array    |
|weights_s_q0        |  in |    8|  ap_memory |    weights_s    |     array    |
|bias_s_address0     | out |    8|  ap_memory |      bias_s     |     array    |
|bias_s_ce0          | out |    1|  ap_memory |      bias_s     |     array    |
|bias_s_q0           |  in |    8|  ap_memory |      bias_s     |     array    |
+--------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_2)
3 --> 
	4  / (!exitcond)
	9  / (exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	3  / true
9 --> 
	10  / true
10 --> 
	2  / true
* FSM state operations: 

 <State 1>: 6.43ns
ST_1: numOfOutNeurons_read (7)  [1/1] 0.00ns
:0  %numOfOutNeurons_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %numOfOutNeurons)

ST_1: layer_read (8)  [1/1] 0.00ns
:1  %layer_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %layer)

ST_1: layer_cast1 (9)  [1/1] 0.00ns
:2  %layer_cast1 = zext i4 %layer_read to i8

ST_1: tmp_10 (10)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:20->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:64
:3  %tmp_10 = trunc i4 %layer_read to i3

ST_1: tmp_i1 (11)  [1/1] 2.07ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:20->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:64
:4  %tmp_i1 = icmp eq i3 %tmp_10, 1

ST_1: tmp_21_i (12)  [1/1] 6.43ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:24->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:64
:5  %tmp_21_i = mul i8 70, %layer_cast1

ST_1: tmp_i2 (13)  [1/1] 2.07ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:24->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:64
:6  %tmp_i2 = icmp eq i3 %tmp_10, 2

ST_1: tmp_11 (14)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:42->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:61 (grouped into LUT with out node startIndex_1_i)
:7  %tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %layer_read, i32 1)

ST_1: rev (15)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:42->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:61 (grouped into LUT with out node startIndex_1_i)
:8  %rev = xor i1 %tmp_11, true

ST_1: p_mux_cast (16)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:24->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:64 (grouped into LUT with out node startIndex_1_i)
:9  %p_mux_cast = select i1 %tmp_i2, i14 -5884, i14 5600

ST_1: tmp_3 (17)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:24->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:64 (grouped into LUT with out node startIndex_1_i)
:10  %tmp_3 = or i1 %tmp_i2, %rev

ST_1: startIndex_1_i (18)  [1/1] 2.07ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:24->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:64 (out node of the LUT)
:11  %startIndex_1_i = select i1 %tmp_3, i14 %p_mux_cast, i14 0

ST_1: p_i (19)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:20->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:64 (grouped into LUT with out node p_i_10)
:12  %p_i = select i1 %tmp_i1, i6 10, i6 -28

ST_1: tmp (20)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:20->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:64 (grouped into LUT with out node p_i_10)
:13  %tmp = or i1 %tmp_i1, %tmp_i2

ST_1: p_i_10 (21)  [1/1] 2.07ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:20->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:64 (out node of the LUT)
:14  %p_i_10 = select i1 %tmp, i6 %p_i, i6 1

ST_1: p_i_cast9 (22)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:20->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:64
:15  %p_i_cast9 = sext i6 %p_i_10 to i7

ST_1: tmp_25_i_cast (23)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:29->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:64
:16  %tmp_25_i_cast = zext i7 %p_i_cast9 to i15

ST_1: StgValue_28 (24)  [1/1] 1.59ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:55
:17  br label %1


 <State 2>: 3.25ns
ST_2: outNeurons (26)  [1/1] 0.00ns
:0  %outNeurons = phi i7 [ 0, %0 ], [ %outNeurons_1, %getBias.exit ]

ST_2: tmp_1 (27)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:55
:1  %tmp_1 = zext i7 %outNeurons to i32

ST_2: tmp_1_cast_cast (28)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:55
:2  %tmp_1_cast_cast = zext i7 %outNeurons to i8

ST_2: tmp_2 (29)  [1/1] 2.91ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:55
:3  %tmp_2 = icmp slt i8 %tmp_1_cast_cast, %numOfOutNeurons_read

ST_2: empty (30)  [1/1] 0.00ns
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 70, i64 0)

ST_2: outNeurons_1 (31)  [1/1] 2.32ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:55
:5  %outNeurons_1 = add i7 %outNeurons, 1

ST_2: StgValue_35 (32)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:55
:6  br i1 %tmp_2, label %2, label %4

ST_2: StgValue_36 (34)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:56
:0  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str) nounwind

ST_2: tmp_5 (35)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:56
:1  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str)

ST_2: output_addr (36)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:57
:2  %output_addr = getelementptr [70 x i32]* %output_r, i32 0, i32 %tmp_1

ST_2: StgValue_39 (37)  [1/1] 3.25ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:57
:3  store i32 0, i32* %output_addr, align 4

ST_2: tmp_17_i_cast (38)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:59
:4  %tmp_17_i_cast = zext i7 %outNeurons to i13

ST_2: StgValue_41 (39)  [1/1] 1.59ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:59
:5  br label %3

ST_2: StgValue_42 (85)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:66
:0  ret void


 <State 3>: 5.57ns
ST_3: inNeurons (41)  [1/1] 0.00ns
:0  %inNeurons = phi i7 [ 0, %2 ], [ %inNeurons_1, %_ifconv ]

ST_3: phi_mul (42)  [1/1] 0.00ns
:1  %phi_mul = phi i13 [ 0, %2 ], [ %next_mul, %_ifconv ]

ST_3: tmp_4 (43)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:59
:2  %tmp_4 = zext i7 %inNeurons to i32

ST_3: empty_11 (44)  [1/1] 0.00ns
:3  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 70, i64 70, i64 70)

ST_3: exitcond (45)  [1/1] 2.91ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:59
:4  %exitcond = icmp eq i7 %inNeurons, -58

ST_3: inNeurons_1 (46)  [1/1] 2.32ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:59
:5  %inNeurons_1 = add i7 %inNeurons, 1

ST_3: StgValue_49 (47)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:59
:6  br i1 %exitcond, label %getBias.exit, label %_ifconv

ST_3: next_mul (50)  [1/1] 2.34ns
_ifconv:1  %next_mul = add i13 %phi_mul, 70

ST_3: p_shl_i (51)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:49->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:61
_ifconv:2  %p_shl_i = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %inNeurons, i3 0)

ST_3: p_shl1_i (52)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:49->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:61
_ifconv:3  %p_shl1_i = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %inNeurons, i1 false)

ST_3: p_shl1_i_cast (53)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:49->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:61
_ifconv:4  %p_shl1_i_cast = zext i8 %p_shl1_i to i10

ST_3: neuronIndex (54)  [1/1] 2.32ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:49->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:61
_ifconv:5  %neuronIndex = add i10 %p_shl_i, %p_shl1_i_cast

ST_3: neuronIndex_1_cast (55)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:49->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:61 (grouped into LUT with out node tmp1)
_ifconv:6  %neuronIndex_1_cast = zext i10 %neuronIndex to i13

ST_3: neuronIndex_1 (56)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:24->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:64 (grouped into LUT with out node tmp1)
_ifconv:7  %neuronIndex_1 = select i1 %tmp_i2, i13 %neuronIndex_1_cast, i13 %phi_mul

ST_3: tmp1 (57)  [1/1] 2.34ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:51->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:61 (out node of the LUT)
_ifconv:8  %tmp1 = add i13 %neuronIndex_1, %tmp_17_i_cast

ST_3: tmp_23_i (72)  [1/1] 2.32ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:29->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:64
getBias.exit:0  %tmp_23_i = add i8 %tmp_21_i, %tmp_1_cast_cast

ST_3: tmp_23_i_cast (73)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:29->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:64
getBias.exit:1  %tmp_23_i_cast = zext i8 %tmp_23_i to i32

ST_3: bias_addr (74)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:29->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:64
getBias.exit:2  %bias_addr = getelementptr inbounds [150 x i8]* @bias_s, i32 0, i32 %tmp_23_i_cast

ST_3: bias_load (75)  [2/2] 3.25ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:29->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:64
getBias.exit:3  %bias_load = load i8* %bias_addr, align 1

ST_3: output_load_1 (79)  [2/2] 3.25ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:64
getBias.exit:7  %output_load_1 = load i32* %output_addr, align 4


 <State 4>: 5.60ns
ST_4: tmp1_cast (58)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:51->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:61
_ifconv:9  %tmp1_cast = zext i13 %tmp1 to i14

ST_4: tmp_19_i (59)  [1/1] 2.34ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:51->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:61
_ifconv:10  %tmp_19_i = add i14 %tmp1_cast, %startIndex_1_i

ST_4: tmp_19_i_cast (60)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:51->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:61
_ifconv:11  %tmp_19_i_cast = zext i14 %tmp_19_i to i32

ST_4: weights_addr (61)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:51->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:61
_ifconv:12  %weights_addr = getelementptr inbounds [11200 x i8]* @weights_s, i32 0, i32 %tmp_19_i_cast

ST_4: weights_load (62)  [2/2] 3.25ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:51->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:61
_ifconv:13  %weights_load = load i8* %weights_addr, align 1

ST_4: input_addr (64)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:61
_ifconv:15  %input_addr = getelementptr [70 x i32]* %input_r, i32 0, i32 %tmp_4

ST_4: input_load (65)  [2/2] 3.25ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:61
_ifconv:16  %input_load = load i32* %input_addr, align 4


 <State 5>: 3.25ns
ST_5: weights_load (62)  [1/2] 3.25ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:51->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:61
_ifconv:13  %weights_load = load i8* %weights_addr, align 1

ST_5: input_load (65)  [1/2] 3.25ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:61
_ifconv:16  %input_load = load i32* %input_addr, align 4


 <State 6>: 6.91ns
ST_6: tmp_8 (63)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:61
_ifconv:14  %tmp_8 = sext i8 %weights_load to i32

ST_6: tmp_9 (66)  [2/2] 6.91ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:61
_ifconv:17  %tmp_9 = mul nsw i32 %input_load, %tmp_8

ST_6: output_load (67)  [2/2] 3.25ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:61
_ifconv:18  %output_load = load i32* %output_addr, align 4


 <State 7>: 6.91ns
ST_7: tmp_9 (66)  [1/2] 6.91ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:61
_ifconv:17  %tmp_9 = mul nsw i32 %input_load, %tmp_8

ST_7: output_load (67)  [1/2] 3.25ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:61
_ifconv:18  %output_load = load i32* %output_addr, align 4


 <State 8>: 6.15ns
ST_8: StgValue_77 (49)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:60
_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str1) nounwind

ST_8: tmp_6 (68)  [1/1] 2.90ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:61
_ifconv:19  %tmp_6 = add nsw i32 %output_load, %tmp_9

ST_8: StgValue_79 (69)  [1/1] 3.25ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:61
_ifconv:20  store i32 %tmp_6, i32* %output_addr, align 4

ST_8: StgValue_80 (70)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:59
_ifconv:21  br label %3


 <State 9>: 3.25ns
ST_9: bias_load (75)  [1/2] 3.25ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:29->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:64
getBias.exit:3  %bias_load = load i8* %bias_addr, align 1

ST_9: output_load_1 (79)  [1/2] 3.25ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:64
getBias.exit:7  %output_load_1 = load i32* %output_addr, align 4


 <State 10>: 9.63ns
ST_10: tmp_24_i_cast (76)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:29->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:64
getBias.exit:4  %tmp_24_i_cast = sext i8 %bias_load to i15

ST_10: tmp_26_i (77)  [1/1] 3.36ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:29->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:64
getBias.exit:5  %tmp_26_i = mul i15 %tmp_25_i_cast, %tmp_24_i_cast

ST_10: tmp_7 (78)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:64
getBias.exit:6  %tmp_7 = sext i15 %tmp_26_i to i32

ST_10: tmp_s (80)  [1/1] 3.02ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:64
getBias.exit:8  %tmp_s = add nsw i32 %output_load_1, %tmp_7

ST_10: StgValue_87 (81)  [1/1] 3.25ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:64
getBias.exit:9  store i32 %tmp_s, i32* %output_addr, align 4

ST_10: empty_12 (82)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:65
getBias.exit:10  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str, i32 %tmp_5)

ST_10: StgValue_89 (83)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:55
getBias.exit:11  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ numOfOutNeurons]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weights_s]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias_s]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
numOfOutNeurons_read (read             ) [ 00111111111]
layer_read           (read             ) [ 00000000000]
layer_cast1          (zext             ) [ 00000000000]
tmp_10               (trunc            ) [ 00000000000]
tmp_i1               (icmp             ) [ 00000000000]
tmp_21_i             (mul              ) [ 00111111111]
tmp_i2               (icmp             ) [ 00111111111]
tmp_11               (bitselect        ) [ 00000000000]
rev                  (xor              ) [ 00000000000]
p_mux_cast           (select           ) [ 00000000000]
tmp_3                (or               ) [ 00000000000]
startIndex_1_i       (select           ) [ 00111111111]
p_i                  (select           ) [ 00000000000]
tmp                  (or               ) [ 00000000000]
p_i_10               (select           ) [ 00000000000]
p_i_cast9            (sext             ) [ 00000000000]
tmp_25_i_cast        (zext             ) [ 00111111111]
StgValue_28          (br               ) [ 01111111111]
outNeurons           (phi              ) [ 00100000000]
tmp_1                (zext             ) [ 00000000000]
tmp_1_cast_cast      (zext             ) [ 00011111100]
tmp_2                (icmp             ) [ 00111111111]
empty                (speclooptripcount) [ 00000000000]
outNeurons_1         (add              ) [ 01111111111]
StgValue_35          (br               ) [ 00000000000]
StgValue_36          (specloopname     ) [ 00000000000]
tmp_5                (specregionbegin  ) [ 00011111111]
output_addr          (getelementptr    ) [ 00011111111]
StgValue_39          (store            ) [ 00000000000]
tmp_17_i_cast        (zext             ) [ 00011111100]
StgValue_41          (br               ) [ 00111111111]
StgValue_42          (ret              ) [ 00000000000]
inNeurons            (phi              ) [ 00010000000]
phi_mul              (phi              ) [ 00010000000]
tmp_4                (zext             ) [ 00001000000]
empty_11             (speclooptripcount) [ 00000000000]
exitcond             (icmp             ) [ 00111111111]
inNeurons_1          (add              ) [ 00111111111]
StgValue_49          (br               ) [ 00000000000]
next_mul             (add              ) [ 00111111111]
p_shl_i              (bitconcatenate   ) [ 00000000000]
p_shl1_i             (bitconcatenate   ) [ 00000000000]
p_shl1_i_cast        (zext             ) [ 00000000000]
neuronIndex          (add              ) [ 00000000000]
neuronIndex_1_cast   (zext             ) [ 00000000000]
neuronIndex_1        (select           ) [ 00000000000]
tmp1                 (add              ) [ 00001000000]
tmp_23_i             (add              ) [ 00000000000]
tmp_23_i_cast        (zext             ) [ 00000000000]
bias_addr            (getelementptr    ) [ 00000000010]
tmp1_cast            (zext             ) [ 00000000000]
tmp_19_i             (add              ) [ 00000000000]
tmp_19_i_cast        (zext             ) [ 00000000000]
weights_addr         (getelementptr    ) [ 00000100000]
input_addr           (getelementptr    ) [ 00000100000]
weights_load         (load             ) [ 00000010000]
input_load           (load             ) [ 00000011000]
tmp_8                (sext             ) [ 00000001000]
tmp_9                (mul              ) [ 00000000100]
output_load          (load             ) [ 00000000100]
StgValue_77          (specloopname     ) [ 00000000000]
tmp_6                (add              ) [ 00000000000]
StgValue_79          (store            ) [ 00000000000]
StgValue_80          (br               ) [ 00111111111]
bias_load            (load             ) [ 00000000001]
output_load_1        (load             ) [ 00000000001]
tmp_24_i_cast        (sext             ) [ 00000000000]
tmp_26_i             (mul              ) [ 00000000000]
tmp_7                (sext             ) [ 00000000000]
tmp_s                (add              ) [ 00000000000]
StgValue_87          (store            ) [ 00000000000]
empty_12             (specregionend    ) [ 00000000000]
StgValue_89          (br               ) [ 01111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="numOfOutNeurons">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numOfOutNeurons"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weights_s">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_s"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="bias_s">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_s"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="numOfOutNeurons_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="0"/>
<pin id="81" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numOfOutNeurons_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="layer_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="4" slack="0"/>
<pin id="86" dir="0" index="1" bw="4" slack="0"/>
<pin id="87" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="output_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="7" slack="0"/>
<pin id="94" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="7" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="0"/>
<pin id="100" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_39/2 output_load_1/3 output_load/6 StgValue_79/8 StgValue_87/10 "/>
</bind>
</comp>

<comp id="103" class="1004" name="bias_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="8" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="8" slack="0"/>
<pin id="107" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_addr/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="113" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_load/3 "/>
</bind>
</comp>

<comp id="115" class="1004" name="weights_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="8" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="14" slack="0"/>
<pin id="119" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_addr/4 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="14" slack="0"/>
<pin id="124" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="125" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_load/4 "/>
</bind>
</comp>

<comp id="127" class="1004" name="input_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="7" slack="1"/>
<pin id="131" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/4 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="7" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="137" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/4 "/>
</bind>
</comp>

<comp id="139" class="1005" name="outNeurons_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="7" slack="1"/>
<pin id="141" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="outNeurons (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="outNeurons_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="1"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="7" slack="0"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="outNeurons/2 "/>
</bind>
</comp>

<comp id="150" class="1005" name="inNeurons_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="7" slack="1"/>
<pin id="152" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="inNeurons (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="inNeurons_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="1"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="7" slack="0"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="inNeurons/3 "/>
</bind>
</comp>

<comp id="161" class="1005" name="phi_mul_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="13" slack="1"/>
<pin id="163" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="phi_mul_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="13" slack="0"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/3 "/>
</bind>
</comp>

<comp id="172" class="1005" name="reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="1"/>
<pin id="174" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_load output_load_1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="layer_cast1_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="4" slack="0"/>
<pin id="178" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="layer_cast1/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_10_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="0"/>
<pin id="182" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_i1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="3" slack="0"/>
<pin id="186" dir="0" index="1" bw="3" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i1/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_21_i_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="0" index="1" bw="4" slack="0"/>
<pin id="193" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_21_i/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_i2_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="3" slack="0"/>
<pin id="198" dir="0" index="1" bw="3" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i2/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_11_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="4" slack="0"/>
<pin id="205" dir="0" index="2" bw="1" slack="0"/>
<pin id="206" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="rev_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="p_mux_cast_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="14" slack="0"/>
<pin id="219" dir="0" index="2" bw="14" slack="0"/>
<pin id="220" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_mux_cast/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_3_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="startIndex_1_i_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="14" slack="0"/>
<pin id="233" dir="0" index="2" bw="14" slack="0"/>
<pin id="234" dir="1" index="3" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="startIndex_1_i/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="p_i_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="6" slack="0"/>
<pin id="241" dir="0" index="2" bw="6" slack="0"/>
<pin id="242" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_i/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="p_i_10_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="6" slack="0"/>
<pin id="255" dir="0" index="2" bw="6" slack="0"/>
<pin id="256" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_i_10/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="p_i_cast9_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="6" slack="0"/>
<pin id="262" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_i_cast9/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_25_i_cast_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="6" slack="0"/>
<pin id="266" dir="1" index="1" bw="15" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25_i_cast/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_1_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="7" slack="0"/>
<pin id="270" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_1_cast_cast_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="7" slack="0"/>
<pin id="275" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast_cast/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_2_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="0"/>
<pin id="279" dir="0" index="1" bw="8" slack="1"/>
<pin id="280" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="outNeurons_1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="7" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="outNeurons_1/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_17_i_cast_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="7" slack="0"/>
<pin id="290" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17_i_cast/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_4_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="7" slack="0"/>
<pin id="294" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="exitcond_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="7" slack="0"/>
<pin id="298" dir="0" index="1" bw="7" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="inNeurons_1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="7" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="inNeurons_1/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="next_mul_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="13" slack="0"/>
<pin id="310" dir="0" index="1" bw="8" slack="0"/>
<pin id="311" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="p_shl_i_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="10" slack="0"/>
<pin id="316" dir="0" index="1" bw="7" slack="0"/>
<pin id="317" dir="0" index="2" bw="1" slack="0"/>
<pin id="318" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_i/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="p_shl1_i_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="0"/>
<pin id="324" dir="0" index="1" bw="7" slack="0"/>
<pin id="325" dir="0" index="2" bw="1" slack="0"/>
<pin id="326" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_i/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="p_shl1_i_cast_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="8" slack="0"/>
<pin id="332" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_i_cast/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="neuronIndex_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="10" slack="0"/>
<pin id="336" dir="0" index="1" bw="8" slack="0"/>
<pin id="337" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="neuronIndex/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="neuronIndex_1_cast_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="10" slack="0"/>
<pin id="342" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="neuronIndex_1_cast/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="neuronIndex_1_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="2"/>
<pin id="346" dir="0" index="1" bw="13" slack="0"/>
<pin id="347" dir="0" index="2" bw="13" slack="0"/>
<pin id="348" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="neuronIndex_1/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp1_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="13" slack="0"/>
<pin id="353" dir="0" index="1" bw="7" slack="1"/>
<pin id="354" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_23_i_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="2"/>
<pin id="358" dir="0" index="1" bw="7" slack="1"/>
<pin id="359" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_23_i/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_23_i_cast_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="0"/>
<pin id="362" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23_i_cast/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp1_cast_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="13" slack="1"/>
<pin id="367" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_cast/4 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_19_i_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="13" slack="0"/>
<pin id="370" dir="0" index="1" bw="14" slack="3"/>
<pin id="371" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_19_i/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_19_i_cast_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="14" slack="0"/>
<pin id="375" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_i_cast/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_8_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="1"/>
<pin id="380" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="381" class="1004" name="grp_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="1"/>
<pin id="383" dir="0" index="1" bw="8" slack="0"/>
<pin id="384" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_6_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="1"/>
<pin id="388" dir="0" index="1" bw="32" slack="1"/>
<pin id="389" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/8 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_24_i_cast_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="8" slack="1"/>
<pin id="394" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_24_i_cast/10 "/>
</bind>
</comp>

<comp id="395" class="1007" name="grp_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="7" slack="4"/>
<pin id="397" dir="0" index="1" bw="8" slack="0"/>
<pin id="398" dir="0" index="2" bw="32" slack="1"/>
<pin id="399" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_26_i/10 tmp_7/10 tmp_s/10 "/>
</bind>
</comp>

<comp id="403" class="1005" name="numOfOutNeurons_read_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="8" slack="1"/>
<pin id="405" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="numOfOutNeurons_read "/>
</bind>
</comp>

<comp id="408" class="1005" name="tmp_21_i_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="8" slack="2"/>
<pin id="410" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_21_i "/>
</bind>
</comp>

<comp id="413" class="1005" name="tmp_i2_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="2"/>
<pin id="415" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_i2 "/>
</bind>
</comp>

<comp id="418" class="1005" name="startIndex_1_i_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="14" slack="3"/>
<pin id="420" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="startIndex_1_i "/>
</bind>
</comp>

<comp id="423" class="1005" name="tmp_25_i_cast_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="15" slack="4"/>
<pin id="425" dir="1" index="1" bw="15" slack="4"/>
</pin_list>
<bind>
<opset="tmp_25_i_cast "/>
</bind>
</comp>

<comp id="428" class="1005" name="tmp_1_cast_cast_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="8" slack="1"/>
<pin id="430" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_cast_cast "/>
</bind>
</comp>

<comp id="436" class="1005" name="outNeurons_1_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="7" slack="0"/>
<pin id="438" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="outNeurons_1 "/>
</bind>
</comp>

<comp id="441" class="1005" name="output_addr_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="7" slack="1"/>
<pin id="443" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="output_addr "/>
</bind>
</comp>

<comp id="446" class="1005" name="tmp_17_i_cast_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="13" slack="1"/>
<pin id="448" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17_i_cast "/>
</bind>
</comp>

<comp id="451" class="1005" name="tmp_4_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="1"/>
<pin id="453" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="459" class="1005" name="inNeurons_1_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="7" slack="0"/>
<pin id="461" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="inNeurons_1 "/>
</bind>
</comp>

<comp id="464" class="1005" name="next_mul_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="13" slack="0"/>
<pin id="466" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="469" class="1005" name="tmp1_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="13" slack="1"/>
<pin id="471" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="474" class="1005" name="bias_addr_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="1"/>
<pin id="476" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="bias_addr "/>
</bind>
</comp>

<comp id="479" class="1005" name="weights_addr_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="14" slack="1"/>
<pin id="481" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr "/>
</bind>
</comp>

<comp id="484" class="1005" name="input_addr_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="7" slack="1"/>
<pin id="486" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="489" class="1005" name="weights_load_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="8" slack="1"/>
<pin id="491" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weights_load "/>
</bind>
</comp>

<comp id="494" class="1005" name="input_load_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="1"/>
<pin id="496" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="499" class="1005" name="tmp_8_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="1"/>
<pin id="501" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="504" class="1005" name="tmp_9_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="1"/>
<pin id="506" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="509" class="1005" name="bias_load_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="8" slack="1"/>
<pin id="511" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="bias_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="14" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="58" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="58" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="102"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="108"><net_src comp="10" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="58" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="114"><net_src comp="103" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="8" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="58" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="126"><net_src comp="115" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="4" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="58" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="138"><net_src comp="127" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="40" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="40" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="60" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="97" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="84" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="84" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="180" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="16" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="18" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="176" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="180" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="20" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="207"><net_src comp="22" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="84" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="24" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="214"><net_src comp="202" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="26" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="221"><net_src comp="196" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="28" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="30" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="228"><net_src comp="196" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="210" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="235"><net_src comp="224" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="216" pin="3"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="32" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="243"><net_src comp="184" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="34" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="36" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="250"><net_src comp="184" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="196" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="257"><net_src comp="246" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="238" pin="3"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="38" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="263"><net_src comp="252" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="260" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="143" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="276"><net_src comp="143" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="281"><net_src comp="273" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="286"><net_src comp="143" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="50" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="291"><net_src comp="143" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="154" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="300"><net_src comp="154" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="62" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="154" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="50" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="165" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="64" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="319"><net_src comp="66" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="154" pin="4"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="68" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="327"><net_src comp="70" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="154" pin="4"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="72" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="333"><net_src comp="322" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="338"><net_src comp="314" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="330" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="343"><net_src comp="334" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="349"><net_src comp="340" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="350"><net_src comp="165" pin="4"/><net_sink comp="344" pin=2"/></net>

<net id="355"><net_src comp="344" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="363"><net_src comp="356" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="372"><net_src comp="365" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="376"><net_src comp="368" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="385"><net_src comp="378" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="390"><net_src comp="172" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="386" pin="2"/><net_sink comp="97" pin=1"/></net>

<net id="400"><net_src comp="392" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="401"><net_src comp="172" pin="1"/><net_sink comp="395" pin=2"/></net>

<net id="402"><net_src comp="395" pin="3"/><net_sink comp="97" pin=1"/></net>

<net id="406"><net_src comp="78" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="411"><net_src comp="190" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="416"><net_src comp="196" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="421"><net_src comp="230" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="426"><net_src comp="264" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="431"><net_src comp="273" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="439"><net_src comp="282" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="444"><net_src comp="90" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="449"><net_src comp="288" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="454"><net_src comp="292" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="462"><net_src comp="302" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="467"><net_src comp="308" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="472"><net_src comp="351" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="477"><net_src comp="103" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="482"><net_src comp="115" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="487"><net_src comp="127" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="492"><net_src comp="122" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="497"><net_src comp="134" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="502"><net_src comp="378" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="507"><net_src comp="381" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="512"><net_src comp="110" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="392" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {2 8 10 }
	Port: weights_s | {}
	Port: bias_s | {}
 - Input state : 
	Port: runLayer : layer | {1 }
	Port: runLayer : numOfOutNeurons | {1 }
	Port: runLayer : input_r | {4 5 }
	Port: runLayer : output_r | {3 6 7 9 }
	Port: runLayer : weights_s | {4 5 }
	Port: runLayer : bias_s | {3 9 }
  - Chain level:
	State 1
		tmp_i1 : 1
		tmp_21_i : 1
		tmp_i2 : 1
		rev : 1
		p_mux_cast : 2
		tmp_3 : 1
		startIndex_1_i : 1
		p_i : 2
		tmp : 2
		p_i_10 : 2
		p_i_cast9 : 3
		tmp_25_i_cast : 4
	State 2
		tmp_1 : 1
		tmp_1_cast_cast : 1
		tmp_2 : 2
		outNeurons_1 : 1
		StgValue_35 : 3
		output_addr : 2
		StgValue_39 : 3
		tmp_17_i_cast : 1
	State 3
		tmp_4 : 1
		exitcond : 1
		inNeurons_1 : 1
		StgValue_49 : 2
		next_mul : 1
		p_shl_i : 1
		p_shl1_i : 1
		p_shl1_i_cast : 2
		neuronIndex : 3
		neuronIndex_1_cast : 4
		neuronIndex_1 : 5
		tmp1 : 6
		tmp_23_i_cast : 1
		bias_addr : 2
		bias_load : 3
	State 4
		tmp_19_i : 1
		tmp_19_i_cast : 2
		weights_addr : 3
		weights_load : 4
		input_load : 1
	State 5
	State 6
		tmp_9 : 1
	State 7
	State 8
		StgValue_79 : 1
	State 9
	State 10
		tmp_26_i : 1
		tmp_7 : 2
		tmp_s : 3
		StgValue_87 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|          |       outNeurons_1_fu_282       |    0    |    26   |    12   |
|          |        inNeurons_1_fu_302       |    0    |    26   |    12   |
|          |         next_mul_fu_308         |    0    |    44   |    18   |
|    add   |        neuronIndex_fu_334       |    0    |    35   |    15   |
|          |           tmp1_fu_351           |    0    |    44   |    18   |
|          |         tmp_23_i_fu_356         |    0    |    29   |    13   |
|          |         tmp_19_i_fu_368         |    0    |    47   |    19   |
|          |           tmp_6_fu_386          |    0    |   101   |    37   |
|----------|---------------------------------|---------|---------|---------|
|    mul   |         tmp_21_i_fu_190         |    0    |    0    |    62   |
|          |            grp_fu_381           |    4    |   165   |    50   |
|----------|---------------------------------|---------|---------|---------|
|          |        p_mux_cast_fu_216        |    0    |    0    |    14   |
|          |      startIndex_1_i_fu_230      |    0    |    0    |    14   |
|  select  |            p_i_fu_238           |    0    |    0    |    6    |
|          |          p_i_10_fu_252          |    0    |    0    |    6    |
|          |       neuronIndex_1_fu_344      |    0    |    0    |    13   |
|----------|---------------------------------|---------|---------|---------|
|          |          tmp_i1_fu_184          |    0    |    0    |    1    |
|   icmp   |          tmp_i2_fu_196          |    0    |    0    |    1    |
|          |           tmp_2_fu_277          |    0    |    0    |    4    |
|          |         exitcond_fu_296         |    0    |    0    |    4    |
|----------|---------------------------------|---------|---------|---------|
|    or    |           tmp_3_fu_224          |    0    |    0    |    2    |
|          |            tmp_fu_246           |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|
|    xor   |            rev_fu_210           |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|
|  muladd  |            grp_fu_395           |    1    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   read   | numOfOutNeurons_read_read_fu_78 |    0    |    0    |    0    |
|          |      layer_read_read_fu_84      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |        layer_cast1_fu_176       |    0    |    0    |    0    |
|          |       tmp_25_i_cast_fu_264      |    0    |    0    |    0    |
|          |           tmp_1_fu_268          |    0    |    0    |    0    |
|          |      tmp_1_cast_cast_fu_273     |    0    |    0    |    0    |
|          |       tmp_17_i_cast_fu_288      |    0    |    0    |    0    |
|   zext   |           tmp_4_fu_292          |    0    |    0    |    0    |
|          |       p_shl1_i_cast_fu_330      |    0    |    0    |    0    |
|          |    neuronIndex_1_cast_fu_340    |    0    |    0    |    0    |
|          |       tmp_23_i_cast_fu_360      |    0    |    0    |    0    |
|          |         tmp1_cast_fu_365        |    0    |    0    |    0    |
|          |       tmp_19_i_cast_fu_373      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   trunc  |          tmp_10_fu_180          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
| bitselect|          tmp_11_fu_202          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |         p_i_cast9_fu_260        |    0    |    0    |    0    |
|   sext   |           tmp_8_fu_378          |    0    |    0    |    0    |
|          |       tmp_24_i_cast_fu_392      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|bitconcatenate|          p_shl_i_fu_314         |    0    |    0    |    0    |
|          |         p_shl1_i_fu_322         |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    5    |   517   |   325   |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      bias_addr_reg_474     |    8   |
|      bias_load_reg_509     |    8   |
|     inNeurons_1_reg_459    |    7   |
|      inNeurons_reg_150     |    7   |
|     input_addr_reg_484     |    7   |
|     input_load_reg_494     |   32   |
|      next_mul_reg_464      |   13   |
|numOfOutNeurons_read_reg_403|    8   |
|    outNeurons_1_reg_436    |    7   |
|     outNeurons_reg_139     |    7   |
|     output_addr_reg_441    |    7   |
|       phi_mul_reg_161      |   13   |
|           reg_172          |   32   |
|   startIndex_1_i_reg_418   |   14   |
|        tmp1_reg_469        |   13   |
|    tmp_17_i_cast_reg_446   |   13   |
|   tmp_1_cast_cast_reg_428  |    8   |
|      tmp_21_i_reg_408      |    8   |
|    tmp_25_i_cast_reg_423   |   15   |
|        tmp_4_reg_451       |   32   |
|        tmp_8_reg_499       |   32   |
|        tmp_9_reg_504       |   32   |
|       tmp_i2_reg_413       |    1   |
|    weights_addr_reg_479    |   14   |
|    weights_load_reg_489    |    8   |
+----------------------------+--------+
|            Total           |   346  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_97 |  p0  |   2  |   7  |   14   ||    9    |
|  grp_access_fu_97 |  p1  |   3  |  32  |   96   ||    15   |
| grp_access_fu_110 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_122 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_134 |  p0  |   2  |   7  |   14   ||    9    |
|     grp_fu_381    |  p1  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   184  ||  9.713  ||    60   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   517  |   325  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   60   |
|  Register |    -   |    -   |   346  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    9   |   863  |   385  |
+-----------+--------+--------+--------+--------+
