$date
	Sun Oct 23 02:48:23 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#6870
b1101 &
b1101 %
1$
b1101 !
1"
#6871
0"
#6874
b101000 &
b101000 %
#6878
b10100 &
b10100 %
#6882
b1010 &
b1010 %
#6886
b101 &
b101 %
#6890
b10000 &
b10000 %
#6894
b1000 &
b1000 %
#6898
b100 &
b100 %
#6902
b10 &
b10 %
#6906
b1 &
b1 %
1#
#6910
b0 &
0#
b0 %
0$
#1028600
b1100 !
1"
#1028602
b1100 &
b1100 %
1$
#1028603
0"
#1028606
b110 &
b110 %
#1028610
b11 &
b11 %
#1028614
b1010 &
b1010 %
#1028618
b101 &
b101 %
#1028622
b10000 &
b10000 %
#1028626
b1000 &
b1000 %
#1028630
b100 &
b100 %
#1028634
b10 &
b10 %
#1028638
b1 &
1#
b1 %
#1028642
b0 &
b0 %
0#
0$
#2060333
b10000 !
1"
#2060334
b10000 &
b10000 %
1$
#2060335
0"
#2060338
b1000 &
b1000 %
#2060342
b100 &
b100 %
#2060346
b10 &
b10 %
#2060350
b1 &
1#
b1 %
#2060354
b0 &
b0 %
0#
0$
#4500012
