// Seed: 1438467147
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
  assign id_3 = 1 - id_1;
endmodule
module module_1 (
    output wor id_0,
    output wor id_1,
    output supply0 id_2,
    input wire id_3,
    output tri1 id_4
    , id_10,
    output tri1 id_5,
    input tri id_6,
    input tri0 id_7,
    output wand id_8
);
  module_0(
      id_10, id_10, id_10
  );
  wire id_11;
endmodule
module module_2 (
    output wand id_0,
    output wand id_1,
    input tri0 id_2,
    input tri0 id_3,
    input wand id_4,
    output tri1 id_5,
    input tri1 id_6,
    output supply0 id_7,
    input wor id_8,
    output wor id_9
);
  assign id_5 = id_8;
  wire id_11;
  assign id_0 = 1;
  wire id_12;
  wire id_13;
  id_14(
      .id_0()
  );
  assign id_12 = id_13;
  module_0(
      id_13, id_11, id_13
  );
  wire id_15;
  wire id_16;
endmodule
