 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: bridge                              Date:  1-24-2015,  2:25PM
Device Used: XC2C64A-7-VQ44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
34 /64  ( 53%) 51  /224  ( 23%) 48  /160  ( 30%) 30 /64  ( 47%) 13 /33  ( 39%)

** Function Block Resources **

Function Mcells   FB Inps  Pterms   IO       CTC      CTR      CTS      CTE     
Block    Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot
FB1      16/16*    20/40    29/56     1/ 8    1/1*     0/1      0/1      0/1
FB2      15/16     12/40    12/56     1/ 9    1/1*     0/1      0/1      0/1
FB3       0/16      0/40     0/56     0/ 9    0/1      0/1      0/1      0/1
FB4       3/16     16/40    10/56     3/ 7    1/1*     0/1      0/1      0/1
         -----    -------  -------   -----    ---      ---      ---      ---
Total    34/64     48/160   51/224    5/33    3/4      0/4      0/4      0/4 

CTC - Control Term Clock
CTR - Control Term Reset
CTS - Control Term Set
CTE - Control Term Output Enable

* - Resource is exhausted

** Global Control Resources **

GCK         GSR         GTS         DGE         
Used/Tot    Used/Tot    Used/Tot    Used/Tot    
0/3         1/1         0/4         0/0

Signal 'RESET_N' mapped onto global set/reset net GSR.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    7           7    |  I/O              :    11     25
Output        :    5           5    |  GCK/IO           :     1      3
Bidirectional :    0           0    |  GTS/IO           :     0      4
GCK           :    0           0    |  GSR/IO           :     1      1
GTS           :    0           0    |  
GSR           :    1           1    |  
                 ----        ----
        Total     13          13

End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'bridge.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'GPS_Q1' based upon the LOC
   constraint 'P43'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
WARNING:Cpld:1239 - The global clock designation (BUFG) on signal 'GPS_Q1_IBUF'
   is ignored. Most likely the signal is gated and therefore cannot be used as a
   global control signal.
*************************  Summary of Mapped Logic  ************************

** 5 Outputs **

Signal                                      Total Total Bank Loc     Pin   Pin       Pin     I/O      I/O       Slew Reg     Reg Init
Name                                        Pts   Inps               No.   Type      Use     STD      Style     Rate Use     State
LED_D2                                      1     1     2    FB1_1   38    I/O       O       LVCMOS33           FAST         
LED_D1                                      1     1     1    FB2_1   39    I/O       O       LVCMOS33           FAST         
MCU_SCK                                     1     2     1    FB4_11  12    I/O       O       LVCMOS33           FAST         
MCU_SS                                      5     9     1    FB4_13  13    I/O       O       LVCMOS33           FAST DFF     RESET
MCU_MOSI                                    4     6     1    FB4_14  14    I/O       O       LVCMOS33           FAST         

** 29 Buried Nodes **

Signal                                      Total Total Loc     Reg     Reg Init
Name                                        Pts   Inps          Use     State
bridge_sm_inst/state_FSM_FFd4               2     3     FB1_2   DFF     RESET
bridge_sm_inst/state_FSM_FFd3               2     3     FB1_3   DFF     RESET
bridge_sm_inst/mosi_sel<1>                  6     11    FB1_4   DFF     RESET
bridge_sm_inst/mosi_sel<0>                  6     11    FB1_5   DFF     RESET
bridge_sm_inst/sck_en                       5     9     FB1_6   DFF     RESET
bridge_sm_inst/state_FSM_FFd5               3     6     FB1_7   DFF     RESET
asynch_edge_detect_inst/signal_in_prev      2     2     FB1_8   DFF     RESET
bridge_sm_inst/state_FSM_FFd2               2     3     FB1_9   DFF     RESET
bridge_sm_inst/bitcounter<7>                2     4     FB1_10  DFF     RESET
bridge_sm_inst/ctr_restart                  4     7     FB1_11  TFF     RESET
bridge_sm_inst/state_FSM_FFd6               4     6     FB1_12  DFF     RESET
bridge_sm_inst/state_FSM_FFd1               4     6     FB1_13  DFF     RESET
asynch_edge_detect_inst/signal_in           2     2     FB1_14  DFF     RESET
clkdiv4_inst/clkdiv<0>                      1     1     FB1_15  TFF     RESET
GPS_CLK_4_092                               1     1     FB1_16  TFF     RESET
synch_inst_i0/synch_a                       1     1     FB2_2   DFF     RESET
gps_q0_sync                                 2     2     FB2_3   DFF     RESET
gps_i1_sync_reg                             2     2     FB2_4   DFF     RESET
synch_inst_i1/synch_a                       1     1     FB2_5   DFF     RESET
synch_inst_q0/synch_a                       1     1     FB2_6   DFF     RESET
synch_inst_q1/synch_a                       1     1     FB2_7   DFF     RESET
gps_i1_sync                                 2     2     FB2_9   DFF     RESET
gps_q1_sync_reg                             2     2     FB2_10  DFF     RESET
gps_i0_sync_reg                             2     2     FB2_11  DFF     RESET
gps_q1_sync                                 2     2     FB2_12  DFF     RESET
gps_q0_sync_reg                             2     2     FB2_13  DFF     RESET
gps_i0_sync                                 2     2     FB2_14  DFF     RESET
bridge_sm_inst/state_FSM_FFd7               2     2     FB2_15  DFF/S   SET
asynch_edge_detect_inst/synch_inst/synch_a  2     2     FB2_16  DFF     RESET

** 8 Inputs **

Signal                                      Bank Loc     Pin   Pin       Pin     I/O      I/O
Name                                                     No.   Type      Use     STD      Style
GPS_CLK_16_368                              2    FB1_2   37    I/O       I       LVCMOS33 S
RESET_N                                     2    FB1_13  30    GSR/I/O   GSR/I   LVCMOS33 S/PU
GPS_I0                                      1    FB2_2   40    I/O       I       LVCMOS33 S
GPS_I1                                      1    FB2_5   41    I/O       I       LVCMOS33 S
GPS_Q0                                      1    FB2_6   42    I/O       I       LVCMOS33 S
GPS_Q1                                      1    FB2_7   43    GCK/I/O   I       LVCMOS33 S
BUTTON_N                                    2    FB3_15  18    I/O       I       LVCMOS33 S/PU
MCU_CLK_25_000                              1    FB4_15  16    I/O       I       LVCMOS33 S

Legend:
Pin No.   - ~     - User Assigned
I/O Style - OD    - OpenDrain
          - PU    - Pullup
          - KPR   - Keeper
          - S     - SchmittTrigger
          - DG    - DataGate
Reg Use   - LATCH - Transparent latch
          - DFF   - D-flip-flop
          - DEFF  - D-flip-flop with clock enable
          - TFF   - T-flip-flop
          - TDFF  - Dual-edge-triggered T-flip-flop
          - DDFF  - Dual-edge-triggered flip-flop
          - DDEFF - Dual-edge-triggered flip-flop with clock enable
          /S (after any above flop/latch type) indicates initial state is Set
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
              VRF - Vref
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               20/20
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   29/27
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
LED_D2                        1     FB1_1   38   I/O     O                 
bridge_sm_inst/state_FSM_FFd4 2     FB1_2   37   I/O     I      +          
bridge_sm_inst/state_FSM_FFd3 2     FB1_3   36   I/O     (b)    +          
bridge_sm_inst/mosi_sel<1>    6     FB1_4        (b)     (b)    +          
bridge_sm_inst/mosi_sel<0>    6     FB1_5        (b)     (b)    +          
bridge_sm_inst/sck_en         5     FB1_6        (b)     (b)    +          
bridge_sm_inst/state_FSM_FFd5 3     FB1_7        (b)     (b)    +          
asynch_edge_detect_inst/signal_in_prev
                              2     FB1_8        (b)     (b)    +          
bridge_sm_inst/state_FSM_FFd2 2     FB1_9   34   GTS/I/O (b)    +          
bridge_sm_inst/bitcounter<7>  2     FB1_10  33   GTS/I/O (b)    +          
bridge_sm_inst/ctr_restart    4     FB1_11  32   GTS/I/O (b)    +          
bridge_sm_inst/state_FSM_FFd6 4     FB1_12  31   GTS/I/O (b)    +          
bridge_sm_inst/state_FSM_FFd1 4     FB1_13  30   GSR/I/O GSR/I  +          
asynch_edge_detect_inst/signal_in
                              2     FB1_14       (b)     (b)    +          
clkdiv4_inst/clkdiv<0>        1     FB1_15       (b)     (b)               
GPS_CLK_4_092                 1     FB1_16       (b)     (b)               

Signals Used by Logic in Function Block
  1: BUTTON_N                                     8: bridge_sm_inst/bitcounter<7>   15: bridge_sm_inst/state_FSM_FFd3 
  2: GPS_CLK_16_368                               9: bridge_sm_inst/ctr_restart     16: bridge_sm_inst/state_FSM_FFd4 
  3: MCU_CLK_25_000                              10: bridge_sm_inst/mosi_sel<0>     17: bridge_sm_inst/state_FSM_FFd5 
  4: RESET_N                                     11: bridge_sm_inst/mosi_sel<1>     18: bridge_sm_inst/state_FSM_FFd6 
  5: asynch_edge_detect_inst/signal_in           12: bridge_sm_inst/sck_en          19: bridge_sm_inst/state_FSM_FFd7 
  6: asynch_edge_detect_inst/signal_in_prev      13: bridge_sm_inst/state_FSM_FFd1  20: clkdiv4_inst/clkdiv<0> 
  7: asynch_edge_detect_inst/synch_inst/synch_a  14: bridge_sm_inst/state_FSM_FFd2 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
LED_D2            X....................................... 1       
bridge_sm_inst/state_FSM_FFd4 
                  ..XX............X....................... 3       
bridge_sm_inst/state_FSM_FFd3 
                  ..XX...........X........................ 3       
bridge_sm_inst/mosi_sel<1> 
                  ..XXXX....X..XXXXXX..................... 11      
bridge_sm_inst/mosi_sel<0> 
                  ..XXXX...X...XXXXXX..................... 11      
bridge_sm_inst/sck_en 
                  ..XXXX.....XXX...XX..................... 9       
bridge_sm_inst/state_FSM_FFd5 
                  ..XXXX......X....X...................... 6       
asynch_edge_detect_inst/signal_in_prev 
                  ..X.X................................... 2       
bridge_sm_inst/state_FSM_FFd2 
                  ..XX..........X......................... 3       
bridge_sm_inst/bitcounter<7> 
                  ..XX...XX............................... 4       
bridge_sm_inst/ctr_restart 
                  ..XX...XX...X....XX..................... 7       
bridge_sm_inst/state_FSM_FFd6 
                  ..XXXX...........XX..................... 6       
bridge_sm_inst/state_FSM_FFd1 
                  ..XXXX......XX.......................... 6       
asynch_edge_detect_inst/signal_in 
                  ..X...X................................. 2       
clkdiv4_inst/clkdiv<0> 
                  .X...................................... 1       
GPS_CLK_4_092     ...................X.................... 1       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB2  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               12/28
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   12/44
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
LED_D1                        1     FB2_1   39   I/O     O                 
synch_inst_i0/synch_a         1     FB2_2   40   I/O     I      +          
gps_q0_sync                   2     FB2_3        (b)     (b)    +          
gps_i1_sync_reg               2     FB2_4        (b)     (b)    +          
synch_inst_i1/synch_a         1     FB2_5   41   I/O     I      +          
synch_inst_q0/synch_a         1     FB2_6   42   I/O     I      +          
synch_inst_q1/synch_a         1     FB2_7   43   GCK/I/O I      +          
(unused)                      0     FB2_8   44   GCK/I/O       
gps_i1_sync                   2     FB2_9        (b)     (b)    +          
gps_q1_sync_reg               2     FB2_10  1    GCK/I/O (b)    +          
gps_i0_sync_reg               2     FB2_11       (b)     (b)    +          
gps_q1_sync                   2     FB2_12  2    I/O     (b)    +          
gps_q0_sync_reg               2     FB2_13  3    I/O     (b)    +          
gps_i0_sync                   2     FB2_14       (b)     (b)    +          
bridge_sm_inst/state_FSM_FFd7 2     FB2_15       (b)     (b)    +          
asynch_edge_detect_inst/synch_inst/synch_a
                              2     FB2_16       (b)     (b)    +          

Signals Used by Logic in Function Block
  1: BUTTON_N           5: gps_i0_sync        9: synch_inst_i0/synch_a 
  2: GPS_CLK_4_092      6: gps_i1_sync       10: synch_inst_i1/synch_a 
  3: MCU_CLK_25_000     7: gps_q0_sync       11: synch_inst_q0/synch_a 
  4: RESET_N            8: gps_q1_sync       12: synch_inst_q1/synch_a 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
LED_D1            X....................................... 1       
gps_q0_sync       ..X.......X............................. 2       
gps_i1_sync_reg   ..X..X.................................. 2       
gps_i1_sync       ..X......X.............................. 2       
gps_q1_sync_reg   ..X....X................................ 2       
gps_i0_sync_reg   ..X.X................................... 2       
gps_q1_sync       ..X........X............................ 2       
gps_q0_sync_reg   ..X...X................................. 2       
gps_i0_sync       ..X.....X............................... 2       
bridge_sm_inst/state_FSM_FFd7 
                  ..XX.................................... 2       
asynch_edge_detect_inst/synch_inst/synch_a 
                  .XX..................................... 2       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB3  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB3_1   29   I/O           
(unused)                      0     FB3_2   28   I/O           
(unused)                      0     FB3_3   27   I/O           
(unused)                      0     FB3_4        (b)           
(unused)                      0     FB3_5        (b)           
(unused)                      0     FB3_6   23   I/O           
(unused)                      0     FB3_7        (b)           
(unused)                      0     FB3_8        (b)           
(unused)                      0     FB3_9        (b)           
(unused)                      0     FB3_10  22   I/O           
(unused)                      0     FB3_11  21   I/O           
(unused)                      0     FB3_12  20   I/O           
(unused)                      0     FB3_13       (b)           
(unused)                      0     FB3_14  19   I/O           
(unused)                      0     FB3_15  18   I/O     I     
(unused)                      0     FB3_16       (b)           
*********************************** FB4  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               16/24
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   10/46
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB4_1   5    I/O           
(unused)                      0     FB4_2   6    I/O           
(unused)                      0     FB4_3        (b)           
(unused)                      0     FB4_4        (b)           
(unused)                      0     FB4_5        (b)           
(unused)                      0     FB4_6        (b)           
(unused)                      0     FB4_7   8    I/O           
(unused)                      0     FB4_8        (b)           
(unused)                      0     FB4_9        (b)           
(unused)                      0     FB4_10       (b)           
MCU_SCK                       1     FB4_11  12   I/O     O                 
(unused)                      0     FB4_12       (b)           
MCU_SS                        5     FB4_13  13   I/O     O      +          
MCU_MOSI                      4     FB4_14  14   I/O     O                 
(unused)                      0     FB4_15  16   I/O     I     
(unused)                      0     FB4_16       (b)           

Signals Used by Logic in Function Block
  1: MCU_CLK_25_000                           7: bridge_sm_inst/mosi_sel<0>     12: bridge_sm_inst/state_FSM_FFd7 
  2: MCU_SS                                   8: bridge_sm_inst/mosi_sel<1>     13: gps_i0_sync_reg 
  3: RESET_N                                  9: bridge_sm_inst/sck_en          14: gps_i1_sync_reg 
  4: asynch_edge_detect_inst/signal_in       10: bridge_sm_inst/state_FSM_FFd1  15: gps_q0_sync_reg 
  5: asynch_edge_detect_inst/signal_in_prev  11: bridge_sm_inst/state_FSM_FFd6  16: gps_q1_sync_reg 
  6: bridge_sm_inst/bitcounter<7>           

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
MCU_SCK           X.......X............................... 2       
MCU_SS            XXXXXX...XXX............................ 9       
MCU_MOSI          ......XX....XXXX........................ 6       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********

FTCPE_GPS_CLK_4_092: FTCPE port map (GPS_CLK_4_092,'0',clkdiv4_inst/clkdiv(0),NOT RESET_N,'0','1');


LED_D1 <= NOT BUTTON_N;


LED_D2 <= BUTTON_N;


MCU_MOSI <= ((bridge_sm_inst/mosi_sel(1) AND 
	bridge_sm_inst/mosi_sel(0) AND gps_q1_sync_reg)
	OR (bridge_sm_inst/mosi_sel(1) AND 
	NOT bridge_sm_inst/mosi_sel(0) AND gps_q0_sync_reg)
	OR (NOT bridge_sm_inst/mosi_sel(1) AND 
	bridge_sm_inst/mosi_sel(0) AND gps_i1_sync_reg)
	OR (NOT bridge_sm_inst/mosi_sel(1) AND 
	NOT bridge_sm_inst/mosi_sel(0) AND gps_i0_sync_reg));


MCU_SCK <= (MCU_CLK_25_000 AND bridge_sm_inst/sck_en);

FDCPE_MCU_SS: FDCPE port map (MCU_SS,MCU_SS_D,MCU_CLK_25_000,'0','0','1');
MCU_SS_D <= NOT (((RESET_N AND bridge_sm_inst/state_FSM_FFd6 AND 
	NOT bridge_sm_inst/state_FSM_FFd7 AND asynch_edge_detect_inst/signal_in AND 
	NOT asynch_edge_detect_inst/signal_in_prev)
	OR (RESET_N AND NOT bridge_sm_inst/state_FSM_FFd6 AND 
	NOT bridge_sm_inst/state_FSM_FFd7 AND NOT bridge_sm_inst/state_FSM_FFd1 AND NOT MCU_SS)
	OR (RESET_N AND NOT bridge_sm_inst/state_FSM_FFd6 AND 
	NOT bridge_sm_inst/state_FSM_FFd7 AND NOT MCU_SS AND bridge_sm_inst/bitcounter(7))
	OR (RESET_N AND NOT bridge_sm_inst/state_FSM_FFd7 AND 
	asynch_edge_detect_inst/signal_in AND NOT asynch_edge_detect_inst/signal_in_prev AND 
	bridge_sm_inst/state_FSM_FFd1)));

FDCPE_asynch_edge_detect_inst/signal_in: FDCPE port map (asynch_edge_detect_inst/signal_in,asynch_edge_detect_inst/synch_inst/synch_a,MCU_CLK_25_000,'0','0','1');

FDCPE_asynch_edge_detect_inst/signal_in_prev: FDCPE port map (asynch_edge_detect_inst/signal_in_prev,asynch_edge_detect_inst/signal_in,MCU_CLK_25_000,'0','0','1');

FDCPE_asynch_edge_detect_inst/synch_inst/synch_a: FDCPE port map (asynch_edge_detect_inst/synch_inst/synch_a,GPS_CLK_4_092,MCU_CLK_25_000,'0','0','1');

FDCPE_bridge_sm_inst/bitcounter7: FDCPE port map (bridge_sm_inst/bitcounter(7),bridge_sm_inst/bitcounter_D(7),MCU_CLK_25_000,'0','0','1');
bridge_sm_inst/bitcounter_D(7) <= NOT ((RESET_N AND NOT bridge_sm_inst/bitcounter(7) AND 
	NOT bridge_sm_inst/ctr_restart));

FTCPE_bridge_sm_inst/ctr_restart: FTCPE port map (bridge_sm_inst/ctr_restart,bridge_sm_inst/ctr_restart_T,MCU_CLK_25_000,'0','0','1');
bridge_sm_inst/ctr_restart_T <= ((RESET_N AND bridge_sm_inst/state_FSM_FFd7 AND 
	NOT bridge_sm_inst/ctr_restart)
	OR (RESET_N AND bridge_sm_inst/state_FSM_FFd1 AND 
	NOT bridge_sm_inst/bitcounter(7) AND NOT bridge_sm_inst/ctr_restart)
	OR (RESET_N AND bridge_sm_inst/state_FSM_FFd6 AND 
	NOT bridge_sm_inst/state_FSM_FFd7 AND NOT bridge_sm_inst/state_FSM_FFd1 AND 
	bridge_sm_inst/ctr_restart));

FDCPE_bridge_sm_inst/mosi_sel0: FDCPE port map (bridge_sm_inst/mosi_sel(0),bridge_sm_inst/mosi_sel_D(0),MCU_CLK_25_000,'0','0','1');
bridge_sm_inst/mosi_sel_D(0) <= ((RESET_N AND bridge_sm_inst/state_FSM_FFd3)
	OR (RESET_N AND bridge_sm_inst/state_FSM_FFd5)
	OR (RESET_N AND bridge_sm_inst/state_FSM_FFd6 AND 
	NOT asynch_edge_detect_inst/signal_in AND bridge_sm_inst/mosi_sel(0))
	OR (RESET_N AND bridge_sm_inst/state_FSM_FFd6 AND 
	asynch_edge_detect_inst/signal_in_prev AND bridge_sm_inst/mosi_sel(0))
	OR (RESET_N AND NOT bridge_sm_inst/state_FSM_FFd4 AND 
	NOT bridge_sm_inst/state_FSM_FFd6 AND NOT bridge_sm_inst/state_FSM_FFd7 AND 
	NOT bridge_sm_inst/state_FSM_FFd2 AND bridge_sm_inst/mosi_sel(0)));

FDCPE_bridge_sm_inst/mosi_sel1: FDCPE port map (bridge_sm_inst/mosi_sel(1),bridge_sm_inst/mosi_sel_D(1),MCU_CLK_25_000,'0','0','1');
bridge_sm_inst/mosi_sel_D(1) <= ((RESET_N AND bridge_sm_inst/state_FSM_FFd3)
	OR (RESET_N AND bridge_sm_inst/state_FSM_FFd4)
	OR (bridge_sm_inst/mosi_sel(1) AND RESET_N AND 
	bridge_sm_inst/state_FSM_FFd6 AND NOT asynch_edge_detect_inst/signal_in)
	OR (bridge_sm_inst/mosi_sel(1) AND RESET_N AND 
	bridge_sm_inst/state_FSM_FFd6 AND asynch_edge_detect_inst/signal_in_prev)
	OR (bridge_sm_inst/mosi_sel(1) AND RESET_N AND 
	NOT bridge_sm_inst/state_FSM_FFd5 AND NOT bridge_sm_inst/state_FSM_FFd6 AND 
	NOT bridge_sm_inst/state_FSM_FFd7 AND NOT bridge_sm_inst/state_FSM_FFd2));

FDCPE_bridge_sm_inst/sck_en: FDCPE port map (bridge_sm_inst/sck_en,bridge_sm_inst/sck_en_D,MCU_CLK_25_000,'0','0','1');
bridge_sm_inst/sck_en_D <= ((RESET_N AND bridge_sm_inst/state_FSM_FFd1 AND 
	bridge_sm_inst/sck_en)
	OR (RESET_N AND bridge_sm_inst/state_FSM_FFd6 AND 
	asynch_edge_detect_inst/signal_in AND NOT asynch_edge_detect_inst/signal_in_prev)
	OR (RESET_N AND asynch_edge_detect_inst/signal_in AND 
	NOT asynch_edge_detect_inst/signal_in_prev AND bridge_sm_inst/state_FSM_FFd1)
	OR (RESET_N AND NOT bridge_sm_inst/state_FSM_FFd6 AND 
	NOT bridge_sm_inst/state_FSM_FFd7 AND NOT bridge_sm_inst/state_FSM_FFd2 AND 
	bridge_sm_inst/sck_en));

FDCPE_bridge_sm_inst/state_FSM_FFd1: FDCPE port map (bridge_sm_inst/state_FSM_FFd1,bridge_sm_inst/state_FSM_FFd1_D,MCU_CLK_25_000,'0','0','1');
bridge_sm_inst/state_FSM_FFd1_D <= ((RESET_N AND bridge_sm_inst/state_FSM_FFd2)
	OR (RESET_N AND NOT asynch_edge_detect_inst/signal_in AND 
	bridge_sm_inst/state_FSM_FFd1)
	OR (RESET_N AND asynch_edge_detect_inst/signal_in_prev AND 
	bridge_sm_inst/state_FSM_FFd1));

FDCPE_bridge_sm_inst/state_FSM_FFd2: FDCPE port map (bridge_sm_inst/state_FSM_FFd2,bridge_sm_inst/state_FSM_FFd2_D,MCU_CLK_25_000,'0','0','1');
bridge_sm_inst/state_FSM_FFd2_D <= (RESET_N AND bridge_sm_inst/state_FSM_FFd3);

FDCPE_bridge_sm_inst/state_FSM_FFd3: FDCPE port map (bridge_sm_inst/state_FSM_FFd3,bridge_sm_inst/state_FSM_FFd3_D,MCU_CLK_25_000,'0','0','1');
bridge_sm_inst/state_FSM_FFd3_D <= (RESET_N AND bridge_sm_inst/state_FSM_FFd4);

FDCPE_bridge_sm_inst/state_FSM_FFd4: FDCPE port map (bridge_sm_inst/state_FSM_FFd4,bridge_sm_inst/state_FSM_FFd4_D,MCU_CLK_25_000,'0','0','1');
bridge_sm_inst/state_FSM_FFd4_D <= (RESET_N AND bridge_sm_inst/state_FSM_FFd5);

FDCPE_bridge_sm_inst/state_FSM_FFd5: FDCPE port map (bridge_sm_inst/state_FSM_FFd5,bridge_sm_inst/state_FSM_FFd5_D,MCU_CLK_25_000,'0','0','1');
bridge_sm_inst/state_FSM_FFd5_D <= ((RESET_N AND bridge_sm_inst/state_FSM_FFd6 AND 
	asynch_edge_detect_inst/signal_in AND NOT asynch_edge_detect_inst/signal_in_prev)
	OR (RESET_N AND asynch_edge_detect_inst/signal_in AND 
	NOT asynch_edge_detect_inst/signal_in_prev AND bridge_sm_inst/state_FSM_FFd1));

FDCPE_bridge_sm_inst/state_FSM_FFd6: FDCPE port map (bridge_sm_inst/state_FSM_FFd6,bridge_sm_inst/state_FSM_FFd6_D,MCU_CLK_25_000,'0','0','1');
bridge_sm_inst/state_FSM_FFd6_D <= ((RESET_N AND bridge_sm_inst/state_FSM_FFd7)
	OR (RESET_N AND bridge_sm_inst/state_FSM_FFd6 AND 
	NOT asynch_edge_detect_inst/signal_in)
	OR (RESET_N AND bridge_sm_inst/state_FSM_FFd6 AND 
	asynch_edge_detect_inst/signal_in_prev));

FDCPE_bridge_sm_inst/state_FSM_FFd7: FDCPE port map (bridge_sm_inst/state_FSM_FFd7,NOT RESET_N,MCU_CLK_25_000,'0','0','1');

FTCPE_clkdiv4_inst/clkdiv0: FTCPE port map (clkdiv4_inst/clkdiv(0),'0',GPS_CLK_16_368,NOT RESET_N,'0','1');

FDCPE_gps_i0_sync: FDCPE port map (gps_i0_sync,synch_inst_i0/synch_a,MCU_CLK_25_000,'0','0','1');

FDCPE_gps_i0_sync_reg: FDCPE port map (gps_i0_sync_reg,gps_i0_sync,MCU_CLK_25_000,'0','0','1');

FDCPE_gps_i1_sync: FDCPE port map (gps_i1_sync,synch_inst_i1/synch_a,MCU_CLK_25_000,'0','0','1');

FDCPE_gps_i1_sync_reg: FDCPE port map (gps_i1_sync_reg,gps_i1_sync,MCU_CLK_25_000,'0','0','1');

FDCPE_gps_q0_sync: FDCPE port map (gps_q0_sync,synch_inst_q0/synch_a,MCU_CLK_25_000,'0','0','1');

FDCPE_gps_q0_sync_reg: FDCPE port map (gps_q0_sync_reg,gps_q0_sync,MCU_CLK_25_000,'0','0','1');

FDCPE_gps_q1_sync: FDCPE port map (gps_q1_sync,synch_inst_q1/synch_a,MCU_CLK_25_000,'0','0','1');

FDCPE_gps_q1_sync_reg: FDCPE port map (gps_q1_sync_reg,gps_q1_sync,MCU_CLK_25_000,'0','0','1');

FDCPE_synch_inst_i0/synch_a: FDCPE port map (synch_inst_i0/synch_a,GPS_I0,MCU_CLK_25_000,'0','0','1');

FDCPE_synch_inst_i1/synch_a: FDCPE port map (synch_inst_i1/synch_a,GPS_I1,MCU_CLK_25_000,'0','0','1');

FDCPE_synch_inst_q0/synch_a: FDCPE port map (synch_inst_q0/synch_a,GPS_Q0,MCU_CLK_25_000,'0','0','1');

FDCPE_synch_inst_q1/synch_a: FDCPE port map (synch_inst_q1/synch_a,GPS_Q1,MCU_CLK_25_000,'0','0','1');


Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FDDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 FTDCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC2C64A-7-VQ44


   --------------------------------  
  /44 43 42 41 40 39 38 37 36 35 34 \
 | 1                             33 | 
 | 2                             32 | 
 | 3                             31 | 
 | 4                             30 | 
 | 5         XC2C64A-7-VQ44      29 | 
 | 6                             28 | 
 | 7                             27 | 
 | 8                             26 | 
 | 9                             25 | 
 | 10                            24 | 
 | 11                            23 | 
 \ 12 13 14 15 16 17 18 19 20 21 22 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 PGND                             23 PGND                          
  2 PGND                             24 TDO                           
  3 PGND                             25 GND                           
  4 GND                              26 VCCIO-3.3                     
  5 PGND                             27 PGND                          
  6 PGND                             28 PGND                          
  7 VCCIO-3.3                        29 PGND                          
  8 PGND                             30 RESET_N                       
  9 TDI                              31 PGND                          
 10 TMS                              32 PGND                          
 11 TCK                              33 PGND                          
 12 MCU_SCK                          34 PGND                          
 13 MCU_SS                           35 VCCAUX                        
 14 MCU_MOSI                         36 PGND                          
 15 VCC                              37 GPS_CLK_16_368                
 16 MCU_CLK_25_000                   38 LED_D2                        
 17 GND                              39 LED_D1                        
 18 BUTTON_N                         40 GPS_I0                        
 19 PGND                             41 GPS_I1                        
 20 PGND                             42 GPS_Q0                        
 21 PGND                             43 GPS_Q1                        
 22 PGND                             44 PGND                          


Legend :  NC  = Not Connected, unbonded pin
        PGND  = Unused I/O configured as additional Ground pin
         KPR  = Unused I/O with weak keeper (leave unconnected)
         WPU  = Unused I/O with weak pull up (leave unconnected)
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
      VCCAUX  = Power supply for JTAG pins
   VCCIO-3.3  = I/O supply voltage for LVTTL, LVCMOS33, SSTL3_I
   VCCIO-2.5  = I/O supply voltage for LVCMOS25, SSTL2_I
   VCCIO-1.8  = I/O supply voltage for LVCMOS18
   VCCIO-1.5  = I/O supply voltage for LVCMOS15, HSTL_I
        VREF  = Reference voltage for indicated input standard
       *VREF  = Reference voltage pin selected by software
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc2c64a-7-VQ44
Optimization Method                         : DENSITY
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Set Unused I/O Pin Termination              : GROUND
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Enable Input Registers                      : ON
Function Block Fan-in Limit                 : 38
Use DATA_GATE Attribute                     : ON
Set Tristate Outputs to Termination Mode    : PULLUP
Default Voltage Standard for All Outputs    : LVCMOS33
Input Limit                                 : 32
Pterm Limit                                 : 28
