Simulation
-----------------
TB_PC
TB_Reg_bank_8
TB_Instruction_Decoder
TB_NanoProcessor
TB_NanoProcessor_7Seg

Design Sources
-------------------
D_FF
MUX 8 to 1
<<<<<<< HEAD
Add/Sub
NanoProcessor_7Seg
LUT_16_7
=======
>>>>>>> 4782e13442e563e7d1d5a452f70206d3ad8ae837


TO Do:
7 seg display
constrains
Slow CLock
Report
Instruction Decoder


ado me ithuru tike codes danna one da bn?
man register ekath damma eeka oone na neda??