
*** Running vivado
    with args -log top.vds -m64 -mode batch -messageDb vivado.pb -source top.tcl


****** Vivado v2014.3.1 (64-bit)
  **** SW Build 1034051 on Fri Oct  3 17:14:12 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source top.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7k325tffg900-2
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir C:/VivadoProject/project_test/project_test.cache/wt [current_project]
# set_property parent.project_path C:/VivadoProject/project_test/project_test.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language VHDL [current_project]
# add_files -quiet C:/VivadoProject/project_test/project_test.runs/gig_eth_pcs_pma_basex_v15_1_synth_1/gig_eth_pcs_pma_basex_v15_1.dcp
# set_property used_in_implementation false [get_files C:/VivadoProject/project_test/project_test.runs/gig_eth_pcs_pma_basex_v15_1_synth_1/gig_eth_pcs_pma_basex_v15_1.dcp]
# add_files -quiet C:/VivadoProject/project_test/project_test.runs/temac_gbe_v9_0_synth_1/temac_gbe_v9_0.dcp
# set_property used_in_implementation false [get_files C:/VivadoProject/project_test/project_test.runs/temac_gbe_v9_0_synth_1/temac_gbe_v9_0.dcp]
# read_vhdl -library xil_defaultlib {
#   C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_trans_decl.vhd
#   C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_package.vhd
#   C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_tx_mux.vhd
#   C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_txtransactor_if_simple.vhd
#   C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_status_buffer.vhd
#   C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_rxtransactor_if_simple.vhd
#   C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_rxram_shim.vhd
#   C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_rxram_mux.vhd
#   C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_rarp_block.vhd
#   C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_packet_parser.vhd
#   C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_ipaddr_block.vhd
#   C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_dualportram_tx.vhd
#   C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_dualportram_rx.vhd
#   C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_dualportram.vhd
#   C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_do_rx_reset.vhd
#   C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_clock_crossing_if.vhd
#   C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_byte_sum.vhd
#   C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_build_status.vhd
#   C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_build_resend.vhd
#   C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_build_ping.vhd
#   C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_build_payload.vhd
#   C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_build_arp.vhd
#   C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_buffer_selector.vhd
#   C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/transactor_sm.vhd
#   C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/transactor_if.vhd
#   C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/transactor_cfg.vhd
#   C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_if_flat.vhd
#   C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/trans_arb.vhd
#   C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/transactor.vhd
#   C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_reg_types.vhd
#   C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_clock_div.vhd
#   C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/emac_hostbus_decl.vhd
#   C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/led_stretcher.vhd
#   C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_reg_v.vhd
#   C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_ram.vhd
#   C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_peephole_ram.vhd
#   C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_fabric_sel.vhd
#   C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_decode_ipbus_example.vhd
#   C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_ctrlreg_v.vhd
#   C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_ctrl.vhd
#   C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/eth_7s_1000basex.vhd
#   C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/clocks_7s_serdes.vhd
#   C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/kc705_basex_infra.vhd
#   C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd
#   C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/top_kc705_basex.vhd
# }
# read_xdc -unmanaged C:/VivadoProject/project_test/project_test.srcs/constrs_1/imports/ucf/kc705_basex.tcl
# set_property used_in_implementation false [get_files C:/VivadoProject/project_test/project_test.srcs/constrs_1/imports/ucf/kc705_basex.tcl]
# read_xdc C:/VivadoProject/project_test/project_test.srcs/constrs_1/new/pinplan.xdc
# set_property used_in_implementation false [get_files C:/VivadoProject/project_test/project_test.srcs/constrs_1/new/pinplan.xdc]
# catch { write_hwdef -file top.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top top -part xc7k325tffg900-2 -flatten_hierarchy none
Command: synth_design -top top -part xc7k325tffg900-2 -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-1223] The version limit for your license is '2014.12' and will expire in -771 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 240.523 ; gain = 78.508
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/top_kc705_basex.vhd:27]
INFO: [Synth 8-638] synthesizing module 'kc705_basex_infra' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/kc705_basex_infra.vhd:36]
INFO: [Synth 8-638] synthesizing module 'clocks_7s_serdes' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/clocks_7s_serdes.vhd:35]
INFO: [Synth 8-113] binding component instance 'bufgipb' to cell 'BUFG' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/clocks_7s_serdes.vhd:48]
INFO: [Synth 8-113] binding component instance 'bufgp40' to cell 'BUFG' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/clocks_7s_serdes.vhd:55]
INFO: [Synth 8-113] binding component instance 'bufg200' to cell 'BUFG' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/clocks_7s_serdes.vhd:62]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 1.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 25 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm' to cell 'MMCME2_BASE' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/clocks_7s_serdes.vhd:67]
INFO: [Synth 8-638] synthesizing module 'ipbus_clock_div' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_clock_div.vhd:24]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-113] binding component instance 'reset_gen' to cell 'SRL16' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_clock_div.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'ipbus_clock_div' (1#1) [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_clock_div.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'clocks_7s_serdes' (2#1) [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/clocks_7s_serdes.vhd:35]
INFO: [Synth 8-638] synthesizing module 'led_stretcher' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/led_stretcher.vhd:25]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'led_stretcher' (3#1) [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/led_stretcher.vhd:25]
INFO: [Synth 8-638] synthesizing module 'eth_7s_1000basex' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/eth_7s_1000basex.vhd:42]
	Parameter CLKCM_CFG bound to: 1 - type: bool 
	Parameter CLKRCV_TRST bound to: 1 - type: bool 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-113] binding component instance 'ibuf0' to cell 'IBUFDS_GTE2' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/eth_7s_1000basex.vhd:97]
INFO: [Synth 8-113] binding component instance 'bufg_fr' to cell 'BUFG' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/eth_7s_1000basex.vhd:104]
INFO: [Synth 8-113] binding component instance 'bufh_tx' to cell 'BUFH' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/eth_7s_1000basex.vhd:112]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 16.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 16.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 1.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm' to cell 'MMCME2_BASE' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/eth_7s_1000basex.vhd:117]
INFO: [Synth 8-113] binding component instance 'bufr_125' to cell 'BUFH' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/eth_7s_1000basex.vhd:133]
INFO: [Synth 8-113] binding component instance 'bufr_62_5' to cell 'BUFH' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/eth_7s_1000basex.vhd:141]
INFO: [Synth 8-3491] module 'temac_gbe_v9_0' declared at 'C:/VivadoProject/project_test/project_test.runs/synth_1/.Xil/Vivado-7668-DAQ-PC/realtime/temac_gbe_v9_0_stub.vhdl:5' bound to instance 'mac' of component 'temac_gbe_v9_0' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/eth_7s_1000basex.vhd:157]
INFO: [Synth 8-638] synthesizing module 'temac_gbe_v9_0' [C:/VivadoProject/project_test/project_test.runs/synth_1/.Xil/Vivado-7668-DAQ-PC/realtime/temac_gbe_v9_0_stub.vhdl:45]
INFO: [Synth 8-638] synthesizing module 'gig_eth_pcs_pma_basex_v15_1' [C:/VivadoProject/project_test/project_test.runs/synth_1/.Xil/Vivado-7668-DAQ-PC/realtime/gig_eth_pcs_pma_basex_v15_1_stub.vhdl:40]
INFO: [Synth 8-256] done synthesizing module 'eth_7s_1000basex' (4#1) [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/eth_7s_1000basex.vhd:42]
INFO: [Synth 8-638] synthesizing module 'ipbus_ctrl' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_ctrl.vhd:64]
	Parameter MAC_CFG bound to: 1'b0 
	Parameter IP_CFG bound to: 1'b0 
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter INTERNALWIDTH bound to: 1 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
	Parameter IPBUSPORT bound to: 16'b1100001101010001 
	Parameter SECONDARYPORT bound to: 1'b0 
	Parameter N_OOB bound to: 0 - type: integer 
WARNING: [Synth 8-506] null port 'oob_in' ignored [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_ctrl.vhd:58]
WARNING: [Synth 8-506] null port 'oob_out' ignored [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_ctrl.vhd:59]
INFO: [Synth 8-638] synthesizing module 'UDP_if' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_if_flat.vhd:64]
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter INTERNALWIDTH bound to: 1 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
	Parameter IPBUSPORT bound to: 16'b1100001101010001 
	Parameter SECONDARYPORT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'udp_ipaddr_block' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_ipaddr_block.vhd:28]
INFO: [Synth 8-4471] merging register 'IP_addr_rx_reg[31:0]' into 'IP_addr_rx_int_reg[31:0]' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_ipaddr_block.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'udp_ipaddr_block' (5#1) [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_ipaddr_block.vhd:28]
INFO: [Synth 8-638] synthesizing module 'udp_rarp_block' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_rarp_block.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'udp_rarp_block' (6#1) [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_rarp_block.vhd:24]
INFO: [Synth 8-638] synthesizing module 'udp_build_arp' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_build_arp.vhd:28]
INFO: [Synth 8-4471] merging register 'arp_we_sig_reg' into 'arp_we_i_reg' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_build_arp.vhd:37]
INFO: [Synth 8-4471] merging register 'load_buf_reg' into 'load_buf_int_reg' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_build_arp.vhd:176]
INFO: [Synth 8-4471] merging register 'buf_to_load_reg[47:0]' into 'buf_to_load_int_reg[47:0]' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_build_arp.vhd:181]
INFO: [Synth 8-4471] merging register 'send_buf_reg' into 'send_buf_int_reg' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_build_arp.vhd:186]
INFO: [Synth 8-4471] merging register 'address_reg[5:0]' into 'addr_int_reg[5:0]' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_build_arp.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'udp_build_arp' (7#1) [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_build_arp.vhd:28]
INFO: [Synth 8-638] synthesizing module 'udp_build_payload' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_build_payload.vhd:33]
INFO: [Synth 8-4471] merging register 'send_pending_reg' into 'send_pending_i_reg' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_build_payload.vhd:84]
INFO: [Synth 8-4471] merging register 'payload_we_sig_reg' into 'payload_we_i_reg' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_build_payload.vhd:43]
INFO: [Synth 8-4471] merging register 'load_buf_reg' into 'load_buf_int_reg' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_build_payload.vhd:266]
INFO: [Synth 8-4471] merging register 'buf_to_load_reg[15:0]' into 'buf_to_load_int_reg[15:0]' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_build_payload.vhd:271]
INFO: [Synth 8-4471] merging register 'send_buf_reg' into 'send_buf_int_reg' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_build_payload.vhd:276]
INFO: [Synth 8-4471] merging register 'do_sum_payload_reg' into 'do_sum_int_reg' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_build_payload.vhd:360]
INFO: [Synth 8-4471] merging register 'clr_sum_payload_reg' into 'clr_sum_int_reg' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_build_payload.vhd:365]
INFO: [Synth 8-4471] merging register 'int_data_payload_reg[7:0]' into 'int_data_int_reg[7:0]' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_build_payload.vhd:370]
INFO: [Synth 8-4471] merging register 'int_valid_payload_reg' into 'int_valid_int_reg' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_build_payload.vhd:375]
INFO: [Synth 8-4471] merging register 'cksum_reg' into 'cksum_int_reg' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_build_payload.vhd:380]
INFO: [Synth 8-4471] merging register 'next_addr_reg[12:0]' into 'next_addr_int_reg[12:0]' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_build_payload.vhd:406]
INFO: [Synth 8-4471] merging register 'address_reg[12:0]' into 'addr_int_reg[12:0]' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_build_payload.vhd:124]
INFO: [Synth 8-4471] merging register 'low_addr_reg' into 'low_addr_i_reg' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_build_payload.vhd:121]
INFO: [Synth 8-4471] merging register 'byteswap_reg' into 'byteswap_int_reg' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_build_payload.vhd:471]
INFO: [Synth 8-4471] merging register 'ipbus_in_hdr_reg[31:0]' into 'ipbus_hdr_int_reg[31:0]' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_build_payload.vhd:513]
INFO: [Synth 8-256] done synthesizing module 'udp_build_payload' (8#1) [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_build_payload.vhd:33]
INFO: [Synth 8-638] synthesizing module 'udp_build_ping' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_build_ping.vhd:31]
INFO: [Synth 8-4471] merging register 'ping_end_addr_reg[12:0]' into 'end_addr_i_reg[12:0]' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_build_ping.vhd:75]
INFO: [Synth 8-4471] merging register 'ping_send_reg' into 'send_i_reg' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_build_ping.vhd:80]
INFO: [Synth 8-4471] merging register 'send_pending_reg' into 'send_pending_i_reg' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_build_ping.vhd:85]
INFO: [Synth 8-4471] merging register 'load_buf_reg' into 'load_buf_int_reg' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_build_ping.vhd:224]
INFO: [Synth 8-4471] merging register 'buf_to_load_reg[15:0]' into 'buf_to_load_int_reg[15:0]' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_build_ping.vhd:229]
INFO: [Synth 8-4471] merging register 'send_buf_reg' into 'send_buf_int_reg' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_build_ping.vhd:234]
INFO: [Synth 8-4471] merging register 'do_sum_ping_reg' into 'do_sum_int_reg' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_build_ping.vhd:283]
INFO: [Synth 8-4471] merging register 'address_reg[12:0]' into 'addr_int_reg[12:0]' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_build_ping.vhd:41]
INFO: [Synth 8-4471] merging register 'low_addr_reg' into 'low_addr_i_reg' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_build_ping.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'udp_build_ping' (9#1) [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_build_ping.vhd:31]
INFO: [Synth 8-638] synthesizing module 'udp_build_resend' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_build_resend.vhd:23]
INFO: [Synth 8-4471] merging register 'resend_pkt_id_reg[15:0]' into 'resend_pkt_id_int_reg[15:0]' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_build_resend.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'udp_build_resend' (10#1) [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_build_resend.vhd:23]
INFO: [Synth 8-638] synthesizing module 'udp_build_status' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_build_status.vhd:28]
INFO: [Synth 8-4471] merging register 'address_reg[6:0]' into 'addr_int_reg[6:0]' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_build_status.vhd:36]
INFO: [Synth 8-4471] merging register 'load_buf_reg' into 'load_buf_int_reg' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_build_status.vhd:219]
INFO: [Synth 8-4471] merging register 'send_buf_reg' into 'send_buf_int_reg' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_build_status.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'udp_build_status' (11#1) [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_build_status.vhd:28]
INFO: [Synth 8-638] synthesizing module 'udp_status_buffer' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_status_buffer.vhd:49]
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
INFO: [Synth 8-4471] merging register 'next_pkt_id_reg[15:0]' into 'next_pkt_id_int_reg[15:0]' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_status_buffer.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'udp_status_buffer' (12#1) [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_status_buffer.vhd:49]
INFO: [Synth 8-638] synthesizing module 'udp_byte_sum' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_byte_sum.vhd:25]
INFO: [Synth 8-4471] merging register 'carry_bit_reg' into 'carry_bit_int_reg' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_byte_sum.vhd:88]
INFO: [Synth 8-4471] merging register 'hi_byte_reg[8:0]' into 'hi_byte_int_reg[8:0]' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_byte_sum.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'udp_byte_sum' (13#1) [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_byte_sum.vhd:25]
INFO: [Synth 8-638] synthesizing module 'udp_do_rx_reset' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_do_rx_reset.vhd:19]
INFO: [Synth 8-4471] merging register 'rx_reset_sig_reg' into 'reset_latch_reg' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_do_rx_reset.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'udp_do_rx_reset' (14#1) [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_do_rx_reset.vhd:19]
INFO: [Synth 8-638] synthesizing module 'udp_packet_parser' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_packet_parser.vhd:35]
	Parameter IPBUSPORT bound to: 16'b1100001101010001 
	Parameter SECONDARYPORT bound to: 1'b0 
INFO: [Synth 8-4471] merging register 'pkt_drop_arp_sig_reg' into 'pkt_drop_reg' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_packet_parser.vhd:45]
INFO: [Synth 8-4471] merging register 'pkt_drop_rarp_sig_reg' into 'pkt_drop_reg' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_packet_parser.vhd:46]
INFO: [Synth 8-4471] merging register 'pkt_drop_ip_sig_reg' into 'pkt_drop_reg' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_packet_parser.vhd:172]
INFO: [Synth 8-4471] merging register 'pkt_drop_ping_sig_reg' into 'pkt_drop_reg' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_packet_parser.vhd:47]
INFO: [Synth 8-4471] merging register 'pkt_drop_ipbus_sig_reg' into 'pkt_drop_reg' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_packet_parser.vhd:48]
INFO: [Synth 8-4471] merging register 'ipbus_status_mask_reg' into 'last_mask_reg' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_packet_parser.vhd:286]
INFO: [Synth 8-4471] merging register 'pkt_drop_reliable_sig_reg' into 'pkt_drop_reliable_i_reg' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_packet_parser.vhd:50]
INFO: [Synth 8-4471] merging register 'pkt_reliable_drop_sig_reg' into 'pkt_drop_reliable_i_reg' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_packet_parser.vhd:50]
INFO: [Synth 8-4471] merging register 'pkt_drop_status_reg' into 'pkt_drop_reg' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_packet_parser.vhd:405]
INFO: [Synth 8-4471] merging register 'pkt_drop_resend_reg' into 'pkt_drop_reg' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_packet_parser.vhd:438]
INFO: [Synth 8-4471] merging register 'pkt_broadcast_reg' into 'broadcast_int_reg' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_packet_parser.vhd:460]
INFO: [Synth 8-256] done synthesizing module 'udp_packet_parser' (15#1) [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_packet_parser.vhd:35]
INFO: [Synth 8-638] synthesizing module 'udp_rxram_mux' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_rxram_mux.vhd:54]
INFO: [Synth 8-4471] merging register 'ram_ready_reg' into 'ram_ready_int_reg' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_rxram_mux.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'udp_rxram_mux' (16#1) [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_rxram_mux.vhd:54]
INFO: [Synth 8-638] synthesizing module 'udp_DualPortRAM' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_dualportram.vhd:22]
	Parameter BUFWIDTH bound to: 1 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_DualPortRAM' (17#1) [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_dualportram.vhd:22]
INFO: [Synth 8-638] synthesizing module 'udp_buffer_selector' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_buffer_selector.vhd:32]
	Parameter BUFWIDTH bound to: 1 - type: integer 
INFO: [Synth 8-4471] merging register 'free_reg[1:0]' into 'free_i_reg[1:0]' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_buffer_selector.vhd:62]
INFO: [Synth 8-4471] merging register 'clean_reg[1:0]' into 'clean_i_reg[1:0]' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_buffer_selector.vhd:43]
INFO: [Synth 8-4471] merging register 'send_pending_reg[1:0]' into 'send_pending_i_reg[1:0]' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_buffer_selector.vhd:108]
INFO: [Synth 8-4471] merging register 'busy_sig_reg' into 'busy_i_reg' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_buffer_selector.vhd:42]
INFO: [Synth 8-4471] merging register 'sending_reg' into 'sending_i_reg' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_buffer_selector.vhd:145]
INFO: [Synth 8-4471] merging register 'write_sig_reg[0:0]' into 'write_i_reg[0:0]' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_buffer_selector.vhd:40]
INFO: [Synth 8-4471] merging register 'send_sig_reg[0:0]' into 'send_i_reg[0:0]' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_buffer_selector.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'udp_buffer_selector' (18#1) [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_buffer_selector.vhd:32]
INFO: [Synth 8-638] synthesizing module 'udp_rxram_shim' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_rxram_shim.vhd:30]
	Parameter BUFWIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_rxram_shim' (19#1) [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_rxram_shim.vhd:30]
INFO: [Synth 8-638] synthesizing module 'udp_DualPortRAM_rx' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_dualportram_rx.vhd:22]
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_dualportram_rx.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'udp_DualPortRAM_rx' (20#1) [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_dualportram_rx.vhd:22]
INFO: [Synth 8-638] synthesizing module 'udp_buffer_selector__parameterized0' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_buffer_selector.vhd:32]
	Parameter BUFWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-4471] merging register 'free_reg[15:0]' into 'free_i_reg[15:0]' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_buffer_selector.vhd:62]
INFO: [Synth 8-4471] merging register 'clean_reg[15:0]' into 'clean_i_reg[15:0]' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_buffer_selector.vhd:43]
INFO: [Synth 8-4471] merging register 'send_pending_reg[15:0]' into 'send_pending_i_reg[15:0]' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_buffer_selector.vhd:108]
INFO: [Synth 8-4471] merging register 'busy_sig_reg' into 'busy_i_reg' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_buffer_selector.vhd:42]
INFO: [Synth 8-4471] merging register 'sending_reg' into 'sending_i_reg' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_buffer_selector.vhd:145]
INFO: [Synth 8-4471] merging register 'write_sig_reg[3:0]' into 'write_i_reg[3:0]' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_buffer_selector.vhd:40]
INFO: [Synth 8-4471] merging register 'send_sig_reg[3:0]' into 'send_i_reg[3:0]' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_buffer_selector.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'udp_buffer_selector__parameterized0' (20#1) [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_buffer_selector.vhd:32]
INFO: [Synth 8-638] synthesizing module 'udp_DualPortRAM_tx' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_dualportram_tx.vhd:22]
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_dualportram_tx.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'udp_DualPortRAM_tx' (21#1) [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_dualportram_tx.vhd:22]
INFO: [Synth 8-638] synthesizing module 'udp_rxtransactor_if' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_rxtransactor_if_simple.vhd:23]
INFO: [Synth 8-4471] merging register 'ram_ok_reg' into 'ram_ok_i_reg' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_rxtransactor_if_simple.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'udp_rxtransactor_if' (22#1) [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_rxtransactor_if_simple.vhd:23]
INFO: [Synth 8-638] synthesizing module 'udp_tx_mux' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_tx_mux.vhd:45]
INFO: [Synth 8-4471] merging register 'rxram_busy_sig_reg' into 'rxram_busy_int_reg' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_tx_mux.vhd:64]
INFO: [Synth 8-4471] merging register 'rxram_end_addr_sig_reg[12:0]' into 'rxram_end_addr_int_reg[12:0]' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_tx_mux.vhd:98]
INFO: [Synth 8-4471] merging register 'udpram_busy_sig_reg' into 'udpram_busy_int_reg' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_tx_mux.vhd:65]
INFO: [Synth 8-4471] merging register 'udp_short_sig_reg' into 'short_int_reg' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_tx_mux.vhd:71]
INFO: [Synth 8-4471] merging register 'send_special_reg' into 'send_special_int_reg' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_tx_mux.vhd:207]
INFO: [Synth 8-4471] merging register 'special_reg[7:0]' into 'special_int_reg[7:0]' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_tx_mux.vhd:212]
INFO: [Synth 8-4471] merging register 'last_udpram_active_reg' into 'last_udpram_active_reg' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_tx_mux.vhd:235]
INFO: [Synth 8-4471] merging register 'udp_counting_reg' into 'counting_reg' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_tx_mux.vhd:240]
INFO: [Synth 8-4471] merging register 'udp_counter_reg[4:0]' into 'counter_reg[4:0]' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_tx_mux.vhd:245]
INFO: [Synth 8-4471] merging register 'cksum_reg' into 'cksum_int_reg' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_tx_mux.vhd:314]
INFO: [Synth 8-4471] merging register 'clr_sum_reg' into 'clr_sum_int_reg' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_tx_mux.vhd:319]
INFO: [Synth 8-4471] merging register 'do_sum_reg' into 'do_sum_int_reg' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_tx_mux.vhd:324]
INFO: [Synth 8-4471] merging register 'int_valid_reg' into 'int_valid_int_reg' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_tx_mux.vhd:329]
INFO: [Synth 8-4471] merging register 'udpram_end_addr_sig_reg[12:0]' into 'udpram_end_addr_int_reg[12:0]' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_tx_mux.vhd:404]
INFO: [Synth 8-4471] merging register 'int_data_reg[7:0]' into 'int_data_int_reg[7:0]' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_tx_mux.vhd:409]
INFO: [Synth 8-4471] merging register 'ip_len_reg[15:0]' into 'ip_len_int_reg[15:0]' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_tx_mux.vhd:167]
INFO: [Synth 8-4471] merging register 'ip_cksum_reg[15:0]' into 'ip_cksum_int_reg[15:0]' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_tx_mux.vhd:172]
INFO: [Synth 8-4471] merging register 'udp_len_reg[15:0]' into 'udp_len_int_reg[15:0]' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_tx_mux.vhd:197]
INFO: [Synth 8-4471] merging register 'addr_sig_reg[12:0]' into 'addr_int_reg[12:0]' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_tx_mux.vhd:135]
INFO: [Synth 8-4471] merging register 'byteswapping_reg' into 'byteswapping_int_reg' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_tx_mux.vhd:461]
INFO: [Synth 8-4471] merging register 'mac_tx_data_sig_reg[7:0]' into 'mac_tx_data_int_reg[7:0]' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_tx_mux.vhd:67]
INFO: [Synth 8-4471] merging register 'ipbus_out_hdr_reg[31:0]' into 'ipbus_hdr_int_reg[31:0]' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_tx_mux.vhd:547]
INFO: [Synth 8-4471] merging register 'byteswap_sig_reg' into 'byteswap_int_reg' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_tx_mux.vhd:451]
INFO: [Synth 8-4471] merging register 'next_state_reg[2:0]' into 'state_reg[2:0]' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_tx_mux.vhd:581]
INFO: [Synth 8-4471] merging register 'rxram_active_reg' into 'rxram_active_int_reg' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_tx_mux.vhd:88]
INFO: [Synth 8-4471] merging register 'udpram_active_reg' into 'udpram_active_int_reg' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_tx_mux.vhd:114]
INFO: [Synth 8-4471] merging register 'counting_reg' into 'counting_int_reg' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_tx_mux.vhd:440]
INFO: [Synth 8-4471] merging register 'prefetch_reg' into 'prefetch_int_reg' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_tx_mux.vhd:494]
INFO: [Synth 8-4471] merging register 'mac_tx_last_sig_reg' into 'mac_tx_last_int_reg' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_tx_mux.vhd:68]
INFO: [Synth 8-4471] merging register 'mac_tx_valid_sig_reg' into 'mac_tx_valid_int_reg' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_tx_mux.vhd:69]
INFO: [Synth 8-4471] merging register 'set_addr_reg' into 'set_addr_int_reg' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_tx_mux.vhd:437]
INFO: [Synth 8-4471] merging register 'addr_to_set_reg[12:0]' into 'addr_to_set_int_reg[12:0]' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_tx_mux.vhd:438]
INFO: [Synth 8-256] done synthesizing module 'udp_tx_mux' (23#1) [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_tx_mux.vhd:45]
INFO: [Synth 8-638] synthesizing module 'udp_txtransactor_if' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_txtransactor_if_simple.vhd:35]
	Parameter BUFWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_txtransactor_if' (24#1) [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_txtransactor_if_simple.vhd:35]
INFO: [Synth 8-638] synthesizing module 'udp_clock_crossing_if' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_clock_crossing_if.vhd:43]
	Parameter BUFWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_clock_crossing_if.vhd:46]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_clock_crossing_if.vhd:46]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_clock_crossing_if.vhd:46]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_clock_crossing_if.vhd:46]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_clock_crossing_if.vhd:47]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_clock_crossing_if.vhd:47]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_clock_crossing_if.vhd:47]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_clock_crossing_if.vhd:47]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_clock_crossing_if.vhd:48]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_clock_crossing_if.vhd:49]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_clock_crossing_if.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'udp_clock_crossing_if' (25#1) [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_clock_crossing_if.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'UDP_if' (26#1) [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_if_flat.vhd:64]
INFO: [Synth 8-638] synthesizing module 'transactor' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/transactor.vhd:34]
INFO: [Synth 8-638] synthesizing module 'transactor_if' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/transactor_if.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'transactor_if' (27#1) [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/transactor_if.vhd:31]
INFO: [Synth 8-638] synthesizing module 'transactor_sm' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/transactor_sm.vhd:39]
INFO: [Synth 8-4512] found unpartitioned construct node [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/transactor_sm.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'transactor_sm' (28#1) [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/transactor_sm.vhd:39]
INFO: [Synth 8-638] synthesizing module 'transactor_cfg' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/transactor_cfg.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'transactor_cfg' (29#1) [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/transactor_cfg.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'transactor' (30#1) [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/transactor.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'ipbus_ctrl' (31#1) [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_ctrl.vhd:64]
WARNING: [Synth 8-3848] Net clk_aux_o in module/entity kc705_basex_infra does not have driver. [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/kc705_basex_infra.vhd:23]
WARNING: [Synth 8-3848] Net rst_aux_o in module/entity kc705_basex_infra does not have driver. [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/kc705_basex_infra.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'kc705_basex_infra' (32#1) [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/kc705_basex_infra.vhd:36]
INFO: [Synth 8-638] synthesizing module 'ipbus_example' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:28]
INFO: [Synth 8-638] synthesizing module 'ipbus_fabric_sel' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_fabric_sel.vhd:29]
	Parameter NSLV bound to: 6 - type: integer 
	Parameter STROBE_GAP bound to: 0 - type: bool 
	Parameter SEL_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ipbus_fabric_sel' (33#1) [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_fabric_sel.vhd:29]
INFO: [Synth 8-638] synthesizing module 'ipbus_ctrlreg_v' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_ctrlreg_v.vhd:36]
	Parameter N_CTRL bound to: 1 - type: integer 
	Parameter N_STAT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ipbus_ctrlreg_v' (34#1) [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_ctrlreg_v.vhd:36]
INFO: [Synth 8-638] synthesizing module 'ipbus_reg_v' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_reg_v.vhd:28]
	Parameter N_REG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ipbus_reg_v' (35#1) [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_reg_v.vhd:28]
INFO: [Synth 8-638] synthesizing module 'ipbus_ram' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_ram.vhd:40]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ipbus_ram' (36#1) [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_ram.vhd:40]
INFO: [Synth 8-638] synthesizing module 'ipbus_peephole_ram' [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_peephole_ram.vhd:41]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ipbus_peephole_ram' (37#1) [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_peephole_ram.vhd:41]
WARNING: [Synth 8-3848] Net userled in module/entity ipbus_example does not have driver. [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:23]
WARNING: [Synth 8-3848] Net ipbr[3][ipb_rdata] in module/entity ipbus_example does not have driver. [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:31]
WARNING: [Synth 8-3848] Net ipbr[3][ipb_ack] in module/entity ipbus_example does not have driver. [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:31]
WARNING: [Synth 8-3848] Net ipbr[3][ipb_err] in module/entity ipbus_example does not have driver. [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:31]
WARNING: [Synth 8-3848] Net ipbr[2][ipb_rdata] in module/entity ipbus_example does not have driver. [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:31]
WARNING: [Synth 8-3848] Net ipbr[2][ipb_ack] in module/entity ipbus_example does not have driver. [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:31]
WARNING: [Synth 8-3848] Net ipbr[2][ipb_err] in module/entity ipbus_example does not have driver. [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'ipbus_example' (38#1) [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'top' (39#1) [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/top_kc705_basex.vhd:27]
WARNING: [Synth 8-3917] design top has port leds[3] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 298.516 ; gain = 136.500
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[3][ipb_rdata] [31] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[3][ipb_rdata] [30] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[3][ipb_rdata] [29] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[3][ipb_rdata] [28] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[3][ipb_rdata] [27] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[3][ipb_rdata] [26] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[3][ipb_rdata] [25] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[3][ipb_rdata] [24] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[3][ipb_rdata] [23] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[3][ipb_rdata] [22] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[3][ipb_rdata] [21] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[3][ipb_rdata] [20] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[3][ipb_rdata] [19] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[3][ipb_rdata] [18] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[3][ipb_rdata] [17] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[3][ipb_rdata] [16] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[3][ipb_rdata] [15] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[3][ipb_rdata] [14] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[3][ipb_rdata] [13] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[3][ipb_rdata] [12] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[3][ipb_rdata] [11] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[3][ipb_rdata] [10] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[3][ipb_rdata] [9] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[3][ipb_rdata] [8] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[3][ipb_rdata] [7] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[3][ipb_rdata] [6] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[3][ipb_rdata] [5] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[3][ipb_rdata] [4] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[3][ipb_rdata] [3] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[3][ipb_rdata] [2] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[3][ipb_rdata] [1] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[3][ipb_rdata] [0] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[3][ipb_ack]  to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[3][ipb_err]  to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[2][ipb_rdata] [31] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[2][ipb_rdata] [30] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[2][ipb_rdata] [29] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[2][ipb_rdata] [28] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[2][ipb_rdata] [27] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[2][ipb_rdata] [26] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[2][ipb_rdata] [25] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[2][ipb_rdata] [24] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[2][ipb_rdata] [23] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[2][ipb_rdata] [22] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[2][ipb_rdata] [21] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[2][ipb_rdata] [20] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[2][ipb_rdata] [19] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[2][ipb_rdata] [18] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[2][ipb_rdata] [17] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[2][ipb_rdata] [16] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[2][ipb_rdata] [15] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[2][ipb_rdata] [14] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[2][ipb_rdata] [13] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[2][ipb_rdata] [12] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[2][ipb_rdata] [11] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[2][ipb_rdata] [10] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[2][ipb_rdata] [9] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[2][ipb_rdata] [8] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[2][ipb_rdata] [7] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[2][ipb_rdata] [6] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[2][ipb_rdata] [5] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[2][ipb_rdata] [4] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[2][ipb_rdata] [3] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[2][ipb_rdata] [2] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[2][ipb_rdata] [1] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[2][ipb_rdata] [0] to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[2][ipb_ack]  to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
WARNING: [Synth 8-3295] tying undriven pin fabric:\ipb_from_slaves[2][ipb_err]  to constant 0 [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:38]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 298.516 ; gain = 136.500
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/Vivado/2014.3/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.3/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.3/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.3/data\parts/xilinx/kintex7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.3/data\parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.3/data\./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.3/data\parts/xilinx/kintex7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/VivadoProject/project_test/project_test.runs/synth_1/.Xil/Vivado-7668-DAQ-PC/dcp/gig_eth_pcs_pma_basex_v15_1_in_context.xdc] for cell 'infra/eth/phy'
Finished Parsing XDC File [C:/VivadoProject/project_test/project_test.runs/synth_1/.Xil/Vivado-7668-DAQ-PC/dcp/gig_eth_pcs_pma_basex_v15_1_in_context.xdc] for cell 'infra/eth/phy'
Parsing XDC File [C:/VivadoProject/project_test/project_test.runs/synth_1/.Xil/Vivado-7668-DAQ-PC/dcp_2/temac_gbe_v9_0_in_context.xdc] for cell 'infra/eth/mac'
Finished Parsing XDC File [C:/VivadoProject/project_test/project_test.runs/synth_1/.Xil/Vivado-7668-DAQ-PC/dcp_2/temac_gbe_v9_0_in_context.xdc] for cell 'infra/eth/mac'
Sourcing Tcl File [C:/VivadoProject/project_test/project_test.srcs/constrs_1/imports/ucf/kc705_basex.tcl]
Finished Sourcing Tcl File [C:/VivadoProject/project_test/project_test.srcs/constrs_1/imports/ucf/kc705_basex.tcl]
Parsing XDC File [C:/VivadoProject/project_test/project_test.srcs/constrs_1/new/pinplan.xdc]
Finished Parsing XDC File [C:/VivadoProject/project_test/project_test.srcs/constrs_1/new/pinplan.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  MMCME2_BASE => MMCME2_ADV: 2 instances
  SRL16 => SRL16E: 2 instances

INFO: [Timing 38-2] Deriving generated clocks
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.200 . Memory (MB): peak = 674.953 ; gain = 0.055
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 674.953 ; gain = 512.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 674.953 ; gain = 512.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 674.953 ; gain = 512.938
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'pkt_rdy_buf_reg' and it is trimmed from '3' to '2' bits. [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/udp_clock_crossing_if.vhd:128]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'transactor_if'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'transactor_sm'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'transactor_if'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'transactor_sm'
WARNING: [Synth 8-3848] Net clk_aux_o in module/entity kc705_basex_infra does not have driver. [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/kc705_basex_infra.vhd:23]
WARNING: [Synth 8-3848] Net rst_aux_o in module/entity kc705_basex_infra does not have driver. [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/kc705_basex_infra.vhd:24]
WARNING: [Synth 8-3848] Net userled in module/entity ipbus_example does not have driver. [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:23]
WARNING: [Synth 8-3848] Net ipbr[3][ipb_rdata] in module/entity ipbus_example does not have driver. [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:31]
WARNING: [Synth 8-3848] Net ipbr[3][ipb_ack] in module/entity ipbus_example does not have driver. [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:31]
WARNING: [Synth 8-3848] Net ipbr[3][ipb_err] in module/entity ipbus_example does not have driver. [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:31]
WARNING: [Synth 8-3848] Net ipbr[2][ipb_rdata] in module/entity ipbus_example does not have driver. [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:31]
WARNING: [Synth 8-3848] Net ipbr[2][ipb_ack] in module/entity ipbus_example does not have driver. [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:31]
WARNING: [Synth 8-3848] Net ipbr[2][ipb_err] in module/entity ipbus_example does not have driver. [C:/VivadoProject/project_test/project_test.srcs/sources_1/imports/hdl/ipbus_example.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 674.953 ; gain = 512.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   4 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	              336 Bit    Registers := 1     
	              128 Bit    Registers := 8     
	              112 Bit    Registers := 1     
	               48 Bit    Registers := 3     
	               45 Bit    Registers := 2     
	               42 Bit    Registers := 3     
	               38 Bit    Registers := 2     
	               36 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 20    
	               24 Bit    Registers := 3     
	               16 Bit    Registers := 39    
	               13 Bit    Registers := 24    
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 24    
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 10    
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 13    
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 190   
+---RAMs : 
	             256K Bit         RAMs := 1     
	              64K Bit         RAMs := 4     
	              32K Bit         RAMs := 3     
+---Muxes : 
	   2 Input    336 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 9     
	   4 Input    128 Bit        Muxes := 1     
	   2 Input    112 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 7     
	   6 Input     48 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 20    
	   5 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 9     
	   2 Input     16 Bit        Muxes := 49    
	  11 Input     16 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 2     
	  13 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 2     
	  18 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 4     
	   2 Input     13 Bit        Muxes := 40    
	   4 Input     13 Bit        Muxes := 2     
	   8 Input     13 Bit        Muxes := 2     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 68    
	  13 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	  18 Input      8 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 11    
	   2 Input      6 Bit        Muxes := 27    
	   6 Input      6 Bit        Muxes := 2     
	   8 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 34    
	   4 Input      4 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 12    
	  18 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 262   
	   6 Input      1 Bit        Muxes := 10    
	   8 Input      1 Bit        Muxes := 18    
	   4 Input      1 Bit        Muxes := 15    
	  11 Input      1 Bit        Muxes := 4     
	  13 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 6     
	   9 Input      1 Bit        Muxes := 5     
	  16 Input      1 Bit        Muxes := 9     
	  18 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
Module ipbus_clock_div 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module clocks_7s_serdes 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
Module led_stretcher 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eth_7s_1000basex 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module udp_ipaddr_block 
Detailed RTL Component Info : 
+---Registers : 
	               42 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module udp_rarp_block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   4 Input     16 Bit         XORs := 1     
+---Registers : 
	              336 Bit    Registers := 1     
	               42 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    336 Bit        Muxes := 2     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module udp_build_arp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 3     
	   6 Input     48 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 10    
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 5     
Module udp_build_payload 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               13 Bit    Registers := 6     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 13    
	  11 Input     16 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 2     
	  13 Input     16 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
	  13 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 30    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	  11 Input      1 Bit        Muxes := 4     
	  13 Input      1 Bit        Muxes := 9     
Module udp_build_ping 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
	   5 Input     16 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 8     
	   4 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 4     
Module udp_build_resend 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module udp_build_status 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 3     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   8 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
Module udp_status_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 4     
	   4 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   5 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 38    
Module udp_byte_sum 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 9     
Module udp_do_rx_reset 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module udp_packet_parser 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	              112 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	               45 Bit    Registers := 1     
	               42 Bit    Registers := 1     
	               38 Bit    Registers := 2     
	               36 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input    112 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     24 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 21    
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 61    
Module udp_rxram_mux 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
Module udp_DualPortRAM 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module udp_buffer_selector 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 5     
Module udp_rxram_shim 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module udp_DualPortRAM_rx 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
+---RAMs : 
	              64K Bit         RAMs := 4     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 4     
Module udp_buffer_selector__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module udp_DualPortRAM_tx 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module udp_rxtransactor_if 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module udp_tx_mux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               13 Bit    Registers := 6     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	  18 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 4     
	   2 Input     13 Bit        Muxes := 10    
	   8 Input     13 Bit        Muxes := 2     
	   4 Input     13 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 13    
	   9 Input      8 Bit        Muxes := 1     
	  18 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  18 Input      2 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 29    
	   5 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 5     
	  16 Input      1 Bit        Muxes := 8     
	  18 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module udp_txtransactor_if 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 16    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	  16 Input      1 Bit        Muxes := 1     
Module udp_clock_crossing_if 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
Module UDP_if 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module transactor_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	  10 Input      8 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module transactor_sm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   7 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module transactor_cfg 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
Module transactor 
Detailed RTL Component Info : 
Module ipbus_ctrl 
Detailed RTL Component Info : 
Module kc705_basex_infra 
Detailed RTL Component Info : 
Module ipbus_fabric_sel 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module ipbus_ctrlreg_v 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ipbus_reg_v 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ipbus_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipbus_peephole_ram 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ipbus_example 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 674.953 ; gain = 512.938
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design top has port leds[3] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 674.953 ; gain = 512.938
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 674.953 ; gain = 512.938

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 8 RAM instances of RAM ram_reg to conserve power
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM:
+-------------------+------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+-----------------------------------------------------------------------+
|Module Name        | RTL Object | PORT A (depth X width) | W | R | PORT B (depth X width) | W | R | OUT_REG      | RAMB18 | RAMB36 | Hierarchical Name                                                     | 
+-------------------+------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+-----------------------------------------------------------------------+
|udp_DualPortRAM    | ram_reg    | 4 K X 8                | W |   | 4 K X 8(WRITE_FIRST)   |   | R | Port A and B | 0      | 1      | top/kc705_basex_infra/ipbus_ctrl/UDP_if/udp_DualPortRAM/extram__9     | 
|udp_DualPortRAM_rx | ram1_reg   | 8 K X 8                | W |   | 8 K X 8(WRITE_FIRST)   |   | R | Port A and B | 0      | 2      | top/kc705_basex_infra/ipbus_ctrl/UDP_if/udp_DualPortRAM_rx/extram__11 | 
|udp_DualPortRAM_rx | ram2_reg   | 8 K X 8                | W |   | 8 K X 8(WRITE_FIRST)   |   | R | Port A and B | 0      | 2      | top/kc705_basex_infra/ipbus_ctrl/UDP_if/udp_DualPortRAM_rx/extram__13 | 
|udp_DualPortRAM_rx | ram3_reg   | 8 K X 8                | W |   | 8 K X 8(WRITE_FIRST)   |   | R | Port A and B | 0      | 2      | top/kc705_basex_infra/ipbus_ctrl/UDP_if/udp_DualPortRAM_rx/extram__15 | 
|udp_DualPortRAM_rx | ram4_reg   | 8 K X 8                | W |   | 8 K X 8(WRITE_FIRST)   |   | R | Port A and B | 0      | 2      | top/kc705_basex_infra/ipbus_ctrl/UDP_if/udp_DualPortRAM_rx/extram__17 | 
|udp_DualPortRAM_tx | ram_reg    | 8 K X 32               | W |   | 8 K X 32(WRITE_FIRST)  |   | R | Port A and B | 0      | 8      | top/kc705_basex_infra/ipbus_ctrl/UDP_if/udp_DualPortRAM_tx/extram__19 | 
|ipbus_ram          | reg_reg    | 1 K X 32(READ_FIRST)   | W | R |                        |   |   | Port A       | 0      | 1      | top/ipbus_example/ipbus_ram/extram__21                                | 
|ipbus_peephole_ram | reg_reg    | 1 K X 32(READ_FIRST)   | W | R |                        |   |   | Port A       | 0      | 1      | top/ipbus_example/ipbus_peephole_ram/extram__23                       | 
+-------------------+------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+-----------------------------------------------------------------------+

Note: The table shows RAMs generated at current stage. Some RAM generation could be reversed due to later optimizations. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/RARP_block/\data_buffer_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/RARP_block/\data_buffer_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/RARP_block/\data_buffer_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/RARP_block/\data_buffer_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/RARP_block/\data_buffer_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/RARP_block/\data_buffer_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/RARP_block/\data_buffer_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/RARP_block/\data_buffer_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/RARP_block/\we_buffer_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/rx_packet_parser/\pkt_data_reg[5]__3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[35] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[66] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[67] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[68] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[69] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[70] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[71] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[72] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[73] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/rx_packet_parser/\pkt_data_reg[1]__5 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/rx_packet_parser/\pkt_data_reg[2]__5 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/rx_packet_parser/\pkt_data_reg[3]__5 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/ARP/\buf_to_load_int_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/rx_packet_parser/\unreliable_data_reg[6]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/rx_packet_parser/\unreliable_data_reg[7]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/rx_packet_parser/\unreliable_data_reg[0]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/rx_packet_parser/\unreliable_data_reg[1]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/rx_packet_parser/\unreliable_data_reg[2]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/rx_packet_parser/\unreliable_data_reg[3]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/rx_packet_parser/\unreliable_data_reg[4]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/rx_packet_parser/\unreliable_data_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/rx_packet_parser/\unreliable_data_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/rx_packet_parser/\unreliable_data_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/rx_packet_parser/\unreliable_data_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/rx_packet_parser/\reliable_data_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/RARP_block/\rarp_end_addr_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/ARP/\arp_end_addr_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[99] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[100] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[101] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[102] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[103] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (d25_reg) is unused and will be removed from module ipbus_clock_div.
WARNING: [Synth 8-3332] Sequential element (\req_end_reg[0] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\we_buffer_reg[0] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[79] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[77] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[73] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[71] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[69] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[68] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[67] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[66] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[65] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[63] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[62] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[61] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[60] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[59] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[58] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[57] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[55] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[54] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[53] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[52] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[51] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[50] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[49] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[48] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[47] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[46] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[45] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[44] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[43] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[42] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[41] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[40] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[39] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[38] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[37] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[36] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[35] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[34] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[33] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[32] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[31] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[30] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[29] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[28] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[27] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[26] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[25] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[24] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[23] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[22] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[21] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[20] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[19] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[18] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[17] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[16] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[15] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[14] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[13] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[12] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[11] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[10] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[9] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[8] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[7] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[6] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[5] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[4] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[3] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[2] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[1] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[0] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\rarp_end_addr_reg[12] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\rarp_end_addr_reg[11] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\rarp_end_addr_reg[10] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\rarp_end_addr_reg[9] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\rarp_end_addr_reg[8] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\rarp_end_addr_reg[7] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\rarp_end_addr_reg[6] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\rarp_end_addr_reg[4] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\rarp_end_addr_reg[3] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\rarp_end_addr_reg[2] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\rarp_end_addr_reg[1] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\rarp_end_addr_reg[0] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\y_reg[0] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\y_reg[1] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\y_reg[2] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\y_reg[3] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\y_reg[4] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\addr_to_set_reg[0] ) is unused and will be removed from module udp_build_arp.
WARNING: [Synth 8-3332] Sequential element (\shift_buf_reg[7] ) is unused and will be removed from module udp_build_arp.
WARNING: [Synth 8-3332] Sequential element (\shift_buf_reg[6] ) is unused and will be removed from module udp_build_arp.
WARNING: [Synth 8-3332] Sequential element (\shift_buf_reg[5] ) is unused and will be removed from module udp_build_arp.
WARNING: [Synth 8-3332] Sequential element (\shift_buf_reg[4] ) is unused and will be removed from module udp_build_arp.
WARNING: [Synth 8-3332] Sequential element (\shift_buf_reg[3] ) is unused and will be removed from module udp_build_arp.
WARNING: [Synth 8-3332] Sequential element (\shift_buf_reg[2] ) is unused and will be removed from module udp_build_arp.
WARNING: [Synth 8-3332] Sequential element (\shift_buf_reg[1] ) is unused and will be removed from module udp_build_arp.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 674.953 ; gain = 512.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 674.953 ; gain = 512.938
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 674.953 ; gain = 512.938

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 674.953 ; gain = 512.938
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 674.953 ; gain = 512.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 674.953 ; gain = 512.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ram1_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ram1_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ram2_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ram2_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ram3_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ram3_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ram4_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ram4_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:59 ; elapsed = 00:01:02 . Memory (MB): peak = 679.082 ; gain = 517.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin eth:tx_error to constant 0
WARNING: [Synth 8-3295] tying undriven pin IPADDR:IP_addr[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IPADDR:IP_addr[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IPADDR:IP_addr[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IPADDR:IP_addr[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IPADDR:IP_addr[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IPADDR:IP_addr[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IPADDR:IP_addr[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IPADDR:IP_addr[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IPADDR:IP_addr[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IPADDR:IP_addr[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IPADDR:IP_addr[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IPADDR:IP_addr[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IPADDR:IP_addr[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IPADDR:IP_addr[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IPADDR:IP_addr[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IPADDR:IP_addr[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IPADDR:IP_addr[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IPADDR:IP_addr[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IPADDR:IP_addr[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IPADDR:IP_addr[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IPADDR:IP_addr[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IPADDR:IP_addr[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IPADDR:IP_addr[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IPADDR:IP_addr[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IPADDR:IP_addr[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IPADDR:IP_addr[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IPADDR:IP_addr[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IPADDR:IP_addr[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IPADDR:IP_addr[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IPADDR:IP_addr[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin IPADDR:IP_addr[1] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:59 ; elapsed = 00:01:03 . Memory (MB): peak = 679.082 ; gain = 517.066
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:59 ; elapsed = 00:01:03 . Memory (MB): peak = 679.082 ; gain = 517.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+------------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name       | RTL Name             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|udp_rarp_block    | data_buffer_reg[280] | 5      | 5     | YES          | NO                 | NO                | 5      | 0       | 
|udp_rarp_block    | rarp_data_reg[7]     | 6      | 7     | YES          | NO                 | NO                | 7      | 0       | 
|udp_rarp_block    | rarp_data_reg[1]     | 7      | 1     | YES          | NO                 | NO                | 1      | 0       | 
|udp_rarp_block    | data_buffer_reg[270] | 4      | 2     | YES          | NO                 | NO                | 2      | 0       | 
|udp_rarp_block    | data_buffer_reg[267] | 7      | 3     | YES          | NO                 | NO                | 3      | 0       | 
|udp_rarp_block    | data_buffer_reg[265] | 9      | 1     | YES          | NO                 | NO                | 1      | 0       | 
|udp_rarp_block    | data_buffer_reg[238] | 11     | 1     | YES          | NO                 | NO                | 1      | 0       | 
|udp_rarp_block    | data_buffer_reg[228] | 10     | 1     | YES          | NO                 | NO                | 1      | 0       | 
|udp_rarp_block    | data_buffer_reg[203] | 6      | 2     | YES          | NO                 | NO                | 2      | 0       | 
|udp_rarp_block    | data_buffer_reg[139] | 8      | 1     | YES          | NO                 | NO                | 1      | 0       | 
|udp_packet_parser | pkt_mask_reg[33]     | 6      | 3     | YES          | NO                 | NO                | 3      | 0       | 
|udp_packet_parser | pkt_mask_reg[21]     | 4      | 2     | YES          | NO                 | NO                | 2      | 0       | 
|udp_packet_parser | pkt_mask_reg[29]__2  | 10     | 4     | YES          | NO                 | NO                | 4      | 0       | 
|udp_packet_parser | pkt_mask_reg[37]     | 23     | 2     | YES          | NO                 | NO                | 0      | 2       | 
|udp_packet_parser | pkt_mask_reg[44]     | 37     | 1     | YES          | NO                 | NO                | 0      | 2       | 
|udp_packet_parser | pkt_mask_reg[41]__0  | 12     | 2     | YES          | NO                 | NO                | 2      | 0       | 
|udp_packet_parser | pkt_mask_reg[19]__2  | 8      | 1     | YES          | NO                 | NO                | 1      | 0       | 
|udp_packet_parser | pkt_data_reg[112]    | 5      | 6     | YES          | NO                 | NO                | 6      | 0       | 
|udp_packet_parser | pkt_data_reg[97]     | 9      | 2     | YES          | NO                 | NO                | 2      | 0       | 
|udp_packet_parser | pkt_data_reg[95]     | 8      | 2     | YES          | NO                 | NO                | 2      | 0       | 
|udp_packet_parser | pkt_data_reg[84]     | 7      | 3     | YES          | NO                 | NO                | 3      | 0       | 
|udp_packet_parser | pkt_data_reg[111]__0 | 10     | 4     | YES          | NO                 | NO                | 4      | 0       | 
|udp_packet_parser | pkt_data_reg[90]__0  | 4      | 4     | YES          | NO                 | NO                | 4      | 0       | 
|udp_packet_parser | pkt_data_reg[121]__0 | 6      | 2     | YES          | NO                 | NO                | 2      | 0       | 
+------------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |temac_gbe_v9_0              |         1|
|2     |gig_eth_pcs_pma_basex_v15_1 |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |gig_eth_pcs_pma_basex_v15_1 |     1|
|2     |temac_gbe_v9_0_bbox         |     1|
|3     |BUFG                        |     4|
|4     |BUFH                        |     3|
|5     |CARRY4                      |   101|
|6     |IBUFDS_GTE2                 |     1|
|7     |LUT1                        |   174|
|8     |LUT2                        |   432|
|9     |LUT3                        |   368|
|10    |LUT4                        |   195|
|11    |LUT5                        |   679|
|12    |LUT6                        |   933|
|13    |MMCME2_BASE                 |     2|
|14    |MUXF7                       |     3|
|15    |RAMB36E1                    |     1|
|16    |RAMB36E1_1                  |    16|
|17    |RAMB36E1_2                  |     2|
|18    |SRL16                       |     2|
|19    |SRL16E                      |    59|
|20    |SRLC32E                     |     4|
|21    |FDCE                        |    48|
|22    |FDRE                        |  2743|
|23    |FDSE                        |   388|
|24    |IBUF                        |     5|
|25    |OBUF                        |     5|
|26    |OBUFT                       |     1|
+------+----------------------------+------+

Report Instance Areas: 
+------+------------------------------+---------------------------------------+------+
|      |Instance                      |Module                                 |Cells |
+------+------------------------------+---------------------------------------+------+
|1     |top                           |                                       |  6292|
|2     |  infra                       |kc705_basex_infra                      |  6047|
|3     |    clocks                    |clocks_7s_serdes                       |    97|
|4     |      clkdiv                  |ipbus_clock_div__1                     |    69|
|5     |    stretch                   |led_stretcher                          |    75|
|6     |      clkdiv                  |ipbus_clock_div                        |    49|
|7     |    eth                       |eth_7s_1000basex                       |   135|
|8     |    ipbus                     |ipbus_ctrl                             |  5739|
|9     |      udp_if                  |UDP_if                                 |  4949|
|10    |        IPADDR                |udp_ipaddr_block                       |   179|
|11    |        RARP_block            |udp_rarp_block                         |   468|
|12    |        ARP                   |udp_build_arp                          |   208|
|13    |        payload               |udp_build_payload                      |   342|
|14    |        ping                  |udp_build_ping                         |   214|
|15    |        resend                |udp_build_resend                       |    65|
|16    |        status                |udp_build_status                       |   350|
|17    |        status_buffer         |udp_status_buffer                      |   685|
|18    |        rx_byte_sum           |udp_byte_sum__1                        |   101|
|19    |        rx_reset_block        |udp_do_rx_reset                        |    14|
|20    |        rx_packet_parser      |udp_packet_parser                      |   672|
|21    |        rx_ram_mux            |udp_rxram_mux                          |    83|
|22    |        internal_ram          |udp_DualPortRAM                        |     1|
|23    |        internal_ram_selector |udp_buffer_selector                    |    18|
|24    |        internal_ram_shim     |udp_rxram_shim                         |    59|
|25    |        ipbus_rx_ram          |udp_DualPortRAM_rx                     |    12|
|26    |        rx_ram_selector       |udp_buffer_selector__parameterized0__1 |   123|
|27    |        ipbus_tx_ram          |udp_DualPortRAM_tx                     |    18|
|28    |        tx_ram_selector       |udp_buffer_selector__parameterized0    |   177|
|29    |        tx_byte_sum           |udp_byte_sum                           |    84|
|30    |        rx_transactor         |udp_rxtransactor_if                    |     7|
|31    |        tx_main               |udp_tx_mux                             |   523|
|32    |        tx_transactor         |udp_txtransactor_if                    |   458|
|33    |        clock_crossing_if     |udp_clock_crossing_if                  |    75|
|34    |      trans                   |transactor                             |   789|
|35    |        iface                 |transactor_if                          |   347|
|36    |        sm                    |transactor_sm                          |   408|
|37    |        cfg                   |transactor_cfg                         |    34|
|38    |  slaves                      |ipbus_example                          |   234|
|39    |    fabric                    |ipbus_fabric_sel                       |    69|
|40    |    slave0                    |ipbus_ctrlreg_v                        |    65|
|41    |    slave1                    |ipbus_reg_v                            |    33|
|42    |    slave4                    |ipbus_ram                              |     4|
|43    |    slave5                    |ipbus_peephole_ram                     |    60|
+------+------------------------------+---------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 679.082 ; gain = 517.066
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1990 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:53 . Memory (MB): peak = 679.082 ; gain = 104.398
Synthesis Optimization Complete : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 679.082 ; gain = 517.066
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 129 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  MMCME2_BASE => MMCME2_ADV: 2 instances
  SRL16 => SRL16E: 2 instances
  SRLC32E => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
349 Infos, 223 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 685.953 ; gain = 492.516
# write_checkpoint top.dcp
# catch { report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.150 . Memory (MB): peak = 685.953 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Feb 09 13:24:02 2017...
