Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/JaSzw/OneDrive/Pulpit/ISE/Laby64/Laby6_Laby6_sch_tb_isim_beh.exe -prj C:/Users/JaSzw/OneDrive/Pulpit/ISE/Laby64/Laby6_Laby6_sch_tb_beh.prj work.Laby6_Laby6_sch_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/JaSzw/OneDrive/Pulpit/ISE/Laby64/Laby6.vf" into library work
Analyzing Verilog file "C:/Users/JaSzw/OneDrive/Pulpit/ISE/Laby64/Laby6_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module AND3
Compiling module AND3B1
Compiling module OR2
Compiling module M2_1E_MXILINX_Laby6
Compiling module MUXF5
Compiling module M4_1E_MXILINX_Laby6
Compiling module INV
Compiling module VCC
Compiling module GND
Compiling module Laby6
Compiling module Laby6_Laby6_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 5 sub-compilation(s) to finish...
Compiled 12 Verilog Units
Built simulation executable C:/Users/JaSzw/OneDrive/Pulpit/ISE/Laby64/Laby6_Laby6_sch_tb_isim_beh.exe
Fuse Memory Usage: 28184 KB
Fuse CPU Usage: 453 ms
