
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v' to AST representation.
Generating RTLIL representation for module `\td_fused_top_tdf1_readFilters18'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: td_fused_top_tdf1_readFilters18
Automatically selected td_fused_top_tdf1_readFilters18 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf1_readFilters18

2.3. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf1_readFilters18
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:213$21'.
Cleaned up 1 empty switch.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:439$239 in module td_fused_top_tdf1_readFilters18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:431$233 in module td_fused_top_tdf1_readFilters18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:423$229 in module td_fused_top_tdf1_readFilters18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:415$220 in module td_fused_top_tdf1_readFilters18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:407$213 in module td_fused_top_tdf1_readFilters18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:399$195 in module td_fused_top_tdf1_readFilters18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:391$193 in module td_fused_top_tdf1_readFilters18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:383$187 in module td_fused_top_tdf1_readFilters18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:375$179 in module td_fused_top_tdf1_readFilters18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:367$169 in module td_fused_top_tdf1_readFilters18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:359$165 in module td_fused_top_tdf1_readFilters18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:351$163 in module td_fused_top_tdf1_readFilters18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:343$157 in module td_fused_top_tdf1_readFilters18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:335$153 in module td_fused_top_tdf1_readFilters18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:281$101 in module td_fused_top_tdf1_readFilters18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:273$87 in module td_fused_top_tdf1_readFilters18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:265$71 in module td_fused_top_tdf1_readFilters18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:257$55 in module td_fused_top_tdf1_readFilters18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:249$39 in module td_fused_top_tdf1_readFilters18.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:237$28 in module td_fused_top_tdf1_readFilters18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:227$25 in module td_fused_top_tdf1_readFilters18.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:213$21 in module td_fused_top_tdf1_readFilters18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:203$18 in module td_fused_top_tdf1_readFilters18.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:191$7 in module td_fused_top_tdf1_readFilters18.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:179$3 in module td_fused_top_tdf1_readFilters18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:171$1 in module td_fused_top_tdf1_readFilters18.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 22 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:0$321'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 3'001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0
  Set init value: \ap_enable_reg_pp0_iter3 = 1'0
  Set init value: \ap_enable_reg_pp0_iter4 = 1'0

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:0$321'.
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:500$291'.
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:439$239'.
     1/4: $4\ap_NS_fsm[2:0]
     2/4: $3\ap_NS_fsm[2:0]
     3/4: $2\ap_NS_fsm[2:0]
     4/4: $1\ap_NS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:431$233'.
     1/1: $1\weight_vecs_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:423$229'.
     1/1: $1\weight_vecs_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:415$220'.
     1/1: $1\input_indices_23_read[0:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:407$213'.
     1/1: $1\input_indices_23_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:399$195'.
     1/1: $1\filter_data_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:391$193'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:383$187'.
     1/1: $1\ap_phi_mux_jj_phi_fu_154_p4[1:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:375$179'.
     1/1: $1\ap_phi_mux_ii_phi_fu_132_p4[1:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:367$169'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:359$165'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:351$163'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:343$157'.
     1/1: $1\ap_condition_pp0_flush_enable[0:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:335$153'.
     1/1: $1\ap_condition_pp0_exit_iter1_state3[0:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:329$151'.
     1/1: $0\sext_ln47_reg_448[7:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:323$143'.
     1/1: $0\select_ln48_11_reg_482[1:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:317$135'.
     1/1: $0\select_ln47_6_reg_469[1:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:311$129'.
     1/1: $0\icmp_ln48_reg_462[0:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:304$125'.
     1/2: $0\icmp_ln47_reg_458_pp0_iter1_reg[0:0]
     2/2: $0\icmp_ln47_reg_458[0:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:295$123'.
     1/4: $0\add_ln55_24_reg_492_pp0_iter3_reg[4:0]
     2/4: $0\add_ln55_24_reg_492_pp0_iter2_reg[4:0]
     3/4: $0\icmp_ln47_reg_458_pp0_iter3_reg[0:0]
     4/4: $0\icmp_ln47_reg_458_pp0_iter2_reg[0:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:289$117'.
     1/1: $0\add_ln55_24_reg_492[4:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:281$101'.
     1/1: $0\kk_reg_161[1:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:273$87'.
     1/1: $0\jj_reg_150[1:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:265$71'.
     1/1: $0\indvar_flatten_reg_139[3:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:257$55'.
     1/1: $0\indvar_flatten13_reg_117[4:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:249$39'.
     1/1: $0\ii_reg_128[1:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:237$28'.
     1/1: $0\ap_enable_reg_pp0_iter4[0:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:227$25'.
     1/1: $0\ap_enable_reg_pp0_iter3[0:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:213$21'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:203$18'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:191$7'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:179$3'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:171$1'.
     1/1: $0\ap_CS_fsm[2:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\td_fused_top_tdf1_readFilters18.\ap_block_state1' from process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:500$291'.
No latch inferred for signal `\td_fused_top_tdf1_readFilters18.\ap_NS_fsm' from process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:439$239'.
No latch inferred for signal `\td_fused_top_tdf1_readFilters18.\weight_vecs_0_we0' from process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:431$233'.
No latch inferred for signal `\td_fused_top_tdf1_readFilters18.\weight_vecs_0_ce0' from process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:423$229'.
No latch inferred for signal `\td_fused_top_tdf1_readFilters18.\input_indices_23_read' from process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:415$220'.
No latch inferred for signal `\td_fused_top_tdf1_readFilters18.\input_indices_23_blk_n' from process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:407$213'.
No latch inferred for signal `\td_fused_top_tdf1_readFilters18.\filter_data_ce0' from process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:399$195'.
No latch inferred for signal `\td_fused_top_tdf1_readFilters18.\ap_ready' from process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:391$193'.
No latch inferred for signal `\td_fused_top_tdf1_readFilters18.\ap_phi_mux_jj_phi_fu_154_p4' from process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:383$187'.
No latch inferred for signal `\td_fused_top_tdf1_readFilters18.\ap_phi_mux_ii_phi_fu_132_p4' from process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:375$179'.
No latch inferred for signal `\td_fused_top_tdf1_readFilters18.\ap_idle_pp0' from process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:367$169'.
No latch inferred for signal `\td_fused_top_tdf1_readFilters18.\ap_idle' from process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:359$165'.
No latch inferred for signal `\td_fused_top_tdf1_readFilters18.\ap_done' from process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:351$163'.
No latch inferred for signal `\td_fused_top_tdf1_readFilters18.\ap_condition_pp0_flush_enable' from process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:343$157'.
No latch inferred for signal `\td_fused_top_tdf1_readFilters18.\ap_condition_pp0_exit_iter1_state3' from process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:335$153'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\td_fused_top_tdf1_readFilters18.\sext_ln47_reg_448' using process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:329$151'.
  created $dff cell `$procdff$483' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readFilters18.\select_ln48_11_reg_482' using process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:323$143'.
  created $dff cell `$procdff$484' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readFilters18.\select_ln47_6_reg_469' using process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:317$135'.
  created $dff cell `$procdff$485' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readFilters18.\icmp_ln48_reg_462' using process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:311$129'.
  created $dff cell `$procdff$486' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readFilters18.\icmp_ln47_reg_458' using process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:304$125'.
  created $dff cell `$procdff$487' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readFilters18.\icmp_ln47_reg_458_pp0_iter1_reg' using process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:304$125'.
  created $dff cell `$procdff$488' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readFilters18.\icmp_ln47_reg_458_pp0_iter2_reg' using process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:295$123'.
  created $dff cell `$procdff$489' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readFilters18.\icmp_ln47_reg_458_pp0_iter3_reg' using process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:295$123'.
  created $dff cell `$procdff$490' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readFilters18.\add_ln55_24_reg_492_pp0_iter2_reg' using process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:295$123'.
  created $dff cell `$procdff$491' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readFilters18.\add_ln55_24_reg_492_pp0_iter3_reg' using process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:295$123'.
  created $dff cell `$procdff$492' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readFilters18.\add_ln55_24_reg_492' using process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:289$117'.
  created $dff cell `$procdff$493' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readFilters18.\kk_reg_161' using process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:281$101'.
  created $dff cell `$procdff$494' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readFilters18.\jj_reg_150' using process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:273$87'.
  created $dff cell `$procdff$495' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readFilters18.\indvar_flatten_reg_139' using process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:265$71'.
  created $dff cell `$procdff$496' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readFilters18.\indvar_flatten13_reg_117' using process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:257$55'.
  created $dff cell `$procdff$497' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readFilters18.\ii_reg_128' using process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:249$39'.
  created $dff cell `$procdff$498' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readFilters18.\ap_enable_reg_pp0_iter4' using process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:237$28'.
  created $dff cell `$procdff$499' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readFilters18.\ap_enable_reg_pp0_iter3' using process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:227$25'.
  created $dff cell `$procdff$500' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readFilters18.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:213$21'.
  created $dff cell `$procdff$501' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readFilters18.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:203$18'.
  created $dff cell `$procdff$502' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readFilters18.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:191$7'.
  created $dff cell `$procdff$503' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readFilters18.\ap_done_reg' using process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:179$3'.
  created $dff cell `$procdff$504' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readFilters18.\ap_CS_fsm' using process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:171$1'.
  created $dff cell `$procdff$505' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:0$321'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:500$291'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:439$239'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:439$239'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:431$233'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:431$233'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:423$229'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:423$229'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:415$220'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:415$220'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:407$213'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:407$213'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:399$195'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:399$195'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:391$193'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:391$193'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:383$187'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:383$187'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:375$179'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:375$179'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:367$169'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:367$169'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:359$165'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:359$165'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:351$163'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:351$163'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:343$157'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:343$157'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:335$153'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:335$153'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:329$151'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:329$151'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:323$143'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:323$143'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:317$135'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:317$135'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:311$129'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:311$129'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:304$125'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:304$125'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:295$123'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:295$123'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:289$117'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:289$117'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:281$101'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:281$101'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:273$87'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:273$87'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:265$71'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:265$71'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:257$55'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:257$55'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:249$39'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:249$39'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:237$28'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:237$28'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:227$25'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:227$25'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:213$21'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:213$21'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:203$18'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:203$18'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:191$7'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:191$7'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:179$3'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:179$3'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:171$1'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:171$1'.
Cleaned up 51 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf1_readFilters18.
<suppressed ~211 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf1_readFilters18.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf1_readFilters18'.
<suppressed ~264 debug messages>
Removed a total of 88 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf1_readFilters18..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$362.
    dead port 2/2 on $mux $procmux$362.
    dead port 1/2 on $mux $procmux$438.
    dead port 2/2 on $mux $procmux$438.
    dead port 1/2 on $mux $procmux$328.
    dead port 2/2 on $mux $procmux$330.
    dead port 2/2 on $mux $procmux$337.
    dead port 2/2 on $mux $procmux$345.
Removed 8 multiplexer ports.
<suppressed ~36 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf1_readFilters18.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf1_readFilters18'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$505 ($dff) from module td_fused_top_tdf1_readFilters18 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 3'001).
Adding SRST signal on $procdff$504 ($dff) from module td_fused_top_tdf1_readFilters18 (D = $procmux$472_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$503 ($dff) from module td_fused_top_tdf1_readFilters18 (D = $procmux$464_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$514 ($sdff) from module td_fused_top_tdf1_readFilters18 (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$502 ($dff) from module td_fused_top_tdf1_readFilters18 (D = $procmux$459_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding SRST signal on $procdff$501 ($dff) from module td_fused_top_tdf1_readFilters18 (D = $procmux$454_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding EN signal on $procdff$498 ($dff) from module td_fused_top_tdf1_readFilters18 (D = $procmux$436_Y, Q = \ii_reg_128).
Adding EN signal on $procdff$497 ($dff) from module td_fused_top_tdf1_readFilters18 (D = $procmux$431_Y, Q = \indvar_flatten13_reg_117).
Adding EN signal on $procdff$496 ($dff) from module td_fused_top_tdf1_readFilters18 (D = $procmux$426_Y, Q = \indvar_flatten_reg_139).
Adding EN signal on $procdff$495 ($dff) from module td_fused_top_tdf1_readFilters18 (D = $procmux$421_Y, Q = \jj_reg_150).
Adding EN signal on $procdff$494 ($dff) from module td_fused_top_tdf1_readFilters18 (D = $procmux$416_Y, Q = \kk_reg_161).
Adding EN signal on $procdff$488 ($dff) from module td_fused_top_tdf1_readFilters18 (D = \icmp_ln47_reg_458, Q = \icmp_ln47_reg_458_pp0_iter1_reg).
Adding EN signal on $procdff$487 ($dff) from module td_fused_top_tdf1_readFilters18 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:518$299_Y, Q = \icmp_ln47_reg_458).
Adding EN signal on $procdff$486 ($dff) from module td_fused_top_tdf1_readFilters18 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:520$301_Y, Q = \icmp_ln48_reg_462).
Adding EN signal on $procdff$485 ($dff) from module td_fused_top_tdf1_readFilters18 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:530$306_Y, Q = \select_ln47_6_reg_469).
Adding EN signal on $procdff$484 ($dff) from module td_fused_top_tdf1_readFilters18 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:534$310_Y, Q = \select_ln48_11_reg_482).
Adding EN signal on $procdff$483 ($dff) from module td_fused_top_tdf1_readFilters18 (D = { 1'0 $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:556$319_Y }, Q = \sext_ln47_reg_448).
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$540 ($dffe) from module td_fused_top_tdf1_readFilters18.
Adding EN signal on $procdff$493 ($dff) from module td_fused_top_tdf1_readFilters18 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v:482$288_Y, Q = \add_ln55_24_reg_492).
Adding SRST signal on $procdff$500 ($dff) from module td_fused_top_tdf1_readFilters18 (D = $procmux$446_Y, Q = \ap_enable_reg_pp0_iter3, rval = 1'0).
Adding SRST signal on $procdff$499 ($dff) from module td_fused_top_tdf1_readFilters18 (D = $procmux$441_Y, Q = \ap_enable_reg_pp0_iter4, rval = 1'0).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf1_readFilters18..
Removed 28 unused cells and 420 unused wires.
<suppressed ~33 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf1_readFilters18.
<suppressed ~5 debug messages>

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf1_readFilters18..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~24 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf1_readFilters18.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf1_readFilters18'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf1_readFilters18..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf1_readFilters18.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf1_readFilters18..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~25 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf1_readFilters18.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf1_readFilters18'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf1_readFilters18..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf1_readFilters18.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== td_fused_top_tdf1_readFilters18 ===

   Number of wires:                164
   Number of wire bits:            869
   Number of public wires:         107
   Number of public wire bits:     788
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                119
     $add                          105
     $and                           18
     $dff                           12
     $dffe                          34
     $eq                            20
     $mux                           64
     $not                           13
     $or                             7
     $pmux                           3
     $reduce_bool                    6
     $reduce_or                      4
     $sdff                           8
     $sdffe                          1
     $sub                           88

End of script. Logfile hash: 24bf170ba9, CPU: user 0.16s system 0.00s, MEM: 14.73 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 32% 2x read_verilog (0 sec), 27% 5x opt_expr (0 sec), ...
