#--  Synopsys, Inc.
#--  Version T-2022.09M-SP2
#--  Project file C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\scratchproject.prs

#project files
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/polarfire_syn_comps.v"
add_file -verilog -lib COREAHBTOAPB3_LIB "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/core/coreahbtoapb3_ahbtoapbsm.v"
add_file -verilog -lib COREAHBTOAPB3_LIB "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/core/coreahbtoapb3_apbaddrdata.v"
add_file -verilog -lib COREAHBTOAPB3_LIB "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/core/coreahbtoapb3_penablescheduler.v"
add_file -verilog -lib COREAHBTOAPB3_LIB "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/core/coreahbtoapb3.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/COREAHBTOAPB3_C0/COREAHBTOAPB3_C0.v"
add_file -verilog -lib COREAHBLITE_LIB "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/Actel/DirectCore/CoreAHBLite/5.6.105/rtl/vlog/core/coreahblite_slavearbiter.v"
add_file -verilog -lib COREAHBLITE_LIB "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/Actel/DirectCore/CoreAHBLite/5.6.105/rtl/vlog/core/coreahblite_slavestage.v"
add_file -verilog -lib COREAHBLITE_LIB "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/Actel/DirectCore/CoreAHBLite/5.6.105/rtl/vlog/core/coreahblite_defaultslavesm.v"
add_file -verilog -lib COREAHBLITE_LIB "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/Actel/DirectCore/CoreAHBLite/5.6.105/rtl/vlog/core/coreahblite_addrdec.v"
add_file -verilog -lib COREAHBLITE_LIB "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/Actel/DirectCore/CoreAHBLite/5.6.105/rtl/vlog/core/coreahblite_masterstage.v"
add_file -verilog -lib COREAHBLITE_LIB "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/Actel/DirectCore/CoreAHBLite/5.6.105/rtl/vlog/core/coreahblite_matrix4x16.v"
add_file -verilog -lib COREAHBLITE_LIB "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/CoreAHBL_C0/CoreAHBL_C0_0/rtl/vlog/core/coreahblite.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/CoreAHBL_C0/CoreAHBL_C0.v"
add_file -verilog -lib COREAPB3_LIB "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3_muxptob3.v"
add_file -verilog -lib COREAPB3_LIB "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3_iaddr_reg.v"
add_file -verilog -lib COREAPB3_LIB "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/CoreAPB3_C0/CoreAPB3_C0.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/CoreGPIO_IN_C0/CoreGPIO_IN_C0_0/rtl/vlog/core/coregpio.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/CoreGPIO_IN_C0/CoreGPIO_IN_C0.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/CoreGPIO_OUT_C0/CoreGPIO_OUT_C0_0/rtl/vlog/core/coregpio.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/CoreGPIO_OUT_C0/CoreGPIO_OUT_C0.v"
add_file -verilog -lib COREJTAGDEBUG_LIB "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/Actel/DirectCore/COREJTAGDEBUG/4.0.100/core/corejtagdebug_bufd.v"
add_file -verilog -lib COREJTAGDEBUG_LIB "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/Actel/DirectCore/COREJTAGDEBUG/4.0.100/core/corejtagdebug_uj_jtag.v"
add_file -verilog -lib COREJTAGDEBUG_LIB "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/Actel/DirectCore/COREJTAGDEBUG/4.0.100/core/corejtagdebug_ujtag_wrapper.v"
add_file -verilog -lib COREJTAGDEBUG_LIB "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/Actel/DirectCore/COREJTAGDEBUG/4.0.100/core/corejtagdebug.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/CoreJTAGDebug_TRST_C0/CoreJTAGDebug_TRST_C0.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/CoreRESET_PF_C0/CoreRESET_PF_C0_0/core/corereset_pf.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/CoreRESET_PF_C0/CoreRESET_PF_C0.v"
add_file -verilog -lib CORETIMER_LIB "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/Actel/DirectCore/CoreTimer/2.0.103/rtl/vlog/core/coretimer.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/CoreTimer_C0/CoreTimer_C0.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/CoreTimer_C1/CoreTimer_C1.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/core/Clock_gen.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/core/Rx_async.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/core/Tx_async.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/core/fifo_256x8_g5.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/core/CoreUART.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/core/CoreUARTapb.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/CoreUARTapb_C0/CoreUARTapb_C0.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_capture_chain.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_capture_update_chain_1.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_capture_update_chain.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_jtag_bypass_chain.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_capture_update_chain_2.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_async_reset_reg.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_async_reset_reg_vec_w4_i15.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_jtag_state_machine.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_negative_edge_latch_2.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_negative_edge_latch.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_jtag_tap_controller.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_debug_transport_module_jtag.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_async_reset_reg_vec_w1_i0.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_async_reset_reg_vec_w2_i0.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_int_sync_crossing_source_2.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_int_xbar.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_int_xing.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_tlwidth_widget.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_tlxbar_memory_bus.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_memory_bus_mem_buses_0.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_tlbuffer_periphery_bus_slave_tlbuffer.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_queue_1.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_queue.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_tlbuffer_periphery_bus_slave_tlfragmenter.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_repeater_2.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_repeater.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_periphery_bus_pbus.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d3_i0.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_reset_catch_and_sync_d3.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_queue_6.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_simple_lazy_module_system_bus_from_tile.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_queue_4.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_queue_5.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_tlbuffer_system_bus_slave_tlbuffer.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_tlsplitter_system_bus_master_tlsplitter.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_tlwidth_widget_system_bus_slave_tlwidth_widget.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_identity_module.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_tlxbar_system_bus.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_system_bus_sbus.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d4_i0.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_async_valid_sync_3.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d1_i0.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_async_valid_sync_4.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_async_valid_sync_5.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_synchronizer_shift_reg_w12_d1.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_async_queue_sink_2.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_async_queue_sink_1.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_async_valid_sync_1.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_async_valid_sync_2.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_async_valid_sync.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_async_queue_source_2.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_tlasync_crossing_sink_dmi_xing.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_tldebug_module_inner_async_dm_inner.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_async_queue_source_1.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_dmito_tl_dmi2tl.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_int_sync_crossing_source.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_async_queue_sink.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_async_queue_source.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_tlasync_crossing_source_dm_inner.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_async_reset_reg_vec_w32_i0.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_tldebug_module_outer_async_dm_outer.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_tldebug_module_debug.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_queue_18.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_queue_19.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_tlerror_error.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_tlfilter.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_level_gateway.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_queue_10.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_tlplic_plic.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_queue_16.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_tlto_ahb_converter.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_tlto_ahb.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_hella_cache_arbiter.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_int_sync_crossing_sink_1.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_synchronizer_shift_reg_w1_d3.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_int_sync_crossing_sink.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_int_xbar_int_xbar.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_alu.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_breakpoint_unit.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_csrfile_ecc.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_rvcexpander.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_ibuf.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_mul_div.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_plusarg_reader.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_rocket_ecc_en.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_rocket_ecc.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_queue_11.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_queue_13.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_queue_14.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_queue_15.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_tlbuffer_system_bus.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_tlxbar_tl_master_xbar.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_amoalu.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_arbiter_1.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_arbiter.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_tlb.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_ram_init_mux.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_ram_2048x32_ecc_g5.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_data_arrays_0_ext_ecc_g5.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_data_arrays_0_ecc.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_dcache_data_array_ecc.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_ram_init.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_ram_128x21_ecc_g5.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_tag_array_ext_ecc.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_tag_array_ecc.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_dcache_dcache_ecc.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_shift_queue.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_tlb_1.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_data_arrays_0_0_ext_ecc.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_data_arrays_0_0_ecc.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_ram_128x20_ecc_g5.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_tag_array_0_ext_ecc.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_tag_array_0_ecc.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_icache_icache_ecc.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_frontend_frontend_ecc.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_rocket_tile_ecc.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_rocket_system_ecc.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0_0/core/miv_rv32ima_l1_ahb_ecc.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/MIV_RV32IMA_L1_AHB_C0/MIV_RV32IMA_L1_AHB_C0.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/PF_INIT_MONITOR_C0/PF_INIT_MONITOR_C0_0/PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/PF_INIT_MONITOR_C0/PF_INIT_MONITOR_C0.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/PF_SRAM_AHB_C0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/PF_SRAM_AHB_C0/COREAHBLSRAM_PF_0/rtl/vlog/core/CoreAHBLSRAM_AHBLSram_ECC.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/PF_SRAM_AHB_C0/COREAHBLSRAM_PF_0/rtl/vlog/core/CoreAHBLSRAM_AHBLSram.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/PF_SRAM_AHB_C0/COREAHBLSRAM_PF_0/rtl/vlog/core/CoreAHBLSRAM_PF.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/PF_SRAM_AHB_C0/PF_SRAM_AHB_C0.v"
add_file -verilog "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/BaseDesign/BaseDesign.v"
add_file -fpga_constraint "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/designer/BaseDesign/synthesis.fdc"


#implementation: "synthesis"
impl -add C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis -type fpga

#
#implementation attributes

set_option -vlog_std sysv

#device options
set_option -technology PolarFire
set_option -part MPF300T
set_option -package FCG1152
set_option -speed_grade -1
set_option -part_companion ""

#compilation/mapping options
set_option -use_fsm_explorer 0
set_option -top_module "BaseDesign"

# hdl_compiler_options
set_option -distributed_compile 0
set_option -scm2hydra 0
set_option -hdl_strict_syntax 0

# mapper_without_write_options
set_option -frequency 100.000
set_option -resolve_multiple_driver 1
set_option -srs_instrumentation 1

# mapper_options
set_option -write_verilog 0
set_option -write_structural_verilog 0
set_option -write_vhdl 0

# actel_options
set_option -rw_check_on_ram 0

# Microchip G4
set_option -run_prop_extract 1
set_option -maxfan 10000
set_option -clock_globalthreshold 2
set_option -async_globalthreshold 800
set_option -globalthreshold 5000
set_option -low_power_ram_decomp 0
set_option -seqshift_to_uram 1
set_option -disable_io_insertion 0
set_option -opcond COMTC
set_option -retiming 0
set_option -report_path 4000
set_option -update_models_cp 0
set_option -preserve_registers 0
set_option -disable_ramindex 0
set_option -rep_clkint_driver 1
set_option -microsemi_enhanced_flow 1
set_option -ternary_adder_decomp 66
set_option -async_clkint_removal 0

# Microchip PolarFire
set_option -automatic_compile_point 1
set_option -rom_map_logic 1
set_option -polarfire_ram_init 1
set_option -gclkint_threshold 1000
set_option -rgclkint_threshold 100
set_option -clkint_rgclkint_limit 1
set_option -low_power_gated_clock 0
set_option -gclk_resource_count 24
set_option -report_preserve_cdc 1
set_option -min_cdc_sync_flops 2
set_option -unsafe_cdc_netlist_property 0
set_option -pack_uram_addr_reg 1
set_option -act_wide_mul_size 35

# NFilter
set_option -no_sequential_opt 0

# flow_options
set_option -use_unified_compile 0
set_option -use_module_idb 1

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

# Compiler Options
set_option -auto_infer_blackbox 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/synthesis/BaseDesign.vm"
impl -active "synthesis"
