{
   "ExpandedHierarchyInLayout":"",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 800 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 820 -defaultsOSRD
preplace inst rst_ps7_0_50M -pg 1 -lvl 1 -y 1290 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 3 -y 1000 -defaultsOSRD
preplace inst axi_dma_1 -pg 1 -lvl 3 -y 1250 -defaultsOSRD
preplace inst axis_to_bram_Bias_0 -pg 1 -lvl 4 -y 1800 -defaultsOSRD
preplace inst axi_dma_2 -pg 1 -lvl 3 -y 1470 -defaultsOSRD
preplace inst axi_dma_3 -pg 1 -lvl 3 -y 1690 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 4 -y 1200 -defaultsOSRD
preplace inst PL_CLASSIFIER_w_VOTI_0 -pg 1 -lvl 5 -y 1450 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 6 -y 1770 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -y 1480 -defaultsOSRD
preplace inst axis_to_bram_Kernel_0 -pg 1 -lvl 4 -y 1600 -defaultsOSRD
preplace inst axis_to_bram_PCV_0 -pg 1 -lvl 4 -y 1380 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -y 820 -defaultsOSRD
preplace netloc ps7_0_axi_periph_M02_AXI 1 2 1 880J
preplace netloc processing_system7_0_DDR 1 1 6 NJ 770 NJ 770 NJ 770 NJ 770 NJ 770 2890
preplace netloc axis_to_bram_PCV_0_s_axis_tready 1 3 1 1540
preplace netloc axi_dma_1_m_axis_mm2s_tdata 1 3 1 1550
preplace netloc axis_to_bram_PCV_0_en_ram 1 4 1 1940
preplace netloc axis_to_bram_Kernel_0_s_axis_tready 1 3 1 1460
preplace netloc axi_dma_1_m_axis_mm2s_tvalid 1 3 1 1530
preplace netloc axis_to_bram_PCV_0_addr_ram 1 4 2 1980 1200 2640
preplace netloc PL_CLASSIFIER_w_VOTI_0_m_axis_tvalid 1 2 4 960 1940 N 1940 2010J 1910 2600
preplace netloc axi_dma_3_m_axis_mm2s_tvalid 1 3 1 1450
preplace netloc axis_to_bram_Bias_0_s_axis_tready 1 3 1 1490
preplace netloc PL_CLASSIFIER_w_VOTI_0_trig_axis_to_BRAM_Bias 1 3 3 1560 1080 NJ 1080 2580
preplace netloc axi_dma_1_M_AXI_MM2S 1 1 3 550 1890 NJ 1890 1420
preplace netloc processing_system7_0_M_AXI_GP0 1 1 1 570J
preplace netloc axi_dma_0_m_axis_mm2s_tdata 1 3 3 1580 1050 2020J 1140 2680
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 2 40J 940 500J
preplace netloc ps7_0_axi_periph_M03_AXI 1 2 1 900J
preplace netloc PL_CLASSIFIER_w_VOTI_0_s_axis_tready 1 3 3 1570 1060 1970J 1170 2630
preplace netloc axi_dma_0_m_axis_mm2s_tvalid 1 3 3 1560 1070 1960J 1150 2660
preplace netloc axis_to_bram_Bias_0_data_out 1 4 1 1980
preplace netloc axis_to_bram_Kernel_0_en_ram 1 4 1 1930
preplace netloc ps7_0_axi_periph_M01_AXI 1 2 1 890
preplace netloc axi_dma_0_s_axis_s2mm_tready 1 2 4 970 1920 NJ 1920 NJ 1920 2590
preplace netloc PL_CLASSIFIER_w_VOTI_0_trig_axis_to_BRAM_Kernel_Scale 1 3 3 1570 1090 NJ 1090 2570
preplace netloc axis_to_bram_Kernel_0_we_ram 1 4 1 1940
preplace netloc rst_ps7_0_50M_interconnect_aresetn 1 1 1 500
preplace netloc axi_dma_0_M_AXI_MM2S 1 1 3 540 1880 N 1880 1430
preplace netloc PL_CLASSIFIER_w_VOTI_0_m_axis_tdata 1 2 4 950 1930 N 1930 1960J 1900 2610
preplace netloc axis_to_bram_Bias_0_en_ram 1 4 1 2000
preplace netloc axi_gpio_0_gpio_io_o 1 4 2 2000 1180 2670
preplace netloc axi_dma_3_M_AXI_MM2S 1 1 3 570 1870 NJ 1870 1400
preplace netloc processing_system7_0_FIXED_IO 1 1 6 NJ 790 NJ 790 NJ 790 NJ 790 NJ 790 2880
preplace netloc axi_dma_2_m_axis_mm2s_tvalid 1 3 1 1450
preplace netloc axis_to_bram_PCV_0_we_ram 1 4 1 1930
preplace netloc rst_ps7_0_50M_peripheral_aresetn 1 1 3 520 1090 940 1820 1520
preplace netloc axi_dma_0_M_AXI_S2MM 1 1 3 530 1910 N 1910 1440
preplace netloc axis_to_bram_Bias_0_addr_ram 1 4 1 1960
preplace netloc axis_to_bram_Kernel_0_data_out 1 4 2 1970 1770 N
preplace netloc axis_to_bram_Kernel_0_addr_ram 1 4 2 1950 1750 N
preplace netloc axi_dma_2_M_AXI_MM2S 1 1 3 560 1900 NJ 1900 1410
preplace netloc ps7_0_axi_periph_M04_AXI 1 2 1 920J
preplace netloc ps7_0_axi_periph_M05_AXI 1 0 3 20J 950 NJ 950 870
preplace netloc axi_dma_2_m_axis_mm2s_tdata 1 3 1 1470
preplace netloc PL_CLASSIFIER_w_VOTI_0_trig_axis_to_BRAM_PCV 1 3 3 1580 1100 NJ 1100 2560
preplace netloc axi_gpio_0_gpio2_io_o 1 4 2 2010 1190 2650
preplace netloc processing_system7_0_FCLK_CLK0 1 0 6 30 930 510 940 910 1830 1510 1110 1950J 1160 2690
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 2 930J 1810 1480J
preplace netloc axi_dma_3_m_axis_mm2s_tdata 1 3 1 1500
preplace netloc axis_to_bram_Bias_0_we_ram 1 4 1 2020
preplace netloc axis_to_bram_PCV_0_data_out 1 4 2 1990 1210 2620
levelinfo -pg 1 0 270 720 1190 1760 2300 2790 2910 -top 0 -bot 2080
"
}
{
   """""""""""""""""da_axi4_cnt""""""""""""""""":"10",
   """""""""""""""""da_board_cnt""""""""""""""""":"5",
   """""""""""""""""da_bram_cntlr_cnt""""""""""""""""":"9",
   """""""""""""""""da_clkrst_cnt""""""""""""""""":"9",
   """""""""""""""""da_ps7_cnt""""""""""""""""":"3",
   """"""""""""""""da_axi4_cnt"""""""""""""""":"9",
   """""""""""""""da_axi4_cnt""""""""""""""":"1",
   """""""""""""""da_board_cnt""""""""""""""":"1",
   """"""""""""""da_axi4_cnt"""""""""""""":"21",
   """""""""""da_clkrst_cnt""""""""""":"18",
   """"""""""da_axi4_cnt"""""""""":"3",
   """""""da_axi4_cnt""""""":"3",
   """""""da_board_cnt""""""":"3",
   """""""da_clkrst_cnt""""""":"2",
   """""""da_ps7_cnt""""""":"1",
   """"""da_axi4_cnt"""""":"5",
   """"""da_board_cnt"""""":"4",
   """"""da_bram_cntlr_cnt"""""":"2",
   """"""da_clkrst_cnt"""""":"3",
   """"""da_ps7_cnt"""""":"1",
   """""da_bram_cntlr_cnt""""":"1",
   "da_axi4_cnt":"9",
   "da_clkrst_cnt":"4"
}
