#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Dec 28 20:05:06 2020
# Process ID: 21440
# Current directory: D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2636 D:\Vivado\Laboratorios\final_project\DSEDFinalProject\dsed_audio\dsed_audio.xpr
# Log file: D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/vivado.log
# Journal file: D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/carlo/Documents/Universidad/Cuarto curso/Primer Semestre/Diseo de sistemas electrnicos digitales/Proyecto final/Proyecto/dsed_audio' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Instalacion/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 776.320 ; gain = 59.219
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: prueba_in_out_audio
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 831.766 ; gain = 41.465
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'prueba_in_out_audio' [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/prueba_in_out_audio.vhd:49]
INFO: [Synth 8-3491] module 'clk_wiz_12mhz' declared at 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/.Xil/Vivado-21440-LAPTOP-GL32TFLH/realtime/clk_wiz_12mhz_stub.vhdl:5' bound to instance 'CLK_WIZ' of component 'clk_wiz_12mhz' [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/prueba_in_out_audio.vhd:91]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_12mhz' [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/.Xil/Vivado-21440-LAPTOP-GL32TFLH/realtime/clk_wiz_12mhz_stub.vhdl:14]
INFO: [Synth 8-3491] module 'audio_interface' declared at 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/audio_interface.vhd:35' bound to instance 'AUDIO_INTER' of component 'audio_interface' [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/prueba_in_out_audio.vhd:97]
INFO: [Synth 8-638] synthesizing module 'audio_interface' [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/audio_interface.vhd:60]
INFO: [Synth 8-3491] module 'pwm' declared at 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/pwm.vhd:35' bound to instance 'U0' of component 'pwm' [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/audio_interface.vhd:123]
INFO: [Synth 8-638] synthesizing module 'pwm' [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/pwm.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'pwm' (1#1) [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/pwm.vhd:44]
INFO: [Synth 8-3491] module 'FSMD_microphone' declared at 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/FSMD_microphone.vhd:35' bound to instance 'U1' of component 'FSMD_microphone' [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/audio_interface.vhd:132]
INFO: [Synth 8-638] synthesizing module 'FSMD_microphone' [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/FSMD_microphone.vhd:48]
INFO: [Synth 8-226] default block is never used [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/FSMD_microphone.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'FSMD_microphone' (2#1) [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/FSMD_microphone.vhd:48]
INFO: [Synth 8-3491] module 'enable_generator' declared at 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/enable_generator.vhd:34' bound to instance 'U3' of component 'enable_generator' [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/audio_interface.vhd:141]
INFO: [Synth 8-638] synthesizing module 'enable_generator' [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/enable_generator.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'enable_generator' (3#1) [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/enable_generator.vhd:43]
INFO: [Synth 8-3491] module 'average_power_display' declared at 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/average_power_display.vhd:35' bound to instance 'U4' of component 'average_power_display' [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/audio_interface.vhd:149]
INFO: [Synth 8-638] synthesizing module 'average_power_display' [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/average_power_display.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'average_power_display' (4#1) [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/average_power_display.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'audio_interface' (5#1) [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/audio_interface.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'prueba_in_out_audio' (6#1) [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/prueba_in_out_audio.vhd:49]
WARNING: [Synth 8-3331] design audio_interface has unconnected port record_enable
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 858.816 ; gain = 68.516
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 858.816 ; gain = 68.516
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/ip/clk_wiz_12mhz/clk_wiz_12mhz.dcp' for cell 'CLK_WIZ'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/ip/clk_wiz_12mhz/clk_wiz_12mhz_board.xdc] for cell 'CLK_WIZ/inst'
Finished Parsing XDC File [d:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/ip/clk_wiz_12mhz/clk_wiz_12mhz_board.xdc] for cell 'CLK_WIZ/inst'
Parsing XDC File [d:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/ip/clk_wiz_12mhz/clk_wiz_12mhz.xdc] for cell 'CLK_WIZ/inst'
Finished Parsing XDC File [d:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/ip/clk_wiz_12mhz/clk_wiz_12mhz.xdc] for cell 'CLK_WIZ/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/ip/clk_wiz_12mhz/clk_wiz_12mhz.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/prueba_in_out_audio_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/prueba_in_out_audio_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/constrs_1/imports/Laboratorio/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/constrs_1/imports/Laboratorio/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 1205.328 ; gain = 415.027
32 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 1205.328 ; gain = 415.027
close_design
launch_runs synth_1 -jobs 4
[Tue Dec 29 17:37:34 2020] Launched synth_1...
Run output will be captured here: D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.runs/synth_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Dec 29 17:42:46 2020] Launched synth_1...
Run output will be captured here: D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Dec 29 17:43:15 2020] Launched synth_1...
Run output will be captured here: D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Dec 29 17:43:36 2020] Launched synth_1...
Run output will be captured here: D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/dsed_audio.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/audio_interface.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/average_power_display.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/pwm.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/prueba_in_out_audio.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/dsed_audio.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/audio_interface.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/average_power_display.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/pwm.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/prueba_in_out_audio.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/dsed_audio.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/audio_interface.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/average_power_display.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/pwm.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/prueba_in_out_audio.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/dsed_audio.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/audio_interface.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/average_power_display.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/pwm.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/prueba_in_out_audio.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
create_run synth_2 -flow {Vivado Synthesis 2017} -strategy {Vivado Synthesis Defaults}
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_1
Run is defaulting to part: xc7a100tcsg324-1
current_run [get_runs synth_2]
set_property top dsed_audio [current_fileset]
update_compile_order -fileset sources_1
launch_runs synth_2 -jobs 4
[Tue Dec 29 17:47:28 2020] Launched synth_2...
Run output will be captured here: D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.runs/synth_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 4
[Tue Dec 29 18:00:14 2020] Launched synth_2...
Run output will be captured here: D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.runs/synth_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 4
[Tue Dec 29 18:01:08 2020] Launched synth_2...
Run output will be captured here: D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.runs/synth_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 4
[Tue Dec 29 18:07:31 2020] Launched synth_2...
Run output will be captured here: D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.runs/synth_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 4
[Tue Dec 29 18:12:16 2020] Launched synth_2...
Run output will be captured here: D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.runs/synth_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 4
[Tue Dec 29 18:19:24 2020] Launched synth_2...
Run output will be captured here: D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.runs/synth_2/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: dsed_audio
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1280.918 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'dsed_audio' [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/dsed_audio.vhd:55]
INFO: [Synth 8-3491] module 'clk_wiz_12mhz' declared at 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/.Xil/Vivado-21440-LAPTOP-GL32TFLH/realtime/clk_wiz_12mhz_stub.vhdl:5' bound to instance 'CLK_WIZ' of component 'clk_wiz_12mhz' [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/dsed_audio.vhd:147]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_12mhz' [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/.Xil/Vivado-21440-LAPTOP-GL32TFLH/realtime/clk_wiz_12mhz_stub.vhdl:14]
INFO: [Synth 8-3491] module 'audio_interface' declared at 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/audio_interface.vhd:35' bound to instance 'AUDIO_INTER' of component 'audio_interface' [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/dsed_audio.vhd:153]
INFO: [Synth 8-638] synthesizing module 'audio_interface' [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/audio_interface.vhd:60]
INFO: [Synth 8-3491] module 'pwm' declared at 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/pwm.vhd:35' bound to instance 'U0' of component 'pwm' [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/audio_interface.vhd:125]
INFO: [Synth 8-638] synthesizing module 'pwm' [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/pwm.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'pwm' (1#1) [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/pwm.vhd:44]
INFO: [Synth 8-3491] module 'FSMD_microphone' declared at 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/FSMD_microphone.vhd:35' bound to instance 'U1' of component 'FSMD_microphone' [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/audio_interface.vhd:134]
INFO: [Synth 8-638] synthesizing module 'FSMD_microphone' [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/FSMD_microphone.vhd:48]
INFO: [Synth 8-226] default block is never used [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/FSMD_microphone.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'FSMD_microphone' (2#1) [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/FSMD_microphone.vhd:48]
INFO: [Synth 8-3491] module 'enable_generator' declared at 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/enable_generator.vhd:34' bound to instance 'U3' of component 'enable_generator' [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/audio_interface.vhd:143]
INFO: [Synth 8-638] synthesizing module 'enable_generator' [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/enable_generator.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'enable_generator' (3#1) [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/enable_generator.vhd:43]
INFO: [Synth 8-3491] module 'average_power_display' declared at 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/average_power_display.vhd:35' bound to instance 'U4' of component 'average_power_display' [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/audio_interface.vhd:151]
INFO: [Synth 8-638] synthesizing module 'average_power_display' [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/average_power_display.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'average_power_display' (4#1) [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/average_power_display.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'audio_interface' (5#1) [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/audio_interface.vhd:60]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/.Xil/Vivado-21440-LAPTOP-GL32TFLH/realtime/blk_mem_gen_0_stub.vhdl:5' bound to instance 'RAM' of component 'blk_mem_gen_0' [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/dsed_audio.vhd:170]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/.Xil/Vivado-21440-LAPTOP-GL32TFLH/realtime/blk_mem_gen_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'fir_filter' declared at 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter.vhd:35' bound to instance 'FILTER' of component 'fir_filter' [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/dsed_audio.vhd:179]
INFO: [Synth 8-638] synthesizing module 'fir_filter' [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter.vhd:53]
INFO: [Synth 8-3491] module 'fir_data_path' declared at 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_data_path.vhd:35' bound to instance 'U0' of component 'fir_data_path' [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter.vhd:92]
INFO: [Synth 8-638] synthesizing module 'fir_data_path' [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_data_path.vhd:53]
INFO: [Synth 8-3491] module 'half_mul' declared at 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/half_mul.vhd:36' bound to instance 'U0' of component 'half_mul' [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_data_path.vhd:84]
INFO: [Synth 8-638] synthesizing module 'half_mul' [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/half_mul.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'half_mul' (6#1) [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/half_mul.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element c3_reg was removed.  [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_data_path.vhd:98]
WARNING: [Synth 8-6014] Unused sequential element c4_reg was removed.  [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_data_path.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'fir_data_path' (7#1) [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_data_path.vhd:53]
INFO: [Synth 8-3491] module 'controlador_fir' declared at 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/controlador_fir.vhd:34' bound to instance 'U1' of component 'controlador_fir' [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter.vhd:110]
INFO: [Synth 8-638] synthesizing module 'controlador_fir' [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/controlador_fir.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'controlador_fir' (8#1) [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/controlador_fir.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'fir_filter' (9#1) [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter.vhd:53]
INFO: [Synth 8-226] default block is never used [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/dsed_audio.vhd:223]
INFO: [Synth 8-256] done synthesizing module 'dsed_audio' (10#1) [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/dsed_audio.vhd:55]
WARNING: [Synth 8-3331] design controlador_fir has unconnected port clear
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1280.918 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1280.918 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/ip/clk_wiz_12mhz/clk_wiz_12mhz.dcp' for cell 'CLK_WIZ'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'RAM'
INFO: [Netlist 29-17] Analyzing 130 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/ip/clk_wiz_12mhz/clk_wiz_12mhz_board.xdc] for cell 'CLK_WIZ/inst'
Finished Parsing XDC File [d:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/ip/clk_wiz_12mhz/clk_wiz_12mhz_board.xdc] for cell 'CLK_WIZ/inst'
Parsing XDC File [d:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/ip/clk_wiz_12mhz/clk_wiz_12mhz.xdc] for cell 'CLK_WIZ/inst'
Finished Parsing XDC File [d:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/ip/clk_wiz_12mhz/clk_wiz_12mhz.xdc] for cell 'CLK_WIZ/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/ip/clk_wiz_12mhz/clk_wiz_12mhz.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/dsed_audio_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/dsed_audio_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/constrs_1/imports/Laboratorio/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/constrs_1/imports/Laboratorio/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1336.992 ; gain = 56.074
47 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1336.992 ; gain = 56.074
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1336.992 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'dsed_audio' [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/dsed_audio.vhd:55]
INFO: [Synth 8-3491] module 'clk_wiz_12mhz' declared at 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/.Xil/Vivado-21440-LAPTOP-GL32TFLH/realtime/clk_wiz_12mhz_stub.vhdl:5' bound to instance 'CLK_WIZ' of component 'clk_wiz_12mhz' [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/dsed_audio.vhd:147]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_12mhz' [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/.Xil/Vivado-21440-LAPTOP-GL32TFLH/realtime/clk_wiz_12mhz_stub.vhdl:14]
INFO: [Synth 8-3491] module 'audio_interface' declared at 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/audio_interface.vhd:35' bound to instance 'AUDIO_INTER' of component 'audio_interface' [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/dsed_audio.vhd:153]
INFO: [Synth 8-638] synthesizing module 'audio_interface' [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/audio_interface.vhd:60]
INFO: [Synth 8-3491] module 'pwm' declared at 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/pwm.vhd:35' bound to instance 'U0' of component 'pwm' [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/audio_interface.vhd:125]
INFO: [Synth 8-638] synthesizing module 'pwm' [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/pwm.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'pwm' (1#1) [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/pwm.vhd:44]
INFO: [Synth 8-3491] module 'FSMD_microphone' declared at 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/FSMD_microphone.vhd:35' bound to instance 'U1' of component 'FSMD_microphone' [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/audio_interface.vhd:134]
INFO: [Synth 8-638] synthesizing module 'FSMD_microphone' [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/FSMD_microphone.vhd:48]
INFO: [Synth 8-226] default block is never used [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/FSMD_microphone.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'FSMD_microphone' (2#1) [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/FSMD_microphone.vhd:48]
INFO: [Synth 8-3491] module 'enable_generator' declared at 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/enable_generator.vhd:34' bound to instance 'U3' of component 'enable_generator' [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/audio_interface.vhd:143]
INFO: [Synth 8-638] synthesizing module 'enable_generator' [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/enable_generator.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'enable_generator' (3#1) [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/enable_generator.vhd:43]
INFO: [Synth 8-3491] module 'average_power_display' declared at 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/average_power_display.vhd:35' bound to instance 'U4' of component 'average_power_display' [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/audio_interface.vhd:151]
INFO: [Synth 8-638] synthesizing module 'average_power_display' [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/average_power_display.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'average_power_display' (4#1) [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/average_power_display.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'audio_interface' (5#1) [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/audio_interface.vhd:60]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/.Xil/Vivado-21440-LAPTOP-GL32TFLH/realtime/blk_mem_gen_0_stub.vhdl:5' bound to instance 'RAM' of component 'blk_mem_gen_0' [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/dsed_audio.vhd:170]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/.Xil/Vivado-21440-LAPTOP-GL32TFLH/realtime/blk_mem_gen_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'fir_filter' declared at 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter.vhd:35' bound to instance 'FILTER' of component 'fir_filter' [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/dsed_audio.vhd:179]
INFO: [Synth 8-638] synthesizing module 'fir_filter' [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter.vhd:53]
INFO: [Synth 8-3491] module 'fir_data_path' declared at 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_data_path.vhd:35' bound to instance 'U0' of component 'fir_data_path' [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter.vhd:92]
INFO: [Synth 8-638] synthesizing module 'fir_data_path' [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_data_path.vhd:53]
INFO: [Synth 8-3491] module 'half_mul' declared at 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/half_mul.vhd:36' bound to instance 'U0' of component 'half_mul' [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_data_path.vhd:84]
INFO: [Synth 8-638] synthesizing module 'half_mul' [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/half_mul.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'half_mul' (6#1) [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/half_mul.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element c3_reg was removed.  [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_data_path.vhd:98]
WARNING: [Synth 8-6014] Unused sequential element c4_reg was removed.  [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_data_path.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'fir_data_path' (7#1) [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_data_path.vhd:53]
INFO: [Synth 8-3491] module 'controlador_fir' declared at 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/controlador_fir.vhd:34' bound to instance 'U1' of component 'controlador_fir' [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter.vhd:110]
INFO: [Synth 8-638] synthesizing module 'controlador_fir' [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/controlador_fir.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'controlador_fir' (8#1) [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/controlador_fir.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'fir_filter' (9#1) [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter.vhd:53]
INFO: [Synth 8-226] default block is never used [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/dsed_audio.vhd:223]
INFO: [Synth 8-256] done synthesizing module 'dsed_audio' (10#1) [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/dsed_audio.vhd:55]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1336.992 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1336.992 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/ip/clk_wiz_12mhz/clk_wiz_12mhz.dcp' for cell 'CLK_WIZ'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'RAM'
INFO: [Netlist 29-17] Analyzing 130 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/ip/clk_wiz_12mhz/clk_wiz_12mhz_board.xdc] for cell 'CLK_WIZ/inst'
Finished Parsing XDC File [d:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/ip/clk_wiz_12mhz/clk_wiz_12mhz_board.xdc] for cell 'CLK_WIZ/inst'
Parsing XDC File [d:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/ip/clk_wiz_12mhz/clk_wiz_12mhz.xdc] for cell 'CLK_WIZ/inst'
Finished Parsing XDC File [d:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/ip/clk_wiz_12mhz/clk_wiz_12mhz.xdc] for cell 'CLK_WIZ/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/ip/clk_wiz_12mhz/clk_wiz_12mhz.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/dsed_audio_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/dsed_audio_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/constrs_1/imports/Laboratorio/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/constrs_1/imports/Laboratorio/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1378.359 ; gain = 41.367
close_design
reset_run synth_2
launch_runs synth_2 -jobs 4
[Tue Dec 29 18:24:49 2020] Launched synth_2...
Run output will be captured here: D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.runs/synth_2/runme.log
move_files -fileset sim_1 [get_files  D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/prueba_in_out_audio.vhd]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/controlador_fir.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sim_1/new/dsed_audio_1_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/dsed_audio.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/audio_interface.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/average_power_display.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/pwm.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_data_path.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/prueba_in_out_audio.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Instalacion/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'dsed_audio_1_tb' in fileset 'sim_1'...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
ERROR: [Ipptcl 7-3] Problem loading packager TCL script 'D:/Vivado/Instalacion/Vivado/2017.2/scripts/ip/ipx.tcl': 
    while executing
"::source D:/Vivado/Instalacion/Vivado/2017.2/scripts/ip/ipx.tcl"
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-344] 'load_features' was cancelled
INFO: [Vivado 12-5357] 'setup' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Instalacion/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'dsed_audio_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
"xvhdl -m64 --relax -prj dsed_audio_1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_mux
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized0\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized1\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized10\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized11\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized12\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized13\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized14\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized15\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized16\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized17\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized18\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized19\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized2\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized20\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized21\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized22\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized23\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized24\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized25\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized26\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized27\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized28\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized29\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized3\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized30\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized31\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized32\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized33\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized34\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized35\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized36\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized37\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized38\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized39\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized4\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized40\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized41\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized42\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized43\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized44\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized45\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized46\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized47\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized48\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized49\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized5\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized50\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized51\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized52\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized53\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized54\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized55\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized56\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized57\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized58\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized59\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized6\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized60\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized61\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized62\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized7\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized8\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized9\
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized10\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized11\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized12\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized13\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized14\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized15\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized16\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized17\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized18\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized19\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized20\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized21\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized22\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized23\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized24\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized25\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized26\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized27\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized28\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized29\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized30\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized31\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized32\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized33\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized34\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized35\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized36\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized37\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized38\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized39\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized40\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized41\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized42\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized43\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized44\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized45\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized46\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized47\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized48\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized49\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized50\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized51\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized52\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized53\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized54\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized55\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized56\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized57\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized58\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized59\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized60\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized61\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized62\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized7\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized8\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized9\
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_v8_3_6
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/ip/clk_wiz_12mhz/clk_wiz_12mhz_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_wiz_12mhz_clk_wiz_12mhz_clk_wiz
INFO: [VRFC 10-307] analyzing entity clk_wiz_12mhz
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/package_dsed.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/FSMD_microphone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSMD_microphone
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/audio_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audio_interface
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/average_power_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity average_power_display
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/controlador_fir.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlador_fir
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/dsed_audio.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dsed_audio
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/enable_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity enable_generator
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_data_path.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_data_path
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/half_mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity half_mul
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/pwm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwm
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sim_1/new/dsed_audio_1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dsed_audio_1_tb
ERROR: [VRFC 10-1412] syntax error near '1' [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sim_1/new/dsed_audio_1_tb.vhd:113]
ERROR: [VRFC 10-1471] type error near us ; current type time; expected type  void [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sim_1/new/dsed_audio_1_tb.vhd:115]
ERROR: [VRFC 10-1412] syntax error near '0' [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sim_1/new/dsed_audio_1_tb.vhd:118]
ERROR: [VRFC 10-1471] type error near us ; current type time; expected type  void [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sim_1/new/dsed_audio_1_tb.vhd:120]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sim_1/new/dsed_audio_1_tb.vhd:39]
INFO: [VRFC 10-240] VHDL file D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sim_1/new/dsed_audio_1_tb.vhd ignored due to errors
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1378.359 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1378.359 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Instalacion/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'dsed_audio_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
"xvhdl -m64 --relax -prj dsed_audio_1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_mux
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized0\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized1\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized10\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized11\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized12\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized13\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized14\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized15\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized16\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized17\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized18\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized19\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized2\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized20\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized21\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized22\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized23\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized24\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized25\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized26\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized27\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized28\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized29\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized3\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized30\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized31\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized32\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized33\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized34\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized35\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized36\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized37\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized38\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized39\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized4\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized40\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized41\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized42\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized43\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized44\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized45\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized46\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized47\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized48\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized49\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized5\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized50\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized51\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized52\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized53\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized54\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized55\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized56\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized57\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized58\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized59\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized6\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized60\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized61\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized62\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized7\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized8\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized9\
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized10\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized11\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized12\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized13\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized14\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized15\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized16\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized17\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized18\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized19\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized20\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized21\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized22\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized23\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized24\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized25\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized26\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized27\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized28\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized29\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized30\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized31\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized32\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized33\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized34\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized35\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized36\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized37\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized38\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized39\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized40\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized41\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized42\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized43\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized44\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized45\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized46\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized47\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized48\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized49\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized50\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized51\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized52\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized53\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized54\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized55\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized56\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized57\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized58\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized59\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized60\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized61\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized62\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized7\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized8\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized9\
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_v8_3_6
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/ip/clk_wiz_12mhz/clk_wiz_12mhz_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_wiz_12mhz_clk_wiz_12mhz_clk_wiz
INFO: [VRFC 10-307] analyzing entity clk_wiz_12mhz
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/package_dsed.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/FSMD_microphone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSMD_microphone
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/audio_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audio_interface
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/average_power_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity average_power_display
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/controlador_fir.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlador_fir
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/dsed_audio.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dsed_audio
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/enable_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity enable_generator
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_data_path.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_data_path
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/half_mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity half_mul
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/pwm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwm
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sim_1/new/dsed_audio_1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dsed_audio_1_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1378.359 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Instalacion/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 57c794d15a2945ca9f5ce459fb299daf --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot dsed_audio_1_tb_behav xil_defaultlib.dsed_audio_1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.package_dsed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9,1,1,1,4,1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=49.8...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_12mhz_clk_wiz_12mhz_clk_wiz [clk_wiz_12mhz_clk_wiz_12mhz_clk_...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_12mhz [clk_wiz_12mhz_default]
Compiling architecture behavioral of entity xil_defaultlib.pwm [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.FSMD_microphone [fsmd_microphone_default]
Compiling architecture behavioral of entity xil_defaultlib.enable_generator [enable_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.average_power_display [average_power_display_default]
Compiling architecture behavioral of entity xil_defaultlib.audio_interface [audio_interface_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101100001000")(0...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_mux [blk_mem_gen_0_blk_mem_gen_mux_de...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,ram_extensio...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,ram_extensio...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_wrapper [blk_mem_gen_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_width [blk_mem_gen_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized9\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized9\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized10\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized10\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized11\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized11\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized12\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized12\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized13\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized13\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized14\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized14\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized15\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized15\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized16\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized16\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized17\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized17\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized18\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized18\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized0\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized19\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized19\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized20\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized20\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized21\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized21\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized22\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized22\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized23\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized23\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized24\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized24\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized25\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized25\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized26\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized26\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized27\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized27\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized28\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized28\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized1\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized29\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized29\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized30\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized30\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized31\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized31\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized32\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized32\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized33\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized33\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized34\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized34\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized35\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized35\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized36\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized36\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized37\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized37\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized38\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized38\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized2\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized39\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized39\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized40\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized40\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized41\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized41\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized42\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized42\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized43\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized43\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized44\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized44\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized45\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized45\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized46\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized46\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized47\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized47\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized48\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized48\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized3\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized49\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized49\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized50\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized50\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized51\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized51\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized52\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized52\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized53\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized53\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized54\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized54\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized55\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized55\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized56\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized56\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized57\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized57\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized58\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized58\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized4\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized59\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized59\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized60\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized60\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized61\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized61\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized62\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized62\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized5\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized6\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized7\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized7\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized8\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized8\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_generic_cstr [blk_mem_gen_0_blk_mem_gen_generi...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_top [blk_mem_gen_0_blk_mem_gen_top_de...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_3_6_synth [blk_mem_gen_0_blk_mem_gen_v8_3_6...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_3_6 [blk_mem_gen_0_blk_mem_gen_v8_3_6...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0 [blk_mem_gen_0_default]
Compiling architecture behavioral of entity xil_defaultlib.half_mul [half_mul_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_data_path [fir_data_path_default]
Compiling architecture behavioral of entity xil_defaultlib.controlador_fir [controlador_fir_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_filter [fir_filter_default]
Compiling architecture behavioral of entity xil_defaultlib.dsed_audio [dsed_audio_default]
Compiling architecture behavioral of entity xil_defaultlib.dsed_audio_1_tb
Built simulation snapshot dsed_audio_1_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav/xsim.dir/dsed_audio_1_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Dec 29 18:33:39 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:33 . Memory (MB): peak = 1378.359 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '33' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "dsed_audio_1_tb_behav -key {Behavioral:sim_1:Functional:dsed_audio_1_tb} -tclbatch {dsed_audio_1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source dsed_audio_1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
Time: 16675 ps  Iteration: 5  Process: /dsed_audio_1_tb/DUT/CLK_WIZ/inst/mmcm_adv_inst/pchk_p  File: /wrk/2017.2/nightly/2017_06_15_1909853/data/vhdl/src/unisims/primitive/MMCME2_ADV.vhd
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1378.359 ; gain = 0.000
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1378.359 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dsed_audio_1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:01:03 . Memory (MB): peak = 1378.359 ; gain = 0.000
run 99 us
run: Time (s): cpu = 00:01:10 ; elapsed = 00:09:19 . Memory (MB): peak = 1378.359 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Instalacion/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'dsed_audio_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
"xvhdl -m64 --relax -prj dsed_audio_1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sim_1/new/dsed_audio_1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dsed_audio_1_tb
ERROR: [VRFC 10-1412] syntax error near entity [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sim_1/new/dsed_audio_1_tb.vhd:41]
ERROR: [VRFC 10-91] dsed_audio is not declared [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sim_1/new/dsed_audio_1_tb.vhd:84]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sim_1/new/dsed_audio_1_tb.vhd:39]
INFO: [VRFC 10-240] VHDL file D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sim_1/new/dsed_audio_1_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Instalacion/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'dsed_audio_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
"xvhdl -m64 --relax -prj dsed_audio_1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sim_1/new/dsed_audio_1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dsed_audio_1_tb
ERROR: [VRFC 10-1412] syntax error near entity [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sim_1/new/dsed_audio_1_tb.vhd:41]
ERROR: [VRFC 10-91] dsed_audio is not declared [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sim_1/new/dsed_audio_1_tb.vhd:86]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sim_1/new/dsed_audio_1_tb.vhd:39]
INFO: [VRFC 10-240] VHDL file D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sim_1/new/dsed_audio_1_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Instalacion/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'dsed_audio_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
"xvhdl -m64 --relax -prj dsed_audio_1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_mux
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized0\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized1\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized10\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized11\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized12\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized13\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized14\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized15\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized16\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized17\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized18\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized19\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized2\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized20\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized21\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized22\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized23\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized24\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized25\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized26\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized27\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized28\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized29\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized3\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized30\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized31\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized32\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized33\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized34\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized35\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized36\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized37\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized38\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized39\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized4\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized40\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized41\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized42\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized43\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized44\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized45\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized46\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized47\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized48\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized49\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized5\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized50\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized51\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized52\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized53\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized54\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized55\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized56\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized57\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized58\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized59\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized6\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized60\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized61\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized62\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized7\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized8\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized9\
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized10\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized11\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized12\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized13\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized14\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized15\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized16\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized17\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized18\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized19\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized20\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized21\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized22\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized23\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized24\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized25\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized26\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized27\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized28\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized29\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized30\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized31\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized32\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized33\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized34\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized35\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized36\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized37\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized38\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized39\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized40\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized41\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized42\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized43\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized44\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized45\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized46\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized47\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized48\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized49\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized50\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized51\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized52\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized53\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized54\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized55\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized56\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized57\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized58\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized59\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized60\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized61\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized62\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized7\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized8\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized9\
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_v8_3_6
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/ip/clk_wiz_12mhz/clk_wiz_12mhz_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_wiz_12mhz_clk_wiz_12mhz_clk_wiz
INFO: [VRFC 10-307] analyzing entity clk_wiz_12mhz
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/package_dsed.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/FSMD_microphone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSMD_microphone
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/audio_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audio_interface
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/average_power_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity average_power_display
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/controlador_fir.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlador_fir
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/dsed_audio.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dsed_audio
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/enable_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity enable_generator
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_data_path.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_data_path
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/half_mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity half_mul
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/pwm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwm
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sim_1/new/dsed_audio_1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dsed_audio_1_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1378.359 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1378.359 ; gain = 0.000
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Instalacion/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 57c794d15a2945ca9f5ce459fb299daf --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot dsed_audio_1_tb_behav xil_defaultlib.dsed_audio_1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.package_dsed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9,1,1,1,4,1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=49.8...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_12mhz_clk_wiz_12mhz_clk_wiz [clk_wiz_12mhz_clk_wiz_12mhz_clk_...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_12mhz [clk_wiz_12mhz_default]
Compiling architecture behavioral of entity xil_defaultlib.pwm [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.FSMD_microphone [fsmd_microphone_default]
Compiling architecture behavioral of entity xil_defaultlib.enable_generator [enable_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.average_power_display [average_power_display_default]
Compiling architecture behavioral of entity xil_defaultlib.audio_interface [audio_interface_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101100001000")(0...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_mux [blk_mem_gen_0_blk_mem_gen_mux_de...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,ram_extensio...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,ram_extensio...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_wrapper [blk_mem_gen_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_width [blk_mem_gen_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized9\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized9\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized10\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized10\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized11\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized11\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized12\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized12\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized13\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized13\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized14\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized14\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized15\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized15\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized16\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized16\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized17\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized17\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized18\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized18\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized0\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized19\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized19\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized20\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized20\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized21\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized21\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized22\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized22\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized23\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized23\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized24\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized24\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized25\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized25\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized26\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized26\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized27\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized27\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized28\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized28\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized1\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized29\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized29\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized30\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized30\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized31\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized31\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized32\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized32\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized33\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized33\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized34\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized34\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized35\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized35\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized36\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized36\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized37\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized37\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized38\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized38\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized2\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized39\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized39\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized40\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized40\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized41\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized41\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized42\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized42\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized43\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized43\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized44\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized44\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized45\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized45\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized46\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized46\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized47\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized47\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized48\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized48\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized3\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized49\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized49\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized50\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized50\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized51\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized51\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized52\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized52\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized53\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized53\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized54\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized54\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized55\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized55\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized56\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized56\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized57\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized57\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized58\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized58\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized4\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized59\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized59\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized60\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized60\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized61\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized61\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized62\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized62\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized5\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized6\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized7\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized7\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized8\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized8\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_generic_cstr [blk_mem_gen_0_blk_mem_gen_generi...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_top [blk_mem_gen_0_blk_mem_gen_top_de...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_3_6_synth [blk_mem_gen_0_blk_mem_gen_v8_3_6...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_3_6 [blk_mem_gen_0_blk_mem_gen_v8_3_6...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0 [blk_mem_gen_0_default]
Compiling architecture behavioral of entity xil_defaultlib.half_mul [half_mul_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_data_path [fir_data_path_default]
Compiling architecture behavioral of entity xil_defaultlib.controlador_fir [controlador_fir_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_filter [fir_filter_default]
Compiling architecture behavioral of entity xil_defaultlib.dsed_audio [dsed_audio_default]
Compiling architecture behavioral of entity xil_defaultlib.dsed_audio_1_tb
Built simulation snapshot dsed_audio_1_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:28 . Memory (MB): peak = 1378.359 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '29' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:28 . Memory (MB): peak = 1378.359 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
Time: 16675 ps  Iteration: 5  Process: /dsed_audio_1_tb/DUT/CLK_WIZ/inst/mmcm_adv_inst/pchk_p  File: /wrk/2017.2/nightly/2017_06_15_1909853/data/vhdl/src/unisims/primitive/MMCME2_ADV.vhd
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1378.359 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1378.359 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:54 . Memory (MB): peak = 1378.359 ; gain = 0.000
run 99 us
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:52 . Memory (MB): peak = 1378.359 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Instalacion/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'dsed_audio_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
"xvhdl -m64 --relax -prj dsed_audio_1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_mux
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized0\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized1\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized10\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized11\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized12\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized13\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized14\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized15\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized16\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized17\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized18\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized19\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized2\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized20\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized21\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized22\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized23\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized24\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized25\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized26\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized27\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized28\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized29\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized3\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized30\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized31\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized32\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized33\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized34\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized35\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized36\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized37\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized38\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized39\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized4\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized40\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized41\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized42\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized43\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized44\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized45\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized46\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized47\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized48\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized49\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized5\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized50\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized51\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized52\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized53\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized54\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized55\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized56\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized57\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized58\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized59\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized6\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized60\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized61\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized62\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized7\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized8\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized9\
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized10\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized11\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized12\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized13\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized14\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized15\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized16\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized17\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized18\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized19\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized20\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized21\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized22\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized23\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized24\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized25\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized26\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized27\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized28\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized29\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized30\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized31\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized32\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized33\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized34\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized35\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized36\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized37\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized38\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized39\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized40\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized41\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized42\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized43\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized44\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized45\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized46\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized47\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized48\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized49\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized50\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized51\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized52\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized53\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized54\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized55\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized56\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized57\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized58\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized59\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized60\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized61\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized62\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized7\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized8\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized9\
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_v8_3_6
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/ip/clk_wiz_12mhz/clk_wiz_12mhz_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_wiz_12mhz_clk_wiz_12mhz_clk_wiz
INFO: [VRFC 10-307] analyzing entity clk_wiz_12mhz
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/package_dsed.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/FSMD_microphone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSMD_microphone
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/audio_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audio_interface
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/average_power_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity average_power_display
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/controlador_fir.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlador_fir
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/dsed_audio.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dsed_audio
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/enable_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity enable_generator
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_data_path.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_data_path
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/half_mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity half_mul
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/pwm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwm
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sim_1/new/dsed_audio_1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dsed_audio_1_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1378.359 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Instalacion/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 57c794d15a2945ca9f5ce459fb299daf --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot dsed_audio_1_tb_behav xil_defaultlib.dsed_audio_1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.package_dsed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9,1,1,1,4,1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=49.8...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_12mhz_clk_wiz_12mhz_clk_wiz [clk_wiz_12mhz_clk_wiz_12mhz_clk_...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_12mhz [clk_wiz_12mhz_default]
Compiling architecture behavioral of entity xil_defaultlib.pwm [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.FSMD_microphone [fsmd_microphone_default]
Compiling architecture behavioral of entity xil_defaultlib.enable_generator [enable_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.average_power_display [average_power_display_default]
Compiling architecture behavioral of entity xil_defaultlib.audio_interface [audio_interface_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101100001000")(0...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_mux [blk_mem_gen_0_blk_mem_gen_mux_de...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,ram_extensio...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,ram_extensio...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_wrapper [blk_mem_gen_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_width [blk_mem_gen_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized9\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized9\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized10\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized10\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized11\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized11\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized12\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized12\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized13\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized13\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized14\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized14\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized15\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized15\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized16\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized16\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized17\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized17\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized18\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized18\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized0\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized19\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized19\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized20\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized20\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized21\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized21\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized22\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized22\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized23\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized23\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized24\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized24\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized25\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized25\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized26\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized26\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized27\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized27\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized28\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized28\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized1\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized29\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized29\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized30\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized30\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized31\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized31\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized32\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized32\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized33\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized33\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized34\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized34\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized35\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized35\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized36\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized36\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized37\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized37\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized38\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized38\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized2\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized39\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized39\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized40\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized40\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized41\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized41\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized42\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized42\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized43\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized43\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized44\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized44\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized45\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized45\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized46\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized46\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized47\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized47\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized48\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized48\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized3\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized49\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized49\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized50\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized50\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized51\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized51\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized52\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized52\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized53\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized53\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized54\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized54\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized55\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized55\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized56\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized56\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized57\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized57\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized58\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized58\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized4\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized59\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized59\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized60\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized60\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized61\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized61\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized62\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized62\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized5\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized6\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized7\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized7\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized8\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized8\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_generic_cstr [blk_mem_gen_0_blk_mem_gen_generi...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_top [blk_mem_gen_0_blk_mem_gen_top_de...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_3_6_synth [blk_mem_gen_0_blk_mem_gen_v8_3_6...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_3_6 [blk_mem_gen_0_blk_mem_gen_v8_3_6...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0 [blk_mem_gen_0_default]
Compiling architecture behavioral of entity xil_defaultlib.half_mul [half_mul_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_data_path [fir_data_path_default]
Compiling architecture behavioral of entity xil_defaultlib.controlador_fir [controlador_fir_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_filter [fir_filter_default]
Compiling architecture behavioral of entity xil_defaultlib.dsed_audio [dsed_audio_default]
Compiling architecture behavioral of entity xil_defaultlib.dsed_audio_1_tb
Built simulation snapshot dsed_audio_1_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav/xsim.dir/dsed_audio_1_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Dec 29 18:58:19 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:30 . Memory (MB): peak = 1378.359 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "dsed_audio_1_tb_behav -key {Behavioral:sim_1:Functional:dsed_audio_1_tb} -tclbatch {dsed_audio_1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source dsed_audio_1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
Time: 16675 ps  Iteration: 5  Process: /dsed_audio_1_tb/DUT/CLK_WIZ/inst/mmcm_adv_inst/pchk_p  File: /wrk/2017.2/nightly/2017_06_15_1909853/data/vhdl/src/unisims/primitive/MMCME2_ADV.vhd
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1378.359 ; gain = 0.000
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 1378.359 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dsed_audio_1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:59 . Memory (MB): peak = 1378.359 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Instalacion/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'dsed_audio_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
"xvhdl -m64 --relax -prj dsed_audio_1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_mux
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized0\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized1\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized10\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized11\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized12\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized13\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized14\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized15\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized16\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized17\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized18\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized19\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized2\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized20\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized21\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized22\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized23\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized24\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized25\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized26\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized27\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized28\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized29\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized3\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized30\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized31\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized32\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized33\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized34\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized35\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized36\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized37\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized38\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized39\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized4\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized40\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized41\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized42\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized43\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized44\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized45\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized46\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized47\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized48\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized49\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized5\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized50\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized51\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized52\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized53\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized54\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized55\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized56\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized57\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized58\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized59\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized6\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized60\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized61\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized62\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized7\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized8\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized9\
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized10\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized11\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized12\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized13\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized14\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized15\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized16\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized17\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized18\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized19\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized20\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized21\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized22\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized23\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized24\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized25\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized26\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized27\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized28\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized29\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized30\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized31\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized32\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized33\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized34\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized35\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized36\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized37\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized38\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized39\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized40\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized41\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized42\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized43\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized44\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized45\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized46\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized47\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized48\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized49\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized50\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized51\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized52\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized53\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized54\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized55\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized56\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized57\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized58\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized59\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized60\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized61\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized62\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized7\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized8\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized9\
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_v8_3_6
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/ip/clk_wiz_12mhz/clk_wiz_12mhz_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_wiz_12mhz_clk_wiz_12mhz_clk_wiz
INFO: [VRFC 10-307] analyzing entity clk_wiz_12mhz
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/package_dsed.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/FSMD_microphone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSMD_microphone
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/audio_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audio_interface
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/average_power_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity average_power_display
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/controlador_fir.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlador_fir
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/dsed_audio.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dsed_audio
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/enable_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity enable_generator
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_data_path.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_data_path
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/half_mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity half_mul
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/pwm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwm
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sim_1/new/dsed_audio_1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dsed_audio_1_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1378.359 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Instalacion/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 57c794d15a2945ca9f5ce459fb299daf --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot dsed_audio_1_tb_behav xil_defaultlib.dsed_audio_1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.package_dsed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9,1,1,1,4,1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=49.8...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_12mhz_clk_wiz_12mhz_clk_wiz [clk_wiz_12mhz_clk_wiz_12mhz_clk_...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_12mhz [clk_wiz_12mhz_default]
Compiling architecture behavioral of entity xil_defaultlib.pwm [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.FSMD_microphone [fsmd_microphone_default]
Compiling architecture behavioral of entity xil_defaultlib.enable_generator [enable_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.average_power_display [average_power_display_default]
Compiling architecture behavioral of entity xil_defaultlib.audio_interface [audio_interface_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101100001000")(0...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_mux [blk_mem_gen_0_blk_mem_gen_mux_de...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,ram_extensio...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,ram_extensio...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_wrapper [blk_mem_gen_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_width [blk_mem_gen_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized9\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized9\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized10\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized10\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized11\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized11\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized12\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized12\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized13\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized13\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized14\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized14\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized15\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized15\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized16\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized16\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized17\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized17\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized18\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized18\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized0\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized19\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized19\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized20\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized20\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized21\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized21\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized22\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized22\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized23\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized23\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized24\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized24\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized25\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized25\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized26\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized26\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized27\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized27\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized28\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized28\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized1\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized29\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized29\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized30\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized30\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized31\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized31\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized32\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized32\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized33\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized33\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized34\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized34\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized35\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized35\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized36\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized36\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized37\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized37\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized38\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized38\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized2\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized39\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized39\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized40\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized40\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized41\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized41\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized42\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized42\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized43\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized43\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized44\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized44\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized45\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized45\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized46\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized46\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized47\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized47\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized48\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized48\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized3\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized49\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized49\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized50\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized50\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized51\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized51\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized52\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized52\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized53\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized53\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized54\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized54\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized55\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized55\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized56\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized56\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized57\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized57\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized58\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized58\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized4\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized59\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized59\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized60\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized60\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized61\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized61\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized62\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized62\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized5\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized6\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized7\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized7\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized8\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized8\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_generic_cstr [blk_mem_gen_0_blk_mem_gen_generi...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_top [blk_mem_gen_0_blk_mem_gen_top_de...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_3_6_synth [blk_mem_gen_0_blk_mem_gen_v8_3_6...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_3_6 [blk_mem_gen_0_blk_mem_gen_v8_3_6...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0 [blk_mem_gen_0_default]
Compiling architecture behavioral of entity xil_defaultlib.half_mul [half_mul_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_data_path [fir_data_path_default]
Compiling architecture behavioral of entity xil_defaultlib.controlador_fir [controlador_fir_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_filter [fir_filter_default]
Compiling architecture behavioral of entity xil_defaultlib.dsed_audio [dsed_audio_default]
Compiling architecture behavioral of entity xil_defaultlib.dsed_audio_1_tb
Built simulation snapshot dsed_audio_1_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav/xsim.dir/dsed_audio_1_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Dec 29 19:05:04 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:30 . Memory (MB): peak = 1378.359 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "dsed_audio_1_tb_behav -key {Behavioral:sim_1:Functional:dsed_audio_1_tb} -tclbatch {dsed_audio_1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source dsed_audio_1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
Time: 16675 ps  Iteration: 5  Process: /dsed_audio_1_tb/DUT/CLK_WIZ/inst/mmcm_adv_inst/pchk_p  File: /wrk/2017.2/nightly/2017_06_15_1909853/data/vhdl/src/unisims/primitive/MMCME2_ADV.vhd
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1378.359 ; gain = 0.000
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 1378.359 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dsed_audio_1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:57 . Memory (MB): peak = 1378.359 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top audio_interface_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Instalacion/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'audio_interface_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
"xvhdl -m64 --relax -prj audio_interface_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/package_dsed.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/FSMD_microphone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSMD_microphone
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/audio_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audio_interface
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/average_power_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity average_power_display
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/enable_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity enable_generator
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/pwm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwm
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sim_1/imports/Downloads/audio_interface_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audio_interface_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Instalacion/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 57c794d15a2945ca9f5ce459fb299daf --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot audio_interface_tb_behav xil_defaultlib.audio_interface_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.package_dsed
Compiling architecture behavioral of entity xil_defaultlib.pwm [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.FSMD_microphone [fsmd_microphone_default]
Compiling architecture behavioral of entity xil_defaultlib.enable_generator [enable_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.average_power_display [average_power_display_default]
Compiling architecture behavioral of entity xil_defaultlib.audio_interface [audio_interface_default]
Compiling architecture behavioral of entity xil_defaultlib.audio_interface_tb
Built simulation snapshot audio_interface_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav/xsim.dir/audio_interface_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Dec 29 19:10:39 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "audio_interface_tb_behav -key {Behavioral:sim_1:Functional:audio_interface_tb} -tclbatch {audio_interface_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source audio_interface_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'audio_interface_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1378.359 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Instalacion/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'audio_interface_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
"xvhdl -m64 --relax -prj audio_interface_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/package_dsed.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/FSMD_microphone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSMD_microphone
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/audio_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audio_interface
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/average_power_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity average_power_display
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/enable_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity enable_generator
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/pwm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwm
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sim_1/imports/Downloads/audio_interface_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audio_interface_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Instalacion/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 57c794d15a2945ca9f5ce459fb299daf --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot audio_interface_tb_behav xil_defaultlib.audio_interface_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.package_dsed
Compiling architecture behavioral of entity xil_defaultlib.pwm [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.FSMD_microphone [fsmd_microphone_default]
Compiling architecture behavioral of entity xil_defaultlib.enable_generator [enable_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.average_power_display [average_power_display_default]
Compiling architecture behavioral of entity xil_defaultlib.audio_interface [audio_interface_default]
Compiling architecture behavioral of entity xil_defaultlib.audio_interface_tb
Built simulation snapshot audio_interface_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1378.359 ; gain = 0.000
run 100 us
run 100 us
run 1 ms
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Instalacion/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'audio_interface_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
"xvhdl -m64 --relax -prj audio_interface_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/package_dsed.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/FSMD_microphone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSMD_microphone
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/audio_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audio_interface
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/average_power_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity average_power_display
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/enable_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity enable_generator
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/pwm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwm
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sim_1/imports/Downloads/audio_interface_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audio_interface_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Instalacion/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 57c794d15a2945ca9f5ce459fb299daf --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot audio_interface_tb_behav xil_defaultlib.audio_interface_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.package_dsed
Compiling architecture behavioral of entity xil_defaultlib.pwm [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.FSMD_microphone [fsmd_microphone_default]
Compiling architecture behavioral of entity xil_defaultlib.enable_generator [enable_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.average_power_display [average_power_display_default]
Compiling architecture behavioral of entity xil_defaultlib.audio_interface [audio_interface_default]
Compiling architecture behavioral of entity xil_defaultlib.audio_interface_tb
Built simulation snapshot audio_interface_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav/xsim.dir/audio_interface_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Dec 29 19:27:57 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1378.359 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "audio_interface_tb_behav -key {Behavioral:sim_1:Functional:audio_interface_tb} -tclbatch {audio_interface_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source audio_interface_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'audio_interface_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1378.359 ; gain = 0.000
run 600 us
set_property top dsed_audio_1_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav/audio_interface_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav/xelab.pb
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Instalacion/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'dsed_audio_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
"xvhdl -m64 --relax -prj dsed_audio_1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_mux
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized0\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized1\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized10\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized11\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized12\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized13\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized14\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized15\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized16\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized17\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized18\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized19\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized2\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized20\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized21\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized22\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized23\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized24\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized25\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized26\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized27\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized28\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized29\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized3\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized30\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized31\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized32\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized33\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized34\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized35\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized36\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized37\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized38\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized39\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized4\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized40\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized41\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized42\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized43\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized44\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized45\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized46\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized47\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized48\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized49\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized5\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized50\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized51\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized52\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized53\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized54\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized55\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized56\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized57\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized58\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized59\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized6\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized60\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized61\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized62\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized7\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized8\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized9\
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized10\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized11\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized12\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized13\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized14\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized15\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized16\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized17\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized18\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized19\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized20\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized21\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized22\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized23\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized24\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized25\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized26\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized27\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized28\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized29\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized30\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized31\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized32\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized33\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized34\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized35\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized36\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized37\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized38\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized39\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized40\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized41\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized42\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized43\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized44\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized45\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized46\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized47\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized48\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized49\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized50\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized51\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized52\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized53\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized54\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized55\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized56\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized57\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized58\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized59\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized60\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized61\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized62\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized7\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized8\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized9\
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_v8_3_6
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/ip/clk_wiz_12mhz/clk_wiz_12mhz_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_wiz_12mhz_clk_wiz_12mhz_clk_wiz
INFO: [VRFC 10-307] analyzing entity clk_wiz_12mhz
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/package_dsed.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/FSMD_microphone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSMD_microphone
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/audio_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audio_interface
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/average_power_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity average_power_display
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/controlador_fir.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlador_fir
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/dsed_audio.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dsed_audio
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/enable_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity enable_generator
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_data_path.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_data_path
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/half_mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity half_mul
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/pwm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwm
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sim_1/new/dsed_audio_1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dsed_audio_1_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1378.359 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Instalacion/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 57c794d15a2945ca9f5ce459fb299daf --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot dsed_audio_1_tb_behav xil_defaultlib.dsed_audio_1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.package_dsed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9,1,1,1,4,1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=49.8...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_12mhz_clk_wiz_12mhz_clk_wiz [clk_wiz_12mhz_clk_wiz_12mhz_clk_...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_12mhz [clk_wiz_12mhz_default]
Compiling architecture behavioral of entity xil_defaultlib.pwm [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.FSMD_microphone [fsmd_microphone_default]
Compiling architecture behavioral of entity xil_defaultlib.enable_generator [enable_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.average_power_display [average_power_display_default]
Compiling architecture behavioral of entity xil_defaultlib.audio_interface [audio_interface_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101100001000")(0...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_mux [blk_mem_gen_0_blk_mem_gen_mux_de...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,ram_extensio...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,ram_extensio...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_wrapper [blk_mem_gen_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_width [blk_mem_gen_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized9\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized9\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized10\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized10\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized11\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized11\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized12\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized12\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized13\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized13\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized14\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized14\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized15\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized15\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized16\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized16\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized17\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized17\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized18\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized18\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized0\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized19\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized19\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized20\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized20\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized21\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized21\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized22\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized22\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized23\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized23\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized24\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized24\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized25\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized25\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized26\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized26\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized27\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized27\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized28\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized28\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized1\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized29\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized29\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized30\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized30\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized31\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized31\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized32\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized32\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized33\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized33\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized34\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized34\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized35\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized35\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized36\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized36\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized37\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized37\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized38\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized38\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized2\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized39\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized39\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized40\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized40\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized41\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized41\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized42\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized42\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized43\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized43\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized44\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized44\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized45\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized45\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized46\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized46\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized47\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized47\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized48\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized48\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized3\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized49\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized49\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized50\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized50\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized51\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized51\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized52\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized52\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized53\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized53\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized54\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized54\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized55\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized55\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized56\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized56\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized57\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized57\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized58\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized58\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized4\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized59\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized59\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized60\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized60\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized61\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized61\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized62\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized62\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized5\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized6\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized7\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized7\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized8\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized8\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_generic_cstr [blk_mem_gen_0_blk_mem_gen_generi...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_top [blk_mem_gen_0_blk_mem_gen_top_de...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_3_6_synth [blk_mem_gen_0_blk_mem_gen_v8_3_6...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_3_6 [blk_mem_gen_0_blk_mem_gen_v8_3_6...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0 [blk_mem_gen_0_default]
Compiling architecture behavioral of entity xil_defaultlib.half_mul [half_mul_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_data_path [fir_data_path_default]
Compiling architecture behavioral of entity xil_defaultlib.controlador_fir [controlador_fir_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_filter [fir_filter_default]
Compiling architecture behavioral of entity xil_defaultlib.dsed_audio [dsed_audio_default]
Compiling architecture behavioral of entity xil_defaultlib.dsed_audio_1_tb
Built simulation snapshot dsed_audio_1_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav/xsim.dir/dsed_audio_1_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Dec 29 19:29:13 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 1378.359 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "dsed_audio_1_tb_behav -key {Behavioral:sim_1:Functional:dsed_audio_1_tb} -tclbatch {dsed_audio_1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source dsed_audio_1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
Time: 16675 ps  Iteration: 5  Process: /dsed_audio_1_tb/DUT/CLK_WIZ/inst/mmcm_adv_inst/pchk_p  File: /wrk/2017.2/nightly/2017_06_15_1909853/data/vhdl/src/unisims/primitive/MMCME2_ADV.vhd
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1378.359 ; gain = 0.000
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 1378.359 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dsed_audio_1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:58 . Memory (MB): peak = 1378.359 ; gain = 0.000
current_sim simulation_5
close_sim
INFO: [Simtcl 6-16] Simulation closed
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Instalacion/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'dsed_audio_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
"xvhdl -m64 --relax -prj dsed_audio_1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_mux
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized0\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized1\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized10\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized11\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized12\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized13\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized14\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized15\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized16\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized17\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized18\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized19\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized2\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized20\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized21\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized22\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized23\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized24\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized25\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized26\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized27\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized28\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized29\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized3\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized30\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized31\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized32\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized33\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized34\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized35\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized36\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized37\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized38\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized39\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized4\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized40\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized41\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized42\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized43\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized44\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized45\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized46\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized47\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized48\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized49\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized5\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized50\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized51\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized52\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized53\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized54\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized55\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized56\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized57\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized58\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized59\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized6\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized60\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized61\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized62\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized7\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized8\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized9\
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized10\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized11\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized12\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized13\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized14\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized15\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized16\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized17\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized18\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized19\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized20\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized21\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized22\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized23\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized24\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized25\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized26\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized27\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized28\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized29\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized30\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized31\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized32\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized33\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized34\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized35\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized36\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized37\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized38\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized39\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized40\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized41\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized42\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized43\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized44\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized45\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized46\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized47\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized48\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized49\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized50\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized51\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized52\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized53\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized54\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized55\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized56\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized57\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized58\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized59\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized60\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized61\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized62\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized7\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized8\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized9\
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_v8_3_6
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/ip/clk_wiz_12mhz/clk_wiz_12mhz_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_wiz_12mhz_clk_wiz_12mhz_clk_wiz
INFO: [VRFC 10-307] analyzing entity clk_wiz_12mhz
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/package_dsed.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/FSMD_microphone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSMD_microphone
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/audio_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audio_interface
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/average_power_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity average_power_display
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/controlador_fir.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlador_fir
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/dsed_audio.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dsed_audio
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/enable_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity enable_generator
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_data_path.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_data_path
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/half_mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity half_mul
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/pwm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwm
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sim_1/new/dsed_audio_1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dsed_audio_1_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1378.359 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1378.359 ; gain = 0.000
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Instalacion/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 57c794d15a2945ca9f5ce459fb299daf --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot dsed_audio_1_tb_behav xil_defaultlib.dsed_audio_1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.package_dsed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9,1,1,1,4,1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=49.8...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_12mhz_clk_wiz_12mhz_clk_wiz [clk_wiz_12mhz_clk_wiz_12mhz_clk_...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_12mhz [clk_wiz_12mhz_default]
Compiling architecture behavioral of entity xil_defaultlib.pwm [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.FSMD_microphone [fsmd_microphone_default]
Compiling architecture behavioral of entity xil_defaultlib.enable_generator [enable_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.average_power_display [average_power_display_default]
Compiling architecture behavioral of entity xil_defaultlib.audio_interface [audio_interface_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101100001000")(0...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_mux [blk_mem_gen_0_blk_mem_gen_mux_de...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,ram_extensio...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,ram_extensio...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_wrapper [blk_mem_gen_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_width [blk_mem_gen_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized9\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized9\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized10\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized10\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized11\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized11\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized12\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized12\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized13\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized13\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized14\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized14\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized15\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized15\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized16\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized16\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized17\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized17\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized18\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized18\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized0\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized19\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized19\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized20\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized20\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized21\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized21\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized22\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized22\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized23\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized23\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized24\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized24\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized25\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized25\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized26\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized26\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized27\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized27\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized28\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized28\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized1\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized29\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized29\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized30\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized30\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized31\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized31\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized32\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized32\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized33\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized33\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized34\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized34\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized35\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized35\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized36\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized36\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized37\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized37\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized38\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized38\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized2\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized39\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized39\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized40\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized40\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized41\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized41\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized42\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized42\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized43\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized43\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized44\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized44\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized45\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized45\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized46\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized46\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized47\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized47\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized48\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized48\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized3\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized49\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized49\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized50\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized50\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized51\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized51\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized52\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized52\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized53\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized53\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized54\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized54\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized55\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized55\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized56\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized56\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized57\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized57\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized58\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized58\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized4\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized59\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized59\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized60\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized60\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized61\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized61\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized62\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized62\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized5\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized6\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized7\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized7\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized8\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized8\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_generic_cstr [blk_mem_gen_0_blk_mem_gen_generi...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_top [blk_mem_gen_0_blk_mem_gen_top_de...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_3_6_synth [blk_mem_gen_0_blk_mem_gen_v8_3_6...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_3_6 [blk_mem_gen_0_blk_mem_gen_v8_3_6...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0 [blk_mem_gen_0_default]
Compiling architecture behavioral of entity xil_defaultlib.half_mul [half_mul_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_data_path [fir_data_path_default]
Compiling architecture behavioral of entity xil_defaultlib.controlador_fir [controlador_fir_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_filter [fir_filter_default]
Compiling architecture behavioral of entity xil_defaultlib.dsed_audio [dsed_audio_default]
Compiling architecture behavioral of entity xil_defaultlib.dsed_audio_1_tb
Built simulation snapshot dsed_audio_1_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 1378.359 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '28' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 1378.359 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
Time: 16675 ps  Iteration: 5  Process: /dsed_audio_1_tb/DUT/CLK_WIZ/inst/mmcm_adv_inst/pchk_p  File: /wrk/2017.2/nightly/2017_06_15_1909853/data/vhdl/src/unisims/primitive/MMCME2_ADV.vhd
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1378.359 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1378.359 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:58 . Memory (MB): peak = 1378.359 ; gain = 0.000
run 100 ms
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 1378.359 ; gain = 0.000
run 100 us
run: Time (s): cpu = 00:00:29 ; elapsed = 00:01:39 . Memory (MB): peak = 1378.359 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Instalacion/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'dsed_audio_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
"xvhdl -m64 --relax -prj dsed_audio_1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_mux
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized0\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized1\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized10\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized11\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized12\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized13\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized14\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized15\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized16\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized17\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized18\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized19\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized2\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized20\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized21\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized22\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized23\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized24\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized25\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized26\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized27\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized28\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized29\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized3\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized30\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized31\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized32\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized33\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized34\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized35\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized36\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized37\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized38\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized39\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized4\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized40\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized41\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized42\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized43\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized44\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized45\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized46\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized47\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized48\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized49\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized5\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized50\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized51\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized52\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized53\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized54\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized55\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized56\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized57\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized58\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized59\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized6\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized60\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized61\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized62\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized7\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized8\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized9\
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized10\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized11\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized12\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized13\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized14\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized15\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized16\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized17\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized18\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized19\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized20\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized21\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized22\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized23\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized24\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized25\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized26\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized27\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized28\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized29\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized30\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized31\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized32\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized33\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized34\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized35\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized36\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized37\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized38\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized39\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized40\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized41\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized42\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized43\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized44\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized45\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized46\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized47\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized48\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized49\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized50\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized51\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized52\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized53\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized54\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized55\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized56\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized57\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized58\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized59\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized60\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized61\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized62\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized7\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized8\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized9\
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_v8_3_6
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/ip/clk_wiz_12mhz/clk_wiz_12mhz_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_wiz_12mhz_clk_wiz_12mhz_clk_wiz
INFO: [VRFC 10-307] analyzing entity clk_wiz_12mhz
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/package_dsed.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/FSMD_microphone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSMD_microphone
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/audio_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audio_interface
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/average_power_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity average_power_display
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/controlador_fir.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlador_fir
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/dsed_audio.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dsed_audio
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/enable_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity enable_generator
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_data_path.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_data_path
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/half_mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity half_mul
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/pwm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwm
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sim_1/new/dsed_audio_1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dsed_audio_1_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1378.359 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Instalacion/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 57c794d15a2945ca9f5ce459fb299daf --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot dsed_audio_1_tb_behav xil_defaultlib.dsed_audio_1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.package_dsed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9,1,1,1,4,1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=49.8...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_12mhz_clk_wiz_12mhz_clk_wiz [clk_wiz_12mhz_clk_wiz_12mhz_clk_...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_12mhz [clk_wiz_12mhz_default]
Compiling architecture behavioral of entity xil_defaultlib.pwm [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.FSMD_microphone [fsmd_microphone_default]
Compiling architecture behavioral of entity xil_defaultlib.enable_generator [enable_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.average_power_display [average_power_display_default]
Compiling architecture behavioral of entity xil_defaultlib.audio_interface [audio_interface_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101100001000")(0...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_mux [blk_mem_gen_0_blk_mem_gen_mux_de...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,ram_extensio...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,ram_extensio...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_wrapper [blk_mem_gen_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_width [blk_mem_gen_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized9\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized9\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized10\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized10\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized11\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized11\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized12\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized12\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized13\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized13\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized14\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized14\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized15\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized15\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized16\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized16\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized17\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized17\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized18\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized18\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized0\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized19\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized19\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized20\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized20\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized21\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized21\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized22\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized22\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized23\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized23\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized24\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized24\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized25\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized25\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized26\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized26\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized27\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized27\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized28\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized28\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized1\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized29\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized29\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized30\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized30\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized31\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized31\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized32\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized32\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized33\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized33\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized34\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized34\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized35\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized35\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized36\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized36\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized37\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized37\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized38\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized38\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized2\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized39\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized39\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized40\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized40\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized41\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized41\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized42\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized42\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized43\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized43\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized44\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized44\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized45\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized45\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized46\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized46\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized47\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized47\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized48\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized48\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized3\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized49\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized49\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized50\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized50\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized51\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized51\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized52\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized52\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized53\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized53\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized54\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized54\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized55\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized55\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized56\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized56\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized57\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized57\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized58\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized58\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized4\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized59\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized59\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized60\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized60\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized61\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized61\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized62\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized62\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized5\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized6\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized7\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized7\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized8\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized8\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_generic_cstr [blk_mem_gen_0_blk_mem_gen_generi...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_top [blk_mem_gen_0_blk_mem_gen_top_de...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_3_6_synth [blk_mem_gen_0_blk_mem_gen_v8_3_6...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_3_6 [blk_mem_gen_0_blk_mem_gen_v8_3_6...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0 [blk_mem_gen_0_default]
Compiling architecture behavioral of entity xil_defaultlib.half_mul [half_mul_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_data_path [fir_data_path_default]
Compiling architecture behavioral of entity xil_defaultlib.controlador_fir [controlador_fir_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_filter [fir_filter_default]
Compiling architecture behavioral of entity xil_defaultlib.dsed_audio [dsed_audio_default]
Compiling architecture behavioral of entity xil_defaultlib.dsed_audio_1_tb
Built simulation snapshot dsed_audio_1_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav/xsim.dir/dsed_audio_1_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Dec 29 19:38:36 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 1378.359 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "dsed_audio_1_tb_behav -key {Behavioral:sim_1:Functional:dsed_audio_1_tb} -tclbatch {dsed_audio_1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source dsed_audio_1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
Time: 16675 ps  Iteration: 5  Process: /dsed_audio_1_tb/DUT/CLK_WIZ/inst/mmcm_adv_inst/pchk_p  File: /wrk/2017.2/nightly/2017_06_15_1909853/data/vhdl/src/unisims/primitive/MMCME2_ADV.vhd
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1378.359 ; gain = 0.000
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 1378.359 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dsed_audio_1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:58 . Memory (MB): peak = 1378.359 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Instalacion/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'dsed_audio_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
"xvhdl -m64 --relax -prj dsed_audio_1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_mux
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized0\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized1\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized10\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized11\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized12\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized13\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized14\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized15\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized16\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized17\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized18\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized19\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized2\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized20\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized21\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized22\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized23\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized24\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized25\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized26\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized27\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized28\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized29\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized3\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized30\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized31\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized32\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized33\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized34\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized35\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized36\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized37\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized38\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized39\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized4\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized40\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized41\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized42\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized43\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized44\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized45\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized46\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized47\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized48\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized49\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized5\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized50\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized51\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized52\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized53\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized54\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized55\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized56\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized57\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized58\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized59\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized6\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized60\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized61\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized62\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized7\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized8\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized9\
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized10\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized11\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized12\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized13\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized14\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized15\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized16\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized17\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized18\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized19\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized20\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized21\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized22\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized23\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized24\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized25\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized26\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized27\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized28\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized29\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized30\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized31\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized32\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized33\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized34\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized35\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized36\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized37\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized38\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized39\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized40\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized41\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized42\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized43\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized44\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized45\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized46\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized47\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized48\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized49\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized50\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized51\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized52\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized53\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized54\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized55\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized56\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized57\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized58\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized59\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized60\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized61\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized62\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized7\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized8\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized9\
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_v8_3_6
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/ip/clk_wiz_12mhz/clk_wiz_12mhz_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_wiz_12mhz_clk_wiz_12mhz_clk_wiz
INFO: [VRFC 10-307] analyzing entity clk_wiz_12mhz
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/package_dsed.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/FSMD_microphone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSMD_microphone
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/audio_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audio_interface
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/average_power_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity average_power_display
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/controlador_fir.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlador_fir
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/dsed_audio.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dsed_audio
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/enable_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity enable_generator
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_data_path.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_data_path
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/half_mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity half_mul
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/pwm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwm
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sim_1/new/dsed_audio_1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dsed_audio_1_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1378.359 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1378.359 ; gain = 0.000
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Instalacion/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 57c794d15a2945ca9f5ce459fb299daf --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot dsed_audio_1_tb_behav xil_defaultlib.dsed_audio_1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.package_dsed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9,1,1,1,4,1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=49.8...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_12mhz_clk_wiz_12mhz_clk_wiz [clk_wiz_12mhz_clk_wiz_12mhz_clk_...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_12mhz [clk_wiz_12mhz_default]
Compiling architecture behavioral of entity xil_defaultlib.pwm [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.FSMD_microphone [fsmd_microphone_default]
Compiling architecture behavioral of entity xil_defaultlib.enable_generator [enable_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.average_power_display [average_power_display_default]
Compiling architecture behavioral of entity xil_defaultlib.audio_interface [audio_interface_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101100001000")(0...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_mux [blk_mem_gen_0_blk_mem_gen_mux_de...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,ram_extensio...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,ram_extensio...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_wrapper [blk_mem_gen_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_width [blk_mem_gen_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized9\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized9\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized10\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized10\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized11\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized11\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized12\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized12\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized13\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized13\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized14\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized14\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized15\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized15\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized16\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized16\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized17\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized17\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized18\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized18\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized0\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized19\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized19\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized20\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized20\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized21\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized21\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized22\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized22\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized23\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized23\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized24\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized24\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized25\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized25\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized26\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized26\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized27\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized27\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized28\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized28\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized1\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized29\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized29\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized30\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized30\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized31\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized31\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized32\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized32\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized33\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized33\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized34\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized34\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized35\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized35\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized36\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized36\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized37\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized37\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized38\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized38\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized2\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized39\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized39\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized40\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized40\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized41\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized41\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized42\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized42\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized43\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized43\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized44\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized44\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized45\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized45\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized46\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized46\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized47\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized47\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized48\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized48\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized3\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized49\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized49\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized50\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized50\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized51\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized51\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized52\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized52\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized53\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized53\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized54\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized54\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized55\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized55\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized56\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized56\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized57\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized57\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized58\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized58\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized4\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized59\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized59\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized60\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized60\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized61\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized61\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized62\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized62\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized5\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized6\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized7\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized7\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized8\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized8\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_generic_cstr [blk_mem_gen_0_blk_mem_gen_generi...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_top [blk_mem_gen_0_blk_mem_gen_top_de...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_3_6_synth [blk_mem_gen_0_blk_mem_gen_v8_3_6...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_3_6 [blk_mem_gen_0_blk_mem_gen_v8_3_6...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0 [blk_mem_gen_0_default]
Compiling architecture behavioral of entity xil_defaultlib.half_mul [half_mul_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_data_path [fir_data_path_default]
Compiling architecture behavioral of entity xil_defaultlib.controlador_fir [controlador_fir_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_filter [fir_filter_default]
Compiling architecture behavioral of entity xil_defaultlib.dsed_audio [dsed_audio_default]
Compiling architecture behavioral of entity xil_defaultlib.dsed_audio_1_tb
Built simulation snapshot dsed_audio_1_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 1378.359 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '29' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 1378.359 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
Time: 16675 ps  Iteration: 5  Process: /dsed_audio_1_tb/DUT/CLK_WIZ/inst/mmcm_adv_inst/pchk_p  File: /wrk/2017.2/nightly/2017_06_15_1909853/data/vhdl/src/unisims/primitive/MMCME2_ADV.vhd
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1378.359 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1378.359 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:57 . Memory (MB): peak = 1378.359 ; gain = 0.000
run 100 us
run: Time (s): cpu = 00:00:53 ; elapsed = 00:03:56 . Memory (MB): peak = 1378.359 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Instalacion/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'dsed_audio_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
"xvhdl -m64 --relax -prj dsed_audio_1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_mux
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized0\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized1\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized10\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized11\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized12\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized13\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized14\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized15\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized16\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized17\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized18\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized19\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized2\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized20\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized21\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized22\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized23\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized24\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized25\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized26\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized27\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized28\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized29\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized3\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized30\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized31\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized32\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized33\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized34\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized35\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized36\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized37\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized38\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized39\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized4\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized40\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized41\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized42\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized43\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized44\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized45\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized46\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized47\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized48\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized49\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized5\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized50\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized51\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized52\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized53\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized54\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized55\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized56\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized57\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized58\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized59\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized6\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized60\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized61\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized62\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized7\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized8\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized9\
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized10\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized11\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized12\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized13\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized14\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized15\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized16\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized17\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized18\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized19\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized20\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized21\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized22\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized23\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized24\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized25\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized26\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized27\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized28\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized29\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized30\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized31\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized32\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized33\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized34\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized35\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized36\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized37\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized38\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized39\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized40\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized41\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized42\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized43\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized44\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized45\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized46\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized47\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized48\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized49\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized50\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized51\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized52\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized53\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized54\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized55\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized56\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized57\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized58\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized59\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized60\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized61\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized62\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized7\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized8\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized9\
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_v8_3_6
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/ip/clk_wiz_12mhz/clk_wiz_12mhz_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_wiz_12mhz_clk_wiz_12mhz_clk_wiz
INFO: [VRFC 10-307] analyzing entity clk_wiz_12mhz
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/package_dsed.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/FSMD_microphone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSMD_microphone
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/audio_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audio_interface
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/average_power_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity average_power_display
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/controlador_fir.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlador_fir
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/dsed_audio.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dsed_audio
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/enable_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity enable_generator
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_data_path.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_data_path
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/half_mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity half_mul
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/pwm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwm
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sim_1/new/dsed_audio_1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dsed_audio_1_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1378.359 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1378.359 ; gain = 0.000
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Instalacion/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 57c794d15a2945ca9f5ce459fb299daf --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot dsed_audio_1_tb_behav xil_defaultlib.dsed_audio_1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.package_dsed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9,1,1,1,4,1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=49.8...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_12mhz_clk_wiz_12mhz_clk_wiz [clk_wiz_12mhz_clk_wiz_12mhz_clk_...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_12mhz [clk_wiz_12mhz_default]
Compiling architecture behavioral of entity xil_defaultlib.pwm [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.FSMD_microphone [fsmd_microphone_default]
Compiling architecture behavioral of entity xil_defaultlib.enable_generator [enable_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.average_power_display [average_power_display_default]
Compiling architecture behavioral of entity xil_defaultlib.audio_interface [audio_interface_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101100001000")(0...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_mux [blk_mem_gen_0_blk_mem_gen_mux_de...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,ram_extensio...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,ram_extensio...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_wrapper [blk_mem_gen_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_width [blk_mem_gen_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized9\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized9\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized10\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized10\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized11\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized11\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized12\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized12\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized13\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized13\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized14\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized14\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized15\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized15\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized16\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized16\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized17\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized17\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized18\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized18\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized0\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized19\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized19\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized20\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized20\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized21\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized21\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized22\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized22\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized23\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized23\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized24\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized24\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized25\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized25\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized26\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized26\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized27\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized27\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized28\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized28\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized1\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized29\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized29\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized30\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized30\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized31\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized31\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized32\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized32\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized33\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized33\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized34\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized34\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized35\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized35\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized36\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized36\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized37\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized37\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized38\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized38\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized2\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized39\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized39\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized40\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized40\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized41\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized41\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized42\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized42\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized43\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized43\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized44\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized44\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized45\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized45\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized46\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized46\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized47\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized47\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized48\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized48\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized3\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized49\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized49\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized50\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized50\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized51\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized51\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized52\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized52\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized53\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized53\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized54\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized54\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized55\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized55\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized56\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized56\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized57\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized57\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized58\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized58\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized4\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized59\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized59\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized60\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized60\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized61\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized61\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized62\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized62\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized5\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized6\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized7\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized7\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized8\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized8\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_generic_cstr [blk_mem_gen_0_blk_mem_gen_generi...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_top [blk_mem_gen_0_blk_mem_gen_top_de...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_3_6_synth [blk_mem_gen_0_blk_mem_gen_v8_3_6...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_3_6 [blk_mem_gen_0_blk_mem_gen_v8_3_6...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0 [blk_mem_gen_0_default]
Compiling architecture behavioral of entity xil_defaultlib.half_mul [half_mul_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_data_path [fir_data_path_default]
Compiling architecture behavioral of entity xil_defaultlib.controlador_fir [controlador_fir_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_filter [fir_filter_default]
Compiling architecture behavioral of entity xil_defaultlib.dsed_audio [dsed_audio_default]
Compiling architecture behavioral of entity xil_defaultlib.dsed_audio_1_tb
Built simulation snapshot dsed_audio_1_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 1378.359 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 1378.359 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
Time: 16675 ps  Iteration: 5  Process: /dsed_audio_1_tb/DUT/CLK_WIZ/inst/mmcm_adv_inst/pchk_p  File: /wrk/2017.2/nightly/2017_06_15_1909853/data/vhdl/src/unisims/primitive/MMCME2_ADV.vhd
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1378.359 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1378.359 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:01:05 . Memory (MB): peak = 1378.359 ; gain = 0.000
run 100 us
run: Time (s): cpu = 00:00:35 ; elapsed = 00:03:02 . Memory (MB): peak = 1378.359 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Instalacion/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'dsed_audio_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
"xvhdl -m64 --relax -prj dsed_audio_1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_mux
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized0\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized1\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized10\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized11\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized12\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized13\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized14\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized15\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized16\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized17\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized18\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized19\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized2\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized20\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized21\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized22\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized23\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized24\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized25\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized26\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized27\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized28\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized29\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized3\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized30\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized31\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized32\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized33\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized34\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized35\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized36\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized37\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized38\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized39\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized4\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized40\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized41\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized42\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized43\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized44\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized45\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized46\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized47\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized48\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized49\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized5\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized50\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized51\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized52\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized53\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized54\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized55\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized56\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized57\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized58\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized59\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized6\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized60\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized61\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized62\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized7\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized8\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized9\
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized10\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized11\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized12\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized13\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized14\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized15\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized16\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized17\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized18\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized19\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized20\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized21\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized22\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized23\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized24\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized25\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized26\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized27\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized28\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized29\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized30\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized31\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized32\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized33\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized34\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized35\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized36\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized37\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized38\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized39\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized40\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized41\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized42\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized43\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized44\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized45\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized46\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized47\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized48\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized49\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized50\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized51\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized52\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized53\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized54\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized55\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized56\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized57\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized58\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized59\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized60\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized61\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized62\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized7\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized8\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized9\
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_v8_3_6
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/ip/clk_wiz_12mhz/clk_wiz_12mhz_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_wiz_12mhz_clk_wiz_12mhz_clk_wiz
INFO: [VRFC 10-307] analyzing entity clk_wiz_12mhz
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/package_dsed.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/FSMD_microphone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSMD_microphone
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/audio_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audio_interface
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/average_power_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity average_power_display
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/controlador_fir.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlador_fir
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/dsed_audio.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dsed_audio
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/enable_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity enable_generator
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_data_path.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_data_path
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/half_mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity half_mul
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/pwm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwm
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sim_1/new/dsed_audio_1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dsed_audio_1_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1378.359 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1378.359 ; gain = 0.000
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Instalacion/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 57c794d15a2945ca9f5ce459fb299daf --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot dsed_audio_1_tb_behav xil_defaultlib.dsed_audio_1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.package_dsed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9,1,1,1,4,1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=49.8...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_12mhz_clk_wiz_12mhz_clk_wiz [clk_wiz_12mhz_clk_wiz_12mhz_clk_...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_12mhz [clk_wiz_12mhz_default]
Compiling architecture behavioral of entity xil_defaultlib.pwm [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.FSMD_microphone [fsmd_microphone_default]
Compiling architecture behavioral of entity xil_defaultlib.enable_generator [enable_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.average_power_display [average_power_display_default]
Compiling architecture behavioral of entity xil_defaultlib.audio_interface [audio_interface_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101100001000")(0...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_mux [blk_mem_gen_0_blk_mem_gen_mux_de...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,ram_extensio...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,ram_extensio...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_wrapper [blk_mem_gen_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_width [blk_mem_gen_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized9\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized9\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized10\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized10\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized11\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized11\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized12\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized12\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized13\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized13\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized14\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized14\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized15\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized15\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized16\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized16\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized17\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized17\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized18\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized18\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized0\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized19\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized19\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized20\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized20\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized21\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized21\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized22\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized22\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized23\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized23\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized24\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized24\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized25\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized25\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized26\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized26\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized27\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized27\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized28\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized28\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized1\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized29\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized29\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized30\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized30\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized31\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized31\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized32\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized32\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized33\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized33\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized34\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized34\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized35\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized35\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized36\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized36\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized37\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized37\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized38\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized38\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized2\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized39\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized39\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized40\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized40\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized41\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized41\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized42\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized42\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized43\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized43\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized44\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized44\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized45\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized45\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized46\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized46\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized47\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized47\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized48\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized48\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized3\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized49\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized49\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized50\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized50\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized51\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized51\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized52\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized52\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized53\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized53\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized54\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized54\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized55\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized55\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized56\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized56\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized57\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized57\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized58\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized58\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized4\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized59\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized59\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized60\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized60\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized61\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized61\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized62\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized62\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized5\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized6\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized7\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized7\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized8\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized8\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_generic_cstr [blk_mem_gen_0_blk_mem_gen_generi...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_top [blk_mem_gen_0_blk_mem_gen_top_de...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_3_6_synth [blk_mem_gen_0_blk_mem_gen_v8_3_6...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_3_6 [blk_mem_gen_0_blk_mem_gen_v8_3_6...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0 [blk_mem_gen_0_default]
Compiling architecture behavioral of entity xil_defaultlib.half_mul [half_mul_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_data_path [fir_data_path_default]
Compiling architecture behavioral of entity xil_defaultlib.controlador_fir [controlador_fir_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_filter [fir_filter_default]
Compiling architecture behavioral of entity xil_defaultlib.dsed_audio [dsed_audio_default]
Compiling architecture behavioral of entity xil_defaultlib.dsed_audio_1_tb
Built simulation snapshot dsed_audio_1_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:35 . Memory (MB): peak = 1378.359 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '35' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:35 . Memory (MB): peak = 1378.359 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
Time: 16675 ps  Iteration: 5  Process: /dsed_audio_1_tb/DUT/CLK_WIZ/inst/mmcm_adv_inst/pchk_p  File: /wrk/2017.2/nightly/2017_06_15_1909853/data/vhdl/src/unisims/primitive/MMCME2_ADV.vhd
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1378.359 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 1378.359 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:01:05 . Memory (MB): peak = 1378.359 ; gain = 0.000
run 100 us
run: Time (s): cpu = 00:00:19 ; elapsed = 00:01:01 . Memory (MB): peak = 1378.359 ; gain = 0.000
run 100 us
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:46 . Memory (MB): peak = 1378.359 ; gain = 0.000
run 100 us
run: Time (s): cpu = 00:02:20 ; elapsed = 00:12:47 . Memory (MB): peak = 1378.359 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Instalacion/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'dsed_audio_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
"xvhdl -m64 --relax -prj dsed_audio_1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_mux
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized0\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized1\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized10\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized11\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized12\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized13\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized14\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized15\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized16\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized17\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized18\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized19\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized2\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized20\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized21\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized22\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized23\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized24\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized25\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized26\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized27\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized28\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized29\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized3\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized30\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized31\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized32\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized33\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized34\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized35\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized36\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized37\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized38\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized39\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized4\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized40\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized41\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized42\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized43\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized44\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized45\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized46\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized47\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized48\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized49\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized5\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized50\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized51\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized52\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized53\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized54\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized55\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized56\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized57\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized58\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized59\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized6\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized60\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized61\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized62\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized7\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized8\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized9\
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized10\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized11\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized12\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized13\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized14\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized15\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized16\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized17\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized18\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized19\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized20\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized21\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized22\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized23\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized24\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized25\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized26\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized27\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized28\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized29\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized30\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized31\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized32\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized33\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized34\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized35\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized36\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized37\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized38\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized39\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized40\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized41\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized42\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized43\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized44\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized45\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized46\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized47\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized48\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized49\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized50\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized51\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized52\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized53\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized54\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized55\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized56\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized57\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized58\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized59\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized60\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized61\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized62\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized7\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized8\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized9\
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_v8_3_6
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/ip/clk_wiz_12mhz/clk_wiz_12mhz_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_wiz_12mhz_clk_wiz_12mhz_clk_wiz
INFO: [VRFC 10-307] analyzing entity clk_wiz_12mhz
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/package_dsed.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/FSMD_microphone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSMD_microphone
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/audio_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audio_interface
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/average_power_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity average_power_display
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/controlador_fir.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlador_fir
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/dsed_audio.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dsed_audio
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/enable_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity enable_generator
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_data_path.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_data_path
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/half_mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity half_mul
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/pwm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwm
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sim_1/new/dsed_audio_1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dsed_audio_1_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1378.359 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1378.359 ; gain = 0.000
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Instalacion/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 57c794d15a2945ca9f5ce459fb299daf --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot dsed_audio_1_tb_behav xil_defaultlib.dsed_audio_1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.package_dsed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9,1,1,1,4,1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=49.8...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_12mhz_clk_wiz_12mhz_clk_wiz [clk_wiz_12mhz_clk_wiz_12mhz_clk_...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_12mhz [clk_wiz_12mhz_default]
Compiling architecture behavioral of entity xil_defaultlib.pwm [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.FSMD_microphone [fsmd_microphone_default]
Compiling architecture behavioral of entity xil_defaultlib.enable_generator [enable_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.average_power_display [average_power_display_default]
Compiling architecture behavioral of entity xil_defaultlib.audio_interface [audio_interface_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101100001000")(0...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_mux [blk_mem_gen_0_blk_mem_gen_mux_de...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,ram_extensio...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,ram_extensio...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_wrapper [blk_mem_gen_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_width [blk_mem_gen_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized9\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized9\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized10\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized10\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized11\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized11\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized12\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized12\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized13\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized13\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized14\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized14\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized15\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized15\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized16\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized16\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized17\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized17\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized18\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized18\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized0\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized19\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized19\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized20\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized20\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized21\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized21\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized22\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized22\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized23\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized23\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized24\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized24\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized25\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized25\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized26\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized26\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized27\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized27\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized28\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized28\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized1\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized29\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized29\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized30\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized30\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized31\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized31\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized32\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized32\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized33\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized33\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized34\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized34\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized35\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized35\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized36\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized36\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized37\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized37\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized38\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized38\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized2\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized39\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized39\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized40\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized40\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized41\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized41\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized42\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized42\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized43\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized43\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized44\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized44\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized45\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized45\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized46\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized46\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized47\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized47\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized48\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized48\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized3\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized49\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized49\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized50\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized50\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized51\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized51\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized52\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized52\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized53\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized53\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized54\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized54\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized55\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized55\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized56\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized56\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized57\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized57\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized58\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized58\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized4\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized59\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized59\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized60\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized60\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized61\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized61\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized62\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized62\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized5\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized6\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized7\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized7\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized8\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized8\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_generic_cstr [blk_mem_gen_0_blk_mem_gen_generi...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_top [blk_mem_gen_0_blk_mem_gen_top_de...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_3_6_synth [blk_mem_gen_0_blk_mem_gen_v8_3_6...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_3_6 [blk_mem_gen_0_blk_mem_gen_v8_3_6...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0 [blk_mem_gen_0_default]
Compiling architecture behavioral of entity xil_defaultlib.half_mul [half_mul_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_data_path [fir_data_path_default]
Compiling architecture behavioral of entity xil_defaultlib.controlador_fir [controlador_fir_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_filter [fir_filter_default]
Compiling architecture behavioral of entity xil_defaultlib.dsed_audio [dsed_audio_default]
Compiling architecture behavioral of entity xil_defaultlib.dsed_audio_1_tb
Built simulation snapshot dsed_audio_1_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:30 . Memory (MB): peak = 1378.359 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:30 . Memory (MB): peak = 1378.359 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
Time: 16675 ps  Iteration: 5  Process: /dsed_audio_1_tb/DUT/CLK_WIZ/inst/mmcm_adv_inst/pchk_p  File: /wrk/2017.2/nightly/2017_06_15_1909853/data/vhdl/src/unisims/primitive/MMCME2_ADV.vhd
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1378.359 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1378.359 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:01:00 . Memory (MB): peak = 1378.359 ; gain = 0.000
run 100 us
run: Time (s): cpu = 00:00:22 ; elapsed = 00:02:18 . Memory (MB): peak = 1378.359 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Instalacion/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'dsed_audio_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
"xvhdl -m64 --relax -prj dsed_audio_1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_mux
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized0\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized1\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized10\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized11\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized12\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized13\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized14\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized15\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized16\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized17\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized18\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized19\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized2\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized20\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized21\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized22\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized23\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized24\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized25\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized26\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized27\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized28\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized29\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized3\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized30\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized31\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized32\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized33\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized34\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized35\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized36\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized37\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized38\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized39\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized4\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized40\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized41\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized42\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized43\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized44\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized45\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized46\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized47\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized48\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized49\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized5\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized50\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized51\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized52\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized53\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized54\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized55\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized56\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized57\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized58\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized59\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized6\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized60\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized61\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized62\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized7\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized8\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized9\
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized10\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized11\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized12\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized13\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized14\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized15\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized16\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized17\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized18\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized19\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized20\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized21\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized22\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized23\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized24\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized25\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized26\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized27\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized28\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized29\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized30\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized31\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized32\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized33\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized34\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized35\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized36\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized37\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized38\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized39\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized40\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized41\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized42\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized43\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized44\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized45\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized46\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized47\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized48\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized49\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized50\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized51\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized52\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized53\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized54\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized55\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized56\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized57\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized58\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized59\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized60\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized61\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized62\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized7\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized8\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized9\
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_v8_3_6
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/ip/clk_wiz_12mhz/clk_wiz_12mhz_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_wiz_12mhz_clk_wiz_12mhz_clk_wiz
INFO: [VRFC 10-307] analyzing entity clk_wiz_12mhz
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/package_dsed.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/FSMD_microphone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSMD_microphone
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/audio_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audio_interface
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/average_power_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity average_power_display
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/controlador_fir.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlador_fir
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/dsed_audio.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dsed_audio
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/enable_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity enable_generator
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_data_path.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_data_path
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/half_mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity half_mul
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/pwm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwm
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sim_1/new/dsed_audio_1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dsed_audio_1_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1378.359 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1378.359 ; gain = 0.000
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Instalacion/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 57c794d15a2945ca9f5ce459fb299daf --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot dsed_audio_1_tb_behav xil_defaultlib.dsed_audio_1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.package_dsed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9,1,1,1,4,1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=49.8...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_12mhz_clk_wiz_12mhz_clk_wiz [clk_wiz_12mhz_clk_wiz_12mhz_clk_...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_12mhz [clk_wiz_12mhz_default]
Compiling architecture behavioral of entity xil_defaultlib.pwm [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.FSMD_microphone [fsmd_microphone_default]
Compiling architecture behavioral of entity xil_defaultlib.enable_generator [enable_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.average_power_display [average_power_display_default]
Compiling architecture behavioral of entity xil_defaultlib.audio_interface [audio_interface_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101100001000")(0...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_mux [blk_mem_gen_0_blk_mem_gen_mux_de...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,ram_extensio...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,ram_extensio...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_wrapper [blk_mem_gen_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_width [blk_mem_gen_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized9\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized9\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized10\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized10\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized11\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized11\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized12\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized12\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized13\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized13\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized14\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized14\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized15\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized15\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized16\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized16\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized17\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized17\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized18\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized18\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized0\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized19\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized19\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized20\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized20\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized21\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized21\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized22\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized22\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized23\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized23\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized24\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized24\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized25\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized25\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized26\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized26\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized27\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized27\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized28\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized28\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized1\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized29\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized29\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized30\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized30\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized31\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized31\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized32\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized32\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized33\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized33\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized34\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized34\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized35\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized35\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized36\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized36\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized37\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized37\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized38\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized38\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized2\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized39\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized39\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized40\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized40\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized41\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized41\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized42\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized42\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized43\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized43\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized44\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized44\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized45\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized45\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized46\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized46\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized47\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized47\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized48\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized48\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized3\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized49\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized49\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized50\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized50\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized51\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized51\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized52\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized52\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized53\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized53\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized54\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized54\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized55\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized55\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized56\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized56\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized57\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized57\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized58\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized58\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized4\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized59\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized59\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized60\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized60\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized61\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized61\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized62\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized62\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized5\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized6\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized7\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized7\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized8\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized8\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_generic_cstr [blk_mem_gen_0_blk_mem_gen_generi...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_top [blk_mem_gen_0_blk_mem_gen_top_de...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_3_6_synth [blk_mem_gen_0_blk_mem_gen_v8_3_6...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_3_6 [blk_mem_gen_0_blk_mem_gen_v8_3_6...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0 [blk_mem_gen_0_default]
Compiling architecture behavioral of entity xil_defaultlib.half_mul [half_mul_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_data_path [fir_data_path_default]
Compiling architecture behavioral of entity xil_defaultlib.controlador_fir [controlador_fir_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_filter [fir_filter_default]
Compiling architecture behavioral of entity xil_defaultlib.dsed_audio [dsed_audio_default]
Compiling architecture behavioral of entity xil_defaultlib.dsed_audio_1_tb
Built simulation snapshot dsed_audio_1_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 1378.359 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 1378.359 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
Time: 16675 ps  Iteration: 5  Process: /dsed_audio_1_tb/DUT/CLK_WIZ/inst/mmcm_adv_inst/pchk_p  File: /wrk/2017.2/nightly/2017_06_15_1909853/data/vhdl/src/unisims/primitive/MMCME2_ADV.vhd
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1378.359 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1378.359 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 1378.359 ; gain = 0.000
run 100 us
run: Time (s): cpu = 00:00:16 ; elapsed = 00:01:35 . Memory (MB): peak = 1378.359 ; gain = 0.000
add_bp {D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/dsed_audio.vhd} 475
remove_bps -file {D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/dsed_audio.vhd} -line 475
add_bp {D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/dsed_audio.vhd} 475
remove_bps -file {D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/dsed_audio.vhd} -line 475
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5999 ns
Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
Time: 16675 ps  Iteration: 5  Process: /dsed_audio_1_tb/DUT/CLK_WIZ/inst/mmcm_adv_inst/pchk_p  File: /wrk/2017.2/nightly/2017_06_15_1909853/data/vhdl/src/unisims/primitive/MMCME2_ADV.vhd
run: Time (s): cpu = 00:00:10 ; elapsed = 00:01:17 . Memory (MB): peak = 1378.359 ; gain = 0.000
add_bp {D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/dsed_audio.vhd} 475
run 5999 ns
Stopped at time : 6016781 ps : File "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/dsed_audio.vhd" Line 475
step
Stopped at time : 6016781 ps : File "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/dsed_audio.vhd" Line 482
step
Stopped at time : 6016781 ps : File "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/dsed_audio.vhd" Line 483
step
Stopped at time : 6016781 ps : File "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/dsed_audio.vhd" Line 484
step
Stopped at time : 6016781 ps : File "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/dsed_audio.vhd" Line 549
step
Stopped at time : 6016781 ps : File "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/dsed_audio.vhd" Line 203
step
Stopped at time : 6016781 ps : File "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/controlador_fir.vhd" Line 81
step
Stopped at time : 6016781 ps : File "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/controlador_fir.vhd" Line 82
step
Stopped at time : 6016781 ps : File "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/controlador_fir.vhd" Line 83
step
Stopped at time : 6016781 ps : File "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/controlador_fir.vhd" Line 85
step
Stopped at time : 6016781 ps : File "D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/new/controlador_fir.vhd" Line 86
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1378.359 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jan  3 23:28:36 2021...
