{title:'Shen et al. (§72023§r)', author: 'Shan Shen; Tianxiang Shao; Xiaojing Shang; Yichen Guo; Ming Ling; Jun Yang; Longxing Shi', display:{Lore:['[{"text": "arXiv:1904.11200", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTS Cache: A Fast Cache with Timing-speculation Mechanism Under Low Supply Voltages\\u00a7r\\n\\n\\u00a78\\u00a7oShan Shen\\nTianxiang Shao\\nXiaojing Shang\\n+ 3 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1904.11200\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TVLSI.2019.2935227\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nin IEEE Transactions on Very Large Scale Integration (VLSI)\\n  Systems, vol. 28, no. 1, pp. 252-262, Jan. 2020\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 15 Jun 2023 08:24:40 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThe final version in Transaction on VLSI\\u00a7r"}']}
{title:'Song et al. (§72023§r)', author: 'Linghao Song; Fan Chen; Xuehai Qian; Hai Li; Yiran Chen', display:{Lore:['[{"text": "arXiv:2011.03190", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lReFloat: Low-Cost Floating-Point Processing in ReRAM for Accelerating Iterative Linear Solvers\\u00a7r\\n\\n\\u00a78\\u00a7oLinghao Song\\nFan Chen\\nXuehai Qian\\nHai Li\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2011.03190\\u00a7r\\n\\nVersion:\\u00a77v6 (Tue, 10 Oct 2023 03:44:03 GMT)\\u00a7r"}']}
{title:'Niu et al. (§72023§r)', author: 'Siyuan Niu; Aida Todri-Sanial', display:{Lore:['[{"text": "arXiv:2102.05321", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a75quant-ph\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEnabling Multi-programming Mechanism for Quantum Computing in the NISQ Era\\u00a7r\\n\\n\\u00a78\\u00a7oSiyuan Niu\\nAida Todri-Sanial\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2102.05321\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.22331/q-2023-02-16-925\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nQuantum 7, 925 (2023)\\u00a7r\\n\\nVersion:\\u00a77v3 (Fri, 10 Feb 2023 09:53:55 GMT)\\u00a7r"}']}
{title:'Oliveira et al. (§72023§r)', author: 'Geraldo F. Oliveira; Juan Gómez-Luna; Lois Orosa; Saugata Ghose; Nandita Vijaykumar; Ivan Fernandez; Mohammad Sadrosadati; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2105.03725", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDAMOV: A New Methodology and Benchmark Suite for Evaluating Data Movement Bottlenecks\\u00a7r\\n\\n\\u00a78\\u00a7oGeraldo F. Oliveira\\nJuan G\\u00f3mez-Luna\\nLois Orosa\\n+ 4 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2105.03725\\u00a7r\\n\\nVersion:\\u00a77v6 (Thu, 6 Apr 2023 14:33:03 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oOur open source software is available at https://github.com/CMU-SAFARI/DAMOV\\u00a7r"}']}
{title:'Vijaykumar et al. (§72023§r)', author: 'Nandita Vijaykumar; Ataberk Olgun; Konstantinos Kanellopoulos; Nisa Bostancı; Hasan Hassan; Mehrshad Lotfi; Phillip B. Gibbons; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2105.08123", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMetaSys: A Practical Open-Source Metadata Management System to Implement and Evaluate Cross-Layer Optimizations\\u00a7r\\n\\n\\u00a78\\u00a7oNandita Vijaykumar\\nAtaberk Olgun\\nKonstantinos Kanellopoulos\\n+ 4 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2105.08123\\u00a7r\\n\\nVersion:\\u00a77v5 (Sat, 21 Jan 2023 10:00:56 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oA shorter version of thiswork is to appear at theACM Transactions on Architecture and Code Optimization (TACO). 27 pages, 15 figures\\u00a7r"}']}
{title:'Kleyko et al. (§72023§r)', author: 'Denis Kleyko; Mike Davies; E. Paxon Frady; Pentti Kanerva; Spencer J. Kent; Bruno A. Olshausen; Evgeny Osipov; Jan M. Rabaey; Dmitri A. Rachkovskij; Abbas Rahimi; Friedrich T. Sommer', display:{Lore:['[{"text": "arXiv:2106.05268", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lVector Symbolic Architectures as a Computing Framework for Emerging Hardware\\u00a7r\\n\\n\\u00a78\\u00a7oDenis Kleyko\\nMike Davies\\nE. Paxon Frady\\n+ 7 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2106.05268\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/JPROC.2022.3209104\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nProceedings of the IEEE (2022), vol. 110, no. 10\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 20 Jul 2023 16:47:20 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o31 pages, 15 figures, 4 Tables\\u00a7r"}']}
{title:'Karimi et al. (§72023§r)', author: 'Fereshteh Karimi; Reza Faghih Mirzaee; Ali Fakeri-Tabrizi; Arman Roohi', display:{Lore:['[{"text": "arXiv:2107.11881", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lUltra-Fast, High-Performance 8x8 Approximate Multipliers by a New Multicolumn 3,3:2 Inexact Compressor and its Derivatives\\u00a7r\\n\\n\\u00a78\\u00a7oFereshteh Karimi\\nReza Faghih Mirzaee\\nAli Fakeri-Tabrizi\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2107.11881\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1002/cta.3613\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nInternational Journal of Circuit Theory and Applications, July\\n  2023\\u00a7r\\n\\nVersion:\\u00a77v3 (Tue, 15 Aug 2023 10:35:59 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o21 Pages, 18 Figures, 6 Tables\\u00a7r"}']}
{title:'Bera et al. (§72023§r)', author: 'Rahul Bera; Konstantinos Kanellopoulos; Anant V. Nori; Taha Shahroodi; Sreenivas Subramoney; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2109.12021", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning\\u00a7r\\n\\n\\u00a78\\u00a7oRahul Bera\\nKonstantinos Kanellopoulos\\nAnant V. Nori\\n+ 2 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2109.12021\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3466752.3480114\\u00a7r\\n\\nVersion:\\u00a77v5 (Thu, 6 Apr 2023 15:55:30 GMT)\\u00a7r"}']}
{title:'Gómez-Luna et al. (§72023§r)', author: 'Juan Gómez-Luna; Izzat El Hajj; Ivan Fernandez; Christina Giannoula; Geraldo F. Oliveira; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2110.01709", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBenchmarking Memory-Centric Computing Systems: Analysis of Real Processing-in-Memory Hardware\\u00a7r\\n\\n\\u00a78\\u00a7oJuan G\\u00f3mez-Luna\\nIzzat El Hajj\\nIvan Fernandez\\n+ 2 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2110.01709\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 3 Apr 2023 12:28:40 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oInvited paper to appear at Workshop on Computing with Unconventional Technologies (CUT) 2021 https://sites.google.com/umn.edu/cut-2021/home. arXiv admin note: substantial text overlap with arXiv:2105.03814\\u00a7r"}']}
{title:'Olgun et al. (§72023§r)', author: 'Ataberk Olgun; Juan Gómez Luna; Konstantinos Kanellopoulos; Behzad Salami; Hasan Hassan; Oğuz Ergin; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2111.00082", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPiDRAM: A Holistic End-to-end FPGA-based Framework for Processing-in-DRAM\\u00a7r\\n\\n\\u00a78\\u00a7oAtaberk Olgun\\nJuan G\\u00f3mez Luna\\nKonstantinos Kanellopoulos\\n+ 3 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2111.00082\\u00a7r\\n\\nVersion:\\u00a77v6 (Mon, 4 Sep 2023 19:51:50 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear in ACM Transactions on Architecture and Code Optimization\\u00a7r"}']}
{title:'Oliveira et al. (§72023§r)', author: 'Geraldo F. Oliveira; Saugata Ghose; Juan Gómez-Luna; Amirali Boroumand; Alexis Savery; Sonny Rao; Salman Qazi; Gwendal Grignou; Rahul Thakur; Eric Shiu; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2111.02325", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lExtending Memory Capacity in Consumer Devices with Emerging Non-Volatile Memory: An Experimental Study\\u00a7r\\n\\n\\u00a78\\u00a7oGeraldo F. Oliveira\\nSaugata Ghose\\nJuan G\\u00f3mez-Luna\\n+ 7 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2111.02325\\u00a7r\\n\\nVersion:\\u00a77v3 (Tue, 19 Sep 2023 10:32:59 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis paper has been accepted by IEEE Access\\u00a7r"}']}
{title:'Davies et al. (§72023§r)', author: 'Michael Davies; Karthikeyan Sankaralingam', display:{Lore:['[{"text": "arXiv:2112.02204", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lViolet: Architecturally Exposed Orchestration, Movement, and Placement for Generalized Deep Learning\\u00a7r\\n\\n\\u00a78\\u00a7oMichael Davies\\nKarthikeyan Sankaralingam\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2112.02204\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 10 Jan 2023 21:20:38 GMT)\\u00a7r"}']}
{title:'Bamberg et al. (§72023§r)', author: 'Lennart Bamberg; Arash Pourtaherian; Luc Waeijen; Anupam Chahar; Orlando Moreira', display:{Lore:['[{"text": "arXiv:2112.07019", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSynapse Compression for Event-Based Convolutional-Neural-Network Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oLennart Bamberg\\nArash Pourtaherian\\nLuc Waeijen\\nAnupam Chahar\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2112.07019\\u00a7r\\n\\nVersion:\\u00a77v3 (Tue, 24 Jan 2023 09:19:17 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPreprint accepted by the IEEE Transactions on Parallel and DistributedSystems\\u00a7r"}']}
{title:'Denzler et al. (§72023§r)', author: 'Alain Denzler; Rahul Bera; Nastaran Hajinazar; Gagandeep Singh; Geraldo F. Oliveira; Juan Gómez-Luna; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2112.14216", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCasper: Accelerating Stencil Computation using Near-cache Processing\\u00a7r\\n\\n\\u00a78\\u00a7oAlain Denzler\\nRahul Bera\\nNastaran Hajinazar\\n+ 3 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2112.14216\\u00a7r\\n\\nVersion:\\u00a77v4 (Tue, 5 Sep 2023 20:13:46 GMT)\\u00a7r"}']}
{title:'Zheng et al. (§72023§r)', author: 'Su Zheng; Zhen Li; Yao Lu; Jingbo Gao; Jide Zhang; Lingli Wang', display:{Lore:['[{"text": "arXiv:2201.08022", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHEAM: High-Efficiency Approximate Multiplier Optimization for Deep Neural Networks\\u00a7r\\n\\n\\u00a78\\u00a7oSu Zheng\\nZhen Li\\nYao Lu\\n+ 2 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2201.08022\\u00a7r\\n\\nVersion:\\u00a77v5 (Wed, 25 Oct 2023 09:18:47 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 pages, 2022 IEEE International Symposium on Circuits and Systems (ISCAS)\\u00a7r"}']}
{title:'Ottavi et al. (§72023§r)', author: 'Gianmarco Ottavi; Angelo Garofalo; Giuseppe Tagliavini; Francesco Conti; Alfio Di Mauro; Luca Benini; Davide Rossi', display:{Lore:['[{"text": "arXiv:2201.08656", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDustin: A 16-Cores Parallel Ultra-Low-Power Cluster with 2b-to-32b Fully Flexible Bit-Precision and Vector Lockstep Execution Mode\\u00a7r\\n\\n\\u00a78\\u00a7oGianmarco Ottavi\\nAngelo Garofalo\\nGiuseppe Tagliavini\\n+ 3 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2201.08656\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TCSI.2023.3254810\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 16 Mar 2023 09:24:28 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o13 pages, 17 figures, 2 tables, Journal\\u00a7r"}']}
{title:'Khazraee et al. (§72023§r)', author: 'Moein Khazraee; Alex Forencich; George Papen; Alex C. Snoeren; Aaron Schulman', display:{Lore:['[{"text": "arXiv:2201.08978", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRosebud: Making FPGA-Accelerated Middlebox Development More Pleasant\\u00a7r\\n\\n\\u00a78\\u00a7oMoein Khazraee\\nAlex Forencich\\nGeorge Papen\\nAlex C. Snoeren\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2201.08978\\u00a7r\\n\\nVersion:\\u00a77v3 (Fri, 17 Mar 2023 01:09:08 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o20 pages. Final version, to appear in ASPLOS23\\u00a7r"}']}
{title:'Neto et al. (§72023§r)', author: 'Walter Lau Neto; Yingjie Li; Pierre-Emmanuel Gaillardon; Cunxi Yu', display:{Lore:['[{"text": "arXiv:2202.07721", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFlowTune: End-to-end Automatic Logic Optimization Exploration via Domain-specific Multi-armed Bandit\\u00a7r\\n\\n\\u00a78\\u00a7oWalter Lau Neto\\nYingjie Li\\nPierre-Emmanuel Gaillardon\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2202.07721\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TCAD.2022.3213611\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE Transactions on Computer-Aided Design of Integrated Circuits\\n  and Systems (TCAD) 2023\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 23 May 2023 21:11:08 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o13 pages\\u00a7r"}']}
{title:'Ghiasi et al. (§72023§r)', author: 'Nika Mansouri Ghiasi; Jisung Park; Harun Mustafa; Jeremie Kim; Ataberk Olgun; Arvid Gollwitzer; Damla Senol Cali; Can Firtina; Haiyu Mao; Nour Almadhoun Alserr; Rachata Ausavarungnirun; Nandita Vijaykumar; Mohammed Alser; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2202.10400", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.OS\\u00a7r, \\u00a7bq-bio.GN\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lGenStore: A High-Performance and Energy-Efficient In-Storage Computing System for Genome Sequence Analysis\\u00a7r\\n\\n\\u00a78\\u00a7oNika Mansouri Ghiasi\\nJisung Park\\nHarun Mustafa\\n+ 10 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2202.10400\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 6 Apr 2023 16:56:04 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPublished at ASPLOS 2022\\u00a7r"}']}
{title:'Huang et al. (§72023§r)', author: 'Bo-Yuan Huang; Steven Lyubomirsky; Yi Li; Mike He; Gus Henry Smith; Thierry Tambe; Akash Gaonkar; Vishal Canumalla; Andrew Cheung; Gu-Yeon Wei; Aarti Gupta; Zachary Tatlock; Sharad Malik', display:{Lore:['[{"text": "arXiv:2203.00218", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PL\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lApplication-Level Validation of Accelerator Designs Using a Formal Software/Hardware Interface\\u00a7r\\n\\n\\u00a78\\u00a7oBo-Yuan Huang\\nSteven Lyubomirsky\\nYi Li\\n+ 9 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2203.00218\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 22 Aug 2023 04:16:42 GMT)\\u00a7r"}']}
{title:'Badri et al. (§72023§r)', author: 'SatyaJaswanth Badri; Mukesh Saini; Neeraj Goel', display:{Lore:['[{"text": "arXiv:2203.02226", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEfficient Placement and Migration Policies for an STT-RAM based Hybrid L1 Cache for Intermittently Powered Systems\\u00a7r\\n\\n\\u00a78\\u00a7oSatyaJaswanth Badri\\nMukesh Saini\\nNeeraj Goel\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2203.02226\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1007/s10617-023-09272-w\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 14 Feb 2023 19:08:24 GMT)\\u00a7r"}']}
{title:'Perach et al. (§72023§r)', author: 'Ben Perach; Ronny Ronen; Benny Kimelfeld; Shahar Kvatinsky', display:{Lore:['[{"text": "arXiv:2203.10486", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lUnderstanding Bulk-Bitwise Processing In-Memory Through Database Analytics\\u00a7r\\n\\n\\u00a78\\u00a7oBen Perach\\nRonny Ronen\\nBenny Kimelfeld\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2203.10486\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TETC.2023.3315189\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 26 Sep 2023 20:15:25 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7opublished in IEEETransactions on Emerging Topics in Computing\\u00a7r"}']}
{title:'Kumar et al. (§72023§r)', author: 'Pratik Kumar; Ankita Nandi; Shantanu Chakrabartty; Chetan Singh Thakur', display:{Lore:['[{"text": "arXiv:2205.05664", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.SY\\u00a7r, \\u00a7eeess.SP\\u00a7r, \\u00a7eeess.SY\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lProcess, Bias and Temperature Scalable CMOS Analog Computing Circuits for Machine Learning\\u00a7r\\n\\n\\u00a78\\u00a7oPratik Kumar\\nAnkita Nandi\\nShantanu Chakrabartty\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2205.05664\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TCSI.2022.3216287\\u00a7r\\n\\nVersion:\\u00a77v3 (Wed, 4 Jan 2023 08:01:33 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14 Pages, 15 Figures, 5 Tables. This work has been accepted in IEEE for publication. Copyright may be transferred without notice, after which this version may no longer be accessible\\u00a7r"}']}
{title:'Wu et al. (§72023§r)', author: 'Yannan Nellie Wu; Po-An Tsai; Angshuman Parashar; Vivienne Sze; Joel S. Emer', display:{Lore:['[{"text": "arXiv:2205.05826", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CV\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSparseloop: An Analytical Approach To Sparse Tensor Accelerator Modeling\\u00a7r\\n\\n\\u00a78\\u00a7oYannan Nellie Wu\\nPo-An Tsai\\nAngshuman Parashar\\nVivienne Sze\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2205.05826\\u00a7r\\n\\nVersion:\\u00a77v3 (Mon, 9 Jan 2023 23:38:50 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oUpdate website link, update UOP format description\\u00a7r"}']}
{title:'Singh et al. (§72023§r)', author: 'Gagandeep Singh; Rakesh Nadig; Jisung Park; Rahul Bera; Nastaran Hajinazar; David Novo; Juan Gómez-Luna; Sander Stuijk; Henk Corporaal; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2205.07394", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSibyl: Adaptive and Extensible Data Placement in Hybrid Storage Systems Using Online Reinforcement Learning\\u00a7r\\n\\n\\u00a78\\u00a7oGagandeep Singh\\nRakesh Nadig\\nJisung Park\\n+ 6 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2205.07394\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 16 Nov 2023 13:28:25 GMT)\\u00a7r"}']}
{title:'Nemati et al. (§72023§r)', author: 'Sarina Nemati; Mostafa Haghi Kashani; Reza Faghih Mirzaee', display:{Lore:['[{"text": "arXiv:2206.01424", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lComprehensive Survey of Ternary Full Adders: Statistics, Corrections, and Assessments\\u00a7r\\n\\n\\u00a78\\u00a7oSarina Nemati\\nMostafa Haghi Kashani\\nReza Faghih Mirzaee\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2206.01424\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1049/cds2.12152\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIET Circuits, Devices & Systems, May 2023\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 26 Jul 2023 10:32:27 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o31 Pages, 23 Figures, 17 Tables\\u00a7r"}']}
{title:'Leitersdorf et al. (§72023§r)', author: 'Orian Leitersdorf; Dean Leitersdorf; Jonathan Gal; Mor Dahan; Ronny Ronen; Shahar Kvatinsky', display:{Lore:['[{"text": "arXiv:2206.04218", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAritPIM: High-Throughput In-Memory Arithmetic\\u00a7r\\n\\n\\u00a78\\u00a7oOrian Leitersdorf\\nDean Leitersdorf\\nJonathan Gal\\n+ 2 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2206.04218\\u00a7r\\n\\nVersion:\\u00a77v2 (Sat, 15 Apr 2023 19:52:53 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted to IEEETransactions on Emerging Topics in Computing (TETC)\\u00a7r"}']}
{title:'Parmar et al. (§72023§r)', author: 'Vivek Parmar; Syed Shakib Sarwar; Ziyun Li; Hsien-Hsin S. Lee; Barbara De Salvo; Manan Suri', display:{Lore:['[{"text": "arXiv:2206.06780", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMemory-Oriented Design-Space Exploration of Edge-AI Hardware for XR Applications\\u00a7r\\n\\n\\u00a78\\u00a7oVivek Parmar\\nSyed Shakib Sarwar\\nZiyun Li\\n+ 2 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2206.06780\\u00a7r\\n\\nVersion:\\u00a77v3 (Tue, 28 Mar 2023 07:13:06 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted as a full paper by the TinyMLResearch Symposium 2023\\u00a7r"}']}
{title:'Machado et al. (§72023§r)', author: 'Pedro Machado; Ivica Matic; Francisco de Lemos; Isibor Kennedy Ihianle; David Ada Adama', display:{Lore:['[{"text": "arXiv:2207.06150", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.CV\\u00a7r, \\u00a7eeess.IV\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEstimating the Power Consumption of Heterogeneous Devices when performing AI Inference\\u00a7r\\n\\n\\u00a78\\u00a7oPedro Machado\\nIvica Matic\\nFrancisco de Lemos\\nIsibor Kennedy Ihianle\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2207.06150\\u00a7r\\n\\nVersion:\\u00a77v2 (Sun, 10 Sep 2023 00:35:41 GMT)\\u00a7r"}']}
{title:'Gómez-Luna et al. (§72023§r)', author: 'Juan Gómez-Luna; Yuxin Guo; Sylvan Brocard; Julien Legriel; Remy Cimadomo; Geraldo F. Oliveira; Gagandeep Singh; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2207.07886", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn Experimental Evaluation of Machine Learning Training on a Real Processing-in-Memory System\\u00a7r\\n\\n\\u00a78\\u00a7oJuan G\\u00f3mez-Luna\\nYuxin Guo\\nSylvan Brocard\\n+ 4 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2207.07886\\u00a7r\\n\\nVersion:\\u00a77v5 (Tue, 5 Sep 2023 20:04:41 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oOur open-source softwareis available at https://github.com/CMU-SAFARI/pim-ml\\u00a7r"}']}
{title:'Firtina et al. (§72023§r)', author: 'Can Firtina; Kamlesh Pillai; Gurpreet S. Kalsi; Bharathwaj Suresh; Damla Senol Cali; Jeremie Kim; Taha Shahroodi; Meryem Banu Cavlak; Joel Lindegger; Mohammed Alser; Juan Gómez Luna; Sreenivas Subramoney; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2207.09765", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7bq-bio.GN\\u00a7r, \\u00a7bq-bio.QM\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lApHMM: Accelerating Profile Hidden Markov Models for Fast and Energy-Efficient Genome Analysis\\u00a7r\\n\\n\\u00a78\\u00a7oCan Firtina\\nKamlesh Pillai\\nGurpreet S. Kalsi\\n+ 9 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2207.09765\\u00a7r\\n\\nVersion:\\u00a77v2 (Sat, 21 Oct 2023 21:42:25 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted to ACM TACO\\u00a7r"}']}
{title:'Tannu et al. (§72023§r)', author: 'Swamit Tannu; Prashant J. Nair', display:{Lore:['[{"text": "arXiv:2207.10793", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CY\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lThe Dirty Secret of SSDs: Embodied Carbon\\u00a7r\\n\\n\\u00a78\\u00a7oSwamit Tannu\\nPrashant J. Nair\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2207.10793\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3630614.3630616\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nEnergy Informatics Review (Volume 3 Issue 3, October 2023)\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 28 Sep 2023 22:07:19 GMT)\\u00a7r"}']}
{title:'Yang et al. (§72023§r)', author: 'Chenghao Yang; Zhongda Wang; Yinshui Xia; Zhufei Chu', display:{Lore:['[{"text": "arXiv:2207.11437", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lThe prediction of the quality of results in Logic Synthesis using Transformer and Graph Neural Networks\\u00a7r\\n\\n\\u00a78\\u00a7oChenghao Yang\\nZhongda Wang\\nYinshui Xia\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2207.11437\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 21 Aug 2023 15:00:03 GMT)\\u00a7r"}']}
{title:'Orenes-Vera et al. (§72023§r)', author: 'Marcelo Orenes-Vera; Esin Tureci; David Wentzlaff; Margaret Martonosi', display:{Lore:['[{"text": "arXiv:2207.13219", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDalorex: A Data-Local Program Execution and Architecture for Memory-bound Applications\\u00a7r\\n\\n\\u00a78\\u00a7oMarcelo Orenes-Vera\\nEsin Tureci\\nDavid Wentzlaff\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2207.13219\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/HPCA56546.2023.10071089\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7n2023 IEEE International Symposium on High-Performance Computer\\n  Architecture (HPCA)\\u00a7r\\n\\nVersion:\\u00a77v4 (Thu, 4 May 2023 15:26:26 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oIn Proceedings of the 29th IEEE Symposium on High-Performance Computer Architecture (HPCA-29)\\u00a7r"}']}
{title:'Diab et al. (§72023§r)', author: 'Safaa Diab; Amir Nassereldine; Mohammed Alser; Juan Gómez-Luna; Onur Mutlu; Izzat El Hajj', display:{Lore:['[{"text": "arXiv:2208.01243", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Framework for High-throughput Sequence Alignment using Real Processing-in-Memory Systems\\u00a7r\\n\\n\\u00a78\\u00a7oSafaa Diab\\nAmir Nassereldine\\nMohammed Alser\\n+ 2 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2208.01243\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 27 Mar 2023 07:57:22 GMT)\\u00a7r"}']}
{title:'Mrozek et al. (§72023§r)', author: 'I. Mrozek; N. A. Shevchenko; V. N. Yarmolik', display:{Lore:['[{"text": "arXiv:2208.05325", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lUniversal Address Sequence Generator for Memory Built-in Self-test\\u00a7r\\n\\n\\u00a78\\u00a7oI. Mrozek\\nN. A. Shevchenko\\nV. N. Yarmolik\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2208.05325\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.3233/FI-222141\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nFundamenta Informaticae, Volume 188, Issue 1 (January 10, 2023)\\n  fi:10000\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 3 Jan 2023 20:44:33 GMT)\\u00a7r"}']}
{title:'Lindegger et al. (§72023§r)', author: 'Joël Lindegger; Damla Senol Cali; Mohammed Alser; Juan Gómez-Luna; Nika Mansouri Ghiasi; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2208.09985", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7bq-bio.GN\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lScrooge: A Fast and Memory-Frugal Genomic Sequence Aligner for CPUs, GPUs, and ASICs\\u00a7r\\n\\n\\u00a78\\u00a7oJo\\u00ebl Lindegger\\nDamla Senol Cali\\nMohammed Alser\\n+ 2 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2208.09985\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1093/bioinformatics/btad151\\u00a7r\\n\\nVersion:\\u00a77v3 (Wed, 12 Apr 2023 21:50:45 GMT)\\u00a7r"}']}
{title:'Hsu et al. (§72023§r)', author: 'Olivia Hsu; Maxwell Strange; Ritvik Sharma; Jaeyeon Won; Kunle Olukotun; Joel Emer; Mark Horowitz; Fredrik Kjolstad', display:{Lore:['[{"text": "arXiv:2208.14610", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PL\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lThe Sparse Abstract Machine\\u00a7r\\n\\n\\u00a78\\u00a7oOlivia Hsu\\nMaxwell Strange\\nRitvik Sharma\\n+ 4 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2208.14610\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3582016.3582051\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nASPLOS 2023: Proceedings of the 28th ACM International Conference\\n  on Architectural Support for Programming Languages and Operating Systems\\n  Volume 3 (2023) 710-726\\u00a7r\\n\\nVersion:\\u00a77v2 (Fri, 24 Mar 2023 02:41:51 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o18 pages, 17 figures, 3 tables\\u00a7r"}']}
{title:'haq et al. (§72023§r)', author: 'Syed Asrar ul haq; Abdul Karim Gizzini; Shakti Shrey; Sumit J. Darak; Sneh Saurabh; Marwa Chafii', display:{Lore:['[{"text": "arXiv:2209.02213", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDeep Neural Network Augmented Wireless Channel Estimation for Preamble-based OFDM PHY on Zynq System on Chip\\u00a7r\\n\\n\\u00a78\\u00a7oSyed Asrar ul haq\\nAbdul Karim Gizzini\\nShakti Shrey\\n+ 2 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2209.02213\\u00a7r\\n\\nVersion:\\u00a77v2 (Sat, 29 Apr 2023 17:30:59 GMT)\\u00a7r"}']}
{title:'Montanaro et al. (§72023§r)', author: 'Gabriele Montanaro; Andrea Galimberti; Ernesto Colizzi; Davide Zoni', display:{Lore:['[{"text": "arXiv:2209.03830", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHardware-Software Co-Design of BIKE with HLS-Generated Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oGabriele Montanaro\\nAndrea Galimberti\\nErnesto Colizzi\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2209.03830\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ICECS202256217.2022.9970992\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7n2022 29th IEEE International Conference on Electronics, Circuits\\n  and Systems (ICECS), 2022, pp. 1-4\\u00a7r\\n\\nVersion:\\u00a77v2 (Fri, 6 Jan 2023 20:16:33 GMT)\\u00a7r"}']}
{title:'Mao et al. (§72023§r)', author: 'Haiyu Mao; Mohammed Alser; Mohammad Sadrosadati; Can Firtina; Akanksha Baranwal; Damla Senol Cali; Aditya Manglik; Nour Almadhoun Alserr; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2209.08600", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DS\\u00a7r, \\u00a7bq-bio.GN\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lGenPIP: In-Memory Acceleration of Genome Analysis via Tight Integration of Basecalling and Read Mapping\\u00a7r\\n\\n\\u00a78\\u00a7oHaiyu Mao\\nMohammed Alser\\nMohammad Sadrosadati\\n+ 5 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2209.08600\\u00a7r\\n\\nVersion:\\u00a77v2 (Sun, 17 Dec 2023 13:58:02 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o17 pages, 13 figures\\u00a7r"}']}
{title:'Oliveira et al. (§72023§r)', author: 'Geraldo F. Oliveira; Juan Gómez-Luna; Saugata Ghose; Amirali Boroumand; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2209.08938", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAccelerating Neural Network Inference with Processing-in-DRAM: From the Edge to the Cloud\\u00a7r\\n\\n\\u00a78\\u00a7oGeraldo F. Oliveira\\nJuan G\\u00f3mez-Luna\\nSaugata Ghose\\nAmirali Boroumand\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2209.08938\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 27 Mar 2023 17:16:03 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis is an extended and updated version of a paper published in IEEEMicro, pp. 1-14, 29 Aug. 2022. arXiv admin note: text overlap with arXiv:2109.14320\\u00a7r"}']}
{title:'Darabi et al. (§72023§r)', author: 'Sina Darabi; Mohammad Sadrosadati; Joël Lindegger; Negar Akbarzadeh; Mohammad Hosseini; Jisung Park; Juan Gómez-Luna; Hamid Sarbazi-Azad; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2209.10914", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMorpheus: Extending the Last Level Cache Capacity in GPU Systems Using Idle GPU Core Resources\\u00a7r\\n\\n\\u00a78\\u00a7oSina Darabi\\nMohammad Sadrosadati\\nJo\\u00ebl Lindegger\\n+ 5 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2209.10914\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 6 Apr 2023 15:44:03 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear in 55th IEEE/ACM InternationalSymposium on Microarchitecture (MICRO), 2022\\u00a7r"}']}
{title:'Saha et al. (§72023§r)', author: 'Arijit Saha; Ayan Biswas; Supriya Dhabal; Palaniandavar Venkateswaran', display:{Lore:['[{"text": "arXiv:2209.12726", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn Improved PMOS-Based Low Dropout Regulator Design for Large Loads\\u00a7r\\n\\n\\u00a78\\u00a7oArijit Saha\\nAyan Biswas\\nSupriya Dhabal\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2209.12726\\u00a7r\\n\\nVersion:\\u00a77v5 (Mon, 1 May 2023 14:31:08 GMT)\\u00a7r"}']}
{title:'Chen et al. (§72023§r)', author: 'Hanqiu Chen; Yahya Alhinai; Yihan Jiang; Eunjee Na; Cong Hao', display:{Lore:['[{"text": "arXiv:2210.03900", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBottleneck Analysis of Dynamic Graph Neural Network Inference on CPU and GPU\\u00a7r\\n\\n\\u00a78\\u00a7oHanqiu Chen\\nYahya Alhinai\\nYihan Jiang\\nEunjee Na\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2210.03900\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 13 Apr 2023 22:00:47 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14 pages main text, 2 pages appendix, 10 figures, accepted by IISWC2022\\u00a7r"}']}
{title:'Li et al. (§72023§r)', author: 'Huize Li; Hai Jin; Long Zheng; Yu Huang; Xiaofei Liao; Dan Chen; Zhuohui Duan; Cong Liu; Jiahong Xu; Chuanyi Gui', display:{Lore:['[{"text": "arXiv:2210.06696", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.SY\\u00a7r, \\u00a7eeess.SY\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCPSAA: Accelerating Sparse Attention using Crossbar-based Processing-In-Memory Architecture\\u00a7r\\n\\n\\u00a78\\u00a7oHuize Li\\nHai Jin\\nLong Zheng\\n+ 6 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2210.06696\\u00a7r\\n\\nVersion:\\u00a77v2 (Sat, 7 Oct 2023 10:27:43 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14 pages, 19 figures\\u00a7r"}']}
{title:'Liang et al. (§72023§r)', author: 'Tingyuan Liang; Gengjie Chen; Jieru Zhao; Sharad Sinha; Wei Zhang', display:{Lore:['[{"text": "arXiv:2210.08682", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAMF-Placer 2.0: Open Source Timing-driven Analytical Mixed-size Placer for Large-scale Heterogeneous FPGA\\u00a7r\\n\\n\\u00a78\\u00a7oTingyuan Liang\\nGengjie Chen\\nJieru Zhao\\nSharad Sinha\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2210.08682\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 3 May 2023 04:57:04 GMT)\\u00a7r"}']}
{title:'Xu et al. (§72023§r)', author: 'Weihong Xu; Saransh Gupta; Niema Moshiri; Tajana Rosing', display:{Lore:['[{"text": "arXiv:2211.05733", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRAPIDx: High-performance ReRAM Processing in-Memory Accelerator for Sequence Alignment\\u00a7r\\n\\n\\u00a78\\u00a7oWeihong Xu\\nSaransh Gupta\\nNiema Moshiri\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2211.05733\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TCAD.2023.3239537\\u00a7r\\n\\nVersion:\\u00a77v3 (Wed, 25 Jan 2023 02:49:48 GMT)\\u00a7r"}']}
{title:'Olgun et al. (§72023§r)', author: 'Ataberk Olgun; Hasan Hassan; A. Giray Yağlıkçı; Yahya Can Tuğrul; Lois Orosa; Haocong Luo; Minesh Patel; Oğuz Ergin; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2211.05838", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDRAM Bender: An Extensible and Versatile FPGA-based Infrastructure to Easily Test State-of-the-art DRAM Chips\\u00a7r\\n\\n\\u00a78\\u00a7oAtaberk Olgun\\nHasan Hassan\\nA. Giray Ya\\u011fl\\u0131k\\u00e7\\u0131\\n+ 5 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2211.05838\\u00a7r\\n\\nVersion:\\u00a77v5 (Tue, 12 Sep 2023 10:58:51 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oExtended version of paper that isto appear in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)\\u00a7r"}']}
{title:'Dong et al. (§72023§r)', author: 'Peiyan Dong; Mengshu Sun; Alec Lu; Yanyue Xie; Kenneth Liu; Zhenglun Kong; Xin Meng; Zhengang Li; Xue Lin; Zhenman Fang; Yanzhi Wang', display:{Lore:['[{"text": "arXiv:2211.08110", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.CV\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHeatViT: Hardware-Efficient Adaptive Token Pruning for Vision Transformers\\u00a7r\\n\\n\\u00a78\\u00a7oPeiyan Dong\\nMengshu Sun\\nAlec Lu\\n+ 7 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2211.08110\\u00a7r\\n\\nVersion:\\u00a77v2 (Sat, 25 Feb 2023 03:58:57 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oHPCA 2023\\u00a7r"}']}
{title:'Kanellopoulos et al. (§72023§r)', author: 'Konstantinos Kanellopoulos; Rahul Bera; Kosta Stojiljkovic; Nisa Bostanci; Can Firtina; Rachata Ausavarungnirun; Rakesh Kumar; Nastaran Hajinazar; Mohammad Sadrosadati; Nandita Vijaykumar; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2211.12205", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lUtopia: Fast and Efficient Address Translation via Hybrid Restrictive     Flexible Virtual-to-Physical Address Mappings\\u00a7r\\n\\n\\u00a78\\u00a7oKonstantinos Kanellopoulos\\nRahul Bera\\nKosta Stojiljkovic\\n+ 7 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2211.12205\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3613424.3623789\\u00a7r\\n\\nVersion:\\u00a77v4 (Fri, 6 Oct 2023 11:14:45 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear in 56th IEEE/ACM InternationalSymposium on Microarchitecture (MICRO), 2023\\u00a7r"}']}
{title:'Peltekis et al. (§72023§r)', author: 'C. Peltekis; D. Filippas; G. Dimitrakopoulos; C. Nicopoulos; D. Pnevmatikatos', display:{Lore:['[{"text": "arXiv:2211.12600", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lArrayFlex: A Systolic Array Architecture with Configurable Transparent Pipelining\\u00a7r\\n\\n\\u00a78\\u00a7oC. Peltekis\\nD. Filippas\\nG. Dimitrakopoulos\\nC. Nicopoulos\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2211.12600\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.23919/DATE56975.2023.10136913\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 6 Jun 2023 09:33:37 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oDATE 2023\\u00a7r"}']}
{title:'Kasap et al. (§72023§r)', author: 'Deniz Kasap; Alessio Carpegna; Alessandro Savino; Stefano Di Carlo', display:{Lore:['[{"text": "arXiv:2211.13010", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMicro-Architectural features as soft-error induced fault executions markers in embedded safety-critical systems: a preliminary study\\u00a7r\\n\\n\\u00a78\\u00a7oDeniz Kasap\\nAlessio Carpegna\\nAlessandro Savino\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2211.13010\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ETS56758.2023.10174219\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE European Test Symposium 2023\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 16 Feb 2023 08:23:47 GMT)\\u00a7r"}']}
{title:'Mo et al. (§72023§r)', author: 'Jianqiao Mo; Jayanth Gopinath; Brandon Reagen', display:{Lore:['[{"text": "arXiv:2211.13324", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHAAC: A Hardware-Software Co-Design to Accelerate Garbled Circuits\\u00a7r\\n\\n\\u00a78\\u00a7oJianqiao Mo\\nJayanth Gopinath\\nBrandon Reagen\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2211.13324\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3579371.3589045\\u00a7r\\n\\nVersion:\\u00a77v3 (Tue, 25 Apr 2023 04:19:10 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted to the 50th Annual International Symposium on Computer Architecture (ISCA)\\u00a7r"}']}
{title:'Iff et al. (§72023§r)', author: 'Patrick Iff; Maciej Besta; Matheus Cavalcante; Tim Fischer; Luca Benini; Torsten Hoefler', display:{Lore:['[{"text": "arXiv:2211.13980", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.NI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSparse Hamming Graph: A Customizable Network-on-Chip Topology\\u00a7r\\n\\n\\u00a78\\u00a7oPatrick Iff\\nMaciej Besta\\nMatheus Cavalcante\\n+ 2 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2211.13980\\u00a7r\\n\\nVersion:\\u00a77v4 (Wed, 28 Jun 2023 15:48:09 GMT)\\u00a7r"}']}
{title:'Iff et al. (§72023§r)', author: 'Patrick Iff; Maciej Besta; Matheus Cavalcante; Tim Fischer; Luca Benini; Torsten Hoefler', display:{Lore:['[{"text": "arXiv:2211.13989", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.NI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHexaMesh: Scaling to Hundreds of Chiplets with an Optimized Chiplet Arrangement\\u00a7r\\n\\n\\u00a78\\u00a7oPatrick Iff\\nMaciej Besta\\nMatheus Cavalcante\\n+ 2 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2211.13989\\u00a7r\\n\\nVersion:\\u00a77v4 (Sun, 8 Oct 2023 14:27:34 GMT)\\u00a7r"}']}
{title:'Gomony et al. (§72023§r)', author: 'M. Gomony; F. Putter; A. Gebregiorgis; G. Paulin; L. Mei; V. Jain; S. Hamdioui; V. Sanchez; T. Grosser; M. Geilen; M. Verhelst; F. Zenke; F. Gurkaynak; B. Bruin; S. Stuijk; S. Davidson; S. De; M. Ghogho; A. Jimborean; S. Eissa; L. Benini; D. Soudris; R. Bishnoi; S. Ainsworth; F. Corradi; O. Karrakchou; T. Güneysu; H. Corporaal', display:{Lore:['[{"text": "arXiv:2212.00873", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCONVOLVE: Smart and seamless design of smart edge processors\\u00a7r\\n\\n\\u00a78\\u00a7oM. Gomony\\nF. Putter\\nA. Gebregiorgis\\n+ 24 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2212.00873\\u00a7r\\n\\nVersion:\\u00a77v4 (Tue, 2 May 2023 20:00:55 GMT)\\u00a7r"}']}
{title:'Mei et al. (§72023§r)', author: 'Linyan Mei; Koen Goetschalckx; Arne Symons; Marian Verhelst', display:{Lore:['[{"text": "arXiv:2212.05344", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDeFiNES: Enabling Fast Exploration of the Depth-first Scheduling Space for DNN Accelerators through Analytical Modeling\\u00a7r\\n\\n\\u00a78\\u00a7oLinyan Mei\\nKoen Goetschalckx\\nArne Symons\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2212.05344\\u00a7r\\n\\nVersion:\\u00a77v3 (Wed, 22 Feb 2023 13:49:18 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted by HPCA 2023\\u00a7r"}']}
{title:'Tian et al. (§72023§r)', author: 'Yongding Tian; Matthijs A. Reukers; Zaid Al-Ars; Peter Hofstee; Matthijs Brobbel; Johan Peltenburg; Jeroen van Straten', display:{Lore:['[{"text": "arXiv:2212.06259", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTydi-lang: A Language for Typed Streaming Hardware\\u00a7r\\n\\n\\u00a78\\u00a7oYongding Tian\\nMatthijs A. Reukers\\nZaid Al-Ars\\n+ 3 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2212.06259\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3624062.3624539\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 14 Nov 2023 14:37:54 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o8 pages and 1 page of reference, 4 figures, 4 tables\\u00a7r"}']}
{title:'Badri et al. (§72023§r)', author: 'SatyaJaswanth Badri; Mukesh Saini; Neeraj Goel', display:{Lore:['[{"text": "arXiv:2212.08993", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn Efficient NVM based Architecture for Intermittent Computing under Energy Constraints\\u00a7r\\n\\n\\u00a78\\u00a7oSatyaJaswanth Badri\\nMukesh Saini\\nNeeraj Goel\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2212.08993\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TVLSI.2023.3266555\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 6 Apr 2023 09:38:30 GMT)\\u00a7r"}']}
{title:'Du et al. (§72023§r)', author: 'Linfeng Du; Tingyuan Liang; Sharad Sinha; Zhiyao Xie; Wei Zhang', display:{Lore:['[{"text": "arXiv:2212.11582", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFADO: Floorplan-Aware Directive Optimization for High-Level Synthesis Designs on Multi-Die FPGAs\\u00a7r\\n\\n\\u00a78\\u00a7oLinfeng Du\\nTingyuan Liang\\nSharad Sinha\\nZhiyao Xie\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2212.11582\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3543622.3573188\\u00a7r\\n\\nVersion:\\u00a77v3 (Sun, 5 Feb 2023 08:02:14 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted as a conference paper at FPGA \'23. Open source at: https://github.com/RipperJ/FADO\\u00a7r"}']}
{title:'Smagulova et al. (§72023§r)', author: 'Kamilya Smagulova; Mohammed E. Fouda; Ahmed Eltawil', display:{Lore:['[{"text": "arXiv:2212.13707", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lThermal Heating in ReRAM Crossbar Arrays: Challenges and Solutions\\u00a7r\\n\\n\\u00a78\\u00a7oKamilya Smagulova\\nMohammed E. Fouda\\nAhmed Eltawil\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2212.13707\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 31 Jan 2023 21:06:30 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o18 pages\\u00a7r"}']}
{title:'Giannoula et al. (§72023§r)', author: 'Christina Giannoula; Kailong Huang; Jonathan Tang; Nectarios Koziris; Georgios Goumas; Zeshan Chishti; Nandita Vijaykumar', display:{Lore:['[{"text": "arXiv:2301.00414", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDaeMon: Architectural Support for Efficient Data Movement in Disaggregated Systems\\u00a7r\\n\\n\\u00a78\\u00a7oChristina Giannoula\\nKailong Huang\\nJonathan Tang\\n+ 3 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2301.00414\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 18 Jan 2023 21:45:30 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear in the Proceedings of the ACMon Measurement and Analysis of Computing Systems (POMACS) 2023 and the ACM SIGMETRICS2023 conference\\u00a7r"}']}
{title:'Kong et al. (§72023§r)', author: 'Taeyoung Kong; Kalhan Koul; Priyanka Raina; Mark Horowitz; Christopher Torng', display:{Lore:['[{"text": "arXiv:2301.00861", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHardware Abstractions and Hardware Mechanisms to Support Multi-Task Execution on Coarse-Grained Reconfigurable Arrays\\u00a7r\\n\\n\\u00a78\\u00a7oTaeyoung Kong\\nKalhan Koul\\nPriyanka Raina\\nMark Horowitz\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2301.00861\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 2 Jan 2023 20:00:41 GMT)\\u00a7r"}']}
{title:'Zhang et al. (§72023§r)', author: 'Bingyi Zhang; Rajgopal Kannan; Viktor Prasanna; Carl Busart', display:{Lore:['[{"text": "arXiv:2301.01454", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CV\\u00a7r, \\u00a7eeess.IV\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAccurate, Low-latency, Efficient SAR Automatic Target Recognition on FPGA\\u00a7r\\n\\n\\u00a78\\u00a7oBingyi Zhang\\nRajgopal Kannan\\nViktor Prasanna\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2301.01454\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/FPL57034.2022.00013\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 4 Jan 2023 05:35:30 GMT)\\u00a7r"}']}
{title:'Zhuang et al. (§72023§r)', author: 'Jinming Zhuang; Jason Lau; Hanchen Ye; Zhuoping Yang; Yubo Du; Jack Lo; Kristof Denolf; Stephen Neuendorffer; Alex Jones; Jingtong Hu; Deming Chen; Jason Cong; Peipei Zhou', display:{Lore:['[{"text": "arXiv:2301.02359", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCHARM: Composing Heterogeneous Accelerators for Matrix Multiply on Versal ACAP Architecture\\u00a7r\\n\\n\\u00a78\\u00a7oJinming Zhuang\\nJason Lau\\nHanchen Ye\\n+ 9 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2301.02359\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 6 Jan 2023 02:05:54 GMT)\\u00a7r"}']}
{title:'Li et al. (§72023§r)', author: 'Ang Li; August Ning; David Wentzlaff', display:{Lore:['[{"text": "arXiv:2301.02785", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDuet: Creating Harmony between Processors and Embedded FPGAs\\u00a7r\\n\\n\\u00a78\\u00a7oAng Li\\nAugust Ning\\nDavid Wentzlaff\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2301.02785\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 7 Jan 2023 05:42:03 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted to HPCA 2023\\u00a7r"}']}
{title:'Jain et al. (§72023§r)', author: 'Vikram Jain; Sebastian Giraldo; Jaro De Roose; Linyan Mei; Bert Boons; Marian Verhelst', display:{Lore:['[{"text": "arXiv:2301.03537", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTinyVers: A Tiny Versatile System-on-chip with State-Retentive eMRAM for ML Inference at the Extreme Edge\\u00a7r\\n\\n\\u00a78\\u00a7oVikram Jain\\nSebastian Giraldo\\nJaro De Roose\\n+ 2 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2301.03537\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/JSSC.2023.3236566\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 9 Jan 2023 17:38:41 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted in IEEE Journal of Solid-State Circuits\\u00a7r"}']}
{title:'Asheim et al. (§72023§r)', author: 'Truls Asheim; Boris Grot; Rakesh Kumar', display:{Lore:['[{"text": "arXiv:2301.03899", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Storage-Effective BTB Organization for Servers\\u00a7r\\n\\n\\u00a78\\u00a7oTruls Asheim\\nBoris Grot\\nRakesh Kumar\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2301.03899\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 10 Jan 2023 10:52:19 GMT)\\u00a7r"}']}
{title:'Tortorella et al. (§72023§r)', author: 'Yvan Tortorella; Luca Bertaccini; Luca Benini; Davide Rossi; Francesco Conti', display:{Lore:['[{"text": "arXiv:2301.03904", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRedMule: A Mixed-Precision Matrix-Matrix Operation Engine for Flexible and Energy-Efficient On-Chip Linear Algebra and TinyML Training Acceleration\\u00a7r\\n\\n\\u00a78\\u00a7oYvan Tortorella\\nLuca Bertaccini\\nLuca Benini\\nDavide Rossi\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2301.03904\\u00a7r\\n\\nVersion:\\u00a77v2 (Sat, 6 May 2023 18:02:44 GMT)\\u00a7r"}']}
{title:'Jalili et al. (§72023§r)', author: 'Majid Jalili; Mattan Erez', display:{Lore:['[{"text": "arXiv:2301.04228", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHarvesting L2 Caches in Server Processors\\u00a7r\\n\\n\\u00a78\\u00a7oMajid Jalili\\nMattan Erez\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2301.04228\\u00a7r\\n\\nVersion:\\u00a77v3 (Mon, 27 Feb 2023 20:33:27 GMT)\\u00a7r"}']}
{title:'Long (§72023§r)', author: 'Xinjian Long', display:{Lore:['[{"text": "arXiv:2301.04392", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAdaptive Data Path Selection for Durable Transaction in GPU Persistent Memory\\u00a7r\\n\\n\\u00a78\\u00a7oXinjian Long\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2301.04392\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 11 Jan 2023 10:37:12 GMT)\\u00a7r"}']}
{title:'Boutros et al. (§72023§r)', author: 'Andrew Boutros; Eriko Nurvitadhi; Vaughn Betz', display:{Lore:['[{"text": "arXiv:2301.04767", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRAD-Sim: Rapid Architecture Exploration for Novel Reconfigurable Acceleration Devices\\u00a7r\\n\\n\\u00a78\\u00a7oAndrew Boutros\\nEriko Nurvitadhi\\nVaughn Betz\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2301.04767\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 12 Jan 2023 00:10:06 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPublished in the 2022 proceedings of the International Conference on Field-Programmable Logic and Applications (FPL)\\u00a7r"}']}
{title:'Lanzieri et al. (§72023§r)', author: 'Leandro Lanzieri; Gianluca Martino; Goerschwin Fey; Holger Schlarb; Thomas C. Schmidt; Matthias Wählisch', display:{Lore:['[{"text": "arXiv:2301.06804", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.SY\\u00a7r, \\u00a7eeess.SY\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Review of Techniques for Ageing Detection and Monitoring on Embedded Systems\\u00a7r\\n\\n\\u00a78\\u00a7oLeandro Lanzieri\\nGianluca Martino\\nGoerschwin Fey\\n+ 2 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2301.06804\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 17 Jan 2023 11:01:04 GMT)\\u00a7r"}']}
{title:'Bennett (§72023§r)', author: 'Tanj Bennett', display:{Lore:['[{"text": "arXiv:2301.07271", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lChip Guard ECC: An Efficient, Low Latency Method\\u00a7r\\n\\n\\u00a78\\u00a7oTanj Bennett\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2301.07271\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 18 Jan 2023 02:27:25 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 1 figure\\u00a7r"}']}
{title:'Siddique et al. (§72023§r)', author: 'Ayesha Siddique; Khaza Anuarul Hoque', display:{Lore:['[{"text": "arXiv:2301.07484", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lExposing Reliability Degradation and Mitigation in Approximate DNNs under Permanent Faults\\u00a7r\\n\\n\\u00a78\\u00a7oAyesha Siddique\\nKhaza Anuarul Hoque\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2301.07484\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TVLSI.2023.3238907\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 12 Jan 2023 21:28:05 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted for publication in the IEEE Transactions on Very Large Scale Integration Systems (TVLSI) journal\\u00a7r"}']}
{title:'Kwon et al. (§72023§r)', author: 'Miryeong Kwon; Junhyeok Jang; Hanjin Choi; Sangwon Lee; Myoungsoo Jung', display:{Lore:['[{"text": "arXiv:2301.07492", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFailure Tolerant Training with Persistent Memory Disaggregation over CXL\\u00a7r\\n\\n\\u00a78\\u00a7oMiryeong Kwon\\nJunhyeok Jang\\nHanjin Choi\\nSangwon Lee\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2301.07492\\u00a7r\\n\\nVersion:\\u00a77v2 (Fri, 20 Jan 2023 04:23:06 GMT)\\u00a7r"}']}
{title:'Hatta et al. (§72023§r)', author: 'Naoya Hatta; Shuntaro Tsunoda; Kouhei Uchida; Taichi Ishitani; Ryota Shioya; Kei Ishii', display:{Lore:['[{"text": "arXiv:2301.07510", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPEZY-SC3: A MIMD Many-core Processor for Energy-efficient Computing\\u00a7r\\n\\n\\u00a78\\u00a7oNaoya Hatta\\nShuntaro Tsunoda\\nKouhei Uchida\\n+ 2 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2301.07510\\u00a7r\\n\\nVersion:\\u00a77v3 (Thu, 11 May 2023 08:35:24 GMT)\\u00a7r"}']}
{title:'Emami et al. (§72023§r)', author: 'Mahyar Emami; Sahand Kashani; Keisuke Kamahori; Mohammad Sepehr Pourghannad; Ritik Raj; James R. Larus', display:{Lore:['[{"text": "arXiv:2301.09413", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lManticore: Hardware-Accelerated RTL Simulation with Static Bulk-Synchronous Parallelism\\u00a7r\\n\\n\\u00a78\\u00a7oMahyar Emami\\nSahand Kashani\\nKeisuke Kamahori\\n+ 2 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2301.09413\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3623278.3624750\\u00a7r\\n\\nVersion:\\u00a77v4 (Fri, 20 Oct 2023 21:28:24 GMT)\\u00a7r"}']}
{title:'Agarwal et al. (§72023§r)', author: 'Siddharth Agarwal; Minwoo Lee; Ren Wang; Mohammad Alian', display:{Lore:['[{"text": "arXiv:2301.09470", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.NI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEnabling Kernel Bypass Networking on gem5\\u00a7r\\n\\n\\u00a78\\u00a7oSiddharth Agarwal\\nMinwoo Lee\\nRen Wang\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2301.09470\\u00a7r\\n\\nVersion:\\u00a77v2 (Fri, 27 Jan 2023 20:14:01 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o4 Pages, 4 Figures and 1 Table\\u00a7r"}']}
{title:'Giannoula et al. (§72023§r)', author: 'Christina Giannoula; Kailong Huang; Jonathan Tang; Nectarios Koziris; Georgios Goumas; Zeshan Chishti; Nandita Vijaykumar', display:{Lore:['[{"text": "arXiv:2301.09674", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lArchitectural Support for Efficient Data Movement in Disaggregated Systems\\u00a7r\\n\\n\\u00a78\\u00a7oChristina Giannoula\\nKailong Huang\\nJonathan Tang\\n+ 3 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2301.09674\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 23 Jan 2023 19:12:41 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear in the Proceedings of the ACMon Measurement and Analysis of Computing Systems (POMACS) 2023 and the ACM SIGMETRICS2023 conference. arXivadmin note: text overlapwith arXiv:2301.00414\\u00a7r"}']}
{title:'Dixit et al. (§72023§r)', author: 'Akanksha Dixit; Smruti R. Sarangi', display:{Lore:['[{"text": "arXiv:2301.10408", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMinimizing the Motion-to-Photon-delay (MPD) in Virtual Reality Systems\\u00a7r\\n\\n\\u00a78\\u00a7oAkanksha Dixit\\nSmruti R. Sarangi\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2301.10408\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 25 Jan 2023 05:10:04 GMT)\\u00a7r"}']}
{title:'Muñoz-Martínez et al. (§72023§r)', author: 'Francisco Muñoz-Martínez; Raveesh Garg; José L. Abellán; Michael Pellauer; Manuel E. Acacio; Tushar Krishna', display:{Lore:['[{"text": "arXiv:2301.10852", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFlexagon: A Multi-Dataflow Sparse-Sparse Matrix Multiplication Accelerator for Efficient DNN Processing\\u00a7r\\n\\n\\u00a78\\u00a7oFrancisco Mu\\u00f1oz-Mart\\u00ednez\\nRaveesh Garg\\nJos\\u00e9 L. Abell\\u00e1n\\n+ 2 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2301.10852\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 25 Jan 2023 22:24:00 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear on ASPLOS 2023\\u00a7r"}']}
{title:'Kokkinis et al. (§72023§r)', author: 'Argyris Kokkinis; Georgios Zervakis; Kostas Siozios; Mehdi B. Tahoori; Jörg Henkel', display:{Lore:['[{"text": "arXiv:2301.11142", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHardware-Aware Automated Neural Minimization for Printed Multilayer Perceptrons\\u00a7r\\n\\n\\u00a78\\u00a7oArgyris Kokkinis\\nGeorgios Zervakis\\nKostas Siozios\\nMehdi B. Tahoori\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2301.11142\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 26 Jan 2023 14:48:48 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted for publication at the 26th Design, Automation and Test in Europe Conference (DATE\'23), April 17-19 2022, Antwerp, Belgium\\u00a7r"}']}
{title:'Ning et al. (§72023§r)', author: 'Zhe Ning; Yunhua Sun', display:{Lore:['[{"text": "arXiv:2301.11505", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesign of an FPGA-based USB 3.0 device controller\\u00a7r\\n\\n\\u00a78\\u00a7oZhe Ning\\nYunhua Sun\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2301.11505\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 27 Jan 2023 02:48:21 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o10 pages, 13 figures\\u00a7r"}']}
{title:'Singh et al. (§72023§r)', author: 'Akshin Singh; Smruti R. Sarangi', display:{Lore:['[{"text": "arXiv:2301.11511", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lJASS: A Flexible Checkpointing System for NVM-based Systems\\u00a7r\\n\\n\\u00a78\\u00a7oAkshin Singh\\nSmruti R. Sarangi\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2301.11511\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 27 Jan 2023 03:14:09 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o13 pages, 11 figures\\u00a7r"}']}
{title:'Badri et al. (§72023§r)', author: 'SatyaJaswanth Badri; Mukesh Saini; Neeraj Goel', display:{Lore:['[{"text": "arXiv:2301.11967", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMapi-Pro: An Energy Efficient Memory Mapping Technique for Intermittent Computing\\u00a7r\\n\\n\\u00a78\\u00a7oSatyaJaswanth Badri\\nMukesh Saini\\nNeeraj Goel\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2301.11967\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 17 May 2023 06:01:23 GMT)\\u00a7r"}']}
{title:'Wu et al. (§72023§r)', author: 'Ying Wu; Chuangtao Chen; Weihua Xiao; Xuan Wang; Chenyi Wen; Jie Han; Xunzhao Yin; Weikang Qian; Cheng Zhuo', display:{Lore:['[{"text": "arXiv:2301.12181", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Survey on Approximate Multiplier Designs for Energy Efficiency: From Algorithms to Circuits\\u00a7r\\n\\n\\u00a78\\u00a7oYing Wu\\nChuangtao Chen\\nWeihua Xiao\\n+ 5 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2301.12181\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 29 Jun 2023 17:15:33 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o38 pages, 37 figures\\u00a7r"}']}
{title:'Sunny et al. (§72023§r)', author: 'Febin Sunny; Ebadollah Taheri; Mahdi Nikdast; Sudeep Pasricha', display:{Lore:['[{"text": "arXiv:2301.12252", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMachine Learning Accelerators in 2.5D Chiplet Platforms with Silicon Photonics\\u00a7r\\n\\n\\u00a78\\u00a7oFebin Sunny\\nEbadollah Taheri\\nMahdi Nikdast\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2301.12252\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 28 Jan 2023 17:06:53 GMT)\\u00a7r"}']}
{title:'Yang et al. (§72023§r)', author: 'Yichen Yang; Jingtao Li; Nishil Talati; Subhankar Pal; Siying Feng; Chaitali Chakrabarti; Trevor Mudge; Ronald Dreslinski', display:{Lore:['[{"text": "arXiv:2301.12312", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAccelerating Graph Analytics on a Reconfigurable Architecture with a Data-Indirect Prefetcher\\u00a7r\\n\\n\\u00a78\\u00a7oYichen Yang\\nJingtao Li\\nNishil Talati\\n+ 4 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2301.12312\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 29 Jan 2023 00:17:09 GMT)\\u00a7r"}']}
{title:'Houraniah et al. (§72023§r)', author: 'Ahmad Houraniah; H. Fatih Ugurdag; C. Emre Dedeagac', display:{Lore:['[{"text": "arXiv:2301.13332", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEfficient Multi-Cycle Folded Integer Multipliers\\u00a7r\\n\\n\\u00a78\\u00a7oAhmad Houraniah\\nH. Fatih Ugurdag\\nC. Emre Dedeagac\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2301.13332\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 29 Mar 2023 20:05:58 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o11 pages, 6 figures. Submitted to the IEEE TETC Special Section onEmerging and Impacting Trends on Computer Arithmetic\\u00a7r"}']}
{title:'Singh et al. (§72023§r)', author: 'Sarabjeet Singh; Xiong Fan; Ananth Krishna Prasad; Lin Jia; Anirban Nag; Rajeev Balasubramonian; Mahdi Nazm Bojnordi; Elaine Shi', display:{Lore:['[{"text": "arXiv:2302.00095", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lXCRYPT: Accelerating Lattice Based Cryptography with Memristor Crossbar Arrays\\u00a7r\\n\\n\\u00a78\\u00a7oSarabjeet Singh\\nXiong Fan\\nAnanth Krishna Prasad\\n+ 4 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2302.00095\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 31 Jan 2023 20:53:50 GMT)\\u00a7r"}']}
{title:'Sun et al. (§72023§r)', author: 'Wenhao Sun; Zhiwei Zou; Deng Liu; Wendi Sun; Song Chen; Yi Kang', display:{Lore:['[{"text": "arXiv:2302.00201", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBit-balance: Model-Hardware Co-design for Accelerating NNs by Exploiting Bit-level Sparsity\\u00a7r\\n\\n\\u00a78\\u00a7oWenhao Sun\\nZhiwei Zou\\nDeng Liu\\n+ 2 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2302.00201\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 1 Feb 2023 03:11:11 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o10 pages 17 figures\\u00a7r"}']}
{title:'Becker et al. (§72023§r)', author: 'Pedro H. E. Becker; José María Arnau; Antonio González', display:{Lore:['[{"text": "arXiv:2302.00361", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lK-D Bonsai: ISA-Extensions to Compress K-D Trees for Autonomous Driving Tasks\\u00a7r\\n\\n\\u00a78\\u00a7oPedro H. E. Becker\\nJos\\u00e9 Mar\\u00eda Arnau\\nAntonio Gonz\\u00e1lez\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2302.00361\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3579371.3589055\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nISCA\'23 Proceedings of the 50th Annual International Symposium on\\n  Computer Architecture, Article No. 20, 2023\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 30 Aug 2023 14:26:44 GMT)\\u00a7r"}']}
{title:'Modaresi et al. (§72023§r)', author: 'Farhad Modaresi; Matthew Guthaus; Jason K. Eshraghian', display:{Lore:['[{"text": "arXiv:2302.01015", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.NE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOpenSpike: An OpenRAM SNN Accelerator\\u00a7r\\n\\n\\u00a78\\u00a7oFarhad Modaresi\\nMatthew Guthaus\\nJason K. Eshraghian\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2302.01015\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 2 Feb 2023 11:06:29 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThe design is open sourced and available online: https://github.com/sfmth/OpenSpike\\u00a7r"}']}
{title:'Perach et al. (§72023§r)', author: 'Ben Perach; Ronny Ronen; Shahar Kvatinsky', display:{Lore:['[{"text": "arXiv:2302.01675", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEnabling Relational Database Analytical Processing in Bulk-Bitwise Processing-In-Memory\\u00a7r\\n\\n\\u00a78\\u00a7oBen Perach\\nRonny Ronen\\nShahar Kvatinsky\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2302.01675\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/SOCC58585.2023.10256706\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 2 Nov 2023 16:35:41 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oIncluded in conference proceedings of the 2023 IEEE 36th International System-on-Chip Conference (SOCC)\\u00a7r"}']}
{title:'Li et al. (§72023§r)', author: 'Qiong Li; Chao Fang; Zhongfeng Wang', display:{Lore:['[{"text": "arXiv:2302.01876", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications\\u00a7r\\n\\n\\u00a78\\u00a7oQiong Li\\nChao Fang\\nZhongfeng Wang\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2302.01876\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ISCAS46773.2023.10182007\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 3 Feb 2023 17:26:12 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted by 2023 IEEE InternationalSymposium on Circuits and Systems\\u00a7r"}']}
{title:'Roy et al. (§72023§r)', author: 'Arani Roy; Kaushik Roy', display:{Lore:['[{"text": "arXiv:2302.01990", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHADES: Hardware/Algorithm Co-design in DNN accelerators using Energy-efficient Approximate Alphabet Set Multipliers\\u00a7r\\n\\n\\u00a78\\u00a7oArani Roy\\nKaushik Roy\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2302.01990\\u00a7r\\n\\nVersion:\\u00a77v3 (Mon, 23 Oct 2023 16:30:57 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSome results have been found incorrect through new experiments. Will uploadthe correct one once this paper has been withdrawn\\u00a7r"}']}
{title:'Pati et al. (§72023§r)', author: 'Suchita Pati; Shaizeen Aga; Mahzabeen Islam; Nuwan Jayasena; Matthew D. Sinclair', display:{Lore:['[{"text": "arXiv:2302.02825", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lComputation vs. Communication Scaling for Future Transformers on Future Hardware\\u00a7r\\n\\n\\u00a78\\u00a7oSuchita Pati\\nShaizeen Aga\\nMahzabeen Islam\\nNuwan Jayasena\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2302.02825\\u00a7r\\n\\nVersion:\\u00a77v3 (Wed, 3 May 2023 01:26:17 GMT)\\u00a7r"}']}
{title:'Bosse (§72023§r)', author: 'Stefan Bosse', display:{Lore:['[{"text": "arXiv:2302.02959", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.PL\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRule-based High-level Hardware-RTL Synthesis of Algorithms, Virtualizing Machines, and Communication Protocols with FPGAs based on Concurrent Communicating Sequential Processes and the ConPro Synthesis Framework\\u00a7r\\n\\n\\u00a78\\u00a7oStefan Bosse\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2302.02959\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 6 Feb 2023 17:42:32 GMT)\\u00a7r"}']}
{title:'Sá et al. (§72023§r)', author: 'Bruno Sá; Luca Valente; José Martins; Davide Rossi; Luca Benini; Sandro Pinto', display:{Lore:['[{"text": "arXiv:2302.02969", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCVA6 RISC-V Virtualization: Architecture, Microarchitecture, and Design Space Exploration\\u00a7r\\n\\n\\u00a78\\u00a7oBruno S\\u00e1\\nLuca Valente\\nJos\\u00e9 Martins\\n+ 2 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2302.02969\\u00a7r\\n\\nVersion:\\u00a77v3 (Fri, 4 Aug 2023 12:47:12 GMT)\\u00a7r"}']}
{title:'Arden et al. (§72023§r)', author: 'Bryce Arden; Zachary Susskind; Brendan Sweeney', display:{Lore:['[{"text": "arXiv:2302.03732", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAdding Explicit Load-Acquire and Store-Release Instructions to the RISC-V ISA\\u00a7r\\n\\n\\u00a78\\u00a7oBryce Arden\\nZachary Susskind\\nBrendan Sweeney\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2302.03732\\u00a7r\\n\\nVersion:\\u00a77v2 (Sat, 2 Sep 2023 00:52:46 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o8 pages, 7 figures, 4 listings, class project, ECE 382N-10\\u00a7r"}']}
{title:'Nguyen et al. (§72023§r)', author: 'Thai-Hoang Nguyen; Muhammad Imran; Jaehyuk Choi; Joon-Sung Yang', display:{Lore:['[{"text": "arXiv:2302.03862", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.NE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCRAFT: Criticality-Aware Fault-Tolerance Enhancement Techniques for Emerging Memories-Based Deep Neural Networks\\u00a7r\\n\\n\\u00a78\\u00a7oThai-Hoang Nguyen\\nMuhammad Imran\\nJaehyuk Choi\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2302.03862\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TCAD.2023.3240659\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 8 Feb 2023 03:39:11 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oto be published in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\\u00a7r"}']}
{title:'Lefebvre et al. (§72023§r)', author: 'Martin Lefebvre; Denis Flandre; David Bol', display:{Lore:['[{"text": "arXiv:2302.04504", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA 1.1- / 0.9-nA Temperature-Independent 213- / 565-ppm/^\\u2218C Self-Biased CMOS-Only Current Reference in 65-nm Bulk and 22-nm FDSOI\\u00a7r\\n\\n\\u00a78\\u00a7oMartin Lefebvre\\nDenis Flandre\\nDavid Bol\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2302.04504\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/JSSC.2023.3240209\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 9 Feb 2023 08:57:17 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o13 pages, 25 figures\\u00a7r"}']}
{title:'AskariHemmat et al. (§72023§r)', author: 'MohammadHossein AskariHemmat; Theo Dupuis; Yoan Fournier; Nizar El Zarif; Matheus Cavalcante; Matteo Perotti; Frank Gurkaynak; Luca Benini; Francois Leduc-Primeau; Yvon Savaria; Jean-Pierre David', display:{Lore:['[{"text": "arXiv:2302.05996", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lQuark: An Integer RISC-V Vector Processor for Sub-Byte Quantized DNN Inference\\u00a7r\\n\\n\\u00a78\\u00a7oMohammadHossein AskariHemmat\\nTheo Dupuis\\nYoan Fournier\\n+ 7 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2302.05996\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 12 Feb 2023 20:45:07 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 pages. Accepted for publication in the 56th International Symposium on Circuits and Systems (ISCAS 2023)\\u00a7r"}']}
{title:'Vatsavai et al. (§72023§r)', author: 'Sairam Sri Vatsavai; Venkata Sai Praneeth Karempudi; Ishan Thakkar', display:{Lore:['[{"text": "arXiv:2302.06405", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CV\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn Optical XNOR-Bitcount Based Accelerator for Efficient Inference of Binary Neural Networks\\u00a7r\\n\\n\\u00a78\\u00a7oSairam Sri Vatsavai\\nVenkata Sai Praneeth Karempudi\\nIshan Thakkar\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2302.06405\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 20 Mar 2023 02:34:18 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo Appear at IEEE ISQED 2023\\u00a7r"}']}
{title:'Bowen et al. (§72023§r)', author: 'Patrick Bowen; Guy Regev; Nir Regev; Bruno Pedroni; Edward Hanson; Yiran Chen', display:{Lore:['[{"text": "arXiv:2302.06417", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.NE\\u00a7r, \\u00a75physics.optics\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAnalog, In-memory Compute Architectures for Artificial Intelligence\\u00a7r\\n\\n\\u00a78\\u00a7oPatrick Bowen\\nGuy Regev\\nNir Regev\\n+ 2 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2302.06417\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 13 Jan 2023 21:04:16 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o17 pages, 10 figures\\u00a7r"}']}
{title:'Yoshioka (§72023§r)', author: 'Kentaro Yoshioka', display:{Lore:['[{"text": "arXiv:2302.06463", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn 818-TOPS/W CSNR-31dB SQNR-45dB 10-bit Capacitor-Reconfiguring Computing-in-Memory Macro with Software-Analog Co-Design for Transformers\\u00a7r\\n\\n\\u00a78\\u00a7oKentaro Yoshioka\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2302.06463\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 29 Jan 2023 14:29:45 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o2pages. Under review\\u00a7r"}']}
{title:'Levental et al. (§72023§r)', author: 'Maksim Levental; Arham Khan; Ryan Chard; Kazutomo Yoshii; Kyle Chard; Ian Foster', display:{Lore:['[{"text": "arXiv:2302.06751", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOpenHLS: High-Level Synthesis for Low-Latency Deep Neural Networks for Experimental Science\\u00a7r\\n\\n\\u00a78\\u00a7oMaksim Levental\\nArham Khan\\nRyan Chard\\n+ 2 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2302.06751\\u00a7r\\n\\nVersion:\\u00a77v4 (Thu, 16 Mar 2023 01:29:57 GMT)\\u00a7r"}']}
{title:'Vatsavai et al. (§72023§r)', author: 'Sairam Sri Vatsavai; Venkata Sai Praneeth Karempudi; Ishan Thakkar; Ahmad Salehi; Todd Hastings', display:{Lore:['[{"text": "arXiv:2302.07036", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.ET\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSCONNA: A Stochastic Computing Based Optical Accelerator for Ultra-Fast, Energy-Efficient Inference of Integer-Quantized CNNs\\u00a7r\\n\\n\\u00a78\\u00a7oSairam Sri Vatsavai\\nVenkata Sai Praneeth Karempudi\\nIshan Thakkar\\nAhmad Salehi\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2302.07036\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 14 Feb 2023 13:35:15 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo Appear at IPDPS 2023\\u00a7r"}']}
{title:'Zhong et al. (§72023§r)', author: 'Hongtao Zhong; Zhonghao Chen; Wenqin Huangfu; Chen Wang; Yixin Xu; Tianyi Wang; Yao Yu; Yongpan Liu; Vijaykrishnan Narayanan; Huazhong Yang; Xueqing Li', display:{Lore:['[{"text": "arXiv:2302.07478", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lASMCap: An Approximate String Matching Accelerator for Genome Sequence Analysis Based on Capacitive Content Addressable Memory\\u00a7r\\n\\n\\u00a78\\u00a7oHongtao Zhong\\nZhonghao Chen\\nWenqin Huangfu\\n+ 7 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2302.07478\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 15 Feb 2023 05:49:56 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted by Design Automation Conference (DAC) 2023\\u00a7r"}']}
{title:'Shivanandamurthy et al. (§72023§r)', author: 'Supreeth Mysore Shivanandamurthy; Sairam Sri Vatsavai; Ishan Thakkar; Sayed Ahmad Salehi', display:{Lore:['[{"text": "arXiv:2302.07746", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAGNI: In-Situ, Iso-Latency Stochastic-to-Binary Number Conversion for In-DRAM Deep Learning\\u00a7r\\n\\n\\u00a78\\u00a7oSupreeth Mysore Shivanandamurthy\\nSairam Sri Vatsavai\\nIshan Thakkar\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2302.07746\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 12 Feb 2023 00:10:16 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o(Preprint) To Appear at ISQED 2023\\u00a7r"}']}
{title:'Rutishauser et al. (§72023§r)', author: 'Georg Rutishauser; Robin Hunziker; Alfio Di Mauro; Sizhen Bian; Luca Benini; Michele Magno', display:{Lore:['[{"text": "arXiv:2302.07957", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lColibriES: A Milliwatts RISC-V Based Embedded System Leveraging Neuromorphic and Neural Networks Hardware Accelerators for Low-Latency Closed-loop Control Applications\\u00a7r\\n\\n\\u00a78\\u00a7oGeorg Rutishauser\\nRobin Hunziker\\nAlfio Di Mauro\\n+ 2 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2302.07957\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 15 Feb 2023 21:41:39 GMT)\\u00a7r"}']}
{title:'Wang et al. (§72023§r)', author: 'Chenjiu Wang; Ke He; Ruiqi Fan; Xiaonan Wang; Yang Kong; Wei Wang; Qinfen Hao', display:{Lore:['[{"text": "arXiv:2302.08055", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCXL over Ethernet: A Novel FPGA-based Memory Disaggregation Design in Data Centers\\u00a7r\\n\\n\\u00a78\\u00a7oChenjiu Wang\\nKe He\\nRuiqi Fan\\n+ 3 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2302.08055\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 22 Feb 2023 08:16:57 GMT)\\u00a7r"}']}
{title:'Eshaq (§72023§r)', author: 'Mohammed Eqbal Eshaq', display:{Lore:['[{"text": "arXiv:2302.08322", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn Implementation of a Dual-Processor System on FPGA\\u00a7r\\n\\n\\u00a78\\u00a7oMohammed Eqbal Eshaq\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2302.08322\\u00a7r\\n\\nVersion:\\u00a77v2 (Sun, 21 May 2023 11:44:42 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oMaster\'s Thesis\\u00a7r"}']}
{title:'Vatsavai et al. (§72023§r)', author: 'Sairam Sri Vatsavai; Ishan Thakkar', display:{Lore:['[{"text": "arXiv:2302.08324", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Bit-Parallel Deterministic Stochastic Multiplier\\u00a7r\\n\\n\\u00a78\\u00a7oSairam Sri Vatsavai\\nIshan Thakkar\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2302.08324\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 14 Feb 2023 13:40:31 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo Appear at IEEE ISQED 2023\\u00a7r"}']}
{title:'Jeong et al. (§72023§r)', author: 'Geonhwa Jeong; Sana Damani; Abhimanyu Rajeshkumar Bambhaniya; Eric Qin; Christopher J. Hughes; Sreenivas Subramoney; Hyesoon Kim; Tushar Krishna', display:{Lore:['[{"text": "arXiv:2302.08687", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lVEGETA: Vertically-Integrated Extensions for Sparse/Dense GEMM Tile Acceleration on CPUs\\u00a7r\\n\\n\\u00a78\\u00a7oGeonhwa Jeong\\nSana Damani\\nAbhimanyu Rajeshkumar Bambhaniya\\n+ 4 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2302.08687\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 23 Feb 2023 18:28:23 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis paper is accepted to HPCA 2023\\u00a7r"}']}
{title:'Nag et al. (§72023§r)', author: 'Shashank Nag; Gourav Datta; Souvik Kundu; Nitin Chandrachoodan; Peter A. Beerel', display:{Lore:['[{"text": "arXiv:2302.09108", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CV\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lViTA: A Vision Transformer Inference Accelerator for Edge Applications\\u00a7r\\n\\n\\u00a78\\u00a7oShashank Nag\\nGourav Datta\\nSouvik Kundu\\nNitin Chandrachoodan\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2302.09108\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ISCAS46773.2023.10181988\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7n2023 IEEE International Symposium on Circuits and Systems (ISCAS),\\n  Monterey, CA, USA, 2023, pp. 1-5\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 17 Feb 2023 19:35:36 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted at ISCAS 2023\\u00a7r"}']}
{title:'Flint et al. (§72023§r)', author: 'Clément Flint; Philippe Helluy', display:{Lore:['[{"text": "arXiv:2302.09883", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lReducing the memory usage of Lattice-Boltzmann schemes with a DWT-based compression\\u00a7r\\n\\n\\u00a78\\u00a7oCl\\u00e9ment Flint\\nPhilippe Helluy\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2302.09883\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 20 Feb 2023 10:17:59 GMT)\\u00a7r"}']}
{title:'Xu et al. (§72023§r)', author: 'Xiangrong Xu; Liang Wang; Limin Xiao; Lei Liu; Xilong Xie; Meng Han; Hao Liu', display:{Lore:['[{"text": "arXiv:2302.10638", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lATA-Cache: Contention Mitigation for GPU Shared L1 Cache with Aggregated Tag Array\\u00a7r\\n\\n\\u00a78\\u00a7oXiangrong Xu\\nLiang Wang\\nLimin Xiao\\n+ 3 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2302.10638\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 21 Feb 2023 12:56:06 GMT)\\u00a7r"}']}
{title:'Reshadi et al. (§72023§r)', author: 'Midia Reshadi; David Gregg', display:{Lore:['[{"text": "arXiv:2302.10806", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDynamic Resource Partitioning for Multi-Tenant Systolic Array Based DNN Accelerator\\u00a7r\\n\\n\\u00a78\\u00a7oMidia Reshadi\\nDavid Gregg\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2302.10806\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 21 Feb 2023 16:30:11 GMT)\\u00a7r"}']}
{title:'Hsia et al. (§72023§r)', author: 'Samuel Hsia; Udit Gupta; Bilge Acun; Newsha Ardalani; Pan Zhong; Gu-Yeon Wei; David Brooks; Carole-Jean Wu', display:{Lore:['[{"text": "arXiv:2302.10872", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.IR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMP-Rec: Hardware-Software Co-Design to Enable Multi-Path Recommendation\\u00a7r\\n\\n\\u00a78\\u00a7oSamuel Hsia\\nUdit Gupta\\nBilge Acun\\n+ 4 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2302.10872\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 21 Feb 2023 18:38:45 GMT)\\u00a7r"}']}
{title:'Wei et al. (§72023§r)', author: 'Zhigang Wei; Aman Arora; Ruihao Li; Lizy K. John', display:{Lore:['[{"text": "arXiv:2302.10977", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHLSDataset: Open-Source Dataset for ML-Assisted FPGA Design using High Level Synthesis\\u00a7r\\n\\n\\u00a78\\u00a7oZhigang Wei\\nAman Arora\\nRuihao Li\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2302.10977\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 21 Aug 2023 17:36:36 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o8 pages, 5 figures\\u00a7r"}']}
{title:'Leon (§72023§r)', author: 'Vasileios Leon', display:{Lore:['[{"text": "arXiv:2302.12194", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFrom Circuits to SoC Processors: Arithmetic Approximation Techniques     Embedded Computing Methodologies for DSP Acceleration\\u00a7r\\n\\n\\u00a78\\u00a7oVasileios Leon\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2302.12194\\u00a7r\\n\\nVersion:\\u00a77v2 (Fri, 22 Dec 2023 09:21:43 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPhD Dissertation, National Technical University of Athens\\u00a7r"}']}
{title:'Witharana et al. (§72023§r)', author: 'Hasini Witharana; Aruna Jayasena; Prabhat Mishra', display:{Lore:['[{"text": "arXiv:2302.12241", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSequence-Based Incremental Concolic Testing of RTL Models\\u00a7r\\n\\n\\u00a78\\u00a7oHasini Witharana\\nAruna Jayasena\\nPrabhat Mishra\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2302.12241\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3655621\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nACM Transactions on Design Automation of Electronic Systems, 2024\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 23 Feb 2023 18:58:27 GMT)\\u00a7r"}']}
{title:'Ferres et al. (§72023§r)', author: 'Bruno Ferres; Olivier Muller; Frédéric Rousseau', display:{Lore:['[{"text": "arXiv:2302.12702", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Chisel Framework for Flexible Design Space Exploration through a Functional Approach\\u00a7r\\n\\n\\u00a78\\u00a7oBruno Ferres\\nOlivier Muller\\nFr\\u00e9d\\u00e9ric Rousseau\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2302.12702\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 24 Feb 2023 16:00:22 GMT)\\u00a7r"}']}
{title:'Narayana et al. (§72023§r)', author: 'Shruti Yadav Narayana; Sumit K. Mandal; Raid Ayoub; Michael Kishinevsky; Umit Y. Ogras', display:{Lore:['[{"text": "arXiv:2302.12779", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMachine Learning-based Low Overhead Congestion Control Algorithm for Industrial NoCs\\u00a7r\\n\\n\\u00a78\\u00a7oShruti Yadav Narayana\\nSumit K. Mandal\\nRaid Ayoub\\nMichael Kishinevsky\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2302.12779\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 24 Feb 2023 17:49:56 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThe short version of the paper has been accepted in DATE\'23\\u00a7r"}']}
{title:'Abulila et al. (§72023§r)', author: 'Ahmed Abulila; Izzat El Hajj; Myoungsoo Jung; Nam Sung Kim', display:{Lore:['[{"text": "arXiv:2302.13394", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAsynchronous Persistence with ASAP\\u00a7r\\n\\n\\u00a78\\u00a7oAhmed Abulila\\nIzzat El Hajj\\nMyoungsoo Jung\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2302.13394\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 26 Feb 2023 19:34:59 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o2 pages, 2 figures, 14th Annual Non-Volatile Memories Workshop\\u00a7r"}']}
{title:'Caro et al. (§72023§r)', author: 'Martí Caro; Hamid Tabani; Jaume Abella', display:{Lore:['[{"text": "arXiv:2302.14426", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAt-Scale Evaluation of Weight Clustering to Enable Energy-Efficient Object Detection\\u00a7r\\n\\n\\u00a78\\u00a7oMart\\u00ed Caro\\nHamid Tabani\\nJaume Abella\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2302.14426\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1016/j.sysarc.2022.102635\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nJournal of Systems Architecture, Volume 129, 2022, 102635, ISSN\\n  1383-7621\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 28 Feb 2023 09:13:52 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o25 pages, 13 figures, 5 tables, published in Journal of Systems Architecture\\u00a7r"}']}
{title:'Tuli et al. (§72023§r)', author: 'Shikhar Tuli; Niraj K. Jha', display:{Lore:['[{"text": "arXiv:2302.14705", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAccelTran: A Sparsity-Aware Accelerator for Dynamic Inference with Transformers\\u00a7r\\n\\n\\u00a78\\u00a7oShikhar Tuli\\nNiraj K. Jha\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2302.14705\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 1 May 2023 16:21:21 GMT)\\u00a7r"}']}
{title:'Iordanou et al. (§72023§r)', author: 'Konstantinos Iordanou; Timothy Atkinson; Emre Ozer; Jedrzej Kufel; John Biggs; Gavin Brown; Mikel Lujan', display:{Lore:['[{"text": "arXiv:2303.00031", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTiny Classifier Circuits: Evolving Accelerators for Tabular Data\\u00a7r\\n\\n\\u00a78\\u00a7oKonstantinos Iordanou\\nTimothy Atkinson\\nEmre Ozer\\n+ 3 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2303.00031\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 28 Sep 2023 12:57:35 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14 pages, 16 figures\\u00a7r"}']}
{title:'Zhang et al. (§72023§r)', author: 'Jingyao Zhang; Mohsen Imani; Elaheh Sadredini', display:{Lore:['[{"text": "arXiv:2303.00173", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBP-NTT: Fast and Compact in-SRAM Number Theoretic Transform with Bit-Parallel Modular Multiplication\\u00a7r\\n\\n\\u00a78\\u00a7oJingyao Zhang\\nMohsen Imani\\nElaheh Sadredini\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2303.00173\\u00a7r\\n\\nVersion:\\u00a77v3 (Sat, 22 Apr 2023 11:24:08 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis work is accepted to the 60th Design Automation Conference (DAC), 2023\\u00a7r"}']}
{title:'Podobas (§72023§r)', author: 'Artur Podobas', display:{Lore:['[{"text": "arXiv:2303.01606", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lQ2Logic: An Coarse-Grained Architecture targeting Schr\\u00f6dinger Quantum Circuit Simulations\\u00a7r\\n\\n\\u00a78\\u00a7oArtur Podobas\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2303.01606\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 2 Mar 2023 22:06:23 GMT)\\u00a7r"}']}
{title:'Tarique et al. (§72023§r)', author: 'Tanvir Ahmad Tarique; Foisal Ahmed; Maksim Jenihhin; Liakot Ali', display:{Lore:['[{"text": "arXiv:2303.01807", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lUnsupervised Recycled FPGA Detection Using Symmetry Analysis\\u00a7r\\n\\n\\u00a78\\u00a7oTanvir Ahmad Tarique\\nFoisal Ahmed\\nMaksim Jenihhin\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2303.01807\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 3 Mar 2023 09:27:34 GMT)\\u00a7r"}']}
{title:'Ahmed et al. (§72023§r)', author: 'Foisal Ahmed; Maksim Jenihhin', display:{Lore:['[{"text": "arXiv:2303.01816", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHolistic IJTAG-based External and Internal Fault Monitoring in UAVs\\u00a7r\\n\\n\\u00a78\\u00a7oFoisal Ahmed\\nMaksim Jenihhin\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2303.01816\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 3 Mar 2023 09:53:36 GMT)\\u00a7r"}']}
{title:'Coward et al. (§72023§r)', author: 'Samuel Coward; George A. Constantinides; Theo Drane', display:{Lore:['[{"text": "arXiv:2303.01839", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAutomating Constraint-Aware Datapath Optimization using E-Graphs\\u00a7r\\n\\n\\u00a78\\u00a7oSamuel Coward\\nGeorge A. Constantinides\\nTheo Drane\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2303.01839\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 3 Mar 2023 10:46:19 GMT)\\u00a7r"}']}
{title:'Tan et al. (§72023§r)', author: 'Weihang Tan; Sin-Wei Chiu; Antian Wang; Yingjie Lao; Keshab K. Parhi', display:{Lore:['[{"text": "arXiv:2303.02237", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPaReNTT: Low-Latency Parallel Residue Number System and NTT-Based Long Polynomial Modular Multiplication for Homomorphic Encryption\\u00a7r\\n\\n\\u00a78\\u00a7oWeihang Tan\\nSin-Wei Chiu\\nAntian Wang\\nYingjie Lao\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2303.02237\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TIFS.2023.3338553\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE Transactions on Information Forensics and Security, Vol. 19,\\n  pp. 1646-1659, 2024\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 6 Jul 2023 21:57:28 GMT)\\u00a7r"}']}
{title:'Zhu et al. (§72023§r)', author: 'Chenzhuo Zhu; Alexander C. Rucker; Yawen Wang; William J. Dally', display:{Lore:['[{"text": "arXiv:2303.02588", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSatIn: Hardware for Boolean Satisfiability Inference\\u00a7r\\n\\n\\u00a78\\u00a7oChenzhuo Zhu\\nAlexander C. Rucker\\nYawen Wang\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2303.02588\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 5 Mar 2023 06:30:32 GMT)\\u00a7r"}']}
{title:'Narayanan et al. (§72023§r)', author: 'Ram Venkat Narayanan; Aparajithan Nathamuni Venkatesan; Kishore Pula; Sundarakumar Muthukumaran; Ranga Vemuri', display:{Lore:['[{"text": "arXiv:2303.02762", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lReverse Engineering Word-Level Models from Look-Up Table Netlists\\u00a7r\\n\\n\\u00a78\\u00a7oRam Venkat Narayanan\\nAparajithan Nathamuni Venkatesan\\nKishore Pula\\nSundarakumar Muthukumaran\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2303.02762\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 5 Mar 2023 20:08:47 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o8 pages, 6 figures, Accepted to appear in ISQED 2023 conference\\u00a7r"}']}
{title:'Singh et al. (§72023§r)', author: 'Gagandeep Singh; Alireza Khodamoradi; Kristof Denolf; Jack Lo; Juan Gómez-Luna; Joseph Melber; Andra Bisca; Henk Corporaal; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2303.03509", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSPARTA: Spatial Acceleration for Efficient and Scalable Horizontal Diffusion Weather Stencil Computation\\u00a7r\\n\\n\\u00a78\\u00a7oGagandeep Singh\\nAlireza Khodamoradi\\nKristof Denolf\\n+ 5 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2303.03509\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 9 May 2023 14:45:38 GMT)\\u00a7r"}']}
{title:'Arnaldo et al. (§72023§r)', author: 'Ignacio Arnaldo; Alfredo Cuesta-Infante; J. Manuel Colmenar; José L. Risco-Martín; José L. Ayala', display:{Lore:['[{"text": "arXiv:2303.03779", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBoosting the 3D thermal-aware floorplanning problem through a master-worker parallel MOEA\\u00a7r\\n\\n\\u00a78\\u00a7oIgnacio Arnaldo\\nAlfredo Cuesta-Infante\\nJ. Manuel Colmenar\\nJos\\u00e9 L. Risco-Mart\\u00edn\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2303.03779\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1002/cpe.2902\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nConcurrency and Computation: Practice and Experience, 25(8), 2013\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 7 Mar 2023 10:31:58 GMT)\\u00a7r"}']}
{title:'Prabakaran et al. (§72023§r)', author: 'Bharath Srinivas Prabakaran; Vojtech Mrazek; Zdenek Vasicek; Lukas Sekanina; Muhammad Shafique', display:{Lore:['[{"text": "arXiv:2303.04734", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lXel-FPGAs: An End-to-End Automated Exploration Framework for Approximate Accelerators in FPGA-Based Systems\\u00a7r\\n\\n\\u00a78\\u00a7oBharath Srinivas Prabakaran\\nVojtech Mrazek\\nZdenek Vasicek\\nLukas Sekanina\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2303.04734\\u00a7r\\n\\nVersion:\\u00a77v3 (Tue, 8 Aug 2023 15:19:25 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted for publication at the 42nd International Conference on Computer-Aided Design (ICCAD), November 2023, San Francisco, CA, USA\\u00a7r"}']}
{title:'Mubarik et al. (§72023§r)', author: 'Muhammad Husnain Mubarik; Ramakrishna Kanungo; Tobias Zirr; Rakesh Kumar', display:{Lore:['[{"text": "arXiv:2303.05735", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.GR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHardware Acceleration of Neural Graphics\\u00a7r\\n\\n\\u00a78\\u00a7oMuhammad Husnain Mubarik\\nRamakrishna Kanungo\\nTobias Zirr\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2303.05735\\u00a7r\\n\\nVersion:\\u00a77v6 (Wed, 12 Apr 2023 22:23:50 GMT)\\u00a7r"}']}
{title:'Nathamuni-Venkatesan et a… (§72023§r)', author: 'Aparajithan Nathamuni-Venkatesan; Ram-Venkat Narayanan; Kishore Pula; Sundarakumar Muthukumaran; Ranga Vemuri', display:{Lore:['[{"text": "arXiv:2303.07405", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lWord-Level Structure Identification In FPGA Designs Using Cell Proximity Information\\u00a7r\\n\\n\\u00a78\\u00a7oAparajithan Nathamuni-Venkatesan\\nRam-Venkat Narayanan\\nKishore Pula\\nSundarakumar Muthukumaran\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2303.07405\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 7 Mar 2023 17:43:20 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPaper accepted into proceedings of VLSID2023 conference\\u00a7r"}']}
{title:'Huang (§72023§r)', author: "Andrew 'bunnie' Huang", display:{Lore:['[{"text": "arXiv:2303.07406", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r, \\u00a7eeess.IV\\u00a7r, \\u00a75physics.app-ph\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lInfra-Red, In-Situ (IRIS) Inspection of Silicon\\u00a7r\\n\\n\\u00a78\\u00a7oAndrew \'bunnie\' Huang\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2303.07406\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 5 Mar 2023 06:39:54 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o8 pages, 19 figures\\u00a7r"}']}
{title:'Tian et al. (§72023§r)', author: 'Haishan Tian; Qiong Yang; Huabing Wang; Jingke Zhang', display:{Lore:['[{"text": "arXiv:2303.07407", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.SY\\u00a7r, \\u00a7eeess.SY\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lStudy on the Data Storage Technology of Mini-Airborne Radar Based on Machine Learning\\u00a7r\\n\\n\\u00a78\\u00a7oHaishan Tian\\nQiong Yang\\nHuabing Wang\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2303.07407\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 3 Mar 2023 13:09:22 GMT)\\u00a7r"}']}
{title:'Hassan (§72023§r)', author: 'Hasan Hassan', display:{Lore:['[{"text": "arXiv:2303.07445", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lImproving DRAM Performance, Reliability, and Security by Rigorously Understanding Intrinsic DRAM Operation\\u00a7r\\n\\n\\u00a78\\u00a7oHasan Hassan\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2303.07445\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 13 Mar 2023 19:53:58 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oDoctoral thesis\\u00a7r"}']}
{title:'Ghaffari et al. (§72023§r)', author: 'Alireza Ghaffari; Masoud Asgharian; Yvon Savaria', display:{Lore:['[{"text": "arXiv:2303.08054", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lStatistical Hardware Design With Multi-model Active Learning\\u00a7r\\n\\n\\u00a78\\u00a7oAlireza Ghaffari\\nMasoud Asgharian\\nYvon Savaria\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2303.08054\\u00a7r\\n\\nVersion:\\u00a77v5 (Sun, 9 Apr 2023 05:09:01 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oadded a reference for GRP subsampling and corrected typos\\u00a7r"}']}
{title:'Wu et al. (§72023§r)', author: 'Nan Wu; Yingjie Li; Cong Hao; Steve Dai; Cunxi Yu; Yuan Xie', display:{Lore:['[{"text": "arXiv:2303.08256", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lGamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks\\u00a7r\\n\\n\\u00a78\\u00a7oNan Wu\\nYingjie Li\\nCong Hao\\n+ 2 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2303.08256\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 12 Jun 2023 16:37:00 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis work will appear at 60thDesign Automation Conference (DAC\'23)\\u00a7r"}']}
{title:'Zhao et al. (§72023§r)', author: 'Wenqian Zhao; Qi Sun; Yang Bai; Wenbo Li; Haisheng Zheng; Bei Yu; Martin D. F. Wong', display:{Lore:['[{"text": "arXiv:2303.08999", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CV\\u00a7r, \\u00a7eeess.IV\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA High-Performance Accelerator for Super-Resolution Processing on Embedded GPU\\u00a7r\\n\\n\\u00a78\\u00a7oWenqian Zhao\\nQi Sun\\nYang Bai\\n+ 3 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2303.08999\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ICCAD51958.2021.9643472\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 16 Mar 2023 00:09:09 GMT)\\u00a7r"}']}
{title:'Mai et al. (§72023§r)', author: 'Jing Mai; Jiarui Wang; Zhixiong Di; Yibo Lin', display:{Lore:['[{"text": "arXiv:2303.09305", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMulti-Electrostatic FPGA Placement Considering SLICEL-SLICEM Heterogeneity, Clock Feasibility, and Timing Optimization\\u00a7r\\n\\n\\u00a78\\u00a7oJing Mai\\nJiarui Wang\\nZhixiong Di\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2303.09305\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 16 Mar 2023 13:30:23 GMT)\\u00a7r"}']}
{title:'Qi et al. (§72023§r)', author: 'Charles Qi; Yi Wang; Hui Wang; Yang Lu; Shiva Shankar Subramanian; Finola Cahill; Conall Tuohy; Victor Li; Xu Qian; Darren Crews; Ling Wang; Shivaji Roy; Andrea Deidda; Martin Power; Niall Hanrahan; Rick Richmond; Umer Cheema; Arnab Raha; Alessandro Palla; Gary Baugh; Deepak Mathaikutty', display:{Lore:['[{"text": "arXiv:2303.10271", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lVPU-EM: An Event-based Modeling Framework to Evaluate NPU Performance and Power Efficiency at Scale\\u00a7r\\n\\n\\u00a78\\u00a7oCharles Qi\\nYi Wang\\nHui Wang\\n+ 17 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2303.10271\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 17 Mar 2023 22:50:12 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o8 pages, 9 figures\\u00a7r"}']}
{title:'Ghavami et al. (§72023§r)', author: 'Behnam Ghavami; Lesley Shannon', display:{Lore:['[{"text": "arXiv:2303.10508", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lUnraveling the Integration of Deep Machine Learning in FPGA CAD Flow: A Concise Survey and Future Insights\\u00a7r\\n\\n\\u00a78\\u00a7oBehnam Ghavami\\nLesley Shannon\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2303.10508\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 18 Mar 2023 22:00:50 GMT)\\u00a7r"}']}
{title:'Su et al. (§72023§r)', author: 'Jia-Hui Su; Chen-Hua Lu; Jenq Kuen Lee; Andrea Coluccio; Fabrizio Riente; Marco Vacca; Marco Ottavi; Kuan-Hsun Chen', display:{Lore:['[{"text": "arXiv:2303.12128", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSimulation Environment with Customized RISC-V Instructions for Logic-in-Memory Architectures\\u00a7r\\n\\n\\u00a78\\u00a7oJia-Hui Su\\nChen-Hua Lu\\nJenq Kuen Lee\\n+ 4 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2303.12128\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 27 Mar 2023 14:10:46 GMT)\\u00a7r"}']}
{title:'Rhod et al. (§72023§r)', author: 'Eduardo Rhod; Behnam Ghavami; Zhenman Fang; Lesley Shannon', display:{Lore:['[{"text": "arXiv:2303.12269", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Cycle-Accurate Soft Error Vulnerability Analysis Framework for FPGA-based Designs\\u00a7r\\n\\n\\u00a78\\u00a7oEduardo Rhod\\nBehnam Ghavami\\nZhenman Fang\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2303.12269\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 22 Mar 2023 02:35:07 GMT)\\u00a7r"}']}
{title:'Mishty et al. (§72023§r)', author: 'Kaniz Mishty; Mehdi Sadi', display:{Lore:['[{"text": "arXiv:2303.12310", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSystem and Design Technology Co-optimization of SOT-MRAM for High-Performance AI Accelerator Memory System\\u00a7r\\n\\n\\u00a78\\u00a7oKaniz Mishty\\nMehdi Sadi\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2303.12310\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 14 Nov 2023 05:56:07 GMT)\\u00a7r"}']}
{title:'Babaie et al. (§72023§r)', author: 'Maryam Babaie; Ayaz Akram; Jason Lowe-Power', display:{Lore:['[{"text": "arXiv:2303.13026", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Cycle-level Unified DRAM Cache Controller Model for 3DXPoint Memory Systems in gem5\\u00a7r\\n\\n\\u00a78\\u00a7oMaryam Babaie\\nAyaz Akram\\nJason Lowe-Power\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2303.13026\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 23 Mar 2023 04:24:30 GMT)\\u00a7r"}']}
{title:'Babaie et al. (§72023§r)', author: 'Maryam Babaie; Ayaz Akram; Jason Lowe-Power', display:{Lore:['[{"text": "arXiv:2303.13029", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEnabling Design Space Exploration of DRAM Caches in Emerging Memory Systems\\u00a7r\\n\\n\\u00a78\\u00a7oMaryam Babaie\\nAyaz Akram\\nJason Lowe-Power\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2303.13029\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 23 Mar 2023 04:29:32 GMT)\\u00a7r"}']}
{title:'Wu et al. (§72023§r)', author: 'Xin Wu; Tobias Kenter; Robert Schade; Thomas D. Kühne; Christian Plessl', display:{Lore:['[{"text": "arXiv:2303.13632", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.PF\\u00a7r, \\u00a75physics.chem-ph\\u00a7r, \\u00a75physics.comp-ph\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lComputing and Compressing Electron Repulsion Integrals on FPGAs\\u00a7r\\n\\n\\u00a78\\u00a7oXin Wu\\nTobias Kenter\\nRobert Schade\\nThomas D. K\\u00fchne\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2303.13632\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 23 Mar 2023 19:39:56 GMT)\\u00a7r"}']}
{title:'Shehaby et al. (§72023§r)', author: 'Raghda El Shehaby; Matthias Függer; Andreas Steininger', display:{Lore:['[{"text": "arXiv:2303.14106", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOn the Susceptibility of QDI Circuits to Transient Faults\\u00a7r\\n\\n\\u00a78\\u00a7oRaghda El Shehaby\\nMatthias F\\u00fcgger\\nAndreas Steininger\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2303.14106\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 6 Jul 2023 10:57:08 GMT)\\u00a7r"}']}
{title:'Morsali et al. (§72023§r)', author: 'Mehrdad Morsali; Mahmoud Nazzal; Abdallah Khreishah; Shaahin Angizi', display:{Lore:['[{"text": "arXiv:2303.14162", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lIMA-GNN: In-Memory Acceleration of Centralized and Decentralized Graph Neural Networks at the Edge\\u00a7r\\n\\n\\u00a78\\u00a7oMehrdad Morsali\\nMahmoud Nazzal\\nAbdallah Khreishah\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2303.14162\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 24 Mar 2023 17:15:43 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 8 Figures, 2 Tables\\u00a7r"}']}
{title:'Reshadi et al. (§72023§r)', author: 'Midia Reshadi; David Gregg', display:{Lore:['[{"text": "arXiv:2303.15199", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMaple: A Processing Element for Row-Wise Product Based Sparse Tensor Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oMidia Reshadi\\nDavid Gregg\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2303.15199\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 27 Mar 2023 13:37:39 GMT)\\u00a7r"}']}
{title:'Barboza et al. (§72023§r)', author: 'Erick Carvajal Barboza; Mahesh Ketkar; Michael Kishinevsky; Paul Gratz; Jiang Hu', display:{Lore:['[{"text": "arXiv:2303.15280", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMachine Learning for Microprocessor Performance Bug Localization\\u00a7r\\n\\n\\u00a78\\u00a7oErick Carvajal Barboza\\nMahesh Ketkar\\nMichael Kishinevsky\\nPaul Gratz\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2303.15280\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 27 Mar 2023 15:04:11 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o12 pages, 6 figures\\u00a7r"}']}
{title:'Saileshwar et al. (§72023§r)', author: 'Gururaj Saileshwar; Moinuddin Qureshi', display:{Lore:['[{"text": "arXiv:2303.15673", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lThe Mirage of Breaking MIRAGE: Refuting the HPCA-2023 Paper \\"Are Randomized Caches Truly Random?\\"\\u00a7r\\n\\n\\u00a78\\u00a7oGururaj Saileshwar\\nMoinuddin Qureshi\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2303.15673\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 28 Mar 2023 01:42:40 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oOur code repository containing bug-fixes for the HPCA\'23 paper\'scode is at https://github.com/gururaj-s/refuting_HPCA23_randCache\\u00a7r"}']}
{title:'Álvarez et al. (§72023§r)', author: 'Josefa Díaz Álvarez; José L. Risco-Martín; J. Manuel Colmenar', display:{Lore:['[{"text": "arXiv:2303.16074", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.NE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEvolutionary Design of the Memory Subsystem\\u00a7r\\n\\n\\u00a78\\u00a7oJosefa D\\u00edaz \\u00c1lvarez\\nJos\\u00e9 L. Risco-Mart\\u00edn\\nJ. Manuel Colmenar\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2303.16074\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1016/j.asoc.2017.09.047\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nApplied Soft Computing 62, 2018\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 7 Mar 2023 10:45:51 GMT)\\u00a7r"}']}
{title:'Abi-Karam et al. (§72023§r)', author: 'Stefan Abi-Karam; Cong Hao', display:{Lore:['[{"text": "arXiv:2303.16459", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lGNNBuilder: An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization\\u00a7r\\n\\n\\u00a78\\u00a7oStefan Abi-Karam\\nCong Hao\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2303.16459\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 8 Aug 2023 01:06:09 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o10 pages, 7 figures, 4 tables, 3 listings\\u00a7r"}']}
{title:'Soni et al. (§72023§r)', author: 'Deepraj Soni; Negar Neda; Naifeng Zhang; Benedict Reynwar; Homer Gamil; Benjamin Heyman; Mohammed Nabeel; Ahmad Al Badawi; Yuriy Polyakov; Kellie Canida; Massoud Pedram; Michail Maniatakos; David Bruce Cousins; Franz Franchetti; Matthew French; Andrew Schmidt; Brandon Reagen', display:{Lore:['[{"text": "arXiv:2303.17118", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRPU: The Ring Processing Unit\\u00a7r\\n\\n\\u00a78\\u00a7oDeepraj Soni\\nNegar Neda\\nNaifeng Zhang\\n+ 13 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2303.17118\\u00a7r\\n\\nVersion:\\u00a77v3 (Thu, 13 Apr 2023 13:47:01 GMT)\\u00a7r"}']}
{title:'Toupas et al. (§72023§r)', author: 'Petros Toupas; Alexander Montgomerie-Corcoran; Christos-Savvas Bouganis; Dimitrios Tzovaras', display:{Lore:['[{"text": "arXiv:2303.17218", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CV\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHARFLOW3D: A Latency-Oriented 3D-CNN Accelerator Toolflow for HAR on FPGA Devices\\u00a7r\\n\\n\\u00a78\\u00a7oPetros Toupas\\nAlexander Montgomerie-Corcoran\\nChristos-Savvas Bouganis\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2303.17218\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/FCCM57271.2023.00024\\u00a7r\\n\\nVersion:\\u00a77v6 (Mon, 29 May 2023 11:23:45 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o11 pages, 8 figures, 6 tables\\u00a7r"}']}
{title:'Riedel et al. (§72023§r)', author: 'Samuel Riedel; Matheus Cavalcante; Renzo Andri; Luca Benini', display:{Lore:['[{"text": "arXiv:2303.17742", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMemPool: A Scalable Manycore Architecture with a Low-Latency Shared L1 Memory\\u00a7r\\n\\n\\u00a78\\u00a7oSamuel Riedel\\nMatheus Cavalcante\\nRenzo Andri\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2303.17742\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TC.2023.3307796\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE Transactions on Computers, vol. 72, no. 12, pp. 3561-3575,\\n  Dec. 2023\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 28 Nov 2023 10:16:26 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14 pages, 17 figures, 2 tables, Published in IEEE Transactions on Computers\\u00a7r"}']}
{title:'Garofalo et al. (§72023§r)', author: 'Angelo Garofalo; Yvan Tortorella; Matteo Perotti; Luca Valente; Alessandro Nadalini; Luca Benini; Davide Rossi; Francesco Conti', display:{Lore:['[{"text": "arXiv:2303.17954", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDARKSIDE: A Heterogeneous RISC-V Compute Cluster for Extreme-Edge On-Chip DNN Inference and Training\\u00a7r\\n\\n\\u00a78\\u00a7oAngelo Garofalo\\nYvan Tortorella\\nMatteo Perotti\\n+ 4 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2303.17954\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/OJSSCS.2022.3210082\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 31 Mar 2023 10:33:49 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o11 pages, 15 figures\\u00a7r"}']}
{title:'Krieg (§72023§r)', author: 'Christian Krieg', display:{Lore:['[{"text": "arXiv:2303.18024", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lProceedings of the 3rd Workshop on Open-Source Design Automation (OSDA), 2023\\u00a7r\\n\\n\\u00a78\\u00a7oChristian Krieg\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2303.18024\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 31 Mar 2023 13:02:17 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 articles, presented at OSDA 2023, see also https://osda.ws/r/aw0ZG\\u00a7r"}']}
{title:'Meech (§72023§r)', author: 'James T. Meech', display:{Lore:['[{"text": "arXiv:2304.01012", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lIs This Computing Accelerator Evaluation Full of Hot Air?\\u00a7r\\n\\n\\u00a78\\u00a7oJames T. Meech\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2304.01012\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 29 Mar 2023 16:29:09 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oArchitectural Support for Programming Languages and Operating Systems (ASPLOS), Wild and Crazy Ideas (WACI) 2023. Three pages, two figures, one table\\u00a7r"}']}
{title:'Jouppi et al. (§72023§r)', author: 'Norman P. Jouppi; George Kurian; Sheng Li; Peter Ma; Rahul Nagarajan; Lifeng Nai; Nishant Patil; Suvinay Subramanian; Andy Swing; Brian Towles; Cliff Young; Xiang Zhou; Zongwei Zhou; David Patterson', display:{Lore:['[{"text": "arXiv:2304.01433", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTPU v4: An Optically Reconfigurable Supercomputer for Machine Learning with Hardware Support for Embeddings\\u00a7r\\n\\n\\u00a78\\u00a7oNorman P. Jouppi\\nGeorge Kurian\\nSheng Li\\n+ 10 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2304.01433\\u00a7r\\n\\nVersion:\\u00a77v3 (Thu, 20 Apr 2023 22:25:51 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o15 pages; 16 figures; to bepublished at ISCA 2023 (the International Symposium on Computer Architecture)\\u00a7r"}']}
{title:'Filippas et al. (§72023§r)', author: 'D. Filippas; C. Peltekis; G. Dimitrakopoulos; C. Nicopoulos', display:{Lore:['[{"text": "arXiv:2304.01668", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lReduced-Precision Floating-Point Arithmetic in Systolic Arrays with Skewed Pipelines\\u00a7r\\n\\n\\u00a78\\u00a7oD. Filippas\\nC. Peltekis\\nG. Dimitrakopoulos\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2304.01668\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/AICAS57966.2023.10168556\\u00a7r\\n\\nVersion:\\u00a77v3 (Fri, 8 Sep 2023 08:20:47 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oIEEE International Conference on Artificial Intelligence Circuits and Systems (AICAS) 2023\\u00a7r"}']}
{title:'Leitersdorf et al. (§72023§r)', author: 'Orian Leitersdorf; Yahav Boneh; Gonen Gazit; Ronny Ronen; Shahar Kvatinsky', display:{Lore:['[{"text": "arXiv:2304.02336", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFourierPIM: High-Throughput In-Memory Fast Fourier Transform and Polynomial Multiplication\\u00a7r\\n\\n\\u00a78\\u00a7oOrian Leitersdorf\\nYahav Boneh\\nGonen Gazit\\nRonny Ronen\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2304.02336\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1016/j.memori.2023.100034\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nMemories - Materials, Devices, Circuits and Systems, Volume 4,\\n  2023\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 5 Apr 2023 09:44:45 GMT)\\u00a7r"}']}
{title:'Biesuz et al. (§72023§r)', author: 'Nicolo Valdi Biesuz; Rimsky Caballero; Davide Cieri; Nico Giangiacomi; Francesco Gonnella; Guillermo Loustau De Linares; Andrew Peck', display:{Lore:['[{"text": "arXiv:2304.02437", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHog 2023.1: a collaborative management tool to handle Git-based HDL repository\\u00a7r\\n\\n\\u00a78\\u00a7oNicolo Valdi Biesuz\\nRimsky Caballero\\nDavide Cieri\\n+ 3 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2304.02437\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 12 Apr 2023 12:12:51 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPresented at the3rd Workshop on Open-Source Design Automation (OSDA), 2023(arXiv:2303.18024)\\u00a7r"}']}
{title:'Skarman et al. (§72023§r)', author: 'Frans Skarman; Oscar Gustafsson', display:{Lore:['[{"text": "arXiv:2304.03079", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSpade: An Expression-Based HDL With Pipelines\\u00a7r\\n\\n\\u00a78\\u00a7oFrans Skarman\\nOscar Gustafsson\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2304.03079\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 6 Apr 2023 14:01:12 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPresented at the3rd Workshop on Open-Source Design Automation (OSDA), 2023(arXiv:2303.18024)\\u00a7r"}']}
{title:'Bhattacharjya et al. (§72023§r)', author: 'Rajat Bhattacharjya; Biswadip Maity; Nikil Dutt', display:{Lore:['[{"text": "arXiv:2304.03257", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLocate: Low-Power Viterbi Decoder Exploration using Approximate Adders\\u00a7r\\n\\n\\u00a78\\u00a7oRajat Bhattacharjya\\nBiswadip Maity\\nNikil Dutt\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2304.03257\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 6 Apr 2023 17:44:01 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPaper accepted at ACM GLSVLSI 2023\\u00a7r"}']}
{title:'Ma et al. (§72023§r)', author: 'Tianrui Ma; Yu Feng; Xuan Zhang; Yuhao Zhu', display:{Lore:['[{"text": "arXiv:2304.03320", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCamJ: Enabling System-Level Energy Modeling and Architectural Exploration for In-Sensor Visual Computing\\u00a7r\\n\\n\\u00a78\\u00a7oTianrui Ma\\nYu Feng\\nXuan Zhang\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2304.03320\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 6 Apr 2023 18:32:19 GMT)\\u00a7r"}']}
{title:'Ujjainkar et al. (§72023§r)', author: 'Nisarg Ujjainkar; Jingwen Leng; Yuhao Zhu', display:{Lore:['[{"text": "arXiv:2304.03352", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lImaGen: A General Framework for Generating Memory- and Power-Efficient Image Processing Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oNisarg Ujjainkar\\nJingwen Leng\\nYuhao Zhu\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2304.03352\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 6 Apr 2023 19:59:45 GMT)\\u00a7r"}']}
{title:'Chen et al. (§72023§r)', author: 'Yuzong Chen; Mohamed S. Abdelfattah', display:{Lore:['[{"text": "arXiv:2304.03974", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBRAMAC: Compute-in-BRAM Architectures for Multiply-Accumulate on FPGAs\\u00a7r\\n\\n\\u00a78\\u00a7oYuzong Chen\\nMohamed S. Abdelfattah\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2304.03974\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 8 Apr 2023 09:59:52 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o11 pages, 13 figures, 3 tables, FCCM conference 2023\\u00a7r"}']}
{title:'Yin et al. (§72023§r)', author: 'Jiaqi Yin; Yingjie Li; Daniel Robinson; Cunxi Yu', display:{Lore:['[{"text": "arXiv:2304.04716", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRESPECT: Reinforcement Learning based Edge Scheduling on Pipelined Coral Edge TPUs\\u00a7r\\n\\n\\u00a78\\u00a7oJiaqi Yin\\nYingjie Li\\nDaniel Robinson\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2304.04716\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 10 Apr 2023 17:22:12 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, ACM/IEEE DesignAutomation Conference(DAC\'23)\\u00a7r"}']}
{title:'Ottati et al. (§72023§r)', author: 'Fabrizio Ottati; Giovanna Turvani; Marco Vacca; Guido Masera', display:{Lore:['[{"text": "arXiv:2304.04995", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCustom Memory Design for Logic-in-Memory: Drawbacks and Improvements over Conventional Memories\\u00a7r\\n\\n\\u00a78\\u00a7oFabrizio Ottati\\nGiovanna Turvani\\nMarco Vacca\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2304.04995\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.5281/zenodo.7824870\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 11 Apr 2023 05:55:49 GMT)\\u00a7r"}']}
{title:'Venkatesha et al. (§72023§r)', author: 'Shashikiran Venkatesha; Ranjani Parthasarathi', display:{Lore:['[{"text": "arXiv:2304.05072", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEnhancement in Reliability for Multi-core system consisting of One Instruction Cores\\u00a7r\\n\\n\\u00a78\\u00a7oShashikiran Venkatesha\\nRanjani Parthasarathi\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2304.05072\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 11 Apr 2023 09:09:47 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o46 pages\\u00a7r"}']}
{title:'Chen et al. (§72023§r)', author: 'Yiquan Chen; Zhen Jin; Yijing Wang; Yi Chen; Hao Yu; Jiexiong Xu; Jinlong Chen; Wenhai Lin; Kanghua Fang; Chengkun Wei; Qiang Liu; Yuan Xie; Wenzhi Chen', display:{Lore:['[{"text": "arXiv:2304.05148", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.OS\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHigh-performance and Scalable Software-based NVMe Virtualization Mechanism with I/O Queues Passthrough\\u00a7r\\n\\n\\u00a78\\u00a7oYiquan Chen\\nZhen Jin\\nYijing Wang\\n+ 9 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2304.05148\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 11 Apr 2023 11:29:51 GMT)\\u00a7r"}']}
{title:'Riesenberger et al. (§72023§r)', author: 'Stefan Riesenberger; Christian Krieg', display:{Lore:['[{"text": "arXiv:2304.05326", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTowards Power Characterization of FPGA Architectures To Enable Open-Source Power Estimation Using Micro-Benchmarks\\u00a7r\\n\\n\\u00a78\\u00a7oStefan Riesenberger\\nChristian Krieg\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2304.05326\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 11 Apr 2023 16:33:20 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPresented at the3rd Workshop on Open-Source Design Automation (OSDA), 2023(arXiv:2303.18024)\\u00a7r"}']}
{title:'Dadi et al. (§72023§r)', author: 'Murali Dadi; Shubhang Pandey; Aparna Behera; T G Venkatesh', display:{Lore:['[{"text": "arXiv:2304.05442", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPerformance Study of Partitioned Caches in Asymmetric Multi-Core Processors\\u00a7r\\n\\n\\u00a78\\u00a7oMurali Dadi\\nShubhang Pandey\\nAparna Behera\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2304.05442\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 11 Apr 2023 18:30:06 GMT)\\u00a7r"}']}
{title:'Klemmer et al. (§72023§r)', author: 'Lucas Klemmer; Daniel Große', display:{Lore:['[{"text": "arXiv:2304.05837", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lProgramming Language Assisted Waveform Analysis: A Case Study on the Instruction Performance of SERV\\u00a7r\\n\\n\\u00a78\\u00a7oLucas Klemmer\\nDaniel Gro\\u00dfe\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2304.05837\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 12 Apr 2023 13:09:29 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPresented at the3rd Workshop on Open-Source Design Automation (OSDA), 2023(arXiv:2303.18024)\\u00a7r"}']}
{title:'Hong et al. (§72023§r)', author: 'Jingkai Hong; Arash Fayyazi; Amirhossein Esmaili; Mahdi Nazemi; Massoud Pedram', display:{Lore:['[{"text": "arXiv:2304.06299", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAlgorithms and Hardware for Efficient Processing of Logic-based Neural Networks\\u00a7r\\n\\n\\u00a78\\u00a7oJingkai Hong\\nArash Fayyazi\\nAmirhossein Esmaili\\nMahdi Nazemi\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2304.06299\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 13 Apr 2023 07:12:40 GMT)\\u00a7r"}']}
{title:'Caro et al. (§72023§r)', author: 'Martí Caro; Hamid Tabani; Jaume Abella; Francesc Moll; Enric Morancho; Ramon Canal; Josep Altet; Antonio Calomarde; Francisco J. Cazorla; Antonio Rubio; Pau Fontova; Jordi Fornt', display:{Lore:['[{"text": "arXiv:2304.06327", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn Automotive Case Study on the Limits of Approximation for Object Detection\\u00a7r\\n\\n\\u00a78\\u00a7oMart\\u00ed Caro\\nHamid Tabani\\nJaume Abella\\n+ 8 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2304.06327\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1016/j.sysarc.2023.102872\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nJournal of Systems Architecture, Volume 138, 2023, 102872, ISSN\\n  1383-7621\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 13 Apr 2023 08:11:12 GMT)\\u00a7r"}']}
{title:'Chen et al. (§72023§r)', author: 'Hanqiu Chen; Cong Hao', display:{Lore:['[{"text": "arXiv:2304.06831", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDGNN-Booster: A Generic FPGA Accelerator Framework For Dynamic Graph Neural Network Inference\\u00a7r\\n\\n\\u00a78\\u00a7oHanqiu Chen\\nCong Hao\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2304.06831\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 13 Apr 2023 21:50:23 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis paper is accepted by FCCM 2023\\u00a7r"}']}
{title:'Sgherzi et al. (§72023§r)', author: 'Francesco Sgherzi; Marco Siracusa; Ivan Fernandez; Adrià Armejach; Miquel Moretó', display:{Lore:['[{"text": "arXiv:2304.06944", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSpChar: Characterizing the Sparse Puzzle via Decision Trees\\u00a7r\\n\\n\\u00a78\\u00a7oFrancesco Sgherzi\\nMarco Siracusa\\nIvan Fernandez\\nAdri\\u00e0 Armejach\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2304.06944\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 14 Apr 2023 06:21:57 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o27 pages, 17 figures\\u00a7r"}']}
{title:'Tan et al. (§72023§r)', author: 'Hongshi Tan; Xinyu Chen; Yao Chen; Bingsheng He; Weng-Fai Wong', display:{Lore:['[{"text": "arXiv:2304.07004", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLightRW: FPGA Accelerated Graph Dynamic Random Walks\\u00a7r\\n\\n\\u00a78\\u00a7oHongshi Tan\\nXinyu Chen\\nYao Chen\\nBingsheng He\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2304.07004\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3588944\\u00a7r\\n\\nVersion:\\u00a77v2 (Fri, 21 Apr 2023 05:02:37 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted to SIGMOD 2023\\u00a7r"}']}
{title:'Zhu et al. (§72023§r)', author: 'Minning Zhu; Tzu-Wei Kuo; Chung-Tse Michael Wu', display:{Lore:['[{"text": "arXiv:2304.07378", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Reconfigurable Linear RF Analog Processor for Realizing Microwave Artificial Neural Network\\u00a7r\\n\\n\\u00a78\\u00a7oMinning Zhu\\nTzu-Wei Kuo\\nChung-Tse Michael Wu\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2304.07378\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TMTT.2023.3293054\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 24 Jul 2023 16:44:06 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o11 pages, 16 figures\\u00a7r"}']}
{title:'Rahimi et al. (§72023§r)', author: 'Hemin Rahimi; Hadi jahanirad', display:{Lore:['[{"text": "arXiv:2304.07476", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lImplementation of Digital Circuits on Three-Dimensional FPGAs Using Simulated Annealing\\u00a7r\\n\\n\\u00a78\\u00a7oHemin Rahimi\\nHadi jahanirad\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2304.07476\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 15 Apr 2023 05:35:31 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages\\u00a7r"}']}
{title:'Guo et al. (§72023§r)', author: 'Cong Guo; Jiaming Tang; Weiming Hu; Jingwen Leng; Chen Zhang; Fan Yang; Yunxin Liu; Minyi Guo; Yuhao Zhu', display:{Lore:['[{"text": "arXiv:2304.07493", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOliVe: Accelerating Large Language Models via Hardware-friendly Outlier-Victim Pair Quantization\\u00a7r\\n\\n\\u00a78\\u00a7oCong Guo\\nJiaming Tang\\nWeiming Hu\\n+ 5 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2304.07493\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3579371.3589038\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 15 Apr 2023 07:12:05 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oISCA 2023\\u00a7r"}']}
{title:'Thakkar et al. (§72023§r)', author: 'Ishan Thakkar; Sairam Sri Vatsavai; Venkata Sai Praneeth Karempudi', display:{Lore:['[{"text": "arXiv:2304.07608", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHigh-Speed and Energy-Efficient Non-Binary Computing with Polymorphic Electro-Optic Circuits and Architectures\\u00a7r\\n\\n\\u00a78\\u00a7oIshan Thakkar\\nSairam Sri Vatsavai\\nVenkata Sai Praneeth Karempudi\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2304.07608\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 15 Apr 2023 18:20:56 GMT)\\u00a7r"}']}
{title:'Nayak et al. (§72023§r)', author: 'Nandeeka Nayak; Toluwanimi O. Odemuyiwa; Shubham Ugare; Christopher W. Fletcher; Michael Pellauer; Joel S. Emer', display:{Lore:['[{"text": "arXiv:2304.07931", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTeAAL: A Declarative Framework for Modeling Sparse Tensor Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oNandeeka Nayak\\nToluwanimi O. Odemuyiwa\\nShubham Ugare\\n+ 2 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2304.07931\\u00a7r\\n\\nVersion:\\u00a77v7 (Tue, 17 Oct 2023 01:16:52 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o17 pages, 13 figures\\u00a7r"}']}
{title:'Andrulis et al. (§72023§r)', author: 'Tanner Andrulis; Joel S. Emer; Vivienne Sze', display:{Lore:['[{"text": "arXiv:2304.07935", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRAELLA: Reforming the Arithmetic for Efficient, Low-Resolution, and Low-Loss Analog PIM: No Retraining Required!\\u00a7r\\n\\n\\u00a78\\u00a7oTanner Andrulis\\nJoel S. Emer\\nVivienne Sze\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2304.07935\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3579371.3589062\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 17 Apr 2023 01:13:40 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o16 pages; 15 figures; Accepted at ISCA 2023 (the International Symposium on Computer Architecture)\\u00a7r"}']}
{title:'Nunez-Yanez et al. (§72023§r)', author: 'Jose Nunez-Yanez; Andres Otero; Eduardo de la Torre', display:{Lore:['[{"text": "arXiv:2304.08211", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDynamically Reconfigurable Variable-precision Sparse-Dense Matrix Acceleration in Tensorflow Lite\\u00a7r\\n\\n\\u00a78\\u00a7oJose Nunez-Yanez\\nAndres Otero\\nEduardo de la Torre\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2304.08211\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1016/j.micpro.2023.104801\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nMicroprocessors and Microsystems, Volume 98, 2023, 104801, ISSN\\n  0141-9331\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 17 Apr 2023 12:31:50 GMT)\\u00a7r"}']}
{title:'Biggs et al. (§72023§r)', author: 'Benjamin Biggs; Christos-Savvas Bouganis; George A. Constantinides', display:{Lore:['[{"text": "arXiv:2304.08400", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lATHEENA: A Toolflow for Hardware Early-Exit Network Automation\\u00a7r\\n\\n\\u00a78\\u00a7oBenjamin Biggs\\nChristos-Savvas Bouganis\\nGeorge A. Constantinides\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2304.08400\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 17 Apr 2023 16:06:58 GMT)\\u00a7r"}']}
{title:'Fang et al. (§72023§r)', author: 'Yuanwei Fang; Zihao Liu; Yanheng Lu; Jiawei Liu; Jiajie Li; Yi Jin; Jian Chen; Yenkuang Chen; Hongzhong Zheng; Yuan Xie', display:{Lore:['[{"text": "arXiv:2304.08880", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.PL\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lNPS: A Framework for Accurate Program Sampling Using Graph Neural Network\\u00a7r\\n\\n\\u00a78\\u00a7oYuanwei Fang\\nZihao Liu\\nYanheng Lu\\n+ 6 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2304.08880\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 18 Apr 2023 10:13:28 GMT)\\u00a7r"}']}
{title:'Elbtity et al. (§72023§r)', author: 'Mohammed E. Elbtity; Brendan Reidy; Md Hasibul Amin; Ramtin Zand', display:{Lore:['[{"text": "arXiv:2304.09258", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHeterogeneous Integration of In-Memory Analog Computing Architectures with Tensor Processing Units\\u00a7r\\n\\n\\u00a78\\u00a7oMohammed E. Elbtity\\nBrendan Reidy\\nMd Hasibul Amin\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2304.09258\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 18 Apr 2023 19:44:56 GMT)\\u00a7r"}']}
{title:'Zheng et al. (§72023§r)', author: 'Yi Zheng; Aasheesh Kolli; Shaizeen Aga', display:{Lore:['[{"text": "arXiv:2304.09411", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEgalitarian ORAM: Wear-Leveling for ORAM\\u00a7r\\n\\n\\u00a78\\u00a7oYi Zheng\\nAasheesh Kolli\\nShaizeen Aga\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2304.09411\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 19 Apr 2023 03:56:45 GMT)\\u00a7r"}']}
{title:'Grootjen et al. (§72023§r)', author: 'Franc Grootjen; Nikolai Schauer', display:{Lore:['[{"text": "arXiv:2304.09952", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBaugh-Wooley Multiplication for the RISCV Processor\\u00a7r\\n\\n\\u00a78\\u00a7oFranc Grootjen\\nNikolai Schauer\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2304.09952\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 19 Apr 2023 20:06:08 GMT)\\u00a7r"}']}
{title:'Susskind et al. (§72023§r)', author: 'Zachary Susskind; Aman Arora; Igor D. S. Miranda; Alan T. L. Bacellar; Luis A. Q. Villon; Rafael F. Katopodis; Leandro S. de Araujo; Diego L. C. Dutra; Priscila M. V. Lima; Felipe M. G. Franca; Jr. Mauricio Breternitz; Lizy K. John', display:{Lore:['[{"text": "arXiv:2304.10618", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7eeess.SP\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lULEEN: A Novel Architecture for Ultra Low-Energy Edge Neural Networks\\u00a7r\\n\\n\\u00a78\\u00a7oZachary Susskind\\nAman Arora\\nIgor D. S. Miranda\\n+ 8 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2304.10618\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 20 Apr 2023 19:40:01 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14 pages, 14 figures Portions of this article draw heavily from arXiv:2203.01479, most notably sections 5E and5F.2\\u00a7r"}']}
{title:'Nigam et al. (§72023§r)', author: 'Rachit Nigam; Pedro Henrique Azevedo De Amorim; Adrian Sampson', display:{Lore:['[{"text": "arXiv:2304.10646", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PL\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lModular Hardware Design with Timeline Types\\u00a7r\\n\\n\\u00a78\\u00a7oRachit Nigam\\nPedro Henrique Azevedo De Amorim\\nAdrian Sampson\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2304.10646\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3591234\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 20 Apr 2023 21:12:09 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oExtended version of PLDI \'23 paper\\u00a7r"}']}
{title:'Qiao et al. (§72023§r)', author: 'Shichen Qiao; Xin Su; Matthew D. Sinclair', display:{Lore:['[{"text": "arXiv:2304.11136", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lIntegrating Per-Stream Stat Tracking into Accel-Sim\\u00a7r\\n\\n\\u00a78\\u00a7oShichen Qiao\\nXin Su\\nMatthew D. Sinclair\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2304.11136\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 4 Sep 2023 21:16:27 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o13 pages\\u00a7r"}']}
{title:'Maram et al. (§72023§r)', author: 'Tejaswanth Reddy Maram; Ria Barnwal; Dr. Bindu B', display:{Lore:['[{"text": "arXiv:2304.11337", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.NE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Deep Neural Network Deployment Based on Resistive Memory Accelerator Simulation\\u00a7r\\n\\n\\u00a78\\u00a7oTejaswanth Reddy Maram\\nRia Barnwal\\nDr. Bindu B\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2304.11337\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 22 Apr 2023 07:29:02 GMT)\\u00a7r"}']}
{title:'Shaban et al. (§72023§r)', author: 'Marwan Shaban; Adam J. Rocke', display:{Lore:['[{"text": "arXiv:2304.12309", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOptimized Real-Time Assembly in a RISC Simulator\\u00a7r\\n\\n\\u00a78\\u00a7oMarwan Shaban\\nAdam J. Rocke\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2304.12309\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 6 Apr 2023 21:27:52 GMT)\\u00a7r"}']}
{title:'Isik et al. (§72023§r)', author: 'Murat Isik; Kayode Inadagbo; Hakan Aktas', display:{Lore:['[{"text": "arXiv:2304.12474", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesign optimization for high-performance computing using FPGA\\u00a7r\\n\\n\\u00a78\\u00a7oMurat Isik\\nKayode Inadagbo\\nHakan Aktas\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2304.12474\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 24 Apr 2023 22:20:42 GMT)\\u00a7r"}']}
{title:'Tröpgen et al. (§72023§r)', author: 'Hannes Tröpgen; Mario Bielert; Thomas Ilsche', display:{Lore:['[{"text": "arXiv:2304.12646", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEvaluating the Energy Measurements of the IBM POWER9 On-Chip Controller\\u00a7r\\n\\n\\u00a78\\u00a7oHannes Tr\\u00f6pgen\\nMario Bielert\\nThomas Ilsche\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2304.12646\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3578244.3583729\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nProceedings of the 2023 ACM/SPEC International Conference on\\n  Performance Engineering (ICPE \'23). Association for Computing Machinery, New\\n  York, NY, USA, 67-76\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 25 Apr 2023 08:23:43 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPublished in \\"Proceedings of the 2023 ACM/SPEC International Conference on Performance Engineering\\"\\u00a7r"}']}
{title:'Peltekis et al. (§72023§r)', author: 'C. Peltekis; D. Filippas; G. Dimitrakopoulos; C. Nicopoulos', display:{Lore:['[{"text": "arXiv:2304.12691", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLow-Power Data Streaming in Systolic Arrays with Bus-Invert Coding and Zero-Value Clock Gating\\u00a7r\\n\\n\\u00a78\\u00a7oC. Peltekis\\nD. Filippas\\nG. Dimitrakopoulos\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2304.12691\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/MOCAST57943.2023.10176467\\u00a7r\\n\\nVersion:\\u00a77v3 (Fri, 8 Sep 2023 08:13:28 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oInternational Conference on Modern Circuits and Systems Technologies (MOCAST)\\u00a7r"}']}
{title:'Kalayappan et al. (§72023§r)', author: 'Rajshekar Kalayappan; Sandeep Chandran', display:{Lore:['[{"text": "arXiv:2304.12762", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDynamic Ineffectuality-based Clustered Architectures\\u00a7r\\n\\n\\u00a78\\u00a7oRajshekar Kalayappan\\nSandeep Chandran\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2304.12762\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 25 Apr 2023 12:26:09 GMT)\\u00a7r"}']}
{title:'Jung et al. (§72023§r)', author: 'Victor J. B. Jung; Arne Symons; Linyan Mei; Marian Verhelst; Luca Benini', display:{Lore:['[{"text": "arXiv:2304.12931", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSALSA: Simulated Annealing based Loop-Ordering Scheduler for DNN Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oVictor J. B. Jung\\nArne Symons\\nLinyan Mei\\nMarian Verhelst\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2304.12931\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 20 Apr 2023 12:00:08 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 pages, 6 figures, open-source at https://github.com/ZigZag-Project/zigzag\\u00a7r"}']}
{title:'Usman et al. (§72023§r)', author: 'Muhammad Usman; Milos Ercegovac; Jeong-A Lee', display:{Lore:['[{"text": "arXiv:2304.12946", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLow-Latency Online Multiplier with Reduced Activities and Minimized Interconnect for Inner Product Arrays\\u00a7r\\n\\n\\u00a78\\u00a7oMuhammad Usman\\nMilos Ercegovac\\nJeong-A Lee\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2304.12946\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1007/s11265-023-01856-w\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nJournal of Signal Processing Systems 2023\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 6 Apr 2023 01:22:27 GMT)\\u00a7r"}']}
{title:'Hanif et al. (§72023§r)', author: 'Muhammad Abdullah Hanif; Muhammad Shafique', display:{Lore:['[{"text": "arXiv:2304.12949", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7leFAT: Improving the Effectiveness of Fault-Aware Training for Mitigating Permanent Faults in DNN Hardware Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oMuhammad Abdullah Hanif\\nMuhammad Shafique\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2304.12949\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 20 Apr 2023 01:35:11 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o8 pages, 13 figures\\u00a7r"}']}
{title:'Choi et al. (§72023§r)', author: 'Suhyeong Choi; Jinwook Jung; Andrew B. Kahng; Minsoo Kim; Chul-Hong Park; Bodhisatta Pramanik; Dooseok Yoon', display:{Lore:['[{"text": "arXiv:2304.13215", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPROBE3.0: A Systematic Framework for Design-Technology Pathfinding with Improved Design Enablement\\u00a7r\\n\\n\\u00a78\\u00a7oSuhyeong Choi\\nJinwook Jung\\nAndrew B. Kahng\\n+ 3 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2304.13215\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 26 Apr 2023 00:39:21 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14 pages, 17 figures, submitted to IEEE Trans. on CAD\\u00a7r"}']}
{title:'Sarihi et al. (§72023§r)', author: 'Amin Sarihi; Peter Jamieson; Ahmad Patooghy; Abdel-Hameed A. Badawy', display:{Lore:['[{"text": "arXiv:2304.13232", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMulti-criteria Hardware Trojan Detection: A Reinforcement Learning Approach\\u00a7r\\n\\n\\u00a78\\u00a7oAmin Sarihi\\nPeter Jamieson\\nAhmad Patooghy\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2304.13232\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 26 Apr 2023 01:40:55 GMT)\\u00a7r"}']}
{title:'Unnikrishnan et al. (§72023§r)', author: 'Nanda K. Unnikrishnan; Joe Gould; Keshab K. Parhi', display:{Lore:['[{"text": "arXiv:2304.13532", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSCV-GNN: Sparse Compressed Vector-based Graph Neural Network Aggregation\\u00a7r\\n\\n\\u00a78\\u00a7oNanda K. Unnikrishnan\\nJoe Gould\\nKeshab K. Parhi\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2304.13532\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TCAD.2023.3291672\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE Transactions on Computer Aided Design (TCAD), 2023\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 26 Apr 2023 13:07:42 GMT)\\u00a7r"}']}
{title:'Mutlu et al. (§72023§r)', author: 'Onur Mutlu; Can Firtina', display:{Lore:['[{"text": "arXiv:2305.00492", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7bq-bio.GN\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAccelerating Genome Analysis via Algorithm-Architecture Co-Design\\u00a7r\\n\\n\\u00a78\\u00a7oOnur Mutlu\\nCan Firtina\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2305.00492\\u00a7r\\n\\nVersion:\\u00a77v4 (Wed, 31 May 2023 13:48:33 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear as an invited special session paper at DAC 2023\\u00a7r"}']}
{title:'Brando et al. (§72023§r)', author: 'Carl Brando; Minseong Park; Sayma Nowshin Chowdhury; Matthew Chen; Kyusang Lee; Sahil Shah', display:{Lore:['[{"text": "arXiv:2305.00618", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lModeling and Analysis of Analog Non-Volatile Devices for Compute-In-Memory Applications\\u00a7r\\n\\n\\u00a78\\u00a7oCarl Brando\\nMinseong Park\\nSayma Nowshin Chowdhury\\n+ 2 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2305.00618\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 1 May 2023 01:25:50 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted to MWSCAS 2023. 5 pages, 4figures, 1 table\\u00a7r"}']}
{title:'Elgamal et al. (§72023§r)', author: 'Mariam Elgamal; Doug Carmean; Elnaz Ansari; Okay Zed; Ramesh Peri; Srilatha Manne; Udit Gupta; Gu-Yeon Wei; David Brooks; Gage Hills; Carole-Jean Wu', display:{Lore:['[{"text": "arXiv:2305.01831", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesign Space Exploration and Optimization for Carbon-Efficient Extended Reality Systems\\u00a7r\\n\\n\\u00a78\\u00a7oMariam Elgamal\\nDoug Carmean\\nElnaz Ansari\\n+ 7 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2305.01831\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 2 May 2023 23:55:24 GMT)\\u00a7r"}']}
{title:'Pavanello et al. (§72023§r)', author: "Fabio Pavanello; Cedric Marchand; Ian O'Connor; Regis Orobtchouk; Fabien Mandorlo; Xavier Letartre; Sebastien Cueff; Elena Ioana Vatajelu; Giorgio Di Natale; Benoit Cluzel; Aurelien Coillet; Benoit Charbonnier; Pierre Noe; Frantisek Kavan; Martin Zoldak; Michal Szaj; Peter Bienstman; Thomas Van Vaerenbergh; Ulrich Ruhrmair; Paulo Flores; Luis Guerra e Silva; Ricardo Chaves; Luis-Miguel Silveira; Mariano Ceccato; Dimitris Gizopoulos; George Papadimitriou; Vasileios Karakostas; Axel Brando; Francisco J. Cazorla; Ramon Canal; Pau Closas; Adria Gusi-Amigo; Paolo Crovetti; Alessio Carpegna; Tzamn Melendez Carmona; Stefano Di Carlo; Alessandro Savino", display:{Lore:['[{"text": "arXiv:2305.03139", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7eeess.SP\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lNEUROPULS: NEUROmorphic energy-efficient secure accelerators based on Phase change materials aUgmented siLicon photonicS\\u00a7r\\n\\n\\u00a78\\u00a7oFabio Pavanello\\nCedric Marchand\\nIan O\'Connor\\n+ 33 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2305.03139\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ETS56758.2023.10173974\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE European Test Symposium 2023\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 4 May 2023 20:43:24 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o10 pages, 2 figures, conference\\u00a7r"}']}
{title:'Zhang et al. (§72023§r)', author: 'Sai Qian Zhang; Thierry Tambe; Nestor Cuevas; Gu-Yeon Wei; David Brooks', display:{Lore:['[{"text": "arXiv:2305.03148", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.NE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCAMEL: Co-Designing AI Models and Embedded DRAMs for Efficient On-Device Learning\\u00a7r\\n\\n\\u00a78\\u00a7oSai Qian Zhang\\nThierry Tambe\\nNestor Cuevas\\nGu-Yeon Wei\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2305.03148\\u00a7r\\n\\nVersion:\\u00a77v3 (Fri, 22 Dec 2023 19:22:05 GMT)\\u00a7r"}']}
{title:'Leitersdorf et al. (§72023§r)', author: 'Orian Leitersdorf; Ronny Ronen; Shahar Kvatinsky', display:{Lore:['[{"text": "arXiv:2305.04122", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lConvPIM: Evaluating Digital Processing-in-Memory through Convolutional Neural Network Acceleration\\u00a7r\\n\\n\\u00a78\\u00a7oOrian Leitersdorf\\nRonny Ronen\\nShahar Kvatinsky\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2305.04122\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 6 May 2023 19:23:10 GMT)\\u00a7r"}']}
{title:'Reggiani et al. (§72023§r)', author: 'Enrico Reggiani; Renzo Andri; Lukas Cavigelli', display:{Lore:['[{"text": "arXiv:2305.04546", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFlex-SFU: Accelerating DNN Activation Functions by Non-Uniform Piecewise Approximation\\u00a7r\\n\\n\\u00a78\\u00a7oEnrico Reggiani\\nRenzo Andri\\nLukas Cavigelli\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2305.04546\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 8 May 2023 08:40:24 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 6 figures, 3 tables\\u00a7r"}']}
{title:'Ottaviano et al. (§72023§r)', author: 'Alessandro Ottaviano; Thomas Benz; Paul Scheffler; Luca Benini', display:{Lore:['[{"text": "arXiv:2305.04760", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCheshire: A Lightweight, Linux-Capable RISC-V Host Platform for Domain-Specific Accelerator Plug-In\\u00a7r\\n\\n\\u00a78\\u00a7oAlessandro Ottaviano\\nThomas Benz\\nPaul Scheffler\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2305.04760\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 6 Jul 2023 05:08:21 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 pages, 11 figures, accepted by IEEE Transactions on Circuits and Systems Part II: Express Briefs\\u00a7r"}']}
{title:'Cho et al. (§72023§r)', author: 'Albert Cho; Anish Saxena; Moinuddin Qureshi; Alexandros Daglis', display:{Lore:['[{"text": "arXiv:2305.05033", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Case for CXL-Centric Server Processors\\u00a7r\\n\\n\\u00a78\\u00a7oAlbert Cho\\nAnish Saxena\\nMoinuddin Qureshi\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2305.05033\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 8 May 2023 20:21:39 GMT)\\u00a7r"}']}
{title:'Benz et al. (§72023§r)', author: 'Thomas Benz; Michael Rogenmoser; Paul Scheffler; Samuel Riedel; Alessandro Ottaviano; Andreas Kurth; Torsten Hoefler; Luca Benini', display:{Lore:['[{"text": "arXiv:2305.05240", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA High-performance, Energy-efficient Modular DMA Engine Architecture\\u00a7r\\n\\n\\u00a78\\u00a7oThomas Benz\\nMichael Rogenmoser\\nPaul Scheffler\\n+ 4 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2305.05240\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 14 Nov 2023 12:33:32 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14 pages, 14 figures, accepted by an IEEE journal for publication\\u00a7r"}']}
{title:'Mika et al. (§72023§r)', author: 'Kevin Mika; René Griessl; Nils Kucza; Florian Porrmann; Martin Kaiser; Lennart Tigges; Jens Hagemeyer; Pedro Trancoso; Muhammad Waqar Azhar; Fareed Qararyah; Stavroula Zouzoula; Jämes Ménétrey; Marcelo Pasin; Pascal Felber; Carina Marcus; Oliver Brunnegard; Olof Eriksson; Hans Salomonsson; Daniel Ödman; Andreas Ask; Antonio Casimiro; Alysson Bessani; Tiago Carvalho; Karol Gugala; Piotr Zierhoffer; Grzegorz Latosinski; Marco Tassemeier; Mario Porrmann; Hans-Martin Heyn; Eric Knauss; Yufei Mao; Franz Meierhöfer', display:{Lore:['[{"text": "arXiv:2305.05388", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.CR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lVEDLIoT \\u2013 Next generation accelerated AIoT systems and applications\\u00a7r\\n\\n\\u00a78\\u00a7oKevin Mika\\nRen\\u00e9 Griessl\\nNils Kucza\\n+ 28 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2305.05388\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3587135.3592175\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nCF\'23: 20th ACM International Conference on Computing Frontiers,\\n  May 2023, Bologna, Italy\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 9 May 2023 12:35:00 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis publication incorporates results from the VEDLIoT project, which received funding from the European Union\'s Horizon 2020 researchand innovation programme under grant agreement No 957197. CF\'23: 20th ACM "}','{"text": "International Conference on Computing Frontiers, May 2023, Bologna, Italy\\u00a7r"}']}
{title:'Scheffler et al. (§72023§r)', author: 'Paul Scheffler; Florian Zaruba; Fabian Schuiki; Torsten Hoefler; Luca Benini', display:{Lore:['[{"text": "arXiv:2305.05559", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSparse Stream Semantic Registers: A Lightweight ISA Extension Accelerating General Sparse Linear Algebra\\u00a7r\\n\\n\\u00a78\\u00a7oPaul Scheffler\\nFlorian Zaruba\\nFabian Schuiki\\nTorsten Hoefler\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2305.05559\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TPDS.2023.3322029\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 2 Oct 2023 17:38:03 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o15 pages, 8 figures. Accepted for publication in IEEE TPDS\\u00a7r"}']}
{title:'Jamet et al. (§72023§r)', author: 'Alexandre Valentin Jamet; Lluc Alvarez; Marc Casas', display:{Lore:['[{"text": "arXiv:2305.06696", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DS\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCharacterizing the impact of last-level cache replacement policies on big-data workloads\\u00a7r\\n\\n\\u00a78\\u00a7oAlexandre Valentin Jamet\\nLluc Alvarez\\nMarc Casas\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2305.06696\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 11 May 2023 10:06:30 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oExtended abstract submitted to the 10th BSC Doctoral Symposium\\u00a7r"}']}
{title:'Chhabria et al. (§72023§r)', author: 'Vidya A. Chhabria; Wenjing Jiang; Andrew B. Kahng; Sachin S. Sapatnekar', display:{Lore:['[{"text": "arXiv:2305.06917", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Machine Learning Approach to Improving Timing Consistency between Global Route and Detailed Route\\u00a7r\\n\\n\\u00a78\\u00a7oVidya A. Chhabria\\nWenjing Jiang\\nAndrew B. Kahng\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2305.06917\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 2 Oct 2023 18:23:26 GMT)\\u00a7r"}']}
{title:'Sinigaglia et al. (§72023§r)', author: 'Mattia Sinigaglia; Luca Bertaccini; Luca Valente; Angelo Garofalo; Simone Benatti; Luca Benini; Francesco Conti; Davide Rossi', display:{Lore:['[{"text": "arXiv:2305.07325", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEchoes: a 200 GOPS/W Frequency Domain SoC with FFT Processor and I2S DSP for Flexible Data Acquisition from Microphone Arrays\\u00a7r\\n\\n\\u00a78\\u00a7oMattia Sinigaglia\\nLuca Bertaccini\\nLuca Valente\\n+ 4 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2305.07325\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 12 May 2023 08:59:43 GMT)\\u00a7r"}']}
{title:'Nadig et al. (§72023§r)', author: 'Rakesh Nadig; Mohammad Sadrosadati; Haiyu Mao; Nika Mansouri Ghiasi; Arash Tavakkol; Jisung Park; Hamid Sarbazi-Azad; Juan Gómez Luna; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2305.07768", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lVenice: Improving Solid-State Drive Parallelism at Low Cost via Conflict-Free Accesses\\u00a7r\\n\\n\\u00a78\\u00a7oRakesh Nadig\\nMohammad Sadrosadati\\nHaiyu Mao\\n+ 5 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2305.07768\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3579371.3589071\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 12 May 2023 21:25:26 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear in Proceedings of the 50th Annual International Symposium on Computer Architecture (ISCA), 2023\\u00a7r"}']}
{title:'Goudarzi et al. (§72023§r)', author: 'Maziar Goudarzi; Reza Azimi; Julian Humecki; Faizaan Rehman; Richard Zhang; Chirag Sethi; Tanishq Bomman; Yuqi Yang', display:{Lore:['[{"text": "arXiv:2305.08317", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBy-Software Branch Prediction in Loops\\u00a7r\\n\\n\\u00a78\\u00a7oMaziar Goudarzi\\nReza Azimi\\nJulian Humecki\\n+ 4 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2305.08317\\u00a7r\\n\\nVersion:\\u00a77v2 (Sun, 11 Jun 2023 02:58:44 GMT)\\u00a7r"}']}
{title:'Conti et al. (§72023§r)', author: 'Francesco Conti; Gianna Paulin; Angelo Garofalo; Davide Rossi; Alfio Di Mauro; Georg Rutishauser; Gianmarco Ottavi; Manuel Eggimann; Hayate Okuhara; Luca Benini', display:{Lore:['[{"text": "arXiv:2305.08415", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMarsellus: A Heterogeneous RISC-V AI-IoT End-Node SoC with 2-to-8b DNN Acceleration and 30\\u00a7r\\n\\n\\u00a78\\u00a7oFrancesco Conti\\nGianna Paulin\\nAngelo Garofalo\\n+ 6 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2305.08415\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/JSSC.2023.3318301\\u00a7r\\n\\nVersion:\\u00a77v3 (Tue, 28 Nov 2023 15:36:11 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPost-print accepted by IEEE Journal of Solid-State Circuits. Fixed metadata(was missing one co-author), added DOI of IEEE JSSC\\u00a7r"}']}
{title:'Fischer et al. (§72023§r)', author: 'Tim Fischer; Michael Rogenmoser; Matheus Cavalcante; Frank K. Gürkaynak; Luca Benini', display:{Lore:['[{"text": "arXiv:2305.08562", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFlooNoC: A Multi-Tbps Wide NoC for Heterogeneous AXI4 Traffic\\u00a7r\\n\\n\\u00a78\\u00a7oTim Fischer\\nMichael Rogenmoser\\nMatheus Cavalcante\\nFrank K. G\\u00fcrkaynak\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2305.08562\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/MDAT.2023.3306720\\u00a7r\\n\\nVersion:\\u00a77v2 (Sun, 6 Aug 2023 18:31:33 GMT)\\u00a7r"}']}
{title:'Vytla et al. (§72023§r)', author: 'Vamsi K Vytla; Larry Doolittle', display:{Lore:['[{"text": "arXiv:2305.09657", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lNewad: A register map automation tool for Verilog\\u00a7r\\n\\n\\u00a78\\u00a7oVamsi K Vytla\\nLarry Doolittle\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2305.09657\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 16 May 2023 17:56:51 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPresented at the3rd Workshop on Open-Source Design Automation (OSDA), 2023(arXiv:2303.18024)\\u00a7r"}']}
{title:'Benmeziane et al. (§72023§r)', author: 'Hadjer Benmeziane; Corey Lammie; Irem Boybat; Malte Rasch; Manuel Le Gallo; Hsinyu Tsai; Ramachandran Muralidhar; Smail Niar; Ouarnoughi Hamza; Vijay Narayanan; Abu Sebastian; Kaoutar El Maghraoui', display:{Lore:['[{"text": "arXiv:2305.10459", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CV\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAnalogNAS: A Neural Network Design Framework for Accurate Inference with Analog In-Memory Computing\\u00a7r\\n\\n\\u00a78\\u00a7oHadjer Benmeziane\\nCorey Lammie\\nIrem Boybat\\n+ 8 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2305.10459\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 17 May 2023 07:39:14 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted to IEEEEdge\\u00a7r"}']}
{title:'Kanungo et al. (§72023§r)', author: 'Ramakrishna Kanungo; Swamynathan Siva; Nathaniel Bleier; Muhammad Husnain Mubarik; Lav Varshney; Rakesh Kumar', display:{Lore:['[{"text": "arXiv:2305.11059", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lUnderstanding Interactions Between Chip Architecture and Uncertainties in Semiconductor Supply and Demand\\u00a7r\\n\\n\\u00a78\\u00a7oRamakrishna Kanungo\\nSwamynathan Siva\\nNathaniel Bleier\\n+ 2 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2305.11059\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 10 May 2023 18:07:34 GMT)\\u00a7r"}']}
{title:'Hanif et al. (§72023§r)', author: 'Muhammad Abdullah Hanif; Muhammad Shafique', display:{Lore:['[{"text": "arXiv:2305.12590", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFAQ: Mitigating the Impact of Faults in the Weight Memory of DNN Accelerators through Fault-Aware Quantization\\u00a7r\\n\\n\\u00a78\\u00a7oMuhammad Abdullah Hanif\\nMuhammad Shafique\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2305.12590\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 21 May 2023 23:01:13 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o8 pages, 15 figures\\u00a7r"}']}
{title:'Hanif et al. (§72023§r)', author: 'Muhammad Abdullah Hanif; Muhammad Shafique', display:{Lore:['[{"text": "arXiv:2305.12595", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lReduce: A Framework for Reducing the Overheads of Fault-Aware Retraining\\u00a7r\\n\\n\\u00a78\\u00a7oMuhammad Abdullah Hanif\\nMuhammad Shafique\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2305.12595\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 21 May 2023 23:09:21 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o2 pages, 3 figures. arXiv admin note: substantial text overlap with arXiv:2304.12949\\u00a7r"}']}
{title:'Wu et al. (§72023§r)', author: 'Yannan Nellie Wu; Po-An Tsai; Saurav Muralidharan; Angshuman Parashar; Vivienne Sze; Joel S. Emer', display:{Lore:['[{"text": "arXiv:2305.12718", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHighLight: Efficient and Flexible DNN Acceleration with Hierarchical Structured Sparsity\\u00a7r\\n\\n\\u00a78\\u00a7oYannan Nellie Wu\\nPo-An Tsai\\nSaurav Muralidharan\\n+ 2 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2305.12718\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3613424.3623786\\u00a7r\\n\\nVersion:\\u00a77v2 (Sun, 1 Oct 2023 06:33:18 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted to MICRO23\\u00a7r"}']}
{title:'Ghazal et al. (§72023§r)', author: 'Omar Ghazal; Simranjeet Singh; Tousif Rahman; Shengqi Yu; Yujin Zheng; Domenico Balsamo; Sachin Patkar; Farhad Merchant; Fei Xia; Alex Yakovlev; Rishad Shafik', display:{Lore:['[{"text": "arXiv:2305.12914", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.ET\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lIMBUE: In-Memory Boolean-to-CUrrent Inference ArchitecturE for Tsetlin Machines\\u00a7r\\n\\n\\u00a78\\u00a7oOmar Ghazal\\nSimranjeet Singh\\nTousif Rahman\\n+ 7 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2305.12914\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 22 May 2023 10:55:01 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted at ACM/IEEE InternationalSymposium on Low Power Electronics and Design 2023 (ISLPED 2023)\\u00a7r"}']}
{title:'Havinga et al. (§72023§r)', author: 'Thijs Havinga; Xianjun Jiao; Wei Liu; Ingrid Moerman', display:{Lore:['[{"text": "arXiv:2305.13351", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.NI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAccelerating FPGA-Based Wi-Fi Transceiver Design and Prototyping by High-Level Synthesis\\u00a7r\\n\\n\\u00a78\\u00a7oThijs Havinga\\nXianjun Jiao\\nWei Liu\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2305.13351\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 23 May 2023 15:09:59 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o7 pages, extended version of poster accepted at FCCM 2023\\u00a7r"}']}
{title:'Jung et al. (§72023§r)', author: 'Sooyeob Jung; Seongah Jeong; Jinkyu Kang; Joon Gyu Ryu; Joonhyuk Kang', display:{Lore:['[{"text": "arXiv:2305.13779", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7eeess.SP\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTransceiver Design and Performance Analysis for LR-FHSS-based Direct-to-Satellite IoT\\u00a7r\\n\\n\\u00a78\\u00a7oSooyeob Jung\\nSeongah Jeong\\nJinkyu Kang\\nJoon Gyu Ryu\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2305.13779\\u00a7r\\n\\nVersion:\\u00a77v2 (Fri, 26 May 2023 02:04:32 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 pages, 6 figures\\u00a7r"}']}
{title:'Wu et al. (§72023§r)', author: 'Yuting Wu; Qiwen Wang; Ziyu Wang; Xinxin Wang; Buvna Ayyagari; Siddarth Krishnan; Michael Chudzik; Wei D. Lu', display:{Lore:['[{"text": "arXiv:2305.14547", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBulk-Switching Memristor-based Compute-In-Memory Module for Deep Neural Network Training\\u00a7r\\n\\n\\u00a78\\u00a7oYuting Wu\\nQiwen Wang\\nZiyu Wang\\n+ 4 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2305.14547\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1002/adma.202305465\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nAdv. Mater.35 (2023) 2305465\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 23 May 2023 22:03:08 GMT)\\u00a7r"}']}
{title:'Büchel et al. (§72023§r)', author: 'Julian Büchel; Athanasios Vasilopoulos; Benedikt Kersting; Frederic Odermatt; Kevin Brew; Injo Ok; Sam Choi; Iqbal Saraf; Victor Chan; Timothy Philip; Nicole Saulnier; Vijay Narayanan; Manuel Le Gallo; Abu Sebastian', display:{Lore:['[{"text": "arXiv:2305.16647", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lGradient descent-based programming of analog in-memory computing cores\\u00a7r\\n\\n\\u00a78\\u00a7oJulian B\\u00fcchel\\nAthanasios Vasilopoulos\\nBenedikt Kersting\\n+ 10 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2305.16647\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/IEDM45625.2022.10019486\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7n2022 International Electron Devices Meeting (IEDM), San Francisco,\\n  CA, USA, 2022, pp. 33.1.1-33.1.4\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 26 May 2023 05:37:24 GMT)\\u00a7r"}']}
{title:'Jang et al. (§72023§r)', author: 'Junhyeok Jang; Miryeong Kwon; Donghyun Gouk; Hanyeoreum Bae; Myoungsoo Jung', display:{Lore:['[{"text": "arXiv:2305.17469", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lGraphTensor: Comprehensive GNN-Acceleration Framework for Efficient Parallel Processing of Massive Datasets\\u00a7r\\n\\n\\u00a78\\u00a7oJunhyeok Jang\\nMiryeong Kwon\\nDonghyun Gouk\\nHanyeoreum Bae\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2305.17469\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 27 May 2023 13:04:24 GMT)\\u00a7r"}']}
{title:'Desai (§72023§r)', author: 'Madhav P. Desai', display:{Lore:['[{"text": "arXiv:2305.17773", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn evaluation of a microprocessor with two independent hardware execution threads coupled through a shared cache\\u00a7r\\n\\n\\u00a78\\u00a7oMadhav P. Desai\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2305.17773\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 28 May 2023 16:47:56 GMT)\\u00a7r"}']}
{title:'Ledoux et al. (§72023§r)', author: 'Louis Ledoux; Marc Casas', display:{Lore:['[{"text": "arXiv:2305.18328", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOpen-Source GEMM Hardware Kernels Generator: Toward Numerically-Tailored Computations\\u00a7r\\n\\n\\u00a78\\u00a7oLouis Ledoux\\nMarc Casas\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2305.18328\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 23 May 2023 12:47:19 GMT)\\u00a7r"}']}
{title:'Houshmand et al. (§72023§r)', author: 'Pouya Houshmand; Jiacong Sun; Marian Verhelst', display:{Lore:['[{"text": "arXiv:2305.18335", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7eeess.IV\\u00a7r, \\u00a7eeess.SP\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBenchmarking and modeling of analog and digital SRAM in-memory computing architectures\\u00a7r\\n\\n\\u00a78\\u00a7oPouya Houshmand\\nJiacong Sun\\nMarian Verhelst\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2305.18335\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 May 2023 10:54:09 GMT)\\u00a7r"}']}
{title:'Drolet et al. (§72023§r)', author: 'Philippe Drolet; Raphaël Dawant; Victor Yon; Pierre-Antoine Mouny; Matthieu Valdenaire; Javier Arias Zapata; Pierre Gliech; Sean U. N. Wood; Serge Ecoffey; Fabien Alibart; Yann Beilliard; Dominique Drouin', display:{Lore:['[{"text": "arXiv:2305.18495", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHardware-aware Training Techniques for Improving Robustness of Ex-Situ Neural Network Transfer onto Passive TiO2 ReRAM Crossbars\\u00a7r\\n\\n\\u00a78\\u00a7oPhilippe Drolet\\nRapha\\u00ebl Dawant\\nVictor Yon\\n+ 8 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2305.18495\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 29 May 2023 13:55:02 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o15 pages, 11 figures\\u00a7r"}']}
{title:'Sarkar et al. (§72023§r)', author: 'Rishov Sarkar; Hanxue Liang; Zhiwen Fan; Zhangyang Wang; Cong Hao', display:{Lore:['[{"text": "arXiv:2305.18691", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CV\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEdge-MoE: Memory-Efficient Multi-Task Vision Transformer Architecture with Task-level Sparsity via Mixture-of-Experts\\u00a7r\\n\\n\\u00a78\\u00a7oRishov Sarkar\\nHanxue Liang\\nZhiwen Fan\\nZhangyang Wang\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2305.18691\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 13 Sep 2023 16:52:55 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o11 pages, 12 figures. Accepted at ICCAD 2023\\u00a7r"}']}
{title:'Zhuang et al. (§72023§r)', author: 'Jinming Zhuang; Zhuoping Yang; Peipei Zhou', display:{Lore:['[{"text": "arXiv:2305.18698", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAutoMM: Energy-Efficient Multi-Data-Type Matrix Multiply Design on Heterogeneous Programmable System-on-Chip\\u00a7r\\n\\n\\u00a78\\u00a7oJinming Zhuang\\nZhuoping Yang\\nPeipei Zhou\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2305.18698\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 30 May 2023 02:42:26 GMT)\\u00a7r"}']}
{title:'Wang et al. (§72023§r)', author: 'Junpeng Wang; Mengke Ge; Bo Ding; Qi Xu; Song Chen; Yi Kang', display:{Lore:['[{"text": "arXiv:2305.19041", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lNicePIM: Design Space Exploration for Processing-In-Memory DNN Accelerators with 3D-Stacked-DRAM\\u00a7r\\n\\n\\u00a78\\u00a7oJunpeng Wang\\nMengke Ge\\nBo Ding\\n+ 2 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2305.19041\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TCAD.2023.3342605\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 30 May 2023 13:58:13 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o13 pages\\u00a7r"}']}
{title:'Toupas et al. (§72023§r)', author: 'Petros Toupas; Christos-Savvas Bouganis; Dimitrios Tzovaras', display:{Lore:['[{"text": "arXiv:2305.19896", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.CV\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lfpgaHART: A toolflow for throughput-oriented acceleration of 3D CNNs for HAR onto FPGAs\\u00a7r\\n\\n\\u00a78\\u00a7oPetros Toupas\\nChristos-Savvas Bouganis\\nDimitrios Tzovaras\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2305.19896\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/FPL60245.2023.00020\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 31 May 2023 14:30:17 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o7 pages, 3 figures, 4 tables. arXiv admin note:substantial text overlap with arXiv:2305.18479\\u00a7r"}']}
{title:'Zacharopoulos et al. (§72023§r)', author: 'Georgios Zacharopoulos; Ilias Bournias; Verner Vlacic; Lukas Cavigelli', display:{Lore:['[{"text": "arXiv:2305.19917", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lReDSEa: Automated Acceleration of Triangular Solver on Supercloud Heterogeneous Systems\\u00a7r\\n\\n\\u00a78\\u00a7oGeorgios Zacharopoulos\\nIlias Bournias\\nVerner Vlacic\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2305.19917\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 31 May 2023 14:51:08 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o4 pages, SSH-S0C DAC 2023 Workshop\\u00a7r"}']}
{title:'Mutlu (§72023§r)', author: 'Onur Mutlu', display:{Lore:['[{"text": "arXiv:2305.20000", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMemory-Centric Computing\\u00a7r\\n\\n\\u00a78\\u00a7oOnur Mutlu\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2305.20000\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 13 Sep 2023 18:53:05 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear as an invited special session paper at DAC 2023\\u00a7r"}']}
{title:'Taheri et al. (§72023§r)', author: 'Mahdi Taheri; Saeideh Sheikhpour; Ali Mahani; Maksim Jenihhin', display:{Lore:['[{"text": "arXiv:2306.00844", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.SY\\u00a7r, \\u00a7eeess.SY\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Novel Fault-Tolerant Logic Style with Self-Checking Capability\\u00a7r\\n\\n\\u00a78\\u00a7oMahdi Taheri\\nSaeideh Sheikhpour\\nAli Mahani\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2306.00844\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/IOLTS56730.2022.9897818\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 31 May 2023 12:21:53 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 3 tables, 5 figures\\u00a7r"}']}
{title:'Upasani et al. (§72023§r)', author: 'Gaurang Upasani; Matthew D. Sinclair; Adrian Sampson; Parthasarathy Ranganathan; David Patterson; Shaan Shah; Nidhi Parthasarathy; Rutwik Jain', display:{Lore:['[{"text": "arXiv:2306.03964", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFifty Years of ISCA: A data-driven retrospective on key trends\\u00a7r\\n\\n\\u00a78\\u00a7oGaurang Upasani\\nMatthew D. Sinclair\\nAdrian Sampson\\n+ 4 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2306.03964\\u00a7r\\n\\nVersion:\\u00a77v9 (Sun, 19 Nov 2023 04:58:52 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o34 pages, 16 figures\\u00a7r"}']}
{title:'Jin et al. (§72023§r)', author: 'Yunho Jin; Chun-Feng Wu; David Brooks; Gu-Yeon Wei', display:{Lore:['[{"text": "arXiv:2306.06000", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lS^3: Increasing GPU Utilization during Generative Inference for Higher Throughput\\u00a7r\\n\\n\\u00a78\\u00a7oYunho Jin\\nChun-Feng Wu\\nDavid Brooks\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2306.06000\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 9 Jun 2023 16:13:43 GMT)\\u00a7r"}']}
{title:'Green et al. (§72023§r)', author: 'Conor Green; Cole Nelson; Mithuna Thottethodi; T. N. Vijaykumar', display:{Lore:['[{"text": "arXiv:2306.07785", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSafeBet: Secure, Simple, and Fast Speculative Execution\\u00a7r\\n\\n\\u00a78\\u00a7oConor Green\\nCole Nelson\\nMithuna Thottethodi\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2306.07785\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 13 Jun 2023 14:07:52 GMT)\\u00a7r"}']}
{title:'Krishnan et al. (§72023§r)', author: 'Srivatsan Krishnan; Amir Yazdanbaksh; Shvetank Prakash; Jason Jabbour; Ikechukwu Uchendu; Susobhan Ghosh; Behzad Boroujerdian; Daniel Richins; Devashree Tripathy; Aleksandra Faust; Vijay Janapa Reddi', display:{Lore:['[{"text": "arXiv:2306.08888", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lArchGym: An Open-Source Gymnasium for Machine Learning Assisted Architecture Design\\u00a7r\\n\\n\\u00a78\\u00a7oSrivatsan Krishnan\\nAmir Yazdanbaksh\\nShvetank Prakash\\n+ 7 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2306.08888\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 15 Jun 2023 06:41:23 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oInternational Symposium on Computer Architecture (ISCA 2023)\\u00a7r"}']}
{title:'Bahoo et al. (§72023§r)', author: 'Ali Akbar Bahoo; Omid Akbari; Muhammad Shafique', display:{Lore:['[{"text": "arXiv:2306.09032", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn Energy-Efficient Generic Accuracy Configurable Multiplier Based on Block-Level Voltage Overscaling\\u00a7r\\n\\n\\u00a78\\u00a7oAli Akbar Bahoo\\nOmid Akbari\\nMuhammad Shafique\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2306.09032\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TETC.2023.3279419\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE Transactions on Emerging Topics in Computing, May 2023\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 4 Jul 2023 09:03:58 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis paper has been published in IEEE Transactions on Emerging Topics in Computing\\u00a7r"}']}
{title:'Vafaei et al. (§72023§r)', author: 'Jafar Vafaei; Omid Akbari; Muhammad Shafique; Christian Hochberger', display:{Lore:['[{"text": "arXiv:2306.09037", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lX-Rel: Energy-Efficient and Low-Overhead Approximate Reliability Framework for Error-Tolerant Applications Deployed in Critical Systems\\u00a7r\\n\\n\\u00a78\\u00a7oJafar Vafaei\\nOmid Akbari\\nMuhammad Shafique\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2306.09037\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TVLSI.2023.3272226\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE Transactions on Very Large Scale Integration (VLSI) Systems,\\n  May 2023\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 4 Jul 2023 09:03:36 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis paper has been published in IEEE Transactions on Very Large Scale Integration (VLSI) Systems\\u00a7r"}']}
{title:'Demirkiran et al. (§72023§r)', author: 'Cansu Demirkiran; Rashmi Agrawal; Vijay Janapa Reddi; Darius Bunandar; Ajay Joshi', display:{Lore:['[{"text": "arXiv:2306.09481", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.NE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLeveraging Residue Number System for Designing High-Precision Analog Deep Neural Network Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oCansu Demirkiran\\nRashmi Agrawal\\nVijay Janapa Reddi\\nDarius Bunandar\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2306.09481\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 15 Jun 2023 20:24:18 GMT)\\u00a7r"}']}
{title:'Han et al. (§72023§r)', author: 'Song Han; Xingyu Liu; Huizi Mao; Jing Pu; Ardavan Pedram; Mark A. Horowitz; William J. Dally', display:{Lore:['[{"text": "arXiv:2306.09552", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRetrospective: EIE: Efficient Inference Engine on Sparse and Compressed Neural Network\\u00a7r\\n\\n\\u00a78\\u00a7oSong Han\\nXingyu Liu\\nHuizi Mao\\n+ 3 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2306.09552\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 15 Jun 2023 23:46:35 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oInvited retrospective paper atISCA 2023\\u00a7r"}']}
{title:'Dupuis et al. (§72023§r)', author: 'Théo Dupuis; Yoan Fournier; MohammadHossein AskariHemmat; Nizar El Zarif; François Leduc-Primeau; Jean Pierre David; Yvon Savaria', display:{Lore:['[{"text": "arXiv:2306.09905", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSparq: A Custom RISC-V Vector Processor for Efficient Sub-Byte Quantized Inference\\u00a7r\\n\\n\\u00a78\\u00a7oTh\\u00e9o Dupuis\\nYoan Fournier\\nMohammadHossein AskariHemmat\\n+ 3 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2306.09905\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 16 Jun 2023 15:32:50 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 pages, Accepted for publication in the 21st IEEE Interregional NEWCAS Conference (2023)\\u00a7r"}']}
{title:'Su et al. (§72023§r)', author: 'Jiya Su; Peng Jiang; Rujia Wang', display:{Lore:['[{"text": "arXiv:2306.10257", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPIMMiner: A High-performance PIM Architecture-aware Graph Mining Framework\\u00a7r\\n\\n\\u00a78\\u00a7oJiya Su\\nPeng Jiang\\nRujia Wang\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2306.10257\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 17 Jun 2023 04:58:42 GMT)\\u00a7r"}']}
{title:'Ratto et al. (§72023§r)', author: 'Francesco Ratto; Luigi Raffo; Francesca Palumbo', display:{Lore:['[{"text": "arXiv:2306.10788", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA multithread AES accelerator for Cyber-Physical Systems\\u00a7r\\n\\n\\u00a78\\u00a7oFrancesco Ratto\\nLuigi Raffo\\nFrancesca Palumbo\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2306.10788\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3587135.3592819\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 19 Jun 2023 09:01:45 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages. It will appear in 20th ACM International Conference on Computing Frontiers (CF 23), May 9 to 11, 2023, Bologna, Italy\\u00a7r"}']}
{title:'Guerrero-Balaguera et al. (§72023§r)', author: 'Juan-David Guerrero-Balaguera; Josie E. Rodriguez Condia; Fernando F. dos Santos; Matteo Sonza; Paolo Rech', display:{Lore:['[{"text": "arXiv:2306.10856", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lUnderstanding the Effects of Permanent Faults in GPU\'s Parallelism Management and Control Units\\u00a7r\\n\\n\\u00a78\\u00a7oJuan-David Guerrero-Balaguera\\nJosie E. Rodriguez Condia\\nFernando F. dos Santos\\nMatteo Sonza\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2306.10856\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nACM/IEEE International Conference for High Performance Computing,\\n  Networking, Storage, and Analysis, ACM; IEEE, Nov 2023, Denver, United States\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 2 Oct 2023 17:57:20 GMT)\\u00a7r"}']}
{title:'Li et al. (§72023§r)', author: 'Yingjie Li; Ruiyang Chen; Minhan Lou; Berardi Sensale-Rodriguez; Weilu Gao; Cunxi Yu', display:{Lore:['[{"text": "arXiv:2306.11268", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a75physics.optics\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLightRidge: An End-to-end Agile Design Framework for Diffractive Optical Neural Networks\\u00a7r\\n\\n\\u00a78\\u00a7oYingjie Li\\nRuiyang Chen\\nMinhan Lou\\n+ 2 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2306.11268\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 3 Oct 2023 18:17:26 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o16 pages, 13 figures, Architectural Support for Programming Languages and Operating Systems (ASPLOS\'24)\\u00a7r"}']}
{title:'Huang et al. (§72023§r)', author: 'Shi-Yu Huang; Yun-Chen Yang; Yu-Ru Su; Bo-Cheng Lai; Javier Duarte; Scott Hauck; Shih-Chieh Hsu; Jin-Xuan Hu; Mark S. Neubauer', display:{Lore:['[{"text": "arXiv:2306.11330", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a75hep-ex\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLow Latency Edge Classification GNN for Particle Trajectory Tracking on FPGAs\\u00a7r\\n\\n\\u00a78\\u00a7oShi-Yu Huang\\nYun-Chen Yang\\nYu-Ru Su\\n+ 5 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2306.11330\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 27 Jun 2023 16:21:32 GMT)\\u00a7r"}']}
{title:'Xin et al. (§72023§r)', author: 'Yao Xin; Guoming Tang; Donglong Chen; Rumin Zhang; Teng Liang; Ray C. C. Cheung; Cetin Kaya Koc', display:{Lore:['[{"text": "arXiv:2306.11351", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Versatility-Performance Balanced Hardware Architecture for Scene Text Detection\\u00a7r\\n\\n\\u00a78\\u00a7oYao Xin\\nGuoming Tang\\nDonglong Chen\\n+ 3 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2306.11351\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 20 Jun 2023 07:41:02 GMT)\\u00a7r"}']}
{title:'Badri et al. (§72023§r)', author: 'Satyajaswanth Badri; Mukesh Saini; Neeraj Goel', display:{Lore:['[{"text": "arXiv:2306.12019", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesign of Energy Harvesting based Hardware for IoT Applications\\u00a7r\\n\\n\\u00a78\\u00a7oSatyajaswanth Badri\\nMukesh Saini\\nNeeraj Goel\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2306.12019\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 21 Jun 2023 05:08:06 GMT)\\u00a7r"}']}
{title:'Gutiérrez et al. (§72023§r)', author: 'Sergio Vinagrero Gutiérrez; Giorgio Di Natale; Elena-Ioana Vatajelu', display:{Lore:['[{"text": "arXiv:2306.12224", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPython Framework for Modular and Parametric SPICE Netlists Generation\\u00a7r\\n\\n\\u00a78\\u00a7oSergio Vinagrero Guti\\u00e9rrez\\nGiorgio Di Natale\\nElena-Ioana Vatajelu\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2306.12224\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 21 Jun 2023 12:34:50 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 pages, 1 figure, 7 listings\\u00a7r"}']}
{title:'Plagwitz et al. (§72023§r)', author: 'Patrick Plagwitz; Frank Hannig; Jürgen Teich; Oliver Keszocze', display:{Lore:['[{"text": "arXiv:2306.12742", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTo Spike or Not to Spike? A Quantitative Comparison of SNN and CNN FPGA Implementations\\u00a7r\\n\\n\\u00a78\\u00a7oPatrick Plagwitz\\nFrank Hannig\\nJ\\u00fcrgen Teich\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2306.12742\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 22 Jun 2023 08:47:09 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted to FPT\'23 journal track\\u00a7r"}']}
{title:'Qiao et al. (§72023§r)', author: 'Shichen Qiao; Haining Qiu; Lingkai Zhao; Qikun Liu; Eric J. Hoffman', display:{Lore:['[{"text": "arXiv:2306.13557", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CV\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7eeess.IV\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFPGA Implementation of Convolutional Neural Network for Real-Time Handwriting Recognition\\u00a7r\\n\\n\\u00a78\\u00a7oShichen Qiao\\nHaining Qiu\\nLingkai Zhao\\nQikun Liu\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2306.13557\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 26 Jun 2023 02:54:29 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o27 pages, 13 figures\\u00a7r"}']}
{title:'Anand et al. (§72023§r)', author: 'Alok Anand; Ivan Khokhlov; Abhishek Anand', display:{Lore:['[{"text": "arXiv:2306.15092", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHeterogeneous ALU Architecture \\u2013 Power Aware System\\u00a7r\\n\\n\\u00a78\\u00a7oAlok Anand\\nIvan Khokhlov\\nAbhishek Anand\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2306.15092\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 26 Jun 2023 22:15:23 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o8 pages, 14 figures, 1 table\\u00a7r"}']}
{title:'Anand et al. (§72023§r)', author: 'Alok Anand; Ivan Khokhlov; Abhishek Anand', display:{Lore:['[{"text": "arXiv:2306.15093", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.NE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lC3S Micro-architectural Enhancement: Spike Encoder Block and Relaxing Gamma Clock (Asynchronous)\\u00a7r\\n\\n\\u00a78\\u00a7oAlok Anand\\nIvan Khokhlov\\nAbhishek Anand\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2306.15093\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 26 Jun 2023 22:21:00 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o12 pages, 35 figures, 6 tables\\u00a7r"}']}
{title:'Silvano et al. (§72023§r)', author: 'Cristina Silvano; Daniele Ielmini; Fabrizio Ferrandi; Leandro Fiorin; Serena Curzel; Luca Benini; Francesco Conti; Angelo Garofalo; Cristian Zambelli; Enrico Calore; Sebastiano Fabio Schifano; Maurizio Palesi; Giuseppe Ascia; Davide Patti; Stefania Perri; Nicola Petra; Davide De Caro; Luciano Lavagno; Teodoro Urso; Valeria Cardellini; Gian Carlo Cardarilli; Robert Birke', display:{Lore:['[{"text": "arXiv:2306.15552", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Survey on Deep Learning Hardware Accelerators for Heterogeneous HPC Platforms\\u00a7r\\n\\n\\u00a78\\u00a7oCristina Silvano\\nDaniele Ielmini\\nFabrizio Ferrandi\\n+ 18 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2306.15552\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 27 Jun 2023 15:24:24 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPreprint versionof our manuscript submitted to the journal @ ACM CSUR (35 pages plus Appendix) on June 22nd, 2023\\u00a7r"}']}
{title:'Ahn et al. (§72023§r)', author: 'Junwhan Ahn; Sungpack Hong; Sungjoo Yoo; Onur Mutlu; Kiyoung Choi', display:{Lore:['[{"text": "arXiv:2306.15577", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRetrospective: A Scalable Processing-in-Memory Accelerator for Parallel Graph Processing\\u00a7r\\n\\n\\u00a78\\u00a7oJunwhan Ahn\\nSungpack Hong\\nSungjoo Yoo\\nOnur Mutlu\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2306.15577\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 27 Jun 2023 15:56:19 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSelected to the 50th Anniversary of ISCA (ACM/IEEE International Symposium on Computer Architecture), Commemorative Issue, 2023\\u00a7r"}']}
{title:'Li et al. (§72023§r)', author: 'Zhiyao Li; Mingyu Gao', display:{Lore:['[{"text": "arXiv:2306.15676", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lKAPLA: Pragmatic Representation and Fast Solving of Scalable NN Accelerator Dataflow\\u00a7r\\n\\n\\u00a78\\u00a7oZhiyao Li\\nMingyu Gao\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2306.15676\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 9 Jun 2023 03:12:42 GMT)\\u00a7r"}']}
{title:'Vantrease et al. (§72023§r)', author: 'Dana Vantrease; Robert Schreiber; Matteo Monchiero; Moray McLaren; Norman P. Jouppi; Marco Fiorentino; Al Davis; Nathan Binkert; Raymond G. Beausoleil; Jung Ho Ahn', display:{Lore:['[{"text": "arXiv:2306.15688", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.NI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRETROSPECTIVE: Corona: System Implications of Emerging Nanophotonic Technology\\u00a7r\\n\\n\\u00a78\\u00a7oDana Vantrease\\nRobert Schreiber\\nMatteo Monchiero\\n+ 6 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2306.15688\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 23 Jun 2023 19:59:40 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o2 pages. Proceedings of ISCA-50: 50 years of the International Symposia on Computer Architecture (selectedpapers) June 17-21 Orlando, Florida\\u00a7r"}']}
{title:'Mutlu (§72023§r)', author: 'Onur Mutlu', display:{Lore:['[{"text": "arXiv:2306.16024", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRetrospective: RAIDR: Retention-Aware Intelligent DRAM Refresh\\u00a7r\\n\\n\\u00a78\\u00a7oOnur Mutlu\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2306.16024\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 28 Jun 2023 08:51:59 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSelected to the 50th Anniversary of ISCA (ACM/IEEE International Symposium on Computer Architecture), Commemorative Issue, 2023\\u00a7r"}']}
{title:'Mutlu (§72023§r)', author: 'Onur Mutlu', display:{Lore:['[{"text": "arXiv:2306.16037", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRetrospective: An Experimental Study of Data Retention Behavior in Modern DRAM Devices: Implications for Retention Time Profiling Mechanisms\\u00a7r\\n\\n\\u00a78\\u00a7oOnur Mutlu\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2306.16037\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 28 Jun 2023 09:12:40 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSelected to the 50th Anniversary of ISCA (ACM/IEEE International Symposium on Computer Architecture), Commemorative Issue, 2023\\u00a7r"}']}
{title:'Freitas et al. (§72023§r)', author: 'David Freitas; David Mota; Clailton Lopes; Daniel Simões; Jarbas Silveira; João Mota; César Marcon', display:{Lore:['[{"text": "arXiv:2306.16259", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lExploration and Analysis of Combinations of Hamming Codes in 32-bit Memories\\u00a7r\\n\\n\\u00a78\\u00a7oDavid Freitas\\nDavid Mota\\nClailton Lopes\\n+ 3 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2306.16259\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 13 Jul 2023 14:59:16 GMT)\\u00a7r"}']}
{title:'Sabri et al. (§72023§r)', author: 'Mohammad Sabri; Marc Riera; Antonio González', display:{Lore:['[{"text": "arXiv:2306.16298", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lReDy: A Novel ReRAM-centric Dynamic Quantization Approach for Energy-efficient CNN Inference\\u00a7r\\n\\n\\u00a78\\u00a7oMohammad Sabri\\nMarc Riera\\nAntonio Gonz\\u00e1lez\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2306.16298\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 28 Jun 2023 15:21:29 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o13 pages, 16 figures, 4 Tables\\u00a7r"}']}
{title:'Mai et al. (§72023§r)', author: 'Jing Mai; Jiarui Wang; Zhixiong Di; Guojie Luo; Yun Liang; Yibo Lin', display:{Lore:['[{"text": "arXiv:2306.16665", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit\\u00a7r\\n\\n\\u00a78\\u00a7oJing Mai\\nJiarui Wang\\nZhixiong Di\\n+ 2 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2306.16665\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 29 Jun 2023 03:53:52 GMT)\\u00a7r"}']}
{title:'Esmaeilzadeh et al. (§72023§r)', author: 'Hadi Esmaeilzadeh; Soroush Ghodrati; Andrew B. Kahng; Sean Kinzer; Susmita Dey Manasi; Sachin S. Sapatnekar; Zhiang Wang', display:{Lore:['[{"text": "arXiv:2306.16767", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPerformance Analysis of DNN Inference/Training with Convolution and non-Convolution Operations\\u00a7r\\n\\n\\u00a78\\u00a7oHadi Esmaeilzadeh\\nSoroush Ghodrati\\nAndrew B. Kahng\\n+ 3 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2306.16767\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 29 Jun 2023 08:11:36 GMT)\\u00a7r"}']}
{title:'Shekar et al. (§72023§r)', author: 'Akhil Shekar; Morteza Baradaran; Sabiha Tajdari; Kevin Skadron', display:{Lore:['[{"text": "arXiv:2306.17721", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DS\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHashMem: PIM-based Hashmap Accelerator\\u00a7r\\n\\n\\u00a78\\u00a7oAkhil Shekar\\nMorteza Baradaran\\nSabiha Tajdari\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2306.17721\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 30 Jun 2023 15:07:35 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis paper was published in Fifth International Workshop on Domain-Specific SystemArchitecture (DOSSA-5)\\u00a7r"}']}
{title:'Nadalini et al. (§72023§r)', author: 'Alessandro Nadalini; Georg Rutishauser; Alessio Burrello; Nazareno Bruschi; Angelo Garofalo; Luca Benini; Francesco Conti; Davide Rossi', display:{Lore:['[{"text": "arXiv:2307.01056", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA 3 TOPS/W RISC-V Parallel Cluster for Inference of Fine-Grain Mixed-Precision Quantized Neural Networks\\u00a7r\\n\\n\\u00a78\\u00a7oAlessandro Nadalini\\nGeorg Rutishauser\\nAlessio Burrello\\n+ 4 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2307.01056\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 3 Jul 2023 14:35:24 GMT)\\u00a7r"}']}
{title:'Sun et al. (§72023§r)', author: 'Xiaotian Sun; Xinyu Wang; Wanqian Li; Lei Wang; Yinhe Han; Xiaoming Chen', display:{Lore:['[{"text": "arXiv:2307.01475", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPIMCOMP: A Universal Compilation Framework for Crossbar-based PIM DNN Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oXiaotian Sun\\nXinyu Wang\\nWanqian Li\\n+ 2 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2307.01475\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 4 Jul 2023 04:56:49 GMT)\\u00a7r"}']}
{title:'Afifi et al. (§72023§r)', author: 'Salma Afifi; Febin Sunny; Amin Shafiee; Mahdi Nikdast; Sudeep Pasricha', display:{Lore:['[{"text": "arXiv:2307.01782", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.ET\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lGHOST: A Graph Neural Network Accelerator using Silicon Photonics\\u00a7r\\n\\n\\u00a78\\u00a7oSalma Afifi\\nFebin Sunny\\nAmin Shafiee\\nMahdi Nikdast\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2307.01782\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 4 Jul 2023 15:37:20 GMT)\\u00a7r"}']}
{title:'Deng et al. (§72023§r)', author: 'Jinyi Deng; Xinru Tang; Jiahao Zhang; Yuxuan Li; Linyun Zhang; Boxiao Han; Hongjun He; Fengbin Tu; Leibo Liu; Shaojun Wei; Yang Hu; Shouyi Yin', display:{Lore:['[{"text": "arXiv:2307.02847", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTowards Efficient Control Flow Handling in Spatial Architecture via Architecting the Control Flow Plane\\u00a7r\\n\\n\\u00a78\\u00a7oJinyi Deng\\nXinru Tang\\nJiahao Zhang\\n+ 8 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2307.02847\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3613424.3614246\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 19 Sep 2023 08:36:28 GMT)\\u00a7r"}']}
{title:'İslamoğlu et al. (§72023§r)', author: 'Gamze İslamoğlu; Moritz Scherer; Gianna Paulin; Tim Fischer; Victor J. B. Jung; Angelo Garofalo; Luca Benini', display:{Lore:['[{"text": "arXiv:2307.03493", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lITA: An Energy-Efficient Attention and Softmax Accelerator for Quantized Transformers\\u00a7r\\n\\n\\u00a78\\u00a7oGamze \\u0130slamo\\u011flu\\nMoritz Scherer\\nGianna Paulin\\n+ 3 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2307.03493\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 10 Jul 2023 06:08:45 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted for publication at the 2023 ACM/IEEE InternationalSymposium on Low Power Electronics and Design (ISLPED)\\u00a7r"}']}
{title:'Nasrin et al. (§72023§r)', author: 'Shamma Nasrin; Maeesha Binte Hashem; Nastaran Darabi; Benjamin Parpillon; Farah Fahim; Wilfred Gomes; Amit Ranjan Trivedi', display:{Lore:['[{"text": "arXiv:2307.03863", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMemory-Immersed Collaborative Digitization for Area-Efficient Compute-in-Memory Deep Learning\\u00a7r\\n\\n\\u00a78\\u00a7oShamma Nasrin\\nMaeesha Binte Hashem\\nNastaran Darabi\\n+ 3 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2307.03863\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 7 Jul 2023 23:33:22 GMT)\\u00a7r"}']}
{title:'Isik (§72023§r)', author: 'Murat Isik', display:{Lore:['[{"text": "arXiv:2307.03910", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.NE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Survey of Spiking Neural Network Accelerator on FPGA\\u00a7r\\n\\n\\u00a78\\u00a7oMurat Isik\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2307.03910\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 8 Jul 2023 06:02:12 GMT)\\u00a7r"}']}
{title:'Krestinskaya et al. (§72023§r)', author: 'Olga Krestinskaya; Li Zhang; Khaled Nabil Salama', display:{Lore:['[{"text": "arXiv:2307.03936", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTowards Efficient In-memory Computing Hardware for Quantized Neural Networks: State-of-the-art, Open Challenges and Perspectives\\u00a7r\\n\\n\\u00a78\\u00a7oOlga Krestinskaya\\nLi Zhang\\nKhaled Nabil Salama\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2307.03936\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TNANO.2023.3293026\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 8 Jul 2023 09:10:35 GMT)\\u00a7r"}']}
{title:'Cuomo et al. (§72023§r)', author: 'Luca Cuomo; Claudio Scordino; Alessandro Ottaviano; Nils Wistoff; Robert Balas; Luca Benini; Errico Guidieri; Ida Maria Savino', display:{Lore:['[{"text": "arXiv:2307.04148", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTowards a RISC-V Open Platform for Next-generation Automotive ECUs\\u00a7r\\n\\n\\u00a78\\u00a7oLuca Cuomo\\nClaudio Scordino\\nAlessandro Ottaviano\\n+ 4 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2307.04148\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/MECO58584.2023.10154913\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7n2023 12th Mediterranean Conference on Embedded Computing (MECO),\\n  Budva, Montenegro, 2023, pp. 1-8\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 9 Jul 2023 10:45:30 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o8 pages, 2023 12th Mediterranean Conference on Embedded Computing (MECO)\\u00a7r"}']}
{title:'Wang et al. (§72023§r)', author: 'Xiaomeng Wang; Fengshi Tian; Xizi Chen; Jiakun Zheng; Xuejiao Liu; Fengbin Tu; Jie Yang; Mohamad Sawan; Kwang-Ting Cheng; Chi-Ying Tsui', display:{Lore:['[{"text": "arXiv:2307.05944", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.NE\\u00a7r, \\u00a7eeess.SP\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA 137.5 TOPS/W SRAM Compute-in-Memory Macro with 9-b Memory Cell-Embedded ADCs and Signal Margin Enhancement Techniques for AI Edge Applications\\u00a7r\\n\\n\\u00a78\\u00a7oXiaomeng Wang\\nFengshi Tian\\nXizi Chen\\n+ 6 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2307.05944\\u00a7r\\n\\nVersion:\\u00a77v3 (Wed, 19 Jul 2023 08:58:58 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted to IEEEASSCC 2023\\u00a7r"}']}
{title:'Vantrease et al. (§72023§r)', author: 'Dana Vantrease; Robert Schreiber; Matteo Monchiero; Moray McLaren; Norman P. Jouppi; Marco Fiorentin; Al Davis; Nathan Binkert; Raymond G. Beausoleil; Jung Ho Ahn', display:{Lore:['[{"text": "arXiv:2307.06294", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r, \\u00a7acs.NI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCorona: System Implications of Emerging Nanophotonic Technology\\u00a7r\\n\\n\\u00a78\\u00a7oDana Vantrease\\nRobert Schreiber\\nMatteo Monchiero\\n+ 6 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2307.06294\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ISCA.2008.35\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 12 Jul 2023 16:42:44 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis edition is recompiled from proceedings of ISCA-35 (the 35th International Symposium on Computer Architecture, June 21 -25, 2008, Beijing, China) and has minor formatting differences.13 pages; 11 figures\\u00a7r"}']}
{title:'Lanzieri et al. (§72023§r)', author: 'Leandro Lanzieri; Peter Kietzmann; Goerschwin Fey; Holger Schlarb; Thomas C. Schmidt', display:{Lore:['[{"text": "arXiv:2307.06693", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.SY\\u00a7r, \\u00a7eeess.SY\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAgeing Analysis of Embedded SRAM on a Large-Scale Testbed Using Machine Learning\\u00a7r\\n\\n\\u00a78\\u00a7oLeandro Lanzieri\\nPeter Kietzmann\\nGoerschwin Fey\\nHolger Schlarb\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2307.06693\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 13 Jul 2023 11:37:47 GMT)\\u00a7r"}']}
{title:'Li et al. (§72023§r)', author: 'Luyi Li; Jiayi Huang; Lang Feng; Zhongfeng Wang', display:{Lore:['[{"text": "arXiv:2307.06756", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPREFENDER: A Prefetching Defender against Cache Side Channel Attacks as A Pretender\\u00a7r\\n\\n\\u00a78\\u00a7oLuyi Li\\nJiayi Huang\\nLang Feng\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2307.06756\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TC.2024.3377891\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nin IEEE Transactions on Computers, vol. 73, no. 6, pp. 1457-1471,\\n  2024\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 13 Jul 2023 13:52:07 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitting to a journal\\u00a7r"}']}
{title:'Montgomerie-Corcoran et a… (§72023§r)', author: 'Alexander Montgomerie-Corcoran; Zhewen Yu; Jianyi Cheng; Christos-Savvas Bouganis', display:{Lore:['[{"text": "arXiv:2307.07821", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPASS: Exploiting Post-Activation Sparsity in Streaming Architectures for CNN Acceleration\\u00a7r\\n\\n\\u00a78\\u00a7oAlexander Montgomerie-Corcoran\\nZhewen Yu\\nJianyi Cheng\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2307.07821\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 15 Jul 2023 15:03:08 GMT)\\u00a7r"}']}
{title:'Inadagbo et al. (§72023§r)', author: 'Kayode Inadagbo; Baran Arig; Nisanur Alici; Murat Isik', display:{Lore:['[{"text": "arXiv:2307.07914", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7eeess.SP\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lExploiting FPGA Capabilities for Accelerated Biomedical Computing\\u00a7r\\n\\n\\u00a78\\u00a7oKayode Inadagbo\\nBaran Arig\\nNisanur Alici\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2307.07914\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 16 Jul 2023 01:20:17 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted at IEEESignal Processing Algorithms, Architectures, Arrangements and Applications (SPA), 2023\\u00a7r"}']}
{title:'Zhao et al. (§72023§r)', author: 'Yujie Zhao; Cheng Wan; Yang Zhao', display:{Lore:['[{"text": "arXiv:2307.08060", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7l3D-Carbon: An Analytical Carbon Modeling Tool for 3D and 2.5D Integrated Circuits\\u00a7r\\n\\n\\u00a78\\u00a7oYujie Zhao\\nCheng Wan\\nYang Zhao\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2307.08060\\u00a7r\\n\\nVersion:\\u00a77v3 (Sun, 27 Aug 2023 02:02:46 GMT)\\u00a7r"}']}
{title:'Langhammer et al. (§72023§r)', author: 'Martin Langhammer; George Constantinides', display:{Lore:['[{"text": "arXiv:2307.08378", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7leGPU: A 750 MHz Class Soft GPGPU for FPGA\\u00a7r\\n\\n\\u00a78\\u00a7oMartin Langhammer\\nGeorge Constantinides\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2307.08378\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 17 Jul 2023 10:32:51 GMT)\\u00a7r"}']}
{title:'Alcorta et al. (§72023§r)', author: 'Erika S. Alcorta; Mahesh Madhav; Scott Tetrick; Neeraja J. Yadwadkar; Andreas Gerstlauer', display:{Lore:['[{"text": "arXiv:2307.08635", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLightweight ML-based Runtime Prefetcher Selection on Many-core Platforms\\u00a7r\\n\\n\\u00a78\\u00a7oErika S. Alcorta\\nMahesh Madhav\\nScott Tetrick\\nNeeraja J. Yadwadkar\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2307.08635\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 17 Jul 2023 16:52:13 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 pages, 7 figures, 1 table, presented at the 2023 ML for Computer Architecture and Systems Workshop (Co-Located with ASSYST)\\u00a7r"}']}
{title:'Delhaye et al. (§72023§r)', author: 'Quentin Delhaye; Eric Beyne; Joël Goossens; Geert Van der Plas; Dragomir Milojevic', display:{Lore:['[{"text": "arXiv:2307.09308", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lImpact of gate-level clustering on automated system partitioning of 3D-ICs\\u00a7r\\n\\n\\u00a78\\u00a7oQuentin Delhaye\\nEric Beyne\\nJo\\u00ebl Goossens\\nGeert Van der Plas\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2307.09308\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1016/j.mejo.2023.105896\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 18 Jul 2023 14:52:54 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o8 pages, 6 figures\\u00a7r"}']}
{title:'Bandara et al. (§72023§r)', author: 'Ama Bandara; Fátima Rodríguez-Galán; Elana Pereira de Santana; Peter Haring Bolívar; Eduard Alarcón; Sergi Abadal', display:{Lore:['[{"text": "arXiv:2307.10820", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7eeess.SP\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lExploration of Time Reversal for Wireless Communications within Computing Packages\\u00a7r\\n\\n\\u00a78\\u00a7oAma Bandara\\nF\\u00e1tima Rodr\\u00edguez-Gal\\u00e1n\\nElana Pereira de Santana\\n+ 2 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2307.10820\\u00a7r\\n\\nVersion:\\u00a77v2 (Fri, 11 Aug 2023 07:47:26 GMT)\\u00a7r"}']}
{title:'Fu et al. (§72023§r)', author: 'Yihan Fu; Daijing Shi; Anjunyi Fan; Wenshuo Yue; Yuchao Yang; Ru Huang; Bonan Yan', display:{Lore:['[{"text": "arXiv:2307.10866", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lProbabilistic Compute-in-Memory Design For Efficient Markov Chain Monte Carlo Sampling\\u00a7r\\n\\n\\u00a78\\u00a7oYihan Fu\\nDaijing Shi\\nAnjunyi Fan\\n+ 3 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2307.10866\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TCSI.2023.3337529\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 16 Jul 2023 23:10:51 GMT)\\u00a7r"}']}
{title:'Ikeda et al. (§72023§r)', author: 'Sosei Ikeda; Hiromitsu Awano; Takashi Sato', display:{Lore:['[{"text": "arXiv:2307.11094", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.NE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lModular DFR: Digital Delayed Feedback Reservoir Model for Enhancing Design Flexibility\\u00a7r\\n\\n\\u00a78\\u00a7oSosei Ikeda\\nHiromitsu Awano\\nTakashi Sato\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2307.11094\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 5 Jul 2023 04:58:17 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o20 pages, 11 figures. Accepted for publication in the International Conference on Compilers, Architectures, and Synthesis for Embedded Systems (CASES) 2023. Will appear in ACM Transactions on Embedded Computing "}','{"text": "Systems (TECS)\\u00a7r"}']}
{title:'Leon et al. (§72023§r)', author: 'Vasileios Leon; Muhammad Abdullah Hanif; Giorgos Armeniakos; Xun Jiao; Muhammad Shafique; Kiamal Pekmestzi; Dimitrios Soudris', display:{Lore:['[{"text": "arXiv:2307.11124", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r, \\u00a7acs.PL\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lApproximate Computing Survey, Part I: Terminology and Software     Hardware Approximation Techniques\\u00a7r\\n\\n\\u00a78\\u00a7oVasileios Leon\\nMuhammad Abdullah Hanif\\nGiorgos Armeniakos\\n+ 3 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2307.11124\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 20 Jul 2023 15:41:06 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oUnder Review at ACM ComputingSurveys\\u00a7r"}']}
{title:'Leon et al. (§72023§r)', author: 'Vasileios Leon; Muhammad Abdullah Hanif; Giorgos Armeniakos; Xun Jiao; Muhammad Shafique; Kiamal Pekmestzi; Dimitrios Soudris', display:{Lore:['[{"text": "arXiv:2307.11128", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.ET\\u00a7r, \\u00a7acs.PL\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lApproximate Computing Survey, Part II: Application-Specific     Architectural Approximation Techniques and Applications\\u00a7r\\n\\n\\u00a78\\u00a7oVasileios Leon\\nMuhammad Abdullah Hanif\\nGiorgos Armeniakos\\n+ 3 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2307.11128\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 20 Jul 2023 15:54:33 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oUnder Review at ACM ComputingSurveys\\u00a7r"}']}
{title:'Abella et al. (§72023§r)', author: 'Jaume Abella; Francisco J. Cazorla; Sergi Alcaide; Michael Paulitsch; Yang Peng; Inês Pinto Gouveia', display:{Lore:['[{"text": "arXiv:2307.11940", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEnvisioning a Safety Island to Enable HPC Devices in Safety-Critical Domains\\u00a7r\\n\\n\\u00a78\\u00a7oJaume Abella\\nFrancisco J. Cazorla\\nSergi Alcaide\\n+ 2 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2307.11940\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 21 Jul 2023 23:44:25 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oWhite paper\\u00a7r"}']}
{title:'Sultan et al. (§72023§r)', author: 'Hameedah Sultan; Smruti R. Sarangi', display:{Lore:['[{"text": "arXiv:2307.12119", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lVarSim: A Fast Process Variation-aware Thermal Modeling Methodology Using Green\'s Functions\\u00a7r\\n\\n\\u00a78\\u00a7oHameedah Sultan\\nSmruti R. Sarangi\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2307.12119\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 22 Jul 2023 16:29:08 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o15 pages\\u00a7r"}']}
{title:'Contreras et al. (§72023§r)', author: 'Luis Fernando Herbozo Contreras; Nhan Duy Truong; Jason K. Eshraghian; Zhangyu Xu; Zhaojing Huang; Armin Nikpour; Omid Kavehei', display:{Lore:['[{"text": "arXiv:2307.12471", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lNeuromorphic Neuromodulation: Towards the next generation of on-device AI-revolution in electroceuticals\\u00a7r\\n\\n\\u00a78\\u00a7oLuis Fernando Herbozo Contreras\\nNhan Duy Truong\\nJason K. Eshraghian\\n+ 3 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2307.12471\\u00a7r\\n\\nVersion:\\u00a77v2 (Fri, 28 Jul 2023 11:09:59 GMT)\\u00a7r"}']}
{title:'Sarraseca et al. (§72023§r)', author: 'Marcel Sarraseca; Sergi Alcaide; Francisco Fuentes; Juan Carlos Rodriguez; Feng Chang; Ilham Lasfar; Ramon Canal; Francisco J. Cazorla; Jaume Abella', display:{Lore:['[{"text": "arXiv:2307.15436", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSafeLS: Toward Building a Lockstep NOEL-V Core\\u00a7r\\n\\n\\u00a78\\u00a7oMarcel Sarraseca\\nSergi Alcaide\\nFrancisco Fuentes\\n+ 5 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2307.15436\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 28 Jul 2023 09:35:44 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAbstract presented at the RISC-V Summit, June 2023, Barcelona (Spain)\\u00a7r"}']}
{title:'Tripathi et al. (§72023§r)', author: 'Sayan Tripathi; Jhilam Jana; Jaydeb Bhaumik', display:{Lore:['[{"text": "arXiv:2307.16195", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lImplementation of Fast and Power Efficient SEC-DAEC and SEC-DAEC-TAEC Codecs on FPGA\\u00a7r\\n\\n\\u00a78\\u00a7oSayan Tripathi\\nJhilam Jana\\nJaydeb Bhaumik\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2307.16195\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 30 Jul 2023 10:22:54 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o9 pages, 2 figures, 2 tables\\u00a7r"}']}
{title:'Jain et al. (§72023§r)', author: 'Vikram Jain; Matheus Cavalcante; Nazareno Bruschi; Michael Rogenmoser; Thomas Benz; Andreas Kurth; Davide Rossi; Luca Benini; Marian Verhelst', display:{Lore:['[{"text": "arXiv:2308.00154", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPATRONoC: Parallel AXI Transport Reducing Overhead for Networks-on-Chip targeting Multi-Accelerator DNN Platforms at the Edge\\u00a7r\\n\\n\\u00a78\\u00a7oVikram Jain\\nMatheus Cavalcante\\nNazareno Bruschi\\n+ 5 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2308.00154\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 31 Jul 2023 21:08:37 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted and presented at 60th DAC\\u00a7r"}']}
{title:'Mukala (§72023§r)', author: 'Patrick Mukala', display:{Lore:['[{"text": "arXiv:2308.00661", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn Empirical Evaluation of AriDeM using Matrix Multiplication\\u00a7r\\n\\n\\u00a78\\u00a7oPatrick Mukala\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2308.00661\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 16 Jul 2023 01:16:19 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o11 pages\\u00a7r"}']}
{title:'Chen et al. (§72023§r)', author: 'Shixin Chen; Shanyi Li; Zhen Zhuang; Su Zheng; Zheng Liang; Tsung-Yi Ho; Bei Yu; Alberto L. Sangiovanni-Vincentelli', display:{Lore:['[{"text": "arXiv:2308.01672", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFloorplet: Performance-aware Floorplan Framework for Chiplet Integration\\u00a7r\\n\\n\\u00a78\\u00a7oShixin Chen\\nShanyi Li\\nZhen Zhuang\\n+ 4 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2308.01672\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 11 Dec 2023 16:42:52 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oaccepted by TCAD, 12 pages, 10 figures\\u00a7r"}']}
{title:'Meech et al. (§72023§r)', author: 'James T. Meech; Vasileios Tsoutsouras; Phillip Stanley-Marbell', display:{Lore:['[{"text": "arXiv:2308.01719", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a75physics.optics\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lThe Data Conversion Bottleneck in Analog Computing Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oJames T. Meech\\nVasileios Tsoutsouras\\nPhillip Stanley-Marbell\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2308.01719\\u00a7r\\n\\nVersion:\\u00a77v4 (Sat, 30 Dec 2023 19:30:09 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted to the First Workshop on Machine Learning with New Compute Paradigms at NeurIPS 2023 (MLNPCP 2023)\\u00a7r"}']}
{title:'Li et al. (§72023§r)', author: 'Xingquan Li; Simin Tao; Zengrong Huang; Shijian Chen; Zhisheng Zeng; Liwei Ni; Zhipeng Huang; Chunan Zhuang; Hongxi Wu; Weiguo Li1; Xueyan Zhao; He Liu; Shuaiying Long; Wei He; Bojun Liu; Sifeng Gan; Zihao Yu; Tong Liu; Yuchi Miao; Zhiyuan Yan; Hao Wang; Jie Zhao; Yifan Li; Ruizhi Liu; Xiaoze Lin; Bo Yang; Zhen Xue; Fuxing Huang; Zonglin Yang; Zhenggang Wu; Jiangkao Li; Yuezuo Liu; Ming Peng; Yihang Qiu; Wenrui Wu; Zheqing Shao; Kai Mo; Jikang Liu; Yuyao Liang; Mingzhe Zhang; Zhuang Ma; Xiang Cong; Daxiang Huang; Guojie Luo; Huawei Li; Haihua Shen; Mingyu Chen; Dongbo Bu; Wenxing Zhu; Ye Cai; Xiaoming Xiong; Ying Jiang; Yi Heng; Peng Zhang; Biwei Xie; Yungang Bao', display:{Lore:['[{"text": "arXiv:2308.01857", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7liEDA: An Open-Source Intelligent Physical Implementation Toolkit and Library\\u00a7r\\n\\n\\u00a78\\u00a7oXingquan Li\\nSimin Tao\\nZengrong Huang\\n+ 52 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2308.01857\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 3 Aug 2023 16:24:04 GMT)\\u00a7r"}']}
{title:'Roy et al. (§72023§r)', author: 'Sourjya Roy; Cheng Wang; Anand Raghunathan', display:{Lore:['[{"text": "arXiv:2308.02024", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEvaluation of STT-MRAM as a Scratchpad for Training in ML Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oSourjya Roy\\nCheng Wang\\nAnand Raghunathan\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2308.02024\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 3 Aug 2023 20:36:48 GMT)\\u00a7r"}']}
{title:'Staudigl et al. (§72023§r)', author: 'Felix Staudigl; Mohammed Hossein; Tobias Ziegler; Hazem Al Indari; Rebecca Pelke; Sebastian Siegel; Dirk J. Wouters; Dominik Sisejkovic; Jan Moritz Joseph; Rainer Leupers', display:{Lore:['[{"text": "arXiv:2308.02400", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CY\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lWork-in-Progress: A Universal Instrumentation Platform for Non-Volatile Memories\\u00a7r\\n\\n\\u00a78\\u00a7oFelix Staudigl\\nMohammed Hossein\\nTobias Ziegler\\n+ 6 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2308.02400\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 3 Aug 2023 14:24:57 GMT)\\u00a7r"}']}
{title:'Chen et al. (§72023§r)', author: 'Paul Chen; Pavan Manjunath; Sasindu Wijeratne; Bingyi Zhang; Viktor Prasanna', display:{Lore:['[{"text": "arXiv:2308.02749", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lExploiting On-chip Heterogeneity of Versal Architecture for GNN Inference Acceleration\\u00a7r\\n\\n\\u00a78\\u00a7oPaul Chen\\nPavan Manjunath\\nSasindu Wijeratne\\nBingyi Zhang\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2308.02749\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 4 Aug 2023 23:57:55 GMT)\\u00a7r"}']}
{title:'Hao et al. (§72023§r)', author: 'Yuhui Hao; Bo Yu; Qiang Liu; Shao-Shan Liu', display:{Lore:['[{"text": "arXiv:2308.02768", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFGLQR: Factor Graph Accelerator of LQR Control for Autonomous Machines\\u00a7r\\n\\n\\u00a78\\u00a7oYuhui Hao\\nBo Yu\\nQiang Liu\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2308.02768\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 5 Aug 2023 02:19:04 GMT)\\u00a7r"}']}
{title:'Kim et al. (§72023§r)', author: 'Yonghae Kim; Anurag Kar; Jaewon Lee; Jaekyu Lee; Hyesoon Kim', display:{Lore:['[{"text": "arXiv:2308.02945", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRV-CURE: A RISC-V Capability Architecture for Full Memory Safety\\u00a7r\\n\\n\\u00a78\\u00a7oYonghae Kim\\nAnurag Kar\\nJaewon Lee\\nJaekyu Lee\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2308.02945\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 5 Aug 2023 19:45:18 GMT)\\u00a7r"}']}
{title:'Kabir et al. (§72023§r)', author: 'MD Arafat Kabir; Ehsan Kabir; Joshua Hollis; Eli Levy-Mackay; Atiyehsadat Panahi; Jason Bakos; Miaoqing Huang; David Andrews', display:{Lore:['[{"text": "arXiv:2308.03914", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFPGA Processor In Memory Architectures (PIMs): Overlay or Overhaul ?\\u00a7r\\n\\n\\u00a78\\u00a7oMD Arafat Kabir\\nEhsan Kabir\\nJoshua Hollis\\n+ 4 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2308.03914\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/FPL60245.2023.00023\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 7 Aug 2023 21:19:29 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted in 202333rd International Conference on Field-Programmable Logic and Applications (FPL)\\u00a7r"}']}
{title:'Ibrahim et al. (§72023§r)', author: 'Mohamed Assem Ibrahim; Shaizeen Aga', display:{Lore:['[{"text": "arXiv:2308.03973", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCollaborative Acceleration for FFT on Commercial Processing-In-Memory Architectures\\u00a7r\\n\\n\\u00a78\\u00a7oMohamed Assem Ibrahim\\nShaizeen Aga\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2308.03973\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 8 Aug 2023 01:21:09 GMT)\\u00a7r"}']}
{title:'Su et al. (§72023§r)', author: 'Zhe Su; Hyunjung Hwang; Tristan Torchet; Giacomo Indiveri', display:{Lore:['[{"text": "arXiv:2308.04171", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.NE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCore interface optimization for multi-core neuromorphic processors\\u00a7r\\n\\n\\u00a78\\u00a7oZhe Su\\nHyunjung Hwang\\nTristan Torchet\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2308.04171\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 8 Aug 2023 10:00:14 GMT)\\u00a7r"}']}
{title:'Nielsen et al. (§72023§r)', author: 'Carsten Nielsen; Zhe Su; Giacomo Indiveri', display:{Lore:['[{"text": "arXiv:2308.04189", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lYak: An Asynchronous Bundled Data Pipeline Description Language\\u00a7r\\n\\n\\u00a78\\u00a7oCarsten Nielsen\\nZhe Su\\nGiacomo Indiveri\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2308.04189\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 8 Aug 2023 11:24:46 GMT)\\u00a7r"}']}
{title:'Ramhorst et al. (§72023§r)', author: 'Benjamin Ramhorst; Vladimir Loncar; George A. Constantinides', display:{Lore:['[{"text": "arXiv:2308.05170", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFPGA Resource-aware Structured Pruning for Real-Time Neural Networks\\u00a7r\\n\\n\\u00a78\\u00a7oBenjamin Ramhorst\\nVladimir Loncar\\nGeorge A. Constantinides\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2308.05170\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 13 Dec 2023 01:44:05 GMT)\\u00a7r"}']}
{title:'Metz (§72023§r)', author: 'Christopher A. Metz', display:{Lore:['[{"text": "arXiv:2308.05364", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMachine Learning aided Computer Architecture Design for CNN Inferencing Systems\\u00a7r\\n\\n\\u00a78\\u00a7oChristopher A. Metz\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2308.05364\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.13140/RG.2.2.25637.47840\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 10 Aug 2023 06:17:46 GMT)\\u00a7r"}']}
{title:'Dietrich et al. (§72023§r)', author: 'Christian Dietrich; Tim-Marek Thomas; Matthias Mnich', display:{Lore:['[{"text": "arXiv:2308.05521", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCheckpoint Placement for Systematic Fault-Injection Campaigns\\u00a7r\\n\\n\\u00a78\\u00a7oChristian Dietrich\\nTim-Marek Thomas\\nMatthias Mnich\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2308.05521\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 10 Aug 2023 12:03:54 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPreprint for accepted version at ICCAD\'23\\u00a7r"}']}
{title:'Abi-Karam et al. (§72023§r)', author: 'Stefan Abi-Karam; Rishov Sarkar; Dejia Xu; Zhiwen Fan; Zhangyang Wang; Cong Hao', display:{Lore:['[{"text": "arXiv:2308.05930", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lINR-Arch: A Dataflow Architecture and Compiler for Arbitrary-Order Gradient Computations in Implicit Neural Representation Processing\\u00a7r\\n\\n\\u00a78\\u00a7oStefan Abi-Karam\\nRishov Sarkar\\nDejia Xu\\n+ 2 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2308.05930\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 11 Aug 2023 04:24:39 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o9 pages, 8 figures, 4 tables\\u00a7r"}']}
{title:'Lu et al. (§72023§r)', author: 'Shuwen Lu; Zhihui Zhang; Cong Guo; Jingwen Leng; Yangjie Zhou; Minyi Guo', display:{Lore:['[{"text": "arXiv:2308.08174", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAccelerating Generic Graph Neural Networks via Architecture, Compiler, Partition Method Co-Design\\u00a7r\\n\\n\\u00a78\\u00a7oShuwen Lu\\nZhihui Zhang\\nCong Guo\\n+ 2 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2308.08174\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 16 Aug 2023 07:05:47 GMT)\\u00a7r"}']}
{title:'Lyu et al. (§72023§r)', author: 'Dongxu Lyu; Zhenyu Li; Yuzhou Chen; Jinming Zhang; Ningyi Xu; Guanghui He', display:{Lore:['[{"text": "arXiv:2308.09249", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSpOctA: A 3D Sparse Convolution Accelerator with Octree-Encoding-Based Map Search and Inherent Sparsity-Aware Processing\\u00a7r\\n\\n\\u00a78\\u00a7oDongxu Lyu\\nZhenyu Li\\nYuzhou Chen\\n+ 2 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2308.09249\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 18 Aug 2023 02:23:54 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted to ICCAD 2023\\u00a7r"}']}
{title:'Luo et al. (§72023§r)', author: 'Haocong Luo; Yahya Can Tuğrul; F. Nisa Bostancı; Ataberk Olgun; A. Giray Yağlıkçı; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2308.11030", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRamulator 2.0: A Modern, Modular, and Extensible DRAM Simulator\\u00a7r\\n\\n\\u00a78\\u00a7oHaocong Luo\\nYahya Can Tu\\u011frul\\nF. Nisa Bostanc\\u0131\\n+ 2 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2308.11030\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 29 Nov 2023 00:21:13 GMT)\\u00a7r"}']}
{title:'Rajagopal et al. (§72023§r)', author: 'Aditya Rajagopal; Diederik Adriaan Vink; Jianyi Cheng; Yann Herklotz', display:{Lore:['[{"text": "arXiv:2308.11048", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lGSA to HDL: Towards principled generation of dynamically scheduled circuits\\u00a7r\\n\\n\\u00a78\\u00a7oAditya Rajagopal\\nDiederik Adriaan Vink\\nJianyi Cheng\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2308.11048\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 21 Aug 2023 21:19:22 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPresented at the19th International Summer School on Advanced Computer Architecture and Compilation for High-performance Embedded Systems (ACACES 2023)\\u00a7r"}']}
{title:'Wen et al. (§72023§r)', author: 'Dong Wen; Tao Li; Chenglong Li; Pengye Xia; Hui Yang; Zhigang Sun', display:{Lore:['[{"text": "arXiv:2308.11312", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.NI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOctopus: A Heterogeneous In-network Computing Accelerator Enabling Deep Learning for network\\u00a7r\\n\\n\\u00a78\\u00a7oDong Wen\\nTao Li\\nChenglong Li\\n+ 2 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2308.11312\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 22 Aug 2023 09:42:29 GMT)\\u00a7r"}']}
{title:'Luo et al. (§72023§r)', author: 'Erjing Luo; Haitong Huang; Cheng Liu; Guoyu Li; Bing Yang; Ying Wang; Huawei Li; Xiaowei Li', display:{Lore:['[{"text": "arXiv:2308.11334", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDeepBurning-MixQ: An Open Source Mixed-Precision Neural Network Accelerator Design Framework for FPGAs\\u00a7r\\n\\n\\u00a78\\u00a7oErjing Luo\\nHaitong Huang\\nCheng Liu\\n+ 4 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2308.11334\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 22 Aug 2023 10:17:53 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted by 2023 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)\\u00a7r"}']}
{title:'Fuentes et al. (§72023§r)', author: 'Francisco Fuentes; Raimon Casanova; Sergi Alcaide; Jaume Abella', display:{Lore:['[{"text": "arXiv:2308.11528", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.SE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSafeTI Traffic Injector Enhancement for Effective Interference Testing in Critical Real-Time Systems\\u00a7r\\n\\n\\u00a78\\u00a7oFrancisco Fuentes\\nRaimon Casanova\\nSergi Alcaide\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2308.11528\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 28 Jul 2023 09:26:50 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAbstract from the RISC-V Summit, June 2023, Barcelona (Spain)\\u00a7r"}']}
{title:'Xie et al. (§72023§r)', author: 'Xi Xie; Hongwu Peng; Amit Hasan; Shaoyi Huang; Jiahui Zhao; Haowen Fang; Wei Zhang; Tong Geng; Omer Khan; Caiwen Ding', display:{Lore:['[{"text": "arXiv:2308.11825", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAccel-GCN: High-Performance GPU Accelerator Design for Graph Convolution Networks\\u00a7r\\n\\n\\u00a78\\u00a7oXi Xie\\nHongwu Peng\\nAmit Hasan\\n+ 6 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2308.11825\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 22 Aug 2023 23:12:17 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oICCAD 2023 accepted publication\\u00a7r"}']}
{title:'Neto et al. (§72023§r)', author: 'Antonio Joia Neto; Adam Caulfield; Chistabelle Alvares; Ivan De Oliveira Nunes', display:{Lore:['[{"text": "arXiv:2308.12819", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDiCA: A Hardware-Software Co-Design for Differential Checkpointing in Intermittently Powered Devices\\u00a7r\\n\\n\\u00a78\\u00a7oAntonio Joia Neto\\nAdam Caulfield\\nChistabelle Alvares\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2308.12819\\u00a7r\\n\\nVersion:\\u00a77v2 (Fri, 25 Aug 2023 16:23:26 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o8 pages and 7 figures. Tobe published at IEEE/ACM InternationalConference on Computer-Aided Design (ICCAD) 2023\\u00a7r"}']}
{title:'Liu et al. (§72023§r)', author: 'Weifeng Liu; Linping Wu; Xiaowen Xu; Yuren Wang', display:{Lore:['[{"text": "arXiv:2308.13802", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lImplementing Performance Portability of High Performance Computing Programs in the New Golden Age of Chip Architecture\\u00a7r\\n\\n\\u00a78\\u00a7oWeifeng Liu\\nLinping Wu\\nXiaowen Xu\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2308.13802\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 26 Aug 2023 07:57:55 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oin Chinese language\\u00a7r"}']}
{title:'Liu et al. (§72023§r)', author: 'Zhiyang Liu; Pengyu Yin; Zhenhua Ren', display:{Lore:['[{"text": "arXiv:2308.13922", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn Efficient FPGA-Based Accelerator for Swin Transformer\\u00a7r\\n\\n\\u00a78\\u00a7oZhiyang Liu\\nPengyu Yin\\nZhenhua Ren\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2308.13922\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 26 Aug 2023 17:41:16 GMT)\\u00a7r"}']}
{title:'Leitersdorf et al. (§72023§r)', author: 'Orian Leitersdorf; Ronny Ronen; Shahar Kvatinsky', display:{Lore:['[{"text": "arXiv:2308.14007", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCUDA-PIM: End-to-End Integration of Digital Processing-in-Memory from High-Level C++ to Microarchitectural Design\\u00a7r\\n\\n\\u00a78\\u00a7oOrian Leitersdorf\\nRonny Ronen\\nShahar Kvatinsky\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2308.14007\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 27 Aug 2023 05:12:54 GMT)\\u00a7r"}']}
{title:'Fu et al. (§72023§r)', author: 'Shujun Fu; Shenghai Liao; Jingjing Gao; Shijing Song; Zhonghua Man', display:{Lore:['[{"text": "arXiv:2308.14252", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lKey technologies and application for radar and smart video fusion in perimeter intrusion alarm system\\u00a7r\\n\\n\\u00a78\\u00a7oShujun Fu\\nShenghai Liao\\nJingjing Gao\\nShijing Song\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2308.14252\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 28 Aug 2023 02:03:26 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7osubmitted\\u00a7r"}']}
{title:'Chen et al. (§72023§r)', author: 'Yung-Chin Chen; Shimpei Ando; Daichi Fujiki; Shinya Takamaeda-Yamazaki; Kentaro Yoshioka', display:{Lore:['[{"text": "arXiv:2308.15040", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOSA-HCIM: On-The-Fly Saliency-Aware Hybrid SRAM CIM with Dynamic Precision Configuration\\u00a7r\\n\\n\\u00a78\\u00a7oYung-Chin Chen\\nShimpei Ando\\nDaichi Fujiki\\nShinya Takamaeda-Yamazaki\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2308.15040\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 21 Nov 2023 07:36:56 GMT)\\u00a7r"}']}
{title:'Bund et al. (§72023§r)', author: 'Johannes Bund; Matthias Függer; Moti Medina', display:{Lore:['[{"text": "arXiv:2308.15098", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPALS: Distributed Gradient Clocking on Chip\\u00a7r\\n\\n\\u00a78\\u00a7oJohannes Bund\\nMatthias F\\u00fcgger\\nMoti Medina\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2308.15098\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 29 Aug 2023 08:09:06 GMT)\\u00a7r"}']}
{title:'Tragoudaras et al. (§72023§r)', author: 'Antonios Tragoudaras; Charalampos Antoniadis; Yehia Massoud', display:{Lore:['[{"text": "arXiv:2308.15112", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBest Memory Architecture Exploration under Parameters Variations accelerated with Machine Learning\\u00a7r\\n\\n\\u00a78\\u00a7oAntonios Tragoudaras\\nCharalampos Antoniadis\\nYehia Massoud\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2308.15112\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 29 Aug 2023 08:26:24 GMT)\\u00a7r"}']}
{title:'Zhang et al. (§72023§r)', author: 'Zuodong Zhang; Renjie Wei; Meng Li; Yibo Lin; Runsheng Wang; Ru Huang', display:{Lore:['[{"text": "arXiv:2308.15698", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lREAD: Reliability-Enhanced Accelerator Dataflow Optimization using Critical Input Pattern Reduction\\u00a7r\\n\\n\\u00a78\\u00a7oZuodong Zhang\\nRenjie Wei\\nMeng Li\\n+ 2 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2308.15698\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 30 Aug 2023 01:43:32 GMT)\\u00a7r"}']}
{title:'Shibin et al. (§72023§r)', author: 'Konstantin Shibin; Maksim Jenihhin; Artur Jutman; Sergei Devadze; Anton Tsertov', display:{Lore:['[{"text": "arXiv:2308.15917", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOn-Chip Sensors Data Collection and Analysis for SoC Health Management\\u00a7r\\n\\n\\u00a78\\u00a7oKonstantin Shibin\\nMaksim Jenihhin\\nArtur Jutman\\nSergei Devadze\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2308.15917\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 30 Aug 2023 09:44:28 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 3 figures. This paper is accepted at the 36th IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT) 2023\\u00a7r"}']}
{title:'Guo et al. (§72023§r)', author: 'Xiaorang Guo; Kun Qin; Martin Schulz', display:{Lore:['[{"text": "arXiv:2308.16776", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHiSEP-Q: A Highly Scalable and Efficient Quantum Control Processor for Superconducting Qubits\\u00a7r\\n\\n\\u00a78\\u00a7oXiaorang Guo\\nKun Qin\\nMartin Schulz\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2308.16776\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ICCD58817.2023.00023\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 31 Aug 2023 14:54:40 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThe paper is accepted by the 41st IEEE International Conference on Computer Design (ICCD),2023\\u00a7r"}']}
{title:'Tan et al. (§72023§r)', author: 'Qinhan Tan; Yonathan Fisseha; Shibo Chen; Lauren Biernacki; Jean-Baptiste Jeannin; Sharad Malik; Todd Austin', display:{Lore:['[{"text": "arXiv:2309.00181", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSecurity Verification of Low-Trust Architectures\\u00a7r\\n\\n\\u00a78\\u00a7oQinhan Tan\\nYonathan Fisseha\\nShibo Chen\\n+ 3 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2309.00181\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3576915.3616643\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 1 Sep 2023 00:22:24 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o19 pages with appendix\\u00a7r"}']}
{title:'Volos (§72023§r)', author: 'Haris Volos', display:{Lore:['[{"text": "arXiv:2309.00304", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lThe Case for Replication-Aware Memory-Error Protection in Disaggregated Memory\\u00a7r\\n\\n\\u00a78\\u00a7oHaris Volos\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2309.00304\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/LCA.2021.3110439\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nin IEEE Computer Architecture Letters, vol. 20, no. 2, pp.\\n  130-133, 1 July-Dec. 2021,\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 1 Sep 2023 07:27:00 GMT)\\u00a7r"}']}
{title:'Kabir et al. (§72023§r)', author: 'Ehsan Kabir; Daniel Coble; Joud N. Satme; Austin R. J. Downey; Jason D. Bakos; David Andrews; Miaoqing Huang', display:{Lore:['[{"text": "arXiv:2309.00801", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAccelerating LSTM-based High-Rate Dynamic System Models\\u00a7r\\n\\n\\u00a78\\u00a7oEhsan Kabir\\nDaniel Coble\\nJoud N. Satme\\n+ 3 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2309.00801\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 2 Sep 2023 02:41:24 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted at 33rd International Conference on Field-Programmable Logic and Applications (FPL)\\u00a7r"}']}
{title:'Hui et al. (§72023§r)', author: 'Haojia Hui; Jiangyuan Gu; Xunbo Hu; Yang Hu; Leibo Liu; Shaojun Wei; Shouyi Yin', display:{Lore:['[{"text": "arXiv:2309.01273", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.SY\\u00a7r, \\u00a7eeess.SY\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lWindMill: A Parameterized and Pluggable CGRA Implemented by DIAG Design Flow\\u00a7r\\n\\n\\u00a78\\u00a7oHaojia Hui\\nJiangyuan Gu\\nXunbo Hu\\n+ 3 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2309.01273\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 3 Sep 2023 21:25:18 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o7 pages, 10 figures\\u00a7r"}']}
{title:'Chen et al. (§72023§r)', author: 'Jie Chen; Igor Loi; Eric Flamand; Giuseppe Tagliavini; Luca Benini; Davide Rossi', display:{Lore:['[{"text": "arXiv:2309.01299", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lScalable Hierarchical Instruction Cache for Ultra-Low-Power Processors Clusters\\u00a7r\\n\\n\\u00a78\\u00a7oJie Chen\\nIgor Loi\\nEric Flamand\\n+ 2 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2309.01299\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TVLSI.2022.3228336\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE Transactions on Very Large Scale Integration (VLSI) Systems (\\n  Volume: 31, Issue: 4, April 2023)\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 4 Sep 2023 00:47:32 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14 pages\\u00a7r"}']}
{title:'Rodríguez-Galán et al. (§72023§r)', author: 'Fátima Rodríguez-Galán; Ama Bandara; Elana Pereira de Santana; Peter Haring Bolívar; Eduard Alarcón; Sergi Abadal', display:{Lore:['[{"text": "arXiv:2309.01428", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCollective Communication Patterns Using Time-Reversal Terahertz Links at the Chip Scale\\u00a7r\\n\\n\\u00a78\\u00a7oF\\u00e1tima Rodr\\u00edguez-Gal\\u00e1n\\nAma Bandara\\nElana Pereira de Santana\\n+ 2 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2309.01428\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 6 Sep 2023 07:57:33 GMT)\\u00a7r"}']}
{title:'Montgomerie-Corcoran et a… (§72023§r)', author: 'Alexander Montgomerie-Corcoran; Petros Toupas; Zhewen Yu; Christos-Savvas Bouganis', display:{Lore:['[{"text": "arXiv:2309.01587", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CV\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSATAY: A Streaming Architecture Toolflow for Accelerating YOLO Models on FPGA Devices\\u00a7r\\n\\n\\u00a78\\u00a7oAlexander Montgomerie-Corcoran\\nPetros Toupas\\nZhewen Yu\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2309.01587\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 4 Sep 2023 13:15:01 GMT)\\u00a7r"}']}
{title:'Darabi et al. (§72023§r)', author: 'Nastaran Darabi; Maeesha Binte Hashem; Hongyi Pan; Ahmet Cetin; Wilfred Gomes; Amit Ranjan Trivedi', display:{Lore:['[{"text": "arXiv:2309.01771", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lADC/DAC-Free Analog Acceleration of Deep Neural Networks with Frequency Transformation\\u00a7r\\n\\n\\u00a78\\u00a7oNastaran Darabi\\nMaeesha Binte Hashem\\nHongyi Pan\\n+ 2 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2309.01771\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 4 Sep 2023 19:19:39 GMT)\\u00a7r"}']}
{title:'Yayla et al. (§72023§r)', author: 'Mikail Yayla; Simon Thomann; Ming-Liang Wei; Chia-Lin Yang; Jian-Jia Chen; Hussam Amrouch', display:{Lore:['[{"text": "arXiv:2309.02111", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHW/SW Codesign for Robust and Efficient Binarized SNNs by Capacitor Minimization\\u00a7r\\n\\n\\u00a78\\u00a7oMikail Yayla\\nSimon Thomann\\nMing-Liang Wei\\n+ 2 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2309.02111\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 5 Sep 2023 10:41:50 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o9 pages, 9 figures\\u00a7r"}']}
{title:'Khadem et al. (§72023§r)', author: 'Alireza Khadem; Daichi Fujiki; Nishil Talati; Scott Mahlke; Reetuparna Das', display:{Lore:['[{"text": "arXiv:2309.02680", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lVector-Processing for Mobile Devices: Benchmark and Analysis\\u00a7r\\n\\n\\u00a78\\u00a7oAlireza Khadem\\nDaichi Fujiki\\nNishil Talati\\nScott Mahlke\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2309.02680\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 6 Sep 2023 03:23:20 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o2023 IEEE International Symposium on Workload Characterization (IISWC)\\u00a7r"}']}
{title:'Peltekis et al. (§72023§r)', author: 'C. Peltekis; D. Filippas; G. Dimitrakopoulos; C. Nicopoulos', display:{Lore:['[{"text": "arXiv:2309.02969", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lThe Case for Asymmetric Systolic Array Floorplanning\\u00a7r\\n\\n\\u00a78\\u00a7oC. Peltekis\\nD. Filippas\\nG. Dimitrakopoulos\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2309.02969\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 13 Sep 2023 12:59:51 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oCNNA 2023\\u00a7r"}']}
{title:'Majumder et al. (§72023§r)', author: 'Kingshuk Majumder; Uday Bondhugula', display:{Lore:['[{"text": "arXiv:2309.03203", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAutomatic multi-dimensional pipelining for high-level synthesis of dataflow accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oKingshuk Majumder\\nUday Bondhugula\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2309.03203\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 4 Aug 2023 17:18:43 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o10 pages, 10 figures\\u00a7r"}']}
{title:'Yin et al. (§72023§r)', author: 'Zihan Yin; Annewsha Datta; Shwetha Vijayakumar; Ajey Jacob; Akhilesh Jaiswal', display:{Lore:['[{"text": "arXiv:2309.03204", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA 9 Transistor SRAM Featuring Array-level XOR Parallelism with Secure Data Toggling Operation\\u00a7r\\n\\n\\u00a78\\u00a7oZihan Yin\\nAnnewsha Datta\\nShwetha Vijayakumar\\nAjey Jacob\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2309.03204\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 12 Aug 2023 00:46:00 GMT)\\u00a7r"}']}
{title:'Wang et al. (§72023§r)', author: 'Zhihai Wang; Lei Chen; Jie Wang; Xing Li; Yinqi Bai; Xijun Li; Mingxuan Yuan; Jianye Hao; Yongdong Zhang; Feng Wu', display:{Lore:['[{"text": "arXiv:2309.03208", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Circuit Domain Generalization Framework for Efficient Logic Synthesis in Chip Design\\u00a7r\\n\\n\\u00a78\\u00a7oZhihai Wang\\nLei Chen\\nJie Wang\\n+ 6 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2309.03208\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 22 Aug 2023 16:18:48 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted to TPAMI\\u00a7r"}']}
{title:'Xiao et al. (§72023§r)', author: 'Yindong Xiao; Shanshan Lu; Ensheng Wang; Ruiqi Zhu; Zhijian Dai', display:{Lore:['[{"text": "arXiv:2309.03214", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.SE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTest Primitive:A Straightforward Method To Decouple March\\u00a7r\\n\\n\\u00a78\\u00a7oYindong Xiao\\nShanshan Lu\\nEnsheng Wang\\nRuiqi Zhu\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2309.03214\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 30 Aug 2023 03:18:34 GMT)\\u00a7r"}']}
{title:'Narayanan et al. (§72023§r)', author: 'Shyam Narayanan; Matteo Cartiglia; Arianna Rubino; Charles Lego; Charlotte Frenkel; Giacomo Indiveri', display:{Lore:['[{"text": "arXiv:2309.03221", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r, \\u00a7acs.NE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSPAIC: A sub-\\u03bcW/Channel, 16-Channel General-Purpose Event-Based Analog Front-End with Dual-Mode Encoders\\u00a7r\\n\\n\\u00a78\\u00a7oShyam Narayanan\\nMatteo Cartiglia\\nArianna Rubino\\n+ 2 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2309.03221\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 31 Aug 2023 19:53:04 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 pages, 10 figures, Accepted for lecture at IEEE BioCAS Conference 2023\\u00a7r"}']}
{title:'Guo (§72023§r)', author: 'Wenbo Guo', display:{Lore:['[{"text": "arXiv:2309.03643", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHigh-Speed (7,2) Compressor Using A Fast Carry-Generation Logic based on Sorting Network\\u00a7r\\n\\n\\u00a78\\u00a7oWenbo Guo\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2309.03643\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 30 Aug 2023 05:08:25 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o3 pages, 4 figures\\u00a7r"}']}
{title:'Pelke et al. (§72023§r)', author: 'Rebecca Pelke; Nils Bosbach; Jose Cubero; Felix Staudigl; Rainer Leupers; Jan Moritz Joseph', display:{Lore:['[{"text": "arXiv:2309.03805", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMapping of CNNs on multi-core RRAM-based CIM architectures\\u00a7r\\n\\n\\u00a78\\u00a7oRebecca Pelke\\nNils Bosbach\\nJose Cubero\\n+ 2 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2309.03805\\u00a7r\\n\\nVersion:\\u00a77v4 (Thu, 26 Oct 2023 10:54:42 GMT)\\u00a7r"}']}
{title:'Yang (§72023§r)', author: 'Yiwei Yang', display:{Lore:['[{"text": "arXiv:2309.04011", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCXLMemUring: A Hardware Software Co-design Paradigm for Asynchronous and Flexible Parallel CXL Memory Pool Access\\u00a7r\\n\\n\\u00a78\\u00a7oYiwei Yang\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2309.04011\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 7 Sep 2023 20:31:38 GMT)\\u00a7r"}']}
{title:'Sun et al. (§72023§r)', author: 'Jintao Sun; Zeke Wang; Tao Lu; Wenzhi Chen', display:{Lore:['[{"text": "arXiv:2309.04859", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPyHGL: A Python-based Hardware Generation Language Framework\\u00a7r\\n\\n\\u00a78\\u00a7oJintao Sun\\nZeke Wang\\nTao Lu\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2309.04859\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 9 Sep 2023 18:28:41 GMT)\\u00a7r"}']}
{title:'Biswas et al. (§72023§r)', author: 'Ayan Biswas; Supriya Dhabal; Palaniandavar Venkateswaran', display:{Lore:['[{"text": "arXiv:2309.04863", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.SY\\u00a7r, \\u00a7eeess.SY\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesign of a Low-Power High-Gain Bio-Medical Operational Amplifier in 65nm Technology using gm/ID Methodology\\u00a7r\\n\\n\\u00a78\\u00a7oAyan Biswas\\nSupriya Dhabal\\nPalaniandavar Venkateswaran\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2309.04863\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 9 Sep 2023 19:02:22 GMT)\\u00a7r"}']}
{title:'Han et al. (§72023§r)', author: 'Meng Han; Liang Wang; Limin Xiao; Hao Zhang; Chenhao Zhang; Xilong Xie; Shuai Zheng; Jin Dong', display:{Lore:['[{"text": "arXiv:2309.05017", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFuseFPS: Accelerating Farthest Point Sampling with Fusing KD-tree Construction for Point Clouds\\u00a7r\\n\\n\\u00a78\\u00a7oMeng Han\\nLiang Wang\\nLimin Xiao\\n+ 4 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2309.05017\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ASP-DAC58780.2024.10473914\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nASP-DAC 2024\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 10 Sep 2023 12:35:05 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oconference for ASP-DAC 2024\\u00a7r"}']}
{title:'Ibrahim et al. (§72023§r)', author: 'Muhammad Sohail Ibrahim; Muhammad Usman; Malik Zohaib Nisar; Jeong-A Lee', display:{Lore:['[{"text": "arXiv:2309.06019", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDSLOT-NN: Digit-Serial Left-to-Right Neural Network Accelerator\\u00a7r\\n\\n\\u00a78\\u00a7oMuhammad Sohail Ibrahim\\nMuhammad Usman\\nMalik Zohaib Nisar\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2309.06019\\u00a7r\\n\\nVersion:\\u00a77v2 (Fri, 22 Sep 2023 02:44:28 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPresented at 2023 26th Euromicro Conference on Digital System Design (DSD)\\u00a7r"}']}
{title:'Wijerathne et al. (§72023§r)', author: 'Dhananjaya Wijerathne; Zhaoying Li; Tulika Mitra', display:{Lore:['[{"text": "arXiv:2309.06127", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAccelerating Edge AI with Morpher: An Integrated Design, Compilation and Simulation Framework for CGRAs\\u00a7r\\n\\n\\u00a78\\u00a7oDhananjaya Wijerathne\\nZhaoying Li\\nTulika Mitra\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2309.06127\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 12 Sep 2023 11:06:01 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis work was accepted by the Workshop on Compilers, Deployment, and Tooling for Edge AI (CODAI 2023), co-hosted at EmbeddedSystems Week on September 21st, 2023\\u00a7r"}']}
{title:'Tan et al. (§72023§r)', author: 'Jerry Tan; Chuanqi Xu; Theodoros Trochatos; Jakub Szefer', display:{Lore:['[{"text": "arXiv:2309.06281", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lExtending and Defending Attacks on Reset Operations in Quantum Computers\\u00a7r\\n\\n\\u00a78\\u00a7oJerry Tan\\nChuanqi Xu\\nTheodoros Trochatos\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2309.06281\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 12 Sep 2023 14:41:48 GMT)\\u00a7r"}']}
{title:'Farzaneh et al. (§72023§r)', author: 'Hamid Farzaneh; João Paulo Cardoso de Lima; Mengyuan Li; Asif Ali Khan; Xiaobo Sharon Hu; Jeronimo Castrillon', display:{Lore:['[{"text": "arXiv:2309.06418", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lC4CAM: A Compiler for CAM-based In-memory Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oHamid Farzaneh\\nJo\\u00e3o Paulo Cardoso de Lima\\nMengyuan Li\\n+ 2 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2309.06418\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 12 Sep 2023 17:30:34 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o10 pages, 9 figures\\u00a7r"}']}
{title:'Hirofuchi et al. (§72023§r)', author: 'Takahiro Hirofuchi; Takaaki Fukai; Akram Ben Ahmed; Ryousei Takano; Kento Sato', display:{Lore:['[{"text": "arXiv:2309.06565", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMETICULOUS: An FPGA-based Main Memory Emulator for System Software Studies\\u00a7r\\n\\n\\u00a78\\u00a7oTakahiro Hirofuchi\\nTakaaki Fukai\\nAkram Ben Ahmed\\nRyousei Takano\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2309.06565\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 7 Sep 2023 04:50:25 GMT)\\u00a7r"}']}
{title:'Sethi et al. (§72023§r)', author: 'Khushal Sethi; Manan Suri', display:{Lore:['[{"text": "arXiv:2309.07077", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOptimized Implementation of Neuromorphic HATS Algorithm on FPGA\\u00a7r\\n\\n\\u00a78\\u00a7oKhushal Sethi\\nManan Suri\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2309.07077\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 12 Sep 2023 05:54:50 GMT)\\u00a7r"}']}
{title:'Lv et al. (§72023§r)', author: 'Zhengyang Lv; Mingyu Yan; Xin Liu; Mengyao Dong; Xiaochun Ye; Dongrui Fan; Ninghui Sun', display:{Lore:['[{"text": "arXiv:2309.07581", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Survey of Graph Pre-processing Methods: From Algorithmic to Hardware Perspectives\\u00a7r\\n\\n\\u00a78\\u00a7oZhengyang Lv\\nMingyu Yan\\nXin Liu\\n+ 3 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2309.07581\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 14 Sep 2023 10:26:51 GMT)\\u00a7r"}']}
{title:'Huang et al. (§72023§r)', author: 'Longwei Huang; Chao Fang; Qiong Li; Jun Lin; Zhongfeng Wang', display:{Lore:['[{"text": "arXiv:2309.08186", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Precision-Scalable RISC-V DNN Processor with On-Device Learning Capability at the Extreme Edge\\u00a7r\\n\\n\\u00a78\\u00a7oLongwei Huang\\nChao Fang\\nQiong Li\\nJun Lin\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2309.08186\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ASP-DAC58780.2024.10473817\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 15 Sep 2023 06:25:10 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear in the 29th Asia and South Pacific Design Automation Conference (ASP-DAC 2024)\\u00a7r"}']}
{title:'Carrión et al. (§72023§r)', author: 'Diego Sanmartín Carrión; Vera Prohaska', display:{Lore:['[{"text": "arXiv:2309.08918", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lExploration of TPUs for AI Applications\\u00a7r\\n\\n\\u00a78\\u00a7oDiego Sanmart\\u00edn Carri\\u00f3n\\nVera Prohaska\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2309.08918\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 14 Nov 2023 18:30:45 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oResearch done by the Robotics AI Club at IE University\\u00a7r"}']}
{title:'Parhi (§72023§r)', author: 'Keshab K. Parhi', display:{Lore:['[{"text": "arXiv:2309.09035", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7eeess.SP\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Low-Latency FFT-IFFT Cascade Architecture\\u00a7r\\n\\n\\u00a78\\u00a7oKeshab K. Parhi\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2309.09035\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ICASSP48485.2024.10447370\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nICASSP 2024 - 2024 IEEE International Conference on Acoustics,\\n  Speech and Signal Processing (ICASSP), Seoul, April 2024\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 16 Sep 2023 16:12:22 GMT)\\u00a7r"}']}
{title:'Hong (§72023§r)', author: 'Brian Hong', display:{Lore:['[{"text": "arXiv:2309.09190", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.SY\\u00a7r, \\u00a7eeess.SY\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lGeneralized Gain and Impedance Expressions for Single-Transistor Amplifiers\\u00a7r\\n\\n\\u00a78\\u00a7oBrian Hong\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2309.09190\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 17 Sep 2023 07:30:21 GMT)\\u00a7r"}']}
{title:'Orenes-Vera et al. (§72023§r)', author: 'Marcelo Orenes-Vera; Margaret Martonosi; David Wentzlaff', display:{Lore:['[{"text": "arXiv:2309.09437", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.SE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lUsing LLMs to Facilitate Formal Verification of RTL\\u00a7r\\n\\n\\u00a78\\u00a7oMarcelo Orenes-Vera\\nMargaret Martonosi\\nDavid Wentzlaff\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2309.09437\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 28 Sep 2023 15:27:39 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis work has been submitted to the IEEE for possible publication. Copyright may be transferred without notice, after which this version may no longer be accessible\\u00a7r"}']}
{title:'Cavalcante et al. (§72023§r)', author: 'Matheus Cavalcante; Matteo Perotti; Samuel Riedel; Luca Benini', display:{Lore:['[{"text": "arXiv:2309.10137", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSpatz: Clustering Compact RISC-V-Based Vector Units to Maximize Computing Efficiency\\u00a7r\\n\\n\\u00a78\\u00a7oMatheus Cavalcante\\nMatteo Perotti\\nSamuel Riedel\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2309.10137\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 18 Sep 2023 20:26:25 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14 pages\\u00a7r"}']}
{title:'Yu et al. (§72023§r)', author: 'Lianfeng Yu; Yaoyu Tao; Teng Zhang; Zeyu Wang; Xile Wang; Zelun Pan; Bowen Wang; Zhaokun Jing; Jiaxin Liu; Yuqi Li; Yihang Zhu; Bonan Yan; Yuchao Yang', display:{Lore:['[{"text": "arXiv:2309.10350", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFast and reconfigurable sort-in-memory system enabled by memristors\\u00a7r\\n\\n\\u00a78\\u00a7oLianfeng Yu\\nYaoyu Tao\\nTeng Zhang\\n+ 9 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2309.10350\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 19 Sep 2023 06:21:20 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted to Nature Electronics\\u00a7r"}']}
{title:'Wu et al. (§72023§r)', author: 'Dan Wu; Peng Chen; Thilini Kaushalya Bandara; Zhaoying Li; Tulika Mitra', display:{Lore:['[{"text": "arXiv:2309.10623", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFlip: Data-Centric Edge CGRA Accelerator\\u00a7r\\n\\n\\u00a78\\u00a7oDan Wu\\nPeng Chen\\nThilini Kaushalya Bandara\\nZhaoying Li\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2309.10623\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 19 Sep 2023 14:01:09 GMT)\\u00a7r"}']}
{title:'Bégon-Lours et al. (§72023§r)', author: 'Laura Bégon-Lours; Mattia Halter; Diana Dávila Pineda; Valeria Bragaglia; Youri Popoff; Antonio La Porta; Daniel Jubin; Jean Fompeyrine; Bert Jan Offrein', display:{Lore:['[{"text": "arXiv:2309.12051", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Back-End-Of-Line Compatible, Ferroelectric Analog Non-Volatile Memory\\u00a7r\\n\\n\\u00a78\\u00a7oLaura B\\u00e9gon-Lours\\nMattia Halter\\nDiana D\\u00e1vila Pineda\\n+ 5 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2309.12051\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/IMW51353.2021.9439611\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 21 Sep 2023 13:17:44 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o2021 IEEE International Memory Workshop (IMW)\\u00a7r"}']}
{title:'Bégon-Lours et al. (§72023§r)', author: 'Laura Bégon-Lours; Mattia Halter; Diana Dávila Pineda; Youri Popoff; Valeria Bragaglia; Antonio La Porta; Daniel Jubin; Jean Fompeyrine; Bert Jan Offrein', display:{Lore:['[{"text": "arXiv:2309.12061", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA BEOL Compatible, 2-Terminals, Ferroelectric Analog Non-Volatile Memory\\u00a7r\\n\\n\\u00a78\\u00a7oLaura B\\u00e9gon-Lours\\nMattia Halter\\nDiana D\\u00e1vila Pineda\\n+ 5 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2309.12061\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/EDTM50988.2021.9420886\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 21 Sep 2023 13:30:06 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o2021 5th IEEE Electron Devices Technology Manufacturing Conference (EDTM)\\u00a7r"}']}
{title:'Bégon-Lours et al. (§72023§r)', author: 'Laura Bégon-Lours; Mattia Halter; Youri Popoff; Zhenming Yu; Donato Francesco Falcone; Bert Jan Offrein', display:{Lore:['[{"text": "arXiv:2309.12070", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a75physics.app-ph\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHigh-Conductance, Ohmic-like HfZrO_4 Ferroelectric Memristor\\u00a7r\\n\\n\\u00a78\\u00a7oLaura B\\u00e9gon-Lours\\nMattia Halter\\nYouri Popoff\\n+ 2 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2309.12070\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ESSCIRC53450.2021.9567870\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 21 Sep 2023 13:39:26 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oESSCIRC 2021 - IEEE 47th European Solid State Circuits Conference (ESSCIRC)\\u00a7r"}']}
{title:'Yang et al. (§72023§r)', author: 'Zhuoping Yang; Jinming Zhuang; Jiaqi Yin; Cunxi Yu; Alex K. Jones; Peipei Zhou', display:{Lore:['[{"text": "arXiv:2309.12275", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP\\u00a7r\\n\\n\\u00a78\\u00a7oZhuoping Yang\\nJinming Zhuang\\nJiaqi Yin\\n+ 2 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2309.12275\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 21 Sep 2023 17:32:42 GMT)\\u00a7r"}']}
{title:'Sahoo et al. (§72023§r)', author: 'Siva Satyendra Sahoo; Salim Ullah; Soumyo Bhattacharjee; Akash Kumar', display:{Lore:['[{"text": "arXiv:2309.12830", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7eeess.SP\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAxOCS: Scaling FPGA-based Approximate Operators using Configuration Supersampling\\u00a7r\\n\\n\\u00a78\\u00a7oSiva Satyendra Sahoo\\nSalim Ullah\\nSoumyo Bhattacharjee\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2309.12830\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TCSI.2024.3385333\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 22 Sep 2023 12:36:40 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o11 pages, under review with IEEE TCAS-I\\u00a7r"}']}
{title:'Soldavini et al. (§72023§r)', author: 'Stephanie Soldavini; Christian Pilato', display:{Lore:['[{"text": "arXiv:2309.12917", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPlatform-Aware FPGA System Architecture Generation based on MLIR\\u00a7r\\n\\n\\u00a78\\u00a7oStephanie Soldavini\\nChristian Pilato\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2309.12917\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 22 Sep 2023 15:13:47 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted for presentation at the CPSworkshop 2023 (http://www.cpsschool.eu/cps-workshop)\\u00a7r"}']}
{title:'Manca et al. (§72023§r)', author: 'Federico Manca; Francesco Ratto', display:{Lore:['[{"text": "arXiv:2309.13321", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lONNX-to-Hardware Design Flow for the Generation of Adaptive Neural-Network Accelerators on FPGAs\\u00a7r\\n\\n\\u00a78\\u00a7oFederico Manca\\nFrancesco Ratto\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2309.13321\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 23 Sep 2023 09:41:43 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted for presentation at the CPSworkshop 2023 (http://www.cpsschool.eu/cps-workshop)\\u00a7r"}']}
{title:'Sahoo et al. (§72023§r)', author: 'Siva Satyendra Sahoo; Salim Ullah; Akash Kumar', display:{Lore:['[{"text": "arXiv:2309.13445", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7eeess.SP\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAxOMaP: Designing FPGA-based Approximate Arithmetic Operators using Mathematical Programming\\u00a7r\\n\\n\\u00a78\\u00a7oSiva Satyendra Sahoo\\nSalim Ullah\\nAkash Kumar\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2309.13445\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3648694\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 23 Sep 2023 18:23:54 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o23 pages, Under review at ACM TRETS\\u00a7r"}']}
{title:'Zabołotny (§72023§r)', author: 'Wojciech M. Zabołotny', display:{Lore:['[{"text": "arXiv:2309.13690", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lScalable data concentrator with baseline interconnection network for triggerless data acquisition systems\\u00a7r\\n\\n\\u00a78\\u00a7oWojciech M. Zabo\\u0142otny\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2309.13690\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.3390/electronics13010081\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nElectronics 2024, 13(1), 81\\u00a7r\\n\\nVersion:\\u00a77v5 (Wed, 20 Dec 2023 21:53:52 GMT)\\u00a7r"}']}
{title:'Kuhn et al. (§72023§r)', author: 'Lisa Kuhn; Bernhard Klein; Holger Fröning', display:{Lore:['[{"text": "arXiv:2309.14292", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOn the Non-Associativity of Analog Computations\\u00a7r\\n\\n\\u00a78\\u00a7oLisa Kuhn\\nBernhard Klein\\nHolger Fr\\u00f6ning\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2309.14292\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 25 Sep 2023 17:04:09 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPublished at the ECML PKDD Conference 2023, at the 4th Workshop on IoT, Edge, and Mobile for Embedded Machine Learning\\u00a7r"}']}
{title:'Minnella et al. (§72023§r)', author: 'Filippo Minnella; Teodoro Urso; Mihai T. Lazarescu; Luciano Lavagno', display:{Lore:['[{"text": "arXiv:2309.15631", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7eeess.SP\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesign and Optimization of Residual Neural Network Accelerators for Low-Power FPGAs Using High-Level Synthesis\\u00a7r\\n\\n\\u00a78\\u00a7oFilippo Minnella\\nTeodoro Urso\\nMihai T. Lazarescu\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2309.15631\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 2 Nov 2023 14:46:43 GMT)\\u00a7r"}']}
{title:'Azambuja et al. (§72023§r)', author: 'Jose Rodrigo Azambuja; Fernando Sousa; Lucas Rosa; Fernanda Lima Kastensmidt', display:{Lore:['[{"text": "arXiv:2309.16876", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEvaluating the Efficiency of Software-only Techniques to Detect SEU and SET in Microprocessors\\u00a7r\\n\\n\\u00a78\\u00a7oJose Rodrigo Azambuja\\nFernando Sousa\\nLucas Rosa\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2309.16876\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 28 Sep 2023 22:20:23 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oIEEE Latin American Symposium on Circuits and Systems 2010\\u00a7r"}']}
{title:'Eudine et al. (§72023§r)', author: 'Julien Eudine; Mohammed Alser; Gagandeep Singh; Can Alkan; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2309.17063", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DS\\u00a7r, \\u00a7bq-bio.GN\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lGateSeeder: Near-memory CPU-FPGA Acceleration of Short and Long Read Mapping\\u00a7r\\n\\n\\u00a78\\u00a7oJulien Eudine\\nMohammed Alser\\nGagandeep Singh\\nCan Alkan\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2309.17063\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 29 Sep 2023 08:49:44 GMT)\\u00a7r"}']}
{title:'Xue et al. (§72023§r)', author: 'Zi Yu Xue; Yannan Nellie Wu; Joel S. Emer; Vivienne Sze', display:{Lore:['[{"text": "arXiv:2310.00192", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTailors: Accelerating Sparse Tensor Algebra by Overbooking Buffer Capacity\\u00a7r\\n\\n\\u00a78\\u00a7oZi Yu Xue\\nYannan Nellie Wu\\nJoel S. Emer\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2310.00192\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3613424.3623793\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 29 Sep 2023 23:56:04 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o17 pages, 13 figures, to appear in MICRO 2023\\u00a7r"}']}
{title:'Wang et al. (§72023§r)', author: 'Cong Wang; Gong-Jie Ruan; Zai-Zheng Yang; Xing-Jian Yangdong; Yixiang Li; Liang Wu; Yingmeng Ge; Yichen Zhao; Chen Pan; Wei Wei; Li-Bo Wang; Bin Cheng; Zaichen Zhang; Chuan Zhang; Shi-Jun Liang; Feng Miao', display:{Lore:['[{"text": "arXiv:2310.00288", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r, \\u00a7acs.SY\\u00a7r, \\u00a7eeess.SY\\u00a7r, \\u00a75physics.app-ph\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lParallel in-memory wireless computing\\u00a7r\\n\\n\\u00a78\\u00a7oCong Wang\\nGong-Jie Ruan\\nZai-Zheng Yang\\n+ 12 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2310.00288\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1038/s41928-023-00965-5\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nNat Electron 6, 381-389 (2023)\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 30 Sep 2023 07:45:10 GMT)\\u00a7r"}']}
{title:'Brignone et al. (§72023§r)', author: 'Giovanni Brignone; Mihai T. Lazarescu; Luciano Lavagno', display:{Lore:['[{"text": "arXiv:2310.00330", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA DSP shared is a DSP earned: HLS Task-Level Multi-Pumping for High-Performance Low-Resource Designs\\u00a7r\\n\\n\\u00a78\\u00a7oGiovanni Brignone\\nMihai T. Lazarescu\\nLuciano Lavagno\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2310.00330\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ICCD58817.2023.00089\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 30 Sep 2023 10:28:47 GMT)\\u00a7r"}']}
{title:'Zhou et al. (§72023§r)', author: 'Cyrus Zhou; Zack Hassman; Ruize Xu; Dhirpal Shah; Vaugnn Richard; Yanjing Li', display:{Lore:['[{"text": "arXiv:2310.00574", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lYFlows: Systematic Dataflow Exploration and Code Generation for Efficient Neural Network Inference using SIMD Architectures on CPUs\\u00a7r\\n\\n\\u00a78\\u00a7oCyrus Zhou\\nZack Hassman\\nRuize Xu\\n+ 2 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2310.00574\\u00a7r\\n\\nVersion:\\u00a77v3 (Thu, 23 Nov 2023 16:24:39 GMT)\\u00a7r"}']}
{title:'Hu et al. (§72023§r)', author: 'Mengwei Hu; Zhengxiong Li; Xianyang Jiang', display:{Lore:['[{"text": "arXiv:2310.00912", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7eeess.SP\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Resource-efficient FIR Filter Design Based on an RAG Improved Algorithm\\u00a7r\\n\\n\\u00a78\\u00a7oMengwei Hu\\nZhengxiong Li\\nXianyang Jiang\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2310.00912\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 23 Nov 2023 14:55:06 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o4 pages, 3 figures, Conference paper for ICCS (International Conference on Circuitsand Systems) 2023\\u00a7r"}']}
{title:'Gao et al. (§72023§r)', author: 'Victor Gao; Issam Hammad; Kamal El-Sankary; Jason Gu', display:{Lore:['[{"text": "arXiv:2310.01022", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSubtractor-Based CNN Inference Accelerator\\u00a7r\\n\\n\\u00a78\\u00a7oVictor Gao\\nIssam Hammad\\nKamal El-Sankary\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2310.01022\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7n2023 IEEE Canadian Conference on Electrical and Computer\\n  Engineering (CCECE)\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 2 Oct 2023 09:15:58 GMT)\\u00a7r"}']}
{title:'Houraniah et al. (§72023§r)', author: 'Ahmad Houraniah; H. Fatih Ugurdag; Furkan Aydin', display:{Lore:['[{"text": "arXiv:2310.01336", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lJugglePAC: A Pipelined Accumulation Circuit\\u00a7r\\n\\n\\u00a78\\u00a7oAhmad Houraniah\\nH. Fatih Ugurdag\\nFurkan Aydin\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2310.01336\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 2 Oct 2023 16:53:00 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o9 pages, 6 figures\\u00a7r"}']}
{title:'Chen et al. (§72023§r)', author: 'Jinfan Chen; Juan Gómez-Luna; Izzat El Hajj; Yuxin Guo; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2310.01893", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.SE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSimplePIM: A Software Framework for Productive and Efficient Processing-in-Memory\\u00a7r\\n\\n\\u00a78\\u00a7oJinfan Chen\\nJuan G\\u00f3mez-Luna\\nIzzat El Hajj\\nYuxin Guo\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2310.01893\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 3 Oct 2023 08:59:39 GMT)\\u00a7r"}']}
{title:'Rogenmoser et al. (§72023§r)', author: 'Michael Rogenmoser; Luca Benini', display:{Lore:['[{"text": "arXiv:2310.02045", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTrikarenos: A Fault-Tolerant RISC-V-based Microcontroller for CubeSats in 28nm\\u00a7r\\n\\n\\u00a78\\u00a7oMichael Rogenmoser\\nLuca Benini\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2310.02045\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ICECS58634.2023.10382727\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 3 Oct 2023 13:38:50 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o4 pages, 4 figures, accepted by IEEE International Conference on Electronics Circuits and Systems (ICECS) 2023\\u00a7r"}']}
{title:'Sun et al. (§72023§r)', author: 'Binqi Sun; Debayan Roy; Tomasz Kloda; Andrea Bastoni; Rodolfo Pellizzoni; Marco Caccamo', display:{Lore:['[{"text": "arXiv:2310.02959", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.OS\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCo-Optimizing Cache Partitioning and Multi-Core Task Scheduling: Exploit Cache Sensitivity or Not?\\u00a7r\\n\\n\\u00a78\\u00a7oBinqi Sun\\nDebayan Roy\\nTomasz Kloda\\n+ 2 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2310.02959\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 4 Oct 2023 16:50:23 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oto be published in IEEE Real-Time Systems Symposium (RTSS), 2023\\u00a7r"}']}
{title:'Oriero et al. (§72023§r)', author: 'Enahoro Oriero; Faiq Khalid; Syed Rafay Hasan', display:{Lore:['[{"text": "arXiv:2310.03994", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r, \\u00a7acs.SY\\u00a7r, \\u00a7eeess.SY\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDeMiST: Detection and Mitigation of Stealthy Analog Hardware Trojans\\u00a7r\\n\\n\\u00a78\\u00a7oEnahoro Oriero\\nFaiq Khalid\\nSyed Rafay Hasan\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2310.03994\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 6 Oct 2023 03:45:41 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted at ACM Hardware and Architectural Support for Security and Privacy (HASP) 2023\\u00a7r"}']}
{title:'Shahroodi et al. (§72023§r)', author: 'Taha Shahroodi; Gagandeep Singh; Mahdi Zahedi; Haiyu Mao; Joel Lindegger; Can Firtina; Stephan Wong; Onur Mutlu; Said Hamdioui', display:{Lore:['[{"text": "arXiv:2310.04366", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r, \\u00a7bq-bio.GN\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSwordfish: A Framework for Evaluating Deep Neural Network-based Basecalling using Computation-In-Memory with Non-Ideal Memristors\\u00a7r\\n\\n\\u00a78\\u00a7oTaha Shahroodi\\nGagandeep Singh\\nMahdi Zahedi\\n+ 5 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2310.04366\\u00a7r\\n\\nVersion:\\u00a77v2 (Sun, 26 Nov 2023 16:40:02 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear in 56th IEEE/ACM InternationalSymposium on Microarchitecture (MICRO), 2023\\u00a7r"}']}
{title:'Shou et al. (§72023§r)', author: 'Shengxi Shou; Che-Kai Liu; Sanggeon Yun; Zishen Wan; Kai Ni; Mohsen Imani; X. Sharon Hu; Jianyi Yang; Cheng Zhuo; Xunzhao Yin', display:{Lore:['[{"text": "arXiv:2310.04940", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSEE-MCAM: Scalable Multi-bit FeFET Content Addressable Memories for Energy Efficient Associative Search\\u00a7r\\n\\n\\u00a78\\u00a7oShengxi Shou\\nChe-Kai Liu\\nSanggeon Yun\\n+ 6 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2310.04940\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 7 Oct 2023 23:14:18 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted by Internation Conference on Computer-Aided Design (ICCAD), 2023\\u00a7r"}']}
{title:'Li et al. (§72023§r)', author: 'Yilong Li; Ramanujan K Sheshadri; Karthik Sundaresan; Eugene Chai; Suman Banerjee', display:{Lore:['[{"text": "arXiv:2310.05507", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7eeess.SP\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMEDUSA: Scalable Biometric Sensing in the Wild through Distributed MIMO Radars\\u00a7r\\n\\n\\u00a78\\u00a7oYilong Li\\nRamanujan K Sheshadri\\nKarthik Sundaresan\\nEugene Chai\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2310.05507\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 10 Oct 2023 03:02:28 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPreprint. Under Review\\u00a7r"}']}
{title:'Yan et al. (§72023§r)', author: 'Tian Yan; Xueyang Li; Sifat Ut Taki; Saeid Mehrdad', display:{Lore:['[{"text": "arXiv:2310.06290", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lGem5Pred: Predictive Approaches For Gem5 Simulation Time\\u00a7r\\n\\n\\u00a78\\u00a7oTian Yan\\nXueyang Li\\nSifat Ut Taki\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2310.06290\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 10 Oct 2023 04:05:26 GMT)\\u00a7r"}']}
{title:'Liao et al. (§72023§r)', author: 'Peiyu Liao; Yuxuan Zhao; Dawei Guo; Yibo Lin; Bei Yu', display:{Lore:['[{"text": "arXiv:2310.07424", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAnalytical Die-to-Die 3D Placement with Bistratal Wirelength Model and GPU Acceleration\\u00a7r\\n\\n\\u00a78\\u00a7oPeiyu Liao\\nYuxuan Zhao\\nDawei Guo\\nYibo Lin\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2310.07424\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 12 Oct 2023 03:03:51 GMT)\\u00a7r"}']}
{title:'Li et al. (§72023§r)', author: 'Yingjie Li; Mingju Liu; Mark Ren; Alan Mishchenko; Cunxi Yu', display:{Lore:['[{"text": "arXiv:2310.07846", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDAG-aware Synthesis Orchestration\\u00a7r\\n\\n\\u00a78\\u00a7oYingjie Li\\nMingju Liu\\nMark Ren\\nAlan Mishchenko\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2310.07846\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 11 Oct 2023 19:46:27 GMT)\\u00a7r"}']}
{title:'Jalilvand et al. (§72023§r)', author: 'Amir Hossein Jalilvand; Faeze S. Banitaba; Seyedeh Newsha Estiri; Sercan Aygun; M. Hassan Najafi', display:{Lore:['[{"text": "arXiv:2310.07903", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSorting it out in Hardware: A State-of-the-Art Survey\\u00a7r\\n\\n\\u00a78\\u00a7oAmir Hossein Jalilvand\\nFaeze S. Banitaba\\nSeyedeh Newsha Estiri\\nSercan Aygun\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2310.07903\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 11 Oct 2023 21:21:07 GMT)\\u00a7r"}']}
{title:'Bauer et al. (§72023§r)', author: 'Heiner Bauer; Marco Stolba; Stefan Scholze; Dennis Walter; Christian Mayr; Alexander Oefelein; Sebastian Höppner; André Scharfe; Flo Schraut; Holger Eisenreich', display:{Lore:['[{"text": "arXiv:2310.09094", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA RISC-V MCU with adaptive reverse body bias and ultra-low-power retention mode in 22 nm FD-SOI\\u00a7r\\n\\n\\u00a78\\u00a7oHeiner Bauer\\nMarco Stolba\\nStefan Scholze\\n+ 6 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2310.09094\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ISOCC59558.2023.10396509\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 13 Oct 2023 13:27:29 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oaccepted at ISOCC 2023\\u00a7r"}']}
{title:'Zhang et al. (§72023§r)', author: 'Haoyang Zhang; Yirui Eric Zhou; Yuqi Xue; Yiqi Liu; Jian Huang', display:{Lore:['[{"text": "arXiv:2310.09443", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lG10: Enabling An Efficient Unified GPU Memory and Storage Architecture with Smart Tensor Migrations\\u00a7r\\n\\n\\u00a78\\u00a7oHaoyang Zhang\\nYirui Eric Zhou\\nYuqi Xue\\nYiqi Liu\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2310.09443\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3613424.3614309\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 13 Oct 2023 23:32:28 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis paper is accepted at The 56th IEEE/ACM International Symposium on Microarchitecture (MICRO\'23). *Co-primaryauthors\\u00a7r"}']}
{title:'Hu et al. (§72023§r)', author: 'Yang Hu; Xinhan Lin; Huizheng Wang; Zhen He; Xingmao Yu; Jiahao Zhang; Qize Yang; Zheng Xu; Sihan Guan; Jiahao Fang; Haoran Shang; Xinru Tang; Xu Dai; Shaojun Wei; Shouyi Yin', display:{Lore:['[{"text": "arXiv:2310.09568", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lWafer-scale Computing: Advancements, Challenges, and Future Perspectives\\u00a7r\\n\\n\\u00a78\\u00a7oYang Hu\\nXinhan Lin\\nHuizheng Wang\\n+ 11 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2310.09568\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 14 Oct 2023 12:01:14 GMT)\\u00a7r"}']}
{title:'Isik et al. (§72023§r)', author: 'Murat Isik; Malvin Nkomo; Anup Das; Kapil R. Dandekar', display:{Lore:['[{"text": "arXiv:2310.09671", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.SY\\u00a7r, \\u00a7eeess.SY\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFPGA Implementation of OTFS Modulation for 6G Communication Systems\\u00a7r\\n\\n\\u00a78\\u00a7oMurat Isik\\nMalvin Nkomo\\nAnup Das\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2310.09671\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 14 Oct 2023 21:59:30 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted at IEEEFuture Networks, 2023\\u00a7r"}']}
{title:'Park et al. (§72023§r)', author: 'Jaewoo Park; Sugil Lee; Jongeun Lee', display:{Lore:['[{"text": "arXiv:2310.09715", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lNTT-PIM: Row-Centric Architecture and Mapping for Efficient Number-Theoretic Transform on PIM\\u00a7r\\n\\n\\u00a78\\u00a7oJaewoo Park\\nSugil Lee\\nJongeun Lee\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2310.09715\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/DAC56929.2023.10247747\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 15 Oct 2023 03:03:35 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted in DAC 2023\\u00a7r"}']}
{title:'Vakili et al. (§72023§r)', author: 'Shervin Vakili; Mobin Vaziri; Amirhossein Zarei; J. M. Pierre Langlois', display:{Lore:['[{"text": "arXiv:2310.10053", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFast and Low-Cost Approximate Multiplier for FPGAs using Dynamic Reconfiguration\\u00a7r\\n\\n\\u00a78\\u00a7oShervin Vakili\\nMobin Vaziri\\nAmirhossein Zarei\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2310.10053\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 16 Oct 2023 04:25:17 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 figures, 3 tables\\u00a7r"}']}
{title:'Oliveira et al. (§72023§r)', author: 'Geraldo F. Oliveira; Alain Kohli; David Novo; Juan Gómez-Luna; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2310.10168", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDaPPA: A Data-Parallel Framework for Processing-in-Memory Architectures\\u00a7r\\n\\n\\u00a78\\u00a7oGeraldo F. Oliveira\\nAlain Kohli\\nDavid Novo\\nJuan G\\u00f3mez-Luna\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2310.10168\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 16 Oct 2023 08:15:27 GMT)\\u00a7r"}']}
{title:'Niu et al. (§72023§r)', author: 'Yue Niu; Rajgopal Kannan; Ajitesh Srivastava; Viktor Prasanna', display:{Lore:['[{"text": "arXiv:2310.10902", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7eeess.SP\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lReuse Kernels or Activations? A Flexible Dataflow for Low-latency Spectral CNN Acceleration\\u00a7r\\n\\n\\u00a78\\u00a7oYue Niu\\nRajgopal Kannan\\nAjitesh Srivastava\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2310.10902\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 17 Oct 2023 00:21:07 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o11 pages, 11 figures Accepted to ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA) 2020\\u00a7r"}']}
{title:'Wu et al. (§72023§r)', author: 'Xueying Wu; Edward Hanson; Nansu Wang; Qilin Zheng; Xiaoxuan Yang; Huanrui Yang; Shiyu Li; Feng Cheng; Partha Pratim Pande; Janardhan Rao Doppa; Krishnendu Chakrabarty; Hai Li', display:{Lore:['[{"text": "arXiv:2310.12182", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBlock-Wise Mixed-Precision Quantization: Enabling High Efficiency for Practical ReRAM-based DNN Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oXueying Wu\\nEdward Hanson\\nNansu Wang\\n+ 8 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2310.12182\\u00a7r\\n\\nVersion:\\u00a77v3 (Fri, 27 Oct 2023 13:37:21 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o12 pages, 13 figures\\u00a7r"}']}
{title:'Gao et al. (§72023§r)', author: 'Xiaohan Gao; Haoyi Zhang; Siyuan Ye; Mingjie Liu; David Z. Pan; Linxiao Shen; Runsheng Wang; Yibo Lin; Ru Huang', display:{Lore:['[{"text": "arXiv:2310.14049", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPost-Layout Simulation Driven Analog Circuit Sizing\\u00a7r\\n\\n\\u00a78\\u00a7oXiaohan Gao\\nHaoyi Zhang\\nSiyuan Ye\\n+ 5 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2310.14049\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 21 Oct 2023 16:08:25 GMT)\\u00a7r"}']}
{title:'Li et al. (§72023§r)', author: 'Zhen Li; Hao Zhou; Lingli Wang', display:{Lore:['[{"text": "arXiv:2310.15495", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAMG: Automated Efficient Approximate Multiplier Generator for FPGAs via Bayesian Optimization\\u00a7r\\n\\n\\u00a78\\u00a7oZhen Li\\nHao Zhou\\nLingli Wang\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2310.15495\\u00a7r\\n\\nVersion:\\u00a77v4 (Sat, 28 Oct 2023 10:52:12 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o7 pages, 2023 IEEE International Conference on Field-Programmable Technology (ICFPT)\\u00a7r"}']}
{title:'Shahroodi et al. (§72023§r)', author: 'Taha Shahroodi; Michael Miao; Joel Lindegger; Stephan Wong; Onur Mutlu; Said Hamdioui', display:{Lore:['[{"text": "arXiv:2310.15634", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r, \\u00a7bq-bio.GN\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn In-Memory Architecture for High-Performance Long-Read Pre-Alignment Filtering\\u00a7r\\n\\n\\u00a78\\u00a7oTaha Shahroodi\\nMichael Miao\\nJoel Lindegger\\n+ 2 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2310.15634\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 24 Oct 2023 08:55:30 GMT)\\u00a7r"}']}
{title:'Woo et al. (§72023§r)', author: 'Steven C. Woo; Wendy Elsasser; Mike Hamburg; Eric Linstadt; Michael R. Miller; Taeksang Song; James Tringali', display:{Lore:['[{"text": "arXiv:2310.16354", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRAMPART: RowHammer Mitigation and Repair for Server Memory Systems\\u00a7r\\n\\n\\u00a78\\u00a7oSteven C. Woo\\nWendy Elsasser\\nMike Hamburg\\n+ 3 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2310.16354\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 25 Oct 2023 04:32:05 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o16 pages, 13 figures. A version of this paper will appear in the Proceedings of MEMSYS23\\u00a7r"}']}
{title:'Svoboda et al. (§72023§r)', author: 'Ilkin Aliyev. Kama Svoboda; Tosiron Adegbija', display:{Lore:['[{"text": "arXiv:2310.16745", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesign Space Exploration of Sparsity-Aware Application-Specific Spiking Neural Network Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oIlkin Aliyev. Kama Svoboda\\nTosiron Adegbija\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2310.16745\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE Journal on Emerging and Selected Topics in Circuits and\\n  Systems (JETCAS) 2023\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 25 Oct 2023 16:22:03 GMT)\\u00a7r"}']}
{title:'Noh et al. (§72023§r)', author: 'Seock-Hwan Noh; Seungpyo Lee; Banseok Shin; Sehun Park; Yongjoo Jang; Jaeha Kung', display:{Lore:['[{"text": "arXiv:2310.16757", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAll-rounder: A flexible DNN accelerator with diverse data format support\\u00a7r\\n\\n\\u00a78\\u00a7oSeock-Hwan Noh\\nSeungpyo Lee\\nBanseok Shin\\n+ 2 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2310.16757\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 25 Oct 2023 16:45:02 GMT)\\u00a7r"}']}
{title:'Qian et al. (§72023§r)', author: 'Chao Qian; Tianheng Ling; Gregor Schiele', display:{Lore:['[{"text": "arXiv:2310.16842", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEnhancing Energy-efficiency by Solving the Throughput Bottleneck of LSTM Cells for Embedded FPGAs\\u00a7r\\n\\n\\u00a78\\u00a7oChao Qian\\nTianheng Ling\\nGregor Schiele\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2310.16842\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1007/978-3-031-23618-1_40\\u00a7r\\n\\nVersion:\\u00a77v2 (Sat, 25 Nov 2023 14:27:39 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o12 pages, 7 figures\\u00a7r"}']}
{title:'Padberg et al. (§72023§r)', author: 'Henriette Padberg; Amir Regev; Giuseppe Piccolboni; Alessandro Bricalli; Gabriel Molas; Jean Francois Nodin; Shahar Kvatinsky', display:{Lore:['[{"text": "arXiv:2310.16843", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r, \\u00a7acs.SY\\u00a7r, \\u00a7eeess.SY\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lExperimental Demonstration of Non-Stateful In-Memory Logic with 1T1R OxRAM Valence Change Mechanism Memristors\\u00a7r\\n\\n\\u00a78\\u00a7oHenriette Padberg\\nAmir Regev\\nGiuseppe Piccolboni\\n+ 3 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2310.16843\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TCSII.2023.3302235\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE Transactions on Circuits and Systems II: Express Briefs\\n  (2023), pages 1-1\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 6 Oct 2023 12:05:43 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 pages, 6 figures\\u00a7r"}']}
{title:'Kaiser et al. (§72023§r)', author: 'Md Abdullah-Al Kaiser; Akhilesh R. Jaiswal', display:{Lore:['[{"text": "arXiv:2310.16844", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7eeess.IV\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHardware-Algorithm Co-design Enabling Processing-in-Pixel-in-Memory (P2M) for Neuromorphic Vision Sensors\\u00a7r\\n\\n\\u00a78\\u00a7oMd Abdullah-Al Kaiser\\nAkhilesh R. Jaiswal\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2310.16844\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 7 Oct 2023 22:58:40 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 4 figures, 1 table\\u00a7r"}']}
{title:'Liu et al. (§72023§r)', author: 'Changxi Liu; Alen Sabu; Akanksha Chaudhari; Qingxuan Kang; Trevor E. Carlson', display:{Lore:['[{"text": "arXiv:2310.17089", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPac-Sim: Simulation of Multi-threaded Workloads using Intelligent, Live Sampling\\u00a7r\\n\\n\\u00a78\\u00a7oChangxi Liu\\nAlen Sabu\\nAkanksha Chaudhari\\nQingxuan Kang\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2310.17089\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 26 Oct 2023 01:14:23 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14 pages, 14 figures\\u00a7r"}']}
{title:'Shoushtary et al. (§72023§r)', author: 'Mojtaba Abaie Shoushtary; Jose Maria Arnau; Jordi Tubella Murgadas; Antonio Gonzalez', display:{Lore:['[{"text": "arXiv:2310.17501", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Lightweight, Compiler-Assisted Register File Cache for GPGPU\\u00a7r\\n\\n\\u00a78\\u00a7oMojtaba Abaie Shoushtary\\nJose Maria Arnau\\nJordi Tubella Murgadas\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2310.17501\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 26 Oct 2023 15:53:46 GMT)\\u00a7r"}']}
{title:'Batarseh et al. (§72023§r)', author: 'Feras A. Batarseh; Ajay Kulkarni; Chhayly Sreng; Justice Lin; Siam Maksud', display:{Lore:['[{"text": "arXiv:2310.17654", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lACWA: An AI-driven Cyber-Physical Testbed for Intelligent Water Systems\\u00a7r\\n\\n\\u00a78\\u00a7oFeras A. Batarseh\\nAjay Kulkarni\\nChhayly Sreng\\nJustice Lin\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2310.17654\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 27 Sep 2023 00:59:52 GMT)\\u00a7r"}']}
{title:'Khabbazan et al. (§72023§r)', author: 'Bahareh Khabbazan; Marc Riera; Antonio González', display:{Lore:['[{"text": "arXiv:2310.18181", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn Energy-Efficient Near-Data Processing Accelerator for DNNs that Optimizes Data Accesses\\u00a7r\\n\\n\\u00a78\\u00a7oBahareh Khabbazan\\nMarc Riera\\nAntonio Gonz\\u00e1lez\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2310.18181\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 27 Oct 2023 14:49:47 GMT)\\u00a7r"}']}
{title:'Bergeron et al. (§72023§r)', author: 'William Bergeron; Michael Jones; Chase Barber; Kale DeYoung; George Amariucai; Kaleb Ernst; Nathan Fleming; Peter Michaleas; Sandeep Pisharody; Nathan Wells; Antonio Rosa; Eugene Vasserman; Jeremy Kepner', display:{Lore:['[{"text": "arXiv:2310.18334", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHypersparse Traffic Matrix Construction using GraphBLAS on a DPU\\u00a7r\\n\\n\\u00a78\\u00a7oWilliam Bergeron\\nMichael Jones\\nChase Barber\\n+ 9 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2310.18334\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 20 Oct 2023 15:31:05 GMT)\\u00a7r"}']}
{title:'Ünay et al. (§72023§r)', author: 'Eymen Ünay; Bora İnan; Emrecan Yiğit', display:{Lore:['[{"text": "arXiv:2310.18353", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSupporting Custom Instructions with the LLVM Compiler for RISC-V Processor\\u00a7r\\n\\n\\u00a78\\u00a7oEymen \\u00dcnay\\nBora \\u0130nan\\nEmrecan Yi\\u011fit\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2310.18353\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 23 Oct 2023 16:19:01 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oElectronics and Communication Engineering B.Sc. Graduation Project. Source can be found in https://github.com/eymay/Senior-Design-Project\\u00a7r"}']}
{title:'Alam et al. (§72023§r)', author: 'Shamiul Alam; Jack Hutchins; Nikhil Shukla; Kazi Asifuzzaman; Ahmedullah Aziz', display:{Lore:['[{"text": "arXiv:2310.18375", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCMOS-based Single-Cycle In-Memory XOR/XNOR\\u00a7r\\n\\n\\u00a78\\u00a7oShamiul Alam\\nJack Hutchins\\nNikhil Shukla\\nKazi Asifuzzaman\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2310.18375\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 26 Oct 2023 21:43:01 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o12 pages, 6 figures, 1 table\\u00a7r"}']}
{title:'Duan et al. (§72023§r)', author: 'Cenlin Duan; Jianlei Yang; Xiaolin He; Yingjie Qi; Yikun Wang; Yiou Wang; Ziyan He; Bonan Yan; Xueyan Wang; Xiaotao Jia; Weitao Pan; Weisheng Zhao', display:{Lore:['[{"text": "arXiv:2310.20424", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDDC-PIM: Efficient Algorithm/Architecture Co-design for Doubling Data Capacity of SRAM-based Processing-In-Memory\\u00a7r\\n\\n\\u00a78\\u00a7oCenlin Duan\\nJianlei Yang\\nXiaolin He\\n+ 8 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2310.20424\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 31 Oct 2023 12:49:54 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14 pages, to be published in IEEE Transactions onComputer-Aided Design of Integrated Circuits and Systems (TCAD)\\u00a7r"}']}
{title:'Balasubramanian et al. (§72023§r)', author: 'P Balasubramanian; D L Maskell', display:{Lore:['[{"text": "arXiv:2311.00328", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFault-Tolerant Design Approach Based on Approximate Computing\\u00a7r\\n\\n\\u00a78\\u00a7oP Balasubramanian\\nD L Maskell\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2311.00328\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.3390/electronics12183819\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nElectronics, vol. 12, no. 18, Article #3819, 2023\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 1 Nov 2023 06:33:12 GMT)\\u00a7r"}']}
{title:'Ahmadi-Pour et al. (§72023§r)', author: 'Sallar Ahmadi-Pour; Pascal Pieper; Rolf Drechsler', display:{Lore:['[{"text": "arXiv:2311.00442", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lVirtual-Peripheral-in-the-Loop : A Hardware-in-the-Loop Strategy to Bridge the VP/RTL Design-Gap\\u00a7r\\n\\n\\u00a78\\u00a7oSallar Ahmadi-Pour\\nPascal Pieper\\nRolf Drechsler\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2311.00442\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 1 Nov 2023 11:10:08 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o19 Pages, 6 figures, 2 tables, 5 listings\\u00a7r"}']}
{title:'Guthaus et al. (§72023§r)', author: 'M. Guthaus; C. Batten; E. Brunvand; P. E. Gaillardon; D. harris; R. Manohar; P. Mazumder; L. Pileggi; J. Stine', display:{Lore:['[{"text": "arXiv:2311.02055", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lNSF Integrated Circuit Research, Education and Workforce Development Workshop Final Report\\u00a7r\\n\\n\\u00a78\\u00a7oM. Guthaus\\nC. Batten\\nE. Brunvand\\n+ 5 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2311.02055\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 3 Nov 2023 17:33:59 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis material is based upon work supported by the NSF under Grant No. 2137629\\u00a7r"}']}
{title:'Chen et al. (§72023§r)', author: 'Yuzong Chen; Jordan Dotzel; Mohamed S. Abdelfattah', display:{Lore:['[{"text": "arXiv:2311.02758", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lM4BRAM: Mixed-Precision Matrix-Matrix Multiplication in FPGA Block RAMs\\u00a7r\\n\\n\\u00a78\\u00a7oYuzong Chen\\nJordan Dotzel\\nMohamed S. Abdelfattah\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2311.02758\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 5 Nov 2023 20:29:47 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o10 pages, 12 figures, 3 tables, IEEE ICFPT 2023\\u00a7r"}']}
{title:'Morabito et al. (§72023§r)', author: 'Roberto Morabito; Mallik Tatipamula; Sasu Tarkoma; Mung Chiang', display:{Lore:['[{"text": "arXiv:2311.03375", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.NI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEdge AI Inference in Heterogeneous Constrained Computing: Feasibility and Opportunities\\u00a7r\\n\\n\\u00a78\\u00a7oRoberto Morabito\\nMallik Tatipamula\\nSasu Tarkoma\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2311.03375\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 27 Oct 2023 16:46:59 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis paper has been accepted for publication in the proceedings of the IEEE International Workshop on Computer Aided Modeling and Design of CommunicationLinks and Networks 2023 (IEEE CAMAD 2023)\\u00a7r"}']}
{title:'Ye et al. (§72023§r)', author: 'Hanchen Ye; Hyegang Jun; Deming Chen', display:{Lore:['[{"text": "arXiv:2311.03379", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PL\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHIDA: A Hierarchical Dataflow Compiler for High-Level Synthesis\\u00a7r\\n\\n\\u00a78\\u00a7oHanchen Ye\\nHyegang Jun\\nDeming Chen\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2311.03379\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3617232.3624850\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 2 Nov 2023 02:38:45 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oASPLOS\'24\\u00a7r"}']}
{title:'Li et al. (§72023§r)', author: 'Huize Li; Tulika Mitra', display:{Lore:['[{"text": "arXiv:2311.03826", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAccelerating Unstructured SpGEMM using Structured In-situ Computing\\u00a7r\\n\\n\\u00a78\\u00a7oHuize Li\\nTulika Mitra\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2311.03826\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 7 Nov 2023 09:15:12 GMT)\\u00a7r"}']}
{title:'Jiang et al. (§72023§r)', author: 'Lin Jiang; Jingjun Wen; Tao Xue; Xiaowei Guo; Haoyan Yang; Qiutong Pan; Jianmin Li; Yinong Liu; Liangjun Wei', display:{Lore:['[{"text": "arXiv:2311.03841", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a75physics.acc-ph\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPreliminary Design of Scalable Hardware Integrated Platform for LLRF Application\\u00a7r\\n\\n\\u00a78\\u00a7oLin Jiang\\nJingjun Wen\\nTao Xue\\n+ 5 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2311.03841\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 7 Nov 2023 09:44:46 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTalk presented at LLRF Workshop 2023 (LLRF2023, arXiv: 2310.03199)\\u00a7r"}']}
{title:'Rojas (§72023§r)', author: 'Raul Rojas', display:{Lore:['[{"text": "arXiv:2311.04371", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.NA\\u00a7r, \\u00a72math.NA\\u00a7r, \\u00a75physics.hist-ph\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHow Charles Babbage invented the Computer\\u00a7r\\n\\n\\u00a78\\u00a7oRaul Rojas\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2311.04371\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 7 Nov 2023 22:30:56 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o18 pages, 15 figures\\u00a7r"}']}
{title:'Mandal et al. (§72023§r)', author: 'Suraj Mandal; Debapriya Basu Roy', display:{Lore:['[{"text": "arXiv:2311.04581", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lKiD: A Hardware Design Framework Targeting Unified NTT Multiplication for CRYSTALS-Kyber and CRYSTALS-Dilithium on FPGA\\u00a7r\\n\\n\\u00a78\\u00a7oSuraj Mandal\\nDebapriya Basu Roy\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2311.04581\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 8 Nov 2023 10:26:13 GMT)\\u00a7r"}']}
{title:'Yu et al. (§72023§r)', author: 'Zhewen Yu; Christos-Savvas Bouganis', display:{Lore:['[{"text": "arXiv:2311.04764", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAutoWS: Automate Weights Streaming in Layer-wise Pipelined DNN Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oZhewen Yu\\nChristos-Savvas Bouganis\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2311.04764\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 8 Nov 2023 15:39:00 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oaccepted by DATE2024\\u00a7r"}']}
{title:'Taka et al. (§72023§r)', author: 'Endri Taka; Aman Arora; Kai-Chiang Wu; Diana Marculescu', display:{Lore:['[{"text": "arXiv:2311.04980", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine\\u00a7r\\n\\n\\u00a78\\u00a7oEndri Taka\\nAman Arora\\nKai-Chiang Wu\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2311.04980\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 14 Nov 2023 00:42:17 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted as full paper at FPT 2023\\u00a7r"}']}
{title:'Ibrahim et al. (§72023§r)', author: 'Mohamed Assem Ibrahim; Shaizeen Aga; Ada Li; Suchita Pati; Mahzabeen Islam', display:{Lore:['[{"text": "arXiv:2311.05034", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lJust-in-time Quantization with Processing-In-Memory for Efficient ML Training\\u00a7r\\n\\n\\u00a78\\u00a7oMohamed Assem Ibrahim\\nShaizeen Aga\\nAda Li\\nSuchita Pati\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2311.05034\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 8 Nov 2023 21:44:37 GMT)\\u00a7r"}']}
{title:'Shi et al. (§72023§r)', author: 'R. Shi; S. Ogrenci; J. M. Arnold; J. R. Berlioz; P. Hanlet; K. J. Hazelwood; M. A. Ibrahim; H. Liu; V. P. Nagaslaev; A. Narayanan 1; D. J. Nicklaus; J. Mitrevski; G. Pradhan; A. L. Saewert; B. A. Schupbach; K. Seiya; M. Thieme; R. M. Thurman-Keup; N. V. Tran', display:{Lore:['[{"text": "arXiv:2311.05716", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lML-based Real-Time Control at the Edge: An Approach Using hls4ml\\u00a7r\\n\\n\\u00a78\\u00a7oR. Shi\\nS. Ogrenci\\nJ. M. Arnold\\n+ 15 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2311.05716\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 9 Nov 2023 19:54:54 GMT)\\u00a7r"}']}
{title:'Iff et al. (§72023§r)', author: 'Patrick Iff; Benigna Bruggmann; Maciej Besta; Luca Benini; Torsten Hoefler', display:{Lore:['[{"text": "arXiv:2311.06081", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRapidChiplet: A Toolchain for Rapid Design Space Exploration of Chiplet Architectures\\u00a7r\\n\\n\\u00a78\\u00a7oPatrick Iff\\nBenigna Bruggmann\\nMaciej Besta\\nLuca Benini\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2311.06081\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 10 Nov 2023 14:26:57 GMT)\\u00a7r"}']}
{title:'Titopoulos et al. (§72023§r)', author: 'V. Titopoulos; K. Alexandridis; C. Peltekis; C. Nicopoulos; G. Dimitrakopoulos', display:{Lore:['[{"text": "arXiv:2311.07241", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lIndexMAC: A Custom RISC-V Vector Instruction to Accelerate Structured-Sparse Matrix Multiplications\\u00a7r\\n\\n\\u00a78\\u00a7oV. Titopoulos\\nK. Alexandridis\\nC. Peltekis\\nC. Nicopoulos\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2311.07241\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 13 Nov 2023 11:13:53 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oDATE 2024\\u00a7r"}']}
{title:'Perotti et al. (§72023§r)', author: 'Matteo Perotti; Matheus Cavalcante; Renzo Andri; Lukas Cavigelli; Luca Benini', display:{Lore:['[{"text": "arXiv:2311.07493", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAra2: Exploring Single- and Multi-Core Vector Processing with an Efficient RVV1.0 Compliant Open-Source Processor\\u00a7r\\n\\n\\u00a78\\u00a7oMatteo Perotti\\nMatheus Cavalcante\\nRenzo Andri\\nLukas Cavigelli\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2311.07493\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 13 Nov 2023 17:29:07 GMT)\\u00a7r"}']}
{title:'Szafarczyk et al. (§72023§r)', author: 'Robert Szafarczyk; Syed Waqar Nabi; Wim Vanderbauwhede', display:{Lore:['[{"text": "arXiv:2311.08198", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA High-Frequency Load-Store Queue with Speculative Allocations for High-Level Synthesis\\u00a7r\\n\\n\\u00a78\\u00a7oRobert Szafarczyk\\nSyed Waqar Nabi\\nWim Vanderbauwhede\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2311.08198\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 14 Nov 2023 14:31:58 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear in the International Conference on Field Programmable Technology (FPT\'23), Yokohama, Japan, 11-14December 2023\\u00a7r"}']}
{title:'Balas et al. (§72023§r)', author: 'Robert Balas; Alessandro Ottaviano; Luca Benini', display:{Lore:['[{"text": "arXiv:2311.08320", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCV32RT: Enabling Fast Interrupt and Context Switching for RISC-V Microcontrollers\\u00a7r\\n\\n\\u00a78\\u00a7oRobert Balas\\nAlessandro Ottaviano\\nLuca Benini\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2311.08320\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 14 Nov 2023 17:04:17 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o12 pages, submitted to IEEE Transactions on VLSI Systems (TVLSI)\\u00a7r"}']}
{title:'Fang et al. (§72023§r)', author: 'Wenji Fang; Yao Lu; Shang Liu; Qijun Zhang; Ceyu Xu; Lisa Wu Wills; Hongce Zhang; Zhiyao Xie', display:{Lore:['[{"text": "arXiv:2311.08441", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design\\u00a7r\\n\\n\\u00a78\\u00a7oWenji Fang\\nYao Lu\\nShang Liu\\n+ 4 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2311.08441\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 14 Nov 2023 17:17:32 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo be published in the Proceedings of 42nd IEEE/ACM InternationalConference on Computer-Aided Design (ICCAD), 2023\\u00a7r"}']}
{title:'Sunny et al. (§72023§r)', author: 'Febin Sunny; Amin Shafiee; Benoit Charbonnier; Mahdi Nikdast; Sudeep Pasricha', display:{Lore:['[{"text": "arXiv:2311.08566", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCOMET: A Cross-Layer Optimized Optical Phase Change Main Memory Architecture\\u00a7r\\n\\n\\u00a78\\u00a7oFebin Sunny\\nAmin Shafiee\\nBenoit Charbonnier\\nMahdi Nikdast\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2311.08566\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 14 Nov 2023 21:55:39 GMT)\\u00a7r"}']}
{title:'Xiong et al. (§72023§r)', author: 'Zhili Xiong; Rachel Selina Rajarathnam; Zhixing Jiang; Hanqing Zhu; David Z. Pan', display:{Lore:['[{"text": "arXiv:2311.08582", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDREAMPlaceFPGA-MP: An Open-Source GPU-Accelerated Macro Placer for Modern FPGAs with Cascade Shapes and Region Constraints\\u00a7r\\n\\n\\u00a78\\u00a7oZhili Xiong\\nRachel Selina Rajarathnam\\nZhixing Jiang\\nHanqing Zhu\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2311.08582\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 14 Nov 2023 23:04:24 GMT)\\u00a7r"}']}
{title:'Bouazzaoui et al. (§72023§r)', author: 'Achraf El Bouazzaoui; Abdelkader Hadjoudja; Omar Mouhib', display:{Lore:['[{"text": "arXiv:2311.09516", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lReal-Time Adaptive Neural Network on FPGA: Enhancing Adaptability through Dynamic Classifier Selection\\u00a7r\\n\\n\\u00a78\\u00a7oAchraf El Bouazzaoui\\nAbdelkader Hadjoudja\\nOmar Mouhib\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2311.09516\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 16 Nov 2023 02:44:45 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis work has been submitted to the IEEE for possible publication. Copyright may be transferred without notice, after which this version may no longer be accessible\\u00a7r"}']}
{title:'Benz et al. (§72023§r)', author: 'Thomas Benz; Alessandro Ottaviano; Robert Balas; Angelo Garofalo; Francesco Restuccia; Alessandro Biondi; Luca Benini', display:{Lore:['[{"text": "arXiv:2311.09662", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAXI-REALM: A Lightweight and Modular Interconnect Extension for Traffic Regulation and Monitoring of Heterogeneous Real-Time SoCs\\u00a7r\\n\\n\\u00a78\\u00a7oThomas Benz\\nAlessandro Ottaviano\\nRobert Balas\\n+ 3 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2311.09662\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 16 Nov 2023 08:28:04 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 6 figures, accepted as a regular paper at DATE24\\u00a7r"}']}
{title:'Zhu et al. (§72023§r)', author: 'Zeyu Zhu; Fanrong Li; Gang Li; Zejian Liu; Zitao Mo; Qinghao Hu; Xiaoyao Liang; Jian Cheng', display:{Lore:['[{"text": "arXiv:2311.09775", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7eeess.SP\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMEGA: A Memory-Efficient GNN Accelerator Exploiting Degree-Aware Mixed-Precision Quantization\\u00a7r\\n\\n\\u00a78\\u00a7oZeyu Zhu\\nFanrong Li\\nGang Li\\n+ 4 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2311.09775\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 16 Nov 2023 10:58:34 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o15pages, 22 figures. Accepted at HPCA 2024\\u00a7r"}']}
{title:'Schönleber et al. (§72023§r)', author: 'Jannis Schönleber; Lukas Cavigelli; Renzo Andri; Matteo Perotti; Luca Benini', display:{Lore:['[{"text": "arXiv:2311.10207", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CV\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7cstat.ML\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lStella Nera: Achieving 161 TOp/s/W with Multiplier-free DNN Acceleration based on Approximate Matrix Multiplication\\u00a7r\\n\\n\\u00a78\\u00a7oJannis Sch\\u00f6nleber\\nLukas Cavigelli\\nRenzo Andri\\nMatteo Perotti\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2311.10207\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 16 Nov 2023 21:43:05 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 7 figures, preprint under review\\u00a7r"}']}
{title:'Geist et al. (§72023§r)', author: 'Jim Geist; Travis Meade; Shaojie Zhang; Yier Jin', display:{Lore:['[{"text": "arXiv:2311.10273", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lImproving FSM State Enumeration Performance for Hardware Security with RECUT and REFSM-SAT\\u00a7r\\n\\n\\u00a78\\u00a7oJim Geist\\nTravis Meade\\nShaojie Zhang\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2311.10273\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 17 Nov 2023 01:35:20 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o7 pages, 2 figures, 2 algorithms\\u00a7r"}']}
{title:'Zhang et al. (§72023§r)', author: 'Chi Zhang; Paul Scheffler; Thomas Benz; Matteo Perotti; Luca Benini', display:{Lore:['[{"text": "arXiv:2311.10378", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lNear-Memory Parallel Indexing and Coalescing: Enabling Highly Efficient Indirect Access for SpMV\\u00a7r\\n\\n\\u00a78\\u00a7oChi Zhang\\nPaul Scheffler\\nThomas Benz\\nMatteo Perotti\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2311.10378\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 17 Nov 2023 08:03:21 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 6 figures. Submitted to DATE 2024\\u00a7r"}']}
{title:'GS et al. (§72023§r)', author: 'Nitesh Narayana GS; Marc Ordoñez; Lokananda Hari; Franyell Silfa; Antonio González', display:{Lore:['[{"text": "arXiv:2311.10487", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lReuseSense: With Great Reuse Comes Greater Efficiency; Effectively Employing Computation Reuse on General-Purpose CPUs\\u00a7r\\n\\n\\u00a78\\u00a7oNitesh Narayana GS\\nMarc Ordo\\u00f1ez\\nLokananda Hari\\nFranyell Silfa\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2311.10487\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 17 Nov 2023 12:36:00 GMT)\\u00a7r"}']}
{title:'Dehghanzadeh et al. (§72023§r)', author: 'Peyman Dehghanzadeh; Baibhab Chatterjee; Swarup Bhunia', display:{Lore:['[{"text": "arXiv:2311.10581", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLUNA-CIM: Lookup Table based Programmable Neural Processing in Memory\\u00a7r\\n\\n\\u00a78\\u00a7oPeyman Dehghanzadeh\\nBaibhab Chatterjee\\nSwarup Bhunia\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2311.10581\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 17 Nov 2023 15:32:11 GMT)\\u00a7r"}']}
{title:'Aygun et al. (§72023§r)', author: 'Sercan Aygun; Mehran Shoushtari Moghadam; M. Hassan Najafi', display:{Lore:['[{"text": "arXiv:2311.10778", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7eeess.IV\\u00a7r\\u00a7r\\n\\u00a76\\u00a7luHD: Unary Processing for Lightweight and Dynamic Hyperdimensional Computing\\u00a7r\\n\\n\\u00a78\\u00a7oSercan Aygun\\nMehran Shoushtari Moghadam\\nM. Hassan Najafi\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2311.10778\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 16 Nov 2023 06:28:19 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o7 pages, 6 figures, Accepted to the Design, Automation and Test in Europe (DATE) Conference 2024\\u00a7r"}']}
{title:'Paul et al. (§72023§r)', author: 'Rourab Paul; Marco Danelutto', display:{Lore:['[{"text": "arXiv:2311.11015", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPower Aware Scheduling of Tasks on FPGAs in Data Centers\\u00a7r\\n\\n\\u00a78\\u00a7oRourab Paul\\nMarco Danelutto\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2311.11015\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 18 Nov 2023 08:53:08 GMT)\\u00a7r"}']}
{title:'Arora et al. (§72023§r)', author: 'Aman Arora; Jian Weng; Siyuan Ma; Tony Nowatzki; Lizy K. John', display:{Lore:['[{"text": "arXiv:2311.11384", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPIMSAB: A Processing-In-Memory System with Spatially-Aware Communication and Bit-Serial-Aware Computation\\u00a7r\\n\\n\\u00a78\\u00a7oAman Arora\\nJian Weng\\nSiyuan Ma\\nTony Nowatzki\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2311.11384\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 19 Nov 2023 18:03:44 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAman Arora and Jian Weng are co-first authors with equal contribution\\u00a7r"}']}
{title:'Pogue et al. (§72023§r)', author: 'Trevor E. Pogue; Nicola Nicolici', display:{Lore:['[{"text": "arXiv:2311.12224", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFast Inner-Product Algorithms and Architectures for Deep Neural Network Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oTrevor E. Pogue\\nNicola Nicolici\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2311.12224\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TC.2023.3334140\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 20 Nov 2023 22:37:20 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted for publication in IEEE Transactions on Computers; Accelerator RTL and compiler source code available for reference here: https://github.com/trevorpogue/algebraic-nnhw\\u00a7r"}']}
{title:'Basic et al. (§72023§r)', author: 'Fikret Basic; Claudia Rosina Laube; Patrick Stratznig; Christian Steger; Robert Kofler', display:{Lore:['[{"text": "arXiv:2311.12226", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r, \\u00a7acs.SY\\u00a7r, \\u00a7eeess.SY\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lWireless BMS Architecture for Secure Readout in Vehicle and Second life Applications\\u00a7r\\n\\n\\u00a78\\u00a7oFikret Basic\\nClaudia Rosina Laube\\nPatrick Stratznig\\nChristian Steger\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2311.12226\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.23919/SpliTech58164.2023.10193573\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 20 Nov 2023 22:53:42 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted copy for Publication at the 8th IEEE International Conference on Smart and Sustainable Technologies, 2023\\u00a7r"}']}
{title:'Horeni et al. (§72023§r)', author: 'Mark Horeni; Siddharth Joshi', display:{Lore:['[{"text": "arXiv:2311.12235", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.NE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lImprovements in Interlayer Pipelining of CNN Accelerators Using Genetic Algorithms\\u00a7r\\n\\n\\u00a78\\u00a7oMark Horeni\\nSiddharth Joshi\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2311.12235\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 20 Nov 2023 23:24:58 GMT)\\u00a7r"}']}
{title:'Sudarshan et al. (§72023§r)', author: 'Chetan Choppali Sudarshan; Aman Arora; Vidya A. Chhabria', display:{Lore:['[{"text": "arXiv:2311.12396", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lGreenFPGA: Evaluating FPGAs as Environmentally Sustainable Computing Solutions\\u00a7r\\n\\n\\u00a78\\u00a7oChetan Choppali Sudarshan\\nAman Arora\\nVidya A. Chhabria\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2311.12396\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 21 Nov 2023 07:12:07 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oUnder review at DAC 2024\\u00a7r"}']}
{title:'Ghiasi et al. (§72023§r)', author: 'Nika Mansouri Ghiasi; Mohammad Sadrosadati; Harun Mustafa; Arvid Gollwitzer; Can Firtina; Julien Eudine; Haiyu Ma; Joël Lindegger; Meryem Banu Cavlak; Mohammed Alser; Jisung Park; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2311.12527", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7bq-bio.GN\\u00a7r, \\u00a7bq-bio.QM\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMetaStore: High-Performance Metagenomic Analysis via In-Storage Computing\\u00a7r\\n\\n\\u00a78\\u00a7oNika Mansouri Ghiasi\\nMohammad Sadrosadati\\nHarun Mustafa\\n+ 8 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2311.12527\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 21 Nov 2023 11:15:02 GMT)\\u00a7r"}']}
{title:'Xia et al. (§72023§r)', author: 'Tianhua Xia; Sai Qian Zhang', display:{Lore:['[{"text": "arXiv:2311.13290", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSoftmax Acceleration with Adaptive Numeric Format for both Training and Inference\\u00a7r\\n\\n\\u00a78\\u00a7oTianhua Xia\\nSai Qian Zhang\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2311.13290\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 22 Nov 2023 10:19:40 GMT)\\u00a7r"}']}
{title:'Nešković et al. (§72023§r)', author: 'Andrija Nešković; Saleh Mulhem; Alexander Treff; Rainer Buchty; Thomas Eisenbarth; Mladen Berekovic', display:{Lore:['[{"text": "arXiv:2311.13387", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSystemC Model of Power Side-Channel Attacks Against AI Accelerators: Superstition or not?\\u00a7r\\n\\n\\u00a78\\u00a7oAndrija Ne\\u0161kovi\\u0107\\nSaleh Mulhem\\nAlexander Treff\\n+ 2 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2311.13387\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ICCAD57390.2023.10323687\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 22 Nov 2023 13:33:52 GMT)\\u00a7r"}']}
{title:'Wang et al. (§72023§r)', author: 'Hanyu Wang; Siang-Yun Lee; Giovanni De Micheli', display:{Lore:['[{"text": "arXiv:2311.14721", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAnySyn: A Cost-Generic Logic Synthesis Framework with Customizable Cost Functions\\u00a7r\\n\\n\\u00a78\\u00a7oHanyu Wang\\nSiang-Yun Lee\\nGiovanni De Micheli\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2311.14721\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 30 Nov 2023 15:23:29 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oOriginally accepted at Int\'l Workshop on Logic Synthesis 2022\\u00a7r"}']}
{title:'Zhou et al. (§72023§r)', author: 'Minxuan Zhou; Yujin Nam; Pranav Gangwar; Weihong Xu; Arpan Dutta; Kartikeyan Subramanyam; Chris Wilkerson; Rosario Cammarota; Saransh Gupta; Tajana Rosing', display:{Lore:['[{"text": "arXiv:2311.16293", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFHEmem: A Processing In-Memory Accelerator for Fully Homomorphic Encryption\\u00a7r\\n\\n\\u00a78\\u00a7oMinxuan Zhou\\nYujin Nam\\nPranav Gangwar\\n+ 6 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2311.16293\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 27 Nov 2023 20:11:38 GMT)\\u00a7r"}']}
{title:'Tabrizchi et al. (§72023§r)', author: 'Sepehr Tabrizchi; Shaahin Angizi; Arman Roohi', display:{Lore:['[{"text": "arXiv:2311.16406", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDIAC: Design Exploration of Intermittent-Aware Computing Realizing Batteryless Systems\\u00a7r\\n\\n\\u00a78\\u00a7oSepehr Tabrizchi\\nShaahin Angizi\\nArman Roohi\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2311.16406\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 28 Nov 2023 01:18:30 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, will be appeared in Design, Automation and Test in Europe Conference 2024\\u00a7r"}']}
{title:'Zhou et al. (§72023§r)', author: 'Ranyang Zhou; Jacqueline Liu; Sabbir Ahmed; Nakul Kochar; Adnan Siraj Rakin; Shaahin Angizi', display:{Lore:['[{"text": "arXiv:2311.16460", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lThreshold Breaker: Can Counter-Based RowHammer Prevention Mechanisms Truly Safeguard DRAM?\\u00a7r\\n\\n\\u00a78\\u00a7oRanyang Zhou\\nJacqueline Liu\\nSabbir Ahmed\\n+ 2 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2311.16460\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 28 Nov 2023 03:36:17 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o7 pages, 6 figures\\u00a7r"}']}
{title:'Ferrandi et al. (§72023§r)', author: 'Fabrizio Ferrandi; Serena Curzel; Leandro Fiorin; Daniele Ielmini; Cristina Silvano; Francesco Conti; Alessio Burrello; Francesco Barchi; Luca Benini; Luciano Lavagno; Teodoro Urso; Enrico Calore; Sebastiano Fabio Schifano; Cristian Zambelli; Maurizio Palesi; Giuseppe Ascia; Enrico Russo; Nicola Petra; Davide De Caro; Gennaro Di Meo; Valeria Cardellini; Salvatore Filippone; Francesco Lo Presti; Francesco Silvestri; Paolo Palazzari; Stefania Perri', display:{Lore:['[{"text": "arXiv:2311.17815", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Survey on Design Methodologies for Accelerating Deep Learning on Heterogeneous Architectures\\u00a7r\\n\\n\\u00a78\\u00a7oFabrizio Ferrandi\\nSerena Curzel\\nLeandro Fiorin\\n+ 22 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2311.17815\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 29 Nov 2023 17:10:16 GMT)\\u00a7r"}']}
{title:'Morsali et al. (§72023§r)', author: 'Mehrdad Morsali; Sepehr Tabrizchi; Deniz Najafi; Mohsen Imani; Mahdi Nikdast; Arman Roohi; Shaahin Angizi', display:{Lore:['[{"text": "arXiv:2311.18655", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7eeess.SP\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOISA: Architecting an Optical In-Sensor Accelerator for Efficient Visual Computing\\u00a7r\\n\\n\\u00a78\\u00a7oMehrdad Morsali\\nSepehr Tabrizchi\\nDeniz Najafi\\n+ 3 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2311.18655\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 30 Nov 2023 16:04:39 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o7 pages\\u00a7r"}']}
{title:'Bhattacharjya et al. (§72023§r)', author: 'Rajat Bhattacharjya; Alish Kanani; A Anil Kumar; Manoj Nambiar; M Girish Chandra; Rekha Singhal', display:{Lore:['[{"text": "arXiv:2312.00176", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEllora: Exploring Low-Power OFDM-based Radar Processors using Approximate Computing\\u00a7r\\n\\n\\u00a78\\u00a7oRajat Bhattacharjya\\nAlish Kanani\\nA Anil Kumar\\n+ 2 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2312.00176\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 30 Nov 2023 20:20:20 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPaper accepted at IEEE-LASCAS 2024\\u00a7r"}']}
{title:'Kundu et al. (§72023§r)', author: 'Souvik Kundu; Rui-Jie Zhu; Akhilesh Jaiswal; Peter A. Beerel', display:{Lore:['[{"text": "arXiv:2312.01213", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRecent Advances in Scalable Energy-Efficient and Trustworthy Spiking Neural networks: from Algorithms to Technology\\u00a7r\\n\\n\\u00a78\\u00a7oSouvik Kundu\\nRui-Jie Zhu\\nAkhilesh Jaiswal\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2312.01213\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 2 Dec 2023 19:47:00 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 pages, 3 figures\\u00a7r"}']}
{title:'Patil et al. (§72023§r)', author: 'Siddesh D. Patil; Premraj V. Jadhav; Siddharth Sankhe', display:{Lore:['[{"text": "arXiv:2312.01455", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7l32-Bit RISC-V CPU Core on Logisim\\u00a7r\\n\\n\\u00a78\\u00a7oSiddesh D. Patil\\nPremraj V. Jadhav\\nSiddharth Sankhe\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2312.01455\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 3 Dec 2023 16:58:12 GMT)\\u00a7r"}']}
{title:'Shen et al. (§72023§r)', author: 'Chaoqun Shen; Gang Qu; Jiliang Zhang', display:{Lore:['[{"text": "arXiv:2312.01832", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSPECRUN: The Danger of Speculative Runahead Execution in Processors\\u00a7r\\n\\n\\u00a78\\u00a7oChaoqun Shen\\nGang Qu\\nJiliang Zhang\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2312.01832\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 4 Dec 2023 12:11:59 GMT)\\u00a7r"}']}
{title:'Yu et al. (§72023§r)', author: 'Qiao Yu; Wengui Zhang; Jorge Cardoso; Odej Kao', display:{Lore:['[{"text": "arXiv:2312.02855", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lExploring Error Bits for Memory Failure Prediction: An In-Depth Correlative Study\\u00a7r\\n\\n\\u00a78\\u00a7oQiao Yu\\nWengui Zhang\\nJorge Cardoso\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2312.02855\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ICCAD57390.2023.10323692\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7n2023 IEEE/ACM International Conference on Computer Aided Design\\n  (ICCAD), San Francisco, CA, USA, 2023, pp. 01-09\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 18 Dec 2023 15:30:26 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPublished at ICCAD 2023\\u00a7r"}']}
{title:'Zhou et al. (§72023§r)', author: 'Peipei Zhou; Jinming Zhuang; Stephen Cahoon; Yue Tang; Zhuoping Yang; Xingzhen Chen; Yiyu Shi; Jingtong Hu; Alex K. Jones', display:{Lore:['[{"text": "arXiv:2312.02991", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lREFRESH FPGAs: Sustainable FPGA Chiplet Architectures\\u00a7r\\n\\n\\u00a78\\u00a7oPeipei Zhou\\nJinming Zhuang\\nStephen Cahoon\\n+ 5 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2312.02991\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 28 Nov 2023 01:31:10 GMT)\\u00a7r"}']}
{title:'Zhang et al. (§72023§r)', author: 'Hengrui Zhang; August Ning; Rohan Prabhakar; David Wentzlaff', display:{Lore:['[{"text": "arXiv:2312.03134", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Hardware Evaluation Framework for Large Language Model Inference\\u00a7r\\n\\n\\u00a78\\u00a7oHengrui Zhang\\nAugust Ning\\nRohan Prabhakar\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2312.03134\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 5 Dec 2023 21:01:33 GMT)\\u00a7r"}']}
{title:'Nallathambi et al. (§72023§r)', author: 'Abinand Nallathambi; Christin David Bose; Wilfried Haensch; Anand Raghunathan', display:{Lore:['[{"text": "arXiv:2312.03146", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLRMP: Layer Replication with Mixed Precision for Spatial In-memory DNN Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oAbinand Nallathambi\\nChristin David Bose\\nWilfried Haensch\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2312.03146\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 5 Dec 2023 21:31:20 GMT)\\u00a7r"}']}
{title:'Nguyen et al. (§72023§r)', author: 'Duy-Thanh Nguyen; Abhiroop Bhattacharjee; Abhishek Moitra; Priyadarshini Panda', display:{Lore:['[{"text": "arXiv:2312.03559", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMCAIMem: a Mixed SRAM and eDRAM Cell for Area and Energy-efficient on-chip AI Memory\\u00a7r\\n\\n\\u00a78\\u00a7oDuy-Thanh Nguyen\\nAbhiroop Bhattacharjee\\nAbhishek Moitra\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2312.03559\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 6 Dec 2023 15:43:26 GMT)\\u00a7r"}']}
{title:'Xu et al. (§72023§r)', author: 'Weihong Xu; Junwei Chen; Po-Kai Hsu; Jaeyoung Kang; Minxuan Zhou; Sumukh Pinge; Shimeng Yu; Tajana Rosing', display:{Lore:['[{"text": "arXiv:2312.04257", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lProxima: Near-storage Acceleration for Graph-based Approximate Nearest Neighbor Search in 3D NAND\\u00a7r\\n\\n\\u00a78\\u00a7oWeihong Xu\\nJunwei Chen\\nPo-Kai Hsu\\n+ 4 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2312.04257\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 7 Dec 2023 12:32:18 GMT)\\u00a7r"}']}
{title:'Najafi et al. (§72023§r)', author: 'Deniz Najafi; Mehrdad Morsali; Ranyang Zhou; Arman Roohi; Andrew Marshall; Durga Misra; Shaahin Angizi', display:{Lore:['[{"text": "arXiv:2312.05212", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEnabling Normally-off In-Situ Computing with a Magneto-Electric FET-based SRAM Design\\u00a7r\\n\\n\\u00a78\\u00a7oDeniz Najafi\\nMehrdad Morsali\\nRanyang Zhou\\n+ 3 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2312.05212\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 8 Dec 2023 18:05:04 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o7 pages, 10 Figures, 4 Tables\\u00a7r"}']}
{title:'Wanna et al. (§72023§r)', author: 'Andy Wanna; Samuel Coward; Theo Drane; George A. Constantinides; Miloš D. Ercegovac', display:{Lore:['[{"text": "arXiv:2312.06004", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMultiplier Optimization via E-Graph Rewriting\\u00a7r\\n\\n\\u00a78\\u00a7oAndy Wanna\\nSamuel Coward\\nTheo Drane\\nGeorge A. Constantinides\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2312.06004\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 10 Dec 2023 21:29:28 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPreprint for work presented at the 2023 Asilomar Conference on Signals, Systems and Computers\\u00a7r"}']}
{title:'Chen et al. (§72023§r)', author: 'Yung-Chin Chen; Shimpei Ando; Daichi Fujiki; Shinya Takamaeda-Yamazaki; Kentaro Yoshioka', display:{Lore:['[{"text": "arXiv:2312.06086", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHALO-CAT: A Hidden Network Processor with Activation-Localized CIM Architecture and Layer-Penetrative Tiling\\u00a7r\\n\\n\\u00a78\\u00a7oYung-Chin Chen\\nShimpei Ando\\nDaichi Fujiki\\nShinya Takamaeda-Yamazaki\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2312.06086\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 11 Dec 2023 03:24:18 GMT)\\u00a7r"}']}
{title:'Zhang et al. (§72023§r)', author: 'Xiaoyang Zhang; Yijie Yang; Dan Wang', display:{Lore:['[{"text": "arXiv:2312.06364", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CY\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEmbodied Carbon Accounting through Spatial-Temporal Embodied Carbon Models\\u00a7r\\n\\n\\u00a78\\u00a7oXiaoyang Zhang\\nYijie Yang\\nDan Wang\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2312.06364\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 11 Dec 2023 13:20:21 GMT)\\u00a7r"}']}
{title:'Zhao et al. (§72023§r)', author: 'Lei Zhao; Luca Buonanno; Ron M. Roth; Sergey Serebryakov; Archit Gajjar; John Moon; Jim Ignowski; Giacomo Pedretti', display:{Lore:['[{"text": "arXiv:2312.06532", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRACE-IT: A Reconfigurable Analog CAM-Crossbar Engine for In-Memory Transformer Acceleration\\u00a7r\\n\\n\\u00a78\\u00a7oLei Zhao\\nLuca Buonanno\\nRon M. Roth\\n+ 4 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2312.06532\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 29 Nov 2023 22:45:39 GMT)\\u00a7r"}']}
{title:'Dai et al. (§72023§r)', author: 'Ruochen Dai; Michael Lee; Patrick Hoey; Weimin Fu; Tuba Yavuz; Xiaolong Guo; Shuo Wang; Dean Sullivan; Orlando Arias', display:{Lore:['[{"text": "arXiv:2312.06580", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lVGF: Value-Guided Fuzzing \\u2013 Fuzzing Hardware as Hardware\\u00a7r\\n\\n\\u00a78\\u00a7oRuochen Dai\\nMichael Lee\\nPatrick Hoey\\n+ 5 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2312.06580\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 11 Dec 2023 18:10:49 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o20 pages, 7 figures, 7 tables\\u00a7r"}']}
{title:'Kabat et al. (§72023§r)', author: 'Amit Kumar Kabat; Shubhang Pandey; TG Venkatesh', display:{Lore:['[{"text": "arXiv:2312.07355", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMRCN: Enhanced Coherence Mechanism for Near Memory Processing Architectures\\u00a7r\\n\\n\\u00a78\\u00a7oAmit Kumar Kabat\\nShubhang Pandey\\nTG Venkatesh\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2312.07355\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 12 Dec 2023 15:23:38 GMT)\\u00a7r"}']}
{title:'Pandey et al. (§72023§r)', author: 'Shubhang Pandey; T G Venkatesh', display:{Lore:['[{"text": "arXiv:2312.07640", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMulti Armed Bandit based Resource Allocation in Near Memory Processing Architectures\\u00a7r\\n\\n\\u00a78\\u00a7oShubhang Pandey\\nT G Venkatesh\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2312.07640\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 12 Dec 2023 14:09:38 GMT)\\u00a7r"}']}
{title:'Zhou et al. (§72023§r)', author: 'Ranyang Zhou; Sabbir Ahmed; Arman Roohi; Adnan Siraj Rakin; Shaahin Angizi', display:{Lore:['[{"text": "arXiv:2312.09027", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDRAM-Locker: A General-Purpose DRAM Protection Mechanism against Adversarial DNN Weight Attacks\\u00a7r\\n\\n\\u00a78\\u00a7oRanyang Zhou\\nSabbir Ahmed\\nArman Roohi\\nAdnan Siraj Rakin\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2312.09027\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 14 Dec 2023 15:18:32 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o7 pages. arXiv admin note:text overlap with arXiv:2305.08034\\u00a7r"}']}
{title:'Odema et al. (§72023§r)', author: 'Mohanad Odema; Hyoukjun Kwon; Mohammad Abdullah Al Faruque', display:{Lore:['[{"text": "arXiv:2312.09401", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lInter-Layer Scheduling Space Exploration for Multi-model Inference on Heterogeneous Chiplets\\u00a7r\\n\\n\\u00a78\\u00a7oMohanad Odema\\nHyoukjun Kwon\\nMohammad Abdullah Al Faruque\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2312.09401\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 14 Dec 2023 23:45:55 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted posterabstract to the IBM IEEE AI Compute Symposium (AICS\'23)\\u00a7r"}']}
{title:'Godindasamy et al. (§72023§r)', author: 'Hariprasadh Godindasamy; Babak Esfandiari; Paulo Garcia', display:{Lore:['[{"text": "arXiv:2312.11279", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFPGAs (Can Get Some) SATisfaction\\u00a7r\\n\\n\\u00a78\\u00a7oHariprasadh Godindasamy\\nBabak Esfandiari\\nPaulo Garcia\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2312.11279\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 18 Dec 2023 15:21:40 GMT)\\u00a7r"}']}
{title:'Sharma et al. (§72023§r)', author: 'Harsh Sharma; Pratyush Dhingra; Janardhan Rao Doppa; Umit Ogras; Partha Pratim Pande', display:{Lore:['[{"text": "arXiv:2312.11750", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Heterogeneous Chiplet Architecture for Accelerating End-to-End Transformer Models\\u00a7r\\n\\n\\u00a78\\u00a7oHarsh Sharma\\nPratyush Dhingra\\nJanardhan Rao Doppa\\nUmit Ogras\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2312.11750\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 18 Dec 2023 23:27:28 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPreprint for a Heterogeneous Chiplet Architecture for Accelerating End-to-End Transformer Models\\u00a7r"}']}
{title:'Chen et al. (§72023§r)', author: 'Shixin Chen; Su Zheng; Chen Bai; Wenqian Zhao; Shuo Yin; Yang Bai; Bei Yu', display:{Lore:['[{"text": "arXiv:2312.11820", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSoC-Tuner: An Importance-guided Exploration Framework for DNN-targeting SoC Design\\u00a7r\\n\\n\\u00a78\\u00a7oShixin Chen\\nSu Zheng\\nChen Bai\\n+ 3 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2312.11820\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 19 Dec 2023 03:26:34 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oASP-DAC 2024\\u00a7r"}']}
{title:'Xuan et al. (§72023§r)', author: 'Zihao Xuan; Song Chen; Yi Kang', display:{Lore:['[{"text": "arXiv:2312.11836", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAiDAC: A Low-Cost In-Memory Computing Architecture with All-Analog Multi-Bit Compute and Interconnect\\u00a7r\\n\\n\\u00a78\\u00a7oZihao Xuan\\nSong Chen\\nYi Kang\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2312.11836\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 21 Dec 2023 02:19:21 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 8 figures\\u00a7r"}']}
{title:'Sun et al. (§72023§r)', author: 'Wenhao Sun; Wendi Sun; Song Chen; Yi Kang', display:{Lore:['[{"text": "arXiv:2312.12766", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lIOPS: An Unified SpMM Accelerator Based on Inner-Outer-Hybrid Product\\u00a7r\\n\\n\\u00a78\\u00a7oWenhao Sun\\nWendi Sun\\nSong Chen\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2312.12766\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 20 Dec 2023 05:02:40 GMT)\\u00a7r"}']}
{title:'Amirshahi et al. (§72023§r)', author: 'Alireza Amirshahi; Giovanni Ansaloni; David Atienza', display:{Lore:['[{"text": "arXiv:2312.13000", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAccelerator-driven Data Arrangement to Minimize Transformers Run-time on Multi-core Architectures\\u00a7r\\n\\n\\u00a78\\u00a7oAlireza Amirshahi\\nGiovanni Ansaloni\\nDavid Atienza\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2312.13000\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 20 Dec 2023 13:01:25 GMT)\\u00a7r"}']}
{title:'McDougall et al. (§72023§r)', author: 'Ian McDougall; Shayne Wadle; Harish Batchu; Michael Davies; Karthikeyan Sankaralingam', display:{Lore:['[{"text": "arXiv:2312.13428", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBRYT: Data Rich Analytics Based Computer Architecture for A New Paradigm of Chip Design to Supplant Moore\'s Law\\u00a7r\\n\\n\\u00a78\\u00a7oIan McDougall\\nShayne Wadle\\nHarish Batchu\\nMichael Davies\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2312.13428\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 20 Dec 2023 21:14:28 GMT)\\u00a7r"}']}
{title:'Zhang et al. (§72023§r)', author: 'Qing Zhang; Cheng Liu; Bo Liu; Haitong Huang; Ying Wang; Huawei Li; Xiaowei Li', display:{Lore:['[{"text": "arXiv:2312.13754", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCross-Layer Optimization for Fault-Tolerant Deep Learning\\u00a7r\\n\\n\\u00a78\\u00a7oQing Zhang\\nCheng Liu\\nBo Liu\\n+ 3 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2312.13754\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 21 Dec 2023 11:35:45 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o16 pages, it has been presented at CCF-DAC 2023 while CCF-DAC does not own the copyright\\u00a7r"}']}
{title:'Ni et al. (§72023§r)', author: 'Liwei Ni; Zonglin Yang; Jiaxi Zhang; Changhong Feng; Jianhua Liu; Guojie Luo; Huawei Li; Biwei Xie; Xingquan Li', display:{Lore:['[{"text": "arXiv:2312.14541", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMEC: An Open-source Fine-grained Mapping Equivalence Checking Tool for FPGA\\u00a7r\\n\\n\\u00a78\\u00a7oLiwei Ni\\nZonglin Yang\\nJiaxi Zhang\\n+ 5 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2312.14541\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 22 Dec 2023 09:10:14 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oInternational Symposium of EDA 2023\\u00a7r"}']}
{title:'Pilato et al. (§72023§r)', author: 'Christian Pilato; Francesca Palumbo', display:{Lore:['[{"text": "arXiv:2312.14578", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCPS Workshop 2023 Proceedings\\u00a7r\\n\\n\\u00a78\\u00a7oChristian Pilato\\nFrancesca Palumbo\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2312.14578\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 22 Dec 2023 10:14:44 GMT)\\u00a7r"}']}
{title:'Yavits (§72023§r)', author: 'Leonid Yavits', display:{Lore:['[{"text": "arXiv:2312.15527", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDRAMA: Commodity DRAM based Content Addressable Memory\\u00a7r\\n\\n\\u00a78\\u00a7oLeonid Yavits\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2312.15527\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 24 Dec 2023 17:06:45 GMT)\\u00a7r"}']}
{title:'Sharma et al. (§72023§r)', author: 'Tanvi Sharma; Mustafa Ali; Indranil Chakraborty; Kaushik Roy', display:{Lore:['[{"text": "arXiv:2312.15896", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lWWW: What, When, Where to Compute-in-Memory\\u00a7r\\n\\n\\u00a78\\u00a7oTanvi Sharma\\nMustafa Ali\\nIndranil Chakraborty\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2312.15896\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 26 Dec 2023 06:16:12 GMT)\\u00a7r"}']}
{title:'Cai et al. (§72023§r)', author: 'Jingwei Cai; Zuotong Wu; Sen Peng; Yuchen Wei; Zhanhong Tan; Guiming Shi; Mingyu Gao; Kaisheng Ma', display:{Lore:['[{"text": "arXiv:2312.16436", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lGemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oJingwei Cai\\nZuotong Wu\\nSen Peng\\n+ 4 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2312.16436\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 27 Dec 2023 06:45:06 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted by 2024 IEEE InternationalSymposium on High-Performance Computer Architecture (HPCA)\\u00a7r"}']}
{title:'Fu et al. (§72023§r)', author: 'Siqing Fu; Tiejun Li; Chunyuan Zhang; Hanqing Li; Sheng Ma; Jianmin Zhang; Ruiyi Zhang; Lizhou Wu', display:{Lore:['[{"text": "arXiv:2312.17453", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRHS-TRNG: A Resilient High-Speed True Random Number Generator Based on STT-MTJ Device\\u00a7r\\n\\n\\u00a78\\u00a7oSiqing Fu\\nTiejun Li\\nChunyuan Zhang\\n+ 4 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2312.17453\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TVLSI.2023.3298327\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE Transactions on Very Large Scale Integration (VLSI) Systems,\\n  vol. 31, no. 10, pp. 1578-1591, Oct. 2023\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 29 Dec 2023 03:35:03 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPublished in: IEEETransactions on Very Large Scale Integration (VLSI) Systems ( Volume: 31, Issue: 10, October 2023)\\u00a7r"}']}
{title:'Saeedi et al. (§72023§r)', author: 'Sepide Saeedi; Alessandro Savino; Stefano Di Carlo', display:{Lore:['[{"text": "arXiv:2312.17525", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesign Space Exploration of Approximate Computing Techniques with a Reinforcement Learning Approach\\u00a7r\\n\\n\\u00a78\\u00a7oSepide Saeedi\\nAlessandro Savino\\nStefano Di Carlo\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2312.17525\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/DSN-W58399.2023.00047\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7n53rd Annual IEEE/IFIP International Conference on Dependable\\n  Systems and Networks Workshops (DSN-W), Porto, Portugal, 2023, pp. 167-170\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 29 Dec 2023 09:10:40 GMT)\\u00a7r"}']}
{title:'Yan et al. (§72023§r)', author: 'Zheyu Yan; Xiaobo Sharon Hu; Yiyu Shi', display:{Lore:['[{"text": "arXiv:2401.05357", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lU-SWIM: Universal Selective Write-Verify for Computing-in-Memory Neural Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oZheyu Yan\\nXiaobo Sharon Hu\\nYiyu Shi\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2401.05357\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 11 Dec 2023 05:47:16 GMT)\\u00a7r"}']}
{title:'Wu et al. (§72023§r)', author: 'Hui Wu; Yi Gan; Feng Yuan; Jing Ma; Wei Zhu; Yutao Xu; Hong Zhu; Yuhua Zhu; Xiaoli Liu; Jinghui Gu', display:{Lore:['[{"text": "arXiv:2401.05391", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEfficient LLM inference solution on Intel GPU\\u00a7r\\n\\n\\u00a78\\u00a7oHui Wu\\nYi Gan\\nFeng Yuan\\n+ 6 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2401.05391\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 19 Dec 2023 05:40:43 GMT)\\u00a7r"}']}
{title:'Yang et al. (§72023§r)', author: 'Shitian Yang; Junyue Jiang; Yilai Liang; Xiaoyang Chu', display:{Lore:['[{"text": "arXiv:2401.08625", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lConditional Flood Fill Method in Logic Synthesis\\u00a7r\\n\\n\\u00a78\\u00a7oShitian Yang\\nJunyue Jiang\\nYilai Liang\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2401.08625\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 7 Dec 2023 12:04:39 GMT)\\u00a7r"}']}
{title:'Zang et al. (§72023§r)', author: 'Zhenya Zang; Uwe Dolinsky; Pietro Ghiglio; Stefano Cherubin; Mehdi Goli; Shufan Yang', display:{Lore:['[{"text": "arXiv:2401.10249", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBuilding a Reusable and Extensible Automatic Compiler Infrastructure for Reconfigurable Devices\\u00a7r\\n\\n\\u00a78\\u00a7oZhenya Zang\\nUwe Dolinsky\\nPietro Ghiglio\\n+ 2 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2401.10249\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/FPL60245.2023.00062\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 14 Dec 2023 12:03:56 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o2023 33rd International Conference on Field-Programmable Logic and Applications (FPL)\\u00a7r"}']}
{title:'Zhong et al. (§72023§r)', author: 'Ruizhe Zhong; Xingbo Du; Shixiong Kai; Zhentao Tang; Siyuan Xu; Hui-Ling Zhen; Jianye Hao; Qiang Xu; Mingxuan Yuan; Junchi Yan', display:{Lore:['[{"text": "arXiv:2401.12224", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLLM4EDA: Emerging Progress in Large Language Models for Electronic Design Automation\\u00a7r\\n\\n\\u00a78\\u00a7oRuizhe Zhong\\nXingbo Du\\nShixiong Kai\\n+ 6 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2401.12224\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 28 Dec 2023 15:09:14 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o15 pages, 4 figures\\u00a7r"}']}
{title:'Balaskas et al. (§72023§r)', author: 'Konstantinos Balaskas; Florian Klemme; Georgios Zervakis; Kostas Siozios; Hussam Amrouch; Jörg Henkel', display:{Lore:['[{"text": "arXiv:2404.04258", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.NE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lVariability-Aware Approximate Circuit Synthesis via Genetic Optimization\\u00a7r\\n\\n\\u00a78\\u00a7oKonstantinos Balaskas\\nFlorian Klemme\\nGeorgios Zervakis\\n+ 2 others\\u00a7r\\n\\n\\u00a772023\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.04258\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TCSI.2022.3183858\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nVolume number: 69; Year: 2022; Pages: 4141-4153\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 23 Dec 2023 18:29:26 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o13 pages, 14 figures\\u00a7r"}']}
