
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017779    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001884    0.000942    0.000942 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.023398    0.055910    0.056852 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023409    0.000847    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022495    0.024390    0.066276    0.123975 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024407    0.001135    0.125110 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002870    0.019456    0.161635    0.286745 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019456    0.000110    0.286854 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009287    0.054977    0.388087    0.674942 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054977    0.000391    0.675332 v fanout75/A (sg13g2_buf_8)
     5    0.035165    0.028941    0.091462    0.766794 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029287    0.002738    0.769533 v fanout74/A (sg13g2_buf_8)
     5    0.028318    0.025904    0.077308    0.846840 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025948    0.001728    0.848568 v fanout73/A (sg13g2_buf_8)
     8    0.036276    0.028329    0.077248    0.925816 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.030058    0.005714    0.931530 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017474    0.200276    0.186269    1.117798 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.200277    0.000414    1.118212 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.009593    0.091718    0.141922    1.260135 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.091721    0.000647    1.260781 v _267_/A1 (sg13g2_o21ai_1)
     1    0.005070    0.088841    0.122626    1.383408 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.088841    0.000325    1.383733 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.003309    0.051228    0.076670    1.460402 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.051228    0.000131    1.460533 v _273_/A (sg13g2_nor2_1)
     1    0.004938    0.067134    0.075280    1.535814 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.067135    0.000352    1.536166 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.005097    0.060443    0.073594    1.609760 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.060443    0.000353    1.610113 v output15/A (sg13g2_buf_2)
     1    0.053997    0.091420    0.149629    1.759742 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.091462    0.001824    1.761566 v sine_out[1] (out)
                                              1.761566   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.761566   data arrival time
---------------------------------------------------------------------------------------------
                                              2.038434   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
