Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Thu Jun 22 21:09:45 2017
| Host         : LAPTOP-J9UGRQOT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Lock_control_sets_placed.rpt
| Design       : Lock
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |     9 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              48 |           19 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               6 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------+-----------------------+------------------+------------------+----------------+
|       Clock Signal      |     Enable Signal     | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------------+-----------------------+------------------+------------------+----------------+
|  clk_BUFG               | alarming_i_1_n_0      |                  |                1 |              1 |
|  clk_BUFG               | times[5]_i_2_n_0      | r_green          |                3 |              6 |
|  clk_BUFG               | p_reg_0_3_0_2_i_1_n_0 |                  |                1 |              8 |
|  d/t/out_reg[7]_i_2_n_0 |                       |                  |                2 |              8 |
|  clk_BUFG               |                       |                  |               17 |             40 |
+-------------------------+-----------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 6      |                     1 |
| 8      |                     2 |
| 16+    |                     1 |
+--------+-----------------------+


