ution on Simultaneous Multithreaded Processors ² 323Fig. 3. Per-pipeline-stage IPC for SPECFP95, divided between correct-path-, wrong-path-, andnon-speculative instructions. On top, (a) SMT with ICOUNT; on the bottom, (b) SMT with a fetchpolicy that favors non-speculative instructions.ACM Transactions on Computer Systems, Vol. 21, No. 3, August 2003.324 ² S. Swanson et al.Fig. 4. Per-pipeline-stage IPC for INTCFP, divided between correct-path-, wrong-path-, and nonspeculativeinstructions. On top, (a)