Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sat Mar 30 10:06:01 2024
| Host         : vanloi-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file operation_controller_timing_summary_routed.rpt -pb operation_controller_timing_summary_routed.pb -rpx operation_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : operation_controller
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (14)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (26)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (14)
-------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (26)
-------------------------------------------------
 There are 26 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   27          inf        0.000                      0                   27           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 layer1/finish_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            finish
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.769ns  (logic 3.095ns (64.898%)  route 1.674ns (35.102%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDPE                         0.000     0.000 r  layer1/finish_reg/C
    SLICE_X0Y3           FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  layer1/finish_reg/Q
                         net (fo=1, routed)           1.674     2.130    finish_OBUF
    T9                   OBUF (Prop_obuf_I_O)         2.639     4.769 r  finish_OBUF_inst/O
                         net (fo=0)                   0.000     4.769    finish
    T9                                                                r  finish (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            layer1/u1/enable_cell_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.014ns  (logic 1.094ns (36.282%)  route 1.921ns (63.718%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    T10                  IBUF (Prop_ibuf_I_O)         0.970     0.970 f  rst_n_IBUF_inst/O
                         net (fo=3, routed)           1.228     2.198    layer1/u1/rst_n_IBUF
    SLICE_X0Y3           LUT2 (Prop_lut2_I1_O)        0.124     2.322 r  layer1/u1/enable_input_i_1__0/O
                         net (fo=11, routed)          0.692     3.014    layer1/u1/local_enable_reg
    SLICE_X1Y4           FDRE                                         r  layer1/u1/enable_cell_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            layer1/u1/enable_input_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.014ns  (logic 1.094ns (36.282%)  route 1.921ns (63.718%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    T10                  IBUF (Prop_ibuf_I_O)         0.970     0.970 f  rst_n_IBUF_inst/O
                         net (fo=3, routed)           1.228     2.198    layer1/u1/rst_n_IBUF
    SLICE_X0Y3           LUT2 (Prop_lut2_I1_O)        0.124     2.322 r  layer1/u1/enable_input_i_1__0/O
                         net (fo=11, routed)          0.692     3.014    layer1/u1/local_enable_reg
    SLICE_X1Y4           FDRE                                         r  layer1/u1/enable_input_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            layer1/u1/enable_output_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.014ns  (logic 1.094ns (36.282%)  route 1.921ns (63.718%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    T10                  IBUF (Prop_ibuf_I_O)         0.970     0.970 f  rst_n_IBUF_inst/O
                         net (fo=3, routed)           1.228     2.198    layer1/u1/rst_n_IBUF
    SLICE_X0Y3           LUT2 (Prop_lut2_I1_O)        0.124     2.322 r  layer1/u1/enable_input_i_1__0/O
                         net (fo=11, routed)          0.692     3.014    layer1/u1/local_enable_reg
    SLICE_X1Y4           FDRE                                         r  layer1/u1/enable_output_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            layer1/u1/enable_recurrent_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.014ns  (logic 1.094ns (36.282%)  route 1.921ns (63.718%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    T10                  IBUF (Prop_ibuf_I_O)         0.970     0.970 f  rst_n_IBUF_inst/O
                         net (fo=3, routed)           1.228     2.198    layer1/u1/rst_n_IBUF
    SLICE_X0Y3           LUT2 (Prop_lut2_I1_O)        0.124     2.322 r  layer1/u1/enable_input_i_1__0/O
                         net (fo=11, routed)          0.692     3.014    layer1/u1/local_enable_reg
    SLICE_X1Y4           FDRE                                         r  layer1/u1/enable_recurrent_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            layer1/u1/finish_reg/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.014ns  (logic 1.094ns (36.282%)  route 1.921ns (63.718%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    T10                  IBUF (Prop_ibuf_I_O)         0.970     0.970 f  rst_n_IBUF_inst/O
                         net (fo=3, routed)           1.228     2.198    layer1/u1/rst_n_IBUF
    SLICE_X0Y3           LUT2 (Prop_lut2_I1_O)        0.124     2.322 r  layer1/u1/enable_input_i_1__0/O
                         net (fo=11, routed)          0.692     3.014    layer1/u1/local_enable_reg
    SLICE_X1Y4           FDSE                                         r  layer1/u1/finish_reg/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            layer1/u1/init_n_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.876ns  (logic 1.094ns (38.028%)  route 1.782ns (61.972%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    T10                  IBUF (Prop_ibuf_I_O)         0.970     0.970 f  rst_n_IBUF_inst/O
                         net (fo=3, routed)           1.228     2.198    layer1/u1/rst_n_IBUF
    SLICE_X0Y3           LUT2 (Prop_lut2_I1_O)        0.124     2.322 r  layer1/u1/enable_input_i_1__0/O
                         net (fo=11, routed)          0.554     2.876    layer1/u1/local_enable_reg
    SLICE_X1Y3           FDRE                                         r  layer1/u1/init_n_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            layer1/u2/enable_cell_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.876ns  (logic 1.094ns (38.028%)  route 1.782ns (61.972%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    T10                  IBUF (Prop_ibuf_I_O)         0.970     0.970 f  rst_n_IBUF_inst/O
                         net (fo=3, routed)           1.228     2.198    layer1/u1/rst_n_IBUF
    SLICE_X0Y3           LUT2 (Prop_lut2_I1_O)        0.124     2.322 r  layer1/u1/enable_input_i_1__0/O
                         net (fo=11, routed)          0.554     2.876    layer1/u2/enable_recurrent_reg_0
    SLICE_X1Y3           FDRE                                         r  layer1/u2/enable_cell_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            layer1/u2/enable_input_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.876ns  (logic 1.094ns (38.028%)  route 1.782ns (61.972%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    T10                  IBUF (Prop_ibuf_I_O)         0.970     0.970 f  rst_n_IBUF_inst/O
                         net (fo=3, routed)           1.228     2.198    layer1/u1/rst_n_IBUF
    SLICE_X0Y3           LUT2 (Prop_lut2_I1_O)        0.124     2.322 r  layer1/u1/enable_input_i_1__0/O
                         net (fo=11, routed)          0.554     2.876    layer1/u2/enable_recurrent_reg_0
    SLICE_X1Y3           FDRE                                         r  layer1/u2/enable_input_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            layer1/u2/enable_output_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.876ns  (logic 1.094ns (38.028%)  route 1.782ns (61.972%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    T10                  IBUF (Prop_ibuf_I_O)         0.970     0.970 f  rst_n_IBUF_inst/O
                         net (fo=3, routed)           1.228     2.198    layer1/u1/rst_n_IBUF
    SLICE_X0Y3           LUT2 (Prop_lut2_I1_O)        0.124     2.322 r  layer1/u1/enable_input_i_1__0/O
                         net (fo=11, routed)          0.554     2.876    layer1/u2/enable_recurrent_reg_0
    SLICE_X1Y3           FDRE                                         r  layer1/u2/enable_output_reg/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 layer1/u2/finish_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            layer1/finish_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.186ns (72.773%)  route 0.070ns (27.227%))
  Logic Levels:           2  (FDSE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDSE                         0.000     0.000 r  layer1/u2/finish_reg/C
    SLICE_X1Y3           FDSE (Prop_fdse_C_Q)         0.141     0.141 r  layer1/u2/finish_reg/Q
                         net (fo=2, routed)           0.070     0.211    layer1/u1/finish_unit[1]_1
    SLICE_X0Y3           LUT2 (Prop_lut2_I1_O)        0.045     0.256 r  layer1/u1/finish_i_1__1/O
                         net (fo=1, routed)           0.000     0.256    layer1/finish0
    SLICE_X0Y3           FDPE                                         r  layer1/finish_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer1/u2/enable_recurrent_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            layer1/u2/finish_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.226ns (64.023%)  route 0.127ns (35.977%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE                         0.000     0.000 r  layer1/u2/enable_recurrent_reg/C
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.128     0.128 f  layer1/u2/enable_recurrent_reg/Q
                         net (fo=5, routed)           0.127     0.255    layer1/u2/enable_recurrent_reg_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I2_O)        0.098     0.353 r  layer1/u2/finish_i_1__0/O
                         net (fo=1, routed)           0.000     0.353    layer1/u2/finish_i_1__0_n_0
    SLICE_X1Y3           FDSE                                         r  layer1/u2/finish_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer1/u1/init_n_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            layer1/u2/enable_cell_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.226ns (63.401%)  route 0.130ns (36.599%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE                         0.000     0.000 r  layer1/u1/init_n_reg/C
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  layer1/u1/init_n_reg/Q
                         net (fo=10, routed)          0.130     0.258    layer1/u2/init_n
    SLICE_X1Y3           LUT4 (Prop_lut4_I1_O)        0.098     0.356 r  layer1/u2/enable_cell_i_1__0/O
                         net (fo=1, routed)           0.000     0.356    layer1/u2/enable_cell_i_1__0_n_0
    SLICE_X1Y3           FDRE                                         r  layer1/u2/enable_cell_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer1/u1/enable_recurrent_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            layer1/u1/finish_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.226ns (63.041%)  route 0.132ns (36.959%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE                         0.000     0.000 r  layer1/u1/enable_recurrent_reg/C
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.128     0.128 f  layer1/u1/enable_recurrent_reg/Q
                         net (fo=5, routed)           0.132     0.260    layer1/u1/enable_recurrent_reg_n_0
    SLICE_X1Y4           LUT6 (Prop_lut6_I2_O)        0.098     0.358 r  layer1/u1/finish_i_1/O
                         net (fo=1, routed)           0.000     0.358    layer1/u1/finish_i_1_n_0
    SLICE_X1Y4           FDSE                                         r  layer1/u1/finish_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer1/u1/init_n_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            layer1/u2/enable_input_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.229ns (63.707%)  route 0.130ns (36.293%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE                         0.000     0.000 r  layer1/u1/init_n_reg/C
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.128     0.128 f  layer1/u1/init_n_reg/Q
                         net (fo=10, routed)          0.130     0.258    layer1/u2/init_n
    SLICE_X1Y3           LUT5 (Prop_lut5_I4_O)        0.101     0.359 r  layer1/u2/enable_input_i_1/O
                         net (fo=1, routed)           0.000     0.359    layer1/u2/enable_input_i_1_n_0
    SLICE_X1Y3           FDRE                                         r  layer1/u2/enable_input_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer1/u1/enable_cell_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            layer1/u1/enable_input_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE                         0.000     0.000 r  layer1/u1/enable_cell_reg/C
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.141     0.141 f  layer1/u1/enable_cell_reg/Q
                         net (fo=4, routed)           0.179     0.320    layer1/u1/enable_cell_reg_n_0
    SLICE_X1Y4           LUT5 (Prop_lut5_I0_O)        0.042     0.362 r  layer1/u1/enable_input_i_2__0/O
                         net (fo=1, routed)           0.000     0.362    layer1/u1/enable_input_i_2__0_n_0
    SLICE_X1Y4           FDRE                                         r  layer1/u1/enable_input_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer1/u1/enable_cell_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            layer1/u1/enable_cell_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE                         0.000     0.000 r  layer1/u1/enable_cell_reg/C
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  layer1/u1/enable_cell_reg/Q
                         net (fo=4, routed)           0.179     0.320    layer1/u1/enable_cell_reg_n_0
    SLICE_X1Y4           LUT4 (Prop_lut4_I3_O)        0.045     0.365 r  layer1/u1/enable_cell_i_1/O
                         net (fo=1, routed)           0.000     0.365    layer1/u1/enable_cell_i_1_n_0
    SLICE_X1Y4           FDRE                                         r  layer1/u1/enable_cell_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer1/u1/enable_cell_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            layer1/u1/enable_output_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE                         0.000     0.000 r  layer1/u1/enable_cell_reg/C
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  layer1/u1/enable_cell_reg/Q
                         net (fo=4, routed)           0.181     0.322    layer1/u1/enable_cell_reg_n_0
    SLICE_X1Y4           LUT5 (Prop_lut5_I0_O)        0.045     0.367 r  layer1/u1/enable_output_i_1/O
                         net (fo=1, routed)           0.000     0.367    layer1/u1/enable_output_i_1_n_0
    SLICE_X1Y4           FDRE                                         r  layer1/u1/enable_output_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer1/u2/enable_cell_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            layer1/u2/enable_output_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.625%)  route 0.181ns (49.375%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE                         0.000     0.000 r  layer1/u2/enable_cell_reg/C
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  layer1/u2/enable_cell_reg/Q
                         net (fo=4, routed)           0.181     0.322    layer1/u2/enable_cell_reg_n_0
    SLICE_X1Y3           LUT5 (Prop_lut5_I0_O)        0.045     0.367 r  layer1/u2/enable_output_i_1__0/O
                         net (fo=1, routed)           0.000     0.367    layer1/u2/enable_output_i_1__0_n_0
    SLICE_X1Y3           FDRE                                         r  layer1/u2/enable_output_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer1/last_timestep_reg__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            layer1/last_timestep_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  layer1/last_timestep_reg__0/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  layer1/last_timestep_reg__0/Q
                         net (fo=3, routed)           0.185     0.326    layer1/last_timestep
    SLICE_X0Y2           LUT3 (Prop_lut3_I0_O)        0.045     0.371 r  layer1/last_timestep__0_i_1/O
                         net (fo=1, routed)           0.000     0.371    layer1/last_timestep__0_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  layer1/last_timestep_reg__0/D
  -------------------------------------------------------------------    -------------------





