Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Nov 28 16:03:55 2020
| Host         : DESKTOP-RLIVKHG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 51 register/latch pins with no clock driven by root clock pin: sw[2] (HIGH)

 There are 86 register/latch pins with no clock driven by root clock pin: color_blobs/pclk_in_reg/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: xvga1/hcount_out_reg[10]/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: xvga1/hcount_out_reg[6]/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: xvga1/hcount_out_reg[7]/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: xvga1/hcount_out_reg[8]/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: xvga1/hcount_out_reg[9]/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: xvga1/vcount_out_reg[4]/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: xvga1/vcount_out_reg[5]/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: xvga1/vcount_out_reg[6]/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: xvga1/vcount_out_reg[7]/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: xvga1/vcount_out_reg[8]/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: xvga1/vcount_out_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 835 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.510     -752.834                    248                 7543        0.054        0.000                      0                 7543        3.000        0.000                       0                  6753  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                    ------------       ----------      --------------
clkdivider/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0     {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0     {0.000 25.000}     50.000          20.000          
sys_clk_pin              {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clkdivider/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0           5.099        0.000                      0                 6930        0.057        0.000                      0                 6930        6.712        0.000                       0                  6541  
  clkfbout_clk_wiz_0                                                                                                                                                      47.845        0.000                       0                     3  
sys_clk_pin                    2.848        0.000                      0                  511        0.154        0.000                      0                  511        4.500        0.000                       0                   208  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  sys_clk_pin              -5.510     -752.834                    248                  248        0.054        0.000                      0                  248  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clkdivider/inst/clk_in1
  To Clock:  clkdivider/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdivider/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.099ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.099ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_r_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.300ns  (logic 2.521ns (40.018%)  route 3.779ns (59.982%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 16.984 - 15.385 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=6542, routed)        1.624     1.626    color_blobs/converter/clk_out1
    SLICE_X13Y116        FDRE                                         r  color_blobs/converter/my_r_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y116        FDRE (Prop_fdre_C_Q)         0.456     2.082 r  color_blobs/converter/my_r_delay2_reg[4]/Q
                         net (fo=13, routed)          1.084     3.166    color_blobs/converter/my_r_delay2[4]
    SLICE_X11Y113        LUT4 (Prop_lut4_I1_O)        0.124     3.290 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     3.290    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.860 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=13, routed)          0.920     4.780    color_blobs/converter/p_2_in
    SLICE_X11Y116        LUT6 (Prop_lut6_I0_O)        0.313     5.093 r  color_blobs/converter/h_top_reg_i_48/O
                         net (fo=2, routed)           0.569     5.662    color_blobs/converter/h_top_reg_i_48_n_0
    SLICE_X10Y114        LUT6 (Prop_lut6_I5_O)        0.124     5.786 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=1, routed)           0.477     6.264    color_blobs/converter/h_top_reg_i_21_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.771 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.771    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.885 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.885    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.198 r  color_blobs/converter/h_top_reg_i_3/O[3]
                         net (fo=1, routed)           0.728     7.926    color_blobs/converter/A_2[13]
    DSP48_X0Y46          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=6542, routed)        1.596    16.984    color_blobs/converter/clk_out1
    DSP48_X0Y46          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.077    17.061    
                         clock uncertainty           -0.132    16.929    
    DSP48_X0Y46          DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -3.904    13.025    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         13.025    
                         arrival time                          -7.926    
  -------------------------------------------------------------------
                         slack                                  5.099    

Slack (MET) :             5.141ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_r_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.261ns  (logic 2.542ns (40.600%)  route 3.719ns (59.400%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 16.984 - 15.385 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=6542, routed)        1.624     1.626    color_blobs/converter/clk_out1
    SLICE_X13Y116        FDRE                                         r  color_blobs/converter/my_r_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y116        FDRE (Prop_fdre_C_Q)         0.456     2.082 r  color_blobs/converter/my_r_delay2_reg[4]/Q
                         net (fo=13, routed)          1.084     3.166    color_blobs/converter/my_r_delay2[4]
    SLICE_X11Y113        LUT4 (Prop_lut4_I1_O)        0.124     3.290 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     3.290    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.860 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=13, routed)          0.920     4.780    color_blobs/converter/p_2_in
    SLICE_X11Y116        LUT6 (Prop_lut6_I0_O)        0.313     5.093 r  color_blobs/converter/h_top_reg_i_48/O
                         net (fo=2, routed)           0.569     5.662    color_blobs/converter/h_top_reg_i_48_n_0
    SLICE_X10Y114        LUT6 (Prop_lut6_I5_O)        0.124     5.786 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=1, routed)           0.477     6.264    color_blobs/converter/h_top_reg_i_21_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.771 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.771    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.885 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.885    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.219 r  color_blobs/converter/h_top_reg_i_3/O[1]
                         net (fo=1, routed)           0.668     7.887    color_blobs/converter/A_2[11]
    DSP48_X0Y46          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=6542, routed)        1.596    16.984    color_blobs/converter/clk_out1
    DSP48_X0Y46          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.077    17.061    
                         clock uncertainty           -0.132    16.929    
    DSP48_X0Y46          DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -3.901    13.028    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         13.028    
                         arrival time                          -7.887    
  -------------------------------------------------------------------
                         slack                                  5.141    

Slack (MET) :             5.162ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_r_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.239ns  (logic 2.656ns (42.568%)  route 3.583ns (57.432%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 16.984 - 15.385 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=6542, routed)        1.624     1.626    color_blobs/converter/clk_out1
    SLICE_X13Y116        FDRE                                         r  color_blobs/converter/my_r_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y116        FDRE (Prop_fdre_C_Q)         0.456     2.082 r  color_blobs/converter/my_r_delay2_reg[4]/Q
                         net (fo=13, routed)          1.084     3.166    color_blobs/converter/my_r_delay2[4]
    SLICE_X11Y113        LUT4 (Prop_lut4_I1_O)        0.124     3.290 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     3.290    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.860 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=13, routed)          0.920     4.780    color_blobs/converter/p_2_in
    SLICE_X11Y116        LUT6 (Prop_lut6_I0_O)        0.313     5.093 r  color_blobs/converter/h_top_reg_i_48/O
                         net (fo=2, routed)           0.569     5.662    color_blobs/converter/h_top_reg_i_48_n_0
    SLICE_X10Y114        LUT6 (Prop_lut6_I5_O)        0.124     5.786 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=1, routed)           0.477     6.264    color_blobs/converter/h_top_reg_i_21_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.771 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.771    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.885 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.885    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.999 r  color_blobs/converter/h_top_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.999    color_blobs/converter/h_top_reg_i_3_n_0
    SLICE_X9Y117         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.333 r  color_blobs/converter/h_top_reg_i_2/O[1]
                         net (fo=1, routed)           0.533     7.865    color_blobs/converter/A_2[15]
    DSP48_X0Y46          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=6542, routed)        1.596    16.984    color_blobs/converter/clk_out1
    DSP48_X0Y46          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.077    17.061    
                         clock uncertainty           -0.132    16.929    
    DSP48_X0Y46          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -3.901    13.028    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         13.028    
                         arrival time                          -7.865    
  -------------------------------------------------------------------
                         slack                                  5.162    

Slack (MET) :             5.231ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_r_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.172ns  (logic 2.447ns (39.645%)  route 3.725ns (60.355%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 16.984 - 15.385 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=6542, routed)        1.624     1.626    color_blobs/converter/clk_out1
    SLICE_X13Y116        FDRE                                         r  color_blobs/converter/my_r_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y116        FDRE (Prop_fdre_C_Q)         0.456     2.082 r  color_blobs/converter/my_r_delay2_reg[4]/Q
                         net (fo=13, routed)          1.084     3.166    color_blobs/converter/my_r_delay2[4]
    SLICE_X11Y113        LUT4 (Prop_lut4_I1_O)        0.124     3.290 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     3.290    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.860 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=13, routed)          0.920     4.780    color_blobs/converter/p_2_in
    SLICE_X11Y116        LUT6 (Prop_lut6_I0_O)        0.313     5.093 r  color_blobs/converter/h_top_reg_i_48/O
                         net (fo=2, routed)           0.569     5.662    color_blobs/converter/h_top_reg_i_48_n_0
    SLICE_X10Y114        LUT6 (Prop_lut6_I5_O)        0.124     5.786 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=1, routed)           0.477     6.264    color_blobs/converter/h_top_reg_i_21_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.771 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.771    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.885 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.885    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.124 r  color_blobs/converter/h_top_reg_i_3/O[2]
                         net (fo=1, routed)           0.674     7.798    color_blobs/converter/A_2[12]
    DSP48_X0Y46          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=6542, routed)        1.596    16.984    color_blobs/converter/clk_out1
    DSP48_X0Y46          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.077    17.061    
                         clock uncertainty           -0.132    16.929    
    DSP48_X0Y46          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -3.900    13.029    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         13.029    
                         arrival time                          -7.798    
  -------------------------------------------------------------------
                         slack                                  5.231    

Slack (MET) :             5.242ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_r_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.160ns  (logic 2.428ns (39.414%)  route 3.732ns (60.586%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 16.984 - 15.385 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=6542, routed)        1.624     1.626    color_blobs/converter/clk_out1
    SLICE_X13Y116        FDRE                                         r  color_blobs/converter/my_r_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y116        FDRE (Prop_fdre_C_Q)         0.456     2.082 r  color_blobs/converter/my_r_delay2_reg[4]/Q
                         net (fo=13, routed)          1.084     3.166    color_blobs/converter/my_r_delay2[4]
    SLICE_X11Y113        LUT4 (Prop_lut4_I1_O)        0.124     3.290 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     3.290    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.860 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=13, routed)          0.920     4.780    color_blobs/converter/p_2_in
    SLICE_X11Y116        LUT6 (Prop_lut6_I0_O)        0.313     5.093 r  color_blobs/converter/h_top_reg_i_48/O
                         net (fo=2, routed)           0.569     5.662    color_blobs/converter/h_top_reg_i_48_n_0
    SLICE_X10Y114        LUT6 (Prop_lut6_I5_O)        0.124     5.786 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=1, routed)           0.477     6.264    color_blobs/converter/h_top_reg_i_21_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.771 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.771    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.105 r  color_blobs/converter/h_top_reg_i_4/O[1]
                         net (fo=1, routed)           0.681     7.786    color_blobs/converter/A_2[7]
    DSP48_X0Y46          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=6542, routed)        1.596    16.984    color_blobs/converter/clk_out1
    DSP48_X0Y46          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.077    17.061    
                         clock uncertainty           -0.132    16.929    
    DSP48_X0Y46          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -3.901    13.028    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         13.028    
                         arrival time                          -7.786    
  -------------------------------------------------------------------
                         slack                                  5.242    

Slack (MET) :             5.268ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_r_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.138ns  (logic 2.544ns (41.445%)  route 3.594ns (58.555%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 16.984 - 15.385 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=6542, routed)        1.624     1.626    color_blobs/converter/clk_out1
    SLICE_X13Y116        FDRE                                         r  color_blobs/converter/my_r_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y116        FDRE (Prop_fdre_C_Q)         0.456     2.082 r  color_blobs/converter/my_r_delay2_reg[4]/Q
                         net (fo=13, routed)          1.084     3.166    color_blobs/converter/my_r_delay2[4]
    SLICE_X11Y113        LUT4 (Prop_lut4_I1_O)        0.124     3.290 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     3.290    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.860 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=13, routed)          0.920     4.780    color_blobs/converter/p_2_in
    SLICE_X11Y116        LUT6 (Prop_lut6_I0_O)        0.313     5.093 r  color_blobs/converter/h_top_reg_i_48/O
                         net (fo=2, routed)           0.569     5.662    color_blobs/converter/h_top_reg_i_48_n_0
    SLICE_X10Y114        LUT6 (Prop_lut6_I5_O)        0.124     5.786 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=1, routed)           0.477     6.264    color_blobs/converter/h_top_reg_i_21_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.771 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.771    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.885 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.885    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.999 r  color_blobs/converter/h_top_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.999    color_blobs/converter/h_top_reg_i_3_n_0
    SLICE_X9Y117         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.221 r  color_blobs/converter/h_top_reg_i_2/O[0]
                         net (fo=1, routed)           0.543     7.764    color_blobs/converter/A_2[14]
    DSP48_X0Y46          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=6542, routed)        1.596    16.984    color_blobs/converter/clk_out1
    DSP48_X0Y46          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.077    17.061    
                         clock uncertainty           -0.132    16.929    
    DSP48_X0Y46          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -3.897    13.032    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         13.032    
                         arrival time                          -7.764    
  -------------------------------------------------------------------
                         slack                                  5.268    

Slack (MET) :             5.336ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_r_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.067ns  (logic 2.333ns (38.452%)  route 3.734ns (61.548%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 16.984 - 15.385 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=6542, routed)        1.624     1.626    color_blobs/converter/clk_out1
    SLICE_X13Y116        FDRE                                         r  color_blobs/converter/my_r_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y116        FDRE (Prop_fdre_C_Q)         0.456     2.082 r  color_blobs/converter/my_r_delay2_reg[4]/Q
                         net (fo=13, routed)          1.084     3.166    color_blobs/converter/my_r_delay2[4]
    SLICE_X11Y113        LUT4 (Prop_lut4_I1_O)        0.124     3.290 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     3.290    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.860 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=13, routed)          0.920     4.780    color_blobs/converter/p_2_in
    SLICE_X11Y116        LUT6 (Prop_lut6_I0_O)        0.313     5.093 r  color_blobs/converter/h_top_reg_i_48/O
                         net (fo=2, routed)           0.569     5.662    color_blobs/converter/h_top_reg_i_48_n_0
    SLICE_X10Y114        LUT6 (Prop_lut6_I5_O)        0.124     5.786 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=1, routed)           0.477     6.264    color_blobs/converter/h_top_reg_i_21_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.771 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.771    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.010 r  color_blobs/converter/h_top_reg_i_4/O[2]
                         net (fo=1, routed)           0.683     7.693    color_blobs/converter/A_2[8]
    DSP48_X0Y46          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=6542, routed)        1.596    16.984    color_blobs/converter/clk_out1
    DSP48_X0Y46          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.077    17.061    
                         clock uncertainty           -0.132    16.929    
    DSP48_X0Y46          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -3.900    13.029    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         13.029    
                         arrival time                          -7.693    
  -------------------------------------------------------------------
                         slack                                  5.336    

Slack (MET) :             5.393ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_r_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.013ns  (logic 2.430ns (40.410%)  route 3.583ns (59.590%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 16.984 - 15.385 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=6542, routed)        1.624     1.626    color_blobs/converter/clk_out1
    SLICE_X13Y116        FDRE                                         r  color_blobs/converter/my_r_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y116        FDRE (Prop_fdre_C_Q)         0.456     2.082 r  color_blobs/converter/my_r_delay2_reg[4]/Q
                         net (fo=13, routed)          1.084     3.166    color_blobs/converter/my_r_delay2[4]
    SLICE_X11Y113        LUT4 (Prop_lut4_I1_O)        0.124     3.290 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     3.290    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.860 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=13, routed)          0.920     4.780    color_blobs/converter/p_2_in
    SLICE_X11Y116        LUT6 (Prop_lut6_I0_O)        0.313     5.093 r  color_blobs/converter/h_top_reg_i_48/O
                         net (fo=2, routed)           0.569     5.662    color_blobs/converter/h_top_reg_i_48_n_0
    SLICE_X10Y114        LUT6 (Prop_lut6_I5_O)        0.124     5.786 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=1, routed)           0.477     6.264    color_blobs/converter/h_top_reg_i_21_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.771 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.771    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.885 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.885    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.107 r  color_blobs/converter/h_top_reg_i_3/O[0]
                         net (fo=1, routed)           0.532     7.639    color_blobs/converter/A_2[10]
    DSP48_X0Y46          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=6542, routed)        1.596    16.984    color_blobs/converter/clk_out1
    DSP48_X0Y46          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.077    17.061    
                         clock uncertainty           -0.132    16.929    
    DSP48_X0Y46          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -3.897    13.032    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         13.032    
                         arrival time                          -7.639    
  -------------------------------------------------------------------
                         slack                                  5.393    

Slack (MET) :             5.403ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_r_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.996ns  (logic 2.407ns (40.141%)  route 3.589ns (59.859%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 16.984 - 15.385 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=6542, routed)        1.624     1.626    color_blobs/converter/clk_out1
    SLICE_X13Y116        FDRE                                         r  color_blobs/converter/my_r_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y116        FDRE (Prop_fdre_C_Q)         0.456     2.082 r  color_blobs/converter/my_r_delay2_reg[4]/Q
                         net (fo=13, routed)          1.084     3.166    color_blobs/converter/my_r_delay2[4]
    SLICE_X11Y113        LUT4 (Prop_lut4_I1_O)        0.124     3.290 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     3.290    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.860 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=13, routed)          0.920     4.780    color_blobs/converter/p_2_in
    SLICE_X11Y116        LUT6 (Prop_lut6_I0_O)        0.313     5.093 r  color_blobs/converter/h_top_reg_i_48/O
                         net (fo=2, routed)           0.569     5.662    color_blobs/converter/h_top_reg_i_48_n_0
    SLICE_X10Y114        LUT6 (Prop_lut6_I5_O)        0.124     5.786 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=1, routed)           0.477     6.264    color_blobs/converter/h_top_reg_i_21_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.771 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.771    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.084 r  color_blobs/converter/h_top_reg_i_4/O[3]
                         net (fo=1, routed)           0.538     7.622    color_blobs/converter/A_2[9]
    DSP48_X0Y46          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=6542, routed)        1.596    16.984    color_blobs/converter/clk_out1
    DSP48_X0Y46          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.077    17.061    
                         clock uncertainty           -0.132    16.929    
    DSP48_X0Y46          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -3.904    13.025    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         13.025    
                         arrival time                          -7.622    
  -------------------------------------------------------------------
                         slack                                  5.403    

Slack (MET) :             5.507ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_r_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.899ns  (logic 2.316ns (39.259%)  route 3.583ns (60.741%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 16.984 - 15.385 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=6542, routed)        1.624     1.626    color_blobs/converter/clk_out1
    SLICE_X13Y116        FDRE                                         r  color_blobs/converter/my_r_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y116        FDRE (Prop_fdre_C_Q)         0.456     2.082 r  color_blobs/converter/my_r_delay2_reg[4]/Q
                         net (fo=13, routed)          1.084     3.166    color_blobs/converter/my_r_delay2[4]
    SLICE_X11Y113        LUT4 (Prop_lut4_I1_O)        0.124     3.290 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     3.290    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.860 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=13, routed)          0.920     4.780    color_blobs/converter/p_2_in
    SLICE_X11Y116        LUT6 (Prop_lut6_I0_O)        0.313     5.093 r  color_blobs/converter/h_top_reg_i_48/O
                         net (fo=2, routed)           0.569     5.662    color_blobs/converter/h_top_reg_i_48_n_0
    SLICE_X10Y114        LUT6 (Prop_lut6_I5_O)        0.124     5.786 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=1, routed)           0.477     6.264    color_blobs/converter/h_top_reg_i_21_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.771 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.771    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.993 r  color_blobs/converter/h_top_reg_i_4/O[0]
                         net (fo=1, routed)           0.532     7.525    color_blobs/converter/A_2[6]
    DSP48_X0Y46          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=6542, routed)        1.596    16.984    color_blobs/converter/clk_out1
    DSP48_X0Y46          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.077    17.061    
                         clock uncertainty           -0.132    16.929    
    DSP48_X0Y46          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -3.897    13.032    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         13.032    
                         arrival time                          -7.525    
  -------------------------------------------------------------------
                         slack                                  5.507    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/red_cf/v_index_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.549%)  route 0.235ns (62.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=6542, routed)        0.557     0.559    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X51Y135        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y135        FDRE (Prop_fdre_C_Q)         0.141     0.700 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=1, routed)           0.235     0.934    color_blobs/red_cf/v_quotient[30]
    SLICE_X54Y131        FDRE                                         r  color_blobs/red_cf/v_index_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=6542, routed)        0.820     0.822    color_blobs/red_cf/clk_out1
    SLICE_X54Y131        FDRE                                         r  color_blobs/red_cf/v_index_out_reg[6]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X54Y131        FDRE (Hold_fdre_C_D)         0.060     0.877    color_blobs/red_cf/v_index_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.670%)  route 0.244ns (63.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=6542, routed)        0.558     0.560    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X48Y135        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y135        FDRE (Prop_fdre_C_Q)         0.141     0.701 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.244     0.944    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/D[4]
    SLICE_X54Y135        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=6542, routed)        0.824     0.826    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X54Y135        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism             -0.005     0.821    
    SLICE_X54Y135        FDRE (Hold_fdre_C_D)         0.060     0.881    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.862%)  route 0.219ns (63.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=6542, routed)        0.557     0.559    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X51Y135        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y135        FDRE (Prop_fdre_C_Q)         0.128     0.687 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=1, routed)           0.219     0.906    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/D[6]
    SLICE_X52Y134        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=6542, routed)        0.823     0.825    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X52Y134        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X52Y134        FDRE (Hold_fdre_C_D)         0.019     0.839    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 color_blobs/red_cf/num_pixels_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/red_cf/area_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.341%)  route 0.258ns (64.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=6542, routed)        0.555     0.557    color_blobs/red_cf/clk_out1
    SLICE_X49Y131        FDRE                                         r  color_blobs/red_cf/num_pixels_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y131        FDRE (Prop_fdre_C_Q)         0.141     0.698 r  color_blobs/red_cf/num_pixels_reg[11]/Q
                         net (fo=4, routed)           0.258     0.956    color_blobs/red_cf/num_pixels_reg[11]
    SLICE_X55Y131        FDRE                                         r  color_blobs/red_cf/area_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=6542, routed)        0.820     0.822    color_blobs/red_cf/clk_out1
    SLICE_X55Y131        FDRE                                         r  color_blobs/red_cf/area_out_reg[11]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X55Y131        FDRE (Hold_fdre_C_D)         0.066     0.883    color_blobs/red_cf/area_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 color_blobs/red_cf/num_pixels_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/red_cf/area_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.135%)  route 0.285ns (66.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=6542, routed)        0.556     0.558    color_blobs/red_cf/clk_out1
    SLICE_X49Y132        FDRE                                         r  color_blobs/red_cf/num_pixels_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y132        FDRE (Prop_fdre_C_Q)         0.141     0.699 r  color_blobs/red_cf/num_pixels_reg[13]/Q
                         net (fo=4, routed)           0.285     0.983    color_blobs/red_cf/num_pixels_reg[13]
    SLICE_X55Y132        FDRE                                         r  color_blobs/red_cf/area_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=6542, routed)        0.821     0.823    color_blobs/red_cf/clk_out1
    SLICE_X55Y132        FDRE                                         r  color_blobs/red_cf/area_out_reg[13]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X55Y132        FDRE (Hold_fdre_C_D)         0.072     0.891    color_blobs/red_cf/area_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.284%)  route 0.265ns (58.716%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=6542, routed)        0.554     0.556    color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X48Y119        FDRE                                         r  color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y119        FDRE (Prop_fdre_C_Q)         0.141     0.697 f  color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[17]/Q
                         net (fo=1, routed)           0.265     0.961    color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/adsu_o[23]_69[17]
    SLICE_X52Y119        LUT1 (Prop_lut1_I0_O)        0.045     1.006 r  color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q[0]_i_1__24/O
                         net (fo=1, routed)           0.000     1.006    color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/D[0]
    SLICE_X52Y119        FDRE                                         r  color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=6542, routed)        0.819     0.821    color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X52Y119        FDRE                                         r  color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism             -0.005     0.816    
    SLICE_X52Y119        FDRE (Hold_fdre_C_D)         0.091     0.907    color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.432%)  route 0.294ns (67.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=6542, routed)        0.554     0.556    color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X47Y119        FDRE                                         r  color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y119        FDRE (Prop_fdre_C_Q)         0.141     0.697 r  color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[17]/Q
                         net (fo=20, routed)          0.294     0.990    color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/D[0]
    SLICE_X52Y118        FDRE                                         r  color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=6542, routed)        0.820     0.822    color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X52Y118        FDRE                                         r  color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X52Y118        FDRE (Hold_fdre_C_D)         0.072     0.890    color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 color_blobs/blue_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/blue_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=6542, routed)        0.552     0.554    color_blobs/blue_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/aclk
    SLICE_X61Y121        FDRE                                         r  color_blobs/blue_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y121        FDRE (Prop_fdre_C_Q)         0.141     0.695 r  color_blobs/blue_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=1, routed)           0.056     0.751    color_blobs/blue_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/D[7]
    SLICE_X60Y121        FDRE                                         r  color_blobs/blue_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=6542, routed)        0.821     0.822    color_blobs/blue_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/aclk
    SLICE_X60Y121        FDRE                                         r  color_blobs/blue_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[7]/C
                         clock pessimism             -0.256     0.567    
    SLICE_X60Y121        FDRE (Hold_fdre_C_D)         0.075     0.642    color_blobs/blue_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=6542, routed)        0.560     0.562    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/aclk
    SLICE_X39Y136        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y136        FDRE (Prop_fdre_C_Q)         0.141     0.703 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.056     0.759    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/D[3]
    SLICE_X38Y136        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=6542, routed)        0.831     0.832    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/aclk
    SLICE_X38Y136        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism             -0.258     0.575    
    SLICE_X38Y136        FDRE (Hold_fdre_C_D)         0.075     0.650    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=6542, routed)        0.553     0.555    color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X52Y118        FDRE                                         r  color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y118        FDRE (Prop_fdre_C_Q)         0.141     0.696 r  color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.059     0.754    color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/D[3]
    SLICE_X52Y118        FDRE                                         r  color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=6542, routed)        0.820     0.822    color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X52Y118        FDRE                                         r  color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism             -0.268     0.555    
    SLICE_X52Y118        FDRE (Hold_fdre_C_D)         0.076     0.631    color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X2Y15     color_blobs/frame_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X2Y24     color_blobs/b_mask_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X2Y16     color_blobs/frame_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X2Y25     color_blobs/b_mask_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X3Y22     color_blobs/r_mask_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X3Y23     color_blobs/r_mask_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X2Y13     color_blobs/frame_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X2Y14     color_blobs/frame_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X3Y15     color_blobs/frame_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X3Y16     color_blobs/frame_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X30Y127    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[16].pipe_reg[16][1]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X30Y127    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[16].pipe_reg[16][1]_srl15/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X14Y117    color_blobs/converter/v_delay_reg[19][2]_srl19/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X14Y117    color_blobs/converter/v_delay_reg[19][2]_srl19/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X14Y117    color_blobs/converter/v_delay_reg[19][3]_srl19/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X14Y117    color_blobs/converter/v_delay_reg[19][3]_srl19/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X10Y117    color_blobs/converter/v_delay_reg[19][4]_srl19/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X14Y117    color_blobs/converter/v_delay_reg[19][5]_srl19/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X14Y117    color_blobs/converter/v_delay_reg[19][5]_srl19/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X14Y117    color_blobs/converter/v_delay_reg[19][6]_srl19/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X30Y127    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[16].pipe_reg[16][1]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X30Y127    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[16].pipe_reg[16][1]_srl15/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X14Y117    color_blobs/converter/v_delay_reg[19][2]_srl19/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X14Y117    color_blobs/converter/v_delay_reg[19][3]_srl19/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X10Y117    color_blobs/converter/v_delay_reg[19][4]_srl19/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X10Y117    color_blobs/converter/v_delay_reg[19][4]_srl19/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X14Y117    color_blobs/converter/v_delay_reg[19][5]_srl19/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X14Y117    color_blobs/converter/v_delay_reg[19][6]_srl19/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X14Y118    color_blobs/converter/v_delay_reg[19][7]_srl19/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X14Y118    color_blobs/converter/v_delay_reg[19][7]_srl19/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.848ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.848ns  (required time - arrival time)
  Source:                 synth1/lpfilter/mult_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synth1/lpfilter/sum_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.048ns  (logic 5.683ns (80.630%)  route 1.365ns (19.370%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.784     5.386    synth1/lpfilter/clk_100mhz
    DSP48_X2Y52          DSP48E1                                      r  synth1/lpfilter/mult_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y52          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     9.395 r  synth1/lpfilter/mult_out/P[15]
                         net (fo=1, routed)           1.365    10.760    synth1/lpfilter/sum1[0]
    SLICE_X73Y129        LUT2 (Prop_lut2_I1_O)        0.124    10.884 r  synth1/lpfilter/sum0_carry_i_4/O
                         net (fo=1, routed)           0.000    10.884    synth1/lpfilter/sum0_carry_i_4_n_0
    SLICE_X73Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.416 r  synth1/lpfilter/sum0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.416    synth1/lpfilter/sum0_carry_n_0
    SLICE_X73Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.530 r  synth1/lpfilter/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.530    synth1/lpfilter/sum0_carry__0_n_0
    SLICE_X73Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.644 r  synth1/lpfilter/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.644    synth1/lpfilter/sum0_carry__1_n_0
    SLICE_X73Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.758 r  synth1/lpfilter/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.758    synth1/lpfilter/sum0_carry__2_n_0
    SLICE_X73Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.872 r  synth1/lpfilter/sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.872    synth1/lpfilter/sum0_carry__3_n_0
    SLICE_X73Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.986 r  synth1/lpfilter/sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.986    synth1/lpfilter/sum0_carry__4_n_0
    SLICE_X73Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.100 r  synth1/lpfilter/sum0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.100    synth1/lpfilter/sum0_carry__5_n_0
    SLICE_X73Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.434 r  synth1/lpfilter/sum0_carry__6/O[1]
                         net (fo=1, routed)           0.000    12.434    synth1/lpfilter/in3[29]
    SLICE_X73Y136        FDRE                                         r  synth1/lpfilter/sum_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.574    14.996    synth1/lpfilter/clk_100mhz
    SLICE_X73Y136        FDRE                                         r  synth1/lpfilter/sum_reg[29]/C
                         clock pessimism              0.259    15.255    
                         clock uncertainty           -0.035    15.220    
    SLICE_X73Y136        FDRE (Setup_fdre_C_D)        0.062    15.282    synth1/lpfilter/sum_reg[29]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                         -12.434    
  -------------------------------------------------------------------
                         slack                                  2.848    

Slack (MET) :             2.869ns  (required time - arrival time)
  Source:                 synth1/lpfilter/mult_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synth1/lpfilter/sum_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.027ns  (logic 5.662ns (80.572%)  route 1.365ns (19.427%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.784     5.386    synth1/lpfilter/clk_100mhz
    DSP48_X2Y52          DSP48E1                                      r  synth1/lpfilter/mult_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y52          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     9.395 r  synth1/lpfilter/mult_out/P[15]
                         net (fo=1, routed)           1.365    10.760    synth1/lpfilter/sum1[0]
    SLICE_X73Y129        LUT2 (Prop_lut2_I1_O)        0.124    10.884 r  synth1/lpfilter/sum0_carry_i_4/O
                         net (fo=1, routed)           0.000    10.884    synth1/lpfilter/sum0_carry_i_4_n_0
    SLICE_X73Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.416 r  synth1/lpfilter/sum0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.416    synth1/lpfilter/sum0_carry_n_0
    SLICE_X73Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.530 r  synth1/lpfilter/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.530    synth1/lpfilter/sum0_carry__0_n_0
    SLICE_X73Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.644 r  synth1/lpfilter/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.644    synth1/lpfilter/sum0_carry__1_n_0
    SLICE_X73Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.758 r  synth1/lpfilter/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.758    synth1/lpfilter/sum0_carry__2_n_0
    SLICE_X73Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.872 r  synth1/lpfilter/sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.872    synth1/lpfilter/sum0_carry__3_n_0
    SLICE_X73Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.986 r  synth1/lpfilter/sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.986    synth1/lpfilter/sum0_carry__4_n_0
    SLICE_X73Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.100 r  synth1/lpfilter/sum0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.100    synth1/lpfilter/sum0_carry__5_n_0
    SLICE_X73Y136        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.413 r  synth1/lpfilter/sum0_carry__6/O[3]
                         net (fo=1, routed)           0.000    12.413    synth1/lpfilter/in3[31]
    SLICE_X73Y136        FDRE                                         r  synth1/lpfilter/sum_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.574    14.996    synth1/lpfilter/clk_100mhz
    SLICE_X73Y136        FDRE                                         r  synth1/lpfilter/sum_reg[31]/C
                         clock pessimism              0.259    15.255    
                         clock uncertainty           -0.035    15.220    
    SLICE_X73Y136        FDRE (Setup_fdre_C_D)        0.062    15.282    synth1/lpfilter/sum_reg[31]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                         -12.413    
  -------------------------------------------------------------------
                         slack                                  2.869    

Slack (MET) :             2.873ns  (required time - arrival time)
  Source:                 synth2/lpfilter/mult_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synth2/lpfilter/sum_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.069ns  (logic 5.691ns (80.511%)  route 1.378ns (19.489%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.787     5.389    synth2/lpfilter/clk_100mhz
    DSP48_X2Y53          DSP48E1                                      r  synth2/lpfilter/mult_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y53          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     9.398 r  synth2/lpfilter/mult_out/P[16]
                         net (fo=1, routed)           1.378    10.775    synth2/lpfilter/sum1[1]
    SLICE_X74Y127        LUT2 (Prop_lut2_I1_O)        0.124    10.899 r  synth2/lpfilter/sum0_carry_i_3__0/O
                         net (fo=1, routed)           0.000    10.899    synth2/lpfilter/sum0_carry_i_3__0_n_0
    SLICE_X74Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.432 r  synth2/lpfilter/sum0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.432    synth2/lpfilter/sum0_carry_n_0
    SLICE_X74Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.549 r  synth2/lpfilter/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.549    synth2/lpfilter/sum0_carry__0_n_0
    SLICE_X74Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.666 r  synth2/lpfilter/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.666    synth2/lpfilter/sum0_carry__1_n_0
    SLICE_X74Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.783 r  synth2/lpfilter/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.783    synth2/lpfilter/sum0_carry__2_n_0
    SLICE_X74Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.900 r  synth2/lpfilter/sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.900    synth2/lpfilter/sum0_carry__3_n_0
    SLICE_X74Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.017 r  synth2/lpfilter/sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.017    synth2/lpfilter/sum0_carry__4_n_0
    SLICE_X74Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.134 r  synth2/lpfilter/sum0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.134    synth2/lpfilter/sum0_carry__5_n_0
    SLICE_X74Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.457 r  synth2/lpfilter/sum0_carry__6/O[1]
                         net (fo=1, routed)           0.000    12.457    synth2/lpfilter/in3[29]
    SLICE_X74Y134        FDRE                                         r  synth2/lpfilter/sum_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.575    14.997    synth2/lpfilter/clk_100mhz
    SLICE_X74Y134        FDRE                                         r  synth2/lpfilter/sum_reg[29]/C
                         clock pessimism              0.259    15.256    
                         clock uncertainty           -0.035    15.221    
    SLICE_X74Y134        FDRE (Setup_fdre_C_D)        0.109    15.330    synth2/lpfilter/sum_reg[29]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                         -12.457    
  -------------------------------------------------------------------
                         slack                                  2.873    

Slack (MET) :             2.881ns  (required time - arrival time)
  Source:                 synth2/lpfilter/mult_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synth2/lpfilter/sum_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.061ns  (logic 5.683ns (80.489%)  route 1.378ns (19.511%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.787     5.389    synth2/lpfilter/clk_100mhz
    DSP48_X2Y53          DSP48E1                                      r  synth2/lpfilter/mult_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y53          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     9.398 r  synth2/lpfilter/mult_out/P[16]
                         net (fo=1, routed)           1.378    10.775    synth2/lpfilter/sum1[1]
    SLICE_X74Y127        LUT2 (Prop_lut2_I1_O)        0.124    10.899 r  synth2/lpfilter/sum0_carry_i_3__0/O
                         net (fo=1, routed)           0.000    10.899    synth2/lpfilter/sum0_carry_i_3__0_n_0
    SLICE_X74Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.432 r  synth2/lpfilter/sum0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.432    synth2/lpfilter/sum0_carry_n_0
    SLICE_X74Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.549 r  synth2/lpfilter/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.549    synth2/lpfilter/sum0_carry__0_n_0
    SLICE_X74Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.666 r  synth2/lpfilter/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.666    synth2/lpfilter/sum0_carry__1_n_0
    SLICE_X74Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.783 r  synth2/lpfilter/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.783    synth2/lpfilter/sum0_carry__2_n_0
    SLICE_X74Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.900 r  synth2/lpfilter/sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.900    synth2/lpfilter/sum0_carry__3_n_0
    SLICE_X74Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.017 r  synth2/lpfilter/sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.017    synth2/lpfilter/sum0_carry__4_n_0
    SLICE_X74Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.134 r  synth2/lpfilter/sum0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.134    synth2/lpfilter/sum0_carry__5_n_0
    SLICE_X74Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.449 r  synth2/lpfilter/sum0_carry__6/O[3]
                         net (fo=1, routed)           0.000    12.449    synth2/lpfilter/in3[31]
    SLICE_X74Y134        FDRE                                         r  synth2/lpfilter/sum_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.575    14.997    synth2/lpfilter/clk_100mhz
    SLICE_X74Y134        FDRE                                         r  synth2/lpfilter/sum_reg[31]/C
                         clock pessimism              0.259    15.256    
                         clock uncertainty           -0.035    15.221    
    SLICE_X74Y134        FDRE (Setup_fdre_C_D)        0.109    15.330    synth2/lpfilter/sum_reg[31]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                         -12.449    
  -------------------------------------------------------------------
                         slack                                  2.881    

Slack (MET) :             2.943ns  (required time - arrival time)
  Source:                 synth1/lpfilter/mult_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synth1/lpfilter/sum_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.953ns  (logic 5.588ns (80.366%)  route 1.365ns (19.634%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.784     5.386    synth1/lpfilter/clk_100mhz
    DSP48_X2Y52          DSP48E1                                      r  synth1/lpfilter/mult_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y52          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     9.395 r  synth1/lpfilter/mult_out/P[15]
                         net (fo=1, routed)           1.365    10.760    synth1/lpfilter/sum1[0]
    SLICE_X73Y129        LUT2 (Prop_lut2_I1_O)        0.124    10.884 r  synth1/lpfilter/sum0_carry_i_4/O
                         net (fo=1, routed)           0.000    10.884    synth1/lpfilter/sum0_carry_i_4_n_0
    SLICE_X73Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.416 r  synth1/lpfilter/sum0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.416    synth1/lpfilter/sum0_carry_n_0
    SLICE_X73Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.530 r  synth1/lpfilter/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.530    synth1/lpfilter/sum0_carry__0_n_0
    SLICE_X73Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.644 r  synth1/lpfilter/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.644    synth1/lpfilter/sum0_carry__1_n_0
    SLICE_X73Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.758 r  synth1/lpfilter/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.758    synth1/lpfilter/sum0_carry__2_n_0
    SLICE_X73Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.872 r  synth1/lpfilter/sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.872    synth1/lpfilter/sum0_carry__3_n_0
    SLICE_X73Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.986 r  synth1/lpfilter/sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.986    synth1/lpfilter/sum0_carry__4_n_0
    SLICE_X73Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.100 r  synth1/lpfilter/sum0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.100    synth1/lpfilter/sum0_carry__5_n_0
    SLICE_X73Y136        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.339 r  synth1/lpfilter/sum0_carry__6/O[2]
                         net (fo=1, routed)           0.000    12.339    synth1/lpfilter/in3[30]
    SLICE_X73Y136        FDRE                                         r  synth1/lpfilter/sum_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.574    14.996    synth1/lpfilter/clk_100mhz
    SLICE_X73Y136        FDRE                                         r  synth1/lpfilter/sum_reg[30]/C
                         clock pessimism              0.259    15.255    
                         clock uncertainty           -0.035    15.220    
    SLICE_X73Y136        FDRE (Setup_fdre_C_D)        0.062    15.282    synth1/lpfilter/sum_reg[30]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                         -12.339    
  -------------------------------------------------------------------
                         slack                                  2.943    

Slack (MET) :             2.957ns  (required time - arrival time)
  Source:                 synth2/lpfilter/mult_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synth2/lpfilter/sum_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.985ns  (logic 5.607ns (80.277%)  route 1.378ns (19.723%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.787     5.389    synth2/lpfilter/clk_100mhz
    DSP48_X2Y53          DSP48E1                                      r  synth2/lpfilter/mult_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y53          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     9.398 r  synth2/lpfilter/mult_out/P[16]
                         net (fo=1, routed)           1.378    10.775    synth2/lpfilter/sum1[1]
    SLICE_X74Y127        LUT2 (Prop_lut2_I1_O)        0.124    10.899 r  synth2/lpfilter/sum0_carry_i_3__0/O
                         net (fo=1, routed)           0.000    10.899    synth2/lpfilter/sum0_carry_i_3__0_n_0
    SLICE_X74Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.432 r  synth2/lpfilter/sum0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.432    synth2/lpfilter/sum0_carry_n_0
    SLICE_X74Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.549 r  synth2/lpfilter/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.549    synth2/lpfilter/sum0_carry__0_n_0
    SLICE_X74Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.666 r  synth2/lpfilter/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.666    synth2/lpfilter/sum0_carry__1_n_0
    SLICE_X74Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.783 r  synth2/lpfilter/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.783    synth2/lpfilter/sum0_carry__2_n_0
    SLICE_X74Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.900 r  synth2/lpfilter/sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.900    synth2/lpfilter/sum0_carry__3_n_0
    SLICE_X74Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.017 r  synth2/lpfilter/sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.017    synth2/lpfilter/sum0_carry__4_n_0
    SLICE_X74Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.134 r  synth2/lpfilter/sum0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.134    synth2/lpfilter/sum0_carry__5_n_0
    SLICE_X74Y134        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.373 r  synth2/lpfilter/sum0_carry__6/O[2]
                         net (fo=1, routed)           0.000    12.373    synth2/lpfilter/in3[30]
    SLICE_X74Y134        FDRE                                         r  synth2/lpfilter/sum_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.575    14.997    synth2/lpfilter/clk_100mhz
    SLICE_X74Y134        FDRE                                         r  synth2/lpfilter/sum_reg[30]/C
                         clock pessimism              0.259    15.256    
                         clock uncertainty           -0.035    15.221    
    SLICE_X74Y134        FDRE (Setup_fdre_C_D)        0.109    15.330    synth2/lpfilter/sum_reg[30]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                         -12.373    
  -------------------------------------------------------------------
                         slack                                  2.957    

Slack (MET) :             2.959ns  (required time - arrival time)
  Source:                 synth1/lpfilter/mult_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synth1/lpfilter/sum_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.937ns  (logic 5.572ns (80.320%)  route 1.365ns (19.680%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.784     5.386    synth1/lpfilter/clk_100mhz
    DSP48_X2Y52          DSP48E1                                      r  synth1/lpfilter/mult_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y52          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     9.395 r  synth1/lpfilter/mult_out/P[15]
                         net (fo=1, routed)           1.365    10.760    synth1/lpfilter/sum1[0]
    SLICE_X73Y129        LUT2 (Prop_lut2_I1_O)        0.124    10.884 r  synth1/lpfilter/sum0_carry_i_4/O
                         net (fo=1, routed)           0.000    10.884    synth1/lpfilter/sum0_carry_i_4_n_0
    SLICE_X73Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.416 r  synth1/lpfilter/sum0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.416    synth1/lpfilter/sum0_carry_n_0
    SLICE_X73Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.530 r  synth1/lpfilter/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.530    synth1/lpfilter/sum0_carry__0_n_0
    SLICE_X73Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.644 r  synth1/lpfilter/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.644    synth1/lpfilter/sum0_carry__1_n_0
    SLICE_X73Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.758 r  synth1/lpfilter/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.758    synth1/lpfilter/sum0_carry__2_n_0
    SLICE_X73Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.872 r  synth1/lpfilter/sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.872    synth1/lpfilter/sum0_carry__3_n_0
    SLICE_X73Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.986 r  synth1/lpfilter/sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.986    synth1/lpfilter/sum0_carry__4_n_0
    SLICE_X73Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.100 r  synth1/lpfilter/sum0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.100    synth1/lpfilter/sum0_carry__5_n_0
    SLICE_X73Y136        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.323 r  synth1/lpfilter/sum0_carry__6/O[0]
                         net (fo=1, routed)           0.000    12.323    synth1/lpfilter/in3[28]
    SLICE_X73Y136        FDRE                                         r  synth1/lpfilter/sum_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.574    14.996    synth1/lpfilter/clk_100mhz
    SLICE_X73Y136        FDRE                                         r  synth1/lpfilter/sum_reg[28]/C
                         clock pessimism              0.259    15.255    
                         clock uncertainty           -0.035    15.220    
    SLICE_X73Y136        FDRE (Setup_fdre_C_D)        0.062    15.282    synth1/lpfilter/sum_reg[28]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                         -12.323    
  -------------------------------------------------------------------
                         slack                                  2.959    

Slack (MET) :             2.962ns  (required time - arrival time)
  Source:                 synth1/lpfilter/mult_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synth1/lpfilter/sum_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.934ns  (logic 5.569ns (80.312%)  route 1.365ns (19.688%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.784     5.386    synth1/lpfilter/clk_100mhz
    DSP48_X2Y52          DSP48E1                                      r  synth1/lpfilter/mult_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y52          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     9.395 r  synth1/lpfilter/mult_out/P[15]
                         net (fo=1, routed)           1.365    10.760    synth1/lpfilter/sum1[0]
    SLICE_X73Y129        LUT2 (Prop_lut2_I1_O)        0.124    10.884 r  synth1/lpfilter/sum0_carry_i_4/O
                         net (fo=1, routed)           0.000    10.884    synth1/lpfilter/sum0_carry_i_4_n_0
    SLICE_X73Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.416 r  synth1/lpfilter/sum0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.416    synth1/lpfilter/sum0_carry_n_0
    SLICE_X73Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.530 r  synth1/lpfilter/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.530    synth1/lpfilter/sum0_carry__0_n_0
    SLICE_X73Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.644 r  synth1/lpfilter/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.644    synth1/lpfilter/sum0_carry__1_n_0
    SLICE_X73Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.758 r  synth1/lpfilter/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.758    synth1/lpfilter/sum0_carry__2_n_0
    SLICE_X73Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.872 r  synth1/lpfilter/sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.872    synth1/lpfilter/sum0_carry__3_n_0
    SLICE_X73Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.986 r  synth1/lpfilter/sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.986    synth1/lpfilter/sum0_carry__4_n_0
    SLICE_X73Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.320 r  synth1/lpfilter/sum0_carry__5/O[1]
                         net (fo=1, routed)           0.000    12.320    synth1/lpfilter/in3[25]
    SLICE_X73Y135        FDRE                                         r  synth1/lpfilter/sum_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.574    14.996    synth1/lpfilter/clk_100mhz
    SLICE_X73Y135        FDRE                                         r  synth1/lpfilter/sum_reg[25]/C
                         clock pessimism              0.259    15.255    
                         clock uncertainty           -0.035    15.220    
    SLICE_X73Y135        FDRE (Setup_fdre_C_D)        0.062    15.282    synth1/lpfilter/sum_reg[25]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                         -12.320    
  -------------------------------------------------------------------
                         slack                                  2.962    

Slack (MET) :             2.977ns  (required time - arrival time)
  Source:                 synth2/lpfilter/mult_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synth2/lpfilter/sum_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.965ns  (logic 5.587ns (80.220%)  route 1.378ns (19.780%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.787     5.389    synth2/lpfilter/clk_100mhz
    DSP48_X2Y53          DSP48E1                                      r  synth2/lpfilter/mult_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y53          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     9.398 r  synth2/lpfilter/mult_out/P[16]
                         net (fo=1, routed)           1.378    10.775    synth2/lpfilter/sum1[1]
    SLICE_X74Y127        LUT2 (Prop_lut2_I1_O)        0.124    10.899 r  synth2/lpfilter/sum0_carry_i_3__0/O
                         net (fo=1, routed)           0.000    10.899    synth2/lpfilter/sum0_carry_i_3__0_n_0
    SLICE_X74Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.432 r  synth2/lpfilter/sum0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.432    synth2/lpfilter/sum0_carry_n_0
    SLICE_X74Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.549 r  synth2/lpfilter/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.549    synth2/lpfilter/sum0_carry__0_n_0
    SLICE_X74Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.666 r  synth2/lpfilter/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.666    synth2/lpfilter/sum0_carry__1_n_0
    SLICE_X74Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.783 r  synth2/lpfilter/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.783    synth2/lpfilter/sum0_carry__2_n_0
    SLICE_X74Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.900 r  synth2/lpfilter/sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.900    synth2/lpfilter/sum0_carry__3_n_0
    SLICE_X74Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.017 r  synth2/lpfilter/sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.017    synth2/lpfilter/sum0_carry__4_n_0
    SLICE_X74Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.134 r  synth2/lpfilter/sum0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.134    synth2/lpfilter/sum0_carry__5_n_0
    SLICE_X74Y134        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.353 r  synth2/lpfilter/sum0_carry__6/O[0]
                         net (fo=1, routed)           0.000    12.353    synth2/lpfilter/in3[28]
    SLICE_X74Y134        FDRE                                         r  synth2/lpfilter/sum_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.575    14.997    synth2/lpfilter/clk_100mhz
    SLICE_X74Y134        FDRE                                         r  synth2/lpfilter/sum_reg[28]/C
                         clock pessimism              0.259    15.256    
                         clock uncertainty           -0.035    15.221    
    SLICE_X74Y134        FDRE (Setup_fdre_C_D)        0.109    15.330    synth2/lpfilter/sum_reg[28]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                         -12.353    
  -------------------------------------------------------------------
                         slack                                  2.977    

Slack (MET) :             2.983ns  (required time - arrival time)
  Source:                 synth1/lpfilter/mult_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synth1/lpfilter/sum_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.913ns  (logic 5.548ns (80.252%)  route 1.365ns (19.748%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.784     5.386    synth1/lpfilter/clk_100mhz
    DSP48_X2Y52          DSP48E1                                      r  synth1/lpfilter/mult_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y52          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     9.395 r  synth1/lpfilter/mult_out/P[15]
                         net (fo=1, routed)           1.365    10.760    synth1/lpfilter/sum1[0]
    SLICE_X73Y129        LUT2 (Prop_lut2_I1_O)        0.124    10.884 r  synth1/lpfilter/sum0_carry_i_4/O
                         net (fo=1, routed)           0.000    10.884    synth1/lpfilter/sum0_carry_i_4_n_0
    SLICE_X73Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.416 r  synth1/lpfilter/sum0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.416    synth1/lpfilter/sum0_carry_n_0
    SLICE_X73Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.530 r  synth1/lpfilter/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.530    synth1/lpfilter/sum0_carry__0_n_0
    SLICE_X73Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.644 r  synth1/lpfilter/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.644    synth1/lpfilter/sum0_carry__1_n_0
    SLICE_X73Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.758 r  synth1/lpfilter/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.758    synth1/lpfilter/sum0_carry__2_n_0
    SLICE_X73Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.872 r  synth1/lpfilter/sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.872    synth1/lpfilter/sum0_carry__3_n_0
    SLICE_X73Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.986 r  synth1/lpfilter/sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.986    synth1/lpfilter/sum0_carry__4_n_0
    SLICE_X73Y135        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.299 r  synth1/lpfilter/sum0_carry__5/O[3]
                         net (fo=1, routed)           0.000    12.299    synth1/lpfilter/in3[27]
    SLICE_X73Y135        FDRE                                         r  synth1/lpfilter/sum_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.574    14.996    synth1/lpfilter/clk_100mhz
    SLICE_X73Y135        FDRE                                         r  synth1/lpfilter/sum_reg[27]/C
                         clock pessimism              0.259    15.255    
                         clock uncertainty           -0.035    15.220    
    SLICE_X73Y135        FDRE (Setup_fdre_C_D)        0.062    15.282    synth1/lpfilter/sum_reg[27]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                         -12.299    
  -------------------------------------------------------------------
                         slack                                  2.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 synth2/osc2/triangle_wave_reg[7]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synth2/osc2/wave_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.351%)  route 0.105ns (42.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.553     1.472    synth2/osc2/clk_100mhz
    SLICE_X64Y129        FDRE                                         r  synth2/osc2/triangle_wave_reg[7]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y129        FDRE (Prop_fdre_C_Q)         0.141     1.613 r  synth2/osc2/triangle_wave_reg[7]_inv/Q
                         net (fo=1, routed)           0.105     1.718    synth2/osc2/triangle_wave_reg[7]_inv_n_0
    SLICE_X67Y129        FDRE                                         r  synth2/osc2/wave_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.823     1.988    synth2/osc2/clk_100mhz
    SLICE_X67Y129        FDRE                                         r  synth2/osc2/wave_out_reg[7]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X67Y129        FDRE (Hold_fdre_C_D)         0.078     1.564    synth2/osc2/wave_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 synth1/lpfilter/fc/synth1/lpfilter/fc/a1_out_reg_cooolgate_en_gate_34_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synth1/lpfilter/fc/a1_out_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.911%)  route 0.171ns (51.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.556     1.475    synth1/lpfilter/fc/clk_100mhz
    SLICE_X62Y132        FDCE                                         r  synth1/lpfilter/fc/synth1/lpfilter/fc/a1_out_reg_cooolgate_en_gate_34_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y132        FDCE (Prop_fdce_C_Q)         0.164     1.639 r  synth1/lpfilter/fc/synth1/lpfilter/fc/a1_out_reg_cooolgate_en_gate_34_cooolDelFlop/Q
                         net (fo=4, routed)           0.171     1.811    synth1/lpfilter/fc/synth1/lpfilter/fc/a1_out_reg_cooolgate_en_sig_34
    RAMB18_X1Y52         RAMB18E1                                     r  synth1/lpfilter/fc/a1_out_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.868     2.033    synth1/lpfilter/fc/clk_100mhz
    RAMB18_X1Y52         RAMB18E1                                     r  synth1/lpfilter/fc/a1_out_reg/CLKARDCLK
                         clock pessimism             -0.500     1.533    
    RAMB18_X1Y52         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.629    synth1/lpfilter/fc/a1_out_reg
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 synth1/lpfilter/fc/synth1/lpfilter/fc/a1_out_reg_cooolgate_en_gate_34_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synth1/lpfilter/fc/b0_out_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.911%)  route 0.171ns (51.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.556     1.475    synth1/lpfilter/fc/clk_100mhz
    SLICE_X62Y132        FDCE                                         r  synth1/lpfilter/fc/synth1/lpfilter/fc/a1_out_reg_cooolgate_en_gate_34_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y132        FDCE (Prop_fdce_C_Q)         0.164     1.639 r  synth1/lpfilter/fc/synth1/lpfilter/fc/a1_out_reg_cooolgate_en_gate_34_cooolDelFlop/Q
                         net (fo=4, routed)           0.171     1.811    synth1/lpfilter/fc/synth1/lpfilter/fc/a1_out_reg_cooolgate_en_sig_34
    RAMB18_X1Y53         RAMB18E1                                     r  synth1/lpfilter/fc/b0_out_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.868     2.033    synth1/lpfilter/fc/clk_100mhz
    RAMB18_X1Y53         RAMB18E1                                     r  synth1/lpfilter/fc/b0_out_reg/CLKARDCLK
                         clock pessimism             -0.500     1.533    
    RAMB18_X1Y53         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.629    synth1/lpfilter/fc/b0_out_reg
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 synth1/lpfilter/fc/synth1/lpfilter/fc/a1_out_reg_cooolgate_en_gate_34_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synth1/lpfilter/fc/a1_out_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.911%)  route 0.171ns (51.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.556     1.475    synth1/lpfilter/fc/clk_100mhz
    SLICE_X62Y132        FDCE                                         r  synth1/lpfilter/fc/synth1/lpfilter/fc/a1_out_reg_cooolgate_en_gate_34_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y132        FDCE (Prop_fdce_C_Q)         0.164     1.639 r  synth1/lpfilter/fc/synth1/lpfilter/fc/a1_out_reg_cooolgate_en_gate_34_cooolDelFlop/Q
                         net (fo=4, routed)           0.171     1.811    synth1/lpfilter/fc/synth1/lpfilter/fc/a1_out_reg_cooolgate_en_sig_34
    RAMB18_X1Y52         RAMB18E1                                     r  synth1/lpfilter/fc/a1_out_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.866     2.031    synth1/lpfilter/fc/clk_100mhz
    RAMB18_X1Y52         RAMB18E1                                     r  synth1/lpfilter/fc/a1_out_reg/CLKBWRCLK
                         clock pessimism             -0.500     1.531    
    RAMB18_X1Y52         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ENBWREN)
                                                      0.096     1.627    synth1/lpfilter/fc/a1_out_reg
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 synth1/lpfilter/fc/synth1/lpfilter/fc/a1_out_reg_cooolgate_en_gate_34_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synth1/lpfilter/fc/b0_out_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.911%)  route 0.171ns (51.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.556     1.475    synth1/lpfilter/fc/clk_100mhz
    SLICE_X62Y132        FDCE                                         r  synth1/lpfilter/fc/synth1/lpfilter/fc/a1_out_reg_cooolgate_en_gate_34_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y132        FDCE (Prop_fdce_C_Q)         0.164     1.639 r  synth1/lpfilter/fc/synth1/lpfilter/fc/a1_out_reg_cooolgate_en_gate_34_cooolDelFlop/Q
                         net (fo=4, routed)           0.171     1.811    synth1/lpfilter/fc/synth1/lpfilter/fc/a1_out_reg_cooolgate_en_sig_34
    RAMB18_X1Y53         RAMB18E1                                     r  synth1/lpfilter/fc/b0_out_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.866     2.031    synth1/lpfilter/fc/clk_100mhz
    RAMB18_X1Y53         RAMB18E1                                     r  synth1/lpfilter/fc/b0_out_reg/CLKBWRCLK
                         clock pessimism             -0.500     1.531    
    RAMB18_X1Y53         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ENBWREN)
                                                      0.096     1.627    synth1/lpfilter/fc/b0_out_reg
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 synth1/lpfilter/sum_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synth1/lpfilter/filtered_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.751%)  route 0.142ns (50.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.581     1.500    synth1/lpfilter/clk_100mhz
    SLICE_X73Y130        FDRE                                         r  synth1/lpfilter/sum_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y130        FDRE (Prop_fdre_C_Q)         0.141     1.641 r  synth1/lpfilter/sum_reg[5]/Q
                         net (fo=4, routed)           0.142     1.784    synth1/lpfilter/sum_reg_n_0_[5]
    SLICE_X72Y130        FDRE                                         r  synth1/lpfilter/filtered_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.850     2.016    synth1/lpfilter/clk_100mhz
    SLICE_X72Y130        FDRE                                         r  synth1/lpfilter/filtered_out_reg[4]/C
                         clock pessimism             -0.502     1.513    
    SLICE_X72Y130        FDRE (Hold_fdre_C_D)         0.072     1.585    synth1/lpfilter/filtered_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 synth1/lpfilter/sum_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synth1/lpfilter/filtered_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.094%)  route 0.146ns (50.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.581     1.500    synth1/lpfilter/clk_100mhz
    SLICE_X73Y130        FDRE                                         r  synth1/lpfilter/sum_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y130        FDRE (Prop_fdre_C_Q)         0.141     1.641 r  synth1/lpfilter/sum_reg[7]/Q
                         net (fo=4, routed)           0.146     1.788    synth1/lpfilter/sum_reg_n_0_[7]
    SLICE_X72Y130        FDRE                                         r  synth1/lpfilter/filtered_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.850     2.016    synth1/lpfilter/clk_100mhz
    SLICE_X72Y130        FDRE                                         r  synth1/lpfilter/filtered_out_reg[6]/C
                         clock pessimism             -0.502     1.513    
    SLICE_X72Y130        FDRE (Hold_fdre_C_D)         0.071     1.584    synth1/lpfilter/filtered_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 sample_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.260%)  route 0.116ns (35.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.558     1.477    clk_100mhz_IBUF_BUFG
    SLICE_X70Y134        FDRE                                         r  sample_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y134        FDRE (Prop_fdre_C_Q)         0.164     1.641 r  sample_counter_reg[9]/Q
                         net (fo=5, routed)           0.116     1.758    sample_counter_reg_n_0_[9]
    SLICE_X71Y134        LUT6 (Prop_lut6_I3_O)        0.045     1.803 r  sample_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.803    sample_counter[0]
    SLICE_X71Y134        FDRE                                         r  sample_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.828     1.993    clk_100mhz_IBUF_BUFG
    SLICE_X71Y134        FDRE                                         r  sample_counter_reg[0]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X71Y134        FDRE (Hold_fdre_C_D)         0.091     1.581    sample_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 synth1/lpfilter/sum_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synth1/lpfilter/filtered_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.182%)  route 0.146ns (50.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.580     1.499    synth1/lpfilter/clk_100mhz
    SLICE_X73Y129        FDRE                                         r  synth1/lpfilter/sum_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y129        FDRE (Prop_fdre_C_Q)         0.141     1.640 r  synth1/lpfilter/sum_reg[3]/Q
                         net (fo=4, routed)           0.146     1.786    synth1/lpfilter/sum_reg_n_0_[3]
    SLICE_X72Y130        FDRE                                         r  synth1/lpfilter/filtered_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.850     2.016    synth1/lpfilter/clk_100mhz
    SLICE_X72Y130        FDRE                                         r  synth1/lpfilter/filtered_out_reg[2]/C
                         clock pessimism             -0.501     1.514    
    SLICE_X72Y130        FDRE (Hold_fdre_C_D)         0.047     1.561    synth1/lpfilter/filtered_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 synth1/lpfilter/sum_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synth1/lpfilter/sum_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.265ns (79.572%)  route 0.068ns (20.428%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.581     1.500    synth1/lpfilter/clk_100mhz
    SLICE_X73Y130        FDRE                                         r  synth1/lpfilter/sum_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y130        FDRE (Prop_fdre_C_Q)         0.141     1.641 r  synth1/lpfilter/sum_reg[4]/Q
                         net (fo=4, routed)           0.068     1.709    synth1/lpfilter/sum_reg_n_0_[4]
    SLICE_X73Y130        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.833 r  synth1/lpfilter/sum0_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.833    synth1/lpfilter/in3[5]
    SLICE_X73Y130        FDRE                                         r  synth1/lpfilter/sum_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.850     2.016    synth1/lpfilter/clk_100mhz
    SLICE_X73Y130        FDRE                                         r  synth1/lpfilter/sum_reg[5]/C
                         clock pessimism             -0.515     1.500    
    SLICE_X73Y130        FDRE (Hold_fdre_C_D)         0.105     1.605    synth1/lpfilter/sum_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y52    synth1/lpfilter/fc/a1_out_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y52    synth1/lpfilter/fc/a1_out_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y53    synth1/lpfilter/fc/b0_out_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y53    synth1/lpfilter/fc/b0_out_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100mhz_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y53     synth1/osc2/phase0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y51     synth2/osc2/phase0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y52     synth1/osc1/phase0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y50     synth2/osc1/phase0/CLK
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y131   synth1/osc1/triangle_wave_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y131   synth1/osc1/triangle_wave_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y131   synth1/osc1/triangle_wave_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y131   synth1/osc1/triangle_wave_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y131   synth1/osc1/triangle_wave_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y131   synth1/osc1/triangle_wave_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y131   synth1/osc1/triangle_wave_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y131   synth1/osc1/triangle_wave_reg[7]_inv/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y131   synth1/osc1/wave_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y127   synth2/lpfilter/sum_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y127   synth2/lpfilter/sum_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y131   synth1/osc2/wave_out_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y131   synth1/osc1/wave_out_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y131   synth1/osc1/wave_out_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X70Y135   sample_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X70Y135   sample_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X70Y135   sample_counter_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X67Y128   synth2/lpfilter/previous_output_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X67Y128   synth2/lpfilter/previous_output_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y128   synth2/lpfilter/previous_output_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y128   synth2/lpfilter/previous_output_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :          248  Failing Endpoints,  Worst Slack       -5.510ns,  Total Violation     -752.834ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.510ns  (required time - arrival time)
  Source:                 color_blobs/red_cf/area_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            synth1/osc1/phase0/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        7.310ns  (logic 0.828ns (11.327%)  route 6.482ns (88.673%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        3.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 174.990 - 170.000 ) 
    Source Clock Delay      (SCD):    1.602ns = ( 170.833 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=6542, routed)        1.600   170.833    color_blobs/red_cf/clk_out1
    SLICE_X55Y131        FDRE                                         r  color_blobs/red_cf/area_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y131        FDRE (Prop_fdre_C_Q)         0.456   171.289 r  color_blobs/red_cf/area_out_reg[12]/Q
                         net (fo=1, routed)           1.577   172.866    color_blobs/red_cf/area_out_reg_n_0_[12]
    SLICE_X55Y130        LUT6 (Prop_lut6_I1_O)        0.124   172.990 r  color_blobs/red_cf/phase0_i_13/O
                         net (fo=5, routed)           1.139   174.129    color_blobs/red_cf/phase0_i_13_n_0
    SLICE_X55Y131        LUT5 (Prop_lut5_I0_O)        0.124   174.253 r  color_blobs/red_cf/phase0_i_12/O
                         net (fo=7, routed)           1.605   175.859    color_blobs/red_cf/area_out_reg[10]_0
    SLICE_X56Y131        LUT5 (Prop_lut5_I0_O)        0.124   175.983 r  color_blobs/red_cf/phase0_i_4/O
                         net (fo=2, routed)           2.160   178.143    synth1/osc1/A[6]
    DSP48_X1Y52          DSP48E1                                      r  synth1/osc1/phase0/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.568   174.990    synth1/osc1/clk_100mhz
    DSP48_X1Y52          DSP48E1                                      r  synth1/osc1/phase0/CLK
                         clock pessimism              0.000   174.990    
                         clock uncertainty           -0.430   174.560    
    DSP48_X1Y52          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -1.928   172.632    synth1/osc1/phase0
  -------------------------------------------------------------------
                         required time                        172.632    
                         arrival time                        -178.143    
  -------------------------------------------------------------------
                         slack                                 -5.510    

Slack (VIOLATED) :        -5.488ns  (required time - arrival time)
  Source:                 color_blobs/red_cf/area_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            synth1/osc1/phase0/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        7.287ns  (logic 0.828ns (11.362%)  route 6.459ns (88.638%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 174.990 - 170.000 ) 
    Source Clock Delay      (SCD):    1.602ns = ( 170.833 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=6542, routed)        1.600   170.833    color_blobs/red_cf/clk_out1
    SLICE_X55Y131        FDRE                                         r  color_blobs/red_cf/area_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y131        FDRE (Prop_fdre_C_Q)         0.456   171.289 r  color_blobs/red_cf/area_out_reg[12]/Q
                         net (fo=1, routed)           1.577   172.866    color_blobs/red_cf/area_out_reg_n_0_[12]
    SLICE_X55Y130        LUT6 (Prop_lut6_I1_O)        0.124   172.990 r  color_blobs/red_cf/phase0_i_13/O
                         net (fo=5, routed)           1.139   174.129    color_blobs/red_cf/phase0_i_13_n_0
    SLICE_X55Y131        LUT5 (Prop_lut5_I0_O)        0.124   174.253 r  color_blobs/red_cf/phase0_i_12/O
                         net (fo=7, routed)           1.546   175.800    color_blobs/red_cf/area_out_reg[10]_0
    SLICE_X57Y131        LUT6 (Prop_lut6_I0_O)        0.124   175.924 r  color_blobs/red_cf/phase0_i_2/O
                         net (fo=2, routed)           2.196   178.120    synth1/osc1/A[8]
    DSP48_X1Y52          DSP48E1                                      r  synth1/osc1/phase0/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.568   174.990    synth1/osc1/clk_100mhz
    DSP48_X1Y52          DSP48E1                                      r  synth1/osc1/phase0/CLK
                         clock pessimism              0.000   174.990    
                         clock uncertainty           -0.430   174.560    
    DSP48_X1Y52          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -1.928   172.632    synth1/osc1/phase0
  -------------------------------------------------------------------
                         required time                        172.632    
                         arrival time                        -178.120    
  -------------------------------------------------------------------
                         slack                                 -5.488    

Slack (VIOLATED) :        -5.447ns  (required time - arrival time)
  Source:                 color_blobs/red_cf/area_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            synth1/osc1/phase0/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        7.246ns  (logic 0.828ns (11.427%)  route 6.418ns (88.573%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 174.990 - 170.000 ) 
    Source Clock Delay      (SCD):    1.602ns = ( 170.833 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=6542, routed)        1.600   170.833    color_blobs/red_cf/clk_out1
    SLICE_X55Y131        FDRE                                         r  color_blobs/red_cf/area_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y131        FDRE (Prop_fdre_C_Q)         0.456   171.289 r  color_blobs/red_cf/area_out_reg[12]/Q
                         net (fo=1, routed)           1.577   172.866    color_blobs/red_cf/area_out_reg_n_0_[12]
    SLICE_X55Y130        LUT6 (Prop_lut6_I1_O)        0.124   172.990 r  color_blobs/red_cf/phase0_i_13/O
                         net (fo=5, routed)           1.139   174.129    color_blobs/red_cf/phase0_i_13_n_0
    SLICE_X55Y131        LUT5 (Prop_lut5_I0_O)        0.124   174.253 r  color_blobs/red_cf/phase0_i_12/O
                         net (fo=7, routed)           1.661   175.914    color_blobs/red_cf/area_out_reg[10]_0
    SLICE_X57Y132        LUT6 (Prop_lut6_I0_O)        0.124   176.038 r  color_blobs/red_cf/phase0_i_3/O
                         net (fo=2, routed)           2.041   178.079    synth1/osc1/A[7]
    DSP48_X1Y52          DSP48E1                                      r  synth1/osc1/phase0/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.568   174.990    synth1/osc1/clk_100mhz
    DSP48_X1Y52          DSP48E1                                      r  synth1/osc1/phase0/CLK
                         clock pessimism              0.000   174.990    
                         clock uncertainty           -0.430   174.560    
    DSP48_X1Y52          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -1.928   172.632    synth1/osc1/phase0
  -------------------------------------------------------------------
                         required time                        172.632    
                         arrival time                        -178.079    
  -------------------------------------------------------------------
                         slack                                 -5.447    

Slack (VIOLATED) :        -5.435ns  (required time - arrival time)
  Source:                 color_blobs/red_cf/area_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            synth1/osc1/phase0/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        7.234ns  (logic 0.828ns (11.445%)  route 6.406ns (88.555%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 174.990 - 170.000 ) 
    Source Clock Delay      (SCD):    1.602ns = ( 170.833 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=6542, routed)        1.600   170.833    color_blobs/red_cf/clk_out1
    SLICE_X55Y131        FDRE                                         r  color_blobs/red_cf/area_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y131        FDRE (Prop_fdre_C_Q)         0.456   171.289 r  color_blobs/red_cf/area_out_reg[12]/Q
                         net (fo=1, routed)           1.577   172.866    color_blobs/red_cf/area_out_reg_n_0_[12]
    SLICE_X55Y130        LUT6 (Prop_lut6_I1_O)        0.124   172.990 r  color_blobs/red_cf/phase0_i_13/O
                         net (fo=5, routed)           1.139   174.129    color_blobs/red_cf/phase0_i_13_n_0
    SLICE_X55Y131        LUT5 (Prop_lut5_I0_O)        0.124   174.253 r  color_blobs/red_cf/phase0_i_12/O
                         net (fo=7, routed)           1.689   175.942    color_blobs/red_cf/area_out_reg[10]_0
    SLICE_X57Y130        LUT3 (Prop_lut3_I0_O)        0.124   176.066 r  color_blobs/red_cf/phase0_i_6/O
                         net (fo=2, routed)           2.001   178.067    synth1/osc1/A[4]
    DSP48_X1Y52          DSP48E1                                      r  synth1/osc1/phase0/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.568   174.990    synth1/osc1/clk_100mhz
    DSP48_X1Y52          DSP48E1                                      r  synth1/osc1/phase0/CLK
                         clock pessimism              0.000   174.990    
                         clock uncertainty           -0.430   174.560    
    DSP48_X1Y52          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -1.928   172.632    synth1/osc1/phase0
  -------------------------------------------------------------------
                         required time                        172.632    
                         arrival time                        -178.067    
  -------------------------------------------------------------------
                         slack                                 -5.435    

Slack (VIOLATED) :        -5.402ns  (required time - arrival time)
  Source:                 color_blobs/red_cf/area_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            synth1/osc2/phase0/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        7.205ns  (logic 0.828ns (11.492%)  route 6.377ns (88.508%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.993ns = ( 174.993 - 170.000 ) 
    Source Clock Delay      (SCD):    1.602ns = ( 170.833 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=6542, routed)        1.600   170.833    color_blobs/red_cf/clk_out1
    SLICE_X55Y131        FDRE                                         r  color_blobs/red_cf/area_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y131        FDRE (Prop_fdre_C_Q)         0.456   171.289 r  color_blobs/red_cf/area_out_reg[12]/Q
                         net (fo=1, routed)           1.577   172.866    color_blobs/red_cf/area_out_reg_n_0_[12]
    SLICE_X55Y130        LUT6 (Prop_lut6_I1_O)        0.124   172.990 r  color_blobs/red_cf/phase0_i_13/O
                         net (fo=5, routed)           1.139   174.129    color_blobs/red_cf/phase0_i_13_n_0
    SLICE_X55Y131        LUT5 (Prop_lut5_I0_O)        0.124   174.253 r  color_blobs/red_cf/phase0_i_12/O
                         net (fo=7, routed)           1.689   175.942    color_blobs/red_cf/area_out_reg[10]_0
    SLICE_X57Y130        LUT3 (Prop_lut3_I0_O)        0.124   176.066 r  color_blobs/red_cf/phase0_i_6/O
                         net (fo=2, routed)           1.971   178.038    synth1/osc2/A[4]
    DSP48_X1Y53          DSP48E1                                      r  synth1/osc2/phase0/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.571   174.993    synth1/osc2/clk_100mhz
    DSP48_X1Y53          DSP48E1                                      r  synth1/osc2/phase0/CLK
                         clock pessimism              0.000   174.993    
                         clock uncertainty           -0.430   174.563    
    DSP48_X1Y53          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -1.928   172.635    synth1/osc2/phase0
  -------------------------------------------------------------------
                         required time                        172.635    
                         arrival time                        -178.038    
  -------------------------------------------------------------------
                         slack                                 -5.402    

Slack (VIOLATED) :        -5.397ns  (required time - arrival time)
  Source:                 color_blobs/red_cf/area_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            synth1/osc2/phase0/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        7.200ns  (logic 0.828ns (11.500%)  route 6.372ns (88.500%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.993ns = ( 174.993 - 170.000 ) 
    Source Clock Delay      (SCD):    1.602ns = ( 170.833 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=6542, routed)        1.600   170.833    color_blobs/red_cf/clk_out1
    SLICE_X55Y131        FDRE                                         r  color_blobs/red_cf/area_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y131        FDRE (Prop_fdre_C_Q)         0.456   171.289 r  color_blobs/red_cf/area_out_reg[12]/Q
                         net (fo=1, routed)           1.577   172.866    color_blobs/red_cf/area_out_reg_n_0_[12]
    SLICE_X55Y130        LUT6 (Prop_lut6_I1_O)        0.124   172.990 r  color_blobs/red_cf/phase0_i_13/O
                         net (fo=5, routed)           1.139   174.129    color_blobs/red_cf/phase0_i_13_n_0
    SLICE_X55Y131        LUT5 (Prop_lut5_I0_O)        0.124   174.253 r  color_blobs/red_cf/phase0_i_12/O
                         net (fo=7, routed)           1.580   175.834    color_blobs/red_cf/area_out_reg[10]_0
    SLICE_X57Y132        LUT4 (Prop_lut4_I0_O)        0.124   175.958 r  color_blobs/red_cf/phase0_i_5/O
                         net (fo=2, routed)           2.075   178.033    synth1/osc2/A[5]
    DSP48_X1Y53          DSP48E1                                      r  synth1/osc2/phase0/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.571   174.993    synth1/osc2/clk_100mhz
    DSP48_X1Y53          DSP48E1                                      r  synth1/osc2/phase0/CLK
                         clock pessimism              0.000   174.993    
                         clock uncertainty           -0.430   174.563    
    DSP48_X1Y53          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -1.928   172.635    synth1/osc2/phase0
  -------------------------------------------------------------------
                         required time                        172.635    
                         arrival time                        -178.033    
  -------------------------------------------------------------------
                         slack                                 -5.397    

Slack (VIOLATED) :        -5.379ns  (required time - arrival time)
  Source:                 color_blobs/blue_cf/area_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            synth2/osc1/phase0/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        7.177ns  (logic 0.890ns (12.400%)  route 6.287ns (87.600%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        3.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.985ns = ( 174.985 - 170.000 ) 
    Source Clock Delay      (SCD):    1.598ns = ( 170.829 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=6542, routed)        1.596   170.829    color_blobs/blue_cf/clk_out1
    SLICE_X58Y125        FDRE                                         r  color_blobs/blue_cf/area_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y125        FDRE (Prop_fdre_C_Q)         0.518   171.347 r  color_blobs/blue_cf/area_out_reg[5]/Q
                         net (fo=1, routed)           1.437   172.784    color_blobs/blue_cf/area_out_reg_n_0_[5]
    SLICE_X58Y125        LUT5 (Prop_lut5_I0_O)        0.124   172.908 f  color_blobs/blue_cf/phase0_i_11__0/O
                         net (fo=5, routed)           1.197   174.105    color_blobs/blue_cf/phase0_i_11__0_n_0
    SLICE_X59Y127        LUT5 (Prop_lut5_I0_O)        0.124   174.229 f  color_blobs/blue_cf/phase0_i_10/O
                         net (fo=7, routed)           1.568   175.796    color_blobs/blue_cf/phase0_i_10_n_0
    SLICE_X55Y127        LUT6 (Prop_lut6_I5_O)        0.124   175.920 r  color_blobs/blue_cf/phase0_i_1__0/O
                         net (fo=2, routed)           2.086   178.006    synth2/osc1/phase0_0[8]
    DSP48_X1Y50          DSP48E1                                      r  synth2/osc1/phase0/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.563   174.985    synth2/osc1/clk_100mhz
    DSP48_X1Y50          DSP48E1                                      r  synth2/osc1/phase0/CLK
                         clock pessimism              0.000   174.985    
                         clock uncertainty           -0.430   174.555    
    DSP48_X1Y50          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -1.928   172.627    synth2/osc1/phase0
  -------------------------------------------------------------------
                         required time                        172.627    
                         arrival time                        -178.006    
  -------------------------------------------------------------------
                         slack                                 -5.379    

Slack (VIOLATED) :        -5.367ns  (required time - arrival time)
  Source:                 color_blobs/red_cf/area_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            synth1/osc2/phase0/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        7.169ns  (logic 0.828ns (11.550%)  route 6.341ns (88.450%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        3.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.993ns = ( 174.993 - 170.000 ) 
    Source Clock Delay      (SCD):    1.602ns = ( 170.833 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=6542, routed)        1.600   170.833    color_blobs/red_cf/clk_out1
    SLICE_X55Y131        FDRE                                         r  color_blobs/red_cf/area_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y131        FDRE (Prop_fdre_C_Q)         0.456   171.289 r  color_blobs/red_cf/area_out_reg[12]/Q
                         net (fo=1, routed)           1.577   172.866    color_blobs/red_cf/area_out_reg_n_0_[12]
    SLICE_X55Y130        LUT6 (Prop_lut6_I1_O)        0.124   172.990 r  color_blobs/red_cf/phase0_i_13/O
                         net (fo=5, routed)           1.139   174.129    color_blobs/red_cf/phase0_i_13_n_0
    SLICE_X55Y131        LUT5 (Prop_lut5_I0_O)        0.124   174.253 r  color_blobs/red_cf/phase0_i_12/O
                         net (fo=7, routed)           1.605   175.859    color_blobs/red_cf/area_out_reg[10]_0
    SLICE_X56Y131        LUT5 (Prop_lut5_I0_O)        0.124   175.983 r  color_blobs/red_cf/phase0_i_4/O
                         net (fo=2, routed)           2.019   178.002    synth1/osc2/A[6]
    DSP48_X1Y53          DSP48E1                                      r  synth1/osc2/phase0/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.571   174.993    synth1/osc2/clk_100mhz
    DSP48_X1Y53          DSP48E1                                      r  synth1/osc2/phase0/CLK
                         clock pessimism              0.000   174.993    
                         clock uncertainty           -0.430   174.563    
    DSP48_X1Y53          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -1.928   172.635    synth1/osc2/phase0
  -------------------------------------------------------------------
                         required time                        172.635    
                         arrival time                        -178.002    
  -------------------------------------------------------------------
                         slack                                 -5.367    

Slack (VIOLATED) :        -5.318ns  (required time - arrival time)
  Source:                 color_blobs/red_cf/area_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            synth1/osc1/phase0/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        7.118ns  (logic 0.828ns (11.633%)  route 6.290ns (88.367%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 174.990 - 170.000 ) 
    Source Clock Delay      (SCD):    1.602ns = ( 170.833 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=6542, routed)        1.600   170.833    color_blobs/red_cf/clk_out1
    SLICE_X55Y131        FDRE                                         r  color_blobs/red_cf/area_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y131        FDRE (Prop_fdre_C_Q)         0.456   171.289 r  color_blobs/red_cf/area_out_reg[12]/Q
                         net (fo=1, routed)           1.577   172.866    color_blobs/red_cf/area_out_reg_n_0_[12]
    SLICE_X55Y130        LUT6 (Prop_lut6_I1_O)        0.124   172.990 r  color_blobs/red_cf/phase0_i_13/O
                         net (fo=5, routed)           1.139   174.129    color_blobs/red_cf/phase0_i_13_n_0
    SLICE_X55Y131        LUT5 (Prop_lut5_I0_O)        0.124   174.253 r  color_blobs/red_cf/phase0_i_12/O
                         net (fo=7, routed)           1.580   175.834    color_blobs/red_cf/area_out_reg[10]_0
    SLICE_X57Y132        LUT4 (Prop_lut4_I0_O)        0.124   175.958 r  color_blobs/red_cf/phase0_i_5/O
                         net (fo=2, routed)           1.993   177.951    synth1/osc1/A[5]
    DSP48_X1Y52          DSP48E1                                      r  synth1/osc1/phase0/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.568   174.990    synth1/osc1/clk_100mhz
    DSP48_X1Y52          DSP48E1                                      r  synth1/osc1/phase0/CLK
                         clock pessimism              0.000   174.990    
                         clock uncertainty           -0.430   174.560    
    DSP48_X1Y52          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -1.928   172.632    synth1/osc1/phase0
  -------------------------------------------------------------------
                         required time                        172.632    
                         arrival time                        -177.951    
  -------------------------------------------------------------------
                         slack                                 -5.318    

Slack (VIOLATED) :        -5.295ns  (required time - arrival time)
  Source:                 color_blobs/red_cf/area_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            synth1/osc2/phase0/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        7.098ns  (logic 0.828ns (11.666%)  route 6.270ns (88.334%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.993ns = ( 174.993 - 170.000 ) 
    Source Clock Delay      (SCD):    1.602ns = ( 170.833 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=6542, routed)        1.600   170.833    color_blobs/red_cf/clk_out1
    SLICE_X55Y131        FDRE                                         r  color_blobs/red_cf/area_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y131        FDRE (Prop_fdre_C_Q)         0.456   171.289 r  color_blobs/red_cf/area_out_reg[12]/Q
                         net (fo=1, routed)           1.577   172.866    color_blobs/red_cf/area_out_reg_n_0_[12]
    SLICE_X55Y130        LUT6 (Prop_lut6_I1_O)        0.124   172.990 r  color_blobs/red_cf/phase0_i_13/O
                         net (fo=5, routed)           1.139   174.129    color_blobs/red_cf/phase0_i_13_n_0
    SLICE_X55Y131        LUT5 (Prop_lut5_I0_O)        0.124   174.253 r  color_blobs/red_cf/phase0_i_12/O
                         net (fo=7, routed)           1.546   175.800    color_blobs/red_cf/area_out_reg[10]_0
    SLICE_X57Y131        LUT6 (Prop_lut6_I0_O)        0.124   175.924 r  color_blobs/red_cf/phase0_i_2/O
                         net (fo=2, routed)           2.007   177.930    synth1/osc2/A[8]
    DSP48_X1Y53          DSP48E1                                      r  synth1/osc2/phase0/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.571   174.993    synth1/osc2/clk_100mhz
    DSP48_X1Y53          DSP48E1                                      r  synth1/osc2/phase0/CLK
                         clock pessimism              0.000   174.993    
                         clock uncertainty           -0.430   174.563    
    DSP48_X1Y53          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -1.928   172.635    synth1/osc2/phase0
  -------------------------------------------------------------------
                         required time                        172.635    
                         arrival time                        -177.930    
  -------------------------------------------------------------------
                         slack                                 -5.295    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 color_blobs/red_cf/area_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            synth1/osc2/phase0/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.999ns  (logic 0.467ns (11.679%)  route 3.532ns (88.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.294ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=6542, routed)        1.483     1.486    color_blobs/red_cf/clk_out1
    SLICE_X55Y132        FDRE                                         r  color_blobs/red_cf/area_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y132        FDRE (Prop_fdre_C_Q)         0.367     1.853 r  color_blobs/red_cf/area_out_reg[10]/Q
                         net (fo=5, routed)           1.828     3.681    color_blobs/red_cf/area_out_reg_n_0_[10]
    SLICE_X56Y131        LUT6 (Prop_lut6_I1_O)        0.100     3.781 r  color_blobs/red_cf/phase0_i_7/O
                         net (fo=2, routed)           1.703     5.484    synth1/osc2/A[3]
    DSP48_X1Y53          DSP48E1                                      r  synth1/osc2/phase0/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.692     5.294    synth1/osc2/clk_100mhz
    DSP48_X1Y53          DSP48E1                                      r  synth1/osc2/phase0/CLK
                         clock pessimism              0.000     5.294    
                         clock uncertainty            0.430     5.724    
    DSP48_X1Y53          DSP48E1 (Hold_dsp48e1_CLK_A[4])
                                                     -0.294     5.430    synth1/osc2/phase0
  -------------------------------------------------------------------
                         required time                         -5.430    
                         arrival time                           5.484    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 color_blobs/blue_cf/area_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            synth2/osc2/phase0/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 0.518ns (12.826%)  route 3.521ns (87.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.288ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=6542, routed)        1.481     1.484    color_blobs/blue_cf/clk_out1
    SLICE_X58Y126        FDRE                                         r  color_blobs/blue_cf/area_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y126        FDRE (Prop_fdre_C_Q)         0.418     1.902 r  color_blobs/blue_cf/area_out_reg[16]/Q
                         net (fo=5, routed)           1.891     3.792    color_blobs/blue_cf/area_out_reg_n_0_[16]
    SLICE_X57Y125        LUT6 (Prop_lut6_I4_O)        0.100     3.892 r  color_blobs/blue_cf/phase0_i_9__0/O
                         net (fo=2, routed)           1.630     5.522    synth2/osc2/phase0_0[0]
    DSP48_X1Y51          DSP48E1                                      r  synth2/osc2/phase0/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.686     5.288    synth2/osc2/clk_100mhz
    DSP48_X1Y51          DSP48E1                                      r  synth2/osc2/phase0/CLK
                         clock pessimism              0.000     5.288    
                         clock uncertainty            0.430     5.718    
    DSP48_X1Y51          DSP48E1 (Hold_dsp48e1_CLK_A[2])
                                                     -0.294     5.424    synth2/osc2/phase0
  -------------------------------------------------------------------
                         required time                         -5.424    
                         arrival time                           5.522    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 color_blobs/blue_cf/v_index_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            synth2/osc2/phase0/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 0.627ns (15.516%)  route 3.414ns (84.484%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.288ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=6542, routed)        1.479     1.482    color_blobs/blue_cf/clk_out1
    SLICE_X58Y124        FDRE                                         r  color_blobs/blue_cf/v_index_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y124        FDRE (Prop_fdre_C_Q)         0.385     1.867 r  color_blobs/blue_cf/v_index_out_reg[3]/Q
                         net (fo=7, routed)           1.756     3.622    color_blobs/blue_cf/blue_center_v_index[3]
    SLICE_X55Y127        LUT6 (Prop_lut6_I3_O)        0.242     3.864 r  color_blobs/blue_cf/phase0_i_1__0/O
                         net (fo=2, routed)           1.658     5.523    synth2/osc2/phase0_0[8]
    DSP48_X1Y51          DSP48E1                                      r  synth2/osc2/phase0/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.686     5.288    synth2/osc2/clk_100mhz
    DSP48_X1Y51          DSP48E1                                      r  synth2/osc2/phase0/CLK
                         clock pessimism              0.000     5.288    
                         clock uncertainty            0.430     5.718    
    DSP48_X1Y51          DSP48E1 (Hold_dsp48e1_CLK_A[10])
                                                     -0.294     5.424    synth2/osc2/phase0
  -------------------------------------------------------------------
                         required time                         -5.424    
                         arrival time                           5.523    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 color_blobs/red_cf/area_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            synth1/osc1/phase0/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 0.467ns (11.557%)  route 3.574ns (88.443%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.291ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=6542, routed)        1.484     1.487    color_blobs/red_cf/clk_out1
    SLICE_X57Y132        FDRE                                         r  color_blobs/red_cf/area_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y132        FDRE (Prop_fdre_C_Q)         0.367     1.854 r  color_blobs/red_cf/area_out_reg[14]/Q
                         net (fo=5, routed)           1.807     3.661    color_blobs/red_cf/area_out_reg_n_0_[14]
    SLICE_X57Y131        LUT6 (Prop_lut6_I2_O)        0.100     3.761 r  color_blobs/red_cf/phase0_i_9/O
                         net (fo=2, routed)           1.766     5.527    synth1/osc1/A[1]
    DSP48_X1Y52          DSP48E1                                      r  synth1/osc1/phase0/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.689     5.291    synth1/osc1/clk_100mhz
    DSP48_X1Y52          DSP48E1                                      r  synth1/osc1/phase0/CLK
                         clock pessimism              0.000     5.291    
                         clock uncertainty            0.430     5.721    
    DSP48_X1Y52          DSP48E1 (Hold_dsp48e1_CLK_A[3])
                                                     -0.294     5.427    synth1/osc1/phase0
  -------------------------------------------------------------------
                         required time                         -5.427    
                         arrival time                           5.527    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 color_blobs/blue_cf/area_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            synth2/osc1/phase0/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 0.518ns (12.826%)  route 3.521ns (87.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.284ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=6542, routed)        1.481     1.484    color_blobs/blue_cf/clk_out1
    SLICE_X58Y126        FDRE                                         r  color_blobs/blue_cf/area_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y126        FDRE (Prop_fdre_C_Q)         0.418     1.902 r  color_blobs/blue_cf/area_out_reg[16]/Q
                         net (fo=5, routed)           1.891     3.792    color_blobs/blue_cf/area_out_reg_n_0_[16]
    SLICE_X57Y125        LUT6 (Prop_lut6_I4_O)        0.100     3.892 r  color_blobs/blue_cf/phase0_i_9__0/O
                         net (fo=2, routed)           1.630     5.522    synth2/osc1/phase0_0[0]
    DSP48_X1Y50          DSP48E1                                      r  synth2/osc1/phase0/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.682     5.284    synth2/osc1/clk_100mhz
    DSP48_X1Y50          DSP48E1                                      r  synth2/osc1/phase0/CLK
                         clock pessimism              0.000     5.284    
                         clock uncertainty            0.430     5.714    
    DSP48_X1Y50          DSP48E1 (Hold_dsp48e1_CLK_A[2])
                                                     -0.294     5.420    synth2/osc1/phase0
  -------------------------------------------------------------------
                         required time                         -5.420    
                         arrival time                           5.522    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 color_blobs/red_cf/v_index_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            synth1/osc2/phase0/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.079ns  (logic 0.627ns (15.372%)  route 3.452ns (84.628%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.294ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=6542, routed)        1.481     1.484    color_blobs/red_cf/clk_out1
    SLICE_X54Y131        FDRE                                         r  color_blobs/red_cf/v_index_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y131        FDRE (Prop_fdre_C_Q)         0.385     1.869 r  color_blobs/red_cf/v_index_out_reg[4]/Q
                         net (fo=6, routed)           1.670     3.539    color_blobs/red_cf/red_center_v_index[4]
    SLICE_X57Y131        LUT6 (Prop_lut6_I4_O)        0.242     3.781 r  color_blobs/red_cf/phase0_i_2/O
                         net (fo=2, routed)           1.782     5.563    synth1/osc2/A[8]
    DSP48_X1Y53          DSP48E1                                      r  synth1/osc2/phase0/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.692     5.294    synth1/osc2/clk_100mhz
    DSP48_X1Y53          DSP48E1                                      r  synth1/osc2/phase0/CLK
                         clock pessimism              0.000     5.294    
                         clock uncertainty            0.430     5.724    
    DSP48_X1Y53          DSP48E1 (Hold_dsp48e1_CLK_A[9])
                                                     -0.294     5.430    synth1/osc2/phase0
  -------------------------------------------------------------------
                         required time                         -5.430    
                         arrival time                           5.563    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 color_blobs/red_cf/area_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            synth1/osc2/phase0/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.467ns (11.443%)  route 3.614ns (88.557%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.294ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=6542, routed)        1.484     1.487    color_blobs/red_cf/clk_out1
    SLICE_X57Y132        FDRE                                         r  color_blobs/red_cf/area_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y132        FDRE (Prop_fdre_C_Q)         0.367     1.854 r  color_blobs/red_cf/area_out_reg[14]/Q
                         net (fo=5, routed)           1.807     3.661    color_blobs/red_cf/area_out_reg_n_0_[14]
    SLICE_X57Y131        LUT6 (Prop_lut6_I2_O)        0.100     3.761 r  color_blobs/red_cf/phase0_i_9/O
                         net (fo=2, routed)           1.807     5.568    synth1/osc2/A[1]
    DSP48_X1Y53          DSP48E1                                      r  synth1/osc2/phase0/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.692     5.294    synth1/osc2/clk_100mhz
    DSP48_X1Y53          DSP48E1                                      r  synth1/osc2/phase0/CLK
                         clock pessimism              0.000     5.294    
                         clock uncertainty            0.430     5.724    
    DSP48_X1Y53          DSP48E1 (Hold_dsp48e1_CLK_A[2])
                                                     -0.294     5.430    synth1/osc2/phase0
  -------------------------------------------------------------------
                         required time                         -5.430    
                         arrival time                           5.568    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 color_blobs/red_cf/v_index_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            synth1/osc2/phase0/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.095ns  (logic 0.623ns (15.214%)  route 3.472ns (84.786%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.294ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=6542, routed)        1.481     1.484    color_blobs/red_cf/clk_out1
    SLICE_X54Y131        FDRE                                         r  color_blobs/red_cf/v_index_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y131        FDRE (Prop_fdre_C_Q)         0.385     1.869 r  color_blobs/red_cf/v_index_out_reg[6]/Q
                         net (fo=4, routed)           1.713     3.581    color_blobs/red_cf/Q[3]
    SLICE_X56Y131        LUT5 (Prop_lut5_I4_O)        0.238     3.819 r  color_blobs/red_cf/phase0_i_4/O
                         net (fo=2, routed)           1.759     5.579    synth1/osc2/A[6]
    DSP48_X1Y53          DSP48E1                                      r  synth1/osc2/phase0/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.692     5.294    synth1/osc2/clk_100mhz
    DSP48_X1Y53          DSP48E1                                      r  synth1/osc2/phase0/CLK
                         clock pessimism              0.000     5.294    
                         clock uncertainty            0.430     5.724    
    DSP48_X1Y53          DSP48E1 (Hold_dsp48e1_CLK_A[7])
                                                     -0.294     5.430    synth1/osc2/phase0
  -------------------------------------------------------------------
                         required time                         -5.430    
                         arrival time                           5.579    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 color_blobs/blue_cf/v_index_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            synth2/osc2/phase0/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.100ns  (logic 0.518ns (12.634%)  route 3.582ns (87.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.288ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=6542, routed)        1.479     1.482    color_blobs/blue_cf/clk_out1
    SLICE_X58Y125        FDRE                                         r  color_blobs/blue_cf/v_index_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y125        FDRE (Prop_fdre_C_Q)         0.418     1.900 r  color_blobs/blue_cf/v_index_out_reg[7]/Q
                         net (fo=3, routed)           1.921     3.821    color_blobs/blue_cf/Q[1]
    SLICE_X59Y127        LUT6 (Prop_lut6_I5_O)        0.100     3.921 r  color_blobs/blue_cf/phase0_i_2__0/O
                         net (fo=2, routed)           1.661     5.582    synth2/osc2/phase0_0[7]
    DSP48_X1Y51          DSP48E1                                      r  synth2/osc2/phase0/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.686     5.288    synth2/osc2/clk_100mhz
    DSP48_X1Y51          DSP48E1                                      r  synth2/osc2/phase0/CLK
                         clock pessimism              0.000     5.288    
                         clock uncertainty            0.430     5.718    
    DSP48_X1Y51          DSP48E1 (Hold_dsp48e1_CLK_A[9])
                                                     -0.294     5.424    synth2/osc2/phase0
  -------------------------------------------------------------------
                         required time                         -5.424    
                         arrival time                           5.582    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 color_blobs/blue_cf/v_index_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            synth2/osc1/phase0/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.100ns  (logic 0.518ns (12.634%)  route 3.582ns (87.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.284ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=6542, routed)        1.479     1.482    color_blobs/blue_cf/clk_out1
    SLICE_X58Y125        FDRE                                         r  color_blobs/blue_cf/v_index_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y125        FDRE (Prop_fdre_C_Q)         0.418     1.900 r  color_blobs/blue_cf/v_index_out_reg[7]/Q
                         net (fo=3, routed)           1.921     3.821    color_blobs/blue_cf/Q[1]
    SLICE_X59Y127        LUT6 (Prop_lut6_I5_O)        0.100     3.921 r  color_blobs/blue_cf/phase0_i_2__0/O
                         net (fo=2, routed)           1.661     5.582    synth2/osc1/phase0_0[7]
    DSP48_X1Y50          DSP48E1                                      r  synth2/osc1/phase0/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.682     5.284    synth2/osc1/clk_100mhz
    DSP48_X1Y50          DSP48E1                                      r  synth2/osc1/phase0/CLK
                         clock pessimism              0.000     5.284    
                         clock uncertainty            0.430     5.714    
    DSP48_X1Y50          DSP48E1 (Hold_dsp48e1_CLK_A[9])
                                                     -0.294     5.420    synth2/osc1/phase0
  -------------------------------------------------------------------
                         required time                         -5.420    
                         arrival time                           5.582    
  -------------------------------------------------------------------
                         slack                                  0.162    





