# Selevy

Selevy is extremely simple implementation of sigle-cycle RISC-V core in Verilog. Currently only a subset of the RV32I is implemented. Most are under development.
