
synpwrap -prj "SBret20_SBret20_synplify.tcl" -log "SBret20_SBret20.srf"
Copyright (C) 1992-2013 Lattice Semiconductor Corporation. All rights reserved.
Lattice Diamond Version 2.2.0.101

==contents of SBret20_SBret20.srf
#Build: Synplify Pro G-2012.09L-SP1 , Build 029R, Mar 11 2013
#install: D:\lscc\diamond\2.2_x64\synpbase
#OS: Windows 7 6.1
#Hostname: ZECHARIAH

#Implementation: SBret20

$ Start of Compile
#Wed Jul 09 14:20:56 2014

Synopsys VHDL Compiler, version comp201209rcp1, Build 271R, built Mar 11 2013
@N|Running in 64-bit mode
Copyright (C) 1994-2012 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@N: CD720 :"D:\lscc\diamond\2.2_x64\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\USBAER_top_level.vhd":26:7:26:22|Top entity is set to USBAER_top_level.
VHDL syntax check successful!
Options changed - recompiling
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\USBAER_top_level.vhd":26:7:26:22|Synthesizing work.usbaer_top_level.structural 
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\cDVSResetStateMachine.vhd":25:7:25:27|Synthesizing work.cdvsresetstatemachine.behavioral 
@N: CD233 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\cDVSResetStateMachine.vhd":38:13:38:14|Using sequential encoding for type state
Post processing for work.cdvsresetstatemachine.behavioral
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\ADCvalueReady.vhd":25:7:25:19|Synthesizing work.adcvalueready.behavioral 
@N: CD233 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\ADCvalueReady.vhd":37:13:37:14|Using sequential encoding for type state
Post processing for work.adcvalueready.behavioral
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\ADCStateMachine.vhd":25:7:25:21|Synthesizing work.adcstatemachine.behavioral 
@N: CD231 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\ADCStateMachine.vhd":56:16:56:17|Using onehot encoding for type colstate (stidle="100000000000")
@N: CD231 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\ADCStateMachine.vhd":57:16:57:17|Using onehot encoding for type rowstate (stidle="10000000")
@W: CD434 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\ADCStateMachine.vhd":129:47:129:57|Signal exposurexdi in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\ADCStateMachine.vhd":129:125:129:136|Signal rowsettlexdi in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\ADCStateMachine.vhd":129:139:129:150|Signal colsettlexdi in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\ADCStateMachine.vhd":129:153:129:163|Signal exposuretxd in the sensitivity list is not used in the process
@W: CG296 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\ADCStateMachine.vhd":129:10:129:16|Incomplete sensitivity list - assuming completeness
@W: CG290 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\ADCStateMachine.vhd":209:22:209:31|Referenced variable exposurexd is not in sensitivity list
@W: CG296 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\ADCStateMachine.vhd":275:10:275:16|Incomplete sensitivity list - assuming completeness
@W: CG290 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\ADCStateMachine.vhd":326:5:326:15|Referenced variable countcolxdp is not in sensitivity list
@W: CG290 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\ADCStateMachine.vhd":312:5:312:15|Referenced variable startrowxsp is not in sensitivity list
Post processing for work.adcstatemachine.behavioral
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\monitorStateMachine.vhd":25:7:25:25|Synthesizing work.monitorstatemachine.behavioral 
@N: CD231 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\monitorStateMachine.vhd":69:13:69:14|Using onehot encoding for type state (stidle="100000000000")
Post processing for work.monitorstatemachine.behavioral
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\fifoStatemachine.vhd":25:7:25:22|Synthesizing work.fifostatemachine.behavioral 
@N: CD233 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\fifoStatemachine.vhd":54:13:54:14|Using sequential encoding for type state
Post processing for work.fifostatemachine.behavioral
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\synchronizerStateMachine.vhd":19:7:19:30|Synthesizing work.synchronizerstatemachine.behavioral 
@N: CD231 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\synchronizerStateMachine.vhd":46:13:46:14|Using onehot encoding for type state (stidle="100000")
@W: CD604 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\synchronizerStateMachine.vhd":215:6:215:19|OTHERS clause is not synthesized 
Post processing for work.synchronizerstatemachine.behavioral
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\timestampCounter.vhd":25:7:25:22|Synthesizing work.timestampcounter.behavioral 
Post processing for work.timestampcounter.behavioral
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\eventCounter.vhd":26:7:26:18|Synthesizing work.eventcounter.behavioral 
Post processing for work.eventcounter.behavioral
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\earlyPaketTimer.vhd":25:7:25:21|Synthesizing work.earlypakettimer.behavioral 
Post processing for work.earlypakettimer.behavioral
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\wordRegister.vhd":30:7:30:18|Synthesizing work.wordregister.behavioral 
Post processing for work.wordregister.behavioral
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\wordRegister.vhd":30:7:30:18|Synthesizing work.wordregister.behavioral 
Post processing for work.wordregister.behavioral
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\AERfifo.vhd":14:7:14:13|Synthesizing work.aerfifo.structure 
@N: CD630 :"D:\lscc\diamond\2.2_x64\cae_library\synthesis\vhdl\machxo.vhd":1597:10:1597:16|Synthesizing work.fifo8ka.syn_black_box 
Post processing for work.fifo8ka.syn_black_box
@N: CD630 :"D:\lscc\diamond\2.2_x64\cae_library\synthesis\vhdl\machxo.vhd":1278:10:1278:12|Synthesizing work.vlo.syn_black_box 
Post processing for work.vlo.syn_black_box
@N: CD630 :"D:\lscc\diamond\2.2_x64\cae_library\synthesis\vhdl\machxo.vhd":1270:10:1270:12|Synthesizing work.vhi.syn_black_box 
Post processing for work.vhi.syn_black_box
Post processing for work.aerfifo.structure
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\shiftRegister.vhd":30:7:30:19|Synthesizing work.shiftregister.behavioral 
Post processing for work.shiftregister.behavioral
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\clockgen.vhd":14:7:14:14|Synthesizing work.clockgen.structure 
@N: CD630 :"D:\lscc\diamond\2.2_x64\cae_library\synthesis\vhdl\machxo.vhd":1630:10:1630:16|Synthesizing work.ehxpllc.syn_black_box 
Post processing for work.ehxpllc.syn_black_box
Post processing for work.clockgen.structure
Post processing for work.usbaer_top_level.structural
@W: CL168 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\USBAER_top_level.vhd":591:2:591:24|Pruning instance cDVSResetStateMachine_1 -- not in use ... 
@N: CL201 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\synchronizerStateMachine.vhd":225:4:225:5|Trying to extract state machine for register StatexDP
Extracted state machine for register StatexDP
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
@N: CL201 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\fifoStatemachine.vhd":129:4:129:5|Trying to extract state machine for register StatexDP
Extracted state machine for register StatexDP
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\monitorStateMachine.vhd":275:4:275:5|Trying to extract state machine for register StatexDP
Extracted state machine for register StatexDP
State machine has 12 reachable states with original encodings of:
   000000000001
   000000000010
   000000000100
   000000001000
   000000010000
   000000100000
   000001000000
   000010000000
   000100000000
   001000000000
   010000000000
   100000000000
@N: CL201 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\ADCStateMachine.vhd":358:4:358:5|Trying to extract state machine for register StateRowxDP
Extracted state machine for register StateRowxDP
State machine has 7 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00010000
   00100000
   01000000
   10000000
@N: CL201 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\ADCStateMachine.vhd":358:4:358:5|Trying to extract state machine for register StateColxDP
Extracted state machine for register StateColxDP
State machine has 12 reachable states with original encodings of:
   000000000001
   000000000010
   000000000100
   000000001000
   000000010000
   000000100000
   000001000000
   000010000000
   000100000000
   001000000000
   010000000000
   100000000000
@W: CL159 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\ADCStateMachine.vhd":35:1:35:9|Input ADCovrxSI is unused
@W: CL159 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\ADCStateMachine.vhd":37:4:37:13|Input SRLatchxEI is unused
@N: CL201 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\ADCvalueReady.vhd":80:4:80:5|Trying to extract state machine for register StatexDP
Extracted state machine for register StatexDP
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\cDVSResetStateMachine.vhd":107:4:107:5|Trying to extract state machine for register StatexDP
Extracted state machine for register StatexDP
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL159 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\cDVSResetStateMachine.vhd":31:4:31:12|Input RxcolGxSI is unused
@W: CL159 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\USBAER_top_level.vhd":62:4:62:11|Input FXLEDxSI is unused
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 09 14:20:57 2014

###########################################################]
Premap Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 618R, Built Mar 14 2013 09:58:16
Copyright (C) 1994-2012, Synopsys Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.
Product Version G-2012.09L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

@L: C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\SBret20\SBret20_SBret20_scck.rpt 
Printing clock  summary report in "C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\SBret20\SBret20_SBret20_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 93MB peak: 93MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 93MB peak: 93MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 108MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 110MB)

@W: FX469 :|Found undriven nets DebugxSIO[15] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[14] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[13] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[12] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[11] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[10] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[9] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[8] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[7] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[6] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[5] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[4] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[3] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[2] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[1] to be optimized by the mapper. 


Clock Summary
**************

Start                             Requested      Requested     Clock        Clock                
Clock                             Frequency      Period        Type         Group                
-------------------------------------------------------------------------------------------------
clockgen|CLKOP_inferred_clock     153.1 MHz      6.533         inferred     Autoconstr_clkgroup_0
USBAER_top_level|IfClockxCI       4.1 MHz        241.479       inferred     Autoconstr_clkgroup_1
USBAER_top_level|PC1xSIO          1000.0 MHz     1.000         inferred     Autoconstr_clkgroup_2
USBAER_top_level|PC2xSIO          1.0 MHz        1000.000      inferred     Autoconstr_clkgroup_3
=================================================================================================

@W: MT529 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\wordregister.vhd":63:4:63:5|Found inferred clock clockgen|CLKOP_inferred_clock which controls 143 sequential elements including uMonitorAddressRegister.StatexDP[9:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\wordregister.vhd":63:4:63:5|Found inferred clock USBAER_top_level|IfClockxCI which controls 116 sequential elements including uADCRegister.StatexDP[13:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\shiftregister.vhd":65:4:65:5|Found inferred clock USBAER_top_level|PC1xSIO which controls 80 sequential elements including shiftRegister_1.StatexD[79:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\shiftregister.vhd":52:4:52:5|Found inferred clock USBAER_top_level|PC2xSIO which controls 80 sequential elements including shiftRegister_1.DataOutxDO[79:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

syn_allowed_resources : blockrams=3  set on top level netlist USBAER_top_level
Finished Pre Mapping Phase.Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 09 14:20:59 2014

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 618R, Built Mar 14 2013 09:58:16
Copyright (C) 1994-2012, Synopsys Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.
Product Version G-2012.09L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 106MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 108MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MO111 :|Tristate driver tri0_inst on net DebugxSIO[15] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri1_inst on net DebugxSIO[14] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri2_inst on net DebugxSIO[13] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri3_inst on net DebugxSIO[12] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri4_inst on net DebugxSIO[11] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri5_inst on net DebugxSIO[10] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri6_inst on net DebugxSIO[9] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri7_inst on net DebugxSIO[8] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri8_inst on net DebugxSIO[7] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri9_inst on net DebugxSIO[6] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri10_inst on net DebugxSIO[5] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri11_inst on net DebugxSIO[4] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri12_inst on net DebugxSIO[3] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri13_inst on net DebugxSIO[2] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri14_inst on net DebugxSIO[1] has its enable tied to GND (module USBAER_top_level) 

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N:"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\timestampcounter.vhd":67:4:67:5|Found counter in view:work.USBAER_top_level(structural) inst uTimestampCounter.CountxDP[14:0]
@N:"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\earlypakettimer.vhd":57:4:57:5|Found counter in view:work.earlyPaketTimer(behavioral) inst CountxDP[20:0]
@N:"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\eventcounter.vhd":63:4:63:5|Found counter in view:work.eventCounter(behavioral) inst CountxDP[8:0]
Encoding state machine StatexDP[0:5] (view:work.synchronizerStateMachine(behavioral))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@N:"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\synchronizerstatemachine.vhd":225:4:225:5|Found counter in view:work.synchronizerStateMachine(behavioral) inst CounterxDP[13:0]
@N:"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\synchronizerstatemachine.vhd":225:4:225:5|Found counter in view:work.synchronizerStateMachine(behavioral) inst DividerxDP[6:0]
Encoding state machine StatexDP[0:3] (view:work.fifoStatemachine(behavioral))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
Encoding state machine StatexDP[0:11] (view:work.monitorStateMachine(behavioral))
original code -> new code
   000000000001 -> 000000000001
   000000000010 -> 000000000010
   000000000100 -> 000000000100
   000000001000 -> 000000001000
   000000010000 -> 000000010000
   000000100000 -> 000000100000
   000001000000 -> 000001000000
   000010000000 -> 000010000000
   000100000000 -> 000100000000
   001000000000 -> 001000000000
   010000000000 -> 010000000000
   100000000000 -> 100000000000
@N:"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\monitorstatemachine.vhd":275:4:275:5|Found updn counter in view:work.monitorStateMachine(behavioral) inst TimestampOverflowxDP[15:0] 
@N:"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\monitorstatemachine.vhd":275:4:275:5|Found counter in view:work.monitorStateMachine(behavioral) inst CountxDP[7:0]
Encoding state machine StateColxDP[0:11] (view:work.ADCStateMachine(behavioral))
original code -> new code
   000000000001 -> 000000000001
   000000000010 -> 000000000010
   000000000100 -> 000000000100
   000000001000 -> 000000001000
   000000010000 -> 000000010000
   000000100000 -> 000000100000
   000001000000 -> 000001000000
   000010000000 -> 000010000000
   000100000000 -> 000100000000
   001000000000 -> 001000000000
   010000000000 -> 010000000000
   100000000000 -> 100000000000
Encoding state machine StateRowxDP[0:6] (view:work.ADCStateMachine(behavioral))
original code -> new code
   00000001 -> 0000001
   00000010 -> 0000010
   00000100 -> 0000100
   00010000 -> 0001000
   00100000 -> 0010000
   01000000 -> 0100000
   10000000 -> 1000000
@N:"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\adcstatemachine.vhd":358:4:358:5|Found counter in view:work.ADCStateMachine(behavioral) inst DividerColxDP[32:0]
@N:"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\adcstatemachine.vhd":358:4:358:5|Found counter in view:work.ADCStateMachine(behavioral) inst CountRowxDP[7:0]
@N:"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\adcstatemachine.vhd":358:4:358:5|Found counter in view:work.ADCStateMachine(behavioral) inst DividerRowxDP[16:0]
@N:"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\adcstatemachine.vhd":358:4:358:5|Found counter in view:work.ADCStateMachine(behavioral) inst CountColxDP[17:0]
Encoding state machine StatexDP[0:3] (view:work.ADCvalueReady(behavioral))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)



Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 152MB peak: 154MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -3.44ns		 375 /       415
------------------------------------------------------------

@N: FX271 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\monitorstatemachine.vhd":174:6:174:29|Instance "monitorStateMachine_1.StatexDP[6]" with 21 loads replicated 1 times to improve timing 
@N: FX271 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\monitorstatemachine.vhd":161:6:161:23|Instance "monitorStateMachine_1.StatexDP[7]" with 19 loads replicated 1 times to improve timing 
Timing driven replication report
Added 2 Registers via timing driven replication
Added 2 LUTs via timing driven replication

@N: FX271 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\timestampcounter.vhd":67:4:67:5|Instance "uTimestampCounter.CountxDP[14]" with 4 loads replicated 1 times to improve timing 
Added 1 Registers via timing driven replication
Added 0 LUTs via timing driven replication


Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -2.92ns		 379 /       418
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -2.92ns		 379 /       418
------------------------------------------------------------


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 140MB peak: 154MB)

@N: FX164 |The option to pack flops in the IOB has not been specified 
@W: MO111 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\usbaer_top_level.vhd":93:4:93:12|Tristate driver DebugxSIO_obuft_1_.un1[0] on net DebugxSIO[1] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\usbaer_top_level.vhd":93:4:93:12|Tristate driver DebugxSIO_obuft_2_.un1[0] on net DebugxSIO[2] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\usbaer_top_level.vhd":93:4:93:12|Tristate driver DebugxSIO_obuft_3_.un1[0] on net DebugxSIO[3] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\usbaer_top_level.vhd":93:4:93:12|Tristate driver DebugxSIO_obuft_4_.un1[0] on net DebugxSIO[4] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\usbaer_top_level.vhd":93:4:93:12|Tristate driver DebugxSIO_obuft_5_.un1[0] on net DebugxSIO[5] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\usbaer_top_level.vhd":93:4:93:12|Tristate driver DebugxSIO_obuft_6_.un1[0] on net DebugxSIO[6] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\usbaer_top_level.vhd":93:4:93:12|Tristate driver DebugxSIO_obuft_7_.un1[0] on net DebugxSIO[7] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\usbaer_top_level.vhd":93:4:93:12|Tristate driver DebugxSIO_obuft_8_.un1[0] on net DebugxSIO[8] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\usbaer_top_level.vhd":93:4:93:12|Tristate driver DebugxSIO_obuft_9_.un1[0] on net DebugxSIO[9] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\usbaer_top_level.vhd":93:4:93:12|Tristate driver DebugxSIO_obuft_10_.un1[0] on net DebugxSIO[10] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\usbaer_top_level.vhd":93:4:93:12|Tristate driver DebugxSIO_obuft_11_.un1[0] on net DebugxSIO[11] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\usbaer_top_level.vhd":93:4:93:12|Tristate driver DebugxSIO_obuft_12_.un1[0] on net DebugxSIO[12] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\usbaer_top_level.vhd":93:4:93:12|Tristate driver DebugxSIO_obuft_13_.un1[0] on net DebugxSIO[13] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\usbaer_top_level.vhd":93:4:93:12|Tristate driver DebugxSIO_obuft_14_.un1[0] on net DebugxSIO[14] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\usbaer_top_level.vhd":93:4:93:12|Tristate driver DebugxSIO_obuft_15_.un1[0] on net DebugxSIO[15] has its enable tied to GND (module USBAER_top_level) 

Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 141MB peak: 154MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 274 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 144 clock pin(s) of sequential element(s)
0 instances converted, 144 sequential instances remain driven by gated/generated clocks

==================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                 
--------------------------------------------------------------------------------------------------------
@K:CKID0002       IfClockxCI          port                   114        ADCStateMachine_1.StateRowxDP[6]
@K:CKID0003       PC1xSIO             port                   80         shiftRegister_1.StatexD[79]     
@K:CKID0004       PC2xSIO             port                   80         shiftRegister_1.DataOutxDO[0]   
========================================================================================================
=================================================================================================== Gated/Generated Clocks ====================================================================================================
Clock Tree ID     Driving Element          Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       uClockGen.PLLCInst_0     EHXPLLC                144        AERREQxSB           Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
===============================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\SBret20\SBret20_SBret20.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 141MB peak: 154MB)

Writing EDIF Netlist and constraint files
G-2012.09L-SP1 
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 
@W|Block-path constraint from CLKNET "clockgen|CLKOP_inferred_clock" to PORT "USBAER_top_level|PC2xSIO" not forward annotated in -lpf file. 
@W|Block-path constraint from CLKNET "clockgen|CLKOP_inferred_clock" to PORT "USBAER_top_level|PC1xSIO" not forward annotated in -lpf file. 
@W|Block-path constraint from CLKNET "clockgen|CLKOP_inferred_clock" to PORT "USBAER_top_level|IfClockxCI" not forward annotated in -lpf file. 
@W|Block-path constraint from PORT "USBAER_top_level|PC2xSIO" to CLKNET "clockgen|CLKOP_inferred_clock" not forward annotated in -lpf file. 
@W|Block-path constraint from PORT "USBAER_top_level|PC1xSIO" to CLKNET "clockgen|CLKOP_inferred_clock" not forward annotated in -lpf file. 
@W|Block-path constraint from PORT "USBAER_top_level|IfClockxCI" to CLKNET "clockgen|CLKOP_inferred_clock" not forward annotated in -lpf file. 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 145MB peak: 154MB)

@W: MT246 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret20\sourcecode\aerfifo.vhd":179:4:179:14|Blackbox FIFO8KA is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock USBAER_top_level|IfClockxCI with period 8.26ns. Please declare a user-defined clock on object "p:IfClockxCI"

@W: MT420 |Found inferred clock USBAER_top_level|PC1xSIO with period 1.48ns. Please declare a user-defined clock on object "p:PC1xSIO"

@W: MT420 |Found inferred clock USBAER_top_level|PC2xSIO with period 1000.00ns. Please declare a user-defined clock on object "p:PC2xSIO"

@W: MT420 |Found inferred clock clockgen|CLKOP_inferred_clock with period 7.78ns. Please declare a user-defined clock on object "n:uClockGen.CLKOP"



##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jul 09 14:21:03 2014
#


Top view:               USBAER_top_level
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -1.458

@N: MT286 |System clock period 0.000 stretches to negative invalid value -- ignoring stretching.
                                  Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                    Frequency     Frequency     Period        Period        Slack      Type         Group                
---------------------------------------------------------------------------------------------------------------------------------------
USBAER_top_level|IfClockxCI       121.0 MHz     102.8 MHz     8.265         9.723         -1.458     inferred     Autoconstr_clkgroup_1
USBAER_top_level|PC1xSIO          676.5 MHz     575.0 MHz     1.478         1.739         -0.261     inferred     Autoconstr_clkgroup_2
USBAER_top_level|PC2xSIO          1.0 MHz       NA            1000.000      NA            NA         inferred     Autoconstr_clkgroup_3
clockgen|CLKOP_inferred_clock     128.6 MHz     109.3 MHz     7.777         9.149         -1.372     inferred     Autoconstr_clkgroup_0
System                            1.0 MHz       1.0 MHz       1000.000      997.922       2.078      system       system_clkgroup      
=======================================================================================================================================





Clock Relationships
*******************

Clocks                                                        |    rise  to  rise      |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                       Ending                         |  constraint  slack     |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
System                         System                         |  1000.000    1000.000  |  No paths    -      |  No paths    -      |  No paths    -    
System                         clockgen|CLKOP_inferred_clock  |  7.777       2.078     |  No paths    -      |  No paths    -      |  No paths    -    
System                         USBAER_top_level|IfClockxCI    |  8.265       5.208     |  No paths    -      |  No paths    -      |  No paths    -    
clockgen|CLKOP_inferred_clock  System                         |  7.777       4.319     |  No paths    -      |  No paths    -      |  No paths    -    
clockgen|CLKOP_inferred_clock  clockgen|CLKOP_inferred_clock  |  7.777       -1.372    |  No paths    -      |  No paths    -      |  No paths    -    
clockgen|CLKOP_inferred_clock  USBAER_top_level|IfClockxCI    |  Diff grp    -         |  No paths    -      |  No paths    -      |  No paths    -    
USBAER_top_level|IfClockxCI    System                         |  8.265       5.391     |  No paths    -      |  No paths    -      |  No paths    -    
USBAER_top_level|IfClockxCI    clockgen|CLKOP_inferred_clock  |  Diff grp    -         |  No paths    -      |  No paths    -      |  No paths    -    
USBAER_top_level|IfClockxCI    USBAER_top_level|IfClockxCI    |  8.265       -1.459    |  No paths    -      |  4.132       0.712  |  No paths    -    
USBAER_top_level|PC1xSIO       USBAER_top_level|PC1xSIO       |  1.478       -0.261    |  No paths    -      |  No paths    -      |  No paths    -    
USBAER_top_level|PC1xSIO       USBAER_top_level|PC2xSIO       |  No paths    -         |  No paths    -      |  Diff grp    -      |  No paths    -    
USBAER_top_level|PC2xSIO       USBAER_top_level|IfClockxCI    |  No paths    -         |  No paths    -      |  No paths    -      |  Diff grp    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: USBAER_top_level|IfClockxCI
====================================



Starting Points with Worst Slack
********************************

                                        Starting                                                                  Arrival           
Instance                                Reference                       Type        Pin     Net                   Time        Slack 
                                        Clock                                                                                       
------------------------------------------------------------------------------------------------------------------------------------
ADCStateMachine_1.DividerColxDP[17]     USBAER_top_level|IfClockxCI     FD1P3DX     Q       DividerColxDP[17]     1.672       -1.458
ADCStateMachine_1.DividerColxDP[18]     USBAER_top_level|IfClockxCI     FD1P3DX     Q       DividerColxDP[18]     1.672       -1.458
ADCStateMachine_1.DividerColxDP[19]     USBAER_top_level|IfClockxCI     FD1P3DX     Q       DividerColxDP[19]     1.660       -1.319
ADCStateMachine_1.DividerColxDP[20]     USBAER_top_level|IfClockxCI     FD1P3DX     Q       DividerColxDP[20]     1.660       -1.319
ADCStateMachine_1.DividerColxDP[21]     USBAER_top_level|IfClockxCI     FD1P3DX     Q       DividerColxDP[21]     1.660       -1.319
ADCStateMachine_1.DividerColxDP[22]     USBAER_top_level|IfClockxCI     FD1P3DX     Q       DividerColxDP[22]     1.660       -1.319
ADCStateMachine_1.DividerColxDP[23]     USBAER_top_level|IfClockxCI     FD1P3DX     Q       DividerColxDP[23]     1.660       -1.190
ADCStateMachine_1.DividerColxDP[24]     USBAER_top_level|IfClockxCI     FD1P3DX     Q       DividerColxDP[24]     1.660       -1.190
ADCStateMachine_1.DividerColxDP[25]     USBAER_top_level|IfClockxCI     FD1P3DX     Q       DividerColxDP[25]     1.660       -1.190
ADCStateMachine_1.DividerColxDP[26]     USBAER_top_level|IfClockxCI     FD1P3DX     Q       DividerColxDP[26]     1.660       -1.190
====================================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                                    Required           
Instance                               Reference                       Type        Pin     Net                     Time         Slack 
                                       Clock                                                                                          
--------------------------------------------------------------------------------------------------------------------------------------
ADCStateMachine_1.DividerColxDP[0]     USBAER_top_level|IfClockxCI     FD1P3DX     D       DividerColxDP_lm[0]     7.262        -1.458
ADCStateMachine_1.DividerColxDP[1]     USBAER_top_level|IfClockxCI     FD1P3DX     D       DividerColxDP_lm[1]     7.262        -1.458
ADCStateMachine_1.DividerColxDP[2]     USBAER_top_level|IfClockxCI     FD1P3DX     D       DividerColxDP_lm[2]     7.262        -1.458
ADCStateMachine_1.DividerColxDP[3]     USBAER_top_level|IfClockxCI     FD1P3DX     D       DividerColxDP_lm[3]     7.262        -1.458
ADCStateMachine_1.DividerColxDP[4]     USBAER_top_level|IfClockxCI     FD1P3DX     D       DividerColxDP_lm[4]     7.262        -1.458
ADCStateMachine_1.DividerColxDP[5]     USBAER_top_level|IfClockxCI     FD1P3DX     D       DividerColxDP_lm[5]     7.262        -1.458
ADCStateMachine_1.DividerColxDP[6]     USBAER_top_level|IfClockxCI     FD1P3DX     D       DividerColxDP_lm[6]     7.262        -1.458
ADCStateMachine_1.DividerColxDP[7]     USBAER_top_level|IfClockxCI     FD1P3DX     D       DividerColxDP_lm[7]     7.262        -1.458
ADCStateMachine_1.DividerColxDP[8]     USBAER_top_level|IfClockxCI     FD1P3DX     D       DividerColxDP_lm[8]     7.262        -1.458
ADCStateMachine_1.DividerColxDP[9]     USBAER_top_level|IfClockxCI     FD1P3DX     D       DividerColxDP_lm[9]     7.262        -1.458
======================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.265
    - Setup time:                            1.003
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.262

    - Propagation time:                      8.720
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.458

    Number of logic level(s):                8
    Starting point:                          ADCStateMachine_1.DividerColxDP[17] / Q
    Ending point:                            ADCStateMachine_1.DividerColxDP[0] / D
    The start point is clocked by            USBAER_top_level|IfClockxCI [rising] on pin CK
    The end   point is clocked by            USBAER_top_level|IfClockxCI [rising] on pin CK

Instance / Net                                                          Pin       Pin               Arrival     No. of    
Name                                                       Type         Name      Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
ADCStateMachine_1.DividerColxDP[17]                        FD1P3DX      Q         Out     1.672     1.672       -         
DividerColxDP[17]                                          Net          -         -       -         -           6         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_df17          ORCALUT4     A         In      0.000     1.672       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_df17          ORCALUT4     Z         Out     1.189     2.861       -         
un1_DividerColxDP_2_df17                                   Net          -         -       -         -           1         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[16]     CCU2         A1        In      0.000     2.861       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[16]     CCU2         COUT1     Out     1.761     4.622       -         
un1_DividerColxDP_2_cry[17]                                Net          -         -       -         -           1         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[19]     CCU2         CIN       In      0.000     4.622       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[19]     CCU2         COUT1     Out     0.128     4.750       -         
un1_DividerColxDP_2_cry[21]                                Net          -         -       -         -           1         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[23]     CCU2         CIN       In      0.000     4.750       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[23]     CCU2         COUT1     Out     0.128     4.878       -         
un1_DividerColxDP_2_cry[25]                                Net          -         -       -         -           1         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[27]     CCU2         CIN       In      0.000     4.878       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[27]     CCU2         COUT1     Out     0.128     5.006       -         
un1_DividerColxDP_2_cry[29]                                Net          -         -       -         -           1         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[31]     CCU2         CIN       In      0.000     5.006       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[31]     CCU2         COUT0     Out     1.244     6.250       -         
N_144_li                                                   Net          -         -       -         -           4         
ADCStateMachine_1.un1_StateColxDN_1_sqmuxa_0_o4_0_0        ORCALUT4     A         In      0.000     6.250       -         
ADCStateMachine_1.un1_StateColxDN_1_sqmuxa_0_o4_0_0        ORCALUT4     Z         Out     1.713     7.963       -         
un1_StateColxDN_1_sqmuxa_0_o4_0_0                          Net          -         -       -         -           33        
ADCStateMachine_1.DividerColxDP_lm_0[0]                    ORCALUT4     D         In      0.000     7.963       -         
ADCStateMachine_1.DividerColxDP_lm_0[0]                    ORCALUT4     Z         Out     0.757     8.720       -         
DividerColxDP_lm[0]                                        Net          -         -       -         -           1         
ADCStateMachine_1.DividerColxDP[0]                         FD1P3DX      D         In      0.000     8.720       -         
==========================================================================================================================


Path information for path number 2: 
      Requested Period:                      8.265
    - Setup time:                            1.003
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.262

    - Propagation time:                      8.720
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.458

    Number of logic level(s):                8
    Starting point:                          ADCStateMachine_1.DividerColxDP[18] / Q
    Ending point:                            ADCStateMachine_1.DividerColxDP[0] / D
    The start point is clocked by            USBAER_top_level|IfClockxCI [rising] on pin CK
    The end   point is clocked by            USBAER_top_level|IfClockxCI [rising] on pin CK

Instance / Net                                                          Pin       Pin               Arrival     No. of    
Name                                                       Type         Name      Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
ADCStateMachine_1.DividerColxDP[18]                        FD1P3DX      Q         Out     1.672     1.672       -         
DividerColxDP[18]                                          Net          -         -       -         -           6         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_df17          ORCALUT4     B         In      0.000     1.672       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_df17          ORCALUT4     Z         Out     1.189     2.861       -         
un1_DividerColxDP_2_df17                                   Net          -         -       -         -           1         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[16]     CCU2         A1        In      0.000     2.861       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[16]     CCU2         COUT1     Out     1.761     4.622       -         
un1_DividerColxDP_2_cry[17]                                Net          -         -       -         -           1         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[19]     CCU2         CIN       In      0.000     4.622       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[19]     CCU2         COUT1     Out     0.128     4.750       -         
un1_DividerColxDP_2_cry[21]                                Net          -         -       -         -           1         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[23]     CCU2         CIN       In      0.000     4.750       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[23]     CCU2         COUT1     Out     0.128     4.878       -         
un1_DividerColxDP_2_cry[25]                                Net          -         -       -         -           1         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[27]     CCU2         CIN       In      0.000     4.878       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[27]     CCU2         COUT1     Out     0.128     5.006       -         
un1_DividerColxDP_2_cry[29]                                Net          -         -       -         -           1         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[31]     CCU2         CIN       In      0.000     5.006       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[31]     CCU2         COUT0     Out     1.244     6.250       -         
N_144_li                                                   Net          -         -       -         -           4         
ADCStateMachine_1.un1_StateColxDN_1_sqmuxa_0_o4_0_0        ORCALUT4     A         In      0.000     6.250       -         
ADCStateMachine_1.un1_StateColxDN_1_sqmuxa_0_o4_0_0        ORCALUT4     Z         Out     1.713     7.963       -         
un1_StateColxDN_1_sqmuxa_0_o4_0_0                          Net          -         -       -         -           33        
ADCStateMachine_1.DividerColxDP_lm_0[0]                    ORCALUT4     D         In      0.000     7.963       -         
ADCStateMachine_1.DividerColxDP_lm_0[0]                    ORCALUT4     Z         Out     0.757     8.720       -         
DividerColxDP_lm[0]                                        Net          -         -       -         -           1         
ADCStateMachine_1.DividerColxDP[0]                         FD1P3DX      D         In      0.000     8.720       -         
==========================================================================================================================


Path information for path number 3: 
      Requested Period:                      8.265
    - Setup time:                            1.003
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.262

    - Propagation time:                      8.720
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.458

    Number of logic level(s):                8
    Starting point:                          ADCStateMachine_1.DividerColxDP[17] / Q
    Ending point:                            ADCStateMachine_1.DividerColxDP[0] / D
    The start point is clocked by            USBAER_top_level|IfClockxCI [rising] on pin CK
    The end   point is clocked by            USBAER_top_level|IfClockxCI [rising] on pin CK

Instance / Net                                                          Pin       Pin               Arrival     No. of    
Name                                                       Type         Name      Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
ADCStateMachine_1.DividerColxDP[17]                        FD1P3DX      Q         Out     1.672     1.672       -         
DividerColxDP[17]                                          Net          -         -       -         -           6         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_lt17          ORCALUT4     A         In      0.000     1.672       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_lt17          ORCALUT4     Z         Out     1.189     2.861       -         
un1_DividerColxDP_2_lt17                                   Net          -         -       -         -           1         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[16]     CCU2         B1        In      0.000     2.861       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[16]     CCU2         COUT1     Out     1.761     4.622       -         
un1_DividerColxDP_2_cry[17]                                Net          -         -       -         -           1         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[19]     CCU2         CIN       In      0.000     4.622       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[19]     CCU2         COUT1     Out     0.128     4.750       -         
un1_DividerColxDP_2_cry[21]                                Net          -         -       -         -           1         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[23]     CCU2         CIN       In      0.000     4.750       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[23]     CCU2         COUT1     Out     0.128     4.878       -         
un1_DividerColxDP_2_cry[25]                                Net          -         -       -         -           1         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[27]     CCU2         CIN       In      0.000     4.878       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[27]     CCU2         COUT1     Out     0.128     5.006       -         
un1_DividerColxDP_2_cry[29]                                Net          -         -       -         -           1         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[31]     CCU2         CIN       In      0.000     5.006       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[31]     CCU2         COUT0     Out     1.244     6.250       -         
N_144_li                                                   Net          -         -       -         -           4         
ADCStateMachine_1.un1_StateColxDN_1_sqmuxa_0_o4_0_0        ORCALUT4     A         In      0.000     6.250       -         
ADCStateMachine_1.un1_StateColxDN_1_sqmuxa_0_o4_0_0        ORCALUT4     Z         Out     1.713     7.963       -         
un1_StateColxDN_1_sqmuxa_0_o4_0_0                          Net          -         -       -         -           33        
ADCStateMachine_1.DividerColxDP_lm_0[0]                    ORCALUT4     D         In      0.000     7.963       -         
ADCStateMachine_1.DividerColxDP_lm_0[0]                    ORCALUT4     Z         Out     0.757     8.720       -         
DividerColxDP_lm[0]                                        Net          -         -       -         -           1         
ADCStateMachine_1.DividerColxDP[0]                         FD1P3DX      D         In      0.000     8.720       -         
==========================================================================================================================


Path information for path number 4: 
      Requested Period:                      8.265
    - Setup time:                            1.003
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.262

    - Propagation time:                      8.720
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.458

    Number of logic level(s):                8
    Starting point:                          ADCStateMachine_1.DividerColxDP[17] / Q
    Ending point:                            ADCStateMachine_1.DividerColxDP[32] / D
    The start point is clocked by            USBAER_top_level|IfClockxCI [rising] on pin CK
    The end   point is clocked by            USBAER_top_level|IfClockxCI [rising] on pin CK

Instance / Net                                                          Pin       Pin               Arrival     No. of    
Name                                                       Type         Name      Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
ADCStateMachine_1.DividerColxDP[17]                        FD1P3DX      Q         Out     1.672     1.672       -         
DividerColxDP[17]                                          Net          -         -       -         -           6         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_df17          ORCALUT4     A         In      0.000     1.672       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_df17          ORCALUT4     Z         Out     1.189     2.861       -         
un1_DividerColxDP_2_df17                                   Net          -         -       -         -           1         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[16]     CCU2         A1        In      0.000     2.861       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[16]     CCU2         COUT1     Out     1.761     4.622       -         
un1_DividerColxDP_2_cry[17]                                Net          -         -       -         -           1         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[19]     CCU2         CIN       In      0.000     4.622       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[19]     CCU2         COUT1     Out     0.128     4.750       -         
un1_DividerColxDP_2_cry[21]                                Net          -         -       -         -           1         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[23]     CCU2         CIN       In      0.000     4.750       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[23]     CCU2         COUT1     Out     0.128     4.878       -         
un1_DividerColxDP_2_cry[25]                                Net          -         -       -         -           1         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[27]     CCU2         CIN       In      0.000     4.878       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[27]     CCU2         COUT1     Out     0.128     5.006       -         
un1_DividerColxDP_2_cry[29]                                Net          -         -       -         -           1         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[31]     CCU2         CIN       In      0.000     5.006       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[31]     CCU2         COUT0     Out     1.244     6.250       -         
N_144_li                                                   Net          -         -       -         -           4         
ADCStateMachine_1.un1_StateColxDN_1_sqmuxa_0_o4_0_0        ORCALUT4     A         In      0.000     6.250       -         
ADCStateMachine_1.un1_StateColxDN_1_sqmuxa_0_o4_0_0        ORCALUT4     Z         Out     1.713     7.963       -         
un1_StateColxDN_1_sqmuxa_0_o4_0_0                          Net          -         -       -         -           33        
ADCStateMachine_1.DividerColxDP_lm_0[32]                   ORCALUT4     D         In      0.000     7.963       -         
ADCStateMachine_1.DividerColxDP_lm_0[32]                   ORCALUT4     Z         Out     0.757     8.720       -         
DividerColxDP_lm[32]                                       Net          -         -       -         -           1         
ADCStateMachine_1.DividerColxDP[32]                        FD1P3DX      D         In      0.000     8.720       -         
==========================================================================================================================


Path information for path number 5: 
      Requested Period:                      8.265
    - Setup time:                            1.003
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.262

    - Propagation time:                      8.720
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.458

    Number of logic level(s):                8
    Starting point:                          ADCStateMachine_1.DividerColxDP[17] / Q
    Ending point:                            ADCStateMachine_1.DividerColxDP[31] / D
    The start point is clocked by            USBAER_top_level|IfClockxCI [rising] on pin CK
    The end   point is clocked by            USBAER_top_level|IfClockxCI [rising] on pin CK

Instance / Net                                                          Pin       Pin               Arrival     No. of    
Name                                                       Type         Name      Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
ADCStateMachine_1.DividerColxDP[17]                        FD1P3DX      Q         Out     1.672     1.672       -         
DividerColxDP[17]                                          Net          -         -       -         -           6         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_df17          ORCALUT4     A         In      0.000     1.672       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_df17          ORCALUT4     Z         Out     1.189     2.861       -         
un1_DividerColxDP_2_df17                                   Net          -         -       -         -           1         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[16]     CCU2         A1        In      0.000     2.861       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[16]     CCU2         COUT1     Out     1.761     4.622       -         
un1_DividerColxDP_2_cry[17]                                Net          -         -       -         -           1         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[19]     CCU2         CIN       In      0.000     4.622       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[19]     CCU2         COUT1     Out     0.128     4.750       -         
un1_DividerColxDP_2_cry[21]                                Net          -         -       -         -           1         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[23]     CCU2         CIN       In      0.000     4.750       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[23]     CCU2         COUT1     Out     0.128     4.878       -         
un1_DividerColxDP_2_cry[25]                                Net          -         -       -         -           1         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[27]     CCU2         CIN       In      0.000     4.878       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[27]     CCU2         COUT1     Out     0.128     5.006       -         
un1_DividerColxDP_2_cry[29]                                Net          -         -       -         -           1         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[31]     CCU2         CIN       In      0.000     5.006       -         
ADCStateMachine_1.p_col\.un1_DividerColxDP_2_cry_0[31]     CCU2         COUT0     Out     1.244     6.250       -         
N_144_li                                                   Net          -         -       -         -           4         
ADCStateMachine_1.un1_StateColxDN_1_sqmuxa_0_o4_0_0        ORCALUT4     A         In      0.000     6.250       -         
ADCStateMachine_1.un1_StateColxDN_1_sqmuxa_0_o4_0_0        ORCALUT4     Z         Out     1.713     7.963       -         
un1_StateColxDN_1_sqmuxa_0_o4_0_0                          Net          -         -       -         -           33        
ADCStateMachine_1.DividerColxDP_lm_0[31]                   ORCALUT4     D         In      0.000     7.963       -         
ADCStateMachine_1.DividerColxDP_lm_0[31]                   ORCALUT4     Z         Out     0.757     8.720       -         
DividerColxDP_lm[31]                                       Net          -         -       -         -           1         
ADCStateMachine_1.DividerColxDP[31]                        FD1P3DX      D         In      0.000     8.720       -         
==========================================================================================================================




====================================
Detailed Report for Clock: USBAER_top_level|PC1xSIO
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                        Arrival           
Instance                       Reference                    Type        Pin     Net            Time        Slack 
                               Clock                                                                             
-----------------------------------------------------------------------------------------------------------------
shiftRegister_1.StatexD[0]     USBAER_top_level|PC1xSIO     FD1S3DX     Q       StatexD[0]     1.456       -0.261
shiftRegister_1.StatexD[1]     USBAER_top_level|PC1xSIO     FD1S3DX     Q       StatexD[1]     1.456       -0.261
shiftRegister_1.StatexD[2]     USBAER_top_level|PC1xSIO     FD1S3DX     Q       StatexD[2]     1.456       -0.261
shiftRegister_1.StatexD[3]     USBAER_top_level|PC1xSIO     FD1S3DX     Q       StatexD[3]     1.456       -0.261
shiftRegister_1.StatexD[4]     USBAER_top_level|PC1xSIO     FD1S3DX     Q       StatexD[4]     1.456       -0.261
shiftRegister_1.StatexD[5]     USBAER_top_level|PC1xSIO     FD1S3DX     Q       StatexD[5]     1.456       -0.261
shiftRegister_1.StatexD[6]     USBAER_top_level|PC1xSIO     FD1S3DX     Q       StatexD[6]     1.456       -0.261
shiftRegister_1.StatexD[7]     USBAER_top_level|PC1xSIO     FD1S3DX     Q       StatexD[7]     1.456       -0.261
shiftRegister_1.StatexD[8]     USBAER_top_level|PC1xSIO     FD1S3DX     Q       StatexD[8]     1.456       -0.261
shiftRegister_1.StatexD[9]     USBAER_top_level|PC1xSIO     FD1S3DX     Q       StatexD[9]     1.456       -0.261
=================================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                        Required           
Instance                        Reference                    Type        Pin     Net            Time         Slack 
                                Clock                                                                              
-------------------------------------------------------------------------------------------------------------------
shiftRegister_1.StatexD[1]      USBAER_top_level|PC1xSIO     FD1S3DX     D       StatexD[0]     1.195        -0.261
shiftRegister_1.StatexD[2]      USBAER_top_level|PC1xSIO     FD1S3DX     D       StatexD[1]     1.195        -0.261
shiftRegister_1.StatexD[3]      USBAER_top_level|PC1xSIO     FD1S3DX     D       StatexD[2]     1.195        -0.261
shiftRegister_1.StatexD[4]      USBAER_top_level|PC1xSIO     FD1S3DX     D       StatexD[3]     1.195        -0.261
shiftRegister_1.StatexD[5]      USBAER_top_level|PC1xSIO     FD1S3DX     D       StatexD[4]     1.195        -0.261
shiftRegister_1.StatexD[6]      USBAER_top_level|PC1xSIO     FD1S3DX     D       StatexD[5]     1.195        -0.261
shiftRegister_1.StatexD[7]      USBAER_top_level|PC1xSIO     FD1S3DX     D       StatexD[6]     1.195        -0.261
shiftRegister_1.StatexD[8]      USBAER_top_level|PC1xSIO     FD1S3DX     D       StatexD[7]     1.195        -0.261
shiftRegister_1.StatexD[9]      USBAER_top_level|PC1xSIO     FD1S3DX     D       StatexD[8]     1.195        -0.261
shiftRegister_1.StatexD[10]     USBAER_top_level|PC1xSIO     FD1S3DX     D       StatexD[9]     1.195        -0.261
===================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.478
    - Setup time:                            0.283
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.195

    - Propagation time:                      1.456
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.261

    Number of logic level(s):                0
    Starting point:                          shiftRegister_1.StatexD[0] / Q
    Ending point:                            shiftRegister_1.StatexD[1] / D
    The start point is clocked by            USBAER_top_level|PC1xSIO [rising] on pin CK
    The end   point is clocked by            USBAER_top_level|PC1xSIO [rising] on pin CK

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                           Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
shiftRegister_1.StatexD[0]     FD1S3DX     Q        Out     1.456     1.456       -         
StatexD[0]                     Net         -        -       -         -           2         
shiftRegister_1.StatexD[1]     FD1S3DX     D        In      0.000     1.456       -         
============================================================================================


Path information for path number 2: 
      Requested Period:                      1.478
    - Setup time:                            0.283
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.195

    - Propagation time:                      1.456
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.261

    Number of logic level(s):                0
    Starting point:                          shiftRegister_1.StatexD[1] / Q
    Ending point:                            shiftRegister_1.StatexD[2] / D
    The start point is clocked by            USBAER_top_level|PC1xSIO [rising] on pin CK
    The end   point is clocked by            USBAER_top_level|PC1xSIO [rising] on pin CK

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                           Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
shiftRegister_1.StatexD[1]     FD1S3DX     Q        Out     1.456     1.456       -         
StatexD[1]                     Net         -        -       -         -           2         
shiftRegister_1.StatexD[2]     FD1S3DX     D        In      0.000     1.456       -         
============================================================================================


Path information for path number 3: 
      Requested Period:                      1.478
    - Setup time:                            0.283
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.195

    - Propagation time:                      1.456
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.261

    Number of logic level(s):                0
    Starting point:                          shiftRegister_1.StatexD[2] / Q
    Ending point:                            shiftRegister_1.StatexD[3] / D
    The start point is clocked by            USBAER_top_level|PC1xSIO [rising] on pin CK
    The end   point is clocked by            USBAER_top_level|PC1xSIO [rising] on pin CK

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                           Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
shiftRegister_1.StatexD[2]     FD1S3DX     Q        Out     1.456     1.456       -         
StatexD[2]                     Net         -        -       -         -           2         
shiftRegister_1.StatexD[3]     FD1S3DX     D        In      0.000     1.456       -         
============================================================================================


Path information for path number 4: 
      Requested Period:                      1.478
    - Setup time:                            0.283
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.195

    - Propagation time:                      1.456
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.261

    Number of logic level(s):                0
    Starting point:                          shiftRegister_1.StatexD[3] / Q
    Ending point:                            shiftRegister_1.StatexD[4] / D
    The start point is clocked by            USBAER_top_level|PC1xSIO [rising] on pin CK
    The end   point is clocked by            USBAER_top_level|PC1xSIO [rising] on pin CK

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                           Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
shiftRegister_1.StatexD[3]     FD1S3DX     Q        Out     1.456     1.456       -         
StatexD[3]                     Net         -        -       -         -           2         
shiftRegister_1.StatexD[4]     FD1S3DX     D        In      0.000     1.456       -         
============================================================================================


Path information for path number 5: 
      Requested Period:                      1.478
    - Setup time:                            0.283
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.195

    - Propagation time:                      1.456
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.261

    Number of logic level(s):                0
    Starting point:                          shiftRegister_1.StatexD[4] / Q
    Ending point:                            shiftRegister_1.StatexD[5] / D
    The start point is clocked by            USBAER_top_level|PC1xSIO [rising] on pin CK
    The end   point is clocked by            USBAER_top_level|PC1xSIO [rising] on pin CK

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                           Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
shiftRegister_1.StatexD[4]     FD1S3DX     Q        Out     1.456     1.456       -         
StatexD[4]                     Net         -        -       -         -           2         
shiftRegister_1.StatexD[5]     FD1S3DX     D        In      0.000     1.456       -         
============================================================================================




====================================
Detailed Report for Clock: clockgen|CLKOP_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                               Starting                                                                   Arrival           
Instance                                       Reference                         Type        Pin     Net                  Time        Slack 
                                               Clock                                                                                        
--------------------------------------------------------------------------------------------------------------------------------------------
monitorStateMachine_1.StatexDP_fast[6]         clockgen|CLKOP_inferred_clock     FD1S3DX     Q       StatexDP_fast[6]     1.456       -1.372
monitorStateMachine_1.StatexDP_fast[7]         clockgen|CLKOP_inferred_clock     FD1S3DX     Q       StatexDP_fast[7]     1.456       -1.372
uSynchronizerStateMachine_1.CounterxDP[3]      clockgen|CLKOP_inferred_clock     FD1P3DX     Q       CounterxDP[3]        1.660       -0.933
uSynchronizerStateMachine_1.CounterxDP[4]      clockgen|CLKOP_inferred_clock     FD1P3DX     Q       CounterxDP[4]        1.660       -0.933
uSynchronizerStateMachine_1.CounterxDP[1]      clockgen|CLKOP_inferred_clock     FD1P3DX     Q       CounterxDP[1]        1.552       -0.807
uSynchronizerStateMachine_1.CounterxDP[2]      clockgen|CLKOP_inferred_clock     FD1P3DX     Q       CounterxDP[2]        1.552       -0.807
uSynchronizerStateMachine_1.CounterxDP[10]     clockgen|CLKOP_inferred_clock     FD1P3DX     Q       CounterxDP[10]       1.672       -0.134
uSynchronizerStateMachine_1.CounterxDP[11]     clockgen|CLKOP_inferred_clock     FD1P3DX     Q       CounterxDP[11]       1.672       -0.134
uTimestampCounter.MSbDelayedxDP                clockgen|CLKOP_inferred_clock     FD1S3DX     Q       MSbDelayedxDP        1.456       -0.070
uEarlyPaketTimer.CountxDP[0]                   clockgen|CLKOP_inferred_clock     FD1P3DX     Q       CountxDP[0]          1.348       -0.009
============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                   Starting                                                                              Required           
Instance                                           Reference                         Type        Pin     Net                             Time         Slack 
                                                   Clock                                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------
monitorStateMachine_1.TimestampOverflowxDP[14]     clockgen|CLKOP_inferred_clock     FD1S3DX     D       TimestampOverflowxDP_lm[14]     6.774        -1.372
monitorStateMachine_1.TimestampOverflowxDP[15]     clockgen|CLKOP_inferred_clock     FD1S3DX     D       TimestampOverflowxDP_lm[15]     6.774        -1.372
monitorStateMachine_1.TimestampOverflowxDP[12]     clockgen|CLKOP_inferred_clock     FD1S3DX     D       TimestampOverflowxDP_lm[12]     6.774        -1.244
monitorStateMachine_1.TimestampOverflowxDP[13]     clockgen|CLKOP_inferred_clock     FD1S3DX     D       TimestampOverflowxDP_lm[13]     6.774        -1.244
monitorStateMachine_1.TimestampOverflowxDP[10]     clockgen|CLKOP_inferred_clock     FD1S3DX     D       TimestampOverflowxDP_lm[10]     6.774        -1.116
monitorStateMachine_1.TimestampOverflowxDP[11]     clockgen|CLKOP_inferred_clock     FD1S3DX     D       TimestampOverflowxDP_lm[11]     6.774        -1.116
monitorStateMachine_1.TimestampOverflowxDP[8]      clockgen|CLKOP_inferred_clock     FD1S3DX     D       TimestampOverflowxDP_lm[8]      6.774        -0.988
monitorStateMachine_1.TimestampOverflowxDP[9]      clockgen|CLKOP_inferred_clock     FD1S3DX     D       TimestampOverflowxDP_lm[9]      6.774        -0.988
uSynchronizerStateMachine_1.CounterxDP[0]          clockgen|CLKOP_inferred_clock     FD1P3DX     D       CounterxDP_lm[0]                6.774        -0.933
uSynchronizerStateMachine_1.CounterxDP[1]          clockgen|CLKOP_inferred_clock     FD1P3DX     D       CounterxDP_lm[1]                6.774        -0.933
============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.777
    - Setup time:                            1.003
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.774

    - Propagation time:                      8.146
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.372

    Number of logic level(s):                10
    Starting point:                          monitorStateMachine_1.StatexDP_fast[6] / Q
    Ending point:                            monitorStateMachine_1.TimestampOverflowxDP[15] / D
    The start point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                        Pin       Pin               Arrival     No. of    
Name                                                     Type         Name      Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
monitorStateMachine_1.StatexDP_fast[6]                   FD1S3DX      Q         Out     1.456     1.456       -         
StatexDP_fast[6]                                         Net          -         -       -         -           2         
monitorStateMachine_1.StatexDP_fast_RNI9VKP[6]           ORCALUT4     A         In      0.000     1.456       -         
monitorStateMachine_1.StatexDP_fast_RNI9VKP[6]           ORCALUT4     Z         Out     1.639     3.095       -         
N_117                                                    Net          -         -       -         -           18        
monitorStateMachine_1.TimestampOverflowxDP_cry_0[0]      CCU2         A0        In      0.000     3.095       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[0]      CCU2         COUT1     Out     1.761     4.856       -         
TimestampOverflowxDP_cry[1]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[2]      CCU2         CIN       In      0.000     4.856       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[2]      CCU2         COUT1     Out     0.128     4.984       -         
TimestampOverflowxDP_cry[3]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[4]      CCU2         CIN       In      0.000     4.984       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[4]      CCU2         COUT1     Out     0.128     5.112       -         
TimestampOverflowxDP_cry[5]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[6]      CCU2         CIN       In      0.000     5.112       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[6]      CCU2         COUT1     Out     0.128     5.240       -         
TimestampOverflowxDP_cry[7]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[8]      CCU2         CIN       In      0.000     5.240       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[8]      CCU2         COUT1     Out     0.128     5.368       -         
TimestampOverflowxDP_cry[9]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[10]     CCU2         CIN       In      0.000     5.368       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[10]     CCU2         COUT1     Out     0.128     5.496       -         
TimestampOverflowxDP_cry[11]                             Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[12]     CCU2         CIN       In      0.000     5.496       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[12]     CCU2         COUT1     Out     0.128     5.624       -         
TimestampOverflowxDP_cry[13]                             Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[14]     CCU2         CIN       In      0.000     5.624       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[14]     CCU2         S1        Out     1.766     7.390       -         
TimestampOverflowxDP_s[15]                               Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_lm_0[15]      ORCALUT4     C         In      0.000     7.390       -         
monitorStateMachine_1.TimestampOverflowxDP_lm_0[15]      ORCALUT4     Z         Out     0.757     8.146       -         
TimestampOverflowxDP_lm[15]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP[15]           FD1S3DX      D         In      0.000     8.146       -         
========================================================================================================================


Path information for path number 2: 
      Requested Period:                      7.777
    - Setup time:                            1.003
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.774

    - Propagation time:                      8.146
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.372

    Number of logic level(s):                10
    Starting point:                          monitorStateMachine_1.StatexDP_fast[7] / Q
    Ending point:                            monitorStateMachine_1.TimestampOverflowxDP[15] / D
    The start point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                        Pin       Pin               Arrival     No. of    
Name                                                     Type         Name      Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
monitorStateMachine_1.StatexDP_fast[7]                   FD1S3DX      Q         Out     1.456     1.456       -         
StatexDP_fast[7]                                         Net          -         -       -         -           2         
monitorStateMachine_1.StatexDP_fast_RNI9VKP[6]           ORCALUT4     B         In      0.000     1.456       -         
monitorStateMachine_1.StatexDP_fast_RNI9VKP[6]           ORCALUT4     Z         Out     1.639     3.095       -         
N_117                                                    Net          -         -       -         -           18        
monitorStateMachine_1.TimestampOverflowxDP_cry_0[0]      CCU2         A0        In      0.000     3.095       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[0]      CCU2         COUT1     Out     1.761     4.856       -         
TimestampOverflowxDP_cry[1]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[2]      CCU2         CIN       In      0.000     4.856       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[2]      CCU2         COUT1     Out     0.128     4.984       -         
TimestampOverflowxDP_cry[3]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[4]      CCU2         CIN       In      0.000     4.984       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[4]      CCU2         COUT1     Out     0.128     5.112       -         
TimestampOverflowxDP_cry[5]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[6]      CCU2         CIN       In      0.000     5.112       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[6]      CCU2         COUT1     Out     0.128     5.240       -         
TimestampOverflowxDP_cry[7]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[8]      CCU2         CIN       In      0.000     5.240       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[8]      CCU2         COUT1     Out     0.128     5.368       -         
TimestampOverflowxDP_cry[9]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[10]     CCU2         CIN       In      0.000     5.368       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[10]     CCU2         COUT1     Out     0.128     5.496       -         
TimestampOverflowxDP_cry[11]                             Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[12]     CCU2         CIN       In      0.000     5.496       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[12]     CCU2         COUT1     Out     0.128     5.624       -         
TimestampOverflowxDP_cry[13]                             Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[14]     CCU2         CIN       In      0.000     5.624       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[14]     CCU2         S1        Out     1.766     7.390       -         
TimestampOverflowxDP_s[15]                               Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_lm_0[15]      ORCALUT4     C         In      0.000     7.390       -         
monitorStateMachine_1.TimestampOverflowxDP_lm_0[15]      ORCALUT4     Z         Out     0.757     8.146       -         
TimestampOverflowxDP_lm[15]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP[15]           FD1S3DX      D         In      0.000     8.146       -         
========================================================================================================================


Path information for path number 3: 
      Requested Period:                      7.777
    - Setup time:                            1.003
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.774

    - Propagation time:                      8.146
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.372

    Number of logic level(s):                10
    Starting point:                          monitorStateMachine_1.StatexDP_fast[6] / Q
    Ending point:                            monitorStateMachine_1.TimestampOverflowxDP[15] / D
    The start point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                        Pin       Pin               Arrival     No. of    
Name                                                     Type         Name      Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
monitorStateMachine_1.StatexDP_fast[6]                   FD1S3DX      Q         Out     1.456     1.456       -         
StatexDP_fast[6]                                         Net          -         -       -         -           2         
monitorStateMachine_1.StatexDP_fast_RNI9VKP[6]           ORCALUT4     A         In      0.000     1.456       -         
monitorStateMachine_1.StatexDP_fast_RNI9VKP[6]           ORCALUT4     Z         Out     1.639     3.095       -         
N_117                                                    Net          -         -       -         -           18        
monitorStateMachine_1.TimestampOverflowxDP_cry_0[0]      CCU2         A1        In      0.000     3.095       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[0]      CCU2         COUT1     Out     1.761     4.856       -         
TimestampOverflowxDP_cry[1]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[2]      CCU2         CIN       In      0.000     4.856       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[2]      CCU2         COUT1     Out     0.128     4.984       -         
TimestampOverflowxDP_cry[3]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[4]      CCU2         CIN       In      0.000     4.984       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[4]      CCU2         COUT1     Out     0.128     5.112       -         
TimestampOverflowxDP_cry[5]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[6]      CCU2         CIN       In      0.000     5.112       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[6]      CCU2         COUT1     Out     0.128     5.240       -         
TimestampOverflowxDP_cry[7]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[8]      CCU2         CIN       In      0.000     5.240       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[8]      CCU2         COUT1     Out     0.128     5.368       -         
TimestampOverflowxDP_cry[9]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[10]     CCU2         CIN       In      0.000     5.368       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[10]     CCU2         COUT1     Out     0.128     5.496       -         
TimestampOverflowxDP_cry[11]                             Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[12]     CCU2         CIN       In      0.000     5.496       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[12]     CCU2         COUT1     Out     0.128     5.624       -         
TimestampOverflowxDP_cry[13]                             Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[14]     CCU2         CIN       In      0.000     5.624       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[14]     CCU2         S1        Out     1.766     7.390       -         
TimestampOverflowxDP_s[15]                               Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_lm_0[15]      ORCALUT4     C         In      0.000     7.390       -         
monitorStateMachine_1.TimestampOverflowxDP_lm_0[15]      ORCALUT4     Z         Out     0.757     8.146       -         
TimestampOverflowxDP_lm[15]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP[15]           FD1S3DX      D         In      0.000     8.146       -         
========================================================================================================================


Path information for path number 4: 
      Requested Period:                      7.777
    - Setup time:                            1.003
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.774

    - Propagation time:                      8.146
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.372

    Number of logic level(s):                10
    Starting point:                          monitorStateMachine_1.StatexDP_fast[6] / Q
    Ending point:                            monitorStateMachine_1.TimestampOverflowxDP[14] / D
    The start point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                        Pin       Pin               Arrival     No. of    
Name                                                     Type         Name      Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
monitorStateMachine_1.StatexDP_fast[6]                   FD1S3DX      Q         Out     1.456     1.456       -         
StatexDP_fast[6]                                         Net          -         -       -         -           2         
monitorStateMachine_1.StatexDP_fast_RNI9VKP[6]           ORCALUT4     A         In      0.000     1.456       -         
monitorStateMachine_1.StatexDP_fast_RNI9VKP[6]           ORCALUT4     Z         Out     1.639     3.095       -         
N_117                                                    Net          -         -       -         -           18        
monitorStateMachine_1.TimestampOverflowxDP_cry_0[0]      CCU2         A0        In      0.000     3.095       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[0]      CCU2         COUT1     Out     1.761     4.856       -         
TimestampOverflowxDP_cry[1]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[2]      CCU2         CIN       In      0.000     4.856       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[2]      CCU2         COUT1     Out     0.128     4.984       -         
TimestampOverflowxDP_cry[3]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[4]      CCU2         CIN       In      0.000     4.984       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[4]      CCU2         COUT1     Out     0.128     5.112       -         
TimestampOverflowxDP_cry[5]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[6]      CCU2         CIN       In      0.000     5.112       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[6]      CCU2         COUT1     Out     0.128     5.240       -         
TimestampOverflowxDP_cry[7]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[8]      CCU2         CIN       In      0.000     5.240       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[8]      CCU2         COUT1     Out     0.128     5.368       -         
TimestampOverflowxDP_cry[9]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[10]     CCU2         CIN       In      0.000     5.368       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[10]     CCU2         COUT1     Out     0.128     5.496       -         
TimestampOverflowxDP_cry[11]                             Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[12]     CCU2         CIN       In      0.000     5.496       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[12]     CCU2         COUT1     Out     0.128     5.624       -         
TimestampOverflowxDP_cry[13]                             Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[14]     CCU2         CIN       In      0.000     5.624       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[14]     CCU2         S0        Out     1.766     7.390       -         
TimestampOverflowxDP_s[14]                               Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_lm_0[14]      ORCALUT4     C         In      0.000     7.390       -         
monitorStateMachine_1.TimestampOverflowxDP_lm_0[14]      ORCALUT4     Z         Out     0.757     8.146       -         
TimestampOverflowxDP_lm[14]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP[14]           FD1S3DX      D         In      0.000     8.146       -         
========================================================================================================================


Path information for path number 5: 
      Requested Period:                      7.777
    - Setup time:                            1.003
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.774

    - Propagation time:                      8.146
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.372

    Number of logic level(s):                10
    Starting point:                          monitorStateMachine_1.StatexDP_fast[7] / Q
    Ending point:                            monitorStateMachine_1.TimestampOverflowxDP[15] / D
    The start point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                        Pin       Pin               Arrival     No. of    
Name                                                     Type         Name      Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
monitorStateMachine_1.StatexDP_fast[7]                   FD1S3DX      Q         Out     1.456     1.456       -         
StatexDP_fast[7]                                         Net          -         -       -         -           2         
monitorStateMachine_1.StatexDP_fast_RNI9VKP[6]           ORCALUT4     B         In      0.000     1.456       -         
monitorStateMachine_1.StatexDP_fast_RNI9VKP[6]           ORCALUT4     Z         Out     1.639     3.095       -         
N_117                                                    Net          -         -       -         -           18        
monitorStateMachine_1.TimestampOverflowxDP_cry_0[0]      CCU2         A1        In      0.000     3.095       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[0]      CCU2         COUT1     Out     1.761     4.856       -         
TimestampOverflowxDP_cry[1]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[2]      CCU2         CIN       In      0.000     4.856       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[2]      CCU2         COUT1     Out     0.128     4.984       -         
TimestampOverflowxDP_cry[3]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[4]      CCU2         CIN       In      0.000     4.984       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[4]      CCU2         COUT1     Out     0.128     5.112       -         
TimestampOverflowxDP_cry[5]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[6]      CCU2         CIN       In      0.000     5.112       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[6]      CCU2         COUT1     Out     0.128     5.240       -         
TimestampOverflowxDP_cry[7]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[8]      CCU2         CIN       In      0.000     5.240       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[8]      CCU2         COUT1     Out     0.128     5.368       -         
TimestampOverflowxDP_cry[9]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[10]     CCU2         CIN       In      0.000     5.368       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[10]     CCU2         COUT1     Out     0.128     5.496       -         
TimestampOverflowxDP_cry[11]                             Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[12]     CCU2         CIN       In      0.000     5.496       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[12]     CCU2         COUT1     Out     0.128     5.624       -         
TimestampOverflowxDP_cry[13]                             Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[14]     CCU2         CIN       In      0.000     5.624       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[14]     CCU2         S1        Out     1.766     7.390       -         
TimestampOverflowxDP_s[15]                               Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_lm_0[15]      ORCALUT4     C         In      0.000     7.390       -         
monitorStateMachine_1.TimestampOverflowxDP_lm_0[15]      ORCALUT4     Z         Out     0.757     8.146       -         
TimestampOverflowxDP_lm[15]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP[15]           FD1S3DX      D         In      0.000     8.146       -         
========================================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                      Starting                                          Arrival          
Instance              Reference     Type        Pin     Net             Time        Slack
                      Clock                                                              
-----------------------------------------------------------------------------------------
uFifo.AERfifo_0_1     System        FIFO8KA     FF      FifoFullxS      0.000       2.078
uFifo.AERfifo_0_1     System        FIFO8KA     EF      FifoEmptyxS     0.000       5.208
=========================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                             Required          
Instance                                  Reference     Type        Pin     Net                Time         Slack
                                          Clock                                                                  
-----------------------------------------------------------------------------------------------------------------
monitorStateMachine_1.StatexDP[10]        System        FD1S3DX     D       StatexDP_ns[1]     6.774        2.078
monitorStateMachine_1.StatexDP[9]         System        FD1S3DX     D       StatexDP_ns[2]     6.774        3.267
monitorStateMachine_1.StatexDP[11]        System        FD1S3BX     D       StatexDP_ns[0]     6.774        3.639
uMonitorTimestampRegister.StatexDP[0]     System        FD1P3DX     SP      N_291_i            7.584        4.497
uMonitorTimestampRegister.StatexDP[1]     System        FD1P3DX     SP      N_291_i            7.584        4.497
uMonitorTimestampRegister.StatexDP[2]     System        FD1P3DX     SP      N_291_i            7.584        4.497
uMonitorTimestampRegister.StatexDP[3]     System        FD1P3DX     SP      N_291_i            7.584        4.497
uMonitorTimestampRegister.StatexDP[4]     System        FD1P3DX     SP      N_291_i            7.584        4.497
uMonitorTimestampRegister.StatexDP[5]     System        FD1P3DX     SP      N_291_i            7.584        4.497
uMonitorTimestampRegister.StatexDP[6]     System        FD1P3DX     SP      N_291_i            7.584        4.497
=================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.777
    - Setup time:                            1.003
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.774

    - Propagation time:                      4.696
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 2.078

    Number of logic level(s):                4
    Starting point:                          uFifo.AERfifo_0_1 / FF
    Ending point:                            monitorStateMachine_1.StatexDP[10] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                            Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
uFifo.AERfifo_0_1                               FIFO8KA      FF       Out     0.000     0.000       -         
FifoFullxS                                      Net          -        -       -         -           10        
monitorStateMachine_1.StatexDP_ns_i_0_o2[4]     ORCALUT4     A        In      0.000     0.000       -         
monitorStateMachine_1.StatexDP_ns_i_0_o2[4]     ORCALUT4     Z        Out     1.297     1.297       -         
N_188                                           Net          -        -       -         -           2         
monitorStateMachine_1.StatexDP_m1_e_2           ORCALUT4     C        In      0.000     1.297       -         
monitorStateMachine_1.StatexDP_m1_e_2           ORCALUT4     Z        Out     1.453     2.750       -         
StatexDP_m1_e_2                                 Net          -        -       -         -           4         
monitorStateMachine_1.StatexDP_ns_0_a2_0[1]     ORCALUT4     D        In      0.000     2.750       -         
monitorStateMachine_1.StatexDP_ns_0_a2_0[1]     ORCALUT4     Z        Out     1.189     3.939       -         
N_207                                           Net          -        -       -         -           1         
monitorStateMachine_1.StatexDP_ns_0[1]          ORCALUT4     A        In      0.000     3.939       -         
monitorStateMachine_1.StatexDP_ns_0[1]          ORCALUT4     Z        Out     0.757     4.696       -         
StatexDP_ns[1]                                  Net          -        -       -         -           1         
monitorStateMachine_1.StatexDP[10]              FD1S3DX      D        In      0.000     4.696       -         
==============================================================================================================



##### END OF TIMING REPORT #####]

---------------------------------------
Resource Usage Report
Part: lcmxo2280c-3

Register bits: 418 of 2280 (18%)
PIC Latch:       0
I/O cells:       91


Details:
CCU2:           141
FD1P3DX:        174
FD1S3AX:        4
FD1S3BX:        4
FD1S3DX:        236
GSR:            1
IB:             36
INV:            6
OB:             40
OBZ:            15
ORCALUT4:       372
PFUMX:          10
PUR:            1
VHI:            14
VLO:            12
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 41MB peak: 154MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Wed Jul 09 14:21:03 2014

###########################################################]


Synthesis exit by 0.

edif2ngd  -l "MachXO" -d LCMXO2280C -path "C:/Users/Haza/Documents/jAER/deviceFirmwarePCBLayout/LatticeMachXO/SBret20/SBret20" -path "C:/Users/Haza/Documents/jAER/deviceFirmwarePCBLayout/LatticeMachXO/SBret20"  "C:/Users/Haza/Documents/jAER/deviceFirmwarePCBLayout/LatticeMachXO/SBret20/SBret20/SBret20_SBret20.edi" "SBret20_SBret20.ngo"   
edif2ngd:  version Diamond (64-bit) 2.2.0.101

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2013 Lattice Semiconductor Corporation,  All rights reserved.
WARNING - edif2ngd: Unsupported property is_pwr found - ignoring...
  On or above line 144 in file C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\SBret20\SBret20_SBret20.edi

WARNING - edif2ngd: Unsupported property is_pwr found - ignoring...
  On or above line 152 in file C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\SBret20\SBret20_SBret20.edi

WARNING - edif2ngd: Unsupported property orig_inst_of found - ignoring...
  On or above line 251 in file C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\SBret20\SBret20_SBret20.edi

WARNING - edif2ngd: Unsupported property orig_inst_of found - ignoring...
  On or above line 272 in file C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\SBret20\SBret20_SBret20.edi

WARNING - edif2ngd: Unsupported property orig_inst_of found - ignoring...
  On or above line 336 in file C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\SBret20\SBret20_SBret20.edi

WARNING - edif2ngd: Unsupported property orig_inst_of found - ignoring...
  On or above line 5397 in file C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\SBret20\SBret20_SBret20.edi

WARNING - edif2ngd: Unsupported property orig_inst_of found - ignoring...
  On or above line 6789 in file C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\SBret20\SBret20_SBret20.edi

WARNING - edif2ngd: Unsupported property orig_inst_of found - ignoring...
  On or above line 6906 in file C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\SBret20\SBret20_SBret20.edi

WARNING - edif2ngd: Unsupported property orig_inst_of found - ignoring...
  On or above line 8842 in file C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\SBret20\SBret20_SBret20.edi

WARNING - edif2ngd: Unsupported property orig_inst_of found - ignoring...
  On or above line 9268 in file C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\SBret20\SBret20_SBret20.edi

WARNING - edif2ngd: Unsupported property orig_inst_of found - ignoring...
  On or above line 9646 in file C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\SBret20\SBret20_SBret20.edi

WARNING - edif2ngd: Unsupported property orig_inst_of found - ignoring...
  On or above line 10419 in file C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\SBret20\SBret20_SBret20.edi

WARNING - edif2ngd: Unsupported property orig_inst_of found - ignoring...
  On or above line 10643 in file C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\SBret20\SBret20_SBret20.edi

WARNING - edif2ngd: Unsupported property orig_inst_of found - ignoring...
  On or above line 10876 in file C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\SBret20\SBret20_SBret20.edi

WARNING - edif2ngd: Unsupported property orig_inst_of found - ignoring...
  On or above line 11040 in file C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\SBret20\SBret20_SBret20.edi

WARNING - edif2ngd: Unsupported property orig_inst_of found - ignoring...
  On or above line 11526 in file C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\SBret20\SBret20_SBret20.edi

WARNING - edif2ngd: Unsupported property orig_inst_of found - ignoring...
  On or above line 12920 in file C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\SBret20\SBret20_SBret20.edi

WARNING - edif2ngd: Unsupported property orig_inst_of found - ignoring...
  On or above line 12983 in file C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\SBret20\SBret20_SBret20.edi

WARNING - edif2ngd: Unsupported property orig_inst_of found - ignoring...
  On or above line 14623 in file C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\SBret20\SBret20_SBret20.edi

Writing the design to SBret20_SBret20.ngo...


ngdbuild  -a "MachXO" -d LCMXO2280C  -p "D:/lscc/diamond/2.2_x64/ispfpga/mj5g00/data"  -p "C:/Users/Haza/Documents/jAER/deviceFirmwarePCBLayout/LatticeMachXO/SBret20/SBret20" -p "C:/Users/Haza/Documents/jAER/deviceFirmwarePCBLayout/LatticeMachXO/SBret20"  "SBret20_SBret20.ngo" "SBret20_SBret20.ngd"  	
ngdbuild:  version Diamond (64-bit) 2.2.0.101

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2013 Lattice Semiconductor Corporation,  All rights reserved.
Reading 'SBret20_SBret20.ngo' ...
Loading NGL library 'D:/lscc/diamond/2.2_x64/ispfpga/mj5g00e/data/mj5gelib.ngl'...
Loading NGL library 'D:/lscc/diamond/2.2_x64/ispfpga/mj5g00/data/mj5glib.ngl'...
Loading NGL library 'D:/lscc/diamond/2.2_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'D:/lscc/diamond/2.2_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry_0_COUT1[31]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[31]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[31]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry[27]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[27]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[27]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry[23]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[23]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[23]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry[19]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[19]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[19]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry[16]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[16]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[16]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry[14]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[14]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[14]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry[12]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[12]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[12]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry[10]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[10]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[10]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry[8]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[8]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[8]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry[6]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[6]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[6]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry[4]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[4]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[4]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry[2]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[2]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[2]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry[0]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[0]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[0]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry[29]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0[29]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1[29]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry[25]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0[25]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1[25]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry[21]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0[21]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1[21]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry[17]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0[17]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1[17]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry[15]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0[15]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1[15]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry[13]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0[13]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1[13]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry[11]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0[11]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1[11]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry[9]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0[9]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1[9]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry[7]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0[7]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1[7]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry[5]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0[5]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1[5]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry[3]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0[3]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1[3]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_2_cry_0_COUT1[31]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_2_cry_0_S0[31]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_2_cry_0_S1[31]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_2_cry[27]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_2_cry_0_S0[27]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_2_cry_0_S1[27]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_2_cry[23]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_2_cry_0_S0[23]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_2_cry_0_S1[23]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_2_cry[19]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_2_cry_0_S0[19]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_2_cry_0_S1[19]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_2_cry[16]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_2_cry_0_S0[16]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_2_cry_0_S1[16]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_2_cry[14]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_2_cry_0_S0[14]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_2_cry_0_S1[14]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_2_cry[12]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_2_cry_0_S0[12]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_2_cry_0_S1[12]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_2_cry[10]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_2_cry_0_S0[10]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_2_cry_0_S1[10]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_2_cry[8]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_2_cry_0_S0[8]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_2_cry_0_S1[8]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_2_cry[6]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_2_cry_0_S0[6]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_2_cry_0_S1[6]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_2_cry[4]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_2_cry_0_S0[4]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_2_cry_0_S1[4]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_2_cry[2]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_2_cry_0_S0[2]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_2_cry_0_S1[2]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_2_cry[0]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_2_cry_0_S0[0]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_2_cry_0_S1[0]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_cry_16_0_COUT1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_cry_16_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_cry_16_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_cry_14' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_cry_14_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_cry_14_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_cry_12' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_cry_12_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_cry_12_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_cry_10' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_cry_10_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_cry_10_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_cry_8' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_cry_8_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_cry_8_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_cry_6' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_cry_6_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_cry_6_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_cry_4' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_cry_4_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_cry_4_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_cry_2' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_cry_2_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_cry_2_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_cry_0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_cry_0_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_cry_0_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_1_cry_16_0_COUT1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_1_cry_16_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_1_cry_16_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_1_cry_14' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_1_cry_14_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_1_cry_14_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_1_cry_12' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_1_cry_12_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_1_cry_12_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_1_cry_10' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_1_cry_10_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_1_cry_10_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_1_cry_8' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_1_cry_8_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_1_cry_8_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_1_cry_6' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_1_cry_6_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_1_cry_6_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_1_cry_4' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_1_cry_4_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_1_cry_4_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_1_cry_2' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_1_cry_2_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_1_cry_2_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_1_cry_0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_1_cry_0_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_1_cry_0_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/DividerColxDP_s_0_COUT0[32]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/DividerColxDP_s_0_COUT1[32]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/DividerColxDP_s_0_S1[32]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/DividerColxDP_cry[30]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/DividerColxDP_cry[28]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/DividerColxDP_cry[26]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/DividerColxDP_cry[24]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/DividerColxDP_cry[22]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/DividerColxDP_cry[20]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/DividerColxDP_cry[18]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/DividerColxDP_cry[16]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/DividerColxDP_cry[14]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/DividerColxDP_cry[12]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/DividerColxDP_cry[10]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/DividerColxDP_cry[8]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/DividerColxDP_cry[6]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/DividerColxDP_cry[4]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/DividerColxDP_cry[2]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/DividerColxDP_cry[0]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/DividerRowxDP_s_0_COUT0[16]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/DividerRowxDP_s_0_COUT1[16]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/DividerRowxDP_s_0_S1[16]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/DividerRowxDP_cry[14]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/DividerRowxDP_cry[12]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/DividerRowxDP_cry[10]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/DividerRowxDP_cry[8]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/DividerRowxDP_cry[6]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/DividerRowxDP_cry[4]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/DividerRowxDP_cry[2]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/DividerRowxDP_cry[0]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/CountColxDP_cry[16]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/CountColxDP_cry_0_COUT1[16]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/CountColxDP_cry[14]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/CountColxDP_cry[12]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/CountColxDP_cry[10]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/CountColxDP_cry[8]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/CountColxDP_cry[6]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/CountColxDP_cry[4]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/CountColxDP_cry[2]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/CountColxDP_cry[0]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/CountRowxDP_cry[6]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/CountRowxDP_cry_0_COUT1[6]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/CountRowxDP_cry[4]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/CountRowxDP_cry[2]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/CountRowxDP_cry[0]' has no load
WARNING - ngdbuild: logical net 'monitorStateMachine_1/TimestampOverflowxDP_cry[14]' has no load
WARNING - ngdbuild: logical net 'monitorStateMachine_1/TimestampOverflowxDP_cry_0_COUT1[14]' has no load
WARNING - ngdbuild: logical net 'monitorStateMachine_1/TimestampOverflowxDP_cry[12]' has no load
WARNING - ngdbuild: logical net 'monitorStateMachine_1/TimestampOverflowxDP_cry[10]' has no load
WARNING - ngdbuild: logical net 'monitorStateMachine_1/TimestampOverflowxDP_cry[8]' has no load
WARNING - ngdbuild: logical net 'monitorStateMachine_1/TimestampOverflowxDP_cry[6]' has no load
WARNING - ngdbuild: logical net 'monitorStateMachine_1/TimestampOverflowxDP_cry[4]' has no load
WARNING - ngdbuild: logical net 'monitorStateMachine_1/TimestampOverflowxDP_cry[2]' has no load
WARNING - ngdbuild: logical net 'monitorStateMachine_1/TimestampOverflowxDP_cry[0]' has no load
WARNING - ngdbuild: logical net 'monitorStateMachine_1/CountxDP_cry[6]' has no load
WARNING - ngdbuild: logical net 'monitorStateMachine_1/CountxDP_cry_0_COUT1[6]' has no load
WARNING - ngdbuild: logical net 'monitorStateMachine_1/CountxDP_cry[4]' has no load
WARNING - ngdbuild: logical net 'monitorStateMachine_1/CountxDP_cry[2]' has no load
WARNING - ngdbuild: logical net 'monitorStateMachine_1/CountxDP_cry[0]' has no load
WARNING - ngdbuild: logical net 'uSynchronizerStateMachine_1/CounterxDP_cry[12]' has no load
WARNING - ngdbuild: logical net 'uSynchronizerStateMachine_1/CounterxDP_cry_0_COUT1[12]' has no load
WARNING - ngdbuild: logical net 'uSynchronizerStateMachine_1/CounterxDP_cry[10]' has no load
WARNING - ngdbuild: logical net 'uSynchronizerStateMachine_1/CounterxDP_cry[8]' has no load
WARNING - ngdbuild: logical net 'uSynchronizerStateMachine_1/CounterxDP_cry[6]' has no load
WARNING - ngdbuild: logical net 'uSynchronizerStateMachine_1/CounterxDP_cry[4]' has no load
WARNING - ngdbuild: logical net 'uSynchronizerStateMachine_1/CounterxDP_cry[2]' has no load
WARNING - ngdbuild: logical net 'uSynchronizerStateMachine_1/CounterxDP_cry[0]' has no load
WARNING - ngdbuild: logical net 'uSynchronizerStateMachine_1/DividerxDP_s_0_COUT0[6]' has no load
WARNING - ngdbuild: logical net 'uSynchronizerStateMachine_1/DividerxDP_s_0_COUT1[6]' has no load
WARNING - ngdbuild: logical net 'uSynchronizerStateMachine_1/DividerxDP_s_0_S1[6]' has no load
WARNING - ngdbuild: logical net 'uSynchronizerStateMachine_1/DividerxDP_cry[4]' has no load
WARNING - ngdbuild: logical net 'uSynchronizerStateMachine_1/DividerxDP_cry[2]' has no load
WARNING - ngdbuild: logical net 'uSynchronizerStateMachine_1/DividerxDP_cry[0]' has no load
WARNING - ngdbuild: logical net 'uTimestampCounter/CountxDP_s_0_COUT0[14]' has no load
WARNING - ngdbuild: logical net 'uTimestampCounter/CountxDP_s_0_COUT1[14]' has no load
WARNING - ngdbuild: logical net 'uTimestampCounter/CountxDP_s_0_S1[14]' has no load
WARNING - ngdbuild: logical net 'uTimestampCounter/CountxDP_cry[12]' has no load
WARNING - ngdbuild: logical net 'uTimestampCounter/CountxDP_cry[10]' has no load
WARNING - ngdbuild: logical net 'uTimestampCounter/CountxDP_cry[8]' has no load
WARNING - ngdbuild: logical net 'uTimestampCounter/CountxDP_cry[6]' has no load
WARNING - ngdbuild: logical net 'uTimestampCounter/CountxDP_cry[4]' has no load
WARNING - ngdbuild: logical net 'uTimestampCounter/CountxDP_cry[2]' has no load
WARNING - ngdbuild: logical net 'uTimestampCounter/CountxDP_cry[0]' has no load
WARNING - ngdbuild: logical net 'uEventCounter/CountxDP_s_0_COUT0[8]' has no load
WARNING - ngdbuild: logical net 'uEventCounter/CountxDP_s_0_COUT1[8]' has no load
WARNING - ngdbuild: logical net 'uEventCounter/CountxDP_s_0_S1[8]' has no load
WARNING - ngdbuild: logical net 'uEventCounter/CountxDP_cry[6]' has no load
WARNING - ngdbuild: logical net 'uEventCounter/CountxDP_cry[4]' has no load
WARNING - ngdbuild: logical net 'uEventCounter/CountxDP_cry[2]' has no load
WARNING - ngdbuild: logical net 'uEventCounter/CountxDP_cry[0]' has no load
WARNING - ngdbuild: logical net 'uEarlyPaketTimer/CountxDP_s_0_COUT0[20]' has no load
WARNING - ngdbuild: logical net 'uEarlyPaketTimer/CountxDP_s_0_COUT1[20]' has no load
WARNING - ngdbuild: logical net 'uEarlyPaketTimer/CountxDP_s_0_S1[20]' has no load
WARNING - ngdbuild: logical net 'uEarlyPaketTimer/CountxDP_cry[18]' has no load
WARNING - ngdbuild: logical net 'uEarlyPaketTimer/CountxDP_cry[16]' has no load
WARNING - ngdbuild: logical net 'uEarlyPaketTimer/CountxDP_cry[14]' has no load
WARNING - ngdbuild: logical net 'uEarlyPaketTimer/CountxDP_cry[12]' has no load
WARNING - ngdbuild: logical net 'uEarlyPaketTimer/CountxDP_cry[10]' has no load
WARNING - ngdbuild: logical net 'uEarlyPaketTimer/CountxDP_cry[8]' has no load
WARNING - ngdbuild: logical net 'uEarlyPaketTimer/CountxDP_cry[6]' has no load
WARNING - ngdbuild: logical net 'uEarlyPaketTimer/CountxDP_cry[4]' has no load
WARNING - ngdbuild: logical net 'uEarlyPaketTimer/CountxDP_cry[2]' has no load
WARNING - ngdbuild: logical net 'uEarlyPaketTimer/CountxDP_cry[0]' has no load
WARNING - ngdbuild: logical net 'uFifo/DO7' has no load
WARNING - ngdbuild: logical net 'uFifo/DO8' has no load
WARNING - ngdbuild: logical net 'uFifo/DO9' has no load
WARNING - ngdbuild: logical net 'uFifo/DO10' has no load
WARNING - ngdbuild: logical net 'uFifo/DO11' has no load
WARNING - ngdbuild: logical net 'uFifo/DO12' has no load
WARNING - ngdbuild: logical net 'uFifo/DO13' has no load
WARNING - ngdbuild: logical net 'uFifo/DO14' has no load
WARNING - ngdbuild: logical net 'uFifo/DO15' has no load
WARNING - ngdbuild: logical net 'uFifo/DO16' has no load
WARNING - ngdbuild: logical net 'uFifo/DO17' has no load
WARNING - ngdbuild: logical net 'uFifo/DO18' has no load
WARNING - ngdbuild: logical net 'uFifo/DO19' has no load
WARNING - ngdbuild: logical net 'uFifo/DO20' has no load
WARNING - ngdbuild: logical net 'uFifo/DO21' has no load
WARNING - ngdbuild: logical net 'uFifo/DO22' has no load
WARNING - ngdbuild: logical net 'uFifo/DO23' has no load
WARNING - ngdbuild: logical net 'uFifo/DO24' has no load
WARNING - ngdbuild: logical net 'uFifo/DO25' has no load
WARNING - ngdbuild: logical net 'uFifo/DO26' has no load
WARNING - ngdbuild: logical net 'uFifo/DO27' has no load
WARNING - ngdbuild: logical net 'uFifo/DO28' has no load
WARNING - ngdbuild: logical net 'uFifo/DO29' has no load
WARNING - ngdbuild: logical net 'uFifo/DO30' has no load
WARNING - ngdbuild: logical net 'uFifo/DO31' has no load
WARNING - ngdbuild: logical net 'uFifo/DO32' has no load
WARNING - ngdbuild: logical net 'uFifo/DO33' has no load
WARNING - ngdbuild: logical net 'uFifo/DO34' has no load
WARNING - ngdbuild: logical net 'uFifo/DO35' has no load
WARNING - ngdbuild: logical net 'uFifo/EF' has no load
WARNING - ngdbuild: logical net 'uFifo/AEF' has no load
WARNING - ngdbuild: logical net 'uFifo/AFF' has no load
WARNING - ngdbuild: logical net 'uFifo/FF' has no load
WARNING - ngdbuild: logical net 'uFifo/DO9_0' has no load
WARNING - ngdbuild: logical net 'uFifo/DO10_0' has no load
WARNING - ngdbuild: logical net 'uFifo/DO11_0' has no load
WARNING - ngdbuild: logical net 'uFifo/DO12_0' has no load
WARNING - ngdbuild: logical net 'uFifo/DO13_0' has no load
WARNING - ngdbuild: logical net 'uFifo/DO14_0' has no load
WARNING - ngdbuild: logical net 'uFifo/DO15_0' has no load
WARNING - ngdbuild: logical net 'uFifo/DO16_0' has no load
WARNING - ngdbuild: logical net 'uFifo/DO17_0' has no load
WARNING - ngdbuild: logical net 'uFifo/DO18_0' has no load
WARNING - ngdbuild: logical net 'uFifo/DO19_0' has no load
WARNING - ngdbuild: logical net 'uFifo/DO20_0' has no load
WARNING - ngdbuild: logical net 'uFifo/DO21_0' has no load
WARNING - ngdbuild: logical net 'uFifo/DO22_0' has no load
WARNING - ngdbuild: logical net 'uFifo/DO23_0' has no load
WARNING - ngdbuild: logical net 'uFifo/DO24_0' has no load
WARNING - ngdbuild: logical net 'uFifo/DO25_0' has no load
WARNING - ngdbuild: logical net 'uFifo/DO26_0' has no load
WARNING - ngdbuild: logical net 'uFifo/DO27_0' has no load
WARNING - ngdbuild: logical net 'uFifo/DO28_0' has no load
WARNING - ngdbuild: logical net 'uFifo/DO29_0' has no load
WARNING - ngdbuild: logical net 'uFifo/DO30_0' has no load
WARNING - ngdbuild: logical net 'uFifo/DO31_0' has no load
WARNING - ngdbuild: logical net 'uFifo/DO32_0' has no load
WARNING - ngdbuild: logical net 'uFifo/DO33_0' has no load
WARNING - ngdbuild: logical net 'uFifo/DO34_0' has no load
WARNING - ngdbuild: logical net 'uFifo/DO35_0' has no load
WARNING - ngdbuild: logical net 'uFifo/FifoAlmostEmptyxS' has no load
WARNING - ngdbuild: logical net 'uFifo/FifoAlmostFullxS' has no load
WARNING - ngdbuild: logical net 'uClockGen/CLKOS' has no load
WARNING - ngdbuild: logical net 'uClockGen/CLKOK' has no load
WARNING - ngdbuild: logical net 'uClockGen/LockxS' has no load
WARNING - ngdbuild: logical net 'uClockGen/CLKINTFB' has no load
WARNING - ngdbuild: logical net 'FXLEDxSI' has no load
WARNING - ngdbuild: logical net 'ADCovrxSI' has no load
WARNING - ngdbuild: DRC complete with 336 warnings

Design Results:
   1068 blocks expanded
complete the first expansion
Writing 'SBret20_SBret20.ngd' ...

map -a "MachXO" -p LCMXO2280C -t FTBGA256 -s 3 -oc Commercial   "SBret20_SBret20.ngd" -o "SBret20_SBret20_map.ncd" -pr "SBret20_SBret20.prf" -mp "SBret20_SBret20.mrp" "C:/Users/Haza/Documents/jAER/deviceFirmwarePCBLayout/LatticeMachXO/SBret20/SBret20.lpf"             
map:  version Diamond (64-bit) 2.2.0.101

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2013 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: SBret20_SBret20.ngd
   Picdevice="LCMXO2280C"

   Pictype="FTBGA256"

   Picspeed=3

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2280CFTBGA256, Performance used: 3.
WARNING - map: Semantic Error: SynchOutxSO matches no ports in the design.  Occurred at line 146 in "OUTPUT PORT "SynchOutxSO" LOAD 1.000000 pF ;
".  Disabled this preference.
WARNING - map: Semantic Error: SynchOutxSO matches no ports in the design.  Occurred at line 180 in "OUTPUT PORT "SynchOutxSO" LOAD 1.000000 pF ;
".  Disabled this preference.
WARNING - map: Preference parsing results:  2 semantic errors detected
WARNING - map: There are errors in the preference file, "C:/Users/Haza/Documents/jAER/deviceFirmwarePCBLayout/LatticeMachXO/SBret20/SBret20.lpf".
Loading device for application map from file 'mj5g21x17.nph' in environment: D:/lscc/diamond/2.2_x64/ispfpga.
Package Status:                     Final          Version 1.26
Running general design DRC...
Removing unused logic...
Optimizing...
WARNING - map: Using local reset signal 'ResetxRBI_c' to infer global GSR net.
WARNING - map: IO buffer missing for top level port FXLEDxSI...logic will be discarded.
WARNING - map: IO buffer missing for top level port ADCovrxSI...logic will be discarded.



Design Summary:
   Number of PFU registers:    418
   Number of SLICEs:           437 out of  1140 (38%)
      SLICEs(logic/ROM):       437 out of   900 (49%)
      SLICEs(logic/ROM/RAM):     0 out of   240 (0%)
          As RAM:            0
          As Logic/ROM:      0
   Number of logic LUT4s:     378
   Number of distributed RAM:   0 (0 LUT4s)
   Number of ripple logic:    141 (282 LUT4s)
   Number of shift registers:   0
   Total number of LUT4s:     660
   Number of external PIOs: 91 out of 211 (43%)
   Number of PLLs:  1 out of 2 (50%)
   Number of block RAMs:  2 out of 3 (67%)
   Number of GSRs:  1 out of 1 (100%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   Number of TSALL: 0 out of 1 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  4
     Net ClockxC_c: 82 loads, 82 rising, 0 falling (Driver: uClockGen/PLLCInst_0 )
     Net IfClockxCI_c: 66 loads, 64 rising, 2 falling (Driver: PIO IfClockxCI )
     Net PC1xSIO_c: 40 loads, 40 rising, 0 falling (Driver: PIO PC1xSIO )
     Net PC2xSIO_c: 40 loads, 0 rising, 40 falling (Driver: PIO PC2xSIO )
   Number of Clock Enables:  15
     Net ADCStateMachine_1/un1_StateRowxDP_3_0_a2_0_a2: 1 loads, 1 LSLICEs
     Net ADCStateMachine_1/DividerRowxDPe: 9 loads, 9 LSLICEs
     Net ADCStateMachine_1/DividerColxDPe: 17 loads, 17 LSLICEs
     Net ADCStateMachine_1/CountRowxDPe: 4 loads, 4 LSLICEs
     Net ADCStateMachine_1/N_137_i: 9 loads, 9 LSLICEs
     Net N_144_i: 7 loads, 7 LSLICEs
     Net FifoWritexE: 2 loads, 0 LSLICEs
     Net monitorStateMachine_1.N_291_i: 6 loads, 6 LSLICEs
     Net N_212_i: 1 loads, 1 LSLICEs
     Net monitorStateMachine_1.N_182_i: 5 loads, 5 LSLICEs
     Net FifoReadxE: 2 loads, 0 LSLICEs
     Net uSynchronizerStateMachine_1/CounterxDPe: 7 loads, 7 LSLICEs
     Net N_24_i: 9 loads, 9 LSLICEs
     Net uEventCounter/N_302_i: 5 loads, 5 LSLICEs
     Net uEarlyPaketTimer/CountxDPe: 11 loads, 11 LSLICEs
   Number of local set/reset loads for net ResetxRBI_c merged into GSR:  299
   Number of LSRs:  3
     Net N_444_i: 53 loads, 53 LSLICEs
     Net ResetTimestampxSBO_i: 10 loads, 10 LSLICEs
     Net ResetxRBI_c: 4 loads, 0 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net N_444_i: 53 loads
     Net ADCStateMachine_1/StateColxDP[10]: 37 loads
     Net fifoStatemachine_1.StatexDP[0]: 37 loads
     Net ADCStateMachine_1/N_108_3: 36 loads
     Net FifoReadxE: 36 loads
     Net ECResetEarlyPaketTimerxS: 34 loads
     Net ADCStateMachine_1/un1_StateColxDN_1_sqmuxa_0_o4_0_0: 33 loads
     Net ADCStateMachine_1/StateColxDP[5]: 28 loads
     Net ReadADCvaluexE: 25 loads
     Net monitorStateMachine_1.TimestampResetxDP: 23 loads
 
   Number of warnings:  7
   Number of errors:    0



INFO: Design contains EBR with ASYNC Reset Mode that has a limitation:
The use of the EBR block asynchronous reset requires that certain timing
be met between the clock and the reset within the memory block. 
See the device specific data sheet for additional details.

Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 41 MB

Dumping design to file SBret20_SBret20_map.ncd.

ncd2eqn "SBret20_SBret20_map.ncd"
Start loading SBret20_SBret20_map.ncd


Loading design for application ncd2eqn from file SBret20_SBret20_map.ncd.
Design name: USBAER_top_level
NCD version: 3.2
Vendor:      LATTICE
Device:      LCMXO2280C
Package:     FTBGA256
Performance: 3
Loading device for application ncd2eqn from file 'mj5g21x17.nph' in environment: D:/lscc/diamond/2.2_x64/ispfpga.
Package Status:                     Final          Version 1.26
Performance Hardware Data Status: Version 1.84
Finish loading SBret20_SBret20_map.ncd


ncd2eqn runs successfully


trce -f "SBret20_SBret20.mt" -o "SBret20_SBret20.tw1" "SBret20_SBret20_map.ncd" "SBret20_SBret20.prf"
trce:  version Diamond (64-bit) 2.2.0.101

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2013 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file sbret20_sbret20_map.ncd.
Design name: USBAER_top_level
NCD version: 3.2
Vendor:      LATTICE
Device:      LCMXO2280C
Package:     FTBGA256
Performance: 3
Loading device for application trce from file 'mj5g21x17.nph' in environment: D:/lscc/diamond/2.2_x64/ispfpga.
Package Status:                     Final          Version 1.26
Performance Hardware Data Status: Version 1.84
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 2.2.0.101
Wed Jul 09 14:21:09 2014

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2013 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o SBret20_SBret20.tw1 SBret20_SBret20_map.ncd SBret20_SBret20.prf 
Design file:     sbret20_sbret20_map.ncd
Preference file: sbret20_sbret20.prf
Device,speed:    LCMXO2280C,3
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 12056 paths, 5 nets, and 2377 connections (86.8% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 2.2.0.101
Wed Jul 09 14:21:09 2014

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2013 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o SBret20_SBret20.tw1 SBret20_SBret20_map.ncd SBret20_SBret20.prf 
Design file:     sbret20_sbret20_map.ncd
Preference file: sbret20_sbret20.prf
Device,speed:    LCMXO2280C,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 12056 paths, 5 nets, and 2377 connections (86.8% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total time: 0 secs 

ldbanno "SBret20_SBret20_map.ncd" -n Verilog -o "SBret20_SBret20_mapvo.vo" -w -neg
ldbanno: version Diamond (64-bit) 2.2.0.101
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2013 Lattice Semiconductor Corporation,  All rights reserved.

Writing a Verilog netlist using the orca library type based on the SBret20_SBret20_map design file.


Loading design for application ldbanno from file SBret20_SBret20_map.ncd.
Design name: USBAER_top_level
NCD version: 3.2
Vendor:      LATTICE
Device:      LCMXO2280C
Package:     FTBGA256
Performance: 3
Loading device for application ldbanno from file 'mj5g21x17.nph' in environment: D:/lscc/diamond/2.2_x64/ispfpga.
Package Status:                     Final          Version 1.26
Performance Hardware Data Status: Version 1.84
Converting design "SBret20_SBret20_map.ncd" into .ldb format.
Writing Verilog netlist to file SBret20_SBret20_mapvo.vo
Writing SDF timing to file SBret20_SBret20_mapvo.sdf

ldbanno "SBret20_SBret20_map.ncd" -n VHDL -o "SBret20_SBret20_mapvho.vho" -w -neg
ldbanno: version Diamond (64-bit) 2.2.0.101
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2013 Lattice Semiconductor Corporation,  All rights reserved.

Writing a VHDL netlist using the orca library type based on the SBret20_SBret20_map design file.


Loading design for application ldbanno from file SBret20_SBret20_map.ncd.
Design name: USBAER_top_level
NCD version: 3.2
Vendor:      LATTICE
Device:      LCMXO2280C
Package:     FTBGA256
Performance: 3
Loading device for application ldbanno from file 'mj5g21x17.nph' in environment: D:/lscc/diamond/2.2_x64/ispfpga.
Package Status:                     Final          Version 1.26
Performance Hardware Data Status: Version 1.84
Converting design "SBret20_SBret20_map.ncd" into .ldb format.
Writing VHDL netlist to file SBret20_SBret20_mapvho.vho
Writing SDF timing to file SBret20_SBret20_mapvho.sdf

mpartrce -p "SBret20_SBret20.p2t" -f "SBret20_SBret20.p3t" -tf "SBret20_SBret20.pt" "SBret20_SBret20_map.ncd" "SBret20_SBret20.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "SBret20_SBret20_map.ncd"
Wed Jul 09 14:21:12 2014

PAR: Place And Route Diamond (64-bit) 2.2.0.101.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF SBret20_SBret20_map.ncd SBret20_SBret20.dir/5_1.ncd SBret20_SBret20.prf
Preference file: SBret20_SBret20.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file SBret20_SBret20_map.ncd.
Design name: USBAER_top_level
NCD version: 3.2
Vendor:      LATTICE
Device:      LCMXO2280C
Package:     FTBGA256
Performance: 3
Loading device for application par from file 'mj5g21x17.nph' in environment: D:/lscc/diamond/2.2_x64/ispfpga.
Package Status:                     Final          Version 1.26
Performance Hardware Data Status: Version 1.84
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   GSR                1/1           100% used
   PIO (prelim)      91/271          33% used
                     91/211          43% bonded
   EBR                2/3            66% used
   PLL3               1/2            50% used
   SLICE            437/1140         38% used



Number of Signals: 1115
Number of Connections: 2740

Pin Constraint Summary:
   91 out of 91 pins locked (100% locked).

The following 4 signals are selected to use the primary clock routing resources:
    ClockxC_c (driver: uClockGen/PLLCInst_0, clk load #: 84)
    IfClockxCI_c (driver: IfClockxCI, clk load #: 68)
    PC1xSIO_c (driver: PC1xSIO, clk load #: 40)
    PC2xSIO_c (driver: PC2xSIO, clk load #: 40)

The following 1 signal is selected to use the secondary clock routing resources:
    N_444_i (driver: uEarlyPaketTimer/SLICE_440, clk load #: 0, sr load #: 53, ce load #: 0)

Starting Placer Phase 0.
..........
Finished Placer Phase 0.  REAL time: 0 secs 

Starting Placer Phase 1.
....................
Placer score = 480517.
Finished Placer Phase 1.  REAL time: 8 secs 

Starting Placer Phase 2.
.
Placer score =  479243
Finished Placer Phase 2.  REAL time: 9 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 1 out of 4 (25%)
  General PIO: 2 out of 272 (0%)
  PLL        : 1 out of 2 (50%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "ClockxC_c" from CLKOP on comp "uClockGen/PLLCInst_0" on PLL site "PLL3_R20C1", clk load = 84
  PRIMARY "IfClockxCI_c" from comp "IfClockxCI" on CLK_PIN site "A9 (PT10B)", clk load = 68
  PRIMARY "PC1xSIO_c" from comp "PC1xSIO" on PIO site "K1 (PL12B)", clk load = 40
  PRIMARY "PC2xSIO_c" from comp "PC2xSIO" on PIO site "J2 (PL11B)", clk load = 40
  SECONDARY "N_444_i" from F0 on comp "uEarlyPaketTimer/SLICE_440" on site "R12C2A", clk load = 0, ce load = 0, sr load = 53

  PRIMARY  : 4 out of 4 (100%)
  SECONDARY: 1 out of 4 (25%)

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   91 out of 271 (33.6%) PIO sites used.
   91 out of 211 (43.1%) bonded PIO sites used.
   Number of PIO comps: 91; differential: 0
   Number of Vref pins used: 0

I/O Bank Usage Summary:
+----------+----------------+------------+------------+------------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+----------------+------------+------------+------------+
| 0        | 9 / 24 ( 37%)  | 3.3V       | -          | -          |
| 1        | 6 / 30 ( 20%)  | 3.3V       | -          | -          |
| 2        | 10 / 26 ( 38%) | 3.3V       | -          | -          |
| 3        | 11 / 28 ( 39%) | 3.3V       | -          | -          |
| 4        | 16 / 29 ( 55%) | 3.3V       | -          | -          |
| 5        | 13 / 20 ( 65%) | 3.3V       | -          | -          |
| 6        | 13 / 28 ( 46%) | 3.3V       | -          | -          |
| 7        | 13 / 26 ( 50%) | 3.3V       | -          | -          |
+----------+----------------+------------+------------+------------+

Total placer CPU time: 8 secs 

Dumping design to file SBret20_SBret20.dir/5_1.ncd.

0 connections routed; 2740 unrouted.
Starting router resource preassignment
WARNING - par: The driver of primary clock net PC1xSIO_c is not placed on one of the PIO sites dedicated for primary clocks.  This primary clock will be routed to a H-spine through general routing resource or will be routed as a secondary clock and may suffer from excessive delay or skew.
WARNING - par: The driver of primary clock net PC2xSIO_c is not placed on one of the PIO sites dedicated for primary clocks.  This primary clock will be routed to a H-spine through general routing resource or will be routed as a secondary clock and may suffer from excessive delay or skew.

Completed router resource preassignment. Real time: 10 secs 

Start NBR router at 14:21:22 07/09/14

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design. Thanks.                                       
*****************************************************************

Start NBR special constraint process at 14:21:22 07/09/14

Start NBR section for initial routing
Level 1, iteration 1
0(0.00%) conflict; 2135(77.92%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack: 1.794ns/0.000ns; real time: 11 secs 
Level 2, iteration 1
0(0.00%) conflict; 2130(77.74%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack: 2.037ns/0.000ns; real time: 11 secs 
Level 3, iteration 1
12(0.01%) conflicts; 1795(65.51%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack: 2.331ns/0.000ns; real time: 11 secs 
Level 4, iteration 1
105(0.11%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack: 2.230ns/0.000ns; real time: 12 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing
Level 1, iteration 1
1(0.00%) conflict; 110(4.01%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack: 2.230ns/0.000ns; real time: 12 secs 
Level 4, iteration 1
53(0.06%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack: 2.230ns/0.000ns; real time: 12 secs 
Level 4, iteration 2
26(0.03%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack: 2.230ns/0.000ns; real time: 12 secs 
Level 4, iteration 3
14(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack: 2.230ns/0.000ns; real time: 12 secs 
Level 4, iteration 4
5(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack: 2.230ns/0.000ns; real time: 12 secs 
Level 4, iteration 5
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack: 2.230ns/0.000ns; real time: 12 secs 
Level 4, iteration 6
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack: 2.230ns/0.000ns; real time: 12 secs 
Level 4, iteration 7
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack: 2.230ns/0.000ns; real time: 12 secs 
Level 4, iteration 8
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack: 2.230ns/0.000ns; real time: 12 secs 

Start NBR section for re-routing
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack: 2.230ns/0.000ns; real time: 12 secs 

Start NBR section for post-routing

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack : 2.230ns
  Timing score : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Hold time optimization iteration 0:
All hold time violations have been successfully corrected in speed grade M

---------------IO Configurable Delay Element Usage Summary---------------

Total IO Configurable Delay Elements used: 0 
---------------End of IO Configurable Delay Element Usage Summary--------

Total CPU time 13 secs 
Total REAL time: 14 secs 
Completely routed.
End of route.  2740 routed (100.00%); 0 unrouted.
Checking DRC ... 
No errors found.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file SBret20_SBret20.dir/5_1.ncd.


PAR_SUMMARY::Run status = completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 2.230
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.151
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000

Total CPU  time to completion: 13 secs 
Total REAL time to completion: 14 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2013 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "SBret20_SBret20.pt" -o "SBret20_SBret20.twr" "SBret20_SBret20.ncd" "SBret20_SBret20.prf"
trce:  version Diamond (64-bit) 2.2.0.101

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2013 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file sbret20_sbret20.ncd.
Design name: USBAER_top_level
NCD version: 3.2
Vendor:      LATTICE
Device:      LCMXO2280C
Package:     FTBGA256
Performance: 3
Loading device for application trce from file 'mj5g21x17.nph' in environment: D:/lscc/diamond/2.2_x64/ispfpga.
Package Status:                     Final          Version 1.26
Performance Hardware Data Status: Version 1.84
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 2.2.0.101
Wed Jul 09 14:21:26 2014

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2013 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 3 -sphld m -o SBret20_SBret20.twr SBret20_SBret20.ncd SBret20_SBret20.prf 
Design file:     sbret20_sbret20.ncd
Preference file: sbret20_sbret20.prf
Device,speed:    LCMXO2280C,3
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 12056 paths, 5 nets, and 2421 connections (88.4% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 2.2.0.101
Wed Jul 09 14:21:27 2014

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2013 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 3 -sphld m -o SBret20_SBret20.twr SBret20_SBret20.ncd SBret20_SBret20.prf 
Design file:     sbret20_sbret20.ncd
Preference file: sbret20_sbret20.prf
Device,speed:    LCMXO2280C,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 12056 paths, 5 nets, and 2421 connections (88.4% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total time: 0 secs 

iotiming  "SBret20_SBret20.ncd" "SBret20_SBret20.prf"
I/O Timing Report:
:  version Diamond (64-bit) 2.2.0.101

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2013 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application iotiming from file sbret20_sbret20.ncd.
Design name: USBAER_top_level
NCD version: 3.2
Vendor:      LATTICE
Device:      LCMXO2280C
Package:     FTBGA256
Performance: 3
Loading device for application iotiming from file 'mj5g21x17.nph' in environment: D:/lscc/diamond/2.2_x64/ispfpga.
Package Status:                     Final          Version 1.26
Performance Hardware Data Status: Version 1.84
Running Performance Grade: 3
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file sbret20_sbret20.ncd.
Design name: USBAER_top_level
NCD version: 3.2
Vendor:      LATTICE
Device:      LCMXO2280C
Package:     FTBGA256
Performance: 4
Package Status:                     Final          Version 1.26
Performance Hardware Data Status: Version 1.84
Running Performance Grade: 4
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file sbret20_sbret20.ncd.
Design name: USBAER_top_level
NCD version: 3.2
Vendor:      LATTICE
Device:      LCMXO2280C
Package:     FTBGA256
Performance: 5
Package Status:                     Final          Version 1.26
Performance Hardware Data Status: Version 1.84
Running Performance Grade: 5
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file sbret20_sbret20.ncd.
Design name: USBAER_top_level
NCD version: 3.2
Vendor:      LATTICE
Device:      LCMXO2280C
Package:     FTBGA256
Performance: M
Package Status:                     Final          Version 1.26
Performance Hardware Data Status: Version 1.84
Running Performance Grade: M
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...
Done.

bitgen -w "SBret20_SBret20.ncd" -f "SBret20_SBret20.t2b" "SBret20_SBret20.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 2.2.0.101
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2013 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file SBret20_SBret20.ncd.
Design name: USBAER_top_level
NCD version: 3.2
Vendor:      LATTICE
Device:      LCMXO2280C
Package:     FTBGA256
Performance: 3
Loading device for application Bitgen from file 'mj5g21x17.nph' in environment: D:/lscc/diamond/2.2_x64/ispfpga.
Package Status:                     Final          Version 1.26
Performance Hardware Data Status: Version 1.84

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from SBret20_SBret20.prf...

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                             ES  |                           No**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
Saving bit stream in "SBret20_SBret20.bit".

ispdfw -dev LCMXO2280C-XXFT256 -if "SBret20_SBret20.bit" -oft -jed -of "SBret20_SBret20.jed"  -comment "SBret20_SBret20.alt"

Device Info:
Full name: LCMXO2280C
Row Width: 1116
Column Width: 436
Usercode bit #: 32
Processing BIT2JED...

Input: SBret20_SBret20.bit
Output: SBret20_SBret20.jed
Overwriteues: 0
Comment file: SBret20_SBret20.alt
Lever: 0
+-------------+
|   Succeed!  |
+-------------+
