*Day One*
https://github.com/Shashank-raut1999/Digital_VLSI_SoC_Design_And_Planning/blob/main/Day1/AA_Day_1.md

![image](https://github.com/piyushk246/Digital_VLSI_SoC_Design_And_Planning/assets/65733681/77dce345-cd42-4fc3-9a33-628eb09050d9)

![image](https://github.com/piyushk246/Digital_VLSI_SoC_Design_And_Planning/assets/65733681/d11bf32c-d6e8-456d-bc89-d3447b1a7637)


![image](https://github.com/piyushk246/Digital_VLSI_SoC_Design_And_Planning/assets/65733681/5ea5e5a2-b5d8-4caf-a332-d60fbc75c147)



![image](https://github.com/piyushk246/Digital_VLSI_SoC_Design_And_Planning/assets/65733681/3b5650c1-dc43-41af-9933-e06c9213852b)

![image](https://github.com/piyushk246/Digital_VLSI_SoC_Design_And_Planning/assets/65733681/c772d5fe-584a-4e24-a92c-71448d935c1b)

![image](https://github.com/piyushk246/Digital_VLSI_SoC_Design_And_Planning/assets/65733681/b10b68f1-e3ea-4261-9944-718959a4519f)

![image](https://github.com/piyushk246/Digital_VLSI_SoC_Design_And_Planning/assets/65733681/a029f6bf-2a0a-455f-ad84-cba763949ed7)


![image](https://github.com/piyushk246/Digital_VLSI_SoC_Design_And_Planning/assets/65733681/b9b6de80-4ead-4150-9f2c-1457f4bb59d3)
