
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP1-Lite <build 132640>)
| Date         : Wed Jun 12 17:39:29 2024
| Design       : ABorCD
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                       
******************************************************************************************************
                                                                           Clock   Non-clock          
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources 
------------------------------------------------------------------------------------------------------
======================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : B (port)
Endpoint    : F (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J14                                                     0.000       0.000 r       B (port)         
                                   net (fanout=1)        0.029       0.029         B                
 IOBR_152_209/DIN                  td                    2.658       2.687 r       B_ibuf/opit_0/O  
                                   net (fanout=1)        0.000       2.687         B_ibuf/ntD       
 IOL_151_209/RX_DATA_DD            td                    0.111       2.798 r       B_ibuf/opit_1/OUT
                                   net (fanout=1)        0.415       3.213         nt_B             
 CLMA_146_213/Y0                   td                    0.351       3.564 f       U1/N4/gateop_perm/Z
                                   net (fanout=1)        1.253       4.817         U1/N4_inv_rnmt   
 IOL_151_134/DO                    td                    0.122       4.939 f       F_obuf/opit_1/O  
                                   net (fanout=1)        0.000       4.939         F_obuf/ntO       
 IOBD_152_134/PAD                  td                    3.180       8.119 f       F_obuf/opit_0/O  
                                   net (fanout=1)        0.071       8.190         F                
 N15                                                                       f       F (port)         

 Data arrival time                                                   8.190         Logic Levels: 5  
                                                                                   Logic: 6.422ns(78.413%), Route: 1.768ns(21.587%)
====================================================================================================

====================================================================================================

Startpoint  : D (port)
Endpoint    : F (port)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H13                                                     0.000       0.000 f       D (port)         
                                   net (fanout=1)        0.046       0.046         D                
 IOBS_152_225/DIN                  td                    2.355       2.401 f       D_ibuf/opit_0/O  
                                   net (fanout=1)        0.000       2.401         D_ibuf/ntD       
 IOL_151_225/RX_DATA_DD            td                    0.093       2.494 f       D_ibuf/opit_1/OUT
                                   net (fanout=1)        0.221       2.715         nt_D             
 CLMA_146_213/Y0                   td                    0.134       2.849 r       U1/N4/gateop_perm/Z
                                   net (fanout=1)        1.048       3.897         U1/N4_inv_rnmt   
 IOL_151_134/DO                    td                    0.105       4.002 r       F_obuf/opit_1/O  
                                   net (fanout=1)        0.000       4.002         F_obuf/ntO       
 IOBD_152_134/PAD                  td                    2.465       6.467 r       F_obuf/opit_0/O  
                                   net (fanout=1)        0.071       6.538         F                
 N15                                                                       r       F (port)         

 Data arrival time                                                   6.538         Logic Levels: 5  
                                                                                   Logic: 5.152ns(78.801%), Route: 1.386ns(21.199%)
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : B (port)
Endpoint    : F (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J14                                                     0.000       0.000 r       B (port)         
                                   net (fanout=1)        0.029       0.029         B                
 IOBR_152_209/DIN                  td                    2.710       2.739 r       B_ibuf/opit_0/O  
                                   net (fanout=1)        0.000       2.739         B_ibuf/ntD       
 IOL_151_209/RX_DATA_DD            td                    0.078       2.817 r       B_ibuf/opit_1/OUT
                                   net (fanout=1)        0.338       3.155         nt_B             
 CLMA_146_213/Y0                   td                    0.269       3.424 f       U1/N4/gateop_perm/Z
                                   net (fanout=1)        1.103       4.527         U1/N4_inv_rnmt   
 IOL_151_134/DO                    td                    0.078       4.605 f       F_obuf/opit_1/O  
                                   net (fanout=1)        0.000       4.605         F_obuf/ntO       
 IOBD_152_134/PAD                  td                    2.489       7.094 f       F_obuf/opit_0/O  
                                   net (fanout=1)        0.071       7.165         F                
 N15                                                                       f       F (port)         

 Data arrival time                                                   7.165         Logic Levels: 5  
                                                                                   Logic: 5.624ns(78.493%), Route: 1.541ns(21.507%)
====================================================================================================

====================================================================================================

Startpoint  : D (port)
Endpoint    : F (port)
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H13                                                     0.000       0.000 f       D (port)         
                                   net (fanout=1)        0.046       0.046         D                
 IOBS_152_225/DIN                  td                    2.297       2.343 f       D_ibuf/opit_0/O  
                                   net (fanout=1)        0.000       2.343         D_ibuf/ntD       
 IOL_151_225/RX_DATA_DD            td                    0.066       2.409 f       D_ibuf/opit_1/OUT
                                   net (fanout=1)        0.204       2.613         nt_D             
 CLMA_146_213/Y0                   td                    0.114       2.727 r       U1/N4/gateop_perm/Z
                                   net (fanout=1)        0.824       3.551         U1/N4_inv_rnmt   
 IOL_151_134/DO                    td                    0.070       3.621 r       F_obuf/opit_1/O  
                                   net (fanout=1)        0.000       3.621         F_obuf/ntO       
 IOBD_152_134/PAD                  td                    2.070       5.691 r       F_obuf/opit_0/O  
                                   net (fanout=1)        0.071       5.762         F                
 N15                                                                       r       F (port)         

 Data arrival time                                                   5.762         Logic Levels: 5  
                                                                                   Logic: 4.617ns(80.128%), Route: 1.145ns(19.872%)
====================================================================================================

====================================================================================================

Inputs and Outputs :
+---------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                       
+---------------------------------------------------------------------------------------------------------------+
| Input      | D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/ABorCD/place_route/ABorCD_pnr.adf       
| Output     | D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/ABorCD/report_timing/ABorCD_rtp.adf     
|            | D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/ABorCD/report_timing/ABorCD.rtr         
|            | D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/ABorCD/report_timing/rtr.db             
+---------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 856 MB
Total CPU time to report_timing completion : 0h:0m:8s
Process Total CPU time to report_timing completion : 0h:0m:8s
Total real time to report_timing completion : 0h:0m:9s
