# uart-16bit-even-parity-verilog
A lightweight, hardware-efficient Universal Asynchronous Receiver/Transmitter (UART) core implemented in Verilog.
