###############################################################
#  Generated by:      Cadence Innovus 17.13-s098_1
#  OS:                Linux x86_64(Host ID cadence212)
#  Generated on:      Sun Sep  8 20:49:32 2019
#  Design:            mtm_Alu
#  Command:           report_clock_trees -summary -out_file ./timingReports/07_clock_tree_summary.txt
###############################################################

Clock DAG stats:
================

-------------------------------------------------------------
Cell type                     Count    Area       Capacitance
-------------------------------------------------------------
Buffers                         5      456.192       0.065
Inverters                       0        0.000       0.000
Integrated Clock Gates          0        0.000       0.000
Non-Integrated Clock Gates      0        0.000       0.000
Clock Logic                     0        0.000       0.000
All                             5      456.192       0.065
-------------------------------------------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top          0.000
Trunk      526.850
Leaf      2309.410
Total     2836.260
--------------------


Clock DAG capacitances:
=======================

--------------------------------
Type     Gate     Wire     Total
--------------------------------
Top      0.000    0.000    0.000
Trunk    0.065    0.062    0.128
Leaf     0.633    0.296    0.929
Total    0.699    0.358    1.057
--------------------------------


Clock DAG sink capacitances:
============================

--------------------------------------------------------
Count    Total    Average    Std. Dev.    Min      Max
--------------------------------------------------------
 139     0.633     0.005       0.000      0.005    0.005
--------------------------------------------------------


Clock DAG net violations:
=========================

None


Clock DAG primary half-corner transition distribution:
======================================================

------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution      Over Target
------------------------------------------------------------------------------------------------------
Trunk       0.300       1       0.200       0.000      0.200    0.200    {1 <= 0.240ns}         -
Leaf        0.300       5       0.265       0.011      0.248    0.277    {5 <= 0.300ns}         -
------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

-------------------------------------------
Name          Type      Inst     Inst Area 
                        Count    (um^2)
-------------------------------------------
UCL_BUF8_2    buffer      5       456.192
-------------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  # Posedge  # Negedge  # RAM  # Enable  # Non enable  # Other  # Clock  # Bufs  # Invs  # Other  # Implicit  Max       Max     Max     Max          Standard   Wire   Gate   Clock Tree Root
Name        Flops      Flops      Clock  Latch     Latch         Sinks    Gates                    Clock    ignore/     Non-leaf  Leaf    Length  Source-sink  cell area  cap    cap    
                                  Pins   Sinks     Sinks                                           Cells    stop pins   Fanout    Fanout  (um)    Resistance   (um^2)     (pF)   (pF)   
                                                                                                                                                  (Ohms)                                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
_clk           139         0        0       0           0           0        0       5       0        0         0          5        31    336.93    1506.53     456.192   0.358  0.699  clk
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees :
================================

----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
# Posedge  # Negedge  # RAM  # Enable  # Non enable  # Other  # Clock  # Bufs  # Invs  # Other  # Implicit  Max       Average   Max     Average  Max      Max          Standard   Wire   Gate
Flops      Flops      Clock  Latch     Latch         Sinks    Gates                    Clock    ignore/     Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap    cap
                      Pins   Sinks     Sinks                                           Cells    stop pins   Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (pF)   (pF)
                                                                                                                                                          (Ohms)                         
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   139         0        0       0           0           0        0       5       0        0         0          5         5        31     27.8    336.930    150.653     456.192   0.358  0.699
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees
=======================================

-----------------------------------------------------------------------
Metric                               Minimum  Average  Maximum  Std.dev
-----------------------------------------------------------------------
Source-sink routed net length (um)    99.930  182.102  336.930  75.842
Source-sink manhattan distance (um)  104.800  169.388  324.440  71.961
Source-sink resistance (Ohm)          76.008  118.725  150.653  26.153
-----------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

---------------------------------------------------------------------------------------
Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name        violations         violations        violations    violations    violations
---------------------------------------------------------------------------------------
_clk                0                 0               0             0            0
---------------------------------------------------------------------------------------
Total               0                 0               0             0            0
---------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 0 clock tree pins with max capacitance violations.
Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 0 clock tree pins with a slew violation.

Clock Timing Summary:
=====================

Target and measured clock slews (in ns):

----------------------------------------------------------------------------------------------------------------------------------------
Clock tree  Timing Corner      Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
                               Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
----------------------------------------------------------------------------------------------------------------------------------------
_clk        WC_dc:setup.early     0.276          0.260         0.200          0.200      ignored          -      ignored          -
_clk        WC_dc:setup.late      0.277          0.260         0.200          0.200      explicit      0.300     explicit      0.300
_clk        BC_dc:hold.early      0.165          0.136         0.200          0.200      ignored          -      ignored          -
_clk        BC_dc:hold.late       0.166          0.136         0.200          0.200      ignored          -      ignored          -
----------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.

Total Transition Slacks Summary:
================================

-------------------------------------------------------------------------------------------------
Total       Total Leaf    Total        Total Leaf    Mean        Median      Std.Dev     Worst
Overslew    Overslew      Underslew    Underslew     Overslew    Overslew    Overslew    Overslew
-------------------------------------------------------------------------------------------------
 0.000        0.000        -0.277        -0.177       0.000       0.000       0.000       0.000
-------------------------------------------------------------------------------------------------

Transition times measured in the half-corner WC_dc:setup.late

Top Underslews:

-------------------------------------------------------------------
Driving node                                         Underslew (ns)
-------------------------------------------------------------------
_clk                                                     -0.100
CTS_ccl_a_BUF__clk_G0_L1_5                               -0.052
u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_4        -0.038
u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_1        -0.036
u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3          -0.029
u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_2        -0.023
-------------------------------------------------------------------

