Warning (10268): Verilog HDL information at spi.sv(86): always construct contains both blocking and non-blocking assignments File: C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/Tilt_Control/spi.sv Line: 86
Info (10281): Verilog HDL Declaration information at spi.sv(19): object "active" differs only in case from object "ACTIVE" in the same scope File: C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/Tilt_Control/spi.sv Line: 19
