{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1549375301022 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549375301022 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 05 09:01:40 2019 " "Processing started: Tue Feb 05 09:01:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549375301022 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549375301022 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549375301022 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1549375302052 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1549375302052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549375340326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549375340326 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1549375340372 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluOut ALU.v(39) " "Verilog HDL Always Construct warning at ALU.v(39): inferring latch(es) for variable \"aluOut\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1549375340372 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[0\] ALU.v(39) " "Inferred latch for \"aluOut\[0\]\" at ALU.v(39)" {  } { { "ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549375340420 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[1\] ALU.v(39) " "Inferred latch for \"aluOut\[1\]\" at ALU.v(39)" {  } { { "ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549375340420 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[2\] ALU.v(39) " "Inferred latch for \"aluOut\[2\]\" at ALU.v(39)" {  } { { "ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549375340420 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[3\] ALU.v(39) " "Inferred latch for \"aluOut\[3\]\" at ALU.v(39)" {  } { { "ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549375340420 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[4\] ALU.v(39) " "Inferred latch for \"aluOut\[4\]\" at ALU.v(39)" {  } { { "ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549375340420 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[5\] ALU.v(39) " "Inferred latch for \"aluOut\[5\]\" at ALU.v(39)" {  } { { "ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549375340420 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[6\] ALU.v(39) " "Inferred latch for \"aluOut\[6\]\" at ALU.v(39)" {  } { { "ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549375340420 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[7\] ALU.v(39) " "Inferred latch for \"aluOut\[7\]\" at ALU.v(39)" {  } { { "ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549375340420 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[8\] ALU.v(39) " "Inferred latch for \"aluOut\[8\]\" at ALU.v(39)" {  } { { "ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549375340420 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[9\] ALU.v(39) " "Inferred latch for \"aluOut\[9\]\" at ALU.v(39)" {  } { { "ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549375340420 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[10\] ALU.v(39) " "Inferred latch for \"aluOut\[10\]\" at ALU.v(39)" {  } { { "ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549375340420 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[11\] ALU.v(39) " "Inferred latch for \"aluOut\[11\]\" at ALU.v(39)" {  } { { "ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549375340420 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[12\] ALU.v(39) " "Inferred latch for \"aluOut\[12\]\" at ALU.v(39)" {  } { { "ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549375340420 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[13\] ALU.v(39) " "Inferred latch for \"aluOut\[13\]\" at ALU.v(39)" {  } { { "ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549375340420 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[14\] ALU.v(39) " "Inferred latch for \"aluOut\[14\]\" at ALU.v(39)" {  } { { "ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549375340420 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[15\] ALU.v(39) " "Inferred latch for \"aluOut\[15\]\" at ALU.v(39)" {  } { { "ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549375340420 "|ALU"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "aluOut\[0\]\$latch " "LATCH primitive \"aluOut\[0\]\$latch\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549375341286 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "aluOut\[1\]\$latch " "LATCH primitive \"aluOut\[1\]\$latch\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549375341286 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "aluOut\[2\]\$latch " "LATCH primitive \"aluOut\[2\]\$latch\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549375341286 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "aluOut\[3\]\$latch " "LATCH primitive \"aluOut\[3\]\$latch\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549375341310 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "aluOut\[4\]\$latch " "LATCH primitive \"aluOut\[4\]\$latch\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549375341310 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "aluOut\[5\]\$latch " "LATCH primitive \"aluOut\[5\]\$latch\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549375341310 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "aluOut\[6\]\$latch " "LATCH primitive \"aluOut\[6\]\$latch\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549375341310 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "aluOut\[7\]\$latch " "LATCH primitive \"aluOut\[7\]\$latch\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549375341310 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "aluOut\[8\]\$latch " "LATCH primitive \"aluOut\[8\]\$latch\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549375341310 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "aluOut\[9\]\$latch " "LATCH primitive \"aluOut\[9\]\$latch\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549375341310 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "aluOut\[10\]\$latch " "LATCH primitive \"aluOut\[10\]\$latch\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549375341310 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "aluOut\[11\]\$latch " "LATCH primitive \"aluOut\[11\]\$latch\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549375341310 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "aluOut\[12\]\$latch " "LATCH primitive \"aluOut\[12\]\$latch\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549375341310 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "aluOut\[13\]\$latch " "LATCH primitive \"aluOut\[13\]\$latch\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549375341310 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "aluOut\[14\]\$latch " "LATCH primitive \"aluOut\[14\]\$latch\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549375341310 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "aluOut\[15\]\$latch " "LATCH primitive \"aluOut\[15\]\$latch\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549375341310 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1549375341779 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1549375342717 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549375342717 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "88 " "Implemented 88 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "40 " "Implemented 40 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1549375342929 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1549375342929 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1549375342929 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1549375342929 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549375343025 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 05 09:02:23 2019 " "Processing ended: Tue Feb 05 09:02:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549375343025 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549375343025 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549375343025 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1549375343025 ""}
