###############################################################################
## Copyright (C) 2021-2025 Analog Devices, Inc. All rights reserved.
### SPDX short identifier: ADIBSD
###############################################################################

source $ad_hdl_dir/library/spi_engine/scripts/spi_engine.tcl
# system level parameters
set NUM_OF_SDI  $ad_project_params(NUM_OF_SDI)
set CAPTURE_ZONE $ad_project_params(CAPTURE_ZONE)
set CLK_MODE $ad_project_params(CLK_MODE)
set DDR_EN $ad_project_params(DDR_EN)
set NO_REORDER $ad_project_params(NO_REORDER)

puts "build parameters: NUM_OF_SDI: $NUM_OF_SDI ; CAPTURE_ZONE: $CAPTURE_ZONE ; CLK_MODE: $CLK_MODE ; DDR_EN: $DDR_EN ; NO_REORDER: $NO_REORDER"

# block design ports and interfaces
# specify the CNV generator's reference clock frequency in MHz
# NOTE: this is a default value, software may or may not change this
set cnv_ref_clk 100

# specify ADC sampling rate in samples/seconds
# NOTE: this is a default value, software may or may not change this
set adc_sampling_rate 1000000

# specify the MAX17687 and LT8608 SYNC signal frequency (400KHz)
set max17687_sync_freq 400000

#create_bd_intf_port -mode Master -vlnv analog.com:interface:spi_engine_rtl:1.0 ad463x_spi

create_bd_port -dir O ad463x_spi_sclk
create_bd_port -dir O ad463x_spi_cs
create_bd_port -dir O ad463x_spi_sdo
create_bd_port -dir I -from [expr $NUM_OF_SDI-1] -to 0 ad463x_spi_sdi

create_bd_port -dir I ad463x_echo_sclk

create_bd_port -dir I ad463x_busy
create_bd_port -dir O ad463x_cnv
create_bd_port -dir I ad463x_ext_clk

create_bd_port -dir O max17687_sync_clk

## To support the 2MSPS (SCLK == 80 MHz), set the spi clock to 160 MHz

ad_ip_instance axi_clkgen spi_clkgen
ad_ip_parameter spi_clkgen CONFIG.CLK0_DIV 5
ad_ip_parameter spi_clkgen CONFIG.VCO_DIV 1
ad_ip_parameter spi_clkgen CONFIG.VCO_MUL 8
ad_connect $sys_cpu_clk spi_clkgen/clk
ad_connect spi_clk spi_clkgen/clk_0

# create a SPI Engine architecture

#spi_engine_create "spi_ad463x" 32         1             1       $NUM_OF_SDI 0          1

set data_width    32
set async_spi_clk 1
set num_cs        1
set num_sdi       $NUM_OF_SDI
set num_sdo       1
set sdi_delay     1
set echo_sclk     1

set hier_spi_engine spi_ad463x

spi_engine_create $hier_spi_engine $data_width $async_spi_clk $num_cs $num_sdi $num_sdo $sdi_delay $echo_sclk

ad_ip_parameter $hier_spi_engine/${hier_spi_engine}_execution CONFIG.DEFAULT_SPI_CFG 1   ; # latching MISO on negative edge - hardware only

ad_ip_parameter $hier_spi_engine/${hier_spi_engine}_axi_regmap CONFIG.CFG_INFO_0 $NUM_OF_SDI
ad_ip_parameter $hier_spi_engine/${hier_spi_engine}_axi_regmap CONFIG.CFG_INFO_1 $CAPTURE_ZONE
ad_ip_parameter $hier_spi_engine/${hier_spi_engine}_axi_regmap CONFIG.CFG_INFO_2 $CLK_MODE
ad_ip_parameter $hier_spi_engine/${hier_spi_engine}_axi_regmap CONFIG.CFG_INFO_3 $DDR_EN

## to setup the sample rate of the system change the PULSE_PERIOD value of the
## CNV generator; the actual sample rate will be PULSE_PERIOD * (1/cnv_ref_clk)
set sampling_cycle [expr int(ceil(double($cnv_ref_clk * 1000000) / $adc_sampling_rate))]

## setup the pulse period for the MAX17687 and LT8608 SYNC signal
set max17687_cycle [expr int(ceil(double($cnv_ref_clk * 1000000) / $max17687_sync_freq))] 

ad_ip_instance axi_pwm_gen cnv_generator
ad_ip_parameter cnv_generator CONFIG.N_PWMS 2
ad_ip_parameter cnv_generator CONFIG.PULSE_0_PERIOD $sampling_cycle
ad_ip_parameter cnv_generator CONFIG.PULSE_0_WIDTH 1
ad_ip_parameter cnv_generator CONFIG.PULSE_1_PERIOD $sampling_cycle
ad_ip_parameter cnv_generator CONFIG.PULSE_1_WIDTH 1
ad_ip_parameter cnv_generator CONFIG.PULSE_1_OFFSET 1

ad_ip_instance axi_pwm_gen sync_generator
ad_ip_parameter sync_generator CONFIG.N_PWMS 1
ad_ip_parameter sync_generator CONFIG.PULSE_0_PERIOD $max17687_cycle
ad_ip_parameter sync_generator CONFIG.PULSE_0_WIDTH [expr int(ceil(double($max17687_cycle) / 2))]

if {$NO_REORDER == 0} {

  ad_ip_instance spi_axis_reorder data_reorder
  ad_ip_parameter data_reorder CONFIG.NUM_OF_LANES $NUM_OF_SDI

} elseif {$NO_REORDER == 1} {

    if {$CAPTURE_ZONE == 2} {
      puts "ERROR: Invalid configuration - Disabling Reorder IP is invalid for Capture Zone 2."
      exit 2
    }

}

# dma to receive data stream

ad_ip_instance axi_dmac axi_ad463x_dma
ad_ip_parameter axi_ad463x_dma CONFIG.DMA_TYPE_SRC 1
ad_ip_parameter axi_ad463x_dma CONFIG.DMA_TYPE_DEST 0
ad_ip_parameter axi_ad463x_dma CONFIG.CYCLIC 0
ad_ip_parameter axi_ad463x_dma CONFIG.AXI_SLICE_DEST 1
ad_ip_parameter axi_ad463x_dma CONFIG.AXI_SLICE_SRC 1
if {$NO_REORDER == 0} {
  ad_ip_parameter axi_ad463x_dma CONFIG.DMA_DATA_WIDTH_SRC 64
} elseif {$NO_REORDER == 1} {
    if {$NUM_OF_SDI == 1} {
      ad_ip_parameter axi_ad463x_dma CONFIG.DMA_DATA_WIDTH_SRC 32
    } elseif {$NUM_OF_SDI == 2} {
      ad_ip_parameter axi_ad463x_dma CONFIG.DMA_DATA_WIDTH_SRC 64
    }
}
  
ad_ip_parameter axi_ad463x_dma CONFIG.DMA_DATA_WIDTH_DEST 64

# Trigger for SPI offload
if {$CAPTURE_ZONE == 1} {

  ## SPI mode is using the echo SCLK, on echo SPI and Master mode the BUSY
  #  is used for SDI latching
  switch $CLK_MODE {
    0 {
      ad_connect $hier_spi_engine/echo_sclk ad463x_echo_sclk
    }
    1 -
    2 {
      puts "ERROR: Invalid configuration option. CAPTURE_ZONE 1 can be used only in SPI mode (CLK_MODE == 1)."
      exit 2
    }
    default {
      puts "ERROR: Invalid value for CLK_MODE (valid values are 0 or 1 or 2)."
      exit 2
    }
  }

  # Zone 1 - trigger to BUSY's negative edge
  create_bd_cell -type module -reference sync_bits busy_sync
  create_bd_cell -type module -reference ad_edge_detect busy_capture
  set_property -dict [list CONFIG.EDGE 1] [get_bd_cells busy_capture]

  ad_connect spi_clk busy_capture/clk
  ad_connect spi_clk busy_sync/out_clk
  ad_connect busy_capture/rst GND
  ad_connect $hier_spi_engine/${hier_spi_engine}_axi_regmap/spi_resetn busy_sync/out_resetn

  ad_connect ad463x_busy busy_sync/in_bits
  ad_connect busy_sync/out_bits busy_capture/signal_in
  ad_connect $hier_spi_engine/trigger busy_capture/signal_out
  ## SDI is latched by the SPIE execution module
  if {$NO_REORDER == 0} {
    ad_connect  $hier_spi_engine/m_axis_sample data_reorder/s_axis
  } elseif {$NO_REORDER == 1} {
    ad_connect $hier_spi_engine/m_axis_sample axi_ad463x_dma/s_axis
  }

} elseif {$CAPTURE_ZONE == 2} {

  # Zone 2 - trigger to next consecutive CNV
  ad_ip_parameter $hier_spi_engine/${hier_spi_engine}_offload CONFIG.ASYNC_TRIG 1
  ad_connect cnv_generator/pwm_0 $hier_spi_engine/trigger

  ## SPI mode is using the echo SCLK, on echo SPI and Master mode the BUSY
  #  is used for SDI latching

  ad_connect $hier_spi_engine/echo_sclk ad463x_echo_sclk
  switch $CLK_MODE {
    0 {
      ## SDI is latched by the SPIE execution module
      ad_connect  $hier_spi_engine/m_axis_sample data_reorder/s_axis
    }
    1 -
    2 {
      ## SDI is latched by the data capture
      ad_ip_instance ad463x_data_capture data_capture
      ad_ip_parameter data_capture CONFIG.DDR_EN $DDR_EN
      ad_ip_parameter data_capture CONFIG.NUM_OF_LANES $NUM_OF_SDI

      ad_connect spi_clk data_capture/clk
      ad_connect ad463x_spi_cs data_capture/csn
      ad_connect ad463x_busy data_capture/echo_sclk
      ad_connect ad463x_spi_sdi data_capture/data_in

      ad_connect data_capture/m_axis data_reorder/s_axis

    }
    default {
      puts "ERROR: Invalid value for CLK_MODE (valid values are 0 or 1 or 2)."
      exit 2
    }
  }

} else {

  puts "ERROR: Invalid capture zone, please choose 1 or 2."
  exit 2

}
ad_connect ad463x_cnv cnv_generator/pwm_1
ad_connect max17687_sync_clk sync_generator/pwm_0

# clocks

ad_connect $sys_cpu_clk $hier_spi_engine/clk
ad_connect $sys_cpu_clk cnv_generator/s_axi_aclk
ad_connect $sys_cpu_clk sync_generator/s_axi_aclk
ad_connect spi_clk $hier_spi_engine/spi_clk
if {$NO_REORDER == 0} {
  ad_connect spi_clk data_reorder/axis_aclk
}
ad_connect spi_clk axi_ad463x_dma/s_axis_aclk
ad_connect ad463x_ext_clk cnv_generator/ext_clk
ad_connect ad463x_ext_clk sync_generator/ext_clk

# resets

ad_connect $sys_cpu_resetn cnv_generator/s_axi_aresetn
if {$NO_REORDER == 0} {
  ad_connect data_reorder/axis_aresetn VCC
}
ad_connect $sys_cpu_resetn $hier_spi_engine/resetn
ad_connect $sys_cpu_resetn axi_ad463x_dma/m_dest_axi_aresetn

# data path

ad_connect  $hier_spi_engine/${hier_spi_engine}_execution/cs ad463x_spi_cs
ad_connect  $hier_spi_engine/${hier_spi_engine}_execution/sclk ad463x_spi_sclk
ad_connect  $hier_spi_engine/${hier_spi_engine}_execution/sdo ad463x_spi_sdo
ad_connect  $hier_spi_engine/${hier_spi_engine}_execution/sdi ad463x_spi_sdi

if {$NO_REORDER == 0} {
  ad_connect  axi_ad463x_dma/s_axis data_reorder/m_axis
}

# AXI memory mapped address space

ad_cpu_interconnect 0x44a00000 $hier_spi_engine/${hier_spi_engine}_axi_regmap
ad_cpu_interconnect 0x44b00000 cnv_generator
ad_cpu_interconnect 0x44c00000 sync_generator
ad_cpu_interconnect 0x44a30000 axi_ad463x_dma
ad_cpu_interconnect 0x44a70000 spi_clkgen

# interrupts

ad_cpu_interrupt "ps-13" "mb-13" axi_ad463x_dma/irq
ad_cpu_interrupt "ps-12" "mb-12" $hier_spi_engine/irq

# interconnect to memory interface

ad_mem_hp2_interconnect sys_cpu_clk sys_ps7/S_AXI_HP2
ad_mem_hp2_interconnect sys_cpu_clk axi_ad463x_dma/m_dest_axi
