$date
	Tue Sep 16 19:07:56 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module syynccount_tb $end
$scope module count1 $end
$var wire 1 ! clk $end
$var wire 1 " enable $end
$var wire 1 # mode $end
$var wire 1 $ reset $end
$var wire 4 % reg_out [3:0] $end
$var wire 4 & inc_out [3:0] $end
$var wire 4 ' dec_out [3:0] $end
$var reg 4 ( count_out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx (
bx '
bx &
b0 %
1$
1#
0"
0!
$end
#5
b0 &
b0 '
b0 (
1!
#10
0!
#15
1!
#20
b1 %
b1 &
b1111 '
0!
0$
1"
#25
b10 %
b10 &
b0 '
b1 (
1!
#30
0!
#35
b11 %
b11 &
b1 '
b10 (
1!
#40
0!
#45
b100 %
b100 &
b10 '
b11 (
1!
#50
0!
#55
b101 %
b101 &
b11 '
b100 (
1!
#60
0!
#65
b110 %
b110 &
b100 '
b101 (
1!
#70
b101 %
b101 &
b101 '
0!
0"
#75
1!
#80
0!
#85
1!
#90
b110 %
b110 &
b100 '
0!
1"
#95
b111 %
b111 &
b101 '
b110 (
1!
#100
0!
#105
b1000 %
b1000 &
b110 '
b111 (
1!
#110
0!
#115
b1001 %
b1001 &
b111 '
b1000 (
1!
#120
0!
#125
b1010 %
b1010 &
b1000 '
b1001 (
1!
#130
0!
#135
b1011 %
b1011 &
b1001 '
b1010 (
1!
#140
0!
#145
b1100 %
b1100 &
b1010 '
b1011 (
1!
#150
0!
#155
b1101 %
b1101 &
b1011 '
b1100 (
1!
#160
b1011 %
0!
0#
#165
b1010 %
b1100 &
b1010 '
b1011 (
1!
#170
0!
#175
b1001 %
b1011 &
b1001 '
b1010 (
1!
#180
0!
#185
b1000 %
b1010 &
b1000 '
b1001 (
1!
#190
b1010 %
0!
1#
#195
b1011 %
b1011 &
b1001 '
b1010 (
1!
#200
0!
#205
b1100 %
b1100 &
b1010 '
b1011 (
1!
#210
0!
#215
b1101 %
b1101 &
b1011 '
b1100 (
1!
#220
0!
#225
b1110 %
b1110 &
b1100 '
b1101 (
1!
#230
0!
#235
b1111 %
b1111 &
b1101 '
b1110 (
1!
#240
0!
#245
b0 %
b0 &
b1110 '
b1111 (
1!
#250
0!
0#
1$
#255
b1 &
b1111 '
b0 (
1!
#260
0!
#265
1!
#270
b1111 %
0!
0$
#275
b1110 %
b0 &
b1110 '
b1111 (
1!
#280
0!
#285
b1101 %
b1111 &
b1101 '
b1110 (
1!
#290
0!
#295
b1100 %
b1110 &
b1100 '
b1101 (
1!
#300
0!
#305
b1011 %
b1101 &
b1011 '
b1100 (
1!
#310
0!
#315
b1010 %
b1100 &
b1010 '
b1011 (
1!
#320
0!
#325
b1001 %
b1011 &
b1001 '
b1010 (
1!
#330
0!
