|CircuitoFinal
HEX0[6] <= Hex:inst5.decOutput[6]
HEX0[5] <= Hex:inst5.decOutput[5]
HEX0[4] <= Hex:inst5.decOutput[4]
HEX0[3] <= Hex:inst5.decOutput[3]
HEX0[2] <= Hex:inst5.decOutput[2]
HEX0[1] <= Hex:inst5.decOutput[1]
HEX0[0] <= Hex:inst5.decOutput[0]
RESET => ContadorCascata:inst.RESET
clk => inst9.IN0
clk => circuitoRegsULA:inst1.clk
end_ext[0] => decoderFinal:inst6.end_ext[0]
end_ext[1] => decoderFinal:inst6.end_ext[1]
end_ext[2] => decoderFinal:inst6.end_ext[2]
end_ext[3] => decoderFinal:inst6.end_ext[3]
end_ext[4] => decoderFinal:inst6.end_ext[4]
seletor[0] => bancoROM:inst7.sel[0]
seletor[1] => bancoROM:inst7.sel[1]
seletor[2] => bancoROM:inst7.sel[2]
switches[0] => circuitoRegsULA:inst1.switches[0]
switches[1] => circuitoRegsULA:inst1.switches[1]
switches[2] => circuitoRegsULA:inst1.switches[2]
switches[3] => circuitoRegsULA:inst1.switches[3]
switches[4] => circuitoRegsULA:inst1.switches[4]
HEX1[6] <= Hex:inst4.decOutput[6]
HEX1[5] <= Hex:inst4.decOutput[5]
HEX1[4] <= Hex:inst4.decOutput[4]
HEX1[3] <= Hex:inst4.decOutput[3]
HEX1[2] <= Hex:inst4.decOutput[2]
HEX1[1] <= Hex:inst4.decOutput[1]
HEX1[0] <= Hex:inst4.decOutput[0]
HEX2[6] <= Hex:inst3.decOutput[6]
HEX2[5] <= Hex:inst3.decOutput[5]
HEX2[4] <= Hex:inst3.decOutput[4]
HEX2[3] <= Hex:inst3.decOutput[3]
HEX2[2] <= Hex:inst3.decOutput[2]
HEX2[1] <= Hex:inst3.decOutput[1]
HEX2[0] <= Hex:inst3.decOutput[0]
HEX3[6] <= Hex:inst2.decOutput[6]
HEX3[5] <= Hex:inst2.decOutput[5]
HEX3[4] <= Hex:inst2.decOutput[4]
HEX3[3] <= Hex:inst2.decOutput[3]
HEX3[2] <= Hex:inst2.decOutput[2]
HEX3[1] <= Hex:inst2.decOutput[1]
HEX3[0] <= Hex:inst2.decOutput[0]
led[0] <= Hex:inst5.decOutput[7]
led[1] <= Hex:inst4.decOutput[7]
led[2] <= Hex:inst3.decOutput[7]
led[3] <= Hex:inst2.decOutput[7]


|CircuitoFinal|Hex:inst5
decOutput[7] <= hexInput[4].DB_MAX_OUTPUT_PORT_TYPE
decOutput[6] <= inst48.DB_MAX_OUTPUT_PORT_TYPE
decOutput[5] <= inst47.DB_MAX_OUTPUT_PORT_TYPE
decOutput[4] <= inst46.DB_MAX_OUTPUT_PORT_TYPE
decOutput[3] <= inst45.DB_MAX_OUTPUT_PORT_TYPE
decOutput[2] <= inst44.DB_MAX_OUTPUT_PORT_TYPE
decOutput[1] <= inst43.DB_MAX_OUTPUT_PORT_TYPE
decOutput[0] <= inst42.DB_MAX_OUTPUT_PORT_TYPE
hexInput[0] => inst36.IN3
hexInput[0] => inst4.IN0
hexInput[0] => inst40.IN3
hexInput[0] => inst30.IN2
hexInput[0] => inst32.IN2
hexInput[0] => inst33.IN3
hexInput[0] => inst26.IN2
hexInput[0] => inst29.IN1
hexInput[0] => inst21.IN2
hexInput[0] => inst22.IN3
hexInput[0] => inst13.IN3
hexInput[0] => inst14.IN2
hexInput[0] => inst5.IN3
hexInput[0] => inst7.IN3
hexInput[0] => inst8.IN3
hexInput[1] => inst36.IN2
hexInput[1] => inst.IN0
hexInput[1] => inst40.IN1
hexInput[1] => inst32.IN1
hexInput[1] => inst31.IN2
hexInput[1] => inst21.IN1
hexInput[1] => inst24.IN2
hexInput[1] => inst17.IN2
hexInput[1] => inst16.IN2
hexInput[1] => inst15.IN1
hexInput[1] => inst14.IN1
hexInput[1] => inst7.IN2
hexInput[2] => inst36.IN1
hexInput[2] => inst37.IN1
hexInput[2] => inst3.IN0
hexInput[2] => inst40.IN2
hexInput[2] => inst33.IN1
hexInput[2] => inst27.IN2
hexInput[2] => inst21.IN0
hexInput[2] => inst23.IN1
hexInput[2] => inst17.IN1
hexInput[2] => inst18.IN1
hexInput[2] => inst15.IN0
hexInput[2] => inst12.IN1
hexInput[2] => inst13.IN1
hexInput[2] => inst8.IN1
hexInput[2] => inst6.IN1
hexInput[3] => inst2.IN0
hexInput[3] => inst37.IN0
hexInput[3] => inst40.IN0
hexInput[3] => inst33.IN0
hexInput[3] => inst24.IN0
hexInput[3] => inst17.IN0
hexInput[3] => inst18.IN0
hexInput[3] => inst12.IN0
hexInput[3] => inst14.IN0
hexInput[3] => inst7.IN0
hexInput[3] => inst8.IN0
hexInput[4] => inst41.IN0
hexInput[4] => decOutput[7].DATAIN


|CircuitoFinal|circuitoRegsULA:inst1
Z <= regF[3].DB_MAX_OUTPUT_PORT_TYPE
enF => reg4bitsNovo:inst91.enable
clear => reg4bitsNovo:inst91.clear
clear => reg4bitsNovo:inst1.clear
clear => reg4bitsNovo:inst100.clear
clear => memoriaRAM:inst.clear
clear => reg4bitsNovo:inst3.clear
clk => reg4bitsNovo:inst91.clk
clk => reg4bitsNovo:inst1.clk
clk => reg4bitsNovo:inst100.clk
clk => memoriaRAM:inst.clk
clk => reg4bitsNovo:inst3.clk
load_ULA => inst18[7].OE
load_ULA => inst18[6].OE
load_ULA => inst18[5].OE
load_ULA => inst18[4].OE
load_ULA => inst18[3].OE
load_ULA => inst18[2].OE
load_ULA => inst18[1].OE
load_ULA => inst18[0].OE
load_ULA => inst20.IN0
load_ULA => inst11[4].OE
load_ULA => inst11[3].OE
load_ULA => inst11[2].OE
load_ULA => inst11[1].OE
load_ULA => inst11[0].OE
load_ULA => inst17[4].OE
load_ULA => inst17[3].OE
load_ULA => inst17[2].OE
load_ULA => inst17[1].OE
load_ULA => inst17[0].OE
instr[0] => inst19[0].DATAIN
instr[0] => inst14[0].DATAIN
instr[0] => inst11[0].DATAIN
instr[1] => inst19[1].DATAIN
instr[1] => inst14[1].DATAIN
instr[1] => inst11[1].DATAIN
instr[2] => inst19[2].DATAIN
instr[2] => inst14[2].DATAIN
instr[2] => inst11[2].DATAIN
instr[3] => inst19[3].DATAIN
instr[3] => inst14[3].DATAIN
instr[3] => inst11[3].DATAIN
instr[4] => inst19[4].DATAIN
instr[4] => inst14[4].DATAIN
instr[4] => inst11[4].DATAIN
instr[5] => inst19[5].DATAIN
instr[6] => inst19[6].DATAIN
instr[7] => inst19[7].DATAIN
enA => reg4bitsNovo:inst1.enable
ldam => inst14[4].OE
ldam => inst14[3].OE
ldam => inst14[2].OE
ldam => inst14[1].OE
ldam => inst14[0].OE
stac => inst16[4].OE
stac => inst16[3].OE
stac => inst16[2].OE
stac => inst16[1].OE
stac => inst16[0].OE
enB => reg4bitsNovo:inst100.enable
ldab => inst15[4].OE
ldab => inst15[3].OE
ldab => inst15[2].OE
ldab => inst15[1].OE
ldab => inst15[0].OE
DATA_BAR[0] => decoderULARegs:inst8.enbar[0]
DATA_BAR[1] => decoderULARegs:inst8.enbar[1]
DATA_BAR[2] => decoderULARegs:inst8.enbar[2]
switches[0] => inst7[0].DATAIN
switches[1] => inst7[1].DATAIN
switches[2] => inst7[2].DATAIN
switches[3] => inst7[3].DATAIN
switches[4] => inst7[4].DATAIN
R/W => memoriaRAM:inst.R/W
enAc => reg4bitsNovo:inst3.enable
result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
movAc => inst90.IN0
movAc => inst12[4].OE
movAc => inst12[3].OE
movAc => inst12[2].OE
movAc => inst12[1].OE
movAc => inst12[0].OE
PC[0] => inst17[0].DATAIN
PC[0] => tri4RAMs:inst32.in3[0]
PC[1] => inst17[1].DATAIN
PC[1] => tri4RAMs:inst32.in3[1]
PC[2] => inst17[2].DATAIN
PC[2] => tri4RAMs:inst32.in3[2]
PC[3] => inst17[3].DATAIN
PC[3] => tri4RAMs:inst32.in3[3]
PC[4] => inst17[4].DATAIN
PC[4] => tri4RAMs:inst32.in3[4]
HEX1[0] <= disp0[0].DB_MAX_OUTPUT_PORT_TYPE
HEX1[1] <= disp0[1].DB_MAX_OUTPUT_PORT_TYPE
HEX1[2] <= disp0[2].DB_MAX_OUTPUT_PORT_TYPE
HEX1[3] <= disp0[3].DB_MAX_OUTPUT_PORT_TYPE
HEX1[4] <= disp0[4].DB_MAX_OUTPUT_PORT_TYPE
HEX2[0] <= disp1[0].DB_MAX_OUTPUT_PORT_TYPE
HEX2[1] <= disp1[1].DB_MAX_OUTPUT_PORT_TYPE
HEX2[2] <= disp1[2].DB_MAX_OUTPUT_PORT_TYPE
HEX2[3] <= disp1[3].DB_MAX_OUTPUT_PORT_TYPE
HEX2[4] <= disp1[4].DB_MAX_OUTPUT_PORT_TYPE
HEX3[0] <= disp2[0].DB_MAX_OUTPUT_PORT_TYPE
HEX3[1] <= disp2[1].DB_MAX_OUTPUT_PORT_TYPE
HEX3[2] <= disp2[2].DB_MAX_OUTPUT_PORT_TYPE
HEX3[3] <= disp2[3].DB_MAX_OUTPUT_PORT_TYPE
HEX3[4] <= disp2[4].DB_MAX_OUTPUT_PORT_TYPE
HEX4[0] <= disp3[0].DB_MAX_OUTPUT_PORT_TYPE
HEX4[1] <= disp3[1].DB_MAX_OUTPUT_PORT_TYPE
HEX4[2] <= disp3[2].DB_MAX_OUTPUT_PORT_TYPE
HEX4[3] <= disp3[3].DB_MAX_OUTPUT_PORT_TYPE
HEX4[4] <= disp3[4].DB_MAX_OUTPUT_PORT_TYPE


|CircuitoFinal|circuitoRegsULA:inst1|reg4bitsNovo:inst91
output[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
clk => inst7.CLK
clk => inst.CLK
clk => inst1.CLK
clk => inst2.CLK
clk => inst3.CLK
enable => enable-clear:inst6.ENABLE
clear => enable-clear:inst6.CLEAR
input[0] => enable-clear:inst6.input[0]
input[1] => enable-clear:inst6.input[1]
input[2] => enable-clear:inst6.input[2]
input[3] => enable-clear:inst6.input[3]
input[4] => enable-clear:inst6.input[4]


|CircuitoFinal|circuitoRegsULA:inst1|reg4bitsNovo:inst91|enable-clear:inst6
D[0] <= inst5[0].DB_MAX_OUTPUT_PORT_TYPE
D[1] <= inst5[1].DB_MAX_OUTPUT_PORT_TYPE
D[2] <= inst5[2].DB_MAX_OUTPUT_PORT_TYPE
D[3] <= inst5[3].DB_MAX_OUTPUT_PORT_TYPE
D[4] <= inst5[4].DB_MAX_OUTPUT_PORT_TYPE
ENABLE => inst2[4].IN0
ENABLE => inst2[3].IN0
ENABLE => inst2[2].IN0
ENABLE => inst2[1].IN0
ENABLE => inst2[0].IN0
ENABLE => inst3.IN0
CLEAR => inst4.IN0
input[0] => inst2[0].IN2
input[1] => inst2[1].IN2
input[2] => inst2[2].IN2
input[3] => inst2[3].IN2
input[4] => inst2[4].IN2
Q[0] => inst[0].IN1
Q[1] => inst[1].IN1
Q[2] => inst[2].IN1
Q[3] => inst[3].IN1
Q[4] => inst[4].IN1


|CircuitoFinal|circuitoRegsULA:inst1|ULA:inst2
C <= Somador:inst2.C
b[0] => decoderULA:inst1.b[0]
b[1] => decoderULA:inst1.b[1]
b[2] => decoderULA:inst1.b[2]
b[3] => decoderULA:inst1.b[3]
b[4] => decoderULA:inst1.b[4]
b[5] => decoderULA:inst1.b[5]
b[6] => decoderULA:inst1.b[6]
b[7] => decoderULA:inst1.b[7]
c_addc => inst11.IN0
x[0] => input_um:inst3.in[0]
x[1] => input_um:inst3.in[1]
x[2] => input_um:inst3.in[2]
x[3] => input_um:inst3.in[3]
x[4] => input_um:inst3.in[4]
y[0] => Complemento:inst10.i[0]
y[1] => Complemento:inst10.i[1]
y[2] => Complemento:inst10.i[2]
y[3] => Complemento:inst10.i[3]
y[4] => Complemento:inst10.i[4]
V <= Somador:inst2.V
N <= Somador:inst2.N
Z <= Somador:inst2.Z
S[0] <= Somador:inst2.S_out[0]
S[1] <= Somador:inst2.S_out[1]
S[2] <= Somador:inst2.S_out[2]
S[3] <= Somador:inst2.S_out[3]
S[4] <= Somador:inst2.S_out[4]


|CircuitoFinal|circuitoRegsULA:inst1|ULA:inst2|Somador:inst2
C <= inst15.DB_MAX_OUTPUT_PORT_TYPE
xor => inst16.IN0
xor => inst17[4].OE
xor => inst17[3].OE
xor => inst17[2].OE
xor => inst17[1].OE
xor => inst17[0].OE
X[0] => full-adder:inst11.X
X[1] => full-adder:inst9.X
X[2] => full-adder:inst8.X
X[3] => full-adder:inst4.X
X[4] => full-adder:inst3.X
Y[0] => full-adder:inst11.Y
Y[1] => full-adder:inst9.Y
Y[2] => full-adder:inst8.Y
Y[3] => full-adder:inst4.Y
Y[4] => full-adder:inst3.Y
carry_in => full-adder:inst11.carry_in
V <= inst48.DB_MAX_OUTPUT_PORT_TYPE
N <= S[4].DB_MAX_OUTPUT_PORT_TYPE
Z <= inst.DB_MAX_OUTPUT_PORT_TYPE
S_out[0] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[1] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[2] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[3] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[4] <= S_out.DB_MAX_OUTPUT_PORT_TYPE


|CircuitoFinal|circuitoRegsULA:inst1|ULA:inst2|Somador:inst2|full-adder:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst3.IN0
Y => inst.IN1
Y => inst3.IN1
carry_in => inst1.IN1
carry_in => inst2.IN0
carry_out <= inst4.DB_MAX_OUTPUT_PORT_TYPE
S_xor <= inst.DB_MAX_OUTPUT_PORT_TYPE


|CircuitoFinal|circuitoRegsULA:inst1|ULA:inst2|Somador:inst2|full-adder:inst4
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst3.IN0
Y => inst.IN1
Y => inst3.IN1
carry_in => inst1.IN1
carry_in => inst2.IN0
carry_out <= inst4.DB_MAX_OUTPUT_PORT_TYPE
S_xor <= inst.DB_MAX_OUTPUT_PORT_TYPE


|CircuitoFinal|circuitoRegsULA:inst1|ULA:inst2|Somador:inst2|full-adder:inst8
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst3.IN0
Y => inst.IN1
Y => inst3.IN1
carry_in => inst1.IN1
carry_in => inst2.IN0
carry_out <= inst4.DB_MAX_OUTPUT_PORT_TYPE
S_xor <= inst.DB_MAX_OUTPUT_PORT_TYPE


|CircuitoFinal|circuitoRegsULA:inst1|ULA:inst2|Somador:inst2|full-adder:inst9
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst3.IN0
Y => inst.IN1
Y => inst3.IN1
carry_in => inst1.IN1
carry_in => inst2.IN0
carry_out <= inst4.DB_MAX_OUTPUT_PORT_TYPE
S_xor <= inst.DB_MAX_OUTPUT_PORT_TYPE


|CircuitoFinal|circuitoRegsULA:inst1|ULA:inst2|Somador:inst2|full-adder:inst11
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst3.IN0
Y => inst.IN1
Y => inst3.IN1
carry_in => inst1.IN1
carry_in => inst2.IN0
carry_out <= inst4.DB_MAX_OUTPUT_PORT_TYPE
S_xor <= inst.DB_MAX_OUTPUT_PORT_TYPE


|CircuitoFinal|circuitoRegsULA:inst1|ULA:inst2|decoderULA:inst1
Cx <= inst6.DB_MAX_OUTPUT_PORT_TYPE
b[0] => inst15.IN0
b[0] => inst2.IN1
b[0] => inst5.IN2
b[0] => inst28.IN2
b[0] => inst27.IN2
b[1] => inst3.IN1
b[1] => inst14.IN0
b[1] => inst24.IN1
b[1] => inst32.IN1
b[2] => inst3.IN0
b[2] => inst13.IN0
b[2] => inst24.IN0
b[2] => inst32.IN0
b[3] => inst12.IN0
b[4] => inst11.IN0
b[5] => inst1.IN2
b[6] => inst1.IN1
b[7] => inst1.IN0
Cy <= inst61.DB_MAX_OUTPUT_PORT_TYPE
Zx <= inst20.DB_MAX_OUTPUT_PORT_TYPE
Zy <= inst21.DB_MAX_OUTPUT_PORT_TYPE
xor <= inst23.DB_MAX_OUTPUT_PORT_TYPE
input_one <= inst25.DB_MAX_OUTPUT_PORT_TYPE
carry_in <= inst26.DB_MAX_OUTPUT_PORT_TYPE
addc <= inst30.DB_MAX_OUTPUT_PORT_TYPE


|CircuitoFinal|circuitoRegsULA:inst1|ULA:inst2|Zera:inst8
out[0] <= inst28[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst28[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst28[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst28[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst28[4].DB_MAX_OUTPUT_PORT_TYPE
i[0] => inst28[0].IN0
i[1] => inst28[1].IN0
i[2] => inst28[2].IN0
i[3] => inst28[3].IN0
i[4] => inst28[4].IN0
zerar => inst28[4].IN1
zerar => inst28[3].IN1
zerar => inst28[2].IN1
zerar => inst28[1].IN1
zerar => inst28[0].IN1


|CircuitoFinal|circuitoRegsULA:inst1|ULA:inst2|Complemento:inst9
o[0] <= inst3[0].DB_MAX_OUTPUT_PORT_TYPE
o[1] <= inst3[1].DB_MAX_OUTPUT_PORT_TYPE
o[2] <= inst3[2].DB_MAX_OUTPUT_PORT_TYPE
o[3] <= inst3[3].DB_MAX_OUTPUT_PORT_TYPE
o[4] <= inst3[4].DB_MAX_OUTPUT_PORT_TYPE
i[0] => inst3[0].IN0
i[1] => inst3[1].IN0
i[2] => inst3[2].IN0
i[3] => inst3[3].IN0
i[4] => inst3[4].IN0
complementar => inst3[4].IN1
complementar => inst3[3].IN1
complementar => inst3[2].IN1
complementar => inst3[1].IN1
complementar => inst3[0].IN1


|CircuitoFinal|circuitoRegsULA:inst1|ULA:inst2|input_um:inst3
out[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst4.IN1
in[1] => inst.IN0
in[2] => inst7.IN0
in[3] => inst9.IN0
in[4] => inst11.IN0
in_one => inst12.IN0
in_one => inst10.IN0
in_one => inst8.IN0
in_one => inst6.IN0
in_one => inst4.IN0


|CircuitoFinal|circuitoRegsULA:inst1|ULA:inst2|Zera:inst7
out[0] <= inst28[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst28[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst28[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst28[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst28[4].DB_MAX_OUTPUT_PORT_TYPE
i[0] => inst28[0].IN0
i[1] => inst28[1].IN0
i[2] => inst28[2].IN0
i[3] => inst28[3].IN0
i[4] => inst28[4].IN0
zerar => inst28[4].IN1
zerar => inst28[3].IN1
zerar => inst28[2].IN1
zerar => inst28[1].IN1
zerar => inst28[0].IN1


|CircuitoFinal|circuitoRegsULA:inst1|ULA:inst2|Complemento:inst10
o[0] <= inst3[0].DB_MAX_OUTPUT_PORT_TYPE
o[1] <= inst3[1].DB_MAX_OUTPUT_PORT_TYPE
o[2] <= inst3[2].DB_MAX_OUTPUT_PORT_TYPE
o[3] <= inst3[3].DB_MAX_OUTPUT_PORT_TYPE
o[4] <= inst3[4].DB_MAX_OUTPUT_PORT_TYPE
i[0] => inst3[0].IN0
i[1] => inst3[1].IN0
i[2] => inst3[2].IN0
i[3] => inst3[3].IN0
i[4] => inst3[4].IN0
complementar => inst3[4].IN1
complementar => inst3[3].IN1
complementar => inst3[2].IN1
complementar => inst3[1].IN1
complementar => inst3[0].IN1


|CircuitoFinal|circuitoRegsULA:inst1|ADD:inst21
ADD[0] <= <GND>
ADD[1] <= <GND>
ADD[2] <= <GND>
ADD[3] <= <GND>
ADD[4] <= <GND>
ADD[5] <= <GND>
ADD[6] <= <GND>
ADD[7] <= <GND>


|CircuitoFinal|circuitoRegsULA:inst1|reg4bitsNovo:inst1
output[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
clk => inst7.CLK
clk => inst.CLK
clk => inst1.CLK
clk => inst2.CLK
clk => inst3.CLK
enable => enable-clear:inst6.ENABLE
clear => enable-clear:inst6.CLEAR
input[0] => enable-clear:inst6.input[0]
input[1] => enable-clear:inst6.input[1]
input[2] => enable-clear:inst6.input[2]
input[3] => enable-clear:inst6.input[3]
input[4] => enable-clear:inst6.input[4]


|CircuitoFinal|circuitoRegsULA:inst1|reg4bitsNovo:inst1|enable-clear:inst6
D[0] <= inst5[0].DB_MAX_OUTPUT_PORT_TYPE
D[1] <= inst5[1].DB_MAX_OUTPUT_PORT_TYPE
D[2] <= inst5[2].DB_MAX_OUTPUT_PORT_TYPE
D[3] <= inst5[3].DB_MAX_OUTPUT_PORT_TYPE
D[4] <= inst5[4].DB_MAX_OUTPUT_PORT_TYPE
ENABLE => inst2[4].IN0
ENABLE => inst2[3].IN0
ENABLE => inst2[2].IN0
ENABLE => inst2[1].IN0
ENABLE => inst2[0].IN0
ENABLE => inst3.IN0
CLEAR => inst4.IN0
input[0] => inst2[0].IN2
input[1] => inst2[1].IN2
input[2] => inst2[2].IN2
input[3] => inst2[3].IN2
input[4] => inst2[4].IN2
Q[0] => inst[0].IN1
Q[1] => inst[1].IN1
Q[2] => inst[2].IN1
Q[3] => inst[3].IN1
Q[4] => inst[4].IN1


|CircuitoFinal|circuitoRegsULA:inst1|reg4bitsNovo:inst100
output[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
clk => inst7.CLK
clk => inst.CLK
clk => inst1.CLK
clk => inst2.CLK
clk => inst3.CLK
enable => enable-clear:inst6.ENABLE
clear => enable-clear:inst6.CLEAR
input[0] => enable-clear:inst6.input[0]
input[1] => enable-clear:inst6.input[1]
input[2] => enable-clear:inst6.input[2]
input[3] => enable-clear:inst6.input[3]
input[4] => enable-clear:inst6.input[4]


|CircuitoFinal|circuitoRegsULA:inst1|reg4bitsNovo:inst100|enable-clear:inst6
D[0] <= inst5[0].DB_MAX_OUTPUT_PORT_TYPE
D[1] <= inst5[1].DB_MAX_OUTPUT_PORT_TYPE
D[2] <= inst5[2].DB_MAX_OUTPUT_PORT_TYPE
D[3] <= inst5[3].DB_MAX_OUTPUT_PORT_TYPE
D[4] <= inst5[4].DB_MAX_OUTPUT_PORT_TYPE
ENABLE => inst2[4].IN0
ENABLE => inst2[3].IN0
ENABLE => inst2[2].IN0
ENABLE => inst2[1].IN0
ENABLE => inst2[0].IN0
ENABLE => inst3.IN0
CLEAR => inst4.IN0
input[0] => inst2[0].IN2
input[1] => inst2[1].IN2
input[2] => inst2[2].IN2
input[3] => inst2[3].IN2
input[4] => inst2[4].IN2
Q[0] => inst[0].IN1
Q[1] => inst[1].IN1
Q[2] => inst[2].IN1
Q[3] => inst[3].IN1
Q[4] => inst[4].IN1


|CircuitoFinal|circuitoRegsULA:inst1|decoderULARegs:inst8
en1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
enbar[0] => inst2.IN0
enbar[0] => inst3.IN2
enbar[0] => inst5.IN2
enbar[1] => inst.IN0
enbar[1] => inst4.IN1
enbar[1] => inst5.IN1
enbar[2] => inst7.IN0
enbar[2] => inst6.IN0
en2 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
en3 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
en4 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
en5 <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst
enULAregs <= en[0].DB_MAX_OUTPUT_PORT_TYPE
address[0] => decoderRAM:inst6.b[0]
address[1] => decoderRAM:inst6.b[1]
address[2] => decoderRAM:inst6.b[2]
address[3] => decoderRAM:inst6.b[3]
address[4] => decoderRAM:inst6.b[4]
R/W => inst.IN1
R/W => inst9.IN0
R/W => inst100.IN1
R/W => inst101.IN1
R/W => inst102.IN1
R/W => inst103.IN1
R/W => inst104.IN1
R/W => inst105.IN1
R/W => inst106.IN1
R/W => inst107.IN1
R/W => inst108.IN1
R/W => inst109.IN1
R/W => inst110.IN1
R/W => inst111.IN1
R/W => inst112.IN1
R/W => inst113.IN1
R/W => inst114.IN1
R/W => inst115.IN1
R/W => inst138.IN1
R/W => inst149.IN1
R/W => inst150.IN1
R/W => inst151.IN1
R/W => inst152.IN1
R/W => inst153.IN1
R/W => inst154.IN1
R/W => inst155.IN1
R/W => inst156.IN1
R/W => inst157.IN1
R/W => inst158.IN1
R/W => inst159.IN1
R/W => inst160.IN1
R/W => inst161.IN1
R/W => inst162.IN1
clear => reg4bitsNovo:inst2.clear
clear => reg4bitsNovo:inst3.clear
clear => reg4bitsNovo:inst4.clear
clear => reg4bitsNovo:inst5.clear
clear => reg4bitsNovo:inst12.clear
clear => reg4bitsNovo:inst14.clear
clear => reg4bitsNovo:inst16.clear
clear => reg4bitsNovo:inst18.clear
clear => reg4bitsNovo:inst20.clear
clear => reg4bitsNovo:inst22.clear
clear => reg4bitsNovo:inst24.clear
clear => reg4bitsNovo:inst26.clear
clear => reg4bitsNovo:inst28.clear
clear => reg4bitsNovo:inst30.clear
clear => reg4bitsNovo:inst32.clear
clear => reg4bitsNovo:inst34.clear
clear => reg4bitsNovo:inst36.clear
clear => reg4bitsNovo:inst38.clear
clear => reg4bitsNovo:inst40.clear
clear => reg4bitsNovo:inst42.clear
clear => reg4bitsNovo:inst44.clear
clear => reg4bitsNovo:inst46.clear
clear => reg4bitsNovo:inst48.clear
clear => reg4bitsNovo:inst50.clear
clear => reg4bitsNovo:inst52.clear
clear => reg4bitsNovo:inst54.clear
clear => reg4bitsNovo:inst56.clear
clear => reg4bitsNovo:inst58.clear
clear => reg4bitsNovo:inst60.clear
clear => reg4bitsNovo:inst62.clear
clear => reg4bitsNovo:inst64.clear
clear => reg4bitsNovo:inst66.clear
clk => reg4bitsNovo:inst2.clk
clk => reg4bitsNovo:inst3.clk
clk => reg4bitsNovo:inst4.clk
clk => reg4bitsNovo:inst5.clk
clk => reg4bitsNovo:inst12.clk
clk => reg4bitsNovo:inst14.clk
clk => reg4bitsNovo:inst16.clk
clk => reg4bitsNovo:inst18.clk
clk => reg4bitsNovo:inst20.clk
clk => reg4bitsNovo:inst22.clk
clk => reg4bitsNovo:inst24.clk
clk => reg4bitsNovo:inst26.clk
clk => reg4bitsNovo:inst28.clk
clk => reg4bitsNovo:inst30.clk
clk => reg4bitsNovo:inst32.clk
clk => reg4bitsNovo:inst34.clk
clk => reg4bitsNovo:inst36.clk
clk => reg4bitsNovo:inst38.clk
clk => reg4bitsNovo:inst40.clk
clk => reg4bitsNovo:inst42.clk
clk => reg4bitsNovo:inst44.clk
clk => reg4bitsNovo:inst46.clk
clk => reg4bitsNovo:inst48.clk
clk => reg4bitsNovo:inst50.clk
clk => reg4bitsNovo:inst52.clk
clk => reg4bitsNovo:inst54.clk
clk => reg4bitsNovo:inst56.clk
clk => reg4bitsNovo:inst58.clk
clk => reg4bitsNovo:inst60.clk
clk => reg4bitsNovo:inst62.clk
clk => reg4bitsNovo:inst64.clk
clk => reg4bitsNovo:inst66.clk
data[0] => reg4bitsNovo:inst2.input[0]
data[0] => reg4bitsNovo:inst3.input[0]
data[0] => reg4bitsNovo:inst4.input[0]
data[0] => reg4bitsNovo:inst5.input[0]
data[0] => reg4bitsNovo:inst12.input[0]
data[0] => reg4bitsNovo:inst14.input[0]
data[0] => reg4bitsNovo:inst16.input[0]
data[0] => reg4bitsNovo:inst18.input[0]
data[0] => reg4bitsNovo:inst20.input[0]
data[0] => reg4bitsNovo:inst22.input[0]
data[0] => reg4bitsNovo:inst24.input[0]
data[0] => reg4bitsNovo:inst26.input[0]
data[0] => reg4bitsNovo:inst28.input[0]
data[0] => reg4bitsNovo:inst30.input[0]
data[0] => reg4bitsNovo:inst32.input[0]
data[0] => reg4bitsNovo:inst34.input[0]
data[0] => reg4bitsNovo:inst36.input[0]
data[0] => reg4bitsNovo:inst38.input[0]
data[0] => reg4bitsNovo:inst40.input[0]
data[0] => reg4bitsNovo:inst42.input[0]
data[0] => reg4bitsNovo:inst44.input[0]
data[0] => reg4bitsNovo:inst46.input[0]
data[0] => reg4bitsNovo:inst48.input[0]
data[0] => reg4bitsNovo:inst50.input[0]
data[0] => reg4bitsNovo:inst52.input[0]
data[0] => reg4bitsNovo:inst54.input[0]
data[0] => reg4bitsNovo:inst56.input[0]
data[0] => reg4bitsNovo:inst58.input[0]
data[0] => reg4bitsNovo:inst60.input[0]
data[0] => reg4bitsNovo:inst62.input[0]
data[0] => reg4bitsNovo:inst64.input[0]
data[0] => reg4bitsNovo:inst66.input[0]
data[1] => reg4bitsNovo:inst2.input[1]
data[1] => reg4bitsNovo:inst3.input[1]
data[1] => reg4bitsNovo:inst4.input[1]
data[1] => reg4bitsNovo:inst5.input[1]
data[1] => reg4bitsNovo:inst12.input[1]
data[1] => reg4bitsNovo:inst14.input[1]
data[1] => reg4bitsNovo:inst16.input[1]
data[1] => reg4bitsNovo:inst18.input[1]
data[1] => reg4bitsNovo:inst20.input[1]
data[1] => reg4bitsNovo:inst22.input[1]
data[1] => reg4bitsNovo:inst24.input[1]
data[1] => reg4bitsNovo:inst26.input[1]
data[1] => reg4bitsNovo:inst28.input[1]
data[1] => reg4bitsNovo:inst30.input[1]
data[1] => reg4bitsNovo:inst32.input[1]
data[1] => reg4bitsNovo:inst34.input[1]
data[1] => reg4bitsNovo:inst36.input[1]
data[1] => reg4bitsNovo:inst38.input[1]
data[1] => reg4bitsNovo:inst40.input[1]
data[1] => reg4bitsNovo:inst42.input[1]
data[1] => reg4bitsNovo:inst44.input[1]
data[1] => reg4bitsNovo:inst46.input[1]
data[1] => reg4bitsNovo:inst48.input[1]
data[1] => reg4bitsNovo:inst50.input[1]
data[1] => reg4bitsNovo:inst52.input[1]
data[1] => reg4bitsNovo:inst54.input[1]
data[1] => reg4bitsNovo:inst56.input[1]
data[1] => reg4bitsNovo:inst58.input[1]
data[1] => reg4bitsNovo:inst60.input[1]
data[1] => reg4bitsNovo:inst62.input[1]
data[1] => reg4bitsNovo:inst64.input[1]
data[1] => reg4bitsNovo:inst66.input[1]
data[2] => reg4bitsNovo:inst2.input[2]
data[2] => reg4bitsNovo:inst3.input[2]
data[2] => reg4bitsNovo:inst4.input[2]
data[2] => reg4bitsNovo:inst5.input[2]
data[2] => reg4bitsNovo:inst12.input[2]
data[2] => reg4bitsNovo:inst14.input[2]
data[2] => reg4bitsNovo:inst16.input[2]
data[2] => reg4bitsNovo:inst18.input[2]
data[2] => reg4bitsNovo:inst20.input[2]
data[2] => reg4bitsNovo:inst22.input[2]
data[2] => reg4bitsNovo:inst24.input[2]
data[2] => reg4bitsNovo:inst26.input[2]
data[2] => reg4bitsNovo:inst28.input[2]
data[2] => reg4bitsNovo:inst30.input[2]
data[2] => reg4bitsNovo:inst32.input[2]
data[2] => reg4bitsNovo:inst34.input[2]
data[2] => reg4bitsNovo:inst36.input[2]
data[2] => reg4bitsNovo:inst38.input[2]
data[2] => reg4bitsNovo:inst40.input[2]
data[2] => reg4bitsNovo:inst42.input[2]
data[2] => reg4bitsNovo:inst44.input[2]
data[2] => reg4bitsNovo:inst46.input[2]
data[2] => reg4bitsNovo:inst48.input[2]
data[2] => reg4bitsNovo:inst50.input[2]
data[2] => reg4bitsNovo:inst52.input[2]
data[2] => reg4bitsNovo:inst54.input[2]
data[2] => reg4bitsNovo:inst56.input[2]
data[2] => reg4bitsNovo:inst58.input[2]
data[2] => reg4bitsNovo:inst60.input[2]
data[2] => reg4bitsNovo:inst62.input[2]
data[2] => reg4bitsNovo:inst64.input[2]
data[2] => reg4bitsNovo:inst66.input[2]
data[3] => reg4bitsNovo:inst2.input[3]
data[3] => reg4bitsNovo:inst3.input[3]
data[3] => reg4bitsNovo:inst4.input[3]
data[3] => reg4bitsNovo:inst5.input[3]
data[3] => reg4bitsNovo:inst12.input[3]
data[3] => reg4bitsNovo:inst14.input[3]
data[3] => reg4bitsNovo:inst16.input[3]
data[3] => reg4bitsNovo:inst18.input[3]
data[3] => reg4bitsNovo:inst20.input[3]
data[3] => reg4bitsNovo:inst22.input[3]
data[3] => reg4bitsNovo:inst24.input[3]
data[3] => reg4bitsNovo:inst26.input[3]
data[3] => reg4bitsNovo:inst28.input[3]
data[3] => reg4bitsNovo:inst30.input[3]
data[3] => reg4bitsNovo:inst32.input[3]
data[3] => reg4bitsNovo:inst34.input[3]
data[3] => reg4bitsNovo:inst36.input[3]
data[3] => reg4bitsNovo:inst38.input[3]
data[3] => reg4bitsNovo:inst40.input[3]
data[3] => reg4bitsNovo:inst42.input[3]
data[3] => reg4bitsNovo:inst44.input[3]
data[3] => reg4bitsNovo:inst46.input[3]
data[3] => reg4bitsNovo:inst48.input[3]
data[3] => reg4bitsNovo:inst50.input[3]
data[3] => reg4bitsNovo:inst52.input[3]
data[3] => reg4bitsNovo:inst54.input[3]
data[3] => reg4bitsNovo:inst56.input[3]
data[3] => reg4bitsNovo:inst58.input[3]
data[3] => reg4bitsNovo:inst60.input[3]
data[3] => reg4bitsNovo:inst62.input[3]
data[3] => reg4bitsNovo:inst64.input[3]
data[3] => reg4bitsNovo:inst66.input[3]
data[4] => reg4bitsNovo:inst2.input[4]
data[4] => reg4bitsNovo:inst3.input[4]
data[4] => reg4bitsNovo:inst4.input[4]
data[4] => reg4bitsNovo:inst5.input[4]
data[4] => reg4bitsNovo:inst12.input[4]
data[4] => reg4bitsNovo:inst14.input[4]
data[4] => reg4bitsNovo:inst16.input[4]
data[4] => reg4bitsNovo:inst18.input[4]
data[4] => reg4bitsNovo:inst20.input[4]
data[4] => reg4bitsNovo:inst22.input[4]
data[4] => reg4bitsNovo:inst24.input[4]
data[4] => reg4bitsNovo:inst26.input[4]
data[4] => reg4bitsNovo:inst28.input[4]
data[4] => reg4bitsNovo:inst30.input[4]
data[4] => reg4bitsNovo:inst32.input[4]
data[4] => reg4bitsNovo:inst34.input[4]
data[4] => reg4bitsNovo:inst36.input[4]
data[4] => reg4bitsNovo:inst38.input[4]
data[4] => reg4bitsNovo:inst40.input[4]
data[4] => reg4bitsNovo:inst42.input[4]
data[4] => reg4bitsNovo:inst44.input[4]
data[4] => reg4bitsNovo:inst46.input[4]
data[4] => reg4bitsNovo:inst48.input[4]
data[4] => reg4bitsNovo:inst50.input[4]
data[4] => reg4bitsNovo:inst52.input[4]
data[4] => reg4bitsNovo:inst54.input[4]
data[4] => reg4bitsNovo:inst56.input[4]
data[4] => reg4bitsNovo:inst58.input[4]
data[4] => reg4bitsNovo:inst60.input[4]
data[4] => reg4bitsNovo:inst62.input[4]
data[4] => reg4bitsNovo:inst64.input[4]
data[4] => reg4bitsNovo:inst66.input[4]
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
disp0[0] <= disp0.DB_MAX_OUTPUT_PORT_TYPE
disp0[1] <= disp0.DB_MAX_OUTPUT_PORT_TYPE
disp0[2] <= disp0.DB_MAX_OUTPUT_PORT_TYPE
disp0[3] <= disp0.DB_MAX_OUTPUT_PORT_TYPE
disp0[4] <= disp0.DB_MAX_OUTPUT_PORT_TYPE
disp1[0] <= disp1.DB_MAX_OUTPUT_PORT_TYPE
disp1[1] <= disp1.DB_MAX_OUTPUT_PORT_TYPE
disp1[2] <= disp1.DB_MAX_OUTPUT_PORT_TYPE
disp1[3] <= disp1.DB_MAX_OUTPUT_PORT_TYPE
disp1[4] <= disp1.DB_MAX_OUTPUT_PORT_TYPE
disp2[0] <= disp2.DB_MAX_OUTPUT_PORT_TYPE
disp2[1] <= disp2.DB_MAX_OUTPUT_PORT_TYPE
disp2[2] <= disp2.DB_MAX_OUTPUT_PORT_TYPE
disp2[3] <= disp2.DB_MAX_OUTPUT_PORT_TYPE
disp2[4] <= disp2.DB_MAX_OUTPUT_PORT_TYPE
disp3[0] <= disp3.DB_MAX_OUTPUT_PORT_TYPE
disp3[1] <= disp3.DB_MAX_OUTPUT_PORT_TYPE
disp3[2] <= disp3.DB_MAX_OUTPUT_PORT_TYPE
disp3[3] <= disp3.DB_MAX_OUTPUT_PORT_TYPE
disp3[4] <= disp3.DB_MAX_OUTPUT_PORT_TYPE


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|decoderRAM:inst99
o[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= inst22.DB_MAX_OUTPUT_PORT_TYPE
o[16] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
o[17] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
o[18] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
o[19] <= inst26.DB_MAX_OUTPUT_PORT_TYPE
o[20] <= inst27.DB_MAX_OUTPUT_PORT_TYPE
o[21] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
o[22] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
o[23] <= inst30.DB_MAX_OUTPUT_PORT_TYPE
o[24] <= inst31.DB_MAX_OUTPUT_PORT_TYPE
o[25] <= inst32.DB_MAX_OUTPUT_PORT_TYPE
o[26] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
o[27] <= inst34.DB_MAX_OUTPUT_PORT_TYPE
o[28] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
o[29] <= inst36.DB_MAX_OUTPUT_PORT_TYPE
o[30] <= inst37.DB_MAX_OUTPUT_PORT_TYPE
o[31] <= inst38.DB_MAX_OUTPUT_PORT_TYPE
b[0] => inst12.IN0
b[0] => inst38.IN3
b[0] => inst36.IN3
b[0] => inst34.IN3
b[0] => inst32.IN3
b[0] => inst30.IN3
b[0] => inst28.IN3
b[0] => inst26.IN3
b[0] => inst24.IN3
b[0] => inst22.IN3
b[0] => inst20.IN3
b[0] => inst18.IN3
b[0] => inst16.IN3
b[0] => inst14.IN3
b[0] => inst8.IN3
b[0] => inst6.IN3
b[0] => inst4.IN3
b[1] => inst11.IN0
b[1] => inst38.IN4
b[1] => inst37.IN4
b[1] => inst34.IN4
b[1] => inst33.IN4
b[1] => inst30.IN4
b[1] => inst29.IN4
b[1] => inst26.IN4
b[1] => inst25.IN4
b[1] => inst22.IN4
b[1] => inst21.IN4
b[1] => inst18.IN4
b[1] => inst14.IN4
b[1] => inst13.IN4
b[1] => inst6.IN4
b[1] => inst17.IN4
b[1] => inst5.IN4
b[2] => inst10.IN0
b[2] => inst38.IN0
b[2] => inst37.IN0
b[2] => inst36.IN0
b[2] => inst35.IN0
b[2] => inst30.IN0
b[2] => inst29.IN0
b[2] => inst28.IN0
b[2] => inst27.IN0
b[2] => inst22.IN0
b[2] => inst21.IN0
b[2] => inst20.IN0
b[2] => inst19.IN0
b[2] => inst14.IN0
b[2] => inst13.IN0
b[2] => inst8.IN0
b[2] => inst7.IN0
b[3] => inst9.IN0
b[3] => inst38.IN1
b[3] => inst37.IN1
b[3] => inst36.IN1
b[3] => inst35.IN1
b[3] => inst34.IN1
b[3] => inst33.IN1
b[3] => inst32.IN1
b[3] => inst31.IN1
b[3] => inst22.IN1
b[3] => inst21.IN1
b[3] => inst20.IN1
b[3] => inst19.IN1
b[3] => inst18.IN1
b[3] => inst16.IN1
b[3] => inst15.IN1
b[3] => inst17.IN1
b[4] => inst.IN0
b[4] => inst38.IN2
b[4] => inst37.IN2
b[4] => inst36.IN2
b[4] => inst35.IN2
b[4] => inst34.IN2
b[4] => inst33.IN2
b[4] => inst32.IN2
b[4] => inst31.IN2
b[4] => inst30.IN2
b[4] => inst29.IN2
b[4] => inst28.IN2
b[4] => inst27.IN2
b[4] => inst26.IN2
b[4] => inst25.IN2
b[4] => inst24.IN2
b[4] => inst23.IN2


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst2
output[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
clk => inst7.CLK
clk => inst.CLK
clk => inst1.CLK
clk => inst2.CLK
clk => inst3.CLK
enable => enable-clear:inst6.ENABLE
clear => enable-clear:inst6.CLEAR
input[0] => enable-clear:inst6.input[0]
input[1] => enable-clear:inst6.input[1]
input[2] => enable-clear:inst6.input[2]
input[3] => enable-clear:inst6.input[3]
input[4] => enable-clear:inst6.input[4]


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst2|enable-clear:inst6
D[0] <= inst5[0].DB_MAX_OUTPUT_PORT_TYPE
D[1] <= inst5[1].DB_MAX_OUTPUT_PORT_TYPE
D[2] <= inst5[2].DB_MAX_OUTPUT_PORT_TYPE
D[3] <= inst5[3].DB_MAX_OUTPUT_PORT_TYPE
D[4] <= inst5[4].DB_MAX_OUTPUT_PORT_TYPE
ENABLE => inst2[4].IN0
ENABLE => inst2[3].IN0
ENABLE => inst2[2].IN0
ENABLE => inst2[1].IN0
ENABLE => inst2[0].IN0
ENABLE => inst3.IN0
CLEAR => inst4.IN0
input[0] => inst2[0].IN2
input[1] => inst2[1].IN2
input[2] => inst2[2].IN2
input[3] => inst2[3].IN2
input[4] => inst2[4].IN2
Q[0] => inst[0].IN1
Q[1] => inst[1].IN1
Q[2] => inst[2].IN1
Q[3] => inst[3].IN1
Q[4] => inst[4].IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|decoderRAM:inst6
o[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= inst22.DB_MAX_OUTPUT_PORT_TYPE
o[16] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
o[17] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
o[18] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
o[19] <= inst26.DB_MAX_OUTPUT_PORT_TYPE
o[20] <= inst27.DB_MAX_OUTPUT_PORT_TYPE
o[21] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
o[22] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
o[23] <= inst30.DB_MAX_OUTPUT_PORT_TYPE
o[24] <= inst31.DB_MAX_OUTPUT_PORT_TYPE
o[25] <= inst32.DB_MAX_OUTPUT_PORT_TYPE
o[26] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
o[27] <= inst34.DB_MAX_OUTPUT_PORT_TYPE
o[28] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
o[29] <= inst36.DB_MAX_OUTPUT_PORT_TYPE
o[30] <= inst37.DB_MAX_OUTPUT_PORT_TYPE
o[31] <= inst38.DB_MAX_OUTPUT_PORT_TYPE
b[0] => inst12.IN0
b[0] => inst38.IN3
b[0] => inst36.IN3
b[0] => inst34.IN3
b[0] => inst32.IN3
b[0] => inst30.IN3
b[0] => inst28.IN3
b[0] => inst26.IN3
b[0] => inst24.IN3
b[0] => inst22.IN3
b[0] => inst20.IN3
b[0] => inst18.IN3
b[0] => inst16.IN3
b[0] => inst14.IN3
b[0] => inst8.IN3
b[0] => inst6.IN3
b[0] => inst4.IN3
b[1] => inst11.IN0
b[1] => inst38.IN4
b[1] => inst37.IN4
b[1] => inst34.IN4
b[1] => inst33.IN4
b[1] => inst30.IN4
b[1] => inst29.IN4
b[1] => inst26.IN4
b[1] => inst25.IN4
b[1] => inst22.IN4
b[1] => inst21.IN4
b[1] => inst18.IN4
b[1] => inst14.IN4
b[1] => inst13.IN4
b[1] => inst6.IN4
b[1] => inst17.IN4
b[1] => inst5.IN4
b[2] => inst10.IN0
b[2] => inst38.IN0
b[2] => inst37.IN0
b[2] => inst36.IN0
b[2] => inst35.IN0
b[2] => inst30.IN0
b[2] => inst29.IN0
b[2] => inst28.IN0
b[2] => inst27.IN0
b[2] => inst22.IN0
b[2] => inst21.IN0
b[2] => inst20.IN0
b[2] => inst19.IN0
b[2] => inst14.IN0
b[2] => inst13.IN0
b[2] => inst8.IN0
b[2] => inst7.IN0
b[3] => inst9.IN0
b[3] => inst38.IN1
b[3] => inst37.IN1
b[3] => inst36.IN1
b[3] => inst35.IN1
b[3] => inst34.IN1
b[3] => inst33.IN1
b[3] => inst32.IN1
b[3] => inst31.IN1
b[3] => inst22.IN1
b[3] => inst21.IN1
b[3] => inst20.IN1
b[3] => inst19.IN1
b[3] => inst18.IN1
b[3] => inst16.IN1
b[3] => inst15.IN1
b[3] => inst17.IN1
b[4] => inst.IN0
b[4] => inst38.IN2
b[4] => inst37.IN2
b[4] => inst36.IN2
b[4] => inst35.IN2
b[4] => inst34.IN2
b[4] => inst33.IN2
b[4] => inst32.IN2
b[4] => inst31.IN2
b[4] => inst30.IN2
b[4] => inst29.IN2
b[4] => inst28.IN2
b[4] => inst27.IN2
b[4] => inst26.IN2
b[4] => inst25.IN2
b[4] => inst24.IN2
b[4] => inst23.IN2


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|acessoRAM:inst7
out[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst[0].DATAIN
in[1] => inst[1].DATAIN
in[2] => inst[2].DATAIN
in[3] => inst[3].DATAIN
in[4] => inst[4].DATAIN
enable => inst2.IN0
R => inst2.IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|acessoRAM:inst8
out[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst[0].DATAIN
in[1] => inst[1].DATAIN
in[2] => inst[2].DATAIN
in[3] => inst[3].DATAIN
in[4] => inst[4].DATAIN
enable => inst2.IN0
R => inst2.IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst3
output[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
clk => inst7.CLK
clk => inst.CLK
clk => inst1.CLK
clk => inst2.CLK
clk => inst3.CLK
enable => enable-clear:inst6.ENABLE
clear => enable-clear:inst6.CLEAR
input[0] => enable-clear:inst6.input[0]
input[1] => enable-clear:inst6.input[1]
input[2] => enable-clear:inst6.input[2]
input[3] => enable-clear:inst6.input[3]
input[4] => enable-clear:inst6.input[4]


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst3|enable-clear:inst6
D[0] <= inst5[0].DB_MAX_OUTPUT_PORT_TYPE
D[1] <= inst5[1].DB_MAX_OUTPUT_PORT_TYPE
D[2] <= inst5[2].DB_MAX_OUTPUT_PORT_TYPE
D[3] <= inst5[3].DB_MAX_OUTPUT_PORT_TYPE
D[4] <= inst5[4].DB_MAX_OUTPUT_PORT_TYPE
ENABLE => inst2[4].IN0
ENABLE => inst2[3].IN0
ENABLE => inst2[2].IN0
ENABLE => inst2[1].IN0
ENABLE => inst2[0].IN0
ENABLE => inst3.IN0
CLEAR => inst4.IN0
input[0] => inst2[0].IN2
input[1] => inst2[1].IN2
input[2] => inst2[2].IN2
input[3] => inst2[3].IN2
input[4] => inst2[4].IN2
Q[0] => inst[0].IN1
Q[1] => inst[1].IN1
Q[2] => inst[2].IN1
Q[3] => inst[3].IN1
Q[4] => inst[4].IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|acessoRAM:inst10
out[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst[0].DATAIN
in[1] => inst[1].DATAIN
in[2] => inst[2].DATAIN
in[3] => inst[3].DATAIN
in[4] => inst[4].DATAIN
enable => inst2.IN0
R => inst2.IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst4
output[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
clk => inst7.CLK
clk => inst.CLK
clk => inst1.CLK
clk => inst2.CLK
clk => inst3.CLK
enable => enable-clear:inst6.ENABLE
clear => enable-clear:inst6.CLEAR
input[0] => enable-clear:inst6.input[0]
input[1] => enable-clear:inst6.input[1]
input[2] => enable-clear:inst6.input[2]
input[3] => enable-clear:inst6.input[3]
input[4] => enable-clear:inst6.input[4]


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst4|enable-clear:inst6
D[0] <= inst5[0].DB_MAX_OUTPUT_PORT_TYPE
D[1] <= inst5[1].DB_MAX_OUTPUT_PORT_TYPE
D[2] <= inst5[2].DB_MAX_OUTPUT_PORT_TYPE
D[3] <= inst5[3].DB_MAX_OUTPUT_PORT_TYPE
D[4] <= inst5[4].DB_MAX_OUTPUT_PORT_TYPE
ENABLE => inst2[4].IN0
ENABLE => inst2[3].IN0
ENABLE => inst2[2].IN0
ENABLE => inst2[1].IN0
ENABLE => inst2[0].IN0
ENABLE => inst3.IN0
CLEAR => inst4.IN0
input[0] => inst2[0].IN2
input[1] => inst2[1].IN2
input[2] => inst2[2].IN2
input[3] => inst2[3].IN2
input[4] => inst2[4].IN2
Q[0] => inst[0].IN1
Q[1] => inst[1].IN1
Q[2] => inst[2].IN1
Q[3] => inst[3].IN1
Q[4] => inst[4].IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|acessoRAM:inst11
out[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst[0].DATAIN
in[1] => inst[1].DATAIN
in[2] => inst[2].DATAIN
in[3] => inst[3].DATAIN
in[4] => inst[4].DATAIN
enable => inst2.IN0
R => inst2.IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst5
output[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
clk => inst7.CLK
clk => inst.CLK
clk => inst1.CLK
clk => inst2.CLK
clk => inst3.CLK
enable => enable-clear:inst6.ENABLE
clear => enable-clear:inst6.CLEAR
input[0] => enable-clear:inst6.input[0]
input[1] => enable-clear:inst6.input[1]
input[2] => enable-clear:inst6.input[2]
input[3] => enable-clear:inst6.input[3]
input[4] => enable-clear:inst6.input[4]


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst5|enable-clear:inst6
D[0] <= inst5[0].DB_MAX_OUTPUT_PORT_TYPE
D[1] <= inst5[1].DB_MAX_OUTPUT_PORT_TYPE
D[2] <= inst5[2].DB_MAX_OUTPUT_PORT_TYPE
D[3] <= inst5[3].DB_MAX_OUTPUT_PORT_TYPE
D[4] <= inst5[4].DB_MAX_OUTPUT_PORT_TYPE
ENABLE => inst2[4].IN0
ENABLE => inst2[3].IN0
ENABLE => inst2[2].IN0
ENABLE => inst2[1].IN0
ENABLE => inst2[0].IN0
ENABLE => inst3.IN0
CLEAR => inst4.IN0
input[0] => inst2[0].IN2
input[1] => inst2[1].IN2
input[2] => inst2[2].IN2
input[3] => inst2[3].IN2
input[4] => inst2[4].IN2
Q[0] => inst[0].IN1
Q[1] => inst[1].IN1
Q[2] => inst[2].IN1
Q[3] => inst[3].IN1
Q[4] => inst[4].IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|acessoRAM:inst13
out[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst[0].DATAIN
in[1] => inst[1].DATAIN
in[2] => inst[2].DATAIN
in[3] => inst[3].DATAIN
in[4] => inst[4].DATAIN
enable => inst2.IN0
R => inst2.IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst12
output[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
clk => inst7.CLK
clk => inst.CLK
clk => inst1.CLK
clk => inst2.CLK
clk => inst3.CLK
enable => enable-clear:inst6.ENABLE
clear => enable-clear:inst6.CLEAR
input[0] => enable-clear:inst6.input[0]
input[1] => enable-clear:inst6.input[1]
input[2] => enable-clear:inst6.input[2]
input[3] => enable-clear:inst6.input[3]
input[4] => enable-clear:inst6.input[4]


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst12|enable-clear:inst6
D[0] <= inst5[0].DB_MAX_OUTPUT_PORT_TYPE
D[1] <= inst5[1].DB_MAX_OUTPUT_PORT_TYPE
D[2] <= inst5[2].DB_MAX_OUTPUT_PORT_TYPE
D[3] <= inst5[3].DB_MAX_OUTPUT_PORT_TYPE
D[4] <= inst5[4].DB_MAX_OUTPUT_PORT_TYPE
ENABLE => inst2[4].IN0
ENABLE => inst2[3].IN0
ENABLE => inst2[2].IN0
ENABLE => inst2[1].IN0
ENABLE => inst2[0].IN0
ENABLE => inst3.IN0
CLEAR => inst4.IN0
input[0] => inst2[0].IN2
input[1] => inst2[1].IN2
input[2] => inst2[2].IN2
input[3] => inst2[3].IN2
input[4] => inst2[4].IN2
Q[0] => inst[0].IN1
Q[1] => inst[1].IN1
Q[2] => inst[2].IN1
Q[3] => inst[3].IN1
Q[4] => inst[4].IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|acessoRAM:inst15
out[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst[0].DATAIN
in[1] => inst[1].DATAIN
in[2] => inst[2].DATAIN
in[3] => inst[3].DATAIN
in[4] => inst[4].DATAIN
enable => inst2.IN0
R => inst2.IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst14
output[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
clk => inst7.CLK
clk => inst.CLK
clk => inst1.CLK
clk => inst2.CLK
clk => inst3.CLK
enable => enable-clear:inst6.ENABLE
clear => enable-clear:inst6.CLEAR
input[0] => enable-clear:inst6.input[0]
input[1] => enable-clear:inst6.input[1]
input[2] => enable-clear:inst6.input[2]
input[3] => enable-clear:inst6.input[3]
input[4] => enable-clear:inst6.input[4]


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst14|enable-clear:inst6
D[0] <= inst5[0].DB_MAX_OUTPUT_PORT_TYPE
D[1] <= inst5[1].DB_MAX_OUTPUT_PORT_TYPE
D[2] <= inst5[2].DB_MAX_OUTPUT_PORT_TYPE
D[3] <= inst5[3].DB_MAX_OUTPUT_PORT_TYPE
D[4] <= inst5[4].DB_MAX_OUTPUT_PORT_TYPE
ENABLE => inst2[4].IN0
ENABLE => inst2[3].IN0
ENABLE => inst2[2].IN0
ENABLE => inst2[1].IN0
ENABLE => inst2[0].IN0
ENABLE => inst3.IN0
CLEAR => inst4.IN0
input[0] => inst2[0].IN2
input[1] => inst2[1].IN2
input[2] => inst2[2].IN2
input[3] => inst2[3].IN2
input[4] => inst2[4].IN2
Q[0] => inst[0].IN1
Q[1] => inst[1].IN1
Q[2] => inst[2].IN1
Q[3] => inst[3].IN1
Q[4] => inst[4].IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|acessoRAM:inst17
out[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst[0].DATAIN
in[1] => inst[1].DATAIN
in[2] => inst[2].DATAIN
in[3] => inst[3].DATAIN
in[4] => inst[4].DATAIN
enable => inst2.IN0
R => inst2.IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst16
output[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
clk => inst7.CLK
clk => inst.CLK
clk => inst1.CLK
clk => inst2.CLK
clk => inst3.CLK
enable => enable-clear:inst6.ENABLE
clear => enable-clear:inst6.CLEAR
input[0] => enable-clear:inst6.input[0]
input[1] => enable-clear:inst6.input[1]
input[2] => enable-clear:inst6.input[2]
input[3] => enable-clear:inst6.input[3]
input[4] => enable-clear:inst6.input[4]


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst16|enable-clear:inst6
D[0] <= inst5[0].DB_MAX_OUTPUT_PORT_TYPE
D[1] <= inst5[1].DB_MAX_OUTPUT_PORT_TYPE
D[2] <= inst5[2].DB_MAX_OUTPUT_PORT_TYPE
D[3] <= inst5[3].DB_MAX_OUTPUT_PORT_TYPE
D[4] <= inst5[4].DB_MAX_OUTPUT_PORT_TYPE
ENABLE => inst2[4].IN0
ENABLE => inst2[3].IN0
ENABLE => inst2[2].IN0
ENABLE => inst2[1].IN0
ENABLE => inst2[0].IN0
ENABLE => inst3.IN0
CLEAR => inst4.IN0
input[0] => inst2[0].IN2
input[1] => inst2[1].IN2
input[2] => inst2[2].IN2
input[3] => inst2[3].IN2
input[4] => inst2[4].IN2
Q[0] => inst[0].IN1
Q[1] => inst[1].IN1
Q[2] => inst[2].IN1
Q[3] => inst[3].IN1
Q[4] => inst[4].IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|acessoRAM:inst19
out[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst[0].DATAIN
in[1] => inst[1].DATAIN
in[2] => inst[2].DATAIN
in[3] => inst[3].DATAIN
in[4] => inst[4].DATAIN
enable => inst2.IN0
R => inst2.IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst18
output[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
clk => inst7.CLK
clk => inst.CLK
clk => inst1.CLK
clk => inst2.CLK
clk => inst3.CLK
enable => enable-clear:inst6.ENABLE
clear => enable-clear:inst6.CLEAR
input[0] => enable-clear:inst6.input[0]
input[1] => enable-clear:inst6.input[1]
input[2] => enable-clear:inst6.input[2]
input[3] => enable-clear:inst6.input[3]
input[4] => enable-clear:inst6.input[4]


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst18|enable-clear:inst6
D[0] <= inst5[0].DB_MAX_OUTPUT_PORT_TYPE
D[1] <= inst5[1].DB_MAX_OUTPUT_PORT_TYPE
D[2] <= inst5[2].DB_MAX_OUTPUT_PORT_TYPE
D[3] <= inst5[3].DB_MAX_OUTPUT_PORT_TYPE
D[4] <= inst5[4].DB_MAX_OUTPUT_PORT_TYPE
ENABLE => inst2[4].IN0
ENABLE => inst2[3].IN0
ENABLE => inst2[2].IN0
ENABLE => inst2[1].IN0
ENABLE => inst2[0].IN0
ENABLE => inst3.IN0
CLEAR => inst4.IN0
input[0] => inst2[0].IN2
input[1] => inst2[1].IN2
input[2] => inst2[2].IN2
input[3] => inst2[3].IN2
input[4] => inst2[4].IN2
Q[0] => inst[0].IN1
Q[1] => inst[1].IN1
Q[2] => inst[2].IN1
Q[3] => inst[3].IN1
Q[4] => inst[4].IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|acessoRAM:inst21
out[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst[0].DATAIN
in[1] => inst[1].DATAIN
in[2] => inst[2].DATAIN
in[3] => inst[3].DATAIN
in[4] => inst[4].DATAIN
enable => inst2.IN0
R => inst2.IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst20
output[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
clk => inst7.CLK
clk => inst.CLK
clk => inst1.CLK
clk => inst2.CLK
clk => inst3.CLK
enable => enable-clear:inst6.ENABLE
clear => enable-clear:inst6.CLEAR
input[0] => enable-clear:inst6.input[0]
input[1] => enable-clear:inst6.input[1]
input[2] => enable-clear:inst6.input[2]
input[3] => enable-clear:inst6.input[3]
input[4] => enable-clear:inst6.input[4]


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst20|enable-clear:inst6
D[0] <= inst5[0].DB_MAX_OUTPUT_PORT_TYPE
D[1] <= inst5[1].DB_MAX_OUTPUT_PORT_TYPE
D[2] <= inst5[2].DB_MAX_OUTPUT_PORT_TYPE
D[3] <= inst5[3].DB_MAX_OUTPUT_PORT_TYPE
D[4] <= inst5[4].DB_MAX_OUTPUT_PORT_TYPE
ENABLE => inst2[4].IN0
ENABLE => inst2[3].IN0
ENABLE => inst2[2].IN0
ENABLE => inst2[1].IN0
ENABLE => inst2[0].IN0
ENABLE => inst3.IN0
CLEAR => inst4.IN0
input[0] => inst2[0].IN2
input[1] => inst2[1].IN2
input[2] => inst2[2].IN2
input[3] => inst2[3].IN2
input[4] => inst2[4].IN2
Q[0] => inst[0].IN1
Q[1] => inst[1].IN1
Q[2] => inst[2].IN1
Q[3] => inst[3].IN1
Q[4] => inst[4].IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|acessoRAM:inst23
out[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst[0].DATAIN
in[1] => inst[1].DATAIN
in[2] => inst[2].DATAIN
in[3] => inst[3].DATAIN
in[4] => inst[4].DATAIN
enable => inst2.IN0
R => inst2.IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst22
output[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
clk => inst7.CLK
clk => inst.CLK
clk => inst1.CLK
clk => inst2.CLK
clk => inst3.CLK
enable => enable-clear:inst6.ENABLE
clear => enable-clear:inst6.CLEAR
input[0] => enable-clear:inst6.input[0]
input[1] => enable-clear:inst6.input[1]
input[2] => enable-clear:inst6.input[2]
input[3] => enable-clear:inst6.input[3]
input[4] => enable-clear:inst6.input[4]


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst22|enable-clear:inst6
D[0] <= inst5[0].DB_MAX_OUTPUT_PORT_TYPE
D[1] <= inst5[1].DB_MAX_OUTPUT_PORT_TYPE
D[2] <= inst5[2].DB_MAX_OUTPUT_PORT_TYPE
D[3] <= inst5[3].DB_MAX_OUTPUT_PORT_TYPE
D[4] <= inst5[4].DB_MAX_OUTPUT_PORT_TYPE
ENABLE => inst2[4].IN0
ENABLE => inst2[3].IN0
ENABLE => inst2[2].IN0
ENABLE => inst2[1].IN0
ENABLE => inst2[0].IN0
ENABLE => inst3.IN0
CLEAR => inst4.IN0
input[0] => inst2[0].IN2
input[1] => inst2[1].IN2
input[2] => inst2[2].IN2
input[3] => inst2[3].IN2
input[4] => inst2[4].IN2
Q[0] => inst[0].IN1
Q[1] => inst[1].IN1
Q[2] => inst[2].IN1
Q[3] => inst[3].IN1
Q[4] => inst[4].IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|acessoRAM:inst25
out[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst[0].DATAIN
in[1] => inst[1].DATAIN
in[2] => inst[2].DATAIN
in[3] => inst[3].DATAIN
in[4] => inst[4].DATAIN
enable => inst2.IN0
R => inst2.IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst24
output[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
clk => inst7.CLK
clk => inst.CLK
clk => inst1.CLK
clk => inst2.CLK
clk => inst3.CLK
enable => enable-clear:inst6.ENABLE
clear => enable-clear:inst6.CLEAR
input[0] => enable-clear:inst6.input[0]
input[1] => enable-clear:inst6.input[1]
input[2] => enable-clear:inst6.input[2]
input[3] => enable-clear:inst6.input[3]
input[4] => enable-clear:inst6.input[4]


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst24|enable-clear:inst6
D[0] <= inst5[0].DB_MAX_OUTPUT_PORT_TYPE
D[1] <= inst5[1].DB_MAX_OUTPUT_PORT_TYPE
D[2] <= inst5[2].DB_MAX_OUTPUT_PORT_TYPE
D[3] <= inst5[3].DB_MAX_OUTPUT_PORT_TYPE
D[4] <= inst5[4].DB_MAX_OUTPUT_PORT_TYPE
ENABLE => inst2[4].IN0
ENABLE => inst2[3].IN0
ENABLE => inst2[2].IN0
ENABLE => inst2[1].IN0
ENABLE => inst2[0].IN0
ENABLE => inst3.IN0
CLEAR => inst4.IN0
input[0] => inst2[0].IN2
input[1] => inst2[1].IN2
input[2] => inst2[2].IN2
input[3] => inst2[3].IN2
input[4] => inst2[4].IN2
Q[0] => inst[0].IN1
Q[1] => inst[1].IN1
Q[2] => inst[2].IN1
Q[3] => inst[3].IN1
Q[4] => inst[4].IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|acessoRAM:inst27
out[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst[0].DATAIN
in[1] => inst[1].DATAIN
in[2] => inst[2].DATAIN
in[3] => inst[3].DATAIN
in[4] => inst[4].DATAIN
enable => inst2.IN0
R => inst2.IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst26
output[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
clk => inst7.CLK
clk => inst.CLK
clk => inst1.CLK
clk => inst2.CLK
clk => inst3.CLK
enable => enable-clear:inst6.ENABLE
clear => enable-clear:inst6.CLEAR
input[0] => enable-clear:inst6.input[0]
input[1] => enable-clear:inst6.input[1]
input[2] => enable-clear:inst6.input[2]
input[3] => enable-clear:inst6.input[3]
input[4] => enable-clear:inst6.input[4]


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst26|enable-clear:inst6
D[0] <= inst5[0].DB_MAX_OUTPUT_PORT_TYPE
D[1] <= inst5[1].DB_MAX_OUTPUT_PORT_TYPE
D[2] <= inst5[2].DB_MAX_OUTPUT_PORT_TYPE
D[3] <= inst5[3].DB_MAX_OUTPUT_PORT_TYPE
D[4] <= inst5[4].DB_MAX_OUTPUT_PORT_TYPE
ENABLE => inst2[4].IN0
ENABLE => inst2[3].IN0
ENABLE => inst2[2].IN0
ENABLE => inst2[1].IN0
ENABLE => inst2[0].IN0
ENABLE => inst3.IN0
CLEAR => inst4.IN0
input[0] => inst2[0].IN2
input[1] => inst2[1].IN2
input[2] => inst2[2].IN2
input[3] => inst2[3].IN2
input[4] => inst2[4].IN2
Q[0] => inst[0].IN1
Q[1] => inst[1].IN1
Q[2] => inst[2].IN1
Q[3] => inst[3].IN1
Q[4] => inst[4].IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|acessoRAM:inst29
out[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst[0].DATAIN
in[1] => inst[1].DATAIN
in[2] => inst[2].DATAIN
in[3] => inst[3].DATAIN
in[4] => inst[4].DATAIN
enable => inst2.IN0
R => inst2.IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst28
output[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
clk => inst7.CLK
clk => inst.CLK
clk => inst1.CLK
clk => inst2.CLK
clk => inst3.CLK
enable => enable-clear:inst6.ENABLE
clear => enable-clear:inst6.CLEAR
input[0] => enable-clear:inst6.input[0]
input[1] => enable-clear:inst6.input[1]
input[2] => enable-clear:inst6.input[2]
input[3] => enable-clear:inst6.input[3]
input[4] => enable-clear:inst6.input[4]


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst28|enable-clear:inst6
D[0] <= inst5[0].DB_MAX_OUTPUT_PORT_TYPE
D[1] <= inst5[1].DB_MAX_OUTPUT_PORT_TYPE
D[2] <= inst5[2].DB_MAX_OUTPUT_PORT_TYPE
D[3] <= inst5[3].DB_MAX_OUTPUT_PORT_TYPE
D[4] <= inst5[4].DB_MAX_OUTPUT_PORT_TYPE
ENABLE => inst2[4].IN0
ENABLE => inst2[3].IN0
ENABLE => inst2[2].IN0
ENABLE => inst2[1].IN0
ENABLE => inst2[0].IN0
ENABLE => inst3.IN0
CLEAR => inst4.IN0
input[0] => inst2[0].IN2
input[1] => inst2[1].IN2
input[2] => inst2[2].IN2
input[3] => inst2[3].IN2
input[4] => inst2[4].IN2
Q[0] => inst[0].IN1
Q[1] => inst[1].IN1
Q[2] => inst[2].IN1
Q[3] => inst[3].IN1
Q[4] => inst[4].IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|acessoRAM:inst31
out[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst[0].DATAIN
in[1] => inst[1].DATAIN
in[2] => inst[2].DATAIN
in[3] => inst[3].DATAIN
in[4] => inst[4].DATAIN
enable => inst2.IN0
R => inst2.IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst30
output[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
clk => inst7.CLK
clk => inst.CLK
clk => inst1.CLK
clk => inst2.CLK
clk => inst3.CLK
enable => enable-clear:inst6.ENABLE
clear => enable-clear:inst6.CLEAR
input[0] => enable-clear:inst6.input[0]
input[1] => enable-clear:inst6.input[1]
input[2] => enable-clear:inst6.input[2]
input[3] => enable-clear:inst6.input[3]
input[4] => enable-clear:inst6.input[4]


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst30|enable-clear:inst6
D[0] <= inst5[0].DB_MAX_OUTPUT_PORT_TYPE
D[1] <= inst5[1].DB_MAX_OUTPUT_PORT_TYPE
D[2] <= inst5[2].DB_MAX_OUTPUT_PORT_TYPE
D[3] <= inst5[3].DB_MAX_OUTPUT_PORT_TYPE
D[4] <= inst5[4].DB_MAX_OUTPUT_PORT_TYPE
ENABLE => inst2[4].IN0
ENABLE => inst2[3].IN0
ENABLE => inst2[2].IN0
ENABLE => inst2[1].IN0
ENABLE => inst2[0].IN0
ENABLE => inst3.IN0
CLEAR => inst4.IN0
input[0] => inst2[0].IN2
input[1] => inst2[1].IN2
input[2] => inst2[2].IN2
input[3] => inst2[3].IN2
input[4] => inst2[4].IN2
Q[0] => inst[0].IN1
Q[1] => inst[1].IN1
Q[2] => inst[2].IN1
Q[3] => inst[3].IN1
Q[4] => inst[4].IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|acessoRAM:inst33
out[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst[0].DATAIN
in[1] => inst[1].DATAIN
in[2] => inst[2].DATAIN
in[3] => inst[3].DATAIN
in[4] => inst[4].DATAIN
enable => inst2.IN0
R => inst2.IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst32
output[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
clk => inst7.CLK
clk => inst.CLK
clk => inst1.CLK
clk => inst2.CLK
clk => inst3.CLK
enable => enable-clear:inst6.ENABLE
clear => enable-clear:inst6.CLEAR
input[0] => enable-clear:inst6.input[0]
input[1] => enable-clear:inst6.input[1]
input[2] => enable-clear:inst6.input[2]
input[3] => enable-clear:inst6.input[3]
input[4] => enable-clear:inst6.input[4]


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst32|enable-clear:inst6
D[0] <= inst5[0].DB_MAX_OUTPUT_PORT_TYPE
D[1] <= inst5[1].DB_MAX_OUTPUT_PORT_TYPE
D[2] <= inst5[2].DB_MAX_OUTPUT_PORT_TYPE
D[3] <= inst5[3].DB_MAX_OUTPUT_PORT_TYPE
D[4] <= inst5[4].DB_MAX_OUTPUT_PORT_TYPE
ENABLE => inst2[4].IN0
ENABLE => inst2[3].IN0
ENABLE => inst2[2].IN0
ENABLE => inst2[1].IN0
ENABLE => inst2[0].IN0
ENABLE => inst3.IN0
CLEAR => inst4.IN0
input[0] => inst2[0].IN2
input[1] => inst2[1].IN2
input[2] => inst2[2].IN2
input[3] => inst2[3].IN2
input[4] => inst2[4].IN2
Q[0] => inst[0].IN1
Q[1] => inst[1].IN1
Q[2] => inst[2].IN1
Q[3] => inst[3].IN1
Q[4] => inst[4].IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|acessoRAM:inst35
out[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst[0].DATAIN
in[1] => inst[1].DATAIN
in[2] => inst[2].DATAIN
in[3] => inst[3].DATAIN
in[4] => inst[4].DATAIN
enable => inst2.IN0
R => inst2.IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst34
output[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
clk => inst7.CLK
clk => inst.CLK
clk => inst1.CLK
clk => inst2.CLK
clk => inst3.CLK
enable => enable-clear:inst6.ENABLE
clear => enable-clear:inst6.CLEAR
input[0] => enable-clear:inst6.input[0]
input[1] => enable-clear:inst6.input[1]
input[2] => enable-clear:inst6.input[2]
input[3] => enable-clear:inst6.input[3]
input[4] => enable-clear:inst6.input[4]


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst34|enable-clear:inst6
D[0] <= inst5[0].DB_MAX_OUTPUT_PORT_TYPE
D[1] <= inst5[1].DB_MAX_OUTPUT_PORT_TYPE
D[2] <= inst5[2].DB_MAX_OUTPUT_PORT_TYPE
D[3] <= inst5[3].DB_MAX_OUTPUT_PORT_TYPE
D[4] <= inst5[4].DB_MAX_OUTPUT_PORT_TYPE
ENABLE => inst2[4].IN0
ENABLE => inst2[3].IN0
ENABLE => inst2[2].IN0
ENABLE => inst2[1].IN0
ENABLE => inst2[0].IN0
ENABLE => inst3.IN0
CLEAR => inst4.IN0
input[0] => inst2[0].IN2
input[1] => inst2[1].IN2
input[2] => inst2[2].IN2
input[3] => inst2[3].IN2
input[4] => inst2[4].IN2
Q[0] => inst[0].IN1
Q[1] => inst[1].IN1
Q[2] => inst[2].IN1
Q[3] => inst[3].IN1
Q[4] => inst[4].IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|acessoRAM:inst37
out[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst[0].DATAIN
in[1] => inst[1].DATAIN
in[2] => inst[2].DATAIN
in[3] => inst[3].DATAIN
in[4] => inst[4].DATAIN
enable => inst2.IN0
R => inst2.IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst36
output[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
clk => inst7.CLK
clk => inst.CLK
clk => inst1.CLK
clk => inst2.CLK
clk => inst3.CLK
enable => enable-clear:inst6.ENABLE
clear => enable-clear:inst6.CLEAR
input[0] => enable-clear:inst6.input[0]
input[1] => enable-clear:inst6.input[1]
input[2] => enable-clear:inst6.input[2]
input[3] => enable-clear:inst6.input[3]
input[4] => enable-clear:inst6.input[4]


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst36|enable-clear:inst6
D[0] <= inst5[0].DB_MAX_OUTPUT_PORT_TYPE
D[1] <= inst5[1].DB_MAX_OUTPUT_PORT_TYPE
D[2] <= inst5[2].DB_MAX_OUTPUT_PORT_TYPE
D[3] <= inst5[3].DB_MAX_OUTPUT_PORT_TYPE
D[4] <= inst5[4].DB_MAX_OUTPUT_PORT_TYPE
ENABLE => inst2[4].IN0
ENABLE => inst2[3].IN0
ENABLE => inst2[2].IN0
ENABLE => inst2[1].IN0
ENABLE => inst2[0].IN0
ENABLE => inst3.IN0
CLEAR => inst4.IN0
input[0] => inst2[0].IN2
input[1] => inst2[1].IN2
input[2] => inst2[2].IN2
input[3] => inst2[3].IN2
input[4] => inst2[4].IN2
Q[0] => inst[0].IN1
Q[1] => inst[1].IN1
Q[2] => inst[2].IN1
Q[3] => inst[3].IN1
Q[4] => inst[4].IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|acessoRAM:inst39
out[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst[0].DATAIN
in[1] => inst[1].DATAIN
in[2] => inst[2].DATAIN
in[3] => inst[3].DATAIN
in[4] => inst[4].DATAIN
enable => inst2.IN0
R => inst2.IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst38
output[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
clk => inst7.CLK
clk => inst.CLK
clk => inst1.CLK
clk => inst2.CLK
clk => inst3.CLK
enable => enable-clear:inst6.ENABLE
clear => enable-clear:inst6.CLEAR
input[0] => enable-clear:inst6.input[0]
input[1] => enable-clear:inst6.input[1]
input[2] => enable-clear:inst6.input[2]
input[3] => enable-clear:inst6.input[3]
input[4] => enable-clear:inst6.input[4]


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst38|enable-clear:inst6
D[0] <= inst5[0].DB_MAX_OUTPUT_PORT_TYPE
D[1] <= inst5[1].DB_MAX_OUTPUT_PORT_TYPE
D[2] <= inst5[2].DB_MAX_OUTPUT_PORT_TYPE
D[3] <= inst5[3].DB_MAX_OUTPUT_PORT_TYPE
D[4] <= inst5[4].DB_MAX_OUTPUT_PORT_TYPE
ENABLE => inst2[4].IN0
ENABLE => inst2[3].IN0
ENABLE => inst2[2].IN0
ENABLE => inst2[1].IN0
ENABLE => inst2[0].IN0
ENABLE => inst3.IN0
CLEAR => inst4.IN0
input[0] => inst2[0].IN2
input[1] => inst2[1].IN2
input[2] => inst2[2].IN2
input[3] => inst2[3].IN2
input[4] => inst2[4].IN2
Q[0] => inst[0].IN1
Q[1] => inst[1].IN1
Q[2] => inst[2].IN1
Q[3] => inst[3].IN1
Q[4] => inst[4].IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|acessoRAM:inst41
out[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst[0].DATAIN
in[1] => inst[1].DATAIN
in[2] => inst[2].DATAIN
in[3] => inst[3].DATAIN
in[4] => inst[4].DATAIN
enable => inst2.IN0
R => inst2.IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst40
output[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
clk => inst7.CLK
clk => inst.CLK
clk => inst1.CLK
clk => inst2.CLK
clk => inst3.CLK
enable => enable-clear:inst6.ENABLE
clear => enable-clear:inst6.CLEAR
input[0] => enable-clear:inst6.input[0]
input[1] => enable-clear:inst6.input[1]
input[2] => enable-clear:inst6.input[2]
input[3] => enable-clear:inst6.input[3]
input[4] => enable-clear:inst6.input[4]


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst40|enable-clear:inst6
D[0] <= inst5[0].DB_MAX_OUTPUT_PORT_TYPE
D[1] <= inst5[1].DB_MAX_OUTPUT_PORT_TYPE
D[2] <= inst5[2].DB_MAX_OUTPUT_PORT_TYPE
D[3] <= inst5[3].DB_MAX_OUTPUT_PORT_TYPE
D[4] <= inst5[4].DB_MAX_OUTPUT_PORT_TYPE
ENABLE => inst2[4].IN0
ENABLE => inst2[3].IN0
ENABLE => inst2[2].IN0
ENABLE => inst2[1].IN0
ENABLE => inst2[0].IN0
ENABLE => inst3.IN0
CLEAR => inst4.IN0
input[0] => inst2[0].IN2
input[1] => inst2[1].IN2
input[2] => inst2[2].IN2
input[3] => inst2[3].IN2
input[4] => inst2[4].IN2
Q[0] => inst[0].IN1
Q[1] => inst[1].IN1
Q[2] => inst[2].IN1
Q[3] => inst[3].IN1
Q[4] => inst[4].IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|acessoRAM:inst43
out[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst[0].DATAIN
in[1] => inst[1].DATAIN
in[2] => inst[2].DATAIN
in[3] => inst[3].DATAIN
in[4] => inst[4].DATAIN
enable => inst2.IN0
R => inst2.IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst42
output[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
clk => inst7.CLK
clk => inst.CLK
clk => inst1.CLK
clk => inst2.CLK
clk => inst3.CLK
enable => enable-clear:inst6.ENABLE
clear => enable-clear:inst6.CLEAR
input[0] => enable-clear:inst6.input[0]
input[1] => enable-clear:inst6.input[1]
input[2] => enable-clear:inst6.input[2]
input[3] => enable-clear:inst6.input[3]
input[4] => enable-clear:inst6.input[4]


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst42|enable-clear:inst6
D[0] <= inst5[0].DB_MAX_OUTPUT_PORT_TYPE
D[1] <= inst5[1].DB_MAX_OUTPUT_PORT_TYPE
D[2] <= inst5[2].DB_MAX_OUTPUT_PORT_TYPE
D[3] <= inst5[3].DB_MAX_OUTPUT_PORT_TYPE
D[4] <= inst5[4].DB_MAX_OUTPUT_PORT_TYPE
ENABLE => inst2[4].IN0
ENABLE => inst2[3].IN0
ENABLE => inst2[2].IN0
ENABLE => inst2[1].IN0
ENABLE => inst2[0].IN0
ENABLE => inst3.IN0
CLEAR => inst4.IN0
input[0] => inst2[0].IN2
input[1] => inst2[1].IN2
input[2] => inst2[2].IN2
input[3] => inst2[3].IN2
input[4] => inst2[4].IN2
Q[0] => inst[0].IN1
Q[1] => inst[1].IN1
Q[2] => inst[2].IN1
Q[3] => inst[3].IN1
Q[4] => inst[4].IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|acessoRAM:inst45
out[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst[0].DATAIN
in[1] => inst[1].DATAIN
in[2] => inst[2].DATAIN
in[3] => inst[3].DATAIN
in[4] => inst[4].DATAIN
enable => inst2.IN0
R => inst2.IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst44
output[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
clk => inst7.CLK
clk => inst.CLK
clk => inst1.CLK
clk => inst2.CLK
clk => inst3.CLK
enable => enable-clear:inst6.ENABLE
clear => enable-clear:inst6.CLEAR
input[0] => enable-clear:inst6.input[0]
input[1] => enable-clear:inst6.input[1]
input[2] => enable-clear:inst6.input[2]
input[3] => enable-clear:inst6.input[3]
input[4] => enable-clear:inst6.input[4]


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst44|enable-clear:inst6
D[0] <= inst5[0].DB_MAX_OUTPUT_PORT_TYPE
D[1] <= inst5[1].DB_MAX_OUTPUT_PORT_TYPE
D[2] <= inst5[2].DB_MAX_OUTPUT_PORT_TYPE
D[3] <= inst5[3].DB_MAX_OUTPUT_PORT_TYPE
D[4] <= inst5[4].DB_MAX_OUTPUT_PORT_TYPE
ENABLE => inst2[4].IN0
ENABLE => inst2[3].IN0
ENABLE => inst2[2].IN0
ENABLE => inst2[1].IN0
ENABLE => inst2[0].IN0
ENABLE => inst3.IN0
CLEAR => inst4.IN0
input[0] => inst2[0].IN2
input[1] => inst2[1].IN2
input[2] => inst2[2].IN2
input[3] => inst2[3].IN2
input[4] => inst2[4].IN2
Q[0] => inst[0].IN1
Q[1] => inst[1].IN1
Q[2] => inst[2].IN1
Q[3] => inst[3].IN1
Q[4] => inst[4].IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|acessoRAM:inst47
out[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst[0].DATAIN
in[1] => inst[1].DATAIN
in[2] => inst[2].DATAIN
in[3] => inst[3].DATAIN
in[4] => inst[4].DATAIN
enable => inst2.IN0
R => inst2.IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst46
output[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
clk => inst7.CLK
clk => inst.CLK
clk => inst1.CLK
clk => inst2.CLK
clk => inst3.CLK
enable => enable-clear:inst6.ENABLE
clear => enable-clear:inst6.CLEAR
input[0] => enable-clear:inst6.input[0]
input[1] => enable-clear:inst6.input[1]
input[2] => enable-clear:inst6.input[2]
input[3] => enable-clear:inst6.input[3]
input[4] => enable-clear:inst6.input[4]


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst46|enable-clear:inst6
D[0] <= inst5[0].DB_MAX_OUTPUT_PORT_TYPE
D[1] <= inst5[1].DB_MAX_OUTPUT_PORT_TYPE
D[2] <= inst5[2].DB_MAX_OUTPUT_PORT_TYPE
D[3] <= inst5[3].DB_MAX_OUTPUT_PORT_TYPE
D[4] <= inst5[4].DB_MAX_OUTPUT_PORT_TYPE
ENABLE => inst2[4].IN0
ENABLE => inst2[3].IN0
ENABLE => inst2[2].IN0
ENABLE => inst2[1].IN0
ENABLE => inst2[0].IN0
ENABLE => inst3.IN0
CLEAR => inst4.IN0
input[0] => inst2[0].IN2
input[1] => inst2[1].IN2
input[2] => inst2[2].IN2
input[3] => inst2[3].IN2
input[4] => inst2[4].IN2
Q[0] => inst[0].IN1
Q[1] => inst[1].IN1
Q[2] => inst[2].IN1
Q[3] => inst[3].IN1
Q[4] => inst[4].IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|acessoRAM:inst49
out[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst[0].DATAIN
in[1] => inst[1].DATAIN
in[2] => inst[2].DATAIN
in[3] => inst[3].DATAIN
in[4] => inst[4].DATAIN
enable => inst2.IN0
R => inst2.IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst48
output[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
clk => inst7.CLK
clk => inst.CLK
clk => inst1.CLK
clk => inst2.CLK
clk => inst3.CLK
enable => enable-clear:inst6.ENABLE
clear => enable-clear:inst6.CLEAR
input[0] => enable-clear:inst6.input[0]
input[1] => enable-clear:inst6.input[1]
input[2] => enable-clear:inst6.input[2]
input[3] => enable-clear:inst6.input[3]
input[4] => enable-clear:inst6.input[4]


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst48|enable-clear:inst6
D[0] <= inst5[0].DB_MAX_OUTPUT_PORT_TYPE
D[1] <= inst5[1].DB_MAX_OUTPUT_PORT_TYPE
D[2] <= inst5[2].DB_MAX_OUTPUT_PORT_TYPE
D[3] <= inst5[3].DB_MAX_OUTPUT_PORT_TYPE
D[4] <= inst5[4].DB_MAX_OUTPUT_PORT_TYPE
ENABLE => inst2[4].IN0
ENABLE => inst2[3].IN0
ENABLE => inst2[2].IN0
ENABLE => inst2[1].IN0
ENABLE => inst2[0].IN0
ENABLE => inst3.IN0
CLEAR => inst4.IN0
input[0] => inst2[0].IN2
input[1] => inst2[1].IN2
input[2] => inst2[2].IN2
input[3] => inst2[3].IN2
input[4] => inst2[4].IN2
Q[0] => inst[0].IN1
Q[1] => inst[1].IN1
Q[2] => inst[2].IN1
Q[3] => inst[3].IN1
Q[4] => inst[4].IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|acessoRAM:inst51
out[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst[0].DATAIN
in[1] => inst[1].DATAIN
in[2] => inst[2].DATAIN
in[3] => inst[3].DATAIN
in[4] => inst[4].DATAIN
enable => inst2.IN0
R => inst2.IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst50
output[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
clk => inst7.CLK
clk => inst.CLK
clk => inst1.CLK
clk => inst2.CLK
clk => inst3.CLK
enable => enable-clear:inst6.ENABLE
clear => enable-clear:inst6.CLEAR
input[0] => enable-clear:inst6.input[0]
input[1] => enable-clear:inst6.input[1]
input[2] => enable-clear:inst6.input[2]
input[3] => enable-clear:inst6.input[3]
input[4] => enable-clear:inst6.input[4]


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst50|enable-clear:inst6
D[0] <= inst5[0].DB_MAX_OUTPUT_PORT_TYPE
D[1] <= inst5[1].DB_MAX_OUTPUT_PORT_TYPE
D[2] <= inst5[2].DB_MAX_OUTPUT_PORT_TYPE
D[3] <= inst5[3].DB_MAX_OUTPUT_PORT_TYPE
D[4] <= inst5[4].DB_MAX_OUTPUT_PORT_TYPE
ENABLE => inst2[4].IN0
ENABLE => inst2[3].IN0
ENABLE => inst2[2].IN0
ENABLE => inst2[1].IN0
ENABLE => inst2[0].IN0
ENABLE => inst3.IN0
CLEAR => inst4.IN0
input[0] => inst2[0].IN2
input[1] => inst2[1].IN2
input[2] => inst2[2].IN2
input[3] => inst2[3].IN2
input[4] => inst2[4].IN2
Q[0] => inst[0].IN1
Q[1] => inst[1].IN1
Q[2] => inst[2].IN1
Q[3] => inst[3].IN1
Q[4] => inst[4].IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|acessoRAM:inst53
out[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst[0].DATAIN
in[1] => inst[1].DATAIN
in[2] => inst[2].DATAIN
in[3] => inst[3].DATAIN
in[4] => inst[4].DATAIN
enable => inst2.IN0
R => inst2.IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst52
output[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
clk => inst7.CLK
clk => inst.CLK
clk => inst1.CLK
clk => inst2.CLK
clk => inst3.CLK
enable => enable-clear:inst6.ENABLE
clear => enable-clear:inst6.CLEAR
input[0] => enable-clear:inst6.input[0]
input[1] => enable-clear:inst6.input[1]
input[2] => enable-clear:inst6.input[2]
input[3] => enable-clear:inst6.input[3]
input[4] => enable-clear:inst6.input[4]


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst52|enable-clear:inst6
D[0] <= inst5[0].DB_MAX_OUTPUT_PORT_TYPE
D[1] <= inst5[1].DB_MAX_OUTPUT_PORT_TYPE
D[2] <= inst5[2].DB_MAX_OUTPUT_PORT_TYPE
D[3] <= inst5[3].DB_MAX_OUTPUT_PORT_TYPE
D[4] <= inst5[4].DB_MAX_OUTPUT_PORT_TYPE
ENABLE => inst2[4].IN0
ENABLE => inst2[3].IN0
ENABLE => inst2[2].IN0
ENABLE => inst2[1].IN0
ENABLE => inst2[0].IN0
ENABLE => inst3.IN0
CLEAR => inst4.IN0
input[0] => inst2[0].IN2
input[1] => inst2[1].IN2
input[2] => inst2[2].IN2
input[3] => inst2[3].IN2
input[4] => inst2[4].IN2
Q[0] => inst[0].IN1
Q[1] => inst[1].IN1
Q[2] => inst[2].IN1
Q[3] => inst[3].IN1
Q[4] => inst[4].IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|acessoRAM:inst55
out[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst[0].DATAIN
in[1] => inst[1].DATAIN
in[2] => inst[2].DATAIN
in[3] => inst[3].DATAIN
in[4] => inst[4].DATAIN
enable => inst2.IN0
R => inst2.IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst54
output[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
clk => inst7.CLK
clk => inst.CLK
clk => inst1.CLK
clk => inst2.CLK
clk => inst3.CLK
enable => enable-clear:inst6.ENABLE
clear => enable-clear:inst6.CLEAR
input[0] => enable-clear:inst6.input[0]
input[1] => enable-clear:inst6.input[1]
input[2] => enable-clear:inst6.input[2]
input[3] => enable-clear:inst6.input[3]
input[4] => enable-clear:inst6.input[4]


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst54|enable-clear:inst6
D[0] <= inst5[0].DB_MAX_OUTPUT_PORT_TYPE
D[1] <= inst5[1].DB_MAX_OUTPUT_PORT_TYPE
D[2] <= inst5[2].DB_MAX_OUTPUT_PORT_TYPE
D[3] <= inst5[3].DB_MAX_OUTPUT_PORT_TYPE
D[4] <= inst5[4].DB_MAX_OUTPUT_PORT_TYPE
ENABLE => inst2[4].IN0
ENABLE => inst2[3].IN0
ENABLE => inst2[2].IN0
ENABLE => inst2[1].IN0
ENABLE => inst2[0].IN0
ENABLE => inst3.IN0
CLEAR => inst4.IN0
input[0] => inst2[0].IN2
input[1] => inst2[1].IN2
input[2] => inst2[2].IN2
input[3] => inst2[3].IN2
input[4] => inst2[4].IN2
Q[0] => inst[0].IN1
Q[1] => inst[1].IN1
Q[2] => inst[2].IN1
Q[3] => inst[3].IN1
Q[4] => inst[4].IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|acessoRAM:inst57
out[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst[0].DATAIN
in[1] => inst[1].DATAIN
in[2] => inst[2].DATAIN
in[3] => inst[3].DATAIN
in[4] => inst[4].DATAIN
enable => inst2.IN0
R => inst2.IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst56
output[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
clk => inst7.CLK
clk => inst.CLK
clk => inst1.CLK
clk => inst2.CLK
clk => inst3.CLK
enable => enable-clear:inst6.ENABLE
clear => enable-clear:inst6.CLEAR
input[0] => enable-clear:inst6.input[0]
input[1] => enable-clear:inst6.input[1]
input[2] => enable-clear:inst6.input[2]
input[3] => enable-clear:inst6.input[3]
input[4] => enable-clear:inst6.input[4]


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst56|enable-clear:inst6
D[0] <= inst5[0].DB_MAX_OUTPUT_PORT_TYPE
D[1] <= inst5[1].DB_MAX_OUTPUT_PORT_TYPE
D[2] <= inst5[2].DB_MAX_OUTPUT_PORT_TYPE
D[3] <= inst5[3].DB_MAX_OUTPUT_PORT_TYPE
D[4] <= inst5[4].DB_MAX_OUTPUT_PORT_TYPE
ENABLE => inst2[4].IN0
ENABLE => inst2[3].IN0
ENABLE => inst2[2].IN0
ENABLE => inst2[1].IN0
ENABLE => inst2[0].IN0
ENABLE => inst3.IN0
CLEAR => inst4.IN0
input[0] => inst2[0].IN2
input[1] => inst2[1].IN2
input[2] => inst2[2].IN2
input[3] => inst2[3].IN2
input[4] => inst2[4].IN2
Q[0] => inst[0].IN1
Q[1] => inst[1].IN1
Q[2] => inst[2].IN1
Q[3] => inst[3].IN1
Q[4] => inst[4].IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|acessoRAM:inst59
out[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst[0].DATAIN
in[1] => inst[1].DATAIN
in[2] => inst[2].DATAIN
in[3] => inst[3].DATAIN
in[4] => inst[4].DATAIN
enable => inst2.IN0
R => inst2.IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst58
output[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
clk => inst7.CLK
clk => inst.CLK
clk => inst1.CLK
clk => inst2.CLK
clk => inst3.CLK
enable => enable-clear:inst6.ENABLE
clear => enable-clear:inst6.CLEAR
input[0] => enable-clear:inst6.input[0]
input[1] => enable-clear:inst6.input[1]
input[2] => enable-clear:inst6.input[2]
input[3] => enable-clear:inst6.input[3]
input[4] => enable-clear:inst6.input[4]


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst58|enable-clear:inst6
D[0] <= inst5[0].DB_MAX_OUTPUT_PORT_TYPE
D[1] <= inst5[1].DB_MAX_OUTPUT_PORT_TYPE
D[2] <= inst5[2].DB_MAX_OUTPUT_PORT_TYPE
D[3] <= inst5[3].DB_MAX_OUTPUT_PORT_TYPE
D[4] <= inst5[4].DB_MAX_OUTPUT_PORT_TYPE
ENABLE => inst2[4].IN0
ENABLE => inst2[3].IN0
ENABLE => inst2[2].IN0
ENABLE => inst2[1].IN0
ENABLE => inst2[0].IN0
ENABLE => inst3.IN0
CLEAR => inst4.IN0
input[0] => inst2[0].IN2
input[1] => inst2[1].IN2
input[2] => inst2[2].IN2
input[3] => inst2[3].IN2
input[4] => inst2[4].IN2
Q[0] => inst[0].IN1
Q[1] => inst[1].IN1
Q[2] => inst[2].IN1
Q[3] => inst[3].IN1
Q[4] => inst[4].IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|acessoRAM:inst61
out[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst[0].DATAIN
in[1] => inst[1].DATAIN
in[2] => inst[2].DATAIN
in[3] => inst[3].DATAIN
in[4] => inst[4].DATAIN
enable => inst2.IN0
R => inst2.IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst60
output[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
clk => inst7.CLK
clk => inst.CLK
clk => inst1.CLK
clk => inst2.CLK
clk => inst3.CLK
enable => enable-clear:inst6.ENABLE
clear => enable-clear:inst6.CLEAR
input[0] => enable-clear:inst6.input[0]
input[1] => enable-clear:inst6.input[1]
input[2] => enable-clear:inst6.input[2]
input[3] => enable-clear:inst6.input[3]
input[4] => enable-clear:inst6.input[4]


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst60|enable-clear:inst6
D[0] <= inst5[0].DB_MAX_OUTPUT_PORT_TYPE
D[1] <= inst5[1].DB_MAX_OUTPUT_PORT_TYPE
D[2] <= inst5[2].DB_MAX_OUTPUT_PORT_TYPE
D[3] <= inst5[3].DB_MAX_OUTPUT_PORT_TYPE
D[4] <= inst5[4].DB_MAX_OUTPUT_PORT_TYPE
ENABLE => inst2[4].IN0
ENABLE => inst2[3].IN0
ENABLE => inst2[2].IN0
ENABLE => inst2[1].IN0
ENABLE => inst2[0].IN0
ENABLE => inst3.IN0
CLEAR => inst4.IN0
input[0] => inst2[0].IN2
input[1] => inst2[1].IN2
input[2] => inst2[2].IN2
input[3] => inst2[3].IN2
input[4] => inst2[4].IN2
Q[0] => inst[0].IN1
Q[1] => inst[1].IN1
Q[2] => inst[2].IN1
Q[3] => inst[3].IN1
Q[4] => inst[4].IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|acessoRAM:inst63
out[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst[0].DATAIN
in[1] => inst[1].DATAIN
in[2] => inst[2].DATAIN
in[3] => inst[3].DATAIN
in[4] => inst[4].DATAIN
enable => inst2.IN0
R => inst2.IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst62
output[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
clk => inst7.CLK
clk => inst.CLK
clk => inst1.CLK
clk => inst2.CLK
clk => inst3.CLK
enable => enable-clear:inst6.ENABLE
clear => enable-clear:inst6.CLEAR
input[0] => enable-clear:inst6.input[0]
input[1] => enable-clear:inst6.input[1]
input[2] => enable-clear:inst6.input[2]
input[3] => enable-clear:inst6.input[3]
input[4] => enable-clear:inst6.input[4]


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst62|enable-clear:inst6
D[0] <= inst5[0].DB_MAX_OUTPUT_PORT_TYPE
D[1] <= inst5[1].DB_MAX_OUTPUT_PORT_TYPE
D[2] <= inst5[2].DB_MAX_OUTPUT_PORT_TYPE
D[3] <= inst5[3].DB_MAX_OUTPUT_PORT_TYPE
D[4] <= inst5[4].DB_MAX_OUTPUT_PORT_TYPE
ENABLE => inst2[4].IN0
ENABLE => inst2[3].IN0
ENABLE => inst2[2].IN0
ENABLE => inst2[1].IN0
ENABLE => inst2[0].IN0
ENABLE => inst3.IN0
CLEAR => inst4.IN0
input[0] => inst2[0].IN2
input[1] => inst2[1].IN2
input[2] => inst2[2].IN2
input[3] => inst2[3].IN2
input[4] => inst2[4].IN2
Q[0] => inst[0].IN1
Q[1] => inst[1].IN1
Q[2] => inst[2].IN1
Q[3] => inst[3].IN1
Q[4] => inst[4].IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|acessoRAM:inst65
out[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst[0].DATAIN
in[1] => inst[1].DATAIN
in[2] => inst[2].DATAIN
in[3] => inst[3].DATAIN
in[4] => inst[4].DATAIN
enable => inst2.IN0
R => inst2.IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst64
output[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
clk => inst7.CLK
clk => inst.CLK
clk => inst1.CLK
clk => inst2.CLK
clk => inst3.CLK
enable => enable-clear:inst6.ENABLE
clear => enable-clear:inst6.CLEAR
input[0] => enable-clear:inst6.input[0]
input[1] => enable-clear:inst6.input[1]
input[2] => enable-clear:inst6.input[2]
input[3] => enable-clear:inst6.input[3]
input[4] => enable-clear:inst6.input[4]


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst64|enable-clear:inst6
D[0] <= inst5[0].DB_MAX_OUTPUT_PORT_TYPE
D[1] <= inst5[1].DB_MAX_OUTPUT_PORT_TYPE
D[2] <= inst5[2].DB_MAX_OUTPUT_PORT_TYPE
D[3] <= inst5[3].DB_MAX_OUTPUT_PORT_TYPE
D[4] <= inst5[4].DB_MAX_OUTPUT_PORT_TYPE
ENABLE => inst2[4].IN0
ENABLE => inst2[3].IN0
ENABLE => inst2[2].IN0
ENABLE => inst2[1].IN0
ENABLE => inst2[0].IN0
ENABLE => inst3.IN0
CLEAR => inst4.IN0
input[0] => inst2[0].IN2
input[1] => inst2[1].IN2
input[2] => inst2[2].IN2
input[3] => inst2[3].IN2
input[4] => inst2[4].IN2
Q[0] => inst[0].IN1
Q[1] => inst[1].IN1
Q[2] => inst[2].IN1
Q[3] => inst[3].IN1
Q[4] => inst[4].IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|acessoRAM:inst67
out[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst[0].DATAIN
in[1] => inst[1].DATAIN
in[2] => inst[2].DATAIN
in[3] => inst[3].DATAIN
in[4] => inst[4].DATAIN
enable => inst2.IN0
R => inst2.IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst66
output[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
clk => inst7.CLK
clk => inst.CLK
clk => inst1.CLK
clk => inst2.CLK
clk => inst3.CLK
enable => enable-clear:inst6.ENABLE
clear => enable-clear:inst6.CLEAR
input[0] => enable-clear:inst6.input[0]
input[1] => enable-clear:inst6.input[1]
input[2] => enable-clear:inst6.input[2]
input[3] => enable-clear:inst6.input[3]
input[4] => enable-clear:inst6.input[4]


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|reg4bitsNovo:inst66|enable-clear:inst6
D[0] <= inst5[0].DB_MAX_OUTPUT_PORT_TYPE
D[1] <= inst5[1].DB_MAX_OUTPUT_PORT_TYPE
D[2] <= inst5[2].DB_MAX_OUTPUT_PORT_TYPE
D[3] <= inst5[3].DB_MAX_OUTPUT_PORT_TYPE
D[4] <= inst5[4].DB_MAX_OUTPUT_PORT_TYPE
ENABLE => inst2[4].IN0
ENABLE => inst2[3].IN0
ENABLE => inst2[2].IN0
ENABLE => inst2[1].IN0
ENABLE => inst2[0].IN0
ENABLE => inst3.IN0
CLEAR => inst4.IN0
input[0] => inst2[0].IN2
input[1] => inst2[1].IN2
input[2] => inst2[2].IN2
input[3] => inst2[3].IN2
input[4] => inst2[4].IN2
Q[0] => inst[0].IN1
Q[1] => inst[1].IN1
Q[2] => inst[2].IN1
Q[3] => inst[3].IN1
Q[4] => inst[4].IN1


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|tri4RAMs:inst116
out0[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out0[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out0[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out0[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out0[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in0[0] => inst[0].DATAIN
in0[1] => inst[1].DATAIN
in0[2] => inst[2].DATAIN
in0[3] => inst[3].DATAIN
in0[4] => inst[4].DATAIN
en => inst[4].OE
en => inst[3].OE
en => inst[2].OE
en => inst[1].OE
en => inst[0].OE
en => inst2[4].OE
en => inst2[3].OE
en => inst2[2].OE
en => inst2[1].OE
en => inst2[0].OE
en => inst3[4].OE
en => inst3[3].OE
en => inst3[2].OE
en => inst3[1].OE
en => inst3[0].OE
en => inst4[4].OE
en => inst4[3].OE
en => inst4[2].OE
en => inst4[1].OE
en => inst4[0].OE
out1[0] <= inst2[0].DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= inst2[1].DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= inst2[2].DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= inst2[3].DB_MAX_OUTPUT_PORT_TYPE
out1[4] <= inst2[4].DB_MAX_OUTPUT_PORT_TYPE
in1[0] => inst2[0].DATAIN
in1[1] => inst2[1].DATAIN
in1[2] => inst2[2].DATAIN
in1[3] => inst2[3].DATAIN
in1[4] => inst2[4].DATAIN
out2[0] <= inst3[0].DB_MAX_OUTPUT_PORT_TYPE
out2[1] <= inst3[1].DB_MAX_OUTPUT_PORT_TYPE
out2[2] <= inst3[2].DB_MAX_OUTPUT_PORT_TYPE
out2[3] <= inst3[3].DB_MAX_OUTPUT_PORT_TYPE
out2[4] <= inst3[4].DB_MAX_OUTPUT_PORT_TYPE
in2[0] => inst3[0].DATAIN
in2[1] => inst3[1].DATAIN
in2[2] => inst3[2].DATAIN
in2[3] => inst3[3].DATAIN
in2[4] => inst3[4].DATAIN
out3[0] <= inst4[0].DB_MAX_OUTPUT_PORT_TYPE
out3[1] <= inst4[1].DB_MAX_OUTPUT_PORT_TYPE
out3[2] <= inst4[2].DB_MAX_OUTPUT_PORT_TYPE
out3[3] <= inst4[3].DB_MAX_OUTPUT_PORT_TYPE
out3[4] <= inst4[4].DB_MAX_OUTPUT_PORT_TYPE
in3[0] => inst4[0].DATAIN
in3[1] => inst4[1].DATAIN
in3[2] => inst4[2].DATAIN
in3[3] => inst4[3].DATAIN
in3[4] => inst4[4].DATAIN


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|tri4RAMs:inst117
out0[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out0[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out0[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out0[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out0[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in0[0] => inst[0].DATAIN
in0[1] => inst[1].DATAIN
in0[2] => inst[2].DATAIN
in0[3] => inst[3].DATAIN
in0[4] => inst[4].DATAIN
en => inst[4].OE
en => inst[3].OE
en => inst[2].OE
en => inst[1].OE
en => inst[0].OE
en => inst2[4].OE
en => inst2[3].OE
en => inst2[2].OE
en => inst2[1].OE
en => inst2[0].OE
en => inst3[4].OE
en => inst3[3].OE
en => inst3[2].OE
en => inst3[1].OE
en => inst3[0].OE
en => inst4[4].OE
en => inst4[3].OE
en => inst4[2].OE
en => inst4[1].OE
en => inst4[0].OE
out1[0] <= inst2[0].DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= inst2[1].DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= inst2[2].DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= inst2[3].DB_MAX_OUTPUT_PORT_TYPE
out1[4] <= inst2[4].DB_MAX_OUTPUT_PORT_TYPE
in1[0] => inst2[0].DATAIN
in1[1] => inst2[1].DATAIN
in1[2] => inst2[2].DATAIN
in1[3] => inst2[3].DATAIN
in1[4] => inst2[4].DATAIN
out2[0] <= inst3[0].DB_MAX_OUTPUT_PORT_TYPE
out2[1] <= inst3[1].DB_MAX_OUTPUT_PORT_TYPE
out2[2] <= inst3[2].DB_MAX_OUTPUT_PORT_TYPE
out2[3] <= inst3[3].DB_MAX_OUTPUT_PORT_TYPE
out2[4] <= inst3[4].DB_MAX_OUTPUT_PORT_TYPE
in2[0] => inst3[0].DATAIN
in2[1] => inst3[1].DATAIN
in2[2] => inst3[2].DATAIN
in2[3] => inst3[3].DATAIN
in2[4] => inst3[4].DATAIN
out3[0] <= inst4[0].DB_MAX_OUTPUT_PORT_TYPE
out3[1] <= inst4[1].DB_MAX_OUTPUT_PORT_TYPE
out3[2] <= inst4[2].DB_MAX_OUTPUT_PORT_TYPE
out3[3] <= inst4[3].DB_MAX_OUTPUT_PORT_TYPE
out3[4] <= inst4[4].DB_MAX_OUTPUT_PORT_TYPE
in3[0] => inst4[0].DATAIN
in3[1] => inst4[1].DATAIN
in3[2] => inst4[2].DATAIN
in3[3] => inst4[3].DATAIN
in3[4] => inst4[4].DATAIN


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|tri4RAMs:inst118
out0[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out0[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out0[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out0[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out0[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in0[0] => inst[0].DATAIN
in0[1] => inst[1].DATAIN
in0[2] => inst[2].DATAIN
in0[3] => inst[3].DATAIN
in0[4] => inst[4].DATAIN
en => inst[4].OE
en => inst[3].OE
en => inst[2].OE
en => inst[1].OE
en => inst[0].OE
en => inst2[4].OE
en => inst2[3].OE
en => inst2[2].OE
en => inst2[1].OE
en => inst2[0].OE
en => inst3[4].OE
en => inst3[3].OE
en => inst3[2].OE
en => inst3[1].OE
en => inst3[0].OE
en => inst4[4].OE
en => inst4[3].OE
en => inst4[2].OE
en => inst4[1].OE
en => inst4[0].OE
out1[0] <= inst2[0].DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= inst2[1].DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= inst2[2].DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= inst2[3].DB_MAX_OUTPUT_PORT_TYPE
out1[4] <= inst2[4].DB_MAX_OUTPUT_PORT_TYPE
in1[0] => inst2[0].DATAIN
in1[1] => inst2[1].DATAIN
in1[2] => inst2[2].DATAIN
in1[3] => inst2[3].DATAIN
in1[4] => inst2[4].DATAIN
out2[0] <= inst3[0].DB_MAX_OUTPUT_PORT_TYPE
out2[1] <= inst3[1].DB_MAX_OUTPUT_PORT_TYPE
out2[2] <= inst3[2].DB_MAX_OUTPUT_PORT_TYPE
out2[3] <= inst3[3].DB_MAX_OUTPUT_PORT_TYPE
out2[4] <= inst3[4].DB_MAX_OUTPUT_PORT_TYPE
in2[0] => inst3[0].DATAIN
in2[1] => inst3[1].DATAIN
in2[2] => inst3[2].DATAIN
in2[3] => inst3[3].DATAIN
in2[4] => inst3[4].DATAIN
out3[0] <= inst4[0].DB_MAX_OUTPUT_PORT_TYPE
out3[1] <= inst4[1].DB_MAX_OUTPUT_PORT_TYPE
out3[2] <= inst4[2].DB_MAX_OUTPUT_PORT_TYPE
out3[3] <= inst4[3].DB_MAX_OUTPUT_PORT_TYPE
out3[4] <= inst4[4].DB_MAX_OUTPUT_PORT_TYPE
in3[0] => inst4[0].DATAIN
in3[1] => inst4[1].DATAIN
in3[2] => inst4[2].DATAIN
in3[3] => inst4[3].DATAIN
in3[4] => inst4[4].DATAIN


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|tri4RAMs:inst119
out0[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out0[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out0[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out0[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out0[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in0[0] => inst[0].DATAIN
in0[1] => inst[1].DATAIN
in0[2] => inst[2].DATAIN
in0[3] => inst[3].DATAIN
in0[4] => inst[4].DATAIN
en => inst[4].OE
en => inst[3].OE
en => inst[2].OE
en => inst[1].OE
en => inst[0].OE
en => inst2[4].OE
en => inst2[3].OE
en => inst2[2].OE
en => inst2[1].OE
en => inst2[0].OE
en => inst3[4].OE
en => inst3[3].OE
en => inst3[2].OE
en => inst3[1].OE
en => inst3[0].OE
en => inst4[4].OE
en => inst4[3].OE
en => inst4[2].OE
en => inst4[1].OE
en => inst4[0].OE
out1[0] <= inst2[0].DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= inst2[1].DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= inst2[2].DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= inst2[3].DB_MAX_OUTPUT_PORT_TYPE
out1[4] <= inst2[4].DB_MAX_OUTPUT_PORT_TYPE
in1[0] => inst2[0].DATAIN
in1[1] => inst2[1].DATAIN
in1[2] => inst2[2].DATAIN
in1[3] => inst2[3].DATAIN
in1[4] => inst2[4].DATAIN
out2[0] <= inst3[0].DB_MAX_OUTPUT_PORT_TYPE
out2[1] <= inst3[1].DB_MAX_OUTPUT_PORT_TYPE
out2[2] <= inst3[2].DB_MAX_OUTPUT_PORT_TYPE
out2[3] <= inst3[3].DB_MAX_OUTPUT_PORT_TYPE
out2[4] <= inst3[4].DB_MAX_OUTPUT_PORT_TYPE
in2[0] => inst3[0].DATAIN
in2[1] => inst3[1].DATAIN
in2[2] => inst3[2].DATAIN
in2[3] => inst3[3].DATAIN
in2[4] => inst3[4].DATAIN
out3[0] <= inst4[0].DB_MAX_OUTPUT_PORT_TYPE
out3[1] <= inst4[1].DB_MAX_OUTPUT_PORT_TYPE
out3[2] <= inst4[2].DB_MAX_OUTPUT_PORT_TYPE
out3[3] <= inst4[3].DB_MAX_OUTPUT_PORT_TYPE
out3[4] <= inst4[4].DB_MAX_OUTPUT_PORT_TYPE
in3[0] => inst4[0].DATAIN
in3[1] => inst4[1].DATAIN
in3[2] => inst4[2].DATAIN
in3[3] => inst4[3].DATAIN
in3[4] => inst4[4].DATAIN


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|tri4RAMs:inst120
out0[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out0[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out0[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out0[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out0[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in0[0] => inst[0].DATAIN
in0[1] => inst[1].DATAIN
in0[2] => inst[2].DATAIN
in0[3] => inst[3].DATAIN
in0[4] => inst[4].DATAIN
en => inst[4].OE
en => inst[3].OE
en => inst[2].OE
en => inst[1].OE
en => inst[0].OE
en => inst2[4].OE
en => inst2[3].OE
en => inst2[2].OE
en => inst2[1].OE
en => inst2[0].OE
en => inst3[4].OE
en => inst3[3].OE
en => inst3[2].OE
en => inst3[1].OE
en => inst3[0].OE
en => inst4[4].OE
en => inst4[3].OE
en => inst4[2].OE
en => inst4[1].OE
en => inst4[0].OE
out1[0] <= inst2[0].DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= inst2[1].DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= inst2[2].DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= inst2[3].DB_MAX_OUTPUT_PORT_TYPE
out1[4] <= inst2[4].DB_MAX_OUTPUT_PORT_TYPE
in1[0] => inst2[0].DATAIN
in1[1] => inst2[1].DATAIN
in1[2] => inst2[2].DATAIN
in1[3] => inst2[3].DATAIN
in1[4] => inst2[4].DATAIN
out2[0] <= inst3[0].DB_MAX_OUTPUT_PORT_TYPE
out2[1] <= inst3[1].DB_MAX_OUTPUT_PORT_TYPE
out2[2] <= inst3[2].DB_MAX_OUTPUT_PORT_TYPE
out2[3] <= inst3[3].DB_MAX_OUTPUT_PORT_TYPE
out2[4] <= inst3[4].DB_MAX_OUTPUT_PORT_TYPE
in2[0] => inst3[0].DATAIN
in2[1] => inst3[1].DATAIN
in2[2] => inst3[2].DATAIN
in2[3] => inst3[3].DATAIN
in2[4] => inst3[4].DATAIN
out3[0] <= inst4[0].DB_MAX_OUTPUT_PORT_TYPE
out3[1] <= inst4[1].DB_MAX_OUTPUT_PORT_TYPE
out3[2] <= inst4[2].DB_MAX_OUTPUT_PORT_TYPE
out3[3] <= inst4[3].DB_MAX_OUTPUT_PORT_TYPE
out3[4] <= inst4[4].DB_MAX_OUTPUT_PORT_TYPE
in3[0] => inst4[0].DATAIN
in3[1] => inst4[1].DATAIN
in3[2] => inst4[2].DATAIN
in3[3] => inst4[3].DATAIN
in3[4] => inst4[4].DATAIN


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|tri4RAMs:inst121
out0[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out0[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out0[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out0[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out0[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in0[0] => inst[0].DATAIN
in0[1] => inst[1].DATAIN
in0[2] => inst[2].DATAIN
in0[3] => inst[3].DATAIN
in0[4] => inst[4].DATAIN
en => inst[4].OE
en => inst[3].OE
en => inst[2].OE
en => inst[1].OE
en => inst[0].OE
en => inst2[4].OE
en => inst2[3].OE
en => inst2[2].OE
en => inst2[1].OE
en => inst2[0].OE
en => inst3[4].OE
en => inst3[3].OE
en => inst3[2].OE
en => inst3[1].OE
en => inst3[0].OE
en => inst4[4].OE
en => inst4[3].OE
en => inst4[2].OE
en => inst4[1].OE
en => inst4[0].OE
out1[0] <= inst2[0].DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= inst2[1].DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= inst2[2].DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= inst2[3].DB_MAX_OUTPUT_PORT_TYPE
out1[4] <= inst2[4].DB_MAX_OUTPUT_PORT_TYPE
in1[0] => inst2[0].DATAIN
in1[1] => inst2[1].DATAIN
in1[2] => inst2[2].DATAIN
in1[3] => inst2[3].DATAIN
in1[4] => inst2[4].DATAIN
out2[0] <= inst3[0].DB_MAX_OUTPUT_PORT_TYPE
out2[1] <= inst3[1].DB_MAX_OUTPUT_PORT_TYPE
out2[2] <= inst3[2].DB_MAX_OUTPUT_PORT_TYPE
out2[3] <= inst3[3].DB_MAX_OUTPUT_PORT_TYPE
out2[4] <= inst3[4].DB_MAX_OUTPUT_PORT_TYPE
in2[0] => inst3[0].DATAIN
in2[1] => inst3[1].DATAIN
in2[2] => inst3[2].DATAIN
in2[3] => inst3[3].DATAIN
in2[4] => inst3[4].DATAIN
out3[0] <= inst4[0].DB_MAX_OUTPUT_PORT_TYPE
out3[1] <= inst4[1].DB_MAX_OUTPUT_PORT_TYPE
out3[2] <= inst4[2].DB_MAX_OUTPUT_PORT_TYPE
out3[3] <= inst4[3].DB_MAX_OUTPUT_PORT_TYPE
out3[4] <= inst4[4].DB_MAX_OUTPUT_PORT_TYPE
in3[0] => inst4[0].DATAIN
in3[1] => inst4[1].DATAIN
in3[2] => inst4[2].DATAIN
in3[3] => inst4[3].DATAIN
in3[4] => inst4[4].DATAIN


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|tri4RAMs:inst122
out0[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out0[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out0[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out0[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out0[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in0[0] => inst[0].DATAIN
in0[1] => inst[1].DATAIN
in0[2] => inst[2].DATAIN
in0[3] => inst[3].DATAIN
in0[4] => inst[4].DATAIN
en => inst[4].OE
en => inst[3].OE
en => inst[2].OE
en => inst[1].OE
en => inst[0].OE
en => inst2[4].OE
en => inst2[3].OE
en => inst2[2].OE
en => inst2[1].OE
en => inst2[0].OE
en => inst3[4].OE
en => inst3[3].OE
en => inst3[2].OE
en => inst3[1].OE
en => inst3[0].OE
en => inst4[4].OE
en => inst4[3].OE
en => inst4[2].OE
en => inst4[1].OE
en => inst4[0].OE
out1[0] <= inst2[0].DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= inst2[1].DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= inst2[2].DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= inst2[3].DB_MAX_OUTPUT_PORT_TYPE
out1[4] <= inst2[4].DB_MAX_OUTPUT_PORT_TYPE
in1[0] => inst2[0].DATAIN
in1[1] => inst2[1].DATAIN
in1[2] => inst2[2].DATAIN
in1[3] => inst2[3].DATAIN
in1[4] => inst2[4].DATAIN
out2[0] <= inst3[0].DB_MAX_OUTPUT_PORT_TYPE
out2[1] <= inst3[1].DB_MAX_OUTPUT_PORT_TYPE
out2[2] <= inst3[2].DB_MAX_OUTPUT_PORT_TYPE
out2[3] <= inst3[3].DB_MAX_OUTPUT_PORT_TYPE
out2[4] <= inst3[4].DB_MAX_OUTPUT_PORT_TYPE
in2[0] => inst3[0].DATAIN
in2[1] => inst3[1].DATAIN
in2[2] => inst3[2].DATAIN
in2[3] => inst3[3].DATAIN
in2[4] => inst3[4].DATAIN
out3[0] <= inst4[0].DB_MAX_OUTPUT_PORT_TYPE
out3[1] <= inst4[1].DB_MAX_OUTPUT_PORT_TYPE
out3[2] <= inst4[2].DB_MAX_OUTPUT_PORT_TYPE
out3[3] <= inst4[3].DB_MAX_OUTPUT_PORT_TYPE
out3[4] <= inst4[4].DB_MAX_OUTPUT_PORT_TYPE
in3[0] => inst4[0].DATAIN
in3[1] => inst4[1].DATAIN
in3[2] => inst4[2].DATAIN
in3[3] => inst4[3].DATAIN
in3[4] => inst4[4].DATAIN


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|tri4RAMs:inst123
out0[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out0[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out0[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out0[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out0[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in0[0] => inst[0].DATAIN
in0[1] => inst[1].DATAIN
in0[2] => inst[2].DATAIN
in0[3] => inst[3].DATAIN
in0[4] => inst[4].DATAIN
en => inst[4].OE
en => inst[3].OE
en => inst[2].OE
en => inst[1].OE
en => inst[0].OE
en => inst2[4].OE
en => inst2[3].OE
en => inst2[2].OE
en => inst2[1].OE
en => inst2[0].OE
en => inst3[4].OE
en => inst3[3].OE
en => inst3[2].OE
en => inst3[1].OE
en => inst3[0].OE
en => inst4[4].OE
en => inst4[3].OE
en => inst4[2].OE
en => inst4[1].OE
en => inst4[0].OE
out1[0] <= inst2[0].DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= inst2[1].DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= inst2[2].DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= inst2[3].DB_MAX_OUTPUT_PORT_TYPE
out1[4] <= inst2[4].DB_MAX_OUTPUT_PORT_TYPE
in1[0] => inst2[0].DATAIN
in1[1] => inst2[1].DATAIN
in1[2] => inst2[2].DATAIN
in1[3] => inst2[3].DATAIN
in1[4] => inst2[4].DATAIN
out2[0] <= inst3[0].DB_MAX_OUTPUT_PORT_TYPE
out2[1] <= inst3[1].DB_MAX_OUTPUT_PORT_TYPE
out2[2] <= inst3[2].DB_MAX_OUTPUT_PORT_TYPE
out2[3] <= inst3[3].DB_MAX_OUTPUT_PORT_TYPE
out2[4] <= inst3[4].DB_MAX_OUTPUT_PORT_TYPE
in2[0] => inst3[0].DATAIN
in2[1] => inst3[1].DATAIN
in2[2] => inst3[2].DATAIN
in2[3] => inst3[3].DATAIN
in2[4] => inst3[4].DATAIN
out3[0] <= inst4[0].DB_MAX_OUTPUT_PORT_TYPE
out3[1] <= inst4[1].DB_MAX_OUTPUT_PORT_TYPE
out3[2] <= inst4[2].DB_MAX_OUTPUT_PORT_TYPE
out3[3] <= inst4[3].DB_MAX_OUTPUT_PORT_TYPE
out3[4] <= inst4[4].DB_MAX_OUTPUT_PORT_TYPE
in3[0] => inst4[0].DATAIN
in3[1] => inst4[1].DATAIN
in3[2] => inst4[2].DATAIN
in3[3] => inst4[3].DATAIN
in3[4] => inst4[4].DATAIN


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|tri4RAMs:inst124
out0[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out0[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out0[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out0[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out0[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in0[0] => inst[0].DATAIN
in0[1] => inst[1].DATAIN
in0[2] => inst[2].DATAIN
in0[3] => inst[3].DATAIN
in0[4] => inst[4].DATAIN
en => inst[4].OE
en => inst[3].OE
en => inst[2].OE
en => inst[1].OE
en => inst[0].OE
en => inst2[4].OE
en => inst2[3].OE
en => inst2[2].OE
en => inst2[1].OE
en => inst2[0].OE
en => inst3[4].OE
en => inst3[3].OE
en => inst3[2].OE
en => inst3[1].OE
en => inst3[0].OE
en => inst4[4].OE
en => inst4[3].OE
en => inst4[2].OE
en => inst4[1].OE
en => inst4[0].OE
out1[0] <= inst2[0].DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= inst2[1].DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= inst2[2].DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= inst2[3].DB_MAX_OUTPUT_PORT_TYPE
out1[4] <= inst2[4].DB_MAX_OUTPUT_PORT_TYPE
in1[0] => inst2[0].DATAIN
in1[1] => inst2[1].DATAIN
in1[2] => inst2[2].DATAIN
in1[3] => inst2[3].DATAIN
in1[4] => inst2[4].DATAIN
out2[0] <= inst3[0].DB_MAX_OUTPUT_PORT_TYPE
out2[1] <= inst3[1].DB_MAX_OUTPUT_PORT_TYPE
out2[2] <= inst3[2].DB_MAX_OUTPUT_PORT_TYPE
out2[3] <= inst3[3].DB_MAX_OUTPUT_PORT_TYPE
out2[4] <= inst3[4].DB_MAX_OUTPUT_PORT_TYPE
in2[0] => inst3[0].DATAIN
in2[1] => inst3[1].DATAIN
in2[2] => inst3[2].DATAIN
in2[3] => inst3[3].DATAIN
in2[4] => inst3[4].DATAIN
out3[0] <= inst4[0].DB_MAX_OUTPUT_PORT_TYPE
out3[1] <= inst4[1].DB_MAX_OUTPUT_PORT_TYPE
out3[2] <= inst4[2].DB_MAX_OUTPUT_PORT_TYPE
out3[3] <= inst4[3].DB_MAX_OUTPUT_PORT_TYPE
out3[4] <= inst4[4].DB_MAX_OUTPUT_PORT_TYPE
in3[0] => inst4[0].DATAIN
in3[1] => inst4[1].DATAIN
in3[2] => inst4[2].DATAIN
in3[3] => inst4[3].DATAIN
in3[4] => inst4[4].DATAIN


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|tri4RAMs:inst125
out0[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out0[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out0[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out0[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out0[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in0[0] => inst[0].DATAIN
in0[1] => inst[1].DATAIN
in0[2] => inst[2].DATAIN
in0[3] => inst[3].DATAIN
in0[4] => inst[4].DATAIN
en => inst[4].OE
en => inst[3].OE
en => inst[2].OE
en => inst[1].OE
en => inst[0].OE
en => inst2[4].OE
en => inst2[3].OE
en => inst2[2].OE
en => inst2[1].OE
en => inst2[0].OE
en => inst3[4].OE
en => inst3[3].OE
en => inst3[2].OE
en => inst3[1].OE
en => inst3[0].OE
en => inst4[4].OE
en => inst4[3].OE
en => inst4[2].OE
en => inst4[1].OE
en => inst4[0].OE
out1[0] <= inst2[0].DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= inst2[1].DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= inst2[2].DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= inst2[3].DB_MAX_OUTPUT_PORT_TYPE
out1[4] <= inst2[4].DB_MAX_OUTPUT_PORT_TYPE
in1[0] => inst2[0].DATAIN
in1[1] => inst2[1].DATAIN
in1[2] => inst2[2].DATAIN
in1[3] => inst2[3].DATAIN
in1[4] => inst2[4].DATAIN
out2[0] <= inst3[0].DB_MAX_OUTPUT_PORT_TYPE
out2[1] <= inst3[1].DB_MAX_OUTPUT_PORT_TYPE
out2[2] <= inst3[2].DB_MAX_OUTPUT_PORT_TYPE
out2[3] <= inst3[3].DB_MAX_OUTPUT_PORT_TYPE
out2[4] <= inst3[4].DB_MAX_OUTPUT_PORT_TYPE
in2[0] => inst3[0].DATAIN
in2[1] => inst3[1].DATAIN
in2[2] => inst3[2].DATAIN
in2[3] => inst3[3].DATAIN
in2[4] => inst3[4].DATAIN
out3[0] <= inst4[0].DB_MAX_OUTPUT_PORT_TYPE
out3[1] <= inst4[1].DB_MAX_OUTPUT_PORT_TYPE
out3[2] <= inst4[2].DB_MAX_OUTPUT_PORT_TYPE
out3[3] <= inst4[3].DB_MAX_OUTPUT_PORT_TYPE
out3[4] <= inst4[4].DB_MAX_OUTPUT_PORT_TYPE
in3[0] => inst4[0].DATAIN
in3[1] => inst4[1].DATAIN
in3[2] => inst4[2].DATAIN
in3[3] => inst4[3].DATAIN
in3[4] => inst4[4].DATAIN


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|tri4RAMs:inst126
out0[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out0[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out0[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out0[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out0[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in0[0] => inst[0].DATAIN
in0[1] => inst[1].DATAIN
in0[2] => inst[2].DATAIN
in0[3] => inst[3].DATAIN
in0[4] => inst[4].DATAIN
en => inst[4].OE
en => inst[3].OE
en => inst[2].OE
en => inst[1].OE
en => inst[0].OE
en => inst2[4].OE
en => inst2[3].OE
en => inst2[2].OE
en => inst2[1].OE
en => inst2[0].OE
en => inst3[4].OE
en => inst3[3].OE
en => inst3[2].OE
en => inst3[1].OE
en => inst3[0].OE
en => inst4[4].OE
en => inst4[3].OE
en => inst4[2].OE
en => inst4[1].OE
en => inst4[0].OE
out1[0] <= inst2[0].DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= inst2[1].DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= inst2[2].DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= inst2[3].DB_MAX_OUTPUT_PORT_TYPE
out1[4] <= inst2[4].DB_MAX_OUTPUT_PORT_TYPE
in1[0] => inst2[0].DATAIN
in1[1] => inst2[1].DATAIN
in1[2] => inst2[2].DATAIN
in1[3] => inst2[3].DATAIN
in1[4] => inst2[4].DATAIN
out2[0] <= inst3[0].DB_MAX_OUTPUT_PORT_TYPE
out2[1] <= inst3[1].DB_MAX_OUTPUT_PORT_TYPE
out2[2] <= inst3[2].DB_MAX_OUTPUT_PORT_TYPE
out2[3] <= inst3[3].DB_MAX_OUTPUT_PORT_TYPE
out2[4] <= inst3[4].DB_MAX_OUTPUT_PORT_TYPE
in2[0] => inst3[0].DATAIN
in2[1] => inst3[1].DATAIN
in2[2] => inst3[2].DATAIN
in2[3] => inst3[3].DATAIN
in2[4] => inst3[4].DATAIN
out3[0] <= inst4[0].DB_MAX_OUTPUT_PORT_TYPE
out3[1] <= inst4[1].DB_MAX_OUTPUT_PORT_TYPE
out3[2] <= inst4[2].DB_MAX_OUTPUT_PORT_TYPE
out3[3] <= inst4[3].DB_MAX_OUTPUT_PORT_TYPE
out3[4] <= inst4[4].DB_MAX_OUTPUT_PORT_TYPE
in3[0] => inst4[0].DATAIN
in3[1] => inst4[1].DATAIN
in3[2] => inst4[2].DATAIN
in3[3] => inst4[3].DATAIN
in3[4] => inst4[4].DATAIN


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|tri4RAMs:inst127
out0[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out0[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out0[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out0[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out0[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in0[0] => inst[0].DATAIN
in0[1] => inst[1].DATAIN
in0[2] => inst[2].DATAIN
in0[3] => inst[3].DATAIN
in0[4] => inst[4].DATAIN
en => inst[4].OE
en => inst[3].OE
en => inst[2].OE
en => inst[1].OE
en => inst[0].OE
en => inst2[4].OE
en => inst2[3].OE
en => inst2[2].OE
en => inst2[1].OE
en => inst2[0].OE
en => inst3[4].OE
en => inst3[3].OE
en => inst3[2].OE
en => inst3[1].OE
en => inst3[0].OE
en => inst4[4].OE
en => inst4[3].OE
en => inst4[2].OE
en => inst4[1].OE
en => inst4[0].OE
out1[0] <= inst2[0].DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= inst2[1].DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= inst2[2].DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= inst2[3].DB_MAX_OUTPUT_PORT_TYPE
out1[4] <= inst2[4].DB_MAX_OUTPUT_PORT_TYPE
in1[0] => inst2[0].DATAIN
in1[1] => inst2[1].DATAIN
in1[2] => inst2[2].DATAIN
in1[3] => inst2[3].DATAIN
in1[4] => inst2[4].DATAIN
out2[0] <= inst3[0].DB_MAX_OUTPUT_PORT_TYPE
out2[1] <= inst3[1].DB_MAX_OUTPUT_PORT_TYPE
out2[2] <= inst3[2].DB_MAX_OUTPUT_PORT_TYPE
out2[3] <= inst3[3].DB_MAX_OUTPUT_PORT_TYPE
out2[4] <= inst3[4].DB_MAX_OUTPUT_PORT_TYPE
in2[0] => inst3[0].DATAIN
in2[1] => inst3[1].DATAIN
in2[2] => inst3[2].DATAIN
in2[3] => inst3[3].DATAIN
in2[4] => inst3[4].DATAIN
out3[0] <= inst4[0].DB_MAX_OUTPUT_PORT_TYPE
out3[1] <= inst4[1].DB_MAX_OUTPUT_PORT_TYPE
out3[2] <= inst4[2].DB_MAX_OUTPUT_PORT_TYPE
out3[3] <= inst4[3].DB_MAX_OUTPUT_PORT_TYPE
out3[4] <= inst4[4].DB_MAX_OUTPUT_PORT_TYPE
in3[0] => inst4[0].DATAIN
in3[1] => inst4[1].DATAIN
in3[2] => inst4[2].DATAIN
in3[3] => inst4[3].DATAIN
in3[4] => inst4[4].DATAIN


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|tri4RAMs:inst128
out0[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out0[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out0[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out0[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out0[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in0[0] => inst[0].DATAIN
in0[1] => inst[1].DATAIN
in0[2] => inst[2].DATAIN
in0[3] => inst[3].DATAIN
in0[4] => inst[4].DATAIN
en => inst[4].OE
en => inst[3].OE
en => inst[2].OE
en => inst[1].OE
en => inst[0].OE
en => inst2[4].OE
en => inst2[3].OE
en => inst2[2].OE
en => inst2[1].OE
en => inst2[0].OE
en => inst3[4].OE
en => inst3[3].OE
en => inst3[2].OE
en => inst3[1].OE
en => inst3[0].OE
en => inst4[4].OE
en => inst4[3].OE
en => inst4[2].OE
en => inst4[1].OE
en => inst4[0].OE
out1[0] <= inst2[0].DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= inst2[1].DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= inst2[2].DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= inst2[3].DB_MAX_OUTPUT_PORT_TYPE
out1[4] <= inst2[4].DB_MAX_OUTPUT_PORT_TYPE
in1[0] => inst2[0].DATAIN
in1[1] => inst2[1].DATAIN
in1[2] => inst2[2].DATAIN
in1[3] => inst2[3].DATAIN
in1[4] => inst2[4].DATAIN
out2[0] <= inst3[0].DB_MAX_OUTPUT_PORT_TYPE
out2[1] <= inst3[1].DB_MAX_OUTPUT_PORT_TYPE
out2[2] <= inst3[2].DB_MAX_OUTPUT_PORT_TYPE
out2[3] <= inst3[3].DB_MAX_OUTPUT_PORT_TYPE
out2[4] <= inst3[4].DB_MAX_OUTPUT_PORT_TYPE
in2[0] => inst3[0].DATAIN
in2[1] => inst3[1].DATAIN
in2[2] => inst3[2].DATAIN
in2[3] => inst3[3].DATAIN
in2[4] => inst3[4].DATAIN
out3[0] <= inst4[0].DB_MAX_OUTPUT_PORT_TYPE
out3[1] <= inst4[1].DB_MAX_OUTPUT_PORT_TYPE
out3[2] <= inst4[2].DB_MAX_OUTPUT_PORT_TYPE
out3[3] <= inst4[3].DB_MAX_OUTPUT_PORT_TYPE
out3[4] <= inst4[4].DB_MAX_OUTPUT_PORT_TYPE
in3[0] => inst4[0].DATAIN
in3[1] => inst4[1].DATAIN
in3[2] => inst4[2].DATAIN
in3[3] => inst4[3].DATAIN
in3[4] => inst4[4].DATAIN


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|tri4RAMs:inst129
out0[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out0[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out0[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out0[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out0[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in0[0] => inst[0].DATAIN
in0[1] => inst[1].DATAIN
in0[2] => inst[2].DATAIN
in0[3] => inst[3].DATAIN
in0[4] => inst[4].DATAIN
en => inst[4].OE
en => inst[3].OE
en => inst[2].OE
en => inst[1].OE
en => inst[0].OE
en => inst2[4].OE
en => inst2[3].OE
en => inst2[2].OE
en => inst2[1].OE
en => inst2[0].OE
en => inst3[4].OE
en => inst3[3].OE
en => inst3[2].OE
en => inst3[1].OE
en => inst3[0].OE
en => inst4[4].OE
en => inst4[3].OE
en => inst4[2].OE
en => inst4[1].OE
en => inst4[0].OE
out1[0] <= inst2[0].DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= inst2[1].DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= inst2[2].DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= inst2[3].DB_MAX_OUTPUT_PORT_TYPE
out1[4] <= inst2[4].DB_MAX_OUTPUT_PORT_TYPE
in1[0] => inst2[0].DATAIN
in1[1] => inst2[1].DATAIN
in1[2] => inst2[2].DATAIN
in1[3] => inst2[3].DATAIN
in1[4] => inst2[4].DATAIN
out2[0] <= inst3[0].DB_MAX_OUTPUT_PORT_TYPE
out2[1] <= inst3[1].DB_MAX_OUTPUT_PORT_TYPE
out2[2] <= inst3[2].DB_MAX_OUTPUT_PORT_TYPE
out2[3] <= inst3[3].DB_MAX_OUTPUT_PORT_TYPE
out2[4] <= inst3[4].DB_MAX_OUTPUT_PORT_TYPE
in2[0] => inst3[0].DATAIN
in2[1] => inst3[1].DATAIN
in2[2] => inst3[2].DATAIN
in2[3] => inst3[3].DATAIN
in2[4] => inst3[4].DATAIN
out3[0] <= inst4[0].DB_MAX_OUTPUT_PORT_TYPE
out3[1] <= inst4[1].DB_MAX_OUTPUT_PORT_TYPE
out3[2] <= inst4[2].DB_MAX_OUTPUT_PORT_TYPE
out3[3] <= inst4[3].DB_MAX_OUTPUT_PORT_TYPE
out3[4] <= inst4[4].DB_MAX_OUTPUT_PORT_TYPE
in3[0] => inst4[0].DATAIN
in3[1] => inst4[1].DATAIN
in3[2] => inst4[2].DATAIN
in3[3] => inst4[3].DATAIN
in3[4] => inst4[4].DATAIN


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|tri4RAMs:inst130
out0[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out0[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out0[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out0[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out0[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in0[0] => inst[0].DATAIN
in0[1] => inst[1].DATAIN
in0[2] => inst[2].DATAIN
in0[3] => inst[3].DATAIN
in0[4] => inst[4].DATAIN
en => inst[4].OE
en => inst[3].OE
en => inst[2].OE
en => inst[1].OE
en => inst[0].OE
en => inst2[4].OE
en => inst2[3].OE
en => inst2[2].OE
en => inst2[1].OE
en => inst2[0].OE
en => inst3[4].OE
en => inst3[3].OE
en => inst3[2].OE
en => inst3[1].OE
en => inst3[0].OE
en => inst4[4].OE
en => inst4[3].OE
en => inst4[2].OE
en => inst4[1].OE
en => inst4[0].OE
out1[0] <= inst2[0].DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= inst2[1].DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= inst2[2].DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= inst2[3].DB_MAX_OUTPUT_PORT_TYPE
out1[4] <= inst2[4].DB_MAX_OUTPUT_PORT_TYPE
in1[0] => inst2[0].DATAIN
in1[1] => inst2[1].DATAIN
in1[2] => inst2[2].DATAIN
in1[3] => inst2[3].DATAIN
in1[4] => inst2[4].DATAIN
out2[0] <= inst3[0].DB_MAX_OUTPUT_PORT_TYPE
out2[1] <= inst3[1].DB_MAX_OUTPUT_PORT_TYPE
out2[2] <= inst3[2].DB_MAX_OUTPUT_PORT_TYPE
out2[3] <= inst3[3].DB_MAX_OUTPUT_PORT_TYPE
out2[4] <= inst3[4].DB_MAX_OUTPUT_PORT_TYPE
in2[0] => inst3[0].DATAIN
in2[1] => inst3[1].DATAIN
in2[2] => inst3[2].DATAIN
in2[3] => inst3[3].DATAIN
in2[4] => inst3[4].DATAIN
out3[0] <= inst4[0].DB_MAX_OUTPUT_PORT_TYPE
out3[1] <= inst4[1].DB_MAX_OUTPUT_PORT_TYPE
out3[2] <= inst4[2].DB_MAX_OUTPUT_PORT_TYPE
out3[3] <= inst4[3].DB_MAX_OUTPUT_PORT_TYPE
out3[4] <= inst4[4].DB_MAX_OUTPUT_PORT_TYPE
in3[0] => inst4[0].DATAIN
in3[1] => inst4[1].DATAIN
in3[2] => inst4[2].DATAIN
in3[3] => inst4[3].DATAIN
in3[4] => inst4[4].DATAIN


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|tri4RAMs:inst131
out0[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out0[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out0[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out0[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out0[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in0[0] => inst[0].DATAIN
in0[1] => inst[1].DATAIN
in0[2] => inst[2].DATAIN
in0[3] => inst[3].DATAIN
in0[4] => inst[4].DATAIN
en => inst[4].OE
en => inst[3].OE
en => inst[2].OE
en => inst[1].OE
en => inst[0].OE
en => inst2[4].OE
en => inst2[3].OE
en => inst2[2].OE
en => inst2[1].OE
en => inst2[0].OE
en => inst3[4].OE
en => inst3[3].OE
en => inst3[2].OE
en => inst3[1].OE
en => inst3[0].OE
en => inst4[4].OE
en => inst4[3].OE
en => inst4[2].OE
en => inst4[1].OE
en => inst4[0].OE
out1[0] <= inst2[0].DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= inst2[1].DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= inst2[2].DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= inst2[3].DB_MAX_OUTPUT_PORT_TYPE
out1[4] <= inst2[4].DB_MAX_OUTPUT_PORT_TYPE
in1[0] => inst2[0].DATAIN
in1[1] => inst2[1].DATAIN
in1[2] => inst2[2].DATAIN
in1[3] => inst2[3].DATAIN
in1[4] => inst2[4].DATAIN
out2[0] <= inst3[0].DB_MAX_OUTPUT_PORT_TYPE
out2[1] <= inst3[1].DB_MAX_OUTPUT_PORT_TYPE
out2[2] <= inst3[2].DB_MAX_OUTPUT_PORT_TYPE
out2[3] <= inst3[3].DB_MAX_OUTPUT_PORT_TYPE
out2[4] <= inst3[4].DB_MAX_OUTPUT_PORT_TYPE
in2[0] => inst3[0].DATAIN
in2[1] => inst3[1].DATAIN
in2[2] => inst3[2].DATAIN
in2[3] => inst3[3].DATAIN
in2[4] => inst3[4].DATAIN
out3[0] <= inst4[0].DB_MAX_OUTPUT_PORT_TYPE
out3[1] <= inst4[1].DB_MAX_OUTPUT_PORT_TYPE
out3[2] <= inst4[2].DB_MAX_OUTPUT_PORT_TYPE
out3[3] <= inst4[3].DB_MAX_OUTPUT_PORT_TYPE
out3[4] <= inst4[4].DB_MAX_OUTPUT_PORT_TYPE
in3[0] => inst4[0].DATAIN
in3[1] => inst4[1].DATAIN
in3[2] => inst4[2].DATAIN
in3[3] => inst4[3].DATAIN
in3[4] => inst4[4].DATAIN


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|tri4RAMs:inst132
out0[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out0[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out0[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out0[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out0[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in0[0] => inst[0].DATAIN
in0[1] => inst[1].DATAIN
in0[2] => inst[2].DATAIN
in0[3] => inst[3].DATAIN
in0[4] => inst[4].DATAIN
en => inst[4].OE
en => inst[3].OE
en => inst[2].OE
en => inst[1].OE
en => inst[0].OE
en => inst2[4].OE
en => inst2[3].OE
en => inst2[2].OE
en => inst2[1].OE
en => inst2[0].OE
en => inst3[4].OE
en => inst3[3].OE
en => inst3[2].OE
en => inst3[1].OE
en => inst3[0].OE
en => inst4[4].OE
en => inst4[3].OE
en => inst4[2].OE
en => inst4[1].OE
en => inst4[0].OE
out1[0] <= inst2[0].DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= inst2[1].DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= inst2[2].DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= inst2[3].DB_MAX_OUTPUT_PORT_TYPE
out1[4] <= inst2[4].DB_MAX_OUTPUT_PORT_TYPE
in1[0] => inst2[0].DATAIN
in1[1] => inst2[1].DATAIN
in1[2] => inst2[2].DATAIN
in1[3] => inst2[3].DATAIN
in1[4] => inst2[4].DATAIN
out2[0] <= inst3[0].DB_MAX_OUTPUT_PORT_TYPE
out2[1] <= inst3[1].DB_MAX_OUTPUT_PORT_TYPE
out2[2] <= inst3[2].DB_MAX_OUTPUT_PORT_TYPE
out2[3] <= inst3[3].DB_MAX_OUTPUT_PORT_TYPE
out2[4] <= inst3[4].DB_MAX_OUTPUT_PORT_TYPE
in2[0] => inst3[0].DATAIN
in2[1] => inst3[1].DATAIN
in2[2] => inst3[2].DATAIN
in2[3] => inst3[3].DATAIN
in2[4] => inst3[4].DATAIN
out3[0] <= inst4[0].DB_MAX_OUTPUT_PORT_TYPE
out3[1] <= inst4[1].DB_MAX_OUTPUT_PORT_TYPE
out3[2] <= inst4[2].DB_MAX_OUTPUT_PORT_TYPE
out3[3] <= inst4[3].DB_MAX_OUTPUT_PORT_TYPE
out3[4] <= inst4[4].DB_MAX_OUTPUT_PORT_TYPE
in3[0] => inst4[0].DATAIN
in3[1] => inst4[1].DATAIN
in3[2] => inst4[2].DATAIN
in3[3] => inst4[3].DATAIN
in3[4] => inst4[4].DATAIN


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|tri4RAMs:inst133
out0[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out0[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out0[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out0[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out0[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in0[0] => inst[0].DATAIN
in0[1] => inst[1].DATAIN
in0[2] => inst[2].DATAIN
in0[3] => inst[3].DATAIN
in0[4] => inst[4].DATAIN
en => inst[4].OE
en => inst[3].OE
en => inst[2].OE
en => inst[1].OE
en => inst[0].OE
en => inst2[4].OE
en => inst2[3].OE
en => inst2[2].OE
en => inst2[1].OE
en => inst2[0].OE
en => inst3[4].OE
en => inst3[3].OE
en => inst3[2].OE
en => inst3[1].OE
en => inst3[0].OE
en => inst4[4].OE
en => inst4[3].OE
en => inst4[2].OE
en => inst4[1].OE
en => inst4[0].OE
out1[0] <= inst2[0].DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= inst2[1].DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= inst2[2].DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= inst2[3].DB_MAX_OUTPUT_PORT_TYPE
out1[4] <= inst2[4].DB_MAX_OUTPUT_PORT_TYPE
in1[0] => inst2[0].DATAIN
in1[1] => inst2[1].DATAIN
in1[2] => inst2[2].DATAIN
in1[3] => inst2[3].DATAIN
in1[4] => inst2[4].DATAIN
out2[0] <= inst3[0].DB_MAX_OUTPUT_PORT_TYPE
out2[1] <= inst3[1].DB_MAX_OUTPUT_PORT_TYPE
out2[2] <= inst3[2].DB_MAX_OUTPUT_PORT_TYPE
out2[3] <= inst3[3].DB_MAX_OUTPUT_PORT_TYPE
out2[4] <= inst3[4].DB_MAX_OUTPUT_PORT_TYPE
in2[0] => inst3[0].DATAIN
in2[1] => inst3[1].DATAIN
in2[2] => inst3[2].DATAIN
in2[3] => inst3[3].DATAIN
in2[4] => inst3[4].DATAIN
out3[0] <= inst4[0].DB_MAX_OUTPUT_PORT_TYPE
out3[1] <= inst4[1].DB_MAX_OUTPUT_PORT_TYPE
out3[2] <= inst4[2].DB_MAX_OUTPUT_PORT_TYPE
out3[3] <= inst4[3].DB_MAX_OUTPUT_PORT_TYPE
out3[4] <= inst4[4].DB_MAX_OUTPUT_PORT_TYPE
in3[0] => inst4[0].DATAIN
in3[1] => inst4[1].DATAIN
in3[2] => inst4[2].DATAIN
in3[3] => inst4[3].DATAIN
in3[4] => inst4[4].DATAIN


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|tri4RAMs:inst134
out0[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out0[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out0[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out0[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out0[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in0[0] => inst[0].DATAIN
in0[1] => inst[1].DATAIN
in0[2] => inst[2].DATAIN
in0[3] => inst[3].DATAIN
in0[4] => inst[4].DATAIN
en => inst[4].OE
en => inst[3].OE
en => inst[2].OE
en => inst[1].OE
en => inst[0].OE
en => inst2[4].OE
en => inst2[3].OE
en => inst2[2].OE
en => inst2[1].OE
en => inst2[0].OE
en => inst3[4].OE
en => inst3[3].OE
en => inst3[2].OE
en => inst3[1].OE
en => inst3[0].OE
en => inst4[4].OE
en => inst4[3].OE
en => inst4[2].OE
en => inst4[1].OE
en => inst4[0].OE
out1[0] <= inst2[0].DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= inst2[1].DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= inst2[2].DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= inst2[3].DB_MAX_OUTPUT_PORT_TYPE
out1[4] <= inst2[4].DB_MAX_OUTPUT_PORT_TYPE
in1[0] => inst2[0].DATAIN
in1[1] => inst2[1].DATAIN
in1[2] => inst2[2].DATAIN
in1[3] => inst2[3].DATAIN
in1[4] => inst2[4].DATAIN
out2[0] <= inst3[0].DB_MAX_OUTPUT_PORT_TYPE
out2[1] <= inst3[1].DB_MAX_OUTPUT_PORT_TYPE
out2[2] <= inst3[2].DB_MAX_OUTPUT_PORT_TYPE
out2[3] <= inst3[3].DB_MAX_OUTPUT_PORT_TYPE
out2[4] <= inst3[4].DB_MAX_OUTPUT_PORT_TYPE
in2[0] => inst3[0].DATAIN
in2[1] => inst3[1].DATAIN
in2[2] => inst3[2].DATAIN
in2[3] => inst3[3].DATAIN
in2[4] => inst3[4].DATAIN
out3[0] <= inst4[0].DB_MAX_OUTPUT_PORT_TYPE
out3[1] <= inst4[1].DB_MAX_OUTPUT_PORT_TYPE
out3[2] <= inst4[2].DB_MAX_OUTPUT_PORT_TYPE
out3[3] <= inst4[3].DB_MAX_OUTPUT_PORT_TYPE
out3[4] <= inst4[4].DB_MAX_OUTPUT_PORT_TYPE
in3[0] => inst4[0].DATAIN
in3[1] => inst4[1].DATAIN
in3[2] => inst4[2].DATAIN
in3[3] => inst4[3].DATAIN
in3[4] => inst4[4].DATAIN


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|tri4RAMs:inst135
out0[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out0[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out0[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out0[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out0[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in0[0] => inst[0].DATAIN
in0[1] => inst[1].DATAIN
in0[2] => inst[2].DATAIN
in0[3] => inst[3].DATAIN
in0[4] => inst[4].DATAIN
en => inst[4].OE
en => inst[3].OE
en => inst[2].OE
en => inst[1].OE
en => inst[0].OE
en => inst2[4].OE
en => inst2[3].OE
en => inst2[2].OE
en => inst2[1].OE
en => inst2[0].OE
en => inst3[4].OE
en => inst3[3].OE
en => inst3[2].OE
en => inst3[1].OE
en => inst3[0].OE
en => inst4[4].OE
en => inst4[3].OE
en => inst4[2].OE
en => inst4[1].OE
en => inst4[0].OE
out1[0] <= inst2[0].DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= inst2[1].DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= inst2[2].DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= inst2[3].DB_MAX_OUTPUT_PORT_TYPE
out1[4] <= inst2[4].DB_MAX_OUTPUT_PORT_TYPE
in1[0] => inst2[0].DATAIN
in1[1] => inst2[1].DATAIN
in1[2] => inst2[2].DATAIN
in1[3] => inst2[3].DATAIN
in1[4] => inst2[4].DATAIN
out2[0] <= inst3[0].DB_MAX_OUTPUT_PORT_TYPE
out2[1] <= inst3[1].DB_MAX_OUTPUT_PORT_TYPE
out2[2] <= inst3[2].DB_MAX_OUTPUT_PORT_TYPE
out2[3] <= inst3[3].DB_MAX_OUTPUT_PORT_TYPE
out2[4] <= inst3[4].DB_MAX_OUTPUT_PORT_TYPE
in2[0] => inst3[0].DATAIN
in2[1] => inst3[1].DATAIN
in2[2] => inst3[2].DATAIN
in2[3] => inst3[3].DATAIN
in2[4] => inst3[4].DATAIN
out3[0] <= inst4[0].DB_MAX_OUTPUT_PORT_TYPE
out3[1] <= inst4[1].DB_MAX_OUTPUT_PORT_TYPE
out3[2] <= inst4[2].DB_MAX_OUTPUT_PORT_TYPE
out3[3] <= inst4[3].DB_MAX_OUTPUT_PORT_TYPE
out3[4] <= inst4[4].DB_MAX_OUTPUT_PORT_TYPE
in3[0] => inst4[0].DATAIN
in3[1] => inst4[1].DATAIN
in3[2] => inst4[2].DATAIN
in3[3] => inst4[3].DATAIN
in3[4] => inst4[4].DATAIN


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|tri4RAMs:inst136
out0[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out0[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out0[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out0[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out0[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in0[0] => inst[0].DATAIN
in0[1] => inst[1].DATAIN
in0[2] => inst[2].DATAIN
in0[3] => inst[3].DATAIN
in0[4] => inst[4].DATAIN
en => inst[4].OE
en => inst[3].OE
en => inst[2].OE
en => inst[1].OE
en => inst[0].OE
en => inst2[4].OE
en => inst2[3].OE
en => inst2[2].OE
en => inst2[1].OE
en => inst2[0].OE
en => inst3[4].OE
en => inst3[3].OE
en => inst3[2].OE
en => inst3[1].OE
en => inst3[0].OE
en => inst4[4].OE
en => inst4[3].OE
en => inst4[2].OE
en => inst4[1].OE
en => inst4[0].OE
out1[0] <= inst2[0].DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= inst2[1].DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= inst2[2].DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= inst2[3].DB_MAX_OUTPUT_PORT_TYPE
out1[4] <= inst2[4].DB_MAX_OUTPUT_PORT_TYPE
in1[0] => inst2[0].DATAIN
in1[1] => inst2[1].DATAIN
in1[2] => inst2[2].DATAIN
in1[3] => inst2[3].DATAIN
in1[4] => inst2[4].DATAIN
out2[0] <= inst3[0].DB_MAX_OUTPUT_PORT_TYPE
out2[1] <= inst3[1].DB_MAX_OUTPUT_PORT_TYPE
out2[2] <= inst3[2].DB_MAX_OUTPUT_PORT_TYPE
out2[3] <= inst3[3].DB_MAX_OUTPUT_PORT_TYPE
out2[4] <= inst3[4].DB_MAX_OUTPUT_PORT_TYPE
in2[0] => inst3[0].DATAIN
in2[1] => inst3[1].DATAIN
in2[2] => inst3[2].DATAIN
in2[3] => inst3[3].DATAIN
in2[4] => inst3[4].DATAIN
out3[0] <= inst4[0].DB_MAX_OUTPUT_PORT_TYPE
out3[1] <= inst4[1].DB_MAX_OUTPUT_PORT_TYPE
out3[2] <= inst4[2].DB_MAX_OUTPUT_PORT_TYPE
out3[3] <= inst4[3].DB_MAX_OUTPUT_PORT_TYPE
out3[4] <= inst4[4].DB_MAX_OUTPUT_PORT_TYPE
in3[0] => inst4[0].DATAIN
in3[1] => inst4[1].DATAIN
in3[2] => inst4[2].DATAIN
in3[3] => inst4[3].DATAIN
in3[4] => inst4[4].DATAIN


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|tri4RAMs:inst137
out0[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out0[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out0[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out0[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out0[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in0[0] => inst[0].DATAIN
in0[1] => inst[1].DATAIN
in0[2] => inst[2].DATAIN
in0[3] => inst[3].DATAIN
in0[4] => inst[4].DATAIN
en => inst[4].OE
en => inst[3].OE
en => inst[2].OE
en => inst[1].OE
en => inst[0].OE
en => inst2[4].OE
en => inst2[3].OE
en => inst2[2].OE
en => inst2[1].OE
en => inst2[0].OE
en => inst3[4].OE
en => inst3[3].OE
en => inst3[2].OE
en => inst3[1].OE
en => inst3[0].OE
en => inst4[4].OE
en => inst4[3].OE
en => inst4[2].OE
en => inst4[1].OE
en => inst4[0].OE
out1[0] <= inst2[0].DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= inst2[1].DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= inst2[2].DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= inst2[3].DB_MAX_OUTPUT_PORT_TYPE
out1[4] <= inst2[4].DB_MAX_OUTPUT_PORT_TYPE
in1[0] => inst2[0].DATAIN
in1[1] => inst2[1].DATAIN
in1[2] => inst2[2].DATAIN
in1[3] => inst2[3].DATAIN
in1[4] => inst2[4].DATAIN
out2[0] <= inst3[0].DB_MAX_OUTPUT_PORT_TYPE
out2[1] <= inst3[1].DB_MAX_OUTPUT_PORT_TYPE
out2[2] <= inst3[2].DB_MAX_OUTPUT_PORT_TYPE
out2[3] <= inst3[3].DB_MAX_OUTPUT_PORT_TYPE
out2[4] <= inst3[4].DB_MAX_OUTPUT_PORT_TYPE
in2[0] => inst3[0].DATAIN
in2[1] => inst3[1].DATAIN
in2[2] => inst3[2].DATAIN
in2[3] => inst3[3].DATAIN
in2[4] => inst3[4].DATAIN
out3[0] <= inst4[0].DB_MAX_OUTPUT_PORT_TYPE
out3[1] <= inst4[1].DB_MAX_OUTPUT_PORT_TYPE
out3[2] <= inst4[2].DB_MAX_OUTPUT_PORT_TYPE
out3[3] <= inst4[3].DB_MAX_OUTPUT_PORT_TYPE
out3[4] <= inst4[4].DB_MAX_OUTPUT_PORT_TYPE
in3[0] => inst4[0].DATAIN
in3[1] => inst4[1].DATAIN
in3[2] => inst4[2].DATAIN
in3[3] => inst4[3].DATAIN
in3[4] => inst4[4].DATAIN


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|tri4RAMs:inst139
out0[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out0[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out0[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out0[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out0[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in0[0] => inst[0].DATAIN
in0[1] => inst[1].DATAIN
in0[2] => inst[2].DATAIN
in0[3] => inst[3].DATAIN
in0[4] => inst[4].DATAIN
en => inst[4].OE
en => inst[3].OE
en => inst[2].OE
en => inst[1].OE
en => inst[0].OE
en => inst2[4].OE
en => inst2[3].OE
en => inst2[2].OE
en => inst2[1].OE
en => inst2[0].OE
en => inst3[4].OE
en => inst3[3].OE
en => inst3[2].OE
en => inst3[1].OE
en => inst3[0].OE
en => inst4[4].OE
en => inst4[3].OE
en => inst4[2].OE
en => inst4[1].OE
en => inst4[0].OE
out1[0] <= inst2[0].DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= inst2[1].DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= inst2[2].DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= inst2[3].DB_MAX_OUTPUT_PORT_TYPE
out1[4] <= inst2[4].DB_MAX_OUTPUT_PORT_TYPE
in1[0] => inst2[0].DATAIN
in1[1] => inst2[1].DATAIN
in1[2] => inst2[2].DATAIN
in1[3] => inst2[3].DATAIN
in1[4] => inst2[4].DATAIN
out2[0] <= inst3[0].DB_MAX_OUTPUT_PORT_TYPE
out2[1] <= inst3[1].DB_MAX_OUTPUT_PORT_TYPE
out2[2] <= inst3[2].DB_MAX_OUTPUT_PORT_TYPE
out2[3] <= inst3[3].DB_MAX_OUTPUT_PORT_TYPE
out2[4] <= inst3[4].DB_MAX_OUTPUT_PORT_TYPE
in2[0] => inst3[0].DATAIN
in2[1] => inst3[1].DATAIN
in2[2] => inst3[2].DATAIN
in2[3] => inst3[3].DATAIN
in2[4] => inst3[4].DATAIN
out3[0] <= inst4[0].DB_MAX_OUTPUT_PORT_TYPE
out3[1] <= inst4[1].DB_MAX_OUTPUT_PORT_TYPE
out3[2] <= inst4[2].DB_MAX_OUTPUT_PORT_TYPE
out3[3] <= inst4[3].DB_MAX_OUTPUT_PORT_TYPE
out3[4] <= inst4[4].DB_MAX_OUTPUT_PORT_TYPE
in3[0] => inst4[0].DATAIN
in3[1] => inst4[1].DATAIN
in3[2] => inst4[2].DATAIN
in3[3] => inst4[3].DATAIN
in3[4] => inst4[4].DATAIN


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|tri4RAMs:inst140
out0[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out0[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out0[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out0[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out0[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in0[0] => inst[0].DATAIN
in0[1] => inst[1].DATAIN
in0[2] => inst[2].DATAIN
in0[3] => inst[3].DATAIN
in0[4] => inst[4].DATAIN
en => inst[4].OE
en => inst[3].OE
en => inst[2].OE
en => inst[1].OE
en => inst[0].OE
en => inst2[4].OE
en => inst2[3].OE
en => inst2[2].OE
en => inst2[1].OE
en => inst2[0].OE
en => inst3[4].OE
en => inst3[3].OE
en => inst3[2].OE
en => inst3[1].OE
en => inst3[0].OE
en => inst4[4].OE
en => inst4[3].OE
en => inst4[2].OE
en => inst4[1].OE
en => inst4[0].OE
out1[0] <= inst2[0].DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= inst2[1].DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= inst2[2].DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= inst2[3].DB_MAX_OUTPUT_PORT_TYPE
out1[4] <= inst2[4].DB_MAX_OUTPUT_PORT_TYPE
in1[0] => inst2[0].DATAIN
in1[1] => inst2[1].DATAIN
in1[2] => inst2[2].DATAIN
in1[3] => inst2[3].DATAIN
in1[4] => inst2[4].DATAIN
out2[0] <= inst3[0].DB_MAX_OUTPUT_PORT_TYPE
out2[1] <= inst3[1].DB_MAX_OUTPUT_PORT_TYPE
out2[2] <= inst3[2].DB_MAX_OUTPUT_PORT_TYPE
out2[3] <= inst3[3].DB_MAX_OUTPUT_PORT_TYPE
out2[4] <= inst3[4].DB_MAX_OUTPUT_PORT_TYPE
in2[0] => inst3[0].DATAIN
in2[1] => inst3[1].DATAIN
in2[2] => inst3[2].DATAIN
in2[3] => inst3[3].DATAIN
in2[4] => inst3[4].DATAIN
out3[0] <= inst4[0].DB_MAX_OUTPUT_PORT_TYPE
out3[1] <= inst4[1].DB_MAX_OUTPUT_PORT_TYPE
out3[2] <= inst4[2].DB_MAX_OUTPUT_PORT_TYPE
out3[3] <= inst4[3].DB_MAX_OUTPUT_PORT_TYPE
out3[4] <= inst4[4].DB_MAX_OUTPUT_PORT_TYPE
in3[0] => inst4[0].DATAIN
in3[1] => inst4[1].DATAIN
in3[2] => inst4[2].DATAIN
in3[3] => inst4[3].DATAIN
in3[4] => inst4[4].DATAIN


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|tri4RAMs:inst141
out0[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out0[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out0[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out0[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out0[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in0[0] => inst[0].DATAIN
in0[1] => inst[1].DATAIN
in0[2] => inst[2].DATAIN
in0[3] => inst[3].DATAIN
in0[4] => inst[4].DATAIN
en => inst[4].OE
en => inst[3].OE
en => inst[2].OE
en => inst[1].OE
en => inst[0].OE
en => inst2[4].OE
en => inst2[3].OE
en => inst2[2].OE
en => inst2[1].OE
en => inst2[0].OE
en => inst3[4].OE
en => inst3[3].OE
en => inst3[2].OE
en => inst3[1].OE
en => inst3[0].OE
en => inst4[4].OE
en => inst4[3].OE
en => inst4[2].OE
en => inst4[1].OE
en => inst4[0].OE
out1[0] <= inst2[0].DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= inst2[1].DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= inst2[2].DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= inst2[3].DB_MAX_OUTPUT_PORT_TYPE
out1[4] <= inst2[4].DB_MAX_OUTPUT_PORT_TYPE
in1[0] => inst2[0].DATAIN
in1[1] => inst2[1].DATAIN
in1[2] => inst2[2].DATAIN
in1[3] => inst2[3].DATAIN
in1[4] => inst2[4].DATAIN
out2[0] <= inst3[0].DB_MAX_OUTPUT_PORT_TYPE
out2[1] <= inst3[1].DB_MAX_OUTPUT_PORT_TYPE
out2[2] <= inst3[2].DB_MAX_OUTPUT_PORT_TYPE
out2[3] <= inst3[3].DB_MAX_OUTPUT_PORT_TYPE
out2[4] <= inst3[4].DB_MAX_OUTPUT_PORT_TYPE
in2[0] => inst3[0].DATAIN
in2[1] => inst3[1].DATAIN
in2[2] => inst3[2].DATAIN
in2[3] => inst3[3].DATAIN
in2[4] => inst3[4].DATAIN
out3[0] <= inst4[0].DB_MAX_OUTPUT_PORT_TYPE
out3[1] <= inst4[1].DB_MAX_OUTPUT_PORT_TYPE
out3[2] <= inst4[2].DB_MAX_OUTPUT_PORT_TYPE
out3[3] <= inst4[3].DB_MAX_OUTPUT_PORT_TYPE
out3[4] <= inst4[4].DB_MAX_OUTPUT_PORT_TYPE
in3[0] => inst4[0].DATAIN
in3[1] => inst4[1].DATAIN
in3[2] => inst4[2].DATAIN
in3[3] => inst4[3].DATAIN
in3[4] => inst4[4].DATAIN


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|tri4RAMs:inst142
out0[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out0[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out0[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out0[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out0[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in0[0] => inst[0].DATAIN
in0[1] => inst[1].DATAIN
in0[2] => inst[2].DATAIN
in0[3] => inst[3].DATAIN
in0[4] => inst[4].DATAIN
en => inst[4].OE
en => inst[3].OE
en => inst[2].OE
en => inst[1].OE
en => inst[0].OE
en => inst2[4].OE
en => inst2[3].OE
en => inst2[2].OE
en => inst2[1].OE
en => inst2[0].OE
en => inst3[4].OE
en => inst3[3].OE
en => inst3[2].OE
en => inst3[1].OE
en => inst3[0].OE
en => inst4[4].OE
en => inst4[3].OE
en => inst4[2].OE
en => inst4[1].OE
en => inst4[0].OE
out1[0] <= inst2[0].DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= inst2[1].DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= inst2[2].DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= inst2[3].DB_MAX_OUTPUT_PORT_TYPE
out1[4] <= inst2[4].DB_MAX_OUTPUT_PORT_TYPE
in1[0] => inst2[0].DATAIN
in1[1] => inst2[1].DATAIN
in1[2] => inst2[2].DATAIN
in1[3] => inst2[3].DATAIN
in1[4] => inst2[4].DATAIN
out2[0] <= inst3[0].DB_MAX_OUTPUT_PORT_TYPE
out2[1] <= inst3[1].DB_MAX_OUTPUT_PORT_TYPE
out2[2] <= inst3[2].DB_MAX_OUTPUT_PORT_TYPE
out2[3] <= inst3[3].DB_MAX_OUTPUT_PORT_TYPE
out2[4] <= inst3[4].DB_MAX_OUTPUT_PORT_TYPE
in2[0] => inst3[0].DATAIN
in2[1] => inst3[1].DATAIN
in2[2] => inst3[2].DATAIN
in2[3] => inst3[3].DATAIN
in2[4] => inst3[4].DATAIN
out3[0] <= inst4[0].DB_MAX_OUTPUT_PORT_TYPE
out3[1] <= inst4[1].DB_MAX_OUTPUT_PORT_TYPE
out3[2] <= inst4[2].DB_MAX_OUTPUT_PORT_TYPE
out3[3] <= inst4[3].DB_MAX_OUTPUT_PORT_TYPE
out3[4] <= inst4[4].DB_MAX_OUTPUT_PORT_TYPE
in3[0] => inst4[0].DATAIN
in3[1] => inst4[1].DATAIN
in3[2] => inst4[2].DATAIN
in3[3] => inst4[3].DATAIN
in3[4] => inst4[4].DATAIN


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|tri4RAMs:inst143
out0[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out0[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out0[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out0[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out0[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in0[0] => inst[0].DATAIN
in0[1] => inst[1].DATAIN
in0[2] => inst[2].DATAIN
in0[3] => inst[3].DATAIN
in0[4] => inst[4].DATAIN
en => inst[4].OE
en => inst[3].OE
en => inst[2].OE
en => inst[1].OE
en => inst[0].OE
en => inst2[4].OE
en => inst2[3].OE
en => inst2[2].OE
en => inst2[1].OE
en => inst2[0].OE
en => inst3[4].OE
en => inst3[3].OE
en => inst3[2].OE
en => inst3[1].OE
en => inst3[0].OE
en => inst4[4].OE
en => inst4[3].OE
en => inst4[2].OE
en => inst4[1].OE
en => inst4[0].OE
out1[0] <= inst2[0].DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= inst2[1].DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= inst2[2].DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= inst2[3].DB_MAX_OUTPUT_PORT_TYPE
out1[4] <= inst2[4].DB_MAX_OUTPUT_PORT_TYPE
in1[0] => inst2[0].DATAIN
in1[1] => inst2[1].DATAIN
in1[2] => inst2[2].DATAIN
in1[3] => inst2[3].DATAIN
in1[4] => inst2[4].DATAIN
out2[0] <= inst3[0].DB_MAX_OUTPUT_PORT_TYPE
out2[1] <= inst3[1].DB_MAX_OUTPUT_PORT_TYPE
out2[2] <= inst3[2].DB_MAX_OUTPUT_PORT_TYPE
out2[3] <= inst3[3].DB_MAX_OUTPUT_PORT_TYPE
out2[4] <= inst3[4].DB_MAX_OUTPUT_PORT_TYPE
in2[0] => inst3[0].DATAIN
in2[1] => inst3[1].DATAIN
in2[2] => inst3[2].DATAIN
in2[3] => inst3[3].DATAIN
in2[4] => inst3[4].DATAIN
out3[0] <= inst4[0].DB_MAX_OUTPUT_PORT_TYPE
out3[1] <= inst4[1].DB_MAX_OUTPUT_PORT_TYPE
out3[2] <= inst4[2].DB_MAX_OUTPUT_PORT_TYPE
out3[3] <= inst4[3].DB_MAX_OUTPUT_PORT_TYPE
out3[4] <= inst4[4].DB_MAX_OUTPUT_PORT_TYPE
in3[0] => inst4[0].DATAIN
in3[1] => inst4[1].DATAIN
in3[2] => inst4[2].DATAIN
in3[3] => inst4[3].DATAIN
in3[4] => inst4[4].DATAIN


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|tri4RAMs:inst144
out0[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out0[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out0[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out0[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out0[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in0[0] => inst[0].DATAIN
in0[1] => inst[1].DATAIN
in0[2] => inst[2].DATAIN
in0[3] => inst[3].DATAIN
in0[4] => inst[4].DATAIN
en => inst[4].OE
en => inst[3].OE
en => inst[2].OE
en => inst[1].OE
en => inst[0].OE
en => inst2[4].OE
en => inst2[3].OE
en => inst2[2].OE
en => inst2[1].OE
en => inst2[0].OE
en => inst3[4].OE
en => inst3[3].OE
en => inst3[2].OE
en => inst3[1].OE
en => inst3[0].OE
en => inst4[4].OE
en => inst4[3].OE
en => inst4[2].OE
en => inst4[1].OE
en => inst4[0].OE
out1[0] <= inst2[0].DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= inst2[1].DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= inst2[2].DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= inst2[3].DB_MAX_OUTPUT_PORT_TYPE
out1[4] <= inst2[4].DB_MAX_OUTPUT_PORT_TYPE
in1[0] => inst2[0].DATAIN
in1[1] => inst2[1].DATAIN
in1[2] => inst2[2].DATAIN
in1[3] => inst2[3].DATAIN
in1[4] => inst2[4].DATAIN
out2[0] <= inst3[0].DB_MAX_OUTPUT_PORT_TYPE
out2[1] <= inst3[1].DB_MAX_OUTPUT_PORT_TYPE
out2[2] <= inst3[2].DB_MAX_OUTPUT_PORT_TYPE
out2[3] <= inst3[3].DB_MAX_OUTPUT_PORT_TYPE
out2[4] <= inst3[4].DB_MAX_OUTPUT_PORT_TYPE
in2[0] => inst3[0].DATAIN
in2[1] => inst3[1].DATAIN
in2[2] => inst3[2].DATAIN
in2[3] => inst3[3].DATAIN
in2[4] => inst3[4].DATAIN
out3[0] <= inst4[0].DB_MAX_OUTPUT_PORT_TYPE
out3[1] <= inst4[1].DB_MAX_OUTPUT_PORT_TYPE
out3[2] <= inst4[2].DB_MAX_OUTPUT_PORT_TYPE
out3[3] <= inst4[3].DB_MAX_OUTPUT_PORT_TYPE
out3[4] <= inst4[4].DB_MAX_OUTPUT_PORT_TYPE
in3[0] => inst4[0].DATAIN
in3[1] => inst4[1].DATAIN
in3[2] => inst4[2].DATAIN
in3[3] => inst4[3].DATAIN
in3[4] => inst4[4].DATAIN


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|tri4RAMs:inst145
out0[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out0[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out0[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out0[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out0[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in0[0] => inst[0].DATAIN
in0[1] => inst[1].DATAIN
in0[2] => inst[2].DATAIN
in0[3] => inst[3].DATAIN
in0[4] => inst[4].DATAIN
en => inst[4].OE
en => inst[3].OE
en => inst[2].OE
en => inst[1].OE
en => inst[0].OE
en => inst2[4].OE
en => inst2[3].OE
en => inst2[2].OE
en => inst2[1].OE
en => inst2[0].OE
en => inst3[4].OE
en => inst3[3].OE
en => inst3[2].OE
en => inst3[1].OE
en => inst3[0].OE
en => inst4[4].OE
en => inst4[3].OE
en => inst4[2].OE
en => inst4[1].OE
en => inst4[0].OE
out1[0] <= inst2[0].DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= inst2[1].DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= inst2[2].DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= inst2[3].DB_MAX_OUTPUT_PORT_TYPE
out1[4] <= inst2[4].DB_MAX_OUTPUT_PORT_TYPE
in1[0] => inst2[0].DATAIN
in1[1] => inst2[1].DATAIN
in1[2] => inst2[2].DATAIN
in1[3] => inst2[3].DATAIN
in1[4] => inst2[4].DATAIN
out2[0] <= inst3[0].DB_MAX_OUTPUT_PORT_TYPE
out2[1] <= inst3[1].DB_MAX_OUTPUT_PORT_TYPE
out2[2] <= inst3[2].DB_MAX_OUTPUT_PORT_TYPE
out2[3] <= inst3[3].DB_MAX_OUTPUT_PORT_TYPE
out2[4] <= inst3[4].DB_MAX_OUTPUT_PORT_TYPE
in2[0] => inst3[0].DATAIN
in2[1] => inst3[1].DATAIN
in2[2] => inst3[2].DATAIN
in2[3] => inst3[3].DATAIN
in2[4] => inst3[4].DATAIN
out3[0] <= inst4[0].DB_MAX_OUTPUT_PORT_TYPE
out3[1] <= inst4[1].DB_MAX_OUTPUT_PORT_TYPE
out3[2] <= inst4[2].DB_MAX_OUTPUT_PORT_TYPE
out3[3] <= inst4[3].DB_MAX_OUTPUT_PORT_TYPE
out3[4] <= inst4[4].DB_MAX_OUTPUT_PORT_TYPE
in3[0] => inst4[0].DATAIN
in3[1] => inst4[1].DATAIN
in3[2] => inst4[2].DATAIN
in3[3] => inst4[3].DATAIN
in3[4] => inst4[4].DATAIN


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|tri4RAMs:inst146
out0[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out0[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out0[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out0[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out0[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in0[0] => inst[0].DATAIN
in0[1] => inst[1].DATAIN
in0[2] => inst[2].DATAIN
in0[3] => inst[3].DATAIN
in0[4] => inst[4].DATAIN
en => inst[4].OE
en => inst[3].OE
en => inst[2].OE
en => inst[1].OE
en => inst[0].OE
en => inst2[4].OE
en => inst2[3].OE
en => inst2[2].OE
en => inst2[1].OE
en => inst2[0].OE
en => inst3[4].OE
en => inst3[3].OE
en => inst3[2].OE
en => inst3[1].OE
en => inst3[0].OE
en => inst4[4].OE
en => inst4[3].OE
en => inst4[2].OE
en => inst4[1].OE
en => inst4[0].OE
out1[0] <= inst2[0].DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= inst2[1].DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= inst2[2].DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= inst2[3].DB_MAX_OUTPUT_PORT_TYPE
out1[4] <= inst2[4].DB_MAX_OUTPUT_PORT_TYPE
in1[0] => inst2[0].DATAIN
in1[1] => inst2[1].DATAIN
in1[2] => inst2[2].DATAIN
in1[3] => inst2[3].DATAIN
in1[4] => inst2[4].DATAIN
out2[0] <= inst3[0].DB_MAX_OUTPUT_PORT_TYPE
out2[1] <= inst3[1].DB_MAX_OUTPUT_PORT_TYPE
out2[2] <= inst3[2].DB_MAX_OUTPUT_PORT_TYPE
out2[3] <= inst3[3].DB_MAX_OUTPUT_PORT_TYPE
out2[4] <= inst3[4].DB_MAX_OUTPUT_PORT_TYPE
in2[0] => inst3[0].DATAIN
in2[1] => inst3[1].DATAIN
in2[2] => inst3[2].DATAIN
in2[3] => inst3[3].DATAIN
in2[4] => inst3[4].DATAIN
out3[0] <= inst4[0].DB_MAX_OUTPUT_PORT_TYPE
out3[1] <= inst4[1].DB_MAX_OUTPUT_PORT_TYPE
out3[2] <= inst4[2].DB_MAX_OUTPUT_PORT_TYPE
out3[3] <= inst4[3].DB_MAX_OUTPUT_PORT_TYPE
out3[4] <= inst4[4].DB_MAX_OUTPUT_PORT_TYPE
in3[0] => inst4[0].DATAIN
in3[1] => inst4[1].DATAIN
in3[2] => inst4[2].DATAIN
in3[3] => inst4[3].DATAIN
in3[4] => inst4[4].DATAIN


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|tri4RAMs:inst147
out0[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out0[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out0[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out0[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out0[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in0[0] => inst[0].DATAIN
in0[1] => inst[1].DATAIN
in0[2] => inst[2].DATAIN
in0[3] => inst[3].DATAIN
in0[4] => inst[4].DATAIN
en => inst[4].OE
en => inst[3].OE
en => inst[2].OE
en => inst[1].OE
en => inst[0].OE
en => inst2[4].OE
en => inst2[3].OE
en => inst2[2].OE
en => inst2[1].OE
en => inst2[0].OE
en => inst3[4].OE
en => inst3[3].OE
en => inst3[2].OE
en => inst3[1].OE
en => inst3[0].OE
en => inst4[4].OE
en => inst4[3].OE
en => inst4[2].OE
en => inst4[1].OE
en => inst4[0].OE
out1[0] <= inst2[0].DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= inst2[1].DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= inst2[2].DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= inst2[3].DB_MAX_OUTPUT_PORT_TYPE
out1[4] <= inst2[4].DB_MAX_OUTPUT_PORT_TYPE
in1[0] => inst2[0].DATAIN
in1[1] => inst2[1].DATAIN
in1[2] => inst2[2].DATAIN
in1[3] => inst2[3].DATAIN
in1[4] => inst2[4].DATAIN
out2[0] <= inst3[0].DB_MAX_OUTPUT_PORT_TYPE
out2[1] <= inst3[1].DB_MAX_OUTPUT_PORT_TYPE
out2[2] <= inst3[2].DB_MAX_OUTPUT_PORT_TYPE
out2[3] <= inst3[3].DB_MAX_OUTPUT_PORT_TYPE
out2[4] <= inst3[4].DB_MAX_OUTPUT_PORT_TYPE
in2[0] => inst3[0].DATAIN
in2[1] => inst3[1].DATAIN
in2[2] => inst3[2].DATAIN
in2[3] => inst3[3].DATAIN
in2[4] => inst3[4].DATAIN
out3[0] <= inst4[0].DB_MAX_OUTPUT_PORT_TYPE
out3[1] <= inst4[1].DB_MAX_OUTPUT_PORT_TYPE
out3[2] <= inst4[2].DB_MAX_OUTPUT_PORT_TYPE
out3[3] <= inst4[3].DB_MAX_OUTPUT_PORT_TYPE
out3[4] <= inst4[4].DB_MAX_OUTPUT_PORT_TYPE
in3[0] => inst4[0].DATAIN
in3[1] => inst4[1].DATAIN
in3[2] => inst4[2].DATAIN
in3[3] => inst4[3].DATAIN
in3[4] => inst4[4].DATAIN


|CircuitoFinal|circuitoRegsULA:inst1|memoriaRAM:inst|tri4RAMs:inst148
out0[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out0[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out0[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out0[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out0[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in0[0] => inst[0].DATAIN
in0[1] => inst[1].DATAIN
in0[2] => inst[2].DATAIN
in0[3] => inst[3].DATAIN
in0[4] => inst[4].DATAIN
en => inst[4].OE
en => inst[3].OE
en => inst[2].OE
en => inst[1].OE
en => inst[0].OE
en => inst2[4].OE
en => inst2[3].OE
en => inst2[2].OE
en => inst2[1].OE
en => inst2[0].OE
en => inst3[4].OE
en => inst3[3].OE
en => inst3[2].OE
en => inst3[1].OE
en => inst3[0].OE
en => inst4[4].OE
en => inst4[3].OE
en => inst4[2].OE
en => inst4[1].OE
en => inst4[0].OE
out1[0] <= inst2[0].DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= inst2[1].DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= inst2[2].DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= inst2[3].DB_MAX_OUTPUT_PORT_TYPE
out1[4] <= inst2[4].DB_MAX_OUTPUT_PORT_TYPE
in1[0] => inst2[0].DATAIN
in1[1] => inst2[1].DATAIN
in1[2] => inst2[2].DATAIN
in1[3] => inst2[3].DATAIN
in1[4] => inst2[4].DATAIN
out2[0] <= inst3[0].DB_MAX_OUTPUT_PORT_TYPE
out2[1] <= inst3[1].DB_MAX_OUTPUT_PORT_TYPE
out2[2] <= inst3[2].DB_MAX_OUTPUT_PORT_TYPE
out2[3] <= inst3[3].DB_MAX_OUTPUT_PORT_TYPE
out2[4] <= inst3[4].DB_MAX_OUTPUT_PORT_TYPE
in2[0] => inst3[0].DATAIN
in2[1] => inst3[1].DATAIN
in2[2] => inst3[2].DATAIN
in2[3] => inst3[3].DATAIN
in2[4] => inst3[4].DATAIN
out3[0] <= inst4[0].DB_MAX_OUTPUT_PORT_TYPE
out3[1] <= inst4[1].DB_MAX_OUTPUT_PORT_TYPE
out3[2] <= inst4[2].DB_MAX_OUTPUT_PORT_TYPE
out3[3] <= inst4[3].DB_MAX_OUTPUT_PORT_TYPE
out3[4] <= inst4[4].DB_MAX_OUTPUT_PORT_TYPE
in3[0] => inst4[0].DATAIN
in3[1] => inst4[1].DATAIN
in3[2] => inst4[2].DATAIN
in3[3] => inst4[3].DATAIN
in3[4] => inst4[4].DATAIN


|CircuitoFinal|circuitoRegsULA:inst1|reg4bitsNovo:inst3
output[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
clk => inst7.CLK
clk => inst.CLK
clk => inst1.CLK
clk => inst2.CLK
clk => inst3.CLK
enable => enable-clear:inst6.ENABLE
clear => enable-clear:inst6.CLEAR
input[0] => enable-clear:inst6.input[0]
input[1] => enable-clear:inst6.input[1]
input[2] => enable-clear:inst6.input[2]
input[3] => enable-clear:inst6.input[3]
input[4] => enable-clear:inst6.input[4]


|CircuitoFinal|circuitoRegsULA:inst1|reg4bitsNovo:inst3|enable-clear:inst6
D[0] <= inst5[0].DB_MAX_OUTPUT_PORT_TYPE
D[1] <= inst5[1].DB_MAX_OUTPUT_PORT_TYPE
D[2] <= inst5[2].DB_MAX_OUTPUT_PORT_TYPE
D[3] <= inst5[3].DB_MAX_OUTPUT_PORT_TYPE
D[4] <= inst5[4].DB_MAX_OUTPUT_PORT_TYPE
ENABLE => inst2[4].IN0
ENABLE => inst2[3].IN0
ENABLE => inst2[2].IN0
ENABLE => inst2[1].IN0
ENABLE => inst2[0].IN0
ENABLE => inst3.IN0
CLEAR => inst4.IN0
input[0] => inst2[0].IN2
input[1] => inst2[1].IN2
input[2] => inst2[2].IN2
input[3] => inst2[3].IN2
input[4] => inst2[4].IN2
Q[0] => inst[0].IN1
Q[1] => inst[1].IN1
Q[2] => inst[2].IN1
Q[3] => inst[3].IN1
Q[4] => inst[4].IN1


|CircuitoFinal|circuitoRegsULA:inst1|tri4RAMs:inst32
out0[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
out0[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
out0[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
out0[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
out0[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
in0[0] => inst[0].DATAIN
in0[1] => inst[1].DATAIN
in0[2] => inst[2].DATAIN
in0[3] => inst[3].DATAIN
in0[4] => inst[4].DATAIN
en => inst[4].OE
en => inst[3].OE
en => inst[2].OE
en => inst[1].OE
en => inst[0].OE
en => inst2[4].OE
en => inst2[3].OE
en => inst2[2].OE
en => inst2[1].OE
en => inst2[0].OE
en => inst3[4].OE
en => inst3[3].OE
en => inst3[2].OE
en => inst3[1].OE
en => inst3[0].OE
en => inst4[4].OE
en => inst4[3].OE
en => inst4[2].OE
en => inst4[1].OE
en => inst4[0].OE
out1[0] <= inst2[0].DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= inst2[1].DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= inst2[2].DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= inst2[3].DB_MAX_OUTPUT_PORT_TYPE
out1[4] <= inst2[4].DB_MAX_OUTPUT_PORT_TYPE
in1[0] => inst2[0].DATAIN
in1[1] => inst2[1].DATAIN
in1[2] => inst2[2].DATAIN
in1[3] => inst2[3].DATAIN
in1[4] => inst2[4].DATAIN
out2[0] <= inst3[0].DB_MAX_OUTPUT_PORT_TYPE
out2[1] <= inst3[1].DB_MAX_OUTPUT_PORT_TYPE
out2[2] <= inst3[2].DB_MAX_OUTPUT_PORT_TYPE
out2[3] <= inst3[3].DB_MAX_OUTPUT_PORT_TYPE
out2[4] <= inst3[4].DB_MAX_OUTPUT_PORT_TYPE
in2[0] => inst3[0].DATAIN
in2[1] => inst3[1].DATAIN
in2[2] => inst3[2].DATAIN
in2[3] => inst3[3].DATAIN
in2[4] => inst3[4].DATAIN
out3[0] <= inst4[0].DB_MAX_OUTPUT_PORT_TYPE
out3[1] <= inst4[1].DB_MAX_OUTPUT_PORT_TYPE
out3[2] <= inst4[2].DB_MAX_OUTPUT_PORT_TYPE
out3[3] <= inst4[3].DB_MAX_OUTPUT_PORT_TYPE
out3[4] <= inst4[4].DB_MAX_OUTPUT_PORT_TYPE
in3[0] => inst4[0].DATAIN
in3[1] => inst4[1].DATAIN
in3[2] => inst4[2].DATAIN
in3[3] => inst4[3].DATAIN
in3[4] => inst4[4].DATAIN


|CircuitoFinal|decoderFinal:inst6
enA <= inst10.DB_MAX_OUTPUT_PORT_TYPE
instr[0] => inst65.IN0
instr[0] => inst15.IN3
instr[0] => inst51.IN3
instr[0] => inst5[0].DATAIN
instr[0] => inst1.IN3
instr[0] => inst18.IN3
instr[0] => inst20.IN3
instr[0] => inst22.IN3
instr[0] => inst44.IN3
instr[1] => inst64.IN0
instr[1] => inst12.IN2
instr[1] => inst71.IN3
instr[1] => inst72.IN2
instr[1] => inst51.IN2
instr[1] => inst5[1].DATAIN
instr[1] => inst1.IN4
instr[1] => inst8.IN4
instr[1] => inst19.IN4
instr[1] => inst20.IN4
instr[1] => inst22.IN4
instr[1] => inst67.IN4
instr[2] => inst63.IN0
instr[2] => inst13.IN2
instr[2] => inst34.IN2
instr[2] => inst52.IN2
instr[2] => inst5[2].DATAIN
instr[2] => inst8.IN0
instr[2] => inst11.IN0
instr[2] => inst18.IN0
instr[2] => inst19.IN0
instr[2] => inst20.IN0
instr[2] => inst22.IN0
instr[2] => inst44.IN0
instr[3] => inst62.IN0
instr[3] => inst12.IN1
instr[3] => inst13.IN1
instr[3] => inst71.IN1
instr[3] => inst34.IN1
instr[3] => inst72.IN1
instr[3] => inst5[3].DATAIN
instr[3] => inst9.IN1
instr[3] => inst22.IN1
instr[3] => inst45.IN1
instr[4] => inst61.IN0
instr[4] => inst14.IN0
instr[4] => inst15.IN0
instr[4] => inst73.IN0
instr[4] => inst52.IN0
instr[4] => inst51.IN0
instr[4] => inst5[4].DATAIN
instr[4] => inst1.IN2
instr[4] => inst9.IN2
instr[4] => inst8.IN2
instr[4] => inst11.IN2
instr[4] => inst18.IN2
instr[4] => inst19.IN2
instr[4] => inst20.IN2
instr[4] => inst67.IN2
instr[4] => inst45.IN2
instr[4] => inst44.IN2
instr[5] => inst27.IN2
instr[5] => inst29.IN1
instr[5] => inst24.IN1
instr[5] => inst.IN2
instr[5] => inst3.IN2
instr[5] => inst60.IN0
instr[5] => inst66.IN2
instr[5] => inst50.IN1
instr[6] => inst27.IN1
instr[6] => inst59.IN0
instr[6] => inst28.IN1
instr[6] => inst25.IN1
instr[6] => inst3.IN1
instr[6] => inst77.IN1
instr[6] => inst66.IN1
instr[6] => inst50.IN0
instr[6] => inst49.IN1
instr[7] => inst27.IN0
instr[7] => inst29.IN0
instr[7] => inst58.IN0
instr[7] => inst.IN0
instr[7] => inst3.IN0
instr[7] => inst77.IN0
instr[7] => inst48.IN0
instr[7] => inst56.IN0
instr[7] => inst50.IN2
enB <= inst38.DB_MAX_OUTPUT_PORT_TYPE
movAc <= inst36.DB_MAX_OUTPUT_PORT_TYPE
enAc <= inst23.DB_MAX_OUTPUT_PORT_TYPE
ldab <= inst37.DB_MAX_OUTPUT_PORT_TYPE
stac <= inst42.DB_MAX_OUTPUT_PORT_TYPE
R/W <= inst21.DB_MAX_OUTPUT_PORT_TYPE
clear <= inst43.DB_MAX_OUTPUT_PORT_TYPE
ldam <= inst26.DB_MAX_OUTPUT_PORT_TYPE
enF <= inst35.DB_MAX_OUTPUT_PORT_TYPE
LOAD_CP <= inst68.DB_MAX_OUTPUT_PORT_TYPE
Z => inst3.IN3
Z => inst78.IN0
load_ULA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
DATA_BAR[0] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
DATA_BAR[1] <= inst57.DB_MAX_OUTPUT_PORT_TYPE
DATA_BAR[2] <= inst55.DB_MAX_OUTPUT_PORT_TYPE
End_CP[0] <= End_CP.DB_MAX_OUTPUT_PORT_TYPE
End_CP[1] <= End_CP.DB_MAX_OUTPUT_PORT_TYPE
End_CP[2] <= End_CP.DB_MAX_OUTPUT_PORT_TYPE
End_CP[3] <= End_CP.DB_MAX_OUTPUT_PORT_TYPE
End_CP[4] <= End_CP.DB_MAX_OUTPUT_PORT_TYPE
result[0] => inst6[0].DATAIN
result[0] => inst7[0].DATAIN
result[1] => inst6[1].DATAIN
result[1] => inst7[1].DATAIN
result[2] => inst6[2].DATAIN
result[2] => inst7[2].DATAIN
result[3] => inst6[3].DATAIN
result[3] => inst7[3].DATAIN
result[4] => inst6[4].DATAIN
result[4] => inst7[4].DATAIN
end_cont[0] => inst70[0].DATAIN
end_cont[1] => inst70[1].DATAIN
end_cont[2] => inst70[2].DATAIN
end_cont[3] => inst70[3].DATAIN
end_cont[4] => inst70[4].DATAIN
end_ext[0] => ~NO_FANOUT~
end_ext[1] => ~NO_FANOUT~
end_ext[2] => ~NO_FANOUT~
end_ext[3] => ~NO_FANOUT~
end_ext[4] => ~NO_FANOUT~


|CircuitoFinal|ContadorCascata:inst
Q[0] <= Contador:inst.Q[0]
Q[1] <= Contador:inst.Q[1]
Q[2] <= Contador:inst.Q[2]
Q[3] <= Contador:inst.Q[3]
Q[4] <= Contador:inst5.Q[0]
clk => Contador:inst.clk
clk => Contador:inst5.clk
RESET => Contador:inst.RESET
RESET => Contador:inst5.RESET
Load_CP => Contador:inst.Load_CP
Load_CP => inst4.IN0
Load_CP => inst7.IN0
Load_CP => inst3.IN0
E3 => Contador:inst.E[3]
E2 => Contador:inst.E[2]
E1 => Contador:inst.E[1]
E0 => Contador:inst.E[0]
E4 => inst3.IN1


|CircuitoFinal|ContadorCascata:inst|Contador:inst
Q[0] <= D0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= D1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= D2.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= D3.DB_MAX_OUTPUT_PORT_TYPE
RESET => moduloReset:inst17.Reset
RESET => moduloReset:inst16.Reset
RESET => moduloReset:inst15.Reset
RESET => moduloReset:inst10.Reset
Load_CP => moduloCarregador:inst14.LOAD
Load_CP => moduloCarregador:inst13.LOAD
Load_CP => moduloCarregador:inst12.LOAD
Load_CP => moduloCarregador:inst11.LOAD
E[0] => moduloCarregador:inst14.B
E[1] => moduloCarregador:inst13.B
E[2] => moduloCarregador:inst12.B
E[3] => moduloCarregador:inst11.B
clk => D0.CLK
clk => D1.CLK
clk => D2.CLK
clk => D3.CLK


|CircuitoFinal|ContadorCascata:inst|Contador:inst|moduloReset:inst17
S2 <= inst.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst1.IN0
S => inst.IN1


|CircuitoFinal|ContadorCascata:inst|Contador:inst|moduloCarregador:inst14
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst2.IN0
LOAD => inst.IN0
Q => inst1.IN1
B => inst.IN1


|CircuitoFinal|ContadorCascata:inst|Contador:inst|moduloReset:inst16
S2 <= inst.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst1.IN0
S => inst.IN1


|CircuitoFinal|ContadorCascata:inst|Contador:inst|moduloCarregador:inst13
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst2.IN0
LOAD => inst.IN0
Q => inst1.IN1
B => inst.IN1


|CircuitoFinal|ContadorCascata:inst|Contador:inst|moduloReset:inst15
S2 <= inst.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst1.IN0
S => inst.IN1


|CircuitoFinal|ContadorCascata:inst|Contador:inst|moduloCarregador:inst12
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst2.IN0
LOAD => inst.IN0
Q => inst1.IN1
B => inst.IN1


|CircuitoFinal|ContadorCascata:inst|Contador:inst|moduloReset:inst10
S2 <= inst.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst1.IN0
S => inst.IN1


|CircuitoFinal|ContadorCascata:inst|Contador:inst|moduloCarregador:inst11
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst2.IN0
LOAD => inst.IN0
Q => inst1.IN1
B => inst.IN1


|CircuitoFinal|ContadorCascata:inst|Contador:inst5
Q[0] <= D0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= D1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= D2.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= D3.DB_MAX_OUTPUT_PORT_TYPE
RESET => moduloReset:inst17.Reset
RESET => moduloReset:inst16.Reset
RESET => moduloReset:inst15.Reset
RESET => moduloReset:inst10.Reset
Load_CP => moduloCarregador:inst14.LOAD
Load_CP => moduloCarregador:inst13.LOAD
Load_CP => moduloCarregador:inst12.LOAD
Load_CP => moduloCarregador:inst11.LOAD
E[0] => moduloCarregador:inst14.B
E[1] => moduloCarregador:inst13.B
E[2] => moduloCarregador:inst12.B
E[3] => moduloCarregador:inst11.B
clk => D0.CLK
clk => D1.CLK
clk => D2.CLK
clk => D3.CLK


|CircuitoFinal|ContadorCascata:inst|Contador:inst5|moduloReset:inst17
S2 <= inst.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst1.IN0
S => inst.IN1


|CircuitoFinal|ContadorCascata:inst|Contador:inst5|moduloCarregador:inst14
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst2.IN0
LOAD => inst.IN0
Q => inst1.IN1
B => inst.IN1


|CircuitoFinal|ContadorCascata:inst|Contador:inst5|moduloReset:inst16
S2 <= inst.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst1.IN0
S => inst.IN1


|CircuitoFinal|ContadorCascata:inst|Contador:inst5|moduloCarregador:inst13
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst2.IN0
LOAD => inst.IN0
Q => inst1.IN1
B => inst.IN1


|CircuitoFinal|ContadorCascata:inst|Contador:inst5|moduloReset:inst15
S2 <= inst.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst1.IN0
S => inst.IN1


|CircuitoFinal|ContadorCascata:inst|Contador:inst5|moduloCarregador:inst12
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst2.IN0
LOAD => inst.IN0
Q => inst1.IN1
B => inst.IN1


|CircuitoFinal|ContadorCascata:inst|Contador:inst5|moduloReset:inst10
S2 <= inst.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst1.IN0
S => inst.IN1


|CircuitoFinal|ContadorCascata:inst|Contador:inst5|moduloCarregador:inst11
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst2.IN0
LOAD => inst.IN0
Q => inst1.IN1
B => inst.IN1


|CircuitoFinal|bancoROM:inst7
instr[0] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[1] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[2] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[3] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[4] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[5] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[6] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[7] <= instr.DB_MAX_OUTPUT_PORT_TYPE
cont[0] => memoriaROM:inst2.addr_r[0]
cont[0] => memoriaROM:inst1.addr_r[0]
cont[0] => memoriaROM:inst3.addr_r[0]
cont[1] => memoriaROM:inst2.addr_r[1]
cont[1] => memoriaROM:inst1.addr_r[1]
cont[1] => memoriaROM:inst3.addr_r[1]
cont[2] => memoriaROM:inst2.addr_r[2]
cont[2] => memoriaROM:inst1.addr_r[2]
cont[2] => memoriaROM:inst3.addr_r[2]
cont[3] => memoriaROM:inst2.addr_r[3]
cont[3] => memoriaROM:inst1.addr_r[3]
cont[3] => memoriaROM:inst3.addr_r[3]
cont[4] => memoriaROM:inst2.addr_r[4]
cont[4] => memoriaROM:inst1.addr_r[4]
cont[4] => memoriaROM:inst3.addr_r[4]
sel[0] => decodificador2:inst.end[0]
sel[1] => decodificador2:inst.end[1]
sel[2] => decodificador2:inst.end[2]


|CircuitoFinal|bancoROM:inst7|memoriaROM:inst2
inst_r[0] <= inst_r.DB_MAX_OUTPUT_PORT_TYPE
inst_r[1] <= inst_r.DB_MAX_OUTPUT_PORT_TYPE
inst_r[2] <= inst_r.DB_MAX_OUTPUT_PORT_TYPE
inst_r[3] <= inst_r.DB_MAX_OUTPUT_PORT_TYPE
inst_r[4] <= inst_r.DB_MAX_OUTPUT_PORT_TYPE
inst_r[5] <= inst_r.DB_MAX_OUTPUT_PORT_TYPE
inst_r[6] <= inst_r.DB_MAX_OUTPUT_PORT_TYPE
inst_r[7] <= inst_r.DB_MAX_OUTPUT_PORT_TYPE
addr_r[0] => decoderROM:inst257.b[0]
addr_r[1] => decoderROM:inst257.b[1]
addr_r[2] => decoderROM:inst257.b[2]
addr_r[3] => decoderROM:inst257.b[3]
addr_r[4] => decoderROM:inst257.b[4]


|CircuitoFinal|bancoROM:inst7|memoriaROM:inst2|decoderROM:inst257
o[0] <= inst38.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= inst37.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= inst36.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= inst34.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= inst32.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= inst31.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= inst30.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= inst27.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= inst26.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
o[16] <= inst22.DB_MAX_OUTPUT_PORT_TYPE
o[17] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
o[18] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
o[19] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
o[20] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
o[21] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
o[22] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
o[23] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
o[24] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
o[25] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
o[26] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
o[27] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
o[28] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
o[29] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
o[30] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
o[31] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
b[0] => inst12.IN0
b[0] => inst4.IN3
b[0] => inst6.IN3
b[0] => inst8.IN3
b[0] => inst14.IN3
b[0] => inst16.IN3
b[0] => inst18.IN3
b[0] => inst20.IN3
b[0] => inst22.IN3
b[0] => inst24.IN3
b[0] => inst26.IN3
b[0] => inst28.IN3
b[0] => inst30.IN3
b[0] => inst32.IN3
b[0] => inst34.IN3
b[0] => inst36.IN3
b[0] => inst38.IN3
b[1] => inst11.IN0
b[1] => inst5.IN4
b[1] => inst6.IN4
b[1] => inst13.IN4
b[1] => inst14.IN4
b[1] => inst17.IN4
b[1] => inst18.IN4
b[1] => inst21.IN4
b[1] => inst22.IN4
b[1] => inst25.IN4
b[1] => inst26.IN4
b[1] => inst29.IN4
b[1] => inst30.IN4
b[1] => inst33.IN4
b[1] => inst34.IN4
b[1] => inst37.IN4
b[1] => inst38.IN4
b[2] => inst10.IN0
b[2] => inst7.IN0
b[2] => inst8.IN0
b[2] => inst13.IN0
b[2] => inst14.IN0
b[2] => inst19.IN0
b[2] => inst20.IN0
b[2] => inst21.IN0
b[2] => inst22.IN0
b[2] => inst27.IN0
b[2] => inst28.IN0
b[2] => inst29.IN0
b[2] => inst30.IN0
b[2] => inst35.IN0
b[2] => inst36.IN0
b[2] => inst37.IN0
b[2] => inst38.IN0
b[3] => inst9.IN0
b[3] => inst15.IN1
b[3] => inst16.IN1
b[3] => inst17.IN1
b[3] => inst18.IN1
b[3] => inst19.IN1
b[3] => inst20.IN1
b[3] => inst21.IN1
b[3] => inst22.IN1
b[3] => inst31.IN1
b[3] => inst32.IN1
b[3] => inst33.IN1
b[3] => inst34.IN1
b[3] => inst35.IN1
b[3] => inst36.IN1
b[3] => inst37.IN1
b[3] => inst38.IN1
b[4] => inst.IN0
b[4] => inst23.IN2
b[4] => inst24.IN2
b[4] => inst25.IN2
b[4] => inst26.IN2
b[4] => inst27.IN2
b[4] => inst28.IN2
b[4] => inst29.IN2
b[4] => inst30.IN2
b[4] => inst31.IN2
b[4] => inst32.IN2
b[4] => inst33.IN2
b[4] => inst34.IN2
b[4] => inst35.IN2
b[4] => inst36.IN2
b[4] => inst37.IN2
b[4] => inst38.IN2


|CircuitoFinal|bancoROM:inst7|decodificador2:inst
O0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
end[0] => inst12.IN0
end[0] => inst2.IN2
end[1] => inst11.IN0
end[1] => inst4.IN1
end[2] => inst10.IN0
O1 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
O2 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CircuitoFinal|bancoROM:inst7|memoriaROM:inst1
inst_r[0] <= inst_r.DB_MAX_OUTPUT_PORT_TYPE
inst_r[1] <= inst_r.DB_MAX_OUTPUT_PORT_TYPE
inst_r[2] <= inst_r.DB_MAX_OUTPUT_PORT_TYPE
inst_r[3] <= inst_r.DB_MAX_OUTPUT_PORT_TYPE
inst_r[4] <= inst_r.DB_MAX_OUTPUT_PORT_TYPE
inst_r[5] <= inst_r.DB_MAX_OUTPUT_PORT_TYPE
inst_r[6] <= inst_r.DB_MAX_OUTPUT_PORT_TYPE
inst_r[7] <= inst_r.DB_MAX_OUTPUT_PORT_TYPE
addr_r[0] => decoderROM:inst257.b[0]
addr_r[1] => decoderROM:inst257.b[1]
addr_r[2] => decoderROM:inst257.b[2]
addr_r[3] => decoderROM:inst257.b[3]
addr_r[4] => decoderROM:inst257.b[4]


|CircuitoFinal|bancoROM:inst7|memoriaROM:inst1|decoderROM:inst257
o[0] <= inst38.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= inst37.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= inst36.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= inst34.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= inst32.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= inst31.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= inst30.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= inst27.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= inst26.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
o[16] <= inst22.DB_MAX_OUTPUT_PORT_TYPE
o[17] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
o[18] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
o[19] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
o[20] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
o[21] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
o[22] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
o[23] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
o[24] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
o[25] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
o[26] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
o[27] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
o[28] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
o[29] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
o[30] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
o[31] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
b[0] => inst12.IN0
b[0] => inst4.IN3
b[0] => inst6.IN3
b[0] => inst8.IN3
b[0] => inst14.IN3
b[0] => inst16.IN3
b[0] => inst18.IN3
b[0] => inst20.IN3
b[0] => inst22.IN3
b[0] => inst24.IN3
b[0] => inst26.IN3
b[0] => inst28.IN3
b[0] => inst30.IN3
b[0] => inst32.IN3
b[0] => inst34.IN3
b[0] => inst36.IN3
b[0] => inst38.IN3
b[1] => inst11.IN0
b[1] => inst5.IN4
b[1] => inst6.IN4
b[1] => inst13.IN4
b[1] => inst14.IN4
b[1] => inst17.IN4
b[1] => inst18.IN4
b[1] => inst21.IN4
b[1] => inst22.IN4
b[1] => inst25.IN4
b[1] => inst26.IN4
b[1] => inst29.IN4
b[1] => inst30.IN4
b[1] => inst33.IN4
b[1] => inst34.IN4
b[1] => inst37.IN4
b[1] => inst38.IN4
b[2] => inst10.IN0
b[2] => inst7.IN0
b[2] => inst8.IN0
b[2] => inst13.IN0
b[2] => inst14.IN0
b[2] => inst19.IN0
b[2] => inst20.IN0
b[2] => inst21.IN0
b[2] => inst22.IN0
b[2] => inst27.IN0
b[2] => inst28.IN0
b[2] => inst29.IN0
b[2] => inst30.IN0
b[2] => inst35.IN0
b[2] => inst36.IN0
b[2] => inst37.IN0
b[2] => inst38.IN0
b[3] => inst9.IN0
b[3] => inst15.IN1
b[3] => inst16.IN1
b[3] => inst17.IN1
b[3] => inst18.IN1
b[3] => inst19.IN1
b[3] => inst20.IN1
b[3] => inst21.IN1
b[3] => inst22.IN1
b[3] => inst31.IN1
b[3] => inst32.IN1
b[3] => inst33.IN1
b[3] => inst34.IN1
b[3] => inst35.IN1
b[3] => inst36.IN1
b[3] => inst37.IN1
b[3] => inst38.IN1
b[4] => inst.IN0
b[4] => inst23.IN2
b[4] => inst24.IN2
b[4] => inst25.IN2
b[4] => inst26.IN2
b[4] => inst27.IN2
b[4] => inst28.IN2
b[4] => inst29.IN2
b[4] => inst30.IN2
b[4] => inst31.IN2
b[4] => inst32.IN2
b[4] => inst33.IN2
b[4] => inst34.IN2
b[4] => inst35.IN2
b[4] => inst36.IN2
b[4] => inst37.IN2
b[4] => inst38.IN2


|CircuitoFinal|bancoROM:inst7|memoriaROM:inst3
inst_r[0] <= inst_r.DB_MAX_OUTPUT_PORT_TYPE
inst_r[1] <= inst_r.DB_MAX_OUTPUT_PORT_TYPE
inst_r[2] <= inst_r.DB_MAX_OUTPUT_PORT_TYPE
inst_r[3] <= inst_r.DB_MAX_OUTPUT_PORT_TYPE
inst_r[4] <= inst_r.DB_MAX_OUTPUT_PORT_TYPE
inst_r[5] <= inst_r.DB_MAX_OUTPUT_PORT_TYPE
inst_r[6] <= inst_r.DB_MAX_OUTPUT_PORT_TYPE
inst_r[7] <= inst_r.DB_MAX_OUTPUT_PORT_TYPE
addr_r[0] => decoderROM:inst257.b[0]
addr_r[1] => decoderROM:inst257.b[1]
addr_r[2] => decoderROM:inst257.b[2]
addr_r[3] => decoderROM:inst257.b[3]
addr_r[4] => decoderROM:inst257.b[4]


|CircuitoFinal|bancoROM:inst7|memoriaROM:inst3|decoderROM:inst257
o[0] <= inst38.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= inst37.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= inst36.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= inst34.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= inst32.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= inst31.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= inst30.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= inst27.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= inst26.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
o[16] <= inst22.DB_MAX_OUTPUT_PORT_TYPE
o[17] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
o[18] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
o[19] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
o[20] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
o[21] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
o[22] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
o[23] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
o[24] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
o[25] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
o[26] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
o[27] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
o[28] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
o[29] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
o[30] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
o[31] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
b[0] => inst12.IN0
b[0] => inst4.IN3
b[0] => inst6.IN3
b[0] => inst8.IN3
b[0] => inst14.IN3
b[0] => inst16.IN3
b[0] => inst18.IN3
b[0] => inst20.IN3
b[0] => inst22.IN3
b[0] => inst24.IN3
b[0] => inst26.IN3
b[0] => inst28.IN3
b[0] => inst30.IN3
b[0] => inst32.IN3
b[0] => inst34.IN3
b[0] => inst36.IN3
b[0] => inst38.IN3
b[1] => inst11.IN0
b[1] => inst5.IN4
b[1] => inst6.IN4
b[1] => inst13.IN4
b[1] => inst14.IN4
b[1] => inst17.IN4
b[1] => inst18.IN4
b[1] => inst21.IN4
b[1] => inst22.IN4
b[1] => inst25.IN4
b[1] => inst26.IN4
b[1] => inst29.IN4
b[1] => inst30.IN4
b[1] => inst33.IN4
b[1] => inst34.IN4
b[1] => inst37.IN4
b[1] => inst38.IN4
b[2] => inst10.IN0
b[2] => inst7.IN0
b[2] => inst8.IN0
b[2] => inst13.IN0
b[2] => inst14.IN0
b[2] => inst19.IN0
b[2] => inst20.IN0
b[2] => inst21.IN0
b[2] => inst22.IN0
b[2] => inst27.IN0
b[2] => inst28.IN0
b[2] => inst29.IN0
b[2] => inst30.IN0
b[2] => inst35.IN0
b[2] => inst36.IN0
b[2] => inst37.IN0
b[2] => inst38.IN0
b[3] => inst9.IN0
b[3] => inst15.IN1
b[3] => inst16.IN1
b[3] => inst17.IN1
b[3] => inst18.IN1
b[3] => inst19.IN1
b[3] => inst20.IN1
b[3] => inst21.IN1
b[3] => inst22.IN1
b[3] => inst31.IN1
b[3] => inst32.IN1
b[3] => inst33.IN1
b[3] => inst34.IN1
b[3] => inst35.IN1
b[3] => inst36.IN1
b[3] => inst37.IN1
b[3] => inst38.IN1
b[4] => inst.IN0
b[4] => inst23.IN2
b[4] => inst24.IN2
b[4] => inst25.IN2
b[4] => inst26.IN2
b[4] => inst27.IN2
b[4] => inst28.IN2
b[4] => inst29.IN2
b[4] => inst30.IN2
b[4] => inst31.IN2
b[4] => inst32.IN2
b[4] => inst33.IN2
b[4] => inst34.IN2
b[4] => inst35.IN2
b[4] => inst36.IN2
b[4] => inst37.IN2
b[4] => inst38.IN2


|CircuitoFinal|Hex:inst4
decOutput[7] <= hexInput[4].DB_MAX_OUTPUT_PORT_TYPE
decOutput[6] <= inst48.DB_MAX_OUTPUT_PORT_TYPE
decOutput[5] <= inst47.DB_MAX_OUTPUT_PORT_TYPE
decOutput[4] <= inst46.DB_MAX_OUTPUT_PORT_TYPE
decOutput[3] <= inst45.DB_MAX_OUTPUT_PORT_TYPE
decOutput[2] <= inst44.DB_MAX_OUTPUT_PORT_TYPE
decOutput[1] <= inst43.DB_MAX_OUTPUT_PORT_TYPE
decOutput[0] <= inst42.DB_MAX_OUTPUT_PORT_TYPE
hexInput[0] => inst36.IN3
hexInput[0] => inst4.IN0
hexInput[0] => inst40.IN3
hexInput[0] => inst30.IN2
hexInput[0] => inst32.IN2
hexInput[0] => inst33.IN3
hexInput[0] => inst26.IN2
hexInput[0] => inst29.IN1
hexInput[0] => inst21.IN2
hexInput[0] => inst22.IN3
hexInput[0] => inst13.IN3
hexInput[0] => inst14.IN2
hexInput[0] => inst5.IN3
hexInput[0] => inst7.IN3
hexInput[0] => inst8.IN3
hexInput[1] => inst36.IN2
hexInput[1] => inst.IN0
hexInput[1] => inst40.IN1
hexInput[1] => inst32.IN1
hexInput[1] => inst31.IN2
hexInput[1] => inst21.IN1
hexInput[1] => inst24.IN2
hexInput[1] => inst17.IN2
hexInput[1] => inst16.IN2
hexInput[1] => inst15.IN1
hexInput[1] => inst14.IN1
hexInput[1] => inst7.IN2
hexInput[2] => inst36.IN1
hexInput[2] => inst37.IN1
hexInput[2] => inst3.IN0
hexInput[2] => inst40.IN2
hexInput[2] => inst33.IN1
hexInput[2] => inst27.IN2
hexInput[2] => inst21.IN0
hexInput[2] => inst23.IN1
hexInput[2] => inst17.IN1
hexInput[2] => inst18.IN1
hexInput[2] => inst15.IN0
hexInput[2] => inst12.IN1
hexInput[2] => inst13.IN1
hexInput[2] => inst8.IN1
hexInput[2] => inst6.IN1
hexInput[3] => inst2.IN0
hexInput[3] => inst37.IN0
hexInput[3] => inst40.IN0
hexInput[3] => inst33.IN0
hexInput[3] => inst24.IN0
hexInput[3] => inst17.IN0
hexInput[3] => inst18.IN0
hexInput[3] => inst12.IN0
hexInput[3] => inst14.IN0
hexInput[3] => inst7.IN0
hexInput[3] => inst8.IN0
hexInput[4] => inst41.IN0
hexInput[4] => decOutput[7].DATAIN


|CircuitoFinal|Hex:inst3
decOutput[7] <= hexInput[4].DB_MAX_OUTPUT_PORT_TYPE
decOutput[6] <= inst48.DB_MAX_OUTPUT_PORT_TYPE
decOutput[5] <= inst47.DB_MAX_OUTPUT_PORT_TYPE
decOutput[4] <= inst46.DB_MAX_OUTPUT_PORT_TYPE
decOutput[3] <= inst45.DB_MAX_OUTPUT_PORT_TYPE
decOutput[2] <= inst44.DB_MAX_OUTPUT_PORT_TYPE
decOutput[1] <= inst43.DB_MAX_OUTPUT_PORT_TYPE
decOutput[0] <= inst42.DB_MAX_OUTPUT_PORT_TYPE
hexInput[0] => inst36.IN3
hexInput[0] => inst4.IN0
hexInput[0] => inst40.IN3
hexInput[0] => inst30.IN2
hexInput[0] => inst32.IN2
hexInput[0] => inst33.IN3
hexInput[0] => inst26.IN2
hexInput[0] => inst29.IN1
hexInput[0] => inst21.IN2
hexInput[0] => inst22.IN3
hexInput[0] => inst13.IN3
hexInput[0] => inst14.IN2
hexInput[0] => inst5.IN3
hexInput[0] => inst7.IN3
hexInput[0] => inst8.IN3
hexInput[1] => inst36.IN2
hexInput[1] => inst.IN0
hexInput[1] => inst40.IN1
hexInput[1] => inst32.IN1
hexInput[1] => inst31.IN2
hexInput[1] => inst21.IN1
hexInput[1] => inst24.IN2
hexInput[1] => inst17.IN2
hexInput[1] => inst16.IN2
hexInput[1] => inst15.IN1
hexInput[1] => inst14.IN1
hexInput[1] => inst7.IN2
hexInput[2] => inst36.IN1
hexInput[2] => inst37.IN1
hexInput[2] => inst3.IN0
hexInput[2] => inst40.IN2
hexInput[2] => inst33.IN1
hexInput[2] => inst27.IN2
hexInput[2] => inst21.IN0
hexInput[2] => inst23.IN1
hexInput[2] => inst17.IN1
hexInput[2] => inst18.IN1
hexInput[2] => inst15.IN0
hexInput[2] => inst12.IN1
hexInput[2] => inst13.IN1
hexInput[2] => inst8.IN1
hexInput[2] => inst6.IN1
hexInput[3] => inst2.IN0
hexInput[3] => inst37.IN0
hexInput[3] => inst40.IN0
hexInput[3] => inst33.IN0
hexInput[3] => inst24.IN0
hexInput[3] => inst17.IN0
hexInput[3] => inst18.IN0
hexInput[3] => inst12.IN0
hexInput[3] => inst14.IN0
hexInput[3] => inst7.IN0
hexInput[3] => inst8.IN0
hexInput[4] => inst41.IN0
hexInput[4] => decOutput[7].DATAIN


|CircuitoFinal|Hex:inst2
decOutput[7] <= hexInput[4].DB_MAX_OUTPUT_PORT_TYPE
decOutput[6] <= inst48.DB_MAX_OUTPUT_PORT_TYPE
decOutput[5] <= inst47.DB_MAX_OUTPUT_PORT_TYPE
decOutput[4] <= inst46.DB_MAX_OUTPUT_PORT_TYPE
decOutput[3] <= inst45.DB_MAX_OUTPUT_PORT_TYPE
decOutput[2] <= inst44.DB_MAX_OUTPUT_PORT_TYPE
decOutput[1] <= inst43.DB_MAX_OUTPUT_PORT_TYPE
decOutput[0] <= inst42.DB_MAX_OUTPUT_PORT_TYPE
hexInput[0] => inst36.IN3
hexInput[0] => inst4.IN0
hexInput[0] => inst40.IN3
hexInput[0] => inst30.IN2
hexInput[0] => inst32.IN2
hexInput[0] => inst33.IN3
hexInput[0] => inst26.IN2
hexInput[0] => inst29.IN1
hexInput[0] => inst21.IN2
hexInput[0] => inst22.IN3
hexInput[0] => inst13.IN3
hexInput[0] => inst14.IN2
hexInput[0] => inst5.IN3
hexInput[0] => inst7.IN3
hexInput[0] => inst8.IN3
hexInput[1] => inst36.IN2
hexInput[1] => inst.IN0
hexInput[1] => inst40.IN1
hexInput[1] => inst32.IN1
hexInput[1] => inst31.IN2
hexInput[1] => inst21.IN1
hexInput[1] => inst24.IN2
hexInput[1] => inst17.IN2
hexInput[1] => inst16.IN2
hexInput[1] => inst15.IN1
hexInput[1] => inst14.IN1
hexInput[1] => inst7.IN2
hexInput[2] => inst36.IN1
hexInput[2] => inst37.IN1
hexInput[2] => inst3.IN0
hexInput[2] => inst40.IN2
hexInput[2] => inst33.IN1
hexInput[2] => inst27.IN2
hexInput[2] => inst21.IN0
hexInput[2] => inst23.IN1
hexInput[2] => inst17.IN1
hexInput[2] => inst18.IN1
hexInput[2] => inst15.IN0
hexInput[2] => inst12.IN1
hexInput[2] => inst13.IN1
hexInput[2] => inst8.IN1
hexInput[2] => inst6.IN1
hexInput[3] => inst2.IN0
hexInput[3] => inst37.IN0
hexInput[3] => inst40.IN0
hexInput[3] => inst33.IN0
hexInput[3] => inst24.IN0
hexInput[3] => inst17.IN0
hexInput[3] => inst18.IN0
hexInput[3] => inst12.IN0
hexInput[3] => inst14.IN0
hexInput[3] => inst7.IN0
hexInput[3] => inst8.IN0
hexInput[4] => inst41.IN0
hexInput[4] => decOutput[7].DATAIN


