
*** Running vivado
    with args -log design_timer_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_timer_wrapper.tcl -notrace


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_timer_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Digilent/vivado-library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_timer_auto_pc_0' generated file not found '/home/ldap-users/shiyong/Downloads/FPGA/Timer/Timer.srcs/sources_1/bd/design_timer/ip/design_timer_auto_pc_0/stats.txt'. Please regenerate to continue.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1211.844 ; gain = 32.617 ; free physical = 2428 ; free virtual = 78019
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/ldap-users/shiyong/Downloads/FPGA/Timer/Timer.srcs/sources_1/bd/design_timer/ip/design_timer_axi_gpio_0_0/design_timer_axi_gpio_0_0.dcp' for cell 'design_timer_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ldap-users/shiyong/Downloads/FPGA/Timer/Timer.srcs/sources_1/bd/design_timer/ip/design_timer_axi_gpio_1_0/design_timer_axi_gpio_1_0.dcp' for cell 'design_timer_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/home/ldap-users/shiyong/Downloads/FPGA/Timer/Timer.srcs/sources_1/bd/design_timer/ip/design_timer_axi_gpio_2_0/design_timer_axi_gpio_2_0.dcp' for cell 'design_timer_i/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint '/home/ldap-users/shiyong/Downloads/FPGA/Timer/Timer.srcs/sources_1/bd/design_timer/ip/design_timer_axi_gpio_3_0/design_timer_axi_gpio_3_0.dcp' for cell 'design_timer_i/axi_gpio_3'
INFO: [Project 1-454] Reading design checkpoint '/home/ldap-users/shiyong/Downloads/FPGA/Timer/Timer.srcs/sources_1/bd/design_timer/ip/design_timer_axi_timer_0_0/design_timer_axi_timer_0_0.dcp' for cell 'design_timer_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ldap-users/shiyong/Downloads/FPGA/Timer/Timer.srcs/sources_1/bd/design_timer/ip/design_timer_processing_system7_0_0/design_timer_processing_system7_0_0.dcp' for cell 'design_timer_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ldap-users/shiyong/Downloads/FPGA/Timer/Timer.srcs/sources_1/bd/design_timer/ip/design_timer_rst_ps7_0_100M_1/design_timer_rst_ps7_0_100M_1.dcp' for cell 'design_timer_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/ldap-users/shiyong/Downloads/FPGA/Timer/Timer.srcs/sources_1/bd/design_timer/ip/design_timer_xbar_0/design_timer_xbar_0.dcp' for cell 'design_timer_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ldap-users/shiyong/Downloads/FPGA/Timer/Timer.srcs/sources_1/bd/design_timer/ip/design_timer_auto_pc_0/design_timer_auto_pc_0.dcp' for cell 'design_timer_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 74 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ldap-users/shiyong/Downloads/FPGA/Timer/Timer.srcs/sources_1/bd/design_timer/ip/design_timer_processing_system7_0_0/design_timer_processing_system7_0_0.xdc] for cell 'design_timer_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/ldap-users/shiyong/Downloads/FPGA/Timer/Timer.srcs/sources_1/bd/design_timer/ip/design_timer_processing_system7_0_0/design_timer_processing_system7_0_0.xdc] for cell 'design_timer_i/processing_system7_0/inst'
Parsing XDC File [/home/ldap-users/shiyong/Downloads/FPGA/Timer/Timer.srcs/sources_1/bd/design_timer/ip/design_timer_axi_gpio_0_0/design_timer_axi_gpio_0_0_board.xdc] for cell 'design_timer_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/ldap-users/shiyong/Downloads/FPGA/Timer/Timer.srcs/sources_1/bd/design_timer/ip/design_timer_axi_gpio_0_0/design_timer_axi_gpio_0_0_board.xdc] for cell 'design_timer_i/axi_gpio_0/U0'
Parsing XDC File [/home/ldap-users/shiyong/Downloads/FPGA/Timer/Timer.srcs/sources_1/bd/design_timer/ip/design_timer_axi_gpio_0_0/design_timer_axi_gpio_0_0.xdc] for cell 'design_timer_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/ldap-users/shiyong/Downloads/FPGA/Timer/Timer.srcs/sources_1/bd/design_timer/ip/design_timer_axi_gpio_0_0/design_timer_axi_gpio_0_0.xdc] for cell 'design_timer_i/axi_gpio_0/U0'
Parsing XDC File [/home/ldap-users/shiyong/Downloads/FPGA/Timer/Timer.srcs/sources_1/bd/design_timer/ip/design_timer_rst_ps7_0_100M_1/design_timer_rst_ps7_0_100M_1_board.xdc] for cell 'design_timer_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/ldap-users/shiyong/Downloads/FPGA/Timer/Timer.srcs/sources_1/bd/design_timer/ip/design_timer_rst_ps7_0_100M_1/design_timer_rst_ps7_0_100M_1_board.xdc] for cell 'design_timer_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/ldap-users/shiyong/Downloads/FPGA/Timer/Timer.srcs/sources_1/bd/design_timer/ip/design_timer_rst_ps7_0_100M_1/design_timer_rst_ps7_0_100M_1.xdc] for cell 'design_timer_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/ldap-users/shiyong/Downloads/FPGA/Timer/Timer.srcs/sources_1/bd/design_timer/ip/design_timer_rst_ps7_0_100M_1/design_timer_rst_ps7_0_100M_1.xdc] for cell 'design_timer_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/ldap-users/shiyong/Downloads/FPGA/Timer/Timer.srcs/sources_1/bd/design_timer/ip/design_timer_axi_timer_0_0/design_timer_axi_timer_0_0.xdc] for cell 'design_timer_i/axi_timer_0/U0'
Finished Parsing XDC File [/home/ldap-users/shiyong/Downloads/FPGA/Timer/Timer.srcs/sources_1/bd/design_timer/ip/design_timer_axi_timer_0_0/design_timer_axi_timer_0_0.xdc] for cell 'design_timer_i/axi_timer_0/U0'
Parsing XDC File [/home/ldap-users/shiyong/Downloads/FPGA/Timer/Timer.srcs/sources_1/bd/design_timer/ip/design_timer_axi_gpio_1_0/design_timer_axi_gpio_1_0_board.xdc] for cell 'design_timer_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/ldap-users/shiyong/Downloads/FPGA/Timer/Timer.srcs/sources_1/bd/design_timer/ip/design_timer_axi_gpio_1_0/design_timer_axi_gpio_1_0_board.xdc] for cell 'design_timer_i/axi_gpio_1/U0'
Parsing XDC File [/home/ldap-users/shiyong/Downloads/FPGA/Timer/Timer.srcs/sources_1/bd/design_timer/ip/design_timer_axi_gpio_1_0/design_timer_axi_gpio_1_0.xdc] for cell 'design_timer_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/ldap-users/shiyong/Downloads/FPGA/Timer/Timer.srcs/sources_1/bd/design_timer/ip/design_timer_axi_gpio_1_0/design_timer_axi_gpio_1_0.xdc] for cell 'design_timer_i/axi_gpio_1/U0'
Parsing XDC File [/home/ldap-users/shiyong/Downloads/FPGA/Timer/Timer.srcs/sources_1/bd/design_timer/ip/design_timer_axi_gpio_2_0/design_timer_axi_gpio_2_0_board.xdc] for cell 'design_timer_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/ldap-users/shiyong/Downloads/FPGA/Timer/Timer.srcs/sources_1/bd/design_timer/ip/design_timer_axi_gpio_2_0/design_timer_axi_gpio_2_0_board.xdc] for cell 'design_timer_i/axi_gpio_2/U0'
Parsing XDC File [/home/ldap-users/shiyong/Downloads/FPGA/Timer/Timer.srcs/sources_1/bd/design_timer/ip/design_timer_axi_gpio_2_0/design_timer_axi_gpio_2_0.xdc] for cell 'design_timer_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/ldap-users/shiyong/Downloads/FPGA/Timer/Timer.srcs/sources_1/bd/design_timer/ip/design_timer_axi_gpio_2_0/design_timer_axi_gpio_2_0.xdc] for cell 'design_timer_i/axi_gpio_2/U0'
Parsing XDC File [/home/ldap-users/shiyong/Downloads/FPGA/Timer/Timer.srcs/sources_1/bd/design_timer/ip/design_timer_axi_gpio_3_0/design_timer_axi_gpio_3_0_board.xdc] for cell 'design_timer_i/axi_gpio_3/U0'
Finished Parsing XDC File [/home/ldap-users/shiyong/Downloads/FPGA/Timer/Timer.srcs/sources_1/bd/design_timer/ip/design_timer_axi_gpio_3_0/design_timer_axi_gpio_3_0_board.xdc] for cell 'design_timer_i/axi_gpio_3/U0'
Parsing XDC File [/home/ldap-users/shiyong/Downloads/FPGA/Timer/Timer.srcs/sources_1/bd/design_timer/ip/design_timer_axi_gpio_3_0/design_timer_axi_gpio_3_0.xdc] for cell 'design_timer_i/axi_gpio_3/U0'
Finished Parsing XDC File [/home/ldap-users/shiyong/Downloads/FPGA/Timer/Timer.srcs/sources_1/bd/design_timer/ip/design_timer_axi_gpio_3_0/design_timer_axi_gpio_3_0.xdc] for cell 'design_timer_i/axi_gpio_3/U0'
Parsing XDC File [/home/ldap-users/shiyong/Downloads/FPGA/pynq-z2_v1.0.xdc]
Finished Parsing XDC File [/home/ldap-users/shiyong/Downloads/FPGA/pynq-z2_v1.0.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 10 instances

link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1623.312 ; gain = 411.469 ; free physical = 2131 ; free virtual = 77721
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg400'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1703.336 ; gain = 80.023 ; free physical = 2121 ; free virtual = 77712
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 121c63da6

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2150.828 ; gain = 0.000 ; free physical = 1754 ; free virtual = 77345
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 60 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 139daf4d7

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2150.828 ; gain = 0.000 ; free physical = 1753 ; free virtual = 77344
INFO: [Opt 31-389] Phase Constant propagation created 42 cells and removed 117 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 8c62c6c3

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2150.828 ; gain = 0.000 ; free physical = 1752 ; free virtual = 77344
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 206 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 8c62c6c3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2150.828 ; gain = 0.000 ; free physical = 1752 ; free virtual = 77344
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 8c62c6c3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2150.828 ; gain = 0.000 ; free physical = 1752 ; free virtual = 77344
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2150.828 ; gain = 0.000 ; free physical = 1752 ; free virtual = 77344
Ending Logic Optimization Task | Checksum: 8c62c6c3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2150.828 ; gain = 0.000 ; free physical = 1752 ; free virtual = 77344

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 9e2388b3

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2150.828 ; gain = 0.000 ; free physical = 1753 ; free virtual = 77344
33 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2150.828 ; gain = 527.516 ; free physical = 1753 ; free virtual = 77344
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2174.840 ; gain = 0.000 ; free physical = 1747 ; free virtual = 77341
INFO: [Common 17-1381] The checkpoint '/home/ldap-users/shiyong/Downloads/FPGA/Timer/Timer.runs/impl_1/design_timer_wrapper_opt.dcp' has been generated.
Command: report_drc -file design_timer_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ldap-users/shiyong/Downloads/FPGA/Timer/Timer.runs/impl_1/design_timer_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg400'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2214.859 ; gain = 0.000 ; free physical = 1730 ; free virtual = 77322
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 2b026981

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2214.859 ; gain = 0.000 ; free physical = 1730 ; free virtual = 77322
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2214.859 ; gain = 0.000 ; free physical = 1730 ; free virtual = 77323

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14d5098a0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2214.859 ; gain = 0.000 ; free physical = 1725 ; free virtual = 77318

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19eba8d6e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2221.887 ; gain = 7.027 ; free physical = 1721 ; free virtual = 77313

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19eba8d6e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2221.887 ; gain = 7.027 ; free physical = 1721 ; free virtual = 77313
Phase 1 Placer Initialization | Checksum: 19eba8d6e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2221.887 ; gain = 7.027 ; free physical = 1721 ; free virtual = 77313

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1dda83a1c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2277.914 ; gain = 63.055 ; free physical = 1701 ; free virtual = 77293

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1dda83a1c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2277.914 ; gain = 63.055 ; free physical = 1701 ; free virtual = 77293

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 193837d98

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2277.914 ; gain = 63.055 ; free physical = 1700 ; free virtual = 77293

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 22c8dd158

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2277.914 ; gain = 63.055 ; free physical = 1700 ; free virtual = 77293

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 22c8dd158

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2277.914 ; gain = 63.055 ; free physical = 1700 ; free virtual = 77293

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1f86fb44d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2277.914 ; gain = 63.055 ; free physical = 1700 ; free virtual = 77292

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 23310225b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2277.914 ; gain = 63.055 ; free physical = 1702 ; free virtual = 77295

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1ac8730e3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2277.914 ; gain = 63.055 ; free physical = 1702 ; free virtual = 77295

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1ac8730e3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2277.914 ; gain = 63.055 ; free physical = 1702 ; free virtual = 77295
Phase 3 Detail Placement | Checksum: 1ac8730e3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2277.914 ; gain = 63.055 ; free physical = 1702 ; free virtual = 77295

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 14eea6f98

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 14eea6f98

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2277.914 ; gain = 63.055 ; free physical = 1705 ; free virtual = 77298
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.805. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 16a7abca5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2277.914 ; gain = 63.055 ; free physical = 1705 ; free virtual = 77298
Phase 4.1 Post Commit Optimization | Checksum: 16a7abca5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2277.914 ; gain = 63.055 ; free physical = 1705 ; free virtual = 77298

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16a7abca5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2277.914 ; gain = 63.055 ; free physical = 1706 ; free virtual = 77299

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 16a7abca5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2277.914 ; gain = 63.055 ; free physical = 1705 ; free virtual = 77297

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1606bf099

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2277.914 ; gain = 63.055 ; free physical = 1704 ; free virtual = 77296
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1606bf099

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2277.914 ; gain = 63.055 ; free physical = 1704 ; free virtual = 77296
Ending Placer Task | Checksum: 9a9b2563

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2277.914 ; gain = 63.055 ; free physical = 1718 ; free virtual = 77310
52 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2277.914 ; gain = 63.055 ; free physical = 1718 ; free virtual = 77310
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2277.914 ; gain = 0.000 ; free physical = 1711 ; free virtual = 77308
INFO: [Common 17-1381] The checkpoint '/home/ldap-users/shiyong/Downloads/FPGA/Timer/Timer.runs/impl_1/design_timer_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2277.914 ; gain = 0.000 ; free physical = 1707 ; free virtual = 77300
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2277.914 ; gain = 0.000 ; free physical = 1714 ; free virtual = 77307
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2277.914 ; gain = 0.000 ; free physical = 1713 ; free virtual = 77306
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg400'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 4b77f6fb ConstDB: 0 ShapeSum: 4f232e68 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e17b9a51

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2358.027 ; gain = 80.113 ; free physical = 1576 ; free virtual = 77170

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e17b9a51

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2358.027 ; gain = 80.113 ; free physical = 1577 ; free virtual = 77171

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e17b9a51

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2358.027 ; gain = 80.113 ; free physical = 1545 ; free virtual = 77138

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e17b9a51

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2358.027 ; gain = 80.113 ; free physical = 1545 ; free virtual = 77138
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: cc47397a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2371.070 ; gain = 93.156 ; free physical = 1537 ; free virtual = 77131
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.802  | TNS=0.000  | WHS=-0.195 | THS=-27.063|

Phase 2 Router Initialization | Checksum: 103c64d82

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2371.070 ; gain = 93.156 ; free physical = 1535 ; free virtual = 77129

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: d1e984b8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2371.070 ; gain = 93.156 ; free physical = 1538 ; free virtual = 77132

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 124
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.476  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 199b84d7b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2371.070 ; gain = 93.156 ; free physical = 1541 ; free virtual = 77134

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.476  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 174a84421

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2371.070 ; gain = 93.156 ; free physical = 1541 ; free virtual = 77134
Phase 4 Rip-up And Reroute | Checksum: 174a84421

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2371.070 ; gain = 93.156 ; free physical = 1541 ; free virtual = 77134

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 174a84421

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2371.070 ; gain = 93.156 ; free physical = 1541 ; free virtual = 77134

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 174a84421

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2371.070 ; gain = 93.156 ; free physical = 1541 ; free virtual = 77134
Phase 5 Delay and Skew Optimization | Checksum: 174a84421

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2371.070 ; gain = 93.156 ; free physical = 1541 ; free virtual = 77134

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 12ec6fa94

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2371.070 ; gain = 93.156 ; free physical = 1540 ; free virtual = 77134
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.490  | TNS=0.000  | WHS=0.050  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1339bc1fc

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2371.070 ; gain = 93.156 ; free physical = 1540 ; free virtual = 77134
Phase 6 Post Hold Fix | Checksum: 1339bc1fc

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2371.070 ; gain = 93.156 ; free physical = 1540 ; free virtual = 77134

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.239049 %
  Global Horizontal Routing Utilization  = 0.422076 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 180aa8d8d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2371.070 ; gain = 93.156 ; free physical = 1540 ; free virtual = 77134

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 180aa8d8d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2371.070 ; gain = 93.156 ; free physical = 1539 ; free virtual = 77133

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 14c14fccb

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2371.070 ; gain = 93.156 ; free physical = 1539 ; free virtual = 77133

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.490  | TNS=0.000  | WHS=0.050  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 14c14fccb

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2371.070 ; gain = 93.156 ; free physical = 1539 ; free virtual = 77133
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2371.070 ; gain = 93.156 ; free physical = 1573 ; free virtual = 77167

Routing Is Done.
65 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2371.070 ; gain = 93.156 ; free physical = 1573 ; free virtual = 77167
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2371.070 ; gain = 0.000 ; free physical = 1568 ; free virtual = 77167
INFO: [Common 17-1381] The checkpoint '/home/ldap-users/shiyong/Downloads/FPGA/Timer/Timer.runs/impl_1/design_timer_wrapper_routed.dcp' has been generated.
Command: report_drc -file design_timer_wrapper_drc_routed.rpt -pb design_timer_wrapper_drc_routed.pb -rpx design_timer_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ldap-users/shiyong/Downloads/FPGA/Timer/Timer.runs/impl_1/design_timer_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file design_timer_wrapper_methodology_drc_routed.rpt -rpx design_timer_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/ldap-users/shiyong/Downloads/FPGA/Timer/Timer.runs/impl_1/design_timer_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file design_timer_wrapper_power_routed.rpt -pb design_timer_wrapper_power_summary_routed.pb -rpx design_timer_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
72 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force design_timer_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg400'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_timer_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
81 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2745.543 ; gain = 239.266 ; free physical = 1518 ; free virtual = 77118
INFO: [Common 17-206] Exiting Vivado at Tue Oct  2 17:12:18 2018...

*** Running vivado
    with args -log design_timer_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_timer_wrapper.tcl -notrace


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_timer_wrapper.tcl -notrace
Command: open_checkpoint design_timer_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1177.203 ; gain = 0.000 ; free physical = 3664 ; free virtual = 79255
INFO: [Netlist 29-17] Analyzing 74 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ldap-users/shiyong/Downloads/FPGA/Timer/Timer.runs/impl_1/.Xil/Vivado-29241-VLSILAB-PLAT1/dcp3/design_timer_wrapper_board.xdc]
Finished Parsing XDC File [/home/ldap-users/shiyong/Downloads/FPGA/Timer/Timer.runs/impl_1/.Xil/Vivado-29241-VLSILAB-PLAT1/dcp3/design_timer_wrapper_board.xdc]
Parsing XDC File [/home/ldap-users/shiyong/Downloads/FPGA/Timer/Timer.runs/impl_1/.Xil/Vivado-29241-VLSILAB-PLAT1/dcp3/design_timer_wrapper_early.xdc]
Finished Parsing XDC File [/home/ldap-users/shiyong/Downloads/FPGA/Timer/Timer.runs/impl_1/.Xil/Vivado-29241-VLSILAB-PLAT1/dcp3/design_timer_wrapper_early.xdc]
Parsing XDC File [/home/ldap-users/shiyong/Downloads/FPGA/Timer/Timer.runs/impl_1/.Xil/Vivado-29241-VLSILAB-PLAT1/dcp3/design_timer_wrapper.xdc]
Finished Parsing XDC File [/home/ldap-users/shiyong/Downloads/FPGA/Timer/Timer.runs/impl_1/.Xil/Vivado-29241-VLSILAB-PLAT1/dcp3/design_timer_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1504.777 ; gain = 1.000 ; free physical = 3360 ; free virtual = 78956
Restored from archive | CPU: 0.230000 secs | Memory: 2.058281 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1504.777 ; gain = 1.000 ; free physical = 3360 ; free virtual = 78956
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 10 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.2 (64-bit) build 1909853
open_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1504.777 ; gain = 327.574 ; free physical = 3366 ; free virtual = 78956
Command: write_bitstream -force design_timer_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg400'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_timer_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1960.090 ; gain = 455.312 ; free physical = 3323 ; free virtual = 78917
INFO: [Common 17-206] Exiting Vivado at Tue Oct  2 17:25:28 2018...
