Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Oct 13 21:28:02 2024
| Host         : RGWIN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file a5_FPGA_control_sets_placed.rpt
| Design       : a5_FPGA
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |           10 |
| No           | No                    | Yes                    |              31 |            9 |
| No           | Yes                   | No                     |              16 |            4 |
| Yes          | No                    | No                     |               4 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+---------------------+------------------+------------------+----------------+--------------+
|       Clock Signal      |    Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+---------------------+------------------+------------------+----------------+--------------+
|  clk                    |                     |                  |                1 |              3 |         3.00 |
|  clk_LED                |                     | OP1/pb_1p        |                1 |              4 |         4.00 |
|  clk                    | PPPC/out[3]_i_1_n_0 |                  |                2 |              4 |         2.00 |
|  LED_BCD_reg[3]_i_2_n_0 |                     |                  |                1 |              4 |         4.00 |
|  clk_100Mhz_IBUF_BUFG   |                     |                  |                8 |             15 |         1.88 |
|  clk_100Mhz_IBUF_BUFG   |                     | clear            |                4 |             16 |         4.00 |
|  clk_100Mhz_IBUF_BUFG   |                     | OP1/pb_1p        |                8 |             27 |         3.38 |
+-------------------------+---------------------+------------------+------------------+----------------+--------------+


