// Seed: 1726676965
module module_0;
  assign #(1) id_1 = 1'h0;
  wire id_2;
endmodule
module module_1 (
    output logic id_0,
    input wor id_1,
    input tri0 id_2,
    output uwire id_3,
    input supply1 id_4,
    input tri id_5,
    input logic id_6,
    output tri0 id_7
);
  initial begin
    if (1 == id_4) begin
      #1 release id_7[1];
      id_0 <= id_6;
    end else begin
      id_0 <= 1 - 1;
    end
  end
  module_0();
endmodule
