-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.1
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity bram_xike is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    p_doWrite : IN STD_LOGIC;
    din : IN STD_LOGIC_VECTOR (31 downto 0);
    p_doRead : IN STD_LOGIC;
    dout : OUT STD_LOGIC_VECTOR (31 downto 0);
    dout_ap_vld : OUT STD_LOGIC;
    p_addr_V : IN STD_LOGIC_VECTOR (15 downto 0);
    p_scale_read : IN STD_LOGIC;
    p_scale_addr_V : IN STD_LOGIC_VECTOR (7 downto 0);
    scale_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    scale_out_ap_vld : OUT STD_LOGIC;
    p_shift_read : IN STD_LOGIC;
    p_shift_addr_V : IN STD_LOGIC_VECTOR (7 downto 0);
    shift_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    shift_out_ap_vld : OUT STD_LOGIC;
    p_pca_read : IN STD_LOGIC;
    p_pca_addr_V : IN STD_LOGIC_VECTOR (15 downto 0);
    pca_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    pca_out_ap_vld : OUT STD_LOGIC;
    p_vq_read : IN STD_LOGIC;
    p_vq_addr_V : IN STD_LOGIC_VECTOR (15 downto 0);
    vq_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    vq_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of bram_xike is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "bram_xike,hls_ip_2016_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7k325tffg900-2,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=3.410000,HLS_SYN_LAT=1,HLS_SYN_TPT=1,HLS_SYN_MEM=20,HLS_SYN_DSP=0,HLS_SYN_FF=10,HLS_SYN_LUT=204}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_pp0_stg0_fsm_0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_true : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv16_28 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000101000";
    constant ap_const_lv16_A0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010100000";
    constant ap_const_lv16_C80 : STD_LOGIC_VECTOR (15 downto 0) := "0000110010000000";
    constant ap_const_lv17_1F380 : STD_LOGIC_VECTOR (16 downto 0) := "11111001110000000";
    constant ap_const_lv17_1FF60 : STD_LOGIC_VECTOR (16 downto 0) := "11111111101100000";
    constant ap_const_lv17_1FFD8 : STD_LOGIC_VECTOR (16 downto 0) := "11111111111011000";

    signal scale_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal scale_ce0 : STD_LOGIC;
    signal scale_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal scale_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal scale_ce1 : STD_LOGIC;
    signal scale_we1 : STD_LOGIC;
    signal scale_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal shift_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal shift_ce0 : STD_LOGIC;
    signal shift_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal shift_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal shift_ce1 : STD_LOGIC;
    signal shift_we1 : STD_LOGIC;
    signal shift_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal pca_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal pca_ce0 : STD_LOGIC;
    signal pca_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pca_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal pca_ce1 : STD_LOGIC;
    signal pca_we1 : STD_LOGIC;
    signal pca_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal vq_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal vq_ce0 : STD_LOGIC;
    signal vq_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal vq_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal vq_ce1 : STD_LOGIC;
    signal vq_we1 : STD_LOGIC;
    signal vq_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_vq_read_read_reg_523 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_pp0_stg0_fsm_0 : STD_LOGIC;
    signal ap_sig_91 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it1 : STD_LOGIC := '0';
    signal p_pca_read_read_reg_527 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_shift_read_read_reg_531 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_scale_read_read_reg_535 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_doRead_read_read_fu_158_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_doRead_read_reg_539 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_doWrite_read_read_fu_170_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_doWrite_read_reg_543 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_state_3_fu_415_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal mem_state_3_reg_567 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_6_fu_347_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_7_fu_352_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_8_fu_357_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_9_fu_362_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_14_fu_433_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_13_fu_448_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_12_fu_463_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_11_fu_468_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_10_fu_483_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_5_fu_498_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_3_fu_513_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1_fu_518_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_4_fu_379_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_367_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_373_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_fu_393_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_fu_399_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_409_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_fu_405_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_s_fu_385_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal lhs_V_5_cast_fu_423_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_5_fu_427_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal lhs_V_4_cast_fu_438_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_4_fu_442_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal lhs_V_3_cast_fu_453_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_3_fu_457_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal lhs_V_2_cast_fu_473_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_2_fu_477_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal lhs_V_1_cast_fu_488_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_1_fu_492_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal lhs_V_cast_fu_503_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_fu_507_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_pprstidle_pp0 : STD_LOGIC;
    signal ap_sig_363 : BOOLEAN;
    signal ap_sig_136 : BOOLEAN;
    signal ap_sig_365 : BOOLEAN;
    signal ap_sig_368 : BOOLEAN;
    signal ap_sig_370 : BOOLEAN;
    signal ap_sig_372 : BOOLEAN;

    component bram_xike_scale IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component bram_xike_shift IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component bram_xike_pca IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component bram_xike_vq IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    scale_U : component bram_xike_scale
    generic map (
        DataWidth => 32,
        AddressRange => 40,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => scale_address0,
        ce0 => scale_ce0,
        q0 => scale_q0,
        address1 => scale_address1,
        ce1 => scale_ce1,
        we1 => scale_we1,
        d1 => din,
        q1 => scale_q1);

    shift_U : component bram_xike_shift
    generic map (
        DataWidth => 32,
        AddressRange => 120,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => shift_address0,
        ce0 => shift_ce0,
        q0 => shift_q0,
        address1 => shift_address1,
        ce1 => shift_ce1,
        we1 => shift_we1,
        d1 => din,
        q1 => shift_q1);

    pca_U : component bram_xike_pca
    generic map (
        DataWidth => 32,
        AddressRange => 3040,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pca_address0,
        ce0 => pca_ce0,
        q0 => pca_q0,
        address1 => pca_address1,
        ce1 => pca_ce1,
        we1 => pca_we1,
        d1 => din,
        q1 => pca_q1);

    vq_U : component bram_xike_vq
    generic map (
        DataWidth => 32,
        AddressRange => 4000,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => vq_address0,
        ce0 => vq_ce0,
        q0 => vq_q0,
        address1 => vq_address1,
        ce1 => vq_ce1,
        we1 => vq_we1,
        d1 => din,
        q1 => vq_q1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_pp0_stg0_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0)) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0)) then
                mem_state_3_reg_567 <= mem_state_3_fu_415_p3;
                p_doRead_read_reg_539 <= (0=>p_doRead, others=>'-');
                p_doWrite_read_reg_543 <= (0=>p_doWrite, others=>'-');
                p_pca_read_read_reg_527 <= (0=>p_pca_read, others=>'-');
                p_scale_read_read_reg_535 <= (0=>p_scale_read, others=>'-');
                p_shift_read_read_reg_531 <= (0=>p_shift_read, others=>'-');
                p_vq_read_read_reg_523 <= (0=>p_vq_read, others=>'-');
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_sig_pprstidle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_pp0_stg0_fsm_0 => 
                ap_NS_fsm <= ap_ST_pp0_stg0_fsm_0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;

    ap_sig_136_assign_proc : process(p_doRead_read_read_fu_158_p2, p_doWrite_read_read_fu_170_p2)
    begin
                ap_sig_136 <= ((p_doWrite_read_read_fu_170_p2 = ap_const_lv1_0) and not((p_doRead_read_read_fu_158_p2 = ap_const_lv1_0)));
    end process;


    ap_sig_363_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_0, ap_reg_ppiten_pp0_it1, p_doRead_read_reg_539, p_doWrite_read_reg_543)
    begin
                ap_sig_363 <= ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (p_doWrite_read_reg_543 = ap_const_lv1_0) and not((p_doRead_read_reg_539 = ap_const_lv1_0)));
    end process;


    ap_sig_365_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_0, mem_state_3_fu_415_p3)
    begin
                ap_sig_365 <= ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (mem_state_3_fu_415_p3 = ap_const_lv2_2));
    end process;


    ap_sig_368_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_0, mem_state_3_fu_415_p3)
    begin
                ap_sig_368 <= ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (mem_state_3_fu_415_p3 = ap_const_lv2_0));
    end process;


    ap_sig_370_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_0, mem_state_3_fu_415_p3)
    begin
                ap_sig_370 <= ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (mem_state_3_fu_415_p3 = ap_const_lv2_1));
    end process;


    ap_sig_372_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_0, mem_state_3_fu_415_p3)
    begin
                ap_sig_372 <= ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (mem_state_3_fu_415_p3 = ap_const_lv2_3));
    end process;


    ap_sig_91_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_91 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    ap_sig_cseq_ST_pp0_stg0_fsm_0_assign_proc : process(ap_sig_91)
    begin
        if (ap_sig_91) then 
            ap_sig_cseq_ST_pp0_stg0_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg0_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_sig_pprstidle_pp0 <= ap_const_logic_0;

    dout_assign_proc : process(scale_q1, shift_q1, pca_q1, vq_q1, mem_state_3_reg_567, ap_sig_363)
    begin
        if (ap_sig_363) then
            if ((mem_state_3_reg_567 = ap_const_lv2_0)) then 
                dout <= scale_q1;
            elsif ((mem_state_3_reg_567 = ap_const_lv2_1)) then 
                dout <= shift_q1;
            elsif ((mem_state_3_reg_567 = ap_const_lv2_2)) then 
                dout <= pca_q1;
            elsif ((mem_state_3_reg_567 = ap_const_lv2_3)) then 
                dout <= vq_q1;
            else 
                dout <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            dout <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dout_ap_vld_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_0, ap_reg_ppiten_pp0_it1, p_doRead_read_reg_539, p_doWrite_read_reg_543, mem_state_3_reg_567)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (p_doWrite_read_reg_543 = ap_const_lv1_0) and not((p_doRead_read_reg_539 = ap_const_lv1_0)) and (mem_state_3_reg_567 = ap_const_lv2_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (p_doWrite_read_reg_543 = ap_const_lv1_0) and not((p_doRead_read_reg_539 = ap_const_lv1_0)) and (mem_state_3_reg_567 = ap_const_lv2_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (p_doWrite_read_reg_543 = ap_const_lv1_0) and not((p_doRead_read_reg_539 = ap_const_lv1_0)) and (mem_state_3_reg_567 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (p_doWrite_read_reg_543 = ap_const_lv1_0) and not((p_doRead_read_reg_539 = ap_const_lv1_0)) and (mem_state_3_reg_567 = ap_const_lv2_0)))) then 
            dout_ap_vld <= ap_const_logic_1;
        else 
            dout_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    lhs_V_1_cast_fu_488_p1 <= std_logic_vector(resize(unsigned(p_addr_V),17));
    lhs_V_2_cast_fu_473_p1 <= std_logic_vector(resize(unsigned(p_addr_V),17));
    lhs_V_3_cast_fu_453_p1 <= std_logic_vector(resize(unsigned(p_addr_V),17));
    lhs_V_4_cast_fu_438_p1 <= std_logic_vector(resize(unsigned(p_addr_V),17));
    lhs_V_5_cast_fu_423_p1 <= std_logic_vector(resize(unsigned(p_addr_V),17));
    lhs_V_cast_fu_503_p1 <= std_logic_vector(resize(unsigned(p_addr_V),17));
    mem_state_3_fu_415_p3 <= 
        sel_tmp_fu_405_p1 when (tmp_fu_409_p2(0) = '1') else 
        p_s_fu_385_p3;
    p_doRead_read_read_fu_158_p2 <= (0=>p_doRead, others=>'-');
    p_doWrite_read_read_fu_170_p2 <= (0=>p_doWrite, others=>'-');
    p_s_fu_385_p3 <= 
        ap_const_lv2_2 when (tmp_4_fu_379_p2(0) = '1') else 
        ap_const_lv2_3;
    pca_address0 <= tmp_8_fu_357_p1(12 - 1 downto 0);

    pca_address1_assign_proc : process(p_doWrite_read_read_fu_170_p2, tmp_13_fu_448_p1, tmp_5_fu_498_p1, ap_sig_136, ap_sig_365)
    begin
        if (ap_sig_365) then
            if (not((p_doWrite_read_read_fu_170_p2 = ap_const_lv1_0))) then 
                pca_address1 <= tmp_5_fu_498_p1(12 - 1 downto 0);
            elsif (ap_sig_136) then 
                pca_address1 <= tmp_13_fu_448_p1(12 - 1 downto 0);
            else 
                pca_address1 <= "XXXXXXXXXXXX";
            end if;
        else 
            pca_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    pca_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_0)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            pca_ce0 <= ap_const_logic_1;
        else 
            pca_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pca_ce1_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_0, p_doRead_read_read_fu_158_p2, p_doWrite_read_read_fu_170_p2, mem_state_3_fu_415_p3)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (p_doWrite_read_read_fu_170_p2 = ap_const_lv1_0) and not((p_doRead_read_read_fu_158_p2 = ap_const_lv1_0)) and (mem_state_3_fu_415_p3 = ap_const_lv2_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (mem_state_3_fu_415_p3 = ap_const_lv2_2) and not((p_doWrite_read_read_fu_170_p2 = ap_const_lv1_0))))) then 
            pca_ce1 <= ap_const_logic_1;
        else 
            pca_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    pca_out <= pca_q0;

    pca_out_ap_vld_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_0, ap_reg_ppiten_pp0_it1, p_pca_read_read_reg_527)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((p_pca_read_read_reg_527 = ap_const_lv1_0)))) then 
            pca_out_ap_vld <= ap_const_logic_1;
        else 
            pca_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    pca_we1_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_0, p_doWrite_read_read_fu_170_p2, mem_state_3_fu_415_p3)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (mem_state_3_fu_415_p3 = ap_const_lv2_2) and not((p_doWrite_read_read_fu_170_p2 = ap_const_lv1_0))))) then 
            pca_we1 <= ap_const_logic_1;
        else 
            pca_we1 <= ap_const_logic_0;
        end if; 
    end process;

    r_V_1_fu_492_p2 <= std_logic_vector(unsigned(lhs_V_1_cast_fu_488_p1) + unsigned(ap_const_lv17_1FF60));
    r_V_2_fu_477_p2 <= std_logic_vector(unsigned(lhs_V_2_cast_fu_473_p1) + unsigned(ap_const_lv17_1F380));
    r_V_3_fu_457_p2 <= std_logic_vector(unsigned(lhs_V_3_cast_fu_453_p1) + unsigned(ap_const_lv17_1FFD8));
    r_V_4_fu_442_p2 <= std_logic_vector(unsigned(lhs_V_4_cast_fu_438_p1) + unsigned(ap_const_lv17_1FF60));
    r_V_5_fu_427_p2 <= std_logic_vector(unsigned(lhs_V_5_cast_fu_423_p1) + unsigned(ap_const_lv17_1F380));
    r_V_fu_507_p2 <= std_logic_vector(unsigned(lhs_V_cast_fu_503_p1) + unsigned(ap_const_lv17_1FFD8));
    scale_address0 <= tmp_6_fu_347_p1(6 - 1 downto 0);

    scale_address1_assign_proc : process(p_doWrite_read_read_fu_170_p2, tmp_11_fu_468_p1, tmp_1_fu_518_p1, ap_sig_136, ap_sig_368)
    begin
        if (ap_sig_368) then
            if (not((p_doWrite_read_read_fu_170_p2 = ap_const_lv1_0))) then 
                scale_address1 <= tmp_1_fu_518_p1(6 - 1 downto 0);
            elsif (ap_sig_136) then 
                scale_address1 <= tmp_11_fu_468_p1(6 - 1 downto 0);
            else 
                scale_address1 <= "XXXXXX";
            end if;
        else 
            scale_address1 <= "XXXXXX";
        end if; 
    end process;


    scale_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_0)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            scale_ce0 <= ap_const_logic_1;
        else 
            scale_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    scale_ce1_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_0, p_doRead_read_read_fu_158_p2, p_doWrite_read_read_fu_170_p2, mem_state_3_fu_415_p3)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (p_doWrite_read_read_fu_170_p2 = ap_const_lv1_0) and not((p_doRead_read_read_fu_158_p2 = ap_const_lv1_0)) and (mem_state_3_fu_415_p3 = ap_const_lv2_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (mem_state_3_fu_415_p3 = ap_const_lv2_0) and not((p_doWrite_read_read_fu_170_p2 = ap_const_lv1_0))))) then 
            scale_ce1 <= ap_const_logic_1;
        else 
            scale_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    scale_out <= scale_q0;

    scale_out_ap_vld_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_0, ap_reg_ppiten_pp0_it1, p_scale_read_read_reg_535)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((p_scale_read_read_reg_535 = ap_const_lv1_0)))) then 
            scale_out_ap_vld <= ap_const_logic_1;
        else 
            scale_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    scale_we1_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_0, p_doWrite_read_read_fu_170_p2, mem_state_3_fu_415_p3)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (mem_state_3_fu_415_p3 = ap_const_lv2_0) and not((p_doWrite_read_read_fu_170_p2 = ap_const_lv1_0))))) then 
            scale_we1 <= ap_const_logic_1;
        else 
            scale_we1 <= ap_const_logic_0;
        end if; 
    end process;

    sel_tmp1_fu_393_p2 <= (tmp_s_fu_367_p2 xor ap_const_lv1_1);
    sel_tmp2_fu_399_p2 <= (tmp_2_fu_373_p2 and sel_tmp1_fu_393_p2);
    sel_tmp_fu_405_p1 <= std_logic_vector(resize(unsigned(sel_tmp2_fu_399_p2),2));
    shift_address0 <= tmp_7_fu_352_p1(7 - 1 downto 0);

    shift_address1_assign_proc : process(p_doWrite_read_read_fu_170_p2, tmp_12_fu_463_p1, tmp_3_fu_513_p1, ap_sig_136, ap_sig_370)
    begin
        if (ap_sig_370) then
            if (not((p_doWrite_read_read_fu_170_p2 = ap_const_lv1_0))) then 
                shift_address1 <= tmp_3_fu_513_p1(7 - 1 downto 0);
            elsif (ap_sig_136) then 
                shift_address1 <= tmp_12_fu_463_p1(7 - 1 downto 0);
            else 
                shift_address1 <= "XXXXXXX";
            end if;
        else 
            shift_address1 <= "XXXXXXX";
        end if; 
    end process;


    shift_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_0)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            shift_ce0 <= ap_const_logic_1;
        else 
            shift_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    shift_ce1_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_0, p_doRead_read_read_fu_158_p2, p_doWrite_read_read_fu_170_p2, mem_state_3_fu_415_p3)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (p_doWrite_read_read_fu_170_p2 = ap_const_lv1_0) and not((p_doRead_read_read_fu_158_p2 = ap_const_lv1_0)) and (mem_state_3_fu_415_p3 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (mem_state_3_fu_415_p3 = ap_const_lv2_1) and not((p_doWrite_read_read_fu_170_p2 = ap_const_lv1_0))))) then 
            shift_ce1 <= ap_const_logic_1;
        else 
            shift_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    shift_out <= shift_q0;

    shift_out_ap_vld_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_0, ap_reg_ppiten_pp0_it1, p_shift_read_read_reg_531)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((p_shift_read_read_reg_531 = ap_const_lv1_0)))) then 
            shift_out_ap_vld <= ap_const_logic_1;
        else 
            shift_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    shift_we1_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_0, p_doWrite_read_read_fu_170_p2, mem_state_3_fu_415_p3)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (mem_state_3_fu_415_p3 = ap_const_lv2_1) and not((p_doWrite_read_read_fu_170_p2 = ap_const_lv1_0))))) then 
            shift_we1 <= ap_const_logic_1;
        else 
            shift_we1 <= ap_const_logic_0;
        end if; 
    end process;

        tmp_10_fu_483_p1 <= std_logic_vector(resize(signed(r_V_2_fu_477_p2),64));

    tmp_11_fu_468_p1 <= std_logic_vector(resize(unsigned(p_addr_V),64));
        tmp_12_fu_463_p1 <= std_logic_vector(resize(signed(r_V_3_fu_457_p2),64));

        tmp_13_fu_448_p1 <= std_logic_vector(resize(signed(r_V_4_fu_442_p2),64));

        tmp_14_fu_433_p1 <= std_logic_vector(resize(signed(r_V_5_fu_427_p2),64));

    tmp_1_fu_518_p1 <= std_logic_vector(resize(unsigned(p_addr_V),64));
    tmp_2_fu_373_p2 <= "1" when (unsigned(p_addr_V) < unsigned(ap_const_lv16_A0)) else "0";
        tmp_3_fu_513_p1 <= std_logic_vector(resize(signed(r_V_fu_507_p2),64));

    tmp_4_fu_379_p2 <= "1" when (unsigned(p_addr_V) < unsigned(ap_const_lv16_C80)) else "0";
        tmp_5_fu_498_p1 <= std_logic_vector(resize(signed(r_V_1_fu_492_p2),64));

    tmp_6_fu_347_p1 <= std_logic_vector(resize(unsigned(p_scale_addr_V),64));
    tmp_7_fu_352_p1 <= std_logic_vector(resize(unsigned(p_shift_addr_V),64));
    tmp_8_fu_357_p1 <= std_logic_vector(resize(unsigned(p_pca_addr_V),64));
    tmp_9_fu_362_p1 <= std_logic_vector(resize(unsigned(p_vq_addr_V),64));
    tmp_fu_409_p2 <= (sel_tmp2_fu_399_p2 or tmp_s_fu_367_p2);
    tmp_s_fu_367_p2 <= "1" when (unsigned(p_addr_V) < unsigned(ap_const_lv16_28)) else "0";
    vq_address0 <= tmp_9_fu_362_p1(12 - 1 downto 0);

    vq_address1_assign_proc : process(p_doWrite_read_read_fu_170_p2, tmp_14_fu_433_p1, tmp_10_fu_483_p1, ap_sig_136, ap_sig_372)
    begin
        if (ap_sig_372) then
            if (not((p_doWrite_read_read_fu_170_p2 = ap_const_lv1_0))) then 
                vq_address1 <= tmp_10_fu_483_p1(12 - 1 downto 0);
            elsif (ap_sig_136) then 
                vq_address1 <= tmp_14_fu_433_p1(12 - 1 downto 0);
            else 
                vq_address1 <= "XXXXXXXXXXXX";
            end if;
        else 
            vq_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    vq_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_0)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            vq_ce0 <= ap_const_logic_1;
        else 
            vq_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    vq_ce1_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_0, p_doRead_read_read_fu_158_p2, p_doWrite_read_read_fu_170_p2, mem_state_3_fu_415_p3)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (p_doWrite_read_read_fu_170_p2 = ap_const_lv1_0) and not((p_doRead_read_read_fu_158_p2 = ap_const_lv1_0)) and (mem_state_3_fu_415_p3 = ap_const_lv2_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (mem_state_3_fu_415_p3 = ap_const_lv2_3) and not((p_doWrite_read_read_fu_170_p2 = ap_const_lv1_0))))) then 
            vq_ce1 <= ap_const_logic_1;
        else 
            vq_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    vq_out <= vq_q0;

    vq_out_ap_vld_assign_proc : process(p_vq_read_read_reg_523, ap_sig_cseq_ST_pp0_stg0_fsm_0, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((p_vq_read_read_reg_523 = ap_const_lv1_0)))) then 
            vq_out_ap_vld <= ap_const_logic_1;
        else 
            vq_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    vq_we1_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_0, p_doWrite_read_read_fu_170_p2, mem_state_3_fu_415_p3)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (mem_state_3_fu_415_p3 = ap_const_lv2_3) and not((p_doWrite_read_read_fu_170_p2 = ap_const_lv1_0))))) then 
            vq_we1 <= ap_const_logic_1;
        else 
            vq_we1 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
