

================================================================
== Vitis HLS Report for 'forward_1'
================================================================
* Date:           Mon Dec 26 02:54:31 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.240 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1910|     2050|  10.009 us|  10.742 us|  1910|  2050|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+-------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                |                                     |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                    Instance                    |                Module               |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------------------+-------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_forward_1_Pipeline_VITIS_LOOP_35_1_fu_116   |forward_1_Pipeline_VITIS_LOOP_35_1   |       66|       66|   0.330 us|   0.330 us|   66|   66|       no|
        |grp_forward_1_Pipeline_VITIS_LOOP_45_1_fu_124   |forward_1_Pipeline_VITIS_LOOP_45_1   |       67|       67|   0.335 us|   0.335 us|   67|   67|       no|
        |grp_forward_1_Pipeline_VITIS_LOOP_48_2_fu_130   |forward_1_Pipeline_VITIS_LOOP_48_2   |      819|      819|   4.292 us|   4.292 us|  819|  819|       no|
        |grp_forward_1_Pipeline_VITIS_LOOP_45_15_fu_138  |forward_1_Pipeline_VITIS_LOOP_45_15  |       67|       67|   0.335 us|   0.335 us|   67|   67|       no|
        |grp_forward_1_Pipeline_VITIS_LOOP_48_26_fu_144  |forward_1_Pipeline_VITIS_LOOP_48_26  |      819|      819|   4.292 us|   4.292 us|  819|  819|       no|
        |grp_forward_1_Pipeline_VITIS_LOOP_57_4_fu_152   |forward_1_Pipeline_VITIS_LOOP_57_4   |       67|       67|   0.335 us|   0.335 us|   67|   67|       no|
        |grp_forward_1_Pipeline_VITIS_LOOP_57_47_fu_159  |forward_1_Pipeline_VITIS_LOOP_57_47  |       67|       67|   0.335 us|   0.335 us|   67|   67|       no|
        |grp_forward_1_Pipeline_VITIS_LOOP_39_1_fu_166   |forward_1_Pipeline_VITIS_LOOP_39_1   |       29|       29|   0.145 us|   0.145 us|   29|   29|       no|
        |grp_forward_1_Pipeline_VITIS_LOOP_89_1_fu_175   |forward_1_Pipeline_VITIS_LOOP_89_1   |       10|       10|  50.000 ns|  50.000 ns|   10|   10|       no|
        |grp_forward_1_Pipeline_VITIS_LOOP_93_2_fu_182   |forward_1_Pipeline_VITIS_LOOP_93_2   |       10|       10|  50.000 ns|  50.000 ns|   10|   10|       no|
        +------------------------------------------------+-------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        2|    -|     551|    344|    -|
|Instance         |        -|   17|   16981|  11430|    -|
|Memory           |        4|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    475|    -|
|Register         |        -|    -|      46|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        6|   17|   17578|  12251|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    7|      16|     23|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |                    Instance                    |                Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |grp_forward_1_Pipeline_VITIS_LOOP_35_1_fu_116   |forward_1_Pipeline_VITIS_LOOP_35_1   |        0|   0|    10|    78|    0|
    |grp_forward_1_Pipeline_VITIS_LOOP_39_1_fu_166   |forward_1_Pipeline_VITIS_LOOP_39_1   |        0|   7|   583|  1116|    0|
    |grp_forward_1_Pipeline_VITIS_LOOP_45_1_fu_124   |forward_1_Pipeline_VITIS_LOOP_45_1   |        0|   0|    58|    59|    0|
    |grp_forward_1_Pipeline_VITIS_LOOP_45_15_fu_138  |forward_1_Pipeline_VITIS_LOOP_45_15  |        0|   0|    58|    59|    0|
    |grp_forward_1_Pipeline_VITIS_LOOP_48_2_fu_130   |forward_1_Pipeline_VITIS_LOOP_48_2   |        0|   0|  7596|  4175|    0|
    |grp_forward_1_Pipeline_VITIS_LOOP_48_26_fu_144  |forward_1_Pipeline_VITIS_LOOP_48_26  |        0|  10|  8574|  5693|    0|
    |grp_forward_1_Pipeline_VITIS_LOOP_57_4_fu_152   |forward_1_Pipeline_VITIS_LOOP_57_4   |        0|   0|    44|    59|    0|
    |grp_forward_1_Pipeline_VITIS_LOOP_57_47_fu_159  |forward_1_Pipeline_VITIS_LOOP_57_47  |        0|   0|    44|    59|    0|
    |grp_forward_1_Pipeline_VITIS_LOOP_89_1_fu_175   |forward_1_Pipeline_VITIS_LOOP_89_1   |        0|   0|     7|    66|    0|
    |grp_forward_1_Pipeline_VITIS_LOOP_93_2_fu_182   |forward_1_Pipeline_VITIS_LOOP_93_2   |        0|   0|     7|    66|    0|
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |Total                                           |                                     |        0|  17| 16981| 11430|    0|
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|             Module             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |x_U    |forward_1_x_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |x_4_U  |forward_1_x_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    +-------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                                |        4|  0|   0|    0|   128|   64|     2|         4096|
    +-------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    +---------------+---------+-----+----+-----+------+-----+---------+
    |      Name     | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +---------------+---------+-----+----+-----+------+-----+---------+
    |in_x1_fifo_U   |        0|   99|   0|    -|     2|   32|       64|
    |in_x2_fifo_U   |        0|   99|   0|    -|     2|   32|       64|
    |mid_fifo_U     |        2|  155|   0|    -|    64|   32|     2048|
    |out_y1_fifo_U  |        0|   99|   0|    -|     2|   32|       64|
    |out_y2_fifo_U  |        0|   99|   0|    -|     2|   32|       64|
    +---------------+---------+-----+----+-----+------+-----+---------+
    |Total          |        2|  551|   0|    0|    72|  160|     2304|
    +---------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                        Variable Name                       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_forward_1_Pipeline_VITIS_LOOP_89_1_fu_175_out_y_TREADY  |       and|   0|  0|   1|           1|           1|
    |grp_forward_1_Pipeline_VITIS_LOOP_93_2_fu_182_out_y_TREADY  |       and|   0|  0|   1|           1|           1|
    +------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                       |          |   0|  0|   2|           2|           2|
    +------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------------------+-----+-----------+-----+-----------+
    |                            Name                            | LUT | Input Size| Bits| Total Bits|
    +------------------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                                   |  165|         37|    1|         37|
    |grp_fu_224_ce                                               |    9|          2|    1|          2|
    |grp_fu_228_ce                                               |    9|          2|    1|          2|
    |grp_fu_232_ce                                               |    9|          2|    1|          2|
    |grp_fu_236_ce                                               |    9|          2|    1|          2|
    |in_x1_read                                                  |    9|          2|    1|          2|
    |in_x1_write                                                 |    9|          2|    1|          2|
    |in_x2_read                                                  |    9|          2|    1|          2|
    |in_x2_write                                                 |    9|          2|    1|          2|
    |mid1_i_i_i_read                                             |    9|          2|    1|          2|
    |mid_read                                                    |    9|          2|    1|          2|
    |mid_write                                                   |    9|          2|    1|          2|
    |net_next_next_next_next_first_node1_cache_write             |    9|          2|    1|          2|
    |net_next_next_next_next_first_node2_first_cache_write       |    9|          2|    1|          2|
    |net_next_next_next_next_first_node2_first_param_ce0         |    9|          2|    1|          2|
    |net_next_next_next_next_first_node2_first_param_ce1         |    9|          2|    1|          2|
    |net_next_next_next_next_first_node2_next_first_cache_write  |    9|          2|    1|          2|
    |out_y1_read                                                 |    9|          2|    1|          2|
    |out_y1_write                                                |    9|          2|    1|          2|
    |out_y2_read                                                 |    9|          2|    1|          2|
    |out_y2_write                                                |    9|          2|    1|          2|
    |out_y_TDATA                                                 |   13|          3|   32|         96|
    |out_y_TVALID                                                |   13|          3|    1|          3|
    |x_4_address0                                                |   17|          4|    6|         24|
    |x_4_ce0                                                     |   17|          4|    1|          4|
    |x_4_ce1                                                     |    9|          2|    1|          2|
    |x_4_we0                                                     |    9|          2|    1|          2|
    |x_address0                                                  |   17|          4|    6|         24|
    |x_ce0                                                       |   17|          4|    1|          4|
    |x_ce1                                                       |    9|          2|    1|          2|
    |x_we0                                                       |    9|          2|    1|          2|
    +------------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                       |  475|        107|   72|        240|
    +------------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                            | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                    |  36|   0|   36|          0|
    |grp_forward_1_Pipeline_VITIS_LOOP_35_1_fu_116_ap_start_reg   |   1|   0|    1|          0|
    |grp_forward_1_Pipeline_VITIS_LOOP_39_1_fu_166_ap_start_reg   |   1|   0|    1|          0|
    |grp_forward_1_Pipeline_VITIS_LOOP_45_15_fu_138_ap_start_reg  |   1|   0|    1|          0|
    |grp_forward_1_Pipeline_VITIS_LOOP_45_1_fu_124_ap_start_reg   |   1|   0|    1|          0|
    |grp_forward_1_Pipeline_VITIS_LOOP_48_26_fu_144_ap_start_reg  |   1|   0|    1|          0|
    |grp_forward_1_Pipeline_VITIS_LOOP_48_2_fu_130_ap_start_reg   |   1|   0|    1|          0|
    |grp_forward_1_Pipeline_VITIS_LOOP_57_47_fu_159_ap_start_reg  |   1|   0|    1|          0|
    |grp_forward_1_Pipeline_VITIS_LOOP_57_4_fu_152_ap_start_reg   |   1|   0|    1|          0|
    |grp_forward_1_Pipeline_VITIS_LOOP_89_1_fu_175_ap_start_reg   |   1|   0|    1|          0|
    |grp_forward_1_Pipeline_VITIS_LOOP_93_2_fu_182_ap_start_reg   |   1|   0|    1|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                        |  46|   0|   46|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------------+-----+-----+---------------+------------------------------------------------------+--------------+
|                          RTL Ports                          | Dir | Bits|    Protocol   |                     Source Object                    |    C Type    |
+-------------------------------------------------------------+-----+-----+---------------+------------------------------------------------------+--------------+
|ap_clk                                                       |   in|    1|  ap_ctrl_chain|                                             forward.1|  return value|
|ap_rst                                                       |   in|    1|  ap_ctrl_chain|                                             forward.1|  return value|
|ap_start                                                     |   in|    1|  ap_ctrl_chain|                                             forward.1|  return value|
|ap_done                                                      |  out|    1|  ap_ctrl_chain|                                             forward.1|  return value|
|ap_idle                                                      |  out|    1|  ap_ctrl_chain|                                             forward.1|  return value|
|ap_ready                                                     |  out|    1|  ap_ctrl_chain|                                             forward.1|  return value|
|grp_fu_384_p_din0                                            |  out|   32|  ap_ctrl_chain|                                             forward.1|  return value|
|grp_fu_384_p_din1                                            |  out|   32|  ap_ctrl_chain|                                             forward.1|  return value|
|grp_fu_384_p_opcode                                          |  out|    2|  ap_ctrl_chain|                                             forward.1|  return value|
|grp_fu_384_p_dout0                                           |   in|   32|  ap_ctrl_chain|                                             forward.1|  return value|
|grp_fu_384_p_ce                                              |  out|    1|  ap_ctrl_chain|                                             forward.1|  return value|
|grp_fu_399_p_din0                                            |  out|   32|  ap_ctrl_chain|                                             forward.1|  return value|
|grp_fu_399_p_din1                                            |  out|   32|  ap_ctrl_chain|                                             forward.1|  return value|
|grp_fu_399_p_opcode                                          |  out|    2|  ap_ctrl_chain|                                             forward.1|  return value|
|grp_fu_399_p_dout0                                           |   in|   32|  ap_ctrl_chain|                                             forward.1|  return value|
|grp_fu_399_p_ce                                              |  out|    1|  ap_ctrl_chain|                                             forward.1|  return value|
|grp_fu_388_p_din0                                            |  out|   32|  ap_ctrl_chain|                                             forward.1|  return value|
|grp_fu_388_p_din1                                            |  out|   32|  ap_ctrl_chain|                                             forward.1|  return value|
|grp_fu_388_p_dout0                                           |   in|   32|  ap_ctrl_chain|                                             forward.1|  return value|
|grp_fu_388_p_ce                                              |  out|    1|  ap_ctrl_chain|                                             forward.1|  return value|
|grp_fu_403_p_din0                                            |  out|   32|  ap_ctrl_chain|                                             forward.1|  return value|
|grp_fu_403_p_din1                                            |  out|   32|  ap_ctrl_chain|                                             forward.1|  return value|
|grp_fu_403_p_dout0                                           |   in|   32|  ap_ctrl_chain|                                             forward.1|  return value|
|grp_fu_403_p_ce                                              |  out|    1|  ap_ctrl_chain|                                             forward.1|  return value|
|mid1_i_i_i_dout                                              |   in|   32|        ap_fifo|                                            mid1_i_i_i|       pointer|
|mid1_i_i_i_empty_n                                           |   in|    1|        ap_fifo|                                            mid1_i_i_i|       pointer|
|mid1_i_i_i_read                                              |  out|    1|        ap_fifo|                                            mid1_i_i_i|       pointer|
|out_y_TDATA                                                  |  out|   32|           axis|                                                 out_y|       pointer|
|out_y_TVALID                                                 |  out|    1|           axis|                                                 out_y|       pointer|
|out_y_TREADY                                                 |   in|    1|           axis|                                                 out_y|       pointer|
|enable_grad                                                  |   in|    1|      ap_stable|                                           enable_grad|        scalar|
|net_next_next_next_next_first_node1_param_address0           |  out|   10|      ap_memory|             net_next_next_next_next_first_node1_param|         array|
|net_next_next_next_next_first_node1_param_ce0                |  out|    1|      ap_memory|             net_next_next_next_next_first_node1_param|         array|
|net_next_next_next_next_first_node1_param_q0                 |   in|   32|      ap_memory|             net_next_next_next_next_first_node1_param|         array|
|net_next_next_next_next_first_node1_param_address1           |  out|   10|      ap_memory|             net_next_next_next_next_first_node1_param|         array|
|net_next_next_next_next_first_node1_param_ce1                |  out|    1|      ap_memory|             net_next_next_next_next_first_node1_param|         array|
|net_next_next_next_next_first_node1_param_q1                 |   in|   32|      ap_memory|             net_next_next_next_next_first_node1_param|         array|
|net_next_next_next_next_first_node1_cache_din                |  out|   32|        ap_fifo|             net_next_next_next_next_first_node1_cache|       pointer|
|net_next_next_next_next_first_node1_cache_full_n             |   in|    1|        ap_fifo|             net_next_next_next_next_first_node1_cache|       pointer|
|net_next_next_next_next_first_node1_cache_write              |  out|    1|        ap_fifo|             net_next_next_next_next_first_node1_cache|       pointer|
|net_next_next_next_next_first_node2_first_param_address0     |  out|   10|      ap_memory|       net_next_next_next_next_first_node2_first_param|         array|
|net_next_next_next_next_first_node2_first_param_ce0          |  out|    1|      ap_memory|       net_next_next_next_next_first_node2_first_param|         array|
|net_next_next_next_next_first_node2_first_param_q0           |   in|   32|      ap_memory|       net_next_next_next_next_first_node2_first_param|         array|
|net_next_next_next_next_first_node2_first_param_address1     |  out|   10|      ap_memory|       net_next_next_next_next_first_node2_first_param|         array|
|net_next_next_next_next_first_node2_first_param_ce1          |  out|    1|      ap_memory|       net_next_next_next_next_first_node2_first_param|         array|
|net_next_next_next_next_first_node2_first_param_q1           |   in|   32|      ap_memory|       net_next_next_next_next_first_node2_first_param|         array|
|net_next_next_next_next_first_node2_first_cache_din          |  out|   32|        ap_fifo|       net_next_next_next_next_first_node2_first_cache|       pointer|
|net_next_next_next_next_first_node2_first_cache_full_n       |   in|    1|        ap_fifo|       net_next_next_next_next_first_node2_first_cache|       pointer|
|net_next_next_next_next_first_node2_first_cache_write        |  out|    1|        ap_fifo|       net_next_next_next_next_first_node2_first_cache|       pointer|
|net_next_next_next_next_first_node2_next_first_cache_din     |  out|   32|        ap_fifo|  net_next_next_next_next_first_node2_next_first_cache|       pointer|
|net_next_next_next_next_first_node2_next_first_cache_full_n  |   in|    1|        ap_fifo|  net_next_next_next_next_first_node2_next_first_cache|       pointer|
|net_next_next_next_next_first_node2_next_first_cache_write   |  out|    1|        ap_fifo|  net_next_next_next_next_first_node2_next_first_cache|       pointer|
+-------------------------------------------------------------+-----+-----+---------------+------------------------------------------------------+--------------+

