Synthesizing design: flexbyte_pts_sr.sv
dc_shell-t -x "source -echo do_mapping.tcl"
                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
               Version K-2015.06-SP1 for linux64 - Jul 21, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
# Step 1:  Read in the source file
analyze -format sverilog -lib WORK { flexbyte_pts_sr.sv}
Running PRESTO HDLC
Compiling source file ./source/flexbyte_pts_sr.sv
Warning:  ./source/flexbyte_pts_sr.sv:28: The statements in initial blocks are ignored. (VER-281)
Presto compilation completed successfully.
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/dw_foundation.sldb'
elaborate flexbyte_pts_sr -lib WORK
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/gtech.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/standard.sldb'
  Loading link library 'osu05_stdcells'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./source/flexbyte_pts_sr.sv:46: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Inferred memory devices in process
	in routine flexbyte_pts_sr line 30 in file
		'./source/flexbyte_pts_sr.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    curr_data_reg    | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'flexbyte_pts_sr'.
uniquify
# Step 2: Set design constraints
# Uncomment below to set timing, area, power, etc. constraints
# set_max_delay <delay> -from "<input>" -to "<output>"
# set_max_area <area>
# set_max_total_power <power> mW
# Step 3: Compile the design
compile -map_effort medium
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.1 |     *     |
| Licensed DW Building Blocks        | K-2015.06-DWBB_201506.1 |           |
============================================================================


Information: There are 63 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'flexbyte_pts_sr'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'flexbyte_pts_sr' has no optimization constraints set. (OPT-108)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'flexbyte_pts_sr'
  Mapping 'flexbyte_pts_sr'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00  299088.0      0.00       0.0       8.9                          
    0:00:00  299088.0      0.00       0.0       8.9                          
    0:00:00  299088.0      0.00       0.0       8.9                          
    0:00:00  299088.0      0.00       0.0       8.9                          
    0:00:00  299088.0      0.00       0.0       8.9                          
    0:00:01  299088.0      0.00       0.0       8.9                          
    0:00:01  299088.0      0.00       0.0       8.9                          
    0:00:01  299088.0      0.00       0.0       8.9                          
    0:00:01  299088.0      0.00       0.0       8.9                          
    0:00:01  299088.0      0.00       0.0       8.9                          
    0:00:01  299088.0      0.00       0.0       8.9                          
    0:00:01  299088.0      0.00       0.0       8.9                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01  299088.0      0.00       0.0       8.9                          
    0:00:01  299088.0      0.00       0.0       8.9                          
    0:00:01  299088.0      0.00       0.0       8.9                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01  299088.0      0.00       0.0       8.9                          
    0:00:01  300384.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01  300384.0      0.00       0.0       0.0                          
    0:00:01  300384.0      0.00       0.0       0.0                          
    0:00:01  300240.0      0.00       0.0       0.0                          
    0:00:01  300240.0      0.00       0.0       0.0                          
    0:00:01  300240.0      0.00       0.0       0.0                          
    0:00:01  300240.0      0.00       0.0       0.0                          
    0:00:01  300240.0      0.00       0.0       0.0                          
    0:00:01  300240.0      0.00       0.0       0.0                          
    0:00:01  300240.0      0.00       0.0       0.0                          
    0:00:01  300240.0      0.00       0.0       0.0                          
    0:00:01  300240.0      0.00       0.0       0.0                          
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
# Step 4: Output reports
report_timing -path full -delay max -max_paths 1 -nworst 1 > reports/flexbyte_pts_sr.rep
report_area >> reports/flexbyte_pts_sr.rep
report_power -hier >> reports/flexbyte_pts_sr.rep
# Step 5: Output final VHDL and Verilog files
write_file -format verilog -hierarchy -output "mapped/flexbyte_pts_sr.v"
Writing verilog file '/home/ecegrid/a/mg135/ece337/project/mapped/flexbyte_pts_sr.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
echo "\nScript Done\n"

Script Done

echo "\nChecking Design\n"

Checking Design

check_design
 
****************************************
check_design summary:
Version:     K-2015.06-SP1
Date:        Thu Apr 26 23:19:04 2018
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     63
    Shorted outputs (LINT-31)                                      31
    Constant outputs (LINT-52)                                     32
--------------------------------------------------------------------------------

Warning: In design 'flexbyte_pts_sr', output port 'data_out[63]' is connected directly to output port 'data_out[32]'. (LINT-31)
Warning: In design 'flexbyte_pts_sr', output port 'data_out[63]' is connected directly to output port 'data_out[33]'. (LINT-31)
Warning: In design 'flexbyte_pts_sr', output port 'data_out[63]' is connected directly to output port 'data_out[34]'. (LINT-31)
Warning: In design 'flexbyte_pts_sr', output port 'data_out[63]' is connected directly to output port 'data_out[35]'. (LINT-31)
Warning: In design 'flexbyte_pts_sr', output port 'data_out[63]' is connected directly to output port 'data_out[36]'. (LINT-31)
Warning: In design 'flexbyte_pts_sr', output port 'data_out[63]' is connected directly to output port 'data_out[37]'. (LINT-31)
Warning: In design 'flexbyte_pts_sr', output port 'data_out[63]' is connected directly to output port 'data_out[38]'. (LINT-31)
Warning: In design 'flexbyte_pts_sr', output port 'data_out[63]' is connected directly to output port 'data_out[39]'. (LINT-31)
Warning: In design 'flexbyte_pts_sr', output port 'data_out[63]' is connected directly to output port 'data_out[40]'. (LINT-31)
Warning: In design 'flexbyte_pts_sr', output port 'data_out[63]' is connected directly to output port 'data_out[41]'. (LINT-31)
Warning: In design 'flexbyte_pts_sr', output port 'data_out[63]' is connected directly to output port 'data_out[42]'. (LINT-31)
Warning: In design 'flexbyte_pts_sr', output port 'data_out[63]' is connected directly to output port 'data_out[43]'. (LINT-31)
Warning: In design 'flexbyte_pts_sr', output port 'data_out[63]' is connected directly to output port 'data_out[44]'. (LINT-31)
Warning: In design 'flexbyte_pts_sr', output port 'data_out[63]' is connected directly to output port 'data_out[45]'. (LINT-31)
Warning: In design 'flexbyte_pts_sr', output port 'data_out[63]' is connected directly to output port 'data_out[46]'. (LINT-31)
Warning: In design 'flexbyte_pts_sr', output port 'data_out[63]' is connected directly to output port 'data_out[47]'. (LINT-31)
Warning: In design 'flexbyte_pts_sr', output port 'data_out[63]' is connected directly to output port 'data_out[48]'. (LINT-31)
Warning: In design 'flexbyte_pts_sr', output port 'data_out[63]' is connected directly to output port 'data_out[49]'. (LINT-31)
Warning: In design 'flexbyte_pts_sr', output port 'data_out[63]' is connected directly to output port 'data_out[50]'. (LINT-31)
Warning: In design 'flexbyte_pts_sr', output port 'data_out[63]' is connected directly to output port 'data_out[51]'. (LINT-31)
Warning: In design 'flexbyte_pts_sr', output port 'data_out[63]' is connected directly to output port 'data_out[52]'. (LINT-31)
Warning: In design 'flexbyte_pts_sr', output port 'data_out[63]' is connected directly to output port 'data_out[53]'. (LINT-31)
Warning: In design 'flexbyte_pts_sr', output port 'data_out[63]' is connected directly to output port 'data_out[54]'. (LINT-31)
Warning: In design 'flexbyte_pts_sr', output port 'data_out[63]' is connected directly to output port 'data_out[55]'. (LINT-31)
Warning: In design 'flexbyte_pts_sr', output port 'data_out[63]' is connected directly to output port 'data_out[56]'. (LINT-31)
Warning: In design 'flexbyte_pts_sr', output port 'data_out[63]' is connected directly to output port 'data_out[57]'. (LINT-31)
Warning: In design 'flexbyte_pts_sr', output port 'data_out[63]' is connected directly to output port 'data_out[58]'. (LINT-31)
Warning: In design 'flexbyte_pts_sr', output port 'data_out[63]' is connected directly to output port 'data_out[59]'. (LINT-31)
Warning: In design 'flexbyte_pts_sr', output port 'data_out[63]' is connected directly to output port 'data_out[60]'. (LINT-31)
Warning: In design 'flexbyte_pts_sr', output port 'data_out[63]' is connected directly to output port 'data_out[61]'. (LINT-31)
Warning: In design 'flexbyte_pts_sr', output port 'data_out[63]' is connected directly to output port 'data_out[62]'. (LINT-31)
Warning: In design 'flexbyte_pts_sr', output port 'data_out[63]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'flexbyte_pts_sr', output port 'data_out[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'flexbyte_pts_sr', output port 'data_out[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'flexbyte_pts_sr', output port 'data_out[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'flexbyte_pts_sr', output port 'data_out[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'flexbyte_pts_sr', output port 'data_out[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'flexbyte_pts_sr', output port 'data_out[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'flexbyte_pts_sr', output port 'data_out[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'flexbyte_pts_sr', output port 'data_out[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'flexbyte_pts_sr', output port 'data_out[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'flexbyte_pts_sr', output port 'data_out[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'flexbyte_pts_sr', output port 'data_out[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'flexbyte_pts_sr', output port 'data_out[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'flexbyte_pts_sr', output port 'data_out[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'flexbyte_pts_sr', output port 'data_out[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'flexbyte_pts_sr', output port 'data_out[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'flexbyte_pts_sr', output port 'data_out[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'flexbyte_pts_sr', output port 'data_out[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'flexbyte_pts_sr', output port 'data_out[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'flexbyte_pts_sr', output port 'data_out[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'flexbyte_pts_sr', output port 'data_out[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'flexbyte_pts_sr', output port 'data_out[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'flexbyte_pts_sr', output port 'data_out[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'flexbyte_pts_sr', output port 'data_out[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'flexbyte_pts_sr', output port 'data_out[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'flexbyte_pts_sr', output port 'data_out[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'flexbyte_pts_sr', output port 'data_out[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'flexbyte_pts_sr', output port 'data_out[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'flexbyte_pts_sr', output port 'data_out[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'flexbyte_pts_sr', output port 'data_out[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'flexbyte_pts_sr', output port 'data_out[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'flexbyte_pts_sr', output port 'data_out[32]' is connected directly to 'logic 0'. (LINT-52)
quit

Thank you...
Done


