{"vcs1":{"timestamp_begin":1680798282.515697604, "rt":1.37, "ut":0.20, "st":0.12}}
{"vcselab":{"timestamp_begin":1680798283.919705583, "rt":1.03, "ut":0.18, "st":0.09}}
{"link":{"timestamp_begin":1680798285.269438152, "rt":1.03, "ut":0.07, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680798282.235211813}
{"VCS_COMP_START_TIME": 1680798282.235211813}
{"VCS_COMP_END_TIME": 1680798287.118731662}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338296}}
{"stitch_vcselab": {"peak_mem": 222604}}
