<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="pll_adc10bit_65" module="PLL" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2015 02 10 14:29:41.127" version="5.3" type="Module" synthesis="synplify" source_format="VHDL">
  <Package>
		<File name="pll_adc10bit_65.lpc" type="lpc" modified="2015 02 10 14:29:38.000"/>
		<File name="pll_adc10bit_65.vhd" type="top_level_vhdl" modified="2015 02 10 14:29:38.000"/>
		<File name="pll_adc10bit_65_tmpl.vhd" type="template_vhdl" modified="2015 02 10 14:29:38.000"/>
  </Package>
</DiamondModule>
