//
// File created by:  irun
// Do not modify this file

s1::(11Sep2023:03:04:06):( ncverilog /home/YuChengWang/Verilog_Classic_Problems/TrafficLight/sim/traffic_light_tb.v /home/YuChengWang/Verilog_Classic_Problems/TrafficLight/src/traffic_light.v +incdir+/home/YuChengWang/Verilog_Classic_Problems/TrafficLight/src +nc64bit +access+r +define+FSDB_FILE="traffic_light.fsdb" )
s2::(11Sep2023:03:04:26):( ncverilog /home/YuChengWang/Verilog_Classic_Problems/TrafficLight/sim/traffic_light_tb.v /home/YuChengWang/Verilog_Classic_Problems/TrafficLight/syn/traffic_light_syn.v -v /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +nc64bit +access+r +define+FSDB_FILE="traffic_light.fsdb" +define+SDF +define+SDFFILE="/home/YuChengWang/Verilog_Classic_Problems/TrafficLight/syn/traffic_light_syn.sdf" )
s3::(11Sep2023:03:08:24):( ncverilog /home/YuChengWang/Verilog_Classic_Problems/TrafficLight/sim/traffic_light_tb.v /home/YuChengWang/Verilog_Classic_Problems/TrafficLight/syn/traffic_light_syn.v -v /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +nc64bit +access+r +define+FSDB_FILE="traffic_light.fsdb" +define+SDF +define+SDFFILE="/home/YuChengWang/Verilog_Classic_Problems/TrafficLight/syn/traffic_light_syn.sdf" )
