Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Mar  2 18:54:41 2021
| Host         : DESKTOP-1NPBEFB running 64-bit major release  (build 9200)
| Command      : report_methodology -file rvfpga_methodology_drc_routed.rpt -pb rvfpga_methodology_drc_routed.pb -rpx rvfpga_methodology_drc_routed.rpx
| Design       : rvfpga
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 322
+-----------+------------------+--------------------------------------------------------------------+------------+
| Rule      | Severity         | Description                                                        | Violations |
+-----------+------------------+--------------------------------------------------------------------+------------+
| TIMING-4  | Critical Warning | Invalid primary clock redefinition on a clock tree                 | 1          |
| TIMING-6  | Critical Warning | No common primary clock between related clocks                     | 4          |
| TIMING-7  | Critical Warning | No common node between related clocks                              | 2          |
| TIMING-14 | Critical Warning | LUT on the clock tree                                              | 52         |
| TIMING-27 | Critical Warning | Invalid primary clock on hierarchical pin                          | 1          |
| TIMING-51 | Critical Warning | No common phase between related clocks from parallel MMCMs or PLLs | 2          |
| DPIR-1    | Warning          | Asynchronous driver check                                          | 152        |
| LUTAR-1   | Warning          | LUT drives async reset alert                                       | 5          |
| SYNTH-6   | Warning          | Timing of a block RAM might be sub-optimal                         | 27         |
| SYNTH-10  | Warning          | Wide multiplier                                                    | 4          |
| TIMING-9  | Warning          | Unknown CDC Logic                                                  | 1          |
| TIMING-16 | Warning          | Large setup violation                                              | 49         |
| TIMING-18 | Warning          | Missing input or output delay                                      | 22         |
+-----------+------------------+--------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-4#1 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock rojoClk/inst/clk_in1 is defined downstream of clock sys_clk_pin and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks clk_75_clk_wiz_0 and clk_core are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_75_clk_wiz_0] -to [get_clocks clk_core]
Related violations: <none>

TIMING-6#2 Critical Warning
No common primary clock between related clocks  
The clocks clk_core and clk_75_clk_wiz_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_core] -to [get_clocks clk_75_clk_wiz_0]
Related violations: <none>

TIMING-6#3 Critical Warning
No common primary clock between related clocks  
The clocks clk_core and tck_dtmcs are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_core] -to [get_clocks tck_dtmcs]
Related violations: <none>

TIMING-6#4 Critical Warning
No common primary clock between related clocks  
The clocks tck_dtmcs and clk_core are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks tck_dtmcs] -to [get_clocks clk_core]
Related violations: <none>

TIMING-7#1 Critical Warning
No common node between related clocks  
The clocks clk_core and tck_dtmcs are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_core] -to [get_clocks tck_dtmcs]
Related violations: <none>

TIMING-7#2 Critical Warning
No common node between related clocks  
The clocks tck_dtmcs and clk_core are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks tck_dtmcs] -to [get_clocks clk_core]
Related violations: <none>

TIMING-14#1 Critical Warning
LUT on the clock tree  
The LUT clk_gen/dout[0]_i_1__137 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#2 Critical Warning
LUT on the clock tree  
The LUT clk_gen/dout[0]_i_1__138 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#3 Critical Warning
LUT on the clock tree  
The LUT clk_gen/dout[0]_i_1__398 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#4 Critical Warning
LUT on the clock tree  
The LUT clk_gen/dout[0]_i_1__399 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#5 Critical Warning
LUT on the clock tree  
The LUT clk_gen/dout[0]_i_2__133 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#6 Critical Warning
LUT on the clock tree  
The LUT clk_gen/dout[0]_i_2__134 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#7 Critical Warning
LUT on the clock tree  
The LUT clk_gen/dout[0]_i_2__135 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#8 Critical Warning
LUT on the clock tree  
The LUT clk_gen/dout[0]_i_2__136 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#9 Critical Warning
LUT on the clock tree  
The LUT clk_gen/dout[0]_i_2__300 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#10 Critical Warning
LUT on the clock tree  
The LUT clk_gen/dout[0]_i_2__301 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#11 Critical Warning
LUT on the clock tree  
The LUT clk_gen/dout[0]_i_2__302 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#12 Critical Warning
LUT on the clock tree  
The LUT clk_gen/dout[0]_i_2__303 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#13 Critical Warning
LUT on the clock tree  
The LUT clk_gen/dout[0]_i_2__304 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#14 Critical Warning
LUT on the clock tree  
The LUT clk_gen/dout[0]_i_2__305 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#15 Critical Warning
LUT on the clock tree  
The LUT clk_gen/dout[0]_i_2__306 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#16 Critical Warning
LUT on the clock tree  
The LUT clk_gen/dout[0]_i_2__307 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#17 Critical Warning
LUT on the clock tree  
The LUT clk_gen/dout[0]_i_2__308 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#18 Critical Warning
LUT on the clock tree  
The LUT clk_gen/dout[0]_i_2__46 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#19 Critical Warning
LUT on the clock tree  
The LUT clk_gen/dout[1]_i_2__220 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#20 Critical Warning
LUT on the clock tree  
The LUT clk_gen/dout[1]_i_2__221 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#21 Critical Warning
LUT on the clock tree  
The LUT clk_gen/dout[1]_i_2__222 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#22 Critical Warning
LUT on the clock tree  
The LUT clk_gen/dout[1]_i_2__223 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#23 Critical Warning
LUT on the clock tree  
The LUT clk_gen/dout[1]_i_2__94 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#24 Critical Warning
LUT on the clock tree  
The LUT clk_gen/dout[1]_i_5__62 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#25 Critical Warning
LUT on the clock tree  
The LUT clk_gen/dout[1]_i_6__51 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#26 Critical Warning
LUT on the clock tree  
The LUT clk_gen/dout[1]_i_6__52 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#27 Critical Warning
LUT on the clock tree  
The LUT clk_gen/dout[1]_i_6__53 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#28 Critical Warning
LUT on the clock tree  
The LUT clk_gen/dout[2]_i_2__105 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#29 Critical Warning
LUT on the clock tree  
The LUT clk_gen/dout[2]_i_2__106 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#30 Critical Warning
LUT on the clock tree  
The LUT clk_gen/dout[2]_i_2__107 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#31 Critical Warning
LUT on the clock tree  
The LUT clk_gen/dout[2]_i_2__108 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#32 Critical Warning
LUT on the clock tree  
The LUT clk_gen/dout[2]_i_2__109 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#33 Critical Warning
LUT on the clock tree  
The LUT clk_gen/dout[2]_i_2__110 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#34 Critical Warning
LUT on the clock tree  
The LUT clk_gen/dout[2]_i_2__111 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#35 Critical Warning
LUT on the clock tree  
The LUT clk_gen/dout[2]_i_2__112 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#36 Critical Warning
LUT on the clock tree  
The LUT clk_gen/dout[31]_i_5__52 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#37 Critical Warning
LUT on the clock tree  
The LUT clk_gen/dout[31]_i_9__20 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#38 Critical Warning
LUT on the clock tree  
The LUT clk_gen/rptc_hrc[31]_i_3 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#39 Critical Warning
LUT on the clock tree  
The LUT swervolf/swerv_eh1/mem/ram_core_reg_0_i_1 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#40 Critical Warning
LUT on the clock tree  
The LUT swervolf/swerv_eh1/mem/ram_core_reg_0_i_1__0 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#41 Critical Warning
LUT on the clock tree  
The LUT swervolf/swerv_eh1/mem/ram_core_reg_0_i_1__1 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#42 Critical Warning
LUT on the clock tree  
The LUT swervolf/swerv_eh1/mem/ram_core_reg_0_i_1__2 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#43 Critical Warning
LUT on the clock tree  
The LUT swervolf/swerv_eh1/mem/ram_core_reg_0_i_1__3 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#44 Critical Warning
LUT on the clock tree  
The LUT swervolf/swerv_eh1/mem/ram_core_reg_0_i_1__4 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#45 Critical Warning
LUT on the clock tree  
The LUT swervolf/swerv_eh1/mem/ram_core_reg_0_i_1__5 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#46 Critical Warning
LUT on the clock tree  
The LUT swervolf/swerv_eh1/mem/ram_core_reg_0_i_1__6 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#47 Critical Warning
LUT on the clock tree  
The LUT swervolf/swerv_eh1/mem/ram_core_reg_i_1__15 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#48 Critical Warning
LUT on the clock tree  
The LUT swervolf/swerv_eh1/mem/ram_core_reg_i_1__16 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#49 Critical Warning
LUT on the clock tree  
The LUT swervolf/swerv_eh1/mem/ram_core_reg_i_1__17 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#50 Critical Warning
LUT on the clock tree  
The LUT swervolf/swerv_eh1/mem/ram_core_reg_i_1__18 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#51 Critical Warning
LUT on the clock tree  
The LUT swervolf/timer_ptc/rptc_cntr[31]_i_3 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#52 Critical Warning
LUT on the clock tree  
The LUT swervolf/timer_ptc/rptc_lrc[31]_i_3 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-27#1 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock rojoClk/inst/clk_in1 is created on an inappropriate internal pin rojoClk/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

TIMING-51#1 Critical Warning
No common phase between related clocks from parallel MMCMs or PLLs  
The clocks clk_75_clk_wiz_0 and clk_core are timed together but have no phase relationship. The design could fail in hardware. The clocks originate from two parallel MMCMs or PLLs and at least one of the block's clock dividers is not set to 1. To be safely timed, all parallel MMCMs or PLLs must have the clock divider set to 1.
Related violations: <none>

TIMING-51#2 Critical Warning
No common phase between related clocks from parallel MMCMs or PLLs  
The clocks clk_core and clk_75_clk_wiz_0 are timed together but have no phase relationship. The design could fail in hardware. The clocks originate from two parallel MMCMs or PLLs and at least one of the block's clock dividers is not set to 1. To be safely timed, all parallel MMCMs or PLLs must have the clock divider set to 1.
Related violations: <none>

DPIR-1#1 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#2 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#3 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#4 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#5 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#6 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#7 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#8 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#9 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#10 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#11 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#12 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#13 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#14 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#15 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#16 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#17 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#18 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#19 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#20 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#21 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#22 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#23 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#24 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#25 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#26 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#27 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#28 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#29 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#30 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#31 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#32 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#33 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#34 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#35 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#36 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#37 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#38 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#39 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#40 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#41 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#42 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#43 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#44 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#45 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#46 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#47 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#48 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#49 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#50 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#51 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#52 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#53 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#54 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#55 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#56 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#57 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#58 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#59 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#60 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#61 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#62 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#63 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#64 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#65 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#66 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#67 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#68 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#69 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#70 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#71 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#72 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#73 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#74 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#75 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#76 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#77 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#78 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#79 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#80 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#81 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#82 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#83 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#84 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#85 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#86 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#87 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#88 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#89 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#90 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#91 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#92 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#93 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#94 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#95 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#96 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#97 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#98 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#99 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#100 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#101 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#102 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#103 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#104 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#105 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#106 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#107 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#108 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#109 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#110 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#111 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#112 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#113 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#114 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#115 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#116 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#117 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#118 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#119 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#120 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#121 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#122 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#123 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#124 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#125 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#126 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#127 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#128 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#129 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#130 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#131 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#132 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#133 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#134 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#135 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#136 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#137 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#138 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#139 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#140 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#141 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#142 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#143 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#144 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#145 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#146 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#147 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#148 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#149 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#150 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#151 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#152 Warning
Asynchronous driver check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2 input pin swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell clk_gen/dout[15]_i_2__80, with 2 or more inputs, drives asynchronous preset/clear pin(s) swervolf/swerv_eh1/swerv/dbg/axi_arready_ff/dffs/dout_reg[0]/CLR, swervolf/swerv_eh1/swerv/dbg/axi_arvalid_ff/dffs/dout_reg[0]/CLR, swervolf/swerv_eh1/swerv/dbg/axi_awready_ff/dffs/dout_reg[0]/CLR, swervolf/swerv_eh1/swerv/dbg/axi_awvalid_ff/dffs/dout_reg[0]/CLR, swervolf/swerv_eh1/swerv/dbg/axi_bready_ff/dffs/dout_reg[0]/CLR, swervolf/swerv_eh1/swerv/dbg/axi_bvalid_ff/dffs/dout_reg[0]/CLR, swervolf/swerv_eh1/swerv/dbg/axi_rvalid_ff/dffs/dout_reg[0]/CLR, swervolf/swerv_eh1/swerv/dbg/axi_wready_ff/dffs/dout_reg[0]/CLR, swervolf/swerv_eh1/swerv/dbg/dbg_sbdata0_reg/genblock.dff/dffs/dout_reg[0]/CLR, swervolf/swerv_eh1/swerv/dbg/dbg_sbdata0_reg/genblock.dff/dffs/dout_reg[10]/CLR, swervolf/swerv_eh1/swerv/dbg/dbg_sbdata0_reg/genblock.dff/dffs/dout_reg[11]/CLR, swervolf/swerv_eh1/swerv/dbg/dbg_sbdata0_reg/genblock.dff/dffs/dout_reg[12]/CLR, swervolf/swerv_eh1/swerv/dbg/dbg_sbdata0_reg/genblock.dff/dffs/dout_reg[13]/CLR, swervolf/swerv_eh1/swerv/dbg/dbg_sbdata0_reg/genblock.dff/dffs/dout_reg[14]/CLR, swervolf/swerv_eh1/swerv/dbg/dbg_sbdata0_reg/genblock.dff/dffs/dout_reg[15]/CLR (the first 15 of 325 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell clk_gen/dout[1]_i_1__545, with 2 or more inputs, drives asynchronous preset/clear pin(s) swervolf/swerv_eh1/swerv/pic_ctrl_inst/SETREG[1].NON_ZERO_INT.config_gw_inst/int_pend_ff/dout_reg[0]/CLR, swervolf/swerv_eh1/swerv/pic_ctrl_inst/SETREG[1].NON_ZERO_INT.gw_config_ff/dffs/dout_reg[0]/CLR, swervolf/swerv_eh1/swerv/pic_ctrl_inst/SETREG[1].NON_ZERO_INT.gw_config_ff/dffs/dout_reg[1]/CLR, swervolf/swerv_eh1/swerv/pic_ctrl_inst/SETREG[2].NON_ZERO_INT.config_gw_inst/int_pend_ff/dout_reg[0]/CLR, swervolf/swerv_eh1/swerv/pic_ctrl_inst/SETREG[3].NON_ZERO_INT.config_gw_inst/int_pend_ff/dout_reg[0]/CLR, swervolf/swerv_eh1/swerv/pic_ctrl_inst/SETREG[4].NON_ZERO_INT.config_gw_inst/int_pend_ff/dout_reg[0]/CLR, swervolf/swerv_eh1/swerv/pic_ctrl_inst/SETREG[4].NON_ZERO_INT.gw_config_ff/dffs/dout_reg[0]/CLR, swervolf/swerv_eh1/swerv/pic_ctrl_inst/SETREG[4].NON_ZERO_INT.gw_config_ff/dffs/dout_reg[1]/CLR, swervolf/swerv_eh1/swerv/pic_ctrl_inst/SETREG[5].NON_ZERO_INT.config_gw_inst/int_pend_ff/dout_reg[0]/CLR, swervolf/swerv_eh1/swerv/pic_ctrl_inst/SETREG[6].NON_ZERO_INT.config_gw_inst/int_pend_ff/dout_reg[0]/CLR, swervolf/swerv_eh1/swerv/pic_ctrl_inst/SETREG[7].NON_ZERO_INT.config_gw_inst/int_pend_ff/dout_reg[0]/CLR, swervolf/swerv_eh1/swerv/pic_ctrl_inst/SETREG[7].NON_ZERO_INT.gw_config_ff/dffs/dout_reg[0]/CLR, swervolf/swerv_eh1/swerv/pic_ctrl_inst/SETREG[7].NON_ZERO_INT.gw_config_ff/dffs/dout_reg[1]/CLR, swervolf/swerv_eh1/swerv/pic_ctrl_inst/SETREG[8].NON_ZERO_INT.config_gw_inst/int_pend_ff/dout_reg[0]/CLR, swervolf/swerv_eh1/swerv/pic_ctrl_inst/SETREG[1].NON_ZERO_INT.intenable_ff/dffs/dout_reg[0]/CLR (the first 15 of 3835 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell clk_gen/dout[36]_i_3__6, with 2 or more inputs, drives asynchronous preset/clear pin(s) swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_addr_in_picff/dffs/dout_reg[0]/CLR, swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_addrff/genblock.dff/dffs/dout_reg[0]/CLR, swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_addrff/genblock.dff/dffs/dout_reg[10]/CLR, swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_addrff/genblock.dff/dffs/dout_reg[11]/CLR, swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_addrff/genblock.dff/dffs/dout_reg[12]/CLR, swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_addrff/genblock.dff/dffs/dout_reg[13]/CLR, swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_addrff/genblock.dff/dffs/dout_reg[14]/CLR, swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_addrff/genblock.dff/dffs/dout_reg[15]/CLR, swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_addrff/genblock.dff/dffs/dout_reg[1]/CLR, swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_addrff/genblock.dff/dffs/dout_reg[2]/CLR, swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_addrff/genblock.dff/dffs/dout_reg[3]/CLR, swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_addrff/genblock.dff/dffs/dout_reg[4]/CLR, swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_addrff/genblock.dff/dffs/dout_reg[5]/CLR, swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_addrff/genblock.dff/dffs/dout_reg[6]/CLR, swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_addrff/genblock.dff/dffs/dout_reg[7]/CLR (the first 15 of 8988 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell ddr2/ldc/FDPE_6_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ddr2/ldc/FDPE_6/PRE, ddr2/ldc/FDPE_7/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell ddr2/ldc/FDPE_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ddr2/ldc/FDPE/PRE, ddr2/ldc/FDPE_1/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

SYNTH-6#1 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance ddr2/ldc/serv_rf_top/rf_ram/memory_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#2 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance ddr2/ldc/storage_10_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#3 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance ddr2/ldc/storage_10_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#4 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#5 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#6 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#7 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#8 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#9 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#10 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#11 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#12 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#13 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#14 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#15 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#16 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#17 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#18 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#19 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#20 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#21 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#22 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#23 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#24 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#25 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#26 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#27 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-10#1 Warning
Wide multiplier  
Detected multiplier at swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 of size 18x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#2 Warning
Wide multiplier  
Detected multiplier at swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0 of size 18x16, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#3 Warning
Wide multiplier  
Detected multiplier at swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1 of size 16x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#4 Warning
Wide multiplier  
Detected multiplier at swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2 of size 16x16, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -3.181 ns between pokerojo/pixel_row_reg[5]/C (clocked by clk_75_clk_wiz_0) and partAmap/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] (clocked by clk_75_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -3.307 ns between tiffanisBot/inst/BOTREGIF/LocY_reg[3]/C (clocked by clk_75_clk_wiz_0) and swervolf/rojo_module/sync_reg[19]/D (clocked by clk_core). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -3.309 ns between pokerojo/pixel_row_reg[5]/C (clocked by clk_75_clk_wiz_0) and partAmap/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8] (clocked by clk_75_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -3.350 ns between pokerojo/pixel_row_reg[5]/C (clocked by clk_75_clk_wiz_0) and partAmap/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (clocked by clk_75_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -3.367 ns between pokerojo/pixel_row_reg[5]/C (clocked by clk_75_clk_wiz_0) and partAmap/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9] (clocked by clk_75_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -3.378 ns between pokerojo/pixel_row_reg[5]/C (clocked by clk_75_clk_wiz_0) and partAmap/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] (clocked by clk_75_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -3.385 ns between pokerojo/pixel_row_reg[5]/C (clocked by clk_75_clk_wiz_0) and partAmap/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] (clocked by clk_75_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -3.452 ns between pokerojo/pixel_row_reg[5]/C (clocked by clk_75_clk_wiz_0) and partAmap/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (clocked by clk_75_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -4.720 ns between tiffanisBot/inst/BOTREGIF/Sensors_reg[3]/C (clocked by clk_75_clk_wiz_0) and swervolf/rojo_module/sync_reg[11]/D (clocked by clk_core). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -4.737 ns between tiffanisBot/inst/BOTREGIF/LocX_reg[5]/C (clocked by clk_75_clk_wiz_0) and swervolf/rojo_module/sync_reg[29]/D (clocked by clk_core). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -4.929 ns between tiffanisBot/inst/BOTREGIF/LocY_reg[7]/C (clocked by clk_75_clk_wiz_0) and swervolf/rojo_module/sync_reg[23]/D (clocked by clk_core). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -5.046 ns between tiffanisBot/inst/BOTREGIF/Sensors_reg[6]/C (clocked by clk_75_clk_wiz_0) and swervolf/rojo_module/sync_reg[14]/D (clocked by clk_core). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -5.459 ns between tiffanisBot/inst/BOTREGIF/LocY_reg[6]/C (clocked by clk_75_clk_wiz_0) and swervolf/rojo_module/sync_reg[22]/D (clocked by clk_core). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -5.531 ns between tiffanisBot/inst/BOTREGIF/LocX_reg[3]/C (clocked by clk_75_clk_wiz_0) and swervolf/rojo_module/sync_reg[27]/D (clocked by clk_core). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -5.552 ns between tiffanisBot/inst/BOTREGIF/Sensors_reg[0]/C (clocked by clk_75_clk_wiz_0) and swervolf/rojo_module/sync_reg[8]/D (clocked by clk_core). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -5.556 ns between tiffanisBot/inst/BOTREGIF/BotInfo_reg[4]/C (clocked by clk_75_clk_wiz_0) and swervolf/rojo_module/sync_reg[4]/D (clocked by clk_core). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -5.563 ns between tiffanisBot/inst/BOTREGIF/LocY_reg[2]/C (clocked by clk_75_clk_wiz_0) and swervolf/rojo_module/sync_reg[18]/D (clocked by clk_core). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -5.571 ns between tiffanisBot/inst/BOTREGIF/BotInfo_reg[2]/C (clocked by clk_75_clk_wiz_0) and swervolf/rojo_module/sync_reg[2]/D (clocked by clk_core). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -5.681 ns between tiffanisBot/inst/BOTREGIF/LocX_reg[1]/C (clocked by clk_75_clk_wiz_0) and swervolf/rojo_module/sync_reg[25]/D (clocked by clk_core). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -5.689 ns between tiffanisBot/inst/BOTREGIF/LocX_reg[0]/C (clocked by clk_75_clk_wiz_0) and swervolf/rojo_module/sync_reg[24]/D (clocked by clk_core). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -5.695 ns between tiffanisBot/inst/BOTREGIF/LocY_reg[4]/C (clocked by clk_75_clk_wiz_0) and swervolf/rojo_module/sync_reg[20]/D (clocked by clk_core). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -5.747 ns between tiffanisBot/inst/BOTREGIF/LocY_reg[5]/C (clocked by clk_75_clk_wiz_0) and swervolf/rojo_module/sync_reg[21]/D (clocked by clk_core). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -5.779 ns between tiffanisBot/inst/BOTREGIF/LocY_reg[1]/C (clocked by clk_75_clk_wiz_0) and swervolf/rojo_module/sync_reg[17]/D (clocked by clk_core). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -5.848 ns between tiffanisBot/inst/BOTREGIF/BotInfo_reg[1]/C (clocked by clk_75_clk_wiz_0) and swervolf/rojo_module/sync_reg[1]/D (clocked by clk_core). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -5.852 ns between tiffanisBot/inst/BOTREGIF/LocY_reg[0]/C (clocked by clk_75_clk_wiz_0) and swervolf/rojo_module/sync_reg[16]/D (clocked by clk_core). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -5.964 ns between IO_BotUpdt_Sync_reg/C (clocked by clk_75_clk_wiz_0) and swervolf/pushbutton_module/sync_reg[8]/D (clocked by clk_core). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -5.999 ns between tiffanisBot/inst/BOTREGIF/Sensors_reg[7]/C (clocked by clk_75_clk_wiz_0) and swervolf/rojo_module/sync_reg[15]/D (clocked by clk_core). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -6.076 ns between tiffanisBot/inst/BOTREGIF/BotInfo_reg[0]/C (clocked by clk_75_clk_wiz_0) and swervolf/rojo_module/sync_reg[0]/D (clocked by clk_core). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -6.193 ns between tiffanisBot/inst/BOTREGIF/BotInfo_reg[5]/C (clocked by clk_75_clk_wiz_0) and swervolf/rojo_module/sync_reg[5]/D (clocked by clk_core). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -6.209 ns between tiffanisBot/inst/BOTREGIF/BotInfo_reg[6]/C (clocked by clk_75_clk_wiz_0) and swervolf/rojo_module/sync_reg[6]/D (clocked by clk_core). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -6.319 ns between tiffanisBot/inst/BOTREGIF/BotInfo_reg[7]/C (clocked by clk_75_clk_wiz_0) and swervolf/rojo_module/sync_reg[7]/D (clocked by clk_core). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -6.396 ns between tiffanisBot/inst/BOTREGIF/LocX_reg[7]/C (clocked by clk_75_clk_wiz_0) and swervolf/rojo_module/sync_reg[31]/D (clocked by clk_core). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -6.419 ns between tiffanisBot/inst/BOTREGIF/Sensors_reg[2]/C (clocked by clk_75_clk_wiz_0) and swervolf/rojo_module/sync_reg[10]/D (clocked by clk_core). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -6.425 ns between tiffanisBot/inst/BOTREGIF/LocX_reg[2]/C (clocked by clk_75_clk_wiz_0) and swervolf/rojo_module/sync_reg[26]/D (clocked by clk_core). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -6.483 ns between tiffanisBot/inst/BOTREGIF/Sensors_reg[4]/C (clocked by clk_75_clk_wiz_0) and swervolf/rojo_module/sync_reg[12]/D (clocked by clk_core). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -6.495 ns between tiffanisBot/inst/BOTREGIF/Sensors_reg[1]/C (clocked by clk_75_clk_wiz_0) and swervolf/rojo_module/sync_reg[9]/D (clocked by clk_core). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -6.499 ns between tiffanisBot/inst/BOTREGIF/Sensors_reg[5]/C (clocked by clk_75_clk_wiz_0) and swervolf/rojo_module/sync_reg[13]/D (clocked by clk_core). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -6.503 ns between tiffanisBot/inst/BOTREGIF/LocX_reg[6]/C (clocked by clk_75_clk_wiz_0) and swervolf/rojo_module/sync_reg[30]/D (clocked by clk_core). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -6.505 ns between tiffanisBot/inst/BOTREGIF/BotInfo_reg[3]/C (clocked by clk_75_clk_wiz_0) and swervolf/rojo_module/sync_reg[3]/D (clocked by clk_core). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -6.534 ns between tiffanisBot/inst/BOTREGIF/LocX_reg[4]/C (clocked by clk_75_clk_wiz_0) and swervolf/rojo_module/sync_reg[28]/D (clocked by clk_core). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -7.279 ns between swervolf/pushbutton_module/ext_pad_o_reg[0]/C (clocked by clk_core) and IO_BotUpdt_Sync_reg/D (clocked by clk_75_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -8.051 ns between swervolf/pushbutton/swtch_db_reg[2]/C (clocked by clk_core) and tiffanisBot/inst/BOTREGIF/DataOut_reg[2]/D (clocked by clk_75_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -8.058 ns between swervolf/rojo_module/ext_pad_o_reg[3]/C (clocked by clk_core) and tiffanisBot/inst/BOTREGIF/DataOut_reg[3]/D (clocked by clk_75_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -8.066 ns between swervolf/rojo_module/ext_pad_o_reg[6]/C (clocked by clk_core) and tiffanisBot/inst/BOTREGIF/DataOut_reg[6]/D (clocked by clk_75_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -8.134 ns between swervolf/rojo_module/ext_pad_o_reg[7]/C (clocked by clk_core) and tiffanisBot/inst/BOTREGIF/DataOut_reg[7]/D (clocked by clk_75_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -8.144 ns between swervolf/pushbutton/swtch_db_reg[1]_replica/C (clocked by clk_core) and tiffanisBot/inst/BOTREGIF/DataOut_reg[1]/D (clocked by clk_75_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -8.200 ns between swervolf/rojo_module/ext_pad_o_reg[5]/C (clocked by clk_core) and tiffanisBot/inst/BOTREGIF/DataOut_reg[5]/D (clocked by clk_75_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -8.213 ns between swervolf/pushbutton/swtch_db_reg[0]/C (clocked by clk_core) and tiffanisBot/inst/BOTREGIF/DataOut_reg[0]/D (clocked by clk_75_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -8.236 ns between swervolf/pushbutton/swtch_db_reg[4]_replica/C (clocked by clk_core) and tiffanisBot/inst/BOTREGIF/DataOut_reg[4]/D (clocked by clk_75_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on ddram_dq[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on ddram_dq[10] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on ddram_dq[11] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on ddram_dq[12] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on ddram_dq[13] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on ddram_dq[14] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on ddram_dq[15] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on ddram_dq[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on ddram_dq[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on ddram_dq[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on ddram_dq[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on ddram_dq[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on ddram_dq[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on ddram_dq[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on ddram_dq[8] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on ddram_dq[9] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on ddram_dqs_n[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on ddram_dqs_n[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on ddram_dqs_p[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on ddram_dqs_p[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on i_uart_rx relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on rstn relative to clock(s) sys_clk_pin
Related violations: <none>


