// Seed: 3542721611
module module_0 (
    output supply1 integer id_0,
    output logic id_1,
    input logic id_2
);
  assign id_0[1] = id_2 - id_2 ? id_2 : id_2;
  wand id_3;
  assign id_0 = (id_3);
  logic id_5 = id_4;
  type_13(
      id_3, id_3, !id_4
  );
  assign id_5 = "" + 1;
  logic id_6;
  type_15 id_7 (
      .id_0(1),
      .id_1(1)
  );
endmodule
