

================================================================
== Vivado HLS Report for 'estimate_FR_2'
================================================================
* Date:           Wed Aug 18 15:22:00 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        BIN
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.435|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  555|  675|  555|  675|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Unpack_count   |   72|   72|         3|          -|          -|    24|    no    |
        |- FR_estimation  |  384|  480|   4 ~ 5  |          -|          -|    96|    no    |
        |- Pack_outputs   |   96|  120|   4 ~ 5  |          -|          -|    24|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    150|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        6|      -|     270|    250|    -|
|Memory           |        1|      -|      14|     11|    0|
|Multiplexer      |        -|      -|       -|    288|    -|
|Register         |        -|      -|     145|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        7|      0|     429|    699|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        2|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+------------------------------+---------+-------+-----+-----+-----+
    |            Instance            |            Module            | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------------+------------------------------+---------+-------+-----+-----+-----+
    |estimate_FR_2_AXILiteS_s_axi_U  |estimate_FR_2_AXILiteS_s_axi  |        6|      0|  270|  250|    0|
    +--------------------------------+------------------------------+---------+-------+-----+-----+-----+
    |Total                           |                              |        6|      0|  270|  250|    0|
    +--------------------------------+------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory |        Module       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |FR_V_U   |estimate_FR_2_FR_V   |        0|  14|  11|    0|    96|    7|     1|          672|
    |cnt_V_U  |estimate_FR_2_cnt_V  |        1|   0|   0|    0|    96|    6|     1|          576|
    +---------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total    |                     |        1|  14|  11|    0|   192|   13|     2|         1248|
    +---------+---------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |FR_V_d0              |     +    |      0|  0|  15|           7|           7|
    |add_ln700_fu_461_p2  |     +    |      0|  0|  15|           6|           1|
    |i_fu_438_p2          |     +    |      0|  0|  15|           7|           1|
    |j_fu_341_p2          |     +    |      0|  0|  15|           5|           1|
    |k_fu_495_p2          |     +    |      0|  0|  15|           5|           1|
    |icmp_ln12_fu_335_p2  |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln19_fu_432_p2  |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln31_fu_489_p2  |   icmp   |      0|  0|  11|           5|           5|
    |or_ln14_fu_370_p2    |    or    |      0|  0|   7|           7|           1|
    |or_ln15_fu_412_p2    |    or    |      0|  0|   7|           7|           2|
    |or_ln16_fu_422_p2    |    or    |      0|  0|   7|           7|           2|
    |or_ln33_fu_514_p2    |    or    |      0|  0|   7|           7|           1|
    |or_ln34_fu_525_p2    |    or    |      0|  0|   7|           7|           2|
    |or_ln35_fu_535_p2    |    or    |      0|  0|   7|           7|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 150|          89|          38|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |FR_V_address0     |  21|          4|    7|         28|
    |FR_V_address1     |  15|          3|    7|         21|
    |ap_NS_fsm         |  62|         15|    1|         15|
    |cnt_V_address0    |  38|          7|    7|         49|
    |cnt_V_address1    |  38|          7|    7|         49|
    |cnt_V_d0          |  15|          3|    6|         18|
    |cnt_V_d1          |  27|          5|    6|         30|
    |counts_address0   |  15|          3|    5|         15|
    |i_0_reg_312       |   9|          2|    7|         14|
    |j_0_reg_288       |   9|          2|    5|         10|
    |k_0_reg_323       |   9|          2|    5|         10|
    |outputs_address0  |  15|          3|    5|         15|
    |outputs_d0        |  15|          3|   32|         96|
    +------------------+----+-----------+-----+-----------+
    |Total             | 288|         59|  100|        370|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |FR_V_load_1_reg_753    |   7|   0|    7|          0|
    |FR_V_load_reg_748      |   7|   0|    7|          0|
    |ap_CS_fsm              |  14|   0|   14|          0|
    |cnt_V_addr_4_reg_657   |   7|   0|    7|          0|
    |cnt_V_addr_9_reg_663   |   7|   0|    7|          0|
    |cnt_V_load_1_reg_708   |   6|   0|    6|          0|
    |cnt_V_load_reg_703     |   6|   0|    6|          0|
    |i_0_reg_312            |   7|   0|    7|          0|
    |i_reg_631              |   7|   0|    7|          0|
    |j_0_reg_288            |   5|   0|    5|          0|
    |j_reg_602              |   5|   0|    5|          0|
    |k_0_reg_323            |   5|   0|    5|          0|
    |k_reg_672              |   5|   0|    5|          0|
    |p_090_0217_reg_300     |   1|   0|    1|          0|
    |shl_ln1_reg_677        |   5|   0|    7|          2|
    |shl_ln_reg_612         |   5|   0|    7|          2|
    |trunc_ln1_reg_623      |   6|   0|    6|          0|
    |trunc_ln301_2_reg_618  |   6|   0|    6|          0|
    |trunc_ln301_3_reg_648  |   1|   0|    1|          0|
    |update_V_reg_652       |   1|   0|    1|          0|
    |zext_ln20_reg_636      |   7|   0|   64|         57|
    |zext_ln32_reg_683      |   5|   0|   64|         59|
    |zext_ln33_reg_693      |   5|   0|   64|         59|
    |zext_ln34_reg_713      |   5|   0|   64|         59|
    |zext_ln35_reg_723      |   5|   0|   64|         59|
    |zext_ln36_1_reg_733    |   5|   0|   64|         59|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 145|   0|  501|        356|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |    AXILiteS   |     array    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |    AXILiteS   |     array    |
|s_axi_AXILiteS_AWADDR   |  in |   11|    s_axi   |    AXILiteS   |     array    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |    AXILiteS   |     array    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |    AXILiteS   |     array    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |    AXILiteS   |     array    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |    AXILiteS   |     array    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |    AXILiteS   |     array    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |    AXILiteS   |     array    |
|s_axi_AXILiteS_ARADDR   |  in |   11|    s_axi   |    AXILiteS   |     array    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |    AXILiteS   |     array    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |    AXILiteS   |     array    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |    AXILiteS   |     array    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |    AXILiteS   |     array    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |    AXILiteS   |     array    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |    AXILiteS   |     array    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |    AXILiteS   |     array    |
|ap_clk                  |  in |    1| ap_ctrl_hs | estimate_FR_2 | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | estimate_FR_2 | return value |
|ap_start                |  in |    1| ap_ctrl_hs | estimate_FR_2 | return value |
|ap_done                 | out |    1| ap_ctrl_hs | estimate_FR_2 | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | estimate_FR_2 | return value |
|ap_ready                | out |    1| ap_ctrl_hs | estimate_FR_2 | return value |
+------------------------+-----+-----+------------+---------------+--------------+

