12:00 AM] ￼
jspark311 I'm going to attempt to write to a CPLD register (via SPI1) that trips an internal IRQ, which will cause the CPLD to send back the new IRQ register via SPI1. The new bus queue abstraction might not be completely hooked up for the sake of tracking transfer stats. So it might not reflect that way if it runs. But if I can get 0x18 to show up in the _irq_data_1/0 register, I will be very pleased.

[12:00 AM] ￼
Here we go.

**After twiddling a CPLD Register**
==< CPLDDriver >======================
-- Conf                0x04
-- Osc (Int/Ext)       off / on
-- DEN_AG Main         off
-- Bus power conserve  off
--
-- CPLD_GPIO (0/1)     hi / lo
--
-- SPI1 (online) --------------------
-- hspi1.State:        0x00000001
-- hspi1.RxXferCount:  0x0000
-- hspi1.TxXferCount:  0x0000
-- __hack_buffer       0x20010e90
--
-- _dma_r State      0x0001
-- _dma_r->CR        0x06000400
-- _dma_r->FCR       0x00000020
-- _dma_r->NDTR      0x00000000
-- Guarding queue      no
-- spi_cb_per_event    3
--
-- Xfers (fail/total)  0/0
-- Prealloc:
--    available        10
--    misses/frees     0/0
-- Work queue:
--    depth/max        0/50
--    floods           0
-- callback q depth    0
--
-- No active job.
--
-- Empty queue.
-- SPI2 (online) --------------------
-- Valid IRQ buffer:   1
-- IRQ service:        disabled
--    _irq_data_0:     00000000000000000018
--    _irq_data_1:     00000000000000000000
--    _irq_diff:       00000000000000000018
Kernel::validate_insertion() failed (-3) for MSG code XPORT_Q
Kernel::validate_insertion() failed (-3) for MSG code XPORT_Q
Kernel::validate_insertion() failed (-3) for MSG code XPORT_Q
Kernel::validate_insertion() failed (-3) for MSG code XPORT_Q
Kernel::validate_insertion() failed (-3) for MSG code XPORT_Q
-- Queue depth          0
-- Preallocation depth  12
-- Prealloc starves     0
-- events_destroyed     0
-- specificity burden   0
-- total_events         16441
-- total_events_dead    0
-- max_queue_depth      3
-- total_loops          105181579
-- max_idle_loop_time   8144
-- max_events_p_loop    2
-- Pending pipes:       0
-- Profiler:
   prealloc hit fraction:       100.000000
   CPU use by clock: 1.370497
                 Execd           Event           total us   average     worst    best      last
         (     16398)              XPORT_Q     901907        55      3097        25       437
         (        22)     USER_DEBUG_INPUT      11431       519      1841       131       323
         (         4)            I2C_Q_RDY       2499       624      1457        23        25
         (         4)             RN_RESET        400       100       107        92        95
         (         4)         RN_LOCK_LIFT        792       198       280       141       141
         (         3)            SPI_Q_RDY        198        66        72        59        72
         (         3)            SPICB_RDY        252        84        86        83        83
         (         1)       BOOT_COMPLETED       1313      1313      1313      1313      1313
         (         1)          CPLD_RST_CB        153       153       153       153       153
         (         1)       IMU_IRQ_RAISED         16        16        16        16        16
         
         
zip-slap-zip

[12:03 AM] ￼
jspark311 SPICB_RDY == SPI_Q_RDY == the number of writes I had to do. So that comes out as predicted. SPI job queue is empty, indicating success at all points, given the predicted outcome on the unrelated SPI2 subsystem.

[12:04 AM] ￼
Also, as predicted, the transfer stats are not hooked up. So I will do that now prior to testing for IMU presence.

https://github.com/jspark311/Digitabulum-Firmware/commit/fc0ac90bdfe564d8d82908e04142bb2484cba5a0

[12:16 AM] ￼
That ought to fly. Does it compile?

[12:18 AM] ￼
It do. But I'm not flashing yet. Going to try and kiss an IMU.

[12:18 AM] ￼
Frankly, I'm shocked it works.

[12:19 AM] ￼
Manuvr has gotten far better in the past 3-4 months.

[12:19 AM] ￼
Ok.... here we go.

[12:22 AM] ￼
If only I could fukin remember how to do it. My arcane key-sequence console UI is really holding the project back at this point. I want to replace it with a proper VT100 class (or similar). But I haven't found one or figured out how to write one that can retain all of its definition in flash, so as not to waste RAM with UI constants, since my bus abstraction and buffer classes now allow me to DMA to the transport directly from flash without having to plan ahead for it.

[12:25 AM] ￼
I think I need to issue "1 n 34" to scan the entire sensor front end for living IMUs.

[12:25 AM] ￼
Issuing it...

[12:26 AM] ￼
An SPIBusOp called back with an unknown register: 0x80

[12:27 AM] ￼
Ah ha! The callback logic got lost in one of the many conversions this class has undergone in the past 3 months. brb....

[12:30 AM] ￼
Oh, wow.... The root cause is: I have outgrown a very deep hack. The mem layout work in ManaManager are ready for use after the bus op refactor. I'm going to strip some code.

[12:32 AM] ￼
LegendManager::read_identities() was the stub I created many months ago for this moment. Let's see how far I took it. LegendManager is the class that ought to be concerned with IMU presence. Not CPLDDriver. So I'm going to see if I can call that function.

[12:33 AM] ￼
Blast. No way to call it with extant build. Fixing....

[12:37 AM] ￼
Man.... stub nothing.... It looks like I wrote the entire call-chain to completion from my own spec.
https://github.com/jspark311/Digitabulum-Firmware/blob/fc0ac90bdfe564d8d82908e04142bb2484cba5a0/src/Digitabulum/ManuLegend/LegendManager.cpp#L1400

I don't even remember doing that.

[12:39 AM] ￼
I was definitely coding from spec. I was being exceptionally pedantic about bus ops.

[1:27 AM] ￼
https://github.com/jspark311/Digitabulum-Firmware/commit/34e4a3e987f5e5cb1258efa040e903bd09071880

[1:28 AM] ￼
That ought to do it.

[1:28 AM] ￼
Flashing....

[1:29 AM] ￼
I should be able to get a nice console dump of IMU roll-call with those changes.

**Initial CPLD State**
==< CPLDDriver >======================
-- Conf                0x00
-- Osc (Int/Ext)       off / on
-- DEN_AG Main         off
-- Bus power conserve  off
--
-- CPLD_GPIO (0/1)     hi / lo
--
-- SPI1 (online) --------------------
-- hspi1.State:        0x00000001
-- hspi1.RxXferCount:  0x0000
-- hspi1.TxXferCount:  0x0000
-- __hack_buffer       0x20010e90
--
-- _dma_r State      0x0001
-- _dma_r->CR        0x06000400
-- _dma_r->FCR       0x00000020
-- _dma_r->NDTR      0x00000000
-- Guarding queue      no
-- spi_cb_per_event    3
--
-- Xfers (fail/total)  0/0
-- Prealloc:
--    available        10
--    misses/frees     0/0
-- Work queue:
--    depth/max        0/50
--    floods           0
-- callback q depth    0
--
-- No active job.
--
-- Empty queue.
-- SPI2 (online) --------------------
-- Valid IRQ buffer:   0
-- IRQ service:        disabled
--    _irq_data_0:     00000000000000000000
--    _irq_data_1:     00000000000000000000
--    _irq_diff:       00000000000000000000


**Initial state of IMU Identity registers**
==< ManuMgmt >======================
-- Intertial integration units: id(I/M)
--
-- Dgt      Prx        Imt        Dst
-- 0(MC)    00(00/00)     <N/A>   01(00/00)  
-- 1        02(00/00)  03(00/00)  04(00/00)  
-- 2        05(00/00)  06(00/00)  07(00/00)  
-- 3        08(00/00)  09(00/00)  10(00/00)  
-- 4        11(00/00)  12(00/00)  13(00/00)  
-- 5        14(00/00)  15(00/00)  16(00/00) 

1:34 AM] ￼
jspark311 Creature interrupt.

==< CPLDDriver >======================
-- Conf                0x00
-- Osc (Int/Ext)       off / on
-- DEN_AG Main         off
-- Bus power conserve  off
--
-- CPLD_GPIO (0/1)     hi / lo
--
-- SPI1 (online) --------------------
-- hspi1.State:        0x00000001
-- hspi1.RxXferCount:  0x0000
-- hspi1.TxXferCount:  0x0000
-- __hack_buffer       0x20010e90
--
-- _dma_r State      0x0001
-- _dma_r->CR        0x06000400
-- _dma_r->FCR       0x00000020
-- _dma_r->NDTR      0x00000000
-- Guarding queue      no
-- spi_cb_per_event    3
--
-- Xfers (fail/total)  0/0
-- Prealloc:
--    available        8
--    misses/frees     0/0
-- Work queue:
--    depth/max        1/50
--    floods           0
-- callback q depth    0
--
- Current active job:
        ---[ SPIBusOp 0x20010acc RX ]---
         xfer_state        RX-WAIT
         buf *(0x0): (17 bytes)
         (NULL BUFFER)
         Returns to prealloc
         param_len         4
         params            0x80 0x01 0x11 0x8f 
-- Queue Listing (top 1 of 1 total)
        ---[ SPIBusOp 0x20010af0 RX ]---
         xfer_state        IDLE
         buf *(0x0): (17 bytes)
         (NULL BUFFER)
         Returns to prealloc
         param_len         4
         params            0x91 0x01 0x11 0x8f 
-- SPI2 (online) --------------------
-- Valid IRQ buffer:   0
-- IRQ service:        disabled
--    _irq_data_0:     00000000000000000000
--    _irq_data_1:     00000000000000000000
--    _irq_diff:       00000000000000000000

Issuing the IMU roll-call request puts the CPLD into this state. I believe the cause is an incomplete SPIBusOp implementation. I've never used it to read from SPI. Only to write. Going' huntin'....

2:05 AM]  
jspark311 Flashing... testing a hypothesis....

[2:06 AM]  
I think the jobs are never progressing because SPIBusOp::wipe() clears the cs pin and it never gets set, thus, never advancing the transaction.

[2:06 AM]  
Lessee

- Current active job:
        ---[ SPIBusOp 0x20010acc RX ]---
         xfer_state        RX-WAIT
         buf *(0x0): (17 bytes)
         (NULL BUFFER)
         Returns to prealloc
         param_len         4
         cs_pin            30
         params            0x80 0x01 0x11 0x8f 
         
Hypothesis disproven. CS pin is set correctly. Next idea....

- Current active job:
        ---[ SPIBusOp 0x20010b14 RX ]---
         xfer_state        RX-WAIT
         buf *(0x2001716c): (17 bytes)
         0x0000: 68 ff ff ff ff ff ff ff 00 00 00 00 00 00 00 00
         0x0010: 00 
         Returns to prealloc
         param_len         4
         cs_pin            30
         params            0x80 0x01 0x11 0x8f 
         
Found cause of job failure. Was serious upstream derpage in Manuvr SPIBusOp. It has been fixed, but now debugging a crash that happens as a result of the queue workflow.

2:41 AM]  
jspark311 Intertial aspect of carpals IMU reports correctly.

[3:06 AM]  
jspark311 Confirmed: Cause of crash was hanging DMA IRQ that was never turned off after the first transfer completed. Now fixing the root-cause.

[6:41 AM]  
jspark311 Flashing one last time before sleep.

[6:41 AM]  
I think I've got it pinned down.

==< ManuMgmt >======================
-- Intertial integration units: id(I/M)
--
-- Dgt      Prx        Imt        Dst
-- 0(MC)    00(68/3d)     <N/A>   01(ff/ff)  
-- 1        02(ff/ff)  03(ff/ff)  04(ff/ff)  
-- 2        05(ff/ff)  06(ff/ff)  07(ff/ff)  
-- 3        08(ff/ff)  09(ff/ff)  10(ff/ff)  
-- 4        11(ff/ff)  12(ff/ff)  13(ff/ff)  
-- 5        14(ff/ff)  15(ff/ff)  16(ff/ff)

6:45 AM]  
jspark311 Committing

[6:46 AM]  
https://github.com/jspark311/Digitabulum-Firmware/commit/9303b5863be6dc3bf94b30fdc2b26949aac0415d

[6:46 AM]  
Ok... NOW THE MOMENT

[6:46 AM]  
Smoke testing the MC flex.

[6:48 AM]  
No heat and no smoke. Boot up current draw remains stable around 0.09A @5v.

[6:48 AM]  
Running the roll-call.

        ---[ SPIBusOp 0x20010acc RX ]---
         xfer_state        RX-WAIT
         buf *(0x2001716c): (34 bytes)
         0x0000: 68 3d ff ff ff ff ff ff ff ff ff ff ff ff ff ff
         0x0010: ff 3d 68 ff ff ff ff ff ff ff ff ff ff ff ff ff
         0x0020: ff ff 
         Returns to prealloc
         param_len         4
         cs_pin            30
         params            0x80 0x01 0x22 0x8f 
         
I now have TWO IMUs.

6:51 AM]  
jspark311 Metacarpals flex passes first (most-important) validation tests. Something is goofed in my address mapping, which is why the addresses are reversed.

[6:52 AM]  
Sleep
