============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Feb 21 2020  08:55:56 pm
  Module:                 filter_regular
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

        Pin                    Type         Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock clock_name)        launch                                         0 R 
in_reg_reg[2][0]/CP                                        0             0 R 
in_reg_reg[2][0]/Q        HS65_LS_DFPRQX35      23 97.3  129  +264     264 F 
S0[62].U0/e0[0] 
  g21402/A0                                                     +0     264   
  g21402/CO               HS65_LS_HA1X9          1  7.8   34  +118     382 F 
  g21364/A0                                                     +0     382   
  g21364/CO               HS65_LS_FA1X9          1  7.8   46  +120     503 F 
  g21309/A0                                                     +0     503   
  g21309/CO               HS65_LS_FA1X9          1  7.8   45  +126     629 F 
  g21270/A0                                                     +0     629   
  g21270/CO               HS65_LS_FA1X9          1  7.8   45  +125     754 F 
  g21223/A0                                                     +0     754   
  g21223/CO               HS65_LS_FA1X9          1  6.6   44  +122     876 F 
  g21179/A0                                                     +0     876   
  g21179/CO               HS65_LS_FA1X4          1  6.6   66  +157    1034 F 
  g21144/A0                                                     +0    1034   
  g21144/CO               HS65_LS_FA1X4          1  6.6   64  +168    1202 F 
  g21112/A0                                                     +0    1202   
  g21112/CO               HS65_LS_FA1X4          1  6.6   67  +167    1369 F 
  g21085/A0                                                     +0    1369   
  g21085/S0               HS65_LS_FA1X4          1  5.1   57  +228    1597 R 
  g21057/A0                                                     +0    1597   
  g21057/S0               HS65_LS_HA1X9          9 40.8  148  +196    1794 R 
  csa_tree_U_S63_add_90_9_groupi/in_0[9] 
    g827/CI                                                     +0    1794   
    g827/S0               HS65_LS_FA1X4          1  6.6   65  +269    2062 R 
    g813/A0                                                     +0    2062   
    g813/S0               HS65_LS_FA1X4          1  6.4   64  +232    2294 R 
    g302/B0                                                     +0    2294   
    g302/S0               HS65_LS_FA1X4          1  5.4   57  +231    2526 R 
  csa_tree_U_S63_add_90_9_groupi/out_0[9] 
  csa_tree_U_S65_add_90_9_groupi/in_0[9] 
    g1018/CI                                                    +0    2526   
    g1018/S0              HS65_LS_FA1X4          1  6.6   65  +229    2754 R 
    g1002/A0                                                    +0    2754   
    g1002/S0              HS65_LS_FA1X4          1  6.4   61  +209    2964 F 
    g282/B0                                                     +0    2964   
    g282/CO               HS65_LS_FA1X4          1  6.6   64  +167    3130 F 
    g281/A0                                                     +0    3130   
    g281/CO               HS65_LS_FA1X4          1  6.6   64  +167    3298 F 
    g280/A0                                                     +0    3298   
    g280/CO               HS65_LS_FA1X4          1  6.6   64  +167    3465 F 
    g279/A0                                                     +0    3465   
    g279/CO               HS65_LS_FA1X4          1  6.6   64  +167    3632 F 
    g278/A0                                                     +0    3632   
    g278/CO               HS65_LS_FA1X4          1  6.6   64  +167    3799 F 
    g277/A0                                                     +0    3799   
    g277/CO               HS65_LS_FA1X4          1  6.6   64  +167    3966 F 
    g276/A0                                                     +0    3966   
    g276/CO               HS65_LS_FA1X4          1  6.3   62  +166    4132 F 
    g275/A                                                      +0    4132   
    g275/Z                HS65_LSS_XOR3X2        1  3.6   92  +155    4287 F 
  csa_tree_U_S65_add_90_9_groupi/out_0[16] 
S0[62].U0/f7[10] 
reg_f7_reg[62][9]/D  <<<  HS65_LS_DFPHQX9                       +0    4287   
reg_f7_reg[62][9]/CP      setup                            0  +185    4472 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock_name)        capture                                     6987 R 
                          adjustments                         -100    6887   
-----------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :    2415ps 
Start-point  : in_reg_reg[2][0]/CP
End-point    : reg_f7_reg[62][9]/D
