 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 10
        -input_pins
        -nets
        -group REGOUT
        -max_paths 500
        -transition_time
        -capacitance
Design : bp_softcore
Version: M-2016.12-SP5-3
Date   : Sat Mar 14 10:53:33 2020
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: TYPICAL   Library: saed90nm_typ

Information: Percent of Arnoldi-based delays = 30.84%

  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[108]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3086     0.3086
  fifo_1__mem_fifo/dff/data_r_reg_108_/CLK (DFFX1)                0.1271    0.0000     0.3086 r
  fifo_1__mem_fifo/dff/data_r_reg_108_/Q (DFFX1)                  0.0446    0.1880     0.4966 r
  fifo_1__mem_fifo/dff/data_o[108] (net)        2       6.7942              0.0000     0.4966 r
  fifo_1__mem_fifo/dff/data_o[108] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.4966 r
  fifo_1__mem_fifo/data_o[108] (net)                    6.7942              0.0000     0.4966 r
  fifo_1__mem_fifo/data_o[108] (bsg_one_fifo_width_p570_3)                  0.0000     0.4966 r
  fifo_lo[148] (net)                                    6.7942              0.0000     0.4966 r
  U1959/IN2 (AND2X1)                                              0.0446   -0.0025 &   0.4941 r
  U1959/Q (AND2X1)                                                0.1778    0.1232 @   0.6173 r
  io_cmd_o[108] (net)                           4      51.6942              0.0000     0.6173 r
  io_cmd_o[108] (out)                                             0.1784   -0.0332 @   0.5841 r
  data arrival time                                                                    0.5841

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.5841
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.6841


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[63]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3045     0.3045
  fifo_1__mem_fifo/dff/data_r_reg_63_/CLK (DFFX1)                 0.1271    0.0000     0.3045 r
  fifo_1__mem_fifo/dff/data_r_reg_63_/Q (DFFX1)                   0.0508    0.1916     0.4961 r
  fifo_1__mem_fifo/dff/data_o[63] (net)         2       9.1217              0.0000     0.4961 r
  fifo_1__mem_fifo/dff/data_o[63] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4961 r
  fifo_1__mem_fifo/data_o[63] (net)                     9.1217              0.0000     0.4961 r
  fifo_1__mem_fifo/data_o[63] (bsg_one_fifo_width_p570_3)                   0.0000     0.4961 r
  fifo_lo[103] (net)                                    9.1217              0.0000     0.4961 r
  U1869/IN2 (AND2X1)                                              0.0508   -0.0054 &   0.4908 r
  U1869/Q (AND2X1)                                                0.1804    0.1243 @   0.6151 r
  io_cmd_o[63] (net)                            4      52.2757              0.0000     0.6151 r
  io_cmd_o[63] (out)                                              0.1812   -0.0228 @   0.5923 r
  data arrival time                                                                    0.5923

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.5923
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.6923


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[62]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3215     0.3215
  fifo_1__mem_fifo/dff/data_r_reg_62_/CLK (DFFX1)                 0.1459    0.0000     0.3215 r
  fifo_1__mem_fifo/dff/data_r_reg_62_/Q (DFFX1)                   0.0415    0.1875     0.5090 r
  fifo_1__mem_fifo/dff/data_o[62] (net)         2       5.7038              0.0000     0.5090 r
  fifo_1__mem_fifo/dff/data_o[62] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5090 r
  fifo_1__mem_fifo/data_o[62] (net)                     5.7038              0.0000     0.5090 r
  fifo_1__mem_fifo/data_o[62] (bsg_one_fifo_width_p570_3)                   0.0000     0.5090 r
  fifo_lo[102] (net)                                    5.7038              0.0000     0.5090 r
  U1867/IN2 (AND2X1)                                              0.0415    0.0000 &   0.5091 r
  U1867/Q (AND2X1)                                                0.1106    0.0983 @   0.6074 r
  io_cmd_o[62] (net)                            4      31.4158              0.0000     0.6074 r
  io_cmd_o[62] (out)                                              0.1107   -0.0137 @   0.5937 r
  data arrival time                                                                    0.5937

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.5937
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.6937


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_90_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[90]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3086     0.3086
  fifo_1__mem_fifo/dff/data_r_reg_90_/CLK (DFFX1)                 0.1271    0.0000     0.3086 r
  fifo_1__mem_fifo/dff/data_r_reg_90_/Q (DFFX1)                   0.0472    0.1896     0.4982 r
  fifo_1__mem_fifo/dff/data_o[90] (net)         2       7.7396              0.0000     0.4982 r
  fifo_1__mem_fifo/dff/data_o[90] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4982 r
  fifo_1__mem_fifo/data_o[90] (net)                     7.7396              0.0000     0.4982 r
  fifo_1__mem_fifo/data_o[90] (bsg_one_fifo_width_p570_3)                   0.0000     0.4982 r
  fifo_lo[130] (net)                                    7.7396              0.0000     0.4982 r
  U1923/IN2 (AND2X1)                                              0.0472   -0.0007 &   0.4976 r
  U1923/Q (AND2X1)                                                0.2039    0.1342 @   0.6318 r
  io_cmd_o[90] (net)                            4      60.1687              0.0000     0.6318 r
  io_cmd_o[90] (out)                                              0.2047   -0.0374 @   0.5945 r
  data arrival time                                                                    0.5945

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.5945
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.6945


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[58]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3089     0.3089
  fifo_1__mem_fifo/dff/data_r_reg_58_/CLK (DFFX1)                 0.1271    0.0000     0.3089 r
  fifo_1__mem_fifo/dff/data_r_reg_58_/Q (DFFX1)                   0.0400    0.1850     0.4938 r
  fifo_1__mem_fifo/dff/data_o[58] (net)         2       5.1549              0.0000     0.4938 r
  fifo_1__mem_fifo/dff/data_o[58] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4938 r
  fifo_1__mem_fifo/data_o[58] (net)                     5.1549              0.0000     0.4938 r
  fifo_1__mem_fifo/data_o[58] (bsg_one_fifo_width_p570_3)                   0.0000     0.4938 r
  fifo_lo[98] (net)                                     5.1549              0.0000     0.4938 r
  U1858/IN2 (AND2X1)                                              0.0400    0.0000 &   0.4939 r
  U1858/Q (AND2X1)                                                0.1876    0.1259 @   0.6197 r
  io_cmd_o[58] (net)                            4      54.6193              0.0000     0.6197 r
  io_cmd_o[58] (out)                                              0.1884   -0.0250 @   0.5947 r
  data arrival time                                                                    0.5947

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.5947
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.6947


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[82]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3089     0.3089
  fifo_1__mem_fifo/dff/data_r_reg_82_/CLK (DFFX1)                 0.1271    0.0000     0.3089 r
  fifo_1__mem_fifo/dff/data_r_reg_82_/Q (DFFX1)                   0.0405    0.1852     0.4942 r
  fifo_1__mem_fifo/dff/data_o[82] (net)         2       5.3071              0.0000     0.4942 r
  fifo_1__mem_fifo/dff/data_o[82] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4942 r
  fifo_1__mem_fifo/data_o[82] (net)                     5.3071              0.0000     0.4942 r
  fifo_1__mem_fifo/data_o[82] (bsg_one_fifo_width_p570_3)                   0.0000     0.4942 r
  fifo_lo[122] (net)                                    5.3071              0.0000     0.4942 r
  U1907/IN2 (AND2X1)                                              0.0405    0.0000 &   0.4942 r
  U1907/Q (AND2X1)                                                0.1953    0.1317 @   0.6259 r
  io_cmd_o[82] (net)                            4      58.3627              0.0000     0.6259 r
  io_cmd_o[82] (out)                                              0.1953   -0.0292 @   0.5967 r
  data arrival time                                                                    0.5967

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.5967
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.6967


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_102_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[102]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3057     0.3057
  fifo_1__mem_fifo/dff/data_r_reg_102_/CLK (DFFX1)                0.1271    0.0000     0.3057 r
  fifo_1__mem_fifo/dff/data_r_reg_102_/Q (DFFX1)                  0.0701    0.2022     0.5080 r
  fifo_1__mem_fifo/dff/data_o[102] (net)        2      16.5216              0.0000     0.5080 r
  fifo_1__mem_fifo/dff/data_o[102] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5080 r
  fifo_1__mem_fifo/data_o[102] (net)                   16.5216              0.0000     0.5080 r
  fifo_1__mem_fifo/data_o[102] (bsg_one_fifo_width_p570_3)                  0.0000     0.5080 r
  fifo_lo[142] (net)                                   16.5216              0.0000     0.5080 r
  U1947/IN2 (AND2X1)                                              0.0701    0.0006 &   0.5086 r
  U1947/Q (AND2X1)                                                0.1479    0.1150 @   0.6236 r
  io_cmd_o[102] (net)                           4      41.7642              0.0000     0.6236 r
  io_cmd_o[102] (out)                                             0.1482   -0.0248 @   0.5988 r
  data arrival time                                                                    0.5988

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.5988
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.6988


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[76]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3213     0.3213
  fifo_1__mem_fifo/dff/data_r_reg_76_/CLK (DFFX1)                 0.1459    0.0000     0.3213 r
  fifo_1__mem_fifo/dff/data_r_reg_76_/Q (DFFX1)                   0.0443    0.1894     0.5107 r
  fifo_1__mem_fifo/dff/data_o[76] (net)         2       6.7062              0.0000     0.5107 r
  fifo_1__mem_fifo/dff/data_o[76] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5107 r
  fifo_1__mem_fifo/data_o[76] (net)                     6.7062              0.0000     0.5107 r
  fifo_1__mem_fifo/data_o[76] (bsg_one_fifo_width_p570_3)                   0.0000     0.5107 r
  fifo_lo[116] (net)                                    6.7062              0.0000     0.5107 r
  U1895/IN2 (AND2X1)                                              0.0443   -0.0007 &   0.5100 r
  U1895/Q (AND2X1)                                                0.1157    0.1011 @   0.6111 r
  io_cmd_o[76] (net)                            4      33.2261              0.0000     0.6111 r
  io_cmd_o[76] (out)                                              0.1157   -0.0122 @   0.5988 r
  data arrival time                                                                    0.5988

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.5988
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.6988


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[78]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3213     0.3213
  fifo_1__mem_fifo/dff/data_r_reg_78_/CLK (DFFX1)                 0.1459    0.0000     0.3213 r
  fifo_1__mem_fifo/dff/data_r_reg_78_/Q (DFFX1)                   0.0426    0.1882     0.5095 r
  fifo_1__mem_fifo/dff/data_o[78] (net)         2       6.0752              0.0000     0.5095 r
  fifo_1__mem_fifo/dff/data_o[78] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5095 r
  fifo_1__mem_fifo/data_o[78] (net)                     6.0752              0.0000     0.5095 r
  fifo_1__mem_fifo/data_o[78] (bsg_one_fifo_width_p570_3)                   0.0000     0.5095 r
  fifo_lo[118] (net)                                    6.0752              0.0000     0.5095 r
  U1899/IN2 (AND2X1)                                              0.0426   -0.0013 &   0.5082 r
  U1899/Q (AND2X1)                                                0.1276    0.1064 @   0.6147 r
  io_cmd_o[78] (net)                            4      37.4650              0.0000     0.6147 r
  io_cmd_o[78] (out)                                              0.1276   -0.0148 @   0.5999 r
  data arrival time                                                                    0.5999

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.5999
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.6999


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[81]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3219     0.3219
  fifo_1__mem_fifo/dff/data_r_reg_81_/CLK (DFFX1)                 0.1459    0.0000     0.3219 r
  fifo_1__mem_fifo/dff/data_r_reg_81_/Q (DFFX1)                   0.0424    0.1881     0.5100 r
  fifo_1__mem_fifo/dff/data_o[81] (net)         2       6.0183              0.0000     0.5100 r
  fifo_1__mem_fifo/dff/data_o[81] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5100 r
  fifo_1__mem_fifo/data_o[81] (net)                     6.0183              0.0000     0.5100 r
  fifo_1__mem_fifo/data_o[81] (bsg_one_fifo_width_p570_3)                   0.0000     0.5100 r
  fifo_lo[121] (net)                                    6.0183              0.0000     0.5100 r
  U1905/IN2 (AND2X1)                                              0.0424    0.0000 &   0.5100 r
  U1905/Q (AND2X1)                                                0.1292    0.1072 @   0.6172 r
  io_cmd_o[81] (net)                            4      38.0246              0.0000     0.6172 r
  io_cmd_o[81] (out)                                              0.1292   -0.0165 @   0.6007 r
  data arrival time                                                                    0.6007

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6007
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7007


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[80]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3219     0.3219
  fifo_1__mem_fifo/dff/data_r_reg_80_/CLK (DFFX1)                 0.1459    0.0000     0.3219 r
  fifo_1__mem_fifo/dff/data_r_reg_80_/Q (DFFX1)                   0.0469    0.1910     0.5129 r
  fifo_1__mem_fifo/dff/data_o[80] (net)         2       7.6311              0.0000     0.5129 r
  fifo_1__mem_fifo/dff/data_o[80] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5129 r
  fifo_1__mem_fifo/data_o[80] (net)                     7.6311              0.0000     0.5129 r
  fifo_1__mem_fifo/data_o[80] (bsg_one_fifo_width_p570_3)                   0.0000     0.5129 r
  fifo_lo[120] (net)                                    7.6311              0.0000     0.5129 r
  U1903/IN2 (AND2X1)                                              0.0469   -0.0024 &   0.5105 r
  U1903/Q (AND2X1)                                                0.1229    0.1048 @   0.6152 r
  io_cmd_o[80] (net)                            4      35.7677              0.0000     0.6152 r
  io_cmd_o[80] (out)                                              0.1230   -0.0145 @   0.6007 r
  data arrival time                                                                    0.6007

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6007
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7007


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_104_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[104]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3060     0.3060
  fifo_1__mem_fifo/dff/data_r_reg_104_/CLK (DFFX1)                0.1271    0.0000     0.3060 r
  fifo_1__mem_fifo/dff/data_r_reg_104_/Q (DFFX1)                  0.0787    0.2066     0.5126 r
  fifo_1__mem_fifo/dff/data_o[104] (net)        2      19.7659              0.0000     0.5126 r
  fifo_1__mem_fifo/dff/data_o[104] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5126 r
  fifo_1__mem_fifo/data_o[104] (net)                   19.7659              0.0000     0.5126 r
  fifo_1__mem_fifo/data_o[104] (bsg_one_fifo_width_p570_3)                  0.0000     0.5126 r
  fifo_lo[144] (net)                                   19.7659              0.0000     0.5126 r
  U1951/IN2 (AND2X1)                                              0.0787   -0.0055 &   0.5070 r
  U1951/Q (AND2X1)                                                0.1472    0.1158 @   0.6228 r
  io_cmd_o[104] (net)                           4      41.5172              0.0000     0.6228 r
  io_cmd_o[104] (out)                                             0.1475   -0.0208 @   0.6021 r
  data arrival time                                                                    0.6021

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6021
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7021


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[68]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3217     0.3217
  fifo_1__mem_fifo/dff/data_r_reg_68_/CLK (DFFX1)                 0.1459    0.0000     0.3217 r
  fifo_1__mem_fifo/dff/data_r_reg_68_/Q (DFFX1)                   0.0413    0.1874     0.5091 r
  fifo_1__mem_fifo/dff/data_o[68] (net)         2       5.6082              0.0000     0.5091 r
  fifo_1__mem_fifo/dff/data_o[68] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5091 r
  fifo_1__mem_fifo/data_o[68] (net)                     5.6082              0.0000     0.5091 r
  fifo_1__mem_fifo/data_o[68] (bsg_one_fifo_width_p570_3)                   0.0000     0.5091 r
  fifo_lo[108] (net)                                    5.6082              0.0000     0.5091 r
  U1879/IN2 (AND2X1)                                              0.0413    0.0000 &   0.5091 r
  U1879/Q (AND2X1)                                                0.1303    0.1076 @   0.6167 r
  io_cmd_o[68] (net)                            4      38.4542              0.0000     0.6167 r
  io_cmd_o[68] (out)                                              0.1304   -0.0138 @   0.6030 r
  data arrival time                                                                    0.6030

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6030
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7030


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[70]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3218     0.3218
  fifo_1__mem_fifo/dff/data_r_reg_70_/CLK (DFFX1)                 0.1459    0.0000     0.3218 r
  fifo_1__mem_fifo/dff/data_r_reg_70_/Q (DFFX1)                   0.0426    0.1883     0.5101 r
  fifo_1__mem_fifo/dff/data_o[70] (net)         2       6.0950              0.0000     0.5101 r
  fifo_1__mem_fifo/dff/data_o[70] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5101 r
  fifo_1__mem_fifo/data_o[70] (net)                     6.0950              0.0000     0.5101 r
  fifo_1__mem_fifo/data_o[70] (bsg_one_fifo_width_p570_3)                   0.0000     0.5101 r
  fifo_lo[110] (net)                                    6.0950              0.0000     0.5101 r
  U1883/IN2 (AND2X1)                                              0.0426    0.0000 &   0.5101 r
  U1883/Q (AND2X1)                                                0.1027    0.0947 @   0.6049 r
  io_cmd_o[70] (net)                            4      28.6096              0.0000     0.6049 r
  io_cmd_o[70] (out)                                              0.1028   -0.0016 @   0.6032 r
  data arrival time                                                                    0.6032

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6032
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7032


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[114]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3085     0.3085
  fifo_1__mem_fifo/dff/data_r_reg_114_/CLK (DFFX1)                0.1271    0.0000     0.3085 r
  fifo_1__mem_fifo/dff/data_r_reg_114_/Q (DFFX1)                  0.0399    0.1849     0.4934 r
  fifo_1__mem_fifo/dff/data_o[114] (net)        2       5.1064              0.0000     0.4934 r
  fifo_1__mem_fifo/dff/data_o[114] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.4934 r
  fifo_1__mem_fifo/data_o[114] (net)                    5.1064              0.0000     0.4934 r
  fifo_1__mem_fifo/data_o[114] (bsg_one_fifo_width_p570_3)                  0.0000     0.4934 r
  fifo_lo[154] (net)                                    5.1064              0.0000     0.4934 r
  U1971/IN2 (AND2X1)                                              0.0399    0.0000 &   0.4934 r
  U1971/Q (AND2X1)                                                0.2222    0.1422 @   0.6356 r
  io_cmd_o[114] (net)                           4      67.0317              0.0000     0.6356 r
  io_cmd_o[114] (out)                                             0.2222   -0.0316 @   0.6041 r
  data arrival time                                                                    0.6041

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6041
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7041


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_107_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[107]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3068     0.3068
  fifo_1__mem_fifo/dff/data_r_reg_107_/CLK (DFFX1)                0.1271    0.0000     0.3068 r
  fifo_1__mem_fifo/dff/data_r_reg_107_/Q (DFFX1)                  0.0705    0.2024     0.5093 r
  fifo_1__mem_fifo/dff/data_o[107] (net)        2      16.6960              0.0000     0.5093 r
  fifo_1__mem_fifo/dff/data_o[107] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5093 r
  fifo_1__mem_fifo/data_o[107] (net)                   16.6960              0.0000     0.5093 r
  fifo_1__mem_fifo/data_o[107] (bsg_one_fifo_width_p570_3)                  0.0000     0.5093 r
  fifo_lo[147] (net)                                   16.6960              0.0000     0.5093 r
  U1957/IN2 (AND2X1)                                              0.0705   -0.0118 &   0.4975 r
  U1957/Q (AND2X1)                                                0.1572    0.1183 @   0.6158 r
  io_cmd_o[107] (net)                           4      45.0612              0.0000     0.6158 r
  io_cmd_o[107] (out)                                             0.1575   -0.0104 @   0.6055 r
  data arrival time                                                                    0.6055

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6055
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7055


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[120]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3086     0.3086
  fifo_1__mem_fifo/dff/data_r_reg_120_/CLK (DFFX1)                0.1271    0.0000     0.3086 r
  fifo_1__mem_fifo/dff/data_r_reg_120_/Q (DFFX1)                  0.0392    0.1844     0.4930 r
  fifo_1__mem_fifo/dff/data_o[120] (net)        2       4.8669              0.0000     0.4930 r
  fifo_1__mem_fifo/dff/data_o[120] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.4930 r
  fifo_1__mem_fifo/data_o[120] (net)                    4.8669              0.0000     0.4930 r
  fifo_1__mem_fifo/data_o[120] (bsg_one_fifo_width_p570_3)                  0.0000     0.4930 r
  fifo_lo[160] (net)                                    4.8669              0.0000     0.4930 r
  U1983/IN2 (AND2X1)                                              0.0392    0.0000 &   0.4930 r
  U1983/Q (AND2X1)                                                0.1706    0.1191 @   0.6121 r
  io_cmd_o[120] (net)                           4      49.1725              0.0000     0.6121 r
  io_cmd_o[120] (out)                                             0.1712   -0.0057 @   0.6064 r
  data arrival time                                                                    0.6064

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6064
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7064


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[59]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3216     0.3216
  fifo_1__mem_fifo/dff/data_r_reg_59_/CLK (DFFX1)                 0.1459    0.0000     0.3216 r
  fifo_1__mem_fifo/dff/data_r_reg_59_/Q (DFFX1)                   0.0493    0.1924     0.5140 r
  fifo_1__mem_fifo/dff/data_o[59] (net)         2       8.5628              0.0000     0.5140 r
  fifo_1__mem_fifo/dff/data_o[59] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5140 r
  fifo_1__mem_fifo/data_o[59] (net)                     8.5628              0.0000     0.5140 r
  fifo_1__mem_fifo/data_o[59] (bsg_one_fifo_width_p570_3)                   0.0000     0.5140 r
  fifo_lo[99] (net)                                     8.5628              0.0000     0.5140 r
  U1861/IN2 (AND2X1)                                              0.0493    0.0001 &   0.5141 r
  U1861/Q (AND2X1)                                                0.1260    0.1065 @   0.6206 r
  io_cmd_o[59] (net)                            4      36.8841              0.0000     0.6206 r
  io_cmd_o[59] (out)                                              0.1261   -0.0140 @   0.6067 r
  data arrival time                                                                    0.6067

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6067
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7067


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_118_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[118]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3069     0.3069
  fifo_1__mem_fifo/dff/data_r_reg_118_/CLK (DFFX1)                0.1271    0.0000     0.3069 r
  fifo_1__mem_fifo/dff/data_r_reg_118_/Q (DFFX1)                  0.0608    0.1972     0.5041 r
  fifo_1__mem_fifo/dff/data_o[118] (net)        2      12.9713              0.0000     0.5041 r
  fifo_1__mem_fifo/dff/data_o[118] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5041 r
  fifo_1__mem_fifo/data_o[118] (net)                   12.9713              0.0000     0.5041 r
  fifo_1__mem_fifo/data_o[118] (bsg_one_fifo_width_p570_3)                  0.0000     0.5041 r
  fifo_lo[158] (net)                                   12.9713              0.0000     0.5041 r
  U1979/IN2 (AND2X1)                                              0.0608   -0.0053 &   0.4987 r
  U1979/Q (AND2X1)                                                0.1665    0.1206 @   0.6193 r
  io_cmd_o[118] (net)                           4      48.0563              0.0000     0.6193 r
  io_cmd_o[118] (out)                                             0.1671   -0.0111 @   0.6082 r
  data arrival time                                                                    0.6082

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6082
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7082


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3314     0.3314
  fifo_0__mem_fifo/dff/data_r_reg_9_/CLK (DFFX1)                  0.1881    0.0000     0.3314 r
  fifo_0__mem_fifo/dff/data_r_reg_9_/Q (DFFX1)                    0.0646    0.2043     0.5357 r
  fifo_0__mem_fifo/dff/data_o[9] (net)          2      14.4289              0.0000     0.5357 r
  fifo_0__mem_fifo/dff/data_o[9] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5357 r
  fifo_0__mem_fifo/data_o[9] (net)                     14.4289              0.0000     0.5357 r
  fifo_0__mem_fifo/data_o[9] (bsg_one_fifo_width_p570_2)                    0.0000     0.5357 r
  fifo_lo[7] (net)                                     14.4289              0.0000     0.5357 r
  U1774/IN1 (MUX21X1)                                             0.0646   -0.0040 &   0.5317 r
  U1774/Q (MUX21X1)                                               0.2598    0.1778 @   0.7095 r
  io_cmd_o[9] (net)                             4      77.3060              0.0000     0.7095 r
  io_cmd_o[9] (out)                                               0.2598   -0.1008 @   0.6087 r
  data arrival time                                                                    0.6087

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6087
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7087


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[72]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3216     0.3216
  fifo_1__mem_fifo/dff/data_r_reg_72_/CLK (DFFX1)                 0.1459    0.0000     0.3216 r
  fifo_1__mem_fifo/dff/data_r_reg_72_/Q (DFFX1)                   0.0434    0.1888     0.5104 r
  fifo_1__mem_fifo/dff/data_o[72] (net)         2       6.3727              0.0000     0.5104 r
  fifo_1__mem_fifo/dff/data_o[72] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5104 r
  fifo_1__mem_fifo/data_o[72] (net)                     6.3727              0.0000     0.5104 r
  fifo_1__mem_fifo/data_o[72] (bsg_one_fifo_width_p570_3)                   0.0000     0.5104 r
  fifo_lo[112] (net)                                    6.3727              0.0000     0.5104 r
  U1887/IN2 (AND2X1)                                              0.0434   -0.0013 &   0.5090 r
  U1887/Q (AND2X1)                                                0.1175    0.1018 @   0.6108 r
  io_cmd_o[72] (net)                            4      33.8873              0.0000     0.6108 r
  io_cmd_o[72] (out)                                              0.1176    0.0005 @   0.6113 r
  data arrival time                                                                    0.6113

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6113
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7113


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[71]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3217     0.3217
  fifo_1__mem_fifo/dff/data_r_reg_71_/CLK (DFFX1)                 0.1459    0.0000     0.3217 r
  fifo_1__mem_fifo/dff/data_r_reg_71_/Q (DFFX1)                   0.0446    0.1895     0.5113 r
  fifo_1__mem_fifo/dff/data_o[71] (net)         2       6.7968              0.0000     0.5113 r
  fifo_1__mem_fifo/dff/data_o[71] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5113 r
  fifo_1__mem_fifo/data_o[71] (net)                     6.7968              0.0000     0.5113 r
  fifo_1__mem_fifo/data_o[71] (bsg_one_fifo_width_p570_3)                   0.0000     0.5113 r
  fifo_lo[111] (net)                                    6.7968              0.0000     0.5113 r
  U1885/IN2 (AND2X1)                                              0.0446    0.0001 &   0.5113 r
  U1885/Q (AND2X1)                                                0.1117    0.0992 @   0.6106 r
  io_cmd_o[71] (net)                            4      31.8308              0.0000     0.6106 r
  io_cmd_o[71] (out)                                              0.1117    0.0009 @   0.6115 r
  data arrival time                                                                    0.6115

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6115
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7115


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[108]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3086     0.3086
  fifo_1__mem_fifo/dff/data_r_reg_108_/CLK (DFFX1)                0.1271    0.0000     0.3086 r
  fifo_1__mem_fifo/dff/data_r_reg_108_/Q (DFFX1)                  0.0393    0.2044     0.5130 f
  fifo_1__mem_fifo/dff/data_o[108] (net)        2       6.4764              0.0000     0.5130 f
  fifo_1__mem_fifo/dff/data_o[108] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5130 f
  fifo_1__mem_fifo/data_o[108] (net)                    6.4764              0.0000     0.5130 f
  fifo_1__mem_fifo/data_o[108] (bsg_one_fifo_width_p570_3)                  0.0000     0.5130 f
  fifo_lo[148] (net)                                    6.4764              0.0000     0.5130 f
  U1959/IN2 (AND2X1)                                              0.0393   -0.0021 &   0.5108 f
  U1959/Q (AND2X1)                                                0.1775    0.1360 @   0.6468 f
  io_cmd_o[108] (net)                           4      50.9485              0.0000     0.6468 f
  io_cmd_o[108] (out)                                             0.1775   -0.0348 @   0.6120 f
  data arrival time                                                                    0.6120

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6120
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7120


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[69]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3215     0.3215
  fifo_1__mem_fifo/dff/data_r_reg_69_/CLK (DFFX1)                 0.1459    0.0000     0.3215 r
  fifo_1__mem_fifo/dff/data_r_reg_69_/Q (DFFX1)                   0.0451    0.1899     0.5114 r
  fifo_1__mem_fifo/dff/data_o[69] (net)         2       6.9825              0.0000     0.5114 r
  fifo_1__mem_fifo/dff/data_o[69] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5114 r
  fifo_1__mem_fifo/data_o[69] (net)                     6.9825              0.0000     0.5114 r
  fifo_1__mem_fifo/data_o[69] (bsg_one_fifo_width_p570_3)                   0.0000     0.5114 r
  fifo_lo[109] (net)                                    6.9825              0.0000     0.5114 r
  U1881/IN2 (AND2X1)                                              0.0451   -0.0007 &   0.5107 r
  U1881/Q (AND2X1)                                                0.1164    0.1015 @   0.6122 r
  io_cmd_o[69] (net)                            4      33.4972              0.0000     0.6122 r
  io_cmd_o[69] (out)                                              0.1165    0.0010 @   0.6132 r
  data arrival time                                                                    0.6132

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6132
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7132


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[119]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3088     0.3088
  fifo_1__mem_fifo/dff/data_r_reg_119_/CLK (DFFX1)                0.1271    0.0000     0.3088 r
  fifo_1__mem_fifo/dff/data_r_reg_119_/Q (DFFX1)                  0.0403    0.1852     0.4939 r
  fifo_1__mem_fifo/dff/data_o[119] (net)        2       5.2563              0.0000     0.4939 r
  fifo_1__mem_fifo/dff/data_o[119] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.4939 r
  fifo_1__mem_fifo/data_o[119] (net)                    5.2563              0.0000     0.4939 r
  fifo_1__mem_fifo/data_o[119] (bsg_one_fifo_width_p570_3)                  0.0000     0.4939 r
  fifo_lo[159] (net)                                    5.2563              0.0000     0.4939 r
  U1981/IN2 (AND2X1)                                              0.0403    0.0000 &   0.4940 r
  U1981/Q (AND2X1)                                                0.1634    0.1166 @   0.6106 r
  io_cmd_o[119] (net)                           4      46.9627              0.0000     0.6106 r
  io_cmd_o[119] (out)                                             0.1639    0.0026 @   0.6133 r
  data arrival time                                                                    0.6133

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6133
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7133


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_121_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[121]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3077     0.3077
  fifo_1__mem_fifo/dff/data_r_reg_121_/CLK (DFFX1)                0.1271    0.0000     0.3077 r
  fifo_1__mem_fifo/dff/data_r_reg_121_/Q (DFFX1)                  0.0588    0.1961     0.5038 r
  fifo_1__mem_fifo/dff/data_o[121] (net)        2      12.1941              0.0000     0.5038 r
  fifo_1__mem_fifo/dff/data_o[121] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5038 r
  fifo_1__mem_fifo/data_o[121] (net)                   12.1941              0.0000     0.5038 r
  fifo_1__mem_fifo/data_o[121] (bsg_one_fifo_width_p570_3)                  0.0000     0.5038 r
  fifo_lo[161] (net)                                   12.1941              0.0000     0.5038 r
  U1985/IN2 (AND2X1)                                              0.0588   -0.0061 &   0.4978 r
  U1985/Q (AND2X1)                                                0.1661    0.1202 @   0.6179 r
  io_cmd_o[121] (net)                           4      47.9390              0.0000     0.6179 r
  io_cmd_o[121] (out)                                             0.1667   -0.0042 @   0.6137 r
  data arrival time                                                                    0.6137

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6137
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7137


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[60]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3086     0.3086
  fifo_1__mem_fifo/dff/data_r_reg_60_/CLK (DFFX1)                 0.1271    0.0000     0.3086 r
  fifo_1__mem_fifo/dff/data_r_reg_60_/Q (DFFX1)                   0.0456    0.1886     0.4972 r
  fifo_1__mem_fifo/dff/data_o[60] (net)         2       7.1360              0.0000     0.4972 r
  fifo_1__mem_fifo/dff/data_o[60] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4972 r
  fifo_1__mem_fifo/data_o[60] (net)                     7.1360              0.0000     0.4972 r
  fifo_1__mem_fifo/data_o[60] (bsg_one_fifo_width_p570_3)                   0.0000     0.4972 r
  fifo_lo[100] (net)                                    7.1360              0.0000     0.4972 r
  U1863/IN2 (AND2X1)                                              0.0456   -0.0026 &   0.4946 r
  U1863/Q (AND2X1)                                                0.2056    0.1368 @   0.6314 r
  io_cmd_o[60] (net)                            4      61.8126              0.0000     0.6314 r
  io_cmd_o[60] (out)                                              0.2056   -0.0175 @   0.6139 r
  data arrival time                                                                    0.6139

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6139
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7139


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[66]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3217     0.3217
  fifo_1__mem_fifo/dff/data_r_reg_66_/CLK (DFFX1)                 0.1459    0.0000     0.3217 r
  fifo_1__mem_fifo/dff/data_r_reg_66_/Q (DFFX1)                   0.0424    0.1881     0.5099 r
  fifo_1__mem_fifo/dff/data_o[66] (net)         2       6.0172              0.0000     0.5099 r
  fifo_1__mem_fifo/dff/data_o[66] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5099 r
  fifo_1__mem_fifo/data_o[66] (net)                     6.0172              0.0000     0.5099 r
  fifo_1__mem_fifo/data_o[66] (bsg_one_fifo_width_p570_3)                   0.0000     0.5099 r
  fifo_lo[106] (net)                                    6.0172              0.0000     0.5099 r
  U1875/IN2 (AND2X1)                                              0.0424    0.0000 &   0.5099 r
  U1875/Q (AND2X1)                                                0.1224    0.1040 @   0.6138 r
  io_cmd_o[66] (net)                            4      35.6155              0.0000     0.6138 r
  io_cmd_o[66] (out)                                              0.1224    0.0002 @   0.6141 r
  data arrival time                                                                    0.6141

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6141
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7141


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[62]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3215     0.3215
  fifo_1__mem_fifo/dff/data_r_reg_62_/CLK (DFFX1)                 0.1459    0.0000     0.3215 r
  fifo_1__mem_fifo/dff/data_r_reg_62_/Q (DFFX1)                   0.0367    0.2039     0.5254 f
  fifo_1__mem_fifo/dff/data_o[62] (net)         2       5.3860              0.0000     0.5254 f
  fifo_1__mem_fifo/dff/data_o[62] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5254 f
  fifo_1__mem_fifo/data_o[62] (net)                     5.3860              0.0000     0.5254 f
  fifo_1__mem_fifo/data_o[62] (bsg_one_fifo_width_p570_3)                   0.0000     0.5254 f
  fifo_lo[102] (net)                                    5.3860              0.0000     0.5254 f
  U1867/IN2 (AND2X1)                                              0.0367    0.0000 &   0.5255 f
  U1867/Q (AND2X1)                                                0.1088    0.1036 @   0.6291 f
  io_cmd_o[62] (net)                            4      30.6700              0.0000     0.6291 f
  io_cmd_o[62] (out)                                              0.1088   -0.0147 @   0.6144 f
  data arrival time                                                                    0.6144

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6144
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7144


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_83_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[83]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3086     0.3086
  fifo_1__mem_fifo/dff/data_r_reg_83_/CLK (DFFX1)                 0.1271    0.0000     0.3086 r
  fifo_1__mem_fifo/dff/data_r_reg_83_/Q (DFFX1)                   0.0456    0.1886     0.4972 r
  fifo_1__mem_fifo/dff/data_o[83] (net)         2       7.1512              0.0000     0.4972 r
  fifo_1__mem_fifo/dff/data_o[83] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4972 r
  fifo_1__mem_fifo/data_o[83] (net)                     7.1512              0.0000     0.4972 r
  fifo_1__mem_fifo/data_o[83] (bsg_one_fifo_width_p570_3)                   0.0000     0.4972 r
  fifo_lo[123] (net)                                    7.1512              0.0000     0.4972 r
  U1909/IN2 (AND2X1)                                              0.0456   -0.0014 &   0.4958 r
  U1909/Q (AND2X1)                                                0.2117    0.1385 @   0.6343 r
  io_cmd_o[83] (net)                            4      63.5176              0.0000     0.6343 r
  io_cmd_o[83] (out)                                              0.2117   -0.0192 @   0.6151 r
  data arrival time                                                                    0.6151

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6151
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7151


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_105_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[105]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3086     0.3086
  fifo_1__mem_fifo/dff/data_r_reg_105_/CLK (DFFX1)                0.1271    0.0000     0.3086 r
  fifo_1__mem_fifo/dff/data_r_reg_105_/Q (DFFX1)                  0.0581    0.1957     0.5043 r
  fifo_1__mem_fifo/dff/data_o[105] (net)        2      11.9496              0.0000     0.5043 r
  fifo_1__mem_fifo/dff/data_o[105] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5043 r
  fifo_1__mem_fifo/data_o[105] (net)                   11.9496              0.0000     0.5043 r
  fifo_1__mem_fifo/data_o[105] (bsg_one_fifo_width_p570_3)                  0.0000     0.5043 r
  fifo_lo[145] (net)                                   11.9496              0.0000     0.5043 r
  U1953/IN2 (AND2X1)                                              0.0581   -0.0014 &   0.5029 r
  U1953/Q (AND2X1)                                                0.1712    0.1213 @   0.6242 r
  io_cmd_o[105] (net)                           4      49.1854              0.0000     0.6242 r
  io_cmd_o[105] (out)                                             0.1719   -0.0089 @   0.6153 r
  data arrival time                                                                    0.6153

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6153
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7153


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[64]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3219     0.3219
  fifo_1__mem_fifo/dff/data_r_reg_64_/CLK (DFFX1)                 0.1459    0.0000     0.3219 r
  fifo_1__mem_fifo/dff/data_r_reg_64_/Q (DFFX1)                   0.0491    0.1923     0.5142 r
  fifo_1__mem_fifo/dff/data_o[64] (net)         2       8.4900              0.0000     0.5142 r
  fifo_1__mem_fifo/dff/data_o[64] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5142 r
  fifo_1__mem_fifo/data_o[64] (net)                     8.4900              0.0000     0.5142 r
  fifo_1__mem_fifo/data_o[64] (bsg_one_fifo_width_p570_3)                   0.0000     0.5142 r
  fifo_lo[104] (net)                                    8.4900              0.0000     0.5142 r
  U1871/IN2 (AND2X1)                                              0.0491   -0.0011 &   0.5131 r
  U1871/Q (AND2X1)                                                0.1161    0.1018 @   0.6149 r
  io_cmd_o[64] (net)                            4      33.3555              0.0000     0.6149 r
  io_cmd_o[64] (out)                                              0.1161    0.0004 @   0.6153 r
  data arrival time                                                                    0.6153

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6153
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7153


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[116]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3085     0.3085
  fifo_1__mem_fifo/dff/data_r_reg_116_/CLK (DFFX1)                0.1271    0.0000     0.3085 r
  fifo_1__mem_fifo/dff/data_r_reg_116_/Q (DFFX1)                  0.0639    0.1989     0.5074 r
  fifo_1__mem_fifo/dff/data_o[116] (net)        2      14.1567              0.0000     0.5074 r
  fifo_1__mem_fifo/dff/data_o[116] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5074 r
  fifo_1__mem_fifo/data_o[116] (net)                   14.1567              0.0000     0.5074 r
  fifo_1__mem_fifo/data_o[116] (bsg_one_fifo_width_p570_3)                  0.0000     0.5074 r
  fifo_lo[156] (net)                                   14.1567              0.0000     0.5074 r
  U1975/IN2 (AND2X1)                                              0.0639   -0.0065 &   0.5009 r
  U1975/Q (AND2X1)                                                0.1676    0.1213 @   0.6222 r
  io_cmd_o[116] (net)                           4      48.3532              0.0000     0.6222 r
  io_cmd_o[116] (out)                                             0.1681   -0.0068 @   0.6154 r
  data arrival time                                                                    0.6154

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6154
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7154


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[65]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3220     0.3220
  fifo_1__mem_fifo/dff/data_r_reg_65_/CLK (DFFX1)                 0.1459    0.0000     0.3220 r
  fifo_1__mem_fifo/dff/data_r_reg_65_/Q (DFFX1)                   0.0508    0.1932     0.5152 r
  fifo_1__mem_fifo/dff/data_o[65] (net)         2       9.1386              0.0000     0.5152 r
  fifo_1__mem_fifo/dff/data_o[65] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5152 r
  fifo_1__mem_fifo/data_o[65] (net)                     9.1386              0.0000     0.5152 r
  fifo_1__mem_fifo/data_o[65] (bsg_one_fifo_width_p570_3)                   0.0000     0.5152 r
  fifo_lo[105] (net)                                    9.1386              0.0000     0.5152 r
  U1873/IN2 (AND2X1)                                              0.0508   -0.0035 &   0.5117 r
  U1873/Q (AND2X1)                                                0.1242    0.1058 @   0.6175 r
  io_cmd_o[65] (net)                            4      36.2111              0.0000     0.6175 r
  io_cmd_o[65] (out)                                              0.1242   -0.0014 @   0.6161 r
  data arrival time                                                                    0.6161

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6161
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7161


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[67]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3219     0.3219
  fifo_1__mem_fifo/dff/data_r_reg_67_/CLK (DFFX1)                 0.1459    0.0000     0.3219 r
  fifo_1__mem_fifo/dff/data_r_reg_67_/Q (DFFX1)                   0.0456    0.1902     0.5121 r
  fifo_1__mem_fifo/dff/data_o[67] (net)         2       7.1684              0.0000     0.5121 r
  fifo_1__mem_fifo/dff/data_o[67] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5121 r
  fifo_1__mem_fifo/data_o[67] (net)                     7.1684              0.0000     0.5121 r
  fifo_1__mem_fifo/data_o[67] (bsg_one_fifo_width_p570_3)                   0.0000     0.5121 r
  fifo_lo[107] (net)                                    7.1684              0.0000     0.5121 r
  U1877/IN2 (AND2X1)                                              0.0456    0.0001 &   0.5122 r
  U1877/Q (AND2X1)                                                0.1214    0.1039 @   0.6161 r
  io_cmd_o[67] (net)                            4      35.2470              0.0000     0.6161 r
  io_cmd_o[67] (out)                                              0.1214    0.0001 @   0.6161 r
  data arrival time                                                                    0.6161

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6161
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7161


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_96_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[96]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3048     0.3048
  fifo_1__mem_fifo/dff/data_r_reg_96_/CLK (DFFX1)                 0.1271    0.0000     0.3048 r
  fifo_1__mem_fifo/dff/data_r_reg_96_/Q (DFFX1)                   0.0635    0.1987     0.5035 r
  fifo_1__mem_fifo/dff/data_o[96] (net)         2      14.0134              0.0000     0.5035 r
  fifo_1__mem_fifo/dff/data_o[96] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5035 r
  fifo_1__mem_fifo/data_o[96] (net)                    14.0134              0.0000     0.5035 r
  fifo_1__mem_fifo/data_o[96] (bsg_one_fifo_width_p570_3)                   0.0000     0.5035 r
  fifo_lo[136] (net)                                   14.0134              0.0000     0.5035 r
  U1935/IN2 (AND2X1)                                              0.0635   -0.0056 &   0.4979 r
  U1935/Q (AND2X1)                                                0.1486    0.1151 @   0.6130 r
  io_cmd_o[96] (net)                            4      42.3511              0.0000     0.6130 r
  io_cmd_o[96] (out)                                              0.1489    0.0045 @   0.6175 r
  data arrival time                                                                    0.6175

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6175
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7175


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_115_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[115]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3089     0.3089
  fifo_1__mem_fifo/dff/data_r_reg_115_/CLK (DFFX1)                0.1271    0.0000     0.3089 r
  fifo_1__mem_fifo/dff/data_r_reg_115_/Q (DFFX1)                  0.0423    0.1864     0.4953 r
  fifo_1__mem_fifo/dff/data_o[115] (net)        2       5.9572              0.0000     0.4953 r
  fifo_1__mem_fifo/dff/data_o[115] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.4953 r
  fifo_1__mem_fifo/data_o[115] (net)                    5.9572              0.0000     0.4953 r
  fifo_1__mem_fifo/data_o[115] (bsg_one_fifo_width_p570_3)                  0.0000     0.4953 r
  fifo_lo[155] (net)                                    5.9572              0.0000     0.4953 r
  U1973/IN2 (AND2X1)                                              0.0423    0.0001 &   0.4954 r
  U1973/Q (AND2X1)                                                0.1857    0.1260 @   0.6214 r
  io_cmd_o[115] (net)                           4      54.1888              0.0000     0.6214 r
  io_cmd_o[115] (out)                                             0.1864   -0.0039 @   0.6176 r
  data arrival time                                                                    0.6176

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6176
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7176


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[73]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3217     0.3217
  fifo_1__mem_fifo/dff/data_r_reg_73_/CLK (DFFX1)                 0.1459    0.0000     0.3217 r
  fifo_1__mem_fifo/dff/data_r_reg_73_/Q (DFFX1)                   0.0459    0.1904     0.5122 r
  fifo_1__mem_fifo/dff/data_o[73] (net)         2       7.2741              0.0000     0.5122 r
  fifo_1__mem_fifo/dff/data_o[73] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5122 r
  fifo_1__mem_fifo/data_o[73] (net)                     7.2741              0.0000     0.5122 r
  fifo_1__mem_fifo/data_o[73] (bsg_one_fifo_width_p570_3)                   0.0000     0.5122 r
  fifo_lo[113] (net)                                    7.2741              0.0000     0.5122 r
  U1889/IN2 (AND2X1)                                              0.0459    0.0001 &   0.5122 r
  U1889/Q (AND2X1)                                                0.1249    0.1056 @   0.6178 r
  io_cmd_o[73] (net)                            4      36.5267              0.0000     0.6178 r
  io_cmd_o[73] (out)                                              0.1250    0.0012 @   0.6190 r
  data arrival time                                                                    0.6190

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6190
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7190


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[76]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3213     0.3213
  fifo_1__mem_fifo/dff/data_r_reg_76_/CLK (DFFX1)                 0.1459    0.0000     0.3213 r
  fifo_1__mem_fifo/dff/data_r_reg_76_/Q (DFFX1)                   0.0391    0.2058     0.5271 f
  fifo_1__mem_fifo/dff/data_o[76] (net)         2       6.3885              0.0000     0.5271 f
  fifo_1__mem_fifo/dff/data_o[76] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5271 f
  fifo_1__mem_fifo/data_o[76] (net)                     6.3885              0.0000     0.5271 f
  fifo_1__mem_fifo/data_o[76] (bsg_one_fifo_width_p570_3)                   0.0000     0.5271 f
  fifo_lo[116] (net)                                    6.3885              0.0000     0.5271 f
  U1895/IN2 (AND2X1)                                              0.0391   -0.0006 &   0.5265 f
  U1895/Q (AND2X1)                                                0.1141    0.1070 @   0.6335 f
  io_cmd_o[76] (net)                            4      32.4803              0.0000     0.6335 f
  io_cmd_o[76] (out)                                              0.1141   -0.0131 @   0.6204 f
  data arrival time                                                                    0.6204

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6204
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7204


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[79]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3089     0.3089
  fifo_1__mem_fifo/dff/data_r_reg_79_/CLK (DFFX1)                 0.1271    0.0000     0.3089 r
  fifo_1__mem_fifo/dff/data_r_reg_79_/Q (DFFX1)                   0.0498    0.1911     0.5000 r
  fifo_1__mem_fifo/dff/data_o[79] (net)         2       8.7504              0.0000     0.5000 r
  fifo_1__mem_fifo/dff/data_o[79] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5000 r
  fifo_1__mem_fifo/data_o[79] (net)                     8.7504              0.0000     0.5000 r
  fifo_1__mem_fifo/data_o[79] (bsg_one_fifo_width_p570_3)                   0.0000     0.5000 r
  fifo_lo[119] (net)                                    8.7504              0.0000     0.5000 r
  U1901/IN2 (AND2X1)                                              0.0498    0.0001 &   0.5001 r
  U1901/Q (AND2X1)                                                0.1961    0.1330 @   0.6331 r
  io_cmd_o[79] (net)                            4      58.5304              0.0000     0.6331 r
  io_cmd_o[79] (out)                                              0.1961   -0.0126 @   0.6204 r
  data arrival time                                                                    0.6204

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6204
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7204


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[86]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3085     0.3085
  fifo_1__mem_fifo/dff/data_r_reg_86_/CLK (DFFX1)                 0.1271    0.0000     0.3085 r
  fifo_1__mem_fifo/dff/data_r_reg_86_/Q (DFFX1)                   0.0449    0.1882     0.4967 r
  fifo_1__mem_fifo/dff/data_o[86] (net)         2       6.8988              0.0000     0.4967 r
  fifo_1__mem_fifo/dff/data_o[86] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4967 r
  fifo_1__mem_fifo/data_o[86] (net)                     6.8988              0.0000     0.4967 r
  fifo_1__mem_fifo/data_o[86] (bsg_one_fifo_width_p570_3)                   0.0000     0.4967 r
  fifo_lo[126] (net)                                    6.8988              0.0000     0.4967 r
  U1915/IN2 (AND2X1)                                              0.0449   -0.0014 &   0.4953 r
  U1915/Q (AND2X1)                                                0.1715    0.1198 @   0.6151 r
  io_cmd_o[86] (net)                            4      49.3177              0.0000     0.6151 r
  io_cmd_o[86] (out)                                              0.1722    0.0057 @   0.6208 r
  data arrival time                                                                    0.6208

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6208
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7208


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[63]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3045     0.3045
  fifo_1__mem_fifo/dff/data_r_reg_63_/CLK (DFFX1)                 0.1271    0.0000     0.3045 r
  fifo_1__mem_fifo/dff/data_r_reg_63_/Q (DFFX1)                   0.0446    0.2083     0.5128 f
  fifo_1__mem_fifo/dff/data_o[63] (net)         2       8.8040              0.0000     0.5128 f
  fifo_1__mem_fifo/dff/data_o[63] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5128 f
  fifo_1__mem_fifo/data_o[63] (net)                     8.8040              0.0000     0.5128 f
  fifo_1__mem_fifo/data_o[63] (bsg_one_fifo_width_p570_3)                   0.0000     0.5128 f
  fifo_lo[103] (net)                                    8.8040              0.0000     0.5128 f
  U1869/IN2 (AND2X1)                                              0.0446   -0.0047 &   0.5081 f
  U1869/Q (AND2X1)                                                0.1800    0.1380 @   0.6460 f
  io_cmd_o[63] (net)                            4      51.5299              0.0000     0.6460 f
  io_cmd_o[63] (out)                                              0.1800   -0.0252 @   0.6209 f
  data arrival time                                                                    0.6209

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6209
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7209


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[75]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3081     0.3081
  fifo_1__mem_fifo/dff/data_r_reg_75_/CLK (DFFX1)                 0.1271    0.0000     0.3081 r
  fifo_1__mem_fifo/dff/data_r_reg_75_/Q (DFFX1)                   0.0643    0.1992     0.5073 r
  fifo_1__mem_fifo/dff/data_o[75] (net)         2      14.3239              0.0000     0.5073 r
  fifo_1__mem_fifo/dff/data_o[75] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5073 r
  fifo_1__mem_fifo/data_o[75] (net)                    14.3239              0.0000     0.5073 r
  fifo_1__mem_fifo/data_o[75] (bsg_one_fifo_width_p570_3)                   0.0000     0.5073 r
  fifo_lo[115] (net)                                   14.3239              0.0000     0.5073 r
  U1893/IN2 (AND2X1)                                              0.0643   -0.0081 &   0.4992 r
  U1893/Q (AND2X1)                                                0.1559    0.1167 @   0.6160 r
  io_cmd_o[75] (net)                            4      44.5810              0.0000     0.6160 r
  io_cmd_o[75] (out)                                              0.1563    0.0055 @   0.6215 r
  data arrival time                                                                    0.6215

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6215
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7215


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[78]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3213     0.3213
  fifo_1__mem_fifo/dff/data_r_reg_78_/CLK (DFFX1)                 0.1459    0.0000     0.3213 r
  fifo_1__mem_fifo/dff/data_r_reg_78_/Q (DFFX1)                   0.0376    0.2046     0.5259 f
  fifo_1__mem_fifo/dff/data_o[78] (net)         2       5.7574              0.0000     0.5259 f
  fifo_1__mem_fifo/dff/data_o[78] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5259 f
  fifo_1__mem_fifo/data_o[78] (net)                     5.7574              0.0000     0.5259 f
  fifo_1__mem_fifo/data_o[78] (bsg_one_fifo_width_p570_3)                   0.0000     0.5259 f
  fifo_lo[118] (net)                                    5.7574              0.0000     0.5259 f
  U1899/IN2 (AND2X1)                                              0.0376   -0.0011 &   0.5248 f
  U1899/Q (AND2X1)                                                0.1266    0.1134 @   0.6382 f
  io_cmd_o[78] (net)                            4      36.7193              0.0000     0.6382 f
  io_cmd_o[78] (out)                                              0.1267   -0.0158 @   0.6224 f
  data arrival time                                                                    0.6224

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6224
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7224


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[82]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3089     0.3089
  fifo_1__mem_fifo/dff/data_r_reg_82_/CLK (DFFX1)                 0.1271    0.0000     0.3089 r
  fifo_1__mem_fifo/dff/data_r_reg_82_/Q (DFFX1)                   0.0359    0.2016     0.5105 f
  fifo_1__mem_fifo/dff/data_o[82] (net)         2       4.9894              0.0000     0.5105 f
  fifo_1__mem_fifo/dff/data_o[82] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5105 f
  fifo_1__mem_fifo/data_o[82] (net)                     4.9894              0.0000     0.5105 f
  fifo_1__mem_fifo/data_o[82] (bsg_one_fifo_width_p570_3)                   0.0000     0.5105 f
  fifo_lo[122] (net)                                    4.9894              0.0000     0.5105 f
  U1907/IN2 (AND2X1)                                              0.0359    0.0000 &   0.5105 f
  U1907/Q (AND2X1)                                                0.1973    0.1438 @   0.6543 f
  io_cmd_o[82] (net)                            4      57.6169              0.0000     0.6543 f
  io_cmd_o[82] (out)                                              0.1973   -0.0318 @   0.6225 f
  data arrival time                                                                    0.6225

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6225
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7225


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[58]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3089     0.3089
  fifo_1__mem_fifo/dff/data_r_reg_58_/CLK (DFFX1)                 0.1271    0.0000     0.3089 r
  fifo_1__mem_fifo/dff/data_r_reg_58_/Q (DFFX1)                   0.0355    0.2013     0.5101 f
  fifo_1__mem_fifo/dff/data_o[58] (net)         2       4.8371              0.0000     0.5101 f
  fifo_1__mem_fifo/dff/data_o[58] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5101 f
  fifo_1__mem_fifo/data_o[58] (net)                     4.8371              0.0000     0.5101 f
  fifo_1__mem_fifo/data_o[58] (bsg_one_fifo_width_p570_3)                   0.0000     0.5101 f
  fifo_lo[98] (net)                                     4.8371              0.0000     0.5101 f
  U1858/IN2 (AND2X1)                                              0.0355    0.0000 &   0.5102 f
  U1858/Q (AND2X1)                                                0.1877    0.1395 @   0.6497 f
  io_cmd_o[58] (net)                            4      53.8735              0.0000     0.6497 f
  io_cmd_o[58] (out)                                              0.1877   -0.0271 @   0.6226 f
  data arrival time                                                                    0.6226

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6226
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7226


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_110_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[110]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3068     0.3068
  fifo_1__mem_fifo/dff/data_r_reg_110_/CLK (DFFX1)                0.1271    0.0000     0.3068 r
  fifo_1__mem_fifo/dff/data_r_reg_110_/Q (DFFX1)                  0.0723    0.2034     0.5102 r
  fifo_1__mem_fifo/dff/data_o[110] (net)        2      17.3706              0.0000     0.5102 r
  fifo_1__mem_fifo/dff/data_o[110] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5102 r
  fifo_1__mem_fifo/data_o[110] (net)                   17.3706              0.0000     0.5102 r
  fifo_1__mem_fifo/data_o[110] (bsg_one_fifo_width_p570_3)                  0.0000     0.5102 r
  fifo_lo[150] (net)                                   17.3706              0.0000     0.5102 r
  U1963/IN2 (AND2X1)                                              0.0723   -0.0063 &   0.5039 r
  U1963/Q (AND2X1)                                                0.1561    0.1177 @   0.6216 r
  io_cmd_o[110] (net)                           4      44.5807              0.0000     0.6216 r
  io_cmd_o[110] (out)                                             0.1565    0.0010 @   0.6226 r
  data arrival time                                                                    0.6226

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6226
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7226


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_94_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[94]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3198     0.3198
  fifo_1__mem_fifo/dff/data_r_reg_94_/CLK (DFFX1)                 0.1525    0.0000     0.3198 r
  fifo_1__mem_fifo/dff/data_r_reg_94_/Q (DFFX1)                   0.0513    0.1940     0.5139 r
  fifo_1__mem_fifo/dff/data_o[94] (net)         2       9.3276              0.0000     0.5139 r
  fifo_1__mem_fifo/dff/data_o[94] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5139 r
  fifo_1__mem_fifo/data_o[94] (net)                     9.3276              0.0000     0.5139 r
  fifo_1__mem_fifo/data_o[94] (bsg_one_fifo_width_p570_3)                   0.0000     0.5139 r
  fifo_lo[134] (net)                                    9.3276              0.0000     0.5139 r
  U1931/IN2 (AND2X1)                                              0.0513    0.0002 &   0.5140 r
  U1931/Q (AND2X1)                                                0.1291    0.1082 @   0.6223 r
  io_cmd_o[94] (net)                            4      37.9703              0.0000     0.6223 r
  io_cmd_o[94] (out)                                              0.1292    0.0006 @   0.6229 r
  data arrival time                                                                    0.6229

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6229
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7229


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[95]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3045     0.3045
  fifo_1__mem_fifo/dff/data_r_reg_95_/CLK (DFFX1)                 0.1271    0.0000     0.3045 r
  fifo_1__mem_fifo/dff/data_r_reg_95_/Q (DFFX1)                   0.0780    0.2062     0.5107 r
  fifo_1__mem_fifo/dff/data_o[95] (net)         2      19.5001              0.0000     0.5107 r
  fifo_1__mem_fifo/dff/data_o[95] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5107 r
  fifo_1__mem_fifo/data_o[95] (net)                    19.5001              0.0000     0.5107 r
  fifo_1__mem_fifo/data_o[95] (bsg_one_fifo_width_p570_3)                   0.0000     0.5107 r
  fifo_lo[135] (net)                                   19.5001              0.0000     0.5107 r
  U1933/IN2 (AND2X1)                                              0.0780   -0.0058 &   0.5049 r
  U1933/Q (AND2X1)                                                0.1474    0.1155 @   0.6205 r
  io_cmd_o[95] (net)                            4      41.4619              0.0000     0.6205 r
  io_cmd_o[95] (out)                                              0.1477    0.0025 @   0.6230 r
  data arrival time                                                                    0.6230

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6230
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7230


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[81]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3219     0.3219
  fifo_1__mem_fifo/dff/data_r_reg_81_/CLK (DFFX1)                 0.1459    0.0000     0.3219 r
  fifo_1__mem_fifo/dff/data_r_reg_81_/Q (DFFX1)                   0.0375    0.2045     0.5264 f
  fifo_1__mem_fifo/dff/data_o[81] (net)         2       5.7005              0.0000     0.5264 f
  fifo_1__mem_fifo/dff/data_o[81] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5264 f
  fifo_1__mem_fifo/data_o[81] (net)                     5.7005              0.0000     0.5264 f
  fifo_1__mem_fifo/data_o[81] (bsg_one_fifo_width_p570_3)                   0.0000     0.5264 f
  fifo_lo[121] (net)                                    5.7005              0.0000     0.5264 f
  U1905/IN2 (AND2X1)                                              0.0375    0.0000 &   0.5264 f
  U1905/Q (AND2X1)                                                0.1283    0.1143 @   0.6407 f
  io_cmd_o[81] (net)                            4      37.2788              0.0000     0.6407 f
  io_cmd_o[81] (out)                                              0.1284   -0.0176 @   0.6231 f
  data arrival time                                                                    0.6231

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6231
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7231


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_90_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[90]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3086     0.3086
  fifo_1__mem_fifo/dff/data_r_reg_90_/CLK (DFFX1)                 0.1271    0.0000     0.3086 r
  fifo_1__mem_fifo/dff/data_r_reg_90_/Q (DFFX1)                   0.0415    0.2061     0.5148 f
  fifo_1__mem_fifo/dff/data_o[90] (net)         2       7.4218              0.0000     0.5148 f
  fifo_1__mem_fifo/dff/data_o[90] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5148 f
  fifo_1__mem_fifo/data_o[90] (net)                     7.4218              0.0000     0.5148 f
  fifo_1__mem_fifo/data_o[90] (bsg_one_fifo_width_p570_3)                   0.0000     0.5148 f
  fifo_lo[130] (net)                                    7.4218              0.0000     0.5148 f
  U1923/IN2 (AND2X1)                                              0.0415   -0.0005 &   0.5142 f
  U1923/Q (AND2X1)                                                0.2046    0.1499 @   0.6641 f
  io_cmd_o[90] (net)                            4      59.4230              0.0000     0.6641 f
  io_cmd_o[90] (out)                                              0.2046   -0.0409 @   0.6232 f
  data arrival time                                                                    0.6232

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6232
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7232


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[80]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3219     0.3219
  fifo_1__mem_fifo/dff/data_r_reg_80_/CLK (DFFX1)                 0.1459    0.0000     0.3219 r
  fifo_1__mem_fifo/dff/data_r_reg_80_/Q (DFFX1)                   0.0412    0.2076     0.5294 f
  fifo_1__mem_fifo/dff/data_o[80] (net)         2       7.3133              0.0000     0.5294 f
  fifo_1__mem_fifo/dff/data_o[80] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5294 f
  fifo_1__mem_fifo/data_o[80] (net)                     7.3133              0.0000     0.5294 f
  fifo_1__mem_fifo/data_o[80] (bsg_one_fifo_width_p570_3)                   0.0000     0.5294 f
  fifo_lo[120] (net)                                    7.3133              0.0000     0.5294 f
  U1903/IN2 (AND2X1)                                              0.0412   -0.0022 &   0.5272 f
  U1903/Q (AND2X1)                                                0.1217    0.1116 @   0.6388 f
  io_cmd_o[80] (net)                            4      35.0220              0.0000     0.6388 f
  io_cmd_o[80] (out)                                              0.1217   -0.0156 @   0.6232 f
  data arrival time                                                                    0.6232

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6232
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7232


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[70]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3218     0.3218
  fifo_1__mem_fifo/dff/data_r_reg_70_/CLK (DFFX1)                 0.1459    0.0000     0.3218 r
  fifo_1__mem_fifo/dff/data_r_reg_70_/Q (DFFX1)                   0.0377    0.2047     0.5265 f
  fifo_1__mem_fifo/dff/data_o[70] (net)         2       5.7772              0.0000     0.5265 f
  fifo_1__mem_fifo/dff/data_o[70] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5265 f
  fifo_1__mem_fifo/data_o[70] (net)                     5.7772              0.0000     0.5265 f
  fifo_1__mem_fifo/data_o[70] (bsg_one_fifo_width_p570_3)                   0.0000     0.5265 f
  fifo_lo[110] (net)                                    5.7772              0.0000     0.5265 f
  U1883/IN2 (AND2X1)                                              0.0377    0.0000 &   0.5266 f
  U1883/Q (AND2X1)                                                0.1004    0.0993 @   0.6259 f
  io_cmd_o[70] (net)                            4      27.8638              0.0000     0.6259 f
  io_cmd_o[70] (out)                                              0.1004   -0.0017 @   0.6242 f
  data arrival time                                                                    0.6242

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6242
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7242


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_84_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[84]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3086     0.3086
  fifo_1__mem_fifo/dff/data_r_reg_84_/CLK (DFFX1)                 0.1271    0.0000     0.3086 r
  fifo_1__mem_fifo/dff/data_r_reg_84_/Q (DFFX1)                   0.0442    0.1877     0.4963 r
  fifo_1__mem_fifo/dff/data_o[84] (net)         2       6.6457              0.0000     0.4963 r
  fifo_1__mem_fifo/dff/data_o[84] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4963 r
  fifo_1__mem_fifo/data_o[84] (net)                     6.6457              0.0000     0.4963 r
  fifo_1__mem_fifo/data_o[84] (bsg_one_fifo_width_p570_3)                   0.0000     0.4963 r
  fifo_lo[124] (net)                                    6.6457              0.0000     0.4963 r
  U1911/IN2 (AND2X1)                                              0.0442    0.0001 &   0.4963 r
  U1911/Q (AND2X1)                                                0.1967    0.1327 @   0.6291 r
  io_cmd_o[84] (net)                            4      58.8091              0.0000     0.6291 r
  io_cmd_o[84] (out)                                              0.1967   -0.0047 @   0.6244 r
  data arrival time                                                                    0.6244

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6244
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7244


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_103_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[103]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3198     0.3198
  fifo_1__mem_fifo/dff/data_r_reg_103_/CLK (DFFX1)                0.1525    0.0000     0.3198 r
  fifo_1__mem_fifo/dff/data_r_reg_103_/Q (DFFX1)                  0.0534    0.1952     0.5150 r
  fifo_1__mem_fifo/dff/data_o[103] (net)        2      10.1447              0.0000     0.5150 r
  fifo_1__mem_fifo/dff/data_o[103] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5150 r
  fifo_1__mem_fifo/data_o[103] (net)                   10.1447              0.0000     0.5150 r
  fifo_1__mem_fifo/data_o[103] (bsg_one_fifo_width_p570_3)                  0.0000     0.5150 r
  fifo_lo[143] (net)                                   10.1447              0.0000     0.5150 r
  U1949/IN2 (AND2X1)                                              0.0534   -0.0009 &   0.5142 r
  U1949/Q (AND2X1)                                                0.1302    0.1090 @   0.6232 r
  io_cmd_o[103] (net)                           4      38.3766              0.0000     0.6232 r
  io_cmd_o[103] (out)                                             0.1303    0.0013 @   0.6245 r
  data arrival time                                                                    0.6245

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6245
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7245


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_98_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[98]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3057     0.3057
  fifo_1__mem_fifo/dff/data_r_reg_98_/CLK (DFFX1)                 0.1271    0.0000     0.3057 r
  fifo_1__mem_fifo/dff/data_r_reg_98_/Q (DFFX1)                   0.0733    0.2038     0.5096 r
  fifo_1__mem_fifo/dff/data_o[98] (net)         2      17.7371              0.0000     0.5096 r
  fifo_1__mem_fifo/dff/data_o[98] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5096 r
  fifo_1__mem_fifo/data_o[98] (net)                    17.7371              0.0000     0.5096 r
  fifo_1__mem_fifo/data_o[98] (bsg_one_fifo_width_p570_3)                   0.0000     0.5096 r
  fifo_lo[138] (net)                                   17.7371              0.0000     0.5096 r
  U1939/IN2 (AND2X1)                                              0.0733   -0.0021 &   0.5075 r
  U1939/Q (AND2X1)                                                0.1452    0.1134 @   0.6209 r
  io_cmd_o[98] (net)                            4      41.0103              0.0000     0.6209 r
  io_cmd_o[98] (out)                                              0.1455    0.0039 @   0.6247 r
  data arrival time                                                                    0.6247

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6247
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7247


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_102_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[102]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3057     0.3057
  fifo_1__mem_fifo/dff/data_r_reg_102_/CLK (DFFX1)                0.1271    0.0000     0.3057 r
  fifo_1__mem_fifo/dff/data_r_reg_102_/Q (DFFX1)                  0.0612    0.2195     0.5252 f
  fifo_1__mem_fifo/dff/data_o[102] (net)        2      16.2039              0.0000     0.5252 f
  fifo_1__mem_fifo/dff/data_o[102] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5252 f
  fifo_1__mem_fifo/data_o[102] (net)                   16.2039              0.0000     0.5252 f
  fifo_1__mem_fifo/data_o[102] (bsg_one_fifo_width_p570_3)                  0.0000     0.5252 f
  fifo_lo[142] (net)                                   16.2039              0.0000     0.5252 f
  U1947/IN2 (AND2X1)                                              0.0612    0.0006 &   0.5259 f
  U1947/Q (AND2X1)                                                0.1455    0.1254 @   0.6513 f
  io_cmd_o[102] (net)                           4      41.0184              0.0000     0.6513 f
  io_cmd_o[102] (out)                                             0.1455   -0.0264 @   0.6249 f
  data arrival time                                                                    0.6249

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6249
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7249


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_91_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[91]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3198     0.3198
  fifo_1__mem_fifo/dff/data_r_reg_91_/CLK (DFFX1)                 0.1525    0.0000     0.3198 r
  fifo_1__mem_fifo/dff/data_r_reg_91_/Q (DFFX1)                   0.0478    0.1921     0.5119 r
  fifo_1__mem_fifo/dff/data_o[91] (net)         2       7.9892              0.0000     0.5119 r
  fifo_1__mem_fifo/dff/data_o[91] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5119 r
  fifo_1__mem_fifo/data_o[91] (net)                     7.9892              0.0000     0.5119 r
  fifo_1__mem_fifo/data_o[91] (bsg_one_fifo_width_p570_3)                   0.0000     0.5119 r
  fifo_lo[131] (net)                                    7.9892              0.0000     0.5119 r
  U1925/IN2 (AND2X1)                                              0.0478   -0.0019 &   0.5100 r
  U1925/Q (AND2X1)                                                0.1456    0.1103 @   0.6204 r
  io_cmd_o[91] (net)                            4      41.2254              0.0000     0.6204 r
  io_cmd_o[91] (out)                                              0.1460    0.0046 @   0.6249 r
  data arrival time                                                                    0.6249

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6249
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7249


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[68]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3217     0.3217
  fifo_1__mem_fifo/dff/data_r_reg_68_/CLK (DFFX1)                 0.1459    0.0000     0.3217 r
  fifo_1__mem_fifo/dff/data_r_reg_68_/Q (DFFX1)                   0.0365    0.2038     0.5255 f
  fifo_1__mem_fifo/dff/data_o[68] (net)         2       5.2905              0.0000     0.5255 f
  fifo_1__mem_fifo/dff/data_o[68] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5255 f
  fifo_1__mem_fifo/data_o[68] (net)                     5.2905              0.0000     0.5255 f
  fifo_1__mem_fifo/data_o[68] (bsg_one_fifo_width_p570_3)                   0.0000     0.5255 f
  fifo_lo[108] (net)                                    5.2905              0.0000     0.5255 f
  U1879/IN2 (AND2X1)                                              0.0365    0.0000 &   0.5255 f
  U1879/Q (AND2X1)                                                0.1295    0.1147 @   0.6403 f
  io_cmd_o[68] (net)                            4      37.7085              0.0000     0.6403 f
  io_cmd_o[68] (out)                                              0.1296   -0.0148 @   0.6255 f
  data arrival time                                                                    0.6255

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6255
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7255


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_117_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[117]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  fifo_1__mem_fifo/dff/data_r_reg_117_/CLK (DFFX1)                0.1271    0.0000     0.3079 r
  fifo_1__mem_fifo/dff/data_r_reg_117_/Q (DFFX1)                  0.0613    0.1975     0.5054 r
  fifo_1__mem_fifo/dff/data_o[117] (net)        2      13.1718              0.0000     0.5054 r
  fifo_1__mem_fifo/dff/data_o[117] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5054 r
  fifo_1__mem_fifo/data_o[117] (net)                   13.1718              0.0000     0.5054 r
  fifo_1__mem_fifo/data_o[117] (bsg_one_fifo_width_p570_3)                  0.0000     0.5054 r
  fifo_lo[157] (net)                                   13.1718              0.0000     0.5054 r
  U1977/IN2 (AND2X1)                                              0.0613   -0.0088 &   0.4966 r
  U1977/Q (AND2X1)                                                0.1726    0.1231 @   0.6197 r
  io_cmd_o[117] (net)                           4      49.9309              0.0000     0.6197 r
  io_cmd_o[117] (out)                                             0.1732    0.0060 @   0.6258 r
  data arrival time                                                                    0.6258

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6258
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7258


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[74]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3090     0.3090
  fifo_1__mem_fifo/dff/data_r_reg_74_/CLK (DFFX1)                 0.1271    0.0000     0.3090 r
  fifo_1__mem_fifo/dff/data_r_reg_74_/Q (DFFX1)                   0.0545    0.1937     0.5027 r
  fifo_1__mem_fifo/dff/data_o[74] (net)         2      10.5384              0.0000     0.5027 r
  fifo_1__mem_fifo/dff/data_o[74] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5027 r
  fifo_1__mem_fifo/data_o[74] (net)                    10.5384              0.0000     0.5027 r
  fifo_1__mem_fifo/data_o[74] (bsg_one_fifo_width_p570_3)                   0.0000     0.5027 r
  fifo_lo[114] (net)                                   10.5384              0.0000     0.5027 r
  U1891/IN2 (AND2X1)                                              0.0545   -0.0058 &   0.4969 r
  U1891/Q (AND2X1)                                                0.1991    0.1347 @   0.6316 r
  io_cmd_o[74] (net)                            4      59.4745              0.0000     0.6316 r
  io_cmd_o[74] (out)                                              0.1991   -0.0058 @   0.6258 r
  data arrival time                                                                    0.6258

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6258
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7258


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_85_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[85]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3090     0.3090
  fifo_1__mem_fifo/dff/data_r_reg_85_/CLK (DFFX1)                 0.1271    0.0000     0.3090 r
  fifo_1__mem_fifo/dff/data_r_reg_85_/Q (DFFX1)                   0.0439    0.1875     0.4965 r
  fifo_1__mem_fifo/dff/data_o[85] (net)         2       6.5338              0.0000     0.4965 r
  fifo_1__mem_fifo/dff/data_o[85] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4965 r
  fifo_1__mem_fifo/data_o[85] (net)                     6.5338              0.0000     0.4965 r
  fifo_1__mem_fifo/data_o[85] (bsg_one_fifo_width_p570_3)                   0.0000     0.4965 r
  fifo_lo[125] (net)                                    6.5338              0.0000     0.4965 r
  U1913/IN2 (AND2X1)                                              0.0439    0.0001 &   0.4966 r
  U1913/Q (AND2X1)                                                0.2417    0.1495 @   0.6461 r
  io_cmd_o[85] (net)                            4      72.9683              0.0000     0.6461 r
  io_cmd_o[85] (out)                                              0.2417   -0.0182 @   0.6279 r
  data arrival time                                                                    0.6279

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6279
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7279


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_104_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[104]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3060     0.3060
  fifo_1__mem_fifo/dff/data_r_reg_104_/CLK (DFFX1)                0.1271    0.0000     0.3060 r
  fifo_1__mem_fifo/dff/data_r_reg_104_/Q (DFFX1)                  0.0685    0.2240     0.5300 f
  fifo_1__mem_fifo/dff/data_o[104] (net)        2      19.4482              0.0000     0.5300 f
  fifo_1__mem_fifo/dff/data_o[104] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5300 f
  fifo_1__mem_fifo/data_o[104] (net)                   19.4482              0.0000     0.5300 f
  fifo_1__mem_fifo/data_o[104] (bsg_one_fifo_width_p570_3)                  0.0000     0.5300 f
  fifo_lo[144] (net)                                   19.4482              0.0000     0.5300 f
  U1951/IN2 (AND2X1)                                              0.0685   -0.0049 &   0.5251 f
  U1951/Q (AND2X1)                                                0.1447    0.1265 @   0.6516 f
  io_cmd_o[104] (net)                           4      40.7715              0.0000     0.6516 f
  io_cmd_o[104] (out)                                             0.1447   -0.0221 @   0.6295 f
  data arrival time                                                                    0.6295

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6295
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7295


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[59]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3216     0.3216
  fifo_1__mem_fifo/dff/data_r_reg_59_/CLK (DFFX1)                 0.1459    0.0000     0.3216 r
  fifo_1__mem_fifo/dff/data_r_reg_59_/Q (DFFX1)                   0.0433    0.2091     0.5306 f
  fifo_1__mem_fifo/dff/data_o[59] (net)         2       8.2451              0.0000     0.5306 f
  fifo_1__mem_fifo/dff/data_o[59] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5306 f
  fifo_1__mem_fifo/data_o[59] (net)                     8.2451              0.0000     0.5306 f
  fifo_1__mem_fifo/data_o[59] (bsg_one_fifo_width_p570_3)                   0.0000     0.5306 f
  fifo_lo[99] (net)                                     8.2451              0.0000     0.5306 f
  U1861/IN2 (AND2X1)                                              0.0433    0.0001 &   0.5308 f
  U1861/Q (AND2X1)                                                0.1250    0.1138 @   0.6446 f
  io_cmd_o[59] (net)                            4      36.1383              0.0000     0.6446 f
  io_cmd_o[59] (out)                                              0.1250   -0.0149 @   0.6297 f
  data arrival time                                                                    0.6297

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6297
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7297


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_113_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[113]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3082     0.3082
  fifo_1__mem_fifo/dff/data_r_reg_113_/CLK (DFFX1)                0.1271    0.0000     0.3082 r
  fifo_1__mem_fifo/dff/data_r_reg_113_/Q (DFFX1)                  0.0679    0.2011     0.5093 r
  fifo_1__mem_fifo/dff/data_o[113] (net)        2      15.6896              0.0000     0.5093 r
  fifo_1__mem_fifo/dff/data_o[113] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5093 r
  fifo_1__mem_fifo/data_o[113] (net)                   15.6896              0.0000     0.5093 r
  fifo_1__mem_fifo/data_o[113] (bsg_one_fifo_width_p570_3)                  0.0000     0.5093 r
  fifo_lo[153] (net)                                   15.6896              0.0000     0.5093 r
  U1969/IN2 (AND2X1)                                              0.0679   -0.0042 &   0.5051 r
  U1969/Q (AND2X1)                                                0.1628    0.1198 @   0.6249 r
  io_cmd_o[113] (net)                           4      46.7729              0.0000     0.6249 r
  io_cmd_o[113] (out)                                             0.1633    0.0056 @   0.6305 r
  data arrival time                                                                    0.6305

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6305
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7305


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[114]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3085     0.3085
  fifo_1__mem_fifo/dff/data_r_reg_114_/CLK (DFFX1)                0.1271    0.0000     0.3085 r
  fifo_1__mem_fifo/dff/data_r_reg_114_/Q (DFFX1)                  0.0354    0.2012     0.5097 f
  fifo_1__mem_fifo/dff/data_o[114] (net)        2       4.7886              0.0000     0.5097 f
  fifo_1__mem_fifo/dff/data_o[114] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5097 f
  fifo_1__mem_fifo/data_o[114] (net)                    4.7886              0.0000     0.5097 f
  fifo_1__mem_fifo/data_o[114] (bsg_one_fifo_width_p570_3)                  0.0000     0.5097 f
  fifo_lo[154] (net)                                    4.7886              0.0000     0.5097 f
  U1971/IN2 (AND2X1)                                              0.0354    0.0000 &   0.5097 f
  U1971/Q (AND2X1)                                                0.2256    0.1566 @   0.6664 f
  io_cmd_o[114] (net)                           4      66.2859              0.0000     0.6664 f
  io_cmd_o[114] (out)                                             0.2256   -0.0347 @   0.6317 f
  data arrival time                                                                    0.6317

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6317
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7317


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_109_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[109]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3069     0.3069
  fifo_1__mem_fifo/dff/data_r_reg_109_/CLK (DFFX1)                0.1271    0.0000     0.3069 r
  fifo_1__mem_fifo/dff/data_r_reg_109_/Q (DFFX1)                  0.0698    0.2021     0.5090 r
  fifo_1__mem_fifo/dff/data_o[109] (net)        2      16.4128              0.0000     0.5090 r
  fifo_1__mem_fifo/dff/data_o[109] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5090 r
  fifo_1__mem_fifo/data_o[109] (net)                   16.4128              0.0000     0.5090 r
  fifo_1__mem_fifo/data_o[109] (bsg_one_fifo_width_p570_3)                  0.0000     0.5090 r
  fifo_lo[149] (net)                                   16.4128              0.0000     0.5090 r
  U1961/IN2 (AND2X1)                                              0.0698   -0.0015 &   0.5075 r
  U1961/Q (AND2X1)                                                0.1613    0.1194 @   0.6269 r
  io_cmd_o[109] (net)                           4      46.2658              0.0000     0.6269 r
  io_cmd_o[109] (out)                                             0.1619    0.0051 @   0.6320 r
  data arrival time                                                                    0.6320

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6320
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7320


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3314     0.3314
  fifo_0__mem_fifo/dff/data_r_reg_9_/CLK (DFFX1)                  0.1881    0.0000     0.3314 r
  fifo_0__mem_fifo/dff/data_r_reg_9_/Q (DFFX1)                    0.0558    0.2211     0.5525 f
  fifo_0__mem_fifo/dff/data_o[9] (net)          2      13.8031              0.0000     0.5525 f
  fifo_0__mem_fifo/dff/data_o[9] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5525 f
  fifo_0__mem_fifo/data_o[9] (net)                     13.8031              0.0000     0.5525 f
  fifo_0__mem_fifo/data_o[9] (bsg_one_fifo_width_p570_2)                    0.0000     0.5525 f
  fifo_lo[7] (net)                                     13.8031              0.0000     0.5525 f
  U1774/IN1 (MUX21X1)                                             0.0558   -0.0038 &   0.5487 f
  U1774/Q (MUX21X1)                                               0.2524    0.1837 @   0.7325 f
  io_cmd_o[9] (net)                             4      76.5603              0.0000     0.7325 f
  io_cmd_o[9] (out)                                               0.2524   -0.1001 @   0.6324 f
  data arrival time                                                                    0.6324

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6324
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7324


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[120]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3086     0.3086
  fifo_1__mem_fifo/dff/data_r_reg_120_/CLK (DFFX1)                0.1271    0.0000     0.3086 r
  fifo_1__mem_fifo/dff/data_r_reg_120_/Q (DFFX1)                  0.0349    0.2007     0.5093 f
  fifo_1__mem_fifo/dff/data_o[120] (net)        2       4.5492              0.0000     0.5093 f
  fifo_1__mem_fifo/dff/data_o[120] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5093 f
  fifo_1__mem_fifo/data_o[120] (net)                    4.5492              0.0000     0.5093 f
  fifo_1__mem_fifo/data_o[120] (bsg_one_fifo_width_p570_3)                  0.0000     0.5093 f
  fifo_lo[160] (net)                                    4.5492              0.0000     0.5093 f
  U1983/IN2 (AND2X1)                                              0.0349    0.0000 &   0.5093 f
  U1983/Q (AND2X1)                                                0.1699    0.1308 @   0.6402 f
  io_cmd_o[120] (net)                           4      48.4268              0.0000     0.6402 f
  io_cmd_o[120] (out)                                             0.1699   -0.0067 @   0.6335 f
  data arrival time                                                                    0.6335

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6335
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7335


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[71]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3217     0.3217
  fifo_1__mem_fifo/dff/data_r_reg_71_/CLK (DFFX1)                 0.1459    0.0000     0.3217 r
  fifo_1__mem_fifo/dff/data_r_reg_71_/Q (DFFX1)                   0.0393    0.2060     0.5277 f
  fifo_1__mem_fifo/dff/data_o[71] (net)         2       6.4791              0.0000     0.5277 f
  fifo_1__mem_fifo/dff/data_o[71] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5277 f
  fifo_1__mem_fifo/data_o[71] (net)                     6.4791              0.0000     0.5277 f
  fifo_1__mem_fifo/data_o[71] (bsg_one_fifo_width_p570_3)                   0.0000     0.5277 f
  fifo_lo[111] (net)                                    6.4791              0.0000     0.5277 f
  U1885/IN2 (AND2X1)                                              0.0393    0.0001 &   0.5278 f
  U1885/Q (AND2X1)                                                0.1099    0.1048 @   0.6326 f
  io_cmd_o[71] (net)                            4      31.0850              0.0000     0.6326 f
  io_cmd_o[71] (out)                                              0.1099    0.0009 @   0.6335 f
  data arrival time                                                                    0.6335

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6335
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7335


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[72]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3216     0.3216
  fifo_1__mem_fifo/dff/data_r_reg_72_/CLK (DFFX1)                 0.1459    0.0000     0.3216 r
  fifo_1__mem_fifo/dff/data_r_reg_72_/Q (DFFX1)                   0.0383    0.2052     0.5268 f
  fifo_1__mem_fifo/dff/data_o[72] (net)         2       6.0549              0.0000     0.5268 f
  fifo_1__mem_fifo/dff/data_o[72] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5268 f
  fifo_1__mem_fifo/data_o[72] (net)                     6.0549              0.0000     0.5268 f
  fifo_1__mem_fifo/data_o[72] (bsg_one_fifo_width_p570_3)                   0.0000     0.5268 f
  fifo_lo[112] (net)                                    6.0549              0.0000     0.5268 f
  U1887/IN2 (AND2X1)                                              0.0383   -0.0012 &   0.5256 f
  U1887/Q (AND2X1)                                                0.1160    0.1079 @   0.6335 f
  io_cmd_o[72] (net)                            4      33.1416              0.0000     0.6335 f
  io_cmd_o[72] (out)                                              0.1161    0.0005 @   0.6339 f
  data arrival time                                                                    0.6339

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6339
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7339


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_100_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[100]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3083     0.3083
  fifo_1__mem_fifo/dff/data_r_reg_100_/CLK (DFFX1)                0.1271    0.0000     0.3083 r
  fifo_1__mem_fifo/dff/data_r_reg_100_/Q (DFFX1)                  0.0651    0.1997     0.5080 r
  fifo_1__mem_fifo/dff/data_o[100] (net)        2      14.6464              0.0000     0.5080 r
  fifo_1__mem_fifo/dff/data_o[100] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5080 r
  fifo_1__mem_fifo/data_o[100] (net)                   14.6464              0.0000     0.5080 r
  fifo_1__mem_fifo/data_o[100] (bsg_one_fifo_width_p570_3)                  0.0000     0.5080 r
  fifo_lo[140] (net)                                   14.6464              0.0000     0.5080 r
  U1943/IN2 (AND2X1)                                              0.0651   -0.0025 &   0.5054 r
  U1943/Q (AND2X1)                                                0.1727    0.1237 @   0.6291 r
  io_cmd_o[100] (net)                           4      49.9566              0.0000     0.6291 r
  io_cmd_o[100] (out)                                             0.1732    0.0052 @   0.6343 r
  data arrival time                                                                    0.6343

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6343
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7343


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_107_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[107]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3068     0.3068
  fifo_1__mem_fifo/dff/data_r_reg_107_/CLK (DFFX1)                0.1271    0.0000     0.3068 r
  fifo_1__mem_fifo/dff/data_r_reg_107_/Q (DFFX1)                  0.0616    0.2197     0.5266 f
  fifo_1__mem_fifo/dff/data_o[107] (net)        2      16.3783              0.0000     0.5266 f
  fifo_1__mem_fifo/dff/data_o[107] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5266 f
  fifo_1__mem_fifo/data_o[107] (net)                   16.3783              0.0000     0.5266 f
  fifo_1__mem_fifo/data_o[107] (bsg_one_fifo_width_p570_3)                  0.0000     0.5266 f
  fifo_lo[147] (net)                                   16.3783              0.0000     0.5266 f
  U1957/IN2 (AND2X1)                                              0.0616   -0.0105 &   0.5161 f
  U1957/Q (AND2X1)                                                0.1559    0.1307 @   0.6468 f
  io_cmd_o[107] (net)                           4      44.3155              0.0000     0.6468 f
  io_cmd_o[107] (out)                                             0.1559   -0.0115 @   0.6353 f
  data arrival time                                                                    0.6353

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6353
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7353


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[69]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3215     0.3215
  fifo_1__mem_fifo/dff/data_r_reg_69_/CLK (DFFX1)                 0.1459    0.0000     0.3215 r
  fifo_1__mem_fifo/dff/data_r_reg_69_/Q (DFFX1)                   0.0397    0.2064     0.5279 f
  fifo_1__mem_fifo/dff/data_o[69] (net)         2       6.6647              0.0000     0.5279 f
  fifo_1__mem_fifo/dff/data_o[69] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5279 f
  fifo_1__mem_fifo/data_o[69] (net)                     6.6647              0.0000     0.5279 f
  fifo_1__mem_fifo/data_o[69] (bsg_one_fifo_width_p570_3)                   0.0000     0.5279 f
  fifo_lo[109] (net)                                    6.6647              0.0000     0.5279 f
  U1881/IN2 (AND2X1)                                              0.0397    0.0000 &   0.5279 f
  U1881/Q (AND2X1)                                                0.1149    0.1076 @   0.6355 f
  io_cmd_o[69] (net)                            4      32.7515              0.0000     0.6355 f
  io_cmd_o[69] (out)                                              0.1149    0.0010 @   0.6364 f
  data arrival time                                                                    0.6364

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6364
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7364


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[92]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3083     0.3083
  fifo_1__mem_fifo/dff/data_r_reg_92_/CLK (DFFX1)                 0.1271    0.0000     0.3083 r
  fifo_1__mem_fifo/dff/data_r_reg_92_/Q (DFFX1)                   0.0781    0.2063     0.5146 r
  fifo_1__mem_fifo/dff/data_o[92] (net)         2      19.5495              0.0000     0.5146 r
  fifo_1__mem_fifo/dff/data_o[92] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5146 r
  fifo_1__mem_fifo/data_o[92] (net)                    19.5495              0.0000     0.5146 r
  fifo_1__mem_fifo/data_o[92] (bsg_one_fifo_width_p570_3)                   0.0000     0.5146 r
  fifo_lo[132] (net)                                   19.5495              0.0000     0.5146 r
  U1927/IN2 (AND2X1)                                              0.0781    0.0010 &   0.5156 r
  U1927/Q (AND2X1)                                                0.1505    0.1160 @   0.6315 r
  io_cmd_o[92] (net)                            4      42.6528              0.0000     0.6315 r
  io_cmd_o[92] (out)                                              0.1509    0.0052 @   0.6367 r
  data arrival time                                                                    0.6367

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6367
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7367


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[66]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3217     0.3217
  fifo_1__mem_fifo/dff/data_r_reg_66_/CLK (DFFX1)                 0.1459    0.0000     0.3217 r
  fifo_1__mem_fifo/dff/data_r_reg_66_/Q (DFFX1)                   0.0375    0.2045     0.5263 f
  fifo_1__mem_fifo/dff/data_o[66] (net)         2       5.6995              0.0000     0.5263 f
  fifo_1__mem_fifo/dff/data_o[66] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5263 f
  fifo_1__mem_fifo/data_o[66] (net)                     5.6995              0.0000     0.5263 f
  fifo_1__mem_fifo/data_o[66] (bsg_one_fifo_width_p570_3)                   0.0000     0.5263 f
  fifo_lo[106] (net)                                    5.6995              0.0000     0.5263 f
  U1875/IN2 (AND2X1)                                              0.0375    0.0000 &   0.5263 f
  U1875/Q (AND2X1)                                                0.1211    0.1104 @   0.6367 f
  io_cmd_o[66] (net)                            4      34.8698              0.0000     0.6367 f
  io_cmd_o[66] (out)                                              0.1212    0.0002 @   0.6369 f
  data arrival time                                                                    0.6369

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6369
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7369


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_118_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[118]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3069     0.3069
  fifo_1__mem_fifo/dff/data_r_reg_118_/CLK (DFFX1)                0.1271    0.0000     0.3069 r
  fifo_1__mem_fifo/dff/data_r_reg_118_/Q (DFFX1)                  0.0533    0.2142     0.5211 f
  fifo_1__mem_fifo/dff/data_o[118] (net)        2      12.6535              0.0000     0.5211 f
  fifo_1__mem_fifo/dff/data_o[118] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5211 f
  fifo_1__mem_fifo/data_o[118] (net)                   12.6535              0.0000     0.5211 f
  fifo_1__mem_fifo/data_o[118] (bsg_one_fifo_width_p570_3)                  0.0000     0.5211 f
  fifo_lo[158] (net)                                   12.6535              0.0000     0.5211 f
  U1979/IN2 (AND2X1)                                              0.0533   -0.0048 &   0.5162 f
  U1979/Q (AND2X1)                                                0.1658    0.1335 @   0.6497 f
  io_cmd_o[118] (net)                           4      47.3105              0.0000     0.6497 f
  io_cmd_o[118] (out)                                             0.1658   -0.0125 @   0.6372 f
  data arrival time                                                                    0.6372

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6372
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7372


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[64]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3219     0.3219
  fifo_1__mem_fifo/dff/data_r_reg_64_/CLK (DFFX1)                 0.1459    0.0000     0.3219 r
  fifo_1__mem_fifo/dff/data_r_reg_64_/Q (DFFX1)                   0.0432    0.2090     0.5309 f
  fifo_1__mem_fifo/dff/data_o[64] (net)         2       8.1722              0.0000     0.5309 f
  fifo_1__mem_fifo/dff/data_o[64] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5309 f
  fifo_1__mem_fifo/data_o[64] (net)                     8.1722              0.0000     0.5309 f
  fifo_1__mem_fifo/data_o[64] (bsg_one_fifo_width_p570_3)                   0.0000     0.5309 f
  fifo_lo[104] (net)                                    8.1722              0.0000     0.5309 f
  U1871/IN2 (AND2X1)                                              0.0432   -0.0010 &   0.5299 f
  U1871/Q (AND2X1)                                                0.1145    0.1082 @   0.6381 f
  io_cmd_o[64] (net)                            4      32.6098              0.0000     0.6381 f
  io_cmd_o[64] (out)                                              0.1145    0.0003 @   0.6384 f
  data arrival time                                                                    0.6384

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6384
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7384


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[67]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3219     0.3219
  fifo_1__mem_fifo/dff/data_r_reg_67_/CLK (DFFX1)                 0.1459    0.0000     0.3219 r
  fifo_1__mem_fifo/dff/data_r_reg_67_/Q (DFFX1)                   0.0402    0.2067     0.5286 f
  fifo_1__mem_fifo/dff/data_o[67] (net)         2       6.8507              0.0000     0.5286 f
  fifo_1__mem_fifo/dff/data_o[67] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5286 f
  fifo_1__mem_fifo/data_o[67] (net)                     6.8507              0.0000     0.5286 f
  fifo_1__mem_fifo/data_o[67] (bsg_one_fifo_width_p570_3)                   0.0000     0.5286 f
  fifo_lo[107] (net)                                    6.8507              0.0000     0.5286 f
  U1877/IN2 (AND2X1)                                              0.0402    0.0001 &   0.5287 f
  U1877/Q (AND2X1)                                                0.1201    0.1105 @   0.6391 f
  io_cmd_o[67] (net)                            4      34.5013              0.0000     0.6391 f
  io_cmd_o[67] (out)                                              0.1201    0.0000 @   0.6391 f
  data arrival time                                                                    0.6391

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6391
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7391


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[119]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3088     0.3088
  fifo_1__mem_fifo/dff/data_r_reg_119_/CLK (DFFX1)                0.1271    0.0000     0.3088 r
  fifo_1__mem_fifo/dff/data_r_reg_119_/Q (DFFX1)                  0.0358    0.2015     0.5103 f
  fifo_1__mem_fifo/dff/data_o[119] (net)        2       4.9385              0.0000     0.5103 f
  fifo_1__mem_fifo/dff/data_o[119] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5103 f
  fifo_1__mem_fifo/data_o[119] (net)                    4.9385              0.0000     0.5103 f
  fifo_1__mem_fifo/data_o[119] (bsg_one_fifo_width_p570_3)                  0.0000     0.5103 f
  fifo_lo[159] (net)                                    4.9385              0.0000     0.5103 f
  U1981/IN2 (AND2X1)                                              0.0358    0.0000 &   0.5103 f
  U1981/Q (AND2X1)                                                0.1625    0.1276 @   0.6379 f
  io_cmd_o[119] (net)                           4      46.2169              0.0000     0.6379 f
  io_cmd_o[119] (out)                                             0.1625    0.0024 @   0.6404 f
  data arrival time                                                                    0.6404

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6404
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7404


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[65]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3220     0.3220
  fifo_1__mem_fifo/dff/data_r_reg_65_/CLK (DFFX1)                 0.1459    0.0000     0.3220 r
  fifo_1__mem_fifo/dff/data_r_reg_65_/Q (DFFX1)                   0.0446    0.2100     0.5319 f
  fifo_1__mem_fifo/dff/data_o[65] (net)         2       8.8209              0.0000     0.5319 f
  fifo_1__mem_fifo/dff/data_o[65] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5319 f
  fifo_1__mem_fifo/data_o[65] (net)                     8.8209              0.0000     0.5319 f
  fifo_1__mem_fifo/data_o[65] (bsg_one_fifo_width_p570_3)                   0.0000     0.5319 f
  fifo_lo[105] (net)                                    8.8209              0.0000     0.5319 f
  U1873/IN2 (AND2X1)                                              0.0446   -0.0029 &   0.5290 f
  U1873/Q (AND2X1)                                                0.1230    0.1131 @   0.6420 f
  io_cmd_o[65] (net)                            4      35.4653              0.0000     0.6420 f
  io_cmd_o[65] (out)                                              0.1230   -0.0015 @   0.6405 f
  data arrival time                                                                    0.6405

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6405
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7405


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[60]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3086     0.3086
  fifo_1__mem_fifo/dff/data_r_reg_60_/CLK (DFFX1)                 0.1271    0.0000     0.3086 r
  fifo_1__mem_fifo/dff/data_r_reg_60_/Q (DFFX1)                   0.0401    0.2050     0.5136 f
  fifo_1__mem_fifo/dff/data_o[60] (net)         2       6.8182              0.0000     0.5136 f
  fifo_1__mem_fifo/dff/data_o[60] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5136 f
  fifo_1__mem_fifo/data_o[60] (net)                     6.8182              0.0000     0.5136 f
  fifo_1__mem_fifo/data_o[60] (bsg_one_fifo_width_p570_3)                   0.0000     0.5136 f
  fifo_lo[100] (net)                                    6.8182              0.0000     0.5136 f
  U1863/IN2 (AND2X1)                                              0.0401   -0.0021 &   0.5116 f
  U1863/Q (AND2X1)                                                0.2082    0.1502 @   0.6617 f
  io_cmd_o[60] (net)                            4      61.0668              0.0000     0.6617 f
  io_cmd_o[60] (out)                                              0.2082   -0.0194 @   0.6423 f
  data arrival time                                                                    0.6423

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6423
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7423


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[73]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3217     0.3217
  fifo_1__mem_fifo/dff/data_r_reg_73_/CLK (DFFX1)                 0.1459    0.0000     0.3217 r
  fifo_1__mem_fifo/dff/data_r_reg_73_/Q (DFFX1)                   0.0404    0.2069     0.5286 f
  fifo_1__mem_fifo/dff/data_o[73] (net)         2       6.9564              0.0000     0.5286 f
  fifo_1__mem_fifo/dff/data_o[73] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5286 f
  fifo_1__mem_fifo/data_o[73] (net)                     6.9564              0.0000     0.5286 f
  fifo_1__mem_fifo/data_o[73] (bsg_one_fifo_width_p570_3)                   0.0000     0.5286 f
  fifo_lo[113] (net)                                    6.9564              0.0000     0.5286 f
  U1889/IN2 (AND2X1)                                              0.0404    0.0001 &   0.5287 f
  U1889/Q (AND2X1)                                                0.1238    0.1126 @   0.6413 f
  io_cmd_o[73] (net)                            4      35.7809              0.0000     0.6413 f
  io_cmd_o[73] (out)                                              0.1239    0.0011 @   0.6424 f
  data arrival time                                                                    0.6424

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6424
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7424


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_121_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[121]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3077     0.3077
  fifo_1__mem_fifo/dff/data_r_reg_121_/CLK (DFFX1)                0.1271    0.0000     0.3077 r
  fifo_1__mem_fifo/dff/data_r_reg_121_/Q (DFFX1)                  0.0515    0.2130     0.5207 f
  fifo_1__mem_fifo/dff/data_o[121] (net)        2      11.8764              0.0000     0.5207 f
  fifo_1__mem_fifo/dff/data_o[121] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5207 f
  fifo_1__mem_fifo/data_o[121] (net)                   11.8764              0.0000     0.5207 f
  fifo_1__mem_fifo/data_o[121] (bsg_one_fifo_width_p570_3)                  0.0000     0.5207 f
  fifo_lo[161] (net)                                   11.8764              0.0000     0.5207 f
  U1985/IN2 (AND2X1)                                              0.0515   -0.0054 &   0.5154 f
  U1985/Q (AND2X1)                                                0.1654    0.1329 @   0.6483 f
  io_cmd_o[121] (net)                           4      47.1933              0.0000     0.6483 f
  io_cmd_o[121] (out)                                             0.1654   -0.0049 @   0.6433 f
  data arrival time                                                                    0.6433

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6433
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7433


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_83_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[83]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3086     0.3086
  fifo_1__mem_fifo/dff/data_r_reg_83_/CLK (DFFX1)                 0.1271    0.0000     0.3086 r
  fifo_1__mem_fifo/dff/data_r_reg_83_/Q (DFFX1)                   0.0402    0.2050     0.5136 f
  fifo_1__mem_fifo/dff/data_o[83] (net)         2       6.8334              0.0000     0.5136 f
  fifo_1__mem_fifo/dff/data_o[83] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5136 f
  fifo_1__mem_fifo/data_o[83] (net)                     6.8334              0.0000     0.5136 f
  fifo_1__mem_fifo/data_o[83] (bsg_one_fifo_width_p570_3)                   0.0000     0.5136 f
  fifo_lo[123] (net)                                    6.8334              0.0000     0.5136 f
  U1909/IN2 (AND2X1)                                              0.0402   -0.0013 &   0.5124 f
  U1909/Q (AND2X1)                                                0.2145    0.1523 @   0.6647 f
  io_cmd_o[83] (net)                            4      62.7718              0.0000     0.6647 f
  io_cmd_o[83] (out)                                              0.2145   -0.0207 @   0.6440 f
  data arrival time                                                                    0.6440

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6440
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7440


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_105_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[105]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3086     0.3086
  fifo_1__mem_fifo/dff/data_r_reg_105_/CLK (DFFX1)                0.1271    0.0000     0.3086 r
  fifo_1__mem_fifo/dff/data_r_reg_105_/Q (DFFX1)                  0.0510    0.2126     0.5212 f
  fifo_1__mem_fifo/dff/data_o[105] (net)        2      11.6319              0.0000     0.5212 f
  fifo_1__mem_fifo/dff/data_o[105] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5212 f
  fifo_1__mem_fifo/data_o[105] (net)                   11.6319              0.0000     0.5212 f
  fifo_1__mem_fifo/data_o[105] (bsg_one_fifo_width_p570_3)                  0.0000     0.5212 f
  fifo_lo[145] (net)                                   11.6319              0.0000     0.5212 f
  U1953/IN2 (AND2X1)                                              0.0510   -0.0011 &   0.5201 f
  U1953/Q (AND2X1)                                                0.1704    0.1345 @   0.6546 f
  io_cmd_o[105] (net)                           4      48.4397              0.0000     0.6546 f
  io_cmd_o[105] (out)                                             0.1704   -0.0101 @   0.6445 f
  data arrival time                                                                    0.6445

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6445
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7445


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_96_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[96]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3048     0.3048
  fifo_1__mem_fifo/dff/data_r_reg_96_/CLK (DFFX1)                 0.1271    0.0000     0.3048 r
  fifo_1__mem_fifo/dff/data_r_reg_96_/Q (DFFX1)                   0.0556    0.2158     0.5206 f
  fifo_1__mem_fifo/dff/data_o[96] (net)         2      13.6957              0.0000     0.5206 f
  fifo_1__mem_fifo/dff/data_o[96] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5206 f
  fifo_1__mem_fifo/data_o[96] (net)                    13.6957              0.0000     0.5206 f
  fifo_1__mem_fifo/data_o[96] (bsg_one_fifo_width_p570_3)                   0.0000     0.5206 f
  fifo_lo[136] (net)                                   13.6957              0.0000     0.5206 f
  U1935/IN2 (AND2X1)                                              0.0556   -0.0050 &   0.5156 f
  U1935/Q (AND2X1)                                                0.1466    0.1252 @   0.6407 f
  io_cmd_o[96] (net)                            4      41.6053              0.0000     0.6407 f
  io_cmd_o[96] (out)                                              0.1466    0.0043 @   0.6451 f
  data arrival time                                                                    0.6451

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6451
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7451


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[116]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3085     0.3085
  fifo_1__mem_fifo/dff/data_r_reg_116_/CLK (DFFX1)                0.1271    0.0000     0.3085 r
  fifo_1__mem_fifo/dff/data_r_reg_116_/Q (DFFX1)                  0.0559    0.2160     0.5245 f
  fifo_1__mem_fifo/dff/data_o[116] (net)        2      13.8389              0.0000     0.5245 f
  fifo_1__mem_fifo/dff/data_o[116] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5245 f
  fifo_1__mem_fifo/data_o[116] (net)                   13.8389              0.0000     0.5245 f
  fifo_1__mem_fifo/data_o[116] (bsg_one_fifo_width_p570_3)                  0.0000     0.5245 f
  fifo_lo[156] (net)                                   13.8389              0.0000     0.5245 f
  U1975/IN2 (AND2X1)                                              0.0559   -0.0058 &   0.5187 f
  U1975/Q (AND2X1)                                                0.1669    0.1345 @   0.6532 f
  io_cmd_o[116] (net)                           4      47.6075              0.0000     0.6532 f
  io_cmd_o[116] (out)                                             0.1669   -0.0080 @   0.6452 f
  data arrival time                                                                    0.6452

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6452
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7452


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[61]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3216     0.3216
  fifo_1__mem_fifo/dff/data_r_reg_61_/CLK (DFFX1)                 0.1459    0.0000     0.3216 r
  fifo_1__mem_fifo/dff/data_r_reg_61_/Q (DFFX1)                   0.0452    0.1899     0.5115 r
  fifo_1__mem_fifo/dff/data_o[61] (net)         2       7.0118              0.0000     0.5115 r
  fifo_1__mem_fifo/dff/data_o[61] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5115 r
  fifo_1__mem_fifo/data_o[61] (net)                     7.0118              0.0000     0.5115 r
  fifo_1__mem_fifo/data_o[61] (bsg_one_fifo_width_p570_3)                   0.0000     0.5115 r
  fifo_lo[101] (net)                                    7.0118              0.0000     0.5115 r
  U1865/IN2 (AND2X1)                                              0.0452    0.0001 &   0.5116 r
  U1865/Q (AND2X1)                                                0.1799    0.1257 @   0.6372 r
  io_cmd_o[61] (net)                            4      53.1947              0.0000     0.6372 r
  io_cmd_o[61] (out)                                              0.1799    0.0084 @   0.6456 r
  data arrival time                                                                    0.6456

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6456
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7456


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[77]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3048     0.3048
  fifo_1__mem_fifo/dff/data_r_reg_77_/CLK (DFFX1)                 0.1271    0.0000     0.3048 r
  fifo_1__mem_fifo/dff/data_r_reg_77_/Q (DFFX1)                   0.0770    0.2057     0.5105 r
  fifo_1__mem_fifo/dff/data_o[77] (net)         2      19.1378              0.0000     0.5105 r
  fifo_1__mem_fifo/dff/data_o[77] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5105 r
  fifo_1__mem_fifo/data_o[77] (net)                    19.1378              0.0000     0.5105 r
  fifo_1__mem_fifo/data_o[77] (bsg_one_fifo_width_p570_3)                   0.0000     0.5105 r
  fifo_lo[117] (net)                                   19.1378              0.0000     0.5105 r
  U1897/IN2 (AND2X1)                                              0.0770   -0.0053 &   0.5052 r
  U1897/Q (AND2X1)                                                0.1959    0.1359 @   0.6411 r
  io_cmd_o[77] (net)                            4      58.1760              0.0000     0.6411 r
  io_cmd_o[77] (out)                                              0.1959    0.0049 @   0.6460 r
  data arrival time                                                                    0.6460

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6460
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7460


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_115_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[115]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3089     0.3089
  fifo_1__mem_fifo/dff/data_r_reg_115_/CLK (DFFX1)                0.1271    0.0000     0.3089 r
  fifo_1__mem_fifo/dff/data_r_reg_115_/Q (DFFX1)                  0.0374    0.2028     0.5117 f
  fifo_1__mem_fifo/dff/data_o[115] (net)        2       5.6395              0.0000     0.5117 f
  fifo_1__mem_fifo/dff/data_o[115] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5117 f
  fifo_1__mem_fifo/data_o[115] (net)                    5.6395              0.0000     0.5117 f
  fifo_1__mem_fifo/data_o[115] (bsg_one_fifo_width_p570_3)                  0.0000     0.5117 f
  fifo_lo[155] (net)                                    5.6395              0.0000     0.5117 f
  U1973/IN2 (AND2X1)                                              0.0374    0.0001 &   0.5117 f
  U1973/Q (AND2X1)                                                0.1857    0.1394 @   0.6512 f
  io_cmd_o[115] (net)                           4      53.4431              0.0000     0.6512 f
  io_cmd_o[115] (out)                                             0.1857   -0.0046 @   0.6466 f
  data arrival time                                                                    0.6466

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6466
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7466


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_88_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[88]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3195     0.3195
  fifo_1__mem_fifo/dff/data_r_reg_88_/CLK (DFFX1)                 0.1525    0.0000     0.3195 r
  fifo_1__mem_fifo/dff/data_r_reg_88_/Q (DFFX1)                   0.0468    0.1915     0.5110 r
  fifo_1__mem_fifo/dff/data_o[88] (net)         2       7.6071              0.0000     0.5110 r
  fifo_1__mem_fifo/dff/data_o[88] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5110 r
  fifo_1__mem_fifo/data_o[88] (net)                     7.6071              0.0000     0.5110 r
  fifo_1__mem_fifo/data_o[88] (bsg_one_fifo_width_p570_3)                   0.0000     0.5110 r
  fifo_lo[128] (net)                                    7.6071              0.0000     0.5110 r
  U1919/IN2 (AND2X1)                                              0.0468   -0.0011 &   0.5099 r
  U1919/Q (AND2X1)                                                0.2139    0.1390 @   0.6489 r
  io_cmd_o[88] (net)                            4      64.0296              0.0000     0.6489 r
  io_cmd_o[88] (out)                                              0.2139   -0.0022 @   0.6467 r
  data arrival time                                                                    0.6467

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6467
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7467


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_94_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[94]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3198     0.3198
  fifo_1__mem_fifo/dff/data_r_reg_94_/CLK (DFFX1)                 0.1525    0.0000     0.3198 r
  fifo_1__mem_fifo/dff/data_r_reg_94_/Q (DFFX1)                   0.0450    0.2108     0.5306 f
  fifo_1__mem_fifo/dff/data_o[94] (net)         2       9.0099              0.0000     0.5306 f
  fifo_1__mem_fifo/dff/data_o[94] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5306 f
  fifo_1__mem_fifo/data_o[94] (net)                     9.0099              0.0000     0.5306 f
  fifo_1__mem_fifo/data_o[94] (bsg_one_fifo_width_p570_3)                   0.0000     0.5306 f
  fifo_lo[134] (net)                                    9.0099              0.0000     0.5306 f
  U1931/IN2 (AND2X1)                                              0.0450    0.0002 &   0.5308 f
  U1931/Q (AND2X1)                                                0.1282    0.1159 @   0.6467 f
  io_cmd_o[94] (net)                            4      37.2246              0.0000     0.6467 f
  io_cmd_o[94] (out)                                              0.1282    0.0006 @   0.6473 f
  data arrival time                                                                    0.6473

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6473
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7473


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[79]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3089     0.3089
  fifo_1__mem_fifo/dff/data_r_reg_79_/CLK (DFFX1)                 0.1271    0.0000     0.3089 r
  fifo_1__mem_fifo/dff/data_r_reg_79_/Q (DFFX1)                   0.0438    0.2077     0.5166 f
  fifo_1__mem_fifo/dff/data_o[79] (net)         2       8.4326              0.0000     0.5166 f
  fifo_1__mem_fifo/dff/data_o[79] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5166 f
  fifo_1__mem_fifo/data_o[79] (net)                     8.4326              0.0000     0.5166 f
  fifo_1__mem_fifo/data_o[79] (bsg_one_fifo_width_p570_3)                   0.0000     0.5166 f
  fifo_lo[119] (net)                                    8.4326              0.0000     0.5166 f
  U1901/IN2 (AND2X1)                                              0.0438    0.0001 &   0.5167 f
  U1901/Q (AND2X1)                                                0.1981    0.1458 @   0.6625 f
  io_cmd_o[79] (net)                            4      57.7847              0.0000     0.6625 f
  io_cmd_o[79] (out)                                              0.1981   -0.0142 @   0.6483 f
  data arrival time                                                                    0.6483

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6483
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7483


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_103_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[103]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3198     0.3198
  fifo_1__mem_fifo/dff/data_r_reg_103_/CLK (DFFX1)                0.1525    0.0000     0.3198 r
  fifo_1__mem_fifo/dff/data_r_reg_103_/Q (DFFX1)                  0.0469    0.2121     0.5319 f
  fifo_1__mem_fifo/dff/data_o[103] (net)        2       9.8269              0.0000     0.5319 f
  fifo_1__mem_fifo/dff/data_o[103] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5319 f
  fifo_1__mem_fifo/data_o[103] (net)                    9.8269              0.0000     0.5319 f
  fifo_1__mem_fifo/data_o[103] (bsg_one_fifo_width_p570_3)                  0.0000     0.5319 f
  fifo_lo[143] (net)                                    9.8269              0.0000     0.5319 f
  U1949/IN2 (AND2X1)                                              0.0469   -0.0007 &   0.5312 f
  U1949/Q (AND2X1)                                                0.1293    0.1170 @   0.6482 f
  io_cmd_o[103] (net)                           4      37.6308              0.0000     0.6482 f
  io_cmd_o[103] (out)                                             0.1294    0.0013 @   0.6494 f
  data arrival time                                                                    0.6494

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6494
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7494


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[86]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3085     0.3085
  fifo_1__mem_fifo/dff/data_r_reg_86_/CLK (DFFX1)                 0.1271    0.0000     0.3085 r
  fifo_1__mem_fifo/dff/data_r_reg_86_/Q (DFFX1)                   0.0396    0.2046     0.5131 f
  fifo_1__mem_fifo/dff/data_o[86] (net)         2       6.5811              0.0000     0.5131 f
  fifo_1__mem_fifo/dff/data_o[86] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5131 f
  fifo_1__mem_fifo/data_o[86] (net)                     6.5811              0.0000     0.5131 f
  fifo_1__mem_fifo/data_o[86] (bsg_one_fifo_width_p570_3)                   0.0000     0.5131 f
  fifo_lo[126] (net)                                    6.5811              0.0000     0.5131 f
  U1915/IN2 (AND2X1)                                              0.0396   -0.0013 &   0.5118 f
  U1915/Q (AND2X1)                                                0.1708    0.1321 @   0.6439 f
  io_cmd_o[86] (net)                            4      48.5720              0.0000     0.6439 f
  io_cmd_o[86] (out)                                              0.1708    0.0056 @   0.6495 f
  data arrival time                                                                    0.6495

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6495
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7495


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[75]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3081     0.3081
  fifo_1__mem_fifo/dff/data_r_reg_75_/CLK (DFFX1)                 0.1271    0.0000     0.3081 r
  fifo_1__mem_fifo/dff/data_r_reg_75_/Q (DFFX1)                   0.0563    0.2163     0.5244 f
  fifo_1__mem_fifo/dff/data_o[75] (net)         2      14.0061              0.0000     0.5244 f
  fifo_1__mem_fifo/dff/data_o[75] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5244 f
  fifo_1__mem_fifo/data_o[75] (net)                    14.0061              0.0000     0.5244 f
  fifo_1__mem_fifo/data_o[75] (bsg_one_fifo_width_p570_3)                   0.0000     0.5244 f
  fifo_lo[115] (net)                                   14.0061              0.0000     0.5244 f
  U1893/IN2 (AND2X1)                                              0.0563   -0.0071 &   0.5173 f
  U1893/Q (AND2X1)                                                0.1547    0.1287 @   0.6460 f
  io_cmd_o[75] (net)                            4      43.8353              0.0000     0.6460 f
  io_cmd_o[75] (out)                                              0.1547    0.0052 @   0.6511 f
  data arrival time                                                                    0.6511

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6511
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7511


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_91_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[91]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3198     0.3198
  fifo_1__mem_fifo/dff/data_r_reg_91_/CLK (DFFX1)                 0.1525    0.0000     0.3198 r
  fifo_1__mem_fifo/dff/data_r_reg_91_/Q (DFFX1)                   0.0420    0.2087     0.5286 f
  fifo_1__mem_fifo/dff/data_o[91] (net)         2       7.6714              0.0000     0.5286 f
  fifo_1__mem_fifo/dff/data_o[91] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5286 f
  fifo_1__mem_fifo/data_o[91] (net)                     7.6714              0.0000     0.5286 f
  fifo_1__mem_fifo/data_o[91] (bsg_one_fifo_width_p570_3)                   0.0000     0.5286 f
  fifo_lo[131] (net)                                    7.6714              0.0000     0.5286 f
  U1925/IN2 (AND2X1)                                              0.0420   -0.0016 &   0.5270 f
  U1925/Q (AND2X1)                                                0.1440    0.1200 @   0.6471 f
  io_cmd_o[91] (net)                            4      40.4796              0.0000     0.6471 f
  io_cmd_o[91] (out)                                              0.1440    0.0043 @   0.6513 f
  data arrival time                                                                    0.6513

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6513
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7513


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_99_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[99]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3086     0.3086
  fifo_1__mem_fifo/dff/data_r_reg_99_/CLK (DFFX1)                 0.1271    0.0000     0.3086 r
  fifo_1__mem_fifo/dff/data_r_reg_99_/Q (DFFX1)                   0.0474    0.1897     0.4983 r
  fifo_1__mem_fifo/dff/data_o[99] (net)         2       7.8107              0.0000     0.4983 r
  fifo_1__mem_fifo/dff/data_o[99] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4983 r
  fifo_1__mem_fifo/data_o[99] (net)                     7.8107              0.0000     0.4983 r
  fifo_1__mem_fifo/data_o[99] (bsg_one_fifo_width_p570_3)                   0.0000     0.4983 r
  fifo_lo[139] (net)                                    7.8107              0.0000     0.4983 r
  U1941/IN2 (AND2X1)                                              0.0474   -0.0023 &   0.4960 r
  U1941/Q (AND2X1)                                                0.2359    0.1482 @   0.6441 r
  io_cmd_o[99] (net)                            4      71.2840              0.0000     0.6441 r
  io_cmd_o[99] (out)                                              0.2359    0.0082 @   0.6524 r
  data arrival time                                                                    0.6524

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6524
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7524


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_84_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[84]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3086     0.3086
  fifo_1__mem_fifo/dff/data_r_reg_84_/CLK (DFFX1)                 0.1271    0.0000     0.3086 r
  fifo_1__mem_fifo/dff/data_r_reg_84_/Q (DFFX1)                   0.0390    0.2041     0.5127 f
  fifo_1__mem_fifo/dff/data_o[84] (net)         2       6.3280              0.0000     0.5127 f
  fifo_1__mem_fifo/dff/data_o[84] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5127 f
  fifo_1__mem_fifo/data_o[84] (net)                     6.3280              0.0000     0.5127 f
  fifo_1__mem_fifo/data_o[84] (bsg_one_fifo_width_p570_3)                   0.0000     0.5127 f
  fifo_lo[124] (net)                                    6.3280              0.0000     0.5127 f
  U1911/IN2 (AND2X1)                                              0.0390    0.0001 &   0.5127 f
  U1911/Q (AND2X1)                                                0.1987    0.1452 @   0.6579 f
  io_cmd_o[84] (net)                            4      58.0633              0.0000     0.6579 f
  io_cmd_o[84] (out)                                              0.1987   -0.0055 @   0.6524 f
  data arrival time                                                                    0.6524

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6524
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7524


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[95]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3045     0.3045
  fifo_1__mem_fifo/dff/data_r_reg_95_/CLK (DFFX1)                 0.1271    0.0000     0.3045 r
  fifo_1__mem_fifo/dff/data_r_reg_95_/Q (DFFX1)                   0.0679    0.2236     0.5282 f
  fifo_1__mem_fifo/dff/data_o[95] (net)         2      19.1824              0.0000     0.5282 f
  fifo_1__mem_fifo/dff/data_o[95] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5282 f
  fifo_1__mem_fifo/data_o[95] (net)                    19.1824              0.0000     0.5282 f
  fifo_1__mem_fifo/data_o[95] (bsg_one_fifo_width_p570_3)                   0.0000     0.5282 f
  fifo_lo[135] (net)                                   19.1824              0.0000     0.5282 f
  U1933/IN2 (AND2X1)                                              0.0679   -0.0045 &   0.5236 f
  U1933/Q (AND2X1)                                                0.1448    0.1263 @   0.6499 f
  io_cmd_o[95] (net)                            4      40.7162              0.0000     0.6499 f
  io_cmd_o[95] (out)                                              0.1448    0.0028 @   0.6527 f
  data arrival time                                                                    0.6527

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6527
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7527


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_110_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[110]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3068     0.3068
  fifo_1__mem_fifo/dff/data_r_reg_110_/CLK (DFFX1)                0.1271    0.0000     0.3068 r
  fifo_1__mem_fifo/dff/data_r_reg_110_/Q (DFFX1)                  0.0631    0.2207     0.5275 f
  fifo_1__mem_fifo/dff/data_o[110] (net)        2      17.0529              0.0000     0.5275 f
  fifo_1__mem_fifo/dff/data_o[110] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5275 f
  fifo_1__mem_fifo/data_o[110] (net)                   17.0529              0.0000     0.5275 f
  fifo_1__mem_fifo/data_o[110] (bsg_one_fifo_width_p570_3)                  0.0000     0.5275 f
  fifo_lo[150] (net)                                   17.0529              0.0000     0.5275 f
  U1963/IN2 (AND2X1)                                              0.0631   -0.0056 &   0.5219 f
  U1963/Q (AND2X1)                                                0.1547    0.1303 @   0.6522 f
  io_cmd_o[110] (net)                           4      43.8349              0.0000     0.6522 f
  io_cmd_o[110] (out)                                             0.1547    0.0009 @   0.6531 f
  data arrival time                                                                    0.6531

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6531
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7531


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_98_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[98]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3057     0.3057
  fifo_1__mem_fifo/dff/data_r_reg_98_/CLK (DFFX1)                 0.1271    0.0000     0.3057 r
  fifo_1__mem_fifo/dff/data_r_reg_98_/Q (DFFX1)                   0.0640    0.2212     0.5269 f
  fifo_1__mem_fifo/dff/data_o[98] (net)         2      17.4193              0.0000     0.5269 f
  fifo_1__mem_fifo/dff/data_o[98] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5269 f
  fifo_1__mem_fifo/data_o[98] (net)                    17.4193              0.0000     0.5269 f
  fifo_1__mem_fifo/data_o[98] (bsg_one_fifo_width_p570_3)                   0.0000     0.5269 f
  fifo_lo[138] (net)                                   17.4193              0.0000     0.5269 f
  U1939/IN2 (AND2X1)                                              0.0640   -0.0015 &   0.5254 f
  U1939/Q (AND2X1)                                                0.1433    0.1248 @   0.6502 f
  io_cmd_o[98] (net)                            4      40.2646              0.0000     0.6502 f
  io_cmd_o[98] (out)                                              0.1433    0.0036 @   0.6538 f
  data arrival time                                                                    0.6538

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6538
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7538


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_111_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[111]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  fifo_1__mem_fifo/dff/data_r_reg_111_/CLK (DFFX1)                0.1271    0.0000     0.3079 r
  fifo_1__mem_fifo/dff/data_r_reg_111_/Q (DFFX1)                  0.0787    0.2066     0.5145 r
  fifo_1__mem_fifo/dff/data_o[111] (net)        2      19.7794              0.0000     0.5145 r
  fifo_1__mem_fifo/dff/data_o[111] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5145 r
  fifo_1__mem_fifo/data_o[111] (net)                   19.7794              0.0000     0.5145 r
  fifo_1__mem_fifo/data_o[111] (bsg_one_fifo_width_p570_3)                  0.0000     0.5145 r
  fifo_lo[151] (net)                                   19.7794              0.0000     0.5145 r
  U1965/IN2 (AND2X1)                                              0.0787   -0.0123 &   0.5022 r
  U1965/Q (AND2X1)                                                0.2124    0.1426 @   0.6448 r
  io_cmd_o[111] (net)                           4      63.4931              0.0000     0.6448 r
  io_cmd_o[111] (out)                                             0.2124    0.0099 @   0.6547 r
  data arrival time                                                                    0.6547

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6547
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7547


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[74]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3090     0.3090
  fifo_1__mem_fifo/dff/data_r_reg_74_/CLK (DFFX1)                 0.1271    0.0000     0.3090 r
  fifo_1__mem_fifo/dff/data_r_reg_74_/Q (DFFX1)                   0.0478    0.2105     0.5194 f
  fifo_1__mem_fifo/dff/data_o[74] (net)         2      10.2207              0.0000     0.5194 f
  fifo_1__mem_fifo/dff/data_o[74] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5194 f
  fifo_1__mem_fifo/data_o[74] (net)                    10.2207              0.0000     0.5194 f
  fifo_1__mem_fifo/data_o[74] (bsg_one_fifo_width_p570_3)                   0.0000     0.5194 f
  fifo_lo[114] (net)                                   10.2207              0.0000     0.5194 f
  U1891/IN2 (AND2X1)                                              0.0478   -0.0052 &   0.5143 f
  U1891/Q (AND2X1)                                                0.2012    0.1481 @   0.6624 f
  io_cmd_o[74] (net)                            4      58.7287              0.0000     0.6624 f
  io_cmd_o[74] (out)                                              0.2012   -0.0069 @   0.6555 f
  data arrival time                                                                    0.6555

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6555
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7555


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_117_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[117]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  fifo_1__mem_fifo/dff/data_r_reg_117_/CLK (DFFX1)                0.1271    0.0000     0.3079 r
  fifo_1__mem_fifo/dff/data_r_reg_117_/Q (DFFX1)                  0.0537    0.2145     0.5224 f
  fifo_1__mem_fifo/dff/data_o[117] (net)        2      12.8541              0.0000     0.5224 f
  fifo_1__mem_fifo/dff/data_o[117] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5224 f
  fifo_1__mem_fifo/data_o[117] (net)                   12.8541              0.0000     0.5224 f
  fifo_1__mem_fifo/data_o[117] (bsg_one_fifo_width_p570_3)                  0.0000     0.5224 f
  fifo_lo[157] (net)                                   12.8541              0.0000     0.5224 f
  U1977/IN2 (AND2X1)                                              0.0537   -0.0081 &   0.5143 f
  U1977/Q (AND2X1)                                                0.1720    0.1365 @   0.6508 f
  io_cmd_o[117] (net)                           4      49.1852              0.0000     0.6508 f
  io_cmd_o[117] (out)                                             0.1720    0.0058 @   0.6565 f
  data arrival time                                                                    0.6565

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6565
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7565


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[62]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3215     0.3215
  fifo_1__mem_fifo/dff/data_r_reg_62_/CLK (DFFX1)                 0.1459    0.0000     0.3215 r
  fifo_1__mem_fifo/dff/data_r_reg_62_/Q (DFFX1)                   0.0415    0.1875     0.5090 r
  fifo_1__mem_fifo/dff/data_o[62] (net)         2       5.7038              0.0000     0.5090 r
  fifo_1__mem_fifo/dff/data_o[62] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5090 r
  fifo_1__mem_fifo/data_o[62] (net)                     5.7038              0.0000     0.5090 r
  fifo_1__mem_fifo/data_o[62] (bsg_one_fifo_width_p570_3)                   0.0000     0.5090 r
  fifo_lo[102] (net)                                    5.7038              0.0000     0.5090 r
  U1867/IN2 (AND2X1)                                              0.0415    0.0000 &   0.5091 r
  U1867/Q (AND2X1)                                                0.1106    0.0983 @   0.6074 r
  io_cmd_o[62] (net)                            4      31.4158              0.0000     0.6074 r
  U1868/INP (NBUFFX2)                                             0.1107   -0.0137 @   0.5937 r
  U1868/Z (NBUFFX2)                                               0.0339    0.0687     0.6624 r
  mem_cmd_o[62] (net)                           1       6.7766              0.0000     0.6624 r
  mem_cmd_o[62] (out)                                             0.0339   -0.0043 &   0.6581 r
  data arrival time                                                                    0.6581

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6581
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7581


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_85_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[85]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3090     0.3090
  fifo_1__mem_fifo/dff/data_r_reg_85_/CLK (DFFX1)                 0.1271    0.0000     0.3090 r
  fifo_1__mem_fifo/dff/data_r_reg_85_/Q (DFFX1)                   0.0387    0.2039     0.5129 f
  fifo_1__mem_fifo/dff/data_o[85] (net)         2       6.2161              0.0000     0.5129 f
  fifo_1__mem_fifo/dff/data_o[85] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5129 f
  fifo_1__mem_fifo/data_o[85] (net)                     6.2161              0.0000     0.5129 f
  fifo_1__mem_fifo/data_o[85] (bsg_one_fifo_width_p570_3)                   0.0000     0.5129 f
  fifo_lo[125] (net)                                    6.2161              0.0000     0.5129 f
  U1913/IN2 (AND2X1)                                              0.0387    0.0001 &   0.5129 f
  U1913/Q (AND2X1)                                                0.2457    0.1657 @   0.6787 f
  io_cmd_o[85] (net)                            4      72.2225              0.0000     0.6787 f
  io_cmd_o[85] (out)                                              0.2457   -0.0206 @   0.6581 f
  data arrival time                                                                    0.6581

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6581
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7581


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_89_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[89]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3089     0.3089
  fifo_1__mem_fifo/dff/data_r_reg_89_/CLK (DFFX1)                 0.1271    0.0000     0.3089 r
  fifo_1__mem_fifo/dff/data_r_reg_89_/Q (DFFX1)                   0.0444    0.1879     0.4967 r
  fifo_1__mem_fifo/dff/data_o[89] (net)         2       6.7286              0.0000     0.4967 r
  fifo_1__mem_fifo/dff/data_o[89] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4967 r
  fifo_1__mem_fifo/data_o[89] (net)                     6.7286              0.0000     0.4967 r
  fifo_1__mem_fifo/data_o[89] (bsg_one_fifo_width_p570_3)                   0.0000     0.4967 r
  fifo_lo[129] (net)                                    6.7286              0.0000     0.4967 r
  U1921/IN2 (AND2X1)                                              0.0444   -0.0007 &   0.4961 r
  U1921/Q (AND2X1)                                                0.2664    0.1590 @   0.6550 r
  io_cmd_o[89] (net)                            4      80.6915              0.0000     0.6550 r
  io_cmd_o[89] (out)                                              0.2664    0.0032 @   0.6583 r
  data arrival time                                                                    0.6583

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6583
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7583


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[108]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3086     0.3086
  fifo_1__mem_fifo/dff/data_r_reg_108_/CLK (DFFX1)                0.1271    0.0000     0.3086 r
  fifo_1__mem_fifo/dff/data_r_reg_108_/Q (DFFX1)                  0.0446    0.1880     0.4966 r
  fifo_1__mem_fifo/dff/data_o[108] (net)        2       6.7942              0.0000     0.4966 r
  fifo_1__mem_fifo/dff/data_o[108] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.4966 r
  fifo_1__mem_fifo/data_o[108] (net)                    6.7942              0.0000     0.4966 r
  fifo_1__mem_fifo/data_o[108] (bsg_one_fifo_width_p570_3)                  0.0000     0.4966 r
  fifo_lo[148] (net)                                    6.7942              0.0000     0.4966 r
  U1959/IN2 (AND2X1)                                              0.0446   -0.0025 &   0.4941 r
  U1959/Q (AND2X1)                                                0.1778    0.1232 @   0.6173 r
  io_cmd_o[108] (net)                           4      51.6942              0.0000     0.6173 r
  U1960/INP (NBUFFX2)                                             0.1784   -0.0308 @   0.5865 r
  U1960/Z (NBUFFX2)                                               0.0309    0.0739     0.6604 r
  mem_cmd_o[108] (net)                          1       1.2771              0.0000     0.6604 r
  mem_cmd_o[108] (out)                                            0.0309   -0.0011 &   0.6593 r
  data arrival time                                                                    0.6593

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6593
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7593


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_101_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[101]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3090     0.3090
  fifo_1__mem_fifo/dff/data_r_reg_101_/CLK (DFFX1)                0.1271    0.0000     0.3090 r
  fifo_1__mem_fifo/dff/data_r_reg_101_/Q (DFFX1)                  0.0385    0.1839     0.4929 r
  fifo_1__mem_fifo/dff/data_o[101] (net)        2       4.5973              0.0000     0.4929 r
  fifo_1__mem_fifo/dff/data_o[101] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.4929 r
  fifo_1__mem_fifo/data_o[101] (net)                    4.5973              0.0000     0.4929 r
  fifo_1__mem_fifo/data_o[101] (bsg_one_fifo_width_p570_3)                  0.0000     0.4929 r
  fifo_lo[141] (net)                                    4.5973              0.0000     0.4929 r
  U1945/IN2 (AND2X1)                                              0.0385    0.0000 &   0.4929 r
  U1945/Q (AND2X1)                                                0.2596    0.1563 @   0.6492 r
  io_cmd_o[101] (net)                           4      78.9281              0.0000     0.6492 r
  io_cmd_o[101] (out)                                             0.2596    0.0108 @   0.6600 r
  data arrival time                                                                    0.6600

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6600
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7600


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_113_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[113]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3082     0.3082
  fifo_1__mem_fifo/dff/data_r_reg_113_/CLK (DFFX1)                0.1271    0.0000     0.3082 r
  fifo_1__mem_fifo/dff/data_r_reg_113_/Q (DFFX1)                  0.0594    0.2183     0.5265 f
  fifo_1__mem_fifo/dff/data_o[113] (net)        2      15.3719              0.0000     0.5265 f
  fifo_1__mem_fifo/dff/data_o[113] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5265 f
  fifo_1__mem_fifo/data_o[113] (net)                   15.3719              0.0000     0.5265 f
  fifo_1__mem_fifo/data_o[113] (bsg_one_fifo_width_p570_3)                  0.0000     0.5265 f
  fifo_lo[153] (net)                                   15.3719              0.0000     0.5265 f
  U1969/IN2 (AND2X1)                                              0.0594   -0.0035 &   0.5230 f
  U1969/Q (AND2X1)                                                0.1618    0.1328 @   0.6558 f
  io_cmd_o[113] (net)                           4      46.0271              0.0000     0.6558 f
  io_cmd_o[113] (out)                                             0.1618    0.0052 @   0.6610 f
  data arrival time                                                                    0.6610

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6610
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7610


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_106_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[106]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3078     0.3078
  fifo_1__mem_fifo/dff/data_r_reg_106_/CLK (DFFX1)                0.1271    0.0000     0.3078 r
  fifo_1__mem_fifo/dff/data_r_reg_106_/Q (DFFX1)                  0.0772    0.2058     0.5137 r
  fifo_1__mem_fifo/dff/data_o[106] (net)        2      19.2129              0.0000     0.5137 r
  fifo_1__mem_fifo/dff/data_o[106] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5137 r
  fifo_1__mem_fifo/data_o[106] (net)                   19.2129              0.0000     0.5137 r
  fifo_1__mem_fifo/data_o[106] (bsg_one_fifo_width_p570_3)                  0.0000     0.5137 r
  fifo_lo[146] (net)                                   19.2129              0.0000     0.5137 r
  U1955/IN2 (AND2X1)                                              0.0772   -0.0051 &   0.5086 r
  U1955/Q (AND2X1)                                                0.2403    0.1525 @   0.6611 r
  io_cmd_o[106] (net)                           4      72.0397              0.0000     0.6611 r
  io_cmd_o[106] (out)                                             0.2403    0.0005 @   0.6615 r
  data arrival time                                                                    0.6615

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6615
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7615


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_109_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[109]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3069     0.3069
  fifo_1__mem_fifo/dff/data_r_reg_109_/CLK (DFFX1)                0.1271    0.0000     0.3069 r
  fifo_1__mem_fifo/dff/data_r_reg_109_/Q (DFFX1)                  0.0610    0.2193     0.5263 f
  fifo_1__mem_fifo/dff/data_o[109] (net)        2      16.0951              0.0000     0.5263 f
  fifo_1__mem_fifo/dff/data_o[109] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5263 f
  fifo_1__mem_fifo/data_o[109] (net)                   16.0951              0.0000     0.5263 f
  fifo_1__mem_fifo/data_o[109] (bsg_one_fifo_width_p570_3)                  0.0000     0.5263 f
  fifo_lo[149] (net)                                   16.0951              0.0000     0.5263 f
  U1961/IN2 (AND2X1)                                              0.0610   -0.0012 &   0.5250 f
  U1961/Q (AND2X1)                                                0.1603    0.1324 @   0.6574 f
  io_cmd_o[109] (net)                           4      45.5201              0.0000     0.6574 f
  io_cmd_o[109] (out)                                             0.1603    0.0047 @   0.6621 f
  data arrival time                                                                    0.6621

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6621
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7621


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[63]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3045     0.3045
  fifo_1__mem_fifo/dff/data_r_reg_63_/CLK (DFFX1)                 0.1271    0.0000     0.3045 r
  fifo_1__mem_fifo/dff/data_r_reg_63_/Q (DFFX1)                   0.0508    0.1916     0.4961 r
  fifo_1__mem_fifo/dff/data_o[63] (net)         2       9.1217              0.0000     0.4961 r
  fifo_1__mem_fifo/dff/data_o[63] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4961 r
  fifo_1__mem_fifo/data_o[63] (net)                     9.1217              0.0000     0.4961 r
  fifo_1__mem_fifo/data_o[63] (bsg_one_fifo_width_p570_3)                   0.0000     0.4961 r
  fifo_lo[103] (net)                                    9.1217              0.0000     0.4961 r
  U1869/IN2 (AND2X1)                                              0.0508   -0.0054 &   0.4908 r
  U1869/Q (AND2X1)                                                0.1804    0.1243 @   0.6151 r
  io_cmd_o[63] (net)                            4      52.2757              0.0000     0.6151 r
  U1870/INP (NBUFFX2)                                             0.1812   -0.0233 @   0.5918 r
  U1870/Z (NBUFFX2)                                               0.0319    0.0750     0.6667 r
  mem_cmd_o[63] (net)                           1       1.8848              0.0000     0.6667 r
  mem_cmd_o[63] (out)                                             0.0319   -0.0043 &   0.6624 r
  data arrival time                                                                    0.6624

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6624
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7624


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[76]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3213     0.3213
  fifo_1__mem_fifo/dff/data_r_reg_76_/CLK (DFFX1)                 0.1459    0.0000     0.3213 r
  fifo_1__mem_fifo/dff/data_r_reg_76_/Q (DFFX1)                   0.0443    0.1894     0.5107 r
  fifo_1__mem_fifo/dff/data_o[76] (net)         2       6.7062              0.0000     0.5107 r
  fifo_1__mem_fifo/dff/data_o[76] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5107 r
  fifo_1__mem_fifo/data_o[76] (net)                     6.7062              0.0000     0.5107 r
  fifo_1__mem_fifo/data_o[76] (bsg_one_fifo_width_p570_3)                   0.0000     0.5107 r
  fifo_lo[116] (net)                                    6.7062              0.0000     0.5107 r
  U1895/IN2 (AND2X1)                                              0.0443   -0.0007 &   0.5100 r
  U1895/Q (AND2X1)                                                0.1157    0.1011 @   0.6111 r
  io_cmd_o[76] (net)                            4      33.2261              0.0000     0.6111 r
  U1896/INP (NBUFFX2)                                             0.1157   -0.0122 @   0.5988 r
  U1896/Z (NBUFFX2)                                               0.0267    0.0642     0.6630 r
  mem_cmd_o[76] (net)                           1       1.2098              0.0000     0.6630 r
  mem_cmd_o[76] (out)                                             0.0267    0.0000 &   0.6630 r
  data arrival time                                                                    0.6630

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6630
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7630


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3478     0.3478
  fifo_1__mem_fifo/dff/data_r_reg_9_/CLK (DFFX1)                  0.1882    0.0000     0.3478 r
  fifo_1__mem_fifo/dff/data_r_reg_9_/Q (DFFX1)                    0.1387    0.2370 @   0.5848 r
  fifo_1__mem_fifo/dff/data_o[9] (net)          2      39.7338              0.0000     0.5848 r
  fifo_1__mem_fifo/dff/data_o[9] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5848 r
  fifo_1__mem_fifo/data_o[9] (net)                     39.7338              0.0000     0.5848 r
  fifo_1__mem_fifo/data_o[9] (bsg_one_fifo_width_p570_3)                    0.0000     0.5848 r
  fifo_lo[56] (net)                                    39.7338              0.0000     0.5848 r
  U1774/IN2 (MUX21X1)                                             0.1389   -0.0170 @   0.5678 r
  U1774/Q (MUX21X1)                                               0.2598    0.1960 @   0.7639 r
  io_cmd_o[9] (net)                             4      77.3060              0.0000     0.7639 r
  io_cmd_o[9] (out)                                               0.2598   -0.1008 @   0.6630 r
  data arrival time                                                                    0.6630

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6630
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7630


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[58]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3089     0.3089
  fifo_1__mem_fifo/dff/data_r_reg_58_/CLK (DFFX1)                 0.1271    0.0000     0.3089 r
  fifo_1__mem_fifo/dff/data_r_reg_58_/Q (DFFX1)                   0.0400    0.1850     0.4938 r
  fifo_1__mem_fifo/dff/data_o[58] (net)         2       5.1549              0.0000     0.4938 r
  fifo_1__mem_fifo/dff/data_o[58] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4938 r
  fifo_1__mem_fifo/data_o[58] (net)                     5.1549              0.0000     0.4938 r
  fifo_1__mem_fifo/data_o[58] (bsg_one_fifo_width_p570_3)                   0.0000     0.4938 r
  fifo_lo[98] (net)                                     5.1549              0.0000     0.4938 r
  U1858/IN2 (AND2X1)                                              0.0400    0.0000 &   0.4939 r
  U1858/Q (AND2X1)                                                0.1876    0.1259 @   0.6197 r
  io_cmd_o[58] (net)                            4      54.6193              0.0000     0.6197 r
  U1859/INP (NBUFFX2)                                             0.1885   -0.0266 @   0.5932 r
  U1859/Z (NBUFFX2)                                               0.0321    0.0758     0.6690 r
  mem_cmd_o[58] (net)                           1       1.6542              0.0000     0.6690 r
  mem_cmd_o[58] (out)                                             0.0321   -0.0052 &   0.6637 r
  data arrival time                                                                    0.6637

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6637
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7637


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_100_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[100]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3083     0.3083
  fifo_1__mem_fifo/dff/data_r_reg_100_/CLK (DFFX1)                0.1271    0.0000     0.3083 r
  fifo_1__mem_fifo/dff/data_r_reg_100_/Q (DFFX1)                  0.0570    0.2168     0.5251 f
  fifo_1__mem_fifo/dff/data_o[100] (net)        2      14.3286              0.0000     0.5251 f
  fifo_1__mem_fifo/dff/data_o[100] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5251 f
  fifo_1__mem_fifo/data_o[100] (net)                   14.3286              0.0000     0.5251 f
  fifo_1__mem_fifo/data_o[100] (bsg_one_fifo_width_p570_3)                  0.0000     0.5251 f
  fifo_lo[140] (net)                                   14.3286              0.0000     0.5251 f
  U1943/IN2 (AND2X1)                                              0.0570   -0.0020 &   0.5231 f
  U1943/Q (AND2X1)                                                0.1720    0.1373 @   0.6604 f
  io_cmd_o[100] (net)                           4      49.2108              0.0000     0.6604 f
  io_cmd_o[100] (out)                                             0.1720    0.0049 @   0.6653 f
  data arrival time                                                                    0.6653

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6653
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7653


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[80]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3219     0.3219
  fifo_1__mem_fifo/dff/data_r_reg_80_/CLK (DFFX1)                 0.1459    0.0000     0.3219 r
  fifo_1__mem_fifo/dff/data_r_reg_80_/Q (DFFX1)                   0.0469    0.1910     0.5129 r
  fifo_1__mem_fifo/dff/data_o[80] (net)         2       7.6311              0.0000     0.5129 r
  fifo_1__mem_fifo/dff/data_o[80] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5129 r
  fifo_1__mem_fifo/data_o[80] (net)                     7.6311              0.0000     0.5129 r
  fifo_1__mem_fifo/data_o[80] (bsg_one_fifo_width_p570_3)                   0.0000     0.5129 r
  fifo_lo[120] (net)                                    7.6311              0.0000     0.5129 r
  U1903/IN2 (AND2X1)                                              0.0469   -0.0024 &   0.5105 r
  U1903/Q (AND2X1)                                                0.1229    0.1048 @   0.6152 r
  io_cmd_o[80] (net)                            4      35.7677              0.0000     0.6152 r
  U1904/INP (NBUFFX2)                                             0.1230   -0.0145 @   0.6007 r
  U1904/Z (NBUFFX2)                                               0.0268    0.0652     0.6659 r
  mem_cmd_o[80] (net)                           1       0.8705              0.0000     0.6659 r
  mem_cmd_o[80] (out)                                             0.0268    0.0000 &   0.6659 r
  data arrival time                                                                    0.6659

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6659
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7659


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[92]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3083     0.3083
  fifo_1__mem_fifo/dff/data_r_reg_92_/CLK (DFFX1)                 0.1271    0.0000     0.3083 r
  fifo_1__mem_fifo/dff/data_r_reg_92_/Q (DFFX1)                   0.0680    0.2237     0.5320 f
  fifo_1__mem_fifo/dff/data_o[92] (net)         2      19.2318              0.0000     0.5320 f
  fifo_1__mem_fifo/dff/data_o[92] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5320 f
  fifo_1__mem_fifo/data_o[92] (net)                    19.2318              0.0000     0.5320 f
  fifo_1__mem_fifo/data_o[92] (bsg_one_fifo_width_p570_3)                   0.0000     0.5320 f
  fifo_lo[132] (net)                                   19.2318              0.0000     0.5320 f
  U1927/IN2 (AND2X1)                                              0.0680    0.0010 &   0.5330 f
  U1927/Q (AND2X1)                                                0.1488    0.1281 @   0.6611 f
  io_cmd_o[92] (net)                            4      41.9070              0.0000     0.6611 f
  io_cmd_o[92] (out)                                              0.1488    0.0049 @   0.6660 f
  data arrival time                                                                    0.6660

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6660
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7660


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[81]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3219     0.3219
  fifo_1__mem_fifo/dff/data_r_reg_81_/CLK (DFFX1)                 0.1459    0.0000     0.3219 r
  fifo_1__mem_fifo/dff/data_r_reg_81_/Q (DFFX1)                   0.0424    0.1881     0.5100 r
  fifo_1__mem_fifo/dff/data_o[81] (net)         2       6.0183              0.0000     0.5100 r
  fifo_1__mem_fifo/dff/data_o[81] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5100 r
  fifo_1__mem_fifo/data_o[81] (net)                     6.0183              0.0000     0.5100 r
  fifo_1__mem_fifo/data_o[81] (bsg_one_fifo_width_p570_3)                   0.0000     0.5100 r
  fifo_lo[121] (net)                                    6.0183              0.0000     0.5100 r
  U1905/IN2 (AND2X1)                                              0.0424    0.0000 &   0.5100 r
  U1905/Q (AND2X1)                                                0.1292    0.1072 @   0.6172 r
  io_cmd_o[81] (net)                            4      38.0246              0.0000     0.6172 r
  U1906/INP (NBUFFX2)                                             0.1292   -0.0165 @   0.6007 r
  U1906/Z (NBUFFX2)                                               0.0274    0.0665     0.6672 r
  mem_cmd_o[81] (net)                           1       0.9973              0.0000     0.6672 r
  mem_cmd_o[81] (out)                                             0.0274    0.0000 &   0.6672 r
  data arrival time                                                                    0.6672

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6672
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7672


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_93_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[93]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3090     0.3090
  fifo_1__mem_fifo/dff/data_r_reg_93_/CLK (DFFX1)                 0.1271    0.0000     0.3090 r
  fifo_1__mem_fifo/dff/data_r_reg_93_/Q (DFFX1)                   0.0406    0.1853     0.4943 r
  fifo_1__mem_fifo/dff/data_o[93] (net)         2       5.3502              0.0000     0.4943 r
  fifo_1__mem_fifo/dff/data_o[93] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4943 r
  fifo_1__mem_fifo/data_o[93] (net)                     5.3502              0.0000     0.4943 r
  fifo_1__mem_fifo/data_o[93] (bsg_one_fifo_width_p570_3)                   0.0000     0.4943 r
  fifo_lo[133] (net)                                    5.3502              0.0000     0.4943 r
  U1929/IN2 (AND2X1)                                              0.0406    0.0000 &   0.4943 r
  U1929/Q (AND2X1)                                                0.0773    0.0817     0.5760 r
  n2629 (net)                                   1      19.3202              0.0000     0.5760 r
  icc_place1894/INP (NBUFFX2)                                     0.0773   -0.0079 &   0.5681 r
  icc_place1894/Z (NBUFFX2)                                       0.2821    0.1402 @   0.7084 r
  mem_cmd_o[93] (net)                           4     159.8165              0.0000     0.7084 r
  mem_cmd_o[93] (out)                                             0.2821   -0.0408 @   0.6675 r
  data arrival time                                                                    0.6675

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6675
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7675


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[70]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3218     0.3218
  fifo_1__mem_fifo/dff/data_r_reg_70_/CLK (DFFX1)                 0.1459    0.0000     0.3218 r
  fifo_1__mem_fifo/dff/data_r_reg_70_/Q (DFFX1)                   0.0426    0.1883     0.5101 r
  fifo_1__mem_fifo/dff/data_o[70] (net)         2       6.0950              0.0000     0.5101 r
  fifo_1__mem_fifo/dff/data_o[70] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5101 r
  fifo_1__mem_fifo/data_o[70] (net)                     6.0950              0.0000     0.5101 r
  fifo_1__mem_fifo/data_o[70] (bsg_one_fifo_width_p570_3)                   0.0000     0.5101 r
  fifo_lo[110] (net)                                    6.0950              0.0000     0.5101 r
  U1883/IN2 (AND2X1)                                              0.0426    0.0000 &   0.5101 r
  U1883/Q (AND2X1)                                                0.1027    0.0947 @   0.6049 r
  io_cmd_o[70] (net)                            4      28.6096              0.0000     0.6049 r
  U1884/INP (NBUFFX2)                                             0.1028   -0.0016 @   0.6032 r
  U1884/Z (NBUFFX2)                                               0.0326    0.0667     0.6699 r
  mem_cmd_o[70] (net)                           1       6.2618              0.0000     0.6699 r
  mem_cmd_o[70] (out)                                             0.0326   -0.0020 &   0.6680 r
  data arrival time                                                                    0.6680

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6680
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7680


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[78]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3213     0.3213
  fifo_1__mem_fifo/dff/data_r_reg_78_/CLK (DFFX1)                 0.1459    0.0000     0.3213 r
  fifo_1__mem_fifo/dff/data_r_reg_78_/Q (DFFX1)                   0.0426    0.1882     0.5095 r
  fifo_1__mem_fifo/dff/data_o[78] (net)         2       6.0752              0.0000     0.5095 r
  fifo_1__mem_fifo/dff/data_o[78] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5095 r
  fifo_1__mem_fifo/data_o[78] (net)                     6.0752              0.0000     0.5095 r
  fifo_1__mem_fifo/data_o[78] (bsg_one_fifo_width_p570_3)                   0.0000     0.5095 r
  fifo_lo[118] (net)                                    6.0752              0.0000     0.5095 r
  U1899/IN2 (AND2X1)                                              0.0426   -0.0013 &   0.5082 r
  U1899/Q (AND2X1)                                                0.1276    0.1064 @   0.6147 r
  io_cmd_o[78] (net)                            4      37.4650              0.0000     0.6147 r
  U1900/INP (NBUFFX2)                                             0.1276   -0.0148 @   0.5999 r
  U1900/Z (NBUFFX2)                                               0.0298    0.0681     0.6680 r
  mem_cmd_o[78] (net)                           1       2.8366              0.0000     0.6680 r
  mem_cmd_o[78] (out)                                             0.0298    0.0000 &   0.6680 r
  data arrival time                                                                    0.6680

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6680
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7680


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_102_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[102]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3057     0.3057
  fifo_1__mem_fifo/dff/data_r_reg_102_/CLK (DFFX1)                0.1271    0.0000     0.3057 r
  fifo_1__mem_fifo/dff/data_r_reg_102_/Q (DFFX1)                  0.0701    0.2022     0.5080 r
  fifo_1__mem_fifo/dff/data_o[102] (net)        2      16.5216              0.0000     0.5080 r
  fifo_1__mem_fifo/dff/data_o[102] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5080 r
  fifo_1__mem_fifo/data_o[102] (net)                   16.5216              0.0000     0.5080 r
  fifo_1__mem_fifo/data_o[102] (bsg_one_fifo_width_p570_3)                  0.0000     0.5080 r
  fifo_lo[142] (net)                                   16.5216              0.0000     0.5080 r
  U1947/IN2 (AND2X1)                                              0.0701    0.0006 &   0.5086 r
  U1947/Q (AND2X1)                                                0.1479    0.1150 @   0.6236 r
  io_cmd_o[102] (net)                           4      41.7642              0.0000     0.6236 r
  U1948/INP (NBUFFX2)                                             0.1483   -0.0257 @   0.5979 r
  U1948/Z (NBUFFX2)                                               0.0311    0.0711     0.6690 r
  mem_cmd_o[102] (net)                          1       2.8331              0.0000     0.6690 r
  mem_cmd_o[102] (out)                                            0.0311    0.0000 &   0.6691 r
  data arrival time                                                                    0.6691

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6691
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7691


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3316     0.3316
  fifo_0__mem_fifo/dff/data_r_reg_41_/CLK (DFFX1)                 0.1887    0.0000     0.3316 r
  fifo_0__mem_fifo/dff/data_r_reg_41_/Q (DFFX1)                   0.0577    0.2005     0.5321 r
  fifo_0__mem_fifo/dff/data_o[41] (net)         2      11.7992              0.0000     0.5321 r
  fifo_0__mem_fifo/dff/data_o[41] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5321 r
  fifo_0__mem_fifo/data_o[41] (net)                    11.7992              0.0000     0.5321 r
  fifo_0__mem_fifo/data_o[41] (bsg_one_fifo_width_p570_2)                   0.0000     0.5321 r
  fifo_lo[39] (net)                                    11.7992              0.0000     0.5321 r
  U1838/IN1 (MUX21X1)                                             0.0577    0.0003 &   0.5324 r
  U1838/Q (MUX21X1)                                               0.2969    0.1900 @   0.7224 r
  io_cmd_o[41] (net)                            5      89.0315              0.0000     0.7224 r
  io_cmd_o[41] (out)                                              0.2969   -0.0530 @   0.6694 r
  data arrival time                                                                    0.6694

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6694
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7694


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[71]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3217     0.3217
  fifo_1__mem_fifo/dff/data_r_reg_71_/CLK (DFFX1)                 0.1459    0.0000     0.3217 r
  fifo_1__mem_fifo/dff/data_r_reg_71_/Q (DFFX1)                   0.0446    0.1895     0.5113 r
  fifo_1__mem_fifo/dff/data_o[71] (net)         2       6.7968              0.0000     0.5113 r
  fifo_1__mem_fifo/dff/data_o[71] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5113 r
  fifo_1__mem_fifo/data_o[71] (net)                     6.7968              0.0000     0.5113 r
  fifo_1__mem_fifo/data_o[71] (bsg_one_fifo_width_p570_3)                   0.0000     0.5113 r
  fifo_lo[111] (net)                                    6.7968              0.0000     0.5113 r
  U1885/IN2 (AND2X1)                                              0.0446    0.0001 &   0.5113 r
  U1885/Q (AND2X1)                                                0.1117    0.0992 @   0.6106 r
  io_cmd_o[71] (net)                            4      31.8308              0.0000     0.6106 r
  U1886/INP (NBUFFX2)                                             0.1117    0.0009 @   0.6115 r
  U1886/Z (NBUFFX2)                                               0.0334    0.0685     0.6800 r
  mem_cmd_o[71] (net)                           1       6.3454              0.0000     0.6800 r
  mem_cmd_o[71] (out)                                             0.0334   -0.0091 &   0.6709 r
  data arrival time                                                                    0.6709

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6709
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7709


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[68]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3217     0.3217
  fifo_1__mem_fifo/dff/data_r_reg_68_/CLK (DFFX1)                 0.1459    0.0000     0.3217 r
  fifo_1__mem_fifo/dff/data_r_reg_68_/Q (DFFX1)                   0.0413    0.1874     0.5091 r
  fifo_1__mem_fifo/dff/data_o[68] (net)         2       5.6082              0.0000     0.5091 r
  fifo_1__mem_fifo/dff/data_o[68] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5091 r
  fifo_1__mem_fifo/data_o[68] (net)                     5.6082              0.0000     0.5091 r
  fifo_1__mem_fifo/data_o[68] (bsg_one_fifo_width_p570_3)                   0.0000     0.5091 r
  fifo_lo[108] (net)                                    5.6082              0.0000     0.5091 r
  U1879/IN2 (AND2X1)                                              0.0413    0.0000 &   0.5091 r
  U1879/Q (AND2X1)                                                0.1303    0.1076 @   0.6167 r
  io_cmd_o[68] (net)                            4      38.4542              0.0000     0.6167 r
  U1880/INP (NBUFFX2)                                             0.1304   -0.0138 @   0.6030 r
  U1880/Z (NBUFFX2)                                               0.0296    0.0682     0.6712 r
  mem_cmd_o[68] (net)                           1       2.5499              0.0000     0.6712 r
  mem_cmd_o[68] (out)                                             0.0296    0.0000 &   0.6712 r
  data arrival time                                                                    0.6712

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6712
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7712


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_104_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[104]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3060     0.3060
  fifo_1__mem_fifo/dff/data_r_reg_104_/CLK (DFFX1)                0.1271    0.0000     0.3060 r
  fifo_1__mem_fifo/dff/data_r_reg_104_/Q (DFFX1)                  0.0787    0.2066     0.5126 r
  fifo_1__mem_fifo/dff/data_o[104] (net)        2      19.7659              0.0000     0.5126 r
  fifo_1__mem_fifo/dff/data_o[104] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5126 r
  fifo_1__mem_fifo/data_o[104] (net)                   19.7659              0.0000     0.5126 r
  fifo_1__mem_fifo/data_o[104] (bsg_one_fifo_width_p570_3)                  0.0000     0.5126 r
  fifo_lo[144] (net)                                   19.7659              0.0000     0.5126 r
  U1951/IN2 (AND2X1)                                              0.0787   -0.0055 &   0.5070 r
  U1951/Q (AND2X1)                                                0.1472    0.1158 @   0.6228 r
  io_cmd_o[104] (net)                           4      41.5172              0.0000     0.6228 r
  U1952/INP (NBUFFX2)                                             0.1475   -0.0208 @   0.6021 r
  U1952/Z (NBUFFX2)                                               0.0328    0.0724     0.6744 r
  mem_cmd_o[104] (net)                          1       4.1510              0.0000     0.6744 r
  mem_cmd_o[104] (out)                                            0.0328   -0.0021 &   0.6723 r
  data arrival time                                                                    0.6723

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6723
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7723


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_90_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[90]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3086     0.3086
  fifo_1__mem_fifo/dff/data_r_reg_90_/CLK (DFFX1)                 0.1271    0.0000     0.3086 r
  fifo_1__mem_fifo/dff/data_r_reg_90_/Q (DFFX1)                   0.0472    0.1896     0.4982 r
  fifo_1__mem_fifo/dff/data_o[90] (net)         2       7.7396              0.0000     0.4982 r
  fifo_1__mem_fifo/dff/data_o[90] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4982 r
  fifo_1__mem_fifo/data_o[90] (net)                     7.7396              0.0000     0.4982 r
  fifo_1__mem_fifo/data_o[90] (bsg_one_fifo_width_p570_3)                   0.0000     0.4982 r
  fifo_lo[130] (net)                                    7.7396              0.0000     0.4982 r
  U1923/IN2 (AND2X1)                                              0.0472   -0.0007 &   0.4976 r
  U1923/Q (AND2X1)                                                0.2039    0.1342 @   0.6318 r
  io_cmd_o[90] (net)                            4      60.1687              0.0000     0.6318 r
  U1924/INP (NBUFFX2)                                             0.2047   -0.0375 @   0.5944 r
  U1924/Z (NBUFFX2)                                               0.0330    0.0781     0.6724 r
  mem_cmd_o[90] (net)                           1       1.5579              0.0000     0.6724 r
  mem_cmd_o[90] (out)                                             0.0330    0.0000 &   0.6724 r
  data arrival time                                                                    0.6724

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6724
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7724


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[61]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3216     0.3216
  fifo_1__mem_fifo/dff/data_r_reg_61_/CLK (DFFX1)                 0.1459    0.0000     0.3216 r
  fifo_1__mem_fifo/dff/data_r_reg_61_/Q (DFFX1)                   0.0398    0.2064     0.5280 f
  fifo_1__mem_fifo/dff/data_o[61] (net)         2       6.6941              0.0000     0.5280 f
  fifo_1__mem_fifo/dff/data_o[61] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5280 f
  fifo_1__mem_fifo/data_o[61] (net)                     6.6941              0.0000     0.5280 f
  fifo_1__mem_fifo/data_o[61] (bsg_one_fifo_width_p570_3)                   0.0000     0.5280 f
  fifo_lo[101] (net)                                    6.6941              0.0000     0.5280 f
  U1865/IN2 (AND2X1)                                              0.0398    0.0001 &   0.5280 f
  U1865/Q (AND2X1)                                                0.1810    0.1366 @   0.6647 f
  io_cmd_o[61] (net)                            4      52.4489              0.0000     0.6647 f
  io_cmd_o[61] (out)                                              0.1810    0.0083 @   0.6730 f
  data arrival time                                                                    0.6730

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6730
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7730


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[72]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3216     0.3216
  fifo_1__mem_fifo/dff/data_r_reg_72_/CLK (DFFX1)                 0.1459    0.0000     0.3216 r
  fifo_1__mem_fifo/dff/data_r_reg_72_/Q (DFFX1)                   0.0434    0.1888     0.5104 r
  fifo_1__mem_fifo/dff/data_o[72] (net)         2       6.3727              0.0000     0.5104 r
  fifo_1__mem_fifo/dff/data_o[72] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5104 r
  fifo_1__mem_fifo/data_o[72] (net)                     6.3727              0.0000     0.5104 r
  fifo_1__mem_fifo/data_o[72] (bsg_one_fifo_width_p570_3)                   0.0000     0.5104 r
  fifo_lo[112] (net)                                    6.3727              0.0000     0.5104 r
  U1887/IN2 (AND2X1)                                              0.0434   -0.0013 &   0.5090 r
  U1887/Q (AND2X1)                                                0.1175    0.1018 @   0.6108 r
  io_cmd_o[72] (net)                            4      33.8873              0.0000     0.6108 r
  U1888/INP (NBUFFX2)                                             0.1176    0.0005 @   0.6113 r
  U1888/Z (NBUFFX2)                                               0.0267    0.0644     0.6757 r
  mem_cmd_o[72] (net)                           1       1.1011              0.0000     0.6757 r
  mem_cmd_o[72] (out)                                             0.0267   -0.0024 &   0.6733 r
  data arrival time                                                                    0.6733

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6733
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7733


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[59]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3216     0.3216
  fifo_1__mem_fifo/dff/data_r_reg_59_/CLK (DFFX1)                 0.1459    0.0000     0.3216 r
  fifo_1__mem_fifo/dff/data_r_reg_59_/Q (DFFX1)                   0.0493    0.1924     0.5140 r
  fifo_1__mem_fifo/dff/data_o[59] (net)         2       8.5628              0.0000     0.5140 r
  fifo_1__mem_fifo/dff/data_o[59] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5140 r
  fifo_1__mem_fifo/data_o[59] (net)                     8.5628              0.0000     0.5140 r
  fifo_1__mem_fifo/data_o[59] (bsg_one_fifo_width_p570_3)                   0.0000     0.5140 r
  fifo_lo[99] (net)                                     8.5628              0.0000     0.5140 r
  U1861/IN2 (AND2X1)                                              0.0493    0.0001 &   0.5141 r
  U1861/Q (AND2X1)                                                0.1260    0.1065 @   0.6206 r
  io_cmd_o[59] (net)                            4      36.8841              0.0000     0.6206 r
  U1862/INP (NBUFFX2)                                             0.1261   -0.0140 @   0.6067 r
  U1862/Z (NBUFFX2)                                               0.0282    0.0667     0.6734 r
  mem_cmd_o[59] (net)                           1       1.7331              0.0000     0.6734 r
  mem_cmd_o[59] (out)                                             0.0282    0.0000 &   0.6734 r
  data arrival time                                                                    0.6734

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6734
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7734


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[62]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3215     0.3215
  fifo_1__mem_fifo/dff/data_r_reg_62_/CLK (DFFX1)                 0.1459    0.0000     0.3215 r
  fifo_1__mem_fifo/dff/data_r_reg_62_/Q (DFFX1)                   0.0367    0.2039     0.5254 f
  fifo_1__mem_fifo/dff/data_o[62] (net)         2       5.3860              0.0000     0.5254 f
  fifo_1__mem_fifo/dff/data_o[62] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5254 f
  fifo_1__mem_fifo/data_o[62] (net)                     5.3860              0.0000     0.5254 f
  fifo_1__mem_fifo/data_o[62] (bsg_one_fifo_width_p570_3)                   0.0000     0.5254 f
  fifo_lo[102] (net)                                    5.3860              0.0000     0.5254 f
  U1867/IN2 (AND2X1)                                              0.0367    0.0000 &   0.5255 f
  U1867/Q (AND2X1)                                                0.1088    0.1036 @   0.6291 f
  io_cmd_o[62] (net)                            4      30.6700              0.0000     0.6291 f
  U1868/INP (NBUFFX2)                                             0.1088   -0.0147 @   0.6144 f
  U1868/Z (NBUFFX2)                                               0.0307    0.0633     0.6778 f
  mem_cmd_o[62] (net)                           1       6.7766              0.0000     0.6778 f
  mem_cmd_o[62] (out)                                             0.0307   -0.0039 &   0.6738 f
  data arrival time                                                                    0.6738

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6738
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7738


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_107_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[107]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3068     0.3068
  fifo_1__mem_fifo/dff/data_r_reg_107_/CLK (DFFX1)                0.1271    0.0000     0.3068 r
  fifo_1__mem_fifo/dff/data_r_reg_107_/Q (DFFX1)                  0.0705    0.2024     0.5093 r
  fifo_1__mem_fifo/dff/data_o[107] (net)        2      16.6960              0.0000     0.5093 r
  fifo_1__mem_fifo/dff/data_o[107] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5093 r
  fifo_1__mem_fifo/data_o[107] (net)                   16.6960              0.0000     0.5093 r
  fifo_1__mem_fifo/data_o[107] (bsg_one_fifo_width_p570_3)                  0.0000     0.5093 r
  fifo_lo[147] (net)                                   16.6960              0.0000     0.5093 r
  U1957/IN2 (AND2X1)                                              0.0705   -0.0118 &   0.4975 r
  U1957/Q (AND2X1)                                                0.1572    0.1183 @   0.6158 r
  io_cmd_o[107] (net)                           4      45.0612              0.0000     0.6158 r
  U1958/INP (NBUFFX2)                                             0.1575   -0.0104 @   0.6055 r
  U1958/Z (NBUFFX2)                                               0.0326    0.0732     0.6787 r
  mem_cmd_o[107] (net)                          1       3.5093              0.0000     0.6787 r
  mem_cmd_o[107] (out)                                            0.0326   -0.0029 &   0.6758 r
  data arrival time                                                                    0.6758

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6758
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7758


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_99_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[99]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3086     0.3086
  fifo_1__mem_fifo/dff/data_r_reg_99_/CLK (DFFX1)                 0.1271    0.0000     0.3086 r
  fifo_1__mem_fifo/dff/data_r_reg_99_/Q (DFFX1)                   0.0417    0.2063     0.5149 f
  fifo_1__mem_fifo/dff/data_o[99] (net)         2       7.4929              0.0000     0.5149 f
  fifo_1__mem_fifo/dff/data_o[99] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5149 f
  fifo_1__mem_fifo/data_o[99] (net)                     7.4929              0.0000     0.5149 f
  fifo_1__mem_fifo/data_o[99] (bsg_one_fifo_width_p570_3)                   0.0000     0.5149 f
  fifo_lo[139] (net)                                    7.4929              0.0000     0.5149 f
  U1941/IN2 (AND2X1)                                              0.0417   -0.0020 &   0.5128 f
  U1941/Q (AND2X1)                                                0.2398    0.1642 @   0.6771 f
  io_cmd_o[99] (net)                            4      70.5383              0.0000     0.6771 f
  io_cmd_o[99] (out)                                              0.2398   -0.0010 @   0.6761 f
  data arrival time                                                                    0.6761

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6761
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7761


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_88_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[88]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3195     0.3195
  fifo_1__mem_fifo/dff/data_r_reg_88_/CLK (DFFX1)                 0.1525    0.0000     0.3195 r
  fifo_1__mem_fifo/dff/data_r_reg_88_/Q (DFFX1)                   0.0412    0.2081     0.5276 f
  fifo_1__mem_fifo/dff/data_o[88] (net)         2       7.2894              0.0000     0.5276 f
  fifo_1__mem_fifo/dff/data_o[88] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5276 f
  fifo_1__mem_fifo/data_o[88] (net)                     7.2894              0.0000     0.5276 f
  fifo_1__mem_fifo/data_o[88] (bsg_one_fifo_width_p570_3)                   0.0000     0.5276 f
  fifo_lo[128] (net)                                    7.2894              0.0000     0.5276 f
  U1919/IN2 (AND2X1)                                              0.0412   -0.0010 &   0.5266 f
  U1919/Q (AND2X1)                                                0.2165    0.1529 @   0.6796 f
  io_cmd_o[88] (net)                            4      63.2838              0.0000     0.6796 f
  io_cmd_o[88] (out)                                              0.2165   -0.0033 @   0.6763 f
  data arrival time                                                                    0.6763

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6763
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7763


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[69]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3215     0.3215
  fifo_1__mem_fifo/dff/data_r_reg_69_/CLK (DFFX1)                 0.1459    0.0000     0.3215 r
  fifo_1__mem_fifo/dff/data_r_reg_69_/Q (DFFX1)                   0.0451    0.1899     0.5114 r
  fifo_1__mem_fifo/dff/data_o[69] (net)         2       6.9825              0.0000     0.5114 r
  fifo_1__mem_fifo/dff/data_o[69] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5114 r
  fifo_1__mem_fifo/data_o[69] (net)                     6.9825              0.0000     0.5114 r
  fifo_1__mem_fifo/data_o[69] (bsg_one_fifo_width_p570_3)                   0.0000     0.5114 r
  fifo_lo[109] (net)                                    6.9825              0.0000     0.5114 r
  U1881/IN2 (AND2X1)                                              0.0451   -0.0007 &   0.5107 r
  U1881/Q (AND2X1)                                                0.1164    0.1015 @   0.6122 r
  io_cmd_o[69] (net)                            4      33.4972              0.0000     0.6122 r
  U1882/INP (NBUFFX2)                                             0.1165    0.0010 @   0.6132 r
  U1882/Z (NBUFFX2)                                               0.0267    0.0643     0.6775 r
  mem_cmd_o[69] (net)                           1       1.1967              0.0000     0.6775 r
  mem_cmd_o[69] (out)                                             0.0267   -0.0009 &   0.6767 r
  data arrival time                                                                    0.6767

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6767
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7767


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3316     0.3316
  fifo_0__mem_fifo/dff/data_r_reg_44_/CLK (DFFX1)                 0.1887    0.0000     0.3316 r
  fifo_0__mem_fifo/dff/data_r_reg_44_/Q (DFFX1)                   0.0704    0.2074     0.5390 r
  fifo_0__mem_fifo/dff/data_o[44] (net)         2      16.6388              0.0000     0.5390 r
  fifo_0__mem_fifo/dff/data_o[44] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5390 r
  fifo_0__mem_fifo/data_o[44] (net)                    16.6388              0.0000     0.5390 r
  fifo_0__mem_fifo/data_o[44] (bsg_one_fifo_width_p570_2)                   0.0000     0.5390 r
  fifo_lo[42] (net)                                    16.6388              0.0000     0.5390 r
  U1844/IN1 (MUX21X1)                                             0.0704   -0.0024 &   0.5365 r
  U1844/Q (MUX21X1)                                               0.2528    0.1766 @   0.7131 r
  io_cmd_o[44] (net)                            4      75.1227              0.0000     0.7131 r
  io_cmd_o[44] (out)                                              0.2528   -0.0361 @   0.6770 r
  data arrival time                                                                    0.6770

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6770
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7770


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3316     0.3316
  fifo_0__mem_fifo/dff/data_r_reg_12_/CLK (DFFX1)                 0.1881    0.0000     0.3316 r
  fifo_0__mem_fifo/dff/data_r_reg_12_/Q (DFFX1)                   0.0508    0.1967     0.5282 r
  fifo_0__mem_fifo/dff/data_o[12] (net)         2       9.1896              0.0000     0.5282 r
  fifo_0__mem_fifo/dff/data_o[12] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5282 r
  fifo_0__mem_fifo/data_o[12] (net)                     9.1896              0.0000     0.5282 r
  fifo_0__mem_fifo/data_o[12] (bsg_one_fifo_width_p570_2)                   0.0000     0.5282 r
  fifo_lo[10] (net)                                     9.1896              0.0000     0.5282 r
  U1780/IN1 (MUX21X1)                                             0.0508   -0.0021 &   0.5262 r
  U1780/Q (MUX21X1)                                               0.2660    0.1766 @   0.7028 r
  io_cmd_o[12] (net)                            4      79.1186              0.0000     0.7028 r
  io_cmd_o[12] (out)                                              0.2660   -0.0253 @   0.6775 r
  data arrival time                                                                    0.6775

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6775
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7775


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_96_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[96]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3048     0.3048
  fifo_1__mem_fifo/dff/data_r_reg_96_/CLK (DFFX1)                 0.1271    0.0000     0.3048 r
  fifo_1__mem_fifo/dff/data_r_reg_96_/Q (DFFX1)                   0.0635    0.1987     0.5035 r
  fifo_1__mem_fifo/dff/data_o[96] (net)         2      14.0134              0.0000     0.5035 r
  fifo_1__mem_fifo/dff/data_o[96] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5035 r
  fifo_1__mem_fifo/data_o[96] (net)                    14.0134              0.0000     0.5035 r
  fifo_1__mem_fifo/data_o[96] (bsg_one_fifo_width_p570_3)                   0.0000     0.5035 r
  fifo_lo[136] (net)                                   14.0134              0.0000     0.5035 r
  U1935/IN2 (AND2X1)                                              0.0635   -0.0056 &   0.4979 r
  U1935/Q (AND2X1)                                                0.1486    0.1151 @   0.6130 r
  io_cmd_o[96] (net)                            4      42.3511              0.0000     0.6130 r
  U1936/INP (NBUFFX2)                                             0.1489    0.0039 @   0.6170 r
  U1936/Z (NBUFFX2)                                               0.0312    0.0713     0.6883 r
  mem_cmd_o[96] (net)                           1       2.8916              0.0000     0.6883 r
  mem_cmd_o[96] (out)                                             0.0312   -0.0106 &   0.6777 r
  data arrival time                                                                    0.6777

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6777
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7777


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3322     0.3322
  fifo_0__mem_fifo/dff/data_r_reg_10_/CLK (DFFX1)                 0.1881    0.0000     0.3322 r
  fifo_0__mem_fifo/dff/data_r_reg_10_/Q (DFFX1)                   0.0610    0.2023     0.5345 r
  fifo_0__mem_fifo/dff/data_o[10] (net)         2      13.0693              0.0000     0.5345 r
  fifo_0__mem_fifo/dff/data_o[10] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5345 r
  fifo_0__mem_fifo/data_o[10] (net)                    13.0693              0.0000     0.5345 r
  fifo_0__mem_fifo/data_o[10] (bsg_one_fifo_width_p570_2)                   0.0000     0.5345 r
  fifo_lo[8] (net)                                     13.0693              0.0000     0.5345 r
  U1776/IN1 (MUX21X1)                                             0.0610   -0.0043 &   0.5302 r
  U1776/Q (MUX21X1)                                               0.2608    0.1777 @   0.7079 r
  io_cmd_o[10] (net)                            4      77.7562              0.0000     0.7079 r
  io_cmd_o[10] (out)                                              0.2608   -0.0299 @   0.6780 r
  data arrival time                                                                    0.6780

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6780
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7780


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[108]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3086     0.3086
  fifo_1__mem_fifo/dff/data_r_reg_108_/CLK (DFFX1)                0.1271    0.0000     0.3086 r
  fifo_1__mem_fifo/dff/data_r_reg_108_/Q (DFFX1)                  0.0393    0.2044     0.5130 f
  fifo_1__mem_fifo/dff/data_o[108] (net)        2       6.4764              0.0000     0.5130 f
  fifo_1__mem_fifo/dff/data_o[108] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5130 f
  fifo_1__mem_fifo/data_o[108] (net)                    6.4764              0.0000     0.5130 f
  fifo_1__mem_fifo/data_o[108] (bsg_one_fifo_width_p570_3)                  0.0000     0.5130 f
  fifo_lo[148] (net)                                    6.4764              0.0000     0.5130 f
  U1959/IN2 (AND2X1)                                              0.0393   -0.0021 &   0.5108 f
  U1959/Q (AND2X1)                                                0.1775    0.1360 @   0.6468 f
  io_cmd_o[108] (net)                           4      50.9485              0.0000     0.6468 f
  U1960/INP (NBUFFX2)                                             0.1775   -0.0326 @   0.6142 f
  U1960/Z (NBUFFX2)                                               0.0275    0.0648     0.6790 f
  mem_cmd_o[108] (net)                          1       1.2771              0.0000     0.6790 f
  mem_cmd_o[108] (out)                                            0.0275   -0.0010 &   0.6781 f
  data arrival time                                                                    0.6781

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6781
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7781


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[77]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3048     0.3048
  fifo_1__mem_fifo/dff/data_r_reg_77_/CLK (DFFX1)                 0.1271    0.0000     0.3048 r
  fifo_1__mem_fifo/dff/data_r_reg_77_/Q (DFFX1)                   0.0671    0.2231     0.5279 f
  fifo_1__mem_fifo/dff/data_o[77] (net)         2      18.8200              0.0000     0.5279 f
  fifo_1__mem_fifo/dff/data_o[77] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5279 f
  fifo_1__mem_fifo/data_o[77] (net)                    18.8200              0.0000     0.5279 f
  fifo_1__mem_fifo/data_o[77] (bsg_one_fifo_width_p570_3)                   0.0000     0.5279 f
  fifo_lo[117] (net)                                   18.8200              0.0000     0.5279 f
  U1897/IN2 (AND2X1)                                              0.0671   -0.0046 &   0.5233 f
  U1897/Q (AND2X1)                                                0.1973    0.1502 @   0.6736 f
  io_cmd_o[77] (net)                            4      57.4302              0.0000     0.6736 f
  io_cmd_o[77] (out)                                              0.1973    0.0048 @   0.6784 f
  data arrival time                                                                    0.6784

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6784
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7784


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[120]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3086     0.3086
  fifo_1__mem_fifo/dff/data_r_reg_120_/CLK (DFFX1)                0.1271    0.0000     0.3086 r
  fifo_1__mem_fifo/dff/data_r_reg_120_/Q (DFFX1)                  0.0392    0.1844     0.4930 r
  fifo_1__mem_fifo/dff/data_o[120] (net)        2       4.8669              0.0000     0.4930 r
  fifo_1__mem_fifo/dff/data_o[120] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.4930 r
  fifo_1__mem_fifo/data_o[120] (net)                    4.8669              0.0000     0.4930 r
  fifo_1__mem_fifo/data_o[120] (bsg_one_fifo_width_p570_3)                  0.0000     0.4930 r
  fifo_lo[160] (net)                                    4.8669              0.0000     0.4930 r
  U1983/IN2 (AND2X1)                                              0.0392    0.0000 &   0.4930 r
  U1983/Q (AND2X1)                                                0.1706    0.1191 @   0.6121 r
  io_cmd_o[120] (net)                           4      49.1725              0.0000     0.6121 r
  U1984/INP (NBUFFX2)                                             0.1712   -0.0065 @   0.6056 r
  U1984/Z (NBUFFX2)                                               0.0324    0.0744     0.6800 r
  mem_cmd_o[120] (net)                          1       2.7388              0.0000     0.6800 r
  mem_cmd_o[120] (out)                                            0.0324   -0.0015 &   0.6786 r
  data arrival time                                                                    0.6786

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6786
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7786


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[76]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3213     0.3213
  fifo_1__mem_fifo/dff/data_r_reg_76_/CLK (DFFX1)                 0.1459    0.0000     0.3213 r
  fifo_1__mem_fifo/dff/data_r_reg_76_/Q (DFFX1)                   0.0391    0.2058     0.5271 f
  fifo_1__mem_fifo/dff/data_o[76] (net)         2       6.3885              0.0000     0.5271 f
  fifo_1__mem_fifo/dff/data_o[76] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5271 f
  fifo_1__mem_fifo/data_o[76] (net)                     6.3885              0.0000     0.5271 f
  fifo_1__mem_fifo/data_o[76] (bsg_one_fifo_width_p570_3)                   0.0000     0.5271 f
  fifo_lo[116] (net)                                    6.3885              0.0000     0.5271 f
  U1895/IN2 (AND2X1)                                              0.0391   -0.0006 &   0.5265 f
  U1895/Q (AND2X1)                                                0.1141    0.1070 @   0.6335 f
  io_cmd_o[76] (net)                            4      32.4803              0.0000     0.6335 f
  U1896/INP (NBUFFX2)                                             0.1141   -0.0131 @   0.6204 f
  U1896/Z (NBUFFX2)                                               0.0240    0.0583     0.6787 f
  mem_cmd_o[76] (net)                           1       1.2098              0.0000     0.6787 f
  mem_cmd_o[76] (out)                                             0.0240    0.0000 &   0.6788 f
  data arrival time                                                                    0.6788

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6788
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7788


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[64]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3219     0.3219
  fifo_1__mem_fifo/dff/data_r_reg_64_/CLK (DFFX1)                 0.1459    0.0000     0.3219 r
  fifo_1__mem_fifo/dff/data_r_reg_64_/Q (DFFX1)                   0.0491    0.1923     0.5142 r
  fifo_1__mem_fifo/dff/data_o[64] (net)         2       8.4900              0.0000     0.5142 r
  fifo_1__mem_fifo/dff/data_o[64] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5142 r
  fifo_1__mem_fifo/data_o[64] (net)                     8.4900              0.0000     0.5142 r
  fifo_1__mem_fifo/data_o[64] (bsg_one_fifo_width_p570_3)                   0.0000     0.5142 r
  fifo_lo[104] (net)                                    8.4900              0.0000     0.5142 r
  U1871/IN2 (AND2X1)                                              0.0491   -0.0011 &   0.5131 r
  U1871/Q (AND2X1)                                                0.1161    0.1018 @   0.6149 r
  io_cmd_o[64] (net)                            4      33.3555              0.0000     0.6149 r
  U1872/INP (NBUFFX2)                                             0.1161    0.0004 @   0.6153 r
  U1872/Z (NBUFFX2)                                               0.0263    0.0639     0.6792 r
  mem_cmd_o[64] (net)                           1       0.8689              0.0000     0.6792 r
  mem_cmd_o[64] (out)                                             0.0263    0.0000 &   0.6792 r
  data arrival time                                                                    0.6792

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6792
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7792


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[65]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3220     0.3220
  fifo_1__mem_fifo/dff/data_r_reg_65_/CLK (DFFX1)                 0.1459    0.0000     0.3220 r
  fifo_1__mem_fifo/dff/data_r_reg_65_/Q (DFFX1)                   0.0508    0.1932     0.5152 r
  fifo_1__mem_fifo/dff/data_o[65] (net)         2       9.1386              0.0000     0.5152 r
  fifo_1__mem_fifo/dff/data_o[65] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5152 r
  fifo_1__mem_fifo/data_o[65] (net)                     9.1386              0.0000     0.5152 r
  fifo_1__mem_fifo/data_o[65] (bsg_one_fifo_width_p570_3)                   0.0000     0.5152 r
  fifo_lo[105] (net)                                    9.1386              0.0000     0.5152 r
  U1873/IN2 (AND2X1)                                              0.0508   -0.0035 &   0.5117 r
  U1873/Q (AND2X1)                                                0.1242    0.1058 @   0.6175 r
  io_cmd_o[65] (net)                            4      36.2111              0.0000     0.6175 r
  U1874/INP (NBUFFX2)                                             0.1242   -0.0014 @   0.6161 r
  U1874/Z (NBUFFX2)                                               0.0271    0.0656     0.6817 r
  mem_cmd_o[65] (net)                           1       1.0314              0.0000     0.6817 r
  mem_cmd_o[65] (out)                                             0.0271   -0.0022 &   0.6795 r
  data arrival time                                                                    0.6795

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6795
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7795


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_118_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[118]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3069     0.3069
  fifo_1__mem_fifo/dff/data_r_reg_118_/CLK (DFFX1)                0.1271    0.0000     0.3069 r
  fifo_1__mem_fifo/dff/data_r_reg_118_/Q (DFFX1)                  0.0608    0.1972     0.5041 r
  fifo_1__mem_fifo/dff/data_o[118] (net)        2      12.9713              0.0000     0.5041 r
  fifo_1__mem_fifo/dff/data_o[118] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5041 r
  fifo_1__mem_fifo/data_o[118] (net)                   12.9713              0.0000     0.5041 r
  fifo_1__mem_fifo/data_o[118] (bsg_one_fifo_width_p570_3)                  0.0000     0.5041 r
  fifo_lo[158] (net)                                   12.9713              0.0000     0.5041 r
  U1979/IN2 (AND2X1)                                              0.0608   -0.0053 &   0.4987 r
  U1979/Q (AND2X1)                                                0.1665    0.1206 @   0.6193 r
  io_cmd_o[118] (net)                           4      48.0563              0.0000     0.6193 r
  U1980/INP (NBUFFX2)                                             0.1671   -0.0115 @   0.6078 r
  U1980/Z (NBUFFX2)                                               0.0302    0.0723     0.6801 r
  mem_cmd_o[118] (net)                          1       1.3025              0.0000     0.6801 r
  mem_cmd_o[118] (out)                                            0.0302    0.0000 &   0.6801 r
  data arrival time                                                                    0.6801

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6801
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7801


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[66]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3217     0.3217
  fifo_1__mem_fifo/dff/data_r_reg_66_/CLK (DFFX1)                 0.1459    0.0000     0.3217 r
  fifo_1__mem_fifo/dff/data_r_reg_66_/Q (DFFX1)                   0.0424    0.1881     0.5099 r
  fifo_1__mem_fifo/dff/data_o[66] (net)         2       6.0172              0.0000     0.5099 r
  fifo_1__mem_fifo/dff/data_o[66] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5099 r
  fifo_1__mem_fifo/data_o[66] (net)                     6.0172              0.0000     0.5099 r
  fifo_1__mem_fifo/data_o[66] (bsg_one_fifo_width_p570_3)                   0.0000     0.5099 r
  fifo_lo[106] (net)                                    6.0172              0.0000     0.5099 r
  U1875/IN2 (AND2X1)                                              0.0424    0.0000 &   0.5099 r
  U1875/Q (AND2X1)                                                0.1224    0.1040 @   0.6138 r
  io_cmd_o[66] (net)                            4      35.6155              0.0000     0.6138 r
  U1876/INP (NBUFFX2)                                             0.1224    0.0002 @   0.6141 r
  U1876/Z (NBUFFX2)                                               0.0283    0.0662     0.6803 r
  mem_cmd_o[66] (net)                           1       1.9989              0.0000     0.6803 r
  mem_cmd_o[66] (out)                                             0.0283    0.0000 &   0.6803 r
  data arrival time                                                                    0.6803

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6803
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7803


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3311     0.3311
  fifo_0__mem_fifo/dff/data_r_reg_14_/CLK (DFFX1)                 0.1881    0.0000     0.3311 r
  fifo_0__mem_fifo/dff/data_r_reg_14_/Q (DFFX1)                   0.0647    0.2044     0.5355 r
  fifo_0__mem_fifo/dff/data_o[14] (net)         2      14.4914              0.0000     0.5355 r
  fifo_0__mem_fifo/dff/data_o[14] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5355 r
  fifo_0__mem_fifo/data_o[14] (net)                    14.4914              0.0000     0.5355 r
  fifo_0__mem_fifo/data_o[14] (bsg_one_fifo_width_p570_2)                   0.0000     0.5355 r
  fifo_lo[12] (net)                                    14.4914              0.0000     0.5355 r
  U1784/IN1 (MUX21X1)                                             0.0647   -0.0035 &   0.5320 r
  U1784/Q (MUX21X1)                                               0.2588    0.1777 @   0.7097 r
  io_cmd_o[14] (net)                            4      77.0867              0.0000     0.7097 r
  io_cmd_o[14] (out)                                              0.2588   -0.0280 @   0.6817 r
  data arrival time                                                                    0.6817

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6817
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7817


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[63]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3045     0.3045
  fifo_1__mem_fifo/dff/data_r_reg_63_/CLK (DFFX1)                 0.1271    0.0000     0.3045 r
  fifo_1__mem_fifo/dff/data_r_reg_63_/Q (DFFX1)                   0.0446    0.2083     0.5128 f
  fifo_1__mem_fifo/dff/data_o[63] (net)         2       8.8040              0.0000     0.5128 f
  fifo_1__mem_fifo/dff/data_o[63] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5128 f
  fifo_1__mem_fifo/data_o[63] (net)                     8.8040              0.0000     0.5128 f
  fifo_1__mem_fifo/data_o[63] (bsg_one_fifo_width_p570_3)                   0.0000     0.5128 f
  fifo_lo[103] (net)                                    8.8040              0.0000     0.5128 f
  U1869/IN2 (AND2X1)                                              0.0446   -0.0047 &   0.5081 f
  U1869/Q (AND2X1)                                                0.1800    0.1380 @   0.6460 f
  io_cmd_o[63] (net)                            4      51.5299              0.0000     0.6460 f
  U1870/INP (NBUFFX2)                                             0.1800   -0.0257 @   0.6203 f
  U1870/Z (NBUFFX2)                                               0.0283    0.0657     0.6860 f
  mem_cmd_o[63] (net)                           1       1.8848              0.0000     0.6860 f
  mem_cmd_o[63] (out)                                             0.0283   -0.0038 &   0.6822 f
  data arrival time                                                                    0.6822

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6822
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7822


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[80]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3219     0.3219
  fifo_1__mem_fifo/dff/data_r_reg_80_/CLK (DFFX1)                 0.1459    0.0000     0.3219 r
  fifo_1__mem_fifo/dff/data_r_reg_80_/Q (DFFX1)                   0.0412    0.2076     0.5294 f
  fifo_1__mem_fifo/dff/data_o[80] (net)         2       7.3133              0.0000     0.5294 f
  fifo_1__mem_fifo/dff/data_o[80] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5294 f
  fifo_1__mem_fifo/data_o[80] (net)                     7.3133              0.0000     0.5294 f
  fifo_1__mem_fifo/data_o[80] (bsg_one_fifo_width_p570_3)                   0.0000     0.5294 f
  fifo_lo[120] (net)                                    7.3133              0.0000     0.5294 f
  U1903/IN2 (AND2X1)                                              0.0412   -0.0022 &   0.5272 f
  U1903/Q (AND2X1)                                                0.1217    0.1116 @   0.6388 f
  io_cmd_o[80] (net)                            4      35.0220              0.0000     0.6388 f
  U1904/INP (NBUFFX2)                                             0.1217   -0.0156 @   0.6232 f
  U1904/Z (NBUFFX2)                                               0.0241    0.0591     0.6823 f
  mem_cmd_o[80] (net)                           1       0.8705              0.0000     0.6823 f
  mem_cmd_o[80] (out)                                             0.0241    0.0000 &   0.6823 f
  data arrival time                                                                    0.6823

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6823
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7823


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[67]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3219     0.3219
  fifo_1__mem_fifo/dff/data_r_reg_67_/CLK (DFFX1)                 0.1459    0.0000     0.3219 r
  fifo_1__mem_fifo/dff/data_r_reg_67_/Q (DFFX1)                   0.0456    0.1902     0.5121 r
  fifo_1__mem_fifo/dff/data_o[67] (net)         2       7.1684              0.0000     0.5121 r
  fifo_1__mem_fifo/dff/data_o[67] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5121 r
  fifo_1__mem_fifo/data_o[67] (net)                     7.1684              0.0000     0.5121 r
  fifo_1__mem_fifo/data_o[67] (bsg_one_fifo_width_p570_3)                   0.0000     0.5121 r
  fifo_lo[107] (net)                                    7.1684              0.0000     0.5121 r
  U1877/IN2 (AND2X1)                                              0.0456    0.0001 &   0.5122 r
  U1877/Q (AND2X1)                                                0.1214    0.1039 @   0.6161 r
  io_cmd_o[67] (net)                            4      35.2470              0.0000     0.6161 r
  U1878/INP (NBUFFX2)                                             0.1214    0.0001 @   0.6161 r
  U1878/Z (NBUFFX2)                                               0.0285    0.0663     0.6824 r
  mem_cmd_o[67] (net)                           1       2.2154              0.0000     0.6824 r
  mem_cmd_o[67] (out)                                             0.0285    0.0000 &   0.6824 r
  data arrival time                                                                    0.6824

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6824
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7824


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[58]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3089     0.3089
  fifo_1__mem_fifo/dff/data_r_reg_58_/CLK (DFFX1)                 0.1271    0.0000     0.3089 r
  fifo_1__mem_fifo/dff/data_r_reg_58_/Q (DFFX1)                   0.0355    0.2013     0.5101 f
  fifo_1__mem_fifo/dff/data_o[58] (net)         2       4.8371              0.0000     0.5101 f
  fifo_1__mem_fifo/dff/data_o[58] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5101 f
  fifo_1__mem_fifo/data_o[58] (net)                     4.8371              0.0000     0.5101 f
  fifo_1__mem_fifo/data_o[58] (bsg_one_fifo_width_p570_3)                   0.0000     0.5101 f
  fifo_lo[98] (net)                                     4.8371              0.0000     0.5101 f
  U1858/IN2 (AND2X1)                                              0.0355    0.0000 &   0.5102 f
  U1858/Q (AND2X1)                                                0.1877    0.1395 @   0.6497 f
  io_cmd_o[58] (net)                            4      53.8735              0.0000     0.6497 f
  U1859/INP (NBUFFX2)                                             0.1877   -0.0286 @   0.6211 f
  U1859/Z (NBUFFX2)                                               0.0284    0.0661     0.6872 f
  mem_cmd_o[58] (net)                           1       1.6542              0.0000     0.6872 f
  mem_cmd_o[58] (out)                                             0.0284   -0.0046 &   0.6826 f
  data arrival time                                                                    0.6826

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6826
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7826


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3314     0.3314
  fifo_0__mem_fifo/dff/data_r_reg_34_/CLK (DFFX1)                 0.1887    0.0000     0.3314 r
  fifo_0__mem_fifo/dff/data_r_reg_34_/Q (DFFX1)                   0.0687    0.2065     0.5379 r
  fifo_0__mem_fifo/dff/data_o[34] (net)         2      15.9972              0.0000     0.5379 r
  fifo_0__mem_fifo/dff/data_o[34] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5379 r
  fifo_0__mem_fifo/data_o[34] (net)                    15.9972              0.0000     0.5379 r
  fifo_0__mem_fifo/data_o[34] (bsg_one_fifo_width_p570_2)                   0.0000     0.5379 r
  fifo_lo[32] (net)                                    15.9972              0.0000     0.5379 r
  U1824/IN1 (MUX21X1)                                             0.0687   -0.0075 &   0.5304 r
  U1824/Q (MUX21X1)                                               0.2989    0.1929 @   0.7234 r
  io_cmd_o[34] (net)                            4      89.5619              0.0000     0.7234 r
  io_cmd_o[34] (out)                                              0.2989   -0.0404 @   0.6829 r
  data arrival time                                                                    0.6829

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6829
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7829


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[81]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3219     0.3219
  fifo_1__mem_fifo/dff/data_r_reg_81_/CLK (DFFX1)                 0.1459    0.0000     0.3219 r
  fifo_1__mem_fifo/dff/data_r_reg_81_/Q (DFFX1)                   0.0375    0.2045     0.5264 f
  fifo_1__mem_fifo/dff/data_o[81] (net)         2       5.7005              0.0000     0.5264 f
  fifo_1__mem_fifo/dff/data_o[81] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5264 f
  fifo_1__mem_fifo/data_o[81] (net)                     5.7005              0.0000     0.5264 f
  fifo_1__mem_fifo/data_o[81] (bsg_one_fifo_width_p570_3)                   0.0000     0.5264 f
  fifo_lo[121] (net)                                    5.7005              0.0000     0.5264 f
  U1905/IN2 (AND2X1)                                              0.0375    0.0000 &   0.5264 f
  U1905/Q (AND2X1)                                                0.1283    0.1143 @   0.6407 f
  io_cmd_o[81] (net)                            4      37.2788              0.0000     0.6407 f
  U1906/INP (NBUFFX2)                                             0.1284   -0.0176 @   0.6231 f
  U1906/Z (NBUFFX2)                                               0.0248    0.0602     0.6833 f
  mem_cmd_o[81] (net)                           1       0.9973              0.0000     0.6833 f
  mem_cmd_o[81] (out)                                             0.0248    0.0000 &   0.6833 f
  data arrival time                                                                    0.6833

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6833
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7833


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_87_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[87]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3216     0.3216
  fifo_1__mem_fifo/dff/data_r_reg_87_/CLK (DFFX1)                 0.1459    0.0000     0.3216 r
  fifo_1__mem_fifo/dff/data_r_reg_87_/Q (DFFX1)                   0.0420    0.1879     0.5094 r
  fifo_1__mem_fifo/dff/data_o[87] (net)         2       5.8793              0.0000     0.5094 r
  fifo_1__mem_fifo/dff/data_o[87] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5094 r
  fifo_1__mem_fifo/data_o[87] (net)                     5.8793              0.0000     0.5094 r
  fifo_1__mem_fifo/data_o[87] (bsg_one_fifo_width_p570_3)                   0.0000     0.5094 r
  fifo_lo[127] (net)                                    5.8793              0.0000     0.5094 r
  U1917/IN2 (AND2X1)                                              0.0420    0.0001 &   0.5095 r
  U1917/Q (AND2X1)                                                0.2679    0.1613 @   0.6708 r
  io_cmd_o[87] (net)                            4      82.0787              0.0000     0.6708 r
  io_cmd_o[87] (out)                                              0.2679    0.0130 @   0.6838 r
  data arrival time                                                                    0.6838

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6838
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7838


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[70]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3218     0.3218
  fifo_1__mem_fifo/dff/data_r_reg_70_/CLK (DFFX1)                 0.1459    0.0000     0.3218 r
  fifo_1__mem_fifo/dff/data_r_reg_70_/Q (DFFX1)                   0.0377    0.2047     0.5265 f
  fifo_1__mem_fifo/dff/data_o[70] (net)         2       5.7772              0.0000     0.5265 f
  fifo_1__mem_fifo/dff/data_o[70] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5265 f
  fifo_1__mem_fifo/data_o[70] (net)                     5.7772              0.0000     0.5265 f
  fifo_1__mem_fifo/data_o[70] (bsg_one_fifo_width_p570_3)                   0.0000     0.5265 f
  fifo_lo[110] (net)                                    5.7772              0.0000     0.5265 f
  U1883/IN2 (AND2X1)                                              0.0377    0.0000 &   0.5266 f
  U1883/Q (AND2X1)                                                0.1004    0.0993 @   0.6259 f
  io_cmd_o[70] (net)                            4      27.8638              0.0000     0.6259 f
  U1884/INP (NBUFFX2)                                             0.1004   -0.0017 @   0.6242 f
  U1884/Z (NBUFFX2)                                               0.0294    0.0616     0.6857 f
  mem_cmd_o[70] (net)                           1       6.2618              0.0000     0.6857 f
  mem_cmd_o[70] (out)                                             0.0294   -0.0019 &   0.6839 f
  data arrival time                                                                    0.6839

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6839
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7839


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[78]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3213     0.3213
  fifo_1__mem_fifo/dff/data_r_reg_78_/CLK (DFFX1)                 0.1459    0.0000     0.3213 r
  fifo_1__mem_fifo/dff/data_r_reg_78_/Q (DFFX1)                   0.0376    0.2046     0.5259 f
  fifo_1__mem_fifo/dff/data_o[78] (net)         2       5.7574              0.0000     0.5259 f
  fifo_1__mem_fifo/dff/data_o[78] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5259 f
  fifo_1__mem_fifo/data_o[78] (net)                     5.7574              0.0000     0.5259 f
  fifo_1__mem_fifo/data_o[78] (bsg_one_fifo_width_p570_3)                   0.0000     0.5259 f
  fifo_lo[118] (net)                                    5.7574              0.0000     0.5259 f
  U1899/IN2 (AND2X1)                                              0.0376   -0.0011 &   0.5248 f
  U1899/Q (AND2X1)                                                0.1266    0.1134 @   0.6382 f
  io_cmd_o[78] (net)                            4      36.7193              0.0000     0.6382 f
  U1900/INP (NBUFFX2)                                             0.1267   -0.0158 @   0.6224 f
  U1900/Z (NBUFFX2)                                               0.0270    0.0619     0.6843 f
  mem_cmd_o[78] (net)                           1       2.8366              0.0000     0.6843 f
  mem_cmd_o[78] (out)                                             0.0270    0.0000 &   0.6843 f
  data arrival time                                                                    0.6843

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6843
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7843


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[73]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3217     0.3217
  fifo_1__mem_fifo/dff/data_r_reg_73_/CLK (DFFX1)                 0.1459    0.0000     0.3217 r
  fifo_1__mem_fifo/dff/data_r_reg_73_/Q (DFFX1)                   0.0459    0.1904     0.5122 r
  fifo_1__mem_fifo/dff/data_o[73] (net)         2       7.2741              0.0000     0.5122 r
  fifo_1__mem_fifo/dff/data_o[73] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5122 r
  fifo_1__mem_fifo/data_o[73] (net)                     7.2741              0.0000     0.5122 r
  fifo_1__mem_fifo/data_o[73] (bsg_one_fifo_width_p570_3)                   0.0000     0.5122 r
  fifo_lo[113] (net)                                    7.2741              0.0000     0.5122 r
  U1889/IN2 (AND2X1)                                              0.0459    0.0001 &   0.5122 r
  U1889/Q (AND2X1)                                                0.1249    0.1056 @   0.6178 r
  io_cmd_o[73] (net)                            4      36.5267              0.0000     0.6178 r
  U1890/INP (NBUFFX2)                                             0.1250    0.0012 @   0.6190 r
  U1890/Z (NBUFFX2)                                               0.0288    0.0670     0.6860 r
  mem_cmd_o[73] (net)                           1       2.2229              0.0000     0.6860 r
  mem_cmd_o[73] (out)                                             0.0288   -0.0009 &   0.6851 r
  data arrival time                                                                    0.6851

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6851
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7851


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3316     0.3316
  fifo_0__mem_fifo/dff/data_r_reg_16_/CLK (DFFX1)                 0.1885    0.0000     0.3316 r
  fifo_0__mem_fifo/dff/data_r_reg_16_/Q (DFFX1)                   0.0707    0.2075     0.5391 r
  fifo_0__mem_fifo/dff/data_o[16] (net)         2      16.7303              0.0000     0.5391 r
  fifo_0__mem_fifo/dff/data_o[16] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5391 r
  fifo_0__mem_fifo/data_o[16] (net)                    16.7303              0.0000     0.5391 r
  fifo_0__mem_fifo/data_o[16] (bsg_one_fifo_width_p570_2)                   0.0000     0.5391 r
  fifo_lo[14] (net)                                    16.7303              0.0000     0.5391 r
  U1788/IN1 (MUX21X1)                                             0.0707   -0.0060 &   0.5331 r
  U1788/Q (MUX21X1)                                               0.2861    0.1891 @   0.7221 r
  io_cmd_o[16] (net)                            4      85.6650              0.0000     0.7221 r
  io_cmd_o[16] (out)                                              0.2861   -0.0356 @   0.6866 r
  data arrival time                                                                    0.6866

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6866
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7866


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3478     0.3478
  fifo_1__mem_fifo/dff/data_r_reg_9_/CLK (DFFX1)                  0.1882    0.0000     0.3478 r
  fifo_1__mem_fifo/dff/data_r_reg_9_/Q (DFFX1)                    0.1174    0.2549 @   0.6027 f
  fifo_1__mem_fifo/dff/data_o[9] (net)          2      39.1452              0.0000     0.6027 f
  fifo_1__mem_fifo/dff/data_o[9] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6027 f
  fifo_1__mem_fifo/data_o[9] (net)                     39.1452              0.0000     0.6027 f
  fifo_1__mem_fifo/data_o[9] (bsg_one_fifo_width_p570_3)                    0.0000     0.6027 f
  fifo_lo[56] (net)                                    39.1452              0.0000     0.6027 f
  U1774/IN2 (MUX21X1)                                             0.1174   -0.0113 @   0.5914 f
  U1774/Q (MUX21X1)                                               0.2524    0.1959 @   0.7873 f
  io_cmd_o[9] (net)                             4      76.5603              0.0000     0.7873 f
  io_cmd_o[9] (out)                                               0.2524   -0.1001 @   0.6872 f
  data arrival time                                                                    0.6872

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6872
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7872


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[68]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3217     0.3217
  fifo_1__mem_fifo/dff/data_r_reg_68_/CLK (DFFX1)                 0.1459    0.0000     0.3217 r
  fifo_1__mem_fifo/dff/data_r_reg_68_/Q (DFFX1)                   0.0365    0.2038     0.5255 f
  fifo_1__mem_fifo/dff/data_o[68] (net)         2       5.2905              0.0000     0.5255 f
  fifo_1__mem_fifo/dff/data_o[68] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5255 f
  fifo_1__mem_fifo/data_o[68] (net)                     5.2905              0.0000     0.5255 f
  fifo_1__mem_fifo/data_o[68] (bsg_one_fifo_width_p570_3)                   0.0000     0.5255 f
  fifo_lo[108] (net)                                    5.2905              0.0000     0.5255 f
  U1879/IN2 (AND2X1)                                              0.0365    0.0000 &   0.5255 f
  U1879/Q (AND2X1)                                                0.1295    0.1147 @   0.6403 f
  io_cmd_o[68] (net)                            4      37.7085              0.0000     0.6403 f
  U1880/INP (NBUFFX2)                                             0.1296   -0.0148 @   0.6255 f
  U1880/Z (NBUFFX2)                                               0.0268    0.0619     0.6874 f
  mem_cmd_o[68] (net)                           1       2.5499              0.0000     0.6874 f
  mem_cmd_o[68] (out)                                             0.0268    0.0000 &   0.6875 f
  data arrival time                                                                    0.6875

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6875
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7875


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_121_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[121]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3077     0.3077
  fifo_1__mem_fifo/dff/data_r_reg_121_/CLK (DFFX1)                0.1271    0.0000     0.3077 r
  fifo_1__mem_fifo/dff/data_r_reg_121_/Q (DFFX1)                  0.0588    0.1961     0.5038 r
  fifo_1__mem_fifo/dff/data_o[121] (net)        2      12.1941              0.0000     0.5038 r
  fifo_1__mem_fifo/dff/data_o[121] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5038 r
  fifo_1__mem_fifo/data_o[121] (net)                   12.1941              0.0000     0.5038 r
  fifo_1__mem_fifo/data_o[121] (bsg_one_fifo_width_p570_3)                  0.0000     0.5038 r
  fifo_lo[161] (net)                                   12.1941              0.0000     0.5038 r
  U1985/IN2 (AND2X1)                                              0.0588   -0.0061 &   0.4978 r
  U1985/Q (AND2X1)                                                0.1661    0.1202 @   0.6179 r
  io_cmd_o[121] (net)                           4      47.9390              0.0000     0.6179 r
  U1986/INP (NBUFFX2)                                             0.1667   -0.0042 @   0.6137 r
  U1986/Z (NBUFFX2)                                               0.0351    0.0761     0.6898 r
  mem_cmd_o[121] (net)                          1       4.9955              0.0000     0.6898 r
  mem_cmd_o[121] (out)                                            0.0351   -0.0023 &   0.6875 r
  data arrival time                                                                    0.6875

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6875
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7875


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_102_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[102]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3057     0.3057
  fifo_1__mem_fifo/dff/data_r_reg_102_/CLK (DFFX1)                0.1271    0.0000     0.3057 r
  fifo_1__mem_fifo/dff/data_r_reg_102_/Q (DFFX1)                  0.0612    0.2195     0.5252 f
  fifo_1__mem_fifo/dff/data_o[102] (net)        2      16.2039              0.0000     0.5252 f
  fifo_1__mem_fifo/dff/data_o[102] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5252 f
  fifo_1__mem_fifo/data_o[102] (net)                   16.2039              0.0000     0.5252 f
  fifo_1__mem_fifo/data_o[102] (bsg_one_fifo_width_p570_3)                  0.0000     0.5252 f
  fifo_lo[142] (net)                                   16.2039              0.0000     0.5252 f
  U1947/IN2 (AND2X1)                                              0.0612    0.0006 &   0.5259 f
  U1947/Q (AND2X1)                                                0.1455    0.1254 @   0.6513 f
  io_cmd_o[102] (net)                           4      41.0184              0.0000     0.6513 f
  U1948/INP (NBUFFX2)                                             0.1455   -0.0272 @   0.6241 f
  U1948/Z (NBUFFX2)                                               0.0279    0.0636     0.6877 f
  mem_cmd_o[102] (net)                          1       2.8331              0.0000     0.6877 f
  mem_cmd_o[102] (out)                                            0.0279    0.0000 &   0.6877 f
  data arrival time                                                                    0.6877

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6877
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7877


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_103_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[103]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3198     0.3198
  fifo_1__mem_fifo/dff/data_r_reg_103_/CLK (DFFX1)                0.1525    0.0000     0.3198 r
  fifo_1__mem_fifo/dff/data_r_reg_103_/Q (DFFX1)                  0.0534    0.1952     0.5150 r
  fifo_1__mem_fifo/dff/data_o[103] (net)        2      10.1447              0.0000     0.5150 r
  fifo_1__mem_fifo/dff/data_o[103] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5150 r
  fifo_1__mem_fifo/data_o[103] (net)                   10.1447              0.0000     0.5150 r
  fifo_1__mem_fifo/data_o[103] (bsg_one_fifo_width_p570_3)                  0.0000     0.5150 r
  fifo_lo[143] (net)                                   10.1447              0.0000     0.5150 r
  U1949/IN2 (AND2X1)                                              0.0534   -0.0009 &   0.5142 r
  U1949/Q (AND2X1)                                                0.1302    0.1090 @   0.6232 r
  io_cmd_o[103] (net)                           4      38.3766              0.0000     0.6232 r
  U1950/INP (NBUFFX2)                                             0.1303    0.0013 @   0.6245 r
  U1950/Z (NBUFFX2)                                               0.0280    0.0670     0.6915 r
  mem_cmd_o[103] (net)                          1       1.3697              0.0000     0.6915 r
  mem_cmd_o[103] (out)                                            0.0280   -0.0035 &   0.6880 r
  data arrival time                                                                    0.6880

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6880
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7880


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[71]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3217     0.3217
  fifo_1__mem_fifo/dff/data_r_reg_71_/CLK (DFFX1)                 0.1459    0.0000     0.3217 r
  fifo_1__mem_fifo/dff/data_r_reg_71_/Q (DFFX1)                   0.0393    0.2060     0.5277 f
  fifo_1__mem_fifo/dff/data_o[71] (net)         2       6.4791              0.0000     0.5277 f
  fifo_1__mem_fifo/dff/data_o[71] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5277 f
  fifo_1__mem_fifo/data_o[71] (net)                     6.4791              0.0000     0.5277 f
  fifo_1__mem_fifo/data_o[71] (bsg_one_fifo_width_p570_3)                   0.0000     0.5277 f
  fifo_lo[111] (net)                                    6.4791              0.0000     0.5277 f
  U1885/IN2 (AND2X1)                                              0.0393    0.0001 &   0.5278 f
  U1885/Q (AND2X1)                                                0.1099    0.1048 @   0.6326 f
  io_cmd_o[71] (net)                            4      31.0850              0.0000     0.6326 f
  U1886/INP (NBUFFX2)                                             0.1099    0.0009 @   0.6335 f
  U1886/Z (NBUFFX2)                                               0.0302    0.0631     0.6966 f
  mem_cmd_o[71] (net)                           1       6.3454              0.0000     0.6966 f
  mem_cmd_o[71] (out)                                             0.0302   -0.0083 &   0.6883 f
  data arrival time                                                                    0.6883

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6883
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7883


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_105_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[105]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3086     0.3086
  fifo_1__mem_fifo/dff/data_r_reg_105_/CLK (DFFX1)                0.1271    0.0000     0.3086 r
  fifo_1__mem_fifo/dff/data_r_reg_105_/Q (DFFX1)                  0.0581    0.1957     0.5043 r
  fifo_1__mem_fifo/dff/data_o[105] (net)        2      11.9496              0.0000     0.5043 r
  fifo_1__mem_fifo/dff/data_o[105] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5043 r
  fifo_1__mem_fifo/data_o[105] (net)                   11.9496              0.0000     0.5043 r
  fifo_1__mem_fifo/data_o[105] (bsg_one_fifo_width_p570_3)                  0.0000     0.5043 r
  fifo_lo[145] (net)                                   11.9496              0.0000     0.5043 r
  U1953/IN2 (AND2X1)                                              0.0581   -0.0014 &   0.5029 r
  U1953/Q (AND2X1)                                                0.1712    0.1213 @   0.6242 r
  io_cmd_o[105] (net)                           4      49.1854              0.0000     0.6242 r
  U1954/INP (NBUFFX2)                                             0.1720   -0.0092 @   0.6150 r
  U1954/Z (NBUFFX2)                                               0.0310    0.0734     0.6884 r
  mem_cmd_o[105] (net)                          1       1.6257              0.0000     0.6884 r
  mem_cmd_o[105] (out)                                            0.0310    0.0000 &   0.6884 r
  data arrival time                                                                    0.6884

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6884
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7884


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_94_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[94]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3198     0.3198
  fifo_1__mem_fifo/dff/data_r_reg_94_/CLK (DFFX1)                 0.1525    0.0000     0.3198 r
  fifo_1__mem_fifo/dff/data_r_reg_94_/Q (DFFX1)                   0.0513    0.1940     0.5139 r
  fifo_1__mem_fifo/dff/data_o[94] (net)         2       9.3276              0.0000     0.5139 r
  fifo_1__mem_fifo/dff/data_o[94] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5139 r
  fifo_1__mem_fifo/data_o[94] (net)                     9.3276              0.0000     0.5139 r
  fifo_1__mem_fifo/data_o[94] (bsg_one_fifo_width_p570_3)                   0.0000     0.5139 r
  fifo_lo[134] (net)                                    9.3276              0.0000     0.5139 r
  U1931/IN2 (AND2X1)                                              0.0513    0.0002 &   0.5140 r
  U1931/Q (AND2X1)                                                0.1291    0.1082 @   0.6223 r
  io_cmd_o[94] (net)                            4      37.9703              0.0000     0.6223 r
  U1932/INP (NBUFFX2)                                             0.1292    0.0006 @   0.6229 r
  U1932/Z (NBUFFX2)                                               0.0274    0.0664     0.6893 r
  mem_cmd_o[94] (net)                           1       0.9668              0.0000     0.6893 r
  mem_cmd_o[94] (out)                                             0.0274    0.0000 &   0.6893 r
  data arrival time                                                                    0.6893

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6893
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7893


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[116]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3085     0.3085
  fifo_1__mem_fifo/dff/data_r_reg_116_/CLK (DFFX1)                0.1271    0.0000     0.3085 r
  fifo_1__mem_fifo/dff/data_r_reg_116_/Q (DFFX1)                  0.0639    0.1989     0.5074 r
  fifo_1__mem_fifo/dff/data_o[116] (net)        2      14.1567              0.0000     0.5074 r
  fifo_1__mem_fifo/dff/data_o[116] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5074 r
  fifo_1__mem_fifo/data_o[116] (net)                   14.1567              0.0000     0.5074 r
  fifo_1__mem_fifo/data_o[116] (bsg_one_fifo_width_p570_3)                  0.0000     0.5074 r
  fifo_lo[156] (net)                                   14.1567              0.0000     0.5074 r
  U1975/IN2 (AND2X1)                                              0.0639   -0.0065 &   0.5009 r
  U1975/Q (AND2X1)                                                0.1676    0.1213 @   0.6222 r
  io_cmd_o[116] (net)                           4      48.3532              0.0000     0.6222 r
  U1976/INP (NBUFFX2)                                             0.1681   -0.0068 @   0.6154 r
  U1976/Z (NBUFFX2)                                               0.0348    0.0760     0.6913 r
  mem_cmd_o[116] (net)                          1       4.6602              0.0000     0.6913 r
  mem_cmd_o[116] (out)                                            0.0348   -0.0019 &   0.6895 r
  data arrival time                                                                    0.6895

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6895
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7895


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3314     0.3314
  fifo_0__mem_fifo/dff/data_r_reg_9_/CLK (DFFX1)                  0.1881    0.0000     0.3314 r
  fifo_0__mem_fifo/dff/data_r_reg_9_/Q (DFFX1)                    0.0646    0.2043     0.5357 r
  fifo_0__mem_fifo/dff/data_o[9] (net)          2      14.4289              0.0000     0.5357 r
  fifo_0__mem_fifo/dff/data_o[9] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5357 r
  fifo_0__mem_fifo/data_o[9] (net)                     14.4289              0.0000     0.5357 r
  fifo_0__mem_fifo/data_o[9] (bsg_one_fifo_width_p570_2)                    0.0000     0.5357 r
  fifo_lo[7] (net)                                     14.4289              0.0000     0.5357 r
  U1774/IN1 (MUX21X1)                                             0.0646   -0.0040 &   0.5317 r
  U1774/Q (MUX21X1)                                               0.2598    0.1778 @   0.7095 r
  io_cmd_o[9] (net)                             4      77.3060              0.0000     0.7095 r
  U1775/INP (NBUFFX2)                                             0.2598   -0.1010 @   0.6085 r
  U1775/Z (NBUFFX2)                                               0.0408    0.0898     0.6983 r
  mem_cmd_o[9] (net)                            1       5.0602              0.0000     0.6983 r
  mem_cmd_o[9] (out)                                              0.0408   -0.0088 &   0.6895 r
  data arrival time                                                                    0.6895

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6895
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7895


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3307     0.3307
  fifo_0__mem_fifo/dff/data_r_reg_38_/CLK (DFFX1)                 0.1881    0.0000     0.3307 r
  fifo_0__mem_fifo/dff/data_r_reg_38_/Q (DFFX1)                   0.0725    0.2084     0.5391 r
  fifo_0__mem_fifo/dff/data_o[38] (net)         2      17.4216              0.0000     0.5391 r
  fifo_0__mem_fifo/dff/data_o[38] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5391 r
  fifo_0__mem_fifo/data_o[38] (net)                    17.4216              0.0000     0.5391 r
  fifo_0__mem_fifo/data_o[38] (bsg_one_fifo_width_p570_2)                   0.0000     0.5391 r
  fifo_lo[36] (net)                                    17.4216              0.0000     0.5391 r
  U1832/IN1 (MUX21X1)                                             0.0725   -0.0022 &   0.5369 r
  U1832/Q (MUX21X1)                                               0.2809    0.1875 @   0.7244 r
  io_cmd_o[38] (net)                            5      83.9782              0.0000     0.7244 r
  io_cmd_o[38] (out)                                              0.2809   -0.0347 @   0.6897 r
  data arrival time                                                                    0.6897

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6897
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7897


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_111_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[111]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  fifo_1__mem_fifo/dff/data_r_reg_111_/CLK (DFFX1)                0.1271    0.0000     0.3079 r
  fifo_1__mem_fifo/dff/data_r_reg_111_/Q (DFFX1)                  0.0686    0.2240     0.5319 f
  fifo_1__mem_fifo/dff/data_o[111] (net)        2      19.4617              0.0000     0.5319 f
  fifo_1__mem_fifo/dff/data_o[111] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5319 f
  fifo_1__mem_fifo/data_o[111] (net)                   19.4617              0.0000     0.5319 f
  fifo_1__mem_fifo/data_o[111] (bsg_one_fifo_width_p570_3)                  0.0000     0.5319 f
  fifo_lo[151] (net)                                   19.4617              0.0000     0.5319 f
  U1965/IN2 (AND2X1)                                              0.0686   -0.0101 &   0.5218 f
  U1965/Q (AND2X1)                                                0.2147    0.1584 @   0.6802 f
  io_cmd_o[111] (net)                           4      62.7474              0.0000     0.6802 f
  io_cmd_o[111] (out)                                             0.2147    0.0098 @   0.6900 f
  data arrival time                                                                    0.6900

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6900
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7900


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[59]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3216     0.3216
  fifo_1__mem_fifo/dff/data_r_reg_59_/CLK (DFFX1)                 0.1459    0.0000     0.3216 r
  fifo_1__mem_fifo/dff/data_r_reg_59_/Q (DFFX1)                   0.0433    0.2091     0.5306 f
  fifo_1__mem_fifo/dff/data_o[59] (net)         2       8.2451              0.0000     0.5306 f
  fifo_1__mem_fifo/dff/data_o[59] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5306 f
  fifo_1__mem_fifo/data_o[59] (net)                     8.2451              0.0000     0.5306 f
  fifo_1__mem_fifo/data_o[59] (bsg_one_fifo_width_p570_3)                   0.0000     0.5306 f
  fifo_lo[99] (net)                                     8.2451              0.0000     0.5306 f
  U1861/IN2 (AND2X1)                                              0.0433    0.0001 &   0.5308 f
  U1861/Q (AND2X1)                                                0.1250    0.1138 @   0.6446 f
  io_cmd_o[59] (net)                            4      36.1383              0.0000     0.6446 f
  U1862/INP (NBUFFX2)                                             0.1250   -0.0149 @   0.6297 f
  U1862/Z (NBUFFX2)                                               0.0255    0.0605     0.6902 f
  mem_cmd_o[59] (net)                           1       1.7331              0.0000     0.6902 f
  mem_cmd_o[59] (out)                                             0.0255    0.0000 &   0.6902 f
  data arrival time                                                                    0.6902

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6902
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7902


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[75]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3081     0.3081
  fifo_1__mem_fifo/dff/data_r_reg_75_/CLK (DFFX1)                 0.1271    0.0000     0.3081 r
  fifo_1__mem_fifo/dff/data_r_reg_75_/Q (DFFX1)                   0.0643    0.1992     0.5073 r
  fifo_1__mem_fifo/dff/data_o[75] (net)         2      14.3239              0.0000     0.5073 r
  fifo_1__mem_fifo/dff/data_o[75] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5073 r
  fifo_1__mem_fifo/data_o[75] (net)                    14.3239              0.0000     0.5073 r
  fifo_1__mem_fifo/data_o[75] (bsg_one_fifo_width_p570_3)                   0.0000     0.5073 r
  fifo_lo[115] (net)                                   14.3239              0.0000     0.5073 r
  U1893/IN2 (AND2X1)                                              0.0643   -0.0081 &   0.4992 r
  U1893/Q (AND2X1)                                                0.1559    0.1167 @   0.6160 r
  io_cmd_o[75] (net)                            4      44.5810              0.0000     0.6160 r
  U1894/INP (NBUFFX2)                                             0.1568    0.0042 @   0.6202 r
  U1894/Z (NBUFFX2)                                               0.0307    0.0717     0.6919 r
  mem_cmd_o[75] (net)                           1       2.1350              0.0000     0.6919 r
  mem_cmd_o[75] (out)                                             0.0307   -0.0016 &   0.6902 r
  data arrival time                                                                    0.6902

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6902
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7902


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3308     0.3308
  fifo_0__mem_fifo/dff/data_r_reg_8_/CLK (DFFX1)                  0.1881    0.0000     0.3308 r
  fifo_0__mem_fifo/dff/data_r_reg_8_/Q (DFFX1)                    0.0683    0.2063     0.5371 r
  fifo_0__mem_fifo/dff/data_o[8] (net)          2      15.8525              0.0000     0.5371 r
  fifo_0__mem_fifo/dff/data_o[8] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5371 r
  fifo_0__mem_fifo/data_o[8] (net)                     15.8525              0.0000     0.5371 r
  fifo_0__mem_fifo/data_o[8] (bsg_one_fifo_width_p570_2)                    0.0000     0.5371 r
  fifo_lo[6] (net)                                     15.8525              0.0000     0.5371 r
  U1772/IN1 (MUX21X1)                                             0.0683   -0.0040 &   0.5331 r
  U1772/Q (MUX21X1)                                               0.2799    0.1859 @   0.7189 r
  io_cmd_o[8] (net)                             4      83.5630              0.0000     0.7189 r
  io_cmd_o[8] (out)                                               0.2799   -0.0287 @   0.6903 r
  data arrival time                                                                    0.6903

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6903
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7903


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[72]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3216     0.3216
  fifo_1__mem_fifo/dff/data_r_reg_72_/CLK (DFFX1)                 0.1459    0.0000     0.3216 r
  fifo_1__mem_fifo/dff/data_r_reg_72_/Q (DFFX1)                   0.0383    0.2052     0.5268 f
  fifo_1__mem_fifo/dff/data_o[72] (net)         2       6.0549              0.0000     0.5268 f
  fifo_1__mem_fifo/dff/data_o[72] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5268 f
  fifo_1__mem_fifo/data_o[72] (net)                     6.0549              0.0000     0.5268 f
  fifo_1__mem_fifo/data_o[72] (bsg_one_fifo_width_p570_3)                   0.0000     0.5268 f
  fifo_lo[112] (net)                                    6.0549              0.0000     0.5268 f
  U1887/IN2 (AND2X1)                                              0.0383   -0.0012 &   0.5256 f
  U1887/Q (AND2X1)                                                0.1160    0.1079 @   0.6335 f
  io_cmd_o[72] (net)                            4      33.1416              0.0000     0.6335 f
  U1888/INP (NBUFFX2)                                             0.1161    0.0005 @   0.6339 f
  U1888/Z (NBUFFX2)                                               0.0240    0.0585     0.6924 f
  mem_cmd_o[72] (net)                           1       1.1011              0.0000     0.6924 f
  mem_cmd_o[72] (out)                                             0.0240   -0.0022 &   0.6903 f
  data arrival time                                                                    0.6903

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6903
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7903


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_93_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[93]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3090     0.3090
  fifo_1__mem_fifo/dff/data_r_reg_93_/CLK (DFFX1)                 0.1271    0.0000     0.3090 r
  fifo_1__mem_fifo/dff/data_r_reg_93_/Q (DFFX1)                   0.0360    0.2016     0.5106 f
  fifo_1__mem_fifo/dff/data_o[93] (net)         2       5.0325              0.0000     0.5106 f
  fifo_1__mem_fifo/dff/data_o[93] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5106 f
  fifo_1__mem_fifo/data_o[93] (net)                     5.0325              0.0000     0.5106 f
  fifo_1__mem_fifo/data_o[93] (bsg_one_fifo_width_p570_3)                   0.0000     0.5106 f
  fifo_lo[133] (net)                                    5.0325              0.0000     0.5106 f
  U1929/IN2 (AND2X1)                                              0.0360    0.0000 &   0.5106 f
  U1929/Q (AND2X1)                                                0.0754    0.0849     0.5956 f
  n2629 (net)                                   1      19.2002              0.0000     0.5956 f
  icc_place1894/INP (NBUFFX2)                                     0.0754   -0.0084 &   0.5872 f
  icc_place1894/Z (NBUFFX2)                                       0.2716    0.1441 @   0.7313 f
  mem_cmd_o[93] (net)                           4     159.0708              0.0000     0.7313 f
  mem_cmd_o[93] (out)                                             0.2716   -0.0407 @   0.6906 f
  data arrival time                                                                    0.6906

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6906
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7906


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_90_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[90]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3086     0.3086
  fifo_1__mem_fifo/dff/data_r_reg_90_/CLK (DFFX1)                 0.1271    0.0000     0.3086 r
  fifo_1__mem_fifo/dff/data_r_reg_90_/Q (DFFX1)                   0.0415    0.2061     0.5148 f
  fifo_1__mem_fifo/dff/data_o[90] (net)         2       7.4218              0.0000     0.5148 f
  fifo_1__mem_fifo/dff/data_o[90] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5148 f
  fifo_1__mem_fifo/data_o[90] (net)                     7.4218              0.0000     0.5148 f
  fifo_1__mem_fifo/data_o[90] (bsg_one_fifo_width_p570_3)                   0.0000     0.5148 f
  fifo_lo[130] (net)                                    7.4218              0.0000     0.5148 f
  U1923/IN2 (AND2X1)                                              0.0415   -0.0005 &   0.5142 f
  U1923/Q (AND2X1)                                                0.2046    0.1499 @   0.6641 f
  io_cmd_o[90] (net)                            4      59.4230              0.0000     0.6641 f
  U1924/INP (NBUFFX2)                                             0.2046   -0.0410 @   0.6231 f
  U1924/Z (NBUFFX2)                                               0.0291    0.0675     0.6906 f
  mem_cmd_o[90] (net)                           1       1.5579              0.0000     0.6906 f
  mem_cmd_o[90] (out)                                             0.0291    0.0000 &   0.6906 f
  data arrival time                                                                    0.6906

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6906
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7906


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_91_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[91]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3198     0.3198
  fifo_1__mem_fifo/dff/data_r_reg_91_/CLK (DFFX1)                 0.1525    0.0000     0.3198 r
  fifo_1__mem_fifo/dff/data_r_reg_91_/Q (DFFX1)                   0.0478    0.1921     0.5119 r
  fifo_1__mem_fifo/dff/data_o[91] (net)         2       7.9892              0.0000     0.5119 r
  fifo_1__mem_fifo/dff/data_o[91] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5119 r
  fifo_1__mem_fifo/data_o[91] (net)                     7.9892              0.0000     0.5119 r
  fifo_1__mem_fifo/data_o[91] (bsg_one_fifo_width_p570_3)                   0.0000     0.5119 r
  fifo_lo[131] (net)                                    7.9892              0.0000     0.5119 r
  U1925/IN2 (AND2X1)                                              0.0478   -0.0019 &   0.5100 r
  U1925/Q (AND2X1)                                                0.1456    0.1103 @   0.6204 r
  io_cmd_o[91] (net)                            4      41.2254              0.0000     0.6204 r
  U1926/INP (NBUFFX2)                                             0.1460    0.0045 @   0.6249 r
  U1926/Z (NBUFFX2)                                               0.0294    0.0696     0.6945 r
  mem_cmd_o[91] (net)                           1       1.6786              0.0000     0.6945 r
  mem_cmd_o[91] (out)                                             0.0294   -0.0036 &   0.6909 r
  data arrival time                                                                    0.6909

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6909
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7909


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_110_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[110]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3068     0.3068
  fifo_1__mem_fifo/dff/data_r_reg_110_/CLK (DFFX1)                0.1271    0.0000     0.3068 r
  fifo_1__mem_fifo/dff/data_r_reg_110_/Q (DFFX1)                  0.0723    0.2034     0.5102 r
  fifo_1__mem_fifo/dff/data_o[110] (net)        2      17.3706              0.0000     0.5102 r
  fifo_1__mem_fifo/dff/data_o[110] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5102 r
  fifo_1__mem_fifo/data_o[110] (net)                   17.3706              0.0000     0.5102 r
  fifo_1__mem_fifo/data_o[110] (bsg_one_fifo_width_p570_3)                  0.0000     0.5102 r
  fifo_lo[150] (net)                                   17.3706              0.0000     0.5102 r
  U1963/IN2 (AND2X1)                                              0.0723   -0.0063 &   0.5039 r
  U1963/Q (AND2X1)                                                0.1561    0.1177 @   0.6216 r
  io_cmd_o[110] (net)                           4      44.5807              0.0000     0.6216 r
  U1964/INP (NBUFFX2)                                             0.1566    0.0010 @   0.6226 r
  U1964/Z (NBUFFX2)                                               0.0295    0.0707     0.6933 r
  mem_cmd_o[110] (net)                          1       1.2357              0.0000     0.6933 r
  mem_cmd_o[110] (out)                                            0.0295   -0.0021 &   0.6912 r
  data arrival time                                                                    0.6912

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6912
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7912


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_89_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[89]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3089     0.3089
  fifo_1__mem_fifo/dff/data_r_reg_89_/CLK (DFFX1)                 0.1271    0.0000     0.3089 r
  fifo_1__mem_fifo/dff/data_r_reg_89_/Q (DFFX1)                   0.0392    0.2042     0.5131 f
  fifo_1__mem_fifo/dff/data_o[89] (net)         2       6.4108              0.0000     0.5131 f
  fifo_1__mem_fifo/dff/data_o[89] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5131 f
  fifo_1__mem_fifo/data_o[89] (net)                     6.4108              0.0000     0.5131 f
  fifo_1__mem_fifo/data_o[89] (bsg_one_fifo_width_p570_3)                   0.0000     0.5131 f
  fifo_lo[129] (net)                                    6.4108              0.0000     0.5131 f
  U1921/IN2 (AND2X1)                                              0.0392   -0.0006 &   0.5125 f
  U1921/Q (AND2X1)                                                0.2709    0.1773 @   0.6898 f
  io_cmd_o[89] (net)                            4      79.9458              0.0000     0.6898 f
  io_cmd_o[89] (out)                                              0.2709    0.0021 @   0.6919 f
  data arrival time                                                                    0.6919

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6919
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7919


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[95]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3045     0.3045
  fifo_1__mem_fifo/dff/data_r_reg_95_/CLK (DFFX1)                 0.1271    0.0000     0.3045 r
  fifo_1__mem_fifo/dff/data_r_reg_95_/Q (DFFX1)                   0.0780    0.2062     0.5107 r
  fifo_1__mem_fifo/dff/data_o[95] (net)         2      19.5001              0.0000     0.5107 r
  fifo_1__mem_fifo/dff/data_o[95] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5107 r
  fifo_1__mem_fifo/data_o[95] (net)                    19.5001              0.0000     0.5107 r
  fifo_1__mem_fifo/data_o[95] (bsg_one_fifo_width_p570_3)                   0.0000     0.5107 r
  fifo_lo[135] (net)                                   19.5001              0.0000     0.5107 r
  U1933/IN2 (AND2X1)                                              0.0780   -0.0058 &   0.5049 r
  U1933/Q (AND2X1)                                                0.1474    0.1155 @   0.6205 r
  io_cmd_o[95] (net)                            4      41.4619              0.0000     0.6205 r
  U1934/INP (NBUFFX2)                                             0.1477    0.0024 @   0.6229 r
  U1934/Z (NBUFFX2)                                               0.0287    0.0693     0.6922 r
  mem_cmd_o[95] (net)                           1       1.1083              0.0000     0.6922 r
  mem_cmd_o[95] (out)                                             0.0287    0.0000 &   0.6922 r
  data arrival time                                                                    0.6922

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6922
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7922


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_104_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[104]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3060     0.3060
  fifo_1__mem_fifo/dff/data_r_reg_104_/CLK (DFFX1)                0.1271    0.0000     0.3060 r
  fifo_1__mem_fifo/dff/data_r_reg_104_/Q (DFFX1)                  0.0685    0.2240     0.5300 f
  fifo_1__mem_fifo/dff/data_o[104] (net)        2      19.4482              0.0000     0.5300 f
  fifo_1__mem_fifo/dff/data_o[104] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5300 f
  fifo_1__mem_fifo/data_o[104] (net)                   19.4482              0.0000     0.5300 f
  fifo_1__mem_fifo/data_o[104] (bsg_one_fifo_width_p570_3)                  0.0000     0.5300 f
  fifo_lo[144] (net)                                   19.4482              0.0000     0.5300 f
  U1951/IN2 (AND2X1)                                              0.0685   -0.0049 &   0.5251 f
  U1951/Q (AND2X1)                                                0.1447    0.1265 @   0.6516 f
  io_cmd_o[104] (net)                           4      40.7715              0.0000     0.6516 f
  U1952/INP (NBUFFX2)                                             0.1447   -0.0221 @   0.6295 f
  U1952/Z (NBUFFX2)                                               0.0295    0.0650     0.6945 f
  mem_cmd_o[104] (net)                          1       4.1510              0.0000     0.6945 f
  mem_cmd_o[104] (out)                                            0.0295   -0.0019 &   0.6925 f
  data arrival time                                                                    0.6925

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6925
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7925


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3316     0.3316
  fifo_0__mem_fifo/dff/data_r_reg_41_/CLK (DFFX1)                 0.1887    0.0000     0.3316 r
  fifo_0__mem_fifo/dff/data_r_reg_41_/Q (DFFX1)                   0.0498    0.2171     0.5487 f
  fifo_0__mem_fifo/dff/data_o[41] (net)         2      11.1734              0.0000     0.5487 f
  fifo_0__mem_fifo/dff/data_o[41] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5487 f
  fifo_0__mem_fifo/data_o[41] (net)                    11.1734              0.0000     0.5487 f
  fifo_0__mem_fifo/data_o[41] (bsg_one_fifo_width_p570_2)                   0.0000     0.5487 f
  fifo_lo[39] (net)                                    11.1734              0.0000     0.5487 f
  U1838/IN1 (MUX21X1)                                             0.0498    0.0003 &   0.5490 f
  U1838/Q (MUX21X1)                                               0.2866    0.1974 @   0.7463 f
  io_cmd_o[41] (net)                            5      87.6834              0.0000     0.7463 f
  io_cmd_o[41] (out)                                              0.2866   -0.0532 @   0.6931 f
  data arrival time                                                                    0.6931

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6931
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7931


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[119]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3088     0.3088
  fifo_1__mem_fifo/dff/data_r_reg_119_/CLK (DFFX1)                0.1271    0.0000     0.3088 r
  fifo_1__mem_fifo/dff/data_r_reg_119_/Q (DFFX1)                  0.0403    0.1852     0.4939 r
  fifo_1__mem_fifo/dff/data_o[119] (net)        2       5.2563              0.0000     0.4939 r
  fifo_1__mem_fifo/dff/data_o[119] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.4939 r
  fifo_1__mem_fifo/data_o[119] (net)                    5.2563              0.0000     0.4939 r
  fifo_1__mem_fifo/data_o[119] (bsg_one_fifo_width_p570_3)                  0.0000     0.4939 r
  fifo_lo[159] (net)                                    5.2563              0.0000     0.4939 r
  U1981/IN2 (AND2X1)                                              0.0403    0.0000 &   0.4940 r
  U1981/Q (AND2X1)                                                0.1634    0.1166 @   0.6106 r
  io_cmd_o[119] (net)                           4      46.9627              0.0000     0.6106 r
  U1982/INP (NBUFFX2)                                             0.1640    0.0019 @   0.6125 r
  U1982/Z (NBUFFX2)                                               0.0497    0.0870 @   0.6995 r
  mem_cmd_o[119] (net)                          1      16.4776              0.0000     0.6995 r
  mem_cmd_o[119] (out)                                            0.0497   -0.0062 @   0.6933 r
  data arrival time                                                                    0.6933

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6933
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7933


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[86]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3085     0.3085
  fifo_1__mem_fifo/dff/data_r_reg_86_/CLK (DFFX1)                 0.1271    0.0000     0.3085 r
  fifo_1__mem_fifo/dff/data_r_reg_86_/Q (DFFX1)                   0.0449    0.1882     0.4967 r
  fifo_1__mem_fifo/dff/data_o[86] (net)         2       6.8988              0.0000     0.4967 r
  fifo_1__mem_fifo/dff/data_o[86] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4967 r
  fifo_1__mem_fifo/data_o[86] (net)                     6.8988              0.0000     0.4967 r
  fifo_1__mem_fifo/data_o[86] (bsg_one_fifo_width_p570_3)                   0.0000     0.4967 r
  fifo_lo[126] (net)                                    6.8988              0.0000     0.4967 r
  U1915/IN2 (AND2X1)                                              0.0449   -0.0014 &   0.4953 r
  U1915/Q (AND2X1)                                                0.1715    0.1198 @   0.6151 r
  io_cmd_o[86] (net)                            4      49.3177              0.0000     0.6151 r
  U1916/INP (NBUFFX2)                                             0.1723    0.0045 @   0.6196 r
  U1916/Z (NBUFFX2)                                               0.0316    0.0739     0.6934 r
  mem_cmd_o[86] (net)                           1       2.0897              0.0000     0.6934 r
  mem_cmd_o[86] (out)                                             0.0316    0.0000 &   0.6935 r
  data arrival time                                                                    0.6935

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6935
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7935


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_98_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[98]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3057     0.3057
  fifo_1__mem_fifo/dff/data_r_reg_98_/CLK (DFFX1)                 0.1271    0.0000     0.3057 r
  fifo_1__mem_fifo/dff/data_r_reg_98_/Q (DFFX1)                   0.0733    0.2038     0.5096 r
  fifo_1__mem_fifo/dff/data_o[98] (net)         2      17.7371              0.0000     0.5096 r
  fifo_1__mem_fifo/dff/data_o[98] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5096 r
  fifo_1__mem_fifo/data_o[98] (net)                    17.7371              0.0000     0.5096 r
  fifo_1__mem_fifo/data_o[98] (bsg_one_fifo_width_p570_3)                   0.0000     0.5096 r
  fifo_lo[138] (net)                                   17.7371              0.0000     0.5096 r
  U1939/IN2 (AND2X1)                                              0.0733   -0.0021 &   0.5075 r
  U1939/Q (AND2X1)                                                0.1452    0.1134 @   0.6209 r
  io_cmd_o[98] (net)                            4      41.0103              0.0000     0.6209 r
  U1940/INP (NBUFFX2)                                             0.1455    0.0039 @   0.6247 r
  U1940/Z (NBUFFX2)                                               0.0321    0.0717     0.6964 r
  mem_cmd_o[98] (net)                           1       3.7293              0.0000     0.6964 r
  mem_cmd_o[98] (out)                                             0.0321   -0.0029 &   0.6935 r
  data arrival time                                                                    0.6935

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6935
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7935


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3516     0.3516
  fifo_0__mem_fifo/dff/data_r_reg_19_/CLK (DFFX1)                 0.1887    0.0000     0.3516 r
  fifo_0__mem_fifo/dff/data_r_reg_19_/Q (DFFX1)                   0.0424    0.1916     0.5432 r
  fifo_0__mem_fifo/dff/data_o[19] (net)         2       6.0399              0.0000     0.5432 r
  fifo_0__mem_fifo/dff/data_o[19] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5432 r
  fifo_0__mem_fifo/data_o[19] (net)                     6.0399              0.0000     0.5432 r
  fifo_0__mem_fifo/data_o[19] (bsg_one_fifo_width_p570_2)                   0.0000     0.5432 r
  fifo_lo[17] (net)                                     6.0399              0.0000     0.5432 r
  U1794/IN1 (MUX21X1)                                             0.0424    0.0000 &   0.5433 r
  U1794/Q (MUX21X1)                                               0.3257    0.1962 @   0.7395 r
  io_cmd_o[19] (net)                            4      97.7939              0.0000     0.7395 r
  io_cmd_o[19] (out)                                              0.3257   -0.0460 @   0.6935 r
  data arrival time                                                                    0.6935

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6935
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7935


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_101_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[101]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3090     0.3090
  fifo_1__mem_fifo/dff/data_r_reg_101_/CLK (DFFX1)                0.1271    0.0000     0.3090 r
  fifo_1__mem_fifo/dff/data_r_reg_101_/Q (DFFX1)                  0.0342    0.2002     0.5092 f
  fifo_1__mem_fifo/dff/data_o[101] (net)        2       4.2796              0.0000     0.5092 f
  fifo_1__mem_fifo/dff/data_o[101] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5092 f
  fifo_1__mem_fifo/data_o[101] (net)                    4.2796              0.0000     0.5092 f
  fifo_1__mem_fifo/data_o[101] (bsg_one_fifo_width_p570_3)                  0.0000     0.5092 f
  fifo_lo[141] (net)                                    4.2796              0.0000     0.5092 f
  U1945/IN2 (AND2X1)                                              0.0342    0.0000 &   0.5092 f
  U1945/Q (AND2X1)                                                0.2649    0.1737 @   0.6829 f
  io_cmd_o[101] (net)                           4      78.1824              0.0000     0.6829 f
  io_cmd_o[101] (out)                                             0.2649    0.0106 @   0.6936 f
  data arrival time                                                                    0.6936

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6936
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7936


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3315     0.3315
  fifo_0__mem_fifo/dff/data_r_reg_39_/CLK (DFFX1)                 0.1887    0.0000     0.3315 r
  fifo_0__mem_fifo/dff/data_r_reg_39_/Q (DFFX1)                   0.0607    0.2022     0.5337 r
  fifo_0__mem_fifo/dff/data_o[39] (net)         2      12.9378              0.0000     0.5337 r
  fifo_0__mem_fifo/dff/data_o[39] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5337 r
  fifo_0__mem_fifo/data_o[39] (net)                    12.9378              0.0000     0.5337 r
  fifo_0__mem_fifo/data_o[39] (bsg_one_fifo_width_p570_2)                   0.0000     0.5337 r
  fifo_lo[37] (net)                                    12.9378              0.0000     0.5337 r
  U1834/IN1 (MUX21X1)                                             0.0607    0.0003 &   0.5340 r
  U1834/Q (MUX21X1)                                               0.3071    0.1939 @   0.7279 r
  io_cmd_o[39] (net)                            5      92.0481              0.0000     0.7279 r
  io_cmd_o[39] (out)                                              0.3071   -0.0343 @   0.6936 r
  data arrival time                                                                    0.6936

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6936
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7936


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[114]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3085     0.3085
  fifo_1__mem_fifo/dff/data_r_reg_114_/CLK (DFFX1)                0.1271    0.0000     0.3085 r
  fifo_1__mem_fifo/dff/data_r_reg_114_/Q (DFFX1)                  0.0399    0.1849     0.4934 r
  fifo_1__mem_fifo/dff/data_o[114] (net)        2       5.1064              0.0000     0.4934 r
  fifo_1__mem_fifo/dff/data_o[114] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.4934 r
  fifo_1__mem_fifo/data_o[114] (net)                    5.1064              0.0000     0.4934 r
  fifo_1__mem_fifo/data_o[114] (bsg_one_fifo_width_p570_3)                  0.0000     0.4934 r
  fifo_lo[154] (net)                                    5.1064              0.0000     0.4934 r
  U1971/IN2 (AND2X1)                                              0.0399    0.0000 &   0.4934 r
  U1971/Q (AND2X1)                                                0.2222    0.1422 @   0.6356 r
  io_cmd_o[114] (net)                           4      67.0317              0.0000     0.6356 r
  U1972/INP (NBUFFX2)                                             0.2222   -0.0294 @   0.6062 r
  U1972/Z (NBUFFX2)                                               0.0610    0.1013 @   0.7075 r
  mem_cmd_o[114] (net)                          1      23.2857              0.0000     0.7075 r
  mem_cmd_o[114] (out)                                            0.0611   -0.0135 @   0.6941 r
  data arrival time                                                                    0.6941

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6941
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7941


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[69]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3215     0.3215
  fifo_1__mem_fifo/dff/data_r_reg_69_/CLK (DFFX1)                 0.1459    0.0000     0.3215 r
  fifo_1__mem_fifo/dff/data_r_reg_69_/Q (DFFX1)                   0.0397    0.2064     0.5279 f
  fifo_1__mem_fifo/dff/data_o[69] (net)         2       6.6647              0.0000     0.5279 f
  fifo_1__mem_fifo/dff/data_o[69] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5279 f
  fifo_1__mem_fifo/data_o[69] (net)                     6.6647              0.0000     0.5279 f
  fifo_1__mem_fifo/data_o[69] (bsg_one_fifo_width_p570_3)                   0.0000     0.5279 f
  fifo_lo[109] (net)                                    6.6647              0.0000     0.5279 f
  U1881/IN2 (AND2X1)                                              0.0397    0.0000 &   0.5279 f
  U1881/Q (AND2X1)                                                0.1149    0.1076 @   0.6355 f
  io_cmd_o[69] (net)                            4      32.7515              0.0000     0.6355 f
  U1882/INP (NBUFFX2)                                             0.1149    0.0010 @   0.6364 f
  U1882/Z (NBUFFX2)                                               0.0240    0.0584     0.6949 f
  mem_cmd_o[69] (net)                           1       1.1967              0.0000     0.6949 f
  mem_cmd_o[69] (out)                                             0.0240   -0.0008 &   0.6941 f
  data arrival time                                                                    0.6941

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6941
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7941


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3313     0.3313
  fifo_0__mem_fifo/dff/data_r_reg_42_/CLK (DFFX1)                 0.1887    0.0000     0.3313 r
  fifo_0__mem_fifo/dff/data_r_reg_42_/Q (DFFX1)                   0.0561    0.1997     0.5309 r
  fifo_0__mem_fifo/dff/data_o[42] (net)         2      11.2024              0.0000     0.5309 r
  fifo_0__mem_fifo/dff/data_o[42] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5309 r
  fifo_0__mem_fifo/data_o[42] (net)                    11.2024              0.0000     0.5309 r
  fifo_0__mem_fifo/data_o[42] (bsg_one_fifo_width_p570_2)                   0.0000     0.5309 r
  fifo_lo[40] (net)                                    11.2024              0.0000     0.5309 r
  U1840/IN1 (MUX21X1)                                             0.0561   -0.0014 &   0.5296 r
  U1840/Q (MUX21X1)                                               0.2711    0.1803 @   0.7099 r
  io_cmd_o[42] (net)                            5      80.9546              0.0000     0.7099 r
  io_cmd_o[42] (out)                                              0.2711   -0.0153 @   0.6946 r
  data arrival time                                                                    0.6946

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6946
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7946


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3310     0.3310
  fifo_0__mem_fifo/dff/data_r_reg_7_/CLK (DFFX1)                  0.1889    0.0000     0.3310 r
  fifo_0__mem_fifo/dff/data_r_reg_7_/Q (DFFX1)                    0.0909    0.2178     0.5488 r
  fifo_0__mem_fifo/dff/data_o[7] (net)          2      24.3841              0.0000     0.5488 r
  fifo_0__mem_fifo/dff/data_o[7] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5488 r
  fifo_0__mem_fifo/data_o[7] (net)                     24.3841              0.0000     0.5488 r
  fifo_0__mem_fifo/data_o[7] (bsg_one_fifo_width_p570_2)                    0.0000     0.5488 r
  fifo_lo[5] (net)                                     24.3841              0.0000     0.5488 r
  U1770/IN1 (MUX21X1)                                             0.0909   -0.0060 &   0.5428 r
  U1770/Q (MUX21X1)                                               0.2935    0.1965 @   0.7393 r
  io_cmd_o[7] (net)                             4      88.0815              0.0000     0.7393 r
  io_cmd_o[7] (out)                                               0.2935   -0.0442 @   0.6951 r
  data arrival time                                                                    0.6951

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6951
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7951


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_106_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[106]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3078     0.3078
  fifo_1__mem_fifo/dff/data_r_reg_106_/CLK (DFFX1)                0.1271    0.0000     0.3078 r
  fifo_1__mem_fifo/dff/data_r_reg_106_/Q (DFFX1)                  0.0673    0.2232     0.5311 f
  fifo_1__mem_fifo/dff/data_o[106] (net)        2      18.8952              0.0000     0.5311 f
  fifo_1__mem_fifo/dff/data_o[106] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5311 f
  fifo_1__mem_fifo/data_o[106] (net)                   18.8952              0.0000     0.5311 f
  fifo_1__mem_fifo/data_o[106] (bsg_one_fifo_width_p570_3)                  0.0000     0.5311 f
  fifo_lo[146] (net)                                   18.8952              0.0000     0.5311 f
  U1955/IN2 (AND2X1)                                              0.0673   -0.0043 &   0.5267 f
  U1955/Q (AND2X1)                                                0.2430    0.1705 @   0.6972 f
  io_cmd_o[106] (net)                           4      71.2940              0.0000     0.6972 f
  io_cmd_o[106] (out)                                             0.2430   -0.0007 @   0.6965 f
  data arrival time                                                                    0.6965

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6965
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7965


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[64]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3219     0.3219
  fifo_1__mem_fifo/dff/data_r_reg_64_/CLK (DFFX1)                 0.1459    0.0000     0.3219 r
  fifo_1__mem_fifo/dff/data_r_reg_64_/Q (DFFX1)                   0.0432    0.2090     0.5309 f
  fifo_1__mem_fifo/dff/data_o[64] (net)         2       8.1722              0.0000     0.5309 f
  fifo_1__mem_fifo/dff/data_o[64] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5309 f
  fifo_1__mem_fifo/data_o[64] (net)                     8.1722              0.0000     0.5309 f
  fifo_1__mem_fifo/data_o[64] (bsg_one_fifo_width_p570_3)                   0.0000     0.5309 f
  fifo_lo[104] (net)                                    8.1722              0.0000     0.5309 f
  U1871/IN2 (AND2X1)                                              0.0432   -0.0010 &   0.5299 f
  U1871/Q (AND2X1)                                                0.1145    0.1082 @   0.6381 f
  io_cmd_o[64] (net)                            4      32.6098              0.0000     0.6381 f
  U1872/INP (NBUFFX2)                                             0.1145    0.0003 @   0.6384 f
  U1872/Z (NBUFFX2)                                               0.0236    0.0580     0.6965 f
  mem_cmd_o[64] (net)                           1       0.8689              0.0000     0.6965 f
  mem_cmd_o[64] (out)                                             0.0236    0.0000 &   0.6965 f
  data arrival time                                                                    0.6965

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6965
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7965


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[120]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3086     0.3086
  fifo_1__mem_fifo/dff/data_r_reg_120_/CLK (DFFX1)                0.1271    0.0000     0.3086 r
  fifo_1__mem_fifo/dff/data_r_reg_120_/Q (DFFX1)                  0.0349    0.2007     0.5093 f
  fifo_1__mem_fifo/dff/data_o[120] (net)        2       4.5492              0.0000     0.5093 f
  fifo_1__mem_fifo/dff/data_o[120] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5093 f
  fifo_1__mem_fifo/data_o[120] (net)                    4.5492              0.0000     0.5093 f
  fifo_1__mem_fifo/data_o[120] (bsg_one_fifo_width_p570_3)                  0.0000     0.5093 f
  fifo_lo[160] (net)                                    4.5492              0.0000     0.5093 f
  U1983/IN2 (AND2X1)                                              0.0349    0.0000 &   0.5093 f
  U1983/Q (AND2X1)                                                0.1699    0.1308 @   0.6402 f
  io_cmd_o[120] (net)                           4      48.4268              0.0000     0.6402 f
  U1984/INP (NBUFFX2)                                             0.1699   -0.0076 @   0.6326 f
  U1984/Z (NBUFFX2)                                               0.0289    0.0657     0.6983 f
  mem_cmd_o[120] (net)                          1       2.7388              0.0000     0.6983 f
  mem_cmd_o[120] (out)                                            0.0289   -0.0013 &   0.6970 f
  data arrival time                                                                    0.6970

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6970
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7970


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[66]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3217     0.3217
  fifo_1__mem_fifo/dff/data_r_reg_66_/CLK (DFFX1)                 0.1459    0.0000     0.3217 r
  fifo_1__mem_fifo/dff/data_r_reg_66_/Q (DFFX1)                   0.0375    0.2045     0.5263 f
  fifo_1__mem_fifo/dff/data_o[66] (net)         2       5.6995              0.0000     0.5263 f
  fifo_1__mem_fifo/dff/data_o[66] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5263 f
  fifo_1__mem_fifo/data_o[66] (net)                     5.6995              0.0000     0.5263 f
  fifo_1__mem_fifo/data_o[66] (bsg_one_fifo_width_p570_3)                   0.0000     0.5263 f
  fifo_lo[106] (net)                                    5.6995              0.0000     0.5263 f
  U1875/IN2 (AND2X1)                                              0.0375    0.0000 &   0.5263 f
  U1875/Q (AND2X1)                                                0.1211    0.1104 @   0.6367 f
  io_cmd_o[66] (net)                            4      34.8698              0.0000     0.6367 f
  U1876/INP (NBUFFX2)                                             0.1212    0.0002 @   0.6369 f
  U1876/Z (NBUFFX2)                                               0.0255    0.0602     0.6971 f
  mem_cmd_o[66] (net)                           1       1.9989              0.0000     0.6971 f
  mem_cmd_o[66] (out)                                             0.0255    0.0000 &   0.6971 f
  data arrival time                                                                    0.6971

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6971
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7971


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3310     0.3310
  fifo_0__mem_fifo/dff/data_r_reg_24_/CLK (DFFX1)                 0.1881    0.0000     0.3310 r
  fifo_0__mem_fifo/dff/data_r_reg_24_/Q (DFFX1)                   0.0793    0.2118     0.5428 r
  fifo_0__mem_fifo/dff/data_o[24] (net)         2      19.9842              0.0000     0.5428 r
  fifo_0__mem_fifo/dff/data_o[24] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5428 r
  fifo_0__mem_fifo/data_o[24] (net)                    19.9842              0.0000     0.5428 r
  fifo_0__mem_fifo/data_o[24] (bsg_one_fifo_width_p570_2)                   0.0000     0.5428 r
  fifo_lo[22] (net)                                    19.9842              0.0000     0.5428 r
  U1804/IN1 (MUX21X1)                                             0.0793   -0.0091 &   0.5337 r
  U1804/Q (MUX21X1)                                               0.2961    0.1938 @   0.7275 r
  io_cmd_o[24] (net)                            5      88.4765              0.0000     0.7275 r
  io_cmd_o[24] (out)                                              0.2961   -0.0298 @   0.6977 r
  data arrival time                                                                    0.6977

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6977
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7977


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_107_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[107]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3068     0.3068
  fifo_1__mem_fifo/dff/data_r_reg_107_/CLK (DFFX1)                0.1271    0.0000     0.3068 r
  fifo_1__mem_fifo/dff/data_r_reg_107_/Q (DFFX1)                  0.0616    0.2197     0.5266 f
  fifo_1__mem_fifo/dff/data_o[107] (net)        2      16.3783              0.0000     0.5266 f
  fifo_1__mem_fifo/dff/data_o[107] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5266 f
  fifo_1__mem_fifo/data_o[107] (net)                   16.3783              0.0000     0.5266 f
  fifo_1__mem_fifo/data_o[107] (bsg_one_fifo_width_p570_3)                  0.0000     0.5266 f
  fifo_lo[147] (net)                                   16.3783              0.0000     0.5266 f
  U1957/IN2 (AND2X1)                                              0.0616   -0.0105 &   0.5161 f
  U1957/Q (AND2X1)                                                0.1559    0.1307 @   0.6468 f
  io_cmd_o[107] (net)                           4      44.3155              0.0000     0.6468 f
  U1958/INP (NBUFFX2)                                             0.1559   -0.0115 @   0.6353 f
  U1958/Z (NBUFFX2)                                               0.0292    0.0653     0.7006 f
  mem_cmd_o[107] (net)                          1       3.5093              0.0000     0.7006 f
  mem_cmd_o[107] (out)                                            0.0292   -0.0026 &   0.6979 f
  data arrival time                                                                    0.6979

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6979
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7979


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3310     0.3310
  fifo_0__mem_fifo/dff/data_r_reg_33_/CLK (DFFX1)                 0.1881    0.0000     0.3310 r
  fifo_0__mem_fifo/dff/data_r_reg_33_/Q (DFFX1)                   0.0595    0.2015     0.5324 r
  fifo_0__mem_fifo/dff/data_o[33] (net)         2      12.4722              0.0000     0.5324 r
  fifo_0__mem_fifo/dff/data_o[33] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5324 r
  fifo_0__mem_fifo/data_o[33] (net)                    12.4722              0.0000     0.5324 r
  fifo_0__mem_fifo/data_o[33] (bsg_one_fifo_width_p570_2)                   0.0000     0.5324 r
  fifo_lo[31] (net)                                    12.4722              0.0000     0.5324 r
  U1822/IN1 (MUX21X1)                                             0.0595   -0.0015 &   0.5309 r
  U1822/Q (MUX21X1)                                               0.2816    0.1838 @   0.7147 r
  io_cmd_o[33] (net)                            4      83.8682              0.0000     0.7147 r
  io_cmd_o[33] (out)                                              0.2816   -0.0167 @   0.6980 r
  data arrival time                                                                    0.6980

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6980
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7980


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3316     0.3316
  fifo_0__mem_fifo/dff/data_r_reg_44_/CLK (DFFX1)                 0.1887    0.0000     0.3316 r
  fifo_0__mem_fifo/dff/data_r_reg_44_/Q (DFFX1)                   0.0607    0.2244     0.5560 f
  fifo_0__mem_fifo/dff/data_o[44] (net)         2      16.0130              0.0000     0.5560 f
  fifo_0__mem_fifo/dff/data_o[44] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5560 f
  fifo_0__mem_fifo/data_o[44] (net)                    16.0130              0.0000     0.5560 f
  fifo_0__mem_fifo/data_o[44] (bsg_one_fifo_width_p570_2)                   0.0000     0.5560 f
  fifo_lo[42] (net)                                    16.0130              0.0000     0.5560 f
  U1844/IN1 (MUX21X1)                                             0.0607   -0.0022 &   0.5538 f
  U1844/Q (MUX21X1)                                               0.2454    0.1819 @   0.7357 f
  io_cmd_o[44] (net)                            4      74.3770              0.0000     0.7357 f
  io_cmd_o[44] (out)                                              0.2454   -0.0372 @   0.6985 f
  data arrival time                                                                    0.6985

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6985
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7985


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_96_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[96]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3048     0.3048
  fifo_1__mem_fifo/dff/data_r_reg_96_/CLK (DFFX1)                 0.1271    0.0000     0.3048 r
  fifo_1__mem_fifo/dff/data_r_reg_96_/Q (DFFX1)                   0.0556    0.2158     0.5206 f
  fifo_1__mem_fifo/dff/data_o[96] (net)         2      13.6957              0.0000     0.5206 f
  fifo_1__mem_fifo/dff/data_o[96] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5206 f
  fifo_1__mem_fifo/data_o[96] (net)                    13.6957              0.0000     0.5206 f
  fifo_1__mem_fifo/data_o[96] (bsg_one_fifo_width_p570_3)                   0.0000     0.5206 f
  fifo_lo[136] (net)                                   13.6957              0.0000     0.5206 f
  U1935/IN2 (AND2X1)                                              0.0556   -0.0050 &   0.5156 f
  U1935/Q (AND2X1)                                                0.1466    0.1252 @   0.6407 f
  io_cmd_o[96] (net)                            4      41.6053              0.0000     0.6407 f
  U1936/INP (NBUFFX2)                                             0.1466    0.0038 @   0.6445 f
  U1936/Z (NBUFFX2)                                               0.0280    0.0638     0.7083 f
  mem_cmd_o[96] (net)                           1       2.8916              0.0000     0.7083 f
  mem_cmd_o[96] (out)                                             0.0280   -0.0096 &   0.6987 f
  data arrival time                                                                    0.6987

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6987
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7987


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[65]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3220     0.3220
  fifo_1__mem_fifo/dff/data_r_reg_65_/CLK (DFFX1)                 0.1459    0.0000     0.3220 r
  fifo_1__mem_fifo/dff/data_r_reg_65_/Q (DFFX1)                   0.0446    0.2100     0.5319 f
  fifo_1__mem_fifo/dff/data_o[65] (net)         2       8.8209              0.0000     0.5319 f
  fifo_1__mem_fifo/dff/data_o[65] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5319 f
  fifo_1__mem_fifo/data_o[65] (net)                     8.8209              0.0000     0.5319 f
  fifo_1__mem_fifo/data_o[65] (bsg_one_fifo_width_p570_3)                   0.0000     0.5319 f
  fifo_lo[105] (net)                                    8.8209              0.0000     0.5319 f
  U1873/IN2 (AND2X1)                                              0.0446   -0.0029 &   0.5290 f
  U1873/Q (AND2X1)                                                0.1230    0.1131 @   0.6420 f
  io_cmd_o[65] (net)                            4      35.4653              0.0000     0.6420 f
  U1874/INP (NBUFFX2)                                             0.1230   -0.0015 @   0.6405 f
  U1874/Z (NBUFFX2)                                               0.0244    0.0595     0.7000 f
  mem_cmd_o[65] (net)                           1       1.0314              0.0000     0.7000 f
  mem_cmd_o[65] (out)                                             0.0244   -0.0013 &   0.6987 f
  data arrival time                                                                    0.6987

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6987
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7987


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_117_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[117]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  fifo_1__mem_fifo/dff/data_r_reg_117_/CLK (DFFX1)                0.1271    0.0000     0.3079 r
  fifo_1__mem_fifo/dff/data_r_reg_117_/Q (DFFX1)                  0.0613    0.1975     0.5054 r
  fifo_1__mem_fifo/dff/data_o[117] (net)        2      13.1718              0.0000     0.5054 r
  fifo_1__mem_fifo/dff/data_o[117] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5054 r
  fifo_1__mem_fifo/data_o[117] (net)                   13.1718              0.0000     0.5054 r
  fifo_1__mem_fifo/data_o[117] (bsg_one_fifo_width_p570_3)                  0.0000     0.5054 r
  fifo_lo[157] (net)                                   13.1718              0.0000     0.5054 r
  U1977/IN2 (AND2X1)                                              0.0613   -0.0088 &   0.4966 r
  U1977/Q (AND2X1)                                                0.1726    0.1231 @   0.6197 r
  io_cmd_o[117] (net)                           4      49.9309              0.0000     0.6197 r
  U1978/INP (NBUFFX2)                                             0.1732    0.0059 @   0.6256 r
  U1978/Z (NBUFFX2)                                               0.0308    0.0734     0.6990 r
  mem_cmd_o[117] (net)                          1       1.4736              0.0000     0.6990 r
  mem_cmd_o[117] (out)                                            0.0308    0.0000 &   0.6990 r
  data arrival time                                                                    0.6990

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6990
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7990


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[67]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3219     0.3219
  fifo_1__mem_fifo/dff/data_r_reg_67_/CLK (DFFX1)                 0.1459    0.0000     0.3219 r
  fifo_1__mem_fifo/dff/data_r_reg_67_/Q (DFFX1)                   0.0402    0.2067     0.5286 f
  fifo_1__mem_fifo/dff/data_o[67] (net)         2       6.8507              0.0000     0.5286 f
  fifo_1__mem_fifo/dff/data_o[67] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5286 f
  fifo_1__mem_fifo/data_o[67] (net)                     6.8507              0.0000     0.5286 f
  fifo_1__mem_fifo/data_o[67] (bsg_one_fifo_width_p570_3)                   0.0000     0.5286 f
  fifo_lo[107] (net)                                    6.8507              0.0000     0.5286 f
  U1877/IN2 (AND2X1)                                              0.0402    0.0001 &   0.5287 f
  U1877/Q (AND2X1)                                                0.1201    0.1105 @   0.6391 f
  io_cmd_o[67] (net)                            4      34.5013              0.0000     0.6391 f
  U1878/INP (NBUFFX2)                                             0.1201    0.0000 @   0.6391 f
  U1878/Z (NBUFFX2)                                               0.0257    0.0603     0.6994 f
  mem_cmd_o[67] (net)                           1       2.2154              0.0000     0.6994 f
  mem_cmd_o[67] (out)                                             0.0257    0.0000 &   0.6994 f
  data arrival time                                                                    0.6994

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6994
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7994


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3314     0.3314
  fifo_0__mem_fifo/dff/data_r_reg_9_/CLK (DFFX1)                  0.1881    0.0000     0.3314 r
  fifo_0__mem_fifo/dff/data_r_reg_9_/Q (DFFX1)                    0.0558    0.2211     0.5525 f
  fifo_0__mem_fifo/dff/data_o[9] (net)          2      13.8031              0.0000     0.5525 f
  fifo_0__mem_fifo/dff/data_o[9] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5525 f
  fifo_0__mem_fifo/data_o[9] (net)                     13.8031              0.0000     0.5525 f
  fifo_0__mem_fifo/data_o[9] (bsg_one_fifo_width_p570_2)                    0.0000     0.5525 f
  fifo_lo[7] (net)                                     13.8031              0.0000     0.5525 f
  U1774/IN1 (MUX21X1)                                             0.0558   -0.0038 &   0.5487 f
  U1774/Q (MUX21X1)                                               0.2524    0.1837 @   0.7325 f
  io_cmd_o[9] (net)                             4      76.5603              0.0000     0.7325 f
  U1775/INP (NBUFFX2)                                             0.2524   -0.1001 @   0.6323 f
  U1775/Z (NBUFFX2)                                               0.0357    0.0756     0.7079 f
  mem_cmd_o[9] (net)                            1       5.0602              0.0000     0.7079 f
  mem_cmd_o[9] (out)                                              0.0357   -0.0078 &   0.7001 f
  data arrival time                                                                    0.7001

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7001
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8001


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3451     0.3451
  fifo_1__mem_fifo/dff/data_r_reg_44_/CLK (DFFX1)                 0.1877    0.0000     0.3451 r
  fifo_1__mem_fifo/dff/data_r_reg_44_/Q (DFFX1)                   0.1215    0.2294 @   0.5744 r
  fifo_1__mem_fifo/dff/data_o[44] (net)         2      33.8468              0.0000     0.5744 r
  fifo_1__mem_fifo/dff/data_o[44] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5744 r
  fifo_1__mem_fifo/data_o[44] (net)                    33.8468              0.0000     0.5744 r
  fifo_1__mem_fifo/data_o[44] (bsg_one_fifo_width_p570_3)                   0.0000     0.5744 r
  fifo_lo[91] (net)                                    33.8468              0.0000     0.5744 r
  U1844/IN2 (MUX21X1)                                             0.1217   -0.0283 @   0.5462 r
  U1844/Q (MUX21X1)                                               0.2528    0.1902 @   0.7363 r
  io_cmd_o[44] (net)                            4      75.1227              0.0000     0.7363 r
  io_cmd_o[44] (out)                                              0.2528   -0.0361 @   0.7002 r
  data arrival time                                                                    0.7002

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7002
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8002


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3316     0.3316
  fifo_0__mem_fifo/dff/data_r_reg_12_/CLK (DFFX1)                 0.1881    0.0000     0.3316 r
  fifo_0__mem_fifo/dff/data_r_reg_12_/Q (DFFX1)                   0.0439    0.2131     0.5447 f
  fifo_0__mem_fifo/dff/data_o[12] (net)         2       8.5639              0.0000     0.5447 f
  fifo_0__mem_fifo/dff/data_o[12] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5447 f
  fifo_0__mem_fifo/data_o[12] (net)                     8.5639              0.0000     0.5447 f
  fifo_0__mem_fifo/data_o[12] (bsg_one_fifo_width_p570_2)                   0.0000     0.5447 f
  fifo_lo[10] (net)                                     8.5639              0.0000     0.5447 f
  U1780/IN1 (MUX21X1)                                             0.0439   -0.0011 &   0.5436 f
  U1780/Q (MUX21X1)                                               0.2586    0.1835 @   0.7271 f
  io_cmd_o[12] (net)                            4      78.3728              0.0000     0.7271 f
  io_cmd_o[12] (out)                                              0.2586   -0.0268 @   0.7004 f
  data arrival time                                                                    0.7004

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7004
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8004


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_118_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[118]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3069     0.3069
  fifo_1__mem_fifo/dff/data_r_reg_118_/CLK (DFFX1)                0.1271    0.0000     0.3069 r
  fifo_1__mem_fifo/dff/data_r_reg_118_/Q (DFFX1)                  0.0533    0.2142     0.5211 f
  fifo_1__mem_fifo/dff/data_o[118] (net)        2      12.6535              0.0000     0.5211 f
  fifo_1__mem_fifo/dff/data_o[118] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5211 f
  fifo_1__mem_fifo/data_o[118] (net)                   12.6535              0.0000     0.5211 f
  fifo_1__mem_fifo/data_o[118] (bsg_one_fifo_width_p570_3)                  0.0000     0.5211 f
  fifo_lo[158] (net)                                   12.6535              0.0000     0.5211 f
  U1979/IN2 (AND2X1)                                              0.0533   -0.0048 &   0.5162 f
  U1979/Q (AND2X1)                                                0.1658    0.1335 @   0.6497 f
  io_cmd_o[118] (net)                           4      47.3105              0.0000     0.6497 f
  U1980/INP (NBUFFX2)                                             0.1658   -0.0130 @   0.6367 f
  U1980/Z (NBUFFX2)                                               0.0269    0.0638     0.7005 f
  mem_cmd_o[118] (net)                          1       1.3025              0.0000     0.7005 f
  mem_cmd_o[118] (out)                                            0.0269    0.0000 &   0.7005 f
  data arrival time                                                                    0.7005

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7005
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8005


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3312     0.3312
  fifo_0__mem_fifo/dff/data_r_reg_30_/CLK (DFFX1)                 0.1881    0.0000     0.3312 r
  fifo_0__mem_fifo/dff/data_r_reg_30_/Q (DFFX1)                   0.0631    0.2035     0.5347 r
  fifo_0__mem_fifo/dff/data_o[30] (net)         2      13.8717              0.0000     0.5347 r
  fifo_0__mem_fifo/dff/data_o[30] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5347 r
  fifo_0__mem_fifo/data_o[30] (net)                    13.8717              0.0000     0.5347 r
  fifo_0__mem_fifo/data_o[30] (bsg_one_fifo_width_p570_2)                   0.0000     0.5347 r
  fifo_lo[28] (net)                                    13.8717              0.0000     0.5347 r
  U1816/IN1 (MUX21X1)                                             0.0631    0.0005 &   0.5352 r
  U1816/Q (MUX21X1)                                               0.3036    0.1928 @   0.7280 r
  io_cmd_o[30] (net)                            4      90.8683              0.0000     0.7280 r
  io_cmd_o[30] (out)                                              0.3036   -0.0274 @   0.7007 r
  data arrival time                                                                    0.7007

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7007
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8007


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_109_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[109]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3069     0.3069
  fifo_1__mem_fifo/dff/data_r_reg_109_/CLK (DFFX1)                0.1271    0.0000     0.3069 r
  fifo_1__mem_fifo/dff/data_r_reg_109_/Q (DFFX1)                  0.0698    0.2021     0.5090 r
  fifo_1__mem_fifo/dff/data_o[109] (net)        2      16.4128              0.0000     0.5090 r
  fifo_1__mem_fifo/dff/data_o[109] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5090 r
  fifo_1__mem_fifo/data_o[109] (net)                   16.4128              0.0000     0.5090 r
  fifo_1__mem_fifo/data_o[109] (bsg_one_fifo_width_p570_3)                  0.0000     0.5090 r
  fifo_lo[149] (net)                                   16.4128              0.0000     0.5090 r
  U1961/IN2 (AND2X1)                                              0.0698   -0.0015 &   0.5075 r
  U1961/Q (AND2X1)                                                0.1613    0.1194 @   0.6269 r
  io_cmd_o[109] (net)                           4      46.2658              0.0000     0.6269 r
  U1962/INP (NBUFFX2)                                             0.1619    0.0051 @   0.6320 r
  U1962/Z (NBUFFX2)                                               0.0318    0.0730     0.7050 r
  mem_cmd_o[109] (net)                          1       2.7025              0.0000     0.7050 r
  mem_cmd_o[109] (out)                                            0.0318   -0.0037 &   0.7014 r
  data arrival time                                                                    0.7014

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7014
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8014


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[73]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3217     0.3217
  fifo_1__mem_fifo/dff/data_r_reg_73_/CLK (DFFX1)                 0.1459    0.0000     0.3217 r
  fifo_1__mem_fifo/dff/data_r_reg_73_/Q (DFFX1)                   0.0404    0.2069     0.5286 f
  fifo_1__mem_fifo/dff/data_o[73] (net)         2       6.9564              0.0000     0.5286 f
  fifo_1__mem_fifo/dff/data_o[73] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5286 f
  fifo_1__mem_fifo/data_o[73] (net)                     6.9564              0.0000     0.5286 f
  fifo_1__mem_fifo/data_o[73] (bsg_one_fifo_width_p570_3)                   0.0000     0.5286 f
  fifo_lo[113] (net)                                    6.9564              0.0000     0.5286 f
  U1889/IN2 (AND2X1)                                              0.0404    0.0001 &   0.5287 f
  U1889/Q (AND2X1)                                                0.1238    0.1126 @   0.6413 f
  io_cmd_o[73] (net)                            4      35.7809              0.0000     0.6413 f
  U1890/INP (NBUFFX2)                                             0.1239    0.0011 @   0.6424 f
  U1890/Z (NBUFFX2)                                               0.0260    0.0608     0.7032 f
  mem_cmd_o[73] (net)                           1       2.2229              0.0000     0.7032 f
  mem_cmd_o[73] (out)                                             0.0260   -0.0008 &   0.7024 f
  data arrival time                                                                    0.7024

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7024
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8024


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3311     0.3311
  fifo_0__mem_fifo/dff/data_r_reg_14_/CLK (DFFX1)                 0.1881    0.0000     0.3311 r
  fifo_0__mem_fifo/dff/data_r_reg_14_/Q (DFFX1)                   0.0559    0.2212     0.5523 f
  fifo_0__mem_fifo/dff/data_o[14] (net)         2      13.8657              0.0000     0.5523 f
  fifo_0__mem_fifo/dff/data_o[14] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5523 f
  fifo_0__mem_fifo/data_o[14] (net)                    13.8657              0.0000     0.5523 f
  fifo_0__mem_fifo/data_o[14] (bsg_one_fifo_width_p570_2)                   0.0000     0.5523 f
  fifo_lo[12] (net)                                    13.8657              0.0000     0.5523 f
  U1784/IN1 (MUX21X1)                                             0.0559   -0.0031 &   0.5492 f
  U1784/Q (MUX21X1)                                               0.2514    0.1836 @   0.7328 f
  io_cmd_o[14] (net)                            4      76.3410              0.0000     0.7328 f
  io_cmd_o[14] (out)                                              0.2514   -0.0303 @   0.7025 f
  data arrival time                                                                    0.7025

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7025
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8025


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3322     0.3322
  fifo_0__mem_fifo/dff/data_r_reg_10_/CLK (DFFX1)                 0.1881    0.0000     0.3322 r
  fifo_0__mem_fifo/dff/data_r_reg_10_/Q (DFFX1)                   0.0527    0.2190     0.5512 f
  fifo_0__mem_fifo/dff/data_o[10] (net)         2      12.4435              0.0000     0.5512 f
  fifo_0__mem_fifo/dff/data_o[10] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5512 f
  fifo_0__mem_fifo/data_o[10] (net)                    12.4435              0.0000     0.5512 f
  fifo_0__mem_fifo/data_o[10] (bsg_one_fifo_width_p570_2)                   0.0000     0.5512 f
  fifo_lo[8] (net)                                     12.4435              0.0000     0.5512 f
  U1776/IN1 (MUX21X1)                                             0.0527   -0.0016 &   0.5496 f
  U1776/Q (MUX21X1)                                               0.2534    0.1839 @   0.7335 f
  io_cmd_o[10] (net)                            4      77.0104              0.0000     0.7335 f
  io_cmd_o[10] (out)                                              0.2534   -0.0301 @   0.7034 f
  data arrival time                                                                    0.7034

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7034
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8034


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3480     0.3480
  fifo_1__mem_fifo/dff/data_r_reg_53_/CLK (DFFX1)                 0.1881    0.0000     0.3480 r
  fifo_1__mem_fifo/dff/data_r_reg_53_/Q (DFFX1)                   0.0459    0.1939     0.5418 r
  fifo_1__mem_fifo/dff/data_o[53] (net)         2       7.3134              0.0000     0.5418 r
  fifo_1__mem_fifo/dff/data_o[53] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5418 r
  fifo_1__mem_fifo/data_o[53] (net)                     7.3134              0.0000     0.5418 r
  fifo_1__mem_fifo/data_o[53] (bsg_one_fifo_width_p570_3)                   0.0000     0.5418 r
  fifo_lo[96] (net)                                     7.3134              0.0000     0.5418 r
  U1854/IN2 (MUX21X1)                                             0.0459    0.0001 &   0.5419 r
  U1854/Q (MUX21X1)                                               0.2750    0.1797 @   0.7216 r
  io_cmd_o[53] (net)                            4      81.4874              0.0000     0.7216 r
  io_cmd_o[53] (out)                                              0.2750   -0.0179 @   0.7037 r
  data arrival time                                                                    0.7037

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7037
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8037


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_113_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[113]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3082     0.3082
  fifo_1__mem_fifo/dff/data_r_reg_113_/CLK (DFFX1)                0.1271    0.0000     0.3082 r
  fifo_1__mem_fifo/dff/data_r_reg_113_/Q (DFFX1)                  0.0679    0.2011     0.5093 r
  fifo_1__mem_fifo/dff/data_o[113] (net)        2      15.6896              0.0000     0.5093 r
  fifo_1__mem_fifo/dff/data_o[113] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5093 r
  fifo_1__mem_fifo/data_o[113] (net)                   15.6896              0.0000     0.5093 r
  fifo_1__mem_fifo/data_o[113] (bsg_one_fifo_width_p570_3)                  0.0000     0.5093 r
  fifo_lo[153] (net)                                   15.6896              0.0000     0.5093 r
  U1969/IN2 (AND2X1)                                              0.0679   -0.0042 &   0.5051 r
  U1969/Q (AND2X1)                                                0.1628    0.1198 @   0.6249 r
  io_cmd_o[113] (net)                           4      46.7729              0.0000     0.6249 r
  U1970/INP (NBUFFX2)                                             0.1633    0.0056 @   0.6305 r
  U1970/Z (NBUFFX2)                                               0.0334    0.0744     0.7049 r
  mem_cmd_o[113] (net)                          1       3.8481              0.0000     0.7049 r
  mem_cmd_o[113] (out)                                            0.0334   -0.0009 &   0.7039 r
  data arrival time                                                                    0.7039

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7039
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8039


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3451     0.3451
  fifo_1__mem_fifo/dff/data_r_reg_46_/CLK (DFFX1)                 0.1877    0.0000     0.3451 r
  fifo_1__mem_fifo/dff/data_r_reg_46_/Q (DFFX1)                   0.1020    0.2232 @   0.5683 r
  fifo_1__mem_fifo/dff/data_o[46] (net)         2      28.7807              0.0000     0.5683 r
  fifo_1__mem_fifo/dff/data_o[46] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5683 r
  fifo_1__mem_fifo/data_o[46] (net)                    28.7807              0.0000     0.5683 r
  fifo_1__mem_fifo/data_o[46] (bsg_one_fifo_width_p570_3)                   0.0000     0.5683 r
  fifo_lo[93] (net)                                    28.7807              0.0000     0.5683 r
  U1848/IN2 (MUX21X1)                                             0.1020   -0.0224 @   0.5459 r
  U1848/Q (MUX21X1)                                               0.2526    0.1854 @   0.7312 r
  io_cmd_o[46] (net)                            4      74.8684              0.0000     0.7312 r
  io_cmd_o[46] (out)                                              0.2526   -0.0264 @   0.7048 r
  data arrival time                                                                    0.7048

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7048
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8048


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3314     0.3314
  fifo_0__mem_fifo/dff/data_r_reg_34_/CLK (DFFX1)                 0.1887    0.0000     0.3314 r
  fifo_0__mem_fifo/dff/data_r_reg_34_/Q (DFFX1)                   0.0593    0.2235     0.5549 f
  fifo_0__mem_fifo/dff/data_o[34] (net)         2      15.3714              0.0000     0.5549 f
  fifo_0__mem_fifo/dff/data_o[34] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5549 f
  fifo_0__mem_fifo/data_o[34] (net)                    15.3714              0.0000     0.5549 f
  fifo_0__mem_fifo/data_o[34] (bsg_one_fifo_width_p570_2)                   0.0000     0.5549 f
  fifo_lo[32] (net)                                    15.3714              0.0000     0.5549 f
  U1824/IN1 (MUX21X1)                                             0.0593   -0.0068 &   0.5480 f
  U1824/Q (MUX21X1)                                               0.2900    0.2006 @   0.7486 f
  io_cmd_o[34] (net)                            4      88.8161              0.0000     0.7486 f
  io_cmd_o[34] (out)                                              0.2900   -0.0428 @   0.7058 f
  data arrival time                                                                    0.7058

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7058
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8058


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[79]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3089     0.3089
  fifo_1__mem_fifo/dff/data_r_reg_79_/CLK (DFFX1)                 0.1271    0.0000     0.3089 r
  fifo_1__mem_fifo/dff/data_r_reg_79_/Q (DFFX1)                   0.0498    0.1911     0.5000 r
  fifo_1__mem_fifo/dff/data_o[79] (net)         2       8.7504              0.0000     0.5000 r
  fifo_1__mem_fifo/dff/data_o[79] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5000 r
  fifo_1__mem_fifo/data_o[79] (net)                     8.7504              0.0000     0.5000 r
  fifo_1__mem_fifo/data_o[79] (bsg_one_fifo_width_p570_3)                   0.0000     0.5000 r
  fifo_lo[119] (net)                                    8.7504              0.0000     0.5000 r
  U1901/IN2 (AND2X1)                                              0.0498    0.0001 &   0.5001 r
  U1901/Q (AND2X1)                                                0.1961    0.1330 @   0.6331 r
  io_cmd_o[79] (net)                            4      58.5304              0.0000     0.6331 r
  U1902/INP (NBUFFX2)                                             0.1961   -0.0141 @   0.6190 r
  U1902/Z (NBUFFX2)                                               0.0594    0.0971 @   0.7161 r
  mem_cmd_o[79] (net)                           1      23.1305              0.0000     0.7161 r
  mem_cmd_o[79] (out)                                             0.0595   -0.0096 @   0.7064 r
  data arrival time                                                                    0.7064

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7064
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8064


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_115_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[115]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3089     0.3089
  fifo_1__mem_fifo/dff/data_r_reg_115_/CLK (DFFX1)                0.1271    0.0000     0.3089 r
  fifo_1__mem_fifo/dff/data_r_reg_115_/Q (DFFX1)                  0.0423    0.1864     0.4953 r
  fifo_1__mem_fifo/dff/data_o[115] (net)        2       5.9572              0.0000     0.4953 r
  fifo_1__mem_fifo/dff/data_o[115] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.4953 r
  fifo_1__mem_fifo/data_o[115] (net)                    5.9572              0.0000     0.4953 r
  fifo_1__mem_fifo/data_o[115] (bsg_one_fifo_width_p570_3)                  0.0000     0.4953 r
  fifo_lo[155] (net)                                    5.9572              0.0000     0.4953 r
  U1973/IN2 (AND2X1)                                              0.0423    0.0001 &   0.4954 r
  U1973/Q (AND2X1)                                                0.1857    0.1260 @   0.6214 r
  io_cmd_o[115] (net)                           4      54.1888              0.0000     0.6214 r
  U1974/INP (NBUFFX2)                                             0.1864   -0.0033 @   0.6181 r
  U1974/Z (NBUFFX2)                                               0.1053    0.1149 @   0.7330 r
  mem_cmd_o[115] (net)                          1      52.6245              0.0000     0.7330 r
  mem_cmd_o[115] (out)                                            0.1053   -0.0263 @   0.7067 r
  data arrival time                                                                    0.7067

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7067
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8067


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_103_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[103]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3198     0.3198
  fifo_1__mem_fifo/dff/data_r_reg_103_/CLK (DFFX1)                0.1525    0.0000     0.3198 r
  fifo_1__mem_fifo/dff/data_r_reg_103_/Q (DFFX1)                  0.0469    0.2121     0.5319 f
  fifo_1__mem_fifo/dff/data_o[103] (net)        2       9.8269              0.0000     0.5319 f
  fifo_1__mem_fifo/dff/data_o[103] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5319 f
  fifo_1__mem_fifo/data_o[103] (net)                    9.8269              0.0000     0.5319 f
  fifo_1__mem_fifo/data_o[103] (bsg_one_fifo_width_p570_3)                  0.0000     0.5319 f
  fifo_lo[143] (net)                                    9.8269              0.0000     0.5319 f
  U1949/IN2 (AND2X1)                                              0.0469   -0.0007 &   0.5312 f
  U1949/Q (AND2X1)                                                0.1293    0.1170 @   0.6482 f
  io_cmd_o[103] (net)                           4      37.6308              0.0000     0.6482 f
  U1950/INP (NBUFFX2)                                             0.1294    0.0013 @   0.6494 f
  U1950/Z (NBUFFX2)                                               0.0253    0.0607     0.7101 f
  mem_cmd_o[103] (net)                          1       1.3697              0.0000     0.7101 f
  mem_cmd_o[103] (out)                                            0.0253   -0.0032 &   0.7069 f
  data arrival time                                                                    0.7069

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7069
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8069


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3313     0.3313
  fifo_0__mem_fifo/dff/data_r_reg_36_/CLK (DFFX1)                 0.1881    0.0000     0.3313 r
  fifo_0__mem_fifo/dff/data_r_reg_36_/Q (DFFX1)                   0.0577    0.2005     0.5318 r
  fifo_0__mem_fifo/dff/data_o[36] (net)         2      11.7890              0.0000     0.5318 r
  fifo_0__mem_fifo/dff/data_o[36] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5318 r
  fifo_0__mem_fifo/data_o[36] (net)                    11.7890              0.0000     0.5318 r
  fifo_0__mem_fifo/data_o[36] (bsg_one_fifo_width_p570_2)                   0.0000     0.5318 r
  fifo_lo[34] (net)                                    11.7890              0.0000     0.5318 r
  U1828/IN1 (MUX21X1)                                             0.0577   -0.0039 &   0.5279 r
  U1828/Q (MUX21X1)                                               0.2942    0.1882 @   0.7162 r
  io_cmd_o[36] (net)                            5      87.9163              0.0000     0.7162 r
  io_cmd_o[36] (out)                                              0.2942   -0.0090 @   0.7072 r
  data arrival time                                                                    0.7072

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7072
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8072


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[92]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3083     0.3083
  fifo_1__mem_fifo/dff/data_r_reg_92_/CLK (DFFX1)                 0.1271    0.0000     0.3083 r
  fifo_1__mem_fifo/dff/data_r_reg_92_/Q (DFFX1)                   0.0781    0.2063     0.5146 r
  fifo_1__mem_fifo/dff/data_o[92] (net)         2      19.5495              0.0000     0.5146 r
  fifo_1__mem_fifo/dff/data_o[92] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5146 r
  fifo_1__mem_fifo/data_o[92] (net)                    19.5495              0.0000     0.5146 r
  fifo_1__mem_fifo/data_o[92] (bsg_one_fifo_width_p570_3)                   0.0000     0.5146 r
  fifo_lo[132] (net)                                   19.5495              0.0000     0.5146 r
  U1927/IN2 (AND2X1)                                              0.0781    0.0010 &   0.5156 r
  U1927/Q (AND2X1)                                                0.1505    0.1160 @   0.6315 r
  io_cmd_o[92] (net)                            4      42.6528              0.0000     0.6315 r
  U1928/INP (NBUFFX2)                                             0.1510    0.0045 @   0.6361 r
  U1928/Z (NBUFFX2)                                               0.0309    0.0712     0.7073 r
  mem_cmd_o[92] (net)                           1       2.5352              0.0000     0.7073 r
  mem_cmd_o[92] (out)                                             0.0309    0.0000 &   0.7073 r
  data arrival time                                                                    0.7073

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7073
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8073


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_94_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[94]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3198     0.3198
  fifo_1__mem_fifo/dff/data_r_reg_94_/CLK (DFFX1)                 0.1525    0.0000     0.3198 r
  fifo_1__mem_fifo/dff/data_r_reg_94_/Q (DFFX1)                   0.0450    0.2108     0.5306 f
  fifo_1__mem_fifo/dff/data_o[94] (net)         2       9.0099              0.0000     0.5306 f
  fifo_1__mem_fifo/dff/data_o[94] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5306 f
  fifo_1__mem_fifo/data_o[94] (net)                     9.0099              0.0000     0.5306 f
  fifo_1__mem_fifo/data_o[94] (bsg_one_fifo_width_p570_3)                   0.0000     0.5306 f
  fifo_lo[134] (net)                                    9.0099              0.0000     0.5306 f
  U1931/IN2 (AND2X1)                                              0.0450    0.0002 &   0.5308 f
  U1931/Q (AND2X1)                                                0.1282    0.1159 @   0.6467 f
  io_cmd_o[94] (net)                            4      37.2246              0.0000     0.6467 f
  U1932/INP (NBUFFX2)                                             0.1282    0.0006 @   0.6473 f
  U1932/Z (NBUFFX2)                                               0.0247    0.0601     0.7075 f
  mem_cmd_o[94] (net)                           1       0.9668              0.0000     0.7075 f
  mem_cmd_o[94] (out)                                             0.0247    0.0000 &   0.7075 f
  data arrival time                                                                    0.7075

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7075
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8075


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3451     0.3451
  fifo_1__mem_fifo/dff/data_r_reg_11_/CLK (DFFX1)                 0.1877    0.0000     0.3451 r
  fifo_1__mem_fifo/dff/data_r_reg_11_/Q (DFFX1)                   0.0851    0.2148     0.5599 r
  fifo_1__mem_fifo/dff/data_o[11] (net)         2      22.2038              0.0000     0.5599 r
  fifo_1__mem_fifo/dff/data_o[11] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5599 r
  fifo_1__mem_fifo/data_o[11] (net)                    22.2038              0.0000     0.5599 r
  fifo_1__mem_fifo/data_o[11] (bsg_one_fifo_width_p570_3)                   0.0000     0.5599 r
  fifo_lo[58] (net)                                    22.2038              0.0000     0.5599 r
  U1778/IN2 (MUX21X1)                                             0.0851   -0.0118 &   0.5481 r
  U1778/Q (MUX21X1)                                               0.2791    0.1901 @   0.7382 r
  io_cmd_o[11] (net)                            4      82.8455              0.0000     0.7382 r
  io_cmd_o[11] (out)                                              0.2791   -0.0299 @   0.7083 r
  data arrival time                                                                    0.7083

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7083
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8083


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_100_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[100]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3083     0.3083
  fifo_1__mem_fifo/dff/data_r_reg_100_/CLK (DFFX1)                0.1271    0.0000     0.3083 r
  fifo_1__mem_fifo/dff/data_r_reg_100_/Q (DFFX1)                  0.0651    0.1997     0.5080 r
  fifo_1__mem_fifo/dff/data_o[100] (net)        2      14.6464              0.0000     0.5080 r
  fifo_1__mem_fifo/dff/data_o[100] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5080 r
  fifo_1__mem_fifo/data_o[100] (net)                   14.6464              0.0000     0.5080 r
  fifo_1__mem_fifo/data_o[100] (bsg_one_fifo_width_p570_3)                  0.0000     0.5080 r
  fifo_lo[140] (net)                                   14.6464              0.0000     0.5080 r
  U1943/IN2 (AND2X1)                                              0.0651   -0.0025 &   0.5054 r
  U1943/Q (AND2X1)                                                0.1727    0.1237 @   0.6291 r
  io_cmd_o[100] (net)                           4      49.9566              0.0000     0.6291 r
  U1944/INP (NBUFFX2)                                             0.1733    0.0047 @   0.6339 r
  U1944/Z (NBUFFX2)                                               0.0324    0.0746     0.7085 r
  mem_cmd_o[100] (net)                          1       2.6373              0.0000     0.7085 r
  mem_cmd_o[100] (out)                                            0.0324    0.0000 &   0.7085 r
  data arrival time                                                                    0.7085

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7085
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8085


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_105_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[105]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3086     0.3086
  fifo_1__mem_fifo/dff/data_r_reg_105_/CLK (DFFX1)                0.1271    0.0000     0.3086 r
  fifo_1__mem_fifo/dff/data_r_reg_105_/Q (DFFX1)                  0.0510    0.2126     0.5212 f
  fifo_1__mem_fifo/dff/data_o[105] (net)        2      11.6319              0.0000     0.5212 f
  fifo_1__mem_fifo/dff/data_o[105] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5212 f
  fifo_1__mem_fifo/data_o[105] (net)                   11.6319              0.0000     0.5212 f
  fifo_1__mem_fifo/data_o[105] (bsg_one_fifo_width_p570_3)                  0.0000     0.5212 f
  fifo_lo[145] (net)                                   11.6319              0.0000     0.5212 f
  U1953/IN2 (AND2X1)                                              0.0510   -0.0011 &   0.5201 f
  U1953/Q (AND2X1)                                                0.1704    0.1345 @   0.6546 f
  io_cmd_o[105] (net)                           4      48.4397              0.0000     0.6546 f
  U1954/INP (NBUFFX2)                                             0.1704   -0.0103 @   0.6443 f
  U1954/Z (NBUFFX2)                                               0.0276    0.0646     0.7088 f
  mem_cmd_o[105] (net)                          1       1.6257              0.0000     0.7088 f
  mem_cmd_o[105] (out)                                            0.0276    0.0000 &   0.7088 f
  data arrival time                                                                    0.7088

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7088
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8088


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_121_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[121]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3077     0.3077
  fifo_1__mem_fifo/dff/data_r_reg_121_/CLK (DFFX1)                0.1271    0.0000     0.3077 r
  fifo_1__mem_fifo/dff/data_r_reg_121_/Q (DFFX1)                  0.0515    0.2130     0.5207 f
  fifo_1__mem_fifo/dff/data_o[121] (net)        2      11.8764              0.0000     0.5207 f
  fifo_1__mem_fifo/dff/data_o[121] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5207 f
  fifo_1__mem_fifo/data_o[121] (net)                   11.8764              0.0000     0.5207 f
  fifo_1__mem_fifo/data_o[121] (bsg_one_fifo_width_p570_3)                  0.0000     0.5207 f
  fifo_lo[161] (net)                                   11.8764              0.0000     0.5207 f
  U1985/IN2 (AND2X1)                                              0.0515   -0.0054 &   0.5154 f
  U1985/Q (AND2X1)                                                0.1654    0.1329 @   0.6483 f
  io_cmd_o[121] (net)                           4      47.1933              0.0000     0.6483 f
  U1986/INP (NBUFFX2)                                             0.1654   -0.0049 @   0.6433 f
  U1986/Z (NBUFFX2)                                               0.0315    0.0677     0.7110 f
  mem_cmd_o[121] (net)                          1       4.9955              0.0000     0.7110 f
  mem_cmd_o[121] (out)                                            0.0315   -0.0021 &   0.7089 f
  data arrival time                                                                    0.7089

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7089
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8089


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3315     0.3315
  fifo_0__mem_fifo/dff/data_r_reg_52_/CLK (DFFX1)                 0.1881    0.0000     0.3315 r
  fifo_0__mem_fifo/dff/data_r_reg_52_/Q (DFFX1)                   0.0857    0.2151     0.5465 r
  fifo_0__mem_fifo/dff/data_o[52] (net)         2      22.4050              0.0000     0.5465 r
  fifo_0__mem_fifo/dff/data_o[52] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5465 r
  fifo_0__mem_fifo/data_o[52] (net)                    22.4050              0.0000     0.5465 r
  fifo_0__mem_fifo/data_o[52] (bsg_one_fifo_width_p570_2)                   0.0000     0.5465 r
  fifo_lo[46] (net)                                    22.4050              0.0000     0.5465 r
  U1852/IN1 (MUX21X1)                                             0.0857   -0.0026 &   0.5440 r
  U1852/Q (MUX21X1)                                               0.2821    0.1902 @   0.7341 r
  io_cmd_o[52] (net)                            4      84.1051              0.0000     0.7341 r
  io_cmd_o[52] (out)                                              0.2821   -0.0252 @   0.7090 r
  data arrival time                                                                    0.7090

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7090
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8090


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3316     0.3316
  fifo_0__mem_fifo/dff/data_r_reg_11_/CLK (DFFX1)                 0.1886    0.0000     0.3316 r
  fifo_0__mem_fifo/dff/data_r_reg_11_/Q (DFFX1)                   0.1138    0.2272 @   0.5588 r
  fifo_0__mem_fifo/dff/data_o[11] (net)         2      31.7767              0.0000     0.5588 r
  fifo_0__mem_fifo/dff/data_o[11] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5588 r
  fifo_0__mem_fifo/data_o[11] (net)                    31.7767              0.0000     0.5588 r
  fifo_0__mem_fifo/data_o[11] (bsg_one_fifo_width_p570_2)                   0.0000     0.5588 r
  fifo_lo[9] (net)                                     31.7767              0.0000     0.5588 r
  U1778/IN1 (MUX21X1)                                             0.1138   -0.0142 @   0.5445 r
  U1778/Q (MUX21X1)                                               0.2791    0.1945 @   0.7390 r
  io_cmd_o[11] (net)                            4      82.8455              0.0000     0.7390 r
  io_cmd_o[11] (out)                                              0.2791   -0.0299 @   0.7091 r
  data arrival time                                                                    0.7091

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7091
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8091


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3315     0.3315
  fifo_0__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)                 0.1886    0.0000     0.3315 r
  fifo_0__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)                   0.0873    0.2159     0.5474 r
  fifo_0__mem_fifo/dff/data_o[40] (net)         2      23.0122              0.0000     0.5474 r
  fifo_0__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5474 r
  fifo_0__mem_fifo/data_o[40] (net)                    23.0122              0.0000     0.5474 r
  fifo_0__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_2)                   0.0000     0.5474 r
  fifo_lo[38] (net)                                    23.0122              0.0000     0.5474 r
  U1836/IN1 (MUX21X1)                                             0.0873   -0.0113 &   0.5361 r
  U1836/Q (MUX21X1)                                               0.3115    0.2011 @   0.7373 r
  io_cmd_o[40] (net)                            5      93.3249              0.0000     0.7373 r
  io_cmd_o[40] (out)                                              0.3115   -0.0271 @   0.7102 r
  data arrival time                                                                    0.7102

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7102
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8102


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3316     0.3316
  fifo_0__mem_fifo/dff/data_r_reg_16_/CLK (DFFX1)                 0.1885    0.0000     0.3316 r
  fifo_0__mem_fifo/dff/data_r_reg_16_/Q (DFFX1)                   0.0609    0.2245     0.5561 f
  fifo_0__mem_fifo/dff/data_o[16] (net)         2      16.1045              0.0000     0.5561 f
  fifo_0__mem_fifo/dff/data_o[16] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5561 f
  fifo_0__mem_fifo/data_o[16] (net)                    16.1045              0.0000     0.5561 f
  fifo_0__mem_fifo/data_o[16] (bsg_one_fifo_width_p570_2)                   0.0000     0.5561 f
  fifo_lo[14] (net)                                    16.1045              0.0000     0.5561 f
  U1788/IN1 (MUX21X1)                                             0.0609   -0.0056 &   0.5506 f
  U1788/Q (MUX21X1)                                               0.2776    0.1960 @   0.7466 f
  io_cmd_o[16] (net)                            4      84.9193              0.0000     0.7466 f
  io_cmd_o[16] (out)                                              0.2776   -0.0363 @   0.7102 f
  data arrival time                                                                    0.7102

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7102
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8102


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_91_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[91]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3198     0.3198
  fifo_1__mem_fifo/dff/data_r_reg_91_/CLK (DFFX1)                 0.1525    0.0000     0.3198 r
  fifo_1__mem_fifo/dff/data_r_reg_91_/Q (DFFX1)                   0.0420    0.2087     0.5286 f
  fifo_1__mem_fifo/dff/data_o[91] (net)         2       7.6714              0.0000     0.5286 f
  fifo_1__mem_fifo/dff/data_o[91] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5286 f
  fifo_1__mem_fifo/data_o[91] (net)                     7.6714              0.0000     0.5286 f
  fifo_1__mem_fifo/data_o[91] (bsg_one_fifo_width_p570_3)                   0.0000     0.5286 f
  fifo_lo[131] (net)                                    7.6714              0.0000     0.5286 f
  U1925/IN2 (AND2X1)                                              0.0420   -0.0016 &   0.5270 f
  U1925/Q (AND2X1)                                                0.1440    0.1200 @   0.6471 f
  io_cmd_o[91] (net)                            4      40.4796              0.0000     0.6471 f
  U1926/INP (NBUFFX2)                                             0.1440    0.0042 @   0.6513 f
  U1926/Z (NBUFFX2)                                               0.0264    0.0623     0.7136 f
  mem_cmd_o[91] (net)                           1       1.6786              0.0000     0.7136 f
  mem_cmd_o[91] (out)                                             0.0264   -0.0033 &   0.7104 f
  data arrival time                                                                    0.7104

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7104
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8104


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[74]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3090     0.3090
  fifo_1__mem_fifo/dff/data_r_reg_74_/CLK (DFFX1)                 0.1271    0.0000     0.3090 r
  fifo_1__mem_fifo/dff/data_r_reg_74_/Q (DFFX1)                   0.0545    0.1937     0.5027 r
  fifo_1__mem_fifo/dff/data_o[74] (net)         2      10.5384              0.0000     0.5027 r
  fifo_1__mem_fifo/dff/data_o[74] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5027 r
  fifo_1__mem_fifo/data_o[74] (net)                    10.5384              0.0000     0.5027 r
  fifo_1__mem_fifo/data_o[74] (bsg_one_fifo_width_p570_3)                   0.0000     0.5027 r
  fifo_lo[114] (net)                                   10.5384              0.0000     0.5027 r
  U1891/IN2 (AND2X1)                                              0.0545   -0.0058 &   0.4969 r
  U1891/Q (AND2X1)                                                0.1991    0.1347 @   0.6316 r
  io_cmd_o[74] (net)                            4      59.4745              0.0000     0.6316 r
  U1892/INP (NBUFFX2)                                             0.1991   -0.0040 @   0.6275 r
  U1892/Z (NBUFFX2)                                               0.0882    0.1100 @   0.7376 r
  mem_cmd_o[74] (net)                           1      40.7566              0.0000     0.7376 r
  mem_cmd_o[74] (out)                                             0.0882   -0.0267 @   0.7108 r
  data arrival time                                                                    0.7108

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7108
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8108


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[116]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3085     0.3085
  fifo_1__mem_fifo/dff/data_r_reg_116_/CLK (DFFX1)                0.1271    0.0000     0.3085 r
  fifo_1__mem_fifo/dff/data_r_reg_116_/Q (DFFX1)                  0.0559    0.2160     0.5245 f
  fifo_1__mem_fifo/dff/data_o[116] (net)        2      13.8389              0.0000     0.5245 f
  fifo_1__mem_fifo/dff/data_o[116] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5245 f
  fifo_1__mem_fifo/data_o[116] (net)                   13.8389              0.0000     0.5245 f
  fifo_1__mem_fifo/data_o[116] (bsg_one_fifo_width_p570_3)                  0.0000     0.5245 f
  fifo_lo[156] (net)                                   13.8389              0.0000     0.5245 f
  U1975/IN2 (AND2X1)                                              0.0559   -0.0058 &   0.5187 f
  U1975/Q (AND2X1)                                                0.1669    0.1345 @   0.6532 f
  io_cmd_o[116] (net)                           4      47.6075              0.0000     0.6532 f
  U1976/INP (NBUFFX2)                                             0.1669   -0.0080 @   0.6452 f
  U1976/Z (NBUFFX2)                                               0.0312    0.0675     0.7127 f
  mem_cmd_o[116] (net)                          1       4.6602              0.0000     0.7127 f
  mem_cmd_o[116] (out)                                            0.0312   -0.0017 &   0.7111 f
  data arrival time                                                                    0.7111

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7111
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8111


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3307     0.3307
  fifo_0__mem_fifo/dff/data_r_reg_38_/CLK (DFFX1)                 0.1881    0.0000     0.3307 r
  fifo_0__mem_fifo/dff/data_r_reg_38_/Q (DFFX1)                   0.0625    0.2255     0.5562 f
  fifo_0__mem_fifo/dff/data_o[38] (net)         2      16.7958              0.0000     0.5562 f
  fifo_0__mem_fifo/dff/data_o[38] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5562 f
  fifo_0__mem_fifo/data_o[38] (net)                    16.7958              0.0000     0.5562 f
  fifo_0__mem_fifo/data_o[38] (bsg_one_fifo_width_p570_2)                   0.0000     0.5562 f
  fifo_lo[36] (net)                                    16.7958              0.0000     0.5562 f
  U1832/IN1 (MUX21X1)                                             0.0625   -0.0020 &   0.5542 f
  U1832/Q (MUX21X1)                                               0.2713    0.1935 @   0.7477 f
  io_cmd_o[38] (net)                            5      82.8389              0.0000     0.7477 f
  io_cmd_o[38] (out)                                              0.2713   -0.0366 @   0.7111 f
  data arrival time                                                                    0.7111

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7111
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8111


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[97]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3090     0.3090
  fifo_1__mem_fifo/dff/data_r_reg_97_/CLK (DFFX1)                 0.1271    0.0000     0.3090 r
  fifo_1__mem_fifo/dff/data_r_reg_97_/Q (DFFX1)                   0.0411    0.1857     0.4947 r
  fifo_1__mem_fifo/dff/data_o[97] (net)         2       5.5448              0.0000     0.4947 r
  fifo_1__mem_fifo/dff/data_o[97] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4947 r
  fifo_1__mem_fifo/data_o[97] (net)                     5.5448              0.0000     0.4947 r
  fifo_1__mem_fifo/data_o[97] (bsg_one_fifo_width_p570_3)                   0.0000     0.4947 r
  fifo_lo[137] (net)                                    5.5448              0.0000     0.4947 r
  U1937/IN2 (AND2X1)                                              0.0411    0.0000 &   0.4947 r
  U1937/Q (AND2X1)                                                0.0786    0.0824     0.5771 r
  n2628 (net)                                   1      19.7606              0.0000     0.5771 r
  icc_place1893/INP (NBUFFX2)                                     0.0786   -0.0099 &   0.5672 r
  icc_place1893/Z (NBUFFX2)                                       0.2597    0.1361 @   0.7033 r
  mem_cmd_o[97] (net)                           4     146.8763              0.0000     0.7033 r
  mem_cmd_o[97] (out)                                             0.2597    0.0080 @   0.7113 r
  data arrival time                                                                    0.7113

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7113
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8113


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[114]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3085     0.3085
  fifo_1__mem_fifo/dff/data_r_reg_114_/CLK (DFFX1)                0.1271    0.0000     0.3085 r
  fifo_1__mem_fifo/dff/data_r_reg_114_/Q (DFFX1)                  0.0354    0.2012     0.5097 f
  fifo_1__mem_fifo/dff/data_o[114] (net)        2       4.7886              0.0000     0.5097 f
  fifo_1__mem_fifo/dff/data_o[114] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5097 f
  fifo_1__mem_fifo/data_o[114] (net)                    4.7886              0.0000     0.5097 f
  fifo_1__mem_fifo/data_o[114] (bsg_one_fifo_width_p570_3)                  0.0000     0.5097 f
  fifo_lo[154] (net)                                    4.7886              0.0000     0.5097 f
  U1971/IN2 (AND2X1)                                              0.0354    0.0000 &   0.5097 f
  U1971/Q (AND2X1)                                                0.2256    0.1566 @   0.6664 f
  io_cmd_o[114] (net)                           4      66.2859              0.0000     0.6664 f
  U1972/INP (NBUFFX2)                                             0.2256   -0.0325 @   0.6338 f
  U1972/Z (NBUFFX2)                                               0.0560    0.0907 @   0.7245 f
  mem_cmd_o[114] (net)                          1      23.2857              0.0000     0.7245 f
  mem_cmd_o[114] (out)                                            0.0561   -0.0126 @   0.7119 f
  data arrival time                                                                    0.7119

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7119
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8119


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[75]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3081     0.3081
  fifo_1__mem_fifo/dff/data_r_reg_75_/CLK (DFFX1)                 0.1271    0.0000     0.3081 r
  fifo_1__mem_fifo/dff/data_r_reg_75_/Q (DFFX1)                   0.0563    0.2163     0.5244 f
  fifo_1__mem_fifo/dff/data_o[75] (net)         2      14.0061              0.0000     0.5244 f
  fifo_1__mem_fifo/dff/data_o[75] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5244 f
  fifo_1__mem_fifo/data_o[75] (net)                    14.0061              0.0000     0.5244 f
  fifo_1__mem_fifo/data_o[75] (bsg_one_fifo_width_p570_3)                   0.0000     0.5244 f
  fifo_lo[115] (net)                                   14.0061              0.0000     0.5244 f
  U1893/IN2 (AND2X1)                                              0.0563   -0.0071 &   0.5173 f
  U1893/Q (AND2X1)                                                0.1547    0.1287 @   0.6460 f
  io_cmd_o[75] (net)                            4      43.8353              0.0000     0.6460 f
  U1894/INP (NBUFFX2)                                             0.1547    0.0039 @   0.6499 f
  U1894/Z (NBUFFX2)                                               0.0274    0.0637     0.7136 f
  mem_cmd_o[75] (net)                           1       2.1350              0.0000     0.7136 f
  mem_cmd_o[75] (out)                                             0.0274   -0.0015 &   0.7121 f
  data arrival time                                                                    0.7121

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7121
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8121


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[86]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3085     0.3085
  fifo_1__mem_fifo/dff/data_r_reg_86_/CLK (DFFX1)                 0.1271    0.0000     0.3085 r
  fifo_1__mem_fifo/dff/data_r_reg_86_/Q (DFFX1)                   0.0396    0.2046     0.5131 f
  fifo_1__mem_fifo/dff/data_o[86] (net)         2       6.5811              0.0000     0.5131 f
  fifo_1__mem_fifo/dff/data_o[86] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5131 f
  fifo_1__mem_fifo/data_o[86] (net)                     6.5811              0.0000     0.5131 f
  fifo_1__mem_fifo/data_o[86] (bsg_one_fifo_width_p570_3)                   0.0000     0.5131 f
  fifo_lo[126] (net)                                    6.5811              0.0000     0.5131 f
  U1915/IN2 (AND2X1)                                              0.0396   -0.0013 &   0.5118 f
  U1915/Q (AND2X1)                                                0.1708    0.1321 @   0.6439 f
  io_cmd_o[86] (net)                            4      48.5720              0.0000     0.6439 f
  U1916/INP (NBUFFX2)                                             0.1708    0.0044 @   0.6483 f
  U1916/Z (NBUFFX2)                                               0.0282    0.0651     0.7134 f
  mem_cmd_o[86] (net)                           1       2.0897              0.0000     0.7134 f
  mem_cmd_o[86] (out)                                             0.0282    0.0000 &   0.7134 f
  data arrival time                                                                    0.7134

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7134
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8134


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3308     0.3308
  fifo_0__mem_fifo/dff/data_r_reg_8_/CLK (DFFX1)                  0.1881    0.0000     0.3308 r
  fifo_0__mem_fifo/dff/data_r_reg_8_/Q (DFFX1)                    0.0590    0.2233     0.5541 f
  fifo_0__mem_fifo/dff/data_o[8] (net)          2      15.2267              0.0000     0.5541 f
  fifo_0__mem_fifo/dff/data_o[8] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5541 f
  fifo_0__mem_fifo/data_o[8] (net)                     15.2267              0.0000     0.5541 f
  fifo_0__mem_fifo/data_o[8] (bsg_one_fifo_width_p570_2)                    0.0000     0.5541 f
  fifo_lo[6] (net)                                     15.2267              0.0000     0.5541 f
  U1772/IN1 (MUX21X1)                                             0.0590   -0.0038 &   0.5503 f
  U1772/Q (MUX21X1)                                               0.2717    0.1926 @   0.7428 f
  io_cmd_o[8] (net)                             4      82.8173              0.0000     0.7428 f
  io_cmd_o[8] (out)                                               0.2717   -0.0294 @   0.7135 f
  data arrival time                                                                    0.7135

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7135
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8135


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[82]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3089     0.3089
  fifo_1__mem_fifo/dff/data_r_reg_82_/CLK (DFFX1)                 0.1271    0.0000     0.3089 r
  fifo_1__mem_fifo/dff/data_r_reg_82_/Q (DFFX1)                   0.0405    0.1852     0.4942 r
  fifo_1__mem_fifo/dff/data_o[82] (net)         2       5.3071              0.0000     0.4942 r
  fifo_1__mem_fifo/dff/data_o[82] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4942 r
  fifo_1__mem_fifo/data_o[82] (net)                     5.3071              0.0000     0.4942 r
  fifo_1__mem_fifo/data_o[82] (bsg_one_fifo_width_p570_3)                   0.0000     0.4942 r
  fifo_lo[122] (net)                                    5.3071              0.0000     0.4942 r
  U1907/IN2 (AND2X1)                                              0.0405    0.0000 &   0.4942 r
  U1907/Q (AND2X1)                                                0.1953    0.1317 @   0.6259 r
  io_cmd_o[82] (net)                            4      58.3627              0.0000     0.6259 r
  U1908/INP (NBUFFX2)                                             0.1953   -0.0284 @   0.5975 r
  U1908/Z (NBUFFX2)                                               0.1473    0.1287 @   0.7262 r
  mem_cmd_o[82] (net)                           1      77.0529              0.0000     0.7262 r
  mem_cmd_o[82] (out)                                             0.1473   -0.0124 @   0.7137 r
  data arrival time                                                                    0.7137

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7137
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8137


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[119]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3088     0.3088
  fifo_1__mem_fifo/dff/data_r_reg_119_/CLK (DFFX1)                0.1271    0.0000     0.3088 r
  fifo_1__mem_fifo/dff/data_r_reg_119_/Q (DFFX1)                  0.0358    0.2015     0.5103 f
  fifo_1__mem_fifo/dff/data_o[119] (net)        2       4.9385              0.0000     0.5103 f
  fifo_1__mem_fifo/dff/data_o[119] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5103 f
  fifo_1__mem_fifo/data_o[119] (net)                    4.9385              0.0000     0.5103 f
  fifo_1__mem_fifo/data_o[119] (bsg_one_fifo_width_p570_3)                  0.0000     0.5103 f
  fifo_lo[159] (net)                                    4.9385              0.0000     0.5103 f
  U1981/IN2 (AND2X1)                                              0.0358    0.0000 &   0.5103 f
  U1981/Q (AND2X1)                                                0.1625    0.1276 @   0.6379 f
  io_cmd_o[119] (net)                           4      46.2169              0.0000     0.6379 f
  U1982/INP (NBUFFX2)                                             0.1625    0.0017 @   0.6396 f
  U1982/Z (NBUFFX2)                                               0.0452    0.0792 @   0.7188 f
  mem_cmd_o[119] (net)                          1      16.4776              0.0000     0.7188 f
  mem_cmd_o[119] (out)                                            0.0452   -0.0049 @   0.7139 f
  data arrival time                                                                    0.7139

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7139
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8139


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_110_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[110]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3068     0.3068
  fifo_1__mem_fifo/dff/data_r_reg_110_/CLK (DFFX1)                0.1271    0.0000     0.3068 r
  fifo_1__mem_fifo/dff/data_r_reg_110_/Q (DFFX1)                  0.0631    0.2207     0.5275 f
  fifo_1__mem_fifo/dff/data_o[110] (net)        2      17.0529              0.0000     0.5275 f
  fifo_1__mem_fifo/dff/data_o[110] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5275 f
  fifo_1__mem_fifo/data_o[110] (net)                   17.0529              0.0000     0.5275 f
  fifo_1__mem_fifo/data_o[110] (bsg_one_fifo_width_p570_3)                  0.0000     0.5275 f
  fifo_lo[150] (net)                                   17.0529              0.0000     0.5275 f
  U1963/IN2 (AND2X1)                                              0.0631   -0.0056 &   0.5219 f
  U1963/Q (AND2X1)                                                0.1547    0.1303 @   0.6522 f
  io_cmd_o[110] (net)                           4      43.8349              0.0000     0.6522 f
  U1964/INP (NBUFFX2)                                             0.1547    0.0009 @   0.6531 f
  U1964/Z (NBUFFX2)                                               0.0263    0.0628     0.7159 f
  mem_cmd_o[110] (net)                          1       1.2357              0.0000     0.7159 f
  mem_cmd_o[110] (out)                                            0.0263   -0.0019 &   0.7140 f
  data arrival time                                                                    0.7140

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7140
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8140


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[95]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3045     0.3045
  fifo_1__mem_fifo/dff/data_r_reg_95_/CLK (DFFX1)                 0.1271    0.0000     0.3045 r
  fifo_1__mem_fifo/dff/data_r_reg_95_/Q (DFFX1)                   0.0679    0.2236     0.5282 f
  fifo_1__mem_fifo/dff/data_o[95] (net)         2      19.1824              0.0000     0.5282 f
  fifo_1__mem_fifo/dff/data_o[95] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5282 f
  fifo_1__mem_fifo/data_o[95] (net)                    19.1824              0.0000     0.5282 f
  fifo_1__mem_fifo/data_o[95] (bsg_one_fifo_width_p570_3)                   0.0000     0.5282 f
  fifo_lo[135] (net)                                   19.1824              0.0000     0.5282 f
  U1933/IN2 (AND2X1)                                              0.0679   -0.0045 &   0.5236 f
  U1933/Q (AND2X1)                                                0.1448    0.1263 @   0.6499 f
  io_cmd_o[95] (net)                            4      40.7162              0.0000     0.6499 f
  U1934/INP (NBUFFX2)                                             0.1448    0.0027 @   0.6526 f
  U1934/Z (NBUFFX2)                                               0.0257    0.0618     0.7144 f
  mem_cmd_o[95] (net)                           1       1.1083              0.0000     0.7144 f
  mem_cmd_o[95] (out)                                             0.0257    0.0000 &   0.7144 f
  data arrival time                                                                    0.7144

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7144
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8144


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_84_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[84]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3086     0.3086
  fifo_1__mem_fifo/dff/data_r_reg_84_/CLK (DFFX1)                 0.1271    0.0000     0.3086 r
  fifo_1__mem_fifo/dff/data_r_reg_84_/Q (DFFX1)                   0.0442    0.1877     0.4963 r
  fifo_1__mem_fifo/dff/data_o[84] (net)         2       6.6457              0.0000     0.4963 r
  fifo_1__mem_fifo/dff/data_o[84] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4963 r
  fifo_1__mem_fifo/data_o[84] (net)                     6.6457              0.0000     0.4963 r
  fifo_1__mem_fifo/data_o[84] (bsg_one_fifo_width_p570_3)                   0.0000     0.4963 r
  fifo_lo[124] (net)                                    6.6457              0.0000     0.4963 r
  U1911/IN2 (AND2X1)                                              0.0442    0.0001 &   0.4963 r
  U1911/Q (AND2X1)                                                0.1967    0.1327 @   0.6291 r
  io_cmd_o[84] (net)                            4      58.8091              0.0000     0.6291 r
  U1912/INP (NBUFFX2)                                             0.1967   -0.0043 @   0.6248 r
  U1912/Z (NBUFFX2)                                               0.1049    0.1162 @   0.7409 r
  mem_cmd_o[84] (net)                           1      52.0654              0.0000     0.7409 r
  mem_cmd_o[84] (out)                                             0.1049   -0.0262 @   0.7147 r
  data arrival time                                                                    0.7147

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7147
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8147


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_98_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[98]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3057     0.3057
  fifo_1__mem_fifo/dff/data_r_reg_98_/CLK (DFFX1)                 0.1271    0.0000     0.3057 r
  fifo_1__mem_fifo/dff/data_r_reg_98_/Q (DFFX1)                   0.0640    0.2212     0.5269 f
  fifo_1__mem_fifo/dff/data_o[98] (net)         2      17.4193              0.0000     0.5269 f
  fifo_1__mem_fifo/dff/data_o[98] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5269 f
  fifo_1__mem_fifo/data_o[98] (net)                    17.4193              0.0000     0.5269 f
  fifo_1__mem_fifo/data_o[98] (bsg_one_fifo_width_p570_3)                   0.0000     0.5269 f
  fifo_lo[138] (net)                                   17.4193              0.0000     0.5269 f
  U1939/IN2 (AND2X1)                                              0.0640   -0.0015 &   0.5254 f
  U1939/Q (AND2X1)                                                0.1433    0.1248 @   0.6502 f
  io_cmd_o[98] (net)                            4      40.2646              0.0000     0.6502 f
  U1940/INP (NBUFFX2)                                             0.1433    0.0036 @   0.6538 f
  U1940/Z (NBUFFX2)                                               0.0289    0.0644     0.7182 f
  mem_cmd_o[98] (net)                           1       3.7293              0.0000     0.7182 f
  mem_cmd_o[98] (out)                                             0.0289   -0.0027 &   0.7155 f
  data arrival time                                                                    0.7155

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7155
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8155


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3315     0.3315
  fifo_0__mem_fifo/dff/data_r_reg_39_/CLK (DFFX1)                 0.1887    0.0000     0.3315 r
  fifo_0__mem_fifo/dff/data_r_reg_39_/Q (DFFX1)                   0.0524    0.2189     0.5504 f
  fifo_0__mem_fifo/dff/data_o[39] (net)         2      12.3120              0.0000     0.5504 f
  fifo_0__mem_fifo/dff/data_o[39] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5504 f
  fifo_0__mem_fifo/data_o[39] (net)                    12.3120              0.0000     0.5504 f
  fifo_0__mem_fifo/data_o[39] (bsg_one_fifo_width_p570_2)                   0.0000     0.5504 f
  fifo_lo[37] (net)                                    12.3120              0.0000     0.5504 f
  U1834/IN1 (MUX21X1)                                             0.0524    0.0003 &   0.5507 f
  U1834/Q (MUX21X1)                                               0.2960    0.2013 @   0.7520 f
  io_cmd_o[39] (net)                            5      90.5636              0.0000     0.7520 f
  io_cmd_o[39] (out)                                              0.2960   -0.0352 @   0.7168 f
  data arrival time                                                                    0.7168

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7168
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8168


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3313     0.3313
  fifo_0__mem_fifo/dff/data_r_reg_42_/CLK (DFFX1)                 0.1887    0.0000     0.3313 r
  fifo_0__mem_fifo/dff/data_r_reg_42_/Q (DFFX1)                   0.0485    0.2162     0.5475 f
  fifo_0__mem_fifo/dff/data_o[42] (net)         2      10.5766              0.0000     0.5475 f
  fifo_0__mem_fifo/dff/data_o[42] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5475 f
  fifo_0__mem_fifo/data_o[42] (net)                    10.5766              0.0000     0.5475 f
  fifo_0__mem_fifo/data_o[42] (bsg_one_fifo_width_p570_2)                   0.0000     0.5475 f
  fifo_lo[40] (net)                                    10.5766              0.0000     0.5475 f
  U1840/IN1 (MUX21X1)                                             0.0485   -0.0012 &   0.5463 f
  U1840/Q (MUX21X1)                                               0.2632    0.1872 @   0.7335 f
  io_cmd_o[42] (net)                            5      80.1370              0.0000     0.7335 f
  io_cmd_o[42] (out)                                              0.2632   -0.0166 @   0.7169 f
  data arrival time                                                                    0.7169

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7169
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8169


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_112_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[112]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3088     0.3088
  fifo_1__mem_fifo/dff/data_r_reg_112_/CLK (DFFX1)                0.1271    0.0000     0.3088 r
  fifo_1__mem_fifo/dff/data_r_reg_112_/Q (DFFX1)                  0.0455    0.1885     0.4973 r
  fifo_1__mem_fifo/dff/data_o[112] (net)        2       7.1041              0.0000     0.4973 r
  fifo_1__mem_fifo/dff/data_o[112] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.4973 r
  fifo_1__mem_fifo/data_o[112] (net)                    7.1041              0.0000     0.4973 r
  fifo_1__mem_fifo/data_o[112] (bsg_one_fifo_width_p570_3)                  0.0000     0.4973 r
  fifo_lo[152] (net)                                    7.1041              0.0000     0.4973 r
  U1967/IN2 (AND2X1)                                              0.0455    0.0001 &   0.4974 r
  U1967/Q (AND2X1)                                                0.0606    0.0735     0.5709 r
  n2627 (net)                                   1      13.2527              0.0000     0.5709 r
  icc_place1895/INP (NBUFFX2)                                     0.0606   -0.0107 &   0.5602 r
  icc_place1895/Z (NBUFFX2)                                       0.2875    0.1350 @   0.6952 r
  mem_cmd_o[112] (net)                          4     162.0436              0.0000     0.6952 r
  mem_cmd_o[112] (out)                                            0.2875    0.0219 @   0.7170 r
  data arrival time                                                                    0.7170

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7170
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8170


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3310     0.3310
  fifo_0__mem_fifo/dff/data_r_reg_37_/CLK (DFFX1)                 0.1881    0.0000     0.3310 r
  fifo_0__mem_fifo/dff/data_r_reg_37_/Q (DFFX1)                   0.0699    0.2071     0.5381 r
  fifo_0__mem_fifo/dff/data_o[37] (net)         2      16.4349              0.0000     0.5381 r
  fifo_0__mem_fifo/dff/data_o[37] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5381 r
  fifo_0__mem_fifo/data_o[37] (net)                    16.4349              0.0000     0.5381 r
  fifo_0__mem_fifo/data_o[37] (bsg_one_fifo_width_p570_2)                   0.0000     0.5381 r
  fifo_lo[35] (net)                                    16.4349              0.0000     0.5381 r
  U1830/IN1 (MUX21X1)                                             0.0699   -0.0032 &   0.5349 r
  U1830/Q (MUX21X1)                                               0.2778    0.1845 @   0.7194 r
  io_cmd_o[37] (net)                            5      82.5878              0.0000     0.7194 r
  io_cmd_o[37] (out)                                              0.2778   -0.0013 @   0.7180 r
  data arrival time                                                                    0.7180

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7180
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8180


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3450     0.3450
  fifo_1__mem_fifo/dff/data_r_reg_45_/CLK (DFFX1)                 0.1877    0.0000     0.3450 r
  fifo_1__mem_fifo/dff/data_r_reg_45_/Q (DFFX1)                   0.0971    0.2208     0.5657 r
  fifo_1__mem_fifo/dff/data_o[45] (net)         2      26.6820              0.0000     0.5657 r
  fifo_1__mem_fifo/dff/data_o[45] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5657 r
  fifo_1__mem_fifo/data_o[45] (net)                    26.6820              0.0000     0.5657 r
  fifo_1__mem_fifo/data_o[45] (bsg_one_fifo_width_p570_3)                   0.0000     0.5657 r
  fifo_lo[92] (net)                                    26.6820              0.0000     0.5657 r
  U1846/IN2 (MUX21X1)                                             0.0971   -0.0081 &   0.5577 r
  U1846/Q (MUX21X1)                                               0.2508    0.1834 @   0.7410 r
  io_cmd_o[45] (net)                            4      74.2570              0.0000     0.7410 r
  io_cmd_o[45] (out)                                              0.2508   -0.0229 @   0.7181 r
  data arrival time                                                                    0.7181

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7181
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8181


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3310     0.3310
  fifo_0__mem_fifo/dff/data_r_reg_7_/CLK (DFFX1)                  0.1889    0.0000     0.3310 r
  fifo_0__mem_fifo/dff/data_r_reg_7_/Q (DFFX1)                    0.0782    0.2352     0.5663 f
  fifo_0__mem_fifo/dff/data_o[7] (net)          2      23.7583              0.0000     0.5663 f
  fifo_0__mem_fifo/dff/data_o[7] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5663 f
  fifo_0__mem_fifo/data_o[7] (net)                     23.7583              0.0000     0.5663 f
  fifo_0__mem_fifo/data_o[7] (bsg_one_fifo_width_p570_2)                    0.0000     0.5663 f
  fifo_lo[5] (net)                                     23.7583              0.0000     0.5663 f
  U1770/IN1 (MUX21X1)                                             0.0782   -0.0057 &   0.5606 f
  U1770/Q (MUX21X1)                                               0.2851    0.2023 @   0.7629 f
  io_cmd_o[7] (net)                             4      87.3357              0.0000     0.7629 f
  io_cmd_o[7] (out)                                               0.2851   -0.0445 @   0.7183 f
  data arrival time                                                                    0.7183

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7183
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8183


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_87_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[87]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3216     0.3216
  fifo_1__mem_fifo/dff/data_r_reg_87_/CLK (DFFX1)                 0.1459    0.0000     0.3216 r
  fifo_1__mem_fifo/dff/data_r_reg_87_/Q (DFFX1)                   0.0372    0.2043     0.5258 f
  fifo_1__mem_fifo/dff/data_o[87] (net)         2       5.5616              0.0000     0.5258 f
  fifo_1__mem_fifo/dff/data_o[87] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5258 f
  fifo_1__mem_fifo/data_o[87] (net)                     5.5616              0.0000     0.5258 f
  fifo_1__mem_fifo/data_o[87] (bsg_one_fifo_width_p570_3)                   0.0000     0.5258 f
  fifo_lo[127] (net)                                    5.5616              0.0000     0.5258 f
  U1917/IN2 (AND2X1)                                              0.0372    0.0001 &   0.5259 f
  U1917/Q (AND2X1)                                                0.2737    0.1799 @   0.7058 f
  io_cmd_o[87] (net)                            4      81.3330              0.0000     0.7058 f
  io_cmd_o[87] (out)                                              0.2737    0.0130 @   0.7188 f
  data arrival time                                                                    0.7188

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7188
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8188


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3459     0.3459
  fifo_1__mem_fifo/dff/data_r_reg_19_/CLK (DFFX1)                 0.1880    0.0000     0.3459 r
  fifo_1__mem_fifo/dff/data_r_reg_19_/Q (DFFX1)                   0.0989    0.2216     0.5674 r
  fifo_1__mem_fifo/dff/data_o[19] (net)         2      27.2990              0.0000     0.5674 r
  fifo_1__mem_fifo/dff/data_o[19] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5674 r
  fifo_1__mem_fifo/data_o[19] (net)                    27.2990              0.0000     0.5674 r
  fifo_1__mem_fifo/data_o[19] (bsg_one_fifo_width_p570_3)                   0.0000     0.5674 r
  fifo_lo[66] (net)                                    27.2990              0.0000     0.5674 r
  U1794/IN2 (MUX21X1)                                             0.0989   -0.0125 &   0.5549 r
  U1794/Q (MUX21X1)                                               0.3257    0.2108 @   0.7658 r
  io_cmd_o[19] (net)                            4      97.7939              0.0000     0.7658 r
  io_cmd_o[19] (out)                                              0.3257   -0.0460 @   0.7198 r
  data arrival time                                                                    0.7198

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7198
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8198


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3310     0.3310
  fifo_0__mem_fifo/dff/data_r_reg_24_/CLK (DFFX1)                 0.1881    0.0000     0.3310 r
  fifo_0__mem_fifo/dff/data_r_reg_24_/Q (DFFX1)                   0.0683    0.2290     0.5600 f
  fifo_0__mem_fifo/dff/data_o[24] (net)         2      19.3584              0.0000     0.5600 f
  fifo_0__mem_fifo/dff/data_o[24] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5600 f
  fifo_0__mem_fifo/data_o[24] (net)                    19.3584              0.0000     0.5600 f
  fifo_0__mem_fifo/data_o[24] (bsg_one_fifo_width_p570_2)                   0.0000     0.5600 f
  fifo_lo[22] (net)                                    19.3584              0.0000     0.5600 f
  U1804/IN1 (MUX21X1)                                             0.0683   -0.0086 &   0.5514 f
  U1804/Q (MUX21X1)                                               0.2869    0.2004 @   0.7518 f
  io_cmd_o[24] (net)                            5      87.6331              0.0000     0.7518 f
  io_cmd_o[24] (out)                                              0.2869   -0.0314 @   0.7204 f
  data arrival time                                                                    0.7204

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7204
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8204


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_117_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[117]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  fifo_1__mem_fifo/dff/data_r_reg_117_/CLK (DFFX1)                0.1271    0.0000     0.3079 r
  fifo_1__mem_fifo/dff/data_r_reg_117_/Q (DFFX1)                  0.0537    0.2145     0.5224 f
  fifo_1__mem_fifo/dff/data_o[117] (net)        2      12.8541              0.0000     0.5224 f
  fifo_1__mem_fifo/dff/data_o[117] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5224 f
  fifo_1__mem_fifo/data_o[117] (net)                   12.8541              0.0000     0.5224 f
  fifo_1__mem_fifo/data_o[117] (bsg_one_fifo_width_p570_3)                  0.0000     0.5224 f
  fifo_lo[157] (net)                                   12.8541              0.0000     0.5224 f
  U1977/IN2 (AND2X1)                                              0.0537   -0.0081 &   0.5143 f
  U1977/Q (AND2X1)                                                0.1720    0.1365 @   0.6508 f
  io_cmd_o[117] (net)                           4      49.1852              0.0000     0.6508 f
  U1978/INP (NBUFFX2)                                             0.1720    0.0056 @   0.6564 f
  U1978/Z (NBUFFX2)                                               0.0274    0.0645     0.7209 f
  mem_cmd_o[117] (net)                          1       1.4736              0.0000     0.7209 f
  mem_cmd_o[117] (out)                                            0.0274    0.0000 &   0.7209 f
  data arrival time                                                                    0.7209

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7209
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8209


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3451     0.3451
  fifo_1__mem_fifo/dff/data_r_reg_44_/CLK (DFFX1)                 0.1877    0.0000     0.3451 r
  fifo_1__mem_fifo/dff/data_r_reg_44_/Q (DFFX1)                   0.1045    0.2471 @   0.5921 f
  fifo_1__mem_fifo/dff/data_o[44] (net)         2      33.2583              0.0000     0.5921 f
  fifo_1__mem_fifo/dff/data_o[44] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5921 f
  fifo_1__mem_fifo/data_o[44] (net)                    33.2583              0.0000     0.5921 f
  fifo_1__mem_fifo/data_o[44] (bsg_one_fifo_width_p570_3)                   0.0000     0.5921 f
  fifo_lo[91] (net)                                    33.2583              0.0000     0.5921 f
  U1844/IN2 (MUX21X1)                                             0.1047   -0.0249 @   0.5672 f
  U1844/Q (MUX21X1)                                               0.2454    0.1910 @   0.7582 f
  io_cmd_o[44] (net)                            4      74.3770              0.0000     0.7582 f
  io_cmd_o[44] (out)                                              0.2454   -0.0372 @   0.7210 f
  data arrival time                                                                    0.7210

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7210
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8210


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3310     0.3310
  fifo_0__mem_fifo/dff/data_r_reg_33_/CLK (DFFX1)                 0.1881    0.0000     0.3310 r
  fifo_0__mem_fifo/dff/data_r_reg_33_/Q (DFFX1)                   0.0513    0.2181     0.5491 f
  fifo_0__mem_fifo/dff/data_o[33] (net)         2      11.8464              0.0000     0.5491 f
  fifo_0__mem_fifo/dff/data_o[33] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5491 f
  fifo_0__mem_fifo/data_o[33] (net)                    11.8464              0.0000     0.5491 f
  fifo_0__mem_fifo/data_o[33] (bsg_one_fifo_width_p570_2)                   0.0000     0.5491 f
  fifo_lo[31] (net)                                    11.8464              0.0000     0.5491 f
  U1822/IN1 (MUX21X1)                                             0.0513   -0.0013 &   0.5478 f
  U1822/Q (MUX21X1)                                               0.2736    0.1909 @   0.7387 f
  io_cmd_o[33] (net)                            4      83.1224              0.0000     0.7387 f
  io_cmd_o[33] (out)                                              0.2736   -0.0175 @   0.7212 f
  data arrival time                                                                    0.7212

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7212
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8212


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3475     0.3475
  fifo_1__mem_fifo/dff/data_r_reg_16_/CLK (DFFX1)                 0.1882    0.0000     0.3475 r
  fifo_1__mem_fifo/dff/data_r_reg_16_/Q (DFFX1)                   0.1865    0.2552 @   0.6027 r
  fifo_1__mem_fifo/dff/data_o[16] (net)         2      54.6175              0.0000     0.6027 r
  fifo_1__mem_fifo/dff/data_o[16] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6027 r
  fifo_1__mem_fifo/data_o[16] (net)                    54.6175              0.0000     0.6027 r
  fifo_1__mem_fifo/data_o[16] (bsg_one_fifo_width_p570_3)                   0.0000     0.6027 r
  fifo_lo[63] (net)                                    54.6175              0.0000     0.6027 r
  U1788/IN2 (MUX21X1)                                             0.1873   -0.0604 @   0.5423 r
  U1788/Q (MUX21X1)                                               0.2861    0.2145 @   0.7567 r
  io_cmd_o[16] (net)                            4      85.6650              0.0000     0.7567 r
  io_cmd_o[16] (out)                                              0.2861   -0.0356 @   0.7212 r
  data arrival time                                                                    0.7212

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7212
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8212


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3457     0.3457
  fifo_1__mem_fifo/dff/data_r_reg_38_/CLK (DFFX1)                 0.1880    0.0000     0.3457 r
  fifo_1__mem_fifo/dff/data_r_reg_38_/Q (DFFX1)                   0.1360    0.2364 @   0.5821 r
  fifo_1__mem_fifo/dff/data_o[38] (net)         2      39.1249              0.0000     0.5821 r
  fifo_1__mem_fifo/dff/data_o[38] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5821 r
  fifo_1__mem_fifo/data_o[38] (net)                    39.1249              0.0000     0.5821 r
  fifo_1__mem_fifo/data_o[38] (bsg_one_fifo_width_p570_3)                   0.0000     0.5821 r
  fifo_lo[85] (net)                                    39.1249              0.0000     0.5821 r
  U1832/IN2 (MUX21X1)                                             0.1362   -0.0287 @   0.5534 r
  U1832/Q (MUX21X1)                                               0.2809    0.2034 @   0.7567 r
  io_cmd_o[38] (net)                            5      83.9782              0.0000     0.7567 r
  io_cmd_o[38] (out)                                              0.2809   -0.0347 @   0.7220 r
  data arrival time                                                                    0.7220

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7220
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8220


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3516     0.3516
  fifo_0__mem_fifo/dff/data_r_reg_19_/CLK (DFFX1)                 0.1887    0.0000     0.3516 r
  fifo_0__mem_fifo/dff/data_r_reg_19_/Q (DFFX1)                   0.0367    0.2076     0.5592 f
  fifo_0__mem_fifo/dff/data_o[19] (net)         2       5.4141              0.0000     0.5592 f
  fifo_0__mem_fifo/dff/data_o[19] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5592 f
  fifo_0__mem_fifo/data_o[19] (net)                     5.4141              0.0000     0.5592 f
  fifo_0__mem_fifo/data_o[19] (bsg_one_fifo_width_p570_2)                   0.0000     0.5592 f
  fifo_lo[17] (net)                                     5.4141              0.0000     0.5592 f
  U1794/IN1 (MUX21X1)                                             0.0367    0.0000 &   0.5592 f
  U1794/Q (MUX21X1)                                               0.3167    0.2065 @   0.7658 f
  io_cmd_o[19] (net)                            4      97.0481              0.0000     0.7658 f
  io_cmd_o[19] (out)                                              0.3167   -0.0437 @   0.7221 f
  data arrival time                                                                    0.7221

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7221
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8221


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3476     0.3476
  fifo_1__mem_fifo/dff/data_r_reg_8_/CLK (DFFX1)                  0.1882    0.0000     0.3476 r
  fifo_1__mem_fifo/dff/data_r_reg_8_/Q (DFFX1)                    0.1368    0.2358 @   0.5835 r
  fifo_1__mem_fifo/dff/data_o[8] (net)          2      38.9411              0.0000     0.5835 r
  fifo_1__mem_fifo/dff/data_o[8] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5835 r
  fifo_1__mem_fifo/data_o[8] (net)                     38.9411              0.0000     0.5835 r
  fifo_1__mem_fifo/data_o[8] (bsg_one_fifo_width_p570_3)                    0.0000     0.5835 r
  fifo_lo[55] (net)                                    38.9411              0.0000     0.5835 r
  U1772/IN2 (MUX21X1)                                             0.1371   -0.0347 @   0.5488 r
  U1772/Q (MUX21X1)                                               0.2799    0.2029 @   0.7517 r
  io_cmd_o[8] (net)                             4      83.5630              0.0000     0.7517 r
  io_cmd_o[8] (out)                                               0.2799   -0.0287 @   0.7230 r
  data arrival time                                                                    0.7230

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7230
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8230


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[61]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3216     0.3216
  fifo_1__mem_fifo/dff/data_r_reg_61_/CLK (DFFX1)                 0.1459    0.0000     0.3216 r
  fifo_1__mem_fifo/dff/data_r_reg_61_/Q (DFFX1)                   0.0452    0.1899     0.5115 r
  fifo_1__mem_fifo/dff/data_o[61] (net)         2       7.0118              0.0000     0.5115 r
  fifo_1__mem_fifo/dff/data_o[61] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5115 r
  fifo_1__mem_fifo/data_o[61] (net)                     7.0118              0.0000     0.5115 r
  fifo_1__mem_fifo/data_o[61] (bsg_one_fifo_width_p570_3)                   0.0000     0.5115 r
  fifo_lo[101] (net)                                    7.0118              0.0000     0.5115 r
  U1865/IN2 (AND2X1)                                              0.0452    0.0001 &   0.5116 r
  U1865/Q (AND2X1)                                                0.1799    0.1257 @   0.6372 r
  io_cmd_o[61] (net)                            4      53.1947              0.0000     0.6372 r
  U1866/INP (NBUFFX2)                                             0.1799    0.0087 @   0.6459 r
  U1866/Z (NBUFFX2)                                               0.0507    0.0896 @   0.7356 r
  mem_cmd_o[61] (net)                           1      16.6484              0.0000     0.7356 r
  mem_cmd_o[61] (out)                                             0.0507   -0.0120 @   0.7235 r
  data arrival time                                                                    0.7235

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7235
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8235


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_109_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[109]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3069     0.3069
  fifo_1__mem_fifo/dff/data_r_reg_109_/CLK (DFFX1)                0.1271    0.0000     0.3069 r
  fifo_1__mem_fifo/dff/data_r_reg_109_/Q (DFFX1)                  0.0610    0.2193     0.5263 f
  fifo_1__mem_fifo/dff/data_o[109] (net)        2      16.0951              0.0000     0.5263 f
  fifo_1__mem_fifo/dff/data_o[109] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5263 f
  fifo_1__mem_fifo/data_o[109] (net)                   16.0951              0.0000     0.5263 f
  fifo_1__mem_fifo/data_o[109] (bsg_one_fifo_width_p570_3)                  0.0000     0.5263 f
  fifo_lo[149] (net)                                   16.0951              0.0000     0.5263 f
  U1961/IN2 (AND2X1)                                              0.0610   -0.0012 &   0.5250 f
  U1961/Q (AND2X1)                                                0.1603    0.1324 @   0.6574 f
  io_cmd_o[109] (net)                           4      45.5201              0.0000     0.6574 f
  U1962/INP (NBUFFX2)                                             0.1603    0.0047 @   0.6622 f
  U1962/Z (NBUFFX2)                                               0.0284    0.0648     0.7270 f
  mem_cmd_o[109] (net)                          1       2.7025              0.0000     0.7270 f
  mem_cmd_o[109] (out)                                            0.0284   -0.0030 &   0.7240 f
  data arrival time                                                                    0.7240

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7240
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8240


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3312     0.3312
  fifo_0__mem_fifo/dff/data_r_reg_27_/CLK (DFFX1)                 0.1888    0.0000     0.3312 r
  fifo_0__mem_fifo/dff/data_r_reg_27_/Q (DFFX1)                   0.0680    0.2062     0.5374 r
  fifo_0__mem_fifo/dff/data_o[27] (net)         2      15.7383              0.0000     0.5374 r
  fifo_0__mem_fifo/dff/data_o[27] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5374 r
  fifo_0__mem_fifo/data_o[27] (net)                    15.7383              0.0000     0.5374 r
  fifo_0__mem_fifo/data_o[27] (bsg_one_fifo_width_p570_2)                   0.0000     0.5374 r
  fifo_lo[25] (net)                                    15.7383              0.0000     0.5374 r
  U1810/IN1 (MUX21X1)                                             0.0680    0.0006 &   0.5380 r
  U1810/Q (MUX21X1)                                               0.3554    0.2122 @   0.7503 r
  io_cmd_o[27] (net)                            5     106.9890              0.0000     0.7503 r
  io_cmd_o[27] (out)                                              0.3554   -0.0262 @   0.7240 r
  data arrival time                                                                    0.7240

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7240
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8240


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3312     0.3312
  fifo_0__mem_fifo/dff/data_r_reg_30_/CLK (DFFX1)                 0.1881    0.0000     0.3312 r
  fifo_0__mem_fifo/dff/data_r_reg_30_/Q (DFFX1)                   0.0545    0.2203     0.5515 f
  fifo_0__mem_fifo/dff/data_o[30] (net)         2      13.2459              0.0000     0.5515 f
  fifo_0__mem_fifo/dff/data_o[30] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5515 f
  fifo_0__mem_fifo/data_o[30] (net)                    13.2459              0.0000     0.5515 f
  fifo_0__mem_fifo/data_o[30] (bsg_one_fifo_width_p570_2)                   0.0000     0.5515 f
  fifo_lo[28] (net)                                    13.2459              0.0000     0.5515 f
  U1816/IN1 (MUX21X1)                                             0.0545    0.0005 &   0.5520 f
  U1816/Q (MUX21X1)                                               0.2949    0.2009 @   0.7529 f
  io_cmd_o[30] (net)                            4      90.1225              0.0000     0.7529 f
  io_cmd_o[30] (out)                                              0.2949   -0.0281 @   0.7248 f
  data arrival time                                                                    0.7248

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7248
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8248


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3478     0.3478
  fifo_1__mem_fifo/dff/data_r_reg_7_/CLK (DFFX1)                  0.1882    0.0000     0.3478 r
  fifo_1__mem_fifo/dff/data_r_reg_7_/Q (DFFX1)                    0.1198    0.2294 @   0.5772 r
  fifo_1__mem_fifo/dff/data_o[7] (net)          2      33.6318              0.0000     0.5772 r
  fifo_1__mem_fifo/dff/data_o[7] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5772 r
  fifo_1__mem_fifo/data_o[7] (net)                     33.6318              0.0000     0.5772 r
  fifo_1__mem_fifo/data_o[7] (bsg_one_fifo_width_p570_3)                    0.0000     0.5772 r
  fifo_lo[54] (net)                                    33.6318              0.0000     0.5772 r
  U1770/IN2 (MUX21X1)                                             0.1198   -0.0127 @   0.5645 r
  U1770/Q (MUX21X1)                                               0.2935    0.2051 @   0.7695 r
  io_cmd_o[7] (net)                             4      88.0815              0.0000     0.7695 r
  io_cmd_o[7] (out)                                               0.2935   -0.0442 @   0.7253 r
  data arrival time                                                                    0.7253

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7253
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8253


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_113_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[113]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3082     0.3082
  fifo_1__mem_fifo/dff/data_r_reg_113_/CLK (DFFX1)                0.1271    0.0000     0.3082 r
  fifo_1__mem_fifo/dff/data_r_reg_113_/Q (DFFX1)                  0.0594    0.2183     0.5265 f
  fifo_1__mem_fifo/dff/data_o[113] (net)        2      15.3719              0.0000     0.5265 f
  fifo_1__mem_fifo/dff/data_o[113] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5265 f
  fifo_1__mem_fifo/data_o[113] (net)                   15.3719              0.0000     0.5265 f
  fifo_1__mem_fifo/data_o[113] (bsg_one_fifo_width_p570_3)                  0.0000     0.5265 f
  fifo_lo[153] (net)                                   15.3719              0.0000     0.5265 f
  U1969/IN2 (AND2X1)                                              0.0594   -0.0035 &   0.5230 f
  U1969/Q (AND2X1)                                                0.1618    0.1328 @   0.6558 f
  io_cmd_o[113] (net)                           4      46.0271              0.0000     0.6558 f
  U1970/INP (NBUFFX2)                                             0.1618    0.0052 @   0.6610 f
  U1970/Z (NBUFFX2)                                               0.0299    0.0662     0.7272 f
  mem_cmd_o[113] (net)                          1       3.8481              0.0000     0.7272 f
  mem_cmd_o[113] (out)                                            0.0299   -0.0008 &   0.7264 f
  data arrival time                                                                    0.7264

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7264
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8264


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3480     0.3480
  fifo_1__mem_fifo/dff/data_r_reg_53_/CLK (DFFX1)                 0.1881    0.0000     0.3480 r
  fifo_1__mem_fifo/dff/data_r_reg_53_/Q (DFFX1)                   0.0397    0.2100     0.5580 f
  fifo_1__mem_fifo/dff/data_o[53] (net)         2       6.7249              0.0000     0.5580 f
  fifo_1__mem_fifo/dff/data_o[53] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5580 f
  fifo_1__mem_fifo/data_o[53] (net)                     6.7249              0.0000     0.5580 f
  fifo_1__mem_fifo/data_o[53] (bsg_one_fifo_width_p570_3)                   0.0000     0.5580 f
  fifo_lo[96] (net)                                     6.7249              0.0000     0.5580 f
  U1854/IN2 (MUX21X1)                                             0.0397    0.0001 &   0.5580 f
  U1854/Q (MUX21X1)                                               0.2672    0.1868 @   0.7448 f
  io_cmd_o[53] (net)                            4      80.7416              0.0000     0.7448 f
  io_cmd_o[53] (out)                                              0.2672   -0.0184 @   0.7265 f
  data arrival time                                                                    0.7265

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7265
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8265


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[79]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3089     0.3089
  fifo_1__mem_fifo/dff/data_r_reg_79_/CLK (DFFX1)                 0.1271    0.0000     0.3089 r
  fifo_1__mem_fifo/dff/data_r_reg_79_/Q (DFFX1)                   0.0438    0.2077     0.5166 f
  fifo_1__mem_fifo/dff/data_o[79] (net)         2       8.4326              0.0000     0.5166 f
  fifo_1__mem_fifo/dff/data_o[79] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5166 f
  fifo_1__mem_fifo/data_o[79] (net)                     8.4326              0.0000     0.5166 f
  fifo_1__mem_fifo/data_o[79] (bsg_one_fifo_width_p570_3)                   0.0000     0.5166 f
  fifo_lo[119] (net)                                    8.4326              0.0000     0.5166 f
  U1901/IN2 (AND2X1)                                              0.0438    0.0001 &   0.5167 f
  U1901/Q (AND2X1)                                                0.1981    0.1458 @   0.6625 f
  io_cmd_o[79] (net)                            4      57.7847              0.0000     0.6625 f
  U1902/INP (NBUFFX2)                                             0.1981   -0.0157 @   0.6468 f
  U1902/Z (NBUFFX2)                                               0.0546    0.0879 @   0.7348 f
  mem_cmd_o[79] (net)                           1      23.1305              0.0000     0.7348 f
  mem_cmd_o[79] (out)                                             0.0547   -0.0080 @   0.7267 f
  data arrival time                                                                    0.7267

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7267
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8267


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3480     0.3480
  fifo_1__mem_fifo/dff/data_r_reg_14_/CLK (DFFX1)                 0.1882    0.0000     0.3480 r
  fifo_1__mem_fifo/dff/data_r_reg_14_/Q (DFFX1)                   0.1436    0.2384 @   0.5864 r
  fifo_1__mem_fifo/dff/data_o[14] (net)         2      41.0456              0.0000     0.5864 r
  fifo_1__mem_fifo/dff/data_o[14] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5864 r
  fifo_1__mem_fifo/data_o[14] (net)                    41.0456              0.0000     0.5864 r
  fifo_1__mem_fifo/data_o[14] (bsg_one_fifo_width_p570_3)                   0.0000     0.5864 r
  fifo_lo[61] (net)                                    41.0456              0.0000     0.5864 r
  U1784/IN2 (MUX21X1)                                             0.1439   -0.0274 @   0.5590 r
  U1784/Q (MUX21X1)                                               0.2588    0.1968 @   0.7558 r
  io_cmd_o[14] (net)                            4      77.0867              0.0000     0.7558 r
  io_cmd_o[14] (out)                                              0.2588   -0.0280 @   0.7278 r
  data arrival time                                                                    0.7278

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7278
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8278


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3515     0.3515
  fifo_0__mem_fifo/dff/data_r_reg_46_/CLK (DFFX1)                 0.1887    0.0000     0.3515 r
  fifo_0__mem_fifo/dff/data_r_reg_46_/Q (DFFX1)                   0.1127    0.2280     0.5795 r
  fifo_0__mem_fifo/dff/data_o[46] (net)         2      32.2124              0.0000     0.5795 r
  fifo_0__mem_fifo/dff/data_o[46] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5795 r
  fifo_0__mem_fifo/data_o[46] (net)                    32.2124              0.0000     0.5795 r
  fifo_0__mem_fifo/data_o[46] (bsg_one_fifo_width_p570_2)                   0.0000     0.5795 r
  fifo_lo[44] (net)                                    32.2124              0.0000     0.5795 r
  U1848/IN1 (MUX21X1)                                             0.1127   -0.0108 &   0.5687 r
  U1848/Q (MUX21X1)                                               0.2526    0.1856 @   0.7543 r
  io_cmd_o[46] (net)                            4      74.8684              0.0000     0.7543 r
  io_cmd_o[46] (out)                                              0.2526   -0.0264 @   0.7279 r
  data arrival time                                                                    0.7279

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7279
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8279


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3468     0.3468
  fifo_1__mem_fifo/dff/data_r_reg_41_/CLK (DFFX1)                 0.1881    0.0000     0.3468 r
  fifo_1__mem_fifo/dff/data_r_reg_41_/Q (DFFX1)                   0.1292    0.2333 @   0.5801 r
  fifo_1__mem_fifo/dff/data_o[41] (net)         2      36.7513              0.0000     0.5801 r
  fifo_1__mem_fifo/dff/data_o[41] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5801 r
  fifo_1__mem_fifo/data_o[41] (net)                    36.7513              0.0000     0.5801 r
  fifo_1__mem_fifo/data_o[41] (bsg_one_fifo_width_p570_3)                   0.0000     0.5801 r
  fifo_lo[88] (net)                                    36.7513              0.0000     0.5801 r
  U1838/IN2 (MUX21X1)                                             0.1294   -0.0062 @   0.5739 r
  U1838/Q (MUX21X1)                                               0.2969    0.2080 @   0.7818 r
  io_cmd_o[41] (net)                            5      89.0315              0.0000     0.7818 r
  io_cmd_o[41] (out)                                              0.2969   -0.0530 @   0.7288 r
  data arrival time                                                                    0.7288

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7288
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8288


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[92]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3083     0.3083
  fifo_1__mem_fifo/dff/data_r_reg_92_/CLK (DFFX1)                 0.1271    0.0000     0.3083 r
  fifo_1__mem_fifo/dff/data_r_reg_92_/Q (DFFX1)                   0.0680    0.2237     0.5320 f
  fifo_1__mem_fifo/dff/data_o[92] (net)         2      19.2318              0.0000     0.5320 f
  fifo_1__mem_fifo/dff/data_o[92] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5320 f
  fifo_1__mem_fifo/data_o[92] (net)                    19.2318              0.0000     0.5320 f
  fifo_1__mem_fifo/data_o[92] (bsg_one_fifo_width_p570_3)                   0.0000     0.5320 f
  fifo_lo[132] (net)                                   19.2318              0.0000     0.5320 f
  U1927/IN2 (AND2X1)                                              0.0680    0.0010 &   0.5330 f
  U1927/Q (AND2X1)                                                0.1488    0.1281 @   0.6611 f
  io_cmd_o[92] (net)                            4      41.9070              0.0000     0.6611 f
  U1928/INP (NBUFFX2)                                             0.1488    0.0042 @   0.6653 f
  U1928/Z (NBUFFX2)                                               0.0277    0.0636     0.7289 f
  mem_cmd_o[92] (net)                           1       2.5352              0.0000     0.7289 f
  mem_cmd_o[92] (out)                                             0.0277    0.0000 &   0.7289 f
  data arrival time                                                                    0.7289

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7289
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8289


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_115_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[115]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3089     0.3089
  fifo_1__mem_fifo/dff/data_r_reg_115_/CLK (DFFX1)                0.1271    0.0000     0.3089 r
  fifo_1__mem_fifo/dff/data_r_reg_115_/Q (DFFX1)                  0.0374    0.2028     0.5117 f
  fifo_1__mem_fifo/dff/data_o[115] (net)        2       5.6395              0.0000     0.5117 f
  fifo_1__mem_fifo/dff/data_o[115] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5117 f
  fifo_1__mem_fifo/data_o[115] (net)                    5.6395              0.0000     0.5117 f
  fifo_1__mem_fifo/data_o[115] (bsg_one_fifo_width_p570_3)                  0.0000     0.5117 f
  fifo_lo[155] (net)                                    5.6395              0.0000     0.5117 f
  U1973/IN2 (AND2X1)                                              0.0374    0.0001 &   0.5117 f
  U1973/Q (AND2X1)                                                0.1857    0.1394 @   0.6512 f
  io_cmd_o[115] (net)                           4      53.4431              0.0000     0.6512 f
  U1974/INP (NBUFFX2)                                             0.1857   -0.0040 @   0.6472 f
  U1974/Z (NBUFFX2)                                               0.0995    0.1080 @   0.7551 f
  mem_cmd_o[115] (net)                          1      52.6245              0.0000     0.7551 f
  mem_cmd_o[115] (out)                                            0.0995   -0.0256 @   0.7295 f
  data arrival time                                                                    0.7295

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7295
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8295


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_83_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[83]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3086     0.3086
  fifo_1__mem_fifo/dff/data_r_reg_83_/CLK (DFFX1)                 0.1271    0.0000     0.3086 r
  fifo_1__mem_fifo/dff/data_r_reg_83_/Q (DFFX1)                   0.0456    0.1886     0.4972 r
  fifo_1__mem_fifo/dff/data_o[83] (net)         2       7.1512              0.0000     0.4972 r
  fifo_1__mem_fifo/dff/data_o[83] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4972 r
  fifo_1__mem_fifo/data_o[83] (net)                     7.1512              0.0000     0.4972 r
  fifo_1__mem_fifo/data_o[83] (bsg_one_fifo_width_p570_3)                   0.0000     0.4972 r
  fifo_lo[123] (net)                                    7.1512              0.0000     0.4972 r
  U1909/IN2 (AND2X1)                                              0.0456   -0.0014 &   0.4958 r
  U1909/Q (AND2X1)                                                0.2117    0.1385 @   0.6343 r
  io_cmd_o[83] (net)                            4      63.5176              0.0000     0.6343 r
  U1910/INP (NBUFFX2)                                             0.2117   -0.0198 @   0.6145 r
  U1910/Z (NBUFFX2)                                               0.1270    0.1257 @   0.7402 r
  mem_cmd_o[83] (net)                           1      65.0991              0.0000     0.7402 r
  mem_cmd_o[83] (out)                                             0.1270   -0.0104 @   0.7297 r
  data arrival time                                                                    0.7297

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7297
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8297


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3451     0.3451
  fifo_1__mem_fifo/dff/data_r_reg_46_/CLK (DFFX1)                 0.1877    0.0000     0.3451 r
  fifo_1__mem_fifo/dff/data_r_reg_46_/Q (DFFX1)                   0.0874    0.2408 @   0.5859 f
  fifo_1__mem_fifo/dff/data_o[46] (net)         2      28.1921              0.0000     0.5859 f
  fifo_1__mem_fifo/dff/data_o[46] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5859 f
  fifo_1__mem_fifo/data_o[46] (net)                    28.1921              0.0000     0.5859 f
  fifo_1__mem_fifo/data_o[46] (bsg_one_fifo_width_p570_3)                   0.0000     0.5859 f
  fifo_lo[93] (net)                                    28.1921              0.0000     0.5859 f
  U1848/IN2 (MUX21X1)                                             0.0874   -0.0165 @   0.5694 f
  U1848/Q (MUX21X1)                                               0.2457    0.1876 @   0.7571 f
  io_cmd_o[46] (net)                            4      74.1227              0.0000     0.7571 f
  io_cmd_o[46] (out)                                              0.2457   -0.0273 @   0.7298 f
  data arrival time                                                                    0.7298

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7298
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8298


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3459     0.3459
  fifo_1__mem_fifo/dff/data_r_reg_52_/CLK (DFFX1)                 0.1880    0.0000     0.3459 r
  fifo_1__mem_fifo/dff/data_r_reg_52_/Q (DFFX1)                   0.1045    0.2242     0.5701 r
  fifo_1__mem_fifo/dff/data_o[52] (net)         2      29.3057              0.0000     0.5701 r
  fifo_1__mem_fifo/dff/data_o[52] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5701 r
  fifo_1__mem_fifo/data_o[52] (net)                    29.3057              0.0000     0.5701 r
  fifo_1__mem_fifo/data_o[52] (bsg_one_fifo_width_p570_3)                   0.0000     0.5701 r
  fifo_lo[95] (net)                                    29.3057              0.0000     0.5701 r
  U1852/IN2 (MUX21X1)                                             0.1045   -0.0114 &   0.5587 r
  U1852/Q (MUX21X1)                                               0.2821    0.1964 @   0.7551 r
  io_cmd_o[52] (net)                            4      84.1051              0.0000     0.7551 r
  io_cmd_o[52] (out)                                              0.2821   -0.0252 @   0.7299 r
  data arrival time                                                                    0.7299

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7299
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8299


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3313     0.3313
  fifo_0__mem_fifo/dff/data_r_reg_36_/CLK (DFFX1)                 0.1881    0.0000     0.3313 r
  fifo_0__mem_fifo/dff/data_r_reg_36_/Q (DFFX1)                   0.0498    0.2171     0.5484 f
  fifo_0__mem_fifo/dff/data_o[36] (net)         2      11.1632              0.0000     0.5484 f
  fifo_0__mem_fifo/dff/data_o[36] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5484 f
  fifo_0__mem_fifo/data_o[36] (net)                    11.1632              0.0000     0.5484 f
  fifo_0__mem_fifo/data_o[36] (bsg_one_fifo_width_p570_2)                   0.0000     0.5484 f
  fifo_lo[34] (net)                                    11.1632              0.0000     0.5484 f
  U1828/IN1 (MUX21X1)                                             0.0498   -0.0032 &   0.5452 f
  U1828/Q (MUX21X1)                                               0.2834    0.1951 @   0.7404 f
  io_cmd_o[36] (net)                            5      86.3909              0.0000     0.7404 f
  io_cmd_o[36] (out)                                              0.2834   -0.0099 @   0.7305 f
  data arrival time                                                                    0.7305

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7305
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8305


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_100_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[100]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3083     0.3083
  fifo_1__mem_fifo/dff/data_r_reg_100_/CLK (DFFX1)                0.1271    0.0000     0.3083 r
  fifo_1__mem_fifo/dff/data_r_reg_100_/Q (DFFX1)                  0.0570    0.2168     0.5251 f
  fifo_1__mem_fifo/dff/data_o[100] (net)        2      14.3286              0.0000     0.5251 f
  fifo_1__mem_fifo/dff/data_o[100] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5251 f
  fifo_1__mem_fifo/data_o[100] (net)                   14.3286              0.0000     0.5251 f
  fifo_1__mem_fifo/data_o[100] (bsg_one_fifo_width_p570_3)                  0.0000     0.5251 f
  fifo_lo[140] (net)                                   14.3286              0.0000     0.5251 f
  U1943/IN2 (AND2X1)                                              0.0570   -0.0020 &   0.5231 f
  U1943/Q (AND2X1)                                                0.1720    0.1373 @   0.6604 f
  io_cmd_o[100] (net)                           4      49.2108              0.0000     0.6604 f
  U1944/INP (NBUFFX2)                                             0.1720    0.0044 @   0.6648 f
  U1944/Z (NBUFFX2)                                               0.0289    0.0658     0.7306 f
  mem_cmd_o[100] (net)                          1       2.6373              0.0000     0.7306 f
  mem_cmd_o[100] (out)                                            0.0289    0.0000 &   0.7306 f
  data arrival time                                                                    0.7306

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7306
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8306


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_93_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[93]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3090     0.3090
  fifo_1__mem_fifo/dff/data_r_reg_93_/CLK (DFFX1)                 0.1271    0.0000     0.3090 r
  fifo_1__mem_fifo/dff/data_r_reg_93_/Q (DFFX1)                   0.0406    0.1853     0.4943 r
  fifo_1__mem_fifo/dff/data_o[93] (net)         2       5.3502              0.0000     0.4943 r
  fifo_1__mem_fifo/dff/data_o[93] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4943 r
  fifo_1__mem_fifo/data_o[93] (net)                     5.3502              0.0000     0.4943 r
  fifo_1__mem_fifo/data_o[93] (bsg_one_fifo_width_p570_3)                   0.0000     0.4943 r
  fifo_lo[133] (net)                                    5.3502              0.0000     0.4943 r
  U1929/IN2 (AND2X1)                                              0.0406    0.0000 &   0.4943 r
  U1929/Q (AND2X1)                                                0.0773    0.0817     0.5760 r
  n2629 (net)                                   1      19.3202              0.0000     0.5760 r
  icc_place1894/INP (NBUFFX2)                                     0.0773   -0.0079 &   0.5681 r
  icc_place1894/Z (NBUFFX2)                                       0.2821    0.1402 @   0.7084 r
  mem_cmd_o[93] (net)                           4     159.8165              0.0000     0.7084 r
  icc_place1963/INP (NBUFFX2)                                     0.2821   -0.0545 @   0.6539 r
  icc_place1963/Z (NBUFFX2)                                       0.0375    0.0884     0.7423 r
  io_cmd_o[93] (net)                            1       1.5899              0.0000     0.7423 r
  io_cmd_o[93] (out)                                              0.0375   -0.0116 &   0.7307 r
  data arrival time                                                                    0.7307

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7307
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8307


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3315     0.3315
  fifo_0__mem_fifo/dff/data_r_reg_52_/CLK (DFFX1)                 0.1881    0.0000     0.3315 r
  fifo_0__mem_fifo/dff/data_r_reg_52_/Q (DFFX1)                   0.0737    0.2324     0.5638 f
  fifo_0__mem_fifo/dff/data_o[52] (net)         2      21.7792              0.0000     0.5638 f
  fifo_0__mem_fifo/dff/data_o[52] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5638 f
  fifo_0__mem_fifo/data_o[52] (net)                    21.7792              0.0000     0.5638 f
  fifo_0__mem_fifo/data_o[52] (bsg_one_fifo_width_p570_2)                   0.0000     0.5638 f
  fifo_lo[46] (net)                                    21.7792              0.0000     0.5638 f
  U1852/IN1 (MUX21X1)                                             0.0737   -0.0021 &   0.5617 f
  U1852/Q (MUX21X1)                                               0.2738    0.1957 @   0.7574 f
  io_cmd_o[52] (net)                            4      83.3594              0.0000     0.7574 f
  io_cmd_o[52] (out)                                              0.2738   -0.0260 @   0.7314 f
  data arrival time                                                                    0.7314

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7314
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8314


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3314     0.3314
  fifo_0__mem_fifo/dff/data_r_reg_4_/CLK (DFFX1)                  0.1881    0.0000     0.3314 r
  fifo_0__mem_fifo/dff/data_r_reg_4_/Q (DFFX1)                    0.0532    0.1980     0.5294 r
  fifo_0__mem_fifo/dff/data_o[4] (net)          2      10.0693              0.0000     0.5294 r
  fifo_0__mem_fifo/dff/data_o[4] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5294 r
  fifo_0__mem_fifo/data_o[4] (net)                     10.0693              0.0000     0.5294 r
  fifo_0__mem_fifo/data_o[4] (bsg_one_fifo_width_p570_2)                    0.0000     0.5294 r
  fifo_lo[2] (net)                                     10.0693              0.0000     0.5294 r
  U1764/IN1 (MUX21X1)                                             0.0532   -0.0028 &   0.5266 r
  U1764/Q (MUX21X1)                                               0.2981    0.1886 @   0.7152 r
  io_cmd_o[4] (net)                             4      89.1210              0.0000     0.7152 r
  io_cmd_o[4] (out)                                               0.2981    0.0163 @   0.7314 r
  data arrival time                                                                    0.7314

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7314
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8314


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3451     0.3451
  fifo_1__mem_fifo/dff/data_r_reg_11_/CLK (DFFX1)                 0.1877    0.0000     0.3451 r
  fifo_1__mem_fifo/dff/data_r_reg_11_/Q (DFFX1)                   0.0734    0.2321     0.5773 f
  fifo_1__mem_fifo/dff/data_o[11] (net)         2      21.6153              0.0000     0.5773 f
  fifo_1__mem_fifo/dff/data_o[11] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5773 f
  fifo_1__mem_fifo/data_o[11] (net)                    21.6153              0.0000     0.5773 f
  fifo_1__mem_fifo/data_o[11] (bsg_one_fifo_width_p570_3)                   0.0000     0.5773 f
  fifo_lo[58] (net)                                    21.6153              0.0000     0.5773 f
  U1778/IN2 (MUX21X1)                                             0.0734   -0.0104 &   0.5668 f
  U1778/Q (MUX21X1)                                               0.2714    0.1951 @   0.7619 f
  io_cmd_o[11] (net)                            4      82.0997              0.0000     0.7619 f
  io_cmd_o[11] (out)                                              0.2714   -0.0304 @   0.7315 f
  data arrival time                                                                    0.7315

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7315
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8315


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3511     0.3511
  fifo_0__mem_fifo/dff/data_r_reg_45_/CLK (DFFX1)                 0.1881    0.0000     0.3511 r
  fifo_0__mem_fifo/dff/data_r_reg_45_/Q (DFFX1)                   0.1076    0.2256     0.5767 r
  fifo_0__mem_fifo/dff/data_o[45] (net)         2      30.4047              0.0000     0.5767 r
  fifo_0__mem_fifo/dff/data_o[45] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5767 r
  fifo_0__mem_fifo/data_o[45] (net)                    30.4047              0.0000     0.5767 r
  fifo_0__mem_fifo/data_o[45] (bsg_one_fifo_width_p570_2)                   0.0000     0.5767 r
  fifo_lo[43] (net)                                    30.4047              0.0000     0.5767 r
  U1846/IN1 (MUX21X1)                                             0.1076   -0.0045 &   0.5723 r
  U1846/Q (MUX21X1)                                               0.2508    0.1836 @   0.7559 r
  io_cmd_o[45] (net)                            4      74.2570              0.0000     0.7559 r
  io_cmd_o[45] (out)                                              0.2508   -0.0229 @   0.7330 r
  data arrival time                                                                    0.7330

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7330
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8330


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_88_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[88]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3195     0.3195
  fifo_1__mem_fifo/dff/data_r_reg_88_/CLK (DFFX1)                 0.1525    0.0000     0.3195 r
  fifo_1__mem_fifo/dff/data_r_reg_88_/Q (DFFX1)                   0.0468    0.1915     0.5110 r
  fifo_1__mem_fifo/dff/data_o[88] (net)         2       7.6071              0.0000     0.5110 r
  fifo_1__mem_fifo/dff/data_o[88] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5110 r
  fifo_1__mem_fifo/data_o[88] (net)                     7.6071              0.0000     0.5110 r
  fifo_1__mem_fifo/data_o[88] (bsg_one_fifo_width_p570_3)                   0.0000     0.5110 r
  fifo_lo[128] (net)                                    7.6071              0.0000     0.5110 r
  U1919/IN2 (AND2X1)                                              0.0468   -0.0011 &   0.5099 r
  U1919/Q (AND2X1)                                                0.2139    0.1390 @   0.6489 r
  io_cmd_o[88] (net)                            4      64.0296              0.0000     0.6489 r
  U1920/INP (NBUFFX2)                                             0.2139   -0.0011 @   0.6478 r
  U1920/Z (NBUFFX2)                                               0.0498    0.0927     0.7405 r
  mem_cmd_o[88] (net)                           1      14.0574              0.0000     0.7405 r
  mem_cmd_o[88] (out)                                             0.0498   -0.0075 &   0.7331 r
  data arrival time                                                                    0.7331

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7331
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8331


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[74]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3090     0.3090
  fifo_1__mem_fifo/dff/data_r_reg_74_/CLK (DFFX1)                 0.1271    0.0000     0.3090 r
  fifo_1__mem_fifo/dff/data_r_reg_74_/Q (DFFX1)                   0.0478    0.2105     0.5194 f
  fifo_1__mem_fifo/dff/data_o[74] (net)         2      10.2207              0.0000     0.5194 f
  fifo_1__mem_fifo/dff/data_o[74] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5194 f
  fifo_1__mem_fifo/data_o[74] (net)                    10.2207              0.0000     0.5194 f
  fifo_1__mem_fifo/data_o[74] (bsg_one_fifo_width_p570_3)                   0.0000     0.5194 f
  fifo_lo[114] (net)                                   10.2207              0.0000     0.5194 f
  U1891/IN2 (AND2X1)                                              0.0478   -0.0052 &   0.5143 f
  U1891/Q (AND2X1)                                                0.2012    0.1481 @   0.6624 f
  io_cmd_o[74] (net)                            4      58.7287              0.0000     0.6624 f
  U1892/INP (NBUFFX2)                                             0.2012   -0.0051 @   0.6573 f
  U1892/Z (NBUFFX2)                                               0.0828    0.1019 @   0.7592 f
  mem_cmd_o[74] (net)                           1      40.7566              0.0000     0.7592 f
  mem_cmd_o[74] (out)                                             0.0828   -0.0260 @   0.7332 f
  data arrival time                                                                    0.7332

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7332
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8332


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3315     0.3315
  fifo_0__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)                 0.1886    0.0000     0.3315 r
  fifo_0__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)                   0.0751    0.2333     0.5648 f
  fifo_0__mem_fifo/dff/data_o[40] (net)         2      22.3864              0.0000     0.5648 f
  fifo_0__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5648 f
  fifo_0__mem_fifo/data_o[40] (net)                    22.3864              0.0000     0.5648 f
  fifo_0__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_2)                   0.0000     0.5648 f
  fifo_lo[38] (net)                                    22.3864              0.0000     0.5648 f
  U1836/IN1 (MUX21X1)                                             0.0751   -0.0102 &   0.5546 f
  U1836/Q (MUX21X1)                                               0.3000    0.2069 @   0.7615 f
  io_cmd_o[40] (net)                            5      91.7995              0.0000     0.7615 f
  io_cmd_o[40] (out)                                              0.3000   -0.0283 @   0.7332 f
  data arrival time                                                                    0.7332

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7332
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8332


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[77]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3048     0.3048
  fifo_1__mem_fifo/dff/data_r_reg_77_/CLK (DFFX1)                 0.1271    0.0000     0.3048 r
  fifo_1__mem_fifo/dff/data_r_reg_77_/Q (DFFX1)                   0.0770    0.2057     0.5105 r
  fifo_1__mem_fifo/dff/data_o[77] (net)         2      19.1378              0.0000     0.5105 r
  fifo_1__mem_fifo/dff/data_o[77] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5105 r
  fifo_1__mem_fifo/data_o[77] (net)                    19.1378              0.0000     0.5105 r
  fifo_1__mem_fifo/data_o[77] (bsg_one_fifo_width_p570_3)                   0.0000     0.5105 r
  fifo_lo[117] (net)                                   19.1378              0.0000     0.5105 r
  U1897/IN2 (AND2X1)                                              0.0770   -0.0053 &   0.5052 r
  U1897/Q (AND2X1)                                                0.1959    0.1359 @   0.6411 r
  io_cmd_o[77] (net)                            4      58.1760              0.0000     0.6411 r
  U1898/INP (NBUFFX2)                                             0.1959    0.0087 @   0.6498 r
  U1898/Z (NBUFFX2)                                               0.0404    0.0832     0.7330 r
  mem_cmd_o[77] (net)                           1       7.6427              0.0000     0.7330 r
  mem_cmd_o[77] (out)                                             0.0404    0.0002 &   0.7332 r
  data arrival time                                                                    0.7332

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7332
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8332


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[82]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3089     0.3089
  fifo_1__mem_fifo/dff/data_r_reg_82_/CLK (DFFX1)                 0.1271    0.0000     0.3089 r
  fifo_1__mem_fifo/dff/data_r_reg_82_/Q (DFFX1)                   0.0359    0.2016     0.5105 f
  fifo_1__mem_fifo/dff/data_o[82] (net)         2       4.9894              0.0000     0.5105 f
  fifo_1__mem_fifo/dff/data_o[82] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5105 f
  fifo_1__mem_fifo/data_o[82] (net)                     4.9894              0.0000     0.5105 f
  fifo_1__mem_fifo/data_o[82] (bsg_one_fifo_width_p570_3)                   0.0000     0.5105 f
  fifo_lo[122] (net)                                    4.9894              0.0000     0.5105 f
  U1907/IN2 (AND2X1)                                              0.0359    0.0000 &   0.5105 f
  U1907/Q (AND2X1)                                                0.1973    0.1438 @   0.6543 f
  io_cmd_o[82] (net)                            4      57.6169              0.0000     0.6543 f
  U1908/INP (NBUFFX2)                                             0.1973   -0.0310 @   0.6233 f
  U1908/Z (NBUFFX2)                                               0.1404    0.1230 @   0.7463 f
  mem_cmd_o[82] (net)                           1      77.0529              0.0000     0.7463 f
  mem_cmd_o[82] (out)                                             0.1404   -0.0121 @   0.7341 f
  data arrival time                                                                    0.7341

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7341
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8341


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[97]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3090     0.3090
  fifo_1__mem_fifo/dff/data_r_reg_97_/CLK (DFFX1)                 0.1271    0.0000     0.3090 r
  fifo_1__mem_fifo/dff/data_r_reg_97_/Q (DFFX1)                   0.0364    0.2020     0.5110 f
  fifo_1__mem_fifo/dff/data_o[97] (net)         2       5.2271              0.0000     0.5110 f
  fifo_1__mem_fifo/dff/data_o[97] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5110 f
  fifo_1__mem_fifo/data_o[97] (net)                     5.2271              0.0000     0.5110 f
  fifo_1__mem_fifo/data_o[97] (bsg_one_fifo_width_p570_3)                   0.0000     0.5110 f
  fifo_lo[137] (net)                                    5.2271              0.0000     0.5110 f
  U1937/IN2 (AND2X1)                                              0.0364    0.0000 &   0.5110 f
  U1937/Q (AND2X1)                                                0.0767    0.0857     0.5968 f
  n2628 (net)                                   1      19.6406              0.0000     0.5968 f
  icc_place1893/INP (NBUFFX2)                                     0.0767   -0.0103 &   0.5864 f
  icc_place1893/Z (NBUFFX2)                                       0.2498    0.1395 @   0.7259 f
  mem_cmd_o[97] (net)                           4     146.1306              0.0000     0.7259 f
  mem_cmd_o[97] (out)                                             0.2498    0.0089 @   0.7348 f
  data arrival time                                                                    0.7348

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7348
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8348


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3470     0.3470
  fifo_1__mem_fifo/dff/data_r_reg_42_/CLK (DFFX1)                 0.1881    0.0000     0.3470 r
  fifo_1__mem_fifo/dff/data_r_reg_42_/Q (DFFX1)                   0.1393    0.2375 @   0.5845 r
  fifo_1__mem_fifo/dff/data_o[42] (net)         2      40.0642              0.0000     0.5845 r
  fifo_1__mem_fifo/dff/data_o[42] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5845 r
  fifo_1__mem_fifo/data_o[42] (net)                    40.0642              0.0000     0.5845 r
  fifo_1__mem_fifo/data_o[42] (bsg_one_fifo_width_p570_3)                   0.0000     0.5845 r
  fifo_lo[89] (net)                                    40.0642              0.0000     0.5845 r
  U1840/IN2 (MUX21X1)                                             0.1395   -0.0342 @   0.5503 r
  U1840/Q (MUX21X1)                                               0.2711    0.2005 @   0.7508 r
  io_cmd_o[42] (net)                            5      80.9546              0.0000     0.7508 r
  io_cmd_o[42] (out)                                              0.2711   -0.0153 @   0.7355 r
  data arrival time                                                                    0.7355

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7355
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8355


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3450     0.3450
  fifo_1__mem_fifo/dff/data_r_reg_45_/CLK (DFFX1)                 0.1877    0.0000     0.3450 r
  fifo_1__mem_fifo/dff/data_r_reg_45_/Q (DFFX1)                   0.0835    0.2384     0.5833 f
  fifo_1__mem_fifo/dff/data_o[45] (net)         2      26.0935              0.0000     0.5833 f
  fifo_1__mem_fifo/dff/data_o[45] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5833 f
  fifo_1__mem_fifo/data_o[45] (net)                    26.0935              0.0000     0.5833 f
  fifo_1__mem_fifo/data_o[45] (bsg_one_fifo_width_p570_3)                   0.0000     0.5833 f
  fifo_lo[92] (net)                                    26.0935              0.0000     0.5833 f
  U1846/IN2 (MUX21X1)                                             0.0835   -0.0070 &   0.5763 f
  U1846/Q (MUX21X1)                                               0.2440    0.1860 @   0.7623 f
  io_cmd_o[45] (net)                            4      73.5112              0.0000     0.7623 f
  io_cmd_o[45] (out)                                              0.2440   -0.0265 @   0.7358 f
  data arrival time                                                                    0.7358

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7358
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8358


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_111_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[111]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  fifo_1__mem_fifo/dff/data_r_reg_111_/CLK (DFFX1)                0.1271    0.0000     0.3079 r
  fifo_1__mem_fifo/dff/data_r_reg_111_/Q (DFFX1)                  0.0787    0.2066     0.5145 r
  fifo_1__mem_fifo/dff/data_o[111] (net)        2      19.7794              0.0000     0.5145 r
  fifo_1__mem_fifo/dff/data_o[111] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5145 r
  fifo_1__mem_fifo/data_o[111] (net)                   19.7794              0.0000     0.5145 r
  fifo_1__mem_fifo/data_o[111] (bsg_one_fifo_width_p570_3)                  0.0000     0.5145 r
  fifo_lo[151] (net)                                   19.7794              0.0000     0.5145 r
  U1965/IN2 (AND2X1)                                              0.0787   -0.0123 &   0.5022 r
  U1965/Q (AND2X1)                                                0.2124    0.1426 @   0.6448 r
  io_cmd_o[111] (net)                           4      63.4931              0.0000     0.6448 r
  U1966/INP (NBUFFX2)                                             0.2124    0.0103 @   0.6551 r
  U1966/Z (NBUFFX2)                                               0.0608    0.1000 @   0.7551 r
  mem_cmd_o[111] (net)                          1      23.6237              0.0000     0.7551 r
  mem_cmd_o[111] (out)                                            0.0609   -0.0192 @   0.7359 r
  data arrival time                                                                    0.7359

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7359
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8359


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_84_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[84]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3086     0.3086
  fifo_1__mem_fifo/dff/data_r_reg_84_/CLK (DFFX1)                 0.1271    0.0000     0.3086 r
  fifo_1__mem_fifo/dff/data_r_reg_84_/Q (DFFX1)                   0.0390    0.2041     0.5127 f
  fifo_1__mem_fifo/dff/data_o[84] (net)         2       6.3280              0.0000     0.5127 f
  fifo_1__mem_fifo/dff/data_o[84] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5127 f
  fifo_1__mem_fifo/data_o[84] (net)                     6.3280              0.0000     0.5127 f
  fifo_1__mem_fifo/data_o[84] (bsg_one_fifo_width_p570_3)                   0.0000     0.5127 f
  fifo_lo[124] (net)                                    6.3280              0.0000     0.5127 f
  U1911/IN2 (AND2X1)                                              0.0390    0.0001 &   0.5127 f
  U1911/Q (AND2X1)                                                0.1987    0.1452 @   0.6579 f
  io_cmd_o[84] (net)                            4      58.0633              0.0000     0.6579 f
  U1912/INP (NBUFFX2)                                             0.1987   -0.0051 @   0.6528 f
  U1912/Z (NBUFFX2)                                               0.0992    0.1088 @   0.7616 f
  mem_cmd_o[84] (net)                           1      52.0654              0.0000     0.7616 f
  mem_cmd_o[84] (out)                                             0.0992   -0.0256 @   0.7359 f
  data arrival time                                                                    0.7359

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7359
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8359


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3477     0.3477
  fifo_1__mem_fifo/dff/data_r_reg_24_/CLK (DFFX1)                 0.1882    0.0000     0.3477 r
  fifo_1__mem_fifo/dff/data_r_reg_24_/Q (DFFX1)                   0.1398    0.2377 @   0.5854 r
  fifo_1__mem_fifo/dff/data_o[24] (net)         2      40.2016              0.0000     0.5854 r
  fifo_1__mem_fifo/dff/data_o[24] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5854 r
  fifo_1__mem_fifo/data_o[24] (net)                    40.2016              0.0000     0.5854 r
  fifo_1__mem_fifo/data_o[24] (bsg_one_fifo_width_p570_3)                   0.0000     0.5854 r
  fifo_lo[71] (net)                                    40.2016              0.0000     0.5854 r
  U1804/IN2 (MUX21X1)                                             0.1399   -0.0278 @   0.5576 r
  U1804/Q (MUX21X1)                                               0.2961    0.2089 @   0.7664 r
  io_cmd_o[24] (net)                            5      88.4765              0.0000     0.7664 r
  io_cmd_o[24] (out)                                              0.2961   -0.0298 @   0.7366 r
  data arrival time                                                                    0.7366

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7366
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8366


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3317     0.3317
  fifo_0__mem_fifo/dff/data_r_reg_15_/CLK (DFFX1)                 0.1881    0.0000     0.3317 r
  fifo_0__mem_fifo/dff/data_r_reg_15_/Q (DFFX1)                   0.0560    0.1995     0.5312 r
  fifo_0__mem_fifo/dff/data_o[15] (net)         2      11.1377              0.0000     0.5312 r
  fifo_0__mem_fifo/dff/data_o[15] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5312 r
  fifo_0__mem_fifo/data_o[15] (net)                    11.1377              0.0000     0.5312 r
  fifo_0__mem_fifo/data_o[15] (bsg_one_fifo_width_p570_2)                   0.0000     0.5312 r
  fifo_lo[13] (net)                                    11.1377              0.0000     0.5312 r
  U1786/IN1 (MUX21X1)                                             0.0560   -0.0067 &   0.5245 r
  U1786/Q (MUX21X1)                                               0.3167    0.1960 @   0.7205 r
  io_cmd_o[15] (net)                            4      94.9453              0.0000     0.7205 r
  io_cmd_o[15] (out)                                              0.3167    0.0176 @   0.7381 r
  data arrival time                                                                    0.7381

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7381
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8381


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3513     0.3513
  fifo_0__mem_fifo/dff/data_r_reg_53_/CLK (DFFX1)                 0.1888    0.0000     0.3513 r
  fifo_0__mem_fifo/dff/data_r_reg_53_/Q (DFFX1)                   0.1315    0.2332 @   0.5845 r
  fifo_0__mem_fifo/dff/data_o[53] (net)         2      36.9492              0.0000     0.5845 r
  fifo_0__mem_fifo/dff/data_o[53] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5845 r
  fifo_0__mem_fifo/data_o[53] (net)                    36.9492              0.0000     0.5845 r
  fifo_0__mem_fifo/data_o[53] (bsg_one_fifo_width_p570_2)                   0.0000     0.5845 r
  fifo_lo[47] (net)                                    36.9492              0.0000     0.5845 r
  U1854/IN1 (MUX21X1)                                             0.1317   -0.0244 @   0.5601 r
  U1854/Q (MUX21X1)                                               0.2750    0.1967 @   0.7568 r
  io_cmd_o[53] (net)                            4      81.4874              0.0000     0.7568 r
  io_cmd_o[53] (out)                                              0.2750   -0.0179 @   0.7389 r
  data arrival time                                                                    0.7389

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7389
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8389


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3316     0.3316
  fifo_0__mem_fifo/dff/data_r_reg_26_/CLK (DFFX1)                 0.1888    0.0000     0.3316 r
  fifo_0__mem_fifo/dff/data_r_reg_26_/Q (DFFX1)                   0.0570    0.2001     0.5317 r
  fifo_0__mem_fifo/dff/data_o[26] (net)         2      11.5272              0.0000     0.5317 r
  fifo_0__mem_fifo/dff/data_o[26] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5317 r
  fifo_0__mem_fifo/data_o[26] (net)                    11.5272              0.0000     0.5317 r
  fifo_0__mem_fifo/data_o[26] (bsg_one_fifo_width_p570_2)                   0.0000     0.5317 r
  fifo_lo[24] (net)                                    11.5272              0.0000     0.5317 r
  U1808/IN1 (MUX21X1)                                             0.0570   -0.0020 &   0.5297 r
  U1808/Q (MUX21X1)                                               0.2942    0.1886 @   0.7183 r
  io_cmd_o[26] (net)                            5      88.1003              0.0000     0.7183 r
  io_cmd_o[26] (out)                                              0.2942    0.0208 @   0.7391 r
  data arrival time                                                                    0.7391

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7391
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8391


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3480     0.3480
  fifo_1__mem_fifo/dff/data_r_reg_12_/CLK (DFFX1)                 0.1882    0.0000     0.3480 r
  fifo_1__mem_fifo/dff/data_r_reg_12_/Q (DFFX1)                   0.1341    0.2347 @   0.5826 r
  fifo_1__mem_fifo/dff/data_o[12] (net)         2      38.0235              0.0000     0.5826 r
  fifo_1__mem_fifo/dff/data_o[12] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5826 r
  fifo_1__mem_fifo/data_o[12] (net)                    38.0235              0.0000     0.5826 r
  fifo_1__mem_fifo/data_o[12] (bsg_one_fifo_width_p570_3)                   0.0000     0.5826 r
  fifo_lo[59] (net)                                    38.0235              0.0000     0.5826 r
  U1780/IN2 (MUX21X1)                                             0.1344   -0.0152 @   0.5675 r
  U1780/Q (MUX21X1)                                               0.2660    0.1971 @   0.7646 r
  io_cmd_o[12] (net)                            4      79.1186              0.0000     0.7646 r
  io_cmd_o[12] (out)                                              0.2660   -0.0253 @   0.7393 r
  data arrival time                                                                    0.7393

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7393
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8393


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_112_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[112]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3088     0.3088
  fifo_1__mem_fifo/dff/data_r_reg_112_/CLK (DFFX1)                0.1271    0.0000     0.3088 r
  fifo_1__mem_fifo/dff/data_r_reg_112_/Q (DFFX1)                  0.0401    0.2049     0.5137 f
  fifo_1__mem_fifo/dff/data_o[112] (net)        2       6.7864              0.0000     0.5137 f
  fifo_1__mem_fifo/dff/data_o[112] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5137 f
  fifo_1__mem_fifo/data_o[112] (net)                    6.7864              0.0000     0.5137 f
  fifo_1__mem_fifo/data_o[112] (bsg_one_fifo_width_p570_3)                  0.0000     0.5137 f
  fifo_lo[152] (net)                                    6.7864              0.0000     0.5137 f
  U1967/IN2 (AND2X1)                                              0.0401    0.0001 &   0.5138 f
  U1967/Q (AND2X1)                                                0.0578    0.0757     0.5895 f
  n2627 (net)                                   1      13.1327              0.0000     0.5895 f
  icc_place1895/INP (NBUFFX2)                                     0.0578   -0.0110 &   0.5784 f
  icc_place1895/Z (NBUFFX2)                                       0.2770    0.1390 @   0.7174 f
  mem_cmd_o[112] (net)                          4     161.2979              0.0000     0.7174 f
  mem_cmd_o[112] (out)                                            0.2770    0.0221 @   0.7395 f
  data arrival time                                                                    0.7395

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7395
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8395


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3310     0.3310
  fifo_0__mem_fifo/dff/data_r_reg_37_/CLK (DFFX1)                 0.1881    0.0000     0.3310 r
  fifo_0__mem_fifo/dff/data_r_reg_37_/Q (DFFX1)                   0.0603    0.2241     0.5551 f
  fifo_0__mem_fifo/dff/data_o[37] (net)         2      15.8091              0.0000     0.5551 f
  fifo_0__mem_fifo/dff/data_o[37] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5551 f
  fifo_0__mem_fifo/data_o[37] (net)                    15.8091              0.0000     0.5551 f
  fifo_0__mem_fifo/data_o[37] (bsg_one_fifo_width_p570_2)                   0.0000     0.5551 f
  fifo_lo[35] (net)                                    15.8091              0.0000     0.5551 f
  U1830/IN1 (MUX21X1)                                             0.0603   -0.0029 &   0.5522 f
  U1830/Q (MUX21X1)                                               0.2686    0.1904 @   0.7426 f
  io_cmd_o[37] (net)                            5      81.4767              0.0000     0.7426 f
  io_cmd_o[37] (out)                                              0.2686   -0.0025 @   0.7401 f
  data arrival time                                                                    0.7401

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7401
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8401


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_93_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[93]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3090     0.3090
  fifo_1__mem_fifo/dff/data_r_reg_93_/CLK (DFFX1)                 0.1271    0.0000     0.3090 r
  fifo_1__mem_fifo/dff/data_r_reg_93_/Q (DFFX1)                   0.0360    0.2016     0.5106 f
  fifo_1__mem_fifo/dff/data_o[93] (net)         2       5.0325              0.0000     0.5106 f
  fifo_1__mem_fifo/dff/data_o[93] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5106 f
  fifo_1__mem_fifo/data_o[93] (net)                     5.0325              0.0000     0.5106 f
  fifo_1__mem_fifo/data_o[93] (bsg_one_fifo_width_p570_3)                   0.0000     0.5106 f
  fifo_lo[133] (net)                                    5.0325              0.0000     0.5106 f
  U1929/IN2 (AND2X1)                                              0.0360    0.0000 &   0.5106 f
  U1929/Q (AND2X1)                                                0.0754    0.0849     0.5956 f
  n2629 (net)                                   1      19.2002              0.0000     0.5956 f
  icc_place1894/INP (NBUFFX2)                                     0.0754   -0.0084 &   0.5872 f
  icc_place1894/Z (NBUFFX2)                                       0.2716    0.1441 @   0.7313 f
  mem_cmd_o[93] (net)                           4     159.0708              0.0000     0.7313 f
  icc_place1963/INP (NBUFFX2)                                     0.2716   -0.0540 @   0.6773 f
  icc_place1963/Z (NBUFFX2)                                       0.0322    0.0729     0.7502 f
  io_cmd_o[93] (net)                            1       1.5899              0.0000     0.7502 f
  io_cmd_o[93] (out)                                              0.0322   -0.0100 &   0.7402 f
  data arrival time                                                                    0.7402

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7402
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8402


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3316     0.3316
  fifo_0__mem_fifo/dff/data_r_reg_11_/CLK (DFFX1)                 0.1886    0.0000     0.3316 r
  fifo_0__mem_fifo/dff/data_r_reg_11_/Q (DFFX1)                   0.0976    0.2448 @   0.5764 f
  fifo_0__mem_fifo/dff/data_o[11] (net)         2      31.1509              0.0000     0.5764 f
  fifo_0__mem_fifo/dff/data_o[11] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5764 f
  fifo_0__mem_fifo/data_o[11] (net)                    31.1509              0.0000     0.5764 f
  fifo_0__mem_fifo/data_o[11] (bsg_one_fifo_width_p570_2)                   0.0000     0.5764 f
  fifo_lo[9] (net)                                     31.1509              0.0000     0.5764 f
  U1778/IN1 (MUX21X1)                                             0.0976   -0.0027 @   0.5737 f
  U1778/Q (MUX21X1)                                               0.2714    0.1974 @   0.7711 f
  io_cmd_o[11] (net)                            4      82.0997              0.0000     0.7711 f
  io_cmd_o[11] (out)                                              0.2714   -0.0304 @   0.7407 f
  data arrival time                                                                    0.7407

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7407
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8407


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[60]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3086     0.3086
  fifo_1__mem_fifo/dff/data_r_reg_60_/CLK (DFFX1)                 0.1271    0.0000     0.3086 r
  fifo_1__mem_fifo/dff/data_r_reg_60_/Q (DFFX1)                   0.0456    0.1886     0.4972 r
  fifo_1__mem_fifo/dff/data_o[60] (net)         2       7.1360              0.0000     0.4972 r
  fifo_1__mem_fifo/dff/data_o[60] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4972 r
  fifo_1__mem_fifo/data_o[60] (net)                     7.1360              0.0000     0.4972 r
  fifo_1__mem_fifo/data_o[60] (bsg_one_fifo_width_p570_3)                   0.0000     0.4972 r
  fifo_lo[100] (net)                                    7.1360              0.0000     0.4972 r
  U1863/IN2 (AND2X1)                                              0.0456   -0.0026 &   0.4946 r
  U1863/Q (AND2X1)                                                0.2056    0.1368 @   0.6314 r
  io_cmd_o[60] (net)                            4      61.8126              0.0000     0.6314 r
  U1864/INP (NBUFFX2)                                             0.2056   -0.0167 @   0.6147 r
  U1864/Z (NBUFFX2)                                               0.1072    0.1169 @   0.7317 r
  mem_cmd_o[60] (net)                           1      52.0816              0.0000     0.7317 r
  mem_cmd_o[60] (out)                                             0.1072    0.0100 @   0.7417 r
  data arrival time                                                                    0.7417

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7417
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8417


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3457     0.3457
  fifo_1__mem_fifo/dff/data_r_reg_38_/CLK (DFFX1)                 0.1880    0.0000     0.3457 r
  fifo_1__mem_fifo/dff/data_r_reg_38_/Q (DFFX1)                   0.1152    0.2542 @   0.5999 f
  fifo_1__mem_fifo/dff/data_o[38] (net)         2      38.5364              0.0000     0.5999 f
  fifo_1__mem_fifo/dff/data_o[38] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5999 f
  fifo_1__mem_fifo/data_o[38] (net)                    38.5364              0.0000     0.5999 f
  fifo_1__mem_fifo/data_o[38] (bsg_one_fifo_width_p570_3)                   0.0000     0.5999 f
  fifo_lo[85] (net)                                    38.5364              0.0000     0.5999 f
  U1832/IN2 (MUX21X1)                                             0.1152   -0.0253 @   0.5746 f
  U1832/Q (MUX21X1)                                               0.2713    0.2040 @   0.7786 f
  io_cmd_o[38] (net)                            5      82.8389              0.0000     0.7786 f
  io_cmd_o[38] (out)                                              0.2713   -0.0366 @   0.7419 f
  data arrival time                                                                    0.7419

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7419
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8419


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[61]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3216     0.3216
  fifo_1__mem_fifo/dff/data_r_reg_61_/CLK (DFFX1)                 0.1459    0.0000     0.3216 r
  fifo_1__mem_fifo/dff/data_r_reg_61_/Q (DFFX1)                   0.0398    0.2064     0.5280 f
  fifo_1__mem_fifo/dff/data_o[61] (net)         2       6.6941              0.0000     0.5280 f
  fifo_1__mem_fifo/dff/data_o[61] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5280 f
  fifo_1__mem_fifo/data_o[61] (net)                     6.6941              0.0000     0.5280 f
  fifo_1__mem_fifo/data_o[61] (bsg_one_fifo_width_p570_3)                   0.0000     0.5280 f
  fifo_lo[101] (net)                                    6.6941              0.0000     0.5280 f
  U1865/IN2 (AND2X1)                                              0.0398    0.0001 &   0.5280 f
  U1865/Q (AND2X1)                                                0.1810    0.1366 @   0.6647 f
  io_cmd_o[61] (net)                            4      52.4489              0.0000     0.6647 f
  U1866/INP (NBUFFX2)                                             0.1810    0.0087 @   0.6733 f
  U1866/Z (NBUFFX2)                                               0.0462    0.0810 @   0.7544 f
  mem_cmd_o[61] (net)                           1      16.6484              0.0000     0.7544 f
  mem_cmd_o[61] (out)                                             0.0462   -0.0112 @   0.7431 f
  data arrival time                                                                    0.7431

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7431
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8431


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3450     0.3450
  fifo_1__mem_fifo/dff/data_r_reg_51_/CLK (DFFX1)                 0.1877    0.0000     0.3450 r
  fifo_1__mem_fifo/dff/data_r_reg_51_/Q (DFFX1)                   0.0926    0.2186     0.5636 r
  fifo_1__mem_fifo/dff/data_o[51] (net)         2      25.0315              0.0000     0.5636 r
  fifo_1__mem_fifo/dff/data_o[51] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5636 r
  fifo_1__mem_fifo/data_o[51] (net)                    25.0315              0.0000     0.5636 r
  fifo_1__mem_fifo/data_o[51] (bsg_one_fifo_width_p570_3)                   0.0000     0.5636 r
  fifo_lo[94] (net)                                    25.0315              0.0000     0.5636 r
  U1850/IN2 (MUX21X1)                                             0.0926   -0.0100 &   0.5536 r
  U1850/Q (MUX21X1)                                               0.2593    0.1861 @   0.7397 r
  io_cmd_o[51] (net)                            4      77.1970              0.0000     0.7397 r
  io_cmd_o[51] (out)                                              0.2593    0.0040 @   0.7437 r
  data arrival time                                                                    0.7437

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7437
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8437


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3478     0.3478
  fifo_1__mem_fifo/dff/data_r_reg_9_/CLK (DFFX1)                  0.1882    0.0000     0.3478 r
  fifo_1__mem_fifo/dff/data_r_reg_9_/Q (DFFX1)                    0.1387    0.2370 @   0.5848 r
  fifo_1__mem_fifo/dff/data_o[9] (net)          2      39.7338              0.0000     0.5848 r
  fifo_1__mem_fifo/dff/data_o[9] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5848 r
  fifo_1__mem_fifo/data_o[9] (net)                     39.7338              0.0000     0.5848 r
  fifo_1__mem_fifo/data_o[9] (bsg_one_fifo_width_p570_3)                    0.0000     0.5848 r
  fifo_lo[56] (net)                                    39.7338              0.0000     0.5848 r
  U1774/IN2 (MUX21X1)                                             0.1389   -0.0170 @   0.5678 r
  U1774/Q (MUX21X1)                                               0.2598    0.1960 @   0.7639 r
  io_cmd_o[9] (net)                             4      77.3060              0.0000     0.7639 r
  U1775/INP (NBUFFX2)                                             0.2598   -0.1010 @   0.6629 r
  U1775/Z (NBUFFX2)                                               0.0408    0.0898     0.7526 r
  mem_cmd_o[9] (net)                            1       5.0602              0.0000     0.7526 r
  mem_cmd_o[9] (out)                                              0.0408   -0.0088 &   0.7438 r
  data arrival time                                                                    0.7438

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7438
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8438


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3314     0.3314
  fifo_0__mem_fifo/dff/data_r_reg_20_/CLK (DFFX1)                 0.1881    0.0000     0.3314 r
  fifo_0__mem_fifo/dff/data_r_reg_20_/Q (DFFX1)                   0.0906    0.2176     0.5490 r
  fifo_0__mem_fifo/dff/data_o[20] (net)         2      24.2593              0.0000     0.5490 r
  fifo_0__mem_fifo/dff/data_o[20] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5490 r
  fifo_0__mem_fifo/data_o[20] (net)                    24.2593              0.0000     0.5490 r
  fifo_0__mem_fifo/data_o[20] (bsg_one_fifo_width_p570_2)                   0.0000     0.5490 r
  fifo_lo[18] (net)                                    24.2593              0.0000     0.5490 r
  U1796/IN1 (MUX21X1)                                             0.0906    0.0016 &   0.5506 r
  U1796/Q (MUX21X1)                                               0.3327    0.2085 @   0.7591 r
  io_cmd_o[20] (net)                            4      99.6697              0.0000     0.7591 r
  io_cmd_o[20] (out)                                              0.3327   -0.0149 @   0.7441 r
  data arrival time                                                                    0.7441

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7441
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8441


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[97]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3090     0.3090
  fifo_1__mem_fifo/dff/data_r_reg_97_/CLK (DFFX1)                 0.1271    0.0000     0.3090 r
  fifo_1__mem_fifo/dff/data_r_reg_97_/Q (DFFX1)                   0.0411    0.1857     0.4947 r
  fifo_1__mem_fifo/dff/data_o[97] (net)         2       5.5448              0.0000     0.4947 r
  fifo_1__mem_fifo/dff/data_o[97] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4947 r
  fifo_1__mem_fifo/data_o[97] (net)                     5.5448              0.0000     0.4947 r
  fifo_1__mem_fifo/data_o[97] (bsg_one_fifo_width_p570_3)                   0.0000     0.4947 r
  fifo_lo[137] (net)                                    5.5448              0.0000     0.4947 r
  U1937/IN2 (AND2X1)                                              0.0411    0.0000 &   0.4947 r
  U1937/Q (AND2X1)                                                0.0786    0.0824     0.5771 r
  n2628 (net)                                   1      19.7606              0.0000     0.5771 r
  icc_place1893/INP (NBUFFX2)                                     0.0786   -0.0099 &   0.5672 r
  icc_place1893/Z (NBUFFX2)                                       0.2597    0.1361 @   0.7033 r
  mem_cmd_o[97] (net)                           4     146.8763              0.0000     0.7033 r
  icc_place1962/INP (NBUFFX2)                                     0.2597   -0.0288 @   0.6745 r
  icc_place1962/Z (NBUFFX2)                                       0.0366    0.0861     0.7606 r
  io_cmd_o[97] (net)                            1       1.7358              0.0000     0.7606 r
  io_cmd_o[97] (out)                                              0.0366   -0.0165 &   0.7442 r
  data arrival time                                                                    0.7442

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7442
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8442


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3475     0.3475
  fifo_1__mem_fifo/dff/data_r_reg_16_/CLK (DFFX1)                 0.1882    0.0000     0.3475 r
  fifo_1__mem_fifo/dff/data_r_reg_16_/Q (DFFX1)                   0.1566    0.2735 @   0.6210 f
  fifo_1__mem_fifo/dff/data_o[16] (net)         2      54.0289              0.0000     0.6210 f
  fifo_1__mem_fifo/dff/data_o[16] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6210 f
  fifo_1__mem_fifo/data_o[16] (net)                    54.0289              0.0000     0.6210 f
  fifo_1__mem_fifo/data_o[16] (bsg_one_fifo_width_p570_3)                   0.0000     0.6210 f
  fifo_lo[63] (net)                                    54.0289              0.0000     0.6210 f
  U1788/IN2 (MUX21X1)                                             0.1566   -0.0518 @   0.5692 f
  U1788/Q (MUX21X1)                                               0.2776    0.2123 @   0.7815 f
  io_cmd_o[16] (net)                            4      84.9193              0.0000     0.7815 f
  io_cmd_o[16] (out)                                              0.2776   -0.0363 @   0.7452 f
  data arrival time                                                                    0.7452

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7452
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8452


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3476     0.3476
  fifo_1__mem_fifo/dff/data_r_reg_8_/CLK (DFFX1)                  0.1882    0.0000     0.3476 r
  fifo_1__mem_fifo/dff/data_r_reg_8_/Q (DFFX1)                    0.1158    0.2538 @   0.6014 f
  fifo_1__mem_fifo/dff/data_o[8] (net)          2      38.3525              0.0000     0.6014 f
  fifo_1__mem_fifo/dff/data_o[8] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6014 f
  fifo_1__mem_fifo/data_o[8] (net)                     38.3525              0.0000     0.6014 f
  fifo_1__mem_fifo/data_o[8] (bsg_one_fifo_width_p570_3)                    0.0000     0.6014 f
  fifo_lo[55] (net)                                    38.3525              0.0000     0.6014 f
  U1772/IN2 (MUX21X1)                                             0.1158   -0.0305 @   0.5709 f
  U1772/Q (MUX21X1)                                               0.2717    0.2039 @   0.7748 f
  io_cmd_o[8] (net)                             4      82.8173              0.0000     0.7748 f
  io_cmd_o[8] (out)                                               0.2717   -0.0294 @   0.7454 f
  data arrival time                                                                    0.7454

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7454
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8454


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_99_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[99]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3086     0.3086
  fifo_1__mem_fifo/dff/data_r_reg_99_/CLK (DFFX1)                 0.1271    0.0000     0.3086 r
  fifo_1__mem_fifo/dff/data_r_reg_99_/Q (DFFX1)                   0.0474    0.1897     0.4983 r
  fifo_1__mem_fifo/dff/data_o[99] (net)         2       7.8107              0.0000     0.4983 r
  fifo_1__mem_fifo/dff/data_o[99] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4983 r
  fifo_1__mem_fifo/data_o[99] (net)                     7.8107              0.0000     0.4983 r
  fifo_1__mem_fifo/data_o[99] (bsg_one_fifo_width_p570_3)                   0.0000     0.4983 r
  fifo_lo[139] (net)                                    7.8107              0.0000     0.4983 r
  U1941/IN2 (AND2X1)                                              0.0474   -0.0023 &   0.4960 r
  U1941/Q (AND2X1)                                                0.2359    0.1482 @   0.6441 r
  io_cmd_o[99] (net)                            4      71.2840              0.0000     0.6441 r
  U1942/INP (NBUFFX2)                                             0.2359    0.0102 @   0.6543 r
  U1942/Z (NBUFFX2)                                               0.0606    0.1028 @   0.7571 r
  mem_cmd_o[99] (net)                           1      22.4807              0.0000     0.7571 r
  mem_cmd_o[99] (out)                                             0.0607   -0.0103 @   0.7468 r
  data arrival time                                                                    0.7468

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7468
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8468


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3480     0.3480
  fifo_1__mem_fifo/dff/data_r_reg_14_/CLK (DFFX1)                 0.1882    0.0000     0.3480 r
  fifo_1__mem_fifo/dff/data_r_reg_14_/Q (DFFX1)                   0.1214    0.2564 @   0.6045 f
  fifo_1__mem_fifo/dff/data_o[14] (net)         2      40.4570              0.0000     0.6045 f
  fifo_1__mem_fifo/dff/data_o[14] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6045 f
  fifo_1__mem_fifo/data_o[14] (net)                    40.4570              0.0000     0.6045 f
  fifo_1__mem_fifo/data_o[14] (bsg_one_fifo_width_p570_3)                   0.0000     0.6045 f
  fifo_lo[61] (net)                                    40.4570              0.0000     0.6045 f
  U1784/IN2 (MUX21X1)                                             0.1214   -0.0238 @   0.5807 f
  U1784/Q (MUX21X1)                                               0.2514    0.1965 @   0.7772 f
  io_cmd_o[14] (net)                            4      76.3410              0.0000     0.7772 f
  io_cmd_o[14] (out)                                              0.2514   -0.0303 @   0.7469 f
  data arrival time                                                                    0.7469

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7469
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8469


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3459     0.3459
  fifo_1__mem_fifo/dff/data_r_reg_19_/CLK (DFFX1)                 0.1880    0.0000     0.3459 r
  fifo_1__mem_fifo/dff/data_r_reg_19_/Q (DFFX1)                   0.0849    0.2392     0.5850 f
  fifo_1__mem_fifo/dff/data_o[19] (net)         2      26.7104              0.0000     0.5850 f
  fifo_1__mem_fifo/dff/data_o[19] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5850 f
  fifo_1__mem_fifo/data_o[19] (net)                    26.7104              0.0000     0.5850 f
  fifo_1__mem_fifo/data_o[19] (bsg_one_fifo_width_p570_3)                   0.0000     0.5850 f
  fifo_lo[66] (net)                                    26.7104              0.0000     0.5850 f
  U1794/IN2 (MUX21X1)                                             0.0849   -0.0107 &   0.5743 f
  U1794/Q (MUX21X1)                                               0.3167    0.2170 @   0.7914 f
  io_cmd_o[19] (net)                            4      97.0481              0.0000     0.7914 f
  io_cmd_o[19] (out)                                              0.3167   -0.0437 @   0.7477 f
  data arrival time                                                                    0.7477

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7477
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8477


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3515     0.3515
  fifo_0__mem_fifo/dff/data_r_reg_46_/CLK (DFFX1)                 0.1887    0.0000     0.3515 r
  fifo_0__mem_fifo/dff/data_r_reg_46_/Q (DFFX1)                   0.0963    0.2456     0.5971 f
  fifo_0__mem_fifo/dff/data_o[46] (net)         2      31.5866              0.0000     0.5971 f
  fifo_0__mem_fifo/dff/data_o[46] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5971 f
  fifo_0__mem_fifo/data_o[46] (net)                    31.5866              0.0000     0.5971 f
  fifo_0__mem_fifo/data_o[46] (bsg_one_fifo_width_p570_2)                   0.0000     0.5971 f
  fifo_lo[44] (net)                                    31.5866              0.0000     0.5971 f
  U1848/IN1 (MUX21X1)                                             0.0963   -0.0095 &   0.5876 f
  U1848/Q (MUX21X1)                                               0.2457    0.1874 @   0.7750 f
  io_cmd_o[46] (net)                            4      74.1227              0.0000     0.7750 f
  io_cmd_o[46] (out)                                              0.2457   -0.0273 @   0.7477 f
  data arrival time                                                                    0.7477

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7477
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8477


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3319     0.3319
  fifo_0__mem_fifo/dff/data_r_reg_6_/CLK (DFFX1)                  0.1881    0.0000     0.3319 r
  fifo_0__mem_fifo/dff/data_r_reg_6_/Q (DFFX1)                    0.0736    0.2089     0.5408 r
  fifo_0__mem_fifo/dff/data_o[6] (net)          2      17.8268              0.0000     0.5408 r
  fifo_0__mem_fifo/dff/data_o[6] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5408 r
  fifo_0__mem_fifo/data_o[6] (net)                     17.8268              0.0000     0.5408 r
  fifo_0__mem_fifo/data_o[6] (bsg_one_fifo_width_p570_2)                    0.0000     0.5408 r
  fifo_lo[4] (net)                                     17.8268              0.0000     0.5408 r
  U1768/IN1 (MUX21X1)                                             0.0736   -0.0015 &   0.5394 r
  U1768/Q (MUX21X1)                                               0.3377    0.2065 @   0.7459 r
  io_cmd_o[6] (net)                             4     101.2059              0.0000     0.7459 r
  io_cmd_o[6] (out)                                               0.3377    0.0033 @   0.7492 r
  data arrival time                                                                    0.7492

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7492
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8492


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3312     0.3312
  fifo_0__mem_fifo/dff/data_r_reg_27_/CLK (DFFX1)                 0.1888    0.0000     0.3312 r
  fifo_0__mem_fifo/dff/data_r_reg_27_/Q (DFFX1)                   0.0587    0.2232     0.5544 f
  fifo_0__mem_fifo/dff/data_o[27] (net)         2      15.1125              0.0000     0.5544 f
  fifo_0__mem_fifo/dff/data_o[27] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5544 f
  fifo_0__mem_fifo/data_o[27] (net)                    15.1125              0.0000     0.5544 f
  fifo_0__mem_fifo/data_o[27] (bsg_one_fifo_width_p570_2)                   0.0000     0.5544 f
  fifo_lo[25] (net)                                    15.1125              0.0000     0.5544 f
  U1810/IN1 (MUX21X1)                                             0.0587    0.0006 &   0.5550 f
  U1810/Q (MUX21X1)                                               0.3441    0.2220 @   0.7770 f
  io_cmd_o[27] (net)                            5     105.8779              0.0000     0.7770 f
  io_cmd_o[27] (out)                                              0.3441   -0.0269 @   0.7501 f
  data arrival time                                                                    0.7501

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7501
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8501


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3475     0.3475
  fifo_1__mem_fifo/dff/data_r_reg_39_/CLK (DFFX1)                 0.1882    0.0000     0.3475 r
  fifo_1__mem_fifo/dff/data_r_reg_39_/Q (DFFX1)                   0.1177    0.2281 @   0.5756 r
  fifo_1__mem_fifo/dff/data_o[39] (net)         2      32.7314              0.0000     0.5756 r
  fifo_1__mem_fifo/dff/data_o[39] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5756 r
  fifo_1__mem_fifo/data_o[39] (net)                    32.7314              0.0000     0.5756 r
  fifo_1__mem_fifo/data_o[39] (bsg_one_fifo_width_p570_3)                   0.0000     0.5756 r
  fifo_lo[86] (net)                                    32.7314              0.0000     0.5756 r
  U1834/IN2 (MUX21X1)                                             0.1179    0.0010 @   0.5766 r
  U1834/Q (MUX21X1)                                               0.3071    0.2086 @   0.7852 r
  io_cmd_o[39] (net)                            5      92.0481              0.0000     0.7852 r
  io_cmd_o[39] (out)                                              0.3071   -0.0343 @   0.7509 r
  data arrival time                                                                    0.7509

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7509
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8509


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3478     0.3478
  fifo_1__mem_fifo/dff/data_r_reg_7_/CLK (DFFX1)                  0.1882    0.0000     0.3478 r
  fifo_1__mem_fifo/dff/data_r_reg_7_/Q (DFFX1)                    0.1028    0.2471 @   0.5949 f
  fifo_1__mem_fifo/dff/data_o[7] (net)          2      33.0432              0.0000     0.5949 f
  fifo_1__mem_fifo/dff/data_o[7] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5949 f
  fifo_1__mem_fifo/data_o[7] (net)                     33.0432              0.0000     0.5949 f
  fifo_1__mem_fifo/data_o[7] (bsg_one_fifo_width_p570_3)                    0.0000     0.5949 f
  fifo_lo[54] (net)                                    33.0432              0.0000     0.5949 f
  U1770/IN2 (MUX21X1)                                             0.1029   -0.0075 @   0.5874 f
  U1770/Q (MUX21X1)                                               0.2851    0.2081 @   0.7955 f
  io_cmd_o[7] (net)                             4      87.3357              0.0000     0.7955 f
  io_cmd_o[7] (out)                                               0.2851   -0.0445 @   0.7510 f
  data arrival time                                                                    0.7510

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7510
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8510


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_83_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[83]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3086     0.3086
  fifo_1__mem_fifo/dff/data_r_reg_83_/CLK (DFFX1)                 0.1271    0.0000     0.3086 r
  fifo_1__mem_fifo/dff/data_r_reg_83_/Q (DFFX1)                   0.0402    0.2050     0.5136 f
  fifo_1__mem_fifo/dff/data_o[83] (net)         2       6.8334              0.0000     0.5136 f
  fifo_1__mem_fifo/dff/data_o[83] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5136 f
  fifo_1__mem_fifo/data_o[83] (net)                     6.8334              0.0000     0.5136 f
  fifo_1__mem_fifo/data_o[83] (bsg_one_fifo_width_p570_3)                   0.0000     0.5136 f
  fifo_lo[123] (net)                                    6.8334              0.0000     0.5136 f
  U1909/IN2 (AND2X1)                                              0.0402   -0.0013 &   0.5124 f
  U1909/Q (AND2X1)                                                0.2145    0.1523 @   0.6647 f
  io_cmd_o[83] (net)                            4      62.7718              0.0000     0.6647 f
  U1910/INP (NBUFFX2)                                             0.2145   -0.0213 @   0.6434 f
  U1910/Z (NBUFFX2)                                               0.1207    0.1183 @   0.7616 f
  mem_cmd_o[83] (net)                           1      65.0991              0.0000     0.7616 f
  mem_cmd_o[83] (out)                                             0.1207   -0.0103 @   0.7513 f
  data arrival time                                                                    0.7513

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7513
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8513


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3511     0.3511
  fifo_0__mem_fifo/dff/data_r_reg_45_/CLK (DFFX1)                 0.1881    0.0000     0.3511 r
  fifo_0__mem_fifo/dff/data_r_reg_45_/Q (DFFX1)                   0.0921    0.2432     0.5943 f
  fifo_0__mem_fifo/dff/data_o[45] (net)         2      29.7790              0.0000     0.5943 f
  fifo_0__mem_fifo/dff/data_o[45] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5943 f
  fifo_0__mem_fifo/data_o[45] (net)                    29.7790              0.0000     0.5943 f
  fifo_0__mem_fifo/data_o[45] (bsg_one_fifo_width_p570_2)                   0.0000     0.5943 f
  fifo_lo[43] (net)                                    29.7790              0.0000     0.5943 f
  U1846/IN1 (MUX21X1)                                             0.0921   -0.0017 &   0.5927 f
  U1846/Q (MUX21X1)                                               0.2440    0.1857 @   0.7784 f
  io_cmd_o[45] (net)                            4      73.5112              0.0000     0.7784 f
  io_cmd_o[45] (out)                                              0.2440   -0.0265 @   0.7519 f
  data arrival time                                                                    0.7519

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7519
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8519


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3459     0.3459
  fifo_1__mem_fifo/dff/data_r_reg_52_/CLK (DFFX1)                 0.1880    0.0000     0.3459 r
  fifo_1__mem_fifo/dff/data_r_reg_52_/Q (DFFX1)                   0.0896    0.2418     0.5877 f
  fifo_1__mem_fifo/dff/data_o[52] (net)         2      28.7171              0.0000     0.5877 f
  fifo_1__mem_fifo/dff/data_o[52] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5877 f
  fifo_1__mem_fifo/data_o[52] (net)                    28.7171              0.0000     0.5877 f
  fifo_1__mem_fifo/data_o[52] (bsg_one_fifo_width_p570_3)                   0.0000     0.5877 f
  fifo_lo[95] (net)                                    28.7171              0.0000     0.5877 f
  U1852/IN2 (MUX21X1)                                             0.0896   -0.0096 &   0.5781 f
  U1852/Q (MUX21X1)                                               0.2738    0.2000 @   0.7780 f
  io_cmd_o[52] (net)                            4      83.3594              0.0000     0.7780 f
  io_cmd_o[52] (out)                                              0.2738   -0.0260 @   0.7520 f
  data arrival time                                                                    0.7520

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7520
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8520


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_88_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[88]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3195     0.3195
  fifo_1__mem_fifo/dff/data_r_reg_88_/CLK (DFFX1)                 0.1525    0.0000     0.3195 r
  fifo_1__mem_fifo/dff/data_r_reg_88_/Q (DFFX1)                   0.0412    0.2081     0.5276 f
  fifo_1__mem_fifo/dff/data_o[88] (net)         2       7.2894              0.0000     0.5276 f
  fifo_1__mem_fifo/dff/data_o[88] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5276 f
  fifo_1__mem_fifo/data_o[88] (net)                     7.2894              0.0000     0.5276 f
  fifo_1__mem_fifo/data_o[88] (bsg_one_fifo_width_p570_3)                   0.0000     0.5276 f
  fifo_lo[128] (net)                                    7.2894              0.0000     0.5276 f
  U1919/IN2 (AND2X1)                                              0.0412   -0.0010 &   0.5266 f
  U1919/Q (AND2X1)                                                0.2165    0.1529 @   0.6796 f
  io_cmd_o[88] (net)                            4      63.2838              0.0000     0.6796 f
  U1920/INP (NBUFFX2)                                             0.2165   -0.0022 @   0.6774 f
  U1920/Z (NBUFFX2)                                               0.0452    0.0821     0.7595 f
  mem_cmd_o[88] (net)                           1      14.0574              0.0000     0.7595 f
  mem_cmd_o[88] (out)                                             0.0452   -0.0070 &   0.7525 f
  data arrival time                                                                    0.7525

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7525
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8525


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3468     0.3468
  fifo_1__mem_fifo/dff/data_r_reg_41_/CLK (DFFX1)                 0.1881    0.0000     0.3468 r
  fifo_1__mem_fifo/dff/data_r_reg_41_/Q (DFFX1)                   0.1096    0.2511 @   0.5979 f
  fifo_1__mem_fifo/dff/data_o[41] (net)         2      36.1627              0.0000     0.5979 f
  fifo_1__mem_fifo/dff/data_o[41] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5979 f
  fifo_1__mem_fifo/data_o[41] (net)                    36.1627              0.0000     0.5979 f
  fifo_1__mem_fifo/data_o[41] (bsg_one_fifo_width_p570_3)                   0.0000     0.5979 f
  fifo_lo[88] (net)                                    36.1627              0.0000     0.5979 f
  U1838/IN2 (MUX21X1)                                             0.1096   -0.0016 @   0.5963 f
  U1838/Q (MUX21X1)                                               0.2866    0.2094 @   0.8057 f
  io_cmd_o[41] (net)                            5      87.6834              0.0000     0.8057 f
  io_cmd_o[41] (out)                                              0.2866   -0.0532 @   0.7525 f
  data arrival time                                                                    0.7525

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7525
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8525


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3470     0.3470
  fifo_1__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)                 0.1881    0.0000     0.3470 r
  fifo_1__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)                   0.0806    0.2125     0.5596 r
  fifo_1__mem_fifo/dff/data_o[22] (net)         2      20.4997              0.0000     0.5596 r
  fifo_1__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5596 r
  fifo_1__mem_fifo/data_o[22] (net)                    20.4997              0.0000     0.5596 r
  fifo_1__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_3)                   0.0000     0.5596 r
  fifo_lo[69] (net)                                    20.4997              0.0000     0.5596 r
  U1800/IN2 (MUX21X1)                                             0.0806   -0.0066 &   0.5529 r
  U1800/Q (MUX21X1)                                               0.3103    0.2002 @   0.7531 r
  io_cmd_o[22] (net)                            4      92.5645              0.0000     0.7531 r
  io_cmd_o[22] (out)                                              0.3103   -0.0004 @   0.7527 r
  data arrival time                                                                    0.7527

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7527
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8527


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3479     0.3479
  fifo_1__mem_fifo/dff/data_r_reg_34_/CLK (DFFX1)                 0.1882    0.0000     0.3479 r
  fifo_1__mem_fifo/dff/data_r_reg_34_/Q (DFFX1)                   0.2003    0.2604 @   0.6084 r
  fifo_1__mem_fifo/dff/data_o[34] (net)         2      58.8638              0.0000     0.6084 r
  fifo_1__mem_fifo/dff/data_o[34] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6084 r
  fifo_1__mem_fifo/data_o[34] (net)                    58.8638              0.0000     0.6084 r
  fifo_1__mem_fifo/data_o[34] (bsg_one_fifo_width_p570_3)                   0.0000     0.6084 r
  fifo_lo[81] (net)                                    58.8638              0.0000     0.6084 r
  U1824/IN2 (MUX21X1)                                             0.2012   -0.0346 @   0.5738 r
  U1824/Q (MUX21X1)                                               0.2989    0.2212 @   0.7950 r
  io_cmd_o[34] (net)                            4      89.5619              0.0000     0.7950 r
  io_cmd_o[34] (out)                                              0.2989   -0.0404 @   0.7545 r
  data arrival time                                                                    0.7545

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7545
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8545


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3478     0.3478
  fifo_1__mem_fifo/dff/data_r_reg_9_/CLK (DFFX1)                  0.1882    0.0000     0.3478 r
  fifo_1__mem_fifo/dff/data_r_reg_9_/Q (DFFX1)                    0.1174    0.2549 @   0.6027 f
  fifo_1__mem_fifo/dff/data_o[9] (net)          2      39.1452              0.0000     0.6027 f
  fifo_1__mem_fifo/dff/data_o[9] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6027 f
  fifo_1__mem_fifo/data_o[9] (net)                     39.1452              0.0000     0.6027 f
  fifo_1__mem_fifo/data_o[9] (bsg_one_fifo_width_p570_3)                    0.0000     0.6027 f
  fifo_lo[56] (net)                                    39.1452              0.0000     0.6027 f
  U1774/IN2 (MUX21X1)                                             0.1174   -0.0113 @   0.5914 f
  U1774/Q (MUX21X1)                                               0.2524    0.1959 @   0.7873 f
  io_cmd_o[9] (net)                             4      76.5603              0.0000     0.7873 f
  U1775/INP (NBUFFX2)                                             0.2524   -0.1001 @   0.6872 f
  U1775/Z (NBUFFX2)                                               0.0357    0.0756     0.7628 f
  mem_cmd_o[9] (net)                            1       5.0602              0.0000     0.7628 f
  mem_cmd_o[9] (out)                                              0.0357   -0.0078 &   0.7550 f
  data arrival time                                                                    0.7550

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7550
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8550


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3512     0.3512
  fifo_0__mem_fifo/dff/data_r_reg_51_/CLK (DFFX1)                 0.1881    0.0000     0.3512 r
  fifo_0__mem_fifo/dff/data_r_reg_51_/Q (DFFX1)                   0.1073    0.2257 @   0.5768 r
  fifo_0__mem_fifo/dff/data_o[51] (net)         2      30.7553              0.0000     0.5768 r
  fifo_0__mem_fifo/dff/data_o[51] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5768 r
  fifo_0__mem_fifo/data_o[51] (net)                    30.7553              0.0000     0.5768 r
  fifo_0__mem_fifo/data_o[51] (bsg_one_fifo_width_p570_2)                   0.0000     0.5768 r
  fifo_lo[45] (net)                                    30.7553              0.0000     0.5768 r
  U1850/IN1 (MUX21X1)                                             0.1074   -0.0127 @   0.5641 r
  U1850/Q (MUX21X1)                                               0.2593    0.1873 @   0.7514 r
  io_cmd_o[51] (net)                            4      77.1970              0.0000     0.7514 r
  io_cmd_o[51] (out)                                              0.2593    0.0040 @   0.7554 r
  data arrival time                                                                    0.7554

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7554
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8554


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[97]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3090     0.3090
  fifo_1__mem_fifo/dff/data_r_reg_97_/CLK (DFFX1)                 0.1271    0.0000     0.3090 r
  fifo_1__mem_fifo/dff/data_r_reg_97_/Q (DFFX1)                   0.0364    0.2020     0.5110 f
  fifo_1__mem_fifo/dff/data_o[97] (net)         2       5.2271              0.0000     0.5110 f
  fifo_1__mem_fifo/dff/data_o[97] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5110 f
  fifo_1__mem_fifo/data_o[97] (net)                     5.2271              0.0000     0.5110 f
  fifo_1__mem_fifo/data_o[97] (bsg_one_fifo_width_p570_3)                   0.0000     0.5110 f
  fifo_lo[137] (net)                                    5.2271              0.0000     0.5110 f
  U1937/IN2 (AND2X1)                                              0.0364    0.0000 &   0.5110 f
  U1937/Q (AND2X1)                                                0.0767    0.0857     0.5968 f
  n2628 (net)                                   1      19.6406              0.0000     0.5968 f
  icc_place1893/INP (NBUFFX2)                                     0.0767   -0.0103 &   0.5864 f
  icc_place1893/Z (NBUFFX2)                                       0.2498    0.1395 @   0.7259 f
  mem_cmd_o[97] (net)                           4     146.1306              0.0000     0.7259 f
  icc_place1962/INP (NBUFFX2)                                     0.2498   -0.0277 @   0.6982 f
  icc_place1962/Z (NBUFFX2)                                       0.0314    0.0717     0.7699 f
  io_cmd_o[97] (net)                            1       1.7358              0.0000     0.7699 f
  io_cmd_o[97] (out)                                              0.0314   -0.0142 &   0.7557 f
  data arrival time                                                                    0.7557

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7557
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8557


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3479     0.3479
  fifo_1__mem_fifo/dff/data_r_reg_10_/CLK (DFFX1)                 0.1882    0.0000     0.3479 r
  fifo_1__mem_fifo/dff/data_r_reg_10_/Q (DFFX1)                   0.1612    0.2503     0.5982 r
  fifo_1__mem_fifo/dff/data_o[10] (net)         2      49.4523              0.0000     0.5982 r
  fifo_1__mem_fifo/dff/data_o[10] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5982 r
  fifo_1__mem_fifo/data_o[10] (net)                    49.4523              0.0000     0.5982 r
  fifo_1__mem_fifo/data_o[10] (bsg_one_fifo_width_p570_3)                   0.0000     0.5982 r
  fifo_lo[57] (net)                                    49.4523              0.0000     0.5982 r
  U1776/IN2 (MUX21X1)                                             0.1612   -0.0132 &   0.5851 r
  U1776/Q (MUX21X1)                                               0.2608    0.2007 @   0.7857 r
  io_cmd_o[10] (net)                            4      77.7562              0.0000     0.7857 r
  io_cmd_o[10] (out)                                              0.2608   -0.0299 @   0.7558 r
  data arrival time                                                                    0.7558

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7558
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8558


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[77]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3048     0.3048
  fifo_1__mem_fifo/dff/data_r_reg_77_/CLK (DFFX1)                 0.1271    0.0000     0.3048 r
  fifo_1__mem_fifo/dff/data_r_reg_77_/Q (DFFX1)                   0.0671    0.2231     0.5279 f
  fifo_1__mem_fifo/dff/data_o[77] (net)         2      18.8200              0.0000     0.5279 f
  fifo_1__mem_fifo/dff/data_o[77] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5279 f
  fifo_1__mem_fifo/data_o[77] (net)                    18.8200              0.0000     0.5279 f
  fifo_1__mem_fifo/data_o[77] (bsg_one_fifo_width_p570_3)                   0.0000     0.5279 f
  fifo_lo[117] (net)                                   18.8200              0.0000     0.5279 f
  U1897/IN2 (AND2X1)                                              0.0671   -0.0046 &   0.5233 f
  U1897/Q (AND2X1)                                                0.1973    0.1502 @   0.6736 f
  io_cmd_o[77] (net)                            4      57.4302              0.0000     0.6736 f
  U1898/INP (NBUFFX2)                                             0.1973    0.0086 @   0.6822 f
  U1898/Z (NBUFFX2)                                               0.0363    0.0734     0.7556 f
  mem_cmd_o[77] (net)                           1       7.6427              0.0000     0.7556 f
  mem_cmd_o[77] (out)                                             0.0363    0.0002 &   0.7558 f
  data arrival time                                                                    0.7558

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7558
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8558


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3455     0.3455
  fifo_1__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)                 0.1880    0.0000     0.3455 r
  fifo_1__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)                   0.1246    0.2314 @   0.5769 r
  fifo_1__mem_fifo/dff/data_o[40] (net)         2      35.2054              0.0000     0.5769 r
  fifo_1__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5769 r
  fifo_1__mem_fifo/data_o[40] (net)                    35.2054              0.0000     0.5769 r
  fifo_1__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_3)                   0.0000     0.5769 r
  fifo_lo[87] (net)                                    35.2054              0.0000     0.5769 r
  U1836/IN2 (MUX21X1)                                             0.1247   -0.0055 @   0.5714 r
  U1836/Q (MUX21X1)                                               0.3115    0.2116 @   0.7830 r
  io_cmd_o[40] (net)                            5      93.3249              0.0000     0.7830 r
  io_cmd_o[40] (out)                                              0.3115   -0.0271 @   0.7559 r
  data arrival time                                                                    0.7559

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7559
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8559


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3314     0.3314
  fifo_0__mem_fifo/dff/data_r_reg_4_/CLK (DFFX1)                  0.1881    0.0000     0.3314 r
  fifo_0__mem_fifo/dff/data_r_reg_4_/Q (DFFX1)                    0.0459    0.2144     0.5458 f
  fifo_0__mem_fifo/dff/data_o[4] (net)          2       9.4435              0.0000     0.5458 f
  fifo_0__mem_fifo/dff/data_o[4] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5458 f
  fifo_0__mem_fifo/data_o[4] (net)                      9.4435              0.0000     0.5458 f
  fifo_0__mem_fifo/data_o[4] (bsg_one_fifo_width_p570_2)                    0.0000     0.5458 f
  fifo_lo[2] (net)                                      9.4435              0.0000     0.5458 f
  U1764/IN1 (MUX21X1)                                             0.0459   -0.0025 &   0.5434 f
  U1764/Q (MUX21X1)                                               0.2897    0.1969 @   0.7403 f
  io_cmd_o[4] (net)                             4      88.3752              0.0000     0.7403 f
  io_cmd_o[4] (out)                                               0.2897    0.0162 @   0.7565 f
  data arrival time                                                                    0.7565

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7565
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8565


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3470     0.3470
  fifo_1__mem_fifo/dff/data_r_reg_42_/CLK (DFFX1)                 0.1881    0.0000     0.3470 r
  fifo_1__mem_fifo/dff/data_r_reg_42_/Q (DFFX1)                   0.1178    0.2554 @   0.6024 f
  fifo_1__mem_fifo/dff/data_o[42] (net)         2      39.4756              0.0000     0.6024 f
  fifo_1__mem_fifo/dff/data_o[42] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6024 f
  fifo_1__mem_fifo/data_o[42] (net)                    39.4756              0.0000     0.6024 f
  fifo_1__mem_fifo/data_o[42] (bsg_one_fifo_width_p570_3)                   0.0000     0.6024 f
  fifo_lo[89] (net)                                    39.4756              0.0000     0.6024 f
  U1840/IN2 (MUX21X1)                                             0.1178   -0.0297 @   0.5727 f
  U1840/Q (MUX21X1)                                               0.2632    0.2009 @   0.7736 f
  io_cmd_o[42] (net)                            5      80.1370              0.0000     0.7736 f
  io_cmd_o[42] (out)                                              0.2632   -0.0166 @   0.7570 f
  data arrival time                                                                    0.7570

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7570
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8570


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3419     0.3419
  fifo_0__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)                 0.1726    0.0000     0.3419 r
  fifo_0__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)                   0.1226    0.2282 @   0.5702 r
  fifo_0__mem_fifo/dff/data_o[22] (net)         2      33.9892              0.0000     0.5702 r
  fifo_0__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5702 r
  fifo_0__mem_fifo/data_o[22] (net)                    33.9892              0.0000     0.5702 r
  fifo_0__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_2)                   0.0000     0.5702 r
  fifo_lo[20] (net)                                    33.9892              0.0000     0.5702 r
  U1800/IN1 (MUX21X1)                                             0.1228   -0.0195 @   0.5506 r
  U1800/Q (MUX21X1)                                               0.3103    0.2074 @   0.7581 r
  io_cmd_o[22] (net)                            4      92.5645              0.0000     0.7581 r
  io_cmd_o[22] (out)                                              0.3103   -0.0004 @   0.7577 r
  data arrival time                                                                    0.7577

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7577
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8577


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_112_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[112]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3088     0.3088
  fifo_1__mem_fifo/dff/data_r_reg_112_/CLK (DFFX1)                0.1271    0.0000     0.3088 r
  fifo_1__mem_fifo/dff/data_r_reg_112_/Q (DFFX1)                  0.0455    0.1885     0.4973 r
  fifo_1__mem_fifo/dff/data_o[112] (net)        2       7.1041              0.0000     0.4973 r
  fifo_1__mem_fifo/dff/data_o[112] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.4973 r
  fifo_1__mem_fifo/data_o[112] (net)                    7.1041              0.0000     0.4973 r
  fifo_1__mem_fifo/data_o[112] (bsg_one_fifo_width_p570_3)                  0.0000     0.4973 r
  fifo_lo[152] (net)                                    7.1041              0.0000     0.4973 r
  U1967/IN2 (AND2X1)                                              0.0455    0.0001 &   0.4974 r
  U1967/Q (AND2X1)                                                0.0606    0.0735     0.5709 r
  n2627 (net)                                   1      13.2527              0.0000     0.5709 r
  icc_place1895/INP (NBUFFX2)                                     0.0606   -0.0107 &   0.5602 r
  icc_place1895/Z (NBUFFX2)                                       0.2875    0.1350 @   0.6952 r
  mem_cmd_o[112] (net)                          4     162.0436              0.0000     0.6952 r
  icc_place1961/INP (NBUFFX2)                                     0.2875   -0.0125 @   0.6826 r
  icc_place1961/Z (NBUFFX2)                                       0.0370    0.0883     0.7710 r
  io_cmd_o[112] (net)                           1       1.0027              0.0000     0.7710 r
  io_cmd_o[112] (out)                                             0.0370   -0.0124 &   0.7586 r
  data arrival time                                                                    0.7586

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7586
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8586


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_99_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[99]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3086     0.3086
  fifo_1__mem_fifo/dff/data_r_reg_99_/CLK (DFFX1)                 0.1271    0.0000     0.3086 r
  fifo_1__mem_fifo/dff/data_r_reg_99_/Q (DFFX1)                   0.0417    0.2063     0.5149 f
  fifo_1__mem_fifo/dff/data_o[99] (net)         2       7.4929              0.0000     0.5149 f
  fifo_1__mem_fifo/dff/data_o[99] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5149 f
  fifo_1__mem_fifo/data_o[99] (net)                     7.4929              0.0000     0.5149 f
  fifo_1__mem_fifo/data_o[99] (bsg_one_fifo_width_p570_3)                   0.0000     0.5149 f
  fifo_lo[139] (net)                                    7.4929              0.0000     0.5149 f
  U1941/IN2 (AND2X1)                                              0.0417   -0.0020 &   0.5128 f
  U1941/Q (AND2X1)                                                0.2398    0.1642 @   0.6771 f
  io_cmd_o[99] (net)                            4      70.5383              0.0000     0.6771 f
  U1942/INP (NBUFFX2)                                             0.2398    0.0010 @   0.6780 f
  U1942/Z (NBUFFX2)                                               0.0556    0.0913 @   0.7693 f
  mem_cmd_o[99] (net)                           1      22.4807              0.0000     0.7693 f
  mem_cmd_o[99] (out)                                             0.0557   -0.0096 @   0.7597 f
  data arrival time                                                                    0.7597

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7597
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8597


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_85_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[85]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3090     0.3090
  fifo_1__mem_fifo/dff/data_r_reg_85_/CLK (DFFX1)                 0.1271    0.0000     0.3090 r
  fifo_1__mem_fifo/dff/data_r_reg_85_/Q (DFFX1)                   0.0439    0.1875     0.4965 r
  fifo_1__mem_fifo/dff/data_o[85] (net)         2       6.5338              0.0000     0.4965 r
  fifo_1__mem_fifo/dff/data_o[85] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4965 r
  fifo_1__mem_fifo/data_o[85] (net)                     6.5338              0.0000     0.4965 r
  fifo_1__mem_fifo/data_o[85] (bsg_one_fifo_width_p570_3)                   0.0000     0.4965 r
  fifo_lo[125] (net)                                    6.5338              0.0000     0.4965 r
  U1913/IN2 (AND2X1)                                              0.0439    0.0001 &   0.4966 r
  U1913/Q (AND2X1)                                                0.2417    0.1495 @   0.6461 r
  io_cmd_o[85] (net)                            4      72.9683              0.0000     0.6461 r
  U1914/INP (NBUFFX2)                                             0.2417   -0.0161 @   0.6300 r
  U1914/Z (NBUFFX2)                                               0.1603    0.1390 @   0.7689 r
  mem_cmd_o[85] (net)                           1      83.2653              0.0000     0.7689 r
  mem_cmd_o[85] (out)                                             0.1603   -0.0092 @   0.7597 r
  data arrival time                                                                    0.7597

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7597
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8597


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3316     0.3316
  fifo_0__mem_fifo/dff/data_r_reg_12_/CLK (DFFX1)                 0.1881    0.0000     0.3316 r
  fifo_0__mem_fifo/dff/data_r_reg_12_/Q (DFFX1)                   0.0508    0.1967     0.5282 r
  fifo_0__mem_fifo/dff/data_o[12] (net)         2       9.1896              0.0000     0.5282 r
  fifo_0__mem_fifo/dff/data_o[12] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5282 r
  fifo_0__mem_fifo/data_o[12] (net)                     9.1896              0.0000     0.5282 r
  fifo_0__mem_fifo/data_o[12] (bsg_one_fifo_width_p570_2)                   0.0000     0.5282 r
  fifo_lo[10] (net)                                     9.1896              0.0000     0.5282 r
  U1780/IN1 (MUX21X1)                                             0.0508   -0.0021 &   0.5262 r
  U1780/Q (MUX21X1)                                               0.2660    0.1766 @   0.7028 r
  io_cmd_o[12] (net)                            4      79.1186              0.0000     0.7028 r
  U1781/INP (NBUFFX2)                                             0.2660   -0.0253 @   0.6775 r
  U1781/Z (NBUFFX2)                                               0.0427    0.0919     0.7694 r
  mem_cmd_o[12] (net)                           1       6.3388              0.0000     0.7694 r
  mem_cmd_o[12] (out)                                             0.0427   -0.0089 &   0.7605 r
  data arrival time                                                                    0.7605

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7605
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8605


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3480     0.3480
  fifo_1__mem_fifo/dff/data_r_reg_12_/CLK (DFFX1)                 0.1882    0.0000     0.3480 r
  fifo_1__mem_fifo/dff/data_r_reg_12_/Q (DFFX1)                   0.1136    0.2526 @   0.6006 f
  fifo_1__mem_fifo/dff/data_o[12] (net)         2      37.4350              0.0000     0.6006 f
  fifo_1__mem_fifo/dff/data_o[12] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6006 f
  fifo_1__mem_fifo/data_o[12] (net)                    37.4350              0.0000     0.6006 f
  fifo_1__mem_fifo/data_o[12] (bsg_one_fifo_width_p570_3)                   0.0000     0.6006 f
  fifo_lo[59] (net)                                    37.4350              0.0000     0.6006 f
  U1780/IN2 (MUX21X1)                                             0.1136   -0.0100 @   0.5906 f
  U1780/Q (MUX21X1)                                               0.2586    0.1975 @   0.7881 f
  io_cmd_o[12] (net)                            4      78.3728              0.0000     0.7881 f
  io_cmd_o[12] (out)                                              0.2586   -0.0268 @   0.7613 f
  data arrival time                                                                    0.7613

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7613
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8613


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3513     0.3513
  fifo_0__mem_fifo/dff/data_r_reg_53_/CLK (DFFX1)                 0.1888    0.0000     0.3513 r
  fifo_0__mem_fifo/dff/data_r_reg_53_/Q (DFFX1)                   0.1112    0.2512 @   0.6024 f
  fifo_0__mem_fifo/dff/data_o[53] (net)         2      36.3234              0.0000     0.6024 f
  fifo_0__mem_fifo/dff/data_o[53] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6024 f
  fifo_0__mem_fifo/data_o[53] (net)                    36.3234              0.0000     0.6024 f
  fifo_0__mem_fifo/data_o[53] (bsg_one_fifo_width_p570_2)                   0.0000     0.6024 f
  fifo_lo[47] (net)                                    36.3234              0.0000     0.6024 f
  U1854/IN1 (MUX21X1)                                             0.1112   -0.0199 @   0.5826 f
  U1854/Q (MUX21X1)                                               0.2672    0.1977 @   0.7803 f
  io_cmd_o[53] (net)                            4      80.7416              0.0000     0.7803 f
  io_cmd_o[53] (out)                                              0.2672   -0.0184 @   0.7619 f
  data arrival time                                                                    0.7619

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7619
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8619


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[60]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3086     0.3086
  fifo_1__mem_fifo/dff/data_r_reg_60_/CLK (DFFX1)                 0.1271    0.0000     0.3086 r
  fifo_1__mem_fifo/dff/data_r_reg_60_/Q (DFFX1)                   0.0401    0.2050     0.5136 f
  fifo_1__mem_fifo/dff/data_o[60] (net)         2       6.8182              0.0000     0.5136 f
  fifo_1__mem_fifo/dff/data_o[60] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5136 f
  fifo_1__mem_fifo/data_o[60] (net)                     6.8182              0.0000     0.5136 f
  fifo_1__mem_fifo/data_o[60] (bsg_one_fifo_width_p570_3)                   0.0000     0.5136 f
  fifo_lo[100] (net)                                    6.8182              0.0000     0.5136 f
  U1863/IN2 (AND2X1)                                              0.0401   -0.0021 &   0.5116 f
  U1863/Q (AND2X1)                                                0.2082    0.1502 @   0.6617 f
  io_cmd_o[60] (net)                            4      61.0668              0.0000     0.6617 f
  U1864/INP (NBUFFX2)                                             0.2082   -0.0186 @   0.6432 f
  U1864/Z (NBUFFX2)                                               0.1014    0.1088 @   0.7520 f
  mem_cmd_o[60] (net)                           1      52.0816              0.0000     0.7520 f
  mem_cmd_o[60] (out)                                             0.1014    0.0100 @   0.7620 f
  data arrival time                                                                    0.7620

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7620
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8620


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_111_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[111]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  fifo_1__mem_fifo/dff/data_r_reg_111_/CLK (DFFX1)                0.1271    0.0000     0.3079 r
  fifo_1__mem_fifo/dff/data_r_reg_111_/Q (DFFX1)                  0.0686    0.2240     0.5319 f
  fifo_1__mem_fifo/dff/data_o[111] (net)        2      19.4617              0.0000     0.5319 f
  fifo_1__mem_fifo/dff/data_o[111] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5319 f
  fifo_1__mem_fifo/data_o[111] (net)                   19.4617              0.0000     0.5319 f
  fifo_1__mem_fifo/data_o[111] (bsg_one_fifo_width_p570_3)                  0.0000     0.5319 f
  fifo_lo[151] (net)                                   19.4617              0.0000     0.5319 f
  U1965/IN2 (AND2X1)                                              0.0686   -0.0101 &   0.5218 f
  U1965/Q (AND2X1)                                                0.2147    0.1584 @   0.6802 f
  io_cmd_o[111] (net)                           4      62.7474              0.0000     0.6802 f
  U1966/INP (NBUFFX2)                                             0.2147    0.0102 @   0.6905 f
  U1966/Z (NBUFFX2)                                               0.0558    0.0899 @   0.7803 f
  mem_cmd_o[111] (net)                          1      23.6237              0.0000     0.7803 f
  mem_cmd_o[111] (out)                                            0.0560   -0.0181 @   0.7622 f
  data arrival time                                                                    0.7622

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7622
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8622


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3316     0.3316
  fifo_0__mem_fifo/dff/data_r_reg_44_/CLK (DFFX1)                 0.1887    0.0000     0.3316 r
  fifo_0__mem_fifo/dff/data_r_reg_44_/Q (DFFX1)                   0.0704    0.2074     0.5390 r
  fifo_0__mem_fifo/dff/data_o[44] (net)         2      16.6388              0.0000     0.5390 r
  fifo_0__mem_fifo/dff/data_o[44] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5390 r
  fifo_0__mem_fifo/data_o[44] (net)                    16.6388              0.0000     0.5390 r
  fifo_0__mem_fifo/data_o[44] (bsg_one_fifo_width_p570_2)                   0.0000     0.5390 r
  fifo_lo[42] (net)                                    16.6388              0.0000     0.5390 r
  U1844/IN1 (MUX21X1)                                             0.0704   -0.0024 &   0.5365 r
  U1844/Q (MUX21X1)                                               0.2528    0.1766 @   0.7131 r
  io_cmd_o[44] (net)                            4      75.1227              0.0000     0.7131 r
  U1845/INP (NBUFFX2)                                             0.2528   -0.0361 @   0.6771 r
  U1845/Z (NBUFFX2)                                               0.0406    0.0890     0.7661 r
  mem_cmd_o[44] (net)                           1       5.1836              0.0000     0.7661 r
  mem_cmd_o[44] (out)                                             0.0406   -0.0032 &   0.7629 r
  data arrival time                                                                    0.7629

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7629
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8629


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3316     0.3316
  fifo_0__mem_fifo/dff/data_r_reg_41_/CLK (DFFX1)                 0.1887    0.0000     0.3316 r
  fifo_0__mem_fifo/dff/data_r_reg_41_/Q (DFFX1)                   0.0577    0.2005     0.5321 r
  fifo_0__mem_fifo/dff/data_o[41] (net)         2      11.7992              0.0000     0.5321 r
  fifo_0__mem_fifo/dff/data_o[41] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5321 r
  fifo_0__mem_fifo/data_o[41] (net)                    11.7992              0.0000     0.5321 r
  fifo_0__mem_fifo/data_o[41] (bsg_one_fifo_width_p570_2)                   0.0000     0.5321 r
  fifo_lo[39] (net)                                    11.7992              0.0000     0.5321 r
  U1838/IN1 (MUX21X1)                                             0.0577    0.0003 &   0.5324 r
  U1838/Q (MUX21X1)                                               0.2969    0.1900 @   0.7224 r
  io_cmd_o[41] (net)                            5      89.0315              0.0000     0.7224 r
  U1839/INP (NBUFFX2)                                             0.2969   -0.0462 @   0.6762 r
  U1839/Z (NBUFFX2)                                               0.0400    0.0916     0.7677 r
  mem_cmd_o[41] (net)                           1       2.9985              0.0000     0.7677 r
  mem_cmd_o[41] (out)                                             0.0400   -0.0046 &   0.7632 r
  data arrival time                                                                    0.7632

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7632
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8632


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3450     0.3450
  fifo_1__mem_fifo/dff/data_r_reg_51_/CLK (DFFX1)                 0.1877    0.0000     0.3450 r
  fifo_1__mem_fifo/dff/data_r_reg_51_/Q (DFFX1)                   0.0798    0.2361     0.5811 f
  fifo_1__mem_fifo/dff/data_o[51] (net)         2      24.4429              0.0000     0.5811 f
  fifo_1__mem_fifo/dff/data_o[51] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5811 f
  fifo_1__mem_fifo/data_o[51] (net)                    24.4429              0.0000     0.5811 f
  fifo_1__mem_fifo/data_o[51] (bsg_one_fifo_width_p570_3)                   0.0000     0.5811 f
  fifo_lo[94] (net)                                    24.4429              0.0000     0.5811 f
  U1850/IN2 (MUX21X1)                                             0.0798   -0.0092 &   0.5720 f
  U1850/Q (MUX21X1)                                               0.2523    0.1896 @   0.7616 f
  io_cmd_o[51] (net)                            4      76.4513              0.0000     0.7616 f
  io_cmd_o[51] (out)                                              0.2523    0.0022 @   0.7638 f
  data arrival time                                                                    0.7638

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7638
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8638


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3477     0.3477
  fifo_1__mem_fifo/dff/data_r_reg_24_/CLK (DFFX1)                 0.1882    0.0000     0.3477 r
  fifo_1__mem_fifo/dff/data_r_reg_24_/Q (DFFX1)                   0.1183    0.2555 @   0.6033 f
  fifo_1__mem_fifo/dff/data_o[24] (net)         2      39.6131              0.0000     0.6033 f
  fifo_1__mem_fifo/dff/data_o[24] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6033 f
  fifo_1__mem_fifo/data_o[24] (net)                    39.6131              0.0000     0.6033 f
  fifo_1__mem_fifo/data_o[24] (bsg_one_fifo_width_p570_3)                   0.0000     0.6033 f
  fifo_lo[71] (net)                                    39.6131              0.0000     0.6033 f
  U1804/IN2 (MUX21X1)                                             0.1183   -0.0184 @   0.5849 f
  U1804/Q (MUX21X1)                                               0.2869    0.2104 @   0.7953 f
  io_cmd_o[24] (net)                            5      87.6331              0.0000     0.7953 f
  io_cmd_o[24] (out)                                              0.2869   -0.0314 @   0.7639 f
  data arrival time                                                                    0.7639

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7639
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8639


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3316     0.3316
  fifo_0__mem_fifo/dff/data_r_reg_26_/CLK (DFFX1)                 0.1888    0.0000     0.3316 r
  fifo_0__mem_fifo/dff/data_r_reg_26_/Q (DFFX1)                   0.0492    0.2167     0.5483 f
  fifo_0__mem_fifo/dff/data_o[26] (net)         2      10.9014              0.0000     0.5483 f
  fifo_0__mem_fifo/dff/data_o[26] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5483 f
  fifo_0__mem_fifo/data_o[26] (net)                    10.9014              0.0000     0.5483 f
  fifo_0__mem_fifo/data_o[26] (bsg_one_fifo_width_p570_2)                   0.0000     0.5483 f
  fifo_lo[24] (net)                                    10.9014              0.0000     0.5483 f
  U1808/IN1 (MUX21X1)                                             0.0492   -0.0012 &   0.5471 f
  U1808/Q (MUX21X1)                                               0.2857    0.1965 @   0.7437 f
  io_cmd_o[26] (net)                            5      87.2966              0.0000     0.7437 f
  io_cmd_o[26] (out)                                              0.2857    0.0205 @   0.7642 f
  data arrival time                                                                    0.7642

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7642
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8642


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3317     0.3317
  fifo_0__mem_fifo/dff/data_r_reg_15_/CLK (DFFX1)                 0.1881    0.0000     0.3317 r
  fifo_0__mem_fifo/dff/data_r_reg_15_/Q (DFFX1)                   0.0483    0.2161     0.5478 f
  fifo_0__mem_fifo/dff/data_o[15] (net)         2      10.5119              0.0000     0.5478 f
  fifo_0__mem_fifo/dff/data_o[15] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5478 f
  fifo_0__mem_fifo/data_o[15] (net)                    10.5119              0.0000     0.5478 f
  fifo_0__mem_fifo/data_o[15] (bsg_one_fifo_width_p570_2)                   0.0000     0.5478 f
  fifo_lo[13] (net)                                    10.5119              0.0000     0.5478 f
  U1786/IN1 (MUX21X1)                                             0.0483   -0.0060 &   0.5418 f
  U1786/Q (MUX21X1)                                               0.3077    0.2050 @   0.7468 f
  io_cmd_o[15] (net)                            4      94.1996              0.0000     0.7468 f
  io_cmd_o[15] (out)                                              0.3077    0.0180 @   0.7648 f
  data arrival time                                                                    0.7648

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7648
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8648


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_112_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[112]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3088     0.3088
  fifo_1__mem_fifo/dff/data_r_reg_112_/CLK (DFFX1)                0.1271    0.0000     0.3088 r
  fifo_1__mem_fifo/dff/data_r_reg_112_/Q (DFFX1)                  0.0401    0.2049     0.5137 f
  fifo_1__mem_fifo/dff/data_o[112] (net)        2       6.7864              0.0000     0.5137 f
  fifo_1__mem_fifo/dff/data_o[112] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5137 f
  fifo_1__mem_fifo/data_o[112] (net)                    6.7864              0.0000     0.5137 f
  fifo_1__mem_fifo/data_o[112] (bsg_one_fifo_width_p570_3)                  0.0000     0.5137 f
  fifo_lo[152] (net)                                    6.7864              0.0000     0.5137 f
  U1967/IN2 (AND2X1)                                              0.0401    0.0001 &   0.5138 f
  U1967/Q (AND2X1)                                                0.0578    0.0757     0.5895 f
  n2627 (net)                                   1      13.1327              0.0000     0.5895 f
  icc_place1895/INP (NBUFFX2)                                     0.0578   -0.0110 &   0.5784 f
  icc_place1895/Z (NBUFFX2)                                       0.2770    0.1390 @   0.7174 f
  mem_cmd_o[112] (net)                          4     161.2979              0.0000     0.7174 f
  icc_place1961/INP (NBUFFX2)                                     0.2770   -0.0126 @   0.7048 f
  icc_place1961/Z (NBUFFX2)                                       0.0317    0.0726     0.7774 f
  io_cmd_o[112] (net)                           1       1.0027              0.0000     0.7774 f
  io_cmd_o[112] (out)                                             0.0317   -0.0106 &   0.7668 f
  data arrival time                                                                    0.7668

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7668
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8668


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3311     0.3311
  fifo_0__mem_fifo/dff/data_r_reg_14_/CLK (DFFX1)                 0.1881    0.0000     0.3311 r
  fifo_0__mem_fifo/dff/data_r_reg_14_/Q (DFFX1)                   0.0647    0.2044     0.5355 r
  fifo_0__mem_fifo/dff/data_o[14] (net)         2      14.4914              0.0000     0.5355 r
  fifo_0__mem_fifo/dff/data_o[14] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5355 r
  fifo_0__mem_fifo/data_o[14] (net)                    14.4914              0.0000     0.5355 r
  fifo_0__mem_fifo/data_o[14] (bsg_one_fifo_width_p570_2)                   0.0000     0.5355 r
  fifo_lo[12] (net)                                    14.4914              0.0000     0.5355 r
  U1784/IN1 (MUX21X1)                                             0.0647   -0.0035 &   0.5320 r
  U1784/Q (MUX21X1)                                               0.2588    0.1777 @   0.7097 r
  io_cmd_o[14] (net)                            4      77.0867              0.0000     0.7097 r
  U1785/INP (NBUFFX2)                                             0.2588   -0.0280 @   0.6817 r
  U1785/Z (NBUFFX2)                                               0.0393    0.0884     0.7701 r
  mem_cmd_o[14] (net)                           1       3.9111              0.0000     0.7701 r
  mem_cmd_o[14] (out)                                             0.0393   -0.0025 &   0.7676 r
  data arrival time                                                                    0.7676

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7676
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8676


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3314     0.3314
  fifo_0__mem_fifo/dff/data_r_reg_20_/CLK (DFFX1)                 0.1881    0.0000     0.3314 r
  fifo_0__mem_fifo/dff/data_r_reg_20_/Q (DFFX1)                   0.0779    0.2350     0.5664 f
  fifo_0__mem_fifo/dff/data_o[20] (net)         2      23.6335              0.0000     0.5664 f
  fifo_0__mem_fifo/dff/data_o[20] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5664 f
  fifo_0__mem_fifo/data_o[20] (net)                    23.6335              0.0000     0.5664 f
  fifo_0__mem_fifo/data_o[20] (bsg_one_fifo_width_p570_2)                   0.0000     0.5664 f
  fifo_lo[18] (net)                                    23.6335              0.0000     0.5664 f
  U1796/IN1 (MUX21X1)                                             0.0779    0.0016 &   0.5680 f
  U1796/Q (MUX21X1)                                               0.3231    0.2159 @   0.7839 f
  io_cmd_o[20] (net)                            4      98.9240              0.0000     0.7839 f
  io_cmd_o[20] (out)                                              0.3231   -0.0156 @   0.7683 f
  data arrival time                                                                    0.7683

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7683
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8683


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3322     0.3322
  fifo_0__mem_fifo/dff/data_r_reg_10_/CLK (DFFX1)                 0.1881    0.0000     0.3322 r
  fifo_0__mem_fifo/dff/data_r_reg_10_/Q (DFFX1)                   0.0610    0.2023     0.5345 r
  fifo_0__mem_fifo/dff/data_o[10] (net)         2      13.0693              0.0000     0.5345 r
  fifo_0__mem_fifo/dff/data_o[10] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5345 r
  fifo_0__mem_fifo/data_o[10] (net)                    13.0693              0.0000     0.5345 r
  fifo_0__mem_fifo/data_o[10] (bsg_one_fifo_width_p570_2)                   0.0000     0.5345 r
  fifo_lo[8] (net)                                     13.0693              0.0000     0.5345 r
  U1776/IN1 (MUX21X1)                                             0.0610   -0.0043 &   0.5302 r
  U1776/Q (MUX21X1)                                               0.2608    0.1777 @   0.7079 r
  io_cmd_o[10] (net)                            4      77.7562              0.0000     0.7079 r
  U1777/INP (NBUFFX2)                                             0.2608   -0.0298 @   0.6781 r
  U1777/Z (NBUFFX2)                                               0.0434    0.0921     0.7702 r
  mem_cmd_o[10] (net)                           1       7.0726              0.0000     0.7702 r
  mem_cmd_o[10] (out)                                             0.0434   -0.0014 &   0.7688 r
  data arrival time                                                                    0.7688

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7688
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8688


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3316     0.3316
  fifo_0__mem_fifo/dff/data_r_reg_32_/CLK (DFFX1)                 0.1888    0.0000     0.3316 r
  fifo_0__mem_fifo/dff/data_r_reg_32_/Q (DFFX1)                   0.0604    0.2021     0.5337 r
  fifo_0__mem_fifo/dff/data_o[32] (net)         2      12.8433              0.0000     0.5337 r
  fifo_0__mem_fifo/dff/data_o[32] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5337 r
  fifo_0__mem_fifo/data_o[32] (net)                    12.8433              0.0000     0.5337 r
  fifo_0__mem_fifo/data_o[32] (bsg_one_fifo_width_p570_2)                   0.0000     0.5337 r
  fifo_lo[30] (net)                                    12.8433              0.0000     0.5337 r
  U1820/IN1 (MUX21X1)                                             0.0604   -0.0058 &   0.5278 r
  U1820/Q (MUX21X1)                                               0.3777    0.2170 @   0.7449 r
  io_cmd_o[32] (net)                            4     113.4435              0.0000     0.7449 r
  io_cmd_o[32] (out)                                              0.3777    0.0240 @   0.7688 r
  data arrival time                                                                    0.7688

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7688
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8688


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3476     0.3476
  fifo_1__mem_fifo/dff/data_r_reg_21_/CLK (DFFX1)                 0.1882    0.0000     0.3476 r
  fifo_1__mem_fifo/dff/data_r_reg_21_/Q (DFFX1)                   0.0803    0.2124     0.5600 r
  fifo_1__mem_fifo/dff/data_o[21] (net)         2      20.3779              0.0000     0.5600 r
  fifo_1__mem_fifo/dff/data_o[21] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5600 r
  fifo_1__mem_fifo/data_o[21] (net)                    20.3779              0.0000     0.5600 r
  fifo_1__mem_fifo/data_o[21] (bsg_one_fifo_width_p570_3)                   0.0000     0.5600 r
  fifo_lo[68] (net)                                    20.3779              0.0000     0.5600 r
  U1798/IN2 (MUX21X1)                                             0.0803   -0.0066 &   0.5534 r
  U1798/Q (MUX21X1)                                               0.3449    0.2128 @   0.7662 r
  io_cmd_o[21] (net)                            4     103.4923              0.0000     0.7662 r
  io_cmd_o[21] (out)                                              0.3449    0.0031 @   0.7693 r
  data arrival time                                                                    0.7693

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7693
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8693


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3519     0.3519
  fifo_0__mem_fifo/dff/data_r_reg_23_/CLK (DFFX1)                 0.1887    0.0000     0.3519 r
  fifo_0__mem_fifo/dff/data_r_reg_23_/Q (DFFX1)                   0.1026    0.2236 @   0.5755 r
  fifo_0__mem_fifo/dff/data_o[23] (net)         2      29.0510              0.0000     0.5755 r
  fifo_0__mem_fifo/dff/data_o[23] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5755 r
  fifo_0__mem_fifo/data_o[23] (net)                    29.0510              0.0000     0.5755 r
  fifo_0__mem_fifo/data_o[23] (bsg_one_fifo_width_p570_2)                   0.0000     0.5755 r
  fifo_lo[21] (net)                                    29.0510              0.0000     0.5755 r
  U1802/IN1 (MUX21X1)                                             0.1027   -0.0103 @   0.5652 r
  U1802/Q (MUX21X1)                                               0.4192    0.2462 @   0.8114 r
  io_cmd_o[23] (net)                            4     128.1299              0.0000     0.8114 r
  io_cmd_o[23] (out)                                              0.4192   -0.0417 @   0.7697 r
  data arrival time                                                                    0.7697

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7697
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8697


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3316     0.3316
  fifo_0__mem_fifo/dff/data_r_reg_12_/CLK (DFFX1)                 0.1881    0.0000     0.3316 r
  fifo_0__mem_fifo/dff/data_r_reg_12_/Q (DFFX1)                   0.0439    0.2131     0.5447 f
  fifo_0__mem_fifo/dff/data_o[12] (net)         2       8.5639              0.0000     0.5447 f
  fifo_0__mem_fifo/dff/data_o[12] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5447 f
  fifo_0__mem_fifo/data_o[12] (net)                     8.5639              0.0000     0.5447 f
  fifo_0__mem_fifo/data_o[12] (bsg_one_fifo_width_p570_2)                   0.0000     0.5447 f
  fifo_lo[10] (net)                                     8.5639              0.0000     0.5447 f
  U1780/IN1 (MUX21X1)                                             0.0439   -0.0011 &   0.5436 f
  U1780/Q (MUX21X1)                                               0.2586    0.1835 @   0.7271 f
  io_cmd_o[12] (net)                            4      78.3728              0.0000     0.7271 f
  U1781/INP (NBUFFX2)                                             0.2586   -0.0267 @   0.7004 f
  U1781/Z (NBUFFX2)                                               0.0375    0.0775     0.7779 f
  mem_cmd_o[12] (net)                           1       6.3388              0.0000     0.7779 f
  mem_cmd_o[12] (out)                                             0.0375   -0.0080 &   0.7699 f
  data arrival time                                                                    0.7699

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7699
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8699


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3475     0.3475
  fifo_1__mem_fifo/dff/data_r_reg_39_/CLK (DFFX1)                 0.1882    0.0000     0.3475 r
  fifo_1__mem_fifo/dff/data_r_reg_39_/Q (DFFX1)                   0.1012    0.2458 @   0.5933 f
  fifo_1__mem_fifo/dff/data_o[39] (net)         2      32.1428              0.0000     0.5933 f
  fifo_1__mem_fifo/dff/data_o[39] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5933 f
  fifo_1__mem_fifo/data_o[39] (net)                    32.1428              0.0000     0.5933 f
  fifo_1__mem_fifo/data_o[39] (bsg_one_fifo_width_p570_3)                   0.0000     0.5933 f
  fifo_lo[86] (net)                                    32.1428              0.0000     0.5933 f
  U1834/IN2 (MUX21X1)                                             0.1014    0.0010 @   0.5943 f
  U1834/Q (MUX21X1)                                               0.2960    0.2115 @   0.8058 f
  io_cmd_o[39] (net)                            5      90.5636              0.0000     0.8058 f
  io_cmd_o[39] (out)                                              0.2960   -0.0352 @   0.7706 f
  data arrival time                                                                    0.7706

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7706
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8706


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3316     0.3316
  fifo_0__mem_fifo/dff/data_r_reg_44_/CLK (DFFX1)                 0.1887    0.0000     0.3316 r
  fifo_0__mem_fifo/dff/data_r_reg_44_/Q (DFFX1)                   0.0607    0.2244     0.5560 f
  fifo_0__mem_fifo/dff/data_o[44] (net)         2      16.0130              0.0000     0.5560 f
  fifo_0__mem_fifo/dff/data_o[44] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5560 f
  fifo_0__mem_fifo/data_o[44] (net)                    16.0130              0.0000     0.5560 f
  fifo_0__mem_fifo/data_o[44] (bsg_one_fifo_width_p570_2)                   0.0000     0.5560 f
  fifo_lo[42] (net)                                    16.0130              0.0000     0.5560 f
  U1844/IN1 (MUX21X1)                                             0.0607   -0.0022 &   0.5538 f
  U1844/Q (MUX21X1)                                               0.2454    0.1819 @   0.7357 f
  io_cmd_o[44] (net)                            4      74.3770              0.0000     0.7357 f
  U1845/INP (NBUFFX2)                                             0.2454   -0.0371 @   0.6985 f
  U1845/Z (NBUFFX2)                                               0.0355    0.0751     0.7736 f
  mem_cmd_o[44] (net)                           1       5.1836              0.0000     0.7736 f
  mem_cmd_o[44] (out)                                             0.0355   -0.0029 &   0.7707 f
  data arrival time                                                                    0.7707

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7707
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8707


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3471     0.3471
  fifo_1__mem_fifo/dff/data_r_reg_18_/CLK (DFFX1)                 0.1882    0.0000     0.3471 r
  fifo_1__mem_fifo/dff/data_r_reg_18_/Q (DFFX1)                   0.0834    0.2139     0.5610 r
  fifo_1__mem_fifo/dff/data_o[18] (net)         2      21.5448              0.0000     0.5610 r
  fifo_1__mem_fifo/dff/data_o[18] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5610 r
  fifo_1__mem_fifo/data_o[18] (net)                    21.5448              0.0000     0.5610 r
  fifo_1__mem_fifo/data_o[18] (bsg_one_fifo_width_p570_3)                   0.0000     0.5610 r
  fifo_lo[65] (net)                                    21.5448              0.0000     0.5610 r
  U1792/IN2 (MUX21X1)                                             0.0834   -0.0032 &   0.5579 r
  U1792/Q (MUX21X1)                                               0.3400    0.2117 @   0.7696 r
  io_cmd_o[18] (net)                            4     101.9751              0.0000     0.7696 r
  io_cmd_o[18] (out)                                              0.3400    0.0014 @   0.7709 r
  data arrival time                                                                    0.7709

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7709
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8709


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3316     0.3316
  fifo_0__mem_fifo/dff/data_r_reg_41_/CLK (DFFX1)                 0.1887    0.0000     0.3316 r
  fifo_0__mem_fifo/dff/data_r_reg_41_/Q (DFFX1)                   0.0498    0.2171     0.5487 f
  fifo_0__mem_fifo/dff/data_o[41] (net)         2      11.1734              0.0000     0.5487 f
  fifo_0__mem_fifo/dff/data_o[41] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5487 f
  fifo_0__mem_fifo/data_o[41] (net)                    11.1734              0.0000     0.5487 f
  fifo_0__mem_fifo/data_o[41] (bsg_one_fifo_width_p570_2)                   0.0000     0.5487 f
  fifo_lo[39] (net)                                    11.1734              0.0000     0.5487 f
  U1838/IN1 (MUX21X1)                                             0.0498    0.0003 &   0.5490 f
  U1838/Q (MUX21X1)                                               0.2866    0.1974 @   0.7463 f
  io_cmd_o[41] (net)                            5      87.6834              0.0000     0.7463 f
  U1839/INP (NBUFFX2)                                             0.2866   -0.0466 @   0.6997 f
  U1839/Z (NBUFFX2)                                               0.0346    0.0753     0.7750 f
  mem_cmd_o[41] (net)                           1       2.9985              0.0000     0.7750 f
  mem_cmd_o[41] (out)                                             0.0346   -0.0040 &   0.7710 f
  data arrival time                                                                    0.7710

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7710
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8710


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3314     0.3314
  fifo_0__mem_fifo/dff/data_r_reg_43_/CLK (DFFX1)                 0.1886    0.0000     0.3314 r
  fifo_0__mem_fifo/dff/data_r_reg_43_/Q (DFFX1)                   0.0557    0.1994     0.5308 r
  fifo_0__mem_fifo/dff/data_o[43] (net)         2      11.0307              0.0000     0.5308 r
  fifo_0__mem_fifo/dff/data_o[43] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5308 r
  fifo_0__mem_fifo/data_o[43] (net)                    11.0307              0.0000     0.5308 r
  fifo_0__mem_fifo/data_o[43] (bsg_one_fifo_width_p570_2)                   0.0000     0.5308 r
  fifo_lo[41] (net)                                    11.0307              0.0000     0.5308 r
  U1842/IN1 (MUX21X1)                                             0.0557   -0.0023 &   0.5285 r
  U1842/Q (MUX21X1)                                               0.4126    0.2283 @   0.7568 r
  io_cmd_o[43] (net)                            5     124.1914              0.0000     0.7568 r
  io_cmd_o[43] (out)                                              0.4126    0.0148 @   0.7717 r
  data arrival time                                                                    0.7717

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7717
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8717


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3314     0.3314
  fifo_0__mem_fifo/dff/data_r_reg_34_/CLK (DFFX1)                 0.1887    0.0000     0.3314 r
  fifo_0__mem_fifo/dff/data_r_reg_34_/Q (DFFX1)                   0.0687    0.2065     0.5379 r
  fifo_0__mem_fifo/dff/data_o[34] (net)         2      15.9972              0.0000     0.5379 r
  fifo_0__mem_fifo/dff/data_o[34] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5379 r
  fifo_0__mem_fifo/data_o[34] (net)                    15.9972              0.0000     0.5379 r
  fifo_0__mem_fifo/data_o[34] (bsg_one_fifo_width_p570_2)                   0.0000     0.5379 r
  fifo_lo[32] (net)                                    15.9972              0.0000     0.5379 r
  U1824/IN1 (MUX21X1)                                             0.0687   -0.0075 &   0.5304 r
  U1824/Q (MUX21X1)                                               0.2989    0.1929 @   0.7234 r
  io_cmd_o[34] (net)                            4      89.5619              0.0000     0.7234 r
  U1825/INP (NBUFFX2)                                             0.2989   -0.0404 @   0.6829 r
  U1825/Z (NBUFFX2)                                               0.0417    0.0932     0.7761 r
  mem_cmd_o[34] (net)                           1       4.2550              0.0000     0.7761 r
  mem_cmd_o[34] (out)                                             0.0417   -0.0040 &   0.7721 r
  data arrival time                                                                    0.7721

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7721
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8721


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3315     0.3315
  fifo_0__mem_fifo/dff/data_r_reg_25_/CLK (DFFX1)                 0.1887    0.0000     0.3315 r
  fifo_0__mem_fifo/dff/data_r_reg_25_/Q (DFFX1)                   0.1205    0.2301 @   0.5616 r
  fifo_0__mem_fifo/dff/data_o[25] (net)         2      34.0339              0.0000     0.5616 r
  fifo_0__mem_fifo/dff/data_o[25] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5616 r
  fifo_0__mem_fifo/data_o[25] (net)                    34.0339              0.0000     0.5616 r
  fifo_0__mem_fifo/data_o[25] (bsg_one_fifo_width_p570_2)                   0.0000     0.5616 r
  fifo_lo[23] (net)                                    34.0339              0.0000     0.5616 r
  U1806/IN1 (MUX21X1)                                             0.1205   -0.0043 @   0.5573 r
  U1806/Q (MUX21X1)                                               0.3441    0.2180 @   0.7754 r
  io_cmd_o[25] (net)                            6     102.8959              0.0000     0.7754 r
  io_cmd_o[25] (out)                                              0.3441   -0.0018 @   0.7736 r
  data arrival time                                                                    0.7736

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7736
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8736


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3479     0.3479
  fifo_1__mem_fifo/dff/data_r_reg_34_/CLK (DFFX1)                 0.1882    0.0000     0.3479 r
  fifo_1__mem_fifo/dff/data_r_reg_34_/Q (DFFX1)                   0.1679    0.2787 @   0.6266 f
  fifo_1__mem_fifo/dff/data_o[34] (net)         2      58.2752              0.0000     0.6266 f
  fifo_1__mem_fifo/dff/data_o[34] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6266 f
  fifo_1__mem_fifo/data_o[34] (net)                    58.2752              0.0000     0.6266 f
  fifo_1__mem_fifo/data_o[34] (bsg_one_fifo_width_p570_3)                   0.0000     0.6266 f
  fifo_lo[81] (net)                                    58.2752              0.0000     0.6266 f
  U1824/IN2 (MUX21X1)                                             0.1679   -0.0286 @   0.5980 f
  U1824/Q (MUX21X1)                                               0.2900    0.2185 @   0.8166 f
  io_cmd_o[34] (net)                            4      88.8161              0.0000     0.8166 f
  io_cmd_o[34] (out)                                              0.2900   -0.0428 @   0.7737 f
  data arrival time                                                                    0.7737

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7737
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8737


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3479     0.3479
  fifo_1__mem_fifo/dff/data_r_reg_10_/CLK (DFFX1)                 0.1882    0.0000     0.3479 r
  fifo_1__mem_fifo/dff/data_r_reg_10_/Q (DFFX1)                   0.1367    0.2681     0.6160 f
  fifo_1__mem_fifo/dff/data_o[10] (net)         2      48.8638              0.0000     0.6160 f
  fifo_1__mem_fifo/dff/data_o[10] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6160 f
  fifo_1__mem_fifo/data_o[10] (net)                    48.8638              0.0000     0.6160 f
  fifo_1__mem_fifo/data_o[10] (bsg_one_fifo_width_p570_3)                   0.0000     0.6160 f
  fifo_lo[57] (net)                                    48.8638              0.0000     0.6160 f
  U1776/IN2 (MUX21X1)                                             0.1367   -0.0116 &   0.6044 f
  U1776/Q (MUX21X1)                                               0.2534    0.1996 @   0.8039 f
  io_cmd_o[10] (net)                            4      77.0104              0.0000     0.8039 f
  io_cmd_o[10] (out)                                              0.2534   -0.0301 @   0.7738 f
  data arrival time                                                                    0.7738

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7738
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8738


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3311     0.3311
  fifo_0__mem_fifo/dff/data_r_reg_14_/CLK (DFFX1)                 0.1881    0.0000     0.3311 r
  fifo_0__mem_fifo/dff/data_r_reg_14_/Q (DFFX1)                   0.0559    0.2212     0.5523 f
  fifo_0__mem_fifo/dff/data_o[14] (net)         2      13.8657              0.0000     0.5523 f
  fifo_0__mem_fifo/dff/data_o[14] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5523 f
  fifo_0__mem_fifo/data_o[14] (net)                    13.8657              0.0000     0.5523 f
  fifo_0__mem_fifo/data_o[14] (bsg_one_fifo_width_p570_2)                   0.0000     0.5523 f
  fifo_lo[12] (net)                                    13.8657              0.0000     0.5523 f
  U1784/IN1 (MUX21X1)                                             0.0559   -0.0031 &   0.5492 f
  U1784/Q (MUX21X1)                                               0.2514    0.1836 @   0.7328 f
  io_cmd_o[14] (net)                            4      76.3410              0.0000     0.7328 f
  U1785/INP (NBUFFX2)                                             0.2514   -0.0303 @   0.7025 f
  U1785/Z (NBUFFX2)                                               0.0342    0.0742     0.7767 f
  mem_cmd_o[14] (net)                           1       3.9111              0.0000     0.7767 f
  mem_cmd_o[14] (out)                                             0.0342   -0.0023 &   0.7744 f
  data arrival time                                                                    0.7744

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7744
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8744


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[54]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3480     0.3480
  fifo_1__mem_fifo/dff/data_r_reg_54_/CLK (DFFX1)                 0.1881    0.0000     0.3480 r
  fifo_1__mem_fifo/dff/data_r_reg_54_/Q (DFFX1)                   0.1312    0.2333 @   0.5812 r
  fifo_1__mem_fifo/dff/data_o[54] (net)         2      36.9617              0.0000     0.5812 r
  fifo_1__mem_fifo/dff/data_o[54] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5812 r
  fifo_1__mem_fifo/data_o[54] (net)                    36.9617              0.0000     0.5812 r
  fifo_1__mem_fifo/data_o[54] (bsg_one_fifo_width_p570_3)                   0.0000     0.5812 r
  fifo_lo[97] (net)                                    36.9617              0.0000     0.5812 r
  U1856/IN2 (AND2X1)                                              0.1315    0.0032 @   0.5844 r
  U1856/Q (AND2X1)                                                0.2837    0.1741 @   0.7586 r
  io_cmd_o[54] (net)                            4      84.9567              0.0000     0.7586 r
  io_cmd_o[54] (out)                                              0.2837    0.0160 @   0.7745 r
  data arrival time                                                                    0.7745

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7745
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8745


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3319     0.3319
  fifo_0__mem_fifo/dff/data_r_reg_6_/CLK (DFFX1)                  0.1881    0.0000     0.3319 r
  fifo_0__mem_fifo/dff/data_r_reg_6_/Q (DFFX1)                    0.0634    0.2260     0.5579 f
  fifo_0__mem_fifo/dff/data_o[6] (net)          2      17.2010              0.0000     0.5579 f
  fifo_0__mem_fifo/dff/data_o[6] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5579 f
  fifo_0__mem_fifo/data_o[6] (net)                     17.2010              0.0000     0.5579 f
  fifo_0__mem_fifo/data_o[6] (bsg_one_fifo_width_p570_2)                    0.0000     0.5579 f
  fifo_lo[4] (net)                                     17.2010              0.0000     0.5579 f
  U1768/IN1 (MUX21X1)                                             0.0634   -0.0012 &   0.5568 f
  U1768/Q (MUX21X1)                                               0.3275    0.2156 @   0.7723 f
  io_cmd_o[6] (net)                             4     100.4601              0.0000     0.7723 f
  io_cmd_o[6] (out)                                               0.3275    0.0028 @   0.7751 f
  data arrival time                                                                    0.7751

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7751
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8751


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3467     0.3467
  fifo_1__mem_fifo/dff/data_r_reg_37_/CLK (DFFX1)                 0.1881    0.0000     0.3467 r
  fifo_1__mem_fifo/dff/data_r_reg_37_/Q (DFFX1)                   0.1319    0.2345 @   0.5812 r
  fifo_1__mem_fifo/dff/data_o[37] (net)         2      37.6713              0.0000     0.5812 r
  fifo_1__mem_fifo/dff/data_o[37] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5812 r
  fifo_1__mem_fifo/data_o[37] (net)                    37.6713              0.0000     0.5812 r
  fifo_1__mem_fifo/data_o[37] (bsg_one_fifo_width_p570_3)                   0.0000     0.5812 r
  fifo_lo[84] (net)                                    37.6713              0.0000     0.5812 r
  U1830/IN2 (MUX21X1)                                             0.1320   -0.0048 @   0.5765 r
  U1830/Q (MUX21X1)                                               0.2778    0.2003 @   0.7767 r
  io_cmd_o[37] (net)                            5      82.5878              0.0000     0.7767 r
  io_cmd_o[37] (out)                                              0.2778   -0.0013 @   0.7754 r
  data arrival time                                                                    0.7754

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7754
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8754


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3481     0.3481
  fifo_1__mem_fifo/dff/data_r_reg_27_/CLK (DFFX1)                 0.1882    0.0000     0.3481 r
  fifo_1__mem_fifo/dff/data_r_reg_27_/Q (DFFX1)                   0.1659    0.2471 @   0.5952 r
  fifo_1__mem_fifo/dff/data_o[27] (net)         2      48.1395              0.0000     0.5952 r
  fifo_1__mem_fifo/dff/data_o[27] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5952 r
  fifo_1__mem_fifo/data_o[27] (net)                    48.1395              0.0000     0.5952 r
  fifo_1__mem_fifo/data_o[27] (bsg_one_fifo_width_p570_3)                   0.0000     0.5952 r
  fifo_lo[74] (net)                                    48.1395              0.0000     0.5952 r
  U1810/IN2 (MUX21X1)                                             0.1665   -0.0277 @   0.5675 r
  U1810/Q (MUX21X1)                                               0.3554    0.2343 @   0.8019 r
  io_cmd_o[27] (net)                            5     106.9890              0.0000     0.8019 r
  io_cmd_o[27] (out)                                              0.3554   -0.0262 @   0.7756 r
  data arrival time                                                                    0.7756

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7756
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8756


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_106_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[106]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3078     0.3078
  fifo_1__mem_fifo/dff/data_r_reg_106_/CLK (DFFX1)                0.1271    0.0000     0.3078 r
  fifo_1__mem_fifo/dff/data_r_reg_106_/Q (DFFX1)                  0.0772    0.2058     0.5137 r
  fifo_1__mem_fifo/dff/data_o[106] (net)        2      19.2129              0.0000     0.5137 r
  fifo_1__mem_fifo/dff/data_o[106] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5137 r
  fifo_1__mem_fifo/data_o[106] (net)                   19.2129              0.0000     0.5137 r
  fifo_1__mem_fifo/data_o[106] (bsg_one_fifo_width_p570_3)                  0.0000     0.5137 r
  fifo_lo[146] (net)                                   19.2129              0.0000     0.5137 r
  U1955/IN2 (AND2X1)                                              0.0772   -0.0051 &   0.5086 r
  U1955/Q (AND2X1)                                                0.2403    0.1525 @   0.6611 r
  io_cmd_o[106] (net)                           4      72.0397              0.0000     0.6611 r
  U1956/INP (NBUFFX2)                                             0.2403    0.0010 @   0.6621 r
  U1956/Z (NBUFFX2)                                               0.0787    0.1101 @   0.7722 r
  mem_cmd_o[106] (net)                          1      31.8575              0.0000     0.7722 r
  mem_cmd_o[106] (out)                                            0.0792    0.0039 @   0.7761 r
  data arrival time                                                                    0.7761

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7761
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8761


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3488     0.3488
  fifo_1__mem_fifo/dff/data_r_reg_36_/CLK (DFFX1)                 0.1883    0.0000     0.3488 r
  fifo_1__mem_fifo/dff/data_r_reg_36_/Q (DFFX1)                   0.1612    0.2451 @   0.5939 r
  fifo_1__mem_fifo/dff/data_o[36] (net)         2      46.4996              0.0000     0.5939 r
  fifo_1__mem_fifo/dff/data_o[36] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5939 r
  fifo_1__mem_fifo/data_o[36] (net)                    46.4996              0.0000     0.5939 r
  fifo_1__mem_fifo/data_o[36] (bsg_one_fifo_width_p570_3)                   0.0000     0.5939 r
  fifo_lo[83] (net)                                    46.4996              0.0000     0.5939 r
  U1828/IN2 (MUX21X1)                                             0.1618   -0.0207 @   0.5732 r
  U1828/Q (MUX21X1)                                               0.2942    0.2120 @   0.7852 r
  io_cmd_o[36] (net)                            5      87.9163              0.0000     0.7852 r
  io_cmd_o[36] (out)                                              0.2942   -0.0090 @   0.7762 r
  data arrival time                                                                    0.7762

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7762
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8762


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3476     0.3476
  fifo_1__mem_fifo/dff/data_r_reg_23_/CLK (DFFX1)                 0.1882    0.0000     0.3476 r
  fifo_1__mem_fifo/dff/data_r_reg_23_/Q (DFFX1)                   0.1170    0.2300     0.5776 r
  fifo_1__mem_fifo/dff/data_o[23] (net)         2      33.7451              0.0000     0.5776 r
  fifo_1__mem_fifo/dff/data_o[23] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5776 r
  fifo_1__mem_fifo/data_o[23] (net)                    33.7451              0.0000     0.5776 r
  fifo_1__mem_fifo/data_o[23] (bsg_one_fifo_width_p570_3)                   0.0000     0.5776 r
  fifo_lo[70] (net)                                    33.7451              0.0000     0.5776 r
  U1802/IN2 (MUX21X1)                                             0.1170   -0.0112 &   0.5664 r
  U1802/Q (MUX21X1)                                               0.4192    0.2515 @   0.8179 r
  io_cmd_o[23] (net)                            4     128.1299              0.0000     0.8179 r
  io_cmd_o[23] (out)                                              0.4192   -0.0417 @   0.7762 r
  data arrival time                                                                    0.7762

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7762
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8762


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3524     0.3524
  fifo_0__mem_fifo/dff/data_r_reg_1_/CLK (DFFX1)                  0.1881    0.0000     0.3524 r
  fifo_0__mem_fifo/dff/data_r_reg_1_/Q (DFFX1)                    0.0789    0.2116     0.5641 r
  fifo_0__mem_fifo/dff/data_o[1] (net)          2      19.8425              0.0000     0.5641 r
  fifo_0__mem_fifo/dff/data_o[1] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5641 r
  fifo_0__mem_fifo/data_o[1] (net)                     19.8425              0.0000     0.5641 r
  fifo_0__mem_fifo/data_o[1] (bsg_one_fifo_width_p570_2)                    0.0000     0.5641 r
  fifo_lo[0] (net)                                     19.8425              0.0000     0.5641 r
  U1760/IN1 (MUX21X1)                                             0.0789   -0.0061 &   0.5580 r
  U1760/Q (MUX21X1)                                               0.3742    0.2185 @   0.7765 r
  io_cmd_o[1] (net)                             4     111.9382              0.0000     0.7765 r
  io_cmd_o[1] (out)                                               0.3742    0.0004 @   0.7769 r
  data arrival time                                                                    0.7769

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7769
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8769


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3470     0.3470
  fifo_1__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)                 0.1881    0.0000     0.3470 r
  fifo_1__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)                   0.0695    0.2298     0.5768 f
  fifo_1__mem_fifo/dff/data_o[22] (net)         2      19.9111              0.0000     0.5768 f
  fifo_1__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5768 f
  fifo_1__mem_fifo/data_o[22] (net)                    19.9111              0.0000     0.5768 f
  fifo_1__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_3)                   0.0000     0.5768 f
  fifo_lo[69] (net)                                    19.9111              0.0000     0.5768 f
  U1800/IN2 (MUX21X1)                                             0.0695   -0.0057 &   0.5711 f
  U1800/Q (MUX21X1)                                               0.3019    0.2070 @   0.7781 f
  io_cmd_o[22] (net)                            4      91.8187              0.0000     0.7781 f
  io_cmd_o[22] (out)                                              0.3019   -0.0011 @   0.7770 f
  data arrival time                                                                    0.7770

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7770
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8770


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3419     0.3419
  fifo_0__mem_fifo/dff/data_r_reg_18_/CLK (DFFX1)                 0.1726    0.0000     0.3419 r
  fifo_0__mem_fifo/dff/data_r_reg_18_/Q (DFFX1)                   0.1054    0.2235 @   0.5654 r
  fifo_0__mem_fifo/dff/data_o[18] (net)         2      30.0123              0.0000     0.5654 r
  fifo_0__mem_fifo/dff/data_o[18] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5654 r
  fifo_0__mem_fifo/data_o[18] (net)                    30.0123              0.0000     0.5654 r
  fifo_0__mem_fifo/data_o[18] (bsg_one_fifo_width_p570_2)                   0.0000     0.5654 r
  fifo_lo[16] (net)                                    30.0123              0.0000     0.5654 r
  U1792/IN1 (MUX21X1)                                             0.1054   -0.0038 @   0.5616 r
  U1792/Q (MUX21X1)                                               0.3400    0.2145 @   0.7761 r
  io_cmd_o[18] (net)                            4     101.9751              0.0000     0.7761 r
  io_cmd_o[18] (out)                                              0.3400    0.0014 @   0.7775 r
  data arrival time                                                                    0.7775

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7775
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8775


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3307     0.3307
  fifo_0__mem_fifo/dff/data_r_reg_38_/CLK (DFFX1)                 0.1881    0.0000     0.3307 r
  fifo_0__mem_fifo/dff/data_r_reg_38_/Q (DFFX1)                   0.0725    0.2084     0.5391 r
  fifo_0__mem_fifo/dff/data_o[38] (net)         2      17.4216              0.0000     0.5391 r
  fifo_0__mem_fifo/dff/data_o[38] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5391 r
  fifo_0__mem_fifo/data_o[38] (net)                    17.4216              0.0000     0.5391 r
  fifo_0__mem_fifo/data_o[38] (bsg_one_fifo_width_p570_2)                   0.0000     0.5391 r
  fifo_lo[36] (net)                                    17.4216              0.0000     0.5391 r
  U1832/IN1 (MUX21X1)                                             0.0725   -0.0022 &   0.5369 r
  U1832/Q (MUX21X1)                                               0.2809    0.1875 @   0.7244 r
  io_cmd_o[38] (net)                            5      83.9782              0.0000     0.7244 r
  U1833/INP (NBUFFX2)                                             0.2809   -0.0347 @   0.6897 r
  U1833/Z (NBUFFX2)                                               0.0402    0.0907     0.7804 r
  mem_cmd_o[38] (net)                           1       3.7537              0.0000     0.7804 r
  mem_cmd_o[38] (out)                                             0.0402   -0.0026 &   0.7778 r
  data arrival time                                                                    0.7778

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7778
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8778


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3467     0.3467
  fifo_1__mem_fifo/dff/data_r_reg_33_/CLK (DFFX1)                 0.1881    0.0000     0.3467 r
  fifo_1__mem_fifo/dff/data_r_reg_33_/Q (DFFX1)                   0.1532    0.2422 @   0.5889 r
  fifo_1__mem_fifo/dff/data_o[33] (net)         2      44.1349              0.0000     0.5889 r
  fifo_1__mem_fifo/dff/data_o[33] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5889 r
  fifo_1__mem_fifo/data_o[33] (net)                    44.1349              0.0000     0.5889 r
  fifo_1__mem_fifo/data_o[33] (bsg_one_fifo_width_p570_3)                   0.0000     0.5889 r
  fifo_lo[80] (net)                                    44.1349              0.0000     0.5889 r
  U1822/IN2 (MUX21X1)                                             0.1536    0.0006 @   0.5895 r
  U1822/Q (MUX21X1)                                               0.2816    0.2057 @   0.7952 r
  io_cmd_o[33] (net)                            4      83.8682              0.0000     0.7952 r
  io_cmd_o[33] (out)                                              0.2816   -0.0167 @   0.7785 r
  data arrival time                                                                    0.7785

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7785
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8785


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3455     0.3455
  fifo_1__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)                 0.1880    0.0000     0.3455 r
  fifo_1__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)                   0.1069    0.2491 @   0.5946 f
  fifo_1__mem_fifo/dff/data_o[40] (net)         2      34.6168              0.0000     0.5946 f
  fifo_1__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5946 f
  fifo_1__mem_fifo/data_o[40] (net)                    34.6168              0.0000     0.5946 f
  fifo_1__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_3)                   0.0000     0.5946 f
  fifo_lo[87] (net)                                    34.6168              0.0000     0.5946 f
  U1836/IN2 (MUX21X1)                                             0.1070   -0.0015 @   0.5931 f
  U1836/Q (MUX21X1)                                               0.3000    0.2140 @   0.8070 f
  io_cmd_o[40] (net)                            5      91.7995              0.0000     0.8070 f
  io_cmd_o[40] (out)                                              0.3000   -0.0283 @   0.7787 f
  data arrival time                                                                    0.7787

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7787
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8787


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3459     0.3459
  fifo_1__mem_fifo/dff/data_r_reg_4_/CLK (DFFX1)                  0.1880    0.0000     0.3459 r
  fifo_1__mem_fifo/dff/data_r_reg_4_/Q (DFFX1)                    0.1742    0.2510 @   0.5969 r
  fifo_1__mem_fifo/dff/data_o[4] (net)          2      51.1350              0.0000     0.5969 r
  fifo_1__mem_fifo/dff/data_o[4] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5969 r
  fifo_1__mem_fifo/data_o[4] (net)                     51.1350              0.0000     0.5969 r
  fifo_1__mem_fifo/data_o[4] (bsg_one_fifo_width_p570_3)                    0.0000     0.5969 r
  fifo_lo[51] (net)                                    51.1350              0.0000     0.5969 r
  U1764/IN2 (MUX21X1)                                             0.1748   -0.0498 @   0.5470 r
  U1764/Q (MUX21X1)                                               0.2981    0.2157 @   0.7627 r
  io_cmd_o[4] (net)                             4      89.1210              0.0000     0.7627 r
  io_cmd_o[4] (out)                                               0.2981    0.0163 @   0.7790 r
  data arrival time                                                                    0.7790

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7790
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8790


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3512     0.3512
  fifo_0__mem_fifo/dff/data_r_reg_51_/CLK (DFFX1)                 0.1881    0.0000     0.3512 r
  fifo_0__mem_fifo/dff/data_r_reg_51_/Q (DFFX1)                   0.0917    0.2433 @   0.5944 f
  fifo_0__mem_fifo/dff/data_o[51] (net)         2      30.1295              0.0000     0.5944 f
  fifo_0__mem_fifo/dff/data_o[51] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5944 f
  fifo_0__mem_fifo/data_o[51] (net)                    30.1295              0.0000     0.5944 f
  fifo_0__mem_fifo/data_o[51] (bsg_one_fifo_width_p570_2)                   0.0000     0.5944 f
  fifo_lo[45] (net)                                    30.1295              0.0000     0.5944 f
  U1850/IN1 (MUX21X1)                                             0.0918   -0.0074 @   0.5870 f
  U1850/Q (MUX21X1)                                               0.2523    0.1899 @   0.7769 f
  io_cmd_o[51] (net)                            4      76.4513              0.0000     0.7769 f
  io_cmd_o[51] (out)                                              0.2523    0.0022 @   0.7791 f
  data arrival time                                                                    0.7791

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7791
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8791


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3314     0.3314
  fifo_0__mem_fifo/dff/data_r_reg_34_/CLK (DFFX1)                 0.1887    0.0000     0.3314 r
  fifo_0__mem_fifo/dff/data_r_reg_34_/Q (DFFX1)                   0.0593    0.2235     0.5549 f
  fifo_0__mem_fifo/dff/data_o[34] (net)         2      15.3714              0.0000     0.5549 f
  fifo_0__mem_fifo/dff/data_o[34] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5549 f
  fifo_0__mem_fifo/data_o[34] (net)                    15.3714              0.0000     0.5549 f
  fifo_0__mem_fifo/data_o[34] (bsg_one_fifo_width_p570_2)                   0.0000     0.5549 f
  fifo_lo[32] (net)                                    15.3714              0.0000     0.5549 f
  U1824/IN1 (MUX21X1)                                             0.0593   -0.0068 &   0.5480 f
  U1824/Q (MUX21X1)                                               0.2900    0.2006 @   0.7486 f
  io_cmd_o[34] (net)                            4      88.8161              0.0000     0.7486 f
  U1825/INP (NBUFFX2)                                             0.2900   -0.0428 @   0.7058 f
  U1825/Z (NBUFFX2)                                               0.0362    0.0769     0.7826 f
  mem_cmd_o[34] (net)                           1       4.2550              0.0000     0.7826 f
  mem_cmd_o[34] (out)                                             0.0362   -0.0035 &   0.7791 f
  data arrival time                                                                    0.7791

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7791
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8791


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3313     0.3313
  fifo_0__mem_fifo/dff/data_r_reg_42_/CLK (DFFX1)                 0.1887    0.0000     0.3313 r
  fifo_0__mem_fifo/dff/data_r_reg_42_/Q (DFFX1)                   0.0561    0.1997     0.5309 r
  fifo_0__mem_fifo/dff/data_o[42] (net)         2      11.2024              0.0000     0.5309 r
  fifo_0__mem_fifo/dff/data_o[42] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5309 r
  fifo_0__mem_fifo/data_o[42] (net)                    11.2024              0.0000     0.5309 r
  fifo_0__mem_fifo/data_o[42] (bsg_one_fifo_width_p570_2)                   0.0000     0.5309 r
  fifo_lo[40] (net)                                    11.2024              0.0000     0.5309 r
  U1840/IN1 (MUX21X1)                                             0.0561   -0.0014 &   0.5296 r
  U1840/Q (MUX21X1)                                               0.2711    0.1803 @   0.7099 r
  io_cmd_o[42] (net)                            5      80.9546              0.0000     0.7099 r
  U1841/INP (NBUFFX2)                                             0.2711   -0.0153 @   0.6946 r
  U1841/Z (NBUFFX2)                                               0.0400    0.0898     0.7844 r
  mem_cmd_o[42] (net)                           1       3.9854              0.0000     0.7844 r
  mem_cmd_o[42] (out)                                             0.0400   -0.0045 &   0.7799 r
  data arrival time                                                                    0.7799

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7799
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8799


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3452     0.3452
  fifo_1__mem_fifo/dff/data_r_reg_1_/CLK (DFFX1)                  0.1877    0.0000     0.3452 r
  fifo_1__mem_fifo/dff/data_r_reg_1_/Q (DFFX1)                    0.1044    0.2243 @   0.5694 r
  fifo_1__mem_fifo/dff/data_o[1] (net)          2      29.6472              0.0000     0.5694 r
  fifo_1__mem_fifo/dff/data_o[1] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5694 r
  fifo_1__mem_fifo/data_o[1] (net)                     29.6472              0.0000     0.5694 r
  fifo_1__mem_fifo/data_o[1] (bsg_one_fifo_width_p570_3)                    0.0000     0.5694 r
  fifo_lo[49] (net)                                    29.6472              0.0000     0.5694 r
  U1760/IN2 (MUX21X1)                                             0.1044   -0.0160 @   0.5534 r
  U1760/Q (MUX21X1)                                               0.3742    0.2262 @   0.7796 r
  io_cmd_o[1] (net)                             4     111.9382              0.0000     0.7796 r
  io_cmd_o[1] (out)                                               0.3742    0.0004 @   0.7800 r
  data arrival time                                                                    0.7800

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7800
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8800


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3308     0.3308
  fifo_0__mem_fifo/dff/data_r_reg_8_/CLK (DFFX1)                  0.1881    0.0000     0.3308 r
  fifo_0__mem_fifo/dff/data_r_reg_8_/Q (DFFX1)                    0.0683    0.2063     0.5371 r
  fifo_0__mem_fifo/dff/data_o[8] (net)          2      15.8525              0.0000     0.5371 r
  fifo_0__mem_fifo/dff/data_o[8] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5371 r
  fifo_0__mem_fifo/data_o[8] (net)                     15.8525              0.0000     0.5371 r
  fifo_0__mem_fifo/data_o[8] (bsg_one_fifo_width_p570_2)                    0.0000     0.5371 r
  fifo_lo[6] (net)                                     15.8525              0.0000     0.5371 r
  U1772/IN1 (MUX21X1)                                             0.0683   -0.0040 &   0.5331 r
  U1772/Q (MUX21X1)                                               0.2799    0.1859 @   0.7189 r
  io_cmd_o[8] (net)                             4      83.5630              0.0000     0.7189 r
  U1773/INP (NBUFFX2)                                             0.2799   -0.0287 @   0.6902 r
  U1773/Z (NBUFFX2)                                               0.0395    0.0900     0.7802 r
  mem_cmd_o[8] (net)                            1       3.2368              0.0000     0.7802 r
  mem_cmd_o[8] (out)                                              0.0395    0.0000 &   0.7802 r
  data arrival time                                                                    0.7802

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7802
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8802


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3322     0.3322
  fifo_0__mem_fifo/dff/data_r_reg_10_/CLK (DFFX1)                 0.1881    0.0000     0.3322 r
  fifo_0__mem_fifo/dff/data_r_reg_10_/Q (DFFX1)                   0.0527    0.2190     0.5512 f
  fifo_0__mem_fifo/dff/data_o[10] (net)         2      12.4435              0.0000     0.5512 f
  fifo_0__mem_fifo/dff/data_o[10] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5512 f
  fifo_0__mem_fifo/data_o[10] (net)                    12.4435              0.0000     0.5512 f
  fifo_0__mem_fifo/data_o[10] (bsg_one_fifo_width_p570_2)                   0.0000     0.5512 f
  fifo_lo[8] (net)                                     12.4435              0.0000     0.5512 f
  U1776/IN1 (MUX21X1)                                             0.0527   -0.0016 &   0.5496 f
  U1776/Q (MUX21X1)                                               0.2534    0.1839 @   0.7335 f
  io_cmd_o[10] (net)                            4      77.0104              0.0000     0.7335 f
  U1777/INP (NBUFFX2)                                             0.2534   -0.0300 @   0.7036 f
  U1777/Z (NBUFFX2)                                               0.0382    0.0779     0.7814 f
  mem_cmd_o[10] (net)                           1       7.0726              0.0000     0.7814 f
  mem_cmd_o[10] (out)                                             0.0382   -0.0011 &   0.7803 f
  data arrival time                                                                    0.7803

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7803
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8803


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_85_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[85]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3090     0.3090
  fifo_1__mem_fifo/dff/data_r_reg_85_/CLK (DFFX1)                 0.1271    0.0000     0.3090 r
  fifo_1__mem_fifo/dff/data_r_reg_85_/Q (DFFX1)                   0.0387    0.2039     0.5129 f
  fifo_1__mem_fifo/dff/data_o[85] (net)         2       6.2161              0.0000     0.5129 f
  fifo_1__mem_fifo/dff/data_o[85] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5129 f
  fifo_1__mem_fifo/data_o[85] (net)                     6.2161              0.0000     0.5129 f
  fifo_1__mem_fifo/data_o[85] (bsg_one_fifo_width_p570_3)                   0.0000     0.5129 f
  fifo_lo[125] (net)                                    6.2161              0.0000     0.5129 f
  U1913/IN2 (AND2X1)                                              0.0387    0.0001 &   0.5129 f
  U1913/Q (AND2X1)                                                0.2457    0.1657 @   0.6787 f
  io_cmd_o[85] (net)                            4      72.2225              0.0000     0.6787 f
  U1914/INP (NBUFFX2)                                             0.2457   -0.0185 @   0.6602 f
  U1914/Z (NBUFFX2)                                               0.1532    0.1306 @   0.7908 f
  mem_cmd_o[85] (net)                           1      83.2653              0.0000     0.7908 f
  mem_cmd_o[85] (out)                                             0.1532   -0.0090 @   0.7818 f
  data arrival time                                                                    0.7818

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7818
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8818


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3457     0.3457
  fifo_1__mem_fifo/dff/data_r_reg_6_/CLK (DFFX1)                  0.1880    0.0000     0.3457 r
  fifo_1__mem_fifo/dff/data_r_reg_6_/Q (DFFX1)                    0.1057    0.2249 @   0.5706 r
  fifo_1__mem_fifo/dff/data_o[6] (net)          2      30.1472              0.0000     0.5706 r
  fifo_1__mem_fifo/dff/data_o[6] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5706 r
  fifo_1__mem_fifo/data_o[6] (net)                     30.1472              0.0000     0.5706 r
  fifo_1__mem_fifo/data_o[6] (bsg_one_fifo_width_p570_3)                    0.0000     0.5706 r
  fifo_lo[53] (net)                                    30.1472              0.0000     0.5706 r
  U1768/IN2 (MUX21X1)                                             0.1058   -0.0077 @   0.5630 r
  U1768/Q (MUX21X1)                                               0.3377    0.2157 @   0.7786 r
  io_cmd_o[6] (net)                             4     101.2059              0.0000     0.7786 r
  io_cmd_o[6] (out)                                               0.3377    0.0033 @   0.7819 r
  data arrival time                                                                    0.7819

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7819
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8819


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3316     0.3316
  fifo_0__mem_fifo/dff/data_r_reg_16_/CLK (DFFX1)                 0.1885    0.0000     0.3316 r
  fifo_0__mem_fifo/dff/data_r_reg_16_/Q (DFFX1)                   0.0707    0.2075     0.5391 r
  fifo_0__mem_fifo/dff/data_o[16] (net)         2      16.7303              0.0000     0.5391 r
  fifo_0__mem_fifo/dff/data_o[16] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5391 r
  fifo_0__mem_fifo/data_o[16] (net)                    16.7303              0.0000     0.5391 r
  fifo_0__mem_fifo/data_o[16] (bsg_one_fifo_width_p570_2)                   0.0000     0.5391 r
  fifo_lo[14] (net)                                    16.7303              0.0000     0.5391 r
  U1788/IN1 (MUX21X1)                                             0.0707   -0.0060 &   0.5331 r
  U1788/Q (MUX21X1)                                               0.2861    0.1891 @   0.7221 r
  io_cmd_o[16] (net)                            4      85.6650              0.0000     0.7221 r
  U1789/INP (NBUFFX2)                                             0.2861   -0.0356 @   0.6866 r
  U1789/Z (NBUFFX2)                                               0.0469    0.0968     0.7834 r
  mem_cmd_o[16] (net)                           1       8.8374              0.0000     0.7834 r
  mem_cmd_o[16] (out)                                             0.0469    0.0003 &   0.7837 r
  data arrival time                                                                    0.7837

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7837
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8837


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3307     0.3307
  fifo_0__mem_fifo/dff/data_r_reg_38_/CLK (DFFX1)                 0.1881    0.0000     0.3307 r
  fifo_0__mem_fifo/dff/data_r_reg_38_/Q (DFFX1)                   0.0625    0.2255     0.5562 f
  fifo_0__mem_fifo/dff/data_o[38] (net)         2      16.7958              0.0000     0.5562 f
  fifo_0__mem_fifo/dff/data_o[38] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5562 f
  fifo_0__mem_fifo/data_o[38] (net)                    16.7958              0.0000     0.5562 f
  fifo_0__mem_fifo/data_o[38] (bsg_one_fifo_width_p570_2)                   0.0000     0.5562 f
  fifo_lo[36] (net)                                    16.7958              0.0000     0.5562 f
  U1832/IN1 (MUX21X1)                                             0.0625   -0.0020 &   0.5542 f
  U1832/Q (MUX21X1)                                               0.2713    0.1935 @   0.7477 f
  io_cmd_o[38] (net)                            5      82.8389              0.0000     0.7477 f
  U1833/INP (NBUFFX2)                                             0.2713   -0.0366 @   0.7111 f
  U1833/Z (NBUFFX2)                                               0.0349    0.0753     0.7865 f
  mem_cmd_o[38] (net)                           1       3.7537              0.0000     0.7865 f
  mem_cmd_o[38] (out)                                             0.0349   -0.0024 &   0.7841 f
  data arrival time                                                                    0.7841

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7841
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8841


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3489     0.3489
  fifo_1__mem_fifo/dff/data_r_reg_30_/CLK (DFFX1)                 0.1883    0.0000     0.3489 r
  fifo_1__mem_fifo/dff/data_r_reg_30_/Q (DFFX1)                   0.1812    0.2528 @   0.6017 r
  fifo_1__mem_fifo/dff/data_o[30] (net)         2      52.8201              0.0000     0.6017 r
  fifo_1__mem_fifo/dff/data_o[30] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6017 r
  fifo_1__mem_fifo/data_o[30] (net)                    52.8201              0.0000     0.6017 r
  fifo_1__mem_fifo/data_o[30] (bsg_one_fifo_width_p570_3)                   0.0000     0.6017 r
  fifo_lo[77] (net)                                    52.8201              0.0000     0.6017 r
  U1816/IN2 (MUX21X1)                                             0.1820   -0.0090 @   0.5927 r
  U1816/Q (MUX21X1)                                               0.3036    0.2189 @   0.8116 r
  io_cmd_o[30] (net)                            4      90.8683              0.0000     0.8116 r
  io_cmd_o[30] (out)                                              0.3036   -0.0274 @   0.7842 r
  data arrival time                                                                    0.7842

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7842
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8842


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3419     0.3419
  fifo_0__mem_fifo/dff/data_r_reg_21_/CLK (DFFX1)                 0.1726    0.0000     0.3419 r
  fifo_0__mem_fifo/dff/data_r_reg_21_/Q (DFFX1)                   0.1201    0.2270 @   0.5689 r
  fifo_0__mem_fifo/dff/data_o[21] (net)         2      33.0758              0.0000     0.5689 r
  fifo_0__mem_fifo/dff/data_o[21] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5689 r
  fifo_0__mem_fifo/data_o[21] (net)                    33.0758              0.0000     0.5689 r
  fifo_0__mem_fifo/data_o[21] (bsg_one_fifo_width_p570_2)                   0.0000     0.5689 r
  fifo_lo[19] (net)                                    33.0758              0.0000     0.5689 r
  U1798/IN1 (MUX21X1)                                             0.1203   -0.0067 @   0.5622 r
  U1798/Q (MUX21X1)                                               0.3449    0.2195 @   0.7817 r
  io_cmd_o[21] (net)                            4     103.4923              0.0000     0.7817 r
  io_cmd_o[21] (out)                                              0.3449    0.0031 @   0.7848 r
  data arrival time                                                                    0.7848

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7848
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8848


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3310     0.3310
  fifo_0__mem_fifo/dff/data_r_reg_7_/CLK (DFFX1)                  0.1889    0.0000     0.3310 r
  fifo_0__mem_fifo/dff/data_r_reg_7_/Q (DFFX1)                    0.0909    0.2178     0.5488 r
  fifo_0__mem_fifo/dff/data_o[7] (net)          2      24.3841              0.0000     0.5488 r
  fifo_0__mem_fifo/dff/data_o[7] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5488 r
  fifo_0__mem_fifo/data_o[7] (net)                     24.3841              0.0000     0.5488 r
  fifo_0__mem_fifo/data_o[7] (bsg_one_fifo_width_p570_2)                    0.0000     0.5488 r
  fifo_lo[5] (net)                                     24.3841              0.0000     0.5488 r
  U1770/IN1 (MUX21X1)                                             0.0909   -0.0060 &   0.5428 r
  U1770/Q (MUX21X1)                                               0.2935    0.1965 @   0.7393 r
  io_cmd_o[7] (net)                             4      88.0815              0.0000     0.7393 r
  U1771/INP (NBUFFX2)                                             0.2935   -0.0440 @   0.6953 r
  U1771/Z (NBUFFX2)                                               0.0455    0.0962     0.7915 r
  mem_cmd_o[7] (net)                            1       7.4885              0.0000     0.7915 r
  mem_cmd_o[7] (out)                                              0.0455   -0.0065 &   0.7850 r
  data arrival time                                                                    0.7850

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7850
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8850


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[108]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3056     0.3056
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1842    0.0000     0.3056 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3778    0.3392 @   0.6449 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     119.2301              0.0000     0.6449 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6449 r
  fifo_1__mem_fifo/v_o (net)                          119.2301              0.0000     0.6449 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6449 r
  n2383 (net)                                         119.2301              0.0000     0.6449 r
  U1959/IN1 (AND2X1)                                              0.3782    0.0019 @   0.6468 r
  U1959/Q (AND2X1)                                                0.1778    0.1715 @   0.8183 r
  io_cmd_o[108] (net)                           4      51.6942              0.0000     0.8183 r
  io_cmd_o[108] (out)                                             0.1784   -0.0332 @   0.7851 r
  data arrival time                                                                    0.7851

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7851
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8851


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3419     0.3419
  fifo_0__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)                 0.1726    0.0000     0.3419 r
  fifo_0__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)                   0.1053    0.2458 @   0.5878 f
  fifo_0__mem_fifo/dff/data_o[22] (net)         2      33.3634              0.0000     0.5878 f
  fifo_0__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5878 f
  fifo_0__mem_fifo/data_o[22] (net)                    33.3634              0.0000     0.5878 f
  fifo_0__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_2)                   0.0000     0.5878 f
  fifo_lo[20] (net)                                    33.3634              0.0000     0.5878 f
  U1800/IN1 (MUX21X1)                                             0.1055   -0.0128 @   0.5750 f
  U1800/Q (MUX21X1)                                               0.3019    0.2112 @   0.7862 f
  io_cmd_o[22] (net)                            4      91.8187              0.0000     0.7862 f
  io_cmd_o[22] (out)                                              0.3019   -0.0011 @   0.7851 f
  data arrival time                                                                    0.7851

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7851
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8851


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3478     0.3478
  fifo_1__mem_fifo/dff/data_r_reg_20_/CLK (DFFX1)                 0.1882    0.0000     0.3478 r
  fifo_1__mem_fifo/dff/data_r_reg_20_/Q (DFFX1)                   0.1298    0.2358     0.5837 r
  fifo_1__mem_fifo/dff/data_o[20] (net)         2      38.2747              0.0000     0.5837 r
  fifo_1__mem_fifo/dff/data_o[20] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5837 r
  fifo_1__mem_fifo/data_o[20] (net)                    38.2747              0.0000     0.5837 r
  fifo_1__mem_fifo/data_o[20] (bsg_one_fifo_width_p570_3)                   0.0000     0.5837 r
  fifo_lo[67] (net)                                    38.2747              0.0000     0.5837 r
  U1796/IN2 (MUX21X1)                                             0.1298   -0.0027 &   0.5810 r
  U1796/Q (MUX21X1)                                               0.3327    0.2192 @   0.8002 r
  io_cmd_o[20] (net)                            4      99.6697              0.0000     0.8002 r
  io_cmd_o[20] (out)                                              0.3327   -0.0149 @   0.7853 r
  data arrival time                                                                    0.7853

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7853
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8853


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3451     0.3451
  fifo_1__mem_fifo/dff/data_r_reg_44_/CLK (DFFX1)                 0.1877    0.0000     0.3451 r
  fifo_1__mem_fifo/dff/data_r_reg_44_/Q (DFFX1)                   0.1215    0.2294 @   0.5744 r
  fifo_1__mem_fifo/dff/data_o[44] (net)         2      33.8468              0.0000     0.5744 r
  fifo_1__mem_fifo/dff/data_o[44] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5744 r
  fifo_1__mem_fifo/data_o[44] (net)                    33.8468              0.0000     0.5744 r
  fifo_1__mem_fifo/data_o[44] (bsg_one_fifo_width_p570_3)                   0.0000     0.5744 r
  fifo_lo[91] (net)                                    33.8468              0.0000     0.5744 r
  U1844/IN2 (MUX21X1)                                             0.1217   -0.0283 @   0.5462 r
  U1844/Q (MUX21X1)                                               0.2528    0.1902 @   0.7363 r
  io_cmd_o[44] (net)                            4      75.1227              0.0000     0.7363 r
  U1845/INP (NBUFFX2)                                             0.2528   -0.0361 @   0.7003 r
  U1845/Z (NBUFFX2)                                               0.0406    0.0890     0.7893 r
  mem_cmd_o[44] (net)                           1       5.1836              0.0000     0.7893 r
  mem_cmd_o[44] (out)                                             0.0406   -0.0032 &   0.7861 r
  data arrival time                                                                    0.7861

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7861
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8861


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3310     0.3310
  fifo_0__mem_fifo/dff/data_r_reg_24_/CLK (DFFX1)                 0.1881    0.0000     0.3310 r
  fifo_0__mem_fifo/dff/data_r_reg_24_/Q (DFFX1)                   0.0793    0.2118     0.5428 r
  fifo_0__mem_fifo/dff/data_o[24] (net)         2      19.9842              0.0000     0.5428 r
  fifo_0__mem_fifo/dff/data_o[24] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5428 r
  fifo_0__mem_fifo/data_o[24] (net)                    19.9842              0.0000     0.5428 r
  fifo_0__mem_fifo/data_o[24] (bsg_one_fifo_width_p570_2)                   0.0000     0.5428 r
  fifo_lo[22] (net)                                    19.9842              0.0000     0.5428 r
  U1804/IN1 (MUX21X1)                                             0.0793   -0.0091 &   0.5337 r
  U1804/Q (MUX21X1)                                               0.2961    0.1938 @   0.7275 r
  io_cmd_o[24] (net)                            5      88.4765              0.0000     0.7275 r
  U1805/INP (NBUFFX2)                                             0.2961   -0.0299 @   0.6976 r
  U1805/Z (NBUFFX2)                                               0.0391    0.0907     0.7883 r
  mem_cmd_o[24] (net)                           1       2.2970              0.0000     0.7883 r
  mem_cmd_o[24] (out)                                             0.0391   -0.0021 &   0.7862 r
  data arrival time                                                                    0.7862

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7862
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8862


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3315     0.3315
  fifo_0__mem_fifo/dff/data_r_reg_39_/CLK (DFFX1)                 0.1887    0.0000     0.3315 r
  fifo_0__mem_fifo/dff/data_r_reg_39_/Q (DFFX1)                   0.0607    0.2022     0.5337 r
  fifo_0__mem_fifo/dff/data_o[39] (net)         2      12.9378              0.0000     0.5337 r
  fifo_0__mem_fifo/dff/data_o[39] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5337 r
  fifo_0__mem_fifo/data_o[39] (net)                    12.9378              0.0000     0.5337 r
  fifo_0__mem_fifo/data_o[39] (bsg_one_fifo_width_p570_2)                   0.0000     0.5337 r
  fifo_lo[37] (net)                                    12.9378              0.0000     0.5337 r
  U1834/IN1 (MUX21X1)                                             0.0607    0.0003 &   0.5340 r
  U1834/Q (MUX21X1)                                               0.3071    0.1939 @   0.7279 r
  io_cmd_o[39] (net)                            5      92.0481              0.0000     0.7279 r
  U1835/INP (NBUFFX2)                                             0.3071   -0.0324 @   0.6955 r
  U1835/Z (NBUFFX2)                                               0.0474    0.0987     0.7942 r
  mem_cmd_o[39] (net)                           1       8.4315              0.0000     0.7942 r
  mem_cmd_o[39] (out)                                             0.0474   -0.0079 &   0.7863 r
  data arrival time                                                                    0.7863

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7863
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8863


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3312     0.3312
  fifo_0__mem_fifo/dff/data_r_reg_30_/CLK (DFFX1)                 0.1881    0.0000     0.3312 r
  fifo_0__mem_fifo/dff/data_r_reg_30_/Q (DFFX1)                   0.0631    0.2035     0.5347 r
  fifo_0__mem_fifo/dff/data_o[30] (net)         2      13.8717              0.0000     0.5347 r
  fifo_0__mem_fifo/dff/data_o[30] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5347 r
  fifo_0__mem_fifo/data_o[30] (net)                    13.8717              0.0000     0.5347 r
  fifo_0__mem_fifo/data_o[30] (bsg_one_fifo_width_p570_2)                   0.0000     0.5347 r
  fifo_lo[28] (net)                                    13.8717              0.0000     0.5347 r
  U1816/IN1 (MUX21X1)                                             0.0631    0.0005 &   0.5352 r
  U1816/Q (MUX21X1)                                               0.3036    0.1928 @   0.7280 r
  io_cmd_o[30] (net)                            4      90.8683              0.0000     0.7280 r
  U1817/INP (NBUFFX2)                                             0.3036   -0.0274 @   0.7006 r
  U1817/Z (NBUFFX2)                                               0.0404    0.0924     0.7930 r
  mem_cmd_o[30] (net)                           1       3.0735              0.0000     0.7930 r
  mem_cmd_o[30] (out)                                             0.0404   -0.0062 &   0.7868 r
  data arrival time                                                                    0.7868

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7868
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8868


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3457     0.3457
  fifo_1__mem_fifo/dff/data_r_reg_17_/CLK (DFFX1)                 0.1880    0.0000     0.3457 r
  fifo_1__mem_fifo/dff/data_r_reg_17_/Q (DFFX1)                   0.0761    0.2102     0.5559 r
  fifo_1__mem_fifo/dff/data_o[17] (net)         2      18.7685              0.0000     0.5559 r
  fifo_1__mem_fifo/dff/data_o[17] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5559 r
  fifo_1__mem_fifo/data_o[17] (net)                    18.7685              0.0000     0.5559 r
  fifo_1__mem_fifo/data_o[17] (bsg_one_fifo_width_p570_3)                   0.0000     0.5559 r
  fifo_lo[64] (net)                                    18.7685              0.0000     0.5559 r
  U1790/IN2 (MUX21X1)                                             0.0761   -0.0010 &   0.5549 r
  U1790/Q (MUX21X1)                                               0.4400    0.2432 @   0.7981 r
  io_cmd_o[17] (net)                            4     131.9770              0.0000     0.7981 r
  io_cmd_o[17] (out)                                              0.4400   -0.0111 @   0.7870 r
  data arrival time                                                                    0.7870

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7870
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8870


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3448     0.3448
  fifo_1__mem_fifo/dff/data_r_reg_29_/CLK (DFFX1)                 0.1877    0.0000     0.3448 r
  fifo_1__mem_fifo/dff/data_r_reg_29_/Q (DFFX1)                   0.0943    0.2194     0.5642 r
  fifo_1__mem_fifo/dff/data_o[29] (net)         2      25.6465              0.0000     0.5642 r
  fifo_1__mem_fifo/dff/data_o[29] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5642 r
  fifo_1__mem_fifo/data_o[29] (net)                    25.6465              0.0000     0.5642 r
  fifo_1__mem_fifo/data_o[29] (bsg_one_fifo_width_p570_3)                   0.0000     0.5642 r
  fifo_lo[76] (net)                                    25.6465              0.0000     0.5642 r
  U1814/IN2 (MUX21X1)                                             0.0943   -0.0139 &   0.5503 r
  U1814/Q (MUX21X1)                                               0.3311    0.2102 @   0.7604 r
  io_cmd_o[29] (net)                            4      98.9177              0.0000     0.7604 r
  io_cmd_o[29] (out)                                              0.3311    0.0274 @   0.7878 r
  data arrival time                                                                    0.7878

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7878
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8878


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3477     0.3477
  fifo_1__mem_fifo/dff/data_r_reg_25_/CLK (DFFX1)                 0.1882    0.0000     0.3477 r
  fifo_1__mem_fifo/dff/data_r_reg_25_/Q (DFFX1)                   0.1073    0.2257 @   0.5733 r
  fifo_1__mem_fifo/dff/data_o[25] (net)         2      30.7155              0.0000     0.5733 r
  fifo_1__mem_fifo/dff/data_o[25] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5733 r
  fifo_1__mem_fifo/data_o[25] (net)                    30.7155              0.0000     0.5733 r
  fifo_1__mem_fifo/data_o[25] (bsg_one_fifo_width_p570_3)                   0.0000     0.5733 r
  fifo_lo[72] (net)                                    30.7155              0.0000     0.5733 r
  U1806/IN2 (MUX21X1)                                             0.1074   -0.0009 @   0.5724 r
  U1806/Q (MUX21X1)                                               0.3441    0.2173 @   0.7897 r
  io_cmd_o[25] (net)                            6     102.8959              0.0000     0.7897 r
  io_cmd_o[25] (out)                                              0.3441   -0.0018 @   0.7879 r
  data arrival time                                                                    0.7879

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7879
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8879


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3313     0.3313
  fifo_0__mem_fifo/dff/data_r_reg_42_/CLK (DFFX1)                 0.1887    0.0000     0.3313 r
  fifo_0__mem_fifo/dff/data_r_reg_42_/Q (DFFX1)                   0.0485    0.2162     0.5475 f
  fifo_0__mem_fifo/dff/data_o[42] (net)         2      10.5766              0.0000     0.5475 f
  fifo_0__mem_fifo/dff/data_o[42] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5475 f
  fifo_0__mem_fifo/data_o[42] (net)                    10.5766              0.0000     0.5475 f
  fifo_0__mem_fifo/data_o[42] (bsg_one_fifo_width_p570_2)                   0.0000     0.5475 f
  fifo_lo[40] (net)                                    10.5766              0.0000     0.5475 f
  U1840/IN1 (MUX21X1)                                             0.0485   -0.0012 &   0.5463 f
  U1840/Q (MUX21X1)                                               0.2632    0.1872 @   0.7335 f
  io_cmd_o[42] (net)                            5      80.1370              0.0000     0.7335 f
  U1841/INP (NBUFFX2)                                             0.2632   -0.0166 @   0.7169 f
  U1841/Z (NBUFFX2)                                               0.0348    0.0751     0.7920 f
  mem_cmd_o[42] (net)                           1       3.9854              0.0000     0.7920 f
  mem_cmd_o[42] (out)                                             0.0348   -0.0039 &   0.7881 f
  data arrival time                                                                    0.7881

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7881
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8881


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3308     0.3308
  fifo_0__mem_fifo/dff/data_r_reg_8_/CLK (DFFX1)                  0.1881    0.0000     0.3308 r
  fifo_0__mem_fifo/dff/data_r_reg_8_/Q (DFFX1)                    0.0590    0.2233     0.5541 f
  fifo_0__mem_fifo/dff/data_o[8] (net)          2      15.2267              0.0000     0.5541 f
  fifo_0__mem_fifo/dff/data_o[8] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5541 f
  fifo_0__mem_fifo/data_o[8] (net)                     15.2267              0.0000     0.5541 f
  fifo_0__mem_fifo/data_o[8] (bsg_one_fifo_width_p570_2)                    0.0000     0.5541 f
  fifo_lo[6] (net)                                     15.2267              0.0000     0.5541 f
  U1772/IN1 (MUX21X1)                                             0.0590   -0.0038 &   0.5503 f
  U1772/Q (MUX21X1)                                               0.2717    0.1926 @   0.7428 f
  io_cmd_o[8] (net)                             4      82.8173              0.0000     0.7428 f
  U1773/INP (NBUFFX2)                                             0.2717   -0.0294 @   0.7134 f
  U1773/Z (NBUFFX2)                                               0.0342    0.0748     0.7882 f
  mem_cmd_o[8] (net)                            1       3.2368              0.0000     0.7882 f
  mem_cmd_o[8] (out)                                              0.0342    0.0000 &   0.7882 f
  data arrival time                                                                    0.7882

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7882
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8882


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3320     0.3320
  fifo_0__mem_fifo/dff/data_r_reg_2_/CLK (DFFX1)                  0.1881    0.0000     0.3320 r
  fifo_0__mem_fifo/dff/data_r_reg_2_/Q (DFFX1)                    0.0672    0.2057     0.5377 r
  fifo_0__mem_fifo/dff/data_o[2] (net)          2      15.4270              0.0000     0.5377 r
  fifo_0__mem_fifo/dff/data_o[2] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5377 r
  fifo_0__mem_fifo/data_o[2] (net)                     15.4270              0.0000     0.5377 r
  fifo_0__mem_fifo/data_o[2] (bsg_one_fifo_width_p570_2)                    0.0000     0.5377 r
  fifo_lo[1] (net)                                     15.4270              0.0000     0.5377 r
  U1762/IN1 (MUX21X1)                                             0.0672   -0.0118 &   0.5259 r
  U1762/Q (MUX21X1)                                               0.4008    0.2260 @   0.7519 r
  io_cmd_o[2] (net)                             4     120.4175              0.0000     0.7519 r
  io_cmd_o[2] (out)                                               0.4008    0.0374 @   0.7893 r
  data arrival time                                                                    0.7893

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7893
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8893


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3310     0.3310
  fifo_0__mem_fifo/dff/data_r_reg_33_/CLK (DFFX1)                 0.1881    0.0000     0.3310 r
  fifo_0__mem_fifo/dff/data_r_reg_33_/Q (DFFX1)                   0.0595    0.2015     0.5324 r
  fifo_0__mem_fifo/dff/data_o[33] (net)         2      12.4722              0.0000     0.5324 r
  fifo_0__mem_fifo/dff/data_o[33] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5324 r
  fifo_0__mem_fifo/data_o[33] (net)                    12.4722              0.0000     0.5324 r
  fifo_0__mem_fifo/data_o[33] (bsg_one_fifo_width_p570_2)                   0.0000     0.5324 r
  fifo_lo[31] (net)                                    12.4722              0.0000     0.5324 r
  U1822/IN1 (MUX21X1)                                             0.0595   -0.0015 &   0.5309 r
  U1822/Q (MUX21X1)                                               0.2816    0.1838 @   0.7147 r
  io_cmd_o[33] (net)                            4      83.8682              0.0000     0.7147 r
  U1823/INP (NBUFFX2)                                             0.2816   -0.0167 @   0.6980 r
  U1823/Z (NBUFFX2)                                               0.0494    0.0988     0.7967 r
  mem_cmd_o[33] (net)                           1      11.0355              0.0000     0.7967 r
  mem_cmd_o[33] (out)                                             0.0494   -0.0072 &   0.7895 r
  data arrival time                                                                    0.7895

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7895
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8895


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3451     0.3451
  fifo_1__mem_fifo/dff/data_r_reg_46_/CLK (DFFX1)                 0.1877    0.0000     0.3451 r
  fifo_1__mem_fifo/dff/data_r_reg_46_/Q (DFFX1)                   0.1020    0.2232 @   0.5683 r
  fifo_1__mem_fifo/dff/data_o[46] (net)         2      28.7807              0.0000     0.5683 r
  fifo_1__mem_fifo/dff/data_o[46] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5683 r
  fifo_1__mem_fifo/data_o[46] (net)                    28.7807              0.0000     0.5683 r
  fifo_1__mem_fifo/data_o[46] (bsg_one_fifo_width_p570_3)                   0.0000     0.5683 r
  fifo_lo[93] (net)                                    28.7807              0.0000     0.5683 r
  U1848/IN2 (MUX21X1)                                             0.1020   -0.0224 @   0.5459 r
  U1848/Q (MUX21X1)                                               0.2526    0.1854 @   0.7312 r
  io_cmd_o[46] (net)                            4      74.8684              0.0000     0.7312 r
  U1849/INP (NBUFFX2)                                             0.2526   -0.0264 @   0.7048 r
  U1849/Z (NBUFFX2)                                               0.0396    0.0881     0.7929 r
  mem_cmd_o[46] (net)                           1       4.3699              0.0000     0.7929 r
  mem_cmd_o[46] (out)                                             0.0396   -0.0028 &   0.7900 r
  data arrival time                                                                    0.7900

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7900
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8900


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_101_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[101]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3090     0.3090
  fifo_1__mem_fifo/dff/data_r_reg_101_/CLK (DFFX1)                0.1271    0.0000     0.3090 r
  fifo_1__mem_fifo/dff/data_r_reg_101_/Q (DFFX1)                  0.0385    0.1839     0.4929 r
  fifo_1__mem_fifo/dff/data_o[101] (net)        2       4.5973              0.0000     0.4929 r
  fifo_1__mem_fifo/dff/data_o[101] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.4929 r
  fifo_1__mem_fifo/data_o[101] (net)                    4.5973              0.0000     0.4929 r
  fifo_1__mem_fifo/data_o[101] (bsg_one_fifo_width_p570_3)                  0.0000     0.4929 r
  fifo_lo[141] (net)                                    4.5973              0.0000     0.4929 r
  U1945/IN2 (AND2X1)                                              0.0385    0.0000 &   0.4929 r
  U1945/Q (AND2X1)                                                0.2596    0.1563 @   0.6492 r
  io_cmd_o[101] (net)                           4      78.9281              0.0000     0.6492 r
  U1946/INP (NBUFFX2)                                             0.2596    0.0127 @   0.6618 r
  U1946/Z (NBUFFX2)                                               0.1551    0.1402 @   0.8020 r
  mem_cmd_o[101] (net)                          1      79.8515              0.0000     0.8020 r
  mem_cmd_o[101] (out)                                            0.1551   -0.0115 @   0.7905 r
  data arrival time                                                                    0.7905

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7905
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8905


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3516     0.3516
  fifo_0__mem_fifo/dff/data_r_reg_19_/CLK (DFFX1)                 0.1887    0.0000     0.3516 r
  fifo_0__mem_fifo/dff/data_r_reg_19_/Q (DFFX1)                   0.0424    0.1916     0.5432 r
  fifo_0__mem_fifo/dff/data_o[19] (net)         2       6.0399              0.0000     0.5432 r
  fifo_0__mem_fifo/dff/data_o[19] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5432 r
  fifo_0__mem_fifo/data_o[19] (net)                     6.0399              0.0000     0.5432 r
  fifo_0__mem_fifo/data_o[19] (bsg_one_fifo_width_p570_2)                   0.0000     0.5432 r
  fifo_lo[17] (net)                                     6.0399              0.0000     0.5432 r
  U1794/IN1 (MUX21X1)                                             0.0424    0.0000 &   0.5433 r
  U1794/Q (MUX21X1)                                               0.3257    0.1962 @   0.7395 r
  io_cmd_o[19] (net)                            4      97.7939              0.0000     0.7395 r
  U1795/INP (NBUFFX2)                                             0.3257   -0.0452 @   0.6943 r
  U1795/Z (NBUFFX2)                                               0.0585    0.1098 @   0.8041 r
  mem_cmd_o[19] (net)                           1      17.1157              0.0000     0.8041 r
  mem_cmd_o[19] (out)                                             0.0585   -0.0132 @   0.7909 r
  data arrival time                                                                    0.7909

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7909
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8909


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[108]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3056     0.3056
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1842    0.0000     0.3056 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3106    0.3533 @   0.6590 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     116.8685              0.0000     0.6590 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6590 f
  fifo_1__mem_fifo/v_o (net)                          116.8685              0.0000     0.6590 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6590 f
  n2383 (net)                                         116.8685              0.0000     0.6590 f
  U1959/IN1 (AND2X1)                                              0.3106    0.0029 @   0.6619 f
  U1959/Q (AND2X1)                                                0.1775    0.1639 @   0.8258 f
  io_cmd_o[108] (net)                           4      50.9485              0.0000     0.8258 f
  io_cmd_o[108] (out)                                             0.1775   -0.0348 @   0.7911 f
  data arrival time                                                                    0.7911

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7911
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8911


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3316     0.3316
  fifo_0__mem_fifo/dff/data_r_reg_16_/CLK (DFFX1)                 0.1885    0.0000     0.3316 r
  fifo_0__mem_fifo/dff/data_r_reg_16_/Q (DFFX1)                   0.0609    0.2245     0.5561 f
  fifo_0__mem_fifo/dff/data_o[16] (net)         2      16.1045              0.0000     0.5561 f
  fifo_0__mem_fifo/dff/data_o[16] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5561 f
  fifo_0__mem_fifo/data_o[16] (net)                    16.1045              0.0000     0.5561 f
  fifo_0__mem_fifo/data_o[16] (bsg_one_fifo_width_p570_2)                   0.0000     0.5561 f
  fifo_lo[14] (net)                                    16.1045              0.0000     0.5561 f
  U1788/IN1 (MUX21X1)                                             0.0609   -0.0056 &   0.5506 f
  U1788/Q (MUX21X1)                                               0.2776    0.1960 @   0.7466 f
  io_cmd_o[16] (net)                            4      84.9193              0.0000     0.7466 f
  U1789/INP (NBUFFX2)                                             0.2776   -0.0363 @   0.7102 f
  U1789/Z (NBUFFX2)                                               0.0414    0.0813     0.7915 f
  mem_cmd_o[16] (net)                           1       8.8374              0.0000     0.7915 f
  mem_cmd_o[16] (out)                                             0.0414    0.0003 &   0.7918 f
  data arrival time                                                                    0.7918

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7918
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8918


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[90]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3056     0.3056
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1842    0.0000     0.3056 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3778    0.3392 @   0.6449 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     119.2301              0.0000     0.6449 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6449 r
  fifo_1__mem_fifo/v_o (net)                          119.2301              0.0000     0.6449 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6449 r
  n2383 (net)                                         119.2301              0.0000     0.6449 r
  U1923/IN1 (AND2X1)                                              0.3782    0.0025 @   0.6474 r
  U1923/Q (AND2X1)                                                0.2039    0.1824 @   0.8298 r
  io_cmd_o[90] (net)                            4      60.1687              0.0000     0.8298 r
  io_cmd_o[90] (out)                                              0.2047   -0.0374 @   0.7925 r
  data arrival time                                                                    0.7925

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7925
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8925


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3310     0.3310
  fifo_0__mem_fifo/dff/data_r_reg_7_/CLK (DFFX1)                  0.1889    0.0000     0.3310 r
  fifo_0__mem_fifo/dff/data_r_reg_7_/Q (DFFX1)                    0.0782    0.2352     0.5663 f
  fifo_0__mem_fifo/dff/data_o[7] (net)          2      23.7583              0.0000     0.5663 f
  fifo_0__mem_fifo/dff/data_o[7] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5663 f
  fifo_0__mem_fifo/data_o[7] (net)                     23.7583              0.0000     0.5663 f
  fifo_0__mem_fifo/data_o[7] (bsg_one_fifo_width_p570_2)                    0.0000     0.5663 f
  fifo_lo[5] (net)                                     23.7583              0.0000     0.5663 f
  U1770/IN1 (MUX21X1)                                             0.0782   -0.0057 &   0.5606 f
  U1770/Q (MUX21X1)                                               0.2851    0.2023 @   0.7629 f
  io_cmd_o[7] (net)                             4      87.3357              0.0000     0.7629 f
  U1771/INP (NBUFFX2)                                             0.2851   -0.0444 @   0.7185 f
  U1771/Z (NBUFFX2)                                               0.0400    0.0802     0.7987 f
  mem_cmd_o[7] (net)                            1       7.4885              0.0000     0.7987 f
  mem_cmd_o[7] (out)                                              0.0400   -0.0058 &   0.7930 f
  data arrival time                                                                    0.7930

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7930
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8930


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3310     0.3310
  fifo_0__mem_fifo/dff/data_r_reg_24_/CLK (DFFX1)                 0.1881    0.0000     0.3310 r
  fifo_0__mem_fifo/dff/data_r_reg_24_/Q (DFFX1)                   0.0683    0.2290     0.5600 f
  fifo_0__mem_fifo/dff/data_o[24] (net)         2      19.3584              0.0000     0.5600 f
  fifo_0__mem_fifo/dff/data_o[24] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5600 f
  fifo_0__mem_fifo/data_o[24] (net)                    19.3584              0.0000     0.5600 f
  fifo_0__mem_fifo/data_o[24] (bsg_one_fifo_width_p570_2)                   0.0000     0.5600 f
  fifo_lo[22] (net)                                    19.3584              0.0000     0.5600 f
  U1804/IN1 (MUX21X1)                                             0.0683   -0.0086 &   0.5514 f
  U1804/Q (MUX21X1)                                               0.2869    0.2004 @   0.7518 f
  io_cmd_o[24] (net)                            5      87.6331              0.0000     0.7518 f
  U1805/INP (NBUFFX2)                                             0.2869   -0.0315 @   0.7204 f
  U1805/Z (NBUFFX2)                                               0.0337    0.0745     0.7949 f
  mem_cmd_o[24] (net)                           1       2.2970              0.0000     0.7949 f
  mem_cmd_o[24] (out)                                             0.0337   -0.0018 &   0.7931 f
  data arrival time                                                                    0.7931

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7931
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8931


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3451     0.3451
  fifo_1__mem_fifo/dff/data_r_reg_44_/CLK (DFFX1)                 0.1877    0.0000     0.3451 r
  fifo_1__mem_fifo/dff/data_r_reg_44_/Q (DFFX1)                   0.1045    0.2471 @   0.5921 f
  fifo_1__mem_fifo/dff/data_o[44] (net)         2      33.2583              0.0000     0.5921 f
  fifo_1__mem_fifo/dff/data_o[44] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5921 f
  fifo_1__mem_fifo/data_o[44] (net)                    33.2583              0.0000     0.5921 f
  fifo_1__mem_fifo/data_o[44] (bsg_one_fifo_width_p570_3)                   0.0000     0.5921 f
  fifo_lo[91] (net)                                    33.2583              0.0000     0.5921 f
  U1844/IN2 (MUX21X1)                                             0.1047   -0.0249 @   0.5672 f
  U1844/Q (MUX21X1)                                               0.2454    0.1910 @   0.7582 f
  io_cmd_o[44] (net)                            4      74.3770              0.0000     0.7582 f
  U1845/INP (NBUFFX2)                                             0.2454   -0.0371 @   0.7211 f
  U1845/Z (NBUFFX2)                                               0.0355    0.0751     0.7962 f
  mem_cmd_o[44] (net)                           1       5.1836              0.0000     0.7962 f
  mem_cmd_o[44] (out)                                             0.0355   -0.0029 &   0.7932 f
  data arrival time                                                                    0.7932

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7932
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8932


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3315     0.3315
  fifo_0__mem_fifo/dff/data_r_reg_39_/CLK (DFFX1)                 0.1887    0.0000     0.3315 r
  fifo_0__mem_fifo/dff/data_r_reg_39_/Q (DFFX1)                   0.0524    0.2189     0.5504 f
  fifo_0__mem_fifo/dff/data_o[39] (net)         2      12.3120              0.0000     0.5504 f
  fifo_0__mem_fifo/dff/data_o[39] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5504 f
  fifo_0__mem_fifo/data_o[39] (net)                    12.3120              0.0000     0.5504 f
  fifo_0__mem_fifo/data_o[39] (bsg_one_fifo_width_p570_2)                   0.0000     0.5504 f
  fifo_lo[37] (net)                                    12.3120              0.0000     0.5504 f
  U1834/IN1 (MUX21X1)                                             0.0524    0.0003 &   0.5507 f
  U1834/Q (MUX21X1)                                               0.2960    0.2013 @   0.7520 f
  io_cmd_o[39] (net)                            5      90.5636              0.0000     0.7520 f
  U1835/INP (NBUFFX2)                                             0.2960   -0.0335 @   0.7185 f
  U1835/Z (NBUFFX2)                                               0.0417    0.0819     0.8004 f
  mem_cmd_o[39] (net)                           1       8.4315              0.0000     0.8004 f
  mem_cmd_o[39] (out)                                             0.0417   -0.0071 &   0.7933 f
  data arrival time                                                                    0.7933

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7933
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8933


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3471     0.3471
  fifo_1__mem_fifo/dff/data_r_reg_18_/CLK (DFFX1)                 0.1882    0.0000     0.3471 r
  fifo_1__mem_fifo/dff/data_r_reg_18_/Q (DFFX1)                   0.0719    0.2313     0.5784 f
  fifo_1__mem_fifo/dff/data_o[18] (net)         2      20.9563              0.0000     0.5784 f
  fifo_1__mem_fifo/dff/data_o[18] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5784 f
  fifo_1__mem_fifo/data_o[18] (net)                    20.9563              0.0000     0.5784 f
  fifo_1__mem_fifo/data_o[18] (bsg_one_fifo_width_p570_3)                   0.0000     0.5784 f
  fifo_lo[65] (net)                                    20.9563              0.0000     0.5784 f
  U1792/IN2 (MUX21X1)                                             0.0719   -0.0028 &   0.5755 f
  U1792/Q (MUX21X1)                                               0.3302    0.2198 @   0.7953 f
  io_cmd_o[18] (net)                            4     101.2294              0.0000     0.7953 f
  io_cmd_o[18] (out)                                              0.3302   -0.0016 @   0.7937 f
  data arrival time                                                                    0.7937

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7937
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8937


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3317     0.3317
  fifo_0__mem_fifo/dff/data_r_reg_28_/CLK (DFFX1)                 0.1886    0.0000     0.3317 r
  fifo_0__mem_fifo/dff/data_r_reg_28_/Q (DFFX1)                   0.0390    0.1893     0.5210 r
  fifo_0__mem_fifo/dff/data_o[28] (net)         2       4.8124              0.0000     0.5210 r
  fifo_0__mem_fifo/dff/data_o[28] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5210 r
  fifo_0__mem_fifo/data_o[28] (net)                     4.8124              0.0000     0.5210 r
  fifo_0__mem_fifo/data_o[28] (bsg_one_fifo_width_p570_2)                   0.0000     0.5210 r
  fifo_lo[26] (net)                                     4.8124              0.0000     0.5210 r
  U1812/IN1 (MUX21X1)                                             0.0390    0.0000 &   0.5211 r
  U1812/Q (MUX21X1)                                               0.1434    0.1266 @   0.6476 r
  n2630 (net)                                   1      39.3398              0.0000     0.6476 r
  icc_place1890/INP (NBUFFX2)                                     0.1437   -0.0160 @   0.6316 r
  icc_place1890/Z (NBUFFX2)                                       0.2814    0.1550 @   0.7866 r
  mem_cmd_o[28] (net)                           4     158.2592              0.0000     0.7866 r
  mem_cmd_o[28] (out)                                             0.2814    0.0078 @   0.7944 r
  data arrival time                                                                    0.7944

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7944
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8944


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3312     0.3312
  fifo_0__mem_fifo/dff/data_r_reg_30_/CLK (DFFX1)                 0.1881    0.0000     0.3312 r
  fifo_0__mem_fifo/dff/data_r_reg_30_/Q (DFFX1)                   0.0545    0.2203     0.5515 f
  fifo_0__mem_fifo/dff/data_o[30] (net)         2      13.2459              0.0000     0.5515 f
  fifo_0__mem_fifo/dff/data_o[30] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5515 f
  fifo_0__mem_fifo/data_o[30] (net)                    13.2459              0.0000     0.5515 f
  fifo_0__mem_fifo/data_o[30] (bsg_one_fifo_width_p570_2)                   0.0000     0.5515 f
  fifo_lo[28] (net)                                    13.2459              0.0000     0.5515 f
  U1816/IN1 (MUX21X1)                                             0.0545    0.0005 &   0.5520 f
  U1816/Q (MUX21X1)                                               0.2949    0.2009 @   0.7529 f
  io_cmd_o[30] (net)                            4      90.1225              0.0000     0.7529 f
  U1817/INP (NBUFFX2)                                             0.2949   -0.0281 @   0.7247 f
  U1817/Z (NBUFFX2)                                               0.0350    0.0758     0.8005 f
  mem_cmd_o[30] (net)                           1       3.0735              0.0000     0.8005 f
  mem_cmd_o[30] (out)                                             0.0350   -0.0054 &   0.7952 f
  data arrival time                                                                    0.7952

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7952
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8952


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3459     0.3459
  fifo_1__mem_fifo/dff/data_r_reg_31_/CLK (DFFX1)                 0.1880    0.0000     0.3459 r
  fifo_1__mem_fifo/dff/data_r_reg_31_/Q (DFFX1)                   0.1017    0.2230 @   0.5689 r
  fifo_1__mem_fifo/dff/data_o[31] (net)         2      28.7020              0.0000     0.5689 r
  fifo_1__mem_fifo/dff/data_o[31] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5689 r
  fifo_1__mem_fifo/data_o[31] (net)                    28.7020              0.0000     0.5689 r
  fifo_1__mem_fifo/data_o[31] (bsg_one_fifo_width_p570_3)                   0.0000     0.5689 r
  fifo_lo[78] (net)                                    28.7020              0.0000     0.5689 r
  U1818/IN2 (MUX21X1)                                             0.1017    0.0007 @   0.5696 r
  U1818/Q (MUX21X1)                                               0.3257    0.2103 @   0.7799 r
  io_cmd_o[31] (net)                            4      97.3685              0.0000     0.7799 r
  io_cmd_o[31] (out)                                              0.3257    0.0160 @   0.7959 r
  data arrival time                                                                    0.7959

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7959
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8959


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[58]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3056     0.3056
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1842    0.0000     0.3056 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3778    0.3392 @   0.6449 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     119.2301              0.0000     0.6449 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6449 r
  fifo_1__mem_fifo/v_o (net)                          119.2301              0.0000     0.6449 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6449 r
  n2383 (net)                                         119.2301              0.0000     0.6449 r
  U1858/IN1 (AND2X1)                                              0.3795    0.0013 @   0.6462 r
  U1858/Q (AND2X1)                                                0.1876    0.1752 @   0.8214 r
  io_cmd_o[58] (net)                            4      54.6193              0.0000     0.8214 r
  io_cmd_o[58] (out)                                              0.1884   -0.0250 @   0.7964 r
  data arrival time                                                                    0.7964

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7964
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8964


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3516     0.3516
  fifo_0__mem_fifo/dff/data_r_reg_29_/CLK (DFFX1)                 0.1886    0.0000     0.3516 r
  fifo_0__mem_fifo/dff/data_r_reg_29_/Q (DFFX1)                   0.1036    0.2240 @   0.5756 r
  fifo_0__mem_fifo/dff/data_o[29] (net)         2      29.3955              0.0000     0.5756 r
  fifo_0__mem_fifo/dff/data_o[29] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5756 r
  fifo_0__mem_fifo/data_o[29] (net)                    29.3955              0.0000     0.5756 r
  fifo_0__mem_fifo/data_o[29] (bsg_one_fifo_width_p570_2)                   0.0000     0.5756 r
  fifo_lo[27] (net)                                    29.3955              0.0000     0.5756 r
  U1814/IN1 (MUX21X1)                                             0.1037   -0.0164 @   0.5591 r
  U1814/Q (MUX21X1)                                               0.3311    0.2102 @   0.7693 r
  io_cmd_o[29] (net)                            4      98.9177              0.0000     0.7693 r
  io_cmd_o[29] (out)                                              0.3311    0.0274 @   0.7967 r
  data arrival time                                                                    0.7967

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7967
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8967


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[63]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3056     0.3056
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1842    0.0000     0.3056 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3778    0.3392 @   0.6449 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     119.2301              0.0000     0.6449 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6449 r
  fifo_1__mem_fifo/v_o (net)                          119.2301              0.0000     0.6449 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6449 r
  n2383 (net)                                         119.2301              0.0000     0.6449 r
  U1869/IN1 (AND2X1)                                              0.3782    0.0027 @   0.6475 r
  U1869/Q (AND2X1)                                                0.1804    0.1721 @   0.8196 r
  io_cmd_o[63] (net)                            4      52.2757              0.0000     0.8196 r
  io_cmd_o[63] (out)                                              0.1812   -0.0228 @   0.7968 r
  data arrival time                                                                    0.7968

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7968
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8968


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[82]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3056     0.3056
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1842    0.0000     0.3056 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3778    0.3392 @   0.6449 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     119.2301              0.0000     0.6449 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6449 r
  fifo_1__mem_fifo/v_o (net)                          119.2301              0.0000     0.6449 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6449 r
  n2383 (net)                                         119.2301              0.0000     0.6449 r
  U1907/IN1 (AND2X1)                                              0.3796    0.0014 @   0.6462 r
  U1907/Q (AND2X1)                                                0.1953    0.1798 @   0.8261 r
  io_cmd_o[82] (net)                            4      58.3627              0.0000     0.8261 r
  io_cmd_o[82] (out)                                              0.1953   -0.0292 @   0.7969 r
  data arrival time                                                                    0.7969

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7969
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8969


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3475     0.3475
  fifo_1__mem_fifo/dff/data_r_reg_26_/CLK (DFFX1)                 0.1882    0.0000     0.3475 r
  fifo_1__mem_fifo/dff/data_r_reg_26_/Q (DFFX1)                   0.1609    0.2471 @   0.5946 r
  fifo_1__mem_fifo/dff/data_o[26] (net)         2      47.5276              0.0000     0.5946 r
  fifo_1__mem_fifo/dff/data_o[26] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5946 r
  fifo_1__mem_fifo/data_o[26] (net)                    47.5276              0.0000     0.5946 r
  fifo_1__mem_fifo/data_o[26] (bsg_one_fifo_width_p570_3)                   0.0000     0.5946 r
  fifo_lo[73] (net)                                    47.5276              0.0000     0.5946 r
  U1808/IN2 (MUX21X1)                                             0.1612   -0.0308 @   0.5638 r
  U1808/Q (MUX21X1)                                               0.2942    0.2124 @   0.7762 r
  io_cmd_o[26] (net)                            5      88.1003              0.0000     0.7762 r
  io_cmd_o[26] (out)                                              0.2942    0.0208 @   0.7970 r
  data arrival time                                                                    0.7970

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7970
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8970


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3467     0.3467
  fifo_1__mem_fifo/dff/data_r_reg_37_/CLK (DFFX1)                 0.1881    0.0000     0.3467 r
  fifo_1__mem_fifo/dff/data_r_reg_37_/Q (DFFX1)                   0.1117    0.2523 @   0.5990 f
  fifo_1__mem_fifo/dff/data_o[37] (net)         2      37.0827              0.0000     0.5990 f
  fifo_1__mem_fifo/dff/data_o[37] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5990 f
  fifo_1__mem_fifo/data_o[37] (net)                    37.0827              0.0000     0.5990 f
  fifo_1__mem_fifo/data_o[37] (bsg_one_fifo_width_p570_3)                   0.0000     0.5990 f
  fifo_lo[84] (net)                                    37.0827              0.0000     0.5990 f
  U1830/IN2 (MUX21X1)                                             0.1117    0.0001 @   0.5992 f
  U1830/Q (MUX21X1)                                               0.2686    0.2008 @   0.7999 f
  io_cmd_o[37] (net)                            5      81.4767              0.0000     0.7999 f
  io_cmd_o[37] (out)                                              0.2686   -0.0025 @   0.7974 f
  data arrival time                                                                    0.7974

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7974
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8974


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3315     0.3315
  fifo_0__mem_fifo/dff/data_r_reg_52_/CLK (DFFX1)                 0.1881    0.0000     0.3315 r
  fifo_0__mem_fifo/dff/data_r_reg_52_/Q (DFFX1)                   0.0857    0.2151     0.5465 r
  fifo_0__mem_fifo/dff/data_o[52] (net)         2      22.4050              0.0000     0.5465 r
  fifo_0__mem_fifo/dff/data_o[52] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5465 r
  fifo_0__mem_fifo/data_o[52] (net)                    22.4050              0.0000     0.5465 r
  fifo_0__mem_fifo/data_o[52] (bsg_one_fifo_width_p570_2)                   0.0000     0.5465 r
  fifo_lo[46] (net)                                    22.4050              0.0000     0.5465 r
  U1852/IN1 (MUX21X1)                                             0.0857   -0.0026 &   0.5440 r
  U1852/Q (MUX21X1)                                               0.2821    0.1902 @   0.7341 r
  io_cmd_o[52] (net)                            4      84.1051              0.0000     0.7341 r
  U1853/INP (NBUFFX2)                                             0.2821   -0.0250 @   0.7091 r
  U1853/Z (NBUFFX2)                                               0.0443    0.0943     0.8035 r
  mem_cmd_o[52] (net)                           1       6.9730              0.0000     0.8035 r
  mem_cmd_o[52] (out)                                             0.0443   -0.0060 &   0.7974 r
  data arrival time                                                                    0.7974

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7974
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8974


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3476     0.3476
  fifo_1__mem_fifo/dff/data_r_reg_21_/CLK (DFFX1)                 0.1882    0.0000     0.3476 r
  fifo_1__mem_fifo/dff/data_r_reg_21_/Q (DFFX1)                   0.0693    0.2296     0.5773 f
  fifo_1__mem_fifo/dff/data_o[21] (net)         2      19.7893              0.0000     0.5773 f
  fifo_1__mem_fifo/dff/data_o[21] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5773 f
  fifo_1__mem_fifo/data_o[21] (net)                    19.7893              0.0000     0.5773 f
  fifo_1__mem_fifo/data_o[21] (bsg_one_fifo_width_p570_3)                   0.0000     0.5773 f
  fifo_lo[68] (net)                                    19.7893              0.0000     0.5773 f
  U1798/IN2 (MUX21X1)                                             0.0693   -0.0035 &   0.5738 f
  U1798/Q (MUX21X1)                                               0.3352    0.2213 @   0.7951 f
  io_cmd_o[21] (net)                            4     102.7466              0.0000     0.7951 f
  io_cmd_o[21] (out)                                              0.3352    0.0024 @   0.7974 f
  data arrival time                                                                    0.7974

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7974
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8974


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3313     0.3313
  fifo_0__mem_fifo/dff/data_r_reg_36_/CLK (DFFX1)                 0.1881    0.0000     0.3313 r
  fifo_0__mem_fifo/dff/data_r_reg_36_/Q (DFFX1)                   0.0577    0.2005     0.5318 r
  fifo_0__mem_fifo/dff/data_o[36] (net)         2      11.7890              0.0000     0.5318 r
  fifo_0__mem_fifo/dff/data_o[36] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5318 r
  fifo_0__mem_fifo/data_o[36] (net)                    11.7890              0.0000     0.5318 r
  fifo_0__mem_fifo/data_o[36] (bsg_one_fifo_width_p570_2)                   0.0000     0.5318 r
  fifo_lo[34] (net)                                    11.7890              0.0000     0.5318 r
  U1828/IN1 (MUX21X1)                                             0.0577   -0.0039 &   0.5279 r
  U1828/Q (MUX21X1)                                               0.2942    0.1882 @   0.7162 r
  io_cmd_o[36] (net)                            5      87.9163              0.0000     0.7162 r
  U1829/INP (NBUFFX2)                                             0.2942   -0.0090 @   0.7072 r
  U1829/Z (NBUFFX2)                                               0.0424    0.0935     0.8007 r
  mem_cmd_o[36] (net)                           1       4.9746              0.0000     0.8007 r
  mem_cmd_o[36] (out)                                             0.0424   -0.0030 &   0.7977 r
  data arrival time                                                                    0.7977

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7977
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8977


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3310     0.3310
  fifo_0__mem_fifo/dff/data_r_reg_33_/CLK (DFFX1)                 0.1881    0.0000     0.3310 r
  fifo_0__mem_fifo/dff/data_r_reg_33_/Q (DFFX1)                   0.0513    0.2181     0.5491 f
  fifo_0__mem_fifo/dff/data_o[33] (net)         2      11.8464              0.0000     0.5491 f
  fifo_0__mem_fifo/dff/data_o[33] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5491 f
  fifo_0__mem_fifo/data_o[33] (net)                    11.8464              0.0000     0.5491 f
  fifo_0__mem_fifo/data_o[33] (bsg_one_fifo_width_p570_2)                   0.0000     0.5491 f
  fifo_lo[31] (net)                                    11.8464              0.0000     0.5491 f
  U1822/IN1 (MUX21X1)                                             0.0513   -0.0013 &   0.5478 f
  U1822/Q (MUX21X1)                                               0.2736    0.1909 @   0.7387 f
  io_cmd_o[33] (net)                            4      83.1224              0.0000     0.7387 f
  U1823/INP (NBUFFX2)                                             0.2736   -0.0175 @   0.7212 f
  U1823/Z (NBUFFX2)                                               0.0439    0.0835     0.8047 f
  mem_cmd_o[33] (net)                           1      11.0355              0.0000     0.8047 f
  mem_cmd_o[33] (out)                                             0.0439   -0.0065 &   0.7981 f
  data arrival time                                                                    0.7981

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7981
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8981


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3467     0.3467
  fifo_1__mem_fifo/dff/data_r_reg_33_/CLK (DFFX1)                 0.1881    0.0000     0.3467 r
  fifo_1__mem_fifo/dff/data_r_reg_33_/Q (DFFX1)                   0.1293    0.2603 @   0.6070 f
  fifo_1__mem_fifo/dff/data_o[33] (net)         2      43.5463              0.0000     0.6070 f
  fifo_1__mem_fifo/dff/data_o[33] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6070 f
  fifo_1__mem_fifo/data_o[33] (net)                    43.5463              0.0000     0.6070 f
  fifo_1__mem_fifo/data_o[33] (bsg_one_fifo_width_p570_3)                   0.0000     0.6070 f
  fifo_lo[80] (net)                                    43.5463              0.0000     0.6070 f
  U1822/IN2 (MUX21X1)                                             0.1293    0.0028 @   0.6098 f
  U1822/Q (MUX21X1)                                               0.2736    0.2060 @   0.8158 f
  io_cmd_o[33] (net)                            4      83.1224              0.0000     0.8158 f
  io_cmd_o[33] (out)                                              0.2736   -0.0175 @   0.7983 f
  data arrival time                                                                    0.7983

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7983
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8983


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3488     0.3488
  fifo_1__mem_fifo/dff/data_r_reg_36_/CLK (DFFX1)                 0.1883    0.0000     0.3488 r
  fifo_1__mem_fifo/dff/data_r_reg_36_/Q (DFFX1)                   0.1358    0.2632 @   0.6121 f
  fifo_1__mem_fifo/dff/data_o[36] (net)         2      45.9110              0.0000     0.6121 f
  fifo_1__mem_fifo/dff/data_o[36] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6121 f
  fifo_1__mem_fifo/data_o[36] (net)                    45.9110              0.0000     0.6121 f
  fifo_1__mem_fifo/data_o[36] (bsg_one_fifo_width_p570_3)                   0.0000     0.6121 f
  fifo_lo[83] (net)                                    45.9110              0.0000     0.6121 f
  U1828/IN2 (MUX21X1)                                             0.1358   -0.0150 @   0.5971 f
  U1828/Q (MUX21X1)                                               0.2834    0.2113 @   0.8083 f
  io_cmd_o[36] (net)                            5      86.3909              0.0000     0.8083 f
  io_cmd_o[36] (out)                                              0.2834   -0.0099 @   0.7984 f
  data arrival time                                                                    0.7984

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7984
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8984


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3480     0.3480
  fifo_1__mem_fifo/dff/data_r_reg_53_/CLK (DFFX1)                 0.1881    0.0000     0.3480 r
  fifo_1__mem_fifo/dff/data_r_reg_53_/Q (DFFX1)                   0.0459    0.1939     0.5418 r
  fifo_1__mem_fifo/dff/data_o[53] (net)         2       7.3134              0.0000     0.5418 r
  fifo_1__mem_fifo/dff/data_o[53] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5418 r
  fifo_1__mem_fifo/data_o[53] (net)                     7.3134              0.0000     0.5418 r
  fifo_1__mem_fifo/data_o[53] (bsg_one_fifo_width_p570_3)                   0.0000     0.5418 r
  fifo_lo[96] (net)                                     7.3134              0.0000     0.5418 r
  U1854/IN2 (MUX21X1)                                             0.0459    0.0001 &   0.5419 r
  U1854/Q (MUX21X1)                                               0.2750    0.1797 @   0.7216 r
  io_cmd_o[53] (net)                            4      81.4874              0.0000     0.7216 r
  U1855/INP (NBUFFX2)                                             0.2750   -0.0167 @   0.7049 r
  U1855/Z (NBUFFX2)                                               0.0525    0.1009     0.8058 r
  mem_cmd_o[53] (net)                           1      13.7177              0.0000     0.8058 r
  mem_cmd_o[53] (out)                                             0.0525   -0.0071 &   0.7987 r
  data arrival time                                                                    0.7987

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7987
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8987


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3315     0.3315
  fifo_0__mem_fifo/dff/data_r_reg_25_/CLK (DFFX1)                 0.1887    0.0000     0.3315 r
  fifo_0__mem_fifo/dff/data_r_reg_25_/Q (DFFX1)                   0.1032    0.2477 @   0.5793 f
  fifo_0__mem_fifo/dff/data_o[25] (net)         2      33.4081              0.0000     0.5793 f
  fifo_0__mem_fifo/dff/data_o[25] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5793 f
  fifo_0__mem_fifo/data_o[25] (net)                    33.4081              0.0000     0.5793 f
  fifo_0__mem_fifo/data_o[25] (bsg_one_fifo_width_p570_2)                   0.0000     0.5793 f
  fifo_lo[23] (net)                                    33.4081              0.0000     0.5793 f
  U1806/IN1 (MUX21X1)                                             0.1033   -0.0005 @   0.5788 f
  U1806/Q (MUX21X1)                                               0.3332    0.2228 @   0.8016 f
  io_cmd_o[25] (net)                            6     101.6227              0.0000     0.8016 f
  io_cmd_o[25] (out)                                              0.3332   -0.0029 @   0.7987 f
  data arrival time                                                                    0.7987

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7987
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8987


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[90]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3056     0.3056
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1842    0.0000     0.3056 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3106    0.3533 @   0.6590 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     116.8685              0.0000     0.6590 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6590 f
  fifo_1__mem_fifo/v_o (net)                          116.8685              0.0000     0.6590 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6590 f
  n2383 (net)                                         116.8685              0.0000     0.6590 f
  U1923/IN1 (AND2X1)                                              0.3106    0.0035 @   0.6624 f
  U1923/Q (AND2X1)                                                0.2046    0.1773 @   0.8397 f
  io_cmd_o[90] (net)                            4      59.4230              0.0000     0.8397 f
  io_cmd_o[90] (out)                                              0.2046   -0.0409 @   0.7988 f
  data arrival time                                                                    0.7988

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7988
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8988


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3518     0.3518
  fifo_0__mem_fifo/dff/data_r_reg_17_/CLK (DFFX1)                 0.1885    0.0000     0.3518 r
  fifo_0__mem_fifo/dff/data_r_reg_17_/Q (DFFX1)                   0.1210    0.2289 @   0.5807 r
  fifo_0__mem_fifo/dff/data_o[17] (net)         2      33.5067              0.0000     0.5807 r
  fifo_0__mem_fifo/dff/data_o[17] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5807 r
  fifo_0__mem_fifo/data_o[17] (net)                    33.5067              0.0000     0.5807 r
  fifo_0__mem_fifo/data_o[17] (bsg_one_fifo_width_p570_2)                   0.0000     0.5807 r
  fifo_lo[15] (net)                                    33.5067              0.0000     0.5807 r
  U1790/IN1 (MUX21X1)                                             0.1212   -0.0215 @   0.5592 r
  U1790/Q (MUX21X1)                                               0.4400    0.2511 @   0.8102 r
  io_cmd_o[17] (net)                            4     131.9770              0.0000     0.8102 r
  io_cmd_o[17] (out)                                              0.4400   -0.0111 @   0.7991 r
  data arrival time                                                                    0.7991

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7991
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8991


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_87_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[87]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3216     0.3216
  fifo_1__mem_fifo/dff/data_r_reg_87_/CLK (DFFX1)                 0.1459    0.0000     0.3216 r
  fifo_1__mem_fifo/dff/data_r_reg_87_/Q (DFFX1)                   0.0420    0.1879     0.5094 r
  fifo_1__mem_fifo/dff/data_o[87] (net)         2       5.8793              0.0000     0.5094 r
  fifo_1__mem_fifo/dff/data_o[87] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5094 r
  fifo_1__mem_fifo/data_o[87] (net)                     5.8793              0.0000     0.5094 r
  fifo_1__mem_fifo/data_o[87] (bsg_one_fifo_width_p570_3)                   0.0000     0.5094 r
  fifo_lo[127] (net)                                    5.8793              0.0000     0.5094 r
  U1917/IN2 (AND2X1)                                              0.0420    0.0001 &   0.5095 r
  U1917/Q (AND2X1)                                                0.2679    0.1613 @   0.6708 r
  io_cmd_o[87] (net)                            4      82.0787              0.0000     0.6708 r
  U1918/INP (NBUFFX2)                                             0.2679    0.0152 @   0.6860 r
  U1918/Z (NBUFFX2)                                               0.0724    0.1104 @   0.7963 r
  mem_cmd_o[87] (net)                           1      26.7356              0.0000     0.7963 r
  mem_cmd_o[87] (out)                                             0.0726    0.0029 @   0.7992 r
  data arrival time                                                                    0.7992

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7992
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8992


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3517     0.3517
  fifo_0__mem_fifo/dff/data_r_reg_31_/CLK (DFFX1)                 0.1885    0.0000     0.3517 r
  fifo_0__mem_fifo/dff/data_r_reg_31_/Q (DFFX1)                   0.1101    0.2270 @   0.5788 r
  fifo_0__mem_fifo/dff/data_o[31] (net)         2      31.7645              0.0000     0.5788 r
  fifo_0__mem_fifo/dff/data_o[31] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5788 r
  fifo_0__mem_fifo/data_o[31] (net)                    31.7645              0.0000     0.5788 r
  fifo_0__mem_fifo/data_o[31] (bsg_one_fifo_width_p570_2)                   0.0000     0.5788 r
  fifo_lo[29] (net)                                    31.7645              0.0000     0.5788 r
  U1818/IN1 (MUX21X1)                                             0.1102   -0.0053 @   0.5734 r
  U1818/Q (MUX21X1)                                               0.3257    0.2101 @   0.7835 r
  io_cmd_o[31] (net)                            4      97.3685              0.0000     0.7835 r
  io_cmd_o[31] (out)                                              0.3257    0.0160 @   0.7995 r
  data arrival time                                                                    0.7995

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7995
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8995


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_106_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[106]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3078     0.3078
  fifo_1__mem_fifo/dff/data_r_reg_106_/CLK (DFFX1)                0.1271    0.0000     0.3078 r
  fifo_1__mem_fifo/dff/data_r_reg_106_/Q (DFFX1)                  0.0673    0.2232     0.5311 f
  fifo_1__mem_fifo/dff/data_o[106] (net)        2      18.8952              0.0000     0.5311 f
  fifo_1__mem_fifo/dff/data_o[106] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5311 f
  fifo_1__mem_fifo/data_o[106] (net)                   18.8952              0.0000     0.5311 f
  fifo_1__mem_fifo/data_o[106] (bsg_one_fifo_width_p570_3)                  0.0000     0.5311 f
  fifo_lo[146] (net)                                   18.8952              0.0000     0.5311 f
  U1955/IN2 (AND2X1)                                              0.0673   -0.0043 &   0.5267 f
  U1955/Q (AND2X1)                                                0.2430    0.1705 @   0.6972 f
  io_cmd_o[106] (net)                           4      71.2940              0.0000     0.6972 f
  U1956/INP (NBUFFX2)                                             0.2430   -0.0002 @   0.6970 f
  U1956/Z (NBUFFX2)                                               0.0723    0.0991 @   0.7961 f
  mem_cmd_o[106] (net)                          1      31.8575              0.0000     0.7961 f
  mem_cmd_o[106] (out)                                            0.0723    0.0038 @   0.7998 f
  data arrival time                                                                    0.7998

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7998
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8998


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3481     0.3481
  fifo_1__mem_fifo/dff/data_r_reg_27_/CLK (DFFX1)                 0.1882    0.0000     0.3481 r
  fifo_1__mem_fifo/dff/data_r_reg_27_/Q (DFFX1)                   0.1397    0.2654 @   0.6135 f
  fifo_1__mem_fifo/dff/data_o[27] (net)         2      47.5510              0.0000     0.6135 f
  fifo_1__mem_fifo/dff/data_o[27] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6135 f
  fifo_1__mem_fifo/data_o[27] (net)                    47.5510              0.0000     0.6135 f
  fifo_1__mem_fifo/data_o[27] (bsg_one_fifo_width_p570_3)                   0.0000     0.6135 f
  fifo_lo[74] (net)                                    47.5510              0.0000     0.6135 f
  U1810/IN2 (MUX21X1)                                             0.1397   -0.0232 @   0.5903 f
  U1810/Q (MUX21X1)                                               0.3441    0.2368 @   0.8271 f
  io_cmd_o[27] (net)                            5     105.8779              0.0000     0.8271 f
  io_cmd_o[27] (out)                                              0.3441   -0.0269 @   0.8002 f
  data arrival time                                                                    0.8002

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8002
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9002


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3314     0.3314
  fifo_0__mem_fifo/dff/data_r_reg_43_/CLK (DFFX1)                 0.1886    0.0000     0.3314 r
  fifo_0__mem_fifo/dff/data_r_reg_43_/Q (DFFX1)                   0.0481    0.2160     0.5473 f
  fifo_0__mem_fifo/dff/data_o[43] (net)         2      10.4049              0.0000     0.5473 f
  fifo_0__mem_fifo/dff/data_o[43] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5473 f
  fifo_0__mem_fifo/data_o[43] (net)                    10.4049              0.0000     0.5473 f
  fifo_0__mem_fifo/data_o[43] (bsg_one_fifo_width_p570_2)                   0.0000     0.5473 f
  fifo_lo[41] (net)                                    10.4049              0.0000     0.5473 f
  U1842/IN1 (MUX21X1)                                             0.0481   -0.0022 &   0.5452 f
  U1842/Q (MUX21X1)                                               0.3989    0.2409 @   0.7860 f
  io_cmd_o[43] (net)                            5     122.8433              0.0000     0.7860 f
  io_cmd_o[43] (out)                                              0.3989    0.0151 @   0.8011 f
  data arrival time                                                                    0.8011

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8011
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9011


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3419     0.3419
  fifo_0__mem_fifo/dff/data_r_reg_18_/CLK (DFFX1)                 0.1726    0.0000     0.3419 r
  fifo_0__mem_fifo/dff/data_r_reg_18_/Q (DFFX1)                   0.0901    0.2411 @   0.5830 f
  fifo_0__mem_fifo/dff/data_o[18] (net)         2      29.3865              0.0000     0.5830 f
  fifo_0__mem_fifo/dff/data_o[18] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5830 f
  fifo_0__mem_fifo/data_o[18] (net)                    29.3865              0.0000     0.5830 f
  fifo_0__mem_fifo/data_o[18] (bsg_one_fifo_width_p570_2)                   0.0000     0.5830 f
  fifo_lo[16] (net)                                    29.3865              0.0000     0.5830 f
  U1792/IN1 (MUX21X1)                                             0.0902   -0.0012 @   0.5818 f
  U1792/Q (MUX21X1)                                               0.3302    0.2211 @   0.8029 f
  io_cmd_o[18] (net)                            4     101.2294              0.0000     0.8029 f
  io_cmd_o[18] (out)                                              0.3302   -0.0016 @   0.8013 f
  data arrival time                                                                    0.8013

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8013
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9013


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3451     0.3451
  fifo_1__mem_fifo/dff/data_r_reg_46_/CLK (DFFX1)                 0.1877    0.0000     0.3451 r
  fifo_1__mem_fifo/dff/data_r_reg_46_/Q (DFFX1)                   0.0874    0.2408 @   0.5859 f
  fifo_1__mem_fifo/dff/data_o[46] (net)         2      28.1921              0.0000     0.5859 f
  fifo_1__mem_fifo/dff/data_o[46] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5859 f
  fifo_1__mem_fifo/data_o[46] (net)                    28.1921              0.0000     0.5859 f
  fifo_1__mem_fifo/data_o[46] (bsg_one_fifo_width_p570_3)                   0.0000     0.5859 f
  fifo_lo[93] (net)                                    28.1921              0.0000     0.5859 f
  U1848/IN2 (MUX21X1)                                             0.0874   -0.0165 @   0.5694 f
  U1848/Q (MUX21X1)                                               0.2457    0.1876 @   0.7571 f
  io_cmd_o[46] (net)                            4      74.1227              0.0000     0.7571 f
  U1849/INP (NBUFFX2)                                             0.2457   -0.0273 @   0.7298 f
  U1849/Z (NBUFFX2)                                               0.0345    0.0742     0.8040 f
  mem_cmd_o[46] (net)                           1       4.3699              0.0000     0.8040 f
  mem_cmd_o[46] (out)                                             0.0345   -0.0025 &   0.8015 f
  data arrival time                                                                    0.8015

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8015
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9015


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3451     0.3451
  fifo_1__mem_fifo/dff/data_r_reg_11_/CLK (DFFX1)                 0.1877    0.0000     0.3451 r
  fifo_1__mem_fifo/dff/data_r_reg_11_/Q (DFFX1)                   0.0851    0.2148     0.5599 r
  fifo_1__mem_fifo/dff/data_o[11] (net)         2      22.2038              0.0000     0.5599 r
  fifo_1__mem_fifo/dff/data_o[11] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5599 r
  fifo_1__mem_fifo/data_o[11] (net)                    22.2038              0.0000     0.5599 r
  fifo_1__mem_fifo/data_o[11] (bsg_one_fifo_width_p570_3)                   0.0000     0.5599 r
  fifo_lo[58] (net)                                    22.2038              0.0000     0.5599 r
  U1778/IN2 (MUX21X1)                                             0.0851   -0.0118 &   0.5481 r
  U1778/Q (MUX21X1)                                               0.2791    0.1901 @   0.7382 r
  io_cmd_o[11] (net)                            4      82.8455              0.0000     0.7382 r
  U1779/INP (NBUFFX2)                                             0.2791   -0.0299 @   0.7083 r
  U1779/Z (NBUFFX2)                                               0.0454    0.0950     0.8033 r
  mem_cmd_o[11] (net)                           1       7.9142              0.0000     0.8033 r
  mem_cmd_o[11] (out)                                             0.0454   -0.0017 &   0.8016 r
  data arrival time                                                                    0.8016

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8016
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9016


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[63]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3056     0.3056
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1842    0.0000     0.3056 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3106    0.3533 @   0.6590 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     116.8685              0.0000     0.6590 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6590 f
  fifo_1__mem_fifo/v_o (net)                          116.8685              0.0000     0.6590 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6590 f
  n2383 (net)                                         116.8685              0.0000     0.6590 f
  U1869/IN1 (AND2X1)                                              0.3106    0.0036 @   0.6626 f
  U1869/Q (AND2X1)                                                0.1800    0.1647 @   0.8273 f
  io_cmd_o[63] (net)                            4      51.5299              0.0000     0.8273 f
  io_cmd_o[63] (out)                                              0.1800   -0.0252 @   0.8021 f
  data arrival time                                                                    0.8021

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8021
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9021


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3316     0.3316
  fifo_0__mem_fifo/dff/data_r_reg_11_/CLK (DFFX1)                 0.1886    0.0000     0.3316 r
  fifo_0__mem_fifo/dff/data_r_reg_11_/Q (DFFX1)                   0.1138    0.2272 @   0.5588 r
  fifo_0__mem_fifo/dff/data_o[11] (net)         2      31.7767              0.0000     0.5588 r
  fifo_0__mem_fifo/dff/data_o[11] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5588 r
  fifo_0__mem_fifo/data_o[11] (net)                    31.7767              0.0000     0.5588 r
  fifo_0__mem_fifo/data_o[11] (bsg_one_fifo_width_p570_2)                   0.0000     0.5588 r
  fifo_lo[9] (net)                                     31.7767              0.0000     0.5588 r
  U1778/IN1 (MUX21X1)                                             0.1138   -0.0142 @   0.5445 r
  U1778/Q (MUX21X1)                                               0.2791    0.1945 @   0.7390 r
  io_cmd_o[11] (net)                            4      82.8455              0.0000     0.7390 r
  U1779/INP (NBUFFX2)                                             0.2791   -0.0299 @   0.7091 r
  U1779/Z (NBUFFX2)                                               0.0454    0.0950     0.8041 r
  mem_cmd_o[11] (net)                           1       7.9142              0.0000     0.8041 r
  mem_cmd_o[11] (out)                                             0.0454   -0.0017 &   0.8024 r
  data arrival time                                                                    0.8024

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8024
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9024


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[58]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3056     0.3056
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1842    0.0000     0.3056 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3106    0.3533 @   0.6590 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     116.8685              0.0000     0.6590 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6590 f
  fifo_1__mem_fifo/v_o (net)                          116.8685              0.0000     0.6590 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6590 f
  n2383 (net)                                         116.8685              0.0000     0.6590 f
  U1858/IN1 (AND2X1)                                              0.3106    0.0025 @   0.6614 f
  U1858/Q (AND2X1)                                                0.1877    0.1684 @   0.8298 f
  io_cmd_o[58] (net)                            4      53.8735              0.0000     0.8298 f
  io_cmd_o[58] (out)                                              0.1877   -0.0271 @   0.8027 f
  data arrival time                                                                    0.8027

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8027
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9027


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3519     0.3519
  fifo_0__mem_fifo/dff/data_r_reg_23_/CLK (DFFX1)                 0.1887    0.0000     0.3519 r
  fifo_0__mem_fifo/dff/data_r_reg_23_/Q (DFFX1)                   0.0878    0.2411 @   0.5931 f
  fifo_0__mem_fifo/dff/data_o[23] (net)         2      28.4252              0.0000     0.5931 f
  fifo_0__mem_fifo/dff/data_o[23] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5931 f
  fifo_0__mem_fifo/data_o[23] (net)                    28.4252              0.0000     0.5931 f
  fifo_0__mem_fifo/data_o[23] (bsg_one_fifo_width_p570_2)                   0.0000     0.5931 f
  fifo_lo[21] (net)                                    28.4252              0.0000     0.5931 f
  U1802/IN1 (MUX21X1)                                             0.0879   -0.0055 @   0.5876 f
  U1802/Q (MUX21X1)                                               0.4073    0.2573 @   0.8449 f
  io_cmd_o[23] (net)                            4     127.3841              0.0000     0.8449 f
  io_cmd_o[23] (out)                                              0.4073   -0.0418 @   0.8031 f
  data arrival time                                                                    0.8031

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8031
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9031


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3516     0.3516
  fifo_0__mem_fifo/dff/data_r_reg_19_/CLK (DFFX1)                 0.1887    0.0000     0.3516 r
  fifo_0__mem_fifo/dff/data_r_reg_19_/Q (DFFX1)                   0.0367    0.2076     0.5592 f
  fifo_0__mem_fifo/dff/data_o[19] (net)         2       5.4141              0.0000     0.5592 f
  fifo_0__mem_fifo/dff/data_o[19] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5592 f
  fifo_0__mem_fifo/data_o[19] (net)                     5.4141              0.0000     0.5592 f
  fifo_0__mem_fifo/data_o[19] (bsg_one_fifo_width_p570_2)                   0.0000     0.5592 f
  fifo_lo[17] (net)                                     5.4141              0.0000     0.5592 f
  U1794/IN1 (MUX21X1)                                             0.0367    0.0000 &   0.5592 f
  U1794/Q (MUX21X1)                                               0.3167    0.2065 @   0.7658 f
  io_cmd_o[19] (net)                            4      97.0481              0.0000     0.7658 f
  U1795/INP (NBUFFX2)                                             0.3167   -0.0426 @   0.7232 f
  U1795/Z (NBUFFX2)                                               0.0526    0.0920 @   0.8152 f
  mem_cmd_o[19] (net)                           1      17.1157              0.0000     0.8152 f
  mem_cmd_o[19] (out)                                             0.0526   -0.0119 @   0.8033 f
  data arrival time                                                                    0.8033

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8033
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9033


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_89_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[89]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3089     0.3089
  fifo_1__mem_fifo/dff/data_r_reg_89_/CLK (DFFX1)                 0.1271    0.0000     0.3089 r
  fifo_1__mem_fifo/dff/data_r_reg_89_/Q (DFFX1)                   0.0444    0.1879     0.4967 r
  fifo_1__mem_fifo/dff/data_o[89] (net)         2       6.7286              0.0000     0.4967 r
  fifo_1__mem_fifo/dff/data_o[89] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4967 r
  fifo_1__mem_fifo/data_o[89] (net)                     6.7286              0.0000     0.4967 r
  fifo_1__mem_fifo/data_o[89] (bsg_one_fifo_width_p570_3)                   0.0000     0.4967 r
  fifo_lo[129] (net)                                    6.7286              0.0000     0.4967 r
  U1921/IN2 (AND2X1)                                              0.0444   -0.0007 &   0.4961 r
  U1921/Q (AND2X1)                                                0.2664    0.1590 @   0.6550 r
  io_cmd_o[89] (net)                            4      80.6915              0.0000     0.6550 r
  U1922/INP (NBUFFX2)                                             0.2664    0.0049 @   0.6599 r
  U1922/Z (NBUFFX2)                                               0.1801    0.1485 @   0.8084 r
  mem_cmd_o[89] (net)                           1      94.8608              0.0000     0.8084 r
  mem_cmd_o[89] (out)                                             0.1801   -0.0048 @   0.8036 r
  data arrival time                                                                    0.8036

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8036
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9036


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[82]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3056     0.3056
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1842    0.0000     0.3056 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3106    0.3533 @   0.6590 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     116.8685              0.0000     0.6590 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6590 f
  fifo_1__mem_fifo/v_o (net)                          116.8685              0.0000     0.6590 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6590 f
  n2383 (net)                                         116.8685              0.0000     0.6590 f
  U1907/IN1 (AND2X1)                                              0.3106    0.0025 @   0.6615 f
  U1907/Q (AND2X1)                                                0.1973    0.1742 @   0.8357 f
  io_cmd_o[82] (net)                            4      57.6169              0.0000     0.8357 f
  io_cmd_o[82] (out)                                              0.1973   -0.0318 @   0.8039 f
  data arrival time                                                                    0.8039

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8039
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9039


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3310     0.3310
  fifo_0__mem_fifo/dff/data_r_reg_37_/CLK (DFFX1)                 0.1881    0.0000     0.3310 r
  fifo_0__mem_fifo/dff/data_r_reg_37_/Q (DFFX1)                   0.0699    0.2071     0.5381 r
  fifo_0__mem_fifo/dff/data_o[37] (net)         2      16.4349              0.0000     0.5381 r
  fifo_0__mem_fifo/dff/data_o[37] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5381 r
  fifo_0__mem_fifo/data_o[37] (net)                    16.4349              0.0000     0.5381 r
  fifo_0__mem_fifo/data_o[37] (bsg_one_fifo_width_p570_2)                   0.0000     0.5381 r
  fifo_lo[35] (net)                                    16.4349              0.0000     0.5381 r
  U1830/IN1 (MUX21X1)                                             0.0699   -0.0032 &   0.5349 r
  U1830/Q (MUX21X1)                                               0.2778    0.1845 @   0.7194 r
  io_cmd_o[37] (net)                            5      82.5878              0.0000     0.7194 r
  U1831/INP (NBUFFX2)                                             0.2778   -0.0013 @   0.7181 r
  U1831/Z (NBUFFX2)                                               0.0408    0.0909     0.8090 r
  mem_cmd_o[37] (net)                           1       4.3188              0.0000     0.8090 r
  mem_cmd_o[37] (out)                                             0.0408   -0.0049 &   0.8041 r
  data arrival time                                                                    0.8041

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8041
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9041


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3476     0.3476
  fifo_1__mem_fifo/dff/data_r_reg_23_/CLK (DFFX1)                 0.1882    0.0000     0.3476 r
  fifo_1__mem_fifo/dff/data_r_reg_23_/Q (DFFX1)                   0.1000    0.2476     0.5952 f
  fifo_1__mem_fifo/dff/data_o[23] (net)         2      33.1565              0.0000     0.5952 f
  fifo_1__mem_fifo/dff/data_o[23] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5952 f
  fifo_1__mem_fifo/data_o[23] (net)                    33.1565              0.0000     0.5952 f
  fifo_1__mem_fifo/data_o[23] (bsg_one_fifo_width_p570_3)                   0.0000     0.5952 f
  fifo_lo[70] (net)                                    33.1565              0.0000     0.5952 f
  U1802/IN2 (MUX21X1)                                             0.1000   -0.0102 &   0.5851 f
  U1802/Q (MUX21X1)                                               0.4073    0.2611 @   0.8462 f
  io_cmd_o[23] (net)                            4     127.3841              0.0000     0.8462 f
  io_cmd_o[23] (out)                                              0.4073   -0.0418 @   0.8044 f
  data arrival time                                                                    0.8044

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8044
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9044


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3313     0.3313
  fifo_0__mem_fifo/dff/data_r_reg_36_/CLK (DFFX1)                 0.1881    0.0000     0.3313 r
  fifo_0__mem_fifo/dff/data_r_reg_36_/Q (DFFX1)                   0.0498    0.2171     0.5484 f
  fifo_0__mem_fifo/dff/data_o[36] (net)         2      11.1632              0.0000     0.5484 f
  fifo_0__mem_fifo/dff/data_o[36] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5484 f
  fifo_0__mem_fifo/data_o[36] (net)                    11.1632              0.0000     0.5484 f
  fifo_0__mem_fifo/data_o[36] (bsg_one_fifo_width_p570_2)                   0.0000     0.5484 f
  fifo_lo[34] (net)                                    11.1632              0.0000     0.5484 f
  U1828/IN1 (MUX21X1)                                             0.0498   -0.0032 &   0.5452 f
  U1828/Q (MUX21X1)                                               0.2834    0.1951 @   0.7404 f
  io_cmd_o[36] (net)                            5      86.3909              0.0000     0.7404 f
  U1829/INP (NBUFFX2)                                             0.2834   -0.0099 @   0.7305 f
  U1829/Z (NBUFFX2)                                               0.0369    0.0773     0.8078 f
  mem_cmd_o[36] (net)                           1       4.9746              0.0000     0.8078 f
  mem_cmd_o[36] (out)                                             0.0369   -0.0026 &   0.8052 f
  data arrival time                                                                    0.8052

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8052
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9052


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3315     0.3315
  fifo_0__mem_fifo/dff/data_r_reg_52_/CLK (DFFX1)                 0.1881    0.0000     0.3315 r
  fifo_0__mem_fifo/dff/data_r_reg_52_/Q (DFFX1)                   0.0737    0.2324     0.5638 f
  fifo_0__mem_fifo/dff/data_o[52] (net)         2      21.7792              0.0000     0.5638 f
  fifo_0__mem_fifo/dff/data_o[52] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5638 f
  fifo_0__mem_fifo/data_o[52] (net)                    21.7792              0.0000     0.5638 f
  fifo_0__mem_fifo/data_o[52] (bsg_one_fifo_width_p570_2)                   0.0000     0.5638 f
  fifo_lo[46] (net)                                    21.7792              0.0000     0.5638 f
  U1852/IN1 (MUX21X1)                                             0.0737   -0.0021 &   0.5617 f
  U1852/Q (MUX21X1)                                               0.2738    0.1957 @   0.7574 f
  io_cmd_o[52] (net)                            4      83.3594              0.0000     0.7574 f
  U1853/INP (NBUFFX2)                                             0.2738   -0.0258 @   0.7316 f
  U1853/Z (NBUFFX2)                                               0.0389    0.0790     0.8106 f
  mem_cmd_o[52] (net)                           1       6.9730              0.0000     0.8106 f
  mem_cmd_o[52] (out)                                             0.0389   -0.0054 &   0.8052 f
  data arrival time                                                                    0.8052

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8052
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9052


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3315     0.3315
  fifo_0__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)                 0.1886    0.0000     0.3315 r
  fifo_0__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)                   0.0873    0.2159     0.5474 r
  fifo_0__mem_fifo/dff/data_o[40] (net)         2      23.0122              0.0000     0.5474 r
  fifo_0__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5474 r
  fifo_0__mem_fifo/data_o[40] (net)                    23.0122              0.0000     0.5474 r
  fifo_0__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_2)                   0.0000     0.5474 r
  fifo_lo[38] (net)                                    23.0122              0.0000     0.5474 r
  U1836/IN1 (MUX21X1)                                             0.0873   -0.0113 &   0.5361 r
  U1836/Q (MUX21X1)                                               0.3115    0.2011 @   0.7373 r
  io_cmd_o[40] (net)                            5      93.3249              0.0000     0.7373 r
  U1837/INP (NBUFFX2)                                             0.3115   -0.0268 @   0.7104 r
  U1837/Z (NBUFFX2)                                               0.0448    0.0968     0.8072 r
  mem_cmd_o[40] (net)                           1       6.2230              0.0000     0.8072 r
  mem_cmd_o[40] (out)                                             0.0448   -0.0020 &   0.8052 r
  data arrival time                                                                    0.8052

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8052
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9052


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3316     0.3316
  fifo_0__mem_fifo/dff/data_r_reg_32_/CLK (DFFX1)                 0.1888    0.0000     0.3316 r
  fifo_0__mem_fifo/dff/data_r_reg_32_/Q (DFFX1)                   0.0522    0.2187     0.5503 f
  fifo_0__mem_fifo/dff/data_o[32] (net)         2      12.2175              0.0000     0.5503 f
  fifo_0__mem_fifo/dff/data_o[32] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5503 f
  fifo_0__mem_fifo/data_o[32] (net)                    12.2175              0.0000     0.5503 f
  fifo_0__mem_fifo/data_o[32] (bsg_one_fifo_width_p570_2)                   0.0000     0.5503 f
  fifo_lo[30] (net)                                    12.2175              0.0000     0.5503 f
  U1820/IN1 (MUX21X1)                                             0.0522   -0.0056 &   0.5448 f
  U1820/Q (MUX21X1)                                               0.3668    0.2285 @   0.7733 f
  io_cmd_o[32] (net)                            4     112.6977              0.0000     0.7733 f
  io_cmd_o[32] (out)                                              0.3668    0.0321 @   0.8054 f
  data arrival time                                                                    0.8054

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8054
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9054


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3459     0.3459
  fifo_1__mem_fifo/dff/data_r_reg_4_/CLK (DFFX1)                  0.1880    0.0000     0.3459 r
  fifo_1__mem_fifo/dff/data_r_reg_4_/Q (DFFX1)                    0.1465    0.2693 @   0.6151 f
  fifo_1__mem_fifo/dff/data_o[4] (net)          2      50.5464              0.0000     0.6151 f
  fifo_1__mem_fifo/dff/data_o[4] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6151 f
  fifo_1__mem_fifo/data_o[4] (net)                     50.5464              0.0000     0.6151 f
  fifo_1__mem_fifo/data_o[4] (bsg_one_fifo_width_p570_3)                    0.0000     0.6151 f
  fifo_lo[51] (net)                                    50.5464              0.0000     0.6151 f
  U1764/IN2 (MUX21X1)                                             0.1465   -0.0409 @   0.5743 f
  U1764/Q (MUX21X1)                                               0.2897    0.2151 @   0.7894 f
  io_cmd_o[4] (net)                             4      88.3752              0.0000     0.7894 f
  io_cmd_o[4] (out)                                               0.2897    0.0162 @   0.8055 f
  data arrival time                                                                    0.8055

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8055
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9055


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3450     0.3450
  fifo_1__mem_fifo/dff/data_r_reg_45_/CLK (DFFX1)                 0.1877    0.0000     0.3450 r
  fifo_1__mem_fifo/dff/data_r_reg_45_/Q (DFFX1)                   0.0971    0.2208     0.5657 r
  fifo_1__mem_fifo/dff/data_o[45] (net)         2      26.6820              0.0000     0.5657 r
  fifo_1__mem_fifo/dff/data_o[45] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5657 r
  fifo_1__mem_fifo/data_o[45] (net)                    26.6820              0.0000     0.5657 r
  fifo_1__mem_fifo/data_o[45] (bsg_one_fifo_width_p570_3)                   0.0000     0.5657 r
  fifo_lo[92] (net)                                    26.6820              0.0000     0.5657 r
  U1846/IN2 (MUX21X1)                                             0.0971   -0.0081 &   0.5577 r
  U1846/Q (MUX21X1)                                               0.2508    0.1834 @   0.7410 r
  io_cmd_o[45] (net)                            4      74.2570              0.0000     0.7410 r
  U1847/INP (NBUFFX2)                                             0.2508   -0.0230 @   0.7181 r
  U1847/Z (NBUFFX2)                                               0.0487    0.0957     0.8138 r
  mem_cmd_o[45] (net)                           1      11.6309              0.0000     0.8138 r
  mem_cmd_o[45] (out)                                             0.0487   -0.0082 &   0.8056 r
  data arrival time                                                                    0.8056

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8056
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9056


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[114]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3056     0.3056
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1842    0.0000     0.3056 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3778    0.3392 @   0.6449 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     119.2301              0.0000     0.6449 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6449 r
  fifo_1__mem_fifo/v_o (net)                          119.2301              0.0000     0.6449 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6449 r
  n2383 (net)                                         119.2301              0.0000     0.6449 r
  U1971/IN1 (AND2X1)                                              0.3782    0.0018 @   0.6467 r
  U1971/Q (AND2X1)                                                0.2222    0.1914 @   0.8381 r
  io_cmd_o[114] (net)                           4      67.0317              0.0000     0.8381 r
  io_cmd_o[114] (out)                                             0.2222   -0.0316 @   0.8065 r
  data arrival time                                                                    0.8065

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8065
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9065


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[105]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3056     0.3056
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1842    0.0000     0.3056 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3778    0.3392 @   0.6449 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     119.2301              0.0000     0.6449 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6449 r
  fifo_1__mem_fifo/v_o (net)                          119.2301              0.0000     0.6449 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6449 r
  n2383 (net)                                         119.2301              0.0000     0.6449 r
  U1953/IN1 (AND2X1)                                              0.3782    0.0026 @   0.6475 r
  U1953/Q (AND2X1)                                                0.1712    0.1681 @   0.8156 r
  io_cmd_o[105] (net)                           4      49.1854              0.0000     0.8156 r
  io_cmd_o[105] (out)                                             0.1719   -0.0089 @   0.8067 r
  data arrival time                                                                    0.8067

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8067
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9067


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3480     0.3480
  fifo_1__mem_fifo/dff/data_r_reg_53_/CLK (DFFX1)                 0.1881    0.0000     0.3480 r
  fifo_1__mem_fifo/dff/data_r_reg_53_/Q (DFFX1)                   0.0397    0.2100     0.5580 f
  fifo_1__mem_fifo/dff/data_o[53] (net)         2       6.7249              0.0000     0.5580 f
  fifo_1__mem_fifo/dff/data_o[53] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5580 f
  fifo_1__mem_fifo/data_o[53] (net)                     6.7249              0.0000     0.5580 f
  fifo_1__mem_fifo/data_o[53] (bsg_one_fifo_width_p570_3)                   0.0000     0.5580 f
  fifo_lo[96] (net)                                     6.7249              0.0000     0.5580 f
  U1854/IN2 (MUX21X1)                                             0.0397    0.0001 &   0.5580 f
  U1854/Q (MUX21X1)                                               0.2672    0.1868 @   0.7448 f
  io_cmd_o[53] (net)                            4      80.7416              0.0000     0.7448 f
  U1855/INP (NBUFFX2)                                             0.2672   -0.0172 @   0.7276 f
  U1855/Z (NBUFFX2)                                               0.0470    0.0861     0.8137 f
  mem_cmd_o[53] (net)                           1      13.7177              0.0000     0.8137 f
  mem_cmd_o[53] (out)                                             0.0470   -0.0066 &   0.8071 f
  data arrival time                                                                    0.8071

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8071
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9071


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3478     0.3478
  fifo_1__mem_fifo/dff/data_r_reg_20_/CLK (DFFX1)                 0.1882    0.0000     0.3478 r
  fifo_1__mem_fifo/dff/data_r_reg_20_/Q (DFFX1)                   0.1106    0.2535     0.6014 f
  fifo_1__mem_fifo/dff/data_o[20] (net)         2      37.6861              0.0000     0.6014 f
  fifo_1__mem_fifo/dff/data_o[20] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6014 f
  fifo_1__mem_fifo/data_o[20] (net)                    37.6861              0.0000     0.6014 f
  fifo_1__mem_fifo/data_o[20] (bsg_one_fifo_width_p570_3)                   0.0000     0.6014 f
  fifo_lo[67] (net)                                    37.6861              0.0000     0.6014 f
  U1796/IN2 (MUX21X1)                                             0.1106   -0.0017 &   0.5997 f
  U1796/Q (MUX21X1)                                               0.3231    0.2231 @   0.8228 f
  io_cmd_o[20] (net)                            4      98.9240              0.0000     0.8228 f
  io_cmd_o[20] (out)                                              0.3231   -0.0156 @   0.8072 f
  data arrival time                                                                    0.8072

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8072
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9072


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3524     0.3524
  fifo_0__mem_fifo/dff/data_r_reg_1_/CLK (DFFX1)                  0.1881    0.0000     0.3524 r
  fifo_0__mem_fifo/dff/data_r_reg_1_/Q (DFFX1)                    0.0680    0.2288     0.5813 f
  fifo_0__mem_fifo/dff/data_o[1] (net)          2      19.2167              0.0000     0.5813 f
  fifo_0__mem_fifo/dff/data_o[1] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5813 f
  fifo_0__mem_fifo/data_o[1] (net)                     19.2167              0.0000     0.5813 f
  fifo_0__mem_fifo/data_o[1] (bsg_one_fifo_width_p570_2)                    0.0000     0.5813 f
  fifo_lo[0] (net)                                     19.2167              0.0000     0.5813 f
  U1760/IN1 (MUX21X1)                                             0.0680   -0.0030 &   0.5782 f
  U1760/Q (MUX21X1)                                               0.3633    0.2287 @   0.8069 f
  io_cmd_o[1] (net)                             4     111.1925              0.0000     0.8069 f
  io_cmd_o[1] (out)                                               0.3633    0.0006 @   0.8075 f
  data arrival time                                                                    0.8075

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8075
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9075


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3489     0.3489
  fifo_1__mem_fifo/dff/data_r_reg_30_/CLK (DFFX1)                 0.1883    0.0000     0.3489 r
  fifo_1__mem_fifo/dff/data_r_reg_30_/Q (DFFX1)                   0.1522    0.2712 @   0.6200 f
  fifo_1__mem_fifo/dff/data_o[30] (net)         2      52.2315              0.0000     0.6200 f
  fifo_1__mem_fifo/dff/data_o[30] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6200 f
  fifo_1__mem_fifo/data_o[30] (net)                    52.2315              0.0000     0.6200 f
  fifo_1__mem_fifo/data_o[30] (bsg_one_fifo_width_p570_3)                   0.0000     0.6200 f
  fifo_lo[77] (net)                                    52.2315              0.0000     0.6200 f
  U1816/IN2 (MUX21X1)                                             0.1522   -0.0022 @   0.6179 f
  U1816/Q (MUX21X1)                                               0.2949    0.2180 @   0.8359 f
  io_cmd_o[30] (net)                            4      90.1225              0.0000     0.8359 f
  io_cmd_o[30] (out)                                              0.2949   -0.0281 @   0.8078 f
  data arrival time                                                                    0.8078

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8078
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9078


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3451     0.3451
  fifo_1__mem_fifo/dff/data_r_reg_11_/CLK (DFFX1)                 0.1877    0.0000     0.3451 r
  fifo_1__mem_fifo/dff/data_r_reg_11_/Q (DFFX1)                   0.0734    0.2321     0.5773 f
  fifo_1__mem_fifo/dff/data_o[11] (net)         2      21.6153              0.0000     0.5773 f
  fifo_1__mem_fifo/dff/data_o[11] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5773 f
  fifo_1__mem_fifo/data_o[11] (net)                    21.6153              0.0000     0.5773 f
  fifo_1__mem_fifo/data_o[11] (bsg_one_fifo_width_p570_3)                   0.0000     0.5773 f
  fifo_lo[58] (net)                                    21.6153              0.0000     0.5773 f
  U1778/IN2 (MUX21X1)                                             0.0734   -0.0104 &   0.5668 f
  U1778/Q (MUX21X1)                                               0.2714    0.1951 @   0.7619 f
  io_cmd_o[11] (net)                            4      82.0997              0.0000     0.7619 f
  U1779/INP (NBUFFX2)                                             0.2714   -0.0304 @   0.7315 f
  U1779/Z (NBUFFX2)                                               0.0400    0.0799     0.8114 f
  mem_cmd_o[11] (net)                           1       7.9142              0.0000     0.8114 f
  mem_cmd_o[11] (out)                                             0.0400   -0.0015 &   0.8099 f
  data arrival time                                                                    0.8099

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8099
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9099


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3477     0.3477
  fifo_1__mem_fifo/dff/data_r_reg_25_/CLK (DFFX1)                 0.1882    0.0000     0.3477 r
  fifo_1__mem_fifo/dff/data_r_reg_25_/Q (DFFX1)                   0.0918    0.2433 @   0.5910 f
  fifo_1__mem_fifo/dff/data_o[25] (net)         2      30.1269              0.0000     0.5910 f
  fifo_1__mem_fifo/dff/data_o[25] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5910 f
  fifo_1__mem_fifo/data_o[25] (net)                    30.1269              0.0000     0.5910 f
  fifo_1__mem_fifo/data_o[25] (bsg_one_fifo_width_p570_3)                   0.0000     0.5910 f
  fifo_lo[72] (net)                                    30.1269              0.0000     0.5910 f
  U1806/IN2 (MUX21X1)                                             0.0918   -0.0008 @   0.5902 f
  U1806/Q (MUX21X1)                                               0.3332    0.2228 @   0.8130 f
  io_cmd_o[25] (net)                            6     101.6227              0.0000     0.8130 f
  io_cmd_o[25] (out)                                              0.3332   -0.0029 @   0.8101 f
  data arrival time                                                                    0.8101

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8101
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9101


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3457     0.3457
  fifo_1__mem_fifo/dff/data_r_reg_38_/CLK (DFFX1)                 0.1880    0.0000     0.3457 r
  fifo_1__mem_fifo/dff/data_r_reg_38_/Q (DFFX1)                   0.1360    0.2364 @   0.5821 r
  fifo_1__mem_fifo/dff/data_o[38] (net)         2      39.1249              0.0000     0.5821 r
  fifo_1__mem_fifo/dff/data_o[38] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5821 r
  fifo_1__mem_fifo/data_o[38] (net)                    39.1249              0.0000     0.5821 r
  fifo_1__mem_fifo/data_o[38] (bsg_one_fifo_width_p570_3)                   0.0000     0.5821 r
  fifo_lo[85] (net)                                    39.1249              0.0000     0.5821 r
  U1832/IN2 (MUX21X1)                                             0.1362   -0.0287 @   0.5534 r
  U1832/Q (MUX21X1)                                               0.2809    0.2034 @   0.7567 r
  io_cmd_o[38] (net)                            5      83.9782              0.0000     0.7567 r
  U1833/INP (NBUFFX2)                                             0.2809   -0.0347 @   0.7221 r
  U1833/Z (NBUFFX2)                                               0.0402    0.0907     0.8127 r
  mem_cmd_o[38] (net)                           1       3.7537              0.0000     0.8127 r
  mem_cmd_o[38] (out)                                             0.0402   -0.0026 &   0.8101 r
  data arrival time                                                                    0.8101

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8101
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9101


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3450     0.3450
  fifo_1__mem_fifo/dff/data_r_reg_45_/CLK (DFFX1)                 0.1877    0.0000     0.3450 r
  fifo_1__mem_fifo/dff/data_r_reg_45_/Q (DFFX1)                   0.0835    0.2384     0.5833 f
  fifo_1__mem_fifo/dff/data_o[45] (net)         2      26.0935              0.0000     0.5833 f
  fifo_1__mem_fifo/dff/data_o[45] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5833 f
  fifo_1__mem_fifo/data_o[45] (net)                    26.0935              0.0000     0.5833 f
  fifo_1__mem_fifo/data_o[45] (bsg_one_fifo_width_p570_3)                   0.0000     0.5833 f
  fifo_lo[92] (net)                                    26.0935              0.0000     0.5833 f
  U1846/IN2 (MUX21X1)                                             0.0835   -0.0070 &   0.5763 f
  U1846/Q (MUX21X1)                                               0.2440    0.1860 @   0.7623 f
  io_cmd_o[45] (net)                            4      73.5112              0.0000     0.7623 f
  U1847/INP (NBUFFX2)                                             0.2440   -0.0266 @   0.7358 f
  U1847/Z (NBUFFX2)                                               0.0434    0.0820     0.8178 f
  mem_cmd_o[45] (net)                           1      11.6309              0.0000     0.8178 f
  mem_cmd_o[45] (out)                                             0.0434   -0.0075 &   0.8103 f
  data arrival time                                                                    0.8103

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8103
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9103


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3452     0.3452
  fifo_1__mem_fifo/dff/data_r_reg_1_/CLK (DFFX1)                  0.1877    0.0000     0.3452 r
  fifo_1__mem_fifo/dff/data_r_reg_1_/Q (DFFX1)                    0.0893    0.2419 @   0.5871 f
  fifo_1__mem_fifo/dff/data_o[1] (net)          2      29.0586              0.0000     0.5871 f
  fifo_1__mem_fifo/dff/data_o[1] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5871 f
  fifo_1__mem_fifo/data_o[1] (net)                     29.0586              0.0000     0.5871 f
  fifo_1__mem_fifo/data_o[1] (bsg_one_fifo_width_p570_3)                    0.0000     0.5871 f
  fifo_lo[49] (net)                                    29.0586              0.0000     0.5871 f
  U1760/IN2 (MUX21X1)                                             0.0894   -0.0112 @   0.5759 f
  U1760/Q (MUX21X1)                                               0.3633    0.2339 @   0.8098 f
  io_cmd_o[1] (net)                             4     111.1925              0.0000     0.8098 f
  io_cmd_o[1] (out)                                               0.3633    0.0006 @   0.8104 f
  data arrival time                                                                    0.8104

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8104
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9104


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[120]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3056     0.3056
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1842    0.0000     0.3056 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3778    0.3392 @   0.6449 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     119.2301              0.0000     0.6449 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6449 r
  fifo_1__mem_fifo/v_o (net)                          119.2301              0.0000     0.6449 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6449 r
  n2383 (net)                                         119.2301              0.0000     0.6449 r
  U1983/IN1 (AND2X1)                                              0.3782    0.0018 @   0.6467 r
  U1983/Q (AND2X1)                                                0.1706    0.1697 @   0.8164 r
  io_cmd_o[120] (net)                           4      49.1725              0.0000     0.8164 r
  io_cmd_o[120] (out)                                             0.1712   -0.0057 @   0.8107 r
  data arrival time                                                                    0.8107

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8107
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9107


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3457     0.3457
  fifo_1__mem_fifo/dff/data_r_reg_6_/CLK (DFFX1)                  0.1880    0.0000     0.3457 r
  fifo_1__mem_fifo/dff/data_r_reg_6_/Q (DFFX1)                    0.0904    0.2426 @   0.5883 f
  fifo_1__mem_fifo/dff/data_o[6] (net)          2      29.5586              0.0000     0.5883 f
  fifo_1__mem_fifo/dff/data_o[6] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5883 f
  fifo_1__mem_fifo/data_o[6] (net)                     29.5586              0.0000     0.5883 f
  fifo_1__mem_fifo/data_o[6] (bsg_one_fifo_width_p570_3)                    0.0000     0.5883 f
  fifo_lo[53] (net)                                    29.5586              0.0000     0.5883 f
  U1768/IN2 (MUX21X1)                                             0.0905   -0.0016 @   0.5867 f
  U1768/Q (MUX21X1)                                               0.3275    0.2217 @   0.8084 f
  io_cmd_o[6] (net)                             4     100.4601              0.0000     0.8084 f
  io_cmd_o[6] (out)                                               0.3275    0.0028 @   0.8112 f
  data arrival time                                                                    0.8112

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8112
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9112


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_101_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[101]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3090     0.3090
  fifo_1__mem_fifo/dff/data_r_reg_101_/CLK (DFFX1)                0.1271    0.0000     0.3090 r
  fifo_1__mem_fifo/dff/data_r_reg_101_/Q (DFFX1)                  0.0342    0.2002     0.5092 f
  fifo_1__mem_fifo/dff/data_o[101] (net)        2       4.2796              0.0000     0.5092 f
  fifo_1__mem_fifo/dff/data_o[101] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5092 f
  fifo_1__mem_fifo/data_o[101] (net)                    4.2796              0.0000     0.5092 f
  fifo_1__mem_fifo/data_o[101] (bsg_one_fifo_width_p570_3)                  0.0000     0.5092 f
  fifo_lo[141] (net)                                    4.2796              0.0000     0.5092 f
  U1945/IN2 (AND2X1)                                              0.0342    0.0000 &   0.5092 f
  U1945/Q (AND2X1)                                                0.2649    0.1737 @   0.6829 f
  io_cmd_o[101] (net)                           4      78.1824              0.0000     0.6829 f
  U1946/INP (NBUFFX2)                                             0.2649    0.0125 @   0.6954 f
  U1946/Z (NBUFFX2)                                               0.1481    0.1304 @   0.8258 f
  mem_cmd_o[101] (net)                          1      79.8515              0.0000     0.8258 f
  mem_cmd_o[101] (out)                                            0.1481   -0.0145 @   0.8113 f
  data arrival time                                                                    0.8113

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8113
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9113


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3315     0.3315
  fifo_0__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)                 0.1886    0.0000     0.3315 r
  fifo_0__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)                   0.0751    0.2333     0.5648 f
  fifo_0__mem_fifo/dff/data_o[40] (net)         2      22.3864              0.0000     0.5648 f
  fifo_0__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5648 f
  fifo_0__mem_fifo/data_o[40] (net)                    22.3864              0.0000     0.5648 f
  fifo_0__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_2)                   0.0000     0.5648 f
  fifo_lo[38] (net)                                    22.3864              0.0000     0.5648 f
  U1836/IN1 (MUX21X1)                                             0.0751   -0.0102 &   0.5546 f
  U1836/Q (MUX21X1)                                               0.3000    0.2069 @   0.7615 f
  io_cmd_o[40] (net)                            5      91.7995              0.0000     0.7615 f
  U1837/INP (NBUFFX2)                                             0.3000   -0.0281 @   0.7334 f
  U1837/Z (NBUFFX2)                                               0.0391    0.0796     0.8131 f
  mem_cmd_o[40] (net)                           1       6.2230              0.0000     0.8131 f
  mem_cmd_o[40] (out)                                             0.0391   -0.0017 &   0.8113 f
  data arrival time                                                                    0.8113

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8113
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9113


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3310     0.3310
  fifo_0__mem_fifo/dff/data_r_reg_37_/CLK (DFFX1)                 0.1881    0.0000     0.3310 r
  fifo_0__mem_fifo/dff/data_r_reg_37_/Q (DFFX1)                   0.0603    0.2241     0.5551 f
  fifo_0__mem_fifo/dff/data_o[37] (net)         2      15.8091              0.0000     0.5551 f
  fifo_0__mem_fifo/dff/data_o[37] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5551 f
  fifo_0__mem_fifo/data_o[37] (net)                    15.8091              0.0000     0.5551 f
  fifo_0__mem_fifo/data_o[37] (bsg_one_fifo_width_p570_2)                   0.0000     0.5551 f
  fifo_lo[35] (net)                                    15.8091              0.0000     0.5551 f
  U1830/IN1 (MUX21X1)                                             0.0603   -0.0029 &   0.5522 f
  U1830/Q (MUX21X1)                                               0.2686    0.1904 @   0.7426 f
  io_cmd_o[37] (net)                            5      81.4767              0.0000     0.7426 f
  U1831/INP (NBUFFX2)                                             0.2686   -0.0025 @   0.7401 f
  U1831/Z (NBUFFX2)                                               0.0354    0.0758     0.8159 f
  mem_cmd_o[37] (net)                           1       4.3188              0.0000     0.8159 f
  mem_cmd_o[37] (out)                                             0.0354   -0.0043 &   0.8116 f
  data arrival time                                                                    0.8116

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8116
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9116


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3419     0.3419
  fifo_0__mem_fifo/dff/data_r_reg_21_/CLK (DFFX1)                 0.1726    0.0000     0.3419 r
  fifo_0__mem_fifo/dff/data_r_reg_21_/Q (DFFX1)                   0.1032    0.2446 @   0.5865 f
  fifo_0__mem_fifo/dff/data_o[21] (net)         2      32.4500              0.0000     0.5865 f
  fifo_0__mem_fifo/dff/data_o[21] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5865 f
  fifo_0__mem_fifo/data_o[21] (net)                    32.4500              0.0000     0.5865 f
  fifo_0__mem_fifo/data_o[21] (bsg_one_fifo_width_p570_2)                   0.0000     0.5865 f
  fifo_lo[19] (net)                                    32.4500              0.0000     0.5865 f
  U1798/IN1 (MUX21X1)                                             0.1035   -0.0022 @   0.5844 f
  U1798/Q (MUX21X1)                                               0.3352    0.2252 @   0.8096 f
  io_cmd_o[21] (net)                            4     102.7466              0.0000     0.8096 f
  io_cmd_o[21] (out)                                              0.3352    0.0024 @   0.8120 f
  data arrival time                                                                    0.8120

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8120
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9120


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[105]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3056     0.3056
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1842    0.0000     0.3056 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3106    0.3533 @   0.6590 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     116.8685              0.0000     0.6590 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6590 f
  fifo_1__mem_fifo/v_o (net)                          116.8685              0.0000     0.6590 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6590 f
  n2383 (net)                                         116.8685              0.0000     0.6590 f
  U1953/IN1 (AND2X1)                                              0.3106    0.0036 @   0.6626 f
  U1953/Q (AND2X1)                                                0.1704    0.1598 @   0.8224 f
  io_cmd_o[105] (net)                           4      48.4397              0.0000     0.8224 f
  io_cmd_o[105] (out)                                             0.1704   -0.0101 @   0.8123 f
  data arrival time                                                                    0.8123

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8123
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9123


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[114]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3056     0.3056
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1842    0.0000     0.3056 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3106    0.3533 @   0.6590 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     116.8685              0.0000     0.6590 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6590 f
  fifo_1__mem_fifo/v_o (net)                          116.8685              0.0000     0.6590 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6590 f
  n2383 (net)                                         116.8685              0.0000     0.6590 f
  U1971/IN1 (AND2X1)                                              0.3106    0.0028 @   0.6617 f
  U1971/Q (AND2X1)                                                0.2256    0.1855 @   0.8472 f
  io_cmd_o[114] (net)                           4      66.2859              0.0000     0.8472 f
  io_cmd_o[114] (out)                                             0.2256   -0.0347 @   0.8125 f
  data arrival time                                                                    0.8125

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8125
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9125


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[60]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3056     0.3056
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1842    0.0000     0.3056 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3778    0.3392 @   0.6449 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     119.2301              0.0000     0.6449 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6449 r
  fifo_1__mem_fifo/v_o (net)                          119.2301              0.0000     0.6449 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6449 r
  n2383 (net)                                         119.2301              0.0000     0.6449 r
  U1863/IN1 (AND2X1)                                              0.3795    0.0013 @   0.6462 r
  U1863/Q (AND2X1)                                                0.2056    0.1842 @   0.8304 r
  io_cmd_o[60] (net)                            4      61.8126              0.0000     0.8304 r
  io_cmd_o[60] (out)                                              0.2056   -0.0175 @   0.8129 r
  data arrival time                                                                    0.8129

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8129
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9129


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3476     0.3476
  fifo_1__mem_fifo/dff/data_r_reg_8_/CLK (DFFX1)                  0.1882    0.0000     0.3476 r
  fifo_1__mem_fifo/dff/data_r_reg_8_/Q (DFFX1)                    0.1368    0.2358 @   0.5835 r
  fifo_1__mem_fifo/dff/data_o[8] (net)          2      38.9411              0.0000     0.5835 r
  fifo_1__mem_fifo/dff/data_o[8] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5835 r
  fifo_1__mem_fifo/data_o[8] (net)                     38.9411              0.0000     0.5835 r
  fifo_1__mem_fifo/data_o[8] (bsg_one_fifo_width_p570_3)                    0.0000     0.5835 r
  fifo_lo[55] (net)                                    38.9411              0.0000     0.5835 r
  U1772/IN2 (MUX21X1)                                             0.1371   -0.0347 @   0.5488 r
  U1772/Q (MUX21X1)                                               0.2799    0.2029 @   0.7517 r
  io_cmd_o[8] (net)                             4      83.5630              0.0000     0.7517 r
  U1773/INP (NBUFFX2)                                             0.2799   -0.0287 @   0.7230 r
  U1773/Z (NBUFFX2)                                               0.0395    0.0900     0.8130 r
  mem_cmd_o[8] (net)                            1       3.2368              0.0000     0.8130 r
  mem_cmd_o[8] (out)                                              0.0395    0.0000 &   0.8130 r
  data arrival time                                                                    0.8130

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8130
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9130


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3515     0.3515
  fifo_0__mem_fifo/dff/data_r_reg_46_/CLK (DFFX1)                 0.1887    0.0000     0.3515 r
  fifo_0__mem_fifo/dff/data_r_reg_46_/Q (DFFX1)                   0.1127    0.2280     0.5795 r
  fifo_0__mem_fifo/dff/data_o[46] (net)         2      32.2124              0.0000     0.5795 r
  fifo_0__mem_fifo/dff/data_o[46] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5795 r
  fifo_0__mem_fifo/data_o[46] (net)                    32.2124              0.0000     0.5795 r
  fifo_0__mem_fifo/data_o[46] (bsg_one_fifo_width_p570_2)                   0.0000     0.5795 r
  fifo_lo[44] (net)                                    32.2124              0.0000     0.5795 r
  U1848/IN1 (MUX21X1)                                             0.1127   -0.0108 &   0.5687 r
  U1848/Q (MUX21X1)                                               0.2526    0.1856 @   0.7543 r
  io_cmd_o[46] (net)                            4      74.8684              0.0000     0.7543 r
  U1849/INP (NBUFFX2)                                             0.2526   -0.0264 @   0.7279 r
  U1849/Z (NBUFFX2)                                               0.0396    0.0881     0.8159 r
  mem_cmd_o[46] (net)                           1       4.3699              0.0000     0.8159 r
  mem_cmd_o[46] (out)                                             0.0396   -0.0028 &   0.8131 r
  data arrival time                                                                    0.8131

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8131
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9131


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3448     0.3448
  fifo_1__mem_fifo/dff/data_r_reg_29_/CLK (DFFX1)                 0.1877    0.0000     0.3448 r
  fifo_1__mem_fifo/dff/data_r_reg_29_/Q (DFFX1)                   0.0811    0.2369     0.5817 f
  fifo_1__mem_fifo/dff/data_o[29] (net)         2      25.0579              0.0000     0.5817 f
  fifo_1__mem_fifo/dff/data_o[29] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5817 f
  fifo_1__mem_fifo/data_o[29] (net)                    25.0579              0.0000     0.5817 f
  fifo_1__mem_fifo/data_o[29] (bsg_one_fifo_width_p570_3)                   0.0000     0.5817 f
  fifo_lo[76] (net)                                    25.0579              0.0000     0.5817 f
  U1814/IN2 (MUX21X1)                                             0.0811   -0.0122 &   0.5696 f
  U1814/Q (MUX21X1)                                               0.3216    0.2168 @   0.7864 f
  io_cmd_o[29] (net)                            4      98.1720              0.0000     0.7864 f
  io_cmd_o[29] (out)                                              0.3216    0.0271 @   0.8135 f
  data arrival time                                                                    0.8135

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8135
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9135


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3480     0.3480
  fifo_1__mem_fifo/dff/data_r_reg_14_/CLK (DFFX1)                 0.1882    0.0000     0.3480 r
  fifo_1__mem_fifo/dff/data_r_reg_14_/Q (DFFX1)                   0.1436    0.2384 @   0.5864 r
  fifo_1__mem_fifo/dff/data_o[14] (net)         2      41.0456              0.0000     0.5864 r
  fifo_1__mem_fifo/dff/data_o[14] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5864 r
  fifo_1__mem_fifo/data_o[14] (net)                    41.0456              0.0000     0.5864 r
  fifo_1__mem_fifo/data_o[14] (bsg_one_fifo_width_p570_3)                   0.0000     0.5864 r
  fifo_lo[61] (net)                                    41.0456              0.0000     0.5864 r
  U1784/IN2 (MUX21X1)                                             0.1439   -0.0274 @   0.5590 r
  U1784/Q (MUX21X1)                                               0.2588    0.1968 @   0.7558 r
  io_cmd_o[14] (net)                            4      77.0867              0.0000     0.7558 r
  U1785/INP (NBUFFX2)                                             0.2588   -0.0280 @   0.7278 r
  U1785/Z (NBUFFX2)                                               0.0393    0.0884     0.8162 r
  mem_cmd_o[14] (net)                           1       3.9111              0.0000     0.8162 r
  mem_cmd_o[14] (out)                                             0.0393   -0.0025 &   0.8137 r
  data arrival time                                                                    0.8137

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8137
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9137


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[79]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3056     0.3056
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1842    0.0000     0.3056 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3778    0.3392 @   0.6449 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     119.2301              0.0000     0.6449 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6449 r
  fifo_1__mem_fifo/v_o (net)                          119.2301              0.0000     0.6449 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6449 r
  n2383 (net)                                         119.2301              0.0000     0.6449 r
  U1901/IN1 (AND2X1)                                              0.3782    0.0025 @   0.6474 r
  U1901/Q (AND2X1)                                                0.1961    0.1797 @   0.8270 r
  io_cmd_o[79] (net)                            4      58.5304              0.0000     0.8270 r
  io_cmd_o[79] (out)                                              0.1961   -0.0126 @   0.8144 r
  data arrival time                                                                    0.8144

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8144
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9144


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3317     0.3317
  fifo_0__mem_fifo/dff/data_r_reg_28_/CLK (DFFX1)                 0.1886    0.0000     0.3317 r
  fifo_0__mem_fifo/dff/data_r_reg_28_/Q (DFFX1)                   0.0338    0.2052     0.5370 f
  fifo_0__mem_fifo/dff/data_o[28] (net)         2       4.1866              0.0000     0.5370 f
  fifo_0__mem_fifo/dff/data_o[28] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5370 f
  fifo_0__mem_fifo/data_o[28] (net)                     4.1866              0.0000     0.5370 f
  fifo_0__mem_fifo/data_o[28] (bsg_one_fifo_width_p570_2)                   0.0000     0.5370 f
  fifo_lo[26] (net)                                     4.1866              0.0000     0.5370 f
  U1812/IN1 (MUX21X1)                                             0.0338    0.0000 &   0.5370 f
  U1812/Q (MUX21X1)                                               0.1416    0.1285 @   0.6655 f
  n2630 (net)                                   1      39.2199              0.0000     0.6655 f
  icc_place1890/INP (NBUFFX2)                                     0.1420   -0.0148 @   0.6506 f
  icc_place1890/Z (NBUFFX2)                                       0.2710    0.1560 @   0.8067 f
  mem_cmd_o[28] (net)                           4     157.5134              0.0000     0.8067 f
  mem_cmd_o[28] (out)                                             0.2710    0.0079 @   0.8146 f
  data arrival time                                                                    0.8146

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8146
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9146


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3457     0.3457
  fifo_1__mem_fifo/dff/data_r_reg_38_/CLK (DFFX1)                 0.1880    0.0000     0.3457 r
  fifo_1__mem_fifo/dff/data_r_reg_38_/Q (DFFX1)                   0.1152    0.2542 @   0.5999 f
  fifo_1__mem_fifo/dff/data_o[38] (net)         2      38.5364              0.0000     0.5999 f
  fifo_1__mem_fifo/dff/data_o[38] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5999 f
  fifo_1__mem_fifo/data_o[38] (net)                    38.5364              0.0000     0.5999 f
  fifo_1__mem_fifo/data_o[38] (bsg_one_fifo_width_p570_3)                   0.0000     0.5999 f
  fifo_lo[85] (net)                                    38.5364              0.0000     0.5999 f
  U1832/IN2 (MUX21X1)                                             0.1152   -0.0253 @   0.5746 f
  U1832/Q (MUX21X1)                                               0.2713    0.2040 @   0.7786 f
  io_cmd_o[38] (net)                            5      82.8389              0.0000     0.7786 f
  U1833/INP (NBUFFX2)                                             0.2713   -0.0366 @   0.7420 f
  U1833/Z (NBUFFX2)                                               0.0349    0.0753     0.8173 f
  mem_cmd_o[38] (net)                           1       3.7537              0.0000     0.8173 f
  mem_cmd_o[38] (out)                                             0.0349   -0.0024 &   0.8149 f
  data arrival time                                                                    0.8149

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8149
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9149


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[120]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3056     0.3056
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1842    0.0000     0.3056 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3106    0.3533 @   0.6590 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     116.8685              0.0000     0.6590 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6590 f
  fifo_1__mem_fifo/v_o (net)                          116.8685              0.0000     0.6590 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6590 f
  n2383 (net)                                         116.8685              0.0000     0.6590 f
  U1983/IN1 (AND2X1)                                              0.3106    0.0028 @   0.6618 f
  U1983/Q (AND2X1)                                                0.1699    0.1599 @   0.8217 f
  io_cmd_o[120] (net)                           4      48.4268              0.0000     0.8217 f
  io_cmd_o[120] (out)                                             0.1699   -0.0067 @   0.8149 f
  data arrival time                                                                    0.8149

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8149
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9149


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[54]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3480     0.3480
  fifo_1__mem_fifo/dff/data_r_reg_54_/CLK (DFFX1)                 0.1881    0.0000     0.3480 r
  fifo_1__mem_fifo/dff/data_r_reg_54_/Q (DFFX1)                   0.1119    0.2516 @   0.5995 f
  fifo_1__mem_fifo/dff/data_o[54] (net)         2      36.6439              0.0000     0.5995 f
  fifo_1__mem_fifo/dff/data_o[54] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5995 f
  fifo_1__mem_fifo/data_o[54] (net)                    36.6439              0.0000     0.5995 f
  fifo_1__mem_fifo/data_o[54] (bsg_one_fifo_width_p570_3)                   0.0000     0.5995 f
  fifo_lo[97] (net)                                    36.6439              0.0000     0.5995 f
  U1856/IN2 (AND2X1)                                              0.1119    0.0032 @   0.6028 f
  U1856/Q (AND2X1)                                                0.2889    0.1967 @   0.7994 f
  io_cmd_o[54] (net)                            4      84.2110              0.0000     0.7994 f
  io_cmd_o[54] (out)                                              0.2889    0.0157 @   0.8151 f
  data arrival time                                                                    0.8151

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8151
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9151


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3478     0.3478
  fifo_1__mem_fifo/dff/data_r_reg_7_/CLK (DFFX1)                  0.1882    0.0000     0.3478 r
  fifo_1__mem_fifo/dff/data_r_reg_7_/Q (DFFX1)                    0.1198    0.2294 @   0.5772 r
  fifo_1__mem_fifo/dff/data_o[7] (net)          2      33.6318              0.0000     0.5772 r
  fifo_1__mem_fifo/dff/data_o[7] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5772 r
  fifo_1__mem_fifo/data_o[7] (net)                     33.6318              0.0000     0.5772 r
  fifo_1__mem_fifo/data_o[7] (bsg_one_fifo_width_p570_3)                    0.0000     0.5772 r
  fifo_lo[54] (net)                                    33.6318              0.0000     0.5772 r
  U1770/IN2 (MUX21X1)                                             0.1198   -0.0127 @   0.5645 r
  U1770/Q (MUX21X1)                                               0.2935    0.2051 @   0.7695 r
  io_cmd_o[7] (net)                             4      88.0815              0.0000     0.7695 r
  U1771/INP (NBUFFX2)                                             0.2935   -0.0440 @   0.7255 r
  U1771/Z (NBUFFX2)                                               0.0455    0.0962     0.8217 r
  mem_cmd_o[7] (net)                            1       7.4885              0.0000     0.8217 r
  mem_cmd_o[7] (out)                                              0.0455   -0.0065 &   0.8152 r
  data arrival time                                                                    0.8152

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8152
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9152


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[119]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3056     0.3056
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1842    0.0000     0.3056 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3778    0.3392 @   0.6449 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     119.2301              0.0000     0.6449 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6449 r
  fifo_1__mem_fifo/v_o (net)                          119.2301              0.0000     0.6449 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6449 r
  n2383 (net)                                         119.2301              0.0000     0.6449 r
  U1981/IN1 (AND2X1)                                              0.3795    0.0013 @   0.6462 r
  U1981/Q (AND2X1)                                                0.1634    0.1669 @   0.8132 r
  io_cmd_o[119] (net)                           4      46.9627              0.0000     0.8132 r
  io_cmd_o[119] (out)                                             0.1639    0.0026 @   0.8158 r
  data arrival time                                                                    0.8158

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8158
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9158


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[83]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3056     0.3056
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1842    0.0000     0.3056 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3778    0.3392 @   0.6449 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     119.2301              0.0000     0.6449 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6449 r
  fifo_1__mem_fifo/v_o (net)                          119.2301              0.0000     0.6449 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6449 r
  n2383 (net)                                         119.2301              0.0000     0.6449 r
  U1909/IN1 (AND2X1)                                              0.3782    0.0020 @   0.6469 r
  U1909/Q (AND2X1)                                                0.2117    0.1883 @   0.8352 r
  io_cmd_o[83] (net)                            4      63.5176              0.0000     0.8352 r
  io_cmd_o[83] (out)                                              0.2117   -0.0192 @   0.8161 r
  data arrival time                                                                    0.8161

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8161
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9161


1
