{"Source Block": ["oh/xilibs/hdl/MMCME2_ADV.v@97:107@HdlStmProcess", "   //##############\n   //#VCO \n   //##############\n   reg \t  vco_clk = 1'b0;\n   always\n     #(VCO_PERIOD/2) vco_clk = ~vco_clk;\n\n   //##############\n   //#DIVIDERS\n   //##############\n   wire [3:0] DIVCFG[6:0]; \n"], "Clone Blocks": [["oh/xilibs/hdl/PLLE2_BASE.v@71:81", "     begin\n\tvco_clk = 1'b0;\t\n     end\n   \n   always\n     #(VCO_PERIOD/2) vco_clk = ~vco_clk;\n\n   //##############\n   //#DIVIDERS\n   //##############\n   wire [3:0] DIVCFG[5:0]; \n"]], "Diff Content": {"Delete": [[102, "     #(VCO_PERIOD/2) vco_clk = ~vco_clk;\n"]], "Add": [[102, "   localparam VCO_PERIOD = (CLKIN1_PERIOD * DIVCLK_DIVIDE) / CLKFBOUT_MULT_F;\n"], [102, "   localparam CLK0_DELAY = VCO_PERIOD * CLKOUT0_DIVIDE_F * (CLKOUT0_PHASE/360);\n"], [102, "   localparam CLK1_DELAY = VCO_PERIOD * CLKOUT1_DIVIDE * (CLKOUT1_PHASE/360);\n"], [102, "   localparam CLK2_DELAY = VCO_PERIOD * CLKOUT2_DIVIDE * (CLKOUT2_PHASE/360);\n"], [102, "   localparam CLK3_DELAY = VCO_PERIOD * CLKOUT3_DIVIDE * (CLKOUT3_PHASE/360);\n"], [102, "   localparam CLK4_DELAY = VCO_PERIOD * CLKOUT4_DIVIDE * (CLKOUT4_PHASE/360);\n"], [102, "   localparam CLK5_DELAY = VCO_PERIOD * CLKOUT5_DIVIDE * (CLKOUT5_PHASE/360);\n"], [102, "   localparam CLK6_DELAY = VCO_PERIOD * CLKOUT6_DIVIDE * (CLKOUT6_PHASE/360);\n"], [102, "   localparam phases = CLKFBOUT_MULT_F / DIVCLK_DIVIDE;\n"], [102, "   integer \tj;   \n"], [102, "   reg [2*phases-1:0] \tdelay;\n"], [102, "   always @ (CLKIN1)\n"], [102, "     begin\t\n"], [102, "\tfor(j=0; j<(2*phases); j=j+1)\n"], [102, "\t  delay[j] <= #(CLKIN1_PERIOD*j/(2*phases)) CLKIN1;\n"], [102, "     end\n"], [102, "   reg [(phases)-1:0] \tclk_comb;\n"], [102, "    always @ (delay)\n"], [102, "      begin\n"], [102, "\t for(j=0; j<(phases); j=j+1)\n"], [102, "\t   clk_comb[j] <= delay[2*j] & ~delay[2*j+1];\t \n"], [102, "      end\n"], [102, "   reg vco_clk;   \n"], [102, "   integer k;   \n"], [102, "   always @*\n"], [102, "     begin\n"], [102, "\tvco_clk = 1'b0;\n"], [102, "\tfor(k=0; k<(phases); k=k+1)\n"], [102, "\t  vco_clk = vco_clk | clk_comb[k];\n"], [102, "     end\n"]]}}