# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../pb_APP_log_comb.srcs/sources_1/new/Add1b.vhd" \
"../../../../pb_APP_log_comb.srcs/sources_1/new/Adder4b_structurel.vhd" \
"../../../../pb_APP_log_comb.srcs/sources_1/new/Labo_adder4b_sol_registre.vhd" \
"../../../../pb_APP_log_comb.srcs/sources_1/new/affhex_pmodssd.vhd" \
"../../../../pb_APP_log_comb.srcs/sources_1/new/clkdiv_module_v1.vhd" \
"../../../../pb_APP_log_comb.srcs/sources_1/new/conditionne_btn_v4.vhd" \
"../../../../pb_APP_log_comb.srcs/sources_1/new/ctrl_labo_adder4b.vhd" \
"../../../../pb_APP_log_comb.srcs/sources_1/new/strb_gen_v3.vhd" \
"../../../../pb_APP_log_comb.srcs/sim_1/new/labo_adder4b_sol_registre_tb.vhd" \

# Do not sort compile order
nosort
