#include<stdio.h>
#define countLeadingZerosHig_DataWidth 4
#define countLeadingZerosHig_AddressRange 256
#define countLeadingZerosHig_AddressWidth 8
#define countLeadingZerosHig_DWIDTH 4
#define countLeadingZerosHig_AWIDTH 8
#define countLeadingZerosHig_MEM_SIZE 256



void roundAndPackFloat64(int * ,int * ,int * ,int * ,long long int * ,int * ,int * ,int * ,int * ,int * ,int * ,long long int * ,int * ,int dummy);
void float64_mul(unsigned long long int *a__1,int *ap_clk__1,int *ap_done__1,int *ap_idle__1,int *ap_ready__1, long long int *ap_return__1,int *ap_rst__1,int *ap_start__1,unsigned long long int *b__1,int dummy)
{
	printf("a inside float %llu\n",*a__1);
	printf("b insode float %llu\n",*b__1);
	printf("a %016llx\n",*a__1);
	printf("b %016llx\n",*b__1);
	printf("start %d\n",*ap_start__1);
unsigned long long int a=*a__1;
int ap_clk=*ap_clk__1;
int ap_done=*ap_done__1;
int ap_idle=*ap_idle__1;
int ap_ready=*ap_ready__1;
long long int ap_return=*ap_return__1;
int ap_rst=*ap_rst__1;
int ap_start=*ap_start__1;
unsigned long long int b=*b__1;
   int aExp2_cast_fu_894_p1=0;
   int aExp2_cast_fu_894_p1__temp=0;
   int aExp2_cast_reg_1508=0;
   int aExp2_cast_reg_1508__temp=0;
   int aExp2_reg_179=0;
   int aExp2_reg_179__temp=0;
   int aExp_cast_fu_318_p1=0;
   int aExp_cast_fu_318_p1__temp=0;
   int aExp_fu_308_p4=0;
   int aExp_fu_308_p4__temp=0;
   int aHigh_fu_1115_p2=0;
   int aHigh_fu_1115_p2__temp=0;
   int aLow_fu_1108_p3=0;
   int aLow_fu_1108_p3__temp=0;
   int aSig2_reg_169_2001=0;
   int aSig2_reg_169_2001__temp=0;
   int aSig2_reg_169_201=0;
   int aSig2_reg_169_201__temp=0;
   int aSig_1_cast_fu_304_p1_temp100=0;
   int aSig_1_cast_fu_304_p1_temp100__temp=0;
   int aSig_1_cast_fu_304_p1_temp101=0;
   int aSig_1_cast_fu_304_p1_temp101__temp=0;
   int aSig_1_cast_reg_1366_temp100=0;
   int aSig_1_cast_reg_1366_temp100__temp=0;
   int a_assign_2_fu_934_p3=0;
   int a_assign_2_fu_934_p3__temp=0;
   int a_assign_2_fu_934_p3_temp34=0;
   int a_assign_2_fu_934_p3_temp34__temp=0;
   int a_assign_s_fu_419_p3=0;
   int a_assign_s_fu_419_p3__temp=0;
   int a_assign_s_fu_419_p3_temp33=0;
   int a_assign_s_fu_419_p3_temp33__temp=0;
   int a_temp1=0;
   int a_temp1__temp=0;
   int a_temp25=0;
   int a_temp25__temp=0;
   int a_temp27=0;
   int a_temp27__temp=0;
   int a_temp30=0;
   int a_temp30__temp=0;
   int a_temp32=0;
   int a_temp32__temp=0;
   int a_temp9=0;
   int a_temp9__temp=0;
   int ap_CS_fsm=1;
   int ap_CS_fsm__temp=1;
   int ap_CS_fsm_state1=1;
   int ap_CS_fsm_state10=1;
   int ap_CS_fsm_state10__temp=1;
   int ap_CS_fsm_state11=1;
   int ap_CS_fsm_state11__temp=1;
   int ap_CS_fsm_state12=1;
   int ap_CS_fsm_state12__temp=1;
   int ap_CS_fsm_state13=1;
   int ap_CS_fsm_state13__temp=1;
   int ap_CS_fsm_state1__temp=1;
   int ap_CS_fsm_state2=1;
   int ap_CS_fsm_state2__temp=1;
   int ap_CS_fsm_state3=1;
   int ap_CS_fsm_state3__temp=1;
   int ap_CS_fsm_state4=1;
   int ap_CS_fsm_state4__temp=1;
   int ap_CS_fsm_state5=1;
   int ap_CS_fsm_state5__temp=1;
   int ap_CS_fsm_state6=1;
   int ap_CS_fsm_state6__temp=1;
   int ap_CS_fsm_state7=1;
   int ap_CS_fsm_state7__temp=1;
   int ap_CS_fsm_state8=1;
   int ap_CS_fsm_state8__temp=1;
   int ap_CS_fsm_state9=1;
   int ap_CS_fsm_state9__temp=1;
   int ap_NS_fsm=0;
   int ap_NS_fsm__temp=0;
   int ap_clk__temp=0;
   int ap_phi_mux_aExp2_phi_fu_182_p4=0;
   int ap_phi_mux_aExp2_phi_fu_182_p4__temp=0;
   int ap_rst__temp=0;
   int ap_start__temp=0;
   int bExp2_reg_197=0;
   int bExp2_reg_197__temp=0;
   int bExp_cast_fu_349_p1=0;
   int bExp_cast_fu_349_p1__temp=0;
   int bExp_cast_fu_349_p1_temp100=0;
   int bExp_cast_fu_349_p1_temp100__temp=0;
   int bExp_cast_fu_349_p1_temp101=0;
   int bExp_cast_fu_349_p1_temp101__temp=0;
   int bExp_cast_reg_1393=0;
   int bExp_cast_reg_1393__temp=0;
   int bExp_cast_reg_1393_temp100=0;
   int bExp_cast_reg_1393_temp100__temp=0;
   int bExp_fu_339_p4=0;
   int bExp_fu_339_p4__temp=0;
   int bExp_reg_1388=0;
   int bExp_reg_1388__temp=0;
   int bHigh_fu_1142_p2=0;
   int bHigh_fu_1142_p2__temp=0;
   int bLow_fu_1124_p3=0;
   int bLow_fu_1124_p3__temp=0;
   int bSig2_reg_188_temp36=0;
   int bSig2_reg_188_temp36__temp=0;
   int bSig_1_cast_fu_335_p1_temp100=0;
   int bSig_1_cast_fu_335_p1_temp100__temp=0;
   int bSig_1_cast_fu_335_p1_temp101=0;
   int bSig_1_cast_fu_335_p1_temp101__temp=0;
   int bSig_1_cast_reg_1382_temp100=0;
   int bSig_1_cast_reg_1382_temp100__temp=0;
   int b_temp10=0;
   int b_temp10__temp=0;
   int b_temp150=0;
   int b_temp1500=0;
   int b_temp1500__temp=0;
   int b_temp150__temp=0;
   int b_temp28=0;
   int b_temp28__temp=0;
   int b_temp31=0;
   int b_temp31__temp=0;
   int b_temp34=0;
   int b_temp34__temp=0;
   int b_temp39=0;
   int b_temp39__temp=0;
   int b_temp6=0;
   int b_temp6__temp=0;
   int countLeadingZerosHig_3_fu_844_p1=0;
   int countLeadingZerosHig_3_fu_844_p1__temp=0;
   int countLeadingZerosHig_6_fu_1046_p1=0;
   int countLeadingZerosHig_6_fu_1046_p1__temp=0;
   int countLeadingZerosHig_address0=0;
   int countLeadingZerosHig_address0__temp=0;
   int countLeadingZerosHig_ce0=0;
   int countLeadingZerosHig_ce0__temp=0;
   int countLeadingZerosHig_q0=0;
   int countLeadingZerosHig_q0__temp=0;
   int float_exception_flag=0;
   int float_exception_flag__temp=0;
   int grp_fu_241_p2=0;
   int grp_fu_241_p2__temp;
   int flag=0;
   int grp_fu_246_p2=0;
   int grp_fu_246_p2__temp=0;
   int grp_fu_251_p4=0;
   int grp_fu_251_p4__temp=0;
   int grp_fu_261_p4=0;
   int grp_fu_261_p4__temp=0;
   int grp_fu_287_p2=0;
   int grp_fu_287_p2__temp=0;
   int grp_roundAndPackFloat64_fu_232_ap_done=0;
   int grp_roundAndPackFloat64_fu_232_ap_done__temp=0;
   int grp_roundAndPackFloat64_fu_232_ap_idle=0;
   int grp_roundAndPackFloat64_fu_232_ap_idle__temp=0;
   int grp_roundAndPackFloat64_fu_232_ap_ready=0;
   int grp_roundAndPackFloat64_fu_232_ap_ready__temp=0;
   int grp_roundAndPackFloat64_fu_232_ap_start=0;
   int grp_roundAndPackFloat64_fu_232_ap_start__temp=0;
   int grp_roundAndPackFloat64_fu_232_ap_start_reg=0;
   int grp_roundAndPackFloat64_fu_232_ap_start_reg__temp=0;
   int grp_roundAndPackFloat64_fu_232_float_exception_flag_o=0;
   int grp_roundAndPackFloat64_fu_232_float_exception_flag_o__temp=0;
   int grp_roundAndPackFloat64_fu_232_float_exception_flag_o_ap_vld=0;
   int grp_roundAndPackFloat64_fu_232_float_exception_flag_o_ap_vld__temp=0;
   int icmp1_fu_912_p2=0;
   int icmp1_fu_912_p2__temp=0;
   int icmp1_fu_912_p2_temp3=0;
   int icmp1_fu_912_p2_temp3__temp=0;
   int icmp1_reg_1521=0;
   int icmp1_reg_1521__temp=0;
   int icmp1_reg_1521_temp22=0;
   int icmp1_reg_1521_temp22__temp=0;
   int icmp2_fu_952_p2=0;
   int icmp2_fu_952_p2__temp=0;
   int icmp2_fu_952_p2_temp11=0;
   int icmp2_fu_952_p2_temp11__temp=0;
   int icmp2_reg_1526=0;
   int icmp2_reg_1526__temp=0;
   int icmp2_reg_1526_temp13=0;
   int icmp2_reg_1526_temp13__temp=0;
   int icmp2_reg_1526_temp19=0;
   int icmp2_reg_1526_temp19__temp=0;
   int icmp3_fu_1009_p2=0;
   int icmp3_fu_1009_p2__temp=0;
   int icmp3_fu_1009_p2_temp16=0;
   int icmp3_fu_1009_p2_temp16__temp=0;
   int icmp3_reg_1552=0;
   int icmp3_reg_1552__temp=0;
   int icmp3_reg_1552_temp17=0;
   int icmp3_reg_1552_temp17__temp=0;
   int icmp6_fu_437_p2=0;
   int icmp6_fu_437_p2__temp=0;
   int icmp6_fu_437_p2_temp12=0;
   int icmp6_fu_437_p2_temp12__temp=0;
   int icmp6_reg_1425=0;
   int icmp6_reg_1425__temp=0;
   int icmp6_reg_1425_temp14=0;
   int icmp6_reg_1425_temp14__temp=0;
   int icmp6_reg_1425_temp20=0;
   int icmp6_reg_1425_temp20__temp=0;
   int icmp9_fu_807_p2=0;
   int icmp9_fu_807_p2__temp=0;
   int icmp9_fu_807_p2_temp15=0;
   int icmp9_fu_807_p2_temp15__temp=0;
   int icmp9_reg_1492=0;
   int icmp9_reg_1492__temp=0;
   int icmp9_reg_1492_temp18=0;
   int icmp9_reg_1492_temp18__temp=0;
   int icmp_fu_395_p2=0;
   int icmp_fu_395_p2__temp=0;
   int icmp_fu_395_p2_temp5=0;
   int icmp_fu_395_p2_temp5__temp=0;
   int icmp_reg_1420=0;
   int icmp_reg_1420__temp=0;
   int icmp_reg_1420_temp21=0;
   int icmp_reg_1420_temp21__temp=0;
   int or_cond_fu_651_p2=0;
   int or_cond_fu_651_p2__temp=0;
   int p_a_i_i_i1_fu_964_p3=0;
   int p_a_i_i_i1_fu_964_p3__temp=0;
   int p_a_i_i_i1_fu_964_p3_temp1001=0;
   int p_a_i_i_i1_fu_964_p3_temp1001__temp=0;
   int p_a_i_i_i1_fu_964_p3_temp1002=0;
   int p_a_i_i_i1_fu_964_p3_temp1002__temp=0;
   int p_a_i_i_i1_fu_964_p3_temp101=0;
   int p_a_i_i_i1_fu_964_p3_temp101__temp=0;
   int p_a_i_i_i1_fu_964_p3_temp102=0;
   int p_a_i_i_i1_fu_964_p3_temp102__temp=0;
   int p_a_i_i_i_fu_449_p3=0;
   int p_a_i_i_i_fu_449_p3__temp=0;
   int p_a_i_i_i_fu_449_p3_temp1001=0;
   int p_a_i_i_i_fu_449_p3_temp1001__temp=0;
   int p_a_i_i_i_fu_449_p3_temp1002=0;
   int p_a_i_i_i_fu_449_p3_temp1002__temp=0;
   int p_a_i_i_i_fu_449_p3_temp101=0;
   int p_a_i_i_i_fu_449_p3_temp101__temp=0;
   int p_a_i_i_i_fu_449_p3_temp102=0;
   int p_a_i_i_i_fu_449_p3_temp102__temp=0;
   int p_i_i_i1_fu_1025_p3=0;
   int p_i_i_i1_fu_1025_p3__temp=0;
   int p_i_i_i_fu_823_p3=0;
   int p_i_i_i_fu_823_p3__temp=0;
   int p_v1_fu_812_p3=0;
   int p_v1_fu_812_p3__temp=0;
   int p_v_fu_1014_p3=0;
   int p_v_fu_1014_p3__temp=0;
   int shiftCount_1_fu_859_p2=0;
   int shiftCount_1_fu_859_p2__temp=0;
   int shiftCount_1_i_i_i1_fu_1039_p3=0;
   int shiftCount_1_i_i_i1_fu_1039_p3__temp=0;
   int shiftCount_1_i_i_i_fu_837_p3=0;
   int shiftCount_1_i_i_i_fu_837_p3__temp=0;
   int shiftCount_1_reg_1502=0;
   int shiftCount_1_reg_1502__temp=0;
   int shiftCount_2_fu_865_p2=0;
   int shiftCount_2_fu_865_p2__temp=0;
   int shiftCount_3_cast_fu_870_p1=0;
   int shiftCount_3_cast_fu_870_p1__temp=0;
   int shiftCount_3_fu_1032_p3=0;
   int shiftCount_3_fu_1032_p3__temp=0;
   int shiftCount_4_fu_1061_p2=0;
   int shiftCount_4_fu_1061_p2__temp=0;
   int shiftCount_4_reg_1562=0;
   int shiftCount_4_reg_1562__temp=0;
   int shiftCount_5_fu_1067_p2=0;
   int shiftCount_5_fu_1067_p2__temp=0;
   int shiftCount_7_cast_fu_1072_p1=0;
   int shiftCount_7_cast_fu_1072_p1__temp=0;
   int shiftCount_fu_830_p3=0;
   int shiftCount_fu_830_p3__temp=0;
   int tmp29_fu_848_p3=0;
   int tmp29_fu_848_p3__temp=0;
   int tmp32_cast_fu_855_p1=0;
   int tmp32_cast_fu_855_p1__temp=0;
   int tmp33_cast_fu_1057_p1=0;
   int tmp33_cast_fu_1057_p1__temp=0;
   int tmp33_fu_1050_p3=0;
   int tmp33_fu_1050_p3__temp=0;
   int tmp34_cast_fu_1349_p1=0;
   int tmp34_cast_fu_1349_p1__temp=0;
   int tmp34_fu_1343_p2=0;
   int tmp34_fu_1343_p2__temp=0;
   int tmp_12_fu_1270_p2=0;
   int tmp_12_fu_1270_p2__temp=0;
   int tmp_13_fu_1276_p2=0;
   int tmp_13_fu_1276_p2__temp=0;
   int tmp_14_fu_1282_p4_temp45=0;
   int tmp_14_fu_1282_p4_temp45__temp=0;
   int tmp_15_fu_373_p2=0;
   int tmp_15_fu_373_p2__temp=0;
   int tmp_15_reg_1408=0;
   int tmp_15_reg_1408__temp=0;
   int tmp_16_fu_645_p2=0;
   int tmp_16_fu_645_p2__temp=0;
   int tmp_19_fu_379_p2=0;
   int tmp_19_fu_379_p2__temp=0;
   int tmp_19_reg_1412=0;
   int tmp_19_reg_1412__temp=0;
   int tmp_20_fu_787_p2=0;
   int tmp_20_fu_787_p2__temp=0;
   int tmp_21_fu_601_p2=0;
   int tmp_21_fu_601_p2__temp=0;
   int tmp_22_fu_607_p4_temp26=0;
   int tmp_22_fu_607_p4_temp26__temp=0;
   int tmp_24_fu_625_p2=0;
   int tmp_24_fu_625_p2__temp=0;
   int tmp_25_reg_1416=0;
   int tmp_25_reg_1416__temp=0;
   int tmp_27_fu_415_p1=0;
   int tmp_27_fu_415_p1__temp=0;
   int tmp_28_fu_898_p2=0;
   int tmp_28_fu_898_p2__temp=0;
   int tmp_28_reg_1513=0;
   int tmp_28_reg_1513__temp=0;
   int tmp_29_reg_1517=0;
   int tmp_29_reg_1517__temp=0;
   int tmp_30_fu_322_p3=0;
   int tmp_30_fu_322_p3__temp=0;
   int tmp_31_fu_930_p1=0;
   int tmp_31_fu_930_p1__temp=0;
   int tmp_32_fu_1265_p2=0;
   int tmp_32_fu_1265_p2__temp=0;
   int tmp_34_fu_353_p3=0;
   int tmp_34_fu_353_p3__temp=0;
   int tmp_39_i_fu_1192_p2=0;
   int tmp_39_i_fu_1192_p2__temp=0;
   int tmp_39_i_reg_1609=0;
   int tmp_39_i_reg_1609__temp=0;
   int tmp_39_i_reg_1609_temp29=0;
   int tmp_39_i_reg_1609_temp29__temp=0;
   int tmp_40_fu_759_p1=0;
   int tmp_40_fu_759_p1__temp=0;
   int tmp_42_fu_597_p1=0;
   int tmp_42_fu_597_p1__temp=0;
   int tmp_43_i_fu_1218_p3=0;
   int tmp_43_i_fu_1218_p3__temp=0;
   int tmp_44_fu_405_p4=0;
   int tmp_44_fu_405_p4__temp=0;
   int tmp_44_i_fu_1228_p2=0;
   int tmp_44_i_fu_1228_p2__temp=0;
   int tmp_46_reg_1436=0;
   int tmp_46_reg_1436__temp=0;
   int tmp_47_reg_1441=0;
   int tmp_47_reg_1441__temp=0;
   int tmp_48_fu_921_p4=0;
   int tmp_48_fu_921_p4__temp=0;
   int tmp_4_reg_1583=0;
   int tmp_4_reg_1583__temp=0;
   int tmp_50_reg_1537=0;
   int tmp_50_reg_1537__temp=0;
   int tmp_51_reg_1542=0;
   int tmp_51_reg_1542__temp=0;
   int tmp_53_fu_385_p4=0;
   int tmp_53_fu_385_p4__temp=0;
   int tmp_54_reg_1614=0;
   int tmp_54_reg_1614__temp=0;
   int tmp_55_fu_401_p1=0;
   int tmp_55_fu_401_p1__temp=0;
   int tmp_56_fu_1308_p4_temp46=0;
   int tmp_56_fu_1308_p4_temp46__temp=0;
   int tmp_56_fu_1308_p4_temp47=0;
   int tmp_56_fu_1308_p4_temp47__temp=0;
   int tmp_57_fu_427_p4=0;
   int tmp_57_fu_427_p4__temp=0;
   int tmp_58_fu_443_p2=0;
   int tmp_58_fu_443_p2__temp=0;
   int tmp_59_reg_1431=0;
   int tmp_59_reg_1431__temp=0;
   int tmp_60_fu_903_p4=0;
   int tmp_60_fu_903_p4__temp=0;
   int tmp_61_fu_918_p1=0;
   int tmp_61_fu_918_p1__temp=0;
   int tmp_62_fu_942_p4=0;
   int tmp_62_fu_942_p4__temp=0;
   int tmp_63_fu_958_p2=0;
   int tmp_63_fu_958_p2__temp=0;
   int tmp_64_reg_1532=0;
   int tmp_64_reg_1532__temp=0;
   int tmp_65_fu_1094_p1=0;
   int tmp_65_fu_1094_p1__temp=0;
   int tmp_65_reg_1578=0;
   int tmp_65_reg_1578__temp=0;
   int tmp_66_fu_1120_p1=0;
   int tmp_66_fu_1120_p1__temp=0;
   int tmp_68_fu_1241_p1=0;
   int tmp_68_fu_1241_p1__temp=0;
   int tmp_6_fu_1132_p4=0;
   int tmp_6_fu_1132_p4__temp=0;
   int tmp_70_fu_1300_p3=0;
   int tmp_70_fu_1300_p3__temp=0;
   int tmp_70_fu_1300_p3_temp48=0;
   int tmp_70_fu_1300_p3_temp48__temp=0;
   int tmp_70_reg_1630=0;
   int tmp_70_reg_1630__temp=0;
   int tmp_70_reg_1630_temp42=0;
   int tmp_70_reg_1630_temp42__temp=0;
   int tmp_74_i6_i1_fu_555_p2=0;
   int tmp_74_i6_i1_fu_555_p2__temp=0;
   int tmp_74_i6_i_fu_717_p2=0;
   int tmp_74_i6_i_fu_717_p2__temp=0;
   int tmp_74_i_i1_fu_513_p2=0;
   int tmp_74_i_i1_fu_513_p2__temp=0;
   int tmp_74_i_i_fu_675_p2=0;
   int tmp_74_i_i_fu_675_p2__temp=0;
   int tmp_75_i7_i1_fu_561_p2=0;
   int tmp_75_i7_i1_fu_561_p2__temp=0;
   int tmp_75_i7_i1_fu_561_p2_temp7=0;
   int tmp_75_i7_i1_fu_561_p2_temp7__temp=0;
   int tmp_75_i7_i_fu_723_p2=0;
   int tmp_75_i7_i_fu_723_p2__temp=0;
   int tmp_75_i7_i_fu_723_p2_temp8=0;
   int tmp_75_i7_i_fu_723_p2_temp8__temp=0;
   int tmp_75_i_i1_fu_519_p2=0;
   int tmp_75_i_i1_fu_519_p2__temp=0;
   int tmp_75_i_i_fu_681_p2=0;
   int tmp_75_i_i_fu_681_p2__temp=0;
   int tmp_8_fu_763_p2=0;
   int tmp_8_fu_763_p2__temp=0;
   int tmp_9_fu_769_p4_temp23=0;
   int tmp_9_fu_769_p4_temp23__temp=0;
   int tmp_fu_367_p2=0;
   int tmp_fu_367_p2__temp=0;
   int tmp_i2_fu_567_p2=0;
   int tmp_i2_fu_567_p2__temp=0;
   int tmp_i2_fu_567_p2_temp41=0;
   int tmp_i2_fu_567_p2_temp41__temp=0;
   int tmp_i2_i1_fu_531_p2=0;
   int tmp_i2_i1_fu_531_p2__temp=0;
   int tmp_i2_i1_fu_531_p2_temp4=0;
   int tmp_i2_i1_fu_531_p2_temp4__temp=0;
   int tmp_i2_i_fu_693_p2=0;
   int tmp_i2_i_fu_693_p2__temp=0;
   int tmp_i2_i_fu_693_p2_temp2=0;
   int tmp_i2_i_fu_693_p2_temp2__temp=0;
   int tmp_i4_i1_fu_545_p2=0;
   int tmp_i4_i1_fu_545_p2__temp=0;
   int tmp_i4_i_fu_707_p2=0;
   int tmp_i4_i_fu_707_p2__temp=0;
   int tmp_i9_fu_729_p2=0;
   int tmp_i9_fu_729_p2__temp=0;
   int tmp_i9_fu_729_p2_temp41=0;
   int tmp_i9_fu_729_p2_temp41__temp=0;
   int tmp_i_i1_fu_503_p2=0;
   int tmp_i_i1_fu_503_p2__temp=0;
   int tmp_i_i_fu_665_p2=0;
   int tmp_i_i_fu_665_p2__temp=0;
   int tmp_reg_1404=0;
   int tmp_reg_1404__temp=0;
   int z0_2_cast_fu_1259_p2_temp1001=0;
   int z0_2_cast_fu_1259_p2_temp1001__temp=0;
   int z0_2_cast_fu_1259_p2_temp101=0;
   int z0_2_cast_fu_1259_p2_temp101__temp=0;
   int z0_2_cast_fu_1259_p2_temp38=0;
   int z0_2_cast_fu_1259_p2_temp38__temp=0;
   int z0_2_fu_1253_p2_temp24=0;
   int z0_2_fu_1253_p2_temp24__temp=0;
   int z0_2_fu_1253_p2_temp32=0;
   int z0_2_fu_1253_p2_temp32__temp=0;
   int z0_fu_1182_p0=0;
   int z0_fu_1182_p0__temp=0;
   int z0_fu_1182_p1=0;
   int z0_fu_1182_p1__temp=0;
   int z1_2_fu_1213_p2_temp100=0;
   int z1_2_fu_1213_p2_temp100__temp=0;
   int z1_2_fu_1213_p2_temp101=0;
   int z1_2_fu_1213_p2_temp101__temp=0;
   int z1_2_reg_1624_temp100=0;
   int z1_2_reg_1624_temp100__temp=0;
   int z1_fu_1156_p0=0;
   int z1_fu_1156_p0__temp=0;
   int z1_fu_1156_p1=0;
   int z1_fu_1156_p1__temp=0;
   int z1_fu_1156_p2_temp100=0;
   int z1_fu_1156_p2_temp100__temp=0;
   int z1_fu_1156_p2_temp101=0;
   int z1_fu_1156_p2_temp101__temp=0;
   int z1_reg_1588_temp100=0;
   int z1_reg_1588_temp100__temp=0;
   int zExp2_v_cast_cast_fu_1336_p3=0;
   int zExp2_v_cast_cast_fu_1336_p3__temp=0;
   int zExpPtr_temp_1_cast_fu_1090_p1=0;
   int zExpPtr_temp_1_cast_fu_1090_p1__temp=0;
   int zExpPtr_temp_1_fu_1085_p2=0;
   int zExpPtr_temp_1_fu_1085_p2__temp=0;
   int zExpPtr_temp_cast_fu_889_p1=0;
   int zExpPtr_temp_cast_fu_889_p1__temp=0;
   int zExpPtr_temp_fu_884_p2=0;
   int zExpPtr_temp_fu_884_p2__temp=0;
   int zExp_fu_1353_p2=0;
   int zExp_fu_1353_p2__temp=0;
   int zExp_reg_1640=0;
   int zExp_reg_1640__temp=0;
   int zMiddleA_1_fu_1188_p2_temp2001=0;
   int zMiddleA_1_fu_1188_p2_temp2001__temp=0;
   int zMiddleA_1_fu_1188_p2_temp201=0;
   int zMiddleA_1_fu_1188_p2_temp201__temp=0;
   int zMiddleA_2_fu_1207_p2_temp100=0;
   int zMiddleA_2_fu_1207_p2_temp100__temp=0;
   int zMiddleA_2_fu_1207_p2_temp101=0;
   int zMiddleA_2_fu_1207_p2_temp101__temp=0;
   int zMiddleA_2_fu_1207_p2_temp102=0;
   int zMiddleA_2_fu_1207_p2_temp102__temp=0;
   int zMiddleA_2_reg_1619_temp100=0;
   int zMiddleA_2_reg_1619_temp100__temp=0;
   int zMiddleA_fu_1166_p0=0;
   int zMiddleA_fu_1166_p0__temp=0;
   int zMiddleA_fu_1166_p1=0;
   int zMiddleA_fu_1166_p1__temp=0;
   int zMiddleB_fu_1176_p0=0;
   int zMiddleB_fu_1176_p0__temp=0;
   int zMiddleB_fu_1176_p1=0;
   int zMiddleB_fu_1176_p1__temp=0;
   int zSign_fu_361_p2=0;
   int zSign_fu_361_p2__temp=0;
   int zSign_reg_1398=0;
   int zSign_reg_1398__temp=0;
   unsigned long long int abc;
   long long int aSig2_reg_169=0;
   long long int aSig2_reg_169__temp=0;
   long long int aSig_1_cast_fu_304_p1=0;
   long long int aSig_1_cast_fu_304_p1__temp=0;
   long long int aSig_1_cast_reg_1366=0;
   long long int aSig_1_cast_reg_1366__temp=0;
   long long int aSig_fu_299_p1=0;
   long long int aSig_fu_299_p1__temp=0;
   long long int a__temp=0;
   long long int a_assign_1_fu_743_p3=0;
   long long int a_assign_1_fu_743_p3__temp=0;
   long long int a_assign_6_fu_581_p3=0;
   long long int a_assign_6_fu_581_p3__temp=0;
   long long int ap_phi_mux_p_0_phi_fu_210_p18=0;
   long long int ap_phi_mux_p_0_phi_fu_210_p18__temp=0;
   long long int ap_return_preg=0;
   long long int ap_return_preg__temp=0;
   long long int bSig2_reg_188=0;
   long long int bSig2_reg_188__temp=0;
   long long int bSig_1_cast_fu_335_p1=0;
   long long int bSig_1_cast_fu_335_p1__temp=0;
   long long int bSig_1_cast_reg_1382=0;
   long long int bSig_1_cast_reg_1382__temp=0;
   long long int bSig_fu_330_p1=0;
   long long int bSig_fu_330_p1__temp=0;
   unsigned long long int bSig_reg_1377=0;
   unsigned long long int bSig_reg_1377__temp=0;
   long long int b__temp=0;
   long long int b_assign_mux_i1_fu_573_p3=0;
   long long int b_assign_mux_i1_fu_573_p3__temp=0;
   long long int b_assign_mux_i_fu_735_p3=0;
   long long int b_assign_mux_i_fu_735_p3__temp=0;
   long long int grp_fu_246_p0=0;
   long long int grp_fu_246_p0__temp=0;
   long long int grp_fu_271_p2=0;
   long long int grp_fu_271_p2__temp=0;
   long long int grp_fu_277_p2=0;
   long long int grp_fu_277_p2__temp=0;
   long long int grp_roundAndPackFloat64_fu_232_ap_return=0;
   long long int grp_roundAndPackFloat64_fu_232_ap_return__temp=0;
   unsigned long long int p_0_reg_206=0;
   unsigned long long int p_0_reg_206__temp=0;
   long long int tmp_10_fu_779_p3=0;
   long long int tmp_10_fu_779_p3__temp=0;
   long long int tmp_14_fu_1282_p4=0;
   long long int tmp_14_fu_1282_p4__temp=0;
   long long int tmp_22_fu_607_p4=0;
   long long int tmp_22_fu_607_p4__temp=0;
   long long int tmp_23_fu_617_p3=0;
   long long int tmp_23_fu_617_p3__temp=0;
   long long int tmp_34_i1_fu_639_p2=0;
   long long int tmp_34_i1_fu_639_p2__temp=0;
   long long int tmp_34_i_fu_801_p2=0;
   long long int tmp_34_i_fu_801_p2__temp=0;
   long long int tmp_35_fu_1245_p1=0;
   long long int tmp_35_fu_1245_p1__temp=0;
   long long int tmp_35_i_fu_1148_p1=0;
   long long int tmp_35_i_fu_1148_p1__temp=0;
   long long int tmp_36_fu_671_p1=0;
   long long int tmp_36_fu_671_p1__temp=0;
   long long int tmp_36_i_fu_1152_p1=0;
   long long int tmp_36_i_fu_1152_p1__temp=0;
   long long int tmp_37_i_fu_1162_p1=0;
   long long int tmp_37_i_fu_1162_p1__temp=0;
   long long int tmp_37_reg_1645=0;
   long long int tmp_37_reg_1645__temp=0;
   long long int tmp_38_fu_687_p2=0;
   long long int tmp_38_fu_687_p2__temp=0;
   long long int tmp_38_i_fu_1172_p1=0;
   long long int tmp_38_i_fu_1172_p1__temp=0;
   long long int tmp_39_fu_713_p1=0;
   long long int tmp_39_fu_713_p1__temp=0;
   long long int tmp_43_i_cast_fu_1224_p1=0;
   long long int tmp_43_i_cast_fu_1224_p1__temp=0;
   long long int tmp_45_fu_509_p1=0;
   long long int tmp_45_fu_509_p1__temp=0;
   long long int tmp_45_i_fu_1232_p1=0;
   long long int tmp_45_i_fu_1232_p1__temp=0;
   long long int tmp_49_fu_525_p2=0;
   long long int tmp_49_fu_525_p2__temp=0;
   long long int tmp_52_fu_551_p1=0;
   long long int tmp_52_fu_551_p1__temp=0;
   long long int tmp_56_fu_1308_p4=0;
   long long int tmp_56_fu_1308_p4__temp=0;
   long long int tmp_69_fu_1249_p1=0;
   long long int tmp_69_fu_1249_p1__temp=0;
   long long int tmp_80_i_i_i1_fu_1020_p1=0;
   long long int tmp_80_i_i_i1_fu_1020_p1__temp=0;
   long long int tmp_80_i_i_i_fu_818_p1=0;
   long long int tmp_80_i_i_i_fu_818_p1__temp=0;
   long long int tmp_9_fu_769_p4=0;
   long long int tmp_9_fu_769_p4__temp=0;
   long long int tmp_i1_fu_589_p3=0;
   long long int tmp_i1_fu_589_p3__temp=0;
   long long int tmp_i3_i1_fu_537_p3=0;
   long long int tmp_i3_i1_fu_537_p3__temp=0;
   long long int tmp_i3_i_fu_699_p3=0;
   long long int tmp_i3_i_fu_699_p3__temp=0;
   long long int tmp_i4_fu_793_p3=0;
   long long int tmp_i4_fu_793_p3__temp=0;
   long long int tmp_i5_fu_631_p3=0;
   long long int tmp_i5_fu_631_p3__temp=0;
   long long int tmp_i6_fu_487_p3=0;
   long long int tmp_i6_fu_487_p3__temp=0;
   long long int tmp_i7_fu_874_p1=0;
   long long int tmp_i7_fu_874_p1__temp=0;
   long long int tmp_i8_fu_1002_p3=0;
   long long int tmp_i8_fu_1002_p3__temp=0;
   long long int tmp_i9_12_fu_1076_p1=0;
   long long int tmp_i9_12_fu_1076_p1__temp=0;
   long long int tmp_i_fu_751_p3=0;
   long long int tmp_i_fu_751_p3__temp=0;
   long long int tmp_i_i2_fu_495_p3=0;
   long long int tmp_i_i2_fu_495_p3__temp=0;
   long long int tmp_i_i3_fu_657_p3=0;
   long long int tmp_i_i3_fu_657_p3__temp=0;
   long long int z0_1_i_fu_1236_p2=0;
   long long int z0_1_i_fu_1236_p2__temp=0;
   long long int z0_2_cast_fu_1259_p2=0;
   long long int z0_2_cast_fu_1259_p2__temp=0;
   long long int z0_2_fu_1253_p2=0;
   long long int z0_2_fu_1253_p2__temp=0;
   long long int z0_fu_1182_p2=0;
   long long int z0_fu_1182_p2__temp=0;
   long long int z0_reg_1604=0;
   long long int z0_reg_1604__temp=0;
   long long int z1_2_fu_1213_p2=0;
   long long int z1_2_fu_1213_p2__temp=0;
   long long int z1_2_reg_1624=0;
   long long int z1_2_reg_1624__temp=0;
   long long int z1_fu_1156_p2=0;
   long long int z1_fu_1156_p2__temp=0;
   long long int z1_reg_1588=0;
   long long int z1_reg_1588__temp=0;
   long long int zMiddleA_1_fu_1188_p2=0;
   long long int zMiddleA_1_fu_1188_p2__temp=0;
   long long int zMiddleA_2_fu_1207_p2=0;
   long long int zMiddleA_2_fu_1207_p2__temp=0;
   long long int zMiddleA_2_reg_1619=0;
   long long int zMiddleA_2_reg_1619__temp=0;
   long long int zMiddleA_fu_1166_p2=0;
   long long int zMiddleA_fu_1166_p2__temp=0;
   long long int zMiddleA_reg_1593=0;
   long long int zMiddleA_reg_1593__temp=0;
   long long int zMiddleB_fu_1176_p2=0;
   long long int zMiddleB_fu_1176_p2__temp=0;
   long long int zMiddleB_reg_1598=0;
   long long int zMiddleB_reg_1598__temp=0;
   long long int zSig0_1_fu_1292_p3=0;
   long long int zSig0_1_fu_1292_p3__temp=0;
   long long int zSig0_2_fu_1318_p4=0;
   long long int zSig0_2_fu_1318_p4__temp=0;
   long long int zSig0_3_fu_1328_p3=0;
   long long int zSig0_3_fu_1328_p3__temp=0;
   unsigned long long int zSig0_3_reg_1635=0;
   unsigned long long int zSig0_3_reg_1635__temp=0;
   long long int zSigPtr_temp_1_fu_1080_p2=0;
   long long int zSigPtr_temp_1_fu_1080_p2__temp=0;
   long long int zSigPtr_temp_fu_878_p2=0;
   long long int zSigPtr_temp_fu_878_p2__temp=0;
	ap_done=0;
	ap_start=1;
   int countLeadingZerosHig_rom[countLeadingZerosHig_MEM_SIZE]={
8,7,6,6,5,5,5,5,4,4,4,4,4,4,4,4,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0};

   ap_ST_fsm_state1:
	printf("state1\n");
	ap_CS_fsm_state1 = 1;
	ap_CS_fsm_state2 = 0;
	ap_CS_fsm_state3 = 0;
	ap_CS_fsm_state4 = 0;
	ap_CS_fsm_state5 = 0;
	ap_CS_fsm_state6 = 0;
	ap_CS_fsm_state7 = 0;
	ap_CS_fsm_state8 = 0;
	ap_CS_fsm_state9 = 0;
	ap_CS_fsm_state10 = 0;
	ap_CS_fsm_state11 = 0;
	ap_CS_fsm_state12 = 0;
	ap_CS_fsm_state13 = 0;
   zMiddleA_fu_1166_p1__temp = zMiddleA_fu_1166_p1 ;
   ap_CS_fsm__temp = ap_CS_fsm ;
   tmp_74_i_i1_fu_513_p2__temp = tmp_74_i_i1_fu_513_p2 ;
   b_temp10__temp = b_temp10 ;
   tmp_60_fu_903_p4__temp = tmp_60_fu_903_p4 ;
   tmp_19_fu_379_p2__temp = tmp_19_fu_379_p2 ;
   ap_CS_fsm_state5__temp = ap_CS_fsm_state5 ;
   tmp_70_reg_1630_temp42__temp = tmp_70_reg_1630_temp42 ;
   icmp1_fu_912_p2_temp3__temp = icmp1_fu_912_p2_temp3 ;
   countLeadingZerosHig_6_fu_1046_p1__temp = countLeadingZerosHig_6_fu_1046_p1 ;
   tmp_i9_fu_729_p2__temp = tmp_i9_fu_729_p2 ;
   tmp_12_fu_1270_p2__temp = tmp_12_fu_1270_p2 ;
   aSig2_reg_169_201__temp = aSig2_reg_169_201 ;
   z1_fu_1156_p2_temp100__temp = z1_fu_1156_p2_temp100 ;
   tmp_39_i_fu_1192_p2__temp = tmp_39_i_fu_1192_p2 ;
   tmp_i2_i1_fu_531_p2_temp4__temp = tmp_i2_i1_fu_531_p2_temp4 ;
   a_temp9__temp = a_temp9 ;
   countLeadingZerosHig_ce0__temp = countLeadingZerosHig_ce0 ;
   zExp_fu_1353_p2__temp = zExp_fu_1353_p2 ;
   tmp_74_i6_i_fu_717_p2__temp = tmp_74_i6_i_fu_717_p2 ;
   tmp_70_fu_1300_p3_temp48__temp = tmp_70_fu_1300_p3_temp48 ;
   tmp_4_reg_1583__temp = tmp_4_reg_1583 ;
   grp_fu_287_p2__temp = grp_fu_287_p2 ;
   aSig2_reg_169_2001__temp = aSig2_reg_169_2001 ;
   icmp_fu_395_p2__temp = icmp_fu_395_p2 ;
   zMiddleA_2_fu_1207_p2_temp100__temp = zMiddleA_2_fu_1207_p2_temp100 ;
   tmp_56_fu_1308_p4_temp46__temp = tmp_56_fu_1308_p4_temp46 ;
   icmp2_fu_952_p2_temp11__temp = icmp2_fu_952_p2_temp11 ;
   aExp_fu_308_p4__temp = aExp_fu_308_p4 ;
   shiftCount_fu_830_p3__temp = shiftCount_fu_830_p3 ;
   icmp3_reg_1552_temp17__temp = icmp3_reg_1552_temp17 ;
   grp_roundAndPackFloat64_fu_232_float_exception_flag_o_ap_vld__temp = grp_roundAndPackFloat64_fu_232_float_exception_flag_o_ap_vld ;
   tmp_44_i_fu_1228_p2__temp = tmp_44_i_fu_1228_p2 ;
   z1_reg_1588_temp100__temp = z1_reg_1588_temp100 ;
   tmp_58_fu_443_p2__temp = tmp_58_fu_443_p2 ;
   ap_CS_fsm_state11__temp = ap_CS_fsm_state11 ;
   icmp6_reg_1425__temp = icmp6_reg_1425 ;
   tmp_30_fu_322_p3__temp = tmp_30_fu_322_p3 ;
   zMiddleA_2_fu_1207_p2_temp101__temp = zMiddleA_2_fu_1207_p2_temp101 ;
   tmp_64_reg_1532__temp = tmp_64_reg_1532 ;
   tmp_22_fu_607_p4_temp26__temp = tmp_22_fu_607_p4_temp26 ;
   shiftCount_1_i_i_i_fu_837_p3__temp = shiftCount_1_i_i_i_fu_837_p3 ;
   tmp_43_i_fu_1218_p3__temp = tmp_43_i_fu_1218_p3 ;
   aSig_1_cast_fu_304_p1_temp100__temp = aSig_1_cast_fu_304_p1_temp100 ;
   zExpPtr_temp_1_fu_1085_p2__temp = zExpPtr_temp_1_fu_1085_p2 ;
   b_temp28__temp = b_temp28 ;
   icmp2_reg_1526__temp = icmp2_reg_1526 ;
   tmp_8_fu_763_p2__temp = tmp_8_fu_763_p2 ;
   a_temp27__temp = a_temp27 ;
   icmp9_fu_807_p2_temp15__temp = icmp9_fu_807_p2_temp15 ;
   tmp_29_reg_1517__temp = tmp_29_reg_1517 ;
   grp_roundAndPackFloat64_fu_232_ap_ready__temp = grp_roundAndPackFloat64_fu_232_ap_ready ;
   ap_CS_fsm_state6__temp = ap_CS_fsm_state6 ;
   bExp_cast_reg_1393_temp100__temp = bExp_cast_reg_1393_temp100 ;
   grp_fu_246_p2__temp = grp_fu_246_p2 ;
   shiftCount_3_cast_fu_870_p1__temp = shiftCount_3_cast_fu_870_p1 ;
   zExpPtr_temp_cast_fu_889_p1__temp = zExpPtr_temp_cast_fu_889_p1 ;
   tmp_74_i_i_fu_675_p2__temp = tmp_74_i_i_fu_675_p2 ;
   a_temp30__temp = a_temp30 ;
   tmp_28_fu_898_p2__temp = tmp_28_fu_898_p2 ;
   tmp_i2_fu_567_p2__temp = tmp_i2_fu_567_p2 ;
   ap_CS_fsm_state3__temp = ap_CS_fsm_state3 ;
   icmp2_reg_1526_temp19__temp = icmp2_reg_1526_temp19 ;
   ap_CS_fsm_state13__temp = ap_CS_fsm_state13 ;
   a_temp25__temp = a_temp25 ;
   z0_2_fu_1253_p2_temp32__temp = z0_2_fu_1253_p2_temp32 ;
   tmp_i4_i_fu_707_p2__temp = tmp_i4_i_fu_707_p2 ;
   tmp_56_fu_1308_p4_temp47__temp = tmp_56_fu_1308_p4_temp47 ;
   countLeadingZerosHig_3_fu_844_p1__temp = countLeadingZerosHig_3_fu_844_p1 ;
   z1_fu_1156_p2_temp101__temp = z1_fu_1156_p2_temp101 ;
   aSig_1_cast_fu_304_p1_temp101__temp = aSig_1_cast_fu_304_p1_temp101 ;
   p_a_i_i_i_fu_449_p3_temp1002__temp = p_a_i_i_i_fu_449_p3_temp1002 ;
   bExp_reg_1388__temp = bExp_reg_1388 ;
   p_v_fu_1014_p3__temp = p_v_fu_1014_p3 ;
   tmp_19_reg_1412__temp = tmp_19_reg_1412 ;
   grp_roundAndPackFloat64_fu_232_ap_start__temp = grp_roundAndPackFloat64_fu_232_ap_start ;
   shiftCount_1_i_i_i1_fu_1039_p3__temp = shiftCount_1_i_i_i1_fu_1039_p3 ;
   aLow_fu_1108_p3__temp = aLow_fu_1108_p3 ;
   p_i_i_i_fu_823_p3__temp = p_i_i_i_fu_823_p3 ;
   b_temp39__temp = b_temp39 ;
   zMiddleA_1_fu_1188_p2_temp201__temp = zMiddleA_1_fu_1188_p2_temp201 ;
   a_assign_2_fu_934_p3_temp34__temp = a_assign_2_fu_934_p3_temp34 ;
   icmp_fu_395_p2_temp5__temp = icmp_fu_395_p2_temp5 ;
   tmp_i2_i1_fu_531_p2__temp = tmp_i2_i1_fu_531_p2 ;
   icmp3_fu_1009_p2__temp = icmp3_fu_1009_p2 ;
   countLeadingZerosHig_address0__temp = countLeadingZerosHig_address0 ;
   icmp9_reg_1492__temp = icmp9_reg_1492 ;
   tmp_70_fu_1300_p3__temp = tmp_70_fu_1300_p3 ;
   zExpPtr_temp_1_cast_fu_1090_p1__temp = zExpPtr_temp_1_cast_fu_1090_p1 ;
   tmp29_fu_848_p3__temp = tmp29_fu_848_p3 ;
   tmp_13_fu_1276_p2__temp = tmp_13_fu_1276_p2 ;
   a_assign_s_fu_419_p3__temp = a_assign_s_fu_419_p3 ;
   aHigh_fu_1115_p2__temp = aHigh_fu_1115_p2 ;
   bExp_cast_fu_349_p1_temp100__temp = bExp_cast_fu_349_p1_temp100 ;
   zMiddleB_fu_1176_p0__temp = zMiddleB_fu_1176_p0 ;
   tmp_47_reg_1441__temp = tmp_47_reg_1441 ;
   icmp1_fu_912_p2__temp = icmp1_fu_912_p2 ;
   tmp_46_reg_1436__temp = tmp_46_reg_1436 ;
   z0_2_cast_fu_1259_p2_temp101__temp = z0_2_cast_fu_1259_p2_temp101 ;
   tmp_75_i_i1_fu_519_p2__temp = tmp_75_i_i1_fu_519_p2 ;
   icmp6_fu_437_p2_temp12__temp = icmp6_fu_437_p2_temp12 ;
   grp_roundAndPackFloat64_fu_232_float_exception_flag_o__temp = grp_roundAndPackFloat64_fu_232_float_exception_flag_o ;
   bLow_fu_1124_p3__temp = bLow_fu_1124_p3 ;
   aExp2_cast_reg_1508__temp = aExp2_cast_reg_1508 ;
   bSig_1_cast_fu_335_p1_temp101__temp = bSig_1_cast_fu_335_p1_temp101 ;
   tmp_44_fu_405_p4__temp = tmp_44_fu_405_p4 ;
   icmp_reg_1420_temp21__temp = icmp_reg_1420_temp21 ;
   z1_fu_1156_p0__temp = z1_fu_1156_p0 ;
   z1_2_reg_1624_temp100__temp = z1_2_reg_1624_temp100 ;
   grp_roundAndPackFloat64_fu_232_ap_done__temp = grp_roundAndPackFloat64_fu_232_ap_done ;
   tmp_70_reg_1630__temp = tmp_70_reg_1630 ;
   tmp_63_fu_958_p2__temp = tmp_63_fu_958_p2 ;
   tmp_i_i_fu_665_p2__temp = tmp_i_i_fu_665_p2 ;
   tmp_15_fu_373_p2__temp = tmp_15_fu_373_p2 ;
   z1_2_fu_1213_p2_temp101__temp = z1_2_fu_1213_p2_temp101 ;
   p_a_i_i_i1_fu_964_p3_temp1002__temp = p_a_i_i_i1_fu_964_p3_temp1002 ;
   tmp_68_fu_1241_p1__temp = tmp_68_fu_1241_p1 ;
   tmp_65_reg_1578__temp = tmp_65_reg_1578 ;
   ap_CS_fsm_state2__temp = ap_CS_fsm_state2 ;
   tmp_27_fu_415_p1__temp = tmp_27_fu_415_p1 ;
   tmp_51_reg_1542__temp = tmp_51_reg_1542 ;
   grp_fu_251_p4__temp = grp_fu_251_p4 ;
   shiftCount_2_fu_865_p2__temp = shiftCount_2_fu_865_p2 ;
   zExp2_v_cast_cast_fu_1336_p3__temp = zExp2_v_cast_cast_fu_1336_p3 ;
   tmp33_cast_fu_1057_p1__temp = tmp33_cast_fu_1057_p1 ;
   zMiddleB_fu_1176_p1__temp = zMiddleB_fu_1176_p1 ;
   aExp2_reg_179__temp = aExp2_reg_179 ;
   icmp2_reg_1526_temp13__temp = icmp2_reg_1526_temp13 ;
   grp_roundAndPackFloat64_fu_232_ap_start_reg__temp = grp_roundAndPackFloat64_fu_232_ap_start_reg ;
   grp_roundAndPackFloat64_fu_232_ap_idle__temp = grp_roundAndPackFloat64_fu_232_ap_idle ;
   tmp_16_fu_645_p2__temp = tmp_16_fu_645_p2 ;
   tmp_75_i7_i1_fu_561_p2_temp7__temp = tmp_75_i7_i1_fu_561_p2_temp7 ;
   b_temp1500__temp = b_temp1500 ;
   p_a_i_i_i_fu_449_p3__temp = p_a_i_i_i_fu_449_p3 ;
   b_temp6__temp = b_temp6 ;
   tmp_i2_i_fu_693_p2_temp2__temp = tmp_i2_i_fu_693_p2_temp2 ;
   bExp_cast_fu_349_p1_temp101__temp = bExp_cast_fu_349_p1_temp101 ;
   tmp_48_fu_921_p4__temp = tmp_48_fu_921_p4 ;
   tmp_57_fu_427_p4__temp = tmp_57_fu_427_p4 ;
   ap_CS_fsm_state8__temp = ap_CS_fsm_state8 ;
   aExp2_cast_fu_894_p1__temp = aExp2_cast_fu_894_p1 ;
   tmp_40_fu_759_p1__temp = tmp_40_fu_759_p1 ;
   icmp1_reg_1521__temp = icmp1_reg_1521 ;
   icmp_reg_1420__temp = icmp_reg_1420 ;
   icmp1_reg_1521_temp22__temp = icmp1_reg_1521_temp22 ;
   tmp34_cast_fu_1349_p1__temp = tmp34_cast_fu_1349_p1 ;
   tmp_55_fu_401_p1__temp = tmp_55_fu_401_p1 ;
   tmp_53_fu_385_p4__temp = tmp_53_fu_385_p4 ;
   ap_CS_fsm_state4__temp = ap_CS_fsm_state4 ;
   ap_CS_fsm_state12__temp = ap_CS_fsm_state12 ;
   bHigh_fu_1142_p2__temp = bHigh_fu_1142_p2 ;
   tmp_39_i_reg_1609__temp = tmp_39_i_reg_1609 ;
   tmp_75_i_i_fu_681_p2__temp = tmp_75_i_i_fu_681_p2 ;
   bSig_1_cast_reg_1382_temp100__temp = bSig_1_cast_reg_1382_temp100 ;
   a_assign_s_fu_419_p3_temp33__temp = a_assign_s_fu_419_p3_temp33 ;
   p_a_i_i_i_fu_449_p3_temp101__temp = p_a_i_i_i_fu_449_p3_temp101 ;
   tmp33_fu_1050_p3__temp = tmp33_fu_1050_p3 ;
   tmp_50_reg_1537__temp = tmp_50_reg_1537 ;
   grp_fu_261_p4__temp = grp_fu_261_p4 ;
   z0_2_cast_fu_1259_p2_temp1001__temp = z0_2_cast_fu_1259_p2_temp1001 ;
   p_i_i_i1_fu_1025_p3__temp = p_i_i_i1_fu_1025_p3 ;
   p_a_i_i_i1_fu_964_p3__temp = p_a_i_i_i1_fu_964_p3 ;
   tmp_i4_i1_fu_545_p2__temp = tmp_i4_i1_fu_545_p2 ;
   z1_fu_1156_p1__temp = z1_fu_1156_p1 ;
   tmp_31_fu_930_p1__temp = tmp_31_fu_930_p1 ;
   shiftCount_4_reg_1562__temp = shiftCount_4_reg_1562 ;
   tmp_75_i7_i1_fu_561_p2__temp = tmp_75_i7_i1_fu_561_p2 ;
   zSign_fu_361_p2__temp = zSign_fu_361_p2 ;
   a_temp32__temp = a_temp32 ;
   zMiddleA_fu_1166_p0__temp = zMiddleA_fu_1166_p0 ;
   tmp_42_fu_597_p1__temp = tmp_42_fu_597_p1 ;
   shiftCount_5_fu_1067_p2__temp = shiftCount_5_fu_1067_p2 ;
   tmp_54_reg_1614__temp = tmp_54_reg_1614 ;
   a_temp1__temp = a_temp1 ;
   ap_CS_fsm_state10__temp = ap_CS_fsm_state10 ;
   tmp_39_i_reg_1609_temp29__temp = tmp_39_i_reg_1609_temp29 ;
   zExp_reg_1640__temp = zExp_reg_1640 ;
   zSign_reg_1398__temp = zSign_reg_1398 ;
   grp_fu_241_p2__temp = grp_fu_241_p2 ;
   ap_phi_mux_aExp2_phi_fu_182_p4__temp = ap_phi_mux_aExp2_phi_fu_182_p4 ;
   p_a_i_i_i_fu_449_p3_temp1001__temp = p_a_i_i_i_fu_449_p3_temp1001 ;
   aExp_cast_fu_318_p1__temp = aExp_cast_fu_318_p1 ;
   tmp_9_fu_769_p4_temp23__temp = tmp_9_fu_769_p4_temp23 ;
   tmp_reg_1404__temp = tmp_reg_1404 ;
   tmp_66_fu_1120_p1__temp = tmp_66_fu_1120_p1 ;
   icmp3_reg_1552__temp = icmp3_reg_1552 ;
   or_cond_fu_651_p2__temp = or_cond_fu_651_p2 ;
   tmp_62_fu_942_p4__temp = tmp_62_fu_942_p4 ;
   bSig_1_cast_fu_335_p1_temp100__temp = bSig_1_cast_fu_335_p1_temp100 ;
   icmp2_fu_952_p2__temp = icmp2_fu_952_p2 ;
   tmp_i_i1_fu_503_p2__temp = tmp_i_i1_fu_503_p2 ;
   tmp_28_reg_1513__temp = tmp_28_reg_1513 ;
   tmp_34_fu_353_p3__temp = tmp_34_fu_353_p3 ;
   icmp6_reg_1425_temp14__temp = icmp6_reg_1425_temp14 ;
   zMiddleA_2_reg_1619_temp100__temp = zMiddleA_2_reg_1619_temp100 ;
   bExp_fu_339_p4__temp = bExp_fu_339_p4 ;
   zMiddleA_2_fu_1207_p2_temp102__temp = zMiddleA_2_fu_1207_p2_temp102 ;
   tmp_24_fu_625_p2__temp = tmp_24_fu_625_p2 ;
   ap_CS_fsm_state7__temp = ap_CS_fsm_state7 ;
   zExpPtr_temp_fu_884_p2__temp = zExpPtr_temp_fu_884_p2 ;
   b_temp31__temp = b_temp31 ;
   tmp_20_fu_787_p2__temp = tmp_20_fu_787_p2 ;
   ap_CS_fsm_state1__temp = ap_CS_fsm_state1 ;
   shiftCount_1_fu_859_p2__temp = shiftCount_1_fu_859_p2 ;
   shiftCount_7_cast_fu_1072_p1__temp = shiftCount_7_cast_fu_1072_p1 ;
   ap_NS_fsm__temp = ap_NS_fsm ;
   p_a_i_i_i1_fu_964_p3_temp1001__temp = p_a_i_i_i1_fu_964_p3_temp1001 ;
   shiftCount_1_reg_1502__temp = shiftCount_1_reg_1502 ;
   tmp_i2_i_fu_693_p2__temp = tmp_i2_i_fu_693_p2 ;
   p_a_i_i_i_fu_449_p3_temp102__temp = p_a_i_i_i_fu_449_p3_temp102 ;
   z0_fu_1182_p1__temp = z0_fu_1182_p1 ;
   icmp3_fu_1009_p2_temp16__temp = icmp3_fu_1009_p2_temp16 ;
   icmp9_fu_807_p2__temp = icmp9_fu_807_p2 ;
   tmp_21_fu_601_p2__temp = tmp_21_fu_601_p2 ;
   countLeadingZerosHig_q0__temp = countLeadingZerosHig_q0 ;
   tmp_61_fu_918_p1__temp = tmp_61_fu_918_p1 ;
   bExp2_reg_197__temp = bExp2_reg_197 ;
   tmp_6_fu_1132_p4__temp = tmp_6_fu_1132_p4 ;
   ap_CS_fsm_state9__temp = ap_CS_fsm_state9 ;
   tmp_i2_fu_567_p2_temp41__temp = tmp_i2_fu_567_p2_temp41 ;
   a_assign_2_fu_934_p3__temp = a_assign_2_fu_934_p3 ;
   icmp6_fu_437_p2__temp = icmp6_fu_437_p2 ;
   tmp_14_fu_1282_p4_temp45__temp = tmp_14_fu_1282_p4_temp45 ;
   bExp_cast_fu_349_p1__temp = bExp_cast_fu_349_p1 ;
   bExp_cast_reg_1393__temp = bExp_cast_reg_1393 ;
   z1_2_fu_1213_p2_temp100__temp = z1_2_fu_1213_p2_temp100 ;
   p_v1_fu_812_p3__temp = p_v1_fu_812_p3 ;
   p_a_i_i_i1_fu_964_p3_temp102__temp = p_a_i_i_i1_fu_964_p3_temp102 ;
   icmp6_reg_1425_temp20__temp = icmp6_reg_1425_temp20 ;
   shiftCount_3_fu_1032_p3__temp = shiftCount_3_fu_1032_p3 ;
   bSig2_reg_188_temp36__temp = bSig2_reg_188_temp36 ;
   b_temp34__temp = b_temp34 ;
   tmp_75_i7_i_fu_723_p2_temp8__temp = tmp_75_i7_i_fu_723_p2_temp8 ;
   tmp_65_fu_1094_p1__temp = tmp_65_fu_1094_p1 ;
   z0_2_cast_fu_1259_p2_temp38__temp = z0_2_cast_fu_1259_p2_temp38 ;
   zMiddleA_1_fu_1188_p2_temp2001__temp = zMiddleA_1_fu_1188_p2_temp2001 ;
   tmp_fu_367_p2__temp = tmp_fu_367_p2 ;
   tmp_32_fu_1265_p2__temp = tmp_32_fu_1265_p2 ;
   float_exception_flag__temp = float_exception_flag ;
   tmp_74_i6_i1_fu_555_p2__temp = tmp_74_i6_i1_fu_555_p2 ;
   shiftCount_4_fu_1061_p2__temp = shiftCount_4_fu_1061_p2 ;
   aSig_1_cast_reg_1366_temp100__temp = aSig_1_cast_reg_1366_temp100 ;
   tmp32_cast_fu_855_p1__temp = tmp32_cast_fu_855_p1 ;
   z0_fu_1182_p0__temp = z0_fu_1182_p0 ;
   tmp_25_reg_1416__temp = tmp_25_reg_1416 ;
   tmp_75_i7_i_fu_723_p2__temp = tmp_75_i7_i_fu_723_p2 ;
   p_a_i_i_i1_fu_964_p3_temp101__temp = p_a_i_i_i1_fu_964_p3_temp101 ;
   icmp9_reg_1492_temp18__temp = icmp9_reg_1492_temp18 ;
   tmp_15_reg_1408__temp = tmp_15_reg_1408 ;
   b_temp150__temp = b_temp150 ;
   tmp_59_reg_1431__temp = tmp_59_reg_1431 ;
   tmp_i9_fu_729_p2_temp41__temp = tmp_i9_fu_729_p2_temp41 ;
   tmp34_fu_1343_p2__temp = tmp34_fu_1343_p2 ;
   z0_2_fu_1253_p2_temp24__temp = z0_2_fu_1253_p2_temp24 ;
   z0_2_fu_1253_p2__temp = z0_2_fu_1253_p2 ;
   tmp_37_i_fu_1162_p1__temp = tmp_37_i_fu_1162_p1 ;
   ap_return_preg__temp = ap_return_preg ;
   zSig0_1_fu_1292_p3__temp = zSig0_1_fu_1292_p3 ;
   tmp_9_fu_769_p4__temp = tmp_9_fu_769_p4 ;
   tmp_35_i_fu_1148_p1__temp = tmp_35_i_fu_1148_p1 ;
   tmp_i_i3_fu_657_p3__temp = tmp_i_i3_fu_657_p3 ;
   z0_fu_1182_p2__temp = z0_fu_1182_p2 ;
   tmp_i4_fu_793_p3__temp = tmp_i4_fu_793_p3 ;
   tmp_i3_i1_fu_537_p3__temp = tmp_i3_i1_fu_537_p3 ;
   z0_reg_1604__temp = z0_reg_1604 ;
   tmp_i1_fu_589_p3__temp = tmp_i1_fu_589_p3 ;
   tmp_80_i_i_i_fu_818_p1__temp = tmp_80_i_i_i_fu_818_p1 ;
   tmp_37_reg_1645__temp = tmp_37_reg_1645 ;
   b_assign_mux_i1_fu_573_p3__temp = b_assign_mux_i1_fu_573_p3 ;
   z0_2_cast_fu_1259_p2__temp = z0_2_cast_fu_1259_p2 ;
   tmp_34_i_fu_801_p2__temp = tmp_34_i_fu_801_p2 ;
   p_0_reg_206__temp = p_0_reg_206 ;
   zMiddleA_2_fu_1207_p2__temp = zMiddleA_2_fu_1207_p2 ;
   bSig_1_cast_fu_335_p1__temp = bSig_1_cast_fu_335_p1 ;
   tmp_i3_i_fu_699_p3__temp = tmp_i3_i_fu_699_p3 ;
   tmp_i7_fu_874_p1__temp = tmp_i7_fu_874_p1 ;
   z1_fu_1156_p2__temp = z1_fu_1156_p2 ;
   tmp_39_fu_713_p1__temp = tmp_39_fu_713_p1 ;
   aSig_fu_299_p1__temp = aSig_fu_299_p1 ;
   tmp_43_i_cast_fu_1224_p1__temp = tmp_43_i_cast_fu_1224_p1 ;
   zSig0_3_fu_1328_p3__temp = zSig0_3_fu_1328_p3 ;
   tmp_22_fu_607_p4__temp = tmp_22_fu_607_p4 ;
   zMiddleA_reg_1593__temp = zMiddleA_reg_1593 ;
   z1_2_reg_1624__temp = z1_2_reg_1624 ;
   bSig_1_cast_reg_1382__temp = bSig_1_cast_reg_1382 ;
   tmp_49_fu_525_p2__temp = tmp_49_fu_525_p2 ;
   z1_reg_1588__temp = z1_reg_1588 ;
   b_assign_mux_i_fu_735_p3__temp = b_assign_mux_i_fu_735_p3 ;
   tmp_10_fu_779_p3__temp = tmp_10_fu_779_p3 ;
   tmp_i6_fu_487_p3__temp = tmp_i6_fu_487_p3 ;
   a_assign_1_fu_743_p3__temp = a_assign_1_fu_743_p3 ;
   if(flag==0)
   {
	grp_fu_246_p0__temp = 986 ;
	flag=1;
   }
   else
   {
	grp_fu_246_p0__temp = grp_fu_246_p0 ;
   }
   zSig0_3_reg_1635__temp = zSig0_3_reg_1635 ;
   tmp_i_i2_fu_495_p3__temp = tmp_i_i2_fu_495_p3 ;
   tmp_45_fu_509_p1__temp = tmp_45_fu_509_p1 ;
   tmp_38_i_fu_1172_p1__temp = tmp_38_i_fu_1172_p1 ;
   zMiddleB_fu_1176_p2__temp = zMiddleB_fu_1176_p2 ;
   tmp_i5_fu_631_p3__temp = tmp_i5_fu_631_p3 ;
   zMiddleA_2_reg_1619__temp = zMiddleA_2_reg_1619 ;
   tmp_45_i_fu_1232_p1__temp = tmp_45_i_fu_1232_p1 ;
   tmp_i8_fu_1002_p3__temp = tmp_i8_fu_1002_p3 ;
   ap_phi_mux_p_0_phi_fu_210_p18__temp = ap_phi_mux_p_0_phi_fu_210_p18 ;
   tmp_69_fu_1249_p1__temp = tmp_69_fu_1249_p1 ;
   tmp_52_fu_551_p1__temp = tmp_52_fu_551_p1 ;
   tmp_35_fu_1245_p1__temp = tmp_35_fu_1245_p1 ;
   aSig2_reg_169__temp = aSig2_reg_169 ;
   tmp_56_fu_1308_p4__temp = tmp_56_fu_1308_p4 ;
   tmp_34_i1_fu_639_p2__temp = tmp_34_i1_fu_639_p2 ;
   aSig_1_cast_reg_1366__temp = aSig_1_cast_reg_1366 ;
   tmp_38_fu_687_p2__temp = tmp_38_fu_687_p2 ;
   z0_1_i_fu_1236_p2__temp = z0_1_i_fu_1236_p2 ;
   bSig_fu_330_p1__temp = bSig_fu_330_p1 ;
   grp_roundAndPackFloat64_fu_232_ap_return__temp = grp_roundAndPackFloat64_fu_232_ap_return ;
   tmp_i_fu_751_p3__temp = tmp_i_fu_751_p3 ;
   tmp_80_i_i_i1_fu_1020_p1__temp = tmp_80_i_i_i1_fu_1020_p1 ;
   tmp_23_fu_617_p3__temp = tmp_23_fu_617_p3 ;
   zSigPtr_temp_fu_878_p2__temp = zSigPtr_temp_fu_878_p2 ;
   zMiddleB_reg_1598__temp = zMiddleB_reg_1598 ;
   grp_fu_271_p2__temp = grp_fu_271_p2 ;
   zMiddleA_1_fu_1188_p2__temp = zMiddleA_1_fu_1188_p2 ;
   aSig_1_cast_fu_304_p1__temp = aSig_1_cast_fu_304_p1 ;
   bSig2_reg_188__temp = bSig2_reg_188 ;
   bSig_reg_1377__temp = bSig_reg_1377 ;
   grp_fu_277_p2__temp = grp_fu_277_p2 ;
   zMiddleA_fu_1166_p2__temp = zMiddleA_fu_1166_p2 ;
   a_assign_6_fu_581_p3__temp = a_assign_6_fu_581_p3 ;
   tmp_14_fu_1282_p4__temp = tmp_14_fu_1282_p4 ;
   z1_2_fu_1213_p2__temp = z1_2_fu_1213_p2 ;
   tmp_36_i_fu_1152_p1__temp = tmp_36_i_fu_1152_p1 ;
   tmp_i9_12_fu_1076_p1__temp = tmp_i9_12_fu_1076_p1 ;
   tmp_36_fu_671_p1__temp = tmp_36_fu_671_p1 ;
   zSigPtr_temp_1_fu_1080_p2__temp = zSigPtr_temp_1_fu_1080_p2 ;
   zSig0_2_fu_1318_p4__temp = zSig0_2_fu_1318_p4 ;
      
       ap_return_preg = 0 ;
       grp_roundAndPackFloat64_fu_232_ap_start_reg = 0 ;
       aSig_1_cast_reg_1366 = aSig_1_cast_reg_1366 & 4503599627370495 ;
       bSig_1_cast_reg_1382 = bSig_1_cast_reg_1382 & 4503599627370495 ;
       bExp_cast_reg_1393 = bExp_cast_reg_1393 & 2047 ;
       z1_reg_1588 = z1_reg_1588 & 18446744073709549568 ;
       zMiddleA_2_reg_1619 = zMiddleA_2_reg_1619 & 18446744069414584320 ;
       z1_2_reg_1624 = z1_2_reg_1624 & 18446744073709549568 ;
       countLeadingZerosHig_ce0 = 0;
	
               grp_fu_241_p2 =   (  ( a & 4503599627370495 )  == 0 ? 1 :  0 ) ;
               grp_fu_246_p2 =   ( grp_fu_246_p0__temp  == 0 ? 1 :  0 ) ;
		
	
               tmp_19_reg_1412 =  tmp_19_reg_1412__temp ;
               tmp_28_reg_1513 =  tmp_28_reg_1513__temp ;
               tmp_24_fu_625_p2 =   (  (  (  (  ( a >> 11 )  & 2199023255551 )  << 11 )  |  (  ( a & 2047 )  |  (  ( a >> 52 )  & 2047 )  )  )  == 0 ? 1 :  0 ) ;
               tmp_20_fu_787_p2 =   (  (  (  (  ( b >> 11 )  & 2199023255551 )  << 11 )  |  (  ( b & 2047 )  |  (  ( b >> 52 )  & 2047 )  )  )  == 0 ? 1 :  0 ) ;
               tmp_i9_fu_729_p2 =   (  (  (  (  (  ( a >> 51 )  & 4095 )  << 51 )  == 9218868437227405312 ? 1 :  0 )  &  (  ( a & 2251799813685247 )  != 0 ? 1 :  0 )  )  |  (  (  (  (  ( b >> 51 )  & 4095 )  << 51 )  == 9218868437227405312 ? 1 :  0 )  &  (  ( b & 2251799813685247 )  != 0 ? 1 :  0 )  )  ) ;
               tmp_25_reg_1416 =  tmp_25_reg_1416__temp ;
               tmp_i2_fu_567_p2 =   (  (  (  (  (  ( a >> 51 )  & 4095 )  << 51 )  == 9218868437227405312 ? 1 :  0 )  &  (  ( a & 2251799813685247 )  != 0 ? 1 :  0 )  )  |  (  (  (  (  ( b >> 51 )  & 4095 )  << 51 )  == 9218868437227405312 ? 1 :  0 )  &  (  ( b & 2251799813685247 )  != 0 ? 1 :  0 )  )  ) ;
               tmp_15_reg_1408 =  tmp_15_reg_1408__temp ;
               tmp_28_fu_898_p2 =   ( bExp_reg_1388__temp  == 0 ? 1 :  0 ) ;
               or_cond_fu_651_p2 =   (  (  (  ( b >> 52 )  & 2047 )  != 2047 ? 1 :  0 )  |  ( grp_fu_246_p0__temp == 0 ? 1 :  0 )  ) ;
               tmp_15_fu_373_p2 =   (  (  ( b >> 52 )  & 2047 )  == 2047 ? 1 :  0 ) ;
               tmp_fu_367_p2 =   (  (  ( a >> 52 )  & 2047 )  == 2047 ? 1 :  0 ) ;
               tmp_29_reg_1517 =  tmp_29_reg_1517__temp ;
               tmp_19_fu_379_p2 =   (  (  ( a >> 52 )  & 2047 )  == 0 ? 1 :  0 ) ;
               tmp_reg_1404 =  tmp_reg_1404__temp ;

		if((((grp_fu_241_p2 == 1) && (tmp_fu_367_p2 == 1)) && (1 == ap_CS_fsm_state1)) || (((tmp_15_fu_373_p2 == 1) && (tmp_fu_367_p2 == 0)) && (1 == ap_CS_fsm_state1)))
       {
           grp_fu_246_p0 =   ( b & 4503599627370495 ) ;
	   grp_fu_246_p2 =   ( grp_fu_246_p0  == 0 ? 1 :  0 ) ;
	   printf("grp_fu_246_p0 \n");
       }

		
   if((((1 == ap_CS_fsm_state1) && (ap_start == 1)) && ((tmp_fu_367_p2 == 1) || ((tmp_15_fu_373_p2 == 1) || ((grp_fu_241_p2 == 1) && (tmp_19_fu_379_p2 == 1))))) == 1){
       if(((((tmp_19_fu_379_p2 == 0) && (tmp_15_fu_373_p2 == 0)) && (tmp_fu_367_p2 == 0)) && (1 == ap_CS_fsm_state1)) && (ap_start == 1))
       {
           aExp2_reg_179 =   (  ( a >> 52 )  & 2047 ) ;
	   printf("aExp2_reg_179 %d\n",aExp2_reg_179);
       }
       if(((((tmp_19_fu_379_p2 == 0) && (tmp_15_fu_373_p2 == 0)) && (tmp_fu_367_p2 == 0)) && (1 == ap_CS_fsm_state1)) && (ap_start == 1))
       {
           aSig2_reg_169 =   ( a & 4503599627370495 ) ;
	   printf("aSig2_reg_169 %d\n",aSig2_reg_169);
       }
       if(((((((((tmp_20_fu_787_p2 == 1) && (or_cond_fu_651_p2 == 1)) && (grp_fu_241_p2 == 1)) && (tmp_fu_367_p2 == 1)) && (1 == ap_CS_fsm_state1)) && (ap_start == 1)) || ((((((tmp_24_fu_625_p2 == 1) && (grp_fu_246_p2 == 1)) && (tmp_15_fu_373_p2 == 1)) && (tmp_fu_367_p2 == 0)) && (1 == ap_CS_fsm_state1)) && (ap_start == 1))) || ((((((tmp_i2_fu_567_p2 == 1) && (grp_fu_246_p2 == 0)) && (tmp_15_fu_373_p2 == 1)) && (tmp_fu_367_p2 == 0)) && (1 == ap_CS_fsm_state1)) && (ap_start == 1))) || (((1 == ap_CS_fsm_state1) && (ap_start == 1)) && ((((tmp_i9_fu_729_p2 == 1) && (grp_fu_241_p2 == 0)) && (tmp_fu_367_p2 == 1)) || (((tmp_i9_fu_729_p2 == 1) && (or_cond_fu_651_p2 == 0)) && (tmp_fu_367_p2 == 1)))))
       {
           float_exception_flag =   ( float_exception_flag__temp  | 16 ) ;
	   printf("float_exception_flag\n");
       }
       if((((((grp_fu_241_p2 == 1) && (tmp_19_fu_379_p2 == 1)) && (tmp_15_fu_373_p2 == 0)) && (tmp_fu_367_p2 == 0)) && (1 == ap_CS_fsm_state1)) && (ap_start == 1))
       {
           p_0_reg_206 =   (  (  (  ( b >> 63 )  & 1 )  ^  (  ( a >> 63 )  & 1 )  )  << 63 ) ;
	   printf("p_0_reg_206 1\n");
       }
       if((((((grp_fu_246_p2 == 1) && (tmp_24_fu_625_p2 == 0)) && (tmp_15_fu_373_p2 == 1)) && (tmp_fu_367_p2 == 0)) && (1 == ap_CS_fsm_state1)) && (ap_start == 1))
       {
           p_0_reg_206 =   (  (  (  (  ( b >> 63 )  & 1 )  ^  (  ( a >> 63 )  & 1 )  )  << 63 )  | 9218868437227405312 ) ;
	    printf("p_0_reg_206 2\n");
       }
       if(((((grp_fu_246_p2 == 0) && (tmp_15_fu_373_p2 == 1)) && (tmp_fu_367_p2 == 0)) && (1 == ap_CS_fsm_state1)) && (ap_start == 1))
       {
           p_0_reg_206 =   (  (  (  (  (  (  (  ( a >> 51 )  & 4095 )  << 51 )  == 9218868437227405312 ? 1 :  0 )  &  (  ( a & 2251799813685247 )  != 0 ? 1 :  0 )  )  |  (  (  (  (  ( b >> 51 )  & 4095 )  << 51 )  == 9218868437227405312 ? 1 :  0 )  &  (  ( b & 2251799813685247 )  != 0 ? 1 :  0 )  )  )  & 1 )  == 1 ?  (  (  (  (  (  (  ( b >> 51 )  & 4095 )  << 51 )  == 9218868437227405312 ? 1 :  0 )  &  (  ( b & 2251799813685247 )  != 0 ? 1 :  0 )  )  & 1 )  == 1 ?  ( b | 2251799813685248 )  :   ( 2251799813685248 | a )  )  :   (  (  (  ( b << 1 )  > 18437736874454810624 ? 1 :  0 )  & 1 )  == 1 ?  ( b | 2251799813685248 )  :   ( 2251799813685248 | a )  )  ) ;
	    printf("p_0_reg_206 3\n");
       }
       if((((((or_cond_fu_651_p2 == 1) && (grp_fu_241_p2 == 1)) && (tmp_20_fu_787_p2 == 0)) && (tmp_fu_367_p2 == 1)) && (1 == ap_CS_fsm_state1)) && (ap_start == 1))
       {
           p_0_reg_206 =   (  (  (  (  ( b >> 63 )  & 1 )  ^  (  ( a >> 63 )  & 1 )  )  << 63 )  | 9218868437227405312 ) ;
		 printf("p_0_reg_206 %016llu\n",p_0_reg_206);
       }
       if(((((((tmp_20_fu_787_p2 == 1) && (or_cond_fu_651_p2 == 1)) && (grp_fu_241_p2 == 1)) && (tmp_fu_367_p2 == 1)) && (1 == ap_CS_fsm_state1)) && (ap_start == 1)) || ((((((tmp_24_fu_625_p2 == 1) && (grp_fu_246_p2 == 1)) && (tmp_15_fu_373_p2 == 1)) && (tmp_fu_367_p2 == 0)) && (1 == ap_CS_fsm_state1)) && (ap_start == 1)))
       {
               p_0_reg_206 =  9223372036854775807;
		 printf("p_0_reg_206 5\n");
       }
       if(((1 == ap_CS_fsm_state1) && (ap_start == 1)) && (((grp_fu_241_p2 == 0) && (tmp_fu_367_p2 == 1)) || ((or_cond_fu_651_p2 == 0) && (tmp_fu_367_p2 == 1))))
       {
           p_0_reg_206 =   (  (  (  (  (  (  (  ( a >> 51 )  & 4095 )  << 51 )  == 9218868437227405312 ? 1 :  0 )  &  (  ( a & 2251799813685247 )  != 0 ? 1 :  0 )  )  |  (  (  (  (  ( b >> 51 )  & 4095 )  << 51 )  == 9218868437227405312 ? 1 :  0 )  &  (  ( b & 2251799813685247 )  != 0 ? 1 :  0 )  )  )  & 1 )  == 1 ?  (  (  (  (  (  (  ( b >> 51 )  & 4095 )  << 51 )  == 9218868437227405312 ? 1 :  0 )  &  (  ( b & 2251799813685247 )  != 0 ? 1 :  0 )  )  & 1 )  == 1 ?  ( b | 2251799813685248 )  :   ( 2251799813685248 | a )  )  :   (  (  (  ( b << 1 )  > 18437736874454810624 ? 1 :  0 )  & 1 )  == 1 ?  ( b | 2251799813685248 )  :   ( 2251799813685248 | a )  )  ) ;
		 printf("p_0_reg_206 6\n");
       }
       if((1 == ap_CS_fsm_state1) && (ap_start == 1))
       {
           zSign_reg_1398 =   (  (  ( b >> 63 )  & 1 )  ^  (  ( a >> 63 )  & 1 )  ) ;
	   printf("zSign_reg_1398 %d\n",zSign_reg_1398); //zsig
           tmp_reg_1404 =   (  (  ( a >> 52 )  & 2047 )  == 2047 ? 1 :  0 ) ;
           bSig_reg_1377 =   ( b & 4503599627370495 ) ; //bsig
	   printf("bSig_reg_1377 %llu\n",bSig_reg_1377);

           bSig_1_cast_reg_1382 =   (  ( bSig_1_cast_reg_1382__temp  & 18442240474082181120 )  |  (  ( b & 4503599627370495 )  & 4503599627370495 )  ) ;  //(bSig | LIT64 (0x0010000000000000)) << 11;

           bExp_reg_1388 =   (  ( b >> 52 )  & 2047 ) ; //bexp
	  printf("bExp_reg_1388 %lld\n",bExp_reg_1388);
	   
           bExp_cast_reg_1393 =   (  ( bExp_cast_reg_1393__temp  & 2048 )  |  (  (  ( b >> 52 )  & 2047 )  & 2047 )  ) ;
           aSig_1_cast_reg_1366 =   (  ( aSig_1_cast_reg_1366__temp  & 18442240474082181120 )  |  (  ( a & 4503599627370495 )  & 4503599627370495 )  ) ;  //(aSig | LIT64 (0x0010000000000000)) << 10
       }
       if((((((tmp_19_fu_379_p2 == 1) && (grp_fu_241_p2 == 0)) && (tmp_15_fu_373_p2 == 0)) && (tmp_fu_367_p2 == 0)) && (1 == ap_CS_fsm_state1)) && (ap_start == 1))
       {
           tmp_59_reg_1431 =   (  (  (  (  (  (  (  (  (  (  (  ( a >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( a & 4294967295 )  :   (  ( a >> 32 )  & 1048575 )  )  >> 16 )  & 65535 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  (  (  (  (  (  ( a >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( a & 4294967295 )  :   (  ( a >> 32 )  & 1048575 )  )  << 16 )  :   (  (  (  (  ( a >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( a & 4294967295 )  :   (  ( a >> 32 )  & 1048575 )  )  )  >> 24 )  & 255 ) ;
           tmp_47_reg_1441 =   (  (  (  (  (  (  (  (  (  (  (  ( a >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( a & 4294967295 )  :   (  ( a >> 32 )  & 1048575 )  )  >> 16 )  & 65535 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  (  (  (  (  (  ( a >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( a & 4294967295 )  :   (  ( a >> 32 )  & 1048575 )  )  << 16 )  :   (  (  (  (  ( a >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( a & 4294967295 )  :   (  ( a >> 32 )  & 1048575 )  )  )  >> 24 )  & 255 ) ;
           tmp_46_reg_1436 =   (  (  (  (  (  (  (  (  (  (  (  ( a >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( a & 4294967295 )  :   (  ( a >> 32 )  & 1048575 )  )  >> 16 )  & 65535 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  (  (  (  (  (  ( a >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( a & 4294967295 )  :   (  ( a >> 32 )  & 1048575 )  )  << 16 )  :   (  (  (  (  ( a >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( a & 4294967295 )  :   (  ( a >> 32 )  & 1048575 )  )  )  >> 16 )  & 255 ) ;
           icmp_reg_1420 =   (  (  ( a >> 32 )  & 1048575 )  == 0 ? 1 :  0 ) ;
           icmp6_reg_1425 =   (  (  (  (  (  (  (  ( a >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( a & 4294967295 )  :   (  ( a >> 32 )  & 1048575 )  )  >> 16 )  & 65535 )  == 0 ? 1 :  0 ) ;
       }
       if(((tmp_fu_367_p2 == 0) && (1 == ap_CS_fsm_state1)) && (ap_start == 1))
       {
           tmp_15_reg_1408 =   (  (  ( b >> 52 )  & 2047 )  == 2047 ? 1 :  0 ) ;
	   printf("tmp_15_reg_1408\n");
       }
       if((((tmp_15_fu_373_p2 == 0) && (tmp_fu_367_p2 == 0)) && (1 == ap_CS_fsm_state1)) && (ap_start == 1))
       {
           tmp_19_reg_1412 =   (  (  ( a >> 52 )  & 2047 )  == 0 ? 1 :  0 ) ;
	   printf("tmp_19_reg_1412\n");
       }
       if(((((tmp_19_fu_379_p2 == 1) && (tmp_15_fu_373_p2 == 0)) && (tmp_fu_367_p2 == 0)) && (1 == ap_CS_fsm_state1)) && (ap_start == 1))
       {
           tmp_25_reg_1416 =   (  ( a & 4503599627370495 )  == 0 ? 1 :  0 ) ;
	   printf("tmp_25_reg_1416\n");
       }
       if((1 == ap_CS_fsm_state13) || ((ap_start == 0) && (1 == ap_CS_fsm_state1)))
       {
           ap_done =  1;
			if(ap_done==1){
			}
       }
       if((ap_start == 0) && (1 == ap_CS_fsm_state1))
       {
           ap_idle =  1;
       }
       if((((grp_fu_241_p2 == 1) && (tmp_fu_367_p2 == 1)) && (1 == ap_CS_fsm_state1)) || (((tmp_15_fu_373_p2 == 1) && (tmp_fu_367_p2 == 0)) && (1 == ap_CS_fsm_state1)))
       {
           grp_fu_246_p0 =   ( b & 4503599627370495 ) ;
	   printf("grp_fu_246_p0 \n");
       }
       if(ap_done==1){
       	goto end;
       }
       goto ap_ST_fsm_state13;
   }
   if(((((((tmp_19_fu_379_p2 == 1) && (grp_fu_241_p2 == 0)) && (tmp_15_fu_373_p2 == 0)) && (tmp_fu_367_p2 == 0)) && (1 == ap_CS_fsm_state1)) && (ap_start == 1)) == 1){
       if(((((tmp_19_fu_379_p2 == 0) && (tmp_15_fu_373_p2 == 0)) && (tmp_fu_367_p2 == 0)) && (1 == ap_CS_fsm_state1)) && (ap_start == 1))
       {
               aExp2_reg_179 =   (  ( a >> 52 )  & 2047 ) ;
		 printf("aExp2_reg_179 %d\n",aExp2_reg_179);
       }
       if(((((tmp_19_fu_379_p2 == 0) && (tmp_15_fu_373_p2 == 0)) && (tmp_fu_367_p2 == 0)) && (1 == ap_CS_fsm_state1)) && (ap_start == 1))
       {
               aSig2_reg_169 =   ( a & 4503599627370495 ) ;
       }
       if(((((((((tmp_20_fu_787_p2 == 1) && (or_cond_fu_651_p2 == 1)) && (grp_fu_241_p2 == 1)) && (tmp_fu_367_p2 == 1)) && (1 == ap_CS_fsm_state1)) && (ap_start == 1)) || ((((((tmp_24_fu_625_p2 == 1) && (grp_fu_246_p2 == 1)) && (tmp_15_fu_373_p2 == 1)) && (tmp_fu_367_p2 == 0)) && (1 == ap_CS_fsm_state1)) && (ap_start == 1))) || ((((((tmp_i2_fu_567_p2 == 1) && (grp_fu_246_p2 == 0)) && (tmp_15_fu_373_p2 == 1)) && (tmp_fu_367_p2 == 0)) && (1 == ap_CS_fsm_state1)) && (ap_start == 1))) || (((1 == ap_CS_fsm_state1) && (ap_start == 1)) && ((((tmp_i9_fu_729_p2 == 1) && (grp_fu_241_p2 == 0)) && (tmp_fu_367_p2 == 1)) || (((tmp_i9_fu_729_p2 == 1) && (or_cond_fu_651_p2 == 0)) && (tmp_fu_367_p2 == 1)))))
       {
               float_exception_flag =   ( float_exception_flag__temp  | 16 ) ;
       }
       if((((((grp_fu_241_p2 == 1) && (tmp_19_fu_379_p2 == 1)) && (tmp_15_fu_373_p2 == 0)) && (tmp_fu_367_p2 == 0)) && (1 == ap_CS_fsm_state1)) && (ap_start == 1))
       {
               p_0_reg_206 =   (  (  (  ( b >> 63 )  & 1 )  ^  (  ( a >> 63 )  & 1 )  )  << 63 ) ;
       }
       if((((((grp_fu_246_p2 == 1) && (tmp_24_fu_625_p2 == 0)) && (tmp_15_fu_373_p2 == 1)) && (tmp_fu_367_p2 == 0)) && (1 == ap_CS_fsm_state1)) && (ap_start == 1))
       {
               p_0_reg_206 =   (  (  (  (  ( b >> 63 )  & 1 )  ^  (  ( a >> 63 )  & 1 )  )  << 63 )  | 9218868437227405312 ) ;
       }
       if(((((grp_fu_246_p2 == 0) && (tmp_15_fu_373_p2 == 1)) && (tmp_fu_367_p2 == 0)) && (1 == ap_CS_fsm_state1)) && (ap_start == 1))
       {
               p_0_reg_206 =   (  (  (  (  (  (  (  ( a >> 51 )  & 4095 )  << 51 )  == 9218868437227405312 ? 1 :  0 )  &  (  ( a & 2251799813685247 )  != 0 ? 1 :  0 )  )  |  (  (  (  (  ( b >> 51 )  & 4095 )  << 51 )  == 9218868437227405312 ? 1 :  0 )  &  (  ( b & 2251799813685247 )  != 0 ? 1 :  0 )  )  )  & 1 )  == 1 ?  (  (  (  (  (  (  ( b >> 51 )  & 4095 )  << 51 )  == 9218868437227405312 ? 1 :  0 )  &  (  ( b & 2251799813685247 )  != 0 ? 1 :  0 )  )  & 1 )  == 1 ?  ( b | 2251799813685248 )  :   ( 2251799813685248 | a )  )  :   (  (  (  ( b << 1 )  > 18437736874454810624 ? 1 :  0 )  & 1 )  == 1 ?  ( b | 2251799813685248 )  :   ( 2251799813685248 | a )  )  ) ;
       }
       if((((((or_cond_fu_651_p2 == 1) && (grp_fu_241_p2 == 1)) && (tmp_20_fu_787_p2 == 0)) && (tmp_fu_367_p2 == 1)) && (1 == ap_CS_fsm_state1)) && (ap_start == 1))
       {
               p_0_reg_206 =   (  (  (  (  ( b >> 63 )  & 1 )  ^  (  ( a >> 63 )  & 1 )  )  << 63 )  | 9218868437227405312 ) ;
       }
       if(((((((tmp_20_fu_787_p2 == 1) && (or_cond_fu_651_p2 == 1)) && (grp_fu_241_p2 == 1)) && (tmp_fu_367_p2 == 1)) && (1 == ap_CS_fsm_state1)) && (ap_start == 1)) || ((((((tmp_24_fu_625_p2 == 1) && (grp_fu_246_p2 == 1)) && (tmp_15_fu_373_p2 == 1)) && (tmp_fu_367_p2 == 0)) && (1 == ap_CS_fsm_state1)) && (ap_start == 1)))
       {
               p_0_reg_206 =  9223372036854775807;
       }
       if(((1 == ap_CS_fsm_state1) && (ap_start == 1)) && (((grp_fu_241_p2 == 0) && (tmp_fu_367_p2 == 1)) || ((or_cond_fu_651_p2 == 0) && (tmp_fu_367_p2 == 1))))
       {
               p_0_reg_206 =   (  (  (  (  (  (  (  ( a >> 51 )  & 4095 )  << 51 )  == 9218868437227405312 ? 1 :  0 )  &  (  ( a & 2251799813685247 )  != 0 ? 1 :  0 )  )  |  (  (  (  (  ( b >> 51 )  & 4095 )  << 51 )  == 9218868437227405312 ? 1 :  0 )  &  (  ( b & 2251799813685247 )  != 0 ? 1 :  0 )  )  )  & 1 )  == 1 ?  (  (  (  (  (  (  ( b >> 51 )  & 4095 )  << 51 )  == 9218868437227405312 ? 1 :  0 )  &  (  ( b & 2251799813685247 )  != 0 ? 1 :  0 )  )  & 1 )  == 1 ?  ( b | 2251799813685248 )  :   ( 2251799813685248 | a )  )  :   (  (  (  ( b << 1 )  > 18437736874454810624 ? 1 :  0 )  & 1 )  == 1 ?  ( b | 2251799813685248 )  :   ( 2251799813685248 | a )  )  ) ;
       }
       if((1 == ap_CS_fsm_state1) && (ap_start == 1))
       {
               zSign_reg_1398 =   (  (  ( b >> 63 )  & 1 )  ^  (  ( a >> 63 )  & 1 )  ) ;
		//printf("zSign_reg_1398 %d\n",zSign_reg_1398);
               tmp_reg_1404 =   (  (  ( a >> 52 )  & 2047 )  == 2047 ? 1 :  0 ) ;
               bSig_reg_1377 =   ( b & 4503599627370495 ) ;
               bSig_1_cast_reg_1382 =   (  ( bSig_1_cast_reg_1382__temp  & 18442240474082181120 )  |  (  ( b & 4503599627370495 )  & 4503599627370495 )  ) ;
               bExp_reg_1388 =   (  ( b >> 52 )  & 2047 ) ;
               bExp_cast_reg_1393 =   (  ( bExp_cast_reg_1393__temp  & 2048 )  |  (  (  ( b >> 52 )  & 2047 )  & 2047 )  ) ;
               aSig_1_cast_reg_1366 =   (  ( aSig_1_cast_reg_1366__temp  & 18442240474082181120 )  |  (  ( a & 4503599627370495 )  & 4503599627370495 )  ) ;
       }
       if((((((tmp_19_fu_379_p2 == 1) && (grp_fu_241_p2 == 0)) && (tmp_15_fu_373_p2 == 0)) && (tmp_fu_367_p2 == 0)) && (1 == ap_CS_fsm_state1)) && (ap_start == 1))
       {
               tmp_59_reg_1431 =   (  (  (  (  (  (  (  (  (  (  (  ( a >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( a & 4294967295 )  :   (  ( a >> 32 )  & 1048575 )  )  >> 16 )  & 65535 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  (  (  (  (  (  ( a >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( a & 4294967295 )  :   (  ( a >> 32 )  & 1048575 )  )  << 16 )  :   (  (  (  (  ( a >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( a & 4294967295 )  :   (  ( a >> 32 )  & 1048575 )  )  )  >> 24 )  & 255 ) ;
               tmp_47_reg_1441 =   (  (  (  (  (  (  (  (  (  (  (  ( a >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( a & 4294967295 )  :   (  ( a >> 32 )  & 1048575 )  )  >> 16 )  & 65535 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  (  (  (  (  (  ( a >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( a & 4294967295 )  :   (  ( a >> 32 )  & 1048575 )  )  << 16 )  :   (  (  (  (  ( a >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( a & 4294967295 )  :   (  ( a >> 32 )  & 1048575 )  )  )  >> 24 )  & 255 ) ;
               tmp_46_reg_1436 =   (  (  (  (  (  (  (  (  (  (  (  ( a >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( a & 4294967295 )  :   (  ( a >> 32 )  & 1048575 )  )  >> 16 )  & 65535 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  (  (  (  (  (  ( a >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( a & 4294967295 )  :   (  ( a >> 32 )  & 1048575 )  )  << 16 )  :   (  (  (  (  ( a >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( a & 4294967295 )  :   (  ( a >> 32 )  & 1048575 )  )  )  >> 16 )  & 255 ) ;
               icmp_reg_1420 =   (  (  ( a >> 32 )  & 1048575 )  == 0 ? 1 :  0 ) ;
               icmp6_reg_1425 =   (  (  (  (  (  (  (  ( a >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( a & 4294967295 )  :   (  ( a >> 32 )  & 1048575 )  )  >> 16 )  & 65535 )  == 0 ? 1 :  0 ) ;
       }
       if(((tmp_fu_367_p2 == 0) && (1 == ap_CS_fsm_state1)) && (ap_start == 1))
       {
               tmp_15_reg_1408 =   (  (  ( b >> 52 )  & 2047 )  == 2047 ? 1 :  0 ) ;
       }
       if((((tmp_15_fu_373_p2 == 0) && (tmp_fu_367_p2 == 0)) && (1 == ap_CS_fsm_state1)) && (ap_start == 1))
       {
               tmp_19_reg_1412 =   (  (  ( a >> 52 )  & 2047 )  == 0 ? 1 :  0 ) ;
       }
       if(((((tmp_19_fu_379_p2 == 1) && (tmp_15_fu_373_p2 == 0)) && (tmp_fu_367_p2 == 0)) && (1 == ap_CS_fsm_state1)) && (ap_start == 1))
       {
               tmp_25_reg_1416 =   (  ( a & 4503599627370495 )  == 0 ? 1 :  0 ) ;
       }
       if((1 == ap_CS_fsm_state13) || ((ap_start == 0) && (1 == ap_CS_fsm_state1)))
       {
               ap_done =  1;
			if(ap_done==1){
			}
       }
       if((ap_start == 0) && (1 == ap_CS_fsm_state1))
       {
               ap_idle =  1;
       }
       if((((grp_fu_241_p2 == 1) && (tmp_fu_367_p2 == 1)) && (1 == ap_CS_fsm_state1)) || (((tmp_15_fu_373_p2 == 1) && (tmp_fu_367_p2 == 0)) && (1 == ap_CS_fsm_state1)))
       {
               grp_fu_246_p0 =   ( b & 4503599627370495 ) ;
       }
       goto ap_ST_fsm_state2;
   }
   if((((((tmp_19_fu_379_p2 == 0) && (tmp_15_fu_373_p2 == 0)) && (tmp_fu_367_p2 == 0)) && (1 == ap_CS_fsm_state1)) && (ap_start == 1)) == 1){
       if(((((tmp_19_fu_379_p2 == 0) && (tmp_15_fu_373_p2 == 0)) && (tmp_fu_367_p2 == 0)) && (1 == ap_CS_fsm_state1)) && (ap_start == 1))
       {
               aExp2_reg_179 =   (  ( a >> 52 )  & 2047 ) ;
		printf("aExp2_reg_179 %d\n",aExp2_reg_179);
       }
       if(((((tmp_19_fu_379_p2 == 0) && (tmp_15_fu_373_p2 == 0)) && (tmp_fu_367_p2 == 0)) && (1 == ap_CS_fsm_state1)) && (ap_start == 1))
       {
               aSig2_reg_169 =   ( a & 4503599627370495 ) ;
       }
       if(((((((((tmp_20_fu_787_p2 == 1) && (or_cond_fu_651_p2 == 1)) && (grp_fu_241_p2 == 1)) && (tmp_fu_367_p2 == 1)) && (1 == ap_CS_fsm_state1)) && (ap_start == 1)) || ((((((tmp_24_fu_625_p2 == 1) && (grp_fu_246_p2 == 1)) && (tmp_15_fu_373_p2 == 1)) && (tmp_fu_367_p2 == 0)) && (1 == ap_CS_fsm_state1)) && (ap_start == 1))) || ((((((tmp_i2_fu_567_p2 == 1) && (grp_fu_246_p2 == 0)) && (tmp_15_fu_373_p2 == 1)) && (tmp_fu_367_p2 == 0)) && (1 == ap_CS_fsm_state1)) && (ap_start == 1))) || (((1 == ap_CS_fsm_state1) && (ap_start == 1)) && ((((tmp_i9_fu_729_p2 == 1) && (grp_fu_241_p2 == 0)) && (tmp_fu_367_p2 == 1)) || (((tmp_i9_fu_729_p2 == 1) && (or_cond_fu_651_p2 == 0)) && (tmp_fu_367_p2 == 1)))))
       {
               float_exception_flag =   ( float_exception_flag__temp  | 16 ) ;
       }
       if((((((grp_fu_241_p2 == 1) && (tmp_19_fu_379_p2 == 1)) && (tmp_15_fu_373_p2 == 0)) && (tmp_fu_367_p2 == 0)) && (1 == ap_CS_fsm_state1)) && (ap_start == 1))
       {
               p_0_reg_206 =   (  (  (  ( b >> 63 )  & 1 )  ^  (  ( a >> 63 )  & 1 )  )  << 63 ) ;
       }
       if((((((grp_fu_246_p2 == 1) && (tmp_24_fu_625_p2 == 0)) && (tmp_15_fu_373_p2 == 1)) && (tmp_fu_367_p2 == 0)) && (1 == ap_CS_fsm_state1)) && (ap_start == 1))
       {
               p_0_reg_206 =   (  (  (  (  ( b >> 63 )  & 1 )  ^  (  ( a >> 63 )  & 1 )  )  << 63 )  | 9218868437227405312 ) ;
       }
       if(((((grp_fu_246_p2 == 0) && (tmp_15_fu_373_p2 == 1)) && (tmp_fu_367_p2 == 0)) && (1 == ap_CS_fsm_state1)) && (ap_start == 1))
       {
               p_0_reg_206 =   (  (  (  (  (  (  (  ( a >> 51 )  & 4095 )  << 51 )  == 9218868437227405312 ? 1 :  0 )  &  (  ( a & 2251799813685247 )  != 0 ? 1 :  0 )  )  |  (  (  (  (  ( b >> 51 )  & 4095 )  << 51 )  == 9218868437227405312 ? 1 :  0 )  &  (  ( b & 2251799813685247 )  != 0 ? 1 :  0 )  )  )  & 1 )  == 1 ?  (  (  (  (  (  (  ( b >> 51 )  & 4095 )  << 51 )  == 9218868437227405312 ? 1 :  0 )  &  (  ( b & 2251799813685247 )  != 0 ? 1 :  0 )  )  & 1 )  == 1 ?  ( b | 2251799813685248 )  :   ( 2251799813685248 | a )  )  :   (  (  (  ( b << 1 )  > 18437736874454810624 ? 1 :  0 )  & 1 )  == 1 ?  ( b | 2251799813685248 )  :   ( 2251799813685248 | a )  )  ) ;
       }
       if((((((or_cond_fu_651_p2 == 1) && (grp_fu_241_p2 == 1)) && (tmp_20_fu_787_p2 == 0)) && (tmp_fu_367_p2 == 1)) && (1 == ap_CS_fsm_state1)) && (ap_start == 1))
       {
               p_0_reg_206 =   (  (  (  (  ( b >> 63 )  & 1 )  ^  (  ( a >> 63 )  & 1 )  )  << 63 )  | 9218868437227405312 ) ;
       }
       if(((((((tmp_20_fu_787_p2 == 1) && (or_cond_fu_651_p2 == 1)) && (grp_fu_241_p2 == 1)) && (tmp_fu_367_p2 == 1)) && (1 == ap_CS_fsm_state1)) && (ap_start == 1)) || ((((((tmp_24_fu_625_p2 == 1) && (grp_fu_246_p2 == 1)) && (tmp_15_fu_373_p2 == 1)) && (tmp_fu_367_p2 == 0)) && (1 == ap_CS_fsm_state1)) && (ap_start == 1)))
       {
               p_0_reg_206 =  9223372036854775807;
       }
       if(((1 == ap_CS_fsm_state1) && (ap_start == 1)) && (((grp_fu_241_p2 == 0) && (tmp_fu_367_p2 == 1)) || ((or_cond_fu_651_p2 == 0) && (tmp_fu_367_p2 == 1))))
       {
               p_0_reg_206 =   (  (  (  (  (  (  (  ( a >> 51 )  & 4095 )  << 51 )  == 9218868437227405312 ? 1 :  0 )  &  (  ( a & 2251799813685247 )  != 0 ? 1 :  0 )  )  |  (  (  (  (  ( b >> 51 )  & 4095 )  << 51 )  == 9218868437227405312 ? 1 :  0 )  &  (  ( b & 2251799813685247 )  != 0 ? 1 :  0 )  )  )  & 1 )  == 1 ?  (  (  (  (  (  (  ( b >> 51 )  & 4095 )  << 51 )  == 9218868437227405312 ? 1 :  0 )  &  (  ( b & 2251799813685247 )  != 0 ? 1 :  0 )  )  & 1 )  == 1 ?  ( b | 2251799813685248 )  :   ( 2251799813685248 | a )  )  :   (  (  (  ( b << 1 )  > 18437736874454810624 ? 1 :  0 )  & 1 )  == 1 ?  ( b | 2251799813685248 )  :   ( 2251799813685248 | a )  )  ) ;
       }
       if((1 == ap_CS_fsm_state1) && (ap_start == 1))
       {
               zSign_reg_1398 =   (  (  ( b >> 63 )  & 1 )  ^  (  ( a >> 63 )  & 1 )  ) ;
               tmp_reg_1404 =   (  (  ( a >> 52 )  & 2047 )  == 2047 ? 1 :  0 ) ;
               bSig_reg_1377 =   ( b & 4503599627370495 ) ;
               bSig_1_cast_reg_1382 =   (  ( bSig_1_cast_reg_1382__temp  & 18442240474082181120 )  |  (  ( b & 4503599627370495 )  & 4503599627370495 )  ) ;
               bExp_reg_1388 =   (  ( b >> 52 )  & 2047 ) ;
               bExp_cast_reg_1393 =   (  ( bExp_cast_reg_1393__temp  & 2048 )  |  (  (  ( b >> 52 )  & 2047 )  & 2047 )  ) ;
               aSig_1_cast_reg_1366 =   (  ( aSig_1_cast_reg_1366__temp  & 18442240474082181120 )  |  (  ( a & 4503599627370495 )  & 4503599627370495 )  ) ;
       }
       if((((((tmp_19_fu_379_p2 == 1) && (grp_fu_241_p2 == 0)) && (tmp_15_fu_373_p2 == 0)) && (tmp_fu_367_p2 == 0)) && (1 == ap_CS_fsm_state1)) && (ap_start == 1))
       {
               tmp_59_reg_1431 =   (  (  (  (  (  (  (  (  (  (  (  ( a >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( a & 4294967295 )  :   (  ( a >> 32 )  & 1048575 )  )  >> 16 )  & 65535 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  (  (  (  (  (  ( a >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( a & 4294967295 )  :   (  ( a >> 32 )  & 1048575 )  )  << 16 )  :   (  (  (  (  ( a >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( a & 4294967295 )  :   (  ( a >> 32 )  & 1048575 )  )  )  >> 24 )  & 255 ) ;
               tmp_47_reg_1441 =   (  (  (  (  (  (  (  (  (  (  (  ( a >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( a & 4294967295 )  :   (  ( a >> 32 )  & 1048575 )  )  >> 16 )  & 65535 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  (  (  (  (  (  ( a >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( a & 4294967295 )  :   (  ( a >> 32 )  & 1048575 )  )  << 16 )  :   (  (  (  (  ( a >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( a & 4294967295 )  :   (  ( a >> 32 )  & 1048575 )  )  )  >> 24 )  & 255 ) ;
               tmp_46_reg_1436 =   (  (  (  (  (  (  (  (  (  (  (  ( a >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( a & 4294967295 )  :   (  ( a >> 32 )  & 1048575 )  )  >> 16 )  & 65535 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  (  (  (  (  (  ( a >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( a & 4294967295 )  :   (  ( a >> 32 )  & 1048575 )  )  << 16 )  :   (  (  (  (  ( a >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( a & 4294967295 )  :   (  ( a >> 32 )  & 1048575 )  )  )  >> 16 )  & 255 ) ;
               icmp_reg_1420 =   (  (  ( a >> 32 )  & 1048575 )  == 0 ? 1 :  0 ) ;
               icmp6_reg_1425 =   (  (  (  (  (  (  (  ( a >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( a & 4294967295 )  :   (  ( a >> 32 )  & 1048575 )  )  >> 16 )  & 65535 )  == 0 ? 1 :  0 ) ;
       }
       if(((tmp_fu_367_p2 == 0) && (1 == ap_CS_fsm_state1)) && (ap_start == 1))
       {
               tmp_15_reg_1408 =   (  (  ( b >> 52 )  & 2047 )  == 2047 ? 1 :  0 ) ;
       }
       if((((tmp_15_fu_373_p2 == 0) && (tmp_fu_367_p2 == 0)) && (1 == ap_CS_fsm_state1)) && (ap_start == 1))
       {
               tmp_19_reg_1412 =   (  (  ( a >> 52 )  & 2047 )  == 0 ? 1 :  0 ) ;
       }
       if(((((tmp_19_fu_379_p2 == 1) && (tmp_15_fu_373_p2 == 0)) && (tmp_fu_367_p2 == 0)) && (1 == ap_CS_fsm_state1)) && (ap_start == 1))
       {
               tmp_25_reg_1416 =   (  ( a & 4503599627370495 )  == 0 ? 1 :  0 ) ;
       }
       if((1 == ap_CS_fsm_state13) || ((ap_start == 0) && (1 == ap_CS_fsm_state1)))
       {
               ap_done =  1;
			if(ap_done==1){
			}
       }
       if((ap_start == 0) && (1 == ap_CS_fsm_state1))
       {
               ap_idle =  1;
       }
       if((((grp_fu_241_p2 == 1) && (tmp_fu_367_p2 == 1)) && (1 == ap_CS_fsm_state1)) || (((tmp_15_fu_373_p2 == 1) && (tmp_fu_367_p2 == 0)) && (1 == ap_CS_fsm_state1)))
       {
               grp_fu_246_p0 =   ( b & 4503599627370495 ) ;
       }
	if(((tmp_19_reg_1412 == 1) && (1 == ap_CS_fsm_state4))==0)
       {								// need to put in every state must 
           ap_phi_mux_aExp2_phi_fu_182_p4 = aExp2_reg_179;
	   printf("ap_phi_mux_aExp2_phi_fu_182_p4 %d\n",ap_phi_mux_aExp2_phi_fu_182_p4);
       }
       goto ap_ST_fsm_state4;
   }
       if(((((tmp_19_fu_379_p2 == 0) && (tmp_15_fu_373_p2 == 0)) && (tmp_fu_367_p2 == 0)) && (1 == ap_CS_fsm_state1)) && (ap_start == 1))
       {
           aExp2_reg_179 =   (  ( a >> 52 )  & 2047 ) ;
       }
       if(((((tmp_19_fu_379_p2 == 0) && (tmp_15_fu_373_p2 == 0)) && (tmp_fu_367_p2 == 0)) && (1 == ap_CS_fsm_state1)) && (ap_start == 1))
       {
           aSig2_reg_169 =   ( a & 4503599627370495 ) ;
       }
       if(((((((((tmp_20_fu_787_p2 == 1) && (or_cond_fu_651_p2 == 1)) && (grp_fu_241_p2 == 1)) && (tmp_fu_367_p2 == 1)) && (1 == ap_CS_fsm_state1)) && (ap_start == 1)) || ((((((tmp_24_fu_625_p2 == 1) && (grp_fu_246_p2 == 1)) && (tmp_15_fu_373_p2 == 1)) && (tmp_fu_367_p2 == 0)) && (1 == ap_CS_fsm_state1)) && (ap_start == 1))) || ((((((tmp_i2_fu_567_p2 == 1) && (grp_fu_246_p2 == 0)) && (tmp_15_fu_373_p2 == 1)) && (tmp_fu_367_p2 == 0)) && (1 == ap_CS_fsm_state1)) && (ap_start == 1))) || (((1 == ap_CS_fsm_state1) && (ap_start == 1)) && ((((tmp_i9_fu_729_p2 == 1) && (grp_fu_241_p2 == 0)) && (tmp_fu_367_p2 == 1)) || (((tmp_i9_fu_729_p2 == 1) && (or_cond_fu_651_p2 == 0)) && (tmp_fu_367_p2 == 1)))))
       {
           float_exception_flag =   ( float_exception_flag__temp  | 16 ) ;
       }
       if((((((grp_fu_241_p2 == 1) && (tmp_19_fu_379_p2 == 1)) && (tmp_15_fu_373_p2 == 0)) && (tmp_fu_367_p2 == 0)) && (1 == ap_CS_fsm_state1)) && (ap_start == 1))
       {
           p_0_reg_206 =   (  (  (  ( b >> 63 )  & 1 )  ^  (  ( a >> 63 )  & 1 )  )  << 63 ) ;
       }
       if((((((grp_fu_246_p2 == 1) && (tmp_24_fu_625_p2 == 0)) && (tmp_15_fu_373_p2 == 1)) && (tmp_fu_367_p2 == 0)) && (1 == ap_CS_fsm_state1)) && (ap_start == 1))
       {
           p_0_reg_206 =   (  (  (  (  ( b >> 63 )  & 1 )  ^  (  ( a >> 63 )  & 1 )  )  << 63 )  | 9218868437227405312 ) ;
       }
       if(((((grp_fu_246_p2 == 0) && (tmp_15_fu_373_p2 == 1)) && (tmp_fu_367_p2 == 0)) && (1 == ap_CS_fsm_state1)) && (ap_start == 1))
       {
           p_0_reg_206 =   (  (  (  (  (  (  (  ( a >> 51 )  & 4095 )  << 51 )  == 9218868437227405312 ? 1 :  0 )  &  (  ( a & 2251799813685247 )  != 0 ? 1 :  0 )  )  |  (  (  (  (  ( b >> 51 )  & 4095 )  << 51 )  == 9218868437227405312 ? 1 :  0 )  &  (  ( b & 2251799813685247 )  != 0 ? 1 :  0 )  )  )  & 1 )  == 1 ?  (  (  (  (  (  (  ( b >> 51 )  & 4095 )  << 51 )  == 9218868437227405312 ? 1 :  0 )  &  (  ( b & 2251799813685247 )  != 0 ? 1 :  0 )  )  & 1 )  == 1 ?  ( b | 2251799813685248 )  :   ( 2251799813685248 | a )  )  :   (  (  (  ( b << 1 )  > 18437736874454810624 ? 1 :  0 )  & 1 )  == 1 ?  ( b | 2251799813685248 )  :   ( 2251799813685248 | a )  )  ) ;
       }
       if((((((or_cond_fu_651_p2 == 1) && (grp_fu_241_p2 == 1)) && (tmp_20_fu_787_p2 == 0)) && (tmp_fu_367_p2 == 1)) && (1 == ap_CS_fsm_state1)) && (ap_start == 1))
       {
           p_0_reg_206 =   (  (  (  (  ( b >> 63 )  & 1 )  ^  (  ( a >> 63 )  & 1 )  )  << 63 )  | 9218868437227405312 ) ;
       }
       if(((((((tmp_20_fu_787_p2 == 1) && (or_cond_fu_651_p2 == 1)) && (grp_fu_241_p2 == 1)) && (tmp_fu_367_p2 == 1)) && (1 == ap_CS_fsm_state1)) && (ap_start == 1)) || ((((((tmp_24_fu_625_p2 == 1) && (grp_fu_246_p2 == 1)) && (tmp_15_fu_373_p2 == 1)) && (tmp_fu_367_p2 == 0)) && (1 == ap_CS_fsm_state1)) && (ap_start == 1)))
       {
           p_0_reg_206 =  9223372036854775807;
       }
       if(((1 == ap_CS_fsm_state1) && (ap_start == 1)) && (((grp_fu_241_p2 == 0) && (tmp_fu_367_p2 == 1)) || ((or_cond_fu_651_p2 == 0) && (tmp_fu_367_p2 == 1))))
       {
           p_0_reg_206 =   (  (  (  (  (  (  (  ( a >> 51 )  & 4095 )  << 51 )  == 9218868437227405312 ? 1 :  0 )  &  (  ( a & 2251799813685247 )  != 0 ? 1 :  0 )  )  |  (  (  (  (  ( b >> 51 )  & 4095 )  << 51 )  == 9218868437227405312 ? 1 :  0 )  &  (  ( b & 2251799813685247 )  != 0 ? 1 :  0 )  )  )  & 1 )  == 1 ?  (  (  (  (  (  (  ( b >> 51 )  & 4095 )  << 51 )  == 9218868437227405312 ? 1 :  0 )  &  (  ( b & 2251799813685247 )  != 0 ? 1 :  0 )  )  & 1 )  == 1 ?  ( b | 2251799813685248 )  :   ( 2251799813685248 | a )  )  :   (  (  (  ( b << 1 )  > 18437736874454810624 ? 1 :  0 )  & 1 )  == 1 ?  ( b | 2251799813685248 )  :   ( 2251799813685248 | a )  )  ) ;
       }
       if((1 == ap_CS_fsm_state1) && (ap_start == 1))
       {
           zSign_reg_1398 =   (  (  ( b >> 63 )  & 1 )  ^  (  ( a >> 63 )  & 1 )  ) ;
           tmp_reg_1404 =   (  (  ( a >> 52 )  & 2047 )  == 2047 ? 1 :  0 ) ;
           bSig_reg_1377 =   ( b & 4503599627370495 ) ;
           bSig_1_cast_reg_1382 =   (  ( bSig_1_cast_reg_1382__temp  & 18442240474082181120 )  |  (  ( b & 4503599627370495 )  & 4503599627370495 )  ) ;
           bExp_reg_1388 =   (  ( b >> 52 )  & 2047 ) ;
           bExp_cast_reg_1393 =   (  ( bExp_cast_reg_1393__temp  & 2048 )  |  (  (  ( b >> 52 )  & 2047 )  & 2047 )  ) ;
           aSig_1_cast_reg_1366 =   (  ( aSig_1_cast_reg_1366__temp  & 18442240474082181120 )  |  (  ( a & 4503599627370495 )  & 4503599627370495 )  ) ;
       }
       if((((((tmp_19_fu_379_p2 == 1) && (grp_fu_241_p2 == 0)) && (tmp_15_fu_373_p2 == 0)) && (tmp_fu_367_p2 == 0)) && (1 == ap_CS_fsm_state1)) && (ap_start == 1))
       {
           tmp_59_reg_1431 =   (  (  (  (  (  (  (  (  (  (  (  ( a >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( a & 4294967295 )  :   (  ( a >> 32 )  & 1048575 )  )  >> 16 )  & 65535 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  (  (  (  (  (  ( a >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( a & 4294967295 )  :   (  ( a >> 32 )  & 1048575 )  )  << 16 )  :   (  (  (  (  ( a >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( a & 4294967295 )  :   (  ( a >> 32 )  & 1048575 )  )  )  >> 24 )  & 255 ) ;
           tmp_47_reg_1441 =   (  (  (  (  (  (  (  (  (  (  (  ( a >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( a & 4294967295 )  :   (  ( a >> 32 )  & 1048575 )  )  >> 16 )  & 65535 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  (  (  (  (  (  ( a >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( a & 4294967295 )  :   (  ( a >> 32 )  & 1048575 )  )  << 16 )  :   (  (  (  (  ( a >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( a & 4294967295 )  :   (  ( a >> 32 )  & 1048575 )  )  )  >> 24 )  & 255 ) ;
           tmp_46_reg_1436 =   (  (  (  (  (  (  (  (  (  (  (  ( a >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( a & 4294967295 )  :   (  ( a >> 32 )  & 1048575 )  )  >> 16 )  & 65535 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  (  (  (  (  (  ( a >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( a & 4294967295 )  :   (  ( a >> 32 )  & 1048575 )  )  << 16 )  :   (  (  (  (  ( a >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( a & 4294967295 )  :   (  ( a >> 32 )  & 1048575 )  )  )  >> 16 )  & 255 ) ;
           icmp_reg_1420 =   (  (  ( a >> 32 )  & 1048575 )  == 0 ? 1 :  0 ) ;
           icmp6_reg_1425 =   (  (  (  (  (  (  (  ( a >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( a & 4294967295 )  :   (  ( a >> 32 )  & 1048575 )  )  >> 16 )  & 65535 )  == 0 ? 1 :  0 ) ;
       }
       if(((tmp_fu_367_p2 == 0) && (1 == ap_CS_fsm_state1)) && (ap_start == 1))
       {
           tmp_15_reg_1408 =   (  (  ( b >> 52 )  & 2047 )  == 2047 ? 1 :  0 ) ;
       }
       if((((tmp_15_fu_373_p2 == 0) && (tmp_fu_367_p2 == 0)) && (1 == ap_CS_fsm_state1)) && (ap_start == 1))
       {
           tmp_19_reg_1412 =   (  (  ( a >> 52 )  & 2047 )  == 0 ? 1 :  0 ) ;
       }
       if(((((tmp_19_fu_379_p2 == 1) && (tmp_15_fu_373_p2 == 0)) && (tmp_fu_367_p2 == 0)) && (1 == ap_CS_fsm_state1)) && (ap_start == 1))
       {
           tmp_25_reg_1416 =   (  ( a & 4503599627370495 )  == 0 ? 1 :  0 ) ;
       }
       if((1 == ap_CS_fsm_state13) || ((ap_start == 0) && (1 == ap_CS_fsm_state1)))
       {
           ap_done =  1;
			if(ap_done==1){
			}
       }
       if((ap_start == 0) && (1 == ap_CS_fsm_state1))
       {
           ap_idle =  1;
       }
       if((((grp_fu_241_p2 == 1) && (tmp_fu_367_p2 == 1)) && (1 == ap_CS_fsm_state1)) || (((tmp_15_fu_373_p2 == 1) && (tmp_fu_367_p2 == 0)) && (1 == ap_CS_fsm_state1)))
       {
           grp_fu_246_p0 =   ( b & 4503599627370495 ) ;
       }
       goto ap_ST_fsm_state1;

   ap_ST_fsm_state2:
	printf("state 2\n");

	ap_CS_fsm_state1 = 0;
	ap_CS_fsm_state2 = 1;
	ap_CS_fsm_state3 = 0;
	ap_CS_fsm_state4 = 0;
	ap_CS_fsm_state5 = 0;
	ap_CS_fsm_state6 = 0;
	ap_CS_fsm_state7 = 0;
	ap_CS_fsm_state8 = 0;
	ap_CS_fsm_state9 = 0;
	ap_CS_fsm_state10 = 0;
	ap_CS_fsm_state11 = 0;
	ap_CS_fsm_state12 = 0;
	ap_CS_fsm_state13 = 0;
   zMiddleA_fu_1166_p1__temp = zMiddleA_fu_1166_p1 ;
   ap_CS_fsm__temp = ap_CS_fsm ;
   tmp_74_i_i1_fu_513_p2__temp = tmp_74_i_i1_fu_513_p2 ;
   b_temp10__temp = b_temp10 ;
   tmp_60_fu_903_p4__temp = tmp_60_fu_903_p4 ;
   tmp_19_fu_379_p2__temp = tmp_19_fu_379_p2 ;
   ap_CS_fsm_state5__temp = ap_CS_fsm_state5 ;
   tmp_70_reg_1630_temp42__temp = tmp_70_reg_1630_temp42 ;
   icmp1_fu_912_p2_temp3__temp = icmp1_fu_912_p2_temp3 ;
   countLeadingZerosHig_6_fu_1046_p1__temp = countLeadingZerosHig_6_fu_1046_p1 ;
   tmp_i9_fu_729_p2__temp = tmp_i9_fu_729_p2 ;
   tmp_12_fu_1270_p2__temp = tmp_12_fu_1270_p2 ;
   aSig2_reg_169_201__temp = aSig2_reg_169_201 ;
   z1_fu_1156_p2_temp100__temp = z1_fu_1156_p2_temp100 ;
   tmp_39_i_fu_1192_p2__temp = tmp_39_i_fu_1192_p2 ;
   tmp_i2_i1_fu_531_p2_temp4__temp = tmp_i2_i1_fu_531_p2_temp4 ;
   a_temp9__temp = a_temp9 ;
   countLeadingZerosHig_ce0__temp = countLeadingZerosHig_ce0 ;
   zExp_fu_1353_p2__temp = zExp_fu_1353_p2 ;
   tmp_74_i6_i_fu_717_p2__temp = tmp_74_i6_i_fu_717_p2 ;
   tmp_70_fu_1300_p3_temp48__temp = tmp_70_fu_1300_p3_temp48 ;
   tmp_4_reg_1583__temp = tmp_4_reg_1583 ;
   grp_fu_287_p2__temp = grp_fu_287_p2 ;
   aSig2_reg_169_2001__temp = aSig2_reg_169_2001 ;
   icmp_fu_395_p2__temp = icmp_fu_395_p2 ;
   zMiddleA_2_fu_1207_p2_temp100__temp = zMiddleA_2_fu_1207_p2_temp100 ;
   tmp_56_fu_1308_p4_temp46__temp = tmp_56_fu_1308_p4_temp46 ;
   icmp2_fu_952_p2_temp11__temp = icmp2_fu_952_p2_temp11 ;
   aExp_fu_308_p4__temp = aExp_fu_308_p4 ;
   shiftCount_fu_830_p3__temp = shiftCount_fu_830_p3 ;
   icmp3_reg_1552_temp17__temp = icmp3_reg_1552_temp17 ;
   grp_roundAndPackFloat64_fu_232_float_exception_flag_o_ap_vld__temp = grp_roundAndPackFloat64_fu_232_float_exception_flag_o_ap_vld ;
   tmp_44_i_fu_1228_p2__temp = tmp_44_i_fu_1228_p2 ;
   z1_reg_1588_temp100__temp = z1_reg_1588_temp100 ;
   tmp_58_fu_443_p2__temp = tmp_58_fu_443_p2 ;
   ap_CS_fsm_state11__temp = ap_CS_fsm_state11 ;
   icmp6_reg_1425__temp = icmp6_reg_1425 ;
   tmp_30_fu_322_p3__temp = tmp_30_fu_322_p3 ;
   zMiddleA_2_fu_1207_p2_temp101__temp = zMiddleA_2_fu_1207_p2_temp101 ;
   tmp_64_reg_1532__temp = tmp_64_reg_1532 ;
   tmp_22_fu_607_p4_temp26__temp = tmp_22_fu_607_p4_temp26 ;
   shiftCount_1_i_i_i_fu_837_p3__temp = shiftCount_1_i_i_i_fu_837_p3 ;
   tmp_43_i_fu_1218_p3__temp = tmp_43_i_fu_1218_p3 ;
   aSig_1_cast_fu_304_p1_temp100__temp = aSig_1_cast_fu_304_p1_temp100 ;
   zExpPtr_temp_1_fu_1085_p2__temp = zExpPtr_temp_1_fu_1085_p2 ;
   b_temp28__temp = b_temp28 ;
   icmp2_reg_1526__temp = icmp2_reg_1526 ;
   tmp_8_fu_763_p2__temp = tmp_8_fu_763_p2 ;
   a_temp27__temp = a_temp27 ;
   icmp9_fu_807_p2_temp15__temp = icmp9_fu_807_p2_temp15 ;
   tmp_29_reg_1517__temp = tmp_29_reg_1517 ;
   grp_roundAndPackFloat64_fu_232_ap_ready__temp = grp_roundAndPackFloat64_fu_232_ap_ready ;
   ap_CS_fsm_state6__temp = ap_CS_fsm_state6 ;
   bExp_cast_reg_1393_temp100__temp = bExp_cast_reg_1393_temp100 ;
   grp_fu_246_p2__temp = grp_fu_246_p2 ;
   shiftCount_3_cast_fu_870_p1__temp = shiftCount_3_cast_fu_870_p1 ;
   zExpPtr_temp_cast_fu_889_p1__temp = zExpPtr_temp_cast_fu_889_p1 ;
   tmp_74_i_i_fu_675_p2__temp = tmp_74_i_i_fu_675_p2 ;
   a_temp30__temp = a_temp30 ;
   tmp_28_fu_898_p2__temp = tmp_28_fu_898_p2 ;
   tmp_i2_fu_567_p2__temp = tmp_i2_fu_567_p2 ;
   ap_CS_fsm_state3__temp = ap_CS_fsm_state3 ;
   icmp2_reg_1526_temp19__temp = icmp2_reg_1526_temp19 ;
   ap_CS_fsm_state13__temp = ap_CS_fsm_state13 ;
   a_temp25__temp = a_temp25 ;
   z0_2_fu_1253_p2_temp32__temp = z0_2_fu_1253_p2_temp32 ;
   tmp_i4_i_fu_707_p2__temp = tmp_i4_i_fu_707_p2 ;
   tmp_56_fu_1308_p4_temp47__temp = tmp_56_fu_1308_p4_temp47 ;
   countLeadingZerosHig_3_fu_844_p1__temp = countLeadingZerosHig_3_fu_844_p1 ;
   z1_fu_1156_p2_temp101__temp = z1_fu_1156_p2_temp101 ;
   aSig_1_cast_fu_304_p1_temp101__temp = aSig_1_cast_fu_304_p1_temp101 ;
   p_a_i_i_i_fu_449_p3_temp1002__temp = p_a_i_i_i_fu_449_p3_temp1002 ;
   bExp_reg_1388__temp = bExp_reg_1388 ;
   p_v_fu_1014_p3__temp = p_v_fu_1014_p3 ;
   tmp_19_reg_1412__temp = tmp_19_reg_1412 ;
   grp_roundAndPackFloat64_fu_232_ap_start__temp = grp_roundAndPackFloat64_fu_232_ap_start ;
   shiftCount_1_i_i_i1_fu_1039_p3__temp = shiftCount_1_i_i_i1_fu_1039_p3 ;
   aLow_fu_1108_p3__temp = aLow_fu_1108_p3 ;
   p_i_i_i_fu_823_p3__temp = p_i_i_i_fu_823_p3 ;
   b_temp39__temp = b_temp39 ;
   zMiddleA_1_fu_1188_p2_temp201__temp = zMiddleA_1_fu_1188_p2_temp201 ;
   a_assign_2_fu_934_p3_temp34__temp = a_assign_2_fu_934_p3_temp34 ;
   icmp_fu_395_p2_temp5__temp = icmp_fu_395_p2_temp5 ;
   tmp_i2_i1_fu_531_p2__temp = tmp_i2_i1_fu_531_p2 ;
   icmp3_fu_1009_p2__temp = icmp3_fu_1009_p2 ;
   countLeadingZerosHig_address0__temp = countLeadingZerosHig_address0 ;
   icmp9_reg_1492__temp = icmp9_reg_1492 ;
   tmp_70_fu_1300_p3__temp = tmp_70_fu_1300_p3 ;
   zExpPtr_temp_1_cast_fu_1090_p1__temp = zExpPtr_temp_1_cast_fu_1090_p1 ;
   tmp29_fu_848_p3__temp = tmp29_fu_848_p3 ;
   tmp_13_fu_1276_p2__temp = tmp_13_fu_1276_p2 ;
   a_assign_s_fu_419_p3__temp = a_assign_s_fu_419_p3 ;
   aHigh_fu_1115_p2__temp = aHigh_fu_1115_p2 ;
   bExp_cast_fu_349_p1_temp100__temp = bExp_cast_fu_349_p1_temp100 ;
   zMiddleB_fu_1176_p0__temp = zMiddleB_fu_1176_p0 ;
   tmp_47_reg_1441__temp = tmp_47_reg_1441 ;
   icmp1_fu_912_p2__temp = icmp1_fu_912_p2 ;
   tmp_46_reg_1436__temp = tmp_46_reg_1436 ;
   z0_2_cast_fu_1259_p2_temp101__temp = z0_2_cast_fu_1259_p2_temp101 ;
   tmp_75_i_i1_fu_519_p2__temp = tmp_75_i_i1_fu_519_p2 ;
   icmp6_fu_437_p2_temp12__temp = icmp6_fu_437_p2_temp12 ;
   grp_roundAndPackFloat64_fu_232_float_exception_flag_o__temp = grp_roundAndPackFloat64_fu_232_float_exception_flag_o ;
   bLow_fu_1124_p3__temp = bLow_fu_1124_p3 ;
   aExp2_cast_reg_1508__temp = aExp2_cast_reg_1508 ;
   bSig_1_cast_fu_335_p1_temp101__temp = bSig_1_cast_fu_335_p1_temp101 ;
   tmp_44_fu_405_p4__temp = tmp_44_fu_405_p4 ;
   icmp_reg_1420_temp21__temp = icmp_reg_1420_temp21 ;
   z1_fu_1156_p0__temp = z1_fu_1156_p0 ;
   z1_2_reg_1624_temp100__temp = z1_2_reg_1624_temp100 ;
   grp_roundAndPackFloat64_fu_232_ap_done__temp = grp_roundAndPackFloat64_fu_232_ap_done ;
   tmp_70_reg_1630__temp = tmp_70_reg_1630 ;
   tmp_63_fu_958_p2__temp = tmp_63_fu_958_p2 ;
   tmp_i_i_fu_665_p2__temp = tmp_i_i_fu_665_p2 ;
   tmp_15_fu_373_p2__temp = tmp_15_fu_373_p2 ;
   z1_2_fu_1213_p2_temp101__temp = z1_2_fu_1213_p2_temp101 ;
   p_a_i_i_i1_fu_964_p3_temp1002__temp = p_a_i_i_i1_fu_964_p3_temp1002 ;
   tmp_68_fu_1241_p1__temp = tmp_68_fu_1241_p1 ;
   tmp_65_reg_1578__temp = tmp_65_reg_1578 ;
   ap_CS_fsm_state2__temp = ap_CS_fsm_state2 ;
   tmp_27_fu_415_p1__temp = tmp_27_fu_415_p1 ;
   tmp_51_reg_1542__temp = tmp_51_reg_1542 ;
   grp_fu_251_p4__temp = grp_fu_251_p4 ;
   shiftCount_2_fu_865_p2__temp = shiftCount_2_fu_865_p2 ;
   zExp2_v_cast_cast_fu_1336_p3__temp = zExp2_v_cast_cast_fu_1336_p3 ;
   tmp33_cast_fu_1057_p1__temp = tmp33_cast_fu_1057_p1 ;
   zMiddleB_fu_1176_p1__temp = zMiddleB_fu_1176_p1 ;
   aExp2_reg_179__temp = aExp2_reg_179 ;
   icmp2_reg_1526_temp13__temp = icmp2_reg_1526_temp13 ;
   grp_roundAndPackFloat64_fu_232_ap_start_reg__temp = grp_roundAndPackFloat64_fu_232_ap_start_reg ;
   grp_roundAndPackFloat64_fu_232_ap_idle__temp = grp_roundAndPackFloat64_fu_232_ap_idle ;
   tmp_16_fu_645_p2__temp = tmp_16_fu_645_p2 ;
   tmp_75_i7_i1_fu_561_p2_temp7__temp = tmp_75_i7_i1_fu_561_p2_temp7 ;
   b_temp1500__temp = b_temp1500 ;
   p_a_i_i_i_fu_449_p3__temp = p_a_i_i_i_fu_449_p3 ;
   b_temp6__temp = b_temp6 ;
   tmp_i2_i_fu_693_p2_temp2__temp = tmp_i2_i_fu_693_p2_temp2 ;
   bExp_cast_fu_349_p1_temp101__temp = bExp_cast_fu_349_p1_temp101 ;
   tmp_48_fu_921_p4__temp = tmp_48_fu_921_p4 ;
   tmp_57_fu_427_p4__temp = tmp_57_fu_427_p4 ;
   ap_CS_fsm_state8__temp = ap_CS_fsm_state8 ;
   aExp2_cast_fu_894_p1__temp = aExp2_cast_fu_894_p1 ;
   tmp_40_fu_759_p1__temp = tmp_40_fu_759_p1 ;
   icmp1_reg_1521__temp = icmp1_reg_1521 ;
   icmp_reg_1420__temp = icmp_reg_1420 ;
   icmp1_reg_1521_temp22__temp = icmp1_reg_1521_temp22 ;
   tmp34_cast_fu_1349_p1__temp = tmp34_cast_fu_1349_p1 ;
   tmp_55_fu_401_p1__temp = tmp_55_fu_401_p1 ;
   tmp_53_fu_385_p4__temp = tmp_53_fu_385_p4 ;
   ap_CS_fsm_state4__temp = ap_CS_fsm_state4 ;
   ap_CS_fsm_state12__temp = ap_CS_fsm_state12 ;
   bHigh_fu_1142_p2__temp = bHigh_fu_1142_p2 ;
   tmp_39_i_reg_1609__temp = tmp_39_i_reg_1609 ;
   tmp_75_i_i_fu_681_p2__temp = tmp_75_i_i_fu_681_p2 ;
   bSig_1_cast_reg_1382_temp100__temp = bSig_1_cast_reg_1382_temp100 ;
   a_assign_s_fu_419_p3_temp33__temp = a_assign_s_fu_419_p3_temp33 ;
   p_a_i_i_i_fu_449_p3_temp101__temp = p_a_i_i_i_fu_449_p3_temp101 ;
   tmp33_fu_1050_p3__temp = tmp33_fu_1050_p3 ;
   tmp_50_reg_1537__temp = tmp_50_reg_1537 ;
   grp_fu_261_p4__temp = grp_fu_261_p4 ;
   z0_2_cast_fu_1259_p2_temp1001__temp = z0_2_cast_fu_1259_p2_temp1001 ;
   p_i_i_i1_fu_1025_p3__temp = p_i_i_i1_fu_1025_p3 ;
   p_a_i_i_i1_fu_964_p3__temp = p_a_i_i_i1_fu_964_p3 ;
   tmp_i4_i1_fu_545_p2__temp = tmp_i4_i1_fu_545_p2 ;
   z1_fu_1156_p1__temp = z1_fu_1156_p1 ;
   tmp_31_fu_930_p1__temp = tmp_31_fu_930_p1 ;
   shiftCount_4_reg_1562__temp = shiftCount_4_reg_1562 ;
   tmp_75_i7_i1_fu_561_p2__temp = tmp_75_i7_i1_fu_561_p2 ;
   zSign_fu_361_p2__temp = zSign_fu_361_p2 ;
   a_temp32__temp = a_temp32 ;
   zMiddleA_fu_1166_p0__temp = zMiddleA_fu_1166_p0 ;
   tmp_42_fu_597_p1__temp = tmp_42_fu_597_p1 ;
   shiftCount_5_fu_1067_p2__temp = shiftCount_5_fu_1067_p2 ;
   tmp_54_reg_1614__temp = tmp_54_reg_1614 ;
   a_temp1__temp = a_temp1 ;
   ap_CS_fsm_state10__temp = ap_CS_fsm_state10 ;
   tmp_39_i_reg_1609_temp29__temp = tmp_39_i_reg_1609_temp29 ;
   zExp_reg_1640__temp = zExp_reg_1640 ;
   zSign_reg_1398__temp = zSign_reg_1398 ;
   grp_fu_241_p2__temp = grp_fu_241_p2 ;
   ap_phi_mux_aExp2_phi_fu_182_p4__temp = ap_phi_mux_aExp2_phi_fu_182_p4 ;
   p_a_i_i_i_fu_449_p3_temp1001__temp = p_a_i_i_i_fu_449_p3_temp1001 ;
   aExp_cast_fu_318_p1__temp = aExp_cast_fu_318_p1 ;
   tmp_9_fu_769_p4_temp23__temp = tmp_9_fu_769_p4_temp23 ;
   tmp_reg_1404__temp = tmp_reg_1404 ;
   tmp_66_fu_1120_p1__temp = tmp_66_fu_1120_p1 ;
   icmp3_reg_1552__temp = icmp3_reg_1552 ;
   or_cond_fu_651_p2__temp = or_cond_fu_651_p2 ;
   tmp_62_fu_942_p4__temp = tmp_62_fu_942_p4 ;
   bSig_1_cast_fu_335_p1_temp100__temp = bSig_1_cast_fu_335_p1_temp100 ;
   icmp2_fu_952_p2__temp = icmp2_fu_952_p2 ;
   tmp_i_i1_fu_503_p2__temp = tmp_i_i1_fu_503_p2 ;
   tmp_28_reg_1513__temp = tmp_28_reg_1513 ;
   tmp_34_fu_353_p3__temp = tmp_34_fu_353_p3 ;
   icmp6_reg_1425_temp14__temp = icmp6_reg_1425_temp14 ;
   zMiddleA_2_reg_1619_temp100__temp = zMiddleA_2_reg_1619_temp100 ;
   bExp_fu_339_p4__temp = bExp_fu_339_p4 ;
   zMiddleA_2_fu_1207_p2_temp102__temp = zMiddleA_2_fu_1207_p2_temp102 ;
   tmp_24_fu_625_p2__temp = tmp_24_fu_625_p2 ;
   ap_CS_fsm_state7__temp = ap_CS_fsm_state7 ;
   zExpPtr_temp_fu_884_p2__temp = zExpPtr_temp_fu_884_p2 ;
   b_temp31__temp = b_temp31 ;
   tmp_20_fu_787_p2__temp = tmp_20_fu_787_p2 ;
   ap_CS_fsm_state1__temp = ap_CS_fsm_state1 ;
   shiftCount_1_fu_859_p2__temp = shiftCount_1_fu_859_p2 ;
   shiftCount_7_cast_fu_1072_p1__temp = shiftCount_7_cast_fu_1072_p1 ;
   ap_NS_fsm__temp = ap_NS_fsm ;
   p_a_i_i_i1_fu_964_p3_temp1001__temp = p_a_i_i_i1_fu_964_p3_temp1001 ;
   shiftCount_1_reg_1502__temp = shiftCount_1_reg_1502 ;
   tmp_i2_i_fu_693_p2__temp = tmp_i2_i_fu_693_p2 ;
   p_a_i_i_i_fu_449_p3_temp102__temp = p_a_i_i_i_fu_449_p3_temp102 ;
   z0_fu_1182_p1__temp = z0_fu_1182_p1 ;
   icmp3_fu_1009_p2_temp16__temp = icmp3_fu_1009_p2_temp16 ;
   icmp9_fu_807_p2__temp = icmp9_fu_807_p2 ;
   tmp_21_fu_601_p2__temp = tmp_21_fu_601_p2 ;
   countLeadingZerosHig_q0__temp = countLeadingZerosHig_q0 ;
   tmp_61_fu_918_p1__temp = tmp_61_fu_918_p1 ;
   bExp2_reg_197__temp = bExp2_reg_197 ;
   tmp_6_fu_1132_p4__temp = tmp_6_fu_1132_p4 ;
   ap_CS_fsm_state9__temp = ap_CS_fsm_state9 ;
   tmp_i2_fu_567_p2_temp41__temp = tmp_i2_fu_567_p2_temp41 ;
   a_assign_2_fu_934_p3__temp = a_assign_2_fu_934_p3 ;
   icmp6_fu_437_p2__temp = icmp6_fu_437_p2 ;
   tmp_14_fu_1282_p4_temp45__temp = tmp_14_fu_1282_p4_temp45 ;
   bExp_cast_fu_349_p1__temp = bExp_cast_fu_349_p1 ;
   bExp_cast_reg_1393__temp = bExp_cast_reg_1393 ;
   z1_2_fu_1213_p2_temp100__temp = z1_2_fu_1213_p2_temp100 ;
   p_v1_fu_812_p3__temp = p_v1_fu_812_p3 ;
   p_a_i_i_i1_fu_964_p3_temp102__temp = p_a_i_i_i1_fu_964_p3_temp102 ;
   icmp6_reg_1425_temp20__temp = icmp6_reg_1425_temp20 ;
   shiftCount_3_fu_1032_p3__temp = shiftCount_3_fu_1032_p3 ;
   bSig2_reg_188_temp36__temp = bSig2_reg_188_temp36 ;
   b_temp34__temp = b_temp34 ;
   tmp_75_i7_i_fu_723_p2_temp8__temp = tmp_75_i7_i_fu_723_p2_temp8 ;
   tmp_65_fu_1094_p1__temp = tmp_65_fu_1094_p1 ;
   z0_2_cast_fu_1259_p2_temp38__temp = z0_2_cast_fu_1259_p2_temp38 ;
   zMiddleA_1_fu_1188_p2_temp2001__temp = zMiddleA_1_fu_1188_p2_temp2001 ;
   tmp_fu_367_p2__temp = tmp_fu_367_p2 ;
   tmp_32_fu_1265_p2__temp = tmp_32_fu_1265_p2 ;
   float_exception_flag__temp = float_exception_flag ;
   tmp_74_i6_i1_fu_555_p2__temp = tmp_74_i6_i1_fu_555_p2 ;
   shiftCount_4_fu_1061_p2__temp = shiftCount_4_fu_1061_p2 ;
   aSig_1_cast_reg_1366_temp100__temp = aSig_1_cast_reg_1366_temp100 ;
   tmp32_cast_fu_855_p1__temp = tmp32_cast_fu_855_p1 ;
   z0_fu_1182_p0__temp = z0_fu_1182_p0 ;
   tmp_25_reg_1416__temp = tmp_25_reg_1416 ;
   tmp_75_i7_i_fu_723_p2__temp = tmp_75_i7_i_fu_723_p2 ;
   p_a_i_i_i1_fu_964_p3_temp101__temp = p_a_i_i_i1_fu_964_p3_temp101 ;
   icmp9_reg_1492_temp18__temp = icmp9_reg_1492_temp18 ;
   tmp_15_reg_1408__temp = tmp_15_reg_1408 ;
   b_temp150__temp = b_temp150 ;
   tmp_59_reg_1431__temp = tmp_59_reg_1431 ;
   tmp_i9_fu_729_p2_temp41__temp = tmp_i9_fu_729_p2_temp41 ;
   tmp34_fu_1343_p2__temp = tmp34_fu_1343_p2 ;
   z0_2_fu_1253_p2_temp24__temp = z0_2_fu_1253_p2_temp24 ;
   z0_2_fu_1253_p2__temp = z0_2_fu_1253_p2 ;
   tmp_37_i_fu_1162_p1__temp = tmp_37_i_fu_1162_p1 ;
   ap_return_preg__temp = ap_return_preg ;
   zSig0_1_fu_1292_p3__temp = zSig0_1_fu_1292_p3 ;
   tmp_9_fu_769_p4__temp = tmp_9_fu_769_p4 ;
   tmp_35_i_fu_1148_p1__temp = tmp_35_i_fu_1148_p1 ;
   tmp_i_i3_fu_657_p3__temp = tmp_i_i3_fu_657_p3 ;
   z0_fu_1182_p2__temp = z0_fu_1182_p2 ;
   tmp_i4_fu_793_p3__temp = tmp_i4_fu_793_p3 ;
   tmp_i3_i1_fu_537_p3__temp = tmp_i3_i1_fu_537_p3 ;
   z0_reg_1604__temp = z0_reg_1604 ;
   tmp_i1_fu_589_p3__temp = tmp_i1_fu_589_p3 ;
   tmp_80_i_i_i_fu_818_p1__temp = tmp_80_i_i_i_fu_818_p1 ;
   tmp_37_reg_1645__temp = tmp_37_reg_1645 ;
   b_assign_mux_i1_fu_573_p3__temp = b_assign_mux_i1_fu_573_p3 ;
   z0_2_cast_fu_1259_p2__temp = z0_2_cast_fu_1259_p2 ;
   tmp_34_i_fu_801_p2__temp = tmp_34_i_fu_801_p2 ;
   p_0_reg_206__temp = p_0_reg_206 ;
   zMiddleA_2_fu_1207_p2__temp = zMiddleA_2_fu_1207_p2 ;
   bSig_1_cast_fu_335_p1__temp = bSig_1_cast_fu_335_p1 ;
   tmp_i3_i_fu_699_p3__temp = tmp_i3_i_fu_699_p3 ;
   tmp_i7_fu_874_p1__temp = tmp_i7_fu_874_p1 ;
   z1_fu_1156_p2__temp = z1_fu_1156_p2 ;
   tmp_39_fu_713_p1__temp = tmp_39_fu_713_p1 ;
   aSig_fu_299_p1__temp = aSig_fu_299_p1 ;
   tmp_43_i_cast_fu_1224_p1__temp = tmp_43_i_cast_fu_1224_p1 ;
   zSig0_3_fu_1328_p3__temp = zSig0_3_fu_1328_p3 ;
   tmp_22_fu_607_p4__temp = tmp_22_fu_607_p4 ;
   zMiddleA_reg_1593__temp = zMiddleA_reg_1593 ;
   z1_2_reg_1624__temp = z1_2_reg_1624 ;
   bSig_1_cast_reg_1382__temp = bSig_1_cast_reg_1382 ;
   tmp_49_fu_525_p2__temp = tmp_49_fu_525_p2 ;
   z1_reg_1588__temp = z1_reg_1588 ;
   b_assign_mux_i_fu_735_p3__temp = b_assign_mux_i_fu_735_p3 ;
   tmp_10_fu_779_p3__temp = tmp_10_fu_779_p3 ;
   tmp_i6_fu_487_p3__temp = tmp_i6_fu_487_p3 ;
   a_assign_1_fu_743_p3__temp = a_assign_1_fu_743_p3 ;
   grp_fu_246_p0__temp = grp_fu_246_p0 ;
   zSig0_3_reg_1635__temp = zSig0_3_reg_1635 ;
   tmp_i_i2_fu_495_p3__temp = tmp_i_i2_fu_495_p3 ;
   tmp_45_fu_509_p1__temp = tmp_45_fu_509_p1 ;
   tmp_38_i_fu_1172_p1__temp = tmp_38_i_fu_1172_p1 ;
   zMiddleB_fu_1176_p2__temp = zMiddleB_fu_1176_p2 ;
   tmp_i5_fu_631_p3__temp = tmp_i5_fu_631_p3 ;
   zMiddleA_2_reg_1619__temp = zMiddleA_2_reg_1619 ;
   tmp_45_i_fu_1232_p1__temp = tmp_45_i_fu_1232_p1 ;
   tmp_i8_fu_1002_p3__temp = tmp_i8_fu_1002_p3 ;
   ap_phi_mux_p_0_phi_fu_210_p18__temp = ap_phi_mux_p_0_phi_fu_210_p18 ;
   tmp_69_fu_1249_p1__temp = tmp_69_fu_1249_p1 ;
   tmp_52_fu_551_p1__temp = tmp_52_fu_551_p1 ;
   tmp_35_fu_1245_p1__temp = tmp_35_fu_1245_p1 ;
   aSig2_reg_169__temp = aSig2_reg_169 ;
   tmp_56_fu_1308_p4__temp = tmp_56_fu_1308_p4 ;
   tmp_34_i1_fu_639_p2__temp = tmp_34_i1_fu_639_p2 ;
   aSig_1_cast_reg_1366__temp = aSig_1_cast_reg_1366 ;
   tmp_38_fu_687_p2__temp = tmp_38_fu_687_p2 ;
   z0_1_i_fu_1236_p2__temp = z0_1_i_fu_1236_p2 ;
   bSig_fu_330_p1__temp = bSig_fu_330_p1 ;
   grp_roundAndPackFloat64_fu_232_ap_return__temp = grp_roundAndPackFloat64_fu_232_ap_return ;
   tmp_i_fu_751_p3__temp = tmp_i_fu_751_p3 ;
   tmp_80_i_i_i1_fu_1020_p1__temp = tmp_80_i_i_i1_fu_1020_p1 ;
   tmp_23_fu_617_p3__temp = tmp_23_fu_617_p3 ;
   zSigPtr_temp_fu_878_p2__temp = zSigPtr_temp_fu_878_p2 ;
   zMiddleB_reg_1598__temp = zMiddleB_reg_1598 ;
   grp_fu_271_p2__temp = grp_fu_271_p2 ;
   zMiddleA_1_fu_1188_p2__temp = zMiddleA_1_fu_1188_p2 ;
   aSig_1_cast_fu_304_p1__temp = aSig_1_cast_fu_304_p1 ;
   bSig2_reg_188__temp = bSig2_reg_188 ;
   bSig_reg_1377__temp = bSig_reg_1377 ;
   grp_fu_277_p2__temp = grp_fu_277_p2 ;
   zMiddleA_fu_1166_p2__temp = zMiddleA_fu_1166_p2 ;
   a_assign_6_fu_581_p3__temp = a_assign_6_fu_581_p3 ;
   tmp_14_fu_1282_p4__temp = tmp_14_fu_1282_p4 ;
   z1_2_fu_1213_p2__temp = z1_2_fu_1213_p2 ;
   tmp_36_i_fu_1152_p1__temp = tmp_36_i_fu_1152_p1 ;
   tmp_i9_12_fu_1076_p1__temp = tmp_i9_12_fu_1076_p1 ;
   tmp_36_fu_671_p1__temp = tmp_36_fu_671_p1 ;
   zSigPtr_temp_1_fu_1080_p2__temp = zSigPtr_temp_1_fu_1080_p2 ;
   zSig0_2_fu_1318_p4__temp = zSig0_2_fu_1318_p4 ;

       ap_return_preg = 0 ;
       grp_roundAndPackFloat64_fu_232_ap_start_reg = 0 ;
       aSig_1_cast_reg_1366 = aSig_1_cast_reg_1366 & 4503599627370495 ;
       bSig_1_cast_reg_1382 = bSig_1_cast_reg_1382 & 4503599627370495 ;
       bExp_cast_reg_1393 = bExp_cast_reg_1393 & 2047 ;
       z1_reg_1588 = z1_reg_1588 & 18446744073709549568 ;
       zMiddleA_2_reg_1619 = zMiddleA_2_reg_1619 & 18446744069414584320 ;
       z1_2_reg_1624 = z1_2_reg_1624 & 18446744073709549568 ;
       countLeadingZerosHig_ce0 = 1;
       if(1 == ap_CS_fsm_state2)
       {
           icmp9_reg_1492 =   ( tmp_59_reg_1431__temp  == 0 ? 1 :  0 ) ;
       }
       if(1 == ap_CS_fsm_state2)
       {
           countLeadingZerosHig_address0 =   (  (  ( tmp_59_reg_1431__temp  == 0 ? 1 :  0 )  & 1 )  == 1 ? tmp_46_reg_1436__temp  :  tmp_47_reg_1441__temp  ) ;
       }
       if((1 == ap_CS_fsm_state5) || (1 == ap_CS_fsm_state2))
       {
           countLeadingZerosHig_ce0 =  1;
       }
       if(countLeadingZerosHig_ce0){
          countLeadingZerosHig_q0=countLeadingZerosHig_rom[countLeadingZerosHig_address0];
       }
       goto ap_ST_fsm_state3;

   ap_ST_fsm_state3:
	printf("state3\n");
	ap_CS_fsm_state1 = 0;
	ap_CS_fsm_state2 = 0;
	ap_CS_fsm_state3 = 1;
	ap_CS_fsm_state4 = 0;
	ap_CS_fsm_state5 = 0;
	ap_CS_fsm_state6 = 0;
	ap_CS_fsm_state7 = 0;
	ap_CS_fsm_state8 = 0;
	ap_CS_fsm_state9 = 0;
	ap_CS_fsm_state10 = 0;
	ap_CS_fsm_state11 = 0;
	ap_CS_fsm_state12 = 0;
	ap_CS_fsm_state13 = 0;
   zMiddleA_fu_1166_p1__temp = zMiddleA_fu_1166_p1 ;
   ap_CS_fsm__temp = ap_CS_fsm ;
   tmp_74_i_i1_fu_513_p2__temp = tmp_74_i_i1_fu_513_p2 ;
   b_temp10__temp = b_temp10 ;
   tmp_60_fu_903_p4__temp = tmp_60_fu_903_p4 ;
   tmp_19_fu_379_p2__temp = tmp_19_fu_379_p2 ;
   ap_CS_fsm_state5__temp = ap_CS_fsm_state5 ;
   tmp_70_reg_1630_temp42__temp = tmp_70_reg_1630_temp42 ;
   icmp1_fu_912_p2_temp3__temp = icmp1_fu_912_p2_temp3 ;
   countLeadingZerosHig_6_fu_1046_p1__temp = countLeadingZerosHig_6_fu_1046_p1 ;
   tmp_i9_fu_729_p2__temp = tmp_i9_fu_729_p2 ;
   tmp_12_fu_1270_p2__temp = tmp_12_fu_1270_p2 ;
   aSig2_reg_169_201__temp = aSig2_reg_169_201 ;
   z1_fu_1156_p2_temp100__temp = z1_fu_1156_p2_temp100 ;
   tmp_39_i_fu_1192_p2__temp = tmp_39_i_fu_1192_p2 ;
   tmp_i2_i1_fu_531_p2_temp4__temp = tmp_i2_i1_fu_531_p2_temp4 ;
   a_temp9__temp = a_temp9 ;
   countLeadingZerosHig_ce0__temp = countLeadingZerosHig_ce0 ;
   zExp_fu_1353_p2__temp = zExp_fu_1353_p2 ;
   tmp_74_i6_i_fu_717_p2__temp = tmp_74_i6_i_fu_717_p2 ;
   tmp_70_fu_1300_p3_temp48__temp = tmp_70_fu_1300_p3_temp48 ;
   tmp_4_reg_1583__temp = tmp_4_reg_1583 ;
   grp_fu_287_p2__temp = grp_fu_287_p2 ;
   aSig2_reg_169_2001__temp = aSig2_reg_169_2001 ;
   icmp_fu_395_p2__temp = icmp_fu_395_p2 ;
   zMiddleA_2_fu_1207_p2_temp100__temp = zMiddleA_2_fu_1207_p2_temp100 ;
   tmp_56_fu_1308_p4_temp46__temp = tmp_56_fu_1308_p4_temp46 ;
   icmp2_fu_952_p2_temp11__temp = icmp2_fu_952_p2_temp11 ;
   aExp_fu_308_p4__temp = aExp_fu_308_p4 ;
   shiftCount_fu_830_p3__temp = shiftCount_fu_830_p3 ;
   icmp3_reg_1552_temp17__temp = icmp3_reg_1552_temp17 ;
   grp_roundAndPackFloat64_fu_232_float_exception_flag_o_ap_vld__temp = grp_roundAndPackFloat64_fu_232_float_exception_flag_o_ap_vld ;
   tmp_44_i_fu_1228_p2__temp = tmp_44_i_fu_1228_p2 ;
   z1_reg_1588_temp100__temp = z1_reg_1588_temp100 ;
   tmp_58_fu_443_p2__temp = tmp_58_fu_443_p2 ;
   ap_CS_fsm_state11__temp = ap_CS_fsm_state11 ;
   icmp6_reg_1425__temp = icmp6_reg_1425 ;
   tmp_30_fu_322_p3__temp = tmp_30_fu_322_p3 ;
   zMiddleA_2_fu_1207_p2_temp101__temp = zMiddleA_2_fu_1207_p2_temp101 ;
   tmp_64_reg_1532__temp = tmp_64_reg_1532 ;
   tmp_22_fu_607_p4_temp26__temp = tmp_22_fu_607_p4_temp26 ;
   shiftCount_1_i_i_i_fu_837_p3__temp = shiftCount_1_i_i_i_fu_837_p3 ;
   tmp_43_i_fu_1218_p3__temp = tmp_43_i_fu_1218_p3 ;
   aSig_1_cast_fu_304_p1_temp100__temp = aSig_1_cast_fu_304_p1_temp100 ;
   zExpPtr_temp_1_fu_1085_p2__temp = zExpPtr_temp_1_fu_1085_p2 ;
   b_temp28__temp = b_temp28 ;
   icmp2_reg_1526__temp = icmp2_reg_1526 ;
   tmp_8_fu_763_p2__temp = tmp_8_fu_763_p2 ;
   a_temp27__temp = a_temp27 ;
   icmp9_fu_807_p2_temp15__temp = icmp9_fu_807_p2_temp15 ;
   tmp_29_reg_1517__temp = tmp_29_reg_1517 ;
   grp_roundAndPackFloat64_fu_232_ap_ready__temp = grp_roundAndPackFloat64_fu_232_ap_ready ;
   ap_CS_fsm_state6__temp = ap_CS_fsm_state6 ;
   bExp_cast_reg_1393_temp100__temp = bExp_cast_reg_1393_temp100 ;
   grp_fu_246_p2__temp = grp_fu_246_p2 ;
   shiftCount_3_cast_fu_870_p1__temp = shiftCount_3_cast_fu_870_p1 ;
   zExpPtr_temp_cast_fu_889_p1__temp = zExpPtr_temp_cast_fu_889_p1 ;
   tmp_74_i_i_fu_675_p2__temp = tmp_74_i_i_fu_675_p2 ;
   a_temp30__temp = a_temp30 ;
   tmp_28_fu_898_p2__temp = tmp_28_fu_898_p2 ;
   tmp_i2_fu_567_p2__temp = tmp_i2_fu_567_p2 ;
   ap_CS_fsm_state3__temp = ap_CS_fsm_state3 ;
   icmp2_reg_1526_temp19__temp = icmp2_reg_1526_temp19 ;
   ap_CS_fsm_state13__temp = ap_CS_fsm_state13 ;
   a_temp25__temp = a_temp25 ;
   z0_2_fu_1253_p2_temp32__temp = z0_2_fu_1253_p2_temp32 ;
   tmp_i4_i_fu_707_p2__temp = tmp_i4_i_fu_707_p2 ;
   tmp_56_fu_1308_p4_temp47__temp = tmp_56_fu_1308_p4_temp47 ;
   countLeadingZerosHig_3_fu_844_p1__temp = countLeadingZerosHig_3_fu_844_p1 ;
   z1_fu_1156_p2_temp101__temp = z1_fu_1156_p2_temp101 ;
   aSig_1_cast_fu_304_p1_temp101__temp = aSig_1_cast_fu_304_p1_temp101 ;
   p_a_i_i_i_fu_449_p3_temp1002__temp = p_a_i_i_i_fu_449_p3_temp1002 ;
   bExp_reg_1388__temp = bExp_reg_1388 ;
   p_v_fu_1014_p3__temp = p_v_fu_1014_p3 ;
   tmp_19_reg_1412__temp = tmp_19_reg_1412 ;
   grp_roundAndPackFloat64_fu_232_ap_start__temp = grp_roundAndPackFloat64_fu_232_ap_start ;
   shiftCount_1_i_i_i1_fu_1039_p3__temp = shiftCount_1_i_i_i1_fu_1039_p3 ;
   aLow_fu_1108_p3__temp = aLow_fu_1108_p3 ;
   p_i_i_i_fu_823_p3__temp = p_i_i_i_fu_823_p3 ;
   b_temp39__temp = b_temp39 ;
   zMiddleA_1_fu_1188_p2_temp201__temp = zMiddleA_1_fu_1188_p2_temp201 ;
   a_assign_2_fu_934_p3_temp34__temp = a_assign_2_fu_934_p3_temp34 ;
   icmp_fu_395_p2_temp5__temp = icmp_fu_395_p2_temp5 ;
   tmp_i2_i1_fu_531_p2__temp = tmp_i2_i1_fu_531_p2 ;
   icmp3_fu_1009_p2__temp = icmp3_fu_1009_p2 ;
   countLeadingZerosHig_address0__temp = countLeadingZerosHig_address0 ;
   icmp9_reg_1492__temp = icmp9_reg_1492 ;
   tmp_70_fu_1300_p3__temp = tmp_70_fu_1300_p3 ;
   zExpPtr_temp_1_cast_fu_1090_p1__temp = zExpPtr_temp_1_cast_fu_1090_p1 ;
   tmp29_fu_848_p3__temp = tmp29_fu_848_p3 ;
   tmp_13_fu_1276_p2__temp = tmp_13_fu_1276_p2 ;
   a_assign_s_fu_419_p3__temp = a_assign_s_fu_419_p3 ;
   aHigh_fu_1115_p2__temp = aHigh_fu_1115_p2 ;
   bExp_cast_fu_349_p1_temp100__temp = bExp_cast_fu_349_p1_temp100 ;
   zMiddleB_fu_1176_p0__temp = zMiddleB_fu_1176_p0 ;
   tmp_47_reg_1441__temp = tmp_47_reg_1441 ;
   icmp1_fu_912_p2__temp = icmp1_fu_912_p2 ;
   tmp_46_reg_1436__temp = tmp_46_reg_1436 ;
   z0_2_cast_fu_1259_p2_temp101__temp = z0_2_cast_fu_1259_p2_temp101 ;
   tmp_75_i_i1_fu_519_p2__temp = tmp_75_i_i1_fu_519_p2 ;
   icmp6_fu_437_p2_temp12__temp = icmp6_fu_437_p2_temp12 ;
   grp_roundAndPackFloat64_fu_232_float_exception_flag_o__temp = grp_roundAndPackFloat64_fu_232_float_exception_flag_o ;
   bLow_fu_1124_p3__temp = bLow_fu_1124_p3 ;
   aExp2_cast_reg_1508__temp = aExp2_cast_reg_1508 ;
   bSig_1_cast_fu_335_p1_temp101__temp = bSig_1_cast_fu_335_p1_temp101 ;
   tmp_44_fu_405_p4__temp = tmp_44_fu_405_p4 ;
   icmp_reg_1420_temp21__temp = icmp_reg_1420_temp21 ;
   z1_fu_1156_p0__temp = z1_fu_1156_p0 ;
   z1_2_reg_1624_temp100__temp = z1_2_reg_1624_temp100 ;
   grp_roundAndPackFloat64_fu_232_ap_done__temp = grp_roundAndPackFloat64_fu_232_ap_done ;
   tmp_70_reg_1630__temp = tmp_70_reg_1630 ;
   tmp_63_fu_958_p2__temp = tmp_63_fu_958_p2 ;
   tmp_i_i_fu_665_p2__temp = tmp_i_i_fu_665_p2 ;
   tmp_15_fu_373_p2__temp = tmp_15_fu_373_p2 ;
   z1_2_fu_1213_p2_temp101__temp = z1_2_fu_1213_p2_temp101 ;
   p_a_i_i_i1_fu_964_p3_temp1002__temp = p_a_i_i_i1_fu_964_p3_temp1002 ;
   tmp_68_fu_1241_p1__temp = tmp_68_fu_1241_p1 ;
   tmp_65_reg_1578__temp = tmp_65_reg_1578 ;
   ap_CS_fsm_state2__temp = ap_CS_fsm_state2 ;
   tmp_27_fu_415_p1__temp = tmp_27_fu_415_p1 ;
   tmp_51_reg_1542__temp = tmp_51_reg_1542 ;
   grp_fu_251_p4__temp = grp_fu_251_p4 ;
   shiftCount_2_fu_865_p2__temp = shiftCount_2_fu_865_p2 ;
   zExp2_v_cast_cast_fu_1336_p3__temp = zExp2_v_cast_cast_fu_1336_p3 ;
   tmp33_cast_fu_1057_p1__temp = tmp33_cast_fu_1057_p1 ;
   zMiddleB_fu_1176_p1__temp = zMiddleB_fu_1176_p1 ;
   aExp2_reg_179__temp = aExp2_reg_179 ;
   icmp2_reg_1526_temp13__temp = icmp2_reg_1526_temp13 ;
   grp_roundAndPackFloat64_fu_232_ap_start_reg__temp = grp_roundAndPackFloat64_fu_232_ap_start_reg ;
   grp_roundAndPackFloat64_fu_232_ap_idle__temp = grp_roundAndPackFloat64_fu_232_ap_idle ;
   tmp_16_fu_645_p2__temp = tmp_16_fu_645_p2 ;
   tmp_75_i7_i1_fu_561_p2_temp7__temp = tmp_75_i7_i1_fu_561_p2_temp7 ;
   b_temp1500__temp = b_temp1500 ;
   p_a_i_i_i_fu_449_p3__temp = p_a_i_i_i_fu_449_p3 ;
   b_temp6__temp = b_temp6 ;
   tmp_i2_i_fu_693_p2_temp2__temp = tmp_i2_i_fu_693_p2_temp2 ;
   bExp_cast_fu_349_p1_temp101__temp = bExp_cast_fu_349_p1_temp101 ;
   tmp_48_fu_921_p4__temp = tmp_48_fu_921_p4 ;
   tmp_57_fu_427_p4__temp = tmp_57_fu_427_p4 ;
   ap_CS_fsm_state8__temp = ap_CS_fsm_state8 ;
   aExp2_cast_fu_894_p1__temp = aExp2_cast_fu_894_p1 ;
   tmp_40_fu_759_p1__temp = tmp_40_fu_759_p1 ;
   icmp1_reg_1521__temp = icmp1_reg_1521 ;
   icmp_reg_1420__temp = icmp_reg_1420 ;
   icmp1_reg_1521_temp22__temp = icmp1_reg_1521_temp22 ;
   tmp34_cast_fu_1349_p1__temp = tmp34_cast_fu_1349_p1 ;
   tmp_55_fu_401_p1__temp = tmp_55_fu_401_p1 ;
   tmp_53_fu_385_p4__temp = tmp_53_fu_385_p4 ;
   ap_CS_fsm_state4__temp = ap_CS_fsm_state4 ;
   ap_CS_fsm_state12__temp = ap_CS_fsm_state12 ;
   bHigh_fu_1142_p2__temp = bHigh_fu_1142_p2 ;
   tmp_39_i_reg_1609__temp = tmp_39_i_reg_1609 ;
   tmp_75_i_i_fu_681_p2__temp = tmp_75_i_i_fu_681_p2 ;
   bSig_1_cast_reg_1382_temp100__temp = bSig_1_cast_reg_1382_temp100 ;
   a_assign_s_fu_419_p3_temp33__temp = a_assign_s_fu_419_p3_temp33 ;
   p_a_i_i_i_fu_449_p3_temp101__temp = p_a_i_i_i_fu_449_p3_temp101 ;
   tmp33_fu_1050_p3__temp = tmp33_fu_1050_p3 ;
   tmp_50_reg_1537__temp = tmp_50_reg_1537 ;
   grp_fu_261_p4__temp = grp_fu_261_p4 ;
   z0_2_cast_fu_1259_p2_temp1001__temp = z0_2_cast_fu_1259_p2_temp1001 ;
   p_i_i_i1_fu_1025_p3__temp = p_i_i_i1_fu_1025_p3 ;
   p_a_i_i_i1_fu_964_p3__temp = p_a_i_i_i1_fu_964_p3 ;
   tmp_i4_i1_fu_545_p2__temp = tmp_i4_i1_fu_545_p2 ;
   z1_fu_1156_p1__temp = z1_fu_1156_p1 ;
   tmp_31_fu_930_p1__temp = tmp_31_fu_930_p1 ;
   shiftCount_4_reg_1562__temp = shiftCount_4_reg_1562 ;
   tmp_75_i7_i1_fu_561_p2__temp = tmp_75_i7_i1_fu_561_p2 ;
   zSign_fu_361_p2__temp = zSign_fu_361_p2 ;
   a_temp32__temp = a_temp32 ;
   zMiddleA_fu_1166_p0__temp = zMiddleA_fu_1166_p0 ;
   tmp_42_fu_597_p1__temp = tmp_42_fu_597_p1 ;
   shiftCount_5_fu_1067_p2__temp = shiftCount_5_fu_1067_p2 ;
   tmp_54_reg_1614__temp = tmp_54_reg_1614 ;
   a_temp1__temp = a_temp1 ;
   ap_CS_fsm_state10__temp = ap_CS_fsm_state10 ;
   tmp_39_i_reg_1609_temp29__temp = tmp_39_i_reg_1609_temp29 ;
   zExp_reg_1640__temp = zExp_reg_1640 ;
   zSign_reg_1398__temp = zSign_reg_1398 ;
   grp_fu_241_p2__temp = grp_fu_241_p2 ;
   ap_phi_mux_aExp2_phi_fu_182_p4__temp = ap_phi_mux_aExp2_phi_fu_182_p4 ;
   p_a_i_i_i_fu_449_p3_temp1001__temp = p_a_i_i_i_fu_449_p3_temp1001 ;
   aExp_cast_fu_318_p1__temp = aExp_cast_fu_318_p1 ;
   tmp_9_fu_769_p4_temp23__temp = tmp_9_fu_769_p4_temp23 ;
   tmp_reg_1404__temp = tmp_reg_1404 ;
   tmp_66_fu_1120_p1__temp = tmp_66_fu_1120_p1 ;
   icmp3_reg_1552__temp = icmp3_reg_1552 ;
   or_cond_fu_651_p2__temp = or_cond_fu_651_p2 ;
   tmp_62_fu_942_p4__temp = tmp_62_fu_942_p4 ;
   bSig_1_cast_fu_335_p1_temp100__temp = bSig_1_cast_fu_335_p1_temp100 ;
   icmp2_fu_952_p2__temp = icmp2_fu_952_p2 ;
   tmp_i_i1_fu_503_p2__temp = tmp_i_i1_fu_503_p2 ;
   tmp_28_reg_1513__temp = tmp_28_reg_1513 ;
   tmp_34_fu_353_p3__temp = tmp_34_fu_353_p3 ;
   icmp6_reg_1425_temp14__temp = icmp6_reg_1425_temp14 ;
   zMiddleA_2_reg_1619_temp100__temp = zMiddleA_2_reg_1619_temp100 ;
   bExp_fu_339_p4__temp = bExp_fu_339_p4 ;
   zMiddleA_2_fu_1207_p2_temp102__temp = zMiddleA_2_fu_1207_p2_temp102 ;
   tmp_24_fu_625_p2__temp = tmp_24_fu_625_p2 ;
   ap_CS_fsm_state7__temp = ap_CS_fsm_state7 ;
   zExpPtr_temp_fu_884_p2__temp = zExpPtr_temp_fu_884_p2 ;
   b_temp31__temp = b_temp31 ;
   tmp_20_fu_787_p2__temp = tmp_20_fu_787_p2 ;
   ap_CS_fsm_state1__temp = ap_CS_fsm_state1 ;
   shiftCount_1_fu_859_p2__temp = shiftCount_1_fu_859_p2 ;
   shiftCount_7_cast_fu_1072_p1__temp = shiftCount_7_cast_fu_1072_p1 ;
   ap_NS_fsm__temp = ap_NS_fsm ;
   p_a_i_i_i1_fu_964_p3_temp1001__temp = p_a_i_i_i1_fu_964_p3_temp1001 ;
   shiftCount_1_reg_1502__temp = shiftCount_1_reg_1502 ;
   tmp_i2_i_fu_693_p2__temp = tmp_i2_i_fu_693_p2 ;
   p_a_i_i_i_fu_449_p3_temp102__temp = p_a_i_i_i_fu_449_p3_temp102 ;
   z0_fu_1182_p1__temp = z0_fu_1182_p1 ;
   icmp3_fu_1009_p2_temp16__temp = icmp3_fu_1009_p2_temp16 ;
   icmp9_fu_807_p2__temp = icmp9_fu_807_p2 ;
   tmp_21_fu_601_p2__temp = tmp_21_fu_601_p2 ;
   countLeadingZerosHig_q0__temp = countLeadingZerosHig_q0 ;
   tmp_61_fu_918_p1__temp = tmp_61_fu_918_p1 ;
   bExp2_reg_197__temp = bExp2_reg_197 ;
   tmp_6_fu_1132_p4__temp = tmp_6_fu_1132_p4 ;
   ap_CS_fsm_state9__temp = ap_CS_fsm_state9 ;
   tmp_i2_fu_567_p2_temp41__temp = tmp_i2_fu_567_p2_temp41 ;
   a_assign_2_fu_934_p3__temp = a_assign_2_fu_934_p3 ;
   icmp6_fu_437_p2__temp = icmp6_fu_437_p2 ;
   tmp_14_fu_1282_p4_temp45__temp = tmp_14_fu_1282_p4_temp45 ;
   bExp_cast_fu_349_p1__temp = bExp_cast_fu_349_p1 ;
   bExp_cast_reg_1393__temp = bExp_cast_reg_1393 ;
   z1_2_fu_1213_p2_temp100__temp = z1_2_fu_1213_p2_temp100 ;
   p_v1_fu_812_p3__temp = p_v1_fu_812_p3 ;
   p_a_i_i_i1_fu_964_p3_temp102__temp = p_a_i_i_i1_fu_964_p3_temp102 ;
   icmp6_reg_1425_temp20__temp = icmp6_reg_1425_temp20 ;
   shiftCount_3_fu_1032_p3__temp = shiftCount_3_fu_1032_p3 ;
   bSig2_reg_188_temp36__temp = bSig2_reg_188_temp36 ;
   b_temp34__temp = b_temp34 ;
   tmp_75_i7_i_fu_723_p2_temp8__temp = tmp_75_i7_i_fu_723_p2_temp8 ;
   tmp_65_fu_1094_p1__temp = tmp_65_fu_1094_p1 ;
   z0_2_cast_fu_1259_p2_temp38__temp = z0_2_cast_fu_1259_p2_temp38 ;
   zMiddleA_1_fu_1188_p2_temp2001__temp = zMiddleA_1_fu_1188_p2_temp2001 ;
   tmp_fu_367_p2__temp = tmp_fu_367_p2 ;
   tmp_32_fu_1265_p2__temp = tmp_32_fu_1265_p2 ;
   float_exception_flag__temp = float_exception_flag ;
   tmp_74_i6_i1_fu_555_p2__temp = tmp_74_i6_i1_fu_555_p2 ;
   shiftCount_4_fu_1061_p2__temp = shiftCount_4_fu_1061_p2 ;
   aSig_1_cast_reg_1366_temp100__temp = aSig_1_cast_reg_1366_temp100 ;
   tmp32_cast_fu_855_p1__temp = tmp32_cast_fu_855_p1 ;
   z0_fu_1182_p0__temp = z0_fu_1182_p0 ;
   tmp_25_reg_1416__temp = tmp_25_reg_1416 ;
   tmp_75_i7_i_fu_723_p2__temp = tmp_75_i7_i_fu_723_p2 ;
   p_a_i_i_i1_fu_964_p3_temp101__temp = p_a_i_i_i1_fu_964_p3_temp101 ;
   icmp9_reg_1492_temp18__temp = icmp9_reg_1492_temp18 ;
   tmp_15_reg_1408__temp = tmp_15_reg_1408 ;
   b_temp150__temp = b_temp150 ;
   tmp_59_reg_1431__temp = tmp_59_reg_1431 ;
   tmp_i9_fu_729_p2_temp41__temp = tmp_i9_fu_729_p2_temp41 ;
   tmp34_fu_1343_p2__temp = tmp34_fu_1343_p2 ;
   z0_2_fu_1253_p2_temp24__temp = z0_2_fu_1253_p2_temp24 ;
   z0_2_fu_1253_p2__temp = z0_2_fu_1253_p2 ;
   tmp_37_i_fu_1162_p1__temp = tmp_37_i_fu_1162_p1 ;
   ap_return_preg__temp = ap_return_preg ;
   zSig0_1_fu_1292_p3__temp = zSig0_1_fu_1292_p3 ;
   tmp_9_fu_769_p4__temp = tmp_9_fu_769_p4 ;
   tmp_35_i_fu_1148_p1__temp = tmp_35_i_fu_1148_p1 ;
   tmp_i_i3_fu_657_p3__temp = tmp_i_i3_fu_657_p3 ;
   z0_fu_1182_p2__temp = z0_fu_1182_p2 ;
   tmp_i4_fu_793_p3__temp = tmp_i4_fu_793_p3 ;
   tmp_i3_i1_fu_537_p3__temp = tmp_i3_i1_fu_537_p3 ;
   z0_reg_1604__temp = z0_reg_1604 ;
   tmp_i1_fu_589_p3__temp = tmp_i1_fu_589_p3 ;
   tmp_80_i_i_i_fu_818_p1__temp = tmp_80_i_i_i_fu_818_p1 ;
   tmp_37_reg_1645__temp = tmp_37_reg_1645 ;
   b_assign_mux_i1_fu_573_p3__temp = b_assign_mux_i1_fu_573_p3 ;
   z0_2_cast_fu_1259_p2__temp = z0_2_cast_fu_1259_p2 ;
   tmp_34_i_fu_801_p2__temp = tmp_34_i_fu_801_p2 ;
   p_0_reg_206__temp = p_0_reg_206 ;
   zMiddleA_2_fu_1207_p2__temp = zMiddleA_2_fu_1207_p2 ;
   bSig_1_cast_fu_335_p1__temp = bSig_1_cast_fu_335_p1 ;
   tmp_i3_i_fu_699_p3__temp = tmp_i3_i_fu_699_p3 ;
   tmp_i7_fu_874_p1__temp = tmp_i7_fu_874_p1 ;
   z1_fu_1156_p2__temp = z1_fu_1156_p2 ;
   tmp_39_fu_713_p1__temp = tmp_39_fu_713_p1 ;
   aSig_fu_299_p1__temp = aSig_fu_299_p1 ;
   tmp_43_i_cast_fu_1224_p1__temp = tmp_43_i_cast_fu_1224_p1 ;
   zSig0_3_fu_1328_p3__temp = zSig0_3_fu_1328_p3 ;
   tmp_22_fu_607_p4__temp = tmp_22_fu_607_p4 ;
   zMiddleA_reg_1593__temp = zMiddleA_reg_1593 ;
   z1_2_reg_1624__temp = z1_2_reg_1624 ;
   bSig_1_cast_reg_1382__temp = bSig_1_cast_reg_1382 ;
   tmp_49_fu_525_p2__temp = tmp_49_fu_525_p2 ;
   z1_reg_1588__temp = z1_reg_1588 ;
   b_assign_mux_i_fu_735_p3__temp = b_assign_mux_i_fu_735_p3 ;
   tmp_10_fu_779_p3__temp = tmp_10_fu_779_p3 ;
   tmp_i6_fu_487_p3__temp = tmp_i6_fu_487_p3 ;
   a_assign_1_fu_743_p3__temp = a_assign_1_fu_743_p3 ;
   grp_fu_246_p0__temp = grp_fu_246_p0 ;
   zSig0_3_reg_1635__temp = zSig0_3_reg_1635 ;
   tmp_i_i2_fu_495_p3__temp = tmp_i_i2_fu_495_p3 ;
   tmp_45_fu_509_p1__temp = tmp_45_fu_509_p1 ;
   tmp_38_i_fu_1172_p1__temp = tmp_38_i_fu_1172_p1 ;
   zMiddleB_fu_1176_p2__temp = zMiddleB_fu_1176_p2 ;
   tmp_i5_fu_631_p3__temp = tmp_i5_fu_631_p3 ;
   zMiddleA_2_reg_1619__temp = zMiddleA_2_reg_1619 ;
   tmp_45_i_fu_1232_p1__temp = tmp_45_i_fu_1232_p1 ;
   tmp_i8_fu_1002_p3__temp = tmp_i8_fu_1002_p3 ;
   ap_phi_mux_p_0_phi_fu_210_p18__temp = ap_phi_mux_p_0_phi_fu_210_p18 ;
   tmp_69_fu_1249_p1__temp = tmp_69_fu_1249_p1 ;
   tmp_52_fu_551_p1__temp = tmp_52_fu_551_p1 ;
   tmp_35_fu_1245_p1__temp = tmp_35_fu_1245_p1 ;
   aSig2_reg_169__temp = aSig2_reg_169 ;
   tmp_56_fu_1308_p4__temp = tmp_56_fu_1308_p4 ;
   tmp_34_i1_fu_639_p2__temp = tmp_34_i1_fu_639_p2 ;
   aSig_1_cast_reg_1366__temp = aSig_1_cast_reg_1366 ;
   tmp_38_fu_687_p2__temp = tmp_38_fu_687_p2 ;
   z0_1_i_fu_1236_p2__temp = z0_1_i_fu_1236_p2 ;
   bSig_fu_330_p1__temp = bSig_fu_330_p1 ;
   grp_roundAndPackFloat64_fu_232_ap_return__temp = grp_roundAndPackFloat64_fu_232_ap_return ;
   tmp_i_fu_751_p3__temp = tmp_i_fu_751_p3 ;
   tmp_80_i_i_i1_fu_1020_p1__temp = tmp_80_i_i_i1_fu_1020_p1 ;
   tmp_23_fu_617_p3__temp = tmp_23_fu_617_p3 ;
   zSigPtr_temp_fu_878_p2__temp = zSigPtr_temp_fu_878_p2 ;
   zMiddleB_reg_1598__temp = zMiddleB_reg_1598 ;
   grp_fu_271_p2__temp = grp_fu_271_p2 ;
   zMiddleA_1_fu_1188_p2__temp = zMiddleA_1_fu_1188_p2 ;
   aSig_1_cast_fu_304_p1__temp = aSig_1_cast_fu_304_p1 ;
   bSig2_reg_188__temp = bSig2_reg_188 ;
   bSig_reg_1377__temp = bSig_reg_1377 ;
   grp_fu_277_p2__temp = grp_fu_277_p2 ;
   zMiddleA_fu_1166_p2__temp = zMiddleA_fu_1166_p2 ;
   a_assign_6_fu_581_p3__temp = a_assign_6_fu_581_p3 ;
   tmp_14_fu_1282_p4__temp = tmp_14_fu_1282_p4 ;
   z1_2_fu_1213_p2__temp = z1_2_fu_1213_p2 ;
   tmp_36_i_fu_1152_p1__temp = tmp_36_i_fu_1152_p1 ;
   tmp_i9_12_fu_1076_p1__temp = tmp_i9_12_fu_1076_p1 ;
   tmp_36_fu_671_p1__temp = tmp_36_fu_671_p1 ;
   zSigPtr_temp_1_fu_1080_p2__temp = zSigPtr_temp_1_fu_1080_p2 ;
   zSig0_2_fu_1318_p4__temp = zSig0_2_fu_1318_p4 ;

       ap_return_preg = 0 ;
       grp_roundAndPackFloat64_fu_232_ap_start_reg = 0 ;
       aSig_1_cast_reg_1366 = aSig_1_cast_reg_1366 & 4503599627370495 ;
       bSig_1_cast_reg_1382 = bSig_1_cast_reg_1382 & 4503599627370495 ;
       bExp_cast_reg_1393 = bExp_cast_reg_1393 & 2047 ;
       z1_reg_1588 = z1_reg_1588 & 18446744073709549568 ;
       zMiddleA_2_reg_1619 = zMiddleA_2_reg_1619 & 18446744069414584320 ;
       z1_2_reg_1624 = z1_2_reg_1624 & 18446744073709549568 ;
       countLeadingZerosHig_ce0 = 0;
       if(1 == ap_CS_fsm_state3)
       {
           shiftCount_1_reg_1502 =   ( countLeadingZerosHig_q0__temp  +  (  ( icmp_reg_1420__temp  << 5 )  |  (  ( icmp9_reg_1492__temp  & 1 )  == 1 ?  (  ( icmp6_reg_1425__temp  & 1 )  == 1 ? 24 :  8 )  :   (  ( icmp6_reg_1425__temp  & 1 )  == 1 ? 16 :  0 )  )  )  ) ;
       }
       goto ap_ST_fsm_state4;

   ap_ST_fsm_state4:
	printf("state4\n");
	ap_CS_fsm_state1 = 0;
	ap_CS_fsm_state2 = 0;
	ap_CS_fsm_state3 = 0;
	ap_CS_fsm_state4 = 1;
	ap_CS_fsm_state5 = 0;
	ap_CS_fsm_state6 = 0;
	ap_CS_fsm_state7 = 0;
	ap_CS_fsm_state8 = 0;
	ap_CS_fsm_state9 = 0;
	ap_CS_fsm_state10 = 0;
	ap_CS_fsm_state11 = 0;
	ap_CS_fsm_state12 = 0;
	ap_CS_fsm_state13 = 0;
   zMiddleA_fu_1166_p1__temp = zMiddleA_fu_1166_p1 ;
   ap_CS_fsm__temp = ap_CS_fsm ;
   tmp_74_i_i1_fu_513_p2__temp = tmp_74_i_i1_fu_513_p2 ;
   b_temp10__temp = b_temp10 ;
   tmp_60_fu_903_p4__temp = tmp_60_fu_903_p4 ;
   tmp_19_fu_379_p2__temp = tmp_19_fu_379_p2 ;
   ap_CS_fsm_state5__temp = ap_CS_fsm_state5 ;
   tmp_70_reg_1630_temp42__temp = tmp_70_reg_1630_temp42 ;
   icmp1_fu_912_p2_temp3__temp = icmp1_fu_912_p2_temp3 ;
   countLeadingZerosHig_6_fu_1046_p1__temp = countLeadingZerosHig_6_fu_1046_p1 ;
   tmp_i9_fu_729_p2__temp = tmp_i9_fu_729_p2 ;
   tmp_12_fu_1270_p2__temp = tmp_12_fu_1270_p2 ;
   aSig2_reg_169_201__temp = aSig2_reg_169_201 ;
   z1_fu_1156_p2_temp100__temp = z1_fu_1156_p2_temp100 ;
   tmp_39_i_fu_1192_p2__temp = tmp_39_i_fu_1192_p2 ;
   tmp_i2_i1_fu_531_p2_temp4__temp = tmp_i2_i1_fu_531_p2_temp4 ;
   a_temp9__temp = a_temp9 ;
   countLeadingZerosHig_ce0__temp = countLeadingZerosHig_ce0 ;
   zExp_fu_1353_p2__temp = zExp_fu_1353_p2 ;
   tmp_74_i6_i_fu_717_p2__temp = tmp_74_i6_i_fu_717_p2 ;
   tmp_70_fu_1300_p3_temp48__temp = tmp_70_fu_1300_p3_temp48 ;
   tmp_4_reg_1583__temp = tmp_4_reg_1583 ;
   grp_fu_287_p2__temp = grp_fu_287_p2 ;
   aSig2_reg_169_2001__temp = aSig2_reg_169_2001 ;
   icmp_fu_395_p2__temp = icmp_fu_395_p2 ;
   zMiddleA_2_fu_1207_p2_temp100__temp = zMiddleA_2_fu_1207_p2_temp100 ;
   tmp_56_fu_1308_p4_temp46__temp = tmp_56_fu_1308_p4_temp46 ;
   icmp2_fu_952_p2_temp11__temp = icmp2_fu_952_p2_temp11 ;
   aExp_fu_308_p4__temp = aExp_fu_308_p4 ;
   shiftCount_fu_830_p3__temp = shiftCount_fu_830_p3 ;
   icmp3_reg_1552_temp17__temp = icmp3_reg_1552_temp17 ;
   grp_roundAndPackFloat64_fu_232_float_exception_flag_o_ap_vld__temp = grp_roundAndPackFloat64_fu_232_float_exception_flag_o_ap_vld ;
   tmp_44_i_fu_1228_p2__temp = tmp_44_i_fu_1228_p2 ;
   z1_reg_1588_temp100__temp = z1_reg_1588_temp100 ;
   tmp_58_fu_443_p2__temp = tmp_58_fu_443_p2 ;
   ap_CS_fsm_state11__temp = ap_CS_fsm_state11 ;
   icmp6_reg_1425__temp = icmp6_reg_1425 ;
   tmp_30_fu_322_p3__temp = tmp_30_fu_322_p3 ;
   zMiddleA_2_fu_1207_p2_temp101__temp = zMiddleA_2_fu_1207_p2_temp101 ;
   tmp_64_reg_1532__temp = tmp_64_reg_1532 ;
   tmp_22_fu_607_p4_temp26__temp = tmp_22_fu_607_p4_temp26 ;
   shiftCount_1_i_i_i_fu_837_p3__temp = shiftCount_1_i_i_i_fu_837_p3 ;
   tmp_43_i_fu_1218_p3__temp = tmp_43_i_fu_1218_p3 ;
   aSig_1_cast_fu_304_p1_temp100__temp = aSig_1_cast_fu_304_p1_temp100 ;
   zExpPtr_temp_1_fu_1085_p2__temp = zExpPtr_temp_1_fu_1085_p2 ;
   b_temp28__temp = b_temp28 ;
   icmp2_reg_1526__temp = icmp2_reg_1526 ;
   tmp_8_fu_763_p2__temp = tmp_8_fu_763_p2 ;
   a_temp27__temp = a_temp27 ;
   icmp9_fu_807_p2_temp15__temp = icmp9_fu_807_p2_temp15 ;
   tmp_29_reg_1517__temp = tmp_29_reg_1517 ;
   grp_roundAndPackFloat64_fu_232_ap_ready__temp = grp_roundAndPackFloat64_fu_232_ap_ready ;
   ap_CS_fsm_state6__temp = ap_CS_fsm_state6 ;
   bExp_cast_reg_1393_temp100__temp = bExp_cast_reg_1393_temp100 ;
   grp_fu_246_p2__temp = grp_fu_246_p2 ;
   shiftCount_3_cast_fu_870_p1__temp = shiftCount_3_cast_fu_870_p1 ;
   zExpPtr_temp_cast_fu_889_p1__temp = zExpPtr_temp_cast_fu_889_p1 ;
   tmp_74_i_i_fu_675_p2__temp = tmp_74_i_i_fu_675_p2 ;
   a_temp30__temp = a_temp30 ;
   tmp_28_fu_898_p2__temp = tmp_28_fu_898_p2 ;
   tmp_i2_fu_567_p2__temp = tmp_i2_fu_567_p2 ;
   ap_CS_fsm_state3__temp = ap_CS_fsm_state3 ;
   icmp2_reg_1526_temp19__temp = icmp2_reg_1526_temp19 ;
   ap_CS_fsm_state13__temp = ap_CS_fsm_state13 ;
   a_temp25__temp = a_temp25 ;
   z0_2_fu_1253_p2_temp32__temp = z0_2_fu_1253_p2_temp32 ;
   tmp_i4_i_fu_707_p2__temp = tmp_i4_i_fu_707_p2 ;
   tmp_56_fu_1308_p4_temp47__temp = tmp_56_fu_1308_p4_temp47 ;
   countLeadingZerosHig_3_fu_844_p1__temp = countLeadingZerosHig_3_fu_844_p1 ;
   z1_fu_1156_p2_temp101__temp = z1_fu_1156_p2_temp101 ;
   aSig_1_cast_fu_304_p1_temp101__temp = aSig_1_cast_fu_304_p1_temp101 ;
   p_a_i_i_i_fu_449_p3_temp1002__temp = p_a_i_i_i_fu_449_p3_temp1002 ;
   bExp_reg_1388__temp = bExp_reg_1388 ;
   p_v_fu_1014_p3__temp = p_v_fu_1014_p3 ;
   tmp_19_reg_1412__temp = tmp_19_reg_1412 ;
   grp_roundAndPackFloat64_fu_232_ap_start__temp = grp_roundAndPackFloat64_fu_232_ap_start ;
   shiftCount_1_i_i_i1_fu_1039_p3__temp = shiftCount_1_i_i_i1_fu_1039_p3 ;
   aLow_fu_1108_p3__temp = aLow_fu_1108_p3 ;
   p_i_i_i_fu_823_p3__temp = p_i_i_i_fu_823_p3 ;
   b_temp39__temp = b_temp39 ;
   zMiddleA_1_fu_1188_p2_temp201__temp = zMiddleA_1_fu_1188_p2_temp201 ;
   a_assign_2_fu_934_p3_temp34__temp = a_assign_2_fu_934_p3_temp34 ;
   icmp_fu_395_p2_temp5__temp = icmp_fu_395_p2_temp5 ;
   tmp_i2_i1_fu_531_p2__temp = tmp_i2_i1_fu_531_p2 ;
   icmp3_fu_1009_p2__temp = icmp3_fu_1009_p2 ;
   countLeadingZerosHig_address0__temp = countLeadingZerosHig_address0 ;
   icmp9_reg_1492__temp = icmp9_reg_1492 ;
   tmp_70_fu_1300_p3__temp = tmp_70_fu_1300_p3 ;
   zExpPtr_temp_1_cast_fu_1090_p1__temp = zExpPtr_temp_1_cast_fu_1090_p1 ;
   tmp29_fu_848_p3__temp = tmp29_fu_848_p3 ;
   tmp_13_fu_1276_p2__temp = tmp_13_fu_1276_p2 ;
   a_assign_s_fu_419_p3__temp = a_assign_s_fu_419_p3 ;
   aHigh_fu_1115_p2__temp = aHigh_fu_1115_p2 ;
   bExp_cast_fu_349_p1_temp100__temp = bExp_cast_fu_349_p1_temp100 ;
   zMiddleB_fu_1176_p0__temp = zMiddleB_fu_1176_p0 ;
   tmp_47_reg_1441__temp = tmp_47_reg_1441 ;
   icmp1_fu_912_p2__temp = icmp1_fu_912_p2 ;
   tmp_46_reg_1436__temp = tmp_46_reg_1436 ;
   z0_2_cast_fu_1259_p2_temp101__temp = z0_2_cast_fu_1259_p2_temp101 ;
   tmp_75_i_i1_fu_519_p2__temp = tmp_75_i_i1_fu_519_p2 ;
   icmp6_fu_437_p2_temp12__temp = icmp6_fu_437_p2_temp12 ;
   grp_roundAndPackFloat64_fu_232_float_exception_flag_o__temp = grp_roundAndPackFloat64_fu_232_float_exception_flag_o ;
   bLow_fu_1124_p3__temp = bLow_fu_1124_p3 ;
   aExp2_cast_reg_1508__temp = aExp2_cast_reg_1508 ;
   bSig_1_cast_fu_335_p1_temp101__temp = bSig_1_cast_fu_335_p1_temp101 ;
   tmp_44_fu_405_p4__temp = tmp_44_fu_405_p4 ;
   icmp_reg_1420_temp21__temp = icmp_reg_1420_temp21 ;
   z1_fu_1156_p0__temp = z1_fu_1156_p0 ;
   z1_2_reg_1624_temp100__temp = z1_2_reg_1624_temp100 ;
   grp_roundAndPackFloat64_fu_232_ap_done__temp = grp_roundAndPackFloat64_fu_232_ap_done ;
   tmp_70_reg_1630__temp = tmp_70_reg_1630 ;
   tmp_63_fu_958_p2__temp = tmp_63_fu_958_p2 ;
   tmp_i_i_fu_665_p2__temp = tmp_i_i_fu_665_p2 ;
   tmp_15_fu_373_p2__temp = tmp_15_fu_373_p2 ;
   z1_2_fu_1213_p2_temp101__temp = z1_2_fu_1213_p2_temp101 ;
   p_a_i_i_i1_fu_964_p3_temp1002__temp = p_a_i_i_i1_fu_964_p3_temp1002 ;
   tmp_68_fu_1241_p1__temp = tmp_68_fu_1241_p1 ;
   tmp_65_reg_1578__temp = tmp_65_reg_1578 ;
   ap_CS_fsm_state2__temp = ap_CS_fsm_state2 ;
   tmp_27_fu_415_p1__temp = tmp_27_fu_415_p1 ;
   tmp_51_reg_1542__temp = tmp_51_reg_1542 ;
   grp_fu_251_p4__temp = grp_fu_251_p4 ;
   shiftCount_2_fu_865_p2__temp = shiftCount_2_fu_865_p2 ;
   zExp2_v_cast_cast_fu_1336_p3__temp = zExp2_v_cast_cast_fu_1336_p3 ;
   tmp33_cast_fu_1057_p1__temp = tmp33_cast_fu_1057_p1 ;
   zMiddleB_fu_1176_p1__temp = zMiddleB_fu_1176_p1 ;
   aExp2_reg_179__temp = aExp2_reg_179 ;
   icmp2_reg_1526_temp13__temp = icmp2_reg_1526_temp13 ;
   grp_roundAndPackFloat64_fu_232_ap_start_reg__temp = grp_roundAndPackFloat64_fu_232_ap_start_reg ;
   grp_roundAndPackFloat64_fu_232_ap_idle__temp = grp_roundAndPackFloat64_fu_232_ap_idle ;
   tmp_16_fu_645_p2__temp = tmp_16_fu_645_p2 ;
   tmp_75_i7_i1_fu_561_p2_temp7__temp = tmp_75_i7_i1_fu_561_p2_temp7 ;
   b_temp1500__temp = b_temp1500 ;
   p_a_i_i_i_fu_449_p3__temp = p_a_i_i_i_fu_449_p3 ;
   b_temp6__temp = b_temp6 ;
   tmp_i2_i_fu_693_p2_temp2__temp = tmp_i2_i_fu_693_p2_temp2 ;
   bExp_cast_fu_349_p1_temp101__temp = bExp_cast_fu_349_p1_temp101 ;
   tmp_48_fu_921_p4__temp = tmp_48_fu_921_p4 ;
   tmp_57_fu_427_p4__temp = tmp_57_fu_427_p4 ;
   ap_CS_fsm_state8__temp = ap_CS_fsm_state8 ;
   aExp2_cast_fu_894_p1__temp = aExp2_cast_fu_894_p1 ;
   tmp_40_fu_759_p1__temp = tmp_40_fu_759_p1 ;
   icmp1_reg_1521__temp = icmp1_reg_1521 ;
   icmp_reg_1420__temp = icmp_reg_1420 ;
   icmp1_reg_1521_temp22__temp = icmp1_reg_1521_temp22 ;
   tmp34_cast_fu_1349_p1__temp = tmp34_cast_fu_1349_p1 ;
   tmp_55_fu_401_p1__temp = tmp_55_fu_401_p1 ;
   tmp_53_fu_385_p4__temp = tmp_53_fu_385_p4 ;
   ap_CS_fsm_state4__temp = ap_CS_fsm_state4 ;
   ap_CS_fsm_state12__temp = ap_CS_fsm_state12 ;
   bHigh_fu_1142_p2__temp = bHigh_fu_1142_p2 ;
   tmp_39_i_reg_1609__temp = tmp_39_i_reg_1609 ;
   tmp_75_i_i_fu_681_p2__temp = tmp_75_i_i_fu_681_p2 ;
   bSig_1_cast_reg_1382_temp100__temp = bSig_1_cast_reg_1382_temp100 ;
   a_assign_s_fu_419_p3_temp33__temp = a_assign_s_fu_419_p3_temp33 ;
   p_a_i_i_i_fu_449_p3_temp101__temp = p_a_i_i_i_fu_449_p3_temp101 ;
   tmp33_fu_1050_p3__temp = tmp33_fu_1050_p3 ;
   tmp_50_reg_1537__temp = tmp_50_reg_1537 ;
   grp_fu_261_p4__temp = grp_fu_261_p4 ;
   z0_2_cast_fu_1259_p2_temp1001__temp = z0_2_cast_fu_1259_p2_temp1001 ;
   p_i_i_i1_fu_1025_p3__temp = p_i_i_i1_fu_1025_p3 ;
   p_a_i_i_i1_fu_964_p3__temp = p_a_i_i_i1_fu_964_p3 ;
   tmp_i4_i1_fu_545_p2__temp = tmp_i4_i1_fu_545_p2 ;
   z1_fu_1156_p1__temp = z1_fu_1156_p1 ;
   tmp_31_fu_930_p1__temp = tmp_31_fu_930_p1 ;
   shiftCount_4_reg_1562__temp = shiftCount_4_reg_1562 ;
   tmp_75_i7_i1_fu_561_p2__temp = tmp_75_i7_i1_fu_561_p2 ;
   zSign_fu_361_p2__temp = zSign_fu_361_p2 ;
   a_temp32__temp = a_temp32 ;
   zMiddleA_fu_1166_p0__temp = zMiddleA_fu_1166_p0 ;
   tmp_42_fu_597_p1__temp = tmp_42_fu_597_p1 ;
   shiftCount_5_fu_1067_p2__temp = shiftCount_5_fu_1067_p2 ;
   tmp_54_reg_1614__temp = tmp_54_reg_1614 ;
   a_temp1__temp = a_temp1 ;
   ap_CS_fsm_state10__temp = ap_CS_fsm_state10 ;
   tmp_39_i_reg_1609_temp29__temp = tmp_39_i_reg_1609_temp29 ;
   zExp_reg_1640__temp = zExp_reg_1640 ;
   zSign_reg_1398__temp = zSign_reg_1398 ;
   grp_fu_241_p2__temp = grp_fu_241_p2 ;
   ap_phi_mux_aExp2_phi_fu_182_p4__temp = ap_phi_mux_aExp2_phi_fu_182_p4 ;
   p_a_i_i_i_fu_449_p3_temp1001__temp = p_a_i_i_i_fu_449_p3_temp1001 ;
   aExp_cast_fu_318_p1__temp = aExp_cast_fu_318_p1 ;
   tmp_9_fu_769_p4_temp23__temp = tmp_9_fu_769_p4_temp23 ;
   tmp_reg_1404__temp = tmp_reg_1404 ;
   tmp_66_fu_1120_p1__temp = tmp_66_fu_1120_p1 ;
   icmp3_reg_1552__temp = icmp3_reg_1552 ;
   or_cond_fu_651_p2__temp = or_cond_fu_651_p2 ;
   tmp_62_fu_942_p4__temp = tmp_62_fu_942_p4 ;
   bSig_1_cast_fu_335_p1_temp100__temp = bSig_1_cast_fu_335_p1_temp100 ;
   icmp2_fu_952_p2__temp = icmp2_fu_952_p2 ;
   tmp_i_i1_fu_503_p2__temp = tmp_i_i1_fu_503_p2 ;
   tmp_28_reg_1513__temp = tmp_28_reg_1513 ;
   tmp_34_fu_353_p3__temp = tmp_34_fu_353_p3 ;
   icmp6_reg_1425_temp14__temp = icmp6_reg_1425_temp14 ;
   zMiddleA_2_reg_1619_temp100__temp = zMiddleA_2_reg_1619_temp100 ;
   bExp_fu_339_p4__temp = bExp_fu_339_p4 ;
   zMiddleA_2_fu_1207_p2_temp102__temp = zMiddleA_2_fu_1207_p2_temp102 ;
   tmp_24_fu_625_p2__temp = tmp_24_fu_625_p2 ;
   ap_CS_fsm_state7__temp = ap_CS_fsm_state7 ;
   zExpPtr_temp_fu_884_p2__temp = zExpPtr_temp_fu_884_p2 ;
   b_temp31__temp = b_temp31 ;
   tmp_20_fu_787_p2__temp = tmp_20_fu_787_p2 ;
   ap_CS_fsm_state1__temp = ap_CS_fsm_state1 ;
   shiftCount_1_fu_859_p2__temp = shiftCount_1_fu_859_p2 ;
   shiftCount_7_cast_fu_1072_p1__temp = shiftCount_7_cast_fu_1072_p1 ;
   ap_NS_fsm__temp = ap_NS_fsm ;
   p_a_i_i_i1_fu_964_p3_temp1001__temp = p_a_i_i_i1_fu_964_p3_temp1001 ;
   shiftCount_1_reg_1502__temp = shiftCount_1_reg_1502 ;
   tmp_i2_i_fu_693_p2__temp = tmp_i2_i_fu_693_p2 ;
   p_a_i_i_i_fu_449_p3_temp102__temp = p_a_i_i_i_fu_449_p3_temp102 ;
   z0_fu_1182_p1__temp = z0_fu_1182_p1 ;
   icmp3_fu_1009_p2_temp16__temp = icmp3_fu_1009_p2_temp16 ;
   icmp9_fu_807_p2__temp = icmp9_fu_807_p2 ;
   tmp_21_fu_601_p2__temp = tmp_21_fu_601_p2 ;
   countLeadingZerosHig_q0__temp = countLeadingZerosHig_q0 ;
   tmp_61_fu_918_p1__temp = tmp_61_fu_918_p1 ;
   bExp2_reg_197__temp = bExp2_reg_197 ;
   tmp_6_fu_1132_p4__temp = tmp_6_fu_1132_p4 ;
   ap_CS_fsm_state9__temp = ap_CS_fsm_state9 ;
   tmp_i2_fu_567_p2_temp41__temp = tmp_i2_fu_567_p2_temp41 ;
   a_assign_2_fu_934_p3__temp = a_assign_2_fu_934_p3 ;
   icmp6_fu_437_p2__temp = icmp6_fu_437_p2 ;
   tmp_14_fu_1282_p4_temp45__temp = tmp_14_fu_1282_p4_temp45 ;
   bExp_cast_fu_349_p1__temp = bExp_cast_fu_349_p1 ;
   bExp_cast_reg_1393__temp = bExp_cast_reg_1393 ;
   z1_2_fu_1213_p2_temp100__temp = z1_2_fu_1213_p2_temp100 ;
   p_v1_fu_812_p3__temp = p_v1_fu_812_p3 ;
   p_a_i_i_i1_fu_964_p3_temp102__temp = p_a_i_i_i1_fu_964_p3_temp102 ;
   icmp6_reg_1425_temp20__temp = icmp6_reg_1425_temp20 ;
   shiftCount_3_fu_1032_p3__temp = shiftCount_3_fu_1032_p3 ;
   bSig2_reg_188_temp36__temp = bSig2_reg_188_temp36 ;
   b_temp34__temp = b_temp34 ;
   tmp_75_i7_i_fu_723_p2_temp8__temp = tmp_75_i7_i_fu_723_p2_temp8 ;
   tmp_65_fu_1094_p1__temp = tmp_65_fu_1094_p1 ;
   z0_2_cast_fu_1259_p2_temp38__temp = z0_2_cast_fu_1259_p2_temp38 ;
   zMiddleA_1_fu_1188_p2_temp2001__temp = zMiddleA_1_fu_1188_p2_temp2001 ;
   tmp_fu_367_p2__temp = tmp_fu_367_p2 ;
   tmp_32_fu_1265_p2__temp = tmp_32_fu_1265_p2 ;
   float_exception_flag__temp = float_exception_flag ;
   tmp_74_i6_i1_fu_555_p2__temp = tmp_74_i6_i1_fu_555_p2 ;
   shiftCount_4_fu_1061_p2__temp = shiftCount_4_fu_1061_p2 ;
   aSig_1_cast_reg_1366_temp100__temp = aSig_1_cast_reg_1366_temp100 ;
   tmp32_cast_fu_855_p1__temp = tmp32_cast_fu_855_p1 ;
   z0_fu_1182_p0__temp = z0_fu_1182_p0 ;
   tmp_25_reg_1416__temp = tmp_25_reg_1416 ;
   tmp_75_i7_i_fu_723_p2__temp = tmp_75_i7_i_fu_723_p2 ;
   p_a_i_i_i1_fu_964_p3_temp101__temp = p_a_i_i_i1_fu_964_p3_temp101 ;
   icmp9_reg_1492_temp18__temp = icmp9_reg_1492_temp18 ;
   tmp_15_reg_1408__temp = tmp_15_reg_1408 ;
   b_temp150__temp = b_temp150 ;
   tmp_59_reg_1431__temp = tmp_59_reg_1431 ;
   tmp_i9_fu_729_p2_temp41__temp = tmp_i9_fu_729_p2_temp41 ;
   tmp34_fu_1343_p2__temp = tmp34_fu_1343_p2 ;
   z0_2_fu_1253_p2_temp24__temp = z0_2_fu_1253_p2_temp24 ;
   z0_2_fu_1253_p2__temp = z0_2_fu_1253_p2 ;
   tmp_37_i_fu_1162_p1__temp = tmp_37_i_fu_1162_p1 ;
   ap_return_preg__temp = ap_return_preg ;
   zSig0_1_fu_1292_p3__temp = zSig0_1_fu_1292_p3 ;
   tmp_9_fu_769_p4__temp = tmp_9_fu_769_p4 ;
   tmp_35_i_fu_1148_p1__temp = tmp_35_i_fu_1148_p1 ;
   tmp_i_i3_fu_657_p3__temp = tmp_i_i3_fu_657_p3 ;
   z0_fu_1182_p2__temp = z0_fu_1182_p2 ;
   tmp_i4_fu_793_p3__temp = tmp_i4_fu_793_p3 ;
   tmp_i3_i1_fu_537_p3__temp = tmp_i3_i1_fu_537_p3 ;
   z0_reg_1604__temp = z0_reg_1604 ;
   tmp_i1_fu_589_p3__temp = tmp_i1_fu_589_p3 ;
   tmp_80_i_i_i_fu_818_p1__temp = tmp_80_i_i_i_fu_818_p1 ;
   tmp_37_reg_1645__temp = tmp_37_reg_1645 ;
   b_assign_mux_i1_fu_573_p3__temp = b_assign_mux_i1_fu_573_p3 ;
   z0_2_cast_fu_1259_p2__temp = z0_2_cast_fu_1259_p2 ;
   tmp_34_i_fu_801_p2__temp = tmp_34_i_fu_801_p2 ;
   p_0_reg_206__temp = p_0_reg_206 ;
   zMiddleA_2_fu_1207_p2__temp = zMiddleA_2_fu_1207_p2 ;
   bSig_1_cast_fu_335_p1__temp = bSig_1_cast_fu_335_p1 ;
   tmp_i3_i_fu_699_p3__temp = tmp_i3_i_fu_699_p3 ;
   tmp_i7_fu_874_p1__temp = tmp_i7_fu_874_p1 ;
   z1_fu_1156_p2__temp = z1_fu_1156_p2 ;
   tmp_39_fu_713_p1__temp = tmp_39_fu_713_p1 ;
   aSig_fu_299_p1__temp = aSig_fu_299_p1 ;
   tmp_43_i_cast_fu_1224_p1__temp = tmp_43_i_cast_fu_1224_p1 ;
   zSig0_3_fu_1328_p3__temp = zSig0_3_fu_1328_p3 ;
   tmp_22_fu_607_p4__temp = tmp_22_fu_607_p4 ;
   zMiddleA_reg_1593__temp = zMiddleA_reg_1593 ;
   z1_2_reg_1624__temp = z1_2_reg_1624 ;
   bSig_1_cast_reg_1382__temp = bSig_1_cast_reg_1382 ;
   tmp_49_fu_525_p2__temp = tmp_49_fu_525_p2 ;
   z1_reg_1588__temp = z1_reg_1588 ;
   b_assign_mux_i_fu_735_p3__temp = b_assign_mux_i_fu_735_p3 ;
   tmp_10_fu_779_p3__temp = tmp_10_fu_779_p3 ;
   tmp_i6_fu_487_p3__temp = tmp_i6_fu_487_p3 ;
   a_assign_1_fu_743_p3__temp = a_assign_1_fu_743_p3 ;
   grp_fu_246_p0__temp = grp_fu_246_p0 ;
   zSig0_3_reg_1635__temp = zSig0_3_reg_1635 ;
   tmp_i_i2_fu_495_p3__temp = tmp_i_i2_fu_495_p3 ;
   tmp_45_fu_509_p1__temp = tmp_45_fu_509_p1 ;
   tmp_38_i_fu_1172_p1__temp = tmp_38_i_fu_1172_p1 ;
   zMiddleB_fu_1176_p2__temp = zMiddleB_fu_1176_p2 ;
   tmp_i5_fu_631_p3__temp = tmp_i5_fu_631_p3 ;
   zMiddleA_2_reg_1619__temp = zMiddleA_2_reg_1619 ;
   tmp_45_i_fu_1232_p1__temp = tmp_45_i_fu_1232_p1 ;
   tmp_i8_fu_1002_p3__temp = tmp_i8_fu_1002_p3 ;
   ap_phi_mux_p_0_phi_fu_210_p18__temp = ap_phi_mux_p_0_phi_fu_210_p18 ;
   tmp_69_fu_1249_p1__temp = tmp_69_fu_1249_p1 ;
   tmp_52_fu_551_p1__temp = tmp_52_fu_551_p1 ;
   tmp_35_fu_1245_p1__temp = tmp_35_fu_1245_p1 ;
   aSig2_reg_169__temp = aSig2_reg_169 ;
   tmp_56_fu_1308_p4__temp = tmp_56_fu_1308_p4 ;
   tmp_34_i1_fu_639_p2__temp = tmp_34_i1_fu_639_p2 ;
   aSig_1_cast_reg_1366__temp = aSig_1_cast_reg_1366 ;
   tmp_38_fu_687_p2__temp = tmp_38_fu_687_p2 ;
   z0_1_i_fu_1236_p2__temp = z0_1_i_fu_1236_p2 ;
   bSig_fu_330_p1__temp = bSig_fu_330_p1 ;
   grp_roundAndPackFloat64_fu_232_ap_return__temp = grp_roundAndPackFloat64_fu_232_ap_return ;
   tmp_i_fu_751_p3__temp = tmp_i_fu_751_p3 ;
   tmp_80_i_i_i1_fu_1020_p1__temp = tmp_80_i_i_i1_fu_1020_p1 ;
   tmp_23_fu_617_p3__temp = tmp_23_fu_617_p3 ;
   zSigPtr_temp_fu_878_p2__temp = zSigPtr_temp_fu_878_p2 ;
   zMiddleB_reg_1598__temp = zMiddleB_reg_1598 ;
   grp_fu_271_p2__temp = grp_fu_271_p2 ;
   zMiddleA_1_fu_1188_p2__temp = zMiddleA_1_fu_1188_p2 ;
   aSig_1_cast_fu_304_p1__temp = aSig_1_cast_fu_304_p1 ;
   bSig2_reg_188__temp = bSig2_reg_188 ;
   bSig_reg_1377__temp = bSig_reg_1377 ;
   grp_fu_277_p2__temp = grp_fu_277_p2 ;
   zMiddleA_fu_1166_p2__temp = zMiddleA_fu_1166_p2 ;
   a_assign_6_fu_581_p3__temp = a_assign_6_fu_581_p3 ;
   tmp_14_fu_1282_p4__temp = tmp_14_fu_1282_p4 ;
   z1_2_fu_1213_p2__temp = z1_2_fu_1213_p2 ;
   tmp_36_i_fu_1152_p1__temp = tmp_36_i_fu_1152_p1 ;
   tmp_i9_12_fu_1076_p1__temp = tmp_i9_12_fu_1076_p1 ;
   tmp_36_fu_671_p1__temp = tmp_36_fu_671_p1 ;
   zSigPtr_temp_1_fu_1080_p2__temp = zSigPtr_temp_1_fu_1080_p2 ;
   zSig0_2_fu_1318_p4__temp = zSig0_2_fu_1318_p4 ;

       ap_return_preg = 0 ;
       grp_roundAndPackFloat64_fu_232_ap_start_reg = 0 ;
       aSig_1_cast_reg_1366 = aSig_1_cast_reg_1366 & 4503599627370495 ;
       bSig_1_cast_reg_1382 = bSig_1_cast_reg_1382 & 4503599627370495 ;
       bExp_cast_reg_1393 = bExp_cast_reg_1393 & 2047 ;
       z1_reg_1588 = z1_reg_1588 & 18446744073709549568 ;
       zMiddleA_2_reg_1619 = zMiddleA_2_reg_1619 & 18446744069414584320 ;
       z1_2_reg_1624 = z1_2_reg_1624 & 18446744073709549568 ;
       countLeadingZerosHig_ce0 = 0;
               //grp_fu_246_p2 =   ( grp_fu_246_p0__temp  == 0 ? 1 :  0 ) ;
		if(1 == ap_CS_fsm_state4)
       		{
           		grp_fu_246_p0 =  bSig_reg_1377__temp ;
       		}
	       grp_fu_246_p2 =   ( grp_fu_246_p0  == 0 ? 1 :  0 ) ;
	       printf("grp_fu_246_p2 %d\n",grp_fu_246_p2);
               tmp_19_reg_1412 =  tmp_19_reg_1412__temp ;
               tmp_28_reg_1513 =  tmp_28_reg_1513__temp ;
               tmp_25_reg_1416 =  tmp_25_reg_1416__temp ;
               tmp_15_reg_1408 =  tmp_15_reg_1408__temp ;
               tmp_28_fu_898_p2 =   ( bExp_reg_1388__temp  == 0 ? 1 :  0 ) ;
		printf("tmp_28_fu_898_p2 %d\n",tmp_28_fu_898_p2);
               tmp_15_fu_373_p2 =   (  (  ( b >> 52 )  & 2047 )  == 2047 ? 1 :  0 ) ;
               tmp_fu_367_p2 =   (  (  ( a >> 52 )  & 2047 )  == 2047 ? 1 :  0 ) ;
               tmp_29_reg_1517 =  tmp_29_reg_1517__temp ;
               tmp_19_fu_379_p2 =   (  (  ( a >> 52 )  & 2047 )  == 0 ? 1 :  0 ) ;
               tmp_reg_1404 =  tmp_reg_1404__temp ;

   if((((tmp_28_fu_898_p2 == 1) && (grp_fu_246_p2 == 1)) && (1 == ap_CS_fsm_state4)) == 1)
{	printf("hello1\n");
       if((tmp_19_reg_1412 == 1) && (1 == ap_CS_fsm_state4))
       {
           aExp2_reg_179 =   ( 12 - shiftCount_1_reg_1502__temp  ) ;
       }
       if((tmp_19_reg_1412 == 1) && (1 == ap_CS_fsm_state4))
       {
           aSig2_reg_169 =   ( aSig_1_cast_reg_1366__temp  <<  ( 117 + shiftCount_1_reg_1502__temp  )  ) ;
       }
       if((tmp_28_fu_898_p2 == 0) && (1 == ap_CS_fsm_state4))
       {
           bExp2_reg_197 =  bExp_cast_reg_1393__temp ;
       }
       if((tmp_28_fu_898_p2 == 0) && (1 == ap_CS_fsm_state4))
       {
           bSig2_reg_188 =  bSig_1_cast_reg_1382__temp ;
       }
       if(((tmp_28_fu_898_p2 == 1) && (grp_fu_246_p2 == 1)) && (1 == ap_CS_fsm_state4))
       {
	   abc=zSign_reg_1398__temp;
           p_0_reg_206 =   ( abc  << 63 ) ;   //because of explicit declaration
	   printf("hello\n");
	   printf("%llu\n",abc<<63);		
	   printf("zSign_reg_1398__temp %d\n",zSign_reg_1398__temp);
	   printf("p_0_reg_206 %llu\n",p_0_reg_206);
       }
       if(1 == ap_CS_fsm_state4)
       {
           tmp_28_reg_1513 =   ( bExp_reg_1388__temp  == 0 ? 1 :  0 ) ;
           aExp2_cast_reg_1508 =  ap_phi_mux_aExp2_phi_fu_182_p4__temp ;
       }
       if(((tmp_28_fu_898_p2 == 1) && (grp_fu_246_p2 == 0)) && (1 == ap_CS_fsm_state4))
       {
           tmp_64_reg_1532 =   (  (  (  (  (  (  (  (  (  (  (  ( b >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( b & 4294967295 )  :   (  ( b >> 32 )  & 1048575 )  )  >> 16 )  & 65535 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  (  (  (  (  (  ( b >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( b & 4294967295 )  :   (  ( b >> 32 )  & 1048575 )  )  << 16 )  :   (  (  (  (  ( b >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( b & 4294967295 )  :   (  ( b >> 32 )  & 1048575 )  )  )  >> 24 )  & 255 ) ;
           tmp_51_reg_1542 =   (  (  (  (  (  (  (  (  (  (  (  ( b >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( b & 4294967295 )  :   (  ( b >> 32 )  & 1048575 )  )  >> 16 )  & 65535 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  (  (  (  (  (  ( b >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( b & 4294967295 )  :   (  ( b >> 32 )  & 1048575 )  )  << 16 )  :   (  (  (  (  ( b >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( b & 4294967295 )  :   (  ( b >> 32 )  & 1048575 )  )  )  >> 24 )  & 255 ) ;
           tmp_50_reg_1537 =   (  (  (  (  (  (  (  (  (  (  (  ( b >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( b & 4294967295 )  :   (  ( b >> 32 )  & 1048575 )  )  >> 16 )  & 65535 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  (  (  (  (  (  ( b >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( b & 4294967295 )  :   (  ( b >> 32 )  & 1048575 )  )  << 16 )  :   (  (  (  (  ( b >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( b & 4294967295 )  :   (  ( b >> 32 )  & 1048575 )  )  )  >> 16 )  & 255 ) ;
           icmp2_reg_1526 =   (  (  (  (  (  (  (  ( b >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( b & 4294967295 )  :   (  ( b >> 32 )  & 1048575 )  )  >> 16 )  & 65535 )  == 0 ? 1 :  0 ) ;
           icmp1_reg_1521 =   (  (  ( b >> 32 )  & 1048575 )  == 0 ? 1 :  0 ) ;
       }
       if((tmp_28_fu_898_p2 == 1) && (1 == ap_CS_fsm_state4))
       {
           tmp_29_reg_1517 =   ( grp_fu_246_p0__temp  == 0 ? 1 :  0 ) ;
       }
       if((tmp_19_reg_1412 == 1) && (1 == ap_CS_fsm_state4))
       {
           ap_phi_mux_aExp2_phi_fu_182_p4 =   ( 12 - shiftCount_1_reg_1502__temp  ) ;
       }
	if(((tmp_19_reg_1412 == 1) && (1 == ap_CS_fsm_state4))==0)
       {
           ap_phi_mux_aExp2_phi_fu_182_p4 = aExp2_reg_179;
       }
       if(1 == ap_CS_fsm_state4)
       {
           grp_fu_246_p0 =  bSig_reg_1377__temp ;
       }
       goto ap_ST_fsm_state13;
   }
   if((((tmp_28_fu_898_p2 == 1) && (grp_fu_246_p2 == 0)) && (1 == ap_CS_fsm_state4)) == 1)
{	printf("hello2\n");
       if((tmp_19_reg_1412 == 1) && (1 == ap_CS_fsm_state4))
       {
               aExp2_reg_179 =   ( 12 - shiftCount_1_reg_1502__temp  ) ;
       }
       if((tmp_19_reg_1412 == 1) && (1 == ap_CS_fsm_state4))
       {
               aSig2_reg_169 =   ( aSig_1_cast_reg_1366__temp  <<  ( 117 + shiftCount_1_reg_1502__temp  )  ) ;
       }
       if((tmp_28_fu_898_p2 == 0) && (1 == ap_CS_fsm_state4))
       {
               bExp2_reg_197 =  bExp_cast_reg_1393__temp ;
       }
       if((tmp_28_fu_898_p2 == 0) && (1 == ap_CS_fsm_state4))
       {
               bSig2_reg_188 =  bSig_1_cast_reg_1382__temp ;
       }
       if(((tmp_28_fu_898_p2 == 1) && (grp_fu_246_p2 == 1)) && (1 == ap_CS_fsm_state4))
       {
		
               p_0_reg_206 =   ( zSign_reg_1398__temp  << 63 ) ;
       }
       if(1 == ap_CS_fsm_state4)
       {
               tmp_28_reg_1513 =   ( bExp_reg_1388__temp  == 0 ? 1 :  0 ) ;
               aExp2_cast_reg_1508 =  ap_phi_mux_aExp2_phi_fu_182_p4__temp ;
       }
       if(((tmp_28_fu_898_p2 == 1) && (grp_fu_246_p2 == 0)) && (1 == ap_CS_fsm_state4))
       {
               tmp_64_reg_1532 =   (  (  (  (  (  (  (  (  (  (  (  ( b >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( b & 4294967295 )  :   (  ( b >> 32 )  & 1048575 )  )  >> 16 )  & 65535 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  (  (  (  (  (  ( b >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( b & 4294967295 )  :   (  ( b >> 32 )  & 1048575 )  )  << 16 )  :   (  (  (  (  ( b >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( b & 4294967295 )  :   (  ( b >> 32 )  & 1048575 )  )  )  >> 24 )  & 255 ) ;
               tmp_51_reg_1542 =   (  (  (  (  (  (  (  (  (  (  (  ( b >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( b & 4294967295 )  :   (  ( b >> 32 )  & 1048575 )  )  >> 16 )  & 65535 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  (  (  (  (  (  ( b >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( b & 4294967295 )  :   (  ( b >> 32 )  & 1048575 )  )  << 16 )  :   (  (  (  (  ( b >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( b & 4294967295 )  :   (  ( b >> 32 )  & 1048575 )  )  )  >> 24 )  & 255 ) ;
               tmp_50_reg_1537 =   (  (  (  (  (  (  (  (  (  (  (  ( b >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( b & 4294967295 )  :   (  ( b >> 32 )  & 1048575 )  )  >> 16 )  & 65535 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  (  (  (  (  (  ( b >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( b & 4294967295 )  :   (  ( b >> 32 )  & 1048575 )  )  << 16 )  :   (  (  (  (  ( b >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( b & 4294967295 )  :   (  ( b >> 32 )  & 1048575 )  )  )  >> 16 )  & 255 ) ;
               icmp2_reg_1526 =   (  (  (  (  (  (  (  ( b >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( b & 4294967295 )  :   (  ( b >> 32 )  & 1048575 )  )  >> 16 )  & 65535 )  == 0 ? 1 :  0 ) ;
               icmp1_reg_1521 =   (  (  ( b >> 32 )  & 1048575 )  == 0 ? 1 :  0 ) ;
       }
       if((tmp_28_fu_898_p2 == 1) && (1 == ap_CS_fsm_state4))
       {
               tmp_29_reg_1517 =   ( grp_fu_246_p0__temp  == 0 ? 1 :  0 ) ;
       }
       if((tmp_19_reg_1412 == 1) && (1 == ap_CS_fsm_state4))
       {
               ap_phi_mux_aExp2_phi_fu_182_p4 =   ( 12 - shiftCount_1_reg_1502__temp  ) ;
       }
	if(((tmp_19_reg_1412 == 1) && (1 == ap_CS_fsm_state4))==0)
       {
           ap_phi_mux_aExp2_phi_fu_182_p4 = aExp2_reg_179;
       }
       if(1 == ap_CS_fsm_state4)
       {
               grp_fu_246_p0 =  bSig_reg_1377__temp ;
       }
       goto ap_ST_fsm_state5;
   }
	printf("tmp_19_reg_1412 %d\n",tmp_19_reg_1412);
       if((tmp_19_reg_1412 == 1) && (1 == ap_CS_fsm_state4))
       {
           aExp2_reg_179 =   ( 12 - shiftCount_1_reg_1502__temp  ) ;
       }
	if(((tmp_19_reg_1412 == 1) && (1 == ap_CS_fsm_state4))==0)
       {								// need to put in every state must 
           ap_phi_mux_aExp2_phi_fu_182_p4 = aExp2_reg_179;
	   printf("ap_phi_mux_aExp2_phi_fu_182_p4 %d\n",ap_phi_mux_aExp2_phi_fu_182_p4);
       }
       if((tmp_19_reg_1412 == 1) && (1 == ap_CS_fsm_state4))
       {
           aSig2_reg_169 =   ( aSig_1_cast_reg_1366__temp  <<  ( 117 + shiftCount_1_reg_1502__temp  )  ) ;
       }
       if((tmp_28_fu_898_p2 == 0) && (1 == ap_CS_fsm_state4))
       {
           bExp2_reg_197 =  bExp_cast_reg_1393__temp ;
	   printf("bExp2_reg_197 %lld\n",bExp2_reg_197);
       }
       if((tmp_28_fu_898_p2 == 0) && (1 == ap_CS_fsm_state4))
       {
           bSig2_reg_188 =  bSig_1_cast_reg_1382__temp ;
	   printf("bSig2_reg_188 %lld\n",bSig2_reg_188);
	   printf("tmp_28_fu_898_p2 %d\n",tmp_28_fu_898_p2);
       }
       if(((tmp_28_fu_898_p2 == 1) && (grp_fu_246_p2 == 1)) && (1 == ap_CS_fsm_state4))
       {
	   printf("hii\n");
           p_0_reg_206 =   ( zSign_reg_1398__temp  << 63 ) ;
       }
       if(1 == ap_CS_fsm_state4)
       {
           tmp_28_reg_1513 =   ( bExp_reg_1388__temp  == 0 ? 1 :  0 ) ;
	   printf("tmp_28_reg_1513 %d\n",tmp_28_reg_1513);
           aExp2_cast_reg_1508 =  ap_phi_mux_aExp2_phi_fu_182_p4__temp ;
	   printf("aExp2_cast_reg_1508 %lld\n",aExp2_cast_reg_1508);
       }
       if(((tmp_28_fu_898_p2 == 1) && (grp_fu_246_p2 == 0)) && (1 == ap_CS_fsm_state4))
       {
           tmp_64_reg_1532 =   (  (  (  (  (  (  (  (  (  (  (  ( b >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( b & 4294967295 )  :   (  ( b >> 32 )  & 1048575 )  )  >> 16 )  & 65535 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  (  (  (  (  (  ( b >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( b & 4294967295 )  :   (  ( b >> 32 )  & 1048575 )  )  << 16 )  :   (  (  (  (  ( b >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( b & 4294967295 )  :   (  ( b >> 32 )  & 1048575 )  )  )  >> 24 )  & 255 ) ;
           tmp_51_reg_1542 =   (  (  (  (  (  (  (  (  (  (  (  ( b >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( b & 4294967295 )  :   (  ( b >> 32 )  & 1048575 )  )  >> 16 )  & 65535 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  (  (  (  (  (  ( b >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( b & 4294967295 )  :   (  ( b >> 32 )  & 1048575 )  )  << 16 )  :   (  (  (  (  ( b >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( b & 4294967295 )  :   (  ( b >> 32 )  & 1048575 )  )  )  >> 24 )  & 255 ) ;
           tmp_50_reg_1537 =   (  (  (  (  (  (  (  (  (  (  (  ( b >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( b & 4294967295 )  :   (  ( b >> 32 )  & 1048575 )  )  >> 16 )  & 65535 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  (  (  (  (  (  ( b >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( b & 4294967295 )  :   (  ( b >> 32 )  & 1048575 )  )  << 16 )  :   (  (  (  (  ( b >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( b & 4294967295 )  :   (  ( b >> 32 )  & 1048575 )  )  )  >> 16 )  & 255 ) ;
           icmp2_reg_1526 =   (  (  (  (  (  (  (  ( b >> 32 )  & 1048575 )  == 0 ? 1 :  0 )  & 1 )  == 1 ?  ( b & 4294967295 )  :   (  ( b >> 32 )  & 1048575 )  )  >> 16 )  & 65535 )  == 0 ? 1 :  0 ) ;
           icmp1_reg_1521 =   (  (  ( b >> 32 )  & 1048575 )  == 0 ? 1 :  0 ) ;
       }
       if((tmp_28_fu_898_p2 == 1) && (1 == ap_CS_fsm_state4))
       {
           tmp_29_reg_1517 =   ( grp_fu_246_p0__temp  == 0 ? 1 :  0 ) ;
       }
       if((tmp_19_reg_1412 == 1) && (1 == ap_CS_fsm_state4))
       {
           ap_phi_mux_aExp2_phi_fu_182_p4 =   ( 12 - shiftCount_1_reg_1502__temp  ) ;
	   printf("ap_phi_mux_aExp2_phi_fu_182_p4 %lld\n",ap_phi_mux_aExp2_phi_fu_182_p4);
       }
       if(1 == ap_CS_fsm_state4)
       {
           grp_fu_246_p0 =  bSig_reg_1377__temp ;
       }
	printf("go to state 7\n");
       goto ap_ST_fsm_state7;

   ap_ST_fsm_state5:

	ap_CS_fsm_state1 = 0;
	ap_CS_fsm_state2 = 0;
	ap_CS_fsm_state3 = 0;
	ap_CS_fsm_state4 = 0;
	ap_CS_fsm_state5 = 1;
	ap_CS_fsm_state6 = 0;
	ap_CS_fsm_state7 = 0;
	ap_CS_fsm_state8 = 0;
	ap_CS_fsm_state9 = 0;
	ap_CS_fsm_state10 = 0;
	ap_CS_fsm_state11 = 0;
	ap_CS_fsm_state12 = 0;
	ap_CS_fsm_state13 = 0;
   zMiddleA_fu_1166_p1__temp = zMiddleA_fu_1166_p1 ;
   ap_CS_fsm__temp = ap_CS_fsm ;
   tmp_74_i_i1_fu_513_p2__temp = tmp_74_i_i1_fu_513_p2 ;
   b_temp10__temp = b_temp10 ;
   tmp_60_fu_903_p4__temp = tmp_60_fu_903_p4 ;
   tmp_19_fu_379_p2__temp = tmp_19_fu_379_p2 ;
   ap_CS_fsm_state5__temp = ap_CS_fsm_state5 ;
   tmp_70_reg_1630_temp42__temp = tmp_70_reg_1630_temp42 ;
   icmp1_fu_912_p2_temp3__temp = icmp1_fu_912_p2_temp3 ;
   countLeadingZerosHig_6_fu_1046_p1__temp = countLeadingZerosHig_6_fu_1046_p1 ;
   tmp_i9_fu_729_p2__temp = tmp_i9_fu_729_p2 ;
   tmp_12_fu_1270_p2__temp = tmp_12_fu_1270_p2 ;
   aSig2_reg_169_201__temp = aSig2_reg_169_201 ;
   z1_fu_1156_p2_temp100__temp = z1_fu_1156_p2_temp100 ;
   tmp_39_i_fu_1192_p2__temp = tmp_39_i_fu_1192_p2 ;
   tmp_i2_i1_fu_531_p2_temp4__temp = tmp_i2_i1_fu_531_p2_temp4 ;
   a_temp9__temp = a_temp9 ;
   countLeadingZerosHig_ce0__temp = countLeadingZerosHig_ce0 ;
   zExp_fu_1353_p2__temp = zExp_fu_1353_p2 ;
   tmp_74_i6_i_fu_717_p2__temp = tmp_74_i6_i_fu_717_p2 ;
   tmp_70_fu_1300_p3_temp48__temp = tmp_70_fu_1300_p3_temp48 ;
   tmp_4_reg_1583__temp = tmp_4_reg_1583 ;
   grp_fu_287_p2__temp = grp_fu_287_p2 ;
   aSig2_reg_169_2001__temp = aSig2_reg_169_2001 ;
   icmp_fu_395_p2__temp = icmp_fu_395_p2 ;
   zMiddleA_2_fu_1207_p2_temp100__temp = zMiddleA_2_fu_1207_p2_temp100 ;
   tmp_56_fu_1308_p4_temp46__temp = tmp_56_fu_1308_p4_temp46 ;
   icmp2_fu_952_p2_temp11__temp = icmp2_fu_952_p2_temp11 ;
   aExp_fu_308_p4__temp = aExp_fu_308_p4 ;
   shiftCount_fu_830_p3__temp = shiftCount_fu_830_p3 ;
   icmp3_reg_1552_temp17__temp = icmp3_reg_1552_temp17 ;
   grp_roundAndPackFloat64_fu_232_float_exception_flag_o_ap_vld__temp = grp_roundAndPackFloat64_fu_232_float_exception_flag_o_ap_vld ;
   tmp_44_i_fu_1228_p2__temp = tmp_44_i_fu_1228_p2 ;
   z1_reg_1588_temp100__temp = z1_reg_1588_temp100 ;
   tmp_58_fu_443_p2__temp = tmp_58_fu_443_p2 ;
   ap_CS_fsm_state11__temp = ap_CS_fsm_state11 ;
   icmp6_reg_1425__temp = icmp6_reg_1425 ;
   tmp_30_fu_322_p3__temp = tmp_30_fu_322_p3 ;
   zMiddleA_2_fu_1207_p2_temp101__temp = zMiddleA_2_fu_1207_p2_temp101 ;
   tmp_64_reg_1532__temp = tmp_64_reg_1532 ;
   tmp_22_fu_607_p4_temp26__temp = tmp_22_fu_607_p4_temp26 ;
   shiftCount_1_i_i_i_fu_837_p3__temp = shiftCount_1_i_i_i_fu_837_p3 ;
   tmp_43_i_fu_1218_p3__temp = tmp_43_i_fu_1218_p3 ;
   aSig_1_cast_fu_304_p1_temp100__temp = aSig_1_cast_fu_304_p1_temp100 ;
   zExpPtr_temp_1_fu_1085_p2__temp = zExpPtr_temp_1_fu_1085_p2 ;
   b_temp28__temp = b_temp28 ;
   icmp2_reg_1526__temp = icmp2_reg_1526 ;
   tmp_8_fu_763_p2__temp = tmp_8_fu_763_p2 ;
   a_temp27__temp = a_temp27 ;
   icmp9_fu_807_p2_temp15__temp = icmp9_fu_807_p2_temp15 ;
   tmp_29_reg_1517__temp = tmp_29_reg_1517 ;
   grp_roundAndPackFloat64_fu_232_ap_ready__temp = grp_roundAndPackFloat64_fu_232_ap_ready ;
   ap_CS_fsm_state6__temp = ap_CS_fsm_state6 ;
   bExp_cast_reg_1393_temp100__temp = bExp_cast_reg_1393_temp100 ;
   grp_fu_246_p2__temp = grp_fu_246_p2 ;
   shiftCount_3_cast_fu_870_p1__temp = shiftCount_3_cast_fu_870_p1 ;
   zExpPtr_temp_cast_fu_889_p1__temp = zExpPtr_temp_cast_fu_889_p1 ;
   tmp_74_i_i_fu_675_p2__temp = tmp_74_i_i_fu_675_p2 ;
   a_temp30__temp = a_temp30 ;
   tmp_28_fu_898_p2__temp = tmp_28_fu_898_p2 ;
   tmp_i2_fu_567_p2__temp = tmp_i2_fu_567_p2 ;
   ap_CS_fsm_state3__temp = ap_CS_fsm_state3 ;
   icmp2_reg_1526_temp19__temp = icmp2_reg_1526_temp19 ;
   ap_CS_fsm_state13__temp = ap_CS_fsm_state13 ;
   a_temp25__temp = a_temp25 ;
   z0_2_fu_1253_p2_temp32__temp = z0_2_fu_1253_p2_temp32 ;
   tmp_i4_i_fu_707_p2__temp = tmp_i4_i_fu_707_p2 ;
   tmp_56_fu_1308_p4_temp47__temp = tmp_56_fu_1308_p4_temp47 ;
   countLeadingZerosHig_3_fu_844_p1__temp = countLeadingZerosHig_3_fu_844_p1 ;
   z1_fu_1156_p2_temp101__temp = z1_fu_1156_p2_temp101 ;
   aSig_1_cast_fu_304_p1_temp101__temp = aSig_1_cast_fu_304_p1_temp101 ;
   p_a_i_i_i_fu_449_p3_temp1002__temp = p_a_i_i_i_fu_449_p3_temp1002 ;
   bExp_reg_1388__temp = bExp_reg_1388 ;
   p_v_fu_1014_p3__temp = p_v_fu_1014_p3 ;
   tmp_19_reg_1412__temp = tmp_19_reg_1412 ;
   grp_roundAndPackFloat64_fu_232_ap_start__temp = grp_roundAndPackFloat64_fu_232_ap_start ;
   shiftCount_1_i_i_i1_fu_1039_p3__temp = shiftCount_1_i_i_i1_fu_1039_p3 ;
   aLow_fu_1108_p3__temp = aLow_fu_1108_p3 ;
   p_i_i_i_fu_823_p3__temp = p_i_i_i_fu_823_p3 ;
   b_temp39__temp = b_temp39 ;
   zMiddleA_1_fu_1188_p2_temp201__temp = zMiddleA_1_fu_1188_p2_temp201 ;
   a_assign_2_fu_934_p3_temp34__temp = a_assign_2_fu_934_p3_temp34 ;
   icmp_fu_395_p2_temp5__temp = icmp_fu_395_p2_temp5 ;
   tmp_i2_i1_fu_531_p2__temp = tmp_i2_i1_fu_531_p2 ;
   icmp3_fu_1009_p2__temp = icmp3_fu_1009_p2 ;
   countLeadingZerosHig_address0__temp = countLeadingZerosHig_address0 ;
   icmp9_reg_1492__temp = icmp9_reg_1492 ;
   tmp_70_fu_1300_p3__temp = tmp_70_fu_1300_p3 ;
   zExpPtr_temp_1_cast_fu_1090_p1__temp = zExpPtr_temp_1_cast_fu_1090_p1 ;
   tmp29_fu_848_p3__temp = tmp29_fu_848_p3 ;
   tmp_13_fu_1276_p2__temp = tmp_13_fu_1276_p2 ;
   a_assign_s_fu_419_p3__temp = a_assign_s_fu_419_p3 ;
   aHigh_fu_1115_p2__temp = aHigh_fu_1115_p2 ;
   bExp_cast_fu_349_p1_temp100__temp = bExp_cast_fu_349_p1_temp100 ;
   zMiddleB_fu_1176_p0__temp = zMiddleB_fu_1176_p0 ;
   tmp_47_reg_1441__temp = tmp_47_reg_1441 ;
   icmp1_fu_912_p2__temp = icmp1_fu_912_p2 ;
   tmp_46_reg_1436__temp = tmp_46_reg_1436 ;
   z0_2_cast_fu_1259_p2_temp101__temp = z0_2_cast_fu_1259_p2_temp101 ;
   tmp_75_i_i1_fu_519_p2__temp = tmp_75_i_i1_fu_519_p2 ;
   icmp6_fu_437_p2_temp12__temp = icmp6_fu_437_p2_temp12 ;
   grp_roundAndPackFloat64_fu_232_float_exception_flag_o__temp = grp_roundAndPackFloat64_fu_232_float_exception_flag_o ;
   bLow_fu_1124_p3__temp = bLow_fu_1124_p3 ;
   aExp2_cast_reg_1508__temp = aExp2_cast_reg_1508 ;
   bSig_1_cast_fu_335_p1_temp101__temp = bSig_1_cast_fu_335_p1_temp101 ;
   tmp_44_fu_405_p4__temp = tmp_44_fu_405_p4 ;
   icmp_reg_1420_temp21__temp = icmp_reg_1420_temp21 ;
   z1_fu_1156_p0__temp = z1_fu_1156_p0 ;
   z1_2_reg_1624_temp100__temp = z1_2_reg_1624_temp100 ;
   grp_roundAndPackFloat64_fu_232_ap_done__temp = grp_roundAndPackFloat64_fu_232_ap_done ;
   tmp_70_reg_1630__temp = tmp_70_reg_1630 ;
   tmp_63_fu_958_p2__temp = tmp_63_fu_958_p2 ;
   tmp_i_i_fu_665_p2__temp = tmp_i_i_fu_665_p2 ;
   tmp_15_fu_373_p2__temp = tmp_15_fu_373_p2 ;
   z1_2_fu_1213_p2_temp101__temp = z1_2_fu_1213_p2_temp101 ;
   p_a_i_i_i1_fu_964_p3_temp1002__temp = p_a_i_i_i1_fu_964_p3_temp1002 ;
   tmp_68_fu_1241_p1__temp = tmp_68_fu_1241_p1 ;
   tmp_65_reg_1578__temp = tmp_65_reg_1578 ;
   ap_CS_fsm_state2__temp = ap_CS_fsm_state2 ;
   tmp_27_fu_415_p1__temp = tmp_27_fu_415_p1 ;
   tmp_51_reg_1542__temp = tmp_51_reg_1542 ;
   grp_fu_251_p4__temp = grp_fu_251_p4 ;
   shiftCount_2_fu_865_p2__temp = shiftCount_2_fu_865_p2 ;
   zExp2_v_cast_cast_fu_1336_p3__temp = zExp2_v_cast_cast_fu_1336_p3 ;
   tmp33_cast_fu_1057_p1__temp = tmp33_cast_fu_1057_p1 ;
   zMiddleB_fu_1176_p1__temp = zMiddleB_fu_1176_p1 ;
   aExp2_reg_179__temp = aExp2_reg_179 ;
   icmp2_reg_1526_temp13__temp = icmp2_reg_1526_temp13 ;
   grp_roundAndPackFloat64_fu_232_ap_start_reg__temp = grp_roundAndPackFloat64_fu_232_ap_start_reg ;
   grp_roundAndPackFloat64_fu_232_ap_idle__temp = grp_roundAndPackFloat64_fu_232_ap_idle ;
   tmp_16_fu_645_p2__temp = tmp_16_fu_645_p2 ;
   tmp_75_i7_i1_fu_561_p2_temp7__temp = tmp_75_i7_i1_fu_561_p2_temp7 ;
   b_temp1500__temp = b_temp1500 ;
   p_a_i_i_i_fu_449_p3__temp = p_a_i_i_i_fu_449_p3 ;
   b_temp6__temp = b_temp6 ;
   tmp_i2_i_fu_693_p2_temp2__temp = tmp_i2_i_fu_693_p2_temp2 ;
   bExp_cast_fu_349_p1_temp101__temp = bExp_cast_fu_349_p1_temp101 ;
   tmp_48_fu_921_p4__temp = tmp_48_fu_921_p4 ;
   tmp_57_fu_427_p4__temp = tmp_57_fu_427_p4 ;
   ap_CS_fsm_state8__temp = ap_CS_fsm_state8 ;
   aExp2_cast_fu_894_p1__temp = aExp2_cast_fu_894_p1 ;
   tmp_40_fu_759_p1__temp = tmp_40_fu_759_p1 ;
   icmp1_reg_1521__temp = icmp1_reg_1521 ;
   icmp_reg_1420__temp = icmp_reg_1420 ;
   icmp1_reg_1521_temp22__temp = icmp1_reg_1521_temp22 ;
   tmp34_cast_fu_1349_p1__temp = tmp34_cast_fu_1349_p1 ;
   tmp_55_fu_401_p1__temp = tmp_55_fu_401_p1 ;
   tmp_53_fu_385_p4__temp = tmp_53_fu_385_p4 ;
   ap_CS_fsm_state4__temp = ap_CS_fsm_state4 ;
   ap_CS_fsm_state12__temp = ap_CS_fsm_state12 ;
   bHigh_fu_1142_p2__temp = bHigh_fu_1142_p2 ;
   tmp_39_i_reg_1609__temp = tmp_39_i_reg_1609 ;
   tmp_75_i_i_fu_681_p2__temp = tmp_75_i_i_fu_681_p2 ;
   bSig_1_cast_reg_1382_temp100__temp = bSig_1_cast_reg_1382_temp100 ;
   a_assign_s_fu_419_p3_temp33__temp = a_assign_s_fu_419_p3_temp33 ;
   p_a_i_i_i_fu_449_p3_temp101__temp = p_a_i_i_i_fu_449_p3_temp101 ;
   tmp33_fu_1050_p3__temp = tmp33_fu_1050_p3 ;
   tmp_50_reg_1537__temp = tmp_50_reg_1537 ;
   grp_fu_261_p4__temp = grp_fu_261_p4 ;
   z0_2_cast_fu_1259_p2_temp1001__temp = z0_2_cast_fu_1259_p2_temp1001 ;
   p_i_i_i1_fu_1025_p3__temp = p_i_i_i1_fu_1025_p3 ;
   p_a_i_i_i1_fu_964_p3__temp = p_a_i_i_i1_fu_964_p3 ;
   tmp_i4_i1_fu_545_p2__temp = tmp_i4_i1_fu_545_p2 ;
   z1_fu_1156_p1__temp = z1_fu_1156_p1 ;
   tmp_31_fu_930_p1__temp = tmp_31_fu_930_p1 ;
   shiftCount_4_reg_1562__temp = shiftCount_4_reg_1562 ;
   tmp_75_i7_i1_fu_561_p2__temp = tmp_75_i7_i1_fu_561_p2 ;
   zSign_fu_361_p2__temp = zSign_fu_361_p2 ;
   a_temp32__temp = a_temp32 ;
   zMiddleA_fu_1166_p0__temp = zMiddleA_fu_1166_p0 ;
   tmp_42_fu_597_p1__temp = tmp_42_fu_597_p1 ;
   shiftCount_5_fu_1067_p2__temp = shiftCount_5_fu_1067_p2 ;
   tmp_54_reg_1614__temp = tmp_54_reg_1614 ;
   a_temp1__temp = a_temp1 ;
   ap_CS_fsm_state10__temp = ap_CS_fsm_state10 ;
   tmp_39_i_reg_1609_temp29__temp = tmp_39_i_reg_1609_temp29 ;
   zExp_reg_1640__temp = zExp_reg_1640 ;
   zSign_reg_1398__temp = zSign_reg_1398 ;
   grp_fu_241_p2__temp = grp_fu_241_p2 ;
   ap_phi_mux_aExp2_phi_fu_182_p4__temp = ap_phi_mux_aExp2_phi_fu_182_p4 ;
   p_a_i_i_i_fu_449_p3_temp1001__temp = p_a_i_i_i_fu_449_p3_temp1001 ;
   aExp_cast_fu_318_p1__temp = aExp_cast_fu_318_p1 ;
   tmp_9_fu_769_p4_temp23__temp = tmp_9_fu_769_p4_temp23 ;
   tmp_reg_1404__temp = tmp_reg_1404 ;
   tmp_66_fu_1120_p1__temp = tmp_66_fu_1120_p1 ;
   icmp3_reg_1552__temp = icmp3_reg_1552 ;
   or_cond_fu_651_p2__temp = or_cond_fu_651_p2 ;
   tmp_62_fu_942_p4__temp = tmp_62_fu_942_p4 ;
   bSig_1_cast_fu_335_p1_temp100__temp = bSig_1_cast_fu_335_p1_temp100 ;
   icmp2_fu_952_p2__temp = icmp2_fu_952_p2 ;
   tmp_i_i1_fu_503_p2__temp = tmp_i_i1_fu_503_p2 ;
   tmp_28_reg_1513__temp = tmp_28_reg_1513 ;
   tmp_34_fu_353_p3__temp = tmp_34_fu_353_p3 ;
   icmp6_reg_1425_temp14__temp = icmp6_reg_1425_temp14 ;
   zMiddleA_2_reg_1619_temp100__temp = zMiddleA_2_reg_1619_temp100 ;
   bExp_fu_339_p4__temp = bExp_fu_339_p4 ;
   zMiddleA_2_fu_1207_p2_temp102__temp = zMiddleA_2_fu_1207_p2_temp102 ;
   tmp_24_fu_625_p2__temp = tmp_24_fu_625_p2 ;
   ap_CS_fsm_state7__temp = ap_CS_fsm_state7 ;
   zExpPtr_temp_fu_884_p2__temp = zExpPtr_temp_fu_884_p2 ;
   b_temp31__temp = b_temp31 ;
   tmp_20_fu_787_p2__temp = tmp_20_fu_787_p2 ;
   ap_CS_fsm_state1__temp = ap_CS_fsm_state1 ;
   shiftCount_1_fu_859_p2__temp = shiftCount_1_fu_859_p2 ;
   shiftCount_7_cast_fu_1072_p1__temp = shiftCount_7_cast_fu_1072_p1 ;
   ap_NS_fsm__temp = ap_NS_fsm ;
   p_a_i_i_i1_fu_964_p3_temp1001__temp = p_a_i_i_i1_fu_964_p3_temp1001 ;
   shiftCount_1_reg_1502__temp = shiftCount_1_reg_1502 ;
   tmp_i2_i_fu_693_p2__temp = tmp_i2_i_fu_693_p2 ;
   p_a_i_i_i_fu_449_p3_temp102__temp = p_a_i_i_i_fu_449_p3_temp102 ;
   z0_fu_1182_p1__temp = z0_fu_1182_p1 ;
   icmp3_fu_1009_p2_temp16__temp = icmp3_fu_1009_p2_temp16 ;
   icmp9_fu_807_p2__temp = icmp9_fu_807_p2 ;
   tmp_21_fu_601_p2__temp = tmp_21_fu_601_p2 ;
   countLeadingZerosHig_q0__temp = countLeadingZerosHig_q0 ;
   tmp_61_fu_918_p1__temp = tmp_61_fu_918_p1 ;
   bExp2_reg_197__temp = bExp2_reg_197 ;
   tmp_6_fu_1132_p4__temp = tmp_6_fu_1132_p4 ;
   ap_CS_fsm_state9__temp = ap_CS_fsm_state9 ;
   tmp_i2_fu_567_p2_temp41__temp = tmp_i2_fu_567_p2_temp41 ;
   a_assign_2_fu_934_p3__temp = a_assign_2_fu_934_p3 ;
   icmp6_fu_437_p2__temp = icmp6_fu_437_p2 ;
   tmp_14_fu_1282_p4_temp45__temp = tmp_14_fu_1282_p4_temp45 ;
   bExp_cast_fu_349_p1__temp = bExp_cast_fu_349_p1 ;
   bExp_cast_reg_1393__temp = bExp_cast_reg_1393 ;
   z1_2_fu_1213_p2_temp100__temp = z1_2_fu_1213_p2_temp100 ;
   p_v1_fu_812_p3__temp = p_v1_fu_812_p3 ;
   p_a_i_i_i1_fu_964_p3_temp102__temp = p_a_i_i_i1_fu_964_p3_temp102 ;
   icmp6_reg_1425_temp20__temp = icmp6_reg_1425_temp20 ;
   shiftCount_3_fu_1032_p3__temp = shiftCount_3_fu_1032_p3 ;
   bSig2_reg_188_temp36__temp = bSig2_reg_188_temp36 ;
   b_temp34__temp = b_temp34 ;
   tmp_75_i7_i_fu_723_p2_temp8__temp = tmp_75_i7_i_fu_723_p2_temp8 ;
   tmp_65_fu_1094_p1__temp = tmp_65_fu_1094_p1 ;
   z0_2_cast_fu_1259_p2_temp38__temp = z0_2_cast_fu_1259_p2_temp38 ;
   zMiddleA_1_fu_1188_p2_temp2001__temp = zMiddleA_1_fu_1188_p2_temp2001 ;
   tmp_fu_367_p2__temp = tmp_fu_367_p2 ;
   tmp_32_fu_1265_p2__temp = tmp_32_fu_1265_p2 ;
   float_exception_flag__temp = float_exception_flag ;
   tmp_74_i6_i1_fu_555_p2__temp = tmp_74_i6_i1_fu_555_p2 ;
   shiftCount_4_fu_1061_p2__temp = shiftCount_4_fu_1061_p2 ;
   aSig_1_cast_reg_1366_temp100__temp = aSig_1_cast_reg_1366_temp100 ;
   tmp32_cast_fu_855_p1__temp = tmp32_cast_fu_855_p1 ;
   z0_fu_1182_p0__temp = z0_fu_1182_p0 ;
   tmp_25_reg_1416__temp = tmp_25_reg_1416 ;
   tmp_75_i7_i_fu_723_p2__temp = tmp_75_i7_i_fu_723_p2 ;
   p_a_i_i_i1_fu_964_p3_temp101__temp = p_a_i_i_i1_fu_964_p3_temp101 ;
   icmp9_reg_1492_temp18__temp = icmp9_reg_1492_temp18 ;
   tmp_15_reg_1408__temp = tmp_15_reg_1408 ;
   b_temp150__temp = b_temp150 ;
   tmp_59_reg_1431__temp = tmp_59_reg_1431 ;
   tmp_i9_fu_729_p2_temp41__temp = tmp_i9_fu_729_p2_temp41 ;
   tmp34_fu_1343_p2__temp = tmp34_fu_1343_p2 ;
   z0_2_fu_1253_p2_temp24__temp = z0_2_fu_1253_p2_temp24 ;
   z0_2_fu_1253_p2__temp = z0_2_fu_1253_p2 ;
   tmp_37_i_fu_1162_p1__temp = tmp_37_i_fu_1162_p1 ;
   ap_return_preg__temp = ap_return_preg ;
   zSig0_1_fu_1292_p3__temp = zSig0_1_fu_1292_p3 ;
   tmp_9_fu_769_p4__temp = tmp_9_fu_769_p4 ;
   tmp_35_i_fu_1148_p1__temp = tmp_35_i_fu_1148_p1 ;
   tmp_i_i3_fu_657_p3__temp = tmp_i_i3_fu_657_p3 ;
   z0_fu_1182_p2__temp = z0_fu_1182_p2 ;
   tmp_i4_fu_793_p3__temp = tmp_i4_fu_793_p3 ;
   tmp_i3_i1_fu_537_p3__temp = tmp_i3_i1_fu_537_p3 ;
   z0_reg_1604__temp = z0_reg_1604 ;
   tmp_i1_fu_589_p3__temp = tmp_i1_fu_589_p3 ;
   tmp_80_i_i_i_fu_818_p1__temp = tmp_80_i_i_i_fu_818_p1 ;
   tmp_37_reg_1645__temp = tmp_37_reg_1645 ;
   b_assign_mux_i1_fu_573_p3__temp = b_assign_mux_i1_fu_573_p3 ;
   z0_2_cast_fu_1259_p2__temp = z0_2_cast_fu_1259_p2 ;
   tmp_34_i_fu_801_p2__temp = tmp_34_i_fu_801_p2 ;
   p_0_reg_206__temp = p_0_reg_206 ;
   zMiddleA_2_fu_1207_p2__temp = zMiddleA_2_fu_1207_p2 ;
   bSig_1_cast_fu_335_p1__temp = bSig_1_cast_fu_335_p1 ;
   tmp_i3_i_fu_699_p3__temp = tmp_i3_i_fu_699_p3 ;
   tmp_i7_fu_874_p1__temp = tmp_i7_fu_874_p1 ;
   z1_fu_1156_p2__temp = z1_fu_1156_p2 ;
   tmp_39_fu_713_p1__temp = tmp_39_fu_713_p1 ;
   aSig_fu_299_p1__temp = aSig_fu_299_p1 ;
   tmp_43_i_cast_fu_1224_p1__temp = tmp_43_i_cast_fu_1224_p1 ;
   zSig0_3_fu_1328_p3__temp = zSig0_3_fu_1328_p3 ;
   tmp_22_fu_607_p4__temp = tmp_22_fu_607_p4 ;
   zMiddleA_reg_1593__temp = zMiddleA_reg_1593 ;
   z1_2_reg_1624__temp = z1_2_reg_1624 ;
   bSig_1_cast_reg_1382__temp = bSig_1_cast_reg_1382 ;
   tmp_49_fu_525_p2__temp = tmp_49_fu_525_p2 ;
   z1_reg_1588__temp = z1_reg_1588 ;
   b_assign_mux_i_fu_735_p3__temp = b_assign_mux_i_fu_735_p3 ;
   tmp_10_fu_779_p3__temp = tmp_10_fu_779_p3 ;
   tmp_i6_fu_487_p3__temp = tmp_i6_fu_487_p3 ;
   a_assign_1_fu_743_p3__temp = a_assign_1_fu_743_p3 ;
   grp_fu_246_p0__temp = grp_fu_246_p0 ;
   zSig0_3_reg_1635__temp = zSig0_3_reg_1635 ;
   tmp_i_i2_fu_495_p3__temp = tmp_i_i2_fu_495_p3 ;
   tmp_45_fu_509_p1__temp = tmp_45_fu_509_p1 ;
   tmp_38_i_fu_1172_p1__temp = tmp_38_i_fu_1172_p1 ;
   zMiddleB_fu_1176_p2__temp = zMiddleB_fu_1176_p2 ;
   tmp_i5_fu_631_p3__temp = tmp_i5_fu_631_p3 ;
   zMiddleA_2_reg_1619__temp = zMiddleA_2_reg_1619 ;
   tmp_45_i_fu_1232_p1__temp = tmp_45_i_fu_1232_p1 ;
   tmp_i8_fu_1002_p3__temp = tmp_i8_fu_1002_p3 ;
   ap_phi_mux_p_0_phi_fu_210_p18__temp = ap_phi_mux_p_0_phi_fu_210_p18 ;
   tmp_69_fu_1249_p1__temp = tmp_69_fu_1249_p1 ;
   tmp_52_fu_551_p1__temp = tmp_52_fu_551_p1 ;
   tmp_35_fu_1245_p1__temp = tmp_35_fu_1245_p1 ;
   aSig2_reg_169__temp = aSig2_reg_169 ;
   tmp_56_fu_1308_p4__temp = tmp_56_fu_1308_p4 ;
   tmp_34_i1_fu_639_p2__temp = tmp_34_i1_fu_639_p2 ;
   aSig_1_cast_reg_1366__temp = aSig_1_cast_reg_1366 ;
   tmp_38_fu_687_p2__temp = tmp_38_fu_687_p2 ;
   z0_1_i_fu_1236_p2__temp = z0_1_i_fu_1236_p2 ;
   bSig_fu_330_p1__temp = bSig_fu_330_p1 ;
   grp_roundAndPackFloat64_fu_232_ap_return__temp = grp_roundAndPackFloat64_fu_232_ap_return ;
   tmp_i_fu_751_p3__temp = tmp_i_fu_751_p3 ;
   tmp_80_i_i_i1_fu_1020_p1__temp = tmp_80_i_i_i1_fu_1020_p1 ;
   tmp_23_fu_617_p3__temp = tmp_23_fu_617_p3 ;
   zSigPtr_temp_fu_878_p2__temp = zSigPtr_temp_fu_878_p2 ;
   zMiddleB_reg_1598__temp = zMiddleB_reg_1598 ;
   grp_fu_271_p2__temp = grp_fu_271_p2 ;
   zMiddleA_1_fu_1188_p2__temp = zMiddleA_1_fu_1188_p2 ;
   aSig_1_cast_fu_304_p1__temp = aSig_1_cast_fu_304_p1 ;
   bSig2_reg_188__temp = bSig2_reg_188 ;
   bSig_reg_1377__temp = bSig_reg_1377 ;
   grp_fu_277_p2__temp = grp_fu_277_p2 ;
   zMiddleA_fu_1166_p2__temp = zMiddleA_fu_1166_p2 ;
   a_assign_6_fu_581_p3__temp = a_assign_6_fu_581_p3 ;
   tmp_14_fu_1282_p4__temp = tmp_14_fu_1282_p4 ;
   z1_2_fu_1213_p2__temp = z1_2_fu_1213_p2 ;
   tmp_36_i_fu_1152_p1__temp = tmp_36_i_fu_1152_p1 ;
   tmp_i9_12_fu_1076_p1__temp = tmp_i9_12_fu_1076_p1 ;
   tmp_36_fu_671_p1__temp = tmp_36_fu_671_p1 ;
   zSigPtr_temp_1_fu_1080_p2__temp = zSigPtr_temp_1_fu_1080_p2 ;
   zSig0_2_fu_1318_p4__temp = zSig0_2_fu_1318_p4 ;

       ap_return_preg = 0 ;
       grp_roundAndPackFloat64_fu_232_ap_start_reg = 0 ;
       aSig_1_cast_reg_1366 = aSig_1_cast_reg_1366 & 4503599627370495 ;
       bSig_1_cast_reg_1382 = bSig_1_cast_reg_1382 & 4503599627370495 ;
       bExp_cast_reg_1393 = bExp_cast_reg_1393 & 2047 ;
       z1_reg_1588 = z1_reg_1588 & 18446744073709549568 ;
       zMiddleA_2_reg_1619 = zMiddleA_2_reg_1619 & 18446744069414584320 ;
       z1_2_reg_1624 = z1_2_reg_1624 & 18446744073709549568 ;
       countLeadingZerosHig_ce0 = 1;
       if(1 == ap_CS_fsm_state5)
       {
           icmp3_reg_1552 =   ( tmp_64_reg_1532__temp  == 0 ? 1 :  0 ) ;
       }
       if(1 == ap_CS_fsm_state5)
       {
           countLeadingZerosHig_address0 =   (  (  ( tmp_64_reg_1532__temp  == 0 ? 1 :  0 )  & 1 )  == 1 ? tmp_50_reg_1537__temp  :  tmp_51_reg_1542__temp  ) ;
       }
       if((1 == ap_CS_fsm_state5) || (1 == ap_CS_fsm_state2))
       {
           countLeadingZerosHig_ce0 =  1;
       }
       if(countLeadingZerosHig_ce0){
          countLeadingZerosHig_q0=countLeadingZerosHig_rom[countLeadingZerosHig_address0];
       }
       goto ap_ST_fsm_state6;

   ap_ST_fsm_state6:

	ap_CS_fsm_state1 = 0;
	ap_CS_fsm_state2 = 0;
	ap_CS_fsm_state3 = 0;
	ap_CS_fsm_state4 = 0;
	ap_CS_fsm_state5 = 0;
	ap_CS_fsm_state6 = 1;
	ap_CS_fsm_state7 = 0;
	ap_CS_fsm_state8 = 0;
	ap_CS_fsm_state9 = 0;
	ap_CS_fsm_state10 = 0;
	ap_CS_fsm_state11 = 0;
	ap_CS_fsm_state12 = 0;
	ap_CS_fsm_state13 = 0;
   zMiddleA_fu_1166_p1__temp = zMiddleA_fu_1166_p1 ;
   ap_CS_fsm__temp = ap_CS_fsm ;
   tmp_74_i_i1_fu_513_p2__temp = tmp_74_i_i1_fu_513_p2 ;
   b_temp10__temp = b_temp10 ;
   tmp_60_fu_903_p4__temp = tmp_60_fu_903_p4 ;
   tmp_19_fu_379_p2__temp = tmp_19_fu_379_p2 ;
   ap_CS_fsm_state5__temp = ap_CS_fsm_state5 ;
   tmp_70_reg_1630_temp42__temp = tmp_70_reg_1630_temp42 ;
   icmp1_fu_912_p2_temp3__temp = icmp1_fu_912_p2_temp3 ;
   countLeadingZerosHig_6_fu_1046_p1__temp = countLeadingZerosHig_6_fu_1046_p1 ;
   tmp_i9_fu_729_p2__temp = tmp_i9_fu_729_p2 ;
   tmp_12_fu_1270_p2__temp = tmp_12_fu_1270_p2 ;
   aSig2_reg_169_201__temp = aSig2_reg_169_201 ;
   z1_fu_1156_p2_temp100__temp = z1_fu_1156_p2_temp100 ;
   tmp_39_i_fu_1192_p2__temp = tmp_39_i_fu_1192_p2 ;
   tmp_i2_i1_fu_531_p2_temp4__temp = tmp_i2_i1_fu_531_p2_temp4 ;
   a_temp9__temp = a_temp9 ;
   countLeadingZerosHig_ce0__temp = countLeadingZerosHig_ce0 ;
   zExp_fu_1353_p2__temp = zExp_fu_1353_p2 ;
   tmp_74_i6_i_fu_717_p2__temp = tmp_74_i6_i_fu_717_p2 ;
   tmp_70_fu_1300_p3_temp48__temp = tmp_70_fu_1300_p3_temp48 ;
   tmp_4_reg_1583__temp = tmp_4_reg_1583 ;
   grp_fu_287_p2__temp = grp_fu_287_p2 ;
   aSig2_reg_169_2001__temp = aSig2_reg_169_2001 ;
   icmp_fu_395_p2__temp = icmp_fu_395_p2 ;
   zMiddleA_2_fu_1207_p2_temp100__temp = zMiddleA_2_fu_1207_p2_temp100 ;
   tmp_56_fu_1308_p4_temp46__temp = tmp_56_fu_1308_p4_temp46 ;
   icmp2_fu_952_p2_temp11__temp = icmp2_fu_952_p2_temp11 ;
   aExp_fu_308_p4__temp = aExp_fu_308_p4 ;
   shiftCount_fu_830_p3__temp = shiftCount_fu_830_p3 ;
   icmp3_reg_1552_temp17__temp = icmp3_reg_1552_temp17 ;
   grp_roundAndPackFloat64_fu_232_float_exception_flag_o_ap_vld__temp = grp_roundAndPackFloat64_fu_232_float_exception_flag_o_ap_vld ;
   tmp_44_i_fu_1228_p2__temp = tmp_44_i_fu_1228_p2 ;
   z1_reg_1588_temp100__temp = z1_reg_1588_temp100 ;
   tmp_58_fu_443_p2__temp = tmp_58_fu_443_p2 ;
   ap_CS_fsm_state11__temp = ap_CS_fsm_state11 ;
   icmp6_reg_1425__temp = icmp6_reg_1425 ;
   tmp_30_fu_322_p3__temp = tmp_30_fu_322_p3 ;
   zMiddleA_2_fu_1207_p2_temp101__temp = zMiddleA_2_fu_1207_p2_temp101 ;
   tmp_64_reg_1532__temp = tmp_64_reg_1532 ;
   tmp_22_fu_607_p4_temp26__temp = tmp_22_fu_607_p4_temp26 ;
   shiftCount_1_i_i_i_fu_837_p3__temp = shiftCount_1_i_i_i_fu_837_p3 ;
   tmp_43_i_fu_1218_p3__temp = tmp_43_i_fu_1218_p3 ;
   aSig_1_cast_fu_304_p1_temp100__temp = aSig_1_cast_fu_304_p1_temp100 ;
   zExpPtr_temp_1_fu_1085_p2__temp = zExpPtr_temp_1_fu_1085_p2 ;
   b_temp28__temp = b_temp28 ;
   icmp2_reg_1526__temp = icmp2_reg_1526 ;
   tmp_8_fu_763_p2__temp = tmp_8_fu_763_p2 ;
   a_temp27__temp = a_temp27 ;
   icmp9_fu_807_p2_temp15__temp = icmp9_fu_807_p2_temp15 ;
   tmp_29_reg_1517__temp = tmp_29_reg_1517 ;
   grp_roundAndPackFloat64_fu_232_ap_ready__temp = grp_roundAndPackFloat64_fu_232_ap_ready ;
   ap_CS_fsm_state6__temp = ap_CS_fsm_state6 ;
   bExp_cast_reg_1393_temp100__temp = bExp_cast_reg_1393_temp100 ;
   grp_fu_246_p2__temp = grp_fu_246_p2 ;
   shiftCount_3_cast_fu_870_p1__temp = shiftCount_3_cast_fu_870_p1 ;
   zExpPtr_temp_cast_fu_889_p1__temp = zExpPtr_temp_cast_fu_889_p1 ;
   tmp_74_i_i_fu_675_p2__temp = tmp_74_i_i_fu_675_p2 ;
   a_temp30__temp = a_temp30 ;
   tmp_28_fu_898_p2__temp = tmp_28_fu_898_p2 ;
   tmp_i2_fu_567_p2__temp = tmp_i2_fu_567_p2 ;
   ap_CS_fsm_state3__temp = ap_CS_fsm_state3 ;
   icmp2_reg_1526_temp19__temp = icmp2_reg_1526_temp19 ;
   ap_CS_fsm_state13__temp = ap_CS_fsm_state13 ;
   a_temp25__temp = a_temp25 ;
   z0_2_fu_1253_p2_temp32__temp = z0_2_fu_1253_p2_temp32 ;
   tmp_i4_i_fu_707_p2__temp = tmp_i4_i_fu_707_p2 ;
   tmp_56_fu_1308_p4_temp47__temp = tmp_56_fu_1308_p4_temp47 ;
   countLeadingZerosHig_3_fu_844_p1__temp = countLeadingZerosHig_3_fu_844_p1 ;
   z1_fu_1156_p2_temp101__temp = z1_fu_1156_p2_temp101 ;
   aSig_1_cast_fu_304_p1_temp101__temp = aSig_1_cast_fu_304_p1_temp101 ;
   p_a_i_i_i_fu_449_p3_temp1002__temp = p_a_i_i_i_fu_449_p3_temp1002 ;
   bExp_reg_1388__temp = bExp_reg_1388 ;
   p_v_fu_1014_p3__temp = p_v_fu_1014_p3 ;
   tmp_19_reg_1412__temp = tmp_19_reg_1412 ;
   grp_roundAndPackFloat64_fu_232_ap_start__temp = grp_roundAndPackFloat64_fu_232_ap_start ;
   shiftCount_1_i_i_i1_fu_1039_p3__temp = shiftCount_1_i_i_i1_fu_1039_p3 ;
   aLow_fu_1108_p3__temp = aLow_fu_1108_p3 ;
   p_i_i_i_fu_823_p3__temp = p_i_i_i_fu_823_p3 ;
   b_temp39__temp = b_temp39 ;
   zMiddleA_1_fu_1188_p2_temp201__temp = zMiddleA_1_fu_1188_p2_temp201 ;
   a_assign_2_fu_934_p3_temp34__temp = a_assign_2_fu_934_p3_temp34 ;
   icmp_fu_395_p2_temp5__temp = icmp_fu_395_p2_temp5 ;
   tmp_i2_i1_fu_531_p2__temp = tmp_i2_i1_fu_531_p2 ;
   icmp3_fu_1009_p2__temp = icmp3_fu_1009_p2 ;
   countLeadingZerosHig_address0__temp = countLeadingZerosHig_address0 ;
   icmp9_reg_1492__temp = icmp9_reg_1492 ;
   tmp_70_fu_1300_p3__temp = tmp_70_fu_1300_p3 ;
   zExpPtr_temp_1_cast_fu_1090_p1__temp = zExpPtr_temp_1_cast_fu_1090_p1 ;
   tmp29_fu_848_p3__temp = tmp29_fu_848_p3 ;
   tmp_13_fu_1276_p2__temp = tmp_13_fu_1276_p2 ;
   a_assign_s_fu_419_p3__temp = a_assign_s_fu_419_p3 ;
   aHigh_fu_1115_p2__temp = aHigh_fu_1115_p2 ;
   bExp_cast_fu_349_p1_temp100__temp = bExp_cast_fu_349_p1_temp100 ;
   zMiddleB_fu_1176_p0__temp = zMiddleB_fu_1176_p0 ;
   tmp_47_reg_1441__temp = tmp_47_reg_1441 ;
   icmp1_fu_912_p2__temp = icmp1_fu_912_p2 ;
   tmp_46_reg_1436__temp = tmp_46_reg_1436 ;
   z0_2_cast_fu_1259_p2_temp101__temp = z0_2_cast_fu_1259_p2_temp101 ;
   tmp_75_i_i1_fu_519_p2__temp = tmp_75_i_i1_fu_519_p2 ;
   icmp6_fu_437_p2_temp12__temp = icmp6_fu_437_p2_temp12 ;
   grp_roundAndPackFloat64_fu_232_float_exception_flag_o__temp = grp_roundAndPackFloat64_fu_232_float_exception_flag_o ;
   bLow_fu_1124_p3__temp = bLow_fu_1124_p3 ;
   aExp2_cast_reg_1508__temp = aExp2_cast_reg_1508 ;
   bSig_1_cast_fu_335_p1_temp101__temp = bSig_1_cast_fu_335_p1_temp101 ;
   tmp_44_fu_405_p4__temp = tmp_44_fu_405_p4 ;
   icmp_reg_1420_temp21__temp = icmp_reg_1420_temp21 ;
   z1_fu_1156_p0__temp = z1_fu_1156_p0 ;
   z1_2_reg_1624_temp100__temp = z1_2_reg_1624_temp100 ;
   grp_roundAndPackFloat64_fu_232_ap_done__temp = grp_roundAndPackFloat64_fu_232_ap_done ;
   tmp_70_reg_1630__temp = tmp_70_reg_1630 ;
   tmp_63_fu_958_p2__temp = tmp_63_fu_958_p2 ;
   tmp_i_i_fu_665_p2__temp = tmp_i_i_fu_665_p2 ;
   tmp_15_fu_373_p2__temp = tmp_15_fu_373_p2 ;
   z1_2_fu_1213_p2_temp101__temp = z1_2_fu_1213_p2_temp101 ;
   p_a_i_i_i1_fu_964_p3_temp1002__temp = p_a_i_i_i1_fu_964_p3_temp1002 ;
   tmp_68_fu_1241_p1__temp = tmp_68_fu_1241_p1 ;
   tmp_65_reg_1578__temp = tmp_65_reg_1578 ;
   ap_CS_fsm_state2__temp = ap_CS_fsm_state2 ;
   tmp_27_fu_415_p1__temp = tmp_27_fu_415_p1 ;
   tmp_51_reg_1542__temp = tmp_51_reg_1542 ;
   grp_fu_251_p4__temp = grp_fu_251_p4 ;
   shiftCount_2_fu_865_p2__temp = shiftCount_2_fu_865_p2 ;
   zExp2_v_cast_cast_fu_1336_p3__temp = zExp2_v_cast_cast_fu_1336_p3 ;
   tmp33_cast_fu_1057_p1__temp = tmp33_cast_fu_1057_p1 ;
   zMiddleB_fu_1176_p1__temp = zMiddleB_fu_1176_p1 ;
   aExp2_reg_179__temp = aExp2_reg_179 ;
   icmp2_reg_1526_temp13__temp = icmp2_reg_1526_temp13 ;
   grp_roundAndPackFloat64_fu_232_ap_start_reg__temp = grp_roundAndPackFloat64_fu_232_ap_start_reg ;
   grp_roundAndPackFloat64_fu_232_ap_idle__temp = grp_roundAndPackFloat64_fu_232_ap_idle ;
   tmp_16_fu_645_p2__temp = tmp_16_fu_645_p2 ;
   tmp_75_i7_i1_fu_561_p2_temp7__temp = tmp_75_i7_i1_fu_561_p2_temp7 ;
   b_temp1500__temp = b_temp1500 ;
   p_a_i_i_i_fu_449_p3__temp = p_a_i_i_i_fu_449_p3 ;
   b_temp6__temp = b_temp6 ;
   tmp_i2_i_fu_693_p2_temp2__temp = tmp_i2_i_fu_693_p2_temp2 ;
   bExp_cast_fu_349_p1_temp101__temp = bExp_cast_fu_349_p1_temp101 ;
   tmp_48_fu_921_p4__temp = tmp_48_fu_921_p4 ;
   tmp_57_fu_427_p4__temp = tmp_57_fu_427_p4 ;
   ap_CS_fsm_state8__temp = ap_CS_fsm_state8 ;
   aExp2_cast_fu_894_p1__temp = aExp2_cast_fu_894_p1 ;
   tmp_40_fu_759_p1__temp = tmp_40_fu_759_p1 ;
   icmp1_reg_1521__temp = icmp1_reg_1521 ;
   icmp_reg_1420__temp = icmp_reg_1420 ;
   icmp1_reg_1521_temp22__temp = icmp1_reg_1521_temp22 ;
   tmp34_cast_fu_1349_p1__temp = tmp34_cast_fu_1349_p1 ;
   tmp_55_fu_401_p1__temp = tmp_55_fu_401_p1 ;
   tmp_53_fu_385_p4__temp = tmp_53_fu_385_p4 ;
   ap_CS_fsm_state4__temp = ap_CS_fsm_state4 ;
   ap_CS_fsm_state12__temp = ap_CS_fsm_state12 ;
   bHigh_fu_1142_p2__temp = bHigh_fu_1142_p2 ;
   tmp_39_i_reg_1609__temp = tmp_39_i_reg_1609 ;
   tmp_75_i_i_fu_681_p2__temp = tmp_75_i_i_fu_681_p2 ;
   bSig_1_cast_reg_1382_temp100__temp = bSig_1_cast_reg_1382_temp100 ;
   a_assign_s_fu_419_p3_temp33__temp = a_assign_s_fu_419_p3_temp33 ;
   p_a_i_i_i_fu_449_p3_temp101__temp = p_a_i_i_i_fu_449_p3_temp101 ;
   tmp33_fu_1050_p3__temp = tmp33_fu_1050_p3 ;
   tmp_50_reg_1537__temp = tmp_50_reg_1537 ;
   grp_fu_261_p4__temp = grp_fu_261_p4 ;
   z0_2_cast_fu_1259_p2_temp1001__temp = z0_2_cast_fu_1259_p2_temp1001 ;
   p_i_i_i1_fu_1025_p3__temp = p_i_i_i1_fu_1025_p3 ;
   p_a_i_i_i1_fu_964_p3__temp = p_a_i_i_i1_fu_964_p3 ;
   tmp_i4_i1_fu_545_p2__temp = tmp_i4_i1_fu_545_p2 ;
   z1_fu_1156_p1__temp = z1_fu_1156_p1 ;
   tmp_31_fu_930_p1__temp = tmp_31_fu_930_p1 ;
   shiftCount_4_reg_1562__temp = shiftCount_4_reg_1562 ;
   tmp_75_i7_i1_fu_561_p2__temp = tmp_75_i7_i1_fu_561_p2 ;
   zSign_fu_361_p2__temp = zSign_fu_361_p2 ;
   a_temp32__temp = a_temp32 ;
   zMiddleA_fu_1166_p0__temp = zMiddleA_fu_1166_p0 ;
   tmp_42_fu_597_p1__temp = tmp_42_fu_597_p1 ;
   shiftCount_5_fu_1067_p2__temp = shiftCount_5_fu_1067_p2 ;
   tmp_54_reg_1614__temp = tmp_54_reg_1614 ;
   a_temp1__temp = a_temp1 ;
   ap_CS_fsm_state10__temp = ap_CS_fsm_state10 ;
   tmp_39_i_reg_1609_temp29__temp = tmp_39_i_reg_1609_temp29 ;
   zExp_reg_1640__temp = zExp_reg_1640 ;
   zSign_reg_1398__temp = zSign_reg_1398 ;
   grp_fu_241_p2__temp = grp_fu_241_p2 ;
   ap_phi_mux_aExp2_phi_fu_182_p4__temp = ap_phi_mux_aExp2_phi_fu_182_p4 ;
   p_a_i_i_i_fu_449_p3_temp1001__temp = p_a_i_i_i_fu_449_p3_temp1001 ;
   aExp_cast_fu_318_p1__temp = aExp_cast_fu_318_p1 ;
   tmp_9_fu_769_p4_temp23__temp = tmp_9_fu_769_p4_temp23 ;
   tmp_reg_1404__temp = tmp_reg_1404 ;
   tmp_66_fu_1120_p1__temp = tmp_66_fu_1120_p1 ;
   icmp3_reg_1552__temp = icmp3_reg_1552 ;
   or_cond_fu_651_p2__temp = or_cond_fu_651_p2 ;
   tmp_62_fu_942_p4__temp = tmp_62_fu_942_p4 ;
   bSig_1_cast_fu_335_p1_temp100__temp = bSig_1_cast_fu_335_p1_temp100 ;
   icmp2_fu_952_p2__temp = icmp2_fu_952_p2 ;
   tmp_i_i1_fu_503_p2__temp = tmp_i_i1_fu_503_p2 ;
   tmp_28_reg_1513__temp = tmp_28_reg_1513 ;
   tmp_34_fu_353_p3__temp = tmp_34_fu_353_p3 ;
   icmp6_reg_1425_temp14__temp = icmp6_reg_1425_temp14 ;
   zMiddleA_2_reg_1619_temp100__temp = zMiddleA_2_reg_1619_temp100 ;
   bExp_fu_339_p4__temp = bExp_fu_339_p4 ;
   zMiddleA_2_fu_1207_p2_temp102__temp = zMiddleA_2_fu_1207_p2_temp102 ;
   tmp_24_fu_625_p2__temp = tmp_24_fu_625_p2 ;
   ap_CS_fsm_state7__temp = ap_CS_fsm_state7 ;
   zExpPtr_temp_fu_884_p2__temp = zExpPtr_temp_fu_884_p2 ;
   b_temp31__temp = b_temp31 ;
   tmp_20_fu_787_p2__temp = tmp_20_fu_787_p2 ;
   ap_CS_fsm_state1__temp = ap_CS_fsm_state1 ;
   shiftCount_1_fu_859_p2__temp = shiftCount_1_fu_859_p2 ;
   shiftCount_7_cast_fu_1072_p1__temp = shiftCount_7_cast_fu_1072_p1 ;
   ap_NS_fsm__temp = ap_NS_fsm ;
   p_a_i_i_i1_fu_964_p3_temp1001__temp = p_a_i_i_i1_fu_964_p3_temp1001 ;
   shiftCount_1_reg_1502__temp = shiftCount_1_reg_1502 ;
   tmp_i2_i_fu_693_p2__temp = tmp_i2_i_fu_693_p2 ;
   p_a_i_i_i_fu_449_p3_temp102__temp = p_a_i_i_i_fu_449_p3_temp102 ;
   z0_fu_1182_p1__temp = z0_fu_1182_p1 ;
   icmp3_fu_1009_p2_temp16__temp = icmp3_fu_1009_p2_temp16 ;
   icmp9_fu_807_p2__temp = icmp9_fu_807_p2 ;
   tmp_21_fu_601_p2__temp = tmp_21_fu_601_p2 ;
   countLeadingZerosHig_q0__temp = countLeadingZerosHig_q0 ;
   tmp_61_fu_918_p1__temp = tmp_61_fu_918_p1 ;
   bExp2_reg_197__temp = bExp2_reg_197 ;
   tmp_6_fu_1132_p4__temp = tmp_6_fu_1132_p4 ;
   ap_CS_fsm_state9__temp = ap_CS_fsm_state9 ;
   tmp_i2_fu_567_p2_temp41__temp = tmp_i2_fu_567_p2_temp41 ;
   a_assign_2_fu_934_p3__temp = a_assign_2_fu_934_p3 ;
   icmp6_fu_437_p2__temp = icmp6_fu_437_p2 ;
   tmp_14_fu_1282_p4_temp45__temp = tmp_14_fu_1282_p4_temp45 ;
   bExp_cast_fu_349_p1__temp = bExp_cast_fu_349_p1 ;
   bExp_cast_reg_1393__temp = bExp_cast_reg_1393 ;
   z1_2_fu_1213_p2_temp100__temp = z1_2_fu_1213_p2_temp100 ;
   p_v1_fu_812_p3__temp = p_v1_fu_812_p3 ;
   p_a_i_i_i1_fu_964_p3_temp102__temp = p_a_i_i_i1_fu_964_p3_temp102 ;
   icmp6_reg_1425_temp20__temp = icmp6_reg_1425_temp20 ;
   shiftCount_3_fu_1032_p3__temp = shiftCount_3_fu_1032_p3 ;
   bSig2_reg_188_temp36__temp = bSig2_reg_188_temp36 ;
   b_temp34__temp = b_temp34 ;
   tmp_75_i7_i_fu_723_p2_temp8__temp = tmp_75_i7_i_fu_723_p2_temp8 ;
   tmp_65_fu_1094_p1__temp = tmp_65_fu_1094_p1 ;
   z0_2_cast_fu_1259_p2_temp38__temp = z0_2_cast_fu_1259_p2_temp38 ;
   zMiddleA_1_fu_1188_p2_temp2001__temp = zMiddleA_1_fu_1188_p2_temp2001 ;
   tmp_fu_367_p2__temp = tmp_fu_367_p2 ;
   tmp_32_fu_1265_p2__temp = tmp_32_fu_1265_p2 ;
   float_exception_flag__temp = float_exception_flag ;
   tmp_74_i6_i1_fu_555_p2__temp = tmp_74_i6_i1_fu_555_p2 ;
   shiftCount_4_fu_1061_p2__temp = shiftCount_4_fu_1061_p2 ;
   aSig_1_cast_reg_1366_temp100__temp = aSig_1_cast_reg_1366_temp100 ;
   tmp32_cast_fu_855_p1__temp = tmp32_cast_fu_855_p1 ;
   z0_fu_1182_p0__temp = z0_fu_1182_p0 ;
   tmp_25_reg_1416__temp = tmp_25_reg_1416 ;
   tmp_75_i7_i_fu_723_p2__temp = tmp_75_i7_i_fu_723_p2 ;
   p_a_i_i_i1_fu_964_p3_temp101__temp = p_a_i_i_i1_fu_964_p3_temp101 ;
   icmp9_reg_1492_temp18__temp = icmp9_reg_1492_temp18 ;
   tmp_15_reg_1408__temp = tmp_15_reg_1408 ;
   b_temp150__temp = b_temp150 ;
   tmp_59_reg_1431__temp = tmp_59_reg_1431 ;
   tmp_i9_fu_729_p2_temp41__temp = tmp_i9_fu_729_p2_temp41 ;
   tmp34_fu_1343_p2__temp = tmp34_fu_1343_p2 ;
   z0_2_fu_1253_p2_temp24__temp = z0_2_fu_1253_p2_temp24 ;
   z0_2_fu_1253_p2__temp = z0_2_fu_1253_p2 ;
   tmp_37_i_fu_1162_p1__temp = tmp_37_i_fu_1162_p1 ;
   ap_return_preg__temp = ap_return_preg ;
   zSig0_1_fu_1292_p3__temp = zSig0_1_fu_1292_p3 ;
   tmp_9_fu_769_p4__temp = tmp_9_fu_769_p4 ;
   tmp_35_i_fu_1148_p1__temp = tmp_35_i_fu_1148_p1 ;
   tmp_i_i3_fu_657_p3__temp = tmp_i_i3_fu_657_p3 ;
   z0_fu_1182_p2__temp = z0_fu_1182_p2 ;
   tmp_i4_fu_793_p3__temp = tmp_i4_fu_793_p3 ;
   tmp_i3_i1_fu_537_p3__temp = tmp_i3_i1_fu_537_p3 ;
   z0_reg_1604__temp = z0_reg_1604 ;
   tmp_i1_fu_589_p3__temp = tmp_i1_fu_589_p3 ;
   tmp_80_i_i_i_fu_818_p1__temp = tmp_80_i_i_i_fu_818_p1 ;
   tmp_37_reg_1645__temp = tmp_37_reg_1645 ;
   b_assign_mux_i1_fu_573_p3__temp = b_assign_mux_i1_fu_573_p3 ;
   z0_2_cast_fu_1259_p2__temp = z0_2_cast_fu_1259_p2 ;
   tmp_34_i_fu_801_p2__temp = tmp_34_i_fu_801_p2 ;
   p_0_reg_206__temp = p_0_reg_206 ;
   zMiddleA_2_fu_1207_p2__temp = zMiddleA_2_fu_1207_p2 ;
   bSig_1_cast_fu_335_p1__temp = bSig_1_cast_fu_335_p1 ;
   tmp_i3_i_fu_699_p3__temp = tmp_i3_i_fu_699_p3 ;
   tmp_i7_fu_874_p1__temp = tmp_i7_fu_874_p1 ;
   z1_fu_1156_p2__temp = z1_fu_1156_p2 ;
   tmp_39_fu_713_p1__temp = tmp_39_fu_713_p1 ;
   aSig_fu_299_p1__temp = aSig_fu_299_p1 ;
   tmp_43_i_cast_fu_1224_p1__temp = tmp_43_i_cast_fu_1224_p1 ;
   zSig0_3_fu_1328_p3__temp = zSig0_3_fu_1328_p3 ;
   tmp_22_fu_607_p4__temp = tmp_22_fu_607_p4 ;
   zMiddleA_reg_1593__temp = zMiddleA_reg_1593 ;
   z1_2_reg_1624__temp = z1_2_reg_1624 ;
   bSig_1_cast_reg_1382__temp = bSig_1_cast_reg_1382 ;
   tmp_49_fu_525_p2__temp = tmp_49_fu_525_p2 ;
   z1_reg_1588__temp = z1_reg_1588 ;
   b_assign_mux_i_fu_735_p3__temp = b_assign_mux_i_fu_735_p3 ;
   tmp_10_fu_779_p3__temp = tmp_10_fu_779_p3 ;
   tmp_i6_fu_487_p3__temp = tmp_i6_fu_487_p3 ;
   a_assign_1_fu_743_p3__temp = a_assign_1_fu_743_p3 ;
   grp_fu_246_p0__temp = grp_fu_246_p0 ;
   zSig0_3_reg_1635__temp = zSig0_3_reg_1635 ;
   tmp_i_i2_fu_495_p3__temp = tmp_i_i2_fu_495_p3 ;
   tmp_45_fu_509_p1__temp = tmp_45_fu_509_p1 ;
   tmp_38_i_fu_1172_p1__temp = tmp_38_i_fu_1172_p1 ;
   zMiddleB_fu_1176_p2__temp = zMiddleB_fu_1176_p2 ;
   tmp_i5_fu_631_p3__temp = tmp_i5_fu_631_p3 ;
   zMiddleA_2_reg_1619__temp = zMiddleA_2_reg_1619 ;
   tmp_45_i_fu_1232_p1__temp = tmp_45_i_fu_1232_p1 ;
   tmp_i8_fu_1002_p3__temp = tmp_i8_fu_1002_p3 ;
   ap_phi_mux_p_0_phi_fu_210_p18__temp = ap_phi_mux_p_0_phi_fu_210_p18 ;
   tmp_69_fu_1249_p1__temp = tmp_69_fu_1249_p1 ;
   tmp_52_fu_551_p1__temp = tmp_52_fu_551_p1 ;
   tmp_35_fu_1245_p1__temp = tmp_35_fu_1245_p1 ;
   aSig2_reg_169__temp = aSig2_reg_169 ;
   tmp_56_fu_1308_p4__temp = tmp_56_fu_1308_p4 ;
   tmp_34_i1_fu_639_p2__temp = tmp_34_i1_fu_639_p2 ;
   aSig_1_cast_reg_1366__temp = aSig_1_cast_reg_1366 ;
   tmp_38_fu_687_p2__temp = tmp_38_fu_687_p2 ;
   z0_1_i_fu_1236_p2__temp = z0_1_i_fu_1236_p2 ;
   bSig_fu_330_p1__temp = bSig_fu_330_p1 ;
   grp_roundAndPackFloat64_fu_232_ap_return__temp = grp_roundAndPackFloat64_fu_232_ap_return ;
   tmp_i_fu_751_p3__temp = tmp_i_fu_751_p3 ;
   tmp_80_i_i_i1_fu_1020_p1__temp = tmp_80_i_i_i1_fu_1020_p1 ;
   tmp_23_fu_617_p3__temp = tmp_23_fu_617_p3 ;
   zSigPtr_temp_fu_878_p2__temp = zSigPtr_temp_fu_878_p2 ;
   zMiddleB_reg_1598__temp = zMiddleB_reg_1598 ;
   grp_fu_271_p2__temp = grp_fu_271_p2 ;
   zMiddleA_1_fu_1188_p2__temp = zMiddleA_1_fu_1188_p2 ;
   aSig_1_cast_fu_304_p1__temp = aSig_1_cast_fu_304_p1 ;
   bSig2_reg_188__temp = bSig2_reg_188 ;
   bSig_reg_1377__temp = bSig_reg_1377 ;
   grp_fu_277_p2__temp = grp_fu_277_p2 ;
   zMiddleA_fu_1166_p2__temp = zMiddleA_fu_1166_p2 ;
   a_assign_6_fu_581_p3__temp = a_assign_6_fu_581_p3 ;
   tmp_14_fu_1282_p4__temp = tmp_14_fu_1282_p4 ;
   z1_2_fu_1213_p2__temp = z1_2_fu_1213_p2 ;
   tmp_36_i_fu_1152_p1__temp = tmp_36_i_fu_1152_p1 ;
   tmp_i9_12_fu_1076_p1__temp = tmp_i9_12_fu_1076_p1 ;
   tmp_36_fu_671_p1__temp = tmp_36_fu_671_p1 ;
   zSigPtr_temp_1_fu_1080_p2__temp = zSigPtr_temp_1_fu_1080_p2 ;
   zSig0_2_fu_1318_p4__temp = zSig0_2_fu_1318_p4 ;

       ap_return_preg = 0 ;
       grp_roundAndPackFloat64_fu_232_ap_start_reg = 0 ;
       aSig_1_cast_reg_1366 = aSig_1_cast_reg_1366 & 4503599627370495 ;
       bSig_1_cast_reg_1382 = bSig_1_cast_reg_1382 & 4503599627370495 ;
       bExp_cast_reg_1393 = bExp_cast_reg_1393 & 2047 ;
       z1_reg_1588 = z1_reg_1588 & 18446744073709549568 ;
       zMiddleA_2_reg_1619 = zMiddleA_2_reg_1619 & 18446744069414584320 ;
       z1_2_reg_1624 = z1_2_reg_1624 & 18446744073709549568 ;
       countLeadingZerosHig_ce0 = 0;
       if(1 == ap_CS_fsm_state6)
       {
           shiftCount_4_reg_1562 =   ( countLeadingZerosHig_q0__temp  +  (  ( icmp1_reg_1521__temp  << 5 )  |  (  ( icmp3_reg_1552__temp  & 1 )  == 1 ?  (  ( icmp2_reg_1526__temp  & 1 )  == 1 ? 24 :  8 )  :   (  ( icmp2_reg_1526__temp  & 1 )  == 1 ? 16 :  0 )  )  )  ) ;
       }
       goto ap_ST_fsm_state7;

   ap_ST_fsm_state7:
        printf("state 7\n");
	ap_CS_fsm_state1 = 0;
	ap_CS_fsm_state2 = 0;
	ap_CS_fsm_state3 = 0;
	ap_CS_fsm_state4 = 0;
	ap_CS_fsm_state5 = 0;
	ap_CS_fsm_state6 = 0;
	ap_CS_fsm_state7 = 1;
	ap_CS_fsm_state8 = 0;
	ap_CS_fsm_state9 = 0;
	ap_CS_fsm_state10 = 0;
	ap_CS_fsm_state11 = 0;
	ap_CS_fsm_state12 = 0;
	ap_CS_fsm_state13 = 0;
   zMiddleA_fu_1166_p1__temp = zMiddleA_fu_1166_p1 ;
   ap_CS_fsm__temp = ap_CS_fsm ;
   tmp_74_i_i1_fu_513_p2__temp = tmp_74_i_i1_fu_513_p2 ;
   b_temp10__temp = b_temp10 ;
   tmp_60_fu_903_p4__temp = tmp_60_fu_903_p4 ;
   tmp_19_fu_379_p2__temp = tmp_19_fu_379_p2 ;
   ap_CS_fsm_state5__temp = ap_CS_fsm_state5 ;
   tmp_70_reg_1630_temp42__temp = tmp_70_reg_1630_temp42 ;
   icmp1_fu_912_p2_temp3__temp = icmp1_fu_912_p2_temp3 ;
   countLeadingZerosHig_6_fu_1046_p1__temp = countLeadingZerosHig_6_fu_1046_p1 ;
   tmp_i9_fu_729_p2__temp = tmp_i9_fu_729_p2 ;
   tmp_12_fu_1270_p2__temp = tmp_12_fu_1270_p2 ;
   aSig2_reg_169_201__temp = aSig2_reg_169_201 ;
   z1_fu_1156_p2_temp100__temp = z1_fu_1156_p2_temp100 ;
   tmp_39_i_fu_1192_p2__temp = tmp_39_i_fu_1192_p2 ;
   tmp_i2_i1_fu_531_p2_temp4__temp = tmp_i2_i1_fu_531_p2_temp4 ;
   a_temp9__temp = a_temp9 ;
   countLeadingZerosHig_ce0__temp = countLeadingZerosHig_ce0 ;
   zExp_fu_1353_p2__temp = zExp_fu_1353_p2 ;
   tmp_74_i6_i_fu_717_p2__temp = tmp_74_i6_i_fu_717_p2 ;
   tmp_70_fu_1300_p3_temp48__temp = tmp_70_fu_1300_p3_temp48 ;
   tmp_4_reg_1583__temp = tmp_4_reg_1583 ;
   grp_fu_287_p2__temp = grp_fu_287_p2 ;
   aSig2_reg_169_2001__temp = aSig2_reg_169_2001 ;
   icmp_fu_395_p2__temp = icmp_fu_395_p2 ;
   zMiddleA_2_fu_1207_p2_temp100__temp = zMiddleA_2_fu_1207_p2_temp100 ;
   tmp_56_fu_1308_p4_temp46__temp = tmp_56_fu_1308_p4_temp46 ;
   icmp2_fu_952_p2_temp11__temp = icmp2_fu_952_p2_temp11 ;
   aExp_fu_308_p4__temp = aExp_fu_308_p4 ;
   shiftCount_fu_830_p3__temp = shiftCount_fu_830_p3 ;
   icmp3_reg_1552_temp17__temp = icmp3_reg_1552_temp17 ;
   grp_roundAndPackFloat64_fu_232_float_exception_flag_o_ap_vld__temp = grp_roundAndPackFloat64_fu_232_float_exception_flag_o_ap_vld ;
   tmp_44_i_fu_1228_p2__temp = tmp_44_i_fu_1228_p2 ;
   z1_reg_1588_temp100__temp = z1_reg_1588_temp100 ;
   tmp_58_fu_443_p2__temp = tmp_58_fu_443_p2 ;
   ap_CS_fsm_state11__temp = ap_CS_fsm_state11 ;
   icmp6_reg_1425__temp = icmp6_reg_1425 ;
   tmp_30_fu_322_p3__temp = tmp_30_fu_322_p3 ;
   zMiddleA_2_fu_1207_p2_temp101__temp = zMiddleA_2_fu_1207_p2_temp101 ;
   tmp_64_reg_1532__temp = tmp_64_reg_1532 ;
   tmp_22_fu_607_p4_temp26__temp = tmp_22_fu_607_p4_temp26 ;
   shiftCount_1_i_i_i_fu_837_p3__temp = shiftCount_1_i_i_i_fu_837_p3 ;
   tmp_43_i_fu_1218_p3__temp = tmp_43_i_fu_1218_p3 ;
   aSig_1_cast_fu_304_p1_temp100__temp = aSig_1_cast_fu_304_p1_temp100 ;
   zExpPtr_temp_1_fu_1085_p2__temp = zExpPtr_temp_1_fu_1085_p2 ;
   b_temp28__temp = b_temp28 ;
   icmp2_reg_1526__temp = icmp2_reg_1526 ;
   tmp_8_fu_763_p2__temp = tmp_8_fu_763_p2 ;
   a_temp27__temp = a_temp27 ;
   icmp9_fu_807_p2_temp15__temp = icmp9_fu_807_p2_temp15 ;
   tmp_29_reg_1517__temp = tmp_29_reg_1517 ;
   grp_roundAndPackFloat64_fu_232_ap_ready__temp = grp_roundAndPackFloat64_fu_232_ap_ready ;
   ap_CS_fsm_state6__temp = ap_CS_fsm_state6 ;
   bExp_cast_reg_1393_temp100__temp = bExp_cast_reg_1393_temp100 ;
   grp_fu_246_p2__temp = grp_fu_246_p2 ;
   shiftCount_3_cast_fu_870_p1__temp = shiftCount_3_cast_fu_870_p1 ;
   zExpPtr_temp_cast_fu_889_p1__temp = zExpPtr_temp_cast_fu_889_p1 ;
   tmp_74_i_i_fu_675_p2__temp = tmp_74_i_i_fu_675_p2 ;
   a_temp30__temp = a_temp30 ;
   tmp_28_fu_898_p2__temp = tmp_28_fu_898_p2 ;
   tmp_i2_fu_567_p2__temp = tmp_i2_fu_567_p2 ;
   ap_CS_fsm_state3__temp = ap_CS_fsm_state3 ;
   icmp2_reg_1526_temp19__temp = icmp2_reg_1526_temp19 ;
   ap_CS_fsm_state13__temp = ap_CS_fsm_state13 ;
   a_temp25__temp = a_temp25 ;
   z0_2_fu_1253_p2_temp32__temp = z0_2_fu_1253_p2_temp32 ;
   tmp_i4_i_fu_707_p2__temp = tmp_i4_i_fu_707_p2 ;
   tmp_56_fu_1308_p4_temp47__temp = tmp_56_fu_1308_p4_temp47 ;
   countLeadingZerosHig_3_fu_844_p1__temp = countLeadingZerosHig_3_fu_844_p1 ;
   z1_fu_1156_p2_temp101__temp = z1_fu_1156_p2_temp101 ;
   aSig_1_cast_fu_304_p1_temp101__temp = aSig_1_cast_fu_304_p1_temp101 ;
   p_a_i_i_i_fu_449_p3_temp1002__temp = p_a_i_i_i_fu_449_p3_temp1002 ;
   bExp_reg_1388__temp = bExp_reg_1388 ;
   p_v_fu_1014_p3__temp = p_v_fu_1014_p3 ;
   tmp_19_reg_1412__temp = tmp_19_reg_1412 ;
   grp_roundAndPackFloat64_fu_232_ap_start__temp = grp_roundAndPackFloat64_fu_232_ap_start ;
   shiftCount_1_i_i_i1_fu_1039_p3__temp = shiftCount_1_i_i_i1_fu_1039_p3 ;
   aLow_fu_1108_p3__temp = aLow_fu_1108_p3 ;
   p_i_i_i_fu_823_p3__temp = p_i_i_i_fu_823_p3 ;
   b_temp39__temp = b_temp39 ;
   zMiddleA_1_fu_1188_p2_temp201__temp = zMiddleA_1_fu_1188_p2_temp201 ;
   a_assign_2_fu_934_p3_temp34__temp = a_assign_2_fu_934_p3_temp34 ;
   icmp_fu_395_p2_temp5__temp = icmp_fu_395_p2_temp5 ;
   tmp_i2_i1_fu_531_p2__temp = tmp_i2_i1_fu_531_p2 ;
   icmp3_fu_1009_p2__temp = icmp3_fu_1009_p2 ;
   countLeadingZerosHig_address0__temp = countLeadingZerosHig_address0 ;
   icmp9_reg_1492__temp = icmp9_reg_1492 ;
   tmp_70_fu_1300_p3__temp = tmp_70_fu_1300_p3 ;
   zExpPtr_temp_1_cast_fu_1090_p1__temp = zExpPtr_temp_1_cast_fu_1090_p1 ;
   tmp29_fu_848_p3__temp = tmp29_fu_848_p3 ;
   tmp_13_fu_1276_p2__temp = tmp_13_fu_1276_p2 ;
   a_assign_s_fu_419_p3__temp = a_assign_s_fu_419_p3 ;
   aHigh_fu_1115_p2__temp = aHigh_fu_1115_p2 ;
   bExp_cast_fu_349_p1_temp100__temp = bExp_cast_fu_349_p1_temp100 ;
   zMiddleB_fu_1176_p0__temp = zMiddleB_fu_1176_p0 ;
   tmp_47_reg_1441__temp = tmp_47_reg_1441 ;
   icmp1_fu_912_p2__temp = icmp1_fu_912_p2 ;
   tmp_46_reg_1436__temp = tmp_46_reg_1436 ;
   z0_2_cast_fu_1259_p2_temp101__temp = z0_2_cast_fu_1259_p2_temp101 ;
   tmp_75_i_i1_fu_519_p2__temp = tmp_75_i_i1_fu_519_p2 ;
   icmp6_fu_437_p2_temp12__temp = icmp6_fu_437_p2_temp12 ;
   grp_roundAndPackFloat64_fu_232_float_exception_flag_o__temp = grp_roundAndPackFloat64_fu_232_float_exception_flag_o ;
   bLow_fu_1124_p3__temp = bLow_fu_1124_p3 ;
   aExp2_cast_reg_1508__temp = aExp2_cast_reg_1508 ;
   bSig_1_cast_fu_335_p1_temp101__temp = bSig_1_cast_fu_335_p1_temp101 ;
   tmp_44_fu_405_p4__temp = tmp_44_fu_405_p4 ;
   icmp_reg_1420_temp21__temp = icmp_reg_1420_temp21 ;
   z1_fu_1156_p0__temp = z1_fu_1156_p0 ;
   z1_2_reg_1624_temp100__temp = z1_2_reg_1624_temp100 ;
   grp_roundAndPackFloat64_fu_232_ap_done__temp = grp_roundAndPackFloat64_fu_232_ap_done ;
   tmp_70_reg_1630__temp = tmp_70_reg_1630 ;
   tmp_63_fu_958_p2__temp = tmp_63_fu_958_p2 ;
   tmp_i_i_fu_665_p2__temp = tmp_i_i_fu_665_p2 ;
   tmp_15_fu_373_p2__temp = tmp_15_fu_373_p2 ;
   z1_2_fu_1213_p2_temp101__temp = z1_2_fu_1213_p2_temp101 ;
   p_a_i_i_i1_fu_964_p3_temp1002__temp = p_a_i_i_i1_fu_964_p3_temp1002 ;
   tmp_68_fu_1241_p1__temp = tmp_68_fu_1241_p1 ;
   tmp_65_reg_1578__temp = tmp_65_reg_1578 ;
   ap_CS_fsm_state2__temp = ap_CS_fsm_state2 ;
   tmp_27_fu_415_p1__temp = tmp_27_fu_415_p1 ;
   tmp_51_reg_1542__temp = tmp_51_reg_1542 ;
   grp_fu_251_p4__temp = grp_fu_251_p4 ;
   shiftCount_2_fu_865_p2__temp = shiftCount_2_fu_865_p2 ;
   zExp2_v_cast_cast_fu_1336_p3__temp = zExp2_v_cast_cast_fu_1336_p3 ;
   tmp33_cast_fu_1057_p1__temp = tmp33_cast_fu_1057_p1 ;
   zMiddleB_fu_1176_p1__temp = zMiddleB_fu_1176_p1 ;
   aExp2_reg_179__temp = aExp2_reg_179 ;
   icmp2_reg_1526_temp13__temp = icmp2_reg_1526_temp13 ;
   grp_roundAndPackFloat64_fu_232_ap_start_reg__temp = grp_roundAndPackFloat64_fu_232_ap_start_reg ;
   grp_roundAndPackFloat64_fu_232_ap_idle__temp = grp_roundAndPackFloat64_fu_232_ap_idle ;
   tmp_16_fu_645_p2__temp = tmp_16_fu_645_p2 ;
   tmp_75_i7_i1_fu_561_p2_temp7__temp = tmp_75_i7_i1_fu_561_p2_temp7 ;
   b_temp1500__temp = b_temp1500 ;
   p_a_i_i_i_fu_449_p3__temp = p_a_i_i_i_fu_449_p3 ;
   b_temp6__temp = b_temp6 ;
   tmp_i2_i_fu_693_p2_temp2__temp = tmp_i2_i_fu_693_p2_temp2 ;
   bExp_cast_fu_349_p1_temp101__temp = bExp_cast_fu_349_p1_temp101 ;
   tmp_48_fu_921_p4__temp = tmp_48_fu_921_p4 ;
   tmp_57_fu_427_p4__temp = tmp_57_fu_427_p4 ;
   ap_CS_fsm_state8__temp = ap_CS_fsm_state8 ;
   aExp2_cast_fu_894_p1__temp = aExp2_cast_fu_894_p1 ;
   tmp_40_fu_759_p1__temp = tmp_40_fu_759_p1 ;
   icmp1_reg_1521__temp = icmp1_reg_1521 ;
   icmp_reg_1420__temp = icmp_reg_1420 ;
   icmp1_reg_1521_temp22__temp = icmp1_reg_1521_temp22 ;
   tmp34_cast_fu_1349_p1__temp = tmp34_cast_fu_1349_p1 ;
   tmp_55_fu_401_p1__temp = tmp_55_fu_401_p1 ;
   tmp_53_fu_385_p4__temp = tmp_53_fu_385_p4 ;
   ap_CS_fsm_state4__temp = ap_CS_fsm_state4 ;
   ap_CS_fsm_state12__temp = ap_CS_fsm_state12 ;
   bHigh_fu_1142_p2__temp = bHigh_fu_1142_p2 ;
   tmp_39_i_reg_1609__temp = tmp_39_i_reg_1609 ;
   tmp_75_i_i_fu_681_p2__temp = tmp_75_i_i_fu_681_p2 ;
   bSig_1_cast_reg_1382_temp100__temp = bSig_1_cast_reg_1382_temp100 ;
   a_assign_s_fu_419_p3_temp33__temp = a_assign_s_fu_419_p3_temp33 ;
   p_a_i_i_i_fu_449_p3_temp101__temp = p_a_i_i_i_fu_449_p3_temp101 ;
   tmp33_fu_1050_p3__temp = tmp33_fu_1050_p3 ;
   tmp_50_reg_1537__temp = tmp_50_reg_1537 ;
   grp_fu_261_p4__temp = grp_fu_261_p4 ;
   z0_2_cast_fu_1259_p2_temp1001__temp = z0_2_cast_fu_1259_p2_temp1001 ;
   p_i_i_i1_fu_1025_p3__temp = p_i_i_i1_fu_1025_p3 ;
   p_a_i_i_i1_fu_964_p3__temp = p_a_i_i_i1_fu_964_p3 ;
   tmp_i4_i1_fu_545_p2__temp = tmp_i4_i1_fu_545_p2 ;
   z1_fu_1156_p1__temp = z1_fu_1156_p1 ;
   tmp_31_fu_930_p1__temp = tmp_31_fu_930_p1 ;
   shiftCount_4_reg_1562__temp = shiftCount_4_reg_1562 ;
   tmp_75_i7_i1_fu_561_p2__temp = tmp_75_i7_i1_fu_561_p2 ;
   zSign_fu_361_p2__temp = zSign_fu_361_p2 ;
   a_temp32__temp = a_temp32 ;
   zMiddleA_fu_1166_p0__temp = zMiddleA_fu_1166_p0 ;
   tmp_42_fu_597_p1__temp = tmp_42_fu_597_p1 ;
   shiftCount_5_fu_1067_p2__temp = shiftCount_5_fu_1067_p2 ;
   tmp_54_reg_1614__temp = tmp_54_reg_1614 ;
   a_temp1__temp = a_temp1 ;
   ap_CS_fsm_state10__temp = ap_CS_fsm_state10 ;
   tmp_39_i_reg_1609_temp29__temp = tmp_39_i_reg_1609_temp29 ;
   zExp_reg_1640__temp = zExp_reg_1640 ;
   zSign_reg_1398__temp = zSign_reg_1398 ;
   grp_fu_241_p2__temp = grp_fu_241_p2 ;
   ap_phi_mux_aExp2_phi_fu_182_p4__temp = ap_phi_mux_aExp2_phi_fu_182_p4 ;
   p_a_i_i_i_fu_449_p3_temp1001__temp = p_a_i_i_i_fu_449_p3_temp1001 ;
   aExp_cast_fu_318_p1__temp = aExp_cast_fu_318_p1 ;
   tmp_9_fu_769_p4_temp23__temp = tmp_9_fu_769_p4_temp23 ;
   tmp_reg_1404__temp = tmp_reg_1404 ;
   tmp_66_fu_1120_p1__temp = tmp_66_fu_1120_p1 ;
   icmp3_reg_1552__temp = icmp3_reg_1552 ;
   or_cond_fu_651_p2__temp = or_cond_fu_651_p2 ;
   tmp_62_fu_942_p4__temp = tmp_62_fu_942_p4 ;
   bSig_1_cast_fu_335_p1_temp100__temp = bSig_1_cast_fu_335_p1_temp100 ;
   icmp2_fu_952_p2__temp = icmp2_fu_952_p2 ;
   tmp_i_i1_fu_503_p2__temp = tmp_i_i1_fu_503_p2 ;
   tmp_28_reg_1513__temp = tmp_28_reg_1513 ;
   tmp_34_fu_353_p3__temp = tmp_34_fu_353_p3 ;
   icmp6_reg_1425_temp14__temp = icmp6_reg_1425_temp14 ;
   zMiddleA_2_reg_1619_temp100__temp = zMiddleA_2_reg_1619_temp100 ;
   bExp_fu_339_p4__temp = bExp_fu_339_p4 ;
   zMiddleA_2_fu_1207_p2_temp102__temp = zMiddleA_2_fu_1207_p2_temp102 ;
   tmp_24_fu_625_p2__temp = tmp_24_fu_625_p2 ;
   ap_CS_fsm_state7__temp = ap_CS_fsm_state7 ;
   zExpPtr_temp_fu_884_p2__temp = zExpPtr_temp_fu_884_p2 ;
   b_temp31__temp = b_temp31 ;
   tmp_20_fu_787_p2__temp = tmp_20_fu_787_p2 ;
   ap_CS_fsm_state1__temp = ap_CS_fsm_state1 ;
   shiftCount_1_fu_859_p2__temp = shiftCount_1_fu_859_p2 ;
   shiftCount_7_cast_fu_1072_p1__temp = shiftCount_7_cast_fu_1072_p1 ;
   ap_NS_fsm__temp = ap_NS_fsm ;
   p_a_i_i_i1_fu_964_p3_temp1001__temp = p_a_i_i_i1_fu_964_p3_temp1001 ;
   shiftCount_1_reg_1502__temp = shiftCount_1_reg_1502 ;
   tmp_i2_i_fu_693_p2__temp = tmp_i2_i_fu_693_p2 ;
   p_a_i_i_i_fu_449_p3_temp102__temp = p_a_i_i_i_fu_449_p3_temp102 ;
   z0_fu_1182_p1__temp = z0_fu_1182_p1 ;
   icmp3_fu_1009_p2_temp16__temp = icmp3_fu_1009_p2_temp16 ;
   icmp9_fu_807_p2__temp = icmp9_fu_807_p2 ;
   tmp_21_fu_601_p2__temp = tmp_21_fu_601_p2 ;
   countLeadingZerosHig_q0__temp = countLeadingZerosHig_q0 ;
   tmp_61_fu_918_p1__temp = tmp_61_fu_918_p1 ;
   bExp2_reg_197__temp = bExp2_reg_197 ;
   tmp_6_fu_1132_p4__temp = tmp_6_fu_1132_p4 ;
   ap_CS_fsm_state9__temp = ap_CS_fsm_state9 ;
   tmp_i2_fu_567_p2_temp41__temp = tmp_i2_fu_567_p2_temp41 ;
   a_assign_2_fu_934_p3__temp = a_assign_2_fu_934_p3 ;
   icmp6_fu_437_p2__temp = icmp6_fu_437_p2 ;
   tmp_14_fu_1282_p4_temp45__temp = tmp_14_fu_1282_p4_temp45 ;
   bExp_cast_fu_349_p1__temp = bExp_cast_fu_349_p1 ;
   bExp_cast_reg_1393__temp = bExp_cast_reg_1393 ;
   z1_2_fu_1213_p2_temp100__temp = z1_2_fu_1213_p2_temp100 ;
   p_v1_fu_812_p3__temp = p_v1_fu_812_p3 ;
   p_a_i_i_i1_fu_964_p3_temp102__temp = p_a_i_i_i1_fu_964_p3_temp102 ;
   icmp6_reg_1425_temp20__temp = icmp6_reg_1425_temp20 ;
   shiftCount_3_fu_1032_p3__temp = shiftCount_3_fu_1032_p3 ;
   bSig2_reg_188_temp36__temp = bSig2_reg_188_temp36 ;
   b_temp34__temp = b_temp34 ;
   tmp_75_i7_i_fu_723_p2_temp8__temp = tmp_75_i7_i_fu_723_p2_temp8 ;
   tmp_65_fu_1094_p1__temp = tmp_65_fu_1094_p1 ;
   z0_2_cast_fu_1259_p2_temp38__temp = z0_2_cast_fu_1259_p2_temp38 ;
   zMiddleA_1_fu_1188_p2_temp2001__temp = zMiddleA_1_fu_1188_p2_temp2001 ;
   tmp_fu_367_p2__temp = tmp_fu_367_p2 ;
   tmp_32_fu_1265_p2__temp = tmp_32_fu_1265_p2 ;
   float_exception_flag__temp = float_exception_flag ;
   tmp_74_i6_i1_fu_555_p2__temp = tmp_74_i6_i1_fu_555_p2 ;
   shiftCount_4_fu_1061_p2__temp = shiftCount_4_fu_1061_p2 ;
   aSig_1_cast_reg_1366_temp100__temp = aSig_1_cast_reg_1366_temp100 ;
   tmp32_cast_fu_855_p1__temp = tmp32_cast_fu_855_p1 ;
   z0_fu_1182_p0__temp = z0_fu_1182_p0 ;
   tmp_25_reg_1416__temp = tmp_25_reg_1416 ;
   tmp_75_i7_i_fu_723_p2__temp = tmp_75_i7_i_fu_723_p2 ;
   p_a_i_i_i1_fu_964_p3_temp101__temp = p_a_i_i_i1_fu_964_p3_temp101 ;
   icmp9_reg_1492_temp18__temp = icmp9_reg_1492_temp18 ;
   tmp_15_reg_1408__temp = tmp_15_reg_1408 ;
   b_temp150__temp = b_temp150 ;
   tmp_59_reg_1431__temp = tmp_59_reg_1431 ;
   tmp_i9_fu_729_p2_temp41__temp = tmp_i9_fu_729_p2_temp41 ;
   tmp34_fu_1343_p2__temp = tmp34_fu_1343_p2 ;
   z0_2_fu_1253_p2_temp24__temp = z0_2_fu_1253_p2_temp24 ;
   z0_2_fu_1253_p2__temp = z0_2_fu_1253_p2 ;
   tmp_37_i_fu_1162_p1__temp = tmp_37_i_fu_1162_p1 ;
   ap_return_preg__temp = ap_return_preg ;
   zSig0_1_fu_1292_p3__temp = zSig0_1_fu_1292_p3 ;
   tmp_9_fu_769_p4__temp = tmp_9_fu_769_p4 ;
   tmp_35_i_fu_1148_p1__temp = tmp_35_i_fu_1148_p1 ;
   tmp_i_i3_fu_657_p3__temp = tmp_i_i3_fu_657_p3 ;
   z0_fu_1182_p2__temp = z0_fu_1182_p2 ;
   tmp_i4_fu_793_p3__temp = tmp_i4_fu_793_p3 ;
   tmp_i3_i1_fu_537_p3__temp = tmp_i3_i1_fu_537_p3 ;
   z0_reg_1604__temp = z0_reg_1604 ;
   tmp_i1_fu_589_p3__temp = tmp_i1_fu_589_p3 ;
   tmp_80_i_i_i_fu_818_p1__temp = tmp_80_i_i_i_fu_818_p1 ;
   tmp_37_reg_1645__temp = tmp_37_reg_1645 ;
   b_assign_mux_i1_fu_573_p3__temp = b_assign_mux_i1_fu_573_p3 ;
   z0_2_cast_fu_1259_p2__temp = z0_2_cast_fu_1259_p2 ;
   tmp_34_i_fu_801_p2__temp = tmp_34_i_fu_801_p2 ;
   p_0_reg_206__temp = p_0_reg_206 ;
   zMiddleA_2_fu_1207_p2__temp = zMiddleA_2_fu_1207_p2 ;
   bSig_1_cast_fu_335_p1__temp = bSig_1_cast_fu_335_p1 ;
   tmp_i3_i_fu_699_p3__temp = tmp_i3_i_fu_699_p3 ;
   tmp_i7_fu_874_p1__temp = tmp_i7_fu_874_p1 ;
   z1_fu_1156_p2__temp = z1_fu_1156_p2 ;
   tmp_39_fu_713_p1__temp = tmp_39_fu_713_p1 ;
   aSig_fu_299_p1__temp = aSig_fu_299_p1 ;
   tmp_43_i_cast_fu_1224_p1__temp = tmp_43_i_cast_fu_1224_p1 ;
   zSig0_3_fu_1328_p3__temp = zSig0_3_fu_1328_p3 ;
   tmp_22_fu_607_p4__temp = tmp_22_fu_607_p4 ;
   zMiddleA_reg_1593__temp = zMiddleA_reg_1593 ;
   z1_2_reg_1624__temp = z1_2_reg_1624 ;
   bSig_1_cast_reg_1382__temp = bSig_1_cast_reg_1382 ;
   tmp_49_fu_525_p2__temp = tmp_49_fu_525_p2 ;
   z1_reg_1588__temp = z1_reg_1588 ;
   b_assign_mux_i_fu_735_p3__temp = b_assign_mux_i_fu_735_p3 ;
   tmp_10_fu_779_p3__temp = tmp_10_fu_779_p3 ;
   tmp_i6_fu_487_p3__temp = tmp_i6_fu_487_p3 ;
   a_assign_1_fu_743_p3__temp = a_assign_1_fu_743_p3 ;
   grp_fu_246_p0__temp = grp_fu_246_p0 ;
   zSig0_3_reg_1635__temp = zSig0_3_reg_1635 ;
   tmp_i_i2_fu_495_p3__temp = tmp_i_i2_fu_495_p3 ;
   tmp_45_fu_509_p1__temp = tmp_45_fu_509_p1 ;
   tmp_38_i_fu_1172_p1__temp = tmp_38_i_fu_1172_p1 ;
   zMiddleB_fu_1176_p2__temp = zMiddleB_fu_1176_p2 ;
   tmp_i5_fu_631_p3__temp = tmp_i5_fu_631_p3 ;
   zMiddleA_2_reg_1619__temp = zMiddleA_2_reg_1619 ;
   tmp_45_i_fu_1232_p1__temp = tmp_45_i_fu_1232_p1 ;
   tmp_i8_fu_1002_p3__temp = tmp_i8_fu_1002_p3 ;
   ap_phi_mux_p_0_phi_fu_210_p18__temp = ap_phi_mux_p_0_phi_fu_210_p18 ;
   tmp_69_fu_1249_p1__temp = tmp_69_fu_1249_p1 ;
   tmp_52_fu_551_p1__temp = tmp_52_fu_551_p1 ;
   tmp_35_fu_1245_p1__temp = tmp_35_fu_1245_p1 ;
   aSig2_reg_169__temp = aSig2_reg_169 ;
   tmp_56_fu_1308_p4__temp = tmp_56_fu_1308_p4 ;
   tmp_34_i1_fu_639_p2__temp = tmp_34_i1_fu_639_p2 ;
   aSig_1_cast_reg_1366__temp = aSig_1_cast_reg_1366 ;
   tmp_38_fu_687_p2__temp = tmp_38_fu_687_p2 ;
   z0_1_i_fu_1236_p2__temp = z0_1_i_fu_1236_p2 ;
   bSig_fu_330_p1__temp = bSig_fu_330_p1 ;
   grp_roundAndPackFloat64_fu_232_ap_return__temp = grp_roundAndPackFloat64_fu_232_ap_return ;
   tmp_i_fu_751_p3__temp = tmp_i_fu_751_p3 ;
   tmp_80_i_i_i1_fu_1020_p1__temp = tmp_80_i_i_i1_fu_1020_p1 ;
   tmp_23_fu_617_p3__temp = tmp_23_fu_617_p3 ;
   zSigPtr_temp_fu_878_p2__temp = zSigPtr_temp_fu_878_p2 ;
   zMiddleB_reg_1598__temp = zMiddleB_reg_1598 ;
   grp_fu_271_p2__temp = grp_fu_271_p2 ;
   zMiddleA_1_fu_1188_p2__temp = zMiddleA_1_fu_1188_p2 ;
   aSig_1_cast_fu_304_p1__temp = aSig_1_cast_fu_304_p1 ;
   bSig2_reg_188__temp = bSig2_reg_188 ;
   bSig_reg_1377__temp = bSig_reg_1377 ;
   grp_fu_277_p2__temp = grp_fu_277_p2 ;
   zMiddleA_fu_1166_p2__temp = zMiddleA_fu_1166_p2 ;
   a_assign_6_fu_581_p3__temp = a_assign_6_fu_581_p3 ;
   tmp_14_fu_1282_p4__temp = tmp_14_fu_1282_p4 ;
   z1_2_fu_1213_p2__temp = z1_2_fu_1213_p2 ;
   tmp_36_i_fu_1152_p1__temp = tmp_36_i_fu_1152_p1 ;
   tmp_i9_12_fu_1076_p1__temp = tmp_i9_12_fu_1076_p1 ;
   tmp_36_fu_671_p1__temp = tmp_36_fu_671_p1 ;
   zSigPtr_temp_1_fu_1080_p2__temp = zSigPtr_temp_1_fu_1080_p2 ;
   zSig0_2_fu_1318_p4__temp = zSig0_2_fu_1318_p4 ;

       ap_return_preg = 0 ;
       grp_roundAndPackFloat64_fu_232_ap_start_reg = 0 ;
       aSig_1_cast_reg_1366 = aSig_1_cast_reg_1366 & 4503599627370495 ;
       bSig_1_cast_reg_1382 = bSig_1_cast_reg_1382 & 4503599627370495 ;
       bExp_cast_reg_1393 = bExp_cast_reg_1393 & 2047 ;
       z1_reg_1588 = z1_reg_1588 & 18446744073709549568 ;
       zMiddleA_2_reg_1619 = zMiddleA_2_reg_1619 & 18446744069414584320 ;
       z1_2_reg_1624 = z1_2_reg_1624 & 18446744073709549568 ;
       countLeadingZerosHig_ce0 = 0;
               tmp_28_fu_898_p2 =   ( bExp_reg_1388__temp  == 0 ? 1 :  0 ) ;
               tmp_28_reg_1513 =  tmp_28_reg_1513__temp ;
	
       if((tmp_28_reg_1513 == 1) && (1 == ap_CS_fsm_state7))
       {
           bExp2_reg_197 =   ( 12 - shiftCount_4_reg_1562__temp  ) ;
       }
       if((tmp_28_reg_1513 == 1) && (1 == ap_CS_fsm_state7))
       {
           bSig2_reg_188 =   ( bSig_1_cast_reg_1382__temp  <<  ( 117 + shiftCount_4_reg_1562__temp  )  ) ;
       }
       if(1 == ap_CS_fsm_state7)
       {
           tmp_65_reg_1578 =   ( aSig2_reg_169__temp  & 4194303 ) ;
           tmp_4_reg_1583 =   (  ( aSig2_reg_169__temp  >> 22 )  & 4294967295 ) ;
       }
       goto ap_ST_fsm_state8;

   ap_ST_fsm_state8:
	printf("state 8\n");
	ap_CS_fsm_state1 = 0;
	ap_CS_fsm_state2 = 0;
	ap_CS_fsm_state3 = 0;
	ap_CS_fsm_state4 = 0;
	ap_CS_fsm_state5 = 0;
	ap_CS_fsm_state6 = 0;
	ap_CS_fsm_state7 = 0;
	ap_CS_fsm_state8 = 1;
	ap_CS_fsm_state9 = 0;
	ap_CS_fsm_state10 = 0;
	ap_CS_fsm_state11 = 0;
	ap_CS_fsm_state12 = 0;
	ap_CS_fsm_state13 = 0;
   zMiddleA_fu_1166_p1__temp = zMiddleA_fu_1166_p1 ;
   ap_CS_fsm__temp = ap_CS_fsm ;
   tmp_74_i_i1_fu_513_p2__temp = tmp_74_i_i1_fu_513_p2 ;
   b_temp10__temp = b_temp10 ;
   tmp_60_fu_903_p4__temp = tmp_60_fu_903_p4 ;
   tmp_19_fu_379_p2__temp = tmp_19_fu_379_p2 ;
   ap_CS_fsm_state5__temp = ap_CS_fsm_state5 ;
   tmp_70_reg_1630_temp42__temp = tmp_70_reg_1630_temp42 ;
   icmp1_fu_912_p2_temp3__temp = icmp1_fu_912_p2_temp3 ;
   countLeadingZerosHig_6_fu_1046_p1__temp = countLeadingZerosHig_6_fu_1046_p1 ;
   tmp_i9_fu_729_p2__temp = tmp_i9_fu_729_p2 ;
   tmp_12_fu_1270_p2__temp = tmp_12_fu_1270_p2 ;
   aSig2_reg_169_201__temp = aSig2_reg_169_201 ;
   z1_fu_1156_p2_temp100__temp = z1_fu_1156_p2_temp100 ;
   tmp_39_i_fu_1192_p2__temp = tmp_39_i_fu_1192_p2 ;
   tmp_i2_i1_fu_531_p2_temp4__temp = tmp_i2_i1_fu_531_p2_temp4 ;
   a_temp9__temp = a_temp9 ;
   countLeadingZerosHig_ce0__temp = countLeadingZerosHig_ce0 ;
   zExp_fu_1353_p2__temp = zExp_fu_1353_p2 ;
   tmp_74_i6_i_fu_717_p2__temp = tmp_74_i6_i_fu_717_p2 ;
   tmp_70_fu_1300_p3_temp48__temp = tmp_70_fu_1300_p3_temp48 ;
   tmp_4_reg_1583__temp = tmp_4_reg_1583 ;
   grp_fu_287_p2__temp = grp_fu_287_p2 ;
   aSig2_reg_169_2001__temp = aSig2_reg_169_2001 ;
   icmp_fu_395_p2__temp = icmp_fu_395_p2 ;
   zMiddleA_2_fu_1207_p2_temp100__temp = zMiddleA_2_fu_1207_p2_temp100 ;
   tmp_56_fu_1308_p4_temp46__temp = tmp_56_fu_1308_p4_temp46 ;
   icmp2_fu_952_p2_temp11__temp = icmp2_fu_952_p2_temp11 ;
   aExp_fu_308_p4__temp = aExp_fu_308_p4 ;
   shiftCount_fu_830_p3__temp = shiftCount_fu_830_p3 ;
   icmp3_reg_1552_temp17__temp = icmp3_reg_1552_temp17 ;
   grp_roundAndPackFloat64_fu_232_float_exception_flag_o_ap_vld__temp = grp_roundAndPackFloat64_fu_232_float_exception_flag_o_ap_vld ;
   tmp_44_i_fu_1228_p2__temp = tmp_44_i_fu_1228_p2 ;
   z1_reg_1588_temp100__temp = z1_reg_1588_temp100 ;
   tmp_58_fu_443_p2__temp = tmp_58_fu_443_p2 ;
   ap_CS_fsm_state11__temp = ap_CS_fsm_state11 ;
   icmp6_reg_1425__temp = icmp6_reg_1425 ;
   tmp_30_fu_322_p3__temp = tmp_30_fu_322_p3 ;
   zMiddleA_2_fu_1207_p2_temp101__temp = zMiddleA_2_fu_1207_p2_temp101 ;
   tmp_64_reg_1532__temp = tmp_64_reg_1532 ;
   tmp_22_fu_607_p4_temp26__temp = tmp_22_fu_607_p4_temp26 ;
   shiftCount_1_i_i_i_fu_837_p3__temp = shiftCount_1_i_i_i_fu_837_p3 ;
   tmp_43_i_fu_1218_p3__temp = tmp_43_i_fu_1218_p3 ;
   aSig_1_cast_fu_304_p1_temp100__temp = aSig_1_cast_fu_304_p1_temp100 ;
   zExpPtr_temp_1_fu_1085_p2__temp = zExpPtr_temp_1_fu_1085_p2 ;
   b_temp28__temp = b_temp28 ;
   icmp2_reg_1526__temp = icmp2_reg_1526 ;
   tmp_8_fu_763_p2__temp = tmp_8_fu_763_p2 ;
   a_temp27__temp = a_temp27 ;
   icmp9_fu_807_p2_temp15__temp = icmp9_fu_807_p2_temp15 ;
   tmp_29_reg_1517__temp = tmp_29_reg_1517 ;
   grp_roundAndPackFloat64_fu_232_ap_ready__temp = grp_roundAndPackFloat64_fu_232_ap_ready ;
   ap_CS_fsm_state6__temp = ap_CS_fsm_state6 ;
   bExp_cast_reg_1393_temp100__temp = bExp_cast_reg_1393_temp100 ;
   grp_fu_246_p2__temp = grp_fu_246_p2 ;
   shiftCount_3_cast_fu_870_p1__temp = shiftCount_3_cast_fu_870_p1 ;
   zExpPtr_temp_cast_fu_889_p1__temp = zExpPtr_temp_cast_fu_889_p1 ;
   tmp_74_i_i_fu_675_p2__temp = tmp_74_i_i_fu_675_p2 ;
   a_temp30__temp = a_temp30 ;
   tmp_28_fu_898_p2__temp = tmp_28_fu_898_p2 ;
   tmp_i2_fu_567_p2__temp = tmp_i2_fu_567_p2 ;
   ap_CS_fsm_state3__temp = ap_CS_fsm_state3 ;
   icmp2_reg_1526_temp19__temp = icmp2_reg_1526_temp19 ;
   ap_CS_fsm_state13__temp = ap_CS_fsm_state13 ;
   a_temp25__temp = a_temp25 ;
   z0_2_fu_1253_p2_temp32__temp = z0_2_fu_1253_p2_temp32 ;
   tmp_i4_i_fu_707_p2__temp = tmp_i4_i_fu_707_p2 ;
   tmp_56_fu_1308_p4_temp47__temp = tmp_56_fu_1308_p4_temp47 ;
   countLeadingZerosHig_3_fu_844_p1__temp = countLeadingZerosHig_3_fu_844_p1 ;
   z1_fu_1156_p2_temp101__temp = z1_fu_1156_p2_temp101 ;
   aSig_1_cast_fu_304_p1_temp101__temp = aSig_1_cast_fu_304_p1_temp101 ;
   p_a_i_i_i_fu_449_p3_temp1002__temp = p_a_i_i_i_fu_449_p3_temp1002 ;
   bExp_reg_1388__temp = bExp_reg_1388 ;
   p_v_fu_1014_p3__temp = p_v_fu_1014_p3 ;
   tmp_19_reg_1412__temp = tmp_19_reg_1412 ;
   grp_roundAndPackFloat64_fu_232_ap_start__temp = grp_roundAndPackFloat64_fu_232_ap_start ;
   shiftCount_1_i_i_i1_fu_1039_p3__temp = shiftCount_1_i_i_i1_fu_1039_p3 ;
   aLow_fu_1108_p3__temp = aLow_fu_1108_p3 ;
   p_i_i_i_fu_823_p3__temp = p_i_i_i_fu_823_p3 ;
   b_temp39__temp = b_temp39 ;
   zMiddleA_1_fu_1188_p2_temp201__temp = zMiddleA_1_fu_1188_p2_temp201 ;
   a_assign_2_fu_934_p3_temp34__temp = a_assign_2_fu_934_p3_temp34 ;
   icmp_fu_395_p2_temp5__temp = icmp_fu_395_p2_temp5 ;
   tmp_i2_i1_fu_531_p2__temp = tmp_i2_i1_fu_531_p2 ;
   icmp3_fu_1009_p2__temp = icmp3_fu_1009_p2 ;
   countLeadingZerosHig_address0__temp = countLeadingZerosHig_address0 ;
   icmp9_reg_1492__temp = icmp9_reg_1492 ;
   tmp_70_fu_1300_p3__temp = tmp_70_fu_1300_p3 ;
   zExpPtr_temp_1_cast_fu_1090_p1__temp = zExpPtr_temp_1_cast_fu_1090_p1 ;
   tmp29_fu_848_p3__temp = tmp29_fu_848_p3 ;
   tmp_13_fu_1276_p2__temp = tmp_13_fu_1276_p2 ;
   a_assign_s_fu_419_p3__temp = a_assign_s_fu_419_p3 ;
   aHigh_fu_1115_p2__temp = aHigh_fu_1115_p2 ;
   bExp_cast_fu_349_p1_temp100__temp = bExp_cast_fu_349_p1_temp100 ;
   zMiddleB_fu_1176_p0__temp = zMiddleB_fu_1176_p0 ;
   tmp_47_reg_1441__temp = tmp_47_reg_1441 ;
   icmp1_fu_912_p2__temp = icmp1_fu_912_p2 ;
   tmp_46_reg_1436__temp = tmp_46_reg_1436 ;
   z0_2_cast_fu_1259_p2_temp101__temp = z0_2_cast_fu_1259_p2_temp101 ;
   tmp_75_i_i1_fu_519_p2__temp = tmp_75_i_i1_fu_519_p2 ;
   icmp6_fu_437_p2_temp12__temp = icmp6_fu_437_p2_temp12 ;
   grp_roundAndPackFloat64_fu_232_float_exception_flag_o__temp = grp_roundAndPackFloat64_fu_232_float_exception_flag_o ;
   bLow_fu_1124_p3__temp = bLow_fu_1124_p3 ;
   aExp2_cast_reg_1508__temp = aExp2_cast_reg_1508 ;
   bSig_1_cast_fu_335_p1_temp101__temp = bSig_1_cast_fu_335_p1_temp101 ;
   tmp_44_fu_405_p4__temp = tmp_44_fu_405_p4 ;
   icmp_reg_1420_temp21__temp = icmp_reg_1420_temp21 ;
   z1_fu_1156_p0__temp = z1_fu_1156_p0 ;
   z1_2_reg_1624_temp100__temp = z1_2_reg_1624_temp100 ;
   grp_roundAndPackFloat64_fu_232_ap_done__temp = grp_roundAndPackFloat64_fu_232_ap_done ;
   tmp_70_reg_1630__temp = tmp_70_reg_1630 ;
   tmp_63_fu_958_p2__temp = tmp_63_fu_958_p2 ;
   tmp_i_i_fu_665_p2__temp = tmp_i_i_fu_665_p2 ;
   tmp_15_fu_373_p2__temp = tmp_15_fu_373_p2 ;
   z1_2_fu_1213_p2_temp101__temp = z1_2_fu_1213_p2_temp101 ;
   p_a_i_i_i1_fu_964_p3_temp1002__temp = p_a_i_i_i1_fu_964_p3_temp1002 ;
   tmp_68_fu_1241_p1__temp = tmp_68_fu_1241_p1 ;
   tmp_65_reg_1578__temp = tmp_65_reg_1578 ;
   ap_CS_fsm_state2__temp = ap_CS_fsm_state2 ;
   tmp_27_fu_415_p1__temp = tmp_27_fu_415_p1 ;
   tmp_51_reg_1542__temp = tmp_51_reg_1542 ;
   grp_fu_251_p4__temp = grp_fu_251_p4 ;
   shiftCount_2_fu_865_p2__temp = shiftCount_2_fu_865_p2 ;
   zExp2_v_cast_cast_fu_1336_p3__temp = zExp2_v_cast_cast_fu_1336_p3 ;
   tmp33_cast_fu_1057_p1__temp = tmp33_cast_fu_1057_p1 ;
   zMiddleB_fu_1176_p1__temp = zMiddleB_fu_1176_p1 ;
   aExp2_reg_179__temp = aExp2_reg_179 ;
   icmp2_reg_1526_temp13__temp = icmp2_reg_1526_temp13 ;
   grp_roundAndPackFloat64_fu_232_ap_start_reg__temp = grp_roundAndPackFloat64_fu_232_ap_start_reg ;
   grp_roundAndPackFloat64_fu_232_ap_idle__temp = grp_roundAndPackFloat64_fu_232_ap_idle ;
   tmp_16_fu_645_p2__temp = tmp_16_fu_645_p2 ;
   tmp_75_i7_i1_fu_561_p2_temp7__temp = tmp_75_i7_i1_fu_561_p2_temp7 ;
   b_temp1500__temp = b_temp1500 ;
   p_a_i_i_i_fu_449_p3__temp = p_a_i_i_i_fu_449_p3 ;
   b_temp6__temp = b_temp6 ;
   tmp_i2_i_fu_693_p2_temp2__temp = tmp_i2_i_fu_693_p2_temp2 ;
   bExp_cast_fu_349_p1_temp101__temp = bExp_cast_fu_349_p1_temp101 ;
   tmp_48_fu_921_p4__temp = tmp_48_fu_921_p4 ;
   tmp_57_fu_427_p4__temp = tmp_57_fu_427_p4 ;
   ap_CS_fsm_state8__temp = ap_CS_fsm_state8 ;
   aExp2_cast_fu_894_p1__temp = aExp2_cast_fu_894_p1 ;
   tmp_40_fu_759_p1__temp = tmp_40_fu_759_p1 ;
   icmp1_reg_1521__temp = icmp1_reg_1521 ;
   icmp_reg_1420__temp = icmp_reg_1420 ;
   icmp1_reg_1521_temp22__temp = icmp1_reg_1521_temp22 ;
   tmp34_cast_fu_1349_p1__temp = tmp34_cast_fu_1349_p1 ;
   tmp_55_fu_401_p1__temp = tmp_55_fu_401_p1 ;
   tmp_53_fu_385_p4__temp = tmp_53_fu_385_p4 ;
   ap_CS_fsm_state4__temp = ap_CS_fsm_state4 ;
   ap_CS_fsm_state12__temp = ap_CS_fsm_state12 ;
   bHigh_fu_1142_p2__temp = bHigh_fu_1142_p2 ;
   tmp_39_i_reg_1609__temp = tmp_39_i_reg_1609 ;
   tmp_75_i_i_fu_681_p2__temp = tmp_75_i_i_fu_681_p2 ;
   bSig_1_cast_reg_1382_temp100__temp = bSig_1_cast_reg_1382_temp100 ;
   a_assign_s_fu_419_p3_temp33__temp = a_assign_s_fu_419_p3_temp33 ;
   p_a_i_i_i_fu_449_p3_temp101__temp = p_a_i_i_i_fu_449_p3_temp101 ;
   tmp33_fu_1050_p3__temp = tmp33_fu_1050_p3 ;
   tmp_50_reg_1537__temp = tmp_50_reg_1537 ;
   grp_fu_261_p4__temp = grp_fu_261_p4 ;
   z0_2_cast_fu_1259_p2_temp1001__temp = z0_2_cast_fu_1259_p2_temp1001 ;
   p_i_i_i1_fu_1025_p3__temp = p_i_i_i1_fu_1025_p3 ;
   p_a_i_i_i1_fu_964_p3__temp = p_a_i_i_i1_fu_964_p3 ;
   tmp_i4_i1_fu_545_p2__temp = tmp_i4_i1_fu_545_p2 ;
   z1_fu_1156_p1__temp = z1_fu_1156_p1 ;
   tmp_31_fu_930_p1__temp = tmp_31_fu_930_p1 ;
   shiftCount_4_reg_1562__temp = shiftCount_4_reg_1562 ;
   tmp_75_i7_i1_fu_561_p2__temp = tmp_75_i7_i1_fu_561_p2 ;
   zSign_fu_361_p2__temp = zSign_fu_361_p2 ;
   a_temp32__temp = a_temp32 ;
   zMiddleA_fu_1166_p0__temp = zMiddleA_fu_1166_p0 ;
   tmp_42_fu_597_p1__temp = tmp_42_fu_597_p1 ;
   shiftCount_5_fu_1067_p2__temp = shiftCount_5_fu_1067_p2 ;
   tmp_54_reg_1614__temp = tmp_54_reg_1614 ;
   a_temp1__temp = a_temp1 ;
   ap_CS_fsm_state10__temp = ap_CS_fsm_state10 ;
   tmp_39_i_reg_1609_temp29__temp = tmp_39_i_reg_1609_temp29 ;
   zExp_reg_1640__temp = zExp_reg_1640 ;
   zSign_reg_1398__temp = zSign_reg_1398 ;
   grp_fu_241_p2__temp = grp_fu_241_p2 ;
   ap_phi_mux_aExp2_phi_fu_182_p4__temp = ap_phi_mux_aExp2_phi_fu_182_p4 ;
   p_a_i_i_i_fu_449_p3_temp1001__temp = p_a_i_i_i_fu_449_p3_temp1001 ;
   aExp_cast_fu_318_p1__temp = aExp_cast_fu_318_p1 ;
   tmp_9_fu_769_p4_temp23__temp = tmp_9_fu_769_p4_temp23 ;
   tmp_reg_1404__temp = tmp_reg_1404 ;
   tmp_66_fu_1120_p1__temp = tmp_66_fu_1120_p1 ;
   icmp3_reg_1552__temp = icmp3_reg_1552 ;
   or_cond_fu_651_p2__temp = or_cond_fu_651_p2 ;
   tmp_62_fu_942_p4__temp = tmp_62_fu_942_p4 ;
   bSig_1_cast_fu_335_p1_temp100__temp = bSig_1_cast_fu_335_p1_temp100 ;
   icmp2_fu_952_p2__temp = icmp2_fu_952_p2 ;
   tmp_i_i1_fu_503_p2__temp = tmp_i_i1_fu_503_p2 ;
   tmp_28_reg_1513__temp = tmp_28_reg_1513 ;
   tmp_34_fu_353_p3__temp = tmp_34_fu_353_p3 ;
   icmp6_reg_1425_temp14__temp = icmp6_reg_1425_temp14 ;
   zMiddleA_2_reg_1619_temp100__temp = zMiddleA_2_reg_1619_temp100 ;
   bExp_fu_339_p4__temp = bExp_fu_339_p4 ;
   zMiddleA_2_fu_1207_p2_temp102__temp = zMiddleA_2_fu_1207_p2_temp102 ;
   tmp_24_fu_625_p2__temp = tmp_24_fu_625_p2 ;
   ap_CS_fsm_state7__temp = ap_CS_fsm_state7 ;
   zExpPtr_temp_fu_884_p2__temp = zExpPtr_temp_fu_884_p2 ;
   b_temp31__temp = b_temp31 ;
   tmp_20_fu_787_p2__temp = tmp_20_fu_787_p2 ;
   ap_CS_fsm_state1__temp = ap_CS_fsm_state1 ;
   shiftCount_1_fu_859_p2__temp = shiftCount_1_fu_859_p2 ;
   shiftCount_7_cast_fu_1072_p1__temp = shiftCount_7_cast_fu_1072_p1 ;
   ap_NS_fsm__temp = ap_NS_fsm ;
   p_a_i_i_i1_fu_964_p3_temp1001__temp = p_a_i_i_i1_fu_964_p3_temp1001 ;
   shiftCount_1_reg_1502__temp = shiftCount_1_reg_1502 ;
   tmp_i2_i_fu_693_p2__temp = tmp_i2_i_fu_693_p2 ;
   p_a_i_i_i_fu_449_p3_temp102__temp = p_a_i_i_i_fu_449_p3_temp102 ;
   z0_fu_1182_p1__temp = z0_fu_1182_p1 ;
   icmp3_fu_1009_p2_temp16__temp = icmp3_fu_1009_p2_temp16 ;
   icmp9_fu_807_p2__temp = icmp9_fu_807_p2 ;
   tmp_21_fu_601_p2__temp = tmp_21_fu_601_p2 ;
   countLeadingZerosHig_q0__temp = countLeadingZerosHig_q0 ;
   tmp_61_fu_918_p1__temp = tmp_61_fu_918_p1 ;
   bExp2_reg_197__temp = bExp2_reg_197 ;
   tmp_6_fu_1132_p4__temp = tmp_6_fu_1132_p4 ;
   ap_CS_fsm_state9__temp = ap_CS_fsm_state9 ;
   tmp_i2_fu_567_p2_temp41__temp = tmp_i2_fu_567_p2_temp41 ;
   a_assign_2_fu_934_p3__temp = a_assign_2_fu_934_p3 ;
   icmp6_fu_437_p2__temp = icmp6_fu_437_p2 ;
   tmp_14_fu_1282_p4_temp45__temp = tmp_14_fu_1282_p4_temp45 ;
   bExp_cast_fu_349_p1__temp = bExp_cast_fu_349_p1 ;
   bExp_cast_reg_1393__temp = bExp_cast_reg_1393 ;
   z1_2_fu_1213_p2_temp100__temp = z1_2_fu_1213_p2_temp100 ;
   p_v1_fu_812_p3__temp = p_v1_fu_812_p3 ;
   p_a_i_i_i1_fu_964_p3_temp102__temp = p_a_i_i_i1_fu_964_p3_temp102 ;
   icmp6_reg_1425_temp20__temp = icmp6_reg_1425_temp20 ;
   shiftCount_3_fu_1032_p3__temp = shiftCount_3_fu_1032_p3 ;
   bSig2_reg_188_temp36__temp = bSig2_reg_188_temp36 ;
   b_temp34__temp = b_temp34 ;
   tmp_75_i7_i_fu_723_p2_temp8__temp = tmp_75_i7_i_fu_723_p2_temp8 ;
   tmp_65_fu_1094_p1__temp = tmp_65_fu_1094_p1 ;
   z0_2_cast_fu_1259_p2_temp38__temp = z0_2_cast_fu_1259_p2_temp38 ;
   zMiddleA_1_fu_1188_p2_temp2001__temp = zMiddleA_1_fu_1188_p2_temp2001 ;
   tmp_fu_367_p2__temp = tmp_fu_367_p2 ;
   tmp_32_fu_1265_p2__temp = tmp_32_fu_1265_p2 ;
   float_exception_flag__temp = float_exception_flag ;
   tmp_74_i6_i1_fu_555_p2__temp = tmp_74_i6_i1_fu_555_p2 ;
   shiftCount_4_fu_1061_p2__temp = shiftCount_4_fu_1061_p2 ;
   aSig_1_cast_reg_1366_temp100__temp = aSig_1_cast_reg_1366_temp100 ;
   tmp32_cast_fu_855_p1__temp = tmp32_cast_fu_855_p1 ;
   z0_fu_1182_p0__temp = z0_fu_1182_p0 ;
   tmp_25_reg_1416__temp = tmp_25_reg_1416 ;
   tmp_75_i7_i_fu_723_p2__temp = tmp_75_i7_i_fu_723_p2 ;
   p_a_i_i_i1_fu_964_p3_temp101__temp = p_a_i_i_i1_fu_964_p3_temp101 ;
   icmp9_reg_1492_temp18__temp = icmp9_reg_1492_temp18 ;
   tmp_15_reg_1408__temp = tmp_15_reg_1408 ;
   b_temp150__temp = b_temp150 ;
   tmp_59_reg_1431__temp = tmp_59_reg_1431 ;
   tmp_i9_fu_729_p2_temp41__temp = tmp_i9_fu_729_p2_temp41 ;
   tmp34_fu_1343_p2__temp = tmp34_fu_1343_p2 ;
   z0_2_fu_1253_p2_temp24__temp = z0_2_fu_1253_p2_temp24 ;
   z0_2_fu_1253_p2__temp = z0_2_fu_1253_p2 ;
   tmp_37_i_fu_1162_p1__temp = tmp_37_i_fu_1162_p1 ;
   ap_return_preg__temp = ap_return_preg ;
   zSig0_1_fu_1292_p3__temp = zSig0_1_fu_1292_p3 ;
   tmp_9_fu_769_p4__temp = tmp_9_fu_769_p4 ;
   tmp_35_i_fu_1148_p1__temp = tmp_35_i_fu_1148_p1 ;
   tmp_i_i3_fu_657_p3__temp = tmp_i_i3_fu_657_p3 ;
   z0_fu_1182_p2__temp = z0_fu_1182_p2 ;
   tmp_i4_fu_793_p3__temp = tmp_i4_fu_793_p3 ;
   tmp_i3_i1_fu_537_p3__temp = tmp_i3_i1_fu_537_p3 ;
   z0_reg_1604__temp = z0_reg_1604 ;
   tmp_i1_fu_589_p3__temp = tmp_i1_fu_589_p3 ;
   tmp_80_i_i_i_fu_818_p1__temp = tmp_80_i_i_i_fu_818_p1 ;
   tmp_37_reg_1645__temp = tmp_37_reg_1645 ;
   b_assign_mux_i1_fu_573_p3__temp = b_assign_mux_i1_fu_573_p3 ;
   z0_2_cast_fu_1259_p2__temp = z0_2_cast_fu_1259_p2 ;
   tmp_34_i_fu_801_p2__temp = tmp_34_i_fu_801_p2 ;
   p_0_reg_206__temp = p_0_reg_206 ;
   zMiddleA_2_fu_1207_p2__temp = zMiddleA_2_fu_1207_p2 ;
   bSig_1_cast_fu_335_p1__temp = bSig_1_cast_fu_335_p1 ;
   tmp_i3_i_fu_699_p3__temp = tmp_i3_i_fu_699_p3 ;
   tmp_i7_fu_874_p1__temp = tmp_i7_fu_874_p1 ;
   z1_fu_1156_p2__temp = z1_fu_1156_p2 ;
   tmp_39_fu_713_p1__temp = tmp_39_fu_713_p1 ;
   aSig_fu_299_p1__temp = aSig_fu_299_p1 ;
   tmp_43_i_cast_fu_1224_p1__temp = tmp_43_i_cast_fu_1224_p1 ;
   zSig0_3_fu_1328_p3__temp = zSig0_3_fu_1328_p3 ;
   tmp_22_fu_607_p4__temp = tmp_22_fu_607_p4 ;
   zMiddleA_reg_1593__temp = zMiddleA_reg_1593 ;
   z1_2_reg_1624__temp = z1_2_reg_1624 ;
   bSig_1_cast_reg_1382__temp = bSig_1_cast_reg_1382 ;
   tmp_49_fu_525_p2__temp = tmp_49_fu_525_p2 ;
   z1_reg_1588__temp = z1_reg_1588 ;
   b_assign_mux_i_fu_735_p3__temp = b_assign_mux_i_fu_735_p3 ;
   tmp_10_fu_779_p3__temp = tmp_10_fu_779_p3 ;
   tmp_i6_fu_487_p3__temp = tmp_i6_fu_487_p3 ;
   a_assign_1_fu_743_p3__temp = a_assign_1_fu_743_p3 ;
   grp_fu_246_p0__temp = grp_fu_246_p0 ;
   zSig0_3_reg_1635__temp = zSig0_3_reg_1635 ;
   tmp_i_i2_fu_495_p3__temp = tmp_i_i2_fu_495_p3 ;
   tmp_45_fu_509_p1__temp = tmp_45_fu_509_p1 ;
   tmp_38_i_fu_1172_p1__temp = tmp_38_i_fu_1172_p1 ;
   zMiddleB_fu_1176_p2__temp = zMiddleB_fu_1176_p2 ;
   tmp_i5_fu_631_p3__temp = tmp_i5_fu_631_p3 ;
   zMiddleA_2_reg_1619__temp = zMiddleA_2_reg_1619 ;
   tmp_45_i_fu_1232_p1__temp = tmp_45_i_fu_1232_p1 ;
   tmp_i8_fu_1002_p3__temp = tmp_i8_fu_1002_p3 ;
   ap_phi_mux_p_0_phi_fu_210_p18__temp = ap_phi_mux_p_0_phi_fu_210_p18 ;
   tmp_69_fu_1249_p1__temp = tmp_69_fu_1249_p1 ;
   tmp_52_fu_551_p1__temp = tmp_52_fu_551_p1 ;
   tmp_35_fu_1245_p1__temp = tmp_35_fu_1245_p1 ;
   aSig2_reg_169__temp = aSig2_reg_169 ;
   tmp_56_fu_1308_p4__temp = tmp_56_fu_1308_p4 ;
   tmp_34_i1_fu_639_p2__temp = tmp_34_i1_fu_639_p2 ;
   aSig_1_cast_reg_1366__temp = aSig_1_cast_reg_1366 ;
   tmp_38_fu_687_p2__temp = tmp_38_fu_687_p2 ;
   z0_1_i_fu_1236_p2__temp = z0_1_i_fu_1236_p2 ;
   bSig_fu_330_p1__temp = bSig_fu_330_p1 ;
   grp_roundAndPackFloat64_fu_232_ap_return__temp = grp_roundAndPackFloat64_fu_232_ap_return ;
   tmp_i_fu_751_p3__temp = tmp_i_fu_751_p3 ;
   tmp_80_i_i_i1_fu_1020_p1__temp = tmp_80_i_i_i1_fu_1020_p1 ;
   tmp_23_fu_617_p3__temp = tmp_23_fu_617_p3 ;
   zSigPtr_temp_fu_878_p2__temp = zSigPtr_temp_fu_878_p2 ;
   zMiddleB_reg_1598__temp = zMiddleB_reg_1598 ;
   grp_fu_271_p2__temp = grp_fu_271_p2 ;
   zMiddleA_1_fu_1188_p2__temp = zMiddleA_1_fu_1188_p2 ;
   aSig_1_cast_fu_304_p1__temp = aSig_1_cast_fu_304_p1 ;
   bSig2_reg_188__temp = bSig2_reg_188 ;
   bSig_reg_1377__temp = bSig_reg_1377 ;
   grp_fu_277_p2__temp = grp_fu_277_p2 ;
   zMiddleA_fu_1166_p2__temp = zMiddleA_fu_1166_p2 ;
   a_assign_6_fu_581_p3__temp = a_assign_6_fu_581_p3 ;
   tmp_14_fu_1282_p4__temp = tmp_14_fu_1282_p4 ;
   z1_2_fu_1213_p2__temp = z1_2_fu_1213_p2 ;
   tmp_36_i_fu_1152_p1__temp = tmp_36_i_fu_1152_p1 ;
   tmp_i9_12_fu_1076_p1__temp = tmp_i9_12_fu_1076_p1 ;
   tmp_36_fu_671_p1__temp = tmp_36_fu_671_p1 ;
   zSigPtr_temp_1_fu_1080_p2__temp = zSigPtr_temp_1_fu_1080_p2 ;
   zSig0_2_fu_1318_p4__temp = zSig0_2_fu_1318_p4 ;

       ap_return_preg = 0 ;
       grp_roundAndPackFloat64_fu_232_ap_start_reg = 0 ;
       aSig_1_cast_reg_1366 = aSig_1_cast_reg_1366 & 4503599627370495 ;
       bSig_1_cast_reg_1382 = bSig_1_cast_reg_1382 & 4503599627370495 ;
       bExp_cast_reg_1393 = bExp_cast_reg_1393 & 2047 ;
       z1_reg_1588 = z1_reg_1588 & 18446744073709549568 ;
       zMiddleA_2_reg_1619 = zMiddleA_2_reg_1619 & 18446744069414584320 ;
       z1_2_reg_1624 = z1_2_reg_1624 & 18446744073709549568 ;
       countLeadingZerosHig_ce0 = 0;
       if(1 == ap_CS_fsm_state8)
       {
           zMiddleB_reg_1598 =   (  (  ( bSig2_reg_188__temp  & 2097151 )  << 11 )  *  ( tmp_4_reg_1583__temp  | 1073741824 )  ) ;
           zMiddleA_reg_1593 =   (  ( tmp_65_reg_1578__temp  << 10 )  *  (  (  ( bSig2_reg_188__temp  >> 21 )  & 4294967295 )  | 2147483648 )  ) ;
           z1_reg_1588 =   (  ( z1_reg_1588__temp  & 2047 )  |  (  (  ( tmp_65_reg_1578__temp  << 10 )  *  (  ( bSig2_reg_188__temp  & 2097151 )  << 11 )  )  & 18446744073709549568 )  ) ;
           z0_reg_1604 =   (  ( tmp_4_reg_1583__temp  | 1073741824 )  *  (  (  ( bSig2_reg_188__temp  >> 21 )  & 4294967295 )  | 2147483648 )  ) ;
	
	printf(" zMiddleB_reg_1598 %llu\n", zMiddleB_reg_1598);
	printf(" zMiddleA_reg_1593 %llu\n",zMiddleA_reg_1593);
	printf(" z1_reg_1588 %llu\n",z1_reg_1588);
	printf(" z0_reg_1604 %llu\n",z0_reg_1604);
       }
       goto ap_ST_fsm_state9;

   ap_ST_fsm_state9:
	printf("state 9\n");
	ap_CS_fsm_state1 = 0;
	ap_CS_fsm_state2 = 0;
	ap_CS_fsm_state3 = 0;
	ap_CS_fsm_state4 = 0;
	ap_CS_fsm_state5 = 0;
	ap_CS_fsm_state6 = 0;
	ap_CS_fsm_state7 = 0;
	ap_CS_fsm_state8 = 0;
	ap_CS_fsm_state9 = 1;
	ap_CS_fsm_state10 = 0;
	ap_CS_fsm_state11 = 0;
	ap_CS_fsm_state12 = 0;
	ap_CS_fsm_state13 = 0;
   zMiddleA_fu_1166_p1__temp = zMiddleA_fu_1166_p1 ;
   ap_CS_fsm__temp = ap_CS_fsm ;
   tmp_74_i_i1_fu_513_p2__temp = tmp_74_i_i1_fu_513_p2 ;
   b_temp10__temp = b_temp10 ;
   tmp_60_fu_903_p4__temp = tmp_60_fu_903_p4 ;
   tmp_19_fu_379_p2__temp = tmp_19_fu_379_p2 ;
   ap_CS_fsm_state5__temp = ap_CS_fsm_state5 ;
   tmp_70_reg_1630_temp42__temp = tmp_70_reg_1630_temp42 ;
   icmp1_fu_912_p2_temp3__temp = icmp1_fu_912_p2_temp3 ;
   countLeadingZerosHig_6_fu_1046_p1__temp = countLeadingZerosHig_6_fu_1046_p1 ;
   tmp_i9_fu_729_p2__temp = tmp_i9_fu_729_p2 ;
   tmp_12_fu_1270_p2__temp = tmp_12_fu_1270_p2 ;
   aSig2_reg_169_201__temp = aSig2_reg_169_201 ;
   z1_fu_1156_p2_temp100__temp = z1_fu_1156_p2_temp100 ;
   tmp_39_i_fu_1192_p2__temp = tmp_39_i_fu_1192_p2 ;
   tmp_i2_i1_fu_531_p2_temp4__temp = tmp_i2_i1_fu_531_p2_temp4 ;
   a_temp9__temp = a_temp9 ;
   countLeadingZerosHig_ce0__temp = countLeadingZerosHig_ce0 ;
   zExp_fu_1353_p2__temp = zExp_fu_1353_p2 ;
   tmp_74_i6_i_fu_717_p2__temp = tmp_74_i6_i_fu_717_p2 ;
   tmp_70_fu_1300_p3_temp48__temp = tmp_70_fu_1300_p3_temp48 ;
   tmp_4_reg_1583__temp = tmp_4_reg_1583 ;
   grp_fu_287_p2__temp = grp_fu_287_p2 ;
   aSig2_reg_169_2001__temp = aSig2_reg_169_2001 ;
   icmp_fu_395_p2__temp = icmp_fu_395_p2 ;
   zMiddleA_2_fu_1207_p2_temp100__temp = zMiddleA_2_fu_1207_p2_temp100 ;
   tmp_56_fu_1308_p4_temp46__temp = tmp_56_fu_1308_p4_temp46 ;
   icmp2_fu_952_p2_temp11__temp = icmp2_fu_952_p2_temp11 ;
   aExp_fu_308_p4__temp = aExp_fu_308_p4 ;
   shiftCount_fu_830_p3__temp = shiftCount_fu_830_p3 ;
   icmp3_reg_1552_temp17__temp = icmp3_reg_1552_temp17 ;
   grp_roundAndPackFloat64_fu_232_float_exception_flag_o_ap_vld__temp = grp_roundAndPackFloat64_fu_232_float_exception_flag_o_ap_vld ;
   tmp_44_i_fu_1228_p2__temp = tmp_44_i_fu_1228_p2 ;
   z1_reg_1588_temp100__temp = z1_reg_1588_temp100 ;
   tmp_58_fu_443_p2__temp = tmp_58_fu_443_p2 ;
   ap_CS_fsm_state11__temp = ap_CS_fsm_state11 ;
   icmp6_reg_1425__temp = icmp6_reg_1425 ;
   tmp_30_fu_322_p3__temp = tmp_30_fu_322_p3 ;
   zMiddleA_2_fu_1207_p2_temp101__temp = zMiddleA_2_fu_1207_p2_temp101 ;
   tmp_64_reg_1532__temp = tmp_64_reg_1532 ;
   tmp_22_fu_607_p4_temp26__temp = tmp_22_fu_607_p4_temp26 ;
   shiftCount_1_i_i_i_fu_837_p3__temp = shiftCount_1_i_i_i_fu_837_p3 ;
   tmp_43_i_fu_1218_p3__temp = tmp_43_i_fu_1218_p3 ;
   aSig_1_cast_fu_304_p1_temp100__temp = aSig_1_cast_fu_304_p1_temp100 ;
   zExpPtr_temp_1_fu_1085_p2__temp = zExpPtr_temp_1_fu_1085_p2 ;
   b_temp28__temp = b_temp28 ;
   icmp2_reg_1526__temp = icmp2_reg_1526 ;
   tmp_8_fu_763_p2__temp = tmp_8_fu_763_p2 ;
   a_temp27__temp = a_temp27 ;
   icmp9_fu_807_p2_temp15__temp = icmp9_fu_807_p2_temp15 ;
   tmp_29_reg_1517__temp = tmp_29_reg_1517 ;
   grp_roundAndPackFloat64_fu_232_ap_ready__temp = grp_roundAndPackFloat64_fu_232_ap_ready ;
   ap_CS_fsm_state6__temp = ap_CS_fsm_state6 ;
   bExp_cast_reg_1393_temp100__temp = bExp_cast_reg_1393_temp100 ;
   grp_fu_246_p2__temp = grp_fu_246_p2 ;
   shiftCount_3_cast_fu_870_p1__temp = shiftCount_3_cast_fu_870_p1 ;
   zExpPtr_temp_cast_fu_889_p1__temp = zExpPtr_temp_cast_fu_889_p1 ;
   tmp_74_i_i_fu_675_p2__temp = tmp_74_i_i_fu_675_p2 ;
   a_temp30__temp = a_temp30 ;
   tmp_28_fu_898_p2__temp = tmp_28_fu_898_p2 ;
   tmp_i2_fu_567_p2__temp = tmp_i2_fu_567_p2 ;
   ap_CS_fsm_state3__temp = ap_CS_fsm_state3 ;
   icmp2_reg_1526_temp19__temp = icmp2_reg_1526_temp19 ;
   ap_CS_fsm_state13__temp = ap_CS_fsm_state13 ;
   a_temp25__temp = a_temp25 ;
   z0_2_fu_1253_p2_temp32__temp = z0_2_fu_1253_p2_temp32 ;
   tmp_i4_i_fu_707_p2__temp = tmp_i4_i_fu_707_p2 ;
   tmp_56_fu_1308_p4_temp47__temp = tmp_56_fu_1308_p4_temp47 ;
   countLeadingZerosHig_3_fu_844_p1__temp = countLeadingZerosHig_3_fu_844_p1 ;
   z1_fu_1156_p2_temp101__temp = z1_fu_1156_p2_temp101 ;
   aSig_1_cast_fu_304_p1_temp101__temp = aSig_1_cast_fu_304_p1_temp101 ;
   p_a_i_i_i_fu_449_p3_temp1002__temp = p_a_i_i_i_fu_449_p3_temp1002 ;
   bExp_reg_1388__temp = bExp_reg_1388 ;
   p_v_fu_1014_p3__temp = p_v_fu_1014_p3 ;
   tmp_19_reg_1412__temp = tmp_19_reg_1412 ;
   grp_roundAndPackFloat64_fu_232_ap_start__temp = grp_roundAndPackFloat64_fu_232_ap_start ;
   shiftCount_1_i_i_i1_fu_1039_p3__temp = shiftCount_1_i_i_i1_fu_1039_p3 ;
   aLow_fu_1108_p3__temp = aLow_fu_1108_p3 ;
   p_i_i_i_fu_823_p3__temp = p_i_i_i_fu_823_p3 ;
   b_temp39__temp = b_temp39 ;
   zMiddleA_1_fu_1188_p2_temp201__temp = zMiddleA_1_fu_1188_p2_temp201 ;
   a_assign_2_fu_934_p3_temp34__temp = a_assign_2_fu_934_p3_temp34 ;
   icmp_fu_395_p2_temp5__temp = icmp_fu_395_p2_temp5 ;
   tmp_i2_i1_fu_531_p2__temp = tmp_i2_i1_fu_531_p2 ;
   icmp3_fu_1009_p2__temp = icmp3_fu_1009_p2 ;
   countLeadingZerosHig_address0__temp = countLeadingZerosHig_address0 ;
   icmp9_reg_1492__temp = icmp9_reg_1492 ;
   tmp_70_fu_1300_p3__temp = tmp_70_fu_1300_p3 ;
   zExpPtr_temp_1_cast_fu_1090_p1__temp = zExpPtr_temp_1_cast_fu_1090_p1 ;
   tmp29_fu_848_p3__temp = tmp29_fu_848_p3 ;
   tmp_13_fu_1276_p2__temp = tmp_13_fu_1276_p2 ;
   a_assign_s_fu_419_p3__temp = a_assign_s_fu_419_p3 ;
   aHigh_fu_1115_p2__temp = aHigh_fu_1115_p2 ;
   bExp_cast_fu_349_p1_temp100__temp = bExp_cast_fu_349_p1_temp100 ;
   zMiddleB_fu_1176_p0__temp = zMiddleB_fu_1176_p0 ;
   tmp_47_reg_1441__temp = tmp_47_reg_1441 ;
   icmp1_fu_912_p2__temp = icmp1_fu_912_p2 ;
   tmp_46_reg_1436__temp = tmp_46_reg_1436 ;
   z0_2_cast_fu_1259_p2_temp101__temp = z0_2_cast_fu_1259_p2_temp101 ;
   tmp_75_i_i1_fu_519_p2__temp = tmp_75_i_i1_fu_519_p2 ;
   icmp6_fu_437_p2_temp12__temp = icmp6_fu_437_p2_temp12 ;
   grp_roundAndPackFloat64_fu_232_float_exception_flag_o__temp = grp_roundAndPackFloat64_fu_232_float_exception_flag_o ;
   bLow_fu_1124_p3__temp = bLow_fu_1124_p3 ;
   aExp2_cast_reg_1508__temp = aExp2_cast_reg_1508 ;
   bSig_1_cast_fu_335_p1_temp101__temp = bSig_1_cast_fu_335_p1_temp101 ;
   tmp_44_fu_405_p4__temp = tmp_44_fu_405_p4 ;
   icmp_reg_1420_temp21__temp = icmp_reg_1420_temp21 ;
   z1_fu_1156_p0__temp = z1_fu_1156_p0 ;
   z1_2_reg_1624_temp100__temp = z1_2_reg_1624_temp100 ;
   grp_roundAndPackFloat64_fu_232_ap_done__temp = grp_roundAndPackFloat64_fu_232_ap_done ;
   tmp_70_reg_1630__temp = tmp_70_reg_1630 ;
   tmp_63_fu_958_p2__temp = tmp_63_fu_958_p2 ;
   tmp_i_i_fu_665_p2__temp = tmp_i_i_fu_665_p2 ;
   tmp_15_fu_373_p2__temp = tmp_15_fu_373_p2 ;
   z1_2_fu_1213_p2_temp101__temp = z1_2_fu_1213_p2_temp101 ;
   p_a_i_i_i1_fu_964_p3_temp1002__temp = p_a_i_i_i1_fu_964_p3_temp1002 ;
   tmp_68_fu_1241_p1__temp = tmp_68_fu_1241_p1 ;
   tmp_65_reg_1578__temp = tmp_65_reg_1578 ;
   ap_CS_fsm_state2__temp = ap_CS_fsm_state2 ;
   tmp_27_fu_415_p1__temp = tmp_27_fu_415_p1 ;
   tmp_51_reg_1542__temp = tmp_51_reg_1542 ;
   grp_fu_251_p4__temp = grp_fu_251_p4 ;
   shiftCount_2_fu_865_p2__temp = shiftCount_2_fu_865_p2 ;
   zExp2_v_cast_cast_fu_1336_p3__temp = zExp2_v_cast_cast_fu_1336_p3 ;
   tmp33_cast_fu_1057_p1__temp = tmp33_cast_fu_1057_p1 ;
   zMiddleB_fu_1176_p1__temp = zMiddleB_fu_1176_p1 ;
   aExp2_reg_179__temp = aExp2_reg_179 ;
   icmp2_reg_1526_temp13__temp = icmp2_reg_1526_temp13 ;
   grp_roundAndPackFloat64_fu_232_ap_start_reg__temp = grp_roundAndPackFloat64_fu_232_ap_start_reg ;
   grp_roundAndPackFloat64_fu_232_ap_idle__temp = grp_roundAndPackFloat64_fu_232_ap_idle ;
   tmp_16_fu_645_p2__temp = tmp_16_fu_645_p2 ;
   tmp_75_i7_i1_fu_561_p2_temp7__temp = tmp_75_i7_i1_fu_561_p2_temp7 ;
   b_temp1500__temp = b_temp1500 ;
   p_a_i_i_i_fu_449_p3__temp = p_a_i_i_i_fu_449_p3 ;
   b_temp6__temp = b_temp6 ;
   tmp_i2_i_fu_693_p2_temp2__temp = tmp_i2_i_fu_693_p2_temp2 ;
   bExp_cast_fu_349_p1_temp101__temp = bExp_cast_fu_349_p1_temp101 ;
   tmp_48_fu_921_p4__temp = tmp_48_fu_921_p4 ;
   tmp_57_fu_427_p4__temp = tmp_57_fu_427_p4 ;
   ap_CS_fsm_state8__temp = ap_CS_fsm_state8 ;
   aExp2_cast_fu_894_p1__temp = aExp2_cast_fu_894_p1 ;
   tmp_40_fu_759_p1__temp = tmp_40_fu_759_p1 ;
   icmp1_reg_1521__temp = icmp1_reg_1521 ;
   icmp_reg_1420__temp = icmp_reg_1420 ;
   icmp1_reg_1521_temp22__temp = icmp1_reg_1521_temp22 ;
   tmp34_cast_fu_1349_p1__temp = tmp34_cast_fu_1349_p1 ;
   tmp_55_fu_401_p1__temp = tmp_55_fu_401_p1 ;
   tmp_53_fu_385_p4__temp = tmp_53_fu_385_p4 ;
   ap_CS_fsm_state4__temp = ap_CS_fsm_state4 ;
   ap_CS_fsm_state12__temp = ap_CS_fsm_state12 ;
   bHigh_fu_1142_p2__temp = bHigh_fu_1142_p2 ;
   tmp_39_i_reg_1609__temp = tmp_39_i_reg_1609 ;
   tmp_75_i_i_fu_681_p2__temp = tmp_75_i_i_fu_681_p2 ;
   bSig_1_cast_reg_1382_temp100__temp = bSig_1_cast_reg_1382_temp100 ;
   a_assign_s_fu_419_p3_temp33__temp = a_assign_s_fu_419_p3_temp33 ;
   p_a_i_i_i_fu_449_p3_temp101__temp = p_a_i_i_i_fu_449_p3_temp101 ;
   tmp33_fu_1050_p3__temp = tmp33_fu_1050_p3 ;
   tmp_50_reg_1537__temp = tmp_50_reg_1537 ;
   grp_fu_261_p4__temp = grp_fu_261_p4 ;
   z0_2_cast_fu_1259_p2_temp1001__temp = z0_2_cast_fu_1259_p2_temp1001 ;
   p_i_i_i1_fu_1025_p3__temp = p_i_i_i1_fu_1025_p3 ;
   p_a_i_i_i1_fu_964_p3__temp = p_a_i_i_i1_fu_964_p3 ;
   tmp_i4_i1_fu_545_p2__temp = tmp_i4_i1_fu_545_p2 ;
   z1_fu_1156_p1__temp = z1_fu_1156_p1 ;
   tmp_31_fu_930_p1__temp = tmp_31_fu_930_p1 ;
   shiftCount_4_reg_1562__temp = shiftCount_4_reg_1562 ;
   tmp_75_i7_i1_fu_561_p2__temp = tmp_75_i7_i1_fu_561_p2 ;
   zSign_fu_361_p2__temp = zSign_fu_361_p2 ;
   a_temp32__temp = a_temp32 ;
   zMiddleA_fu_1166_p0__temp = zMiddleA_fu_1166_p0 ;
   tmp_42_fu_597_p1__temp = tmp_42_fu_597_p1 ;
   shiftCount_5_fu_1067_p2__temp = shiftCount_5_fu_1067_p2 ;
   tmp_54_reg_1614__temp = tmp_54_reg_1614 ;
   a_temp1__temp = a_temp1 ;
   ap_CS_fsm_state10__temp = ap_CS_fsm_state10 ;
   tmp_39_i_reg_1609_temp29__temp = tmp_39_i_reg_1609_temp29 ;
   zExp_reg_1640__temp = zExp_reg_1640 ;
   zSign_reg_1398__temp = zSign_reg_1398 ;
   grp_fu_241_p2__temp = grp_fu_241_p2 ;
   ap_phi_mux_aExp2_phi_fu_182_p4__temp = ap_phi_mux_aExp2_phi_fu_182_p4 ;
   p_a_i_i_i_fu_449_p3_temp1001__temp = p_a_i_i_i_fu_449_p3_temp1001 ;
   aExp_cast_fu_318_p1__temp = aExp_cast_fu_318_p1 ;
   tmp_9_fu_769_p4_temp23__temp = tmp_9_fu_769_p4_temp23 ;
   tmp_reg_1404__temp = tmp_reg_1404 ;
   tmp_66_fu_1120_p1__temp = tmp_66_fu_1120_p1 ;
   icmp3_reg_1552__temp = icmp3_reg_1552 ;
   or_cond_fu_651_p2__temp = or_cond_fu_651_p2 ;
   tmp_62_fu_942_p4__temp = tmp_62_fu_942_p4 ;
   bSig_1_cast_fu_335_p1_temp100__temp = bSig_1_cast_fu_335_p1_temp100 ;
   icmp2_fu_952_p2__temp = icmp2_fu_952_p2 ;
   tmp_i_i1_fu_503_p2__temp = tmp_i_i1_fu_503_p2 ;
   tmp_28_reg_1513__temp = tmp_28_reg_1513 ;
   tmp_34_fu_353_p3__temp = tmp_34_fu_353_p3 ;
   icmp6_reg_1425_temp14__temp = icmp6_reg_1425_temp14 ;
   zMiddleA_2_reg_1619_temp100__temp = zMiddleA_2_reg_1619_temp100 ;
   bExp_fu_339_p4__temp = bExp_fu_339_p4 ;
   zMiddleA_2_fu_1207_p2_temp102__temp = zMiddleA_2_fu_1207_p2_temp102 ;
   tmp_24_fu_625_p2__temp = tmp_24_fu_625_p2 ;
   ap_CS_fsm_state7__temp = ap_CS_fsm_state7 ;
   zExpPtr_temp_fu_884_p2__temp = zExpPtr_temp_fu_884_p2 ;
   b_temp31__temp = b_temp31 ;
   tmp_20_fu_787_p2__temp = tmp_20_fu_787_p2 ;
   ap_CS_fsm_state1__temp = ap_CS_fsm_state1 ;
   shiftCount_1_fu_859_p2__temp = shiftCount_1_fu_859_p2 ;
   shiftCount_7_cast_fu_1072_p1__temp = shiftCount_7_cast_fu_1072_p1 ;
   ap_NS_fsm__temp = ap_NS_fsm ;
   p_a_i_i_i1_fu_964_p3_temp1001__temp = p_a_i_i_i1_fu_964_p3_temp1001 ;
   shiftCount_1_reg_1502__temp = shiftCount_1_reg_1502 ;
   tmp_i2_i_fu_693_p2__temp = tmp_i2_i_fu_693_p2 ;
   p_a_i_i_i_fu_449_p3_temp102__temp = p_a_i_i_i_fu_449_p3_temp102 ;
   z0_fu_1182_p1__temp = z0_fu_1182_p1 ;
   icmp3_fu_1009_p2_temp16__temp = icmp3_fu_1009_p2_temp16 ;
   icmp9_fu_807_p2__temp = icmp9_fu_807_p2 ;
   tmp_21_fu_601_p2__temp = tmp_21_fu_601_p2 ;
   countLeadingZerosHig_q0__temp = countLeadingZerosHig_q0 ;
   tmp_61_fu_918_p1__temp = tmp_61_fu_918_p1 ;
   bExp2_reg_197__temp = bExp2_reg_197 ;
   tmp_6_fu_1132_p4__temp = tmp_6_fu_1132_p4 ;
   ap_CS_fsm_state9__temp = ap_CS_fsm_state9 ;
   tmp_i2_fu_567_p2_temp41__temp = tmp_i2_fu_567_p2_temp41 ;
   a_assign_2_fu_934_p3__temp = a_assign_2_fu_934_p3 ;
   icmp6_fu_437_p2__temp = icmp6_fu_437_p2 ;
   tmp_14_fu_1282_p4_temp45__temp = tmp_14_fu_1282_p4_temp45 ;
   bExp_cast_fu_349_p1__temp = bExp_cast_fu_349_p1 ;
   bExp_cast_reg_1393__temp = bExp_cast_reg_1393 ;
   z1_2_fu_1213_p2_temp100__temp = z1_2_fu_1213_p2_temp100 ;
   p_v1_fu_812_p3__temp = p_v1_fu_812_p3 ;
   p_a_i_i_i1_fu_964_p3_temp102__temp = p_a_i_i_i1_fu_964_p3_temp102 ;
   icmp6_reg_1425_temp20__temp = icmp6_reg_1425_temp20 ;
   shiftCount_3_fu_1032_p3__temp = shiftCount_3_fu_1032_p3 ;
   bSig2_reg_188_temp36__temp = bSig2_reg_188_temp36 ;
   b_temp34__temp = b_temp34 ;
   tmp_75_i7_i_fu_723_p2_temp8__temp = tmp_75_i7_i_fu_723_p2_temp8 ;
   tmp_65_fu_1094_p1__temp = tmp_65_fu_1094_p1 ;
   z0_2_cast_fu_1259_p2_temp38__temp = z0_2_cast_fu_1259_p2_temp38 ;
   zMiddleA_1_fu_1188_p2_temp2001__temp = zMiddleA_1_fu_1188_p2_temp2001 ;
   tmp_fu_367_p2__temp = tmp_fu_367_p2 ;
   tmp_32_fu_1265_p2__temp = tmp_32_fu_1265_p2 ;
   float_exception_flag__temp = float_exception_flag ;
   tmp_74_i6_i1_fu_555_p2__temp = tmp_74_i6_i1_fu_555_p2 ;
   shiftCount_4_fu_1061_p2__temp = shiftCount_4_fu_1061_p2 ;
   aSig_1_cast_reg_1366_temp100__temp = aSig_1_cast_reg_1366_temp100 ;
   tmp32_cast_fu_855_p1__temp = tmp32_cast_fu_855_p1 ;
   z0_fu_1182_p0__temp = z0_fu_1182_p0 ;
   tmp_25_reg_1416__temp = tmp_25_reg_1416 ;
   tmp_75_i7_i_fu_723_p2__temp = tmp_75_i7_i_fu_723_p2 ;
   p_a_i_i_i1_fu_964_p3_temp101__temp = p_a_i_i_i1_fu_964_p3_temp101 ;
   icmp9_reg_1492_temp18__temp = icmp9_reg_1492_temp18 ;
   tmp_15_reg_1408__temp = tmp_15_reg_1408 ;
   b_temp150__temp = b_temp150 ;
   tmp_59_reg_1431__temp = tmp_59_reg_1431 ;
   tmp_i9_fu_729_p2_temp41__temp = tmp_i9_fu_729_p2_temp41 ;
   tmp34_fu_1343_p2__temp = tmp34_fu_1343_p2 ;
   z0_2_fu_1253_p2_temp24__temp = z0_2_fu_1253_p2_temp24 ;
   z0_2_fu_1253_p2__temp = z0_2_fu_1253_p2 ;
   tmp_37_i_fu_1162_p1__temp = tmp_37_i_fu_1162_p1 ;
   ap_return_preg__temp = ap_return_preg ;
   zSig0_1_fu_1292_p3__temp = zSig0_1_fu_1292_p3 ;
   tmp_9_fu_769_p4__temp = tmp_9_fu_769_p4 ;
   tmp_35_i_fu_1148_p1__temp = tmp_35_i_fu_1148_p1 ;
   tmp_i_i3_fu_657_p3__temp = tmp_i_i3_fu_657_p3 ;
   z0_fu_1182_p2__temp = z0_fu_1182_p2 ;
   tmp_i4_fu_793_p3__temp = tmp_i4_fu_793_p3 ;
   tmp_i3_i1_fu_537_p3__temp = tmp_i3_i1_fu_537_p3 ;
   z0_reg_1604__temp = z0_reg_1604 ;
   tmp_i1_fu_589_p3__temp = tmp_i1_fu_589_p3 ;
   tmp_80_i_i_i_fu_818_p1__temp = tmp_80_i_i_i_fu_818_p1 ;
   tmp_37_reg_1645__temp = tmp_37_reg_1645 ;
   b_assign_mux_i1_fu_573_p3__temp = b_assign_mux_i1_fu_573_p3 ;
   z0_2_cast_fu_1259_p2__temp = z0_2_cast_fu_1259_p2 ;
   tmp_34_i_fu_801_p2__temp = tmp_34_i_fu_801_p2 ;
   p_0_reg_206__temp = p_0_reg_206 ;
   zMiddleA_2_fu_1207_p2__temp = zMiddleA_2_fu_1207_p2 ;
   bSig_1_cast_fu_335_p1__temp = bSig_1_cast_fu_335_p1 ;
   tmp_i3_i_fu_699_p3__temp = tmp_i3_i_fu_699_p3 ;
   tmp_i7_fu_874_p1__temp = tmp_i7_fu_874_p1 ;
   z1_fu_1156_p2__temp = z1_fu_1156_p2 ;
   tmp_39_fu_713_p1__temp = tmp_39_fu_713_p1 ;
   aSig_fu_299_p1__temp = aSig_fu_299_p1 ;
   tmp_43_i_cast_fu_1224_p1__temp = tmp_43_i_cast_fu_1224_p1 ;
   zSig0_3_fu_1328_p3__temp = zSig0_3_fu_1328_p3 ;
   tmp_22_fu_607_p4__temp = tmp_22_fu_607_p4 ;
   zMiddleA_reg_1593__temp = zMiddleA_reg_1593 ;
   z1_2_reg_1624__temp = z1_2_reg_1624 ;
   bSig_1_cast_reg_1382__temp = bSig_1_cast_reg_1382 ;
   tmp_49_fu_525_p2__temp = tmp_49_fu_525_p2 ;
   z1_reg_1588__temp = z1_reg_1588 ;
   b_assign_mux_i_fu_735_p3__temp = b_assign_mux_i_fu_735_p3 ;
   tmp_10_fu_779_p3__temp = tmp_10_fu_779_p3 ;
   tmp_i6_fu_487_p3__temp = tmp_i6_fu_487_p3 ;
   a_assign_1_fu_743_p3__temp = a_assign_1_fu_743_p3 ;
   grp_fu_246_p0__temp = grp_fu_246_p0 ;
   zSig0_3_reg_1635__temp = zSig0_3_reg_1635 ;
   tmp_i_i2_fu_495_p3__temp = tmp_i_i2_fu_495_p3 ;
   tmp_45_fu_509_p1__temp = tmp_45_fu_509_p1 ;
   tmp_38_i_fu_1172_p1__temp = tmp_38_i_fu_1172_p1 ;
   zMiddleB_fu_1176_p2__temp = zMiddleB_fu_1176_p2 ;
   tmp_i5_fu_631_p3__temp = tmp_i5_fu_631_p3 ;
   zMiddleA_2_reg_1619__temp = zMiddleA_2_reg_1619 ;
   tmp_45_i_fu_1232_p1__temp = tmp_45_i_fu_1232_p1 ;
   tmp_i8_fu_1002_p3__temp = tmp_i8_fu_1002_p3 ;
   ap_phi_mux_p_0_phi_fu_210_p18__temp = ap_phi_mux_p_0_phi_fu_210_p18 ;
   tmp_69_fu_1249_p1__temp = tmp_69_fu_1249_p1 ;
   tmp_52_fu_551_p1__temp = tmp_52_fu_551_p1 ;
   tmp_35_fu_1245_p1__temp = tmp_35_fu_1245_p1 ;
   aSig2_reg_169__temp = aSig2_reg_169 ;
   tmp_56_fu_1308_p4__temp = tmp_56_fu_1308_p4 ;
   tmp_34_i1_fu_639_p2__temp = tmp_34_i1_fu_639_p2 ;
   aSig_1_cast_reg_1366__temp = aSig_1_cast_reg_1366 ;
   tmp_38_fu_687_p2__temp = tmp_38_fu_687_p2 ;
   z0_1_i_fu_1236_p2__temp = z0_1_i_fu_1236_p2 ;
   bSig_fu_330_p1__temp = bSig_fu_330_p1 ;
   grp_roundAndPackFloat64_fu_232_ap_return__temp = grp_roundAndPackFloat64_fu_232_ap_return ;
   tmp_i_fu_751_p3__temp = tmp_i_fu_751_p3 ;
   tmp_80_i_i_i1_fu_1020_p1__temp = tmp_80_i_i_i1_fu_1020_p1 ;
   tmp_23_fu_617_p3__temp = tmp_23_fu_617_p3 ;
   zSigPtr_temp_fu_878_p2__temp = zSigPtr_temp_fu_878_p2 ;
   zMiddleB_reg_1598__temp = zMiddleB_reg_1598 ;
   grp_fu_271_p2__temp = grp_fu_271_p2 ;
   zMiddleA_1_fu_1188_p2__temp = zMiddleA_1_fu_1188_p2 ;
   aSig_1_cast_fu_304_p1__temp = aSig_1_cast_fu_304_p1 ;
   bSig2_reg_188__temp = bSig2_reg_188 ;
   bSig_reg_1377__temp = bSig_reg_1377 ;
   grp_fu_277_p2__temp = grp_fu_277_p2 ;
   zMiddleA_fu_1166_p2__temp = zMiddleA_fu_1166_p2 ;
   a_assign_6_fu_581_p3__temp = a_assign_6_fu_581_p3 ;
   tmp_14_fu_1282_p4__temp = tmp_14_fu_1282_p4 ;
   z1_2_fu_1213_p2__temp = z1_2_fu_1213_p2 ;
   tmp_36_i_fu_1152_p1__temp = tmp_36_i_fu_1152_p1 ;
   tmp_i9_12_fu_1076_p1__temp = tmp_i9_12_fu_1076_p1 ;
   tmp_36_fu_671_p1__temp = tmp_36_fu_671_p1 ;
   zSigPtr_temp_1_fu_1080_p2__temp = zSigPtr_temp_1_fu_1080_p2 ;
   zSig0_2_fu_1318_p4__temp = zSig0_2_fu_1318_p4 ;

       ap_return_preg = 0 ;
       grp_roundAndPackFloat64_fu_232_ap_start_reg = 0 ;
       aSig_1_cast_reg_1366 = aSig_1_cast_reg_1366 & 4503599627370495 ;
       bSig_1_cast_reg_1382 = bSig_1_cast_reg_1382 & 4503599627370495 ;
       bExp_cast_reg_1393 = bExp_cast_reg_1393 & 2047 ;
       z1_reg_1588 = z1_reg_1588 & 18446744073709549568 ;
       zMiddleA_2_reg_1619 = zMiddleA_2_reg_1619 & 18446744069414584320 ;
       z1_2_reg_1624 = z1_2_reg_1624 & 18446744073709549568 ;
       countLeadingZerosHig_ce0 = 0;
       if(1 == ap_CS_fsm_state9)
       {
           zMiddleA_2_reg_1619 =   (  ( zMiddleA_2_reg_1619__temp  & 4294967295 )  |  ( zMiddleA_2_fu_1207_p2_temp102__temp  & 18446744069414584320 )  ) ;

           z1_2_reg_1624 =   (  ( z1_2_reg_1624__temp  & 2047 )  |  (  ( z1_reg_1588__temp  +  (  ( zMiddleB_reg_1598__temp  + zMiddleA_reg_1593__temp  )  << 32 )  )  & 18446744073709549568 )  ) ;
           tmp_54_reg_1614 =   (  (  ( zMiddleB_reg_1598__temp  + zMiddleA_reg_1593__temp  )  >> 32 )  & 4294967295 ) ;

           tmp_39_i_reg_1609 =   (  ( zMiddleB_reg_1598__temp  + zMiddleA_reg_1593__temp  )  < zMiddleB_reg_1598__temp  ? 1 : 0 ) ;
	printf("zMiddleA_2_reg_1619 %llu\n",zMiddleA_2_reg_1619);
	printf("z1_2_reg_1624 %llu\n",z1_2_reg_1624);
	printf("tmp_39_i_reg_1609 %d\n",tmp_39_i_reg_1609);
       }
       goto ap_ST_fsm_state10;

   ap_ST_fsm_state10:
	printf("state 10\n");
	ap_CS_fsm_state1 = 0;
	ap_CS_fsm_state2 = 0;
	ap_CS_fsm_state3 = 0;
	ap_CS_fsm_state4 = 0;
	ap_CS_fsm_state5 = 0;
	ap_CS_fsm_state6 = 0;
	ap_CS_fsm_state7 = 0;
	ap_CS_fsm_state8 = 0;
	ap_CS_fsm_state9 = 0;
	ap_CS_fsm_state10 = 1;
	ap_CS_fsm_state11 = 0;
	ap_CS_fsm_state12 = 0;
	ap_CS_fsm_state13 = 0;
   zMiddleA_fu_1166_p1__temp = zMiddleA_fu_1166_p1 ;
   ap_CS_fsm__temp = ap_CS_fsm ;
   tmp_74_i_i1_fu_513_p2__temp = tmp_74_i_i1_fu_513_p2 ;
   b_temp10__temp = b_temp10 ;
   tmp_60_fu_903_p4__temp = tmp_60_fu_903_p4 ;
   tmp_19_fu_379_p2__temp = tmp_19_fu_379_p2 ;
   ap_CS_fsm_state5__temp = ap_CS_fsm_state5 ;
   tmp_70_reg_1630_temp42__temp = tmp_70_reg_1630_temp42 ;
   icmp1_fu_912_p2_temp3__temp = icmp1_fu_912_p2_temp3 ;
   countLeadingZerosHig_6_fu_1046_p1__temp = countLeadingZerosHig_6_fu_1046_p1 ;
   tmp_i9_fu_729_p2__temp = tmp_i9_fu_729_p2 ;
   tmp_12_fu_1270_p2__temp = tmp_12_fu_1270_p2 ;
   aSig2_reg_169_201__temp = aSig2_reg_169_201 ;
   z1_fu_1156_p2_temp100__temp = z1_fu_1156_p2_temp100 ;
   tmp_39_i_fu_1192_p2__temp = tmp_39_i_fu_1192_p2 ;
   tmp_i2_i1_fu_531_p2_temp4__temp = tmp_i2_i1_fu_531_p2_temp4 ;
   a_temp9__temp = a_temp9 ;
   countLeadingZerosHig_ce0__temp = countLeadingZerosHig_ce0 ;
   zExp_fu_1353_p2__temp = zExp_fu_1353_p2 ;
   tmp_74_i6_i_fu_717_p2__temp = tmp_74_i6_i_fu_717_p2 ;
   tmp_70_fu_1300_p3_temp48__temp = tmp_70_fu_1300_p3_temp48 ;
   tmp_4_reg_1583__temp = tmp_4_reg_1583 ;
   grp_fu_287_p2__temp = grp_fu_287_p2 ;
   aSig2_reg_169_2001__temp = aSig2_reg_169_2001 ;
   icmp_fu_395_p2__temp = icmp_fu_395_p2 ;
   zMiddleA_2_fu_1207_p2_temp100__temp = zMiddleA_2_fu_1207_p2_temp100 ;
   tmp_56_fu_1308_p4_temp46__temp = tmp_56_fu_1308_p4_temp46 ;
   icmp2_fu_952_p2_temp11__temp = icmp2_fu_952_p2_temp11 ;
   aExp_fu_308_p4__temp = aExp_fu_308_p4 ;
   shiftCount_fu_830_p3__temp = shiftCount_fu_830_p3 ;
   icmp3_reg_1552_temp17__temp = icmp3_reg_1552_temp17 ;
   grp_roundAndPackFloat64_fu_232_float_exception_flag_o_ap_vld__temp = grp_roundAndPackFloat64_fu_232_float_exception_flag_o_ap_vld ;
   tmp_44_i_fu_1228_p2__temp = tmp_44_i_fu_1228_p2 ;
   z1_reg_1588_temp100__temp = z1_reg_1588_temp100 ;
   tmp_58_fu_443_p2__temp = tmp_58_fu_443_p2 ;
   ap_CS_fsm_state11__temp = ap_CS_fsm_state11 ;
   icmp6_reg_1425__temp = icmp6_reg_1425 ;
   tmp_30_fu_322_p3__temp = tmp_30_fu_322_p3 ;
   zMiddleA_2_fu_1207_p2_temp101__temp = zMiddleA_2_fu_1207_p2_temp101 ;
   tmp_64_reg_1532__temp = tmp_64_reg_1532 ;
   tmp_22_fu_607_p4_temp26__temp = tmp_22_fu_607_p4_temp26 ;
   shiftCount_1_i_i_i_fu_837_p3__temp = shiftCount_1_i_i_i_fu_837_p3 ;
   tmp_43_i_fu_1218_p3__temp = tmp_43_i_fu_1218_p3 ;
   aSig_1_cast_fu_304_p1_temp100__temp = aSig_1_cast_fu_304_p1_temp100 ;
   zExpPtr_temp_1_fu_1085_p2__temp = zExpPtr_temp_1_fu_1085_p2 ;
   b_temp28__temp = b_temp28 ;
   icmp2_reg_1526__temp = icmp2_reg_1526 ;
   tmp_8_fu_763_p2__temp = tmp_8_fu_763_p2 ;
   a_temp27__temp = a_temp27 ;
   icmp9_fu_807_p2_temp15__temp = icmp9_fu_807_p2_temp15 ;
   tmp_29_reg_1517__temp = tmp_29_reg_1517 ;
   grp_roundAndPackFloat64_fu_232_ap_ready__temp = grp_roundAndPackFloat64_fu_232_ap_ready ;
   ap_CS_fsm_state6__temp = ap_CS_fsm_state6 ;
   bExp_cast_reg_1393_temp100__temp = bExp_cast_reg_1393_temp100 ;
   grp_fu_246_p2__temp = grp_fu_246_p2 ;
   shiftCount_3_cast_fu_870_p1__temp = shiftCount_3_cast_fu_870_p1 ;
   zExpPtr_temp_cast_fu_889_p1__temp = zExpPtr_temp_cast_fu_889_p1 ;
   tmp_74_i_i_fu_675_p2__temp = tmp_74_i_i_fu_675_p2 ;
   a_temp30__temp = a_temp30 ;
   tmp_28_fu_898_p2__temp = tmp_28_fu_898_p2 ;
   tmp_i2_fu_567_p2__temp = tmp_i2_fu_567_p2 ;
   ap_CS_fsm_state3__temp = ap_CS_fsm_state3 ;
   icmp2_reg_1526_temp19__temp = icmp2_reg_1526_temp19 ;
   ap_CS_fsm_state13__temp = ap_CS_fsm_state13 ;
   a_temp25__temp = a_temp25 ;
   z0_2_fu_1253_p2_temp32__temp = z0_2_fu_1253_p2_temp32 ;
   tmp_i4_i_fu_707_p2__temp = tmp_i4_i_fu_707_p2 ;
   tmp_56_fu_1308_p4_temp47__temp = tmp_56_fu_1308_p4_temp47 ;
   countLeadingZerosHig_3_fu_844_p1__temp = countLeadingZerosHig_3_fu_844_p1 ;
   z1_fu_1156_p2_temp101__temp = z1_fu_1156_p2_temp101 ;
   aSig_1_cast_fu_304_p1_temp101__temp = aSig_1_cast_fu_304_p1_temp101 ;
   p_a_i_i_i_fu_449_p3_temp1002__temp = p_a_i_i_i_fu_449_p3_temp1002 ;
   bExp_reg_1388__temp = bExp_reg_1388 ;
   p_v_fu_1014_p3__temp = p_v_fu_1014_p3 ;
   tmp_19_reg_1412__temp = tmp_19_reg_1412 ;
   grp_roundAndPackFloat64_fu_232_ap_start__temp = grp_roundAndPackFloat64_fu_232_ap_start ;
   shiftCount_1_i_i_i1_fu_1039_p3__temp = shiftCount_1_i_i_i1_fu_1039_p3 ;
   aLow_fu_1108_p3__temp = aLow_fu_1108_p3 ;
   p_i_i_i_fu_823_p3__temp = p_i_i_i_fu_823_p3 ;
   b_temp39__temp = b_temp39 ;
   zMiddleA_1_fu_1188_p2_temp201__temp = zMiddleA_1_fu_1188_p2_temp201 ;
   a_assign_2_fu_934_p3_temp34__temp = a_assign_2_fu_934_p3_temp34 ;
   icmp_fu_395_p2_temp5__temp = icmp_fu_395_p2_temp5 ;
   tmp_i2_i1_fu_531_p2__temp = tmp_i2_i1_fu_531_p2 ;
   icmp3_fu_1009_p2__temp = icmp3_fu_1009_p2 ;
   countLeadingZerosHig_address0__temp = countLeadingZerosHig_address0 ;
   icmp9_reg_1492__temp = icmp9_reg_1492 ;
   tmp_70_fu_1300_p3__temp = tmp_70_fu_1300_p3 ;
   zExpPtr_temp_1_cast_fu_1090_p1__temp = zExpPtr_temp_1_cast_fu_1090_p1 ;
   tmp29_fu_848_p3__temp = tmp29_fu_848_p3 ;
   tmp_13_fu_1276_p2__temp = tmp_13_fu_1276_p2 ;
   a_assign_s_fu_419_p3__temp = a_assign_s_fu_419_p3 ;
   aHigh_fu_1115_p2__temp = aHigh_fu_1115_p2 ;
   bExp_cast_fu_349_p1_temp100__temp = bExp_cast_fu_349_p1_temp100 ;
   zMiddleB_fu_1176_p0__temp = zMiddleB_fu_1176_p0 ;
   tmp_47_reg_1441__temp = tmp_47_reg_1441 ;
   icmp1_fu_912_p2__temp = icmp1_fu_912_p2 ;
   tmp_46_reg_1436__temp = tmp_46_reg_1436 ;
   z0_2_cast_fu_1259_p2_temp101__temp = z0_2_cast_fu_1259_p2_temp101 ;
   tmp_75_i_i1_fu_519_p2__temp = tmp_75_i_i1_fu_519_p2 ;
   icmp6_fu_437_p2_temp12__temp = icmp6_fu_437_p2_temp12 ;
   grp_roundAndPackFloat64_fu_232_float_exception_flag_o__temp = grp_roundAndPackFloat64_fu_232_float_exception_flag_o ;
   bLow_fu_1124_p3__temp = bLow_fu_1124_p3 ;
   aExp2_cast_reg_1508__temp = aExp2_cast_reg_1508 ;
   bSig_1_cast_fu_335_p1_temp101__temp = bSig_1_cast_fu_335_p1_temp101 ;
   tmp_44_fu_405_p4__temp = tmp_44_fu_405_p4 ;
   icmp_reg_1420_temp21__temp = icmp_reg_1420_temp21 ;
   z1_fu_1156_p0__temp = z1_fu_1156_p0 ;
   z1_2_reg_1624_temp100__temp = z1_2_reg_1624_temp100 ;
   grp_roundAndPackFloat64_fu_232_ap_done__temp = grp_roundAndPackFloat64_fu_232_ap_done ;
   tmp_70_reg_1630__temp = tmp_70_reg_1630 ;
   tmp_63_fu_958_p2__temp = tmp_63_fu_958_p2 ;
   tmp_i_i_fu_665_p2__temp = tmp_i_i_fu_665_p2 ;
   tmp_15_fu_373_p2__temp = tmp_15_fu_373_p2 ;
   z1_2_fu_1213_p2_temp101__temp = z1_2_fu_1213_p2_temp101 ;
   p_a_i_i_i1_fu_964_p3_temp1002__temp = p_a_i_i_i1_fu_964_p3_temp1002 ;
   tmp_68_fu_1241_p1__temp = tmp_68_fu_1241_p1 ;
   tmp_65_reg_1578__temp = tmp_65_reg_1578 ;
   ap_CS_fsm_state2__temp = ap_CS_fsm_state2 ;
   tmp_27_fu_415_p1__temp = tmp_27_fu_415_p1 ;
   tmp_51_reg_1542__temp = tmp_51_reg_1542 ;
   grp_fu_251_p4__temp = grp_fu_251_p4 ;
   shiftCount_2_fu_865_p2__temp = shiftCount_2_fu_865_p2 ;
   zExp2_v_cast_cast_fu_1336_p3__temp = zExp2_v_cast_cast_fu_1336_p3 ;
   tmp33_cast_fu_1057_p1__temp = tmp33_cast_fu_1057_p1 ;
   zMiddleB_fu_1176_p1__temp = zMiddleB_fu_1176_p1 ;
   aExp2_reg_179__temp = aExp2_reg_179 ;
   icmp2_reg_1526_temp13__temp = icmp2_reg_1526_temp13 ;
   grp_roundAndPackFloat64_fu_232_ap_start_reg__temp = grp_roundAndPackFloat64_fu_232_ap_start_reg ;
   grp_roundAndPackFloat64_fu_232_ap_idle__temp = grp_roundAndPackFloat64_fu_232_ap_idle ;
   tmp_16_fu_645_p2__temp = tmp_16_fu_645_p2 ;
   tmp_75_i7_i1_fu_561_p2_temp7__temp = tmp_75_i7_i1_fu_561_p2_temp7 ;
   b_temp1500__temp = b_temp1500 ;
   p_a_i_i_i_fu_449_p3__temp = p_a_i_i_i_fu_449_p3 ;
   b_temp6__temp = b_temp6 ;
   tmp_i2_i_fu_693_p2_temp2__temp = tmp_i2_i_fu_693_p2_temp2 ;
   bExp_cast_fu_349_p1_temp101__temp = bExp_cast_fu_349_p1_temp101 ;
   tmp_48_fu_921_p4__temp = tmp_48_fu_921_p4 ;
   tmp_57_fu_427_p4__temp = tmp_57_fu_427_p4 ;
   ap_CS_fsm_state8__temp = ap_CS_fsm_state8 ;
   aExp2_cast_fu_894_p1__temp = aExp2_cast_fu_894_p1 ;
   tmp_40_fu_759_p1__temp = tmp_40_fu_759_p1 ;
   icmp1_reg_1521__temp = icmp1_reg_1521 ;
   icmp_reg_1420__temp = icmp_reg_1420 ;
   icmp1_reg_1521_temp22__temp = icmp1_reg_1521_temp22 ;
   tmp34_cast_fu_1349_p1__temp = tmp34_cast_fu_1349_p1 ;
   tmp_55_fu_401_p1__temp = tmp_55_fu_401_p1 ;
   tmp_53_fu_385_p4__temp = tmp_53_fu_385_p4 ;
   ap_CS_fsm_state4__temp = ap_CS_fsm_state4 ;
   ap_CS_fsm_state12__temp = ap_CS_fsm_state12 ;
   bHigh_fu_1142_p2__temp = bHigh_fu_1142_p2 ;
   tmp_39_i_reg_1609__temp = tmp_39_i_reg_1609 ;
   tmp_75_i_i_fu_681_p2__temp = tmp_75_i_i_fu_681_p2 ;
   bSig_1_cast_reg_1382_temp100__temp = bSig_1_cast_reg_1382_temp100 ;
   a_assign_s_fu_419_p3_temp33__temp = a_assign_s_fu_419_p3_temp33 ;
   p_a_i_i_i_fu_449_p3_temp101__temp = p_a_i_i_i_fu_449_p3_temp101 ;
   tmp33_fu_1050_p3__temp = tmp33_fu_1050_p3 ;
   tmp_50_reg_1537__temp = tmp_50_reg_1537 ;
   grp_fu_261_p4__temp = grp_fu_261_p4 ;
   z0_2_cast_fu_1259_p2_temp1001__temp = z0_2_cast_fu_1259_p2_temp1001 ;
   p_i_i_i1_fu_1025_p3__temp = p_i_i_i1_fu_1025_p3 ;
   p_a_i_i_i1_fu_964_p3__temp = p_a_i_i_i1_fu_964_p3 ;
   tmp_i4_i1_fu_545_p2__temp = tmp_i4_i1_fu_545_p2 ;
   z1_fu_1156_p1__temp = z1_fu_1156_p1 ;
   tmp_31_fu_930_p1__temp = tmp_31_fu_930_p1 ;
   shiftCount_4_reg_1562__temp = shiftCount_4_reg_1562 ;
   tmp_75_i7_i1_fu_561_p2__temp = tmp_75_i7_i1_fu_561_p2 ;
   zSign_fu_361_p2__temp = zSign_fu_361_p2 ;
   a_temp32__temp = a_temp32 ;
   zMiddleA_fu_1166_p0__temp = zMiddleA_fu_1166_p0 ;
   tmp_42_fu_597_p1__temp = tmp_42_fu_597_p1 ;
   shiftCount_5_fu_1067_p2__temp = shiftCount_5_fu_1067_p2 ;
   tmp_54_reg_1614__temp = tmp_54_reg_1614 ;
   a_temp1__temp = a_temp1 ;
   ap_CS_fsm_state10__temp = ap_CS_fsm_state10 ;
   tmp_39_i_reg_1609_temp29__temp = tmp_39_i_reg_1609_temp29 ;
   zExp_reg_1640__temp = zExp_reg_1640 ;
   zSign_reg_1398__temp = zSign_reg_1398 ;
   grp_fu_241_p2__temp = grp_fu_241_p2 ;
   ap_phi_mux_aExp2_phi_fu_182_p4__temp = ap_phi_mux_aExp2_phi_fu_182_p4 ;
   p_a_i_i_i_fu_449_p3_temp1001__temp = p_a_i_i_i_fu_449_p3_temp1001 ;
   aExp_cast_fu_318_p1__temp = aExp_cast_fu_318_p1 ;
   tmp_9_fu_769_p4_temp23__temp = tmp_9_fu_769_p4_temp23 ;
   tmp_reg_1404__temp = tmp_reg_1404 ;
   tmp_66_fu_1120_p1__temp = tmp_66_fu_1120_p1 ;
   icmp3_reg_1552__temp = icmp3_reg_1552 ;
   or_cond_fu_651_p2__temp = or_cond_fu_651_p2 ;
   tmp_62_fu_942_p4__temp = tmp_62_fu_942_p4 ;
   bSig_1_cast_fu_335_p1_temp100__temp = bSig_1_cast_fu_335_p1_temp100 ;
   icmp2_fu_952_p2__temp = icmp2_fu_952_p2 ;
   tmp_i_i1_fu_503_p2__temp = tmp_i_i1_fu_503_p2 ;
   tmp_28_reg_1513__temp = tmp_28_reg_1513 ;
   tmp_34_fu_353_p3__temp = tmp_34_fu_353_p3 ;
   icmp6_reg_1425_temp14__temp = icmp6_reg_1425_temp14 ;
   zMiddleA_2_reg_1619_temp100__temp = zMiddleA_2_reg_1619_temp100 ;
   bExp_fu_339_p4__temp = bExp_fu_339_p4 ;
   zMiddleA_2_fu_1207_p2_temp102__temp = zMiddleA_2_fu_1207_p2_temp102 ;
   tmp_24_fu_625_p2__temp = tmp_24_fu_625_p2 ;
   ap_CS_fsm_state7__temp = ap_CS_fsm_state7 ;
   zExpPtr_temp_fu_884_p2__temp = zExpPtr_temp_fu_884_p2 ;
   b_temp31__temp = b_temp31 ;
   tmp_20_fu_787_p2__temp = tmp_20_fu_787_p2 ;
   ap_CS_fsm_state1__temp = ap_CS_fsm_state1 ;
   shiftCount_1_fu_859_p2__temp = shiftCount_1_fu_859_p2 ;
   shiftCount_7_cast_fu_1072_p1__temp = shiftCount_7_cast_fu_1072_p1 ;
   ap_NS_fsm__temp = ap_NS_fsm ;
   p_a_i_i_i1_fu_964_p3_temp1001__temp = p_a_i_i_i1_fu_964_p3_temp1001 ;
   shiftCount_1_reg_1502__temp = shiftCount_1_reg_1502 ;
   tmp_i2_i_fu_693_p2__temp = tmp_i2_i_fu_693_p2 ;
   p_a_i_i_i_fu_449_p3_temp102__temp = p_a_i_i_i_fu_449_p3_temp102 ;
   z0_fu_1182_p1__temp = z0_fu_1182_p1 ;
   icmp3_fu_1009_p2_temp16__temp = icmp3_fu_1009_p2_temp16 ;
   icmp9_fu_807_p2__temp = icmp9_fu_807_p2 ;
   tmp_21_fu_601_p2__temp = tmp_21_fu_601_p2 ;
   countLeadingZerosHig_q0__temp = countLeadingZerosHig_q0 ;
   tmp_61_fu_918_p1__temp = tmp_61_fu_918_p1 ;
   bExp2_reg_197__temp = bExp2_reg_197 ;
   tmp_6_fu_1132_p4__temp = tmp_6_fu_1132_p4 ;
   ap_CS_fsm_state9__temp = ap_CS_fsm_state9 ;
   tmp_i2_fu_567_p2_temp41__temp = tmp_i2_fu_567_p2_temp41 ;
   a_assign_2_fu_934_p3__temp = a_assign_2_fu_934_p3 ;
   icmp6_fu_437_p2__temp = icmp6_fu_437_p2 ;
   tmp_14_fu_1282_p4_temp45__temp = tmp_14_fu_1282_p4_temp45 ;
   bExp_cast_fu_349_p1__temp = bExp_cast_fu_349_p1 ;
   bExp_cast_reg_1393__temp = bExp_cast_reg_1393 ;
   z1_2_fu_1213_p2_temp100__temp = z1_2_fu_1213_p2_temp100 ;
   p_v1_fu_812_p3__temp = p_v1_fu_812_p3 ;
   p_a_i_i_i1_fu_964_p3_temp102__temp = p_a_i_i_i1_fu_964_p3_temp102 ;
   icmp6_reg_1425_temp20__temp = icmp6_reg_1425_temp20 ;
   shiftCount_3_fu_1032_p3__temp = shiftCount_3_fu_1032_p3 ;
   bSig2_reg_188_temp36__temp = bSig2_reg_188_temp36 ;
   b_temp34__temp = b_temp34 ;
   tmp_75_i7_i_fu_723_p2_temp8__temp = tmp_75_i7_i_fu_723_p2_temp8 ;
   tmp_65_fu_1094_p1__temp = tmp_65_fu_1094_p1 ;
   z0_2_cast_fu_1259_p2_temp38__temp = z0_2_cast_fu_1259_p2_temp38 ;
   zMiddleA_1_fu_1188_p2_temp2001__temp = zMiddleA_1_fu_1188_p2_temp2001 ;
   tmp_fu_367_p2__temp = tmp_fu_367_p2 ;
   tmp_32_fu_1265_p2__temp = tmp_32_fu_1265_p2 ;
   float_exception_flag__temp = float_exception_flag ;
   tmp_74_i6_i1_fu_555_p2__temp = tmp_74_i6_i1_fu_555_p2 ;
   shiftCount_4_fu_1061_p2__temp = shiftCount_4_fu_1061_p2 ;
   aSig_1_cast_reg_1366_temp100__temp = aSig_1_cast_reg_1366_temp100 ;
   tmp32_cast_fu_855_p1__temp = tmp32_cast_fu_855_p1 ;
   z0_fu_1182_p0__temp = z0_fu_1182_p0 ;
   tmp_25_reg_1416__temp = tmp_25_reg_1416 ;
   tmp_75_i7_i_fu_723_p2__temp = tmp_75_i7_i_fu_723_p2 ;
   p_a_i_i_i1_fu_964_p3_temp101__temp = p_a_i_i_i1_fu_964_p3_temp101 ;
   icmp9_reg_1492_temp18__temp = icmp9_reg_1492_temp18 ;
   tmp_15_reg_1408__temp = tmp_15_reg_1408 ;
   b_temp150__temp = b_temp150 ;
   tmp_59_reg_1431__temp = tmp_59_reg_1431 ;
   tmp_i9_fu_729_p2_temp41__temp = tmp_i9_fu_729_p2_temp41 ;
   tmp34_fu_1343_p2__temp = tmp34_fu_1343_p2 ;
   z0_2_fu_1253_p2_temp24__temp = z0_2_fu_1253_p2_temp24 ;
   z0_2_fu_1253_p2__temp = z0_2_fu_1253_p2 ;
   tmp_37_i_fu_1162_p1__temp = tmp_37_i_fu_1162_p1 ;
   ap_return_preg__temp = ap_return_preg ;
   zSig0_1_fu_1292_p3__temp = zSig0_1_fu_1292_p3 ;
   tmp_9_fu_769_p4__temp = tmp_9_fu_769_p4 ;
   tmp_35_i_fu_1148_p1__temp = tmp_35_i_fu_1148_p1 ;
   tmp_i_i3_fu_657_p3__temp = tmp_i_i3_fu_657_p3 ;
   z0_fu_1182_p2__temp = z0_fu_1182_p2 ;
   tmp_i4_fu_793_p3__temp = tmp_i4_fu_793_p3 ;
   tmp_i3_i1_fu_537_p3__temp = tmp_i3_i1_fu_537_p3 ;
   z0_reg_1604__temp = z0_reg_1604 ;
   tmp_i1_fu_589_p3__temp = tmp_i1_fu_589_p3 ;
   tmp_80_i_i_i_fu_818_p1__temp = tmp_80_i_i_i_fu_818_p1 ;
   tmp_37_reg_1645__temp = tmp_37_reg_1645 ;
   b_assign_mux_i1_fu_573_p3__temp = b_assign_mux_i1_fu_573_p3 ;
   z0_2_cast_fu_1259_p2__temp = z0_2_cast_fu_1259_p2 ;
   tmp_34_i_fu_801_p2__temp = tmp_34_i_fu_801_p2 ;
   p_0_reg_206__temp = p_0_reg_206 ;
   zMiddleA_2_fu_1207_p2__temp = zMiddleA_2_fu_1207_p2 ;
   bSig_1_cast_fu_335_p1__temp = bSig_1_cast_fu_335_p1 ;
   tmp_i3_i_fu_699_p3__temp = tmp_i3_i_fu_699_p3 ;
   tmp_i7_fu_874_p1__temp = tmp_i7_fu_874_p1 ;
   z1_fu_1156_p2__temp = z1_fu_1156_p2 ;
   tmp_39_fu_713_p1__temp = tmp_39_fu_713_p1 ;
   aSig_fu_299_p1__temp = aSig_fu_299_p1 ;
   tmp_43_i_cast_fu_1224_p1__temp = tmp_43_i_cast_fu_1224_p1 ;
   zSig0_3_fu_1328_p3__temp = zSig0_3_fu_1328_p3 ;
   tmp_22_fu_607_p4__temp = tmp_22_fu_607_p4 ;
   zMiddleA_reg_1593__temp = zMiddleA_reg_1593 ;
   z1_2_reg_1624__temp = z1_2_reg_1624 ;
   bSig_1_cast_reg_1382__temp = bSig_1_cast_reg_1382 ;
   tmp_49_fu_525_p2__temp = tmp_49_fu_525_p2 ;
   z1_reg_1588__temp = z1_reg_1588 ;
   b_assign_mux_i_fu_735_p3__temp = b_assign_mux_i_fu_735_p3 ;
   tmp_10_fu_779_p3__temp = tmp_10_fu_779_p3 ;
   tmp_i6_fu_487_p3__temp = tmp_i6_fu_487_p3 ;
   a_assign_1_fu_743_p3__temp = a_assign_1_fu_743_p3 ;
   grp_fu_246_p0__temp = grp_fu_246_p0 ;
   zSig0_3_reg_1635__temp = zSig0_3_reg_1635 ;
   tmp_i_i2_fu_495_p3__temp = tmp_i_i2_fu_495_p3 ;
   tmp_45_fu_509_p1__temp = tmp_45_fu_509_p1 ;
   tmp_38_i_fu_1172_p1__temp = tmp_38_i_fu_1172_p1 ;
   zMiddleB_fu_1176_p2__temp = zMiddleB_fu_1176_p2 ;
   tmp_i5_fu_631_p3__temp = tmp_i5_fu_631_p3 ;
   zMiddleA_2_reg_1619__temp = zMiddleA_2_reg_1619 ;
   tmp_45_i_fu_1232_p1__temp = tmp_45_i_fu_1232_p1 ;
   tmp_i8_fu_1002_p3__temp = tmp_i8_fu_1002_p3 ;
   ap_phi_mux_p_0_phi_fu_210_p18__temp = ap_phi_mux_p_0_phi_fu_210_p18 ;
   tmp_69_fu_1249_p1__temp = tmp_69_fu_1249_p1 ;
   tmp_52_fu_551_p1__temp = tmp_52_fu_551_p1 ;
   tmp_35_fu_1245_p1__temp = tmp_35_fu_1245_p1 ;
   aSig2_reg_169__temp = aSig2_reg_169 ;
   tmp_56_fu_1308_p4__temp = tmp_56_fu_1308_p4 ;
   tmp_34_i1_fu_639_p2__temp = tmp_34_i1_fu_639_p2 ;
   aSig_1_cast_reg_1366__temp = aSig_1_cast_reg_1366 ;
   tmp_38_fu_687_p2__temp = tmp_38_fu_687_p2 ;
   z0_1_i_fu_1236_p2__temp = z0_1_i_fu_1236_p2 ;
   bSig_fu_330_p1__temp = bSig_fu_330_p1 ;
   grp_roundAndPackFloat64_fu_232_ap_return__temp = grp_roundAndPackFloat64_fu_232_ap_return ;
   tmp_i_fu_751_p3__temp = tmp_i_fu_751_p3 ;
   tmp_80_i_i_i1_fu_1020_p1__temp = tmp_80_i_i_i1_fu_1020_p1 ;
   tmp_23_fu_617_p3__temp = tmp_23_fu_617_p3 ;
   zSigPtr_temp_fu_878_p2__temp = zSigPtr_temp_fu_878_p2 ;
   zMiddleB_reg_1598__temp = zMiddleB_reg_1598 ;
   grp_fu_271_p2__temp = grp_fu_271_p2 ;
   zMiddleA_1_fu_1188_p2__temp = zMiddleA_1_fu_1188_p2 ;
   aSig_1_cast_fu_304_p1__temp = aSig_1_cast_fu_304_p1 ;
   bSig2_reg_188__temp = bSig2_reg_188 ;
   bSig_reg_1377__temp = bSig_reg_1377 ;
   grp_fu_277_p2__temp = grp_fu_277_p2 ;
   zMiddleA_fu_1166_p2__temp = zMiddleA_fu_1166_p2 ;
   a_assign_6_fu_581_p3__temp = a_assign_6_fu_581_p3 ;
   tmp_14_fu_1282_p4__temp = tmp_14_fu_1282_p4 ;
   z1_2_fu_1213_p2__temp = z1_2_fu_1213_p2 ;
   tmp_36_i_fu_1152_p1__temp = tmp_36_i_fu_1152_p1 ;
   tmp_i9_12_fu_1076_p1__temp = tmp_i9_12_fu_1076_p1 ;
   tmp_36_fu_671_p1__temp = tmp_36_fu_671_p1 ;
   zSigPtr_temp_1_fu_1080_p2__temp = zSigPtr_temp_1_fu_1080_p2 ;
   zSig0_2_fu_1318_p4__temp = zSig0_2_fu_1318_p4 ;

       ap_return_preg = 0 ;
       grp_roundAndPackFloat64_fu_232_ap_start_reg = 0 ;
       aSig_1_cast_reg_1366 = aSig_1_cast_reg_1366 & 4503599627370495 ;
       bSig_1_cast_reg_1382 = bSig_1_cast_reg_1382 & 4503599627370495 ;
       bExp_cast_reg_1393 = bExp_cast_reg_1393 & 2047 ;
       z1_reg_1588 = z1_reg_1588 & 18446744073709549568 ;
       zMiddleA_2_reg_1619 = zMiddleA_2_reg_1619 & 18446744069414584320 ;
       z1_2_reg_1624 = z1_2_reg_1624 & 18446744073709549568 ;
       countLeadingZerosHig_ce0 = 0;
       if(1 == ap_CS_fsm_state10)
       {
           zSig0_3_reg_1635 =   (  (  (  (  (  (  ( z0_reg_1604__temp  +  (  ( tmp_39_i_reg_1609__temp  << 32 )  | tmp_54_reg_1614__temp  )  )  & 9223372036854775807 )  +  ( z1_2_reg_1624__temp  < zMiddleA_2_reg_1619__temp  ? 1 : 0 )  )  >> 62 )  & 1 )  & 1 )  == 1 ?  (  (  (  (  (  ( z1_2_reg_1624__temp  < zMiddleA_2_reg_1619__temp  ? 1 : 0 )  +  ( z0_reg_1604__temp  +  (  ( tmp_39_i_reg_1609__temp  << 32 )  | tmp_54_reg_1614__temp  )  )  )  >> 1 )  & 9223372036854775807 )  << 1 )  |  (  ( z1_2_reg_1624__temp  != 0 ? 1 :  0 )  |  (  (  ( z0_reg_1604__temp  +  (  ( tmp_39_i_reg_1609__temp  << 32 )  | tmp_54_reg_1614__temp  )  )  & 1 )  ^  ( z1_2_reg_1624__temp  < zMiddleA_2_reg_1619__temp  ? 1 : 0 )  )  )  )  :   (  (  (  (  (  ( z1_2_reg_1624__temp  < zMiddleA_2_reg_1619__temp  ? 1 : 0 )  +  ( z0_reg_1604__temp  +  (  ( tmp_39_i_reg_1609__temp  << 32 )  | tmp_54_reg_1614__temp  )  )  )  & 4611686018427387903 )  << 1 )  |  (  ( z1_2_reg_1624__temp  != 0 ? 1 :  0 )  |  (  (  ( z0_reg_1604__temp  +  (  ( tmp_39_i_reg_1609__temp  << 32 )  | tmp_54_reg_1614__temp  )  )  & 1 )  ^  ( z1_2_reg_1624__temp  < zMiddleA_2_reg_1619__temp  ? 1 : 0 )  )  )  )  << 1 )  ) ; // this number is signed 

	   zSig0_3_reg_1635=zSig0_3_reg_1635>>1;// that we need add may be some logic or type casting error
	   printf("zSig0_3_reg_1635 %llu\n",zSig0_3_reg_1635);
           tmp_70_reg_1630 =   (  (  (  (  ( z0_reg_1604__temp  +  (  ( tmp_39_i_reg_1609__temp  << 32 )  | tmp_54_reg_1614__temp  )  )  & 9223372036854775807 )  +  ( z1_2_reg_1624__temp  < zMiddleA_2_reg_1619__temp  ? 1 : 0 )  )  >> 62 )  & 1 ) ;
       }
       goto ap_ST_fsm_state11;

   ap_ST_fsm_state11:
	printf("state 11\n");
	ap_CS_fsm_state1 = 0;
	ap_CS_fsm_state2 = 0;
	ap_CS_fsm_state3 = 0;
	ap_CS_fsm_state4 = 0;
	ap_CS_fsm_state5 = 0;
	ap_CS_fsm_state6 = 0;
	ap_CS_fsm_state7 = 0;
	ap_CS_fsm_state8 = 0;
	ap_CS_fsm_state9 = 0;
	ap_CS_fsm_state10 = 0;
	ap_CS_fsm_state11 = 1;
	ap_CS_fsm_state12 = 0;
	ap_CS_fsm_state13 = 0;
   zMiddleA_fu_1166_p1__temp = zMiddleA_fu_1166_p1 ;
   ap_CS_fsm__temp = ap_CS_fsm ;
   tmp_74_i_i1_fu_513_p2__temp = tmp_74_i_i1_fu_513_p2 ;
   b_temp10__temp = b_temp10 ;
   tmp_60_fu_903_p4__temp = tmp_60_fu_903_p4 ;
   tmp_19_fu_379_p2__temp = tmp_19_fu_379_p2 ;
   ap_CS_fsm_state5__temp = ap_CS_fsm_state5 ;
   tmp_70_reg_1630_temp42__temp = tmp_70_reg_1630_temp42 ;
   icmp1_fu_912_p2_temp3__temp = icmp1_fu_912_p2_temp3 ;
   countLeadingZerosHig_6_fu_1046_p1__temp = countLeadingZerosHig_6_fu_1046_p1 ;
   tmp_i9_fu_729_p2__temp = tmp_i9_fu_729_p2 ;
   tmp_12_fu_1270_p2__temp = tmp_12_fu_1270_p2 ;
   aSig2_reg_169_201__temp = aSig2_reg_169_201 ;
   z1_fu_1156_p2_temp100__temp = z1_fu_1156_p2_temp100 ;
   tmp_39_i_fu_1192_p2__temp = tmp_39_i_fu_1192_p2 ;
   tmp_i2_i1_fu_531_p2_temp4__temp = tmp_i2_i1_fu_531_p2_temp4 ;
   a_temp9__temp = a_temp9 ;
   countLeadingZerosHig_ce0__temp = countLeadingZerosHig_ce0 ;
   zExp_fu_1353_p2__temp = zExp_fu_1353_p2 ;
   tmp_74_i6_i_fu_717_p2__temp = tmp_74_i6_i_fu_717_p2 ;
   tmp_70_fu_1300_p3_temp48__temp = tmp_70_fu_1300_p3_temp48 ;
   tmp_4_reg_1583__temp = tmp_4_reg_1583 ;
   grp_fu_287_p2__temp = grp_fu_287_p2 ;
   aSig2_reg_169_2001__temp = aSig2_reg_169_2001 ;
   icmp_fu_395_p2__temp = icmp_fu_395_p2 ;
   zMiddleA_2_fu_1207_p2_temp100__temp = zMiddleA_2_fu_1207_p2_temp100 ;
   tmp_56_fu_1308_p4_temp46__temp = tmp_56_fu_1308_p4_temp46 ;
   icmp2_fu_952_p2_temp11__temp = icmp2_fu_952_p2_temp11 ;
   aExp_fu_308_p4__temp = aExp_fu_308_p4 ;
   shiftCount_fu_830_p3__temp = shiftCount_fu_830_p3 ;
   icmp3_reg_1552_temp17__temp = icmp3_reg_1552_temp17 ;
   grp_roundAndPackFloat64_fu_232_float_exception_flag_o_ap_vld__temp = grp_roundAndPackFloat64_fu_232_float_exception_flag_o_ap_vld ;
   tmp_44_i_fu_1228_p2__temp = tmp_44_i_fu_1228_p2 ;
   z1_reg_1588_temp100__temp = z1_reg_1588_temp100 ;
   tmp_58_fu_443_p2__temp = tmp_58_fu_443_p2 ;
   ap_CS_fsm_state11__temp = ap_CS_fsm_state11 ;
   icmp6_reg_1425__temp = icmp6_reg_1425 ;
   tmp_30_fu_322_p3__temp = tmp_30_fu_322_p3 ;
   zMiddleA_2_fu_1207_p2_temp101__temp = zMiddleA_2_fu_1207_p2_temp101 ;
   tmp_64_reg_1532__temp = tmp_64_reg_1532 ;
   tmp_22_fu_607_p4_temp26__temp = tmp_22_fu_607_p4_temp26 ;
   shiftCount_1_i_i_i_fu_837_p3__temp = shiftCount_1_i_i_i_fu_837_p3 ;
   tmp_43_i_fu_1218_p3__temp = tmp_43_i_fu_1218_p3 ;
   aSig_1_cast_fu_304_p1_temp100__temp = aSig_1_cast_fu_304_p1_temp100 ;
   zExpPtr_temp_1_fu_1085_p2__temp = zExpPtr_temp_1_fu_1085_p2 ;
   b_temp28__temp = b_temp28 ;
   icmp2_reg_1526__temp = icmp2_reg_1526 ;
   tmp_8_fu_763_p2__temp = tmp_8_fu_763_p2 ;
   a_temp27__temp = a_temp27 ;
   icmp9_fu_807_p2_temp15__temp = icmp9_fu_807_p2_temp15 ;
   tmp_29_reg_1517__temp = tmp_29_reg_1517 ;
   grp_roundAndPackFloat64_fu_232_ap_ready__temp = grp_roundAndPackFloat64_fu_232_ap_ready ;
   ap_CS_fsm_state6__temp = ap_CS_fsm_state6 ;
   bExp_cast_reg_1393_temp100__temp = bExp_cast_reg_1393_temp100 ;
   grp_fu_246_p2__temp = grp_fu_246_p2 ;
   shiftCount_3_cast_fu_870_p1__temp = shiftCount_3_cast_fu_870_p1 ;
   zExpPtr_temp_cast_fu_889_p1__temp = zExpPtr_temp_cast_fu_889_p1 ;
   tmp_74_i_i_fu_675_p2__temp = tmp_74_i_i_fu_675_p2 ;
   a_temp30__temp = a_temp30 ;
   tmp_28_fu_898_p2__temp = tmp_28_fu_898_p2 ;
   tmp_i2_fu_567_p2__temp = tmp_i2_fu_567_p2 ;
   ap_CS_fsm_state3__temp = ap_CS_fsm_state3 ;
   icmp2_reg_1526_temp19__temp = icmp2_reg_1526_temp19 ;
   ap_CS_fsm_state13__temp = ap_CS_fsm_state13 ;
   a_temp25__temp = a_temp25 ;
   z0_2_fu_1253_p2_temp32__temp = z0_2_fu_1253_p2_temp32 ;
   tmp_i4_i_fu_707_p2__temp = tmp_i4_i_fu_707_p2 ;
   tmp_56_fu_1308_p4_temp47__temp = tmp_56_fu_1308_p4_temp47 ;
   countLeadingZerosHig_3_fu_844_p1__temp = countLeadingZerosHig_3_fu_844_p1 ;
   z1_fu_1156_p2_temp101__temp = z1_fu_1156_p2_temp101 ;
   aSig_1_cast_fu_304_p1_temp101__temp = aSig_1_cast_fu_304_p1_temp101 ;
   p_a_i_i_i_fu_449_p3_temp1002__temp = p_a_i_i_i_fu_449_p3_temp1002 ;
   bExp_reg_1388__temp = bExp_reg_1388 ;
   p_v_fu_1014_p3__temp = p_v_fu_1014_p3 ;
   tmp_19_reg_1412__temp = tmp_19_reg_1412 ;
   grp_roundAndPackFloat64_fu_232_ap_start__temp = grp_roundAndPackFloat64_fu_232_ap_start ;
   shiftCount_1_i_i_i1_fu_1039_p3__temp = shiftCount_1_i_i_i1_fu_1039_p3 ;
   aLow_fu_1108_p3__temp = aLow_fu_1108_p3 ;
   p_i_i_i_fu_823_p3__temp = p_i_i_i_fu_823_p3 ;
   b_temp39__temp = b_temp39 ;
   zMiddleA_1_fu_1188_p2_temp201__temp = zMiddleA_1_fu_1188_p2_temp201 ;
   a_assign_2_fu_934_p3_temp34__temp = a_assign_2_fu_934_p3_temp34 ;
   icmp_fu_395_p2_temp5__temp = icmp_fu_395_p2_temp5 ;
   tmp_i2_i1_fu_531_p2__temp = tmp_i2_i1_fu_531_p2 ;
   icmp3_fu_1009_p2__temp = icmp3_fu_1009_p2 ;
   countLeadingZerosHig_address0__temp = countLeadingZerosHig_address0 ;
   icmp9_reg_1492__temp = icmp9_reg_1492 ;
   tmp_70_fu_1300_p3__temp = tmp_70_fu_1300_p3 ;
   zExpPtr_temp_1_cast_fu_1090_p1__temp = zExpPtr_temp_1_cast_fu_1090_p1 ;
   tmp29_fu_848_p3__temp = tmp29_fu_848_p3 ;
   tmp_13_fu_1276_p2__temp = tmp_13_fu_1276_p2 ;
   a_assign_s_fu_419_p3__temp = a_assign_s_fu_419_p3 ;
   aHigh_fu_1115_p2__temp = aHigh_fu_1115_p2 ;
   bExp_cast_fu_349_p1_temp100__temp = bExp_cast_fu_349_p1_temp100 ;
   zMiddleB_fu_1176_p0__temp = zMiddleB_fu_1176_p0 ;
   tmp_47_reg_1441__temp = tmp_47_reg_1441 ;
   icmp1_fu_912_p2__temp = icmp1_fu_912_p2 ;
   tmp_46_reg_1436__temp = tmp_46_reg_1436 ;
   z0_2_cast_fu_1259_p2_temp101__temp = z0_2_cast_fu_1259_p2_temp101 ;
   tmp_75_i_i1_fu_519_p2__temp = tmp_75_i_i1_fu_519_p2 ;
   icmp6_fu_437_p2_temp12__temp = icmp6_fu_437_p2_temp12 ;
   grp_roundAndPackFloat64_fu_232_float_exception_flag_o__temp = grp_roundAndPackFloat64_fu_232_float_exception_flag_o ;
   bLow_fu_1124_p3__temp = bLow_fu_1124_p3 ;
   aExp2_cast_reg_1508__temp = aExp2_cast_reg_1508 ;
   bSig_1_cast_fu_335_p1_temp101__temp = bSig_1_cast_fu_335_p1_temp101 ;
   tmp_44_fu_405_p4__temp = tmp_44_fu_405_p4 ;
   icmp_reg_1420_temp21__temp = icmp_reg_1420_temp21 ;
   z1_fu_1156_p0__temp = z1_fu_1156_p0 ;
   z1_2_reg_1624_temp100__temp = z1_2_reg_1624_temp100 ;
   grp_roundAndPackFloat64_fu_232_ap_done__temp = grp_roundAndPackFloat64_fu_232_ap_done ;
   tmp_70_reg_1630__temp = tmp_70_reg_1630 ;
   tmp_63_fu_958_p2__temp = tmp_63_fu_958_p2 ;
   tmp_i_i_fu_665_p2__temp = tmp_i_i_fu_665_p2 ;
   tmp_15_fu_373_p2__temp = tmp_15_fu_373_p2 ;
   z1_2_fu_1213_p2_temp101__temp = z1_2_fu_1213_p2_temp101 ;
   p_a_i_i_i1_fu_964_p3_temp1002__temp = p_a_i_i_i1_fu_964_p3_temp1002 ;
   tmp_68_fu_1241_p1__temp = tmp_68_fu_1241_p1 ;
   tmp_65_reg_1578__temp = tmp_65_reg_1578 ;
   ap_CS_fsm_state2__temp = ap_CS_fsm_state2 ;
   tmp_27_fu_415_p1__temp = tmp_27_fu_415_p1 ;
   tmp_51_reg_1542__temp = tmp_51_reg_1542 ;
   grp_fu_251_p4__temp = grp_fu_251_p4 ;
   shiftCount_2_fu_865_p2__temp = shiftCount_2_fu_865_p2 ;
   zExp2_v_cast_cast_fu_1336_p3__temp = zExp2_v_cast_cast_fu_1336_p3 ;
   tmp33_cast_fu_1057_p1__temp = tmp33_cast_fu_1057_p1 ;
   zMiddleB_fu_1176_p1__temp = zMiddleB_fu_1176_p1 ;
   aExp2_reg_179__temp = aExp2_reg_179 ;
   icmp2_reg_1526_temp13__temp = icmp2_reg_1526_temp13 ;
   grp_roundAndPackFloat64_fu_232_ap_start_reg__temp = grp_roundAndPackFloat64_fu_232_ap_start_reg ;
   grp_roundAndPackFloat64_fu_232_ap_idle__temp = grp_roundAndPackFloat64_fu_232_ap_idle ;
   tmp_16_fu_645_p2__temp = tmp_16_fu_645_p2 ;
   tmp_75_i7_i1_fu_561_p2_temp7__temp = tmp_75_i7_i1_fu_561_p2_temp7 ;
   b_temp1500__temp = b_temp1500 ;
   p_a_i_i_i_fu_449_p3__temp = p_a_i_i_i_fu_449_p3 ;
   b_temp6__temp = b_temp6 ;
   tmp_i2_i_fu_693_p2_temp2__temp = tmp_i2_i_fu_693_p2_temp2 ;
   bExp_cast_fu_349_p1_temp101__temp = bExp_cast_fu_349_p1_temp101 ;
   tmp_48_fu_921_p4__temp = tmp_48_fu_921_p4 ;
   tmp_57_fu_427_p4__temp = tmp_57_fu_427_p4 ;
   ap_CS_fsm_state8__temp = ap_CS_fsm_state8 ;
   aExp2_cast_fu_894_p1__temp = aExp2_cast_fu_894_p1 ;
   tmp_40_fu_759_p1__temp = tmp_40_fu_759_p1 ;
   icmp1_reg_1521__temp = icmp1_reg_1521 ;
   icmp_reg_1420__temp = icmp_reg_1420 ;
   icmp1_reg_1521_temp22__temp = icmp1_reg_1521_temp22 ;
   tmp34_cast_fu_1349_p1__temp = tmp34_cast_fu_1349_p1 ;
   tmp_55_fu_401_p1__temp = tmp_55_fu_401_p1 ;
   tmp_53_fu_385_p4__temp = tmp_53_fu_385_p4 ;
   ap_CS_fsm_state4__temp = ap_CS_fsm_state4 ;
   ap_CS_fsm_state12__temp = ap_CS_fsm_state12 ;
   bHigh_fu_1142_p2__temp = bHigh_fu_1142_p2 ;
   tmp_39_i_reg_1609__temp = tmp_39_i_reg_1609 ;
   tmp_75_i_i_fu_681_p2__temp = tmp_75_i_i_fu_681_p2 ;
   bSig_1_cast_reg_1382_temp100__temp = bSig_1_cast_reg_1382_temp100 ;
   a_assign_s_fu_419_p3_temp33__temp = a_assign_s_fu_419_p3_temp33 ;
   p_a_i_i_i_fu_449_p3_temp101__temp = p_a_i_i_i_fu_449_p3_temp101 ;
   tmp33_fu_1050_p3__temp = tmp33_fu_1050_p3 ;
   tmp_50_reg_1537__temp = tmp_50_reg_1537 ;
   grp_fu_261_p4__temp = grp_fu_261_p4 ;
   z0_2_cast_fu_1259_p2_temp1001__temp = z0_2_cast_fu_1259_p2_temp1001 ;
   p_i_i_i1_fu_1025_p3__temp = p_i_i_i1_fu_1025_p3 ;
   p_a_i_i_i1_fu_964_p3__temp = p_a_i_i_i1_fu_964_p3 ;
   tmp_i4_i1_fu_545_p2__temp = tmp_i4_i1_fu_545_p2 ;
   z1_fu_1156_p1__temp = z1_fu_1156_p1 ;
   tmp_31_fu_930_p1__temp = tmp_31_fu_930_p1 ;
   shiftCount_4_reg_1562__temp = shiftCount_4_reg_1562 ;
   tmp_75_i7_i1_fu_561_p2__temp = tmp_75_i7_i1_fu_561_p2 ;
   zSign_fu_361_p2__temp = zSign_fu_361_p2 ;
   a_temp32__temp = a_temp32 ;
   zMiddleA_fu_1166_p0__temp = zMiddleA_fu_1166_p0 ;
   tmp_42_fu_597_p1__temp = tmp_42_fu_597_p1 ;
   shiftCount_5_fu_1067_p2__temp = shiftCount_5_fu_1067_p2 ;
   tmp_54_reg_1614__temp = tmp_54_reg_1614 ;
   a_temp1__temp = a_temp1 ;
   ap_CS_fsm_state10__temp = ap_CS_fsm_state10 ;
   tmp_39_i_reg_1609_temp29__temp = tmp_39_i_reg_1609_temp29 ;
   zExp_reg_1640__temp = zExp_reg_1640 ;
   zSign_reg_1398__temp = zSign_reg_1398 ;
   grp_fu_241_p2__temp = grp_fu_241_p2 ;
   ap_phi_mux_aExp2_phi_fu_182_p4__temp = ap_phi_mux_aExp2_phi_fu_182_p4 ;
   p_a_i_i_i_fu_449_p3_temp1001__temp = p_a_i_i_i_fu_449_p3_temp1001 ;
   aExp_cast_fu_318_p1__temp = aExp_cast_fu_318_p1 ;
   tmp_9_fu_769_p4_temp23__temp = tmp_9_fu_769_p4_temp23 ;
   tmp_reg_1404__temp = tmp_reg_1404 ;
   tmp_66_fu_1120_p1__temp = tmp_66_fu_1120_p1 ;
   icmp3_reg_1552__temp = icmp3_reg_1552 ;
   or_cond_fu_651_p2__temp = or_cond_fu_651_p2 ;
   tmp_62_fu_942_p4__temp = tmp_62_fu_942_p4 ;
   bSig_1_cast_fu_335_p1_temp100__temp = bSig_1_cast_fu_335_p1_temp100 ;
   icmp2_fu_952_p2__temp = icmp2_fu_952_p2 ;
   tmp_i_i1_fu_503_p2__temp = tmp_i_i1_fu_503_p2 ;
   tmp_28_reg_1513__temp = tmp_28_reg_1513 ;
   tmp_34_fu_353_p3__temp = tmp_34_fu_353_p3 ;
   icmp6_reg_1425_temp14__temp = icmp6_reg_1425_temp14 ;
   zMiddleA_2_reg_1619_temp100__temp = zMiddleA_2_reg_1619_temp100 ;
   bExp_fu_339_p4__temp = bExp_fu_339_p4 ;
   zMiddleA_2_fu_1207_p2_temp102__temp = zMiddleA_2_fu_1207_p2_temp102 ;
   tmp_24_fu_625_p2__temp = tmp_24_fu_625_p2 ;
   ap_CS_fsm_state7__temp = ap_CS_fsm_state7 ;
   zExpPtr_temp_fu_884_p2__temp = zExpPtr_temp_fu_884_p2 ;
   b_temp31__temp = b_temp31 ;
   tmp_20_fu_787_p2__temp = tmp_20_fu_787_p2 ;
   ap_CS_fsm_state1__temp = ap_CS_fsm_state1 ;
   shiftCount_1_fu_859_p2__temp = shiftCount_1_fu_859_p2 ;
   shiftCount_7_cast_fu_1072_p1__temp = shiftCount_7_cast_fu_1072_p1 ;
   ap_NS_fsm__temp = ap_NS_fsm ;
   p_a_i_i_i1_fu_964_p3_temp1001__temp = p_a_i_i_i1_fu_964_p3_temp1001 ;
   shiftCount_1_reg_1502__temp = shiftCount_1_reg_1502 ;
   tmp_i2_i_fu_693_p2__temp = tmp_i2_i_fu_693_p2 ;
   p_a_i_i_i_fu_449_p3_temp102__temp = p_a_i_i_i_fu_449_p3_temp102 ;
   z0_fu_1182_p1__temp = z0_fu_1182_p1 ;
   icmp3_fu_1009_p2_temp16__temp = icmp3_fu_1009_p2_temp16 ;
   icmp9_fu_807_p2__temp = icmp9_fu_807_p2 ;
   tmp_21_fu_601_p2__temp = tmp_21_fu_601_p2 ;
   countLeadingZerosHig_q0__temp = countLeadingZerosHig_q0 ;
   tmp_61_fu_918_p1__temp = tmp_61_fu_918_p1 ;
   bExp2_reg_197__temp = bExp2_reg_197 ;
   tmp_6_fu_1132_p4__temp = tmp_6_fu_1132_p4 ;
   ap_CS_fsm_state9__temp = ap_CS_fsm_state9 ;
   tmp_i2_fu_567_p2_temp41__temp = tmp_i2_fu_567_p2_temp41 ;
   a_assign_2_fu_934_p3__temp = a_assign_2_fu_934_p3 ;
   icmp6_fu_437_p2__temp = icmp6_fu_437_p2 ;
   tmp_14_fu_1282_p4_temp45__temp = tmp_14_fu_1282_p4_temp45 ;
   bExp_cast_fu_349_p1__temp = bExp_cast_fu_349_p1 ;
   bExp_cast_reg_1393__temp = bExp_cast_reg_1393 ;
   z1_2_fu_1213_p2_temp100__temp = z1_2_fu_1213_p2_temp100 ;
   p_v1_fu_812_p3__temp = p_v1_fu_812_p3 ;
   p_a_i_i_i1_fu_964_p3_temp102__temp = p_a_i_i_i1_fu_964_p3_temp102 ;
   icmp6_reg_1425_temp20__temp = icmp6_reg_1425_temp20 ;
   shiftCount_3_fu_1032_p3__temp = shiftCount_3_fu_1032_p3 ;
   bSig2_reg_188_temp36__temp = bSig2_reg_188_temp36 ;
   b_temp34__temp = b_temp34 ;
   tmp_75_i7_i_fu_723_p2_temp8__temp = tmp_75_i7_i_fu_723_p2_temp8 ;
   tmp_65_fu_1094_p1__temp = tmp_65_fu_1094_p1 ;
   z0_2_cast_fu_1259_p2_temp38__temp = z0_2_cast_fu_1259_p2_temp38 ;
   zMiddleA_1_fu_1188_p2_temp2001__temp = zMiddleA_1_fu_1188_p2_temp2001 ;
   tmp_fu_367_p2__temp = tmp_fu_367_p2 ;
   tmp_32_fu_1265_p2__temp = tmp_32_fu_1265_p2 ;
   float_exception_flag__temp = float_exception_flag ;
   tmp_74_i6_i1_fu_555_p2__temp = tmp_74_i6_i1_fu_555_p2 ;
   shiftCount_4_fu_1061_p2__temp = shiftCount_4_fu_1061_p2 ;
   aSig_1_cast_reg_1366_temp100__temp = aSig_1_cast_reg_1366_temp100 ;
   tmp32_cast_fu_855_p1__temp = tmp32_cast_fu_855_p1 ;
   z0_fu_1182_p0__temp = z0_fu_1182_p0 ;
   tmp_25_reg_1416__temp = tmp_25_reg_1416 ;
   tmp_75_i7_i_fu_723_p2__temp = tmp_75_i7_i_fu_723_p2 ;
   p_a_i_i_i1_fu_964_p3_temp101__temp = p_a_i_i_i1_fu_964_p3_temp101 ;
   icmp9_reg_1492_temp18__temp = icmp9_reg_1492_temp18 ;
   tmp_15_reg_1408__temp = tmp_15_reg_1408 ;
   b_temp150__temp = b_temp150 ;
   tmp_59_reg_1431__temp = tmp_59_reg_1431 ;
   tmp_i9_fu_729_p2_temp41__temp = tmp_i9_fu_729_p2_temp41 ;
   tmp34_fu_1343_p2__temp = tmp34_fu_1343_p2 ;
   z0_2_fu_1253_p2_temp24__temp = z0_2_fu_1253_p2_temp24 ;
   z0_2_fu_1253_p2__temp = z0_2_fu_1253_p2 ;
   tmp_37_i_fu_1162_p1__temp = tmp_37_i_fu_1162_p1 ;
   ap_return_preg__temp = ap_return_preg ;
   zSig0_1_fu_1292_p3__temp = zSig0_1_fu_1292_p3 ;
   tmp_9_fu_769_p4__temp = tmp_9_fu_769_p4 ;
   tmp_35_i_fu_1148_p1__temp = tmp_35_i_fu_1148_p1 ;
   tmp_i_i3_fu_657_p3__temp = tmp_i_i3_fu_657_p3 ;
   z0_fu_1182_p2__temp = z0_fu_1182_p2 ;
   tmp_i4_fu_793_p3__temp = tmp_i4_fu_793_p3 ;
   tmp_i3_i1_fu_537_p3__temp = tmp_i3_i1_fu_537_p3 ;
   z0_reg_1604__temp = z0_reg_1604 ;
   tmp_i1_fu_589_p3__temp = tmp_i1_fu_589_p3 ;
   tmp_80_i_i_i_fu_818_p1__temp = tmp_80_i_i_i_fu_818_p1 ;
   tmp_37_reg_1645__temp = tmp_37_reg_1645 ;
   b_assign_mux_i1_fu_573_p3__temp = b_assign_mux_i1_fu_573_p3 ;
   z0_2_cast_fu_1259_p2__temp = z0_2_cast_fu_1259_p2 ;
   tmp_34_i_fu_801_p2__temp = tmp_34_i_fu_801_p2 ;
   p_0_reg_206__temp = p_0_reg_206 ;
   zMiddleA_2_fu_1207_p2__temp = zMiddleA_2_fu_1207_p2 ;
   bSig_1_cast_fu_335_p1__temp = bSig_1_cast_fu_335_p1 ;
   tmp_i3_i_fu_699_p3__temp = tmp_i3_i_fu_699_p3 ;
   tmp_i7_fu_874_p1__temp = tmp_i7_fu_874_p1 ;
   z1_fu_1156_p2__temp = z1_fu_1156_p2 ;
   tmp_39_fu_713_p1__temp = tmp_39_fu_713_p1 ;
   aSig_fu_299_p1__temp = aSig_fu_299_p1 ;
   tmp_43_i_cast_fu_1224_p1__temp = tmp_43_i_cast_fu_1224_p1 ;
   zSig0_3_fu_1328_p3__temp = zSig0_3_fu_1328_p3 ;
   tmp_22_fu_607_p4__temp = tmp_22_fu_607_p4 ;
   zMiddleA_reg_1593__temp = zMiddleA_reg_1593 ;
   z1_2_reg_1624__temp = z1_2_reg_1624 ;
   bSig_1_cast_reg_1382__temp = bSig_1_cast_reg_1382 ;
   tmp_49_fu_525_p2__temp = tmp_49_fu_525_p2 ;
   z1_reg_1588__temp = z1_reg_1588 ;
   b_assign_mux_i_fu_735_p3__temp = b_assign_mux_i_fu_735_p3 ;
   tmp_10_fu_779_p3__temp = tmp_10_fu_779_p3 ;
   tmp_i6_fu_487_p3__temp = tmp_i6_fu_487_p3 ;
   a_assign_1_fu_743_p3__temp = a_assign_1_fu_743_p3 ;
   grp_fu_246_p0__temp = grp_fu_246_p0 ;
   zSig0_3_reg_1635__temp = zSig0_3_reg_1635 ;
   tmp_i_i2_fu_495_p3__temp = tmp_i_i2_fu_495_p3 ;
   tmp_45_fu_509_p1__temp = tmp_45_fu_509_p1 ;
   tmp_38_i_fu_1172_p1__temp = tmp_38_i_fu_1172_p1 ;
   zMiddleB_fu_1176_p2__temp = zMiddleB_fu_1176_p2 ;
   tmp_i5_fu_631_p3__temp = tmp_i5_fu_631_p3 ;
   zMiddleA_2_reg_1619__temp = zMiddleA_2_reg_1619 ;
   tmp_45_i_fu_1232_p1__temp = tmp_45_i_fu_1232_p1 ;
   tmp_i8_fu_1002_p3__temp = tmp_i8_fu_1002_p3 ;
   ap_phi_mux_p_0_phi_fu_210_p18__temp = ap_phi_mux_p_0_phi_fu_210_p18 ;
   tmp_69_fu_1249_p1__temp = tmp_69_fu_1249_p1 ;
   tmp_52_fu_551_p1__temp = tmp_52_fu_551_p1 ;
   tmp_35_fu_1245_p1__temp = tmp_35_fu_1245_p1 ;
   aSig2_reg_169__temp = aSig2_reg_169 ;
   tmp_56_fu_1308_p4__temp = tmp_56_fu_1308_p4 ;
   tmp_34_i1_fu_639_p2__temp = tmp_34_i1_fu_639_p2 ;
   aSig_1_cast_reg_1366__temp = aSig_1_cast_reg_1366 ;
   tmp_38_fu_687_p2__temp = tmp_38_fu_687_p2 ;
   z0_1_i_fu_1236_p2__temp = z0_1_i_fu_1236_p2 ;
   bSig_fu_330_p1__temp = bSig_fu_330_p1 ;
   grp_roundAndPackFloat64_fu_232_ap_return__temp = grp_roundAndPackFloat64_fu_232_ap_return ;
   tmp_i_fu_751_p3__temp = tmp_i_fu_751_p3 ;
   tmp_80_i_i_i1_fu_1020_p1__temp = tmp_80_i_i_i1_fu_1020_p1 ;
   tmp_23_fu_617_p3__temp = tmp_23_fu_617_p3 ;
   zSigPtr_temp_fu_878_p2__temp = zSigPtr_temp_fu_878_p2 ;
   zMiddleB_reg_1598__temp = zMiddleB_reg_1598 ;
   grp_fu_271_p2__temp = grp_fu_271_p2 ;
   zMiddleA_1_fu_1188_p2__temp = zMiddleA_1_fu_1188_p2 ;
   aSig_1_cast_fu_304_p1__temp = aSig_1_cast_fu_304_p1 ;
   bSig2_reg_188__temp = bSig2_reg_188 ;
   bSig_reg_1377__temp = bSig_reg_1377 ;
   grp_fu_277_p2__temp = grp_fu_277_p2 ;
   zMiddleA_fu_1166_p2__temp = zMiddleA_fu_1166_p2 ;
   a_assign_6_fu_581_p3__temp = a_assign_6_fu_581_p3 ;
   tmp_14_fu_1282_p4__temp = tmp_14_fu_1282_p4 ;
   z1_2_fu_1213_p2__temp = z1_2_fu_1213_p2 ;
   tmp_36_i_fu_1152_p1__temp = tmp_36_i_fu_1152_p1 ;
   tmp_i9_12_fu_1076_p1__temp = tmp_i9_12_fu_1076_p1 ;
   tmp_36_fu_671_p1__temp = tmp_36_fu_671_p1 ;
   zSigPtr_temp_1_fu_1080_p2__temp = zSigPtr_temp_1_fu_1080_p2 ;
   zSig0_2_fu_1318_p4__temp = zSig0_2_fu_1318_p4 ;

       ap_return_preg = 0 ;
       grp_roundAndPackFloat64_fu_232_ap_start_reg = 0 ;
       aSig_1_cast_reg_1366 = aSig_1_cast_reg_1366 & 4503599627370495 ;
       bSig_1_cast_reg_1382 = bSig_1_cast_reg_1382 & 4503599627370495 ;
       bExp_cast_reg_1393 = bExp_cast_reg_1393 & 2047 ;
       z1_reg_1588 = z1_reg_1588 & 18446744073709549568 ;
       zMiddleA_2_reg_1619 = zMiddleA_2_reg_1619 & 18446744069414584320 ;
       z1_2_reg_1624 = z1_2_reg_1624 & 18446744073709549568 ;
       countLeadingZerosHig_ce0 = 0;
       if(1 == ap_CS_fsm_state11)
       {
           grp_roundAndPackFloat64_fu_232_ap_start_reg =  1;
       }
       if(1 == ap_CS_fsm_state11)
       {
          // zExp_reg_1640 =   ( aExp2_cast_reg_1508__temp  +  (  (  ( tmp_70_reg_1630__temp  & 1 )  == 1 ? 3073 :  3072 )  + bExp2_reg_197__temp  )  ) ;
	
		if(tmp_70_reg_1630__temp  & 1)
		{
			zExp_reg_1640=aExp2_cast_reg_1508__temp+bExp2_reg_197__temp-1023;
		}
		else
		{
			zExp_reg_1640=aExp2_cast_reg_1508__temp+bExp2_reg_197__temp-1023-1;
		}
	printf("aExp2_cast_reg_1508__temp %d\n",aExp2_cast_reg_1508__temp);
	printf("bExp2_reg_197__temp %d\n",bExp2_reg_197__temp);

	printf("zExp_reg_1640 %d\n",zExp_reg_1640);
	printf("zSign_reg_1398 %d\n",zSign_reg_1398);
	printf("zSig0_3_reg_1635 %llu\n",zSig0_3_reg_1635);
       }
if (grp_roundAndPackFloat64_fu_232_ap_start_reg==1){
grp_roundAndPackFloat64_fu_232_ap_start=1;
roundAndPackFloat64(&ap_clk,&grp_roundAndPackFloat64_fu_232_ap_done,&grp_roundAndPackFloat64_fu_232_ap_idle,&grp_roundAndPackFloat64_fu_232_ap_ready,&grp_roundAndPackFloat64_fu_232_ap_return,&ap_rst,&grp_roundAndPackFloat64_fu_232_ap_start,&float_exception_flag,&grp_roundAndPackFloat64_fu_232_float_exception_flag_o,&grp_roundAndPackFloat64_fu_232_float_exception_flag_o_ap_vld,&zExp_reg_1640,&zSig0_3_reg_1635,&zSign_reg_1398,dummy);
grp_roundAndPackFloat64_fu_232_ap_done=1;
}
       goto ap_ST_fsm_state12;

   ap_ST_fsm_state12:

	ap_CS_fsm_state1 = 0;
	ap_CS_fsm_state2 = 0;
	ap_CS_fsm_state3 = 0;
	ap_CS_fsm_state4 = 0;
	ap_CS_fsm_state5 = 0;
	ap_CS_fsm_state6 = 0;
	ap_CS_fsm_state7 = 0;
	ap_CS_fsm_state8 = 0;
	ap_CS_fsm_state9 = 0;
	ap_CS_fsm_state10 = 0;
	ap_CS_fsm_state11 = 0;
	ap_CS_fsm_state12 = 1;
	ap_CS_fsm_state13 = 0;
   zMiddleA_fu_1166_p1__temp = zMiddleA_fu_1166_p1 ;
   ap_CS_fsm__temp = ap_CS_fsm ;
   tmp_74_i_i1_fu_513_p2__temp = tmp_74_i_i1_fu_513_p2 ;
   b_temp10__temp = b_temp10 ;
   tmp_60_fu_903_p4__temp = tmp_60_fu_903_p4 ;
   tmp_19_fu_379_p2__temp = tmp_19_fu_379_p2 ;
   ap_CS_fsm_state5__temp = ap_CS_fsm_state5 ;
   tmp_70_reg_1630_temp42__temp = tmp_70_reg_1630_temp42 ;
   icmp1_fu_912_p2_temp3__temp = icmp1_fu_912_p2_temp3 ;
   countLeadingZerosHig_6_fu_1046_p1__temp = countLeadingZerosHig_6_fu_1046_p1 ;
   tmp_i9_fu_729_p2__temp = tmp_i9_fu_729_p2 ;
   tmp_12_fu_1270_p2__temp = tmp_12_fu_1270_p2 ;
   aSig2_reg_169_201__temp = aSig2_reg_169_201 ;
   z1_fu_1156_p2_temp100__temp = z1_fu_1156_p2_temp100 ;
   tmp_39_i_fu_1192_p2__temp = tmp_39_i_fu_1192_p2 ;
   tmp_i2_i1_fu_531_p2_temp4__temp = tmp_i2_i1_fu_531_p2_temp4 ;
   a_temp9__temp = a_temp9 ;
   countLeadingZerosHig_ce0__temp = countLeadingZerosHig_ce0 ;
   zExp_fu_1353_p2__temp = zExp_fu_1353_p2 ;
   tmp_74_i6_i_fu_717_p2__temp = tmp_74_i6_i_fu_717_p2 ;
   tmp_70_fu_1300_p3_temp48__temp = tmp_70_fu_1300_p3_temp48 ;
   tmp_4_reg_1583__temp = tmp_4_reg_1583 ;
   grp_fu_287_p2__temp = grp_fu_287_p2 ;
   aSig2_reg_169_2001__temp = aSig2_reg_169_2001 ;
   icmp_fu_395_p2__temp = icmp_fu_395_p2 ;
   zMiddleA_2_fu_1207_p2_temp100__temp = zMiddleA_2_fu_1207_p2_temp100 ;
   tmp_56_fu_1308_p4_temp46__temp = tmp_56_fu_1308_p4_temp46 ;
   icmp2_fu_952_p2_temp11__temp = icmp2_fu_952_p2_temp11 ;
   aExp_fu_308_p4__temp = aExp_fu_308_p4 ;
   shiftCount_fu_830_p3__temp = shiftCount_fu_830_p3 ;
   icmp3_reg_1552_temp17__temp = icmp3_reg_1552_temp17 ;
   grp_roundAndPackFloat64_fu_232_float_exception_flag_o_ap_vld__temp = grp_roundAndPackFloat64_fu_232_float_exception_flag_o_ap_vld ;
   tmp_44_i_fu_1228_p2__temp = tmp_44_i_fu_1228_p2 ;
   z1_reg_1588_temp100__temp = z1_reg_1588_temp100 ;
   tmp_58_fu_443_p2__temp = tmp_58_fu_443_p2 ;
   ap_CS_fsm_state11__temp = ap_CS_fsm_state11 ;
   icmp6_reg_1425__temp = icmp6_reg_1425 ;
   tmp_30_fu_322_p3__temp = tmp_30_fu_322_p3 ;
   zMiddleA_2_fu_1207_p2_temp101__temp = zMiddleA_2_fu_1207_p2_temp101 ;
   tmp_64_reg_1532__temp = tmp_64_reg_1532 ;
   tmp_22_fu_607_p4_temp26__temp = tmp_22_fu_607_p4_temp26 ;
   shiftCount_1_i_i_i_fu_837_p3__temp = shiftCount_1_i_i_i_fu_837_p3 ;
   tmp_43_i_fu_1218_p3__temp = tmp_43_i_fu_1218_p3 ;
   aSig_1_cast_fu_304_p1_temp100__temp = aSig_1_cast_fu_304_p1_temp100 ;
   zExpPtr_temp_1_fu_1085_p2__temp = zExpPtr_temp_1_fu_1085_p2 ;
   b_temp28__temp = b_temp28 ;
   icmp2_reg_1526__temp = icmp2_reg_1526 ;
   tmp_8_fu_763_p2__temp = tmp_8_fu_763_p2 ;
   a_temp27__temp = a_temp27 ;
   icmp9_fu_807_p2_temp15__temp = icmp9_fu_807_p2_temp15 ;
   tmp_29_reg_1517__temp = tmp_29_reg_1517 ;
   grp_roundAndPackFloat64_fu_232_ap_ready__temp = grp_roundAndPackFloat64_fu_232_ap_ready ;
   ap_CS_fsm_state6__temp = ap_CS_fsm_state6 ;
   bExp_cast_reg_1393_temp100__temp = bExp_cast_reg_1393_temp100 ;
   grp_fu_246_p2__temp = grp_fu_246_p2 ;
   shiftCount_3_cast_fu_870_p1__temp = shiftCount_3_cast_fu_870_p1 ;
   zExpPtr_temp_cast_fu_889_p1__temp = zExpPtr_temp_cast_fu_889_p1 ;
   tmp_74_i_i_fu_675_p2__temp = tmp_74_i_i_fu_675_p2 ;
   a_temp30__temp = a_temp30 ;
   tmp_28_fu_898_p2__temp = tmp_28_fu_898_p2 ;
   tmp_i2_fu_567_p2__temp = tmp_i2_fu_567_p2 ;
   ap_CS_fsm_state3__temp = ap_CS_fsm_state3 ;
   icmp2_reg_1526_temp19__temp = icmp2_reg_1526_temp19 ;
   ap_CS_fsm_state13__temp = ap_CS_fsm_state13 ;
   a_temp25__temp = a_temp25 ;
   z0_2_fu_1253_p2_temp32__temp = z0_2_fu_1253_p2_temp32 ;
   tmp_i4_i_fu_707_p2__temp = tmp_i4_i_fu_707_p2 ;
   tmp_56_fu_1308_p4_temp47__temp = tmp_56_fu_1308_p4_temp47 ;
   countLeadingZerosHig_3_fu_844_p1__temp = countLeadingZerosHig_3_fu_844_p1 ;
   z1_fu_1156_p2_temp101__temp = z1_fu_1156_p2_temp101 ;
   aSig_1_cast_fu_304_p1_temp101__temp = aSig_1_cast_fu_304_p1_temp101 ;
   p_a_i_i_i_fu_449_p3_temp1002__temp = p_a_i_i_i_fu_449_p3_temp1002 ;
   bExp_reg_1388__temp = bExp_reg_1388 ;
   p_v_fu_1014_p3__temp = p_v_fu_1014_p3 ;
   tmp_19_reg_1412__temp = tmp_19_reg_1412 ;
   grp_roundAndPackFloat64_fu_232_ap_start__temp = grp_roundAndPackFloat64_fu_232_ap_start ;
   shiftCount_1_i_i_i1_fu_1039_p3__temp = shiftCount_1_i_i_i1_fu_1039_p3 ;
   aLow_fu_1108_p3__temp = aLow_fu_1108_p3 ;
   p_i_i_i_fu_823_p3__temp = p_i_i_i_fu_823_p3 ;
   b_temp39__temp = b_temp39 ;
   zMiddleA_1_fu_1188_p2_temp201__temp = zMiddleA_1_fu_1188_p2_temp201 ;
   a_assign_2_fu_934_p3_temp34__temp = a_assign_2_fu_934_p3_temp34 ;
   icmp_fu_395_p2_temp5__temp = icmp_fu_395_p2_temp5 ;
   tmp_i2_i1_fu_531_p2__temp = tmp_i2_i1_fu_531_p2 ;
   icmp3_fu_1009_p2__temp = icmp3_fu_1009_p2 ;
   countLeadingZerosHig_address0__temp = countLeadingZerosHig_address0 ;
   icmp9_reg_1492__temp = icmp9_reg_1492 ;
   tmp_70_fu_1300_p3__temp = tmp_70_fu_1300_p3 ;
   zExpPtr_temp_1_cast_fu_1090_p1__temp = zExpPtr_temp_1_cast_fu_1090_p1 ;
   tmp29_fu_848_p3__temp = tmp29_fu_848_p3 ;
   tmp_13_fu_1276_p2__temp = tmp_13_fu_1276_p2 ;
   a_assign_s_fu_419_p3__temp = a_assign_s_fu_419_p3 ;
   aHigh_fu_1115_p2__temp = aHigh_fu_1115_p2 ;
   bExp_cast_fu_349_p1_temp100__temp = bExp_cast_fu_349_p1_temp100 ;
   zMiddleB_fu_1176_p0__temp = zMiddleB_fu_1176_p0 ;
   tmp_47_reg_1441__temp = tmp_47_reg_1441 ;
   icmp1_fu_912_p2__temp = icmp1_fu_912_p2 ;
   tmp_46_reg_1436__temp = tmp_46_reg_1436 ;
   z0_2_cast_fu_1259_p2_temp101__temp = z0_2_cast_fu_1259_p2_temp101 ;
   tmp_75_i_i1_fu_519_p2__temp = tmp_75_i_i1_fu_519_p2 ;
   icmp6_fu_437_p2_temp12__temp = icmp6_fu_437_p2_temp12 ;
   grp_roundAndPackFloat64_fu_232_float_exception_flag_o__temp = grp_roundAndPackFloat64_fu_232_float_exception_flag_o ;
   bLow_fu_1124_p3__temp = bLow_fu_1124_p3 ;
   aExp2_cast_reg_1508__temp = aExp2_cast_reg_1508 ;
   bSig_1_cast_fu_335_p1_temp101__temp = bSig_1_cast_fu_335_p1_temp101 ;
   tmp_44_fu_405_p4__temp = tmp_44_fu_405_p4 ;
   icmp_reg_1420_temp21__temp = icmp_reg_1420_temp21 ;
   z1_fu_1156_p0__temp = z1_fu_1156_p0 ;
   z1_2_reg_1624_temp100__temp = z1_2_reg_1624_temp100 ;
   grp_roundAndPackFloat64_fu_232_ap_done__temp = grp_roundAndPackFloat64_fu_232_ap_done ;
   tmp_70_reg_1630__temp = tmp_70_reg_1630 ;
   tmp_63_fu_958_p2__temp = tmp_63_fu_958_p2 ;
   tmp_i_i_fu_665_p2__temp = tmp_i_i_fu_665_p2 ;
   tmp_15_fu_373_p2__temp = tmp_15_fu_373_p2 ;
   z1_2_fu_1213_p2_temp101__temp = z1_2_fu_1213_p2_temp101 ;
   p_a_i_i_i1_fu_964_p3_temp1002__temp = p_a_i_i_i1_fu_964_p3_temp1002 ;
   tmp_68_fu_1241_p1__temp = tmp_68_fu_1241_p1 ;
   tmp_65_reg_1578__temp = tmp_65_reg_1578 ;
   ap_CS_fsm_state2__temp = ap_CS_fsm_state2 ;
   tmp_27_fu_415_p1__temp = tmp_27_fu_415_p1 ;
   tmp_51_reg_1542__temp = tmp_51_reg_1542 ;
   grp_fu_251_p4__temp = grp_fu_251_p4 ;
   shiftCount_2_fu_865_p2__temp = shiftCount_2_fu_865_p2 ;
   zExp2_v_cast_cast_fu_1336_p3__temp = zExp2_v_cast_cast_fu_1336_p3 ;
   tmp33_cast_fu_1057_p1__temp = tmp33_cast_fu_1057_p1 ;
   zMiddleB_fu_1176_p1__temp = zMiddleB_fu_1176_p1 ;
   aExp2_reg_179__temp = aExp2_reg_179 ;
   icmp2_reg_1526_temp13__temp = icmp2_reg_1526_temp13 ;
   grp_roundAndPackFloat64_fu_232_ap_start_reg__temp = grp_roundAndPackFloat64_fu_232_ap_start_reg ;
   grp_roundAndPackFloat64_fu_232_ap_idle__temp = grp_roundAndPackFloat64_fu_232_ap_idle ;
   tmp_16_fu_645_p2__temp = tmp_16_fu_645_p2 ;
   tmp_75_i7_i1_fu_561_p2_temp7__temp = tmp_75_i7_i1_fu_561_p2_temp7 ;
   b_temp1500__temp = b_temp1500 ;
   p_a_i_i_i_fu_449_p3__temp = p_a_i_i_i_fu_449_p3 ;
   b_temp6__temp = b_temp6 ;
   tmp_i2_i_fu_693_p2_temp2__temp = tmp_i2_i_fu_693_p2_temp2 ;
   bExp_cast_fu_349_p1_temp101__temp = bExp_cast_fu_349_p1_temp101 ;
   tmp_48_fu_921_p4__temp = tmp_48_fu_921_p4 ;
   tmp_57_fu_427_p4__temp = tmp_57_fu_427_p4 ;
   ap_CS_fsm_state8__temp = ap_CS_fsm_state8 ;
   aExp2_cast_fu_894_p1__temp = aExp2_cast_fu_894_p1 ;
   tmp_40_fu_759_p1__temp = tmp_40_fu_759_p1 ;
   icmp1_reg_1521__temp = icmp1_reg_1521 ;
   icmp_reg_1420__temp = icmp_reg_1420 ;
   icmp1_reg_1521_temp22__temp = icmp1_reg_1521_temp22 ;
   tmp34_cast_fu_1349_p1__temp = tmp34_cast_fu_1349_p1 ;
   tmp_55_fu_401_p1__temp = tmp_55_fu_401_p1 ;
   tmp_53_fu_385_p4__temp = tmp_53_fu_385_p4 ;
   ap_CS_fsm_state4__temp = ap_CS_fsm_state4 ;
   ap_CS_fsm_state12__temp = ap_CS_fsm_state12 ;
   bHigh_fu_1142_p2__temp = bHigh_fu_1142_p2 ;
   tmp_39_i_reg_1609__temp = tmp_39_i_reg_1609 ;
   tmp_75_i_i_fu_681_p2__temp = tmp_75_i_i_fu_681_p2 ;
   bSig_1_cast_reg_1382_temp100__temp = bSig_1_cast_reg_1382_temp100 ;
   a_assign_s_fu_419_p3_temp33__temp = a_assign_s_fu_419_p3_temp33 ;
   p_a_i_i_i_fu_449_p3_temp101__temp = p_a_i_i_i_fu_449_p3_temp101 ;
   tmp33_fu_1050_p3__temp = tmp33_fu_1050_p3 ;
   tmp_50_reg_1537__temp = tmp_50_reg_1537 ;
   grp_fu_261_p4__temp = grp_fu_261_p4 ;
   z0_2_cast_fu_1259_p2_temp1001__temp = z0_2_cast_fu_1259_p2_temp1001 ;
   p_i_i_i1_fu_1025_p3__temp = p_i_i_i1_fu_1025_p3 ;
   p_a_i_i_i1_fu_964_p3__temp = p_a_i_i_i1_fu_964_p3 ;
   tmp_i4_i1_fu_545_p2__temp = tmp_i4_i1_fu_545_p2 ;
   z1_fu_1156_p1__temp = z1_fu_1156_p1 ;
   tmp_31_fu_930_p1__temp = tmp_31_fu_930_p1 ;
   shiftCount_4_reg_1562__temp = shiftCount_4_reg_1562 ;
   tmp_75_i7_i1_fu_561_p2__temp = tmp_75_i7_i1_fu_561_p2 ;
   zSign_fu_361_p2__temp = zSign_fu_361_p2 ;
   a_temp32__temp = a_temp32 ;
   zMiddleA_fu_1166_p0__temp = zMiddleA_fu_1166_p0 ;
   tmp_42_fu_597_p1__temp = tmp_42_fu_597_p1 ;
   shiftCount_5_fu_1067_p2__temp = shiftCount_5_fu_1067_p2 ;
   tmp_54_reg_1614__temp = tmp_54_reg_1614 ;
   a_temp1__temp = a_temp1 ;
   ap_CS_fsm_state10__temp = ap_CS_fsm_state10 ;
   tmp_39_i_reg_1609_temp29__temp = tmp_39_i_reg_1609_temp29 ;
   zExp_reg_1640__temp = zExp_reg_1640 ;
   zSign_reg_1398__temp = zSign_reg_1398 ;
   grp_fu_241_p2__temp = grp_fu_241_p2 ;
   ap_phi_mux_aExp2_phi_fu_182_p4__temp = ap_phi_mux_aExp2_phi_fu_182_p4 ;
   p_a_i_i_i_fu_449_p3_temp1001__temp = p_a_i_i_i_fu_449_p3_temp1001 ;
   aExp_cast_fu_318_p1__temp = aExp_cast_fu_318_p1 ;
   tmp_9_fu_769_p4_temp23__temp = tmp_9_fu_769_p4_temp23 ;
   tmp_reg_1404__temp = tmp_reg_1404 ;
   tmp_66_fu_1120_p1__temp = tmp_66_fu_1120_p1 ;
   icmp3_reg_1552__temp = icmp3_reg_1552 ;
   or_cond_fu_651_p2__temp = or_cond_fu_651_p2 ;
   tmp_62_fu_942_p4__temp = tmp_62_fu_942_p4 ;
   bSig_1_cast_fu_335_p1_temp100__temp = bSig_1_cast_fu_335_p1_temp100 ;
   icmp2_fu_952_p2__temp = icmp2_fu_952_p2 ;
   tmp_i_i1_fu_503_p2__temp = tmp_i_i1_fu_503_p2 ;
   tmp_28_reg_1513__temp = tmp_28_reg_1513 ;
   tmp_34_fu_353_p3__temp = tmp_34_fu_353_p3 ;
   icmp6_reg_1425_temp14__temp = icmp6_reg_1425_temp14 ;
   zMiddleA_2_reg_1619_temp100__temp = zMiddleA_2_reg_1619_temp100 ;
   bExp_fu_339_p4__temp = bExp_fu_339_p4 ;
   zMiddleA_2_fu_1207_p2_temp102__temp = zMiddleA_2_fu_1207_p2_temp102 ;
   tmp_24_fu_625_p2__temp = tmp_24_fu_625_p2 ;
   ap_CS_fsm_state7__temp = ap_CS_fsm_state7 ;
   zExpPtr_temp_fu_884_p2__temp = zExpPtr_temp_fu_884_p2 ;
   b_temp31__temp = b_temp31 ;
   tmp_20_fu_787_p2__temp = tmp_20_fu_787_p2 ;
   ap_CS_fsm_state1__temp = ap_CS_fsm_state1 ;
   shiftCount_1_fu_859_p2__temp = shiftCount_1_fu_859_p2 ;
   shiftCount_7_cast_fu_1072_p1__temp = shiftCount_7_cast_fu_1072_p1 ;
   ap_NS_fsm__temp = ap_NS_fsm ;
   p_a_i_i_i1_fu_964_p3_temp1001__temp = p_a_i_i_i1_fu_964_p3_temp1001 ;
   shiftCount_1_reg_1502__temp = shiftCount_1_reg_1502 ;
   tmp_i2_i_fu_693_p2__temp = tmp_i2_i_fu_693_p2 ;
   p_a_i_i_i_fu_449_p3_temp102__temp = p_a_i_i_i_fu_449_p3_temp102 ;
   z0_fu_1182_p1__temp = z0_fu_1182_p1 ;
   icmp3_fu_1009_p2_temp16__temp = icmp3_fu_1009_p2_temp16 ;
   icmp9_fu_807_p2__temp = icmp9_fu_807_p2 ;
   tmp_21_fu_601_p2__temp = tmp_21_fu_601_p2 ;
   countLeadingZerosHig_q0__temp = countLeadingZerosHig_q0 ;
   tmp_61_fu_918_p1__temp = tmp_61_fu_918_p1 ;
   bExp2_reg_197__temp = bExp2_reg_197 ;
   tmp_6_fu_1132_p4__temp = tmp_6_fu_1132_p4 ;
   ap_CS_fsm_state9__temp = ap_CS_fsm_state9 ;
   tmp_i2_fu_567_p2_temp41__temp = tmp_i2_fu_567_p2_temp41 ;
   a_assign_2_fu_934_p3__temp = a_assign_2_fu_934_p3 ;
   icmp6_fu_437_p2__temp = icmp6_fu_437_p2 ;
   tmp_14_fu_1282_p4_temp45__temp = tmp_14_fu_1282_p4_temp45 ;
   bExp_cast_fu_349_p1__temp = bExp_cast_fu_349_p1 ;
   bExp_cast_reg_1393__temp = bExp_cast_reg_1393 ;
   z1_2_fu_1213_p2_temp100__temp = z1_2_fu_1213_p2_temp100 ;
   p_v1_fu_812_p3__temp = p_v1_fu_812_p3 ;
   p_a_i_i_i1_fu_964_p3_temp102__temp = p_a_i_i_i1_fu_964_p3_temp102 ;
   icmp6_reg_1425_temp20__temp = icmp6_reg_1425_temp20 ;
   shiftCount_3_fu_1032_p3__temp = shiftCount_3_fu_1032_p3 ;
   bSig2_reg_188_temp36__temp = bSig2_reg_188_temp36 ;
   b_temp34__temp = b_temp34 ;
   tmp_75_i7_i_fu_723_p2_temp8__temp = tmp_75_i7_i_fu_723_p2_temp8 ;
   tmp_65_fu_1094_p1__temp = tmp_65_fu_1094_p1 ;
   z0_2_cast_fu_1259_p2_temp38__temp = z0_2_cast_fu_1259_p2_temp38 ;
   zMiddleA_1_fu_1188_p2_temp2001__temp = zMiddleA_1_fu_1188_p2_temp2001 ;
   tmp_fu_367_p2__temp = tmp_fu_367_p2 ;
   tmp_32_fu_1265_p2__temp = tmp_32_fu_1265_p2 ;
   float_exception_flag__temp = float_exception_flag ;
   tmp_74_i6_i1_fu_555_p2__temp = tmp_74_i6_i1_fu_555_p2 ;
   shiftCount_4_fu_1061_p2__temp = shiftCount_4_fu_1061_p2 ;
   aSig_1_cast_reg_1366_temp100__temp = aSig_1_cast_reg_1366_temp100 ;
   tmp32_cast_fu_855_p1__temp = tmp32_cast_fu_855_p1 ;
   z0_fu_1182_p0__temp = z0_fu_1182_p0 ;
   tmp_25_reg_1416__temp = tmp_25_reg_1416 ;
   tmp_75_i7_i_fu_723_p2__temp = tmp_75_i7_i_fu_723_p2 ;
   p_a_i_i_i1_fu_964_p3_temp101__temp = p_a_i_i_i1_fu_964_p3_temp101 ;
   icmp9_reg_1492_temp18__temp = icmp9_reg_1492_temp18 ;
   tmp_15_reg_1408__temp = tmp_15_reg_1408 ;
   b_temp150__temp = b_temp150 ;
   tmp_59_reg_1431__temp = tmp_59_reg_1431 ;
   tmp_i9_fu_729_p2_temp41__temp = tmp_i9_fu_729_p2_temp41 ;
   tmp34_fu_1343_p2__temp = tmp34_fu_1343_p2 ;
   z0_2_fu_1253_p2_temp24__temp = z0_2_fu_1253_p2_temp24 ;
   z0_2_fu_1253_p2__temp = z0_2_fu_1253_p2 ;
   tmp_37_i_fu_1162_p1__temp = tmp_37_i_fu_1162_p1 ;
   ap_return_preg__temp = ap_return_preg ;
   zSig0_1_fu_1292_p3__temp = zSig0_1_fu_1292_p3 ;
   tmp_9_fu_769_p4__temp = tmp_9_fu_769_p4 ;
   tmp_35_i_fu_1148_p1__temp = tmp_35_i_fu_1148_p1 ;
   tmp_i_i3_fu_657_p3__temp = tmp_i_i3_fu_657_p3 ;
   z0_fu_1182_p2__temp = z0_fu_1182_p2 ;
   tmp_i4_fu_793_p3__temp = tmp_i4_fu_793_p3 ;
   tmp_i3_i1_fu_537_p3__temp = tmp_i3_i1_fu_537_p3 ;
   z0_reg_1604__temp = z0_reg_1604 ;
   tmp_i1_fu_589_p3__temp = tmp_i1_fu_589_p3 ;
   tmp_80_i_i_i_fu_818_p1__temp = tmp_80_i_i_i_fu_818_p1 ;
   tmp_37_reg_1645__temp = tmp_37_reg_1645 ;
   b_assign_mux_i1_fu_573_p3__temp = b_assign_mux_i1_fu_573_p3 ;
   z0_2_cast_fu_1259_p2__temp = z0_2_cast_fu_1259_p2 ;
   tmp_34_i_fu_801_p2__temp = tmp_34_i_fu_801_p2 ;
   p_0_reg_206__temp = p_0_reg_206 ;
   zMiddleA_2_fu_1207_p2__temp = zMiddleA_2_fu_1207_p2 ;
   bSig_1_cast_fu_335_p1__temp = bSig_1_cast_fu_335_p1 ;
   tmp_i3_i_fu_699_p3__temp = tmp_i3_i_fu_699_p3 ;
   tmp_i7_fu_874_p1__temp = tmp_i7_fu_874_p1 ;
   z1_fu_1156_p2__temp = z1_fu_1156_p2 ;
   tmp_39_fu_713_p1__temp = tmp_39_fu_713_p1 ;
   aSig_fu_299_p1__temp = aSig_fu_299_p1 ;
   tmp_43_i_cast_fu_1224_p1__temp = tmp_43_i_cast_fu_1224_p1 ;
   zSig0_3_fu_1328_p3__temp = zSig0_3_fu_1328_p3 ;
   tmp_22_fu_607_p4__temp = tmp_22_fu_607_p4 ;
   zMiddleA_reg_1593__temp = zMiddleA_reg_1593 ;
   z1_2_reg_1624__temp = z1_2_reg_1624 ;
   bSig_1_cast_reg_1382__temp = bSig_1_cast_reg_1382 ;
   tmp_49_fu_525_p2__temp = tmp_49_fu_525_p2 ;
   z1_reg_1588__temp = z1_reg_1588 ;
   b_assign_mux_i_fu_735_p3__temp = b_assign_mux_i_fu_735_p3 ;
   tmp_10_fu_779_p3__temp = tmp_10_fu_779_p3 ;
   tmp_i6_fu_487_p3__temp = tmp_i6_fu_487_p3 ;
   a_assign_1_fu_743_p3__temp = a_assign_1_fu_743_p3 ;
   grp_fu_246_p0__temp = grp_fu_246_p0 ;
   zSig0_3_reg_1635__temp = zSig0_3_reg_1635 ;
   tmp_i_i2_fu_495_p3__temp = tmp_i_i2_fu_495_p3 ;
   tmp_45_fu_509_p1__temp = tmp_45_fu_509_p1 ;
   tmp_38_i_fu_1172_p1__temp = tmp_38_i_fu_1172_p1 ;
   zMiddleB_fu_1176_p2__temp = zMiddleB_fu_1176_p2 ;
   tmp_i5_fu_631_p3__temp = tmp_i5_fu_631_p3 ;
   zMiddleA_2_reg_1619__temp = zMiddleA_2_reg_1619 ;
   tmp_45_i_fu_1232_p1__temp = tmp_45_i_fu_1232_p1 ;
   tmp_i8_fu_1002_p3__temp = tmp_i8_fu_1002_p3 ;
   ap_phi_mux_p_0_phi_fu_210_p18__temp = ap_phi_mux_p_0_phi_fu_210_p18 ;
   tmp_69_fu_1249_p1__temp = tmp_69_fu_1249_p1 ;
   tmp_52_fu_551_p1__temp = tmp_52_fu_551_p1 ;
   tmp_35_fu_1245_p1__temp = tmp_35_fu_1245_p1 ;
   aSig2_reg_169__temp = aSig2_reg_169 ;
   tmp_56_fu_1308_p4__temp = tmp_56_fu_1308_p4 ;
   tmp_34_i1_fu_639_p2__temp = tmp_34_i1_fu_639_p2 ;
   aSig_1_cast_reg_1366__temp = aSig_1_cast_reg_1366 ;
   tmp_38_fu_687_p2__temp = tmp_38_fu_687_p2 ;
   z0_1_i_fu_1236_p2__temp = z0_1_i_fu_1236_p2 ;
   bSig_fu_330_p1__temp = bSig_fu_330_p1 ;
   grp_roundAndPackFloat64_fu_232_ap_return__temp = grp_roundAndPackFloat64_fu_232_ap_return ;
   tmp_i_fu_751_p3__temp = tmp_i_fu_751_p3 ;
   tmp_80_i_i_i1_fu_1020_p1__temp = tmp_80_i_i_i1_fu_1020_p1 ;
   tmp_23_fu_617_p3__temp = tmp_23_fu_617_p3 ;
   zSigPtr_temp_fu_878_p2__temp = zSigPtr_temp_fu_878_p2 ;
   zMiddleB_reg_1598__temp = zMiddleB_reg_1598 ;
   grp_fu_271_p2__temp = grp_fu_271_p2 ;
   zMiddleA_1_fu_1188_p2__temp = zMiddleA_1_fu_1188_p2 ;
   aSig_1_cast_fu_304_p1__temp = aSig_1_cast_fu_304_p1 ;
   bSig2_reg_188__temp = bSig2_reg_188 ;
   bSig_reg_1377__temp = bSig_reg_1377 ;
   grp_fu_277_p2__temp = grp_fu_277_p2 ;
   zMiddleA_fu_1166_p2__temp = zMiddleA_fu_1166_p2 ;
   a_assign_6_fu_581_p3__temp = a_assign_6_fu_581_p3 ;
   tmp_14_fu_1282_p4__temp = tmp_14_fu_1282_p4 ;
   z1_2_fu_1213_p2__temp = z1_2_fu_1213_p2 ;
   tmp_36_i_fu_1152_p1__temp = tmp_36_i_fu_1152_p1 ;
   tmp_i9_12_fu_1076_p1__temp = tmp_i9_12_fu_1076_p1 ;
   tmp_36_fu_671_p1__temp = tmp_36_fu_671_p1 ;
   zSigPtr_temp_1_fu_1080_p2__temp = zSigPtr_temp_1_fu_1080_p2 ;
   zSig0_2_fu_1318_p4__temp = zSig0_2_fu_1318_p4 ;

       ap_return_preg = 0 ;
       grp_roundAndPackFloat64_fu_232_ap_start_reg = 0 ;
       aSig_1_cast_reg_1366 = aSig_1_cast_reg_1366 & 4503599627370495 ;
       bSig_1_cast_reg_1382 = bSig_1_cast_reg_1382 & 4503599627370495 ;
       bExp_cast_reg_1393 = bExp_cast_reg_1393 & 2047 ;
       z1_reg_1588 = z1_reg_1588 & 18446744073709549568 ;
       zMiddleA_2_reg_1619 = zMiddleA_2_reg_1619 & 18446744069414584320 ;
       z1_2_reg_1624 = z1_2_reg_1624 & 18446744073709549568 ;
       countLeadingZerosHig_ce0 = 0;
               grp_fu_241_p2 =   (  ( a & 4503599627370495 )  == 0 ? 1 :  0 ) ;
               grp_fu_246_p2 =   ( grp_fu_246_p0__temp  == 0 ? 1 :  0 ) ;
               tmp_24_fu_625_p2 =   (  (  (  (  ( a >> 11 )  & 2199023255551 )  << 11 )  |  (  ( a & 2047 )  |  (  ( a >> 52 )  & 2047 )  )  )  == 0 ? 1 :  0 ) ;
               tmp_20_fu_787_p2 =   (  (  (  (  ( b >> 11 )  & 2199023255551 )  << 11 )  |  (  ( b & 2047 )  |  (  ( b >> 52 )  & 2047 )  )  )  == 0 ? 1 :  0 ) ;
               tmp_i2_fu_567_p2 =   (  (  (  (  (  ( a >> 51 )  & 4095 )  << 51 )  == 9218868437227405312 ? 1 :  0 )  &  (  ( a & 2251799813685247 )  != 0 ? 1 :  0 )  )  |  (  (  (  (  ( b >> 51 )  & 4095 )  << 51 )  == 9218868437227405312 ? 1 :  0 )  &  (  ( b & 2251799813685247 )  != 0 ? 1 :  0 )  )  ) ;
               or_cond_fu_651_p2 =   (  (  (  ( b >> 52 )  & 2047 )  != 2047 ? 1 :  0 )  |  ( grp_fu_246_p0__temp  == 0 ? 1 :  0 )  ) ;
               tmp_15_fu_373_p2 =   (  (  ( b >> 52 )  & 2047 )  == 2047 ? 1 :  0 ) ;
               tmp_fu_367_p2 =   (  (  ( a >> 52 )  & 2047 )  == 2047 ? 1 :  0 ) ;
               tmp_i9_fu_729_p2 =   (  (  (  (  (  ( a >> 51 )  & 4095 )  << 51 )  == 9218868437227405312 ? 1 :  0 )  &  (  ( a & 2251799813685247 )  != 0 ? 1 :  0 )  )  |  (  (  (  (  ( b >> 51 )  & 4095 )  << 51 )  == 9218868437227405312 ? 1 :  0 )  &  (  ( b & 2251799813685247 )  != 0 ? 1 :  0 )  )  ) ;
   if(((grp_roundAndPackFloat64_fu_232_ap_done == 1) && (1 == ap_CS_fsm_state12)) == 1){
       if((grp_roundAndPackFloat64_fu_232_float_exception_flag_o_ap_vld == 1) && (1 == ap_CS_fsm_state12))
       {
           float_exception_flag =  grp_roundAndPackFloat64_fu_232_float_exception_flag_o__temp ;
       }
       if((grp_roundAndPackFloat64_fu_232_ap_done == 1) && (1 == ap_CS_fsm_state12))
       {
           tmp_37_reg_1645 =  grp_roundAndPackFloat64_fu_232_ap_return__temp ;
       }
       goto ap_ST_fsm_state13;
   }
   if(((grp_roundAndPackFloat64_fu_232_ap_done == 1) && (1 == ap_CS_fsm_state12)) == 0){
       if((grp_roundAndPackFloat64_fu_232_float_exception_flag_o_ap_vld == 1) && (1 == ap_CS_fsm_state12))
       {
               float_exception_flag =  grp_roundAndPackFloat64_fu_232_float_exception_flag_o__temp ;
       }
       if((grp_roundAndPackFloat64_fu_232_ap_done == 1) && (1 == ap_CS_fsm_state12))
       {
               tmp_37_reg_1645 =  grp_roundAndPackFloat64_fu_232_ap_return__temp ;
       }
       goto ap_ST_fsm_state12;
   }

   ap_ST_fsm_state13:
	printf("state 13\n");
	ap_CS_fsm_state1 = 0;
	ap_CS_fsm_state2 = 0;
	ap_CS_fsm_state3 = 0;
	ap_CS_fsm_state4 = 0;
	ap_CS_fsm_state5 = 0;
	ap_CS_fsm_state6 = 0;
	ap_CS_fsm_state7 = 0;
	ap_CS_fsm_state8 = 0;
	ap_CS_fsm_state9 = 0;
	ap_CS_fsm_state10 = 0;
	ap_CS_fsm_state11 = 0;
	ap_CS_fsm_state12 = 0;
	ap_CS_fsm_state13 = 1;
   zMiddleA_fu_1166_p1__temp = zMiddleA_fu_1166_p1 ;
   ap_CS_fsm__temp = ap_CS_fsm ;
   tmp_74_i_i1_fu_513_p2__temp = tmp_74_i_i1_fu_513_p2 ;
   b_temp10__temp = b_temp10 ;
   tmp_60_fu_903_p4__temp = tmp_60_fu_903_p4 ;
   tmp_19_fu_379_p2__temp = tmp_19_fu_379_p2 ;
   ap_CS_fsm_state5__temp = ap_CS_fsm_state5 ;
   tmp_70_reg_1630_temp42__temp = tmp_70_reg_1630_temp42 ;
   icmp1_fu_912_p2_temp3__temp = icmp1_fu_912_p2_temp3 ;
   countLeadingZerosHig_6_fu_1046_p1__temp = countLeadingZerosHig_6_fu_1046_p1 ;
   tmp_i9_fu_729_p2__temp = tmp_i9_fu_729_p2 ;
   tmp_12_fu_1270_p2__temp = tmp_12_fu_1270_p2 ;
   aSig2_reg_169_201__temp = aSig2_reg_169_201 ;
   z1_fu_1156_p2_temp100__temp = z1_fu_1156_p2_temp100 ;
   tmp_39_i_fu_1192_p2__temp = tmp_39_i_fu_1192_p2 ;
   tmp_i2_i1_fu_531_p2_temp4__temp = tmp_i2_i1_fu_531_p2_temp4 ;
   a_temp9__temp = a_temp9 ;
   countLeadingZerosHig_ce0__temp = countLeadingZerosHig_ce0 ;
   zExp_fu_1353_p2__temp = zExp_fu_1353_p2 ;
   tmp_74_i6_i_fu_717_p2__temp = tmp_74_i6_i_fu_717_p2 ;
   tmp_70_fu_1300_p3_temp48__temp = tmp_70_fu_1300_p3_temp48 ;
   tmp_4_reg_1583__temp = tmp_4_reg_1583 ;
   grp_fu_287_p2__temp = grp_fu_287_p2 ;
   aSig2_reg_169_2001__temp = aSig2_reg_169_2001 ;
   icmp_fu_395_p2__temp = icmp_fu_395_p2 ;
   zMiddleA_2_fu_1207_p2_temp100__temp = zMiddleA_2_fu_1207_p2_temp100 ;
   tmp_56_fu_1308_p4_temp46__temp = tmp_56_fu_1308_p4_temp46 ;
   icmp2_fu_952_p2_temp11__temp = icmp2_fu_952_p2_temp11 ;
   aExp_fu_308_p4__temp = aExp_fu_308_p4 ;
   shiftCount_fu_830_p3__temp = shiftCount_fu_830_p3 ;
   icmp3_reg_1552_temp17__temp = icmp3_reg_1552_temp17 ;
   grp_roundAndPackFloat64_fu_232_float_exception_flag_o_ap_vld__temp = grp_roundAndPackFloat64_fu_232_float_exception_flag_o_ap_vld ;
   tmp_44_i_fu_1228_p2__temp = tmp_44_i_fu_1228_p2 ;
   z1_reg_1588_temp100__temp = z1_reg_1588_temp100 ;
   tmp_58_fu_443_p2__temp = tmp_58_fu_443_p2 ;
   ap_CS_fsm_state11__temp = ap_CS_fsm_state11 ;
   icmp6_reg_1425__temp = icmp6_reg_1425 ;
   tmp_30_fu_322_p3__temp = tmp_30_fu_322_p3 ;
   zMiddleA_2_fu_1207_p2_temp101__temp = zMiddleA_2_fu_1207_p2_temp101 ;
   tmp_64_reg_1532__temp = tmp_64_reg_1532 ;
   tmp_22_fu_607_p4_temp26__temp = tmp_22_fu_607_p4_temp26 ;
   shiftCount_1_i_i_i_fu_837_p3__temp = shiftCount_1_i_i_i_fu_837_p3 ;
   tmp_43_i_fu_1218_p3__temp = tmp_43_i_fu_1218_p3 ;
   aSig_1_cast_fu_304_p1_temp100__temp = aSig_1_cast_fu_304_p1_temp100 ;
   zExpPtr_temp_1_fu_1085_p2__temp = zExpPtr_temp_1_fu_1085_p2 ;
   b_temp28__temp = b_temp28 ;
   icmp2_reg_1526__temp = icmp2_reg_1526 ;
   tmp_8_fu_763_p2__temp = tmp_8_fu_763_p2 ;
   a_temp27__temp = a_temp27 ;
   icmp9_fu_807_p2_temp15__temp = icmp9_fu_807_p2_temp15 ;
   tmp_29_reg_1517__temp = tmp_29_reg_1517 ;
   grp_roundAndPackFloat64_fu_232_ap_ready__temp = grp_roundAndPackFloat64_fu_232_ap_ready ;
   ap_CS_fsm_state6__temp = ap_CS_fsm_state6 ;
   bExp_cast_reg_1393_temp100__temp = bExp_cast_reg_1393_temp100 ;
   grp_fu_246_p2__temp = grp_fu_246_p2 ;
   shiftCount_3_cast_fu_870_p1__temp = shiftCount_3_cast_fu_870_p1 ;
   zExpPtr_temp_cast_fu_889_p1__temp = zExpPtr_temp_cast_fu_889_p1 ;
   tmp_74_i_i_fu_675_p2__temp = tmp_74_i_i_fu_675_p2 ;
   a_temp30__temp = a_temp30 ;
   tmp_28_fu_898_p2__temp = tmp_28_fu_898_p2 ;
   tmp_i2_fu_567_p2__temp = tmp_i2_fu_567_p2 ;
   ap_CS_fsm_state3__temp = ap_CS_fsm_state3 ;
   icmp2_reg_1526_temp19__temp = icmp2_reg_1526_temp19 ;
   ap_CS_fsm_state13__temp = ap_CS_fsm_state13 ;
   a_temp25__temp = a_temp25 ;
   z0_2_fu_1253_p2_temp32__temp = z0_2_fu_1253_p2_temp32 ;
   tmp_i4_i_fu_707_p2__temp = tmp_i4_i_fu_707_p2 ;
   tmp_56_fu_1308_p4_temp47__temp = tmp_56_fu_1308_p4_temp47 ;
   countLeadingZerosHig_3_fu_844_p1__temp = countLeadingZerosHig_3_fu_844_p1 ;
   z1_fu_1156_p2_temp101__temp = z1_fu_1156_p2_temp101 ;
   aSig_1_cast_fu_304_p1_temp101__temp = aSig_1_cast_fu_304_p1_temp101 ;
   p_a_i_i_i_fu_449_p3_temp1002__temp = p_a_i_i_i_fu_449_p3_temp1002 ;
   bExp_reg_1388__temp = bExp_reg_1388 ;
   p_v_fu_1014_p3__temp = p_v_fu_1014_p3 ;
   tmp_19_reg_1412__temp = tmp_19_reg_1412 ;
   grp_roundAndPackFloat64_fu_232_ap_start__temp = grp_roundAndPackFloat64_fu_232_ap_start ;
   shiftCount_1_i_i_i1_fu_1039_p3__temp = shiftCount_1_i_i_i1_fu_1039_p3 ;
   aLow_fu_1108_p3__temp = aLow_fu_1108_p3 ;
   p_i_i_i_fu_823_p3__temp = p_i_i_i_fu_823_p3 ;
   b_temp39__temp = b_temp39 ;
   zMiddleA_1_fu_1188_p2_temp201__temp = zMiddleA_1_fu_1188_p2_temp201 ;
   a_assign_2_fu_934_p3_temp34__temp = a_assign_2_fu_934_p3_temp34 ;
   icmp_fu_395_p2_temp5__temp = icmp_fu_395_p2_temp5 ;
   tmp_i2_i1_fu_531_p2__temp = tmp_i2_i1_fu_531_p2 ;
   icmp3_fu_1009_p2__temp = icmp3_fu_1009_p2 ;
   countLeadingZerosHig_address0__temp = countLeadingZerosHig_address0 ;
   icmp9_reg_1492__temp = icmp9_reg_1492 ;
   tmp_70_fu_1300_p3__temp = tmp_70_fu_1300_p3 ;
   zExpPtr_temp_1_cast_fu_1090_p1__temp = zExpPtr_temp_1_cast_fu_1090_p1 ;
   tmp29_fu_848_p3__temp = tmp29_fu_848_p3 ;
   tmp_13_fu_1276_p2__temp = tmp_13_fu_1276_p2 ;
   a_assign_s_fu_419_p3__temp = a_assign_s_fu_419_p3 ;
   aHigh_fu_1115_p2__temp = aHigh_fu_1115_p2 ;
   bExp_cast_fu_349_p1_temp100__temp = bExp_cast_fu_349_p1_temp100 ;
   zMiddleB_fu_1176_p0__temp = zMiddleB_fu_1176_p0 ;
   tmp_47_reg_1441__temp = tmp_47_reg_1441 ;
   icmp1_fu_912_p2__temp = icmp1_fu_912_p2 ;
   tmp_46_reg_1436__temp = tmp_46_reg_1436 ;
   z0_2_cast_fu_1259_p2_temp101__temp = z0_2_cast_fu_1259_p2_temp101 ;
   tmp_75_i_i1_fu_519_p2__temp = tmp_75_i_i1_fu_519_p2 ;
   icmp6_fu_437_p2_temp12__temp = icmp6_fu_437_p2_temp12 ;
   grp_roundAndPackFloat64_fu_232_float_exception_flag_o__temp = grp_roundAndPackFloat64_fu_232_float_exception_flag_o ;
   bLow_fu_1124_p3__temp = bLow_fu_1124_p3 ;
   aExp2_cast_reg_1508__temp = aExp2_cast_reg_1508 ;
   bSig_1_cast_fu_335_p1_temp101__temp = bSig_1_cast_fu_335_p1_temp101 ;
   tmp_44_fu_405_p4__temp = tmp_44_fu_405_p4 ;
   icmp_reg_1420_temp21__temp = icmp_reg_1420_temp21 ;
   z1_fu_1156_p0__temp = z1_fu_1156_p0 ;
   z1_2_reg_1624_temp100__temp = z1_2_reg_1624_temp100 ;
   grp_roundAndPackFloat64_fu_232_ap_done__temp = grp_roundAndPackFloat64_fu_232_ap_done ;
   tmp_70_reg_1630__temp = tmp_70_reg_1630 ;
   tmp_63_fu_958_p2__temp = tmp_63_fu_958_p2 ;
   tmp_i_i_fu_665_p2__temp = tmp_i_i_fu_665_p2 ;
   tmp_15_fu_373_p2__temp = tmp_15_fu_373_p2 ;
   z1_2_fu_1213_p2_temp101__temp = z1_2_fu_1213_p2_temp101 ;
   p_a_i_i_i1_fu_964_p3_temp1002__temp = p_a_i_i_i1_fu_964_p3_temp1002 ;
   tmp_68_fu_1241_p1__temp = tmp_68_fu_1241_p1 ;
   tmp_65_reg_1578__temp = tmp_65_reg_1578 ;
   ap_CS_fsm_state2__temp = ap_CS_fsm_state2 ;
   tmp_27_fu_415_p1__temp = tmp_27_fu_415_p1 ;
   tmp_51_reg_1542__temp = tmp_51_reg_1542 ;
   grp_fu_251_p4__temp = grp_fu_251_p4 ;
   shiftCount_2_fu_865_p2__temp = shiftCount_2_fu_865_p2 ;
   zExp2_v_cast_cast_fu_1336_p3__temp = zExp2_v_cast_cast_fu_1336_p3 ;
   tmp33_cast_fu_1057_p1__temp = tmp33_cast_fu_1057_p1 ;
   zMiddleB_fu_1176_p1__temp = zMiddleB_fu_1176_p1 ;
   aExp2_reg_179__temp = aExp2_reg_179 ;
   icmp2_reg_1526_temp13__temp = icmp2_reg_1526_temp13 ;
   grp_roundAndPackFloat64_fu_232_ap_start_reg__temp = grp_roundAndPackFloat64_fu_232_ap_start_reg ;
   grp_roundAndPackFloat64_fu_232_ap_idle__temp = grp_roundAndPackFloat64_fu_232_ap_idle ;
   tmp_16_fu_645_p2__temp = tmp_16_fu_645_p2 ;
   tmp_75_i7_i1_fu_561_p2_temp7__temp = tmp_75_i7_i1_fu_561_p2_temp7 ;
   b_temp1500__temp = b_temp1500 ;
   p_a_i_i_i_fu_449_p3__temp = p_a_i_i_i_fu_449_p3 ;
   b_temp6__temp = b_temp6 ;
   tmp_i2_i_fu_693_p2_temp2__temp = tmp_i2_i_fu_693_p2_temp2 ;
   bExp_cast_fu_349_p1_temp101__temp = bExp_cast_fu_349_p1_temp101 ;
   tmp_48_fu_921_p4__temp = tmp_48_fu_921_p4 ;
   tmp_57_fu_427_p4__temp = tmp_57_fu_427_p4 ;
   ap_CS_fsm_state8__temp = ap_CS_fsm_state8 ;
   aExp2_cast_fu_894_p1__temp = aExp2_cast_fu_894_p1 ;
   tmp_40_fu_759_p1__temp = tmp_40_fu_759_p1 ;
   icmp1_reg_1521__temp = icmp1_reg_1521 ;
   icmp_reg_1420__temp = icmp_reg_1420 ;
   icmp1_reg_1521_temp22__temp = icmp1_reg_1521_temp22 ;
   tmp34_cast_fu_1349_p1__temp = tmp34_cast_fu_1349_p1 ;
   tmp_55_fu_401_p1__temp = tmp_55_fu_401_p1 ;
   tmp_53_fu_385_p4__temp = tmp_53_fu_385_p4 ;
   ap_CS_fsm_state4__temp = ap_CS_fsm_state4 ;
   ap_CS_fsm_state12__temp = ap_CS_fsm_state12 ;
   bHigh_fu_1142_p2__temp = bHigh_fu_1142_p2 ;
   tmp_39_i_reg_1609__temp = tmp_39_i_reg_1609 ;
   tmp_75_i_i_fu_681_p2__temp = tmp_75_i_i_fu_681_p2 ;
   bSig_1_cast_reg_1382_temp100__temp = bSig_1_cast_reg_1382_temp100 ;
   a_assign_s_fu_419_p3_temp33__temp = a_assign_s_fu_419_p3_temp33 ;
   p_a_i_i_i_fu_449_p3_temp101__temp = p_a_i_i_i_fu_449_p3_temp101 ;
   tmp33_fu_1050_p3__temp = tmp33_fu_1050_p3 ;
   tmp_50_reg_1537__temp = tmp_50_reg_1537 ;
   grp_fu_261_p4__temp = grp_fu_261_p4 ;
   z0_2_cast_fu_1259_p2_temp1001__temp = z0_2_cast_fu_1259_p2_temp1001 ;
   p_i_i_i1_fu_1025_p3__temp = p_i_i_i1_fu_1025_p3 ;
   p_a_i_i_i1_fu_964_p3__temp = p_a_i_i_i1_fu_964_p3 ;
   tmp_i4_i1_fu_545_p2__temp = tmp_i4_i1_fu_545_p2 ;
   z1_fu_1156_p1__temp = z1_fu_1156_p1 ;
   tmp_31_fu_930_p1__temp = tmp_31_fu_930_p1 ;
   shiftCount_4_reg_1562__temp = shiftCount_4_reg_1562 ;
   tmp_75_i7_i1_fu_561_p2__temp = tmp_75_i7_i1_fu_561_p2 ;
   zSign_fu_361_p2__temp = zSign_fu_361_p2 ;
   a_temp32__temp = a_temp32 ;
   zMiddleA_fu_1166_p0__temp = zMiddleA_fu_1166_p0 ;
   tmp_42_fu_597_p1__temp = tmp_42_fu_597_p1 ;
   shiftCount_5_fu_1067_p2__temp = shiftCount_5_fu_1067_p2 ;
   tmp_54_reg_1614__temp = tmp_54_reg_1614 ;
   a_temp1__temp = a_temp1 ;
   ap_CS_fsm_state10__temp = ap_CS_fsm_state10 ;
   tmp_39_i_reg_1609_temp29__temp = tmp_39_i_reg_1609_temp29 ;
   zExp_reg_1640__temp = zExp_reg_1640 ;
   zSign_reg_1398__temp = zSign_reg_1398 ;
   grp_fu_241_p2__temp = grp_fu_241_p2 ;
   ap_phi_mux_aExp2_phi_fu_182_p4__temp = ap_phi_mux_aExp2_phi_fu_182_p4 ;
   p_a_i_i_i_fu_449_p3_temp1001__temp = p_a_i_i_i_fu_449_p3_temp1001 ;
   aExp_cast_fu_318_p1__temp = aExp_cast_fu_318_p1 ;
   tmp_9_fu_769_p4_temp23__temp = tmp_9_fu_769_p4_temp23 ;
   tmp_reg_1404__temp = tmp_reg_1404 ;
   tmp_66_fu_1120_p1__temp = tmp_66_fu_1120_p1 ;
   icmp3_reg_1552__temp = icmp3_reg_1552 ;
   or_cond_fu_651_p2__temp = or_cond_fu_651_p2 ;
   tmp_62_fu_942_p4__temp = tmp_62_fu_942_p4 ;
   bSig_1_cast_fu_335_p1_temp100__temp = bSig_1_cast_fu_335_p1_temp100 ;
   icmp2_fu_952_p2__temp = icmp2_fu_952_p2 ;
   tmp_i_i1_fu_503_p2__temp = tmp_i_i1_fu_503_p2 ;
   tmp_28_reg_1513__temp = tmp_28_reg_1513 ;
   tmp_34_fu_353_p3__temp = tmp_34_fu_353_p3 ;
   icmp6_reg_1425_temp14__temp = icmp6_reg_1425_temp14 ;
   zMiddleA_2_reg_1619_temp100__temp = zMiddleA_2_reg_1619_temp100 ;
   bExp_fu_339_p4__temp = bExp_fu_339_p4 ;
   zMiddleA_2_fu_1207_p2_temp102__temp = zMiddleA_2_fu_1207_p2_temp102 ;
   tmp_24_fu_625_p2__temp = tmp_24_fu_625_p2 ;
   ap_CS_fsm_state7__temp = ap_CS_fsm_state7 ;
   zExpPtr_temp_fu_884_p2__temp = zExpPtr_temp_fu_884_p2 ;
   b_temp31__temp = b_temp31 ;
   tmp_20_fu_787_p2__temp = tmp_20_fu_787_p2 ;
   ap_CS_fsm_state1__temp = ap_CS_fsm_state1 ;
   shiftCount_1_fu_859_p2__temp = shiftCount_1_fu_859_p2 ;
   shiftCount_7_cast_fu_1072_p1__temp = shiftCount_7_cast_fu_1072_p1 ;
   ap_NS_fsm__temp = ap_NS_fsm ;
   p_a_i_i_i1_fu_964_p3_temp1001__temp = p_a_i_i_i1_fu_964_p3_temp1001 ;
   shiftCount_1_reg_1502__temp = shiftCount_1_reg_1502 ;
   tmp_i2_i_fu_693_p2__temp = tmp_i2_i_fu_693_p2 ;
   p_a_i_i_i_fu_449_p3_temp102__temp = p_a_i_i_i_fu_449_p3_temp102 ;
   z0_fu_1182_p1__temp = z0_fu_1182_p1 ;
   icmp3_fu_1009_p2_temp16__temp = icmp3_fu_1009_p2_temp16 ;
   icmp9_fu_807_p2__temp = icmp9_fu_807_p2 ;
   tmp_21_fu_601_p2__temp = tmp_21_fu_601_p2 ;
   countLeadingZerosHig_q0__temp = countLeadingZerosHig_q0 ;
   tmp_61_fu_918_p1__temp = tmp_61_fu_918_p1 ;
   bExp2_reg_197__temp = bExp2_reg_197 ;
   tmp_6_fu_1132_p4__temp = tmp_6_fu_1132_p4 ;
   ap_CS_fsm_state9__temp = ap_CS_fsm_state9 ;
   tmp_i2_fu_567_p2_temp41__temp = tmp_i2_fu_567_p2_temp41 ;
   a_assign_2_fu_934_p3__temp = a_assign_2_fu_934_p3 ;
   icmp6_fu_437_p2__temp = icmp6_fu_437_p2 ;
   tmp_14_fu_1282_p4_temp45__temp = tmp_14_fu_1282_p4_temp45 ;
   bExp_cast_fu_349_p1__temp = bExp_cast_fu_349_p1 ;
   bExp_cast_reg_1393__temp = bExp_cast_reg_1393 ;
   z1_2_fu_1213_p2_temp100__temp = z1_2_fu_1213_p2_temp100 ;
   p_v1_fu_812_p3__temp = p_v1_fu_812_p3 ;
   p_a_i_i_i1_fu_964_p3_temp102__temp = p_a_i_i_i1_fu_964_p3_temp102 ;
   icmp6_reg_1425_temp20__temp = icmp6_reg_1425_temp20 ;
   shiftCount_3_fu_1032_p3__temp = shiftCount_3_fu_1032_p3 ;
   bSig2_reg_188_temp36__temp = bSig2_reg_188_temp36 ;
   b_temp34__temp = b_temp34 ;
   tmp_75_i7_i_fu_723_p2_temp8__temp = tmp_75_i7_i_fu_723_p2_temp8 ;
   tmp_65_fu_1094_p1__temp = tmp_65_fu_1094_p1 ;
   z0_2_cast_fu_1259_p2_temp38__temp = z0_2_cast_fu_1259_p2_temp38 ;
   zMiddleA_1_fu_1188_p2_temp2001__temp = zMiddleA_1_fu_1188_p2_temp2001 ;
   tmp_fu_367_p2__temp = tmp_fu_367_p2 ;
   tmp_32_fu_1265_p2__temp = tmp_32_fu_1265_p2 ;
   float_exception_flag__temp = float_exception_flag ;
   tmp_74_i6_i1_fu_555_p2__temp = tmp_74_i6_i1_fu_555_p2 ;
   shiftCount_4_fu_1061_p2__temp = shiftCount_4_fu_1061_p2 ;
   aSig_1_cast_reg_1366_temp100__temp = aSig_1_cast_reg_1366_temp100 ;
   tmp32_cast_fu_855_p1__temp = tmp32_cast_fu_855_p1 ;
   z0_fu_1182_p0__temp = z0_fu_1182_p0 ;
   tmp_25_reg_1416__temp = tmp_25_reg_1416 ;
   tmp_75_i7_i_fu_723_p2__temp = tmp_75_i7_i_fu_723_p2 ;
   p_a_i_i_i1_fu_964_p3_temp101__temp = p_a_i_i_i1_fu_964_p3_temp101 ;
   icmp9_reg_1492_temp18__temp = icmp9_reg_1492_temp18 ;
   tmp_15_reg_1408__temp = tmp_15_reg_1408 ;
   b_temp150__temp = b_temp150 ;
   tmp_59_reg_1431__temp = tmp_59_reg_1431 ;
   tmp_i9_fu_729_p2_temp41__temp = tmp_i9_fu_729_p2_temp41 ;
   tmp34_fu_1343_p2__temp = tmp34_fu_1343_p2 ;
   z0_2_fu_1253_p2_temp24__temp = z0_2_fu_1253_p2_temp24 ;
   z0_2_fu_1253_p2__temp = z0_2_fu_1253_p2 ;
   tmp_37_i_fu_1162_p1__temp = tmp_37_i_fu_1162_p1 ;
   ap_return_preg__temp = ap_return_preg ;
   zSig0_1_fu_1292_p3__temp = zSig0_1_fu_1292_p3 ;
   tmp_9_fu_769_p4__temp = tmp_9_fu_769_p4 ;
   tmp_35_i_fu_1148_p1__temp = tmp_35_i_fu_1148_p1 ;
   tmp_i_i3_fu_657_p3__temp = tmp_i_i3_fu_657_p3 ;
   z0_fu_1182_p2__temp = z0_fu_1182_p2 ;
   tmp_i4_fu_793_p3__temp = tmp_i4_fu_793_p3 ;
   tmp_i3_i1_fu_537_p3__temp = tmp_i3_i1_fu_537_p3 ;
   z0_reg_1604__temp = z0_reg_1604 ;
   tmp_i1_fu_589_p3__temp = tmp_i1_fu_589_p3 ;
   tmp_80_i_i_i_fu_818_p1__temp = tmp_80_i_i_i_fu_818_p1 ;
   tmp_37_reg_1645__temp = tmp_37_reg_1645 ;
   b_assign_mux_i1_fu_573_p3__temp = b_assign_mux_i1_fu_573_p3 ;
   z0_2_cast_fu_1259_p2__temp = z0_2_cast_fu_1259_p2 ;
   tmp_34_i_fu_801_p2__temp = tmp_34_i_fu_801_p2 ;
   p_0_reg_206__temp = p_0_reg_206 ;
   zMiddleA_2_fu_1207_p2__temp = zMiddleA_2_fu_1207_p2 ;
   bSig_1_cast_fu_335_p1__temp = bSig_1_cast_fu_335_p1 ;
   tmp_i3_i_fu_699_p3__temp = tmp_i3_i_fu_699_p3 ;
   tmp_i7_fu_874_p1__temp = tmp_i7_fu_874_p1 ;
   z1_fu_1156_p2__temp = z1_fu_1156_p2 ;
   tmp_39_fu_713_p1__temp = tmp_39_fu_713_p1 ;
   aSig_fu_299_p1__temp = aSig_fu_299_p1 ;
   tmp_43_i_cast_fu_1224_p1__temp = tmp_43_i_cast_fu_1224_p1 ;
   zSig0_3_fu_1328_p3__temp = zSig0_3_fu_1328_p3 ;
   tmp_22_fu_607_p4__temp = tmp_22_fu_607_p4 ;
   zMiddleA_reg_1593__temp = zMiddleA_reg_1593 ;
   z1_2_reg_1624__temp = z1_2_reg_1624 ;
   bSig_1_cast_reg_1382__temp = bSig_1_cast_reg_1382 ;
   tmp_49_fu_525_p2__temp = tmp_49_fu_525_p2 ;
   z1_reg_1588__temp = z1_reg_1588 ;
   b_assign_mux_i_fu_735_p3__temp = b_assign_mux_i_fu_735_p3 ;
   tmp_10_fu_779_p3__temp = tmp_10_fu_779_p3 ;
   tmp_i6_fu_487_p3__temp = tmp_i6_fu_487_p3 ;
   a_assign_1_fu_743_p3__temp = a_assign_1_fu_743_p3 ;
   grp_fu_246_p0__temp = grp_fu_246_p0 ;
   zSig0_3_reg_1635__temp = zSig0_3_reg_1635 ;
   tmp_i_i2_fu_495_p3__temp = tmp_i_i2_fu_495_p3 ;
   tmp_45_fu_509_p1__temp = tmp_45_fu_509_p1 ;
   tmp_38_i_fu_1172_p1__temp = tmp_38_i_fu_1172_p1 ;
   zMiddleB_fu_1176_p2__temp = zMiddleB_fu_1176_p2 ;
   tmp_i5_fu_631_p3__temp = tmp_i5_fu_631_p3 ;
   zMiddleA_2_reg_1619__temp = zMiddleA_2_reg_1619 ;
   tmp_45_i_fu_1232_p1__temp = tmp_45_i_fu_1232_p1 ;
   tmp_i8_fu_1002_p3__temp = tmp_i8_fu_1002_p3 ;
   ap_phi_mux_p_0_phi_fu_210_p18__temp = ap_phi_mux_p_0_phi_fu_210_p18 ;
   tmp_69_fu_1249_p1__temp = tmp_69_fu_1249_p1 ;
   tmp_52_fu_551_p1__temp = tmp_52_fu_551_p1 ;
   tmp_35_fu_1245_p1__temp = tmp_35_fu_1245_p1 ;
   aSig2_reg_169__temp = aSig2_reg_169 ;
   tmp_56_fu_1308_p4__temp = tmp_56_fu_1308_p4 ;
   tmp_34_i1_fu_639_p2__temp = tmp_34_i1_fu_639_p2 ;
   aSig_1_cast_reg_1366__temp = aSig_1_cast_reg_1366 ;
   tmp_38_fu_687_p2__temp = tmp_38_fu_687_p2 ;
   z0_1_i_fu_1236_p2__temp = z0_1_i_fu_1236_p2 ;
   bSig_fu_330_p1__temp = bSig_fu_330_p1 ;
   grp_roundAndPackFloat64_fu_232_ap_return__temp = grp_roundAndPackFloat64_fu_232_ap_return ;
   tmp_i_fu_751_p3__temp = tmp_i_fu_751_p3 ;
   tmp_80_i_i_i1_fu_1020_p1__temp = tmp_80_i_i_i1_fu_1020_p1 ;
   tmp_23_fu_617_p3__temp = tmp_23_fu_617_p3 ;
   zSigPtr_temp_fu_878_p2__temp = zSigPtr_temp_fu_878_p2 ;
   zMiddleB_reg_1598__temp = zMiddleB_reg_1598 ;
   grp_fu_271_p2__temp = grp_fu_271_p2 ;
   zMiddleA_1_fu_1188_p2__temp = zMiddleA_1_fu_1188_p2 ;
   aSig_1_cast_fu_304_p1__temp = aSig_1_cast_fu_304_p1 ;
   bSig2_reg_188__temp = bSig2_reg_188 ;
   bSig_reg_1377__temp = bSig_reg_1377 ;
   grp_fu_277_p2__temp = grp_fu_277_p2 ;
   zMiddleA_fu_1166_p2__temp = zMiddleA_fu_1166_p2 ;
   a_assign_6_fu_581_p3__temp = a_assign_6_fu_581_p3 ;
   tmp_14_fu_1282_p4__temp = tmp_14_fu_1282_p4 ;
   z1_2_fu_1213_p2__temp = z1_2_fu_1213_p2 ;
   tmp_36_i_fu_1152_p1__temp = tmp_36_i_fu_1152_p1 ;
   tmp_i9_12_fu_1076_p1__temp = tmp_i9_12_fu_1076_p1 ;
   tmp_36_fu_671_p1__temp = tmp_36_fu_671_p1 ;
   zSigPtr_temp_1_fu_1080_p2__temp = zSigPtr_temp_1_fu_1080_p2 ;
   zSig0_2_fu_1318_p4__temp = zSig0_2_fu_1318_p4 ;

       ap_return_preg = 0 ;
       grp_roundAndPackFloat64_fu_232_ap_start_reg = 0 ;
       aSig_1_cast_reg_1366 = aSig_1_cast_reg_1366 & 4503599627370495 ;
       bSig_1_cast_reg_1382 = bSig_1_cast_reg_1382 & 4503599627370495 ;
       bExp_cast_reg_1393 = bExp_cast_reg_1393 & 2047 ;
       z1_reg_1588 = z1_reg_1588 & 18446744073709549568 ;
       zMiddleA_2_reg_1619 = zMiddleA_2_reg_1619 & 18446744069414584320 ;
       z1_2_reg_1624 = z1_2_reg_1624 & 18446744073709549568 ;
       countLeadingZerosHig_ce0 = 0;
               tmp_19_reg_1412 =  tmp_19_reg_1412__temp ;
               tmp_28_reg_1513 =  tmp_28_reg_1513__temp ;
               tmp_25_reg_1416 =  tmp_25_reg_1416__temp ;
               tmp_15_reg_1408 =  tmp_15_reg_1408__temp ;
               tmp_29_reg_1517 =  tmp_29_reg_1517__temp ;
               tmp_reg_1404 =  tmp_reg_1404__temp ;
       if(1 == ap_CS_fsm_state13)
       {
           ap_return_preg =  ap_phi_mux_p_0_phi_fu_210_p18__temp ;
       }
       if((1 == ap_CS_fsm_state13) && (((((((tmp_25_reg_1416 == 0) && (tmp_28_reg_1513 == 0)) && (tmp_15_reg_1408 == 0)) && (tmp_reg_1404 == 0)) || ((((tmp_25_reg_1416 == 0) && (tmp_29_reg_1517 == 0)) && (tmp_15_reg_1408 == 0)) && (tmp_reg_1404 == 0))) || ((((tmp_19_reg_1412 == 0) && (tmp_29_reg_1517 == 0)) && (tmp_15_reg_1408 == 0)) && (tmp_reg_1404 == 0))) || ((((tmp_19_reg_1412 == 0) && (tmp_28_reg_1513 == 0)) && (tmp_15_reg_1408 == 0)) && (tmp_reg_1404 == 0))))
       {
           p_0_reg_206 =  tmp_37_reg_1645__temp ;
       }
       if((1 == ap_CS_fsm_state13) || ((ap_start == 0) && (1 == ap_CS_fsm_state1)))
       {
           ap_done =  1;
			if(ap_done==1){
			}
       }
       if((1 == ap_CS_fsm_state13) && (((((((tmp_25_reg_1416 == 0) && (tmp_28_reg_1513 == 0)) && (tmp_15_reg_1408 == 0)) && (tmp_reg_1404 == 0)) || ((((tmp_25_reg_1416 == 0) && (tmp_29_reg_1517 == 0)) && (tmp_15_reg_1408 == 0)) && (tmp_reg_1404 == 0))) || ((((tmp_19_reg_1412 == 0) && (tmp_29_reg_1517 == 0)) && (tmp_15_reg_1408 == 0)) && (tmp_reg_1404 == 0))) || ((((tmp_19_reg_1412 == 0) && (tmp_28_reg_1513 == 0)) && (tmp_15_reg_1408 == 0)) && (tmp_reg_1404 == 0))))
       {
           ap_phi_mux_p_0_phi_fu_210_p18 =  tmp_37_reg_1645__temp ;
       }
	if(((1 == ap_CS_fsm_state13) && (((((((tmp_25_reg_1416 == 0) && (tmp_28_reg_1513 == 0)) && (tmp_15_reg_1408 == 0)) && (tmp_reg_1404 == 0)) || ((((tmp_25_reg_1416 == 0) && (tmp_29_reg_1517 == 0)) && (tmp_15_reg_1408 == 0)) && (tmp_reg_1404 == 0))) || ((((tmp_19_reg_1412 == 0) && (tmp_29_reg_1517 == 0)) && (tmp_15_reg_1408 == 0)) && (tmp_reg_1404 == 0))) || ((((tmp_19_reg_1412 == 0) && (tmp_28_reg_1513 == 0)) && (tmp_15_reg_1408 == 0)) && (tmp_reg_1404 == 0))))==0)
	{
		ap_phi_mux_p_0_phi_fu_210_p18 = p_0_reg_206;
	}
       if(1 == ap_CS_fsm_state13)
       {
           ap_ready =  1;
       }
       if(1 == ap_CS_fsm_state13)
       {
           ap_return =  ap_phi_mux_p_0_phi_fu_210_p18;
	   printf("ap_return %llu\n",ap_return);
       }
       if(ap_done==1){
	printf("end\n");
	printf("\n");
	printf("\n");
       	goto end;
       }
       goto ap_ST_fsm_state1;
   end:
	*a__1=a;
	*ap_clk__1=ap_clk;
	*ap_done__1=ap_done;
	*ap_idle__1=ap_idle;
	*ap_ready__1=ap_ready;
	*ap_return__1=ap_return;
	*ap_rst__1=ap_rst;
	*ap_start__1=ap_start;
	*b__1=b;
       return;
}
