# AES-256-Verilog

![image](https://raw.githubusercontent.com/ShaheerSajid/AES-256-Verilog/main/aes.png)
