# Reading pref.tcl
# do backprop_stack_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert {G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:39:46 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 19:39:46 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+G:/neural-burning/register_delay {G:/neural-burning/register_delay/delay.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:39:46 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 19:39:46 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+G:/neural-burning/backprop_stack {G:/neural-burning/backprop_stack/systolic_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:39:46 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 19:39:47 on Mar 14,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep {G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:39:47 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 19:39:47 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src {G:/neural-burning/general_data_operator/src/gdo.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:39:47 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 19:39:47 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+G:/neural-burning/backprop_stack {G:/neural-burning/backprop_stack/transformer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:39:47 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 19:39:47 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+G:/neural-burning/backprop_stack {G:/neural-burning/backprop_stack/start_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:39:47 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 19:39:47 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+G:/neural-burning/backprop_stack {G:/neural-burning/backprop_stack/continuous_systolic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:39:47 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 19:39:47 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+G:/neural-burning/backprop_stack {G:/neural-burning/backprop_stack/z_to_z_calculator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:39:47 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 19:39:47 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+G:/neural-burning/backprop_stack {G:/neural-burning/backprop_stack/backprop_stack.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:39:47 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 19:39:47 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:40:06 on Mar 14,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 19:40:06 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.testbench
# vsim work.testbench 
# Start time: 19:40:14 on Mar 14,2021
# Loading work.testbench
# Loading sv_std.std
# Loading work.gdo
# Loading work.backprop_stack
# Loading work.delay
# Loading work.z_to_z_calculator
# Loading work.mult_matrix_prep
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.transformer
# Loading work.systolic_array
# Loading work.start_store
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/continuous_systolic File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 113
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/z_to_z_calculator.sv(113): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/z_to_z_calculator.sv(113): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/continuous_systolic File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 113
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/z_to_z_calculator.sv(113): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/z_to_z_calculator.sv(113): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/continuous_systolic File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 113
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/z_to_z_calculator.sv(113): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/z_to_z_calculator.sv(113): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
run
# 000 |     0     0     0 |     0     0     0 
# 000 |     0     0     0 |     0     0     0 
# 000 |     0     0     0 |     0     0     0 
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
# 000 |     0     0     0 |     0     0     0 
# 000 |     0     0     0 |     0     0     0 
# 000 |     0     0     0 |     0     0     0 
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
# 000 |     0     0     0 |     0     0     0 
# 000 |     0     0     0 |     0     0     0 
# 000 |     0     0     0 |     0     0     0 
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
# 000 |     0     0     0 |     0     0     0 
# 000 |     0     0     0 |     0     0     0 
# 000 |     0     0     0 |     0     0     0 
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
# 000 |     0     0     0 |     0     0     0 
# 000 |     0     0     0 |     0     0     0 
# 000 |     0     0     0 |     0     0     0 
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          1 |    0     0     0 |     0     0     0 |     0     0     0 
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/continuous_systolic File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 113
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/z_to_z_calculator.sv(113): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/z_to_z_calculator.sv(113): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/continuous_systolic File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 113
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/z_to_z_calculator.sv(113): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/z_to_z_calculator.sv(113): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/continuous_systolic File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 113
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/z_to_z_calculator.sv(113): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/z_to_z_calculator.sv(113): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:40:37 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 19:40:38 on Mar 14,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:40:38 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 19:40:38 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:40:38 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 19:40:38 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:40:38 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 19:40:38 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:40:38 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 19:40:38 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:40:38 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 19:40:38 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:40:38 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 19:40:38 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:40:38 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 19:40:38 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:40:38 on Mar 14,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 19:40:38 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:40:38 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 19:40:39 on Mar 14,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:40:39 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 19:40:39 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.gdo
# Loading work.backprop_stack
# Loading work.delay
# Loading work.z_to_z_calculator
# Loading work.mult_matrix_prep
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.transformer
# Loading work.systolic_array
# Loading work.start_store
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/continuous_systolic File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 113
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/z_to_z_calculator.sv(113): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/z_to_z_calculator.sv(113): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/continuous_systolic File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 113
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/z_to_z_calculator.sv(113): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/z_to_z_calculator.sv(113): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/continuous_systolic File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 113
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/z_to_z_calculator.sv(113): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/z_to_z_calculator.sv(113): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     8     8     8 |     8     8     8 |     8     8     8 |    72    72    72 |    32    32    32 |     8     8     8 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     8     8     8 |     8     8     8 |     8     8     8 |    72    72    72 |    32    32    32 |     8     8     8 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     8     8     8 |     8     8     8 |     8     8     8 |    72    72    72 |    32    32    32 |     8     8     8 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     1     1     1 |     1     1     1 |     1     1     1 |     9     9     9 |     4     4     4 |     1     1     1 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     1     1     1 |     1     1     1 |     1     1     1 |     9     9     9 |     4     4     4 |     1     1     1 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     1     1     1 |     1     1     1 |     1     1     1 |     9     9     9 |     4     4     4 |     1     1     1 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     1     0     0 |     1     0     0 |     1     0     0 |     9     0     0 |     4     0     0 |     1     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     1     0 |     0     1     0 |     0     1     0 |     0     9     0 |     0     4     0 |     0     1     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     0     1 |     0     0     1 |     0     0     1 |     0     0     9 |     0     0     4 |     0     0     1 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:11:15 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 20:11:15 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:11:16 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 20:11:16 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:11:16 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 20:11:16 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:11:16 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 20:11:16 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:11:16 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 20:11:16 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:11:16 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 20:11:16 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:11:16 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 20:11:16 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:11:16 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 20:11:16 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:11:16 on Mar 14,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 20:11:16 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:11:16 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 20:11:17 on Mar 14,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:11:17 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 20:11:17 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.gdo
# Loading work.backprop_stack
# Loading work.delay
# Loading work.z_to_z_calculator
# Loading work.mult_matrix_prep
# Loading work.systolic_array
# Loading work.mult_matrix_revert
# Loading work.transformer
# Loading work.start_store
# Loading work.continuous_systolic
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     4     4     4 |     4     4     4 |     8     8     8 |    36    36    36 |    16    16    16 |     8     8     8 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     4     4     4 |     4     4     4 |     8     8     8 |    36    36    36 |    16    16    16 |     8     8     8 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     2     2     2 |     2     2     2 |     2     2     2 |    18    18    18 |     8     8     8 |     2     2     2 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     1     1     1 |     1     1     1 |     1     1     1 |     9     9     9 |     4     4     4 |     1     1     1 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     1     1     1 |     1     1     1 |     1     1     1 |     9     9     9 |     4     4     4 |     1     1     1 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     1     0     0 |     1     0     0 |     1     0     0 |     9     0     0 |     4     0     0 |     1     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     1     0 |     0     1     0 |     0     1     0 |     0     9     0 |     0     4     0 |     0     1     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     0     1 |     0     0     1 |     0     0     1 |     0     0     9 |     0     0     4 |     0     0     1 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:15:14 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 20:15:14 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:15:14 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 20:15:14 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:15:14 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 20:15:14 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:15:14 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 20:15:14 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:15:14 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 20:15:14 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:15:15 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 20:15:15 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:15:15 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 20:15:15 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:15:15 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 20:15:15 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:15:15 on Mar 14,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 20:15:15 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:15:15 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 20:15:15 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:15:15 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 20:15:15 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.gdo
# Loading work.backprop_stack
# Loading work.delay
# Loading work.z_to_z_calculator
# Loading work.mult_matrix_prep
# Loading work.systolic_array
# Loading work.mult_matrix_revert
# Loading work.transformer
# Loading work.start_store
# Loading work.continuous_systolic
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     8     8     8 |     8     8     8 |     8     8     8 |    72    72    72 |    32    32    32 |     8     8     8 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     8     8     8 |     8     8     8 |     8     8     8 |    72    72    72 |    32    32    32 |     8     8     8 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     8     8     8 |     8     8     8 |     8     8     8 |    72    72    72 |    32    32    32 |     8     8     8 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     1     1     1 |     1     1     1 |     1     1     1 |     9     9     9 |     4     4     4 |     1     1     1 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     1     1     1 |     1     1     1 |     1     1     1 |     9     9     9 |     4     4     4 |     1     1     1 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     1     1     1 |     1     1     1 |     1     1     1 |     9     9     9 |     4     4     4 |     1     1     1 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     1     0     0 |     1     0     0 |     1     0     0 |     9     0     0 |     4     0     0 |     1     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     1     0 |     0     1     0 |     0     1     0 |     0     9     0 |     0     4     0 |     0     1     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     0     1 |     0     0     1 |     0     0     1 |     0     0     9 |     0     0     4 |     0     0     1 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:02:52 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 21:02:53 on Mar 14,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:02:53 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 21:02:53 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:02:53 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 21:02:53 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:02:53 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 21:02:53 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:02:53 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 21:02:53 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:02:53 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 21:02:53 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:02:53 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 21:02:53 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:02:53 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 21:02:53 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:02:53 on Mar 14,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:02:53 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:02:53 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 21:02:54 on Mar 14,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:02:54 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 21:02:54 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.gdo
# Loading work.backprop_stack
# Loading work.delay
# Loading work.z_to_z_calculator
# Loading work.mult_matrix_prep
# Loading work.transformer
# Loading work.systolic_array
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.start_store
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 241
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 322
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(322): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(322): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 331
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 331
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 322
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(322): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(322): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 331
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 331
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 322
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(322): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(322): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 331
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 331
run
#     0     0     0 |     0     0     0 |     Z     Z     Z |     0     0     0 |     0     0     0 |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
#     0     0     0 |     Z     Z     Z |     Z     Z     Z |     0     0     0 |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          1 |    0     0     0 |     0     0     0 |     0     0     0 
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:03:47 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 21:03:47 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:03:47 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 21:03:47 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:03:47 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 21:03:47 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:03:47 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 21:03:48 on Mar 14,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:03:48 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 21:03:48 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:03:48 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 21:03:48 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:03:48 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 21:03:48 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:03:48 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 21:03:48 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:03:48 on Mar 14,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:03:48 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:03:48 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 21:03:48 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:03:48 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 21:03:48 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.gdo
# Loading work.backprop_stack
# Loading work.delay
# Loading work.z_to_z_calculator
# Loading work.mult_matrix_prep
# Loading work.transformer
# Loading work.systolic_array
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.start_store
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 327
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(327): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(327): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 336
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 336
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 327
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(327): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(327): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 336
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 336
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 327
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(327): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(327): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 336
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 336
run
#     0     0     0 |     0     0     0 |     Z     Z     Z |     0     0     0 |     0     0     0 |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
#     0     0     0 |     Z     Z     Z |     Z     Z     Z |     0     0     0 |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          1          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          1          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          1          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          2          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          2          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          2          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
add wave -position end  sim:/testbench/DUT/set_up_systolic_array[0]/transformer_cost_inst/data
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Admin  Hostname: DESKTOP-FF1P2K8  ProcessID: 14024
#           Attempting to use alternate WLF file "./wlfte8ygyq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfte8ygyq
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 327
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(327): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(327): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 336
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 336
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 327
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(327): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(327): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 336
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 336
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 327
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(327): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(327): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 336
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 336
run
#     0     0     0 |     0     0     0 |     Z     Z     Z |     0     0     0 |     0     0     0 |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
#     0     0     0 |     Z     Z     Z |     Z     Z     Z |     0     0     0 |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          1          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          1          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          1          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          2          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          2          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          2          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
run
run
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:10:22 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 21:10:22 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:10:22 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 21:10:23 on Mar 14,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:10:23 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 21:10:23 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:10:23 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 21:10:23 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:10:23 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 21:10:23 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:10:23 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 21:10:23 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:10:23 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 21:10:23 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:10:23 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 21:10:23 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:10:23 on Mar 14,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:10:23 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:10:23 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 21:10:24 on Mar 14,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:10:24 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 21:10:24 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.gdo
# Loading work.backprop_stack
# Loading work.delay
# Loading work.z_to_z_calculator
# Loading work.mult_matrix_prep
# Loading work.transformer
# Loading work.systolic_array
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.start_store
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 327
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(327): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(327): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 336
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 336
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 327
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(327): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(327): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 336
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 336
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 327
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(327): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(327): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 336
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 336
run
#     0     0     0 |     0     0     0 |     Z     Z     Z |     0     0     0 |     0     0     0 |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
#     0     0     0 |     Z     Z     Z |     Z     Z     Z |     0     0     0 |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          1          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          1          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          1          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          2          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          2          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          2          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
run
run
run
run
add wave -position end  sim:/testbench/DUT/set_up_systolic_array[0]/transformer_cost_inst/transformed_data
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 327
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(327): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(327): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 336
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 336
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 327
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(327): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(327): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 336
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 336
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 327
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(327): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(327): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 336
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 336
run
#     0     0     0 |     0     0     0 |     Z     Z     Z |     0     0     0 |     0     0     0 |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
#     0     0     0 |     Z     Z     Z |     Z     Z     Z |     0     0     0 |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          1          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          1          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          1          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          2          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          2          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          2          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
run
run
run
run
add wave -position end  sim:/testbench/DUT/set_up_systolic_array[0]/transformer_cost_inst/reset_counter
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 327
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(327): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(327): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 336
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 336
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 327
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(327): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(327): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 336
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 336
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 327
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(327): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(327): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 336
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 336
run
#     0     0     0 |     0     0     0 |     Z     Z     Z |     0     0     0 |     0     0     0 |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
#     0     0     0 |     Z     Z     Z |     Z     Z     Z |     0     0     0 |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          1          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          1          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          1          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          2          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          2          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          2          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:13:56 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 21:13:56 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:13:56 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 21:13:56 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:13:56 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 21:13:56 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:13:56 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 21:13:56 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:13:56 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 21:13:57 on Mar 14,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:13:57 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 21:13:57 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:13:57 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 21:13:57 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:13:57 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 21:13:57 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:13:57 on Mar 14,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:13:57 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:13:57 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 21:13:57 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:13:57 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 21:13:57 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.gdo
# Loading work.backprop_stack
# Loading work.delay
# Loading work.z_to_z_calculator
# Loading work.mult_matrix_prep
# Loading work.transformer
# Loading work.systolic_array
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.start_store
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 327
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(327): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(327): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 336
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 336
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 327
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(327): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(327): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 336
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 336
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 327
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(327): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(327): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 336
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 336
run
#     0     0     0 |     0     0     0 |     Z     Z     Z |     0     0     0 |     0     0     0 |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
#     0     0     0 |     Z     Z     Z |     Z     Z     Z |     0     0     0 |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          1          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          1          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          1          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          2          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          2          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          2          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     Z     Z     Z |     Z     Z     Z |     Z     Z     Z |     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
run
run
run
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:57 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 21:16:57 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:57 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 21:16:57 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:57 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 21:16:57 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:58 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 21:16:58 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:58 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 21:16:58 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:58 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 21:16:58 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:58 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 21:16:58 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:58 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 21:16:58 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:58 on Mar 14,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:16:58 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:58 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 21:16:58 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:58 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 21:16:58 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.gdo
# Loading work.backprop_stack
# Loading work.delay
# Loading work.z_to_z_calculator
# Loading work.mult_matrix_prep
# Loading work.transformer
# Loading work.systolic_array
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.start_store
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 328
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 337
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 337
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 328
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 337
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 337
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 328
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 337
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 337
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#    10     0     0 |    20     0     0 |    30     0     0 |    90     0     0 |    80     0     0 |    30     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#    10     0     0 |    20     0     0 |    30     0     0 |    90     0     0 |    80     0     0 |    30     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#    10     0     0 |    20     0     0 |    30     0     0 |    90     0     0 |    80     0     0 |    30     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     2     0     0 |     4     0     0 |     6     0     0 |    18     0     0 |    16     0     0 |     6     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     2     0     0 |     4     0     0 |     6     0     0 |    18     0     0 |    16     0     0 |     6     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     1     0     0 |     2     0     0 |     3     0     0 |     9     0     0 |     8     0     0 |     3     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     1     0     0 |     2     0     0 |     3     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
run
run
run
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:52:28 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 21:52:28 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:52:28 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 21:52:28 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:52:28 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 21:52:28 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:52:28 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 21:52:28 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:52:28 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 21:52:28 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:52:28 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 21:52:28 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:52:28 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 21:52:28 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:52:28 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 21:52:29 on Mar 14,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:52:29 on Mar 14,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:52:29 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:52:29 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 21:52:29 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:52:29 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 21:52:29 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.gdo
# Loading work.backprop_stack
# Loading work.delay
# Loading work.z_to_z_calculator
# Loading work.mult_matrix_prep
# Loading work.transformer
# Loading work.systolic_array
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.start_store
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 328
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 337
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 337
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 328
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 337
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 337
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 328
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 337
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 337
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#    14     0     0 |    14     0     0 |    27     0     0 |   126     0     0 |    56     0     0 |    27     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#    12     0     0 |     8     0     0 |    18     0     0 |   108     0     0 |    32     0     0 |    18     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#    14     0     0 |    14     0     0 |    27     0     0 |   126     0     0 |    56     0     0 |    27     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     3     0     0 |     4     0     0 |     6     0     0 |    27     0     0 |    16     0     0 |     6     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     1     0     0 |     2     0     0 |     3     0     0 |     9     0     0 |     8     0     0 |     3     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     2     0     0 |     2     0     0 |     3     0     0 |    18     0     0 |     8     0     0 |     3     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     1     0     0 |     2     0     0 |     3     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
run
run
run
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:05:53 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 23:05:54 on Mar 14,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:05:54 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 23:05:54 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:05:54 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 23:05:54 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:05:54 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 23:05:54 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:05:54 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 23:05:54 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:05:54 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 23:05:54 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:05:54 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 23:05:54 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:05:54 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 23:05:54 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:05:54 on Mar 14,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 23:05:55 on Mar 14,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:05:55 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 23:05:55 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:05:55 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 23:05:55 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.gdo
# Loading work.backprop_stack
# Loading work.delay
# Loading work.z_to_z_calculator
# Loading work.mult_matrix_prep
# Loading work.transformer
# Loading work.systolic_array
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.start_store
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 328
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 337
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 337
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 328
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 337
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 337
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 328
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 337
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 337
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#    14     0     0 |    14     0     0 |    27     0     0 |   126     0     0 |    56     0     0 |    27     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#    12     0     0 |     8     0     0 |    18     0     0 |   108     0     0 |    32     0     0 |    18     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#    14     0     0 |    14     0     0 |    27     0     0 |   126     0     0 |    56     0     0 |    27     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     3     0     0 |     4     0     0 |     6     0     0 |    27     0     0 |    16     0     0 |     6     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     1     0     0 |     2     0     0 |     3     0     0 |     9     0     0 |     8     0     0 |     3     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     2     0     0 |     2     0     0 |     3     0     0 |    18     0     0 |     8     0     0 |     3     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:07:58 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 23:07:58 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:07:58 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 23:07:58 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:07:58 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 23:07:58 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:07:58 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 23:07:58 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:07:59 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 23:07:59 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:07:59 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 23:07:59 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:07:59 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 23:07:59 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:07:59 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 23:07:59 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:07:59 on Mar 14,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 23:07:59 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:07:59 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 23:07:59 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:07:59 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 23:07:59 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.gdo
# Loading work.backprop_stack
# Loading work.delay
# Loading work.z_to_z_calculator
# Loading work.mult_matrix_prep
# Loading work.transformer
# Loading work.systolic_array
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.start_store
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 328
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 337
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 337
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 328
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 337
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 337
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 328
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 337
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 337
run
#     0     0     0 
#     0     0     0 
#     0     0     0 
#     0     0     0 
#     0     0     0 
#     0     0     0 
run
#     0     0     0 
#     0     0     0 
#     0     0     0 
run
#     0     0     0 
#     0     0     0 
#     0     0     0 
run
#     0     0     0 
#     0     0     0 
#     0     0     0 
run
#     0     0     0 
#     0     0     0 
#     0     0     0 
run
#     0     0     0 
#     0     0     0 
#     0     0     0 
run
#     0     0     0 
#     0     0     0 
#     0     0     0 
run
#     0     0     0 
#     0     0     0 
#     0     0     0 
run
#     0     0     0 
#     0     0     0 
#     0     0     0 
run
#     0     0     0 
#     0     0     0 
#     0     0     0 
run
#     0     0     0 
#     0     0     0 
#     0     0     0 
run
#     6     0     0 
#     0     0     0 
#     0     0     0 
run
#     6     6     0 
#     4     0     0 
#     0     0     0 
run
#    12     6     6 
#     8     4     0 
#    12     0     0 
run
#     1    12     6 
#     4     8     4 
#     6    12     0 
run
#     1     0    12 
#     1     4     8 
#     6     6    12 
run
#     2     0     1 
#     2     0     4 
#     2     6     6 
run
#     1     0     1 
#     1     0     1 
#     1     0     6 
run
#     0     0     2 
#     1     0     2 
#     1     0     2 
run
#     0     1     0 
#     0     0     1 
#     1     0     1 
run
#     0     0     0 
#     0     1     0 
#     0     0     1 
run
#     0     0     1 
#     0     0     0 
#     0     1     0 
run
#     0     0     0 
#     0     0     1 
#     0     0     0 
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:10:24 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 23:10:25 on Mar 14,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:10:25 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 23:10:25 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:10:25 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 23:10:25 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:10:25 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 23:10:25 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:10:25 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 23:10:25 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:10:25 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 23:10:25 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:10:25 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 23:10:25 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:10:25 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 23:10:25 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:10:25 on Mar 14,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 23:10:25 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:10:26 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 23:10:26 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:10:26 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 23:10:26 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.gdo
# Loading work.backprop_stack
# Loading work.delay
# Loading work.z_to_z_calculator
# Loading work.mult_matrix_prep
# Loading work.transformer
# Loading work.systolic_array
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.start_store
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 328
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 337
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 337
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 328
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 337
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 337
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 328
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 337
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 337
run
#     0     0     0 
#     0     0     0 
run
#     0     0     0 
run
#     0     0     0 
run
#     0     0     0 
run
#     0     0     0 
run
#     0     0     0 
run
#     1     1     1 
run
#     1     1     1 
run
#     1     1     1 
run
#     1     1     1 
run
#     1     1     1 
run
#     1     1     1 
run
#     1     1     1 
run
#     1     1     1 
run
#     1     1     1 
run
#     1     1     1 
run
#     1     1     1 
run
#     1     1     1 
run
#     1     1     1 
run
#     1     1     1 
run
#     1     1     1 
run
#     1     1     1 
run
#     1     1     1 
run
#     1     1     1 
run
#     1     1     1 
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:11:04 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 23:11:04 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:11:04 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 23:11:04 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:11:04 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 23:11:04 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:11:04 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 23:11:04 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:11:04 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 23:11:05 on Mar 14,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:11:05 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 23:11:05 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:11:05 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 23:11:05 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:11:05 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 23:11:05 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:11:05 on Mar 14,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 23:11:05 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:11:05 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 23:11:05 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:11:05 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 23:11:05 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.gdo
# Loading work.backprop_stack
# Loading work.delay
# Loading work.z_to_z_calculator
# Loading work.mult_matrix_prep
# Loading work.transformer
# Loading work.systolic_array
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.start_store
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Error: (vsim-3043) Unresolved reference to 'transform_reset_counter'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 531
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 328
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 337
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 337
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 328
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 337
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 337
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 328
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 337
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 337
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:11:10 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 23:11:10 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:11:10 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 23:11:10 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:11:10 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 23:11:10 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:11:10 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 23:11:10 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:11:10 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 23:11:10 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:11:10 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 23:11:10 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:11:10 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 23:11:10 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:11:10 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 23:11:11 on Mar 14,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:11:11 on Mar 14,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 23:11:11 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:11:11 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 23:11:11 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:11:11 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 23:11:11 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.testbench
# vsim work.testbench 
# Start time: 19:40:14 on Mar 14,2021
# Loading work.testbench
# Loading sv_std.std
# Loading work.gdo
# Loading work.backprop_stack
# Loading work.delay
# Loading work.z_to_z_calculator
# Loading work.mult_matrix_prep
# Loading work.transformer
# Loading work.systolic_array
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.start_store
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Error: (vsim-3043) Unresolved reference to 'transform_reset_counter'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 531
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 328
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 337
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 337
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 328
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 337
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 337
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 328
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 337
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 337
# Error loading design
# End time: 23:11:15 on Mar 14,2021, Elapsed time: 3:31:01
# Errors: 2, Warnings: 180
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:14:05 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 23:14:05 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:14:05 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 23:14:05 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:14:05 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 23:14:05 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:14:05 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 23:14:05 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:14:05 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 23:14:05 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:14:05 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 23:14:05 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:14:05 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 23:14:05 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:14:05 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 23:14:06 on Mar 14,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:14:06 on Mar 14,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 23:14:06 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:14:06 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 23:14:06 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:14:06 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 23:14:06 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:14:08 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 23:14:08 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:14:08 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 23:14:08 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:14:08 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 23:14:08 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:14:08 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 23:14:08 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:14:08 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 23:14:08 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:14:08 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 23:14:08 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:14:08 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 23:14:08 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:14:09 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 23:14:09 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:14:09 on Mar 14,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 23:14:09 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:14:09 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 23:14:09 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:14:09 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 23:14:09 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.testbench
# vsim work.testbench 
# Start time: 23:14:11 on Mar 14,2021
# Loading work.testbench
# Loading sv_std.std
# Loading work.gdo
# Loading work.backprop_stack
# Loading work.delay
# Loading work.z_to_z_calculator
# Loading work.mult_matrix_prep
# Loading work.transformer
# Loading work.systolic_array
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.start_store
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 328
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 337
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 337
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 328
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 337
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 337
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 328
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 337
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 337
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Admin  Hostname: DESKTOP-FF1P2K8  ProcessID: 14024
#           Attempting to use alternate WLF file "./wlft4av7v9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4av7v9
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 328
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 337
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 337
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 328
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 337
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 337
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 328
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 337
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 337
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position end  sim:/testbench/DUT/set_up_systolic_array[0]/continuous_systolic/a
add wave -position end  sim:/testbench/DUT/set_up_systolic_array[0]/continuous_systolic/b
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 328
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 337
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 337
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 328
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 337
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 337
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 328
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 337
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 337
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:19:59 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 23:20:00 on Mar 14,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:20:00 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 23:20:00 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:20:00 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 23:20:00 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:20:00 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 23:20:00 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:20:00 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 23:20:00 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:20:00 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 23:20:00 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:20:00 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 23:20:00 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:20:00 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 23:20:00 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:20:00 on Mar 14,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 23:20:01 on Mar 14,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:20:01 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 23:20:01 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:20:01 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 23:20:01 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.gdo
# Loading work.backprop_stack
# Loading work.delay
# Loading work.z_to_z_calculator
# Loading work.mult_matrix_prep
# Loading work.transformer
# Loading work.systolic_array
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.start_store
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 328
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 328
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 328
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:21:36 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 23:21:37 on Mar 14,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:21:37 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 23:21:37 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:21:37 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 23:21:37 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:21:37 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 23:21:37 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:21:37 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 23:21:37 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:21:37 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 23:21:37 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:21:37 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 23:21:37 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:21:37 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 23:21:37 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:21:37 on Mar 14,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 23:21:38 on Mar 14,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:21:38 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 23:21:38 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:21:38 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 23:21:38 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.gdo
# Loading work.backprop_stack
# Loading work.delay
# Loading work.z_to_z_calculator
# Loading work.mult_matrix_prep
# Loading work.transformer
# Loading work.systolic_array
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.start_store
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 328
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 328
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 328
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
run
    0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |    0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |    0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 run
    0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |    0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 run
    0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |    0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:21:55 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 23:21:55 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:21:55 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 23:21:56 on Mar 14,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:21:56 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 23:21:56 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:21:56 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 23:21:56 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:21:56 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 23:21:56 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:21:56 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 23:21:56 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:21:56 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 23:21:56 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:21:56 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 23:21:56 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:21:56 on Mar 14,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 23:21:56 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:21:57 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 23:21:57 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:21:57 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 23:21:57 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.gdo
# Loading work.backprop_stack
# Loading work.delay
# Loading work.z_to_z_calculator
# Loading work.mult_matrix_prep
# Loading work.transformer
# Loading work.systolic_array
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.start_store
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 328
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 328
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 328
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |    0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |    0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |    0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:22:13 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 23:22:13 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:22:13 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 23:22:13 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:22:13 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 23:22:13 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:22:14 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 23:22:14 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:22:14 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 23:22:14 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:22:14 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 23:22:14 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:22:14 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 23:22:14 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:22:14 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 23:22:14 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:22:14 on Mar 14,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 23:22:14 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:22:14 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 23:22:14 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:22:14 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 23:22:14 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.gdo
# Loading work.backprop_stack
# Loading work.delay
# Loading work.z_to_z_calculator
# Loading work.mult_matrix_prep
# Loading work.transformer
# Loading work.systolic_array
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.start_store
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 328
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 328
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 328
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#    24     0     0 |    32     0     0 |    72     0     0 |   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#    24     0     0 |    32     0     0 |    72     0     0 |   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#    24     0     0 |    32     0     0 |    72     0     0 |   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     4     0     0 |     8     0     0 |    12     0     0 |    36     0     0 |    32     0     0 |    12     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     4     0     0 |     8     0     0 |    12     0     0 |    36     0     0 |    32     0     0 |    12     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     1     0     0 |     2     0     0 |     3     0     0 |     9     0     0 |     8     0     0 |     3     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     1     0     0 |     2     0     0 |     3     0     0 |     9     0     0 |     8     0     0 |     3     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     1     0     0 |     2     0     0 |     3     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:36:46 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 23:36:46 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:36:46 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 23:36:46 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:36:46 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 23:36:46 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:36:46 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 23:36:46 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:36:46 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 23:36:46 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:36:46 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 23:36:46 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:36:46 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 23:36:47 on Mar 14,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:36:47 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 23:36:47 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:36:47 on Mar 14,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 23:36:47 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:36:47 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 23:36:47 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:36:47 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 23:36:47 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.gdo
# Loading work.backprop_stack
# Loading work.delay
# Loading work.z_to_z_calculator
# Loading work.mult_matrix_prep
# Loading work.transformer
# Loading work.systolic_array
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.start_store
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 328
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 328
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 328
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     4     0     0 |    16     0     0 |    12     0     0 |    36     0     0 |    64     0     0 |    12     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     4     0     0 |     8     0     0 |    12     0     0 |    36     0     0 |    32     0     0 |    12     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     1     0     0 |     2     0     0 |     3     0     0 |     9     0     0 |     8     0     0 |     3     0     0 |          0          0 |    9     9     9 |     4     4     4 
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:37:05 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 23:37:05 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:37:05 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 23:37:05 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:37:05 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 23:37:05 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:37:05 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 23:37:05 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:37:05 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 23:37:05 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:37:05 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 23:37:06 on Mar 14,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:37:06 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 23:37:06 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:37:06 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 23:37:06 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:37:06 on Mar 14,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 23:37:06 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:37:06 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 23:37:06 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:37:06 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 23:37:06 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.gdo
# Loading work.backprop_stack
# Loading work.delay
# Loading work.z_to_z_calculator
# Loading work.mult_matrix_prep
# Loading work.transformer
# Loading work.systolic_array
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.start_store
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 328
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 328
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 328
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#    24     0     0 |    32     0     0 |    72     0     0 |   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#    24     0     0 |    32     0     0 |    72     0     0 |   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#    24     0     0 |    32     0     0 |    72     0     0 |   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     4     0     0 |     8     0     0 |    12     0     0 |    36     0     0 |    32     0     0 |    12     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     4     0     0 |     8     0     0 |    12     0     0 |    36     0     0 |    32     0     0 |    12     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     1     0     0 |     2     0     0 |     3     0     0 |     9     0     0 |     8     0     0 |     3     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     1     0     0 |     2     0     0 |     3     0     0 |     9     0     0 |     8     0     0 |     3     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     1     0     0 |     2     0     0 |     3     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:38:31 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 23:38:31 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:38:31 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 23:38:31 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:38:31 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 23:38:31 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:38:32 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 23:38:32 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:38:32 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 23:38:32 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:38:32 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 23:38:32 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:38:32 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 23:38:32 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:38:32 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 23:38:32 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:38:32 on Mar 14,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 23:38:32 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:38:32 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 23:38:32 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:38:32 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 23:38:33 on Mar 14,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.gdo
# Loading work.backprop_stack
# Loading work.delay
# Loading work.z_to_z_calculator
# Loading work.mult_matrix_prep
# Loading work.transformer
# Loading work.systolic_array
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.start_store
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 328
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 328
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 328
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#    24     0     0 |    32     0     0 |    72     0     0 |   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#    24     0     0 |    32     0     0 |    72     0     0 |   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#    24     0     0 |    32     0     0 |    72     0     0 |   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     4     0     0 |     8     0     0 |    12     0     0 |    36     0     0 |    32     0     0 |    12     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     4     0     0 |     8     0     0 |    12     0     0 |    36     0     0 |    32     0     0 |    12     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     1     0     0 |     2     0     0 |     3     0     0 |     9     0     0 |     8     0     0 |     3     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     1     0     0 |     2     0     0 |     3     0     0 |     9     0     0 |     8     0     0 |     3     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     1     0     0 |     2     0     0 |     3     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:39:34 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 23:39:34 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:39:34 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 23:39:34 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:39:34 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 23:39:34 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:39:34 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 23:39:34 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:39:34 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 23:39:35 on Mar 14,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:39:35 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 23:39:35 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:39:35 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 23:39:35 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:39:35 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 23:39:35 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:39:35 on Mar 14,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 23:39:35 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:39:35 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 23:39:35 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:39:35 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 23:39:35 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.gdo
# Loading work.backprop_stack
# Loading work.delay
# Loading work.z_to_z_calculator
# Loading work.mult_matrix_prep
# Loading work.transformer
# Loading work.systolic_array
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.start_store
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 328
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 328
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 328
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#    24     0     0 |    32     0     0 |    72     0     0 |   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#    24     0     0 |    32     0     0 |    72     0     0 |   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#    24     0     0 |    32     0     0 |    72     0     0 |   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     4     0     0 |     8     0     0 |    12     0     0 |    36     0     0 |    32     0     0 |    12     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     4     0     0 |     8     0     0 |    12     0     0 |    36     0     0 |    32     0     0 |    12     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     1     0     0 |     2     0     0 |     3     0     0 |     9     0     0 |     8     0     0 |     3     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     1     0     0 |     2     0     0 |     3     0     0 |     9     0     0 |     8     0     0 |     3     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     1     0     0 |     2     0     0 |     3     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
# End time: 23:40:35 on Mar 14,2021, Elapsed time: 0:26:24
# Errors: 0, Warnings: 78
