[05/06 14:39:11      0s] 
[05/06 14:39:11      0s] Cadence Innovus(TM) Implementation System.
[05/06 14:39:11      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[05/06 14:39:11      0s] 
[05/06 14:39:11      0s] Version:	v20.15-s105_1, built Tue Jul 27 14:15:35 PDT 2021
[05/06 14:39:11      0s] Options:	-files arbiter.design_import.tcl 
[05/06 14:39:11      0s] Date:		Fri May  6 14:39:11 2022
[05/06 14:39:11      0s] Host:		lnissrv4 (x86_64 w/Linux 4.18.0-348.20.1.el8_5.x86_64) (16cores*64cpus*Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz 22528KB)
[05/06 14:39:11      0s] OS:		Red Hat Enterprise Linux release 8.5 (Ootpa)
[05/06 14:39:11      0s] 
[05/06 14:39:11      0s] License:
[05/06 14:39:11      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[05/06 14:39:11      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[05/06 14:39:26     12s] @(#)CDS: Innovus v20.15-s105_1 (64bit) 07/27/2021 14:15 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/06 14:39:26     12s] @(#)CDS: NanoRoute 20.15-s105_1 NR210726-1341/20_15-UB (database version 18.20.554) {superthreading v2.14}
[05/06 14:39:26     12s] @(#)CDS: AAE 20.15-s020 (64bit) 07/27/2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/06 14:39:26     12s] @(#)CDS: CTE 20.15-s024_1 () Jul 23 2021 04:46:45 ( )
[05/06 14:39:26     12s] @(#)CDS: SYNTECH 20.15-s012_1 () Jul 12 2021 23:29:38 ( )
[05/06 14:39:26     12s] @(#)CDS: CPE v20.15-s071
[05/06 14:39:26     12s] @(#)CDS: IQuantus/TQuantus 20.1.1-s460 (64bit) Fri Mar 5 18:46:16 PST 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/06 14:39:26     12s] @(#)CDS: OA 22.60-p058 Tue Jun 15 18:38:04 2021
[05/06 14:39:26     12s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[05/06 14:39:26     12s] @(#)CDS: RCDB 11.15.0
[05/06 14:39:26     12s] @(#)CDS: STYLUS 20.10-p029_1 (06/24/2021 01:33 PDT)
[05/06 14:39:26     12s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_163545_lnissrv4_u1375766_CX2TjH.

[05/06 14:39:26     12s] Change the soft stacksize limit to 0.2%RAM (1029 mbytes). Set global soft_stack_size_limit to change the value.
[05/06 14:39:27     13s] 
[05/06 14:39:27     13s] **INFO:  MMMC transition support version v31-84 
[05/06 14:39:27     13s] 
[05/06 14:39:27     13s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[05/06 14:39:27     13s] <CMD> suppressMessage ENCEXT-2799
[05/06 14:39:28     14s] Sourcing file "arbiter.design_import.tcl" ...
[05/06 14:39:28     14s] <CMD> setImportMode -treatUndefinedCellAsBbox 0 -keepEmptyModule 1
[05/06 14:39:28     14s] <CMD> set init_import_mode {-treatUndefinedCellAsBbox 0 -keepEmptyModule 1}
[05/06 14:39:28     14s] <CMD> set init_verilog ./design_files/arbiter.dcopt.v
[05/06 14:39:28     14s] <CMD> set init_top_cell arbiter
[05/06 14:39:28     14s] <CMD> set init_lef_file /home/ece6770/proj/innovus_files/cmos10sfrvt_a12_macros.lef
[05/06 14:39:28     14s] <CMD> set init_pwr_net vdd!
[05/06 14:39:28     14s] <CMD> set init_gnd_net vss!
[05/06 14:39:28     14s] <CMD> set init_mmmc_file ./mmmc.tcl
[05/06 14:39:28     14s] <CMD> init_design
[05/06 14:39:28     14s] #% Begin Load MMMC data ... (date=05/06 14:39:28, mem=802.4M)
[05/06 14:39:28     14s] #% End Load MMMC data ... (date=05/06 14:39:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=803.3M, current mem=803.3M)
[05/06 14:39:28     14s] 
[05/06 14:39:28     14s] Loading LEF file /home/ece6770/proj/innovus_files/cmos10sfrvt_a12_macros.lef ...
[05/06 14:39:28     14s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[05/06 14:39:28     14s] The LEF parser will ignore this statement.
[05/06 14:39:28     14s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/ece6770/proj/innovus_files/cmos10sfrvt_a12_macros.lef at line 51.
[05/06 14:39:28     14s] Set DBUPerIGU to M2 pitch 400.
[05/06 14:39:28     14s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNAA12TR' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 14:39:28     14s] Type 'man IMPLF-200' for more detail.
[05/06 14:39:28     14s] 
[05/06 14:39:28     14s] viaInitial starts at Fri May  6 14:39:28 2022
viaInitial ends at Fri May  6 14:39:28 2022

##  Check design process and node:  
##  Both design process and tech node are not set.

[05/06 14:39:28     14s] Loading view definition file from ./mmmc.tcl
[05/06 14:39:28     14s] Reading typical_lib timing library '/home/ece6770/s22/allen_boston/lab7/scadv12_cmos10sf_rvt_tt_1p0v_25c.lib' ...
[05/06 14:39:29     15s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLEGCAPTIE9A12TR'. The cell will only be used for analysis. (File /home/ece6770/s22/allen_boston/lab7/scadv12_cmos10sf_rvt_tt_1p0v_25c.lib)
[05/06 14:39:29     15s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLEGCAPTIE8A12TR'. The cell will only be used for analysis. (File /home/ece6770/s22/allen_boston/lab7/scadv12_cmos10sf_rvt_tt_1p0v_25c.lib)
[05/06 14:39:29     15s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLEGCAPTIE63A12TR'. The cell will only be used for analysis. (File /home/ece6770/s22/allen_boston/lab7/scadv12_cmos10sf_rvt_tt_1p0v_25c.lib)
[05/06 14:39:29     15s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLEGCAPTIE33A12TR'. The cell will only be used for analysis. (File /home/ece6770/s22/allen_boston/lab7/scadv12_cmos10sf_rvt_tt_1p0v_25c.lib)
[05/06 14:39:29     15s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLEGCAPTIE15A12TR'. The cell will only be used for analysis. (File /home/ece6770/s22/allen_boston/lab7/scadv12_cmos10sf_rvt_tt_1p0v_25c.lib)
[05/06 14:39:29     15s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLEGCAPTIE129A12TR'. The cell will only be used for analysis. (File /home/ece6770/s22/allen_boston/lab7/scadv12_cmos10sf_rvt_tt_1p0v_25c.lib)
[05/06 14:39:29     15s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLEGCAP9A12TR'. The cell will only be used for analysis. (File /home/ece6770/s22/allen_boston/lab7/scadv12_cmos10sf_rvt_tt_1p0v_25c.lib)
[05/06 14:39:29     15s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLEGCAP8A12TR'. The cell will only be used for analysis. (File /home/ece6770/s22/allen_boston/lab7/scadv12_cmos10sf_rvt_tt_1p0v_25c.lib)
[05/06 14:39:29     15s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLEGCAP63A12TR'. The cell will only be used for analysis. (File /home/ece6770/s22/allen_boston/lab7/scadv12_cmos10sf_rvt_tt_1p0v_25c.lib)
[05/06 14:39:29     15s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLEGCAP33A12TR'. The cell will only be used for analysis. (File /home/ece6770/s22/allen_boston/lab7/scadv12_cmos10sf_rvt_tt_1p0v_25c.lib)
[05/06 14:39:29     15s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLEGCAP15A12TR'. The cell will only be used for analysis. (File /home/ece6770/s22/allen_boston/lab7/scadv12_cmos10sf_rvt_tt_1p0v_25c.lib)
[05/06 14:39:29     15s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLEGCAP129A12TR'. The cell will only be used for analysis. (File /home/ece6770/s22/allen_boston/lab7/scadv12_cmos10sf_rvt_tt_1p0v_25c.lib)
[05/06 14:39:29     15s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLDGCAPTIE9A12TR'. The cell will only be used for analysis. (File /home/ece6770/s22/allen_boston/lab7/scadv12_cmos10sf_rvt_tt_1p0v_25c.lib)
[05/06 14:39:29     15s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLDGCAPTIE8A12TR'. The cell will only be used for analysis. (File /home/ece6770/s22/allen_boston/lab7/scadv12_cmos10sf_rvt_tt_1p0v_25c.lib)
[05/06 14:39:29     15s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLDGCAPTIE65A12TR'. The cell will only be used for analysis. (File /home/ece6770/s22/allen_boston/lab7/scadv12_cmos10sf_rvt_tt_1p0v_25c.lib)
[05/06 14:39:29     15s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLDGCAPTIE33A12TR'. The cell will only be used for analysis. (File /home/ece6770/s22/allen_boston/lab7/scadv12_cmos10sf_rvt_tt_1p0v_25c.lib)
[05/06 14:39:29     15s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLDGCAPTIE17A12TR'. The cell will only be used for analysis. (File /home/ece6770/s22/allen_boston/lab7/scadv12_cmos10sf_rvt_tt_1p0v_25c.lib)
[05/06 14:39:29     15s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLDGCAPTIE129A12TR'. The cell will only be used for analysis. (File /home/ece6770/s22/allen_boston/lab7/scadv12_cmos10sf_rvt_tt_1p0v_25c.lib)
[05/06 14:39:29     15s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLDGCAP9A12TR'. The cell will only be used for analysis. (File /home/ece6770/s22/allen_boston/lab7/scadv12_cmos10sf_rvt_tt_1p0v_25c.lib)
[05/06 14:39:29     15s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLDGCAP8A12TR'. The cell will only be used for analysis. (File /home/ece6770/s22/allen_boston/lab7/scadv12_cmos10sf_rvt_tt_1p0v_25c.lib)
[05/06 14:39:29     15s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[05/06 14:39:29     15s] Read 902 cells in library 'scadv12_cmos10sf_rvt_tt_1p0v_25c' 
[05/06 14:39:29     15s] Ending "PreSetAnalysisView" (total cpu=0:00:01.5, real=0:00:01.0, peak res=929.1M, current mem=833.8M)
[05/06 14:39:29     15s] *** End library_loading (cpu=0.02min, real=0.02min, mem=57.5M, fe_cpu=0.26min, fe_real=0.30min, fe_mem=823.7M) ***
[05/06 14:39:29     15s] #% Begin Load netlist data ... (date=05/06 14:39:29, mem=833.8M)
[05/06 14:39:29     15s] *** Begin netlist parsing (mem=823.7M) ***
[05/06 14:39:29     15s] Created 902 new cells from 1 timing libraries.
[05/06 14:39:29     15s] Reading netlist ...
[05/06 14:39:29     15s] Backslashed names will retain backslash and a trailing blank character.
[05/06 14:39:29     15s] Reading verilog netlist './design_files/arbiter.dcopt.v'
[05/06 14:39:29     15s] 
[05/06 14:39:29     15s] *** Memory Usage v#1 (Current mem = 823.707M, initial mem = 298.191M) ***
[05/06 14:39:29     15s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=823.7M) ***
[05/06 14:39:29     15s] #% End Load netlist data ... (date=05/06 14:39:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=855.7M, current mem=855.7M)
[05/06 14:39:29     15s] Set top cell to arbiter.
[05/06 14:39:29     15s] Hooked 902 DB cells to tlib cells.
[05/06 14:39:30     15s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:01.0, peak res=868.5M, current mem=868.5M)
[05/06 14:39:30     15s] Starting recursive module instantiation check.
[05/06 14:39:30     15s] No recursion found.
[05/06 14:39:30     15s] Building hierarchical netlist for Cell arbiter ...
[05/06 14:39:30     15s] *** Netlist is unique.
[05/06 14:39:30     15s] Set DBUPerIGU to techSite cmos10sfadv12 width 500.
[05/06 14:39:30     15s] Setting Std. cell height to 4800 DBU (smallest netlist inst).
[05/06 14:39:30     15s] ** info: there are 920 modules.
[05/06 14:39:30     15s] ** info: there are 19 stdCell insts.
[05/06 14:39:30     15s] 
[05/06 14:39:30     15s] *** Memory Usage v#1 (Current mem = 865.121M, initial mem = 298.191M) ***
[05/06 14:39:30     15s] Start create_tracks
[05/06 14:39:30     15s] Set Default Net Delay as 1000 ps.
[05/06 14:39:30     15s] Set Default Net Load as 0.5 pF. 
[05/06 14:39:30     15s] Set Default Input Pin Transition as 0.1 ps.
[05/06 14:39:30     16s] Extraction setup Started 
[05/06 14:39:30     16s] 
[05/06 14:39:30     16s] Trim Metal Layers:
[05/06 14:39:30     16s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[05/06 14:39:30     16s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/06 14:39:30     16s] Type 'man IMPEXT-2773' for more detail.
[05/06 14:39:30     16s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/06 14:39:30     16s] Type 'man IMPEXT-2773' for more detail.
[05/06 14:39:30     16s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/06 14:39:30     16s] Type 'man IMPEXT-2773' for more detail.
[05/06 14:39:30     16s] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/06 14:39:30     16s] Type 'man IMPEXT-2773' for more detail.
[05/06 14:39:30     16s] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/06 14:39:30     16s] Type 'man IMPEXT-2773' for more detail.
[05/06 14:39:30     16s] **WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/06 14:39:30     16s] Type 'man IMPEXT-2773' for more detail.
[05/06 14:39:30     16s] **WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/06 14:39:30     16s] Type 'man IMPEXT-2773' for more detail.
[05/06 14:39:30     16s] **WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/06 14:39:30     16s] Type 'man IMPEXT-2773' for more detail.
[05/06 14:39:30     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.229 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/06 14:39:30     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.1649 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/06 14:39:30     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.1649 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/06 14:39:30     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.1649 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/06 14:39:30     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.0752 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/06 14:39:30     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.0752 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/06 14:39:30     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.0752 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/06 14:39:30     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.0275 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/06 14:39:30     16s] Summary of Active RC-Corners : 
[05/06 14:39:30     16s]  
[05/06 14:39:30     16s]  Analysis View: typical_view
[05/06 14:39:30     16s]     RC-Corner Name        : typical_rc
[05/06 14:39:30     16s]     RC-Corner Index       : 0
[05/06 14:39:30     16s]     RC-Corner Temperature : 25 Celsius
[05/06 14:39:30     16s]     RC-Corner Cap Table   : ''
[05/06 14:39:30     16s]     RC-Corner PreRoute Res Factor         : 1
[05/06 14:39:30     16s]     RC-Corner PreRoute Cap Factor         : 1
[05/06 14:39:30     16s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/06 14:39:30     16s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/06 14:39:30     16s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/06 14:39:30     16s]     RC-Corner PreRoute Clock Res Factor   : 1
[05/06 14:39:30     16s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[05/06 14:39:30     16s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/06 14:39:30     16s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/06 14:39:30     16s] 
[05/06 14:39:30     16s] Trim Metal Layers:
[05/06 14:39:30     16s] LayerId::1 widthSet size::1
[05/06 14:39:30     16s] LayerId::2 widthSet size::1
[05/06 14:39:30     16s] LayerId::3 widthSet size::1
[05/06 14:39:30     16s] LayerId::4 widthSet size::1
[05/06 14:39:30     16s] LayerId::5 widthSet size::1
[05/06 14:39:30     16s] LayerId::6 widthSet size::1
[05/06 14:39:30     16s] LayerId::7 widthSet size::1
[05/06 14:39:30     16s] LayerId::8 widthSet size::1
[05/06 14:39:30     16s] Updating RC grid for preRoute extraction ...
[05/06 14:39:30     16s] eee: pegSigSF::1.070000
[05/06 14:39:30     16s] Initializing multi-corner resistance tables ...
[05/06 14:39:30     16s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/06 14:39:30     16s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/06 14:39:30     16s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/06 14:39:30     16s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/06 14:39:30     16s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/06 14:39:30     16s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/06 14:39:30     16s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/06 14:39:30     16s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/06 14:39:30     16s] {RT typical_rc 0 8 8 {5 0} {7 0} 2}
[05/06 14:39:30     16s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[05/06 14:39:30     16s] *Info: initialize multi-corner CTS.
[05/06 14:39:30     16s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1104.9M, current mem=881.7M)
[05/06 14:39:30     16s] Reading timing constraints file '../pnr/design_files/arbiter.dcopt.sdc' ...
[05/06 14:39:30     16s] Current (total cpu=0:00:16.4, real=0:00:19.0, peak res=1115.4M, current mem=1115.4M)
[05/06 14:39:30     16s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../pnr/design_files/arbiter.dcopt.sdc, Line 9).
[05/06 14:39:30     16s] 
[05/06 14:39:30     16s] **WARN: (TCLCMD-1013):	The SDC set_operating_conditions assertion is not supported. Please use the Innovus setOpCond command to specify library and operating condition information. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../pnr/design_files/arbiter.dcopt.sdc, Line 10).
[05/06 14:39:30     16s] 
[05/06 14:39:30     16s] INFO (CTE): Reading of timing constraints file ../pnr/design_files/arbiter.dcopt.sdc completed, with 2 WARNING
[05/06 14:39:30     16s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1135.7M, current mem=1135.7M)
[05/06 14:39:30     16s] Current (total cpu=0:00:16.5, real=0:00:19.0, peak res=1135.7M, current mem=1135.7M)
[05/06 14:39:30     16s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/06 14:39:30     16s] 
[05/06 14:39:30     16s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[05/06 14:39:30     16s] Summary for sequential cells identification: 
[05/06 14:39:30     16s]   Identified SBFF number: 148
[05/06 14:39:30     16s]   Identified MBFF number: 0
[05/06 14:39:30     16s]   Identified SB Latch number: 0
[05/06 14:39:30     16s]   Identified MB Latch number: 0
[05/06 14:39:30     16s]   Not identified SBFF number: 0
[05/06 14:39:30     16s]   Not identified MBFF number: 0
[05/06 14:39:30     16s]   Not identified SB Latch number: 0
[05/06 14:39:30     16s]   Not identified MB Latch number: 0
[05/06 14:39:30     16s]   Number of sequential cells which are not FFs: 106
[05/06 14:39:30     16s] Total number of combinational cells: 639
[05/06 14:39:30     16s] Total number of sequential cells: 254
[05/06 14:39:30     16s] Total number of tristate cells: 9
[05/06 14:39:30     16s] Total number of level shifter cells: 0
[05/06 14:39:30     16s] Total number of power gating cells: 0
[05/06 14:39:30     16s] Total number of isolation cells: 0
[05/06 14:39:30     16s] Total number of power switch cells: 0
[05/06 14:39:30     16s] Total number of pulse generator cells: 0
[05/06 14:39:30     16s] Total number of always on buffers: 0
[05/06 14:39:30     16s] Total number of retention cells: 0
[05/06 14:39:30     16s] List of usable buffers: FRICGX0P5BA12TR FRICGX0P6BA12TR FRICGX0P8BA12TR FRICGX0P7BA12TR FRICGX11BA12TR FRICGX13BA12TR FRICGX16BA12TR FRICGX1BA12TR FRICGX1P2BA12TR FRICGX1P4BA12TR FRICGX2BA12TR FRICGX1P7BA12TR FRICGX3BA12TR FRICGX2P5BA12TR FRICGX4BA12TR FRICGX3P5BA12TR FRICGX5BA12TR FRICGX6BA12TR FRICGX7P5BA12TR FRICGX9BA12TR BUFHX0P8A12TR BUFHX0P7A12TR BUFHX11A12TR BUFHX13A12TR BUFHX16A12TR BUFHX1A12TR BUFHX1P4A12TR BUFHX1P2A12TR BUFHX2A12TR BUFHX1P7A12TR BUFHX3A12TR BUFHX2P5A12TR BUFHX4A12TR BUFHX3P5A12TR BUFHX5A12TR BUFHX6A12TR BUFHX7P5A12TR BUFHX9A12TR BUFX0P7A12TR BUFX0P7BA12TR BUFX0P8BA12TR BUFX0P8A12TR BUFX11BA12TR BUFX11A12TR BUFX13BA12TR BUFX13A12TR BUFX16A12TR BUFX16BA12TR BUFX1A12TR BUFX1BA12TR BUFX1P2A12TR BUFX1P2BA12TR BUFX1P4A12TR BUFX1P4BA12TR BUFX1P7A12TR BUFX1P7BA12TR BUFX2BA12TR BUFX2A12TR BUFX2P5A12TR BUFX3BA12TR BUFX2P5BA12TR BUFX3A12TR BUFX3P5A12TR BUFX3P5BA12TR BUFX4BA12TR BUFX4A12TR BUFX5BA12TR BUFX5A12TR BUFX6BA12TR BUFX6A12TR BUFX7P5BA12TR BUFX7P5A12TR BUFX9A12TR BUFX9BA12TR DLY2X0P5A12TR
[05/06 14:39:30     16s] Total number of usable buffers: 75
[05/06 14:39:30     16s] List of unusable buffers:
[05/06 14:39:30     16s] Total number of unusable buffers: 0
[05/06 14:39:30     16s] List of usable inverters: INVX0P5A12TR INVX0P5BA12TR INVX0P6A12TR INVX0P6BA12TR INVX0P7A12TR INVX0P7BA12TR INVX0P8BA12TR INVX0P8A12TR INVX11BA12TR INVX11A12TR INVX13BA12TR INVX13A12TR INVX16A12TR INVX16BA12TR INVX1A12TR INVX1BA12TR INVX1P2A12TR INVX1P2BA12TR INVX1P4A12TR INVX1P4BA12TR INVX1P7A12TR INVX1P7BA12TR INVX2BA12TR INVX2A12TR INVX2P5A12TR INVX2P5BA12TR INVX3BA12TR INVX3A12TR INVX3P5A12TR INVX3P5BA12TR INVX4BA12TR INVX4A12TR INVX5BA12TR INVX5A12TR INVX6BA12TR INVX6A12TR INVX7P5BA12TR INVX7P5A12TR INVX9BA12TR INVX9A12TR
[05/06 14:39:30     16s] Total number of usable inverters: 40
[05/06 14:39:30     16s] List of unusable inverters:
[05/06 14:39:30     16s] Total number of unusable inverters: 0
[05/06 14:39:30     16s] List of identified usable delay cells: DLY4X0P5A12TR
[05/06 14:39:30     16s] Total number of identified usable delay cells: 1
[05/06 14:39:30     16s] List of identified unusable delay cells:
[05/06 14:39:30     16s] Total number of identified unusable delay cells: 0
[05/06 14:39:30     16s] 
[05/06 14:39:30     16s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[05/06 14:39:30     16s] 
[05/06 14:39:30     16s] TimeStamp Deleting Cell Server Begin ...
[05/06 14:39:30     16s] 
[05/06 14:39:30     16s] TimeStamp Deleting Cell Server End ...
[05/06 14:39:30     16s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1158.1M, current mem=1158.1M)
[05/06 14:39:30     16s] 
[05/06 14:39:30     16s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/06 14:39:30     16s] Summary for sequential cells identification: 
[05/06 14:39:30     16s]   Identified SBFF number: 148
[05/06 14:39:30     16s]   Identified MBFF number: 0
[05/06 14:39:30     16s]   Identified SB Latch number: 0
[05/06 14:39:30     16s]   Identified MB Latch number: 0
[05/06 14:39:30     16s]   Not identified SBFF number: 0
[05/06 14:39:30     16s]   Not identified MBFF number: 0
[05/06 14:39:30     16s]   Not identified SB Latch number: 0
[05/06 14:39:30     16s]   Not identified MB Latch number: 0
[05/06 14:39:30     16s]   Number of sequential cells which are not FFs: 106
[05/06 14:39:30     16s]  Visiting view : typical_view
[05/06 14:39:30     16s]    : PowerDomain = none : Weighted F : unweighted  = 9.80 (1.000) with rcCorner = 0
[05/06 14:39:30     16s]    : PowerDomain = none : Weighted F : unweighted  = 8.00 (1.000) with rcCorner = -1
[05/06 14:39:30     16s]  Visiting view : typical_view
[05/06 14:39:30     16s]    : PowerDomain = none : Weighted F : unweighted  = 9.80 (1.000) with rcCorner = 0
[05/06 14:39:30     16s]    : PowerDomain = none : Weighted F : unweighted  = 8.00 (1.000) with rcCorner = -1
[05/06 14:39:30     16s] TLC MultiMap info (StdDelay):
[05/06 14:39:30     16s]   : typical_corner + typical_lib + 1 + no RcCorner := 8ps
[05/06 14:39:30     16s]   : typical_corner + typical_lib + 1 + typical_rc := 9.8ps
[05/06 14:39:30     16s]  Setting StdDelay to: 9.8ps
[05/06 14:39:30     16s] 
[05/06 14:39:30     16s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/06 14:39:30     16s] #% Begin Load MMMC data ... (date=05/06 14:39:30, mem=1158.6M)
[05/06 14:39:30     16s] #% End Load MMMC data ... (date=05/06 14:39:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1158.6M, current mem=1158.6M)
[05/06 14:39:30     16s] 
[05/06 14:39:30     16s] *** Summary of all messages that are not suppressed in this session:
[05/06 14:39:30     16s] Severity  ID               Count  Summary                                  
[05/06 14:39:30     16s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[05/06 14:39:30     16s] WARNING   IMPEXT-2766          8  The sheet resistance for layer %s is not...
[05/06 14:39:30     16s] WARNING   IMPEXT-2773          8  The via resistance between layers %s and...
[05/06 14:39:30     16s] WARNING   TCLCMD-1013          1  The SDC set_operating_conditions asserti...
[05/06 14:39:30     16s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[05/06 14:39:30     16s] WARNING   TECHLIB-302         35  No function defined for cell '%s'. The c...
[05/06 14:39:30     16s] *** Message Summary: 54 warning(s), 0 error(s)
[05/06 14:39:30     16s] 
[05/06 14:39:30     16s] <CMD> floorPlan -r 0.5 0.7 30 30 30 30
[05/06 14:39:30     16s] Start create_tracks
[05/06 14:39:30     16s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/06 14:39:30     16s] <CMD> addRing -nets {vdd! vss!} -type core_rings -around user_defined -center 0 -spacing 1.8 -width 9.9 -offset center -threshold auto -layer {bottom BD(7) top BD(7) right LB(8) left LB(8)}
[05/06 14:39:30     16s] #% Begin addRing (date=05/06 14:39:30, mem=1161.7M)
[05/06 14:39:30     16s] 
[05/06 14:39:30     16s] **ERROR: (IMPPP-182):	You have specified an invalid layer 'BD(7)'.
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1140.8M)
[05/06 14:39:30     16s] **ERROR: (IMPPP-182):	You have specified an invalid layer ' '.
**ERROR: (IMPPP-182):	You have specified an invalid layer ' '.
**ERROR: (IMPPP-182):	You have specified an invalid layer ' '.
**ERROR: (IMPPP-182):	You have specified an invalid layer ' '.
**ERROR: Error: Invalid Layers specified. 
[05/06 14:39:30     16s] #% End addRing (date=05/06 14:39:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1162.7M, current mem=1162.7M)
