
MainBoard.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001113c  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000140  0801140c  0801140c  0001240c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801154c  0801154c  0001254c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08011554  08011554  00012554  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08011558  08011558  00012558  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000015c  24000000  0801155c  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000012d0  2400015c  080116b8  0001315c  2**2
                  ALLOC
  8 ._user_heap_stack 00004004  2400142c  080116b8  0001342c  2**0
                  ALLOC
  9 .RAM_D2       00000000  30000000  30000000  0001315c  2**0
                  CONTENTS
 10 .usb_data     00001000  30000000  30000000  00014000  2**5
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0001315c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002e02f  00000000  00000000  0001318a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000504f  00000000  00000000  000411b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002390  00000000  00000000  00046208  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001b9a  00000000  00000000  00048598  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000078b6  00000000  00000000  0004a132  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002dae6  00000000  00000000  000519e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0017bec1  00000000  00000000  0007f4ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001fb38f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a10c  00000000  00000000  001fb3d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000099  00000000  00000000  002054e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	2400015c 	.word	0x2400015c
 80002ec:	00000000 	.word	0x00000000
 80002f0:	080113f4 	.word	0x080113f4

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	24000160 	.word	0x24000160
 800030c:	080113f4 	.word	0x080113f4

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <__aeabi_uldivmod>:
 80003b0:	b953      	cbnz	r3, 80003c8 <__aeabi_uldivmod+0x18>
 80003b2:	b94a      	cbnz	r2, 80003c8 <__aeabi_uldivmod+0x18>
 80003b4:	2900      	cmp	r1, #0
 80003b6:	bf08      	it	eq
 80003b8:	2800      	cmpeq	r0, #0
 80003ba:	bf1c      	itt	ne
 80003bc:	f04f 31ff 	movne.w	r1, #4294967295
 80003c0:	f04f 30ff 	movne.w	r0, #4294967295
 80003c4:	f000 b988 	b.w	80006d8 <__aeabi_idiv0>
 80003c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003d0:	f000 f806 	bl	80003e0 <__udivmoddi4>
 80003d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003dc:	b004      	add	sp, #16
 80003de:	4770      	bx	lr

080003e0 <__udivmoddi4>:
 80003e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003e4:	9d08      	ldr	r5, [sp, #32]
 80003e6:	468e      	mov	lr, r1
 80003e8:	4604      	mov	r4, r0
 80003ea:	4688      	mov	r8, r1
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d14a      	bne.n	8000486 <__udivmoddi4+0xa6>
 80003f0:	428a      	cmp	r2, r1
 80003f2:	4617      	mov	r7, r2
 80003f4:	d962      	bls.n	80004bc <__udivmoddi4+0xdc>
 80003f6:	fab2 f682 	clz	r6, r2
 80003fa:	b14e      	cbz	r6, 8000410 <__udivmoddi4+0x30>
 80003fc:	f1c6 0320 	rsb	r3, r6, #32
 8000400:	fa01 f806 	lsl.w	r8, r1, r6
 8000404:	fa20 f303 	lsr.w	r3, r0, r3
 8000408:	40b7      	lsls	r7, r6
 800040a:	ea43 0808 	orr.w	r8, r3, r8
 800040e:	40b4      	lsls	r4, r6
 8000410:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000414:	fa1f fc87 	uxth.w	ip, r7
 8000418:	fbb8 f1fe 	udiv	r1, r8, lr
 800041c:	0c23      	lsrs	r3, r4, #16
 800041e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000422:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000426:	fb01 f20c 	mul.w	r2, r1, ip
 800042a:	429a      	cmp	r2, r3
 800042c:	d909      	bls.n	8000442 <__udivmoddi4+0x62>
 800042e:	18fb      	adds	r3, r7, r3
 8000430:	f101 30ff 	add.w	r0, r1, #4294967295
 8000434:	f080 80ea 	bcs.w	800060c <__udivmoddi4+0x22c>
 8000438:	429a      	cmp	r2, r3
 800043a:	f240 80e7 	bls.w	800060c <__udivmoddi4+0x22c>
 800043e:	3902      	subs	r1, #2
 8000440:	443b      	add	r3, r7
 8000442:	1a9a      	subs	r2, r3, r2
 8000444:	b2a3      	uxth	r3, r4
 8000446:	fbb2 f0fe 	udiv	r0, r2, lr
 800044a:	fb0e 2210 	mls	r2, lr, r0, r2
 800044e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000452:	fb00 fc0c 	mul.w	ip, r0, ip
 8000456:	459c      	cmp	ip, r3
 8000458:	d909      	bls.n	800046e <__udivmoddi4+0x8e>
 800045a:	18fb      	adds	r3, r7, r3
 800045c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000460:	f080 80d6 	bcs.w	8000610 <__udivmoddi4+0x230>
 8000464:	459c      	cmp	ip, r3
 8000466:	f240 80d3 	bls.w	8000610 <__udivmoddi4+0x230>
 800046a:	443b      	add	r3, r7
 800046c:	3802      	subs	r0, #2
 800046e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000472:	eba3 030c 	sub.w	r3, r3, ip
 8000476:	2100      	movs	r1, #0
 8000478:	b11d      	cbz	r5, 8000482 <__udivmoddi4+0xa2>
 800047a:	40f3      	lsrs	r3, r6
 800047c:	2200      	movs	r2, #0
 800047e:	e9c5 3200 	strd	r3, r2, [r5]
 8000482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000486:	428b      	cmp	r3, r1
 8000488:	d905      	bls.n	8000496 <__udivmoddi4+0xb6>
 800048a:	b10d      	cbz	r5, 8000490 <__udivmoddi4+0xb0>
 800048c:	e9c5 0100 	strd	r0, r1, [r5]
 8000490:	2100      	movs	r1, #0
 8000492:	4608      	mov	r0, r1
 8000494:	e7f5      	b.n	8000482 <__udivmoddi4+0xa2>
 8000496:	fab3 f183 	clz	r1, r3
 800049a:	2900      	cmp	r1, #0
 800049c:	d146      	bne.n	800052c <__udivmoddi4+0x14c>
 800049e:	4573      	cmp	r3, lr
 80004a0:	d302      	bcc.n	80004a8 <__udivmoddi4+0xc8>
 80004a2:	4282      	cmp	r2, r0
 80004a4:	f200 8105 	bhi.w	80006b2 <__udivmoddi4+0x2d2>
 80004a8:	1a84      	subs	r4, r0, r2
 80004aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80004ae:	2001      	movs	r0, #1
 80004b0:	4690      	mov	r8, r2
 80004b2:	2d00      	cmp	r5, #0
 80004b4:	d0e5      	beq.n	8000482 <__udivmoddi4+0xa2>
 80004b6:	e9c5 4800 	strd	r4, r8, [r5]
 80004ba:	e7e2      	b.n	8000482 <__udivmoddi4+0xa2>
 80004bc:	2a00      	cmp	r2, #0
 80004be:	f000 8090 	beq.w	80005e2 <__udivmoddi4+0x202>
 80004c2:	fab2 f682 	clz	r6, r2
 80004c6:	2e00      	cmp	r6, #0
 80004c8:	f040 80a4 	bne.w	8000614 <__udivmoddi4+0x234>
 80004cc:	1a8a      	subs	r2, r1, r2
 80004ce:	0c03      	lsrs	r3, r0, #16
 80004d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004d4:	b280      	uxth	r0, r0
 80004d6:	b2bc      	uxth	r4, r7
 80004d8:	2101      	movs	r1, #1
 80004da:	fbb2 fcfe 	udiv	ip, r2, lr
 80004de:	fb0e 221c 	mls	r2, lr, ip, r2
 80004e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004e6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ea:	429a      	cmp	r2, r3
 80004ec:	d907      	bls.n	80004fe <__udivmoddi4+0x11e>
 80004ee:	18fb      	adds	r3, r7, r3
 80004f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004f4:	d202      	bcs.n	80004fc <__udivmoddi4+0x11c>
 80004f6:	429a      	cmp	r2, r3
 80004f8:	f200 80e0 	bhi.w	80006bc <__udivmoddi4+0x2dc>
 80004fc:	46c4      	mov	ip, r8
 80004fe:	1a9b      	subs	r3, r3, r2
 8000500:	fbb3 f2fe 	udiv	r2, r3, lr
 8000504:	fb0e 3312 	mls	r3, lr, r2, r3
 8000508:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800050c:	fb02 f404 	mul.w	r4, r2, r4
 8000510:	429c      	cmp	r4, r3
 8000512:	d907      	bls.n	8000524 <__udivmoddi4+0x144>
 8000514:	18fb      	adds	r3, r7, r3
 8000516:	f102 30ff 	add.w	r0, r2, #4294967295
 800051a:	d202      	bcs.n	8000522 <__udivmoddi4+0x142>
 800051c:	429c      	cmp	r4, r3
 800051e:	f200 80ca 	bhi.w	80006b6 <__udivmoddi4+0x2d6>
 8000522:	4602      	mov	r2, r0
 8000524:	1b1b      	subs	r3, r3, r4
 8000526:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800052a:	e7a5      	b.n	8000478 <__udivmoddi4+0x98>
 800052c:	f1c1 0620 	rsb	r6, r1, #32
 8000530:	408b      	lsls	r3, r1
 8000532:	fa22 f706 	lsr.w	r7, r2, r6
 8000536:	431f      	orrs	r7, r3
 8000538:	fa0e f401 	lsl.w	r4, lr, r1
 800053c:	fa20 f306 	lsr.w	r3, r0, r6
 8000540:	fa2e fe06 	lsr.w	lr, lr, r6
 8000544:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000548:	4323      	orrs	r3, r4
 800054a:	fa00 f801 	lsl.w	r8, r0, r1
 800054e:	fa1f fc87 	uxth.w	ip, r7
 8000552:	fbbe f0f9 	udiv	r0, lr, r9
 8000556:	0c1c      	lsrs	r4, r3, #16
 8000558:	fb09 ee10 	mls	lr, r9, r0, lr
 800055c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000560:	fb00 fe0c 	mul.w	lr, r0, ip
 8000564:	45a6      	cmp	lr, r4
 8000566:	fa02 f201 	lsl.w	r2, r2, r1
 800056a:	d909      	bls.n	8000580 <__udivmoddi4+0x1a0>
 800056c:	193c      	adds	r4, r7, r4
 800056e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000572:	f080 809c 	bcs.w	80006ae <__udivmoddi4+0x2ce>
 8000576:	45a6      	cmp	lr, r4
 8000578:	f240 8099 	bls.w	80006ae <__udivmoddi4+0x2ce>
 800057c:	3802      	subs	r0, #2
 800057e:	443c      	add	r4, r7
 8000580:	eba4 040e 	sub.w	r4, r4, lr
 8000584:	fa1f fe83 	uxth.w	lr, r3
 8000588:	fbb4 f3f9 	udiv	r3, r4, r9
 800058c:	fb09 4413 	mls	r4, r9, r3, r4
 8000590:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000594:	fb03 fc0c 	mul.w	ip, r3, ip
 8000598:	45a4      	cmp	ip, r4
 800059a:	d908      	bls.n	80005ae <__udivmoddi4+0x1ce>
 800059c:	193c      	adds	r4, r7, r4
 800059e:	f103 3eff 	add.w	lr, r3, #4294967295
 80005a2:	f080 8082 	bcs.w	80006aa <__udivmoddi4+0x2ca>
 80005a6:	45a4      	cmp	ip, r4
 80005a8:	d97f      	bls.n	80006aa <__udivmoddi4+0x2ca>
 80005aa:	3b02      	subs	r3, #2
 80005ac:	443c      	add	r4, r7
 80005ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80005b2:	eba4 040c 	sub.w	r4, r4, ip
 80005b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80005ba:	4564      	cmp	r4, ip
 80005bc:	4673      	mov	r3, lr
 80005be:	46e1      	mov	r9, ip
 80005c0:	d362      	bcc.n	8000688 <__udivmoddi4+0x2a8>
 80005c2:	d05f      	beq.n	8000684 <__udivmoddi4+0x2a4>
 80005c4:	b15d      	cbz	r5, 80005de <__udivmoddi4+0x1fe>
 80005c6:	ebb8 0203 	subs.w	r2, r8, r3
 80005ca:	eb64 0409 	sbc.w	r4, r4, r9
 80005ce:	fa04 f606 	lsl.w	r6, r4, r6
 80005d2:	fa22 f301 	lsr.w	r3, r2, r1
 80005d6:	431e      	orrs	r6, r3
 80005d8:	40cc      	lsrs	r4, r1
 80005da:	e9c5 6400 	strd	r6, r4, [r5]
 80005de:	2100      	movs	r1, #0
 80005e0:	e74f      	b.n	8000482 <__udivmoddi4+0xa2>
 80005e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005e6:	0c01      	lsrs	r1, r0, #16
 80005e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005ec:	b280      	uxth	r0, r0
 80005ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005f2:	463b      	mov	r3, r7
 80005f4:	4638      	mov	r0, r7
 80005f6:	463c      	mov	r4, r7
 80005f8:	46b8      	mov	r8, r7
 80005fa:	46be      	mov	lr, r7
 80005fc:	2620      	movs	r6, #32
 80005fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000602:	eba2 0208 	sub.w	r2, r2, r8
 8000606:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800060a:	e766      	b.n	80004da <__udivmoddi4+0xfa>
 800060c:	4601      	mov	r1, r0
 800060e:	e718      	b.n	8000442 <__udivmoddi4+0x62>
 8000610:	4610      	mov	r0, r2
 8000612:	e72c      	b.n	800046e <__udivmoddi4+0x8e>
 8000614:	f1c6 0220 	rsb	r2, r6, #32
 8000618:	fa2e f302 	lsr.w	r3, lr, r2
 800061c:	40b7      	lsls	r7, r6
 800061e:	40b1      	lsls	r1, r6
 8000620:	fa20 f202 	lsr.w	r2, r0, r2
 8000624:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000628:	430a      	orrs	r2, r1
 800062a:	fbb3 f8fe 	udiv	r8, r3, lr
 800062e:	b2bc      	uxth	r4, r7
 8000630:	fb0e 3318 	mls	r3, lr, r8, r3
 8000634:	0c11      	lsrs	r1, r2, #16
 8000636:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800063a:	fb08 f904 	mul.w	r9, r8, r4
 800063e:	40b0      	lsls	r0, r6
 8000640:	4589      	cmp	r9, r1
 8000642:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000646:	b280      	uxth	r0, r0
 8000648:	d93e      	bls.n	80006c8 <__udivmoddi4+0x2e8>
 800064a:	1879      	adds	r1, r7, r1
 800064c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000650:	d201      	bcs.n	8000656 <__udivmoddi4+0x276>
 8000652:	4589      	cmp	r9, r1
 8000654:	d81f      	bhi.n	8000696 <__udivmoddi4+0x2b6>
 8000656:	eba1 0109 	sub.w	r1, r1, r9
 800065a:	fbb1 f9fe 	udiv	r9, r1, lr
 800065e:	fb09 f804 	mul.w	r8, r9, r4
 8000662:	fb0e 1119 	mls	r1, lr, r9, r1
 8000666:	b292      	uxth	r2, r2
 8000668:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800066c:	4542      	cmp	r2, r8
 800066e:	d229      	bcs.n	80006c4 <__udivmoddi4+0x2e4>
 8000670:	18ba      	adds	r2, r7, r2
 8000672:	f109 31ff 	add.w	r1, r9, #4294967295
 8000676:	d2c4      	bcs.n	8000602 <__udivmoddi4+0x222>
 8000678:	4542      	cmp	r2, r8
 800067a:	d2c2      	bcs.n	8000602 <__udivmoddi4+0x222>
 800067c:	f1a9 0102 	sub.w	r1, r9, #2
 8000680:	443a      	add	r2, r7
 8000682:	e7be      	b.n	8000602 <__udivmoddi4+0x222>
 8000684:	45f0      	cmp	r8, lr
 8000686:	d29d      	bcs.n	80005c4 <__udivmoddi4+0x1e4>
 8000688:	ebbe 0302 	subs.w	r3, lr, r2
 800068c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000690:	3801      	subs	r0, #1
 8000692:	46e1      	mov	r9, ip
 8000694:	e796      	b.n	80005c4 <__udivmoddi4+0x1e4>
 8000696:	eba7 0909 	sub.w	r9, r7, r9
 800069a:	4449      	add	r1, r9
 800069c:	f1a8 0c02 	sub.w	ip, r8, #2
 80006a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80006a4:	fb09 f804 	mul.w	r8, r9, r4
 80006a8:	e7db      	b.n	8000662 <__udivmoddi4+0x282>
 80006aa:	4673      	mov	r3, lr
 80006ac:	e77f      	b.n	80005ae <__udivmoddi4+0x1ce>
 80006ae:	4650      	mov	r0, sl
 80006b0:	e766      	b.n	8000580 <__udivmoddi4+0x1a0>
 80006b2:	4608      	mov	r0, r1
 80006b4:	e6fd      	b.n	80004b2 <__udivmoddi4+0xd2>
 80006b6:	443b      	add	r3, r7
 80006b8:	3a02      	subs	r2, #2
 80006ba:	e733      	b.n	8000524 <__udivmoddi4+0x144>
 80006bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80006c0:	443b      	add	r3, r7
 80006c2:	e71c      	b.n	80004fe <__udivmoddi4+0x11e>
 80006c4:	4649      	mov	r1, r9
 80006c6:	e79c      	b.n	8000602 <__udivmoddi4+0x222>
 80006c8:	eba1 0109 	sub.w	r1, r1, r9
 80006cc:	46c4      	mov	ip, r8
 80006ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80006d2:	fb09 f804 	mul.w	r8, r9, r4
 80006d6:	e7c4      	b.n	8000662 <__udivmoddi4+0x282>

080006d8 <__aeabi_idiv0>:
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop

080006dc <main>:

/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void){
 80006dc:	b5b0      	push	{r4, r5, r7, lr}
 80006de:	b086      	sub	sp, #24
 80006e0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN 1 */
	/* USER CODE END 1 */

	/* MPU Configuration--------------------------------------------------------*/
	MPU_Config();
 80006e2:	f000 ffc3 	bl	800166c <MPU_Config>

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80006e6:	f001 ff31 	bl	800254c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80006ea:	f000 f86b 	bl	80007c4 <SystemClock_Config>

	/* Configure the peripherals common clocks */
	PeriphCommonClock_Config();
 80006ee:	f000 f98d 	bl	8000a0c <PeriphCommonClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80006f2:	f000 fe47 	bl	8001384 <MX_GPIO_Init>
	//MX_DMA_Init();
	MX_PSSI_Init();
 80006f6:	f000 fb63 	bl	8000dc0 <MX_PSSI_Init>
	MX_ADC1_Init();
 80006fa:	f000 f9bd 	bl	8000a78 <MX_ADC1_Init>
	MX_ADC2_Init();
 80006fe:	f000 fa35 	bl	8000b6c <MX_ADC2_Init>
	MX_SPI1_Init();
 8000702:	f000 fb83 	bl	8000e0c <MX_SPI1_Init>
	MX_SPI2_Init();
 8000706:	f000 fbd7 	bl	8000eb8 <MX_SPI2_Init>
	MX_SPI3_Init();
 800070a:	f000 fc2b 	bl	8000f64 <MX_SPI3_Init>
	MX_TIM1_Init();
 800070e:	f000 fc7f 	bl	8001010 <MX_TIM1_Init>
	MX_UART8_Init();
 8000712:	f000 fdeb 	bl	80012ec <MX_UART8_Init>
	MX_FDCAN1_Init();
 8000716:	f000 fa91 	bl	8000c3c <MX_FDCAN1_Init>
	MX_TIM15_Init();
 800071a:	f000 fd09 	bl	8001130 <MX_TIM15_Init>
	MX_UART4_Init();
 800071e:	f000 fd99 	bl	8001254 <MX_UART4_Init>
	MX_OCTOSPI1_Init();
 8000722:	f000 faef 	bl	8000d04 <MX_OCTOSPI1_Init>
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_10);
 8000726:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800072a:	4820      	ldr	r0, [pc, #128]	@ (80007ac <main+0xd0>)
 800072c:	f004 f9db 	bl	8004ae6 <HAL_GPIO_TogglePin>
	MX_USB_DEVICE_Init();
 8000730:	f00f fba0 	bl	800fe74 <MX_USB_DEVICE_Init>
	/* USER CODE BEGIN 2 */
	// Optional: Send a boot message
	uint8_t bootMsg[] = "STM32H7 USB CDC Ready\r\n";
 8000734:	4b1e      	ldr	r3, [pc, #120]	@ (80007b0 <main+0xd4>)
 8000736:	463c      	mov	r4, r7
 8000738:	461d      	mov	r5, r3
 800073a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800073c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800073e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000742:	e884 0003 	stmia.w	r4, {r0, r1}
	HAL_Delay(500); // Wait for host enumeration
 8000746:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800074a:	f001 ff91 	bl	8002670 <HAL_Delay>
	CDC_Transmit_HS(bootMsg, sizeof(bootMsg)-1);
 800074e:	463b      	mov	r3, r7
 8000750:	2117      	movs	r1, #23
 8000752:	4618      	mov	r0, r3
 8000754:	f00f fcb0 	bl	80100b8 <CDC_Transmit_HS>
	while (1)
	{
		/* Check if we received data (Naive check for demo) */
		/* In a robust app, use a true Ring Buffer logic here */
		/* This checks if the Receive Callback incremented the input pointer */
		if (UserRxBufPtrIn > 0)
 8000758:	4b16      	ldr	r3, [pc, #88]	@ (80007b4 <main+0xd8>)
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	2b00      	cmp	r3, #0
 800075e:	d00c      	beq.n	800077a <main+0x9e>
		{
			// Send back what we received (Loopback)
			if(CDC_Transmit_HS(UserRxBufferHS, UserRxBufPtrIn) == USBD_OK)
 8000760:	4b14      	ldr	r3, [pc, #80]	@ (80007b4 <main+0xd8>)
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	b29b      	uxth	r3, r3
 8000766:	4619      	mov	r1, r3
 8000768:	4813      	ldr	r0, [pc, #76]	@ (80007b8 <main+0xdc>)
 800076a:	f00f fca5 	bl	80100b8 <CDC_Transmit_HS>
 800076e:	4603      	mov	r3, r0
 8000770:	2b00      	cmp	r3, #0
 8000772:	d102      	bne.n	800077a <main+0x9e>
			{
				// Clear pointer after successful transmission
				UserRxBufPtrIn = 0;
 8000774:	4b0f      	ldr	r3, [pc, #60]	@ (80007b4 <main+0xd8>)
 8000776:	2200      	movs	r2, #0
 8000778:	601a      	str	r2, [r3, #0]

		/* Do other tasks here (ADC, screen update) */
		/* HAL_Delay is not ideal here if you want high speed, use millis/tick checks */

	  /* USER CODE END WHILE */
		if (HAL_GetTick() - last_print_tick >= 1000)
 800077a:	f001 ff6d 	bl	8002658 <HAL_GetTick>
 800077e:	4602      	mov	r2, r0
 8000780:	4b0e      	ldr	r3, [pc, #56]	@ (80007bc <main+0xe0>)
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	1ad3      	subs	r3, r2, r3
 8000786:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800078a:	d3e5      	bcc.n	8000758 <main+0x7c>
		    {
		        last_print_tick = HAL_GetTick();
 800078c:	f001 ff64 	bl	8002658 <HAL_GetTick>
 8000790:	4603      	mov	r3, r0
 8000792:	4a0a      	ldr	r2, [pc, #40]	@ (80007bc <main+0xe0>)
 8000794:	6013      	str	r3, [r2, #0]

		        // Use it just like standard printf!
		        USB_Printf("System Uptime: %lu ms | ADC Value: %d\r\n", HAL_GetTick(), 1234);
 8000796:	f001 ff5f 	bl	8002658 <HAL_GetTick>
 800079a:	4603      	mov	r3, r0
 800079c:	f240 42d2 	movw	r2, #1234	@ 0x4d2
 80007a0:	4619      	mov	r1, r3
 80007a2:	4807      	ldr	r0, [pc, #28]	@ (80007c0 <main+0xe4>)
 80007a4:	f000 ff28 	bl	80015f8 <USB_Printf>
		if (UserRxBufPtrIn > 0)
 80007a8:	e7d6      	b.n	8000758 <main+0x7c>
 80007aa:	bf00      	nop
 80007ac:	58020000 	.word	0x58020000
 80007b0:	08011434 	.word	0x08011434
 80007b4:	240009dc 	.word	0x240009dc
 80007b8:	30000000 	.word	0x30000000
 80007bc:	240006ec 	.word	0x240006ec
 80007c0:	0801140c 	.word	0x0801140c

080007c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b0cc      	sub	sp, #304	@ 0x130
 80007c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007ca:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80007ce:	224c      	movs	r2, #76	@ 0x4c
 80007d0:	2100      	movs	r1, #0
 80007d2:	4618      	mov	r0, r3
 80007d4:	f010 f990 	bl	8010af8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007d8:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 80007dc:	2220      	movs	r2, #32
 80007de:	2100      	movs	r1, #0
 80007e0:	4618      	mov	r0, r3
 80007e2:	f010 f989 	bl	8010af8 <memset>

  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80007e6:	2002      	movs	r0, #2
 80007e8:	f006 fb26 	bl	8006e38 <HAL_PWREx_ConfigSupply>
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80007ec:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80007f0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80007f4:	2200      	movs	r2, #0
 80007f6:	601a      	str	r2, [r3, #0]
 80007f8:	4b83      	ldr	r3, [pc, #524]	@ (8000a08 <SystemClock_Config+0x244>)
 80007fa:	699b      	ldr	r3, [r3, #24]
 80007fc:	4a82      	ldr	r2, [pc, #520]	@ (8000a08 <SystemClock_Config+0x244>)
 80007fe:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000802:	6193      	str	r3, [r2, #24]
 8000804:	4b80      	ldr	r3, [pc, #512]	@ (8000a08 <SystemClock_Config+0x244>)
 8000806:	699b      	ldr	r3, [r3, #24]
 8000808:	f403 4240 	and.w	r2, r3, #49152	@ 0xc000
 800080c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000810:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000814:	601a      	str	r2, [r3, #0]
 8000816:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800081a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800081e:	681b      	ldr	r3, [r3, #0]
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000820:	bf00      	nop
 8000822:	4b79      	ldr	r3, [pc, #484]	@ (8000a08 <SystemClock_Config+0x244>)
 8000824:	699b      	ldr	r3, [r3, #24]
 8000826:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800082a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800082e:	d1f8      	bne.n	8000822 <SystemClock_Config+0x5e>

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000830:	2301      	movs	r3, #1
 8000832:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000836:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800083a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800083e:	2302      	movs	r3, #2
 8000840:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000844:	2302      	movs	r3, #2
 8000846:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c

  /* PLL1: System Clock -> 200 MHz */
  RCC_OscInitStruct.PLL.PLLM = 5;
 800084a:	2305      	movs	r3, #5
 800084c:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  RCC_OscInitStruct.PLL.PLLN = 80;
 8000850:	2350      	movs	r3, #80	@ 0x50
 8000852:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000856:	2302      	movs	r3, #2
 8000858:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  RCC_OscInitStruct.PLL.PLLQ = 8; // 50MHz (Not used for USB anymore)
 800085c:	2308      	movs	r3, #8
 800085e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000862:	2302      	movs	r3, #2
 8000864:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8000868:	2308      	movs	r3, #8
 800086a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800086e:	2300      	movs	r3, #0
 8000870:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000874:	2300      	movs	r3, #0
 8000876:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c

  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800087a:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 800087e:	4618      	mov	r0, r3
 8000880:	f006 fb24 	bl	8006ecc <HAL_RCC_OscConfig>
 8000884:	4603      	mov	r3, r0
 8000886:	2b00      	cmp	r3, #0
 8000888:	d001      	beq.n	800088e <SystemClock_Config+0xca>
  {
    Error_Handler();
 800088a:	f000 ff36 	bl	80016fa <Error_Handler>
  }

  /* --- ENABLE PLL3 FOR USB (48 MHz) --- */
  /* This ensures the oscillator is actually ON before we select it */
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800088e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000892:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000896:	4618      	mov	r0, r3
 8000898:	23b8      	movs	r3, #184	@ 0xb8
 800089a:	461a      	mov	r2, r3
 800089c:	2100      	movs	r1, #0
 800089e:	f010 f92b 	bl	8010af8 <memset>

  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB | RCC_PERIPHCLK_ADC | RCC_PERIPHCLK_OSPI;
 80008a2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80008a6:	f5a3 7194 	sub.w	r1, r3, #296	@ 0x128
 80008aa:	f04f 7203 	mov.w	r2, #34340864	@ 0x20c0000
 80008ae:	f04f 0300 	mov.w	r3, #0
 80008b2:	e9c1 2300 	strd	r2, r3, [r1]
  PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL3;
 80008b6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80008ba:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80008be:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80008c2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* PLL3 Setup: Input 5MHz * 96 / 10 = 48MHz */
  PeriphClkInitStruct.PLL3.PLL3M = 5;
 80008c6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80008ca:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80008ce:	2205      	movs	r2, #5
 80008d0:	629a      	str	r2, [r3, #40]	@ 0x28
  PeriphClkInitStruct.PLL3.PLL3N = 96;
 80008d2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80008d6:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80008da:	2260      	movs	r2, #96	@ 0x60
 80008dc:	62da      	str	r2, [r3, #44]	@ 0x2c
  PeriphClkInitStruct.PLL3.PLL3P = 2;
 80008de:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80008e2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80008e6:	2202      	movs	r2, #2
 80008e8:	631a      	str	r2, [r3, #48]	@ 0x30
  PeriphClkInitStruct.PLL3.PLL3Q = 10; // CRITICAL: 48 MHz
 80008ea:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80008ee:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80008f2:	220a      	movs	r2, #10
 80008f4:	635a      	str	r2, [r3, #52]	@ 0x34
  PeriphClkInitStruct.PLL3.PLL3R = 2;
 80008f6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80008fa:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80008fe:	2202      	movs	r2, #2
 8000900:	639a      	str	r2, [r3, #56]	@ 0x38
  PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_2;
 8000902:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000906:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800090a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800090e:	63da      	str	r2, [r3, #60]	@ 0x3c
  PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOWIDE;
 8000910:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000914:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000918:	2200      	movs	r2, #0
 800091a:	641a      	str	r2, [r3, #64]	@ 0x40
  PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 800091c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000920:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000924:	2200      	movs	r2, #0
 8000926:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Keep PLL2 for ADC/OSPI */
  PeriphClkInitStruct.PLL2.PLL2M = 2;
 8000928:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800092c:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000930:	2202      	movs	r2, #2
 8000932:	609a      	str	r2, [r3, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 32;
 8000934:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000938:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800093c:	2220      	movs	r2, #32
 800093e:	60da      	str	r2, [r3, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 8;
 8000940:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000944:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000948:	2208      	movs	r2, #8
 800094a:	611a      	str	r2, [r3, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 800094c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000950:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000954:	2202      	movs	r2, #2
 8000956:	615a      	str	r2, [r3, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000958:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800095c:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000960:	2202      	movs	r2, #2
 8000962:	619a      	str	r2, [r3, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8000964:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000968:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800096c:	22c0      	movs	r2, #192	@ 0xc0
 800096e:	61da      	str	r2, [r3, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8000970:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000974:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000978:	2200      	movs	r2, #0
 800097a:	621a      	str	r2, [r3, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 800097c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000980:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000984:	2200      	movs	r2, #0
 8000986:	625a      	str	r2, [r3, #36]	@ 0x24
  PeriphClkInitStruct.OspiClockSelection = RCC_OSPICLKSOURCE_PLL2;
 8000988:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800098c:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000990:	2220      	movs	r2, #32
 8000992:	64da      	str	r2, [r3, #76]	@ 0x4c
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8000994:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000998:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800099c:	2200      	movs	r2, #0
 800099e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80009a2:	f107 0308 	add.w	r3, r7, #8
 80009a6:	4618      	mov	r0, r3
 80009a8:	f007 f9f6 	bl	8007d98 <HAL_RCCEx_PeriphCLKConfig>
 80009ac:	4603      	mov	r3, r0
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d001      	beq.n	80009b6 <SystemClock_Config+0x1f2>
  {
    Error_Handler();
 80009b2:	f000 fea2 	bl	80016fa <Error_Handler>
  }

  /* CPU, AHB and APB buses clocks */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009b6:	233f      	movs	r3, #63	@ 0x3f
 80009b8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009bc:	2303      	movs	r3, #3
 80009be:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80009c2:	2300      	movs	r3, #0
 80009c4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80009c8:	2308      	movs	r3, #8
 80009ca:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80009ce:	2340      	movs	r3, #64	@ 0x40
 80009d0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80009d4:	2340      	movs	r3, #64	@ 0x40
 80009d6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80009da:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80009de:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80009e2:	2340      	movs	r3, #64	@ 0x40
 80009e4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80009e8:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 80009ec:	2103      	movs	r1, #3
 80009ee:	4618      	mov	r0, r3
 80009f0:	f006 fe46 	bl	8007680 <HAL_RCC_ClockConfig>
 80009f4:	4603      	mov	r3, r0
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d001      	beq.n	80009fe <SystemClock_Config+0x23a>
  {
    Error_Handler();
 80009fa:	f000 fe7e 	bl	80016fa <Error_Handler>
  }
}
 80009fe:	bf00      	nop
 8000a00:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8000a04:	46bd      	mov	sp, r7
 8000a06:	bd80      	pop	{r7, pc}
 8000a08:	58024800 	.word	0x58024800

08000a0c <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b0ae      	sub	sp, #184	@ 0xb8
 8000a10:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a12:	463b      	mov	r3, r7
 8000a14:	22b8      	movs	r2, #184	@ 0xb8
 8000a16:	2100      	movs	r1, #0
 8000a18:	4618      	mov	r0, r3
 8000a1a:	f010 f86d 	bl	8010af8 <memset>

  /** Initializes the peripherals clock
  */
  // Add RCC_PERIPHCLK_USB to the selection
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_OSPI|RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 8000a1e:	f04f 7203 	mov.w	r2, #34340864	@ 0x20c0000
 8000a22:	f04f 0300 	mov.w	r3, #0
 8000a26:	e9c7 2300 	strd	r2, r3, [r7]

  /* PLL2 Setup (Keep your existing settings for ADC/OSPI) */
  PeriphClkInitStruct.PLL2.PLL2M = 2;
 8000a2a:	2302      	movs	r3, #2
 8000a2c:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 32;
 8000a2e:	2320      	movs	r3, #32
 8000a30:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 8;
 8000a32:	2308      	movs	r3, #8
 8000a34:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000a36:	2302      	movs	r3, #2
 8000a38:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000a3a:	2302      	movs	r3, #2
 8000a3c:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8000a3e:	23c0      	movs	r3, #192	@ 0xc0
 8000a40:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8000a42:	2300      	movs	r3, #0
 8000a44:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000a46:	2300      	movs	r3, #0
 8000a48:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Source Selections */
  PeriphClkInitStruct.OspiClockSelection = RCC_OSPICLKSOURCE_PLL2;
 8000a4a:	2320      	movs	r3, #32
 8000a4c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Select PLL1Q (which we set to 48MHz) for USB */
  PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8000a54:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8000a58:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a5c:	463b      	mov	r3, r7
 8000a5e:	4618      	mov	r0, r3
 8000a60:	f007 f99a 	bl	8007d98 <HAL_RCCEx_PeriphCLKConfig>
 8000a64:	4603      	mov	r3, r0
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d001      	beq.n	8000a6e <PeriphCommonClock_Config+0x62>
  {
    Error_Handler();
 8000a6a:	f000 fe46 	bl	80016fa <Error_Handler>
  }
}
 8000a6e:	bf00      	nop
 8000a70:	37b8      	adds	r7, #184	@ 0xb8
 8000a72:	46bd      	mov	sp, r7
 8000a74:	bd80      	pop	{r7, pc}
	...

08000a78 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b08c      	sub	sp, #48	@ 0x30
 8000a7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000a7e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a82:	2200      	movs	r2, #0
 8000a84:	601a      	str	r2, [r3, #0]
 8000a86:	605a      	str	r2, [r3, #4]
 8000a88:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000a8a:	463b      	mov	r3, r7
 8000a8c:	2224      	movs	r2, #36	@ 0x24
 8000a8e:	2100      	movs	r1, #0
 8000a90:	4618      	mov	r0, r3
 8000a92:	f010 f831 	bl	8010af8 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000a96:	4b32      	ldr	r3, [pc, #200]	@ (8000b60 <MX_ADC1_Init+0xe8>)
 8000a98:	4a32      	ldr	r2, [pc, #200]	@ (8000b64 <MX_ADC1_Init+0xec>)
 8000a9a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000a9c:	4b30      	ldr	r3, [pc, #192]	@ (8000b60 <MX_ADC1_Init+0xe8>)
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8000aa2:	4b2f      	ldr	r3, [pc, #188]	@ (8000b60 <MX_ADC1_Init+0xe8>)
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000aa8:	4b2d      	ldr	r3, [pc, #180]	@ (8000b60 <MX_ADC1_Init+0xe8>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000aae:	4b2c      	ldr	r3, [pc, #176]	@ (8000b60 <MX_ADC1_Init+0xe8>)
 8000ab0:	2204      	movs	r2, #4
 8000ab2:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000ab4:	4b2a      	ldr	r3, [pc, #168]	@ (8000b60 <MX_ADC1_Init+0xe8>)
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000aba:	4b29      	ldr	r3, [pc, #164]	@ (8000b60 <MX_ADC1_Init+0xe8>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000ac0:	4b27      	ldr	r3, [pc, #156]	@ (8000b60 <MX_ADC1_Init+0xe8>)
 8000ac2:	2201      	movs	r2, #1
 8000ac4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000ac6:	4b26      	ldr	r3, [pc, #152]	@ (8000b60 <MX_ADC1_Init+0xe8>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ace:	4b24      	ldr	r3, [pc, #144]	@ (8000b60 <MX_ADC1_Init+0xe8>)
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000ad4:	4b22      	ldr	r3, [pc, #136]	@ (8000b60 <MX_ADC1_Init+0xe8>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8000ada:	4b21      	ldr	r3, [pc, #132]	@ (8000b60 <MX_ADC1_Init+0xe8>)
 8000adc:	2200      	movs	r2, #0
 8000ade:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000ae0:	4b1f      	ldr	r3, [pc, #124]	@ (8000b60 <MX_ADC1_Init+0xe8>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000ae6:	4b1e      	ldr	r3, [pc, #120]	@ (8000b60 <MX_ADC1_Init+0xe8>)
 8000ae8:	2200      	movs	r2, #0
 8000aea:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc1.Init.OversamplingMode = DISABLE;
 8000aec:	4b1c      	ldr	r3, [pc, #112]	@ (8000b60 <MX_ADC1_Init+0xe8>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc1.Init.Oversampling.Ratio = 1;
 8000af4:	4b1a      	ldr	r3, [pc, #104]	@ (8000b60 <MX_ADC1_Init+0xe8>)
 8000af6:	2201      	movs	r2, #1
 8000af8:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000afa:	4819      	ldr	r0, [pc, #100]	@ (8000b60 <MX_ADC1_Init+0xe8>)
 8000afc:	f002 f85c 	bl	8002bb8 <HAL_ADC_Init>
 8000b00:	4603      	mov	r3, r0
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d001      	beq.n	8000b0a <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8000b06:	f000 fdf8 	bl	80016fa <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000b0e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b12:	4619      	mov	r1, r3
 8000b14:	4812      	ldr	r0, [pc, #72]	@ (8000b60 <MX_ADC1_Init+0xe8>)
 8000b16:	f003 f83f 	bl	8003b98 <HAL_ADCEx_MultiModeConfigChannel>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d001      	beq.n	8000b24 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000b20:	f000 fdeb 	bl	80016fa <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000b24:	4b10      	ldr	r3, [pc, #64]	@ (8000b68 <MX_ADC1_Init+0xf0>)
 8000b26:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000b28:	2306      	movs	r3, #6
 8000b2a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000b30:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000b34:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000b36:	2304      	movs	r3, #4
 8000b38:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000b3e:	2300      	movs	r3, #0
 8000b40:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b44:	463b      	mov	r3, r7
 8000b46:	4619      	mov	r1, r3
 8000b48:	4805      	ldr	r0, [pc, #20]	@ (8000b60 <MX_ADC1_Init+0xe8>)
 8000b4a:	f002 fa3d 	bl	8002fc8 <HAL_ADC_ConfigChannel>
 8000b4e:	4603      	mov	r3, r0
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d001      	beq.n	8000b58 <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 8000b54:	f000 fdd1 	bl	80016fa <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000b58:	bf00      	nop
 8000b5a:	3730      	adds	r7, #48	@ 0x30
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	bd80      	pop	{r7, pc}
 8000b60:	24000178 	.word	0x24000178
 8000b64:	40022000 	.word	0x40022000
 8000b68:	10c00010 	.word	0x10c00010

08000b6c <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b08a      	sub	sp, #40	@ 0x28
 8000b70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000b72:	1d3b      	adds	r3, r7, #4
 8000b74:	2224      	movs	r2, #36	@ 0x24
 8000b76:	2100      	movs	r1, #0
 8000b78:	4618      	mov	r0, r3
 8000b7a:	f00f ffbd 	bl	8010af8 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000b7e:	4b2c      	ldr	r3, [pc, #176]	@ (8000c30 <MX_ADC2_Init+0xc4>)
 8000b80:	4a2c      	ldr	r2, [pc, #176]	@ (8000c34 <MX_ADC2_Init+0xc8>)
 8000b82:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000b84:	4b2a      	ldr	r3, [pc, #168]	@ (8000c30 <MX_ADC2_Init+0xc4>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_16B;
 8000b8a:	4b29      	ldr	r3, [pc, #164]	@ (8000c30 <MX_ADC2_Init+0xc4>)
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000b90:	4b27      	ldr	r3, [pc, #156]	@ (8000c30 <MX_ADC2_Init+0xc4>)
 8000b92:	2200      	movs	r2, #0
 8000b94:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000b96:	4b26      	ldr	r3, [pc, #152]	@ (8000c30 <MX_ADC2_Init+0xc4>)
 8000b98:	2204      	movs	r2, #4
 8000b9a:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000b9c:	4b24      	ldr	r3, [pc, #144]	@ (8000c30 <MX_ADC2_Init+0xc4>)
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000ba2:	4b23      	ldr	r3, [pc, #140]	@ (8000c30 <MX_ADC2_Init+0xc4>)
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 1;
 8000ba8:	4b21      	ldr	r3, [pc, #132]	@ (8000c30 <MX_ADC2_Init+0xc4>)
 8000baa:	2201      	movs	r2, #1
 8000bac:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000bae:	4b20      	ldr	r3, [pc, #128]	@ (8000c30 <MX_ADC2_Init+0xc4>)
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000bb6:	4b1e      	ldr	r3, [pc, #120]	@ (8000c30 <MX_ADC2_Init+0xc4>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000bbc:	4b1c      	ldr	r3, [pc, #112]	@ (8000c30 <MX_ADC2_Init+0xc4>)
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8000bc2:	4b1b      	ldr	r3, [pc, #108]	@ (8000c30 <MX_ADC2_Init+0xc4>)
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000bc8:	4b19      	ldr	r3, [pc, #100]	@ (8000c30 <MX_ADC2_Init+0xc4>)
 8000bca:	2200      	movs	r2, #0
 8000bcc:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000bce:	4b18      	ldr	r3, [pc, #96]	@ (8000c30 <MX_ADC2_Init+0xc4>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc2.Init.OversamplingMode = DISABLE;
 8000bd4:	4b16      	ldr	r3, [pc, #88]	@ (8000c30 <MX_ADC2_Init+0xc4>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc2.Init.Oversampling.Ratio = 1;
 8000bdc:	4b14      	ldr	r3, [pc, #80]	@ (8000c30 <MX_ADC2_Init+0xc4>)
 8000bde:	2201      	movs	r2, #1
 8000be0:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000be2:	4813      	ldr	r0, [pc, #76]	@ (8000c30 <MX_ADC2_Init+0xc4>)
 8000be4:	f001 ffe8 	bl	8002bb8 <HAL_ADC_Init>
 8000be8:	4603      	mov	r3, r0
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d001      	beq.n	8000bf2 <MX_ADC2_Init+0x86>
  {
    Error_Handler();
 8000bee:	f000 fd84 	bl	80016fa <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000bf2:	4b11      	ldr	r3, [pc, #68]	@ (8000c38 <MX_ADC2_Init+0xcc>)
 8000bf4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000bf6:	2306      	movs	r3, #6
 8000bf8:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000bfe:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000c02:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000c04:	2304      	movs	r3, #4
 8000c06:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000c12:	1d3b      	adds	r3, r7, #4
 8000c14:	4619      	mov	r1, r3
 8000c16:	4806      	ldr	r0, [pc, #24]	@ (8000c30 <MX_ADC2_Init+0xc4>)
 8000c18:	f002 f9d6 	bl	8002fc8 <HAL_ADC_ConfigChannel>
 8000c1c:	4603      	mov	r3, r0
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d001      	beq.n	8000c26 <MX_ADC2_Init+0xba>
  {
    Error_Handler();
 8000c22:	f000 fd6a 	bl	80016fa <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000c26:	bf00      	nop
 8000c28:	3728      	adds	r7, #40	@ 0x28
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	bd80      	pop	{r7, pc}
 8000c2e:	bf00      	nop
 8000c30:	240001e8 	.word	0x240001e8
 8000c34:	40022100 	.word	0x40022100
 8000c38:	21800100 	.word	0x21800100

08000c3c <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000c40:	4b2e      	ldr	r3, [pc, #184]	@ (8000cfc <MX_FDCAN1_Init+0xc0>)
 8000c42:	4a2f      	ldr	r2, [pc, #188]	@ (8000d00 <MX_FDCAN1_Init+0xc4>)
 8000c44:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000c46:	4b2d      	ldr	r3, [pc, #180]	@ (8000cfc <MX_FDCAN1_Init+0xc0>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000c4c:	4b2b      	ldr	r3, [pc, #172]	@ (8000cfc <MX_FDCAN1_Init+0xc0>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000c52:	4b2a      	ldr	r3, [pc, #168]	@ (8000cfc <MX_FDCAN1_Init+0xc0>)
 8000c54:	2200      	movs	r2, #0
 8000c56:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000c58:	4b28      	ldr	r3, [pc, #160]	@ (8000cfc <MX_FDCAN1_Init+0xc0>)
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000c5e:	4b27      	ldr	r3, [pc, #156]	@ (8000cfc <MX_FDCAN1_Init+0xc0>)
 8000c60:	2200      	movs	r2, #0
 8000c62:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 16;
 8000c64:	4b25      	ldr	r3, [pc, #148]	@ (8000cfc <MX_FDCAN1_Init+0xc0>)
 8000c66:	2210      	movs	r2, #16
 8000c68:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000c6a:	4b24      	ldr	r3, [pc, #144]	@ (8000cfc <MX_FDCAN1_Init+0xc0>)
 8000c6c:	2201      	movs	r2, #1
 8000c6e:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 1;
 8000c70:	4b22      	ldr	r3, [pc, #136]	@ (8000cfc <MX_FDCAN1_Init+0xc0>)
 8000c72:	2201      	movs	r2, #1
 8000c74:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 1;
 8000c76:	4b21      	ldr	r3, [pc, #132]	@ (8000cfc <MX_FDCAN1_Init+0xc0>)
 8000c78:	2201      	movs	r2, #1
 8000c7a:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000c7c:	4b1f      	ldr	r3, [pc, #124]	@ (8000cfc <MX_FDCAN1_Init+0xc0>)
 8000c7e:	2201      	movs	r2, #1
 8000c80:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000c82:	4b1e      	ldr	r3, [pc, #120]	@ (8000cfc <MX_FDCAN1_Init+0xc0>)
 8000c84:	2201      	movs	r2, #1
 8000c86:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000c88:	4b1c      	ldr	r3, [pc, #112]	@ (8000cfc <MX_FDCAN1_Init+0xc0>)
 8000c8a:	2201      	movs	r2, #1
 8000c8c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000c8e:	4b1b      	ldr	r3, [pc, #108]	@ (8000cfc <MX_FDCAN1_Init+0xc0>)
 8000c90:	2201      	movs	r2, #1
 8000c92:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8000c94:	4b19      	ldr	r3, [pc, #100]	@ (8000cfc <MX_FDCAN1_Init+0xc0>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 0;
 8000c9a:	4b18      	ldr	r3, [pc, #96]	@ (8000cfc <MX_FDCAN1_Init+0xc0>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000ca0:	4b16      	ldr	r3, [pc, #88]	@ (8000cfc <MX_FDCAN1_Init+0xc0>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 0;
 8000ca6:	4b15      	ldr	r3, [pc, #84]	@ (8000cfc <MX_FDCAN1_Init+0xc0>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000cac:	4b13      	ldr	r3, [pc, #76]	@ (8000cfc <MX_FDCAN1_Init+0xc0>)
 8000cae:	2204      	movs	r2, #4
 8000cb0:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8000cb2:	4b12      	ldr	r3, [pc, #72]	@ (8000cfc <MX_FDCAN1_Init+0xc0>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000cb8:	4b10      	ldr	r3, [pc, #64]	@ (8000cfc <MX_FDCAN1_Init+0xc0>)
 8000cba:	2204      	movs	r2, #4
 8000cbc:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 8000cbe:	4b0f      	ldr	r3, [pc, #60]	@ (8000cfc <MX_FDCAN1_Init+0xc0>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000cc4:	4b0d      	ldr	r3, [pc, #52]	@ (8000cfc <MX_FDCAN1_Init+0xc0>)
 8000cc6:	2204      	movs	r2, #4
 8000cc8:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8000cca:	4b0c      	ldr	r3, [pc, #48]	@ (8000cfc <MX_FDCAN1_Init+0xc0>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8000cd0:	4b0a      	ldr	r3, [pc, #40]	@ (8000cfc <MX_FDCAN1_Init+0xc0>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 0;
 8000cd6:	4b09      	ldr	r3, [pc, #36]	@ (8000cfc <MX_FDCAN1_Init+0xc0>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000cdc:	4b07      	ldr	r3, [pc, #28]	@ (8000cfc <MX_FDCAN1_Init+0xc0>)
 8000cde:	2200      	movs	r2, #0
 8000ce0:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000ce2:	4b06      	ldr	r3, [pc, #24]	@ (8000cfc <MX_FDCAN1_Init+0xc0>)
 8000ce4:	2204      	movs	r2, #4
 8000ce6:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000ce8:	4804      	ldr	r0, [pc, #16]	@ (8000cfc <MX_FDCAN1_Init+0xc0>)
 8000cea:	f003 f9bf 	bl	800406c <HAL_FDCAN_Init>
 8000cee:	4603      	mov	r3, r0
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d001      	beq.n	8000cf8 <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 8000cf4:	f000 fd01 	bl	80016fa <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000cf8:	bf00      	nop
 8000cfa:	bd80      	pop	{r7, pc}
 8000cfc:	24000258 	.word	0x24000258
 8000d00:	4000a000 	.word	0x4000a000

08000d04 <MX_OCTOSPI1_Init>:
  * @brief OCTOSPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OCTOSPI1_Init(void)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b086      	sub	sp, #24
 8000d08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI1_Init 0 */

  /* USER CODE END OCTOSPI1_Init 0 */

  OSPIM_CfgTypeDef sOspiManagerCfg = {0};
 8000d0a:	463b      	mov	r3, r7
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	601a      	str	r2, [r3, #0]
 8000d10:	605a      	str	r2, [r3, #4]
 8000d12:	609a      	str	r2, [r3, #8]
 8000d14:	60da      	str	r2, [r3, #12]
 8000d16:	611a      	str	r2, [r3, #16]
 8000d18:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN OCTOSPI1_Init 1 */

  /* USER CODE END OCTOSPI1_Init 1 */
  /* OCTOSPI1 parameter configuration*/
  hospi1.Instance = OCTOSPI1;
 8000d1a:	4b27      	ldr	r3, [pc, #156]	@ (8000db8 <MX_OCTOSPI1_Init+0xb4>)
 8000d1c:	4a27      	ldr	r2, [pc, #156]	@ (8000dbc <MX_OCTOSPI1_Init+0xb8>)
 8000d1e:	601a      	str	r2, [r3, #0]
  hospi1.Init.FifoThreshold = 1;
 8000d20:	4b25      	ldr	r3, [pc, #148]	@ (8000db8 <MX_OCTOSPI1_Init+0xb4>)
 8000d22:	2201      	movs	r2, #1
 8000d24:	605a      	str	r2, [r3, #4]
  hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 8000d26:	4b24      	ldr	r3, [pc, #144]	@ (8000db8 <MX_OCTOSPI1_Init+0xb4>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	609a      	str	r2, [r3, #8]
  hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_MICRON;
 8000d2c:	4b22      	ldr	r3, [pc, #136]	@ (8000db8 <MX_OCTOSPI1_Init+0xb4>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	60da      	str	r2, [r3, #12]
  hospi1.Init.DeviceSize = 32;
 8000d32:	4b21      	ldr	r3, [pc, #132]	@ (8000db8 <MX_OCTOSPI1_Init+0xb4>)
 8000d34:	2220      	movs	r2, #32
 8000d36:	611a      	str	r2, [r3, #16]
  hospi1.Init.ChipSelectHighTime = 1;
 8000d38:	4b1f      	ldr	r3, [pc, #124]	@ (8000db8 <MX_OCTOSPI1_Init+0xb4>)
 8000d3a:	2201      	movs	r2, #1
 8000d3c:	615a      	str	r2, [r3, #20]
  hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 8000d3e:	4b1e      	ldr	r3, [pc, #120]	@ (8000db8 <MX_OCTOSPI1_Init+0xb4>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	619a      	str	r2, [r3, #24]
  hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 8000d44:	4b1c      	ldr	r3, [pc, #112]	@ (8000db8 <MX_OCTOSPI1_Init+0xb4>)
 8000d46:	2200      	movs	r2, #0
 8000d48:	61da      	str	r2, [r3, #28]
  hospi1.Init.WrapSize = HAL_OSPI_WRAP_NOT_SUPPORTED;
 8000d4a:	4b1b      	ldr	r3, [pc, #108]	@ (8000db8 <MX_OCTOSPI1_Init+0xb4>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	621a      	str	r2, [r3, #32]
  hospi1.Init.ClockPrescaler = 1;
 8000d50:	4b19      	ldr	r3, [pc, #100]	@ (8000db8 <MX_OCTOSPI1_Init+0xb4>)
 8000d52:	2201      	movs	r2, #1
 8000d54:	625a      	str	r2, [r3, #36]	@ 0x24
  hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 8000d56:	4b18      	ldr	r3, [pc, #96]	@ (8000db8 <MX_OCTOSPI1_Init+0xb4>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	629a      	str	r2, [r3, #40]	@ 0x28
  hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_DISABLE;
 8000d5c:	4b16      	ldr	r3, [pc, #88]	@ (8000db8 <MX_OCTOSPI1_Init+0xb4>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	62da      	str	r2, [r3, #44]	@ 0x2c
  hospi1.Init.ChipSelectBoundary = 0;
 8000d62:	4b15      	ldr	r3, [pc, #84]	@ (8000db8 <MX_OCTOSPI1_Init+0xb4>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	631a      	str	r2, [r3, #48]	@ 0x30
  hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED;
 8000d68:	4b13      	ldr	r3, [pc, #76]	@ (8000db8 <MX_OCTOSPI1_Init+0xb4>)
 8000d6a:	2208      	movs	r2, #8
 8000d6c:	635a      	str	r2, [r3, #52]	@ 0x34
  hospi1.Init.MaxTran = 0;
 8000d6e:	4b12      	ldr	r3, [pc, #72]	@ (8000db8 <MX_OCTOSPI1_Init+0xb4>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	639a      	str	r2, [r3, #56]	@ 0x38
  hospi1.Init.Refresh = 0;
 8000d74:	4b10      	ldr	r3, [pc, #64]	@ (8000db8 <MX_OCTOSPI1_Init+0xb4>)
 8000d76:	2200      	movs	r2, #0
 8000d78:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_OSPI_Init(&hospi1) != HAL_OK)
 8000d7a:	480f      	ldr	r0, [pc, #60]	@ (8000db8 <MX_OCTOSPI1_Init+0xb4>)
 8000d7c:	f003 fece 	bl	8004b1c <HAL_OSPI_Init>
 8000d80:	4603      	mov	r3, r0
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d001      	beq.n	8000d8a <MX_OCTOSPI1_Init+0x86>
  {
    Error_Handler();
 8000d86:	f000 fcb8 	bl	80016fa <Error_Handler>
  }
  sOspiManagerCfg.ClkPort = 1;
 8000d8a:	2301      	movs	r3, #1
 8000d8c:	603b      	str	r3, [r7, #0]
  sOspiManagerCfg.NCSPort = 1;
 8000d8e:	2301      	movs	r3, #1
 8000d90:	60bb      	str	r3, [r7, #8]
  sOspiManagerCfg.IOLowPort = HAL_OSPIM_IOPORT_1_LOW;
 8000d92:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 8000d96:	60fb      	str	r3, [r7, #12]
  if (HAL_OSPIM_Config(&hospi1, &sOspiManagerCfg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000d98:	463b      	mov	r3, r7
 8000d9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000d9e:	4619      	mov	r1, r3
 8000da0:	4805      	ldr	r0, [pc, #20]	@ (8000db8 <MX_OCTOSPI1_Init+0xb4>)
 8000da2:	f003 ff87 	bl	8004cb4 <HAL_OSPIM_Config>
 8000da6:	4603      	mov	r3, r0
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d001      	beq.n	8000db0 <MX_OCTOSPI1_Init+0xac>
  {
    Error_Handler();
 8000dac:	f000 fca5 	bl	80016fa <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI1_Init 2 */

  /* USER CODE END OCTOSPI1_Init 2 */

}
 8000db0:	bf00      	nop
 8000db2:	3718      	adds	r7, #24
 8000db4:	46bd      	mov	sp, r7
 8000db6:	bd80      	pop	{r7, pc}
 8000db8:	240002f8 	.word	0x240002f8
 8000dbc:	52005000 	.word	0x52005000

08000dc0 <MX_PSSI_Init>:
  * @brief PSSI Initialization Function
  * @param None
  * @retval None
  */
static void MX_PSSI_Init(void)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	af00      	add	r7, sp, #0
  /* USER CODE END PSSI_Init 0 */

  /* USER CODE BEGIN PSSI_Init 1 */

  /* USER CODE END PSSI_Init 1 */
  hpssi.Instance = PSSI;
 8000dc4:	4b0f      	ldr	r3, [pc, #60]	@ (8000e04 <MX_PSSI_Init+0x44>)
 8000dc6:	4a10      	ldr	r2, [pc, #64]	@ (8000e08 <MX_PSSI_Init+0x48>)
 8000dc8:	601a      	str	r2, [r3, #0]
  hpssi.Init.DataWidth = HAL_PSSI_8BITS;
 8000dca:	4b0e      	ldr	r3, [pc, #56]	@ (8000e04 <MX_PSSI_Init+0x44>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	605a      	str	r2, [r3, #4]
  hpssi.Init.BusWidth = HAL_PSSI_8LINES;
 8000dd0:	4b0c      	ldr	r3, [pc, #48]	@ (8000e04 <MX_PSSI_Init+0x44>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	609a      	str	r2, [r3, #8]
  hpssi.Init.ControlSignal = HAL_PSSI_DE_RDY_DISABLE;
 8000dd6:	4b0b      	ldr	r3, [pc, #44]	@ (8000e04 <MX_PSSI_Init+0x44>)
 8000dd8:	2200      	movs	r2, #0
 8000dda:	60da      	str	r2, [r3, #12]
  hpssi.Init.ClockPolarity = HAL_PSSI_FALLING_EDGE;
 8000ddc:	4b09      	ldr	r3, [pc, #36]	@ (8000e04 <MX_PSSI_Init+0x44>)
 8000dde:	2200      	movs	r2, #0
 8000de0:	611a      	str	r2, [r3, #16]
  hpssi.Init.DataEnablePolarity = HAL_PSSI_DEPOL_ACTIVE_LOW;
 8000de2:	4b08      	ldr	r3, [pc, #32]	@ (8000e04 <MX_PSSI_Init+0x44>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	615a      	str	r2, [r3, #20]
  hpssi.Init.ReadyPolarity = HAL_PSSI_RDYPOL_ACTIVE_LOW;
 8000de8:	4b06      	ldr	r3, [pc, #24]	@ (8000e04 <MX_PSSI_Init+0x44>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	619a      	str	r2, [r3, #24]
  if (HAL_PSSI_Init(&hpssi) != HAL_OK)
 8000dee:	4805      	ldr	r0, [pc, #20]	@ (8000e04 <MX_PSSI_Init+0x44>)
 8000df0:	f005 ffde 	bl	8006db0 <HAL_PSSI_Init>
 8000df4:	4603      	mov	r3, r0
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d001      	beq.n	8000dfe <MX_PSSI_Init+0x3e>
  {
    Error_Handler();
 8000dfa:	f000 fc7e 	bl	80016fa <Error_Handler>
  }
  /* USER CODE BEGIN PSSI_Init 2 */

  /* USER CODE END PSSI_Init 2 */

}
 8000dfe:	bf00      	nop
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	bf00      	nop
 8000e04:	24000354 	.word	0x24000354
 8000e08:	48020400 	.word	0x48020400

08000e0c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000e10:	4b27      	ldr	r3, [pc, #156]	@ (8000eb0 <MX_SPI1_Init+0xa4>)
 8000e12:	4a28      	ldr	r2, [pc, #160]	@ (8000eb4 <MX_SPI1_Init+0xa8>)
 8000e14:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000e16:	4b26      	ldr	r3, [pc, #152]	@ (8000eb0 <MX_SPI1_Init+0xa4>)
 8000e18:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000e1c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_TXONLY;
 8000e1e:	4b24      	ldr	r3, [pc, #144]	@ (8000eb0 <MX_SPI1_Init+0xa4>)
 8000e20:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000e24:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8000e26:	4b22      	ldr	r3, [pc, #136]	@ (8000eb0 <MX_SPI1_Init+0xa4>)
 8000e28:	2203      	movs	r2, #3
 8000e2a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000e2c:	4b20      	ldr	r3, [pc, #128]	@ (8000eb0 <MX_SPI1_Init+0xa4>)
 8000e2e:	2200      	movs	r2, #0
 8000e30:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000e32:	4b1f      	ldr	r3, [pc, #124]	@ (8000eb0 <MX_SPI1_Init+0xa4>)
 8000e34:	2200      	movs	r2, #0
 8000e36:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000e38:	4b1d      	ldr	r3, [pc, #116]	@ (8000eb0 <MX_SPI1_Init+0xa4>)
 8000e3a:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000e3e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000e40:	4b1b      	ldr	r3, [pc, #108]	@ (8000eb0 <MX_SPI1_Init+0xa4>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000e46:	4b1a      	ldr	r3, [pc, #104]	@ (8000eb0 <MX_SPI1_Init+0xa4>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000e4c:	4b18      	ldr	r3, [pc, #96]	@ (8000eb0 <MX_SPI1_Init+0xa4>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000e52:	4b17      	ldr	r3, [pc, #92]	@ (8000eb0 <MX_SPI1_Init+0xa4>)
 8000e54:	2200      	movs	r2, #0
 8000e56:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8000e58:	4b15      	ldr	r3, [pc, #84]	@ (8000eb0 <MX_SPI1_Init+0xa4>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000e5e:	4b14      	ldr	r3, [pc, #80]	@ (8000eb0 <MX_SPI1_Init+0xa4>)
 8000e60:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000e64:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000e66:	4b12      	ldr	r3, [pc, #72]	@ (8000eb0 <MX_SPI1_Init+0xa4>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000e6c:	4b10      	ldr	r3, [pc, #64]	@ (8000eb0 <MX_SPI1_Init+0xa4>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000e72:	4b0f      	ldr	r3, [pc, #60]	@ (8000eb0 <MX_SPI1_Init+0xa4>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000e78:	4b0d      	ldr	r3, [pc, #52]	@ (8000eb0 <MX_SPI1_Init+0xa4>)
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000e7e:	4b0c      	ldr	r3, [pc, #48]	@ (8000eb0 <MX_SPI1_Init+0xa4>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000e84:	4b0a      	ldr	r3, [pc, #40]	@ (8000eb0 <MX_SPI1_Init+0xa4>)
 8000e86:	2200      	movs	r2, #0
 8000e88:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000e8a:	4b09      	ldr	r3, [pc, #36]	@ (8000eb0 <MX_SPI1_Init+0xa4>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000e90:	4b07      	ldr	r3, [pc, #28]	@ (8000eb0 <MX_SPI1_Init+0xa4>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000e96:	4b06      	ldr	r3, [pc, #24]	@ (8000eb0 <MX_SPI1_Init+0xa4>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000e9c:	4804      	ldr	r0, [pc, #16]	@ (8000eb0 <MX_SPI1_Init+0xa4>)
 8000e9e:	f009 fb61 	bl	800a564 <HAL_SPI_Init>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d001      	beq.n	8000eac <MX_SPI1_Init+0xa0>
  {
    Error_Handler();
 8000ea8:	f000 fc27 	bl	80016fa <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000eac:	bf00      	nop
 8000eae:	bd80      	pop	{r7, pc}
 8000eb0:	2400038c 	.word	0x2400038c
 8000eb4:	40013000 	.word	0x40013000

08000eb8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000ebc:	4b27      	ldr	r3, [pc, #156]	@ (8000f5c <MX_SPI2_Init+0xa4>)
 8000ebe:	4a28      	ldr	r2, [pc, #160]	@ (8000f60 <MX_SPI2_Init+0xa8>)
 8000ec0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000ec2:	4b26      	ldr	r3, [pc, #152]	@ (8000f5c <MX_SPI2_Init+0xa4>)
 8000ec4:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000ec8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000eca:	4b24      	ldr	r3, [pc, #144]	@ (8000f5c <MX_SPI2_Init+0xa4>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8000ed0:	4b22      	ldr	r3, [pc, #136]	@ (8000f5c <MX_SPI2_Init+0xa4>)
 8000ed2:	2203      	movs	r2, #3
 8000ed4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ed6:	4b21      	ldr	r3, [pc, #132]	@ (8000f5c <MX_SPI2_Init+0xa4>)
 8000ed8:	2200      	movs	r2, #0
 8000eda:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000edc:	4b1f      	ldr	r3, [pc, #124]	@ (8000f5c <MX_SPI2_Init+0xa4>)
 8000ede:	2200      	movs	r2, #0
 8000ee0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000ee2:	4b1e      	ldr	r3, [pc, #120]	@ (8000f5c <MX_SPI2_Init+0xa4>)
 8000ee4:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000ee8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000eea:	4b1c      	ldr	r3, [pc, #112]	@ (8000f5c <MX_SPI2_Init+0xa4>)
 8000eec:	2200      	movs	r2, #0
 8000eee:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000ef0:	4b1a      	ldr	r3, [pc, #104]	@ (8000f5c <MX_SPI2_Init+0xa4>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ef6:	4b19      	ldr	r3, [pc, #100]	@ (8000f5c <MX_SPI2_Init+0xa4>)
 8000ef8:	2200      	movs	r2, #0
 8000efa:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000efc:	4b17      	ldr	r3, [pc, #92]	@ (8000f5c <MX_SPI2_Init+0xa4>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 8000f02:	4b16      	ldr	r3, [pc, #88]	@ (8000f5c <MX_SPI2_Init+0xa4>)
 8000f04:	2200      	movs	r2, #0
 8000f06:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000f08:	4b14      	ldr	r3, [pc, #80]	@ (8000f5c <MX_SPI2_Init+0xa4>)
 8000f0a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000f0e:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000f10:	4b12      	ldr	r3, [pc, #72]	@ (8000f5c <MX_SPI2_Init+0xa4>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000f16:	4b11      	ldr	r3, [pc, #68]	@ (8000f5c <MX_SPI2_Init+0xa4>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000f1c:	4b0f      	ldr	r3, [pc, #60]	@ (8000f5c <MX_SPI2_Init+0xa4>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000f22:	4b0e      	ldr	r3, [pc, #56]	@ (8000f5c <MX_SPI2_Init+0xa4>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000f28:	4b0c      	ldr	r3, [pc, #48]	@ (8000f5c <MX_SPI2_Init+0xa4>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000f2e:	4b0b      	ldr	r3, [pc, #44]	@ (8000f5c <MX_SPI2_Init+0xa4>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000f34:	4b09      	ldr	r3, [pc, #36]	@ (8000f5c <MX_SPI2_Init+0xa4>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000f3a:	4b08      	ldr	r3, [pc, #32]	@ (8000f5c <MX_SPI2_Init+0xa4>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000f40:	4b06      	ldr	r3, [pc, #24]	@ (8000f5c <MX_SPI2_Init+0xa4>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000f46:	4805      	ldr	r0, [pc, #20]	@ (8000f5c <MX_SPI2_Init+0xa4>)
 8000f48:	f009 fb0c 	bl	800a564 <HAL_SPI_Init>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d001      	beq.n	8000f56 <MX_SPI2_Init+0x9e>
  {
    Error_Handler();
 8000f52:	f000 fbd2 	bl	80016fa <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000f56:	bf00      	nop
 8000f58:	bd80      	pop	{r7, pc}
 8000f5a:	bf00      	nop
 8000f5c:	24000414 	.word	0x24000414
 8000f60:	40003800 	.word	0x40003800

08000f64 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000f68:	4b27      	ldr	r3, [pc, #156]	@ (8001008 <MX_SPI3_Init+0xa4>)
 8000f6a:	4a28      	ldr	r2, [pc, #160]	@ (800100c <MX_SPI3_Init+0xa8>)
 8000f6c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000f6e:	4b26      	ldr	r3, [pc, #152]	@ (8001008 <MX_SPI3_Init+0xa4>)
 8000f70:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000f74:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES_TXONLY;
 8000f76:	4b24      	ldr	r3, [pc, #144]	@ (8001008 <MX_SPI3_Init+0xa4>)
 8000f78:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000f7c:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000f7e:	4b22      	ldr	r3, [pc, #136]	@ (8001008 <MX_SPI3_Init+0xa4>)
 8000f80:	2207      	movs	r2, #7
 8000f82:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000f84:	4b20      	ldr	r3, [pc, #128]	@ (8001008 <MX_SPI3_Init+0xa4>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000f8a:	4b1f      	ldr	r3, [pc, #124]	@ (8001008 <MX_SPI3_Init+0xa4>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000f90:	4b1d      	ldr	r3, [pc, #116]	@ (8001008 <MX_SPI3_Init+0xa4>)
 8000f92:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000f96:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000f98:	4b1b      	ldr	r3, [pc, #108]	@ (8001008 <MX_SPI3_Init+0xa4>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f9e:	4b1a      	ldr	r3, [pc, #104]	@ (8001008 <MX_SPI3_Init+0xa4>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000fa4:	4b18      	ldr	r3, [pc, #96]	@ (8001008 <MX_SPI3_Init+0xa4>)
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000faa:	4b17      	ldr	r3, [pc, #92]	@ (8001008 <MX_SPI3_Init+0xa4>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 8000fb0:	4b15      	ldr	r3, [pc, #84]	@ (8001008 <MX_SPI3_Init+0xa4>)
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000fb6:	4b14      	ldr	r3, [pc, #80]	@ (8001008 <MX_SPI3_Init+0xa4>)
 8000fb8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000fbc:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000fbe:	4b12      	ldr	r3, [pc, #72]	@ (8001008 <MX_SPI3_Init+0xa4>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000fc4:	4b10      	ldr	r3, [pc, #64]	@ (8001008 <MX_SPI3_Init+0xa4>)
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000fca:	4b0f      	ldr	r3, [pc, #60]	@ (8001008 <MX_SPI3_Init+0xa4>)
 8000fcc:	2200      	movs	r2, #0
 8000fce:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000fd0:	4b0d      	ldr	r3, [pc, #52]	@ (8001008 <MX_SPI3_Init+0xa4>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000fd6:	4b0c      	ldr	r3, [pc, #48]	@ (8001008 <MX_SPI3_Init+0xa4>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000fdc:	4b0a      	ldr	r3, [pc, #40]	@ (8001008 <MX_SPI3_Init+0xa4>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000fe2:	4b09      	ldr	r3, [pc, #36]	@ (8001008 <MX_SPI3_Init+0xa4>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000fe8:	4b07      	ldr	r3, [pc, #28]	@ (8001008 <MX_SPI3_Init+0xa4>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000fee:	4b06      	ldr	r3, [pc, #24]	@ (8001008 <MX_SPI3_Init+0xa4>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000ff4:	4804      	ldr	r0, [pc, #16]	@ (8001008 <MX_SPI3_Init+0xa4>)
 8000ff6:	f009 fab5 	bl	800a564 <HAL_SPI_Init>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d001      	beq.n	8001004 <MX_SPI3_Init+0xa0>
  {
    Error_Handler();
 8001000:	f000 fb7b 	bl	80016fa <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001004:	bf00      	nop
 8001006:	bd80      	pop	{r7, pc}
 8001008:	2400049c 	.word	0x2400049c
 800100c:	40003c00 	.word	0x40003c00

08001010 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b098      	sub	sp, #96	@ 0x60
 8001014:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001016:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800101a:	2200      	movs	r2, #0
 800101c:	601a      	str	r2, [r3, #0]
 800101e:	605a      	str	r2, [r3, #4]
 8001020:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001022:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001026:	2200      	movs	r2, #0
 8001028:	601a      	str	r2, [r3, #0]
 800102a:	605a      	str	r2, [r3, #4]
 800102c:	609a      	str	r2, [r3, #8]
 800102e:	60da      	str	r2, [r3, #12]
 8001030:	611a      	str	r2, [r3, #16]
 8001032:	615a      	str	r2, [r3, #20]
 8001034:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001036:	1d3b      	adds	r3, r7, #4
 8001038:	2234      	movs	r2, #52	@ 0x34
 800103a:	2100      	movs	r1, #0
 800103c:	4618      	mov	r0, r3
 800103e:	f00f fd5b 	bl	8010af8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001042:	4b39      	ldr	r3, [pc, #228]	@ (8001128 <MX_TIM1_Init+0x118>)
 8001044:	4a39      	ldr	r2, [pc, #228]	@ (800112c <MX_TIM1_Init+0x11c>)
 8001046:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001048:	4b37      	ldr	r3, [pc, #220]	@ (8001128 <MX_TIM1_Init+0x118>)
 800104a:	2200      	movs	r2, #0
 800104c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800104e:	4b36      	ldr	r3, [pc, #216]	@ (8001128 <MX_TIM1_Init+0x118>)
 8001050:	2200      	movs	r2, #0
 8001052:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001054:	4b34      	ldr	r3, [pc, #208]	@ (8001128 <MX_TIM1_Init+0x118>)
 8001056:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800105a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800105c:	4b32      	ldr	r3, [pc, #200]	@ (8001128 <MX_TIM1_Init+0x118>)
 800105e:	2200      	movs	r2, #0
 8001060:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001062:	4b31      	ldr	r3, [pc, #196]	@ (8001128 <MX_TIM1_Init+0x118>)
 8001064:	2200      	movs	r2, #0
 8001066:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001068:	4b2f      	ldr	r3, [pc, #188]	@ (8001128 <MX_TIM1_Init+0x118>)
 800106a:	2200      	movs	r2, #0
 800106c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800106e:	482e      	ldr	r0, [pc, #184]	@ (8001128 <MX_TIM1_Init+0x118>)
 8001070:	f009 fbb7 	bl	800a7e2 <HAL_TIM_PWM_Init>
 8001074:	4603      	mov	r3, r0
 8001076:	2b00      	cmp	r3, #0
 8001078:	d001      	beq.n	800107e <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 800107a:	f000 fb3e 	bl	80016fa <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800107e:	2300      	movs	r3, #0
 8001080:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001082:	2300      	movs	r3, #0
 8001084:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001086:	2300      	movs	r3, #0
 8001088:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800108a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800108e:	4619      	mov	r1, r3
 8001090:	4825      	ldr	r0, [pc, #148]	@ (8001128 <MX_TIM1_Init+0x118>)
 8001092:	f00a f893 	bl	800b1bc <HAL_TIMEx_MasterConfigSynchronization>
 8001096:	4603      	mov	r3, r0
 8001098:	2b00      	cmp	r3, #0
 800109a:	d001      	beq.n	80010a0 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 800109c:	f000 fb2d 	bl	80016fa <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80010a0:	2360      	movs	r3, #96	@ 0x60
 80010a2:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 80010a4:	2300      	movs	r3, #0
 80010a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80010a8:	2300      	movs	r3, #0
 80010aa:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80010ac:	2300      	movs	r3, #0
 80010ae:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80010b0:	2300      	movs	r3, #0
 80010b2:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80010b4:	2300      	movs	r3, #0
 80010b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80010b8:	2300      	movs	r3, #0
 80010ba:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80010bc:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80010c0:	2208      	movs	r2, #8
 80010c2:	4619      	mov	r1, r3
 80010c4:	4818      	ldr	r0, [pc, #96]	@ (8001128 <MX_TIM1_Init+0x118>)
 80010c6:	f009 fbe3 	bl	800a890 <HAL_TIM_PWM_ConfigChannel>
 80010ca:	4603      	mov	r3, r0
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d001      	beq.n	80010d4 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80010d0:	f000 fb13 	bl	80016fa <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80010d4:	2300      	movs	r3, #0
 80010d6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80010d8:	2300      	movs	r3, #0
 80010da:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80010dc:	2300      	movs	r3, #0
 80010de:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80010e0:	2300      	movs	r3, #0
 80010e2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80010e4:	2300      	movs	r3, #0
 80010e6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80010e8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80010ec:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80010ee:	2300      	movs	r3, #0
 80010f0:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80010f2:	2300      	movs	r3, #0
 80010f4:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80010f6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80010fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80010fc:	2300      	movs	r3, #0
 80010fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001100:	2300      	movs	r3, #0
 8001102:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001104:	1d3b      	adds	r3, r7, #4
 8001106:	4619      	mov	r1, r3
 8001108:	4807      	ldr	r0, [pc, #28]	@ (8001128 <MX_TIM1_Init+0x118>)
 800110a:	f00a f8f3 	bl	800b2f4 <HAL_TIMEx_ConfigBreakDeadTime>
 800110e:	4603      	mov	r3, r0
 8001110:	2b00      	cmp	r3, #0
 8001112:	d001      	beq.n	8001118 <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 8001114:	f000 faf1 	bl	80016fa <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001118:	4803      	ldr	r0, [pc, #12]	@ (8001128 <MX_TIM1_Init+0x118>)
 800111a:	f000 ff3f 	bl	8001f9c <HAL_TIM_MspPostInit>

}
 800111e:	bf00      	nop
 8001120:	3760      	adds	r7, #96	@ 0x60
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}
 8001126:	bf00      	nop
 8001128:	24000524 	.word	0x24000524
 800112c:	40010000 	.word	0x40010000

08001130 <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b098      	sub	sp, #96	@ 0x60
 8001134:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001136:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800113a:	2200      	movs	r2, #0
 800113c:	601a      	str	r2, [r3, #0]
 800113e:	605a      	str	r2, [r3, #4]
 8001140:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001142:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001146:	2200      	movs	r2, #0
 8001148:	601a      	str	r2, [r3, #0]
 800114a:	605a      	str	r2, [r3, #4]
 800114c:	609a      	str	r2, [r3, #8]
 800114e:	60da      	str	r2, [r3, #12]
 8001150:	611a      	str	r2, [r3, #16]
 8001152:	615a      	str	r2, [r3, #20]
 8001154:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001156:	1d3b      	adds	r3, r7, #4
 8001158:	2234      	movs	r2, #52	@ 0x34
 800115a:	2100      	movs	r1, #0
 800115c:	4618      	mov	r0, r3
 800115e:	f00f fccb 	bl	8010af8 <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8001162:	4b3a      	ldr	r3, [pc, #232]	@ (800124c <MX_TIM15_Init+0x11c>)
 8001164:	4a3a      	ldr	r2, [pc, #232]	@ (8001250 <MX_TIM15_Init+0x120>)
 8001166:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 0;
 8001168:	4b38      	ldr	r3, [pc, #224]	@ (800124c <MX_TIM15_Init+0x11c>)
 800116a:	2200      	movs	r2, #0
 800116c:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 800116e:	4b37      	ldr	r3, [pc, #220]	@ (800124c <MX_TIM15_Init+0x11c>)
 8001170:	2200      	movs	r2, #0
 8001172:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 65535;
 8001174:	4b35      	ldr	r3, [pc, #212]	@ (800124c <MX_TIM15_Init+0x11c>)
 8001176:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800117a:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800117c:	4b33      	ldr	r3, [pc, #204]	@ (800124c <MX_TIM15_Init+0x11c>)
 800117e:	2200      	movs	r2, #0
 8001180:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8001182:	4b32      	ldr	r3, [pc, #200]	@ (800124c <MX_TIM15_Init+0x11c>)
 8001184:	2200      	movs	r2, #0
 8001186:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001188:	4b30      	ldr	r3, [pc, #192]	@ (800124c <MX_TIM15_Init+0x11c>)
 800118a:	2200      	movs	r2, #0
 800118c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 800118e:	482f      	ldr	r0, [pc, #188]	@ (800124c <MX_TIM15_Init+0x11c>)
 8001190:	f009 fb27 	bl	800a7e2 <HAL_TIM_PWM_Init>
 8001194:	4603      	mov	r3, r0
 8001196:	2b00      	cmp	r3, #0
 8001198:	d001      	beq.n	800119e <MX_TIM15_Init+0x6e>
  {
    Error_Handler();
 800119a:	f000 faae 	bl	80016fa <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800119e:	2300      	movs	r3, #0
 80011a0:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011a2:	2300      	movs	r3, #0
 80011a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 80011a6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80011aa:	4619      	mov	r1, r3
 80011ac:	4827      	ldr	r0, [pc, #156]	@ (800124c <MX_TIM15_Init+0x11c>)
 80011ae:	f00a f805 	bl	800b1bc <HAL_TIMEx_MasterConfigSynchronization>
 80011b2:	4603      	mov	r3, r0
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d001      	beq.n	80011bc <MX_TIM15_Init+0x8c>
  {
    Error_Handler();
 80011b8:	f000 fa9f 	bl	80016fa <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80011bc:	2360      	movs	r3, #96	@ 0x60
 80011be:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 80011c0:	2300      	movs	r3, #0
 80011c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80011c4:	2300      	movs	r3, #0
 80011c6:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80011c8:	2300      	movs	r3, #0
 80011ca:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80011cc:	2300      	movs	r3, #0
 80011ce:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80011d0:	2300      	movs	r3, #0
 80011d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80011d4:	2300      	movs	r3, #0
 80011d6:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80011d8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80011dc:	2200      	movs	r2, #0
 80011de:	4619      	mov	r1, r3
 80011e0:	481a      	ldr	r0, [pc, #104]	@ (800124c <MX_TIM15_Init+0x11c>)
 80011e2:	f009 fb55 	bl	800a890 <HAL_TIM_PWM_ConfigChannel>
 80011e6:	4603      	mov	r3, r0
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d001      	beq.n	80011f0 <MX_TIM15_Init+0xc0>
  {
    Error_Handler();
 80011ec:	f000 fa85 	bl	80016fa <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80011f0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80011f4:	2204      	movs	r2, #4
 80011f6:	4619      	mov	r1, r3
 80011f8:	4814      	ldr	r0, [pc, #80]	@ (800124c <MX_TIM15_Init+0x11c>)
 80011fa:	f009 fb49 	bl	800a890 <HAL_TIM_PWM_ConfigChannel>
 80011fe:	4603      	mov	r3, r0
 8001200:	2b00      	cmp	r3, #0
 8001202:	d001      	beq.n	8001208 <MX_TIM15_Init+0xd8>
  {
    Error_Handler();
 8001204:	f000 fa79 	bl	80016fa <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001208:	2300      	movs	r3, #0
 800120a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800120c:	2300      	movs	r3, #0
 800120e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001210:	2300      	movs	r3, #0
 8001212:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001214:	2300      	movs	r3, #0
 8001216:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001218:	2300      	movs	r3, #0
 800121a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800121c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001220:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001222:	2300      	movs	r3, #0
 8001224:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001226:	2300      	movs	r3, #0
 8001228:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 800122a:	1d3b      	adds	r3, r7, #4
 800122c:	4619      	mov	r1, r3
 800122e:	4807      	ldr	r0, [pc, #28]	@ (800124c <MX_TIM15_Init+0x11c>)
 8001230:	f00a f860 	bl	800b2f4 <HAL_TIMEx_ConfigBreakDeadTime>
 8001234:	4603      	mov	r3, r0
 8001236:	2b00      	cmp	r3, #0
 8001238:	d001      	beq.n	800123e <MX_TIM15_Init+0x10e>
  {
    Error_Handler();
 800123a:	f000 fa5e 	bl	80016fa <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 800123e:	4803      	ldr	r0, [pc, #12]	@ (800124c <MX_TIM15_Init+0x11c>)
 8001240:	f000 feac 	bl	8001f9c <HAL_TIM_MspPostInit>

}
 8001244:	bf00      	nop
 8001246:	3760      	adds	r7, #96	@ 0x60
 8001248:	46bd      	mov	sp, r7
 800124a:	bd80      	pop	{r7, pc}
 800124c:	24000570 	.word	0x24000570
 8001250:	40014000 	.word	0x40014000

08001254 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001258:	4b22      	ldr	r3, [pc, #136]	@ (80012e4 <MX_UART4_Init+0x90>)
 800125a:	4a23      	ldr	r2, [pc, #140]	@ (80012e8 <MX_UART4_Init+0x94>)
 800125c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800125e:	4b21      	ldr	r3, [pc, #132]	@ (80012e4 <MX_UART4_Init+0x90>)
 8001260:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001264:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001266:	4b1f      	ldr	r3, [pc, #124]	@ (80012e4 <MX_UART4_Init+0x90>)
 8001268:	2200      	movs	r2, #0
 800126a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800126c:	4b1d      	ldr	r3, [pc, #116]	@ (80012e4 <MX_UART4_Init+0x90>)
 800126e:	2200      	movs	r2, #0
 8001270:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001272:	4b1c      	ldr	r3, [pc, #112]	@ (80012e4 <MX_UART4_Init+0x90>)
 8001274:	2200      	movs	r2, #0
 8001276:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001278:	4b1a      	ldr	r3, [pc, #104]	@ (80012e4 <MX_UART4_Init+0x90>)
 800127a:	220c      	movs	r2, #12
 800127c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800127e:	4b19      	ldr	r3, [pc, #100]	@ (80012e4 <MX_UART4_Init+0x90>)
 8001280:	2200      	movs	r2, #0
 8001282:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001284:	4b17      	ldr	r3, [pc, #92]	@ (80012e4 <MX_UART4_Init+0x90>)
 8001286:	2200      	movs	r2, #0
 8001288:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800128a:	4b16      	ldr	r3, [pc, #88]	@ (80012e4 <MX_UART4_Init+0x90>)
 800128c:	2200      	movs	r2, #0
 800128e:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001290:	4b14      	ldr	r3, [pc, #80]	@ (80012e4 <MX_UART4_Init+0x90>)
 8001292:	2200      	movs	r2, #0
 8001294:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001296:	4b13      	ldr	r3, [pc, #76]	@ (80012e4 <MX_UART4_Init+0x90>)
 8001298:	2200      	movs	r2, #0
 800129a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800129c:	4811      	ldr	r0, [pc, #68]	@ (80012e4 <MX_UART4_Init+0x90>)
 800129e:	f00a f8b5 	bl	800b40c <HAL_UART_Init>
 80012a2:	4603      	mov	r3, r0
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d001      	beq.n	80012ac <MX_UART4_Init+0x58>
  {
    Error_Handler();
 80012a8:	f000 fa27 	bl	80016fa <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80012ac:	2100      	movs	r1, #0
 80012ae:	480d      	ldr	r0, [pc, #52]	@ (80012e4 <MX_UART4_Init+0x90>)
 80012b0:	f00b f9c1 	bl	800c636 <HAL_UARTEx_SetTxFifoThreshold>
 80012b4:	4603      	mov	r3, r0
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d001      	beq.n	80012be <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 80012ba:	f000 fa1e 	bl	80016fa <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80012be:	2100      	movs	r1, #0
 80012c0:	4808      	ldr	r0, [pc, #32]	@ (80012e4 <MX_UART4_Init+0x90>)
 80012c2:	f00b f9f6 	bl	800c6b2 <HAL_UARTEx_SetRxFifoThreshold>
 80012c6:	4603      	mov	r3, r0
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d001      	beq.n	80012d0 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 80012cc:	f000 fa15 	bl	80016fa <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 80012d0:	4804      	ldr	r0, [pc, #16]	@ (80012e4 <MX_UART4_Init+0x90>)
 80012d2:	f00b f977 	bl	800c5c4 <HAL_UARTEx_DisableFifoMode>
 80012d6:	4603      	mov	r3, r0
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d001      	beq.n	80012e0 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 80012dc:	f000 fa0d 	bl	80016fa <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80012e0:	bf00      	nop
 80012e2:	bd80      	pop	{r7, pc}
 80012e4:	240005bc 	.word	0x240005bc
 80012e8:	40004c00 	.word	0x40004c00

080012ec <MX_UART8_Init>:
  * @brief UART8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART8_Init(void)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	af00      	add	r7, sp, #0
  /* USER CODE END UART8_Init 0 */

  /* USER CODE BEGIN UART8_Init 1 */

  /* USER CODE END UART8_Init 1 */
  huart8.Instance = UART8;
 80012f0:	4b22      	ldr	r3, [pc, #136]	@ (800137c <MX_UART8_Init+0x90>)
 80012f2:	4a23      	ldr	r2, [pc, #140]	@ (8001380 <MX_UART8_Init+0x94>)
 80012f4:	601a      	str	r2, [r3, #0]
  huart8.Init.BaudRate = 115200;
 80012f6:	4b21      	ldr	r3, [pc, #132]	@ (800137c <MX_UART8_Init+0x90>)
 80012f8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80012fc:	605a      	str	r2, [r3, #4]
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
 80012fe:	4b1f      	ldr	r3, [pc, #124]	@ (800137c <MX_UART8_Init+0x90>)
 8001300:	2200      	movs	r2, #0
 8001302:	609a      	str	r2, [r3, #8]
  huart8.Init.StopBits = UART_STOPBITS_1;
 8001304:	4b1d      	ldr	r3, [pc, #116]	@ (800137c <MX_UART8_Init+0x90>)
 8001306:	2200      	movs	r2, #0
 8001308:	60da      	str	r2, [r3, #12]
  huart8.Init.Parity = UART_PARITY_NONE;
 800130a:	4b1c      	ldr	r3, [pc, #112]	@ (800137c <MX_UART8_Init+0x90>)
 800130c:	2200      	movs	r2, #0
 800130e:	611a      	str	r2, [r3, #16]
  huart8.Init.Mode = UART_MODE_TX_RX;
 8001310:	4b1a      	ldr	r3, [pc, #104]	@ (800137c <MX_UART8_Init+0x90>)
 8001312:	220c      	movs	r2, #12
 8001314:	615a      	str	r2, [r3, #20]
  huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001316:	4b19      	ldr	r3, [pc, #100]	@ (800137c <MX_UART8_Init+0x90>)
 8001318:	2200      	movs	r2, #0
 800131a:	619a      	str	r2, [r3, #24]
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 800131c:	4b17      	ldr	r3, [pc, #92]	@ (800137c <MX_UART8_Init+0x90>)
 800131e:	2200      	movs	r2, #0
 8001320:	61da      	str	r2, [r3, #28]
  huart8.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001322:	4b16      	ldr	r3, [pc, #88]	@ (800137c <MX_UART8_Init+0x90>)
 8001324:	2200      	movs	r2, #0
 8001326:	621a      	str	r2, [r3, #32]
  huart8.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001328:	4b14      	ldr	r3, [pc, #80]	@ (800137c <MX_UART8_Init+0x90>)
 800132a:	2200      	movs	r2, #0
 800132c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart8.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800132e:	4b13      	ldr	r3, [pc, #76]	@ (800137c <MX_UART8_Init+0x90>)
 8001330:	2200      	movs	r2, #0
 8001332:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart8) != HAL_OK)
 8001334:	4811      	ldr	r0, [pc, #68]	@ (800137c <MX_UART8_Init+0x90>)
 8001336:	f00a f869 	bl	800b40c <HAL_UART_Init>
 800133a:	4603      	mov	r3, r0
 800133c:	2b00      	cmp	r3, #0
 800133e:	d001      	beq.n	8001344 <MX_UART8_Init+0x58>
  {
    Error_Handler();
 8001340:	f000 f9db 	bl	80016fa <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart8, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001344:	2100      	movs	r1, #0
 8001346:	480d      	ldr	r0, [pc, #52]	@ (800137c <MX_UART8_Init+0x90>)
 8001348:	f00b f975 	bl	800c636 <HAL_UARTEx_SetTxFifoThreshold>
 800134c:	4603      	mov	r3, r0
 800134e:	2b00      	cmp	r3, #0
 8001350:	d001      	beq.n	8001356 <MX_UART8_Init+0x6a>
  {
    Error_Handler();
 8001352:	f000 f9d2 	bl	80016fa <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart8, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001356:	2100      	movs	r1, #0
 8001358:	4808      	ldr	r0, [pc, #32]	@ (800137c <MX_UART8_Init+0x90>)
 800135a:	f00b f9aa 	bl	800c6b2 <HAL_UARTEx_SetRxFifoThreshold>
 800135e:	4603      	mov	r3, r0
 8001360:	2b00      	cmp	r3, #0
 8001362:	d001      	beq.n	8001368 <MX_UART8_Init+0x7c>
  {
    Error_Handler();
 8001364:	f000 f9c9 	bl	80016fa <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart8) != HAL_OK)
 8001368:	4804      	ldr	r0, [pc, #16]	@ (800137c <MX_UART8_Init+0x90>)
 800136a:	f00b f92b 	bl	800c5c4 <HAL_UARTEx_DisableFifoMode>
 800136e:	4603      	mov	r3, r0
 8001370:	2b00      	cmp	r3, #0
 8001372:	d001      	beq.n	8001378 <MX_UART8_Init+0x8c>
  {
    Error_Handler();
 8001374:	f000 f9c1 	bl	80016fa <Error_Handler>
  }
  /* USER CODE BEGIN UART8_Init 2 */

  /* USER CODE END UART8_Init 2 */

}
 8001378:	bf00      	nop
 800137a:	bd80      	pop	{r7, pc}
 800137c:	24000650 	.word	0x24000650
 8001380:	40007c00 	.word	0x40007c00

08001384 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b08c      	sub	sp, #48	@ 0x30
 8001388:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800138a:	f107 031c 	add.w	r3, r7, #28
 800138e:	2200      	movs	r2, #0
 8001390:	601a      	str	r2, [r3, #0]
 8001392:	605a      	str	r2, [r3, #4]
 8001394:	609a      	str	r2, [r3, #8]
 8001396:	60da      	str	r2, [r3, #12]
 8001398:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800139a:	4b91      	ldr	r3, [pc, #580]	@ (80015e0 <MX_GPIO_Init+0x25c>)
 800139c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013a0:	4a8f      	ldr	r2, [pc, #572]	@ (80015e0 <MX_GPIO_Init+0x25c>)
 80013a2:	f043 0310 	orr.w	r3, r3, #16
 80013a6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80013aa:	4b8d      	ldr	r3, [pc, #564]	@ (80015e0 <MX_GPIO_Init+0x25c>)
 80013ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013b0:	f003 0310 	and.w	r3, r3, #16
 80013b4:	61bb      	str	r3, [r7, #24]
 80013b6:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013b8:	4b89      	ldr	r3, [pc, #548]	@ (80015e0 <MX_GPIO_Init+0x25c>)
 80013ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013be:	4a88      	ldr	r2, [pc, #544]	@ (80015e0 <MX_GPIO_Init+0x25c>)
 80013c0:	f043 0304 	orr.w	r3, r3, #4
 80013c4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80013c8:	4b85      	ldr	r3, [pc, #532]	@ (80015e0 <MX_GPIO_Init+0x25c>)
 80013ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013ce:	f003 0304 	and.w	r3, r3, #4
 80013d2:	617b      	str	r3, [r7, #20]
 80013d4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80013d6:	4b82      	ldr	r3, [pc, #520]	@ (80015e0 <MX_GPIO_Init+0x25c>)
 80013d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013dc:	4a80      	ldr	r2, [pc, #512]	@ (80015e0 <MX_GPIO_Init+0x25c>)
 80013de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80013e2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80013e6:	4b7e      	ldr	r3, [pc, #504]	@ (80015e0 <MX_GPIO_Init+0x25c>)
 80013e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80013f0:	613b      	str	r3, [r7, #16]
 80013f2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013f4:	4b7a      	ldr	r3, [pc, #488]	@ (80015e0 <MX_GPIO_Init+0x25c>)
 80013f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013fa:	4a79      	ldr	r2, [pc, #484]	@ (80015e0 <MX_GPIO_Init+0x25c>)
 80013fc:	f043 0301 	orr.w	r3, r3, #1
 8001400:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001404:	4b76      	ldr	r3, [pc, #472]	@ (80015e0 <MX_GPIO_Init+0x25c>)
 8001406:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800140a:	f003 0301 	and.w	r3, r3, #1
 800140e:	60fb      	str	r3, [r7, #12]
 8001410:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001412:	4b73      	ldr	r3, [pc, #460]	@ (80015e0 <MX_GPIO_Init+0x25c>)
 8001414:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001418:	4a71      	ldr	r2, [pc, #452]	@ (80015e0 <MX_GPIO_Init+0x25c>)
 800141a:	f043 0302 	orr.w	r3, r3, #2
 800141e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001422:	4b6f      	ldr	r3, [pc, #444]	@ (80015e0 <MX_GPIO_Init+0x25c>)
 8001424:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001428:	f003 0302 	and.w	r3, r3, #2
 800142c:	60bb      	str	r3, [r7, #8]
 800142e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001430:	4b6b      	ldr	r3, [pc, #428]	@ (80015e0 <MX_GPIO_Init+0x25c>)
 8001432:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001436:	4a6a      	ldr	r2, [pc, #424]	@ (80015e0 <MX_GPIO_Init+0x25c>)
 8001438:	f043 0308 	orr.w	r3, r3, #8
 800143c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001440:	4b67      	ldr	r3, [pc, #412]	@ (80015e0 <MX_GPIO_Init+0x25c>)
 8001442:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001446:	f003 0308 	and.w	r3, r3, #8
 800144a:	607b      	str	r3, [r7, #4]
 800144c:	687b      	ldr	r3, [r7, #4]

  /* --- Configure Initial Output Levels --- */

  /* GPIOE: Reset all outputs (Low) */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_7|GPIO_PIN_8
 800144e:	2200      	movs	r2, #0
 8001450:	f24c 7198 	movw	r1, #51096	@ 0xc798
 8001454:	4863      	ldr	r0, [pc, #396]	@ (80015e4 <MX_GPIO_Init+0x260>)
 8001456:	f003 fb2d 	bl	8004ab4 <HAL_GPIO_WritePin>
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);

  /* GPIOD: */
  /* LCD Control Pins (PD4, PD5, PD6) -> Set HIGH (Inactive/Not-Reset) */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_SET);
 800145a:	2201      	movs	r2, #1
 800145c:	2170      	movs	r1, #112	@ 0x70
 800145e:	4862      	ldr	r0, [pc, #392]	@ (80015e8 <MX_GPIO_Init+0x264>)
 8001460:	f003 fb28 	bl	8004ab4 <HAL_GPIO_WritePin>
  /* Generic Output (PD8) -> Set LOW */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8, GPIO_PIN_RESET);
 8001464:	2200      	movs	r2, #0
 8001466:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800146a:	485f      	ldr	r0, [pc, #380]	@ (80015e8 <MX_GPIO_Init+0x264>)
 800146c:	f003 fb22 	bl	8004ab4 <HAL_GPIO_WritePin>

  /* GPIOA: PA10 -> Set LOW */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8001470:	2200      	movs	r2, #0
 8001472:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001476:	485d      	ldr	r0, [pc, #372]	@ (80015ec <MX_GPIO_Init+0x268>)
 8001478:	f003 fb1c 	bl	8004ab4 <HAL_GPIO_WritePin>

  /* --- GPIOE Configuration --- */
  /* Inputs */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_12;
 800147c:	f241 0304 	movw	r3, #4100	@ 0x1004
 8001480:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001482:	2300      	movs	r3, #0
 8001484:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001486:	2300      	movs	r3, #0
 8001488:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800148a:	f107 031c 	add.w	r3, r7, #28
 800148e:	4619      	mov	r1, r3
 8001490:	4854      	ldr	r0, [pc, #336]	@ (80015e4 <MX_GPIO_Init+0x260>)
 8001492:	f003 f94f 	bl	8004734 <HAL_GPIO_Init>

  /* Outputs */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_7|GPIO_PIN_8
 8001496:	f24c 7398 	movw	r3, #51096	@ 0xc798
 800149a:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800149c:	2301      	movs	r3, #1
 800149e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a0:	2300      	movs	r3, #0
 80014a2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014a4:	2300      	movs	r3, #0
 80014a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80014a8:	f107 031c 	add.w	r3, r7, #28
 80014ac:	4619      	mov	r1, r3
 80014ae:	484d      	ldr	r0, [pc, #308]	@ (80015e4 <MX_GPIO_Init+0x260>)
 80014b0:	f003 f940 	bl	8004734 <HAL_GPIO_Init>

  /* --- GPIOC Configuration --- */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80014b4:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80014b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014ba:	2300      	movs	r3, #0
 80014bc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014be:	2300      	movs	r3, #0
 80014c0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014c2:	f107 031c 	add.w	r3, r7, #28
 80014c6:	4619      	mov	r1, r3
 80014c8:	4849      	ldr	r0, [pc, #292]	@ (80015f0 <MX_GPIO_Init+0x26c>)
 80014ca:	f003 f933 	bl	8004734 <HAL_GPIO_Init>

  /* --- GPIOD Configuration --- */

  /* 1. LCD Control Pins (PD4=CS, PD5=DC, PD6=RST) */
  /* Using High Speed for sharp edges on SPI control signals */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 80014ce:	2370      	movs	r3, #112	@ 0x70
 80014d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014d2:	2301      	movs	r3, #1
 80014d4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d6:	2300      	movs	r3, #0
 80014d8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80014da:	2302      	movs	r3, #2
 80014dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014de:	f107 031c 	add.w	r3, r7, #28
 80014e2:	4619      	mov	r1, r3
 80014e4:	4840      	ldr	r0, [pc, #256]	@ (80015e8 <MX_GPIO_Init+0x264>)
 80014e6:	f003 f925 	bl	8004734 <HAL_GPIO_Init>

  /* 2. Generic Output (PD8) */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80014ea:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80014ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014f0:	2301      	movs	r3, #1
 80014f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f4:	2300      	movs	r3, #0
 80014f6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014f8:	2300      	movs	r3, #0
 80014fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014fc:	f107 031c 	add.w	r3, r7, #28
 8001500:	4619      	mov	r1, r3
 8001502:	4839      	ldr	r0, [pc, #228]	@ (80015e8 <MX_GPIO_Init+0x264>)
 8001504:	f003 f916 	bl	8004734 <HAL_GPIO_Init>

  /* 3. Generic Inputs (PD2, PD9, PD10) */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_9|GPIO_PIN_10;
 8001508:	f240 6304 	movw	r3, #1540	@ 0x604
 800150c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800150e:	2300      	movs	r3, #0
 8001510:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001512:	2300      	movs	r3, #0
 8001514:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001516:	f107 031c 	add.w	r3, r7, #28
 800151a:	4619      	mov	r1, r3
 800151c:	4832      	ldr	r0, [pc, #200]	@ (80015e8 <MX_GPIO_Init+0x264>)
 800151e:	f003 f909 	bl	8004734 <HAL_GPIO_Init>

  /* 4. Rotary Encoder Pins (PD11, PD13) */
  /* Interrupt on Both Edges + Pull Up */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8001522:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8001526:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001528:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 800152c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800152e:	2301      	movs	r3, #1
 8001530:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001532:	f107 031c 	add.w	r3, r7, #28
 8001536:	4619      	mov	r1, r3
 8001538:	482b      	ldr	r0, [pc, #172]	@ (80015e8 <MX_GPIO_Init+0x264>)
 800153a:	f003 f8fb 	bl	8004734 <HAL_GPIO_Init>

  /* 5. Encoder Button (PD14) */
  /* Interrupt on Falling Edge + Pull Up */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 800153e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001542:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001544:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001548:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800154a:	2301      	movs	r3, #1
 800154c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800154e:	f107 031c 	add.w	r3, r7, #28
 8001552:	4619      	mov	r1, r3
 8001554:	4824      	ldr	r0, [pc, #144]	@ (80015e8 <MX_GPIO_Init+0x264>)
 8001556:	f003 f8ed 	bl	8004734 <HAL_GPIO_Init>

  /* 6. Other Interrupt Pin (PD15) - Preserved from your original code */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800155a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800155e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001560:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001564:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001566:	2300      	movs	r3, #0
 8001568:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800156a:	f107 031c 	add.w	r3, r7, #28
 800156e:	4619      	mov	r1, r3
 8001570:	481d      	ldr	r0, [pc, #116]	@ (80015e8 <MX_GPIO_Init+0x264>)
 8001572:	f003 f8df 	bl	8004734 <HAL_GPIO_Init>

  /* --- GPIOA Configuration --- */
  /* PA10 Output */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001576:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800157a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800157c:	2301      	movs	r3, #1
 800157e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001580:	2300      	movs	r3, #0
 8001582:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001584:	2300      	movs	r3, #0
 8001586:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001588:	f107 031c 	add.w	r3, r7, #28
 800158c:	4619      	mov	r1, r3
 800158e:	4817      	ldr	r0, [pc, #92]	@ (80015ec <MX_GPIO_Init+0x268>)
 8001590:	f003 f8d0 	bl	8004734 <HAL_GPIO_Init>

  /* PA15 Input */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001594:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001598:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800159a:	2300      	movs	r3, #0
 800159c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800159e:	2300      	movs	r3, #0
 80015a0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015a2:	f107 031c 	add.w	r3, r7, #28
 80015a6:	4619      	mov	r1, r3
 80015a8:	4810      	ldr	r0, [pc, #64]	@ (80015ec <MX_GPIO_Init+0x268>)
 80015aa:	f003 f8c3 	bl	8004734 <HAL_GPIO_Init>

  /* --- GPIOB Configuration --- */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 80015ae:	2350      	movs	r3, #80	@ 0x50
 80015b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015b2:	2303      	movs	r3, #3
 80015b4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b6:	2300      	movs	r3, #0
 80015b8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015ba:	f107 031c 	add.w	r3, r7, #28
 80015be:	4619      	mov	r1, r3
 80015c0:	480c      	ldr	r0, [pc, #48]	@ (80015f4 <MX_GPIO_Init+0x270>)
 80015c2:	f003 f8b7 	bl	8004734 <HAL_GPIO_Init>

  /* --- EXTI Interrupt Init --- */
  /* PD11, PD13, PD14, PD15 all share EXTI lines 15:10 */
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 80015c6:	2200      	movs	r2, #0
 80015c8:	2105      	movs	r1, #5
 80015ca:	2028      	movs	r0, #40	@ 0x28
 80015cc:	f002 fca1 	bl	8003f12 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80015d0:	2028      	movs	r0, #40	@ 0x28
 80015d2:	f002 fcb8 	bl	8003f46 <HAL_NVIC_EnableIRQ>
}
 80015d6:	bf00      	nop
 80015d8:	3730      	adds	r7, #48	@ 0x30
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}
 80015de:	bf00      	nop
 80015e0:	58024400 	.word	0x58024400
 80015e4:	58021000 	.word	0x58021000
 80015e8:	58020c00 	.word	0x58020c00
 80015ec:	58020000 	.word	0x58020000
 80015f0:	58020800 	.word	0x58020800
 80015f4:	58020400 	.word	0x58020400

080015f8 <USB_Printf>:

/* USER CODE BEGIN 4 */
void USB_Printf(const char* format, ...)
{
 80015f8:	b40f      	push	{r0, r1, r2, r3}
 80015fa:	b580      	push	{r7, lr}
 80015fc:	b084      	sub	sp, #16
 80015fe:	af00      	add	r7, sp, #0
    va_list args;
    uint32_t length;

    /* 1. Wait for previous transfer to complete (Simple Timeout Protection) */
    /* This prevents "USBD_BUSY" errors if you print too fast */
    USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceHS.pClassData;
 8001600:	4b18      	ldr	r3, [pc, #96]	@ (8001664 <USB_Printf+0x6c>)
 8001602:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8001606:	60fb      	str	r3, [r7, #12]
    uint32_t start_tick = HAL_GetTick();
 8001608:	f001 f826 	bl	8002658 <HAL_GetTick>
 800160c:	60b8      	str	r0, [r7, #8]
    while (hcdc->TxState != 0)
 800160e:	e006      	b.n	800161e <USB_Printf+0x26>
    {
        if (HAL_GetTick() - start_tick > 10) // 10ms Timeout
 8001610:	f001 f822 	bl	8002658 <HAL_GetTick>
 8001614:	4602      	mov	r2, r0
 8001616:	68bb      	ldr	r3, [r7, #8]
 8001618:	1ad3      	subs	r3, r2, r3
 800161a:	2b0a      	cmp	r3, #10
 800161c:	d81a      	bhi.n	8001654 <USB_Printf+0x5c>
    while (hcdc->TxState != 0)
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8001624:	2b00      	cmp	r3, #0
 8001626:	d1f3      	bne.n	8001610 <USB_Printf+0x18>
            return; // Give up if USB is stuck or disconnected
        }
    }

    /* 2. Format the string into the shared buffer */
    va_start(args, format);
 8001628:	f107 031c 	add.w	r3, r7, #28
 800162c:	603b      	str	r3, [r7, #0]
    /* Note: UserTxBufferHS is the buffer defined in usbd_cdc_if.c */
    length = vsnprintf((char*)UserTxBufferHS, APP_TX_DATA_SIZE, format, args);
 800162e:	683b      	ldr	r3, [r7, #0]
 8001630:	69ba      	ldr	r2, [r7, #24]
 8001632:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001636:	480c      	ldr	r0, [pc, #48]	@ (8001668 <USB_Printf+0x70>)
 8001638:	f00f fa50 	bl	8010adc <vsniprintf>
 800163c:	4603      	mov	r3, r0
 800163e:	607b      	str	r3, [r7, #4]
    va_end(args);

    /* 3. Send Data */
    if (length > 0)
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	2b00      	cmp	r3, #0
 8001644:	d007      	beq.n	8001656 <USB_Printf+0x5e>
    {
        CDC_Transmit_HS(UserTxBufferHS, (uint16_t)length);
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	b29b      	uxth	r3, r3
 800164a:	4619      	mov	r1, r3
 800164c:	4806      	ldr	r0, [pc, #24]	@ (8001668 <USB_Printf+0x70>)
 800164e:	f00e fd33 	bl	80100b8 <CDC_Transmit_HS>
 8001652:	e000      	b.n	8001656 <USB_Printf+0x5e>
            return; // Give up if USB is stuck or disconnected
 8001654:	bf00      	nop
    }
}
 8001656:	3710      	adds	r7, #16
 8001658:	46bd      	mov	sp, r7
 800165a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800165e:	b004      	add	sp, #16
 8001660:	4770      	bx	lr
 8001662:	bf00      	nop
 8001664:	24000700 	.word	0x24000700
 8001668:	30000800 	.word	0x30000800

0800166c <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b084      	sub	sp, #16
 8001670:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001672:	463b      	mov	r3, r7
 8001674:	2200      	movs	r2, #0
 8001676:	601a      	str	r2, [r3, #0]
 8001678:	605a      	str	r2, [r3, #4]
 800167a:	609a      	str	r2, [r3, #8]
 800167c:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800167e:	f002 fc7d 	bl	8003f7c <HAL_MPU_Disable>

  /* 1. Configure default settings (background) */
  /* This setup is standard for H7 to prevent speculative access crashes */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001682:	2301      	movs	r3, #1
 8001684:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8001686:	2300      	movs	r3, #0
 8001688:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 800168a:	2300      	movs	r3, #0
 800168c:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 800168e:	231f      	movs	r3, #31
 8001690:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8001692:	2387      	movs	r3, #135	@ 0x87
 8001694:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001696:	2300      	movs	r3, #0
 8001698:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 800169a:	2300      	movs	r3, #0
 800169c:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800169e:	2301      	movs	r3, #1
 80016a0:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80016a2:	2301      	movs	r3, #1
 80016a4:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80016a6:	2300      	movs	r3, #0
 80016a8:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80016aa:	2300      	movs	r3, #0
 80016ac:	73fb      	strb	r3, [r7, #15]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80016ae:	463b      	mov	r3, r7
 80016b0:	4618      	mov	r0, r3
 80016b2:	f002 fc9b 	bl	8003fec <HAL_MPU_ConfigRegion>

  /* 2. Configure RAM_D2 (0x30000000) as Non-Cacheable for USB */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80016b6:	2301      	movs	r3, #1
 80016b8:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER1; // Use Region 1
 80016ba:	2301      	movs	r3, #1
 80016bc:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x30000000;    // Start of RAM_D2
 80016be:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 80016c2:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_32KB; // Size of RAM_D2
 80016c4:	230e      	movs	r3, #14
 80016c6:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x00;
 80016c8:	2300      	movs	r3, #0
 80016ca:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1; // Normal Memory
 80016cc:	2301      	movs	r3, #1
 80016ce:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 80016d0:	2303      	movs	r3, #3
 80016d2:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 80016d4:	2300      	movs	r3, #0
 80016d6:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;   // Important for DMA
 80016d8:	2301      	movs	r3, #1
 80016da:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE; // CRITICAL: Disable Cache
 80016dc:	2300      	movs	r3, #0
 80016de:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80016e0:	2300      	movs	r3, #0
 80016e2:	73fb      	strb	r3, [r7, #15]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80016e4:	463b      	mov	r3, r7
 80016e6:	4618      	mov	r0, r3
 80016e8:	f002 fc80 	bl	8003fec <HAL_MPU_ConfigRegion>

  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80016ec:	2004      	movs	r0, #4
 80016ee:	f002 fc5d 	bl	8003fac <HAL_MPU_Enable>
}
 80016f2:	bf00      	nop
 80016f4:	3710      	adds	r7, #16
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}

080016fa <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016fa:	b480      	push	{r7}
 80016fc:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016fe:	b672      	cpsid	i
}
 8001700:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001702:	bf00      	nop
 8001704:	e7fd      	b.n	8001702 <Error_Handler+0x8>
	...

08001708 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001708:	b480      	push	{r7}
 800170a:	b083      	sub	sp, #12
 800170c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800170e:	4b0a      	ldr	r3, [pc, #40]	@ (8001738 <HAL_MspInit+0x30>)
 8001710:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001714:	4a08      	ldr	r2, [pc, #32]	@ (8001738 <HAL_MspInit+0x30>)
 8001716:	f043 0302 	orr.w	r3, r3, #2
 800171a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800171e:	4b06      	ldr	r3, [pc, #24]	@ (8001738 <HAL_MspInit+0x30>)
 8001720:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001724:	f003 0302 	and.w	r3, r3, #2
 8001728:	607b      	str	r3, [r7, #4]
 800172a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800172c:	bf00      	nop
 800172e:	370c      	adds	r7, #12
 8001730:	46bd      	mov	sp, r7
 8001732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001736:	4770      	bx	lr
 8001738:	58024400 	.word	0x58024400

0800173c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b08c      	sub	sp, #48	@ 0x30
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001744:	f107 031c 	add.w	r3, r7, #28
 8001748:	2200      	movs	r2, #0
 800174a:	601a      	str	r2, [r3, #0]
 800174c:	605a      	str	r2, [r3, #4]
 800174e:	609a      	str	r2, [r3, #8]
 8001750:	60da      	str	r2, [r3, #12]
 8001752:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	4a46      	ldr	r2, [pc, #280]	@ (8001874 <HAL_ADC_MspInit+0x138>)
 800175a:	4293      	cmp	r3, r2
 800175c:	d14e      	bne.n	80017fc <HAL_ADC_MspInit+0xc0>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 800175e:	4b46      	ldr	r3, [pc, #280]	@ (8001878 <HAL_ADC_MspInit+0x13c>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	3301      	adds	r3, #1
 8001764:	4a44      	ldr	r2, [pc, #272]	@ (8001878 <HAL_ADC_MspInit+0x13c>)
 8001766:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001768:	4b43      	ldr	r3, [pc, #268]	@ (8001878 <HAL_ADC_MspInit+0x13c>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	2b01      	cmp	r3, #1
 800176e:	d10e      	bne.n	800178e <HAL_ADC_MspInit+0x52>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001770:	4b42      	ldr	r3, [pc, #264]	@ (800187c <HAL_ADC_MspInit+0x140>)
 8001772:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001776:	4a41      	ldr	r2, [pc, #260]	@ (800187c <HAL_ADC_MspInit+0x140>)
 8001778:	f043 0320 	orr.w	r3, r3, #32
 800177c:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8001780:	4b3e      	ldr	r3, [pc, #248]	@ (800187c <HAL_ADC_MspInit+0x140>)
 8001782:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001786:	f003 0320 	and.w	r3, r3, #32
 800178a:	61bb      	str	r3, [r7, #24]
 800178c:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800178e:	4b3b      	ldr	r3, [pc, #236]	@ (800187c <HAL_ADC_MspInit+0x140>)
 8001790:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001794:	4a39      	ldr	r2, [pc, #228]	@ (800187c <HAL_ADC_MspInit+0x140>)
 8001796:	f043 0304 	orr.w	r3, r3, #4
 800179a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800179e:	4b37      	ldr	r3, [pc, #220]	@ (800187c <HAL_ADC_MspInit+0x140>)
 80017a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80017a4:	f003 0304 	and.w	r3, r3, #4
 80017a8:	617b      	str	r3, [r7, #20]
 80017aa:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017ac:	4b33      	ldr	r3, [pc, #204]	@ (800187c <HAL_ADC_MspInit+0x140>)
 80017ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80017b2:	4a32      	ldr	r2, [pc, #200]	@ (800187c <HAL_ADC_MspInit+0x140>)
 80017b4:	f043 0301 	orr.w	r3, r3, #1
 80017b8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80017bc:	4b2f      	ldr	r3, [pc, #188]	@ (800187c <HAL_ADC_MspInit+0x140>)
 80017be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80017c2:	f003 0301 	and.w	r3, r3, #1
 80017c6:	613b      	str	r3, [r7, #16]
 80017c8:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PC1     ------> ADC1_INP11
    PA0     ------> ADC1_INP16
    PC4     ------> ADC1_INP4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4;
 80017ca:	2312      	movs	r3, #18
 80017cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017ce:	2303      	movs	r3, #3
 80017d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d2:	2300      	movs	r3, #0
 80017d4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017d6:	f107 031c 	add.w	r3, r7, #28
 80017da:	4619      	mov	r1, r3
 80017dc:	4828      	ldr	r0, [pc, #160]	@ (8001880 <HAL_ADC_MspInit+0x144>)
 80017de:	f002 ffa9 	bl	8004734 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80017e2:	2301      	movs	r3, #1
 80017e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017e6:	2303      	movs	r3, #3
 80017e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ea:	2300      	movs	r3, #0
 80017ec:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017ee:	f107 031c 	add.w	r3, r7, #28
 80017f2:	4619      	mov	r1, r3
 80017f4:	4823      	ldr	r0, [pc, #140]	@ (8001884 <HAL_ADC_MspInit+0x148>)
 80017f6:	f002 ff9d 	bl	8004734 <HAL_GPIO_Init>
    /* USER CODE BEGIN ADC2_MspInit 1 */

    /* USER CODE END ADC2_MspInit 1 */
  }

}
 80017fa:	e037      	b.n	800186c <HAL_ADC_MspInit+0x130>
  else if(hadc->Instance==ADC2)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	4a21      	ldr	r2, [pc, #132]	@ (8001888 <HAL_ADC_MspInit+0x14c>)
 8001802:	4293      	cmp	r3, r2
 8001804:	d132      	bne.n	800186c <HAL_ADC_MspInit+0x130>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001806:	4b1c      	ldr	r3, [pc, #112]	@ (8001878 <HAL_ADC_MspInit+0x13c>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	3301      	adds	r3, #1
 800180c:	4a1a      	ldr	r2, [pc, #104]	@ (8001878 <HAL_ADC_MspInit+0x13c>)
 800180e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001810:	4b19      	ldr	r3, [pc, #100]	@ (8001878 <HAL_ADC_MspInit+0x13c>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	2b01      	cmp	r3, #1
 8001816:	d10e      	bne.n	8001836 <HAL_ADC_MspInit+0xfa>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001818:	4b18      	ldr	r3, [pc, #96]	@ (800187c <HAL_ADC_MspInit+0x140>)
 800181a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800181e:	4a17      	ldr	r2, [pc, #92]	@ (800187c <HAL_ADC_MspInit+0x140>)
 8001820:	f043 0320 	orr.w	r3, r3, #32
 8001824:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8001828:	4b14      	ldr	r3, [pc, #80]	@ (800187c <HAL_ADC_MspInit+0x140>)
 800182a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800182e:	f003 0320 	and.w	r3, r3, #32
 8001832:	60fb      	str	r3, [r7, #12]
 8001834:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001836:	4b11      	ldr	r3, [pc, #68]	@ (800187c <HAL_ADC_MspInit+0x140>)
 8001838:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800183c:	4a0f      	ldr	r2, [pc, #60]	@ (800187c <HAL_ADC_MspInit+0x140>)
 800183e:	f043 0304 	orr.w	r3, r3, #4
 8001842:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001846:	4b0d      	ldr	r3, [pc, #52]	@ (800187c <HAL_ADC_MspInit+0x140>)
 8001848:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800184c:	f003 0304 	and.w	r3, r3, #4
 8001850:	60bb      	str	r3, [r7, #8]
 8001852:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001854:	2320      	movs	r3, #32
 8001856:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001858:	2303      	movs	r3, #3
 800185a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800185c:	2300      	movs	r3, #0
 800185e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001860:	f107 031c 	add.w	r3, r7, #28
 8001864:	4619      	mov	r1, r3
 8001866:	4806      	ldr	r0, [pc, #24]	@ (8001880 <HAL_ADC_MspInit+0x144>)
 8001868:	f002 ff64 	bl	8004734 <HAL_GPIO_Init>
}
 800186c:	bf00      	nop
 800186e:	3730      	adds	r7, #48	@ 0x30
 8001870:	46bd      	mov	sp, r7
 8001872:	bd80      	pop	{r7, pc}
 8001874:	40022000 	.word	0x40022000
 8001878:	240006f0 	.word	0x240006f0
 800187c:	58024400 	.word	0x58024400
 8001880:	58020800 	.word	0x58020800
 8001884:	58020000 	.word	0x58020000
 8001888:	40022100 	.word	0x40022100

0800188c <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b0b8      	sub	sp, #224	@ 0xe0
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001894:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001898:	2200      	movs	r2, #0
 800189a:	601a      	str	r2, [r3, #0]
 800189c:	605a      	str	r2, [r3, #4]
 800189e:	609a      	str	r2, [r3, #8]
 80018a0:	60da      	str	r2, [r3, #12]
 80018a2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80018a4:	f107 0310 	add.w	r3, r7, #16
 80018a8:	22b8      	movs	r2, #184	@ 0xb8
 80018aa:	2100      	movs	r1, #0
 80018ac:	4618      	mov	r0, r3
 80018ae:	f00f f923 	bl	8010af8 <memset>
  if(hfdcan->Instance==FDCAN1)
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	4a27      	ldr	r2, [pc, #156]	@ (8001954 <HAL_FDCAN_MspInit+0xc8>)
 80018b8:	4293      	cmp	r3, r2
 80018ba:	d146      	bne.n	800194a <HAL_FDCAN_MspInit+0xbe>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80018bc:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80018c0:	f04f 0300 	mov.w	r3, #0
 80018c4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 80018c8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80018cc:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80018ce:	f107 0310 	add.w	r3, r7, #16
 80018d2:	4618      	mov	r0, r3
 80018d4:	f006 fa60 	bl	8007d98 <HAL_RCCEx_PeriphCLKConfig>
 80018d8:	4603      	mov	r3, r0
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d001      	beq.n	80018e2 <HAL_FDCAN_MspInit+0x56>
    {
      Error_Handler();
 80018de:	f7ff ff0c 	bl	80016fa <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 80018e2:	4b1d      	ldr	r3, [pc, #116]	@ (8001958 <HAL_FDCAN_MspInit+0xcc>)
 80018e4:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80018e8:	4a1b      	ldr	r2, [pc, #108]	@ (8001958 <HAL_FDCAN_MspInit+0xcc>)
 80018ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80018ee:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 80018f2:	4b19      	ldr	r3, [pc, #100]	@ (8001958 <HAL_FDCAN_MspInit+0xcc>)
 80018f4:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80018f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80018fc:	60fb      	str	r3, [r7, #12]
 80018fe:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001900:	4b15      	ldr	r3, [pc, #84]	@ (8001958 <HAL_FDCAN_MspInit+0xcc>)
 8001902:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001906:	4a14      	ldr	r2, [pc, #80]	@ (8001958 <HAL_FDCAN_MspInit+0xcc>)
 8001908:	f043 0301 	orr.w	r3, r3, #1
 800190c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001910:	4b11      	ldr	r3, [pc, #68]	@ (8001958 <HAL_FDCAN_MspInit+0xcc>)
 8001912:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001916:	f003 0301 	and.w	r3, r3, #1
 800191a:	60bb      	str	r3, [r7, #8]
 800191c:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800191e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001922:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001926:	2302      	movs	r3, #2
 8001928:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800192c:	2300      	movs	r3, #0
 800192e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001932:	2300      	movs	r3, #0
 8001934:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001938:	2309      	movs	r3, #9
 800193a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800193e:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001942:	4619      	mov	r1, r3
 8001944:	4805      	ldr	r0, [pc, #20]	@ (800195c <HAL_FDCAN_MspInit+0xd0>)
 8001946:	f002 fef5 	bl	8004734 <HAL_GPIO_Init>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 800194a:	bf00      	nop
 800194c:	37e0      	adds	r7, #224	@ 0xe0
 800194e:	46bd      	mov	sp, r7
 8001950:	bd80      	pop	{r7, pc}
 8001952:	bf00      	nop
 8001954:	4000a000 	.word	0x4000a000
 8001958:	58024400 	.word	0x58024400
 800195c:	58020000 	.word	0x58020000

08001960 <HAL_OSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hospi: OSPI handle pointer
  * @retval None
  */
void HAL_OSPI_MspInit(OSPI_HandleTypeDef* hospi)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b08e      	sub	sp, #56	@ 0x38
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001968:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800196c:	2200      	movs	r2, #0
 800196e:	601a      	str	r2, [r3, #0]
 8001970:	605a      	str	r2, [r3, #4]
 8001972:	609a      	str	r2, [r3, #8]
 8001974:	60da      	str	r2, [r3, #12]
 8001976:	611a      	str	r2, [r3, #16]
  if(hospi->Instance==OCTOSPI1)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4a61      	ldr	r2, [pc, #388]	@ (8001b04 <HAL_OSPI_MspInit+0x1a4>)
 800197e:	4293      	cmp	r3, r2
 8001980:	f040 80bc 	bne.w	8001afc <HAL_OSPI_MspInit+0x19c>
  {
    /* USER CODE BEGIN OCTOSPI1_MspInit 0 */

    /* USER CODE END OCTOSPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_OCTOSPIM_CLK_ENABLE();
 8001984:	4b60      	ldr	r3, [pc, #384]	@ (8001b08 <HAL_OSPI_MspInit+0x1a8>)
 8001986:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800198a:	4a5f      	ldr	r2, [pc, #380]	@ (8001b08 <HAL_OSPI_MspInit+0x1a8>)
 800198c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001990:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 8001994:	4b5c      	ldr	r3, [pc, #368]	@ (8001b08 <HAL_OSPI_MspInit+0x1a8>)
 8001996:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800199a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800199e:	623b      	str	r3, [r7, #32]
 80019a0:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_OSPI1_CLK_ENABLE();
 80019a2:	4b59      	ldr	r3, [pc, #356]	@ (8001b08 <HAL_OSPI_MspInit+0x1a8>)
 80019a4:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80019a8:	4a57      	ldr	r2, [pc, #348]	@ (8001b08 <HAL_OSPI_MspInit+0x1a8>)
 80019aa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80019ae:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 80019b2:	4b55      	ldr	r3, [pc, #340]	@ (8001b08 <HAL_OSPI_MspInit+0x1a8>)
 80019b4:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80019b8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80019bc:	61fb      	str	r3, [r7, #28]
 80019be:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019c0:	4b51      	ldr	r3, [pc, #324]	@ (8001b08 <HAL_OSPI_MspInit+0x1a8>)
 80019c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80019c6:	4a50      	ldr	r2, [pc, #320]	@ (8001b08 <HAL_OSPI_MspInit+0x1a8>)
 80019c8:	f043 0301 	orr.w	r3, r3, #1
 80019cc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80019d0:	4b4d      	ldr	r3, [pc, #308]	@ (8001b08 <HAL_OSPI_MspInit+0x1a8>)
 80019d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80019d6:	f003 0301 	and.w	r3, r3, #1
 80019da:	61bb      	str	r3, [r7, #24]
 80019dc:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019de:	4b4a      	ldr	r3, [pc, #296]	@ (8001b08 <HAL_OSPI_MspInit+0x1a8>)
 80019e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80019e4:	4a48      	ldr	r2, [pc, #288]	@ (8001b08 <HAL_OSPI_MspInit+0x1a8>)
 80019e6:	f043 0302 	orr.w	r3, r3, #2
 80019ea:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80019ee:	4b46      	ldr	r3, [pc, #280]	@ (8001b08 <HAL_OSPI_MspInit+0x1a8>)
 80019f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80019f4:	f003 0302 	and.w	r3, r3, #2
 80019f8:	617b      	str	r3, [r7, #20]
 80019fa:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80019fc:	4b42      	ldr	r3, [pc, #264]	@ (8001b08 <HAL_OSPI_MspInit+0x1a8>)
 80019fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a02:	4a41      	ldr	r2, [pc, #260]	@ (8001b08 <HAL_OSPI_MspInit+0x1a8>)
 8001a04:	f043 0310 	orr.w	r3, r3, #16
 8001a08:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001a0c:	4b3e      	ldr	r3, [pc, #248]	@ (8001b08 <HAL_OSPI_MspInit+0x1a8>)
 8001a0e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a12:	f003 0310 	and.w	r3, r3, #16
 8001a16:	613b      	str	r3, [r7, #16]
 8001a18:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a1a:	4b3b      	ldr	r3, [pc, #236]	@ (8001b08 <HAL_OSPI_MspInit+0x1a8>)
 8001a1c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a20:	4a39      	ldr	r2, [pc, #228]	@ (8001b08 <HAL_OSPI_MspInit+0x1a8>)
 8001a22:	f043 0308 	orr.w	r3, r3, #8
 8001a26:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001a2a:	4b37      	ldr	r3, [pc, #220]	@ (8001b08 <HAL_OSPI_MspInit+0x1a8>)
 8001a2c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a30:	f003 0308 	and.w	r3, r3, #8
 8001a34:	60fb      	str	r3, [r7, #12]
 8001a36:	68fb      	ldr	r3, [r7, #12]
    PA7     ------> OCTOSPIM_P1_IO2
    PB2     ------> OCTOSPIM_P1_CLK
    PE11     ------> OCTOSPIM_P1_NCS
    PD12     ------> OCTOSPIM_P1_IO1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001a38:	2302      	movs	r3, #2
 8001a3a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a3c:	2302      	movs	r3, #2
 8001a3e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a40:	2300      	movs	r3, #0
 8001a42:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a44:	2303      	movs	r3, #3
 8001a46:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_OCTOSPIM_P1;
 8001a48:	2309      	movs	r3, #9
 8001a4a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a4c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a50:	4619      	mov	r1, r3
 8001a52:	482e      	ldr	r0, [pc, #184]	@ (8001b0c <HAL_OSPI_MspInit+0x1ac>)
 8001a54:	f002 fe6e 	bl	8004734 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001a58:	2304      	movs	r3, #4
 8001a5a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a5c:	2302      	movs	r3, #2
 8001a5e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a60:	2300      	movs	r3, #0
 8001a62:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a64:	2303      	movs	r3, #3
 8001a66:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_OCTOSPIM_P1;
 8001a68:	2306      	movs	r3, #6
 8001a6a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a6c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a70:	4619      	mov	r1, r3
 8001a72:	4826      	ldr	r0, [pc, #152]	@ (8001b0c <HAL_OSPI_MspInit+0x1ac>)
 8001a74:	f002 fe5e 	bl	8004734 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001a78:	2380      	movs	r3, #128	@ 0x80
 8001a7a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a7c:	2302      	movs	r3, #2
 8001a7e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a80:	2300      	movs	r3, #0
 8001a82:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a84:	2303      	movs	r3, #3
 8001a86:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 8001a88:	230a      	movs	r3, #10
 8001a8a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a8c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a90:	4619      	mov	r1, r3
 8001a92:	481e      	ldr	r0, [pc, #120]	@ (8001b0c <HAL_OSPI_MspInit+0x1ac>)
 8001a94:	f002 fe4e 	bl	8004734 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001a98:	2304      	movs	r3, #4
 8001a9a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a9c:	2302      	movs	r3, #2
 8001a9e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aa4:	2303      	movs	r3, #3
 8001aa6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_OCTOSPIM_P1;
 8001aa8:	2309      	movs	r3, #9
 8001aaa:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001aac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ab0:	4619      	mov	r1, r3
 8001ab2:	4817      	ldr	r0, [pc, #92]	@ (8001b10 <HAL_OSPI_MspInit+0x1b0>)
 8001ab4:	f002 fe3e 	bl	8004734 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001ab8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001abc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001abe:	2302      	movs	r3, #2
 8001ac0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ac6:	2303      	movs	r3, #3
 8001ac8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_OCTOSPIM_P1;
 8001aca:	230b      	movs	r3, #11
 8001acc:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001ace:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ad2:	4619      	mov	r1, r3
 8001ad4:	480f      	ldr	r0, [pc, #60]	@ (8001b14 <HAL_OSPI_MspInit+0x1b4>)
 8001ad6:	f002 fe2d 	bl	8004734 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001ada:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ade:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ae0:	2302      	movs	r3, #2
 8001ae2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ae8:	2303      	movs	r3, #3
 8001aea:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_OCTOSPIM_P1;
 8001aec:	2309      	movs	r3, #9
 8001aee:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001af0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001af4:	4619      	mov	r1, r3
 8001af6:	4808      	ldr	r0, [pc, #32]	@ (8001b18 <HAL_OSPI_MspInit+0x1b8>)
 8001af8:	f002 fe1c 	bl	8004734 <HAL_GPIO_Init>

    /* USER CODE END OCTOSPI1_MspInit 1 */

  }

}
 8001afc:	bf00      	nop
 8001afe:	3738      	adds	r7, #56	@ 0x38
 8001b00:	46bd      	mov	sp, r7
 8001b02:	bd80      	pop	{r7, pc}
 8001b04:	52005000 	.word	0x52005000
 8001b08:	58024400 	.word	0x58024400
 8001b0c:	58020000 	.word	0x58020000
 8001b10:	58020400 	.word	0x58020400
 8001b14:	58021000 	.word	0x58021000
 8001b18:	58020c00 	.word	0x58020c00

08001b1c <HAL_PSSI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpssi: PSSI handle pointer
  * @retval None
  */
void HAL_PSSI_MspInit(PSSI_HandleTypeDef* hpssi)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b08c      	sub	sp, #48	@ 0x30
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b24:	f107 031c 	add.w	r3, r7, #28
 8001b28:	2200      	movs	r2, #0
 8001b2a:	601a      	str	r2, [r3, #0]
 8001b2c:	605a      	str	r2, [r3, #4]
 8001b2e:	609a      	str	r2, [r3, #8]
 8001b30:	60da      	str	r2, [r3, #12]
 8001b32:	611a      	str	r2, [r3, #16]
  if(hpssi->Instance==PSSI)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	4a4a      	ldr	r2, [pc, #296]	@ (8001c64 <HAL_PSSI_MspInit+0x148>)
 8001b3a:	4293      	cmp	r3, r2
 8001b3c:	f040 808d 	bne.w	8001c5a <HAL_PSSI_MspInit+0x13e>
  {
    /* USER CODE BEGIN PSSI_MspInit 0 */

    /* USER CODE END PSSI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DCMI_PSSI_CLK_ENABLE();
 8001b40:	4b49      	ldr	r3, [pc, #292]	@ (8001c68 <HAL_PSSI_MspInit+0x14c>)
 8001b42:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8001b46:	4a48      	ldr	r2, [pc, #288]	@ (8001c68 <HAL_PSSI_MspInit+0x14c>)
 8001b48:	f043 0301 	orr.w	r3, r3, #1
 8001b4c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8001b50:	4b45      	ldr	r3, [pc, #276]	@ (8001c68 <HAL_PSSI_MspInit+0x14c>)
 8001b52:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8001b56:	f003 0301 	and.w	r3, r3, #1
 8001b5a:	61bb      	str	r3, [r7, #24]
 8001b5c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b5e:	4b42      	ldr	r3, [pc, #264]	@ (8001c68 <HAL_PSSI_MspInit+0x14c>)
 8001b60:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b64:	4a40      	ldr	r2, [pc, #256]	@ (8001c68 <HAL_PSSI_MspInit+0x14c>)
 8001b66:	f043 0301 	orr.w	r3, r3, #1
 8001b6a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001b6e:	4b3e      	ldr	r3, [pc, #248]	@ (8001c68 <HAL_PSSI_MspInit+0x14c>)
 8001b70:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b74:	f003 0301 	and.w	r3, r3, #1
 8001b78:	617b      	str	r3, [r7, #20]
 8001b7a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b7c:	4b3a      	ldr	r3, [pc, #232]	@ (8001c68 <HAL_PSSI_MspInit+0x14c>)
 8001b7e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b82:	4a39      	ldr	r2, [pc, #228]	@ (8001c68 <HAL_PSSI_MspInit+0x14c>)
 8001b84:	f043 0304 	orr.w	r3, r3, #4
 8001b88:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001b8c:	4b36      	ldr	r3, [pc, #216]	@ (8001c68 <HAL_PSSI_MspInit+0x14c>)
 8001b8e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b92:	f003 0304 	and.w	r3, r3, #4
 8001b96:	613b      	str	r3, [r7, #16]
 8001b98:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b9a:	4b33      	ldr	r3, [pc, #204]	@ (8001c68 <HAL_PSSI_MspInit+0x14c>)
 8001b9c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ba0:	4a31      	ldr	r2, [pc, #196]	@ (8001c68 <HAL_PSSI_MspInit+0x14c>)
 8001ba2:	f043 0308 	orr.w	r3, r3, #8
 8001ba6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001baa:	4b2f      	ldr	r3, [pc, #188]	@ (8001c68 <HAL_PSSI_MspInit+0x14c>)
 8001bac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001bb0:	f003 0308 	and.w	r3, r3, #8
 8001bb4:	60fb      	str	r3, [r7, #12]
 8001bb6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bb8:	4b2b      	ldr	r3, [pc, #172]	@ (8001c68 <HAL_PSSI_MspInit+0x14c>)
 8001bba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001bbe:	4a2a      	ldr	r2, [pc, #168]	@ (8001c68 <HAL_PSSI_MspInit+0x14c>)
 8001bc0:	f043 0302 	orr.w	r3, r3, #2
 8001bc4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001bc8:	4b27      	ldr	r3, [pc, #156]	@ (8001c68 <HAL_PSSI_MspInit+0x14c>)
 8001bca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001bce:	f003 0302 	and.w	r3, r3, #2
 8001bd2:	60bb      	str	r3, [r7, #8]
 8001bd4:	68bb      	ldr	r3, [r7, #8]
    PD3     ------> PSSI_D5
    PB7     ------> PSSI_RDY
    PB8     ------> PSSI_D6
    PB9     ------> PSSI_D7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8001bd6:	2350      	movs	r3, #80	@ 0x50
 8001bd8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bda:	2302      	movs	r3, #2
 8001bdc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bde:	2300      	movs	r3, #0
 8001be0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001be2:	2300      	movs	r3, #0
 8001be4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_PSSI;
 8001be6:	230d      	movs	r3, #13
 8001be8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bea:	f107 031c 	add.w	r3, r7, #28
 8001bee:	4619      	mov	r1, r3
 8001bf0:	481e      	ldr	r0, [pc, #120]	@ (8001c6c <HAL_PSSI_MspInit+0x150>)
 8001bf2:	f002 fd9f 	bl	8004734 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 8001bf6:	f44f 633c 	mov.w	r3, #3008	@ 0xbc0
 8001bfa:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bfc:	2302      	movs	r3, #2
 8001bfe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c00:	2300      	movs	r3, #0
 8001c02:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c04:	2300      	movs	r3, #0
 8001c06:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_PSSI;
 8001c08:	230d      	movs	r3, #13
 8001c0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c0c:	f107 031c 	add.w	r3, r7, #28
 8001c10:	4619      	mov	r1, r3
 8001c12:	4817      	ldr	r0, [pc, #92]	@ (8001c70 <HAL_PSSI_MspInit+0x154>)
 8001c14:	f002 fd8e 	bl	8004734 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001c18:	2308      	movs	r3, #8
 8001c1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c1c:	2302      	movs	r3, #2
 8001c1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c20:	2300      	movs	r3, #0
 8001c22:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c24:	2300      	movs	r3, #0
 8001c26:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_PSSI;
 8001c28:	230d      	movs	r3, #13
 8001c2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c2c:	f107 031c 	add.w	r3, r7, #28
 8001c30:	4619      	mov	r1, r3
 8001c32:	4810      	ldr	r0, [pc, #64]	@ (8001c74 <HAL_PSSI_MspInit+0x158>)
 8001c34:	f002 fd7e 	bl	8004734 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8001c38:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8001c3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c3e:	2302      	movs	r3, #2
 8001c40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c42:	2300      	movs	r3, #0
 8001c44:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c46:	2300      	movs	r3, #0
 8001c48:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_PSSI;
 8001c4a:	230d      	movs	r3, #13
 8001c4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c4e:	f107 031c 	add.w	r3, r7, #28
 8001c52:	4619      	mov	r1, r3
 8001c54:	4808      	ldr	r0, [pc, #32]	@ (8001c78 <HAL_PSSI_MspInit+0x15c>)
 8001c56:	f002 fd6d 	bl	8004734 <HAL_GPIO_Init>

    /* USER CODE END PSSI_MspInit 1 */

  }

}
 8001c5a:	bf00      	nop
 8001c5c:	3730      	adds	r7, #48	@ 0x30
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	48020400 	.word	0x48020400
 8001c68:	58024400 	.word	0x58024400
 8001c6c:	58020000 	.word	0x58020000
 8001c70:	58020800 	.word	0x58020800
 8001c74:	58020c00 	.word	0x58020c00
 8001c78:	58020400 	.word	0x58020400

08001c7c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b0be      	sub	sp, #248	@ 0xf8
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c84:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001c88:	2200      	movs	r2, #0
 8001c8a:	601a      	str	r2, [r3, #0]
 8001c8c:	605a      	str	r2, [r3, #4]
 8001c8e:	609a      	str	r2, [r3, #8]
 8001c90:	60da      	str	r2, [r3, #12]
 8001c92:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001c94:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001c98:	22b8      	movs	r2, #184	@ 0xb8
 8001c9a:	2100      	movs	r1, #0
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	f00e ff2b 	bl	8010af8 <memset>
  if(hspi->Instance==SPI1)
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	4a98      	ldr	r2, [pc, #608]	@ (8001f08 <HAL_SPI_MspInit+0x28c>)
 8001ca8:	4293      	cmp	r3, r2
 8001caa:	d16a      	bne.n	8001d82 <HAL_SPI_MspInit+0x106>

    /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8001cac:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001cb0:	f04f 0300 	mov.w	r3, #0
 8001cb4:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001cbe:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	f006 f868 	bl	8007d98 <HAL_RCCEx_PeriphCLKConfig>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d001      	beq.n	8001cd2 <HAL_SPI_MspInit+0x56>
    {
      Error_Handler();
 8001cce:	f7ff fd14 	bl	80016fa <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001cd2:	4b8e      	ldr	r3, [pc, #568]	@ (8001f0c <HAL_SPI_MspInit+0x290>)
 8001cd4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001cd8:	4a8c      	ldr	r2, [pc, #560]	@ (8001f0c <HAL_SPI_MspInit+0x290>)
 8001cda:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001cde:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001ce2:	4b8a      	ldr	r3, [pc, #552]	@ (8001f0c <HAL_SPI_MspInit+0x290>)
 8001ce4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001ce8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001cec:	627b      	str	r3, [r7, #36]	@ 0x24
 8001cee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001cf0:	4b86      	ldr	r3, [pc, #536]	@ (8001f0c <HAL_SPI_MspInit+0x290>)
 8001cf2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001cf6:	4a85      	ldr	r2, [pc, #532]	@ (8001f0c <HAL_SPI_MspInit+0x290>)
 8001cf8:	f043 0308 	orr.w	r3, r3, #8
 8001cfc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001d00:	4b82      	ldr	r3, [pc, #520]	@ (8001f0c <HAL_SPI_MspInit+0x290>)
 8001d02:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d06:	f003 0308 	and.w	r3, r3, #8
 8001d0a:	623b      	str	r3, [r7, #32]
 8001d0c:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d0e:	4b7f      	ldr	r3, [pc, #508]	@ (8001f0c <HAL_SPI_MspInit+0x290>)
 8001d10:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d14:	4a7d      	ldr	r2, [pc, #500]	@ (8001f0c <HAL_SPI_MspInit+0x290>)
 8001d16:	f043 0302 	orr.w	r3, r3, #2
 8001d1a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001d1e:	4b7b      	ldr	r3, [pc, #492]	@ (8001f0c <HAL_SPI_MspInit+0x290>)
 8001d20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d24:	f003 0302 	and.w	r3, r3, #2
 8001d28:	61fb      	str	r3, [r7, #28]
 8001d2a:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PD7     ------> SPI1_MOSI
    PB3(JTDO/TRACESWO)     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001d2c:	2380      	movs	r3, #128	@ 0x80
 8001d2e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d32:	2302      	movs	r3, #2
 8001d34:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001d44:	2305      	movs	r3, #5
 8001d46:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d4a:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001d4e:	4619      	mov	r1, r3
 8001d50:	486f      	ldr	r0, [pc, #444]	@ (8001f10 <HAL_SPI_MspInit+0x294>)
 8001d52:	f002 fcef 	bl	8004734 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001d56:	2308      	movs	r3, #8
 8001d58:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d5c:	2302      	movs	r3, #2
 8001d5e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d62:	2300      	movs	r3, #0
 8001d64:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d68:	2300      	movs	r3, #0
 8001d6a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001d6e:	2305      	movs	r3, #5
 8001d70:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d74:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001d78:	4619      	mov	r1, r3
 8001d7a:	4866      	ldr	r0, [pc, #408]	@ (8001f14 <HAL_SPI_MspInit+0x298>)
 8001d7c:	f002 fcda 	bl	8004734 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI3_MspInit 1 */

    /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001d80:	e0bd      	b.n	8001efe <HAL_SPI_MspInit+0x282>
  else if(hspi->Instance==SPI2)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	4a64      	ldr	r2, [pc, #400]	@ (8001f18 <HAL_SPI_MspInit+0x29c>)
 8001d88:	4293      	cmp	r3, r2
 8001d8a:	d16c      	bne.n	8001e66 <HAL_SPI_MspInit+0x1ea>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8001d8c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001d90:	f04f 0300 	mov.w	r3, #0
 8001d94:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001d9e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001da2:	4618      	mov	r0, r3
 8001da4:	f005 fff8 	bl	8007d98 <HAL_RCCEx_PeriphCLKConfig>
 8001da8:	4603      	mov	r3, r0
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d001      	beq.n	8001db2 <HAL_SPI_MspInit+0x136>
      Error_Handler();
 8001dae:	f7ff fca4 	bl	80016fa <Error_Handler>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001db2:	4b56      	ldr	r3, [pc, #344]	@ (8001f0c <HAL_SPI_MspInit+0x290>)
 8001db4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001db8:	4a54      	ldr	r2, [pc, #336]	@ (8001f0c <HAL_SPI_MspInit+0x290>)
 8001dba:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001dbe:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001dc2:	4b52      	ldr	r3, [pc, #328]	@ (8001f0c <HAL_SPI_MspInit+0x290>)
 8001dc4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001dc8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001dcc:	61bb      	str	r3, [r7, #24]
 8001dce:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dd0:	4b4e      	ldr	r3, [pc, #312]	@ (8001f0c <HAL_SPI_MspInit+0x290>)
 8001dd2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001dd6:	4a4d      	ldr	r2, [pc, #308]	@ (8001f0c <HAL_SPI_MspInit+0x290>)
 8001dd8:	f043 0302 	orr.w	r3, r3, #2
 8001ddc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001de0:	4b4a      	ldr	r3, [pc, #296]	@ (8001f0c <HAL_SPI_MspInit+0x290>)
 8001de2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001de6:	f003 0302 	and.w	r3, r3, #2
 8001dea:	617b      	str	r3, [r7, #20]
 8001dec:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dee:	4b47      	ldr	r3, [pc, #284]	@ (8001f0c <HAL_SPI_MspInit+0x290>)
 8001df0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001df4:	4a45      	ldr	r2, [pc, #276]	@ (8001f0c <HAL_SPI_MspInit+0x290>)
 8001df6:	f043 0301 	orr.w	r3, r3, #1
 8001dfa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001dfe:	4b43      	ldr	r3, [pc, #268]	@ (8001f0c <HAL_SPI_MspInit+0x290>)
 8001e00:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e04:	f003 0301 	and.w	r3, r3, #1
 8001e08:	613b      	str	r3, [r7, #16]
 8001e0a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001e0c:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001e10:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e14:	2302      	movs	r3, #2
 8001e16:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e20:	2300      	movs	r3, #0
 8001e22:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001e26:	2305      	movs	r3, #5
 8001e28:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e2c:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001e30:	4619      	mov	r1, r3
 8001e32:	4838      	ldr	r0, [pc, #224]	@ (8001f14 <HAL_SPI_MspInit+0x298>)
 8001e34:	f002 fc7e 	bl	8004734 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001e38:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001e3c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e40:	2302      	movs	r3, #2
 8001e42:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e46:	2300      	movs	r3, #0
 8001e48:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001e52:	2305      	movs	r3, #5
 8001e54:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e58:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001e5c:	4619      	mov	r1, r3
 8001e5e:	482f      	ldr	r0, [pc, #188]	@ (8001f1c <HAL_SPI_MspInit+0x2a0>)
 8001e60:	f002 fc68 	bl	8004734 <HAL_GPIO_Init>
}
 8001e64:	e04b      	b.n	8001efe <HAL_SPI_MspInit+0x282>
  else if(hspi->Instance==SPI3)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	4a2d      	ldr	r2, [pc, #180]	@ (8001f20 <HAL_SPI_MspInit+0x2a4>)
 8001e6c:	4293      	cmp	r3, r2
 8001e6e:	d146      	bne.n	8001efe <HAL_SPI_MspInit+0x282>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 8001e70:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001e74:	f04f 0300 	mov.w	r3, #0
 8001e78:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001e82:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001e86:	4618      	mov	r0, r3
 8001e88:	f005 ff86 	bl	8007d98 <HAL_RCCEx_PeriphCLKConfig>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d001      	beq.n	8001e96 <HAL_SPI_MspInit+0x21a>
      Error_Handler();
 8001e92:	f7ff fc32 	bl	80016fa <Error_Handler>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001e96:	4b1d      	ldr	r3, [pc, #116]	@ (8001f0c <HAL_SPI_MspInit+0x290>)
 8001e98:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001e9c:	4a1b      	ldr	r2, [pc, #108]	@ (8001f0c <HAL_SPI_MspInit+0x290>)
 8001e9e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001ea2:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001ea6:	4b19      	ldr	r3, [pc, #100]	@ (8001f0c <HAL_SPI_MspInit+0x290>)
 8001ea8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001eac:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001eb0:	60fb      	str	r3, [r7, #12]
 8001eb2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001eb4:	4b15      	ldr	r3, [pc, #84]	@ (8001f0c <HAL_SPI_MspInit+0x290>)
 8001eb6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001eba:	4a14      	ldr	r2, [pc, #80]	@ (8001f0c <HAL_SPI_MspInit+0x290>)
 8001ebc:	f043 0304 	orr.w	r3, r3, #4
 8001ec0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001ec4:	4b11      	ldr	r3, [pc, #68]	@ (8001f0c <HAL_SPI_MspInit+0x290>)
 8001ec6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001eca:	f003 0304 	and.w	r3, r3, #4
 8001ece:	60bb      	str	r3, [r7, #8]
 8001ed0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8001ed2:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001ed6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eda:	2302      	movs	r3, #2
 8001edc:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001eec:	2306      	movs	r3, #6
 8001eee:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ef2:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001ef6:	4619      	mov	r1, r3
 8001ef8:	480a      	ldr	r0, [pc, #40]	@ (8001f24 <HAL_SPI_MspInit+0x2a8>)
 8001efa:	f002 fc1b 	bl	8004734 <HAL_GPIO_Init>
}
 8001efe:	bf00      	nop
 8001f00:	37f8      	adds	r7, #248	@ 0xf8
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bd80      	pop	{r7, pc}
 8001f06:	bf00      	nop
 8001f08:	40013000 	.word	0x40013000
 8001f0c:	58024400 	.word	0x58024400
 8001f10:	58020c00 	.word	0x58020c00
 8001f14:	58020400 	.word	0x58020400
 8001f18:	40003800 	.word	0x40003800
 8001f1c:	58020000 	.word	0x58020000
 8001f20:	40003c00 	.word	0x40003c00
 8001f24:	58020800 	.word	0x58020800

08001f28 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	b085      	sub	sp, #20
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4a16      	ldr	r2, [pc, #88]	@ (8001f90 <HAL_TIM_PWM_MspInit+0x68>)
 8001f36:	4293      	cmp	r3, r2
 8001f38:	d10f      	bne.n	8001f5a <HAL_TIM_PWM_MspInit+0x32>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001f3a:	4b16      	ldr	r3, [pc, #88]	@ (8001f94 <HAL_TIM_PWM_MspInit+0x6c>)
 8001f3c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001f40:	4a14      	ldr	r2, [pc, #80]	@ (8001f94 <HAL_TIM_PWM_MspInit+0x6c>)
 8001f42:	f043 0301 	orr.w	r3, r3, #1
 8001f46:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001f4a:	4b12      	ldr	r3, [pc, #72]	@ (8001f94 <HAL_TIM_PWM_MspInit+0x6c>)
 8001f4c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001f50:	f003 0301 	and.w	r3, r3, #1
 8001f54:	60fb      	str	r3, [r7, #12]
 8001f56:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM15_MspInit 1 */

    /* USER CODE END TIM15_MspInit 1 */
  }

}
 8001f58:	e013      	b.n	8001f82 <HAL_TIM_PWM_MspInit+0x5a>
  else if(htim_pwm->Instance==TIM15)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	4a0e      	ldr	r2, [pc, #56]	@ (8001f98 <HAL_TIM_PWM_MspInit+0x70>)
 8001f60:	4293      	cmp	r3, r2
 8001f62:	d10e      	bne.n	8001f82 <HAL_TIM_PWM_MspInit+0x5a>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8001f64:	4b0b      	ldr	r3, [pc, #44]	@ (8001f94 <HAL_TIM_PWM_MspInit+0x6c>)
 8001f66:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001f6a:	4a0a      	ldr	r2, [pc, #40]	@ (8001f94 <HAL_TIM_PWM_MspInit+0x6c>)
 8001f6c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f70:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001f74:	4b07      	ldr	r3, [pc, #28]	@ (8001f94 <HAL_TIM_PWM_MspInit+0x6c>)
 8001f76:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001f7a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f7e:	60bb      	str	r3, [r7, #8]
 8001f80:	68bb      	ldr	r3, [r7, #8]
}
 8001f82:	bf00      	nop
 8001f84:	3714      	adds	r7, #20
 8001f86:	46bd      	mov	sp, r7
 8001f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8c:	4770      	bx	lr
 8001f8e:	bf00      	nop
 8001f90:	40010000 	.word	0x40010000
 8001f94:	58024400 	.word	0x58024400
 8001f98:	40014000 	.word	0x40014000

08001f9c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b08a      	sub	sp, #40	@ 0x28
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fa4:	f107 0314 	add.w	r3, r7, #20
 8001fa8:	2200      	movs	r2, #0
 8001faa:	601a      	str	r2, [r3, #0]
 8001fac:	605a      	str	r2, [r3, #4]
 8001fae:	609a      	str	r2, [r3, #8]
 8001fb0:	60da      	str	r2, [r3, #12]
 8001fb2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	4a25      	ldr	r2, [pc, #148]	@ (8002050 <HAL_TIM_MspPostInit+0xb4>)
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d120      	bne.n	8002000 <HAL_TIM_MspPostInit+0x64>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001fbe:	4b25      	ldr	r3, [pc, #148]	@ (8002054 <HAL_TIM_MspPostInit+0xb8>)
 8001fc0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001fc4:	4a23      	ldr	r2, [pc, #140]	@ (8002054 <HAL_TIM_MspPostInit+0xb8>)
 8001fc6:	f043 0310 	orr.w	r3, r3, #16
 8001fca:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001fce:	4b21      	ldr	r3, [pc, #132]	@ (8002054 <HAL_TIM_MspPostInit+0xb8>)
 8001fd0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001fd4:	f003 0310 	and.w	r3, r3, #16
 8001fd8:	613b      	str	r3, [r7, #16]
 8001fda:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PE13     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001fdc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001fe0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fe2:	2302      	movs	r3, #2
 8001fe4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fea:	2300      	movs	r3, #0
 8001fec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001fee:	2301      	movs	r3, #1
 8001ff0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001ff2:	f107 0314 	add.w	r3, r7, #20
 8001ff6:	4619      	mov	r1, r3
 8001ff8:	4817      	ldr	r0, [pc, #92]	@ (8002058 <HAL_TIM_MspPostInit+0xbc>)
 8001ffa:	f002 fb9b 	bl	8004734 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM15_MspPostInit 1 */

    /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 8001ffe:	e023      	b.n	8002048 <HAL_TIM_MspPostInit+0xac>
  else if(htim->Instance==TIM15)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4a15      	ldr	r2, [pc, #84]	@ (800205c <HAL_TIM_MspPostInit+0xc0>)
 8002006:	4293      	cmp	r3, r2
 8002008:	d11e      	bne.n	8002048 <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800200a:	4b12      	ldr	r3, [pc, #72]	@ (8002054 <HAL_TIM_MspPostInit+0xb8>)
 800200c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002010:	4a10      	ldr	r2, [pc, #64]	@ (8002054 <HAL_TIM_MspPostInit+0xb8>)
 8002012:	f043 0310 	orr.w	r3, r3, #16
 8002016:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800201a:	4b0e      	ldr	r3, [pc, #56]	@ (8002054 <HAL_TIM_MspPostInit+0xb8>)
 800201c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002020:	f003 0310 	and.w	r3, r3, #16
 8002024:	60fb      	str	r3, [r7, #12]
 8002026:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8002028:	2360      	movs	r3, #96	@ 0x60
 800202a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800202c:	2302      	movs	r3, #2
 800202e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002030:	2300      	movs	r3, #0
 8002032:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002034:	2300      	movs	r3, #0
 8002036:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM15;
 8002038:	2304      	movs	r3, #4
 800203a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800203c:	f107 0314 	add.w	r3, r7, #20
 8002040:	4619      	mov	r1, r3
 8002042:	4805      	ldr	r0, [pc, #20]	@ (8002058 <HAL_TIM_MspPostInit+0xbc>)
 8002044:	f002 fb76 	bl	8004734 <HAL_GPIO_Init>
}
 8002048:	bf00      	nop
 800204a:	3728      	adds	r7, #40	@ 0x28
 800204c:	46bd      	mov	sp, r7
 800204e:	bd80      	pop	{r7, pc}
 8002050:	40010000 	.word	0x40010000
 8002054:	58024400 	.word	0x58024400
 8002058:	58021000 	.word	0x58021000
 800205c:	40014000 	.word	0x40014000

08002060 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b0ba      	sub	sp, #232	@ 0xe8
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002068:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800206c:	2200      	movs	r2, #0
 800206e:	601a      	str	r2, [r3, #0]
 8002070:	605a      	str	r2, [r3, #4]
 8002072:	609a      	str	r2, [r3, #8]
 8002074:	60da      	str	r2, [r3, #12]
 8002076:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002078:	f107 0318 	add.w	r3, r7, #24
 800207c:	22b8      	movs	r2, #184	@ 0xb8
 800207e:	2100      	movs	r1, #0
 8002080:	4618      	mov	r0, r3
 8002082:	f00e fd39 	bl	8010af8 <memset>
  if(huart->Instance==UART4)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	4a4c      	ldr	r2, [pc, #304]	@ (80021bc <HAL_UART_MspInit+0x15c>)
 800208c:	4293      	cmp	r3, r2
 800208e:	d146      	bne.n	800211e <HAL_UART_MspInit+0xbe>

    /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8002090:	f04f 0202 	mov.w	r2, #2
 8002094:	f04f 0300 	mov.w	r3, #0
 8002098:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 800209c:	2300      	movs	r3, #0
 800209e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80020a2:	f107 0318 	add.w	r3, r7, #24
 80020a6:	4618      	mov	r0, r3
 80020a8:	f005 fe76 	bl	8007d98 <HAL_RCCEx_PeriphCLKConfig>
 80020ac:	4603      	mov	r3, r0
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d001      	beq.n	80020b6 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 80020b2:	f7ff fb22 	bl	80016fa <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80020b6:	4b42      	ldr	r3, [pc, #264]	@ (80021c0 <HAL_UART_MspInit+0x160>)
 80020b8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80020bc:	4a40      	ldr	r2, [pc, #256]	@ (80021c0 <HAL_UART_MspInit+0x160>)
 80020be:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80020c2:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80020c6:	4b3e      	ldr	r3, [pc, #248]	@ (80021c0 <HAL_UART_MspInit+0x160>)
 80020c8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80020cc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80020d0:	617b      	str	r3, [r7, #20]
 80020d2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80020d4:	4b3a      	ldr	r3, [pc, #232]	@ (80021c0 <HAL_UART_MspInit+0x160>)
 80020d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80020da:	4a39      	ldr	r2, [pc, #228]	@ (80021c0 <HAL_UART_MspInit+0x160>)
 80020dc:	f043 0308 	orr.w	r3, r3, #8
 80020e0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80020e4:	4b36      	ldr	r3, [pc, #216]	@ (80021c0 <HAL_UART_MspInit+0x160>)
 80020e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80020ea:	f003 0308 	and.w	r3, r3, #8
 80020ee:	613b      	str	r3, [r7, #16]
 80020f0:	693b      	ldr	r3, [r7, #16]
    /**UART4 GPIO Configuration
    PD0     ------> UART4_RX
    PD1     ------> UART4_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80020f2:	2303      	movs	r3, #3
 80020f4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020f8:	2302      	movs	r3, #2
 80020fa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020fe:	2300      	movs	r3, #0
 8002100:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002104:	2300      	movs	r3, #0
 8002106:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800210a:	2308      	movs	r3, #8
 800210c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002110:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002114:	4619      	mov	r1, r3
 8002116:	482b      	ldr	r0, [pc, #172]	@ (80021c4 <HAL_UART_MspInit+0x164>)
 8002118:	f002 fb0c 	bl	8004734 <HAL_GPIO_Init>
    /* USER CODE BEGIN UART8_MspInit 1 */

    /* USER CODE END UART8_MspInit 1 */
  }

}
 800211c:	e04a      	b.n	80021b4 <HAL_UART_MspInit+0x154>
  else if(huart->Instance==UART8)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	4a29      	ldr	r2, [pc, #164]	@ (80021c8 <HAL_UART_MspInit+0x168>)
 8002124:	4293      	cmp	r3, r2
 8002126:	d145      	bne.n	80021b4 <HAL_UART_MspInit+0x154>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART8;
 8002128:	f04f 0202 	mov.w	r2, #2
 800212c:	f04f 0300 	mov.w	r3, #0
 8002130:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002134:	2300      	movs	r3, #0
 8002136:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800213a:	f107 0318 	add.w	r3, r7, #24
 800213e:	4618      	mov	r0, r3
 8002140:	f005 fe2a 	bl	8007d98 <HAL_RCCEx_PeriphCLKConfig>
 8002144:	4603      	mov	r3, r0
 8002146:	2b00      	cmp	r3, #0
 8002148:	d001      	beq.n	800214e <HAL_UART_MspInit+0xee>
      Error_Handler();
 800214a:	f7ff fad6 	bl	80016fa <Error_Handler>
    __HAL_RCC_UART8_CLK_ENABLE();
 800214e:	4b1c      	ldr	r3, [pc, #112]	@ (80021c0 <HAL_UART_MspInit+0x160>)
 8002150:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002154:	4a1a      	ldr	r2, [pc, #104]	@ (80021c0 <HAL_UART_MspInit+0x160>)
 8002156:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800215a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800215e:	4b18      	ldr	r3, [pc, #96]	@ (80021c0 <HAL_UART_MspInit+0x160>)
 8002160:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002164:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002168:	60fb      	str	r3, [r7, #12]
 800216a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800216c:	4b14      	ldr	r3, [pc, #80]	@ (80021c0 <HAL_UART_MspInit+0x160>)
 800216e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002172:	4a13      	ldr	r2, [pc, #76]	@ (80021c0 <HAL_UART_MspInit+0x160>)
 8002174:	f043 0310 	orr.w	r3, r3, #16
 8002178:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800217c:	4b10      	ldr	r3, [pc, #64]	@ (80021c0 <HAL_UART_MspInit+0x160>)
 800217e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002182:	f003 0310 	and.w	r3, r3, #16
 8002186:	60bb      	str	r3, [r7, #8]
 8002188:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800218a:	2303      	movs	r3, #3
 800218c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002190:	2302      	movs	r3, #2
 8002192:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002196:	2300      	movs	r3, #0
 8002198:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800219c:	2300      	movs	r3, #0
 800219e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 80021a2:	2308      	movs	r3, #8
 80021a4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80021a8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80021ac:	4619      	mov	r1, r3
 80021ae:	4807      	ldr	r0, [pc, #28]	@ (80021cc <HAL_UART_MspInit+0x16c>)
 80021b0:	f002 fac0 	bl	8004734 <HAL_GPIO_Init>
}
 80021b4:	bf00      	nop
 80021b6:	37e8      	adds	r7, #232	@ 0xe8
 80021b8:	46bd      	mov	sp, r7
 80021ba:	bd80      	pop	{r7, pc}
 80021bc:	40004c00 	.word	0x40004c00
 80021c0:	58024400 	.word	0x58024400
 80021c4:	58020c00 	.word	0x58020c00
 80021c8:	40007c00 	.word	0x40007c00
 80021cc:	58021000 	.word	0x58021000

080021d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80021d0:	b480      	push	{r7}
 80021d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80021d4:	bf00      	nop
 80021d6:	e7fd      	b.n	80021d4 <NMI_Handler+0x4>

080021d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021d8:	b480      	push	{r7}
 80021da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021dc:	bf00      	nop
 80021de:	e7fd      	b.n	80021dc <HardFault_Handler+0x4>

080021e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80021e0:	b480      	push	{r7}
 80021e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021e4:	bf00      	nop
 80021e6:	e7fd      	b.n	80021e4 <MemManage_Handler+0x4>

080021e8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021e8:	b480      	push	{r7}
 80021ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021ec:	bf00      	nop
 80021ee:	e7fd      	b.n	80021ec <BusFault_Handler+0x4>

080021f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021f0:	b480      	push	{r7}
 80021f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021f4:	bf00      	nop
 80021f6:	e7fd      	b.n	80021f4 <UsageFault_Handler+0x4>

080021f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80021f8:	b480      	push	{r7}
 80021fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80021fc:	bf00      	nop
 80021fe:	46bd      	mov	sp, r7
 8002200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002204:	4770      	bx	lr

08002206 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002206:	b480      	push	{r7}
 8002208:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800220a:	bf00      	nop
 800220c:	46bd      	mov	sp, r7
 800220e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002212:	4770      	bx	lr

08002214 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002214:	b480      	push	{r7}
 8002216:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002218:	bf00      	nop
 800221a:	46bd      	mov	sp, r7
 800221c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002220:	4770      	bx	lr

08002222 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002222:	b580      	push	{r7, lr}
 8002224:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002226:	f000 fa03 	bl	8002630 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800222a:	bf00      	nop
 800222c:	bd80      	pop	{r7, pc}
	...

08002230 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
 8002234:	4802      	ldr	r0, [pc, #8]	@ (8002240 <OTG_HS_IRQHandler+0x10>)
 8002236:	f003 fc5c 	bl	8005af2 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 800223a:	bf00      	nop
 800223c:	bd80      	pop	{r7, pc}
 800223e:	bf00      	nop
 8002240:	24000be0 	.word	0x24000be0

08002244 <EXTI15_10_IRQHandler>:

/* USER CODE BEGIN 1 */
void EXTI15_10_IRQHandler(void)
{
 8002244:	b598      	push	{r3, r4, r7, lr}
 8002246:	af00      	add	r7, sp, #0
  /* 1. Handle Encoder A (PD11) */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_11) != RESET)
 8002248:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800224c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002250:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002254:	2b00      	cmp	r3, #0
 8002256:	d01f      	beq.n	8002298 <EXTI15_10_IRQHandler+0x54>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_11);
 8002258:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800225c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002260:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    // Encoder logic here...
    if (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_11) != HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_13)) {
 8002264:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002268:	4830      	ldr	r0, [pc, #192]	@ (800232c <EXTI15_10_IRQHandler+0xe8>)
 800226a:	f002 fc0b 	bl	8004a84 <HAL_GPIO_ReadPin>
 800226e:	4603      	mov	r3, r0
 8002270:	461c      	mov	r4, r3
 8002272:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002276:	482d      	ldr	r0, [pc, #180]	@ (800232c <EXTI15_10_IRQHandler+0xe8>)
 8002278:	f002 fc04 	bl	8004a84 <HAL_GPIO_ReadPin>
 800227c:	4603      	mov	r3, r0
 800227e:	429c      	cmp	r4, r3
 8002280:	d005      	beq.n	800228e <EXTI15_10_IRQHandler+0x4a>
      encoder_value++;
 8002282:	4b2b      	ldr	r3, [pc, #172]	@ (8002330 <EXTI15_10_IRQHandler+0xec>)
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	3301      	adds	r3, #1
 8002288:	4a29      	ldr	r2, [pc, #164]	@ (8002330 <EXTI15_10_IRQHandler+0xec>)
 800228a:	6013      	str	r3, [r2, #0]
 800228c:	e004      	b.n	8002298 <EXTI15_10_IRQHandler+0x54>
    } else {
      encoder_value--;
 800228e:	4b28      	ldr	r3, [pc, #160]	@ (8002330 <EXTI15_10_IRQHandler+0xec>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	3b01      	subs	r3, #1
 8002294:	4a26      	ldr	r2, [pc, #152]	@ (8002330 <EXTI15_10_IRQHandler+0xec>)
 8002296:	6013      	str	r3, [r2, #0]
    }
  }

  /* 2. Handle Encoder B (PD13) */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_13) != RESET)
 8002298:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800229c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022a0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d01f      	beq.n	80022e8 <EXTI15_10_IRQHandler+0xa4>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_13);
 80022a8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80022ac:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80022b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    // Encoder logic here...
    if (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_11) == HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_13)) {
 80022b4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80022b8:	481c      	ldr	r0, [pc, #112]	@ (800232c <EXTI15_10_IRQHandler+0xe8>)
 80022ba:	f002 fbe3 	bl	8004a84 <HAL_GPIO_ReadPin>
 80022be:	4603      	mov	r3, r0
 80022c0:	461c      	mov	r4, r3
 80022c2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80022c6:	4819      	ldr	r0, [pc, #100]	@ (800232c <EXTI15_10_IRQHandler+0xe8>)
 80022c8:	f002 fbdc 	bl	8004a84 <HAL_GPIO_ReadPin>
 80022cc:	4603      	mov	r3, r0
 80022ce:	429c      	cmp	r4, r3
 80022d0:	d105      	bne.n	80022de <EXTI15_10_IRQHandler+0x9a>
      encoder_value++;
 80022d2:	4b17      	ldr	r3, [pc, #92]	@ (8002330 <EXTI15_10_IRQHandler+0xec>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	3301      	adds	r3, #1
 80022d8:	4a15      	ldr	r2, [pc, #84]	@ (8002330 <EXTI15_10_IRQHandler+0xec>)
 80022da:	6013      	str	r3, [r2, #0]
 80022dc:	e004      	b.n	80022e8 <EXTI15_10_IRQHandler+0xa4>
    } else {
      encoder_value--;
 80022de:	4b14      	ldr	r3, [pc, #80]	@ (8002330 <EXTI15_10_IRQHandler+0xec>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	3b01      	subs	r3, #1
 80022e4:	4a12      	ldr	r2, [pc, #72]	@ (8002330 <EXTI15_10_IRQHandler+0xec>)
 80022e6:	6013      	str	r3, [r2, #0]
    }
  }

  /* 3. Handle Button (PD14) */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_14) != RESET)
 80022e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80022ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022f0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d008      	beq.n	800230a <EXTI15_10_IRQHandler+0xc6>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_14);
 80022f8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80022fc:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002300:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    button_pressed = 1;
 8002304:	4b0b      	ldr	r3, [pc, #44]	@ (8002334 <EXTI15_10_IRQHandler+0xf0>)
 8002306:	2201      	movs	r2, #1
 8002308:	701a      	strb	r2, [r3, #0]
  }

  /* 4. CRITICAL FIX: Handle the "Phantom" Pin (PD15) */
  /* This pin is enabled in main.c, so we MUST clear it to prevent the infinite loop */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_15) != RESET)
 800230a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800230e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002312:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002316:	2b00      	cmp	r3, #0
 8002318:	d005      	beq.n	8002326 <EXTI15_10_IRQHandler+0xe2>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_15);
 800231a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800231e:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002322:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    // PD15 logic (if any), or just leave empty to simply clear the flag
  }
}
 8002326:	bf00      	nop
 8002328:	bd98      	pop	{r3, r4, r7, pc}
 800232a:	bf00      	nop
 800232c:	58020c00 	.word	0x58020c00
 8002330:	240006e4 	.word	0x240006e4
 8002334:	240006e8 	.word	0x240006e8

08002338 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b086      	sub	sp, #24
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002340:	4a14      	ldr	r2, [pc, #80]	@ (8002394 <_sbrk+0x5c>)
 8002342:	4b15      	ldr	r3, [pc, #84]	@ (8002398 <_sbrk+0x60>)
 8002344:	1ad3      	subs	r3, r2, r3
 8002346:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002348:	697b      	ldr	r3, [r7, #20]
 800234a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800234c:	4b13      	ldr	r3, [pc, #76]	@ (800239c <_sbrk+0x64>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	2b00      	cmp	r3, #0
 8002352:	d102      	bne.n	800235a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002354:	4b11      	ldr	r3, [pc, #68]	@ (800239c <_sbrk+0x64>)
 8002356:	4a12      	ldr	r2, [pc, #72]	@ (80023a0 <_sbrk+0x68>)
 8002358:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800235a:	4b10      	ldr	r3, [pc, #64]	@ (800239c <_sbrk+0x64>)
 800235c:	681a      	ldr	r2, [r3, #0]
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	4413      	add	r3, r2
 8002362:	693a      	ldr	r2, [r7, #16]
 8002364:	429a      	cmp	r2, r3
 8002366:	d207      	bcs.n	8002378 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002368:	f00e fbce 	bl	8010b08 <__errno>
 800236c:	4603      	mov	r3, r0
 800236e:	220c      	movs	r2, #12
 8002370:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002372:	f04f 33ff 	mov.w	r3, #4294967295
 8002376:	e009      	b.n	800238c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002378:	4b08      	ldr	r3, [pc, #32]	@ (800239c <_sbrk+0x64>)
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800237e:	4b07      	ldr	r3, [pc, #28]	@ (800239c <_sbrk+0x64>)
 8002380:	681a      	ldr	r2, [r3, #0]
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	4413      	add	r3, r2
 8002386:	4a05      	ldr	r2, [pc, #20]	@ (800239c <_sbrk+0x64>)
 8002388:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800238a:	68fb      	ldr	r3, [r7, #12]
}
 800238c:	4618      	mov	r0, r3
 800238e:	3718      	adds	r7, #24
 8002390:	46bd      	mov	sp, r7
 8002392:	bd80      	pop	{r7, pc}
 8002394:	24050000 	.word	0x24050000
 8002398:	00002000 	.word	0x00002000
 800239c:	240006f4 	.word	0x240006f4
 80023a0:	24001430 	.word	0x24001430

080023a4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80023a4:	b480      	push	{r7}
 80023a6:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80023a8:	4b3e      	ldr	r3, [pc, #248]	@ (80024a4 <SystemInit+0x100>)
 80023aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023ae:	4a3d      	ldr	r2, [pc, #244]	@ (80024a4 <SystemInit+0x100>)
 80023b0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80023b4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80023b8:	4b3b      	ldr	r3, [pc, #236]	@ (80024a8 <SystemInit+0x104>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f003 030f 	and.w	r3, r3, #15
 80023c0:	2b06      	cmp	r3, #6
 80023c2:	d807      	bhi.n	80023d4 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80023c4:	4b38      	ldr	r3, [pc, #224]	@ (80024a8 <SystemInit+0x104>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f023 030f 	bic.w	r3, r3, #15
 80023cc:	4a36      	ldr	r2, [pc, #216]	@ (80024a8 <SystemInit+0x104>)
 80023ce:	f043 0307 	orr.w	r3, r3, #7
 80023d2:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80023d4:	4b35      	ldr	r3, [pc, #212]	@ (80024ac <SystemInit+0x108>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4a34      	ldr	r2, [pc, #208]	@ (80024ac <SystemInit+0x108>)
 80023da:	f043 0301 	orr.w	r3, r3, #1
 80023de:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80023e0:	4b32      	ldr	r3, [pc, #200]	@ (80024ac <SystemInit+0x108>)
 80023e2:	2200      	movs	r2, #0
 80023e4:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80023e6:	4b31      	ldr	r3, [pc, #196]	@ (80024ac <SystemInit+0x108>)
 80023e8:	681a      	ldr	r2, [r3, #0]
 80023ea:	4930      	ldr	r1, [pc, #192]	@ (80024ac <SystemInit+0x108>)
 80023ec:	4b30      	ldr	r3, [pc, #192]	@ (80024b0 <SystemInit+0x10c>)
 80023ee:	4013      	ands	r3, r2
 80023f0:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80023f2:	4b2d      	ldr	r3, [pc, #180]	@ (80024a8 <SystemInit+0x104>)
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f003 0308 	and.w	r3, r3, #8
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d007      	beq.n	800240e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80023fe:	4b2a      	ldr	r3, [pc, #168]	@ (80024a8 <SystemInit+0x104>)
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f023 030f 	bic.w	r3, r3, #15
 8002406:	4a28      	ldr	r2, [pc, #160]	@ (80024a8 <SystemInit+0x104>)
 8002408:	f043 0307 	orr.w	r3, r3, #7
 800240c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800240e:	4b27      	ldr	r3, [pc, #156]	@ (80024ac <SystemInit+0x108>)
 8002410:	2200      	movs	r2, #0
 8002412:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8002414:	4b25      	ldr	r3, [pc, #148]	@ (80024ac <SystemInit+0x108>)
 8002416:	2200      	movs	r2, #0
 8002418:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800241a:	4b24      	ldr	r3, [pc, #144]	@ (80024ac <SystemInit+0x108>)
 800241c:	2200      	movs	r2, #0
 800241e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8002420:	4b22      	ldr	r3, [pc, #136]	@ (80024ac <SystemInit+0x108>)
 8002422:	4a24      	ldr	r2, [pc, #144]	@ (80024b4 <SystemInit+0x110>)
 8002424:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8002426:	4b21      	ldr	r3, [pc, #132]	@ (80024ac <SystemInit+0x108>)
 8002428:	4a23      	ldr	r2, [pc, #140]	@ (80024b8 <SystemInit+0x114>)
 800242a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800242c:	4b1f      	ldr	r3, [pc, #124]	@ (80024ac <SystemInit+0x108>)
 800242e:	4a23      	ldr	r2, [pc, #140]	@ (80024bc <SystemInit+0x118>)
 8002430:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8002432:	4b1e      	ldr	r3, [pc, #120]	@ (80024ac <SystemInit+0x108>)
 8002434:	2200      	movs	r2, #0
 8002436:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8002438:	4b1c      	ldr	r3, [pc, #112]	@ (80024ac <SystemInit+0x108>)
 800243a:	4a20      	ldr	r2, [pc, #128]	@ (80024bc <SystemInit+0x118>)
 800243c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800243e:	4b1b      	ldr	r3, [pc, #108]	@ (80024ac <SystemInit+0x108>)
 8002440:	2200      	movs	r2, #0
 8002442:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8002444:	4b19      	ldr	r3, [pc, #100]	@ (80024ac <SystemInit+0x108>)
 8002446:	4a1d      	ldr	r2, [pc, #116]	@ (80024bc <SystemInit+0x118>)
 8002448:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800244a:	4b18      	ldr	r3, [pc, #96]	@ (80024ac <SystemInit+0x108>)
 800244c:	2200      	movs	r2, #0
 800244e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002450:	4b16      	ldr	r3, [pc, #88]	@ (80024ac <SystemInit+0x108>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	4a15      	ldr	r2, [pc, #84]	@ (80024ac <SystemInit+0x108>)
 8002456:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800245a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800245c:	4b13      	ldr	r3, [pc, #76]	@ (80024ac <SystemInit+0x108>)
 800245e:	2200      	movs	r2, #0
 8002460:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8002462:	4b12      	ldr	r3, [pc, #72]	@ (80024ac <SystemInit+0x108>)
 8002464:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002468:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800246c:	2b00      	cmp	r3, #0
 800246e:	d113      	bne.n	8002498 <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8002470:	4b0e      	ldr	r3, [pc, #56]	@ (80024ac <SystemInit+0x108>)
 8002472:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002476:	4a0d      	ldr	r2, [pc, #52]	@ (80024ac <SystemInit+0x108>)
 8002478:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800247c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8002480:	4b0f      	ldr	r3, [pc, #60]	@ (80024c0 <SystemInit+0x11c>)
 8002482:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8002486:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8002488:	4b08      	ldr	r3, [pc, #32]	@ (80024ac <SystemInit+0x108>)
 800248a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800248e:	4a07      	ldr	r2, [pc, #28]	@ (80024ac <SystemInit+0x108>)
 8002490:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002494:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8002498:	bf00      	nop
 800249a:	46bd      	mov	sp, r7
 800249c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a0:	4770      	bx	lr
 80024a2:	bf00      	nop
 80024a4:	e000ed00 	.word	0xe000ed00
 80024a8:	52002000 	.word	0x52002000
 80024ac:	58024400 	.word	0x58024400
 80024b0:	eaf6ed7f 	.word	0xeaf6ed7f
 80024b4:	02020200 	.word	0x02020200
 80024b8:	01ff0000 	.word	0x01ff0000
 80024bc:	01010280 	.word	0x01010280
 80024c0:	52004000 	.word	0x52004000

080024c4 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 80024c4:	b480      	push	{r7}
 80024c6:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 80024c8:	4b09      	ldr	r3, [pc, #36]	@ (80024f0 <ExitRun0Mode+0x2c>)
 80024ca:	68db      	ldr	r3, [r3, #12]
 80024cc:	4a08      	ldr	r2, [pc, #32]	@ (80024f0 <ExitRun0Mode+0x2c>)
 80024ce:	f043 0302 	orr.w	r3, r3, #2
 80024d2:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80024d4:	bf00      	nop
 80024d6:	4b06      	ldr	r3, [pc, #24]	@ (80024f0 <ExitRun0Mode+0x2c>)
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d0f9      	beq.n	80024d6 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80024e2:	bf00      	nop
 80024e4:	bf00      	nop
 80024e6:	46bd      	mov	sp, r7
 80024e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ec:	4770      	bx	lr
 80024ee:	bf00      	nop
 80024f0:	58024800 	.word	0x58024800

080024f4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80024f4:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8002530 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80024f8:	f7ff ffe4 	bl	80024c4 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80024fc:	f7ff ff52 	bl	80023a4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002500:	480c      	ldr	r0, [pc, #48]	@ (8002534 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002502:	490d      	ldr	r1, [pc, #52]	@ (8002538 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002504:	4a0d      	ldr	r2, [pc, #52]	@ (800253c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002506:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002508:	e002      	b.n	8002510 <LoopCopyDataInit>

0800250a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800250a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800250c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800250e:	3304      	adds	r3, #4

08002510 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002510:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002512:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002514:	d3f9      	bcc.n	800250a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002516:	4a0a      	ldr	r2, [pc, #40]	@ (8002540 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002518:	4c0a      	ldr	r4, [pc, #40]	@ (8002544 <LoopFillZerobss+0x22>)
  movs r3, #0
 800251a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800251c:	e001      	b.n	8002522 <LoopFillZerobss>

0800251e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800251e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002520:	3204      	adds	r2, #4

08002522 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002522:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002524:	d3fb      	bcc.n	800251e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002526:	f00e faf5 	bl	8010b14 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800252a:	f7fe f8d7 	bl	80006dc <main>
  bx  lr
 800252e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002530:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8002534:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8002538:	2400015c 	.word	0x2400015c
  ldr r2, =_sidata
 800253c:	0801155c 	.word	0x0801155c
  ldr r2, =_sbss
 8002540:	2400015c 	.word	0x2400015c
  ldr r4, =_ebss
 8002544:	2400142c 	.word	0x2400142c

08002548 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002548:	e7fe      	b.n	8002548 <ADC3_IRQHandler>
	...

0800254c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b082      	sub	sp, #8
 8002550:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002552:	2003      	movs	r0, #3
 8002554:	f001 fcd2 	bl	8003efc <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002558:	f005 fa48 	bl	80079ec <HAL_RCC_GetSysClockFreq>
 800255c:	4602      	mov	r2, r0
 800255e:	4b15      	ldr	r3, [pc, #84]	@ (80025b4 <HAL_Init+0x68>)
 8002560:	699b      	ldr	r3, [r3, #24]
 8002562:	0a1b      	lsrs	r3, r3, #8
 8002564:	f003 030f 	and.w	r3, r3, #15
 8002568:	4913      	ldr	r1, [pc, #76]	@ (80025b8 <HAL_Init+0x6c>)
 800256a:	5ccb      	ldrb	r3, [r1, r3]
 800256c:	f003 031f 	and.w	r3, r3, #31
 8002570:	fa22 f303 	lsr.w	r3, r2, r3
 8002574:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002576:	4b0f      	ldr	r3, [pc, #60]	@ (80025b4 <HAL_Init+0x68>)
 8002578:	699b      	ldr	r3, [r3, #24]
 800257a:	f003 030f 	and.w	r3, r3, #15
 800257e:	4a0e      	ldr	r2, [pc, #56]	@ (80025b8 <HAL_Init+0x6c>)
 8002580:	5cd3      	ldrb	r3, [r2, r3]
 8002582:	f003 031f 	and.w	r3, r3, #31
 8002586:	687a      	ldr	r2, [r7, #4]
 8002588:	fa22 f303 	lsr.w	r3, r2, r3
 800258c:	4a0b      	ldr	r2, [pc, #44]	@ (80025bc <HAL_Init+0x70>)
 800258e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002590:	4a0b      	ldr	r2, [pc, #44]	@ (80025c0 <HAL_Init+0x74>)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002596:	200f      	movs	r0, #15
 8002598:	f000 f814 	bl	80025c4 <HAL_InitTick>
 800259c:	4603      	mov	r3, r0
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d001      	beq.n	80025a6 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80025a2:	2301      	movs	r3, #1
 80025a4:	e002      	b.n	80025ac <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80025a6:	f7ff f8af 	bl	8001708 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80025aa:	2300      	movs	r3, #0
}
 80025ac:	4618      	mov	r0, r3
 80025ae:	3708      	adds	r7, #8
 80025b0:	46bd      	mov	sp, r7
 80025b2:	bd80      	pop	{r7, pc}
 80025b4:	58024400 	.word	0x58024400
 80025b8:	080114e0 	.word	0x080114e0
 80025bc:	24000004 	.word	0x24000004
 80025c0:	24000000 	.word	0x24000000

080025c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b082      	sub	sp, #8
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80025cc:	4b15      	ldr	r3, [pc, #84]	@ (8002624 <HAL_InitTick+0x60>)
 80025ce:	781b      	ldrb	r3, [r3, #0]
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d101      	bne.n	80025d8 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80025d4:	2301      	movs	r3, #1
 80025d6:	e021      	b.n	800261c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80025d8:	4b13      	ldr	r3, [pc, #76]	@ (8002628 <HAL_InitTick+0x64>)
 80025da:	681a      	ldr	r2, [r3, #0]
 80025dc:	4b11      	ldr	r3, [pc, #68]	@ (8002624 <HAL_InitTick+0x60>)
 80025de:	781b      	ldrb	r3, [r3, #0]
 80025e0:	4619      	mov	r1, r3
 80025e2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80025e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80025ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80025ee:	4618      	mov	r0, r3
 80025f0:	f001 fcb7 	bl	8003f62 <HAL_SYSTICK_Config>
 80025f4:	4603      	mov	r3, r0
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d001      	beq.n	80025fe <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80025fa:	2301      	movs	r3, #1
 80025fc:	e00e      	b.n	800261c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	2b0f      	cmp	r3, #15
 8002602:	d80a      	bhi.n	800261a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002604:	2200      	movs	r2, #0
 8002606:	6879      	ldr	r1, [r7, #4]
 8002608:	f04f 30ff 	mov.w	r0, #4294967295
 800260c:	f001 fc81 	bl	8003f12 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002610:	4a06      	ldr	r2, [pc, #24]	@ (800262c <HAL_InitTick+0x68>)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002616:	2300      	movs	r3, #0
 8002618:	e000      	b.n	800261c <HAL_InitTick+0x58>
    return HAL_ERROR;
 800261a:	2301      	movs	r3, #1
}
 800261c:	4618      	mov	r0, r3
 800261e:	3708      	adds	r7, #8
 8002620:	46bd      	mov	sp, r7
 8002622:	bd80      	pop	{r7, pc}
 8002624:	2400000c 	.word	0x2400000c
 8002628:	24000000 	.word	0x24000000
 800262c:	24000008 	.word	0x24000008

08002630 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002630:	b480      	push	{r7}
 8002632:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002634:	4b06      	ldr	r3, [pc, #24]	@ (8002650 <HAL_IncTick+0x20>)
 8002636:	781b      	ldrb	r3, [r3, #0]
 8002638:	461a      	mov	r2, r3
 800263a:	4b06      	ldr	r3, [pc, #24]	@ (8002654 <HAL_IncTick+0x24>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4413      	add	r3, r2
 8002640:	4a04      	ldr	r2, [pc, #16]	@ (8002654 <HAL_IncTick+0x24>)
 8002642:	6013      	str	r3, [r2, #0]
}
 8002644:	bf00      	nop
 8002646:	46bd      	mov	sp, r7
 8002648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264c:	4770      	bx	lr
 800264e:	bf00      	nop
 8002650:	2400000c 	.word	0x2400000c
 8002654:	240006f8 	.word	0x240006f8

08002658 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002658:	b480      	push	{r7}
 800265a:	af00      	add	r7, sp, #0
  return uwTick;
 800265c:	4b03      	ldr	r3, [pc, #12]	@ (800266c <HAL_GetTick+0x14>)
 800265e:	681b      	ldr	r3, [r3, #0]
}
 8002660:	4618      	mov	r0, r3
 8002662:	46bd      	mov	sp, r7
 8002664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002668:	4770      	bx	lr
 800266a:	bf00      	nop
 800266c:	240006f8 	.word	0x240006f8

08002670 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b084      	sub	sp, #16
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002678:	f7ff ffee 	bl	8002658 <HAL_GetTick>
 800267c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002688:	d005      	beq.n	8002696 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800268a:	4b0a      	ldr	r3, [pc, #40]	@ (80026b4 <HAL_Delay+0x44>)
 800268c:	781b      	ldrb	r3, [r3, #0]
 800268e:	461a      	mov	r2, r3
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	4413      	add	r3, r2
 8002694:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002696:	bf00      	nop
 8002698:	f7ff ffde 	bl	8002658 <HAL_GetTick>
 800269c:	4602      	mov	r2, r0
 800269e:	68bb      	ldr	r3, [r7, #8]
 80026a0:	1ad3      	subs	r3, r2, r3
 80026a2:	68fa      	ldr	r2, [r7, #12]
 80026a4:	429a      	cmp	r2, r3
 80026a6:	d8f7      	bhi.n	8002698 <HAL_Delay+0x28>
  {
  }
}
 80026a8:	bf00      	nop
 80026aa:	bf00      	nop
 80026ac:	3710      	adds	r7, #16
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}
 80026b2:	bf00      	nop
 80026b4:	2400000c 	.word	0x2400000c

080026b8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80026b8:	b480      	push	{r7}
 80026ba:	b083      	sub	sp, #12
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
 80026c0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	689b      	ldr	r3, [r3, #8]
 80026c6:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	431a      	orrs	r2, r3
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	609a      	str	r2, [r3, #8]
}
 80026d2:	bf00      	nop
 80026d4:	370c      	adds	r7, #12
 80026d6:	46bd      	mov	sp, r7
 80026d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026dc:	4770      	bx	lr

080026de <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80026de:	b480      	push	{r7}
 80026e0:	b083      	sub	sp, #12
 80026e2:	af00      	add	r7, sp, #0
 80026e4:	6078      	str	r0, [r7, #4]
 80026e6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	689b      	ldr	r3, [r3, #8]
 80026ec:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	431a      	orrs	r2, r3
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	609a      	str	r2, [r3, #8]
}
 80026f8:	bf00      	nop
 80026fa:	370c      	adds	r7, #12
 80026fc:	46bd      	mov	sp, r7
 80026fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002702:	4770      	bx	lr

08002704 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002704:	b480      	push	{r7}
 8002706:	b083      	sub	sp, #12
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	689b      	ldr	r3, [r3, #8]
 8002710:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002714:	4618      	mov	r0, r3
 8002716:	370c      	adds	r7, #12
 8002718:	46bd      	mov	sp, r7
 800271a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271e:	4770      	bx	lr

08002720 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8002720:	b480      	push	{r7}
 8002722:	b087      	sub	sp, #28
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
 8002728:	6039      	str	r1, [r7, #0]
#if defined(ADC_VER_V5_V90)
    if (ADCx != ADC3)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	4a18      	ldr	r2, [pc, #96]	@ (8002790 <LL_ADC_SetChannelPreselection+0x70>)
 800272e:	4293      	cmp	r3, r2
 8002730:	d027      	beq.n	8002782 <LL_ADC_SetChannelPreselection+0x62>
    {
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002738:	2b00      	cmp	r3, #0
 800273a:	d107      	bne.n	800274c <LL_ADC_SetChannelPreselection+0x2c>
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	0e9b      	lsrs	r3, r3, #26
 8002740:	f003 031f 	and.w	r3, r3, #31
 8002744:	2201      	movs	r2, #1
 8002746:	fa02 f303 	lsl.w	r3, r2, r3
 800274a:	e015      	b.n	8002778 <LL_ADC_SetChannelPreselection+0x58>
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002750:	693b      	ldr	r3, [r7, #16]
 8002752:	fa93 f3a3 	rbit	r3, r3
 8002756:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800275c:	697b      	ldr	r3, [r7, #20]
 800275e:	2b00      	cmp	r3, #0
 8002760:	d101      	bne.n	8002766 <LL_ADC_SetChannelPreselection+0x46>
  {
    return 32U;
 8002762:	2320      	movs	r3, #32
 8002764:	e003      	b.n	800276e <LL_ADC_SetChannelPreselection+0x4e>
  }
  return __builtin_clz(value);
 8002766:	697b      	ldr	r3, [r7, #20]
 8002768:	fab3 f383 	clz	r3, r3
 800276c:	b2db      	uxtb	r3, r3
 800276e:	f003 031f 	and.w	r3, r3, #31
 8002772:	2201      	movs	r2, #1
 8002774:	fa02 f303 	lsl.w	r3, r2, r3
 8002778:	687a      	ldr	r2, [r7, #4]
 800277a:	69d2      	ldr	r2, [r2, #28]
 800277c:	431a      	orrs	r2, r3
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	61da      	str	r2, [r3, #28]
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
}
 8002782:	bf00      	nop
 8002784:	371c      	adds	r7, #28
 8002786:	46bd      	mov	sp, r7
 8002788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278c:	4770      	bx	lr
 800278e:	bf00      	nop
 8002790:	58026000 	.word	0x58026000

08002794 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002794:	b480      	push	{r7}
 8002796:	b087      	sub	sp, #28
 8002798:	af00      	add	r7, sp, #0
 800279a:	60f8      	str	r0, [r7, #12]
 800279c:	60b9      	str	r1, [r7, #8]
 800279e:	607a      	str	r2, [r7, #4]
 80027a0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	3360      	adds	r3, #96	@ 0x60
 80027a6:	461a      	mov	r2, r3
 80027a8:	68bb      	ldr	r3, [r7, #8]
 80027aa:	009b      	lsls	r3, r3, #2
 80027ac:	4413      	add	r3, r2
 80027ae:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	4a10      	ldr	r2, [pc, #64]	@ (80027f4 <LL_ADC_SetOffset+0x60>)
 80027b4:	4293      	cmp	r3, r2
 80027b6:	d10b      	bne.n	80027d0 <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 80027b8:	697b      	ldr	r3, [r7, #20]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	4313      	orrs	r3, r2
 80027c6:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80027ca:	697b      	ldr	r3, [r7, #20]
 80027cc:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 80027ce:	e00b      	b.n	80027e8 <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 80027d0:	697b      	ldr	r3, [r7, #20]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	430b      	orrs	r3, r1
 80027e2:	431a      	orrs	r2, r3
 80027e4:	697b      	ldr	r3, [r7, #20]
 80027e6:	601a      	str	r2, [r3, #0]
}
 80027e8:	bf00      	nop
 80027ea:	371c      	adds	r7, #28
 80027ec:	46bd      	mov	sp, r7
 80027ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f2:	4770      	bx	lr
 80027f4:	58026000 	.word	0x58026000

080027f8 <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80027f8:	b480      	push	{r7}
 80027fa:	b085      	sub	sp, #20
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
 8002800:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	3360      	adds	r3, #96	@ 0x60
 8002806:	461a      	mov	r2, r3
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	009b      	lsls	r3, r3, #2
 800280c:	4413      	add	r3, r2
 800280e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002818:	4618      	mov	r0, r3
 800281a:	3714      	adds	r7, #20
 800281c:	46bd      	mov	sp, r7
 800281e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002822:	4770      	bx	lr

08002824 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8002824:	b480      	push	{r7}
 8002826:	b085      	sub	sp, #20
 8002828:	af00      	add	r7, sp, #0
 800282a:	60f8      	str	r0, [r7, #12]
 800282c:	60b9      	str	r1, [r7, #8]
 800282e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	691b      	ldr	r3, [r3, #16]
 8002834:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8002838:	68bb      	ldr	r3, [r7, #8]
 800283a:	f003 031f 	and.w	r3, r3, #31
 800283e:	6879      	ldr	r1, [r7, #4]
 8002840:	fa01 f303 	lsl.w	r3, r1, r3
 8002844:	431a      	orrs	r2, r3
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	611a      	str	r2, [r3, #16]
}
 800284a:	bf00      	nop
 800284c:	3714      	adds	r7, #20
 800284e:	46bd      	mov	sp, r7
 8002850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002854:	4770      	bx	lr
	...

08002858 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8002858:	b480      	push	{r7}
 800285a:	b087      	sub	sp, #28
 800285c:	af00      	add	r7, sp, #0
 800285e:	60f8      	str	r0, [r7, #12]
 8002860:	60b9      	str	r1, [r7, #8]
 8002862:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	4a0c      	ldr	r2, [pc, #48]	@ (8002898 <LL_ADC_SetOffsetSignedSaturation+0x40>)
 8002868:	4293      	cmp	r3, r2
 800286a:	d00e      	beq.n	800288a <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	3360      	adds	r3, #96	@ 0x60
 8002870:	461a      	mov	r2, r3
 8002872:	68bb      	ldr	r3, [r7, #8]
 8002874:	009b      	lsls	r3, r3, #2
 8002876:	4413      	add	r3, r2
 8002878:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 800287a:	697b      	ldr	r3, [r7, #20]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	431a      	orrs	r2, r3
 8002886:	697b      	ldr	r3, [r7, #20]
 8002888:	601a      	str	r2, [r3, #0]
  }
}
 800288a:	bf00      	nop
 800288c:	371c      	adds	r7, #28
 800288e:	46bd      	mov	sp, r7
 8002890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002894:	4770      	bx	lr
 8002896:	bf00      	nop
 8002898:	58026000 	.word	0x58026000

0800289c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 800289c:	b480      	push	{r7}
 800289e:	b087      	sub	sp, #28
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	60f8      	str	r0, [r7, #12]
 80028a4:	60b9      	str	r1, [r7, #8]
 80028a6:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	4a0c      	ldr	r2, [pc, #48]	@ (80028dc <LL_ADC_SetOffsetSaturation+0x40>)
 80028ac:	4293      	cmp	r3, r2
 80028ae:	d10e      	bne.n	80028ce <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	3360      	adds	r3, #96	@ 0x60
 80028b4:	461a      	mov	r2, r3
 80028b6:	68bb      	ldr	r3, [r7, #8]
 80028b8:	009b      	lsls	r3, r3, #2
 80028ba:	4413      	add	r3, r2
 80028bc:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 80028be:	697b      	ldr	r3, [r7, #20]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	431a      	orrs	r2, r3
 80028ca:	697b      	ldr	r3, [r7, #20]
 80028cc:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 80028ce:	bf00      	nop
 80028d0:	371c      	adds	r7, #28
 80028d2:	46bd      	mov	sp, r7
 80028d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d8:	4770      	bx	lr
 80028da:	bf00      	nop
 80028dc:	58026000 	.word	0x58026000

080028e0 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80028e0:	b480      	push	{r7}
 80028e2:	b087      	sub	sp, #28
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	60f8      	str	r0, [r7, #12]
 80028e8:	60b9      	str	r1, [r7, #8]
 80028ea:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	4a0c      	ldr	r2, [pc, #48]	@ (8002920 <LL_ADC_SetOffsetSign+0x40>)
 80028f0:	4293      	cmp	r3, r2
 80028f2:	d10e      	bne.n	8002912 <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	3360      	adds	r3, #96	@ 0x60
 80028f8:	461a      	mov	r2, r3
 80028fa:	68bb      	ldr	r3, [r7, #8]
 80028fc:	009b      	lsls	r3, r3, #2
 80028fe:	4413      	add	r3, r2
 8002900:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8002902:	697b      	ldr	r3, [r7, #20]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	431a      	orrs	r2, r3
 800290e:	697b      	ldr	r3, [r7, #20]
 8002910:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 8002912:	bf00      	nop
 8002914:	371c      	adds	r7, #28
 8002916:	46bd      	mov	sp, r7
 8002918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291c:	4770      	bx	lr
 800291e:	bf00      	nop
 8002920:	58026000 	.word	0x58026000

08002924 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002924:	b480      	push	{r7}
 8002926:	b087      	sub	sp, #28
 8002928:	af00      	add	r7, sp, #0
 800292a:	60f8      	str	r0, [r7, #12]
 800292c:	60b9      	str	r1, [r7, #8]
 800292e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	3360      	adds	r3, #96	@ 0x60
 8002934:	461a      	mov	r2, r3
 8002936:	68bb      	ldr	r3, [r7, #8]
 8002938:	009b      	lsls	r3, r3, #2
 800293a:	4413      	add	r3, r2
 800293c:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	4a0c      	ldr	r2, [pc, #48]	@ (8002974 <LL_ADC_SetOffsetState+0x50>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d108      	bne.n	8002958 <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 8002946:	697b      	ldr	r3, [r7, #20]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	431a      	orrs	r2, r3
 8002952:	697b      	ldr	r3, [r7, #20]
 8002954:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 8002956:	e007      	b.n	8002968 <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 8002958:	697b      	ldr	r3, [r7, #20]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	431a      	orrs	r2, r3
 8002964:	697b      	ldr	r3, [r7, #20]
 8002966:	601a      	str	r2, [r3, #0]
}
 8002968:	bf00      	nop
 800296a:	371c      	adds	r7, #28
 800296c:	46bd      	mov	sp, r7
 800296e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002972:	4770      	bx	lr
 8002974:	58026000 	.word	0x58026000

08002978 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002978:	b480      	push	{r7}
 800297a:	b087      	sub	sp, #28
 800297c:	af00      	add	r7, sp, #0
 800297e:	60f8      	str	r0, [r7, #12]
 8002980:	60b9      	str	r1, [r7, #8]
 8002982:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	3330      	adds	r3, #48	@ 0x30
 8002988:	461a      	mov	r2, r3
 800298a:	68bb      	ldr	r3, [r7, #8]
 800298c:	0a1b      	lsrs	r3, r3, #8
 800298e:	009b      	lsls	r3, r3, #2
 8002990:	f003 030c 	and.w	r3, r3, #12
 8002994:	4413      	add	r3, r2
 8002996:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002998:	697b      	ldr	r3, [r7, #20]
 800299a:	681a      	ldr	r2, [r3, #0]
 800299c:	68bb      	ldr	r3, [r7, #8]
 800299e:	f003 031f 	and.w	r3, r3, #31
 80029a2:	211f      	movs	r1, #31
 80029a4:	fa01 f303 	lsl.w	r3, r1, r3
 80029a8:	43db      	mvns	r3, r3
 80029aa:	401a      	ands	r2, r3
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	0e9b      	lsrs	r3, r3, #26
 80029b0:	f003 011f 	and.w	r1, r3, #31
 80029b4:	68bb      	ldr	r3, [r7, #8]
 80029b6:	f003 031f 	and.w	r3, r3, #31
 80029ba:	fa01 f303 	lsl.w	r3, r1, r3
 80029be:	431a      	orrs	r2, r3
 80029c0:	697b      	ldr	r3, [r7, #20]
 80029c2:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80029c4:	bf00      	nop
 80029c6:	371c      	adds	r7, #28
 80029c8:	46bd      	mov	sp, r7
 80029ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ce:	4770      	bx	lr

080029d0 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80029d0:	b480      	push	{r7}
 80029d2:	b087      	sub	sp, #28
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	60f8      	str	r0, [r7, #12]
 80029d8:	60b9      	str	r1, [r7, #8]
 80029da:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	3314      	adds	r3, #20
 80029e0:	461a      	mov	r2, r3
 80029e2:	68bb      	ldr	r3, [r7, #8]
 80029e4:	0e5b      	lsrs	r3, r3, #25
 80029e6:	009b      	lsls	r3, r3, #2
 80029e8:	f003 0304 	and.w	r3, r3, #4
 80029ec:	4413      	add	r3, r2
 80029ee:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80029f0:	697b      	ldr	r3, [r7, #20]
 80029f2:	681a      	ldr	r2, [r3, #0]
 80029f4:	68bb      	ldr	r3, [r7, #8]
 80029f6:	0d1b      	lsrs	r3, r3, #20
 80029f8:	f003 031f 	and.w	r3, r3, #31
 80029fc:	2107      	movs	r1, #7
 80029fe:	fa01 f303 	lsl.w	r3, r1, r3
 8002a02:	43db      	mvns	r3, r3
 8002a04:	401a      	ands	r2, r3
 8002a06:	68bb      	ldr	r3, [r7, #8]
 8002a08:	0d1b      	lsrs	r3, r3, #20
 8002a0a:	f003 031f 	and.w	r3, r3, #31
 8002a0e:	6879      	ldr	r1, [r7, #4]
 8002a10:	fa01 f303 	lsl.w	r3, r1, r3
 8002a14:	431a      	orrs	r2, r3
 8002a16:	697b      	ldr	r3, [r7, #20]
 8002a18:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002a1a:	bf00      	nop
 8002a1c:	371c      	adds	r7, #28
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a24:	4770      	bx	lr
	...

08002a28 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	b085      	sub	sp, #20
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	60f8      	str	r0, [r7, #12]
 8002a30:	60b9      	str	r1, [r7, #8]
 8002a32:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	4a1a      	ldr	r2, [pc, #104]	@ (8002aa0 <LL_ADC_SetChannelSingleDiff+0x78>)
 8002a38:	4293      	cmp	r3, r2
 8002a3a:	d115      	bne.n	8002a68 <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002a42:	68bb      	ldr	r3, [r7, #8]
 8002a44:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002a48:	43db      	mvns	r3, r3
 8002a4a:	401a      	ands	r2, r3
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	f003 0318 	and.w	r3, r3, #24
 8002a52:	4914      	ldr	r1, [pc, #80]	@ (8002aa4 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8002a54:	40d9      	lsrs	r1, r3
 8002a56:	68bb      	ldr	r3, [r7, #8]
 8002a58:	400b      	ands	r3, r1
 8002a5a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002a5e:	431a      	orrs	r2, r3
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8002a66:	e014      	b.n	8002a92 <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8002a6e:	68bb      	ldr	r3, [r7, #8]
 8002a70:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002a74:	43db      	mvns	r3, r3
 8002a76:	401a      	ands	r2, r3
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	f003 0318 	and.w	r3, r3, #24
 8002a7e:	4909      	ldr	r1, [pc, #36]	@ (8002aa4 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8002a80:	40d9      	lsrs	r1, r3
 8002a82:	68bb      	ldr	r3, [r7, #8]
 8002a84:	400b      	ands	r3, r1
 8002a86:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002a8a:	431a      	orrs	r2, r3
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
}
 8002a92:	bf00      	nop
 8002a94:	3714      	adds	r7, #20
 8002a96:	46bd      	mov	sp, r7
 8002a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9c:	4770      	bx	lr
 8002a9e:	bf00      	nop
 8002aa0:	58026000 	.word	0x58026000
 8002aa4:	000fffff 	.word	0x000fffff

08002aa8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	b083      	sub	sp, #12
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	689a      	ldr	r2, [r3, #8]
 8002ab4:	4b04      	ldr	r3, [pc, #16]	@ (8002ac8 <LL_ADC_DisableDeepPowerDown+0x20>)
 8002ab6:	4013      	ands	r3, r2
 8002ab8:	687a      	ldr	r2, [r7, #4]
 8002aba:	6093      	str	r3, [r2, #8]
}
 8002abc:	bf00      	nop
 8002abe:	370c      	adds	r7, #12
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac6:	4770      	bx	lr
 8002ac8:	5fffffc0 	.word	0x5fffffc0

08002acc <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002acc:	b480      	push	{r7}
 8002ace:	b083      	sub	sp, #12
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	689b      	ldr	r3, [r3, #8]
 8002ad8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002adc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002ae0:	d101      	bne.n	8002ae6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	e000      	b.n	8002ae8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002ae6:	2300      	movs	r3, #0
}
 8002ae8:	4618      	mov	r0, r3
 8002aea:	370c      	adds	r7, #12
 8002aec:	46bd      	mov	sp, r7
 8002aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af2:	4770      	bx	lr

08002af4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002af4:	b480      	push	{r7}
 8002af6:	b083      	sub	sp, #12
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	689a      	ldr	r2, [r3, #8]
 8002b00:	4b05      	ldr	r3, [pc, #20]	@ (8002b18 <LL_ADC_EnableInternalRegulator+0x24>)
 8002b02:	4013      	ands	r3, r2
 8002b04:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002b0c:	bf00      	nop
 8002b0e:	370c      	adds	r7, #12
 8002b10:	46bd      	mov	sp, r7
 8002b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b16:	4770      	bx	lr
 8002b18:	6fffffc0 	.word	0x6fffffc0

08002b1c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	b083      	sub	sp, #12
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	689b      	ldr	r3, [r3, #8]
 8002b28:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b2c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002b30:	d101      	bne.n	8002b36 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002b32:	2301      	movs	r3, #1
 8002b34:	e000      	b.n	8002b38 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002b36:	2300      	movs	r3, #0
}
 8002b38:	4618      	mov	r0, r3
 8002b3a:	370c      	adds	r7, #12
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b42:	4770      	bx	lr

08002b44 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002b44:	b480      	push	{r7}
 8002b46:	b083      	sub	sp, #12
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	689b      	ldr	r3, [r3, #8]
 8002b50:	f003 0301 	and.w	r3, r3, #1
 8002b54:	2b01      	cmp	r3, #1
 8002b56:	d101      	bne.n	8002b5c <LL_ADC_IsEnabled+0x18>
 8002b58:	2301      	movs	r3, #1
 8002b5a:	e000      	b.n	8002b5e <LL_ADC_IsEnabled+0x1a>
 8002b5c:	2300      	movs	r3, #0
}
 8002b5e:	4618      	mov	r0, r3
 8002b60:	370c      	adds	r7, #12
 8002b62:	46bd      	mov	sp, r7
 8002b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b68:	4770      	bx	lr

08002b6a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002b6a:	b480      	push	{r7}
 8002b6c:	b083      	sub	sp, #12
 8002b6e:	af00      	add	r7, sp, #0
 8002b70:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	689b      	ldr	r3, [r3, #8]
 8002b76:	f003 0304 	and.w	r3, r3, #4
 8002b7a:	2b04      	cmp	r3, #4
 8002b7c:	d101      	bne.n	8002b82 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002b7e:	2301      	movs	r3, #1
 8002b80:	e000      	b.n	8002b84 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002b82:	2300      	movs	r3, #0
}
 8002b84:	4618      	mov	r0, r3
 8002b86:	370c      	adds	r7, #12
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8e:	4770      	bx	lr

08002b90 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002b90:	b480      	push	{r7}
 8002b92:	b083      	sub	sp, #12
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	689b      	ldr	r3, [r3, #8]
 8002b9c:	f003 0308 	and.w	r3, r3, #8
 8002ba0:	2b08      	cmp	r3, #8
 8002ba2:	d101      	bne.n	8002ba8 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002ba4:	2301      	movs	r3, #1
 8002ba6:	e000      	b.n	8002baa <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002ba8:	2300      	movs	r3, #0
}
 8002baa:	4618      	mov	r0, r3
 8002bac:	370c      	adds	r7, #12
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb4:	4770      	bx	lr
	...

08002bb8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002bb8:	b590      	push	{r4, r7, lr}
 8002bba:	b089      	sub	sp, #36	@ 0x24
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d101      	bne.n	8002bd2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002bce:	2301      	movs	r3, #1
 8002bd0:	e1ee      	b.n	8002fb0 <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	691b      	ldr	r3, [r3, #16]
 8002bd6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d109      	bne.n	8002bf4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002be0:	6878      	ldr	r0, [r7, #4]
 8002be2:	f7fe fdab 	bl	800173c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	2200      	movs	r2, #0
 8002bea:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2200      	movs	r2, #0
 8002bf0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	f7ff ff67 	bl	8002acc <LL_ADC_IsDeepPowerDownEnabled>
 8002bfe:	4603      	mov	r3, r0
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d004      	beq.n	8002c0e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	4618      	mov	r0, r3
 8002c0a:	f7ff ff4d 	bl	8002aa8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	4618      	mov	r0, r3
 8002c14:	f7ff ff82 	bl	8002b1c <LL_ADC_IsInternalRegulatorEnabled>
 8002c18:	4603      	mov	r3, r0
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d114      	bne.n	8002c48 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	4618      	mov	r0, r3
 8002c24:	f7ff ff66 	bl	8002af4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002c28:	4b8e      	ldr	r3, [pc, #568]	@ (8002e64 <HAL_ADC_Init+0x2ac>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	099b      	lsrs	r3, r3, #6
 8002c2e:	4a8e      	ldr	r2, [pc, #568]	@ (8002e68 <HAL_ADC_Init+0x2b0>)
 8002c30:	fba2 2303 	umull	r2, r3, r2, r3
 8002c34:	099b      	lsrs	r3, r3, #6
 8002c36:	3301      	adds	r3, #1
 8002c38:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002c3a:	e002      	b.n	8002c42 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8002c3c:	68bb      	ldr	r3, [r7, #8]
 8002c3e:	3b01      	subs	r3, #1
 8002c40:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002c42:	68bb      	ldr	r3, [r7, #8]
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d1f9      	bne.n	8002c3c <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	f7ff ff65 	bl	8002b1c <LL_ADC_IsInternalRegulatorEnabled>
 8002c52:	4603      	mov	r3, r0
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d10d      	bne.n	8002c74 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c5c:	f043 0210 	orr.w	r2, r3, #16
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002c68:	f043 0201 	orr.w	r2, r3, #1
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	665a      	str	r2, [r3, #100]	@ 0x64

    tmp_hal_status = HAL_ERROR;
 8002c70:	2301      	movs	r3, #1
 8002c72:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4618      	mov	r0, r3
 8002c7a:	f7ff ff76 	bl	8002b6a <LL_ADC_REG_IsConversionOngoing>
 8002c7e:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c84:	f003 0310 	and.w	r3, r3, #16
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	f040 8188 	bne.w	8002f9e <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002c8e:	697b      	ldr	r3, [r7, #20]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	f040 8184 	bne.w	8002f9e <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c9a:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002c9e:	f043 0202 	orr.w	r2, r3, #2
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4618      	mov	r0, r3
 8002cac:	f7ff ff4a 	bl	8002b44 <LL_ADC_IsEnabled>
 8002cb0:	4603      	mov	r3, r0
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d136      	bne.n	8002d24 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4a6c      	ldr	r2, [pc, #432]	@ (8002e6c <HAL_ADC_Init+0x2b4>)
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	d004      	beq.n	8002cca <HAL_ADC_Init+0x112>
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4a6a      	ldr	r2, [pc, #424]	@ (8002e70 <HAL_ADC_Init+0x2b8>)
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d10e      	bne.n	8002ce8 <HAL_ADC_Init+0x130>
 8002cca:	4868      	ldr	r0, [pc, #416]	@ (8002e6c <HAL_ADC_Init+0x2b4>)
 8002ccc:	f7ff ff3a 	bl	8002b44 <LL_ADC_IsEnabled>
 8002cd0:	4604      	mov	r4, r0
 8002cd2:	4867      	ldr	r0, [pc, #412]	@ (8002e70 <HAL_ADC_Init+0x2b8>)
 8002cd4:	f7ff ff36 	bl	8002b44 <LL_ADC_IsEnabled>
 8002cd8:	4603      	mov	r3, r0
 8002cda:	4323      	orrs	r3, r4
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	bf0c      	ite	eq
 8002ce0:	2301      	moveq	r3, #1
 8002ce2:	2300      	movne	r3, #0
 8002ce4:	b2db      	uxtb	r3, r3
 8002ce6:	e008      	b.n	8002cfa <HAL_ADC_Init+0x142>
 8002ce8:	4862      	ldr	r0, [pc, #392]	@ (8002e74 <HAL_ADC_Init+0x2bc>)
 8002cea:	f7ff ff2b 	bl	8002b44 <LL_ADC_IsEnabled>
 8002cee:	4603      	mov	r3, r0
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	bf0c      	ite	eq
 8002cf4:	2301      	moveq	r3, #1
 8002cf6:	2300      	movne	r3, #0
 8002cf8:	b2db      	uxtb	r3, r3
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d012      	beq.n	8002d24 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	4a5a      	ldr	r2, [pc, #360]	@ (8002e6c <HAL_ADC_Init+0x2b4>)
 8002d04:	4293      	cmp	r3, r2
 8002d06:	d004      	beq.n	8002d12 <HAL_ADC_Init+0x15a>
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	4a58      	ldr	r2, [pc, #352]	@ (8002e70 <HAL_ADC_Init+0x2b8>)
 8002d0e:	4293      	cmp	r3, r2
 8002d10:	d101      	bne.n	8002d16 <HAL_ADC_Init+0x15e>
 8002d12:	4a59      	ldr	r2, [pc, #356]	@ (8002e78 <HAL_ADC_Init+0x2c0>)
 8002d14:	e000      	b.n	8002d18 <HAL_ADC_Init+0x160>
 8002d16:	4a59      	ldr	r2, [pc, #356]	@ (8002e7c <HAL_ADC_Init+0x2c4>)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	4619      	mov	r1, r3
 8002d1e:	4610      	mov	r0, r2
 8002d20:	f7ff fcca 	bl	80026b8 <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4a52      	ldr	r2, [pc, #328]	@ (8002e74 <HAL_ADC_Init+0x2bc>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d129      	bne.n	8002d82 <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	7e5b      	ldrb	r3, [r3, #25]
 8002d32:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8002d38:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 8002d3e:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	689b      	ldr	r3, [r3, #8]
 8002d44:	2b08      	cmp	r3, #8
 8002d46:	d013      	beq.n	8002d70 <HAL_ADC_Init+0x1b8>
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	689b      	ldr	r3, [r3, #8]
 8002d4c:	2b0c      	cmp	r3, #12
 8002d4e:	d00d      	beq.n	8002d6c <HAL_ADC_Init+0x1b4>
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	689b      	ldr	r3, [r3, #8]
 8002d54:	2b1c      	cmp	r3, #28
 8002d56:	d007      	beq.n	8002d68 <HAL_ADC_Init+0x1b0>
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	689b      	ldr	r3, [r3, #8]
 8002d5c:	2b18      	cmp	r3, #24
 8002d5e:	d101      	bne.n	8002d64 <HAL_ADC_Init+0x1ac>
 8002d60:	2318      	movs	r3, #24
 8002d62:	e006      	b.n	8002d72 <HAL_ADC_Init+0x1ba>
 8002d64:	2300      	movs	r3, #0
 8002d66:	e004      	b.n	8002d72 <HAL_ADC_Init+0x1ba>
 8002d68:	2310      	movs	r3, #16
 8002d6a:	e002      	b.n	8002d72 <HAL_ADC_Init+0x1ba>
 8002d6c:	2308      	movs	r3, #8
 8002d6e:	e000      	b.n	8002d72 <HAL_ADC_Init+0x1ba>
 8002d70:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 8002d72:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d7a:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8002d7c:	4313      	orrs	r3, r2
 8002d7e:	61bb      	str	r3, [r7, #24]
 8002d80:	e00e      	b.n	8002da0 <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	7e5b      	ldrb	r3, [r3, #25]
 8002d86:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002d8c:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8002d92:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d9a:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002d9c:	4313      	orrs	r3, r2
 8002d9e:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002da6:	2b01      	cmp	r3, #1
 8002da8:	d106      	bne.n	8002db8 <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dae:	3b01      	subs	r3, #1
 8002db0:	045b      	lsls	r3, r3, #17
 8002db2:	69ba      	ldr	r2, [r7, #24]
 8002db4:	4313      	orrs	r3, r2
 8002db6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d009      	beq.n	8002dd4 <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dc4:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dcc:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002dce:	69ba      	ldr	r2, [r7, #24]
 8002dd0:	4313      	orrs	r3, r2
 8002dd2:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	4a26      	ldr	r2, [pc, #152]	@ (8002e74 <HAL_ADC_Init+0x2bc>)
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	d115      	bne.n	8002e0a <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	68da      	ldr	r2, [r3, #12]
 8002de4:	4b26      	ldr	r3, [pc, #152]	@ (8002e80 <HAL_ADC_Init+0x2c8>)
 8002de6:	4013      	ands	r3, r2
 8002de8:	687a      	ldr	r2, [r7, #4]
 8002dea:	6812      	ldr	r2, [r2, #0]
 8002dec:	69b9      	ldr	r1, [r7, #24]
 8002dee:	430b      	orrs	r3, r1
 8002df0:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	691b      	ldr	r3, [r3, #16]
 8002df8:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	430a      	orrs	r2, r1
 8002e06:	611a      	str	r2, [r3, #16]
 8002e08:	e009      	b.n	8002e1e <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	68da      	ldr	r2, [r3, #12]
 8002e10:	4b1c      	ldr	r3, [pc, #112]	@ (8002e84 <HAL_ADC_Init+0x2cc>)
 8002e12:	4013      	ands	r3, r2
 8002e14:	687a      	ldr	r2, [r7, #4]
 8002e16:	6812      	ldr	r2, [r2, #0]
 8002e18:	69b9      	ldr	r1, [r7, #24]
 8002e1a:	430b      	orrs	r3, r1
 8002e1c:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	4618      	mov	r0, r3
 8002e24:	f7ff fea1 	bl	8002b6a <LL_ADC_REG_IsConversionOngoing>
 8002e28:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	4618      	mov	r0, r3
 8002e30:	f7ff feae 	bl	8002b90 <LL_ADC_INJ_IsConversionOngoing>
 8002e34:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002e36:	693b      	ldr	r3, [r7, #16]
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	f040 808e 	bne.w	8002f5a <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	f040 808a 	bne.w	8002f5a <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	4a0a      	ldr	r2, [pc, #40]	@ (8002e74 <HAL_ADC_Init+0x2bc>)
 8002e4c:	4293      	cmp	r3, r2
 8002e4e:	d11b      	bne.n	8002e88 <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	7e1b      	ldrb	r3, [r3, #24]
 8002e54:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002e5c:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	61bb      	str	r3, [r7, #24]
 8002e62:	e018      	b.n	8002e96 <HAL_ADC_Init+0x2de>
 8002e64:	24000000 	.word	0x24000000
 8002e68:	053e2d63 	.word	0x053e2d63
 8002e6c:	40022000 	.word	0x40022000
 8002e70:	40022100 	.word	0x40022100
 8002e74:	58026000 	.word	0x58026000
 8002e78:	40022300 	.word	0x40022300
 8002e7c:	58026300 	.word	0x58026300
 8002e80:	fff04007 	.word	0xfff04007
 8002e84:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	7e1b      	ldrb	r3, [r3, #24]
 8002e8c:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        tmpCFGR = (
 8002e92:	4313      	orrs	r3, r2
 8002e94:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	68da      	ldr	r2, [r3, #12]
 8002e9c:	4b46      	ldr	r3, [pc, #280]	@ (8002fb8 <HAL_ADC_Init+0x400>)
 8002e9e:	4013      	ands	r3, r2
 8002ea0:	687a      	ldr	r2, [r7, #4]
 8002ea2:	6812      	ldr	r2, [r2, #0]
 8002ea4:	69b9      	ldr	r1, [r7, #24]
 8002ea6:	430b      	orrs	r3, r1
 8002ea8:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002eb0:	2b01      	cmp	r3, #1
 8002eb2:	d137      	bne.n	8002f24 <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002eb8:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	4a3f      	ldr	r2, [pc, #252]	@ (8002fbc <HAL_ADC_Init+0x404>)
 8002ec0:	4293      	cmp	r3, r2
 8002ec2:	d116      	bne.n	8002ef2 <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	691a      	ldr	r2, [r3, #16]
 8002eca:	4b3d      	ldr	r3, [pc, #244]	@ (8002fc0 <HAL_ADC_Init+0x408>)
 8002ecc:	4013      	ands	r3, r2
 8002ece:	687a      	ldr	r2, [r7, #4]
 8002ed0:	6c91      	ldr	r1, [r2, #72]	@ 0x48
 8002ed2:	687a      	ldr	r2, [r7, #4]
 8002ed4:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002ed6:	4311      	orrs	r1, r2
 8002ed8:	687a      	ldr	r2, [r7, #4]
 8002eda:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002edc:	4311      	orrs	r1, r2
 8002ede:	687a      	ldr	r2, [r7, #4]
 8002ee0:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8002ee2:	430a      	orrs	r2, r1
 8002ee4:	431a      	orrs	r2, r3
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f042 0201 	orr.w	r2, r2, #1
 8002eee:	611a      	str	r2, [r3, #16]
 8002ef0:	e020      	b.n	8002f34 <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	691a      	ldr	r2, [r3, #16]
 8002ef8:	4b32      	ldr	r3, [pc, #200]	@ (8002fc4 <HAL_ADC_Init+0x40c>)
 8002efa:	4013      	ands	r3, r2
 8002efc:	687a      	ldr	r2, [r7, #4]
 8002efe:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002f00:	3a01      	subs	r2, #1
 8002f02:	0411      	lsls	r1, r2, #16
 8002f04:	687a      	ldr	r2, [r7, #4]
 8002f06:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002f08:	4311      	orrs	r1, r2
 8002f0a:	687a      	ldr	r2, [r7, #4]
 8002f0c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002f0e:	4311      	orrs	r1, r2
 8002f10:	687a      	ldr	r2, [r7, #4]
 8002f12:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8002f14:	430a      	orrs	r2, r1
 8002f16:	431a      	orrs	r2, r3
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f042 0201 	orr.w	r2, r2, #1
 8002f20:	611a      	str	r2, [r3, #16]
 8002f22:	e007      	b.n	8002f34 <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	691a      	ldr	r2, [r3, #16]
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f022 0201 	bic.w	r2, r2, #1
 8002f32:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	691b      	ldr	r3, [r3, #16]
 8002f3a:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	430a      	orrs	r2, r1
 8002f48:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	4a1b      	ldr	r2, [pc, #108]	@ (8002fbc <HAL_ADC_Init+0x404>)
 8002f50:	4293      	cmp	r3, r2
 8002f52:	d002      	beq.n	8002f5a <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 8002f54:	6878      	ldr	r0, [r7, #4]
 8002f56:	f000 fd0b 	bl	8003970 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	691b      	ldr	r3, [r3, #16]
 8002f5e:	2b01      	cmp	r3, #1
 8002f60:	d10c      	bne.n	8002f7c <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f68:	f023 010f 	bic.w	r1, r3, #15
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	69db      	ldr	r3, [r3, #28]
 8002f70:	1e5a      	subs	r2, r3, #1
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	430a      	orrs	r2, r1
 8002f78:	631a      	str	r2, [r3, #48]	@ 0x30
 8002f7a:	e007      	b.n	8002f8c <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f022 020f 	bic.w	r2, r2, #15
 8002f8a:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f90:	f023 0303 	bic.w	r3, r3, #3
 8002f94:	f043 0201 	orr.w	r2, r3, #1
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	661a      	str	r2, [r3, #96]	@ 0x60
 8002f9c:	e007      	b.n	8002fae <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002fa2:	f043 0210 	orr.w	r2, r3, #16
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8002faa:	2301      	movs	r3, #1
 8002fac:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002fae:	7ffb      	ldrb	r3, [r7, #31]
}
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	3724      	adds	r7, #36	@ 0x24
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	bd90      	pop	{r4, r7, pc}
 8002fb8:	ffffbffc 	.word	0xffffbffc
 8002fbc:	58026000 	.word	0x58026000
 8002fc0:	fc00f81f 	.word	0xfc00f81f
 8002fc4:	fc00f81e 	.word	0xfc00f81e

08002fc8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002fc8:	b590      	push	{r4, r7, lr}
 8002fca:	b0a5      	sub	sp, #148	@ 0x94
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
 8002fd0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8002fd8:	2300      	movs	r3, #0
 8002fda:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002fe2:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	68db      	ldr	r3, [r3, #12]
 8002fe8:	4aa4      	ldr	r2, [pc, #656]	@ (800327c <HAL_ADC_ConfigChannel+0x2b4>)
 8002fea:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002ff2:	2b01      	cmp	r3, #1
 8002ff4:	d102      	bne.n	8002ffc <HAL_ADC_ConfigChannel+0x34>
 8002ff6:	2302      	movs	r3, #2
 8002ff8:	f000 bca2 	b.w	8003940 <HAL_ADC_ConfigChannel+0x978>
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2201      	movs	r2, #1
 8003000:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	4618      	mov	r0, r3
 800300a:	f7ff fdae 	bl	8002b6a <LL_ADC_REG_IsConversionOngoing>
 800300e:	4603      	mov	r3, r0
 8003010:	2b00      	cmp	r3, #0
 8003012:	f040 8486 	bne.w	8003922 <HAL_ADC_ConfigChannel+0x95a>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	2b00      	cmp	r3, #0
 800301c:	db31      	blt.n	8003082 <HAL_ADC_ConfigChannel+0xba>
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	4a97      	ldr	r2, [pc, #604]	@ (8003280 <HAL_ADC_ConfigChannel+0x2b8>)
 8003024:	4293      	cmp	r3, r2
 8003026:	d02c      	beq.n	8003082 <HAL_ADC_ConfigChannel+0xba>
      {
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003030:	2b00      	cmp	r3, #0
 8003032:	d108      	bne.n	8003046 <HAL_ADC_ConfigChannel+0x7e>
 8003034:	683b      	ldr	r3, [r7, #0]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	0e9b      	lsrs	r3, r3, #26
 800303a:	f003 031f 	and.w	r3, r3, #31
 800303e:	2201      	movs	r2, #1
 8003040:	fa02 f303 	lsl.w	r3, r2, r3
 8003044:	e016      	b.n	8003074 <HAL_ADC_ConfigChannel+0xac>
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800304c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800304e:	fa93 f3a3 	rbit	r3, r3
 8003052:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8003054:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003056:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8003058:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800305a:	2b00      	cmp	r3, #0
 800305c:	d101      	bne.n	8003062 <HAL_ADC_ConfigChannel+0x9a>
    return 32U;
 800305e:	2320      	movs	r3, #32
 8003060:	e003      	b.n	800306a <HAL_ADC_ConfigChannel+0xa2>
  return __builtin_clz(value);
 8003062:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003064:	fab3 f383 	clz	r3, r3
 8003068:	b2db      	uxtb	r3, r3
 800306a:	f003 031f 	and.w	r3, r3, #31
 800306e:	2201      	movs	r2, #1
 8003070:	fa02 f303 	lsl.w	r3, r2, r3
 8003074:	687a      	ldr	r2, [r7, #4]
 8003076:	6812      	ldr	r2, [r2, #0]
 8003078:	69d1      	ldr	r1, [r2, #28]
 800307a:	687a      	ldr	r2, [r7, #4]
 800307c:	6812      	ldr	r2, [r2, #0]
 800307e:	430b      	orrs	r3, r1
 8003080:	61d3      	str	r3, [r2, #28]
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6818      	ldr	r0, [r3, #0]
 8003086:	683b      	ldr	r3, [r7, #0]
 8003088:	6859      	ldr	r1, [r3, #4]
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	461a      	mov	r2, r3
 8003090:	f7ff fc72 	bl	8002978 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	4618      	mov	r0, r3
 800309a:	f7ff fd66 	bl	8002b6a <LL_ADC_REG_IsConversionOngoing>
 800309e:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	4618      	mov	r0, r3
 80030a8:	f7ff fd72 	bl	8002b90 <LL_ADC_INJ_IsConversionOngoing>
 80030ac:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80030b0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	f040 824a 	bne.w	800354e <HAL_ADC_ConfigChannel+0x586>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80030ba:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80030be:	2b00      	cmp	r3, #0
 80030c0:	f040 8245 	bne.w	800354e <HAL_ADC_ConfigChannel+0x586>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6818      	ldr	r0, [r3, #0]
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	6819      	ldr	r1, [r3, #0]
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	689b      	ldr	r3, [r3, #8]
 80030d0:	461a      	mov	r2, r3
 80030d2:	f7ff fc7d 	bl	80029d0 <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	4a69      	ldr	r2, [pc, #420]	@ (8003280 <HAL_ADC_ConfigChannel+0x2b8>)
 80030dc:	4293      	cmp	r3, r2
 80030de:	d10d      	bne.n	80030fc <HAL_ADC_ConfigChannel+0x134>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	695a      	ldr	r2, [r3, #20]
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	68db      	ldr	r3, [r3, #12]
 80030ea:	08db      	lsrs	r3, r3, #3
 80030ec:	f003 0303 	and.w	r3, r3, #3
 80030f0:	005b      	lsls	r3, r3, #1
 80030f2:	fa02 f303 	lsl.w	r3, r2, r3
 80030f6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80030fa:	e032      	b.n	8003162 <HAL_ADC_ConfigChannel+0x19a>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80030fc:	4b61      	ldr	r3, [pc, #388]	@ (8003284 <HAL_ADC_ConfigChannel+0x2bc>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8003104:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003108:	d10b      	bne.n	8003122 <HAL_ADC_ConfigChannel+0x15a>
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	695a      	ldr	r2, [r3, #20]
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	68db      	ldr	r3, [r3, #12]
 8003114:	089b      	lsrs	r3, r3, #2
 8003116:	f003 0307 	and.w	r3, r3, #7
 800311a:	005b      	lsls	r3, r3, #1
 800311c:	fa02 f303 	lsl.w	r3, r2, r3
 8003120:	e01d      	b.n	800315e <HAL_ADC_ConfigChannel+0x196>
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	68db      	ldr	r3, [r3, #12]
 8003128:	f003 0310 	and.w	r3, r3, #16
 800312c:	2b00      	cmp	r3, #0
 800312e:	d10b      	bne.n	8003148 <HAL_ADC_ConfigChannel+0x180>
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	695a      	ldr	r2, [r3, #20]
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	68db      	ldr	r3, [r3, #12]
 800313a:	089b      	lsrs	r3, r3, #2
 800313c:	f003 0307 	and.w	r3, r3, #7
 8003140:	005b      	lsls	r3, r3, #1
 8003142:	fa02 f303 	lsl.w	r3, r2, r3
 8003146:	e00a      	b.n	800315e <HAL_ADC_ConfigChannel+0x196>
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	695a      	ldr	r2, [r3, #20]
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	68db      	ldr	r3, [r3, #12]
 8003152:	089b      	lsrs	r3, r3, #2
 8003154:	f003 0304 	and.w	r3, r3, #4
 8003158:	005b      	lsls	r3, r3, #1
 800315a:	fa02 f303 	lsl.w	r3, r2, r3
 800315e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	691b      	ldr	r3, [r3, #16]
 8003166:	2b04      	cmp	r3, #4
 8003168:	d048      	beq.n	80031fc <HAL_ADC_ConfigChannel+0x234>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6818      	ldr	r0, [r3, #0]
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	6919      	ldr	r1, [r3, #16]
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	681a      	ldr	r2, [r3, #0]
 8003176:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800317a:	f7ff fb0b 	bl	8002794 <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	4a3f      	ldr	r2, [pc, #252]	@ (8003280 <HAL_ADC_ConfigChannel+0x2b8>)
 8003184:	4293      	cmp	r3, r2
 8003186:	d119      	bne.n	80031bc <HAL_ADC_ConfigChannel+0x1f4>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6818      	ldr	r0, [r3, #0]
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	6919      	ldr	r1, [r3, #16]
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	69db      	ldr	r3, [r3, #28]
 8003194:	461a      	mov	r2, r3
 8003196:	f7ff fba3 	bl	80028e0 <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6818      	ldr	r0, [r3, #0]
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	6919      	ldr	r1, [r3, #16]
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80031a8:	2b01      	cmp	r3, #1
 80031aa:	d102      	bne.n	80031b2 <HAL_ADC_ConfigChannel+0x1ea>
 80031ac:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80031b0:	e000      	b.n	80031b4 <HAL_ADC_ConfigChannel+0x1ec>
 80031b2:	2300      	movs	r3, #0
 80031b4:	461a      	mov	r2, r3
 80031b6:	f7ff fb71 	bl	800289c <LL_ADC_SetOffsetSaturation>
 80031ba:	e1c8      	b.n	800354e <HAL_ADC_ConfigChannel+0x586>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6818      	ldr	r0, [r3, #0]
 80031c0:	683b      	ldr	r3, [r7, #0]
 80031c2:	6919      	ldr	r1, [r3, #16]
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80031ca:	2b01      	cmp	r3, #1
 80031cc:	d102      	bne.n	80031d4 <HAL_ADC_ConfigChannel+0x20c>
 80031ce:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80031d2:	e000      	b.n	80031d6 <HAL_ADC_ConfigChannel+0x20e>
 80031d4:	2300      	movs	r3, #0
 80031d6:	461a      	mov	r2, r3
 80031d8:	f7ff fb3e 	bl	8002858 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6818      	ldr	r0, [r3, #0]
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	6919      	ldr	r1, [r3, #16]
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	7e1b      	ldrb	r3, [r3, #24]
 80031e8:	2b01      	cmp	r3, #1
 80031ea:	d102      	bne.n	80031f2 <HAL_ADC_ConfigChannel+0x22a>
 80031ec:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80031f0:	e000      	b.n	80031f4 <HAL_ADC_ConfigChannel+0x22c>
 80031f2:	2300      	movs	r3, #0
 80031f4:	461a      	mov	r2, r3
 80031f6:	f7ff fb15 	bl	8002824 <LL_ADC_SetDataRightShift>
 80031fa:	e1a8      	b.n	800354e <HAL_ADC_ConfigChannel+0x586>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4a1f      	ldr	r2, [pc, #124]	@ (8003280 <HAL_ADC_ConfigChannel+0x2b8>)
 8003202:	4293      	cmp	r3, r2
 8003204:	f040 815b 	bne.w	80034be <HAL_ADC_ConfigChannel+0x4f6>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	2100      	movs	r1, #0
 800320e:	4618      	mov	r0, r3
 8003210:	f7ff faf2 	bl	80027f8 <LL_ADC_GetOffsetChannel>
 8003214:	4603      	mov	r3, r0
 8003216:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800321a:	2b00      	cmp	r3, #0
 800321c:	d10a      	bne.n	8003234 <HAL_ADC_ConfigChannel+0x26c>
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	2100      	movs	r1, #0
 8003224:	4618      	mov	r0, r3
 8003226:	f7ff fae7 	bl	80027f8 <LL_ADC_GetOffsetChannel>
 800322a:	4603      	mov	r3, r0
 800322c:	0e9b      	lsrs	r3, r3, #26
 800322e:	f003 021f 	and.w	r2, r3, #31
 8003232:	e017      	b.n	8003264 <HAL_ADC_ConfigChannel+0x29c>
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	2100      	movs	r1, #0
 800323a:	4618      	mov	r0, r3
 800323c:	f7ff fadc 	bl	80027f8 <LL_ADC_GetOffsetChannel>
 8003240:	4603      	mov	r3, r0
 8003242:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003244:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003246:	fa93 f3a3 	rbit	r3, r3
 800324a:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 800324c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800324e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8003250:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003252:	2b00      	cmp	r3, #0
 8003254:	d101      	bne.n	800325a <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8003256:	2320      	movs	r3, #32
 8003258:	e003      	b.n	8003262 <HAL_ADC_ConfigChannel+0x29a>
  return __builtin_clz(value);
 800325a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800325c:	fab3 f383 	clz	r3, r3
 8003260:	b2db      	uxtb	r3, r3
 8003262:	461a      	mov	r2, r3
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800326c:	2b00      	cmp	r3, #0
 800326e:	d10b      	bne.n	8003288 <HAL_ADC_ConfigChannel+0x2c0>
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	0e9b      	lsrs	r3, r3, #26
 8003276:	f003 031f 	and.w	r3, r3, #31
 800327a:	e017      	b.n	80032ac <HAL_ADC_ConfigChannel+0x2e4>
 800327c:	47ff0000 	.word	0x47ff0000
 8003280:	58026000 	.word	0x58026000
 8003284:	5c001000 	.word	0x5c001000
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800328e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003290:	fa93 f3a3 	rbit	r3, r3
 8003294:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8003296:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003298:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800329a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800329c:	2b00      	cmp	r3, #0
 800329e:	d101      	bne.n	80032a4 <HAL_ADC_ConfigChannel+0x2dc>
    return 32U;
 80032a0:	2320      	movs	r3, #32
 80032a2:	e003      	b.n	80032ac <HAL_ADC_ConfigChannel+0x2e4>
  return __builtin_clz(value);
 80032a4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80032a6:	fab3 f383 	clz	r3, r3
 80032aa:	b2db      	uxtb	r3, r3
 80032ac:	429a      	cmp	r2, r3
 80032ae:	d106      	bne.n	80032be <HAL_ADC_ConfigChannel+0x2f6>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	2200      	movs	r2, #0
 80032b6:	2100      	movs	r1, #0
 80032b8:	4618      	mov	r0, r3
 80032ba:	f7ff fb33 	bl	8002924 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	2101      	movs	r1, #1
 80032c4:	4618      	mov	r0, r3
 80032c6:	f7ff fa97 	bl	80027f8 <LL_ADC_GetOffsetChannel>
 80032ca:	4603      	mov	r3, r0
 80032cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d10a      	bne.n	80032ea <HAL_ADC_ConfigChannel+0x322>
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	2101      	movs	r1, #1
 80032da:	4618      	mov	r0, r3
 80032dc:	f7ff fa8c 	bl	80027f8 <LL_ADC_GetOffsetChannel>
 80032e0:	4603      	mov	r3, r0
 80032e2:	0e9b      	lsrs	r3, r3, #26
 80032e4:	f003 021f 	and.w	r2, r3, #31
 80032e8:	e017      	b.n	800331a <HAL_ADC_ConfigChannel+0x352>
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	2101      	movs	r1, #1
 80032f0:	4618      	mov	r0, r3
 80032f2:	f7ff fa81 	bl	80027f8 <LL_ADC_GetOffsetChannel>
 80032f6:	4603      	mov	r3, r0
 80032f8:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032fa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80032fc:	fa93 f3a3 	rbit	r3, r3
 8003300:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003302:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003304:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8003306:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003308:	2b00      	cmp	r3, #0
 800330a:	d101      	bne.n	8003310 <HAL_ADC_ConfigChannel+0x348>
    return 32U;
 800330c:	2320      	movs	r3, #32
 800330e:	e003      	b.n	8003318 <HAL_ADC_ConfigChannel+0x350>
  return __builtin_clz(value);
 8003310:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003312:	fab3 f383 	clz	r3, r3
 8003316:	b2db      	uxtb	r3, r3
 8003318:	461a      	mov	r2, r3
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003322:	2b00      	cmp	r3, #0
 8003324:	d105      	bne.n	8003332 <HAL_ADC_ConfigChannel+0x36a>
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	0e9b      	lsrs	r3, r3, #26
 800332c:	f003 031f 	and.w	r3, r3, #31
 8003330:	e011      	b.n	8003356 <HAL_ADC_ConfigChannel+0x38e>
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003338:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800333a:	fa93 f3a3 	rbit	r3, r3
 800333e:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8003340:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003342:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8003344:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003346:	2b00      	cmp	r3, #0
 8003348:	d101      	bne.n	800334e <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 800334a:	2320      	movs	r3, #32
 800334c:	e003      	b.n	8003356 <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 800334e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003350:	fab3 f383 	clz	r3, r3
 8003354:	b2db      	uxtb	r3, r3
 8003356:	429a      	cmp	r2, r3
 8003358:	d106      	bne.n	8003368 <HAL_ADC_ConfigChannel+0x3a0>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	2200      	movs	r2, #0
 8003360:	2101      	movs	r1, #1
 8003362:	4618      	mov	r0, r3
 8003364:	f7ff fade 	bl	8002924 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	2102      	movs	r1, #2
 800336e:	4618      	mov	r0, r3
 8003370:	f7ff fa42 	bl	80027f8 <LL_ADC_GetOffsetChannel>
 8003374:	4603      	mov	r3, r0
 8003376:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800337a:	2b00      	cmp	r3, #0
 800337c:	d10a      	bne.n	8003394 <HAL_ADC_ConfigChannel+0x3cc>
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	2102      	movs	r1, #2
 8003384:	4618      	mov	r0, r3
 8003386:	f7ff fa37 	bl	80027f8 <LL_ADC_GetOffsetChannel>
 800338a:	4603      	mov	r3, r0
 800338c:	0e9b      	lsrs	r3, r3, #26
 800338e:	f003 021f 	and.w	r2, r3, #31
 8003392:	e017      	b.n	80033c4 <HAL_ADC_ConfigChannel+0x3fc>
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	2102      	movs	r1, #2
 800339a:	4618      	mov	r0, r3
 800339c:	f7ff fa2c 	bl	80027f8 <LL_ADC_GetOffsetChannel>
 80033a0:	4603      	mov	r3, r0
 80033a2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033a6:	fa93 f3a3 	rbit	r3, r3
 80033aa:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80033ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80033ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80033b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d101      	bne.n	80033ba <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 80033b6:	2320      	movs	r3, #32
 80033b8:	e003      	b.n	80033c2 <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 80033ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80033bc:	fab3 f383 	clz	r3, r3
 80033c0:	b2db      	uxtb	r3, r3
 80033c2:	461a      	mov	r2, r3
 80033c4:	683b      	ldr	r3, [r7, #0]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d105      	bne.n	80033dc <HAL_ADC_ConfigChannel+0x414>
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	0e9b      	lsrs	r3, r3, #26
 80033d6:	f003 031f 	and.w	r3, r3, #31
 80033da:	e011      	b.n	8003400 <HAL_ADC_ConfigChannel+0x438>
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80033e4:	fa93 f3a3 	rbit	r3, r3
 80033e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80033ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033ec:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80033ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d101      	bne.n	80033f8 <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 80033f4:	2320      	movs	r3, #32
 80033f6:	e003      	b.n	8003400 <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 80033f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033fa:	fab3 f383 	clz	r3, r3
 80033fe:	b2db      	uxtb	r3, r3
 8003400:	429a      	cmp	r2, r3
 8003402:	d106      	bne.n	8003412 <HAL_ADC_ConfigChannel+0x44a>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	2200      	movs	r2, #0
 800340a:	2102      	movs	r1, #2
 800340c:	4618      	mov	r0, r3
 800340e:	f7ff fa89 	bl	8002924 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	2103      	movs	r1, #3
 8003418:	4618      	mov	r0, r3
 800341a:	f7ff f9ed 	bl	80027f8 <LL_ADC_GetOffsetChannel>
 800341e:	4603      	mov	r3, r0
 8003420:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003424:	2b00      	cmp	r3, #0
 8003426:	d10a      	bne.n	800343e <HAL_ADC_ConfigChannel+0x476>
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	2103      	movs	r1, #3
 800342e:	4618      	mov	r0, r3
 8003430:	f7ff f9e2 	bl	80027f8 <LL_ADC_GetOffsetChannel>
 8003434:	4603      	mov	r3, r0
 8003436:	0e9b      	lsrs	r3, r3, #26
 8003438:	f003 021f 	and.w	r2, r3, #31
 800343c:	e017      	b.n	800346e <HAL_ADC_ConfigChannel+0x4a6>
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	2103      	movs	r1, #3
 8003444:	4618      	mov	r0, r3
 8003446:	f7ff f9d7 	bl	80027f8 <LL_ADC_GetOffsetChannel>
 800344a:	4603      	mov	r3, r0
 800344c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800344e:	6a3b      	ldr	r3, [r7, #32]
 8003450:	fa93 f3a3 	rbit	r3, r3
 8003454:	61fb      	str	r3, [r7, #28]
  return result;
 8003456:	69fb      	ldr	r3, [r7, #28]
 8003458:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800345a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800345c:	2b00      	cmp	r3, #0
 800345e:	d101      	bne.n	8003464 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8003460:	2320      	movs	r3, #32
 8003462:	e003      	b.n	800346c <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8003464:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003466:	fab3 f383 	clz	r3, r3
 800346a:	b2db      	uxtb	r3, r3
 800346c:	461a      	mov	r2, r3
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003476:	2b00      	cmp	r3, #0
 8003478:	d105      	bne.n	8003486 <HAL_ADC_ConfigChannel+0x4be>
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	0e9b      	lsrs	r3, r3, #26
 8003480:	f003 031f 	and.w	r3, r3, #31
 8003484:	e011      	b.n	80034aa <HAL_ADC_ConfigChannel+0x4e2>
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800348c:	697b      	ldr	r3, [r7, #20]
 800348e:	fa93 f3a3 	rbit	r3, r3
 8003492:	613b      	str	r3, [r7, #16]
  return result;
 8003494:	693b      	ldr	r3, [r7, #16]
 8003496:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003498:	69bb      	ldr	r3, [r7, #24]
 800349a:	2b00      	cmp	r3, #0
 800349c:	d101      	bne.n	80034a2 <HAL_ADC_ConfigChannel+0x4da>
    return 32U;
 800349e:	2320      	movs	r3, #32
 80034a0:	e003      	b.n	80034aa <HAL_ADC_ConfigChannel+0x4e2>
  return __builtin_clz(value);
 80034a2:	69bb      	ldr	r3, [r7, #24]
 80034a4:	fab3 f383 	clz	r3, r3
 80034a8:	b2db      	uxtb	r3, r3
 80034aa:	429a      	cmp	r2, r3
 80034ac:	d14f      	bne.n	800354e <HAL_ADC_ConfigChannel+0x586>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	2200      	movs	r2, #0
 80034b4:	2103      	movs	r1, #3
 80034b6:	4618      	mov	r0, r3
 80034b8:	f7ff fa34 	bl	8002924 <LL_ADC_SetOffsetState>
 80034bc:	e047      	b.n	800354e <HAL_ADC_ConfigChannel+0x586>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034c4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	069b      	lsls	r3, r3, #26
 80034ce:	429a      	cmp	r2, r3
 80034d0:	d107      	bne.n	80034e2 <HAL_ADC_ConfigChannel+0x51a>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80034e0:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80034e8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80034ec:	683b      	ldr	r3, [r7, #0]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	069b      	lsls	r3, r3, #26
 80034f2:	429a      	cmp	r2, r3
 80034f4:	d107      	bne.n	8003506 <HAL_ADC_ConfigChannel+0x53e>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003504:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800350c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	069b      	lsls	r3, r3, #26
 8003516:	429a      	cmp	r2, r3
 8003518:	d107      	bne.n	800352a <HAL_ADC_ConfigChannel+0x562>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003528:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003530:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003534:	683b      	ldr	r3, [r7, #0]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	069b      	lsls	r3, r3, #26
 800353a:	429a      	cmp	r2, r3
 800353c:	d107      	bne.n	800354e <HAL_ADC_ConfigChannel+0x586>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800354c:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	4618      	mov	r0, r3
 8003554:	f7ff faf6 	bl	8002b44 <LL_ADC_IsEnabled>
 8003558:	4603      	mov	r3, r0
 800355a:	2b00      	cmp	r3, #0
 800355c:	f040 81ea 	bne.w	8003934 <HAL_ADC_ConfigChannel+0x96c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6818      	ldr	r0, [r3, #0]
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	6819      	ldr	r1, [r3, #0]
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	68db      	ldr	r3, [r3, #12]
 800356c:	461a      	mov	r2, r3
 800356e:	f7ff fa5b 	bl	8002a28 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003572:	683b      	ldr	r3, [r7, #0]
 8003574:	68db      	ldr	r3, [r3, #12]
 8003576:	4a7a      	ldr	r2, [pc, #488]	@ (8003760 <HAL_ADC_ConfigChannel+0x798>)
 8003578:	4293      	cmp	r3, r2
 800357a:	f040 80e0 	bne.w	800373e <HAL_ADC_ConfigChannel+0x776>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681a      	ldr	r2, [r3, #0]
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	4977      	ldr	r1, [pc, #476]	@ (8003764 <HAL_ADC_ConfigChannel+0x79c>)
 8003588:	428b      	cmp	r3, r1
 800358a:	d147      	bne.n	800361c <HAL_ADC_ConfigChannel+0x654>
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	4975      	ldr	r1, [pc, #468]	@ (8003768 <HAL_ADC_ConfigChannel+0x7a0>)
 8003592:	428b      	cmp	r3, r1
 8003594:	d040      	beq.n	8003618 <HAL_ADC_ConfigChannel+0x650>
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	4974      	ldr	r1, [pc, #464]	@ (800376c <HAL_ADC_ConfigChannel+0x7a4>)
 800359c:	428b      	cmp	r3, r1
 800359e:	d039      	beq.n	8003614 <HAL_ADC_ConfigChannel+0x64c>
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	4972      	ldr	r1, [pc, #456]	@ (8003770 <HAL_ADC_ConfigChannel+0x7a8>)
 80035a6:	428b      	cmp	r3, r1
 80035a8:	d032      	beq.n	8003610 <HAL_ADC_ConfigChannel+0x648>
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	4971      	ldr	r1, [pc, #452]	@ (8003774 <HAL_ADC_ConfigChannel+0x7ac>)
 80035b0:	428b      	cmp	r3, r1
 80035b2:	d02b      	beq.n	800360c <HAL_ADC_ConfigChannel+0x644>
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	496f      	ldr	r1, [pc, #444]	@ (8003778 <HAL_ADC_ConfigChannel+0x7b0>)
 80035ba:	428b      	cmp	r3, r1
 80035bc:	d024      	beq.n	8003608 <HAL_ADC_ConfigChannel+0x640>
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	496e      	ldr	r1, [pc, #440]	@ (800377c <HAL_ADC_ConfigChannel+0x7b4>)
 80035c4:	428b      	cmp	r3, r1
 80035c6:	d01d      	beq.n	8003604 <HAL_ADC_ConfigChannel+0x63c>
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	496c      	ldr	r1, [pc, #432]	@ (8003780 <HAL_ADC_ConfigChannel+0x7b8>)
 80035ce:	428b      	cmp	r3, r1
 80035d0:	d016      	beq.n	8003600 <HAL_ADC_ConfigChannel+0x638>
 80035d2:	683b      	ldr	r3, [r7, #0]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	496b      	ldr	r1, [pc, #428]	@ (8003784 <HAL_ADC_ConfigChannel+0x7bc>)
 80035d8:	428b      	cmp	r3, r1
 80035da:	d00f      	beq.n	80035fc <HAL_ADC_ConfigChannel+0x634>
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4969      	ldr	r1, [pc, #420]	@ (8003788 <HAL_ADC_ConfigChannel+0x7c0>)
 80035e2:	428b      	cmp	r3, r1
 80035e4:	d008      	beq.n	80035f8 <HAL_ADC_ConfigChannel+0x630>
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	4968      	ldr	r1, [pc, #416]	@ (800378c <HAL_ADC_ConfigChannel+0x7c4>)
 80035ec:	428b      	cmp	r3, r1
 80035ee:	d101      	bne.n	80035f4 <HAL_ADC_ConfigChannel+0x62c>
 80035f0:	4b67      	ldr	r3, [pc, #412]	@ (8003790 <HAL_ADC_ConfigChannel+0x7c8>)
 80035f2:	e0a0      	b.n	8003736 <HAL_ADC_ConfigChannel+0x76e>
 80035f4:	2300      	movs	r3, #0
 80035f6:	e09e      	b.n	8003736 <HAL_ADC_ConfigChannel+0x76e>
 80035f8:	4b66      	ldr	r3, [pc, #408]	@ (8003794 <HAL_ADC_ConfigChannel+0x7cc>)
 80035fa:	e09c      	b.n	8003736 <HAL_ADC_ConfigChannel+0x76e>
 80035fc:	4b66      	ldr	r3, [pc, #408]	@ (8003798 <HAL_ADC_ConfigChannel+0x7d0>)
 80035fe:	e09a      	b.n	8003736 <HAL_ADC_ConfigChannel+0x76e>
 8003600:	4b60      	ldr	r3, [pc, #384]	@ (8003784 <HAL_ADC_ConfigChannel+0x7bc>)
 8003602:	e098      	b.n	8003736 <HAL_ADC_ConfigChannel+0x76e>
 8003604:	4b5e      	ldr	r3, [pc, #376]	@ (8003780 <HAL_ADC_ConfigChannel+0x7b8>)
 8003606:	e096      	b.n	8003736 <HAL_ADC_ConfigChannel+0x76e>
 8003608:	4b64      	ldr	r3, [pc, #400]	@ (800379c <HAL_ADC_ConfigChannel+0x7d4>)
 800360a:	e094      	b.n	8003736 <HAL_ADC_ConfigChannel+0x76e>
 800360c:	4b64      	ldr	r3, [pc, #400]	@ (80037a0 <HAL_ADC_ConfigChannel+0x7d8>)
 800360e:	e092      	b.n	8003736 <HAL_ADC_ConfigChannel+0x76e>
 8003610:	4b64      	ldr	r3, [pc, #400]	@ (80037a4 <HAL_ADC_ConfigChannel+0x7dc>)
 8003612:	e090      	b.n	8003736 <HAL_ADC_ConfigChannel+0x76e>
 8003614:	4b64      	ldr	r3, [pc, #400]	@ (80037a8 <HAL_ADC_ConfigChannel+0x7e0>)
 8003616:	e08e      	b.n	8003736 <HAL_ADC_ConfigChannel+0x76e>
 8003618:	2301      	movs	r3, #1
 800361a:	e08c      	b.n	8003736 <HAL_ADC_ConfigChannel+0x76e>
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	4962      	ldr	r1, [pc, #392]	@ (80037ac <HAL_ADC_ConfigChannel+0x7e4>)
 8003622:	428b      	cmp	r3, r1
 8003624:	d140      	bne.n	80036a8 <HAL_ADC_ConfigChannel+0x6e0>
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	494f      	ldr	r1, [pc, #316]	@ (8003768 <HAL_ADC_ConfigChannel+0x7a0>)
 800362c:	428b      	cmp	r3, r1
 800362e:	d039      	beq.n	80036a4 <HAL_ADC_ConfigChannel+0x6dc>
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	494d      	ldr	r1, [pc, #308]	@ (800376c <HAL_ADC_ConfigChannel+0x7a4>)
 8003636:	428b      	cmp	r3, r1
 8003638:	d032      	beq.n	80036a0 <HAL_ADC_ConfigChannel+0x6d8>
 800363a:	683b      	ldr	r3, [r7, #0]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	494c      	ldr	r1, [pc, #304]	@ (8003770 <HAL_ADC_ConfigChannel+0x7a8>)
 8003640:	428b      	cmp	r3, r1
 8003642:	d02b      	beq.n	800369c <HAL_ADC_ConfigChannel+0x6d4>
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	494a      	ldr	r1, [pc, #296]	@ (8003774 <HAL_ADC_ConfigChannel+0x7ac>)
 800364a:	428b      	cmp	r3, r1
 800364c:	d024      	beq.n	8003698 <HAL_ADC_ConfigChannel+0x6d0>
 800364e:	683b      	ldr	r3, [r7, #0]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	4949      	ldr	r1, [pc, #292]	@ (8003778 <HAL_ADC_ConfigChannel+0x7b0>)
 8003654:	428b      	cmp	r3, r1
 8003656:	d01d      	beq.n	8003694 <HAL_ADC_ConfigChannel+0x6cc>
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	4947      	ldr	r1, [pc, #284]	@ (800377c <HAL_ADC_ConfigChannel+0x7b4>)
 800365e:	428b      	cmp	r3, r1
 8003660:	d016      	beq.n	8003690 <HAL_ADC_ConfigChannel+0x6c8>
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	4946      	ldr	r1, [pc, #280]	@ (8003780 <HAL_ADC_ConfigChannel+0x7b8>)
 8003668:	428b      	cmp	r3, r1
 800366a:	d00f      	beq.n	800368c <HAL_ADC_ConfigChannel+0x6c4>
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	4944      	ldr	r1, [pc, #272]	@ (8003784 <HAL_ADC_ConfigChannel+0x7bc>)
 8003672:	428b      	cmp	r3, r1
 8003674:	d008      	beq.n	8003688 <HAL_ADC_ConfigChannel+0x6c0>
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	4944      	ldr	r1, [pc, #272]	@ (800378c <HAL_ADC_ConfigChannel+0x7c4>)
 800367c:	428b      	cmp	r3, r1
 800367e:	d101      	bne.n	8003684 <HAL_ADC_ConfigChannel+0x6bc>
 8003680:	4b43      	ldr	r3, [pc, #268]	@ (8003790 <HAL_ADC_ConfigChannel+0x7c8>)
 8003682:	e058      	b.n	8003736 <HAL_ADC_ConfigChannel+0x76e>
 8003684:	2300      	movs	r3, #0
 8003686:	e056      	b.n	8003736 <HAL_ADC_ConfigChannel+0x76e>
 8003688:	4b43      	ldr	r3, [pc, #268]	@ (8003798 <HAL_ADC_ConfigChannel+0x7d0>)
 800368a:	e054      	b.n	8003736 <HAL_ADC_ConfigChannel+0x76e>
 800368c:	4b3d      	ldr	r3, [pc, #244]	@ (8003784 <HAL_ADC_ConfigChannel+0x7bc>)
 800368e:	e052      	b.n	8003736 <HAL_ADC_ConfigChannel+0x76e>
 8003690:	4b3b      	ldr	r3, [pc, #236]	@ (8003780 <HAL_ADC_ConfigChannel+0x7b8>)
 8003692:	e050      	b.n	8003736 <HAL_ADC_ConfigChannel+0x76e>
 8003694:	4b41      	ldr	r3, [pc, #260]	@ (800379c <HAL_ADC_ConfigChannel+0x7d4>)
 8003696:	e04e      	b.n	8003736 <HAL_ADC_ConfigChannel+0x76e>
 8003698:	4b41      	ldr	r3, [pc, #260]	@ (80037a0 <HAL_ADC_ConfigChannel+0x7d8>)
 800369a:	e04c      	b.n	8003736 <HAL_ADC_ConfigChannel+0x76e>
 800369c:	4b41      	ldr	r3, [pc, #260]	@ (80037a4 <HAL_ADC_ConfigChannel+0x7dc>)
 800369e:	e04a      	b.n	8003736 <HAL_ADC_ConfigChannel+0x76e>
 80036a0:	4b41      	ldr	r3, [pc, #260]	@ (80037a8 <HAL_ADC_ConfigChannel+0x7e0>)
 80036a2:	e048      	b.n	8003736 <HAL_ADC_ConfigChannel+0x76e>
 80036a4:	2301      	movs	r3, #1
 80036a6:	e046      	b.n	8003736 <HAL_ADC_ConfigChannel+0x76e>
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	4940      	ldr	r1, [pc, #256]	@ (80037b0 <HAL_ADC_ConfigChannel+0x7e8>)
 80036ae:	428b      	cmp	r3, r1
 80036b0:	d140      	bne.n	8003734 <HAL_ADC_ConfigChannel+0x76c>
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	492c      	ldr	r1, [pc, #176]	@ (8003768 <HAL_ADC_ConfigChannel+0x7a0>)
 80036b8:	428b      	cmp	r3, r1
 80036ba:	d039      	beq.n	8003730 <HAL_ADC_ConfigChannel+0x768>
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	492a      	ldr	r1, [pc, #168]	@ (800376c <HAL_ADC_ConfigChannel+0x7a4>)
 80036c2:	428b      	cmp	r3, r1
 80036c4:	d032      	beq.n	800372c <HAL_ADC_ConfigChannel+0x764>
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	4929      	ldr	r1, [pc, #164]	@ (8003770 <HAL_ADC_ConfigChannel+0x7a8>)
 80036cc:	428b      	cmp	r3, r1
 80036ce:	d02b      	beq.n	8003728 <HAL_ADC_ConfigChannel+0x760>
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	4927      	ldr	r1, [pc, #156]	@ (8003774 <HAL_ADC_ConfigChannel+0x7ac>)
 80036d6:	428b      	cmp	r3, r1
 80036d8:	d024      	beq.n	8003724 <HAL_ADC_ConfigChannel+0x75c>
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	4926      	ldr	r1, [pc, #152]	@ (8003778 <HAL_ADC_ConfigChannel+0x7b0>)
 80036e0:	428b      	cmp	r3, r1
 80036e2:	d01d      	beq.n	8003720 <HAL_ADC_ConfigChannel+0x758>
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	4924      	ldr	r1, [pc, #144]	@ (800377c <HAL_ADC_ConfigChannel+0x7b4>)
 80036ea:	428b      	cmp	r3, r1
 80036ec:	d016      	beq.n	800371c <HAL_ADC_ConfigChannel+0x754>
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	4923      	ldr	r1, [pc, #140]	@ (8003780 <HAL_ADC_ConfigChannel+0x7b8>)
 80036f4:	428b      	cmp	r3, r1
 80036f6:	d00f      	beq.n	8003718 <HAL_ADC_ConfigChannel+0x750>
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	4926      	ldr	r1, [pc, #152]	@ (8003798 <HAL_ADC_ConfigChannel+0x7d0>)
 80036fe:	428b      	cmp	r3, r1
 8003700:	d008      	beq.n	8003714 <HAL_ADC_ConfigChannel+0x74c>
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	492b      	ldr	r1, [pc, #172]	@ (80037b4 <HAL_ADC_ConfigChannel+0x7ec>)
 8003708:	428b      	cmp	r3, r1
 800370a:	d101      	bne.n	8003710 <HAL_ADC_ConfigChannel+0x748>
 800370c:	4b2a      	ldr	r3, [pc, #168]	@ (80037b8 <HAL_ADC_ConfigChannel+0x7f0>)
 800370e:	e012      	b.n	8003736 <HAL_ADC_ConfigChannel+0x76e>
 8003710:	2300      	movs	r3, #0
 8003712:	e010      	b.n	8003736 <HAL_ADC_ConfigChannel+0x76e>
 8003714:	4b27      	ldr	r3, [pc, #156]	@ (80037b4 <HAL_ADC_ConfigChannel+0x7ec>)
 8003716:	e00e      	b.n	8003736 <HAL_ADC_ConfigChannel+0x76e>
 8003718:	4b1a      	ldr	r3, [pc, #104]	@ (8003784 <HAL_ADC_ConfigChannel+0x7bc>)
 800371a:	e00c      	b.n	8003736 <HAL_ADC_ConfigChannel+0x76e>
 800371c:	4b18      	ldr	r3, [pc, #96]	@ (8003780 <HAL_ADC_ConfigChannel+0x7b8>)
 800371e:	e00a      	b.n	8003736 <HAL_ADC_ConfigChannel+0x76e>
 8003720:	4b1e      	ldr	r3, [pc, #120]	@ (800379c <HAL_ADC_ConfigChannel+0x7d4>)
 8003722:	e008      	b.n	8003736 <HAL_ADC_ConfigChannel+0x76e>
 8003724:	4b1e      	ldr	r3, [pc, #120]	@ (80037a0 <HAL_ADC_ConfigChannel+0x7d8>)
 8003726:	e006      	b.n	8003736 <HAL_ADC_ConfigChannel+0x76e>
 8003728:	4b1e      	ldr	r3, [pc, #120]	@ (80037a4 <HAL_ADC_ConfigChannel+0x7dc>)
 800372a:	e004      	b.n	8003736 <HAL_ADC_ConfigChannel+0x76e>
 800372c:	4b1e      	ldr	r3, [pc, #120]	@ (80037a8 <HAL_ADC_ConfigChannel+0x7e0>)
 800372e:	e002      	b.n	8003736 <HAL_ADC_ConfigChannel+0x76e>
 8003730:	2301      	movs	r3, #1
 8003732:	e000      	b.n	8003736 <HAL_ADC_ConfigChannel+0x76e>
 8003734:	2300      	movs	r3, #0
 8003736:	4619      	mov	r1, r3
 8003738:	4610      	mov	r0, r2
 800373a:	f7fe fff1 	bl	8002720 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	2b00      	cmp	r3, #0
 8003744:	f280 80f6 	bge.w	8003934 <HAL_ADC_ConfigChannel+0x96c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	4a05      	ldr	r2, [pc, #20]	@ (8003764 <HAL_ADC_ConfigChannel+0x79c>)
 800374e:	4293      	cmp	r3, r2
 8003750:	d004      	beq.n	800375c <HAL_ADC_ConfigChannel+0x794>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	4a15      	ldr	r2, [pc, #84]	@ (80037ac <HAL_ADC_ConfigChannel+0x7e4>)
 8003758:	4293      	cmp	r3, r2
 800375a:	d131      	bne.n	80037c0 <HAL_ADC_ConfigChannel+0x7f8>
 800375c:	4b17      	ldr	r3, [pc, #92]	@ (80037bc <HAL_ADC_ConfigChannel+0x7f4>)
 800375e:	e030      	b.n	80037c2 <HAL_ADC_ConfigChannel+0x7fa>
 8003760:	47ff0000 	.word	0x47ff0000
 8003764:	40022000 	.word	0x40022000
 8003768:	04300002 	.word	0x04300002
 800376c:	08600004 	.word	0x08600004
 8003770:	0c900008 	.word	0x0c900008
 8003774:	10c00010 	.word	0x10c00010
 8003778:	14f00020 	.word	0x14f00020
 800377c:	2a000400 	.word	0x2a000400
 8003780:	2e300800 	.word	0x2e300800
 8003784:	32601000 	.word	0x32601000
 8003788:	43210000 	.word	0x43210000
 800378c:	4b840000 	.word	0x4b840000
 8003790:	4fb80000 	.word	0x4fb80000
 8003794:	47520000 	.word	0x47520000
 8003798:	36902000 	.word	0x36902000
 800379c:	25b00200 	.word	0x25b00200
 80037a0:	21800100 	.word	0x21800100
 80037a4:	1d500080 	.word	0x1d500080
 80037a8:	19200040 	.word	0x19200040
 80037ac:	40022100 	.word	0x40022100
 80037b0:	58026000 	.word	0x58026000
 80037b4:	3ac04000 	.word	0x3ac04000
 80037b8:	3ef08000 	.word	0x3ef08000
 80037bc:	40022300 	.word	0x40022300
 80037c0:	4b61      	ldr	r3, [pc, #388]	@ (8003948 <HAL_ADC_ConfigChannel+0x980>)
 80037c2:	4618      	mov	r0, r3
 80037c4:	f7fe ff9e 	bl	8002704 <LL_ADC_GetCommonPathInternalCh>
 80037c8:	67f8      	str	r0, [r7, #124]	@ 0x7c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	4a5f      	ldr	r2, [pc, #380]	@ (800394c <HAL_ADC_ConfigChannel+0x984>)
 80037d0:	4293      	cmp	r3, r2
 80037d2:	d004      	beq.n	80037de <HAL_ADC_ConfigChannel+0x816>
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	4a5d      	ldr	r2, [pc, #372]	@ (8003950 <HAL_ADC_ConfigChannel+0x988>)
 80037da:	4293      	cmp	r3, r2
 80037dc:	d10e      	bne.n	80037fc <HAL_ADC_ConfigChannel+0x834>
 80037de:	485b      	ldr	r0, [pc, #364]	@ (800394c <HAL_ADC_ConfigChannel+0x984>)
 80037e0:	f7ff f9b0 	bl	8002b44 <LL_ADC_IsEnabled>
 80037e4:	4604      	mov	r4, r0
 80037e6:	485a      	ldr	r0, [pc, #360]	@ (8003950 <HAL_ADC_ConfigChannel+0x988>)
 80037e8:	f7ff f9ac 	bl	8002b44 <LL_ADC_IsEnabled>
 80037ec:	4603      	mov	r3, r0
 80037ee:	4323      	orrs	r3, r4
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	bf0c      	ite	eq
 80037f4:	2301      	moveq	r3, #1
 80037f6:	2300      	movne	r3, #0
 80037f8:	b2db      	uxtb	r3, r3
 80037fa:	e008      	b.n	800380e <HAL_ADC_ConfigChannel+0x846>
 80037fc:	4855      	ldr	r0, [pc, #340]	@ (8003954 <HAL_ADC_ConfigChannel+0x98c>)
 80037fe:	f7ff f9a1 	bl	8002b44 <LL_ADC_IsEnabled>
 8003802:	4603      	mov	r3, r0
 8003804:	2b00      	cmp	r3, #0
 8003806:	bf0c      	ite	eq
 8003808:	2301      	moveq	r3, #1
 800380a:	2300      	movne	r3, #0
 800380c:	b2db      	uxtb	r3, r3
 800380e:	2b00      	cmp	r3, #0
 8003810:	d07d      	beq.n	800390e <HAL_ADC_ConfigChannel+0x946>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	4a50      	ldr	r2, [pc, #320]	@ (8003958 <HAL_ADC_ConfigChannel+0x990>)
 8003818:	4293      	cmp	r3, r2
 800381a:	d130      	bne.n	800387e <HAL_ADC_ConfigChannel+0x8b6>
 800381c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800381e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003822:	2b00      	cmp	r3, #0
 8003824:	d12b      	bne.n	800387e <HAL_ADC_ConfigChannel+0x8b6>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	4a4a      	ldr	r2, [pc, #296]	@ (8003954 <HAL_ADC_ConfigChannel+0x98c>)
 800382c:	4293      	cmp	r3, r2
 800382e:	f040 8081 	bne.w	8003934 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	4a45      	ldr	r2, [pc, #276]	@ (800394c <HAL_ADC_ConfigChannel+0x984>)
 8003838:	4293      	cmp	r3, r2
 800383a:	d004      	beq.n	8003846 <HAL_ADC_ConfigChannel+0x87e>
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	4a43      	ldr	r2, [pc, #268]	@ (8003950 <HAL_ADC_ConfigChannel+0x988>)
 8003842:	4293      	cmp	r3, r2
 8003844:	d101      	bne.n	800384a <HAL_ADC_ConfigChannel+0x882>
 8003846:	4a45      	ldr	r2, [pc, #276]	@ (800395c <HAL_ADC_ConfigChannel+0x994>)
 8003848:	e000      	b.n	800384c <HAL_ADC_ConfigChannel+0x884>
 800384a:	4a3f      	ldr	r2, [pc, #252]	@ (8003948 <HAL_ADC_ConfigChannel+0x980>)
 800384c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800384e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003852:	4619      	mov	r1, r3
 8003854:	4610      	mov	r0, r2
 8003856:	f7fe ff42 	bl	80026de <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800385a:	4b41      	ldr	r3, [pc, #260]	@ (8003960 <HAL_ADC_ConfigChannel+0x998>)
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	099b      	lsrs	r3, r3, #6
 8003860:	4a40      	ldr	r2, [pc, #256]	@ (8003964 <HAL_ADC_ConfigChannel+0x99c>)
 8003862:	fba2 2303 	umull	r2, r3, r2, r3
 8003866:	099b      	lsrs	r3, r3, #6
 8003868:	3301      	adds	r3, #1
 800386a:	005b      	lsls	r3, r3, #1
 800386c:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 800386e:	e002      	b.n	8003876 <HAL_ADC_ConfigChannel+0x8ae>
              {
                wait_loop_index--;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	3b01      	subs	r3, #1
 8003874:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	2b00      	cmp	r3, #0
 800387a:	d1f9      	bne.n	8003870 <HAL_ADC_ConfigChannel+0x8a8>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800387c:	e05a      	b.n	8003934 <HAL_ADC_ConfigChannel+0x96c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800387e:	683b      	ldr	r3, [r7, #0]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	4a39      	ldr	r2, [pc, #228]	@ (8003968 <HAL_ADC_ConfigChannel+0x9a0>)
 8003884:	4293      	cmp	r3, r2
 8003886:	d11e      	bne.n	80038c6 <HAL_ADC_ConfigChannel+0x8fe>
 8003888:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800388a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800388e:	2b00      	cmp	r3, #0
 8003890:	d119      	bne.n	80038c6 <HAL_ADC_ConfigChannel+0x8fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	4a2f      	ldr	r2, [pc, #188]	@ (8003954 <HAL_ADC_ConfigChannel+0x98c>)
 8003898:	4293      	cmp	r3, r2
 800389a:	d14b      	bne.n	8003934 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	4a2a      	ldr	r2, [pc, #168]	@ (800394c <HAL_ADC_ConfigChannel+0x984>)
 80038a2:	4293      	cmp	r3, r2
 80038a4:	d004      	beq.n	80038b0 <HAL_ADC_ConfigChannel+0x8e8>
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	4a29      	ldr	r2, [pc, #164]	@ (8003950 <HAL_ADC_ConfigChannel+0x988>)
 80038ac:	4293      	cmp	r3, r2
 80038ae:	d101      	bne.n	80038b4 <HAL_ADC_ConfigChannel+0x8ec>
 80038b0:	4a2a      	ldr	r2, [pc, #168]	@ (800395c <HAL_ADC_ConfigChannel+0x994>)
 80038b2:	e000      	b.n	80038b6 <HAL_ADC_ConfigChannel+0x8ee>
 80038b4:	4a24      	ldr	r2, [pc, #144]	@ (8003948 <HAL_ADC_ConfigChannel+0x980>)
 80038b6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80038b8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80038bc:	4619      	mov	r1, r3
 80038be:	4610      	mov	r0, r2
 80038c0:	f7fe ff0d 	bl	80026de <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80038c4:	e036      	b.n	8003934 <HAL_ADC_ConfigChannel+0x96c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	4a28      	ldr	r2, [pc, #160]	@ (800396c <HAL_ADC_ConfigChannel+0x9a4>)
 80038cc:	4293      	cmp	r3, r2
 80038ce:	d131      	bne.n	8003934 <HAL_ADC_ConfigChannel+0x96c>
 80038d0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80038d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d12c      	bne.n	8003934 <HAL_ADC_ConfigChannel+0x96c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	4a1d      	ldr	r2, [pc, #116]	@ (8003954 <HAL_ADC_ConfigChannel+0x98c>)
 80038e0:	4293      	cmp	r3, r2
 80038e2:	d127      	bne.n	8003934 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	4a18      	ldr	r2, [pc, #96]	@ (800394c <HAL_ADC_ConfigChannel+0x984>)
 80038ea:	4293      	cmp	r3, r2
 80038ec:	d004      	beq.n	80038f8 <HAL_ADC_ConfigChannel+0x930>
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	4a17      	ldr	r2, [pc, #92]	@ (8003950 <HAL_ADC_ConfigChannel+0x988>)
 80038f4:	4293      	cmp	r3, r2
 80038f6:	d101      	bne.n	80038fc <HAL_ADC_ConfigChannel+0x934>
 80038f8:	4a18      	ldr	r2, [pc, #96]	@ (800395c <HAL_ADC_ConfigChannel+0x994>)
 80038fa:	e000      	b.n	80038fe <HAL_ADC_ConfigChannel+0x936>
 80038fc:	4a12      	ldr	r2, [pc, #72]	@ (8003948 <HAL_ADC_ConfigChannel+0x980>)
 80038fe:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003900:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003904:	4619      	mov	r1, r3
 8003906:	4610      	mov	r0, r2
 8003908:	f7fe fee9 	bl	80026de <LL_ADC_SetCommonPathInternalCh>
 800390c:	e012      	b.n	8003934 <HAL_ADC_ConfigChannel+0x96c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003912:	f043 0220 	orr.w	r2, r3, #32
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	661a      	str	r2, [r3, #96]	@ 0x60

          tmp_hal_status = HAL_ERROR;
 800391a:	2301      	movs	r3, #1
 800391c:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 8003920:	e008      	b.n	8003934 <HAL_ADC_ConfigChannel+0x96c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003926:	f043 0220 	orr.w	r2, r3, #32
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800392e:	2301      	movs	r3, #1
 8003930:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	2200      	movs	r2, #0
 8003938:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 800393c:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
}
 8003940:	4618      	mov	r0, r3
 8003942:	3794      	adds	r7, #148	@ 0x94
 8003944:	46bd      	mov	sp, r7
 8003946:	bd90      	pop	{r4, r7, pc}
 8003948:	58026300 	.word	0x58026300
 800394c:	40022000 	.word	0x40022000
 8003950:	40022100 	.word	0x40022100
 8003954:	58026000 	.word	0x58026000
 8003958:	c7520000 	.word	0xc7520000
 800395c:	40022300 	.word	0x40022300
 8003960:	24000000 	.word	0x24000000
 8003964:	053e2d63 	.word	0x053e2d63
 8003968:	c3210000 	.word	0xc3210000
 800396c:	cb840000 	.word	0xcb840000

08003970 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8003970:	b580      	push	{r7, lr}
 8003972:	b084      	sub	sp, #16
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	4a6c      	ldr	r2, [pc, #432]	@ (8003b30 <ADC_ConfigureBoostMode+0x1c0>)
 800397e:	4293      	cmp	r3, r2
 8003980:	d004      	beq.n	800398c <ADC_ConfigureBoostMode+0x1c>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	4a6b      	ldr	r2, [pc, #428]	@ (8003b34 <ADC_ConfigureBoostMode+0x1c4>)
 8003988:	4293      	cmp	r3, r2
 800398a:	d109      	bne.n	80039a0 <ADC_ConfigureBoostMode+0x30>
 800398c:	4b6a      	ldr	r3, [pc, #424]	@ (8003b38 <ADC_ConfigureBoostMode+0x1c8>)
 800398e:	689b      	ldr	r3, [r3, #8]
 8003990:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003994:	2b00      	cmp	r3, #0
 8003996:	bf14      	ite	ne
 8003998:	2301      	movne	r3, #1
 800399a:	2300      	moveq	r3, #0
 800399c:	b2db      	uxtb	r3, r3
 800399e:	e008      	b.n	80039b2 <ADC_ConfigureBoostMode+0x42>
 80039a0:	4b66      	ldr	r3, [pc, #408]	@ (8003b3c <ADC_ConfigureBoostMode+0x1cc>)
 80039a2:	689b      	ldr	r3, [r3, #8]
 80039a4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	bf14      	ite	ne
 80039ac:	2301      	movne	r3, #1
 80039ae:	2300      	moveq	r3, #0
 80039b0:	b2db      	uxtb	r3, r3
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d01c      	beq.n	80039f0 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 80039b6:	f004 f993 	bl	8007ce0 <HAL_RCC_GetHCLKFreq>
 80039ba:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	685b      	ldr	r3, [r3, #4]
 80039c0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80039c4:	d010      	beq.n	80039e8 <ADC_ConfigureBoostMode+0x78>
 80039c6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80039ca:	d873      	bhi.n	8003ab4 <ADC_ConfigureBoostMode+0x144>
 80039cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039d0:	d002      	beq.n	80039d8 <ADC_ConfigureBoostMode+0x68>
 80039d2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80039d6:	d16d      	bne.n	8003ab4 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	685b      	ldr	r3, [r3, #4]
 80039dc:	0c1b      	lsrs	r3, r3, #16
 80039de:	68fa      	ldr	r2, [r7, #12]
 80039e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80039e4:	60fb      	str	r3, [r7, #12]
        break;
 80039e6:	e068      	b.n	8003aba <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	089b      	lsrs	r3, r3, #2
 80039ec:	60fb      	str	r3, [r7, #12]
        break;
 80039ee:	e064      	b.n	8003aba <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 80039f0:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 80039f4:	f04f 0100 	mov.w	r1, #0
 80039f8:	f005 fb6e 	bl	80090d8 <HAL_RCCEx_GetPeriphCLKFreq>
 80039fc:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	685b      	ldr	r3, [r3, #4]
 8003a02:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8003a06:	d051      	beq.n	8003aac <ADC_ConfigureBoostMode+0x13c>
 8003a08:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8003a0c:	d854      	bhi.n	8003ab8 <ADC_ConfigureBoostMode+0x148>
 8003a0e:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8003a12:	d047      	beq.n	8003aa4 <ADC_ConfigureBoostMode+0x134>
 8003a14:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8003a18:	d84e      	bhi.n	8003ab8 <ADC_ConfigureBoostMode+0x148>
 8003a1a:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8003a1e:	d03d      	beq.n	8003a9c <ADC_ConfigureBoostMode+0x12c>
 8003a20:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8003a24:	d848      	bhi.n	8003ab8 <ADC_ConfigureBoostMode+0x148>
 8003a26:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003a2a:	d033      	beq.n	8003a94 <ADC_ConfigureBoostMode+0x124>
 8003a2c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003a30:	d842      	bhi.n	8003ab8 <ADC_ConfigureBoostMode+0x148>
 8003a32:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8003a36:	d029      	beq.n	8003a8c <ADC_ConfigureBoostMode+0x11c>
 8003a38:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8003a3c:	d83c      	bhi.n	8003ab8 <ADC_ConfigureBoostMode+0x148>
 8003a3e:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8003a42:	d01a      	beq.n	8003a7a <ADC_ConfigureBoostMode+0x10a>
 8003a44:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8003a48:	d836      	bhi.n	8003ab8 <ADC_ConfigureBoostMode+0x148>
 8003a4a:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8003a4e:	d014      	beq.n	8003a7a <ADC_ConfigureBoostMode+0x10a>
 8003a50:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8003a54:	d830      	bhi.n	8003ab8 <ADC_ConfigureBoostMode+0x148>
 8003a56:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003a5a:	d00e      	beq.n	8003a7a <ADC_ConfigureBoostMode+0x10a>
 8003a5c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003a60:	d82a      	bhi.n	8003ab8 <ADC_ConfigureBoostMode+0x148>
 8003a62:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003a66:	d008      	beq.n	8003a7a <ADC_ConfigureBoostMode+0x10a>
 8003a68:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003a6c:	d824      	bhi.n	8003ab8 <ADC_ConfigureBoostMode+0x148>
 8003a6e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003a72:	d002      	beq.n	8003a7a <ADC_ConfigureBoostMode+0x10a>
 8003a74:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003a78:	d11e      	bne.n	8003ab8 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	685b      	ldr	r3, [r3, #4]
 8003a7e:	0c9b      	lsrs	r3, r3, #18
 8003a80:	005b      	lsls	r3, r3, #1
 8003a82:	68fa      	ldr	r2, [r7, #12]
 8003a84:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a88:	60fb      	str	r3, [r7, #12]
        break;
 8003a8a:	e016      	b.n	8003aba <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	091b      	lsrs	r3, r3, #4
 8003a90:	60fb      	str	r3, [r7, #12]
        break;
 8003a92:	e012      	b.n	8003aba <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	095b      	lsrs	r3, r3, #5
 8003a98:	60fb      	str	r3, [r7, #12]
        break;
 8003a9a:	e00e      	b.n	8003aba <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	099b      	lsrs	r3, r3, #6
 8003aa0:	60fb      	str	r3, [r7, #12]
        break;
 8003aa2:	e00a      	b.n	8003aba <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	09db      	lsrs	r3, r3, #7
 8003aa8:	60fb      	str	r3, [r7, #12]
        break;
 8003aaa:	e006      	b.n	8003aba <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	0a1b      	lsrs	r3, r3, #8
 8003ab0:	60fb      	str	r3, [r7, #12]
        break;
 8003ab2:	e002      	b.n	8003aba <ADC_ConfigureBoostMode+0x14a>
        break;
 8003ab4:	bf00      	nop
 8003ab6:	e000      	b.n	8003aba <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8003ab8:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	085b      	lsrs	r3, r3, #1
 8003abe:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	4a1f      	ldr	r2, [pc, #124]	@ (8003b40 <ADC_ConfigureBoostMode+0x1d0>)
 8003ac4:	4293      	cmp	r3, r2
 8003ac6:	d808      	bhi.n	8003ada <ADC_ConfigureBoostMode+0x16a>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	689a      	ldr	r2, [r3, #8]
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8003ad6:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8003ad8:	e025      	b.n	8003b26 <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 12500000UL)
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	4a19      	ldr	r2, [pc, #100]	@ (8003b44 <ADC_ConfigureBoostMode+0x1d4>)
 8003ade:	4293      	cmp	r3, r2
 8003ae0:	d80a      	bhi.n	8003af8 <ADC_ConfigureBoostMode+0x188>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	689b      	ldr	r3, [r3, #8]
 8003ae8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003af4:	609a      	str	r2, [r3, #8]
}
 8003af6:	e016      	b.n	8003b26 <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 25000000UL)
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	4a13      	ldr	r2, [pc, #76]	@ (8003b48 <ADC_ConfigureBoostMode+0x1d8>)
 8003afc:	4293      	cmp	r3, r2
 8003afe:	d80a      	bhi.n	8003b16 <ADC_ConfigureBoostMode+0x1a6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	689b      	ldr	r3, [r3, #8]
 8003b06:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b12:	609a      	str	r2, [r3, #8]
}
 8003b14:	e007      	b.n	8003b26 <ADC_ConfigureBoostMode+0x1b6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	689a      	ldr	r2, [r3, #8]
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8003b24:	609a      	str	r2, [r3, #8]
}
 8003b26:	bf00      	nop
 8003b28:	3710      	adds	r7, #16
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	bd80      	pop	{r7, pc}
 8003b2e:	bf00      	nop
 8003b30:	40022000 	.word	0x40022000
 8003b34:	40022100 	.word	0x40022100
 8003b38:	40022300 	.word	0x40022300
 8003b3c:	58026300 	.word	0x58026300
 8003b40:	005f5e10 	.word	0x005f5e10
 8003b44:	00bebc20 	.word	0x00bebc20
 8003b48:	017d7840 	.word	0x017d7840

08003b4c <LL_ADC_IsEnabled>:
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	b083      	sub	sp, #12
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	689b      	ldr	r3, [r3, #8]
 8003b58:	f003 0301 	and.w	r3, r3, #1
 8003b5c:	2b01      	cmp	r3, #1
 8003b5e:	d101      	bne.n	8003b64 <LL_ADC_IsEnabled+0x18>
 8003b60:	2301      	movs	r3, #1
 8003b62:	e000      	b.n	8003b66 <LL_ADC_IsEnabled+0x1a>
 8003b64:	2300      	movs	r3, #0
}
 8003b66:	4618      	mov	r0, r3
 8003b68:	370c      	adds	r7, #12
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b70:	4770      	bx	lr

08003b72 <LL_ADC_REG_IsConversionOngoing>:
{
 8003b72:	b480      	push	{r7}
 8003b74:	b083      	sub	sp, #12
 8003b76:	af00      	add	r7, sp, #0
 8003b78:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	689b      	ldr	r3, [r3, #8]
 8003b7e:	f003 0304 	and.w	r3, r3, #4
 8003b82:	2b04      	cmp	r3, #4
 8003b84:	d101      	bne.n	8003b8a <LL_ADC_REG_IsConversionOngoing+0x18>
 8003b86:	2301      	movs	r3, #1
 8003b88:	e000      	b.n	8003b8c <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003b8a:	2300      	movs	r3, #0
}
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	370c      	adds	r7, #12
 8003b90:	46bd      	mov	sp, r7
 8003b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b96:	4770      	bx	lr

08003b98 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8003b98:	b590      	push	{r4, r7, lr}
 8003b9a:	b0a3      	sub	sp, #140	@ 0x8c
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
 8003ba0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003bae:	2b01      	cmp	r3, #1
 8003bb0:	d101      	bne.n	8003bb6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003bb2:	2302      	movs	r3, #2
 8003bb4:	e0c1      	b.n	8003d3a <HAL_ADCEx_MultiModeConfigChannel+0x1a2>
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2201      	movs	r2, #1
 8003bba:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	66fb      	str	r3, [r7, #108]	@ 0x6c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	673b      	str	r3, [r7, #112]	@ 0x70

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	4a5e      	ldr	r2, [pc, #376]	@ (8003d44 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8003bcc:	4293      	cmp	r3, r2
 8003bce:	d102      	bne.n	8003bd6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003bd0:	4b5d      	ldr	r3, [pc, #372]	@ (8003d48 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8003bd2:	60fb      	str	r3, [r7, #12]
 8003bd4:	e001      	b.n	8003bda <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d10b      	bne.n	8003bf8 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003be4:	f043 0220 	orr.w	r2, r3, #32
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2200      	movs	r2, #0
 8003bf0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    return HAL_ERROR;
 8003bf4:	2301      	movs	r3, #1
 8003bf6:	e0a0      	b.n	8003d3a <HAL_ADCEx_MultiModeConfigChannel+0x1a2>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	f7ff ffb9 	bl	8003b72 <LL_ADC_REG_IsConversionOngoing>
 8003c00:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	4618      	mov	r0, r3
 8003c0a:	f7ff ffb2 	bl	8003b72 <LL_ADC_REG_IsConversionOngoing>
 8003c0e:	4603      	mov	r3, r0
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	f040 8081 	bne.w	8003d18 <HAL_ADCEx_MultiModeConfigChannel+0x180>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8003c16:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d17c      	bne.n	8003d18 <HAL_ADCEx_MultiModeConfigChannel+0x180>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	4a48      	ldr	r2, [pc, #288]	@ (8003d44 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8003c24:	4293      	cmp	r3, r2
 8003c26:	d004      	beq.n	8003c32 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	4a46      	ldr	r2, [pc, #280]	@ (8003d48 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d101      	bne.n	8003c36 <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 8003c32:	4b46      	ldr	r3, [pc, #280]	@ (8003d4c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8003c34:	e000      	b.n	8003c38 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 8003c36:	4b46      	ldr	r3, [pc, #280]	@ (8003d50 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8003c38:	67fb      	str	r3, [r7, #124]	@ 0x7c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003c3a:	683b      	ldr	r3, [r7, #0]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d039      	beq.n	8003cb6 <HAL_ADCEx_MultiModeConfigChannel+0x11e>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8003c42:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003c44:	689b      	ldr	r3, [r3, #8]
 8003c46:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003c4a:	683b      	ldr	r3, [r7, #0]
 8003c4c:	685b      	ldr	r3, [r3, #4]
 8003c4e:	431a      	orrs	r2, r3
 8003c50:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003c52:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	4a3a      	ldr	r2, [pc, #232]	@ (8003d44 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8003c5a:	4293      	cmp	r3, r2
 8003c5c:	d004      	beq.n	8003c68 <HAL_ADCEx_MultiModeConfigChannel+0xd0>
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	4a39      	ldr	r2, [pc, #228]	@ (8003d48 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8003c64:	4293      	cmp	r3, r2
 8003c66:	d10e      	bne.n	8003c86 <HAL_ADCEx_MultiModeConfigChannel+0xee>
 8003c68:	4836      	ldr	r0, [pc, #216]	@ (8003d44 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8003c6a:	f7ff ff6f 	bl	8003b4c <LL_ADC_IsEnabled>
 8003c6e:	4604      	mov	r4, r0
 8003c70:	4835      	ldr	r0, [pc, #212]	@ (8003d48 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8003c72:	f7ff ff6b 	bl	8003b4c <LL_ADC_IsEnabled>
 8003c76:	4603      	mov	r3, r0
 8003c78:	4323      	orrs	r3, r4
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	bf0c      	ite	eq
 8003c7e:	2301      	moveq	r3, #1
 8003c80:	2300      	movne	r3, #0
 8003c82:	b2db      	uxtb	r3, r3
 8003c84:	e008      	b.n	8003c98 <HAL_ADCEx_MultiModeConfigChannel+0x100>
 8003c86:	4833      	ldr	r0, [pc, #204]	@ (8003d54 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8003c88:	f7ff ff60 	bl	8003b4c <LL_ADC_IsEnabled>
 8003c8c:	4603      	mov	r3, r0
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	bf0c      	ite	eq
 8003c92:	2301      	moveq	r3, #1
 8003c94:	2300      	movne	r3, #0
 8003c96:	b2db      	uxtb	r3, r3
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d047      	beq.n	8003d2c <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003c9c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003c9e:	689a      	ldr	r2, [r3, #8]
 8003ca0:	4b2d      	ldr	r3, [pc, #180]	@ (8003d58 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8003ca2:	4013      	ands	r3, r2
 8003ca4:	683a      	ldr	r2, [r7, #0]
 8003ca6:	6811      	ldr	r1, [r2, #0]
 8003ca8:	683a      	ldr	r2, [r7, #0]
 8003caa:	6892      	ldr	r2, [r2, #8]
 8003cac:	430a      	orrs	r2, r1
 8003cae:	431a      	orrs	r2, r3
 8003cb0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003cb2:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003cb4:	e03a      	b.n	8003d2c <HAL_ADCEx_MultiModeConfigChannel+0x194>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8003cb6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003cb8:	689b      	ldr	r3, [r3, #8]
 8003cba:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003cbe:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003cc0:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	4a1f      	ldr	r2, [pc, #124]	@ (8003d44 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8003cc8:	4293      	cmp	r3, r2
 8003cca:	d004      	beq.n	8003cd6 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	4a1d      	ldr	r2, [pc, #116]	@ (8003d48 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8003cd2:	4293      	cmp	r3, r2
 8003cd4:	d10e      	bne.n	8003cf4 <HAL_ADCEx_MultiModeConfigChannel+0x15c>
 8003cd6:	481b      	ldr	r0, [pc, #108]	@ (8003d44 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8003cd8:	f7ff ff38 	bl	8003b4c <LL_ADC_IsEnabled>
 8003cdc:	4604      	mov	r4, r0
 8003cde:	481a      	ldr	r0, [pc, #104]	@ (8003d48 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8003ce0:	f7ff ff34 	bl	8003b4c <LL_ADC_IsEnabled>
 8003ce4:	4603      	mov	r3, r0
 8003ce6:	4323      	orrs	r3, r4
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	bf0c      	ite	eq
 8003cec:	2301      	moveq	r3, #1
 8003cee:	2300      	movne	r3, #0
 8003cf0:	b2db      	uxtb	r3, r3
 8003cf2:	e008      	b.n	8003d06 <HAL_ADCEx_MultiModeConfigChannel+0x16e>
 8003cf4:	4817      	ldr	r0, [pc, #92]	@ (8003d54 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8003cf6:	f7ff ff29 	bl	8003b4c <LL_ADC_IsEnabled>
 8003cfa:	4603      	mov	r3, r0
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	bf0c      	ite	eq
 8003d00:	2301      	moveq	r3, #1
 8003d02:	2300      	movne	r3, #0
 8003d04:	b2db      	uxtb	r3, r3
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d010      	beq.n	8003d2c <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003d0a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003d0c:	689a      	ldr	r2, [r3, #8]
 8003d0e:	4b12      	ldr	r3, [pc, #72]	@ (8003d58 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8003d10:	4013      	ands	r3, r2
 8003d12:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8003d14:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003d16:	e009      	b.n	8003d2c <HAL_ADCEx_MultiModeConfigChannel+0x194>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d1c:	f043 0220 	orr.w	r2, r3, #32
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8003d24:	2301      	movs	r3, #1
 8003d26:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8003d2a:	e000      	b.n	8003d2e <HAL_ADCEx_MultiModeConfigChannel+0x196>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003d2c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	2200      	movs	r2, #0
 8003d32:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8003d36:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
}
 8003d3a:	4618      	mov	r0, r3
 8003d3c:	378c      	adds	r7, #140	@ 0x8c
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	bd90      	pop	{r4, r7, pc}
 8003d42:	bf00      	nop
 8003d44:	40022000 	.word	0x40022000
 8003d48:	40022100 	.word	0x40022100
 8003d4c:	40022300 	.word	0x40022300
 8003d50:	58026300 	.word	0x58026300
 8003d54:	58026000 	.word	0x58026000
 8003d58:	fffff0e0 	.word	0xfffff0e0

08003d5c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d5c:	b480      	push	{r7}
 8003d5e:	b085      	sub	sp, #20
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	f003 0307 	and.w	r3, r3, #7
 8003d6a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003d6c:	4b0b      	ldr	r3, [pc, #44]	@ (8003d9c <__NVIC_SetPriorityGrouping+0x40>)
 8003d6e:	68db      	ldr	r3, [r3, #12]
 8003d70:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003d72:	68ba      	ldr	r2, [r7, #8]
 8003d74:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003d78:	4013      	ands	r3, r2
 8003d7a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003d80:	68bb      	ldr	r3, [r7, #8]
 8003d82:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003d84:	4b06      	ldr	r3, [pc, #24]	@ (8003da0 <__NVIC_SetPriorityGrouping+0x44>)
 8003d86:	4313      	orrs	r3, r2
 8003d88:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003d8a:	4a04      	ldr	r2, [pc, #16]	@ (8003d9c <__NVIC_SetPriorityGrouping+0x40>)
 8003d8c:	68bb      	ldr	r3, [r7, #8]
 8003d8e:	60d3      	str	r3, [r2, #12]
}
 8003d90:	bf00      	nop
 8003d92:	3714      	adds	r7, #20
 8003d94:	46bd      	mov	sp, r7
 8003d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9a:	4770      	bx	lr
 8003d9c:	e000ed00 	.word	0xe000ed00
 8003da0:	05fa0000 	.word	0x05fa0000

08003da4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003da4:	b480      	push	{r7}
 8003da6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003da8:	4b04      	ldr	r3, [pc, #16]	@ (8003dbc <__NVIC_GetPriorityGrouping+0x18>)
 8003daa:	68db      	ldr	r3, [r3, #12]
 8003dac:	0a1b      	lsrs	r3, r3, #8
 8003dae:	f003 0307 	and.w	r3, r3, #7
}
 8003db2:	4618      	mov	r0, r3
 8003db4:	46bd      	mov	sp, r7
 8003db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dba:	4770      	bx	lr
 8003dbc:	e000ed00 	.word	0xe000ed00

08003dc0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003dc0:	b480      	push	{r7}
 8003dc2:	b083      	sub	sp, #12
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	4603      	mov	r3, r0
 8003dc8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003dca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	db0b      	blt.n	8003dea <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003dd2:	88fb      	ldrh	r3, [r7, #6]
 8003dd4:	f003 021f 	and.w	r2, r3, #31
 8003dd8:	4907      	ldr	r1, [pc, #28]	@ (8003df8 <__NVIC_EnableIRQ+0x38>)
 8003dda:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003dde:	095b      	lsrs	r3, r3, #5
 8003de0:	2001      	movs	r0, #1
 8003de2:	fa00 f202 	lsl.w	r2, r0, r2
 8003de6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003dea:	bf00      	nop
 8003dec:	370c      	adds	r7, #12
 8003dee:	46bd      	mov	sp, r7
 8003df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df4:	4770      	bx	lr
 8003df6:	bf00      	nop
 8003df8:	e000e100 	.word	0xe000e100

08003dfc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003dfc:	b480      	push	{r7}
 8003dfe:	b083      	sub	sp, #12
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	4603      	mov	r3, r0
 8003e04:	6039      	str	r1, [r7, #0]
 8003e06:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003e08:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	db0a      	blt.n	8003e26 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	b2da      	uxtb	r2, r3
 8003e14:	490c      	ldr	r1, [pc, #48]	@ (8003e48 <__NVIC_SetPriority+0x4c>)
 8003e16:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003e1a:	0112      	lsls	r2, r2, #4
 8003e1c:	b2d2      	uxtb	r2, r2
 8003e1e:	440b      	add	r3, r1
 8003e20:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003e24:	e00a      	b.n	8003e3c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e26:	683b      	ldr	r3, [r7, #0]
 8003e28:	b2da      	uxtb	r2, r3
 8003e2a:	4908      	ldr	r1, [pc, #32]	@ (8003e4c <__NVIC_SetPriority+0x50>)
 8003e2c:	88fb      	ldrh	r3, [r7, #6]
 8003e2e:	f003 030f 	and.w	r3, r3, #15
 8003e32:	3b04      	subs	r3, #4
 8003e34:	0112      	lsls	r2, r2, #4
 8003e36:	b2d2      	uxtb	r2, r2
 8003e38:	440b      	add	r3, r1
 8003e3a:	761a      	strb	r2, [r3, #24]
}
 8003e3c:	bf00      	nop
 8003e3e:	370c      	adds	r7, #12
 8003e40:	46bd      	mov	sp, r7
 8003e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e46:	4770      	bx	lr
 8003e48:	e000e100 	.word	0xe000e100
 8003e4c:	e000ed00 	.word	0xe000ed00

08003e50 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e50:	b480      	push	{r7}
 8003e52:	b089      	sub	sp, #36	@ 0x24
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	60f8      	str	r0, [r7, #12]
 8003e58:	60b9      	str	r1, [r7, #8]
 8003e5a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	f003 0307 	and.w	r3, r3, #7
 8003e62:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003e64:	69fb      	ldr	r3, [r7, #28]
 8003e66:	f1c3 0307 	rsb	r3, r3, #7
 8003e6a:	2b04      	cmp	r3, #4
 8003e6c:	bf28      	it	cs
 8003e6e:	2304      	movcs	r3, #4
 8003e70:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003e72:	69fb      	ldr	r3, [r7, #28]
 8003e74:	3304      	adds	r3, #4
 8003e76:	2b06      	cmp	r3, #6
 8003e78:	d902      	bls.n	8003e80 <NVIC_EncodePriority+0x30>
 8003e7a:	69fb      	ldr	r3, [r7, #28]
 8003e7c:	3b03      	subs	r3, #3
 8003e7e:	e000      	b.n	8003e82 <NVIC_EncodePriority+0x32>
 8003e80:	2300      	movs	r3, #0
 8003e82:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e84:	f04f 32ff 	mov.w	r2, #4294967295
 8003e88:	69bb      	ldr	r3, [r7, #24]
 8003e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e8e:	43da      	mvns	r2, r3
 8003e90:	68bb      	ldr	r3, [r7, #8]
 8003e92:	401a      	ands	r2, r3
 8003e94:	697b      	ldr	r3, [r7, #20]
 8003e96:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003e98:	f04f 31ff 	mov.w	r1, #4294967295
 8003e9c:	697b      	ldr	r3, [r7, #20]
 8003e9e:	fa01 f303 	lsl.w	r3, r1, r3
 8003ea2:	43d9      	mvns	r1, r3
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ea8:	4313      	orrs	r3, r2
         );
}
 8003eaa:	4618      	mov	r0, r3
 8003eac:	3724      	adds	r7, #36	@ 0x24
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb4:	4770      	bx	lr
	...

08003eb8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b082      	sub	sp, #8
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	3b01      	subs	r3, #1
 8003ec4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003ec8:	d301      	bcc.n	8003ece <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003eca:	2301      	movs	r3, #1
 8003ecc:	e00f      	b.n	8003eee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003ece:	4a0a      	ldr	r2, [pc, #40]	@ (8003ef8 <SysTick_Config+0x40>)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	3b01      	subs	r3, #1
 8003ed4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003ed6:	210f      	movs	r1, #15
 8003ed8:	f04f 30ff 	mov.w	r0, #4294967295
 8003edc:	f7ff ff8e 	bl	8003dfc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003ee0:	4b05      	ldr	r3, [pc, #20]	@ (8003ef8 <SysTick_Config+0x40>)
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003ee6:	4b04      	ldr	r3, [pc, #16]	@ (8003ef8 <SysTick_Config+0x40>)
 8003ee8:	2207      	movs	r2, #7
 8003eea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003eec:	2300      	movs	r3, #0
}
 8003eee:	4618      	mov	r0, r3
 8003ef0:	3708      	adds	r7, #8
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	bd80      	pop	{r7, pc}
 8003ef6:	bf00      	nop
 8003ef8:	e000e010 	.word	0xe000e010

08003efc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b082      	sub	sp, #8
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003f04:	6878      	ldr	r0, [r7, #4]
 8003f06:	f7ff ff29 	bl	8003d5c <__NVIC_SetPriorityGrouping>
}
 8003f0a:	bf00      	nop
 8003f0c:	3708      	adds	r7, #8
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bd80      	pop	{r7, pc}

08003f12 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f12:	b580      	push	{r7, lr}
 8003f14:	b086      	sub	sp, #24
 8003f16:	af00      	add	r7, sp, #0
 8003f18:	4603      	mov	r3, r0
 8003f1a:	60b9      	str	r1, [r7, #8]
 8003f1c:	607a      	str	r2, [r7, #4]
 8003f1e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003f20:	f7ff ff40 	bl	8003da4 <__NVIC_GetPriorityGrouping>
 8003f24:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003f26:	687a      	ldr	r2, [r7, #4]
 8003f28:	68b9      	ldr	r1, [r7, #8]
 8003f2a:	6978      	ldr	r0, [r7, #20]
 8003f2c:	f7ff ff90 	bl	8003e50 <NVIC_EncodePriority>
 8003f30:	4602      	mov	r2, r0
 8003f32:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003f36:	4611      	mov	r1, r2
 8003f38:	4618      	mov	r0, r3
 8003f3a:	f7ff ff5f 	bl	8003dfc <__NVIC_SetPriority>
}
 8003f3e:	bf00      	nop
 8003f40:	3718      	adds	r7, #24
 8003f42:	46bd      	mov	sp, r7
 8003f44:	bd80      	pop	{r7, pc}

08003f46 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f46:	b580      	push	{r7, lr}
 8003f48:	b082      	sub	sp, #8
 8003f4a:	af00      	add	r7, sp, #0
 8003f4c:	4603      	mov	r3, r0
 8003f4e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003f50:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003f54:	4618      	mov	r0, r3
 8003f56:	f7ff ff33 	bl	8003dc0 <__NVIC_EnableIRQ>
}
 8003f5a:	bf00      	nop
 8003f5c:	3708      	adds	r7, #8
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	bd80      	pop	{r7, pc}

08003f62 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003f62:	b580      	push	{r7, lr}
 8003f64:	b082      	sub	sp, #8
 8003f66:	af00      	add	r7, sp, #0
 8003f68:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003f6a:	6878      	ldr	r0, [r7, #4]
 8003f6c:	f7ff ffa4 	bl	8003eb8 <SysTick_Config>
 8003f70:	4603      	mov	r3, r0
}
 8003f72:	4618      	mov	r0, r3
 8003f74:	3708      	adds	r7, #8
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bd80      	pop	{r7, pc}
	...

08003f7c <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8003f7c:	b480      	push	{r7}
 8003f7e:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8003f80:	f3bf 8f5f 	dmb	sy
}
 8003f84:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8003f86:	4b07      	ldr	r3, [pc, #28]	@ (8003fa4 <HAL_MPU_Disable+0x28>)
 8003f88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f8a:	4a06      	ldr	r2, [pc, #24]	@ (8003fa4 <HAL_MPU_Disable+0x28>)
 8003f8c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f90:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8003f92:	4b05      	ldr	r3, [pc, #20]	@ (8003fa8 <HAL_MPU_Disable+0x2c>)
 8003f94:	2200      	movs	r2, #0
 8003f96:	605a      	str	r2, [r3, #4]
}
 8003f98:	bf00      	nop
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa0:	4770      	bx	lr
 8003fa2:	bf00      	nop
 8003fa4:	e000ed00 	.word	0xe000ed00
 8003fa8:	e000ed90 	.word	0xe000ed90

08003fac <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8003fac:	b480      	push	{r7}
 8003fae:	b083      	sub	sp, #12
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8003fb4:	4a0b      	ldr	r2, [pc, #44]	@ (8003fe4 <HAL_MPU_Enable+0x38>)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	f043 0301 	orr.w	r3, r3, #1
 8003fbc:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8003fbe:	4b0a      	ldr	r3, [pc, #40]	@ (8003fe8 <HAL_MPU_Enable+0x3c>)
 8003fc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fc2:	4a09      	ldr	r2, [pc, #36]	@ (8003fe8 <HAL_MPU_Enable+0x3c>)
 8003fc4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003fc8:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8003fca:	f3bf 8f4f 	dsb	sy
}
 8003fce:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003fd0:	f3bf 8f6f 	isb	sy
}
 8003fd4:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8003fd6:	bf00      	nop
 8003fd8:	370c      	adds	r7, #12
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe0:	4770      	bx	lr
 8003fe2:	bf00      	nop
 8003fe4:	e000ed90 	.word	0xe000ed90
 8003fe8:	e000ed00 	.word	0xe000ed00

08003fec <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8003fec:	b480      	push	{r7}
 8003fee:	b083      	sub	sp, #12
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	785a      	ldrb	r2, [r3, #1]
 8003ff8:	4b1b      	ldr	r3, [pc, #108]	@ (8004068 <HAL_MPU_ConfigRegion+0x7c>)
 8003ffa:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8003ffc:	4b1a      	ldr	r3, [pc, #104]	@ (8004068 <HAL_MPU_ConfigRegion+0x7c>)
 8003ffe:	691b      	ldr	r3, [r3, #16]
 8004000:	4a19      	ldr	r2, [pc, #100]	@ (8004068 <HAL_MPU_ConfigRegion+0x7c>)
 8004002:	f023 0301 	bic.w	r3, r3, #1
 8004006:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8004008:	4a17      	ldr	r2, [pc, #92]	@ (8004068 <HAL_MPU_ConfigRegion+0x7c>)
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	685b      	ldr	r3, [r3, #4]
 800400e:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	7b1b      	ldrb	r3, [r3, #12]
 8004014:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	7adb      	ldrb	r3, [r3, #11]
 800401a:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800401c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	7a9b      	ldrb	r3, [r3, #10]
 8004022:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8004024:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	7b5b      	ldrb	r3, [r3, #13]
 800402a:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800402c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	7b9b      	ldrb	r3, [r3, #14]
 8004032:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8004034:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	7bdb      	ldrb	r3, [r3, #15]
 800403a:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800403c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	7a5b      	ldrb	r3, [r3, #9]
 8004042:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8004044:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	7a1b      	ldrb	r3, [r3, #8]
 800404a:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800404c:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800404e:	687a      	ldr	r2, [r7, #4]
 8004050:	7812      	ldrb	r2, [r2, #0]
 8004052:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004054:	4a04      	ldr	r2, [pc, #16]	@ (8004068 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8004056:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004058:	6113      	str	r3, [r2, #16]
}
 800405a:	bf00      	nop
 800405c:	370c      	adds	r7, #12
 800405e:	46bd      	mov	sp, r7
 8004060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004064:	4770      	bx	lr
 8004066:	bf00      	nop
 8004068:	e000ed90 	.word	0xe000ed90

0800406c <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 800406c:	b580      	push	{r7, lr}
 800406e:	b098      	sub	sp, #96	@ 0x60
 8004070:	af00      	add	r7, sp, #0
 8004072:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8004074:	4a84      	ldr	r2, [pc, #528]	@ (8004288 <HAL_FDCAN_Init+0x21c>)
 8004076:	f107 030c 	add.w	r3, r7, #12
 800407a:	4611      	mov	r1, r2
 800407c:	224c      	movs	r2, #76	@ 0x4c
 800407e:	4618      	mov	r0, r3
 8004080:	f00c fd6e 	bl	8010b60 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2b00      	cmp	r3, #0
 8004088:	d101      	bne.n	800408e <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 800408a:	2301      	movs	r3, #1
 800408c:	e1c6      	b.n	800441c <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	4a7e      	ldr	r2, [pc, #504]	@ (800428c <HAL_FDCAN_Init+0x220>)
 8004094:	4293      	cmp	r3, r2
 8004096:	d106      	bne.n	80040a6 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80040a0:	461a      	mov	r2, r3
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80040ac:	b2db      	uxtb	r3, r3
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d106      	bne.n	80040c0 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	2200      	movs	r2, #0
 80040b6:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 80040ba:	6878      	ldr	r0, [r7, #4]
 80040bc:	f7fd fbe6 	bl	800188c <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	699a      	ldr	r2, [r3, #24]
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f022 0210 	bic.w	r2, r2, #16
 80040ce:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80040d0:	f7fe fac2 	bl	8002658 <HAL_GetTick>
 80040d4:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80040d6:	e014      	b.n	8004102 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80040d8:	f7fe fabe 	bl	8002658 <HAL_GetTick>
 80040dc:	4602      	mov	r2, r0
 80040de:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80040e0:	1ad3      	subs	r3, r2, r3
 80040e2:	2b0a      	cmp	r3, #10
 80040e4:	d90d      	bls.n	8004102 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80040ec:	f043 0201 	orr.w	r2, r3, #1
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	2203      	movs	r2, #3
 80040fa:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 80040fe:	2301      	movs	r3, #1
 8004100:	e18c      	b.n	800441c <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	699b      	ldr	r3, [r3, #24]
 8004108:	f003 0308 	and.w	r3, r3, #8
 800410c:	2b08      	cmp	r3, #8
 800410e:	d0e3      	beq.n	80040d8 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	699a      	ldr	r2, [r3, #24]
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f042 0201 	orr.w	r2, r2, #1
 800411e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004120:	f7fe fa9a 	bl	8002658 <HAL_GetTick>
 8004124:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8004126:	e014      	b.n	8004152 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004128:	f7fe fa96 	bl	8002658 <HAL_GetTick>
 800412c:	4602      	mov	r2, r0
 800412e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004130:	1ad3      	subs	r3, r2, r3
 8004132:	2b0a      	cmp	r3, #10
 8004134:	d90d      	bls.n	8004152 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800413c:	f043 0201 	orr.w	r2, r3, #1
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	2203      	movs	r2, #3
 800414a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 800414e:	2301      	movs	r3, #1
 8004150:	e164      	b.n	800441c <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	699b      	ldr	r3, [r3, #24]
 8004158:	f003 0301 	and.w	r3, r3, #1
 800415c:	2b00      	cmp	r3, #0
 800415e:	d0e3      	beq.n	8004128 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	699a      	ldr	r2, [r3, #24]
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f042 0202 	orr.w	r2, r2, #2
 800416e:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	7c1b      	ldrb	r3, [r3, #16]
 8004174:	2b01      	cmp	r3, #1
 8004176:	d108      	bne.n	800418a <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	699a      	ldr	r2, [r3, #24]
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004186:	619a      	str	r2, [r3, #24]
 8004188:	e007      	b.n	800419a <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	699a      	ldr	r2, [r3, #24]
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004198:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	7c5b      	ldrb	r3, [r3, #17]
 800419e:	2b01      	cmp	r3, #1
 80041a0:	d108      	bne.n	80041b4 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	699a      	ldr	r2, [r3, #24]
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80041b0:	619a      	str	r2, [r3, #24]
 80041b2:	e007      	b.n	80041c4 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	699a      	ldr	r2, [r3, #24]
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80041c2:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	7c9b      	ldrb	r3, [r3, #18]
 80041c8:	2b01      	cmp	r3, #1
 80041ca:	d108      	bne.n	80041de <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	699a      	ldr	r2, [r3, #24]
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80041da:	619a      	str	r2, [r3, #24]
 80041dc:	e007      	b.n	80041ee <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	699a      	ldr	r2, [r3, #24]
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80041ec:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	699b      	ldr	r3, [r3, #24]
 80041f4:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	689a      	ldr	r2, [r3, #8]
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	430a      	orrs	r2, r1
 8004202:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	699a      	ldr	r2, [r3, #24]
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8004212:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	691a      	ldr	r2, [r3, #16]
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f022 0210 	bic.w	r2, r2, #16
 8004222:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	68db      	ldr	r3, [r3, #12]
 8004228:	2b01      	cmp	r3, #1
 800422a:	d108      	bne.n	800423e <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	699a      	ldr	r2, [r3, #24]
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f042 0204 	orr.w	r2, r2, #4
 800423a:	619a      	str	r2, [r3, #24]
 800423c:	e030      	b.n	80042a0 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	68db      	ldr	r3, [r3, #12]
 8004242:	2b00      	cmp	r3, #0
 8004244:	d02c      	beq.n	80042a0 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	68db      	ldr	r3, [r3, #12]
 800424a:	2b02      	cmp	r3, #2
 800424c:	d020      	beq.n	8004290 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	699a      	ldr	r2, [r3, #24]
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800425c:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	691a      	ldr	r2, [r3, #16]
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f042 0210 	orr.w	r2, r2, #16
 800426c:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	68db      	ldr	r3, [r3, #12]
 8004272:	2b03      	cmp	r3, #3
 8004274:	d114      	bne.n	80042a0 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	699a      	ldr	r2, [r3, #24]
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f042 0220 	orr.w	r2, r2, #32
 8004284:	619a      	str	r2, [r3, #24]
 8004286:	e00b      	b.n	80042a0 <HAL_FDCAN_Init+0x234>
 8004288:	0801144c 	.word	0x0801144c
 800428c:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	699a      	ldr	r2, [r3, #24]
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f042 0220 	orr.w	r2, r2, #32
 800429e:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	699b      	ldr	r3, [r3, #24]
 80042a4:	3b01      	subs	r3, #1
 80042a6:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	69db      	ldr	r3, [r3, #28]
 80042ac:	3b01      	subs	r3, #1
 80042ae:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80042b0:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6a1b      	ldr	r3, [r3, #32]
 80042b6:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80042b8:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	695b      	ldr	r3, [r3, #20]
 80042c0:	3b01      	subs	r3, #1
 80042c2:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80042c8:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80042ca:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	689b      	ldr	r3, [r3, #8]
 80042d0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80042d4:	d115      	bne.n	8004302 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042da:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042e0:	3b01      	subs	r3, #1
 80042e2:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80042e4:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042ea:	3b01      	subs	r3, #1
 80042ec:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80042ee:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042f6:	3b01      	subs	r3, #1
 80042f8:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80042fe:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004300:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004306:	2b00      	cmp	r3, #0
 8004308:	d00a      	beq.n	8004320 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	430a      	orrs	r2, r1
 800431c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004328:	4413      	add	r3, r2
 800432a:	2b00      	cmp	r3, #0
 800432c:	d011      	beq.n	8004352 <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8004336:	f023 0107 	bic.w	r1, r3, #7
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800433e:	009b      	lsls	r3, r3, #2
 8004340:	3360      	adds	r3, #96	@ 0x60
 8004342:	443b      	add	r3, r7
 8004344:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	430a      	orrs	r2, r1
 800434e:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004356:	2b00      	cmp	r3, #0
 8004358:	d011      	beq.n	800437e <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004362:	f023 0107 	bic.w	r1, r3, #7
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800436a:	009b      	lsls	r3, r3, #2
 800436c:	3360      	adds	r3, #96	@ 0x60
 800436e:	443b      	add	r3, r7
 8004370:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	430a      	orrs	r2, r1
 800437a:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004382:	2b00      	cmp	r3, #0
 8004384:	d012      	beq.n	80043ac <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800438e:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004396:	009b      	lsls	r3, r3, #2
 8004398:	3360      	adds	r3, #96	@ 0x60
 800439a:	443b      	add	r3, r7
 800439c:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80043a0:	011a      	lsls	r2, r3, #4
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	430a      	orrs	r2, r1
 80043a8:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d012      	beq.n	80043da <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80043bc:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043c4:	009b      	lsls	r3, r3, #2
 80043c6:	3360      	adds	r3, #96	@ 0x60
 80043c8:	443b      	add	r3, r7
 80043ca:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80043ce:	021a      	lsls	r2, r3, #8
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	430a      	orrs	r2, r1
 80043d6:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	4a11      	ldr	r2, [pc, #68]	@ (8004424 <HAL_FDCAN_Init+0x3b8>)
 80043e0:	4293      	cmp	r3, r2
 80043e2:	d107      	bne.n	80043f4 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	685b      	ldr	r3, [r3, #4]
 80043e8:	689a      	ldr	r2, [r3, #8]
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	685b      	ldr	r3, [r3, #4]
 80043ee:	f022 0203 	bic.w	r2, r2, #3
 80043f2:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2200      	movs	r2, #0
 80043f8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2200      	movs	r2, #0
 8004400:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2201      	movs	r2, #1
 8004408:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800440c:	6878      	ldr	r0, [r7, #4]
 800440e:	f000 f80b 	bl	8004428 <FDCAN_CalcultateRamBlockAddresses>
 8004412:	4603      	mov	r3, r0
 8004414:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8004418:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 800441c:	4618      	mov	r0, r3
 800441e:	3760      	adds	r7, #96	@ 0x60
 8004420:	46bd      	mov	sp, r7
 8004422:	bd80      	pop	{r7, pc}
 8004424:	4000a000 	.word	0x4000a000

08004428 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8004428:	b480      	push	{r7}
 800442a:	b085      	sub	sp, #20
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004434:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800443e:	4ba7      	ldr	r3, [pc, #668]	@ (80046dc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004440:	4013      	ands	r3, r2
 8004442:	68ba      	ldr	r2, [r7, #8]
 8004444:	0091      	lsls	r1, r2, #2
 8004446:	687a      	ldr	r2, [r7, #4]
 8004448:	6812      	ldr	r2, [r2, #0]
 800444a:	430b      	orrs	r3, r1
 800444c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004458:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004460:	041a      	lsls	r2, r3, #16
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	430a      	orrs	r2, r1
 8004468:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004470:	68ba      	ldr	r2, [r7, #8]
 8004472:	4413      	add	r3, r2
 8004474:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800447e:	4b97      	ldr	r3, [pc, #604]	@ (80046dc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004480:	4013      	ands	r3, r2
 8004482:	68ba      	ldr	r2, [r7, #8]
 8004484:	0091      	lsls	r1, r2, #2
 8004486:	687a      	ldr	r2, [r7, #4]
 8004488:	6812      	ldr	r2, [r2, #0]
 800448a:	430b      	orrs	r3, r1
 800448c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004498:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044a0:	041a      	lsls	r2, r3, #16
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	430a      	orrs	r2, r1
 80044a8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044b0:	005b      	lsls	r3, r3, #1
 80044b2:	68ba      	ldr	r2, [r7, #8]
 80044b4:	4413      	add	r3, r2
 80044b6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80044c0:	4b86      	ldr	r3, [pc, #536]	@ (80046dc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80044c2:	4013      	ands	r3, r2
 80044c4:	68ba      	ldr	r2, [r7, #8]
 80044c6:	0091      	lsls	r1, r2, #2
 80044c8:	687a      	ldr	r2, [r7, #4]
 80044ca:	6812      	ldr	r2, [r2, #0]
 80044cc:	430b      	orrs	r3, r1
 80044ce:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80044da:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044e2:	041a      	lsls	r2, r3, #16
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	430a      	orrs	r2, r1
 80044ea:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044f2:	687a      	ldr	r2, [r7, #4]
 80044f4:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80044f6:	fb02 f303 	mul.w	r3, r2, r3
 80044fa:	68ba      	ldr	r2, [r7, #8]
 80044fc:	4413      	add	r3, r2
 80044fe:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8004508:	4b74      	ldr	r3, [pc, #464]	@ (80046dc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800450a:	4013      	ands	r3, r2
 800450c:	68ba      	ldr	r2, [r7, #8]
 800450e:	0091      	lsls	r1, r2, #2
 8004510:	687a      	ldr	r2, [r7, #4]
 8004512:	6812      	ldr	r2, [r2, #0]
 8004514:	430b      	orrs	r3, r1
 8004516:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004522:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800452a:	041a      	lsls	r2, r3, #16
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	430a      	orrs	r2, r1
 8004532:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800453a:	687a      	ldr	r2, [r7, #4]
 800453c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800453e:	fb02 f303 	mul.w	r3, r2, r3
 8004542:	68ba      	ldr	r2, [r7, #8]
 8004544:	4413      	add	r3, r2
 8004546:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8004550:	4b62      	ldr	r3, [pc, #392]	@ (80046dc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004552:	4013      	ands	r3, r2
 8004554:	68ba      	ldr	r2, [r7, #8]
 8004556:	0091      	lsls	r1, r2, #2
 8004558:	687a      	ldr	r2, [r7, #4]
 800455a:	6812      	ldr	r2, [r2, #0]
 800455c:	430b      	orrs	r3, r1
 800455e:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004566:	687a      	ldr	r2, [r7, #4]
 8004568:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800456a:	fb02 f303 	mul.w	r3, r2, r3
 800456e:	68ba      	ldr	r2, [r7, #8]
 8004570:	4413      	add	r3, r2
 8004572:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 800457c:	4b57      	ldr	r3, [pc, #348]	@ (80046dc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800457e:	4013      	ands	r3, r2
 8004580:	68ba      	ldr	r2, [r7, #8]
 8004582:	0091      	lsls	r1, r2, #2
 8004584:	687a      	ldr	r2, [r7, #4]
 8004586:	6812      	ldr	r2, [r2, #0]
 8004588:	430b      	orrs	r3, r1
 800458a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004596:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800459e:	041a      	lsls	r2, r3, #16
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	430a      	orrs	r2, r1
 80045a6:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045ae:	005b      	lsls	r3, r3, #1
 80045b0:	68ba      	ldr	r2, [r7, #8]
 80045b2:	4413      	add	r3, r2
 80045b4:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80045be:	4b47      	ldr	r3, [pc, #284]	@ (80046dc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80045c0:	4013      	ands	r3, r2
 80045c2:	68ba      	ldr	r2, [r7, #8]
 80045c4:	0091      	lsls	r1, r2, #2
 80045c6:	687a      	ldr	r2, [r7, #4]
 80045c8:	6812      	ldr	r2, [r2, #0]
 80045ca:	430b      	orrs	r3, r1
 80045cc:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80045d8:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045e0:	041a      	lsls	r2, r3, #16
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	430a      	orrs	r2, r1
 80045e8:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80045f4:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045fc:	061a      	lsls	r2, r3, #24
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	430a      	orrs	r2, r1
 8004604:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800460c:	4b34      	ldr	r3, [pc, #208]	@ (80046e0 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 800460e:	4413      	add	r3, r2
 8004610:	009a      	lsls	r2, r3, #2
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800461e:	009b      	lsls	r3, r3, #2
 8004620:	441a      	add	r2, r3
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800462e:	00db      	lsls	r3, r3, #3
 8004630:	441a      	add	r2, r3
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800463e:	6879      	ldr	r1, [r7, #4]
 8004640:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 8004642:	fb01 f303 	mul.w	r3, r1, r3
 8004646:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8004648:	441a      	add	r2, r3
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004656:	6879      	ldr	r1, [r7, #4]
 8004658:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 800465a:	fb01 f303 	mul.w	r3, r1, r3
 800465e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8004660:	441a      	add	r2, r3
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800466e:	6879      	ldr	r1, [r7, #4]
 8004670:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 8004672:	fb01 f303 	mul.w	r3, r1, r3
 8004676:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8004678:	441a      	add	r2, r3
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800468a:	00db      	lsls	r3, r3, #3
 800468c:	441a      	add	r2, r3
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800469e:	6879      	ldr	r1, [r7, #4]
 80046a0:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 80046a2:	fb01 f303 	mul.w	r3, r1, r3
 80046a6:	009b      	lsls	r3, r3, #2
 80046a8:	441a      	add	r2, r3
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80046ba:	6879      	ldr	r1, [r7, #4]
 80046bc:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 80046be:	fb01 f303 	mul.w	r3, r1, r3
 80046c2:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 80046c4:	441a      	add	r2, r3
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046d2:	4a04      	ldr	r2, [pc, #16]	@ (80046e4 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 80046d4:	4293      	cmp	r3, r2
 80046d6:	d915      	bls.n	8004704 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 80046d8:	e006      	b.n	80046e8 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 80046da:	bf00      	nop
 80046dc:	ffff0003 	.word	0xffff0003
 80046e0:	10002b00 	.word	0x10002b00
 80046e4:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80046ee:	f043 0220 	orr.w	r2, r3, #32
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2203      	movs	r2, #3
 80046fc:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8004700:	2301      	movs	r3, #1
 8004702:	e010      	b.n	8004726 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004708:	60fb      	str	r3, [r7, #12]
 800470a:	e005      	b.n	8004718 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	2200      	movs	r2, #0
 8004710:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	3304      	adds	r3, #4
 8004716:	60fb      	str	r3, [r7, #12]
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800471e:	68fa      	ldr	r2, [r7, #12]
 8004720:	429a      	cmp	r2, r3
 8004722:	d3f3      	bcc.n	800470c <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8004724:	2300      	movs	r3, #0
}
 8004726:	4618      	mov	r0, r3
 8004728:	3714      	adds	r7, #20
 800472a:	46bd      	mov	sp, r7
 800472c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004730:	4770      	bx	lr
 8004732:	bf00      	nop

08004734 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8004734:	b480      	push	{r7}
 8004736:	b089      	sub	sp, #36	@ 0x24
 8004738:	af00      	add	r7, sp, #0
 800473a:	6078      	str	r0, [r7, #4]
 800473c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800473e:	2300      	movs	r3, #0
 8004740:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8004742:	4b86      	ldr	r3, [pc, #536]	@ (800495c <HAL_GPIO_Init+0x228>)
 8004744:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004746:	e18c      	b.n	8004a62 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004748:	683b      	ldr	r3, [r7, #0]
 800474a:	681a      	ldr	r2, [r3, #0]
 800474c:	2101      	movs	r1, #1
 800474e:	69fb      	ldr	r3, [r7, #28]
 8004750:	fa01 f303 	lsl.w	r3, r1, r3
 8004754:	4013      	ands	r3, r2
 8004756:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8004758:	693b      	ldr	r3, [r7, #16]
 800475a:	2b00      	cmp	r3, #0
 800475c:	f000 817e 	beq.w	8004a5c <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	685b      	ldr	r3, [r3, #4]
 8004764:	f003 0303 	and.w	r3, r3, #3
 8004768:	2b01      	cmp	r3, #1
 800476a:	d005      	beq.n	8004778 <HAL_GPIO_Init+0x44>
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	685b      	ldr	r3, [r3, #4]
 8004770:	f003 0303 	and.w	r3, r3, #3
 8004774:	2b02      	cmp	r3, #2
 8004776:	d130      	bne.n	80047da <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	689b      	ldr	r3, [r3, #8]
 800477c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800477e:	69fb      	ldr	r3, [r7, #28]
 8004780:	005b      	lsls	r3, r3, #1
 8004782:	2203      	movs	r2, #3
 8004784:	fa02 f303 	lsl.w	r3, r2, r3
 8004788:	43db      	mvns	r3, r3
 800478a:	69ba      	ldr	r2, [r7, #24]
 800478c:	4013      	ands	r3, r2
 800478e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004790:	683b      	ldr	r3, [r7, #0]
 8004792:	68da      	ldr	r2, [r3, #12]
 8004794:	69fb      	ldr	r3, [r7, #28]
 8004796:	005b      	lsls	r3, r3, #1
 8004798:	fa02 f303 	lsl.w	r3, r2, r3
 800479c:	69ba      	ldr	r2, [r7, #24]
 800479e:	4313      	orrs	r3, r2
 80047a0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	69ba      	ldr	r2, [r7, #24]
 80047a6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	685b      	ldr	r3, [r3, #4]
 80047ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80047ae:	2201      	movs	r2, #1
 80047b0:	69fb      	ldr	r3, [r7, #28]
 80047b2:	fa02 f303 	lsl.w	r3, r2, r3
 80047b6:	43db      	mvns	r3, r3
 80047b8:	69ba      	ldr	r2, [r7, #24]
 80047ba:	4013      	ands	r3, r2
 80047bc:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	685b      	ldr	r3, [r3, #4]
 80047c2:	091b      	lsrs	r3, r3, #4
 80047c4:	f003 0201 	and.w	r2, r3, #1
 80047c8:	69fb      	ldr	r3, [r7, #28]
 80047ca:	fa02 f303 	lsl.w	r3, r2, r3
 80047ce:	69ba      	ldr	r2, [r7, #24]
 80047d0:	4313      	orrs	r3, r2
 80047d2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	69ba      	ldr	r2, [r7, #24]
 80047d8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	685b      	ldr	r3, [r3, #4]
 80047de:	f003 0303 	and.w	r3, r3, #3
 80047e2:	2b03      	cmp	r3, #3
 80047e4:	d017      	beq.n	8004816 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	68db      	ldr	r3, [r3, #12]
 80047ea:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80047ec:	69fb      	ldr	r3, [r7, #28]
 80047ee:	005b      	lsls	r3, r3, #1
 80047f0:	2203      	movs	r2, #3
 80047f2:	fa02 f303 	lsl.w	r3, r2, r3
 80047f6:	43db      	mvns	r3, r3
 80047f8:	69ba      	ldr	r2, [r7, #24]
 80047fa:	4013      	ands	r3, r2
 80047fc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80047fe:	683b      	ldr	r3, [r7, #0]
 8004800:	689a      	ldr	r2, [r3, #8]
 8004802:	69fb      	ldr	r3, [r7, #28]
 8004804:	005b      	lsls	r3, r3, #1
 8004806:	fa02 f303 	lsl.w	r3, r2, r3
 800480a:	69ba      	ldr	r2, [r7, #24]
 800480c:	4313      	orrs	r3, r2
 800480e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	69ba      	ldr	r2, [r7, #24]
 8004814:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004816:	683b      	ldr	r3, [r7, #0]
 8004818:	685b      	ldr	r3, [r3, #4]
 800481a:	f003 0303 	and.w	r3, r3, #3
 800481e:	2b02      	cmp	r3, #2
 8004820:	d123      	bne.n	800486a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004822:	69fb      	ldr	r3, [r7, #28]
 8004824:	08da      	lsrs	r2, r3, #3
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	3208      	adds	r2, #8
 800482a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800482e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004830:	69fb      	ldr	r3, [r7, #28]
 8004832:	f003 0307 	and.w	r3, r3, #7
 8004836:	009b      	lsls	r3, r3, #2
 8004838:	220f      	movs	r2, #15
 800483a:	fa02 f303 	lsl.w	r3, r2, r3
 800483e:	43db      	mvns	r3, r3
 8004840:	69ba      	ldr	r2, [r7, #24]
 8004842:	4013      	ands	r3, r2
 8004844:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004846:	683b      	ldr	r3, [r7, #0]
 8004848:	691a      	ldr	r2, [r3, #16]
 800484a:	69fb      	ldr	r3, [r7, #28]
 800484c:	f003 0307 	and.w	r3, r3, #7
 8004850:	009b      	lsls	r3, r3, #2
 8004852:	fa02 f303 	lsl.w	r3, r2, r3
 8004856:	69ba      	ldr	r2, [r7, #24]
 8004858:	4313      	orrs	r3, r2
 800485a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800485c:	69fb      	ldr	r3, [r7, #28]
 800485e:	08da      	lsrs	r2, r3, #3
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	3208      	adds	r2, #8
 8004864:	69b9      	ldr	r1, [r7, #24]
 8004866:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004870:	69fb      	ldr	r3, [r7, #28]
 8004872:	005b      	lsls	r3, r3, #1
 8004874:	2203      	movs	r2, #3
 8004876:	fa02 f303 	lsl.w	r3, r2, r3
 800487a:	43db      	mvns	r3, r3
 800487c:	69ba      	ldr	r2, [r7, #24]
 800487e:	4013      	ands	r3, r2
 8004880:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004882:	683b      	ldr	r3, [r7, #0]
 8004884:	685b      	ldr	r3, [r3, #4]
 8004886:	f003 0203 	and.w	r2, r3, #3
 800488a:	69fb      	ldr	r3, [r7, #28]
 800488c:	005b      	lsls	r3, r3, #1
 800488e:	fa02 f303 	lsl.w	r3, r2, r3
 8004892:	69ba      	ldr	r2, [r7, #24]
 8004894:	4313      	orrs	r3, r2
 8004896:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	69ba      	ldr	r2, [r7, #24]
 800489c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	685b      	ldr	r3, [r3, #4]
 80048a2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	f000 80d8 	beq.w	8004a5c <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80048ac:	4b2c      	ldr	r3, [pc, #176]	@ (8004960 <HAL_GPIO_Init+0x22c>)
 80048ae:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80048b2:	4a2b      	ldr	r2, [pc, #172]	@ (8004960 <HAL_GPIO_Init+0x22c>)
 80048b4:	f043 0302 	orr.w	r3, r3, #2
 80048b8:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80048bc:	4b28      	ldr	r3, [pc, #160]	@ (8004960 <HAL_GPIO_Init+0x22c>)
 80048be:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80048c2:	f003 0302 	and.w	r3, r3, #2
 80048c6:	60fb      	str	r3, [r7, #12]
 80048c8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80048ca:	4a26      	ldr	r2, [pc, #152]	@ (8004964 <HAL_GPIO_Init+0x230>)
 80048cc:	69fb      	ldr	r3, [r7, #28]
 80048ce:	089b      	lsrs	r3, r3, #2
 80048d0:	3302      	adds	r3, #2
 80048d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80048d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80048d8:	69fb      	ldr	r3, [r7, #28]
 80048da:	f003 0303 	and.w	r3, r3, #3
 80048de:	009b      	lsls	r3, r3, #2
 80048e0:	220f      	movs	r2, #15
 80048e2:	fa02 f303 	lsl.w	r3, r2, r3
 80048e6:	43db      	mvns	r3, r3
 80048e8:	69ba      	ldr	r2, [r7, #24]
 80048ea:	4013      	ands	r3, r2
 80048ec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	4a1d      	ldr	r2, [pc, #116]	@ (8004968 <HAL_GPIO_Init+0x234>)
 80048f2:	4293      	cmp	r3, r2
 80048f4:	d04a      	beq.n	800498c <HAL_GPIO_Init+0x258>
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	4a1c      	ldr	r2, [pc, #112]	@ (800496c <HAL_GPIO_Init+0x238>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d02b      	beq.n	8004956 <HAL_GPIO_Init+0x222>
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	4a1b      	ldr	r2, [pc, #108]	@ (8004970 <HAL_GPIO_Init+0x23c>)
 8004902:	4293      	cmp	r3, r2
 8004904:	d025      	beq.n	8004952 <HAL_GPIO_Init+0x21e>
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	4a1a      	ldr	r2, [pc, #104]	@ (8004974 <HAL_GPIO_Init+0x240>)
 800490a:	4293      	cmp	r3, r2
 800490c:	d01f      	beq.n	800494e <HAL_GPIO_Init+0x21a>
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	4a19      	ldr	r2, [pc, #100]	@ (8004978 <HAL_GPIO_Init+0x244>)
 8004912:	4293      	cmp	r3, r2
 8004914:	d019      	beq.n	800494a <HAL_GPIO_Init+0x216>
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	4a18      	ldr	r2, [pc, #96]	@ (800497c <HAL_GPIO_Init+0x248>)
 800491a:	4293      	cmp	r3, r2
 800491c:	d013      	beq.n	8004946 <HAL_GPIO_Init+0x212>
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	4a17      	ldr	r2, [pc, #92]	@ (8004980 <HAL_GPIO_Init+0x24c>)
 8004922:	4293      	cmp	r3, r2
 8004924:	d00d      	beq.n	8004942 <HAL_GPIO_Init+0x20e>
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	4a16      	ldr	r2, [pc, #88]	@ (8004984 <HAL_GPIO_Init+0x250>)
 800492a:	4293      	cmp	r3, r2
 800492c:	d007      	beq.n	800493e <HAL_GPIO_Init+0x20a>
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	4a15      	ldr	r2, [pc, #84]	@ (8004988 <HAL_GPIO_Init+0x254>)
 8004932:	4293      	cmp	r3, r2
 8004934:	d101      	bne.n	800493a <HAL_GPIO_Init+0x206>
 8004936:	2309      	movs	r3, #9
 8004938:	e029      	b.n	800498e <HAL_GPIO_Init+0x25a>
 800493a:	230a      	movs	r3, #10
 800493c:	e027      	b.n	800498e <HAL_GPIO_Init+0x25a>
 800493e:	2307      	movs	r3, #7
 8004940:	e025      	b.n	800498e <HAL_GPIO_Init+0x25a>
 8004942:	2306      	movs	r3, #6
 8004944:	e023      	b.n	800498e <HAL_GPIO_Init+0x25a>
 8004946:	2305      	movs	r3, #5
 8004948:	e021      	b.n	800498e <HAL_GPIO_Init+0x25a>
 800494a:	2304      	movs	r3, #4
 800494c:	e01f      	b.n	800498e <HAL_GPIO_Init+0x25a>
 800494e:	2303      	movs	r3, #3
 8004950:	e01d      	b.n	800498e <HAL_GPIO_Init+0x25a>
 8004952:	2302      	movs	r3, #2
 8004954:	e01b      	b.n	800498e <HAL_GPIO_Init+0x25a>
 8004956:	2301      	movs	r3, #1
 8004958:	e019      	b.n	800498e <HAL_GPIO_Init+0x25a>
 800495a:	bf00      	nop
 800495c:	58000080 	.word	0x58000080
 8004960:	58024400 	.word	0x58024400
 8004964:	58000400 	.word	0x58000400
 8004968:	58020000 	.word	0x58020000
 800496c:	58020400 	.word	0x58020400
 8004970:	58020800 	.word	0x58020800
 8004974:	58020c00 	.word	0x58020c00
 8004978:	58021000 	.word	0x58021000
 800497c:	58021400 	.word	0x58021400
 8004980:	58021800 	.word	0x58021800
 8004984:	58021c00 	.word	0x58021c00
 8004988:	58022400 	.word	0x58022400
 800498c:	2300      	movs	r3, #0
 800498e:	69fa      	ldr	r2, [r7, #28]
 8004990:	f002 0203 	and.w	r2, r2, #3
 8004994:	0092      	lsls	r2, r2, #2
 8004996:	4093      	lsls	r3, r2
 8004998:	69ba      	ldr	r2, [r7, #24]
 800499a:	4313      	orrs	r3, r2
 800499c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800499e:	4938      	ldr	r1, [pc, #224]	@ (8004a80 <HAL_GPIO_Init+0x34c>)
 80049a0:	69fb      	ldr	r3, [r7, #28]
 80049a2:	089b      	lsrs	r3, r3, #2
 80049a4:	3302      	adds	r3, #2
 80049a6:	69ba      	ldr	r2, [r7, #24]
 80049a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80049ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80049b4:	693b      	ldr	r3, [r7, #16]
 80049b6:	43db      	mvns	r3, r3
 80049b8:	69ba      	ldr	r2, [r7, #24]
 80049ba:	4013      	ands	r3, r2
 80049bc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80049be:	683b      	ldr	r3, [r7, #0]
 80049c0:	685b      	ldr	r3, [r3, #4]
 80049c2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d003      	beq.n	80049d2 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 80049ca:	69ba      	ldr	r2, [r7, #24]
 80049cc:	693b      	ldr	r3, [r7, #16]
 80049ce:	4313      	orrs	r3, r2
 80049d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80049d2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80049d6:	69bb      	ldr	r3, [r7, #24]
 80049d8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80049da:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80049de:	685b      	ldr	r3, [r3, #4]
 80049e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80049e2:	693b      	ldr	r3, [r7, #16]
 80049e4:	43db      	mvns	r3, r3
 80049e6:	69ba      	ldr	r2, [r7, #24]
 80049e8:	4013      	ands	r3, r2
 80049ea:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80049ec:	683b      	ldr	r3, [r7, #0]
 80049ee:	685b      	ldr	r3, [r3, #4]
 80049f0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d003      	beq.n	8004a00 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 80049f8:	69ba      	ldr	r2, [r7, #24]
 80049fa:	693b      	ldr	r3, [r7, #16]
 80049fc:	4313      	orrs	r3, r2
 80049fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8004a00:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004a04:	69bb      	ldr	r3, [r7, #24]
 8004a06:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8004a08:	697b      	ldr	r3, [r7, #20]
 8004a0a:	685b      	ldr	r3, [r3, #4]
 8004a0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004a0e:	693b      	ldr	r3, [r7, #16]
 8004a10:	43db      	mvns	r3, r3
 8004a12:	69ba      	ldr	r2, [r7, #24]
 8004a14:	4013      	ands	r3, r2
 8004a16:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	685b      	ldr	r3, [r3, #4]
 8004a1c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d003      	beq.n	8004a2c <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8004a24:	69ba      	ldr	r2, [r7, #24]
 8004a26:	693b      	ldr	r3, [r7, #16]
 8004a28:	4313      	orrs	r3, r2
 8004a2a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8004a2c:	697b      	ldr	r3, [r7, #20]
 8004a2e:	69ba      	ldr	r2, [r7, #24]
 8004a30:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8004a32:	697b      	ldr	r3, [r7, #20]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004a38:	693b      	ldr	r3, [r7, #16]
 8004a3a:	43db      	mvns	r3, r3
 8004a3c:	69ba      	ldr	r2, [r7, #24]
 8004a3e:	4013      	ands	r3, r2
 8004a40:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	685b      	ldr	r3, [r3, #4]
 8004a46:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d003      	beq.n	8004a56 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 8004a4e:	69ba      	ldr	r2, [r7, #24]
 8004a50:	693b      	ldr	r3, [r7, #16]
 8004a52:	4313      	orrs	r3, r2
 8004a54:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8004a56:	697b      	ldr	r3, [r7, #20]
 8004a58:	69ba      	ldr	r2, [r7, #24]
 8004a5a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8004a5c:	69fb      	ldr	r3, [r7, #28]
 8004a5e:	3301      	adds	r3, #1
 8004a60:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004a62:	683b      	ldr	r3, [r7, #0]
 8004a64:	681a      	ldr	r2, [r3, #0]
 8004a66:	69fb      	ldr	r3, [r7, #28]
 8004a68:	fa22 f303 	lsr.w	r3, r2, r3
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	f47f ae6b 	bne.w	8004748 <HAL_GPIO_Init+0x14>
  }
}
 8004a72:	bf00      	nop
 8004a74:	bf00      	nop
 8004a76:	3724      	adds	r7, #36	@ 0x24
 8004a78:	46bd      	mov	sp, r7
 8004a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7e:	4770      	bx	lr
 8004a80:	58000400 	.word	0x58000400

08004a84 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004a84:	b480      	push	{r7}
 8004a86:	b085      	sub	sp, #20
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	6078      	str	r0, [r7, #4]
 8004a8c:	460b      	mov	r3, r1
 8004a8e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	691a      	ldr	r2, [r3, #16]
 8004a94:	887b      	ldrh	r3, [r7, #2]
 8004a96:	4013      	ands	r3, r2
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d002      	beq.n	8004aa2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004a9c:	2301      	movs	r3, #1
 8004a9e:	73fb      	strb	r3, [r7, #15]
 8004aa0:	e001      	b.n	8004aa6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004aa6:	7bfb      	ldrb	r3, [r7, #15]
}
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	3714      	adds	r7, #20
 8004aac:	46bd      	mov	sp, r7
 8004aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab2:	4770      	bx	lr

08004ab4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004ab4:	b480      	push	{r7}
 8004ab6:	b083      	sub	sp, #12
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
 8004abc:	460b      	mov	r3, r1
 8004abe:	807b      	strh	r3, [r7, #2]
 8004ac0:	4613      	mov	r3, r2
 8004ac2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004ac4:	787b      	ldrb	r3, [r7, #1]
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d003      	beq.n	8004ad2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004aca:	887a      	ldrh	r2, [r7, #2]
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8004ad0:	e003      	b.n	8004ada <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8004ad2:	887b      	ldrh	r3, [r7, #2]
 8004ad4:	041a      	lsls	r2, r3, #16
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	619a      	str	r2, [r3, #24]
}
 8004ada:	bf00      	nop
 8004adc:	370c      	adds	r7, #12
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae4:	4770      	bx	lr

08004ae6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004ae6:	b480      	push	{r7}
 8004ae8:	b085      	sub	sp, #20
 8004aea:	af00      	add	r7, sp, #0
 8004aec:	6078      	str	r0, [r7, #4]
 8004aee:	460b      	mov	r3, r1
 8004af0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	695b      	ldr	r3, [r3, #20]
 8004af6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004af8:	887a      	ldrh	r2, [r7, #2]
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	4013      	ands	r3, r2
 8004afe:	041a      	lsls	r2, r3, #16
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	43d9      	mvns	r1, r3
 8004b04:	887b      	ldrh	r3, [r7, #2]
 8004b06:	400b      	ands	r3, r1
 8004b08:	431a      	orrs	r2, r3
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	619a      	str	r2, [r3, #24]
}
 8004b0e:	bf00      	nop
 8004b10:	3714      	adds	r7, #20
 8004b12:	46bd      	mov	sp, r7
 8004b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b18:	4770      	bx	lr
	...

08004b1c <HAL_OSPI_Init>:
  *         in the OSPI_InitTypeDef and initialize the associated handle.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Init(OSPI_HandleTypeDef *hospi)
{
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	b086      	sub	sp, #24
 8004b20:	af02      	add	r7, sp, #8
 8004b22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004b24:	2300      	movs	r3, #0
 8004b26:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8004b28:	f7fd fd96 	bl	8002658 <HAL_GetTick>
 8004b2c:	60b8      	str	r0, [r7, #8]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d102      	bne.n	8004b3a <HAL_OSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 8004b34:	2301      	movs	r3, #1
 8004b36:	73fb      	strb	r3, [r7, #15]
 8004b38:	e0a5      	b.n	8004c86 <HAL_OSPI_Init+0x16a>
    assert_param(IS_OSPI_CS_BOUNDARY(hospi->Init.ChipSelectBoundary));
    assert_param(IS_OSPI_DLYBYP(hospi->Init.DelayBlockBypass));
    assert_param(IS_OSPI_MAXTRAN(hospi->Init.MaxTran));

    /* Initialize error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Check if the state is the reset state */
    if (hospi->State == HAL_OSPI_STATE_RESET)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	f040 809e 	bne.w	8004c86 <HAL_OSPI_Init+0x16a>

      /* Init the low level hardware */
      hospi->MspInitCallback(hospi);
#else
      /* Initialization of the low level hardware */
      HAL_OSPI_MspInit(hospi);
 8004b4a:	6878      	ldr	r0, [r7, #4]
 8004b4c:	f7fc ff08 	bl	8001960 <HAL_OSPI_MspInit>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the OSPI memory access */
      (void)HAL_OSPI_SetTimeout(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 8004b50:	f241 3188 	movw	r1, #5000	@ 0x1388
 8004b54:	6878      	ldr	r0, [r7, #4]
 8004b56:	f000 f89d 	bl	8004c94 <HAL_OSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, delay block bypass,
         free running clock, clock mode */
      MODIFY_REG(hospi->Instance->DCR1,
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	689a      	ldr	r2, [r3, #8]
 8004b60:	4b4b      	ldr	r3, [pc, #300]	@ (8004c90 <HAL_OSPI_Init+0x174>)
 8004b62:	4013      	ands	r3, r2
 8004b64:	687a      	ldr	r2, [r7, #4]
 8004b66:	68d1      	ldr	r1, [r2, #12]
 8004b68:	687a      	ldr	r2, [r7, #4]
 8004b6a:	6912      	ldr	r2, [r2, #16]
 8004b6c:	3a01      	subs	r2, #1
 8004b6e:	0412      	lsls	r2, r2, #16
 8004b70:	4311      	orrs	r1, r2
 8004b72:	687a      	ldr	r2, [r7, #4]
 8004b74:	6952      	ldr	r2, [r2, #20]
 8004b76:	3a01      	subs	r2, #1
 8004b78:	0212      	lsls	r2, r2, #8
 8004b7a:	4311      	orrs	r1, r2
 8004b7c:	687a      	ldr	r2, [r7, #4]
 8004b7e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004b80:	4311      	orrs	r1, r2
 8004b82:	687a      	ldr	r2, [r7, #4]
 8004b84:	69d2      	ldr	r2, [r2, #28]
 8004b86:	4311      	orrs	r1, r2
 8004b88:	687a      	ldr	r2, [r7, #4]
 8004b8a:	6812      	ldr	r2, [r2, #0]
 8004b8c:	430b      	orrs	r3, r1
 8004b8e:	6093      	str	r3, [r2, #8]
                 (hospi->Init.MemoryType | ((hospi->Init.DeviceSize - 1U) << OCTOSPI_DCR1_DEVSIZE_Pos) |
                  ((hospi->Init.ChipSelectHighTime - 1U) << OCTOSPI_DCR1_CSHT_Pos) |
                  hospi->Init.DelayBlockBypass | hospi->Init.ClockMode));

      /* Configure wrap size */
      MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_WRAPSIZE, hospi->Init.WrapSize);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	68db      	ldr	r3, [r3, #12]
 8004b96:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	6a1a      	ldr	r2, [r3, #32]
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	430a      	orrs	r2, r1
 8004ba4:	60da      	str	r2, [r3, #12]

      /* Configure chip select boundary and maximum transfer */
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004baa:	0419      	lsls	r1, r3, #16
                               (hospi->Init.MaxTran << OCTOSPI_DCR3_MAXTRAN_Pos));
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	430a      	orrs	r2, r1
 8004bb6:	611a      	str	r2, [r3, #16]

      /* Configure refresh */
      hospi->Instance->DCR4 = hospi->Init.Refresh;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	687a      	ldr	r2, [r7, #4]
 8004bbe:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004bc0:	615a      	str	r2, [r3, #20]

      /* Configure FIFO threshold */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	685b      	ldr	r3, [r3, #4]
 8004bd0:	3b01      	subs	r3, #1
 8004bd2:	021a      	lsls	r2, r3, #8
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	430a      	orrs	r2, r1
 8004bda:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004be0:	9300      	str	r3, [sp, #0]
 8004be2:	68bb      	ldr	r3, [r7, #8]
 8004be4:	2200      	movs	r2, #0
 8004be6:	2120      	movs	r1, #32
 8004be8:	6878      	ldr	r0, [r7, #4]
 8004bea:	f000 fd4f 	bl	800568c <OSPI_WaitFlagStateUntilTimeout>
 8004bee:	4603      	mov	r3, r0
 8004bf0:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8004bf2:	7bfb      	ldrb	r3, [r7, #15]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d146      	bne.n	8004c86 <HAL_OSPI_Init+0x16a>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER,
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	68db      	ldr	r3, [r3, #12]
 8004bfe:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c06:	1e5a      	subs	r2, r3, #1
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	430a      	orrs	r2, r1
 8004c0e:	60da      	str	r2, [r3, #12]
                   ((hospi->Init.ClockPrescaler - 1U) << OCTOSPI_DCR2_PRESCALER_Pos));

        /* Configure Dual Quad mode */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DQM, hospi->Init.DualQuad);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	689a      	ldr	r2, [r3, #8]
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	430a      	orrs	r2, r1
 8004c24:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC),
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8004c2e:	f023 41a0 	bic.w	r1, r3, #1342177280	@ 0x50000000
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c3a:	431a      	orrs	r2, r3
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	430a      	orrs	r2, r1
 8004c42:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
                   (hospi->Init.SampleShifting | hospi->Init.DelayHoldQuarterCycle));

        /* Enable OctoSPI */
        __HAL_OSPI_ENABLE(hospi);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	681a      	ldr	r2, [r3, #0]
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f042 0201 	orr.w	r2, r2, #1
 8004c54:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after OSPI enable */
        if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE)
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	699b      	ldr	r3, [r3, #24]
 8004c5a:	2b02      	cmp	r3, #2
 8004c5c:	d107      	bne.n	8004c6e <HAL_OSPI_Init+0x152>
        {
          SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	689a      	ldr	r2, [r3, #8]
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f042 0202 	orr.w	r2, r2, #2
 8004c6c:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the OSPI state */
        if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	68db      	ldr	r3, [r3, #12]
 8004c72:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004c76:	d103      	bne.n	8004c80 <HAL_OSPI_Init+0x164>
        {
          hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2201      	movs	r2, #1
 8004c7c:	651a      	str	r2, [r3, #80]	@ 0x50
 8004c7e:	e002      	b.n	8004c86 <HAL_OSPI_Init+0x16a>
        }
        else
        {
          hospi->State = HAL_OSPI_STATE_READY;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2202      	movs	r2, #2
 8004c84:	651a      	str	r2, [r3, #80]	@ 0x50
      }
    }
  }

  /* Return function status */
  return status;
 8004c86:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c88:	4618      	mov	r0, r3
 8004c8a:	3710      	adds	r7, #16
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	bd80      	pop	{r7, pc}
 8004c90:	f8e0f8f4 	.word	0xf8e0f8f4

08004c94 <HAL_OSPI_SetTimeout>:
  * @param  hospi   : OSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval None
  */
HAL_StatusTypeDef HAL_OSPI_SetTimeout(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 8004c94:	b480      	push	{r7}
 8004c96:	b083      	sub	sp, #12
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	6078      	str	r0, [r7, #4]
 8004c9c:	6039      	str	r1, [r7, #0]
  hospi->Timeout = Timeout;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	683a      	ldr	r2, [r7, #0]
 8004ca2:	659a      	str	r2, [r3, #88]	@ 0x58
  return HAL_OK;
 8004ca4:	2300      	movs	r3, #0
}
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	370c      	adds	r7, #12
 8004caa:	46bd      	mov	sp, r7
 8004cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb0:	4770      	bx	lr
	...

08004cb4 <HAL_OSPIM_Config>:
  * @param  cfg     : Configuration of the IO Manager for the instance
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPIM_Config(OSPI_HandleTypeDef *hospi, OSPIM_CfgTypeDef *cfg, uint32_t Timeout)
{
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	b094      	sub	sp, #80	@ 0x50
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	60f8      	str	r0, [r7, #12]
 8004cbc:	60b9      	str	r1, [r7, #8]
 8004cbe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004cc0:	2300      	movs	r3, #0
 8004cc2:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  uint32_t instance;
  uint8_t index;
  uint8_t ospi_enabled = 0U;
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
  assert_param(IS_OSPIM_PORT(cfg->NCSPort));
  assert_param(IS_OSPIM_IO_PORT(cfg->IOLowPort));
  assert_param(IS_OSPIM_IO_PORT(cfg->IOHighPort));
  assert_param(IS_OSPIM_REQ2ACKTIME(cfg->Req2AckTime));

  if (hospi->Instance == OCTOSPI1)
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	4a9d      	ldr	r2, [pc, #628]	@ (8004f48 <HAL_OSPIM_Config+0x294>)
 8004cd2:	4293      	cmp	r3, r2
 8004cd4:	d105      	bne.n	8004ce2 <HAL_OSPIM_Config+0x2e>
  {
    instance = 0U;
 8004cd6:	2300      	movs	r3, #0
 8004cd8:	64bb      	str	r3, [r7, #72]	@ 0x48
    other_instance = 1U;
 8004cda:	2301      	movs	r3, #1
 8004cdc:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 8004ce0:	e004      	b.n	8004cec <HAL_OSPIM_Config+0x38>
  }
  else
  {
    instance = 1U;
 8004ce2:	2301      	movs	r3, #1
 8004ce4:	64bb      	str	r3, [r7, #72]	@ 0x48
    other_instance = 0U;
 8004ce6:	2300      	movs	r3, #0
 8004ce8:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  }

  /**************** Get current configuration of the instances ****************/
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 8004cec:	2300      	movs	r3, #0
 8004cee:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8004cf2:	e01d      	b.n	8004d30 <HAL_OSPIM_Config+0x7c>
  {
    if (OSPIM_GetConfig(index + 1U, &(IOM_cfg[index])) != HAL_OK)
 8004cf4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004cf8:	3301      	adds	r3, #1
 8004cfa:	b2d8      	uxtb	r0, r3
 8004cfc:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 8004d00:	f107 0114 	add.w	r1, r7, #20
 8004d04:	4613      	mov	r3, r2
 8004d06:	005b      	lsls	r3, r3, #1
 8004d08:	4413      	add	r3, r2
 8004d0a:	00db      	lsls	r3, r3, #3
 8004d0c:	440b      	add	r3, r1
 8004d0e:	4619      	mov	r1, r3
 8004d10:	f000 fcf4 	bl	80056fc <OSPIM_GetConfig>
 8004d14:	4603      	mov	r3, r0
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d005      	beq.n	8004d26 <HAL_OSPIM_Config+0x72>
    {
      status = HAL_ERROR;
 8004d1a:	2301      	movs	r3, #1
 8004d1c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	2208      	movs	r2, #8
 8004d24:	655a      	str	r2, [r3, #84]	@ 0x54
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 8004d26:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004d2a:	3301      	adds	r3, #1
 8004d2c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8004d30:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004d34:	2b01      	cmp	r3, #1
 8004d36:	d9dd      	bls.n	8004cf4 <HAL_OSPIM_Config+0x40>
    }
  }

  if (status == HAL_OK)
 8004d38:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	f040 8499 	bne.w	8005674 <HAL_OSPIM_Config+0x9c0>
  {
    /********** Disable both OctoSPI to configure OctoSPI IO Manager **********/
    if ((OCTOSPI1->CR & OCTOSPI_CR_EN) != 0U)
 8004d42:	4b81      	ldr	r3, [pc, #516]	@ (8004f48 <HAL_OSPIM_Config+0x294>)
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	f003 0301 	and.w	r3, r3, #1
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d00b      	beq.n	8004d66 <HAL_OSPIM_Config+0xb2>
    {
      CLEAR_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 8004d4e:	4b7e      	ldr	r3, [pc, #504]	@ (8004f48 <HAL_OSPIM_Config+0x294>)
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	4a7d      	ldr	r2, [pc, #500]	@ (8004f48 <HAL_OSPIM_Config+0x294>)
 8004d54:	f023 0301 	bic.w	r3, r3, #1
 8004d58:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x1U;
 8004d5a:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8004d5e:	f043 0301 	orr.w	r3, r3, #1
 8004d62:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    }
    if ((OCTOSPI2->CR & OCTOSPI_CR_EN) != 0U)
 8004d66:	4b79      	ldr	r3, [pc, #484]	@ (8004f4c <HAL_OSPIM_Config+0x298>)
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f003 0301 	and.w	r3, r3, #1
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d00b      	beq.n	8004d8a <HAL_OSPIM_Config+0xd6>
    {
      CLEAR_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 8004d72:	4b76      	ldr	r3, [pc, #472]	@ (8004f4c <HAL_OSPIM_Config+0x298>)
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	4a75      	ldr	r2, [pc, #468]	@ (8004f4c <HAL_OSPIM_Config+0x298>)
 8004d78:	f023 0301 	bic.w	r3, r3, #1
 8004d7c:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x2U;
 8004d7e:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8004d82:	f043 0302 	orr.w	r3, r3, #2
 8004d86:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    }

    /***************** Deactivation of previous configuration *****************/
    CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 8004d8a:	4971      	ldr	r1, [pc, #452]	@ (8004f50 <HAL_OSPIM_Config+0x29c>)
 8004d8c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004d8e:	4613      	mov	r3, r2
 8004d90:	005b      	lsls	r3, r3, #1
 8004d92:	4413      	add	r3, r2
 8004d94:	00db      	lsls	r3, r3, #3
 8004d96:	3350      	adds	r3, #80	@ 0x50
 8004d98:	443b      	add	r3, r7
 8004d9a:	3b34      	subs	r3, #52	@ 0x34
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	3b01      	subs	r3, #1
 8004da0:	009b      	lsls	r3, r3, #2
 8004da2:	440b      	add	r3, r1
 8004da4:	6859      	ldr	r1, [r3, #4]
 8004da6:	486a      	ldr	r0, [pc, #424]	@ (8004f50 <HAL_OSPIM_Config+0x29c>)
 8004da8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004daa:	4613      	mov	r3, r2
 8004dac:	005b      	lsls	r3, r3, #1
 8004dae:	4413      	add	r3, r2
 8004db0:	00db      	lsls	r3, r3, #3
 8004db2:	3350      	adds	r3, #80	@ 0x50
 8004db4:	443b      	add	r3, r7
 8004db6:	3b34      	subs	r3, #52	@ 0x34
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	3b01      	subs	r3, #1
 8004dbc:	f421 7280 	bic.w	r2, r1, #256	@ 0x100
 8004dc0:	009b      	lsls	r3, r3, #2
 8004dc2:	4403      	add	r3, r0
 8004dc4:	605a      	str	r2, [r3, #4]
    if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) != 0U)
 8004dc6:	4b62      	ldr	r3, [pc, #392]	@ (8004f50 <HAL_OSPIM_Config+0x29c>)
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f003 0301 	and.w	r3, r3, #1
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	f000 80c0 	beq.w	8004f54 <HAL_OSPIM_Config+0x2a0>
    {
      /* De-multiplexing should be performed */
      CLEAR_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
 8004dd4:	4b5e      	ldr	r3, [pc, #376]	@ (8004f50 <HAL_OSPIM_Config+0x29c>)
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	4a5d      	ldr	r2, [pc, #372]	@ (8004f50 <HAL_OSPIM_Config+0x29c>)
 8004dda:	f023 0301 	bic.w	r3, r3, #1
 8004dde:	6013      	str	r3, [r2, #0]

      if (other_instance == 1U)
 8004de0:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8004de4:	2b01      	cmp	r3, #1
 8004de6:	f040 8162 	bne.w	80050ae <HAL_OSPIM_Config+0x3fa>
      {
        SET_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKSRC);
 8004dea:	4959      	ldr	r1, [pc, #356]	@ (8004f50 <HAL_OSPIM_Config+0x29c>)
 8004dec:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004df0:	4613      	mov	r3, r2
 8004df2:	005b      	lsls	r3, r3, #1
 8004df4:	4413      	add	r3, r2
 8004df6:	00db      	lsls	r3, r3, #3
 8004df8:	3350      	adds	r3, #80	@ 0x50
 8004dfa:	443b      	add	r3, r7
 8004dfc:	3b3c      	subs	r3, #60	@ 0x3c
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	3b01      	subs	r3, #1
 8004e02:	009b      	lsls	r3, r3, #2
 8004e04:	440b      	add	r3, r1
 8004e06:	6859      	ldr	r1, [r3, #4]
 8004e08:	4851      	ldr	r0, [pc, #324]	@ (8004f50 <HAL_OSPIM_Config+0x29c>)
 8004e0a:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004e0e:	4613      	mov	r3, r2
 8004e10:	005b      	lsls	r3, r3, #1
 8004e12:	4413      	add	r3, r2
 8004e14:	00db      	lsls	r3, r3, #3
 8004e16:	3350      	adds	r3, #80	@ 0x50
 8004e18:	443b      	add	r3, r7
 8004e1a:	3b3c      	subs	r3, #60	@ 0x3c
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	3b01      	subs	r3, #1
 8004e20:	f041 0202 	orr.w	r2, r1, #2
 8004e24:	009b      	lsls	r3, r3, #2
 8004e26:	4403      	add	r3, r0
 8004e28:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 8004e2a:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004e2e:	4613      	mov	r3, r2
 8004e30:	005b      	lsls	r3, r3, #1
 8004e32:	4413      	add	r3, r2
 8004e34:	00db      	lsls	r3, r3, #3
 8004e36:	3350      	adds	r3, #80	@ 0x50
 8004e38:	443b      	add	r3, r7
 8004e3a:	3b38      	subs	r3, #56	@ 0x38
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d01f      	beq.n	8004e82 <HAL_OSPIM_Config+0x1ce>
        {
          SET_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSSRC);
 8004e42:	4943      	ldr	r1, [pc, #268]	@ (8004f50 <HAL_OSPIM_Config+0x29c>)
 8004e44:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004e48:	4613      	mov	r3, r2
 8004e4a:	005b      	lsls	r3, r3, #1
 8004e4c:	4413      	add	r3, r2
 8004e4e:	00db      	lsls	r3, r3, #3
 8004e50:	3350      	adds	r3, #80	@ 0x50
 8004e52:	443b      	add	r3, r7
 8004e54:	3b38      	subs	r3, #56	@ 0x38
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	3b01      	subs	r3, #1
 8004e5a:	009b      	lsls	r3, r3, #2
 8004e5c:	440b      	add	r3, r1
 8004e5e:	6859      	ldr	r1, [r3, #4]
 8004e60:	483b      	ldr	r0, [pc, #236]	@ (8004f50 <HAL_OSPIM_Config+0x29c>)
 8004e62:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004e66:	4613      	mov	r3, r2
 8004e68:	005b      	lsls	r3, r3, #1
 8004e6a:	4413      	add	r3, r2
 8004e6c:	00db      	lsls	r3, r3, #3
 8004e6e:	3350      	adds	r3, #80	@ 0x50
 8004e70:	443b      	add	r3, r7
 8004e72:	3b38      	subs	r3, #56	@ 0x38
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	3b01      	subs	r3, #1
 8004e78:	f041 0220 	orr.w	r2, r1, #32
 8004e7c:	009b      	lsls	r3, r3, #2
 8004e7e:	4403      	add	r3, r0
 8004e80:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8004e82:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004e86:	4613      	mov	r3, r2
 8004e88:	005b      	lsls	r3, r3, #1
 8004e8a:	4413      	add	r3, r2
 8004e8c:	00db      	lsls	r3, r3, #3
 8004e8e:	3350      	adds	r3, #80	@ 0x50
 8004e90:	443b      	add	r3, r7
 8004e92:	3b30      	subs	r3, #48	@ 0x30
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d023      	beq.n	8004ee2 <HAL_OSPIM_Config+0x22e>
        {
          SET_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)], \
 8004e9a:	492d      	ldr	r1, [pc, #180]	@ (8004f50 <HAL_OSPIM_Config+0x29c>)
 8004e9c:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004ea0:	4613      	mov	r3, r2
 8004ea2:	005b      	lsls	r3, r3, #1
 8004ea4:	4413      	add	r3, r2
 8004ea6:	00db      	lsls	r3, r3, #3
 8004ea8:	3350      	adds	r3, #80	@ 0x50
 8004eaa:	443b      	add	r3, r7
 8004eac:	3b30      	subs	r3, #48	@ 0x30
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	3b01      	subs	r3, #1
 8004eb2:	f003 0301 	and.w	r3, r3, #1
 8004eb6:	009b      	lsls	r3, r3, #2
 8004eb8:	440b      	add	r3, r1
 8004eba:	6859      	ldr	r1, [r3, #4]
 8004ebc:	4824      	ldr	r0, [pc, #144]	@ (8004f50 <HAL_OSPIM_Config+0x29c>)
 8004ebe:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004ec2:	4613      	mov	r3, r2
 8004ec4:	005b      	lsls	r3, r3, #1
 8004ec6:	4413      	add	r3, r2
 8004ec8:	00db      	lsls	r3, r3, #3
 8004eca:	3350      	adds	r3, #80	@ 0x50
 8004ecc:	443b      	add	r3, r7
 8004ece:	3b30      	subs	r3, #48	@ 0x30
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	3b01      	subs	r3, #1
 8004ed4:	f003 0301 	and.w	r3, r3, #1
 8004ed8:	f441 2280 	orr.w	r2, r1, #262144	@ 0x40000
 8004edc:	009b      	lsls	r3, r3, #2
 8004ede:	4403      	add	r3, r0
 8004ee0:	605a      	str	r2, [r3, #4]
                  OCTOSPIM_PCR_IOLSRC_1);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8004ee2:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004ee6:	4613      	mov	r3, r2
 8004ee8:	005b      	lsls	r3, r3, #1
 8004eea:	4413      	add	r3, r2
 8004eec:	00db      	lsls	r3, r3, #3
 8004eee:	3350      	adds	r3, #80	@ 0x50
 8004ef0:	443b      	add	r3, r7
 8004ef2:	3b2c      	subs	r3, #44	@ 0x2c
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	f000 80d9 	beq.w	80050ae <HAL_OSPIM_Config+0x3fa>
        {
          SET_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)], \
 8004efc:	4914      	ldr	r1, [pc, #80]	@ (8004f50 <HAL_OSPIM_Config+0x29c>)
 8004efe:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004f02:	4613      	mov	r3, r2
 8004f04:	005b      	lsls	r3, r3, #1
 8004f06:	4413      	add	r3, r2
 8004f08:	00db      	lsls	r3, r3, #3
 8004f0a:	3350      	adds	r3, #80	@ 0x50
 8004f0c:	443b      	add	r3, r7
 8004f0e:	3b2c      	subs	r3, #44	@ 0x2c
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	3b01      	subs	r3, #1
 8004f14:	f003 0301 	and.w	r3, r3, #1
 8004f18:	009b      	lsls	r3, r3, #2
 8004f1a:	440b      	add	r3, r1
 8004f1c:	6859      	ldr	r1, [r3, #4]
 8004f1e:	480c      	ldr	r0, [pc, #48]	@ (8004f50 <HAL_OSPIM_Config+0x29c>)
 8004f20:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004f24:	4613      	mov	r3, r2
 8004f26:	005b      	lsls	r3, r3, #1
 8004f28:	4413      	add	r3, r2
 8004f2a:	00db      	lsls	r3, r3, #3
 8004f2c:	3350      	adds	r3, #80	@ 0x50
 8004f2e:	443b      	add	r3, r7
 8004f30:	3b2c      	subs	r3, #44	@ 0x2c
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	3b01      	subs	r3, #1
 8004f36:	f003 0301 	and.w	r3, r3, #1
 8004f3a:	f041 6280 	orr.w	r2, r1, #67108864	@ 0x4000000
 8004f3e:	009b      	lsls	r3, r3, #2
 8004f40:	4403      	add	r3, r0
 8004f42:	605a      	str	r2, [r3, #4]
 8004f44:	e0b3      	b.n	80050ae <HAL_OSPIM_Config+0x3fa>
 8004f46:	bf00      	nop
 8004f48:	52005000 	.word	0x52005000
 8004f4c:	5200a000 	.word	0x5200a000
 8004f50:	5200b400 	.word	0x5200b400
        }
      }
    }
    else
    {
      if (IOM_cfg[instance].ClkPort != 0U)
 8004f54:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004f56:	4613      	mov	r3, r2
 8004f58:	005b      	lsls	r3, r3, #1
 8004f5a:	4413      	add	r3, r2
 8004f5c:	00db      	lsls	r3, r3, #3
 8004f5e:	3350      	adds	r3, #80	@ 0x50
 8004f60:	443b      	add	r3, r7
 8004f62:	3b3c      	subs	r3, #60	@ 0x3c
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	f000 80a1 	beq.w	80050ae <HAL_OSPIM_Config+0x3fa>
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 8004f6c:	4995      	ldr	r1, [pc, #596]	@ (80051c4 <HAL_OSPIM_Config+0x510>)
 8004f6e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004f70:	4613      	mov	r3, r2
 8004f72:	005b      	lsls	r3, r3, #1
 8004f74:	4413      	add	r3, r2
 8004f76:	00db      	lsls	r3, r3, #3
 8004f78:	3350      	adds	r3, #80	@ 0x50
 8004f7a:	443b      	add	r3, r7
 8004f7c:	3b3c      	subs	r3, #60	@ 0x3c
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	3b01      	subs	r3, #1
 8004f82:	009b      	lsls	r3, r3, #2
 8004f84:	440b      	add	r3, r1
 8004f86:	6859      	ldr	r1, [r3, #4]
 8004f88:	488e      	ldr	r0, [pc, #568]	@ (80051c4 <HAL_OSPIM_Config+0x510>)
 8004f8a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004f8c:	4613      	mov	r3, r2
 8004f8e:	005b      	lsls	r3, r3, #1
 8004f90:	4413      	add	r3, r2
 8004f92:	00db      	lsls	r3, r3, #3
 8004f94:	3350      	adds	r3, #80	@ 0x50
 8004f96:	443b      	add	r3, r7
 8004f98:	3b3c      	subs	r3, #60	@ 0x3c
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	3b01      	subs	r3, #1
 8004f9e:	f021 0201 	bic.w	r2, r1, #1
 8004fa2:	009b      	lsls	r3, r3, #2
 8004fa4:	4403      	add	r3, r0
 8004fa6:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[instance].DQSPort != 0U)
 8004fa8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004faa:	4613      	mov	r3, r2
 8004fac:	005b      	lsls	r3, r3, #1
 8004fae:	4413      	add	r3, r2
 8004fb0:	00db      	lsls	r3, r3, #3
 8004fb2:	3350      	adds	r3, #80	@ 0x50
 8004fb4:	443b      	add	r3, r7
 8004fb6:	3b38      	subs	r3, #56	@ 0x38
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d01d      	beq.n	8004ffa <HAL_OSPIM_Config+0x346>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 8004fbe:	4981      	ldr	r1, [pc, #516]	@ (80051c4 <HAL_OSPIM_Config+0x510>)
 8004fc0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004fc2:	4613      	mov	r3, r2
 8004fc4:	005b      	lsls	r3, r3, #1
 8004fc6:	4413      	add	r3, r2
 8004fc8:	00db      	lsls	r3, r3, #3
 8004fca:	3350      	adds	r3, #80	@ 0x50
 8004fcc:	443b      	add	r3, r7
 8004fce:	3b38      	subs	r3, #56	@ 0x38
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	3b01      	subs	r3, #1
 8004fd4:	009b      	lsls	r3, r3, #2
 8004fd6:	440b      	add	r3, r1
 8004fd8:	6859      	ldr	r1, [r3, #4]
 8004fda:	487a      	ldr	r0, [pc, #488]	@ (80051c4 <HAL_OSPIM_Config+0x510>)
 8004fdc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004fde:	4613      	mov	r3, r2
 8004fe0:	005b      	lsls	r3, r3, #1
 8004fe2:	4413      	add	r3, r2
 8004fe4:	00db      	lsls	r3, r3, #3
 8004fe6:	3350      	adds	r3, #80	@ 0x50
 8004fe8:	443b      	add	r3, r7
 8004fea:	3b38      	subs	r3, #56	@ 0x38
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	3b01      	subs	r3, #1
 8004ff0:	f021 0210 	bic.w	r2, r1, #16
 8004ff4:	009b      	lsls	r3, r3, #2
 8004ff6:	4403      	add	r3, r0
 8004ff8:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8004ffa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004ffc:	4613      	mov	r3, r2
 8004ffe:	005b      	lsls	r3, r3, #1
 8005000:	4413      	add	r3, r2
 8005002:	00db      	lsls	r3, r3, #3
 8005004:	3350      	adds	r3, #80	@ 0x50
 8005006:	443b      	add	r3, r7
 8005008:	3b30      	subs	r3, #48	@ 0x30
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	2b00      	cmp	r3, #0
 800500e:	d021      	beq.n	8005054 <HAL_OSPIM_Config+0x3a0>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOLEN);
 8005010:	496c      	ldr	r1, [pc, #432]	@ (80051c4 <HAL_OSPIM_Config+0x510>)
 8005012:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005014:	4613      	mov	r3, r2
 8005016:	005b      	lsls	r3, r3, #1
 8005018:	4413      	add	r3, r2
 800501a:	00db      	lsls	r3, r3, #3
 800501c:	3350      	adds	r3, #80	@ 0x50
 800501e:	443b      	add	r3, r7
 8005020:	3b30      	subs	r3, #48	@ 0x30
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	3b01      	subs	r3, #1
 8005026:	f003 0301 	and.w	r3, r3, #1
 800502a:	009b      	lsls	r3, r3, #2
 800502c:	440b      	add	r3, r1
 800502e:	6859      	ldr	r1, [r3, #4]
 8005030:	4864      	ldr	r0, [pc, #400]	@ (80051c4 <HAL_OSPIM_Config+0x510>)
 8005032:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005034:	4613      	mov	r3, r2
 8005036:	005b      	lsls	r3, r3, #1
 8005038:	4413      	add	r3, r2
 800503a:	00db      	lsls	r3, r3, #3
 800503c:	3350      	adds	r3, #80	@ 0x50
 800503e:	443b      	add	r3, r7
 8005040:	3b30      	subs	r3, #48	@ 0x30
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	3b01      	subs	r3, #1
 8005046:	f003 0301 	and.w	r3, r3, #1
 800504a:	f421 3280 	bic.w	r2, r1, #65536	@ 0x10000
 800504e:	009b      	lsls	r3, r3, #2
 8005050:	4403      	add	r3, r0
 8005052:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8005054:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005056:	4613      	mov	r3, r2
 8005058:	005b      	lsls	r3, r3, #1
 800505a:	4413      	add	r3, r2
 800505c:	00db      	lsls	r3, r3, #3
 800505e:	3350      	adds	r3, #80	@ 0x50
 8005060:	443b      	add	r3, r7
 8005062:	3b2c      	subs	r3, #44	@ 0x2c
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	2b00      	cmp	r3, #0
 8005068:	d021      	beq.n	80050ae <HAL_OSPIM_Config+0x3fa>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOHEN);
 800506a:	4956      	ldr	r1, [pc, #344]	@ (80051c4 <HAL_OSPIM_Config+0x510>)
 800506c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800506e:	4613      	mov	r3, r2
 8005070:	005b      	lsls	r3, r3, #1
 8005072:	4413      	add	r3, r2
 8005074:	00db      	lsls	r3, r3, #3
 8005076:	3350      	adds	r3, #80	@ 0x50
 8005078:	443b      	add	r3, r7
 800507a:	3b2c      	subs	r3, #44	@ 0x2c
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	3b01      	subs	r3, #1
 8005080:	f003 0301 	and.w	r3, r3, #1
 8005084:	009b      	lsls	r3, r3, #2
 8005086:	440b      	add	r3, r1
 8005088:	6859      	ldr	r1, [r3, #4]
 800508a:	484e      	ldr	r0, [pc, #312]	@ (80051c4 <HAL_OSPIM_Config+0x510>)
 800508c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800508e:	4613      	mov	r3, r2
 8005090:	005b      	lsls	r3, r3, #1
 8005092:	4413      	add	r3, r2
 8005094:	00db      	lsls	r3, r3, #3
 8005096:	3350      	adds	r3, #80	@ 0x50
 8005098:	443b      	add	r3, r7
 800509a:	3b2c      	subs	r3, #44	@ 0x2c
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	3b01      	subs	r3, #1
 80050a0:	f003 0301 	and.w	r3, r3, #1
 80050a4:	f021 7280 	bic.w	r2, r1, #16777216	@ 0x1000000
 80050a8:	009b      	lsls	r3, r3, #2
 80050aa:	4403      	add	r3, r0
 80050ac:	605a      	str	r2, [r3, #4]
        }
      }
    }

    /********************* Deactivation of other instance *********************/
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) ||
 80050ae:	68bb      	ldr	r3, [r7, #8]
 80050b0:	6819      	ldr	r1, [r3, #0]
 80050b2:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80050b6:	4613      	mov	r3, r2
 80050b8:	005b      	lsls	r3, r3, #1
 80050ba:	4413      	add	r3, r2
 80050bc:	00db      	lsls	r3, r3, #3
 80050be:	3350      	adds	r3, #80	@ 0x50
 80050c0:	443b      	add	r3, r7
 80050c2:	3b3c      	subs	r3, #60	@ 0x3c
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	4299      	cmp	r1, r3
 80050c8:	d03c      	beq.n	8005144 <HAL_OSPIM_Config+0x490>
 80050ca:	68bb      	ldr	r3, [r7, #8]
 80050cc:	6899      	ldr	r1, [r3, #8]
 80050ce:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80050d2:	4613      	mov	r3, r2
 80050d4:	005b      	lsls	r3, r3, #1
 80050d6:	4413      	add	r3, r2
 80050d8:	00db      	lsls	r3, r3, #3
 80050da:	3350      	adds	r3, #80	@ 0x50
 80050dc:	443b      	add	r3, r7
 80050de:	3b34      	subs	r3, #52	@ 0x34
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	4299      	cmp	r1, r3
 80050e4:	d02e      	beq.n	8005144 <HAL_OSPIM_Config+0x490>
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 80050e6:	68bb      	ldr	r3, [r7, #8]
 80050e8:	6859      	ldr	r1, [r3, #4]
 80050ea:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80050ee:	4613      	mov	r3, r2
 80050f0:	005b      	lsls	r3, r3, #1
 80050f2:	4413      	add	r3, r2
 80050f4:	00db      	lsls	r3, r3, #3
 80050f6:	3350      	adds	r3, #80	@ 0x50
 80050f8:	443b      	add	r3, r7
 80050fa:	3b38      	subs	r3, #56	@ 0x38
 80050fc:	681b      	ldr	r3, [r3, #0]
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) ||
 80050fe:	4299      	cmp	r1, r3
 8005100:	d103      	bne.n	800510a <HAL_OSPIM_Config+0x456>
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 8005102:	68bb      	ldr	r3, [r7, #8]
 8005104:	685b      	ldr	r3, [r3, #4]
 8005106:	2b00      	cmp	r3, #0
 8005108:	d11c      	bne.n	8005144 <HAL_OSPIM_Config+0x490>
        (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 800510a:	68bb      	ldr	r3, [r7, #8]
 800510c:	68d9      	ldr	r1, [r3, #12]
 800510e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8005112:	4613      	mov	r3, r2
 8005114:	005b      	lsls	r3, r3, #1
 8005116:	4413      	add	r3, r2
 8005118:	00db      	lsls	r3, r3, #3
 800511a:	3350      	adds	r3, #80	@ 0x50
 800511c:	443b      	add	r3, r7
 800511e:	3b30      	subs	r3, #48	@ 0x30
 8005120:	681b      	ldr	r3, [r3, #0]
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 8005122:	4299      	cmp	r1, r3
 8005124:	d00e      	beq.n	8005144 <HAL_OSPIM_Config+0x490>
        (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 8005126:	68bb      	ldr	r3, [r7, #8]
 8005128:	6919      	ldr	r1, [r3, #16]
 800512a:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800512e:	4613      	mov	r3, r2
 8005130:	005b      	lsls	r3, r3, #1
 8005132:	4413      	add	r3, r2
 8005134:	00db      	lsls	r3, r3, #3
 8005136:	3350      	adds	r3, #80	@ 0x50
 8005138:	443b      	add	r3, r7
 800513a:	3b2c      	subs	r3, #44	@ 0x2c
 800513c:	681b      	ldr	r3, [r3, #0]
        (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 800513e:	4299      	cmp	r1, r3
 8005140:	f040 810e 	bne.w	8005360 <HAL_OSPIM_Config+0x6ac>
    {
      if ((cfg->ClkPort   == IOM_cfg[other_instance].ClkPort)   &&
 8005144:	68bb      	ldr	r3, [r7, #8]
 8005146:	6819      	ldr	r1, [r3, #0]
 8005148:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800514c:	4613      	mov	r3, r2
 800514e:	005b      	lsls	r3, r3, #1
 8005150:	4413      	add	r3, r2
 8005152:	00db      	lsls	r3, r3, #3
 8005154:	3350      	adds	r3, #80	@ 0x50
 8005156:	443b      	add	r3, r7
 8005158:	3b3c      	subs	r3, #60	@ 0x3c
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	4299      	cmp	r1, r3
 800515e:	d133      	bne.n	80051c8 <HAL_OSPIM_Config+0x514>
          (cfg->DQSPort    == IOM_cfg[other_instance].DQSPort)  &&
 8005160:	68bb      	ldr	r3, [r7, #8]
 8005162:	6859      	ldr	r1, [r3, #4]
 8005164:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8005168:	4613      	mov	r3, r2
 800516a:	005b      	lsls	r3, r3, #1
 800516c:	4413      	add	r3, r2
 800516e:	00db      	lsls	r3, r3, #3
 8005170:	3350      	adds	r3, #80	@ 0x50
 8005172:	443b      	add	r3, r7
 8005174:	3b38      	subs	r3, #56	@ 0x38
 8005176:	681b      	ldr	r3, [r3, #0]
      if ((cfg->ClkPort   == IOM_cfg[other_instance].ClkPort)   &&
 8005178:	4299      	cmp	r1, r3
 800517a:	d125      	bne.n	80051c8 <HAL_OSPIM_Config+0x514>
          (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) &&
 800517c:	68bb      	ldr	r3, [r7, #8]
 800517e:	68d9      	ldr	r1, [r3, #12]
 8005180:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8005184:	4613      	mov	r3, r2
 8005186:	005b      	lsls	r3, r3, #1
 8005188:	4413      	add	r3, r2
 800518a:	00db      	lsls	r3, r3, #3
 800518c:	3350      	adds	r3, #80	@ 0x50
 800518e:	443b      	add	r3, r7
 8005190:	3b30      	subs	r3, #48	@ 0x30
 8005192:	681b      	ldr	r3, [r3, #0]
          (cfg->DQSPort    == IOM_cfg[other_instance].DQSPort)  &&
 8005194:	4299      	cmp	r1, r3
 8005196:	d117      	bne.n	80051c8 <HAL_OSPIM_Config+0x514>
          (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 8005198:	68bb      	ldr	r3, [r7, #8]
 800519a:	6919      	ldr	r1, [r3, #16]
 800519c:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80051a0:	4613      	mov	r3, r2
 80051a2:	005b      	lsls	r3, r3, #1
 80051a4:	4413      	add	r3, r2
 80051a6:	00db      	lsls	r3, r3, #3
 80051a8:	3350      	adds	r3, #80	@ 0x50
 80051aa:	443b      	add	r3, r7
 80051ac:	3b2c      	subs	r3, #44	@ 0x2c
 80051ae:	681b      	ldr	r3, [r3, #0]
          (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) &&
 80051b0:	4299      	cmp	r1, r3
 80051b2:	d109      	bne.n	80051c8 <HAL_OSPIM_Config+0x514>
      {
        /* Multiplexing should be performed */
        SET_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
 80051b4:	4b03      	ldr	r3, [pc, #12]	@ (80051c4 <HAL_OSPIM_Config+0x510>)
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	4a02      	ldr	r2, [pc, #8]	@ (80051c4 <HAL_OSPIM_Config+0x510>)
 80051ba:	f043 0301 	orr.w	r3, r3, #1
 80051be:	6013      	str	r3, [r2, #0]
 80051c0:	e0ce      	b.n	8005360 <HAL_OSPIM_Config+0x6ac>
 80051c2:	bf00      	nop
 80051c4:	5200b400 	.word	0x5200b400
      }
      else
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 80051c8:	49bb      	ldr	r1, [pc, #748]	@ (80054b8 <HAL_OSPIM_Config+0x804>)
 80051ca:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80051ce:	4613      	mov	r3, r2
 80051d0:	005b      	lsls	r3, r3, #1
 80051d2:	4413      	add	r3, r2
 80051d4:	00db      	lsls	r3, r3, #3
 80051d6:	3350      	adds	r3, #80	@ 0x50
 80051d8:	443b      	add	r3, r7
 80051da:	3b3c      	subs	r3, #60	@ 0x3c
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	3b01      	subs	r3, #1
 80051e0:	009b      	lsls	r3, r3, #2
 80051e2:	440b      	add	r3, r1
 80051e4:	6859      	ldr	r1, [r3, #4]
 80051e6:	48b4      	ldr	r0, [pc, #720]	@ (80054b8 <HAL_OSPIM_Config+0x804>)
 80051e8:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80051ec:	4613      	mov	r3, r2
 80051ee:	005b      	lsls	r3, r3, #1
 80051f0:	4413      	add	r3, r2
 80051f2:	00db      	lsls	r3, r3, #3
 80051f4:	3350      	adds	r3, #80	@ 0x50
 80051f6:	443b      	add	r3, r7
 80051f8:	3b3c      	subs	r3, #60	@ 0x3c
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	3b01      	subs	r3, #1
 80051fe:	f021 0201 	bic.w	r2, r1, #1
 8005202:	009b      	lsls	r3, r3, #2
 8005204:	4403      	add	r3, r0
 8005206:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 8005208:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800520c:	4613      	mov	r3, r2
 800520e:	005b      	lsls	r3, r3, #1
 8005210:	4413      	add	r3, r2
 8005212:	00db      	lsls	r3, r3, #3
 8005214:	3350      	adds	r3, #80	@ 0x50
 8005216:	443b      	add	r3, r7
 8005218:	3b38      	subs	r3, #56	@ 0x38
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	2b00      	cmp	r3, #0
 800521e:	d01f      	beq.n	8005260 <HAL_OSPIM_Config+0x5ac>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 8005220:	49a5      	ldr	r1, [pc, #660]	@ (80054b8 <HAL_OSPIM_Config+0x804>)
 8005222:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8005226:	4613      	mov	r3, r2
 8005228:	005b      	lsls	r3, r3, #1
 800522a:	4413      	add	r3, r2
 800522c:	00db      	lsls	r3, r3, #3
 800522e:	3350      	adds	r3, #80	@ 0x50
 8005230:	443b      	add	r3, r7
 8005232:	3b38      	subs	r3, #56	@ 0x38
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	3b01      	subs	r3, #1
 8005238:	009b      	lsls	r3, r3, #2
 800523a:	440b      	add	r3, r1
 800523c:	6859      	ldr	r1, [r3, #4]
 800523e:	489e      	ldr	r0, [pc, #632]	@ (80054b8 <HAL_OSPIM_Config+0x804>)
 8005240:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8005244:	4613      	mov	r3, r2
 8005246:	005b      	lsls	r3, r3, #1
 8005248:	4413      	add	r3, r2
 800524a:	00db      	lsls	r3, r3, #3
 800524c:	3350      	adds	r3, #80	@ 0x50
 800524e:	443b      	add	r3, r7
 8005250:	3b38      	subs	r3, #56	@ 0x38
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	3b01      	subs	r3, #1
 8005256:	f021 0210 	bic.w	r2, r1, #16
 800525a:	009b      	lsls	r3, r3, #2
 800525c:	4403      	add	r3, r0
 800525e:	605a      	str	r2, [r3, #4]
        }
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 8005260:	4995      	ldr	r1, [pc, #596]	@ (80054b8 <HAL_OSPIM_Config+0x804>)
 8005262:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8005266:	4613      	mov	r3, r2
 8005268:	005b      	lsls	r3, r3, #1
 800526a:	4413      	add	r3, r2
 800526c:	00db      	lsls	r3, r3, #3
 800526e:	3350      	adds	r3, #80	@ 0x50
 8005270:	443b      	add	r3, r7
 8005272:	3b34      	subs	r3, #52	@ 0x34
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	3b01      	subs	r3, #1
 8005278:	009b      	lsls	r3, r3, #2
 800527a:	440b      	add	r3, r1
 800527c:	6859      	ldr	r1, [r3, #4]
 800527e:	488e      	ldr	r0, [pc, #568]	@ (80054b8 <HAL_OSPIM_Config+0x804>)
 8005280:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8005284:	4613      	mov	r3, r2
 8005286:	005b      	lsls	r3, r3, #1
 8005288:	4413      	add	r3, r2
 800528a:	00db      	lsls	r3, r3, #3
 800528c:	3350      	adds	r3, #80	@ 0x50
 800528e:	443b      	add	r3, r7
 8005290:	3b34      	subs	r3, #52	@ 0x34
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	3b01      	subs	r3, #1
 8005296:	f421 7280 	bic.w	r2, r1, #256	@ 0x100
 800529a:	009b      	lsls	r3, r3, #2
 800529c:	4403      	add	r3, r0
 800529e:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 80052a0:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80052a4:	4613      	mov	r3, r2
 80052a6:	005b      	lsls	r3, r3, #1
 80052a8:	4413      	add	r3, r2
 80052aa:	00db      	lsls	r3, r3, #3
 80052ac:	3350      	adds	r3, #80	@ 0x50
 80052ae:	443b      	add	r3, r7
 80052b0:	3b30      	subs	r3, #48	@ 0x30
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d023      	beq.n	8005300 <HAL_OSPIM_Config+0x64c>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 80052b8:	497f      	ldr	r1, [pc, #508]	@ (80054b8 <HAL_OSPIM_Config+0x804>)
 80052ba:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80052be:	4613      	mov	r3, r2
 80052c0:	005b      	lsls	r3, r3, #1
 80052c2:	4413      	add	r3, r2
 80052c4:	00db      	lsls	r3, r3, #3
 80052c6:	3350      	adds	r3, #80	@ 0x50
 80052c8:	443b      	add	r3, r7
 80052ca:	3b30      	subs	r3, #48	@ 0x30
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	3b01      	subs	r3, #1
 80052d0:	f003 0301 	and.w	r3, r3, #1
 80052d4:	009b      	lsls	r3, r3, #2
 80052d6:	440b      	add	r3, r1
 80052d8:	6859      	ldr	r1, [r3, #4]
 80052da:	4877      	ldr	r0, [pc, #476]	@ (80054b8 <HAL_OSPIM_Config+0x804>)
 80052dc:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80052e0:	4613      	mov	r3, r2
 80052e2:	005b      	lsls	r3, r3, #1
 80052e4:	4413      	add	r3, r2
 80052e6:	00db      	lsls	r3, r3, #3
 80052e8:	3350      	adds	r3, #80	@ 0x50
 80052ea:	443b      	add	r3, r7
 80052ec:	3b30      	subs	r3, #48	@ 0x30
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	3b01      	subs	r3, #1
 80052f2:	f003 0301 	and.w	r3, r3, #1
 80052f6:	f421 3280 	bic.w	r2, r1, #65536	@ 0x10000
 80052fa:	009b      	lsls	r3, r3, #2
 80052fc:	4403      	add	r3, r0
 80052fe:	605a      	str	r2, [r3, #4]
                    OCTOSPIM_PCR_IOLEN);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8005300:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8005304:	4613      	mov	r3, r2
 8005306:	005b      	lsls	r3, r3, #1
 8005308:	4413      	add	r3, r2
 800530a:	00db      	lsls	r3, r3, #3
 800530c:	3350      	adds	r3, #80	@ 0x50
 800530e:	443b      	add	r3, r7
 8005310:	3b2c      	subs	r3, #44	@ 0x2c
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	2b00      	cmp	r3, #0
 8005316:	d023      	beq.n	8005360 <HAL_OSPIM_Config+0x6ac>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 8005318:	4967      	ldr	r1, [pc, #412]	@ (80054b8 <HAL_OSPIM_Config+0x804>)
 800531a:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800531e:	4613      	mov	r3, r2
 8005320:	005b      	lsls	r3, r3, #1
 8005322:	4413      	add	r3, r2
 8005324:	00db      	lsls	r3, r3, #3
 8005326:	3350      	adds	r3, #80	@ 0x50
 8005328:	443b      	add	r3, r7
 800532a:	3b2c      	subs	r3, #44	@ 0x2c
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	3b01      	subs	r3, #1
 8005330:	f003 0301 	and.w	r3, r3, #1
 8005334:	009b      	lsls	r3, r3, #2
 8005336:	440b      	add	r3, r1
 8005338:	6859      	ldr	r1, [r3, #4]
 800533a:	485f      	ldr	r0, [pc, #380]	@ (80054b8 <HAL_OSPIM_Config+0x804>)
 800533c:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8005340:	4613      	mov	r3, r2
 8005342:	005b      	lsls	r3, r3, #1
 8005344:	4413      	add	r3, r2
 8005346:	00db      	lsls	r3, r3, #3
 8005348:	3350      	adds	r3, #80	@ 0x50
 800534a:	443b      	add	r3, r7
 800534c:	3b2c      	subs	r3, #44	@ 0x2c
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	3b01      	subs	r3, #1
 8005352:	f003 0301 	and.w	r3, r3, #1
 8005356:	f021 7280 	bic.w	r2, r1, #16777216	@ 0x1000000
 800535a:	009b      	lsls	r3, r3, #2
 800535c:	4403      	add	r3, r0
 800535e:	605a      	str	r2, [r3, #4]
        }
      }
    }

    /******************** Activation of new configuration *********************/
    MODIFY_REG(OCTOSPIM->PCR[(cfg->NCSPort - 1U)], (OCTOSPIM_PCR_NCSEN | OCTOSPIM_PCR_NCSSRC),
 8005360:	4a55      	ldr	r2, [pc, #340]	@ (80054b8 <HAL_OSPIM_Config+0x804>)
 8005362:	68bb      	ldr	r3, [r7, #8]
 8005364:	689b      	ldr	r3, [r3, #8]
 8005366:	3b01      	subs	r3, #1
 8005368:	009b      	lsls	r3, r3, #2
 800536a:	4413      	add	r3, r2
 800536c:	685b      	ldr	r3, [r3, #4]
 800536e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005372:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005374:	025b      	lsls	r3, r3, #9
 8005376:	431a      	orrs	r2, r3
 8005378:	494f      	ldr	r1, [pc, #316]	@ (80054b8 <HAL_OSPIM_Config+0x804>)
 800537a:	68bb      	ldr	r3, [r7, #8]
 800537c:	689b      	ldr	r3, [r3, #8]
 800537e:	3b01      	subs	r3, #1
 8005380:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005384:	009b      	lsls	r3, r3, #2
 8005386:	440b      	add	r3, r1
 8005388:	605a      	str	r2, [r3, #4]
               (OCTOSPIM_PCR_NCSEN | (instance << OCTOSPIM_PCR_NCSSRC_Pos)));

    if ((cfg->Req2AckTime - 1U) > ((OCTOSPIM->CR & OCTOSPIM_CR_REQ2ACK_TIME) >> OCTOSPIM_CR_REQ2ACK_TIME_Pos))
 800538a:	68bb      	ldr	r3, [r7, #8]
 800538c:	695b      	ldr	r3, [r3, #20]
 800538e:	1e5a      	subs	r2, r3, #1
 8005390:	4b49      	ldr	r3, [pc, #292]	@ (80054b8 <HAL_OSPIM_Config+0x804>)
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	0c1b      	lsrs	r3, r3, #16
 8005396:	b2db      	uxtb	r3, r3
 8005398:	429a      	cmp	r2, r3
 800539a:	d90a      	bls.n	80053b2 <HAL_OSPIM_Config+0x6fe>
    {
      MODIFY_REG(OCTOSPIM->CR, OCTOSPIM_CR_REQ2ACK_TIME, ((cfg->Req2AckTime - 1U) << OCTOSPIM_CR_REQ2ACK_TIME_Pos));
 800539c:	4b46      	ldr	r3, [pc, #280]	@ (80054b8 <HAL_OSPIM_Config+0x804>)
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f423 027f 	bic.w	r2, r3, #16711680	@ 0xff0000
 80053a4:	68bb      	ldr	r3, [r7, #8]
 80053a6:	695b      	ldr	r3, [r3, #20]
 80053a8:	3b01      	subs	r3, #1
 80053aa:	041b      	lsls	r3, r3, #16
 80053ac:	4942      	ldr	r1, [pc, #264]	@ (80054b8 <HAL_OSPIM_Config+0x804>)
 80053ae:	4313      	orrs	r3, r2
 80053b0:	600b      	str	r3, [r1, #0]
    }

    if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) != 0U)
 80053b2:	4b41      	ldr	r3, [pc, #260]	@ (80054b8 <HAL_OSPIM_Config+0x804>)
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	f003 0301 	and.w	r3, r3, #1
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	f000 809a 	beq.w	80054f4 <HAL_OSPIM_Config+0x840>
    {
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC), OCTOSPIM_PCR_CLKEN);
 80053c0:	4a3d      	ldr	r2, [pc, #244]	@ (80054b8 <HAL_OSPIM_Config+0x804>)
 80053c2:	68bb      	ldr	r3, [r7, #8]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	3b01      	subs	r3, #1
 80053c8:	009b      	lsls	r3, r3, #2
 80053ca:	4413      	add	r3, r2
 80053cc:	685b      	ldr	r3, [r3, #4]
 80053ce:	f023 0203 	bic.w	r2, r3, #3
 80053d2:	4939      	ldr	r1, [pc, #228]	@ (80054b8 <HAL_OSPIM_Config+0x804>)
 80053d4:	68bb      	ldr	r3, [r7, #8]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	3b01      	subs	r3, #1
 80053da:	f042 0201 	orr.w	r2, r2, #1
 80053de:	009b      	lsls	r3, r3, #2
 80053e0:	440b      	add	r3, r1
 80053e2:	605a      	str	r2, [r3, #4]
      if (cfg->DQSPort != 0U)
 80053e4:	68bb      	ldr	r3, [r7, #8]
 80053e6:	685b      	ldr	r3, [r3, #4]
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d011      	beq.n	8005410 <HAL_OSPIM_Config+0x75c>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC), OCTOSPIM_PCR_DQSEN);
 80053ec:	4a32      	ldr	r2, [pc, #200]	@ (80054b8 <HAL_OSPIM_Config+0x804>)
 80053ee:	68bb      	ldr	r3, [r7, #8]
 80053f0:	685b      	ldr	r3, [r3, #4]
 80053f2:	3b01      	subs	r3, #1
 80053f4:	009b      	lsls	r3, r3, #2
 80053f6:	4413      	add	r3, r2
 80053f8:	685b      	ldr	r3, [r3, #4]
 80053fa:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80053fe:	492e      	ldr	r1, [pc, #184]	@ (80054b8 <HAL_OSPIM_Config+0x804>)
 8005400:	68bb      	ldr	r3, [r7, #8]
 8005402:	685b      	ldr	r3, [r3, #4]
 8005404:	3b01      	subs	r3, #1
 8005406:	f042 0210 	orr.w	r2, r2, #16
 800540a:	009b      	lsls	r3, r3, #2
 800540c:	440b      	add	r3, r1
 800540e:	605a      	str	r2, [r3, #4]
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 8005410:	68bb      	ldr	r3, [r7, #8]
 8005412:	68db      	ldr	r3, [r3, #12]
 8005414:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005418:	2b00      	cmp	r3, #0
 800541a:	d016      	beq.n	800544a <HAL_OSPIM_Config+0x796>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 800541c:	4a26      	ldr	r2, [pc, #152]	@ (80054b8 <HAL_OSPIM_Config+0x804>)
 800541e:	68bb      	ldr	r3, [r7, #8]
 8005420:	68db      	ldr	r3, [r3, #12]
 8005422:	3b01      	subs	r3, #1
 8005424:	f003 0301 	and.w	r3, r3, #1
 8005428:	009b      	lsls	r3, r3, #2
 800542a:	4413      	add	r3, r2
 800542c:	685b      	ldr	r3, [r3, #4]
 800542e:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8005432:	4921      	ldr	r1, [pc, #132]	@ (80054b8 <HAL_OSPIM_Config+0x804>)
 8005434:	68bb      	ldr	r3, [r7, #8]
 8005436:	68db      	ldr	r3, [r3, #12]
 8005438:	3b01      	subs	r3, #1
 800543a:	f003 0301 	and.w	r3, r3, #1
 800543e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005442:	009b      	lsls	r3, r3, #2
 8005444:	440b      	add	r3, r1
 8005446:	605a      	str	r2, [r3, #4]
 8005448:	e019      	b.n	800547e <HAL_OSPIM_Config+0x7ca>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC), OCTOSPIM_PCR_IOLEN);
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 800544a:	68bb      	ldr	r3, [r7, #8]
 800544c:	68db      	ldr	r3, [r3, #12]
 800544e:	2b00      	cmp	r3, #0
 8005450:	d015      	beq.n	800547e <HAL_OSPIM_Config+0x7ca>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 8005452:	4a19      	ldr	r2, [pc, #100]	@ (80054b8 <HAL_OSPIM_Config+0x804>)
 8005454:	68bb      	ldr	r3, [r7, #8]
 8005456:	68db      	ldr	r3, [r3, #12]
 8005458:	3b01      	subs	r3, #1
 800545a:	f003 0301 	and.w	r3, r3, #1
 800545e:	009b      	lsls	r3, r3, #2
 8005460:	4413      	add	r3, r2
 8005462:	685b      	ldr	r3, [r3, #4]
 8005464:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 8005468:	4913      	ldr	r1, [pc, #76]	@ (80054b8 <HAL_OSPIM_Config+0x804>)
 800546a:	68bb      	ldr	r3, [r7, #8]
 800546c:	68db      	ldr	r3, [r3, #12]
 800546e:	3b01      	subs	r3, #1
 8005470:	f003 0301 	and.w	r3, r3, #1
 8005474:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8005478:	009b      	lsls	r3, r3, #2
 800547a:	440b      	add	r3, r1
 800547c:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 800547e:	68bb      	ldr	r3, [r7, #8]
 8005480:	691b      	ldr	r3, [r3, #16]
 8005482:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005486:	2b00      	cmp	r3, #0
 8005488:	d018      	beq.n	80054bc <HAL_OSPIM_Config+0x808>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 800548a:	4a0b      	ldr	r2, [pc, #44]	@ (80054b8 <HAL_OSPIM_Config+0x804>)
 800548c:	68bb      	ldr	r3, [r7, #8]
 800548e:	691b      	ldr	r3, [r3, #16]
 8005490:	3b01      	subs	r3, #1
 8005492:	f003 0301 	and.w	r3, r3, #1
 8005496:	009b      	lsls	r3, r3, #2
 8005498:	4413      	add	r3, r2
 800549a:	685b      	ldr	r3, [r3, #4]
 800549c:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 80054a0:	4905      	ldr	r1, [pc, #20]	@ (80054b8 <HAL_OSPIM_Config+0x804>)
 80054a2:	68bb      	ldr	r3, [r7, #8]
 80054a4:	691b      	ldr	r3, [r3, #16]
 80054a6:	3b01      	subs	r3, #1
 80054a8:	f003 0301 	and.w	r3, r3, #1
 80054ac:	f442 3240 	orr.w	r2, r2, #196608	@ 0x30000
 80054b0:	009b      	lsls	r3, r3, #2
 80054b2:	440b      	add	r3, r1
 80054b4:	605a      	str	r2, [r3, #4]
 80054b6:	e0c5      	b.n	8005644 <HAL_OSPIM_Config+0x990>
 80054b8:	5200b400 	.word	0x5200b400
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC), (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 80054bc:	68bb      	ldr	r3, [r7, #8]
 80054be:	691b      	ldr	r3, [r3, #16]
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	f000 80bf 	beq.w	8005644 <HAL_OSPIM_Config+0x990>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 80054c6:	4a6e      	ldr	r2, [pc, #440]	@ (8005680 <HAL_OSPIM_Config+0x9cc>)
 80054c8:	68bb      	ldr	r3, [r7, #8]
 80054ca:	691b      	ldr	r3, [r3, #16]
 80054cc:	3b01      	subs	r3, #1
 80054ce:	f003 0301 	and.w	r3, r3, #1
 80054d2:	009b      	lsls	r3, r3, #2
 80054d4:	4413      	add	r3, r2
 80054d6:	685b      	ldr	r3, [r3, #4]
 80054d8:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 80054dc:	4968      	ldr	r1, [pc, #416]	@ (8005680 <HAL_OSPIM_Config+0x9cc>)
 80054de:	68bb      	ldr	r3, [r7, #8]
 80054e0:	691b      	ldr	r3, [r3, #16]
 80054e2:	3b01      	subs	r3, #1
 80054e4:	f003 0301 	and.w	r3, r3, #1
 80054e8:	f042 7240 	orr.w	r2, r2, #50331648	@ 0x3000000
 80054ec:	009b      	lsls	r3, r3, #2
 80054ee:	440b      	add	r3, r1
 80054f0:	605a      	str	r2, [r3, #4]
 80054f2:	e0a7      	b.n	8005644 <HAL_OSPIM_Config+0x990>
        /* Nothing to do */
      }
    }
    else
    {
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC),
 80054f4:	4a62      	ldr	r2, [pc, #392]	@ (8005680 <HAL_OSPIM_Config+0x9cc>)
 80054f6:	68bb      	ldr	r3, [r7, #8]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	3b01      	subs	r3, #1
 80054fc:	009b      	lsls	r3, r3, #2
 80054fe:	4413      	add	r3, r2
 8005500:	685b      	ldr	r3, [r3, #4]
 8005502:	f023 0203 	bic.w	r2, r3, #3
 8005506:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005508:	005b      	lsls	r3, r3, #1
 800550a:	431a      	orrs	r2, r3
 800550c:	495c      	ldr	r1, [pc, #368]	@ (8005680 <HAL_OSPIM_Config+0x9cc>)
 800550e:	68bb      	ldr	r3, [r7, #8]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	3b01      	subs	r3, #1
 8005514:	f042 0201 	orr.w	r2, r2, #1
 8005518:	009b      	lsls	r3, r3, #2
 800551a:	440b      	add	r3, r1
 800551c:	605a      	str	r2, [r3, #4]
                 (OCTOSPIM_PCR_CLKEN | (instance << OCTOSPIM_PCR_CLKSRC_Pos)));
      if (cfg->DQSPort != 0U)
 800551e:	68bb      	ldr	r3, [r7, #8]
 8005520:	685b      	ldr	r3, [r3, #4]
 8005522:	2b00      	cmp	r3, #0
 8005524:	d014      	beq.n	8005550 <HAL_OSPIM_Config+0x89c>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC),
 8005526:	4a56      	ldr	r2, [pc, #344]	@ (8005680 <HAL_OSPIM_Config+0x9cc>)
 8005528:	68bb      	ldr	r3, [r7, #8]
 800552a:	685b      	ldr	r3, [r3, #4]
 800552c:	3b01      	subs	r3, #1
 800552e:	009b      	lsls	r3, r3, #2
 8005530:	4413      	add	r3, r2
 8005532:	685b      	ldr	r3, [r3, #4]
 8005534:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005538:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800553a:	015b      	lsls	r3, r3, #5
 800553c:	431a      	orrs	r2, r3
 800553e:	4950      	ldr	r1, [pc, #320]	@ (8005680 <HAL_OSPIM_Config+0x9cc>)
 8005540:	68bb      	ldr	r3, [r7, #8]
 8005542:	685b      	ldr	r3, [r3, #4]
 8005544:	3b01      	subs	r3, #1
 8005546:	f042 0210 	orr.w	r2, r2, #16
 800554a:	009b      	lsls	r3, r3, #2
 800554c:	440b      	add	r3, r1
 800554e:	605a      	str	r2, [r3, #4]
                   (OCTOSPIM_PCR_DQSEN | (instance << OCTOSPIM_PCR_DQSSRC_Pos)));
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 8005550:	68bb      	ldr	r3, [r7, #8]
 8005552:	68db      	ldr	r3, [r3, #12]
 8005554:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005558:	2b00      	cmp	r3, #0
 800555a:	d019      	beq.n	8005590 <HAL_OSPIM_Config+0x8dc>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 800555c:	4a48      	ldr	r2, [pc, #288]	@ (8005680 <HAL_OSPIM_Config+0x9cc>)
 800555e:	68bb      	ldr	r3, [r7, #8]
 8005560:	68db      	ldr	r3, [r3, #12]
 8005562:	3b01      	subs	r3, #1
 8005564:	f003 0301 	and.w	r3, r3, #1
 8005568:	009b      	lsls	r3, r3, #2
 800556a:	4413      	add	r3, r2
 800556c:	685b      	ldr	r3, [r3, #4]
 800556e:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8005572:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005574:	049b      	lsls	r3, r3, #18
 8005576:	431a      	orrs	r2, r3
 8005578:	4941      	ldr	r1, [pc, #260]	@ (8005680 <HAL_OSPIM_Config+0x9cc>)
 800557a:	68bb      	ldr	r3, [r7, #8]
 800557c:	68db      	ldr	r3, [r3, #12]
 800557e:	3b01      	subs	r3, #1
 8005580:	f003 0301 	and.w	r3, r3, #1
 8005584:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005588:	009b      	lsls	r3, r3, #2
 800558a:	440b      	add	r3, r1
 800558c:	605a      	str	r2, [r3, #4]
 800558e:	e01c      	b.n	80055ca <HAL_OSPIM_Config+0x916>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8005590:	68bb      	ldr	r3, [r7, #8]
 8005592:	68db      	ldr	r3, [r3, #12]
 8005594:	2b00      	cmp	r3, #0
 8005596:	d018      	beq.n	80055ca <HAL_OSPIM_Config+0x916>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 8005598:	4a39      	ldr	r2, [pc, #228]	@ (8005680 <HAL_OSPIM_Config+0x9cc>)
 800559a:	68bb      	ldr	r3, [r7, #8]
 800559c:	68db      	ldr	r3, [r3, #12]
 800559e:	3b01      	subs	r3, #1
 80055a0:	f003 0301 	and.w	r3, r3, #1
 80055a4:	009b      	lsls	r3, r3, #2
 80055a6:	4413      	add	r3, r2
 80055a8:	685b      	ldr	r3, [r3, #4]
 80055aa:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 80055ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80055b0:	069b      	lsls	r3, r3, #26
 80055b2:	431a      	orrs	r2, r3
 80055b4:	4932      	ldr	r1, [pc, #200]	@ (8005680 <HAL_OSPIM_Config+0x9cc>)
 80055b6:	68bb      	ldr	r3, [r7, #8]
 80055b8:	68db      	ldr	r3, [r3, #12]
 80055ba:	3b01      	subs	r3, #1
 80055bc:	f003 0301 	and.w	r3, r3, #1
 80055c0:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 80055c4:	009b      	lsls	r3, r3, #2
 80055c6:	440b      	add	r3, r1
 80055c8:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 80055ca:	68bb      	ldr	r3, [r7, #8]
 80055cc:	691b      	ldr	r3, [r3, #16]
 80055ce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d019      	beq.n	800560a <HAL_OSPIM_Config+0x956>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 80055d6:	4a2a      	ldr	r2, [pc, #168]	@ (8005680 <HAL_OSPIM_Config+0x9cc>)
 80055d8:	68bb      	ldr	r3, [r7, #8]
 80055da:	691b      	ldr	r3, [r3, #16]
 80055dc:	3b01      	subs	r3, #1
 80055de:	f003 0301 	and.w	r3, r3, #1
 80055e2:	009b      	lsls	r3, r3, #2
 80055e4:	4413      	add	r3, r2
 80055e6:	685b      	ldr	r3, [r3, #4]
 80055e8:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 80055ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80055ee:	049b      	lsls	r3, r3, #18
 80055f0:	431a      	orrs	r2, r3
 80055f2:	4923      	ldr	r1, [pc, #140]	@ (8005680 <HAL_OSPIM_Config+0x9cc>)
 80055f4:	68bb      	ldr	r3, [r7, #8]
 80055f6:	691b      	ldr	r3, [r3, #16]
 80055f8:	3b01      	subs	r3, #1
 80055fa:	f003 0301 	and.w	r3, r3, #1
 80055fe:	f442 3240 	orr.w	r2, r2, #196608	@ 0x30000
 8005602:	009b      	lsls	r3, r3, #2
 8005604:	440b      	add	r3, r1
 8005606:	605a      	str	r2, [r3, #4]
 8005608:	e01c      	b.n	8005644 <HAL_OSPIM_Config+0x990>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0 | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 800560a:	68bb      	ldr	r3, [r7, #8]
 800560c:	691b      	ldr	r3, [r3, #16]
 800560e:	2b00      	cmp	r3, #0
 8005610:	d018      	beq.n	8005644 <HAL_OSPIM_Config+0x990>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 8005612:	4a1b      	ldr	r2, [pc, #108]	@ (8005680 <HAL_OSPIM_Config+0x9cc>)
 8005614:	68bb      	ldr	r3, [r7, #8]
 8005616:	691b      	ldr	r3, [r3, #16]
 8005618:	3b01      	subs	r3, #1
 800561a:	f003 0301 	and.w	r3, r3, #1
 800561e:	009b      	lsls	r3, r3, #2
 8005620:	4413      	add	r3, r2
 8005622:	685b      	ldr	r3, [r3, #4]
 8005624:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 8005628:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800562a:	069b      	lsls	r3, r3, #26
 800562c:	431a      	orrs	r2, r3
 800562e:	4914      	ldr	r1, [pc, #80]	@ (8005680 <HAL_OSPIM_Config+0x9cc>)
 8005630:	68bb      	ldr	r3, [r7, #8]
 8005632:	691b      	ldr	r3, [r3, #16]
 8005634:	3b01      	subs	r3, #1
 8005636:	f003 0301 	and.w	r3, r3, #1
 800563a:	f042 7240 	orr.w	r2, r2, #50331648	@ 0x3000000
 800563e:	009b      	lsls	r3, r3, #2
 8005640:	440b      	add	r3, r1
 8005642:	605a      	str	r2, [r3, #4]
        /* Nothing to do */
      }
    }

    /******* Re-enable both OctoSPI after configure OctoSPI IO Manager ********/
    if ((ospi_enabled & 0x1U) != 0U)
 8005644:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8005648:	f003 0301 	and.w	r3, r3, #1
 800564c:	2b00      	cmp	r3, #0
 800564e:	d005      	beq.n	800565c <HAL_OSPIM_Config+0x9a8>
    {
      SET_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 8005650:	4b0c      	ldr	r3, [pc, #48]	@ (8005684 <HAL_OSPIM_Config+0x9d0>)
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	4a0b      	ldr	r2, [pc, #44]	@ (8005684 <HAL_OSPIM_Config+0x9d0>)
 8005656:	f043 0301 	orr.w	r3, r3, #1
 800565a:	6013      	str	r3, [r2, #0]
    }
    if ((ospi_enabled & 0x2U) != 0U)
 800565c:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8005660:	f003 0302 	and.w	r3, r3, #2
 8005664:	2b00      	cmp	r3, #0
 8005666:	d005      	beq.n	8005674 <HAL_OSPIM_Config+0x9c0>
    {
      SET_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 8005668:	4b07      	ldr	r3, [pc, #28]	@ (8005688 <HAL_OSPIM_Config+0x9d4>)
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	4a06      	ldr	r2, [pc, #24]	@ (8005688 <HAL_OSPIM_Config+0x9d4>)
 800566e:	f043 0301 	orr.w	r3, r3, #1
 8005672:	6013      	str	r3, [r2, #0]
    }
  }

  /* Return function status */
  return status;
 8005674:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 8005678:	4618      	mov	r0, r3
 800567a:	3750      	adds	r7, #80	@ 0x50
 800567c:	46bd      	mov	sp, r7
 800567e:	bd80      	pop	{r7, pc}
 8005680:	5200b400 	.word	0x5200b400
 8005684:	52005000 	.word	0x52005000
 8005688:	5200a000 	.word	0x5200a000

0800568c <OSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800568c:	b580      	push	{r7, lr}
 800568e:	b084      	sub	sp, #16
 8005690:	af00      	add	r7, sp, #0
 8005692:	60f8      	str	r0, [r7, #12]
 8005694:	60b9      	str	r1, [r7, #8]
 8005696:	603b      	str	r3, [r7, #0]
 8005698:	4613      	mov	r3, r2
 800569a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 800569c:	e01a      	b.n	80056d4 <OSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800569e:	69bb      	ldr	r3, [r7, #24]
 80056a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056a4:	d016      	beq.n	80056d4 <OSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80056a6:	f7fc ffd7 	bl	8002658 <HAL_GetTick>
 80056aa:	4602      	mov	r2, r0
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	1ad3      	subs	r3, r2, r3
 80056b0:	69ba      	ldr	r2, [r7, #24]
 80056b2:	429a      	cmp	r2, r3
 80056b4:	d302      	bcc.n	80056bc <OSPI_WaitFlagStateUntilTimeout+0x30>
 80056b6:	69bb      	ldr	r3, [r7, #24]
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d10b      	bne.n	80056d4 <OSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hospi->State     = HAL_OSPI_STATE_ERROR;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80056c2:	651a      	str	r2, [r3, #80]	@ 0x50
        hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT;
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056c8:	f043 0201 	orr.w	r2, r3, #1
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	655a      	str	r2, [r3, #84]	@ 0x54

        return HAL_ERROR;
 80056d0:	2301      	movs	r3, #1
 80056d2:	e00e      	b.n	80056f2 <OSPI_WaitFlagStateUntilTimeout+0x66>
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	6a1a      	ldr	r2, [r3, #32]
 80056da:	68bb      	ldr	r3, [r7, #8]
 80056dc:	4013      	ands	r3, r2
 80056de:	2b00      	cmp	r3, #0
 80056e0:	bf14      	ite	ne
 80056e2:	2301      	movne	r3, #1
 80056e4:	2300      	moveq	r3, #0
 80056e6:	b2db      	uxtb	r3, r3
 80056e8:	461a      	mov	r2, r3
 80056ea:	79fb      	ldrb	r3, [r7, #7]
 80056ec:	429a      	cmp	r2, r3
 80056ee:	d1d6      	bne.n	800569e <OSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80056f0:	2300      	movs	r3, #0
}
 80056f2:	4618      	mov	r0, r3
 80056f4:	3710      	adds	r7, #16
 80056f6:	46bd      	mov	sp, r7
 80056f8:	bd80      	pop	{r7, pc}
	...

080056fc <OSPIM_GetConfig>:
  * @param  instance_nb : number of the instance
  * @param  cfg         : configuration of the IO Manager for the instance
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPIM_GetConfig(uint8_t instance_nb, OSPIM_CfgTypeDef *cfg)
{
 80056fc:	b480      	push	{r7}
 80056fe:	b087      	sub	sp, #28
 8005700:	af00      	add	r7, sp, #0
 8005702:	4603      	mov	r3, r0
 8005704:	6039      	str	r1, [r7, #0]
 8005706:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 8005708:	2300      	movs	r3, #0
 800570a:	75fb      	strb	r3, [r7, #23]
  uint32_t reg;
  uint32_t value = 0U;
 800570c:	2300      	movs	r3, #0
 800570e:	613b      	str	r3, [r7, #16]
  uint32_t index;

  if ((instance_nb == 0U) || (instance_nb > OSPI_NB_INSTANCE) || (cfg == NULL))
 8005710:	79fb      	ldrb	r3, [r7, #7]
 8005712:	2b00      	cmp	r3, #0
 8005714:	d005      	beq.n	8005722 <OSPIM_GetConfig+0x26>
 8005716:	79fb      	ldrb	r3, [r7, #7]
 8005718:	2b02      	cmp	r3, #2
 800571a:	d802      	bhi.n	8005722 <OSPIM_GetConfig+0x26>
 800571c:	683b      	ldr	r3, [r7, #0]
 800571e:	2b00      	cmp	r3, #0
 8005720:	d102      	bne.n	8005728 <OSPIM_GetConfig+0x2c>
  {
    /* Invalid parameter -> error returned */
    status = HAL_ERROR;
 8005722:	2301      	movs	r3, #1
 8005724:	75fb      	strb	r3, [r7, #23]
 8005726:	e098      	b.n	800585a <OSPIM_GetConfig+0x15e>
  }
  else
  {
    /* Initialize the structure */
    cfg->ClkPort    = 0U;
 8005728:	683b      	ldr	r3, [r7, #0]
 800572a:	2200      	movs	r2, #0
 800572c:	601a      	str	r2, [r3, #0]
    cfg->DQSPort    = 0U;
 800572e:	683b      	ldr	r3, [r7, #0]
 8005730:	2200      	movs	r2, #0
 8005732:	605a      	str	r2, [r3, #4]
    cfg->NCSPort    = 0U;
 8005734:	683b      	ldr	r3, [r7, #0]
 8005736:	2200      	movs	r2, #0
 8005738:	609a      	str	r2, [r3, #8]
    cfg->IOLowPort  = 0U;
 800573a:	683b      	ldr	r3, [r7, #0]
 800573c:	2200      	movs	r2, #0
 800573e:	60da      	str	r2, [r3, #12]
    cfg->IOHighPort = 0U;
 8005740:	683b      	ldr	r3, [r7, #0]
 8005742:	2200      	movs	r2, #0
 8005744:	611a      	str	r2, [r3, #16]

    if (instance_nb == 2U)
 8005746:	79fb      	ldrb	r3, [r7, #7]
 8005748:	2b02      	cmp	r3, #2
 800574a:	d10b      	bne.n	8005764 <OSPIM_GetConfig+0x68>
    {
      if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) == 0U)
 800574c:	4b46      	ldr	r3, [pc, #280]	@ (8005868 <OSPIM_GetConfig+0x16c>)
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f003 0301 	and.w	r3, r3, #1
 8005754:	2b00      	cmp	r3, #0
 8005756:	d102      	bne.n	800575e <OSPIM_GetConfig+0x62>
      {
        value = (OCTOSPIM_PCR_CLKSRC | OCTOSPIM_PCR_DQSSRC | OCTOSPIM_PCR_NCSSRC
 8005758:	4b44      	ldr	r3, [pc, #272]	@ (800586c <OSPIM_GetConfig+0x170>)
 800575a:	613b      	str	r3, [r7, #16]
 800575c:	e002      	b.n	8005764 <OSPIM_GetConfig+0x68>
                 | OCTOSPIM_PCR_IOLSRC_1 | OCTOSPIM_PCR_IOHSRC_1);
      }
      else
      {
        value = OCTOSPIM_PCR_NCSSRC;
 800575e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005762:	613b      	str	r3, [r7, #16]
      }
    }

    /* Get the information about the instance */
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 8005764:	2300      	movs	r3, #0
 8005766:	60fb      	str	r3, [r7, #12]
 8005768:	e074      	b.n	8005854 <OSPIM_GetConfig+0x158>
    {
      reg = OCTOSPIM->PCR[index];
 800576a:	4a3f      	ldr	r2, [pc, #252]	@ (8005868 <OSPIM_GetConfig+0x16c>)
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	009b      	lsls	r3, r3, #2
 8005770:	4413      	add	r3, r2
 8005772:	685b      	ldr	r3, [r3, #4]
 8005774:	60bb      	str	r3, [r7, #8]

      if ((reg & OCTOSPIM_PCR_CLKEN) != 0U)
 8005776:	68bb      	ldr	r3, [r7, #8]
 8005778:	f003 0301 	and.w	r3, r3, #1
 800577c:	2b00      	cmp	r3, #0
 800577e:	d00a      	beq.n	8005796 <OSPIM_GetConfig+0x9a>
      {
        /* The clock is enabled on this port */
        if ((reg & OCTOSPIM_PCR_CLKSRC) == (value & OCTOSPIM_PCR_CLKSRC))
 8005780:	68ba      	ldr	r2, [r7, #8]
 8005782:	693b      	ldr	r3, [r7, #16]
 8005784:	4053      	eors	r3, r2
 8005786:	f003 0302 	and.w	r3, r3, #2
 800578a:	2b00      	cmp	r3, #0
 800578c:	d103      	bne.n	8005796 <OSPIM_GetConfig+0x9a>
        {
          /* The clock correspond to the instance passed as parameter */
          cfg->ClkPort = index + 1U;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	1c5a      	adds	r2, r3, #1
 8005792:	683b      	ldr	r3, [r7, #0]
 8005794:	601a      	str	r2, [r3, #0]
        }
      }

      if ((reg & OCTOSPIM_PCR_DQSEN) != 0U)
 8005796:	68bb      	ldr	r3, [r7, #8]
 8005798:	f003 0310 	and.w	r3, r3, #16
 800579c:	2b00      	cmp	r3, #0
 800579e:	d00a      	beq.n	80057b6 <OSPIM_GetConfig+0xba>
      {
        /* The DQS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_DQSSRC) == (value & OCTOSPIM_PCR_DQSSRC))
 80057a0:	68ba      	ldr	r2, [r7, #8]
 80057a2:	693b      	ldr	r3, [r7, #16]
 80057a4:	4053      	eors	r3, r2
 80057a6:	f003 0320 	and.w	r3, r3, #32
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d103      	bne.n	80057b6 <OSPIM_GetConfig+0xba>
        {
          /* The DQS correspond to the instance passed as parameter */
          cfg->DQSPort = index + 1U;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	1c5a      	adds	r2, r3, #1
 80057b2:	683b      	ldr	r3, [r7, #0]
 80057b4:	605a      	str	r2, [r3, #4]
        }
      }

      if ((reg & OCTOSPIM_PCR_NCSEN) != 0U)
 80057b6:	68bb      	ldr	r3, [r7, #8]
 80057b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d00a      	beq.n	80057d6 <OSPIM_GetConfig+0xda>
      {
        /* The nCS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_NCSSRC) == (value & OCTOSPIM_PCR_NCSSRC))
 80057c0:	68ba      	ldr	r2, [r7, #8]
 80057c2:	693b      	ldr	r3, [r7, #16]
 80057c4:	4053      	eors	r3, r2
 80057c6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d103      	bne.n	80057d6 <OSPIM_GetConfig+0xda>
        {
          /* The nCS correspond to the instance passed as parameter */
          cfg->NCSPort = index + 1U;
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	1c5a      	adds	r2, r3, #1
 80057d2:	683b      	ldr	r3, [r7, #0]
 80057d4:	609a      	str	r2, [r3, #8]
        }
      }

      if ((reg & OCTOSPIM_PCR_IOLEN) != 0U)
 80057d6:	68bb      	ldr	r3, [r7, #8]
 80057d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d018      	beq.n	8005812 <OSPIM_GetConfig+0x116>
      {
        /* The IO Low is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOLSRC_1) == (value & OCTOSPIM_PCR_IOLSRC_1))
 80057e0:	68ba      	ldr	r2, [r7, #8]
 80057e2:	693b      	ldr	r3, [r7, #16]
 80057e4:	4053      	eors	r3, r2
 80057e6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d111      	bne.n	8005812 <OSPIM_GetConfig+0x116>
        {
          /* The IO Low correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOLSRC_0) == 0U)
 80057ee:	68bb      	ldr	r3, [r7, #8]
 80057f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d106      	bne.n	8005806 <OSPIM_GetConfig+0x10a>
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	3301      	adds	r3, #1
 80057fc:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005800:	683b      	ldr	r3, [r7, #0]
 8005802:	60da      	str	r2, [r3, #12]
 8005804:	e005      	b.n	8005812 <OSPIM_GetConfig+0x116>
          }
          else
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	3301      	adds	r3, #1
 800580a:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 800580e:	683b      	ldr	r3, [r7, #0]
 8005810:	60da      	str	r2, [r3, #12]
          }
        }
      }

      if ((reg & OCTOSPIM_PCR_IOHEN) != 0U)
 8005812:	68bb      	ldr	r3, [r7, #8]
 8005814:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005818:	2b00      	cmp	r3, #0
 800581a:	d018      	beq.n	800584e <OSPIM_GetConfig+0x152>
      {
        /* The IO High is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOHSRC_1) == (value & OCTOSPIM_PCR_IOHSRC_1))
 800581c:	68ba      	ldr	r2, [r7, #8]
 800581e:	693b      	ldr	r3, [r7, #16]
 8005820:	4053      	eors	r3, r2
 8005822:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005826:	2b00      	cmp	r3, #0
 8005828:	d111      	bne.n	800584e <OSPIM_GetConfig+0x152>
        {
          /* The IO High correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOHSRC_0) == 0U)
 800582a:	68bb      	ldr	r3, [r7, #8]
 800582c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005830:	2b00      	cmp	r3, #0
 8005832:	d106      	bne.n	8005842 <OSPIM_GetConfig+0x146>
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	3301      	adds	r3, #1
 8005838:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800583c:	683b      	ldr	r3, [r7, #0]
 800583e:	611a      	str	r2, [r3, #16]
 8005840:	e005      	b.n	800584e <OSPIM_GetConfig+0x152>
          }
          else
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	3301      	adds	r3, #1
 8005846:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	611a      	str	r2, [r3, #16]
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	3301      	adds	r3, #1
 8005852:	60fb      	str	r3, [r7, #12]
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	2b01      	cmp	r3, #1
 8005858:	d987      	bls.n	800576a <OSPIM_GetConfig+0x6e>
      }
    }
  }

  /* Return function status */
  return status;
 800585a:	7dfb      	ldrb	r3, [r7, #23]
}
 800585c:	4618      	mov	r0, r3
 800585e:	371c      	adds	r7, #28
 8005860:	46bd      	mov	sp, r7
 8005862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005866:	4770      	bx	lr
 8005868:	5200b400 	.word	0x5200b400
 800586c:	04040222 	.word	0x04040222

08005870 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005870:	b580      	push	{r7, lr}
 8005872:	b086      	sub	sp, #24
 8005874:	af02      	add	r7, sp, #8
 8005876:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2b00      	cmp	r3, #0
 800587c:	d101      	bne.n	8005882 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800587e:	2301      	movs	r3, #1
 8005880:	e0fe      	b.n	8005a80 <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8005888:	b2db      	uxtb	r3, r3
 800588a:	2b00      	cmp	r3, #0
 800588c:	d106      	bne.n	800589c <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	2200      	movs	r2, #0
 8005892:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005896:	6878      	ldr	r0, [r7, #4]
 8005898:	f00a fd56 	bl	8010348 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2203      	movs	r2, #3
 80058a0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	4618      	mov	r0, r3
 80058aa:	f007 f8b4 	bl	800ca16 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	6818      	ldr	r0, [r3, #0]
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	7c1a      	ldrb	r2, [r3, #16]
 80058b6:	f88d 2000 	strb.w	r2, [sp]
 80058ba:	3304      	adds	r3, #4
 80058bc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80058be:	f006 ff85 	bl	800c7cc <USB_CoreInit>
 80058c2:	4603      	mov	r3, r0
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d005      	beq.n	80058d4 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	2202      	movs	r2, #2
 80058cc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80058d0:	2301      	movs	r3, #1
 80058d2:	e0d5      	b.n	8005a80 <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	2100      	movs	r1, #0
 80058da:	4618      	mov	r0, r3
 80058dc:	f007 f8ac 	bl	800ca38 <USB_SetCurrentMode>
 80058e0:	4603      	mov	r3, r0
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d005      	beq.n	80058f2 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	2202      	movs	r2, #2
 80058ea:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80058ee:	2301      	movs	r3, #1
 80058f0:	e0c6      	b.n	8005a80 <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80058f2:	2300      	movs	r3, #0
 80058f4:	73fb      	strb	r3, [r7, #15]
 80058f6:	e04a      	b.n	800598e <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80058f8:	7bfa      	ldrb	r2, [r7, #15]
 80058fa:	6879      	ldr	r1, [r7, #4]
 80058fc:	4613      	mov	r3, r2
 80058fe:	00db      	lsls	r3, r3, #3
 8005900:	4413      	add	r3, r2
 8005902:	009b      	lsls	r3, r3, #2
 8005904:	440b      	add	r3, r1
 8005906:	3315      	adds	r3, #21
 8005908:	2201      	movs	r2, #1
 800590a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800590c:	7bfa      	ldrb	r2, [r7, #15]
 800590e:	6879      	ldr	r1, [r7, #4]
 8005910:	4613      	mov	r3, r2
 8005912:	00db      	lsls	r3, r3, #3
 8005914:	4413      	add	r3, r2
 8005916:	009b      	lsls	r3, r3, #2
 8005918:	440b      	add	r3, r1
 800591a:	3314      	adds	r3, #20
 800591c:	7bfa      	ldrb	r2, [r7, #15]
 800591e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005920:	7bfa      	ldrb	r2, [r7, #15]
 8005922:	7bfb      	ldrb	r3, [r7, #15]
 8005924:	b298      	uxth	r0, r3
 8005926:	6879      	ldr	r1, [r7, #4]
 8005928:	4613      	mov	r3, r2
 800592a:	00db      	lsls	r3, r3, #3
 800592c:	4413      	add	r3, r2
 800592e:	009b      	lsls	r3, r3, #2
 8005930:	440b      	add	r3, r1
 8005932:	332e      	adds	r3, #46	@ 0x2e
 8005934:	4602      	mov	r2, r0
 8005936:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005938:	7bfa      	ldrb	r2, [r7, #15]
 800593a:	6879      	ldr	r1, [r7, #4]
 800593c:	4613      	mov	r3, r2
 800593e:	00db      	lsls	r3, r3, #3
 8005940:	4413      	add	r3, r2
 8005942:	009b      	lsls	r3, r3, #2
 8005944:	440b      	add	r3, r1
 8005946:	3318      	adds	r3, #24
 8005948:	2200      	movs	r2, #0
 800594a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800594c:	7bfa      	ldrb	r2, [r7, #15]
 800594e:	6879      	ldr	r1, [r7, #4]
 8005950:	4613      	mov	r3, r2
 8005952:	00db      	lsls	r3, r3, #3
 8005954:	4413      	add	r3, r2
 8005956:	009b      	lsls	r3, r3, #2
 8005958:	440b      	add	r3, r1
 800595a:	331c      	adds	r3, #28
 800595c:	2200      	movs	r2, #0
 800595e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005960:	7bfa      	ldrb	r2, [r7, #15]
 8005962:	6879      	ldr	r1, [r7, #4]
 8005964:	4613      	mov	r3, r2
 8005966:	00db      	lsls	r3, r3, #3
 8005968:	4413      	add	r3, r2
 800596a:	009b      	lsls	r3, r3, #2
 800596c:	440b      	add	r3, r1
 800596e:	3320      	adds	r3, #32
 8005970:	2200      	movs	r2, #0
 8005972:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005974:	7bfa      	ldrb	r2, [r7, #15]
 8005976:	6879      	ldr	r1, [r7, #4]
 8005978:	4613      	mov	r3, r2
 800597a:	00db      	lsls	r3, r3, #3
 800597c:	4413      	add	r3, r2
 800597e:	009b      	lsls	r3, r3, #2
 8005980:	440b      	add	r3, r1
 8005982:	3324      	adds	r3, #36	@ 0x24
 8005984:	2200      	movs	r2, #0
 8005986:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005988:	7bfb      	ldrb	r3, [r7, #15]
 800598a:	3301      	adds	r3, #1
 800598c:	73fb      	strb	r3, [r7, #15]
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	791b      	ldrb	r3, [r3, #4]
 8005992:	7bfa      	ldrb	r2, [r7, #15]
 8005994:	429a      	cmp	r2, r3
 8005996:	d3af      	bcc.n	80058f8 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005998:	2300      	movs	r3, #0
 800599a:	73fb      	strb	r3, [r7, #15]
 800599c:	e044      	b.n	8005a28 <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800599e:	7bfa      	ldrb	r2, [r7, #15]
 80059a0:	6879      	ldr	r1, [r7, #4]
 80059a2:	4613      	mov	r3, r2
 80059a4:	00db      	lsls	r3, r3, #3
 80059a6:	4413      	add	r3, r2
 80059a8:	009b      	lsls	r3, r3, #2
 80059aa:	440b      	add	r3, r1
 80059ac:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80059b0:	2200      	movs	r2, #0
 80059b2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80059b4:	7bfa      	ldrb	r2, [r7, #15]
 80059b6:	6879      	ldr	r1, [r7, #4]
 80059b8:	4613      	mov	r3, r2
 80059ba:	00db      	lsls	r3, r3, #3
 80059bc:	4413      	add	r3, r2
 80059be:	009b      	lsls	r3, r3, #2
 80059c0:	440b      	add	r3, r1
 80059c2:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80059c6:	7bfa      	ldrb	r2, [r7, #15]
 80059c8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80059ca:	7bfa      	ldrb	r2, [r7, #15]
 80059cc:	6879      	ldr	r1, [r7, #4]
 80059ce:	4613      	mov	r3, r2
 80059d0:	00db      	lsls	r3, r3, #3
 80059d2:	4413      	add	r3, r2
 80059d4:	009b      	lsls	r3, r3, #2
 80059d6:	440b      	add	r3, r1
 80059d8:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80059dc:	2200      	movs	r2, #0
 80059de:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80059e0:	7bfa      	ldrb	r2, [r7, #15]
 80059e2:	6879      	ldr	r1, [r7, #4]
 80059e4:	4613      	mov	r3, r2
 80059e6:	00db      	lsls	r3, r3, #3
 80059e8:	4413      	add	r3, r2
 80059ea:	009b      	lsls	r3, r3, #2
 80059ec:	440b      	add	r3, r1
 80059ee:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80059f2:	2200      	movs	r2, #0
 80059f4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80059f6:	7bfa      	ldrb	r2, [r7, #15]
 80059f8:	6879      	ldr	r1, [r7, #4]
 80059fa:	4613      	mov	r3, r2
 80059fc:	00db      	lsls	r3, r3, #3
 80059fe:	4413      	add	r3, r2
 8005a00:	009b      	lsls	r3, r3, #2
 8005a02:	440b      	add	r3, r1
 8005a04:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8005a08:	2200      	movs	r2, #0
 8005a0a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005a0c:	7bfa      	ldrb	r2, [r7, #15]
 8005a0e:	6879      	ldr	r1, [r7, #4]
 8005a10:	4613      	mov	r3, r2
 8005a12:	00db      	lsls	r3, r3, #3
 8005a14:	4413      	add	r3, r2
 8005a16:	009b      	lsls	r3, r3, #2
 8005a18:	440b      	add	r3, r1
 8005a1a:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8005a1e:	2200      	movs	r2, #0
 8005a20:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005a22:	7bfb      	ldrb	r3, [r7, #15]
 8005a24:	3301      	adds	r3, #1
 8005a26:	73fb      	strb	r3, [r7, #15]
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	791b      	ldrb	r3, [r3, #4]
 8005a2c:	7bfa      	ldrb	r2, [r7, #15]
 8005a2e:	429a      	cmp	r2, r3
 8005a30:	d3b5      	bcc.n	800599e <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	6818      	ldr	r0, [r3, #0]
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	7c1a      	ldrb	r2, [r3, #16]
 8005a3a:	f88d 2000 	strb.w	r2, [sp]
 8005a3e:	3304      	adds	r3, #4
 8005a40:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005a42:	f007 f845 	bl	800cad0 <USB_DevInit>
 8005a46:	4603      	mov	r3, r0
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d005      	beq.n	8005a58 <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2202      	movs	r2, #2
 8005a50:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005a54:	2301      	movs	r3, #1
 8005a56:	e013      	b.n	8005a80 <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	2201      	movs	r2, #1
 8005a62:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	7b1b      	ldrb	r3, [r3, #12]
 8005a6a:	2b01      	cmp	r3, #1
 8005a6c:	d102      	bne.n	8005a74 <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8005a6e:	6878      	ldr	r0, [r7, #4]
 8005a70:	f001 f96e 	bl	8006d50 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	4618      	mov	r0, r3
 8005a7a:	f008 f888 	bl	800db8e <USB_DevDisconnect>

  return HAL_OK;
 8005a7e:	2300      	movs	r3, #0
}
 8005a80:	4618      	mov	r0, r3
 8005a82:	3710      	adds	r7, #16
 8005a84:	46bd      	mov	sp, r7
 8005a86:	bd80      	pop	{r7, pc}

08005a88 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8005a88:	b580      	push	{r7, lr}
 8005a8a:	b084      	sub	sp, #16
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005a9c:	2b01      	cmp	r3, #1
 8005a9e:	d101      	bne.n	8005aa4 <HAL_PCD_Start+0x1c>
 8005aa0:	2302      	movs	r3, #2
 8005aa2:	e022      	b.n	8005aea <HAL_PCD_Start+0x62>
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2201      	movs	r2, #1
 8005aa8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	68db      	ldr	r3, [r3, #12]
 8005ab0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d009      	beq.n	8005acc <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8005abc:	2b01      	cmp	r3, #1
 8005abe:	d105      	bne.n	8005acc <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ac4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	4618      	mov	r0, r3
 8005ad2:	f006 ff8f 	bl	800c9f4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	4618      	mov	r0, r3
 8005adc:	f008 f836 	bl	800db4c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005ae8:	2300      	movs	r3, #0
}
 8005aea:	4618      	mov	r0, r3
 8005aec:	3710      	adds	r7, #16
 8005aee:	46bd      	mov	sp, r7
 8005af0:	bd80      	pop	{r7, pc}

08005af2 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8005af2:	b590      	push	{r4, r7, lr}
 8005af4:	b08d      	sub	sp, #52	@ 0x34
 8005af6:	af00      	add	r7, sp, #0
 8005af8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b00:	6a3b      	ldr	r3, [r7, #32]
 8005b02:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	4618      	mov	r0, r3
 8005b0a:	f008 f8f4 	bl	800dcf6 <USB_GetMode>
 8005b0e:	4603      	mov	r3, r0
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	f040 84b9 	bne.w	8006488 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	4618      	mov	r0, r3
 8005b1c:	f008 f858 	bl	800dbd0 <USB_ReadInterrupts>
 8005b20:	4603      	mov	r3, r0
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	f000 84af 	beq.w	8006486 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8005b28:	69fb      	ldr	r3, [r7, #28]
 8005b2a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005b2e:	689b      	ldr	r3, [r3, #8]
 8005b30:	0a1b      	lsrs	r3, r3, #8
 8005b32:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	4618      	mov	r0, r3
 8005b42:	f008 f845 	bl	800dbd0 <USB_ReadInterrupts>
 8005b46:	4603      	mov	r3, r0
 8005b48:	f003 0302 	and.w	r3, r3, #2
 8005b4c:	2b02      	cmp	r3, #2
 8005b4e:	d107      	bne.n	8005b60 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	695a      	ldr	r2, [r3, #20]
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	f002 0202 	and.w	r2, r2, #2
 8005b5e:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	4618      	mov	r0, r3
 8005b66:	f008 f833 	bl	800dbd0 <USB_ReadInterrupts>
 8005b6a:	4603      	mov	r3, r0
 8005b6c:	f003 0310 	and.w	r3, r3, #16
 8005b70:	2b10      	cmp	r3, #16
 8005b72:	d161      	bne.n	8005c38 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	699a      	ldr	r2, [r3, #24]
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f022 0210 	bic.w	r2, r2, #16
 8005b82:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8005b84:	6a3b      	ldr	r3, [r7, #32]
 8005b86:	6a1b      	ldr	r3, [r3, #32]
 8005b88:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8005b8a:	69bb      	ldr	r3, [r7, #24]
 8005b8c:	f003 020f 	and.w	r2, r3, #15
 8005b90:	4613      	mov	r3, r2
 8005b92:	00db      	lsls	r3, r3, #3
 8005b94:	4413      	add	r3, r2
 8005b96:	009b      	lsls	r3, r3, #2
 8005b98:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005b9c:	687a      	ldr	r2, [r7, #4]
 8005b9e:	4413      	add	r3, r2
 8005ba0:	3304      	adds	r3, #4
 8005ba2:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8005ba4:	69bb      	ldr	r3, [r7, #24]
 8005ba6:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8005baa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005bae:	d124      	bne.n	8005bfa <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8005bb0:	69ba      	ldr	r2, [r7, #24]
 8005bb2:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8005bb6:	4013      	ands	r3, r2
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d035      	beq.n	8005c28 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005bbc:	697b      	ldr	r3, [r7, #20]
 8005bbe:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8005bc0:	69bb      	ldr	r3, [r7, #24]
 8005bc2:	091b      	lsrs	r3, r3, #4
 8005bc4:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005bc6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005bca:	b29b      	uxth	r3, r3
 8005bcc:	461a      	mov	r2, r3
 8005bce:	6a38      	ldr	r0, [r7, #32]
 8005bd0:	f007 fe6a 	bl	800d8a8 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005bd4:	697b      	ldr	r3, [r7, #20]
 8005bd6:	68da      	ldr	r2, [r3, #12]
 8005bd8:	69bb      	ldr	r3, [r7, #24]
 8005bda:	091b      	lsrs	r3, r3, #4
 8005bdc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005be0:	441a      	add	r2, r3
 8005be2:	697b      	ldr	r3, [r7, #20]
 8005be4:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005be6:	697b      	ldr	r3, [r7, #20]
 8005be8:	695a      	ldr	r2, [r3, #20]
 8005bea:	69bb      	ldr	r3, [r7, #24]
 8005bec:	091b      	lsrs	r3, r3, #4
 8005bee:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005bf2:	441a      	add	r2, r3
 8005bf4:	697b      	ldr	r3, [r7, #20]
 8005bf6:	615a      	str	r2, [r3, #20]
 8005bf8:	e016      	b.n	8005c28 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8005bfa:	69bb      	ldr	r3, [r7, #24]
 8005bfc:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8005c00:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005c04:	d110      	bne.n	8005c28 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005c0c:	2208      	movs	r2, #8
 8005c0e:	4619      	mov	r1, r3
 8005c10:	6a38      	ldr	r0, [r7, #32]
 8005c12:	f007 fe49 	bl	800d8a8 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005c16:	697b      	ldr	r3, [r7, #20]
 8005c18:	695a      	ldr	r2, [r3, #20]
 8005c1a:	69bb      	ldr	r3, [r7, #24]
 8005c1c:	091b      	lsrs	r3, r3, #4
 8005c1e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005c22:	441a      	add	r2, r3
 8005c24:	697b      	ldr	r3, [r7, #20]
 8005c26:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	699a      	ldr	r2, [r3, #24]
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f042 0210 	orr.w	r2, r2, #16
 8005c36:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	4618      	mov	r0, r3
 8005c3e:	f007 ffc7 	bl	800dbd0 <USB_ReadInterrupts>
 8005c42:	4603      	mov	r3, r0
 8005c44:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005c48:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005c4c:	f040 80a7 	bne.w	8005d9e <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8005c50:	2300      	movs	r3, #0
 8005c52:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	4618      	mov	r0, r3
 8005c5a:	f007 ffcc 	bl	800dbf6 <USB_ReadDevAllOutEpInterrupt>
 8005c5e:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8005c60:	e099      	b.n	8005d96 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8005c62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c64:	f003 0301 	and.w	r3, r3, #1
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	f000 808e 	beq.w	8005d8a <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c74:	b2d2      	uxtb	r2, r2
 8005c76:	4611      	mov	r1, r2
 8005c78:	4618      	mov	r0, r3
 8005c7a:	f007 fff0 	bl	800dc5e <USB_ReadDevOutEPInterrupt>
 8005c7e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8005c80:	693b      	ldr	r3, [r7, #16]
 8005c82:	f003 0301 	and.w	r3, r3, #1
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d00c      	beq.n	8005ca4 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8005c8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c8c:	015a      	lsls	r2, r3, #5
 8005c8e:	69fb      	ldr	r3, [r7, #28]
 8005c90:	4413      	add	r3, r2
 8005c92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c96:	461a      	mov	r2, r3
 8005c98:	2301      	movs	r3, #1
 8005c9a:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8005c9c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005c9e:	6878      	ldr	r0, [r7, #4]
 8005ca0:	f000 fed0 	bl	8006a44 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8005ca4:	693b      	ldr	r3, [r7, #16]
 8005ca6:	f003 0308 	and.w	r3, r3, #8
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d00c      	beq.n	8005cc8 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8005cae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cb0:	015a      	lsls	r2, r3, #5
 8005cb2:	69fb      	ldr	r3, [r7, #28]
 8005cb4:	4413      	add	r3, r2
 8005cb6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005cba:	461a      	mov	r2, r3
 8005cbc:	2308      	movs	r3, #8
 8005cbe:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8005cc0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005cc2:	6878      	ldr	r0, [r7, #4]
 8005cc4:	f000 ffa6 	bl	8006c14 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8005cc8:	693b      	ldr	r3, [r7, #16]
 8005cca:	f003 0310 	and.w	r3, r3, #16
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d008      	beq.n	8005ce4 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8005cd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cd4:	015a      	lsls	r2, r3, #5
 8005cd6:	69fb      	ldr	r3, [r7, #28]
 8005cd8:	4413      	add	r3, r2
 8005cda:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005cde:	461a      	mov	r2, r3
 8005ce0:	2310      	movs	r3, #16
 8005ce2:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8005ce4:	693b      	ldr	r3, [r7, #16]
 8005ce6:	f003 0302 	and.w	r3, r3, #2
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d030      	beq.n	8005d50 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8005cee:	6a3b      	ldr	r3, [r7, #32]
 8005cf0:	695b      	ldr	r3, [r3, #20]
 8005cf2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005cf6:	2b80      	cmp	r3, #128	@ 0x80
 8005cf8:	d109      	bne.n	8005d0e <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8005cfa:	69fb      	ldr	r3, [r7, #28]
 8005cfc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005d00:	685b      	ldr	r3, [r3, #4]
 8005d02:	69fa      	ldr	r2, [r7, #28]
 8005d04:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005d08:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005d0c:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8005d0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d10:	4613      	mov	r3, r2
 8005d12:	00db      	lsls	r3, r3, #3
 8005d14:	4413      	add	r3, r2
 8005d16:	009b      	lsls	r3, r3, #2
 8005d18:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005d1c:	687a      	ldr	r2, [r7, #4]
 8005d1e:	4413      	add	r3, r2
 8005d20:	3304      	adds	r3, #4
 8005d22:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005d24:	697b      	ldr	r3, [r7, #20]
 8005d26:	78db      	ldrb	r3, [r3, #3]
 8005d28:	2b01      	cmp	r3, #1
 8005d2a:	d108      	bne.n	8005d3e <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8005d2c:	697b      	ldr	r3, [r7, #20]
 8005d2e:	2200      	movs	r2, #0
 8005d30:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8005d32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d34:	b2db      	uxtb	r3, r3
 8005d36:	4619      	mov	r1, r3
 8005d38:	6878      	ldr	r0, [r7, #4]
 8005d3a:	f00a fc8c 	bl	8010656 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8005d3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d40:	015a      	lsls	r2, r3, #5
 8005d42:	69fb      	ldr	r3, [r7, #28]
 8005d44:	4413      	add	r3, r2
 8005d46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d4a:	461a      	mov	r2, r3
 8005d4c:	2302      	movs	r3, #2
 8005d4e:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005d50:	693b      	ldr	r3, [r7, #16]
 8005d52:	f003 0320 	and.w	r3, r3, #32
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d008      	beq.n	8005d6c <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005d5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d5c:	015a      	lsls	r2, r3, #5
 8005d5e:	69fb      	ldr	r3, [r7, #28]
 8005d60:	4413      	add	r3, r2
 8005d62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d66:	461a      	mov	r2, r3
 8005d68:	2320      	movs	r3, #32
 8005d6a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8005d6c:	693b      	ldr	r3, [r7, #16]
 8005d6e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d009      	beq.n	8005d8a <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8005d76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d78:	015a      	lsls	r2, r3, #5
 8005d7a:	69fb      	ldr	r3, [r7, #28]
 8005d7c:	4413      	add	r3, r2
 8005d7e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d82:	461a      	mov	r2, r3
 8005d84:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005d88:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8005d8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d8c:	3301      	adds	r3, #1
 8005d8e:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8005d90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d92:	085b      	lsrs	r3, r3, #1
 8005d94:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8005d96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	f47f af62 	bne.w	8005c62 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	4618      	mov	r0, r3
 8005da4:	f007 ff14 	bl	800dbd0 <USB_ReadInterrupts>
 8005da8:	4603      	mov	r3, r0
 8005daa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005dae:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005db2:	f040 80db 	bne.w	8005f6c <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	4618      	mov	r0, r3
 8005dbc:	f007 ff35 	bl	800dc2a <USB_ReadDevAllInEpInterrupt>
 8005dc0:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8005dc2:	2300      	movs	r3, #0
 8005dc4:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8005dc6:	e0cd      	b.n	8005f64 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8005dc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dca:	f003 0301 	and.w	r3, r3, #1
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	f000 80c2 	beq.w	8005f58 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005dda:	b2d2      	uxtb	r2, r2
 8005ddc:	4611      	mov	r1, r2
 8005dde:	4618      	mov	r0, r3
 8005de0:	f007 ff5b 	bl	800dc9a <USB_ReadDevInEPInterrupt>
 8005de4:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8005de6:	693b      	ldr	r3, [r7, #16]
 8005de8:	f003 0301 	and.w	r3, r3, #1
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d057      	beq.n	8005ea0 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005df0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005df2:	f003 030f 	and.w	r3, r3, #15
 8005df6:	2201      	movs	r2, #1
 8005df8:	fa02 f303 	lsl.w	r3, r2, r3
 8005dfc:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005dfe:	69fb      	ldr	r3, [r7, #28]
 8005e00:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005e04:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	43db      	mvns	r3, r3
 8005e0a:	69f9      	ldr	r1, [r7, #28]
 8005e0c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005e10:	4013      	ands	r3, r2
 8005e12:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8005e14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e16:	015a      	lsls	r2, r3, #5
 8005e18:	69fb      	ldr	r3, [r7, #28]
 8005e1a:	4413      	add	r3, r2
 8005e1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e20:	461a      	mov	r2, r3
 8005e22:	2301      	movs	r3, #1
 8005e24:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	799b      	ldrb	r3, [r3, #6]
 8005e2a:	2b01      	cmp	r3, #1
 8005e2c:	d132      	bne.n	8005e94 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8005e2e:	6879      	ldr	r1, [r7, #4]
 8005e30:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e32:	4613      	mov	r3, r2
 8005e34:	00db      	lsls	r3, r3, #3
 8005e36:	4413      	add	r3, r2
 8005e38:	009b      	lsls	r3, r3, #2
 8005e3a:	440b      	add	r3, r1
 8005e3c:	3320      	adds	r3, #32
 8005e3e:	6819      	ldr	r1, [r3, #0]
 8005e40:	6878      	ldr	r0, [r7, #4]
 8005e42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e44:	4613      	mov	r3, r2
 8005e46:	00db      	lsls	r3, r3, #3
 8005e48:	4413      	add	r3, r2
 8005e4a:	009b      	lsls	r3, r3, #2
 8005e4c:	4403      	add	r3, r0
 8005e4e:	331c      	adds	r3, #28
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	4419      	add	r1, r3
 8005e54:	6878      	ldr	r0, [r7, #4]
 8005e56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e58:	4613      	mov	r3, r2
 8005e5a:	00db      	lsls	r3, r3, #3
 8005e5c:	4413      	add	r3, r2
 8005e5e:	009b      	lsls	r3, r3, #2
 8005e60:	4403      	add	r3, r0
 8005e62:	3320      	adds	r3, #32
 8005e64:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8005e66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d113      	bne.n	8005e94 <HAL_PCD_IRQHandler+0x3a2>
 8005e6c:	6879      	ldr	r1, [r7, #4]
 8005e6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e70:	4613      	mov	r3, r2
 8005e72:	00db      	lsls	r3, r3, #3
 8005e74:	4413      	add	r3, r2
 8005e76:	009b      	lsls	r3, r3, #2
 8005e78:	440b      	add	r3, r1
 8005e7a:	3324      	adds	r3, #36	@ 0x24
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d108      	bne.n	8005e94 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	6818      	ldr	r0, [r3, #0]
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005e8c:	461a      	mov	r2, r3
 8005e8e:	2101      	movs	r1, #1
 8005e90:	f007 ff64 	bl	800dd5c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8005e94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e96:	b2db      	uxtb	r3, r3
 8005e98:	4619      	mov	r1, r3
 8005e9a:	6878      	ldr	r0, [r7, #4]
 8005e9c:	f00a fb63 	bl	8010566 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8005ea0:	693b      	ldr	r3, [r7, #16]
 8005ea2:	f003 0308 	and.w	r3, r3, #8
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d008      	beq.n	8005ebc <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8005eaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eac:	015a      	lsls	r2, r3, #5
 8005eae:	69fb      	ldr	r3, [r7, #28]
 8005eb0:	4413      	add	r3, r2
 8005eb2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005eb6:	461a      	mov	r2, r3
 8005eb8:	2308      	movs	r3, #8
 8005eba:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8005ebc:	693b      	ldr	r3, [r7, #16]
 8005ebe:	f003 0310 	and.w	r3, r3, #16
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d008      	beq.n	8005ed8 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8005ec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ec8:	015a      	lsls	r2, r3, #5
 8005eca:	69fb      	ldr	r3, [r7, #28]
 8005ecc:	4413      	add	r3, r2
 8005ece:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ed2:	461a      	mov	r2, r3
 8005ed4:	2310      	movs	r3, #16
 8005ed6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8005ed8:	693b      	ldr	r3, [r7, #16]
 8005eda:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d008      	beq.n	8005ef4 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8005ee2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ee4:	015a      	lsls	r2, r3, #5
 8005ee6:	69fb      	ldr	r3, [r7, #28]
 8005ee8:	4413      	add	r3, r2
 8005eea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005eee:	461a      	mov	r2, r3
 8005ef0:	2340      	movs	r3, #64	@ 0x40
 8005ef2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8005ef4:	693b      	ldr	r3, [r7, #16]
 8005ef6:	f003 0302 	and.w	r3, r3, #2
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d023      	beq.n	8005f46 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8005efe:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005f00:	6a38      	ldr	r0, [r7, #32]
 8005f02:	f006 ff43 	bl	800cd8c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8005f06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f08:	4613      	mov	r3, r2
 8005f0a:	00db      	lsls	r3, r3, #3
 8005f0c:	4413      	add	r3, r2
 8005f0e:	009b      	lsls	r3, r3, #2
 8005f10:	3310      	adds	r3, #16
 8005f12:	687a      	ldr	r2, [r7, #4]
 8005f14:	4413      	add	r3, r2
 8005f16:	3304      	adds	r3, #4
 8005f18:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005f1a:	697b      	ldr	r3, [r7, #20]
 8005f1c:	78db      	ldrb	r3, [r3, #3]
 8005f1e:	2b01      	cmp	r3, #1
 8005f20:	d108      	bne.n	8005f34 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8005f22:	697b      	ldr	r3, [r7, #20]
 8005f24:	2200      	movs	r2, #0
 8005f26:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8005f28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f2a:	b2db      	uxtb	r3, r3
 8005f2c:	4619      	mov	r1, r3
 8005f2e:	6878      	ldr	r0, [r7, #4]
 8005f30:	f00a fba3 	bl	801067a <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8005f34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f36:	015a      	lsls	r2, r3, #5
 8005f38:	69fb      	ldr	r3, [r7, #28]
 8005f3a:	4413      	add	r3, r2
 8005f3c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f40:	461a      	mov	r2, r3
 8005f42:	2302      	movs	r3, #2
 8005f44:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8005f46:	693b      	ldr	r3, [r7, #16]
 8005f48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d003      	beq.n	8005f58 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8005f50:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005f52:	6878      	ldr	r0, [r7, #4]
 8005f54:	f000 fcea 	bl	800692c <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8005f58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f5a:	3301      	adds	r3, #1
 8005f5c:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8005f5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f60:	085b      	lsrs	r3, r3, #1
 8005f62:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8005f64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	f47f af2e 	bne.w	8005dc8 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	4618      	mov	r0, r3
 8005f72:	f007 fe2d 	bl	800dbd0 <USB_ReadInterrupts>
 8005f76:	4603      	mov	r3, r0
 8005f78:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005f7c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005f80:	d122      	bne.n	8005fc8 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005f82:	69fb      	ldr	r3, [r7, #28]
 8005f84:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005f88:	685b      	ldr	r3, [r3, #4]
 8005f8a:	69fa      	ldr	r2, [r7, #28]
 8005f8c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005f90:	f023 0301 	bic.w	r3, r3, #1
 8005f94:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8005f9c:	2b01      	cmp	r3, #1
 8005f9e:	d108      	bne.n	8005fb2 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	2200      	movs	r2, #0
 8005fa4:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005fa8:	2100      	movs	r1, #0
 8005faa:	6878      	ldr	r0, [r7, #4]
 8005fac:	f000 fef4 	bl	8006d98 <HAL_PCDEx_LPM_Callback>
 8005fb0:	e002      	b.n	8005fb8 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8005fb2:	6878      	ldr	r0, [r7, #4]
 8005fb4:	f00a fb41 	bl	801063a <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	695a      	ldr	r2, [r3, #20]
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8005fc6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	4618      	mov	r0, r3
 8005fce:	f007 fdff 	bl	800dbd0 <USB_ReadInterrupts>
 8005fd2:	4603      	mov	r3, r0
 8005fd4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005fd8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005fdc:	d112      	bne.n	8006004 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8005fde:	69fb      	ldr	r3, [r7, #28]
 8005fe0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005fe4:	689b      	ldr	r3, [r3, #8]
 8005fe6:	f003 0301 	and.w	r3, r3, #1
 8005fea:	2b01      	cmp	r3, #1
 8005fec:	d102      	bne.n	8005ff4 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8005fee:	6878      	ldr	r0, [r7, #4]
 8005ff0:	f00a fb09 	bl	8010606 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	695a      	ldr	r2, [r3, #20]
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8006002:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	4618      	mov	r0, r3
 800600a:	f007 fde1 	bl	800dbd0 <USB_ReadInterrupts>
 800600e:	4603      	mov	r3, r0
 8006010:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006014:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006018:	d121      	bne.n	800605e <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	695a      	ldr	r2, [r3, #20]
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 8006028:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8006030:	2b00      	cmp	r3, #0
 8006032:	d111      	bne.n	8006058 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	2201      	movs	r2, #1
 8006038:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006042:	089b      	lsrs	r3, r3, #2
 8006044:	f003 020f 	and.w	r2, r3, #15
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800604e:	2101      	movs	r1, #1
 8006050:	6878      	ldr	r0, [r7, #4]
 8006052:	f000 fea1 	bl	8006d98 <HAL_PCDEx_LPM_Callback>
 8006056:	e002      	b.n	800605e <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8006058:	6878      	ldr	r0, [r7, #4]
 800605a:	f00a fad4 	bl	8010606 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	4618      	mov	r0, r3
 8006064:	f007 fdb4 	bl	800dbd0 <USB_ReadInterrupts>
 8006068:	4603      	mov	r3, r0
 800606a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800606e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006072:	f040 80b7 	bne.w	80061e4 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8006076:	69fb      	ldr	r3, [r7, #28]
 8006078:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800607c:	685b      	ldr	r3, [r3, #4]
 800607e:	69fa      	ldr	r2, [r7, #28]
 8006080:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006084:	f023 0301 	bic.w	r3, r3, #1
 8006088:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	2110      	movs	r1, #16
 8006090:	4618      	mov	r0, r3
 8006092:	f006 fe7b 	bl	800cd8c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006096:	2300      	movs	r3, #0
 8006098:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800609a:	e046      	b.n	800612a <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800609c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800609e:	015a      	lsls	r2, r3, #5
 80060a0:	69fb      	ldr	r3, [r7, #28]
 80060a2:	4413      	add	r3, r2
 80060a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060a8:	461a      	mov	r2, r3
 80060aa:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80060ae:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80060b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060b2:	015a      	lsls	r2, r3, #5
 80060b4:	69fb      	ldr	r3, [r7, #28]
 80060b6:	4413      	add	r3, r2
 80060b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80060c0:	0151      	lsls	r1, r2, #5
 80060c2:	69fa      	ldr	r2, [r7, #28]
 80060c4:	440a      	add	r2, r1
 80060c6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80060ca:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80060ce:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80060d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060d2:	015a      	lsls	r2, r3, #5
 80060d4:	69fb      	ldr	r3, [r7, #28]
 80060d6:	4413      	add	r3, r2
 80060d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80060dc:	461a      	mov	r2, r3
 80060de:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80060e2:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80060e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060e6:	015a      	lsls	r2, r3, #5
 80060e8:	69fb      	ldr	r3, [r7, #28]
 80060ea:	4413      	add	r3, r2
 80060ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80060f4:	0151      	lsls	r1, r2, #5
 80060f6:	69fa      	ldr	r2, [r7, #28]
 80060f8:	440a      	add	r2, r1
 80060fa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80060fe:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006102:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006104:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006106:	015a      	lsls	r2, r3, #5
 8006108:	69fb      	ldr	r3, [r7, #28]
 800610a:	4413      	add	r3, r2
 800610c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006114:	0151      	lsls	r1, r2, #5
 8006116:	69fa      	ldr	r2, [r7, #28]
 8006118:	440a      	add	r2, r1
 800611a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800611e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006122:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006124:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006126:	3301      	adds	r3, #1
 8006128:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	791b      	ldrb	r3, [r3, #4]
 800612e:	461a      	mov	r2, r3
 8006130:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006132:	4293      	cmp	r3, r2
 8006134:	d3b2      	bcc.n	800609c <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8006136:	69fb      	ldr	r3, [r7, #28]
 8006138:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800613c:	69db      	ldr	r3, [r3, #28]
 800613e:	69fa      	ldr	r2, [r7, #28]
 8006140:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006144:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8006148:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	7bdb      	ldrb	r3, [r3, #15]
 800614e:	2b00      	cmp	r3, #0
 8006150:	d016      	beq.n	8006180 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8006152:	69fb      	ldr	r3, [r7, #28]
 8006154:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006158:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800615c:	69fa      	ldr	r2, [r7, #28]
 800615e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006162:	f043 030b 	orr.w	r3, r3, #11
 8006166:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800616a:	69fb      	ldr	r3, [r7, #28]
 800616c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006170:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006172:	69fa      	ldr	r2, [r7, #28]
 8006174:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006178:	f043 030b 	orr.w	r3, r3, #11
 800617c:	6453      	str	r3, [r2, #68]	@ 0x44
 800617e:	e015      	b.n	80061ac <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8006180:	69fb      	ldr	r3, [r7, #28]
 8006182:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006186:	695a      	ldr	r2, [r3, #20]
 8006188:	69fb      	ldr	r3, [r7, #28]
 800618a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800618e:	4619      	mov	r1, r3
 8006190:	f242 032b 	movw	r3, #8235	@ 0x202b
 8006194:	4313      	orrs	r3, r2
 8006196:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8006198:	69fb      	ldr	r3, [r7, #28]
 800619a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800619e:	691b      	ldr	r3, [r3, #16]
 80061a0:	69fa      	ldr	r2, [r7, #28]
 80061a2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80061a6:	f043 030b 	orr.w	r3, r3, #11
 80061aa:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80061ac:	69fb      	ldr	r3, [r7, #28]
 80061ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	69fa      	ldr	r2, [r7, #28]
 80061b6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80061ba:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80061be:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	6818      	ldr	r0, [r3, #0]
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80061ce:	461a      	mov	r2, r3
 80061d0:	f007 fdc4 	bl	800dd5c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	695a      	ldr	r2, [r3, #20]
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80061e2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	4618      	mov	r0, r3
 80061ea:	f007 fcf1 	bl	800dbd0 <USB_ReadInterrupts>
 80061ee:	4603      	mov	r3, r0
 80061f0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80061f4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80061f8:	d123      	bne.n	8006242 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	4618      	mov	r0, r3
 8006200:	f007 fd88 	bl	800dd14 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	4618      	mov	r0, r3
 800620a:	f006 fe38 	bl	800ce7e <USB_GetDevSpeed>
 800620e:	4603      	mov	r3, r0
 8006210:	461a      	mov	r2, r3
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681c      	ldr	r4, [r3, #0]
 800621a:	f001 fd61 	bl	8007ce0 <HAL_RCC_GetHCLKFreq>
 800621e:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8006224:	461a      	mov	r2, r3
 8006226:	4620      	mov	r0, r4
 8006228:	f006 fb42 	bl	800c8b0 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800622c:	6878      	ldr	r0, [r7, #4]
 800622e:	f00a f9c2 	bl	80105b6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	695a      	ldr	r2, [r3, #20]
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8006240:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	4618      	mov	r0, r3
 8006248:	f007 fcc2 	bl	800dbd0 <USB_ReadInterrupts>
 800624c:	4603      	mov	r3, r0
 800624e:	f003 0308 	and.w	r3, r3, #8
 8006252:	2b08      	cmp	r3, #8
 8006254:	d10a      	bne.n	800626c <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8006256:	6878      	ldr	r0, [r7, #4]
 8006258:	f00a f99f 	bl	801059a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	695a      	ldr	r2, [r3, #20]
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	f002 0208 	and.w	r2, r2, #8
 800626a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	4618      	mov	r0, r3
 8006272:	f007 fcad 	bl	800dbd0 <USB_ReadInterrupts>
 8006276:	4603      	mov	r3, r0
 8006278:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800627c:	2b80      	cmp	r3, #128	@ 0x80
 800627e:	d123      	bne.n	80062c8 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8006280:	6a3b      	ldr	r3, [r7, #32]
 8006282:	699b      	ldr	r3, [r3, #24]
 8006284:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006288:	6a3b      	ldr	r3, [r7, #32]
 800628a:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800628c:	2301      	movs	r3, #1
 800628e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006290:	e014      	b.n	80062bc <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8006292:	6879      	ldr	r1, [r7, #4]
 8006294:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006296:	4613      	mov	r3, r2
 8006298:	00db      	lsls	r3, r3, #3
 800629a:	4413      	add	r3, r2
 800629c:	009b      	lsls	r3, r3, #2
 800629e:	440b      	add	r3, r1
 80062a0:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80062a4:	781b      	ldrb	r3, [r3, #0]
 80062a6:	2b01      	cmp	r3, #1
 80062a8:	d105      	bne.n	80062b6 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80062aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062ac:	b2db      	uxtb	r3, r3
 80062ae:	4619      	mov	r1, r3
 80062b0:	6878      	ldr	r0, [r7, #4]
 80062b2:	f000 fb0a 	bl	80068ca <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80062b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062b8:	3301      	adds	r3, #1
 80062ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	791b      	ldrb	r3, [r3, #4]
 80062c0:	461a      	mov	r2, r3
 80062c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062c4:	4293      	cmp	r3, r2
 80062c6:	d3e4      	bcc.n	8006292 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	4618      	mov	r0, r3
 80062ce:	f007 fc7f 	bl	800dbd0 <USB_ReadInterrupts>
 80062d2:	4603      	mov	r3, r0
 80062d4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80062d8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80062dc:	d13c      	bne.n	8006358 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80062de:	2301      	movs	r3, #1
 80062e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80062e2:	e02b      	b.n	800633c <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80062e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062e6:	015a      	lsls	r2, r3, #5
 80062e8:	69fb      	ldr	r3, [r7, #28]
 80062ea:	4413      	add	r3, r2
 80062ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80062f4:	6879      	ldr	r1, [r7, #4]
 80062f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062f8:	4613      	mov	r3, r2
 80062fa:	00db      	lsls	r3, r3, #3
 80062fc:	4413      	add	r3, r2
 80062fe:	009b      	lsls	r3, r3, #2
 8006300:	440b      	add	r3, r1
 8006302:	3318      	adds	r3, #24
 8006304:	781b      	ldrb	r3, [r3, #0]
 8006306:	2b01      	cmp	r3, #1
 8006308:	d115      	bne.n	8006336 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800630a:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800630c:	2b00      	cmp	r3, #0
 800630e:	da12      	bge.n	8006336 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8006310:	6879      	ldr	r1, [r7, #4]
 8006312:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006314:	4613      	mov	r3, r2
 8006316:	00db      	lsls	r3, r3, #3
 8006318:	4413      	add	r3, r2
 800631a:	009b      	lsls	r3, r3, #2
 800631c:	440b      	add	r3, r1
 800631e:	3317      	adds	r3, #23
 8006320:	2201      	movs	r2, #1
 8006322:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8006324:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006326:	b2db      	uxtb	r3, r3
 8006328:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800632c:	b2db      	uxtb	r3, r3
 800632e:	4619      	mov	r1, r3
 8006330:	6878      	ldr	r0, [r7, #4]
 8006332:	f000 faca 	bl	80068ca <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006336:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006338:	3301      	adds	r3, #1
 800633a:	627b      	str	r3, [r7, #36]	@ 0x24
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	791b      	ldrb	r3, [r3, #4]
 8006340:	461a      	mov	r2, r3
 8006342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006344:	4293      	cmp	r3, r2
 8006346:	d3cd      	bcc.n	80062e4 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	695a      	ldr	r2, [r3, #20]
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8006356:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	4618      	mov	r0, r3
 800635e:	f007 fc37 	bl	800dbd0 <USB_ReadInterrupts>
 8006362:	4603      	mov	r3, r0
 8006364:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006368:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800636c:	d156      	bne.n	800641c <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800636e:	2301      	movs	r3, #1
 8006370:	627b      	str	r3, [r7, #36]	@ 0x24
 8006372:	e045      	b.n	8006400 <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8006374:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006376:	015a      	lsls	r2, r3, #5
 8006378:	69fb      	ldr	r3, [r7, #28]
 800637a:	4413      	add	r3, r2
 800637c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8006384:	6879      	ldr	r1, [r7, #4]
 8006386:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006388:	4613      	mov	r3, r2
 800638a:	00db      	lsls	r3, r3, #3
 800638c:	4413      	add	r3, r2
 800638e:	009b      	lsls	r3, r3, #2
 8006390:	440b      	add	r3, r1
 8006392:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8006396:	781b      	ldrb	r3, [r3, #0]
 8006398:	2b01      	cmp	r3, #1
 800639a:	d12e      	bne.n	80063fa <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800639c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800639e:	2b00      	cmp	r3, #0
 80063a0:	da2b      	bge.n	80063fa <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 80063a2:	69bb      	ldr	r3, [r7, #24]
 80063a4:	0c1a      	lsrs	r2, r3, #16
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 80063ac:	4053      	eors	r3, r2
 80063ae:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d121      	bne.n	80063fa <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80063b6:	6879      	ldr	r1, [r7, #4]
 80063b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80063ba:	4613      	mov	r3, r2
 80063bc:	00db      	lsls	r3, r3, #3
 80063be:	4413      	add	r3, r2
 80063c0:	009b      	lsls	r3, r3, #2
 80063c2:	440b      	add	r3, r1
 80063c4:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80063c8:	2201      	movs	r2, #1
 80063ca:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80063cc:	6a3b      	ldr	r3, [r7, #32]
 80063ce:	699b      	ldr	r3, [r3, #24]
 80063d0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80063d4:	6a3b      	ldr	r3, [r7, #32]
 80063d6:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80063d8:	6a3b      	ldr	r3, [r7, #32]
 80063da:	695b      	ldr	r3, [r3, #20]
 80063dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d10a      	bne.n	80063fa <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80063e4:	69fb      	ldr	r3, [r7, #28]
 80063e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80063ea:	685b      	ldr	r3, [r3, #4]
 80063ec:	69fa      	ldr	r2, [r7, #28]
 80063ee:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80063f2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80063f6:	6053      	str	r3, [r2, #4]
            break;
 80063f8:	e008      	b.n	800640c <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80063fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063fc:	3301      	adds	r3, #1
 80063fe:	627b      	str	r3, [r7, #36]	@ 0x24
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	791b      	ldrb	r3, [r3, #4]
 8006404:	461a      	mov	r2, r3
 8006406:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006408:	4293      	cmp	r3, r2
 800640a:	d3b3      	bcc.n	8006374 <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	695a      	ldr	r2, [r3, #20]
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 800641a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	4618      	mov	r0, r3
 8006422:	f007 fbd5 	bl	800dbd0 <USB_ReadInterrupts>
 8006426:	4603      	mov	r3, r0
 8006428:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800642c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006430:	d10a      	bne.n	8006448 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8006432:	6878      	ldr	r0, [r7, #4]
 8006434:	f00a f933 	bl	801069e <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	695a      	ldr	r2, [r3, #20]
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8006446:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	4618      	mov	r0, r3
 800644e:	f007 fbbf 	bl	800dbd0 <USB_ReadInterrupts>
 8006452:	4603      	mov	r3, r0
 8006454:	f003 0304 	and.w	r3, r3, #4
 8006458:	2b04      	cmp	r3, #4
 800645a:	d115      	bne.n	8006488 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	685b      	ldr	r3, [r3, #4]
 8006462:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8006464:	69bb      	ldr	r3, [r7, #24]
 8006466:	f003 0304 	and.w	r3, r3, #4
 800646a:	2b00      	cmp	r3, #0
 800646c:	d002      	beq.n	8006474 <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800646e:	6878      	ldr	r0, [r7, #4]
 8006470:	f00a f923 	bl	80106ba <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	6859      	ldr	r1, [r3, #4]
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	69ba      	ldr	r2, [r7, #24]
 8006480:	430a      	orrs	r2, r1
 8006482:	605a      	str	r2, [r3, #4]
 8006484:	e000      	b.n	8006488 <HAL_PCD_IRQHandler+0x996>
      return;
 8006486:	bf00      	nop
    }
  }
}
 8006488:	3734      	adds	r7, #52	@ 0x34
 800648a:	46bd      	mov	sp, r7
 800648c:	bd90      	pop	{r4, r7, pc}

0800648e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800648e:	b580      	push	{r7, lr}
 8006490:	b082      	sub	sp, #8
 8006492:	af00      	add	r7, sp, #0
 8006494:	6078      	str	r0, [r7, #4]
 8006496:	460b      	mov	r3, r1
 8006498:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80064a0:	2b01      	cmp	r3, #1
 80064a2:	d101      	bne.n	80064a8 <HAL_PCD_SetAddress+0x1a>
 80064a4:	2302      	movs	r3, #2
 80064a6:	e012      	b.n	80064ce <HAL_PCD_SetAddress+0x40>
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2201      	movs	r2, #1
 80064ac:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	78fa      	ldrb	r2, [r7, #3]
 80064b4:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	78fa      	ldrb	r2, [r7, #3]
 80064bc:	4611      	mov	r1, r2
 80064be:	4618      	mov	r0, r3
 80064c0:	f007 fb1e 	bl	800db00 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	2200      	movs	r2, #0
 80064c8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80064cc:	2300      	movs	r3, #0
}
 80064ce:	4618      	mov	r0, r3
 80064d0:	3708      	adds	r7, #8
 80064d2:	46bd      	mov	sp, r7
 80064d4:	bd80      	pop	{r7, pc}

080064d6 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80064d6:	b580      	push	{r7, lr}
 80064d8:	b084      	sub	sp, #16
 80064da:	af00      	add	r7, sp, #0
 80064dc:	6078      	str	r0, [r7, #4]
 80064de:	4608      	mov	r0, r1
 80064e0:	4611      	mov	r1, r2
 80064e2:	461a      	mov	r2, r3
 80064e4:	4603      	mov	r3, r0
 80064e6:	70fb      	strb	r3, [r7, #3]
 80064e8:	460b      	mov	r3, r1
 80064ea:	803b      	strh	r3, [r7, #0]
 80064ec:	4613      	mov	r3, r2
 80064ee:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80064f0:	2300      	movs	r3, #0
 80064f2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80064f4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	da0f      	bge.n	800651c <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80064fc:	78fb      	ldrb	r3, [r7, #3]
 80064fe:	f003 020f 	and.w	r2, r3, #15
 8006502:	4613      	mov	r3, r2
 8006504:	00db      	lsls	r3, r3, #3
 8006506:	4413      	add	r3, r2
 8006508:	009b      	lsls	r3, r3, #2
 800650a:	3310      	adds	r3, #16
 800650c:	687a      	ldr	r2, [r7, #4]
 800650e:	4413      	add	r3, r2
 8006510:	3304      	adds	r3, #4
 8006512:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	2201      	movs	r2, #1
 8006518:	705a      	strb	r2, [r3, #1]
 800651a:	e00f      	b.n	800653c <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800651c:	78fb      	ldrb	r3, [r7, #3]
 800651e:	f003 020f 	and.w	r2, r3, #15
 8006522:	4613      	mov	r3, r2
 8006524:	00db      	lsls	r3, r3, #3
 8006526:	4413      	add	r3, r2
 8006528:	009b      	lsls	r3, r3, #2
 800652a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800652e:	687a      	ldr	r2, [r7, #4]
 8006530:	4413      	add	r3, r2
 8006532:	3304      	adds	r3, #4
 8006534:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	2200      	movs	r2, #0
 800653a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800653c:	78fb      	ldrb	r3, [r7, #3]
 800653e:	f003 030f 	and.w	r3, r3, #15
 8006542:	b2da      	uxtb	r2, r3
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8006548:	883b      	ldrh	r3, [r7, #0]
 800654a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	78ba      	ldrb	r2, [r7, #2]
 8006556:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	785b      	ldrb	r3, [r3, #1]
 800655c:	2b00      	cmp	r3, #0
 800655e:	d004      	beq.n	800656a <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	781b      	ldrb	r3, [r3, #0]
 8006564:	461a      	mov	r2, r3
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800656a:	78bb      	ldrb	r3, [r7, #2]
 800656c:	2b02      	cmp	r3, #2
 800656e:	d102      	bne.n	8006576 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	2200      	movs	r2, #0
 8006574:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800657c:	2b01      	cmp	r3, #1
 800657e:	d101      	bne.n	8006584 <HAL_PCD_EP_Open+0xae>
 8006580:	2302      	movs	r3, #2
 8006582:	e00e      	b.n	80065a2 <HAL_PCD_EP_Open+0xcc>
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	2201      	movs	r2, #1
 8006588:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	68f9      	ldr	r1, [r7, #12]
 8006592:	4618      	mov	r0, r3
 8006594:	f006 fc98 	bl	800cec8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2200      	movs	r2, #0
 800659c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 80065a0:	7afb      	ldrb	r3, [r7, #11]
}
 80065a2:	4618      	mov	r0, r3
 80065a4:	3710      	adds	r7, #16
 80065a6:	46bd      	mov	sp, r7
 80065a8:	bd80      	pop	{r7, pc}

080065aa <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80065aa:	b580      	push	{r7, lr}
 80065ac:	b084      	sub	sp, #16
 80065ae:	af00      	add	r7, sp, #0
 80065b0:	6078      	str	r0, [r7, #4]
 80065b2:	460b      	mov	r3, r1
 80065b4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80065b6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	da0f      	bge.n	80065de <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80065be:	78fb      	ldrb	r3, [r7, #3]
 80065c0:	f003 020f 	and.w	r2, r3, #15
 80065c4:	4613      	mov	r3, r2
 80065c6:	00db      	lsls	r3, r3, #3
 80065c8:	4413      	add	r3, r2
 80065ca:	009b      	lsls	r3, r3, #2
 80065cc:	3310      	adds	r3, #16
 80065ce:	687a      	ldr	r2, [r7, #4]
 80065d0:	4413      	add	r3, r2
 80065d2:	3304      	adds	r3, #4
 80065d4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	2201      	movs	r2, #1
 80065da:	705a      	strb	r2, [r3, #1]
 80065dc:	e00f      	b.n	80065fe <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80065de:	78fb      	ldrb	r3, [r7, #3]
 80065e0:	f003 020f 	and.w	r2, r3, #15
 80065e4:	4613      	mov	r3, r2
 80065e6:	00db      	lsls	r3, r3, #3
 80065e8:	4413      	add	r3, r2
 80065ea:	009b      	lsls	r3, r3, #2
 80065ec:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80065f0:	687a      	ldr	r2, [r7, #4]
 80065f2:	4413      	add	r3, r2
 80065f4:	3304      	adds	r3, #4
 80065f6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	2200      	movs	r2, #0
 80065fc:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80065fe:	78fb      	ldrb	r3, [r7, #3]
 8006600:	f003 030f 	and.w	r3, r3, #15
 8006604:	b2da      	uxtb	r2, r3
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006610:	2b01      	cmp	r3, #1
 8006612:	d101      	bne.n	8006618 <HAL_PCD_EP_Close+0x6e>
 8006614:	2302      	movs	r3, #2
 8006616:	e00e      	b.n	8006636 <HAL_PCD_EP_Close+0x8c>
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	2201      	movs	r2, #1
 800661c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	68f9      	ldr	r1, [r7, #12]
 8006626:	4618      	mov	r0, r3
 8006628:	f006 fcd6 	bl	800cfd8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	2200      	movs	r2, #0
 8006630:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8006634:	2300      	movs	r3, #0
}
 8006636:	4618      	mov	r0, r3
 8006638:	3710      	adds	r7, #16
 800663a:	46bd      	mov	sp, r7
 800663c:	bd80      	pop	{r7, pc}

0800663e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800663e:	b580      	push	{r7, lr}
 8006640:	b086      	sub	sp, #24
 8006642:	af00      	add	r7, sp, #0
 8006644:	60f8      	str	r0, [r7, #12]
 8006646:	607a      	str	r2, [r7, #4]
 8006648:	603b      	str	r3, [r7, #0]
 800664a:	460b      	mov	r3, r1
 800664c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800664e:	7afb      	ldrb	r3, [r7, #11]
 8006650:	f003 020f 	and.w	r2, r3, #15
 8006654:	4613      	mov	r3, r2
 8006656:	00db      	lsls	r3, r3, #3
 8006658:	4413      	add	r3, r2
 800665a:	009b      	lsls	r3, r3, #2
 800665c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006660:	68fa      	ldr	r2, [r7, #12]
 8006662:	4413      	add	r3, r2
 8006664:	3304      	adds	r3, #4
 8006666:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006668:	697b      	ldr	r3, [r7, #20]
 800666a:	687a      	ldr	r2, [r7, #4]
 800666c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800666e:	697b      	ldr	r3, [r7, #20]
 8006670:	683a      	ldr	r2, [r7, #0]
 8006672:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8006674:	697b      	ldr	r3, [r7, #20]
 8006676:	2200      	movs	r2, #0
 8006678:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800667a:	697b      	ldr	r3, [r7, #20]
 800667c:	2200      	movs	r2, #0
 800667e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006680:	7afb      	ldrb	r3, [r7, #11]
 8006682:	f003 030f 	and.w	r3, r3, #15
 8006686:	b2da      	uxtb	r2, r3
 8006688:	697b      	ldr	r3, [r7, #20]
 800668a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	799b      	ldrb	r3, [r3, #6]
 8006690:	2b01      	cmp	r3, #1
 8006692:	d102      	bne.n	800669a <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006694:	687a      	ldr	r2, [r7, #4]
 8006696:	697b      	ldr	r3, [r7, #20]
 8006698:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	6818      	ldr	r0, [r3, #0]
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	799b      	ldrb	r3, [r3, #6]
 80066a2:	461a      	mov	r2, r3
 80066a4:	6979      	ldr	r1, [r7, #20]
 80066a6:	f006 fd73 	bl	800d190 <USB_EPStartXfer>

  return HAL_OK;
 80066aa:	2300      	movs	r3, #0
}
 80066ac:	4618      	mov	r0, r3
 80066ae:	3718      	adds	r7, #24
 80066b0:	46bd      	mov	sp, r7
 80066b2:	bd80      	pop	{r7, pc}

080066b4 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80066b4:	b480      	push	{r7}
 80066b6:	b083      	sub	sp, #12
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	6078      	str	r0, [r7, #4]
 80066bc:	460b      	mov	r3, r1
 80066be:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80066c0:	78fb      	ldrb	r3, [r7, #3]
 80066c2:	f003 020f 	and.w	r2, r3, #15
 80066c6:	6879      	ldr	r1, [r7, #4]
 80066c8:	4613      	mov	r3, r2
 80066ca:	00db      	lsls	r3, r3, #3
 80066cc:	4413      	add	r3, r2
 80066ce:	009b      	lsls	r3, r3, #2
 80066d0:	440b      	add	r3, r1
 80066d2:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80066d6:	681b      	ldr	r3, [r3, #0]
}
 80066d8:	4618      	mov	r0, r3
 80066da:	370c      	adds	r7, #12
 80066dc:	46bd      	mov	sp, r7
 80066de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e2:	4770      	bx	lr

080066e4 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80066e4:	b580      	push	{r7, lr}
 80066e6:	b086      	sub	sp, #24
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	60f8      	str	r0, [r7, #12]
 80066ec:	607a      	str	r2, [r7, #4]
 80066ee:	603b      	str	r3, [r7, #0]
 80066f0:	460b      	mov	r3, r1
 80066f2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80066f4:	7afb      	ldrb	r3, [r7, #11]
 80066f6:	f003 020f 	and.w	r2, r3, #15
 80066fa:	4613      	mov	r3, r2
 80066fc:	00db      	lsls	r3, r3, #3
 80066fe:	4413      	add	r3, r2
 8006700:	009b      	lsls	r3, r3, #2
 8006702:	3310      	adds	r3, #16
 8006704:	68fa      	ldr	r2, [r7, #12]
 8006706:	4413      	add	r3, r2
 8006708:	3304      	adds	r3, #4
 800670a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800670c:	697b      	ldr	r3, [r7, #20]
 800670e:	687a      	ldr	r2, [r7, #4]
 8006710:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8006712:	697b      	ldr	r3, [r7, #20]
 8006714:	683a      	ldr	r2, [r7, #0]
 8006716:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8006718:	697b      	ldr	r3, [r7, #20]
 800671a:	2200      	movs	r2, #0
 800671c:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800671e:	697b      	ldr	r3, [r7, #20]
 8006720:	2201      	movs	r2, #1
 8006722:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006724:	7afb      	ldrb	r3, [r7, #11]
 8006726:	f003 030f 	and.w	r3, r3, #15
 800672a:	b2da      	uxtb	r2, r3
 800672c:	697b      	ldr	r3, [r7, #20]
 800672e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	799b      	ldrb	r3, [r3, #6]
 8006734:	2b01      	cmp	r3, #1
 8006736:	d102      	bne.n	800673e <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006738:	687a      	ldr	r2, [r7, #4]
 800673a:	697b      	ldr	r3, [r7, #20]
 800673c:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	6818      	ldr	r0, [r3, #0]
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	799b      	ldrb	r3, [r3, #6]
 8006746:	461a      	mov	r2, r3
 8006748:	6979      	ldr	r1, [r7, #20]
 800674a:	f006 fd21 	bl	800d190 <USB_EPStartXfer>

  return HAL_OK;
 800674e:	2300      	movs	r3, #0
}
 8006750:	4618      	mov	r0, r3
 8006752:	3718      	adds	r7, #24
 8006754:	46bd      	mov	sp, r7
 8006756:	bd80      	pop	{r7, pc}

08006758 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006758:	b580      	push	{r7, lr}
 800675a:	b084      	sub	sp, #16
 800675c:	af00      	add	r7, sp, #0
 800675e:	6078      	str	r0, [r7, #4]
 8006760:	460b      	mov	r3, r1
 8006762:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8006764:	78fb      	ldrb	r3, [r7, #3]
 8006766:	f003 030f 	and.w	r3, r3, #15
 800676a:	687a      	ldr	r2, [r7, #4]
 800676c:	7912      	ldrb	r2, [r2, #4]
 800676e:	4293      	cmp	r3, r2
 8006770:	d901      	bls.n	8006776 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8006772:	2301      	movs	r3, #1
 8006774:	e04f      	b.n	8006816 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006776:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800677a:	2b00      	cmp	r3, #0
 800677c:	da0f      	bge.n	800679e <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800677e:	78fb      	ldrb	r3, [r7, #3]
 8006780:	f003 020f 	and.w	r2, r3, #15
 8006784:	4613      	mov	r3, r2
 8006786:	00db      	lsls	r3, r3, #3
 8006788:	4413      	add	r3, r2
 800678a:	009b      	lsls	r3, r3, #2
 800678c:	3310      	adds	r3, #16
 800678e:	687a      	ldr	r2, [r7, #4]
 8006790:	4413      	add	r3, r2
 8006792:	3304      	adds	r3, #4
 8006794:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	2201      	movs	r2, #1
 800679a:	705a      	strb	r2, [r3, #1]
 800679c:	e00d      	b.n	80067ba <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800679e:	78fa      	ldrb	r2, [r7, #3]
 80067a0:	4613      	mov	r3, r2
 80067a2:	00db      	lsls	r3, r3, #3
 80067a4:	4413      	add	r3, r2
 80067a6:	009b      	lsls	r3, r3, #2
 80067a8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80067ac:	687a      	ldr	r2, [r7, #4]
 80067ae:	4413      	add	r3, r2
 80067b0:	3304      	adds	r3, #4
 80067b2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	2200      	movs	r2, #0
 80067b8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	2201      	movs	r2, #1
 80067be:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80067c0:	78fb      	ldrb	r3, [r7, #3]
 80067c2:	f003 030f 	and.w	r3, r3, #15
 80067c6:	b2da      	uxtb	r2, r3
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80067d2:	2b01      	cmp	r3, #1
 80067d4:	d101      	bne.n	80067da <HAL_PCD_EP_SetStall+0x82>
 80067d6:	2302      	movs	r3, #2
 80067d8:	e01d      	b.n	8006816 <HAL_PCD_EP_SetStall+0xbe>
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	2201      	movs	r2, #1
 80067de:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	68f9      	ldr	r1, [r7, #12]
 80067e8:	4618      	mov	r0, r3
 80067ea:	f007 f8b5 	bl	800d958 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80067ee:	78fb      	ldrb	r3, [r7, #3]
 80067f0:	f003 030f 	and.w	r3, r3, #15
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d109      	bne.n	800680c <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	6818      	ldr	r0, [r3, #0]
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	7999      	ldrb	r1, [r3, #6]
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006806:	461a      	mov	r2, r3
 8006808:	f007 faa8 	bl	800dd5c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	2200      	movs	r2, #0
 8006810:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8006814:	2300      	movs	r3, #0
}
 8006816:	4618      	mov	r0, r3
 8006818:	3710      	adds	r7, #16
 800681a:	46bd      	mov	sp, r7
 800681c:	bd80      	pop	{r7, pc}

0800681e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800681e:	b580      	push	{r7, lr}
 8006820:	b084      	sub	sp, #16
 8006822:	af00      	add	r7, sp, #0
 8006824:	6078      	str	r0, [r7, #4]
 8006826:	460b      	mov	r3, r1
 8006828:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800682a:	78fb      	ldrb	r3, [r7, #3]
 800682c:	f003 030f 	and.w	r3, r3, #15
 8006830:	687a      	ldr	r2, [r7, #4]
 8006832:	7912      	ldrb	r2, [r2, #4]
 8006834:	4293      	cmp	r3, r2
 8006836:	d901      	bls.n	800683c <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8006838:	2301      	movs	r3, #1
 800683a:	e042      	b.n	80068c2 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800683c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006840:	2b00      	cmp	r3, #0
 8006842:	da0f      	bge.n	8006864 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006844:	78fb      	ldrb	r3, [r7, #3]
 8006846:	f003 020f 	and.w	r2, r3, #15
 800684a:	4613      	mov	r3, r2
 800684c:	00db      	lsls	r3, r3, #3
 800684e:	4413      	add	r3, r2
 8006850:	009b      	lsls	r3, r3, #2
 8006852:	3310      	adds	r3, #16
 8006854:	687a      	ldr	r2, [r7, #4]
 8006856:	4413      	add	r3, r2
 8006858:	3304      	adds	r3, #4
 800685a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	2201      	movs	r2, #1
 8006860:	705a      	strb	r2, [r3, #1]
 8006862:	e00f      	b.n	8006884 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006864:	78fb      	ldrb	r3, [r7, #3]
 8006866:	f003 020f 	and.w	r2, r3, #15
 800686a:	4613      	mov	r3, r2
 800686c:	00db      	lsls	r3, r3, #3
 800686e:	4413      	add	r3, r2
 8006870:	009b      	lsls	r3, r3, #2
 8006872:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006876:	687a      	ldr	r2, [r7, #4]
 8006878:	4413      	add	r3, r2
 800687a:	3304      	adds	r3, #4
 800687c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	2200      	movs	r2, #0
 8006882:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	2200      	movs	r2, #0
 8006888:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800688a:	78fb      	ldrb	r3, [r7, #3]
 800688c:	f003 030f 	and.w	r3, r3, #15
 8006890:	b2da      	uxtb	r2, r3
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800689c:	2b01      	cmp	r3, #1
 800689e:	d101      	bne.n	80068a4 <HAL_PCD_EP_ClrStall+0x86>
 80068a0:	2302      	movs	r3, #2
 80068a2:	e00e      	b.n	80068c2 <HAL_PCD_EP_ClrStall+0xa4>
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	2201      	movs	r2, #1
 80068a8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	68f9      	ldr	r1, [r7, #12]
 80068b2:	4618      	mov	r0, r3
 80068b4:	f007 f8be 	bl	800da34 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	2200      	movs	r2, #0
 80068bc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80068c0:	2300      	movs	r3, #0
}
 80068c2:	4618      	mov	r0, r3
 80068c4:	3710      	adds	r7, #16
 80068c6:	46bd      	mov	sp, r7
 80068c8:	bd80      	pop	{r7, pc}

080068ca <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80068ca:	b580      	push	{r7, lr}
 80068cc:	b084      	sub	sp, #16
 80068ce:	af00      	add	r7, sp, #0
 80068d0:	6078      	str	r0, [r7, #4]
 80068d2:	460b      	mov	r3, r1
 80068d4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80068d6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80068da:	2b00      	cmp	r3, #0
 80068dc:	da0c      	bge.n	80068f8 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80068de:	78fb      	ldrb	r3, [r7, #3]
 80068e0:	f003 020f 	and.w	r2, r3, #15
 80068e4:	4613      	mov	r3, r2
 80068e6:	00db      	lsls	r3, r3, #3
 80068e8:	4413      	add	r3, r2
 80068ea:	009b      	lsls	r3, r3, #2
 80068ec:	3310      	adds	r3, #16
 80068ee:	687a      	ldr	r2, [r7, #4]
 80068f0:	4413      	add	r3, r2
 80068f2:	3304      	adds	r3, #4
 80068f4:	60fb      	str	r3, [r7, #12]
 80068f6:	e00c      	b.n	8006912 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80068f8:	78fb      	ldrb	r3, [r7, #3]
 80068fa:	f003 020f 	and.w	r2, r3, #15
 80068fe:	4613      	mov	r3, r2
 8006900:	00db      	lsls	r3, r3, #3
 8006902:	4413      	add	r3, r2
 8006904:	009b      	lsls	r3, r3, #2
 8006906:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800690a:	687a      	ldr	r2, [r7, #4]
 800690c:	4413      	add	r3, r2
 800690e:	3304      	adds	r3, #4
 8006910:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	68f9      	ldr	r1, [r7, #12]
 8006918:	4618      	mov	r0, r3
 800691a:	f006 fedd 	bl	800d6d8 <USB_EPStopXfer>
 800691e:	4603      	mov	r3, r0
 8006920:	72fb      	strb	r3, [r7, #11]

  return ret;
 8006922:	7afb      	ldrb	r3, [r7, #11]
}
 8006924:	4618      	mov	r0, r3
 8006926:	3710      	adds	r7, #16
 8006928:	46bd      	mov	sp, r7
 800692a:	bd80      	pop	{r7, pc}

0800692c <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800692c:	b580      	push	{r7, lr}
 800692e:	b08a      	sub	sp, #40	@ 0x28
 8006930:	af02      	add	r7, sp, #8
 8006932:	6078      	str	r0, [r7, #4]
 8006934:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800693c:	697b      	ldr	r3, [r7, #20]
 800693e:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8006940:	683a      	ldr	r2, [r7, #0]
 8006942:	4613      	mov	r3, r2
 8006944:	00db      	lsls	r3, r3, #3
 8006946:	4413      	add	r3, r2
 8006948:	009b      	lsls	r3, r3, #2
 800694a:	3310      	adds	r3, #16
 800694c:	687a      	ldr	r2, [r7, #4]
 800694e:	4413      	add	r3, r2
 8006950:	3304      	adds	r3, #4
 8006952:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	695a      	ldr	r2, [r3, #20]
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	691b      	ldr	r3, [r3, #16]
 800695c:	429a      	cmp	r2, r3
 800695e:	d901      	bls.n	8006964 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8006960:	2301      	movs	r3, #1
 8006962:	e06b      	b.n	8006a3c <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	691a      	ldr	r2, [r3, #16]
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	695b      	ldr	r3, [r3, #20]
 800696c:	1ad3      	subs	r3, r2, r3
 800696e:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	689b      	ldr	r3, [r3, #8]
 8006974:	69fa      	ldr	r2, [r7, #28]
 8006976:	429a      	cmp	r2, r3
 8006978:	d902      	bls.n	8006980 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	689b      	ldr	r3, [r3, #8]
 800697e:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8006980:	69fb      	ldr	r3, [r7, #28]
 8006982:	3303      	adds	r3, #3
 8006984:	089b      	lsrs	r3, r3, #2
 8006986:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006988:	e02a      	b.n	80069e0 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	691a      	ldr	r2, [r3, #16]
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	695b      	ldr	r3, [r3, #20]
 8006992:	1ad3      	subs	r3, r2, r3
 8006994:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	689b      	ldr	r3, [r3, #8]
 800699a:	69fa      	ldr	r2, [r7, #28]
 800699c:	429a      	cmp	r2, r3
 800699e:	d902      	bls.n	80069a6 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	689b      	ldr	r3, [r3, #8]
 80069a4:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80069a6:	69fb      	ldr	r3, [r7, #28]
 80069a8:	3303      	adds	r3, #3
 80069aa:	089b      	lsrs	r3, r3, #2
 80069ac:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	68d9      	ldr	r1, [r3, #12]
 80069b2:	683b      	ldr	r3, [r7, #0]
 80069b4:	b2da      	uxtb	r2, r3
 80069b6:	69fb      	ldr	r3, [r7, #28]
 80069b8:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80069be:	9300      	str	r3, [sp, #0]
 80069c0:	4603      	mov	r3, r0
 80069c2:	6978      	ldr	r0, [r7, #20]
 80069c4:	f006 ff32 	bl	800d82c <USB_WritePacket>

    ep->xfer_buff  += len;
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	68da      	ldr	r2, [r3, #12]
 80069cc:	69fb      	ldr	r3, [r7, #28]
 80069ce:	441a      	add	r2, r3
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	695a      	ldr	r2, [r3, #20]
 80069d8:	69fb      	ldr	r3, [r7, #28]
 80069da:	441a      	add	r2, r3
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80069e0:	683b      	ldr	r3, [r7, #0]
 80069e2:	015a      	lsls	r2, r3, #5
 80069e4:	693b      	ldr	r3, [r7, #16]
 80069e6:	4413      	add	r3, r2
 80069e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80069ec:	699b      	ldr	r3, [r3, #24]
 80069ee:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80069f0:	69ba      	ldr	r2, [r7, #24]
 80069f2:	429a      	cmp	r2, r3
 80069f4:	d809      	bhi.n	8006a0a <PCD_WriteEmptyTxFifo+0xde>
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	695a      	ldr	r2, [r3, #20]
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80069fe:	429a      	cmp	r2, r3
 8006a00:	d203      	bcs.n	8006a0a <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	691b      	ldr	r3, [r3, #16]
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d1bf      	bne.n	800698a <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	691a      	ldr	r2, [r3, #16]
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	695b      	ldr	r3, [r3, #20]
 8006a12:	429a      	cmp	r2, r3
 8006a14:	d811      	bhi.n	8006a3a <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006a16:	683b      	ldr	r3, [r7, #0]
 8006a18:	f003 030f 	and.w	r3, r3, #15
 8006a1c:	2201      	movs	r2, #1
 8006a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8006a22:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006a24:	693b      	ldr	r3, [r7, #16]
 8006a26:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006a2a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006a2c:	68bb      	ldr	r3, [r7, #8]
 8006a2e:	43db      	mvns	r3, r3
 8006a30:	6939      	ldr	r1, [r7, #16]
 8006a32:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006a36:	4013      	ands	r3, r2
 8006a38:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8006a3a:	2300      	movs	r3, #0
}
 8006a3c:	4618      	mov	r0, r3
 8006a3e:	3720      	adds	r7, #32
 8006a40:	46bd      	mov	sp, r7
 8006a42:	bd80      	pop	{r7, pc}

08006a44 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006a44:	b580      	push	{r7, lr}
 8006a46:	b088      	sub	sp, #32
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	6078      	str	r0, [r7, #4]
 8006a4c:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a54:	69fb      	ldr	r3, [r7, #28]
 8006a56:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006a58:	69fb      	ldr	r3, [r7, #28]
 8006a5a:	333c      	adds	r3, #60	@ 0x3c
 8006a5c:	3304      	adds	r3, #4
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006a62:	683b      	ldr	r3, [r7, #0]
 8006a64:	015a      	lsls	r2, r3, #5
 8006a66:	69bb      	ldr	r3, [r7, #24]
 8006a68:	4413      	add	r3, r2
 8006a6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a6e:	689b      	ldr	r3, [r3, #8]
 8006a70:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	799b      	ldrb	r3, [r3, #6]
 8006a76:	2b01      	cmp	r3, #1
 8006a78:	d17b      	bne.n	8006b72 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8006a7a:	693b      	ldr	r3, [r7, #16]
 8006a7c:	f003 0308 	and.w	r3, r3, #8
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d015      	beq.n	8006ab0 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006a84:	697b      	ldr	r3, [r7, #20]
 8006a86:	4a61      	ldr	r2, [pc, #388]	@ (8006c0c <PCD_EP_OutXfrComplete_int+0x1c8>)
 8006a88:	4293      	cmp	r3, r2
 8006a8a:	f240 80b9 	bls.w	8006c00 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006a8e:	693b      	ldr	r3, [r7, #16]
 8006a90:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	f000 80b3 	beq.w	8006c00 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006a9a:	683b      	ldr	r3, [r7, #0]
 8006a9c:	015a      	lsls	r2, r3, #5
 8006a9e:	69bb      	ldr	r3, [r7, #24]
 8006aa0:	4413      	add	r3, r2
 8006aa2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006aa6:	461a      	mov	r2, r3
 8006aa8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006aac:	6093      	str	r3, [r2, #8]
 8006aae:	e0a7      	b.n	8006c00 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8006ab0:	693b      	ldr	r3, [r7, #16]
 8006ab2:	f003 0320 	and.w	r3, r3, #32
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d009      	beq.n	8006ace <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006aba:	683b      	ldr	r3, [r7, #0]
 8006abc:	015a      	lsls	r2, r3, #5
 8006abe:	69bb      	ldr	r3, [r7, #24]
 8006ac0:	4413      	add	r3, r2
 8006ac2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ac6:	461a      	mov	r2, r3
 8006ac8:	2320      	movs	r3, #32
 8006aca:	6093      	str	r3, [r2, #8]
 8006acc:	e098      	b.n	8006c00 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8006ace:	693b      	ldr	r3, [r7, #16]
 8006ad0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	f040 8093 	bne.w	8006c00 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006ada:	697b      	ldr	r3, [r7, #20]
 8006adc:	4a4b      	ldr	r2, [pc, #300]	@ (8006c0c <PCD_EP_OutXfrComplete_int+0x1c8>)
 8006ade:	4293      	cmp	r3, r2
 8006ae0:	d90f      	bls.n	8006b02 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006ae2:	693b      	ldr	r3, [r7, #16]
 8006ae4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d00a      	beq.n	8006b02 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006aec:	683b      	ldr	r3, [r7, #0]
 8006aee:	015a      	lsls	r2, r3, #5
 8006af0:	69bb      	ldr	r3, [r7, #24]
 8006af2:	4413      	add	r3, r2
 8006af4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006af8:	461a      	mov	r2, r3
 8006afa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006afe:	6093      	str	r3, [r2, #8]
 8006b00:	e07e      	b.n	8006c00 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8006b02:	683a      	ldr	r2, [r7, #0]
 8006b04:	4613      	mov	r3, r2
 8006b06:	00db      	lsls	r3, r3, #3
 8006b08:	4413      	add	r3, r2
 8006b0a:	009b      	lsls	r3, r3, #2
 8006b0c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006b10:	687a      	ldr	r2, [r7, #4]
 8006b12:	4413      	add	r3, r2
 8006b14:	3304      	adds	r3, #4
 8006b16:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	6a1a      	ldr	r2, [r3, #32]
 8006b1c:	683b      	ldr	r3, [r7, #0]
 8006b1e:	0159      	lsls	r1, r3, #5
 8006b20:	69bb      	ldr	r3, [r7, #24]
 8006b22:	440b      	add	r3, r1
 8006b24:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b28:	691b      	ldr	r3, [r3, #16]
 8006b2a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006b2e:	1ad2      	subs	r2, r2, r3
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8006b34:	683b      	ldr	r3, [r7, #0]
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d114      	bne.n	8006b64 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	691b      	ldr	r3, [r3, #16]
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d109      	bne.n	8006b56 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	6818      	ldr	r0, [r3, #0]
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006b4c:	461a      	mov	r2, r3
 8006b4e:	2101      	movs	r1, #1
 8006b50:	f007 f904 	bl	800dd5c <USB_EP0_OutStart>
 8006b54:	e006      	b.n	8006b64 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	68da      	ldr	r2, [r3, #12]
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	695b      	ldr	r3, [r3, #20]
 8006b5e:	441a      	add	r2, r3
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006b64:	683b      	ldr	r3, [r7, #0]
 8006b66:	b2db      	uxtb	r3, r3
 8006b68:	4619      	mov	r1, r3
 8006b6a:	6878      	ldr	r0, [r7, #4]
 8006b6c:	f009 fce0 	bl	8010530 <HAL_PCD_DataOutStageCallback>
 8006b70:	e046      	b.n	8006c00 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8006b72:	697b      	ldr	r3, [r7, #20]
 8006b74:	4a26      	ldr	r2, [pc, #152]	@ (8006c10 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8006b76:	4293      	cmp	r3, r2
 8006b78:	d124      	bne.n	8006bc4 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8006b7a:	693b      	ldr	r3, [r7, #16]
 8006b7c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d00a      	beq.n	8006b9a <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006b84:	683b      	ldr	r3, [r7, #0]
 8006b86:	015a      	lsls	r2, r3, #5
 8006b88:	69bb      	ldr	r3, [r7, #24]
 8006b8a:	4413      	add	r3, r2
 8006b8c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b90:	461a      	mov	r2, r3
 8006b92:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006b96:	6093      	str	r3, [r2, #8]
 8006b98:	e032      	b.n	8006c00 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006b9a:	693b      	ldr	r3, [r7, #16]
 8006b9c:	f003 0320 	and.w	r3, r3, #32
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d008      	beq.n	8006bb6 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006ba4:	683b      	ldr	r3, [r7, #0]
 8006ba6:	015a      	lsls	r2, r3, #5
 8006ba8:	69bb      	ldr	r3, [r7, #24]
 8006baa:	4413      	add	r3, r2
 8006bac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006bb0:	461a      	mov	r2, r3
 8006bb2:	2320      	movs	r3, #32
 8006bb4:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006bb6:	683b      	ldr	r3, [r7, #0]
 8006bb8:	b2db      	uxtb	r3, r3
 8006bba:	4619      	mov	r1, r3
 8006bbc:	6878      	ldr	r0, [r7, #4]
 8006bbe:	f009 fcb7 	bl	8010530 <HAL_PCD_DataOutStageCallback>
 8006bc2:	e01d      	b.n	8006c00 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8006bc4:	683b      	ldr	r3, [r7, #0]
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d114      	bne.n	8006bf4 <PCD_EP_OutXfrComplete_int+0x1b0>
 8006bca:	6879      	ldr	r1, [r7, #4]
 8006bcc:	683a      	ldr	r2, [r7, #0]
 8006bce:	4613      	mov	r3, r2
 8006bd0:	00db      	lsls	r3, r3, #3
 8006bd2:	4413      	add	r3, r2
 8006bd4:	009b      	lsls	r3, r3, #2
 8006bd6:	440b      	add	r3, r1
 8006bd8:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d108      	bne.n	8006bf4 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	6818      	ldr	r0, [r3, #0]
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006bec:	461a      	mov	r2, r3
 8006bee:	2100      	movs	r1, #0
 8006bf0:	f007 f8b4 	bl	800dd5c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006bf4:	683b      	ldr	r3, [r7, #0]
 8006bf6:	b2db      	uxtb	r3, r3
 8006bf8:	4619      	mov	r1, r3
 8006bfa:	6878      	ldr	r0, [r7, #4]
 8006bfc:	f009 fc98 	bl	8010530 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8006c00:	2300      	movs	r3, #0
}
 8006c02:	4618      	mov	r0, r3
 8006c04:	3720      	adds	r7, #32
 8006c06:	46bd      	mov	sp, r7
 8006c08:	bd80      	pop	{r7, pc}
 8006c0a:	bf00      	nop
 8006c0c:	4f54300a 	.word	0x4f54300a
 8006c10:	4f54310a 	.word	0x4f54310a

08006c14 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006c14:	b580      	push	{r7, lr}
 8006c16:	b086      	sub	sp, #24
 8006c18:	af00      	add	r7, sp, #0
 8006c1a:	6078      	str	r0, [r7, #4]
 8006c1c:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c24:	697b      	ldr	r3, [r7, #20]
 8006c26:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006c28:	697b      	ldr	r3, [r7, #20]
 8006c2a:	333c      	adds	r3, #60	@ 0x3c
 8006c2c:	3304      	adds	r3, #4
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006c32:	683b      	ldr	r3, [r7, #0]
 8006c34:	015a      	lsls	r2, r3, #5
 8006c36:	693b      	ldr	r3, [r7, #16]
 8006c38:	4413      	add	r3, r2
 8006c3a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c3e:	689b      	ldr	r3, [r3, #8]
 8006c40:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	4a15      	ldr	r2, [pc, #84]	@ (8006c9c <PCD_EP_OutSetupPacket_int+0x88>)
 8006c46:	4293      	cmp	r3, r2
 8006c48:	d90e      	bls.n	8006c68 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006c4a:	68bb      	ldr	r3, [r7, #8]
 8006c4c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d009      	beq.n	8006c68 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006c54:	683b      	ldr	r3, [r7, #0]
 8006c56:	015a      	lsls	r2, r3, #5
 8006c58:	693b      	ldr	r3, [r7, #16]
 8006c5a:	4413      	add	r3, r2
 8006c5c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c60:	461a      	mov	r2, r3
 8006c62:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006c66:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8006c68:	6878      	ldr	r0, [r7, #4]
 8006c6a:	f009 fc4f 	bl	801050c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	4a0a      	ldr	r2, [pc, #40]	@ (8006c9c <PCD_EP_OutSetupPacket_int+0x88>)
 8006c72:	4293      	cmp	r3, r2
 8006c74:	d90c      	bls.n	8006c90 <PCD_EP_OutSetupPacket_int+0x7c>
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	799b      	ldrb	r3, [r3, #6]
 8006c7a:	2b01      	cmp	r3, #1
 8006c7c:	d108      	bne.n	8006c90 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	6818      	ldr	r0, [r3, #0]
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006c88:	461a      	mov	r2, r3
 8006c8a:	2101      	movs	r1, #1
 8006c8c:	f007 f866 	bl	800dd5c <USB_EP0_OutStart>
  }

  return HAL_OK;
 8006c90:	2300      	movs	r3, #0
}
 8006c92:	4618      	mov	r0, r3
 8006c94:	3718      	adds	r7, #24
 8006c96:	46bd      	mov	sp, r7
 8006c98:	bd80      	pop	{r7, pc}
 8006c9a:	bf00      	nop
 8006c9c:	4f54300a 	.word	0x4f54300a

08006ca0 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8006ca0:	b480      	push	{r7}
 8006ca2:	b085      	sub	sp, #20
 8006ca4:	af00      	add	r7, sp, #0
 8006ca6:	6078      	str	r0, [r7, #4]
 8006ca8:	460b      	mov	r3, r1
 8006caa:	70fb      	strb	r3, [r7, #3]
 8006cac:	4613      	mov	r3, r2
 8006cae:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cb6:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8006cb8:	78fb      	ldrb	r3, [r7, #3]
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d107      	bne.n	8006cce <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8006cbe:	883b      	ldrh	r3, [r7, #0]
 8006cc0:	0419      	lsls	r1, r3, #16
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	68ba      	ldr	r2, [r7, #8]
 8006cc8:	430a      	orrs	r2, r1
 8006cca:	629a      	str	r2, [r3, #40]	@ 0x28
 8006ccc:	e028      	b.n	8006d20 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cd4:	0c1b      	lsrs	r3, r3, #16
 8006cd6:	68ba      	ldr	r2, [r7, #8]
 8006cd8:	4413      	add	r3, r2
 8006cda:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006cdc:	2300      	movs	r3, #0
 8006cde:	73fb      	strb	r3, [r7, #15]
 8006ce0:	e00d      	b.n	8006cfe <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681a      	ldr	r2, [r3, #0]
 8006ce6:	7bfb      	ldrb	r3, [r7, #15]
 8006ce8:	3340      	adds	r3, #64	@ 0x40
 8006cea:	009b      	lsls	r3, r3, #2
 8006cec:	4413      	add	r3, r2
 8006cee:	685b      	ldr	r3, [r3, #4]
 8006cf0:	0c1b      	lsrs	r3, r3, #16
 8006cf2:	68ba      	ldr	r2, [r7, #8]
 8006cf4:	4413      	add	r3, r2
 8006cf6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006cf8:	7bfb      	ldrb	r3, [r7, #15]
 8006cfa:	3301      	adds	r3, #1
 8006cfc:	73fb      	strb	r3, [r7, #15]
 8006cfe:	7bfa      	ldrb	r2, [r7, #15]
 8006d00:	78fb      	ldrb	r3, [r7, #3]
 8006d02:	3b01      	subs	r3, #1
 8006d04:	429a      	cmp	r2, r3
 8006d06:	d3ec      	bcc.n	8006ce2 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8006d08:	883b      	ldrh	r3, [r7, #0]
 8006d0a:	0418      	lsls	r0, r3, #16
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	6819      	ldr	r1, [r3, #0]
 8006d10:	78fb      	ldrb	r3, [r7, #3]
 8006d12:	3b01      	subs	r3, #1
 8006d14:	68ba      	ldr	r2, [r7, #8]
 8006d16:	4302      	orrs	r2, r0
 8006d18:	3340      	adds	r3, #64	@ 0x40
 8006d1a:	009b      	lsls	r3, r3, #2
 8006d1c:	440b      	add	r3, r1
 8006d1e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8006d20:	2300      	movs	r3, #0
}
 8006d22:	4618      	mov	r0, r3
 8006d24:	3714      	adds	r7, #20
 8006d26:	46bd      	mov	sp, r7
 8006d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2c:	4770      	bx	lr

08006d2e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8006d2e:	b480      	push	{r7}
 8006d30:	b083      	sub	sp, #12
 8006d32:	af00      	add	r7, sp, #0
 8006d34:	6078      	str	r0, [r7, #4]
 8006d36:	460b      	mov	r3, r1
 8006d38:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	887a      	ldrh	r2, [r7, #2]
 8006d40:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8006d42:	2300      	movs	r3, #0
}
 8006d44:	4618      	mov	r0, r3
 8006d46:	370c      	adds	r7, #12
 8006d48:	46bd      	mov	sp, r7
 8006d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d4e:	4770      	bx	lr

08006d50 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8006d50:	b480      	push	{r7}
 8006d52:	b085      	sub	sp, #20
 8006d54:	af00      	add	r7, sp, #0
 8006d56:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	2201      	movs	r2, #1
 8006d62:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	2200      	movs	r2, #0
 8006d6a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	699b      	ldr	r3, [r3, #24]
 8006d72:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006d7e:	4b05      	ldr	r3, [pc, #20]	@ (8006d94 <HAL_PCDEx_ActivateLPM+0x44>)
 8006d80:	4313      	orrs	r3, r2
 8006d82:	68fa      	ldr	r2, [r7, #12]
 8006d84:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8006d86:	2300      	movs	r3, #0
}
 8006d88:	4618      	mov	r0, r3
 8006d8a:	3714      	adds	r7, #20
 8006d8c:	46bd      	mov	sp, r7
 8006d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d92:	4770      	bx	lr
 8006d94:	10000003 	.word	0x10000003

08006d98 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8006d98:	b480      	push	{r7}
 8006d9a:	b083      	sub	sp, #12
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	6078      	str	r0, [r7, #4]
 8006da0:	460b      	mov	r3, r1
 8006da2:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8006da4:	bf00      	nop
 8006da6:	370c      	adds	r7, #12
 8006da8:	46bd      	mov	sp, r7
 8006daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dae:	4770      	bx	lr

08006db0 <HAL_PSSI_Init>:
  * @param  hpssi Pointer to a PSSI_HandleTypeDef structure that contains
  *                the configuration information for the specified PSSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PSSI_Init(PSSI_HandleTypeDef *hpssi)
{
 8006db0:	b580      	push	{r7, lr}
 8006db2:	b082      	sub	sp, #8
 8006db4:	af00      	add	r7, sp, #0
 8006db6:	6078      	str	r0, [r7, #4]
  /* Check the PSSI handle allocation */
  if (hpssi == NULL)
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d101      	bne.n	8006dc2 <HAL_PSSI_Init+0x12>
  {
    return HAL_ERROR;
 8006dbe:	2301      	movs	r3, #1
 8006dc0:	e034      	b.n	8006e2c <HAL_PSSI_Init+0x7c>
  assert_param(IS_PSSI_BUSWIDTH(hpssi->Init.BusWidth));
  assert_param(IS_PSSI_CLOCK_POLARITY(hpssi->Init.ClockPolarity));
  assert_param(IS_PSSI_DE_POLARITY(hpssi->Init.DataEnablePolarity));
  assert_param(IS_PSSI_RDY_POLARITY(hpssi->Init.ReadyPolarity));

  if (hpssi->State == HAL_PSSI_STATE_RESET)
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8006dc8:	b2db      	uxtb	r3, r3
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d106      	bne.n	8006ddc <HAL_PSSI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpssi->Lock = HAL_UNLOCKED;
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hpssi->MspInitCallback(hpssi);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_PSSI_MspInit(hpssi);
 8006dd6:	6878      	ldr	r0, [r7, #4]
 8006dd8:	f7fa fea0 	bl	8001b1c <HAL_PSSI_MspInit>
#endif /*USE_HAL_PSSI_REGISTER_CALLBACKS*/
  }

  hpssi->State = HAL_PSSI_STATE_BUSY;
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	2202      	movs	r2, #2
 8006de0:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

  /* Disable the selected PSSI peripheral */
  HAL_PSSI_DISABLE(hpssi);
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	681a      	ldr	r2, [r3, #0]
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006df2:	601a      	str	r2, [r3, #0]

  /*---------------------------- PSSIx CR Configuration ----------------------*/
  /* Configure PSSIx: Control Signal and Bus Width*/

  MODIFY_REG(hpssi->Instance->CR, PSSI_CR_DERDYCFG | PSSI_CR_EDM | PSSI_CR_DEPOL | PSSI_CR_RDYPOL,
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	681a      	ldr	r2, [r3, #0]
 8006dfa:	4b0e      	ldr	r3, [pc, #56]	@ (8006e34 <HAL_PSSI_Init+0x84>)
 8006dfc:	4013      	ands	r3, r2
 8006dfe:	687a      	ldr	r2, [r7, #4]
 8006e00:	68d1      	ldr	r1, [r2, #12]
 8006e02:	687a      	ldr	r2, [r7, #4]
 8006e04:	6952      	ldr	r2, [r2, #20]
 8006e06:	4311      	orrs	r1, r2
 8006e08:	687a      	ldr	r2, [r7, #4]
 8006e0a:	6992      	ldr	r2, [r2, #24]
 8006e0c:	4311      	orrs	r1, r2
 8006e0e:	687a      	ldr	r2, [r7, #4]
 8006e10:	6892      	ldr	r2, [r2, #8]
 8006e12:	4311      	orrs	r1, r2
 8006e14:	687a      	ldr	r2, [r7, #4]
 8006e16:	6812      	ldr	r2, [r2, #0]
 8006e18:	430b      	orrs	r3, r1
 8006e1a:	6013      	str	r3, [r2, #0]
             hpssi->Init.ControlSignal | hpssi->Init.DataEnablePolarity |
             hpssi->Init.ReadyPolarity | hpssi->Init.BusWidth);

  hpssi->ErrorCode = HAL_PSSI_ERROR_NONE;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	2200      	movs	r2, #0
 8006e20:	635a      	str	r2, [r3, #52]	@ 0x34
  hpssi->State = HAL_PSSI_STATE_READY;
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	2201      	movs	r2, #1
 8006e26:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

  return HAL_OK;
 8006e2a:	2300      	movs	r3, #0
}
 8006e2c:	4618      	mov	r0, r3
 8006e2e:	3708      	adds	r7, #8
 8006e30:	46bd      	mov	sp, r7
 8006e32:	bd80      	pop	{r7, pc}
 8006e34:	ffe3f2bf 	.word	0xffe3f2bf

08006e38 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8006e38:	b580      	push	{r7, lr}
 8006e3a:	b084      	sub	sp, #16
 8006e3c:	af00      	add	r7, sp, #0
 8006e3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8006e40:	4b19      	ldr	r3, [pc, #100]	@ (8006ea8 <HAL_PWREx_ConfigSupply+0x70>)
 8006e42:	68db      	ldr	r3, [r3, #12]
 8006e44:	f003 0304 	and.w	r3, r3, #4
 8006e48:	2b04      	cmp	r3, #4
 8006e4a:	d00a      	beq.n	8006e62 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8006e4c:	4b16      	ldr	r3, [pc, #88]	@ (8006ea8 <HAL_PWREx_ConfigSupply+0x70>)
 8006e4e:	68db      	ldr	r3, [r3, #12]
 8006e50:	f003 0307 	and.w	r3, r3, #7
 8006e54:	687a      	ldr	r2, [r7, #4]
 8006e56:	429a      	cmp	r2, r3
 8006e58:	d001      	beq.n	8006e5e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8006e5a:	2301      	movs	r3, #1
 8006e5c:	e01f      	b.n	8006e9e <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8006e5e:	2300      	movs	r3, #0
 8006e60:	e01d      	b.n	8006e9e <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8006e62:	4b11      	ldr	r3, [pc, #68]	@ (8006ea8 <HAL_PWREx_ConfigSupply+0x70>)
 8006e64:	68db      	ldr	r3, [r3, #12]
 8006e66:	f023 0207 	bic.w	r2, r3, #7
 8006e6a:	490f      	ldr	r1, [pc, #60]	@ (8006ea8 <HAL_PWREx_ConfigSupply+0x70>)
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	4313      	orrs	r3, r2
 8006e70:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8006e72:	f7fb fbf1 	bl	8002658 <HAL_GetTick>
 8006e76:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006e78:	e009      	b.n	8006e8e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8006e7a:	f7fb fbed 	bl	8002658 <HAL_GetTick>
 8006e7e:	4602      	mov	r2, r0
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	1ad3      	subs	r3, r2, r3
 8006e84:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006e88:	d901      	bls.n	8006e8e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8006e8a:	2301      	movs	r3, #1
 8006e8c:	e007      	b.n	8006e9e <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006e8e:	4b06      	ldr	r3, [pc, #24]	@ (8006ea8 <HAL_PWREx_ConfigSupply+0x70>)
 8006e90:	685b      	ldr	r3, [r3, #4]
 8006e92:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006e96:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006e9a:	d1ee      	bne.n	8006e7a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8006e9c:	2300      	movs	r3, #0
}
 8006e9e:	4618      	mov	r0, r3
 8006ea0:	3710      	adds	r7, #16
 8006ea2:	46bd      	mov	sp, r7
 8006ea4:	bd80      	pop	{r7, pc}
 8006ea6:	bf00      	nop
 8006ea8:	58024800 	.word	0x58024800

08006eac <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8006eac:	b480      	push	{r7}
 8006eae:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8006eb0:	4b05      	ldr	r3, [pc, #20]	@ (8006ec8 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8006eb2:	68db      	ldr	r3, [r3, #12]
 8006eb4:	4a04      	ldr	r2, [pc, #16]	@ (8006ec8 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8006eb6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006eba:	60d3      	str	r3, [r2, #12]
}
 8006ebc:	bf00      	nop
 8006ebe:	46bd      	mov	sp, r7
 8006ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec4:	4770      	bx	lr
 8006ec6:	bf00      	nop
 8006ec8:	58024800 	.word	0x58024800

08006ecc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006ecc:	b580      	push	{r7, lr}
 8006ece:	b08c      	sub	sp, #48	@ 0x30
 8006ed0:	af00      	add	r7, sp, #0
 8006ed2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d101      	bne.n	8006ede <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006eda:	2301      	movs	r3, #1
 8006edc:	e3c8      	b.n	8007670 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	f003 0301 	and.w	r3, r3, #1
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	f000 8087 	beq.w	8006ffa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006eec:	4b88      	ldr	r3, [pc, #544]	@ (8007110 <HAL_RCC_OscConfig+0x244>)
 8006eee:	691b      	ldr	r3, [r3, #16]
 8006ef0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006ef4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006ef6:	4b86      	ldr	r3, [pc, #536]	@ (8007110 <HAL_RCC_OscConfig+0x244>)
 8006ef8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006efa:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8006efc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006efe:	2b10      	cmp	r3, #16
 8006f00:	d007      	beq.n	8006f12 <HAL_RCC_OscConfig+0x46>
 8006f02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f04:	2b18      	cmp	r3, #24
 8006f06:	d110      	bne.n	8006f2a <HAL_RCC_OscConfig+0x5e>
 8006f08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f0a:	f003 0303 	and.w	r3, r3, #3
 8006f0e:	2b02      	cmp	r3, #2
 8006f10:	d10b      	bne.n	8006f2a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006f12:	4b7f      	ldr	r3, [pc, #508]	@ (8007110 <HAL_RCC_OscConfig+0x244>)
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d06c      	beq.n	8006ff8 <HAL_RCC_OscConfig+0x12c>
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	685b      	ldr	r3, [r3, #4]
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d168      	bne.n	8006ff8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8006f26:	2301      	movs	r3, #1
 8006f28:	e3a2      	b.n	8007670 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	685b      	ldr	r3, [r3, #4]
 8006f2e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006f32:	d106      	bne.n	8006f42 <HAL_RCC_OscConfig+0x76>
 8006f34:	4b76      	ldr	r3, [pc, #472]	@ (8007110 <HAL_RCC_OscConfig+0x244>)
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	4a75      	ldr	r2, [pc, #468]	@ (8007110 <HAL_RCC_OscConfig+0x244>)
 8006f3a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006f3e:	6013      	str	r3, [r2, #0]
 8006f40:	e02e      	b.n	8006fa0 <HAL_RCC_OscConfig+0xd4>
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	685b      	ldr	r3, [r3, #4]
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d10c      	bne.n	8006f64 <HAL_RCC_OscConfig+0x98>
 8006f4a:	4b71      	ldr	r3, [pc, #452]	@ (8007110 <HAL_RCC_OscConfig+0x244>)
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	4a70      	ldr	r2, [pc, #448]	@ (8007110 <HAL_RCC_OscConfig+0x244>)
 8006f50:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006f54:	6013      	str	r3, [r2, #0]
 8006f56:	4b6e      	ldr	r3, [pc, #440]	@ (8007110 <HAL_RCC_OscConfig+0x244>)
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	4a6d      	ldr	r2, [pc, #436]	@ (8007110 <HAL_RCC_OscConfig+0x244>)
 8006f5c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006f60:	6013      	str	r3, [r2, #0]
 8006f62:	e01d      	b.n	8006fa0 <HAL_RCC_OscConfig+0xd4>
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	685b      	ldr	r3, [r3, #4]
 8006f68:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006f6c:	d10c      	bne.n	8006f88 <HAL_RCC_OscConfig+0xbc>
 8006f6e:	4b68      	ldr	r3, [pc, #416]	@ (8007110 <HAL_RCC_OscConfig+0x244>)
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	4a67      	ldr	r2, [pc, #412]	@ (8007110 <HAL_RCC_OscConfig+0x244>)
 8006f74:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006f78:	6013      	str	r3, [r2, #0]
 8006f7a:	4b65      	ldr	r3, [pc, #404]	@ (8007110 <HAL_RCC_OscConfig+0x244>)
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	4a64      	ldr	r2, [pc, #400]	@ (8007110 <HAL_RCC_OscConfig+0x244>)
 8006f80:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006f84:	6013      	str	r3, [r2, #0]
 8006f86:	e00b      	b.n	8006fa0 <HAL_RCC_OscConfig+0xd4>
 8006f88:	4b61      	ldr	r3, [pc, #388]	@ (8007110 <HAL_RCC_OscConfig+0x244>)
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	4a60      	ldr	r2, [pc, #384]	@ (8007110 <HAL_RCC_OscConfig+0x244>)
 8006f8e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006f92:	6013      	str	r3, [r2, #0]
 8006f94:	4b5e      	ldr	r3, [pc, #376]	@ (8007110 <HAL_RCC_OscConfig+0x244>)
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	4a5d      	ldr	r2, [pc, #372]	@ (8007110 <HAL_RCC_OscConfig+0x244>)
 8006f9a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006f9e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	685b      	ldr	r3, [r3, #4]
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d013      	beq.n	8006fd0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006fa8:	f7fb fb56 	bl	8002658 <HAL_GetTick>
 8006fac:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006fae:	e008      	b.n	8006fc2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006fb0:	f7fb fb52 	bl	8002658 <HAL_GetTick>
 8006fb4:	4602      	mov	r2, r0
 8006fb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fb8:	1ad3      	subs	r3, r2, r3
 8006fba:	2b64      	cmp	r3, #100	@ 0x64
 8006fbc:	d901      	bls.n	8006fc2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8006fbe:	2303      	movs	r3, #3
 8006fc0:	e356      	b.n	8007670 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006fc2:	4b53      	ldr	r3, [pc, #332]	@ (8007110 <HAL_RCC_OscConfig+0x244>)
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d0f0      	beq.n	8006fb0 <HAL_RCC_OscConfig+0xe4>
 8006fce:	e014      	b.n	8006ffa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006fd0:	f7fb fb42 	bl	8002658 <HAL_GetTick>
 8006fd4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006fd6:	e008      	b.n	8006fea <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006fd8:	f7fb fb3e 	bl	8002658 <HAL_GetTick>
 8006fdc:	4602      	mov	r2, r0
 8006fde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fe0:	1ad3      	subs	r3, r2, r3
 8006fe2:	2b64      	cmp	r3, #100	@ 0x64
 8006fe4:	d901      	bls.n	8006fea <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8006fe6:	2303      	movs	r3, #3
 8006fe8:	e342      	b.n	8007670 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006fea:	4b49      	ldr	r3, [pc, #292]	@ (8007110 <HAL_RCC_OscConfig+0x244>)
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d1f0      	bne.n	8006fd8 <HAL_RCC_OscConfig+0x10c>
 8006ff6:	e000      	b.n	8006ffa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006ff8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	f003 0302 	and.w	r3, r3, #2
 8007002:	2b00      	cmp	r3, #0
 8007004:	f000 808c 	beq.w	8007120 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007008:	4b41      	ldr	r3, [pc, #260]	@ (8007110 <HAL_RCC_OscConfig+0x244>)
 800700a:	691b      	ldr	r3, [r3, #16]
 800700c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007010:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007012:	4b3f      	ldr	r3, [pc, #252]	@ (8007110 <HAL_RCC_OscConfig+0x244>)
 8007014:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007016:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8007018:	6a3b      	ldr	r3, [r7, #32]
 800701a:	2b00      	cmp	r3, #0
 800701c:	d007      	beq.n	800702e <HAL_RCC_OscConfig+0x162>
 800701e:	6a3b      	ldr	r3, [r7, #32]
 8007020:	2b18      	cmp	r3, #24
 8007022:	d137      	bne.n	8007094 <HAL_RCC_OscConfig+0x1c8>
 8007024:	69fb      	ldr	r3, [r7, #28]
 8007026:	f003 0303 	and.w	r3, r3, #3
 800702a:	2b00      	cmp	r3, #0
 800702c:	d132      	bne.n	8007094 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800702e:	4b38      	ldr	r3, [pc, #224]	@ (8007110 <HAL_RCC_OscConfig+0x244>)
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	f003 0304 	and.w	r3, r3, #4
 8007036:	2b00      	cmp	r3, #0
 8007038:	d005      	beq.n	8007046 <HAL_RCC_OscConfig+0x17a>
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	68db      	ldr	r3, [r3, #12]
 800703e:	2b00      	cmp	r3, #0
 8007040:	d101      	bne.n	8007046 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8007042:	2301      	movs	r3, #1
 8007044:	e314      	b.n	8007670 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8007046:	4b32      	ldr	r3, [pc, #200]	@ (8007110 <HAL_RCC_OscConfig+0x244>)
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	f023 0219 	bic.w	r2, r3, #25
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	68db      	ldr	r3, [r3, #12]
 8007052:	492f      	ldr	r1, [pc, #188]	@ (8007110 <HAL_RCC_OscConfig+0x244>)
 8007054:	4313      	orrs	r3, r2
 8007056:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007058:	f7fb fafe 	bl	8002658 <HAL_GetTick>
 800705c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800705e:	e008      	b.n	8007072 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007060:	f7fb fafa 	bl	8002658 <HAL_GetTick>
 8007064:	4602      	mov	r2, r0
 8007066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007068:	1ad3      	subs	r3, r2, r3
 800706a:	2b02      	cmp	r3, #2
 800706c:	d901      	bls.n	8007072 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800706e:	2303      	movs	r3, #3
 8007070:	e2fe      	b.n	8007670 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007072:	4b27      	ldr	r3, [pc, #156]	@ (8007110 <HAL_RCC_OscConfig+0x244>)
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	f003 0304 	and.w	r3, r3, #4
 800707a:	2b00      	cmp	r3, #0
 800707c:	d0f0      	beq.n	8007060 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800707e:	4b24      	ldr	r3, [pc, #144]	@ (8007110 <HAL_RCC_OscConfig+0x244>)
 8007080:	685b      	ldr	r3, [r3, #4]
 8007082:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	691b      	ldr	r3, [r3, #16]
 800708a:	061b      	lsls	r3, r3, #24
 800708c:	4920      	ldr	r1, [pc, #128]	@ (8007110 <HAL_RCC_OscConfig+0x244>)
 800708e:	4313      	orrs	r3, r2
 8007090:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007092:	e045      	b.n	8007120 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	68db      	ldr	r3, [r3, #12]
 8007098:	2b00      	cmp	r3, #0
 800709a:	d026      	beq.n	80070ea <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800709c:	4b1c      	ldr	r3, [pc, #112]	@ (8007110 <HAL_RCC_OscConfig+0x244>)
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	f023 0219 	bic.w	r2, r3, #25
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	68db      	ldr	r3, [r3, #12]
 80070a8:	4919      	ldr	r1, [pc, #100]	@ (8007110 <HAL_RCC_OscConfig+0x244>)
 80070aa:	4313      	orrs	r3, r2
 80070ac:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80070ae:	f7fb fad3 	bl	8002658 <HAL_GetTick>
 80070b2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80070b4:	e008      	b.n	80070c8 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80070b6:	f7fb facf 	bl	8002658 <HAL_GetTick>
 80070ba:	4602      	mov	r2, r0
 80070bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070be:	1ad3      	subs	r3, r2, r3
 80070c0:	2b02      	cmp	r3, #2
 80070c2:	d901      	bls.n	80070c8 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80070c4:	2303      	movs	r3, #3
 80070c6:	e2d3      	b.n	8007670 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80070c8:	4b11      	ldr	r3, [pc, #68]	@ (8007110 <HAL_RCC_OscConfig+0x244>)
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	f003 0304 	and.w	r3, r3, #4
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d0f0      	beq.n	80070b6 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80070d4:	4b0e      	ldr	r3, [pc, #56]	@ (8007110 <HAL_RCC_OscConfig+0x244>)
 80070d6:	685b      	ldr	r3, [r3, #4]
 80070d8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	691b      	ldr	r3, [r3, #16]
 80070e0:	061b      	lsls	r3, r3, #24
 80070e2:	490b      	ldr	r1, [pc, #44]	@ (8007110 <HAL_RCC_OscConfig+0x244>)
 80070e4:	4313      	orrs	r3, r2
 80070e6:	604b      	str	r3, [r1, #4]
 80070e8:	e01a      	b.n	8007120 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80070ea:	4b09      	ldr	r3, [pc, #36]	@ (8007110 <HAL_RCC_OscConfig+0x244>)
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	4a08      	ldr	r2, [pc, #32]	@ (8007110 <HAL_RCC_OscConfig+0x244>)
 80070f0:	f023 0301 	bic.w	r3, r3, #1
 80070f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80070f6:	f7fb faaf 	bl	8002658 <HAL_GetTick>
 80070fa:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80070fc:	e00a      	b.n	8007114 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80070fe:	f7fb faab 	bl	8002658 <HAL_GetTick>
 8007102:	4602      	mov	r2, r0
 8007104:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007106:	1ad3      	subs	r3, r2, r3
 8007108:	2b02      	cmp	r3, #2
 800710a:	d903      	bls.n	8007114 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 800710c:	2303      	movs	r3, #3
 800710e:	e2af      	b.n	8007670 <HAL_RCC_OscConfig+0x7a4>
 8007110:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007114:	4b96      	ldr	r3, [pc, #600]	@ (8007370 <HAL_RCC_OscConfig+0x4a4>)
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	f003 0304 	and.w	r3, r3, #4
 800711c:	2b00      	cmp	r3, #0
 800711e:	d1ee      	bne.n	80070fe <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	f003 0310 	and.w	r3, r3, #16
 8007128:	2b00      	cmp	r3, #0
 800712a:	d06a      	beq.n	8007202 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800712c:	4b90      	ldr	r3, [pc, #576]	@ (8007370 <HAL_RCC_OscConfig+0x4a4>)
 800712e:	691b      	ldr	r3, [r3, #16]
 8007130:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007134:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007136:	4b8e      	ldr	r3, [pc, #568]	@ (8007370 <HAL_RCC_OscConfig+0x4a4>)
 8007138:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800713a:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800713c:	69bb      	ldr	r3, [r7, #24]
 800713e:	2b08      	cmp	r3, #8
 8007140:	d007      	beq.n	8007152 <HAL_RCC_OscConfig+0x286>
 8007142:	69bb      	ldr	r3, [r7, #24]
 8007144:	2b18      	cmp	r3, #24
 8007146:	d11b      	bne.n	8007180 <HAL_RCC_OscConfig+0x2b4>
 8007148:	697b      	ldr	r3, [r7, #20]
 800714a:	f003 0303 	and.w	r3, r3, #3
 800714e:	2b01      	cmp	r3, #1
 8007150:	d116      	bne.n	8007180 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8007152:	4b87      	ldr	r3, [pc, #540]	@ (8007370 <HAL_RCC_OscConfig+0x4a4>)
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800715a:	2b00      	cmp	r3, #0
 800715c:	d005      	beq.n	800716a <HAL_RCC_OscConfig+0x29e>
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	69db      	ldr	r3, [r3, #28]
 8007162:	2b80      	cmp	r3, #128	@ 0x80
 8007164:	d001      	beq.n	800716a <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8007166:	2301      	movs	r3, #1
 8007168:	e282      	b.n	8007670 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800716a:	4b81      	ldr	r3, [pc, #516]	@ (8007370 <HAL_RCC_OscConfig+0x4a4>)
 800716c:	68db      	ldr	r3, [r3, #12]
 800716e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	6a1b      	ldr	r3, [r3, #32]
 8007176:	061b      	lsls	r3, r3, #24
 8007178:	497d      	ldr	r1, [pc, #500]	@ (8007370 <HAL_RCC_OscConfig+0x4a4>)
 800717a:	4313      	orrs	r3, r2
 800717c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800717e:	e040      	b.n	8007202 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	69db      	ldr	r3, [r3, #28]
 8007184:	2b00      	cmp	r3, #0
 8007186:	d023      	beq.n	80071d0 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8007188:	4b79      	ldr	r3, [pc, #484]	@ (8007370 <HAL_RCC_OscConfig+0x4a4>)
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	4a78      	ldr	r2, [pc, #480]	@ (8007370 <HAL_RCC_OscConfig+0x4a4>)
 800718e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007192:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007194:	f7fb fa60 	bl	8002658 <HAL_GetTick>
 8007198:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800719a:	e008      	b.n	80071ae <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800719c:	f7fb fa5c 	bl	8002658 <HAL_GetTick>
 80071a0:	4602      	mov	r2, r0
 80071a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071a4:	1ad3      	subs	r3, r2, r3
 80071a6:	2b02      	cmp	r3, #2
 80071a8:	d901      	bls.n	80071ae <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80071aa:	2303      	movs	r3, #3
 80071ac:	e260      	b.n	8007670 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80071ae:	4b70      	ldr	r3, [pc, #448]	@ (8007370 <HAL_RCC_OscConfig+0x4a4>)
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d0f0      	beq.n	800719c <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80071ba:	4b6d      	ldr	r3, [pc, #436]	@ (8007370 <HAL_RCC_OscConfig+0x4a4>)
 80071bc:	68db      	ldr	r3, [r3, #12]
 80071be:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	6a1b      	ldr	r3, [r3, #32]
 80071c6:	061b      	lsls	r3, r3, #24
 80071c8:	4969      	ldr	r1, [pc, #420]	@ (8007370 <HAL_RCC_OscConfig+0x4a4>)
 80071ca:	4313      	orrs	r3, r2
 80071cc:	60cb      	str	r3, [r1, #12]
 80071ce:	e018      	b.n	8007202 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80071d0:	4b67      	ldr	r3, [pc, #412]	@ (8007370 <HAL_RCC_OscConfig+0x4a4>)
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	4a66      	ldr	r2, [pc, #408]	@ (8007370 <HAL_RCC_OscConfig+0x4a4>)
 80071d6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80071da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80071dc:	f7fb fa3c 	bl	8002658 <HAL_GetTick>
 80071e0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80071e2:	e008      	b.n	80071f6 <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80071e4:	f7fb fa38 	bl	8002658 <HAL_GetTick>
 80071e8:	4602      	mov	r2, r0
 80071ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071ec:	1ad3      	subs	r3, r2, r3
 80071ee:	2b02      	cmp	r3, #2
 80071f0:	d901      	bls.n	80071f6 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 80071f2:	2303      	movs	r3, #3
 80071f4:	e23c      	b.n	8007670 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80071f6:	4b5e      	ldr	r3, [pc, #376]	@ (8007370 <HAL_RCC_OscConfig+0x4a4>)
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d1f0      	bne.n	80071e4 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	f003 0308 	and.w	r3, r3, #8
 800720a:	2b00      	cmp	r3, #0
 800720c:	d036      	beq.n	800727c <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	695b      	ldr	r3, [r3, #20]
 8007212:	2b00      	cmp	r3, #0
 8007214:	d019      	beq.n	800724a <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007216:	4b56      	ldr	r3, [pc, #344]	@ (8007370 <HAL_RCC_OscConfig+0x4a4>)
 8007218:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800721a:	4a55      	ldr	r2, [pc, #340]	@ (8007370 <HAL_RCC_OscConfig+0x4a4>)
 800721c:	f043 0301 	orr.w	r3, r3, #1
 8007220:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007222:	f7fb fa19 	bl	8002658 <HAL_GetTick>
 8007226:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007228:	e008      	b.n	800723c <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800722a:	f7fb fa15 	bl	8002658 <HAL_GetTick>
 800722e:	4602      	mov	r2, r0
 8007230:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007232:	1ad3      	subs	r3, r2, r3
 8007234:	2b02      	cmp	r3, #2
 8007236:	d901      	bls.n	800723c <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8007238:	2303      	movs	r3, #3
 800723a:	e219      	b.n	8007670 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800723c:	4b4c      	ldr	r3, [pc, #304]	@ (8007370 <HAL_RCC_OscConfig+0x4a4>)
 800723e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007240:	f003 0302 	and.w	r3, r3, #2
 8007244:	2b00      	cmp	r3, #0
 8007246:	d0f0      	beq.n	800722a <HAL_RCC_OscConfig+0x35e>
 8007248:	e018      	b.n	800727c <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800724a:	4b49      	ldr	r3, [pc, #292]	@ (8007370 <HAL_RCC_OscConfig+0x4a4>)
 800724c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800724e:	4a48      	ldr	r2, [pc, #288]	@ (8007370 <HAL_RCC_OscConfig+0x4a4>)
 8007250:	f023 0301 	bic.w	r3, r3, #1
 8007254:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007256:	f7fb f9ff 	bl	8002658 <HAL_GetTick>
 800725a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800725c:	e008      	b.n	8007270 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800725e:	f7fb f9fb 	bl	8002658 <HAL_GetTick>
 8007262:	4602      	mov	r2, r0
 8007264:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007266:	1ad3      	subs	r3, r2, r3
 8007268:	2b02      	cmp	r3, #2
 800726a:	d901      	bls.n	8007270 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 800726c:	2303      	movs	r3, #3
 800726e:	e1ff      	b.n	8007670 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007270:	4b3f      	ldr	r3, [pc, #252]	@ (8007370 <HAL_RCC_OscConfig+0x4a4>)
 8007272:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007274:	f003 0302 	and.w	r3, r3, #2
 8007278:	2b00      	cmp	r3, #0
 800727a:	d1f0      	bne.n	800725e <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	f003 0320 	and.w	r3, r3, #32
 8007284:	2b00      	cmp	r3, #0
 8007286:	d036      	beq.n	80072f6 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	699b      	ldr	r3, [r3, #24]
 800728c:	2b00      	cmp	r3, #0
 800728e:	d019      	beq.n	80072c4 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007290:	4b37      	ldr	r3, [pc, #220]	@ (8007370 <HAL_RCC_OscConfig+0x4a4>)
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	4a36      	ldr	r2, [pc, #216]	@ (8007370 <HAL_RCC_OscConfig+0x4a4>)
 8007296:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800729a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800729c:	f7fb f9dc 	bl	8002658 <HAL_GetTick>
 80072a0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80072a2:	e008      	b.n	80072b6 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80072a4:	f7fb f9d8 	bl	8002658 <HAL_GetTick>
 80072a8:	4602      	mov	r2, r0
 80072aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072ac:	1ad3      	subs	r3, r2, r3
 80072ae:	2b02      	cmp	r3, #2
 80072b0:	d901      	bls.n	80072b6 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 80072b2:	2303      	movs	r3, #3
 80072b4:	e1dc      	b.n	8007670 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80072b6:	4b2e      	ldr	r3, [pc, #184]	@ (8007370 <HAL_RCC_OscConfig+0x4a4>)
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d0f0      	beq.n	80072a4 <HAL_RCC_OscConfig+0x3d8>
 80072c2:	e018      	b.n	80072f6 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80072c4:	4b2a      	ldr	r3, [pc, #168]	@ (8007370 <HAL_RCC_OscConfig+0x4a4>)
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	4a29      	ldr	r2, [pc, #164]	@ (8007370 <HAL_RCC_OscConfig+0x4a4>)
 80072ca:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80072ce:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80072d0:	f7fb f9c2 	bl	8002658 <HAL_GetTick>
 80072d4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80072d6:	e008      	b.n	80072ea <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80072d8:	f7fb f9be 	bl	8002658 <HAL_GetTick>
 80072dc:	4602      	mov	r2, r0
 80072de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072e0:	1ad3      	subs	r3, r2, r3
 80072e2:	2b02      	cmp	r3, #2
 80072e4:	d901      	bls.n	80072ea <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 80072e6:	2303      	movs	r3, #3
 80072e8:	e1c2      	b.n	8007670 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80072ea:	4b21      	ldr	r3, [pc, #132]	@ (8007370 <HAL_RCC_OscConfig+0x4a4>)
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d1f0      	bne.n	80072d8 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	f003 0304 	and.w	r3, r3, #4
 80072fe:	2b00      	cmp	r3, #0
 8007300:	f000 8086 	beq.w	8007410 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8007304:	4b1b      	ldr	r3, [pc, #108]	@ (8007374 <HAL_RCC_OscConfig+0x4a8>)
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	4a1a      	ldr	r2, [pc, #104]	@ (8007374 <HAL_RCC_OscConfig+0x4a8>)
 800730a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800730e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007310:	f7fb f9a2 	bl	8002658 <HAL_GetTick>
 8007314:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007316:	e008      	b.n	800732a <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007318:	f7fb f99e 	bl	8002658 <HAL_GetTick>
 800731c:	4602      	mov	r2, r0
 800731e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007320:	1ad3      	subs	r3, r2, r3
 8007322:	2b64      	cmp	r3, #100	@ 0x64
 8007324:	d901      	bls.n	800732a <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8007326:	2303      	movs	r3, #3
 8007328:	e1a2      	b.n	8007670 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800732a:	4b12      	ldr	r3, [pc, #72]	@ (8007374 <HAL_RCC_OscConfig+0x4a8>)
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007332:	2b00      	cmp	r3, #0
 8007334:	d0f0      	beq.n	8007318 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	689b      	ldr	r3, [r3, #8]
 800733a:	2b01      	cmp	r3, #1
 800733c:	d106      	bne.n	800734c <HAL_RCC_OscConfig+0x480>
 800733e:	4b0c      	ldr	r3, [pc, #48]	@ (8007370 <HAL_RCC_OscConfig+0x4a4>)
 8007340:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007342:	4a0b      	ldr	r2, [pc, #44]	@ (8007370 <HAL_RCC_OscConfig+0x4a4>)
 8007344:	f043 0301 	orr.w	r3, r3, #1
 8007348:	6713      	str	r3, [r2, #112]	@ 0x70
 800734a:	e032      	b.n	80073b2 <HAL_RCC_OscConfig+0x4e6>
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	689b      	ldr	r3, [r3, #8]
 8007350:	2b00      	cmp	r3, #0
 8007352:	d111      	bne.n	8007378 <HAL_RCC_OscConfig+0x4ac>
 8007354:	4b06      	ldr	r3, [pc, #24]	@ (8007370 <HAL_RCC_OscConfig+0x4a4>)
 8007356:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007358:	4a05      	ldr	r2, [pc, #20]	@ (8007370 <HAL_RCC_OscConfig+0x4a4>)
 800735a:	f023 0301 	bic.w	r3, r3, #1
 800735e:	6713      	str	r3, [r2, #112]	@ 0x70
 8007360:	4b03      	ldr	r3, [pc, #12]	@ (8007370 <HAL_RCC_OscConfig+0x4a4>)
 8007362:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007364:	4a02      	ldr	r2, [pc, #8]	@ (8007370 <HAL_RCC_OscConfig+0x4a4>)
 8007366:	f023 0304 	bic.w	r3, r3, #4
 800736a:	6713      	str	r3, [r2, #112]	@ 0x70
 800736c:	e021      	b.n	80073b2 <HAL_RCC_OscConfig+0x4e6>
 800736e:	bf00      	nop
 8007370:	58024400 	.word	0x58024400
 8007374:	58024800 	.word	0x58024800
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	689b      	ldr	r3, [r3, #8]
 800737c:	2b05      	cmp	r3, #5
 800737e:	d10c      	bne.n	800739a <HAL_RCC_OscConfig+0x4ce>
 8007380:	4b83      	ldr	r3, [pc, #524]	@ (8007590 <HAL_RCC_OscConfig+0x6c4>)
 8007382:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007384:	4a82      	ldr	r2, [pc, #520]	@ (8007590 <HAL_RCC_OscConfig+0x6c4>)
 8007386:	f043 0304 	orr.w	r3, r3, #4
 800738a:	6713      	str	r3, [r2, #112]	@ 0x70
 800738c:	4b80      	ldr	r3, [pc, #512]	@ (8007590 <HAL_RCC_OscConfig+0x6c4>)
 800738e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007390:	4a7f      	ldr	r2, [pc, #508]	@ (8007590 <HAL_RCC_OscConfig+0x6c4>)
 8007392:	f043 0301 	orr.w	r3, r3, #1
 8007396:	6713      	str	r3, [r2, #112]	@ 0x70
 8007398:	e00b      	b.n	80073b2 <HAL_RCC_OscConfig+0x4e6>
 800739a:	4b7d      	ldr	r3, [pc, #500]	@ (8007590 <HAL_RCC_OscConfig+0x6c4>)
 800739c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800739e:	4a7c      	ldr	r2, [pc, #496]	@ (8007590 <HAL_RCC_OscConfig+0x6c4>)
 80073a0:	f023 0301 	bic.w	r3, r3, #1
 80073a4:	6713      	str	r3, [r2, #112]	@ 0x70
 80073a6:	4b7a      	ldr	r3, [pc, #488]	@ (8007590 <HAL_RCC_OscConfig+0x6c4>)
 80073a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80073aa:	4a79      	ldr	r2, [pc, #484]	@ (8007590 <HAL_RCC_OscConfig+0x6c4>)
 80073ac:	f023 0304 	bic.w	r3, r3, #4
 80073b0:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	689b      	ldr	r3, [r3, #8]
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d015      	beq.n	80073e6 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80073ba:	f7fb f94d 	bl	8002658 <HAL_GetTick>
 80073be:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80073c0:	e00a      	b.n	80073d8 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80073c2:	f7fb f949 	bl	8002658 <HAL_GetTick>
 80073c6:	4602      	mov	r2, r0
 80073c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073ca:	1ad3      	subs	r3, r2, r3
 80073cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80073d0:	4293      	cmp	r3, r2
 80073d2:	d901      	bls.n	80073d8 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 80073d4:	2303      	movs	r3, #3
 80073d6:	e14b      	b.n	8007670 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80073d8:	4b6d      	ldr	r3, [pc, #436]	@ (8007590 <HAL_RCC_OscConfig+0x6c4>)
 80073da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80073dc:	f003 0302 	and.w	r3, r3, #2
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d0ee      	beq.n	80073c2 <HAL_RCC_OscConfig+0x4f6>
 80073e4:	e014      	b.n	8007410 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80073e6:	f7fb f937 	bl	8002658 <HAL_GetTick>
 80073ea:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80073ec:	e00a      	b.n	8007404 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80073ee:	f7fb f933 	bl	8002658 <HAL_GetTick>
 80073f2:	4602      	mov	r2, r0
 80073f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073f6:	1ad3      	subs	r3, r2, r3
 80073f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80073fc:	4293      	cmp	r3, r2
 80073fe:	d901      	bls.n	8007404 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8007400:	2303      	movs	r3, #3
 8007402:	e135      	b.n	8007670 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007404:	4b62      	ldr	r3, [pc, #392]	@ (8007590 <HAL_RCC_OscConfig+0x6c4>)
 8007406:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007408:	f003 0302 	and.w	r3, r3, #2
 800740c:	2b00      	cmp	r3, #0
 800740e:	d1ee      	bne.n	80073ee <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007414:	2b00      	cmp	r3, #0
 8007416:	f000 812a 	beq.w	800766e <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800741a:	4b5d      	ldr	r3, [pc, #372]	@ (8007590 <HAL_RCC_OscConfig+0x6c4>)
 800741c:	691b      	ldr	r3, [r3, #16]
 800741e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007422:	2b18      	cmp	r3, #24
 8007424:	f000 80ba 	beq.w	800759c <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800742c:	2b02      	cmp	r3, #2
 800742e:	f040 8095 	bne.w	800755c <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007432:	4b57      	ldr	r3, [pc, #348]	@ (8007590 <HAL_RCC_OscConfig+0x6c4>)
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	4a56      	ldr	r2, [pc, #344]	@ (8007590 <HAL_RCC_OscConfig+0x6c4>)
 8007438:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800743c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800743e:	f7fb f90b 	bl	8002658 <HAL_GetTick>
 8007442:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007444:	e008      	b.n	8007458 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007446:	f7fb f907 	bl	8002658 <HAL_GetTick>
 800744a:	4602      	mov	r2, r0
 800744c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800744e:	1ad3      	subs	r3, r2, r3
 8007450:	2b02      	cmp	r3, #2
 8007452:	d901      	bls.n	8007458 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8007454:	2303      	movs	r3, #3
 8007456:	e10b      	b.n	8007670 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007458:	4b4d      	ldr	r3, [pc, #308]	@ (8007590 <HAL_RCC_OscConfig+0x6c4>)
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007460:	2b00      	cmp	r3, #0
 8007462:	d1f0      	bne.n	8007446 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007464:	4b4a      	ldr	r3, [pc, #296]	@ (8007590 <HAL_RCC_OscConfig+0x6c4>)
 8007466:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007468:	4b4a      	ldr	r3, [pc, #296]	@ (8007594 <HAL_RCC_OscConfig+0x6c8>)
 800746a:	4013      	ands	r3, r2
 800746c:	687a      	ldr	r2, [r7, #4]
 800746e:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8007470:	687a      	ldr	r2, [r7, #4]
 8007472:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8007474:	0112      	lsls	r2, r2, #4
 8007476:	430a      	orrs	r2, r1
 8007478:	4945      	ldr	r1, [pc, #276]	@ (8007590 <HAL_RCC_OscConfig+0x6c4>)
 800747a:	4313      	orrs	r3, r2
 800747c:	628b      	str	r3, [r1, #40]	@ 0x28
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007482:	3b01      	subs	r3, #1
 8007484:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800748c:	3b01      	subs	r3, #1
 800748e:	025b      	lsls	r3, r3, #9
 8007490:	b29b      	uxth	r3, r3
 8007492:	431a      	orrs	r2, r3
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007498:	3b01      	subs	r3, #1
 800749a:	041b      	lsls	r3, r3, #16
 800749c:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80074a0:	431a      	orrs	r2, r3
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074a6:	3b01      	subs	r3, #1
 80074a8:	061b      	lsls	r3, r3, #24
 80074aa:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80074ae:	4938      	ldr	r1, [pc, #224]	@ (8007590 <HAL_RCC_OscConfig+0x6c4>)
 80074b0:	4313      	orrs	r3, r2
 80074b2:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80074b4:	4b36      	ldr	r3, [pc, #216]	@ (8007590 <HAL_RCC_OscConfig+0x6c4>)
 80074b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074b8:	4a35      	ldr	r2, [pc, #212]	@ (8007590 <HAL_RCC_OscConfig+0x6c4>)
 80074ba:	f023 0301 	bic.w	r3, r3, #1
 80074be:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80074c0:	4b33      	ldr	r3, [pc, #204]	@ (8007590 <HAL_RCC_OscConfig+0x6c4>)
 80074c2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80074c4:	4b34      	ldr	r3, [pc, #208]	@ (8007598 <HAL_RCC_OscConfig+0x6cc>)
 80074c6:	4013      	ands	r3, r2
 80074c8:	687a      	ldr	r2, [r7, #4]
 80074ca:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80074cc:	00d2      	lsls	r2, r2, #3
 80074ce:	4930      	ldr	r1, [pc, #192]	@ (8007590 <HAL_RCC_OscConfig+0x6c4>)
 80074d0:	4313      	orrs	r3, r2
 80074d2:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80074d4:	4b2e      	ldr	r3, [pc, #184]	@ (8007590 <HAL_RCC_OscConfig+0x6c4>)
 80074d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074d8:	f023 020c 	bic.w	r2, r3, #12
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074e0:	492b      	ldr	r1, [pc, #172]	@ (8007590 <HAL_RCC_OscConfig+0x6c4>)
 80074e2:	4313      	orrs	r3, r2
 80074e4:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80074e6:	4b2a      	ldr	r3, [pc, #168]	@ (8007590 <HAL_RCC_OscConfig+0x6c4>)
 80074e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074ea:	f023 0202 	bic.w	r2, r3, #2
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80074f2:	4927      	ldr	r1, [pc, #156]	@ (8007590 <HAL_RCC_OscConfig+0x6c4>)
 80074f4:	4313      	orrs	r3, r2
 80074f6:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80074f8:	4b25      	ldr	r3, [pc, #148]	@ (8007590 <HAL_RCC_OscConfig+0x6c4>)
 80074fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074fc:	4a24      	ldr	r2, [pc, #144]	@ (8007590 <HAL_RCC_OscConfig+0x6c4>)
 80074fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007502:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007504:	4b22      	ldr	r3, [pc, #136]	@ (8007590 <HAL_RCC_OscConfig+0x6c4>)
 8007506:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007508:	4a21      	ldr	r2, [pc, #132]	@ (8007590 <HAL_RCC_OscConfig+0x6c4>)
 800750a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800750e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8007510:	4b1f      	ldr	r3, [pc, #124]	@ (8007590 <HAL_RCC_OscConfig+0x6c4>)
 8007512:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007514:	4a1e      	ldr	r2, [pc, #120]	@ (8007590 <HAL_RCC_OscConfig+0x6c4>)
 8007516:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800751a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800751c:	4b1c      	ldr	r3, [pc, #112]	@ (8007590 <HAL_RCC_OscConfig+0x6c4>)
 800751e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007520:	4a1b      	ldr	r2, [pc, #108]	@ (8007590 <HAL_RCC_OscConfig+0x6c4>)
 8007522:	f043 0301 	orr.w	r3, r3, #1
 8007526:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007528:	4b19      	ldr	r3, [pc, #100]	@ (8007590 <HAL_RCC_OscConfig+0x6c4>)
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	4a18      	ldr	r2, [pc, #96]	@ (8007590 <HAL_RCC_OscConfig+0x6c4>)
 800752e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007532:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007534:	f7fb f890 	bl	8002658 <HAL_GetTick>
 8007538:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800753a:	e008      	b.n	800754e <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800753c:	f7fb f88c 	bl	8002658 <HAL_GetTick>
 8007540:	4602      	mov	r2, r0
 8007542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007544:	1ad3      	subs	r3, r2, r3
 8007546:	2b02      	cmp	r3, #2
 8007548:	d901      	bls.n	800754e <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 800754a:	2303      	movs	r3, #3
 800754c:	e090      	b.n	8007670 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800754e:	4b10      	ldr	r3, [pc, #64]	@ (8007590 <HAL_RCC_OscConfig+0x6c4>)
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007556:	2b00      	cmp	r3, #0
 8007558:	d0f0      	beq.n	800753c <HAL_RCC_OscConfig+0x670>
 800755a:	e088      	b.n	800766e <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800755c:	4b0c      	ldr	r3, [pc, #48]	@ (8007590 <HAL_RCC_OscConfig+0x6c4>)
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	4a0b      	ldr	r2, [pc, #44]	@ (8007590 <HAL_RCC_OscConfig+0x6c4>)
 8007562:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007566:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007568:	f7fb f876 	bl	8002658 <HAL_GetTick>
 800756c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800756e:	e008      	b.n	8007582 <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007570:	f7fb f872 	bl	8002658 <HAL_GetTick>
 8007574:	4602      	mov	r2, r0
 8007576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007578:	1ad3      	subs	r3, r2, r3
 800757a:	2b02      	cmp	r3, #2
 800757c:	d901      	bls.n	8007582 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 800757e:	2303      	movs	r3, #3
 8007580:	e076      	b.n	8007670 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007582:	4b03      	ldr	r3, [pc, #12]	@ (8007590 <HAL_RCC_OscConfig+0x6c4>)
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800758a:	2b00      	cmp	r3, #0
 800758c:	d1f0      	bne.n	8007570 <HAL_RCC_OscConfig+0x6a4>
 800758e:	e06e      	b.n	800766e <HAL_RCC_OscConfig+0x7a2>
 8007590:	58024400 	.word	0x58024400
 8007594:	fffffc0c 	.word	0xfffffc0c
 8007598:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800759c:	4b36      	ldr	r3, [pc, #216]	@ (8007678 <HAL_RCC_OscConfig+0x7ac>)
 800759e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075a0:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80075a2:	4b35      	ldr	r3, [pc, #212]	@ (8007678 <HAL_RCC_OscConfig+0x7ac>)
 80075a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075a6:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075ac:	2b01      	cmp	r3, #1
 80075ae:	d031      	beq.n	8007614 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80075b0:	693b      	ldr	r3, [r7, #16]
 80075b2:	f003 0203 	and.w	r2, r3, #3
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80075ba:	429a      	cmp	r2, r3
 80075bc:	d12a      	bne.n	8007614 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80075be:	693b      	ldr	r3, [r7, #16]
 80075c0:	091b      	lsrs	r3, r3, #4
 80075c2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80075ca:	429a      	cmp	r2, r3
 80075cc:	d122      	bne.n	8007614 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075d8:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80075da:	429a      	cmp	r2, r3
 80075dc:	d11a      	bne.n	8007614 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	0a5b      	lsrs	r3, r3, #9
 80075e2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80075ea:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80075ec:	429a      	cmp	r2, r3
 80075ee:	d111      	bne.n	8007614 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	0c1b      	lsrs	r3, r3, #16
 80075f4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075fc:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80075fe:	429a      	cmp	r2, r3
 8007600:	d108      	bne.n	8007614 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	0e1b      	lsrs	r3, r3, #24
 8007606:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800760e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007610:	429a      	cmp	r2, r3
 8007612:	d001      	beq.n	8007618 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8007614:	2301      	movs	r3, #1
 8007616:	e02b      	b.n	8007670 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8007618:	4b17      	ldr	r3, [pc, #92]	@ (8007678 <HAL_RCC_OscConfig+0x7ac>)
 800761a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800761c:	08db      	lsrs	r3, r3, #3
 800761e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007622:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007628:	693a      	ldr	r2, [r7, #16]
 800762a:	429a      	cmp	r2, r3
 800762c:	d01f      	beq.n	800766e <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800762e:	4b12      	ldr	r3, [pc, #72]	@ (8007678 <HAL_RCC_OscConfig+0x7ac>)
 8007630:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007632:	4a11      	ldr	r2, [pc, #68]	@ (8007678 <HAL_RCC_OscConfig+0x7ac>)
 8007634:	f023 0301 	bic.w	r3, r3, #1
 8007638:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800763a:	f7fb f80d 	bl	8002658 <HAL_GetTick>
 800763e:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8007640:	bf00      	nop
 8007642:	f7fb f809 	bl	8002658 <HAL_GetTick>
 8007646:	4602      	mov	r2, r0
 8007648:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800764a:	4293      	cmp	r3, r2
 800764c:	d0f9      	beq.n	8007642 <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800764e:	4b0a      	ldr	r3, [pc, #40]	@ (8007678 <HAL_RCC_OscConfig+0x7ac>)
 8007650:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007652:	4b0a      	ldr	r3, [pc, #40]	@ (800767c <HAL_RCC_OscConfig+0x7b0>)
 8007654:	4013      	ands	r3, r2
 8007656:	687a      	ldr	r2, [r7, #4]
 8007658:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800765a:	00d2      	lsls	r2, r2, #3
 800765c:	4906      	ldr	r1, [pc, #24]	@ (8007678 <HAL_RCC_OscConfig+0x7ac>)
 800765e:	4313      	orrs	r3, r2
 8007660:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8007662:	4b05      	ldr	r3, [pc, #20]	@ (8007678 <HAL_RCC_OscConfig+0x7ac>)
 8007664:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007666:	4a04      	ldr	r2, [pc, #16]	@ (8007678 <HAL_RCC_OscConfig+0x7ac>)
 8007668:	f043 0301 	orr.w	r3, r3, #1
 800766c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800766e:	2300      	movs	r3, #0
}
 8007670:	4618      	mov	r0, r3
 8007672:	3730      	adds	r7, #48	@ 0x30
 8007674:	46bd      	mov	sp, r7
 8007676:	bd80      	pop	{r7, pc}
 8007678:	58024400 	.word	0x58024400
 800767c:	ffff0007 	.word	0xffff0007

08007680 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007680:	b580      	push	{r7, lr}
 8007682:	b086      	sub	sp, #24
 8007684:	af00      	add	r7, sp, #0
 8007686:	6078      	str	r0, [r7, #4]
 8007688:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	2b00      	cmp	r3, #0
 800768e:	d101      	bne.n	8007694 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007690:	2301      	movs	r3, #1
 8007692:	e19c      	b.n	80079ce <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007694:	4b8a      	ldr	r3, [pc, #552]	@ (80078c0 <HAL_RCC_ClockConfig+0x240>)
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	f003 030f 	and.w	r3, r3, #15
 800769c:	683a      	ldr	r2, [r7, #0]
 800769e:	429a      	cmp	r2, r3
 80076a0:	d910      	bls.n	80076c4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80076a2:	4b87      	ldr	r3, [pc, #540]	@ (80078c0 <HAL_RCC_ClockConfig+0x240>)
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	f023 020f 	bic.w	r2, r3, #15
 80076aa:	4985      	ldr	r1, [pc, #532]	@ (80078c0 <HAL_RCC_ClockConfig+0x240>)
 80076ac:	683b      	ldr	r3, [r7, #0]
 80076ae:	4313      	orrs	r3, r2
 80076b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80076b2:	4b83      	ldr	r3, [pc, #524]	@ (80078c0 <HAL_RCC_ClockConfig+0x240>)
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	f003 030f 	and.w	r3, r3, #15
 80076ba:	683a      	ldr	r2, [r7, #0]
 80076bc:	429a      	cmp	r2, r3
 80076be:	d001      	beq.n	80076c4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80076c0:	2301      	movs	r3, #1
 80076c2:	e184      	b.n	80079ce <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	f003 0304 	and.w	r3, r3, #4
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d010      	beq.n	80076f2 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	691a      	ldr	r2, [r3, #16]
 80076d4:	4b7b      	ldr	r3, [pc, #492]	@ (80078c4 <HAL_RCC_ClockConfig+0x244>)
 80076d6:	699b      	ldr	r3, [r3, #24]
 80076d8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80076dc:	429a      	cmp	r2, r3
 80076de:	d908      	bls.n	80076f2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80076e0:	4b78      	ldr	r3, [pc, #480]	@ (80078c4 <HAL_RCC_ClockConfig+0x244>)
 80076e2:	699b      	ldr	r3, [r3, #24]
 80076e4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	691b      	ldr	r3, [r3, #16]
 80076ec:	4975      	ldr	r1, [pc, #468]	@ (80078c4 <HAL_RCC_ClockConfig+0x244>)
 80076ee:	4313      	orrs	r3, r2
 80076f0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	f003 0308 	and.w	r3, r3, #8
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d010      	beq.n	8007720 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	695a      	ldr	r2, [r3, #20]
 8007702:	4b70      	ldr	r3, [pc, #448]	@ (80078c4 <HAL_RCC_ClockConfig+0x244>)
 8007704:	69db      	ldr	r3, [r3, #28]
 8007706:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800770a:	429a      	cmp	r2, r3
 800770c:	d908      	bls.n	8007720 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800770e:	4b6d      	ldr	r3, [pc, #436]	@ (80078c4 <HAL_RCC_ClockConfig+0x244>)
 8007710:	69db      	ldr	r3, [r3, #28]
 8007712:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	695b      	ldr	r3, [r3, #20]
 800771a:	496a      	ldr	r1, [pc, #424]	@ (80078c4 <HAL_RCC_ClockConfig+0x244>)
 800771c:	4313      	orrs	r3, r2
 800771e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	f003 0310 	and.w	r3, r3, #16
 8007728:	2b00      	cmp	r3, #0
 800772a:	d010      	beq.n	800774e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	699a      	ldr	r2, [r3, #24]
 8007730:	4b64      	ldr	r3, [pc, #400]	@ (80078c4 <HAL_RCC_ClockConfig+0x244>)
 8007732:	69db      	ldr	r3, [r3, #28]
 8007734:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007738:	429a      	cmp	r2, r3
 800773a:	d908      	bls.n	800774e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800773c:	4b61      	ldr	r3, [pc, #388]	@ (80078c4 <HAL_RCC_ClockConfig+0x244>)
 800773e:	69db      	ldr	r3, [r3, #28]
 8007740:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	699b      	ldr	r3, [r3, #24]
 8007748:	495e      	ldr	r1, [pc, #376]	@ (80078c4 <HAL_RCC_ClockConfig+0x244>)
 800774a:	4313      	orrs	r3, r2
 800774c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	f003 0320 	and.w	r3, r3, #32
 8007756:	2b00      	cmp	r3, #0
 8007758:	d010      	beq.n	800777c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	69da      	ldr	r2, [r3, #28]
 800775e:	4b59      	ldr	r3, [pc, #356]	@ (80078c4 <HAL_RCC_ClockConfig+0x244>)
 8007760:	6a1b      	ldr	r3, [r3, #32]
 8007762:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007766:	429a      	cmp	r2, r3
 8007768:	d908      	bls.n	800777c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800776a:	4b56      	ldr	r3, [pc, #344]	@ (80078c4 <HAL_RCC_ClockConfig+0x244>)
 800776c:	6a1b      	ldr	r3, [r3, #32]
 800776e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	69db      	ldr	r3, [r3, #28]
 8007776:	4953      	ldr	r1, [pc, #332]	@ (80078c4 <HAL_RCC_ClockConfig+0x244>)
 8007778:	4313      	orrs	r3, r2
 800777a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	f003 0302 	and.w	r3, r3, #2
 8007784:	2b00      	cmp	r3, #0
 8007786:	d010      	beq.n	80077aa <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	68da      	ldr	r2, [r3, #12]
 800778c:	4b4d      	ldr	r3, [pc, #308]	@ (80078c4 <HAL_RCC_ClockConfig+0x244>)
 800778e:	699b      	ldr	r3, [r3, #24]
 8007790:	f003 030f 	and.w	r3, r3, #15
 8007794:	429a      	cmp	r2, r3
 8007796:	d908      	bls.n	80077aa <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007798:	4b4a      	ldr	r3, [pc, #296]	@ (80078c4 <HAL_RCC_ClockConfig+0x244>)
 800779a:	699b      	ldr	r3, [r3, #24]
 800779c:	f023 020f 	bic.w	r2, r3, #15
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	68db      	ldr	r3, [r3, #12]
 80077a4:	4947      	ldr	r1, [pc, #284]	@ (80078c4 <HAL_RCC_ClockConfig+0x244>)
 80077a6:	4313      	orrs	r3, r2
 80077a8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	f003 0301 	and.w	r3, r3, #1
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d055      	beq.n	8007862 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80077b6:	4b43      	ldr	r3, [pc, #268]	@ (80078c4 <HAL_RCC_ClockConfig+0x244>)
 80077b8:	699b      	ldr	r3, [r3, #24]
 80077ba:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	689b      	ldr	r3, [r3, #8]
 80077c2:	4940      	ldr	r1, [pc, #256]	@ (80078c4 <HAL_RCC_ClockConfig+0x244>)
 80077c4:	4313      	orrs	r3, r2
 80077c6:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	685b      	ldr	r3, [r3, #4]
 80077cc:	2b02      	cmp	r3, #2
 80077ce:	d107      	bne.n	80077e0 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80077d0:	4b3c      	ldr	r3, [pc, #240]	@ (80078c4 <HAL_RCC_ClockConfig+0x244>)
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d121      	bne.n	8007820 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80077dc:	2301      	movs	r3, #1
 80077de:	e0f6      	b.n	80079ce <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	685b      	ldr	r3, [r3, #4]
 80077e4:	2b03      	cmp	r3, #3
 80077e6:	d107      	bne.n	80077f8 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80077e8:	4b36      	ldr	r3, [pc, #216]	@ (80078c4 <HAL_RCC_ClockConfig+0x244>)
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d115      	bne.n	8007820 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80077f4:	2301      	movs	r3, #1
 80077f6:	e0ea      	b.n	80079ce <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	685b      	ldr	r3, [r3, #4]
 80077fc:	2b01      	cmp	r3, #1
 80077fe:	d107      	bne.n	8007810 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007800:	4b30      	ldr	r3, [pc, #192]	@ (80078c4 <HAL_RCC_ClockConfig+0x244>)
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007808:	2b00      	cmp	r3, #0
 800780a:	d109      	bne.n	8007820 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800780c:	2301      	movs	r3, #1
 800780e:	e0de      	b.n	80079ce <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007810:	4b2c      	ldr	r3, [pc, #176]	@ (80078c4 <HAL_RCC_ClockConfig+0x244>)
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	f003 0304 	and.w	r3, r3, #4
 8007818:	2b00      	cmp	r3, #0
 800781a:	d101      	bne.n	8007820 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800781c:	2301      	movs	r3, #1
 800781e:	e0d6      	b.n	80079ce <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007820:	4b28      	ldr	r3, [pc, #160]	@ (80078c4 <HAL_RCC_ClockConfig+0x244>)
 8007822:	691b      	ldr	r3, [r3, #16]
 8007824:	f023 0207 	bic.w	r2, r3, #7
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	685b      	ldr	r3, [r3, #4]
 800782c:	4925      	ldr	r1, [pc, #148]	@ (80078c4 <HAL_RCC_ClockConfig+0x244>)
 800782e:	4313      	orrs	r3, r2
 8007830:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007832:	f7fa ff11 	bl	8002658 <HAL_GetTick>
 8007836:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007838:	e00a      	b.n	8007850 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800783a:	f7fa ff0d 	bl	8002658 <HAL_GetTick>
 800783e:	4602      	mov	r2, r0
 8007840:	697b      	ldr	r3, [r7, #20]
 8007842:	1ad3      	subs	r3, r2, r3
 8007844:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007848:	4293      	cmp	r3, r2
 800784a:	d901      	bls.n	8007850 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800784c:	2303      	movs	r3, #3
 800784e:	e0be      	b.n	80079ce <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007850:	4b1c      	ldr	r3, [pc, #112]	@ (80078c4 <HAL_RCC_ClockConfig+0x244>)
 8007852:	691b      	ldr	r3, [r3, #16]
 8007854:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	685b      	ldr	r3, [r3, #4]
 800785c:	00db      	lsls	r3, r3, #3
 800785e:	429a      	cmp	r2, r3
 8007860:	d1eb      	bne.n	800783a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	f003 0302 	and.w	r3, r3, #2
 800786a:	2b00      	cmp	r3, #0
 800786c:	d010      	beq.n	8007890 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	68da      	ldr	r2, [r3, #12]
 8007872:	4b14      	ldr	r3, [pc, #80]	@ (80078c4 <HAL_RCC_ClockConfig+0x244>)
 8007874:	699b      	ldr	r3, [r3, #24]
 8007876:	f003 030f 	and.w	r3, r3, #15
 800787a:	429a      	cmp	r2, r3
 800787c:	d208      	bcs.n	8007890 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800787e:	4b11      	ldr	r3, [pc, #68]	@ (80078c4 <HAL_RCC_ClockConfig+0x244>)
 8007880:	699b      	ldr	r3, [r3, #24]
 8007882:	f023 020f 	bic.w	r2, r3, #15
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	68db      	ldr	r3, [r3, #12]
 800788a:	490e      	ldr	r1, [pc, #56]	@ (80078c4 <HAL_RCC_ClockConfig+0x244>)
 800788c:	4313      	orrs	r3, r2
 800788e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007890:	4b0b      	ldr	r3, [pc, #44]	@ (80078c0 <HAL_RCC_ClockConfig+0x240>)
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	f003 030f 	and.w	r3, r3, #15
 8007898:	683a      	ldr	r2, [r7, #0]
 800789a:	429a      	cmp	r2, r3
 800789c:	d214      	bcs.n	80078c8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800789e:	4b08      	ldr	r3, [pc, #32]	@ (80078c0 <HAL_RCC_ClockConfig+0x240>)
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	f023 020f 	bic.w	r2, r3, #15
 80078a6:	4906      	ldr	r1, [pc, #24]	@ (80078c0 <HAL_RCC_ClockConfig+0x240>)
 80078a8:	683b      	ldr	r3, [r7, #0]
 80078aa:	4313      	orrs	r3, r2
 80078ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80078ae:	4b04      	ldr	r3, [pc, #16]	@ (80078c0 <HAL_RCC_ClockConfig+0x240>)
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	f003 030f 	and.w	r3, r3, #15
 80078b6:	683a      	ldr	r2, [r7, #0]
 80078b8:	429a      	cmp	r2, r3
 80078ba:	d005      	beq.n	80078c8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80078bc:	2301      	movs	r3, #1
 80078be:	e086      	b.n	80079ce <HAL_RCC_ClockConfig+0x34e>
 80078c0:	52002000 	.word	0x52002000
 80078c4:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	f003 0304 	and.w	r3, r3, #4
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d010      	beq.n	80078f6 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	691a      	ldr	r2, [r3, #16]
 80078d8:	4b3f      	ldr	r3, [pc, #252]	@ (80079d8 <HAL_RCC_ClockConfig+0x358>)
 80078da:	699b      	ldr	r3, [r3, #24]
 80078dc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80078e0:	429a      	cmp	r2, r3
 80078e2:	d208      	bcs.n	80078f6 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80078e4:	4b3c      	ldr	r3, [pc, #240]	@ (80079d8 <HAL_RCC_ClockConfig+0x358>)
 80078e6:	699b      	ldr	r3, [r3, #24]
 80078e8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	691b      	ldr	r3, [r3, #16]
 80078f0:	4939      	ldr	r1, [pc, #228]	@ (80079d8 <HAL_RCC_ClockConfig+0x358>)
 80078f2:	4313      	orrs	r3, r2
 80078f4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	f003 0308 	and.w	r3, r3, #8
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d010      	beq.n	8007924 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	695a      	ldr	r2, [r3, #20]
 8007906:	4b34      	ldr	r3, [pc, #208]	@ (80079d8 <HAL_RCC_ClockConfig+0x358>)
 8007908:	69db      	ldr	r3, [r3, #28]
 800790a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800790e:	429a      	cmp	r2, r3
 8007910:	d208      	bcs.n	8007924 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8007912:	4b31      	ldr	r3, [pc, #196]	@ (80079d8 <HAL_RCC_ClockConfig+0x358>)
 8007914:	69db      	ldr	r3, [r3, #28]
 8007916:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	695b      	ldr	r3, [r3, #20]
 800791e:	492e      	ldr	r1, [pc, #184]	@ (80079d8 <HAL_RCC_ClockConfig+0x358>)
 8007920:	4313      	orrs	r3, r2
 8007922:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	f003 0310 	and.w	r3, r3, #16
 800792c:	2b00      	cmp	r3, #0
 800792e:	d010      	beq.n	8007952 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	699a      	ldr	r2, [r3, #24]
 8007934:	4b28      	ldr	r3, [pc, #160]	@ (80079d8 <HAL_RCC_ClockConfig+0x358>)
 8007936:	69db      	ldr	r3, [r3, #28]
 8007938:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800793c:	429a      	cmp	r2, r3
 800793e:	d208      	bcs.n	8007952 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8007940:	4b25      	ldr	r3, [pc, #148]	@ (80079d8 <HAL_RCC_ClockConfig+0x358>)
 8007942:	69db      	ldr	r3, [r3, #28]
 8007944:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	699b      	ldr	r3, [r3, #24]
 800794c:	4922      	ldr	r1, [pc, #136]	@ (80079d8 <HAL_RCC_ClockConfig+0x358>)
 800794e:	4313      	orrs	r3, r2
 8007950:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	f003 0320 	and.w	r3, r3, #32
 800795a:	2b00      	cmp	r3, #0
 800795c:	d010      	beq.n	8007980 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	69da      	ldr	r2, [r3, #28]
 8007962:	4b1d      	ldr	r3, [pc, #116]	@ (80079d8 <HAL_RCC_ClockConfig+0x358>)
 8007964:	6a1b      	ldr	r3, [r3, #32]
 8007966:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800796a:	429a      	cmp	r2, r3
 800796c:	d208      	bcs.n	8007980 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800796e:	4b1a      	ldr	r3, [pc, #104]	@ (80079d8 <HAL_RCC_ClockConfig+0x358>)
 8007970:	6a1b      	ldr	r3, [r3, #32]
 8007972:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	69db      	ldr	r3, [r3, #28]
 800797a:	4917      	ldr	r1, [pc, #92]	@ (80079d8 <HAL_RCC_ClockConfig+0x358>)
 800797c:	4313      	orrs	r3, r2
 800797e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8007980:	f000 f834 	bl	80079ec <HAL_RCC_GetSysClockFreq>
 8007984:	4602      	mov	r2, r0
 8007986:	4b14      	ldr	r3, [pc, #80]	@ (80079d8 <HAL_RCC_ClockConfig+0x358>)
 8007988:	699b      	ldr	r3, [r3, #24]
 800798a:	0a1b      	lsrs	r3, r3, #8
 800798c:	f003 030f 	and.w	r3, r3, #15
 8007990:	4912      	ldr	r1, [pc, #72]	@ (80079dc <HAL_RCC_ClockConfig+0x35c>)
 8007992:	5ccb      	ldrb	r3, [r1, r3]
 8007994:	f003 031f 	and.w	r3, r3, #31
 8007998:	fa22 f303 	lsr.w	r3, r2, r3
 800799c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800799e:	4b0e      	ldr	r3, [pc, #56]	@ (80079d8 <HAL_RCC_ClockConfig+0x358>)
 80079a0:	699b      	ldr	r3, [r3, #24]
 80079a2:	f003 030f 	and.w	r3, r3, #15
 80079a6:	4a0d      	ldr	r2, [pc, #52]	@ (80079dc <HAL_RCC_ClockConfig+0x35c>)
 80079a8:	5cd3      	ldrb	r3, [r2, r3]
 80079aa:	f003 031f 	and.w	r3, r3, #31
 80079ae:	693a      	ldr	r2, [r7, #16]
 80079b0:	fa22 f303 	lsr.w	r3, r2, r3
 80079b4:	4a0a      	ldr	r2, [pc, #40]	@ (80079e0 <HAL_RCC_ClockConfig+0x360>)
 80079b6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80079b8:	4a0a      	ldr	r2, [pc, #40]	@ (80079e4 <HAL_RCC_ClockConfig+0x364>)
 80079ba:	693b      	ldr	r3, [r7, #16]
 80079bc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80079be:	4b0a      	ldr	r3, [pc, #40]	@ (80079e8 <HAL_RCC_ClockConfig+0x368>)
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	4618      	mov	r0, r3
 80079c4:	f7fa fdfe 	bl	80025c4 <HAL_InitTick>
 80079c8:	4603      	mov	r3, r0
 80079ca:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80079cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80079ce:	4618      	mov	r0, r3
 80079d0:	3718      	adds	r7, #24
 80079d2:	46bd      	mov	sp, r7
 80079d4:	bd80      	pop	{r7, pc}
 80079d6:	bf00      	nop
 80079d8:	58024400 	.word	0x58024400
 80079dc:	080114e0 	.word	0x080114e0
 80079e0:	24000004 	.word	0x24000004
 80079e4:	24000000 	.word	0x24000000
 80079e8:	24000008 	.word	0x24000008

080079ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80079ec:	b480      	push	{r7}
 80079ee:	b089      	sub	sp, #36	@ 0x24
 80079f0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80079f2:	4bb3      	ldr	r3, [pc, #716]	@ (8007cc0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80079f4:	691b      	ldr	r3, [r3, #16]
 80079f6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80079fa:	2b18      	cmp	r3, #24
 80079fc:	f200 8155 	bhi.w	8007caa <HAL_RCC_GetSysClockFreq+0x2be>
 8007a00:	a201      	add	r2, pc, #4	@ (adr r2, 8007a08 <HAL_RCC_GetSysClockFreq+0x1c>)
 8007a02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a06:	bf00      	nop
 8007a08:	08007a6d 	.word	0x08007a6d
 8007a0c:	08007cab 	.word	0x08007cab
 8007a10:	08007cab 	.word	0x08007cab
 8007a14:	08007cab 	.word	0x08007cab
 8007a18:	08007cab 	.word	0x08007cab
 8007a1c:	08007cab 	.word	0x08007cab
 8007a20:	08007cab 	.word	0x08007cab
 8007a24:	08007cab 	.word	0x08007cab
 8007a28:	08007a93 	.word	0x08007a93
 8007a2c:	08007cab 	.word	0x08007cab
 8007a30:	08007cab 	.word	0x08007cab
 8007a34:	08007cab 	.word	0x08007cab
 8007a38:	08007cab 	.word	0x08007cab
 8007a3c:	08007cab 	.word	0x08007cab
 8007a40:	08007cab 	.word	0x08007cab
 8007a44:	08007cab 	.word	0x08007cab
 8007a48:	08007a99 	.word	0x08007a99
 8007a4c:	08007cab 	.word	0x08007cab
 8007a50:	08007cab 	.word	0x08007cab
 8007a54:	08007cab 	.word	0x08007cab
 8007a58:	08007cab 	.word	0x08007cab
 8007a5c:	08007cab 	.word	0x08007cab
 8007a60:	08007cab 	.word	0x08007cab
 8007a64:	08007cab 	.word	0x08007cab
 8007a68:	08007a9f 	.word	0x08007a9f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007a6c:	4b94      	ldr	r3, [pc, #592]	@ (8007cc0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	f003 0320 	and.w	r3, r3, #32
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d009      	beq.n	8007a8c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007a78:	4b91      	ldr	r3, [pc, #580]	@ (8007cc0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	08db      	lsrs	r3, r3, #3
 8007a7e:	f003 0303 	and.w	r3, r3, #3
 8007a82:	4a90      	ldr	r2, [pc, #576]	@ (8007cc4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007a84:	fa22 f303 	lsr.w	r3, r2, r3
 8007a88:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8007a8a:	e111      	b.n	8007cb0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8007a8c:	4b8d      	ldr	r3, [pc, #564]	@ (8007cc4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007a8e:	61bb      	str	r3, [r7, #24]
      break;
 8007a90:	e10e      	b.n	8007cb0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8007a92:	4b8d      	ldr	r3, [pc, #564]	@ (8007cc8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8007a94:	61bb      	str	r3, [r7, #24]
      break;
 8007a96:	e10b      	b.n	8007cb0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8007a98:	4b8c      	ldr	r3, [pc, #560]	@ (8007ccc <HAL_RCC_GetSysClockFreq+0x2e0>)
 8007a9a:	61bb      	str	r3, [r7, #24]
      break;
 8007a9c:	e108      	b.n	8007cb0 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007a9e:	4b88      	ldr	r3, [pc, #544]	@ (8007cc0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007aa0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007aa2:	f003 0303 	and.w	r3, r3, #3
 8007aa6:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8007aa8:	4b85      	ldr	r3, [pc, #532]	@ (8007cc0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007aaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007aac:	091b      	lsrs	r3, r3, #4
 8007aae:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007ab2:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8007ab4:	4b82      	ldr	r3, [pc, #520]	@ (8007cc0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007ab6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ab8:	f003 0301 	and.w	r3, r3, #1
 8007abc:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8007abe:	4b80      	ldr	r3, [pc, #512]	@ (8007cc0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007ac0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ac2:	08db      	lsrs	r3, r3, #3
 8007ac4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007ac8:	68fa      	ldr	r2, [r7, #12]
 8007aca:	fb02 f303 	mul.w	r3, r2, r3
 8007ace:	ee07 3a90 	vmov	s15, r3
 8007ad2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ad6:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8007ada:	693b      	ldr	r3, [r7, #16]
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	f000 80e1 	beq.w	8007ca4 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8007ae2:	697b      	ldr	r3, [r7, #20]
 8007ae4:	2b02      	cmp	r3, #2
 8007ae6:	f000 8083 	beq.w	8007bf0 <HAL_RCC_GetSysClockFreq+0x204>
 8007aea:	697b      	ldr	r3, [r7, #20]
 8007aec:	2b02      	cmp	r3, #2
 8007aee:	f200 80a1 	bhi.w	8007c34 <HAL_RCC_GetSysClockFreq+0x248>
 8007af2:	697b      	ldr	r3, [r7, #20]
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d003      	beq.n	8007b00 <HAL_RCC_GetSysClockFreq+0x114>
 8007af8:	697b      	ldr	r3, [r7, #20]
 8007afa:	2b01      	cmp	r3, #1
 8007afc:	d056      	beq.n	8007bac <HAL_RCC_GetSysClockFreq+0x1c0>
 8007afe:	e099      	b.n	8007c34 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007b00:	4b6f      	ldr	r3, [pc, #444]	@ (8007cc0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	f003 0320 	and.w	r3, r3, #32
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d02d      	beq.n	8007b68 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007b0c:	4b6c      	ldr	r3, [pc, #432]	@ (8007cc0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	08db      	lsrs	r3, r3, #3
 8007b12:	f003 0303 	and.w	r3, r3, #3
 8007b16:	4a6b      	ldr	r2, [pc, #428]	@ (8007cc4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007b18:	fa22 f303 	lsr.w	r3, r2, r3
 8007b1c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	ee07 3a90 	vmov	s15, r3
 8007b24:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007b28:	693b      	ldr	r3, [r7, #16]
 8007b2a:	ee07 3a90 	vmov	s15, r3
 8007b2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007b36:	4b62      	ldr	r3, [pc, #392]	@ (8007cc0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007b38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b3e:	ee07 3a90 	vmov	s15, r3
 8007b42:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007b46:	ed97 6a02 	vldr	s12, [r7, #8]
 8007b4a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8007cd0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007b4e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007b52:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007b56:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007b5a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007b5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007b62:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8007b66:	e087      	b.n	8007c78 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007b68:	693b      	ldr	r3, [r7, #16]
 8007b6a:	ee07 3a90 	vmov	s15, r3
 8007b6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b72:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8007cd4 <HAL_RCC_GetSysClockFreq+0x2e8>
 8007b76:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007b7a:	4b51      	ldr	r3, [pc, #324]	@ (8007cc0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007b7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b82:	ee07 3a90 	vmov	s15, r3
 8007b86:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007b8a:	ed97 6a02 	vldr	s12, [r7, #8]
 8007b8e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8007cd0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007b92:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007b96:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007b9a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007b9e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007ba2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007ba6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007baa:	e065      	b.n	8007c78 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007bac:	693b      	ldr	r3, [r7, #16]
 8007bae:	ee07 3a90 	vmov	s15, r3
 8007bb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007bb6:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8007cd8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8007bba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007bbe:	4b40      	ldr	r3, [pc, #256]	@ (8007cc0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007bc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007bc2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007bc6:	ee07 3a90 	vmov	s15, r3
 8007bca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007bce:	ed97 6a02 	vldr	s12, [r7, #8]
 8007bd2:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8007cd0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007bd6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007bda:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007bde:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007be2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007be6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007bea:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007bee:	e043      	b.n	8007c78 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007bf0:	693b      	ldr	r3, [r7, #16]
 8007bf2:	ee07 3a90 	vmov	s15, r3
 8007bf6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007bfa:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8007cdc <HAL_RCC_GetSysClockFreq+0x2f0>
 8007bfe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c02:	4b2f      	ldr	r3, [pc, #188]	@ (8007cc0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007c04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c0a:	ee07 3a90 	vmov	s15, r3
 8007c0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c12:	ed97 6a02 	vldr	s12, [r7, #8]
 8007c16:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8007cd0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007c1a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007c1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007c22:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007c26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c2e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007c32:	e021      	b.n	8007c78 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007c34:	693b      	ldr	r3, [r7, #16]
 8007c36:	ee07 3a90 	vmov	s15, r3
 8007c3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c3e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8007cd8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8007c42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c46:	4b1e      	ldr	r3, [pc, #120]	@ (8007cc0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007c48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c4e:	ee07 3a90 	vmov	s15, r3
 8007c52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c56:	ed97 6a02 	vldr	s12, [r7, #8]
 8007c5a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8007cd0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007c5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007c62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007c66:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007c6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c72:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007c76:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8007c78:	4b11      	ldr	r3, [pc, #68]	@ (8007cc0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007c7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c7c:	0a5b      	lsrs	r3, r3, #9
 8007c7e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007c82:	3301      	adds	r3, #1
 8007c84:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8007c86:	683b      	ldr	r3, [r7, #0]
 8007c88:	ee07 3a90 	vmov	s15, r3
 8007c8c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007c90:	edd7 6a07 	vldr	s13, [r7, #28]
 8007c94:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007c98:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007c9c:	ee17 3a90 	vmov	r3, s15
 8007ca0:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8007ca2:	e005      	b.n	8007cb0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8007ca4:	2300      	movs	r3, #0
 8007ca6:	61bb      	str	r3, [r7, #24]
      break;
 8007ca8:	e002      	b.n	8007cb0 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8007caa:	4b07      	ldr	r3, [pc, #28]	@ (8007cc8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8007cac:	61bb      	str	r3, [r7, #24]
      break;
 8007cae:	bf00      	nop
  }

  return sysclockfreq;
 8007cb0:	69bb      	ldr	r3, [r7, #24]
}
 8007cb2:	4618      	mov	r0, r3
 8007cb4:	3724      	adds	r7, #36	@ 0x24
 8007cb6:	46bd      	mov	sp, r7
 8007cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cbc:	4770      	bx	lr
 8007cbe:	bf00      	nop
 8007cc0:	58024400 	.word	0x58024400
 8007cc4:	03d09000 	.word	0x03d09000
 8007cc8:	003d0900 	.word	0x003d0900
 8007ccc:	017d7840 	.word	0x017d7840
 8007cd0:	46000000 	.word	0x46000000
 8007cd4:	4c742400 	.word	0x4c742400
 8007cd8:	4a742400 	.word	0x4a742400
 8007cdc:	4bbebc20 	.word	0x4bbebc20

08007ce0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007ce0:	b580      	push	{r7, lr}
 8007ce2:	b082      	sub	sp, #8
 8007ce4:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8007ce6:	f7ff fe81 	bl	80079ec <HAL_RCC_GetSysClockFreq>
 8007cea:	4602      	mov	r2, r0
 8007cec:	4b10      	ldr	r3, [pc, #64]	@ (8007d30 <HAL_RCC_GetHCLKFreq+0x50>)
 8007cee:	699b      	ldr	r3, [r3, #24]
 8007cf0:	0a1b      	lsrs	r3, r3, #8
 8007cf2:	f003 030f 	and.w	r3, r3, #15
 8007cf6:	490f      	ldr	r1, [pc, #60]	@ (8007d34 <HAL_RCC_GetHCLKFreq+0x54>)
 8007cf8:	5ccb      	ldrb	r3, [r1, r3]
 8007cfa:	f003 031f 	and.w	r3, r3, #31
 8007cfe:	fa22 f303 	lsr.w	r3, r2, r3
 8007d02:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007d04:	4b0a      	ldr	r3, [pc, #40]	@ (8007d30 <HAL_RCC_GetHCLKFreq+0x50>)
 8007d06:	699b      	ldr	r3, [r3, #24]
 8007d08:	f003 030f 	and.w	r3, r3, #15
 8007d0c:	4a09      	ldr	r2, [pc, #36]	@ (8007d34 <HAL_RCC_GetHCLKFreq+0x54>)
 8007d0e:	5cd3      	ldrb	r3, [r2, r3]
 8007d10:	f003 031f 	and.w	r3, r3, #31
 8007d14:	687a      	ldr	r2, [r7, #4]
 8007d16:	fa22 f303 	lsr.w	r3, r2, r3
 8007d1a:	4a07      	ldr	r2, [pc, #28]	@ (8007d38 <HAL_RCC_GetHCLKFreq+0x58>)
 8007d1c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8007d1e:	4a07      	ldr	r2, [pc, #28]	@ (8007d3c <HAL_RCC_GetHCLKFreq+0x5c>)
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8007d24:	4b04      	ldr	r3, [pc, #16]	@ (8007d38 <HAL_RCC_GetHCLKFreq+0x58>)
 8007d26:	681b      	ldr	r3, [r3, #0]
}
 8007d28:	4618      	mov	r0, r3
 8007d2a:	3708      	adds	r7, #8
 8007d2c:	46bd      	mov	sp, r7
 8007d2e:	bd80      	pop	{r7, pc}
 8007d30:	58024400 	.word	0x58024400
 8007d34:	080114e0 	.word	0x080114e0
 8007d38:	24000004 	.word	0x24000004
 8007d3c:	24000000 	.word	0x24000000

08007d40 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007d40:	b580      	push	{r7, lr}
 8007d42:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8007d44:	f7ff ffcc 	bl	8007ce0 <HAL_RCC_GetHCLKFreq>
 8007d48:	4602      	mov	r2, r0
 8007d4a:	4b06      	ldr	r3, [pc, #24]	@ (8007d64 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007d4c:	69db      	ldr	r3, [r3, #28]
 8007d4e:	091b      	lsrs	r3, r3, #4
 8007d50:	f003 0307 	and.w	r3, r3, #7
 8007d54:	4904      	ldr	r1, [pc, #16]	@ (8007d68 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007d56:	5ccb      	ldrb	r3, [r1, r3]
 8007d58:	f003 031f 	and.w	r3, r3, #31
 8007d5c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8007d60:	4618      	mov	r0, r3
 8007d62:	bd80      	pop	{r7, pc}
 8007d64:	58024400 	.word	0x58024400
 8007d68:	080114e0 	.word	0x080114e0

08007d6c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007d6c:	b580      	push	{r7, lr}
 8007d6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8007d70:	f7ff ffb6 	bl	8007ce0 <HAL_RCC_GetHCLKFreq>
 8007d74:	4602      	mov	r2, r0
 8007d76:	4b06      	ldr	r3, [pc, #24]	@ (8007d90 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007d78:	69db      	ldr	r3, [r3, #28]
 8007d7a:	0a1b      	lsrs	r3, r3, #8
 8007d7c:	f003 0307 	and.w	r3, r3, #7
 8007d80:	4904      	ldr	r1, [pc, #16]	@ (8007d94 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007d82:	5ccb      	ldrb	r3, [r1, r3]
 8007d84:	f003 031f 	and.w	r3, r3, #31
 8007d88:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8007d8c:	4618      	mov	r0, r3
 8007d8e:	bd80      	pop	{r7, pc}
 8007d90:	58024400 	.word	0x58024400
 8007d94:	080114e0 	.word	0x080114e0

08007d98 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007d98:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007d9c:	b0c6      	sub	sp, #280	@ 0x118
 8007d9e:	af00      	add	r7, sp, #0
 8007da0:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007da4:	2300      	movs	r3, #0
 8007da6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007daa:	2300      	movs	r3, #0
 8007dac:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007db0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007db4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007db8:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8007dbc:	2500      	movs	r5, #0
 8007dbe:	ea54 0305 	orrs.w	r3, r4, r5
 8007dc2:	d049      	beq.n	8007e58 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8007dc4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007dc8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007dca:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007dce:	d02f      	beq.n	8007e30 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8007dd0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007dd4:	d828      	bhi.n	8007e28 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8007dd6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007dda:	d01a      	beq.n	8007e12 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8007ddc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007de0:	d822      	bhi.n	8007e28 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d003      	beq.n	8007dee <HAL_RCCEx_PeriphCLKConfig+0x56>
 8007de6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007dea:	d007      	beq.n	8007dfc <HAL_RCCEx_PeriphCLKConfig+0x64>
 8007dec:	e01c      	b.n	8007e28 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007dee:	4bab      	ldr	r3, [pc, #684]	@ (800809c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007df0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007df2:	4aaa      	ldr	r2, [pc, #680]	@ (800809c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007df4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007df8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8007dfa:	e01a      	b.n	8007e32 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007dfc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e00:	3308      	adds	r3, #8
 8007e02:	2102      	movs	r1, #2
 8007e04:	4618      	mov	r0, r3
 8007e06:	f002 fa49 	bl	800a29c <RCCEx_PLL2_Config>
 8007e0a:	4603      	mov	r3, r0
 8007e0c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8007e10:	e00f      	b.n	8007e32 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007e12:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e16:	3328      	adds	r3, #40	@ 0x28
 8007e18:	2102      	movs	r1, #2
 8007e1a:	4618      	mov	r0, r3
 8007e1c:	f002 faf0 	bl	800a400 <RCCEx_PLL3_Config>
 8007e20:	4603      	mov	r3, r0
 8007e22:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8007e26:	e004      	b.n	8007e32 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007e28:	2301      	movs	r3, #1
 8007e2a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007e2e:	e000      	b.n	8007e32 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8007e30:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007e32:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d10a      	bne.n	8007e50 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8007e3a:	4b98      	ldr	r3, [pc, #608]	@ (800809c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007e3c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e3e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8007e42:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e46:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007e48:	4a94      	ldr	r2, [pc, #592]	@ (800809c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007e4a:	430b      	orrs	r3, r1
 8007e4c:	6513      	str	r3, [r2, #80]	@ 0x50
 8007e4e:	e003      	b.n	8007e58 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e50:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007e54:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007e58:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e60:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8007e64:	f04f 0900 	mov.w	r9, #0
 8007e68:	ea58 0309 	orrs.w	r3, r8, r9
 8007e6c:	d047      	beq.n	8007efe <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8007e6e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007e74:	2b04      	cmp	r3, #4
 8007e76:	d82a      	bhi.n	8007ece <HAL_RCCEx_PeriphCLKConfig+0x136>
 8007e78:	a201      	add	r2, pc, #4	@ (adr r2, 8007e80 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8007e7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e7e:	bf00      	nop
 8007e80:	08007e95 	.word	0x08007e95
 8007e84:	08007ea3 	.word	0x08007ea3
 8007e88:	08007eb9 	.word	0x08007eb9
 8007e8c:	08007ed7 	.word	0x08007ed7
 8007e90:	08007ed7 	.word	0x08007ed7
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007e94:	4b81      	ldr	r3, [pc, #516]	@ (800809c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007e96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e98:	4a80      	ldr	r2, [pc, #512]	@ (800809c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007e9a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007e9e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007ea0:	e01a      	b.n	8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007ea2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ea6:	3308      	adds	r3, #8
 8007ea8:	2100      	movs	r1, #0
 8007eaa:	4618      	mov	r0, r3
 8007eac:	f002 f9f6 	bl	800a29c <RCCEx_PLL2_Config>
 8007eb0:	4603      	mov	r3, r0
 8007eb2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007eb6:	e00f      	b.n	8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007eb8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ebc:	3328      	adds	r3, #40	@ 0x28
 8007ebe:	2100      	movs	r1, #0
 8007ec0:	4618      	mov	r0, r3
 8007ec2:	f002 fa9d 	bl	800a400 <RCCEx_PLL3_Config>
 8007ec6:	4603      	mov	r3, r0
 8007ec8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007ecc:	e004      	b.n	8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007ece:	2301      	movs	r3, #1
 8007ed0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007ed4:	e000      	b.n	8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8007ed6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007ed8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d10a      	bne.n	8007ef6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007ee0:	4b6e      	ldr	r3, [pc, #440]	@ (800809c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007ee2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007ee4:	f023 0107 	bic.w	r1, r3, #7
 8007ee8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007eec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007eee:	4a6b      	ldr	r2, [pc, #428]	@ (800809c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007ef0:	430b      	orrs	r3, r1
 8007ef2:	6513      	str	r3, [r2, #80]	@ 0x50
 8007ef4:	e003      	b.n	8007efe <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ef6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007efa:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8007efe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f06:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 8007f0a:	f04f 0b00 	mov.w	fp, #0
 8007f0e:	ea5a 030b 	orrs.w	r3, sl, fp
 8007f12:	d05b      	beq.n	8007fcc <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8007f14:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f18:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007f1c:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8007f20:	d03b      	beq.n	8007f9a <HAL_RCCEx_PeriphCLKConfig+0x202>
 8007f22:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8007f26:	d834      	bhi.n	8007f92 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8007f28:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007f2c:	d037      	beq.n	8007f9e <HAL_RCCEx_PeriphCLKConfig+0x206>
 8007f2e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007f32:	d82e      	bhi.n	8007f92 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8007f34:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007f38:	d033      	beq.n	8007fa2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8007f3a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007f3e:	d828      	bhi.n	8007f92 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8007f40:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007f44:	d01a      	beq.n	8007f7c <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8007f46:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007f4a:	d822      	bhi.n	8007f92 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d003      	beq.n	8007f58 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8007f50:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007f54:	d007      	beq.n	8007f66 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8007f56:	e01c      	b.n	8007f92 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007f58:	4b50      	ldr	r3, [pc, #320]	@ (800809c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007f5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f5c:	4a4f      	ldr	r2, [pc, #316]	@ (800809c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007f5e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007f62:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007f64:	e01e      	b.n	8007fa4 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007f66:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f6a:	3308      	adds	r3, #8
 8007f6c:	2100      	movs	r1, #0
 8007f6e:	4618      	mov	r0, r3
 8007f70:	f002 f994 	bl	800a29c <RCCEx_PLL2_Config>
 8007f74:	4603      	mov	r3, r0
 8007f76:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8007f7a:	e013      	b.n	8007fa4 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007f7c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f80:	3328      	adds	r3, #40	@ 0x28
 8007f82:	2100      	movs	r1, #0
 8007f84:	4618      	mov	r0, r3
 8007f86:	f002 fa3b 	bl	800a400 <RCCEx_PLL3_Config>
 8007f8a:	4603      	mov	r3, r0
 8007f8c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007f90:	e008      	b.n	8007fa4 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8007f92:	2301      	movs	r3, #1
 8007f94:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007f98:	e004      	b.n	8007fa4 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8007f9a:	bf00      	nop
 8007f9c:	e002      	b.n	8007fa4 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8007f9e:	bf00      	nop
 8007fa0:	e000      	b.n	8007fa4 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8007fa2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007fa4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d10b      	bne.n	8007fc4 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8007fac:	4b3b      	ldr	r3, [pc, #236]	@ (800809c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007fae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007fb0:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8007fb4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007fb8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007fbc:	4a37      	ldr	r2, [pc, #220]	@ (800809c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007fbe:	430b      	orrs	r3, r1
 8007fc0:	6593      	str	r3, [r2, #88]	@ 0x58
 8007fc2:	e003      	b.n	8007fcc <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007fc4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007fc8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8007fcc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007fd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fd4:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8007fd8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8007fdc:	2300      	movs	r3, #0
 8007fde:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8007fe2:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8007fe6:	460b      	mov	r3, r1
 8007fe8:	4313      	orrs	r3, r2
 8007fea:	d05d      	beq.n	80080a8 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8007fec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ff0:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8007ff4:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8007ff8:	d03b      	beq.n	8008072 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8007ffa:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8007ffe:	d834      	bhi.n	800806a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8008000:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008004:	d037      	beq.n	8008076 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8008006:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800800a:	d82e      	bhi.n	800806a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800800c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008010:	d033      	beq.n	800807a <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 8008012:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008016:	d828      	bhi.n	800806a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8008018:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800801c:	d01a      	beq.n	8008054 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 800801e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008022:	d822      	bhi.n	800806a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8008024:	2b00      	cmp	r3, #0
 8008026:	d003      	beq.n	8008030 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8008028:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800802c:	d007      	beq.n	800803e <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800802e:	e01c      	b.n	800806a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008030:	4b1a      	ldr	r3, [pc, #104]	@ (800809c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8008032:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008034:	4a19      	ldr	r2, [pc, #100]	@ (800809c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8008036:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800803a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800803c:	e01e      	b.n	800807c <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800803e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008042:	3308      	adds	r3, #8
 8008044:	2100      	movs	r1, #0
 8008046:	4618      	mov	r0, r3
 8008048:	f002 f928 	bl	800a29c <RCCEx_PLL2_Config>
 800804c:	4603      	mov	r3, r0
 800804e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8008052:	e013      	b.n	800807c <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008054:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008058:	3328      	adds	r3, #40	@ 0x28
 800805a:	2100      	movs	r1, #0
 800805c:	4618      	mov	r0, r3
 800805e:	f002 f9cf 	bl	800a400 <RCCEx_PLL3_Config>
 8008062:	4603      	mov	r3, r0
 8008064:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008068:	e008      	b.n	800807c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800806a:	2301      	movs	r3, #1
 800806c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008070:	e004      	b.n	800807c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8008072:	bf00      	nop
 8008074:	e002      	b.n	800807c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8008076:	bf00      	nop
 8008078:	e000      	b.n	800807c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800807a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800807c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008080:	2b00      	cmp	r3, #0
 8008082:	d10d      	bne.n	80080a0 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8008084:	4b05      	ldr	r3, [pc, #20]	@ (800809c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8008086:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008088:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800808c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008090:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8008094:	4a01      	ldr	r2, [pc, #4]	@ (800809c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8008096:	430b      	orrs	r3, r1
 8008098:	6593      	str	r3, [r2, #88]	@ 0x58
 800809a:	e005      	b.n	80080a8 <HAL_RCCEx_PeriphCLKConfig+0x310>
 800809c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80080a0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80080a4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80080a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80080ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080b0:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80080b4:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80080b8:	2300      	movs	r3, #0
 80080ba:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80080be:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80080c2:	460b      	mov	r3, r1
 80080c4:	4313      	orrs	r3, r2
 80080c6:	d03a      	beq.n	800813e <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 80080c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80080cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80080ce:	2b30      	cmp	r3, #48	@ 0x30
 80080d0:	d01f      	beq.n	8008112 <HAL_RCCEx_PeriphCLKConfig+0x37a>
 80080d2:	2b30      	cmp	r3, #48	@ 0x30
 80080d4:	d819      	bhi.n	800810a <HAL_RCCEx_PeriphCLKConfig+0x372>
 80080d6:	2b20      	cmp	r3, #32
 80080d8:	d00c      	beq.n	80080f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 80080da:	2b20      	cmp	r3, #32
 80080dc:	d815      	bhi.n	800810a <HAL_RCCEx_PeriphCLKConfig+0x372>
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d019      	beq.n	8008116 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80080e2:	2b10      	cmp	r3, #16
 80080e4:	d111      	bne.n	800810a <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80080e6:	4baa      	ldr	r3, [pc, #680]	@ (8008390 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80080e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080ea:	4aa9      	ldr	r2, [pc, #676]	@ (8008390 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80080ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80080f0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 80080f2:	e011      	b.n	8008118 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80080f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80080f8:	3308      	adds	r3, #8
 80080fa:	2102      	movs	r1, #2
 80080fc:	4618      	mov	r0, r3
 80080fe:	f002 f8cd 	bl	800a29c <RCCEx_PLL2_Config>
 8008102:	4603      	mov	r3, r0
 8008104:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8008108:	e006      	b.n	8008118 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800810a:	2301      	movs	r3, #1
 800810c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008110:	e002      	b.n	8008118 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8008112:	bf00      	nop
 8008114:	e000      	b.n	8008118 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8008116:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008118:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800811c:	2b00      	cmp	r3, #0
 800811e:	d10a      	bne.n	8008136 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8008120:	4b9b      	ldr	r3, [pc, #620]	@ (8008390 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008122:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008124:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8008128:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800812c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800812e:	4a98      	ldr	r2, [pc, #608]	@ (8008390 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008130:	430b      	orrs	r3, r1
 8008132:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008134:	e003      	b.n	800813e <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008136:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800813a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800813e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008142:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008146:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800814a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800814e:	2300      	movs	r3, #0
 8008150:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8008154:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8008158:	460b      	mov	r3, r1
 800815a:	4313      	orrs	r3, r2
 800815c:	d051      	beq.n	8008202 <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800815e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008162:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008164:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008168:	d035      	beq.n	80081d6 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 800816a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800816e:	d82e      	bhi.n	80081ce <HAL_RCCEx_PeriphCLKConfig+0x436>
 8008170:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008174:	d031      	beq.n	80081da <HAL_RCCEx_PeriphCLKConfig+0x442>
 8008176:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800817a:	d828      	bhi.n	80081ce <HAL_RCCEx_PeriphCLKConfig+0x436>
 800817c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008180:	d01a      	beq.n	80081b8 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8008182:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008186:	d822      	bhi.n	80081ce <HAL_RCCEx_PeriphCLKConfig+0x436>
 8008188:	2b00      	cmp	r3, #0
 800818a:	d003      	beq.n	8008194 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 800818c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008190:	d007      	beq.n	80081a2 <HAL_RCCEx_PeriphCLKConfig+0x40a>
 8008192:	e01c      	b.n	80081ce <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008194:	4b7e      	ldr	r3, [pc, #504]	@ (8008390 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008196:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008198:	4a7d      	ldr	r2, [pc, #500]	@ (8008390 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800819a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800819e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80081a0:	e01c      	b.n	80081dc <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80081a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80081a6:	3308      	adds	r3, #8
 80081a8:	2100      	movs	r1, #0
 80081aa:	4618      	mov	r0, r3
 80081ac:	f002 f876 	bl	800a29c <RCCEx_PLL2_Config>
 80081b0:	4603      	mov	r3, r0
 80081b2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80081b6:	e011      	b.n	80081dc <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80081b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80081bc:	3328      	adds	r3, #40	@ 0x28
 80081be:	2100      	movs	r1, #0
 80081c0:	4618      	mov	r0, r3
 80081c2:	f002 f91d 	bl	800a400 <RCCEx_PLL3_Config>
 80081c6:	4603      	mov	r3, r0
 80081c8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80081cc:	e006      	b.n	80081dc <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80081ce:	2301      	movs	r3, #1
 80081d0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80081d4:	e002      	b.n	80081dc <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 80081d6:	bf00      	nop
 80081d8:	e000      	b.n	80081dc <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 80081da:	bf00      	nop
    }

    if (ret == HAL_OK)
 80081dc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d10a      	bne.n	80081fa <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80081e4:	4b6a      	ldr	r3, [pc, #424]	@ (8008390 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80081e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80081e8:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80081ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80081f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80081f2:	4a67      	ldr	r2, [pc, #412]	@ (8008390 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80081f4:	430b      	orrs	r3, r1
 80081f6:	6513      	str	r3, [r2, #80]	@ 0x50
 80081f8:	e003      	b.n	8008202 <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80081fa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80081fe:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8008202:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008206:	e9d3 2300 	ldrd	r2, r3, [r3]
 800820a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800820e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008212:	2300      	movs	r3, #0
 8008214:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008218:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800821c:	460b      	mov	r3, r1
 800821e:	4313      	orrs	r3, r2
 8008220:	d053      	beq.n	80082ca <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8008222:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008226:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008228:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800822c:	d033      	beq.n	8008296 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 800822e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008232:	d82c      	bhi.n	800828e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8008234:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008238:	d02f      	beq.n	800829a <HAL_RCCEx_PeriphCLKConfig+0x502>
 800823a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800823e:	d826      	bhi.n	800828e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8008240:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008244:	d02b      	beq.n	800829e <HAL_RCCEx_PeriphCLKConfig+0x506>
 8008246:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800824a:	d820      	bhi.n	800828e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800824c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008250:	d012      	beq.n	8008278 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 8008252:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008256:	d81a      	bhi.n	800828e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8008258:	2b00      	cmp	r3, #0
 800825a:	d022      	beq.n	80082a2 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 800825c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008260:	d115      	bne.n	800828e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008262:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008266:	3308      	adds	r3, #8
 8008268:	2101      	movs	r1, #1
 800826a:	4618      	mov	r0, r3
 800826c:	f002 f816 	bl	800a29c <RCCEx_PLL2_Config>
 8008270:	4603      	mov	r3, r0
 8008272:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8008276:	e015      	b.n	80082a4 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008278:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800827c:	3328      	adds	r3, #40	@ 0x28
 800827e:	2101      	movs	r1, #1
 8008280:	4618      	mov	r0, r3
 8008282:	f002 f8bd 	bl	800a400 <RCCEx_PLL3_Config>
 8008286:	4603      	mov	r3, r0
 8008288:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800828c:	e00a      	b.n	80082a4 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800828e:	2301      	movs	r3, #1
 8008290:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008294:	e006      	b.n	80082a4 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8008296:	bf00      	nop
 8008298:	e004      	b.n	80082a4 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800829a:	bf00      	nop
 800829c:	e002      	b.n	80082a4 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800829e:	bf00      	nop
 80082a0:	e000      	b.n	80082a4 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80082a2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80082a4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d10a      	bne.n	80082c2 <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80082ac:	4b38      	ldr	r3, [pc, #224]	@ (8008390 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80082ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80082b0:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80082b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80082b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80082ba:	4a35      	ldr	r2, [pc, #212]	@ (8008390 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80082bc:	430b      	orrs	r3, r1
 80082be:	6513      	str	r3, [r2, #80]	@ 0x50
 80082c0:	e003      	b.n	80082ca <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80082c2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80082c6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80082ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80082ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082d2:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80082d6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80082da:	2300      	movs	r3, #0
 80082dc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80082e0:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80082e4:	460b      	mov	r3, r1
 80082e6:	4313      	orrs	r3, r2
 80082e8:	d058      	beq.n	800839c <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80082ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80082ee:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80082f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80082f6:	d033      	beq.n	8008360 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 80082f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80082fc:	d82c      	bhi.n	8008358 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80082fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008302:	d02f      	beq.n	8008364 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8008304:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008308:	d826      	bhi.n	8008358 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800830a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800830e:	d02b      	beq.n	8008368 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8008310:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008314:	d820      	bhi.n	8008358 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8008316:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800831a:	d012      	beq.n	8008342 <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 800831c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008320:	d81a      	bhi.n	8008358 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8008322:	2b00      	cmp	r3, #0
 8008324:	d022      	beq.n	800836c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8008326:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800832a:	d115      	bne.n	8008358 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800832c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008330:	3308      	adds	r3, #8
 8008332:	2101      	movs	r1, #1
 8008334:	4618      	mov	r0, r3
 8008336:	f001 ffb1 	bl	800a29c <RCCEx_PLL2_Config>
 800833a:	4603      	mov	r3, r0
 800833c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8008340:	e015      	b.n	800836e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008342:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008346:	3328      	adds	r3, #40	@ 0x28
 8008348:	2101      	movs	r1, #1
 800834a:	4618      	mov	r0, r3
 800834c:	f002 f858 	bl	800a400 <RCCEx_PLL3_Config>
 8008350:	4603      	mov	r3, r0
 8008352:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8008356:	e00a      	b.n	800836e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8008358:	2301      	movs	r3, #1
 800835a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800835e:	e006      	b.n	800836e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8008360:	bf00      	nop
 8008362:	e004      	b.n	800836e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8008364:	bf00      	nop
 8008366:	e002      	b.n	800836e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8008368:	bf00      	nop
 800836a:	e000      	b.n	800836e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800836c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800836e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008372:	2b00      	cmp	r3, #0
 8008374:	d10e      	bne.n	8008394 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8008376:	4b06      	ldr	r3, [pc, #24]	@ (8008390 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008378:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800837a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800837e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008382:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8008386:	4a02      	ldr	r2, [pc, #8]	@ (8008390 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008388:	430b      	orrs	r3, r1
 800838a:	6593      	str	r3, [r2, #88]	@ 0x58
 800838c:	e006      	b.n	800839c <HAL_RCCEx_PeriphCLKConfig+0x604>
 800838e:	bf00      	nop
 8008390:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008394:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008398:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800839c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80083a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083a4:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80083a8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80083ac:	2300      	movs	r3, #0
 80083ae:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80083b2:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80083b6:	460b      	mov	r3, r1
 80083b8:	4313      	orrs	r3, r2
 80083ba:	d037      	beq.n	800842c <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80083bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80083c0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80083c2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80083c6:	d00e      	beq.n	80083e6 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 80083c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80083cc:	d816      	bhi.n	80083fc <HAL_RCCEx_PeriphCLKConfig+0x664>
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d018      	beq.n	8008404 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 80083d2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80083d6:	d111      	bne.n	80083fc <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80083d8:	4bc4      	ldr	r3, [pc, #784]	@ (80086ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80083da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083dc:	4ac3      	ldr	r2, [pc, #780]	@ (80086ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80083de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80083e2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80083e4:	e00f      	b.n	8008406 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80083e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80083ea:	3308      	adds	r3, #8
 80083ec:	2101      	movs	r1, #1
 80083ee:	4618      	mov	r0, r3
 80083f0:	f001 ff54 	bl	800a29c <RCCEx_PLL2_Config>
 80083f4:	4603      	mov	r3, r0
 80083f6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80083fa:	e004      	b.n	8008406 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80083fc:	2301      	movs	r3, #1
 80083fe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008402:	e000      	b.n	8008406 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8008404:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008406:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800840a:	2b00      	cmp	r3, #0
 800840c:	d10a      	bne.n	8008424 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800840e:	4bb7      	ldr	r3, [pc, #732]	@ (80086ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008410:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008412:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8008416:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800841a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800841c:	4ab3      	ldr	r2, [pc, #716]	@ (80086ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800841e:	430b      	orrs	r3, r1
 8008420:	6513      	str	r3, [r2, #80]	@ 0x50
 8008422:	e003      	b.n	800842c <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008424:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008428:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800842c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008430:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008434:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8008438:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800843c:	2300      	movs	r3, #0
 800843e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008442:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8008446:	460b      	mov	r3, r1
 8008448:	4313      	orrs	r3, r2
 800844a:	d039      	beq.n	80084c0 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800844c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008450:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008452:	2b03      	cmp	r3, #3
 8008454:	d81c      	bhi.n	8008490 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8008456:	a201      	add	r2, pc, #4	@ (adr r2, 800845c <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8008458:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800845c:	08008499 	.word	0x08008499
 8008460:	0800846d 	.word	0x0800846d
 8008464:	0800847b 	.word	0x0800847b
 8008468:	08008499 	.word	0x08008499
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800846c:	4b9f      	ldr	r3, [pc, #636]	@ (80086ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800846e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008470:	4a9e      	ldr	r2, [pc, #632]	@ (80086ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008472:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008476:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8008478:	e00f      	b.n	800849a <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800847a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800847e:	3308      	adds	r3, #8
 8008480:	2102      	movs	r1, #2
 8008482:	4618      	mov	r0, r3
 8008484:	f001 ff0a 	bl	800a29c <RCCEx_PLL2_Config>
 8008488:	4603      	mov	r3, r0
 800848a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 800848e:	e004      	b.n	800849a <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8008490:	2301      	movs	r3, #1
 8008492:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008496:	e000      	b.n	800849a <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8008498:	bf00      	nop
    }

    if (ret == HAL_OK)
 800849a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d10a      	bne.n	80084b8 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80084a2:	4b92      	ldr	r3, [pc, #584]	@ (80086ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80084a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80084a6:	f023 0103 	bic.w	r1, r3, #3
 80084aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80084ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80084b0:	4a8e      	ldr	r2, [pc, #568]	@ (80086ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80084b2:	430b      	orrs	r3, r1
 80084b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80084b6:	e003      	b.n	80084c0 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80084b8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80084bc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80084c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80084c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084c8:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80084cc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80084d0:	2300      	movs	r3, #0
 80084d2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80084d6:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80084da:	460b      	mov	r3, r1
 80084dc:	4313      	orrs	r3, r2
 80084de:	f000 8099 	beq.w	8008614 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80084e2:	4b83      	ldr	r3, [pc, #524]	@ (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	4a82      	ldr	r2, [pc, #520]	@ (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80084e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80084ec:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80084ee:	f7fa f8b3 	bl	8002658 <HAL_GetTick>
 80084f2:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80084f6:	e00b      	b.n	8008510 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80084f8:	f7fa f8ae 	bl	8002658 <HAL_GetTick>
 80084fc:	4602      	mov	r2, r0
 80084fe:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8008502:	1ad3      	subs	r3, r2, r3
 8008504:	2b64      	cmp	r3, #100	@ 0x64
 8008506:	d903      	bls.n	8008510 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8008508:	2303      	movs	r3, #3
 800850a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800850e:	e005      	b.n	800851c <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008510:	4b77      	ldr	r3, [pc, #476]	@ (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008518:	2b00      	cmp	r3, #0
 800851a:	d0ed      	beq.n	80084f8 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 800851c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008520:	2b00      	cmp	r3, #0
 8008522:	d173      	bne.n	800860c <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8008524:	4b71      	ldr	r3, [pc, #452]	@ (80086ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008526:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8008528:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800852c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8008530:	4053      	eors	r3, r2
 8008532:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008536:	2b00      	cmp	r3, #0
 8008538:	d015      	beq.n	8008566 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800853a:	4b6c      	ldr	r3, [pc, #432]	@ (80086ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800853c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800853e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008542:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008546:	4b69      	ldr	r3, [pc, #420]	@ (80086ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008548:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800854a:	4a68      	ldr	r2, [pc, #416]	@ (80086ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800854c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008550:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008552:	4b66      	ldr	r3, [pc, #408]	@ (80086ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008554:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008556:	4a65      	ldr	r2, [pc, #404]	@ (80086ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008558:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800855c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800855e:	4a63      	ldr	r2, [pc, #396]	@ (80086ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008560:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008564:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8008566:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800856a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800856e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008572:	d118      	bne.n	80085a6 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008574:	f7fa f870 	bl	8002658 <HAL_GetTick>
 8008578:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800857c:	e00d      	b.n	800859a <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800857e:	f7fa f86b 	bl	8002658 <HAL_GetTick>
 8008582:	4602      	mov	r2, r0
 8008584:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8008588:	1ad2      	subs	r2, r2, r3
 800858a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800858e:	429a      	cmp	r2, r3
 8008590:	d903      	bls.n	800859a <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8008592:	2303      	movs	r3, #3
 8008594:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 8008598:	e005      	b.n	80085a6 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800859a:	4b54      	ldr	r3, [pc, #336]	@ (80086ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800859c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800859e:	f003 0302 	and.w	r3, r3, #2
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d0eb      	beq.n	800857e <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 80085a6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d129      	bne.n	8008602 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80085ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80085b2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80085b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80085ba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80085be:	d10e      	bne.n	80085de <HAL_RCCEx_PeriphCLKConfig+0x846>
 80085c0:	4b4a      	ldr	r3, [pc, #296]	@ (80086ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80085c2:	691b      	ldr	r3, [r3, #16]
 80085c4:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80085c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80085cc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80085d0:	091a      	lsrs	r2, r3, #4
 80085d2:	4b48      	ldr	r3, [pc, #288]	@ (80086f4 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 80085d4:	4013      	ands	r3, r2
 80085d6:	4a45      	ldr	r2, [pc, #276]	@ (80086ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80085d8:	430b      	orrs	r3, r1
 80085da:	6113      	str	r3, [r2, #16]
 80085dc:	e005      	b.n	80085ea <HAL_RCCEx_PeriphCLKConfig+0x852>
 80085de:	4b43      	ldr	r3, [pc, #268]	@ (80086ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80085e0:	691b      	ldr	r3, [r3, #16]
 80085e2:	4a42      	ldr	r2, [pc, #264]	@ (80086ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80085e4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80085e8:	6113      	str	r3, [r2, #16]
 80085ea:	4b40      	ldr	r3, [pc, #256]	@ (80086ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80085ec:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80085ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80085f2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80085f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80085fa:	4a3c      	ldr	r2, [pc, #240]	@ (80086ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80085fc:	430b      	orrs	r3, r1
 80085fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8008600:	e008      	b.n	8008614 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008602:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008606:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 800860a:	e003      	b.n	8008614 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800860c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008610:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8008614:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008618:	e9d3 2300 	ldrd	r2, r3, [r3]
 800861c:	f002 0301 	and.w	r3, r2, #1
 8008620:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008624:	2300      	movs	r3, #0
 8008626:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800862a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800862e:	460b      	mov	r3, r1
 8008630:	4313      	orrs	r3, r2
 8008632:	f000 808f 	beq.w	8008754 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8008636:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800863a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800863c:	2b28      	cmp	r3, #40	@ 0x28
 800863e:	d871      	bhi.n	8008724 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8008640:	a201      	add	r2, pc, #4	@ (adr r2, 8008648 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 8008642:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008646:	bf00      	nop
 8008648:	0800872d 	.word	0x0800872d
 800864c:	08008725 	.word	0x08008725
 8008650:	08008725 	.word	0x08008725
 8008654:	08008725 	.word	0x08008725
 8008658:	08008725 	.word	0x08008725
 800865c:	08008725 	.word	0x08008725
 8008660:	08008725 	.word	0x08008725
 8008664:	08008725 	.word	0x08008725
 8008668:	080086f9 	.word	0x080086f9
 800866c:	08008725 	.word	0x08008725
 8008670:	08008725 	.word	0x08008725
 8008674:	08008725 	.word	0x08008725
 8008678:	08008725 	.word	0x08008725
 800867c:	08008725 	.word	0x08008725
 8008680:	08008725 	.word	0x08008725
 8008684:	08008725 	.word	0x08008725
 8008688:	0800870f 	.word	0x0800870f
 800868c:	08008725 	.word	0x08008725
 8008690:	08008725 	.word	0x08008725
 8008694:	08008725 	.word	0x08008725
 8008698:	08008725 	.word	0x08008725
 800869c:	08008725 	.word	0x08008725
 80086a0:	08008725 	.word	0x08008725
 80086a4:	08008725 	.word	0x08008725
 80086a8:	0800872d 	.word	0x0800872d
 80086ac:	08008725 	.word	0x08008725
 80086b0:	08008725 	.word	0x08008725
 80086b4:	08008725 	.word	0x08008725
 80086b8:	08008725 	.word	0x08008725
 80086bc:	08008725 	.word	0x08008725
 80086c0:	08008725 	.word	0x08008725
 80086c4:	08008725 	.word	0x08008725
 80086c8:	0800872d 	.word	0x0800872d
 80086cc:	08008725 	.word	0x08008725
 80086d0:	08008725 	.word	0x08008725
 80086d4:	08008725 	.word	0x08008725
 80086d8:	08008725 	.word	0x08008725
 80086dc:	08008725 	.word	0x08008725
 80086e0:	08008725 	.word	0x08008725
 80086e4:	08008725 	.word	0x08008725
 80086e8:	0800872d 	.word	0x0800872d
 80086ec:	58024400 	.word	0x58024400
 80086f0:	58024800 	.word	0x58024800
 80086f4:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80086f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80086fc:	3308      	adds	r3, #8
 80086fe:	2101      	movs	r1, #1
 8008700:	4618      	mov	r0, r3
 8008702:	f001 fdcb 	bl	800a29c <RCCEx_PLL2_Config>
 8008706:	4603      	mov	r3, r0
 8008708:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800870c:	e00f      	b.n	800872e <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800870e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008712:	3328      	adds	r3, #40	@ 0x28
 8008714:	2101      	movs	r1, #1
 8008716:	4618      	mov	r0, r3
 8008718:	f001 fe72 	bl	800a400 <RCCEx_PLL3_Config>
 800871c:	4603      	mov	r3, r0
 800871e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8008722:	e004      	b.n	800872e <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008724:	2301      	movs	r3, #1
 8008726:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800872a:	e000      	b.n	800872e <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 800872c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800872e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008732:	2b00      	cmp	r3, #0
 8008734:	d10a      	bne.n	800874c <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8008736:	4bbf      	ldr	r3, [pc, #764]	@ (8008a34 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8008738:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800873a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800873e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008742:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008744:	4abb      	ldr	r2, [pc, #748]	@ (8008a34 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8008746:	430b      	orrs	r3, r1
 8008748:	6553      	str	r3, [r2, #84]	@ 0x54
 800874a:	e003      	b.n	8008754 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800874c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008750:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8008754:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008758:	e9d3 2300 	ldrd	r2, r3, [r3]
 800875c:	f002 0302 	and.w	r3, r2, #2
 8008760:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008764:	2300      	movs	r3, #0
 8008766:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800876a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800876e:	460b      	mov	r3, r1
 8008770:	4313      	orrs	r3, r2
 8008772:	d041      	beq.n	80087f8 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8008774:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008778:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800877a:	2b05      	cmp	r3, #5
 800877c:	d824      	bhi.n	80087c8 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 800877e:	a201      	add	r2, pc, #4	@ (adr r2, 8008784 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 8008780:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008784:	080087d1 	.word	0x080087d1
 8008788:	0800879d 	.word	0x0800879d
 800878c:	080087b3 	.word	0x080087b3
 8008790:	080087d1 	.word	0x080087d1
 8008794:	080087d1 	.word	0x080087d1
 8008798:	080087d1 	.word	0x080087d1
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800879c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80087a0:	3308      	adds	r3, #8
 80087a2:	2101      	movs	r1, #1
 80087a4:	4618      	mov	r0, r3
 80087a6:	f001 fd79 	bl	800a29c <RCCEx_PLL2_Config>
 80087aa:	4603      	mov	r3, r0
 80087ac:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80087b0:	e00f      	b.n	80087d2 <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80087b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80087b6:	3328      	adds	r3, #40	@ 0x28
 80087b8:	2101      	movs	r1, #1
 80087ba:	4618      	mov	r0, r3
 80087bc:	f001 fe20 	bl	800a400 <RCCEx_PLL3_Config>
 80087c0:	4603      	mov	r3, r0
 80087c2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80087c6:	e004      	b.n	80087d2 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80087c8:	2301      	movs	r3, #1
 80087ca:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80087ce:	e000      	b.n	80087d2 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 80087d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80087d2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d10a      	bne.n	80087f0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80087da:	4b96      	ldr	r3, [pc, #600]	@ (8008a34 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80087dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80087de:	f023 0107 	bic.w	r1, r3, #7
 80087e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80087e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80087e8:	4a92      	ldr	r2, [pc, #584]	@ (8008a34 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80087ea:	430b      	orrs	r3, r1
 80087ec:	6553      	str	r3, [r2, #84]	@ 0x54
 80087ee:	e003      	b.n	80087f8 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80087f0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80087f4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80087f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80087fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008800:	f002 0304 	and.w	r3, r2, #4
 8008804:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008808:	2300      	movs	r3, #0
 800880a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800880e:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008812:	460b      	mov	r3, r1
 8008814:	4313      	orrs	r3, r2
 8008816:	d044      	beq.n	80088a2 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8008818:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800881c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008820:	2b05      	cmp	r3, #5
 8008822:	d825      	bhi.n	8008870 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 8008824:	a201      	add	r2, pc, #4	@ (adr r2, 800882c <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 8008826:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800882a:	bf00      	nop
 800882c:	08008879 	.word	0x08008879
 8008830:	08008845 	.word	0x08008845
 8008834:	0800885b 	.word	0x0800885b
 8008838:	08008879 	.word	0x08008879
 800883c:	08008879 	.word	0x08008879
 8008840:	08008879 	.word	0x08008879
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008844:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008848:	3308      	adds	r3, #8
 800884a:	2101      	movs	r1, #1
 800884c:	4618      	mov	r0, r3
 800884e:	f001 fd25 	bl	800a29c <RCCEx_PLL2_Config>
 8008852:	4603      	mov	r3, r0
 8008854:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8008858:	e00f      	b.n	800887a <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800885a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800885e:	3328      	adds	r3, #40	@ 0x28
 8008860:	2101      	movs	r1, #1
 8008862:	4618      	mov	r0, r3
 8008864:	f001 fdcc 	bl	800a400 <RCCEx_PLL3_Config>
 8008868:	4603      	mov	r3, r0
 800886a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800886e:	e004      	b.n	800887a <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008870:	2301      	movs	r3, #1
 8008872:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008876:	e000      	b.n	800887a <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 8008878:	bf00      	nop
    }

    if (ret == HAL_OK)
 800887a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800887e:	2b00      	cmp	r3, #0
 8008880:	d10b      	bne.n	800889a <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008882:	4b6c      	ldr	r3, [pc, #432]	@ (8008a34 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8008884:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008886:	f023 0107 	bic.w	r1, r3, #7
 800888a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800888e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008892:	4a68      	ldr	r2, [pc, #416]	@ (8008a34 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8008894:	430b      	orrs	r3, r1
 8008896:	6593      	str	r3, [r2, #88]	@ 0x58
 8008898:	e003      	b.n	80088a2 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800889a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800889e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80088a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80088a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088aa:	f002 0320 	and.w	r3, r2, #32
 80088ae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80088b2:	2300      	movs	r3, #0
 80088b4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80088b8:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80088bc:	460b      	mov	r3, r1
 80088be:	4313      	orrs	r3, r2
 80088c0:	d055      	beq.n	800896e <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80088c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80088c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80088ca:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80088ce:	d033      	beq.n	8008938 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 80088d0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80088d4:	d82c      	bhi.n	8008930 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80088d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80088da:	d02f      	beq.n	800893c <HAL_RCCEx_PeriphCLKConfig+0xba4>
 80088dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80088e0:	d826      	bhi.n	8008930 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80088e2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80088e6:	d02b      	beq.n	8008940 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 80088e8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80088ec:	d820      	bhi.n	8008930 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80088ee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80088f2:	d012      	beq.n	800891a <HAL_RCCEx_PeriphCLKConfig+0xb82>
 80088f4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80088f8:	d81a      	bhi.n	8008930 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d022      	beq.n	8008944 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 80088fe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008902:	d115      	bne.n	8008930 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008904:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008908:	3308      	adds	r3, #8
 800890a:	2100      	movs	r1, #0
 800890c:	4618      	mov	r0, r3
 800890e:	f001 fcc5 	bl	800a29c <RCCEx_PLL2_Config>
 8008912:	4603      	mov	r3, r0
 8008914:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8008918:	e015      	b.n	8008946 <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800891a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800891e:	3328      	adds	r3, #40	@ 0x28
 8008920:	2102      	movs	r1, #2
 8008922:	4618      	mov	r0, r3
 8008924:	f001 fd6c 	bl	800a400 <RCCEx_PLL3_Config>
 8008928:	4603      	mov	r3, r0
 800892a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800892e:	e00a      	b.n	8008946 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008930:	2301      	movs	r3, #1
 8008932:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008936:	e006      	b.n	8008946 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8008938:	bf00      	nop
 800893a:	e004      	b.n	8008946 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800893c:	bf00      	nop
 800893e:	e002      	b.n	8008946 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8008940:	bf00      	nop
 8008942:	e000      	b.n	8008946 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8008944:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008946:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800894a:	2b00      	cmp	r3, #0
 800894c:	d10b      	bne.n	8008966 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800894e:	4b39      	ldr	r3, [pc, #228]	@ (8008a34 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8008950:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008952:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8008956:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800895a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800895e:	4a35      	ldr	r2, [pc, #212]	@ (8008a34 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8008960:	430b      	orrs	r3, r1
 8008962:	6553      	str	r3, [r2, #84]	@ 0x54
 8008964:	e003      	b.n	800896e <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008966:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800896a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800896e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008972:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008976:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800897a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800897e:	2300      	movs	r3, #0
 8008980:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008984:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8008988:	460b      	mov	r3, r1
 800898a:	4313      	orrs	r3, r2
 800898c:	d058      	beq.n	8008a40 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800898e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008992:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008996:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800899a:	d033      	beq.n	8008a04 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 800899c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80089a0:	d82c      	bhi.n	80089fc <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80089a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80089a6:	d02f      	beq.n	8008a08 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 80089a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80089ac:	d826      	bhi.n	80089fc <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80089ae:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80089b2:	d02b      	beq.n	8008a0c <HAL_RCCEx_PeriphCLKConfig+0xc74>
 80089b4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80089b8:	d820      	bhi.n	80089fc <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80089ba:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80089be:	d012      	beq.n	80089e6 <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 80089c0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80089c4:	d81a      	bhi.n	80089fc <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d022      	beq.n	8008a10 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 80089ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80089ce:	d115      	bne.n	80089fc <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80089d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80089d4:	3308      	adds	r3, #8
 80089d6:	2100      	movs	r1, #0
 80089d8:	4618      	mov	r0, r3
 80089da:	f001 fc5f 	bl	800a29c <RCCEx_PLL2_Config>
 80089de:	4603      	mov	r3, r0
 80089e0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80089e4:	e015      	b.n	8008a12 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80089e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80089ea:	3328      	adds	r3, #40	@ 0x28
 80089ec:	2102      	movs	r1, #2
 80089ee:	4618      	mov	r0, r3
 80089f0:	f001 fd06 	bl	800a400 <RCCEx_PLL3_Config>
 80089f4:	4603      	mov	r3, r0
 80089f6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80089fa:	e00a      	b.n	8008a12 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80089fc:	2301      	movs	r3, #1
 80089fe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008a02:	e006      	b.n	8008a12 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8008a04:	bf00      	nop
 8008a06:	e004      	b.n	8008a12 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8008a08:	bf00      	nop
 8008a0a:	e002      	b.n	8008a12 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8008a0c:	bf00      	nop
 8008a0e:	e000      	b.n	8008a12 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8008a10:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008a12:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d10e      	bne.n	8008a38 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8008a1a:	4b06      	ldr	r3, [pc, #24]	@ (8008a34 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8008a1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008a1e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8008a22:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a26:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008a2a:	4a02      	ldr	r2, [pc, #8]	@ (8008a34 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8008a2c:	430b      	orrs	r3, r1
 8008a2e:	6593      	str	r3, [r2, #88]	@ 0x58
 8008a30:	e006      	b.n	8008a40 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 8008a32:	bf00      	nop
 8008a34:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008a38:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008a3c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8008a40:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a48:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8008a4c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008a50:	2300      	movs	r3, #0
 8008a52:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008a56:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8008a5a:	460b      	mov	r3, r1
 8008a5c:	4313      	orrs	r3, r2
 8008a5e:	d055      	beq.n	8008b0c <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8008a60:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a64:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008a68:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8008a6c:	d033      	beq.n	8008ad6 <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 8008a6e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8008a72:	d82c      	bhi.n	8008ace <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8008a74:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008a78:	d02f      	beq.n	8008ada <HAL_RCCEx_PeriphCLKConfig+0xd42>
 8008a7a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008a7e:	d826      	bhi.n	8008ace <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8008a80:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8008a84:	d02b      	beq.n	8008ade <HAL_RCCEx_PeriphCLKConfig+0xd46>
 8008a86:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8008a8a:	d820      	bhi.n	8008ace <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8008a8c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008a90:	d012      	beq.n	8008ab8 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 8008a92:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008a96:	d81a      	bhi.n	8008ace <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d022      	beq.n	8008ae2 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8008a9c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008aa0:	d115      	bne.n	8008ace <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008aa2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008aa6:	3308      	adds	r3, #8
 8008aa8:	2100      	movs	r1, #0
 8008aaa:	4618      	mov	r0, r3
 8008aac:	f001 fbf6 	bl	800a29c <RCCEx_PLL2_Config>
 8008ab0:	4603      	mov	r3, r0
 8008ab2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8008ab6:	e015      	b.n	8008ae4 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008ab8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008abc:	3328      	adds	r3, #40	@ 0x28
 8008abe:	2102      	movs	r1, #2
 8008ac0:	4618      	mov	r0, r3
 8008ac2:	f001 fc9d 	bl	800a400 <RCCEx_PLL3_Config>
 8008ac6:	4603      	mov	r3, r0
 8008ac8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8008acc:	e00a      	b.n	8008ae4 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008ace:	2301      	movs	r3, #1
 8008ad0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008ad4:	e006      	b.n	8008ae4 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8008ad6:	bf00      	nop
 8008ad8:	e004      	b.n	8008ae4 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8008ada:	bf00      	nop
 8008adc:	e002      	b.n	8008ae4 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8008ade:	bf00      	nop
 8008ae0:	e000      	b.n	8008ae4 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8008ae2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008ae4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d10b      	bne.n	8008b04 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8008aec:	4ba0      	ldr	r3, [pc, #640]	@ (8008d70 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008aee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008af0:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8008af4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008af8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008afc:	4a9c      	ldr	r2, [pc, #624]	@ (8008d70 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008afe:	430b      	orrs	r3, r1
 8008b00:	6593      	str	r3, [r2, #88]	@ 0x58
 8008b02:	e003      	b.n	8008b0c <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008b04:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008b08:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8008b0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b14:	f002 0308 	and.w	r3, r2, #8
 8008b18:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008b1c:	2300      	movs	r3, #0
 8008b1e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8008b22:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8008b26:	460b      	mov	r3, r1
 8008b28:	4313      	orrs	r3, r2
 8008b2a:	d01e      	beq.n	8008b6a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 8008b2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b30:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008b34:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008b38:	d10c      	bne.n	8008b54 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8008b3a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b3e:	3328      	adds	r3, #40	@ 0x28
 8008b40:	2102      	movs	r1, #2
 8008b42:	4618      	mov	r0, r3
 8008b44:	f001 fc5c 	bl	800a400 <RCCEx_PLL3_Config>
 8008b48:	4603      	mov	r3, r0
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d002      	beq.n	8008b54 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 8008b4e:	2301      	movs	r3, #1
 8008b50:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8008b54:	4b86      	ldr	r3, [pc, #536]	@ (8008d70 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008b56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b58:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008b5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b60:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008b64:	4a82      	ldr	r2, [pc, #520]	@ (8008d70 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008b66:	430b      	orrs	r3, r1
 8008b68:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008b6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b72:	f002 0310 	and.w	r3, r2, #16
 8008b76:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008b7a:	2300      	movs	r3, #0
 8008b7c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008b80:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8008b84:	460b      	mov	r3, r1
 8008b86:	4313      	orrs	r3, r2
 8008b88:	d01e      	beq.n	8008bc8 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8008b8a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008b92:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008b96:	d10c      	bne.n	8008bb2 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8008b98:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b9c:	3328      	adds	r3, #40	@ 0x28
 8008b9e:	2102      	movs	r1, #2
 8008ba0:	4618      	mov	r0, r3
 8008ba2:	f001 fc2d 	bl	800a400 <RCCEx_PLL3_Config>
 8008ba6:	4603      	mov	r3, r0
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	d002      	beq.n	8008bb2 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 8008bac:	2301      	movs	r3, #1
 8008bae:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8008bb2:	4b6f      	ldr	r3, [pc, #444]	@ (8008d70 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008bb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008bb6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8008bba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008bbe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008bc2:	4a6b      	ldr	r2, [pc, #428]	@ (8008d70 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008bc4:	430b      	orrs	r3, r1
 8008bc6:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008bc8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008bcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bd0:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8008bd4:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008bd6:	2300      	movs	r3, #0
 8008bd8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008bda:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8008bde:	460b      	mov	r3, r1
 8008be0:	4313      	orrs	r3, r2
 8008be2:	d03e      	beq.n	8008c62 <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8008be4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008be8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008bec:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008bf0:	d022      	beq.n	8008c38 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8008bf2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008bf6:	d81b      	bhi.n	8008c30 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d003      	beq.n	8008c04 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8008bfc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008c00:	d00b      	beq.n	8008c1a <HAL_RCCEx_PeriphCLKConfig+0xe82>
 8008c02:	e015      	b.n	8008c30 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008c04:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c08:	3308      	adds	r3, #8
 8008c0a:	2100      	movs	r1, #0
 8008c0c:	4618      	mov	r0, r3
 8008c0e:	f001 fb45 	bl	800a29c <RCCEx_PLL2_Config>
 8008c12:	4603      	mov	r3, r0
 8008c14:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8008c18:	e00f      	b.n	8008c3a <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008c1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c1e:	3328      	adds	r3, #40	@ 0x28
 8008c20:	2102      	movs	r1, #2
 8008c22:	4618      	mov	r0, r3
 8008c24:	f001 fbec 	bl	800a400 <RCCEx_PLL3_Config>
 8008c28:	4603      	mov	r3, r0
 8008c2a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8008c2e:	e004      	b.n	8008c3a <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008c30:	2301      	movs	r3, #1
 8008c32:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008c36:	e000      	b.n	8008c3a <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 8008c38:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008c3a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d10b      	bne.n	8008c5a <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008c42:	4b4b      	ldr	r3, [pc, #300]	@ (8008d70 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008c44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c46:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8008c4a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c4e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008c52:	4a47      	ldr	r2, [pc, #284]	@ (8008d70 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008c54:	430b      	orrs	r3, r1
 8008c56:	6593      	str	r3, [r2, #88]	@ 0x58
 8008c58:	e003      	b.n	8008c62 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008c5a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008c5e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008c62:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c6a:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8008c6e:	673b      	str	r3, [r7, #112]	@ 0x70
 8008c70:	2300      	movs	r3, #0
 8008c72:	677b      	str	r3, [r7, #116]	@ 0x74
 8008c74:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8008c78:	460b      	mov	r3, r1
 8008c7a:	4313      	orrs	r3, r2
 8008c7c:	d03b      	beq.n	8008cf6 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8008c7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c82:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008c86:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008c8a:	d01f      	beq.n	8008ccc <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8008c8c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008c90:	d818      	bhi.n	8008cc4 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8008c92:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008c96:	d003      	beq.n	8008ca0 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 8008c98:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008c9c:	d007      	beq.n	8008cae <HAL_RCCEx_PeriphCLKConfig+0xf16>
 8008c9e:	e011      	b.n	8008cc4 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008ca0:	4b33      	ldr	r3, [pc, #204]	@ (8008d70 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008ca2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ca4:	4a32      	ldr	r2, [pc, #200]	@ (8008d70 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008ca6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008caa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8008cac:	e00f      	b.n	8008cce <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008cae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008cb2:	3328      	adds	r3, #40	@ 0x28
 8008cb4:	2101      	movs	r1, #1
 8008cb6:	4618      	mov	r0, r3
 8008cb8:	f001 fba2 	bl	800a400 <RCCEx_PLL3_Config>
 8008cbc:	4603      	mov	r3, r0
 8008cbe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 8008cc2:	e004      	b.n	8008cce <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008cc4:	2301      	movs	r3, #1
 8008cc6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008cca:	e000      	b.n	8008cce <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 8008ccc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008cce:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d10b      	bne.n	8008cee <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008cd6:	4b26      	ldr	r3, [pc, #152]	@ (8008d70 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008cd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008cda:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8008cde:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008ce2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008ce6:	4a22      	ldr	r2, [pc, #136]	@ (8008d70 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008ce8:	430b      	orrs	r3, r1
 8008cea:	6553      	str	r3, [r2, #84]	@ 0x54
 8008cec:	e003      	b.n	8008cf6 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008cee:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008cf2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8008cf6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008cfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cfe:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8008d02:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008d04:	2300      	movs	r3, #0
 8008d06:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008d08:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8008d0c:	460b      	mov	r3, r1
 8008d0e:	4313      	orrs	r3, r2
 8008d10:	d034      	beq.n	8008d7c <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8008d12:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d16:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d003      	beq.n	8008d24 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 8008d1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008d20:	d007      	beq.n	8008d32 <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 8008d22:	e011      	b.n	8008d48 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008d24:	4b12      	ldr	r3, [pc, #72]	@ (8008d70 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008d26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d28:	4a11      	ldr	r2, [pc, #68]	@ (8008d70 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008d2a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008d2e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8008d30:	e00e      	b.n	8008d50 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008d32:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d36:	3308      	adds	r3, #8
 8008d38:	2102      	movs	r1, #2
 8008d3a:	4618      	mov	r0, r3
 8008d3c:	f001 faae 	bl	800a29c <RCCEx_PLL2_Config>
 8008d40:	4603      	mov	r3, r0
 8008d42:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8008d46:	e003      	b.n	8008d50 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 8008d48:	2301      	movs	r3, #1
 8008d4a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008d4e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008d50:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d10d      	bne.n	8008d74 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8008d58:	4b05      	ldr	r3, [pc, #20]	@ (8008d70 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008d5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008d5c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008d60:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d64:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008d66:	4a02      	ldr	r2, [pc, #8]	@ (8008d70 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008d68:	430b      	orrs	r3, r1
 8008d6a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008d6c:	e006      	b.n	8008d7c <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 8008d6e:	bf00      	nop
 8008d70:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008d74:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008d78:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8008d7c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d84:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8008d88:	663b      	str	r3, [r7, #96]	@ 0x60
 8008d8a:	2300      	movs	r3, #0
 8008d8c:	667b      	str	r3, [r7, #100]	@ 0x64
 8008d8e:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8008d92:	460b      	mov	r3, r1
 8008d94:	4313      	orrs	r3, r2
 8008d96:	d00c      	beq.n	8008db2 <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8008d98:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d9c:	3328      	adds	r3, #40	@ 0x28
 8008d9e:	2102      	movs	r1, #2
 8008da0:	4618      	mov	r0, r3
 8008da2:	f001 fb2d 	bl	800a400 <RCCEx_PLL3_Config>
 8008da6:	4603      	mov	r3, r0
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d002      	beq.n	8008db2 <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 8008dac:	2301      	movs	r3, #1
 8008dae:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8008db2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008db6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dba:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8008dbe:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008dc0:	2300      	movs	r3, #0
 8008dc2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008dc4:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8008dc8:	460b      	mov	r3, r1
 8008dca:	4313      	orrs	r3, r2
 8008dcc:	d036      	beq.n	8008e3c <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 8008dce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008dd2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008dd4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008dd8:	d018      	beq.n	8008e0c <HAL_RCCEx_PeriphCLKConfig+0x1074>
 8008dda:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008dde:	d811      	bhi.n	8008e04 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8008de0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008de4:	d014      	beq.n	8008e10 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 8008de6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008dea:	d80b      	bhi.n	8008e04 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d011      	beq.n	8008e14 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8008df0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008df4:	d106      	bne.n	8008e04 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008df6:	4bb7      	ldr	r3, [pc, #732]	@ (80090d4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008df8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008dfa:	4ab6      	ldr	r2, [pc, #728]	@ (80090d4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008dfc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008e00:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8008e02:	e008      	b.n	8008e16 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008e04:	2301      	movs	r3, #1
 8008e06:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008e0a:	e004      	b.n	8008e16 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8008e0c:	bf00      	nop
 8008e0e:	e002      	b.n	8008e16 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8008e10:	bf00      	nop
 8008e12:	e000      	b.n	8008e16 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8008e14:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008e16:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d10a      	bne.n	8008e34 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008e1e:	4bad      	ldr	r3, [pc, #692]	@ (80090d4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008e20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008e22:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8008e26:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008e2a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008e2c:	4aa9      	ldr	r2, [pc, #676]	@ (80090d4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008e2e:	430b      	orrs	r3, r1
 8008e30:	6553      	str	r3, [r2, #84]	@ 0x54
 8008e32:	e003      	b.n	8008e3c <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008e34:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008e38:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8008e3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008e40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e44:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8008e48:	653b      	str	r3, [r7, #80]	@ 0x50
 8008e4a:	2300      	movs	r3, #0
 8008e4c:	657b      	str	r3, [r7, #84]	@ 0x54
 8008e4e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8008e52:	460b      	mov	r3, r1
 8008e54:	4313      	orrs	r3, r2
 8008e56:	d009      	beq.n	8008e6c <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8008e58:	4b9e      	ldr	r3, [pc, #632]	@ (80090d4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008e5a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008e5c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8008e60:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008e64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008e66:	4a9b      	ldr	r2, [pc, #620]	@ (80090d4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008e68:	430b      	orrs	r3, r1
 8008e6a:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8008e6c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008e70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e74:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8008e78:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008e7a:	2300      	movs	r3, #0
 8008e7c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008e7e:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8008e82:	460b      	mov	r3, r1
 8008e84:	4313      	orrs	r3, r2
 8008e86:	d009      	beq.n	8008e9c <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8008e88:	4b92      	ldr	r3, [pc, #584]	@ (80090d4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008e8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008e8c:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8008e90:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008e94:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008e96:	4a8f      	ldr	r2, [pc, #572]	@ (80090d4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008e98:	430b      	orrs	r3, r1
 8008e9a:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8008e9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008ea0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ea4:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8008ea8:	643b      	str	r3, [r7, #64]	@ 0x40
 8008eaa:	2300      	movs	r3, #0
 8008eac:	647b      	str	r3, [r7, #68]	@ 0x44
 8008eae:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8008eb2:	460b      	mov	r3, r1
 8008eb4:	4313      	orrs	r3, r2
 8008eb6:	d00e      	beq.n	8008ed6 <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008eb8:	4b86      	ldr	r3, [pc, #536]	@ (80090d4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008eba:	691b      	ldr	r3, [r3, #16]
 8008ebc:	4a85      	ldr	r2, [pc, #532]	@ (80090d4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008ebe:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008ec2:	6113      	str	r3, [r2, #16]
 8008ec4:	4b83      	ldr	r3, [pc, #524]	@ (80090d4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008ec6:	6919      	ldr	r1, [r3, #16]
 8008ec8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008ecc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008ed0:	4a80      	ldr	r2, [pc, #512]	@ (80090d4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008ed2:	430b      	orrs	r3, r1
 8008ed4:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8008ed6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008eda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ede:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8008ee2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008ee4:	2300      	movs	r3, #0
 8008ee6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008ee8:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8008eec:	460b      	mov	r3, r1
 8008eee:	4313      	orrs	r3, r2
 8008ef0:	d009      	beq.n	8008f06 <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8008ef2:	4b78      	ldr	r3, [pc, #480]	@ (80090d4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008ef4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008ef6:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8008efa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008efe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008f00:	4a74      	ldr	r2, [pc, #464]	@ (80090d4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008f02:	430b      	orrs	r3, r1
 8008f04:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8008f06:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008f0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f0e:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8008f12:	633b      	str	r3, [r7, #48]	@ 0x30
 8008f14:	2300      	movs	r3, #0
 8008f16:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f18:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8008f1c:	460b      	mov	r3, r1
 8008f1e:	4313      	orrs	r3, r2
 8008f20:	d00a      	beq.n	8008f38 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008f22:	4b6c      	ldr	r3, [pc, #432]	@ (80090d4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008f24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008f26:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8008f2a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008f2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008f32:	4a68      	ldr	r2, [pc, #416]	@ (80090d4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008f34:	430b      	orrs	r3, r1
 8008f36:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8008f38:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008f3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f40:	2100      	movs	r1, #0
 8008f42:	62b9      	str	r1, [r7, #40]	@ 0x28
 8008f44:	f003 0301 	and.w	r3, r3, #1
 8008f48:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008f4a:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8008f4e:	460b      	mov	r3, r1
 8008f50:	4313      	orrs	r3, r2
 8008f52:	d011      	beq.n	8008f78 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008f54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008f58:	3308      	adds	r3, #8
 8008f5a:	2100      	movs	r1, #0
 8008f5c:	4618      	mov	r0, r3
 8008f5e:	f001 f99d 	bl	800a29c <RCCEx_PLL2_Config>
 8008f62:	4603      	mov	r3, r0
 8008f64:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8008f68:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d003      	beq.n	8008f78 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008f70:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008f74:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8008f78:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008f7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f80:	2100      	movs	r1, #0
 8008f82:	6239      	str	r1, [r7, #32]
 8008f84:	f003 0302 	and.w	r3, r3, #2
 8008f88:	627b      	str	r3, [r7, #36]	@ 0x24
 8008f8a:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8008f8e:	460b      	mov	r3, r1
 8008f90:	4313      	orrs	r3, r2
 8008f92:	d011      	beq.n	8008fb8 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008f94:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008f98:	3308      	adds	r3, #8
 8008f9a:	2101      	movs	r1, #1
 8008f9c:	4618      	mov	r0, r3
 8008f9e:	f001 f97d 	bl	800a29c <RCCEx_PLL2_Config>
 8008fa2:	4603      	mov	r3, r0
 8008fa4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8008fa8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d003      	beq.n	8008fb8 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008fb0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008fb4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8008fb8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008fbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fc0:	2100      	movs	r1, #0
 8008fc2:	61b9      	str	r1, [r7, #24]
 8008fc4:	f003 0304 	and.w	r3, r3, #4
 8008fc8:	61fb      	str	r3, [r7, #28]
 8008fca:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8008fce:	460b      	mov	r3, r1
 8008fd0:	4313      	orrs	r3, r2
 8008fd2:	d011      	beq.n	8008ff8 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008fd4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008fd8:	3308      	adds	r3, #8
 8008fda:	2102      	movs	r1, #2
 8008fdc:	4618      	mov	r0, r3
 8008fde:	f001 f95d 	bl	800a29c <RCCEx_PLL2_Config>
 8008fe2:	4603      	mov	r3, r0
 8008fe4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8008fe8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d003      	beq.n	8008ff8 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008ff0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008ff4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8008ff8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008ffc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009000:	2100      	movs	r1, #0
 8009002:	6139      	str	r1, [r7, #16]
 8009004:	f003 0308 	and.w	r3, r3, #8
 8009008:	617b      	str	r3, [r7, #20]
 800900a:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800900e:	460b      	mov	r3, r1
 8009010:	4313      	orrs	r3, r2
 8009012:	d011      	beq.n	8009038 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009014:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009018:	3328      	adds	r3, #40	@ 0x28
 800901a:	2100      	movs	r1, #0
 800901c:	4618      	mov	r0, r3
 800901e:	f001 f9ef 	bl	800a400 <RCCEx_PLL3_Config>
 8009022:	4603      	mov	r3, r0
 8009024:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 8009028:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800902c:	2b00      	cmp	r3, #0
 800902e:	d003      	beq.n	8009038 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009030:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009034:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8009038:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800903c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009040:	2100      	movs	r1, #0
 8009042:	60b9      	str	r1, [r7, #8]
 8009044:	f003 0310 	and.w	r3, r3, #16
 8009048:	60fb      	str	r3, [r7, #12]
 800904a:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800904e:	460b      	mov	r3, r1
 8009050:	4313      	orrs	r3, r2
 8009052:	d011      	beq.n	8009078 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009054:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009058:	3328      	adds	r3, #40	@ 0x28
 800905a:	2101      	movs	r1, #1
 800905c:	4618      	mov	r0, r3
 800905e:	f001 f9cf 	bl	800a400 <RCCEx_PLL3_Config>
 8009062:	4603      	mov	r3, r0
 8009064:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8009068:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800906c:	2b00      	cmp	r3, #0
 800906e:	d003      	beq.n	8009078 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009070:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009074:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8009078:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800907c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009080:	2100      	movs	r1, #0
 8009082:	6039      	str	r1, [r7, #0]
 8009084:	f003 0320 	and.w	r3, r3, #32
 8009088:	607b      	str	r3, [r7, #4]
 800908a:	e9d7 1200 	ldrd	r1, r2, [r7]
 800908e:	460b      	mov	r3, r1
 8009090:	4313      	orrs	r3, r2
 8009092:	d011      	beq.n	80090b8 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009094:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009098:	3328      	adds	r3, #40	@ 0x28
 800909a:	2102      	movs	r1, #2
 800909c:	4618      	mov	r0, r3
 800909e:	f001 f9af 	bl	800a400 <RCCEx_PLL3_Config>
 80090a2:	4603      	mov	r3, r0
 80090a4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80090a8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	d003      	beq.n	80090b8 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80090b0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80090b4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 80090b8:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d101      	bne.n	80090c4 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 80090c0:	2300      	movs	r3, #0
 80090c2:	e000      	b.n	80090c6 <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 80090c4:	2301      	movs	r3, #1
}
 80090c6:	4618      	mov	r0, r3
 80090c8:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 80090cc:	46bd      	mov	sp, r7
 80090ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80090d2:	bf00      	nop
 80090d4:	58024400 	.word	0x58024400

080090d8 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 80090d8:	b580      	push	{r7, lr}
 80090da:	b090      	sub	sp, #64	@ 0x40
 80090dc:	af00      	add	r7, sp, #0
 80090de:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80090e2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80090e6:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 80090ea:	430b      	orrs	r3, r1
 80090ec:	f040 8094 	bne.w	8009218 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 80090f0:	4b9b      	ldr	r3, [pc, #620]	@ (8009360 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80090f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80090f4:	f003 0307 	and.w	r3, r3, #7
 80090f8:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80090fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090fc:	2b04      	cmp	r3, #4
 80090fe:	f200 8087 	bhi.w	8009210 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8009102:	a201      	add	r2, pc, #4	@ (adr r2, 8009108 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8009104:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009108:	0800911d 	.word	0x0800911d
 800910c:	08009145 	.word	0x08009145
 8009110:	0800916d 	.word	0x0800916d
 8009114:	08009209 	.word	0x08009209
 8009118:	08009195 	.word	0x08009195
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800911c:	4b90      	ldr	r3, [pc, #576]	@ (8009360 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009124:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009128:	d108      	bne.n	800913c <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800912a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800912e:	4618      	mov	r0, r3
 8009130:	f000 ff62 	bl	8009ff8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009134:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009136:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009138:	f000 bc93 	b.w	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800913c:	2300      	movs	r3, #0
 800913e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009140:	f000 bc8f 	b.w	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009144:	4b86      	ldr	r3, [pc, #536]	@ (8009360 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800914c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009150:	d108      	bne.n	8009164 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009152:	f107 0318 	add.w	r3, r7, #24
 8009156:	4618      	mov	r0, r3
 8009158:	f000 fca6 	bl	8009aa8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800915c:	69bb      	ldr	r3, [r7, #24]
 800915e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009160:	f000 bc7f 	b.w	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009164:	2300      	movs	r3, #0
 8009166:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009168:	f000 bc7b 	b.w	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800916c:	4b7c      	ldr	r3, [pc, #496]	@ (8009360 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009174:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009178:	d108      	bne.n	800918c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800917a:	f107 030c 	add.w	r3, r7, #12
 800917e:	4618      	mov	r0, r3
 8009180:	f000 fde6 	bl	8009d50 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009188:	f000 bc6b 	b.w	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800918c:	2300      	movs	r3, #0
 800918e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009190:	f000 bc67 	b.w	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009194:	4b72      	ldr	r3, [pc, #456]	@ (8009360 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009196:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009198:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800919c:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800919e:	4b70      	ldr	r3, [pc, #448]	@ (8009360 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	f003 0304 	and.w	r3, r3, #4
 80091a6:	2b04      	cmp	r3, #4
 80091a8:	d10c      	bne.n	80091c4 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 80091aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d109      	bne.n	80091c4 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80091b0:	4b6b      	ldr	r3, [pc, #428]	@ (8009360 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	08db      	lsrs	r3, r3, #3
 80091b6:	f003 0303 	and.w	r3, r3, #3
 80091ba:	4a6a      	ldr	r2, [pc, #424]	@ (8009364 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 80091bc:	fa22 f303 	lsr.w	r3, r2, r3
 80091c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80091c2:	e01f      	b.n	8009204 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80091c4:	4b66      	ldr	r3, [pc, #408]	@ (8009360 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80091cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80091d0:	d106      	bne.n	80091e0 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 80091d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80091d4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80091d8:	d102      	bne.n	80091e0 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80091da:	4b63      	ldr	r3, [pc, #396]	@ (8009368 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80091dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80091de:	e011      	b.n	8009204 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80091e0:	4b5f      	ldr	r3, [pc, #380]	@ (8009360 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80091e8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80091ec:	d106      	bne.n	80091fc <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 80091ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80091f0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80091f4:	d102      	bne.n	80091fc <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80091f6:	4b5d      	ldr	r3, [pc, #372]	@ (800936c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80091f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80091fa:	e003      	b.n	8009204 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80091fc:	2300      	movs	r3, #0
 80091fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8009200:	f000 bc2f 	b.w	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8009204:	f000 bc2d 	b.w	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8009208:	4b59      	ldr	r3, [pc, #356]	@ (8009370 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800920a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800920c:	f000 bc29 	b.w	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 8009210:	2300      	movs	r3, #0
 8009212:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009214:	f000 bc25 	b.w	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8009218:	e9d7 2300 	ldrd	r2, r3, [r7]
 800921c:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8009220:	430b      	orrs	r3, r1
 8009222:	f040 80a7 	bne.w	8009374 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8009226:	4b4e      	ldr	r3, [pc, #312]	@ (8009360 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009228:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800922a:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800922e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8009230:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009232:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009236:	d054      	beq.n	80092e2 <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 8009238:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800923a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800923e:	f200 808b 	bhi.w	8009358 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8009242:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009244:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8009248:	f000 8083 	beq.w	8009352 <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 800924c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800924e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8009252:	f200 8081 	bhi.w	8009358 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8009256:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009258:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800925c:	d02f      	beq.n	80092be <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800925e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009260:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009264:	d878      	bhi.n	8009358 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8009266:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009268:	2b00      	cmp	r3, #0
 800926a:	d004      	beq.n	8009276 <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 800926c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800926e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009272:	d012      	beq.n	800929a <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 8009274:	e070      	b.n	8009358 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009276:	4b3a      	ldr	r3, [pc, #232]	@ (8009360 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800927e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009282:	d107      	bne.n	8009294 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009284:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009288:	4618      	mov	r0, r3
 800928a:	f000 feb5 	bl	8009ff8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800928e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009290:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009292:	e3e6      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009294:	2300      	movs	r3, #0
 8009296:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009298:	e3e3      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800929a:	4b31      	ldr	r3, [pc, #196]	@ (8009360 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80092a2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80092a6:	d107      	bne.n	80092b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80092a8:	f107 0318 	add.w	r3, r7, #24
 80092ac:	4618      	mov	r0, r3
 80092ae:	f000 fbfb 	bl	8009aa8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80092b2:	69bb      	ldr	r3, [r7, #24]
 80092b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80092b6:	e3d4      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80092b8:	2300      	movs	r3, #0
 80092ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80092bc:	e3d1      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80092be:	4b28      	ldr	r3, [pc, #160]	@ (8009360 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80092c6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80092ca:	d107      	bne.n	80092dc <HAL_RCCEx_GetPeriphCLKFreq+0x204>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80092cc:	f107 030c 	add.w	r3, r7, #12
 80092d0:	4618      	mov	r0, r3
 80092d2:	f000 fd3d 	bl	8009d50 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80092da:	e3c2      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80092dc:	2300      	movs	r3, #0
 80092de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80092e0:	e3bf      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80092e2:	4b1f      	ldr	r3, [pc, #124]	@ (8009360 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80092e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80092e6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80092ea:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80092ec:	4b1c      	ldr	r3, [pc, #112]	@ (8009360 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	f003 0304 	and.w	r3, r3, #4
 80092f4:	2b04      	cmp	r3, #4
 80092f6:	d10c      	bne.n	8009312 <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 80092f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d109      	bne.n	8009312 <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80092fe:	4b18      	ldr	r3, [pc, #96]	@ (8009360 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	08db      	lsrs	r3, r3, #3
 8009304:	f003 0303 	and.w	r3, r3, #3
 8009308:	4a16      	ldr	r2, [pc, #88]	@ (8009364 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800930a:	fa22 f303 	lsr.w	r3, r2, r3
 800930e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009310:	e01e      	b.n	8009350 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009312:	4b13      	ldr	r3, [pc, #76]	@ (8009360 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800931a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800931e:	d106      	bne.n	800932e <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 8009320:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009322:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009326:	d102      	bne.n	800932e <HAL_RCCEx_GetPeriphCLKFreq+0x256>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8009328:	4b0f      	ldr	r3, [pc, #60]	@ (8009368 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800932a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800932c:	e010      	b.n	8009350 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800932e:	4b0c      	ldr	r3, [pc, #48]	@ (8009360 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009336:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800933a:	d106      	bne.n	800934a <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 800933c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800933e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009342:	d102      	bne.n	800934a <HAL_RCCEx_GetPeriphCLKFreq+0x272>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8009344:	4b09      	ldr	r3, [pc, #36]	@ (800936c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009346:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009348:	e002      	b.n	8009350 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800934a:	2300      	movs	r3, #0
 800934c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800934e:	e388      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8009350:	e387      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8009352:	4b07      	ldr	r3, [pc, #28]	@ (8009370 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8009354:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009356:	e384      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8009358:	2300      	movs	r3, #0
 800935a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800935c:	e381      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800935e:	bf00      	nop
 8009360:	58024400 	.word	0x58024400
 8009364:	03d09000 	.word	0x03d09000
 8009368:	003d0900 	.word	0x003d0900
 800936c:	017d7840 	.word	0x017d7840
 8009370:	00bb8000 	.word	0x00bb8000
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8009374:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009378:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800937c:	430b      	orrs	r3, r1
 800937e:	f040 809c 	bne.w	80094ba <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8009382:	4b9e      	ldr	r3, [pc, #632]	@ (80095fc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009384:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009386:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800938a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800938c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800938e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009392:	d054      	beq.n	800943e <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 8009394:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009396:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800939a:	f200 808b 	bhi.w	80094b4 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800939e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093a0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80093a4:	f000 8083 	beq.w	80094ae <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 80093a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093aa:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80093ae:	f200 8081 	bhi.w	80094b4 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 80093b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093b4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80093b8:	d02f      	beq.n	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 80093ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093bc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80093c0:	d878      	bhi.n	80094b4 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 80093c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	d004      	beq.n	80093d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 80093c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093ca:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80093ce:	d012      	beq.n	80093f6 <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 80093d0:	e070      	b.n	80094b4 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80093d2:	4b8a      	ldr	r3, [pc, #552]	@ (80095fc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80093da:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80093de:	d107      	bne.n	80093f0 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80093e0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80093e4:	4618      	mov	r0, r3
 80093e6:	f000 fe07 	bl	8009ff8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80093ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80093ee:	e338      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80093f0:	2300      	movs	r3, #0
 80093f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80093f4:	e335      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80093f6:	4b81      	ldr	r3, [pc, #516]	@ (80095fc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80093fe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009402:	d107      	bne.n	8009414 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009404:	f107 0318 	add.w	r3, r7, #24
 8009408:	4618      	mov	r0, r3
 800940a:	f000 fb4d 	bl	8009aa8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800940e:	69bb      	ldr	r3, [r7, #24]
 8009410:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009412:	e326      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009414:	2300      	movs	r3, #0
 8009416:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009418:	e323      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800941a:	4b78      	ldr	r3, [pc, #480]	@ (80095fc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009422:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009426:	d107      	bne.n	8009438 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009428:	f107 030c 	add.w	r3, r7, #12
 800942c:	4618      	mov	r0, r3
 800942e:	f000 fc8f 	bl	8009d50 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009436:	e314      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009438:	2300      	movs	r3, #0
 800943a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800943c:	e311      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800943e:	4b6f      	ldr	r3, [pc, #444]	@ (80095fc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009440:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009442:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8009446:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009448:	4b6c      	ldr	r3, [pc, #432]	@ (80095fc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	f003 0304 	and.w	r3, r3, #4
 8009450:	2b04      	cmp	r3, #4
 8009452:	d10c      	bne.n	800946e <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 8009454:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009456:	2b00      	cmp	r3, #0
 8009458:	d109      	bne.n	800946e <HAL_RCCEx_GetPeriphCLKFreq+0x396>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800945a:	4b68      	ldr	r3, [pc, #416]	@ (80095fc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	08db      	lsrs	r3, r3, #3
 8009460:	f003 0303 	and.w	r3, r3, #3
 8009464:	4a66      	ldr	r2, [pc, #408]	@ (8009600 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 8009466:	fa22 f303 	lsr.w	r3, r2, r3
 800946a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800946c:	e01e      	b.n	80094ac <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800946e:	4b63      	ldr	r3, [pc, #396]	@ (80095fc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009476:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800947a:	d106      	bne.n	800948a <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 800947c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800947e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009482:	d102      	bne.n	800948a <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8009484:	4b5f      	ldr	r3, [pc, #380]	@ (8009604 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 8009486:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009488:	e010      	b.n	80094ac <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800948a:	4b5c      	ldr	r3, [pc, #368]	@ (80095fc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009492:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009496:	d106      	bne.n	80094a6 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 8009498:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800949a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800949e:	d102      	bne.n	80094a6 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80094a0:	4b59      	ldr	r3, [pc, #356]	@ (8009608 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80094a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80094a4:	e002      	b.n	80094ac <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80094a6:	2300      	movs	r3, #0
 80094a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80094aa:	e2da      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80094ac:	e2d9      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80094ae:	4b57      	ldr	r3, [pc, #348]	@ (800960c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 80094b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80094b2:	e2d6      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 80094b4:	2300      	movs	r3, #0
 80094b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80094b8:	e2d3      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 80094ba:	e9d7 2300 	ldrd	r2, r3, [r7]
 80094be:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 80094c2:	430b      	orrs	r3, r1
 80094c4:	f040 80a7 	bne.w	8009616 <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 80094c8:	4b4c      	ldr	r3, [pc, #304]	@ (80095fc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80094ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80094cc:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80094d0:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80094d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094d4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80094d8:	d055      	beq.n	8009586 <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 80094da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094dc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80094e0:	f200 8096 	bhi.w	8009610 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 80094e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094e6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80094ea:	f000 8084 	beq.w	80095f6 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
 80094ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094f0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80094f4:	f200 808c 	bhi.w	8009610 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 80094f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094fa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80094fe:	d030      	beq.n	8009562 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 8009500:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009502:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009506:	f200 8083 	bhi.w	8009610 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800950a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800950c:	2b00      	cmp	r3, #0
 800950e:	d004      	beq.n	800951a <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 8009510:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009512:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009516:	d012      	beq.n	800953e <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 8009518:	e07a      	b.n	8009610 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800951a:	4b38      	ldr	r3, [pc, #224]	@ (80095fc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009522:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009526:	d107      	bne.n	8009538 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009528:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800952c:	4618      	mov	r0, r3
 800952e:	f000 fd63 	bl	8009ff8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009532:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009534:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009536:	e294      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009538:	2300      	movs	r3, #0
 800953a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800953c:	e291      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800953e:	4b2f      	ldr	r3, [pc, #188]	@ (80095fc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009546:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800954a:	d107      	bne.n	800955c <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800954c:	f107 0318 	add.w	r3, r7, #24
 8009550:	4618      	mov	r0, r3
 8009552:	f000 faa9 	bl	8009aa8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009556:	69bb      	ldr	r3, [r7, #24]
 8009558:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800955a:	e282      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800955c:	2300      	movs	r3, #0
 800955e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009560:	e27f      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009562:	4b26      	ldr	r3, [pc, #152]	@ (80095fc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800956a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800956e:	d107      	bne.n	8009580 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009570:	f107 030c 	add.w	r3, r7, #12
 8009574:	4618      	mov	r0, r3
 8009576:	f000 fbeb 	bl	8009d50 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800957e:	e270      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009580:	2300      	movs	r3, #0
 8009582:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009584:	e26d      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009586:	4b1d      	ldr	r3, [pc, #116]	@ (80095fc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009588:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800958a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800958e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009590:	4b1a      	ldr	r3, [pc, #104]	@ (80095fc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	f003 0304 	and.w	r3, r3, #4
 8009598:	2b04      	cmp	r3, #4
 800959a:	d10c      	bne.n	80095b6 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 800959c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d109      	bne.n	80095b6 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80095a2:	4b16      	ldr	r3, [pc, #88]	@ (80095fc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	08db      	lsrs	r3, r3, #3
 80095a8:	f003 0303 	and.w	r3, r3, #3
 80095ac:	4a14      	ldr	r2, [pc, #80]	@ (8009600 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 80095ae:	fa22 f303 	lsr.w	r3, r2, r3
 80095b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80095b4:	e01e      	b.n	80095f4 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80095b6:	4b11      	ldr	r3, [pc, #68]	@ (80095fc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80095be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80095c2:	d106      	bne.n	80095d2 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 80095c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095c6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80095ca:	d102      	bne.n	80095d2 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80095cc:	4b0d      	ldr	r3, [pc, #52]	@ (8009604 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 80095ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80095d0:	e010      	b.n	80095f4 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80095d2:	4b0a      	ldr	r3, [pc, #40]	@ (80095fc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80095da:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80095de:	d106      	bne.n	80095ee <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 80095e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80095e6:	d102      	bne.n	80095ee <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80095e8:	4b07      	ldr	r3, [pc, #28]	@ (8009608 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80095ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80095ec:	e002      	b.n	80095f4 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80095ee:	2300      	movs	r3, #0
 80095f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80095f2:	e236      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80095f4:	e235      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80095f6:	4b05      	ldr	r3, [pc, #20]	@ (800960c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 80095f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80095fa:	e232      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80095fc:	58024400 	.word	0x58024400
 8009600:	03d09000 	.word	0x03d09000
 8009604:	003d0900 	.word	0x003d0900
 8009608:	017d7840 	.word	0x017d7840
 800960c:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 8009610:	2300      	movs	r3, #0
 8009612:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009614:	e225      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8009616:	e9d7 2300 	ldrd	r2, r3, [r7]
 800961a:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800961e:	430b      	orrs	r3, r1
 8009620:	f040 8085 	bne.w	800972e <HAL_RCCEx_GetPeriphCLKFreq+0x656>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8009624:	4b9c      	ldr	r3, [pc, #624]	@ (8009898 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8009626:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009628:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800962c:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800962e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009630:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009634:	d06b      	beq.n	800970e <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 8009636:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009638:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800963c:	d874      	bhi.n	8009728 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800963e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009640:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009644:	d056      	beq.n	80096f4 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
 8009646:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009648:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800964c:	d86c      	bhi.n	8009728 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800964e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009650:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009654:	d03b      	beq.n	80096ce <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 8009656:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009658:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800965c:	d864      	bhi.n	8009728 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800965e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009660:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009664:	d021      	beq.n	80096aa <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 8009666:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009668:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800966c:	d85c      	bhi.n	8009728 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800966e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009670:	2b00      	cmp	r3, #0
 8009672:	d004      	beq.n	800967e <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
 8009674:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009676:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800967a:	d004      	beq.n	8009686 <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 800967c:	e054      	b.n	8009728 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800967e:	f7fe fb5f 	bl	8007d40 <HAL_RCC_GetPCLK1Freq>
 8009682:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009684:	e1ed      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009686:	4b84      	ldr	r3, [pc, #528]	@ (8009898 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800968e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009692:	d107      	bne.n	80096a4 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009694:	f107 0318 	add.w	r3, r7, #24
 8009698:	4618      	mov	r0, r3
 800969a:	f000 fa05 	bl	8009aa8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800969e:	69fb      	ldr	r3, [r7, #28]
 80096a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80096a2:	e1de      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80096a4:	2300      	movs	r3, #0
 80096a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80096a8:	e1db      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80096aa:	4b7b      	ldr	r3, [pc, #492]	@ (8009898 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80096b2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80096b6:	d107      	bne.n	80096c8 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80096b8:	f107 030c 	add.w	r3, r7, #12
 80096bc:	4618      	mov	r0, r3
 80096be:	f000 fb47 	bl	8009d50 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80096c2:	693b      	ldr	r3, [r7, #16]
 80096c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80096c6:	e1cc      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80096c8:	2300      	movs	r3, #0
 80096ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80096cc:	e1c9      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80096ce:	4b72      	ldr	r3, [pc, #456]	@ (8009898 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	f003 0304 	and.w	r3, r3, #4
 80096d6:	2b04      	cmp	r3, #4
 80096d8:	d109      	bne.n	80096ee <HAL_RCCEx_GetPeriphCLKFreq+0x616>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80096da:	4b6f      	ldr	r3, [pc, #444]	@ (8009898 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	08db      	lsrs	r3, r3, #3
 80096e0:	f003 0303 	and.w	r3, r3, #3
 80096e4:	4a6d      	ldr	r2, [pc, #436]	@ (800989c <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 80096e6:	fa22 f303 	lsr.w	r3, r2, r3
 80096ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80096ec:	e1b9      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80096ee:	2300      	movs	r3, #0
 80096f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80096f2:	e1b6      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80096f4:	4b68      	ldr	r3, [pc, #416]	@ (8009898 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80096fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009700:	d102      	bne.n	8009708 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
        {
          frequency = CSI_VALUE;
 8009702:	4b67      	ldr	r3, [pc, #412]	@ (80098a0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 8009704:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009706:	e1ac      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009708:	2300      	movs	r3, #0
 800970a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800970c:	e1a9      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800970e:	4b62      	ldr	r3, [pc, #392]	@ (8009898 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009716:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800971a:	d102      	bne.n	8009722 <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
        {
          frequency = HSE_VALUE;
 800971c:	4b61      	ldr	r3, [pc, #388]	@ (80098a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800971e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009720:	e19f      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009722:	2300      	movs	r3, #0
 8009724:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009726:	e19c      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 8009728:	2300      	movs	r3, #0
 800972a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800972c:	e199      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800972e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009732:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8009736:	430b      	orrs	r3, r1
 8009738:	d173      	bne.n	8009822 <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800973a:	4b57      	ldr	r3, [pc, #348]	@ (8009898 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800973c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800973e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8009742:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8009744:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009746:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800974a:	d02f      	beq.n	80097ac <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
 800974c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800974e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009752:	d863      	bhi.n	800981c <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 8009754:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009756:	2b00      	cmp	r3, #0
 8009758:	d004      	beq.n	8009764 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 800975a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800975c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009760:	d012      	beq.n	8009788 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 8009762:	e05b      	b.n	800981c <HAL_RCCEx_GetPeriphCLKFreq+0x744>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009764:	4b4c      	ldr	r3, [pc, #304]	@ (8009898 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800976c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009770:	d107      	bne.n	8009782 <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009772:	f107 0318 	add.w	r3, r7, #24
 8009776:	4618      	mov	r0, r3
 8009778:	f000 f996 	bl	8009aa8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800977c:	69bb      	ldr	r3, [r7, #24]
 800977e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009780:	e16f      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009782:	2300      	movs	r3, #0
 8009784:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009786:	e16c      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009788:	4b43      	ldr	r3, [pc, #268]	@ (8009898 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009790:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009794:	d107      	bne.n	80097a6 <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009796:	f107 030c 	add.w	r3, r7, #12
 800979a:	4618      	mov	r0, r3
 800979c:	f000 fad8 	bl	8009d50 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80097a0:	697b      	ldr	r3, [r7, #20]
 80097a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80097a4:	e15d      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80097a6:	2300      	movs	r3, #0
 80097a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80097aa:	e15a      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80097ac:	4b3a      	ldr	r3, [pc, #232]	@ (8009898 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80097ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80097b0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80097b4:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80097b6:	4b38      	ldr	r3, [pc, #224]	@ (8009898 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	f003 0304 	and.w	r3, r3, #4
 80097be:	2b04      	cmp	r3, #4
 80097c0:	d10c      	bne.n	80097dc <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 80097c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d109      	bne.n	80097dc <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80097c8:	4b33      	ldr	r3, [pc, #204]	@ (8009898 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	08db      	lsrs	r3, r3, #3
 80097ce:	f003 0303 	and.w	r3, r3, #3
 80097d2:	4a32      	ldr	r2, [pc, #200]	@ (800989c <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 80097d4:	fa22 f303 	lsr.w	r3, r2, r3
 80097d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80097da:	e01e      	b.n	800981a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80097dc:	4b2e      	ldr	r3, [pc, #184]	@ (8009898 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80097e4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80097e8:	d106      	bne.n	80097f8 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 80097ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80097ec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80097f0:	d102      	bne.n	80097f8 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80097f2:	4b2b      	ldr	r3, [pc, #172]	@ (80098a0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 80097f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80097f6:	e010      	b.n	800981a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80097f8:	4b27      	ldr	r3, [pc, #156]	@ (8009898 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009800:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009804:	d106      	bne.n	8009814 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 8009806:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009808:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800980c:	d102      	bne.n	8009814 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800980e:	4b25      	ldr	r3, [pc, #148]	@ (80098a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 8009810:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009812:	e002      	b.n	800981a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8009814:	2300      	movs	r3, #0
 8009816:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8009818:	e123      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800981a:	e122      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800981c:	2300      	movs	r3, #0
 800981e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009820:	e11f      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8009822:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009826:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800982a:	430b      	orrs	r3, r1
 800982c:	d13c      	bne.n	80098a8 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800982e:	4b1a      	ldr	r3, [pc, #104]	@ (8009898 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8009830:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009832:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009836:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8009838:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800983a:	2b00      	cmp	r3, #0
 800983c:	d004      	beq.n	8009848 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 800983e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009840:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009844:	d012      	beq.n	800986c <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 8009846:	e023      	b.n	8009890 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009848:	4b13      	ldr	r3, [pc, #76]	@ (8009898 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009850:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009854:	d107      	bne.n	8009866 <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009856:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800985a:	4618      	mov	r0, r3
 800985c:	f000 fbcc 	bl	8009ff8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009860:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009862:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009864:	e0fd      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009866:	2300      	movs	r3, #0
 8009868:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800986a:	e0fa      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800986c:	4b0a      	ldr	r3, [pc, #40]	@ (8009898 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009874:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009878:	d107      	bne.n	800988a <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800987a:	f107 0318 	add.w	r3, r7, #24
 800987e:	4618      	mov	r0, r3
 8009880:	f000 f912 	bl	8009aa8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8009884:	6a3b      	ldr	r3, [r7, #32]
 8009886:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009888:	e0eb      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800988a:	2300      	movs	r3, #0
 800988c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800988e:	e0e8      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8009890:	2300      	movs	r3, #0
 8009892:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009894:	e0e5      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8009896:	bf00      	nop
 8009898:	58024400 	.word	0x58024400
 800989c:	03d09000 	.word	0x03d09000
 80098a0:	003d0900 	.word	0x003d0900
 80098a4:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 80098a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80098ac:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 80098b0:	430b      	orrs	r3, r1
 80098b2:	f040 8085 	bne.w	80099c0 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 80098b6:	4b6d      	ldr	r3, [pc, #436]	@ (8009a6c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80098b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80098ba:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 80098be:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80098c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098c2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80098c6:	d06b      	beq.n	80099a0 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 80098c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098ca:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80098ce:	d874      	bhi.n	80099ba <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 80098d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80098d6:	d056      	beq.n	8009986 <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 80098d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80098de:	d86c      	bhi.n	80099ba <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 80098e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098e2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80098e6:	d03b      	beq.n	8009960 <HAL_RCCEx_GetPeriphCLKFreq+0x888>
 80098e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098ea:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80098ee:	d864      	bhi.n	80099ba <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 80098f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098f2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80098f6:	d021      	beq.n	800993c <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 80098f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098fa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80098fe:	d85c      	bhi.n	80099ba <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8009900:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009902:	2b00      	cmp	r3, #0
 8009904:	d004      	beq.n	8009910 <HAL_RCCEx_GetPeriphCLKFreq+0x838>
 8009906:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009908:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800990c:	d004      	beq.n	8009918 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 800990e:	e054      	b.n	80099ba <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8009910:	f000 f8b4 	bl	8009a7c <HAL_RCCEx_GetD3PCLK1Freq>
 8009914:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009916:	e0a4      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009918:	4b54      	ldr	r3, [pc, #336]	@ (8009a6c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009920:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009924:	d107      	bne.n	8009936 <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009926:	f107 0318 	add.w	r3, r7, #24
 800992a:	4618      	mov	r0, r3
 800992c:	f000 f8bc 	bl	8009aa8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009930:	69fb      	ldr	r3, [r7, #28]
 8009932:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009934:	e095      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009936:	2300      	movs	r3, #0
 8009938:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800993a:	e092      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800993c:	4b4b      	ldr	r3, [pc, #300]	@ (8009a6c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009944:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009948:	d107      	bne.n	800995a <HAL_RCCEx_GetPeriphCLKFreq+0x882>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800994a:	f107 030c 	add.w	r3, r7, #12
 800994e:	4618      	mov	r0, r3
 8009950:	f000 f9fe 	bl	8009d50 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009954:	693b      	ldr	r3, [r7, #16]
 8009956:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009958:	e083      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800995a:	2300      	movs	r3, #0
 800995c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800995e:	e080      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8009960:	4b42      	ldr	r3, [pc, #264]	@ (8009a6c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	f003 0304 	and.w	r3, r3, #4
 8009968:	2b04      	cmp	r3, #4
 800996a:	d109      	bne.n	8009980 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800996c:	4b3f      	ldr	r3, [pc, #252]	@ (8009a6c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	08db      	lsrs	r3, r3, #3
 8009972:	f003 0303 	and.w	r3, r3, #3
 8009976:	4a3e      	ldr	r2, [pc, #248]	@ (8009a70 <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 8009978:	fa22 f303 	lsr.w	r3, r2, r3
 800997c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800997e:	e070      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009980:	2300      	movs	r3, #0
 8009982:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009984:	e06d      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8009986:	4b39      	ldr	r3, [pc, #228]	@ (8009a6c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800998e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009992:	d102      	bne.n	800999a <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
        {
          frequency = CSI_VALUE;
 8009994:	4b37      	ldr	r3, [pc, #220]	@ (8009a74 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 8009996:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009998:	e063      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800999a:	2300      	movs	r3, #0
 800999c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800999e:	e060      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80099a0:	4b32      	ldr	r3, [pc, #200]	@ (8009a6c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80099a8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80099ac:	d102      	bne.n	80099b4 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        {
          frequency = HSE_VALUE;
 80099ae:	4b32      	ldr	r3, [pc, #200]	@ (8009a78 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 80099b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80099b2:	e056      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80099b4:	2300      	movs	r3, #0
 80099b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80099b8:	e053      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 80099ba:	2300      	movs	r3, #0
 80099bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80099be:	e050      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 80099c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80099c4:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 80099c8:	430b      	orrs	r3, r1
 80099ca:	d148      	bne.n	8009a5e <HAL_RCCEx_GetPeriphCLKFreq+0x986>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 80099cc:	4b27      	ldr	r3, [pc, #156]	@ (8009a6c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80099ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80099d0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80099d4:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80099d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099d8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80099dc:	d02a      	beq.n	8009a34 <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 80099de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099e0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80099e4:	d838      	bhi.n	8009a58 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 80099e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d004      	beq.n	80099f6 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 80099ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099ee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80099f2:	d00d      	beq.n	8009a10 <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 80099f4:	e030      	b.n	8009a58 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80099f6:	4b1d      	ldr	r3, [pc, #116]	@ (8009a6c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80099fe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009a02:	d102      	bne.n	8009a0a <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = HSE_VALUE;
 8009a04:	4b1c      	ldr	r3, [pc, #112]	@ (8009a78 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 8009a06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009a08:	e02b      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009a0a:	2300      	movs	r3, #0
 8009a0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009a0e:	e028      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009a10:	4b16      	ldr	r3, [pc, #88]	@ (8009a6c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009a18:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009a1c:	d107      	bne.n	8009a2e <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009a1e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009a22:	4618      	mov	r0, r3
 8009a24:	f000 fae8 	bl	8009ff8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009a28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009a2c:	e019      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009a2e:	2300      	movs	r3, #0
 8009a30:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009a32:	e016      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009a34:	4b0d      	ldr	r3, [pc, #52]	@ (8009a6c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009a3c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009a40:	d107      	bne.n	8009a52 <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009a42:	f107 0318 	add.w	r3, r7, #24
 8009a46:	4618      	mov	r0, r3
 8009a48:	f000 f82e 	bl	8009aa8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009a4c:	69fb      	ldr	r3, [r7, #28]
 8009a4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009a50:	e007      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009a52:	2300      	movs	r3, #0
 8009a54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009a56:	e004      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 8009a58:	2300      	movs	r3, #0
 8009a5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009a5c:	e001      	b.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else
  {
    frequency = 0;
 8009a5e:	2300      	movs	r3, #0
 8009a60:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8009a62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8009a64:	4618      	mov	r0, r3
 8009a66:	3740      	adds	r7, #64	@ 0x40
 8009a68:	46bd      	mov	sp, r7
 8009a6a:	bd80      	pop	{r7, pc}
 8009a6c:	58024400 	.word	0x58024400
 8009a70:	03d09000 	.word	0x03d09000
 8009a74:	003d0900 	.word	0x003d0900
 8009a78:	017d7840 	.word	0x017d7840

08009a7c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8009a7c:	b580      	push	{r7, lr}
 8009a7e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8009a80:	f7fe f92e 	bl	8007ce0 <HAL_RCC_GetHCLKFreq>
 8009a84:	4602      	mov	r2, r0
 8009a86:	4b06      	ldr	r3, [pc, #24]	@ (8009aa0 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8009a88:	6a1b      	ldr	r3, [r3, #32]
 8009a8a:	091b      	lsrs	r3, r3, #4
 8009a8c:	f003 0307 	and.w	r3, r3, #7
 8009a90:	4904      	ldr	r1, [pc, #16]	@ (8009aa4 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8009a92:	5ccb      	ldrb	r3, [r1, r3]
 8009a94:	f003 031f 	and.w	r3, r3, #31
 8009a98:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8009a9c:	4618      	mov	r0, r3
 8009a9e:	bd80      	pop	{r7, pc}
 8009aa0:	58024400 	.word	0x58024400
 8009aa4:	080114e0 	.word	0x080114e0

08009aa8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8009aa8:	b480      	push	{r7}
 8009aaa:	b089      	sub	sp, #36	@ 0x24
 8009aac:	af00      	add	r7, sp, #0
 8009aae:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009ab0:	4ba1      	ldr	r3, [pc, #644]	@ (8009d38 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009ab2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ab4:	f003 0303 	and.w	r3, r3, #3
 8009ab8:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8009aba:	4b9f      	ldr	r3, [pc, #636]	@ (8009d38 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009abc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009abe:	0b1b      	lsrs	r3, r3, #12
 8009ac0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009ac4:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8009ac6:	4b9c      	ldr	r3, [pc, #624]	@ (8009d38 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009ac8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009aca:	091b      	lsrs	r3, r3, #4
 8009acc:	f003 0301 	and.w	r3, r3, #1
 8009ad0:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8009ad2:	4b99      	ldr	r3, [pc, #612]	@ (8009d38 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009ad4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009ad6:	08db      	lsrs	r3, r3, #3
 8009ad8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009adc:	693a      	ldr	r2, [r7, #16]
 8009ade:	fb02 f303 	mul.w	r3, r2, r3
 8009ae2:	ee07 3a90 	vmov	s15, r3
 8009ae6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009aea:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8009aee:	697b      	ldr	r3, [r7, #20]
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	f000 8111 	beq.w	8009d18 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8009af6:	69bb      	ldr	r3, [r7, #24]
 8009af8:	2b02      	cmp	r3, #2
 8009afa:	f000 8083 	beq.w	8009c04 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8009afe:	69bb      	ldr	r3, [r7, #24]
 8009b00:	2b02      	cmp	r3, #2
 8009b02:	f200 80a1 	bhi.w	8009c48 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8009b06:	69bb      	ldr	r3, [r7, #24]
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	d003      	beq.n	8009b14 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8009b0c:	69bb      	ldr	r3, [r7, #24]
 8009b0e:	2b01      	cmp	r3, #1
 8009b10:	d056      	beq.n	8009bc0 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8009b12:	e099      	b.n	8009c48 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009b14:	4b88      	ldr	r3, [pc, #544]	@ (8009d38 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	f003 0320 	and.w	r3, r3, #32
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d02d      	beq.n	8009b7c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009b20:	4b85      	ldr	r3, [pc, #532]	@ (8009d38 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	08db      	lsrs	r3, r3, #3
 8009b26:	f003 0303 	and.w	r3, r3, #3
 8009b2a:	4a84      	ldr	r2, [pc, #528]	@ (8009d3c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8009b2c:	fa22 f303 	lsr.w	r3, r2, r3
 8009b30:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009b32:	68bb      	ldr	r3, [r7, #8]
 8009b34:	ee07 3a90 	vmov	s15, r3
 8009b38:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009b3c:	697b      	ldr	r3, [r7, #20]
 8009b3e:	ee07 3a90 	vmov	s15, r3
 8009b42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009b46:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009b4a:	4b7b      	ldr	r3, [pc, #492]	@ (8009d38 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009b4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009b52:	ee07 3a90 	vmov	s15, r3
 8009b56:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009b5a:	ed97 6a03 	vldr	s12, [r7, #12]
 8009b5e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8009d40 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009b62:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009b66:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009b6a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009b6e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009b72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009b76:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8009b7a:	e087      	b.n	8009c8c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009b7c:	697b      	ldr	r3, [r7, #20]
 8009b7e:	ee07 3a90 	vmov	s15, r3
 8009b82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009b86:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8009d44 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8009b8a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009b8e:	4b6a      	ldr	r3, [pc, #424]	@ (8009d38 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009b90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009b96:	ee07 3a90 	vmov	s15, r3
 8009b9a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009b9e:	ed97 6a03 	vldr	s12, [r7, #12]
 8009ba2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8009d40 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009ba6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009baa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009bae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009bb2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009bb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009bba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009bbe:	e065      	b.n	8009c8c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009bc0:	697b      	ldr	r3, [r7, #20]
 8009bc2:	ee07 3a90 	vmov	s15, r3
 8009bc6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009bca:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8009d48 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8009bce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009bd2:	4b59      	ldr	r3, [pc, #356]	@ (8009d38 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009bd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009bd6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009bda:	ee07 3a90 	vmov	s15, r3
 8009bde:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009be2:	ed97 6a03 	vldr	s12, [r7, #12]
 8009be6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8009d40 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009bea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009bee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009bf2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009bf6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009bfa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009bfe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009c02:	e043      	b.n	8009c8c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009c04:	697b      	ldr	r3, [r7, #20]
 8009c06:	ee07 3a90 	vmov	s15, r3
 8009c0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009c0e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8009d4c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8009c12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009c16:	4b48      	ldr	r3, [pc, #288]	@ (8009d38 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009c18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009c1e:	ee07 3a90 	vmov	s15, r3
 8009c22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009c26:	ed97 6a03 	vldr	s12, [r7, #12]
 8009c2a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8009d40 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009c2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009c32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009c36:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009c3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009c3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009c42:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009c46:	e021      	b.n	8009c8c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009c48:	697b      	ldr	r3, [r7, #20]
 8009c4a:	ee07 3a90 	vmov	s15, r3
 8009c4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009c52:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8009d48 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8009c56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009c5a:	4b37      	ldr	r3, [pc, #220]	@ (8009d38 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009c5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009c62:	ee07 3a90 	vmov	s15, r3
 8009c66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009c6a:	ed97 6a03 	vldr	s12, [r7, #12]
 8009c6e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8009d40 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009c72:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009c76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009c7a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009c7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009c82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009c86:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009c8a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8009c8c:	4b2a      	ldr	r3, [pc, #168]	@ (8009d38 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009c8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c90:	0a5b      	lsrs	r3, r3, #9
 8009c92:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009c96:	ee07 3a90 	vmov	s15, r3
 8009c9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009c9e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009ca2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009ca6:	edd7 6a07 	vldr	s13, [r7, #28]
 8009caa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009cae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009cb2:	ee17 2a90 	vmov	r2, s15
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8009cba:	4b1f      	ldr	r3, [pc, #124]	@ (8009d38 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009cbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009cbe:	0c1b      	lsrs	r3, r3, #16
 8009cc0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009cc4:	ee07 3a90 	vmov	s15, r3
 8009cc8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009ccc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009cd0:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009cd4:	edd7 6a07 	vldr	s13, [r7, #28]
 8009cd8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009cdc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009ce0:	ee17 2a90 	vmov	r2, s15
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8009ce8:	4b13      	ldr	r3, [pc, #76]	@ (8009d38 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009cea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009cec:	0e1b      	lsrs	r3, r3, #24
 8009cee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009cf2:	ee07 3a90 	vmov	s15, r3
 8009cf6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009cfa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009cfe:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009d02:	edd7 6a07 	vldr	s13, [r7, #28]
 8009d06:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009d0a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009d0e:	ee17 2a90 	vmov	r2, s15
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8009d16:	e008      	b.n	8009d2a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	2200      	movs	r2, #0
 8009d1c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	2200      	movs	r2, #0
 8009d22:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	2200      	movs	r2, #0
 8009d28:	609a      	str	r2, [r3, #8]
}
 8009d2a:	bf00      	nop
 8009d2c:	3724      	adds	r7, #36	@ 0x24
 8009d2e:	46bd      	mov	sp, r7
 8009d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d34:	4770      	bx	lr
 8009d36:	bf00      	nop
 8009d38:	58024400 	.word	0x58024400
 8009d3c:	03d09000 	.word	0x03d09000
 8009d40:	46000000 	.word	0x46000000
 8009d44:	4c742400 	.word	0x4c742400
 8009d48:	4a742400 	.word	0x4a742400
 8009d4c:	4bbebc20 	.word	0x4bbebc20

08009d50 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8009d50:	b480      	push	{r7}
 8009d52:	b089      	sub	sp, #36	@ 0x24
 8009d54:	af00      	add	r7, sp, #0
 8009d56:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009d58:	4ba1      	ldr	r3, [pc, #644]	@ (8009fe0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009d5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d5c:	f003 0303 	and.w	r3, r3, #3
 8009d60:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8009d62:	4b9f      	ldr	r3, [pc, #636]	@ (8009fe0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009d64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d66:	0d1b      	lsrs	r3, r3, #20
 8009d68:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009d6c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8009d6e:	4b9c      	ldr	r3, [pc, #624]	@ (8009fe0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009d70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d72:	0a1b      	lsrs	r3, r3, #8
 8009d74:	f003 0301 	and.w	r3, r3, #1
 8009d78:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8009d7a:	4b99      	ldr	r3, [pc, #612]	@ (8009fe0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009d7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009d7e:	08db      	lsrs	r3, r3, #3
 8009d80:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009d84:	693a      	ldr	r2, [r7, #16]
 8009d86:	fb02 f303 	mul.w	r3, r2, r3
 8009d8a:	ee07 3a90 	vmov	s15, r3
 8009d8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009d92:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8009d96:	697b      	ldr	r3, [r7, #20]
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	f000 8111 	beq.w	8009fc0 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8009d9e:	69bb      	ldr	r3, [r7, #24]
 8009da0:	2b02      	cmp	r3, #2
 8009da2:	f000 8083 	beq.w	8009eac <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8009da6:	69bb      	ldr	r3, [r7, #24]
 8009da8:	2b02      	cmp	r3, #2
 8009daa:	f200 80a1 	bhi.w	8009ef0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8009dae:	69bb      	ldr	r3, [r7, #24]
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	d003      	beq.n	8009dbc <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8009db4:	69bb      	ldr	r3, [r7, #24]
 8009db6:	2b01      	cmp	r3, #1
 8009db8:	d056      	beq.n	8009e68 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8009dba:	e099      	b.n	8009ef0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009dbc:	4b88      	ldr	r3, [pc, #544]	@ (8009fe0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	f003 0320 	and.w	r3, r3, #32
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	d02d      	beq.n	8009e24 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009dc8:	4b85      	ldr	r3, [pc, #532]	@ (8009fe0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	08db      	lsrs	r3, r3, #3
 8009dce:	f003 0303 	and.w	r3, r3, #3
 8009dd2:	4a84      	ldr	r2, [pc, #528]	@ (8009fe4 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8009dd4:	fa22 f303 	lsr.w	r3, r2, r3
 8009dd8:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009dda:	68bb      	ldr	r3, [r7, #8]
 8009ddc:	ee07 3a90 	vmov	s15, r3
 8009de0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009de4:	697b      	ldr	r3, [r7, #20]
 8009de6:	ee07 3a90 	vmov	s15, r3
 8009dea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009dee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009df2:	4b7b      	ldr	r3, [pc, #492]	@ (8009fe0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009df4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009df6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009dfa:	ee07 3a90 	vmov	s15, r3
 8009dfe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009e02:	ed97 6a03 	vldr	s12, [r7, #12]
 8009e06:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8009fe8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009e0a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009e0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009e12:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009e16:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009e1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009e1e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8009e22:	e087      	b.n	8009f34 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009e24:	697b      	ldr	r3, [r7, #20]
 8009e26:	ee07 3a90 	vmov	s15, r3
 8009e2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009e2e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8009fec <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8009e32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009e36:	4b6a      	ldr	r3, [pc, #424]	@ (8009fe0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009e38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009e3e:	ee07 3a90 	vmov	s15, r3
 8009e42:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009e46:	ed97 6a03 	vldr	s12, [r7, #12]
 8009e4a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8009fe8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009e4e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009e52:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009e56:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009e5a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009e5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009e62:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009e66:	e065      	b.n	8009f34 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009e68:	697b      	ldr	r3, [r7, #20]
 8009e6a:	ee07 3a90 	vmov	s15, r3
 8009e6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009e72:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8009ff0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8009e76:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009e7a:	4b59      	ldr	r3, [pc, #356]	@ (8009fe0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009e7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009e82:	ee07 3a90 	vmov	s15, r3
 8009e86:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009e8a:	ed97 6a03 	vldr	s12, [r7, #12]
 8009e8e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8009fe8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009e92:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009e96:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009e9a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009e9e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009ea2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009ea6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009eaa:	e043      	b.n	8009f34 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009eac:	697b      	ldr	r3, [r7, #20]
 8009eae:	ee07 3a90 	vmov	s15, r3
 8009eb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009eb6:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8009ff4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8009eba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009ebe:	4b48      	ldr	r3, [pc, #288]	@ (8009fe0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009ec0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ec2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009ec6:	ee07 3a90 	vmov	s15, r3
 8009eca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009ece:	ed97 6a03 	vldr	s12, [r7, #12]
 8009ed2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8009fe8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009ed6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009eda:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009ede:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009ee2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009ee6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009eea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009eee:	e021      	b.n	8009f34 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009ef0:	697b      	ldr	r3, [r7, #20]
 8009ef2:	ee07 3a90 	vmov	s15, r3
 8009ef6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009efa:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8009ff0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8009efe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009f02:	4b37      	ldr	r3, [pc, #220]	@ (8009fe0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009f04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009f0a:	ee07 3a90 	vmov	s15, r3
 8009f0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009f12:	ed97 6a03 	vldr	s12, [r7, #12]
 8009f16:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8009fe8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009f1a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009f1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009f22:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009f26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009f2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009f2e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009f32:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8009f34:	4b2a      	ldr	r3, [pc, #168]	@ (8009fe0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009f36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f38:	0a5b      	lsrs	r3, r3, #9
 8009f3a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009f3e:	ee07 3a90 	vmov	s15, r3
 8009f42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009f46:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009f4a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009f4e:	edd7 6a07 	vldr	s13, [r7, #28]
 8009f52:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009f56:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009f5a:	ee17 2a90 	vmov	r2, s15
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8009f62:	4b1f      	ldr	r3, [pc, #124]	@ (8009fe0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009f64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f66:	0c1b      	lsrs	r3, r3, #16
 8009f68:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009f6c:	ee07 3a90 	vmov	s15, r3
 8009f70:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009f74:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009f78:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009f7c:	edd7 6a07 	vldr	s13, [r7, #28]
 8009f80:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009f84:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009f88:	ee17 2a90 	vmov	r2, s15
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8009f90:	4b13      	ldr	r3, [pc, #76]	@ (8009fe0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009f92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f94:	0e1b      	lsrs	r3, r3, #24
 8009f96:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009f9a:	ee07 3a90 	vmov	s15, r3
 8009f9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009fa2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009fa6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009faa:	edd7 6a07 	vldr	s13, [r7, #28]
 8009fae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009fb2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009fb6:	ee17 2a90 	vmov	r2, s15
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8009fbe:	e008      	b.n	8009fd2 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	2200      	movs	r2, #0
 8009fc4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	2200      	movs	r2, #0
 8009fca:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	2200      	movs	r2, #0
 8009fd0:	609a      	str	r2, [r3, #8]
}
 8009fd2:	bf00      	nop
 8009fd4:	3724      	adds	r7, #36	@ 0x24
 8009fd6:	46bd      	mov	sp, r7
 8009fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fdc:	4770      	bx	lr
 8009fde:	bf00      	nop
 8009fe0:	58024400 	.word	0x58024400
 8009fe4:	03d09000 	.word	0x03d09000
 8009fe8:	46000000 	.word	0x46000000
 8009fec:	4c742400 	.word	0x4c742400
 8009ff0:	4a742400 	.word	0x4a742400
 8009ff4:	4bbebc20 	.word	0x4bbebc20

08009ff8 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8009ff8:	b480      	push	{r7}
 8009ffa:	b089      	sub	sp, #36	@ 0x24
 8009ffc:	af00      	add	r7, sp, #0
 8009ffe:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a000:	4ba0      	ldr	r3, [pc, #640]	@ (800a284 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a002:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a004:	f003 0303 	and.w	r3, r3, #3
 800a008:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800a00a:	4b9e      	ldr	r3, [pc, #632]	@ (800a284 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a00c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a00e:	091b      	lsrs	r3, r3, #4
 800a010:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a014:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800a016:	4b9b      	ldr	r3, [pc, #620]	@ (800a284 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a018:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a01a:	f003 0301 	and.w	r3, r3, #1
 800a01e:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800a020:	4b98      	ldr	r3, [pc, #608]	@ (800a284 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a022:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a024:	08db      	lsrs	r3, r3, #3
 800a026:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a02a:	693a      	ldr	r2, [r7, #16]
 800a02c:	fb02 f303 	mul.w	r3, r2, r3
 800a030:	ee07 3a90 	vmov	s15, r3
 800a034:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a038:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800a03c:	697b      	ldr	r3, [r7, #20]
 800a03e:	2b00      	cmp	r3, #0
 800a040:	f000 8111 	beq.w	800a266 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800a044:	69bb      	ldr	r3, [r7, #24]
 800a046:	2b02      	cmp	r3, #2
 800a048:	f000 8083 	beq.w	800a152 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800a04c:	69bb      	ldr	r3, [r7, #24]
 800a04e:	2b02      	cmp	r3, #2
 800a050:	f200 80a1 	bhi.w	800a196 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800a054:	69bb      	ldr	r3, [r7, #24]
 800a056:	2b00      	cmp	r3, #0
 800a058:	d003      	beq.n	800a062 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800a05a:	69bb      	ldr	r3, [r7, #24]
 800a05c:	2b01      	cmp	r3, #1
 800a05e:	d056      	beq.n	800a10e <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800a060:	e099      	b.n	800a196 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a062:	4b88      	ldr	r3, [pc, #544]	@ (800a284 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	f003 0320 	and.w	r3, r3, #32
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	d02d      	beq.n	800a0ca <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a06e:	4b85      	ldr	r3, [pc, #532]	@ (800a284 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	08db      	lsrs	r3, r3, #3
 800a074:	f003 0303 	and.w	r3, r3, #3
 800a078:	4a83      	ldr	r2, [pc, #524]	@ (800a288 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800a07a:	fa22 f303 	lsr.w	r3, r2, r3
 800a07e:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a080:	68bb      	ldr	r3, [r7, #8]
 800a082:	ee07 3a90 	vmov	s15, r3
 800a086:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a08a:	697b      	ldr	r3, [r7, #20]
 800a08c:	ee07 3a90 	vmov	s15, r3
 800a090:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a094:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a098:	4b7a      	ldr	r3, [pc, #488]	@ (800a284 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a09a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a09c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a0a0:	ee07 3a90 	vmov	s15, r3
 800a0a4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a0a8:	ed97 6a03 	vldr	s12, [r7, #12]
 800a0ac:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800a28c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800a0b0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a0b4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a0b8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a0bc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a0c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a0c4:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800a0c8:	e087      	b.n	800a1da <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a0ca:	697b      	ldr	r3, [r7, #20]
 800a0cc:	ee07 3a90 	vmov	s15, r3
 800a0d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a0d4:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800a290 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800a0d8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a0dc:	4b69      	ldr	r3, [pc, #420]	@ (800a284 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a0de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a0e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a0e4:	ee07 3a90 	vmov	s15, r3
 800a0e8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a0ec:	ed97 6a03 	vldr	s12, [r7, #12]
 800a0f0:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800a28c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800a0f4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a0f8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a0fc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a100:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a104:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a108:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a10c:	e065      	b.n	800a1da <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a10e:	697b      	ldr	r3, [r7, #20]
 800a110:	ee07 3a90 	vmov	s15, r3
 800a114:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a118:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800a294 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800a11c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a120:	4b58      	ldr	r3, [pc, #352]	@ (800a284 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a122:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a124:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a128:	ee07 3a90 	vmov	s15, r3
 800a12c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a130:	ed97 6a03 	vldr	s12, [r7, #12]
 800a134:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800a28c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800a138:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a13c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a140:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a144:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a148:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a14c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a150:	e043      	b.n	800a1da <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a152:	697b      	ldr	r3, [r7, #20]
 800a154:	ee07 3a90 	vmov	s15, r3
 800a158:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a15c:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800a298 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800a160:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a164:	4b47      	ldr	r3, [pc, #284]	@ (800a284 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a166:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a168:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a16c:	ee07 3a90 	vmov	s15, r3
 800a170:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a174:	ed97 6a03 	vldr	s12, [r7, #12]
 800a178:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800a28c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800a17c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a180:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a184:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a188:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a18c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a190:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a194:	e021      	b.n	800a1da <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a196:	697b      	ldr	r3, [r7, #20]
 800a198:	ee07 3a90 	vmov	s15, r3
 800a19c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a1a0:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800a290 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800a1a4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a1a8:	4b36      	ldr	r3, [pc, #216]	@ (800a284 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a1aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a1ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a1b0:	ee07 3a90 	vmov	s15, r3
 800a1b4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a1b8:	ed97 6a03 	vldr	s12, [r7, #12]
 800a1bc:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800a28c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800a1c0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a1c4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a1c8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a1cc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a1d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a1d4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a1d8:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800a1da:	4b2a      	ldr	r3, [pc, #168]	@ (800a284 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a1dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a1de:	0a5b      	lsrs	r3, r3, #9
 800a1e0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a1e4:	ee07 3a90 	vmov	s15, r3
 800a1e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a1ec:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a1f0:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a1f4:	edd7 6a07 	vldr	s13, [r7, #28]
 800a1f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a1fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a200:	ee17 2a90 	vmov	r2, s15
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800a208:	4b1e      	ldr	r3, [pc, #120]	@ (800a284 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a20a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a20c:	0c1b      	lsrs	r3, r3, #16
 800a20e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a212:	ee07 3a90 	vmov	s15, r3
 800a216:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a21a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a21e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a222:	edd7 6a07 	vldr	s13, [r7, #28]
 800a226:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a22a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a22e:	ee17 2a90 	vmov	r2, s15
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800a236:	4b13      	ldr	r3, [pc, #76]	@ (800a284 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a238:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a23a:	0e1b      	lsrs	r3, r3, #24
 800a23c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a240:	ee07 3a90 	vmov	s15, r3
 800a244:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a248:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a24c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a250:	edd7 6a07 	vldr	s13, [r7, #28]
 800a254:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a258:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a25c:	ee17 2a90 	vmov	r2, s15
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800a264:	e008      	b.n	800a278 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	2200      	movs	r2, #0
 800a26a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	2200      	movs	r2, #0
 800a270:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	2200      	movs	r2, #0
 800a276:	609a      	str	r2, [r3, #8]
}
 800a278:	bf00      	nop
 800a27a:	3724      	adds	r7, #36	@ 0x24
 800a27c:	46bd      	mov	sp, r7
 800a27e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a282:	4770      	bx	lr
 800a284:	58024400 	.word	0x58024400
 800a288:	03d09000 	.word	0x03d09000
 800a28c:	46000000 	.word	0x46000000
 800a290:	4c742400 	.word	0x4c742400
 800a294:	4a742400 	.word	0x4a742400
 800a298:	4bbebc20 	.word	0x4bbebc20

0800a29c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800a29c:	b580      	push	{r7, lr}
 800a29e:	b084      	sub	sp, #16
 800a2a0:	af00      	add	r7, sp, #0
 800a2a2:	6078      	str	r0, [r7, #4]
 800a2a4:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a2a6:	2300      	movs	r3, #0
 800a2a8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a2aa:	4b53      	ldr	r3, [pc, #332]	@ (800a3f8 <RCCEx_PLL2_Config+0x15c>)
 800a2ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a2ae:	f003 0303 	and.w	r3, r3, #3
 800a2b2:	2b03      	cmp	r3, #3
 800a2b4:	d101      	bne.n	800a2ba <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800a2b6:	2301      	movs	r3, #1
 800a2b8:	e099      	b.n	800a3ee <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800a2ba:	4b4f      	ldr	r3, [pc, #316]	@ (800a3f8 <RCCEx_PLL2_Config+0x15c>)
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	4a4e      	ldr	r2, [pc, #312]	@ (800a3f8 <RCCEx_PLL2_Config+0x15c>)
 800a2c0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a2c4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a2c6:	f7f8 f9c7 	bl	8002658 <HAL_GetTick>
 800a2ca:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800a2cc:	e008      	b.n	800a2e0 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800a2ce:	f7f8 f9c3 	bl	8002658 <HAL_GetTick>
 800a2d2:	4602      	mov	r2, r0
 800a2d4:	68bb      	ldr	r3, [r7, #8]
 800a2d6:	1ad3      	subs	r3, r2, r3
 800a2d8:	2b02      	cmp	r3, #2
 800a2da:	d901      	bls.n	800a2e0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800a2dc:	2303      	movs	r3, #3
 800a2de:	e086      	b.n	800a3ee <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800a2e0:	4b45      	ldr	r3, [pc, #276]	@ (800a3f8 <RCCEx_PLL2_Config+0x15c>)
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	d1f0      	bne.n	800a2ce <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800a2ec:	4b42      	ldr	r3, [pc, #264]	@ (800a3f8 <RCCEx_PLL2_Config+0x15c>)
 800a2ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a2f0:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	031b      	lsls	r3, r3, #12
 800a2fa:	493f      	ldr	r1, [pc, #252]	@ (800a3f8 <RCCEx_PLL2_Config+0x15c>)
 800a2fc:	4313      	orrs	r3, r2
 800a2fe:	628b      	str	r3, [r1, #40]	@ 0x28
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	685b      	ldr	r3, [r3, #4]
 800a304:	3b01      	subs	r3, #1
 800a306:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	689b      	ldr	r3, [r3, #8]
 800a30e:	3b01      	subs	r3, #1
 800a310:	025b      	lsls	r3, r3, #9
 800a312:	b29b      	uxth	r3, r3
 800a314:	431a      	orrs	r2, r3
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	68db      	ldr	r3, [r3, #12]
 800a31a:	3b01      	subs	r3, #1
 800a31c:	041b      	lsls	r3, r3, #16
 800a31e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800a322:	431a      	orrs	r2, r3
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	691b      	ldr	r3, [r3, #16]
 800a328:	3b01      	subs	r3, #1
 800a32a:	061b      	lsls	r3, r3, #24
 800a32c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800a330:	4931      	ldr	r1, [pc, #196]	@ (800a3f8 <RCCEx_PLL2_Config+0x15c>)
 800a332:	4313      	orrs	r3, r2
 800a334:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800a336:	4b30      	ldr	r3, [pc, #192]	@ (800a3f8 <RCCEx_PLL2_Config+0x15c>)
 800a338:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a33a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	695b      	ldr	r3, [r3, #20]
 800a342:	492d      	ldr	r1, [pc, #180]	@ (800a3f8 <RCCEx_PLL2_Config+0x15c>)
 800a344:	4313      	orrs	r3, r2
 800a346:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800a348:	4b2b      	ldr	r3, [pc, #172]	@ (800a3f8 <RCCEx_PLL2_Config+0x15c>)
 800a34a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a34c:	f023 0220 	bic.w	r2, r3, #32
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	699b      	ldr	r3, [r3, #24]
 800a354:	4928      	ldr	r1, [pc, #160]	@ (800a3f8 <RCCEx_PLL2_Config+0x15c>)
 800a356:	4313      	orrs	r3, r2
 800a358:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800a35a:	4b27      	ldr	r3, [pc, #156]	@ (800a3f8 <RCCEx_PLL2_Config+0x15c>)
 800a35c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a35e:	4a26      	ldr	r2, [pc, #152]	@ (800a3f8 <RCCEx_PLL2_Config+0x15c>)
 800a360:	f023 0310 	bic.w	r3, r3, #16
 800a364:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800a366:	4b24      	ldr	r3, [pc, #144]	@ (800a3f8 <RCCEx_PLL2_Config+0x15c>)
 800a368:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a36a:	4b24      	ldr	r3, [pc, #144]	@ (800a3fc <RCCEx_PLL2_Config+0x160>)
 800a36c:	4013      	ands	r3, r2
 800a36e:	687a      	ldr	r2, [r7, #4]
 800a370:	69d2      	ldr	r2, [r2, #28]
 800a372:	00d2      	lsls	r2, r2, #3
 800a374:	4920      	ldr	r1, [pc, #128]	@ (800a3f8 <RCCEx_PLL2_Config+0x15c>)
 800a376:	4313      	orrs	r3, r2
 800a378:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800a37a:	4b1f      	ldr	r3, [pc, #124]	@ (800a3f8 <RCCEx_PLL2_Config+0x15c>)
 800a37c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a37e:	4a1e      	ldr	r2, [pc, #120]	@ (800a3f8 <RCCEx_PLL2_Config+0x15c>)
 800a380:	f043 0310 	orr.w	r3, r3, #16
 800a384:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800a386:	683b      	ldr	r3, [r7, #0]
 800a388:	2b00      	cmp	r3, #0
 800a38a:	d106      	bne.n	800a39a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800a38c:	4b1a      	ldr	r3, [pc, #104]	@ (800a3f8 <RCCEx_PLL2_Config+0x15c>)
 800a38e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a390:	4a19      	ldr	r2, [pc, #100]	@ (800a3f8 <RCCEx_PLL2_Config+0x15c>)
 800a392:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a396:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a398:	e00f      	b.n	800a3ba <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800a39a:	683b      	ldr	r3, [r7, #0]
 800a39c:	2b01      	cmp	r3, #1
 800a39e:	d106      	bne.n	800a3ae <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800a3a0:	4b15      	ldr	r3, [pc, #84]	@ (800a3f8 <RCCEx_PLL2_Config+0x15c>)
 800a3a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a3a4:	4a14      	ldr	r2, [pc, #80]	@ (800a3f8 <RCCEx_PLL2_Config+0x15c>)
 800a3a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a3aa:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a3ac:	e005      	b.n	800a3ba <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800a3ae:	4b12      	ldr	r3, [pc, #72]	@ (800a3f8 <RCCEx_PLL2_Config+0x15c>)
 800a3b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a3b2:	4a11      	ldr	r2, [pc, #68]	@ (800a3f8 <RCCEx_PLL2_Config+0x15c>)
 800a3b4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800a3b8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800a3ba:	4b0f      	ldr	r3, [pc, #60]	@ (800a3f8 <RCCEx_PLL2_Config+0x15c>)
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	4a0e      	ldr	r2, [pc, #56]	@ (800a3f8 <RCCEx_PLL2_Config+0x15c>)
 800a3c0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800a3c4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a3c6:	f7f8 f947 	bl	8002658 <HAL_GetTick>
 800a3ca:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800a3cc:	e008      	b.n	800a3e0 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800a3ce:	f7f8 f943 	bl	8002658 <HAL_GetTick>
 800a3d2:	4602      	mov	r2, r0
 800a3d4:	68bb      	ldr	r3, [r7, #8]
 800a3d6:	1ad3      	subs	r3, r2, r3
 800a3d8:	2b02      	cmp	r3, #2
 800a3da:	d901      	bls.n	800a3e0 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800a3dc:	2303      	movs	r3, #3
 800a3de:	e006      	b.n	800a3ee <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800a3e0:	4b05      	ldr	r3, [pc, #20]	@ (800a3f8 <RCCEx_PLL2_Config+0x15c>)
 800a3e2:	681b      	ldr	r3, [r3, #0]
 800a3e4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	d0f0      	beq.n	800a3ce <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800a3ec:	7bfb      	ldrb	r3, [r7, #15]
}
 800a3ee:	4618      	mov	r0, r3
 800a3f0:	3710      	adds	r7, #16
 800a3f2:	46bd      	mov	sp, r7
 800a3f4:	bd80      	pop	{r7, pc}
 800a3f6:	bf00      	nop
 800a3f8:	58024400 	.word	0x58024400
 800a3fc:	ffff0007 	.word	0xffff0007

0800a400 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800a400:	b580      	push	{r7, lr}
 800a402:	b084      	sub	sp, #16
 800a404:	af00      	add	r7, sp, #0
 800a406:	6078      	str	r0, [r7, #4]
 800a408:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a40a:	2300      	movs	r3, #0
 800a40c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a40e:	4b53      	ldr	r3, [pc, #332]	@ (800a55c <RCCEx_PLL3_Config+0x15c>)
 800a410:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a412:	f003 0303 	and.w	r3, r3, #3
 800a416:	2b03      	cmp	r3, #3
 800a418:	d101      	bne.n	800a41e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800a41a:	2301      	movs	r3, #1
 800a41c:	e099      	b.n	800a552 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800a41e:	4b4f      	ldr	r3, [pc, #316]	@ (800a55c <RCCEx_PLL3_Config+0x15c>)
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	4a4e      	ldr	r2, [pc, #312]	@ (800a55c <RCCEx_PLL3_Config+0x15c>)
 800a424:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a428:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a42a:	f7f8 f915 	bl	8002658 <HAL_GetTick>
 800a42e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800a430:	e008      	b.n	800a444 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800a432:	f7f8 f911 	bl	8002658 <HAL_GetTick>
 800a436:	4602      	mov	r2, r0
 800a438:	68bb      	ldr	r3, [r7, #8]
 800a43a:	1ad3      	subs	r3, r2, r3
 800a43c:	2b02      	cmp	r3, #2
 800a43e:	d901      	bls.n	800a444 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800a440:	2303      	movs	r3, #3
 800a442:	e086      	b.n	800a552 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800a444:	4b45      	ldr	r3, [pc, #276]	@ (800a55c <RCCEx_PLL3_Config+0x15c>)
 800a446:	681b      	ldr	r3, [r3, #0]
 800a448:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	d1f0      	bne.n	800a432 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800a450:	4b42      	ldr	r3, [pc, #264]	@ (800a55c <RCCEx_PLL3_Config+0x15c>)
 800a452:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a454:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	681b      	ldr	r3, [r3, #0]
 800a45c:	051b      	lsls	r3, r3, #20
 800a45e:	493f      	ldr	r1, [pc, #252]	@ (800a55c <RCCEx_PLL3_Config+0x15c>)
 800a460:	4313      	orrs	r3, r2
 800a462:	628b      	str	r3, [r1, #40]	@ 0x28
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	685b      	ldr	r3, [r3, #4]
 800a468:	3b01      	subs	r3, #1
 800a46a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	689b      	ldr	r3, [r3, #8]
 800a472:	3b01      	subs	r3, #1
 800a474:	025b      	lsls	r3, r3, #9
 800a476:	b29b      	uxth	r3, r3
 800a478:	431a      	orrs	r2, r3
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	68db      	ldr	r3, [r3, #12]
 800a47e:	3b01      	subs	r3, #1
 800a480:	041b      	lsls	r3, r3, #16
 800a482:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800a486:	431a      	orrs	r2, r3
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	691b      	ldr	r3, [r3, #16]
 800a48c:	3b01      	subs	r3, #1
 800a48e:	061b      	lsls	r3, r3, #24
 800a490:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800a494:	4931      	ldr	r1, [pc, #196]	@ (800a55c <RCCEx_PLL3_Config+0x15c>)
 800a496:	4313      	orrs	r3, r2
 800a498:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800a49a:	4b30      	ldr	r3, [pc, #192]	@ (800a55c <RCCEx_PLL3_Config+0x15c>)
 800a49c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a49e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	695b      	ldr	r3, [r3, #20]
 800a4a6:	492d      	ldr	r1, [pc, #180]	@ (800a55c <RCCEx_PLL3_Config+0x15c>)
 800a4a8:	4313      	orrs	r3, r2
 800a4aa:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800a4ac:	4b2b      	ldr	r3, [pc, #172]	@ (800a55c <RCCEx_PLL3_Config+0x15c>)
 800a4ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4b0:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	699b      	ldr	r3, [r3, #24]
 800a4b8:	4928      	ldr	r1, [pc, #160]	@ (800a55c <RCCEx_PLL3_Config+0x15c>)
 800a4ba:	4313      	orrs	r3, r2
 800a4bc:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800a4be:	4b27      	ldr	r3, [pc, #156]	@ (800a55c <RCCEx_PLL3_Config+0x15c>)
 800a4c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4c2:	4a26      	ldr	r2, [pc, #152]	@ (800a55c <RCCEx_PLL3_Config+0x15c>)
 800a4c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a4c8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800a4ca:	4b24      	ldr	r3, [pc, #144]	@ (800a55c <RCCEx_PLL3_Config+0x15c>)
 800a4cc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a4ce:	4b24      	ldr	r3, [pc, #144]	@ (800a560 <RCCEx_PLL3_Config+0x160>)
 800a4d0:	4013      	ands	r3, r2
 800a4d2:	687a      	ldr	r2, [r7, #4]
 800a4d4:	69d2      	ldr	r2, [r2, #28]
 800a4d6:	00d2      	lsls	r2, r2, #3
 800a4d8:	4920      	ldr	r1, [pc, #128]	@ (800a55c <RCCEx_PLL3_Config+0x15c>)
 800a4da:	4313      	orrs	r3, r2
 800a4dc:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800a4de:	4b1f      	ldr	r3, [pc, #124]	@ (800a55c <RCCEx_PLL3_Config+0x15c>)
 800a4e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4e2:	4a1e      	ldr	r2, [pc, #120]	@ (800a55c <RCCEx_PLL3_Config+0x15c>)
 800a4e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a4e8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800a4ea:	683b      	ldr	r3, [r7, #0]
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d106      	bne.n	800a4fe <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800a4f0:	4b1a      	ldr	r3, [pc, #104]	@ (800a55c <RCCEx_PLL3_Config+0x15c>)
 800a4f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4f4:	4a19      	ldr	r2, [pc, #100]	@ (800a55c <RCCEx_PLL3_Config+0x15c>)
 800a4f6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800a4fa:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a4fc:	e00f      	b.n	800a51e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800a4fe:	683b      	ldr	r3, [r7, #0]
 800a500:	2b01      	cmp	r3, #1
 800a502:	d106      	bne.n	800a512 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800a504:	4b15      	ldr	r3, [pc, #84]	@ (800a55c <RCCEx_PLL3_Config+0x15c>)
 800a506:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a508:	4a14      	ldr	r2, [pc, #80]	@ (800a55c <RCCEx_PLL3_Config+0x15c>)
 800a50a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800a50e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a510:	e005      	b.n	800a51e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800a512:	4b12      	ldr	r3, [pc, #72]	@ (800a55c <RCCEx_PLL3_Config+0x15c>)
 800a514:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a516:	4a11      	ldr	r2, [pc, #68]	@ (800a55c <RCCEx_PLL3_Config+0x15c>)
 800a518:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a51c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800a51e:	4b0f      	ldr	r3, [pc, #60]	@ (800a55c <RCCEx_PLL3_Config+0x15c>)
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	4a0e      	ldr	r2, [pc, #56]	@ (800a55c <RCCEx_PLL3_Config+0x15c>)
 800a524:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a528:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a52a:	f7f8 f895 	bl	8002658 <HAL_GetTick>
 800a52e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800a530:	e008      	b.n	800a544 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800a532:	f7f8 f891 	bl	8002658 <HAL_GetTick>
 800a536:	4602      	mov	r2, r0
 800a538:	68bb      	ldr	r3, [r7, #8]
 800a53a:	1ad3      	subs	r3, r2, r3
 800a53c:	2b02      	cmp	r3, #2
 800a53e:	d901      	bls.n	800a544 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800a540:	2303      	movs	r3, #3
 800a542:	e006      	b.n	800a552 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800a544:	4b05      	ldr	r3, [pc, #20]	@ (800a55c <RCCEx_PLL3_Config+0x15c>)
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	d0f0      	beq.n	800a532 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800a550:	7bfb      	ldrb	r3, [r7, #15]
}
 800a552:	4618      	mov	r0, r3
 800a554:	3710      	adds	r7, #16
 800a556:	46bd      	mov	sp, r7
 800a558:	bd80      	pop	{r7, pc}
 800a55a:	bf00      	nop
 800a55c:	58024400 	.word	0x58024400
 800a560:	ffff0007 	.word	0xffff0007

0800a564 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a564:	b580      	push	{r7, lr}
 800a566:	b084      	sub	sp, #16
 800a568:	af00      	add	r7, sp, #0
 800a56a:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d101      	bne.n	800a576 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a572:	2301      	movs	r3, #1
 800a574:	e10f      	b.n	800a796 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	2200      	movs	r2, #0
 800a57a:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	4a87      	ldr	r2, [pc, #540]	@ (800a7a0 <HAL_SPI_Init+0x23c>)
 800a582:	4293      	cmp	r3, r2
 800a584:	d00f      	beq.n	800a5a6 <HAL_SPI_Init+0x42>
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	4a86      	ldr	r2, [pc, #536]	@ (800a7a4 <HAL_SPI_Init+0x240>)
 800a58c:	4293      	cmp	r3, r2
 800a58e:	d00a      	beq.n	800a5a6 <HAL_SPI_Init+0x42>
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	4a84      	ldr	r2, [pc, #528]	@ (800a7a8 <HAL_SPI_Init+0x244>)
 800a596:	4293      	cmp	r3, r2
 800a598:	d005      	beq.n	800a5a6 <HAL_SPI_Init+0x42>
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	68db      	ldr	r3, [r3, #12]
 800a59e:	2b0f      	cmp	r3, #15
 800a5a0:	d901      	bls.n	800a5a6 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800a5a2:	2301      	movs	r3, #1
 800a5a4:	e0f7      	b.n	800a796 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800a5a6:	6878      	ldr	r0, [r7, #4]
 800a5a8:	f000 f900 	bl	800a7ac <SPI_GetPacketSize>
 800a5ac:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	4a7b      	ldr	r2, [pc, #492]	@ (800a7a0 <HAL_SPI_Init+0x23c>)
 800a5b4:	4293      	cmp	r3, r2
 800a5b6:	d00c      	beq.n	800a5d2 <HAL_SPI_Init+0x6e>
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	4a79      	ldr	r2, [pc, #484]	@ (800a7a4 <HAL_SPI_Init+0x240>)
 800a5be:	4293      	cmp	r3, r2
 800a5c0:	d007      	beq.n	800a5d2 <HAL_SPI_Init+0x6e>
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	4a78      	ldr	r2, [pc, #480]	@ (800a7a8 <HAL_SPI_Init+0x244>)
 800a5c8:	4293      	cmp	r3, r2
 800a5ca:	d002      	beq.n	800a5d2 <HAL_SPI_Init+0x6e>
 800a5cc:	68fb      	ldr	r3, [r7, #12]
 800a5ce:	2b08      	cmp	r3, #8
 800a5d0:	d811      	bhi.n	800a5f6 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800a5d6:	4a72      	ldr	r2, [pc, #456]	@ (800a7a0 <HAL_SPI_Init+0x23c>)
 800a5d8:	4293      	cmp	r3, r2
 800a5da:	d009      	beq.n	800a5f0 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	4a70      	ldr	r2, [pc, #448]	@ (800a7a4 <HAL_SPI_Init+0x240>)
 800a5e2:	4293      	cmp	r3, r2
 800a5e4:	d004      	beq.n	800a5f0 <HAL_SPI_Init+0x8c>
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	4a6f      	ldr	r2, [pc, #444]	@ (800a7a8 <HAL_SPI_Init+0x244>)
 800a5ec:	4293      	cmp	r3, r2
 800a5ee:	d104      	bne.n	800a5fa <HAL_SPI_Init+0x96>
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	2b10      	cmp	r3, #16
 800a5f4:	d901      	bls.n	800a5fa <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800a5f6:	2301      	movs	r3, #1
 800a5f8:	e0cd      	b.n	800a796 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800a600:	b2db      	uxtb	r3, r3
 800a602:	2b00      	cmp	r3, #0
 800a604:	d106      	bne.n	800a614 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	2200      	movs	r2, #0
 800a60a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a60e:	6878      	ldr	r0, [r7, #4]
 800a610:	f7f7 fb34 	bl	8001c7c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	2202      	movs	r2, #2
 800a618:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	681a      	ldr	r2, [r3, #0]
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	f022 0201 	bic.w	r2, r2, #1
 800a62a:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	689b      	ldr	r3, [r3, #8]
 800a632:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800a636:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	699b      	ldr	r3, [r3, #24]
 800a63c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a640:	d119      	bne.n	800a676 <HAL_SPI_Init+0x112>
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	685b      	ldr	r3, [r3, #4]
 800a646:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a64a:	d103      	bne.n	800a654 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800a650:	2b00      	cmp	r3, #0
 800a652:	d008      	beq.n	800a666 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800a658:	2b00      	cmp	r3, #0
 800a65a:	d10c      	bne.n	800a676 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800a660:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a664:	d107      	bne.n	800a676 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	681b      	ldr	r3, [r3, #0]
 800a66a:	681a      	ldr	r2, [r3, #0]
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800a674:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	685b      	ldr	r3, [r3, #4]
 800a67a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a67e:	2b00      	cmp	r3, #0
 800a680:	d00f      	beq.n	800a6a2 <HAL_SPI_Init+0x13e>
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	68db      	ldr	r3, [r3, #12]
 800a686:	2b06      	cmp	r3, #6
 800a688:	d90b      	bls.n	800a6a2 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	430a      	orrs	r2, r1
 800a69e:	601a      	str	r2, [r3, #0]
 800a6a0:	e007      	b.n	800a6b2 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	681a      	ldr	r2, [r3, #0]
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a6b0:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	69da      	ldr	r2, [r3, #28]
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a6ba:	431a      	orrs	r2, r3
 800a6bc:	68bb      	ldr	r3, [r7, #8]
 800a6be:	431a      	orrs	r2, r3
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a6c4:	ea42 0103 	orr.w	r1, r2, r3
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	68da      	ldr	r2, [r3, #12]
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	430a      	orrs	r2, r1
 800a6d2:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a6dc:	431a      	orrs	r2, r3
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a6e2:	431a      	orrs	r2, r3
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	699b      	ldr	r3, [r3, #24]
 800a6e8:	431a      	orrs	r2, r3
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	691b      	ldr	r3, [r3, #16]
 800a6ee:	431a      	orrs	r2, r3
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	695b      	ldr	r3, [r3, #20]
 800a6f4:	431a      	orrs	r2, r3
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	6a1b      	ldr	r3, [r3, #32]
 800a6fa:	431a      	orrs	r2, r3
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	685b      	ldr	r3, [r3, #4]
 800a700:	431a      	orrs	r2, r3
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a706:	431a      	orrs	r2, r3
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	689b      	ldr	r3, [r3, #8]
 800a70c:	431a      	orrs	r2, r3
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a712:	ea42 0103 	orr.w	r1, r2, r3
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	430a      	orrs	r2, r1
 800a720:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	685b      	ldr	r3, [r3, #4]
 800a726:	2b00      	cmp	r3, #0
 800a728:	d113      	bne.n	800a752 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	681b      	ldr	r3, [r3, #0]
 800a72e:	689b      	ldr	r3, [r3, #8]
 800a730:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a73c:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	689b      	ldr	r3, [r3, #8]
 800a744:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800a750:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	f022 0201 	bic.w	r2, r2, #1
 800a760:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	685b      	ldr	r3, [r3, #4]
 800a766:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d00a      	beq.n	800a784 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	68db      	ldr	r3, [r3, #12]
 800a774:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	430a      	orrs	r2, r1
 800a782:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	2200      	movs	r2, #0
 800a788:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	2201      	movs	r2, #1
 800a790:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800a794:	2300      	movs	r3, #0
}
 800a796:	4618      	mov	r0, r3
 800a798:	3710      	adds	r7, #16
 800a79a:	46bd      	mov	sp, r7
 800a79c:	bd80      	pop	{r7, pc}
 800a79e:	bf00      	nop
 800a7a0:	40013000 	.word	0x40013000
 800a7a4:	40003800 	.word	0x40003800
 800a7a8:	40003c00 	.word	0x40003c00

0800a7ac <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800a7ac:	b480      	push	{r7}
 800a7ae:	b085      	sub	sp, #20
 800a7b0:	af00      	add	r7, sp, #0
 800a7b2:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a7b8:	095b      	lsrs	r3, r3, #5
 800a7ba:	3301      	adds	r3, #1
 800a7bc:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	68db      	ldr	r3, [r3, #12]
 800a7c2:	3301      	adds	r3, #1
 800a7c4:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800a7c6:	68bb      	ldr	r3, [r7, #8]
 800a7c8:	3307      	adds	r3, #7
 800a7ca:	08db      	lsrs	r3, r3, #3
 800a7cc:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800a7ce:	68bb      	ldr	r3, [r7, #8]
 800a7d0:	68fa      	ldr	r2, [r7, #12]
 800a7d2:	fb02 f303 	mul.w	r3, r2, r3
}
 800a7d6:	4618      	mov	r0, r3
 800a7d8:	3714      	adds	r7, #20
 800a7da:	46bd      	mov	sp, r7
 800a7dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7e0:	4770      	bx	lr

0800a7e2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a7e2:	b580      	push	{r7, lr}
 800a7e4:	b082      	sub	sp, #8
 800a7e6:	af00      	add	r7, sp, #0
 800a7e8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	d101      	bne.n	800a7f4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a7f0:	2301      	movs	r3, #1
 800a7f2:	e049      	b.n	800a888 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a7fa:	b2db      	uxtb	r3, r3
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	d106      	bne.n	800a80e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	2200      	movs	r2, #0
 800a804:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a808:	6878      	ldr	r0, [r7, #4]
 800a80a:	f7f7 fb8d 	bl	8001f28 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	2202      	movs	r2, #2
 800a812:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	681a      	ldr	r2, [r3, #0]
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	3304      	adds	r3, #4
 800a81e:	4619      	mov	r1, r3
 800a820:	4610      	mov	r0, r2
 800a822:	f000 f949 	bl	800aab8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	2201      	movs	r2, #1
 800a82a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	2201      	movs	r2, #1
 800a832:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	2201      	movs	r2, #1
 800a83a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	2201      	movs	r2, #1
 800a842:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	2201      	movs	r2, #1
 800a84a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	2201      	movs	r2, #1
 800a852:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	2201      	movs	r2, #1
 800a85a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	2201      	movs	r2, #1
 800a862:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	2201      	movs	r2, #1
 800a86a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	2201      	movs	r2, #1
 800a872:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	2201      	movs	r2, #1
 800a87a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	2201      	movs	r2, #1
 800a882:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a886:	2300      	movs	r3, #0
}
 800a888:	4618      	mov	r0, r3
 800a88a:	3708      	adds	r7, #8
 800a88c:	46bd      	mov	sp, r7
 800a88e:	bd80      	pop	{r7, pc}

0800a890 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a890:	b580      	push	{r7, lr}
 800a892:	b086      	sub	sp, #24
 800a894:	af00      	add	r7, sp, #0
 800a896:	60f8      	str	r0, [r7, #12]
 800a898:	60b9      	str	r1, [r7, #8]
 800a89a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a89c:	2300      	movs	r3, #0
 800a89e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a8a0:	68fb      	ldr	r3, [r7, #12]
 800a8a2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a8a6:	2b01      	cmp	r3, #1
 800a8a8:	d101      	bne.n	800a8ae <HAL_TIM_PWM_ConfigChannel+0x1e>
 800a8aa:	2302      	movs	r3, #2
 800a8ac:	e0ff      	b.n	800aaae <HAL_TIM_PWM_ConfigChannel+0x21e>
 800a8ae:	68fb      	ldr	r3, [r7, #12]
 800a8b0:	2201      	movs	r2, #1
 800a8b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	2b14      	cmp	r3, #20
 800a8ba:	f200 80f0 	bhi.w	800aa9e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800a8be:	a201      	add	r2, pc, #4	@ (adr r2, 800a8c4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800a8c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8c4:	0800a919 	.word	0x0800a919
 800a8c8:	0800aa9f 	.word	0x0800aa9f
 800a8cc:	0800aa9f 	.word	0x0800aa9f
 800a8d0:	0800aa9f 	.word	0x0800aa9f
 800a8d4:	0800a959 	.word	0x0800a959
 800a8d8:	0800aa9f 	.word	0x0800aa9f
 800a8dc:	0800aa9f 	.word	0x0800aa9f
 800a8e0:	0800aa9f 	.word	0x0800aa9f
 800a8e4:	0800a99b 	.word	0x0800a99b
 800a8e8:	0800aa9f 	.word	0x0800aa9f
 800a8ec:	0800aa9f 	.word	0x0800aa9f
 800a8f0:	0800aa9f 	.word	0x0800aa9f
 800a8f4:	0800a9db 	.word	0x0800a9db
 800a8f8:	0800aa9f 	.word	0x0800aa9f
 800a8fc:	0800aa9f 	.word	0x0800aa9f
 800a900:	0800aa9f 	.word	0x0800aa9f
 800a904:	0800aa1d 	.word	0x0800aa1d
 800a908:	0800aa9f 	.word	0x0800aa9f
 800a90c:	0800aa9f 	.word	0x0800aa9f
 800a910:	0800aa9f 	.word	0x0800aa9f
 800a914:	0800aa5d 	.word	0x0800aa5d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a918:	68fb      	ldr	r3, [r7, #12]
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	68b9      	ldr	r1, [r7, #8]
 800a91e:	4618      	mov	r0, r3
 800a920:	f000 f976 	bl	800ac10 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a924:	68fb      	ldr	r3, [r7, #12]
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	699a      	ldr	r2, [r3, #24]
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	f042 0208 	orr.w	r2, r2, #8
 800a932:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	699a      	ldr	r2, [r3, #24]
 800a93a:	68fb      	ldr	r3, [r7, #12]
 800a93c:	681b      	ldr	r3, [r3, #0]
 800a93e:	f022 0204 	bic.w	r2, r2, #4
 800a942:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a944:	68fb      	ldr	r3, [r7, #12]
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	6999      	ldr	r1, [r3, #24]
 800a94a:	68bb      	ldr	r3, [r7, #8]
 800a94c:	691a      	ldr	r2, [r3, #16]
 800a94e:	68fb      	ldr	r3, [r7, #12]
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	430a      	orrs	r2, r1
 800a954:	619a      	str	r2, [r3, #24]
      break;
 800a956:	e0a5      	b.n	800aaa4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a958:	68fb      	ldr	r3, [r7, #12]
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	68b9      	ldr	r1, [r7, #8]
 800a95e:	4618      	mov	r0, r3
 800a960:	f000 f9e6 	bl	800ad30 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a964:	68fb      	ldr	r3, [r7, #12]
 800a966:	681b      	ldr	r3, [r3, #0]
 800a968:	699a      	ldr	r2, [r3, #24]
 800a96a:	68fb      	ldr	r3, [r7, #12]
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a972:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a974:	68fb      	ldr	r3, [r7, #12]
 800a976:	681b      	ldr	r3, [r3, #0]
 800a978:	699a      	ldr	r2, [r3, #24]
 800a97a:	68fb      	ldr	r3, [r7, #12]
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a982:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a984:	68fb      	ldr	r3, [r7, #12]
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	6999      	ldr	r1, [r3, #24]
 800a98a:	68bb      	ldr	r3, [r7, #8]
 800a98c:	691b      	ldr	r3, [r3, #16]
 800a98e:	021a      	lsls	r2, r3, #8
 800a990:	68fb      	ldr	r3, [r7, #12]
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	430a      	orrs	r2, r1
 800a996:	619a      	str	r2, [r3, #24]
      break;
 800a998:	e084      	b.n	800aaa4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a99a:	68fb      	ldr	r3, [r7, #12]
 800a99c:	681b      	ldr	r3, [r3, #0]
 800a99e:	68b9      	ldr	r1, [r7, #8]
 800a9a0:	4618      	mov	r0, r3
 800a9a2:	f000 fa4f 	bl	800ae44 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a9a6:	68fb      	ldr	r3, [r7, #12]
 800a9a8:	681b      	ldr	r3, [r3, #0]
 800a9aa:	69da      	ldr	r2, [r3, #28]
 800a9ac:	68fb      	ldr	r3, [r7, #12]
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	f042 0208 	orr.w	r2, r2, #8
 800a9b4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a9b6:	68fb      	ldr	r3, [r7, #12]
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	69da      	ldr	r2, [r3, #28]
 800a9bc:	68fb      	ldr	r3, [r7, #12]
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	f022 0204 	bic.w	r2, r2, #4
 800a9c4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a9c6:	68fb      	ldr	r3, [r7, #12]
 800a9c8:	681b      	ldr	r3, [r3, #0]
 800a9ca:	69d9      	ldr	r1, [r3, #28]
 800a9cc:	68bb      	ldr	r3, [r7, #8]
 800a9ce:	691a      	ldr	r2, [r3, #16]
 800a9d0:	68fb      	ldr	r3, [r7, #12]
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	430a      	orrs	r2, r1
 800a9d6:	61da      	str	r2, [r3, #28]
      break;
 800a9d8:	e064      	b.n	800aaa4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a9da:	68fb      	ldr	r3, [r7, #12]
 800a9dc:	681b      	ldr	r3, [r3, #0]
 800a9de:	68b9      	ldr	r1, [r7, #8]
 800a9e0:	4618      	mov	r0, r3
 800a9e2:	f000 fab7 	bl	800af54 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a9e6:	68fb      	ldr	r3, [r7, #12]
 800a9e8:	681b      	ldr	r3, [r3, #0]
 800a9ea:	69da      	ldr	r2, [r3, #28]
 800a9ec:	68fb      	ldr	r3, [r7, #12]
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a9f4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a9f6:	68fb      	ldr	r3, [r7, #12]
 800a9f8:	681b      	ldr	r3, [r3, #0]
 800a9fa:	69da      	ldr	r2, [r3, #28]
 800a9fc:	68fb      	ldr	r3, [r7, #12]
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800aa04:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800aa06:	68fb      	ldr	r3, [r7, #12]
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	69d9      	ldr	r1, [r3, #28]
 800aa0c:	68bb      	ldr	r3, [r7, #8]
 800aa0e:	691b      	ldr	r3, [r3, #16]
 800aa10:	021a      	lsls	r2, r3, #8
 800aa12:	68fb      	ldr	r3, [r7, #12]
 800aa14:	681b      	ldr	r3, [r3, #0]
 800aa16:	430a      	orrs	r2, r1
 800aa18:	61da      	str	r2, [r3, #28]
      break;
 800aa1a:	e043      	b.n	800aaa4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800aa1c:	68fb      	ldr	r3, [r7, #12]
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	68b9      	ldr	r1, [r7, #8]
 800aa22:	4618      	mov	r0, r3
 800aa24:	f000 fb00 	bl	800b028 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800aa28:	68fb      	ldr	r3, [r7, #12]
 800aa2a:	681b      	ldr	r3, [r3, #0]
 800aa2c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800aa2e:	68fb      	ldr	r3, [r7, #12]
 800aa30:	681b      	ldr	r3, [r3, #0]
 800aa32:	f042 0208 	orr.w	r2, r2, #8
 800aa36:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800aa38:	68fb      	ldr	r3, [r7, #12]
 800aa3a:	681b      	ldr	r3, [r3, #0]
 800aa3c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800aa3e:	68fb      	ldr	r3, [r7, #12]
 800aa40:	681b      	ldr	r3, [r3, #0]
 800aa42:	f022 0204 	bic.w	r2, r2, #4
 800aa46:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800aa48:	68fb      	ldr	r3, [r7, #12]
 800aa4a:	681b      	ldr	r3, [r3, #0]
 800aa4c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800aa4e:	68bb      	ldr	r3, [r7, #8]
 800aa50:	691a      	ldr	r2, [r3, #16]
 800aa52:	68fb      	ldr	r3, [r7, #12]
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	430a      	orrs	r2, r1
 800aa58:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800aa5a:	e023      	b.n	800aaa4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800aa5c:	68fb      	ldr	r3, [r7, #12]
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	68b9      	ldr	r1, [r7, #8]
 800aa62:	4618      	mov	r0, r3
 800aa64:	f000 fb44 	bl	800b0f0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800aa68:	68fb      	ldr	r3, [r7, #12]
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800aa6e:	68fb      	ldr	r3, [r7, #12]
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800aa76:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800aa78:	68fb      	ldr	r3, [r7, #12]
 800aa7a:	681b      	ldr	r3, [r3, #0]
 800aa7c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800aa7e:	68fb      	ldr	r3, [r7, #12]
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800aa86:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800aa88:	68fb      	ldr	r3, [r7, #12]
 800aa8a:	681b      	ldr	r3, [r3, #0]
 800aa8c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800aa8e:	68bb      	ldr	r3, [r7, #8]
 800aa90:	691b      	ldr	r3, [r3, #16]
 800aa92:	021a      	lsls	r2, r3, #8
 800aa94:	68fb      	ldr	r3, [r7, #12]
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	430a      	orrs	r2, r1
 800aa9a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800aa9c:	e002      	b.n	800aaa4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800aa9e:	2301      	movs	r3, #1
 800aaa0:	75fb      	strb	r3, [r7, #23]
      break;
 800aaa2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800aaa4:	68fb      	ldr	r3, [r7, #12]
 800aaa6:	2200      	movs	r2, #0
 800aaa8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800aaac:	7dfb      	ldrb	r3, [r7, #23]
}
 800aaae:	4618      	mov	r0, r3
 800aab0:	3718      	adds	r7, #24
 800aab2:	46bd      	mov	sp, r7
 800aab4:	bd80      	pop	{r7, pc}
 800aab6:	bf00      	nop

0800aab8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800aab8:	b480      	push	{r7}
 800aaba:	b085      	sub	sp, #20
 800aabc:	af00      	add	r7, sp, #0
 800aabe:	6078      	str	r0, [r7, #4]
 800aac0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	681b      	ldr	r3, [r3, #0]
 800aac6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	4a47      	ldr	r2, [pc, #284]	@ (800abe8 <TIM_Base_SetConfig+0x130>)
 800aacc:	4293      	cmp	r3, r2
 800aace:	d013      	beq.n	800aaf8 <TIM_Base_SetConfig+0x40>
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800aad6:	d00f      	beq.n	800aaf8 <TIM_Base_SetConfig+0x40>
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	4a44      	ldr	r2, [pc, #272]	@ (800abec <TIM_Base_SetConfig+0x134>)
 800aadc:	4293      	cmp	r3, r2
 800aade:	d00b      	beq.n	800aaf8 <TIM_Base_SetConfig+0x40>
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	4a43      	ldr	r2, [pc, #268]	@ (800abf0 <TIM_Base_SetConfig+0x138>)
 800aae4:	4293      	cmp	r3, r2
 800aae6:	d007      	beq.n	800aaf8 <TIM_Base_SetConfig+0x40>
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	4a42      	ldr	r2, [pc, #264]	@ (800abf4 <TIM_Base_SetConfig+0x13c>)
 800aaec:	4293      	cmp	r3, r2
 800aaee:	d003      	beq.n	800aaf8 <TIM_Base_SetConfig+0x40>
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	4a41      	ldr	r2, [pc, #260]	@ (800abf8 <TIM_Base_SetConfig+0x140>)
 800aaf4:	4293      	cmp	r3, r2
 800aaf6:	d108      	bne.n	800ab0a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800aaf8:	68fb      	ldr	r3, [r7, #12]
 800aafa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aafe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ab00:	683b      	ldr	r3, [r7, #0]
 800ab02:	685b      	ldr	r3, [r3, #4]
 800ab04:	68fa      	ldr	r2, [r7, #12]
 800ab06:	4313      	orrs	r3, r2
 800ab08:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	4a36      	ldr	r2, [pc, #216]	@ (800abe8 <TIM_Base_SetConfig+0x130>)
 800ab0e:	4293      	cmp	r3, r2
 800ab10:	d027      	beq.n	800ab62 <TIM_Base_SetConfig+0xaa>
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ab18:	d023      	beq.n	800ab62 <TIM_Base_SetConfig+0xaa>
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	4a33      	ldr	r2, [pc, #204]	@ (800abec <TIM_Base_SetConfig+0x134>)
 800ab1e:	4293      	cmp	r3, r2
 800ab20:	d01f      	beq.n	800ab62 <TIM_Base_SetConfig+0xaa>
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	4a32      	ldr	r2, [pc, #200]	@ (800abf0 <TIM_Base_SetConfig+0x138>)
 800ab26:	4293      	cmp	r3, r2
 800ab28:	d01b      	beq.n	800ab62 <TIM_Base_SetConfig+0xaa>
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	4a31      	ldr	r2, [pc, #196]	@ (800abf4 <TIM_Base_SetConfig+0x13c>)
 800ab2e:	4293      	cmp	r3, r2
 800ab30:	d017      	beq.n	800ab62 <TIM_Base_SetConfig+0xaa>
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	4a30      	ldr	r2, [pc, #192]	@ (800abf8 <TIM_Base_SetConfig+0x140>)
 800ab36:	4293      	cmp	r3, r2
 800ab38:	d013      	beq.n	800ab62 <TIM_Base_SetConfig+0xaa>
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	4a2f      	ldr	r2, [pc, #188]	@ (800abfc <TIM_Base_SetConfig+0x144>)
 800ab3e:	4293      	cmp	r3, r2
 800ab40:	d00f      	beq.n	800ab62 <TIM_Base_SetConfig+0xaa>
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	4a2e      	ldr	r2, [pc, #184]	@ (800ac00 <TIM_Base_SetConfig+0x148>)
 800ab46:	4293      	cmp	r3, r2
 800ab48:	d00b      	beq.n	800ab62 <TIM_Base_SetConfig+0xaa>
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	4a2d      	ldr	r2, [pc, #180]	@ (800ac04 <TIM_Base_SetConfig+0x14c>)
 800ab4e:	4293      	cmp	r3, r2
 800ab50:	d007      	beq.n	800ab62 <TIM_Base_SetConfig+0xaa>
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	4a2c      	ldr	r2, [pc, #176]	@ (800ac08 <TIM_Base_SetConfig+0x150>)
 800ab56:	4293      	cmp	r3, r2
 800ab58:	d003      	beq.n	800ab62 <TIM_Base_SetConfig+0xaa>
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	4a2b      	ldr	r2, [pc, #172]	@ (800ac0c <TIM_Base_SetConfig+0x154>)
 800ab5e:	4293      	cmp	r3, r2
 800ab60:	d108      	bne.n	800ab74 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ab62:	68fb      	ldr	r3, [r7, #12]
 800ab64:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ab68:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ab6a:	683b      	ldr	r3, [r7, #0]
 800ab6c:	68db      	ldr	r3, [r3, #12]
 800ab6e:	68fa      	ldr	r2, [r7, #12]
 800ab70:	4313      	orrs	r3, r2
 800ab72:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ab74:	68fb      	ldr	r3, [r7, #12]
 800ab76:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800ab7a:	683b      	ldr	r3, [r7, #0]
 800ab7c:	695b      	ldr	r3, [r3, #20]
 800ab7e:	4313      	orrs	r3, r2
 800ab80:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ab82:	683b      	ldr	r3, [r7, #0]
 800ab84:	689a      	ldr	r2, [r3, #8]
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ab8a:	683b      	ldr	r3, [r7, #0]
 800ab8c:	681a      	ldr	r2, [r3, #0]
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	4a14      	ldr	r2, [pc, #80]	@ (800abe8 <TIM_Base_SetConfig+0x130>)
 800ab96:	4293      	cmp	r3, r2
 800ab98:	d00f      	beq.n	800abba <TIM_Base_SetConfig+0x102>
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	4a16      	ldr	r2, [pc, #88]	@ (800abf8 <TIM_Base_SetConfig+0x140>)
 800ab9e:	4293      	cmp	r3, r2
 800aba0:	d00b      	beq.n	800abba <TIM_Base_SetConfig+0x102>
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	4a15      	ldr	r2, [pc, #84]	@ (800abfc <TIM_Base_SetConfig+0x144>)
 800aba6:	4293      	cmp	r3, r2
 800aba8:	d007      	beq.n	800abba <TIM_Base_SetConfig+0x102>
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	4a14      	ldr	r2, [pc, #80]	@ (800ac00 <TIM_Base_SetConfig+0x148>)
 800abae:	4293      	cmp	r3, r2
 800abb0:	d003      	beq.n	800abba <TIM_Base_SetConfig+0x102>
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	4a13      	ldr	r2, [pc, #76]	@ (800ac04 <TIM_Base_SetConfig+0x14c>)
 800abb6:	4293      	cmp	r3, r2
 800abb8:	d103      	bne.n	800abc2 <TIM_Base_SetConfig+0x10a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800abba:	683b      	ldr	r3, [r7, #0]
 800abbc:	691a      	ldr	r2, [r3, #16]
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	f043 0204 	orr.w	r2, r3, #4
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	2201      	movs	r2, #1
 800abd2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	68fa      	ldr	r2, [r7, #12]
 800abd8:	601a      	str	r2, [r3, #0]
}
 800abda:	bf00      	nop
 800abdc:	3714      	adds	r7, #20
 800abde:	46bd      	mov	sp, r7
 800abe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abe4:	4770      	bx	lr
 800abe6:	bf00      	nop
 800abe8:	40010000 	.word	0x40010000
 800abec:	40000400 	.word	0x40000400
 800abf0:	40000800 	.word	0x40000800
 800abf4:	40000c00 	.word	0x40000c00
 800abf8:	40010400 	.word	0x40010400
 800abfc:	40014000 	.word	0x40014000
 800ac00:	40014400 	.word	0x40014400
 800ac04:	40014800 	.word	0x40014800
 800ac08:	4000e000 	.word	0x4000e000
 800ac0c:	4000e400 	.word	0x4000e400

0800ac10 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ac10:	b480      	push	{r7}
 800ac12:	b087      	sub	sp, #28
 800ac14:	af00      	add	r7, sp, #0
 800ac16:	6078      	str	r0, [r7, #4]
 800ac18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	6a1b      	ldr	r3, [r3, #32]
 800ac1e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	6a1b      	ldr	r3, [r3, #32]
 800ac24:	f023 0201 	bic.w	r2, r3, #1
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	685b      	ldr	r3, [r3, #4]
 800ac30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	699b      	ldr	r3, [r3, #24]
 800ac36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800ac38:	68fa      	ldr	r2, [r7, #12]
 800ac3a:	4b37      	ldr	r3, [pc, #220]	@ (800ad18 <TIM_OC1_SetConfig+0x108>)
 800ac3c:	4013      	ands	r3, r2
 800ac3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800ac40:	68fb      	ldr	r3, [r7, #12]
 800ac42:	f023 0303 	bic.w	r3, r3, #3
 800ac46:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ac48:	683b      	ldr	r3, [r7, #0]
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	68fa      	ldr	r2, [r7, #12]
 800ac4e:	4313      	orrs	r3, r2
 800ac50:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800ac52:	697b      	ldr	r3, [r7, #20]
 800ac54:	f023 0302 	bic.w	r3, r3, #2
 800ac58:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800ac5a:	683b      	ldr	r3, [r7, #0]
 800ac5c:	689b      	ldr	r3, [r3, #8]
 800ac5e:	697a      	ldr	r2, [r7, #20]
 800ac60:	4313      	orrs	r3, r2
 800ac62:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	4a2d      	ldr	r2, [pc, #180]	@ (800ad1c <TIM_OC1_SetConfig+0x10c>)
 800ac68:	4293      	cmp	r3, r2
 800ac6a:	d00f      	beq.n	800ac8c <TIM_OC1_SetConfig+0x7c>
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	4a2c      	ldr	r2, [pc, #176]	@ (800ad20 <TIM_OC1_SetConfig+0x110>)
 800ac70:	4293      	cmp	r3, r2
 800ac72:	d00b      	beq.n	800ac8c <TIM_OC1_SetConfig+0x7c>
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	4a2b      	ldr	r2, [pc, #172]	@ (800ad24 <TIM_OC1_SetConfig+0x114>)
 800ac78:	4293      	cmp	r3, r2
 800ac7a:	d007      	beq.n	800ac8c <TIM_OC1_SetConfig+0x7c>
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	4a2a      	ldr	r2, [pc, #168]	@ (800ad28 <TIM_OC1_SetConfig+0x118>)
 800ac80:	4293      	cmp	r3, r2
 800ac82:	d003      	beq.n	800ac8c <TIM_OC1_SetConfig+0x7c>
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	4a29      	ldr	r2, [pc, #164]	@ (800ad2c <TIM_OC1_SetConfig+0x11c>)
 800ac88:	4293      	cmp	r3, r2
 800ac8a:	d10c      	bne.n	800aca6 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800ac8c:	697b      	ldr	r3, [r7, #20]
 800ac8e:	f023 0308 	bic.w	r3, r3, #8
 800ac92:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800ac94:	683b      	ldr	r3, [r7, #0]
 800ac96:	68db      	ldr	r3, [r3, #12]
 800ac98:	697a      	ldr	r2, [r7, #20]
 800ac9a:	4313      	orrs	r3, r2
 800ac9c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800ac9e:	697b      	ldr	r3, [r7, #20]
 800aca0:	f023 0304 	bic.w	r3, r3, #4
 800aca4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	4a1c      	ldr	r2, [pc, #112]	@ (800ad1c <TIM_OC1_SetConfig+0x10c>)
 800acaa:	4293      	cmp	r3, r2
 800acac:	d00f      	beq.n	800acce <TIM_OC1_SetConfig+0xbe>
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	4a1b      	ldr	r2, [pc, #108]	@ (800ad20 <TIM_OC1_SetConfig+0x110>)
 800acb2:	4293      	cmp	r3, r2
 800acb4:	d00b      	beq.n	800acce <TIM_OC1_SetConfig+0xbe>
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	4a1a      	ldr	r2, [pc, #104]	@ (800ad24 <TIM_OC1_SetConfig+0x114>)
 800acba:	4293      	cmp	r3, r2
 800acbc:	d007      	beq.n	800acce <TIM_OC1_SetConfig+0xbe>
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	4a19      	ldr	r2, [pc, #100]	@ (800ad28 <TIM_OC1_SetConfig+0x118>)
 800acc2:	4293      	cmp	r3, r2
 800acc4:	d003      	beq.n	800acce <TIM_OC1_SetConfig+0xbe>
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	4a18      	ldr	r2, [pc, #96]	@ (800ad2c <TIM_OC1_SetConfig+0x11c>)
 800acca:	4293      	cmp	r3, r2
 800accc:	d111      	bne.n	800acf2 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800acce:	693b      	ldr	r3, [r7, #16]
 800acd0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800acd4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800acd6:	693b      	ldr	r3, [r7, #16]
 800acd8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800acdc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800acde:	683b      	ldr	r3, [r7, #0]
 800ace0:	695b      	ldr	r3, [r3, #20]
 800ace2:	693a      	ldr	r2, [r7, #16]
 800ace4:	4313      	orrs	r3, r2
 800ace6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800ace8:	683b      	ldr	r3, [r7, #0]
 800acea:	699b      	ldr	r3, [r3, #24]
 800acec:	693a      	ldr	r2, [r7, #16]
 800acee:	4313      	orrs	r3, r2
 800acf0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	693a      	ldr	r2, [r7, #16]
 800acf6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	68fa      	ldr	r2, [r7, #12]
 800acfc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800acfe:	683b      	ldr	r3, [r7, #0]
 800ad00:	685a      	ldr	r2, [r3, #4]
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	697a      	ldr	r2, [r7, #20]
 800ad0a:	621a      	str	r2, [r3, #32]
}
 800ad0c:	bf00      	nop
 800ad0e:	371c      	adds	r7, #28
 800ad10:	46bd      	mov	sp, r7
 800ad12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad16:	4770      	bx	lr
 800ad18:	fffeff8f 	.word	0xfffeff8f
 800ad1c:	40010000 	.word	0x40010000
 800ad20:	40010400 	.word	0x40010400
 800ad24:	40014000 	.word	0x40014000
 800ad28:	40014400 	.word	0x40014400
 800ad2c:	40014800 	.word	0x40014800

0800ad30 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ad30:	b480      	push	{r7}
 800ad32:	b087      	sub	sp, #28
 800ad34:	af00      	add	r7, sp, #0
 800ad36:	6078      	str	r0, [r7, #4]
 800ad38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	6a1b      	ldr	r3, [r3, #32]
 800ad3e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	6a1b      	ldr	r3, [r3, #32]
 800ad44:	f023 0210 	bic.w	r2, r3, #16
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	685b      	ldr	r3, [r3, #4]
 800ad50:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	699b      	ldr	r3, [r3, #24]
 800ad56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800ad58:	68fa      	ldr	r2, [r7, #12]
 800ad5a:	4b34      	ldr	r3, [pc, #208]	@ (800ae2c <TIM_OC2_SetConfig+0xfc>)
 800ad5c:	4013      	ands	r3, r2
 800ad5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800ad60:	68fb      	ldr	r3, [r7, #12]
 800ad62:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ad66:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ad68:	683b      	ldr	r3, [r7, #0]
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	021b      	lsls	r3, r3, #8
 800ad6e:	68fa      	ldr	r2, [r7, #12]
 800ad70:	4313      	orrs	r3, r2
 800ad72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800ad74:	697b      	ldr	r3, [r7, #20]
 800ad76:	f023 0320 	bic.w	r3, r3, #32
 800ad7a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800ad7c:	683b      	ldr	r3, [r7, #0]
 800ad7e:	689b      	ldr	r3, [r3, #8]
 800ad80:	011b      	lsls	r3, r3, #4
 800ad82:	697a      	ldr	r2, [r7, #20]
 800ad84:	4313      	orrs	r3, r2
 800ad86:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	4a29      	ldr	r2, [pc, #164]	@ (800ae30 <TIM_OC2_SetConfig+0x100>)
 800ad8c:	4293      	cmp	r3, r2
 800ad8e:	d003      	beq.n	800ad98 <TIM_OC2_SetConfig+0x68>
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	4a28      	ldr	r2, [pc, #160]	@ (800ae34 <TIM_OC2_SetConfig+0x104>)
 800ad94:	4293      	cmp	r3, r2
 800ad96:	d10d      	bne.n	800adb4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800ad98:	697b      	ldr	r3, [r7, #20]
 800ad9a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ad9e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800ada0:	683b      	ldr	r3, [r7, #0]
 800ada2:	68db      	ldr	r3, [r3, #12]
 800ada4:	011b      	lsls	r3, r3, #4
 800ada6:	697a      	ldr	r2, [r7, #20]
 800ada8:	4313      	orrs	r3, r2
 800adaa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800adac:	697b      	ldr	r3, [r7, #20]
 800adae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800adb2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	4a1e      	ldr	r2, [pc, #120]	@ (800ae30 <TIM_OC2_SetConfig+0x100>)
 800adb8:	4293      	cmp	r3, r2
 800adba:	d00f      	beq.n	800addc <TIM_OC2_SetConfig+0xac>
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	4a1d      	ldr	r2, [pc, #116]	@ (800ae34 <TIM_OC2_SetConfig+0x104>)
 800adc0:	4293      	cmp	r3, r2
 800adc2:	d00b      	beq.n	800addc <TIM_OC2_SetConfig+0xac>
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	4a1c      	ldr	r2, [pc, #112]	@ (800ae38 <TIM_OC2_SetConfig+0x108>)
 800adc8:	4293      	cmp	r3, r2
 800adca:	d007      	beq.n	800addc <TIM_OC2_SetConfig+0xac>
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	4a1b      	ldr	r2, [pc, #108]	@ (800ae3c <TIM_OC2_SetConfig+0x10c>)
 800add0:	4293      	cmp	r3, r2
 800add2:	d003      	beq.n	800addc <TIM_OC2_SetConfig+0xac>
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	4a1a      	ldr	r2, [pc, #104]	@ (800ae40 <TIM_OC2_SetConfig+0x110>)
 800add8:	4293      	cmp	r3, r2
 800adda:	d113      	bne.n	800ae04 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800addc:	693b      	ldr	r3, [r7, #16]
 800adde:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800ade2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800ade4:	693b      	ldr	r3, [r7, #16]
 800ade6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800adea:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800adec:	683b      	ldr	r3, [r7, #0]
 800adee:	695b      	ldr	r3, [r3, #20]
 800adf0:	009b      	lsls	r3, r3, #2
 800adf2:	693a      	ldr	r2, [r7, #16]
 800adf4:	4313      	orrs	r3, r2
 800adf6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800adf8:	683b      	ldr	r3, [r7, #0]
 800adfa:	699b      	ldr	r3, [r3, #24]
 800adfc:	009b      	lsls	r3, r3, #2
 800adfe:	693a      	ldr	r2, [r7, #16]
 800ae00:	4313      	orrs	r3, r2
 800ae02:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	693a      	ldr	r2, [r7, #16]
 800ae08:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	68fa      	ldr	r2, [r7, #12]
 800ae0e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800ae10:	683b      	ldr	r3, [r7, #0]
 800ae12:	685a      	ldr	r2, [r3, #4]
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	697a      	ldr	r2, [r7, #20]
 800ae1c:	621a      	str	r2, [r3, #32]
}
 800ae1e:	bf00      	nop
 800ae20:	371c      	adds	r7, #28
 800ae22:	46bd      	mov	sp, r7
 800ae24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae28:	4770      	bx	lr
 800ae2a:	bf00      	nop
 800ae2c:	feff8fff 	.word	0xfeff8fff
 800ae30:	40010000 	.word	0x40010000
 800ae34:	40010400 	.word	0x40010400
 800ae38:	40014000 	.word	0x40014000
 800ae3c:	40014400 	.word	0x40014400
 800ae40:	40014800 	.word	0x40014800

0800ae44 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ae44:	b480      	push	{r7}
 800ae46:	b087      	sub	sp, #28
 800ae48:	af00      	add	r7, sp, #0
 800ae4a:	6078      	str	r0, [r7, #4]
 800ae4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	6a1b      	ldr	r3, [r3, #32]
 800ae52:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	6a1b      	ldr	r3, [r3, #32]
 800ae58:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	685b      	ldr	r3, [r3, #4]
 800ae64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	69db      	ldr	r3, [r3, #28]
 800ae6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800ae6c:	68fa      	ldr	r2, [r7, #12]
 800ae6e:	4b33      	ldr	r3, [pc, #204]	@ (800af3c <TIM_OC3_SetConfig+0xf8>)
 800ae70:	4013      	ands	r3, r2
 800ae72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800ae74:	68fb      	ldr	r3, [r7, #12]
 800ae76:	f023 0303 	bic.w	r3, r3, #3
 800ae7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ae7c:	683b      	ldr	r3, [r7, #0]
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	68fa      	ldr	r2, [r7, #12]
 800ae82:	4313      	orrs	r3, r2
 800ae84:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800ae86:	697b      	ldr	r3, [r7, #20]
 800ae88:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800ae8c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800ae8e:	683b      	ldr	r3, [r7, #0]
 800ae90:	689b      	ldr	r3, [r3, #8]
 800ae92:	021b      	lsls	r3, r3, #8
 800ae94:	697a      	ldr	r2, [r7, #20]
 800ae96:	4313      	orrs	r3, r2
 800ae98:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	4a28      	ldr	r2, [pc, #160]	@ (800af40 <TIM_OC3_SetConfig+0xfc>)
 800ae9e:	4293      	cmp	r3, r2
 800aea0:	d003      	beq.n	800aeaa <TIM_OC3_SetConfig+0x66>
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	4a27      	ldr	r2, [pc, #156]	@ (800af44 <TIM_OC3_SetConfig+0x100>)
 800aea6:	4293      	cmp	r3, r2
 800aea8:	d10d      	bne.n	800aec6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800aeaa:	697b      	ldr	r3, [r7, #20]
 800aeac:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800aeb0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800aeb2:	683b      	ldr	r3, [r7, #0]
 800aeb4:	68db      	ldr	r3, [r3, #12]
 800aeb6:	021b      	lsls	r3, r3, #8
 800aeb8:	697a      	ldr	r2, [r7, #20]
 800aeba:	4313      	orrs	r3, r2
 800aebc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800aebe:	697b      	ldr	r3, [r7, #20]
 800aec0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800aec4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	4a1d      	ldr	r2, [pc, #116]	@ (800af40 <TIM_OC3_SetConfig+0xfc>)
 800aeca:	4293      	cmp	r3, r2
 800aecc:	d00f      	beq.n	800aeee <TIM_OC3_SetConfig+0xaa>
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	4a1c      	ldr	r2, [pc, #112]	@ (800af44 <TIM_OC3_SetConfig+0x100>)
 800aed2:	4293      	cmp	r3, r2
 800aed4:	d00b      	beq.n	800aeee <TIM_OC3_SetConfig+0xaa>
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	4a1b      	ldr	r2, [pc, #108]	@ (800af48 <TIM_OC3_SetConfig+0x104>)
 800aeda:	4293      	cmp	r3, r2
 800aedc:	d007      	beq.n	800aeee <TIM_OC3_SetConfig+0xaa>
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	4a1a      	ldr	r2, [pc, #104]	@ (800af4c <TIM_OC3_SetConfig+0x108>)
 800aee2:	4293      	cmp	r3, r2
 800aee4:	d003      	beq.n	800aeee <TIM_OC3_SetConfig+0xaa>
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	4a19      	ldr	r2, [pc, #100]	@ (800af50 <TIM_OC3_SetConfig+0x10c>)
 800aeea:	4293      	cmp	r3, r2
 800aeec:	d113      	bne.n	800af16 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800aeee:	693b      	ldr	r3, [r7, #16]
 800aef0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800aef4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800aef6:	693b      	ldr	r3, [r7, #16]
 800aef8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800aefc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800aefe:	683b      	ldr	r3, [r7, #0]
 800af00:	695b      	ldr	r3, [r3, #20]
 800af02:	011b      	lsls	r3, r3, #4
 800af04:	693a      	ldr	r2, [r7, #16]
 800af06:	4313      	orrs	r3, r2
 800af08:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800af0a:	683b      	ldr	r3, [r7, #0]
 800af0c:	699b      	ldr	r3, [r3, #24]
 800af0e:	011b      	lsls	r3, r3, #4
 800af10:	693a      	ldr	r2, [r7, #16]
 800af12:	4313      	orrs	r3, r2
 800af14:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	693a      	ldr	r2, [r7, #16]
 800af1a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	68fa      	ldr	r2, [r7, #12]
 800af20:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800af22:	683b      	ldr	r3, [r7, #0]
 800af24:	685a      	ldr	r2, [r3, #4]
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	697a      	ldr	r2, [r7, #20]
 800af2e:	621a      	str	r2, [r3, #32]
}
 800af30:	bf00      	nop
 800af32:	371c      	adds	r7, #28
 800af34:	46bd      	mov	sp, r7
 800af36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af3a:	4770      	bx	lr
 800af3c:	fffeff8f 	.word	0xfffeff8f
 800af40:	40010000 	.word	0x40010000
 800af44:	40010400 	.word	0x40010400
 800af48:	40014000 	.word	0x40014000
 800af4c:	40014400 	.word	0x40014400
 800af50:	40014800 	.word	0x40014800

0800af54 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800af54:	b480      	push	{r7}
 800af56:	b087      	sub	sp, #28
 800af58:	af00      	add	r7, sp, #0
 800af5a:	6078      	str	r0, [r7, #4]
 800af5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	6a1b      	ldr	r3, [r3, #32]
 800af62:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	6a1b      	ldr	r3, [r3, #32]
 800af68:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	685b      	ldr	r3, [r3, #4]
 800af74:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	69db      	ldr	r3, [r3, #28]
 800af7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800af7c:	68fa      	ldr	r2, [r7, #12]
 800af7e:	4b24      	ldr	r3, [pc, #144]	@ (800b010 <TIM_OC4_SetConfig+0xbc>)
 800af80:	4013      	ands	r3, r2
 800af82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800af84:	68fb      	ldr	r3, [r7, #12]
 800af86:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800af8a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800af8c:	683b      	ldr	r3, [r7, #0]
 800af8e:	681b      	ldr	r3, [r3, #0]
 800af90:	021b      	lsls	r3, r3, #8
 800af92:	68fa      	ldr	r2, [r7, #12]
 800af94:	4313      	orrs	r3, r2
 800af96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800af98:	693b      	ldr	r3, [r7, #16]
 800af9a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800af9e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800afa0:	683b      	ldr	r3, [r7, #0]
 800afa2:	689b      	ldr	r3, [r3, #8]
 800afa4:	031b      	lsls	r3, r3, #12
 800afa6:	693a      	ldr	r2, [r7, #16]
 800afa8:	4313      	orrs	r3, r2
 800afaa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	4a19      	ldr	r2, [pc, #100]	@ (800b014 <TIM_OC4_SetConfig+0xc0>)
 800afb0:	4293      	cmp	r3, r2
 800afb2:	d00f      	beq.n	800afd4 <TIM_OC4_SetConfig+0x80>
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	4a18      	ldr	r2, [pc, #96]	@ (800b018 <TIM_OC4_SetConfig+0xc4>)
 800afb8:	4293      	cmp	r3, r2
 800afba:	d00b      	beq.n	800afd4 <TIM_OC4_SetConfig+0x80>
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	4a17      	ldr	r2, [pc, #92]	@ (800b01c <TIM_OC4_SetConfig+0xc8>)
 800afc0:	4293      	cmp	r3, r2
 800afc2:	d007      	beq.n	800afd4 <TIM_OC4_SetConfig+0x80>
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	4a16      	ldr	r2, [pc, #88]	@ (800b020 <TIM_OC4_SetConfig+0xcc>)
 800afc8:	4293      	cmp	r3, r2
 800afca:	d003      	beq.n	800afd4 <TIM_OC4_SetConfig+0x80>
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	4a15      	ldr	r2, [pc, #84]	@ (800b024 <TIM_OC4_SetConfig+0xd0>)
 800afd0:	4293      	cmp	r3, r2
 800afd2:	d109      	bne.n	800afe8 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800afd4:	697b      	ldr	r3, [r7, #20]
 800afd6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800afda:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800afdc:	683b      	ldr	r3, [r7, #0]
 800afde:	695b      	ldr	r3, [r3, #20]
 800afe0:	019b      	lsls	r3, r3, #6
 800afe2:	697a      	ldr	r2, [r7, #20]
 800afe4:	4313      	orrs	r3, r2
 800afe6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	697a      	ldr	r2, [r7, #20]
 800afec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	68fa      	ldr	r2, [r7, #12]
 800aff2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800aff4:	683b      	ldr	r3, [r7, #0]
 800aff6:	685a      	ldr	r2, [r3, #4]
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	693a      	ldr	r2, [r7, #16]
 800b000:	621a      	str	r2, [r3, #32]
}
 800b002:	bf00      	nop
 800b004:	371c      	adds	r7, #28
 800b006:	46bd      	mov	sp, r7
 800b008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b00c:	4770      	bx	lr
 800b00e:	bf00      	nop
 800b010:	feff8fff 	.word	0xfeff8fff
 800b014:	40010000 	.word	0x40010000
 800b018:	40010400 	.word	0x40010400
 800b01c:	40014000 	.word	0x40014000
 800b020:	40014400 	.word	0x40014400
 800b024:	40014800 	.word	0x40014800

0800b028 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b028:	b480      	push	{r7}
 800b02a:	b087      	sub	sp, #28
 800b02c:	af00      	add	r7, sp, #0
 800b02e:	6078      	str	r0, [r7, #4]
 800b030:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	6a1b      	ldr	r3, [r3, #32]
 800b036:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	6a1b      	ldr	r3, [r3, #32]
 800b03c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	685b      	ldr	r3, [r3, #4]
 800b048:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b04e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b050:	68fa      	ldr	r2, [r7, #12]
 800b052:	4b21      	ldr	r3, [pc, #132]	@ (800b0d8 <TIM_OC5_SetConfig+0xb0>)
 800b054:	4013      	ands	r3, r2
 800b056:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b058:	683b      	ldr	r3, [r7, #0]
 800b05a:	681b      	ldr	r3, [r3, #0]
 800b05c:	68fa      	ldr	r2, [r7, #12]
 800b05e:	4313      	orrs	r3, r2
 800b060:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800b062:	693b      	ldr	r3, [r7, #16]
 800b064:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800b068:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b06a:	683b      	ldr	r3, [r7, #0]
 800b06c:	689b      	ldr	r3, [r3, #8]
 800b06e:	041b      	lsls	r3, r3, #16
 800b070:	693a      	ldr	r2, [r7, #16]
 800b072:	4313      	orrs	r3, r2
 800b074:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	4a18      	ldr	r2, [pc, #96]	@ (800b0dc <TIM_OC5_SetConfig+0xb4>)
 800b07a:	4293      	cmp	r3, r2
 800b07c:	d00f      	beq.n	800b09e <TIM_OC5_SetConfig+0x76>
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	4a17      	ldr	r2, [pc, #92]	@ (800b0e0 <TIM_OC5_SetConfig+0xb8>)
 800b082:	4293      	cmp	r3, r2
 800b084:	d00b      	beq.n	800b09e <TIM_OC5_SetConfig+0x76>
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	4a16      	ldr	r2, [pc, #88]	@ (800b0e4 <TIM_OC5_SetConfig+0xbc>)
 800b08a:	4293      	cmp	r3, r2
 800b08c:	d007      	beq.n	800b09e <TIM_OC5_SetConfig+0x76>
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	4a15      	ldr	r2, [pc, #84]	@ (800b0e8 <TIM_OC5_SetConfig+0xc0>)
 800b092:	4293      	cmp	r3, r2
 800b094:	d003      	beq.n	800b09e <TIM_OC5_SetConfig+0x76>
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	4a14      	ldr	r2, [pc, #80]	@ (800b0ec <TIM_OC5_SetConfig+0xc4>)
 800b09a:	4293      	cmp	r3, r2
 800b09c:	d109      	bne.n	800b0b2 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800b09e:	697b      	ldr	r3, [r7, #20]
 800b0a0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b0a4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800b0a6:	683b      	ldr	r3, [r7, #0]
 800b0a8:	695b      	ldr	r3, [r3, #20]
 800b0aa:	021b      	lsls	r3, r3, #8
 800b0ac:	697a      	ldr	r2, [r7, #20]
 800b0ae:	4313      	orrs	r3, r2
 800b0b0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	697a      	ldr	r2, [r7, #20]
 800b0b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	68fa      	ldr	r2, [r7, #12]
 800b0bc:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800b0be:	683b      	ldr	r3, [r7, #0]
 800b0c0:	685a      	ldr	r2, [r3, #4]
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	693a      	ldr	r2, [r7, #16]
 800b0ca:	621a      	str	r2, [r3, #32]
}
 800b0cc:	bf00      	nop
 800b0ce:	371c      	adds	r7, #28
 800b0d0:	46bd      	mov	sp, r7
 800b0d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0d6:	4770      	bx	lr
 800b0d8:	fffeff8f 	.word	0xfffeff8f
 800b0dc:	40010000 	.word	0x40010000
 800b0e0:	40010400 	.word	0x40010400
 800b0e4:	40014000 	.word	0x40014000
 800b0e8:	40014400 	.word	0x40014400
 800b0ec:	40014800 	.word	0x40014800

0800b0f0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b0f0:	b480      	push	{r7}
 800b0f2:	b087      	sub	sp, #28
 800b0f4:	af00      	add	r7, sp, #0
 800b0f6:	6078      	str	r0, [r7, #4]
 800b0f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	6a1b      	ldr	r3, [r3, #32]
 800b0fe:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	6a1b      	ldr	r3, [r3, #32]
 800b104:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	685b      	ldr	r3, [r3, #4]
 800b110:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b116:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800b118:	68fa      	ldr	r2, [r7, #12]
 800b11a:	4b22      	ldr	r3, [pc, #136]	@ (800b1a4 <TIM_OC6_SetConfig+0xb4>)
 800b11c:	4013      	ands	r3, r2
 800b11e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b120:	683b      	ldr	r3, [r7, #0]
 800b122:	681b      	ldr	r3, [r3, #0]
 800b124:	021b      	lsls	r3, r3, #8
 800b126:	68fa      	ldr	r2, [r7, #12]
 800b128:	4313      	orrs	r3, r2
 800b12a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800b12c:	693b      	ldr	r3, [r7, #16]
 800b12e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800b132:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800b134:	683b      	ldr	r3, [r7, #0]
 800b136:	689b      	ldr	r3, [r3, #8]
 800b138:	051b      	lsls	r3, r3, #20
 800b13a:	693a      	ldr	r2, [r7, #16]
 800b13c:	4313      	orrs	r3, r2
 800b13e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	4a19      	ldr	r2, [pc, #100]	@ (800b1a8 <TIM_OC6_SetConfig+0xb8>)
 800b144:	4293      	cmp	r3, r2
 800b146:	d00f      	beq.n	800b168 <TIM_OC6_SetConfig+0x78>
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	4a18      	ldr	r2, [pc, #96]	@ (800b1ac <TIM_OC6_SetConfig+0xbc>)
 800b14c:	4293      	cmp	r3, r2
 800b14e:	d00b      	beq.n	800b168 <TIM_OC6_SetConfig+0x78>
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	4a17      	ldr	r2, [pc, #92]	@ (800b1b0 <TIM_OC6_SetConfig+0xc0>)
 800b154:	4293      	cmp	r3, r2
 800b156:	d007      	beq.n	800b168 <TIM_OC6_SetConfig+0x78>
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	4a16      	ldr	r2, [pc, #88]	@ (800b1b4 <TIM_OC6_SetConfig+0xc4>)
 800b15c:	4293      	cmp	r3, r2
 800b15e:	d003      	beq.n	800b168 <TIM_OC6_SetConfig+0x78>
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	4a15      	ldr	r2, [pc, #84]	@ (800b1b8 <TIM_OC6_SetConfig+0xc8>)
 800b164:	4293      	cmp	r3, r2
 800b166:	d109      	bne.n	800b17c <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800b168:	697b      	ldr	r3, [r7, #20]
 800b16a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b16e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800b170:	683b      	ldr	r3, [r7, #0]
 800b172:	695b      	ldr	r3, [r3, #20]
 800b174:	029b      	lsls	r3, r3, #10
 800b176:	697a      	ldr	r2, [r7, #20]
 800b178:	4313      	orrs	r3, r2
 800b17a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	697a      	ldr	r2, [r7, #20]
 800b180:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	68fa      	ldr	r2, [r7, #12]
 800b186:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800b188:	683b      	ldr	r3, [r7, #0]
 800b18a:	685a      	ldr	r2, [r3, #4]
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	693a      	ldr	r2, [r7, #16]
 800b194:	621a      	str	r2, [r3, #32]
}
 800b196:	bf00      	nop
 800b198:	371c      	adds	r7, #28
 800b19a:	46bd      	mov	sp, r7
 800b19c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1a0:	4770      	bx	lr
 800b1a2:	bf00      	nop
 800b1a4:	feff8fff 	.word	0xfeff8fff
 800b1a8:	40010000 	.word	0x40010000
 800b1ac:	40010400 	.word	0x40010400
 800b1b0:	40014000 	.word	0x40014000
 800b1b4:	40014400 	.word	0x40014400
 800b1b8:	40014800 	.word	0x40014800

0800b1bc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b1bc:	b480      	push	{r7}
 800b1be:	b085      	sub	sp, #20
 800b1c0:	af00      	add	r7, sp, #0
 800b1c2:	6078      	str	r0, [r7, #4]
 800b1c4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b1cc:	2b01      	cmp	r3, #1
 800b1ce:	d101      	bne.n	800b1d4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b1d0:	2302      	movs	r3, #2
 800b1d2:	e077      	b.n	800b2c4 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	2201      	movs	r2, #1
 800b1d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	2202      	movs	r2, #2
 800b1e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	681b      	ldr	r3, [r3, #0]
 800b1e8:	685b      	ldr	r3, [r3, #4]
 800b1ea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	681b      	ldr	r3, [r3, #0]
 800b1f0:	689b      	ldr	r3, [r3, #8]
 800b1f2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	681b      	ldr	r3, [r3, #0]
 800b1f8:	4a35      	ldr	r2, [pc, #212]	@ (800b2d0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800b1fa:	4293      	cmp	r3, r2
 800b1fc:	d004      	beq.n	800b208 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	681b      	ldr	r3, [r3, #0]
 800b202:	4a34      	ldr	r2, [pc, #208]	@ (800b2d4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800b204:	4293      	cmp	r3, r2
 800b206:	d108      	bne.n	800b21a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b208:	68fb      	ldr	r3, [r7, #12]
 800b20a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800b20e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b210:	683b      	ldr	r3, [r7, #0]
 800b212:	685b      	ldr	r3, [r3, #4]
 800b214:	68fa      	ldr	r2, [r7, #12]
 800b216:	4313      	orrs	r3, r2
 800b218:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b21a:	68fb      	ldr	r3, [r7, #12]
 800b21c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b220:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b222:	683b      	ldr	r3, [r7, #0]
 800b224:	681b      	ldr	r3, [r3, #0]
 800b226:	68fa      	ldr	r2, [r7, #12]
 800b228:	4313      	orrs	r3, r2
 800b22a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	68fa      	ldr	r2, [r7, #12]
 800b232:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	681b      	ldr	r3, [r3, #0]
 800b238:	4a25      	ldr	r2, [pc, #148]	@ (800b2d0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800b23a:	4293      	cmp	r3, r2
 800b23c:	d02c      	beq.n	800b298 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	681b      	ldr	r3, [r3, #0]
 800b242:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b246:	d027      	beq.n	800b298 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	681b      	ldr	r3, [r3, #0]
 800b24c:	4a22      	ldr	r2, [pc, #136]	@ (800b2d8 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800b24e:	4293      	cmp	r3, r2
 800b250:	d022      	beq.n	800b298 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	681b      	ldr	r3, [r3, #0]
 800b256:	4a21      	ldr	r2, [pc, #132]	@ (800b2dc <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800b258:	4293      	cmp	r3, r2
 800b25a:	d01d      	beq.n	800b298 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	681b      	ldr	r3, [r3, #0]
 800b260:	4a1f      	ldr	r2, [pc, #124]	@ (800b2e0 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800b262:	4293      	cmp	r3, r2
 800b264:	d018      	beq.n	800b298 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	681b      	ldr	r3, [r3, #0]
 800b26a:	4a1a      	ldr	r2, [pc, #104]	@ (800b2d4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800b26c:	4293      	cmp	r3, r2
 800b26e:	d013      	beq.n	800b298 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	681b      	ldr	r3, [r3, #0]
 800b274:	4a1b      	ldr	r2, [pc, #108]	@ (800b2e4 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800b276:	4293      	cmp	r3, r2
 800b278:	d00e      	beq.n	800b298 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	681b      	ldr	r3, [r3, #0]
 800b27e:	4a1a      	ldr	r2, [pc, #104]	@ (800b2e8 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 800b280:	4293      	cmp	r3, r2
 800b282:	d009      	beq.n	800b298 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	681b      	ldr	r3, [r3, #0]
 800b288:	4a18      	ldr	r2, [pc, #96]	@ (800b2ec <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 800b28a:	4293      	cmp	r3, r2
 800b28c:	d004      	beq.n	800b298 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	681b      	ldr	r3, [r3, #0]
 800b292:	4a17      	ldr	r2, [pc, #92]	@ (800b2f0 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 800b294:	4293      	cmp	r3, r2
 800b296:	d10c      	bne.n	800b2b2 <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b298:	68bb      	ldr	r3, [r7, #8]
 800b29a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b29e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b2a0:	683b      	ldr	r3, [r7, #0]
 800b2a2:	689b      	ldr	r3, [r3, #8]
 800b2a4:	68ba      	ldr	r2, [r7, #8]
 800b2a6:	4313      	orrs	r3, r2
 800b2a8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	681b      	ldr	r3, [r3, #0]
 800b2ae:	68ba      	ldr	r2, [r7, #8]
 800b2b0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	2201      	movs	r2, #1
 800b2b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	2200      	movs	r2, #0
 800b2be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b2c2:	2300      	movs	r3, #0
}
 800b2c4:	4618      	mov	r0, r3
 800b2c6:	3714      	adds	r7, #20
 800b2c8:	46bd      	mov	sp, r7
 800b2ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ce:	4770      	bx	lr
 800b2d0:	40010000 	.word	0x40010000
 800b2d4:	40010400 	.word	0x40010400
 800b2d8:	40000400 	.word	0x40000400
 800b2dc:	40000800 	.word	0x40000800
 800b2e0:	40000c00 	.word	0x40000c00
 800b2e4:	40001800 	.word	0x40001800
 800b2e8:	40014000 	.word	0x40014000
 800b2ec:	4000e000 	.word	0x4000e000
 800b2f0:	4000e400 	.word	0x4000e400

0800b2f4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800b2f4:	b480      	push	{r7}
 800b2f6:	b085      	sub	sp, #20
 800b2f8:	af00      	add	r7, sp, #0
 800b2fa:	6078      	str	r0, [r7, #4]
 800b2fc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800b2fe:	2300      	movs	r3, #0
 800b300:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b308:	2b01      	cmp	r3, #1
 800b30a:	d101      	bne.n	800b310 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800b30c:	2302      	movs	r3, #2
 800b30e:	e073      	b.n	800b3f8 <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	2201      	movs	r2, #1
 800b314:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800b318:	68fb      	ldr	r3, [r7, #12]
 800b31a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800b31e:	683b      	ldr	r3, [r7, #0]
 800b320:	68db      	ldr	r3, [r3, #12]
 800b322:	4313      	orrs	r3, r2
 800b324:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800b326:	68fb      	ldr	r3, [r7, #12]
 800b328:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b32c:	683b      	ldr	r3, [r7, #0]
 800b32e:	689b      	ldr	r3, [r3, #8]
 800b330:	4313      	orrs	r3, r2
 800b332:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800b334:	68fb      	ldr	r3, [r7, #12]
 800b336:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800b33a:	683b      	ldr	r3, [r7, #0]
 800b33c:	685b      	ldr	r3, [r3, #4]
 800b33e:	4313      	orrs	r3, r2
 800b340:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800b342:	68fb      	ldr	r3, [r7, #12]
 800b344:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800b348:	683b      	ldr	r3, [r7, #0]
 800b34a:	681b      	ldr	r3, [r3, #0]
 800b34c:	4313      	orrs	r3, r2
 800b34e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800b350:	68fb      	ldr	r3, [r7, #12]
 800b352:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800b356:	683b      	ldr	r3, [r7, #0]
 800b358:	691b      	ldr	r3, [r3, #16]
 800b35a:	4313      	orrs	r3, r2
 800b35c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800b35e:	68fb      	ldr	r3, [r7, #12]
 800b360:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800b364:	683b      	ldr	r3, [r7, #0]
 800b366:	695b      	ldr	r3, [r3, #20]
 800b368:	4313      	orrs	r3, r2
 800b36a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800b372:	683b      	ldr	r3, [r7, #0]
 800b374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b376:	4313      	orrs	r3, r2
 800b378:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800b37a:	68fb      	ldr	r3, [r7, #12]
 800b37c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800b380:	683b      	ldr	r3, [r7, #0]
 800b382:	699b      	ldr	r3, [r3, #24]
 800b384:	041b      	lsls	r3, r3, #16
 800b386:	4313      	orrs	r3, r2
 800b388:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800b38a:	68fb      	ldr	r3, [r7, #12]
 800b38c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800b390:	683b      	ldr	r3, [r7, #0]
 800b392:	69db      	ldr	r3, [r3, #28]
 800b394:	4313      	orrs	r3, r2
 800b396:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	681b      	ldr	r3, [r3, #0]
 800b39c:	4a19      	ldr	r2, [pc, #100]	@ (800b404 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 800b39e:	4293      	cmp	r3, r2
 800b3a0:	d004      	beq.n	800b3ac <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	681b      	ldr	r3, [r3, #0]
 800b3a6:	4a18      	ldr	r2, [pc, #96]	@ (800b408 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 800b3a8:	4293      	cmp	r3, r2
 800b3aa:	d11c      	bne.n	800b3e6 <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800b3ac:	68fb      	ldr	r3, [r7, #12]
 800b3ae:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800b3b2:	683b      	ldr	r3, [r7, #0]
 800b3b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b3b6:	051b      	lsls	r3, r3, #20
 800b3b8:	4313      	orrs	r3, r2
 800b3ba:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800b3bc:	68fb      	ldr	r3, [r7, #12]
 800b3be:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800b3c2:	683b      	ldr	r3, [r7, #0]
 800b3c4:	6a1b      	ldr	r3, [r3, #32]
 800b3c6:	4313      	orrs	r3, r2
 800b3c8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800b3ca:	68fb      	ldr	r3, [r7, #12]
 800b3cc:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800b3d0:	683b      	ldr	r3, [r7, #0]
 800b3d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b3d4:	4313      	orrs	r3, r2
 800b3d6:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800b3d8:	68fb      	ldr	r3, [r7, #12]
 800b3da:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800b3de:	683b      	ldr	r3, [r7, #0]
 800b3e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b3e2:	4313      	orrs	r3, r2
 800b3e4:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	681b      	ldr	r3, [r3, #0]
 800b3ea:	68fa      	ldr	r2, [r7, #12]
 800b3ec:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	2200      	movs	r2, #0
 800b3f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b3f6:	2300      	movs	r3, #0
}
 800b3f8:	4618      	mov	r0, r3
 800b3fa:	3714      	adds	r7, #20
 800b3fc:	46bd      	mov	sp, r7
 800b3fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b402:	4770      	bx	lr
 800b404:	40010000 	.word	0x40010000
 800b408:	40010400 	.word	0x40010400

0800b40c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b40c:	b580      	push	{r7, lr}
 800b40e:	b082      	sub	sp, #8
 800b410:	af00      	add	r7, sp, #0
 800b412:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	2b00      	cmp	r3, #0
 800b418:	d101      	bne.n	800b41e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b41a:	2301      	movs	r3, #1
 800b41c:	e042      	b.n	800b4a4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b424:	2b00      	cmp	r3, #0
 800b426:	d106      	bne.n	800b436 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	2200      	movs	r2, #0
 800b42c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b430:	6878      	ldr	r0, [r7, #4]
 800b432:	f7f6 fe15 	bl	8002060 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	2224      	movs	r2, #36	@ 0x24
 800b43a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	681b      	ldr	r3, [r3, #0]
 800b442:	681a      	ldr	r2, [r3, #0]
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	681b      	ldr	r3, [r3, #0]
 800b448:	f022 0201 	bic.w	r2, r2, #1
 800b44c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b452:	2b00      	cmp	r3, #0
 800b454:	d002      	beq.n	800b45c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800b456:	6878      	ldr	r0, [r7, #4]
 800b458:	f000 fe94 	bl	800c184 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b45c:	6878      	ldr	r0, [r7, #4]
 800b45e:	f000 f825 	bl	800b4ac <UART_SetConfig>
 800b462:	4603      	mov	r3, r0
 800b464:	2b01      	cmp	r3, #1
 800b466:	d101      	bne.n	800b46c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800b468:	2301      	movs	r3, #1
 800b46a:	e01b      	b.n	800b4a4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	681b      	ldr	r3, [r3, #0]
 800b470:	685a      	ldr	r2, [r3, #4]
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800b47a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	681b      	ldr	r3, [r3, #0]
 800b480:	689a      	ldr	r2, [r3, #8]
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	681b      	ldr	r3, [r3, #0]
 800b486:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800b48a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	681b      	ldr	r3, [r3, #0]
 800b490:	681a      	ldr	r2, [r3, #0]
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	681b      	ldr	r3, [r3, #0]
 800b496:	f042 0201 	orr.w	r2, r2, #1
 800b49a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800b49c:	6878      	ldr	r0, [r7, #4]
 800b49e:	f000 ff13 	bl	800c2c8 <UART_CheckIdleState>
 800b4a2:	4603      	mov	r3, r0
}
 800b4a4:	4618      	mov	r0, r3
 800b4a6:	3708      	adds	r7, #8
 800b4a8:	46bd      	mov	sp, r7
 800b4aa:	bd80      	pop	{r7, pc}

0800b4ac <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b4ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b4b0:	b092      	sub	sp, #72	@ 0x48
 800b4b2:	af00      	add	r7, sp, #0
 800b4b4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800b4b6:	2300      	movs	r3, #0
 800b4b8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b4bc:	697b      	ldr	r3, [r7, #20]
 800b4be:	689a      	ldr	r2, [r3, #8]
 800b4c0:	697b      	ldr	r3, [r7, #20]
 800b4c2:	691b      	ldr	r3, [r3, #16]
 800b4c4:	431a      	orrs	r2, r3
 800b4c6:	697b      	ldr	r3, [r7, #20]
 800b4c8:	695b      	ldr	r3, [r3, #20]
 800b4ca:	431a      	orrs	r2, r3
 800b4cc:	697b      	ldr	r3, [r7, #20]
 800b4ce:	69db      	ldr	r3, [r3, #28]
 800b4d0:	4313      	orrs	r3, r2
 800b4d2:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b4d4:	697b      	ldr	r3, [r7, #20]
 800b4d6:	681b      	ldr	r3, [r3, #0]
 800b4d8:	681a      	ldr	r2, [r3, #0]
 800b4da:	4bbe      	ldr	r3, [pc, #760]	@ (800b7d4 <UART_SetConfig+0x328>)
 800b4dc:	4013      	ands	r3, r2
 800b4de:	697a      	ldr	r2, [r7, #20]
 800b4e0:	6812      	ldr	r2, [r2, #0]
 800b4e2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b4e4:	430b      	orrs	r3, r1
 800b4e6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b4e8:	697b      	ldr	r3, [r7, #20]
 800b4ea:	681b      	ldr	r3, [r3, #0]
 800b4ec:	685b      	ldr	r3, [r3, #4]
 800b4ee:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800b4f2:	697b      	ldr	r3, [r7, #20]
 800b4f4:	68da      	ldr	r2, [r3, #12]
 800b4f6:	697b      	ldr	r3, [r7, #20]
 800b4f8:	681b      	ldr	r3, [r3, #0]
 800b4fa:	430a      	orrs	r2, r1
 800b4fc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b4fe:	697b      	ldr	r3, [r7, #20]
 800b500:	699b      	ldr	r3, [r3, #24]
 800b502:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800b504:	697b      	ldr	r3, [r7, #20]
 800b506:	681b      	ldr	r3, [r3, #0]
 800b508:	4ab3      	ldr	r2, [pc, #716]	@ (800b7d8 <UART_SetConfig+0x32c>)
 800b50a:	4293      	cmp	r3, r2
 800b50c:	d004      	beq.n	800b518 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800b50e:	697b      	ldr	r3, [r7, #20]
 800b510:	6a1b      	ldr	r3, [r3, #32]
 800b512:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b514:	4313      	orrs	r3, r2
 800b516:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b518:	697b      	ldr	r3, [r7, #20]
 800b51a:	681b      	ldr	r3, [r3, #0]
 800b51c:	689a      	ldr	r2, [r3, #8]
 800b51e:	4baf      	ldr	r3, [pc, #700]	@ (800b7dc <UART_SetConfig+0x330>)
 800b520:	4013      	ands	r3, r2
 800b522:	697a      	ldr	r2, [r7, #20]
 800b524:	6812      	ldr	r2, [r2, #0]
 800b526:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b528:	430b      	orrs	r3, r1
 800b52a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800b52c:	697b      	ldr	r3, [r7, #20]
 800b52e:	681b      	ldr	r3, [r3, #0]
 800b530:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b532:	f023 010f 	bic.w	r1, r3, #15
 800b536:	697b      	ldr	r3, [r7, #20]
 800b538:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b53a:	697b      	ldr	r3, [r7, #20]
 800b53c:	681b      	ldr	r3, [r3, #0]
 800b53e:	430a      	orrs	r2, r1
 800b540:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b542:	697b      	ldr	r3, [r7, #20]
 800b544:	681b      	ldr	r3, [r3, #0]
 800b546:	4aa6      	ldr	r2, [pc, #664]	@ (800b7e0 <UART_SetConfig+0x334>)
 800b548:	4293      	cmp	r3, r2
 800b54a:	d177      	bne.n	800b63c <UART_SetConfig+0x190>
 800b54c:	4ba5      	ldr	r3, [pc, #660]	@ (800b7e4 <UART_SetConfig+0x338>)
 800b54e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b550:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b554:	2b28      	cmp	r3, #40	@ 0x28
 800b556:	d86d      	bhi.n	800b634 <UART_SetConfig+0x188>
 800b558:	a201      	add	r2, pc, #4	@ (adr r2, 800b560 <UART_SetConfig+0xb4>)
 800b55a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b55e:	bf00      	nop
 800b560:	0800b605 	.word	0x0800b605
 800b564:	0800b635 	.word	0x0800b635
 800b568:	0800b635 	.word	0x0800b635
 800b56c:	0800b635 	.word	0x0800b635
 800b570:	0800b635 	.word	0x0800b635
 800b574:	0800b635 	.word	0x0800b635
 800b578:	0800b635 	.word	0x0800b635
 800b57c:	0800b635 	.word	0x0800b635
 800b580:	0800b60d 	.word	0x0800b60d
 800b584:	0800b635 	.word	0x0800b635
 800b588:	0800b635 	.word	0x0800b635
 800b58c:	0800b635 	.word	0x0800b635
 800b590:	0800b635 	.word	0x0800b635
 800b594:	0800b635 	.word	0x0800b635
 800b598:	0800b635 	.word	0x0800b635
 800b59c:	0800b635 	.word	0x0800b635
 800b5a0:	0800b615 	.word	0x0800b615
 800b5a4:	0800b635 	.word	0x0800b635
 800b5a8:	0800b635 	.word	0x0800b635
 800b5ac:	0800b635 	.word	0x0800b635
 800b5b0:	0800b635 	.word	0x0800b635
 800b5b4:	0800b635 	.word	0x0800b635
 800b5b8:	0800b635 	.word	0x0800b635
 800b5bc:	0800b635 	.word	0x0800b635
 800b5c0:	0800b61d 	.word	0x0800b61d
 800b5c4:	0800b635 	.word	0x0800b635
 800b5c8:	0800b635 	.word	0x0800b635
 800b5cc:	0800b635 	.word	0x0800b635
 800b5d0:	0800b635 	.word	0x0800b635
 800b5d4:	0800b635 	.word	0x0800b635
 800b5d8:	0800b635 	.word	0x0800b635
 800b5dc:	0800b635 	.word	0x0800b635
 800b5e0:	0800b625 	.word	0x0800b625
 800b5e4:	0800b635 	.word	0x0800b635
 800b5e8:	0800b635 	.word	0x0800b635
 800b5ec:	0800b635 	.word	0x0800b635
 800b5f0:	0800b635 	.word	0x0800b635
 800b5f4:	0800b635 	.word	0x0800b635
 800b5f8:	0800b635 	.word	0x0800b635
 800b5fc:	0800b635 	.word	0x0800b635
 800b600:	0800b62d 	.word	0x0800b62d
 800b604:	2301      	movs	r3, #1
 800b606:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b60a:	e326      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800b60c:	2304      	movs	r3, #4
 800b60e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b612:	e322      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800b614:	2308      	movs	r3, #8
 800b616:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b61a:	e31e      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800b61c:	2310      	movs	r3, #16
 800b61e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b622:	e31a      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800b624:	2320      	movs	r3, #32
 800b626:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b62a:	e316      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800b62c:	2340      	movs	r3, #64	@ 0x40
 800b62e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b632:	e312      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800b634:	2380      	movs	r3, #128	@ 0x80
 800b636:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b63a:	e30e      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800b63c:	697b      	ldr	r3, [r7, #20]
 800b63e:	681b      	ldr	r3, [r3, #0]
 800b640:	4a69      	ldr	r2, [pc, #420]	@ (800b7e8 <UART_SetConfig+0x33c>)
 800b642:	4293      	cmp	r3, r2
 800b644:	d130      	bne.n	800b6a8 <UART_SetConfig+0x1fc>
 800b646:	4b67      	ldr	r3, [pc, #412]	@ (800b7e4 <UART_SetConfig+0x338>)
 800b648:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b64a:	f003 0307 	and.w	r3, r3, #7
 800b64e:	2b05      	cmp	r3, #5
 800b650:	d826      	bhi.n	800b6a0 <UART_SetConfig+0x1f4>
 800b652:	a201      	add	r2, pc, #4	@ (adr r2, 800b658 <UART_SetConfig+0x1ac>)
 800b654:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b658:	0800b671 	.word	0x0800b671
 800b65c:	0800b679 	.word	0x0800b679
 800b660:	0800b681 	.word	0x0800b681
 800b664:	0800b689 	.word	0x0800b689
 800b668:	0800b691 	.word	0x0800b691
 800b66c:	0800b699 	.word	0x0800b699
 800b670:	2300      	movs	r3, #0
 800b672:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b676:	e2f0      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800b678:	2304      	movs	r3, #4
 800b67a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b67e:	e2ec      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800b680:	2308      	movs	r3, #8
 800b682:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b686:	e2e8      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800b688:	2310      	movs	r3, #16
 800b68a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b68e:	e2e4      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800b690:	2320      	movs	r3, #32
 800b692:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b696:	e2e0      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800b698:	2340      	movs	r3, #64	@ 0x40
 800b69a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b69e:	e2dc      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800b6a0:	2380      	movs	r3, #128	@ 0x80
 800b6a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6a6:	e2d8      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800b6a8:	697b      	ldr	r3, [r7, #20]
 800b6aa:	681b      	ldr	r3, [r3, #0]
 800b6ac:	4a4f      	ldr	r2, [pc, #316]	@ (800b7ec <UART_SetConfig+0x340>)
 800b6ae:	4293      	cmp	r3, r2
 800b6b0:	d130      	bne.n	800b714 <UART_SetConfig+0x268>
 800b6b2:	4b4c      	ldr	r3, [pc, #304]	@ (800b7e4 <UART_SetConfig+0x338>)
 800b6b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b6b6:	f003 0307 	and.w	r3, r3, #7
 800b6ba:	2b05      	cmp	r3, #5
 800b6bc:	d826      	bhi.n	800b70c <UART_SetConfig+0x260>
 800b6be:	a201      	add	r2, pc, #4	@ (adr r2, 800b6c4 <UART_SetConfig+0x218>)
 800b6c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b6c4:	0800b6dd 	.word	0x0800b6dd
 800b6c8:	0800b6e5 	.word	0x0800b6e5
 800b6cc:	0800b6ed 	.word	0x0800b6ed
 800b6d0:	0800b6f5 	.word	0x0800b6f5
 800b6d4:	0800b6fd 	.word	0x0800b6fd
 800b6d8:	0800b705 	.word	0x0800b705
 800b6dc:	2300      	movs	r3, #0
 800b6de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6e2:	e2ba      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800b6e4:	2304      	movs	r3, #4
 800b6e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6ea:	e2b6      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800b6ec:	2308      	movs	r3, #8
 800b6ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6f2:	e2b2      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800b6f4:	2310      	movs	r3, #16
 800b6f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6fa:	e2ae      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800b6fc:	2320      	movs	r3, #32
 800b6fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b702:	e2aa      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800b704:	2340      	movs	r3, #64	@ 0x40
 800b706:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b70a:	e2a6      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800b70c:	2380      	movs	r3, #128	@ 0x80
 800b70e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b712:	e2a2      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800b714:	697b      	ldr	r3, [r7, #20]
 800b716:	681b      	ldr	r3, [r3, #0]
 800b718:	4a35      	ldr	r2, [pc, #212]	@ (800b7f0 <UART_SetConfig+0x344>)
 800b71a:	4293      	cmp	r3, r2
 800b71c:	d130      	bne.n	800b780 <UART_SetConfig+0x2d4>
 800b71e:	4b31      	ldr	r3, [pc, #196]	@ (800b7e4 <UART_SetConfig+0x338>)
 800b720:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b722:	f003 0307 	and.w	r3, r3, #7
 800b726:	2b05      	cmp	r3, #5
 800b728:	d826      	bhi.n	800b778 <UART_SetConfig+0x2cc>
 800b72a:	a201      	add	r2, pc, #4	@ (adr r2, 800b730 <UART_SetConfig+0x284>)
 800b72c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b730:	0800b749 	.word	0x0800b749
 800b734:	0800b751 	.word	0x0800b751
 800b738:	0800b759 	.word	0x0800b759
 800b73c:	0800b761 	.word	0x0800b761
 800b740:	0800b769 	.word	0x0800b769
 800b744:	0800b771 	.word	0x0800b771
 800b748:	2300      	movs	r3, #0
 800b74a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b74e:	e284      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800b750:	2304      	movs	r3, #4
 800b752:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b756:	e280      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800b758:	2308      	movs	r3, #8
 800b75a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b75e:	e27c      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800b760:	2310      	movs	r3, #16
 800b762:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b766:	e278      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800b768:	2320      	movs	r3, #32
 800b76a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b76e:	e274      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800b770:	2340      	movs	r3, #64	@ 0x40
 800b772:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b776:	e270      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800b778:	2380      	movs	r3, #128	@ 0x80
 800b77a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b77e:	e26c      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800b780:	697b      	ldr	r3, [r7, #20]
 800b782:	681b      	ldr	r3, [r3, #0]
 800b784:	4a1b      	ldr	r2, [pc, #108]	@ (800b7f4 <UART_SetConfig+0x348>)
 800b786:	4293      	cmp	r3, r2
 800b788:	d142      	bne.n	800b810 <UART_SetConfig+0x364>
 800b78a:	4b16      	ldr	r3, [pc, #88]	@ (800b7e4 <UART_SetConfig+0x338>)
 800b78c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b78e:	f003 0307 	and.w	r3, r3, #7
 800b792:	2b05      	cmp	r3, #5
 800b794:	d838      	bhi.n	800b808 <UART_SetConfig+0x35c>
 800b796:	a201      	add	r2, pc, #4	@ (adr r2, 800b79c <UART_SetConfig+0x2f0>)
 800b798:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b79c:	0800b7b5 	.word	0x0800b7b5
 800b7a0:	0800b7bd 	.word	0x0800b7bd
 800b7a4:	0800b7c5 	.word	0x0800b7c5
 800b7a8:	0800b7cd 	.word	0x0800b7cd
 800b7ac:	0800b7f9 	.word	0x0800b7f9
 800b7b0:	0800b801 	.word	0x0800b801
 800b7b4:	2300      	movs	r3, #0
 800b7b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7ba:	e24e      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800b7bc:	2304      	movs	r3, #4
 800b7be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7c2:	e24a      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800b7c4:	2308      	movs	r3, #8
 800b7c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7ca:	e246      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800b7cc:	2310      	movs	r3, #16
 800b7ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7d2:	e242      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800b7d4:	cfff69f3 	.word	0xcfff69f3
 800b7d8:	58000c00 	.word	0x58000c00
 800b7dc:	11fff4ff 	.word	0x11fff4ff
 800b7e0:	40011000 	.word	0x40011000
 800b7e4:	58024400 	.word	0x58024400
 800b7e8:	40004400 	.word	0x40004400
 800b7ec:	40004800 	.word	0x40004800
 800b7f0:	40004c00 	.word	0x40004c00
 800b7f4:	40005000 	.word	0x40005000
 800b7f8:	2320      	movs	r3, #32
 800b7fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7fe:	e22c      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800b800:	2340      	movs	r3, #64	@ 0x40
 800b802:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b806:	e228      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800b808:	2380      	movs	r3, #128	@ 0x80
 800b80a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b80e:	e224      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800b810:	697b      	ldr	r3, [r7, #20]
 800b812:	681b      	ldr	r3, [r3, #0]
 800b814:	4ab1      	ldr	r2, [pc, #708]	@ (800badc <UART_SetConfig+0x630>)
 800b816:	4293      	cmp	r3, r2
 800b818:	d176      	bne.n	800b908 <UART_SetConfig+0x45c>
 800b81a:	4bb1      	ldr	r3, [pc, #708]	@ (800bae0 <UART_SetConfig+0x634>)
 800b81c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b81e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b822:	2b28      	cmp	r3, #40	@ 0x28
 800b824:	d86c      	bhi.n	800b900 <UART_SetConfig+0x454>
 800b826:	a201      	add	r2, pc, #4	@ (adr r2, 800b82c <UART_SetConfig+0x380>)
 800b828:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b82c:	0800b8d1 	.word	0x0800b8d1
 800b830:	0800b901 	.word	0x0800b901
 800b834:	0800b901 	.word	0x0800b901
 800b838:	0800b901 	.word	0x0800b901
 800b83c:	0800b901 	.word	0x0800b901
 800b840:	0800b901 	.word	0x0800b901
 800b844:	0800b901 	.word	0x0800b901
 800b848:	0800b901 	.word	0x0800b901
 800b84c:	0800b8d9 	.word	0x0800b8d9
 800b850:	0800b901 	.word	0x0800b901
 800b854:	0800b901 	.word	0x0800b901
 800b858:	0800b901 	.word	0x0800b901
 800b85c:	0800b901 	.word	0x0800b901
 800b860:	0800b901 	.word	0x0800b901
 800b864:	0800b901 	.word	0x0800b901
 800b868:	0800b901 	.word	0x0800b901
 800b86c:	0800b8e1 	.word	0x0800b8e1
 800b870:	0800b901 	.word	0x0800b901
 800b874:	0800b901 	.word	0x0800b901
 800b878:	0800b901 	.word	0x0800b901
 800b87c:	0800b901 	.word	0x0800b901
 800b880:	0800b901 	.word	0x0800b901
 800b884:	0800b901 	.word	0x0800b901
 800b888:	0800b901 	.word	0x0800b901
 800b88c:	0800b8e9 	.word	0x0800b8e9
 800b890:	0800b901 	.word	0x0800b901
 800b894:	0800b901 	.word	0x0800b901
 800b898:	0800b901 	.word	0x0800b901
 800b89c:	0800b901 	.word	0x0800b901
 800b8a0:	0800b901 	.word	0x0800b901
 800b8a4:	0800b901 	.word	0x0800b901
 800b8a8:	0800b901 	.word	0x0800b901
 800b8ac:	0800b8f1 	.word	0x0800b8f1
 800b8b0:	0800b901 	.word	0x0800b901
 800b8b4:	0800b901 	.word	0x0800b901
 800b8b8:	0800b901 	.word	0x0800b901
 800b8bc:	0800b901 	.word	0x0800b901
 800b8c0:	0800b901 	.word	0x0800b901
 800b8c4:	0800b901 	.word	0x0800b901
 800b8c8:	0800b901 	.word	0x0800b901
 800b8cc:	0800b8f9 	.word	0x0800b8f9
 800b8d0:	2301      	movs	r3, #1
 800b8d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8d6:	e1c0      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800b8d8:	2304      	movs	r3, #4
 800b8da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8de:	e1bc      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800b8e0:	2308      	movs	r3, #8
 800b8e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8e6:	e1b8      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800b8e8:	2310      	movs	r3, #16
 800b8ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8ee:	e1b4      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800b8f0:	2320      	movs	r3, #32
 800b8f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8f6:	e1b0      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800b8f8:	2340      	movs	r3, #64	@ 0x40
 800b8fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8fe:	e1ac      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800b900:	2380      	movs	r3, #128	@ 0x80
 800b902:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b906:	e1a8      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800b908:	697b      	ldr	r3, [r7, #20]
 800b90a:	681b      	ldr	r3, [r3, #0]
 800b90c:	4a75      	ldr	r2, [pc, #468]	@ (800bae4 <UART_SetConfig+0x638>)
 800b90e:	4293      	cmp	r3, r2
 800b910:	d130      	bne.n	800b974 <UART_SetConfig+0x4c8>
 800b912:	4b73      	ldr	r3, [pc, #460]	@ (800bae0 <UART_SetConfig+0x634>)
 800b914:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b916:	f003 0307 	and.w	r3, r3, #7
 800b91a:	2b05      	cmp	r3, #5
 800b91c:	d826      	bhi.n	800b96c <UART_SetConfig+0x4c0>
 800b91e:	a201      	add	r2, pc, #4	@ (adr r2, 800b924 <UART_SetConfig+0x478>)
 800b920:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b924:	0800b93d 	.word	0x0800b93d
 800b928:	0800b945 	.word	0x0800b945
 800b92c:	0800b94d 	.word	0x0800b94d
 800b930:	0800b955 	.word	0x0800b955
 800b934:	0800b95d 	.word	0x0800b95d
 800b938:	0800b965 	.word	0x0800b965
 800b93c:	2300      	movs	r3, #0
 800b93e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b942:	e18a      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800b944:	2304      	movs	r3, #4
 800b946:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b94a:	e186      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800b94c:	2308      	movs	r3, #8
 800b94e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b952:	e182      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800b954:	2310      	movs	r3, #16
 800b956:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b95a:	e17e      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800b95c:	2320      	movs	r3, #32
 800b95e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b962:	e17a      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800b964:	2340      	movs	r3, #64	@ 0x40
 800b966:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b96a:	e176      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800b96c:	2380      	movs	r3, #128	@ 0x80
 800b96e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b972:	e172      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800b974:	697b      	ldr	r3, [r7, #20]
 800b976:	681b      	ldr	r3, [r3, #0]
 800b978:	4a5b      	ldr	r2, [pc, #364]	@ (800bae8 <UART_SetConfig+0x63c>)
 800b97a:	4293      	cmp	r3, r2
 800b97c:	d130      	bne.n	800b9e0 <UART_SetConfig+0x534>
 800b97e:	4b58      	ldr	r3, [pc, #352]	@ (800bae0 <UART_SetConfig+0x634>)
 800b980:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b982:	f003 0307 	and.w	r3, r3, #7
 800b986:	2b05      	cmp	r3, #5
 800b988:	d826      	bhi.n	800b9d8 <UART_SetConfig+0x52c>
 800b98a:	a201      	add	r2, pc, #4	@ (adr r2, 800b990 <UART_SetConfig+0x4e4>)
 800b98c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b990:	0800b9a9 	.word	0x0800b9a9
 800b994:	0800b9b1 	.word	0x0800b9b1
 800b998:	0800b9b9 	.word	0x0800b9b9
 800b99c:	0800b9c1 	.word	0x0800b9c1
 800b9a0:	0800b9c9 	.word	0x0800b9c9
 800b9a4:	0800b9d1 	.word	0x0800b9d1
 800b9a8:	2300      	movs	r3, #0
 800b9aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b9ae:	e154      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800b9b0:	2304      	movs	r3, #4
 800b9b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b9b6:	e150      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800b9b8:	2308      	movs	r3, #8
 800b9ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b9be:	e14c      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800b9c0:	2310      	movs	r3, #16
 800b9c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b9c6:	e148      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800b9c8:	2320      	movs	r3, #32
 800b9ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b9ce:	e144      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800b9d0:	2340      	movs	r3, #64	@ 0x40
 800b9d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b9d6:	e140      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800b9d8:	2380      	movs	r3, #128	@ 0x80
 800b9da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b9de:	e13c      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800b9e0:	697b      	ldr	r3, [r7, #20]
 800b9e2:	681b      	ldr	r3, [r3, #0]
 800b9e4:	4a41      	ldr	r2, [pc, #260]	@ (800baec <UART_SetConfig+0x640>)
 800b9e6:	4293      	cmp	r3, r2
 800b9e8:	f040 8082 	bne.w	800baf0 <UART_SetConfig+0x644>
 800b9ec:	4b3c      	ldr	r3, [pc, #240]	@ (800bae0 <UART_SetConfig+0x634>)
 800b9ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b9f0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b9f4:	2b28      	cmp	r3, #40	@ 0x28
 800b9f6:	d86d      	bhi.n	800bad4 <UART_SetConfig+0x628>
 800b9f8:	a201      	add	r2, pc, #4	@ (adr r2, 800ba00 <UART_SetConfig+0x554>)
 800b9fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b9fe:	bf00      	nop
 800ba00:	0800baa5 	.word	0x0800baa5
 800ba04:	0800bad5 	.word	0x0800bad5
 800ba08:	0800bad5 	.word	0x0800bad5
 800ba0c:	0800bad5 	.word	0x0800bad5
 800ba10:	0800bad5 	.word	0x0800bad5
 800ba14:	0800bad5 	.word	0x0800bad5
 800ba18:	0800bad5 	.word	0x0800bad5
 800ba1c:	0800bad5 	.word	0x0800bad5
 800ba20:	0800baad 	.word	0x0800baad
 800ba24:	0800bad5 	.word	0x0800bad5
 800ba28:	0800bad5 	.word	0x0800bad5
 800ba2c:	0800bad5 	.word	0x0800bad5
 800ba30:	0800bad5 	.word	0x0800bad5
 800ba34:	0800bad5 	.word	0x0800bad5
 800ba38:	0800bad5 	.word	0x0800bad5
 800ba3c:	0800bad5 	.word	0x0800bad5
 800ba40:	0800bab5 	.word	0x0800bab5
 800ba44:	0800bad5 	.word	0x0800bad5
 800ba48:	0800bad5 	.word	0x0800bad5
 800ba4c:	0800bad5 	.word	0x0800bad5
 800ba50:	0800bad5 	.word	0x0800bad5
 800ba54:	0800bad5 	.word	0x0800bad5
 800ba58:	0800bad5 	.word	0x0800bad5
 800ba5c:	0800bad5 	.word	0x0800bad5
 800ba60:	0800babd 	.word	0x0800babd
 800ba64:	0800bad5 	.word	0x0800bad5
 800ba68:	0800bad5 	.word	0x0800bad5
 800ba6c:	0800bad5 	.word	0x0800bad5
 800ba70:	0800bad5 	.word	0x0800bad5
 800ba74:	0800bad5 	.word	0x0800bad5
 800ba78:	0800bad5 	.word	0x0800bad5
 800ba7c:	0800bad5 	.word	0x0800bad5
 800ba80:	0800bac5 	.word	0x0800bac5
 800ba84:	0800bad5 	.word	0x0800bad5
 800ba88:	0800bad5 	.word	0x0800bad5
 800ba8c:	0800bad5 	.word	0x0800bad5
 800ba90:	0800bad5 	.word	0x0800bad5
 800ba94:	0800bad5 	.word	0x0800bad5
 800ba98:	0800bad5 	.word	0x0800bad5
 800ba9c:	0800bad5 	.word	0x0800bad5
 800baa0:	0800bacd 	.word	0x0800bacd
 800baa4:	2301      	movs	r3, #1
 800baa6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800baaa:	e0d6      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800baac:	2304      	movs	r3, #4
 800baae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bab2:	e0d2      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800bab4:	2308      	movs	r3, #8
 800bab6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800baba:	e0ce      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800babc:	2310      	movs	r3, #16
 800babe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bac2:	e0ca      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800bac4:	2320      	movs	r3, #32
 800bac6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800baca:	e0c6      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800bacc:	2340      	movs	r3, #64	@ 0x40
 800bace:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bad2:	e0c2      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800bad4:	2380      	movs	r3, #128	@ 0x80
 800bad6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bada:	e0be      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800badc:	40011400 	.word	0x40011400
 800bae0:	58024400 	.word	0x58024400
 800bae4:	40007800 	.word	0x40007800
 800bae8:	40007c00 	.word	0x40007c00
 800baec:	40011800 	.word	0x40011800
 800baf0:	697b      	ldr	r3, [r7, #20]
 800baf2:	681b      	ldr	r3, [r3, #0]
 800baf4:	4aad      	ldr	r2, [pc, #692]	@ (800bdac <UART_SetConfig+0x900>)
 800baf6:	4293      	cmp	r3, r2
 800baf8:	d176      	bne.n	800bbe8 <UART_SetConfig+0x73c>
 800bafa:	4bad      	ldr	r3, [pc, #692]	@ (800bdb0 <UART_SetConfig+0x904>)
 800bafc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bafe:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800bb02:	2b28      	cmp	r3, #40	@ 0x28
 800bb04:	d86c      	bhi.n	800bbe0 <UART_SetConfig+0x734>
 800bb06:	a201      	add	r2, pc, #4	@ (adr r2, 800bb0c <UART_SetConfig+0x660>)
 800bb08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb0c:	0800bbb1 	.word	0x0800bbb1
 800bb10:	0800bbe1 	.word	0x0800bbe1
 800bb14:	0800bbe1 	.word	0x0800bbe1
 800bb18:	0800bbe1 	.word	0x0800bbe1
 800bb1c:	0800bbe1 	.word	0x0800bbe1
 800bb20:	0800bbe1 	.word	0x0800bbe1
 800bb24:	0800bbe1 	.word	0x0800bbe1
 800bb28:	0800bbe1 	.word	0x0800bbe1
 800bb2c:	0800bbb9 	.word	0x0800bbb9
 800bb30:	0800bbe1 	.word	0x0800bbe1
 800bb34:	0800bbe1 	.word	0x0800bbe1
 800bb38:	0800bbe1 	.word	0x0800bbe1
 800bb3c:	0800bbe1 	.word	0x0800bbe1
 800bb40:	0800bbe1 	.word	0x0800bbe1
 800bb44:	0800bbe1 	.word	0x0800bbe1
 800bb48:	0800bbe1 	.word	0x0800bbe1
 800bb4c:	0800bbc1 	.word	0x0800bbc1
 800bb50:	0800bbe1 	.word	0x0800bbe1
 800bb54:	0800bbe1 	.word	0x0800bbe1
 800bb58:	0800bbe1 	.word	0x0800bbe1
 800bb5c:	0800bbe1 	.word	0x0800bbe1
 800bb60:	0800bbe1 	.word	0x0800bbe1
 800bb64:	0800bbe1 	.word	0x0800bbe1
 800bb68:	0800bbe1 	.word	0x0800bbe1
 800bb6c:	0800bbc9 	.word	0x0800bbc9
 800bb70:	0800bbe1 	.word	0x0800bbe1
 800bb74:	0800bbe1 	.word	0x0800bbe1
 800bb78:	0800bbe1 	.word	0x0800bbe1
 800bb7c:	0800bbe1 	.word	0x0800bbe1
 800bb80:	0800bbe1 	.word	0x0800bbe1
 800bb84:	0800bbe1 	.word	0x0800bbe1
 800bb88:	0800bbe1 	.word	0x0800bbe1
 800bb8c:	0800bbd1 	.word	0x0800bbd1
 800bb90:	0800bbe1 	.word	0x0800bbe1
 800bb94:	0800bbe1 	.word	0x0800bbe1
 800bb98:	0800bbe1 	.word	0x0800bbe1
 800bb9c:	0800bbe1 	.word	0x0800bbe1
 800bba0:	0800bbe1 	.word	0x0800bbe1
 800bba4:	0800bbe1 	.word	0x0800bbe1
 800bba8:	0800bbe1 	.word	0x0800bbe1
 800bbac:	0800bbd9 	.word	0x0800bbd9
 800bbb0:	2301      	movs	r3, #1
 800bbb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bbb6:	e050      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800bbb8:	2304      	movs	r3, #4
 800bbba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bbbe:	e04c      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800bbc0:	2308      	movs	r3, #8
 800bbc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bbc6:	e048      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800bbc8:	2310      	movs	r3, #16
 800bbca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bbce:	e044      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800bbd0:	2320      	movs	r3, #32
 800bbd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bbd6:	e040      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800bbd8:	2340      	movs	r3, #64	@ 0x40
 800bbda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bbde:	e03c      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800bbe0:	2380      	movs	r3, #128	@ 0x80
 800bbe2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bbe6:	e038      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800bbe8:	697b      	ldr	r3, [r7, #20]
 800bbea:	681b      	ldr	r3, [r3, #0]
 800bbec:	4a71      	ldr	r2, [pc, #452]	@ (800bdb4 <UART_SetConfig+0x908>)
 800bbee:	4293      	cmp	r3, r2
 800bbf0:	d130      	bne.n	800bc54 <UART_SetConfig+0x7a8>
 800bbf2:	4b6f      	ldr	r3, [pc, #444]	@ (800bdb0 <UART_SetConfig+0x904>)
 800bbf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bbf6:	f003 0307 	and.w	r3, r3, #7
 800bbfa:	2b05      	cmp	r3, #5
 800bbfc:	d826      	bhi.n	800bc4c <UART_SetConfig+0x7a0>
 800bbfe:	a201      	add	r2, pc, #4	@ (adr r2, 800bc04 <UART_SetConfig+0x758>)
 800bc00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc04:	0800bc1d 	.word	0x0800bc1d
 800bc08:	0800bc25 	.word	0x0800bc25
 800bc0c:	0800bc2d 	.word	0x0800bc2d
 800bc10:	0800bc35 	.word	0x0800bc35
 800bc14:	0800bc3d 	.word	0x0800bc3d
 800bc18:	0800bc45 	.word	0x0800bc45
 800bc1c:	2302      	movs	r3, #2
 800bc1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bc22:	e01a      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800bc24:	2304      	movs	r3, #4
 800bc26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bc2a:	e016      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800bc2c:	2308      	movs	r3, #8
 800bc2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bc32:	e012      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800bc34:	2310      	movs	r3, #16
 800bc36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bc3a:	e00e      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800bc3c:	2320      	movs	r3, #32
 800bc3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bc42:	e00a      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800bc44:	2340      	movs	r3, #64	@ 0x40
 800bc46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bc4a:	e006      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800bc4c:	2380      	movs	r3, #128	@ 0x80
 800bc4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bc52:	e002      	b.n	800bc5a <UART_SetConfig+0x7ae>
 800bc54:	2380      	movs	r3, #128	@ 0x80
 800bc56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800bc5a:	697b      	ldr	r3, [r7, #20]
 800bc5c:	681b      	ldr	r3, [r3, #0]
 800bc5e:	4a55      	ldr	r2, [pc, #340]	@ (800bdb4 <UART_SetConfig+0x908>)
 800bc60:	4293      	cmp	r3, r2
 800bc62:	f040 80f8 	bne.w	800be56 <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800bc66:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800bc6a:	2b20      	cmp	r3, #32
 800bc6c:	dc46      	bgt.n	800bcfc <UART_SetConfig+0x850>
 800bc6e:	2b02      	cmp	r3, #2
 800bc70:	db75      	blt.n	800bd5e <UART_SetConfig+0x8b2>
 800bc72:	3b02      	subs	r3, #2
 800bc74:	2b1e      	cmp	r3, #30
 800bc76:	d872      	bhi.n	800bd5e <UART_SetConfig+0x8b2>
 800bc78:	a201      	add	r2, pc, #4	@ (adr r2, 800bc80 <UART_SetConfig+0x7d4>)
 800bc7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc7e:	bf00      	nop
 800bc80:	0800bd03 	.word	0x0800bd03
 800bc84:	0800bd5f 	.word	0x0800bd5f
 800bc88:	0800bd0b 	.word	0x0800bd0b
 800bc8c:	0800bd5f 	.word	0x0800bd5f
 800bc90:	0800bd5f 	.word	0x0800bd5f
 800bc94:	0800bd5f 	.word	0x0800bd5f
 800bc98:	0800bd1b 	.word	0x0800bd1b
 800bc9c:	0800bd5f 	.word	0x0800bd5f
 800bca0:	0800bd5f 	.word	0x0800bd5f
 800bca4:	0800bd5f 	.word	0x0800bd5f
 800bca8:	0800bd5f 	.word	0x0800bd5f
 800bcac:	0800bd5f 	.word	0x0800bd5f
 800bcb0:	0800bd5f 	.word	0x0800bd5f
 800bcb4:	0800bd5f 	.word	0x0800bd5f
 800bcb8:	0800bd2b 	.word	0x0800bd2b
 800bcbc:	0800bd5f 	.word	0x0800bd5f
 800bcc0:	0800bd5f 	.word	0x0800bd5f
 800bcc4:	0800bd5f 	.word	0x0800bd5f
 800bcc8:	0800bd5f 	.word	0x0800bd5f
 800bccc:	0800bd5f 	.word	0x0800bd5f
 800bcd0:	0800bd5f 	.word	0x0800bd5f
 800bcd4:	0800bd5f 	.word	0x0800bd5f
 800bcd8:	0800bd5f 	.word	0x0800bd5f
 800bcdc:	0800bd5f 	.word	0x0800bd5f
 800bce0:	0800bd5f 	.word	0x0800bd5f
 800bce4:	0800bd5f 	.word	0x0800bd5f
 800bce8:	0800bd5f 	.word	0x0800bd5f
 800bcec:	0800bd5f 	.word	0x0800bd5f
 800bcf0:	0800bd5f 	.word	0x0800bd5f
 800bcf4:	0800bd5f 	.word	0x0800bd5f
 800bcf8:	0800bd51 	.word	0x0800bd51
 800bcfc:	2b40      	cmp	r3, #64	@ 0x40
 800bcfe:	d02a      	beq.n	800bd56 <UART_SetConfig+0x8aa>
 800bd00:	e02d      	b.n	800bd5e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800bd02:	f7fd febb 	bl	8009a7c <HAL_RCCEx_GetD3PCLK1Freq>
 800bd06:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800bd08:	e02f      	b.n	800bd6a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bd0a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bd0e:	4618      	mov	r0, r3
 800bd10:	f7fd feca 	bl	8009aa8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800bd14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bd18:	e027      	b.n	800bd6a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bd1a:	f107 0318 	add.w	r3, r7, #24
 800bd1e:	4618      	mov	r0, r3
 800bd20:	f7fe f816 	bl	8009d50 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800bd24:	69fb      	ldr	r3, [r7, #28]
 800bd26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bd28:	e01f      	b.n	800bd6a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bd2a:	4b21      	ldr	r3, [pc, #132]	@ (800bdb0 <UART_SetConfig+0x904>)
 800bd2c:	681b      	ldr	r3, [r3, #0]
 800bd2e:	f003 0320 	and.w	r3, r3, #32
 800bd32:	2b00      	cmp	r3, #0
 800bd34:	d009      	beq.n	800bd4a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800bd36:	4b1e      	ldr	r3, [pc, #120]	@ (800bdb0 <UART_SetConfig+0x904>)
 800bd38:	681b      	ldr	r3, [r3, #0]
 800bd3a:	08db      	lsrs	r3, r3, #3
 800bd3c:	f003 0303 	and.w	r3, r3, #3
 800bd40:	4a1d      	ldr	r2, [pc, #116]	@ (800bdb8 <UART_SetConfig+0x90c>)
 800bd42:	fa22 f303 	lsr.w	r3, r2, r3
 800bd46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800bd48:	e00f      	b.n	800bd6a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800bd4a:	4b1b      	ldr	r3, [pc, #108]	@ (800bdb8 <UART_SetConfig+0x90c>)
 800bd4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bd4e:	e00c      	b.n	800bd6a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800bd50:	4b1a      	ldr	r3, [pc, #104]	@ (800bdbc <UART_SetConfig+0x910>)
 800bd52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bd54:	e009      	b.n	800bd6a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bd56:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bd5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bd5c:	e005      	b.n	800bd6a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800bd5e:	2300      	movs	r3, #0
 800bd60:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800bd62:	2301      	movs	r3, #1
 800bd64:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800bd68:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800bd6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd6c:	2b00      	cmp	r3, #0
 800bd6e:	f000 81ee 	beq.w	800c14e <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800bd72:	697b      	ldr	r3, [r7, #20]
 800bd74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bd76:	4a12      	ldr	r2, [pc, #72]	@ (800bdc0 <UART_SetConfig+0x914>)
 800bd78:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bd7c:	461a      	mov	r2, r3
 800bd7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd80:	fbb3 f3f2 	udiv	r3, r3, r2
 800bd84:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800bd86:	697b      	ldr	r3, [r7, #20]
 800bd88:	685a      	ldr	r2, [r3, #4]
 800bd8a:	4613      	mov	r3, r2
 800bd8c:	005b      	lsls	r3, r3, #1
 800bd8e:	4413      	add	r3, r2
 800bd90:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bd92:	429a      	cmp	r2, r3
 800bd94:	d305      	bcc.n	800bda2 <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800bd96:	697b      	ldr	r3, [r7, #20]
 800bd98:	685b      	ldr	r3, [r3, #4]
 800bd9a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800bd9c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bd9e:	429a      	cmp	r2, r3
 800bda0:	d910      	bls.n	800bdc4 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 800bda2:	2301      	movs	r3, #1
 800bda4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800bda8:	e1d1      	b.n	800c14e <UART_SetConfig+0xca2>
 800bdaa:	bf00      	nop
 800bdac:	40011c00 	.word	0x40011c00
 800bdb0:	58024400 	.word	0x58024400
 800bdb4:	58000c00 	.word	0x58000c00
 800bdb8:	03d09000 	.word	0x03d09000
 800bdbc:	003d0900 	.word	0x003d0900
 800bdc0:	080114f0 	.word	0x080114f0
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bdc4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bdc6:	2200      	movs	r2, #0
 800bdc8:	60bb      	str	r3, [r7, #8]
 800bdca:	60fa      	str	r2, [r7, #12]
 800bdcc:	697b      	ldr	r3, [r7, #20]
 800bdce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bdd0:	4ac0      	ldr	r2, [pc, #768]	@ (800c0d4 <UART_SetConfig+0xc28>)
 800bdd2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bdd6:	b29b      	uxth	r3, r3
 800bdd8:	2200      	movs	r2, #0
 800bdda:	603b      	str	r3, [r7, #0]
 800bddc:	607a      	str	r2, [r7, #4]
 800bdde:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bde2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800bde6:	f7f4 fae3 	bl	80003b0 <__aeabi_uldivmod>
 800bdea:	4602      	mov	r2, r0
 800bdec:	460b      	mov	r3, r1
 800bdee:	4610      	mov	r0, r2
 800bdf0:	4619      	mov	r1, r3
 800bdf2:	f04f 0200 	mov.w	r2, #0
 800bdf6:	f04f 0300 	mov.w	r3, #0
 800bdfa:	020b      	lsls	r3, r1, #8
 800bdfc:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800be00:	0202      	lsls	r2, r0, #8
 800be02:	6979      	ldr	r1, [r7, #20]
 800be04:	6849      	ldr	r1, [r1, #4]
 800be06:	0849      	lsrs	r1, r1, #1
 800be08:	2000      	movs	r0, #0
 800be0a:	460c      	mov	r4, r1
 800be0c:	4605      	mov	r5, r0
 800be0e:	eb12 0804 	adds.w	r8, r2, r4
 800be12:	eb43 0905 	adc.w	r9, r3, r5
 800be16:	697b      	ldr	r3, [r7, #20]
 800be18:	685b      	ldr	r3, [r3, #4]
 800be1a:	2200      	movs	r2, #0
 800be1c:	469a      	mov	sl, r3
 800be1e:	4693      	mov	fp, r2
 800be20:	4652      	mov	r2, sl
 800be22:	465b      	mov	r3, fp
 800be24:	4640      	mov	r0, r8
 800be26:	4649      	mov	r1, r9
 800be28:	f7f4 fac2 	bl	80003b0 <__aeabi_uldivmod>
 800be2c:	4602      	mov	r2, r0
 800be2e:	460b      	mov	r3, r1
 800be30:	4613      	mov	r3, r2
 800be32:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800be34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be36:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800be3a:	d308      	bcc.n	800be4e <UART_SetConfig+0x9a2>
 800be3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be3e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800be42:	d204      	bcs.n	800be4e <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 800be44:	697b      	ldr	r3, [r7, #20]
 800be46:	681b      	ldr	r3, [r3, #0]
 800be48:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800be4a:	60da      	str	r2, [r3, #12]
 800be4c:	e17f      	b.n	800c14e <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 800be4e:	2301      	movs	r3, #1
 800be50:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800be54:	e17b      	b.n	800c14e <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800be56:	697b      	ldr	r3, [r7, #20]
 800be58:	69db      	ldr	r3, [r3, #28]
 800be5a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800be5e:	f040 80bd 	bne.w	800bfdc <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 800be62:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800be66:	2b20      	cmp	r3, #32
 800be68:	dc48      	bgt.n	800befc <UART_SetConfig+0xa50>
 800be6a:	2b00      	cmp	r3, #0
 800be6c:	db7b      	blt.n	800bf66 <UART_SetConfig+0xaba>
 800be6e:	2b20      	cmp	r3, #32
 800be70:	d879      	bhi.n	800bf66 <UART_SetConfig+0xaba>
 800be72:	a201      	add	r2, pc, #4	@ (adr r2, 800be78 <UART_SetConfig+0x9cc>)
 800be74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be78:	0800bf03 	.word	0x0800bf03
 800be7c:	0800bf0b 	.word	0x0800bf0b
 800be80:	0800bf67 	.word	0x0800bf67
 800be84:	0800bf67 	.word	0x0800bf67
 800be88:	0800bf13 	.word	0x0800bf13
 800be8c:	0800bf67 	.word	0x0800bf67
 800be90:	0800bf67 	.word	0x0800bf67
 800be94:	0800bf67 	.word	0x0800bf67
 800be98:	0800bf23 	.word	0x0800bf23
 800be9c:	0800bf67 	.word	0x0800bf67
 800bea0:	0800bf67 	.word	0x0800bf67
 800bea4:	0800bf67 	.word	0x0800bf67
 800bea8:	0800bf67 	.word	0x0800bf67
 800beac:	0800bf67 	.word	0x0800bf67
 800beb0:	0800bf67 	.word	0x0800bf67
 800beb4:	0800bf67 	.word	0x0800bf67
 800beb8:	0800bf33 	.word	0x0800bf33
 800bebc:	0800bf67 	.word	0x0800bf67
 800bec0:	0800bf67 	.word	0x0800bf67
 800bec4:	0800bf67 	.word	0x0800bf67
 800bec8:	0800bf67 	.word	0x0800bf67
 800becc:	0800bf67 	.word	0x0800bf67
 800bed0:	0800bf67 	.word	0x0800bf67
 800bed4:	0800bf67 	.word	0x0800bf67
 800bed8:	0800bf67 	.word	0x0800bf67
 800bedc:	0800bf67 	.word	0x0800bf67
 800bee0:	0800bf67 	.word	0x0800bf67
 800bee4:	0800bf67 	.word	0x0800bf67
 800bee8:	0800bf67 	.word	0x0800bf67
 800beec:	0800bf67 	.word	0x0800bf67
 800bef0:	0800bf67 	.word	0x0800bf67
 800bef4:	0800bf67 	.word	0x0800bf67
 800bef8:	0800bf59 	.word	0x0800bf59
 800befc:	2b40      	cmp	r3, #64	@ 0x40
 800befe:	d02e      	beq.n	800bf5e <UART_SetConfig+0xab2>
 800bf00:	e031      	b.n	800bf66 <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bf02:	f7fb ff1d 	bl	8007d40 <HAL_RCC_GetPCLK1Freq>
 800bf06:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800bf08:	e033      	b.n	800bf72 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800bf0a:	f7fb ff2f 	bl	8007d6c <HAL_RCC_GetPCLK2Freq>
 800bf0e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800bf10:	e02f      	b.n	800bf72 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bf12:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bf16:	4618      	mov	r0, r3
 800bf18:	f7fd fdc6 	bl	8009aa8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800bf1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bf20:	e027      	b.n	800bf72 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bf22:	f107 0318 	add.w	r3, r7, #24
 800bf26:	4618      	mov	r0, r3
 800bf28:	f7fd ff12 	bl	8009d50 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800bf2c:	69fb      	ldr	r3, [r7, #28]
 800bf2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bf30:	e01f      	b.n	800bf72 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bf32:	4b69      	ldr	r3, [pc, #420]	@ (800c0d8 <UART_SetConfig+0xc2c>)
 800bf34:	681b      	ldr	r3, [r3, #0]
 800bf36:	f003 0320 	and.w	r3, r3, #32
 800bf3a:	2b00      	cmp	r3, #0
 800bf3c:	d009      	beq.n	800bf52 <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800bf3e:	4b66      	ldr	r3, [pc, #408]	@ (800c0d8 <UART_SetConfig+0xc2c>)
 800bf40:	681b      	ldr	r3, [r3, #0]
 800bf42:	08db      	lsrs	r3, r3, #3
 800bf44:	f003 0303 	and.w	r3, r3, #3
 800bf48:	4a64      	ldr	r2, [pc, #400]	@ (800c0dc <UART_SetConfig+0xc30>)
 800bf4a:	fa22 f303 	lsr.w	r3, r2, r3
 800bf4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800bf50:	e00f      	b.n	800bf72 <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 800bf52:	4b62      	ldr	r3, [pc, #392]	@ (800c0dc <UART_SetConfig+0xc30>)
 800bf54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bf56:	e00c      	b.n	800bf72 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800bf58:	4b61      	ldr	r3, [pc, #388]	@ (800c0e0 <UART_SetConfig+0xc34>)
 800bf5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bf5c:	e009      	b.n	800bf72 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bf5e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bf62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bf64:	e005      	b.n	800bf72 <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 800bf66:	2300      	movs	r3, #0
 800bf68:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800bf6a:	2301      	movs	r3, #1
 800bf6c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800bf70:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800bf72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bf74:	2b00      	cmp	r3, #0
 800bf76:	f000 80ea 	beq.w	800c14e <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bf7a:	697b      	ldr	r3, [r7, #20]
 800bf7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bf7e:	4a55      	ldr	r2, [pc, #340]	@ (800c0d4 <UART_SetConfig+0xc28>)
 800bf80:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bf84:	461a      	mov	r2, r3
 800bf86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bf88:	fbb3 f3f2 	udiv	r3, r3, r2
 800bf8c:	005a      	lsls	r2, r3, #1
 800bf8e:	697b      	ldr	r3, [r7, #20]
 800bf90:	685b      	ldr	r3, [r3, #4]
 800bf92:	085b      	lsrs	r3, r3, #1
 800bf94:	441a      	add	r2, r3
 800bf96:	697b      	ldr	r3, [r7, #20]
 800bf98:	685b      	ldr	r3, [r3, #4]
 800bf9a:	fbb2 f3f3 	udiv	r3, r2, r3
 800bf9e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bfa0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bfa2:	2b0f      	cmp	r3, #15
 800bfa4:	d916      	bls.n	800bfd4 <UART_SetConfig+0xb28>
 800bfa6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bfa8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bfac:	d212      	bcs.n	800bfd4 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800bfae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bfb0:	b29b      	uxth	r3, r3
 800bfb2:	f023 030f 	bic.w	r3, r3, #15
 800bfb6:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800bfb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bfba:	085b      	lsrs	r3, r3, #1
 800bfbc:	b29b      	uxth	r3, r3
 800bfbe:	f003 0307 	and.w	r3, r3, #7
 800bfc2:	b29a      	uxth	r2, r3
 800bfc4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800bfc6:	4313      	orrs	r3, r2
 800bfc8:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800bfca:	697b      	ldr	r3, [r7, #20]
 800bfcc:	681b      	ldr	r3, [r3, #0]
 800bfce:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800bfd0:	60da      	str	r2, [r3, #12]
 800bfd2:	e0bc      	b.n	800c14e <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800bfd4:	2301      	movs	r3, #1
 800bfd6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800bfda:	e0b8      	b.n	800c14e <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 800bfdc:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800bfe0:	2b20      	cmp	r3, #32
 800bfe2:	dc4b      	bgt.n	800c07c <UART_SetConfig+0xbd0>
 800bfe4:	2b00      	cmp	r3, #0
 800bfe6:	f2c0 8087 	blt.w	800c0f8 <UART_SetConfig+0xc4c>
 800bfea:	2b20      	cmp	r3, #32
 800bfec:	f200 8084 	bhi.w	800c0f8 <UART_SetConfig+0xc4c>
 800bff0:	a201      	add	r2, pc, #4	@ (adr r2, 800bff8 <UART_SetConfig+0xb4c>)
 800bff2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bff6:	bf00      	nop
 800bff8:	0800c083 	.word	0x0800c083
 800bffc:	0800c08b 	.word	0x0800c08b
 800c000:	0800c0f9 	.word	0x0800c0f9
 800c004:	0800c0f9 	.word	0x0800c0f9
 800c008:	0800c093 	.word	0x0800c093
 800c00c:	0800c0f9 	.word	0x0800c0f9
 800c010:	0800c0f9 	.word	0x0800c0f9
 800c014:	0800c0f9 	.word	0x0800c0f9
 800c018:	0800c0a3 	.word	0x0800c0a3
 800c01c:	0800c0f9 	.word	0x0800c0f9
 800c020:	0800c0f9 	.word	0x0800c0f9
 800c024:	0800c0f9 	.word	0x0800c0f9
 800c028:	0800c0f9 	.word	0x0800c0f9
 800c02c:	0800c0f9 	.word	0x0800c0f9
 800c030:	0800c0f9 	.word	0x0800c0f9
 800c034:	0800c0f9 	.word	0x0800c0f9
 800c038:	0800c0b3 	.word	0x0800c0b3
 800c03c:	0800c0f9 	.word	0x0800c0f9
 800c040:	0800c0f9 	.word	0x0800c0f9
 800c044:	0800c0f9 	.word	0x0800c0f9
 800c048:	0800c0f9 	.word	0x0800c0f9
 800c04c:	0800c0f9 	.word	0x0800c0f9
 800c050:	0800c0f9 	.word	0x0800c0f9
 800c054:	0800c0f9 	.word	0x0800c0f9
 800c058:	0800c0f9 	.word	0x0800c0f9
 800c05c:	0800c0f9 	.word	0x0800c0f9
 800c060:	0800c0f9 	.word	0x0800c0f9
 800c064:	0800c0f9 	.word	0x0800c0f9
 800c068:	0800c0f9 	.word	0x0800c0f9
 800c06c:	0800c0f9 	.word	0x0800c0f9
 800c070:	0800c0f9 	.word	0x0800c0f9
 800c074:	0800c0f9 	.word	0x0800c0f9
 800c078:	0800c0eb 	.word	0x0800c0eb
 800c07c:	2b40      	cmp	r3, #64	@ 0x40
 800c07e:	d037      	beq.n	800c0f0 <UART_SetConfig+0xc44>
 800c080:	e03a      	b.n	800c0f8 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c082:	f7fb fe5d 	bl	8007d40 <HAL_RCC_GetPCLK1Freq>
 800c086:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800c088:	e03c      	b.n	800c104 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c08a:	f7fb fe6f 	bl	8007d6c <HAL_RCC_GetPCLK2Freq>
 800c08e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800c090:	e038      	b.n	800c104 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c092:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c096:	4618      	mov	r0, r3
 800c098:	f7fd fd06 	bl	8009aa8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800c09c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c09e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c0a0:	e030      	b.n	800c104 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c0a2:	f107 0318 	add.w	r3, r7, #24
 800c0a6:	4618      	mov	r0, r3
 800c0a8:	f7fd fe52 	bl	8009d50 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800c0ac:	69fb      	ldr	r3, [r7, #28]
 800c0ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c0b0:	e028      	b.n	800c104 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c0b2:	4b09      	ldr	r3, [pc, #36]	@ (800c0d8 <UART_SetConfig+0xc2c>)
 800c0b4:	681b      	ldr	r3, [r3, #0]
 800c0b6:	f003 0320 	and.w	r3, r3, #32
 800c0ba:	2b00      	cmp	r3, #0
 800c0bc:	d012      	beq.n	800c0e4 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800c0be:	4b06      	ldr	r3, [pc, #24]	@ (800c0d8 <UART_SetConfig+0xc2c>)
 800c0c0:	681b      	ldr	r3, [r3, #0]
 800c0c2:	08db      	lsrs	r3, r3, #3
 800c0c4:	f003 0303 	and.w	r3, r3, #3
 800c0c8:	4a04      	ldr	r2, [pc, #16]	@ (800c0dc <UART_SetConfig+0xc30>)
 800c0ca:	fa22 f303 	lsr.w	r3, r2, r3
 800c0ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800c0d0:	e018      	b.n	800c104 <UART_SetConfig+0xc58>
 800c0d2:	bf00      	nop
 800c0d4:	080114f0 	.word	0x080114f0
 800c0d8:	58024400 	.word	0x58024400
 800c0dc:	03d09000 	.word	0x03d09000
 800c0e0:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 800c0e4:	4b24      	ldr	r3, [pc, #144]	@ (800c178 <UART_SetConfig+0xccc>)
 800c0e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c0e8:	e00c      	b.n	800c104 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800c0ea:	4b24      	ldr	r3, [pc, #144]	@ (800c17c <UART_SetConfig+0xcd0>)
 800c0ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c0ee:	e009      	b.n	800c104 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c0f0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c0f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c0f6:	e005      	b.n	800c104 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 800c0f8:	2300      	movs	r3, #0
 800c0fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800c0fc:	2301      	movs	r3, #1
 800c0fe:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800c102:	bf00      	nop
    }

    if (pclk != 0U)
 800c104:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c106:	2b00      	cmp	r3, #0
 800c108:	d021      	beq.n	800c14e <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c10a:	697b      	ldr	r3, [r7, #20]
 800c10c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c10e:	4a1c      	ldr	r2, [pc, #112]	@ (800c180 <UART_SetConfig+0xcd4>)
 800c110:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c114:	461a      	mov	r2, r3
 800c116:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c118:	fbb3 f2f2 	udiv	r2, r3, r2
 800c11c:	697b      	ldr	r3, [r7, #20]
 800c11e:	685b      	ldr	r3, [r3, #4]
 800c120:	085b      	lsrs	r3, r3, #1
 800c122:	441a      	add	r2, r3
 800c124:	697b      	ldr	r3, [r7, #20]
 800c126:	685b      	ldr	r3, [r3, #4]
 800c128:	fbb2 f3f3 	udiv	r3, r2, r3
 800c12c:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c12e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c130:	2b0f      	cmp	r3, #15
 800c132:	d909      	bls.n	800c148 <UART_SetConfig+0xc9c>
 800c134:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c136:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c13a:	d205      	bcs.n	800c148 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800c13c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c13e:	b29a      	uxth	r2, r3
 800c140:	697b      	ldr	r3, [r7, #20]
 800c142:	681b      	ldr	r3, [r3, #0]
 800c144:	60da      	str	r2, [r3, #12]
 800c146:	e002      	b.n	800c14e <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800c148:	2301      	movs	r3, #1
 800c14a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800c14e:	697b      	ldr	r3, [r7, #20]
 800c150:	2201      	movs	r2, #1
 800c152:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800c156:	697b      	ldr	r3, [r7, #20]
 800c158:	2201      	movs	r2, #1
 800c15a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800c15e:	697b      	ldr	r3, [r7, #20]
 800c160:	2200      	movs	r2, #0
 800c162:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800c164:	697b      	ldr	r3, [r7, #20]
 800c166:	2200      	movs	r2, #0
 800c168:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800c16a:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800c16e:	4618      	mov	r0, r3
 800c170:	3748      	adds	r7, #72	@ 0x48
 800c172:	46bd      	mov	sp, r7
 800c174:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c178:	03d09000 	.word	0x03d09000
 800c17c:	003d0900 	.word	0x003d0900
 800c180:	080114f0 	.word	0x080114f0

0800c184 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800c184:	b480      	push	{r7}
 800c186:	b083      	sub	sp, #12
 800c188:	af00      	add	r7, sp, #0
 800c18a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c190:	f003 0308 	and.w	r3, r3, #8
 800c194:	2b00      	cmp	r3, #0
 800c196:	d00a      	beq.n	800c1ae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800c198:	687b      	ldr	r3, [r7, #4]
 800c19a:	681b      	ldr	r3, [r3, #0]
 800c19c:	685b      	ldr	r3, [r3, #4]
 800c19e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c1a6:	687b      	ldr	r3, [r7, #4]
 800c1a8:	681b      	ldr	r3, [r3, #0]
 800c1aa:	430a      	orrs	r2, r1
 800c1ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c1b2:	f003 0301 	and.w	r3, r3, #1
 800c1b6:	2b00      	cmp	r3, #0
 800c1b8:	d00a      	beq.n	800c1d0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800c1ba:	687b      	ldr	r3, [r7, #4]
 800c1bc:	681b      	ldr	r3, [r3, #0]
 800c1be:	685b      	ldr	r3, [r3, #4]
 800c1c0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	681b      	ldr	r3, [r3, #0]
 800c1cc:	430a      	orrs	r2, r1
 800c1ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c1d4:	f003 0302 	and.w	r3, r3, #2
 800c1d8:	2b00      	cmp	r3, #0
 800c1da:	d00a      	beq.n	800c1f2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	681b      	ldr	r3, [r3, #0]
 800c1e0:	685b      	ldr	r3, [r3, #4]
 800c1e2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	681b      	ldr	r3, [r3, #0]
 800c1ee:	430a      	orrs	r2, r1
 800c1f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c1f6:	f003 0304 	and.w	r3, r3, #4
 800c1fa:	2b00      	cmp	r3, #0
 800c1fc:	d00a      	beq.n	800c214 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800c1fe:	687b      	ldr	r3, [r7, #4]
 800c200:	681b      	ldr	r3, [r3, #0]
 800c202:	685b      	ldr	r3, [r3, #4]
 800c204:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	681b      	ldr	r3, [r3, #0]
 800c210:	430a      	orrs	r2, r1
 800c212:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c218:	f003 0310 	and.w	r3, r3, #16
 800c21c:	2b00      	cmp	r3, #0
 800c21e:	d00a      	beq.n	800c236 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	681b      	ldr	r3, [r3, #0]
 800c224:	689b      	ldr	r3, [r3, #8]
 800c226:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800c22a:	687b      	ldr	r3, [r7, #4]
 800c22c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	681b      	ldr	r3, [r3, #0]
 800c232:	430a      	orrs	r2, r1
 800c234:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c23a:	f003 0320 	and.w	r3, r3, #32
 800c23e:	2b00      	cmp	r3, #0
 800c240:	d00a      	beq.n	800c258 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	681b      	ldr	r3, [r3, #0]
 800c246:	689b      	ldr	r3, [r3, #8]
 800c248:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	681b      	ldr	r3, [r3, #0]
 800c254:	430a      	orrs	r2, r1
 800c256:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c25c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c260:	2b00      	cmp	r3, #0
 800c262:	d01a      	beq.n	800c29a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	681b      	ldr	r3, [r3, #0]
 800c268:	685b      	ldr	r3, [r3, #4]
 800c26a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c272:	687b      	ldr	r3, [r7, #4]
 800c274:	681b      	ldr	r3, [r3, #0]
 800c276:	430a      	orrs	r2, r1
 800c278:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c27e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c282:	d10a      	bne.n	800c29a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	681b      	ldr	r3, [r3, #0]
 800c288:	685b      	ldr	r3, [r3, #4]
 800c28a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	681b      	ldr	r3, [r3, #0]
 800c296:	430a      	orrs	r2, r1
 800c298:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c29e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c2a2:	2b00      	cmp	r3, #0
 800c2a4:	d00a      	beq.n	800c2bc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	681b      	ldr	r3, [r3, #0]
 800c2aa:	685b      	ldr	r3, [r3, #4]
 800c2ac:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	681b      	ldr	r3, [r3, #0]
 800c2b8:	430a      	orrs	r2, r1
 800c2ba:	605a      	str	r2, [r3, #4]
  }
}
 800c2bc:	bf00      	nop
 800c2be:	370c      	adds	r7, #12
 800c2c0:	46bd      	mov	sp, r7
 800c2c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2c6:	4770      	bx	lr

0800c2c8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800c2c8:	b580      	push	{r7, lr}
 800c2ca:	b098      	sub	sp, #96	@ 0x60
 800c2cc:	af02      	add	r7, sp, #8
 800c2ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	2200      	movs	r2, #0
 800c2d4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800c2d8:	f7f6 f9be 	bl	8002658 <HAL_GetTick>
 800c2dc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	681b      	ldr	r3, [r3, #0]
 800c2e2:	681b      	ldr	r3, [r3, #0]
 800c2e4:	f003 0308 	and.w	r3, r3, #8
 800c2e8:	2b08      	cmp	r3, #8
 800c2ea:	d12f      	bne.n	800c34c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c2ec:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c2f0:	9300      	str	r3, [sp, #0]
 800c2f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c2f4:	2200      	movs	r2, #0
 800c2f6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800c2fa:	6878      	ldr	r0, [r7, #4]
 800c2fc:	f000 f88e 	bl	800c41c <UART_WaitOnFlagUntilTimeout>
 800c300:	4603      	mov	r3, r0
 800c302:	2b00      	cmp	r3, #0
 800c304:	d022      	beq.n	800c34c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	681b      	ldr	r3, [r3, #0]
 800c30a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c30c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c30e:	e853 3f00 	ldrex	r3, [r3]
 800c312:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c314:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c316:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c31a:	653b      	str	r3, [r7, #80]	@ 0x50
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	681b      	ldr	r3, [r3, #0]
 800c320:	461a      	mov	r2, r3
 800c322:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c324:	647b      	str	r3, [r7, #68]	@ 0x44
 800c326:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c328:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c32a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c32c:	e841 2300 	strex	r3, r2, [r1]
 800c330:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c332:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c334:	2b00      	cmp	r3, #0
 800c336:	d1e6      	bne.n	800c306 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	2220      	movs	r2, #32
 800c33c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	2200      	movs	r2, #0
 800c344:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c348:	2303      	movs	r3, #3
 800c34a:	e063      	b.n	800c414 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	681b      	ldr	r3, [r3, #0]
 800c350:	681b      	ldr	r3, [r3, #0]
 800c352:	f003 0304 	and.w	r3, r3, #4
 800c356:	2b04      	cmp	r3, #4
 800c358:	d149      	bne.n	800c3ee <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c35a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c35e:	9300      	str	r3, [sp, #0]
 800c360:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c362:	2200      	movs	r2, #0
 800c364:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800c368:	6878      	ldr	r0, [r7, #4]
 800c36a:	f000 f857 	bl	800c41c <UART_WaitOnFlagUntilTimeout>
 800c36e:	4603      	mov	r3, r0
 800c370:	2b00      	cmp	r3, #0
 800c372:	d03c      	beq.n	800c3ee <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	681b      	ldr	r3, [r3, #0]
 800c378:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c37a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c37c:	e853 3f00 	ldrex	r3, [r3]
 800c380:	623b      	str	r3, [r7, #32]
   return(result);
 800c382:	6a3b      	ldr	r3, [r7, #32]
 800c384:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c388:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	681b      	ldr	r3, [r3, #0]
 800c38e:	461a      	mov	r2, r3
 800c390:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c392:	633b      	str	r3, [r7, #48]	@ 0x30
 800c394:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c396:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c398:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c39a:	e841 2300 	strex	r3, r2, [r1]
 800c39e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c3a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c3a2:	2b00      	cmp	r3, #0
 800c3a4:	d1e6      	bne.n	800c374 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	681b      	ldr	r3, [r3, #0]
 800c3aa:	3308      	adds	r3, #8
 800c3ac:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c3ae:	693b      	ldr	r3, [r7, #16]
 800c3b0:	e853 3f00 	ldrex	r3, [r3]
 800c3b4:	60fb      	str	r3, [r7, #12]
   return(result);
 800c3b6:	68fb      	ldr	r3, [r7, #12]
 800c3b8:	f023 0301 	bic.w	r3, r3, #1
 800c3bc:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	681b      	ldr	r3, [r3, #0]
 800c3c2:	3308      	adds	r3, #8
 800c3c4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c3c6:	61fa      	str	r2, [r7, #28]
 800c3c8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c3ca:	69b9      	ldr	r1, [r7, #24]
 800c3cc:	69fa      	ldr	r2, [r7, #28]
 800c3ce:	e841 2300 	strex	r3, r2, [r1]
 800c3d2:	617b      	str	r3, [r7, #20]
   return(result);
 800c3d4:	697b      	ldr	r3, [r7, #20]
 800c3d6:	2b00      	cmp	r3, #0
 800c3d8:	d1e5      	bne.n	800c3a6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	2220      	movs	r2, #32
 800c3de:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	2200      	movs	r2, #0
 800c3e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c3ea:	2303      	movs	r3, #3
 800c3ec:	e012      	b.n	800c414 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800c3ee:	687b      	ldr	r3, [r7, #4]
 800c3f0:	2220      	movs	r2, #32
 800c3f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	2220      	movs	r2, #32
 800c3fa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	2200      	movs	r2, #0
 800c402:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	2200      	movs	r2, #0
 800c408:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800c40a:	687b      	ldr	r3, [r7, #4]
 800c40c:	2200      	movs	r2, #0
 800c40e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c412:	2300      	movs	r3, #0
}
 800c414:	4618      	mov	r0, r3
 800c416:	3758      	adds	r7, #88	@ 0x58
 800c418:	46bd      	mov	sp, r7
 800c41a:	bd80      	pop	{r7, pc}

0800c41c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800c41c:	b580      	push	{r7, lr}
 800c41e:	b084      	sub	sp, #16
 800c420:	af00      	add	r7, sp, #0
 800c422:	60f8      	str	r0, [r7, #12]
 800c424:	60b9      	str	r1, [r7, #8]
 800c426:	603b      	str	r3, [r7, #0]
 800c428:	4613      	mov	r3, r2
 800c42a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c42c:	e04f      	b.n	800c4ce <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c42e:	69bb      	ldr	r3, [r7, #24]
 800c430:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c434:	d04b      	beq.n	800c4ce <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c436:	f7f6 f90f 	bl	8002658 <HAL_GetTick>
 800c43a:	4602      	mov	r2, r0
 800c43c:	683b      	ldr	r3, [r7, #0]
 800c43e:	1ad3      	subs	r3, r2, r3
 800c440:	69ba      	ldr	r2, [r7, #24]
 800c442:	429a      	cmp	r2, r3
 800c444:	d302      	bcc.n	800c44c <UART_WaitOnFlagUntilTimeout+0x30>
 800c446:	69bb      	ldr	r3, [r7, #24]
 800c448:	2b00      	cmp	r3, #0
 800c44a:	d101      	bne.n	800c450 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800c44c:	2303      	movs	r3, #3
 800c44e:	e04e      	b.n	800c4ee <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800c450:	68fb      	ldr	r3, [r7, #12]
 800c452:	681b      	ldr	r3, [r3, #0]
 800c454:	681b      	ldr	r3, [r3, #0]
 800c456:	f003 0304 	and.w	r3, r3, #4
 800c45a:	2b00      	cmp	r3, #0
 800c45c:	d037      	beq.n	800c4ce <UART_WaitOnFlagUntilTimeout+0xb2>
 800c45e:	68bb      	ldr	r3, [r7, #8]
 800c460:	2b80      	cmp	r3, #128	@ 0x80
 800c462:	d034      	beq.n	800c4ce <UART_WaitOnFlagUntilTimeout+0xb2>
 800c464:	68bb      	ldr	r3, [r7, #8]
 800c466:	2b40      	cmp	r3, #64	@ 0x40
 800c468:	d031      	beq.n	800c4ce <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800c46a:	68fb      	ldr	r3, [r7, #12]
 800c46c:	681b      	ldr	r3, [r3, #0]
 800c46e:	69db      	ldr	r3, [r3, #28]
 800c470:	f003 0308 	and.w	r3, r3, #8
 800c474:	2b08      	cmp	r3, #8
 800c476:	d110      	bne.n	800c49a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c478:	68fb      	ldr	r3, [r7, #12]
 800c47a:	681b      	ldr	r3, [r3, #0]
 800c47c:	2208      	movs	r2, #8
 800c47e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c480:	68f8      	ldr	r0, [r7, #12]
 800c482:	f000 f839 	bl	800c4f8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800c486:	68fb      	ldr	r3, [r7, #12]
 800c488:	2208      	movs	r2, #8
 800c48a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c48e:	68fb      	ldr	r3, [r7, #12]
 800c490:	2200      	movs	r2, #0
 800c492:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800c496:	2301      	movs	r3, #1
 800c498:	e029      	b.n	800c4ee <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800c49a:	68fb      	ldr	r3, [r7, #12]
 800c49c:	681b      	ldr	r3, [r3, #0]
 800c49e:	69db      	ldr	r3, [r3, #28]
 800c4a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c4a4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c4a8:	d111      	bne.n	800c4ce <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c4aa:	68fb      	ldr	r3, [r7, #12]
 800c4ac:	681b      	ldr	r3, [r3, #0]
 800c4ae:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c4b2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c4b4:	68f8      	ldr	r0, [r7, #12]
 800c4b6:	f000 f81f 	bl	800c4f8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800c4ba:	68fb      	ldr	r3, [r7, #12]
 800c4bc:	2220      	movs	r2, #32
 800c4be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c4c2:	68fb      	ldr	r3, [r7, #12]
 800c4c4:	2200      	movs	r2, #0
 800c4c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800c4ca:	2303      	movs	r3, #3
 800c4cc:	e00f      	b.n	800c4ee <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c4ce:	68fb      	ldr	r3, [r7, #12]
 800c4d0:	681b      	ldr	r3, [r3, #0]
 800c4d2:	69da      	ldr	r2, [r3, #28]
 800c4d4:	68bb      	ldr	r3, [r7, #8]
 800c4d6:	4013      	ands	r3, r2
 800c4d8:	68ba      	ldr	r2, [r7, #8]
 800c4da:	429a      	cmp	r2, r3
 800c4dc:	bf0c      	ite	eq
 800c4de:	2301      	moveq	r3, #1
 800c4e0:	2300      	movne	r3, #0
 800c4e2:	b2db      	uxtb	r3, r3
 800c4e4:	461a      	mov	r2, r3
 800c4e6:	79fb      	ldrb	r3, [r7, #7]
 800c4e8:	429a      	cmp	r2, r3
 800c4ea:	d0a0      	beq.n	800c42e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c4ec:	2300      	movs	r3, #0
}
 800c4ee:	4618      	mov	r0, r3
 800c4f0:	3710      	adds	r7, #16
 800c4f2:	46bd      	mov	sp, r7
 800c4f4:	bd80      	pop	{r7, pc}
	...

0800c4f8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c4f8:	b480      	push	{r7}
 800c4fa:	b095      	sub	sp, #84	@ 0x54
 800c4fc:	af00      	add	r7, sp, #0
 800c4fe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	681b      	ldr	r3, [r3, #0]
 800c504:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c506:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c508:	e853 3f00 	ldrex	r3, [r3]
 800c50c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c50e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c510:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c514:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	681b      	ldr	r3, [r3, #0]
 800c51a:	461a      	mov	r2, r3
 800c51c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c51e:	643b      	str	r3, [r7, #64]	@ 0x40
 800c520:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c522:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c524:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c526:	e841 2300 	strex	r3, r2, [r1]
 800c52a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c52c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c52e:	2b00      	cmp	r3, #0
 800c530:	d1e6      	bne.n	800c500 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	681b      	ldr	r3, [r3, #0]
 800c536:	3308      	adds	r3, #8
 800c538:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c53a:	6a3b      	ldr	r3, [r7, #32]
 800c53c:	e853 3f00 	ldrex	r3, [r3]
 800c540:	61fb      	str	r3, [r7, #28]
   return(result);
 800c542:	69fa      	ldr	r2, [r7, #28]
 800c544:	4b1e      	ldr	r3, [pc, #120]	@ (800c5c0 <UART_EndRxTransfer+0xc8>)
 800c546:	4013      	ands	r3, r2
 800c548:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	681b      	ldr	r3, [r3, #0]
 800c54e:	3308      	adds	r3, #8
 800c550:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c552:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c554:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c556:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c558:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c55a:	e841 2300 	strex	r3, r2, [r1]
 800c55e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c560:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c562:	2b00      	cmp	r3, #0
 800c564:	d1e5      	bne.n	800c532 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c56a:	2b01      	cmp	r3, #1
 800c56c:	d118      	bne.n	800c5a0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	681b      	ldr	r3, [r3, #0]
 800c572:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c574:	68fb      	ldr	r3, [r7, #12]
 800c576:	e853 3f00 	ldrex	r3, [r3]
 800c57a:	60bb      	str	r3, [r7, #8]
   return(result);
 800c57c:	68bb      	ldr	r3, [r7, #8]
 800c57e:	f023 0310 	bic.w	r3, r3, #16
 800c582:	647b      	str	r3, [r7, #68]	@ 0x44
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	681b      	ldr	r3, [r3, #0]
 800c588:	461a      	mov	r2, r3
 800c58a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c58c:	61bb      	str	r3, [r7, #24]
 800c58e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c590:	6979      	ldr	r1, [r7, #20]
 800c592:	69ba      	ldr	r2, [r7, #24]
 800c594:	e841 2300 	strex	r3, r2, [r1]
 800c598:	613b      	str	r3, [r7, #16]
   return(result);
 800c59a:	693b      	ldr	r3, [r7, #16]
 800c59c:	2b00      	cmp	r3, #0
 800c59e:	d1e6      	bne.n	800c56e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	2220      	movs	r2, #32
 800c5a4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	2200      	movs	r2, #0
 800c5ac:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	2200      	movs	r2, #0
 800c5b2:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800c5b4:	bf00      	nop
 800c5b6:	3754      	adds	r7, #84	@ 0x54
 800c5b8:	46bd      	mov	sp, r7
 800c5ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5be:	4770      	bx	lr
 800c5c0:	effffffe 	.word	0xeffffffe

0800c5c4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800c5c4:	b480      	push	{r7}
 800c5c6:	b085      	sub	sp, #20
 800c5c8:	af00      	add	r7, sp, #0
 800c5ca:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c5d2:	2b01      	cmp	r3, #1
 800c5d4:	d101      	bne.n	800c5da <HAL_UARTEx_DisableFifoMode+0x16>
 800c5d6:	2302      	movs	r3, #2
 800c5d8:	e027      	b.n	800c62a <HAL_UARTEx_DisableFifoMode+0x66>
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	2201      	movs	r2, #1
 800c5de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c5e2:	687b      	ldr	r3, [r7, #4]
 800c5e4:	2224      	movs	r2, #36	@ 0x24
 800c5e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	681b      	ldr	r3, [r3, #0]
 800c5ee:	681b      	ldr	r3, [r3, #0]
 800c5f0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c5f2:	687b      	ldr	r3, [r7, #4]
 800c5f4:	681b      	ldr	r3, [r3, #0]
 800c5f6:	681a      	ldr	r2, [r3, #0]
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	681b      	ldr	r3, [r3, #0]
 800c5fc:	f022 0201 	bic.w	r2, r2, #1
 800c600:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800c602:	68fb      	ldr	r3, [r7, #12]
 800c604:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800c608:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	2200      	movs	r2, #0
 800c60e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	681b      	ldr	r3, [r3, #0]
 800c614:	68fa      	ldr	r2, [r7, #12]
 800c616:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	2220      	movs	r2, #32
 800c61c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	2200      	movs	r2, #0
 800c624:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c628:	2300      	movs	r3, #0
}
 800c62a:	4618      	mov	r0, r3
 800c62c:	3714      	adds	r7, #20
 800c62e:	46bd      	mov	sp, r7
 800c630:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c634:	4770      	bx	lr

0800c636 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c636:	b580      	push	{r7, lr}
 800c638:	b084      	sub	sp, #16
 800c63a:	af00      	add	r7, sp, #0
 800c63c:	6078      	str	r0, [r7, #4]
 800c63e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c646:	2b01      	cmp	r3, #1
 800c648:	d101      	bne.n	800c64e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800c64a:	2302      	movs	r3, #2
 800c64c:	e02d      	b.n	800c6aa <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800c64e:	687b      	ldr	r3, [r7, #4]
 800c650:	2201      	movs	r2, #1
 800c652:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c656:	687b      	ldr	r3, [r7, #4]
 800c658:	2224      	movs	r2, #36	@ 0x24
 800c65a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	681b      	ldr	r3, [r3, #0]
 800c662:	681b      	ldr	r3, [r3, #0]
 800c664:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	681b      	ldr	r3, [r3, #0]
 800c66a:	681a      	ldr	r2, [r3, #0]
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	681b      	ldr	r3, [r3, #0]
 800c670:	f022 0201 	bic.w	r2, r2, #1
 800c674:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	681b      	ldr	r3, [r3, #0]
 800c67a:	689b      	ldr	r3, [r3, #8]
 800c67c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	681b      	ldr	r3, [r3, #0]
 800c684:	683a      	ldr	r2, [r7, #0]
 800c686:	430a      	orrs	r2, r1
 800c688:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c68a:	6878      	ldr	r0, [r7, #4]
 800c68c:	f000 f850 	bl	800c730 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	681b      	ldr	r3, [r3, #0]
 800c694:	68fa      	ldr	r2, [r7, #12]
 800c696:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	2220      	movs	r2, #32
 800c69c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c6a0:	687b      	ldr	r3, [r7, #4]
 800c6a2:	2200      	movs	r2, #0
 800c6a4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c6a8:	2300      	movs	r3, #0
}
 800c6aa:	4618      	mov	r0, r3
 800c6ac:	3710      	adds	r7, #16
 800c6ae:	46bd      	mov	sp, r7
 800c6b0:	bd80      	pop	{r7, pc}

0800c6b2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c6b2:	b580      	push	{r7, lr}
 800c6b4:	b084      	sub	sp, #16
 800c6b6:	af00      	add	r7, sp, #0
 800c6b8:	6078      	str	r0, [r7, #4]
 800c6ba:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c6c2:	2b01      	cmp	r3, #1
 800c6c4:	d101      	bne.n	800c6ca <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800c6c6:	2302      	movs	r3, #2
 800c6c8:	e02d      	b.n	800c726 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	2201      	movs	r2, #1
 800c6ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	2224      	movs	r2, #36	@ 0x24
 800c6d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c6da:	687b      	ldr	r3, [r7, #4]
 800c6dc:	681b      	ldr	r3, [r3, #0]
 800c6de:	681b      	ldr	r3, [r3, #0]
 800c6e0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	681b      	ldr	r3, [r3, #0]
 800c6e6:	681a      	ldr	r2, [r3, #0]
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	681b      	ldr	r3, [r3, #0]
 800c6ec:	f022 0201 	bic.w	r2, r2, #1
 800c6f0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	681b      	ldr	r3, [r3, #0]
 800c6f6:	689b      	ldr	r3, [r3, #8]
 800c6f8:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	681b      	ldr	r3, [r3, #0]
 800c700:	683a      	ldr	r2, [r7, #0]
 800c702:	430a      	orrs	r2, r1
 800c704:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c706:	6878      	ldr	r0, [r7, #4]
 800c708:	f000 f812 	bl	800c730 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	681b      	ldr	r3, [r3, #0]
 800c710:	68fa      	ldr	r2, [r7, #12]
 800c712:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c714:	687b      	ldr	r3, [r7, #4]
 800c716:	2220      	movs	r2, #32
 800c718:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c71c:	687b      	ldr	r3, [r7, #4]
 800c71e:	2200      	movs	r2, #0
 800c720:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c724:	2300      	movs	r3, #0
}
 800c726:	4618      	mov	r0, r3
 800c728:	3710      	adds	r7, #16
 800c72a:	46bd      	mov	sp, r7
 800c72c:	bd80      	pop	{r7, pc}
	...

0800c730 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800c730:	b480      	push	{r7}
 800c732:	b085      	sub	sp, #20
 800c734:	af00      	add	r7, sp, #0
 800c736:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	d108      	bne.n	800c752 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	2201      	movs	r2, #1
 800c744:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800c748:	687b      	ldr	r3, [r7, #4]
 800c74a:	2201      	movs	r2, #1
 800c74c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800c750:	e031      	b.n	800c7b6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800c752:	2310      	movs	r3, #16
 800c754:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800c756:	2310      	movs	r3, #16
 800c758:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800c75a:	687b      	ldr	r3, [r7, #4]
 800c75c:	681b      	ldr	r3, [r3, #0]
 800c75e:	689b      	ldr	r3, [r3, #8]
 800c760:	0e5b      	lsrs	r3, r3, #25
 800c762:	b2db      	uxtb	r3, r3
 800c764:	f003 0307 	and.w	r3, r3, #7
 800c768:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800c76a:	687b      	ldr	r3, [r7, #4]
 800c76c:	681b      	ldr	r3, [r3, #0]
 800c76e:	689b      	ldr	r3, [r3, #8]
 800c770:	0f5b      	lsrs	r3, r3, #29
 800c772:	b2db      	uxtb	r3, r3
 800c774:	f003 0307 	and.w	r3, r3, #7
 800c778:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c77a:	7bbb      	ldrb	r3, [r7, #14]
 800c77c:	7b3a      	ldrb	r2, [r7, #12]
 800c77e:	4911      	ldr	r1, [pc, #68]	@ (800c7c4 <UARTEx_SetNbDataToProcess+0x94>)
 800c780:	5c8a      	ldrb	r2, [r1, r2]
 800c782:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800c786:	7b3a      	ldrb	r2, [r7, #12]
 800c788:	490f      	ldr	r1, [pc, #60]	@ (800c7c8 <UARTEx_SetNbDataToProcess+0x98>)
 800c78a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c78c:	fb93 f3f2 	sdiv	r3, r3, r2
 800c790:	b29a      	uxth	r2, r3
 800c792:	687b      	ldr	r3, [r7, #4]
 800c794:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c798:	7bfb      	ldrb	r3, [r7, #15]
 800c79a:	7b7a      	ldrb	r2, [r7, #13]
 800c79c:	4909      	ldr	r1, [pc, #36]	@ (800c7c4 <UARTEx_SetNbDataToProcess+0x94>)
 800c79e:	5c8a      	ldrb	r2, [r1, r2]
 800c7a0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800c7a4:	7b7a      	ldrb	r2, [r7, #13]
 800c7a6:	4908      	ldr	r1, [pc, #32]	@ (800c7c8 <UARTEx_SetNbDataToProcess+0x98>)
 800c7a8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c7aa:	fb93 f3f2 	sdiv	r3, r3, r2
 800c7ae:	b29a      	uxth	r2, r3
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800c7b6:	bf00      	nop
 800c7b8:	3714      	adds	r7, #20
 800c7ba:	46bd      	mov	sp, r7
 800c7bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7c0:	4770      	bx	lr
 800c7c2:	bf00      	nop
 800c7c4:	08011508 	.word	0x08011508
 800c7c8:	08011510 	.word	0x08011510

0800c7cc <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800c7cc:	b084      	sub	sp, #16
 800c7ce:	b580      	push	{r7, lr}
 800c7d0:	b084      	sub	sp, #16
 800c7d2:	af00      	add	r7, sp, #0
 800c7d4:	6078      	str	r0, [r7, #4]
 800c7d6:	f107 001c 	add.w	r0, r7, #28
 800c7da:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800c7de:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800c7e2:	2b01      	cmp	r3, #1
 800c7e4:	d121      	bne.n	800c82a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c7ea:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	68da      	ldr	r2, [r3, #12]
 800c7f6:	4b2c      	ldr	r3, [pc, #176]	@ (800c8a8 <USB_CoreInit+0xdc>)
 800c7f8:	4013      	ands	r3, r2
 800c7fa:	687a      	ldr	r2, [r7, #4]
 800c7fc:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800c7fe:	687b      	ldr	r3, [r7, #4]
 800c800:	68db      	ldr	r3, [r3, #12]
 800c802:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800c80a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800c80e:	2b01      	cmp	r3, #1
 800c810:	d105      	bne.n	800c81e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800c812:	687b      	ldr	r3, [r7, #4]
 800c814:	68db      	ldr	r3, [r3, #12]
 800c816:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800c81a:	687b      	ldr	r3, [r7, #4]
 800c81c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800c81e:	6878      	ldr	r0, [r7, #4]
 800c820:	f001 fafa 	bl	800de18 <USB_CoreReset>
 800c824:	4603      	mov	r3, r0
 800c826:	73fb      	strb	r3, [r7, #15]
 800c828:	e01b      	b.n	800c862 <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	68db      	ldr	r3, [r3, #12]
 800c82e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800c836:	6878      	ldr	r0, [r7, #4]
 800c838:	f001 faee 	bl	800de18 <USB_CoreReset>
 800c83c:	4603      	mov	r3, r0
 800c83e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800c840:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800c844:	2b00      	cmp	r3, #0
 800c846:	d106      	bne.n	800c856 <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800c848:	687b      	ldr	r3, [r7, #4]
 800c84a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c84c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800c850:	687b      	ldr	r3, [r7, #4]
 800c852:	639a      	str	r2, [r3, #56]	@ 0x38
 800c854:	e005      	b.n	800c862 <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c85a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800c85e:	687b      	ldr	r3, [r7, #4]
 800c860:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800c862:	7fbb      	ldrb	r3, [r7, #30]
 800c864:	2b01      	cmp	r3, #1
 800c866:	d116      	bne.n	800c896 <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c86c:	b29a      	uxth	r2, r3
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800c876:	4b0d      	ldr	r3, [pc, #52]	@ (800c8ac <USB_CoreInit+0xe0>)
 800c878:	4313      	orrs	r3, r2
 800c87a:	687a      	ldr	r2, [r7, #4]
 800c87c:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800c87e:	687b      	ldr	r3, [r7, #4]
 800c880:	689b      	ldr	r3, [r3, #8]
 800c882:	f043 0206 	orr.w	r2, r3, #6
 800c886:	687b      	ldr	r3, [r7, #4]
 800c888:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800c88a:	687b      	ldr	r3, [r7, #4]
 800c88c:	689b      	ldr	r3, [r3, #8]
 800c88e:	f043 0220 	orr.w	r2, r3, #32
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800c896:	7bfb      	ldrb	r3, [r7, #15]
}
 800c898:	4618      	mov	r0, r3
 800c89a:	3710      	adds	r7, #16
 800c89c:	46bd      	mov	sp, r7
 800c89e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c8a2:	b004      	add	sp, #16
 800c8a4:	4770      	bx	lr
 800c8a6:	bf00      	nop
 800c8a8:	ffbdffbf 	.word	0xffbdffbf
 800c8ac:	03ee0000 	.word	0x03ee0000

0800c8b0 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800c8b0:	b480      	push	{r7}
 800c8b2:	b087      	sub	sp, #28
 800c8b4:	af00      	add	r7, sp, #0
 800c8b6:	60f8      	str	r0, [r7, #12]
 800c8b8:	60b9      	str	r1, [r7, #8]
 800c8ba:	4613      	mov	r3, r2
 800c8bc:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800c8be:	79fb      	ldrb	r3, [r7, #7]
 800c8c0:	2b02      	cmp	r3, #2
 800c8c2:	d165      	bne.n	800c990 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800c8c4:	68bb      	ldr	r3, [r7, #8]
 800c8c6:	4a41      	ldr	r2, [pc, #260]	@ (800c9cc <USB_SetTurnaroundTime+0x11c>)
 800c8c8:	4293      	cmp	r3, r2
 800c8ca:	d906      	bls.n	800c8da <USB_SetTurnaroundTime+0x2a>
 800c8cc:	68bb      	ldr	r3, [r7, #8]
 800c8ce:	4a40      	ldr	r2, [pc, #256]	@ (800c9d0 <USB_SetTurnaroundTime+0x120>)
 800c8d0:	4293      	cmp	r3, r2
 800c8d2:	d202      	bcs.n	800c8da <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800c8d4:	230f      	movs	r3, #15
 800c8d6:	617b      	str	r3, [r7, #20]
 800c8d8:	e062      	b.n	800c9a0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800c8da:	68bb      	ldr	r3, [r7, #8]
 800c8dc:	4a3c      	ldr	r2, [pc, #240]	@ (800c9d0 <USB_SetTurnaroundTime+0x120>)
 800c8de:	4293      	cmp	r3, r2
 800c8e0:	d306      	bcc.n	800c8f0 <USB_SetTurnaroundTime+0x40>
 800c8e2:	68bb      	ldr	r3, [r7, #8]
 800c8e4:	4a3b      	ldr	r2, [pc, #236]	@ (800c9d4 <USB_SetTurnaroundTime+0x124>)
 800c8e6:	4293      	cmp	r3, r2
 800c8e8:	d202      	bcs.n	800c8f0 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800c8ea:	230e      	movs	r3, #14
 800c8ec:	617b      	str	r3, [r7, #20]
 800c8ee:	e057      	b.n	800c9a0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800c8f0:	68bb      	ldr	r3, [r7, #8]
 800c8f2:	4a38      	ldr	r2, [pc, #224]	@ (800c9d4 <USB_SetTurnaroundTime+0x124>)
 800c8f4:	4293      	cmp	r3, r2
 800c8f6:	d306      	bcc.n	800c906 <USB_SetTurnaroundTime+0x56>
 800c8f8:	68bb      	ldr	r3, [r7, #8]
 800c8fa:	4a37      	ldr	r2, [pc, #220]	@ (800c9d8 <USB_SetTurnaroundTime+0x128>)
 800c8fc:	4293      	cmp	r3, r2
 800c8fe:	d202      	bcs.n	800c906 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800c900:	230d      	movs	r3, #13
 800c902:	617b      	str	r3, [r7, #20]
 800c904:	e04c      	b.n	800c9a0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800c906:	68bb      	ldr	r3, [r7, #8]
 800c908:	4a33      	ldr	r2, [pc, #204]	@ (800c9d8 <USB_SetTurnaroundTime+0x128>)
 800c90a:	4293      	cmp	r3, r2
 800c90c:	d306      	bcc.n	800c91c <USB_SetTurnaroundTime+0x6c>
 800c90e:	68bb      	ldr	r3, [r7, #8]
 800c910:	4a32      	ldr	r2, [pc, #200]	@ (800c9dc <USB_SetTurnaroundTime+0x12c>)
 800c912:	4293      	cmp	r3, r2
 800c914:	d802      	bhi.n	800c91c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800c916:	230c      	movs	r3, #12
 800c918:	617b      	str	r3, [r7, #20]
 800c91a:	e041      	b.n	800c9a0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800c91c:	68bb      	ldr	r3, [r7, #8]
 800c91e:	4a2f      	ldr	r2, [pc, #188]	@ (800c9dc <USB_SetTurnaroundTime+0x12c>)
 800c920:	4293      	cmp	r3, r2
 800c922:	d906      	bls.n	800c932 <USB_SetTurnaroundTime+0x82>
 800c924:	68bb      	ldr	r3, [r7, #8]
 800c926:	4a2e      	ldr	r2, [pc, #184]	@ (800c9e0 <USB_SetTurnaroundTime+0x130>)
 800c928:	4293      	cmp	r3, r2
 800c92a:	d802      	bhi.n	800c932 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800c92c:	230b      	movs	r3, #11
 800c92e:	617b      	str	r3, [r7, #20]
 800c930:	e036      	b.n	800c9a0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800c932:	68bb      	ldr	r3, [r7, #8]
 800c934:	4a2a      	ldr	r2, [pc, #168]	@ (800c9e0 <USB_SetTurnaroundTime+0x130>)
 800c936:	4293      	cmp	r3, r2
 800c938:	d906      	bls.n	800c948 <USB_SetTurnaroundTime+0x98>
 800c93a:	68bb      	ldr	r3, [r7, #8]
 800c93c:	4a29      	ldr	r2, [pc, #164]	@ (800c9e4 <USB_SetTurnaroundTime+0x134>)
 800c93e:	4293      	cmp	r3, r2
 800c940:	d802      	bhi.n	800c948 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800c942:	230a      	movs	r3, #10
 800c944:	617b      	str	r3, [r7, #20]
 800c946:	e02b      	b.n	800c9a0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800c948:	68bb      	ldr	r3, [r7, #8]
 800c94a:	4a26      	ldr	r2, [pc, #152]	@ (800c9e4 <USB_SetTurnaroundTime+0x134>)
 800c94c:	4293      	cmp	r3, r2
 800c94e:	d906      	bls.n	800c95e <USB_SetTurnaroundTime+0xae>
 800c950:	68bb      	ldr	r3, [r7, #8]
 800c952:	4a25      	ldr	r2, [pc, #148]	@ (800c9e8 <USB_SetTurnaroundTime+0x138>)
 800c954:	4293      	cmp	r3, r2
 800c956:	d202      	bcs.n	800c95e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800c958:	2309      	movs	r3, #9
 800c95a:	617b      	str	r3, [r7, #20]
 800c95c:	e020      	b.n	800c9a0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800c95e:	68bb      	ldr	r3, [r7, #8]
 800c960:	4a21      	ldr	r2, [pc, #132]	@ (800c9e8 <USB_SetTurnaroundTime+0x138>)
 800c962:	4293      	cmp	r3, r2
 800c964:	d306      	bcc.n	800c974 <USB_SetTurnaroundTime+0xc4>
 800c966:	68bb      	ldr	r3, [r7, #8]
 800c968:	4a20      	ldr	r2, [pc, #128]	@ (800c9ec <USB_SetTurnaroundTime+0x13c>)
 800c96a:	4293      	cmp	r3, r2
 800c96c:	d802      	bhi.n	800c974 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800c96e:	2308      	movs	r3, #8
 800c970:	617b      	str	r3, [r7, #20]
 800c972:	e015      	b.n	800c9a0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800c974:	68bb      	ldr	r3, [r7, #8]
 800c976:	4a1d      	ldr	r2, [pc, #116]	@ (800c9ec <USB_SetTurnaroundTime+0x13c>)
 800c978:	4293      	cmp	r3, r2
 800c97a:	d906      	bls.n	800c98a <USB_SetTurnaroundTime+0xda>
 800c97c:	68bb      	ldr	r3, [r7, #8]
 800c97e:	4a1c      	ldr	r2, [pc, #112]	@ (800c9f0 <USB_SetTurnaroundTime+0x140>)
 800c980:	4293      	cmp	r3, r2
 800c982:	d202      	bcs.n	800c98a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800c984:	2307      	movs	r3, #7
 800c986:	617b      	str	r3, [r7, #20]
 800c988:	e00a      	b.n	800c9a0 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800c98a:	2306      	movs	r3, #6
 800c98c:	617b      	str	r3, [r7, #20]
 800c98e:	e007      	b.n	800c9a0 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800c990:	79fb      	ldrb	r3, [r7, #7]
 800c992:	2b00      	cmp	r3, #0
 800c994:	d102      	bne.n	800c99c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800c996:	2309      	movs	r3, #9
 800c998:	617b      	str	r3, [r7, #20]
 800c99a:	e001      	b.n	800c9a0 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800c99c:	2309      	movs	r3, #9
 800c99e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800c9a0:	68fb      	ldr	r3, [r7, #12]
 800c9a2:	68db      	ldr	r3, [r3, #12]
 800c9a4:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800c9a8:	68fb      	ldr	r3, [r7, #12]
 800c9aa:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800c9ac:	68fb      	ldr	r3, [r7, #12]
 800c9ae:	68da      	ldr	r2, [r3, #12]
 800c9b0:	697b      	ldr	r3, [r7, #20]
 800c9b2:	029b      	lsls	r3, r3, #10
 800c9b4:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800c9b8:	431a      	orrs	r2, r3
 800c9ba:	68fb      	ldr	r3, [r7, #12]
 800c9bc:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800c9be:	2300      	movs	r3, #0
}
 800c9c0:	4618      	mov	r0, r3
 800c9c2:	371c      	adds	r7, #28
 800c9c4:	46bd      	mov	sp, r7
 800c9c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9ca:	4770      	bx	lr
 800c9cc:	00d8acbf 	.word	0x00d8acbf
 800c9d0:	00e4e1c0 	.word	0x00e4e1c0
 800c9d4:	00f42400 	.word	0x00f42400
 800c9d8:	01067380 	.word	0x01067380
 800c9dc:	011a499f 	.word	0x011a499f
 800c9e0:	01312cff 	.word	0x01312cff
 800c9e4:	014ca43f 	.word	0x014ca43f
 800c9e8:	016e3600 	.word	0x016e3600
 800c9ec:	01a6ab1f 	.word	0x01a6ab1f
 800c9f0:	01e84800 	.word	0x01e84800

0800c9f4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800c9f4:	b480      	push	{r7}
 800c9f6:	b083      	sub	sp, #12
 800c9f8:	af00      	add	r7, sp, #0
 800c9fa:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800c9fc:	687b      	ldr	r3, [r7, #4]
 800c9fe:	689b      	ldr	r3, [r3, #8]
 800ca00:	f043 0201 	orr.w	r2, r3, #1
 800ca04:	687b      	ldr	r3, [r7, #4]
 800ca06:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800ca08:	2300      	movs	r3, #0
}
 800ca0a:	4618      	mov	r0, r3
 800ca0c:	370c      	adds	r7, #12
 800ca0e:	46bd      	mov	sp, r7
 800ca10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca14:	4770      	bx	lr

0800ca16 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800ca16:	b480      	push	{r7}
 800ca18:	b083      	sub	sp, #12
 800ca1a:	af00      	add	r7, sp, #0
 800ca1c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800ca1e:	687b      	ldr	r3, [r7, #4]
 800ca20:	689b      	ldr	r3, [r3, #8]
 800ca22:	f023 0201 	bic.w	r2, r3, #1
 800ca26:	687b      	ldr	r3, [r7, #4]
 800ca28:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800ca2a:	2300      	movs	r3, #0
}
 800ca2c:	4618      	mov	r0, r3
 800ca2e:	370c      	adds	r7, #12
 800ca30:	46bd      	mov	sp, r7
 800ca32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca36:	4770      	bx	lr

0800ca38 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800ca38:	b580      	push	{r7, lr}
 800ca3a:	b084      	sub	sp, #16
 800ca3c:	af00      	add	r7, sp, #0
 800ca3e:	6078      	str	r0, [r7, #4]
 800ca40:	460b      	mov	r3, r1
 800ca42:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800ca44:	2300      	movs	r3, #0
 800ca46:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	68db      	ldr	r3, [r3, #12]
 800ca4c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800ca54:	78fb      	ldrb	r3, [r7, #3]
 800ca56:	2b01      	cmp	r3, #1
 800ca58:	d115      	bne.n	800ca86 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800ca5a:	687b      	ldr	r3, [r7, #4]
 800ca5c:	68db      	ldr	r3, [r3, #12]
 800ca5e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800ca62:	687b      	ldr	r3, [r7, #4]
 800ca64:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800ca66:	200a      	movs	r0, #10
 800ca68:	f7f5 fe02 	bl	8002670 <HAL_Delay>
      ms += 10U;
 800ca6c:	68fb      	ldr	r3, [r7, #12]
 800ca6e:	330a      	adds	r3, #10
 800ca70:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800ca72:	6878      	ldr	r0, [r7, #4]
 800ca74:	f001 f93f 	bl	800dcf6 <USB_GetMode>
 800ca78:	4603      	mov	r3, r0
 800ca7a:	2b01      	cmp	r3, #1
 800ca7c:	d01e      	beq.n	800cabc <USB_SetCurrentMode+0x84>
 800ca7e:	68fb      	ldr	r3, [r7, #12]
 800ca80:	2bc7      	cmp	r3, #199	@ 0xc7
 800ca82:	d9f0      	bls.n	800ca66 <USB_SetCurrentMode+0x2e>
 800ca84:	e01a      	b.n	800cabc <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800ca86:	78fb      	ldrb	r3, [r7, #3]
 800ca88:	2b00      	cmp	r3, #0
 800ca8a:	d115      	bne.n	800cab8 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800ca8c:	687b      	ldr	r3, [r7, #4]
 800ca8e:	68db      	ldr	r3, [r3, #12]
 800ca90:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800ca94:	687b      	ldr	r3, [r7, #4]
 800ca96:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800ca98:	200a      	movs	r0, #10
 800ca9a:	f7f5 fde9 	bl	8002670 <HAL_Delay>
      ms += 10U;
 800ca9e:	68fb      	ldr	r3, [r7, #12]
 800caa0:	330a      	adds	r3, #10
 800caa2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800caa4:	6878      	ldr	r0, [r7, #4]
 800caa6:	f001 f926 	bl	800dcf6 <USB_GetMode>
 800caaa:	4603      	mov	r3, r0
 800caac:	2b00      	cmp	r3, #0
 800caae:	d005      	beq.n	800cabc <USB_SetCurrentMode+0x84>
 800cab0:	68fb      	ldr	r3, [r7, #12]
 800cab2:	2bc7      	cmp	r3, #199	@ 0xc7
 800cab4:	d9f0      	bls.n	800ca98 <USB_SetCurrentMode+0x60>
 800cab6:	e001      	b.n	800cabc <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800cab8:	2301      	movs	r3, #1
 800caba:	e005      	b.n	800cac8 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800cabc:	68fb      	ldr	r3, [r7, #12]
 800cabe:	2bc8      	cmp	r3, #200	@ 0xc8
 800cac0:	d101      	bne.n	800cac6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800cac2:	2301      	movs	r3, #1
 800cac4:	e000      	b.n	800cac8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800cac6:	2300      	movs	r3, #0
}
 800cac8:	4618      	mov	r0, r3
 800caca:	3710      	adds	r7, #16
 800cacc:	46bd      	mov	sp, r7
 800cace:	bd80      	pop	{r7, pc}

0800cad0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800cad0:	b084      	sub	sp, #16
 800cad2:	b580      	push	{r7, lr}
 800cad4:	b086      	sub	sp, #24
 800cad6:	af00      	add	r7, sp, #0
 800cad8:	6078      	str	r0, [r7, #4]
 800cada:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800cade:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800cae2:	2300      	movs	r3, #0
 800cae4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cae6:	687b      	ldr	r3, [r7, #4]
 800cae8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800caea:	2300      	movs	r3, #0
 800caec:	613b      	str	r3, [r7, #16]
 800caee:	e009      	b.n	800cb04 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800caf0:	687a      	ldr	r2, [r7, #4]
 800caf2:	693b      	ldr	r3, [r7, #16]
 800caf4:	3340      	adds	r3, #64	@ 0x40
 800caf6:	009b      	lsls	r3, r3, #2
 800caf8:	4413      	add	r3, r2
 800cafa:	2200      	movs	r2, #0
 800cafc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800cafe:	693b      	ldr	r3, [r7, #16]
 800cb00:	3301      	adds	r3, #1
 800cb02:	613b      	str	r3, [r7, #16]
 800cb04:	693b      	ldr	r3, [r7, #16]
 800cb06:	2b0e      	cmp	r3, #14
 800cb08:	d9f2      	bls.n	800caf0 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800cb0a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800cb0e:	2b00      	cmp	r3, #0
 800cb10:	d11c      	bne.n	800cb4c <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800cb12:	68fb      	ldr	r3, [r7, #12]
 800cb14:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cb18:	685b      	ldr	r3, [r3, #4]
 800cb1a:	68fa      	ldr	r2, [r7, #12]
 800cb1c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800cb20:	f043 0302 	orr.w	r3, r3, #2
 800cb24:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cb2a:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	681b      	ldr	r3, [r3, #0]
 800cb36:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	681b      	ldr	r3, [r3, #0]
 800cb42:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800cb46:	687b      	ldr	r3, [r7, #4]
 800cb48:	601a      	str	r2, [r3, #0]
 800cb4a:	e005      	b.n	800cb58 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cb50:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800cb58:	68fb      	ldr	r3, [r7, #12]
 800cb5a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800cb5e:	461a      	mov	r2, r3
 800cb60:	2300      	movs	r3, #0
 800cb62:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800cb64:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800cb68:	2b01      	cmp	r3, #1
 800cb6a:	d10d      	bne.n	800cb88 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800cb6c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cb70:	2b00      	cmp	r3, #0
 800cb72:	d104      	bne.n	800cb7e <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800cb74:	2100      	movs	r1, #0
 800cb76:	6878      	ldr	r0, [r7, #4]
 800cb78:	f000 f968 	bl	800ce4c <USB_SetDevSpeed>
 800cb7c:	e008      	b.n	800cb90 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800cb7e:	2101      	movs	r1, #1
 800cb80:	6878      	ldr	r0, [r7, #4]
 800cb82:	f000 f963 	bl	800ce4c <USB_SetDevSpeed>
 800cb86:	e003      	b.n	800cb90 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800cb88:	2103      	movs	r1, #3
 800cb8a:	6878      	ldr	r0, [r7, #4]
 800cb8c:	f000 f95e 	bl	800ce4c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800cb90:	2110      	movs	r1, #16
 800cb92:	6878      	ldr	r0, [r7, #4]
 800cb94:	f000 f8fa 	bl	800cd8c <USB_FlushTxFifo>
 800cb98:	4603      	mov	r3, r0
 800cb9a:	2b00      	cmp	r3, #0
 800cb9c:	d001      	beq.n	800cba2 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 800cb9e:	2301      	movs	r3, #1
 800cba0:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800cba2:	6878      	ldr	r0, [r7, #4]
 800cba4:	f000 f924 	bl	800cdf0 <USB_FlushRxFifo>
 800cba8:	4603      	mov	r3, r0
 800cbaa:	2b00      	cmp	r3, #0
 800cbac:	d001      	beq.n	800cbb2 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 800cbae:	2301      	movs	r3, #1
 800cbb0:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800cbb2:	68fb      	ldr	r3, [r7, #12]
 800cbb4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cbb8:	461a      	mov	r2, r3
 800cbba:	2300      	movs	r3, #0
 800cbbc:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800cbbe:	68fb      	ldr	r3, [r7, #12]
 800cbc0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cbc4:	461a      	mov	r2, r3
 800cbc6:	2300      	movs	r3, #0
 800cbc8:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800cbca:	68fb      	ldr	r3, [r7, #12]
 800cbcc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cbd0:	461a      	mov	r2, r3
 800cbd2:	2300      	movs	r3, #0
 800cbd4:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800cbd6:	2300      	movs	r3, #0
 800cbd8:	613b      	str	r3, [r7, #16]
 800cbda:	e043      	b.n	800cc64 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800cbdc:	693b      	ldr	r3, [r7, #16]
 800cbde:	015a      	lsls	r2, r3, #5
 800cbe0:	68fb      	ldr	r3, [r7, #12]
 800cbe2:	4413      	add	r3, r2
 800cbe4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cbe8:	681b      	ldr	r3, [r3, #0]
 800cbea:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800cbee:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800cbf2:	d118      	bne.n	800cc26 <USB_DevInit+0x156>
    {
      if (i == 0U)
 800cbf4:	693b      	ldr	r3, [r7, #16]
 800cbf6:	2b00      	cmp	r3, #0
 800cbf8:	d10a      	bne.n	800cc10 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800cbfa:	693b      	ldr	r3, [r7, #16]
 800cbfc:	015a      	lsls	r2, r3, #5
 800cbfe:	68fb      	ldr	r3, [r7, #12]
 800cc00:	4413      	add	r3, r2
 800cc02:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cc06:	461a      	mov	r2, r3
 800cc08:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800cc0c:	6013      	str	r3, [r2, #0]
 800cc0e:	e013      	b.n	800cc38 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800cc10:	693b      	ldr	r3, [r7, #16]
 800cc12:	015a      	lsls	r2, r3, #5
 800cc14:	68fb      	ldr	r3, [r7, #12]
 800cc16:	4413      	add	r3, r2
 800cc18:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cc1c:	461a      	mov	r2, r3
 800cc1e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800cc22:	6013      	str	r3, [r2, #0]
 800cc24:	e008      	b.n	800cc38 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800cc26:	693b      	ldr	r3, [r7, #16]
 800cc28:	015a      	lsls	r2, r3, #5
 800cc2a:	68fb      	ldr	r3, [r7, #12]
 800cc2c:	4413      	add	r3, r2
 800cc2e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cc32:	461a      	mov	r2, r3
 800cc34:	2300      	movs	r3, #0
 800cc36:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800cc38:	693b      	ldr	r3, [r7, #16]
 800cc3a:	015a      	lsls	r2, r3, #5
 800cc3c:	68fb      	ldr	r3, [r7, #12]
 800cc3e:	4413      	add	r3, r2
 800cc40:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cc44:	461a      	mov	r2, r3
 800cc46:	2300      	movs	r3, #0
 800cc48:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800cc4a:	693b      	ldr	r3, [r7, #16]
 800cc4c:	015a      	lsls	r2, r3, #5
 800cc4e:	68fb      	ldr	r3, [r7, #12]
 800cc50:	4413      	add	r3, r2
 800cc52:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cc56:	461a      	mov	r2, r3
 800cc58:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800cc5c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800cc5e:	693b      	ldr	r3, [r7, #16]
 800cc60:	3301      	adds	r3, #1
 800cc62:	613b      	str	r3, [r7, #16]
 800cc64:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800cc68:	461a      	mov	r2, r3
 800cc6a:	693b      	ldr	r3, [r7, #16]
 800cc6c:	4293      	cmp	r3, r2
 800cc6e:	d3b5      	bcc.n	800cbdc <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800cc70:	2300      	movs	r3, #0
 800cc72:	613b      	str	r3, [r7, #16]
 800cc74:	e043      	b.n	800ccfe <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800cc76:	693b      	ldr	r3, [r7, #16]
 800cc78:	015a      	lsls	r2, r3, #5
 800cc7a:	68fb      	ldr	r3, [r7, #12]
 800cc7c:	4413      	add	r3, r2
 800cc7e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cc82:	681b      	ldr	r3, [r3, #0]
 800cc84:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800cc88:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800cc8c:	d118      	bne.n	800ccc0 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 800cc8e:	693b      	ldr	r3, [r7, #16]
 800cc90:	2b00      	cmp	r3, #0
 800cc92:	d10a      	bne.n	800ccaa <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800cc94:	693b      	ldr	r3, [r7, #16]
 800cc96:	015a      	lsls	r2, r3, #5
 800cc98:	68fb      	ldr	r3, [r7, #12]
 800cc9a:	4413      	add	r3, r2
 800cc9c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cca0:	461a      	mov	r2, r3
 800cca2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800cca6:	6013      	str	r3, [r2, #0]
 800cca8:	e013      	b.n	800ccd2 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800ccaa:	693b      	ldr	r3, [r7, #16]
 800ccac:	015a      	lsls	r2, r3, #5
 800ccae:	68fb      	ldr	r3, [r7, #12]
 800ccb0:	4413      	add	r3, r2
 800ccb2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ccb6:	461a      	mov	r2, r3
 800ccb8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800ccbc:	6013      	str	r3, [r2, #0]
 800ccbe:	e008      	b.n	800ccd2 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800ccc0:	693b      	ldr	r3, [r7, #16]
 800ccc2:	015a      	lsls	r2, r3, #5
 800ccc4:	68fb      	ldr	r3, [r7, #12]
 800ccc6:	4413      	add	r3, r2
 800ccc8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cccc:	461a      	mov	r2, r3
 800ccce:	2300      	movs	r3, #0
 800ccd0:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800ccd2:	693b      	ldr	r3, [r7, #16]
 800ccd4:	015a      	lsls	r2, r3, #5
 800ccd6:	68fb      	ldr	r3, [r7, #12]
 800ccd8:	4413      	add	r3, r2
 800ccda:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ccde:	461a      	mov	r2, r3
 800cce0:	2300      	movs	r3, #0
 800cce2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800cce4:	693b      	ldr	r3, [r7, #16]
 800cce6:	015a      	lsls	r2, r3, #5
 800cce8:	68fb      	ldr	r3, [r7, #12]
 800ccea:	4413      	add	r3, r2
 800ccec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ccf0:	461a      	mov	r2, r3
 800ccf2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800ccf6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ccf8:	693b      	ldr	r3, [r7, #16]
 800ccfa:	3301      	adds	r3, #1
 800ccfc:	613b      	str	r3, [r7, #16]
 800ccfe:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800cd02:	461a      	mov	r2, r3
 800cd04:	693b      	ldr	r3, [r7, #16]
 800cd06:	4293      	cmp	r3, r2
 800cd08:	d3b5      	bcc.n	800cc76 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800cd0a:	68fb      	ldr	r3, [r7, #12]
 800cd0c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cd10:	691b      	ldr	r3, [r3, #16]
 800cd12:	68fa      	ldr	r2, [r7, #12]
 800cd14:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800cd18:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cd1c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	2200      	movs	r2, #0
 800cd22:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800cd2a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800cd2c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800cd30:	2b00      	cmp	r3, #0
 800cd32:	d105      	bne.n	800cd40 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800cd34:	687b      	ldr	r3, [r7, #4]
 800cd36:	699b      	ldr	r3, [r3, #24]
 800cd38:	f043 0210 	orr.w	r2, r3, #16
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800cd40:	687b      	ldr	r3, [r7, #4]
 800cd42:	699a      	ldr	r2, [r3, #24]
 800cd44:	4b0f      	ldr	r3, [pc, #60]	@ (800cd84 <USB_DevInit+0x2b4>)
 800cd46:	4313      	orrs	r3, r2
 800cd48:	687a      	ldr	r2, [r7, #4]
 800cd4a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800cd4c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800cd50:	2b00      	cmp	r3, #0
 800cd52:	d005      	beq.n	800cd60 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800cd54:	687b      	ldr	r3, [r7, #4]
 800cd56:	699b      	ldr	r3, [r3, #24]
 800cd58:	f043 0208 	orr.w	r2, r3, #8
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800cd60:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800cd64:	2b01      	cmp	r3, #1
 800cd66:	d105      	bne.n	800cd74 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	699a      	ldr	r2, [r3, #24]
 800cd6c:	4b06      	ldr	r3, [pc, #24]	@ (800cd88 <USB_DevInit+0x2b8>)
 800cd6e:	4313      	orrs	r3, r2
 800cd70:	687a      	ldr	r2, [r7, #4]
 800cd72:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800cd74:	7dfb      	ldrb	r3, [r7, #23]
}
 800cd76:	4618      	mov	r0, r3
 800cd78:	3718      	adds	r7, #24
 800cd7a:	46bd      	mov	sp, r7
 800cd7c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800cd80:	b004      	add	sp, #16
 800cd82:	4770      	bx	lr
 800cd84:	803c3800 	.word	0x803c3800
 800cd88:	40000004 	.word	0x40000004

0800cd8c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800cd8c:	b480      	push	{r7}
 800cd8e:	b085      	sub	sp, #20
 800cd90:	af00      	add	r7, sp, #0
 800cd92:	6078      	str	r0, [r7, #4]
 800cd94:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800cd96:	2300      	movs	r3, #0
 800cd98:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800cd9a:	68fb      	ldr	r3, [r7, #12]
 800cd9c:	3301      	adds	r3, #1
 800cd9e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800cda0:	68fb      	ldr	r3, [r7, #12]
 800cda2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800cda6:	d901      	bls.n	800cdac <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800cda8:	2303      	movs	r3, #3
 800cdaa:	e01b      	b.n	800cde4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	691b      	ldr	r3, [r3, #16]
 800cdb0:	2b00      	cmp	r3, #0
 800cdb2:	daf2      	bge.n	800cd9a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800cdb4:	2300      	movs	r3, #0
 800cdb6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800cdb8:	683b      	ldr	r3, [r7, #0]
 800cdba:	019b      	lsls	r3, r3, #6
 800cdbc:	f043 0220 	orr.w	r2, r3, #32
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800cdc4:	68fb      	ldr	r3, [r7, #12]
 800cdc6:	3301      	adds	r3, #1
 800cdc8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800cdca:	68fb      	ldr	r3, [r7, #12]
 800cdcc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800cdd0:	d901      	bls.n	800cdd6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800cdd2:	2303      	movs	r3, #3
 800cdd4:	e006      	b.n	800cde4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800cdd6:	687b      	ldr	r3, [r7, #4]
 800cdd8:	691b      	ldr	r3, [r3, #16]
 800cdda:	f003 0320 	and.w	r3, r3, #32
 800cdde:	2b20      	cmp	r3, #32
 800cde0:	d0f0      	beq.n	800cdc4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800cde2:	2300      	movs	r3, #0
}
 800cde4:	4618      	mov	r0, r3
 800cde6:	3714      	adds	r7, #20
 800cde8:	46bd      	mov	sp, r7
 800cdea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdee:	4770      	bx	lr

0800cdf0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800cdf0:	b480      	push	{r7}
 800cdf2:	b085      	sub	sp, #20
 800cdf4:	af00      	add	r7, sp, #0
 800cdf6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800cdf8:	2300      	movs	r3, #0
 800cdfa:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800cdfc:	68fb      	ldr	r3, [r7, #12]
 800cdfe:	3301      	adds	r3, #1
 800ce00:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800ce02:	68fb      	ldr	r3, [r7, #12]
 800ce04:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800ce08:	d901      	bls.n	800ce0e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800ce0a:	2303      	movs	r3, #3
 800ce0c:	e018      	b.n	800ce40 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800ce0e:	687b      	ldr	r3, [r7, #4]
 800ce10:	691b      	ldr	r3, [r3, #16]
 800ce12:	2b00      	cmp	r3, #0
 800ce14:	daf2      	bge.n	800cdfc <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800ce16:	2300      	movs	r3, #0
 800ce18:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800ce1a:	687b      	ldr	r3, [r7, #4]
 800ce1c:	2210      	movs	r2, #16
 800ce1e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800ce20:	68fb      	ldr	r3, [r7, #12]
 800ce22:	3301      	adds	r3, #1
 800ce24:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800ce26:	68fb      	ldr	r3, [r7, #12]
 800ce28:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800ce2c:	d901      	bls.n	800ce32 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800ce2e:	2303      	movs	r3, #3
 800ce30:	e006      	b.n	800ce40 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800ce32:	687b      	ldr	r3, [r7, #4]
 800ce34:	691b      	ldr	r3, [r3, #16]
 800ce36:	f003 0310 	and.w	r3, r3, #16
 800ce3a:	2b10      	cmp	r3, #16
 800ce3c:	d0f0      	beq.n	800ce20 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800ce3e:	2300      	movs	r3, #0
}
 800ce40:	4618      	mov	r0, r3
 800ce42:	3714      	adds	r7, #20
 800ce44:	46bd      	mov	sp, r7
 800ce46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce4a:	4770      	bx	lr

0800ce4c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800ce4c:	b480      	push	{r7}
 800ce4e:	b085      	sub	sp, #20
 800ce50:	af00      	add	r7, sp, #0
 800ce52:	6078      	str	r0, [r7, #4]
 800ce54:	460b      	mov	r3, r1
 800ce56:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ce58:	687b      	ldr	r3, [r7, #4]
 800ce5a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800ce5c:	68fb      	ldr	r3, [r7, #12]
 800ce5e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ce62:	681a      	ldr	r2, [r3, #0]
 800ce64:	78fb      	ldrb	r3, [r7, #3]
 800ce66:	68f9      	ldr	r1, [r7, #12]
 800ce68:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ce6c:	4313      	orrs	r3, r2
 800ce6e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800ce70:	2300      	movs	r3, #0
}
 800ce72:	4618      	mov	r0, r3
 800ce74:	3714      	adds	r7, #20
 800ce76:	46bd      	mov	sp, r7
 800ce78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce7c:	4770      	bx	lr

0800ce7e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800ce7e:	b480      	push	{r7}
 800ce80:	b087      	sub	sp, #28
 800ce82:	af00      	add	r7, sp, #0
 800ce84:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ce86:	687b      	ldr	r3, [r7, #4]
 800ce88:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800ce8a:	693b      	ldr	r3, [r7, #16]
 800ce8c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ce90:	689b      	ldr	r3, [r3, #8]
 800ce92:	f003 0306 	and.w	r3, r3, #6
 800ce96:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800ce98:	68fb      	ldr	r3, [r7, #12]
 800ce9a:	2b00      	cmp	r3, #0
 800ce9c:	d102      	bne.n	800cea4 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800ce9e:	2300      	movs	r3, #0
 800cea0:	75fb      	strb	r3, [r7, #23]
 800cea2:	e00a      	b.n	800ceba <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800cea4:	68fb      	ldr	r3, [r7, #12]
 800cea6:	2b02      	cmp	r3, #2
 800cea8:	d002      	beq.n	800ceb0 <USB_GetDevSpeed+0x32>
 800ceaa:	68fb      	ldr	r3, [r7, #12]
 800ceac:	2b06      	cmp	r3, #6
 800ceae:	d102      	bne.n	800ceb6 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800ceb0:	2302      	movs	r3, #2
 800ceb2:	75fb      	strb	r3, [r7, #23]
 800ceb4:	e001      	b.n	800ceba <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800ceb6:	230f      	movs	r3, #15
 800ceb8:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800ceba:	7dfb      	ldrb	r3, [r7, #23]
}
 800cebc:	4618      	mov	r0, r3
 800cebe:	371c      	adds	r7, #28
 800cec0:	46bd      	mov	sp, r7
 800cec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cec6:	4770      	bx	lr

0800cec8 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800cec8:	b480      	push	{r7}
 800ceca:	b085      	sub	sp, #20
 800cecc:	af00      	add	r7, sp, #0
 800cece:	6078      	str	r0, [r7, #4]
 800ced0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ced2:	687b      	ldr	r3, [r7, #4]
 800ced4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800ced6:	683b      	ldr	r3, [r7, #0]
 800ced8:	781b      	ldrb	r3, [r3, #0]
 800ceda:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800cedc:	683b      	ldr	r3, [r7, #0]
 800cede:	785b      	ldrb	r3, [r3, #1]
 800cee0:	2b01      	cmp	r3, #1
 800cee2:	d139      	bne.n	800cf58 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800cee4:	68fb      	ldr	r3, [r7, #12]
 800cee6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ceea:	69da      	ldr	r2, [r3, #28]
 800ceec:	683b      	ldr	r3, [r7, #0]
 800ceee:	781b      	ldrb	r3, [r3, #0]
 800cef0:	f003 030f 	and.w	r3, r3, #15
 800cef4:	2101      	movs	r1, #1
 800cef6:	fa01 f303 	lsl.w	r3, r1, r3
 800cefa:	b29b      	uxth	r3, r3
 800cefc:	68f9      	ldr	r1, [r7, #12]
 800cefe:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800cf02:	4313      	orrs	r3, r2
 800cf04:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800cf06:	68bb      	ldr	r3, [r7, #8]
 800cf08:	015a      	lsls	r2, r3, #5
 800cf0a:	68fb      	ldr	r3, [r7, #12]
 800cf0c:	4413      	add	r3, r2
 800cf0e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cf12:	681b      	ldr	r3, [r3, #0]
 800cf14:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800cf18:	2b00      	cmp	r3, #0
 800cf1a:	d153      	bne.n	800cfc4 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800cf1c:	68bb      	ldr	r3, [r7, #8]
 800cf1e:	015a      	lsls	r2, r3, #5
 800cf20:	68fb      	ldr	r3, [r7, #12]
 800cf22:	4413      	add	r3, r2
 800cf24:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cf28:	681a      	ldr	r2, [r3, #0]
 800cf2a:	683b      	ldr	r3, [r7, #0]
 800cf2c:	689b      	ldr	r3, [r3, #8]
 800cf2e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800cf32:	683b      	ldr	r3, [r7, #0]
 800cf34:	791b      	ldrb	r3, [r3, #4]
 800cf36:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800cf38:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800cf3a:	68bb      	ldr	r3, [r7, #8]
 800cf3c:	059b      	lsls	r3, r3, #22
 800cf3e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800cf40:	431a      	orrs	r2, r3
 800cf42:	68bb      	ldr	r3, [r7, #8]
 800cf44:	0159      	lsls	r1, r3, #5
 800cf46:	68fb      	ldr	r3, [r7, #12]
 800cf48:	440b      	add	r3, r1
 800cf4a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cf4e:	4619      	mov	r1, r3
 800cf50:	4b20      	ldr	r3, [pc, #128]	@ (800cfd4 <USB_ActivateEndpoint+0x10c>)
 800cf52:	4313      	orrs	r3, r2
 800cf54:	600b      	str	r3, [r1, #0]
 800cf56:	e035      	b.n	800cfc4 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800cf58:	68fb      	ldr	r3, [r7, #12]
 800cf5a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cf5e:	69da      	ldr	r2, [r3, #28]
 800cf60:	683b      	ldr	r3, [r7, #0]
 800cf62:	781b      	ldrb	r3, [r3, #0]
 800cf64:	f003 030f 	and.w	r3, r3, #15
 800cf68:	2101      	movs	r1, #1
 800cf6a:	fa01 f303 	lsl.w	r3, r1, r3
 800cf6e:	041b      	lsls	r3, r3, #16
 800cf70:	68f9      	ldr	r1, [r7, #12]
 800cf72:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800cf76:	4313      	orrs	r3, r2
 800cf78:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800cf7a:	68bb      	ldr	r3, [r7, #8]
 800cf7c:	015a      	lsls	r2, r3, #5
 800cf7e:	68fb      	ldr	r3, [r7, #12]
 800cf80:	4413      	add	r3, r2
 800cf82:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cf86:	681b      	ldr	r3, [r3, #0]
 800cf88:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800cf8c:	2b00      	cmp	r3, #0
 800cf8e:	d119      	bne.n	800cfc4 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800cf90:	68bb      	ldr	r3, [r7, #8]
 800cf92:	015a      	lsls	r2, r3, #5
 800cf94:	68fb      	ldr	r3, [r7, #12]
 800cf96:	4413      	add	r3, r2
 800cf98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cf9c:	681a      	ldr	r2, [r3, #0]
 800cf9e:	683b      	ldr	r3, [r7, #0]
 800cfa0:	689b      	ldr	r3, [r3, #8]
 800cfa2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800cfa6:	683b      	ldr	r3, [r7, #0]
 800cfa8:	791b      	ldrb	r3, [r3, #4]
 800cfaa:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800cfac:	430b      	orrs	r3, r1
 800cfae:	431a      	orrs	r2, r3
 800cfb0:	68bb      	ldr	r3, [r7, #8]
 800cfb2:	0159      	lsls	r1, r3, #5
 800cfb4:	68fb      	ldr	r3, [r7, #12]
 800cfb6:	440b      	add	r3, r1
 800cfb8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cfbc:	4619      	mov	r1, r3
 800cfbe:	4b05      	ldr	r3, [pc, #20]	@ (800cfd4 <USB_ActivateEndpoint+0x10c>)
 800cfc0:	4313      	orrs	r3, r2
 800cfc2:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800cfc4:	2300      	movs	r3, #0
}
 800cfc6:	4618      	mov	r0, r3
 800cfc8:	3714      	adds	r7, #20
 800cfca:	46bd      	mov	sp, r7
 800cfcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfd0:	4770      	bx	lr
 800cfd2:	bf00      	nop
 800cfd4:	10008000 	.word	0x10008000

0800cfd8 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800cfd8:	b480      	push	{r7}
 800cfda:	b085      	sub	sp, #20
 800cfdc:	af00      	add	r7, sp, #0
 800cfde:	6078      	str	r0, [r7, #4]
 800cfe0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800cfe6:	683b      	ldr	r3, [r7, #0]
 800cfe8:	781b      	ldrb	r3, [r3, #0]
 800cfea:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800cfec:	683b      	ldr	r3, [r7, #0]
 800cfee:	785b      	ldrb	r3, [r3, #1]
 800cff0:	2b01      	cmp	r3, #1
 800cff2:	d161      	bne.n	800d0b8 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800cff4:	68bb      	ldr	r3, [r7, #8]
 800cff6:	015a      	lsls	r2, r3, #5
 800cff8:	68fb      	ldr	r3, [r7, #12]
 800cffa:	4413      	add	r3, r2
 800cffc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d000:	681b      	ldr	r3, [r3, #0]
 800d002:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d006:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d00a:	d11f      	bne.n	800d04c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800d00c:	68bb      	ldr	r3, [r7, #8]
 800d00e:	015a      	lsls	r2, r3, #5
 800d010:	68fb      	ldr	r3, [r7, #12]
 800d012:	4413      	add	r3, r2
 800d014:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d018:	681b      	ldr	r3, [r3, #0]
 800d01a:	68ba      	ldr	r2, [r7, #8]
 800d01c:	0151      	lsls	r1, r2, #5
 800d01e:	68fa      	ldr	r2, [r7, #12]
 800d020:	440a      	add	r2, r1
 800d022:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d026:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800d02a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800d02c:	68bb      	ldr	r3, [r7, #8]
 800d02e:	015a      	lsls	r2, r3, #5
 800d030:	68fb      	ldr	r3, [r7, #12]
 800d032:	4413      	add	r3, r2
 800d034:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d038:	681b      	ldr	r3, [r3, #0]
 800d03a:	68ba      	ldr	r2, [r7, #8]
 800d03c:	0151      	lsls	r1, r2, #5
 800d03e:	68fa      	ldr	r2, [r7, #12]
 800d040:	440a      	add	r2, r1
 800d042:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d046:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800d04a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800d04c:	68fb      	ldr	r3, [r7, #12]
 800d04e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d052:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d054:	683b      	ldr	r3, [r7, #0]
 800d056:	781b      	ldrb	r3, [r3, #0]
 800d058:	f003 030f 	and.w	r3, r3, #15
 800d05c:	2101      	movs	r1, #1
 800d05e:	fa01 f303 	lsl.w	r3, r1, r3
 800d062:	b29b      	uxth	r3, r3
 800d064:	43db      	mvns	r3, r3
 800d066:	68f9      	ldr	r1, [r7, #12]
 800d068:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800d06c:	4013      	ands	r3, r2
 800d06e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800d070:	68fb      	ldr	r3, [r7, #12]
 800d072:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d076:	69da      	ldr	r2, [r3, #28]
 800d078:	683b      	ldr	r3, [r7, #0]
 800d07a:	781b      	ldrb	r3, [r3, #0]
 800d07c:	f003 030f 	and.w	r3, r3, #15
 800d080:	2101      	movs	r1, #1
 800d082:	fa01 f303 	lsl.w	r3, r1, r3
 800d086:	b29b      	uxth	r3, r3
 800d088:	43db      	mvns	r3, r3
 800d08a:	68f9      	ldr	r1, [r7, #12]
 800d08c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800d090:	4013      	ands	r3, r2
 800d092:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800d094:	68bb      	ldr	r3, [r7, #8]
 800d096:	015a      	lsls	r2, r3, #5
 800d098:	68fb      	ldr	r3, [r7, #12]
 800d09a:	4413      	add	r3, r2
 800d09c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d0a0:	681a      	ldr	r2, [r3, #0]
 800d0a2:	68bb      	ldr	r3, [r7, #8]
 800d0a4:	0159      	lsls	r1, r3, #5
 800d0a6:	68fb      	ldr	r3, [r7, #12]
 800d0a8:	440b      	add	r3, r1
 800d0aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d0ae:	4619      	mov	r1, r3
 800d0b0:	4b35      	ldr	r3, [pc, #212]	@ (800d188 <USB_DeactivateEndpoint+0x1b0>)
 800d0b2:	4013      	ands	r3, r2
 800d0b4:	600b      	str	r3, [r1, #0]
 800d0b6:	e060      	b.n	800d17a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800d0b8:	68bb      	ldr	r3, [r7, #8]
 800d0ba:	015a      	lsls	r2, r3, #5
 800d0bc:	68fb      	ldr	r3, [r7, #12]
 800d0be:	4413      	add	r3, r2
 800d0c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d0c4:	681b      	ldr	r3, [r3, #0]
 800d0c6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d0ca:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d0ce:	d11f      	bne.n	800d110 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800d0d0:	68bb      	ldr	r3, [r7, #8]
 800d0d2:	015a      	lsls	r2, r3, #5
 800d0d4:	68fb      	ldr	r3, [r7, #12]
 800d0d6:	4413      	add	r3, r2
 800d0d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d0dc:	681b      	ldr	r3, [r3, #0]
 800d0de:	68ba      	ldr	r2, [r7, #8]
 800d0e0:	0151      	lsls	r1, r2, #5
 800d0e2:	68fa      	ldr	r2, [r7, #12]
 800d0e4:	440a      	add	r2, r1
 800d0e6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d0ea:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800d0ee:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800d0f0:	68bb      	ldr	r3, [r7, #8]
 800d0f2:	015a      	lsls	r2, r3, #5
 800d0f4:	68fb      	ldr	r3, [r7, #12]
 800d0f6:	4413      	add	r3, r2
 800d0f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d0fc:	681b      	ldr	r3, [r3, #0]
 800d0fe:	68ba      	ldr	r2, [r7, #8]
 800d100:	0151      	lsls	r1, r2, #5
 800d102:	68fa      	ldr	r2, [r7, #12]
 800d104:	440a      	add	r2, r1
 800d106:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d10a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800d10e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800d110:	68fb      	ldr	r3, [r7, #12]
 800d112:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d116:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d118:	683b      	ldr	r3, [r7, #0]
 800d11a:	781b      	ldrb	r3, [r3, #0]
 800d11c:	f003 030f 	and.w	r3, r3, #15
 800d120:	2101      	movs	r1, #1
 800d122:	fa01 f303 	lsl.w	r3, r1, r3
 800d126:	041b      	lsls	r3, r3, #16
 800d128:	43db      	mvns	r3, r3
 800d12a:	68f9      	ldr	r1, [r7, #12]
 800d12c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800d130:	4013      	ands	r3, r2
 800d132:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800d134:	68fb      	ldr	r3, [r7, #12]
 800d136:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d13a:	69da      	ldr	r2, [r3, #28]
 800d13c:	683b      	ldr	r3, [r7, #0]
 800d13e:	781b      	ldrb	r3, [r3, #0]
 800d140:	f003 030f 	and.w	r3, r3, #15
 800d144:	2101      	movs	r1, #1
 800d146:	fa01 f303 	lsl.w	r3, r1, r3
 800d14a:	041b      	lsls	r3, r3, #16
 800d14c:	43db      	mvns	r3, r3
 800d14e:	68f9      	ldr	r1, [r7, #12]
 800d150:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800d154:	4013      	ands	r3, r2
 800d156:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800d158:	68bb      	ldr	r3, [r7, #8]
 800d15a:	015a      	lsls	r2, r3, #5
 800d15c:	68fb      	ldr	r3, [r7, #12]
 800d15e:	4413      	add	r3, r2
 800d160:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d164:	681a      	ldr	r2, [r3, #0]
 800d166:	68bb      	ldr	r3, [r7, #8]
 800d168:	0159      	lsls	r1, r3, #5
 800d16a:	68fb      	ldr	r3, [r7, #12]
 800d16c:	440b      	add	r3, r1
 800d16e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d172:	4619      	mov	r1, r3
 800d174:	4b05      	ldr	r3, [pc, #20]	@ (800d18c <USB_DeactivateEndpoint+0x1b4>)
 800d176:	4013      	ands	r3, r2
 800d178:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800d17a:	2300      	movs	r3, #0
}
 800d17c:	4618      	mov	r0, r3
 800d17e:	3714      	adds	r7, #20
 800d180:	46bd      	mov	sp, r7
 800d182:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d186:	4770      	bx	lr
 800d188:	ec337800 	.word	0xec337800
 800d18c:	eff37800 	.word	0xeff37800

0800d190 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800d190:	b580      	push	{r7, lr}
 800d192:	b08a      	sub	sp, #40	@ 0x28
 800d194:	af02      	add	r7, sp, #8
 800d196:	60f8      	str	r0, [r7, #12]
 800d198:	60b9      	str	r1, [r7, #8]
 800d19a:	4613      	mov	r3, r2
 800d19c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d19e:	68fb      	ldr	r3, [r7, #12]
 800d1a0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800d1a2:	68bb      	ldr	r3, [r7, #8]
 800d1a4:	781b      	ldrb	r3, [r3, #0]
 800d1a6:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800d1a8:	68bb      	ldr	r3, [r7, #8]
 800d1aa:	785b      	ldrb	r3, [r3, #1]
 800d1ac:	2b01      	cmp	r3, #1
 800d1ae:	f040 8185 	bne.w	800d4bc <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800d1b2:	68bb      	ldr	r3, [r7, #8]
 800d1b4:	691b      	ldr	r3, [r3, #16]
 800d1b6:	2b00      	cmp	r3, #0
 800d1b8:	d132      	bne.n	800d220 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800d1ba:	69bb      	ldr	r3, [r7, #24]
 800d1bc:	015a      	lsls	r2, r3, #5
 800d1be:	69fb      	ldr	r3, [r7, #28]
 800d1c0:	4413      	add	r3, r2
 800d1c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d1c6:	691a      	ldr	r2, [r3, #16]
 800d1c8:	69bb      	ldr	r3, [r7, #24]
 800d1ca:	0159      	lsls	r1, r3, #5
 800d1cc:	69fb      	ldr	r3, [r7, #28]
 800d1ce:	440b      	add	r3, r1
 800d1d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d1d4:	4619      	mov	r1, r3
 800d1d6:	4ba7      	ldr	r3, [pc, #668]	@ (800d474 <USB_EPStartXfer+0x2e4>)
 800d1d8:	4013      	ands	r3, r2
 800d1da:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800d1dc:	69bb      	ldr	r3, [r7, #24]
 800d1de:	015a      	lsls	r2, r3, #5
 800d1e0:	69fb      	ldr	r3, [r7, #28]
 800d1e2:	4413      	add	r3, r2
 800d1e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d1e8:	691b      	ldr	r3, [r3, #16]
 800d1ea:	69ba      	ldr	r2, [r7, #24]
 800d1ec:	0151      	lsls	r1, r2, #5
 800d1ee:	69fa      	ldr	r2, [r7, #28]
 800d1f0:	440a      	add	r2, r1
 800d1f2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d1f6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800d1fa:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800d1fc:	69bb      	ldr	r3, [r7, #24]
 800d1fe:	015a      	lsls	r2, r3, #5
 800d200:	69fb      	ldr	r3, [r7, #28]
 800d202:	4413      	add	r3, r2
 800d204:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d208:	691a      	ldr	r2, [r3, #16]
 800d20a:	69bb      	ldr	r3, [r7, #24]
 800d20c:	0159      	lsls	r1, r3, #5
 800d20e:	69fb      	ldr	r3, [r7, #28]
 800d210:	440b      	add	r3, r1
 800d212:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d216:	4619      	mov	r1, r3
 800d218:	4b97      	ldr	r3, [pc, #604]	@ (800d478 <USB_EPStartXfer+0x2e8>)
 800d21a:	4013      	ands	r3, r2
 800d21c:	610b      	str	r3, [r1, #16]
 800d21e:	e097      	b.n	800d350 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800d220:	69bb      	ldr	r3, [r7, #24]
 800d222:	015a      	lsls	r2, r3, #5
 800d224:	69fb      	ldr	r3, [r7, #28]
 800d226:	4413      	add	r3, r2
 800d228:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d22c:	691a      	ldr	r2, [r3, #16]
 800d22e:	69bb      	ldr	r3, [r7, #24]
 800d230:	0159      	lsls	r1, r3, #5
 800d232:	69fb      	ldr	r3, [r7, #28]
 800d234:	440b      	add	r3, r1
 800d236:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d23a:	4619      	mov	r1, r3
 800d23c:	4b8e      	ldr	r3, [pc, #568]	@ (800d478 <USB_EPStartXfer+0x2e8>)
 800d23e:	4013      	ands	r3, r2
 800d240:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800d242:	69bb      	ldr	r3, [r7, #24]
 800d244:	015a      	lsls	r2, r3, #5
 800d246:	69fb      	ldr	r3, [r7, #28]
 800d248:	4413      	add	r3, r2
 800d24a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d24e:	691a      	ldr	r2, [r3, #16]
 800d250:	69bb      	ldr	r3, [r7, #24]
 800d252:	0159      	lsls	r1, r3, #5
 800d254:	69fb      	ldr	r3, [r7, #28]
 800d256:	440b      	add	r3, r1
 800d258:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d25c:	4619      	mov	r1, r3
 800d25e:	4b85      	ldr	r3, [pc, #532]	@ (800d474 <USB_EPStartXfer+0x2e4>)
 800d260:	4013      	ands	r3, r2
 800d262:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 800d264:	69bb      	ldr	r3, [r7, #24]
 800d266:	2b00      	cmp	r3, #0
 800d268:	d11a      	bne.n	800d2a0 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800d26a:	68bb      	ldr	r3, [r7, #8]
 800d26c:	691a      	ldr	r2, [r3, #16]
 800d26e:	68bb      	ldr	r3, [r7, #8]
 800d270:	689b      	ldr	r3, [r3, #8]
 800d272:	429a      	cmp	r2, r3
 800d274:	d903      	bls.n	800d27e <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800d276:	68bb      	ldr	r3, [r7, #8]
 800d278:	689a      	ldr	r2, [r3, #8]
 800d27a:	68bb      	ldr	r3, [r7, #8]
 800d27c:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800d27e:	69bb      	ldr	r3, [r7, #24]
 800d280:	015a      	lsls	r2, r3, #5
 800d282:	69fb      	ldr	r3, [r7, #28]
 800d284:	4413      	add	r3, r2
 800d286:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d28a:	691b      	ldr	r3, [r3, #16]
 800d28c:	69ba      	ldr	r2, [r7, #24]
 800d28e:	0151      	lsls	r1, r2, #5
 800d290:	69fa      	ldr	r2, [r7, #28]
 800d292:	440a      	add	r2, r1
 800d294:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d298:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800d29c:	6113      	str	r3, [r2, #16]
 800d29e:	e044      	b.n	800d32a <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800d2a0:	68bb      	ldr	r3, [r7, #8]
 800d2a2:	691a      	ldr	r2, [r3, #16]
 800d2a4:	68bb      	ldr	r3, [r7, #8]
 800d2a6:	689b      	ldr	r3, [r3, #8]
 800d2a8:	4413      	add	r3, r2
 800d2aa:	1e5a      	subs	r2, r3, #1
 800d2ac:	68bb      	ldr	r3, [r7, #8]
 800d2ae:	689b      	ldr	r3, [r3, #8]
 800d2b0:	fbb2 f3f3 	udiv	r3, r2, r3
 800d2b4:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 800d2b6:	69bb      	ldr	r3, [r7, #24]
 800d2b8:	015a      	lsls	r2, r3, #5
 800d2ba:	69fb      	ldr	r3, [r7, #28]
 800d2bc:	4413      	add	r3, r2
 800d2be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d2c2:	691a      	ldr	r2, [r3, #16]
 800d2c4:	8afb      	ldrh	r3, [r7, #22]
 800d2c6:	04d9      	lsls	r1, r3, #19
 800d2c8:	4b6c      	ldr	r3, [pc, #432]	@ (800d47c <USB_EPStartXfer+0x2ec>)
 800d2ca:	400b      	ands	r3, r1
 800d2cc:	69b9      	ldr	r1, [r7, #24]
 800d2ce:	0148      	lsls	r0, r1, #5
 800d2d0:	69f9      	ldr	r1, [r7, #28]
 800d2d2:	4401      	add	r1, r0
 800d2d4:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800d2d8:	4313      	orrs	r3, r2
 800d2da:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800d2dc:	68bb      	ldr	r3, [r7, #8]
 800d2de:	791b      	ldrb	r3, [r3, #4]
 800d2e0:	2b01      	cmp	r3, #1
 800d2e2:	d122      	bne.n	800d32a <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800d2e4:	69bb      	ldr	r3, [r7, #24]
 800d2e6:	015a      	lsls	r2, r3, #5
 800d2e8:	69fb      	ldr	r3, [r7, #28]
 800d2ea:	4413      	add	r3, r2
 800d2ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d2f0:	691b      	ldr	r3, [r3, #16]
 800d2f2:	69ba      	ldr	r2, [r7, #24]
 800d2f4:	0151      	lsls	r1, r2, #5
 800d2f6:	69fa      	ldr	r2, [r7, #28]
 800d2f8:	440a      	add	r2, r1
 800d2fa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d2fe:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800d302:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 800d304:	69bb      	ldr	r3, [r7, #24]
 800d306:	015a      	lsls	r2, r3, #5
 800d308:	69fb      	ldr	r3, [r7, #28]
 800d30a:	4413      	add	r3, r2
 800d30c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d310:	691a      	ldr	r2, [r3, #16]
 800d312:	8afb      	ldrh	r3, [r7, #22]
 800d314:	075b      	lsls	r3, r3, #29
 800d316:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800d31a:	69b9      	ldr	r1, [r7, #24]
 800d31c:	0148      	lsls	r0, r1, #5
 800d31e:	69f9      	ldr	r1, [r7, #28]
 800d320:	4401      	add	r1, r0
 800d322:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800d326:	4313      	orrs	r3, r2
 800d328:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800d32a:	69bb      	ldr	r3, [r7, #24]
 800d32c:	015a      	lsls	r2, r3, #5
 800d32e:	69fb      	ldr	r3, [r7, #28]
 800d330:	4413      	add	r3, r2
 800d332:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d336:	691a      	ldr	r2, [r3, #16]
 800d338:	68bb      	ldr	r3, [r7, #8]
 800d33a:	691b      	ldr	r3, [r3, #16]
 800d33c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d340:	69b9      	ldr	r1, [r7, #24]
 800d342:	0148      	lsls	r0, r1, #5
 800d344:	69f9      	ldr	r1, [r7, #28]
 800d346:	4401      	add	r1, r0
 800d348:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800d34c:	4313      	orrs	r3, r2
 800d34e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800d350:	79fb      	ldrb	r3, [r7, #7]
 800d352:	2b01      	cmp	r3, #1
 800d354:	d14b      	bne.n	800d3ee <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800d356:	68bb      	ldr	r3, [r7, #8]
 800d358:	69db      	ldr	r3, [r3, #28]
 800d35a:	2b00      	cmp	r3, #0
 800d35c:	d009      	beq.n	800d372 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800d35e:	69bb      	ldr	r3, [r7, #24]
 800d360:	015a      	lsls	r2, r3, #5
 800d362:	69fb      	ldr	r3, [r7, #28]
 800d364:	4413      	add	r3, r2
 800d366:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d36a:	461a      	mov	r2, r3
 800d36c:	68bb      	ldr	r3, [r7, #8]
 800d36e:	69db      	ldr	r3, [r3, #28]
 800d370:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800d372:	68bb      	ldr	r3, [r7, #8]
 800d374:	791b      	ldrb	r3, [r3, #4]
 800d376:	2b01      	cmp	r3, #1
 800d378:	d128      	bne.n	800d3cc <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800d37a:	69fb      	ldr	r3, [r7, #28]
 800d37c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d380:	689b      	ldr	r3, [r3, #8]
 800d382:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d386:	2b00      	cmp	r3, #0
 800d388:	d110      	bne.n	800d3ac <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800d38a:	69bb      	ldr	r3, [r7, #24]
 800d38c:	015a      	lsls	r2, r3, #5
 800d38e:	69fb      	ldr	r3, [r7, #28]
 800d390:	4413      	add	r3, r2
 800d392:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d396:	681b      	ldr	r3, [r3, #0]
 800d398:	69ba      	ldr	r2, [r7, #24]
 800d39a:	0151      	lsls	r1, r2, #5
 800d39c:	69fa      	ldr	r2, [r7, #28]
 800d39e:	440a      	add	r2, r1
 800d3a0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d3a4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800d3a8:	6013      	str	r3, [r2, #0]
 800d3aa:	e00f      	b.n	800d3cc <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800d3ac:	69bb      	ldr	r3, [r7, #24]
 800d3ae:	015a      	lsls	r2, r3, #5
 800d3b0:	69fb      	ldr	r3, [r7, #28]
 800d3b2:	4413      	add	r3, r2
 800d3b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d3b8:	681b      	ldr	r3, [r3, #0]
 800d3ba:	69ba      	ldr	r2, [r7, #24]
 800d3bc:	0151      	lsls	r1, r2, #5
 800d3be:	69fa      	ldr	r2, [r7, #28]
 800d3c0:	440a      	add	r2, r1
 800d3c2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d3c6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d3ca:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800d3cc:	69bb      	ldr	r3, [r7, #24]
 800d3ce:	015a      	lsls	r2, r3, #5
 800d3d0:	69fb      	ldr	r3, [r7, #28]
 800d3d2:	4413      	add	r3, r2
 800d3d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d3d8:	681b      	ldr	r3, [r3, #0]
 800d3da:	69ba      	ldr	r2, [r7, #24]
 800d3dc:	0151      	lsls	r1, r2, #5
 800d3de:	69fa      	ldr	r2, [r7, #28]
 800d3e0:	440a      	add	r2, r1
 800d3e2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d3e6:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800d3ea:	6013      	str	r3, [r2, #0]
 800d3ec:	e169      	b.n	800d6c2 <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800d3ee:	69bb      	ldr	r3, [r7, #24]
 800d3f0:	015a      	lsls	r2, r3, #5
 800d3f2:	69fb      	ldr	r3, [r7, #28]
 800d3f4:	4413      	add	r3, r2
 800d3f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d3fa:	681b      	ldr	r3, [r3, #0]
 800d3fc:	69ba      	ldr	r2, [r7, #24]
 800d3fe:	0151      	lsls	r1, r2, #5
 800d400:	69fa      	ldr	r2, [r7, #28]
 800d402:	440a      	add	r2, r1
 800d404:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d408:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800d40c:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800d40e:	68bb      	ldr	r3, [r7, #8]
 800d410:	791b      	ldrb	r3, [r3, #4]
 800d412:	2b01      	cmp	r3, #1
 800d414:	d015      	beq.n	800d442 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800d416:	68bb      	ldr	r3, [r7, #8]
 800d418:	691b      	ldr	r3, [r3, #16]
 800d41a:	2b00      	cmp	r3, #0
 800d41c:	f000 8151 	beq.w	800d6c2 <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800d420:	69fb      	ldr	r3, [r7, #28]
 800d422:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d426:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d428:	68bb      	ldr	r3, [r7, #8]
 800d42a:	781b      	ldrb	r3, [r3, #0]
 800d42c:	f003 030f 	and.w	r3, r3, #15
 800d430:	2101      	movs	r1, #1
 800d432:	fa01 f303 	lsl.w	r3, r1, r3
 800d436:	69f9      	ldr	r1, [r7, #28]
 800d438:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800d43c:	4313      	orrs	r3, r2
 800d43e:	634b      	str	r3, [r1, #52]	@ 0x34
 800d440:	e13f      	b.n	800d6c2 <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800d442:	69fb      	ldr	r3, [r7, #28]
 800d444:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d448:	689b      	ldr	r3, [r3, #8]
 800d44a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d44e:	2b00      	cmp	r3, #0
 800d450:	d116      	bne.n	800d480 <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800d452:	69bb      	ldr	r3, [r7, #24]
 800d454:	015a      	lsls	r2, r3, #5
 800d456:	69fb      	ldr	r3, [r7, #28]
 800d458:	4413      	add	r3, r2
 800d45a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d45e:	681b      	ldr	r3, [r3, #0]
 800d460:	69ba      	ldr	r2, [r7, #24]
 800d462:	0151      	lsls	r1, r2, #5
 800d464:	69fa      	ldr	r2, [r7, #28]
 800d466:	440a      	add	r2, r1
 800d468:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d46c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800d470:	6013      	str	r3, [r2, #0]
 800d472:	e015      	b.n	800d4a0 <USB_EPStartXfer+0x310>
 800d474:	e007ffff 	.word	0xe007ffff
 800d478:	fff80000 	.word	0xfff80000
 800d47c:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800d480:	69bb      	ldr	r3, [r7, #24]
 800d482:	015a      	lsls	r2, r3, #5
 800d484:	69fb      	ldr	r3, [r7, #28]
 800d486:	4413      	add	r3, r2
 800d488:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d48c:	681b      	ldr	r3, [r3, #0]
 800d48e:	69ba      	ldr	r2, [r7, #24]
 800d490:	0151      	lsls	r1, r2, #5
 800d492:	69fa      	ldr	r2, [r7, #28]
 800d494:	440a      	add	r2, r1
 800d496:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d49a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d49e:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800d4a0:	68bb      	ldr	r3, [r7, #8]
 800d4a2:	68d9      	ldr	r1, [r3, #12]
 800d4a4:	68bb      	ldr	r3, [r7, #8]
 800d4a6:	781a      	ldrb	r2, [r3, #0]
 800d4a8:	68bb      	ldr	r3, [r7, #8]
 800d4aa:	691b      	ldr	r3, [r3, #16]
 800d4ac:	b298      	uxth	r0, r3
 800d4ae:	79fb      	ldrb	r3, [r7, #7]
 800d4b0:	9300      	str	r3, [sp, #0]
 800d4b2:	4603      	mov	r3, r0
 800d4b4:	68f8      	ldr	r0, [r7, #12]
 800d4b6:	f000 f9b9 	bl	800d82c <USB_WritePacket>
 800d4ba:	e102      	b.n	800d6c2 <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800d4bc:	69bb      	ldr	r3, [r7, #24]
 800d4be:	015a      	lsls	r2, r3, #5
 800d4c0:	69fb      	ldr	r3, [r7, #28]
 800d4c2:	4413      	add	r3, r2
 800d4c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d4c8:	691a      	ldr	r2, [r3, #16]
 800d4ca:	69bb      	ldr	r3, [r7, #24]
 800d4cc:	0159      	lsls	r1, r3, #5
 800d4ce:	69fb      	ldr	r3, [r7, #28]
 800d4d0:	440b      	add	r3, r1
 800d4d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d4d6:	4619      	mov	r1, r3
 800d4d8:	4b7c      	ldr	r3, [pc, #496]	@ (800d6cc <USB_EPStartXfer+0x53c>)
 800d4da:	4013      	ands	r3, r2
 800d4dc:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800d4de:	69bb      	ldr	r3, [r7, #24]
 800d4e0:	015a      	lsls	r2, r3, #5
 800d4e2:	69fb      	ldr	r3, [r7, #28]
 800d4e4:	4413      	add	r3, r2
 800d4e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d4ea:	691a      	ldr	r2, [r3, #16]
 800d4ec:	69bb      	ldr	r3, [r7, #24]
 800d4ee:	0159      	lsls	r1, r3, #5
 800d4f0:	69fb      	ldr	r3, [r7, #28]
 800d4f2:	440b      	add	r3, r1
 800d4f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d4f8:	4619      	mov	r1, r3
 800d4fa:	4b75      	ldr	r3, [pc, #468]	@ (800d6d0 <USB_EPStartXfer+0x540>)
 800d4fc:	4013      	ands	r3, r2
 800d4fe:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 800d500:	69bb      	ldr	r3, [r7, #24]
 800d502:	2b00      	cmp	r3, #0
 800d504:	d12f      	bne.n	800d566 <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 800d506:	68bb      	ldr	r3, [r7, #8]
 800d508:	691b      	ldr	r3, [r3, #16]
 800d50a:	2b00      	cmp	r3, #0
 800d50c:	d003      	beq.n	800d516 <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 800d50e:	68bb      	ldr	r3, [r7, #8]
 800d510:	689a      	ldr	r2, [r3, #8]
 800d512:	68bb      	ldr	r3, [r7, #8]
 800d514:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800d516:	68bb      	ldr	r3, [r7, #8]
 800d518:	689a      	ldr	r2, [r3, #8]
 800d51a:	68bb      	ldr	r3, [r7, #8]
 800d51c:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800d51e:	69bb      	ldr	r3, [r7, #24]
 800d520:	015a      	lsls	r2, r3, #5
 800d522:	69fb      	ldr	r3, [r7, #28]
 800d524:	4413      	add	r3, r2
 800d526:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d52a:	691a      	ldr	r2, [r3, #16]
 800d52c:	68bb      	ldr	r3, [r7, #8]
 800d52e:	6a1b      	ldr	r3, [r3, #32]
 800d530:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d534:	69b9      	ldr	r1, [r7, #24]
 800d536:	0148      	lsls	r0, r1, #5
 800d538:	69f9      	ldr	r1, [r7, #28]
 800d53a:	4401      	add	r1, r0
 800d53c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800d540:	4313      	orrs	r3, r2
 800d542:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800d544:	69bb      	ldr	r3, [r7, #24]
 800d546:	015a      	lsls	r2, r3, #5
 800d548:	69fb      	ldr	r3, [r7, #28]
 800d54a:	4413      	add	r3, r2
 800d54c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d550:	691b      	ldr	r3, [r3, #16]
 800d552:	69ba      	ldr	r2, [r7, #24]
 800d554:	0151      	lsls	r1, r2, #5
 800d556:	69fa      	ldr	r2, [r7, #28]
 800d558:	440a      	add	r2, r1
 800d55a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d55e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800d562:	6113      	str	r3, [r2, #16]
 800d564:	e05f      	b.n	800d626 <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 800d566:	68bb      	ldr	r3, [r7, #8]
 800d568:	691b      	ldr	r3, [r3, #16]
 800d56a:	2b00      	cmp	r3, #0
 800d56c:	d123      	bne.n	800d5b6 <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800d56e:	69bb      	ldr	r3, [r7, #24]
 800d570:	015a      	lsls	r2, r3, #5
 800d572:	69fb      	ldr	r3, [r7, #28]
 800d574:	4413      	add	r3, r2
 800d576:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d57a:	691a      	ldr	r2, [r3, #16]
 800d57c:	68bb      	ldr	r3, [r7, #8]
 800d57e:	689b      	ldr	r3, [r3, #8]
 800d580:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d584:	69b9      	ldr	r1, [r7, #24]
 800d586:	0148      	lsls	r0, r1, #5
 800d588:	69f9      	ldr	r1, [r7, #28]
 800d58a:	4401      	add	r1, r0
 800d58c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800d590:	4313      	orrs	r3, r2
 800d592:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800d594:	69bb      	ldr	r3, [r7, #24]
 800d596:	015a      	lsls	r2, r3, #5
 800d598:	69fb      	ldr	r3, [r7, #28]
 800d59a:	4413      	add	r3, r2
 800d59c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d5a0:	691b      	ldr	r3, [r3, #16]
 800d5a2:	69ba      	ldr	r2, [r7, #24]
 800d5a4:	0151      	lsls	r1, r2, #5
 800d5a6:	69fa      	ldr	r2, [r7, #28]
 800d5a8:	440a      	add	r2, r1
 800d5aa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d5ae:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800d5b2:	6113      	str	r3, [r2, #16]
 800d5b4:	e037      	b.n	800d626 <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800d5b6:	68bb      	ldr	r3, [r7, #8]
 800d5b8:	691a      	ldr	r2, [r3, #16]
 800d5ba:	68bb      	ldr	r3, [r7, #8]
 800d5bc:	689b      	ldr	r3, [r3, #8]
 800d5be:	4413      	add	r3, r2
 800d5c0:	1e5a      	subs	r2, r3, #1
 800d5c2:	68bb      	ldr	r3, [r7, #8]
 800d5c4:	689b      	ldr	r3, [r3, #8]
 800d5c6:	fbb2 f3f3 	udiv	r3, r2, r3
 800d5ca:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800d5cc:	68bb      	ldr	r3, [r7, #8]
 800d5ce:	689b      	ldr	r3, [r3, #8]
 800d5d0:	8afa      	ldrh	r2, [r7, #22]
 800d5d2:	fb03 f202 	mul.w	r2, r3, r2
 800d5d6:	68bb      	ldr	r3, [r7, #8]
 800d5d8:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800d5da:	69bb      	ldr	r3, [r7, #24]
 800d5dc:	015a      	lsls	r2, r3, #5
 800d5de:	69fb      	ldr	r3, [r7, #28]
 800d5e0:	4413      	add	r3, r2
 800d5e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d5e6:	691a      	ldr	r2, [r3, #16]
 800d5e8:	8afb      	ldrh	r3, [r7, #22]
 800d5ea:	04d9      	lsls	r1, r3, #19
 800d5ec:	4b39      	ldr	r3, [pc, #228]	@ (800d6d4 <USB_EPStartXfer+0x544>)
 800d5ee:	400b      	ands	r3, r1
 800d5f0:	69b9      	ldr	r1, [r7, #24]
 800d5f2:	0148      	lsls	r0, r1, #5
 800d5f4:	69f9      	ldr	r1, [r7, #28]
 800d5f6:	4401      	add	r1, r0
 800d5f8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800d5fc:	4313      	orrs	r3, r2
 800d5fe:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800d600:	69bb      	ldr	r3, [r7, #24]
 800d602:	015a      	lsls	r2, r3, #5
 800d604:	69fb      	ldr	r3, [r7, #28]
 800d606:	4413      	add	r3, r2
 800d608:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d60c:	691a      	ldr	r2, [r3, #16]
 800d60e:	68bb      	ldr	r3, [r7, #8]
 800d610:	6a1b      	ldr	r3, [r3, #32]
 800d612:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d616:	69b9      	ldr	r1, [r7, #24]
 800d618:	0148      	lsls	r0, r1, #5
 800d61a:	69f9      	ldr	r1, [r7, #28]
 800d61c:	4401      	add	r1, r0
 800d61e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800d622:	4313      	orrs	r3, r2
 800d624:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800d626:	79fb      	ldrb	r3, [r7, #7]
 800d628:	2b01      	cmp	r3, #1
 800d62a:	d10d      	bne.n	800d648 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800d62c:	68bb      	ldr	r3, [r7, #8]
 800d62e:	68db      	ldr	r3, [r3, #12]
 800d630:	2b00      	cmp	r3, #0
 800d632:	d009      	beq.n	800d648 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800d634:	68bb      	ldr	r3, [r7, #8]
 800d636:	68d9      	ldr	r1, [r3, #12]
 800d638:	69bb      	ldr	r3, [r7, #24]
 800d63a:	015a      	lsls	r2, r3, #5
 800d63c:	69fb      	ldr	r3, [r7, #28]
 800d63e:	4413      	add	r3, r2
 800d640:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d644:	460a      	mov	r2, r1
 800d646:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800d648:	68bb      	ldr	r3, [r7, #8]
 800d64a:	791b      	ldrb	r3, [r3, #4]
 800d64c:	2b01      	cmp	r3, #1
 800d64e:	d128      	bne.n	800d6a2 <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800d650:	69fb      	ldr	r3, [r7, #28]
 800d652:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d656:	689b      	ldr	r3, [r3, #8]
 800d658:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d65c:	2b00      	cmp	r3, #0
 800d65e:	d110      	bne.n	800d682 <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800d660:	69bb      	ldr	r3, [r7, #24]
 800d662:	015a      	lsls	r2, r3, #5
 800d664:	69fb      	ldr	r3, [r7, #28]
 800d666:	4413      	add	r3, r2
 800d668:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d66c:	681b      	ldr	r3, [r3, #0]
 800d66e:	69ba      	ldr	r2, [r7, #24]
 800d670:	0151      	lsls	r1, r2, #5
 800d672:	69fa      	ldr	r2, [r7, #28]
 800d674:	440a      	add	r2, r1
 800d676:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d67a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800d67e:	6013      	str	r3, [r2, #0]
 800d680:	e00f      	b.n	800d6a2 <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800d682:	69bb      	ldr	r3, [r7, #24]
 800d684:	015a      	lsls	r2, r3, #5
 800d686:	69fb      	ldr	r3, [r7, #28]
 800d688:	4413      	add	r3, r2
 800d68a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d68e:	681b      	ldr	r3, [r3, #0]
 800d690:	69ba      	ldr	r2, [r7, #24]
 800d692:	0151      	lsls	r1, r2, #5
 800d694:	69fa      	ldr	r2, [r7, #28]
 800d696:	440a      	add	r2, r1
 800d698:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d69c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d6a0:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800d6a2:	69bb      	ldr	r3, [r7, #24]
 800d6a4:	015a      	lsls	r2, r3, #5
 800d6a6:	69fb      	ldr	r3, [r7, #28]
 800d6a8:	4413      	add	r3, r2
 800d6aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d6ae:	681b      	ldr	r3, [r3, #0]
 800d6b0:	69ba      	ldr	r2, [r7, #24]
 800d6b2:	0151      	lsls	r1, r2, #5
 800d6b4:	69fa      	ldr	r2, [r7, #28]
 800d6b6:	440a      	add	r2, r1
 800d6b8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d6bc:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800d6c0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800d6c2:	2300      	movs	r3, #0
}
 800d6c4:	4618      	mov	r0, r3
 800d6c6:	3720      	adds	r7, #32
 800d6c8:	46bd      	mov	sp, r7
 800d6ca:	bd80      	pop	{r7, pc}
 800d6cc:	fff80000 	.word	0xfff80000
 800d6d0:	e007ffff 	.word	0xe007ffff
 800d6d4:	1ff80000 	.word	0x1ff80000

0800d6d8 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800d6d8:	b480      	push	{r7}
 800d6da:	b087      	sub	sp, #28
 800d6dc:	af00      	add	r7, sp, #0
 800d6de:	6078      	str	r0, [r7, #4]
 800d6e0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800d6e2:	2300      	movs	r3, #0
 800d6e4:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800d6e6:	2300      	movs	r3, #0
 800d6e8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d6ea:	687b      	ldr	r3, [r7, #4]
 800d6ec:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800d6ee:	683b      	ldr	r3, [r7, #0]
 800d6f0:	785b      	ldrb	r3, [r3, #1]
 800d6f2:	2b01      	cmp	r3, #1
 800d6f4:	d14a      	bne.n	800d78c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800d6f6:	683b      	ldr	r3, [r7, #0]
 800d6f8:	781b      	ldrb	r3, [r3, #0]
 800d6fa:	015a      	lsls	r2, r3, #5
 800d6fc:	693b      	ldr	r3, [r7, #16]
 800d6fe:	4413      	add	r3, r2
 800d700:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d704:	681b      	ldr	r3, [r3, #0]
 800d706:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d70a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d70e:	f040 8086 	bne.w	800d81e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800d712:	683b      	ldr	r3, [r7, #0]
 800d714:	781b      	ldrb	r3, [r3, #0]
 800d716:	015a      	lsls	r2, r3, #5
 800d718:	693b      	ldr	r3, [r7, #16]
 800d71a:	4413      	add	r3, r2
 800d71c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d720:	681b      	ldr	r3, [r3, #0]
 800d722:	683a      	ldr	r2, [r7, #0]
 800d724:	7812      	ldrb	r2, [r2, #0]
 800d726:	0151      	lsls	r1, r2, #5
 800d728:	693a      	ldr	r2, [r7, #16]
 800d72a:	440a      	add	r2, r1
 800d72c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d730:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800d734:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800d736:	683b      	ldr	r3, [r7, #0]
 800d738:	781b      	ldrb	r3, [r3, #0]
 800d73a:	015a      	lsls	r2, r3, #5
 800d73c:	693b      	ldr	r3, [r7, #16]
 800d73e:	4413      	add	r3, r2
 800d740:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d744:	681b      	ldr	r3, [r3, #0]
 800d746:	683a      	ldr	r2, [r7, #0]
 800d748:	7812      	ldrb	r2, [r2, #0]
 800d74a:	0151      	lsls	r1, r2, #5
 800d74c:	693a      	ldr	r2, [r7, #16]
 800d74e:	440a      	add	r2, r1
 800d750:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d754:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800d758:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800d75a:	68fb      	ldr	r3, [r7, #12]
 800d75c:	3301      	adds	r3, #1
 800d75e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800d760:	68fb      	ldr	r3, [r7, #12]
 800d762:	f242 7210 	movw	r2, #10000	@ 0x2710
 800d766:	4293      	cmp	r3, r2
 800d768:	d902      	bls.n	800d770 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800d76a:	2301      	movs	r3, #1
 800d76c:	75fb      	strb	r3, [r7, #23]
          break;
 800d76e:	e056      	b.n	800d81e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800d770:	683b      	ldr	r3, [r7, #0]
 800d772:	781b      	ldrb	r3, [r3, #0]
 800d774:	015a      	lsls	r2, r3, #5
 800d776:	693b      	ldr	r3, [r7, #16]
 800d778:	4413      	add	r3, r2
 800d77a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d77e:	681b      	ldr	r3, [r3, #0]
 800d780:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d784:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d788:	d0e7      	beq.n	800d75a <USB_EPStopXfer+0x82>
 800d78a:	e048      	b.n	800d81e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800d78c:	683b      	ldr	r3, [r7, #0]
 800d78e:	781b      	ldrb	r3, [r3, #0]
 800d790:	015a      	lsls	r2, r3, #5
 800d792:	693b      	ldr	r3, [r7, #16]
 800d794:	4413      	add	r3, r2
 800d796:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d79a:	681b      	ldr	r3, [r3, #0]
 800d79c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d7a0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d7a4:	d13b      	bne.n	800d81e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800d7a6:	683b      	ldr	r3, [r7, #0]
 800d7a8:	781b      	ldrb	r3, [r3, #0]
 800d7aa:	015a      	lsls	r2, r3, #5
 800d7ac:	693b      	ldr	r3, [r7, #16]
 800d7ae:	4413      	add	r3, r2
 800d7b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d7b4:	681b      	ldr	r3, [r3, #0]
 800d7b6:	683a      	ldr	r2, [r7, #0]
 800d7b8:	7812      	ldrb	r2, [r2, #0]
 800d7ba:	0151      	lsls	r1, r2, #5
 800d7bc:	693a      	ldr	r2, [r7, #16]
 800d7be:	440a      	add	r2, r1
 800d7c0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d7c4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800d7c8:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800d7ca:	683b      	ldr	r3, [r7, #0]
 800d7cc:	781b      	ldrb	r3, [r3, #0]
 800d7ce:	015a      	lsls	r2, r3, #5
 800d7d0:	693b      	ldr	r3, [r7, #16]
 800d7d2:	4413      	add	r3, r2
 800d7d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d7d8:	681b      	ldr	r3, [r3, #0]
 800d7da:	683a      	ldr	r2, [r7, #0]
 800d7dc:	7812      	ldrb	r2, [r2, #0]
 800d7de:	0151      	lsls	r1, r2, #5
 800d7e0:	693a      	ldr	r2, [r7, #16]
 800d7e2:	440a      	add	r2, r1
 800d7e4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d7e8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800d7ec:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800d7ee:	68fb      	ldr	r3, [r7, #12]
 800d7f0:	3301      	adds	r3, #1
 800d7f2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800d7f4:	68fb      	ldr	r3, [r7, #12]
 800d7f6:	f242 7210 	movw	r2, #10000	@ 0x2710
 800d7fa:	4293      	cmp	r3, r2
 800d7fc:	d902      	bls.n	800d804 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800d7fe:	2301      	movs	r3, #1
 800d800:	75fb      	strb	r3, [r7, #23]
          break;
 800d802:	e00c      	b.n	800d81e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800d804:	683b      	ldr	r3, [r7, #0]
 800d806:	781b      	ldrb	r3, [r3, #0]
 800d808:	015a      	lsls	r2, r3, #5
 800d80a:	693b      	ldr	r3, [r7, #16]
 800d80c:	4413      	add	r3, r2
 800d80e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d812:	681b      	ldr	r3, [r3, #0]
 800d814:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d818:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d81c:	d0e7      	beq.n	800d7ee <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800d81e:	7dfb      	ldrb	r3, [r7, #23]
}
 800d820:	4618      	mov	r0, r3
 800d822:	371c      	adds	r7, #28
 800d824:	46bd      	mov	sp, r7
 800d826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d82a:	4770      	bx	lr

0800d82c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800d82c:	b480      	push	{r7}
 800d82e:	b089      	sub	sp, #36	@ 0x24
 800d830:	af00      	add	r7, sp, #0
 800d832:	60f8      	str	r0, [r7, #12]
 800d834:	60b9      	str	r1, [r7, #8]
 800d836:	4611      	mov	r1, r2
 800d838:	461a      	mov	r2, r3
 800d83a:	460b      	mov	r3, r1
 800d83c:	71fb      	strb	r3, [r7, #7]
 800d83e:	4613      	mov	r3, r2
 800d840:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d842:	68fb      	ldr	r3, [r7, #12]
 800d844:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800d846:	68bb      	ldr	r3, [r7, #8]
 800d848:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800d84a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800d84e:	2b00      	cmp	r3, #0
 800d850:	d123      	bne.n	800d89a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800d852:	88bb      	ldrh	r3, [r7, #4]
 800d854:	3303      	adds	r3, #3
 800d856:	089b      	lsrs	r3, r3, #2
 800d858:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800d85a:	2300      	movs	r3, #0
 800d85c:	61bb      	str	r3, [r7, #24]
 800d85e:	e018      	b.n	800d892 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800d860:	79fb      	ldrb	r3, [r7, #7]
 800d862:	031a      	lsls	r2, r3, #12
 800d864:	697b      	ldr	r3, [r7, #20]
 800d866:	4413      	add	r3, r2
 800d868:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d86c:	461a      	mov	r2, r3
 800d86e:	69fb      	ldr	r3, [r7, #28]
 800d870:	681b      	ldr	r3, [r3, #0]
 800d872:	6013      	str	r3, [r2, #0]
      pSrc++;
 800d874:	69fb      	ldr	r3, [r7, #28]
 800d876:	3301      	adds	r3, #1
 800d878:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800d87a:	69fb      	ldr	r3, [r7, #28]
 800d87c:	3301      	adds	r3, #1
 800d87e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800d880:	69fb      	ldr	r3, [r7, #28]
 800d882:	3301      	adds	r3, #1
 800d884:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800d886:	69fb      	ldr	r3, [r7, #28]
 800d888:	3301      	adds	r3, #1
 800d88a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800d88c:	69bb      	ldr	r3, [r7, #24]
 800d88e:	3301      	adds	r3, #1
 800d890:	61bb      	str	r3, [r7, #24]
 800d892:	69ba      	ldr	r2, [r7, #24]
 800d894:	693b      	ldr	r3, [r7, #16]
 800d896:	429a      	cmp	r2, r3
 800d898:	d3e2      	bcc.n	800d860 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800d89a:	2300      	movs	r3, #0
}
 800d89c:	4618      	mov	r0, r3
 800d89e:	3724      	adds	r7, #36	@ 0x24
 800d8a0:	46bd      	mov	sp, r7
 800d8a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8a6:	4770      	bx	lr

0800d8a8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800d8a8:	b480      	push	{r7}
 800d8aa:	b08b      	sub	sp, #44	@ 0x2c
 800d8ac:	af00      	add	r7, sp, #0
 800d8ae:	60f8      	str	r0, [r7, #12]
 800d8b0:	60b9      	str	r1, [r7, #8]
 800d8b2:	4613      	mov	r3, r2
 800d8b4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d8b6:	68fb      	ldr	r3, [r7, #12]
 800d8b8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800d8ba:	68bb      	ldr	r3, [r7, #8]
 800d8bc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800d8be:	88fb      	ldrh	r3, [r7, #6]
 800d8c0:	089b      	lsrs	r3, r3, #2
 800d8c2:	b29b      	uxth	r3, r3
 800d8c4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800d8c6:	88fb      	ldrh	r3, [r7, #6]
 800d8c8:	f003 0303 	and.w	r3, r3, #3
 800d8cc:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800d8ce:	2300      	movs	r3, #0
 800d8d0:	623b      	str	r3, [r7, #32]
 800d8d2:	e014      	b.n	800d8fe <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800d8d4:	69bb      	ldr	r3, [r7, #24]
 800d8d6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d8da:	681a      	ldr	r2, [r3, #0]
 800d8dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8de:	601a      	str	r2, [r3, #0]
    pDest++;
 800d8e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8e2:	3301      	adds	r3, #1
 800d8e4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800d8e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8e8:	3301      	adds	r3, #1
 800d8ea:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800d8ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8ee:	3301      	adds	r3, #1
 800d8f0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800d8f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8f4:	3301      	adds	r3, #1
 800d8f6:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800d8f8:	6a3b      	ldr	r3, [r7, #32]
 800d8fa:	3301      	adds	r3, #1
 800d8fc:	623b      	str	r3, [r7, #32]
 800d8fe:	6a3a      	ldr	r2, [r7, #32]
 800d900:	697b      	ldr	r3, [r7, #20]
 800d902:	429a      	cmp	r2, r3
 800d904:	d3e6      	bcc.n	800d8d4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800d906:	8bfb      	ldrh	r3, [r7, #30]
 800d908:	2b00      	cmp	r3, #0
 800d90a:	d01e      	beq.n	800d94a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800d90c:	2300      	movs	r3, #0
 800d90e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800d910:	69bb      	ldr	r3, [r7, #24]
 800d912:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d916:	461a      	mov	r2, r3
 800d918:	f107 0310 	add.w	r3, r7, #16
 800d91c:	6812      	ldr	r2, [r2, #0]
 800d91e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800d920:	693a      	ldr	r2, [r7, #16]
 800d922:	6a3b      	ldr	r3, [r7, #32]
 800d924:	b2db      	uxtb	r3, r3
 800d926:	00db      	lsls	r3, r3, #3
 800d928:	fa22 f303 	lsr.w	r3, r2, r3
 800d92c:	b2da      	uxtb	r2, r3
 800d92e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d930:	701a      	strb	r2, [r3, #0]
      i++;
 800d932:	6a3b      	ldr	r3, [r7, #32]
 800d934:	3301      	adds	r3, #1
 800d936:	623b      	str	r3, [r7, #32]
      pDest++;
 800d938:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d93a:	3301      	adds	r3, #1
 800d93c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800d93e:	8bfb      	ldrh	r3, [r7, #30]
 800d940:	3b01      	subs	r3, #1
 800d942:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800d944:	8bfb      	ldrh	r3, [r7, #30]
 800d946:	2b00      	cmp	r3, #0
 800d948:	d1ea      	bne.n	800d920 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800d94a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800d94c:	4618      	mov	r0, r3
 800d94e:	372c      	adds	r7, #44	@ 0x2c
 800d950:	46bd      	mov	sp, r7
 800d952:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d956:	4770      	bx	lr

0800d958 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800d958:	b480      	push	{r7}
 800d95a:	b085      	sub	sp, #20
 800d95c:	af00      	add	r7, sp, #0
 800d95e:	6078      	str	r0, [r7, #4]
 800d960:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d962:	687b      	ldr	r3, [r7, #4]
 800d964:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800d966:	683b      	ldr	r3, [r7, #0]
 800d968:	781b      	ldrb	r3, [r3, #0]
 800d96a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800d96c:	683b      	ldr	r3, [r7, #0]
 800d96e:	785b      	ldrb	r3, [r3, #1]
 800d970:	2b01      	cmp	r3, #1
 800d972:	d12c      	bne.n	800d9ce <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800d974:	68bb      	ldr	r3, [r7, #8]
 800d976:	015a      	lsls	r2, r3, #5
 800d978:	68fb      	ldr	r3, [r7, #12]
 800d97a:	4413      	add	r3, r2
 800d97c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d980:	681b      	ldr	r3, [r3, #0]
 800d982:	2b00      	cmp	r3, #0
 800d984:	db12      	blt.n	800d9ac <USB_EPSetStall+0x54>
 800d986:	68bb      	ldr	r3, [r7, #8]
 800d988:	2b00      	cmp	r3, #0
 800d98a:	d00f      	beq.n	800d9ac <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800d98c:	68bb      	ldr	r3, [r7, #8]
 800d98e:	015a      	lsls	r2, r3, #5
 800d990:	68fb      	ldr	r3, [r7, #12]
 800d992:	4413      	add	r3, r2
 800d994:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d998:	681b      	ldr	r3, [r3, #0]
 800d99a:	68ba      	ldr	r2, [r7, #8]
 800d99c:	0151      	lsls	r1, r2, #5
 800d99e:	68fa      	ldr	r2, [r7, #12]
 800d9a0:	440a      	add	r2, r1
 800d9a2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d9a6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800d9aa:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800d9ac:	68bb      	ldr	r3, [r7, #8]
 800d9ae:	015a      	lsls	r2, r3, #5
 800d9b0:	68fb      	ldr	r3, [r7, #12]
 800d9b2:	4413      	add	r3, r2
 800d9b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d9b8:	681b      	ldr	r3, [r3, #0]
 800d9ba:	68ba      	ldr	r2, [r7, #8]
 800d9bc:	0151      	lsls	r1, r2, #5
 800d9be:	68fa      	ldr	r2, [r7, #12]
 800d9c0:	440a      	add	r2, r1
 800d9c2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d9c6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800d9ca:	6013      	str	r3, [r2, #0]
 800d9cc:	e02b      	b.n	800da26 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800d9ce:	68bb      	ldr	r3, [r7, #8]
 800d9d0:	015a      	lsls	r2, r3, #5
 800d9d2:	68fb      	ldr	r3, [r7, #12]
 800d9d4:	4413      	add	r3, r2
 800d9d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d9da:	681b      	ldr	r3, [r3, #0]
 800d9dc:	2b00      	cmp	r3, #0
 800d9de:	db12      	blt.n	800da06 <USB_EPSetStall+0xae>
 800d9e0:	68bb      	ldr	r3, [r7, #8]
 800d9e2:	2b00      	cmp	r3, #0
 800d9e4:	d00f      	beq.n	800da06 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800d9e6:	68bb      	ldr	r3, [r7, #8]
 800d9e8:	015a      	lsls	r2, r3, #5
 800d9ea:	68fb      	ldr	r3, [r7, #12]
 800d9ec:	4413      	add	r3, r2
 800d9ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d9f2:	681b      	ldr	r3, [r3, #0]
 800d9f4:	68ba      	ldr	r2, [r7, #8]
 800d9f6:	0151      	lsls	r1, r2, #5
 800d9f8:	68fa      	ldr	r2, [r7, #12]
 800d9fa:	440a      	add	r2, r1
 800d9fc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800da00:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800da04:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800da06:	68bb      	ldr	r3, [r7, #8]
 800da08:	015a      	lsls	r2, r3, #5
 800da0a:	68fb      	ldr	r3, [r7, #12]
 800da0c:	4413      	add	r3, r2
 800da0e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800da12:	681b      	ldr	r3, [r3, #0]
 800da14:	68ba      	ldr	r2, [r7, #8]
 800da16:	0151      	lsls	r1, r2, #5
 800da18:	68fa      	ldr	r2, [r7, #12]
 800da1a:	440a      	add	r2, r1
 800da1c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800da20:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800da24:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800da26:	2300      	movs	r3, #0
}
 800da28:	4618      	mov	r0, r3
 800da2a:	3714      	adds	r7, #20
 800da2c:	46bd      	mov	sp, r7
 800da2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da32:	4770      	bx	lr

0800da34 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800da34:	b480      	push	{r7}
 800da36:	b085      	sub	sp, #20
 800da38:	af00      	add	r7, sp, #0
 800da3a:	6078      	str	r0, [r7, #4]
 800da3c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800da3e:	687b      	ldr	r3, [r7, #4]
 800da40:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800da42:	683b      	ldr	r3, [r7, #0]
 800da44:	781b      	ldrb	r3, [r3, #0]
 800da46:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800da48:	683b      	ldr	r3, [r7, #0]
 800da4a:	785b      	ldrb	r3, [r3, #1]
 800da4c:	2b01      	cmp	r3, #1
 800da4e:	d128      	bne.n	800daa2 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800da50:	68bb      	ldr	r3, [r7, #8]
 800da52:	015a      	lsls	r2, r3, #5
 800da54:	68fb      	ldr	r3, [r7, #12]
 800da56:	4413      	add	r3, r2
 800da58:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800da5c:	681b      	ldr	r3, [r3, #0]
 800da5e:	68ba      	ldr	r2, [r7, #8]
 800da60:	0151      	lsls	r1, r2, #5
 800da62:	68fa      	ldr	r2, [r7, #12]
 800da64:	440a      	add	r2, r1
 800da66:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800da6a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800da6e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800da70:	683b      	ldr	r3, [r7, #0]
 800da72:	791b      	ldrb	r3, [r3, #4]
 800da74:	2b03      	cmp	r3, #3
 800da76:	d003      	beq.n	800da80 <USB_EPClearStall+0x4c>
 800da78:	683b      	ldr	r3, [r7, #0]
 800da7a:	791b      	ldrb	r3, [r3, #4]
 800da7c:	2b02      	cmp	r3, #2
 800da7e:	d138      	bne.n	800daf2 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800da80:	68bb      	ldr	r3, [r7, #8]
 800da82:	015a      	lsls	r2, r3, #5
 800da84:	68fb      	ldr	r3, [r7, #12]
 800da86:	4413      	add	r3, r2
 800da88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800da8c:	681b      	ldr	r3, [r3, #0]
 800da8e:	68ba      	ldr	r2, [r7, #8]
 800da90:	0151      	lsls	r1, r2, #5
 800da92:	68fa      	ldr	r2, [r7, #12]
 800da94:	440a      	add	r2, r1
 800da96:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800da9a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800da9e:	6013      	str	r3, [r2, #0]
 800daa0:	e027      	b.n	800daf2 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800daa2:	68bb      	ldr	r3, [r7, #8]
 800daa4:	015a      	lsls	r2, r3, #5
 800daa6:	68fb      	ldr	r3, [r7, #12]
 800daa8:	4413      	add	r3, r2
 800daaa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800daae:	681b      	ldr	r3, [r3, #0]
 800dab0:	68ba      	ldr	r2, [r7, #8]
 800dab2:	0151      	lsls	r1, r2, #5
 800dab4:	68fa      	ldr	r2, [r7, #12]
 800dab6:	440a      	add	r2, r1
 800dab8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800dabc:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800dac0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800dac2:	683b      	ldr	r3, [r7, #0]
 800dac4:	791b      	ldrb	r3, [r3, #4]
 800dac6:	2b03      	cmp	r3, #3
 800dac8:	d003      	beq.n	800dad2 <USB_EPClearStall+0x9e>
 800daca:	683b      	ldr	r3, [r7, #0]
 800dacc:	791b      	ldrb	r3, [r3, #4]
 800dace:	2b02      	cmp	r3, #2
 800dad0:	d10f      	bne.n	800daf2 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800dad2:	68bb      	ldr	r3, [r7, #8]
 800dad4:	015a      	lsls	r2, r3, #5
 800dad6:	68fb      	ldr	r3, [r7, #12]
 800dad8:	4413      	add	r3, r2
 800dada:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800dade:	681b      	ldr	r3, [r3, #0]
 800dae0:	68ba      	ldr	r2, [r7, #8]
 800dae2:	0151      	lsls	r1, r2, #5
 800dae4:	68fa      	ldr	r2, [r7, #12]
 800dae6:	440a      	add	r2, r1
 800dae8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800daec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800daf0:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800daf2:	2300      	movs	r3, #0
}
 800daf4:	4618      	mov	r0, r3
 800daf6:	3714      	adds	r7, #20
 800daf8:	46bd      	mov	sp, r7
 800dafa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dafe:	4770      	bx	lr

0800db00 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800db00:	b480      	push	{r7}
 800db02:	b085      	sub	sp, #20
 800db04:	af00      	add	r7, sp, #0
 800db06:	6078      	str	r0, [r7, #4]
 800db08:	460b      	mov	r3, r1
 800db0a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800db0c:	687b      	ldr	r3, [r7, #4]
 800db0e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800db10:	68fb      	ldr	r3, [r7, #12]
 800db12:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800db16:	681b      	ldr	r3, [r3, #0]
 800db18:	68fa      	ldr	r2, [r7, #12]
 800db1a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800db1e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800db22:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800db24:	68fb      	ldr	r3, [r7, #12]
 800db26:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800db2a:	681a      	ldr	r2, [r3, #0]
 800db2c:	78fb      	ldrb	r3, [r7, #3]
 800db2e:	011b      	lsls	r3, r3, #4
 800db30:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800db34:	68f9      	ldr	r1, [r7, #12]
 800db36:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800db3a:	4313      	orrs	r3, r2
 800db3c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800db3e:	2300      	movs	r3, #0
}
 800db40:	4618      	mov	r0, r3
 800db42:	3714      	adds	r7, #20
 800db44:	46bd      	mov	sp, r7
 800db46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db4a:	4770      	bx	lr

0800db4c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800db4c:	b480      	push	{r7}
 800db4e:	b085      	sub	sp, #20
 800db50:	af00      	add	r7, sp, #0
 800db52:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800db54:	687b      	ldr	r3, [r7, #4]
 800db56:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800db58:	68fb      	ldr	r3, [r7, #12]
 800db5a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800db5e:	681b      	ldr	r3, [r3, #0]
 800db60:	68fa      	ldr	r2, [r7, #12]
 800db62:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800db66:	f023 0303 	bic.w	r3, r3, #3
 800db6a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800db6c:	68fb      	ldr	r3, [r7, #12]
 800db6e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800db72:	685b      	ldr	r3, [r3, #4]
 800db74:	68fa      	ldr	r2, [r7, #12]
 800db76:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800db7a:	f023 0302 	bic.w	r3, r3, #2
 800db7e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800db80:	2300      	movs	r3, #0
}
 800db82:	4618      	mov	r0, r3
 800db84:	3714      	adds	r7, #20
 800db86:	46bd      	mov	sp, r7
 800db88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db8c:	4770      	bx	lr

0800db8e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800db8e:	b480      	push	{r7}
 800db90:	b085      	sub	sp, #20
 800db92:	af00      	add	r7, sp, #0
 800db94:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800db96:	687b      	ldr	r3, [r7, #4]
 800db98:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800db9a:	68fb      	ldr	r3, [r7, #12]
 800db9c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800dba0:	681b      	ldr	r3, [r3, #0]
 800dba2:	68fa      	ldr	r2, [r7, #12]
 800dba4:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800dba8:	f023 0303 	bic.w	r3, r3, #3
 800dbac:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800dbae:	68fb      	ldr	r3, [r7, #12]
 800dbb0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800dbb4:	685b      	ldr	r3, [r3, #4]
 800dbb6:	68fa      	ldr	r2, [r7, #12]
 800dbb8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800dbbc:	f043 0302 	orr.w	r3, r3, #2
 800dbc0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800dbc2:	2300      	movs	r3, #0
}
 800dbc4:	4618      	mov	r0, r3
 800dbc6:	3714      	adds	r7, #20
 800dbc8:	46bd      	mov	sp, r7
 800dbca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbce:	4770      	bx	lr

0800dbd0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800dbd0:	b480      	push	{r7}
 800dbd2:	b085      	sub	sp, #20
 800dbd4:	af00      	add	r7, sp, #0
 800dbd6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800dbd8:	687b      	ldr	r3, [r7, #4]
 800dbda:	695b      	ldr	r3, [r3, #20]
 800dbdc:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800dbde:	687b      	ldr	r3, [r7, #4]
 800dbe0:	699b      	ldr	r3, [r3, #24]
 800dbe2:	68fa      	ldr	r2, [r7, #12]
 800dbe4:	4013      	ands	r3, r2
 800dbe6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800dbe8:	68fb      	ldr	r3, [r7, #12]
}
 800dbea:	4618      	mov	r0, r3
 800dbec:	3714      	adds	r7, #20
 800dbee:	46bd      	mov	sp, r7
 800dbf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbf4:	4770      	bx	lr

0800dbf6 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800dbf6:	b480      	push	{r7}
 800dbf8:	b085      	sub	sp, #20
 800dbfa:	af00      	add	r7, sp, #0
 800dbfc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dbfe:	687b      	ldr	r3, [r7, #4]
 800dc00:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800dc02:	68fb      	ldr	r3, [r7, #12]
 800dc04:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800dc08:	699b      	ldr	r3, [r3, #24]
 800dc0a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800dc0c:	68fb      	ldr	r3, [r7, #12]
 800dc0e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800dc12:	69db      	ldr	r3, [r3, #28]
 800dc14:	68ba      	ldr	r2, [r7, #8]
 800dc16:	4013      	ands	r3, r2
 800dc18:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800dc1a:	68bb      	ldr	r3, [r7, #8]
 800dc1c:	0c1b      	lsrs	r3, r3, #16
}
 800dc1e:	4618      	mov	r0, r3
 800dc20:	3714      	adds	r7, #20
 800dc22:	46bd      	mov	sp, r7
 800dc24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc28:	4770      	bx	lr

0800dc2a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800dc2a:	b480      	push	{r7}
 800dc2c:	b085      	sub	sp, #20
 800dc2e:	af00      	add	r7, sp, #0
 800dc30:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dc32:	687b      	ldr	r3, [r7, #4]
 800dc34:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800dc36:	68fb      	ldr	r3, [r7, #12]
 800dc38:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800dc3c:	699b      	ldr	r3, [r3, #24]
 800dc3e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800dc40:	68fb      	ldr	r3, [r7, #12]
 800dc42:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800dc46:	69db      	ldr	r3, [r3, #28]
 800dc48:	68ba      	ldr	r2, [r7, #8]
 800dc4a:	4013      	ands	r3, r2
 800dc4c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800dc4e:	68bb      	ldr	r3, [r7, #8]
 800dc50:	b29b      	uxth	r3, r3
}
 800dc52:	4618      	mov	r0, r3
 800dc54:	3714      	adds	r7, #20
 800dc56:	46bd      	mov	sp, r7
 800dc58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc5c:	4770      	bx	lr

0800dc5e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800dc5e:	b480      	push	{r7}
 800dc60:	b085      	sub	sp, #20
 800dc62:	af00      	add	r7, sp, #0
 800dc64:	6078      	str	r0, [r7, #4]
 800dc66:	460b      	mov	r3, r1
 800dc68:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dc6a:	687b      	ldr	r3, [r7, #4]
 800dc6c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800dc6e:	78fb      	ldrb	r3, [r7, #3]
 800dc70:	015a      	lsls	r2, r3, #5
 800dc72:	68fb      	ldr	r3, [r7, #12]
 800dc74:	4413      	add	r3, r2
 800dc76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800dc7a:	689b      	ldr	r3, [r3, #8]
 800dc7c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800dc7e:	68fb      	ldr	r3, [r7, #12]
 800dc80:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800dc84:	695b      	ldr	r3, [r3, #20]
 800dc86:	68ba      	ldr	r2, [r7, #8]
 800dc88:	4013      	ands	r3, r2
 800dc8a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800dc8c:	68bb      	ldr	r3, [r7, #8]
}
 800dc8e:	4618      	mov	r0, r3
 800dc90:	3714      	adds	r7, #20
 800dc92:	46bd      	mov	sp, r7
 800dc94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc98:	4770      	bx	lr

0800dc9a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800dc9a:	b480      	push	{r7}
 800dc9c:	b087      	sub	sp, #28
 800dc9e:	af00      	add	r7, sp, #0
 800dca0:	6078      	str	r0, [r7, #4]
 800dca2:	460b      	mov	r3, r1
 800dca4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dca6:	687b      	ldr	r3, [r7, #4]
 800dca8:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800dcaa:	697b      	ldr	r3, [r7, #20]
 800dcac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800dcb0:	691b      	ldr	r3, [r3, #16]
 800dcb2:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800dcb4:	697b      	ldr	r3, [r7, #20]
 800dcb6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800dcba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dcbc:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800dcbe:	78fb      	ldrb	r3, [r7, #3]
 800dcc0:	f003 030f 	and.w	r3, r3, #15
 800dcc4:	68fa      	ldr	r2, [r7, #12]
 800dcc6:	fa22 f303 	lsr.w	r3, r2, r3
 800dcca:	01db      	lsls	r3, r3, #7
 800dccc:	b2db      	uxtb	r3, r3
 800dcce:	693a      	ldr	r2, [r7, #16]
 800dcd0:	4313      	orrs	r3, r2
 800dcd2:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800dcd4:	78fb      	ldrb	r3, [r7, #3]
 800dcd6:	015a      	lsls	r2, r3, #5
 800dcd8:	697b      	ldr	r3, [r7, #20]
 800dcda:	4413      	add	r3, r2
 800dcdc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800dce0:	689b      	ldr	r3, [r3, #8]
 800dce2:	693a      	ldr	r2, [r7, #16]
 800dce4:	4013      	ands	r3, r2
 800dce6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800dce8:	68bb      	ldr	r3, [r7, #8]
}
 800dcea:	4618      	mov	r0, r3
 800dcec:	371c      	adds	r7, #28
 800dcee:	46bd      	mov	sp, r7
 800dcf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcf4:	4770      	bx	lr

0800dcf6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800dcf6:	b480      	push	{r7}
 800dcf8:	b083      	sub	sp, #12
 800dcfa:	af00      	add	r7, sp, #0
 800dcfc:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800dcfe:	687b      	ldr	r3, [r7, #4]
 800dd00:	695b      	ldr	r3, [r3, #20]
 800dd02:	f003 0301 	and.w	r3, r3, #1
}
 800dd06:	4618      	mov	r0, r3
 800dd08:	370c      	adds	r7, #12
 800dd0a:	46bd      	mov	sp, r7
 800dd0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd10:	4770      	bx	lr
	...

0800dd14 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800dd14:	b480      	push	{r7}
 800dd16:	b085      	sub	sp, #20
 800dd18:	af00      	add	r7, sp, #0
 800dd1a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dd1c:	687b      	ldr	r3, [r7, #4]
 800dd1e:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800dd20:	68fb      	ldr	r3, [r7, #12]
 800dd22:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800dd26:	681a      	ldr	r2, [r3, #0]
 800dd28:	68fb      	ldr	r3, [r7, #12]
 800dd2a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800dd2e:	4619      	mov	r1, r3
 800dd30:	4b09      	ldr	r3, [pc, #36]	@ (800dd58 <USB_ActivateSetup+0x44>)
 800dd32:	4013      	ands	r3, r2
 800dd34:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800dd36:	68fb      	ldr	r3, [r7, #12]
 800dd38:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800dd3c:	685b      	ldr	r3, [r3, #4]
 800dd3e:	68fa      	ldr	r2, [r7, #12]
 800dd40:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800dd44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800dd48:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800dd4a:	2300      	movs	r3, #0
}
 800dd4c:	4618      	mov	r0, r3
 800dd4e:	3714      	adds	r7, #20
 800dd50:	46bd      	mov	sp, r7
 800dd52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd56:	4770      	bx	lr
 800dd58:	fffff800 	.word	0xfffff800

0800dd5c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800dd5c:	b480      	push	{r7}
 800dd5e:	b087      	sub	sp, #28
 800dd60:	af00      	add	r7, sp, #0
 800dd62:	60f8      	str	r0, [r7, #12]
 800dd64:	460b      	mov	r3, r1
 800dd66:	607a      	str	r2, [r7, #4]
 800dd68:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dd6a:	68fb      	ldr	r3, [r7, #12]
 800dd6c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800dd6e:	68fb      	ldr	r3, [r7, #12]
 800dd70:	333c      	adds	r3, #60	@ 0x3c
 800dd72:	3304      	adds	r3, #4
 800dd74:	681b      	ldr	r3, [r3, #0]
 800dd76:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800dd78:	693b      	ldr	r3, [r7, #16]
 800dd7a:	4a26      	ldr	r2, [pc, #152]	@ (800de14 <USB_EP0_OutStart+0xb8>)
 800dd7c:	4293      	cmp	r3, r2
 800dd7e:	d90a      	bls.n	800dd96 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800dd80:	697b      	ldr	r3, [r7, #20]
 800dd82:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800dd86:	681b      	ldr	r3, [r3, #0]
 800dd88:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800dd8c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800dd90:	d101      	bne.n	800dd96 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800dd92:	2300      	movs	r3, #0
 800dd94:	e037      	b.n	800de06 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800dd96:	697b      	ldr	r3, [r7, #20]
 800dd98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800dd9c:	461a      	mov	r2, r3
 800dd9e:	2300      	movs	r3, #0
 800dda0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800dda2:	697b      	ldr	r3, [r7, #20]
 800dda4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800dda8:	691b      	ldr	r3, [r3, #16]
 800ddaa:	697a      	ldr	r2, [r7, #20]
 800ddac:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ddb0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800ddb4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800ddb6:	697b      	ldr	r3, [r7, #20]
 800ddb8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ddbc:	691b      	ldr	r3, [r3, #16]
 800ddbe:	697a      	ldr	r2, [r7, #20]
 800ddc0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ddc4:	f043 0318 	orr.w	r3, r3, #24
 800ddc8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800ddca:	697b      	ldr	r3, [r7, #20]
 800ddcc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ddd0:	691b      	ldr	r3, [r3, #16]
 800ddd2:	697a      	ldr	r2, [r7, #20]
 800ddd4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ddd8:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800dddc:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800ddde:	7afb      	ldrb	r3, [r7, #11]
 800dde0:	2b01      	cmp	r3, #1
 800dde2:	d10f      	bne.n	800de04 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800dde4:	697b      	ldr	r3, [r7, #20]
 800dde6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ddea:	461a      	mov	r2, r3
 800ddec:	687b      	ldr	r3, [r7, #4]
 800ddee:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800ddf0:	697b      	ldr	r3, [r7, #20]
 800ddf2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ddf6:	681b      	ldr	r3, [r3, #0]
 800ddf8:	697a      	ldr	r2, [r7, #20]
 800ddfa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ddfe:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800de02:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800de04:	2300      	movs	r3, #0
}
 800de06:	4618      	mov	r0, r3
 800de08:	371c      	adds	r7, #28
 800de0a:	46bd      	mov	sp, r7
 800de0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de10:	4770      	bx	lr
 800de12:	bf00      	nop
 800de14:	4f54300a 	.word	0x4f54300a

0800de18 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800de18:	b480      	push	{r7}
 800de1a:	b085      	sub	sp, #20
 800de1c:	af00      	add	r7, sp, #0
 800de1e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800de20:	2300      	movs	r3, #0
 800de22:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800de24:	68fb      	ldr	r3, [r7, #12]
 800de26:	3301      	adds	r3, #1
 800de28:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800de2a:	68fb      	ldr	r3, [r7, #12]
 800de2c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800de30:	d901      	bls.n	800de36 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800de32:	2303      	movs	r3, #3
 800de34:	e01b      	b.n	800de6e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800de36:	687b      	ldr	r3, [r7, #4]
 800de38:	691b      	ldr	r3, [r3, #16]
 800de3a:	2b00      	cmp	r3, #0
 800de3c:	daf2      	bge.n	800de24 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800de3e:	2300      	movs	r3, #0
 800de40:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800de42:	687b      	ldr	r3, [r7, #4]
 800de44:	691b      	ldr	r3, [r3, #16]
 800de46:	f043 0201 	orr.w	r2, r3, #1
 800de4a:	687b      	ldr	r3, [r7, #4]
 800de4c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800de4e:	68fb      	ldr	r3, [r7, #12]
 800de50:	3301      	adds	r3, #1
 800de52:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800de54:	68fb      	ldr	r3, [r7, #12]
 800de56:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800de5a:	d901      	bls.n	800de60 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800de5c:	2303      	movs	r3, #3
 800de5e:	e006      	b.n	800de6e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800de60:	687b      	ldr	r3, [r7, #4]
 800de62:	691b      	ldr	r3, [r3, #16]
 800de64:	f003 0301 	and.w	r3, r3, #1
 800de68:	2b01      	cmp	r3, #1
 800de6a:	d0f0      	beq.n	800de4e <USB_CoreReset+0x36>

  return HAL_OK;
 800de6c:	2300      	movs	r3, #0
}
 800de6e:	4618      	mov	r0, r3
 800de70:	3714      	adds	r7, #20
 800de72:	46bd      	mov	sp, r7
 800de74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de78:	4770      	bx	lr
	...

0800de7c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800de7c:	b580      	push	{r7, lr}
 800de7e:	b084      	sub	sp, #16
 800de80:	af00      	add	r7, sp, #0
 800de82:	6078      	str	r0, [r7, #4]
 800de84:	460b      	mov	r3, r1
 800de86:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800de88:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800de8c:	f002 fdb4 	bl	80109f8 <USBD_static_malloc>
 800de90:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800de92:	68fb      	ldr	r3, [r7, #12]
 800de94:	2b00      	cmp	r3, #0
 800de96:	d109      	bne.n	800deac <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800de98:	687b      	ldr	r3, [r7, #4]
 800de9a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800de9e:	687b      	ldr	r3, [r7, #4]
 800dea0:	32b0      	adds	r2, #176	@ 0xb0
 800dea2:	2100      	movs	r1, #0
 800dea4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800dea8:	2302      	movs	r3, #2
 800deaa:	e0d4      	b.n	800e056 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800deac:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800deb0:	2100      	movs	r1, #0
 800deb2:	68f8      	ldr	r0, [r7, #12]
 800deb4:	f002 fe20 	bl	8010af8 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800deb8:	687b      	ldr	r3, [r7, #4]
 800deba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800debe:	687b      	ldr	r3, [r7, #4]
 800dec0:	32b0      	adds	r2, #176	@ 0xb0
 800dec2:	68f9      	ldr	r1, [r7, #12]
 800dec4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800dec8:	687b      	ldr	r3, [r7, #4]
 800deca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800dece:	687b      	ldr	r3, [r7, #4]
 800ded0:	32b0      	adds	r2, #176	@ 0xb0
 800ded2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800ded6:	687b      	ldr	r3, [r7, #4]
 800ded8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800dedc:	687b      	ldr	r3, [r7, #4]
 800dede:	7c1b      	ldrb	r3, [r3, #16]
 800dee0:	2b00      	cmp	r3, #0
 800dee2:	d138      	bne.n	800df56 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800dee4:	4b5e      	ldr	r3, [pc, #376]	@ (800e060 <USBD_CDC_Init+0x1e4>)
 800dee6:	7819      	ldrb	r1, [r3, #0]
 800dee8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800deec:	2202      	movs	r2, #2
 800deee:	6878      	ldr	r0, [r7, #4]
 800def0:	f002 fc5f 	bl	80107b2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800def4:	4b5a      	ldr	r3, [pc, #360]	@ (800e060 <USBD_CDC_Init+0x1e4>)
 800def6:	781b      	ldrb	r3, [r3, #0]
 800def8:	f003 020f 	and.w	r2, r3, #15
 800defc:	6879      	ldr	r1, [r7, #4]
 800defe:	4613      	mov	r3, r2
 800df00:	009b      	lsls	r3, r3, #2
 800df02:	4413      	add	r3, r2
 800df04:	009b      	lsls	r3, r3, #2
 800df06:	440b      	add	r3, r1
 800df08:	3324      	adds	r3, #36	@ 0x24
 800df0a:	2201      	movs	r2, #1
 800df0c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800df0e:	4b55      	ldr	r3, [pc, #340]	@ (800e064 <USBD_CDC_Init+0x1e8>)
 800df10:	7819      	ldrb	r1, [r3, #0]
 800df12:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800df16:	2202      	movs	r2, #2
 800df18:	6878      	ldr	r0, [r7, #4]
 800df1a:	f002 fc4a 	bl	80107b2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800df1e:	4b51      	ldr	r3, [pc, #324]	@ (800e064 <USBD_CDC_Init+0x1e8>)
 800df20:	781b      	ldrb	r3, [r3, #0]
 800df22:	f003 020f 	and.w	r2, r3, #15
 800df26:	6879      	ldr	r1, [r7, #4]
 800df28:	4613      	mov	r3, r2
 800df2a:	009b      	lsls	r3, r3, #2
 800df2c:	4413      	add	r3, r2
 800df2e:	009b      	lsls	r3, r3, #2
 800df30:	440b      	add	r3, r1
 800df32:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800df36:	2201      	movs	r2, #1
 800df38:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800df3a:	4b4b      	ldr	r3, [pc, #300]	@ (800e068 <USBD_CDC_Init+0x1ec>)
 800df3c:	781b      	ldrb	r3, [r3, #0]
 800df3e:	f003 020f 	and.w	r2, r3, #15
 800df42:	6879      	ldr	r1, [r7, #4]
 800df44:	4613      	mov	r3, r2
 800df46:	009b      	lsls	r3, r3, #2
 800df48:	4413      	add	r3, r2
 800df4a:	009b      	lsls	r3, r3, #2
 800df4c:	440b      	add	r3, r1
 800df4e:	3326      	adds	r3, #38	@ 0x26
 800df50:	2210      	movs	r2, #16
 800df52:	801a      	strh	r2, [r3, #0]
 800df54:	e035      	b.n	800dfc2 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800df56:	4b42      	ldr	r3, [pc, #264]	@ (800e060 <USBD_CDC_Init+0x1e4>)
 800df58:	7819      	ldrb	r1, [r3, #0]
 800df5a:	2340      	movs	r3, #64	@ 0x40
 800df5c:	2202      	movs	r2, #2
 800df5e:	6878      	ldr	r0, [r7, #4]
 800df60:	f002 fc27 	bl	80107b2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800df64:	4b3e      	ldr	r3, [pc, #248]	@ (800e060 <USBD_CDC_Init+0x1e4>)
 800df66:	781b      	ldrb	r3, [r3, #0]
 800df68:	f003 020f 	and.w	r2, r3, #15
 800df6c:	6879      	ldr	r1, [r7, #4]
 800df6e:	4613      	mov	r3, r2
 800df70:	009b      	lsls	r3, r3, #2
 800df72:	4413      	add	r3, r2
 800df74:	009b      	lsls	r3, r3, #2
 800df76:	440b      	add	r3, r1
 800df78:	3324      	adds	r3, #36	@ 0x24
 800df7a:	2201      	movs	r2, #1
 800df7c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800df7e:	4b39      	ldr	r3, [pc, #228]	@ (800e064 <USBD_CDC_Init+0x1e8>)
 800df80:	7819      	ldrb	r1, [r3, #0]
 800df82:	2340      	movs	r3, #64	@ 0x40
 800df84:	2202      	movs	r2, #2
 800df86:	6878      	ldr	r0, [r7, #4]
 800df88:	f002 fc13 	bl	80107b2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800df8c:	4b35      	ldr	r3, [pc, #212]	@ (800e064 <USBD_CDC_Init+0x1e8>)
 800df8e:	781b      	ldrb	r3, [r3, #0]
 800df90:	f003 020f 	and.w	r2, r3, #15
 800df94:	6879      	ldr	r1, [r7, #4]
 800df96:	4613      	mov	r3, r2
 800df98:	009b      	lsls	r3, r3, #2
 800df9a:	4413      	add	r3, r2
 800df9c:	009b      	lsls	r3, r3, #2
 800df9e:	440b      	add	r3, r1
 800dfa0:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800dfa4:	2201      	movs	r2, #1
 800dfa6:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800dfa8:	4b2f      	ldr	r3, [pc, #188]	@ (800e068 <USBD_CDC_Init+0x1ec>)
 800dfaa:	781b      	ldrb	r3, [r3, #0]
 800dfac:	f003 020f 	and.w	r2, r3, #15
 800dfb0:	6879      	ldr	r1, [r7, #4]
 800dfb2:	4613      	mov	r3, r2
 800dfb4:	009b      	lsls	r3, r3, #2
 800dfb6:	4413      	add	r3, r2
 800dfb8:	009b      	lsls	r3, r3, #2
 800dfba:	440b      	add	r3, r1
 800dfbc:	3326      	adds	r3, #38	@ 0x26
 800dfbe:	2210      	movs	r2, #16
 800dfc0:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800dfc2:	4b29      	ldr	r3, [pc, #164]	@ (800e068 <USBD_CDC_Init+0x1ec>)
 800dfc4:	7819      	ldrb	r1, [r3, #0]
 800dfc6:	2308      	movs	r3, #8
 800dfc8:	2203      	movs	r2, #3
 800dfca:	6878      	ldr	r0, [r7, #4]
 800dfcc:	f002 fbf1 	bl	80107b2 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800dfd0:	4b25      	ldr	r3, [pc, #148]	@ (800e068 <USBD_CDC_Init+0x1ec>)
 800dfd2:	781b      	ldrb	r3, [r3, #0]
 800dfd4:	f003 020f 	and.w	r2, r3, #15
 800dfd8:	6879      	ldr	r1, [r7, #4]
 800dfda:	4613      	mov	r3, r2
 800dfdc:	009b      	lsls	r3, r3, #2
 800dfde:	4413      	add	r3, r2
 800dfe0:	009b      	lsls	r3, r3, #2
 800dfe2:	440b      	add	r3, r1
 800dfe4:	3324      	adds	r3, #36	@ 0x24
 800dfe6:	2201      	movs	r2, #1
 800dfe8:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800dfea:	68fb      	ldr	r3, [r7, #12]
 800dfec:	2200      	movs	r2, #0
 800dfee:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800dff2:	687b      	ldr	r3, [r7, #4]
 800dff4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800dff8:	687a      	ldr	r2, [r7, #4]
 800dffa:	33b0      	adds	r3, #176	@ 0xb0
 800dffc:	009b      	lsls	r3, r3, #2
 800dffe:	4413      	add	r3, r2
 800e000:	685b      	ldr	r3, [r3, #4]
 800e002:	681b      	ldr	r3, [r3, #0]
 800e004:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800e006:	68fb      	ldr	r3, [r7, #12]
 800e008:	2200      	movs	r2, #0
 800e00a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800e00e:	68fb      	ldr	r3, [r7, #12]
 800e010:	2200      	movs	r2, #0
 800e012:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800e016:	68fb      	ldr	r3, [r7, #12]
 800e018:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800e01c:	2b00      	cmp	r3, #0
 800e01e:	d101      	bne.n	800e024 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800e020:	2302      	movs	r3, #2
 800e022:	e018      	b.n	800e056 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e024:	687b      	ldr	r3, [r7, #4]
 800e026:	7c1b      	ldrb	r3, [r3, #16]
 800e028:	2b00      	cmp	r3, #0
 800e02a:	d10a      	bne.n	800e042 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800e02c:	4b0d      	ldr	r3, [pc, #52]	@ (800e064 <USBD_CDC_Init+0x1e8>)
 800e02e:	7819      	ldrb	r1, [r3, #0]
 800e030:	68fb      	ldr	r3, [r7, #12]
 800e032:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800e036:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e03a:	6878      	ldr	r0, [r7, #4]
 800e03c:	f002 fca8 	bl	8010990 <USBD_LL_PrepareReceive>
 800e040:	e008      	b.n	800e054 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800e042:	4b08      	ldr	r3, [pc, #32]	@ (800e064 <USBD_CDC_Init+0x1e8>)
 800e044:	7819      	ldrb	r1, [r3, #0]
 800e046:	68fb      	ldr	r3, [r7, #12]
 800e048:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800e04c:	2340      	movs	r3, #64	@ 0x40
 800e04e:	6878      	ldr	r0, [r7, #4]
 800e050:	f002 fc9e 	bl	8010990 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800e054:	2300      	movs	r3, #0
}
 800e056:	4618      	mov	r0, r3
 800e058:	3710      	adds	r7, #16
 800e05a:	46bd      	mov	sp, r7
 800e05c:	bd80      	pop	{r7, pc}
 800e05e:	bf00      	nop
 800e060:	24000097 	.word	0x24000097
 800e064:	24000098 	.word	0x24000098
 800e068:	24000099 	.word	0x24000099

0800e06c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e06c:	b580      	push	{r7, lr}
 800e06e:	b082      	sub	sp, #8
 800e070:	af00      	add	r7, sp, #0
 800e072:	6078      	str	r0, [r7, #4]
 800e074:	460b      	mov	r3, r1
 800e076:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800e078:	4b3a      	ldr	r3, [pc, #232]	@ (800e164 <USBD_CDC_DeInit+0xf8>)
 800e07a:	781b      	ldrb	r3, [r3, #0]
 800e07c:	4619      	mov	r1, r3
 800e07e:	6878      	ldr	r0, [r7, #4]
 800e080:	f002 fbbd 	bl	80107fe <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800e084:	4b37      	ldr	r3, [pc, #220]	@ (800e164 <USBD_CDC_DeInit+0xf8>)
 800e086:	781b      	ldrb	r3, [r3, #0]
 800e088:	f003 020f 	and.w	r2, r3, #15
 800e08c:	6879      	ldr	r1, [r7, #4]
 800e08e:	4613      	mov	r3, r2
 800e090:	009b      	lsls	r3, r3, #2
 800e092:	4413      	add	r3, r2
 800e094:	009b      	lsls	r3, r3, #2
 800e096:	440b      	add	r3, r1
 800e098:	3324      	adds	r3, #36	@ 0x24
 800e09a:	2200      	movs	r2, #0
 800e09c:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800e09e:	4b32      	ldr	r3, [pc, #200]	@ (800e168 <USBD_CDC_DeInit+0xfc>)
 800e0a0:	781b      	ldrb	r3, [r3, #0]
 800e0a2:	4619      	mov	r1, r3
 800e0a4:	6878      	ldr	r0, [r7, #4]
 800e0a6:	f002 fbaa 	bl	80107fe <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800e0aa:	4b2f      	ldr	r3, [pc, #188]	@ (800e168 <USBD_CDC_DeInit+0xfc>)
 800e0ac:	781b      	ldrb	r3, [r3, #0]
 800e0ae:	f003 020f 	and.w	r2, r3, #15
 800e0b2:	6879      	ldr	r1, [r7, #4]
 800e0b4:	4613      	mov	r3, r2
 800e0b6:	009b      	lsls	r3, r3, #2
 800e0b8:	4413      	add	r3, r2
 800e0ba:	009b      	lsls	r3, r3, #2
 800e0bc:	440b      	add	r3, r1
 800e0be:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800e0c2:	2200      	movs	r2, #0
 800e0c4:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800e0c6:	4b29      	ldr	r3, [pc, #164]	@ (800e16c <USBD_CDC_DeInit+0x100>)
 800e0c8:	781b      	ldrb	r3, [r3, #0]
 800e0ca:	4619      	mov	r1, r3
 800e0cc:	6878      	ldr	r0, [r7, #4]
 800e0ce:	f002 fb96 	bl	80107fe <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800e0d2:	4b26      	ldr	r3, [pc, #152]	@ (800e16c <USBD_CDC_DeInit+0x100>)
 800e0d4:	781b      	ldrb	r3, [r3, #0]
 800e0d6:	f003 020f 	and.w	r2, r3, #15
 800e0da:	6879      	ldr	r1, [r7, #4]
 800e0dc:	4613      	mov	r3, r2
 800e0de:	009b      	lsls	r3, r3, #2
 800e0e0:	4413      	add	r3, r2
 800e0e2:	009b      	lsls	r3, r3, #2
 800e0e4:	440b      	add	r3, r1
 800e0e6:	3324      	adds	r3, #36	@ 0x24
 800e0e8:	2200      	movs	r2, #0
 800e0ea:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800e0ec:	4b1f      	ldr	r3, [pc, #124]	@ (800e16c <USBD_CDC_DeInit+0x100>)
 800e0ee:	781b      	ldrb	r3, [r3, #0]
 800e0f0:	f003 020f 	and.w	r2, r3, #15
 800e0f4:	6879      	ldr	r1, [r7, #4]
 800e0f6:	4613      	mov	r3, r2
 800e0f8:	009b      	lsls	r3, r3, #2
 800e0fa:	4413      	add	r3, r2
 800e0fc:	009b      	lsls	r3, r3, #2
 800e0fe:	440b      	add	r3, r1
 800e100:	3326      	adds	r3, #38	@ 0x26
 800e102:	2200      	movs	r2, #0
 800e104:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800e106:	687b      	ldr	r3, [r7, #4]
 800e108:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e10c:	687b      	ldr	r3, [r7, #4]
 800e10e:	32b0      	adds	r2, #176	@ 0xb0
 800e110:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e114:	2b00      	cmp	r3, #0
 800e116:	d01f      	beq.n	800e158 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800e118:	687b      	ldr	r3, [r7, #4]
 800e11a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e11e:	687a      	ldr	r2, [r7, #4]
 800e120:	33b0      	adds	r3, #176	@ 0xb0
 800e122:	009b      	lsls	r3, r3, #2
 800e124:	4413      	add	r3, r2
 800e126:	685b      	ldr	r3, [r3, #4]
 800e128:	685b      	ldr	r3, [r3, #4]
 800e12a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800e12c:	687b      	ldr	r3, [r7, #4]
 800e12e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e132:	687b      	ldr	r3, [r7, #4]
 800e134:	32b0      	adds	r2, #176	@ 0xb0
 800e136:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e13a:	4618      	mov	r0, r3
 800e13c:	f002 fc6a 	bl	8010a14 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800e140:	687b      	ldr	r3, [r7, #4]
 800e142:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e146:	687b      	ldr	r3, [r7, #4]
 800e148:	32b0      	adds	r2, #176	@ 0xb0
 800e14a:	2100      	movs	r1, #0
 800e14c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800e150:	687b      	ldr	r3, [r7, #4]
 800e152:	2200      	movs	r2, #0
 800e154:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800e158:	2300      	movs	r3, #0
}
 800e15a:	4618      	mov	r0, r3
 800e15c:	3708      	adds	r7, #8
 800e15e:	46bd      	mov	sp, r7
 800e160:	bd80      	pop	{r7, pc}
 800e162:	bf00      	nop
 800e164:	24000097 	.word	0x24000097
 800e168:	24000098 	.word	0x24000098
 800e16c:	24000099 	.word	0x24000099

0800e170 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800e170:	b580      	push	{r7, lr}
 800e172:	b086      	sub	sp, #24
 800e174:	af00      	add	r7, sp, #0
 800e176:	6078      	str	r0, [r7, #4]
 800e178:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e17a:	687b      	ldr	r3, [r7, #4]
 800e17c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e180:	687b      	ldr	r3, [r7, #4]
 800e182:	32b0      	adds	r2, #176	@ 0xb0
 800e184:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e188:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800e18a:	2300      	movs	r3, #0
 800e18c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800e18e:	2300      	movs	r3, #0
 800e190:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800e192:	2300      	movs	r3, #0
 800e194:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800e196:	693b      	ldr	r3, [r7, #16]
 800e198:	2b00      	cmp	r3, #0
 800e19a:	d101      	bne.n	800e1a0 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800e19c:	2303      	movs	r3, #3
 800e19e:	e0bf      	b.n	800e320 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e1a0:	683b      	ldr	r3, [r7, #0]
 800e1a2:	781b      	ldrb	r3, [r3, #0]
 800e1a4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e1a8:	2b00      	cmp	r3, #0
 800e1aa:	d050      	beq.n	800e24e <USBD_CDC_Setup+0xde>
 800e1ac:	2b20      	cmp	r3, #32
 800e1ae:	f040 80af 	bne.w	800e310 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800e1b2:	683b      	ldr	r3, [r7, #0]
 800e1b4:	88db      	ldrh	r3, [r3, #6]
 800e1b6:	2b00      	cmp	r3, #0
 800e1b8:	d03a      	beq.n	800e230 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800e1ba:	683b      	ldr	r3, [r7, #0]
 800e1bc:	781b      	ldrb	r3, [r3, #0]
 800e1be:	b25b      	sxtb	r3, r3
 800e1c0:	2b00      	cmp	r3, #0
 800e1c2:	da1b      	bge.n	800e1fc <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800e1c4:	687b      	ldr	r3, [r7, #4]
 800e1c6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e1ca:	687a      	ldr	r2, [r7, #4]
 800e1cc:	33b0      	adds	r3, #176	@ 0xb0
 800e1ce:	009b      	lsls	r3, r3, #2
 800e1d0:	4413      	add	r3, r2
 800e1d2:	685b      	ldr	r3, [r3, #4]
 800e1d4:	689b      	ldr	r3, [r3, #8]
 800e1d6:	683a      	ldr	r2, [r7, #0]
 800e1d8:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800e1da:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800e1dc:	683a      	ldr	r2, [r7, #0]
 800e1de:	88d2      	ldrh	r2, [r2, #6]
 800e1e0:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800e1e2:	683b      	ldr	r3, [r7, #0]
 800e1e4:	88db      	ldrh	r3, [r3, #6]
 800e1e6:	2b07      	cmp	r3, #7
 800e1e8:	bf28      	it	cs
 800e1ea:	2307      	movcs	r3, #7
 800e1ec:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800e1ee:	693b      	ldr	r3, [r7, #16]
 800e1f0:	89fa      	ldrh	r2, [r7, #14]
 800e1f2:	4619      	mov	r1, r3
 800e1f4:	6878      	ldr	r0, [r7, #4]
 800e1f6:	f001 fdbd 	bl	800fd74 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800e1fa:	e090      	b.n	800e31e <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800e1fc:	683b      	ldr	r3, [r7, #0]
 800e1fe:	785a      	ldrb	r2, [r3, #1]
 800e200:	693b      	ldr	r3, [r7, #16]
 800e202:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800e206:	683b      	ldr	r3, [r7, #0]
 800e208:	88db      	ldrh	r3, [r3, #6]
 800e20a:	2b3f      	cmp	r3, #63	@ 0x3f
 800e20c:	d803      	bhi.n	800e216 <USBD_CDC_Setup+0xa6>
 800e20e:	683b      	ldr	r3, [r7, #0]
 800e210:	88db      	ldrh	r3, [r3, #6]
 800e212:	b2da      	uxtb	r2, r3
 800e214:	e000      	b.n	800e218 <USBD_CDC_Setup+0xa8>
 800e216:	2240      	movs	r2, #64	@ 0x40
 800e218:	693b      	ldr	r3, [r7, #16]
 800e21a:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800e21e:	6939      	ldr	r1, [r7, #16]
 800e220:	693b      	ldr	r3, [r7, #16]
 800e222:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800e226:	461a      	mov	r2, r3
 800e228:	6878      	ldr	r0, [r7, #4]
 800e22a:	f001 fdcf 	bl	800fdcc <USBD_CtlPrepareRx>
      break;
 800e22e:	e076      	b.n	800e31e <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800e230:	687b      	ldr	r3, [r7, #4]
 800e232:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e236:	687a      	ldr	r2, [r7, #4]
 800e238:	33b0      	adds	r3, #176	@ 0xb0
 800e23a:	009b      	lsls	r3, r3, #2
 800e23c:	4413      	add	r3, r2
 800e23e:	685b      	ldr	r3, [r3, #4]
 800e240:	689b      	ldr	r3, [r3, #8]
 800e242:	683a      	ldr	r2, [r7, #0]
 800e244:	7850      	ldrb	r0, [r2, #1]
 800e246:	2200      	movs	r2, #0
 800e248:	6839      	ldr	r1, [r7, #0]
 800e24a:	4798      	blx	r3
      break;
 800e24c:	e067      	b.n	800e31e <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e24e:	683b      	ldr	r3, [r7, #0]
 800e250:	785b      	ldrb	r3, [r3, #1]
 800e252:	2b0b      	cmp	r3, #11
 800e254:	d851      	bhi.n	800e2fa <USBD_CDC_Setup+0x18a>
 800e256:	a201      	add	r2, pc, #4	@ (adr r2, 800e25c <USBD_CDC_Setup+0xec>)
 800e258:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e25c:	0800e28d 	.word	0x0800e28d
 800e260:	0800e309 	.word	0x0800e309
 800e264:	0800e2fb 	.word	0x0800e2fb
 800e268:	0800e2fb 	.word	0x0800e2fb
 800e26c:	0800e2fb 	.word	0x0800e2fb
 800e270:	0800e2fb 	.word	0x0800e2fb
 800e274:	0800e2fb 	.word	0x0800e2fb
 800e278:	0800e2fb 	.word	0x0800e2fb
 800e27c:	0800e2fb 	.word	0x0800e2fb
 800e280:	0800e2fb 	.word	0x0800e2fb
 800e284:	0800e2b7 	.word	0x0800e2b7
 800e288:	0800e2e1 	.word	0x0800e2e1
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e28c:	687b      	ldr	r3, [r7, #4]
 800e28e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e292:	b2db      	uxtb	r3, r3
 800e294:	2b03      	cmp	r3, #3
 800e296:	d107      	bne.n	800e2a8 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800e298:	f107 030a 	add.w	r3, r7, #10
 800e29c:	2202      	movs	r2, #2
 800e29e:	4619      	mov	r1, r3
 800e2a0:	6878      	ldr	r0, [r7, #4]
 800e2a2:	f001 fd67 	bl	800fd74 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800e2a6:	e032      	b.n	800e30e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800e2a8:	6839      	ldr	r1, [r7, #0]
 800e2aa:	6878      	ldr	r0, [r7, #4]
 800e2ac:	f001 fce5 	bl	800fc7a <USBD_CtlError>
            ret = USBD_FAIL;
 800e2b0:	2303      	movs	r3, #3
 800e2b2:	75fb      	strb	r3, [r7, #23]
          break;
 800e2b4:	e02b      	b.n	800e30e <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e2b6:	687b      	ldr	r3, [r7, #4]
 800e2b8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e2bc:	b2db      	uxtb	r3, r3
 800e2be:	2b03      	cmp	r3, #3
 800e2c0:	d107      	bne.n	800e2d2 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800e2c2:	f107 030d 	add.w	r3, r7, #13
 800e2c6:	2201      	movs	r2, #1
 800e2c8:	4619      	mov	r1, r3
 800e2ca:	6878      	ldr	r0, [r7, #4]
 800e2cc:	f001 fd52 	bl	800fd74 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800e2d0:	e01d      	b.n	800e30e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800e2d2:	6839      	ldr	r1, [r7, #0]
 800e2d4:	6878      	ldr	r0, [r7, #4]
 800e2d6:	f001 fcd0 	bl	800fc7a <USBD_CtlError>
            ret = USBD_FAIL;
 800e2da:	2303      	movs	r3, #3
 800e2dc:	75fb      	strb	r3, [r7, #23]
          break;
 800e2de:	e016      	b.n	800e30e <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800e2e0:	687b      	ldr	r3, [r7, #4]
 800e2e2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e2e6:	b2db      	uxtb	r3, r3
 800e2e8:	2b03      	cmp	r3, #3
 800e2ea:	d00f      	beq.n	800e30c <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800e2ec:	6839      	ldr	r1, [r7, #0]
 800e2ee:	6878      	ldr	r0, [r7, #4]
 800e2f0:	f001 fcc3 	bl	800fc7a <USBD_CtlError>
            ret = USBD_FAIL;
 800e2f4:	2303      	movs	r3, #3
 800e2f6:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800e2f8:	e008      	b.n	800e30c <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800e2fa:	6839      	ldr	r1, [r7, #0]
 800e2fc:	6878      	ldr	r0, [r7, #4]
 800e2fe:	f001 fcbc 	bl	800fc7a <USBD_CtlError>
          ret = USBD_FAIL;
 800e302:	2303      	movs	r3, #3
 800e304:	75fb      	strb	r3, [r7, #23]
          break;
 800e306:	e002      	b.n	800e30e <USBD_CDC_Setup+0x19e>
          break;
 800e308:	bf00      	nop
 800e30a:	e008      	b.n	800e31e <USBD_CDC_Setup+0x1ae>
          break;
 800e30c:	bf00      	nop
      }
      break;
 800e30e:	e006      	b.n	800e31e <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800e310:	6839      	ldr	r1, [r7, #0]
 800e312:	6878      	ldr	r0, [r7, #4]
 800e314:	f001 fcb1 	bl	800fc7a <USBD_CtlError>
      ret = USBD_FAIL;
 800e318:	2303      	movs	r3, #3
 800e31a:	75fb      	strb	r3, [r7, #23]
      break;
 800e31c:	bf00      	nop
  }

  return (uint8_t)ret;
 800e31e:	7dfb      	ldrb	r3, [r7, #23]
}
 800e320:	4618      	mov	r0, r3
 800e322:	3718      	adds	r7, #24
 800e324:	46bd      	mov	sp, r7
 800e326:	bd80      	pop	{r7, pc}

0800e328 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800e328:	b580      	push	{r7, lr}
 800e32a:	b084      	sub	sp, #16
 800e32c:	af00      	add	r7, sp, #0
 800e32e:	6078      	str	r0, [r7, #4]
 800e330:	460b      	mov	r3, r1
 800e332:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800e334:	687b      	ldr	r3, [r7, #4]
 800e336:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e33a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800e33c:	687b      	ldr	r3, [r7, #4]
 800e33e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e342:	687b      	ldr	r3, [r7, #4]
 800e344:	32b0      	adds	r2, #176	@ 0xb0
 800e346:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e34a:	2b00      	cmp	r3, #0
 800e34c:	d101      	bne.n	800e352 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800e34e:	2303      	movs	r3, #3
 800e350:	e065      	b.n	800e41e <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e352:	687b      	ldr	r3, [r7, #4]
 800e354:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e358:	687b      	ldr	r3, [r7, #4]
 800e35a:	32b0      	adds	r2, #176	@ 0xb0
 800e35c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e360:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800e362:	78fb      	ldrb	r3, [r7, #3]
 800e364:	f003 020f 	and.w	r2, r3, #15
 800e368:	6879      	ldr	r1, [r7, #4]
 800e36a:	4613      	mov	r3, r2
 800e36c:	009b      	lsls	r3, r3, #2
 800e36e:	4413      	add	r3, r2
 800e370:	009b      	lsls	r3, r3, #2
 800e372:	440b      	add	r3, r1
 800e374:	3318      	adds	r3, #24
 800e376:	681b      	ldr	r3, [r3, #0]
 800e378:	2b00      	cmp	r3, #0
 800e37a:	d02f      	beq.n	800e3dc <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800e37c:	78fb      	ldrb	r3, [r7, #3]
 800e37e:	f003 020f 	and.w	r2, r3, #15
 800e382:	6879      	ldr	r1, [r7, #4]
 800e384:	4613      	mov	r3, r2
 800e386:	009b      	lsls	r3, r3, #2
 800e388:	4413      	add	r3, r2
 800e38a:	009b      	lsls	r3, r3, #2
 800e38c:	440b      	add	r3, r1
 800e38e:	3318      	adds	r3, #24
 800e390:	681a      	ldr	r2, [r3, #0]
 800e392:	78fb      	ldrb	r3, [r7, #3]
 800e394:	f003 010f 	and.w	r1, r3, #15
 800e398:	68f8      	ldr	r0, [r7, #12]
 800e39a:	460b      	mov	r3, r1
 800e39c:	00db      	lsls	r3, r3, #3
 800e39e:	440b      	add	r3, r1
 800e3a0:	009b      	lsls	r3, r3, #2
 800e3a2:	4403      	add	r3, r0
 800e3a4:	331c      	adds	r3, #28
 800e3a6:	681b      	ldr	r3, [r3, #0]
 800e3a8:	fbb2 f1f3 	udiv	r1, r2, r3
 800e3ac:	fb01 f303 	mul.w	r3, r1, r3
 800e3b0:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800e3b2:	2b00      	cmp	r3, #0
 800e3b4:	d112      	bne.n	800e3dc <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800e3b6:	78fb      	ldrb	r3, [r7, #3]
 800e3b8:	f003 020f 	and.w	r2, r3, #15
 800e3bc:	6879      	ldr	r1, [r7, #4]
 800e3be:	4613      	mov	r3, r2
 800e3c0:	009b      	lsls	r3, r3, #2
 800e3c2:	4413      	add	r3, r2
 800e3c4:	009b      	lsls	r3, r3, #2
 800e3c6:	440b      	add	r3, r1
 800e3c8:	3318      	adds	r3, #24
 800e3ca:	2200      	movs	r2, #0
 800e3cc:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800e3ce:	78f9      	ldrb	r1, [r7, #3]
 800e3d0:	2300      	movs	r3, #0
 800e3d2:	2200      	movs	r2, #0
 800e3d4:	6878      	ldr	r0, [r7, #4]
 800e3d6:	f002 faba 	bl	801094e <USBD_LL_Transmit>
 800e3da:	e01f      	b.n	800e41c <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800e3dc:	68bb      	ldr	r3, [r7, #8]
 800e3de:	2200      	movs	r2, #0
 800e3e0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800e3e4:	687b      	ldr	r3, [r7, #4]
 800e3e6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e3ea:	687a      	ldr	r2, [r7, #4]
 800e3ec:	33b0      	adds	r3, #176	@ 0xb0
 800e3ee:	009b      	lsls	r3, r3, #2
 800e3f0:	4413      	add	r3, r2
 800e3f2:	685b      	ldr	r3, [r3, #4]
 800e3f4:	691b      	ldr	r3, [r3, #16]
 800e3f6:	2b00      	cmp	r3, #0
 800e3f8:	d010      	beq.n	800e41c <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800e3fa:	687b      	ldr	r3, [r7, #4]
 800e3fc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e400:	687a      	ldr	r2, [r7, #4]
 800e402:	33b0      	adds	r3, #176	@ 0xb0
 800e404:	009b      	lsls	r3, r3, #2
 800e406:	4413      	add	r3, r2
 800e408:	685b      	ldr	r3, [r3, #4]
 800e40a:	691b      	ldr	r3, [r3, #16]
 800e40c:	68ba      	ldr	r2, [r7, #8]
 800e40e:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800e412:	68ba      	ldr	r2, [r7, #8]
 800e414:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800e418:	78fa      	ldrb	r2, [r7, #3]
 800e41a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800e41c:	2300      	movs	r3, #0
}
 800e41e:	4618      	mov	r0, r3
 800e420:	3710      	adds	r7, #16
 800e422:	46bd      	mov	sp, r7
 800e424:	bd80      	pop	{r7, pc}

0800e426 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800e426:	b580      	push	{r7, lr}
 800e428:	b084      	sub	sp, #16
 800e42a:	af00      	add	r7, sp, #0
 800e42c:	6078      	str	r0, [r7, #4]
 800e42e:	460b      	mov	r3, r1
 800e430:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e432:	687b      	ldr	r3, [r7, #4]
 800e434:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e438:	687b      	ldr	r3, [r7, #4]
 800e43a:	32b0      	adds	r2, #176	@ 0xb0
 800e43c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e440:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800e442:	687b      	ldr	r3, [r7, #4]
 800e444:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e448:	687b      	ldr	r3, [r7, #4]
 800e44a:	32b0      	adds	r2, #176	@ 0xb0
 800e44c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e450:	2b00      	cmp	r3, #0
 800e452:	d101      	bne.n	800e458 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800e454:	2303      	movs	r3, #3
 800e456:	e01a      	b.n	800e48e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800e458:	78fb      	ldrb	r3, [r7, #3]
 800e45a:	4619      	mov	r1, r3
 800e45c:	6878      	ldr	r0, [r7, #4]
 800e45e:	f002 fab8 	bl	80109d2 <USBD_LL_GetRxDataSize>
 800e462:	4602      	mov	r2, r0
 800e464:	68fb      	ldr	r3, [r7, #12]
 800e466:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800e46a:	687b      	ldr	r3, [r7, #4]
 800e46c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e470:	687a      	ldr	r2, [r7, #4]
 800e472:	33b0      	adds	r3, #176	@ 0xb0
 800e474:	009b      	lsls	r3, r3, #2
 800e476:	4413      	add	r3, r2
 800e478:	685b      	ldr	r3, [r3, #4]
 800e47a:	68db      	ldr	r3, [r3, #12]
 800e47c:	68fa      	ldr	r2, [r7, #12]
 800e47e:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800e482:	68fa      	ldr	r2, [r7, #12]
 800e484:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800e488:	4611      	mov	r1, r2
 800e48a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800e48c:	2300      	movs	r3, #0
}
 800e48e:	4618      	mov	r0, r3
 800e490:	3710      	adds	r7, #16
 800e492:	46bd      	mov	sp, r7
 800e494:	bd80      	pop	{r7, pc}

0800e496 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800e496:	b580      	push	{r7, lr}
 800e498:	b084      	sub	sp, #16
 800e49a:	af00      	add	r7, sp, #0
 800e49c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e49e:	687b      	ldr	r3, [r7, #4]
 800e4a0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e4a4:	687b      	ldr	r3, [r7, #4]
 800e4a6:	32b0      	adds	r2, #176	@ 0xb0
 800e4a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e4ac:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800e4ae:	68fb      	ldr	r3, [r7, #12]
 800e4b0:	2b00      	cmp	r3, #0
 800e4b2:	d101      	bne.n	800e4b8 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800e4b4:	2303      	movs	r3, #3
 800e4b6:	e024      	b.n	800e502 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800e4b8:	687b      	ldr	r3, [r7, #4]
 800e4ba:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e4be:	687a      	ldr	r2, [r7, #4]
 800e4c0:	33b0      	adds	r3, #176	@ 0xb0
 800e4c2:	009b      	lsls	r3, r3, #2
 800e4c4:	4413      	add	r3, r2
 800e4c6:	685b      	ldr	r3, [r3, #4]
 800e4c8:	2b00      	cmp	r3, #0
 800e4ca:	d019      	beq.n	800e500 <USBD_CDC_EP0_RxReady+0x6a>
 800e4cc:	68fb      	ldr	r3, [r7, #12]
 800e4ce:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800e4d2:	2bff      	cmp	r3, #255	@ 0xff
 800e4d4:	d014      	beq.n	800e500 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800e4d6:	687b      	ldr	r3, [r7, #4]
 800e4d8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e4dc:	687a      	ldr	r2, [r7, #4]
 800e4de:	33b0      	adds	r3, #176	@ 0xb0
 800e4e0:	009b      	lsls	r3, r3, #2
 800e4e2:	4413      	add	r3, r2
 800e4e4:	685b      	ldr	r3, [r3, #4]
 800e4e6:	689b      	ldr	r3, [r3, #8]
 800e4e8:	68fa      	ldr	r2, [r7, #12]
 800e4ea:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800e4ee:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800e4f0:	68fa      	ldr	r2, [r7, #12]
 800e4f2:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800e4f6:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800e4f8:	68fb      	ldr	r3, [r7, #12]
 800e4fa:	22ff      	movs	r2, #255	@ 0xff
 800e4fc:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800e500:	2300      	movs	r3, #0
}
 800e502:	4618      	mov	r0, r3
 800e504:	3710      	adds	r7, #16
 800e506:	46bd      	mov	sp, r7
 800e508:	bd80      	pop	{r7, pc}
	...

0800e50c <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800e50c:	b580      	push	{r7, lr}
 800e50e:	b086      	sub	sp, #24
 800e510:	af00      	add	r7, sp, #0
 800e512:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800e514:	2182      	movs	r1, #130	@ 0x82
 800e516:	4818      	ldr	r0, [pc, #96]	@ (800e578 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800e518:	f000 fd4f 	bl	800efba <USBD_GetEpDesc>
 800e51c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800e51e:	2101      	movs	r1, #1
 800e520:	4815      	ldr	r0, [pc, #84]	@ (800e578 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800e522:	f000 fd4a 	bl	800efba <USBD_GetEpDesc>
 800e526:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800e528:	2181      	movs	r1, #129	@ 0x81
 800e52a:	4813      	ldr	r0, [pc, #76]	@ (800e578 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800e52c:	f000 fd45 	bl	800efba <USBD_GetEpDesc>
 800e530:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800e532:	697b      	ldr	r3, [r7, #20]
 800e534:	2b00      	cmp	r3, #0
 800e536:	d002      	beq.n	800e53e <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800e538:	697b      	ldr	r3, [r7, #20]
 800e53a:	2210      	movs	r2, #16
 800e53c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800e53e:	693b      	ldr	r3, [r7, #16]
 800e540:	2b00      	cmp	r3, #0
 800e542:	d006      	beq.n	800e552 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800e544:	693b      	ldr	r3, [r7, #16]
 800e546:	2200      	movs	r2, #0
 800e548:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e54c:	711a      	strb	r2, [r3, #4]
 800e54e:	2200      	movs	r2, #0
 800e550:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800e552:	68fb      	ldr	r3, [r7, #12]
 800e554:	2b00      	cmp	r3, #0
 800e556:	d006      	beq.n	800e566 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800e558:	68fb      	ldr	r3, [r7, #12]
 800e55a:	2200      	movs	r2, #0
 800e55c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e560:	711a      	strb	r2, [r3, #4]
 800e562:	2200      	movs	r2, #0
 800e564:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800e566:	687b      	ldr	r3, [r7, #4]
 800e568:	2243      	movs	r2, #67	@ 0x43
 800e56a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800e56c:	4b02      	ldr	r3, [pc, #8]	@ (800e578 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800e56e:	4618      	mov	r0, r3
 800e570:	3718      	adds	r7, #24
 800e572:	46bd      	mov	sp, r7
 800e574:	bd80      	pop	{r7, pc}
 800e576:	bf00      	nop
 800e578:	24000054 	.word	0x24000054

0800e57c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800e57c:	b580      	push	{r7, lr}
 800e57e:	b086      	sub	sp, #24
 800e580:	af00      	add	r7, sp, #0
 800e582:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800e584:	2182      	movs	r1, #130	@ 0x82
 800e586:	4818      	ldr	r0, [pc, #96]	@ (800e5e8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800e588:	f000 fd17 	bl	800efba <USBD_GetEpDesc>
 800e58c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800e58e:	2101      	movs	r1, #1
 800e590:	4815      	ldr	r0, [pc, #84]	@ (800e5e8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800e592:	f000 fd12 	bl	800efba <USBD_GetEpDesc>
 800e596:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800e598:	2181      	movs	r1, #129	@ 0x81
 800e59a:	4813      	ldr	r0, [pc, #76]	@ (800e5e8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800e59c:	f000 fd0d 	bl	800efba <USBD_GetEpDesc>
 800e5a0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800e5a2:	697b      	ldr	r3, [r7, #20]
 800e5a4:	2b00      	cmp	r3, #0
 800e5a6:	d002      	beq.n	800e5ae <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800e5a8:	697b      	ldr	r3, [r7, #20]
 800e5aa:	2210      	movs	r2, #16
 800e5ac:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800e5ae:	693b      	ldr	r3, [r7, #16]
 800e5b0:	2b00      	cmp	r3, #0
 800e5b2:	d006      	beq.n	800e5c2 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800e5b4:	693b      	ldr	r3, [r7, #16]
 800e5b6:	2200      	movs	r2, #0
 800e5b8:	711a      	strb	r2, [r3, #4]
 800e5ba:	2200      	movs	r2, #0
 800e5bc:	f042 0202 	orr.w	r2, r2, #2
 800e5c0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800e5c2:	68fb      	ldr	r3, [r7, #12]
 800e5c4:	2b00      	cmp	r3, #0
 800e5c6:	d006      	beq.n	800e5d6 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800e5c8:	68fb      	ldr	r3, [r7, #12]
 800e5ca:	2200      	movs	r2, #0
 800e5cc:	711a      	strb	r2, [r3, #4]
 800e5ce:	2200      	movs	r2, #0
 800e5d0:	f042 0202 	orr.w	r2, r2, #2
 800e5d4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800e5d6:	687b      	ldr	r3, [r7, #4]
 800e5d8:	2243      	movs	r2, #67	@ 0x43
 800e5da:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800e5dc:	4b02      	ldr	r3, [pc, #8]	@ (800e5e8 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800e5de:	4618      	mov	r0, r3
 800e5e0:	3718      	adds	r7, #24
 800e5e2:	46bd      	mov	sp, r7
 800e5e4:	bd80      	pop	{r7, pc}
 800e5e6:	bf00      	nop
 800e5e8:	24000054 	.word	0x24000054

0800e5ec <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800e5ec:	b580      	push	{r7, lr}
 800e5ee:	b086      	sub	sp, #24
 800e5f0:	af00      	add	r7, sp, #0
 800e5f2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800e5f4:	2182      	movs	r1, #130	@ 0x82
 800e5f6:	4818      	ldr	r0, [pc, #96]	@ (800e658 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800e5f8:	f000 fcdf 	bl	800efba <USBD_GetEpDesc>
 800e5fc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800e5fe:	2101      	movs	r1, #1
 800e600:	4815      	ldr	r0, [pc, #84]	@ (800e658 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800e602:	f000 fcda 	bl	800efba <USBD_GetEpDesc>
 800e606:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800e608:	2181      	movs	r1, #129	@ 0x81
 800e60a:	4813      	ldr	r0, [pc, #76]	@ (800e658 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800e60c:	f000 fcd5 	bl	800efba <USBD_GetEpDesc>
 800e610:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800e612:	697b      	ldr	r3, [r7, #20]
 800e614:	2b00      	cmp	r3, #0
 800e616:	d002      	beq.n	800e61e <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800e618:	697b      	ldr	r3, [r7, #20]
 800e61a:	2210      	movs	r2, #16
 800e61c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800e61e:	693b      	ldr	r3, [r7, #16]
 800e620:	2b00      	cmp	r3, #0
 800e622:	d006      	beq.n	800e632 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800e624:	693b      	ldr	r3, [r7, #16]
 800e626:	2200      	movs	r2, #0
 800e628:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e62c:	711a      	strb	r2, [r3, #4]
 800e62e:	2200      	movs	r2, #0
 800e630:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800e632:	68fb      	ldr	r3, [r7, #12]
 800e634:	2b00      	cmp	r3, #0
 800e636:	d006      	beq.n	800e646 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800e638:	68fb      	ldr	r3, [r7, #12]
 800e63a:	2200      	movs	r2, #0
 800e63c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e640:	711a      	strb	r2, [r3, #4]
 800e642:	2200      	movs	r2, #0
 800e644:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800e646:	687b      	ldr	r3, [r7, #4]
 800e648:	2243      	movs	r2, #67	@ 0x43
 800e64a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800e64c:	4b02      	ldr	r3, [pc, #8]	@ (800e658 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800e64e:	4618      	mov	r0, r3
 800e650:	3718      	adds	r7, #24
 800e652:	46bd      	mov	sp, r7
 800e654:	bd80      	pop	{r7, pc}
 800e656:	bf00      	nop
 800e658:	24000054 	.word	0x24000054

0800e65c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800e65c:	b480      	push	{r7}
 800e65e:	b083      	sub	sp, #12
 800e660:	af00      	add	r7, sp, #0
 800e662:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800e664:	687b      	ldr	r3, [r7, #4]
 800e666:	220a      	movs	r2, #10
 800e668:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800e66a:	4b03      	ldr	r3, [pc, #12]	@ (800e678 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800e66c:	4618      	mov	r0, r3
 800e66e:	370c      	adds	r7, #12
 800e670:	46bd      	mov	sp, r7
 800e672:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e676:	4770      	bx	lr
 800e678:	24000010 	.word	0x24000010

0800e67c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800e67c:	b480      	push	{r7}
 800e67e:	b083      	sub	sp, #12
 800e680:	af00      	add	r7, sp, #0
 800e682:	6078      	str	r0, [r7, #4]
 800e684:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800e686:	683b      	ldr	r3, [r7, #0]
 800e688:	2b00      	cmp	r3, #0
 800e68a:	d101      	bne.n	800e690 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800e68c:	2303      	movs	r3, #3
 800e68e:	e009      	b.n	800e6a4 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800e690:	687b      	ldr	r3, [r7, #4]
 800e692:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e696:	687a      	ldr	r2, [r7, #4]
 800e698:	33b0      	adds	r3, #176	@ 0xb0
 800e69a:	009b      	lsls	r3, r3, #2
 800e69c:	4413      	add	r3, r2
 800e69e:	683a      	ldr	r2, [r7, #0]
 800e6a0:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800e6a2:	2300      	movs	r3, #0
}
 800e6a4:	4618      	mov	r0, r3
 800e6a6:	370c      	adds	r7, #12
 800e6a8:	46bd      	mov	sp, r7
 800e6aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6ae:	4770      	bx	lr

0800e6b0 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800e6b0:	b480      	push	{r7}
 800e6b2:	b087      	sub	sp, #28
 800e6b4:	af00      	add	r7, sp, #0
 800e6b6:	60f8      	str	r0, [r7, #12]
 800e6b8:	60b9      	str	r1, [r7, #8]
 800e6ba:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e6bc:	68fb      	ldr	r3, [r7, #12]
 800e6be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e6c2:	68fb      	ldr	r3, [r7, #12]
 800e6c4:	32b0      	adds	r2, #176	@ 0xb0
 800e6c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e6ca:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800e6cc:	697b      	ldr	r3, [r7, #20]
 800e6ce:	2b00      	cmp	r3, #0
 800e6d0:	d101      	bne.n	800e6d6 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800e6d2:	2303      	movs	r3, #3
 800e6d4:	e008      	b.n	800e6e8 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800e6d6:	697b      	ldr	r3, [r7, #20]
 800e6d8:	68ba      	ldr	r2, [r7, #8]
 800e6da:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800e6de:	697b      	ldr	r3, [r7, #20]
 800e6e0:	687a      	ldr	r2, [r7, #4]
 800e6e2:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800e6e6:	2300      	movs	r3, #0
}
 800e6e8:	4618      	mov	r0, r3
 800e6ea:	371c      	adds	r7, #28
 800e6ec:	46bd      	mov	sp, r7
 800e6ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6f2:	4770      	bx	lr

0800e6f4 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800e6f4:	b480      	push	{r7}
 800e6f6:	b085      	sub	sp, #20
 800e6f8:	af00      	add	r7, sp, #0
 800e6fa:	6078      	str	r0, [r7, #4]
 800e6fc:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e6fe:	687b      	ldr	r3, [r7, #4]
 800e700:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e704:	687b      	ldr	r3, [r7, #4]
 800e706:	32b0      	adds	r2, #176	@ 0xb0
 800e708:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e70c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800e70e:	68fb      	ldr	r3, [r7, #12]
 800e710:	2b00      	cmp	r3, #0
 800e712:	d101      	bne.n	800e718 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800e714:	2303      	movs	r3, #3
 800e716:	e004      	b.n	800e722 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800e718:	68fb      	ldr	r3, [r7, #12]
 800e71a:	683a      	ldr	r2, [r7, #0]
 800e71c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800e720:	2300      	movs	r3, #0
}
 800e722:	4618      	mov	r0, r3
 800e724:	3714      	adds	r7, #20
 800e726:	46bd      	mov	sp, r7
 800e728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e72c:	4770      	bx	lr
	...

0800e730 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800e730:	b580      	push	{r7, lr}
 800e732:	b084      	sub	sp, #16
 800e734:	af00      	add	r7, sp, #0
 800e736:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e738:	687b      	ldr	r3, [r7, #4]
 800e73a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e73e:	687b      	ldr	r3, [r7, #4]
 800e740:	32b0      	adds	r2, #176	@ 0xb0
 800e742:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e746:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800e748:	2301      	movs	r3, #1
 800e74a:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800e74c:	68bb      	ldr	r3, [r7, #8]
 800e74e:	2b00      	cmp	r3, #0
 800e750:	d101      	bne.n	800e756 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800e752:	2303      	movs	r3, #3
 800e754:	e025      	b.n	800e7a2 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800e756:	68bb      	ldr	r3, [r7, #8]
 800e758:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800e75c:	2b00      	cmp	r3, #0
 800e75e:	d11f      	bne.n	800e7a0 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800e760:	68bb      	ldr	r3, [r7, #8]
 800e762:	2201      	movs	r2, #1
 800e764:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800e768:	4b10      	ldr	r3, [pc, #64]	@ (800e7ac <USBD_CDC_TransmitPacket+0x7c>)
 800e76a:	781b      	ldrb	r3, [r3, #0]
 800e76c:	f003 020f 	and.w	r2, r3, #15
 800e770:	68bb      	ldr	r3, [r7, #8]
 800e772:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800e776:	6878      	ldr	r0, [r7, #4]
 800e778:	4613      	mov	r3, r2
 800e77a:	009b      	lsls	r3, r3, #2
 800e77c:	4413      	add	r3, r2
 800e77e:	009b      	lsls	r3, r3, #2
 800e780:	4403      	add	r3, r0
 800e782:	3318      	adds	r3, #24
 800e784:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800e786:	4b09      	ldr	r3, [pc, #36]	@ (800e7ac <USBD_CDC_TransmitPacket+0x7c>)
 800e788:	7819      	ldrb	r1, [r3, #0]
 800e78a:	68bb      	ldr	r3, [r7, #8]
 800e78c:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800e790:	68bb      	ldr	r3, [r7, #8]
 800e792:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800e796:	6878      	ldr	r0, [r7, #4]
 800e798:	f002 f8d9 	bl	801094e <USBD_LL_Transmit>

    ret = USBD_OK;
 800e79c:	2300      	movs	r3, #0
 800e79e:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800e7a0:	7bfb      	ldrb	r3, [r7, #15]
}
 800e7a2:	4618      	mov	r0, r3
 800e7a4:	3710      	adds	r7, #16
 800e7a6:	46bd      	mov	sp, r7
 800e7a8:	bd80      	pop	{r7, pc}
 800e7aa:	bf00      	nop
 800e7ac:	24000097 	.word	0x24000097

0800e7b0 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800e7b0:	b580      	push	{r7, lr}
 800e7b2:	b084      	sub	sp, #16
 800e7b4:	af00      	add	r7, sp, #0
 800e7b6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e7b8:	687b      	ldr	r3, [r7, #4]
 800e7ba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e7be:	687b      	ldr	r3, [r7, #4]
 800e7c0:	32b0      	adds	r2, #176	@ 0xb0
 800e7c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e7c6:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800e7c8:	687b      	ldr	r3, [r7, #4]
 800e7ca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e7ce:	687b      	ldr	r3, [r7, #4]
 800e7d0:	32b0      	adds	r2, #176	@ 0xb0
 800e7d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e7d6:	2b00      	cmp	r3, #0
 800e7d8:	d101      	bne.n	800e7de <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800e7da:	2303      	movs	r3, #3
 800e7dc:	e018      	b.n	800e810 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e7de:	687b      	ldr	r3, [r7, #4]
 800e7e0:	7c1b      	ldrb	r3, [r3, #16]
 800e7e2:	2b00      	cmp	r3, #0
 800e7e4:	d10a      	bne.n	800e7fc <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800e7e6:	4b0c      	ldr	r3, [pc, #48]	@ (800e818 <USBD_CDC_ReceivePacket+0x68>)
 800e7e8:	7819      	ldrb	r1, [r3, #0]
 800e7ea:	68fb      	ldr	r3, [r7, #12]
 800e7ec:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800e7f0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e7f4:	6878      	ldr	r0, [r7, #4]
 800e7f6:	f002 f8cb 	bl	8010990 <USBD_LL_PrepareReceive>
 800e7fa:	e008      	b.n	800e80e <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800e7fc:	4b06      	ldr	r3, [pc, #24]	@ (800e818 <USBD_CDC_ReceivePacket+0x68>)
 800e7fe:	7819      	ldrb	r1, [r3, #0]
 800e800:	68fb      	ldr	r3, [r7, #12]
 800e802:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800e806:	2340      	movs	r3, #64	@ 0x40
 800e808:	6878      	ldr	r0, [r7, #4]
 800e80a:	f002 f8c1 	bl	8010990 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800e80e:	2300      	movs	r3, #0
}
 800e810:	4618      	mov	r0, r3
 800e812:	3710      	adds	r7, #16
 800e814:	46bd      	mov	sp, r7
 800e816:	bd80      	pop	{r7, pc}
 800e818:	24000098 	.word	0x24000098

0800e81c <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800e81c:	b580      	push	{r7, lr}
 800e81e:	b086      	sub	sp, #24
 800e820:	af00      	add	r7, sp, #0
 800e822:	60f8      	str	r0, [r7, #12]
 800e824:	60b9      	str	r1, [r7, #8]
 800e826:	4613      	mov	r3, r2
 800e828:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800e82a:	68fb      	ldr	r3, [r7, #12]
 800e82c:	2b00      	cmp	r3, #0
 800e82e:	d101      	bne.n	800e834 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800e830:	2303      	movs	r3, #3
 800e832:	e01f      	b.n	800e874 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800e834:	68fb      	ldr	r3, [r7, #12]
 800e836:	2200      	movs	r2, #0
 800e838:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800e83c:	68fb      	ldr	r3, [r7, #12]
 800e83e:	2200      	movs	r2, #0
 800e840:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800e844:	68fb      	ldr	r3, [r7, #12]
 800e846:	2200      	movs	r2, #0
 800e848:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800e84c:	68bb      	ldr	r3, [r7, #8]
 800e84e:	2b00      	cmp	r3, #0
 800e850:	d003      	beq.n	800e85a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800e852:	68fb      	ldr	r3, [r7, #12]
 800e854:	68ba      	ldr	r2, [r7, #8]
 800e856:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e85a:	68fb      	ldr	r3, [r7, #12]
 800e85c:	2201      	movs	r2, #1
 800e85e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800e862:	68fb      	ldr	r3, [r7, #12]
 800e864:	79fa      	ldrb	r2, [r7, #7]
 800e866:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800e868:	68f8      	ldr	r0, [r7, #12]
 800e86a:	f001 ff35 	bl	80106d8 <USBD_LL_Init>
 800e86e:	4603      	mov	r3, r0
 800e870:	75fb      	strb	r3, [r7, #23]

  return ret;
 800e872:	7dfb      	ldrb	r3, [r7, #23]
}
 800e874:	4618      	mov	r0, r3
 800e876:	3718      	adds	r7, #24
 800e878:	46bd      	mov	sp, r7
 800e87a:	bd80      	pop	{r7, pc}

0800e87c <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800e87c:	b580      	push	{r7, lr}
 800e87e:	b084      	sub	sp, #16
 800e880:	af00      	add	r7, sp, #0
 800e882:	6078      	str	r0, [r7, #4]
 800e884:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800e886:	2300      	movs	r3, #0
 800e888:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800e88a:	683b      	ldr	r3, [r7, #0]
 800e88c:	2b00      	cmp	r3, #0
 800e88e:	d101      	bne.n	800e894 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800e890:	2303      	movs	r3, #3
 800e892:	e025      	b.n	800e8e0 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800e894:	687b      	ldr	r3, [r7, #4]
 800e896:	683a      	ldr	r2, [r7, #0]
 800e898:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800e89c:	687b      	ldr	r3, [r7, #4]
 800e89e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e8a2:	687b      	ldr	r3, [r7, #4]
 800e8a4:	32ae      	adds	r2, #174	@ 0xae
 800e8a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e8aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e8ac:	2b00      	cmp	r3, #0
 800e8ae:	d00f      	beq.n	800e8d0 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800e8b0:	687b      	ldr	r3, [r7, #4]
 800e8b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e8b6:	687b      	ldr	r3, [r7, #4]
 800e8b8:	32ae      	adds	r2, #174	@ 0xae
 800e8ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e8be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e8c0:	f107 020e 	add.w	r2, r7, #14
 800e8c4:	4610      	mov	r0, r2
 800e8c6:	4798      	blx	r3
 800e8c8:	4602      	mov	r2, r0
 800e8ca:	687b      	ldr	r3, [r7, #4]
 800e8cc:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800e8d0:	687b      	ldr	r3, [r7, #4]
 800e8d2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800e8d6:	1c5a      	adds	r2, r3, #1
 800e8d8:	687b      	ldr	r3, [r7, #4]
 800e8da:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800e8de:	2300      	movs	r3, #0
}
 800e8e0:	4618      	mov	r0, r3
 800e8e2:	3710      	adds	r7, #16
 800e8e4:	46bd      	mov	sp, r7
 800e8e6:	bd80      	pop	{r7, pc}

0800e8e8 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800e8e8:	b580      	push	{r7, lr}
 800e8ea:	b082      	sub	sp, #8
 800e8ec:	af00      	add	r7, sp, #0
 800e8ee:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800e8f0:	6878      	ldr	r0, [r7, #4]
 800e8f2:	f001 ff43 	bl	801077c <USBD_LL_Start>
 800e8f6:	4603      	mov	r3, r0
}
 800e8f8:	4618      	mov	r0, r3
 800e8fa:	3708      	adds	r7, #8
 800e8fc:	46bd      	mov	sp, r7
 800e8fe:	bd80      	pop	{r7, pc}

0800e900 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800e900:	b480      	push	{r7}
 800e902:	b083      	sub	sp, #12
 800e904:	af00      	add	r7, sp, #0
 800e906:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800e908:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800e90a:	4618      	mov	r0, r3
 800e90c:	370c      	adds	r7, #12
 800e90e:	46bd      	mov	sp, r7
 800e910:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e914:	4770      	bx	lr

0800e916 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e916:	b580      	push	{r7, lr}
 800e918:	b084      	sub	sp, #16
 800e91a:	af00      	add	r7, sp, #0
 800e91c:	6078      	str	r0, [r7, #4]
 800e91e:	460b      	mov	r3, r1
 800e920:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800e922:	2300      	movs	r3, #0
 800e924:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800e926:	687b      	ldr	r3, [r7, #4]
 800e928:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e92c:	2b00      	cmp	r3, #0
 800e92e:	d009      	beq.n	800e944 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800e930:	687b      	ldr	r3, [r7, #4]
 800e932:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e936:	681b      	ldr	r3, [r3, #0]
 800e938:	78fa      	ldrb	r2, [r7, #3]
 800e93a:	4611      	mov	r1, r2
 800e93c:	6878      	ldr	r0, [r7, #4]
 800e93e:	4798      	blx	r3
 800e940:	4603      	mov	r3, r0
 800e942:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800e944:	7bfb      	ldrb	r3, [r7, #15]
}
 800e946:	4618      	mov	r0, r3
 800e948:	3710      	adds	r7, #16
 800e94a:	46bd      	mov	sp, r7
 800e94c:	bd80      	pop	{r7, pc}

0800e94e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e94e:	b580      	push	{r7, lr}
 800e950:	b084      	sub	sp, #16
 800e952:	af00      	add	r7, sp, #0
 800e954:	6078      	str	r0, [r7, #4]
 800e956:	460b      	mov	r3, r1
 800e958:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800e95a:	2300      	movs	r3, #0
 800e95c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800e95e:	687b      	ldr	r3, [r7, #4]
 800e960:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e964:	685b      	ldr	r3, [r3, #4]
 800e966:	78fa      	ldrb	r2, [r7, #3]
 800e968:	4611      	mov	r1, r2
 800e96a:	6878      	ldr	r0, [r7, #4]
 800e96c:	4798      	blx	r3
 800e96e:	4603      	mov	r3, r0
 800e970:	2b00      	cmp	r3, #0
 800e972:	d001      	beq.n	800e978 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800e974:	2303      	movs	r3, #3
 800e976:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800e978:	7bfb      	ldrb	r3, [r7, #15]
}
 800e97a:	4618      	mov	r0, r3
 800e97c:	3710      	adds	r7, #16
 800e97e:	46bd      	mov	sp, r7
 800e980:	bd80      	pop	{r7, pc}

0800e982 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800e982:	b580      	push	{r7, lr}
 800e984:	b084      	sub	sp, #16
 800e986:	af00      	add	r7, sp, #0
 800e988:	6078      	str	r0, [r7, #4]
 800e98a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800e98c:	687b      	ldr	r3, [r7, #4]
 800e98e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800e992:	6839      	ldr	r1, [r7, #0]
 800e994:	4618      	mov	r0, r3
 800e996:	f001 f936 	bl	800fc06 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800e99a:	687b      	ldr	r3, [r7, #4]
 800e99c:	2201      	movs	r2, #1
 800e99e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800e9a2:	687b      	ldr	r3, [r7, #4]
 800e9a4:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800e9a8:	461a      	mov	r2, r3
 800e9aa:	687b      	ldr	r3, [r7, #4]
 800e9ac:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800e9b0:	687b      	ldr	r3, [r7, #4]
 800e9b2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800e9b6:	f003 031f 	and.w	r3, r3, #31
 800e9ba:	2b02      	cmp	r3, #2
 800e9bc:	d01a      	beq.n	800e9f4 <USBD_LL_SetupStage+0x72>
 800e9be:	2b02      	cmp	r3, #2
 800e9c0:	d822      	bhi.n	800ea08 <USBD_LL_SetupStage+0x86>
 800e9c2:	2b00      	cmp	r3, #0
 800e9c4:	d002      	beq.n	800e9cc <USBD_LL_SetupStage+0x4a>
 800e9c6:	2b01      	cmp	r3, #1
 800e9c8:	d00a      	beq.n	800e9e0 <USBD_LL_SetupStage+0x5e>
 800e9ca:	e01d      	b.n	800ea08 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800e9cc:	687b      	ldr	r3, [r7, #4]
 800e9ce:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800e9d2:	4619      	mov	r1, r3
 800e9d4:	6878      	ldr	r0, [r7, #4]
 800e9d6:	f000 fb63 	bl	800f0a0 <USBD_StdDevReq>
 800e9da:	4603      	mov	r3, r0
 800e9dc:	73fb      	strb	r3, [r7, #15]
      break;
 800e9de:	e020      	b.n	800ea22 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800e9e0:	687b      	ldr	r3, [r7, #4]
 800e9e2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800e9e6:	4619      	mov	r1, r3
 800e9e8:	6878      	ldr	r0, [r7, #4]
 800e9ea:	f000 fbcb 	bl	800f184 <USBD_StdItfReq>
 800e9ee:	4603      	mov	r3, r0
 800e9f0:	73fb      	strb	r3, [r7, #15]
      break;
 800e9f2:	e016      	b.n	800ea22 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800e9f4:	687b      	ldr	r3, [r7, #4]
 800e9f6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800e9fa:	4619      	mov	r1, r3
 800e9fc:	6878      	ldr	r0, [r7, #4]
 800e9fe:	f000 fc2d 	bl	800f25c <USBD_StdEPReq>
 800ea02:	4603      	mov	r3, r0
 800ea04:	73fb      	strb	r3, [r7, #15]
      break;
 800ea06:	e00c      	b.n	800ea22 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800ea08:	687b      	ldr	r3, [r7, #4]
 800ea0a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800ea0e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800ea12:	b2db      	uxtb	r3, r3
 800ea14:	4619      	mov	r1, r3
 800ea16:	6878      	ldr	r0, [r7, #4]
 800ea18:	f001 ff10 	bl	801083c <USBD_LL_StallEP>
 800ea1c:	4603      	mov	r3, r0
 800ea1e:	73fb      	strb	r3, [r7, #15]
      break;
 800ea20:	bf00      	nop
  }

  return ret;
 800ea22:	7bfb      	ldrb	r3, [r7, #15]
}
 800ea24:	4618      	mov	r0, r3
 800ea26:	3710      	adds	r7, #16
 800ea28:	46bd      	mov	sp, r7
 800ea2a:	bd80      	pop	{r7, pc}

0800ea2c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800ea2c:	b580      	push	{r7, lr}
 800ea2e:	b086      	sub	sp, #24
 800ea30:	af00      	add	r7, sp, #0
 800ea32:	60f8      	str	r0, [r7, #12]
 800ea34:	460b      	mov	r3, r1
 800ea36:	607a      	str	r2, [r7, #4]
 800ea38:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800ea3a:	2300      	movs	r3, #0
 800ea3c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800ea3e:	7afb      	ldrb	r3, [r7, #11]
 800ea40:	2b00      	cmp	r3, #0
 800ea42:	d16e      	bne.n	800eb22 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800ea44:	68fb      	ldr	r3, [r7, #12]
 800ea46:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800ea4a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800ea4c:	68fb      	ldr	r3, [r7, #12]
 800ea4e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800ea52:	2b03      	cmp	r3, #3
 800ea54:	f040 8098 	bne.w	800eb88 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800ea58:	693b      	ldr	r3, [r7, #16]
 800ea5a:	689a      	ldr	r2, [r3, #8]
 800ea5c:	693b      	ldr	r3, [r7, #16]
 800ea5e:	68db      	ldr	r3, [r3, #12]
 800ea60:	429a      	cmp	r2, r3
 800ea62:	d913      	bls.n	800ea8c <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800ea64:	693b      	ldr	r3, [r7, #16]
 800ea66:	689a      	ldr	r2, [r3, #8]
 800ea68:	693b      	ldr	r3, [r7, #16]
 800ea6a:	68db      	ldr	r3, [r3, #12]
 800ea6c:	1ad2      	subs	r2, r2, r3
 800ea6e:	693b      	ldr	r3, [r7, #16]
 800ea70:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800ea72:	693b      	ldr	r3, [r7, #16]
 800ea74:	68da      	ldr	r2, [r3, #12]
 800ea76:	693b      	ldr	r3, [r7, #16]
 800ea78:	689b      	ldr	r3, [r3, #8]
 800ea7a:	4293      	cmp	r3, r2
 800ea7c:	bf28      	it	cs
 800ea7e:	4613      	movcs	r3, r2
 800ea80:	461a      	mov	r2, r3
 800ea82:	6879      	ldr	r1, [r7, #4]
 800ea84:	68f8      	ldr	r0, [r7, #12]
 800ea86:	f001 f9be 	bl	800fe06 <USBD_CtlContinueRx>
 800ea8a:	e07d      	b.n	800eb88 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800ea8c:	68fb      	ldr	r3, [r7, #12]
 800ea8e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800ea92:	f003 031f 	and.w	r3, r3, #31
 800ea96:	2b02      	cmp	r3, #2
 800ea98:	d014      	beq.n	800eac4 <USBD_LL_DataOutStage+0x98>
 800ea9a:	2b02      	cmp	r3, #2
 800ea9c:	d81d      	bhi.n	800eada <USBD_LL_DataOutStage+0xae>
 800ea9e:	2b00      	cmp	r3, #0
 800eaa0:	d002      	beq.n	800eaa8 <USBD_LL_DataOutStage+0x7c>
 800eaa2:	2b01      	cmp	r3, #1
 800eaa4:	d003      	beq.n	800eaae <USBD_LL_DataOutStage+0x82>
 800eaa6:	e018      	b.n	800eada <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800eaa8:	2300      	movs	r3, #0
 800eaaa:	75bb      	strb	r3, [r7, #22]
            break;
 800eaac:	e018      	b.n	800eae0 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800eaae:	68fb      	ldr	r3, [r7, #12]
 800eab0:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800eab4:	b2db      	uxtb	r3, r3
 800eab6:	4619      	mov	r1, r3
 800eab8:	68f8      	ldr	r0, [r7, #12]
 800eaba:	f000 fa64 	bl	800ef86 <USBD_CoreFindIF>
 800eabe:	4603      	mov	r3, r0
 800eac0:	75bb      	strb	r3, [r7, #22]
            break;
 800eac2:	e00d      	b.n	800eae0 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800eac4:	68fb      	ldr	r3, [r7, #12]
 800eac6:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800eaca:	b2db      	uxtb	r3, r3
 800eacc:	4619      	mov	r1, r3
 800eace:	68f8      	ldr	r0, [r7, #12]
 800ead0:	f000 fa66 	bl	800efa0 <USBD_CoreFindEP>
 800ead4:	4603      	mov	r3, r0
 800ead6:	75bb      	strb	r3, [r7, #22]
            break;
 800ead8:	e002      	b.n	800eae0 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800eada:	2300      	movs	r3, #0
 800eadc:	75bb      	strb	r3, [r7, #22]
            break;
 800eade:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800eae0:	7dbb      	ldrb	r3, [r7, #22]
 800eae2:	2b00      	cmp	r3, #0
 800eae4:	d119      	bne.n	800eb1a <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800eae6:	68fb      	ldr	r3, [r7, #12]
 800eae8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800eaec:	b2db      	uxtb	r3, r3
 800eaee:	2b03      	cmp	r3, #3
 800eaf0:	d113      	bne.n	800eb1a <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800eaf2:	7dba      	ldrb	r2, [r7, #22]
 800eaf4:	68fb      	ldr	r3, [r7, #12]
 800eaf6:	32ae      	adds	r2, #174	@ 0xae
 800eaf8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eafc:	691b      	ldr	r3, [r3, #16]
 800eafe:	2b00      	cmp	r3, #0
 800eb00:	d00b      	beq.n	800eb1a <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800eb02:	7dba      	ldrb	r2, [r7, #22]
 800eb04:	68fb      	ldr	r3, [r7, #12]
 800eb06:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800eb0a:	7dba      	ldrb	r2, [r7, #22]
 800eb0c:	68fb      	ldr	r3, [r7, #12]
 800eb0e:	32ae      	adds	r2, #174	@ 0xae
 800eb10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eb14:	691b      	ldr	r3, [r3, #16]
 800eb16:	68f8      	ldr	r0, [r7, #12]
 800eb18:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800eb1a:	68f8      	ldr	r0, [r7, #12]
 800eb1c:	f001 f984 	bl	800fe28 <USBD_CtlSendStatus>
 800eb20:	e032      	b.n	800eb88 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800eb22:	7afb      	ldrb	r3, [r7, #11]
 800eb24:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800eb28:	b2db      	uxtb	r3, r3
 800eb2a:	4619      	mov	r1, r3
 800eb2c:	68f8      	ldr	r0, [r7, #12]
 800eb2e:	f000 fa37 	bl	800efa0 <USBD_CoreFindEP>
 800eb32:	4603      	mov	r3, r0
 800eb34:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800eb36:	7dbb      	ldrb	r3, [r7, #22]
 800eb38:	2bff      	cmp	r3, #255	@ 0xff
 800eb3a:	d025      	beq.n	800eb88 <USBD_LL_DataOutStage+0x15c>
 800eb3c:	7dbb      	ldrb	r3, [r7, #22]
 800eb3e:	2b00      	cmp	r3, #0
 800eb40:	d122      	bne.n	800eb88 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800eb42:	68fb      	ldr	r3, [r7, #12]
 800eb44:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800eb48:	b2db      	uxtb	r3, r3
 800eb4a:	2b03      	cmp	r3, #3
 800eb4c:	d117      	bne.n	800eb7e <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800eb4e:	7dba      	ldrb	r2, [r7, #22]
 800eb50:	68fb      	ldr	r3, [r7, #12]
 800eb52:	32ae      	adds	r2, #174	@ 0xae
 800eb54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eb58:	699b      	ldr	r3, [r3, #24]
 800eb5a:	2b00      	cmp	r3, #0
 800eb5c:	d00f      	beq.n	800eb7e <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800eb5e:	7dba      	ldrb	r2, [r7, #22]
 800eb60:	68fb      	ldr	r3, [r7, #12]
 800eb62:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800eb66:	7dba      	ldrb	r2, [r7, #22]
 800eb68:	68fb      	ldr	r3, [r7, #12]
 800eb6a:	32ae      	adds	r2, #174	@ 0xae
 800eb6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eb70:	699b      	ldr	r3, [r3, #24]
 800eb72:	7afa      	ldrb	r2, [r7, #11]
 800eb74:	4611      	mov	r1, r2
 800eb76:	68f8      	ldr	r0, [r7, #12]
 800eb78:	4798      	blx	r3
 800eb7a:	4603      	mov	r3, r0
 800eb7c:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800eb7e:	7dfb      	ldrb	r3, [r7, #23]
 800eb80:	2b00      	cmp	r3, #0
 800eb82:	d001      	beq.n	800eb88 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800eb84:	7dfb      	ldrb	r3, [r7, #23]
 800eb86:	e000      	b.n	800eb8a <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800eb88:	2300      	movs	r3, #0
}
 800eb8a:	4618      	mov	r0, r3
 800eb8c:	3718      	adds	r7, #24
 800eb8e:	46bd      	mov	sp, r7
 800eb90:	bd80      	pop	{r7, pc}

0800eb92 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800eb92:	b580      	push	{r7, lr}
 800eb94:	b086      	sub	sp, #24
 800eb96:	af00      	add	r7, sp, #0
 800eb98:	60f8      	str	r0, [r7, #12]
 800eb9a:	460b      	mov	r3, r1
 800eb9c:	607a      	str	r2, [r7, #4]
 800eb9e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800eba0:	7afb      	ldrb	r3, [r7, #11]
 800eba2:	2b00      	cmp	r3, #0
 800eba4:	d16f      	bne.n	800ec86 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800eba6:	68fb      	ldr	r3, [r7, #12]
 800eba8:	3314      	adds	r3, #20
 800ebaa:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800ebac:	68fb      	ldr	r3, [r7, #12]
 800ebae:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800ebb2:	2b02      	cmp	r3, #2
 800ebb4:	d15a      	bne.n	800ec6c <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800ebb6:	693b      	ldr	r3, [r7, #16]
 800ebb8:	689a      	ldr	r2, [r3, #8]
 800ebba:	693b      	ldr	r3, [r7, #16]
 800ebbc:	68db      	ldr	r3, [r3, #12]
 800ebbe:	429a      	cmp	r2, r3
 800ebc0:	d914      	bls.n	800ebec <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800ebc2:	693b      	ldr	r3, [r7, #16]
 800ebc4:	689a      	ldr	r2, [r3, #8]
 800ebc6:	693b      	ldr	r3, [r7, #16]
 800ebc8:	68db      	ldr	r3, [r3, #12]
 800ebca:	1ad2      	subs	r2, r2, r3
 800ebcc:	693b      	ldr	r3, [r7, #16]
 800ebce:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800ebd0:	693b      	ldr	r3, [r7, #16]
 800ebd2:	689b      	ldr	r3, [r3, #8]
 800ebd4:	461a      	mov	r2, r3
 800ebd6:	6879      	ldr	r1, [r7, #4]
 800ebd8:	68f8      	ldr	r0, [r7, #12]
 800ebda:	f001 f8e6 	bl	800fdaa <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ebde:	2300      	movs	r3, #0
 800ebe0:	2200      	movs	r2, #0
 800ebe2:	2100      	movs	r1, #0
 800ebe4:	68f8      	ldr	r0, [r7, #12]
 800ebe6:	f001 fed3 	bl	8010990 <USBD_LL_PrepareReceive>
 800ebea:	e03f      	b.n	800ec6c <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800ebec:	693b      	ldr	r3, [r7, #16]
 800ebee:	68da      	ldr	r2, [r3, #12]
 800ebf0:	693b      	ldr	r3, [r7, #16]
 800ebf2:	689b      	ldr	r3, [r3, #8]
 800ebf4:	429a      	cmp	r2, r3
 800ebf6:	d11c      	bne.n	800ec32 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800ebf8:	693b      	ldr	r3, [r7, #16]
 800ebfa:	685a      	ldr	r2, [r3, #4]
 800ebfc:	693b      	ldr	r3, [r7, #16]
 800ebfe:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800ec00:	429a      	cmp	r2, r3
 800ec02:	d316      	bcc.n	800ec32 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800ec04:	693b      	ldr	r3, [r7, #16]
 800ec06:	685a      	ldr	r2, [r3, #4]
 800ec08:	68fb      	ldr	r3, [r7, #12]
 800ec0a:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800ec0e:	429a      	cmp	r2, r3
 800ec10:	d20f      	bcs.n	800ec32 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800ec12:	2200      	movs	r2, #0
 800ec14:	2100      	movs	r1, #0
 800ec16:	68f8      	ldr	r0, [r7, #12]
 800ec18:	f001 f8c7 	bl	800fdaa <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800ec1c:	68fb      	ldr	r3, [r7, #12]
 800ec1e:	2200      	movs	r2, #0
 800ec20:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ec24:	2300      	movs	r3, #0
 800ec26:	2200      	movs	r2, #0
 800ec28:	2100      	movs	r1, #0
 800ec2a:	68f8      	ldr	r0, [r7, #12]
 800ec2c:	f001 feb0 	bl	8010990 <USBD_LL_PrepareReceive>
 800ec30:	e01c      	b.n	800ec6c <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ec32:	68fb      	ldr	r3, [r7, #12]
 800ec34:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ec38:	b2db      	uxtb	r3, r3
 800ec3a:	2b03      	cmp	r3, #3
 800ec3c:	d10f      	bne.n	800ec5e <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800ec3e:	68fb      	ldr	r3, [r7, #12]
 800ec40:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ec44:	68db      	ldr	r3, [r3, #12]
 800ec46:	2b00      	cmp	r3, #0
 800ec48:	d009      	beq.n	800ec5e <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800ec4a:	68fb      	ldr	r3, [r7, #12]
 800ec4c:	2200      	movs	r2, #0
 800ec4e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800ec52:	68fb      	ldr	r3, [r7, #12]
 800ec54:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ec58:	68db      	ldr	r3, [r3, #12]
 800ec5a:	68f8      	ldr	r0, [r7, #12]
 800ec5c:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800ec5e:	2180      	movs	r1, #128	@ 0x80
 800ec60:	68f8      	ldr	r0, [r7, #12]
 800ec62:	f001 fdeb 	bl	801083c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800ec66:	68f8      	ldr	r0, [r7, #12]
 800ec68:	f001 f8f1 	bl	800fe4e <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800ec6c:	68fb      	ldr	r3, [r7, #12]
 800ec6e:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800ec72:	2b00      	cmp	r3, #0
 800ec74:	d03a      	beq.n	800ecec <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800ec76:	68f8      	ldr	r0, [r7, #12]
 800ec78:	f7ff fe42 	bl	800e900 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800ec7c:	68fb      	ldr	r3, [r7, #12]
 800ec7e:	2200      	movs	r2, #0
 800ec80:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800ec84:	e032      	b.n	800ecec <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800ec86:	7afb      	ldrb	r3, [r7, #11]
 800ec88:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800ec8c:	b2db      	uxtb	r3, r3
 800ec8e:	4619      	mov	r1, r3
 800ec90:	68f8      	ldr	r0, [r7, #12]
 800ec92:	f000 f985 	bl	800efa0 <USBD_CoreFindEP>
 800ec96:	4603      	mov	r3, r0
 800ec98:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ec9a:	7dfb      	ldrb	r3, [r7, #23]
 800ec9c:	2bff      	cmp	r3, #255	@ 0xff
 800ec9e:	d025      	beq.n	800ecec <USBD_LL_DataInStage+0x15a>
 800eca0:	7dfb      	ldrb	r3, [r7, #23]
 800eca2:	2b00      	cmp	r3, #0
 800eca4:	d122      	bne.n	800ecec <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800eca6:	68fb      	ldr	r3, [r7, #12]
 800eca8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ecac:	b2db      	uxtb	r3, r3
 800ecae:	2b03      	cmp	r3, #3
 800ecb0:	d11c      	bne.n	800ecec <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800ecb2:	7dfa      	ldrb	r2, [r7, #23]
 800ecb4:	68fb      	ldr	r3, [r7, #12]
 800ecb6:	32ae      	adds	r2, #174	@ 0xae
 800ecb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ecbc:	695b      	ldr	r3, [r3, #20]
 800ecbe:	2b00      	cmp	r3, #0
 800ecc0:	d014      	beq.n	800ecec <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800ecc2:	7dfa      	ldrb	r2, [r7, #23]
 800ecc4:	68fb      	ldr	r3, [r7, #12]
 800ecc6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800ecca:	7dfa      	ldrb	r2, [r7, #23]
 800eccc:	68fb      	ldr	r3, [r7, #12]
 800ecce:	32ae      	adds	r2, #174	@ 0xae
 800ecd0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ecd4:	695b      	ldr	r3, [r3, #20]
 800ecd6:	7afa      	ldrb	r2, [r7, #11]
 800ecd8:	4611      	mov	r1, r2
 800ecda:	68f8      	ldr	r0, [r7, #12]
 800ecdc:	4798      	blx	r3
 800ecde:	4603      	mov	r3, r0
 800ece0:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800ece2:	7dbb      	ldrb	r3, [r7, #22]
 800ece4:	2b00      	cmp	r3, #0
 800ece6:	d001      	beq.n	800ecec <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800ece8:	7dbb      	ldrb	r3, [r7, #22]
 800ecea:	e000      	b.n	800ecee <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800ecec:	2300      	movs	r3, #0
}
 800ecee:	4618      	mov	r0, r3
 800ecf0:	3718      	adds	r7, #24
 800ecf2:	46bd      	mov	sp, r7
 800ecf4:	bd80      	pop	{r7, pc}

0800ecf6 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800ecf6:	b580      	push	{r7, lr}
 800ecf8:	b084      	sub	sp, #16
 800ecfa:	af00      	add	r7, sp, #0
 800ecfc:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800ecfe:	2300      	movs	r3, #0
 800ed00:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ed02:	687b      	ldr	r3, [r7, #4]
 800ed04:	2201      	movs	r2, #1
 800ed06:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800ed0a:	687b      	ldr	r3, [r7, #4]
 800ed0c:	2200      	movs	r2, #0
 800ed0e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800ed12:	687b      	ldr	r3, [r7, #4]
 800ed14:	2200      	movs	r2, #0
 800ed16:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800ed18:	687b      	ldr	r3, [r7, #4]
 800ed1a:	2200      	movs	r2, #0
 800ed1c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800ed20:	687b      	ldr	r3, [r7, #4]
 800ed22:	2200      	movs	r2, #0
 800ed24:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800ed28:	687b      	ldr	r3, [r7, #4]
 800ed2a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ed2e:	2b00      	cmp	r3, #0
 800ed30:	d014      	beq.n	800ed5c <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800ed32:	687b      	ldr	r3, [r7, #4]
 800ed34:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ed38:	685b      	ldr	r3, [r3, #4]
 800ed3a:	2b00      	cmp	r3, #0
 800ed3c:	d00e      	beq.n	800ed5c <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800ed3e:	687b      	ldr	r3, [r7, #4]
 800ed40:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ed44:	685b      	ldr	r3, [r3, #4]
 800ed46:	687a      	ldr	r2, [r7, #4]
 800ed48:	6852      	ldr	r2, [r2, #4]
 800ed4a:	b2d2      	uxtb	r2, r2
 800ed4c:	4611      	mov	r1, r2
 800ed4e:	6878      	ldr	r0, [r7, #4]
 800ed50:	4798      	blx	r3
 800ed52:	4603      	mov	r3, r0
 800ed54:	2b00      	cmp	r3, #0
 800ed56:	d001      	beq.n	800ed5c <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800ed58:	2303      	movs	r3, #3
 800ed5a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ed5c:	2340      	movs	r3, #64	@ 0x40
 800ed5e:	2200      	movs	r2, #0
 800ed60:	2100      	movs	r1, #0
 800ed62:	6878      	ldr	r0, [r7, #4]
 800ed64:	f001 fd25 	bl	80107b2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800ed68:	687b      	ldr	r3, [r7, #4]
 800ed6a:	2201      	movs	r2, #1
 800ed6c:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800ed70:	687b      	ldr	r3, [r7, #4]
 800ed72:	2240      	movs	r2, #64	@ 0x40
 800ed74:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ed78:	2340      	movs	r3, #64	@ 0x40
 800ed7a:	2200      	movs	r2, #0
 800ed7c:	2180      	movs	r1, #128	@ 0x80
 800ed7e:	6878      	ldr	r0, [r7, #4]
 800ed80:	f001 fd17 	bl	80107b2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800ed84:	687b      	ldr	r3, [r7, #4]
 800ed86:	2201      	movs	r2, #1
 800ed88:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800ed8a:	687b      	ldr	r3, [r7, #4]
 800ed8c:	2240      	movs	r2, #64	@ 0x40
 800ed8e:	621a      	str	r2, [r3, #32]

  return ret;
 800ed90:	7bfb      	ldrb	r3, [r7, #15]
}
 800ed92:	4618      	mov	r0, r3
 800ed94:	3710      	adds	r7, #16
 800ed96:	46bd      	mov	sp, r7
 800ed98:	bd80      	pop	{r7, pc}

0800ed9a <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800ed9a:	b480      	push	{r7}
 800ed9c:	b083      	sub	sp, #12
 800ed9e:	af00      	add	r7, sp, #0
 800eda0:	6078      	str	r0, [r7, #4]
 800eda2:	460b      	mov	r3, r1
 800eda4:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800eda6:	687b      	ldr	r3, [r7, #4]
 800eda8:	78fa      	ldrb	r2, [r7, #3]
 800edaa:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800edac:	2300      	movs	r3, #0
}
 800edae:	4618      	mov	r0, r3
 800edb0:	370c      	adds	r7, #12
 800edb2:	46bd      	mov	sp, r7
 800edb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edb8:	4770      	bx	lr

0800edba <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800edba:	b480      	push	{r7}
 800edbc:	b083      	sub	sp, #12
 800edbe:	af00      	add	r7, sp, #0
 800edc0:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800edc2:	687b      	ldr	r3, [r7, #4]
 800edc4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800edc8:	b2db      	uxtb	r3, r3
 800edca:	2b04      	cmp	r3, #4
 800edcc:	d006      	beq.n	800eddc <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800edce:	687b      	ldr	r3, [r7, #4]
 800edd0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800edd4:	b2da      	uxtb	r2, r3
 800edd6:	687b      	ldr	r3, [r7, #4]
 800edd8:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800eddc:	687b      	ldr	r3, [r7, #4]
 800edde:	2204      	movs	r2, #4
 800ede0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800ede4:	2300      	movs	r3, #0
}
 800ede6:	4618      	mov	r0, r3
 800ede8:	370c      	adds	r7, #12
 800edea:	46bd      	mov	sp, r7
 800edec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edf0:	4770      	bx	lr

0800edf2 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800edf2:	b480      	push	{r7}
 800edf4:	b083      	sub	sp, #12
 800edf6:	af00      	add	r7, sp, #0
 800edf8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800edfa:	687b      	ldr	r3, [r7, #4]
 800edfc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ee00:	b2db      	uxtb	r3, r3
 800ee02:	2b04      	cmp	r3, #4
 800ee04:	d106      	bne.n	800ee14 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800ee06:	687b      	ldr	r3, [r7, #4]
 800ee08:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800ee0c:	b2da      	uxtb	r2, r3
 800ee0e:	687b      	ldr	r3, [r7, #4]
 800ee10:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800ee14:	2300      	movs	r3, #0
}
 800ee16:	4618      	mov	r0, r3
 800ee18:	370c      	adds	r7, #12
 800ee1a:	46bd      	mov	sp, r7
 800ee1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee20:	4770      	bx	lr

0800ee22 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800ee22:	b580      	push	{r7, lr}
 800ee24:	b082      	sub	sp, #8
 800ee26:	af00      	add	r7, sp, #0
 800ee28:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ee2a:	687b      	ldr	r3, [r7, #4]
 800ee2c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ee30:	b2db      	uxtb	r3, r3
 800ee32:	2b03      	cmp	r3, #3
 800ee34:	d110      	bne.n	800ee58 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800ee36:	687b      	ldr	r3, [r7, #4]
 800ee38:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ee3c:	2b00      	cmp	r3, #0
 800ee3e:	d00b      	beq.n	800ee58 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800ee40:	687b      	ldr	r3, [r7, #4]
 800ee42:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ee46:	69db      	ldr	r3, [r3, #28]
 800ee48:	2b00      	cmp	r3, #0
 800ee4a:	d005      	beq.n	800ee58 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800ee4c:	687b      	ldr	r3, [r7, #4]
 800ee4e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ee52:	69db      	ldr	r3, [r3, #28]
 800ee54:	6878      	ldr	r0, [r7, #4]
 800ee56:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800ee58:	2300      	movs	r3, #0
}
 800ee5a:	4618      	mov	r0, r3
 800ee5c:	3708      	adds	r7, #8
 800ee5e:	46bd      	mov	sp, r7
 800ee60:	bd80      	pop	{r7, pc}

0800ee62 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800ee62:	b580      	push	{r7, lr}
 800ee64:	b082      	sub	sp, #8
 800ee66:	af00      	add	r7, sp, #0
 800ee68:	6078      	str	r0, [r7, #4]
 800ee6a:	460b      	mov	r3, r1
 800ee6c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800ee6e:	687b      	ldr	r3, [r7, #4]
 800ee70:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ee74:	687b      	ldr	r3, [r7, #4]
 800ee76:	32ae      	adds	r2, #174	@ 0xae
 800ee78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ee7c:	2b00      	cmp	r3, #0
 800ee7e:	d101      	bne.n	800ee84 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800ee80:	2303      	movs	r3, #3
 800ee82:	e01c      	b.n	800eebe <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ee84:	687b      	ldr	r3, [r7, #4]
 800ee86:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ee8a:	b2db      	uxtb	r3, r3
 800ee8c:	2b03      	cmp	r3, #3
 800ee8e:	d115      	bne.n	800eebc <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800ee90:	687b      	ldr	r3, [r7, #4]
 800ee92:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ee96:	687b      	ldr	r3, [r7, #4]
 800ee98:	32ae      	adds	r2, #174	@ 0xae
 800ee9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ee9e:	6a1b      	ldr	r3, [r3, #32]
 800eea0:	2b00      	cmp	r3, #0
 800eea2:	d00b      	beq.n	800eebc <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800eea4:	687b      	ldr	r3, [r7, #4]
 800eea6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800eeaa:	687b      	ldr	r3, [r7, #4]
 800eeac:	32ae      	adds	r2, #174	@ 0xae
 800eeae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eeb2:	6a1b      	ldr	r3, [r3, #32]
 800eeb4:	78fa      	ldrb	r2, [r7, #3]
 800eeb6:	4611      	mov	r1, r2
 800eeb8:	6878      	ldr	r0, [r7, #4]
 800eeba:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800eebc:	2300      	movs	r3, #0
}
 800eebe:	4618      	mov	r0, r3
 800eec0:	3708      	adds	r7, #8
 800eec2:	46bd      	mov	sp, r7
 800eec4:	bd80      	pop	{r7, pc}

0800eec6 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800eec6:	b580      	push	{r7, lr}
 800eec8:	b082      	sub	sp, #8
 800eeca:	af00      	add	r7, sp, #0
 800eecc:	6078      	str	r0, [r7, #4]
 800eece:	460b      	mov	r3, r1
 800eed0:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800eed2:	687b      	ldr	r3, [r7, #4]
 800eed4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800eed8:	687b      	ldr	r3, [r7, #4]
 800eeda:	32ae      	adds	r2, #174	@ 0xae
 800eedc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eee0:	2b00      	cmp	r3, #0
 800eee2:	d101      	bne.n	800eee8 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800eee4:	2303      	movs	r3, #3
 800eee6:	e01c      	b.n	800ef22 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800eee8:	687b      	ldr	r3, [r7, #4]
 800eeea:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800eeee:	b2db      	uxtb	r3, r3
 800eef0:	2b03      	cmp	r3, #3
 800eef2:	d115      	bne.n	800ef20 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800eef4:	687b      	ldr	r3, [r7, #4]
 800eef6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800eefa:	687b      	ldr	r3, [r7, #4]
 800eefc:	32ae      	adds	r2, #174	@ 0xae
 800eefe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ef02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ef04:	2b00      	cmp	r3, #0
 800ef06:	d00b      	beq.n	800ef20 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800ef08:	687b      	ldr	r3, [r7, #4]
 800ef0a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ef0e:	687b      	ldr	r3, [r7, #4]
 800ef10:	32ae      	adds	r2, #174	@ 0xae
 800ef12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ef16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ef18:	78fa      	ldrb	r2, [r7, #3]
 800ef1a:	4611      	mov	r1, r2
 800ef1c:	6878      	ldr	r0, [r7, #4]
 800ef1e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800ef20:	2300      	movs	r3, #0
}
 800ef22:	4618      	mov	r0, r3
 800ef24:	3708      	adds	r7, #8
 800ef26:	46bd      	mov	sp, r7
 800ef28:	bd80      	pop	{r7, pc}

0800ef2a <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800ef2a:	b480      	push	{r7}
 800ef2c:	b083      	sub	sp, #12
 800ef2e:	af00      	add	r7, sp, #0
 800ef30:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800ef32:	2300      	movs	r3, #0
}
 800ef34:	4618      	mov	r0, r3
 800ef36:	370c      	adds	r7, #12
 800ef38:	46bd      	mov	sp, r7
 800ef3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef3e:	4770      	bx	lr

0800ef40 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800ef40:	b580      	push	{r7, lr}
 800ef42:	b084      	sub	sp, #16
 800ef44:	af00      	add	r7, sp, #0
 800ef46:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800ef48:	2300      	movs	r3, #0
 800ef4a:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ef4c:	687b      	ldr	r3, [r7, #4]
 800ef4e:	2201      	movs	r2, #1
 800ef50:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800ef54:	687b      	ldr	r3, [r7, #4]
 800ef56:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ef5a:	2b00      	cmp	r3, #0
 800ef5c:	d00e      	beq.n	800ef7c <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800ef5e:	687b      	ldr	r3, [r7, #4]
 800ef60:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ef64:	685b      	ldr	r3, [r3, #4]
 800ef66:	687a      	ldr	r2, [r7, #4]
 800ef68:	6852      	ldr	r2, [r2, #4]
 800ef6a:	b2d2      	uxtb	r2, r2
 800ef6c:	4611      	mov	r1, r2
 800ef6e:	6878      	ldr	r0, [r7, #4]
 800ef70:	4798      	blx	r3
 800ef72:	4603      	mov	r3, r0
 800ef74:	2b00      	cmp	r3, #0
 800ef76:	d001      	beq.n	800ef7c <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800ef78:	2303      	movs	r3, #3
 800ef7a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800ef7c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ef7e:	4618      	mov	r0, r3
 800ef80:	3710      	adds	r7, #16
 800ef82:	46bd      	mov	sp, r7
 800ef84:	bd80      	pop	{r7, pc}

0800ef86 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800ef86:	b480      	push	{r7}
 800ef88:	b083      	sub	sp, #12
 800ef8a:	af00      	add	r7, sp, #0
 800ef8c:	6078      	str	r0, [r7, #4]
 800ef8e:	460b      	mov	r3, r1
 800ef90:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800ef92:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800ef94:	4618      	mov	r0, r3
 800ef96:	370c      	adds	r7, #12
 800ef98:	46bd      	mov	sp, r7
 800ef9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef9e:	4770      	bx	lr

0800efa0 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800efa0:	b480      	push	{r7}
 800efa2:	b083      	sub	sp, #12
 800efa4:	af00      	add	r7, sp, #0
 800efa6:	6078      	str	r0, [r7, #4]
 800efa8:	460b      	mov	r3, r1
 800efaa:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800efac:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800efae:	4618      	mov	r0, r3
 800efb0:	370c      	adds	r7, #12
 800efb2:	46bd      	mov	sp, r7
 800efb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efb8:	4770      	bx	lr

0800efba <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800efba:	b580      	push	{r7, lr}
 800efbc:	b086      	sub	sp, #24
 800efbe:	af00      	add	r7, sp, #0
 800efc0:	6078      	str	r0, [r7, #4]
 800efc2:	460b      	mov	r3, r1
 800efc4:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800efc6:	687b      	ldr	r3, [r7, #4]
 800efc8:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800efca:	687b      	ldr	r3, [r7, #4]
 800efcc:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800efce:	2300      	movs	r3, #0
 800efd0:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800efd2:	68fb      	ldr	r3, [r7, #12]
 800efd4:	885b      	ldrh	r3, [r3, #2]
 800efd6:	b29b      	uxth	r3, r3
 800efd8:	68fa      	ldr	r2, [r7, #12]
 800efda:	7812      	ldrb	r2, [r2, #0]
 800efdc:	4293      	cmp	r3, r2
 800efde:	d91f      	bls.n	800f020 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800efe0:	68fb      	ldr	r3, [r7, #12]
 800efe2:	781b      	ldrb	r3, [r3, #0]
 800efe4:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800efe6:	e013      	b.n	800f010 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800efe8:	f107 030a 	add.w	r3, r7, #10
 800efec:	4619      	mov	r1, r3
 800efee:	6978      	ldr	r0, [r7, #20]
 800eff0:	f000 f81b 	bl	800f02a <USBD_GetNextDesc>
 800eff4:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800eff6:	697b      	ldr	r3, [r7, #20]
 800eff8:	785b      	ldrb	r3, [r3, #1]
 800effa:	2b05      	cmp	r3, #5
 800effc:	d108      	bne.n	800f010 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800effe:	697b      	ldr	r3, [r7, #20]
 800f000:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800f002:	693b      	ldr	r3, [r7, #16]
 800f004:	789b      	ldrb	r3, [r3, #2]
 800f006:	78fa      	ldrb	r2, [r7, #3]
 800f008:	429a      	cmp	r2, r3
 800f00a:	d008      	beq.n	800f01e <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800f00c:	2300      	movs	r3, #0
 800f00e:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800f010:	68fb      	ldr	r3, [r7, #12]
 800f012:	885b      	ldrh	r3, [r3, #2]
 800f014:	b29a      	uxth	r2, r3
 800f016:	897b      	ldrh	r3, [r7, #10]
 800f018:	429a      	cmp	r2, r3
 800f01a:	d8e5      	bhi.n	800efe8 <USBD_GetEpDesc+0x2e>
 800f01c:	e000      	b.n	800f020 <USBD_GetEpDesc+0x66>
          break;
 800f01e:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800f020:	693b      	ldr	r3, [r7, #16]
}
 800f022:	4618      	mov	r0, r3
 800f024:	3718      	adds	r7, #24
 800f026:	46bd      	mov	sp, r7
 800f028:	bd80      	pop	{r7, pc}

0800f02a <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800f02a:	b480      	push	{r7}
 800f02c:	b085      	sub	sp, #20
 800f02e:	af00      	add	r7, sp, #0
 800f030:	6078      	str	r0, [r7, #4]
 800f032:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800f034:	687b      	ldr	r3, [r7, #4]
 800f036:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800f038:	683b      	ldr	r3, [r7, #0]
 800f03a:	881b      	ldrh	r3, [r3, #0]
 800f03c:	68fa      	ldr	r2, [r7, #12]
 800f03e:	7812      	ldrb	r2, [r2, #0]
 800f040:	4413      	add	r3, r2
 800f042:	b29a      	uxth	r2, r3
 800f044:	683b      	ldr	r3, [r7, #0]
 800f046:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800f048:	68fb      	ldr	r3, [r7, #12]
 800f04a:	781b      	ldrb	r3, [r3, #0]
 800f04c:	461a      	mov	r2, r3
 800f04e:	687b      	ldr	r3, [r7, #4]
 800f050:	4413      	add	r3, r2
 800f052:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800f054:	68fb      	ldr	r3, [r7, #12]
}
 800f056:	4618      	mov	r0, r3
 800f058:	3714      	adds	r7, #20
 800f05a:	46bd      	mov	sp, r7
 800f05c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f060:	4770      	bx	lr

0800f062 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800f062:	b480      	push	{r7}
 800f064:	b087      	sub	sp, #28
 800f066:	af00      	add	r7, sp, #0
 800f068:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800f06a:	687b      	ldr	r3, [r7, #4]
 800f06c:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800f06e:	697b      	ldr	r3, [r7, #20]
 800f070:	781b      	ldrb	r3, [r3, #0]
 800f072:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800f074:	697b      	ldr	r3, [r7, #20]
 800f076:	3301      	adds	r3, #1
 800f078:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800f07a:	697b      	ldr	r3, [r7, #20]
 800f07c:	781b      	ldrb	r3, [r3, #0]
 800f07e:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800f080:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800f084:	021b      	lsls	r3, r3, #8
 800f086:	b21a      	sxth	r2, r3
 800f088:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800f08c:	4313      	orrs	r3, r2
 800f08e:	b21b      	sxth	r3, r3
 800f090:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800f092:	89fb      	ldrh	r3, [r7, #14]
}
 800f094:	4618      	mov	r0, r3
 800f096:	371c      	adds	r7, #28
 800f098:	46bd      	mov	sp, r7
 800f09a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f09e:	4770      	bx	lr

0800f0a0 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f0a0:	b580      	push	{r7, lr}
 800f0a2:	b084      	sub	sp, #16
 800f0a4:	af00      	add	r7, sp, #0
 800f0a6:	6078      	str	r0, [r7, #4]
 800f0a8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f0aa:	2300      	movs	r3, #0
 800f0ac:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f0ae:	683b      	ldr	r3, [r7, #0]
 800f0b0:	781b      	ldrb	r3, [r3, #0]
 800f0b2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800f0b6:	2b40      	cmp	r3, #64	@ 0x40
 800f0b8:	d005      	beq.n	800f0c6 <USBD_StdDevReq+0x26>
 800f0ba:	2b40      	cmp	r3, #64	@ 0x40
 800f0bc:	d857      	bhi.n	800f16e <USBD_StdDevReq+0xce>
 800f0be:	2b00      	cmp	r3, #0
 800f0c0:	d00f      	beq.n	800f0e2 <USBD_StdDevReq+0x42>
 800f0c2:	2b20      	cmp	r3, #32
 800f0c4:	d153      	bne.n	800f16e <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800f0c6:	687b      	ldr	r3, [r7, #4]
 800f0c8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f0cc:	687b      	ldr	r3, [r7, #4]
 800f0ce:	32ae      	adds	r2, #174	@ 0xae
 800f0d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f0d4:	689b      	ldr	r3, [r3, #8]
 800f0d6:	6839      	ldr	r1, [r7, #0]
 800f0d8:	6878      	ldr	r0, [r7, #4]
 800f0da:	4798      	blx	r3
 800f0dc:	4603      	mov	r3, r0
 800f0de:	73fb      	strb	r3, [r7, #15]
      break;
 800f0e0:	e04a      	b.n	800f178 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800f0e2:	683b      	ldr	r3, [r7, #0]
 800f0e4:	785b      	ldrb	r3, [r3, #1]
 800f0e6:	2b09      	cmp	r3, #9
 800f0e8:	d83b      	bhi.n	800f162 <USBD_StdDevReq+0xc2>
 800f0ea:	a201      	add	r2, pc, #4	@ (adr r2, 800f0f0 <USBD_StdDevReq+0x50>)
 800f0ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f0f0:	0800f145 	.word	0x0800f145
 800f0f4:	0800f159 	.word	0x0800f159
 800f0f8:	0800f163 	.word	0x0800f163
 800f0fc:	0800f14f 	.word	0x0800f14f
 800f100:	0800f163 	.word	0x0800f163
 800f104:	0800f123 	.word	0x0800f123
 800f108:	0800f119 	.word	0x0800f119
 800f10c:	0800f163 	.word	0x0800f163
 800f110:	0800f13b 	.word	0x0800f13b
 800f114:	0800f12d 	.word	0x0800f12d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800f118:	6839      	ldr	r1, [r7, #0]
 800f11a:	6878      	ldr	r0, [r7, #4]
 800f11c:	f000 fa3c 	bl	800f598 <USBD_GetDescriptor>
          break;
 800f120:	e024      	b.n	800f16c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800f122:	6839      	ldr	r1, [r7, #0]
 800f124:	6878      	ldr	r0, [r7, #4]
 800f126:	f000 fbcb 	bl	800f8c0 <USBD_SetAddress>
          break;
 800f12a:	e01f      	b.n	800f16c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800f12c:	6839      	ldr	r1, [r7, #0]
 800f12e:	6878      	ldr	r0, [r7, #4]
 800f130:	f000 fc0a 	bl	800f948 <USBD_SetConfig>
 800f134:	4603      	mov	r3, r0
 800f136:	73fb      	strb	r3, [r7, #15]
          break;
 800f138:	e018      	b.n	800f16c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800f13a:	6839      	ldr	r1, [r7, #0]
 800f13c:	6878      	ldr	r0, [r7, #4]
 800f13e:	f000 fcad 	bl	800fa9c <USBD_GetConfig>
          break;
 800f142:	e013      	b.n	800f16c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800f144:	6839      	ldr	r1, [r7, #0]
 800f146:	6878      	ldr	r0, [r7, #4]
 800f148:	f000 fcde 	bl	800fb08 <USBD_GetStatus>
          break;
 800f14c:	e00e      	b.n	800f16c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800f14e:	6839      	ldr	r1, [r7, #0]
 800f150:	6878      	ldr	r0, [r7, #4]
 800f152:	f000 fd0d 	bl	800fb70 <USBD_SetFeature>
          break;
 800f156:	e009      	b.n	800f16c <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800f158:	6839      	ldr	r1, [r7, #0]
 800f15a:	6878      	ldr	r0, [r7, #4]
 800f15c:	f000 fd31 	bl	800fbc2 <USBD_ClrFeature>
          break;
 800f160:	e004      	b.n	800f16c <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800f162:	6839      	ldr	r1, [r7, #0]
 800f164:	6878      	ldr	r0, [r7, #4]
 800f166:	f000 fd88 	bl	800fc7a <USBD_CtlError>
          break;
 800f16a:	bf00      	nop
      }
      break;
 800f16c:	e004      	b.n	800f178 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800f16e:	6839      	ldr	r1, [r7, #0]
 800f170:	6878      	ldr	r0, [r7, #4]
 800f172:	f000 fd82 	bl	800fc7a <USBD_CtlError>
      break;
 800f176:	bf00      	nop
  }

  return ret;
 800f178:	7bfb      	ldrb	r3, [r7, #15]
}
 800f17a:	4618      	mov	r0, r3
 800f17c:	3710      	adds	r7, #16
 800f17e:	46bd      	mov	sp, r7
 800f180:	bd80      	pop	{r7, pc}
 800f182:	bf00      	nop

0800f184 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f184:	b580      	push	{r7, lr}
 800f186:	b084      	sub	sp, #16
 800f188:	af00      	add	r7, sp, #0
 800f18a:	6078      	str	r0, [r7, #4]
 800f18c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f18e:	2300      	movs	r3, #0
 800f190:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f192:	683b      	ldr	r3, [r7, #0]
 800f194:	781b      	ldrb	r3, [r3, #0]
 800f196:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800f19a:	2b40      	cmp	r3, #64	@ 0x40
 800f19c:	d005      	beq.n	800f1aa <USBD_StdItfReq+0x26>
 800f19e:	2b40      	cmp	r3, #64	@ 0x40
 800f1a0:	d852      	bhi.n	800f248 <USBD_StdItfReq+0xc4>
 800f1a2:	2b00      	cmp	r3, #0
 800f1a4:	d001      	beq.n	800f1aa <USBD_StdItfReq+0x26>
 800f1a6:	2b20      	cmp	r3, #32
 800f1a8:	d14e      	bne.n	800f248 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800f1aa:	687b      	ldr	r3, [r7, #4]
 800f1ac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f1b0:	b2db      	uxtb	r3, r3
 800f1b2:	3b01      	subs	r3, #1
 800f1b4:	2b02      	cmp	r3, #2
 800f1b6:	d840      	bhi.n	800f23a <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800f1b8:	683b      	ldr	r3, [r7, #0]
 800f1ba:	889b      	ldrh	r3, [r3, #4]
 800f1bc:	b2db      	uxtb	r3, r3
 800f1be:	2b01      	cmp	r3, #1
 800f1c0:	d836      	bhi.n	800f230 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800f1c2:	683b      	ldr	r3, [r7, #0]
 800f1c4:	889b      	ldrh	r3, [r3, #4]
 800f1c6:	b2db      	uxtb	r3, r3
 800f1c8:	4619      	mov	r1, r3
 800f1ca:	6878      	ldr	r0, [r7, #4]
 800f1cc:	f7ff fedb 	bl	800ef86 <USBD_CoreFindIF>
 800f1d0:	4603      	mov	r3, r0
 800f1d2:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800f1d4:	7bbb      	ldrb	r3, [r7, #14]
 800f1d6:	2bff      	cmp	r3, #255	@ 0xff
 800f1d8:	d01d      	beq.n	800f216 <USBD_StdItfReq+0x92>
 800f1da:	7bbb      	ldrb	r3, [r7, #14]
 800f1dc:	2b00      	cmp	r3, #0
 800f1de:	d11a      	bne.n	800f216 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800f1e0:	7bba      	ldrb	r2, [r7, #14]
 800f1e2:	687b      	ldr	r3, [r7, #4]
 800f1e4:	32ae      	adds	r2, #174	@ 0xae
 800f1e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f1ea:	689b      	ldr	r3, [r3, #8]
 800f1ec:	2b00      	cmp	r3, #0
 800f1ee:	d00f      	beq.n	800f210 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800f1f0:	7bba      	ldrb	r2, [r7, #14]
 800f1f2:	687b      	ldr	r3, [r7, #4]
 800f1f4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800f1f8:	7bba      	ldrb	r2, [r7, #14]
 800f1fa:	687b      	ldr	r3, [r7, #4]
 800f1fc:	32ae      	adds	r2, #174	@ 0xae
 800f1fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f202:	689b      	ldr	r3, [r3, #8]
 800f204:	6839      	ldr	r1, [r7, #0]
 800f206:	6878      	ldr	r0, [r7, #4]
 800f208:	4798      	blx	r3
 800f20a:	4603      	mov	r3, r0
 800f20c:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800f20e:	e004      	b.n	800f21a <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800f210:	2303      	movs	r3, #3
 800f212:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800f214:	e001      	b.n	800f21a <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800f216:	2303      	movs	r3, #3
 800f218:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800f21a:	683b      	ldr	r3, [r7, #0]
 800f21c:	88db      	ldrh	r3, [r3, #6]
 800f21e:	2b00      	cmp	r3, #0
 800f220:	d110      	bne.n	800f244 <USBD_StdItfReq+0xc0>
 800f222:	7bfb      	ldrb	r3, [r7, #15]
 800f224:	2b00      	cmp	r3, #0
 800f226:	d10d      	bne.n	800f244 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800f228:	6878      	ldr	r0, [r7, #4]
 800f22a:	f000 fdfd 	bl	800fe28 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800f22e:	e009      	b.n	800f244 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800f230:	6839      	ldr	r1, [r7, #0]
 800f232:	6878      	ldr	r0, [r7, #4]
 800f234:	f000 fd21 	bl	800fc7a <USBD_CtlError>
          break;
 800f238:	e004      	b.n	800f244 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800f23a:	6839      	ldr	r1, [r7, #0]
 800f23c:	6878      	ldr	r0, [r7, #4]
 800f23e:	f000 fd1c 	bl	800fc7a <USBD_CtlError>
          break;
 800f242:	e000      	b.n	800f246 <USBD_StdItfReq+0xc2>
          break;
 800f244:	bf00      	nop
      }
      break;
 800f246:	e004      	b.n	800f252 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800f248:	6839      	ldr	r1, [r7, #0]
 800f24a:	6878      	ldr	r0, [r7, #4]
 800f24c:	f000 fd15 	bl	800fc7a <USBD_CtlError>
      break;
 800f250:	bf00      	nop
  }

  return ret;
 800f252:	7bfb      	ldrb	r3, [r7, #15]
}
 800f254:	4618      	mov	r0, r3
 800f256:	3710      	adds	r7, #16
 800f258:	46bd      	mov	sp, r7
 800f25a:	bd80      	pop	{r7, pc}

0800f25c <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f25c:	b580      	push	{r7, lr}
 800f25e:	b084      	sub	sp, #16
 800f260:	af00      	add	r7, sp, #0
 800f262:	6078      	str	r0, [r7, #4]
 800f264:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800f266:	2300      	movs	r3, #0
 800f268:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800f26a:	683b      	ldr	r3, [r7, #0]
 800f26c:	889b      	ldrh	r3, [r3, #4]
 800f26e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f270:	683b      	ldr	r3, [r7, #0]
 800f272:	781b      	ldrb	r3, [r3, #0]
 800f274:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800f278:	2b40      	cmp	r3, #64	@ 0x40
 800f27a:	d007      	beq.n	800f28c <USBD_StdEPReq+0x30>
 800f27c:	2b40      	cmp	r3, #64	@ 0x40
 800f27e:	f200 817f 	bhi.w	800f580 <USBD_StdEPReq+0x324>
 800f282:	2b00      	cmp	r3, #0
 800f284:	d02a      	beq.n	800f2dc <USBD_StdEPReq+0x80>
 800f286:	2b20      	cmp	r3, #32
 800f288:	f040 817a 	bne.w	800f580 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800f28c:	7bbb      	ldrb	r3, [r7, #14]
 800f28e:	4619      	mov	r1, r3
 800f290:	6878      	ldr	r0, [r7, #4]
 800f292:	f7ff fe85 	bl	800efa0 <USBD_CoreFindEP>
 800f296:	4603      	mov	r3, r0
 800f298:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800f29a:	7b7b      	ldrb	r3, [r7, #13]
 800f29c:	2bff      	cmp	r3, #255	@ 0xff
 800f29e:	f000 8174 	beq.w	800f58a <USBD_StdEPReq+0x32e>
 800f2a2:	7b7b      	ldrb	r3, [r7, #13]
 800f2a4:	2b00      	cmp	r3, #0
 800f2a6:	f040 8170 	bne.w	800f58a <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800f2aa:	7b7a      	ldrb	r2, [r7, #13]
 800f2ac:	687b      	ldr	r3, [r7, #4]
 800f2ae:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800f2b2:	7b7a      	ldrb	r2, [r7, #13]
 800f2b4:	687b      	ldr	r3, [r7, #4]
 800f2b6:	32ae      	adds	r2, #174	@ 0xae
 800f2b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f2bc:	689b      	ldr	r3, [r3, #8]
 800f2be:	2b00      	cmp	r3, #0
 800f2c0:	f000 8163 	beq.w	800f58a <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800f2c4:	7b7a      	ldrb	r2, [r7, #13]
 800f2c6:	687b      	ldr	r3, [r7, #4]
 800f2c8:	32ae      	adds	r2, #174	@ 0xae
 800f2ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f2ce:	689b      	ldr	r3, [r3, #8]
 800f2d0:	6839      	ldr	r1, [r7, #0]
 800f2d2:	6878      	ldr	r0, [r7, #4]
 800f2d4:	4798      	blx	r3
 800f2d6:	4603      	mov	r3, r0
 800f2d8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800f2da:	e156      	b.n	800f58a <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800f2dc:	683b      	ldr	r3, [r7, #0]
 800f2de:	785b      	ldrb	r3, [r3, #1]
 800f2e0:	2b03      	cmp	r3, #3
 800f2e2:	d008      	beq.n	800f2f6 <USBD_StdEPReq+0x9a>
 800f2e4:	2b03      	cmp	r3, #3
 800f2e6:	f300 8145 	bgt.w	800f574 <USBD_StdEPReq+0x318>
 800f2ea:	2b00      	cmp	r3, #0
 800f2ec:	f000 809b 	beq.w	800f426 <USBD_StdEPReq+0x1ca>
 800f2f0:	2b01      	cmp	r3, #1
 800f2f2:	d03c      	beq.n	800f36e <USBD_StdEPReq+0x112>
 800f2f4:	e13e      	b.n	800f574 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800f2f6:	687b      	ldr	r3, [r7, #4]
 800f2f8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f2fc:	b2db      	uxtb	r3, r3
 800f2fe:	2b02      	cmp	r3, #2
 800f300:	d002      	beq.n	800f308 <USBD_StdEPReq+0xac>
 800f302:	2b03      	cmp	r3, #3
 800f304:	d016      	beq.n	800f334 <USBD_StdEPReq+0xd8>
 800f306:	e02c      	b.n	800f362 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f308:	7bbb      	ldrb	r3, [r7, #14]
 800f30a:	2b00      	cmp	r3, #0
 800f30c:	d00d      	beq.n	800f32a <USBD_StdEPReq+0xce>
 800f30e:	7bbb      	ldrb	r3, [r7, #14]
 800f310:	2b80      	cmp	r3, #128	@ 0x80
 800f312:	d00a      	beq.n	800f32a <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800f314:	7bbb      	ldrb	r3, [r7, #14]
 800f316:	4619      	mov	r1, r3
 800f318:	6878      	ldr	r0, [r7, #4]
 800f31a:	f001 fa8f 	bl	801083c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800f31e:	2180      	movs	r1, #128	@ 0x80
 800f320:	6878      	ldr	r0, [r7, #4]
 800f322:	f001 fa8b 	bl	801083c <USBD_LL_StallEP>
 800f326:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800f328:	e020      	b.n	800f36c <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800f32a:	6839      	ldr	r1, [r7, #0]
 800f32c:	6878      	ldr	r0, [r7, #4]
 800f32e:	f000 fca4 	bl	800fc7a <USBD_CtlError>
              break;
 800f332:	e01b      	b.n	800f36c <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800f334:	683b      	ldr	r3, [r7, #0]
 800f336:	885b      	ldrh	r3, [r3, #2]
 800f338:	2b00      	cmp	r3, #0
 800f33a:	d10e      	bne.n	800f35a <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800f33c:	7bbb      	ldrb	r3, [r7, #14]
 800f33e:	2b00      	cmp	r3, #0
 800f340:	d00b      	beq.n	800f35a <USBD_StdEPReq+0xfe>
 800f342:	7bbb      	ldrb	r3, [r7, #14]
 800f344:	2b80      	cmp	r3, #128	@ 0x80
 800f346:	d008      	beq.n	800f35a <USBD_StdEPReq+0xfe>
 800f348:	683b      	ldr	r3, [r7, #0]
 800f34a:	88db      	ldrh	r3, [r3, #6]
 800f34c:	2b00      	cmp	r3, #0
 800f34e:	d104      	bne.n	800f35a <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800f350:	7bbb      	ldrb	r3, [r7, #14]
 800f352:	4619      	mov	r1, r3
 800f354:	6878      	ldr	r0, [r7, #4]
 800f356:	f001 fa71 	bl	801083c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800f35a:	6878      	ldr	r0, [r7, #4]
 800f35c:	f000 fd64 	bl	800fe28 <USBD_CtlSendStatus>

              break;
 800f360:	e004      	b.n	800f36c <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800f362:	6839      	ldr	r1, [r7, #0]
 800f364:	6878      	ldr	r0, [r7, #4]
 800f366:	f000 fc88 	bl	800fc7a <USBD_CtlError>
              break;
 800f36a:	bf00      	nop
          }
          break;
 800f36c:	e107      	b.n	800f57e <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800f36e:	687b      	ldr	r3, [r7, #4]
 800f370:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f374:	b2db      	uxtb	r3, r3
 800f376:	2b02      	cmp	r3, #2
 800f378:	d002      	beq.n	800f380 <USBD_StdEPReq+0x124>
 800f37a:	2b03      	cmp	r3, #3
 800f37c:	d016      	beq.n	800f3ac <USBD_StdEPReq+0x150>
 800f37e:	e04b      	b.n	800f418 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f380:	7bbb      	ldrb	r3, [r7, #14]
 800f382:	2b00      	cmp	r3, #0
 800f384:	d00d      	beq.n	800f3a2 <USBD_StdEPReq+0x146>
 800f386:	7bbb      	ldrb	r3, [r7, #14]
 800f388:	2b80      	cmp	r3, #128	@ 0x80
 800f38a:	d00a      	beq.n	800f3a2 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800f38c:	7bbb      	ldrb	r3, [r7, #14]
 800f38e:	4619      	mov	r1, r3
 800f390:	6878      	ldr	r0, [r7, #4]
 800f392:	f001 fa53 	bl	801083c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800f396:	2180      	movs	r1, #128	@ 0x80
 800f398:	6878      	ldr	r0, [r7, #4]
 800f39a:	f001 fa4f 	bl	801083c <USBD_LL_StallEP>
 800f39e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800f3a0:	e040      	b.n	800f424 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800f3a2:	6839      	ldr	r1, [r7, #0]
 800f3a4:	6878      	ldr	r0, [r7, #4]
 800f3a6:	f000 fc68 	bl	800fc7a <USBD_CtlError>
              break;
 800f3aa:	e03b      	b.n	800f424 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800f3ac:	683b      	ldr	r3, [r7, #0]
 800f3ae:	885b      	ldrh	r3, [r3, #2]
 800f3b0:	2b00      	cmp	r3, #0
 800f3b2:	d136      	bne.n	800f422 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800f3b4:	7bbb      	ldrb	r3, [r7, #14]
 800f3b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f3ba:	2b00      	cmp	r3, #0
 800f3bc:	d004      	beq.n	800f3c8 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800f3be:	7bbb      	ldrb	r3, [r7, #14]
 800f3c0:	4619      	mov	r1, r3
 800f3c2:	6878      	ldr	r0, [r7, #4]
 800f3c4:	f001 fa59 	bl	801087a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800f3c8:	6878      	ldr	r0, [r7, #4]
 800f3ca:	f000 fd2d 	bl	800fe28 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800f3ce:	7bbb      	ldrb	r3, [r7, #14]
 800f3d0:	4619      	mov	r1, r3
 800f3d2:	6878      	ldr	r0, [r7, #4]
 800f3d4:	f7ff fde4 	bl	800efa0 <USBD_CoreFindEP>
 800f3d8:	4603      	mov	r3, r0
 800f3da:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800f3dc:	7b7b      	ldrb	r3, [r7, #13]
 800f3de:	2bff      	cmp	r3, #255	@ 0xff
 800f3e0:	d01f      	beq.n	800f422 <USBD_StdEPReq+0x1c6>
 800f3e2:	7b7b      	ldrb	r3, [r7, #13]
 800f3e4:	2b00      	cmp	r3, #0
 800f3e6:	d11c      	bne.n	800f422 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800f3e8:	7b7a      	ldrb	r2, [r7, #13]
 800f3ea:	687b      	ldr	r3, [r7, #4]
 800f3ec:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800f3f0:	7b7a      	ldrb	r2, [r7, #13]
 800f3f2:	687b      	ldr	r3, [r7, #4]
 800f3f4:	32ae      	adds	r2, #174	@ 0xae
 800f3f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f3fa:	689b      	ldr	r3, [r3, #8]
 800f3fc:	2b00      	cmp	r3, #0
 800f3fe:	d010      	beq.n	800f422 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800f400:	7b7a      	ldrb	r2, [r7, #13]
 800f402:	687b      	ldr	r3, [r7, #4]
 800f404:	32ae      	adds	r2, #174	@ 0xae
 800f406:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f40a:	689b      	ldr	r3, [r3, #8]
 800f40c:	6839      	ldr	r1, [r7, #0]
 800f40e:	6878      	ldr	r0, [r7, #4]
 800f410:	4798      	blx	r3
 800f412:	4603      	mov	r3, r0
 800f414:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800f416:	e004      	b.n	800f422 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800f418:	6839      	ldr	r1, [r7, #0]
 800f41a:	6878      	ldr	r0, [r7, #4]
 800f41c:	f000 fc2d 	bl	800fc7a <USBD_CtlError>
              break;
 800f420:	e000      	b.n	800f424 <USBD_StdEPReq+0x1c8>
              break;
 800f422:	bf00      	nop
          }
          break;
 800f424:	e0ab      	b.n	800f57e <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800f426:	687b      	ldr	r3, [r7, #4]
 800f428:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f42c:	b2db      	uxtb	r3, r3
 800f42e:	2b02      	cmp	r3, #2
 800f430:	d002      	beq.n	800f438 <USBD_StdEPReq+0x1dc>
 800f432:	2b03      	cmp	r3, #3
 800f434:	d032      	beq.n	800f49c <USBD_StdEPReq+0x240>
 800f436:	e097      	b.n	800f568 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f438:	7bbb      	ldrb	r3, [r7, #14]
 800f43a:	2b00      	cmp	r3, #0
 800f43c:	d007      	beq.n	800f44e <USBD_StdEPReq+0x1f2>
 800f43e:	7bbb      	ldrb	r3, [r7, #14]
 800f440:	2b80      	cmp	r3, #128	@ 0x80
 800f442:	d004      	beq.n	800f44e <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800f444:	6839      	ldr	r1, [r7, #0]
 800f446:	6878      	ldr	r0, [r7, #4]
 800f448:	f000 fc17 	bl	800fc7a <USBD_CtlError>
                break;
 800f44c:	e091      	b.n	800f572 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f44e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f452:	2b00      	cmp	r3, #0
 800f454:	da0b      	bge.n	800f46e <USBD_StdEPReq+0x212>
 800f456:	7bbb      	ldrb	r3, [r7, #14]
 800f458:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800f45c:	4613      	mov	r3, r2
 800f45e:	009b      	lsls	r3, r3, #2
 800f460:	4413      	add	r3, r2
 800f462:	009b      	lsls	r3, r3, #2
 800f464:	3310      	adds	r3, #16
 800f466:	687a      	ldr	r2, [r7, #4]
 800f468:	4413      	add	r3, r2
 800f46a:	3304      	adds	r3, #4
 800f46c:	e00b      	b.n	800f486 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800f46e:	7bbb      	ldrb	r3, [r7, #14]
 800f470:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f474:	4613      	mov	r3, r2
 800f476:	009b      	lsls	r3, r3, #2
 800f478:	4413      	add	r3, r2
 800f47a:	009b      	lsls	r3, r3, #2
 800f47c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800f480:	687a      	ldr	r2, [r7, #4]
 800f482:	4413      	add	r3, r2
 800f484:	3304      	adds	r3, #4
 800f486:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800f488:	68bb      	ldr	r3, [r7, #8]
 800f48a:	2200      	movs	r2, #0
 800f48c:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800f48e:	68bb      	ldr	r3, [r7, #8]
 800f490:	2202      	movs	r2, #2
 800f492:	4619      	mov	r1, r3
 800f494:	6878      	ldr	r0, [r7, #4]
 800f496:	f000 fc6d 	bl	800fd74 <USBD_CtlSendData>
              break;
 800f49a:	e06a      	b.n	800f572 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800f49c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f4a0:	2b00      	cmp	r3, #0
 800f4a2:	da11      	bge.n	800f4c8 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800f4a4:	7bbb      	ldrb	r3, [r7, #14]
 800f4a6:	f003 020f 	and.w	r2, r3, #15
 800f4aa:	6879      	ldr	r1, [r7, #4]
 800f4ac:	4613      	mov	r3, r2
 800f4ae:	009b      	lsls	r3, r3, #2
 800f4b0:	4413      	add	r3, r2
 800f4b2:	009b      	lsls	r3, r3, #2
 800f4b4:	440b      	add	r3, r1
 800f4b6:	3324      	adds	r3, #36	@ 0x24
 800f4b8:	881b      	ldrh	r3, [r3, #0]
 800f4ba:	2b00      	cmp	r3, #0
 800f4bc:	d117      	bne.n	800f4ee <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800f4be:	6839      	ldr	r1, [r7, #0]
 800f4c0:	6878      	ldr	r0, [r7, #4]
 800f4c2:	f000 fbda 	bl	800fc7a <USBD_CtlError>
                  break;
 800f4c6:	e054      	b.n	800f572 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800f4c8:	7bbb      	ldrb	r3, [r7, #14]
 800f4ca:	f003 020f 	and.w	r2, r3, #15
 800f4ce:	6879      	ldr	r1, [r7, #4]
 800f4d0:	4613      	mov	r3, r2
 800f4d2:	009b      	lsls	r3, r3, #2
 800f4d4:	4413      	add	r3, r2
 800f4d6:	009b      	lsls	r3, r3, #2
 800f4d8:	440b      	add	r3, r1
 800f4da:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800f4de:	881b      	ldrh	r3, [r3, #0]
 800f4e0:	2b00      	cmp	r3, #0
 800f4e2:	d104      	bne.n	800f4ee <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800f4e4:	6839      	ldr	r1, [r7, #0]
 800f4e6:	6878      	ldr	r0, [r7, #4]
 800f4e8:	f000 fbc7 	bl	800fc7a <USBD_CtlError>
                  break;
 800f4ec:	e041      	b.n	800f572 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f4ee:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f4f2:	2b00      	cmp	r3, #0
 800f4f4:	da0b      	bge.n	800f50e <USBD_StdEPReq+0x2b2>
 800f4f6:	7bbb      	ldrb	r3, [r7, #14]
 800f4f8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800f4fc:	4613      	mov	r3, r2
 800f4fe:	009b      	lsls	r3, r3, #2
 800f500:	4413      	add	r3, r2
 800f502:	009b      	lsls	r3, r3, #2
 800f504:	3310      	adds	r3, #16
 800f506:	687a      	ldr	r2, [r7, #4]
 800f508:	4413      	add	r3, r2
 800f50a:	3304      	adds	r3, #4
 800f50c:	e00b      	b.n	800f526 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800f50e:	7bbb      	ldrb	r3, [r7, #14]
 800f510:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f514:	4613      	mov	r3, r2
 800f516:	009b      	lsls	r3, r3, #2
 800f518:	4413      	add	r3, r2
 800f51a:	009b      	lsls	r3, r3, #2
 800f51c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800f520:	687a      	ldr	r2, [r7, #4]
 800f522:	4413      	add	r3, r2
 800f524:	3304      	adds	r3, #4
 800f526:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800f528:	7bbb      	ldrb	r3, [r7, #14]
 800f52a:	2b00      	cmp	r3, #0
 800f52c:	d002      	beq.n	800f534 <USBD_StdEPReq+0x2d8>
 800f52e:	7bbb      	ldrb	r3, [r7, #14]
 800f530:	2b80      	cmp	r3, #128	@ 0x80
 800f532:	d103      	bne.n	800f53c <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800f534:	68bb      	ldr	r3, [r7, #8]
 800f536:	2200      	movs	r2, #0
 800f538:	601a      	str	r2, [r3, #0]
 800f53a:	e00e      	b.n	800f55a <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800f53c:	7bbb      	ldrb	r3, [r7, #14]
 800f53e:	4619      	mov	r1, r3
 800f540:	6878      	ldr	r0, [r7, #4]
 800f542:	f001 f9b9 	bl	80108b8 <USBD_LL_IsStallEP>
 800f546:	4603      	mov	r3, r0
 800f548:	2b00      	cmp	r3, #0
 800f54a:	d003      	beq.n	800f554 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800f54c:	68bb      	ldr	r3, [r7, #8]
 800f54e:	2201      	movs	r2, #1
 800f550:	601a      	str	r2, [r3, #0]
 800f552:	e002      	b.n	800f55a <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800f554:	68bb      	ldr	r3, [r7, #8]
 800f556:	2200      	movs	r2, #0
 800f558:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800f55a:	68bb      	ldr	r3, [r7, #8]
 800f55c:	2202      	movs	r2, #2
 800f55e:	4619      	mov	r1, r3
 800f560:	6878      	ldr	r0, [r7, #4]
 800f562:	f000 fc07 	bl	800fd74 <USBD_CtlSendData>
              break;
 800f566:	e004      	b.n	800f572 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800f568:	6839      	ldr	r1, [r7, #0]
 800f56a:	6878      	ldr	r0, [r7, #4]
 800f56c:	f000 fb85 	bl	800fc7a <USBD_CtlError>
              break;
 800f570:	bf00      	nop
          }
          break;
 800f572:	e004      	b.n	800f57e <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800f574:	6839      	ldr	r1, [r7, #0]
 800f576:	6878      	ldr	r0, [r7, #4]
 800f578:	f000 fb7f 	bl	800fc7a <USBD_CtlError>
          break;
 800f57c:	bf00      	nop
      }
      break;
 800f57e:	e005      	b.n	800f58c <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800f580:	6839      	ldr	r1, [r7, #0]
 800f582:	6878      	ldr	r0, [r7, #4]
 800f584:	f000 fb79 	bl	800fc7a <USBD_CtlError>
      break;
 800f588:	e000      	b.n	800f58c <USBD_StdEPReq+0x330>
      break;
 800f58a:	bf00      	nop
  }

  return ret;
 800f58c:	7bfb      	ldrb	r3, [r7, #15]
}
 800f58e:	4618      	mov	r0, r3
 800f590:	3710      	adds	r7, #16
 800f592:	46bd      	mov	sp, r7
 800f594:	bd80      	pop	{r7, pc}
	...

0800f598 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f598:	b580      	push	{r7, lr}
 800f59a:	b084      	sub	sp, #16
 800f59c:	af00      	add	r7, sp, #0
 800f59e:	6078      	str	r0, [r7, #4]
 800f5a0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800f5a2:	2300      	movs	r3, #0
 800f5a4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800f5a6:	2300      	movs	r3, #0
 800f5a8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800f5aa:	2300      	movs	r3, #0
 800f5ac:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800f5ae:	683b      	ldr	r3, [r7, #0]
 800f5b0:	885b      	ldrh	r3, [r3, #2]
 800f5b2:	0a1b      	lsrs	r3, r3, #8
 800f5b4:	b29b      	uxth	r3, r3
 800f5b6:	3b01      	subs	r3, #1
 800f5b8:	2b0e      	cmp	r3, #14
 800f5ba:	f200 8152 	bhi.w	800f862 <USBD_GetDescriptor+0x2ca>
 800f5be:	a201      	add	r2, pc, #4	@ (adr r2, 800f5c4 <USBD_GetDescriptor+0x2c>)
 800f5c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f5c4:	0800f635 	.word	0x0800f635
 800f5c8:	0800f64d 	.word	0x0800f64d
 800f5cc:	0800f68d 	.word	0x0800f68d
 800f5d0:	0800f863 	.word	0x0800f863
 800f5d4:	0800f863 	.word	0x0800f863
 800f5d8:	0800f803 	.word	0x0800f803
 800f5dc:	0800f82f 	.word	0x0800f82f
 800f5e0:	0800f863 	.word	0x0800f863
 800f5e4:	0800f863 	.word	0x0800f863
 800f5e8:	0800f863 	.word	0x0800f863
 800f5ec:	0800f863 	.word	0x0800f863
 800f5f0:	0800f863 	.word	0x0800f863
 800f5f4:	0800f863 	.word	0x0800f863
 800f5f8:	0800f863 	.word	0x0800f863
 800f5fc:	0800f601 	.word	0x0800f601
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800f600:	687b      	ldr	r3, [r7, #4]
 800f602:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f606:	69db      	ldr	r3, [r3, #28]
 800f608:	2b00      	cmp	r3, #0
 800f60a:	d00b      	beq.n	800f624 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800f60c:	687b      	ldr	r3, [r7, #4]
 800f60e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f612:	69db      	ldr	r3, [r3, #28]
 800f614:	687a      	ldr	r2, [r7, #4]
 800f616:	7c12      	ldrb	r2, [r2, #16]
 800f618:	f107 0108 	add.w	r1, r7, #8
 800f61c:	4610      	mov	r0, r2
 800f61e:	4798      	blx	r3
 800f620:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f622:	e126      	b.n	800f872 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800f624:	6839      	ldr	r1, [r7, #0]
 800f626:	6878      	ldr	r0, [r7, #4]
 800f628:	f000 fb27 	bl	800fc7a <USBD_CtlError>
        err++;
 800f62c:	7afb      	ldrb	r3, [r7, #11]
 800f62e:	3301      	adds	r3, #1
 800f630:	72fb      	strb	r3, [r7, #11]
      break;
 800f632:	e11e      	b.n	800f872 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800f634:	687b      	ldr	r3, [r7, #4]
 800f636:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f63a:	681b      	ldr	r3, [r3, #0]
 800f63c:	687a      	ldr	r2, [r7, #4]
 800f63e:	7c12      	ldrb	r2, [r2, #16]
 800f640:	f107 0108 	add.w	r1, r7, #8
 800f644:	4610      	mov	r0, r2
 800f646:	4798      	blx	r3
 800f648:	60f8      	str	r0, [r7, #12]
      break;
 800f64a:	e112      	b.n	800f872 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f64c:	687b      	ldr	r3, [r7, #4]
 800f64e:	7c1b      	ldrb	r3, [r3, #16]
 800f650:	2b00      	cmp	r3, #0
 800f652:	d10d      	bne.n	800f670 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800f654:	687b      	ldr	r3, [r7, #4]
 800f656:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f65a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f65c:	f107 0208 	add.w	r2, r7, #8
 800f660:	4610      	mov	r0, r2
 800f662:	4798      	blx	r3
 800f664:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800f666:	68fb      	ldr	r3, [r7, #12]
 800f668:	3301      	adds	r3, #1
 800f66a:	2202      	movs	r2, #2
 800f66c:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800f66e:	e100      	b.n	800f872 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800f670:	687b      	ldr	r3, [r7, #4]
 800f672:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f676:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f678:	f107 0208 	add.w	r2, r7, #8
 800f67c:	4610      	mov	r0, r2
 800f67e:	4798      	blx	r3
 800f680:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800f682:	68fb      	ldr	r3, [r7, #12]
 800f684:	3301      	adds	r3, #1
 800f686:	2202      	movs	r2, #2
 800f688:	701a      	strb	r2, [r3, #0]
      break;
 800f68a:	e0f2      	b.n	800f872 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800f68c:	683b      	ldr	r3, [r7, #0]
 800f68e:	885b      	ldrh	r3, [r3, #2]
 800f690:	b2db      	uxtb	r3, r3
 800f692:	2b05      	cmp	r3, #5
 800f694:	f200 80ac 	bhi.w	800f7f0 <USBD_GetDescriptor+0x258>
 800f698:	a201      	add	r2, pc, #4	@ (adr r2, 800f6a0 <USBD_GetDescriptor+0x108>)
 800f69a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f69e:	bf00      	nop
 800f6a0:	0800f6b9 	.word	0x0800f6b9
 800f6a4:	0800f6ed 	.word	0x0800f6ed
 800f6a8:	0800f721 	.word	0x0800f721
 800f6ac:	0800f755 	.word	0x0800f755
 800f6b0:	0800f789 	.word	0x0800f789
 800f6b4:	0800f7bd 	.word	0x0800f7bd
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800f6b8:	687b      	ldr	r3, [r7, #4]
 800f6ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f6be:	685b      	ldr	r3, [r3, #4]
 800f6c0:	2b00      	cmp	r3, #0
 800f6c2:	d00b      	beq.n	800f6dc <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800f6c4:	687b      	ldr	r3, [r7, #4]
 800f6c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f6ca:	685b      	ldr	r3, [r3, #4]
 800f6cc:	687a      	ldr	r2, [r7, #4]
 800f6ce:	7c12      	ldrb	r2, [r2, #16]
 800f6d0:	f107 0108 	add.w	r1, r7, #8
 800f6d4:	4610      	mov	r0, r2
 800f6d6:	4798      	blx	r3
 800f6d8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f6da:	e091      	b.n	800f800 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f6dc:	6839      	ldr	r1, [r7, #0]
 800f6de:	6878      	ldr	r0, [r7, #4]
 800f6e0:	f000 facb 	bl	800fc7a <USBD_CtlError>
            err++;
 800f6e4:	7afb      	ldrb	r3, [r7, #11]
 800f6e6:	3301      	adds	r3, #1
 800f6e8:	72fb      	strb	r3, [r7, #11]
          break;
 800f6ea:	e089      	b.n	800f800 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800f6ec:	687b      	ldr	r3, [r7, #4]
 800f6ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f6f2:	689b      	ldr	r3, [r3, #8]
 800f6f4:	2b00      	cmp	r3, #0
 800f6f6:	d00b      	beq.n	800f710 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800f6f8:	687b      	ldr	r3, [r7, #4]
 800f6fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f6fe:	689b      	ldr	r3, [r3, #8]
 800f700:	687a      	ldr	r2, [r7, #4]
 800f702:	7c12      	ldrb	r2, [r2, #16]
 800f704:	f107 0108 	add.w	r1, r7, #8
 800f708:	4610      	mov	r0, r2
 800f70a:	4798      	blx	r3
 800f70c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f70e:	e077      	b.n	800f800 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f710:	6839      	ldr	r1, [r7, #0]
 800f712:	6878      	ldr	r0, [r7, #4]
 800f714:	f000 fab1 	bl	800fc7a <USBD_CtlError>
            err++;
 800f718:	7afb      	ldrb	r3, [r7, #11]
 800f71a:	3301      	adds	r3, #1
 800f71c:	72fb      	strb	r3, [r7, #11]
          break;
 800f71e:	e06f      	b.n	800f800 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800f720:	687b      	ldr	r3, [r7, #4]
 800f722:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f726:	68db      	ldr	r3, [r3, #12]
 800f728:	2b00      	cmp	r3, #0
 800f72a:	d00b      	beq.n	800f744 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800f72c:	687b      	ldr	r3, [r7, #4]
 800f72e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f732:	68db      	ldr	r3, [r3, #12]
 800f734:	687a      	ldr	r2, [r7, #4]
 800f736:	7c12      	ldrb	r2, [r2, #16]
 800f738:	f107 0108 	add.w	r1, r7, #8
 800f73c:	4610      	mov	r0, r2
 800f73e:	4798      	blx	r3
 800f740:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f742:	e05d      	b.n	800f800 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f744:	6839      	ldr	r1, [r7, #0]
 800f746:	6878      	ldr	r0, [r7, #4]
 800f748:	f000 fa97 	bl	800fc7a <USBD_CtlError>
            err++;
 800f74c:	7afb      	ldrb	r3, [r7, #11]
 800f74e:	3301      	adds	r3, #1
 800f750:	72fb      	strb	r3, [r7, #11]
          break;
 800f752:	e055      	b.n	800f800 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800f754:	687b      	ldr	r3, [r7, #4]
 800f756:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f75a:	691b      	ldr	r3, [r3, #16]
 800f75c:	2b00      	cmp	r3, #0
 800f75e:	d00b      	beq.n	800f778 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800f760:	687b      	ldr	r3, [r7, #4]
 800f762:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f766:	691b      	ldr	r3, [r3, #16]
 800f768:	687a      	ldr	r2, [r7, #4]
 800f76a:	7c12      	ldrb	r2, [r2, #16]
 800f76c:	f107 0108 	add.w	r1, r7, #8
 800f770:	4610      	mov	r0, r2
 800f772:	4798      	blx	r3
 800f774:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f776:	e043      	b.n	800f800 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f778:	6839      	ldr	r1, [r7, #0]
 800f77a:	6878      	ldr	r0, [r7, #4]
 800f77c:	f000 fa7d 	bl	800fc7a <USBD_CtlError>
            err++;
 800f780:	7afb      	ldrb	r3, [r7, #11]
 800f782:	3301      	adds	r3, #1
 800f784:	72fb      	strb	r3, [r7, #11]
          break;
 800f786:	e03b      	b.n	800f800 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800f788:	687b      	ldr	r3, [r7, #4]
 800f78a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f78e:	695b      	ldr	r3, [r3, #20]
 800f790:	2b00      	cmp	r3, #0
 800f792:	d00b      	beq.n	800f7ac <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800f794:	687b      	ldr	r3, [r7, #4]
 800f796:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f79a:	695b      	ldr	r3, [r3, #20]
 800f79c:	687a      	ldr	r2, [r7, #4]
 800f79e:	7c12      	ldrb	r2, [r2, #16]
 800f7a0:	f107 0108 	add.w	r1, r7, #8
 800f7a4:	4610      	mov	r0, r2
 800f7a6:	4798      	blx	r3
 800f7a8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f7aa:	e029      	b.n	800f800 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f7ac:	6839      	ldr	r1, [r7, #0]
 800f7ae:	6878      	ldr	r0, [r7, #4]
 800f7b0:	f000 fa63 	bl	800fc7a <USBD_CtlError>
            err++;
 800f7b4:	7afb      	ldrb	r3, [r7, #11]
 800f7b6:	3301      	adds	r3, #1
 800f7b8:	72fb      	strb	r3, [r7, #11]
          break;
 800f7ba:	e021      	b.n	800f800 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800f7bc:	687b      	ldr	r3, [r7, #4]
 800f7be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f7c2:	699b      	ldr	r3, [r3, #24]
 800f7c4:	2b00      	cmp	r3, #0
 800f7c6:	d00b      	beq.n	800f7e0 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800f7c8:	687b      	ldr	r3, [r7, #4]
 800f7ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f7ce:	699b      	ldr	r3, [r3, #24]
 800f7d0:	687a      	ldr	r2, [r7, #4]
 800f7d2:	7c12      	ldrb	r2, [r2, #16]
 800f7d4:	f107 0108 	add.w	r1, r7, #8
 800f7d8:	4610      	mov	r0, r2
 800f7da:	4798      	blx	r3
 800f7dc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f7de:	e00f      	b.n	800f800 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f7e0:	6839      	ldr	r1, [r7, #0]
 800f7e2:	6878      	ldr	r0, [r7, #4]
 800f7e4:	f000 fa49 	bl	800fc7a <USBD_CtlError>
            err++;
 800f7e8:	7afb      	ldrb	r3, [r7, #11]
 800f7ea:	3301      	adds	r3, #1
 800f7ec:	72fb      	strb	r3, [r7, #11]
          break;
 800f7ee:	e007      	b.n	800f800 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800f7f0:	6839      	ldr	r1, [r7, #0]
 800f7f2:	6878      	ldr	r0, [r7, #4]
 800f7f4:	f000 fa41 	bl	800fc7a <USBD_CtlError>
          err++;
 800f7f8:	7afb      	ldrb	r3, [r7, #11]
 800f7fa:	3301      	adds	r3, #1
 800f7fc:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800f7fe:	bf00      	nop
      }
      break;
 800f800:	e037      	b.n	800f872 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f802:	687b      	ldr	r3, [r7, #4]
 800f804:	7c1b      	ldrb	r3, [r3, #16]
 800f806:	2b00      	cmp	r3, #0
 800f808:	d109      	bne.n	800f81e <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800f80a:	687b      	ldr	r3, [r7, #4]
 800f80c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f810:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f812:	f107 0208 	add.w	r2, r7, #8
 800f816:	4610      	mov	r0, r2
 800f818:	4798      	blx	r3
 800f81a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f81c:	e029      	b.n	800f872 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800f81e:	6839      	ldr	r1, [r7, #0]
 800f820:	6878      	ldr	r0, [r7, #4]
 800f822:	f000 fa2a 	bl	800fc7a <USBD_CtlError>
        err++;
 800f826:	7afb      	ldrb	r3, [r7, #11]
 800f828:	3301      	adds	r3, #1
 800f82a:	72fb      	strb	r3, [r7, #11]
      break;
 800f82c:	e021      	b.n	800f872 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f82e:	687b      	ldr	r3, [r7, #4]
 800f830:	7c1b      	ldrb	r3, [r3, #16]
 800f832:	2b00      	cmp	r3, #0
 800f834:	d10d      	bne.n	800f852 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800f836:	687b      	ldr	r3, [r7, #4]
 800f838:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f83c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f83e:	f107 0208 	add.w	r2, r7, #8
 800f842:	4610      	mov	r0, r2
 800f844:	4798      	blx	r3
 800f846:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800f848:	68fb      	ldr	r3, [r7, #12]
 800f84a:	3301      	adds	r3, #1
 800f84c:	2207      	movs	r2, #7
 800f84e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f850:	e00f      	b.n	800f872 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800f852:	6839      	ldr	r1, [r7, #0]
 800f854:	6878      	ldr	r0, [r7, #4]
 800f856:	f000 fa10 	bl	800fc7a <USBD_CtlError>
        err++;
 800f85a:	7afb      	ldrb	r3, [r7, #11]
 800f85c:	3301      	adds	r3, #1
 800f85e:	72fb      	strb	r3, [r7, #11]
      break;
 800f860:	e007      	b.n	800f872 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800f862:	6839      	ldr	r1, [r7, #0]
 800f864:	6878      	ldr	r0, [r7, #4]
 800f866:	f000 fa08 	bl	800fc7a <USBD_CtlError>
      err++;
 800f86a:	7afb      	ldrb	r3, [r7, #11]
 800f86c:	3301      	adds	r3, #1
 800f86e:	72fb      	strb	r3, [r7, #11]
      break;
 800f870:	bf00      	nop
  }

  if (err != 0U)
 800f872:	7afb      	ldrb	r3, [r7, #11]
 800f874:	2b00      	cmp	r3, #0
 800f876:	d11e      	bne.n	800f8b6 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800f878:	683b      	ldr	r3, [r7, #0]
 800f87a:	88db      	ldrh	r3, [r3, #6]
 800f87c:	2b00      	cmp	r3, #0
 800f87e:	d016      	beq.n	800f8ae <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800f880:	893b      	ldrh	r3, [r7, #8]
 800f882:	2b00      	cmp	r3, #0
 800f884:	d00e      	beq.n	800f8a4 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800f886:	683b      	ldr	r3, [r7, #0]
 800f888:	88da      	ldrh	r2, [r3, #6]
 800f88a:	893b      	ldrh	r3, [r7, #8]
 800f88c:	4293      	cmp	r3, r2
 800f88e:	bf28      	it	cs
 800f890:	4613      	movcs	r3, r2
 800f892:	b29b      	uxth	r3, r3
 800f894:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800f896:	893b      	ldrh	r3, [r7, #8]
 800f898:	461a      	mov	r2, r3
 800f89a:	68f9      	ldr	r1, [r7, #12]
 800f89c:	6878      	ldr	r0, [r7, #4]
 800f89e:	f000 fa69 	bl	800fd74 <USBD_CtlSendData>
 800f8a2:	e009      	b.n	800f8b8 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800f8a4:	6839      	ldr	r1, [r7, #0]
 800f8a6:	6878      	ldr	r0, [r7, #4]
 800f8a8:	f000 f9e7 	bl	800fc7a <USBD_CtlError>
 800f8ac:	e004      	b.n	800f8b8 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800f8ae:	6878      	ldr	r0, [r7, #4]
 800f8b0:	f000 faba 	bl	800fe28 <USBD_CtlSendStatus>
 800f8b4:	e000      	b.n	800f8b8 <USBD_GetDescriptor+0x320>
    return;
 800f8b6:	bf00      	nop
  }
}
 800f8b8:	3710      	adds	r7, #16
 800f8ba:	46bd      	mov	sp, r7
 800f8bc:	bd80      	pop	{r7, pc}
 800f8be:	bf00      	nop

0800f8c0 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f8c0:	b580      	push	{r7, lr}
 800f8c2:	b084      	sub	sp, #16
 800f8c4:	af00      	add	r7, sp, #0
 800f8c6:	6078      	str	r0, [r7, #4]
 800f8c8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800f8ca:	683b      	ldr	r3, [r7, #0]
 800f8cc:	889b      	ldrh	r3, [r3, #4]
 800f8ce:	2b00      	cmp	r3, #0
 800f8d0:	d131      	bne.n	800f936 <USBD_SetAddress+0x76>
 800f8d2:	683b      	ldr	r3, [r7, #0]
 800f8d4:	88db      	ldrh	r3, [r3, #6]
 800f8d6:	2b00      	cmp	r3, #0
 800f8d8:	d12d      	bne.n	800f936 <USBD_SetAddress+0x76>
 800f8da:	683b      	ldr	r3, [r7, #0]
 800f8dc:	885b      	ldrh	r3, [r3, #2]
 800f8de:	2b7f      	cmp	r3, #127	@ 0x7f
 800f8e0:	d829      	bhi.n	800f936 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800f8e2:	683b      	ldr	r3, [r7, #0]
 800f8e4:	885b      	ldrh	r3, [r3, #2]
 800f8e6:	b2db      	uxtb	r3, r3
 800f8e8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f8ec:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f8ee:	687b      	ldr	r3, [r7, #4]
 800f8f0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f8f4:	b2db      	uxtb	r3, r3
 800f8f6:	2b03      	cmp	r3, #3
 800f8f8:	d104      	bne.n	800f904 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800f8fa:	6839      	ldr	r1, [r7, #0]
 800f8fc:	6878      	ldr	r0, [r7, #4]
 800f8fe:	f000 f9bc 	bl	800fc7a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f902:	e01d      	b.n	800f940 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800f904:	687b      	ldr	r3, [r7, #4]
 800f906:	7bfa      	ldrb	r2, [r7, #15]
 800f908:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800f90c:	7bfb      	ldrb	r3, [r7, #15]
 800f90e:	4619      	mov	r1, r3
 800f910:	6878      	ldr	r0, [r7, #4]
 800f912:	f000 fffd 	bl	8010910 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800f916:	6878      	ldr	r0, [r7, #4]
 800f918:	f000 fa86 	bl	800fe28 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800f91c:	7bfb      	ldrb	r3, [r7, #15]
 800f91e:	2b00      	cmp	r3, #0
 800f920:	d004      	beq.n	800f92c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800f922:	687b      	ldr	r3, [r7, #4]
 800f924:	2202      	movs	r2, #2
 800f926:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f92a:	e009      	b.n	800f940 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800f92c:	687b      	ldr	r3, [r7, #4]
 800f92e:	2201      	movs	r2, #1
 800f930:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f934:	e004      	b.n	800f940 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800f936:	6839      	ldr	r1, [r7, #0]
 800f938:	6878      	ldr	r0, [r7, #4]
 800f93a:	f000 f99e 	bl	800fc7a <USBD_CtlError>
  }
}
 800f93e:	bf00      	nop
 800f940:	bf00      	nop
 800f942:	3710      	adds	r7, #16
 800f944:	46bd      	mov	sp, r7
 800f946:	bd80      	pop	{r7, pc}

0800f948 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f948:	b580      	push	{r7, lr}
 800f94a:	b084      	sub	sp, #16
 800f94c:	af00      	add	r7, sp, #0
 800f94e:	6078      	str	r0, [r7, #4]
 800f950:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f952:	2300      	movs	r3, #0
 800f954:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800f956:	683b      	ldr	r3, [r7, #0]
 800f958:	885b      	ldrh	r3, [r3, #2]
 800f95a:	b2da      	uxtb	r2, r3
 800f95c:	4b4e      	ldr	r3, [pc, #312]	@ (800fa98 <USBD_SetConfig+0x150>)
 800f95e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800f960:	4b4d      	ldr	r3, [pc, #308]	@ (800fa98 <USBD_SetConfig+0x150>)
 800f962:	781b      	ldrb	r3, [r3, #0]
 800f964:	2b01      	cmp	r3, #1
 800f966:	d905      	bls.n	800f974 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800f968:	6839      	ldr	r1, [r7, #0]
 800f96a:	6878      	ldr	r0, [r7, #4]
 800f96c:	f000 f985 	bl	800fc7a <USBD_CtlError>
    return USBD_FAIL;
 800f970:	2303      	movs	r3, #3
 800f972:	e08c      	b.n	800fa8e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800f974:	687b      	ldr	r3, [r7, #4]
 800f976:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f97a:	b2db      	uxtb	r3, r3
 800f97c:	2b02      	cmp	r3, #2
 800f97e:	d002      	beq.n	800f986 <USBD_SetConfig+0x3e>
 800f980:	2b03      	cmp	r3, #3
 800f982:	d029      	beq.n	800f9d8 <USBD_SetConfig+0x90>
 800f984:	e075      	b.n	800fa72 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800f986:	4b44      	ldr	r3, [pc, #272]	@ (800fa98 <USBD_SetConfig+0x150>)
 800f988:	781b      	ldrb	r3, [r3, #0]
 800f98a:	2b00      	cmp	r3, #0
 800f98c:	d020      	beq.n	800f9d0 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800f98e:	4b42      	ldr	r3, [pc, #264]	@ (800fa98 <USBD_SetConfig+0x150>)
 800f990:	781b      	ldrb	r3, [r3, #0]
 800f992:	461a      	mov	r2, r3
 800f994:	687b      	ldr	r3, [r7, #4]
 800f996:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800f998:	4b3f      	ldr	r3, [pc, #252]	@ (800fa98 <USBD_SetConfig+0x150>)
 800f99a:	781b      	ldrb	r3, [r3, #0]
 800f99c:	4619      	mov	r1, r3
 800f99e:	6878      	ldr	r0, [r7, #4]
 800f9a0:	f7fe ffb9 	bl	800e916 <USBD_SetClassConfig>
 800f9a4:	4603      	mov	r3, r0
 800f9a6:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800f9a8:	7bfb      	ldrb	r3, [r7, #15]
 800f9aa:	2b00      	cmp	r3, #0
 800f9ac:	d008      	beq.n	800f9c0 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800f9ae:	6839      	ldr	r1, [r7, #0]
 800f9b0:	6878      	ldr	r0, [r7, #4]
 800f9b2:	f000 f962 	bl	800fc7a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800f9b6:	687b      	ldr	r3, [r7, #4]
 800f9b8:	2202      	movs	r2, #2
 800f9ba:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800f9be:	e065      	b.n	800fa8c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800f9c0:	6878      	ldr	r0, [r7, #4]
 800f9c2:	f000 fa31 	bl	800fe28 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800f9c6:	687b      	ldr	r3, [r7, #4]
 800f9c8:	2203      	movs	r2, #3
 800f9ca:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800f9ce:	e05d      	b.n	800fa8c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800f9d0:	6878      	ldr	r0, [r7, #4]
 800f9d2:	f000 fa29 	bl	800fe28 <USBD_CtlSendStatus>
      break;
 800f9d6:	e059      	b.n	800fa8c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800f9d8:	4b2f      	ldr	r3, [pc, #188]	@ (800fa98 <USBD_SetConfig+0x150>)
 800f9da:	781b      	ldrb	r3, [r3, #0]
 800f9dc:	2b00      	cmp	r3, #0
 800f9de:	d112      	bne.n	800fa06 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800f9e0:	687b      	ldr	r3, [r7, #4]
 800f9e2:	2202      	movs	r2, #2
 800f9e4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800f9e8:	4b2b      	ldr	r3, [pc, #172]	@ (800fa98 <USBD_SetConfig+0x150>)
 800f9ea:	781b      	ldrb	r3, [r3, #0]
 800f9ec:	461a      	mov	r2, r3
 800f9ee:	687b      	ldr	r3, [r7, #4]
 800f9f0:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800f9f2:	4b29      	ldr	r3, [pc, #164]	@ (800fa98 <USBD_SetConfig+0x150>)
 800f9f4:	781b      	ldrb	r3, [r3, #0]
 800f9f6:	4619      	mov	r1, r3
 800f9f8:	6878      	ldr	r0, [r7, #4]
 800f9fa:	f7fe ffa8 	bl	800e94e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800f9fe:	6878      	ldr	r0, [r7, #4]
 800fa00:	f000 fa12 	bl	800fe28 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800fa04:	e042      	b.n	800fa8c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800fa06:	4b24      	ldr	r3, [pc, #144]	@ (800fa98 <USBD_SetConfig+0x150>)
 800fa08:	781b      	ldrb	r3, [r3, #0]
 800fa0a:	461a      	mov	r2, r3
 800fa0c:	687b      	ldr	r3, [r7, #4]
 800fa0e:	685b      	ldr	r3, [r3, #4]
 800fa10:	429a      	cmp	r2, r3
 800fa12:	d02a      	beq.n	800fa6a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800fa14:	687b      	ldr	r3, [r7, #4]
 800fa16:	685b      	ldr	r3, [r3, #4]
 800fa18:	b2db      	uxtb	r3, r3
 800fa1a:	4619      	mov	r1, r3
 800fa1c:	6878      	ldr	r0, [r7, #4]
 800fa1e:	f7fe ff96 	bl	800e94e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800fa22:	4b1d      	ldr	r3, [pc, #116]	@ (800fa98 <USBD_SetConfig+0x150>)
 800fa24:	781b      	ldrb	r3, [r3, #0]
 800fa26:	461a      	mov	r2, r3
 800fa28:	687b      	ldr	r3, [r7, #4]
 800fa2a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800fa2c:	4b1a      	ldr	r3, [pc, #104]	@ (800fa98 <USBD_SetConfig+0x150>)
 800fa2e:	781b      	ldrb	r3, [r3, #0]
 800fa30:	4619      	mov	r1, r3
 800fa32:	6878      	ldr	r0, [r7, #4]
 800fa34:	f7fe ff6f 	bl	800e916 <USBD_SetClassConfig>
 800fa38:	4603      	mov	r3, r0
 800fa3a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800fa3c:	7bfb      	ldrb	r3, [r7, #15]
 800fa3e:	2b00      	cmp	r3, #0
 800fa40:	d00f      	beq.n	800fa62 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800fa42:	6839      	ldr	r1, [r7, #0]
 800fa44:	6878      	ldr	r0, [r7, #4]
 800fa46:	f000 f918 	bl	800fc7a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800fa4a:	687b      	ldr	r3, [r7, #4]
 800fa4c:	685b      	ldr	r3, [r3, #4]
 800fa4e:	b2db      	uxtb	r3, r3
 800fa50:	4619      	mov	r1, r3
 800fa52:	6878      	ldr	r0, [r7, #4]
 800fa54:	f7fe ff7b 	bl	800e94e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800fa58:	687b      	ldr	r3, [r7, #4]
 800fa5a:	2202      	movs	r2, #2
 800fa5c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800fa60:	e014      	b.n	800fa8c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800fa62:	6878      	ldr	r0, [r7, #4]
 800fa64:	f000 f9e0 	bl	800fe28 <USBD_CtlSendStatus>
      break;
 800fa68:	e010      	b.n	800fa8c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800fa6a:	6878      	ldr	r0, [r7, #4]
 800fa6c:	f000 f9dc 	bl	800fe28 <USBD_CtlSendStatus>
      break;
 800fa70:	e00c      	b.n	800fa8c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800fa72:	6839      	ldr	r1, [r7, #0]
 800fa74:	6878      	ldr	r0, [r7, #4]
 800fa76:	f000 f900 	bl	800fc7a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800fa7a:	4b07      	ldr	r3, [pc, #28]	@ (800fa98 <USBD_SetConfig+0x150>)
 800fa7c:	781b      	ldrb	r3, [r3, #0]
 800fa7e:	4619      	mov	r1, r3
 800fa80:	6878      	ldr	r0, [r7, #4]
 800fa82:	f7fe ff64 	bl	800e94e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800fa86:	2303      	movs	r3, #3
 800fa88:	73fb      	strb	r3, [r7, #15]
      break;
 800fa8a:	bf00      	nop
  }

  return ret;
 800fa8c:	7bfb      	ldrb	r3, [r7, #15]
}
 800fa8e:	4618      	mov	r0, r3
 800fa90:	3710      	adds	r7, #16
 800fa92:	46bd      	mov	sp, r7
 800fa94:	bd80      	pop	{r7, pc}
 800fa96:	bf00      	nop
 800fa98:	240006fc 	.word	0x240006fc

0800fa9c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fa9c:	b580      	push	{r7, lr}
 800fa9e:	b082      	sub	sp, #8
 800faa0:	af00      	add	r7, sp, #0
 800faa2:	6078      	str	r0, [r7, #4]
 800faa4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800faa6:	683b      	ldr	r3, [r7, #0]
 800faa8:	88db      	ldrh	r3, [r3, #6]
 800faaa:	2b01      	cmp	r3, #1
 800faac:	d004      	beq.n	800fab8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800faae:	6839      	ldr	r1, [r7, #0]
 800fab0:	6878      	ldr	r0, [r7, #4]
 800fab2:	f000 f8e2 	bl	800fc7a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800fab6:	e023      	b.n	800fb00 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800fab8:	687b      	ldr	r3, [r7, #4]
 800faba:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fabe:	b2db      	uxtb	r3, r3
 800fac0:	2b02      	cmp	r3, #2
 800fac2:	dc02      	bgt.n	800faca <USBD_GetConfig+0x2e>
 800fac4:	2b00      	cmp	r3, #0
 800fac6:	dc03      	bgt.n	800fad0 <USBD_GetConfig+0x34>
 800fac8:	e015      	b.n	800faf6 <USBD_GetConfig+0x5a>
 800faca:	2b03      	cmp	r3, #3
 800facc:	d00b      	beq.n	800fae6 <USBD_GetConfig+0x4a>
 800face:	e012      	b.n	800faf6 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800fad0:	687b      	ldr	r3, [r7, #4]
 800fad2:	2200      	movs	r2, #0
 800fad4:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800fad6:	687b      	ldr	r3, [r7, #4]
 800fad8:	3308      	adds	r3, #8
 800fada:	2201      	movs	r2, #1
 800fadc:	4619      	mov	r1, r3
 800fade:	6878      	ldr	r0, [r7, #4]
 800fae0:	f000 f948 	bl	800fd74 <USBD_CtlSendData>
        break;
 800fae4:	e00c      	b.n	800fb00 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800fae6:	687b      	ldr	r3, [r7, #4]
 800fae8:	3304      	adds	r3, #4
 800faea:	2201      	movs	r2, #1
 800faec:	4619      	mov	r1, r3
 800faee:	6878      	ldr	r0, [r7, #4]
 800faf0:	f000 f940 	bl	800fd74 <USBD_CtlSendData>
        break;
 800faf4:	e004      	b.n	800fb00 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800faf6:	6839      	ldr	r1, [r7, #0]
 800faf8:	6878      	ldr	r0, [r7, #4]
 800fafa:	f000 f8be 	bl	800fc7a <USBD_CtlError>
        break;
 800fafe:	bf00      	nop
}
 800fb00:	bf00      	nop
 800fb02:	3708      	adds	r7, #8
 800fb04:	46bd      	mov	sp, r7
 800fb06:	bd80      	pop	{r7, pc}

0800fb08 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fb08:	b580      	push	{r7, lr}
 800fb0a:	b082      	sub	sp, #8
 800fb0c:	af00      	add	r7, sp, #0
 800fb0e:	6078      	str	r0, [r7, #4]
 800fb10:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800fb12:	687b      	ldr	r3, [r7, #4]
 800fb14:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fb18:	b2db      	uxtb	r3, r3
 800fb1a:	3b01      	subs	r3, #1
 800fb1c:	2b02      	cmp	r3, #2
 800fb1e:	d81e      	bhi.n	800fb5e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800fb20:	683b      	ldr	r3, [r7, #0]
 800fb22:	88db      	ldrh	r3, [r3, #6]
 800fb24:	2b02      	cmp	r3, #2
 800fb26:	d004      	beq.n	800fb32 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800fb28:	6839      	ldr	r1, [r7, #0]
 800fb2a:	6878      	ldr	r0, [r7, #4]
 800fb2c:	f000 f8a5 	bl	800fc7a <USBD_CtlError>
        break;
 800fb30:	e01a      	b.n	800fb68 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800fb32:	687b      	ldr	r3, [r7, #4]
 800fb34:	2201      	movs	r2, #1
 800fb36:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800fb38:	687b      	ldr	r3, [r7, #4]
 800fb3a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800fb3e:	2b00      	cmp	r3, #0
 800fb40:	d005      	beq.n	800fb4e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800fb42:	687b      	ldr	r3, [r7, #4]
 800fb44:	68db      	ldr	r3, [r3, #12]
 800fb46:	f043 0202 	orr.w	r2, r3, #2
 800fb4a:	687b      	ldr	r3, [r7, #4]
 800fb4c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800fb4e:	687b      	ldr	r3, [r7, #4]
 800fb50:	330c      	adds	r3, #12
 800fb52:	2202      	movs	r2, #2
 800fb54:	4619      	mov	r1, r3
 800fb56:	6878      	ldr	r0, [r7, #4]
 800fb58:	f000 f90c 	bl	800fd74 <USBD_CtlSendData>
      break;
 800fb5c:	e004      	b.n	800fb68 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800fb5e:	6839      	ldr	r1, [r7, #0]
 800fb60:	6878      	ldr	r0, [r7, #4]
 800fb62:	f000 f88a 	bl	800fc7a <USBD_CtlError>
      break;
 800fb66:	bf00      	nop
  }
}
 800fb68:	bf00      	nop
 800fb6a:	3708      	adds	r7, #8
 800fb6c:	46bd      	mov	sp, r7
 800fb6e:	bd80      	pop	{r7, pc}

0800fb70 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fb70:	b580      	push	{r7, lr}
 800fb72:	b082      	sub	sp, #8
 800fb74:	af00      	add	r7, sp, #0
 800fb76:	6078      	str	r0, [r7, #4]
 800fb78:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800fb7a:	683b      	ldr	r3, [r7, #0]
 800fb7c:	885b      	ldrh	r3, [r3, #2]
 800fb7e:	2b01      	cmp	r3, #1
 800fb80:	d107      	bne.n	800fb92 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800fb82:	687b      	ldr	r3, [r7, #4]
 800fb84:	2201      	movs	r2, #1
 800fb86:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800fb8a:	6878      	ldr	r0, [r7, #4]
 800fb8c:	f000 f94c 	bl	800fe28 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800fb90:	e013      	b.n	800fbba <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800fb92:	683b      	ldr	r3, [r7, #0]
 800fb94:	885b      	ldrh	r3, [r3, #2]
 800fb96:	2b02      	cmp	r3, #2
 800fb98:	d10b      	bne.n	800fbb2 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800fb9a:	683b      	ldr	r3, [r7, #0]
 800fb9c:	889b      	ldrh	r3, [r3, #4]
 800fb9e:	0a1b      	lsrs	r3, r3, #8
 800fba0:	b29b      	uxth	r3, r3
 800fba2:	b2da      	uxtb	r2, r3
 800fba4:	687b      	ldr	r3, [r7, #4]
 800fba6:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800fbaa:	6878      	ldr	r0, [r7, #4]
 800fbac:	f000 f93c 	bl	800fe28 <USBD_CtlSendStatus>
}
 800fbb0:	e003      	b.n	800fbba <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800fbb2:	6839      	ldr	r1, [r7, #0]
 800fbb4:	6878      	ldr	r0, [r7, #4]
 800fbb6:	f000 f860 	bl	800fc7a <USBD_CtlError>
}
 800fbba:	bf00      	nop
 800fbbc:	3708      	adds	r7, #8
 800fbbe:	46bd      	mov	sp, r7
 800fbc0:	bd80      	pop	{r7, pc}

0800fbc2 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fbc2:	b580      	push	{r7, lr}
 800fbc4:	b082      	sub	sp, #8
 800fbc6:	af00      	add	r7, sp, #0
 800fbc8:	6078      	str	r0, [r7, #4]
 800fbca:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800fbcc:	687b      	ldr	r3, [r7, #4]
 800fbce:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fbd2:	b2db      	uxtb	r3, r3
 800fbd4:	3b01      	subs	r3, #1
 800fbd6:	2b02      	cmp	r3, #2
 800fbd8:	d80b      	bhi.n	800fbf2 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800fbda:	683b      	ldr	r3, [r7, #0]
 800fbdc:	885b      	ldrh	r3, [r3, #2]
 800fbde:	2b01      	cmp	r3, #1
 800fbe0:	d10c      	bne.n	800fbfc <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800fbe2:	687b      	ldr	r3, [r7, #4]
 800fbe4:	2200      	movs	r2, #0
 800fbe6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800fbea:	6878      	ldr	r0, [r7, #4]
 800fbec:	f000 f91c 	bl	800fe28 <USBD_CtlSendStatus>
      }
      break;
 800fbf0:	e004      	b.n	800fbfc <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800fbf2:	6839      	ldr	r1, [r7, #0]
 800fbf4:	6878      	ldr	r0, [r7, #4]
 800fbf6:	f000 f840 	bl	800fc7a <USBD_CtlError>
      break;
 800fbfa:	e000      	b.n	800fbfe <USBD_ClrFeature+0x3c>
      break;
 800fbfc:	bf00      	nop
  }
}
 800fbfe:	bf00      	nop
 800fc00:	3708      	adds	r7, #8
 800fc02:	46bd      	mov	sp, r7
 800fc04:	bd80      	pop	{r7, pc}

0800fc06 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800fc06:	b580      	push	{r7, lr}
 800fc08:	b084      	sub	sp, #16
 800fc0a:	af00      	add	r7, sp, #0
 800fc0c:	6078      	str	r0, [r7, #4]
 800fc0e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800fc10:	683b      	ldr	r3, [r7, #0]
 800fc12:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800fc14:	68fb      	ldr	r3, [r7, #12]
 800fc16:	781a      	ldrb	r2, [r3, #0]
 800fc18:	687b      	ldr	r3, [r7, #4]
 800fc1a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800fc1c:	68fb      	ldr	r3, [r7, #12]
 800fc1e:	3301      	adds	r3, #1
 800fc20:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800fc22:	68fb      	ldr	r3, [r7, #12]
 800fc24:	781a      	ldrb	r2, [r3, #0]
 800fc26:	687b      	ldr	r3, [r7, #4]
 800fc28:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800fc2a:	68fb      	ldr	r3, [r7, #12]
 800fc2c:	3301      	adds	r3, #1
 800fc2e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800fc30:	68f8      	ldr	r0, [r7, #12]
 800fc32:	f7ff fa16 	bl	800f062 <SWAPBYTE>
 800fc36:	4603      	mov	r3, r0
 800fc38:	461a      	mov	r2, r3
 800fc3a:	687b      	ldr	r3, [r7, #4]
 800fc3c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800fc3e:	68fb      	ldr	r3, [r7, #12]
 800fc40:	3301      	adds	r3, #1
 800fc42:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800fc44:	68fb      	ldr	r3, [r7, #12]
 800fc46:	3301      	adds	r3, #1
 800fc48:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800fc4a:	68f8      	ldr	r0, [r7, #12]
 800fc4c:	f7ff fa09 	bl	800f062 <SWAPBYTE>
 800fc50:	4603      	mov	r3, r0
 800fc52:	461a      	mov	r2, r3
 800fc54:	687b      	ldr	r3, [r7, #4]
 800fc56:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800fc58:	68fb      	ldr	r3, [r7, #12]
 800fc5a:	3301      	adds	r3, #1
 800fc5c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800fc5e:	68fb      	ldr	r3, [r7, #12]
 800fc60:	3301      	adds	r3, #1
 800fc62:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800fc64:	68f8      	ldr	r0, [r7, #12]
 800fc66:	f7ff f9fc 	bl	800f062 <SWAPBYTE>
 800fc6a:	4603      	mov	r3, r0
 800fc6c:	461a      	mov	r2, r3
 800fc6e:	687b      	ldr	r3, [r7, #4]
 800fc70:	80da      	strh	r2, [r3, #6]
}
 800fc72:	bf00      	nop
 800fc74:	3710      	adds	r7, #16
 800fc76:	46bd      	mov	sp, r7
 800fc78:	bd80      	pop	{r7, pc}

0800fc7a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fc7a:	b580      	push	{r7, lr}
 800fc7c:	b082      	sub	sp, #8
 800fc7e:	af00      	add	r7, sp, #0
 800fc80:	6078      	str	r0, [r7, #4]
 800fc82:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800fc84:	2180      	movs	r1, #128	@ 0x80
 800fc86:	6878      	ldr	r0, [r7, #4]
 800fc88:	f000 fdd8 	bl	801083c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800fc8c:	2100      	movs	r1, #0
 800fc8e:	6878      	ldr	r0, [r7, #4]
 800fc90:	f000 fdd4 	bl	801083c <USBD_LL_StallEP>
}
 800fc94:	bf00      	nop
 800fc96:	3708      	adds	r7, #8
 800fc98:	46bd      	mov	sp, r7
 800fc9a:	bd80      	pop	{r7, pc}

0800fc9c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800fc9c:	b580      	push	{r7, lr}
 800fc9e:	b086      	sub	sp, #24
 800fca0:	af00      	add	r7, sp, #0
 800fca2:	60f8      	str	r0, [r7, #12]
 800fca4:	60b9      	str	r1, [r7, #8]
 800fca6:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800fca8:	2300      	movs	r3, #0
 800fcaa:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800fcac:	68fb      	ldr	r3, [r7, #12]
 800fcae:	2b00      	cmp	r3, #0
 800fcb0:	d042      	beq.n	800fd38 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800fcb2:	68fb      	ldr	r3, [r7, #12]
 800fcb4:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800fcb6:	6938      	ldr	r0, [r7, #16]
 800fcb8:	f000 f842 	bl	800fd40 <USBD_GetLen>
 800fcbc:	4603      	mov	r3, r0
 800fcbe:	3301      	adds	r3, #1
 800fcc0:	005b      	lsls	r3, r3, #1
 800fcc2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fcc6:	d808      	bhi.n	800fcda <USBD_GetString+0x3e>
 800fcc8:	6938      	ldr	r0, [r7, #16]
 800fcca:	f000 f839 	bl	800fd40 <USBD_GetLen>
 800fcce:	4603      	mov	r3, r0
 800fcd0:	3301      	adds	r3, #1
 800fcd2:	b29b      	uxth	r3, r3
 800fcd4:	005b      	lsls	r3, r3, #1
 800fcd6:	b29a      	uxth	r2, r3
 800fcd8:	e001      	b.n	800fcde <USBD_GetString+0x42>
 800fcda:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800fcde:	687b      	ldr	r3, [r7, #4]
 800fce0:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800fce2:	7dfb      	ldrb	r3, [r7, #23]
 800fce4:	68ba      	ldr	r2, [r7, #8]
 800fce6:	4413      	add	r3, r2
 800fce8:	687a      	ldr	r2, [r7, #4]
 800fcea:	7812      	ldrb	r2, [r2, #0]
 800fcec:	701a      	strb	r2, [r3, #0]
  idx++;
 800fcee:	7dfb      	ldrb	r3, [r7, #23]
 800fcf0:	3301      	adds	r3, #1
 800fcf2:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800fcf4:	7dfb      	ldrb	r3, [r7, #23]
 800fcf6:	68ba      	ldr	r2, [r7, #8]
 800fcf8:	4413      	add	r3, r2
 800fcfa:	2203      	movs	r2, #3
 800fcfc:	701a      	strb	r2, [r3, #0]
  idx++;
 800fcfe:	7dfb      	ldrb	r3, [r7, #23]
 800fd00:	3301      	adds	r3, #1
 800fd02:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800fd04:	e013      	b.n	800fd2e <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800fd06:	7dfb      	ldrb	r3, [r7, #23]
 800fd08:	68ba      	ldr	r2, [r7, #8]
 800fd0a:	4413      	add	r3, r2
 800fd0c:	693a      	ldr	r2, [r7, #16]
 800fd0e:	7812      	ldrb	r2, [r2, #0]
 800fd10:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800fd12:	693b      	ldr	r3, [r7, #16]
 800fd14:	3301      	adds	r3, #1
 800fd16:	613b      	str	r3, [r7, #16]
    idx++;
 800fd18:	7dfb      	ldrb	r3, [r7, #23]
 800fd1a:	3301      	adds	r3, #1
 800fd1c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800fd1e:	7dfb      	ldrb	r3, [r7, #23]
 800fd20:	68ba      	ldr	r2, [r7, #8]
 800fd22:	4413      	add	r3, r2
 800fd24:	2200      	movs	r2, #0
 800fd26:	701a      	strb	r2, [r3, #0]
    idx++;
 800fd28:	7dfb      	ldrb	r3, [r7, #23]
 800fd2a:	3301      	adds	r3, #1
 800fd2c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800fd2e:	693b      	ldr	r3, [r7, #16]
 800fd30:	781b      	ldrb	r3, [r3, #0]
 800fd32:	2b00      	cmp	r3, #0
 800fd34:	d1e7      	bne.n	800fd06 <USBD_GetString+0x6a>
 800fd36:	e000      	b.n	800fd3a <USBD_GetString+0x9e>
    return;
 800fd38:	bf00      	nop
  }
}
 800fd3a:	3718      	adds	r7, #24
 800fd3c:	46bd      	mov	sp, r7
 800fd3e:	bd80      	pop	{r7, pc}

0800fd40 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800fd40:	b480      	push	{r7}
 800fd42:	b085      	sub	sp, #20
 800fd44:	af00      	add	r7, sp, #0
 800fd46:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800fd48:	2300      	movs	r3, #0
 800fd4a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800fd4c:	687b      	ldr	r3, [r7, #4]
 800fd4e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800fd50:	e005      	b.n	800fd5e <USBD_GetLen+0x1e>
  {
    len++;
 800fd52:	7bfb      	ldrb	r3, [r7, #15]
 800fd54:	3301      	adds	r3, #1
 800fd56:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800fd58:	68bb      	ldr	r3, [r7, #8]
 800fd5a:	3301      	adds	r3, #1
 800fd5c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800fd5e:	68bb      	ldr	r3, [r7, #8]
 800fd60:	781b      	ldrb	r3, [r3, #0]
 800fd62:	2b00      	cmp	r3, #0
 800fd64:	d1f5      	bne.n	800fd52 <USBD_GetLen+0x12>
  }

  return len;
 800fd66:	7bfb      	ldrb	r3, [r7, #15]
}
 800fd68:	4618      	mov	r0, r3
 800fd6a:	3714      	adds	r7, #20
 800fd6c:	46bd      	mov	sp, r7
 800fd6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd72:	4770      	bx	lr

0800fd74 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800fd74:	b580      	push	{r7, lr}
 800fd76:	b084      	sub	sp, #16
 800fd78:	af00      	add	r7, sp, #0
 800fd7a:	60f8      	str	r0, [r7, #12]
 800fd7c:	60b9      	str	r1, [r7, #8]
 800fd7e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800fd80:	68fb      	ldr	r3, [r7, #12]
 800fd82:	2202      	movs	r2, #2
 800fd84:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800fd88:	68fb      	ldr	r3, [r7, #12]
 800fd8a:	687a      	ldr	r2, [r7, #4]
 800fd8c:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800fd8e:	68fb      	ldr	r3, [r7, #12]
 800fd90:	687a      	ldr	r2, [r7, #4]
 800fd92:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800fd94:	687b      	ldr	r3, [r7, #4]
 800fd96:	68ba      	ldr	r2, [r7, #8]
 800fd98:	2100      	movs	r1, #0
 800fd9a:	68f8      	ldr	r0, [r7, #12]
 800fd9c:	f000 fdd7 	bl	801094e <USBD_LL_Transmit>

  return USBD_OK;
 800fda0:	2300      	movs	r3, #0
}
 800fda2:	4618      	mov	r0, r3
 800fda4:	3710      	adds	r7, #16
 800fda6:	46bd      	mov	sp, r7
 800fda8:	bd80      	pop	{r7, pc}

0800fdaa <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800fdaa:	b580      	push	{r7, lr}
 800fdac:	b084      	sub	sp, #16
 800fdae:	af00      	add	r7, sp, #0
 800fdb0:	60f8      	str	r0, [r7, #12]
 800fdb2:	60b9      	str	r1, [r7, #8]
 800fdb4:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800fdb6:	687b      	ldr	r3, [r7, #4]
 800fdb8:	68ba      	ldr	r2, [r7, #8]
 800fdba:	2100      	movs	r1, #0
 800fdbc:	68f8      	ldr	r0, [r7, #12]
 800fdbe:	f000 fdc6 	bl	801094e <USBD_LL_Transmit>

  return USBD_OK;
 800fdc2:	2300      	movs	r3, #0
}
 800fdc4:	4618      	mov	r0, r3
 800fdc6:	3710      	adds	r7, #16
 800fdc8:	46bd      	mov	sp, r7
 800fdca:	bd80      	pop	{r7, pc}

0800fdcc <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800fdcc:	b580      	push	{r7, lr}
 800fdce:	b084      	sub	sp, #16
 800fdd0:	af00      	add	r7, sp, #0
 800fdd2:	60f8      	str	r0, [r7, #12]
 800fdd4:	60b9      	str	r1, [r7, #8]
 800fdd6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800fdd8:	68fb      	ldr	r3, [r7, #12]
 800fdda:	2203      	movs	r2, #3
 800fddc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800fde0:	68fb      	ldr	r3, [r7, #12]
 800fde2:	687a      	ldr	r2, [r7, #4]
 800fde4:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800fde8:	68fb      	ldr	r3, [r7, #12]
 800fdea:	687a      	ldr	r2, [r7, #4]
 800fdec:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800fdf0:	687b      	ldr	r3, [r7, #4]
 800fdf2:	68ba      	ldr	r2, [r7, #8]
 800fdf4:	2100      	movs	r1, #0
 800fdf6:	68f8      	ldr	r0, [r7, #12]
 800fdf8:	f000 fdca 	bl	8010990 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800fdfc:	2300      	movs	r3, #0
}
 800fdfe:	4618      	mov	r0, r3
 800fe00:	3710      	adds	r7, #16
 800fe02:	46bd      	mov	sp, r7
 800fe04:	bd80      	pop	{r7, pc}

0800fe06 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800fe06:	b580      	push	{r7, lr}
 800fe08:	b084      	sub	sp, #16
 800fe0a:	af00      	add	r7, sp, #0
 800fe0c:	60f8      	str	r0, [r7, #12]
 800fe0e:	60b9      	str	r1, [r7, #8]
 800fe10:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800fe12:	687b      	ldr	r3, [r7, #4]
 800fe14:	68ba      	ldr	r2, [r7, #8]
 800fe16:	2100      	movs	r1, #0
 800fe18:	68f8      	ldr	r0, [r7, #12]
 800fe1a:	f000 fdb9 	bl	8010990 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800fe1e:	2300      	movs	r3, #0
}
 800fe20:	4618      	mov	r0, r3
 800fe22:	3710      	adds	r7, #16
 800fe24:	46bd      	mov	sp, r7
 800fe26:	bd80      	pop	{r7, pc}

0800fe28 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800fe28:	b580      	push	{r7, lr}
 800fe2a:	b082      	sub	sp, #8
 800fe2c:	af00      	add	r7, sp, #0
 800fe2e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800fe30:	687b      	ldr	r3, [r7, #4]
 800fe32:	2204      	movs	r2, #4
 800fe34:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800fe38:	2300      	movs	r3, #0
 800fe3a:	2200      	movs	r2, #0
 800fe3c:	2100      	movs	r1, #0
 800fe3e:	6878      	ldr	r0, [r7, #4]
 800fe40:	f000 fd85 	bl	801094e <USBD_LL_Transmit>

  return USBD_OK;
 800fe44:	2300      	movs	r3, #0
}
 800fe46:	4618      	mov	r0, r3
 800fe48:	3708      	adds	r7, #8
 800fe4a:	46bd      	mov	sp, r7
 800fe4c:	bd80      	pop	{r7, pc}

0800fe4e <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800fe4e:	b580      	push	{r7, lr}
 800fe50:	b082      	sub	sp, #8
 800fe52:	af00      	add	r7, sp, #0
 800fe54:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800fe56:	687b      	ldr	r3, [r7, #4]
 800fe58:	2205      	movs	r2, #5
 800fe5a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800fe5e:	2300      	movs	r3, #0
 800fe60:	2200      	movs	r2, #0
 800fe62:	2100      	movs	r1, #0
 800fe64:	6878      	ldr	r0, [r7, #4]
 800fe66:	f000 fd93 	bl	8010990 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800fe6a:	2300      	movs	r3, #0
}
 800fe6c:	4618      	mov	r0, r3
 800fe6e:	3708      	adds	r7, #8
 800fe70:	46bd      	mov	sp, r7
 800fe72:	bd80      	pop	{r7, pc}

0800fe74 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800fe74:	b580      	push	{r7, lr}
 800fe76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceHS, &HS_Desc, DEVICE_HS) != USBD_OK)
 800fe78:	2201      	movs	r2, #1
 800fe7a:	4913      	ldr	r1, [pc, #76]	@ (800fec8 <MX_USB_DEVICE_Init+0x54>)
 800fe7c:	4813      	ldr	r0, [pc, #76]	@ (800fecc <MX_USB_DEVICE_Init+0x58>)
 800fe7e:	f7fe fccd 	bl	800e81c <USBD_Init>
 800fe82:	4603      	mov	r3, r0
 800fe84:	2b00      	cmp	r3, #0
 800fe86:	d001      	beq.n	800fe8c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800fe88:	f7f1 fc37 	bl	80016fa <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceHS, &USBD_CDC) != USBD_OK)
 800fe8c:	4910      	ldr	r1, [pc, #64]	@ (800fed0 <MX_USB_DEVICE_Init+0x5c>)
 800fe8e:	480f      	ldr	r0, [pc, #60]	@ (800fecc <MX_USB_DEVICE_Init+0x58>)
 800fe90:	f7fe fcf4 	bl	800e87c <USBD_RegisterClass>
 800fe94:	4603      	mov	r3, r0
 800fe96:	2b00      	cmp	r3, #0
 800fe98:	d001      	beq.n	800fe9e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800fe9a:	f7f1 fc2e 	bl	80016fa <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceHS, &USBD_Interface_fops_HS) != USBD_OK)
 800fe9e:	490d      	ldr	r1, [pc, #52]	@ (800fed4 <MX_USB_DEVICE_Init+0x60>)
 800fea0:	480a      	ldr	r0, [pc, #40]	@ (800fecc <MX_USB_DEVICE_Init+0x58>)
 800fea2:	f7fe fbeb 	bl	800e67c <USBD_CDC_RegisterInterface>
 800fea6:	4603      	mov	r3, r0
 800fea8:	2b00      	cmp	r3, #0
 800feaa:	d001      	beq.n	800feb0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800feac:	f7f1 fc25 	bl	80016fa <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceHS) != USBD_OK)
 800feb0:	4806      	ldr	r0, [pc, #24]	@ (800fecc <MX_USB_DEVICE_Init+0x58>)
 800feb2:	f7fe fd19 	bl	800e8e8 <USBD_Start>
 800feb6:	4603      	mov	r3, r0
 800feb8:	2b00      	cmp	r3, #0
 800feba:	d001      	beq.n	800fec0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800febc:	f7f1 fc1d 	bl	80016fa <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 800fec0:	f7f6 fff4 	bl	8006eac <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800fec4:	bf00      	nop
 800fec6:	bd80      	pop	{r7, pc}
 800fec8:	240000b8 	.word	0x240000b8
 800fecc:	24000700 	.word	0x24000700
 800fed0:	2400001c 	.word	0x2400001c
 800fed4:	240000a4 	.word	0x240000a4

0800fed8 <CDC_Init_HS>:
};

/* Private functions ---------------------------------------------------------*/

static int8_t CDC_Init_HS(void)
{
 800fed8:	b580      	push	{r7, lr}
 800feda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, UserTxBufferHS, 0);
 800fedc:	2200      	movs	r2, #0
 800fede:	4905      	ldr	r1, [pc, #20]	@ (800fef4 <CDC_Init_HS+0x1c>)
 800fee0:	4805      	ldr	r0, [pc, #20]	@ (800fef8 <CDC_Init_HS+0x20>)
 800fee2:	f7fe fbe5 	bl	800e6b0 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, UserRxBufferHS);
 800fee6:	4905      	ldr	r1, [pc, #20]	@ (800fefc <CDC_Init_HS+0x24>)
 800fee8:	4803      	ldr	r0, [pc, #12]	@ (800fef8 <CDC_Init_HS+0x20>)
 800feea:	f7fe fc03 	bl	800e6f4 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800feee:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 800fef0:	4618      	mov	r0, r3
 800fef2:	bd80      	pop	{r7, pc}
 800fef4:	30000800 	.word	0x30000800
 800fef8:	24000700 	.word	0x24000700
 800fefc:	30000000 	.word	0x30000000

0800ff00 <CDC_DeInit_HS>:

static int8_t CDC_DeInit_HS(void)
{
 800ff00:	b480      	push	{r7}
 800ff02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 9 */
  return (USBD_OK);
 800ff04:	2300      	movs	r3, #0
  /* USER CODE END 9 */
}
 800ff06:	4618      	mov	r0, r3
 800ff08:	46bd      	mov	sp, r7
 800ff0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff0e:	4770      	bx	lr

0800ff10 <CDC_Control_HS>:

static int8_t CDC_Control_HS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800ff10:	b480      	push	{r7}
 800ff12:	b083      	sub	sp, #12
 800ff14:	af00      	add	r7, sp, #0
 800ff16:	4603      	mov	r3, r0
 800ff18:	6039      	str	r1, [r7, #0]
 800ff1a:	71fb      	strb	r3, [r7, #7]
 800ff1c:	4613      	mov	r3, r2
 800ff1e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 10 */
  switch(cmd)
 800ff20:	79fb      	ldrb	r3, [r7, #7]
 800ff22:	2b23      	cmp	r3, #35	@ 0x23
 800ff24:	f200 8098 	bhi.w	8010058 <CDC_Control_HS+0x148>
 800ff28:	a201      	add	r2, pc, #4	@ (adr r2, 800ff30 <CDC_Control_HS+0x20>)
 800ff2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ff2e:	bf00      	nop
 800ff30:	08010059 	.word	0x08010059
 800ff34:	08010059 	.word	0x08010059
 800ff38:	08010059 	.word	0x08010059
 800ff3c:	08010059 	.word	0x08010059
 800ff40:	08010059 	.word	0x08010059
 800ff44:	08010059 	.word	0x08010059
 800ff48:	08010059 	.word	0x08010059
 800ff4c:	08010059 	.word	0x08010059
 800ff50:	08010059 	.word	0x08010059
 800ff54:	08010059 	.word	0x08010059
 800ff58:	08010059 	.word	0x08010059
 800ff5c:	08010059 	.word	0x08010059
 800ff60:	08010059 	.word	0x08010059
 800ff64:	08010059 	.word	0x08010059
 800ff68:	08010059 	.word	0x08010059
 800ff6c:	08010059 	.word	0x08010059
 800ff70:	08010059 	.word	0x08010059
 800ff74:	08010059 	.word	0x08010059
 800ff78:	08010059 	.word	0x08010059
 800ff7c:	08010059 	.word	0x08010059
 800ff80:	08010059 	.word	0x08010059
 800ff84:	08010059 	.word	0x08010059
 800ff88:	08010059 	.word	0x08010059
 800ff8c:	08010059 	.word	0x08010059
 800ff90:	08010059 	.word	0x08010059
 800ff94:	08010059 	.word	0x08010059
 800ff98:	08010059 	.word	0x08010059
 800ff9c:	08010059 	.word	0x08010059
 800ffa0:	08010059 	.word	0x08010059
 800ffa4:	08010059 	.word	0x08010059
 800ffa8:	08010059 	.word	0x08010059
 800ffac:	08010059 	.word	0x08010059
 800ffb0:	0800ffc1 	.word	0x0800ffc1
 800ffb4:	08010005 	.word	0x08010005
 800ffb8:	08010059 	.word	0x08010059
 800ffbc:	08010059 	.word	0x08010059
  case CDC_CLEAR_COMM_FEATURE:
    break;

  case CDC_SET_LINE_CODING:
    /* Read Line Coding from Host */
    LineCoding.bitrate    = (uint32_t)(pbuf[0] | (pbuf[1] << 8) | (pbuf[2] << 16) | (pbuf[3] << 24));
 800ffc0:	683b      	ldr	r3, [r7, #0]
 800ffc2:	781b      	ldrb	r3, [r3, #0]
 800ffc4:	461a      	mov	r2, r3
 800ffc6:	683b      	ldr	r3, [r7, #0]
 800ffc8:	3301      	adds	r3, #1
 800ffca:	781b      	ldrb	r3, [r3, #0]
 800ffcc:	021b      	lsls	r3, r3, #8
 800ffce:	431a      	orrs	r2, r3
 800ffd0:	683b      	ldr	r3, [r7, #0]
 800ffd2:	3302      	adds	r3, #2
 800ffd4:	781b      	ldrb	r3, [r3, #0]
 800ffd6:	041b      	lsls	r3, r3, #16
 800ffd8:	431a      	orrs	r2, r3
 800ffda:	683b      	ldr	r3, [r7, #0]
 800ffdc:	3303      	adds	r3, #3
 800ffde:	781b      	ldrb	r3, [r3, #0]
 800ffe0:	061b      	lsls	r3, r3, #24
 800ffe2:	4313      	orrs	r3, r2
 800ffe4:	461a      	mov	r2, r3
 800ffe6:	4b20      	ldr	r3, [pc, #128]	@ (8010068 <CDC_Control_HS+0x158>)
 800ffe8:	601a      	str	r2, [r3, #0]
    LineCoding.format     = pbuf[4];
 800ffea:	683b      	ldr	r3, [r7, #0]
 800ffec:	791a      	ldrb	r2, [r3, #4]
 800ffee:	4b1e      	ldr	r3, [pc, #120]	@ (8010068 <CDC_Control_HS+0x158>)
 800fff0:	711a      	strb	r2, [r3, #4]
    LineCoding.paritytype = pbuf[5];
 800fff2:	683b      	ldr	r3, [r7, #0]
 800fff4:	795a      	ldrb	r2, [r3, #5]
 800fff6:	4b1c      	ldr	r3, [pc, #112]	@ (8010068 <CDC_Control_HS+0x158>)
 800fff8:	715a      	strb	r2, [r3, #5]
    LineCoding.datatype   = pbuf[6];
 800fffa:	683b      	ldr	r3, [r7, #0]
 800fffc:	799a      	ldrb	r2, [r3, #6]
 800fffe:	4b1a      	ldr	r3, [pc, #104]	@ (8010068 <CDC_Control_HS+0x158>)
 8010000:	719a      	strb	r2, [r3, #6]
    break;
 8010002:	e02a      	b.n	801005a <CDC_Control_HS+0x14a>

  case CDC_GET_LINE_CODING:
    /* Send Line Coding to Host */
    pbuf[0] = (uint8_t)(LineCoding.bitrate);
 8010004:	4b18      	ldr	r3, [pc, #96]	@ (8010068 <CDC_Control_HS+0x158>)
 8010006:	681b      	ldr	r3, [r3, #0]
 8010008:	b2da      	uxtb	r2, r3
 801000a:	683b      	ldr	r3, [r7, #0]
 801000c:	701a      	strb	r2, [r3, #0]
    pbuf[1] = (uint8_t)(LineCoding.bitrate >> 8);
 801000e:	4b16      	ldr	r3, [pc, #88]	@ (8010068 <CDC_Control_HS+0x158>)
 8010010:	681b      	ldr	r3, [r3, #0]
 8010012:	0a1a      	lsrs	r2, r3, #8
 8010014:	683b      	ldr	r3, [r7, #0]
 8010016:	3301      	adds	r3, #1
 8010018:	b2d2      	uxtb	r2, r2
 801001a:	701a      	strb	r2, [r3, #0]
    pbuf[2] = (uint8_t)(LineCoding.bitrate >> 16);
 801001c:	4b12      	ldr	r3, [pc, #72]	@ (8010068 <CDC_Control_HS+0x158>)
 801001e:	681b      	ldr	r3, [r3, #0]
 8010020:	0c1a      	lsrs	r2, r3, #16
 8010022:	683b      	ldr	r3, [r7, #0]
 8010024:	3302      	adds	r3, #2
 8010026:	b2d2      	uxtb	r2, r2
 8010028:	701a      	strb	r2, [r3, #0]
    pbuf[3] = (uint8_t)(LineCoding.bitrate >> 24);
 801002a:	4b0f      	ldr	r3, [pc, #60]	@ (8010068 <CDC_Control_HS+0x158>)
 801002c:	681b      	ldr	r3, [r3, #0]
 801002e:	0e1a      	lsrs	r2, r3, #24
 8010030:	683b      	ldr	r3, [r7, #0]
 8010032:	3303      	adds	r3, #3
 8010034:	b2d2      	uxtb	r2, r2
 8010036:	701a      	strb	r2, [r3, #0]
    pbuf[4] = LineCoding.format;
 8010038:	683b      	ldr	r3, [r7, #0]
 801003a:	3304      	adds	r3, #4
 801003c:	4a0a      	ldr	r2, [pc, #40]	@ (8010068 <CDC_Control_HS+0x158>)
 801003e:	7912      	ldrb	r2, [r2, #4]
 8010040:	701a      	strb	r2, [r3, #0]
    pbuf[5] = LineCoding.paritytype;
 8010042:	683b      	ldr	r3, [r7, #0]
 8010044:	3305      	adds	r3, #5
 8010046:	4a08      	ldr	r2, [pc, #32]	@ (8010068 <CDC_Control_HS+0x158>)
 8010048:	7952      	ldrb	r2, [r2, #5]
 801004a:	701a      	strb	r2, [r3, #0]
    pbuf[6] = LineCoding.datatype;
 801004c:	683b      	ldr	r3, [r7, #0]
 801004e:	3306      	adds	r3, #6
 8010050:	4a05      	ldr	r2, [pc, #20]	@ (8010068 <CDC_Control_HS+0x158>)
 8010052:	7992      	ldrb	r2, [r2, #6]
 8010054:	701a      	strb	r2, [r3, #0]
    break;
 8010056:	e000      	b.n	801005a <CDC_Control_HS+0x14a>

  case CDC_SEND_BREAK:
    break;

  default:
    break;
 8010058:	bf00      	nop
  }

  return (USBD_OK);
 801005a:	2300      	movs	r3, #0
  /* USER CODE END 10 */
}
 801005c:	4618      	mov	r0, r3
 801005e:	370c      	adds	r7, #12
 8010060:	46bd      	mov	sp, r7
 8010062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010066:	4770      	bx	lr
 8010068:	2400009c 	.word	0x2400009c

0801006c <CDC_Receive_HS>:

static int8_t CDC_Receive_HS(uint8_t* Buf, uint32_t *Len)
{
 801006c:	b580      	push	{r7, lr}
 801006e:	b082      	sub	sp, #8
 8010070:	af00      	add	r7, sp, #0
 8010072:	6078      	str	r0, [r7, #4]
 8010074:	6039      	str	r1, [r7, #0]
  /* Update the Ring Buffer pointer - Logic for main loop processing */
  /* Note: In a real circular buffer, you would copy from Buf to a separate larger buffer here.
     For simplicity and since USBD stack reuses UserRxBufferHS, we just notify Main */

  /* Increment input pointer by length of received data */
  UserRxBufPtrIn += *Len;
 8010076:	683b      	ldr	r3, [r7, #0]
 8010078:	681a      	ldr	r2, [r3, #0]
 801007a:	4b0c      	ldr	r3, [pc, #48]	@ (80100ac <CDC_Receive_HS+0x40>)
 801007c:	681b      	ldr	r3, [r3, #0]
 801007e:	4413      	add	r3, r2
 8010080:	4a0a      	ldr	r2, [pc, #40]	@ (80100ac <CDC_Receive_HS+0x40>)
 8010082:	6013      	str	r3, [r2, #0]
  if (UserRxBufPtrIn >= APP_RX_DATA_SIZE)
 8010084:	4b09      	ldr	r3, [pc, #36]	@ (80100ac <CDC_Receive_HS+0x40>)
 8010086:	681b      	ldr	r3, [r3, #0]
 8010088:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801008c:	d302      	bcc.n	8010094 <CDC_Receive_HS+0x28>
  {
     UserRxBufPtrIn = 0; // Wrap around (Note: Logic requires careful buffer management)
 801008e:	4b07      	ldr	r3, [pc, #28]	@ (80100ac <CDC_Receive_HS+0x40>)
 8010090:	2200      	movs	r2, #0
 8010092:	601a      	str	r2, [r3, #0]
  }

  /* Reactivate the endpoint to receive next packet */
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, &UserRxBufferHS[0]); // Reset to beginning for simplicity in this demo
 8010094:	4906      	ldr	r1, [pc, #24]	@ (80100b0 <CDC_Receive_HS+0x44>)
 8010096:	4807      	ldr	r0, [pc, #28]	@ (80100b4 <CDC_Receive_HS+0x48>)
 8010098:	f7fe fb2c 	bl	800e6f4 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceHS);
 801009c:	4805      	ldr	r0, [pc, #20]	@ (80100b4 <CDC_Receive_HS+0x48>)
 801009e:	f7fe fb87 	bl	800e7b0 <USBD_CDC_ReceivePacket>

  return (USBD_OK);
 80100a2:	2300      	movs	r3, #0
  /* USER CODE END 11 */
}
 80100a4:	4618      	mov	r0, r3
 80100a6:	3708      	adds	r7, #8
 80100a8:	46bd      	mov	sp, r7
 80100aa:	bd80      	pop	{r7, pc}
 80100ac:	240009dc 	.word	0x240009dc
 80100b0:	30000000 	.word	0x30000000
 80100b4:	24000700 	.word	0x24000700

080100b8 <CDC_Transmit_HS>:

uint8_t CDC_Transmit_HS(uint8_t* Buf, uint16_t Len)
{
 80100b8:	b580      	push	{r7, lr}
 80100ba:	b084      	sub	sp, #16
 80100bc:	af00      	add	r7, sp, #0
 80100be:	6078      	str	r0, [r7, #4]
 80100c0:	460b      	mov	r3, r1
 80100c2:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 80100c4:	2300      	movs	r3, #0
 80100c6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 12 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceHS.pClassData;
 80100c8:	4b0d      	ldr	r3, [pc, #52]	@ (8010100 <CDC_Transmit_HS+0x48>)
 80100ca:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80100ce:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 80100d0:	68bb      	ldr	r3, [r7, #8]
 80100d2:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80100d6:	2b00      	cmp	r3, #0
 80100d8:	d001      	beq.n	80100de <CDC_Transmit_HS+0x26>
    return USBD_BUSY;
 80100da:	2301      	movs	r3, #1
 80100dc:	e00b      	b.n	80100f6 <CDC_Transmit_HS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, Buf, Len);
 80100de:	887b      	ldrh	r3, [r7, #2]
 80100e0:	461a      	mov	r2, r3
 80100e2:	6879      	ldr	r1, [r7, #4]
 80100e4:	4806      	ldr	r0, [pc, #24]	@ (8010100 <CDC_Transmit_HS+0x48>)
 80100e6:	f7fe fae3 	bl	800e6b0 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceHS);
 80100ea:	4805      	ldr	r0, [pc, #20]	@ (8010100 <CDC_Transmit_HS+0x48>)
 80100ec:	f7fe fb20 	bl	800e730 <USBD_CDC_TransmitPacket>
 80100f0:	4603      	mov	r3, r0
 80100f2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 12 */
  return result;
 80100f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80100f6:	4618      	mov	r0, r3
 80100f8:	3710      	adds	r7, #16
 80100fa:	46bd      	mov	sp, r7
 80100fc:	bd80      	pop	{r7, pc}
 80100fe:	bf00      	nop
 8010100:	24000700 	.word	0x24000700

08010104 <CDC_TransmitCplt_HS>:

static int8_t CDC_TransmitCplt_HS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8010104:	b480      	push	{r7}
 8010106:	b087      	sub	sp, #28
 8010108:	af00      	add	r7, sp, #0
 801010a:	60f8      	str	r0, [r7, #12]
 801010c:	60b9      	str	r1, [r7, #8]
 801010e:	4613      	mov	r3, r2
 8010110:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8010112:	2300      	movs	r3, #0
 8010114:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 14 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 14 */
  return result;
 8010116:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801011a:	4618      	mov	r0, r3
 801011c:	371c      	adds	r7, #28
 801011e:	46bd      	mov	sp, r7
 8010120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010124:	4770      	bx	lr
	...

08010128 <USBD_HS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010128:	b480      	push	{r7}
 801012a:	b083      	sub	sp, #12
 801012c:	af00      	add	r7, sp, #0
 801012e:	4603      	mov	r3, r0
 8010130:	6039      	str	r1, [r7, #0]
 8010132:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_HS_DeviceDesc);
 8010134:	683b      	ldr	r3, [r7, #0]
 8010136:	2212      	movs	r2, #18
 8010138:	801a      	strh	r2, [r3, #0]
  return USBD_HS_DeviceDesc;
 801013a:	4b03      	ldr	r3, [pc, #12]	@ (8010148 <USBD_HS_DeviceDescriptor+0x20>)
}
 801013c:	4618      	mov	r0, r3
 801013e:	370c      	adds	r7, #12
 8010140:	46bd      	mov	sp, r7
 8010142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010146:	4770      	bx	lr
 8010148:	240000d8 	.word	0x240000d8

0801014c <USBD_HS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801014c:	b480      	push	{r7}
 801014e:	b083      	sub	sp, #12
 8010150:	af00      	add	r7, sp, #0
 8010152:	4603      	mov	r3, r0
 8010154:	6039      	str	r1, [r7, #0]
 8010156:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8010158:	683b      	ldr	r3, [r7, #0]
 801015a:	2204      	movs	r2, #4
 801015c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 801015e:	4b03      	ldr	r3, [pc, #12]	@ (801016c <USBD_HS_LangIDStrDescriptor+0x20>)
}
 8010160:	4618      	mov	r0, r3
 8010162:	370c      	adds	r7, #12
 8010164:	46bd      	mov	sp, r7
 8010166:	f85d 7b04 	ldr.w	r7, [sp], #4
 801016a:	4770      	bx	lr
 801016c:	240000ec 	.word	0x240000ec

08010170 <USBD_HS_ProductStrDescriptor>:
  * @param  speed : current device speed
  * @param  length : pointer to data length variable
  * @retval pointer to descriptor buffer
  */
uint8_t * USBD_HS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010170:	b580      	push	{r7, lr}
 8010172:	b082      	sub	sp, #8
 8010174:	af00      	add	r7, sp, #0
 8010176:	4603      	mov	r3, r0
 8010178:	6039      	str	r1, [r7, #0]
 801017a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801017c:	79fb      	ldrb	r3, [r7, #7]
 801017e:	2b00      	cmp	r3, #0
 8010180:	d105      	bne.n	801018e <USBD_HS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 8010182:	683a      	ldr	r2, [r7, #0]
 8010184:	4907      	ldr	r1, [pc, #28]	@ (80101a4 <USBD_HS_ProductStrDescriptor+0x34>)
 8010186:	4808      	ldr	r0, [pc, #32]	@ (80101a8 <USBD_HS_ProductStrDescriptor+0x38>)
 8010188:	f7ff fd88 	bl	800fc9c <USBD_GetString>
 801018c:	e004      	b.n	8010198 <USBD_HS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 801018e:	683a      	ldr	r2, [r7, #0]
 8010190:	4904      	ldr	r1, [pc, #16]	@ (80101a4 <USBD_HS_ProductStrDescriptor+0x34>)
 8010192:	4805      	ldr	r0, [pc, #20]	@ (80101a8 <USBD_HS_ProductStrDescriptor+0x38>)
 8010194:	f7ff fd82 	bl	800fc9c <USBD_GetString>
  }
  return USBD_StrDesc;
 8010198:	4b02      	ldr	r3, [pc, #8]	@ (80101a4 <USBD_HS_ProductStrDescriptor+0x34>)
}
 801019a:	4618      	mov	r0, r3
 801019c:	3708      	adds	r7, #8
 801019e:	46bd      	mov	sp, r7
 80101a0:	bd80      	pop	{r7, pc}
 80101a2:	bf00      	nop
 80101a4:	240009e0 	.word	0x240009e0
 80101a8:	08011498 	.word	0x08011498

080101ac <USBD_HS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80101ac:	b580      	push	{r7, lr}
 80101ae:	b082      	sub	sp, #8
 80101b0:	af00      	add	r7, sp, #0
 80101b2:	4603      	mov	r3, r0
 80101b4:	6039      	str	r1, [r7, #0]
 80101b6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80101b8:	683a      	ldr	r2, [r7, #0]
 80101ba:	4904      	ldr	r1, [pc, #16]	@ (80101cc <USBD_HS_ManufacturerStrDescriptor+0x20>)
 80101bc:	4804      	ldr	r0, [pc, #16]	@ (80101d0 <USBD_HS_ManufacturerStrDescriptor+0x24>)
 80101be:	f7ff fd6d 	bl	800fc9c <USBD_GetString>
  return USBD_StrDesc;
 80101c2:	4b02      	ldr	r3, [pc, #8]	@ (80101cc <USBD_HS_ManufacturerStrDescriptor+0x20>)
}
 80101c4:	4618      	mov	r0, r3
 80101c6:	3708      	adds	r7, #8
 80101c8:	46bd      	mov	sp, r7
 80101ca:	bd80      	pop	{r7, pc}
 80101cc:	240009e0 	.word	0x240009e0
 80101d0:	080114b0 	.word	0x080114b0

080101d4 <USBD_HS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80101d4:	b580      	push	{r7, lr}
 80101d6:	b082      	sub	sp, #8
 80101d8:	af00      	add	r7, sp, #0
 80101da:	4603      	mov	r3, r0
 80101dc:	6039      	str	r1, [r7, #0]
 80101de:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80101e0:	683b      	ldr	r3, [r7, #0]
 80101e2:	221a      	movs	r2, #26
 80101e4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80101e6:	f000 f843 	bl	8010270 <Get_SerialNum>
  /* USER CODE BEGIN USBD_HS_SerialStrDescriptor */

  /* USER CODE END USBD_HS_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 80101ea:	4b02      	ldr	r3, [pc, #8]	@ (80101f4 <USBD_HS_SerialStrDescriptor+0x20>)
}
 80101ec:	4618      	mov	r0, r3
 80101ee:	3708      	adds	r7, #8
 80101f0:	46bd      	mov	sp, r7
 80101f2:	bd80      	pop	{r7, pc}
 80101f4:	240000f0 	.word	0x240000f0

080101f8 <USBD_HS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80101f8:	b580      	push	{r7, lr}
 80101fa:	b082      	sub	sp, #8
 80101fc:	af00      	add	r7, sp, #0
 80101fe:	4603      	mov	r3, r0
 8010200:	6039      	str	r1, [r7, #0]
 8010202:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8010204:	79fb      	ldrb	r3, [r7, #7]
 8010206:	2b00      	cmp	r3, #0
 8010208:	d105      	bne.n	8010216 <USBD_HS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 801020a:	683a      	ldr	r2, [r7, #0]
 801020c:	4907      	ldr	r1, [pc, #28]	@ (801022c <USBD_HS_ConfigStrDescriptor+0x34>)
 801020e:	4808      	ldr	r0, [pc, #32]	@ (8010230 <USBD_HS_ConfigStrDescriptor+0x38>)
 8010210:	f7ff fd44 	bl	800fc9c <USBD_GetString>
 8010214:	e004      	b.n	8010220 <USBD_HS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 8010216:	683a      	ldr	r2, [r7, #0]
 8010218:	4904      	ldr	r1, [pc, #16]	@ (801022c <USBD_HS_ConfigStrDescriptor+0x34>)
 801021a:	4805      	ldr	r0, [pc, #20]	@ (8010230 <USBD_HS_ConfigStrDescriptor+0x38>)
 801021c:	f7ff fd3e 	bl	800fc9c <USBD_GetString>
  }
  return USBD_StrDesc;
 8010220:	4b02      	ldr	r3, [pc, #8]	@ (801022c <USBD_HS_ConfigStrDescriptor+0x34>)
}
 8010222:	4618      	mov	r0, r3
 8010224:	3708      	adds	r7, #8
 8010226:	46bd      	mov	sp, r7
 8010228:	bd80      	pop	{r7, pc}
 801022a:	bf00      	nop
 801022c:	240009e0 	.word	0x240009e0
 8010230:	080114c4 	.word	0x080114c4

08010234 <USBD_HS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010234:	b580      	push	{r7, lr}
 8010236:	b082      	sub	sp, #8
 8010238:	af00      	add	r7, sp, #0
 801023a:	4603      	mov	r3, r0
 801023c:	6039      	str	r1, [r7, #0]
 801023e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8010240:	79fb      	ldrb	r3, [r7, #7]
 8010242:	2b00      	cmp	r3, #0
 8010244:	d105      	bne.n	8010252 <USBD_HS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 8010246:	683a      	ldr	r2, [r7, #0]
 8010248:	4907      	ldr	r1, [pc, #28]	@ (8010268 <USBD_HS_InterfaceStrDescriptor+0x34>)
 801024a:	4808      	ldr	r0, [pc, #32]	@ (801026c <USBD_HS_InterfaceStrDescriptor+0x38>)
 801024c:	f7ff fd26 	bl	800fc9c <USBD_GetString>
 8010250:	e004      	b.n	801025c <USBD_HS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 8010252:	683a      	ldr	r2, [r7, #0]
 8010254:	4904      	ldr	r1, [pc, #16]	@ (8010268 <USBD_HS_InterfaceStrDescriptor+0x34>)
 8010256:	4805      	ldr	r0, [pc, #20]	@ (801026c <USBD_HS_InterfaceStrDescriptor+0x38>)
 8010258:	f7ff fd20 	bl	800fc9c <USBD_GetString>
  }
  return USBD_StrDesc;
 801025c:	4b02      	ldr	r3, [pc, #8]	@ (8010268 <USBD_HS_InterfaceStrDescriptor+0x34>)
}
 801025e:	4618      	mov	r0, r3
 8010260:	3708      	adds	r7, #8
 8010262:	46bd      	mov	sp, r7
 8010264:	bd80      	pop	{r7, pc}
 8010266:	bf00      	nop
 8010268:	240009e0 	.word	0x240009e0
 801026c:	080114d0 	.word	0x080114d0

08010270 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8010270:	b580      	push	{r7, lr}
 8010272:	b084      	sub	sp, #16
 8010274:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8010276:	4b0f      	ldr	r3, [pc, #60]	@ (80102b4 <Get_SerialNum+0x44>)
 8010278:	681b      	ldr	r3, [r3, #0]
 801027a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 801027c:	4b0e      	ldr	r3, [pc, #56]	@ (80102b8 <Get_SerialNum+0x48>)
 801027e:	681b      	ldr	r3, [r3, #0]
 8010280:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8010282:	4b0e      	ldr	r3, [pc, #56]	@ (80102bc <Get_SerialNum+0x4c>)
 8010284:	681b      	ldr	r3, [r3, #0]
 8010286:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8010288:	68fa      	ldr	r2, [r7, #12]
 801028a:	687b      	ldr	r3, [r7, #4]
 801028c:	4413      	add	r3, r2
 801028e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8010290:	68fb      	ldr	r3, [r7, #12]
 8010292:	2b00      	cmp	r3, #0
 8010294:	d009      	beq.n	80102aa <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8010296:	2208      	movs	r2, #8
 8010298:	4909      	ldr	r1, [pc, #36]	@ (80102c0 <Get_SerialNum+0x50>)
 801029a:	68f8      	ldr	r0, [r7, #12]
 801029c:	f000 f814 	bl	80102c8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80102a0:	2204      	movs	r2, #4
 80102a2:	4908      	ldr	r1, [pc, #32]	@ (80102c4 <Get_SerialNum+0x54>)
 80102a4:	68b8      	ldr	r0, [r7, #8]
 80102a6:	f000 f80f 	bl	80102c8 <IntToUnicode>
  }
}
 80102aa:	bf00      	nop
 80102ac:	3710      	adds	r7, #16
 80102ae:	46bd      	mov	sp, r7
 80102b0:	bd80      	pop	{r7, pc}
 80102b2:	bf00      	nop
 80102b4:	1ff1e800 	.word	0x1ff1e800
 80102b8:	1ff1e804 	.word	0x1ff1e804
 80102bc:	1ff1e808 	.word	0x1ff1e808
 80102c0:	240000f2 	.word	0x240000f2
 80102c4:	24000102 	.word	0x24000102

080102c8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80102c8:	b480      	push	{r7}
 80102ca:	b087      	sub	sp, #28
 80102cc:	af00      	add	r7, sp, #0
 80102ce:	60f8      	str	r0, [r7, #12]
 80102d0:	60b9      	str	r1, [r7, #8]
 80102d2:	4613      	mov	r3, r2
 80102d4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80102d6:	2300      	movs	r3, #0
 80102d8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80102da:	2300      	movs	r3, #0
 80102dc:	75fb      	strb	r3, [r7, #23]
 80102de:	e027      	b.n	8010330 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80102e0:	68fb      	ldr	r3, [r7, #12]
 80102e2:	0f1b      	lsrs	r3, r3, #28
 80102e4:	2b09      	cmp	r3, #9
 80102e6:	d80b      	bhi.n	8010300 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80102e8:	68fb      	ldr	r3, [r7, #12]
 80102ea:	0f1b      	lsrs	r3, r3, #28
 80102ec:	b2da      	uxtb	r2, r3
 80102ee:	7dfb      	ldrb	r3, [r7, #23]
 80102f0:	005b      	lsls	r3, r3, #1
 80102f2:	4619      	mov	r1, r3
 80102f4:	68bb      	ldr	r3, [r7, #8]
 80102f6:	440b      	add	r3, r1
 80102f8:	3230      	adds	r2, #48	@ 0x30
 80102fa:	b2d2      	uxtb	r2, r2
 80102fc:	701a      	strb	r2, [r3, #0]
 80102fe:	e00a      	b.n	8010316 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8010300:	68fb      	ldr	r3, [r7, #12]
 8010302:	0f1b      	lsrs	r3, r3, #28
 8010304:	b2da      	uxtb	r2, r3
 8010306:	7dfb      	ldrb	r3, [r7, #23]
 8010308:	005b      	lsls	r3, r3, #1
 801030a:	4619      	mov	r1, r3
 801030c:	68bb      	ldr	r3, [r7, #8]
 801030e:	440b      	add	r3, r1
 8010310:	3237      	adds	r2, #55	@ 0x37
 8010312:	b2d2      	uxtb	r2, r2
 8010314:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8010316:	68fb      	ldr	r3, [r7, #12]
 8010318:	011b      	lsls	r3, r3, #4
 801031a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 801031c:	7dfb      	ldrb	r3, [r7, #23]
 801031e:	005b      	lsls	r3, r3, #1
 8010320:	3301      	adds	r3, #1
 8010322:	68ba      	ldr	r2, [r7, #8]
 8010324:	4413      	add	r3, r2
 8010326:	2200      	movs	r2, #0
 8010328:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 801032a:	7dfb      	ldrb	r3, [r7, #23]
 801032c:	3301      	adds	r3, #1
 801032e:	75fb      	strb	r3, [r7, #23]
 8010330:	7dfa      	ldrb	r2, [r7, #23]
 8010332:	79fb      	ldrb	r3, [r7, #7]
 8010334:	429a      	cmp	r2, r3
 8010336:	d3d3      	bcc.n	80102e0 <IntToUnicode+0x18>
  }
}
 8010338:	bf00      	nop
 801033a:	bf00      	nop
 801033c:	371c      	adds	r7, #28
 801033e:	46bd      	mov	sp, r7
 8010340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010344:	4770      	bx	lr
	...

08010348 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8010348:	b580      	push	{r7, lr}
 801034a:	b0bc      	sub	sp, #240	@ 0xf0
 801034c:	af00      	add	r7, sp, #0
 801034e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8010350:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8010354:	2200      	movs	r2, #0
 8010356:	601a      	str	r2, [r3, #0]
 8010358:	605a      	str	r2, [r3, #4]
 801035a:	609a      	str	r2, [r3, #8]
 801035c:	60da      	str	r2, [r3, #12]
 801035e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8010360:	f107 0320 	add.w	r3, r7, #32
 8010364:	22b8      	movs	r2, #184	@ 0xb8
 8010366:	2100      	movs	r1, #0
 8010368:	4618      	mov	r0, r3
 801036a:	f000 fbc5 	bl	8010af8 <memset>
  if(pcdHandle->Instance==USB_OTG_HS)
 801036e:	687b      	ldr	r3, [r7, #4]
 8010370:	681b      	ldr	r3, [r3, #0]
 8010372:	4a61      	ldr	r2, [pc, #388]	@ (80104f8 <HAL_PCD_MspInit+0x1b0>)
 8010374:	4293      	cmp	r3, r2
 8010376:	f040 80bb 	bne.w	80104f0 <HAL_PCD_MspInit+0x1a8>

  /* USER CODE END USB_OTG_HS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 801037a:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 801037e:	f04f 0300 	mov.w	r3, #0
 8010382:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.PLL3.PLL3M = 5;
 8010386:	2305      	movs	r3, #5
 8010388:	64bb      	str	r3, [r7, #72]	@ 0x48
    PeriphClkInitStruct.PLL3.PLL3N = 96;
 801038a:	2360      	movs	r3, #96	@ 0x60
 801038c:	64fb      	str	r3, [r7, #76]	@ 0x4c
    PeriphClkInitStruct.PLL3.PLL3P = 2;
 801038e:	2302      	movs	r3, #2
 8010390:	653b      	str	r3, [r7, #80]	@ 0x50
    PeriphClkInitStruct.PLL3.PLL3Q = 10;
 8010392:	230a      	movs	r3, #10
 8010394:	657b      	str	r3, [r7, #84]	@ 0x54
    PeriphClkInitStruct.PLL3.PLL3R = 2;
 8010396:	2302      	movs	r3, #2
 8010398:	65bb      	str	r3, [r7, #88]	@ 0x58
    PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_2;
 801039a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801039e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOWIDE;
 80103a0:	2300      	movs	r3, #0
 80103a2:	663b      	str	r3, [r7, #96]	@ 0x60
    PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 80103a4:	2300      	movs	r3, #0
 80103a6:	667b      	str	r3, [r7, #100]	@ 0x64
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL3;
 80103a8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80103ac:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80103b0:	f107 0320 	add.w	r3, r7, #32
 80103b4:	4618      	mov	r0, r3
 80103b6:	f7f7 fcef 	bl	8007d98 <HAL_RCCEx_PeriphCLKConfig>
 80103ba:	4603      	mov	r3, r0
 80103bc:	2b00      	cmp	r3, #0
 80103be:	d001      	beq.n	80103c4 <HAL_PCD_MspInit+0x7c>
    {
      Error_Handler();
 80103c0:	f7f1 f99b 	bl	80016fa <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 80103c4:	f7f6 fd72 	bl	8006eac <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80103c8:	4b4c      	ldr	r3, [pc, #304]	@ (80104fc <HAL_PCD_MspInit+0x1b4>)
 80103ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80103ce:	4a4b      	ldr	r2, [pc, #300]	@ (80104fc <HAL_PCD_MspInit+0x1b4>)
 80103d0:	f043 0304 	orr.w	r3, r3, #4
 80103d4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80103d8:	4b48      	ldr	r3, [pc, #288]	@ (80104fc <HAL_PCD_MspInit+0x1b4>)
 80103da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80103de:	f003 0304 	and.w	r3, r3, #4
 80103e2:	61fb      	str	r3, [r7, #28]
 80103e4:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80103e6:	4b45      	ldr	r3, [pc, #276]	@ (80104fc <HAL_PCD_MspInit+0x1b4>)
 80103e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80103ec:	4a43      	ldr	r2, [pc, #268]	@ (80104fc <HAL_PCD_MspInit+0x1b4>)
 80103ee:	f043 0301 	orr.w	r3, r3, #1
 80103f2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80103f6:	4b41      	ldr	r3, [pc, #260]	@ (80104fc <HAL_PCD_MspInit+0x1b4>)
 80103f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80103fc:	f003 0301 	and.w	r3, r3, #1
 8010400:	61bb      	str	r3, [r7, #24]
 8010402:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8010404:	4b3d      	ldr	r3, [pc, #244]	@ (80104fc <HAL_PCD_MspInit+0x1b4>)
 8010406:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801040a:	4a3c      	ldr	r2, [pc, #240]	@ (80104fc <HAL_PCD_MspInit+0x1b4>)
 801040c:	f043 0302 	orr.w	r3, r3, #2
 8010410:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8010414:	4b39      	ldr	r3, [pc, #228]	@ (80104fc <HAL_PCD_MspInit+0x1b4>)
 8010416:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801041a:	f003 0302 	and.w	r3, r3, #2
 801041e:	617b      	str	r3, [r7, #20]
 8010420:	697b      	ldr	r3, [r7, #20]
    PB12     ------> USB_OTG_HS_ULPI_D5
    PB13     ------> USB_OTG_HS_ULPI_D6
    PA8     ------> USB_OTG_HS_SOF
    PB5     ------> USB_OTG_HS_ULPI_D7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 8010422:	230d      	movs	r3, #13
 8010424:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010428:	2302      	movs	r3, #2
 801042a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801042e:	2300      	movs	r3, #0
 8010430:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010434:	2303      	movs	r3, #3
 8010436:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_HS;
 801043a:	230a      	movs	r3, #10
 801043c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8010440:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8010444:	4619      	mov	r1, r3
 8010446:	482e      	ldr	r0, [pc, #184]	@ (8010500 <HAL_PCD_MspInit+0x1b8>)
 8010448:	f7f4 f974 	bl	8004734 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_8;
 801044c:	f44f 7394 	mov.w	r3, #296	@ 0x128
 8010450:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010454:	2302      	movs	r3, #2
 8010456:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801045a:	2300      	movs	r3, #0
 801045c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010460:	2303      	movs	r3, #3
 8010462:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_HS;
 8010466:	230a      	movs	r3, #10
 8010468:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801046c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8010470:	4619      	mov	r1, r3
 8010472:	4824      	ldr	r0, [pc, #144]	@ (8010504 <HAL_PCD_MspInit+0x1bc>)
 8010474:	f7f4 f95e 	bl	8004734 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11
 8010478:	f643 4323 	movw	r3, #15395	@ 0x3c23
 801047c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010480:	2302      	movs	r3, #2
 8010482:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010486:	2300      	movs	r3, #0
 8010488:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801048c:	2303      	movs	r3, #3
 801048e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_HS;
 8010492:	230a      	movs	r3, #10
 8010494:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8010498:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 801049c:	4619      	mov	r1, r3
 801049e:	481a      	ldr	r0, [pc, #104]	@ (8010508 <HAL_PCD_MspInit+0x1c0>)
 80104a0:	f7f4 f948 	bl	8004734 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 80104a4:	4b15      	ldr	r3, [pc, #84]	@ (80104fc <HAL_PCD_MspInit+0x1b4>)
 80104a6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80104aa:	4a14      	ldr	r2, [pc, #80]	@ (80104fc <HAL_PCD_MspInit+0x1b4>)
 80104ac:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80104b0:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80104b4:	4b11      	ldr	r3, [pc, #68]	@ (80104fc <HAL_PCD_MspInit+0x1b4>)
 80104b6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80104ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80104be:	613b      	str	r3, [r7, #16]
 80104c0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE();
 80104c2:	4b0e      	ldr	r3, [pc, #56]	@ (80104fc <HAL_PCD_MspInit+0x1b4>)
 80104c4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80104c8:	4a0c      	ldr	r2, [pc, #48]	@ (80104fc <HAL_PCD_MspInit+0x1b4>)
 80104ca:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80104ce:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80104d2:	4b0a      	ldr	r3, [pc, #40]	@ (80104fc <HAL_PCD_MspInit+0x1b4>)
 80104d4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80104d8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80104dc:	60fb      	str	r3, [r7, #12]
 80104de:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 80104e0:	2200      	movs	r2, #0
 80104e2:	2100      	movs	r1, #0
 80104e4:	204d      	movs	r0, #77	@ 0x4d
 80104e6:	f7f3 fd14 	bl	8003f12 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 80104ea:	204d      	movs	r0, #77	@ 0x4d
 80104ec:	f7f3 fd2b 	bl	8003f46 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 80104f0:	bf00      	nop
 80104f2:	37f0      	adds	r7, #240	@ 0xf0
 80104f4:	46bd      	mov	sp, r7
 80104f6:	bd80      	pop	{r7, pc}
 80104f8:	40040000 	.word	0x40040000
 80104fc:	58024400 	.word	0x58024400
 8010500:	58020800 	.word	0x58020800
 8010504:	58020000 	.word	0x58020000
 8010508:	58020400 	.word	0x58020400

0801050c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801050c:	b580      	push	{r7, lr}
 801050e:	b082      	sub	sp, #8
 8010510:	af00      	add	r7, sp, #0
 8010512:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8010514:	687b      	ldr	r3, [r7, #4]
 8010516:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 801051a:	687b      	ldr	r3, [r7, #4]
 801051c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8010520:	4619      	mov	r1, r3
 8010522:	4610      	mov	r0, r2
 8010524:	f7fe fa2d 	bl	800e982 <USBD_LL_SetupStage>
}
 8010528:	bf00      	nop
 801052a:	3708      	adds	r7, #8
 801052c:	46bd      	mov	sp, r7
 801052e:	bd80      	pop	{r7, pc}

08010530 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010530:	b580      	push	{r7, lr}
 8010532:	b082      	sub	sp, #8
 8010534:	af00      	add	r7, sp, #0
 8010536:	6078      	str	r0, [r7, #4]
 8010538:	460b      	mov	r3, r1
 801053a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 801053c:	687b      	ldr	r3, [r7, #4]
 801053e:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8010542:	78fa      	ldrb	r2, [r7, #3]
 8010544:	6879      	ldr	r1, [r7, #4]
 8010546:	4613      	mov	r3, r2
 8010548:	00db      	lsls	r3, r3, #3
 801054a:	4413      	add	r3, r2
 801054c:	009b      	lsls	r3, r3, #2
 801054e:	440b      	add	r3, r1
 8010550:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8010554:	681a      	ldr	r2, [r3, #0]
 8010556:	78fb      	ldrb	r3, [r7, #3]
 8010558:	4619      	mov	r1, r3
 801055a:	f7fe fa67 	bl	800ea2c <USBD_LL_DataOutStage>
}
 801055e:	bf00      	nop
 8010560:	3708      	adds	r7, #8
 8010562:	46bd      	mov	sp, r7
 8010564:	bd80      	pop	{r7, pc}

08010566 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010566:	b580      	push	{r7, lr}
 8010568:	b082      	sub	sp, #8
 801056a:	af00      	add	r7, sp, #0
 801056c:	6078      	str	r0, [r7, #4]
 801056e:	460b      	mov	r3, r1
 8010570:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8010572:	687b      	ldr	r3, [r7, #4]
 8010574:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8010578:	78fa      	ldrb	r2, [r7, #3]
 801057a:	6879      	ldr	r1, [r7, #4]
 801057c:	4613      	mov	r3, r2
 801057e:	00db      	lsls	r3, r3, #3
 8010580:	4413      	add	r3, r2
 8010582:	009b      	lsls	r3, r3, #2
 8010584:	440b      	add	r3, r1
 8010586:	3320      	adds	r3, #32
 8010588:	681a      	ldr	r2, [r3, #0]
 801058a:	78fb      	ldrb	r3, [r7, #3]
 801058c:	4619      	mov	r1, r3
 801058e:	f7fe fb00 	bl	800eb92 <USBD_LL_DataInStage>
}
 8010592:	bf00      	nop
 8010594:	3708      	adds	r7, #8
 8010596:	46bd      	mov	sp, r7
 8010598:	bd80      	pop	{r7, pc}

0801059a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801059a:	b580      	push	{r7, lr}
 801059c:	b082      	sub	sp, #8
 801059e:	af00      	add	r7, sp, #0
 80105a0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80105a2:	687b      	ldr	r3, [r7, #4]
 80105a4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80105a8:	4618      	mov	r0, r3
 80105aa:	f7fe fc3a 	bl	800ee22 <USBD_LL_SOF>
}
 80105ae:	bf00      	nop
 80105b0:	3708      	adds	r7, #8
 80105b2:	46bd      	mov	sp, r7
 80105b4:	bd80      	pop	{r7, pc}

080105b6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80105b6:	b580      	push	{r7, lr}
 80105b8:	b084      	sub	sp, #16
 80105ba:	af00      	add	r7, sp, #0
 80105bc:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80105be:	2301      	movs	r3, #1
 80105c0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 80105c2:	687b      	ldr	r3, [r7, #4]
 80105c4:	79db      	ldrb	r3, [r3, #7]
 80105c6:	2b00      	cmp	r3, #0
 80105c8:	d102      	bne.n	80105d0 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 80105ca:	2300      	movs	r3, #0
 80105cc:	73fb      	strb	r3, [r7, #15]
 80105ce:	e008      	b.n	80105e2 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 80105d0:	687b      	ldr	r3, [r7, #4]
 80105d2:	79db      	ldrb	r3, [r3, #7]
 80105d4:	2b02      	cmp	r3, #2
 80105d6:	d102      	bne.n	80105de <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 80105d8:	2301      	movs	r3, #1
 80105da:	73fb      	strb	r3, [r7, #15]
 80105dc:	e001      	b.n	80105e2 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 80105de:	f7f1 f88c 	bl	80016fa <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80105e2:	687b      	ldr	r3, [r7, #4]
 80105e4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80105e8:	7bfa      	ldrb	r2, [r7, #15]
 80105ea:	4611      	mov	r1, r2
 80105ec:	4618      	mov	r0, r3
 80105ee:	f7fe fbd4 	bl	800ed9a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80105f2:	687b      	ldr	r3, [r7, #4]
 80105f4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80105f8:	4618      	mov	r0, r3
 80105fa:	f7fe fb7c 	bl	800ecf6 <USBD_LL_Reset>
}
 80105fe:	bf00      	nop
 8010600:	3710      	adds	r7, #16
 8010602:	46bd      	mov	sp, r7
 8010604:	bd80      	pop	{r7, pc}

08010606 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010606:	b580      	push	{r7, lr}
 8010608:	b082      	sub	sp, #8
 801060a:	af00      	add	r7, sp, #0
 801060c:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 801060e:	687b      	ldr	r3, [r7, #4]
 8010610:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8010614:	4618      	mov	r0, r3
 8010616:	f7fe fbd0 	bl	800edba <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 801061a:	687b      	ldr	r3, [r7, #4]
 801061c:	681b      	ldr	r3, [r3, #0]
 801061e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8010622:	681b      	ldr	r3, [r3, #0]
 8010624:	687a      	ldr	r2, [r7, #4]
 8010626:	6812      	ldr	r2, [r2, #0]
 8010628:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 801062c:	f043 0301 	orr.w	r3, r3, #1
 8010630:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */
}
 8010632:	bf00      	nop
 8010634:	3708      	adds	r7, #8
 8010636:	46bd      	mov	sp, r7
 8010638:	bd80      	pop	{r7, pc}

0801063a <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801063a:	b580      	push	{r7, lr}
 801063c:	b082      	sub	sp, #8
 801063e:	af00      	add	r7, sp, #0
 8010640:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8010642:	687b      	ldr	r3, [r7, #4]
 8010644:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8010648:	4618      	mov	r0, r3
 801064a:	f7fe fbd2 	bl	800edf2 <USBD_LL_Resume>
}
 801064e:	bf00      	nop
 8010650:	3708      	adds	r7, #8
 8010652:	46bd      	mov	sp, r7
 8010654:	bd80      	pop	{r7, pc}

08010656 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010656:	b580      	push	{r7, lr}
 8010658:	b082      	sub	sp, #8
 801065a:	af00      	add	r7, sp, #0
 801065c:	6078      	str	r0, [r7, #4]
 801065e:	460b      	mov	r3, r1
 8010660:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8010662:	687b      	ldr	r3, [r7, #4]
 8010664:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8010668:	78fa      	ldrb	r2, [r7, #3]
 801066a:	4611      	mov	r1, r2
 801066c:	4618      	mov	r0, r3
 801066e:	f7fe fc2a 	bl	800eec6 <USBD_LL_IsoOUTIncomplete>
}
 8010672:	bf00      	nop
 8010674:	3708      	adds	r7, #8
 8010676:	46bd      	mov	sp, r7
 8010678:	bd80      	pop	{r7, pc}

0801067a <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801067a:	b580      	push	{r7, lr}
 801067c:	b082      	sub	sp, #8
 801067e:	af00      	add	r7, sp, #0
 8010680:	6078      	str	r0, [r7, #4]
 8010682:	460b      	mov	r3, r1
 8010684:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8010686:	687b      	ldr	r3, [r7, #4]
 8010688:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801068c:	78fa      	ldrb	r2, [r7, #3]
 801068e:	4611      	mov	r1, r2
 8010690:	4618      	mov	r0, r3
 8010692:	f7fe fbe6 	bl	800ee62 <USBD_LL_IsoINIncomplete>
}
 8010696:	bf00      	nop
 8010698:	3708      	adds	r7, #8
 801069a:	46bd      	mov	sp, r7
 801069c:	bd80      	pop	{r7, pc}

0801069e <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801069e:	b580      	push	{r7, lr}
 80106a0:	b082      	sub	sp, #8
 80106a2:	af00      	add	r7, sp, #0
 80106a4:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80106a6:	687b      	ldr	r3, [r7, #4]
 80106a8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80106ac:	4618      	mov	r0, r3
 80106ae:	f7fe fc3c 	bl	800ef2a <USBD_LL_DevConnected>
}
 80106b2:	bf00      	nop
 80106b4:	3708      	adds	r7, #8
 80106b6:	46bd      	mov	sp, r7
 80106b8:	bd80      	pop	{r7, pc}

080106ba <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80106ba:	b580      	push	{r7, lr}
 80106bc:	b082      	sub	sp, #8
 80106be:	af00      	add	r7, sp, #0
 80106c0:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80106c2:	687b      	ldr	r3, [r7, #4]
 80106c4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80106c8:	4618      	mov	r0, r3
 80106ca:	f7fe fc39 	bl	800ef40 <USBD_LL_DevDisconnected>
}
 80106ce:	bf00      	nop
 80106d0:	3708      	adds	r7, #8
 80106d2:	46bd      	mov	sp, r7
 80106d4:	bd80      	pop	{r7, pc}
	...

080106d8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80106d8:	b580      	push	{r7, lr}
 80106da:	b082      	sub	sp, #8
 80106dc:	af00      	add	r7, sp, #0
 80106de:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_HS) {
 80106e0:	687b      	ldr	r3, [r7, #4]
 80106e2:	781b      	ldrb	r3, [r3, #0]
 80106e4:	2b01      	cmp	r3, #1
 80106e6:	d140      	bne.n	801076a <USBD_LL_Init+0x92>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_HS.pData = pdev;
 80106e8:	4a22      	ldr	r2, [pc, #136]	@ (8010774 <USBD_LL_Init+0x9c>)
 80106ea:	687b      	ldr	r3, [r7, #4]
 80106ec:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_HS;
 80106f0:	687b      	ldr	r3, [r7, #4]
 80106f2:	4a20      	ldr	r2, [pc, #128]	@ (8010774 <USBD_LL_Init+0x9c>)
 80106f4:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
 80106f8:	4b1e      	ldr	r3, [pc, #120]	@ (8010774 <USBD_LL_Init+0x9c>)
 80106fa:	4a1f      	ldr	r2, [pc, #124]	@ (8010778 <USBD_LL_Init+0xa0>)
 80106fc:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints = 9;
 80106fe:	4b1d      	ldr	r3, [pc, #116]	@ (8010774 <USBD_LL_Init+0x9c>)
 8010700:	2209      	movs	r2, #9
 8010702:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_HIGH;
 8010704:	4b1b      	ldr	r3, [pc, #108]	@ (8010774 <USBD_LL_Init+0x9c>)
 8010706:	2200      	movs	r2, #0
 8010708:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 801070a:	4b1a      	ldr	r3, [pc, #104]	@ (8010774 <USBD_LL_Init+0x9c>)
 801070c:	2200      	movs	r2, #0
 801070e:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_ULPI_PHY;
 8010710:	4b18      	ldr	r3, [pc, #96]	@ (8010774 <USBD_LL_Init+0x9c>)
 8010712:	2201      	movs	r2, #1
 8010714:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_HS.Init.Sof_enable = ENABLE;
 8010716:	4b17      	ldr	r3, [pc, #92]	@ (8010774 <USBD_LL_Init+0x9c>)
 8010718:	2201      	movs	r2, #1
 801071a:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 801071c:	4b15      	ldr	r3, [pc, #84]	@ (8010774 <USBD_LL_Init+0x9c>)
 801071e:	2200      	movs	r2, #0
 8010720:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 8010722:	4b14      	ldr	r3, [pc, #80]	@ (8010774 <USBD_LL_Init+0x9c>)
 8010724:	2200      	movs	r2, #0
 8010726:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 8010728:	4b12      	ldr	r3, [pc, #72]	@ (8010774 <USBD_LL_Init+0x9c>)
 801072a:	2200      	movs	r2, #0
 801072c:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 801072e:	4b11      	ldr	r3, [pc, #68]	@ (8010774 <USBD_LL_Init+0x9c>)
 8010730:	2200      	movs	r2, #0
 8010732:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 8010734:	4b0f      	ldr	r3, [pc, #60]	@ (8010774 <USBD_LL_Init+0x9c>)
 8010736:	2200      	movs	r2, #0
 8010738:	741a      	strb	r2, [r3, #16]
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 801073a:	480e      	ldr	r0, [pc, #56]	@ (8010774 <USBD_LL_Init+0x9c>)
 801073c:	f7f5 f898 	bl	8005870 <HAL_PCD_Init>
 8010740:	4603      	mov	r3, r0
 8010742:	2b00      	cmp	r3, #0
 8010744:	d001      	beq.n	801074a <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 8010746:	f7f0 ffd8 	bl	80016fa <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_HS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_HS_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_HS, 0x200);
 801074a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 801074e:	4809      	ldr	r0, [pc, #36]	@ (8010774 <USBD_LL_Init+0x9c>)
 8010750:	f7f6 faed 	bl	8006d2e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 0, 0x80);
 8010754:	2280      	movs	r2, #128	@ 0x80
 8010756:	2100      	movs	r1, #0
 8010758:	4806      	ldr	r0, [pc, #24]	@ (8010774 <USBD_LL_Init+0x9c>)
 801075a:	f7f6 faa1 	bl	8006ca0 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 1, 0x174);
 801075e:	f44f 72ba 	mov.w	r2, #372	@ 0x174
 8010762:	2101      	movs	r1, #1
 8010764:	4803      	ldr	r0, [pc, #12]	@ (8010774 <USBD_LL_Init+0x9c>)
 8010766:	f7f6 fa9b 	bl	8006ca0 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_HS_Configuration */
  }
  return USBD_OK;
 801076a:	2300      	movs	r3, #0
}
 801076c:	4618      	mov	r0, r3
 801076e:	3708      	adds	r7, #8
 8010770:	46bd      	mov	sp, r7
 8010772:	bd80      	pop	{r7, pc}
 8010774:	24000be0 	.word	0x24000be0
 8010778:	40040000 	.word	0x40040000

0801077c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 801077c:	b580      	push	{r7, lr}
 801077e:	b084      	sub	sp, #16
 8010780:	af00      	add	r7, sp, #0
 8010782:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010784:	2300      	movs	r3, #0
 8010786:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010788:	2300      	movs	r3, #0
 801078a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 801078c:	687b      	ldr	r3, [r7, #4]
 801078e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8010792:	4618      	mov	r0, r3
 8010794:	f7f5 f978 	bl	8005a88 <HAL_PCD_Start>
 8010798:	4603      	mov	r3, r0
 801079a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801079c:	7bfb      	ldrb	r3, [r7, #15]
 801079e:	4618      	mov	r0, r3
 80107a0:	f000 f942 	bl	8010a28 <USBD_Get_USB_Status>
 80107a4:	4603      	mov	r3, r0
 80107a6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80107a8:	7bbb      	ldrb	r3, [r7, #14]
}
 80107aa:	4618      	mov	r0, r3
 80107ac:	3710      	adds	r7, #16
 80107ae:	46bd      	mov	sp, r7
 80107b0:	bd80      	pop	{r7, pc}

080107b2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80107b2:	b580      	push	{r7, lr}
 80107b4:	b084      	sub	sp, #16
 80107b6:	af00      	add	r7, sp, #0
 80107b8:	6078      	str	r0, [r7, #4]
 80107ba:	4608      	mov	r0, r1
 80107bc:	4611      	mov	r1, r2
 80107be:	461a      	mov	r2, r3
 80107c0:	4603      	mov	r3, r0
 80107c2:	70fb      	strb	r3, [r7, #3]
 80107c4:	460b      	mov	r3, r1
 80107c6:	70bb      	strb	r3, [r7, #2]
 80107c8:	4613      	mov	r3, r2
 80107ca:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80107cc:	2300      	movs	r3, #0
 80107ce:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80107d0:	2300      	movs	r3, #0
 80107d2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80107d4:	687b      	ldr	r3, [r7, #4]
 80107d6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80107da:	78bb      	ldrb	r3, [r7, #2]
 80107dc:	883a      	ldrh	r2, [r7, #0]
 80107de:	78f9      	ldrb	r1, [r7, #3]
 80107e0:	f7f5 fe79 	bl	80064d6 <HAL_PCD_EP_Open>
 80107e4:	4603      	mov	r3, r0
 80107e6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80107e8:	7bfb      	ldrb	r3, [r7, #15]
 80107ea:	4618      	mov	r0, r3
 80107ec:	f000 f91c 	bl	8010a28 <USBD_Get_USB_Status>
 80107f0:	4603      	mov	r3, r0
 80107f2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80107f4:	7bbb      	ldrb	r3, [r7, #14]
}
 80107f6:	4618      	mov	r0, r3
 80107f8:	3710      	adds	r7, #16
 80107fa:	46bd      	mov	sp, r7
 80107fc:	bd80      	pop	{r7, pc}

080107fe <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80107fe:	b580      	push	{r7, lr}
 8010800:	b084      	sub	sp, #16
 8010802:	af00      	add	r7, sp, #0
 8010804:	6078      	str	r0, [r7, #4]
 8010806:	460b      	mov	r3, r1
 8010808:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801080a:	2300      	movs	r3, #0
 801080c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801080e:	2300      	movs	r3, #0
 8010810:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8010812:	687b      	ldr	r3, [r7, #4]
 8010814:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8010818:	78fa      	ldrb	r2, [r7, #3]
 801081a:	4611      	mov	r1, r2
 801081c:	4618      	mov	r0, r3
 801081e:	f7f5 fec4 	bl	80065aa <HAL_PCD_EP_Close>
 8010822:	4603      	mov	r3, r0
 8010824:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010826:	7bfb      	ldrb	r3, [r7, #15]
 8010828:	4618      	mov	r0, r3
 801082a:	f000 f8fd 	bl	8010a28 <USBD_Get_USB_Status>
 801082e:	4603      	mov	r3, r0
 8010830:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010832:	7bbb      	ldrb	r3, [r7, #14]
}
 8010834:	4618      	mov	r0, r3
 8010836:	3710      	adds	r7, #16
 8010838:	46bd      	mov	sp, r7
 801083a:	bd80      	pop	{r7, pc}

0801083c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801083c:	b580      	push	{r7, lr}
 801083e:	b084      	sub	sp, #16
 8010840:	af00      	add	r7, sp, #0
 8010842:	6078      	str	r0, [r7, #4]
 8010844:	460b      	mov	r3, r1
 8010846:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010848:	2300      	movs	r3, #0
 801084a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801084c:	2300      	movs	r3, #0
 801084e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8010850:	687b      	ldr	r3, [r7, #4]
 8010852:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8010856:	78fa      	ldrb	r2, [r7, #3]
 8010858:	4611      	mov	r1, r2
 801085a:	4618      	mov	r0, r3
 801085c:	f7f5 ff7c 	bl	8006758 <HAL_PCD_EP_SetStall>
 8010860:	4603      	mov	r3, r0
 8010862:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010864:	7bfb      	ldrb	r3, [r7, #15]
 8010866:	4618      	mov	r0, r3
 8010868:	f000 f8de 	bl	8010a28 <USBD_Get_USB_Status>
 801086c:	4603      	mov	r3, r0
 801086e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010870:	7bbb      	ldrb	r3, [r7, #14]
}
 8010872:	4618      	mov	r0, r3
 8010874:	3710      	adds	r7, #16
 8010876:	46bd      	mov	sp, r7
 8010878:	bd80      	pop	{r7, pc}

0801087a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801087a:	b580      	push	{r7, lr}
 801087c:	b084      	sub	sp, #16
 801087e:	af00      	add	r7, sp, #0
 8010880:	6078      	str	r0, [r7, #4]
 8010882:	460b      	mov	r3, r1
 8010884:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010886:	2300      	movs	r3, #0
 8010888:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801088a:	2300      	movs	r3, #0
 801088c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 801088e:	687b      	ldr	r3, [r7, #4]
 8010890:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8010894:	78fa      	ldrb	r2, [r7, #3]
 8010896:	4611      	mov	r1, r2
 8010898:	4618      	mov	r0, r3
 801089a:	f7f5 ffc0 	bl	800681e <HAL_PCD_EP_ClrStall>
 801089e:	4603      	mov	r3, r0
 80108a0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80108a2:	7bfb      	ldrb	r3, [r7, #15]
 80108a4:	4618      	mov	r0, r3
 80108a6:	f000 f8bf 	bl	8010a28 <USBD_Get_USB_Status>
 80108aa:	4603      	mov	r3, r0
 80108ac:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80108ae:	7bbb      	ldrb	r3, [r7, #14]
}
 80108b0:	4618      	mov	r0, r3
 80108b2:	3710      	adds	r7, #16
 80108b4:	46bd      	mov	sp, r7
 80108b6:	bd80      	pop	{r7, pc}

080108b8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80108b8:	b480      	push	{r7}
 80108ba:	b085      	sub	sp, #20
 80108bc:	af00      	add	r7, sp, #0
 80108be:	6078      	str	r0, [r7, #4]
 80108c0:	460b      	mov	r3, r1
 80108c2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80108c4:	687b      	ldr	r3, [r7, #4]
 80108c6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80108ca:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80108cc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80108d0:	2b00      	cmp	r3, #0
 80108d2:	da0b      	bge.n	80108ec <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80108d4:	78fb      	ldrb	r3, [r7, #3]
 80108d6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80108da:	68f9      	ldr	r1, [r7, #12]
 80108dc:	4613      	mov	r3, r2
 80108de:	00db      	lsls	r3, r3, #3
 80108e0:	4413      	add	r3, r2
 80108e2:	009b      	lsls	r3, r3, #2
 80108e4:	440b      	add	r3, r1
 80108e6:	3316      	adds	r3, #22
 80108e8:	781b      	ldrb	r3, [r3, #0]
 80108ea:	e00b      	b.n	8010904 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80108ec:	78fb      	ldrb	r3, [r7, #3]
 80108ee:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80108f2:	68f9      	ldr	r1, [r7, #12]
 80108f4:	4613      	mov	r3, r2
 80108f6:	00db      	lsls	r3, r3, #3
 80108f8:	4413      	add	r3, r2
 80108fa:	009b      	lsls	r3, r3, #2
 80108fc:	440b      	add	r3, r1
 80108fe:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8010902:	781b      	ldrb	r3, [r3, #0]
  }
}
 8010904:	4618      	mov	r0, r3
 8010906:	3714      	adds	r7, #20
 8010908:	46bd      	mov	sp, r7
 801090a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801090e:	4770      	bx	lr

08010910 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8010910:	b580      	push	{r7, lr}
 8010912:	b084      	sub	sp, #16
 8010914:	af00      	add	r7, sp, #0
 8010916:	6078      	str	r0, [r7, #4]
 8010918:	460b      	mov	r3, r1
 801091a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801091c:	2300      	movs	r3, #0
 801091e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010920:	2300      	movs	r3, #0
 8010922:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8010924:	687b      	ldr	r3, [r7, #4]
 8010926:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801092a:	78fa      	ldrb	r2, [r7, #3]
 801092c:	4611      	mov	r1, r2
 801092e:	4618      	mov	r0, r3
 8010930:	f7f5 fdad 	bl	800648e <HAL_PCD_SetAddress>
 8010934:	4603      	mov	r3, r0
 8010936:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010938:	7bfb      	ldrb	r3, [r7, #15]
 801093a:	4618      	mov	r0, r3
 801093c:	f000 f874 	bl	8010a28 <USBD_Get_USB_Status>
 8010940:	4603      	mov	r3, r0
 8010942:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010944:	7bbb      	ldrb	r3, [r7, #14]
}
 8010946:	4618      	mov	r0, r3
 8010948:	3710      	adds	r7, #16
 801094a:	46bd      	mov	sp, r7
 801094c:	bd80      	pop	{r7, pc}

0801094e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801094e:	b580      	push	{r7, lr}
 8010950:	b086      	sub	sp, #24
 8010952:	af00      	add	r7, sp, #0
 8010954:	60f8      	str	r0, [r7, #12]
 8010956:	607a      	str	r2, [r7, #4]
 8010958:	603b      	str	r3, [r7, #0]
 801095a:	460b      	mov	r3, r1
 801095c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801095e:	2300      	movs	r3, #0
 8010960:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010962:	2300      	movs	r3, #0
 8010964:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8010966:	68fb      	ldr	r3, [r7, #12]
 8010968:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 801096c:	7af9      	ldrb	r1, [r7, #11]
 801096e:	683b      	ldr	r3, [r7, #0]
 8010970:	687a      	ldr	r2, [r7, #4]
 8010972:	f7f5 feb7 	bl	80066e4 <HAL_PCD_EP_Transmit>
 8010976:	4603      	mov	r3, r0
 8010978:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801097a:	7dfb      	ldrb	r3, [r7, #23]
 801097c:	4618      	mov	r0, r3
 801097e:	f000 f853 	bl	8010a28 <USBD_Get_USB_Status>
 8010982:	4603      	mov	r3, r0
 8010984:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8010986:	7dbb      	ldrb	r3, [r7, #22]
}
 8010988:	4618      	mov	r0, r3
 801098a:	3718      	adds	r7, #24
 801098c:	46bd      	mov	sp, r7
 801098e:	bd80      	pop	{r7, pc}

08010990 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8010990:	b580      	push	{r7, lr}
 8010992:	b086      	sub	sp, #24
 8010994:	af00      	add	r7, sp, #0
 8010996:	60f8      	str	r0, [r7, #12]
 8010998:	607a      	str	r2, [r7, #4]
 801099a:	603b      	str	r3, [r7, #0]
 801099c:	460b      	mov	r3, r1
 801099e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80109a0:	2300      	movs	r3, #0
 80109a2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80109a4:	2300      	movs	r3, #0
 80109a6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80109a8:	68fb      	ldr	r3, [r7, #12]
 80109aa:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80109ae:	7af9      	ldrb	r1, [r7, #11]
 80109b0:	683b      	ldr	r3, [r7, #0]
 80109b2:	687a      	ldr	r2, [r7, #4]
 80109b4:	f7f5 fe43 	bl	800663e <HAL_PCD_EP_Receive>
 80109b8:	4603      	mov	r3, r0
 80109ba:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80109bc:	7dfb      	ldrb	r3, [r7, #23]
 80109be:	4618      	mov	r0, r3
 80109c0:	f000 f832 	bl	8010a28 <USBD_Get_USB_Status>
 80109c4:	4603      	mov	r3, r0
 80109c6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80109c8:	7dbb      	ldrb	r3, [r7, #22]
}
 80109ca:	4618      	mov	r0, r3
 80109cc:	3718      	adds	r7, #24
 80109ce:	46bd      	mov	sp, r7
 80109d0:	bd80      	pop	{r7, pc}

080109d2 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80109d2:	b580      	push	{r7, lr}
 80109d4:	b082      	sub	sp, #8
 80109d6:	af00      	add	r7, sp, #0
 80109d8:	6078      	str	r0, [r7, #4]
 80109da:	460b      	mov	r3, r1
 80109dc:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80109de:	687b      	ldr	r3, [r7, #4]
 80109e0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80109e4:	78fa      	ldrb	r2, [r7, #3]
 80109e6:	4611      	mov	r1, r2
 80109e8:	4618      	mov	r0, r3
 80109ea:	f7f5 fe63 	bl	80066b4 <HAL_PCD_EP_GetRxCount>
 80109ee:	4603      	mov	r3, r0
}
 80109f0:	4618      	mov	r0, r3
 80109f2:	3708      	adds	r7, #8
 80109f4:	46bd      	mov	sp, r7
 80109f6:	bd80      	pop	{r7, pc}

080109f8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80109f8:	b480      	push	{r7}
 80109fa:	b083      	sub	sp, #12
 80109fc:	af00      	add	r7, sp, #0
 80109fe:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8010a00:	4b03      	ldr	r3, [pc, #12]	@ (8010a10 <USBD_static_malloc+0x18>)
}
 8010a02:	4618      	mov	r0, r3
 8010a04:	370c      	adds	r7, #12
 8010a06:	46bd      	mov	sp, r7
 8010a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a0c:	4770      	bx	lr
 8010a0e:	bf00      	nop
 8010a10:	240010c4 	.word	0x240010c4

08010a14 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8010a14:	b480      	push	{r7}
 8010a16:	b083      	sub	sp, #12
 8010a18:	af00      	add	r7, sp, #0
 8010a1a:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 8010a1c:	bf00      	nop
 8010a1e:	370c      	adds	r7, #12
 8010a20:	46bd      	mov	sp, r7
 8010a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a26:	4770      	bx	lr

08010a28 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8010a28:	b480      	push	{r7}
 8010a2a:	b085      	sub	sp, #20
 8010a2c:	af00      	add	r7, sp, #0
 8010a2e:	4603      	mov	r3, r0
 8010a30:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010a32:	2300      	movs	r3, #0
 8010a34:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8010a36:	79fb      	ldrb	r3, [r7, #7]
 8010a38:	2b03      	cmp	r3, #3
 8010a3a:	d817      	bhi.n	8010a6c <USBD_Get_USB_Status+0x44>
 8010a3c:	a201      	add	r2, pc, #4	@ (adr r2, 8010a44 <USBD_Get_USB_Status+0x1c>)
 8010a3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010a42:	bf00      	nop
 8010a44:	08010a55 	.word	0x08010a55
 8010a48:	08010a5b 	.word	0x08010a5b
 8010a4c:	08010a61 	.word	0x08010a61
 8010a50:	08010a67 	.word	0x08010a67
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8010a54:	2300      	movs	r3, #0
 8010a56:	73fb      	strb	r3, [r7, #15]
    break;
 8010a58:	e00b      	b.n	8010a72 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8010a5a:	2303      	movs	r3, #3
 8010a5c:	73fb      	strb	r3, [r7, #15]
    break;
 8010a5e:	e008      	b.n	8010a72 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8010a60:	2301      	movs	r3, #1
 8010a62:	73fb      	strb	r3, [r7, #15]
    break;
 8010a64:	e005      	b.n	8010a72 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8010a66:	2303      	movs	r3, #3
 8010a68:	73fb      	strb	r3, [r7, #15]
    break;
 8010a6a:	e002      	b.n	8010a72 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8010a6c:	2303      	movs	r3, #3
 8010a6e:	73fb      	strb	r3, [r7, #15]
    break;
 8010a70:	bf00      	nop
  }
  return usb_status;
 8010a72:	7bfb      	ldrb	r3, [r7, #15]
}
 8010a74:	4618      	mov	r0, r3
 8010a76:	3714      	adds	r7, #20
 8010a78:	46bd      	mov	sp, r7
 8010a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a7e:	4770      	bx	lr

08010a80 <_vsniprintf_r>:
 8010a80:	b530      	push	{r4, r5, lr}
 8010a82:	4614      	mov	r4, r2
 8010a84:	2c00      	cmp	r4, #0
 8010a86:	b09b      	sub	sp, #108	@ 0x6c
 8010a88:	4605      	mov	r5, r0
 8010a8a:	461a      	mov	r2, r3
 8010a8c:	da05      	bge.n	8010a9a <_vsniprintf_r+0x1a>
 8010a8e:	238b      	movs	r3, #139	@ 0x8b
 8010a90:	6003      	str	r3, [r0, #0]
 8010a92:	f04f 30ff 	mov.w	r0, #4294967295
 8010a96:	b01b      	add	sp, #108	@ 0x6c
 8010a98:	bd30      	pop	{r4, r5, pc}
 8010a9a:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8010a9e:	f8ad 300c 	strh.w	r3, [sp, #12]
 8010aa2:	f04f 0300 	mov.w	r3, #0
 8010aa6:	9319      	str	r3, [sp, #100]	@ 0x64
 8010aa8:	bf14      	ite	ne
 8010aaa:	f104 33ff 	addne.w	r3, r4, #4294967295
 8010aae:	4623      	moveq	r3, r4
 8010ab0:	9302      	str	r3, [sp, #8]
 8010ab2:	9305      	str	r3, [sp, #20]
 8010ab4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8010ab8:	9100      	str	r1, [sp, #0]
 8010aba:	9104      	str	r1, [sp, #16]
 8010abc:	f8ad 300e 	strh.w	r3, [sp, #14]
 8010ac0:	4669      	mov	r1, sp
 8010ac2:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8010ac4:	f000 f9ae 	bl	8010e24 <_svfiprintf_r>
 8010ac8:	1c43      	adds	r3, r0, #1
 8010aca:	bfbc      	itt	lt
 8010acc:	238b      	movlt	r3, #139	@ 0x8b
 8010ace:	602b      	strlt	r3, [r5, #0]
 8010ad0:	2c00      	cmp	r4, #0
 8010ad2:	d0e0      	beq.n	8010a96 <_vsniprintf_r+0x16>
 8010ad4:	9b00      	ldr	r3, [sp, #0]
 8010ad6:	2200      	movs	r2, #0
 8010ad8:	701a      	strb	r2, [r3, #0]
 8010ada:	e7dc      	b.n	8010a96 <_vsniprintf_r+0x16>

08010adc <vsniprintf>:
 8010adc:	b507      	push	{r0, r1, r2, lr}
 8010ade:	9300      	str	r3, [sp, #0]
 8010ae0:	4613      	mov	r3, r2
 8010ae2:	460a      	mov	r2, r1
 8010ae4:	4601      	mov	r1, r0
 8010ae6:	4803      	ldr	r0, [pc, #12]	@ (8010af4 <vsniprintf+0x18>)
 8010ae8:	6800      	ldr	r0, [r0, #0]
 8010aea:	f7ff ffc9 	bl	8010a80 <_vsniprintf_r>
 8010aee:	b003      	add	sp, #12
 8010af0:	f85d fb04 	ldr.w	pc, [sp], #4
 8010af4:	2400010c 	.word	0x2400010c

08010af8 <memset>:
 8010af8:	4402      	add	r2, r0
 8010afa:	4603      	mov	r3, r0
 8010afc:	4293      	cmp	r3, r2
 8010afe:	d100      	bne.n	8010b02 <memset+0xa>
 8010b00:	4770      	bx	lr
 8010b02:	f803 1b01 	strb.w	r1, [r3], #1
 8010b06:	e7f9      	b.n	8010afc <memset+0x4>

08010b08 <__errno>:
 8010b08:	4b01      	ldr	r3, [pc, #4]	@ (8010b10 <__errno+0x8>)
 8010b0a:	6818      	ldr	r0, [r3, #0]
 8010b0c:	4770      	bx	lr
 8010b0e:	bf00      	nop
 8010b10:	2400010c 	.word	0x2400010c

08010b14 <__libc_init_array>:
 8010b14:	b570      	push	{r4, r5, r6, lr}
 8010b16:	4d0d      	ldr	r5, [pc, #52]	@ (8010b4c <__libc_init_array+0x38>)
 8010b18:	4c0d      	ldr	r4, [pc, #52]	@ (8010b50 <__libc_init_array+0x3c>)
 8010b1a:	1b64      	subs	r4, r4, r5
 8010b1c:	10a4      	asrs	r4, r4, #2
 8010b1e:	2600      	movs	r6, #0
 8010b20:	42a6      	cmp	r6, r4
 8010b22:	d109      	bne.n	8010b38 <__libc_init_array+0x24>
 8010b24:	4d0b      	ldr	r5, [pc, #44]	@ (8010b54 <__libc_init_array+0x40>)
 8010b26:	4c0c      	ldr	r4, [pc, #48]	@ (8010b58 <__libc_init_array+0x44>)
 8010b28:	f000 fc64 	bl	80113f4 <_init>
 8010b2c:	1b64      	subs	r4, r4, r5
 8010b2e:	10a4      	asrs	r4, r4, #2
 8010b30:	2600      	movs	r6, #0
 8010b32:	42a6      	cmp	r6, r4
 8010b34:	d105      	bne.n	8010b42 <__libc_init_array+0x2e>
 8010b36:	bd70      	pop	{r4, r5, r6, pc}
 8010b38:	f855 3b04 	ldr.w	r3, [r5], #4
 8010b3c:	4798      	blx	r3
 8010b3e:	3601      	adds	r6, #1
 8010b40:	e7ee      	b.n	8010b20 <__libc_init_array+0xc>
 8010b42:	f855 3b04 	ldr.w	r3, [r5], #4
 8010b46:	4798      	blx	r3
 8010b48:	3601      	adds	r6, #1
 8010b4a:	e7f2      	b.n	8010b32 <__libc_init_array+0x1e>
 8010b4c:	08011554 	.word	0x08011554
 8010b50:	08011554 	.word	0x08011554
 8010b54:	08011554 	.word	0x08011554
 8010b58:	08011558 	.word	0x08011558

08010b5c <__retarget_lock_acquire_recursive>:
 8010b5c:	4770      	bx	lr

08010b5e <__retarget_lock_release_recursive>:
 8010b5e:	4770      	bx	lr

08010b60 <memcpy>:
 8010b60:	440a      	add	r2, r1
 8010b62:	4291      	cmp	r1, r2
 8010b64:	f100 33ff 	add.w	r3, r0, #4294967295
 8010b68:	d100      	bne.n	8010b6c <memcpy+0xc>
 8010b6a:	4770      	bx	lr
 8010b6c:	b510      	push	{r4, lr}
 8010b6e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010b72:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010b76:	4291      	cmp	r1, r2
 8010b78:	d1f9      	bne.n	8010b6e <memcpy+0xe>
 8010b7a:	bd10      	pop	{r4, pc}

08010b7c <_free_r>:
 8010b7c:	b538      	push	{r3, r4, r5, lr}
 8010b7e:	4605      	mov	r5, r0
 8010b80:	2900      	cmp	r1, #0
 8010b82:	d041      	beq.n	8010c08 <_free_r+0x8c>
 8010b84:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010b88:	1f0c      	subs	r4, r1, #4
 8010b8a:	2b00      	cmp	r3, #0
 8010b8c:	bfb8      	it	lt
 8010b8e:	18e4      	addlt	r4, r4, r3
 8010b90:	f000 f8e0 	bl	8010d54 <__malloc_lock>
 8010b94:	4a1d      	ldr	r2, [pc, #116]	@ (8010c0c <_free_r+0x90>)
 8010b96:	6813      	ldr	r3, [r2, #0]
 8010b98:	b933      	cbnz	r3, 8010ba8 <_free_r+0x2c>
 8010b9a:	6063      	str	r3, [r4, #4]
 8010b9c:	6014      	str	r4, [r2, #0]
 8010b9e:	4628      	mov	r0, r5
 8010ba0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010ba4:	f000 b8dc 	b.w	8010d60 <__malloc_unlock>
 8010ba8:	42a3      	cmp	r3, r4
 8010baa:	d908      	bls.n	8010bbe <_free_r+0x42>
 8010bac:	6820      	ldr	r0, [r4, #0]
 8010bae:	1821      	adds	r1, r4, r0
 8010bb0:	428b      	cmp	r3, r1
 8010bb2:	bf01      	itttt	eq
 8010bb4:	6819      	ldreq	r1, [r3, #0]
 8010bb6:	685b      	ldreq	r3, [r3, #4]
 8010bb8:	1809      	addeq	r1, r1, r0
 8010bba:	6021      	streq	r1, [r4, #0]
 8010bbc:	e7ed      	b.n	8010b9a <_free_r+0x1e>
 8010bbe:	461a      	mov	r2, r3
 8010bc0:	685b      	ldr	r3, [r3, #4]
 8010bc2:	b10b      	cbz	r3, 8010bc8 <_free_r+0x4c>
 8010bc4:	42a3      	cmp	r3, r4
 8010bc6:	d9fa      	bls.n	8010bbe <_free_r+0x42>
 8010bc8:	6811      	ldr	r1, [r2, #0]
 8010bca:	1850      	adds	r0, r2, r1
 8010bcc:	42a0      	cmp	r0, r4
 8010bce:	d10b      	bne.n	8010be8 <_free_r+0x6c>
 8010bd0:	6820      	ldr	r0, [r4, #0]
 8010bd2:	4401      	add	r1, r0
 8010bd4:	1850      	adds	r0, r2, r1
 8010bd6:	4283      	cmp	r3, r0
 8010bd8:	6011      	str	r1, [r2, #0]
 8010bda:	d1e0      	bne.n	8010b9e <_free_r+0x22>
 8010bdc:	6818      	ldr	r0, [r3, #0]
 8010bde:	685b      	ldr	r3, [r3, #4]
 8010be0:	6053      	str	r3, [r2, #4]
 8010be2:	4408      	add	r0, r1
 8010be4:	6010      	str	r0, [r2, #0]
 8010be6:	e7da      	b.n	8010b9e <_free_r+0x22>
 8010be8:	d902      	bls.n	8010bf0 <_free_r+0x74>
 8010bea:	230c      	movs	r3, #12
 8010bec:	602b      	str	r3, [r5, #0]
 8010bee:	e7d6      	b.n	8010b9e <_free_r+0x22>
 8010bf0:	6820      	ldr	r0, [r4, #0]
 8010bf2:	1821      	adds	r1, r4, r0
 8010bf4:	428b      	cmp	r3, r1
 8010bf6:	bf04      	itt	eq
 8010bf8:	6819      	ldreq	r1, [r3, #0]
 8010bfa:	685b      	ldreq	r3, [r3, #4]
 8010bfc:	6063      	str	r3, [r4, #4]
 8010bfe:	bf04      	itt	eq
 8010c00:	1809      	addeq	r1, r1, r0
 8010c02:	6021      	streq	r1, [r4, #0]
 8010c04:	6054      	str	r4, [r2, #4]
 8010c06:	e7ca      	b.n	8010b9e <_free_r+0x22>
 8010c08:	bd38      	pop	{r3, r4, r5, pc}
 8010c0a:	bf00      	nop
 8010c0c:	24001428 	.word	0x24001428

08010c10 <sbrk_aligned>:
 8010c10:	b570      	push	{r4, r5, r6, lr}
 8010c12:	4e0f      	ldr	r6, [pc, #60]	@ (8010c50 <sbrk_aligned+0x40>)
 8010c14:	460c      	mov	r4, r1
 8010c16:	6831      	ldr	r1, [r6, #0]
 8010c18:	4605      	mov	r5, r0
 8010c1a:	b911      	cbnz	r1, 8010c22 <sbrk_aligned+0x12>
 8010c1c:	f000 fba4 	bl	8011368 <_sbrk_r>
 8010c20:	6030      	str	r0, [r6, #0]
 8010c22:	4621      	mov	r1, r4
 8010c24:	4628      	mov	r0, r5
 8010c26:	f000 fb9f 	bl	8011368 <_sbrk_r>
 8010c2a:	1c43      	adds	r3, r0, #1
 8010c2c:	d103      	bne.n	8010c36 <sbrk_aligned+0x26>
 8010c2e:	f04f 34ff 	mov.w	r4, #4294967295
 8010c32:	4620      	mov	r0, r4
 8010c34:	bd70      	pop	{r4, r5, r6, pc}
 8010c36:	1cc4      	adds	r4, r0, #3
 8010c38:	f024 0403 	bic.w	r4, r4, #3
 8010c3c:	42a0      	cmp	r0, r4
 8010c3e:	d0f8      	beq.n	8010c32 <sbrk_aligned+0x22>
 8010c40:	1a21      	subs	r1, r4, r0
 8010c42:	4628      	mov	r0, r5
 8010c44:	f000 fb90 	bl	8011368 <_sbrk_r>
 8010c48:	3001      	adds	r0, #1
 8010c4a:	d1f2      	bne.n	8010c32 <sbrk_aligned+0x22>
 8010c4c:	e7ef      	b.n	8010c2e <sbrk_aligned+0x1e>
 8010c4e:	bf00      	nop
 8010c50:	24001424 	.word	0x24001424

08010c54 <_malloc_r>:
 8010c54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010c58:	1ccd      	adds	r5, r1, #3
 8010c5a:	f025 0503 	bic.w	r5, r5, #3
 8010c5e:	3508      	adds	r5, #8
 8010c60:	2d0c      	cmp	r5, #12
 8010c62:	bf38      	it	cc
 8010c64:	250c      	movcc	r5, #12
 8010c66:	2d00      	cmp	r5, #0
 8010c68:	4606      	mov	r6, r0
 8010c6a:	db01      	blt.n	8010c70 <_malloc_r+0x1c>
 8010c6c:	42a9      	cmp	r1, r5
 8010c6e:	d904      	bls.n	8010c7a <_malloc_r+0x26>
 8010c70:	230c      	movs	r3, #12
 8010c72:	6033      	str	r3, [r6, #0]
 8010c74:	2000      	movs	r0, #0
 8010c76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010c7a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8010d50 <_malloc_r+0xfc>
 8010c7e:	f000 f869 	bl	8010d54 <__malloc_lock>
 8010c82:	f8d8 3000 	ldr.w	r3, [r8]
 8010c86:	461c      	mov	r4, r3
 8010c88:	bb44      	cbnz	r4, 8010cdc <_malloc_r+0x88>
 8010c8a:	4629      	mov	r1, r5
 8010c8c:	4630      	mov	r0, r6
 8010c8e:	f7ff ffbf 	bl	8010c10 <sbrk_aligned>
 8010c92:	1c43      	adds	r3, r0, #1
 8010c94:	4604      	mov	r4, r0
 8010c96:	d158      	bne.n	8010d4a <_malloc_r+0xf6>
 8010c98:	f8d8 4000 	ldr.w	r4, [r8]
 8010c9c:	4627      	mov	r7, r4
 8010c9e:	2f00      	cmp	r7, #0
 8010ca0:	d143      	bne.n	8010d2a <_malloc_r+0xd6>
 8010ca2:	2c00      	cmp	r4, #0
 8010ca4:	d04b      	beq.n	8010d3e <_malloc_r+0xea>
 8010ca6:	6823      	ldr	r3, [r4, #0]
 8010ca8:	4639      	mov	r1, r7
 8010caa:	4630      	mov	r0, r6
 8010cac:	eb04 0903 	add.w	r9, r4, r3
 8010cb0:	f000 fb5a 	bl	8011368 <_sbrk_r>
 8010cb4:	4581      	cmp	r9, r0
 8010cb6:	d142      	bne.n	8010d3e <_malloc_r+0xea>
 8010cb8:	6821      	ldr	r1, [r4, #0]
 8010cba:	1a6d      	subs	r5, r5, r1
 8010cbc:	4629      	mov	r1, r5
 8010cbe:	4630      	mov	r0, r6
 8010cc0:	f7ff ffa6 	bl	8010c10 <sbrk_aligned>
 8010cc4:	3001      	adds	r0, #1
 8010cc6:	d03a      	beq.n	8010d3e <_malloc_r+0xea>
 8010cc8:	6823      	ldr	r3, [r4, #0]
 8010cca:	442b      	add	r3, r5
 8010ccc:	6023      	str	r3, [r4, #0]
 8010cce:	f8d8 3000 	ldr.w	r3, [r8]
 8010cd2:	685a      	ldr	r2, [r3, #4]
 8010cd4:	bb62      	cbnz	r2, 8010d30 <_malloc_r+0xdc>
 8010cd6:	f8c8 7000 	str.w	r7, [r8]
 8010cda:	e00f      	b.n	8010cfc <_malloc_r+0xa8>
 8010cdc:	6822      	ldr	r2, [r4, #0]
 8010cde:	1b52      	subs	r2, r2, r5
 8010ce0:	d420      	bmi.n	8010d24 <_malloc_r+0xd0>
 8010ce2:	2a0b      	cmp	r2, #11
 8010ce4:	d917      	bls.n	8010d16 <_malloc_r+0xc2>
 8010ce6:	1961      	adds	r1, r4, r5
 8010ce8:	42a3      	cmp	r3, r4
 8010cea:	6025      	str	r5, [r4, #0]
 8010cec:	bf18      	it	ne
 8010cee:	6059      	strne	r1, [r3, #4]
 8010cf0:	6863      	ldr	r3, [r4, #4]
 8010cf2:	bf08      	it	eq
 8010cf4:	f8c8 1000 	streq.w	r1, [r8]
 8010cf8:	5162      	str	r2, [r4, r5]
 8010cfa:	604b      	str	r3, [r1, #4]
 8010cfc:	4630      	mov	r0, r6
 8010cfe:	f000 f82f 	bl	8010d60 <__malloc_unlock>
 8010d02:	f104 000b 	add.w	r0, r4, #11
 8010d06:	1d23      	adds	r3, r4, #4
 8010d08:	f020 0007 	bic.w	r0, r0, #7
 8010d0c:	1ac2      	subs	r2, r0, r3
 8010d0e:	bf1c      	itt	ne
 8010d10:	1a1b      	subne	r3, r3, r0
 8010d12:	50a3      	strne	r3, [r4, r2]
 8010d14:	e7af      	b.n	8010c76 <_malloc_r+0x22>
 8010d16:	6862      	ldr	r2, [r4, #4]
 8010d18:	42a3      	cmp	r3, r4
 8010d1a:	bf0c      	ite	eq
 8010d1c:	f8c8 2000 	streq.w	r2, [r8]
 8010d20:	605a      	strne	r2, [r3, #4]
 8010d22:	e7eb      	b.n	8010cfc <_malloc_r+0xa8>
 8010d24:	4623      	mov	r3, r4
 8010d26:	6864      	ldr	r4, [r4, #4]
 8010d28:	e7ae      	b.n	8010c88 <_malloc_r+0x34>
 8010d2a:	463c      	mov	r4, r7
 8010d2c:	687f      	ldr	r7, [r7, #4]
 8010d2e:	e7b6      	b.n	8010c9e <_malloc_r+0x4a>
 8010d30:	461a      	mov	r2, r3
 8010d32:	685b      	ldr	r3, [r3, #4]
 8010d34:	42a3      	cmp	r3, r4
 8010d36:	d1fb      	bne.n	8010d30 <_malloc_r+0xdc>
 8010d38:	2300      	movs	r3, #0
 8010d3a:	6053      	str	r3, [r2, #4]
 8010d3c:	e7de      	b.n	8010cfc <_malloc_r+0xa8>
 8010d3e:	230c      	movs	r3, #12
 8010d40:	6033      	str	r3, [r6, #0]
 8010d42:	4630      	mov	r0, r6
 8010d44:	f000 f80c 	bl	8010d60 <__malloc_unlock>
 8010d48:	e794      	b.n	8010c74 <_malloc_r+0x20>
 8010d4a:	6005      	str	r5, [r0, #0]
 8010d4c:	e7d6      	b.n	8010cfc <_malloc_r+0xa8>
 8010d4e:	bf00      	nop
 8010d50:	24001428 	.word	0x24001428

08010d54 <__malloc_lock>:
 8010d54:	4801      	ldr	r0, [pc, #4]	@ (8010d5c <__malloc_lock+0x8>)
 8010d56:	f7ff bf01 	b.w	8010b5c <__retarget_lock_acquire_recursive>
 8010d5a:	bf00      	nop
 8010d5c:	24001420 	.word	0x24001420

08010d60 <__malloc_unlock>:
 8010d60:	4801      	ldr	r0, [pc, #4]	@ (8010d68 <__malloc_unlock+0x8>)
 8010d62:	f7ff befc 	b.w	8010b5e <__retarget_lock_release_recursive>
 8010d66:	bf00      	nop
 8010d68:	24001420 	.word	0x24001420

08010d6c <__ssputs_r>:
 8010d6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010d70:	688e      	ldr	r6, [r1, #8]
 8010d72:	461f      	mov	r7, r3
 8010d74:	42be      	cmp	r6, r7
 8010d76:	680b      	ldr	r3, [r1, #0]
 8010d78:	4682      	mov	sl, r0
 8010d7a:	460c      	mov	r4, r1
 8010d7c:	4690      	mov	r8, r2
 8010d7e:	d82d      	bhi.n	8010ddc <__ssputs_r+0x70>
 8010d80:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010d84:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8010d88:	d026      	beq.n	8010dd8 <__ssputs_r+0x6c>
 8010d8a:	6965      	ldr	r5, [r4, #20]
 8010d8c:	6909      	ldr	r1, [r1, #16]
 8010d8e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010d92:	eba3 0901 	sub.w	r9, r3, r1
 8010d96:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8010d9a:	1c7b      	adds	r3, r7, #1
 8010d9c:	444b      	add	r3, r9
 8010d9e:	106d      	asrs	r5, r5, #1
 8010da0:	429d      	cmp	r5, r3
 8010da2:	bf38      	it	cc
 8010da4:	461d      	movcc	r5, r3
 8010da6:	0553      	lsls	r3, r2, #21
 8010da8:	d527      	bpl.n	8010dfa <__ssputs_r+0x8e>
 8010daa:	4629      	mov	r1, r5
 8010dac:	f7ff ff52 	bl	8010c54 <_malloc_r>
 8010db0:	4606      	mov	r6, r0
 8010db2:	b360      	cbz	r0, 8010e0e <__ssputs_r+0xa2>
 8010db4:	6921      	ldr	r1, [r4, #16]
 8010db6:	464a      	mov	r2, r9
 8010db8:	f7ff fed2 	bl	8010b60 <memcpy>
 8010dbc:	89a3      	ldrh	r3, [r4, #12]
 8010dbe:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8010dc2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010dc6:	81a3      	strh	r3, [r4, #12]
 8010dc8:	6126      	str	r6, [r4, #16]
 8010dca:	6165      	str	r5, [r4, #20]
 8010dcc:	444e      	add	r6, r9
 8010dce:	eba5 0509 	sub.w	r5, r5, r9
 8010dd2:	6026      	str	r6, [r4, #0]
 8010dd4:	60a5      	str	r5, [r4, #8]
 8010dd6:	463e      	mov	r6, r7
 8010dd8:	42be      	cmp	r6, r7
 8010dda:	d900      	bls.n	8010dde <__ssputs_r+0x72>
 8010ddc:	463e      	mov	r6, r7
 8010dde:	6820      	ldr	r0, [r4, #0]
 8010de0:	4632      	mov	r2, r6
 8010de2:	4641      	mov	r1, r8
 8010de4:	f000 faa6 	bl	8011334 <memmove>
 8010de8:	68a3      	ldr	r3, [r4, #8]
 8010dea:	1b9b      	subs	r3, r3, r6
 8010dec:	60a3      	str	r3, [r4, #8]
 8010dee:	6823      	ldr	r3, [r4, #0]
 8010df0:	4433      	add	r3, r6
 8010df2:	6023      	str	r3, [r4, #0]
 8010df4:	2000      	movs	r0, #0
 8010df6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010dfa:	462a      	mov	r2, r5
 8010dfc:	f000 fac4 	bl	8011388 <_realloc_r>
 8010e00:	4606      	mov	r6, r0
 8010e02:	2800      	cmp	r0, #0
 8010e04:	d1e0      	bne.n	8010dc8 <__ssputs_r+0x5c>
 8010e06:	6921      	ldr	r1, [r4, #16]
 8010e08:	4650      	mov	r0, sl
 8010e0a:	f7ff feb7 	bl	8010b7c <_free_r>
 8010e0e:	230c      	movs	r3, #12
 8010e10:	f8ca 3000 	str.w	r3, [sl]
 8010e14:	89a3      	ldrh	r3, [r4, #12]
 8010e16:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010e1a:	81a3      	strh	r3, [r4, #12]
 8010e1c:	f04f 30ff 	mov.w	r0, #4294967295
 8010e20:	e7e9      	b.n	8010df6 <__ssputs_r+0x8a>
	...

08010e24 <_svfiprintf_r>:
 8010e24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010e28:	4698      	mov	r8, r3
 8010e2a:	898b      	ldrh	r3, [r1, #12]
 8010e2c:	061b      	lsls	r3, r3, #24
 8010e2e:	b09d      	sub	sp, #116	@ 0x74
 8010e30:	4607      	mov	r7, r0
 8010e32:	460d      	mov	r5, r1
 8010e34:	4614      	mov	r4, r2
 8010e36:	d510      	bpl.n	8010e5a <_svfiprintf_r+0x36>
 8010e38:	690b      	ldr	r3, [r1, #16]
 8010e3a:	b973      	cbnz	r3, 8010e5a <_svfiprintf_r+0x36>
 8010e3c:	2140      	movs	r1, #64	@ 0x40
 8010e3e:	f7ff ff09 	bl	8010c54 <_malloc_r>
 8010e42:	6028      	str	r0, [r5, #0]
 8010e44:	6128      	str	r0, [r5, #16]
 8010e46:	b930      	cbnz	r0, 8010e56 <_svfiprintf_r+0x32>
 8010e48:	230c      	movs	r3, #12
 8010e4a:	603b      	str	r3, [r7, #0]
 8010e4c:	f04f 30ff 	mov.w	r0, #4294967295
 8010e50:	b01d      	add	sp, #116	@ 0x74
 8010e52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010e56:	2340      	movs	r3, #64	@ 0x40
 8010e58:	616b      	str	r3, [r5, #20]
 8010e5a:	2300      	movs	r3, #0
 8010e5c:	9309      	str	r3, [sp, #36]	@ 0x24
 8010e5e:	2320      	movs	r3, #32
 8010e60:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010e64:	f8cd 800c 	str.w	r8, [sp, #12]
 8010e68:	2330      	movs	r3, #48	@ 0x30
 8010e6a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8011008 <_svfiprintf_r+0x1e4>
 8010e6e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010e72:	f04f 0901 	mov.w	r9, #1
 8010e76:	4623      	mov	r3, r4
 8010e78:	469a      	mov	sl, r3
 8010e7a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010e7e:	b10a      	cbz	r2, 8010e84 <_svfiprintf_r+0x60>
 8010e80:	2a25      	cmp	r2, #37	@ 0x25
 8010e82:	d1f9      	bne.n	8010e78 <_svfiprintf_r+0x54>
 8010e84:	ebba 0b04 	subs.w	fp, sl, r4
 8010e88:	d00b      	beq.n	8010ea2 <_svfiprintf_r+0x7e>
 8010e8a:	465b      	mov	r3, fp
 8010e8c:	4622      	mov	r2, r4
 8010e8e:	4629      	mov	r1, r5
 8010e90:	4638      	mov	r0, r7
 8010e92:	f7ff ff6b 	bl	8010d6c <__ssputs_r>
 8010e96:	3001      	adds	r0, #1
 8010e98:	f000 80a7 	beq.w	8010fea <_svfiprintf_r+0x1c6>
 8010e9c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010e9e:	445a      	add	r2, fp
 8010ea0:	9209      	str	r2, [sp, #36]	@ 0x24
 8010ea2:	f89a 3000 	ldrb.w	r3, [sl]
 8010ea6:	2b00      	cmp	r3, #0
 8010ea8:	f000 809f 	beq.w	8010fea <_svfiprintf_r+0x1c6>
 8010eac:	2300      	movs	r3, #0
 8010eae:	f04f 32ff 	mov.w	r2, #4294967295
 8010eb2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010eb6:	f10a 0a01 	add.w	sl, sl, #1
 8010eba:	9304      	str	r3, [sp, #16]
 8010ebc:	9307      	str	r3, [sp, #28]
 8010ebe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010ec2:	931a      	str	r3, [sp, #104]	@ 0x68
 8010ec4:	4654      	mov	r4, sl
 8010ec6:	2205      	movs	r2, #5
 8010ec8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010ecc:	484e      	ldr	r0, [pc, #312]	@ (8011008 <_svfiprintf_r+0x1e4>)
 8010ece:	f7ef fa1f 	bl	8000310 <memchr>
 8010ed2:	9a04      	ldr	r2, [sp, #16]
 8010ed4:	b9d8      	cbnz	r0, 8010f0e <_svfiprintf_r+0xea>
 8010ed6:	06d0      	lsls	r0, r2, #27
 8010ed8:	bf44      	itt	mi
 8010eda:	2320      	movmi	r3, #32
 8010edc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010ee0:	0711      	lsls	r1, r2, #28
 8010ee2:	bf44      	itt	mi
 8010ee4:	232b      	movmi	r3, #43	@ 0x2b
 8010ee6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010eea:	f89a 3000 	ldrb.w	r3, [sl]
 8010eee:	2b2a      	cmp	r3, #42	@ 0x2a
 8010ef0:	d015      	beq.n	8010f1e <_svfiprintf_r+0xfa>
 8010ef2:	9a07      	ldr	r2, [sp, #28]
 8010ef4:	4654      	mov	r4, sl
 8010ef6:	2000      	movs	r0, #0
 8010ef8:	f04f 0c0a 	mov.w	ip, #10
 8010efc:	4621      	mov	r1, r4
 8010efe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010f02:	3b30      	subs	r3, #48	@ 0x30
 8010f04:	2b09      	cmp	r3, #9
 8010f06:	d94b      	bls.n	8010fa0 <_svfiprintf_r+0x17c>
 8010f08:	b1b0      	cbz	r0, 8010f38 <_svfiprintf_r+0x114>
 8010f0a:	9207      	str	r2, [sp, #28]
 8010f0c:	e014      	b.n	8010f38 <_svfiprintf_r+0x114>
 8010f0e:	eba0 0308 	sub.w	r3, r0, r8
 8010f12:	fa09 f303 	lsl.w	r3, r9, r3
 8010f16:	4313      	orrs	r3, r2
 8010f18:	9304      	str	r3, [sp, #16]
 8010f1a:	46a2      	mov	sl, r4
 8010f1c:	e7d2      	b.n	8010ec4 <_svfiprintf_r+0xa0>
 8010f1e:	9b03      	ldr	r3, [sp, #12]
 8010f20:	1d19      	adds	r1, r3, #4
 8010f22:	681b      	ldr	r3, [r3, #0]
 8010f24:	9103      	str	r1, [sp, #12]
 8010f26:	2b00      	cmp	r3, #0
 8010f28:	bfbb      	ittet	lt
 8010f2a:	425b      	neglt	r3, r3
 8010f2c:	f042 0202 	orrlt.w	r2, r2, #2
 8010f30:	9307      	strge	r3, [sp, #28]
 8010f32:	9307      	strlt	r3, [sp, #28]
 8010f34:	bfb8      	it	lt
 8010f36:	9204      	strlt	r2, [sp, #16]
 8010f38:	7823      	ldrb	r3, [r4, #0]
 8010f3a:	2b2e      	cmp	r3, #46	@ 0x2e
 8010f3c:	d10a      	bne.n	8010f54 <_svfiprintf_r+0x130>
 8010f3e:	7863      	ldrb	r3, [r4, #1]
 8010f40:	2b2a      	cmp	r3, #42	@ 0x2a
 8010f42:	d132      	bne.n	8010faa <_svfiprintf_r+0x186>
 8010f44:	9b03      	ldr	r3, [sp, #12]
 8010f46:	1d1a      	adds	r2, r3, #4
 8010f48:	681b      	ldr	r3, [r3, #0]
 8010f4a:	9203      	str	r2, [sp, #12]
 8010f4c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010f50:	3402      	adds	r4, #2
 8010f52:	9305      	str	r3, [sp, #20]
 8010f54:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8011018 <_svfiprintf_r+0x1f4>
 8010f58:	7821      	ldrb	r1, [r4, #0]
 8010f5a:	2203      	movs	r2, #3
 8010f5c:	4650      	mov	r0, sl
 8010f5e:	f7ef f9d7 	bl	8000310 <memchr>
 8010f62:	b138      	cbz	r0, 8010f74 <_svfiprintf_r+0x150>
 8010f64:	9b04      	ldr	r3, [sp, #16]
 8010f66:	eba0 000a 	sub.w	r0, r0, sl
 8010f6a:	2240      	movs	r2, #64	@ 0x40
 8010f6c:	4082      	lsls	r2, r0
 8010f6e:	4313      	orrs	r3, r2
 8010f70:	3401      	adds	r4, #1
 8010f72:	9304      	str	r3, [sp, #16]
 8010f74:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010f78:	4824      	ldr	r0, [pc, #144]	@ (801100c <_svfiprintf_r+0x1e8>)
 8010f7a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010f7e:	2206      	movs	r2, #6
 8010f80:	f7ef f9c6 	bl	8000310 <memchr>
 8010f84:	2800      	cmp	r0, #0
 8010f86:	d036      	beq.n	8010ff6 <_svfiprintf_r+0x1d2>
 8010f88:	4b21      	ldr	r3, [pc, #132]	@ (8011010 <_svfiprintf_r+0x1ec>)
 8010f8a:	bb1b      	cbnz	r3, 8010fd4 <_svfiprintf_r+0x1b0>
 8010f8c:	9b03      	ldr	r3, [sp, #12]
 8010f8e:	3307      	adds	r3, #7
 8010f90:	f023 0307 	bic.w	r3, r3, #7
 8010f94:	3308      	adds	r3, #8
 8010f96:	9303      	str	r3, [sp, #12]
 8010f98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010f9a:	4433      	add	r3, r6
 8010f9c:	9309      	str	r3, [sp, #36]	@ 0x24
 8010f9e:	e76a      	b.n	8010e76 <_svfiprintf_r+0x52>
 8010fa0:	fb0c 3202 	mla	r2, ip, r2, r3
 8010fa4:	460c      	mov	r4, r1
 8010fa6:	2001      	movs	r0, #1
 8010fa8:	e7a8      	b.n	8010efc <_svfiprintf_r+0xd8>
 8010faa:	2300      	movs	r3, #0
 8010fac:	3401      	adds	r4, #1
 8010fae:	9305      	str	r3, [sp, #20]
 8010fb0:	4619      	mov	r1, r3
 8010fb2:	f04f 0c0a 	mov.w	ip, #10
 8010fb6:	4620      	mov	r0, r4
 8010fb8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010fbc:	3a30      	subs	r2, #48	@ 0x30
 8010fbe:	2a09      	cmp	r2, #9
 8010fc0:	d903      	bls.n	8010fca <_svfiprintf_r+0x1a6>
 8010fc2:	2b00      	cmp	r3, #0
 8010fc4:	d0c6      	beq.n	8010f54 <_svfiprintf_r+0x130>
 8010fc6:	9105      	str	r1, [sp, #20]
 8010fc8:	e7c4      	b.n	8010f54 <_svfiprintf_r+0x130>
 8010fca:	fb0c 2101 	mla	r1, ip, r1, r2
 8010fce:	4604      	mov	r4, r0
 8010fd0:	2301      	movs	r3, #1
 8010fd2:	e7f0      	b.n	8010fb6 <_svfiprintf_r+0x192>
 8010fd4:	ab03      	add	r3, sp, #12
 8010fd6:	9300      	str	r3, [sp, #0]
 8010fd8:	462a      	mov	r2, r5
 8010fda:	4b0e      	ldr	r3, [pc, #56]	@ (8011014 <_svfiprintf_r+0x1f0>)
 8010fdc:	a904      	add	r1, sp, #16
 8010fde:	4638      	mov	r0, r7
 8010fe0:	f3af 8000 	nop.w
 8010fe4:	1c42      	adds	r2, r0, #1
 8010fe6:	4606      	mov	r6, r0
 8010fe8:	d1d6      	bne.n	8010f98 <_svfiprintf_r+0x174>
 8010fea:	89ab      	ldrh	r3, [r5, #12]
 8010fec:	065b      	lsls	r3, r3, #25
 8010fee:	f53f af2d 	bmi.w	8010e4c <_svfiprintf_r+0x28>
 8010ff2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010ff4:	e72c      	b.n	8010e50 <_svfiprintf_r+0x2c>
 8010ff6:	ab03      	add	r3, sp, #12
 8010ff8:	9300      	str	r3, [sp, #0]
 8010ffa:	462a      	mov	r2, r5
 8010ffc:	4b05      	ldr	r3, [pc, #20]	@ (8011014 <_svfiprintf_r+0x1f0>)
 8010ffe:	a904      	add	r1, sp, #16
 8011000:	4638      	mov	r0, r7
 8011002:	f000 f879 	bl	80110f8 <_printf_i>
 8011006:	e7ed      	b.n	8010fe4 <_svfiprintf_r+0x1c0>
 8011008:	08011518 	.word	0x08011518
 801100c:	08011522 	.word	0x08011522
 8011010:	00000000 	.word	0x00000000
 8011014:	08010d6d 	.word	0x08010d6d
 8011018:	0801151e 	.word	0x0801151e

0801101c <_printf_common>:
 801101c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011020:	4616      	mov	r6, r2
 8011022:	4698      	mov	r8, r3
 8011024:	688a      	ldr	r2, [r1, #8]
 8011026:	690b      	ldr	r3, [r1, #16]
 8011028:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801102c:	4293      	cmp	r3, r2
 801102e:	bfb8      	it	lt
 8011030:	4613      	movlt	r3, r2
 8011032:	6033      	str	r3, [r6, #0]
 8011034:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8011038:	4607      	mov	r7, r0
 801103a:	460c      	mov	r4, r1
 801103c:	b10a      	cbz	r2, 8011042 <_printf_common+0x26>
 801103e:	3301      	adds	r3, #1
 8011040:	6033      	str	r3, [r6, #0]
 8011042:	6823      	ldr	r3, [r4, #0]
 8011044:	0699      	lsls	r1, r3, #26
 8011046:	bf42      	ittt	mi
 8011048:	6833      	ldrmi	r3, [r6, #0]
 801104a:	3302      	addmi	r3, #2
 801104c:	6033      	strmi	r3, [r6, #0]
 801104e:	6825      	ldr	r5, [r4, #0]
 8011050:	f015 0506 	ands.w	r5, r5, #6
 8011054:	d106      	bne.n	8011064 <_printf_common+0x48>
 8011056:	f104 0a19 	add.w	sl, r4, #25
 801105a:	68e3      	ldr	r3, [r4, #12]
 801105c:	6832      	ldr	r2, [r6, #0]
 801105e:	1a9b      	subs	r3, r3, r2
 8011060:	42ab      	cmp	r3, r5
 8011062:	dc26      	bgt.n	80110b2 <_printf_common+0x96>
 8011064:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8011068:	6822      	ldr	r2, [r4, #0]
 801106a:	3b00      	subs	r3, #0
 801106c:	bf18      	it	ne
 801106e:	2301      	movne	r3, #1
 8011070:	0692      	lsls	r2, r2, #26
 8011072:	d42b      	bmi.n	80110cc <_printf_common+0xb0>
 8011074:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8011078:	4641      	mov	r1, r8
 801107a:	4638      	mov	r0, r7
 801107c:	47c8      	blx	r9
 801107e:	3001      	adds	r0, #1
 8011080:	d01e      	beq.n	80110c0 <_printf_common+0xa4>
 8011082:	6823      	ldr	r3, [r4, #0]
 8011084:	6922      	ldr	r2, [r4, #16]
 8011086:	f003 0306 	and.w	r3, r3, #6
 801108a:	2b04      	cmp	r3, #4
 801108c:	bf02      	ittt	eq
 801108e:	68e5      	ldreq	r5, [r4, #12]
 8011090:	6833      	ldreq	r3, [r6, #0]
 8011092:	1aed      	subeq	r5, r5, r3
 8011094:	68a3      	ldr	r3, [r4, #8]
 8011096:	bf0c      	ite	eq
 8011098:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801109c:	2500      	movne	r5, #0
 801109e:	4293      	cmp	r3, r2
 80110a0:	bfc4      	itt	gt
 80110a2:	1a9b      	subgt	r3, r3, r2
 80110a4:	18ed      	addgt	r5, r5, r3
 80110a6:	2600      	movs	r6, #0
 80110a8:	341a      	adds	r4, #26
 80110aa:	42b5      	cmp	r5, r6
 80110ac:	d11a      	bne.n	80110e4 <_printf_common+0xc8>
 80110ae:	2000      	movs	r0, #0
 80110b0:	e008      	b.n	80110c4 <_printf_common+0xa8>
 80110b2:	2301      	movs	r3, #1
 80110b4:	4652      	mov	r2, sl
 80110b6:	4641      	mov	r1, r8
 80110b8:	4638      	mov	r0, r7
 80110ba:	47c8      	blx	r9
 80110bc:	3001      	adds	r0, #1
 80110be:	d103      	bne.n	80110c8 <_printf_common+0xac>
 80110c0:	f04f 30ff 	mov.w	r0, #4294967295
 80110c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80110c8:	3501      	adds	r5, #1
 80110ca:	e7c6      	b.n	801105a <_printf_common+0x3e>
 80110cc:	18e1      	adds	r1, r4, r3
 80110ce:	1c5a      	adds	r2, r3, #1
 80110d0:	2030      	movs	r0, #48	@ 0x30
 80110d2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80110d6:	4422      	add	r2, r4
 80110d8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80110dc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80110e0:	3302      	adds	r3, #2
 80110e2:	e7c7      	b.n	8011074 <_printf_common+0x58>
 80110e4:	2301      	movs	r3, #1
 80110e6:	4622      	mov	r2, r4
 80110e8:	4641      	mov	r1, r8
 80110ea:	4638      	mov	r0, r7
 80110ec:	47c8      	blx	r9
 80110ee:	3001      	adds	r0, #1
 80110f0:	d0e6      	beq.n	80110c0 <_printf_common+0xa4>
 80110f2:	3601      	adds	r6, #1
 80110f4:	e7d9      	b.n	80110aa <_printf_common+0x8e>
	...

080110f8 <_printf_i>:
 80110f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80110fc:	7e0f      	ldrb	r7, [r1, #24]
 80110fe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8011100:	2f78      	cmp	r7, #120	@ 0x78
 8011102:	4691      	mov	r9, r2
 8011104:	4680      	mov	r8, r0
 8011106:	460c      	mov	r4, r1
 8011108:	469a      	mov	sl, r3
 801110a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801110e:	d807      	bhi.n	8011120 <_printf_i+0x28>
 8011110:	2f62      	cmp	r7, #98	@ 0x62
 8011112:	d80a      	bhi.n	801112a <_printf_i+0x32>
 8011114:	2f00      	cmp	r7, #0
 8011116:	f000 80d1 	beq.w	80112bc <_printf_i+0x1c4>
 801111a:	2f58      	cmp	r7, #88	@ 0x58
 801111c:	f000 80b8 	beq.w	8011290 <_printf_i+0x198>
 8011120:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011124:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8011128:	e03a      	b.n	80111a0 <_printf_i+0xa8>
 801112a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801112e:	2b15      	cmp	r3, #21
 8011130:	d8f6      	bhi.n	8011120 <_printf_i+0x28>
 8011132:	a101      	add	r1, pc, #4	@ (adr r1, 8011138 <_printf_i+0x40>)
 8011134:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8011138:	08011191 	.word	0x08011191
 801113c:	080111a5 	.word	0x080111a5
 8011140:	08011121 	.word	0x08011121
 8011144:	08011121 	.word	0x08011121
 8011148:	08011121 	.word	0x08011121
 801114c:	08011121 	.word	0x08011121
 8011150:	080111a5 	.word	0x080111a5
 8011154:	08011121 	.word	0x08011121
 8011158:	08011121 	.word	0x08011121
 801115c:	08011121 	.word	0x08011121
 8011160:	08011121 	.word	0x08011121
 8011164:	080112a3 	.word	0x080112a3
 8011168:	080111cf 	.word	0x080111cf
 801116c:	0801125d 	.word	0x0801125d
 8011170:	08011121 	.word	0x08011121
 8011174:	08011121 	.word	0x08011121
 8011178:	080112c5 	.word	0x080112c5
 801117c:	08011121 	.word	0x08011121
 8011180:	080111cf 	.word	0x080111cf
 8011184:	08011121 	.word	0x08011121
 8011188:	08011121 	.word	0x08011121
 801118c:	08011265 	.word	0x08011265
 8011190:	6833      	ldr	r3, [r6, #0]
 8011192:	1d1a      	adds	r2, r3, #4
 8011194:	681b      	ldr	r3, [r3, #0]
 8011196:	6032      	str	r2, [r6, #0]
 8011198:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801119c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80111a0:	2301      	movs	r3, #1
 80111a2:	e09c      	b.n	80112de <_printf_i+0x1e6>
 80111a4:	6833      	ldr	r3, [r6, #0]
 80111a6:	6820      	ldr	r0, [r4, #0]
 80111a8:	1d19      	adds	r1, r3, #4
 80111aa:	6031      	str	r1, [r6, #0]
 80111ac:	0606      	lsls	r6, r0, #24
 80111ae:	d501      	bpl.n	80111b4 <_printf_i+0xbc>
 80111b0:	681d      	ldr	r5, [r3, #0]
 80111b2:	e003      	b.n	80111bc <_printf_i+0xc4>
 80111b4:	0645      	lsls	r5, r0, #25
 80111b6:	d5fb      	bpl.n	80111b0 <_printf_i+0xb8>
 80111b8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80111bc:	2d00      	cmp	r5, #0
 80111be:	da03      	bge.n	80111c8 <_printf_i+0xd0>
 80111c0:	232d      	movs	r3, #45	@ 0x2d
 80111c2:	426d      	negs	r5, r5
 80111c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80111c8:	4858      	ldr	r0, [pc, #352]	@ (801132c <_printf_i+0x234>)
 80111ca:	230a      	movs	r3, #10
 80111cc:	e011      	b.n	80111f2 <_printf_i+0xfa>
 80111ce:	6821      	ldr	r1, [r4, #0]
 80111d0:	6833      	ldr	r3, [r6, #0]
 80111d2:	0608      	lsls	r0, r1, #24
 80111d4:	f853 5b04 	ldr.w	r5, [r3], #4
 80111d8:	d402      	bmi.n	80111e0 <_printf_i+0xe8>
 80111da:	0649      	lsls	r1, r1, #25
 80111dc:	bf48      	it	mi
 80111de:	b2ad      	uxthmi	r5, r5
 80111e0:	2f6f      	cmp	r7, #111	@ 0x6f
 80111e2:	4852      	ldr	r0, [pc, #328]	@ (801132c <_printf_i+0x234>)
 80111e4:	6033      	str	r3, [r6, #0]
 80111e6:	bf14      	ite	ne
 80111e8:	230a      	movne	r3, #10
 80111ea:	2308      	moveq	r3, #8
 80111ec:	2100      	movs	r1, #0
 80111ee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80111f2:	6866      	ldr	r6, [r4, #4]
 80111f4:	60a6      	str	r6, [r4, #8]
 80111f6:	2e00      	cmp	r6, #0
 80111f8:	db05      	blt.n	8011206 <_printf_i+0x10e>
 80111fa:	6821      	ldr	r1, [r4, #0]
 80111fc:	432e      	orrs	r6, r5
 80111fe:	f021 0104 	bic.w	r1, r1, #4
 8011202:	6021      	str	r1, [r4, #0]
 8011204:	d04b      	beq.n	801129e <_printf_i+0x1a6>
 8011206:	4616      	mov	r6, r2
 8011208:	fbb5 f1f3 	udiv	r1, r5, r3
 801120c:	fb03 5711 	mls	r7, r3, r1, r5
 8011210:	5dc7      	ldrb	r7, [r0, r7]
 8011212:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8011216:	462f      	mov	r7, r5
 8011218:	42bb      	cmp	r3, r7
 801121a:	460d      	mov	r5, r1
 801121c:	d9f4      	bls.n	8011208 <_printf_i+0x110>
 801121e:	2b08      	cmp	r3, #8
 8011220:	d10b      	bne.n	801123a <_printf_i+0x142>
 8011222:	6823      	ldr	r3, [r4, #0]
 8011224:	07df      	lsls	r7, r3, #31
 8011226:	d508      	bpl.n	801123a <_printf_i+0x142>
 8011228:	6923      	ldr	r3, [r4, #16]
 801122a:	6861      	ldr	r1, [r4, #4]
 801122c:	4299      	cmp	r1, r3
 801122e:	bfde      	ittt	le
 8011230:	2330      	movle	r3, #48	@ 0x30
 8011232:	f806 3c01 	strble.w	r3, [r6, #-1]
 8011236:	f106 36ff 	addle.w	r6, r6, #4294967295
 801123a:	1b92      	subs	r2, r2, r6
 801123c:	6122      	str	r2, [r4, #16]
 801123e:	f8cd a000 	str.w	sl, [sp]
 8011242:	464b      	mov	r3, r9
 8011244:	aa03      	add	r2, sp, #12
 8011246:	4621      	mov	r1, r4
 8011248:	4640      	mov	r0, r8
 801124a:	f7ff fee7 	bl	801101c <_printf_common>
 801124e:	3001      	adds	r0, #1
 8011250:	d14a      	bne.n	80112e8 <_printf_i+0x1f0>
 8011252:	f04f 30ff 	mov.w	r0, #4294967295
 8011256:	b004      	add	sp, #16
 8011258:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801125c:	6823      	ldr	r3, [r4, #0]
 801125e:	f043 0320 	orr.w	r3, r3, #32
 8011262:	6023      	str	r3, [r4, #0]
 8011264:	4832      	ldr	r0, [pc, #200]	@ (8011330 <_printf_i+0x238>)
 8011266:	2778      	movs	r7, #120	@ 0x78
 8011268:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801126c:	6823      	ldr	r3, [r4, #0]
 801126e:	6831      	ldr	r1, [r6, #0]
 8011270:	061f      	lsls	r7, r3, #24
 8011272:	f851 5b04 	ldr.w	r5, [r1], #4
 8011276:	d402      	bmi.n	801127e <_printf_i+0x186>
 8011278:	065f      	lsls	r7, r3, #25
 801127a:	bf48      	it	mi
 801127c:	b2ad      	uxthmi	r5, r5
 801127e:	6031      	str	r1, [r6, #0]
 8011280:	07d9      	lsls	r1, r3, #31
 8011282:	bf44      	itt	mi
 8011284:	f043 0320 	orrmi.w	r3, r3, #32
 8011288:	6023      	strmi	r3, [r4, #0]
 801128a:	b11d      	cbz	r5, 8011294 <_printf_i+0x19c>
 801128c:	2310      	movs	r3, #16
 801128e:	e7ad      	b.n	80111ec <_printf_i+0xf4>
 8011290:	4826      	ldr	r0, [pc, #152]	@ (801132c <_printf_i+0x234>)
 8011292:	e7e9      	b.n	8011268 <_printf_i+0x170>
 8011294:	6823      	ldr	r3, [r4, #0]
 8011296:	f023 0320 	bic.w	r3, r3, #32
 801129a:	6023      	str	r3, [r4, #0]
 801129c:	e7f6      	b.n	801128c <_printf_i+0x194>
 801129e:	4616      	mov	r6, r2
 80112a0:	e7bd      	b.n	801121e <_printf_i+0x126>
 80112a2:	6833      	ldr	r3, [r6, #0]
 80112a4:	6825      	ldr	r5, [r4, #0]
 80112a6:	6961      	ldr	r1, [r4, #20]
 80112a8:	1d18      	adds	r0, r3, #4
 80112aa:	6030      	str	r0, [r6, #0]
 80112ac:	062e      	lsls	r6, r5, #24
 80112ae:	681b      	ldr	r3, [r3, #0]
 80112b0:	d501      	bpl.n	80112b6 <_printf_i+0x1be>
 80112b2:	6019      	str	r1, [r3, #0]
 80112b4:	e002      	b.n	80112bc <_printf_i+0x1c4>
 80112b6:	0668      	lsls	r0, r5, #25
 80112b8:	d5fb      	bpl.n	80112b2 <_printf_i+0x1ba>
 80112ba:	8019      	strh	r1, [r3, #0]
 80112bc:	2300      	movs	r3, #0
 80112be:	6123      	str	r3, [r4, #16]
 80112c0:	4616      	mov	r6, r2
 80112c2:	e7bc      	b.n	801123e <_printf_i+0x146>
 80112c4:	6833      	ldr	r3, [r6, #0]
 80112c6:	1d1a      	adds	r2, r3, #4
 80112c8:	6032      	str	r2, [r6, #0]
 80112ca:	681e      	ldr	r6, [r3, #0]
 80112cc:	6862      	ldr	r2, [r4, #4]
 80112ce:	2100      	movs	r1, #0
 80112d0:	4630      	mov	r0, r6
 80112d2:	f7ef f81d 	bl	8000310 <memchr>
 80112d6:	b108      	cbz	r0, 80112dc <_printf_i+0x1e4>
 80112d8:	1b80      	subs	r0, r0, r6
 80112da:	6060      	str	r0, [r4, #4]
 80112dc:	6863      	ldr	r3, [r4, #4]
 80112de:	6123      	str	r3, [r4, #16]
 80112e0:	2300      	movs	r3, #0
 80112e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80112e6:	e7aa      	b.n	801123e <_printf_i+0x146>
 80112e8:	6923      	ldr	r3, [r4, #16]
 80112ea:	4632      	mov	r2, r6
 80112ec:	4649      	mov	r1, r9
 80112ee:	4640      	mov	r0, r8
 80112f0:	47d0      	blx	sl
 80112f2:	3001      	adds	r0, #1
 80112f4:	d0ad      	beq.n	8011252 <_printf_i+0x15a>
 80112f6:	6823      	ldr	r3, [r4, #0]
 80112f8:	079b      	lsls	r3, r3, #30
 80112fa:	d413      	bmi.n	8011324 <_printf_i+0x22c>
 80112fc:	68e0      	ldr	r0, [r4, #12]
 80112fe:	9b03      	ldr	r3, [sp, #12]
 8011300:	4298      	cmp	r0, r3
 8011302:	bfb8      	it	lt
 8011304:	4618      	movlt	r0, r3
 8011306:	e7a6      	b.n	8011256 <_printf_i+0x15e>
 8011308:	2301      	movs	r3, #1
 801130a:	4632      	mov	r2, r6
 801130c:	4649      	mov	r1, r9
 801130e:	4640      	mov	r0, r8
 8011310:	47d0      	blx	sl
 8011312:	3001      	adds	r0, #1
 8011314:	d09d      	beq.n	8011252 <_printf_i+0x15a>
 8011316:	3501      	adds	r5, #1
 8011318:	68e3      	ldr	r3, [r4, #12]
 801131a:	9903      	ldr	r1, [sp, #12]
 801131c:	1a5b      	subs	r3, r3, r1
 801131e:	42ab      	cmp	r3, r5
 8011320:	dcf2      	bgt.n	8011308 <_printf_i+0x210>
 8011322:	e7eb      	b.n	80112fc <_printf_i+0x204>
 8011324:	2500      	movs	r5, #0
 8011326:	f104 0619 	add.w	r6, r4, #25
 801132a:	e7f5      	b.n	8011318 <_printf_i+0x220>
 801132c:	08011529 	.word	0x08011529
 8011330:	0801153a 	.word	0x0801153a

08011334 <memmove>:
 8011334:	4288      	cmp	r0, r1
 8011336:	b510      	push	{r4, lr}
 8011338:	eb01 0402 	add.w	r4, r1, r2
 801133c:	d902      	bls.n	8011344 <memmove+0x10>
 801133e:	4284      	cmp	r4, r0
 8011340:	4623      	mov	r3, r4
 8011342:	d807      	bhi.n	8011354 <memmove+0x20>
 8011344:	1e43      	subs	r3, r0, #1
 8011346:	42a1      	cmp	r1, r4
 8011348:	d008      	beq.n	801135c <memmove+0x28>
 801134a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801134e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011352:	e7f8      	b.n	8011346 <memmove+0x12>
 8011354:	4402      	add	r2, r0
 8011356:	4601      	mov	r1, r0
 8011358:	428a      	cmp	r2, r1
 801135a:	d100      	bne.n	801135e <memmove+0x2a>
 801135c:	bd10      	pop	{r4, pc}
 801135e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011362:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011366:	e7f7      	b.n	8011358 <memmove+0x24>

08011368 <_sbrk_r>:
 8011368:	b538      	push	{r3, r4, r5, lr}
 801136a:	4d06      	ldr	r5, [pc, #24]	@ (8011384 <_sbrk_r+0x1c>)
 801136c:	2300      	movs	r3, #0
 801136e:	4604      	mov	r4, r0
 8011370:	4608      	mov	r0, r1
 8011372:	602b      	str	r3, [r5, #0]
 8011374:	f7f0 ffe0 	bl	8002338 <_sbrk>
 8011378:	1c43      	adds	r3, r0, #1
 801137a:	d102      	bne.n	8011382 <_sbrk_r+0x1a>
 801137c:	682b      	ldr	r3, [r5, #0]
 801137e:	b103      	cbz	r3, 8011382 <_sbrk_r+0x1a>
 8011380:	6023      	str	r3, [r4, #0]
 8011382:	bd38      	pop	{r3, r4, r5, pc}
 8011384:	2400141c 	.word	0x2400141c

08011388 <_realloc_r>:
 8011388:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801138c:	4607      	mov	r7, r0
 801138e:	4614      	mov	r4, r2
 8011390:	460d      	mov	r5, r1
 8011392:	b921      	cbnz	r1, 801139e <_realloc_r+0x16>
 8011394:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011398:	4611      	mov	r1, r2
 801139a:	f7ff bc5b 	b.w	8010c54 <_malloc_r>
 801139e:	b92a      	cbnz	r2, 80113ac <_realloc_r+0x24>
 80113a0:	f7ff fbec 	bl	8010b7c <_free_r>
 80113a4:	4625      	mov	r5, r4
 80113a6:	4628      	mov	r0, r5
 80113a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80113ac:	f000 f81a 	bl	80113e4 <_malloc_usable_size_r>
 80113b0:	4284      	cmp	r4, r0
 80113b2:	4606      	mov	r6, r0
 80113b4:	d802      	bhi.n	80113bc <_realloc_r+0x34>
 80113b6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80113ba:	d8f4      	bhi.n	80113a6 <_realloc_r+0x1e>
 80113bc:	4621      	mov	r1, r4
 80113be:	4638      	mov	r0, r7
 80113c0:	f7ff fc48 	bl	8010c54 <_malloc_r>
 80113c4:	4680      	mov	r8, r0
 80113c6:	b908      	cbnz	r0, 80113cc <_realloc_r+0x44>
 80113c8:	4645      	mov	r5, r8
 80113ca:	e7ec      	b.n	80113a6 <_realloc_r+0x1e>
 80113cc:	42b4      	cmp	r4, r6
 80113ce:	4622      	mov	r2, r4
 80113d0:	4629      	mov	r1, r5
 80113d2:	bf28      	it	cs
 80113d4:	4632      	movcs	r2, r6
 80113d6:	f7ff fbc3 	bl	8010b60 <memcpy>
 80113da:	4629      	mov	r1, r5
 80113dc:	4638      	mov	r0, r7
 80113de:	f7ff fbcd 	bl	8010b7c <_free_r>
 80113e2:	e7f1      	b.n	80113c8 <_realloc_r+0x40>

080113e4 <_malloc_usable_size_r>:
 80113e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80113e8:	1f18      	subs	r0, r3, #4
 80113ea:	2b00      	cmp	r3, #0
 80113ec:	bfbc      	itt	lt
 80113ee:	580b      	ldrlt	r3, [r1, r0]
 80113f0:	18c0      	addlt	r0, r0, r3
 80113f2:	4770      	bx	lr

080113f4 <_init>:
 80113f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80113f6:	bf00      	nop
 80113f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80113fa:	bc08      	pop	{r3}
 80113fc:	469e      	mov	lr, r3
 80113fe:	4770      	bx	lr

08011400 <_fini>:
 8011400:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011402:	bf00      	nop
 8011404:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011406:	bc08      	pop	{r3}
 8011408:	469e      	mov	lr, r3
 801140a:	4770      	bx	lr
