{"Charles Lefurgy": [["Active management of timing guardband to save energy in POWER7", ["Charles Lefurgy", "Alan J. Drake", "Michael S. Floyd", "Malcolm Allen-Ware", "Bishop Brock", "Jose A. Tierno", "John B. Carter"], "https://doi.org/10.1145/2155620.2155622", "micro", 2011]], "Alan J. Drake": [["Active management of timing guardband to save energy in POWER7", ["Charles Lefurgy", "Alan J. Drake", "Michael S. Floyd", "Malcolm Allen-Ware", "Bishop Brock", "Jose A. Tierno", "John B. Carter"], "https://doi.org/10.1145/2155620.2155622", "micro", 2011]], "Michael S. Floyd": [["Active management of timing guardband to save energy in POWER7", ["Charles Lefurgy", "Alan J. Drake", "Michael S. Floyd", "Malcolm Allen-Ware", "Bishop Brock", "Jose A. Tierno", "John B. Carter"], "https://doi.org/10.1145/2155620.2155622", "micro", 2011]], "Malcolm Allen-Ware": [["Active management of timing guardband to save energy in POWER7", ["Charles Lefurgy", "Alan J. Drake", "Michael S. Floyd", "Malcolm Allen-Ware", "Bishop Brock", "Jose A. Tierno", "John B. Carter"], "https://doi.org/10.1145/2155620.2155622", "micro", 2011]], "Bishop Brock": [["Active management of timing guardband to save energy in POWER7", ["Charles Lefurgy", "Alan J. Drake", "Michael S. Floyd", "Malcolm Allen-Ware", "Bishop Brock", "Jose A. Tierno", "John B. Carter"], "https://doi.org/10.1145/2155620.2155622", "micro", 2011]], "Jose A. Tierno": [["Active management of timing guardband to save energy in POWER7", ["Charles Lefurgy", "Alan J. Drake", "Michael S. Floyd", "Malcolm Allen-Ware", "Bishop Brock", "Jose A. Tierno", "John B. Carter"], "https://doi.org/10.1145/2155620.2155622", "micro", 2011]], "John B. Carter": [["Active management of timing guardband to save energy in POWER7", ["Charles Lefurgy", "Alan J. Drake", "Michael S. Floyd", "Malcolm Allen-Ware", "Bishop Brock", "Jose A. Tierno", "John B. Carter"], "https://doi.org/10.1145/2155620.2155622", "micro", 2011]], "Shantanu Gupta": [["Bundled execution of recurring traces for energy-efficient general purpose processing", ["Shantanu Gupta", "Shuguang Feng", "Amin Ansari", "Scott A. Mahlke", "David I. August"], "https://doi.org/10.1145/2155620.2155623", "micro", 2011], ["Encore: low-cost, fine-grained transient fault recovery", ["Shuguang Feng", "Shantanu Gupta", "Amin Ansari", "Scott A. Mahlke", "David I. August"], "https://doi.org/10.1145/2155620.2155667", "micro", 2011]], "Shuguang Feng": [["Bundled execution of recurring traces for energy-efficient general purpose processing", ["Shantanu Gupta", "Shuguang Feng", "Amin Ansari", "Scott A. Mahlke", "David I. August"], "https://doi.org/10.1145/2155620.2155623", "micro", 2011], ["Encore: low-cost, fine-grained transient fault recovery", ["Shuguang Feng", "Shantanu Gupta", "Amin Ansari", "Scott A. Mahlke", "David I. August"], "https://doi.org/10.1145/2155620.2155667", "micro", 2011]], "Amin Ansari": [["Bundled execution of recurring traces for energy-efficient general purpose processing", ["Shantanu Gupta", "Shuguang Feng", "Amin Ansari", "Scott A. Mahlke", "David I. August"], "https://doi.org/10.1145/2155620.2155623", "micro", 2011], ["Encore: low-cost, fine-grained transient fault recovery", ["Shuguang Feng", "Shantanu Gupta", "Amin Ansari", "Scott A. Mahlke", "David I. August"], "https://doi.org/10.1145/2155620.2155667", "micro", 2011]], "Scott A. Mahlke": [["Bundled execution of recurring traces for energy-efficient general purpose processing", ["Shantanu Gupta", "Shuguang Feng", "Amin Ansari", "Scott A. Mahlke", "David I. August"], "https://doi.org/10.1145/2155620.2155623", "micro", 2011], ["Encore: low-cost, fine-grained transient fault recovery", ["Shuguang Feng", "Shantanu Gupta", "Amin Ansari", "Scott A. Mahlke", "David I. August"], "https://doi.org/10.1145/2155620.2155667", "micro", 2011]], "David I. August": [["Bundled execution of recurring traces for energy-efficient general purpose processing", ["Shantanu Gupta", "Shuguang Feng", "Amin Ansari", "Scott A. Mahlke", "David I. August"], "https://doi.org/10.1145/2155620.2155623", "micro", 2011], ["Encore: low-cost, fine-grained transient fault recovery", ["Shuguang Feng", "Shantanu Gupta", "Amin Ansari", "Scott A. Mahlke", "David I. August"], "https://doi.org/10.1145/2155620.2155667", "micro", 2011]], "Dimitris Kaseridis": [["Minimalist open-page: a DRAM page-mode scheduling policy for the many-core era", ["Dimitris Kaseridis", "Jeffrey Stuecheli", "Lizy Kurian John"], "https://doi.org/10.1145/2155620.2155624", "micro", 2011]], "Jeffrey Stuecheli": [["Minimalist open-page: a DRAM page-mode scheduling policy for the many-core era", ["Dimitris Kaseridis", "Jeffrey Stuecheli", "Lizy Kurian John"], "https://doi.org/10.1145/2155620.2155624", "micro", 2011]], "Lizy Kurian John": [["Minimalist open-page: a DRAM page-mode scheduling policy for the many-core era", ["Dimitris Kaseridis", "Jeffrey Stuecheli", "Lizy Kurian John"], "https://doi.org/10.1145/2155620.2155624", "micro", 2011]], "Mitchell Hayenga": [["The NoX router", ["Mitchell Hayenga", "Mikko H. Lipasti"], "https://doi.org/10.1145/2155620.2155626", "micro", 2011]], "Mikko H. Lipasti": [["The NoX router", ["Mitchell Hayenga", "Mikko H. Lipasti"], "https://doi.org/10.1145/2155620.2155626", "micro", 2011], ["CRAM: coded registers for amplified multiporting", ["Vignyan Reddy Kothinti Naresh", "David J. Palframan", "Mikko H. Lipasti"], "https://doi.org/10.1145/2155620.2155643", "micro", 2011]], "Konstantinos Aisopos": [["A systematic methodology to develop resilient cache coherence protocols", ["Konstantinos Aisopos", "Li-Shiuan Peh"], "https://doi.org/10.1145/2155620.2155627", "micro", 2011]], "Li-Shiuan Peh": [["A systematic methodology to develop resilient cache coherence protocols", ["Konstantinos Aisopos", "Li-Shiuan Peh"], "https://doi.org/10.1145/2155620.2155627", "micro", 2011], ["Towards the ideal on-chip fabric for 1-to-many and many-to-1 communication", ["Tushar Krishna", "Li-Shiuan Peh", "Bradford M. Beckmann", "Steven K. Reinhardt"], "https://doi.org/10.1145/2155620.2155630", "micro", 2011]], "Gagan Gupta": [["Dataflow execution of sequential imperative programs on multicore architectures", ["Gagan Gupta", "Gurindar S. Sohi"], "https://doi.org/10.1145/2155620.2155628", "micro", 2011]], "Gurindar S. Sohi": [["Dataflow execution of sequential imperative programs on multicore architectures", ["Gagan Gupta", "Gurindar S. Sohi"], "https://doi.org/10.1145/2155620.2155628", "micro", 2011]], "Tushar Krishna": [["Towards the ideal on-chip fabric for 1-to-many and many-to-1 communication", ["Tushar Krishna", "Li-Shiuan Peh", "Bradford M. Beckmann", "Steven K. Reinhardt"], "https://doi.org/10.1145/2155620.2155630", "micro", 2011]], "Bradford M. Beckmann": [["Towards the ideal on-chip fabric for 1-to-many and many-to-1 communication", ["Tushar Krishna", "Li-Shiuan Peh", "Bradford M. Beckmann", "Steven K. Reinhardt"], "https://doi.org/10.1145/2155620.2155630", "micro", 2011]], "Steven K. Reinhardt": [["Towards the ideal on-chip fabric for 1-to-many and many-to-1 communication", ["Tushar Krishna", "Li-Shiuan Peh", "Bradford M. Beckmann", "Steven K. Reinhardt"], "https://doi.org/10.1145/2155620.2155630", "micro", 2011]], "George Michelogiannakis": [["Packet chaining: efficient single-cycle allocation for on-chip networks", ["George Michelogiannakis", "Nan Jiang", "Daniel U. Becker", "William J. Dally"], "https://doi.org/10.1145/2155620.2155631", "micro", 2011]], "Nan Jiang": [["Packet chaining: efficient single-cycle allocation for on-chip networks", ["George Michelogiannakis", "Nan Jiang", "Daniel U. Becker", "William J. Dally"], "https://doi.org/10.1145/2155620.2155631", "micro", 2011]], "Daniel U. Becker": [["Packet chaining: efficient single-cycle allocation for on-chip networks", ["George Michelogiannakis", "Nan Jiang", "Daniel U. Becker", "William J. Dally"], "https://doi.org/10.1145/2155620.2155631", "micro", 2011]], "William J. Dally": [["Packet chaining: efficient single-cycle allocation for on-chip networks", ["George Michelogiannakis", "Nan Jiang", "Daniel U. Becker", "William J. Dally"], "https://doi.org/10.1145/2155620.2155631", "micro", 2011], ["A compile-time managed multi-level register file hierarchy", ["Mark Gebhart", "Stephen W. Keckler", "William J. Dally"], "https://doi.org/10.1145/2155620.2155675", "micro", 2011]], "Christopher Nitta": [["Resilient microring resonator based photonic networks", ["Christopher Nitta", "Matthew K. Farrens", "Venkatesh Akella"], "https://doi.org/10.1145/2155620.2155632", "micro", 2011]], "Matthew K. Farrens": [["Resilient microring resonator based photonic networks", ["Christopher Nitta", "Matthew K. Farrens", "Venkatesh Akella"], "https://doi.org/10.1145/2155620.2155632", "micro", 2011]], "Venkatesh Akella": [["Resilient microring resonator based photonic networks", ["Christopher Nitta", "Matthew K. Farrens", "Venkatesh Akella"], "https://doi.org/10.1145/2155620.2155632", "micro", 2011]], "Yan Pan": [["FeatherWeight: low-cost optical arbitration with QoS support", ["Yan Pan", "John Kim", "Gokhan Memik"], "https://doi.org/10.1145/2155620.2155633", "micro", 2011]], "John Kim": [["FeatherWeight: low-cost optical arbitration with QoS support", ["Yan Pan", "John Kim", "Gokhan Memik"], "https://doi.org/10.1145/2155620.2155633", "micro", 2011]], "Gokhan Memik": [["FeatherWeight: low-cost optical arbitration with QoS support", ["Yan Pan", "John Kim", "Gokhan Memik"], "https://doi.org/10.1145/2155620.2155633", "micro", 2011]], "Andre Seznec": [["A new case for the TAGE branch predictor", ["Andre Seznec"], "https://doi.org/10.1145/2155620.2155635", "micro", 2011]], "Jing Xin": [["Identifying and predicting timing-critical instructions to boost timing speculation", ["Jing Xin", "Russ Joseph"], "https://doi.org/10.1145/2155620.2155636", "micro", 2011]], "Russ Joseph": [["Identifying and predicting timing-critical instructions to boost timing speculation", ["Jing Xin", "Russ Joseph"], "https://doi.org/10.1145/2155620.2155636", "micro", 2011]], "Marc de Kruijf": [["Idempotent processor architecture", ["Marc de Kruijf", "Karthikeyan Sankaralingam"], "https://doi.org/10.1145/2155620.2155637", "micro", 2011]], "Karthikeyan Sankaralingam": [["Idempotent processor architecture", ["Marc de Kruijf", "Karthikeyan Sankaralingam"], "https://doi.org/10.1145/2155620.2155637", "micro", 2011]], "Michael Ferdman": [["Proactive instruction fetch", ["Michael Ferdman", "Cansu Kaynak", "Babak Falsafi"], "https://doi.org/10.1145/2155620.2155638", "micro", 2011]], "Cansu Kaynak": [["Proactive instruction fetch", ["Michael Ferdman", "Cansu Kaynak", "Babak Falsafi"], "https://doi.org/10.1145/2155620.2155638", "micro", 2011]], "Babak Falsafi": [["Proactive instruction fetch", ["Michael Ferdman", "Cansu Kaynak", "Babak Falsafi"], "https://doi.org/10.1145/2155620.2155638", "micro", 2011]], "Ganesh Venkatesh": [["QsCores: trading dark silicon for scalable energy efficiency with quasi-specific cores", ["Ganesh Venkatesh", "Jack Sampson", "Nathan Goulding-Hotta", "Sravanthi Kota Venkata", "Michael Bedford Taylor", "Steven Swanson"], "https://doi.org/10.1145/2155620.2155640", "micro", 2011]], "Jack Sampson": [["QsCores: trading dark silicon for scalable energy efficiency with quasi-specific cores", ["Ganesh Venkatesh", "Jack Sampson", "Nathan Goulding-Hotta", "Sravanthi Kota Venkata", "Michael Bedford Taylor", "Steven Swanson"], "https://doi.org/10.1145/2155620.2155640", "micro", 2011]], "Nathan Goulding-Hotta": [["QsCores: trading dark silicon for scalable energy efficiency with quasi-specific cores", ["Ganesh Venkatesh", "Jack Sampson", "Nathan Goulding-Hotta", "Sravanthi Kota Venkata", "Michael Bedford Taylor", "Steven Swanson"], "https://doi.org/10.1145/2155620.2155640", "micro", 2011]], "Sravanthi Kota Venkata": [["QsCores: trading dark silicon for scalable energy efficiency with quasi-specific cores", ["Ganesh Venkatesh", "Jack Sampson", "Nathan Goulding-Hotta", "Sravanthi Kota Venkata", "Michael Bedford Taylor", "Steven Swanson"], "https://doi.org/10.1145/2155620.2155640", "micro", 2011]], "Michael Bedford Taylor": [["QsCores: trading dark silicon for scalable energy efficiency with quasi-specific cores", ["Ganesh Venkatesh", "Jack Sampson", "Nathan Goulding-Hotta", "Sravanthi Kota Venkata", "Michael Bedford Taylor", "Steven Swanson"], "https://doi.org/10.1145/2155620.2155640", "micro", 2011]], "Steven Swanson": [["QsCores: trading dark silicon for scalable energy efficiency with quasi-specific cores", ["Ganesh Venkatesh", "Jack Sampson", "Nathan Goulding-Hotta", "Sravanthi Kota Venkata", "Michael Bedford Taylor", "Steven Swanson"], "https://doi.org/10.1145/2155620.2155640", "micro", 2011]], "Ryan Cochran": [["Pack & Cap: adaptive DVFS and thread packing under power caps", ["Ryan Cochran", "Can Hankendi", "Ayse Kivilcim Coskun", "Sherief Reda"], "https://doi.org/10.1145/2155620.2155641", "micro", 2011]], "Can Hankendi": [["Pack & Cap: adaptive DVFS and thread packing under power caps", ["Ryan Cochran", "Can Hankendi", "Ayse Kivilcim Coskun", "Sherief Reda"], "https://doi.org/10.1145/2155620.2155641", "micro", 2011]], "Ayse Kivilcim Coskun": [["Pack & Cap: adaptive DVFS and thread packing under power caps", ["Ryan Cochran", "Can Hankendi", "Ayse Kivilcim Coskun", "Sherief Reda"], "https://doi.org/10.1145/2155620.2155641", "micro", 2011]], "Sherief Reda": [["Pack & Cap: adaptive DVFS and thread packing under power caps", ["Ryan Cochran", "Can Hankendi", "Ayse Kivilcim Coskun", "Sherief Reda"], "https://doi.org/10.1145/2155620.2155641", "micro", 2011]], "Andrew Hay": [["Preventing PCM banks from seizing too much power", ["Andrew Hay", "Karin Strauss", "Timothy Sherwood", "Gabriel H. Loh", "Doug Burger"], "https://doi.org/10.1145/2155620.2155642", "micro", 2011]], "Karin Strauss": [["Preventing PCM banks from seizing too much power", ["Andrew Hay", "Karin Strauss", "Timothy Sherwood", "Gabriel H. Loh", "Doug Burger"], "https://doi.org/10.1145/2155620.2155642", "micro", 2011]], "Timothy Sherwood": [["Preventing PCM banks from seizing too much power", ["Andrew Hay", "Karin Strauss", "Timothy Sherwood", "Gabriel H. Loh", "Doug Burger"], "https://doi.org/10.1145/2155620.2155642", "micro", 2011]], "Gabriel H. Loh": [["Preventing PCM banks from seizing too much power", ["Andrew Hay", "Karin Strauss", "Timothy Sherwood", "Gabriel H. Loh", "Doug Burger"], "https://doi.org/10.1145/2155620.2155642", "micro", 2011], ["A register-file approach for row buffer caches in die-stacked DRAMs", ["Gabriel H. Loh"], "https://doi.org/10.1145/2155620.2155662", "micro", 2011], ["Efficiently enabling conventional block sizes for very large die-stacked DRAM caches", ["Gabriel H. Loh", "Mark D. Hill"], "https://doi.org/10.1145/2155620.2155673", "micro", 2011]], "Doug Burger": [["Preventing PCM banks from seizing too much power", ["Andrew Hay", "Karin Strauss", "Timothy Sherwood", "Gabriel H. Loh", "Doug Burger"], "https://doi.org/10.1145/2155620.2155642", "micro", 2011]], "Vignyan Reddy Kothinti Naresh": [["CRAM: coded registers for amplified multiporting", ["Vignyan Reddy Kothinti Naresh", "David J. Palframan", "Mikko H. Lipasti"], "https://doi.org/10.1145/2155620.2155643", "micro", 2011]], "David J. Palframan": [["CRAM: coded registers for amplified multiporting", ["Vignyan Reddy Kothinti Naresh", "David J. Palframan", "Mikko H. Lipasti"], "https://doi.org/10.1145/2155620.2155643", "micro", 2011]], "Jiaqi Zhang": [["ATDetector: improving the accuracy of a commercial data race detector by identifying address transfer", ["Jiaqi Zhang", "Weiwei Xiong", "Yang Liu", "Soyeon Park", "Yuanyuan Zhou", "Zhiqiang Ma"], "https://doi.org/10.1145/2155620.2155645", "micro", 2011]], "Weiwei Xiong": [["ATDetector: improving the accuracy of a commercial data race detector by identifying address transfer", ["Jiaqi Zhang", "Weiwei Xiong", "Yang Liu", "Soyeon Park", "Yuanyuan Zhou", "Zhiqiang Ma"], "https://doi.org/10.1145/2155620.2155645", "micro", 2011]], "Yang Liu": [["ATDetector: improving the accuracy of a commercial data race detector by identifying address transfer", ["Jiaqi Zhang", "Weiwei Xiong", "Yang Liu", "Soyeon Park", "Yuanyuan Zhou", "Zhiqiang Ma"], "https://doi.org/10.1145/2155620.2155645", "micro", 2011]], "Soyeon Park": [["ATDetector: improving the accuracy of a commercial data race detector by identifying address transfer", ["Jiaqi Zhang", "Weiwei Xiong", "Yang Liu", "Soyeon Park", "Yuanyuan Zhou", "Zhiqiang Ma"], "https://doi.org/10.1145/2155620.2155645", "micro", 2011]], "Yuanyuan Zhou": [["ATDetector: improving the accuracy of a commercial data race detector by identifying address transfer", ["Jiaqi Zhang", "Weiwei Xiong", "Yang Liu", "Soyeon Park", "Yuanyuan Zhou", "Zhiqiang Ma"], "https://doi.org/10.1145/2155620.2155645", "micro", 2011]], "Zhiqiang Ma": [["ATDetector: improving the accuracy of a commercial data race detector by identifying address transfer", ["Jiaqi Zhang", "Weiwei Xiong", "Yang Liu", "Soyeon Park", "Yuanyuan Zhou", "Zhiqiang Ma"], "https://doi.org/10.1145/2155620.2155645", "micro", 2011]], "Gilles Pokam": [["CoreRacer: a practical memory race recorder for multicore x86 TSO processors", ["Gilles Pokam", "Cristiano Pereira", "Shiliang Hu", "Ali-Reza Adl-Tabatabai", "Justin Emile Gottschlich", "Jungwoo Ha", "Youfeng Wu"], "https://doi.org/10.1145/2155620.2155646", "micro", 2011]], "Cristiano Pereira": [["CoreRacer: a practical memory race recorder for multicore x86 TSO processors", ["Gilles Pokam", "Cristiano Pereira", "Shiliang Hu", "Ali-Reza Adl-Tabatabai", "Justin Emile Gottschlich", "Jungwoo Ha", "Youfeng Wu"], "https://doi.org/10.1145/2155620.2155646", "micro", 2011]], "Shiliang Hu": [["CoreRacer: a practical memory race recorder for multicore x86 TSO processors", ["Gilles Pokam", "Cristiano Pereira", "Shiliang Hu", "Ali-Reza Adl-Tabatabai", "Justin Emile Gottschlich", "Jungwoo Ha", "Youfeng Wu"], "https://doi.org/10.1145/2155620.2155646", "micro", 2011]], "Ali-Reza Adl-Tabatabai": [["CoreRacer: a practical memory race recorder for multicore x86 TSO processors", ["Gilles Pokam", "Cristiano Pereira", "Shiliang Hu", "Ali-Reza Adl-Tabatabai", "Justin Emile Gottschlich", "Jungwoo Ha", "Youfeng Wu"], "https://doi.org/10.1145/2155620.2155646", "micro", 2011]], "Justin Emile Gottschlich": [["CoreRacer: a practical memory race recorder for multicore x86 TSO processors", ["Gilles Pokam", "Cristiano Pereira", "Shiliang Hu", "Ali-Reza Adl-Tabatabai", "Justin Emile Gottschlich", "Jungwoo Ha", "Youfeng Wu"], "https://doi.org/10.1145/2155620.2155646", "micro", 2011]], "Jungwoo Ha": [["CoreRacer: a practical memory race recorder for multicore x86 TSO processors", ["Gilles Pokam", "Cristiano Pereira", "Shiliang Hu", "Ali-Reza Adl-Tabatabai", "Justin Emile Gottschlich", "Jungwoo Ha", "Youfeng Wu"], "https://doi.org/10.1145/2155620.2155646", "micro", 2011]], "Youfeng Wu": [["CoreRacer: a practical memory race recorder for multicore x86 TSO processors", ["Gilles Pokam", "Cristiano Pereira", "Shiliang Hu", "Ali-Reza Adl-Tabatabai", "Justin Emile Gottschlich", "Jungwoo Ha", "Youfeng Wu"], "https://doi.org/10.1145/2155620.2155646", "micro", 2011]], "Jesse G. Beu": [["Manager-client pairing: a framework for implementing coherence hierarchies", ["Jesse G. Beu", "Michel C. Rosier", "Thomas M. Conte"], "https://doi.org/10.1145/2155620.2155647", "micro", 2011]], "Michel C. Rosier": [["Manager-client pairing: a framework for implementing coherence hierarchies", ["Jesse G. Beu", "Michel C. Rosier", "Thomas M. Conte"], "https://doi.org/10.1145/2155620.2155647", "micro", 2011]], "Thomas M. Conte": [["Manager-client pairing: a framework for implementing coherence hierarchies", ["Jesse G. Beu", "Michel C. Rosier", "Thomas M. Conte"], "https://doi.org/10.1145/2155620.2155647", "micro", 2011]], "Ahmed H. Abdel-Gawad": [["TransCom: transforming stream communication for load balance and efficiency in networks-on-chip", ["Ahmed H. Abdel-Gawad", "Mithuna Thottethodi"], "https://doi.org/10.1145/2155620.2155648", "micro", 2011]], "Mithuna Thottethodi": [["TransCom: transforming stream communication for load balance and efficiency in networks-on-chip", ["Ahmed H. Abdel-Gawad", "Mithuna Thottethodi"], "https://doi.org/10.1145/2155620.2155648", "micro", 2011]], "Jason Mars": [["Bubble-Up: increasing utilization in modern warehouse scale computers via sensible co-locations", ["Jason Mars", "Lingjia Tang", "Robert Hundt", "Kevin Skadron", "Mary Lou Soffa"], "https://doi.org/10.1145/2155620.2155650", "micro", 2011]], "Lingjia Tang": [["Bubble-Up: increasing utilization in modern warehouse scale computers via sensible co-locations", ["Jason Mars", "Lingjia Tang", "Robert Hundt", "Kevin Skadron", "Mary Lou Soffa"], "https://doi.org/10.1145/2155620.2155650", "micro", 2011]], "Robert Hundt": [["Bubble-Up: increasing utilization in modern warehouse scale computers via sensible co-locations", ["Jason Mars", "Lingjia Tang", "Robert Hundt", "Kevin Skadron", "Mary Lou Soffa"], "https://doi.org/10.1145/2155620.2155650", "micro", 2011]], "Kevin Skadron": [["Bubble-Up: increasing utilization in modern warehouse scale computers via sensible co-locations", ["Jason Mars", "Lingjia Tang", "Robert Hundt", "Kevin Skadron", "Mary Lou Soffa"], "https://doi.org/10.1145/2155620.2155650", "micro", 2011]], "Mary Lou Soffa": [["Bubble-Up: increasing utilization in modern warehouse scale computers via sensible co-locations", ["Jason Mars", "Lingjia Tang", "Robert Hundt", "Kevin Skadron", "Mary Lou Soffa"], "https://doi.org/10.1145/2155620.2155650", "micro", 2011]], "Sheng Li": [["System-level integrated server architectures for scale-out datacenters", ["Sheng Li", "Kevin T. Lim", "Paolo Faraboschi", "Jichuan Chang", "Parthasarathy Ranganathan", "Norman P. Jouppi"], "https://doi.org/10.1145/2155620.2155651", "micro", 2011]], "Kevin T. Lim": [["System-level integrated server architectures for scale-out datacenters", ["Sheng Li", "Kevin T. Lim", "Paolo Faraboschi", "Jichuan Chang", "Parthasarathy Ranganathan", "Norman P. Jouppi"], "https://doi.org/10.1145/2155620.2155651", "micro", 2011]], "Paolo Faraboschi": [["System-level integrated server architectures for scale-out datacenters", ["Sheng Li", "Kevin T. Lim", "Paolo Faraboschi", "Jichuan Chang", "Parthasarathy Ranganathan", "Norman P. Jouppi"], "https://doi.org/10.1145/2155620.2155651", "micro", 2011]], "Jichuan Chang": [["System-level integrated server architectures for scale-out datacenters", ["Sheng Li", "Kevin T. Lim", "Paolo Faraboschi", "Jichuan Chang", "Parthasarathy Ranganathan", "Norman P. Jouppi"], "https://doi.org/10.1145/2155620.2155651", "micro", 2011]], "Parthasarathy Ranganathan": [["System-level integrated server architectures for scale-out datacenters", ["Sheng Li", "Kevin T. Lim", "Paolo Faraboschi", "Jichuan Chang", "Parthasarathy Ranganathan", "Norman P. Jouppi"], "https://doi.org/10.1145/2155620.2155651", "micro", 2011]], "Norman P. Jouppi": [["System-level integrated server architectures for scale-out datacenters", ["Sheng Li", "Kevin T. Lim", "Paolo Faraboschi", "Jichuan Chang", "Parthasarathy Ranganathan", "Norman P. Jouppi"], "https://doi.org/10.1145/2155620.2155651", "micro", 2011]], "Seongwook Jin": [["Architectural support for secure virtualization under a vulnerable hypervisor", ["Seongwook Jin", "Jeongseob Ahn", "Sanghoon Cha", "Jaehyuk Huh"], "https://doi.org/10.1145/2155620.2155652", "micro", 2011]], "Jeongseob Ahn": [["Architectural support for secure virtualization under a vulnerable hypervisor", ["Seongwook Jin", "Jeongseob Ahn", "Sanghoon Cha", "Jaehyuk Huh"], "https://doi.org/10.1145/2155620.2155652", "micro", 2011]], "Sanghoon Cha": [["Architectural support for secure virtualization under a vulnerable hypervisor", ["Seongwook Jin", "Jeongseob Ahn", "Sanghoon Cha", "Jaehyuk Huh"], "https://doi.org/10.1145/2155620.2155652", "micro", 2011]], "Jaehyuk Huh": [["Architectural support for secure virtualization under a vulnerable hypervisor", ["Seongwook Jin", "Jeongseob Ahn", "Sanghoon Cha", "Jaehyuk Huh"], "https://doi.org/10.1145/2155620.2155652", "micro", 2011]], "Nikolas Ioannou": [["Complementing user-level coarse-grain parallelism with implicit speculative parallelism", ["Nikolas Ioannou", "Marcelo Cintra"], "https://doi.org/10.1145/2155620.2155654", "micro", 2011]], "Marcelo Cintra": [["Complementing user-level coarse-grain parallelism with implicit speculative parallelism", ["Nikolas Ioannou", "Marcelo Cintra"], "https://doi.org/10.1145/2155620.2155654", "micro", 2011]], "Wilson W. L. Fung": [["Hardware transactional memory for GPU architectures", ["Wilson W. L. Fung", "Inderpreet Singh", "Andrew Brownsword", "Tor M. Aamodt"], "https://doi.org/10.1145/2155620.2155655", "micro", 2011]], "Inderpreet Singh": [["Hardware transactional memory for GPU architectures", ["Wilson W. L. Fung", "Inderpreet Singh", "Andrew Brownsword", "Tor M. Aamodt"], "https://doi.org/10.1145/2155620.2155655", "micro", 2011]], "Andrew Brownsword": [["Hardware transactional memory for GPU architectures", ["Wilson W. L. Fung", "Inderpreet Singh", "Andrew Brownsword", "Tor M. Aamodt"], "https://doi.org/10.1145/2155620.2155655", "micro", 2011]], "Tor M. Aamodt": [["Hardware transactional memory for GPU architectures", ["Wilson W. L. Fung", "Inderpreet Singh", "Andrew Brownsword", "Tor M. Aamodt"], "https://doi.org/10.1145/2155620.2155655", "micro", 2011]], "Veynu Narasiman": [["Improving GPU performance via large warps and two-level warp scheduling", ["Veynu Narasiman", "Michael Shebanow", "Chang Joo Lee", "Rustam Miftakhutdinov", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1145/2155620.2155656", "micro", 2011]], "Michael Shebanow": [["Improving GPU performance via large warps and two-level warp scheduling", ["Veynu Narasiman", "Michael Shebanow", "Chang Joo Lee", "Rustam Miftakhutdinov", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1145/2155620.2155656", "micro", 2011]], "Chang Joo Lee": [["Improving GPU performance via large warps and two-level warp scheduling", ["Veynu Narasiman", "Michael Shebanow", "Chang Joo Lee", "Rustam Miftakhutdinov", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1145/2155620.2155656", "micro", 2011], ["Parallel application memory scheduling", ["Eiman Ebrahimi", "Rustam Miftakhutdinov", "Chris Fallin", "Chang Joo Lee", "Jose A. Joao", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1145/2155620.2155663", "micro", 2011]], "Rustam Miftakhutdinov": [["Improving GPU performance via large warps and two-level warp scheduling", ["Veynu Narasiman", "Michael Shebanow", "Chang Joo Lee", "Rustam Miftakhutdinov", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1145/2155620.2155656", "micro", 2011], ["Parallel application memory scheduling", ["Eiman Ebrahimi", "Rustam Miftakhutdinov", "Chris Fallin", "Chang Joo Lee", "Jose A. Joao", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1145/2155620.2155663", "micro", 2011]], "Onur Mutlu": [["Improving GPU performance via large warps and two-level warp scheduling", ["Veynu Narasiman", "Michael Shebanow", "Chang Joo Lee", "Rustam Miftakhutdinov", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1145/2155620.2155656", "micro", 2011], ["Parallel application memory scheduling", ["Eiman Ebrahimi", "Rustam Miftakhutdinov", "Chris Fallin", "Chang Joo Lee", "Jose A. Joao", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1145/2155620.2155663", "micro", 2011], ["Reducing memory interference in multicore systems via application-aware memory channel partitioning", ["Sai Prashanth Muralidhara", "Lavanya Subramanian", "Onur Mutlu", "Mahmut T. Kandemir", "Thomas Moscibroda"], "https://doi.org/10.1145/2155620.2155664", "micro", 2011]], "Yale N. Patt": [["Improving GPU performance via large warps and two-level warp scheduling", ["Veynu Narasiman", "Michael Shebanow", "Chang Joo Lee", "Rustam Miftakhutdinov", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1145/2155620.2155656", "micro", 2011], ["Parallel application memory scheduling", ["Eiman Ebrahimi", "Rustam Miftakhutdinov", "Chris Fallin", "Chang Joo Lee", "Jose A. Joao", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1145/2155620.2155663", "micro", 2011]], "Moinuddin K. Qureshi": [["Pay-As-You-Go: low-overhead hard-error correction for phase change memories", ["Moinuddin K. Qureshi"], "https://doi.org/10.1145/2155620.2155658", "micro", 2011]], "Zhenyu Sun": [["Multi retention level STT-RAM cache designs with a dynamic refresh scheme", ["Zhenyu Sun", "Xiuyuan Bi", "Hai Helen Li", "Weng-Fai Wong", "Zhong-Liang Ong", "Xiaochun Zhu", "Wenqing Wu"], "https://doi.org/10.1145/2155620.2155659", "micro", 2011]], "Xiuyuan Bi": [["Multi retention level STT-RAM cache designs with a dynamic refresh scheme", ["Zhenyu Sun", "Xiuyuan Bi", "Hai Helen Li", "Weng-Fai Wong", "Zhong-Liang Ong", "Xiaochun Zhu", "Wenqing Wu"], "https://doi.org/10.1145/2155620.2155659", "micro", 2011]], "Hai Helen Li": [["Multi retention level STT-RAM cache designs with a dynamic refresh scheme", ["Zhenyu Sun", "Xiuyuan Bi", "Hai Helen Li", "Weng-Fai Wong", "Zhong-Liang Ong", "Xiaochun Zhu", "Wenqing Wu"], "https://doi.org/10.1145/2155620.2155659", "micro", 2011]], "Weng-Fai Wong": [["Multi retention level STT-RAM cache designs with a dynamic refresh scheme", ["Zhenyu Sun", "Xiuyuan Bi", "Hai Helen Li", "Weng-Fai Wong", "Zhong-Liang Ong", "Xiaochun Zhu", "Wenqing Wu"], "https://doi.org/10.1145/2155620.2155659", "micro", 2011]], "Zhong-Liang Ong": [["Multi retention level STT-RAM cache designs with a dynamic refresh scheme", ["Zhenyu Sun", "Xiuyuan Bi", "Hai Helen Li", "Weng-Fai Wong", "Zhong-Liang Ong", "Xiaochun Zhu", "Wenqing Wu"], "https://doi.org/10.1145/2155620.2155659", "micro", 2011]], "Xiaochun Zhu": [["Multi retention level STT-RAM cache designs with a dynamic refresh scheme", ["Zhenyu Sun", "Xiuyuan Bi", "Hai Helen Li", "Weng-Fai Wong", "Zhong-Liang Ong", "Xiaochun Zhu", "Wenqing Wu"], "https://doi.org/10.1145/2155620.2155659", "micro", 2011]], "Wenqing Wu": [["Multi retention level STT-RAM cache designs with a dynamic refresh scheme", ["Zhenyu Sun", "Xiuyuan Bi", "Hai Helen Li", "Weng-Fai Wong", "Zhong-Liang Ong", "Xiaochun Zhu", "Wenqing Wu"], "https://doi.org/10.1145/2155620.2155659", "micro", 2011]], "Qing Guo": [["A resistive TCAM accelerator for data-intensive computing", ["Qing Guo", "Xiaochen Guo", "Yuxin Bai", "Engin Ipek"], "https://doi.org/10.1145/2155620.2155660", "micro", 2011]], "Xiaochen Guo": [["A resistive TCAM accelerator for data-intensive computing", ["Qing Guo", "Xiaochen Guo", "Yuxin Bai", "Engin Ipek"], "https://doi.org/10.1145/2155620.2155660", "micro", 2011]], "Yuxin Bai": [["A resistive TCAM accelerator for data-intensive computing", ["Qing Guo", "Xiaochen Guo", "Yuxin Bai", "Engin Ipek"], "https://doi.org/10.1145/2155620.2155660", "micro", 2011]], "Engin Ipek": [["A resistive TCAM accelerator for data-intensive computing", ["Qing Guo", "Xiaochen Guo", "Yuxin Bai", "Engin Ipek"], "https://doi.org/10.1145/2155620.2155660", "micro", 2011]], "Eiman Ebrahimi": [["Parallel application memory scheduling", ["Eiman Ebrahimi", "Rustam Miftakhutdinov", "Chris Fallin", "Chang Joo Lee", "Jose A. Joao", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1145/2155620.2155663", "micro", 2011]], "Chris Fallin": [["Parallel application memory scheduling", ["Eiman Ebrahimi", "Rustam Miftakhutdinov", "Chris Fallin", "Chang Joo Lee", "Jose A. Joao", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1145/2155620.2155663", "micro", 2011]], "Jose A. Joao": [["Parallel application memory scheduling", ["Eiman Ebrahimi", "Rustam Miftakhutdinov", "Chris Fallin", "Chang Joo Lee", "Jose A. Joao", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1145/2155620.2155663", "micro", 2011]], "Sai Prashanth Muralidhara": [["Reducing memory interference in multicore systems via application-aware memory channel partitioning", ["Sai Prashanth Muralidhara", "Lavanya Subramanian", "Onur Mutlu", "Mahmut T. Kandemir", "Thomas Moscibroda"], "https://doi.org/10.1145/2155620.2155664", "micro", 2011]], "Lavanya Subramanian": [["Reducing memory interference in multicore systems via application-aware memory channel partitioning", ["Sai Prashanth Muralidhara", "Lavanya Subramanian", "Onur Mutlu", "Mahmut T. Kandemir", "Thomas Moscibroda"], "https://doi.org/10.1145/2155620.2155664", "micro", 2011]], "Mahmut T. Kandemir": [["Reducing memory interference in multicore systems via application-aware memory channel partitioning", ["Sai Prashanth Muralidhara", "Lavanya Subramanian", "Onur Mutlu", "Mahmut T. Kandemir", "Thomas Moscibroda"], "https://doi.org/10.1145/2155620.2155664", "micro", 2011], ["A data layout optimization framework for NUCA-based multicores", ["Yuanrui Zhang", "Wei Ding", "Mahmut T. Kandemir", "Jun Liu", "Ohyoung Jang"], "https://doi.org/10.1145/2155620.2155677", "micro", 2011]], "Thomas Moscibroda": [["Reducing memory interference in multicore systems via application-aware memory channel partitioning", ["Sai Prashanth Muralidhara", "Lavanya Subramanian", "Onur Mutlu", "Mahmut T. Kandemir", "Thomas Moscibroda"], "https://doi.org/10.1145/2155620.2155664", "micro", 2011]], "Nikos Foutris": [["Accelerating microprocessor silicon validation by exposing ISA diversity", ["Nikos Foutris", "Dimitris Gizopoulos", "Mihalis Psarakis", "Xavier Vera", "Antonio Gonzalez"], "https://doi.org/10.1145/2155620.2155666", "micro", 2011]], "Dimitris Gizopoulos": [["Accelerating microprocessor silicon validation by exposing ISA diversity", ["Nikos Foutris", "Dimitris Gizopoulos", "Mihalis Psarakis", "Xavier Vera", "Antonio Gonzalez"], "https://doi.org/10.1145/2155620.2155666", "micro", 2011]], "Mihalis Psarakis": [["Accelerating microprocessor silicon validation by exposing ISA diversity", ["Nikos Foutris", "Dimitris Gizopoulos", "Mihalis Psarakis", "Xavier Vera", "Antonio Gonzalez"], "https://doi.org/10.1145/2155620.2155666", "micro", 2011]], "Xavier Vera": [["Accelerating microprocessor silicon validation by exposing ISA diversity", ["Nikos Foutris", "Dimitris Gizopoulos", "Mihalis Psarakis", "Xavier Vera", "Antonio Gonzalez"], "https://doi.org/10.1145/2155620.2155666", "micro", 2011]], "Antonio Gonzalez": [["Accelerating microprocessor silicon validation by exposing ISA diversity", ["Nikos Foutris", "Dimitris Gizopoulos", "Mihalis Psarakis", "Xavier Vera", "Antonio Gonzalez"], "https://doi.org/10.1145/2155620.2155666", "micro", 2011]], "Ritesh Parikh": [["Formally enhanced runtime verification to ensure NoC functional correctness", ["Ritesh Parikh", "Valeria Bertacco"], "https://doi.org/10.1145/2155620.2155668", "micro", 2011]], "Valeria Bertacco": [["Formally enhanced runtime verification to ensure NoC functional correctness", ["Ritesh Parikh", "Valeria Bertacco"], "https://doi.org/10.1145/2155620.2155668", "micro", 2011]], "Soontae Kim": [["Residue cache: a low-energy low-area L2 cache architecture via compression and partial hits", ["Soontae Kim", "Jongmin Lee", "Jesung Kim", "Seokin Hong"], "https://doi.org/10.1145/2155620.2155670", "micro", 2011]], "Jongmin Lee": [["Residue cache: a low-energy low-area L2 cache architecture via compression and partial hits", ["Soontae Kim", "Jongmin Lee", "Jesung Kim", "Seokin Hong"], "https://doi.org/10.1145/2155620.2155670", "micro", 2011]], "Jesung Kim": [["Residue cache: a low-energy low-area L2 cache architecture via compression and partial hits", ["Soontae Kim", "Jongmin Lee", "Jesung Kim", "Seokin Hong"], "https://doi.org/10.1145/2155620.2155670", "micro", 2011]], "Seokin Hong": [["Residue cache: a low-energy low-area L2 cache architecture via compression and partial hits", ["Soontae Kim", "Jongmin Lee", "Jesung Kim", "Seokin Hong"], "https://doi.org/10.1145/2155620.2155670", "micro", 2011]], "Carole-Jean Wu": [["SHiP: signature-based hit predictor for high performance caching", ["Carole-Jean Wu", "Aamer Jaleel", "William Hasenplaugh", "Margaret Martonosi", "Simon C. Steely Jr.", "Joel S. Emer"], "https://doi.org/10.1145/2155620.2155671", "micro", 2011], ["PACMan: prefetch-aware cache management for high performance caching", ["Carole-Jean Wu", "Aamer Jaleel", "Margaret Martonosi", "Simon C. Steely Jr.", "Joel S. Emer"], "https://doi.org/10.1145/2155620.2155672", "micro", 2011]], "Aamer Jaleel": [["SHiP: signature-based hit predictor for high performance caching", ["Carole-Jean Wu", "Aamer Jaleel", "William Hasenplaugh", "Margaret Martonosi", "Simon C. Steely Jr.", "Joel S. Emer"], "https://doi.org/10.1145/2155620.2155671", "micro", 2011], ["PACMan: prefetch-aware cache management for high performance caching", ["Carole-Jean Wu", "Aamer Jaleel", "Margaret Martonosi", "Simon C. Steely Jr.", "Joel S. Emer"], "https://doi.org/10.1145/2155620.2155672", "micro", 2011]], "William Hasenplaugh": [["SHiP: signature-based hit predictor for high performance caching", ["Carole-Jean Wu", "Aamer Jaleel", "William Hasenplaugh", "Margaret Martonosi", "Simon C. Steely Jr.", "Joel S. Emer"], "https://doi.org/10.1145/2155620.2155671", "micro", 2011]], "Margaret Martonosi": [["SHiP: signature-based hit predictor for high performance caching", ["Carole-Jean Wu", "Aamer Jaleel", "William Hasenplaugh", "Margaret Martonosi", "Simon C. Steely Jr.", "Joel S. Emer"], "https://doi.org/10.1145/2155620.2155671", "micro", 2011], ["PACMan: prefetch-aware cache management for high performance caching", ["Carole-Jean Wu", "Aamer Jaleel", "Margaret Martonosi", "Simon C. Steely Jr.", "Joel S. Emer"], "https://doi.org/10.1145/2155620.2155672", "micro", 2011]], "Simon C. Steely Jr.": [["SHiP: signature-based hit predictor for high performance caching", ["Carole-Jean Wu", "Aamer Jaleel", "William Hasenplaugh", "Margaret Martonosi", "Simon C. Steely Jr.", "Joel S. Emer"], "https://doi.org/10.1145/2155620.2155671", "micro", 2011], ["PACMan: prefetch-aware cache management for high performance caching", ["Carole-Jean Wu", "Aamer Jaleel", "Margaret Martonosi", "Simon C. Steely Jr.", "Joel S. Emer"], "https://doi.org/10.1145/2155620.2155672", "micro", 2011]], "Joel S. Emer": [["SHiP: signature-based hit predictor for high performance caching", ["Carole-Jean Wu", "Aamer Jaleel", "William Hasenplaugh", "Margaret Martonosi", "Simon C. Steely Jr.", "Joel S. Emer"], "https://doi.org/10.1145/2155620.2155671", "micro", 2011], ["PACMan: prefetch-aware cache management for high performance caching", ["Carole-Jean Wu", "Aamer Jaleel", "Margaret Martonosi", "Simon C. Steely Jr.", "Joel S. Emer"], "https://doi.org/10.1145/2155620.2155672", "micro", 2011]], "Mark D. Hill": [["Efficiently enabling conventional block sizes for very large die-stacked DRAM caches", ["Gabriel H. Loh", "Mark D. Hill"], "https://doi.org/10.1145/2155620.2155673", "micro", 2011]], "Mark Gebhart": [["A compile-time managed multi-level register file hierarchy", ["Mark Gebhart", "Stephen W. Keckler", "William J. Dally"], "https://doi.org/10.1145/2155620.2155675", "micro", 2011]], "Stephen W. Keckler": [["A compile-time managed multi-level register file hierarchy", ["Mark Gebhart", "Stephen W. Keckler", "William J. Dally"], "https://doi.org/10.1145/2155620.2155675", "micro", 2011]], "Gregory Frederick Diamos": [["SIMD re-convergence at thread frontiers", ["Gregory Frederick Diamos", "Benjamin Ashbaugh", "Subramaniam Maiyuran", "Andrew Kerr", "Haicheng Wu", "Sudhakar Yalamanchili"], "https://doi.org/10.1145/2155620.2155676", "micro", 2011]], "Benjamin Ashbaugh": [["SIMD re-convergence at thread frontiers", ["Gregory Frederick Diamos", "Benjamin Ashbaugh", "Subramaniam Maiyuran", "Andrew Kerr", "Haicheng Wu", "Sudhakar Yalamanchili"], "https://doi.org/10.1145/2155620.2155676", "micro", 2011]], "Subramaniam Maiyuran": [["SIMD re-convergence at thread frontiers", ["Gregory Frederick Diamos", "Benjamin Ashbaugh", "Subramaniam Maiyuran", "Andrew Kerr", "Haicheng Wu", "Sudhakar Yalamanchili"], "https://doi.org/10.1145/2155620.2155676", "micro", 2011]], "Andrew Kerr": [["SIMD re-convergence at thread frontiers", ["Gregory Frederick Diamos", "Benjamin Ashbaugh", "Subramaniam Maiyuran", "Andrew Kerr", "Haicheng Wu", "Sudhakar Yalamanchili"], "https://doi.org/10.1145/2155620.2155676", "micro", 2011]], "Haicheng Wu": [["SIMD re-convergence at thread frontiers", ["Gregory Frederick Diamos", "Benjamin Ashbaugh", "Subramaniam Maiyuran", "Andrew Kerr", "Haicheng Wu", "Sudhakar Yalamanchili"], "https://doi.org/10.1145/2155620.2155676", "micro", 2011]], "Sudhakar Yalamanchili": [["SIMD re-convergence at thread frontiers", ["Gregory Frederick Diamos", "Benjamin Ashbaugh", "Subramaniam Maiyuran", "Andrew Kerr", "Haicheng Wu", "Sudhakar Yalamanchili"], "https://doi.org/10.1145/2155620.2155676", "micro", 2011]], "Yuanrui Zhang": [["A data layout optimization framework for NUCA-based multicores", ["Yuanrui Zhang", "Wei Ding", "Mahmut T. Kandemir", "Jun Liu", "Ohyoung Jang"], "https://doi.org/10.1145/2155620.2155677", "micro", 2011]], "Wei Ding": [["A data layout optimization framework for NUCA-based multicores", ["Yuanrui Zhang", "Wei Ding", "Mahmut T. Kandemir", "Jun Liu", "Ohyoung Jang"], "https://doi.org/10.1145/2155620.2155677", "micro", 2011]], "Jun Liu": [["A data layout optimization framework for NUCA-based multicores", ["Yuanrui Zhang", "Wei Ding", "Mahmut T. Kandemir", "Jun Liu", "Ohyoung Jang"], "https://doi.org/10.1145/2155620.2155677", "micro", 2011]], "Ohyoung Jang": [["A data layout optimization framework for NUCA-based multicores", ["Yuanrui Zhang", "Wei Ding", "Mahmut T. Kandemir", "Jun Liu", "Ohyoung Jang"], "https://doi.org/10.1145/2155620.2155677", "micro", 2011]]}