Time resolution is 1 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDSE.v" Line 150: Timing violation in scope /TOP_levelModule/Decoser_inst/start_reg/TChk150_2759 at time 363388275 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 363388275 ps, Data Event Time Stamp: 363189074 ps, Ref Event Time Stamp: 363388115 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDSE.v" Line 150: Timing violation in scope /TOP_levelModule/Decoser_inst/start_reg/TChk150_2759 at time 363388275 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 363388275 ps, Ref Event Time Stamp: 363388115 ps, Data Event Time Stamp: 363388275 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDSE.v" Line 150: Timing violation in scope /TOP_levelModule/Decoser_inst/start_reg/TChk150_2759 at time 704388275 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 704388275 ps, Data Event Time Stamp: 704189074 ps, Ref Event Time Stamp: 704388115 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDSE.v" Line 150: Timing violation in scope /TOP_levelModule/Decoser_inst/start_reg/TChk150_2759 at time 704388275 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 704388275 ps, Ref Event Time Stamp: 704388115 ps, Data Event Time Stamp: 704388275 ps, Limit: 241 ps
