$comment
	File created using the following command:
		vcd file SCOMP.msim.vcd -direction
$end
$date
	Tue Jul 16 23:15:59 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module scomp_system_vhd_vec_tst $end
$var wire 1 ! clock_50 $end
$var wire 1 " HEX0 [6] $end
$var wire 1 # HEX0 [5] $end
$var wire 1 $ HEX0 [4] $end
$var wire 1 % HEX0 [3] $end
$var wire 1 & HEX0 [2] $end
$var wire 1 ' HEX0 [1] $end
$var wire 1 ( HEX0 [0] $end
$var wire 1 ) HEX1 [6] $end
$var wire 1 * HEX1 [5] $end
$var wire 1 + HEX1 [4] $end
$var wire 1 , HEX1 [3] $end
$var wire 1 - HEX1 [2] $end
$var wire 1 . HEX1 [1] $end
$var wire 1 / HEX1 [0] $end
$var wire 1 0 HEX2 [6] $end
$var wire 1 1 HEX2 [5] $end
$var wire 1 2 HEX2 [4] $end
$var wire 1 3 HEX2 [3] $end
$var wire 1 4 HEX2 [2] $end
$var wire 1 5 HEX2 [1] $end
$var wire 1 6 HEX2 [0] $end
$var wire 1 7 HEX3 [6] $end
$var wire 1 8 HEX3 [5] $end
$var wire 1 9 HEX3 [4] $end
$var wire 1 : HEX3 [3] $end
$var wire 1 ; HEX3 [2] $end
$var wire 1 < HEX3 [1] $end
$var wire 1 = HEX3 [0] $end
$var wire 1 > HEX4 [6] $end
$var wire 1 ? HEX4 [5] $end
$var wire 1 @ HEX4 [4] $end
$var wire 1 A HEX4 [3] $end
$var wire 1 B HEX4 [2] $end
$var wire 1 C HEX4 [1] $end
$var wire 1 D HEX4 [0] $end
$var wire 1 E HEX5 [6] $end
$var wire 1 F HEX5 [5] $end
$var wire 1 G HEX5 [4] $end
$var wire 1 H HEX5 [3] $end
$var wire 1 I HEX5 [2] $end
$var wire 1 J HEX5 [1] $end
$var wire 1 K HEX5 [0] $end
$var wire 1 L KEY0 $end
$var wire 1 M LEDR [9] $end
$var wire 1 N LEDR [8] $end
$var wire 1 O LEDR [7] $end
$var wire 1 P LEDR [6] $end
$var wire 1 Q LEDR [5] $end
$var wire 1 R LEDR [4] $end
$var wire 1 S LEDR [3] $end
$var wire 1 T LEDR [2] $end
$var wire 1 U LEDR [1] $end
$var wire 1 V LEDR [0] $end
$var wire 1 W SW [9] $end
$var wire 1 X SW [8] $end
$var wire 1 Y SW [7] $end
$var wire 1 Z SW [6] $end
$var wire 1 [ SW [5] $end
$var wire 1 \ SW [4] $end
$var wire 1 ] SW [3] $end
$var wire 1 ^ SW [2] $end
$var wire 1 _ SW [1] $end
$var wire 1 ` SW [0] $end
$var wire 1 a TPs [3] $end
$var wire 1 b TPs [2] $end
$var wire 1 c TPs [1] $end
$var wire 1 d TPs [0] $end

$scope module i1 $end
$var wire 1 e gnd $end
$var wire 1 f vcc $end
$var wire 1 g unknown $end
$var wire 1 h devoe $end
$var wire 1 i devclrn $end
$var wire 1 j devpor $end
$var wire 1 k ww_devoe $end
$var wire 1 l ww_devclrn $end
$var wire 1 m ww_devpor $end
$var wire 1 n ww_altera_reserved_tms $end
$var wire 1 o ww_altera_reserved_tck $end
$var wire 1 p ww_altera_reserved_tdi $end
$var wire 1 q ww_altera_reserved_tdo $end
$var wire 1 r ww_HEX0 [6] $end
$var wire 1 s ww_HEX0 [5] $end
$var wire 1 t ww_HEX0 [4] $end
$var wire 1 u ww_HEX0 [3] $end
$var wire 1 v ww_HEX0 [2] $end
$var wire 1 w ww_HEX0 [1] $end
$var wire 1 x ww_HEX0 [0] $end
$var wire 1 y ww_clock_50 $end
$var wire 1 z ww_KEY0 $end
$var wire 1 { ww_SW [9] $end
$var wire 1 | ww_SW [8] $end
$var wire 1 } ww_SW [7] $end
$var wire 1 ~ ww_SW [6] $end
$var wire 1 !! ww_SW [5] $end
$var wire 1 "! ww_SW [4] $end
$var wire 1 #! ww_SW [3] $end
$var wire 1 $! ww_SW [2] $end
$var wire 1 %! ww_SW [1] $end
$var wire 1 &! ww_SW [0] $end
$var wire 1 '! ww_HEX1 [6] $end
$var wire 1 (! ww_HEX1 [5] $end
$var wire 1 )! ww_HEX1 [4] $end
$var wire 1 *! ww_HEX1 [3] $end
$var wire 1 +! ww_HEX1 [2] $end
$var wire 1 ,! ww_HEX1 [1] $end
$var wire 1 -! ww_HEX1 [0] $end
$var wire 1 .! ww_HEX2 [6] $end
$var wire 1 /! ww_HEX2 [5] $end
$var wire 1 0! ww_HEX2 [4] $end
$var wire 1 1! ww_HEX2 [3] $end
$var wire 1 2! ww_HEX2 [2] $end
$var wire 1 3! ww_HEX2 [1] $end
$var wire 1 4! ww_HEX2 [0] $end
$var wire 1 5! ww_HEX3 [6] $end
$var wire 1 6! ww_HEX3 [5] $end
$var wire 1 7! ww_HEX3 [4] $end
$var wire 1 8! ww_HEX3 [3] $end
$var wire 1 9! ww_HEX3 [2] $end
$var wire 1 :! ww_HEX3 [1] $end
$var wire 1 ;! ww_HEX3 [0] $end
$var wire 1 <! ww_HEX4 [6] $end
$var wire 1 =! ww_HEX4 [5] $end
$var wire 1 >! ww_HEX4 [4] $end
$var wire 1 ?! ww_HEX4 [3] $end
$var wire 1 @! ww_HEX4 [2] $end
$var wire 1 A! ww_HEX4 [1] $end
$var wire 1 B! ww_HEX4 [0] $end
$var wire 1 C! ww_HEX5 [6] $end
$var wire 1 D! ww_HEX5 [5] $end
$var wire 1 E! ww_HEX5 [4] $end
$var wire 1 F! ww_HEX5 [3] $end
$var wire 1 G! ww_HEX5 [2] $end
$var wire 1 H! ww_HEX5 [1] $end
$var wire 1 I! ww_HEX5 [0] $end
$var wire 1 J! ww_LEDR [9] $end
$var wire 1 K! ww_LEDR [8] $end
$var wire 1 L! ww_LEDR [7] $end
$var wire 1 M! ww_LEDR [6] $end
$var wire 1 N! ww_LEDR [5] $end
$var wire 1 O! ww_LEDR [4] $end
$var wire 1 P! ww_LEDR [3] $end
$var wire 1 Q! ww_LEDR [2] $end
$var wire 1 R! ww_LEDR [1] $end
$var wire 1 S! ww_LEDR [0] $end
$var wire 1 T! ww_TPs [3] $end
$var wire 1 U! ww_TPs [2] $end
$var wire 1 V! ww_TPs [1] $end
$var wire 1 W! ww_TPs [0] $end
$var wire 1 X! \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_VCOPH_bus\ [7] $end
$var wire 1 Y! \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_VCOPH_bus\ [6] $end
$var wire 1 Z! \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_VCOPH_bus\ [5] $end
$var wire 1 [! \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_VCOPH_bus\ [4] $end
$var wire 1 \! \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_VCOPH_bus\ [3] $end
$var wire 1 ]! \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_VCOPH_bus\ [2] $end
$var wire 1 ^! \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_VCOPH_bus\ [1] $end
$var wire 1 _! \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_VCOPH_bus\ [0] $end
$var wire 1 `! \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_MHI_bus_1\ [7] $end
$var wire 1 a! \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_MHI_bus_1\ [6] $end
$var wire 1 b! \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_MHI_bus_1\ [5] $end
$var wire 1 c! \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_MHI_bus_1\ [4] $end
$var wire 1 d! \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_MHI_bus_1\ [3] $end
$var wire 1 e! \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_MHI_bus_1\ [2] $end
$var wire 1 f! \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_MHI_bus_1\ [1] $end
$var wire 1 g! \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_MHI_bus_1\ [0] $end
$var wire 1 h! \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT_CLKIN_bus\ [3] $end
$var wire 1 i! \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT_CLKIN_bus\ [2] $end
$var wire 1 j! \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT_CLKIN_bus\ [1] $end
$var wire 1 k! \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT_CLKIN_bus\ [0] $end
$var wire 1 l! \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG_MHI_bus\ [7] $end
$var wire 1 m! \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG_MHI_bus\ [6] $end
$var wire 1 n! \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG_MHI_bus\ [5] $end
$var wire 1 o! \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG_MHI_bus\ [4] $end
$var wire 1 p! \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG_MHI_bus\ [3] $end
$var wire 1 q! \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG_MHI_bus\ [2] $end
$var wire 1 r! \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG_MHI_bus\ [1] $end
$var wire 1 s! \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG_MHI_bus\ [0] $end
$var wire 1 t! \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG_SHIFTEN_bus\ [8] $end
$var wire 1 u! \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG_SHIFTEN_bus\ [7] $end
$var wire 1 v! \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG_SHIFTEN_bus\ [6] $end
$var wire 1 w! \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG_SHIFTEN_bus\ [5] $end
$var wire 1 x! \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG_SHIFTEN_bus\ [4] $end
$var wire 1 y! \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG_SHIFTEN_bus\ [3] $end
$var wire 1 z! \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG_SHIFTEN_bus\ [2] $end
$var wire 1 {! \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG_SHIFTEN_bus\ [1] $end
$var wire 1 |! \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG_SHIFTEN_bus\ [0] $end
$var wire 1 }! \inst5|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\ [0] $end
$var wire 1 ~! \inst5|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ [10] $end
$var wire 1 !" \inst5|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ [9] $end
$var wire 1 "" \inst5|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ [8] $end
$var wire 1 #" \inst5|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ [7] $end
$var wire 1 $" \inst5|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ [6] $end
$var wire 1 %" \inst5|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ [5] $end
$var wire 1 &" \inst5|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ [4] $end
$var wire 1 '" \inst5|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ [3] $end
$var wire 1 (" \inst5|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ [2] $end
$var wire 1 )" \inst5|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ [1] $end
$var wire 1 *" \inst5|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ [0] $end
$var wire 1 +" \inst5|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\ [0] $end
$var wire 1 ," \inst5|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ [0] $end
$var wire 1 -" \inst5|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ [10] $end
$var wire 1 ." \inst5|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ [9] $end
$var wire 1 /" \inst5|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ [8] $end
$var wire 1 0" \inst5|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ [7] $end
$var wire 1 1" \inst5|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ [6] $end
$var wire 1 2" \inst5|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ [5] $end
$var wire 1 3" \inst5|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ [4] $end
$var wire 1 4" \inst5|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ [3] $end
$var wire 1 5" \inst5|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ [2] $end
$var wire 1 6" \inst5|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ [1] $end
$var wire 1 7" \inst5|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ [0] $end
$var wire 1 8" \inst5|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\ [0] $end
$var wire 1 9" \inst5|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ [0] $end
$var wire 1 :" \inst5|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ [10] $end
$var wire 1 ;" \inst5|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ [9] $end
$var wire 1 <" \inst5|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ [8] $end
$var wire 1 =" \inst5|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ [7] $end
$var wire 1 >" \inst5|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ [6] $end
$var wire 1 ?" \inst5|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ [5] $end
$var wire 1 @" \inst5|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ [4] $end
$var wire 1 A" \inst5|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ [3] $end
$var wire 1 B" \inst5|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ [2] $end
$var wire 1 C" \inst5|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ [1] $end
$var wire 1 D" \inst5|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ [0] $end
$var wire 1 E" \inst5|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\ [0] $end
$var wire 1 F" \inst5|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ [0] $end
$var wire 1 G" \inst5|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ [10] $end
$var wire 1 H" \inst5|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ [9] $end
$var wire 1 I" \inst5|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ [8] $end
$var wire 1 J" \inst5|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ [7] $end
$var wire 1 K" \inst5|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ [6] $end
$var wire 1 L" \inst5|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ [5] $end
$var wire 1 M" \inst5|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ [4] $end
$var wire 1 N" \inst5|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ [3] $end
$var wire 1 O" \inst5|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ [2] $end
$var wire 1 P" \inst5|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ [1] $end
$var wire 1 Q" \inst5|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ [0] $end
$var wire 1 R" \inst5|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ [0] $end
$var wire 1 S" \inst5|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ [0] $end
$var wire 1 T" \inst5|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ [10] $end
$var wire 1 U" \inst5|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ [9] $end
$var wire 1 V" \inst5|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ [8] $end
$var wire 1 W" \inst5|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ [7] $end
$var wire 1 X" \inst5|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ [6] $end
$var wire 1 Y" \inst5|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ [5] $end
$var wire 1 Z" \inst5|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ [4] $end
$var wire 1 [" \inst5|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ [3] $end
$var wire 1 \" \inst5|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ [2] $end
$var wire 1 ]" \inst5|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ [1] $end
$var wire 1 ^" \inst5|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ [0] $end
$var wire 1 _" \inst5|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ [0] $end
$var wire 1 `" \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter_VCO0PH_bus\ [7] $end
$var wire 1 a" \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter_VCO0PH_bus\ [6] $end
$var wire 1 b" \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter_VCO0PH_bus\ [5] $end
$var wire 1 c" \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter_VCO0PH_bus\ [4] $end
$var wire 1 d" \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter_VCO0PH_bus\ [3] $end
$var wire 1 e" \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter_VCO0PH_bus\ [2] $end
$var wire 1 f" \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter_VCO0PH_bus\ [1] $end
$var wire 1 g" \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter_VCO0PH_bus\ [0] $end
$var wire 1 h" \inst5|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ [0] $end
$var wire 1 i" \inst5|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ [10] $end
$var wire 1 j" \inst5|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ [9] $end
$var wire 1 k" \inst5|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ [8] $end
$var wire 1 l" \inst5|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ [7] $end
$var wire 1 m" \inst5|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ [6] $end
$var wire 1 n" \inst5|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ [5] $end
$var wire 1 o" \inst5|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ [4] $end
$var wire 1 p" \inst5|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ [3] $end
$var wire 1 q" \inst5|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ [2] $end
$var wire 1 r" \inst5|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ [1] $end
$var wire 1 s" \inst5|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ [0] $end
$var wire 1 t" \inst5|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ [0] $end
$var wire 1 u" \inst5|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ [0] $end
$var wire 1 v" \inst5|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ [10] $end
$var wire 1 w" \inst5|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ [9] $end
$var wire 1 x" \inst5|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ [8] $end
$var wire 1 y" \inst5|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ [7] $end
$var wire 1 z" \inst5|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ [6] $end
$var wire 1 {" \inst5|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ [5] $end
$var wire 1 |" \inst5|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ [4] $end
$var wire 1 }" \inst5|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ [3] $end
$var wire 1 ~" \inst5|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ [2] $end
$var wire 1 !# \inst5|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ [1] $end
$var wire 1 "# \inst5|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ [0] $end
$var wire 1 ## \inst5|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ [0] $end
$var wire 1 $# \inst5|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ [0] $end
$var wire 1 %# \inst5|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ [10] $end
$var wire 1 &# \inst5|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ [9] $end
$var wire 1 '# \inst5|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ [8] $end
$var wire 1 (# \inst5|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ [7] $end
$var wire 1 )# \inst5|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ [6] $end
$var wire 1 *# \inst5|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ [5] $end
$var wire 1 +# \inst5|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ [4] $end
$var wire 1 ,# \inst5|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ [3] $end
$var wire 1 -# \inst5|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ [2] $end
$var wire 1 .# \inst5|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ [1] $end
$var wire 1 /# \inst5|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ [0] $end
$var wire 1 0# \inst5|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ [0] $end
$var wire 1 1# \inst5|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ [0] $end
$var wire 1 2# \inst5|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ [10] $end
$var wire 1 3# \inst5|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ [9] $end
$var wire 1 4# \inst5|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ [8] $end
$var wire 1 5# \inst5|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ [7] $end
$var wire 1 6# \inst5|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ [6] $end
$var wire 1 7# \inst5|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ [5] $end
$var wire 1 8# \inst5|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ [4] $end
$var wire 1 9# \inst5|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ [3] $end
$var wire 1 :# \inst5|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ [2] $end
$var wire 1 ;# \inst5|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ [1] $end
$var wire 1 <# \inst5|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ [0] $end
$var wire 1 =# \inst5|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ [0] $end
$var wire 1 ># \inst5|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ [0] $end
$var wire 1 ?# \inst5|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ [10] $end
$var wire 1 @# \inst5|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ [9] $end
$var wire 1 A# \inst5|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ [8] $end
$var wire 1 B# \inst5|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ [7] $end
$var wire 1 C# \inst5|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ [6] $end
$var wire 1 D# \inst5|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ [5] $end
$var wire 1 E# \inst5|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ [4] $end
$var wire 1 F# \inst5|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ [3] $end
$var wire 1 G# \inst5|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ [2] $end
$var wire 1 H# \inst5|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ [1] $end
$var wire 1 I# \inst5|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ [0] $end
$var wire 1 J# \inst5|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ [0] $end
$var wire 1 K# \inst5|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ [0] $end
$var wire 1 L# \inst5|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ [10] $end
$var wire 1 M# \inst5|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ [9] $end
$var wire 1 N# \inst5|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ [8] $end
$var wire 1 O# \inst5|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ [7] $end
$var wire 1 P# \inst5|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ [6] $end
$var wire 1 Q# \inst5|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ [5] $end
$var wire 1 R# \inst5|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ [4] $end
$var wire 1 S# \inst5|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ [3] $end
$var wire 1 T# \inst5|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ [2] $end
$var wire 1 U# \inst5|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ [1] $end
$var wire 1 V# \inst5|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ [0] $end
$var wire 1 W# \inst5|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ [0] $end
$var wire 1 X# \inst5|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ [0] $end
$var wire 1 Y# \inst5|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ [10] $end
$var wire 1 Z# \inst5|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ [9] $end
$var wire 1 [# \inst5|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ [8] $end
$var wire 1 \# \inst5|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ [7] $end
$var wire 1 ]# \inst5|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ [6] $end
$var wire 1 ^# \inst5|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ [5] $end
$var wire 1 _# \inst5|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ [4] $end
$var wire 1 `# \inst5|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ [3] $end
$var wire 1 a# \inst5|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ [2] $end
$var wire 1 b# \inst5|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ [1] $end
$var wire 1 c# \inst5|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ [0] $end
$var wire 1 d# \inst5|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ [0] $end
$var wire 1 e# \inst5|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ [0] $end
$var wire 1 f# \inst5|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ [10] $end
$var wire 1 g# \inst5|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ [9] $end
$var wire 1 h# \inst5|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ [8] $end
$var wire 1 i# \inst5|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ [7] $end
$var wire 1 j# \inst5|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ [6] $end
$var wire 1 k# \inst5|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ [5] $end
$var wire 1 l# \inst5|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ [4] $end
$var wire 1 m# \inst5|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ [3] $end
$var wire 1 n# \inst5|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ [2] $end
$var wire 1 o# \inst5|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ [1] $end
$var wire 1 p# \inst5|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ [0] $end
$var wire 1 q# \inst5|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ [0] $end
$var wire 1 r# \inst5|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ [0] $end
$var wire 1 s# \inst5|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ [10] $end
$var wire 1 t# \inst5|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ [9] $end
$var wire 1 u# \inst5|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ [8] $end
$var wire 1 v# \inst5|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ [7] $end
$var wire 1 w# \inst5|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ [6] $end
$var wire 1 x# \inst5|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ [5] $end
$var wire 1 y# \inst5|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ [4] $end
$var wire 1 z# \inst5|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ [3] $end
$var wire 1 {# \inst5|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ [2] $end
$var wire 1 |# \inst5|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ [1] $end
$var wire 1 }# \inst5|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ [0] $end
$var wire 1 ~# \inst5|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ [0] $end
$var wire 1 !$ \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [0] $end
$var wire 1 "$ \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [10] $end
$var wire 1 #$ \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [9] $end
$var wire 1 $$ \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [8] $end
$var wire 1 %$ \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [7] $end
$var wire 1 &$ \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [6] $end
$var wire 1 '$ \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [5] $end
$var wire 1 ($ \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [4] $end
$var wire 1 )$ \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [3] $end
$var wire 1 *$ \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [2] $end
$var wire 1 +$ \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [1] $end
$var wire 1 ,$ \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [0] $end
$var wire 1 -$ \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [0] $end
$var wire 1 .$ \inst5|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ [0] $end
$var wire 1 /$ \inst5|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ [10] $end
$var wire 1 0$ \inst5|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ [9] $end
$var wire 1 1$ \inst5|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ [8] $end
$var wire 1 2$ \inst5|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ [7] $end
$var wire 1 3$ \inst5|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ [6] $end
$var wire 1 4$ \inst5|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ [5] $end
$var wire 1 5$ \inst5|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ [4] $end
$var wire 1 6$ \inst5|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ [3] $end
$var wire 1 7$ \inst5|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ [2] $end
$var wire 1 8$ \inst5|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ [1] $end
$var wire 1 9$ \inst5|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ [0] $end
$var wire 1 :$ \inst5|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ [0] $end
$var wire 1 ;$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTADATAIN_bus\ [0] $end
$var wire 1 <$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\ [11] $end
$var wire 1 =$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\ [10] $end
$var wire 1 >$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\ [9] $end
$var wire 1 ?$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\ [8] $end
$var wire 1 @$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\ [7] $end
$var wire 1 A$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\ [6] $end
$var wire 1 B$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\ [5] $end
$var wire 1 C$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\ [4] $end
$var wire 1 D$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\ [3] $end
$var wire 1 E$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\ [2] $end
$var wire 1 F$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\ [1] $end
$var wire 1 G$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\ [0] $end
$var wire 1 H$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\ [11] $end
$var wire 1 I$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\ [10] $end
$var wire 1 J$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\ [9] $end
$var wire 1 K$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\ [8] $end
$var wire 1 L$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\ [7] $end
$var wire 1 M$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\ [6] $end
$var wire 1 N$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\ [5] $end
$var wire 1 O$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\ [4] $end
$var wire 1 P$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\ [3] $end
$var wire 1 Q$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\ [2] $end
$var wire 1 R$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\ [1] $end
$var wire 1 S$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\ [0] $end
$var wire 1 T$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [0] $end
$var wire 1 U$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTADATAIN_bus\ [0] $end
$var wire 1 V$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTAADDR_bus\ [11] $end
$var wire 1 W$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTAADDR_bus\ [10] $end
$var wire 1 X$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTAADDR_bus\ [9] $end
$var wire 1 Y$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTAADDR_bus\ [8] $end
$var wire 1 Z$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTAADDR_bus\ [7] $end
$var wire 1 [$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTAADDR_bus\ [6] $end
$var wire 1 \$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTAADDR_bus\ [5] $end
$var wire 1 ]$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTAADDR_bus\ [4] $end
$var wire 1 ^$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTAADDR_bus\ [3] $end
$var wire 1 _$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTAADDR_bus\ [2] $end
$var wire 1 `$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTAADDR_bus\ [1] $end
$var wire 1 a$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTAADDR_bus\ [0] $end
$var wire 1 b$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTBADDR_bus\ [11] $end
$var wire 1 c$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTBADDR_bus\ [10] $end
$var wire 1 d$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTBADDR_bus\ [9] $end
$var wire 1 e$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTBADDR_bus\ [8] $end
$var wire 1 f$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTBADDR_bus\ [7] $end
$var wire 1 g$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTBADDR_bus\ [6] $end
$var wire 1 h$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTBADDR_bus\ [5] $end
$var wire 1 i$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTBADDR_bus\ [4] $end
$var wire 1 j$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTBADDR_bus\ [3] $end
$var wire 1 k$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTBADDR_bus\ [2] $end
$var wire 1 l$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTBADDR_bus\ [1] $end
$var wire 1 m$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTBADDR_bus\ [0] $end
$var wire 1 n$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ [0] $end
$var wire 1 o$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTADATAIN_bus\ [0] $end
$var wire 1 p$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTAADDR_bus\ [11] $end
$var wire 1 q$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTAADDR_bus\ [10] $end
$var wire 1 r$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTAADDR_bus\ [9] $end
$var wire 1 s$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTAADDR_bus\ [8] $end
$var wire 1 t$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTAADDR_bus\ [7] $end
$var wire 1 u$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTAADDR_bus\ [6] $end
$var wire 1 v$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTAADDR_bus\ [5] $end
$var wire 1 w$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTAADDR_bus\ [4] $end
$var wire 1 x$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTAADDR_bus\ [3] $end
$var wire 1 y$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTAADDR_bus\ [2] $end
$var wire 1 z$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTAADDR_bus\ [1] $end
$var wire 1 {$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTAADDR_bus\ [0] $end
$var wire 1 |$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBADDR_bus\ [11] $end
$var wire 1 }$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBADDR_bus\ [10] $end
$var wire 1 ~$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBADDR_bus\ [9] $end
$var wire 1 !% \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBADDR_bus\ [8] $end
$var wire 1 "% \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBADDR_bus\ [7] $end
$var wire 1 #% \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBADDR_bus\ [6] $end
$var wire 1 $% \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBADDR_bus\ [5] $end
$var wire 1 %% \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBADDR_bus\ [4] $end
$var wire 1 &% \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBADDR_bus\ [3] $end
$var wire 1 '% \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBADDR_bus\ [2] $end
$var wire 1 (% \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBADDR_bus\ [1] $end
$var wire 1 )% \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBADDR_bus\ [0] $end
$var wire 1 *% \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ [0] $end
$var wire 1 +% \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|clk0bad\ $end
$var wire 1 ,% \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|blockselect\ $end
$var wire 1 -% \auto_hub|~GND~combout\ $end
$var wire 1 .% \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout\ $end
$var wire 1 /% \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout\ $end
$var wire 1 0% \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q\ $end
$var wire 1 1% \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q\ $end
$var wire 1 2% \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout\ $end
$var wire 1 3% \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout\ $end
$var wire 1 4% \clock_50~input_o\ $end
$var wire 1 5% \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|refclk_select_extswitchbuf_wire\ $end
$var wire 1 6% \KEY0~input_o\ $end
$var wire 1 7% \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|refclk_select_clkout_wire\ $end
$var wire 1 8% \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|pll_reconfig_up_wire\ $end
$var wire 1 9% \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|pll_reconfig_shiftenm_wire\ $end
$var wire 1 :% \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|shift\ $end
$var wire 1 ;% \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|cntnen\ $end
$var wire 1 <% \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|tclk\ $end
$var wire 1 =% \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\ $end
$var wire 1 >% \inst5|state.init~q\ $end
$var wire 1 ?% \inst5|state~38_combout\ $end
$var wire 1 @% \inst5|state~39_combout\ $end
$var wire 1 A% \inst5|state.ex_addi~q\ $end
$var wire 1 B% \inst5|state~45_combout\ $end
$var wire 1 C% \inst5|state.ex_iload~q\ $end
$var wire 1 D% \inst5|WideNor0~combout\ $end
$var wire 1 E% \inst5|Add1~80_combout\ $end
$var wire 1 F% \SW[3]~input_o\ $end
$var wire 1 G% \inst3|Add1~29_sumout\ $end
$var wire 1 H% \inst3|LessThan1~0_combout\ $end
$var wire 1 I% \inst3|LessThan1~1_combout\ $end
$var wire 1 J% \inst3|LessThan1~2_combout\ $end
$var wire 1 K% \inst3|LessThan1~3_combout\ $end
$var wire 1 L% \inst3|LessThan1~4_combout\ $end
$var wire 1 M% \inst3|LessThan1~5_combout\ $end
$var wire 1 N% \inst3|Add1~30\ $end
$var wire 1 O% \inst3|Add1~25_sumout\ $end
$var wire 1 P% \inst3|Add1~26\ $end
$var wire 1 Q% \inst3|Add1~33_sumout\ $end
$var wire 1 R% \inst3|Add1~34\ $end
$var wire 1 S% \inst3|Add1~37_sumout\ $end
$var wire 1 T% \inst3|Add1~38\ $end
$var wire 1 U% \inst3|Add1~41_sumout\ $end
$var wire 1 V% \inst3|Add1~42\ $end
$var wire 1 W% \inst3|Add1~45_sumout\ $end
$var wire 1 X% \inst3|Add1~46\ $end
$var wire 1 Y% \inst3|Add1~21_sumout\ $end
$var wire 1 Z% \inst3|Add1~22\ $end
$var wire 1 [% \inst3|Add1~49_sumout\ $end
$var wire 1 \% \inst3|Add1~50\ $end
$var wire 1 ]% \inst3|Add1~53_sumout\ $end
$var wire 1 ^% \inst3|Add1~54\ $end
$var wire 1 _% \inst3|Add1~57_sumout\ $end
$var wire 1 `% \inst3|Add1~58\ $end
$var wire 1 a% \inst3|Add1~61_sumout\ $end
$var wire 1 b% \inst3|Add1~62\ $end
$var wire 1 c% \inst3|Add1~13_sumout\ $end
$var wire 1 d% \inst3|Add1~14\ $end
$var wire 1 e% \inst3|Add1~17_sumout\ $end
$var wire 1 f% \inst3|Add1~18\ $end
$var wire 1 g% \inst3|Add1~9_sumout\ $end
$var wire 1 h% \inst3|Add1~10\ $end
$var wire 1 i% \inst3|Add1~65_sumout\ $end
$var wire 1 j% \inst3|Add1~66\ $end
$var wire 1 k% \inst3|Add1~69_sumout\ $end
$var wire 1 l% \inst3|Add1~70\ $end
$var wire 1 m% \inst3|Add1~5_sumout\ $end
$var wire 1 n% \inst3|Add1~6\ $end
$var wire 1 o% \inst3|Add1~73_sumout\ $end
$var wire 1 p% \inst3|Add1~74\ $end
$var wire 1 q% \inst3|Add1~77_sumout\ $end
$var wire 1 r% \inst3|Add1~78\ $end
$var wire 1 s% \inst3|Add1~1_sumout\ $end
$var wire 1 t% \inst3|clock_10Hz_int~0_combout\ $end
$var wire 1 u% \inst3|clock_10Hz_int~q\ $end
$var wire 1 v% \inst3|clock_10Hz~q\ $end
$var wire 1 w% \SW[0]~input_o\ $end
$var wire 1 x% \inst5|state~33_combout\ $end
$var wire 1 y% \inst5|state~35_combout\ $end
$var wire 1 z% \inst5|state.ex_in~q\ $end
$var wire 1 {% \inst5|state.ex_in2~q\ $end
$var wire 1 |% \inst5|operand[0]~0_combout\ $end
$var wire 1 }% \inst5|state~41_combout\ $end
$var wire 1 ~% \inst5|state~56_combout\ $end
$var wire 1 !& \inst5|state.ex_call~q\ $end
$var wire 1 "& \inst5|PC_stack[9][0]~1_combout\ $end
$var wire 1 #& \inst5|PC_stack[9][0]~q\ $end
$var wire 1 $& \inst5|state~52_combout\ $end
$var wire 1 %& \inst5|state.ex_return~q\ $end
$var wire 1 && \inst5|PC_stack[0][0]~0_combout\ $end
$var wire 1 '& \inst5|PC_stack[8][0]~q\ $end
$var wire 1 (& \inst5|PC_stack[7][0]~q\ $end
$var wire 1 )& \inst5|PC_stack[6][0]~q\ $end
$var wire 1 *& \inst5|PC_stack[5][0]~q\ $end
$var wire 1 +& \inst5|PC_stack[4][0]~q\ $end
$var wire 1 ,& \inst5|PC_stack[3][0]~q\ $end
$var wire 1 -& \inst5|PC_stack[2][0]~q\ $end
$var wire 1 .& \inst5|PC_stack[1][0]~q\ $end
$var wire 1 /& \inst5|PC_stack[0][0]~q\ $end
$var wire 1 0& \inst5|Add0~1_sumout\ $end
$var wire 1 1& \inst5|Selector11~0_combout\ $end
$var wire 1 2& \inst5|state~49_combout\ $end
$var wire 1 3& \inst5|state.ex_reti~q\ $end
$var wire 1 4& \inst5|WideOr3~1_combout\ $end
$var wire 1 5& \inst5|state~53_combout\ $end
$var wire 1 6& \inst5|state.ex_jneg~q\ $end
$var wire 1 7& \inst5|state~54_combout\ $end
$var wire 1 8& \inst5|state.ex_jzero~q\ $end
$var wire 1 9& \inst5|state~55_combout\ $end
$var wire 1 :& \inst5|state.ex_jpos~q\ $end
$var wire 1 ;& \SW[1]~input_o\ $end
$var wire 1 <& \inst4|Add0~1_sumout\ $end
$var wire 1 =& \SW[2]~input_o\ $end
$var wire 1 >& \IO_DATA[2]~2_combout\ $end
$var wire 1 ?& \inst5|Add1~64_combout\ $end
$var wire 1 @& \inst5|Add1~65_combout\ $end
$var wire 1 A& \inst5|Add1~72_combout\ $end
$var wire 1 B& \inst5|operand[1]~1_combout\ $end
$var wire 1 C& \inst5|PC_stack[9][1]~q\ $end
$var wire 1 D& \inst5|PC_stack[8][1]~q\ $end
$var wire 1 E& \inst5|PC_stack[7][1]~q\ $end
$var wire 1 F& \inst5|PC_stack[6][1]~q\ $end
$var wire 1 G& \inst5|PC_stack[5][1]~q\ $end
$var wire 1 H& \inst5|PC_stack[4][1]~q\ $end
$var wire 1 I& \inst5|PC_stack[3][1]~q\ $end
$var wire 1 J& \inst5|PC_stack[2][1]~q\ $end
$var wire 1 K& \inst5|PC_stack[1][1]~q\ $end
$var wire 1 L& \inst5|PC_stack[0][1]~q\ $end
$var wire 1 M& \inst5|Add0~2\ $end
$var wire 1 N& \inst5|Add0~5_sumout\ $end
$var wire 1 O& \inst5|Selector10~0_combout\ $end
$var wire 1 P& \inst5|next_mem_addr[1]~1_combout\ $end
$var wire 1 Q& \inst5|operand[2]~2_combout\ $end
$var wire 1 R& \inst5|PC_stack[9][2]~q\ $end
$var wire 1 S& \inst5|PC_stack[8][2]~q\ $end
$var wire 1 T& \inst5|PC_stack[7][2]~q\ $end
$var wire 1 U& \inst5|PC_stack[6][2]~q\ $end
$var wire 1 V& \inst5|PC_stack[5][2]~q\ $end
$var wire 1 W& \inst5|PC_stack[4][2]~q\ $end
$var wire 1 X& \inst5|PC_stack[3][2]~q\ $end
$var wire 1 Y& \inst5|PC_stack[2][2]~q\ $end
$var wire 1 Z& \inst5|PC_stack[1][2]~q\ $end
$var wire 1 [& \inst5|PC_stack[0][2]~q\ $end
$var wire 1 \& \inst5|Add0~6\ $end
$var wire 1 ]& \inst5|Add0~9_sumout\ $end
$var wire 1 ^& \inst5|Selector9~0_combout\ $end
$var wire 1 _& \inst5|next_mem_addr[2]~2_combout\ $end
$var wire 1 `& \inst5|operand[3]~3_combout\ $end
$var wire 1 a& \inst5|PC_stack[9][3]~q\ $end
$var wire 1 b& \inst5|PC_stack[8][3]~q\ $end
$var wire 1 c& \inst5|PC_stack[7][3]~q\ $end
$var wire 1 d& \inst5|PC_stack[6][3]~q\ $end
$var wire 1 e& \inst5|PC_stack[5][3]~q\ $end
$var wire 1 f& \inst5|PC_stack[4][3]~q\ $end
$var wire 1 g& \inst5|PC_stack[3][3]~q\ $end
$var wire 1 h& \inst5|PC_stack[2][3]~q\ $end
$var wire 1 i& \inst5|PC_stack[1][3]~q\ $end
$var wire 1 j& \inst5|PC_stack[0][3]~q\ $end
$var wire 1 k& \inst5|Add0~10\ $end
$var wire 1 l& \inst5|Add0~13_sumout\ $end
$var wire 1 m& \inst5|Selector8~0_combout\ $end
$var wire 1 n& \inst5|next_mem_addr[3]~3_combout\ $end
$var wire 1 o& \SW[4]~input_o\ $end
$var wire 1 p& \inst4|Add0~10\ $end
$var wire 1 q& \inst4|Add0~13_sumout\ $end
$var wire 1 r& \inst4|COUNT[4]~17_combout\ $end
$var wire 1 s& \inst4|COUNT[4]~19_combout\ $end
$var wire 1 t& \inst4|COUNT[0]~0_combout\ $end
$var wire 1 u& \inst4|COUNT[4]~_emulated_q\ $end
$var wire 1 v& \inst4|COUNT[4]~18_combout\ $end
$var wire 1 w& \IO_DATA[4]~4_combout\ $end
$var wire 1 x& \inst5|Add1~74_combout\ $end
$var wire 1 y& \inst5|Add1~73_combout\ $end
$var wire 1 z& \inst5|Add1~10\ $end
$var wire 1 {& \inst5|Add1~14\ $end
$var wire 1 |& \inst5|Add1~17_sumout\ $end
$var wire 1 }& \SW[7]~input_o\ $end
$var wire 1 ~& \inst4|Add0~14\ $end
$var wire 1 !' \inst4|Add0~17_sumout\ $end
$var wire 1 "' \SW[5]~input_o\ $end
$var wire 1 #' \inst5|operand[5]~5_combout\ $end
$var wire 1 $' \inst5|PC_stack[9][5]~q\ $end
$var wire 1 %' \inst5|PC_stack[8][5]~q\ $end
$var wire 1 &' \inst5|PC_stack[7][5]~q\ $end
$var wire 1 '' \inst5|PC_stack[6][5]~q\ $end
$var wire 1 (' \inst5|PC_stack[5][5]~q\ $end
$var wire 1 )' \inst5|PC_stack[4][5]~q\ $end
$var wire 1 *' \inst5|PC_stack[3][5]~q\ $end
$var wire 1 +' \inst5|PC_stack[2][5]~q\ $end
$var wire 1 ,' \inst5|PC_stack[1][5]~q\ $end
$var wire 1 -' \inst5|PC_stack[0][5]~q\ $end
$var wire 1 .' \inst5|operand[4]~4_combout\ $end
$var wire 1 /' \inst5|PC_stack[9][4]~q\ $end
$var wire 1 0' \inst5|PC_stack[8][4]~q\ $end
$var wire 1 1' \inst5|PC_stack[7][4]~q\ $end
$var wire 1 2' \inst5|PC_stack[6][4]~q\ $end
$var wire 1 3' \inst5|PC_stack[5][4]~q\ $end
$var wire 1 4' \inst5|PC_stack[4][4]~q\ $end
$var wire 1 5' \inst5|PC_stack[3][4]~q\ $end
$var wire 1 6' \inst5|PC_stack[2][4]~q\ $end
$var wire 1 7' \inst5|PC_stack[1][4]~q\ $end
$var wire 1 8' \inst5|PC_stack[0][4]~q\ $end
$var wire 1 9' \inst5|Add0~14\ $end
$var wire 1 :' \inst5|Add0~17_sumout\ $end
$var wire 1 ;' \inst5|Selector7~0_combout\ $end
$var wire 1 <' \inst5|Add0~18\ $end
$var wire 1 =' \inst5|Add0~21_sumout\ $end
$var wire 1 >' \inst5|Selector6~0_combout\ $end
$var wire 1 ?' \inst5|next_mem_addr[5]~5_combout\ $end
$var wire 1 @' \inst5|operand[6]~6_combout\ $end
$var wire 1 A' \inst5|PC_stack[9][6]~q\ $end
$var wire 1 B' \inst5|PC_stack[8][6]~q\ $end
$var wire 1 C' \inst5|PC_stack[7][6]~q\ $end
$var wire 1 D' \inst5|PC_stack[6][6]~q\ $end
$var wire 1 E' \inst5|PC_stack[5][6]~q\ $end
$var wire 1 F' \inst5|PC_stack[4][6]~q\ $end
$var wire 1 G' \inst5|PC_stack[3][6]~q\ $end
$var wire 1 H' \inst5|PC_stack[2][6]~q\ $end
$var wire 1 I' \inst5|PC_stack[1][6]~q\ $end
$var wire 1 J' \inst5|PC_stack[0][6]~q\ $end
$var wire 1 K' \inst5|Add0~22\ $end
$var wire 1 L' \inst5|Add0~25_sumout\ $end
$var wire 1 M' \inst5|Selector5~0_combout\ $end
$var wire 1 N' \inst5|next_mem_addr[6]~6_combout\ $end
$var wire 1 O' \SW[8]~input_o\ $end
$var wire 1 P' \inst4|Add0~26\ $end
$var wire 1 Q' \inst4|Add0~29_sumout\ $end
$var wire 1 R' \inst4|COUNT[8]~33_combout\ $end
$var wire 1 S' \inst4|COUNT[8]~35_combout\ $end
$var wire 1 T' \inst4|COUNT[8]~_emulated_q\ $end
$var wire 1 U' \inst4|COUNT[8]~34_combout\ $end
$var wire 1 V' \IO_DATA[8]~8_combout\ $end
$var wire 1 W' \inst5|Add1~78_combout\ $end
$var wire 1 X' \inst5|Add1~77_combout\ $end
$var wire 1 Y' \inst5|Add1~76_combout\ $end
$var wire 1 Z' \inst5|Add1~18\ $end
$var wire 1 [' \inst5|Add1~22\ $end
$var wire 1 \' \inst5|Add1~26\ $end
$var wire 1 ]' \inst5|Add1~30\ $end
$var wire 1 ^' \inst5|Add1~33_sumout\ $end
$var wire 1 _' \inst5|shifter|auto_generated|sbit_w[26]~1_combout\ $end
$var wire 1 `' \inst5|Add1~83_combout\ $end
$var wire 1 a' \inst5|Add1~82_combout\ $end
$var wire 1 b' \inst5|Add1~81_combout\ $end
$var wire 1 c' \inst5|Add1~42\ $end
$var wire 1 d' \inst5|Add1~46\ $end
$var wire 1 e' \inst5|Add1~50\ $end
$var wire 1 f' \inst5|Add1~53_sumout\ $end
$var wire 1 g' \inst5|shifter|auto_generated|sbit_w[25]~13_combout\ $end
$var wire 1 h' \inst5|shifter|auto_generated|sbit_w[27]~14_combout\ $end
$var wire 1 i' \inst5|shifter|auto_generated|sbit_w[23]~15_combout\ $end
$var wire 1 j' \inst5|shifter|auto_generated|sbit_w[41]~16_combout\ $end
$var wire 1 k' \inst5|shifter|auto_generated|sbit_w[29]~17_combout\ $end
$var wire 1 l' \inst5|shifter|auto_generated|sbit_w[45]~18_combout\ $end
$var wire 1 m' \inst5|shifter|auto_generated|sbit_w[61]~36_combout\ $end
$var wire 1 n' \inst5|shifter|auto_generated|sbit_w[21]~19_combout\ $end
$var wire 1 o' \inst5|shifter|auto_generated|sbit_w[19]~20_combout\ $end
$var wire 1 p' \inst5|shifter|auto_generated|sbit_w[37]~21_combout\ $end
$var wire 1 q' \inst5|shifter|auto_generated|sbit_w[17]~23_combout\ $end
$var wire 1 r' \inst5|shifter|auto_generated|sbit_w[53]~37_combout\ $end
$var wire 1 s' \inst5|Selector14~0_combout\ $end
$var wire 1 t' \inst4|Add0~30\ $end
$var wire 1 u' \inst4|Add0~33_sumout\ $end
$var wire 1 v' \inst4|COUNT[9]~37_combout\ $end
$var wire 1 w' \inst4|COUNT[9]~39_combout\ $end
$var wire 1 x' \inst4|COUNT[9]~_emulated_q\ $end
$var wire 1 y' \inst4|COUNT[9]~38_combout\ $end
$var wire 1 z' \inst4|Add0~34\ $end
$var wire 1 {' \inst4|Add0~37_sumout\ $end
$var wire 1 |' \IO_DATA[10]~10_combout\ $end
$var wire 1 }' \inst4|COUNT[10]~41_combout\ $end
$var wire 1 ~' \inst4|COUNT[10]~43_combout\ $end
$var wire 1 !( \inst4|COUNT[10]~_emulated_q\ $end
$var wire 1 "( \inst4|COUNT[10]~42_combout\ $end
$var wire 1 #( \inst4|Add0~38\ $end
$var wire 1 $( \inst4|Add0~41_sumout\ $end
$var wire 1 %( \IO_DATA[11]~11_combout\ $end
$var wire 1 &( \inst4|COUNT[11]~45_combout\ $end
$var wire 1 '( \inst4|COUNT[11]~47_combout\ $end
$var wire 1 (( \inst4|COUNT[11]~_emulated_q\ $end
$var wire 1 )( \inst4|COUNT[11]~46_combout\ $end
$var wire 1 *( \inst4|Add0~42\ $end
$var wire 1 +( \inst4|Add0~45_sumout\ $end
$var wire 1 ,( \IO_DATA[12]~12_combout\ $end
$var wire 1 -( \inst4|COUNT[12]~49_combout\ $end
$var wire 1 .( \inst4|COUNT[12]~51_combout\ $end
$var wire 1 /( \inst4|COUNT[12]~_emulated_q\ $end
$var wire 1 0( \inst4|COUNT[12]~50_combout\ $end
$var wire 1 1( \inst4|Add0~46\ $end
$var wire 1 2( \inst4|Add0~49_sumout\ $end
$var wire 1 3( \inst4|COUNT[13]~53_combout\ $end
$var wire 1 4( \inst4|COUNT[13]~55_combout\ $end
$var wire 1 5( \inst4|COUNT[13]~_emulated_q\ $end
$var wire 1 6( \inst4|COUNT[13]~54_combout\ $end
$var wire 1 7( \IO_DATA[13]~13_combout\ $end
$var wire 1 8( \inst5|state~44_combout\ $end
$var wire 1 9( \inst5|state.ex_loadi~q\ $end
$var wire 1 :( \inst5|state~46_combout\ $end
$var wire 1 ;( \inst5|state.ex_xor~q\ $end
$var wire 1 <( \inst5|state~47_combout\ $end
$var wire 1 =( \inst5|state.ex_or~q\ $end
$var wire 1 >( \inst5|state~48_combout\ $end
$var wire 1 ?( \inst5|state.ex_and~q\ $end
$var wire 1 @( \inst5|Selector31~0_combout\ $end
$var wire 1 A( \inst5|state.ex_load~q\ $end
$var wire 1 B( \inst5|Selector14~1_combout\ $end
$var wire 1 C( \inst5|Selector14~2_combout\ $end
$var wire 1 D( \inst5|Selector14~3_combout\ $end
$var wire 1 E( \inst5|WideOr3~2_combout\ $end
$var wire 1 F( \inst5|AC[14]~0_combout\ $end
$var wire 1 G( \inst5|shifter|auto_generated|sbit_w[28]~4_combout\ $end
$var wire 1 H( \inst5|shifter|auto_generated|sbit_w[30]~5_combout\ $end
$var wire 1 I( \inst5|shifter|auto_generated|sbit_w[44]~6_combout\ $end
$var wire 1 J( \inst5|shifter|auto_generated|sbit_w[22]~2_combout\ $end
$var wire 1 K( \inst5|shifter|auto_generated|sbit_w[20]~7_combout\ $end
$var wire 1 L( \inst5|shifter|auto_generated|sbit_w[18]~8_combout\ $end
$var wire 1 M( \inst5|shifter|auto_generated|sbit_w[36]~9_combout\ $end
$var wire 1 N( \inst5|shifter|auto_generated|sbit_w[56]~10_combout\ $end
$var wire 1 O( \inst5|shifter|auto_generated|sbit_w[32]~11_combout\ $end
$var wire 1 P( \inst5|shifter|auto_generated|sbit_w[48]~12_combout\ $end
$var wire 1 Q( \inst5|Selector19~0_combout\ $end
$var wire 1 R( \inst5|operand[8]~8_combout\ $end
$var wire 1 S( \inst5|Selector19~1_combout\ $end
$var wire 1 T( \inst5|Selector19~2_combout\ $end
$var wire 1 U( \inst5|Selector19~3_combout\ $end
$var wire 1 V( \inst5|operand[9]~9_combout\ $end
$var wire 1 W( \inst5|PC_stack[9][9]~q\ $end
$var wire 1 X( \inst5|PC_stack[8][9]~q\ $end
$var wire 1 Y( \inst5|PC_stack[7][9]~q\ $end
$var wire 1 Z( \inst5|PC_stack[6][9]~q\ $end
$var wire 1 [( \inst5|PC_stack[5][9]~q\ $end
$var wire 1 \( \inst5|PC_stack[4][9]~q\ $end
$var wire 1 ]( \inst5|PC_stack[3][9]~q\ $end
$var wire 1 ^( \inst5|PC_stack[2][9]~q\ $end
$var wire 1 _( \inst5|PC_stack[1][9]~q\ $end
$var wire 1 `( \inst5|PC_stack[0][9]~q\ $end
$var wire 1 a( \inst5|PC_stack[9][8]~q\ $end
$var wire 1 b( \inst5|PC_stack[8][8]~q\ $end
$var wire 1 c( \inst5|PC_stack[7][8]~q\ $end
$var wire 1 d( \inst5|PC_stack[6][8]~q\ $end
$var wire 1 e( \inst5|PC_stack[5][8]~q\ $end
$var wire 1 f( \inst5|PC_stack[4][8]~q\ $end
$var wire 1 g( \inst5|PC_stack[3][8]~q\ $end
$var wire 1 h( \inst5|PC_stack[2][8]~q\ $end
$var wire 1 i( \inst5|PC_stack[1][8]~q\ $end
$var wire 1 j( \inst5|PC_stack[0][8]~q\ $end
$var wire 1 k( \inst5|operand[7]~7_combout\ $end
$var wire 1 l( \inst5|PC_stack[9][7]~q\ $end
$var wire 1 m( \inst5|PC_stack[8][7]~q\ $end
$var wire 1 n( \inst5|PC_stack[7][7]~q\ $end
$var wire 1 o( \inst5|PC_stack[6][7]~q\ $end
$var wire 1 p( \inst5|PC_stack[5][7]~q\ $end
$var wire 1 q( \inst5|PC_stack[4][7]~q\ $end
$var wire 1 r( \inst5|PC_stack[3][7]~q\ $end
$var wire 1 s( \inst5|PC_stack[2][7]~q\ $end
$var wire 1 t( \inst5|PC_stack[1][7]~q\ $end
$var wire 1 u( \inst5|PC_stack[0][7]~q\ $end
$var wire 1 v( \inst5|Add0~26\ $end
$var wire 1 w( \inst5|Add0~29_sumout\ $end
$var wire 1 x( \inst5|Selector4~0_combout\ $end
$var wire 1 y( \inst5|Add0~30\ $end
$var wire 1 z( \inst5|Add0~33_sumout\ $end
$var wire 1 {( \inst5|Selector3~0_combout\ $end
$var wire 1 |( \inst5|Add0~34\ $end
$var wire 1 }( \inst5|Add0~37_sumout\ $end
$var wire 1 ~( \inst5|Selector2~0_combout\ $end
$var wire 1 !) \inst5|next_mem_addr[9]~9_combout\ $end
$var wire 1 ") \inst5|PC_stack[9][10]~q\ $end
$var wire 1 #) \inst5|PC_stack[8][10]~q\ $end
$var wire 1 $) \inst5|PC_stack[7][10]~q\ $end
$var wire 1 %) \inst5|PC_stack[6][10]~q\ $end
$var wire 1 &) \inst5|PC_stack[5][10]~q\ $end
$var wire 1 ') \inst5|PC_stack[4][10]~q\ $end
$var wire 1 () \inst5|PC_stack[3][10]~q\ $end
$var wire 1 )) \inst5|PC_stack[2][10]~q\ $end
$var wire 1 *) \inst5|PC_stack[1][10]~q\ $end
$var wire 1 +) \inst5|PC_stack[0][10]~q\ $end
$var wire 1 ,) \inst5|Add0~38\ $end
$var wire 1 -) \inst5|Add0~41_sumout\ $end
$var wire 1 .) \inst5|Selector1~0_combout\ $end
$var wire 1 /) \inst5|next_mem_addr[10]~10_combout\ $end
$var wire 1 0) \inst5|IR[8]~0_combout\ $end
$var wire 1 1) \inst5|next_mem_addr[8]~8_combout\ $end
$var wire 1 2) \inst5|next_mem_addr[7]~7_combout\ $end
$var wire 1 3) \inst5|Add1~75_combout\ $end
$var wire 1 4) \inst5|Add1~21_sumout\ $end
$var wire 1 5) \inst5|Selector22~0_combout\ $end
$var wire 1 6) \inst5|Selector22~1_combout\ $end
$var wire 1 7) \inst5|Selector22~2_combout\ $end
$var wire 1 8) \inst5|Selector22~3_combout\ $end
$var wire 1 9) \IO_DATA[5]~5_combout\ $end
$var wire 1 :) \inst4|COUNT[5]~21_combout\ $end
$var wire 1 ;) \inst4|COUNT[5]~23_combout\ $end
$var wire 1 <) \inst4|COUNT[5]~_emulated_q\ $end
$var wire 1 =) \inst4|COUNT[5]~22_combout\ $end
$var wire 1 >) \inst4|Add0~18\ $end
$var wire 1 ?) \inst4|Add0~21_sumout\ $end
$var wire 1 @) \inst4|COUNT[6]~25_combout\ $end
$var wire 1 A) \inst4|COUNT[6]~27_combout\ $end
$var wire 1 B) \inst4|COUNT[6]~_emulated_q\ $end
$var wire 1 C) \inst4|COUNT[6]~26_combout\ $end
$var wire 1 D) \inst4|Add0~22\ $end
$var wire 1 E) \inst4|Add0~25_sumout\ $end
$var wire 1 F) \inst4|COUNT[7]~29_combout\ $end
$var wire 1 G) \inst4|COUNT[7]~31_combout\ $end
$var wire 1 H) \inst4|COUNT[7]~_emulated_q\ $end
$var wire 1 I) \inst4|COUNT[7]~30_combout\ $end
$var wire 1 J) \IO_DATA[7]~7_combout\ $end
$var wire 1 K) \inst5|Add1~29_sumout\ $end
$var wire 1 L) \inst5|shifter|auto_generated|sbit_w[43]~30_combout\ $end
$var wire 1 M) \inst5|shifter|auto_generated|sbit_w[39]~31_combout\ $end
$var wire 1 N) \inst5|shifter|auto_generated|sbit_w[55]~40_combout\ $end
$var wire 1 O) \inst5|shifter|auto_generated|sbit_w[55]~41_combout\ $end
$var wire 1 P) \inst5|Selector20~0_combout\ $end
$var wire 1 Q) \inst5|Selector20~1_combout\ $end
$var wire 1 R) \inst5|Selector20~2_combout\ $end
$var wire 1 S) \inst5|Selector20~3_combout\ $end
$var wire 1 T) \inst5|shifter|auto_generated|sbit_w[24]~0_combout\ $end
$var wire 1 U) \inst5|shifter|auto_generated|sbit_w[40]~3_combout\ $end
$var wire 1 V) \inst5|shifter|auto_generated|sbit_w[60]~34_combout\ $end
$var wire 1 W) \inst5|shifter|auto_generated|sbit_w[52]~35_combout\ $end
$var wire 1 X) \inst5|Selector23~0_combout\ $end
$var wire 1 Y) \inst5|Selector23~1_combout\ $end
$var wire 1 Z) \inst5|Selector23~2_combout\ $end
$var wire 1 [) \inst5|Selector23~3_combout\ $end
$var wire 1 \) \inst5|next_mem_addr[4]~4_combout\ $end
$var wire 1 ]) \inst5|Add1~71_combout\ $end
$var wire 1 ^) \inst5|Add1~69_cout\ $end
$var wire 1 _) \inst5|Add1~2\ $end
$var wire 1 `) \inst5|Add1~6\ $end
$var wire 1 a) \inst5|Add1~9_sumout\ $end
$var wire 1 b) \inst5|shifter|auto_generated|sbit_w[42]~25_combout\ $end
$var wire 1 c) \inst5|shifter|auto_generated|sbit_w[46]~26_combout\ $end
$var wire 1 d) \inst5|shifter|auto_generated|sbit_w[38]~27_combout\ $end
$var wire 1 e) \inst5|shifter|auto_generated|sbit_w[58]~28_combout\ $end
$var wire 1 f) \inst5|shifter|auto_generated|sbit_w[34]~29_combout\ $end
$var wire 1 g) \inst5|Selector25~3_combout\ $end
$var wire 1 h) \inst5|Selector25~0_combout\ $end
$var wire 1 i) \inst5|Selector25~1_combout\ $end
$var wire 1 j) \inst5|Selector25~2_combout\ $end
$var wire 1 k) \inst6|TIMER2_EN~0_combout\ $end
$var wire 1 l) \inst4|COUNT[15]~82_combout\ $end
$var wire 1 m) \inst4|COUNT[1]~5_combout\ $end
$var wire 1 n) \inst4|COUNT[1]~7_combout\ $end
$var wire 1 o) \inst4|COUNT[1]~_emulated_q\ $end
$var wire 1 p) \inst4|COUNT[1]~6_combout\ $end
$var wire 1 q) \IO_DATA[1]~1_combout\ $end
$var wire 1 r) \inst5|Add1~5_sumout\ $end
$var wire 1 s) \inst5|shifter|auto_generated|sbit_w[57]~22_combout\ $end
$var wire 1 t) \inst5|shifter|auto_generated|sbit_w[49]~24_combout\ $end
$var wire 1 u) \inst5|Selector26~0_combout\ $end
$var wire 1 v) \inst5|Selector26~1_combout\ $end
$var wire 1 w) \inst5|Selector26~2_combout\ $end
$var wire 1 x) \inst5|Selector26~3_combout\ $end
$var wire 1 y) \inst5|Equal1~0_combout\ $end
$var wire 1 z) \inst5|Equal1~1_combout\ $end
$var wire 1 {) \inst5|Equal1~2_combout\ $end
$var wire 1 |) \inst5|PC[0]~0_combout\ $end
$var wire 1 }) \inst5|PC[0]~1_combout\ $end
$var wire 1 ~) \inst5|state~57_combout\ $end
$var wire 1 !* \inst5|state.ex_jump~q\ $end
$var wire 1 "* \inst5|WideOr2~0_combout\ $end
$var wire 1 #* \inst5|WideOr2~1_combout\ $end
$var wire 1 $* \inst5|PC[0]~2_combout\ $end
$var wire 1 %* \inst5|next_mem_addr[0]~0_combout\ $end
$var wire 1 &* \inst5|Add1~66_combout\ $end
$var wire 1 '* \inst5|Add1~1_sumout\ $end
$var wire 1 (* \inst5|Selector27~0_combout\ $end
$var wire 1 )* \inst5|Selector27~1_combout\ $end
$var wire 1 ** \inst5|Selector27~2_combout\ $end
$var wire 1 +* \inst5|Selector27~3_combout\ $end
$var wire 1 ,* \IO_DATA[0]~0_combout\ $end
$var wire 1 -* \inst4|COUNT[0]~1_combout\ $end
$var wire 1 .* \inst4|COUNT[0]~3_combout\ $end
$var wire 1 /* \inst4|COUNT[0]~_emulated_q\ $end
$var wire 1 0* \inst4|COUNT[0]~2_combout\ $end
$var wire 1 1* \inst4|Add0~2\ $end
$var wire 1 2* \inst4|Add0~5_sumout\ $end
$var wire 1 3* \inst4|COUNT[2]~9_combout\ $end
$var wire 1 4* \inst4|COUNT[2]~11_combout\ $end
$var wire 1 5* \inst4|COUNT[2]~_emulated_q\ $end
$var wire 1 6* \inst4|COUNT[2]~10_combout\ $end
$var wire 1 7* \inst4|Add0~6\ $end
$var wire 1 8* \inst4|Add0~9_sumout\ $end
$var wire 1 9* \inst4|COUNT[3]~13_combout\ $end
$var wire 1 :* \inst4|COUNT[3]~15_combout\ $end
$var wire 1 ;* \inst4|COUNT[3]~_emulated_q\ $end
$var wire 1 <* \inst4|COUNT[3]~14_combout\ $end
$var wire 1 =* \IO_DATA[3]~3_combout\ $end
$var wire 1 >* \inst5|Add1~13_sumout\ $end
$var wire 1 ?* \inst5|shifter|auto_generated|sbit_w[59]~32_combout\ $end
$var wire 1 @* \inst5|shifter|auto_generated|sbit_w[35]~33_combout\ $end
$var wire 1 A* \inst5|Selector24~3_combout\ $end
$var wire 1 B* \inst5|Selector24~0_combout\ $end
$var wire 1 C* \inst5|Selector24~1_combout\ $end
$var wire 1 D* \inst5|Selector24~2_combout\ $end
$var wire 1 E* \inst6|LED_EN~1_combout\ $end
$var wire 1 F* \inst6|TIMER2_EN~combout\ $end
$var wire 1 G* \SW[6]~input_o\ $end
$var wire 1 H* \IO_DATA[6]~6_combout\ $end
$var wire 1 I* \inst5|Add1~25_sumout\ $end
$var wire 1 J* \inst5|shifter|auto_generated|sbit_w[62]~38_combout\ $end
$var wire 1 K* \inst5|shifter|auto_generated|sbit_w[54]~39_combout\ $end
$var wire 1 L* \inst5|Selector21~0_combout\ $end
$var wire 1 M* \inst5|Selector21~1_combout\ $end
$var wire 1 N* \inst5|Selector21~2_combout\ $end
$var wire 1 O* \inst5|Selector21~3_combout\ $end
$var wire 1 P* \inst5|state~34_combout\ $end
$var wire 1 Q* \inst5|state.ex_out~q\ $end
$var wire 1 R* \inst5|state.ex_out2~q\ $end
$var wire 1 S* \inst5|Selector29~0_combout\ $end
$var wire 1 T* \inst5|Selector29~1_combout\ $end
$var wire 1 U* \inst5|IO_CYCLE~q\ $end
$var wire 1 V* \inst6|LED_EN~0_combout\ $end
$var wire 1 W* \inst6|SWITCH_EN~0_combout\ $end
$var wire 1 X* \inst6|SWITCH_EN~combout\ $end
$var wire 1 Y* \SW[9]~input_o\ $end
$var wire 1 Z* \IO_DATA[9]~9_combout\ $end
$var wire 1 [* \inst5|Add1~34\ $end
$var wire 1 \* \inst5|Add1~37_sumout\ $end
$var wire 1 ]* \inst5|Selector18~0_combout\ $end
$var wire 1 ^* \inst5|Selector18~1_combout\ $end
$var wire 1 _* \inst5|Selector18~2_combout\ $end
$var wire 1 `* \inst5|Selector18~3_combout\ $end
$var wire 1 a* \inst5|Add1~79_combout\ $end
$var wire 1 b* \inst5|Add1~38\ $end
$var wire 1 c* \inst5|Add1~41_sumout\ $end
$var wire 1 d* \inst5|Selector17~3_combout\ $end
$var wire 1 e* \inst5|Selector17~0_combout\ $end
$var wire 1 f* \inst5|Selector17~1_combout\ $end
$var wire 1 g* \inst5|Selector17~2_combout\ $end
$var wire 1 h* \inst5|operand[10]~10_combout\ $end
$var wire 1 i* \inst5|Add1~85_combout\ $end
$var wire 1 j* \inst5|Add1~84_combout\ $end
$var wire 1 k* \inst5|Add1~54\ $end
$var wire 1 l* \inst5|Add1~58\ $end
$var wire 1 m* \inst5|Add1~61_sumout\ $end
$var wire 1 n* \inst5|Selector12~4_combout\ $end
$var wire 1 o* \inst5|Selector12~0_combout\ $end
$var wire 1 p* \inst4|Add0~50\ $end
$var wire 1 q* \inst4|Add0~53_sumout\ $end
$var wire 1 r* \IO_DATA[14]~14_combout\ $end
$var wire 1 s* \inst4|COUNT[14]~57_combout\ $end
$var wire 1 t* \inst4|COUNT[14]~59_combout\ $end
$var wire 1 u* \inst4|COUNT[14]~_emulated_q\ $end
$var wire 1 v* \inst4|COUNT[14]~58_combout\ $end
$var wire 1 w* \inst4|Add0~54\ $end
$var wire 1 x* \inst4|Add0~57_sumout\ $end
$var wire 1 y* \inst4|COUNT[15]~61_combout\ $end
$var wire 1 z* \inst4|COUNT[15]~63_combout\ $end
$var wire 1 {* \inst4|COUNT[15]~_emulated_q\ $end
$var wire 1 |* \inst4|COUNT[15]~62_combout\ $end
$var wire 1 }* \IO_DATA[15]~15_combout\ $end
$var wire 1 ~* \inst5|Selector12~1_combout\ $end
$var wire 1 !+ \inst5|Selector12~2_combout\ $end
$var wire 1 "+ \inst5|Selector12~3_combout\ $end
$var wire 1 #+ \inst5|state~36_combout\ $end
$var wire 1 $+ \inst5|state~43_combout\ $end
$var wire 1 %+ \inst5|state.ex_shift~q\ $end
$var wire 1 &+ \inst5|Add1~49_sumout\ $end
$var wire 1 '+ \inst5|Selector15~0_combout\ $end
$var wire 1 (+ \inst5|Selector15~1_combout\ $end
$var wire 1 )+ \inst5|Selector15~2_combout\ $end
$var wire 1 *+ \inst5|Selector15~3_combout\ $end
$var wire 1 ++ \inst5|state~40_combout\ $end
$var wire 1 ,+ \inst5|state~42_combout\ $end
$var wire 1 -+ \inst5|state.ex_add~q\ $end
$var wire 1 .+ \inst5|Add1~45_sumout\ $end
$var wire 1 /+ \inst5|Selector16~0_combout\ $end
$var wire 1 0+ \inst5|Selector16~1_combout\ $end
$var wire 1 1+ \inst5|Selector16~2_combout\ $end
$var wire 1 2+ \inst5|Selector16~3_combout\ $end
$var wire 1 3+ \inst5|Selector16~4_combout\ $end
$var wire 1 4+ \inst5|state~37_combout\ $end
$var wire 1 5+ \inst5|state.ex_sub~q\ $end
$var wire 1 6+ \inst5|WideOr3~0_combout\ $end
$var wire 1 7+ \inst5|Add1~57_sumout\ $end
$var wire 1 8+ \inst5|Selector13~0_combout\ $end
$var wire 1 9+ \inst5|Selector13~1_combout\ $end
$var wire 1 :+ \inst5|Selector13~2_combout\ $end
$var wire 1 ;+ \inst5|Selector13~3_combout\ $end
$var wire 1 <+ \inst5|state~51_combout\ $end
$var wire 1 =+ \inst5|state.ex_istore~q\ $end
$var wire 1 >+ \inst5|state.ex_istore2~q\ $end
$var wire 1 ?+ \inst5|state~50_combout\ $end
$var wire 1 @+ \inst5|state.ex_store~q\ $end
$var wire 1 A+ \inst5|state.ex_store2~q\ $end
$var wire 1 B+ \inst5|Selector0~0_combout\ $end
$var wire 1 C+ \inst5|MW~q\ $end
$var wire 1 D+ \inst5|Selector30~0_combout\ $end
$var wire 1 E+ \inst5|WideOr7~0_combout\ $end
$var wire 1 F+ \inst5|Selector30~1_combout\ $end
$var wire 1 G+ \inst5|state.fetch~q\ $end
$var wire 1 H+ \inst5|state.decode~q\ $end
$var wire 1 I+ \inst5|Selector28~0_combout\ $end
$var wire 1 J+ \inst5|IO_WRITE_int~q\ $end
$var wire 1 K+ \inst9|inst7~combout\ $end
$var wire 1 L+ \inst9|inst1|Mux0~0_combout\ $end
$var wire 1 M+ \inst9|inst1|Mux1~0_combout\ $end
$var wire 1 N+ \inst9|inst1|Mux2~0_combout\ $end
$var wire 1 O+ \inst9|inst1|Mux3~0_combout\ $end
$var wire 1 P+ \inst9|inst1|Mux4~0_combout\ $end
$var wire 1 Q+ \inst9|inst1|Mux5~0_combout\ $end
$var wire 1 R+ \inst9|inst1|Mux6~0_combout\ $end
$var wire 1 S+ \inst9|inst2|Mux0~0_combout\ $end
$var wire 1 T+ \inst9|inst2|Mux1~0_combout\ $end
$var wire 1 U+ \inst9|inst2|Mux2~0_combout\ $end
$var wire 1 V+ \inst9|inst2|Mux3~0_combout\ $end
$var wire 1 W+ \inst9|inst2|Mux4~0_combout\ $end
$var wire 1 X+ \inst9|inst2|Mux5~0_combout\ $end
$var wire 1 Y+ \inst9|inst2|Mux6~0_combout\ $end
$var wire 1 Z+ \inst9|inst3|Mux0~0_combout\ $end
$var wire 1 [+ \inst9|inst3|Mux1~0_combout\ $end
$var wire 1 \+ \inst9|inst3|Mux2~0_combout\ $end
$var wire 1 ]+ \inst9|inst3|Mux3~0_combout\ $end
$var wire 1 ^+ \inst9|inst3|Mux4~0_combout\ $end
$var wire 1 _+ \inst9|inst3|Mux5~0_combout\ $end
$var wire 1 `+ \inst9|inst3|Mux6~0_combout\ $end
$var wire 1 a+ \inst9|inst4|Mux0~0_combout\ $end
$var wire 1 b+ \inst9|inst4|Mux1~0_combout\ $end
$var wire 1 c+ \inst9|inst4|Mux2~0_combout\ $end
$var wire 1 d+ \inst9|inst4|Mux3~0_combout\ $end
$var wire 1 e+ \inst9|inst4|Mux4~0_combout\ $end
$var wire 1 f+ \inst9|inst4|Mux5~0_combout\ $end
$var wire 1 g+ \inst9|inst4|Mux6~0_combout\ $end
$var wire 1 h+ \inst9|inst8~combout\ $end
$var wire 1 i+ \inst9|inst5|Mux0~0_combout\ $end
$var wire 1 j+ \inst9|inst5|Mux1~0_combout\ $end
$var wire 1 k+ \inst9|inst5|Mux2~0_combout\ $end
$var wire 1 l+ \inst9|inst5|Mux3~0_combout\ $end
$var wire 1 m+ \inst9|inst5|Mux4~0_combout\ $end
$var wire 1 n+ \inst9|inst5|Mux5~0_combout\ $end
$var wire 1 o+ \inst9|inst5|Mux6~0_combout\ $end
$var wire 1 p+ \inst9|inst6|Mux0~0_combout\ $end
$var wire 1 q+ \inst9|inst6|Mux1~0_combout\ $end
$var wire 1 r+ \inst9|inst6|Mux2~0_combout\ $end
$var wire 1 s+ \inst9|inst6|Mux3~0_combout\ $end
$var wire 1 t+ \inst9|inst6|Mux4~0_combout\ $end
$var wire 1 u+ \inst9|inst6|Mux5~0_combout\ $end
$var wire 1 v+ \inst9|inst6|Mux6~0_combout\ $end
$var wire 1 w+ \inst6|LED_EN~combout\ $end
$var wire 1 x+ \altera_reserved_tms~input_o\ $end
$var wire 1 y+ \altera_reserved_tck~input_o\ $end
$var wire 1 z+ \altera_reserved_tdi~input_o\ $end
$var wire 1 {+ \altera_internal_jtag~TCKUTAP\ $end
$var wire 1 |+ \altera_internal_jtag~TMSUTAP\ $end
$var wire 1 }+ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\ $end
$var wire 1 ~+ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\ $end
$var wire 1 !, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\ $end
$var wire 1 ", \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\ $end
$var wire 1 #, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\ $end
$var wire 1 $, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\ $end
$var wire 1 %, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\ $end
$var wire 1 &, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\ $end
$var wire 1 ', \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\ $end
$var wire 1 (, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\ $end
$var wire 1 ), \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\ $end
$var wire 1 *, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\ $end
$var wire 1 +, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\ $end
$var wire 1 ,, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\ $end
$var wire 1 -, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\ $end
$var wire 1 ., \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\ $end
$var wire 1 /, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\ $end
$var wire 1 0, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\ $end
$var wire 1 1, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\ $end
$var wire 1 2, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~0_combout\ $end
$var wire 1 3, \altera_internal_jtag~TDIUTAP\ $end
$var wire 1 4, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\ $end
$var wire 1 5, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\ $end
$var wire 1 6, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\ $end
$var wire 1 7, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\ $end
$var wire 1 8, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\ $end
$var wire 1 9, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\ $end
$var wire 1 :, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ $end
$var wire 1 ;, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2_combout\ $end
$var wire 1 <, \auto_signaltap_0|~GND~combout\ $end
$var wire 1 =, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\ $end
$var wire 1 >, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ $end
$var wire 1 ?, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\ $end
$var wire 1 @, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\ $end
$var wire 1 A, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3_combout\ $end
$var wire 1 B, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout\ $end
$var wire 1 C, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\ $end
$var wire 1 D, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~4_combout\ $end
$var wire 1 E, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\ $end
$var wire 1 F, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q\ $end
$var wire 1 G, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q\ $end
$var wire 1 H, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\ $end
$var wire 1 I, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q\ $end
$var wire 1 J, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q\ $end
$var wire 1 K, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout\ $end
$var wire 1 L, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~5_combout\ $end
$var wire 1 M, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout\ $end
$var wire 1 N, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout\ $end
$var wire 1 O, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\ $end
$var wire 1 P, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1_combout\ $end
$var wire 1 Q, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout\ $end
$var wire 1 R, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\ $end
$var wire 1 S, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\ $end
$var wire 1 T, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\ $end
$var wire 1 U, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\ $end
$var wire 1 V, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\ $end
$var wire 1 W, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\ $end
$var wire 1 X, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\ $end
$var wire 1 Y, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout\ $end
$var wire 1 Z, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout\ $end
$var wire 1 [, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\ $end
$var wire 1 \, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\ $end
$var wire 1 ], \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\ $end
$var wire 1 ^, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\ $end
$var wire 1 _, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout\ $end
$var wire 1 `, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout\ $end
$var wire 1 a, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout\ $end
$var wire 1 b, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0_combout\ $end
$var wire 1 c, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout\ $end
$var wire 1 d, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout\ $end
$var wire 1 e, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout\ $end
$var wire 1 f, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout\ $end
$var wire 1 g, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout\ $end
$var wire 1 h, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout\ $end
$var wire 1 i, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout\ $end
$var wire 1 j, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\ $end
$var wire 1 k, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\ $end
$var wire 1 l, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\ $end
$var wire 1 m, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout\ $end
$var wire 1 n, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout\ $end
$var wire 1 o, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\ $end
$var wire 1 p, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout\ $end
$var wire 1 q, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout\ $end
$var wire 1 r, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout\ $end
$var wire 1 s, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout\ $end
$var wire 1 t, \QIC_SIGNALTAP_GND~combout\ $end
$var wire 1 u, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout\ $end
$var wire 1 v, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q\ $end
$var wire 1 w, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q\ $end
$var wire 1 x, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\ $end
$var wire 1 y, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\ $end
$var wire 1 z, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\ $end
$var wire 1 {, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\ $end
$var wire 1 |, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~30\ $end
$var wire 1 }, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~34\ $end
$var wire 1 ~, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~38\ $end
$var wire 1 !- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~42\ $end
$var wire 1 "- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~46\ $end
$var wire 1 #- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~18\ $end
$var wire 1 $- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~22\ $end
$var wire 1 %- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~26\ $end
$var wire 1 &- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~6\ $end
$var wire 1 '- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~10\ $end
$var wire 1 (- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~14\ $end
$var wire 1 )- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~1_sumout\ $end
$var wire 1 *- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~0_combout\ $end
$var wire 1 +- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_sumout\ $end
$var wire 1 ,- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~8_combout\ $end
$var wire 1 -- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1]~1_combout\ $end
$var wire 1 .- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\ $end
$var wire 1 /- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~30\ $end
$var wire 1 0- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~33_sumout\ $end
$var wire 1 1- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~9_combout\ $end
$var wire 1 2- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34\ $end
$var wire 1 3- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37_sumout\ $end
$var wire 1 4- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~10_combout\ $end
$var wire 1 5- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~38\ $end
$var wire 1 6- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~41_sumout\ $end
$var wire 1 7- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~11_combout\ $end
$var wire 1 8- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~42\ $end
$var wire 1 9- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~45_sumout\ $end
$var wire 1 :- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~12_combout\ $end
$var wire 1 ;- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~46\ $end
$var wire 1 <- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~49_sumout\ $end
$var wire 1 =- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~13_combout\ $end
$var wire 1 >- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~50\ $end
$var wire 1 ?- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_sumout\ $end
$var wire 1 @- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~5_combout\ $end
$var wire 1 A- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18\ $end
$var wire 1 B- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21_sumout\ $end
$var wire 1 C- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~6_combout\ $end
$var wire 1 D- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22\ $end
$var wire 1 E- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_sumout\ $end
$var wire 1 F- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~7_combout\ $end
$var wire 1 G- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26\ $end
$var wire 1 H- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_sumout\ $end
$var wire 1 I- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2_combout\ $end
$var wire 1 J- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6\ $end
$var wire 1 K- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9_sumout\ $end
$var wire 1 L- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~3_combout\ $end
$var wire 1 M- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout\ $end
$var wire 1 N- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10\ $end
$var wire 1 O- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_sumout\ $end
$var wire 1 P- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~4_combout\ $end
$var wire 1 Q- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout\ $end
$var wire 1 R- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\ $end
$var wire 1 S- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14\ $end
$var wire 1 T- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1_sumout\ $end
$var wire 1 U- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout\ $end
$var wire 1 V- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~5_sumout\ $end
$var wire 1 W- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~1_combout\ $end
$var wire 1 X- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~9_sumout\ $end
$var wire 1 Y- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~2_combout\ $end
$var wire 1 Z- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~13_sumout\ $end
$var wire 1 [- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~3_combout\ $end
$var wire 1 \- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0_combout\ $end
$var wire 1 ]- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~17_sumout\ $end
$var wire 1 ^- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~4_combout\ $end
$var wire 1 _- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~21_sumout\ $end
$var wire 1 `- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~5_combout\ $end
$var wire 1 a- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~25_sumout\ $end
$var wire 1 b- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~6_combout\ $end
$var wire 1 c- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1_combout\ $end
$var wire 1 d- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~29_sumout\ $end
$var wire 1 e- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~7_combout\ $end
$var wire 1 f- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~33_sumout\ $end
$var wire 1 g- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~8_combout\ $end
$var wire 1 h- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2_combout\ $end
$var wire 1 i- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~37_sumout\ $end
$var wire 1 j- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~9_combout\ $end
$var wire 1 k- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~41_sumout\ $end
$var wire 1 l- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~10_combout\ $end
$var wire 1 m- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~45_sumout\ $end
$var wire 1 n- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~11_combout\ $end
$var wire 1 o- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~3_combout\ $end
$var wire 1 p- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout\ $end
$var wire 1 q- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\ $end
$var wire 1 r- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~q\ $end
$var wire 1 s- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9_sumout\ $end
$var wire 1 t- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q\ $end
$var wire 1 u- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10\ $end
$var wire 1 v- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13_sumout\ $end
$var wire 1 w- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q\ $end
$var wire 1 x- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14\ $end
$var wire 1 y- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17_sumout\ $end
$var wire 1 z- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q\ $end
$var wire 1 {- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18\ $end
$var wire 1 |- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21_sumout\ $end
$var wire 1 }- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q\ $end
$var wire 1 ~- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22\ $end
$var wire 1 !. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25_sumout\ $end
$var wire 1 ". \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q\ $end
$var wire 1 #. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~26\ $end
$var wire 1 $. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29_sumout\ $end
$var wire 1 %. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q\ $end
$var wire 1 &. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~30\ $end
$var wire 1 '. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~33_sumout\ $end
$var wire 1 (. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q\ $end
$var wire 1 ). \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~34\ $end
$var wire 1 *. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~37_sumout\ $end
$var wire 1 +. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q\ $end
$var wire 1 ,. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~38\ $end
$var wire 1 -. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~41_sumout\ $end
$var wire 1 .. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q\ $end
$var wire 1 /. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~42\ $end
$var wire 1 0. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~45_sumout\ $end
$var wire 1 1. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~q\ $end
$var wire 1 2. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~46\ $end
$var wire 1 3. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1_sumout\ $end
$var wire 1 4. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11]~q\ $end
$var wire 1 5. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2\ $end
$var wire 1 6. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_sumout\ $end
$var wire 1 7. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout\ $end
$var wire 1 8. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout\ $end
$var wire 1 9. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout\ $end
$var wire 1 :. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout\ $end
$var wire 1 ;. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4_combout\ $end
$var wire 1 <. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q\ $end
$var wire 1 =. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout\ $end
$var wire 1 >. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q\ $end
$var wire 1 ?. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~q\ $end
$var wire 1 @. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout\ $end
$var wire 1 A. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~q\ $end
$var wire 1 B. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~q\ $end
$var wire 1 C. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout\ $end
$var wire 1 D. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~q\ $end
$var wire 1 E. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q\ $end
$var wire 1 F. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout\ $end
$var wire 1 G. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q\ $end
$var wire 1 H. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout\ $end
$var wire 1 I. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q\ $end
$var wire 1 J. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\ $end
$var wire 1 K. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\ $end
$var wire 1 L. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout\ $end
$var wire 1 M. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\ $end
$var wire 1 N. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout\ $end
$var wire 1 O. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q\ $end
$var wire 1 P. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout\ $end
$var wire 1 Q. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout\ $end
$var wire 1 R. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\ $end
$var wire 1 S. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout\ $end
$var wire 1 T. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout\ $end
$var wire 1 U. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q\ $end
$var wire 1 V. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout\ $end
$var wire 1 W. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\ $end
$var wire 1 X. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout\ $end
$var wire 1 Y. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout\ $end
$var wire 1 Z. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout\ $end
$var wire 1 [. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout\ $end
$var wire 1 \. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout\ $end
$var wire 1 ]. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout\ $end
$var wire 1 ^. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout\ $end
$var wire 1 _. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout\ $end
$var wire 1 `. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout\ $end
$var wire 1 a. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout\ $end
$var wire 1 b. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout\ $end
$var wire 1 c. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout\ $end
$var wire 1 d. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout\ $end
$var wire 1 e. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout\ $end
$var wire 1 f. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout\ $end
$var wire 1 g. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout\ $end
$var wire 1 h. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout\ $end
$var wire 1 i. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q\ $end
$var wire 1 j. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0_combout\ $end
$var wire 1 k. \auto_signaltap_0|~VCC~combout\ $end
$var wire 1 l. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2_combout\ $end
$var wire 1 m. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~1_combout\ $end
$var wire 1 n. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3_combout\ $end
$var wire 1 o. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4_combout\ $end
$var wire 1 p. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0_combout\ $end
$var wire 1 q. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0_combout\ $end
$var wire 1 r. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~1_combout\ $end
$var wire 1 s. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~2_combout\ $end
$var wire 1 t. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout\ $end
$var wire 1 u. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout\ $end
$var wire 1 v. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout\ $end
$var wire 1 w. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout\ $end
$var wire 1 x. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout\ $end
$var wire 1 y. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~5_combout\ $end
$var wire 1 z. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout\ $end
$var wire 1 {. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout\ $end
$var wire 1 |. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout\ $end
$var wire 1 }. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout\ $end
$var wire 1 ~. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout\ $end
$var wire 1 !/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout\ $end
$var wire 1 "/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout\ $end
$var wire 1 #/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~sumout\ $end
$var wire 1 $/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\ $end
$var wire 1 %/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~1_sumout\ $end
$var wire 1 &/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual~combout\ $end
$var wire 1 '/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\ $end
$var wire 1 (/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~sumout\ $end
$var wire 1 )/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q\ $end
$var wire 1 */ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q\ $end
$var wire 1 +/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q\ $end
$var wire 1 ,/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q\ $end
$var wire 1 -/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~sumout\ $end
$var wire 1 ./ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout\ $end
$var wire 1 // \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\ $end
$var wire 1 0/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\ $end
$var wire 1 1/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT\ $end
$var wire 1 2/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~sumout\ $end
$var wire 1 3/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT\ $end
$var wire 1 4/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~sumout\ $end
$var wire 1 5/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT\ $end
$var wire 1 6/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~sumout\ $end
$var wire 1 7/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT\ $end
$var wire 1 8/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~sumout\ $end
$var wire 1 9/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT\ $end
$var wire 1 :/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~sumout\ $end
$var wire 1 ;/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT\ $end
$var wire 1 </ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~sumout\ $end
$var wire 1 =/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT\ $end
$var wire 1 >/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~sumout\ $end
$var wire 1 ?/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT\ $end
$var wire 1 @/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~sumout\ $end
$var wire 1 A/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~COUT\ $end
$var wire 1 B/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~sumout\ $end
$var wire 1 C/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~COUT\ $end
$var wire 1 D/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~sumout\ $end
$var wire 1 E/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~COUT\ $end
$var wire 1 F/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~sumout\ $end
$var wire 1 G/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2~portbdataout\ $end
$var wire 1 H/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout\ $end
$var wire 1 I/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q\ $end
$var wire 1 J/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q\ $end
$var wire 1 K/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q\ $end
$var wire 1 L/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q\ $end
$var wire 1 M/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1~portbdataout\ $end
$var wire 1 N/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout\ $end
$var wire 1 O/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q\ $end
$var wire 1 P/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q\ $end
$var wire 1 Q/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q\ $end
$var wire 1 R/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q\ $end
$var wire 1 S/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout\ $end
$var wire 1 T/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout\ $end
$var wire 1 U/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~q\ $end
$var wire 1 V/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\ $end
$var wire 1 W/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~q\ $end
$var wire 1 X/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~q\ $end
$var wire 1 Y/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q\ $end
$var wire 1 Z/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q\ $end
$var wire 1 [/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q\ $end
$var wire 1 \/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q\ $end
$var wire 1 ]/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q\ $end
$var wire 1 ^/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q\ $end
$var wire 1 _/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q\ $end
$var wire 1 `/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q\ $end
$var wire 1 a/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q\ $end
$var wire 1 b/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\ $end
$var wire 1 c/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout\ $end
$var wire 1 d/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q\ $end
$var wire 1 e/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout\ $end
$var wire 1 f/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3_combout\ $end
$var wire 1 g/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6_combout\ $end
$var wire 1 h/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~1_sumout\ $end
$var wire 1 i/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~2\ $end
$var wire 1 j/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~5_sumout\ $end
$var wire 1 k/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~6\ $end
$var wire 1 l/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~17_sumout\ $end
$var wire 1 m/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~18\ $end
$var wire 1 n/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~57_sumout\ $end
$var wire 1 o/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~58\ $end
$var wire 1 p/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~81_sumout\ $end
$var wire 1 q/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~82\ $end
$var wire 1 r/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~53_sumout\ $end
$var wire 1 s/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~54\ $end
$var wire 1 t/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~49_sumout\ $end
$var wire 1 u/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~50\ $end
$var wire 1 v/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~45_sumout\ $end
$var wire 1 w/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~46\ $end
$var wire 1 x/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~41_sumout\ $end
$var wire 1 y/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~42\ $end
$var wire 1 z/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~21_sumout\ $end
$var wire 1 {/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~22\ $end
$var wire 1 |/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~37_sumout\ $end
$var wire 1 }/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~38\ $end
$var wire 1 ~/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~77_sumout\ $end
$var wire 1 !0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~78\ $end
$var wire 1 "0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~73_sumout\ $end
$var wire 1 #0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~74\ $end
$var wire 1 $0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~69_sumout\ $end
$var wire 1 %0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~70\ $end
$var wire 1 &0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~65_sumout\ $end
$var wire 1 '0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~66\ $end
$var wire 1 (0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~61_sumout\ $end
$var wire 1 )0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~62\ $end
$var wire 1 *0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~125_sumout\ $end
$var wire 1 +0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~126\ $end
$var wire 1 ,0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~121_sumout\ $end
$var wire 1 -0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~122\ $end
$var wire 1 .0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~117_sumout\ $end
$var wire 1 /0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~118\ $end
$var wire 1 00 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~113_sumout\ $end
$var wire 1 10 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~114\ $end
$var wire 1 20 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~109_sumout\ $end
$var wire 1 30 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~110\ $end
$var wire 1 40 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~101_sumout\ $end
$var wire 1 50 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~102\ $end
$var wire 1 60 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~97_sumout\ $end
$var wire 1 70 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~98\ $end
$var wire 1 80 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~93_sumout\ $end
$var wire 1 90 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~94\ $end
$var wire 1 :0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~89_sumout\ $end
$var wire 1 ;0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~90\ $end
$var wire 1 <0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~85_sumout\ $end
$var wire 1 =0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~86\ $end
$var wire 1 >0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~13_sumout\ $end
$var wire 1 ?0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~14\ $end
$var wire 1 @0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~105_sumout\ $end
$var wire 1 A0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~106\ $end
$var wire 1 B0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~9_sumout\ $end
$var wire 1 C0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~10\ $end
$var wire 1 D0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~33_sumout\ $end
$var wire 1 E0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~34\ $end
$var wire 1 F0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~29_sumout\ $end
$var wire 1 G0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~30\ $end
$var wire 1 H0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~25_sumout\ $end
$var wire 1 I0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\ $end
$var wire 1 J0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\ $end
$var wire 1 K0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0_combout\ $end
$var wire 1 L0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1_combout\ $end
$var wire 1 M0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2_combout\ $end
$var wire 1 N0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3_combout\ $end
$var wire 1 O0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4_combout\ $end
$var wire 1 P0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5_combout\ $end
$var wire 1 Q0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6_combout\ $end
$var wire 1 R0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout\ $end
$var wire 1 S0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q\ $end
$var wire 1 T0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q\ $end
$var wire 1 U0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\ $end
$var wire 1 V0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q\ $end
$var wire 1 W0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\ $end
$var wire 1 X0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q\ $end
$var wire 1 Y0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~sumout\ $end
$var wire 1 Z0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset~combout\ $end
$var wire 1 [0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT\ $end
$var wire 1 \0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~1_sumout\ $end
$var wire 1 ]0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_actual~combout\ $end
$var wire 1 ^0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~sumout\ $end
$var wire 1 _0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout\ $end
$var wire 1 `0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\ $end
$var wire 1 a0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~sumout\ $end
$var wire 1 b0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\ $end
$var wire 1 c0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT\ $end
$var wire 1 d0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~1_sumout\ $end
$var wire 1 e0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout\ $end
$var wire 1 f0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\ $end
$var wire 1 g0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~sumout\ $end
$var wire 1 h0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\ $end
$var wire 1 i0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~sumout\ $end
$var wire 1 j0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\ $end
$var wire 1 k0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~sumout\ $end
$var wire 1 l0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout\ $end
$var wire 1 m0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q\ $end
$var wire 1 n0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q\ $end
$var wire 1 o0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q\ $end
$var wire 1 p0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q\ $end
$var wire 1 q0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q\ $end
$var wire 1 r0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q\ $end
$var wire 1 s0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q\ $end
$var wire 1 t0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q\ $end
$var wire 1 u0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q\ $end
$var wire 1 v0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q\ $end
$var wire 1 w0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q\ $end
$var wire 1 x0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q\ $end
$var wire 1 y0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q\ $end
$var wire 1 z0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q\ $end
$var wire 1 {0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q\ $end
$var wire 1 |0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q\ $end
$var wire 1 }0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q\ $end
$var wire 1 ~0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q\ $end
$var wire 1 !1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q\ $end
$var wire 1 "1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q\ $end
$var wire 1 #1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q\ $end
$var wire 1 $1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q\ $end
$var wire 1 %1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q\ $end
$var wire 1 &1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q\ $end
$var wire 1 '1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q\ $end
$var wire 1 (1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q\ $end
$var wire 1 )1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q\ $end
$var wire 1 *1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q\ $end
$var wire 1 +1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~q\ $end
$var wire 1 ,1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~q\ $end
$var wire 1 -1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~q\ $end
$var wire 1 .1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~q\ $end
$var wire 1 /1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~q\ $end
$var wire 1 01 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~q\ $end
$var wire 1 11 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~q\ $end
$var wire 1 21 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~q\ $end
$var wire 1 31 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~q\ $end
$var wire 1 41 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~q\ $end
$var wire 1 51 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~q\ $end
$var wire 1 61 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~q\ $end
$var wire 1 71 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~q\ $end
$var wire 1 81 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~q\ $end
$var wire 1 91 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~q\ $end
$var wire 1 :1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~q\ $end
$var wire 1 ;1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~q\ $end
$var wire 1 <1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~q\ $end
$var wire 1 =1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~q\ $end
$var wire 1 >1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~q\ $end
$var wire 1 ?1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout\ $end
$var wire 1 @1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout\ $end
$var wire 1 A1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout\ $end
$var wire 1 B1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3_combout\ $end
$var wire 1 C1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout\ $end
$var wire 1 D1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~1_combout\ $end
$var wire 1 E1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2_combout\ $end
$var wire 1 F1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0_combout\ $end
$var wire 1 G1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3_combout\ $end
$var wire 1 H1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\ $end
$var wire 1 I1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2_combout\ $end
$var wire 1 J1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1_combout\ $end
$var wire 1 K1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\ $end
$var wire 1 L1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1_combout\ $end
$var wire 1 M1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5_combout\ $end
$var wire 1 N1 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout\ $end
$var wire 1 O1 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout\ $end
$var wire 1 P1 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout\ $end
$var wire 1 Q1 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout\ $end
$var wire 1 R1 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout\ $end
$var wire 1 S1 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout\ $end
$var wire 1 T1 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\ $end
$var wire 1 U1 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout\ $end
$var wire 1 V1 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout\ $end
$var wire 1 W1 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout\ $end
$var wire 1 X1 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout\ $end
$var wire 1 Y1 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout\ $end
$var wire 1 Z1 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout\ $end
$var wire 1 [1 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout\ $end
$var wire 1 \1 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout\ $end
$var wire 1 ]1 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout\ $end
$var wire 1 ^1 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout\ $end
$var wire 1 _1 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout\ $end
$var wire 1 `1 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\ $end
$var wire 1 a1 \altera_internal_jtag~TDO\ $end
$var wire 1 b1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\ [11] $end
$var wire 1 c1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\ [10] $end
$var wire 1 d1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\ [9] $end
$var wire 1 e1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\ [8] $end
$var wire 1 f1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\ [7] $end
$var wire 1 g1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\ [6] $end
$var wire 1 h1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\ [5] $end
$var wire 1 i1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\ [4] $end
$var wire 1 j1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\ [3] $end
$var wire 1 k1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\ [2] $end
$var wire 1 l1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\ [1] $end
$var wire 1 m1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\ [0] $end
$var wire 1 n1 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fboutclk_wire\ [1] $end
$var wire 1 o1 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fboutclk_wire\ [0] $end
$var wire 1 p1 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_mhi_bus\ [7] $end
$var wire 1 q1 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_mhi_bus\ [6] $end
$var wire 1 r1 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_mhi_bus\ [5] $end
$var wire 1 s1 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_mhi_bus\ [4] $end
$var wire 1 t1 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_mhi_bus\ [3] $end
$var wire 1 u1 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_mhi_bus\ [2] $end
$var wire 1 v1 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_mhi_bus\ [1] $end
$var wire 1 w1 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_mhi_bus\ [0] $end
$var wire 1 x1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\ [12] $end
$var wire 1 y1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\ [11] $end
$var wire 1 z1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\ [10] $end
$var wire 1 {1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\ [9] $end
$var wire 1 |1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\ [8] $end
$var wire 1 }1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\ [7] $end
$var wire 1 ~1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\ [6] $end
$var wire 1 !2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\ [5] $end
$var wire 1 "2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\ [4] $end
$var wire 1 #2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\ [3] $end
$var wire 1 $2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\ [2] $end
$var wire 1 %2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\ [1] $end
$var wire 1 &2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\ [0] $end
$var wire 1 '2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\ [15] $end
$var wire 1 (2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\ [14] $end
$var wire 1 )2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\ [13] $end
$var wire 1 *2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\ [12] $end
$var wire 1 +2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\ [11] $end
$var wire 1 ,2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\ [10] $end
$var wire 1 -2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\ [9] $end
$var wire 1 .2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\ [8] $end
$var wire 1 /2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\ [7] $end
$var wire 1 02 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\ [6] $end
$var wire 1 12 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\ [5] $end
$var wire 1 22 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\ [4] $end
$var wire 1 32 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\ [3] $end
$var wire 1 42 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\ [2] $end
$var wire 1 52 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\ [1] $end
$var wire 1 62 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\ [0] $end
$var wire 1 72 \inst5|PC\ [10] $end
$var wire 1 82 \inst5|PC\ [9] $end
$var wire 1 92 \inst5|PC\ [8] $end
$var wire 1 :2 \inst5|PC\ [7] $end
$var wire 1 ;2 \inst5|PC\ [6] $end
$var wire 1 <2 \inst5|PC\ [5] $end
$var wire 1 =2 \inst5|PC\ [4] $end
$var wire 1 >2 \inst5|PC\ [3] $end
$var wire 1 ?2 \inst5|PC\ [2] $end
$var wire 1 @2 \inst5|PC\ [1] $end
$var wire 1 A2 \inst5|PC\ [0] $end
$var wire 1 B2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\ [15] $end
$var wire 1 C2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\ [14] $end
$var wire 1 D2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\ [13] $end
$var wire 1 E2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\ [12] $end
$var wire 1 F2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\ [11] $end
$var wire 1 G2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\ [10] $end
$var wire 1 H2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\ [9] $end
$var wire 1 I2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\ [8] $end
$var wire 1 J2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\ [7] $end
$var wire 1 K2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\ [6] $end
$var wire 1 L2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\ [5] $end
$var wire 1 M2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\ [4] $end
$var wire 1 N2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\ [3] $end
$var wire 1 O2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\ [2] $end
$var wire 1 P2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\ [1] $end
$var wire 1 Q2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\ [0] $end
$var wire 1 R2 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\ [3] $end
$var wire 1 S2 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\ [2] $end
$var wire 1 T2 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\ [1] $end
$var wire 1 U2 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\ [0] $end
$var wire 1 V2 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph\ [7] $end
$var wire 1 W2 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph\ [6] $end
$var wire 1 X2 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph\ [5] $end
$var wire 1 Y2 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph\ [4] $end
$var wire 1 Z2 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph\ [3] $end
$var wire 1 [2 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph\ [2] $end
$var wire 1 \2 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph\ [1] $end
$var wire 1 ]2 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph\ [0] $end
$var wire 1 ^2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [31] $end
$var wire 1 _2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [30] $end
$var wire 1 `2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [29] $end
$var wire 1 a2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [28] $end
$var wire 1 b2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [27] $end
$var wire 1 c2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [26] $end
$var wire 1 d2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [25] $end
$var wire 1 e2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [24] $end
$var wire 1 f2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [23] $end
$var wire 1 g2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [22] $end
$var wire 1 h2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [21] $end
$var wire 1 i2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [20] $end
$var wire 1 j2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [19] $end
$var wire 1 k2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [18] $end
$var wire 1 l2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [17] $end
$var wire 1 m2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [16] $end
$var wire 1 n2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [15] $end
$var wire 1 o2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [14] $end
$var wire 1 p2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [13] $end
$var wire 1 q2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [12] $end
$var wire 1 r2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [11] $end
$var wire 1 s2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [10] $end
$var wire 1 t2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [9] $end
$var wire 1 u2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [8] $end
$var wire 1 v2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [7] $end
$var wire 1 w2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [6] $end
$var wire 1 x2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [5] $end
$var wire 1 y2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [4] $end
$var wire 1 z2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [3] $end
$var wire 1 {2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [2] $end
$var wire 1 |2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [1] $end
$var wire 1 }2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [0] $end
$var wire 1 ~2 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|shiften\ [8] $end
$var wire 1 !3 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|shiften\ [7] $end
$var wire 1 "3 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|shiften\ [6] $end
$var wire 1 #3 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|shiften\ [5] $end
$var wire 1 $3 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|shiften\ [4] $end
$var wire 1 %3 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|shiften\ [3] $end
$var wire 1 &3 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|shiften\ [2] $end
$var wire 1 '3 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|shiften\ [1] $end
$var wire 1 (3 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|shiften\ [0] $end
$var wire 1 )3 \inst3|count_10Hz\ [19] $end
$var wire 1 *3 \inst3|count_10Hz\ [18] $end
$var wire 1 +3 \inst3|count_10Hz\ [17] $end
$var wire 1 ,3 \inst3|count_10Hz\ [16] $end
$var wire 1 -3 \inst3|count_10Hz\ [15] $end
$var wire 1 .3 \inst3|count_10Hz\ [14] $end
$var wire 1 /3 \inst3|count_10Hz\ [13] $end
$var wire 1 03 \inst3|count_10Hz\ [12] $end
$var wire 1 13 \inst3|count_10Hz\ [11] $end
$var wire 1 23 \inst3|count_10Hz\ [10] $end
$var wire 1 33 \inst3|count_10Hz\ [9] $end
$var wire 1 43 \inst3|count_10Hz\ [8] $end
$var wire 1 53 \inst3|count_10Hz\ [7] $end
$var wire 1 63 \inst3|count_10Hz\ [6] $end
$var wire 1 73 \inst3|count_10Hz\ [5] $end
$var wire 1 83 \inst3|count_10Hz\ [4] $end
$var wire 1 93 \inst3|count_10Hz\ [3] $end
$var wire 1 :3 \inst3|count_10Hz\ [2] $end
$var wire 1 ;3 \inst3|count_10Hz\ [1] $end
$var wire 1 <3 \inst3|count_10Hz\ [0] $end
$var wire 1 =3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [24] $end
$var wire 1 >3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [23] $end
$var wire 1 ?3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [22] $end
$var wire 1 @3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [21] $end
$var wire 1 A3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [20] $end
$var wire 1 B3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [19] $end
$var wire 1 C3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [18] $end
$var wire 1 D3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [17] $end
$var wire 1 E3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [16] $end
$var wire 1 F3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [15] $end
$var wire 1 G3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [14] $end
$var wire 1 H3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [13] $end
$var wire 1 I3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [12] $end
$var wire 1 J3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [11] $end
$var wire 1 K3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [10] $end
$var wire 1 L3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [9] $end
$var wire 1 M3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [8] $end
$var wire 1 N3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [7] $end
$var wire 1 O3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [6] $end
$var wire 1 P3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [5] $end
$var wire 1 Q3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [4] $end
$var wire 1 R3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [3] $end
$var wire 1 S3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [2] $end
$var wire 1 T3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [1] $end
$var wire 1 U3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [0] $end
$var wire 1 V3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\ [3] $end
$var wire 1 W3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\ [2] $end
$var wire 1 X3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\ [1] $end
$var wire 1 Y3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\ [0] $end
$var wire 1 Z3 \inst5|altsyncram_component|auto_generated|q_a\ [15] $end
$var wire 1 [3 \inst5|altsyncram_component|auto_generated|q_a\ [14] $end
$var wire 1 \3 \inst5|altsyncram_component|auto_generated|q_a\ [13] $end
$var wire 1 ]3 \inst5|altsyncram_component|auto_generated|q_a\ [12] $end
$var wire 1 ^3 \inst5|altsyncram_component|auto_generated|q_a\ [11] $end
$var wire 1 _3 \inst5|altsyncram_component|auto_generated|q_a\ [10] $end
$var wire 1 `3 \inst5|altsyncram_component|auto_generated|q_a\ [9] $end
$var wire 1 a3 \inst5|altsyncram_component|auto_generated|q_a\ [8] $end
$var wire 1 b3 \inst5|altsyncram_component|auto_generated|q_a\ [7] $end
$var wire 1 c3 \inst5|altsyncram_component|auto_generated|q_a\ [6] $end
$var wire 1 d3 \inst5|altsyncram_component|auto_generated|q_a\ [5] $end
$var wire 1 e3 \inst5|altsyncram_component|auto_generated|q_a\ [4] $end
$var wire 1 f3 \inst5|altsyncram_component|auto_generated|q_a\ [3] $end
$var wire 1 g3 \inst5|altsyncram_component|auto_generated|q_a\ [2] $end
$var wire 1 h3 \inst5|altsyncram_component|auto_generated|q_a\ [1] $end
$var wire 1 i3 \inst5|altsyncram_component|auto_generated|q_a\ [0] $end
$var wire 1 j3 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|cascade_wire\ [2] $end
$var wire 1 k3 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|cascade_wire\ [1] $end
$var wire 1 l3 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|cascade_wire\ [0] $end
$var wire 1 m3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\ [3] $end
$var wire 1 n3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\ [2] $end
$var wire 1 o3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\ [1] $end
$var wire 1 p3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\ [0] $end
$var wire 1 q3 \auto_signaltap_0|acq_data_in_reg\ [2] $end
$var wire 1 r3 \auto_signaltap_0|acq_data_in_reg\ [1] $end
$var wire 1 s3 \auto_signaltap_0|acq_data_in_reg\ [0] $end
$var wire 1 t3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [24] $end
$var wire 1 u3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [23] $end
$var wire 1 v3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [22] $end
$var wire 1 w3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [21] $end
$var wire 1 x3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [20] $end
$var wire 1 y3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [19] $end
$var wire 1 z3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [18] $end
$var wire 1 {3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [17] $end
$var wire 1 |3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [16] $end
$var wire 1 }3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [15] $end
$var wire 1 ~3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [14] $end
$var wire 1 !4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [13] $end
$var wire 1 "4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [12] $end
$var wire 1 #4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [11] $end
$var wire 1 $4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [10] $end
$var wire 1 %4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [9] $end
$var wire 1 &4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [8] $end
$var wire 1 '4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [7] $end
$var wire 1 (4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [6] $end
$var wire 1 )4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [5] $end
$var wire 1 *4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [4] $end
$var wire 1 +4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [3] $end
$var wire 1 ,4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [2] $end
$var wire 1 -4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [1] $end
$var wire 1 .4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [0] $end
$var wire 1 /4 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\ [2] $end
$var wire 1 04 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\ [1] $end
$var wire 1 14 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\ [0] $end
$var wire 1 24 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\ [2] $end
$var wire 1 34 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\ [1] $end
$var wire 1 44 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\ [0] $end
$var wire 1 54 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\ [12] $end
$var wire 1 64 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\ [11] $end
$var wire 1 74 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\ [10] $end
$var wire 1 84 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\ [9] $end
$var wire 1 94 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\ [8] $end
$var wire 1 :4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\ [7] $end
$var wire 1 ;4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\ [6] $end
$var wire 1 <4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\ [5] $end
$var wire 1 =4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\ [4] $end
$var wire 1 >4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\ [3] $end
$var wire 1 ?4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\ [2] $end
$var wire 1 @4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\ [1] $end
$var wire 1 A4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\ [0] $end
$var wire 1 B4 \inst9|inst1|latched_hex\ [3] $end
$var wire 1 C4 \inst9|inst1|latched_hex\ [2] $end
$var wire 1 D4 \inst9|inst1|latched_hex\ [1] $end
$var wire 1 E4 \inst9|inst1|latched_hex\ [0] $end
$var wire 1 F4 \inst9|inst2|latched_hex\ [3] $end
$var wire 1 G4 \inst9|inst2|latched_hex\ [2] $end
$var wire 1 H4 \inst9|inst2|latched_hex\ [1] $end
$var wire 1 I4 \inst9|inst2|latched_hex\ [0] $end
$var wire 1 J4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\ [8] $end
$var wire 1 K4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\ [7] $end
$var wire 1 L4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\ [6] $end
$var wire 1 M4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\ [5] $end
$var wire 1 N4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\ [4] $end
$var wire 1 O4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\ [3] $end
$var wire 1 P4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\ [2] $end
$var wire 1 Q4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\ [1] $end
$var wire 1 R4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\ [0] $end
$var wire 1 S4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\ [3] $end
$var wire 1 T4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\ [2] $end
$var wire 1 U4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\ [1] $end
$var wire 1 V4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\ [0] $end
$var wire 1 W4 \inst21|DATA\ [15] $end
$var wire 1 X4 \inst21|DATA\ [14] $end
$var wire 1 Y4 \inst21|DATA\ [13] $end
$var wire 1 Z4 \inst21|DATA\ [12] $end
$var wire 1 [4 \inst21|DATA\ [11] $end
$var wire 1 \4 \inst21|DATA\ [10] $end
$var wire 1 ]4 \inst21|DATA\ [9] $end
$var wire 1 ^4 \inst21|DATA\ [8] $end
$var wire 1 _4 \inst21|DATA\ [7] $end
$var wire 1 `4 \inst21|DATA\ [6] $end
$var wire 1 a4 \inst21|DATA\ [5] $end
$var wire 1 b4 \inst21|DATA\ [4] $end
$var wire 1 c4 \inst21|DATA\ [3] $end
$var wire 1 d4 \inst21|DATA\ [2] $end
$var wire 1 e4 \inst21|DATA\ [1] $end
$var wire 1 f4 \inst21|DATA\ [0] $end
$var wire 1 g4 \inst9|inst3|latched_hex\ [3] $end
$var wire 1 h4 \inst9|inst3|latched_hex\ [2] $end
$var wire 1 i4 \inst9|inst3|latched_hex\ [1] $end
$var wire 1 j4 \inst9|inst3|latched_hex\ [0] $end
$var wire 1 k4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\ [2] $end
$var wire 1 l4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\ [1] $end
$var wire 1 m4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\ [0] $end
$var wire 1 n4 \inst9|inst4|latched_hex\ [3] $end
$var wire 1 o4 \inst9|inst4|latched_hex\ [2] $end
$var wire 1 p4 \inst9|inst4|latched_hex\ [1] $end
$var wire 1 q4 \inst9|inst4|latched_hex\ [0] $end
$var wire 1 r4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\ [4] $end
$var wire 1 s4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\ [3] $end
$var wire 1 t4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\ [2] $end
$var wire 1 u4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\ [1] $end
$var wire 1 v4 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\ [0] $end
$var wire 1 w4 \inst9|inst5|latched_hex\ [3] $end
$var wire 1 x4 \inst9|inst5|latched_hex\ [2] $end
$var wire 1 y4 \inst9|inst5|latched_hex\ [1] $end
$var wire 1 z4 \inst9|inst5|latched_hex\ [0] $end
$var wire 1 {4 \inst9|inst6|latched_hex\ [3] $end
$var wire 1 |4 \inst9|inst6|latched_hex\ [2] $end
$var wire 1 }4 \inst9|inst6|latched_hex\ [1] $end
$var wire 1 ~4 \inst9|inst6|latched_hex\ [0] $end
$var wire 1 !5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [24] $end
$var wire 1 "5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [23] $end
$var wire 1 #5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [22] $end
$var wire 1 $5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [21] $end
$var wire 1 %5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [20] $end
$var wire 1 &5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [19] $end
$var wire 1 '5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [18] $end
$var wire 1 (5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [17] $end
$var wire 1 )5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [16] $end
$var wire 1 *5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [15] $end
$var wire 1 +5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [14] $end
$var wire 1 ,5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [13] $end
$var wire 1 -5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [12] $end
$var wire 1 .5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [11] $end
$var wire 1 /5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [10] $end
$var wire 1 05 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [9] $end
$var wire 1 15 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [8] $end
$var wire 1 25 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [7] $end
$var wire 1 35 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [6] $end
$var wire 1 45 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [5] $end
$var wire 1 55 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [4] $end
$var wire 1 65 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [3] $end
$var wire 1 75 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [2] $end
$var wire 1 85 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [1] $end
$var wire 1 95 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [0] $end
$var wire 1 :5 \inst7|B_DI\ [15] $end
$var wire 1 ;5 \inst7|B_DI\ [14] $end
$var wire 1 <5 \inst7|B_DI\ [13] $end
$var wire 1 =5 \inst7|B_DI\ [12] $end
$var wire 1 >5 \inst7|B_DI\ [11] $end
$var wire 1 ?5 \inst7|B_DI\ [10] $end
$var wire 1 @5 \inst7|B_DI\ [9] $end
$var wire 1 A5 \inst7|B_DI\ [8] $end
$var wire 1 B5 \inst7|B_DI\ [7] $end
$var wire 1 C5 \inst7|B_DI\ [6] $end
$var wire 1 D5 \inst7|B_DI\ [5] $end
$var wire 1 E5 \inst7|B_DI\ [4] $end
$var wire 1 F5 \inst7|B_DI\ [3] $end
$var wire 1 G5 \inst7|B_DI\ [2] $end
$var wire 1 H5 \inst7|B_DI\ [1] $end
$var wire 1 I5 \inst7|B_DI\ [0] $end
$var wire 1 J5 \inst5|IR\ [15] $end
$var wire 1 K5 \inst5|IR\ [14] $end
$var wire 1 L5 \inst5|IR\ [13] $end
$var wire 1 M5 \inst5|IR\ [12] $end
$var wire 1 N5 \inst5|IR\ [11] $end
$var wire 1 O5 \inst5|IR\ [10] $end
$var wire 1 P5 \inst5|IR\ [9] $end
$var wire 1 Q5 \inst5|IR\ [8] $end
$var wire 1 R5 \inst5|IR\ [7] $end
$var wire 1 S5 \inst5|IR\ [6] $end
$var wire 1 T5 \inst5|IR\ [5] $end
$var wire 1 U5 \inst5|IR\ [4] $end
$var wire 1 V5 \inst5|IR\ [3] $end
$var wire 1 W5 \inst5|IR\ [2] $end
$var wire 1 X5 \inst5|IR\ [1] $end
$var wire 1 Y5 \inst5|IR\ [0] $end
$var wire 1 Z5 \inst5|AC\ [15] $end
$var wire 1 [5 \inst5|AC\ [14] $end
$var wire 1 \5 \inst5|AC\ [13] $end
$var wire 1 ]5 \inst5|AC\ [12] $end
$var wire 1 ^5 \inst5|AC\ [11] $end
$var wire 1 _5 \inst5|AC\ [10] $end
$var wire 1 `5 \inst5|AC\ [9] $end
$var wire 1 a5 \inst5|AC\ [8] $end
$var wire 1 b5 \inst5|AC\ [7] $end
$var wire 1 c5 \inst5|AC\ [6] $end
$var wire 1 d5 \inst5|AC\ [5] $end
$var wire 1 e5 \inst5|AC\ [4] $end
$var wire 1 f5 \inst5|AC\ [3] $end
$var wire 1 g5 \inst5|AC\ [2] $end
$var wire 1 h5 \inst5|AC\ [1] $end
$var wire 1 i5 \inst5|AC\ [0] $end
$var wire 1 j5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit\ [0] $end
$var wire 1 k5 \inst4|IO_COUNT\ [15] $end
$var wire 1 l5 \inst4|IO_COUNT\ [14] $end
$var wire 1 m5 \inst4|IO_COUNT\ [13] $end
$var wire 1 n5 \inst4|IO_COUNT\ [12] $end
$var wire 1 o5 \inst4|IO_COUNT\ [11] $end
$var wire 1 p5 \inst4|IO_COUNT\ [10] $end
$var wire 1 q5 \inst4|IO_COUNT\ [9] $end
$var wire 1 r5 \inst4|IO_COUNT\ [8] $end
$var wire 1 s5 \inst4|IO_COUNT\ [7] $end
$var wire 1 t5 \inst4|IO_COUNT\ [6] $end
$var wire 1 u5 \inst4|IO_COUNT\ [5] $end
$var wire 1 v5 \inst4|IO_COUNT\ [4] $end
$var wire 1 w5 \inst4|IO_COUNT\ [3] $end
$var wire 1 x5 \inst4|IO_COUNT\ [2] $end
$var wire 1 y5 \inst4|IO_COUNT\ [1] $end
$var wire 1 z5 \inst4|IO_COUNT\ [0] $end
$var wire 1 {5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\ [1] $end
$var wire 1 |5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\ [0] $end
$var wire 1 }5 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [15] $end
$var wire 1 ~5 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [14] $end
$var wire 1 !6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [13] $end
$var wire 1 "6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [12] $end
$var wire 1 #6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [11] $end
$var wire 1 $6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [10] $end
$var wire 1 %6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [9] $end
$var wire 1 &6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [8] $end
$var wire 1 '6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [7] $end
$var wire 1 (6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [6] $end
$var wire 1 )6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [5] $end
$var wire 1 *6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [4] $end
$var wire 1 +6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [3] $end
$var wire 1 ,6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [2] $end
$var wire 1 -6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [1] $end
$var wire 1 .6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [0] $end
$var wire 1 /6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ [10] $end
$var wire 1 06 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ [9] $end
$var wire 1 16 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ [8] $end
$var wire 1 26 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ [7] $end
$var wire 1 36 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ [6] $end
$var wire 1 46 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ [5] $end
$var wire 1 56 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ [4] $end
$var wire 1 66 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ [3] $end
$var wire 1 76 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ [2] $end
$var wire 1 86 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ [1] $end
$var wire 1 96 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ [0] $end
$var wire 1 :6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [32] $end
$var wire 1 ;6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [31] $end
$var wire 1 <6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [30] $end
$var wire 1 =6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [29] $end
$var wire 1 >6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [28] $end
$var wire 1 ?6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [27] $end
$var wire 1 @6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [26] $end
$var wire 1 A6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [25] $end
$var wire 1 B6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [24] $end
$var wire 1 C6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [23] $end
$var wire 1 D6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [22] $end
$var wire 1 E6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [21] $end
$var wire 1 F6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [20] $end
$var wire 1 G6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [19] $end
$var wire 1 H6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [18] $end
$var wire 1 I6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [17] $end
$var wire 1 J6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [16] $end
$var wire 1 K6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [15] $end
$var wire 1 L6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [14] $end
$var wire 1 M6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [13] $end
$var wire 1 N6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [12] $end
$var wire 1 O6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [11] $end
$var wire 1 P6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [10] $end
$var wire 1 Q6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [9] $end
$var wire 1 R6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [8] $end
$var wire 1 S6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [7] $end
$var wire 1 T6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [6] $end
$var wire 1 U6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [5] $end
$var wire 1 V6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [4] $end
$var wire 1 W6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [3] $end
$var wire 1 X6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [2] $end
$var wire 1 Y6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [1] $end
$var wire 1 Z6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [0] $end
$var wire 1 [6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\ [3] $end
$var wire 1 \6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\ [2] $end
$var wire 1 ]6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\ [1] $end
$var wire 1 ^6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\ [0] $end
$var wire 1 _6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\ [3] $end
$var wire 1 `6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\ [2] $end
$var wire 1 a6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\ [1] $end
$var wire 1 b6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\ [0] $end
$var wire 1 c6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\ [2] $end
$var wire 1 d6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\ [1] $end
$var wire 1 e6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\ [0] $end
$var wire 1 f6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ [9] $end
$var wire 1 g6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ [8] $end
$var wire 1 h6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ [7] $end
$var wire 1 i6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ [6] $end
$var wire 1 j6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ [5] $end
$var wire 1 k6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ [4] $end
$var wire 1 l6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ [3] $end
$var wire 1 m6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ [2] $end
$var wire 1 n6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ [1] $end
$var wire 1 o6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ [0] $end
$var wire 1 p6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\ [4] $end
$var wire 1 q6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\ [3] $end
$var wire 1 r6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\ [2] $end
$var wire 1 s6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\ [1] $end
$var wire 1 t6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\ [0] $end
$var wire 1 u6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\ [3] $end
$var wire 1 v6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\ [2] $end
$var wire 1 w6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\ [1] $end
$var wire 1 x6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\ [0] $end
$var wire 1 y6 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\ [4] $end
$var wire 1 z6 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\ [3] $end
$var wire 1 {6 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\ [2] $end
$var wire 1 |6 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\ [1] $end
$var wire 1 }6 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\ [0] $end
$var wire 1 ~6 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\ [11] $end
$var wire 1 !7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\ [10] $end
$var wire 1 "7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\ [9] $end
$var wire 1 #7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\ [8] $end
$var wire 1 $7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\ [7] $end
$var wire 1 %7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\ [6] $end
$var wire 1 &7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\ [5] $end
$var wire 1 '7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\ [4] $end
$var wire 1 (7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\ [3] $end
$var wire 1 )7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\ [2] $end
$var wire 1 *7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\ [1] $end
$var wire 1 +7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\ [0] $end
$var wire 1 ,7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\ [11] $end
$var wire 1 -7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\ [10] $end
$var wire 1 .7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\ [9] $end
$var wire 1 /7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\ [8] $end
$var wire 1 07 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\ [7] $end
$var wire 1 17 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\ [6] $end
$var wire 1 27 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\ [5] $end
$var wire 1 37 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\ [4] $end
$var wire 1 47 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\ [3] $end
$var wire 1 57 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\ [2] $end
$var wire 1 67 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\ [1] $end
$var wire 1 77 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\ [0] $end
$var wire 1 87 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\ [16] $end
$var wire 1 97 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\ [15] $end
$var wire 1 :7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\ [14] $end
$var wire 1 ;7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\ [13] $end
$var wire 1 <7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\ [12] $end
$var wire 1 =7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\ [11] $end
$var wire 1 >7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\ [10] $end
$var wire 1 ?7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\ [9] $end
$var wire 1 @7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\ [8] $end
$var wire 1 A7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\ [7] $end
$var wire 1 B7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\ [6] $end
$var wire 1 C7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\ [5] $end
$var wire 1 D7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\ [4] $end
$var wire 1 E7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\ [3] $end
$var wire 1 F7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\ [2] $end
$var wire 1 G7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\ [1] $end
$var wire 1 H7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\ [0] $end
$var wire 1 I7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\ [3] $end
$var wire 1 J7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\ [2] $end
$var wire 1 K7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\ [1] $end
$var wire 1 L7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\ [0] $end
$var wire 1 M7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\ [11] $end
$var wire 1 N7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\ [10] $end
$var wire 1 O7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\ [9] $end
$var wire 1 P7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\ [8] $end
$var wire 1 Q7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\ [7] $end
$var wire 1 R7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\ [6] $end
$var wire 1 S7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\ [5] $end
$var wire 1 T7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\ [4] $end
$var wire 1 U7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\ [3] $end
$var wire 1 V7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\ [2] $end
$var wire 1 W7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\ [1] $end
$var wire 1 X7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\ [0] $end
$var wire 1 Y7 \auto_signaltap_0|acq_trigger_in_reg\ [2] $end
$var wire 1 Z7 \auto_signaltap_0|acq_trigger_in_reg\ [1] $end
$var wire 1 [7 \auto_signaltap_0|acq_trigger_in_reg\ [0] $end
$var wire 1 \7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\ [3] $end
$var wire 1 ]7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\ [2] $end
$var wire 1 ^7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\ [1] $end
$var wire 1 _7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\ [0] $end
$var wire 1 `7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\ [9] $end
$var wire 1 a7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\ [8] $end
$var wire 1 b7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\ [7] $end
$var wire 1 c7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\ [6] $end
$var wire 1 d7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\ [5] $end
$var wire 1 e7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\ [4] $end
$var wire 1 f7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\ [3] $end
$var wire 1 g7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\ [2] $end
$var wire 1 h7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\ [1] $end
$var wire 1 i7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\ [0] $end
$var wire 1 j7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\ [0] $end
$var wire 1 k7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed\ [0] $end
$var wire 1 l7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\ [11] $end
$var wire 1 m7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\ [10] $end
$var wire 1 n7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\ [9] $end
$var wire 1 o7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\ [8] $end
$var wire 1 p7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\ [7] $end
$var wire 1 q7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\ [6] $end
$var wire 1 r7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\ [5] $end
$var wire 1 s7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\ [4] $end
$var wire 1 t7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\ [3] $end
$var wire 1 u7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\ [2] $end
$var wire 1 v7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\ [1] $end
$var wire 1 w7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\ [0] $end
$var wire 1 x7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_condition_delay_reg\ [3] $end
$var wire 1 y7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~2_combout\ $end
$var wire 1 z7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~1_combout\ $end
$var wire 1 {7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~0_combout\ $end
$var wire 1 |7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal2~4_combout\ $end
$var wire 1 }7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal2~3_combout\ $end
$var wire 1 ~7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\ [12] $end
$var wire 1 !8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\ [11] $end
$var wire 1 "8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\ [10] $end
$var wire 1 #8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\ [9] $end
$var wire 1 $8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\ [8] $end
$var wire 1 %8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\ [7] $end
$var wire 1 &8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\ [6] $end
$var wire 1 '8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\ [5] $end
$var wire 1 (8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\ [4] $end
$var wire 1 )8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\ [3] $end
$var wire 1 *8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\ [2] $end
$var wire 1 +8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\ [1] $end
$var wire 1 ,8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\ [0] $end
$var wire 1 -8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal2~2_combout\ $end
$var wire 1 .8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal2~1_combout\ $end
$var wire 1 /8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal2~0_combout\ $end
$var wire 1 08 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\ $end
$var wire 1 18 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[2]~1_combout\ $end
$var wire 1 28 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~6_combout\ $end
$var wire 1 38 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\ [0] $end
$var wire 1 48 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\ $end
$var wire 1 58 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_state_status[2]~0_combout\ $end
$var wire 1 68 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_enable_delayed~q\ $end
$var wire 1 78 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:done~q\ $end
$var wire 1 88 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:is_buffer_wrapped~q\ $end
$var wire 1 98 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_trigger_out_mode_ff~q\ $end
$var wire 1 :8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\ $end
$var wire 1 ;8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_Equal3~0_combout\ $end
$var wire 1 <8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\ [11] $end
$var wire 1 =8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\ [10] $end
$var wire 1 >8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\ [9] $end
$var wire 1 ?8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\ [8] $end
$var wire 1 @8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\ [7] $end
$var wire 1 A8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\ [6] $end
$var wire 1 B8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\ [5] $end
$var wire 1 C8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\ [4] $end
$var wire 1 D8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\ [3] $end
$var wire 1 E8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\ [2] $end
$var wire 1 F8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\ [1] $end
$var wire 1 G8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\ [0] $end
$var wire 1 H8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~6_combout\ $end
$var wire 1 I8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~5_combout\ $end
$var wire 1 J8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~4_combout\ $end
$var wire 1 K8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~3_combout\ $end
$var wire 1 L8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~2_combout\ $end
$var wire 1 M8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~1_combout\ $end
$var wire 1 N8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~0_combout\ $end
$var wire 1 O8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped_once_sig~q\ $end
$var wire 1 P8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~3_combout\ $end
$var wire 1 Q8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR\ [3] $end
$var wire 1 R8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR\ [2] $end
$var wire 1 S8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR\ [1] $end
$var wire 1 T8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR\ [0] $end
$var wire 1 U8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[1]~2_combout\ $end
$var wire 1 V8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\ [3] $end
$var wire 1 W8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\ [2] $end
$var wire 1 X8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\ [1] $end
$var wire 1 Y8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\ [0] $end
$var wire 1 Z8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[1]~1_combout\ $end
$var wire 1 [8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~0_combout\ $end
$var wire 1 \8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\ $end
$var wire 1 ]8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\ [16] $end
$var wire 1 ^8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\ [15] $end
$var wire 1 _8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\ [14] $end
$var wire 1 `8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\ [13] $end
$var wire 1 a8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\ [12] $end
$var wire 1 b8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\ [11] $end
$var wire 1 c8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\ [10] $end
$var wire 1 d8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\ [9] $end
$var wire 1 e8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\ [8] $end
$var wire 1 f8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\ [7] $end
$var wire 1 g8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\ [6] $end
$var wire 1 h8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\ [5] $end
$var wire 1 i8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\ [4] $end
$var wire 1 j8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\ [3] $end
$var wire 1 k8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\ [2] $end
$var wire 1 l8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\ [1] $end
$var wire 1 m8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\ [0] $end
$var wire 1 n8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_run~q\ $end
$var wire 1 o8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_status_load_on~0_combout\ $end
$var wire 1 p8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:collecting_post_data_var~q\ $end
$var wire 1 q8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\ $end
$var wire 1 r8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_trigger_out_ff~q\ $end
$var wire 1 s8 \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\ [2] $end
$var wire 1 t8 \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\ [1] $end
$var wire 1 u8 \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\ [0] $end
$var wire 1 v8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~5_combout\ $end
$var wire 1 w8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~4_combout\ $end
$var wire 1 x8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~3_combout\ $end
$var wire 1 y8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~2_combout\ $end
$var wire 1 z8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~1_combout\ $end
$var wire 1 {8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~0_combout\ $end
$var wire 1 |8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_bypass_reg_out~q\ $end
$var wire 1 }8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_status_shift_enable~0_combout\ $end
$var wire 1 ~8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a2~portbdataout\ $end
$var wire 1 !9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\ [11] $end
$var wire 1 "9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\ [10] $end
$var wire 1 #9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\ [9] $end
$var wire 1 $9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\ [8] $end
$var wire 1 %9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\ [7] $end
$var wire 1 &9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\ [6] $end
$var wire 1 '9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\ [5] $end
$var wire 1 (9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\ [4] $end
$var wire 1 )9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\ [3] $end
$var wire 1 *9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\ [2] $end
$var wire 1 +9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\ [1] $end
$var wire 1 ,9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\ [0] $end
$var wire 1 -9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita1~1_sumout\ $end
$var wire 1 .9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a1~portbdataout\ $end
$var wire 1 /9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a0~portbdataout\ $end
$var wire 1 09 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\ [1] $end
$var wire 1 19 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\ [0] $end
$var wire 1 29 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\ [24] $end
$var wire 1 39 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\ [6] $end
$var wire 1 49 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\ [5] $end
$var wire 1 59 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\ [4] $end
$var wire 1 69 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\ [3] $end
$var wire 1 79 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\ [2] $end
$var wire 1 89 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\ [1] $end
$var wire 1 99 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\ [0] $end
$var wire 1 :9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita0~1_sumout\ $end
$var wire 1 ;9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[9]~q\ $end
$var wire 1 <9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[8]~q\ $end
$var wire 1 =9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[7]~q\ $end
$var wire 1 >9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[6]~q\ $end
$var wire 1 ?9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[5]~q\ $end
$var wire 1 @9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[4]~q\ $end
$var wire 1 A9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[3]~q\ $end
$var wire 1 B9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[2]~q\ $end
$var wire 1 C9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[1]~q\ $end
$var wire 1 D9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[0]~q\ $end
$var wire 1 E9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[11]~q\ $end
$var wire 1 F9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[10]~q\ $end
$var wire 1 G9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\ [0] $end
$var wire 1 H9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~49_sumout\ $end
$var wire 1 I9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~45_sumout\ $end
$var wire 1 J9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~45_sumout\ $end
$var wire 1 K9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~41_sumout\ $end
$var wire 1 L9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~41_sumout\ $end
$var wire 1 M9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~37_sumout\ $end
$var wire 1 N9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~37_sumout\ $end
$var wire 1 O9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~33_sumout\ $end
$var wire 1 P9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~33_sumout\ $end
$var wire 1 Q9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~29_sumout\ $end
$var wire 1 R9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~29_sumout\ $end
$var wire 1 S9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~25_sumout\ $end
$var wire 1 T9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~25_sumout\ $end
$var wire 1 U9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~21_sumout\ $end
$var wire 1 V9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~21_sumout\ $end
$var wire 1 W9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~17_sumout\ $end
$var wire 1 X9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~17_sumout\ $end
$var wire 1 Y9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~13_sumout\ $end
$var wire 1 Z9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~13_sumout\ $end
$var wire 1 [9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~9_sumout\ $end
$var wire 1 \9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~9_sumout\ $end
$var wire 1 ]9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~5_sumout\ $end
$var wire 1 ^9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~5_sumout\ $end
$var wire 1 _9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~1_sumout\ $end
$var wire 1 `9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~1_sumout\ $end
$var wire 1 a9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~45_sumout\ $end
$var wire 1 b9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~41_sumout\ $end
$var wire 1 c9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~37_sumout\ $end
$var wire 1 d9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~33_sumout\ $end
$var wire 1 e9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~29_sumout\ $end
$var wire 1 f9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~25_sumout\ $end
$var wire 1 g9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~21_sumout\ $end
$var wire 1 h9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~17_sumout\ $end
$var wire 1 i9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~13_sumout\ $end
$var wire 1 j9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~9_sumout\ $end
$var wire 1 k9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~5_sumout\ $end
$var wire 1 l9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~1_sumout\ $end
$var wire 1 m9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita4~1_sumout\ $end
$var wire 1 n9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\ [12] $end
$var wire 1 o9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\ [11] $end
$var wire 1 p9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\ [10] $end
$var wire 1 q9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\ [9] $end
$var wire 1 r9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\ [8] $end
$var wire 1 s9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\ [7] $end
$var wire 1 t9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\ [6] $end
$var wire 1 u9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\ [5] $end
$var wire 1 v9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\ [4] $end
$var wire 1 w9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\ [3] $end
$var wire 1 x9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\ [2] $end
$var wire 1 y9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\ [1] $end
$var wire 1 z9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\ [0] $end
$var wire 1 {9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\ [4] $end
$var wire 1 |9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\ [3] $end
$var wire 1 }9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\ [2] $end
$var wire 1 ~9 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\ [1] $end
$var wire 1 !: \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\ [0] $end
$var wire 1 ": \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [31] $end
$var wire 1 #: \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [30] $end
$var wire 1 $: \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [29] $end
$var wire 1 %: \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [28] $end
$var wire 1 &: \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [27] $end
$var wire 1 ': \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [26] $end
$var wire 1 (: \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [25] $end
$var wire 1 ): \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [24] $end
$var wire 1 *: \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [23] $end
$var wire 1 +: \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [22] $end
$var wire 1 ,: \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [21] $end
$var wire 1 -: \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [20] $end
$var wire 1 .: \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [19] $end
$var wire 1 /: \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [18] $end
$var wire 1 0: \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [17] $end
$var wire 1 1: \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [16] $end
$var wire 1 2: \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [15] $end
$var wire 1 3: \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [14] $end
$var wire 1 4: \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [13] $end
$var wire 1 5: \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [12] $end
$var wire 1 6: \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [11] $end
$var wire 1 7: \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [10] $end
$var wire 1 8: \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [9] $end
$var wire 1 9: \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [8] $end
$var wire 1 :: \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [7] $end
$var wire 1 ;: \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [6] $end
$var wire 1 <: \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [5] $end
$var wire 1 =: \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [4] $end
$var wire 1 >: \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [3] $end
$var wire 1 ?: \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [2] $end
$var wire 1 @: \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [1] $end
$var wire 1 A: \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [0] $end
$var wire 1 B: \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|ALT_INV_dffs\ [0] $end
$var wire 1 C: \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\ [0] $end
$var wire 1 D: \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\ [15] $end
$var wire 1 E: \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\ [14] $end
$var wire 1 F: \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\ [13] $end
$var wire 1 G: \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\ [12] $end
$var wire 1 H: \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\ [11] $end
$var wire 1 I: \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\ [10] $end
$var wire 1 J: \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\ [9] $end
$var wire 1 K: \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\ [8] $end
$var wire 1 L: \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\ [7] $end
$var wire 1 M: \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\ [6] $end
$var wire 1 N: \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\ [5] $end
$var wire 1 O: \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\ [4] $end
$var wire 1 P: \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\ [3] $end
$var wire 1 Q: \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\ [2] $end
$var wire 1 R: \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\ [1] $end
$var wire 1 S: \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\ [0] $end
$var wire 1 T: \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~6_combout\ $end
$var wire 1 U: \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\ [3] $end
$var wire 1 V: \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\ [2] $end
$var wire 1 W: \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\ [1] $end
$var wire 1 X: \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\ [0] $end
$var wire 1 Y: \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~9_combout\ $end
$var wire 1 Z: \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\ [3] $end
$var wire 1 [: \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\ [2] $end
$var wire 1 \: \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\ [1] $end
$var wire 1 ]: \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\ [0] $end
$var wire 1 ^: \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\ [3] $end
$var wire 1 _: \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\ [2] $end
$var wire 1 `: \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\ [1] $end
$var wire 1 a: \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\ [0] $end
$var wire 1 b: \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~7_combout\ $end
$var wire 1 c: \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\ [3] $end
$var wire 1 d: \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\ [2] $end
$var wire 1 e: \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\ [1] $end
$var wire 1 f: \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\ [0] $end
$var wire 1 g: \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~3_combout\ $end
$var wire 1 h: \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\ [4] $end
$var wire 1 i: \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\ [3] $end
$var wire 1 j: \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\ [2] $end
$var wire 1 k: \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\ [1] $end
$var wire 1 l: \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\ [0] $end
$var wire 1 m: \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~5_combout\ $end
$var wire 1 n: \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~4_combout\ $end
$var wire 1 o: \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal7~0_combout\ $end
$var wire 1 p: \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[3]~5_combout\ $end
$var wire 1 q: \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[3]~4_combout\ $end
$var wire 1 r: \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[2]~3_combout\ $end
$var wire 1 s: \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\ [2] $end
$var wire 1 t: \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\ [1] $end
$var wire 1 u: \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\ [0] $end
$var wire 1 v: \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg[2]~1_combout\ $end
$var wire 1 w: \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg~q\ $end
$var wire 1 x: \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg_proc~0_combout\ $end
$var wire 1 y: \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~0_combout\ $end
$var wire 1 z: \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\ $end
$var wire 1 {: \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~1_combout\ $end
$var wire 1 |: \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg[0]~0_combout\ $end
$var wire 1 }: \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\ [4] $end
$var wire 1 ~: \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\ [3] $end
$var wire 1 !; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\ [2] $end
$var wire 1 "; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\ [1] $end
$var wire 1 #; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\ [0] $end
$var wire 1 $; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_proc~0_combout\ $end
$var wire 1 %; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\ [2] $end
$var wire 1 &; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\ [1] $end
$var wire 1 '; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\ [0] $end
$var wire 1 (; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\ [10] $end
$var wire 1 ); \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\ [9] $end
$var wire 1 *; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\ [8] $end
$var wire 1 +; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\ [7] $end
$var wire 1 ,; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\ [6] $end
$var wire 1 -; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\ [5] $end
$var wire 1 .; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\ [4] $end
$var wire 1 /; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\ [3] $end
$var wire 1 0; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\ [2] $end
$var wire 1 1; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\ [1] $end
$var wire 1 2; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\ [0] $end
$var wire 1 3; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal0~0_combout\ $end
$var wire 1 4; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\ [9] $end
$var wire 1 5; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\ [8] $end
$var wire 1 6; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\ [7] $end
$var wire 1 7; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\ [6] $end
$var wire 1 8; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\ [5] $end
$var wire 1 9; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\ [4] $end
$var wire 1 :; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\ [3] $end
$var wire 1 ;; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\ [2] $end
$var wire 1 <; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\ [1] $end
$var wire 1 =; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\ [0] $end
$var wire 1 >; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~1_combout\ $end
$var wire 1 ?; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~0_combout\ $end
$var wire 1 @; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\ $end
$var wire 1 A; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena_proc~0_combout\ $end
$var wire 1 B; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~4_combout\ $end
$var wire 1 C; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~3_combout\ $end
$var wire 1 D; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~2_combout\ $end
$var wire 1 E; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~1_combout\ $end
$var wire 1 F; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~0_combout\ $end
$var wire 1 G; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_bypass_reg~q\ $end
$var wire 1 H; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[3]~0_combout\ $end
$var wire 1 I; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][9]~q\ $end
$var wire 1 J; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][8]~q\ $end
$var wire 1 K; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][7]~q\ $end
$var wire 1 L; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\ $end
$var wire 1 M; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][5]~q\ $end
$var wire 1 N; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][4]~q\ $end
$var wire 1 O; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\ $end
$var wire 1 P; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\ $end
$var wire 1 Q; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\ $end
$var wire 1 R; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\ $end
$var wire 1 S; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ [15] $end
$var wire 1 T; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ [14] $end
$var wire 1 U; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ [13] $end
$var wire 1 V; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ [12] $end
$var wire 1 W; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ [11] $end
$var wire 1 X; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ [10] $end
$var wire 1 Y; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ [9] $end
$var wire 1 Z; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ [8] $end
$var wire 1 [; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ [7] $end
$var wire 1 \; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ [6] $end
$var wire 1 ]; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ [5] $end
$var wire 1 ^; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ [4] $end
$var wire 1 _; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ [3] $end
$var wire 1 `; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ [2] $end
$var wire 1 a; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ [1] $end
$var wire 1 b; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ [0] $end
$var wire 1 c; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\ $end
$var wire 1 d; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\ $end
$var wire 1 e; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\ [3] $end
$var wire 1 f; \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~6_combout\ $end
$var wire 1 g; \ALT_INV_altera_internal_jtag~TDIUTAP\ $end
$var wire 1 h; \ALT_INV_altera_internal_jtag~TCKUTAP\ $end
$var wire 1 i; \ALT_INV_altera_internal_jtag~TMSUTAP\ $end
$var wire 1 j; \inst4|ALT_INV_COUNT[0]~1_combout\ $end
$var wire 1 k; \inst4|ALT_INV_COUNT[15]~61_combout\ $end
$var wire 1 l; \inst4|ALT_INV_COUNT[14]~57_combout\ $end
$var wire 1 m; \inst4|ALT_INV_COUNT[13]~53_combout\ $end
$var wire 1 n; \inst4|ALT_INV_COUNT[12]~49_combout\ $end
$var wire 1 o; \inst4|ALT_INV_COUNT[11]~45_combout\ $end
$var wire 1 p; \inst4|ALT_INV_COUNT[10]~41_combout\ $end
$var wire 1 q; \inst4|ALT_INV_COUNT[9]~37_combout\ $end
$var wire 1 r; \inst4|ALT_INV_COUNT[8]~33_combout\ $end
$var wire 1 s; \inst4|ALT_INV_COUNT[7]~29_combout\ $end
$var wire 1 t; \inst4|ALT_INV_COUNT[6]~25_combout\ $end
$var wire 1 u; \inst4|ALT_INV_COUNT[5]~21_combout\ $end
$var wire 1 v; \inst4|ALT_INV_COUNT[4]~17_combout\ $end
$var wire 1 w; \inst4|ALT_INV_COUNT[3]~13_combout\ $end
$var wire 1 x; \inst4|ALT_INV_COUNT[2]~9_combout\ $end
$var wire 1 y; \inst4|ALT_INV_COUNT[1]~5_combout\ $end
$var wire 1 z; \inst4|ALT_INV_IO_COUNT\ [15] $end
$var wire 1 {; \inst4|ALT_INV_IO_COUNT\ [14] $end
$var wire 1 |; \inst4|ALT_INV_IO_COUNT\ [13] $end
$var wire 1 }; \inst4|ALT_INV_IO_COUNT\ [12] $end
$var wire 1 ~; \inst4|ALT_INV_IO_COUNT\ [11] $end
$var wire 1 !< \inst4|ALT_INV_IO_COUNT\ [10] $end
$var wire 1 "< \inst4|ALT_INV_IO_COUNT\ [9] $end
$var wire 1 #< \inst4|ALT_INV_IO_COUNT\ [8] $end
$var wire 1 $< \inst4|ALT_INV_IO_COUNT\ [7] $end
$var wire 1 %< \inst4|ALT_INV_IO_COUNT\ [6] $end
$var wire 1 &< \inst4|ALT_INV_IO_COUNT\ [5] $end
$var wire 1 '< \inst4|ALT_INV_IO_COUNT\ [4] $end
$var wire 1 (< \inst4|ALT_INV_IO_COUNT\ [3] $end
$var wire 1 )< \inst4|ALT_INV_IO_COUNT\ [2] $end
$var wire 1 *< \inst4|ALT_INV_IO_COUNT\ [1] $end
$var wire 1 +< \inst4|ALT_INV_IO_COUNT\ [0] $end
$var wire 1 ,< \inst3|ALT_INV_LessThan1~4_combout\ $end
$var wire 1 -< \inst3|ALT_INV_LessThan1~3_combout\ $end
$var wire 1 .< \inst3|ALT_INV_LessThan1~2_combout\ $end
$var wire 1 /< \inst3|ALT_INV_LessThan1~1_combout\ $end
$var wire 1 0< \inst3|ALT_INV_LessThan1~0_combout\ $end
$var wire 1 1< \inst3|ALT_INV_clock_10Hz_int~q\ $end
$var wire 1 2< \inst5|ALT_INV_WideOr2~1_combout\ $end
$var wire 1 3< \inst5|ALT_INV_WideOr2~0_combout\ $end
$var wire 1 4< \inst5|ALT_INV_state.ex_jump~q\ $end
$var wire 1 5< \inst5|ALT_INV_state.ex_call~q\ $end
$var wire 1 6< \inst5|ALT_INV_PC[0]~1_combout\ $end
$var wire 1 7< \inst5|ALT_INV_PC[0]~0_combout\ $end
$var wire 1 8< \inst5|ALT_INV_Equal1~2_combout\ $end
$var wire 1 9< \inst5|ALT_INV_Equal1~1_combout\ $end
$var wire 1 :< \inst5|ALT_INV_Equal1~0_combout\ $end
$var wire 1 ;< \inst5|ALT_INV_state.ex_jpos~q\ $end
$var wire 1 << \inst5|ALT_INV_state.ex_jzero~q\ $end
$var wire 1 =< \inst5|ALT_INV_state.ex_jneg~q\ $end
$var wire 1 >< \inst5|ALT_INV_Selector20~2_combout\ $end
$var wire 1 ?< \inst5|ALT_INV_Selector20~1_combout\ $end
$var wire 1 @< \inst5|ALT_INV_operand[7]~7_combout\ $end
$var wire 1 A< \inst5|ALT_INV_Selector20~0_combout\ $end
$var wire 1 B< \inst5|shifter|auto_generated|ALT_INV_sbit_w[55]~41_combout\ $end
$var wire 1 C< \inst5|shifter|auto_generated|ALT_INV_sbit_w[55]~40_combout\ $end
$var wire 1 D< \inst4|ALT_INV_COUNT[7]~30_combout\ $end
$var wire 1 E< \inst4|ALT_INV_COUNT[7]~_emulated_q\ $end
$var wire 1 F< \inst5|ALT_INV_Selector21~2_combout\ $end
$var wire 1 G< \inst5|ALT_INV_Selector21~1_combout\ $end
$var wire 1 H< \inst5|ALT_INV_operand[6]~6_combout\ $end
$var wire 1 I< \inst5|ALT_INV_Selector21~0_combout\ $end
$var wire 1 J< \inst5|shifter|auto_generated|ALT_INV_sbit_w[54]~39_combout\ $end
$var wire 1 K< \inst5|shifter|auto_generated|ALT_INV_sbit_w[62]~38_combout\ $end
$var wire 1 L< \inst4|ALT_INV_COUNT[6]~26_combout\ $end
$var wire 1 M< \inst4|ALT_INV_COUNT[6]~_emulated_q\ $end
$var wire 1 N< \inst5|ALT_INV_Selector22~2_combout\ $end
$var wire 1 O< \inst5|ALT_INV_Selector22~1_combout\ $end
$var wire 1 P< \inst5|ALT_INV_operand[5]~5_combout\ $end
$var wire 1 Q< \inst5|ALT_INV_Selector22~0_combout\ $end
$var wire 1 R< \inst5|shifter|auto_generated|ALT_INV_sbit_w[53]~37_combout\ $end
$var wire 1 S< \inst5|shifter|auto_generated|ALT_INV_sbit_w[61]~36_combout\ $end
$var wire 1 T< \inst4|ALT_INV_COUNT[5]~22_combout\ $end
$var wire 1 U< \inst4|ALT_INV_COUNT[5]~_emulated_q\ $end
$var wire 1 V< \inst5|ALT_INV_Selector23~2_combout\ $end
$var wire 1 W< \inst5|ALT_INV_Selector23~1_combout\ $end
$var wire 1 X< \inst5|ALT_INV_operand[4]~4_combout\ $end
$var wire 1 Y< \inst5|ALT_INV_Selector23~0_combout\ $end
$var wire 1 Z< \inst5|shifter|auto_generated|ALT_INV_sbit_w[52]~35_combout\ $end
$var wire 1 [< \inst5|shifter|auto_generated|ALT_INV_sbit_w[60]~34_combout\ $end
$var wire 1 \< \inst4|ALT_INV_COUNT[4]~18_combout\ $end
$var wire 1 ]< \inst4|ALT_INV_COUNT[4]~_emulated_q\ $end
$var wire 1 ^< \inst5|ALT_INV_Selector24~1_combout\ $end
$var wire 1 _< \inst5|ALT_INV_Selector24~0_combout\ $end
$var wire 1 `< \inst5|ALT_INV_operand[3]~3_combout\ $end
$var wire 1 a< \inst5|shifter|auto_generated|ALT_INV_sbit_w[35]~33_combout\ $end
$var wire 1 b< \inst5|shifter|auto_generated|ALT_INV_sbit_w[59]~32_combout\ $end
$var wire 1 c< \inst5|shifter|auto_generated|ALT_INV_sbit_w[39]~31_combout\ $end
$var wire 1 d< \inst5|shifter|auto_generated|ALT_INV_sbit_w[43]~30_combout\ $end
$var wire 1 e< \inst4|ALT_INV_COUNT[3]~14_combout\ $end
$var wire 1 f< \inst4|ALT_INV_COUNT[3]~_emulated_q\ $end
$var wire 1 g< \inst5|ALT_INV_Selector25~1_combout\ $end
$var wire 1 h< \inst5|ALT_INV_Selector25~0_combout\ $end
$var wire 1 i< \inst5|ALT_INV_operand[2]~2_combout\ $end
$var wire 1 j< \inst5|shifter|auto_generated|ALT_INV_sbit_w[34]~29_combout\ $end
$var wire 1 k< \inst5|shifter|auto_generated|ALT_INV_sbit_w[58]~28_combout\ $end
$var wire 1 l< \inst5|shifter|auto_generated|ALT_INV_sbit_w[38]~27_combout\ $end
$var wire 1 m< \inst5|shifter|auto_generated|ALT_INV_sbit_w[46]~26_combout\ $end
$var wire 1 n< \inst5|shifter|auto_generated|ALT_INV_sbit_w[42]~25_combout\ $end
$var wire 1 o< \inst4|ALT_INV_COUNT[2]~10_combout\ $end
$var wire 1 p< \inst4|ALT_INV_COUNT[2]~_emulated_q\ $end
$var wire 1 q< \inst5|ALT_INV_Selector26~2_combout\ $end
$var wire 1 r< \inst5|ALT_INV_Selector26~1_combout\ $end
$var wire 1 s< \inst5|ALT_INV_operand[1]~1_combout\ $end
$var wire 1 t< \inst5|ALT_INV_Selector26~0_combout\ $end
$var wire 1 u< \inst5|shifter|auto_generated|ALT_INV_sbit_w[49]~24_combout\ $end
$var wire 1 v< \inst5|shifter|auto_generated|ALT_INV_sbit_w[17]~23_combout\ $end
$var wire 1 w< \inst5|shifter|auto_generated|ALT_INV_sbit_w[57]~22_combout\ $end
$var wire 1 x< \inst5|shifter|auto_generated|ALT_INV_sbit_w[37]~21_combout\ $end
$var wire 1 y< \inst5|shifter|auto_generated|ALT_INV_sbit_w[19]~20_combout\ $end
$var wire 1 z< \inst5|shifter|auto_generated|ALT_INV_sbit_w[21]~19_combout\ $end
$var wire 1 {< \inst5|shifter|auto_generated|ALT_INV_sbit_w[45]~18_combout\ $end
$var wire 1 |< \inst5|shifter|auto_generated|ALT_INV_sbit_w[29]~17_combout\ $end
$var wire 1 }< \inst5|shifter|auto_generated|ALT_INV_sbit_w[41]~16_combout\ $end
$var wire 1 ~< \inst5|shifter|auto_generated|ALT_INV_sbit_w[23]~15_combout\ $end
$var wire 1 != \inst5|shifter|auto_generated|ALT_INV_sbit_w[27]~14_combout\ $end
$var wire 1 "= \inst5|shifter|auto_generated|ALT_INV_sbit_w[25]~13_combout\ $end
$var wire 1 #= \inst4|ALT_INV_COUNT[1]~6_combout\ $end
$var wire 1 $= \inst4|ALT_INV_COUNT[1]~_emulated_q\ $end
$var wire 1 %= \inst5|ALT_INV_WideOr3~2_combout\ $end
$var wire 1 &= \inst5|ALT_INV_WideOr3~1_combout\ $end
$var wire 1 '= \inst5|ALT_INV_state.ex_reti~q\ $end
$var wire 1 (= \inst5|ALT_INV_Selector27~2_combout\ $end
$var wire 1 )= \inst5|ALT_INV_Selector27~1_combout\ $end
$var wire 1 *= \inst5|ALT_INV_state.ex_load~q\ $end
$var wire 1 += \inst5|ALT_INV_state.ex_and~q\ $end
$var wire 1 ,= \inst5|ALT_INV_state.ex_or~q\ $end
$var wire 1 -= \inst5|ALT_INV_state.ex_xor~q\ $end
$var wire 1 .= \inst5|ALT_INV_operand[0]~0_combout\ $end
$var wire 1 /= \inst5|ALT_INV_state.ex_iload~q\ $end
$var wire 1 0= \inst5|ALT_INV_state.ex_istore2~q\ $end
$var wire 1 1= \inst5|ALT_INV_state.ex_loadi~q\ $end
$var wire 1 2= \inst5|ALT_INV_Selector27~0_combout\ $end
$var wire 1 3= \inst5|shifter|auto_generated|ALT_INV_sbit_w[48]~12_combout\ $end
$var wire 1 4= \inst5|shifter|auto_generated|ALT_INV_sbit_w[32]~11_combout\ $end
$var wire 1 5= \inst5|shifter|auto_generated|ALT_INV_sbit_w[56]~10_combout\ $end
$var wire 1 6= \inst5|shifter|auto_generated|ALT_INV_sbit_w[36]~9_combout\ $end
$var wire 1 7= \inst5|shifter|auto_generated|ALT_INV_sbit_w[18]~8_combout\ $end
$var wire 1 8= \inst5|shifter|auto_generated|ALT_INV_sbit_w[20]~7_combout\ $end
$var wire 1 9= \inst5|shifter|auto_generated|ALT_INV_sbit_w[44]~6_combout\ $end
$var wire 1 := \inst5|shifter|auto_generated|ALT_INV_sbit_w[30]~5_combout\ $end
$var wire 1 ;= \inst5|shifter|auto_generated|ALT_INV_sbit_w[28]~4_combout\ $end
$var wire 1 <= \inst5|shifter|auto_generated|ALT_INV_sbit_w[40]~3_combout\ $end
$var wire 1 == \inst5|shifter|auto_generated|ALT_INV_sbit_w[22]~2_combout\ $end
$var wire 1 >= \inst5|shifter|auto_generated|ALT_INV_sbit_w[26]~1_combout\ $end
$var wire 1 ?= \inst5|shifter|auto_generated|ALT_INV_sbit_w[24]~0_combout\ $end
$var wire 1 @= \inst5|ALT_INV_state.ex_shift~q\ $end
$var wire 1 A= \inst5|ALT_INV_WideOr3~0_combout\ $end
$var wire 1 B= \inst5|ALT_INV_state.ex_add~q\ $end
$var wire 1 C= \inst5|ALT_INV_state.ex_addi~q\ $end
$var wire 1 D= \inst5|ALT_INV_state.ex_sub~q\ $end
$var wire 1 E= \inst5|ALT_INV_Selector29~0_combout\ $end
$var wire 1 F= \inst5|ALT_INV_state.ex_out2~q\ $end
$var wire 1 G= \inst5|ALT_INV_state.ex_in2~q\ $end
$var wire 1 H= \inst5|ALT_INV_state.ex_out~q\ $end
$var wire 1 I= \inst5|ALT_INV_state.ex_in~q\ $end
$var wire 1 J= \inst6|ALT_INV_SWITCH_EN~combout\ $end
$var wire 1 K= \inst6|ALT_INV_SWITCH_EN~0_combout\ $end
$var wire 1 L= \inst5|ALT_INV_state.fetch~q\ $end
$var wire 1 M= \inst5|ALT_INV_state.init~q\ $end
$var wire 1 N= \inst5|ALT_INV_state~34_combout\ $end
$var wire 1 O= \inst5|ALT_INV_state~33_combout\ $end
$var wire 1 P= \inst5|ALT_INV_state.decode~q\ $end
$var wire 1 Q= \ALT_INV_IO_DATA[15]~15_combout\ $end
$var wire 1 R= \inst5|ALT_INV_AC\ [15] $end
$var wire 1 S= \inst5|ALT_INV_AC\ [14] $end
$var wire 1 T= \inst5|ALT_INV_AC\ [13] $end
$var wire 1 U= \inst5|ALT_INV_AC\ [12] $end
$var wire 1 V= \inst5|ALT_INV_AC\ [11] $end
$var wire 1 W= \inst5|ALT_INV_AC\ [10] $end
$var wire 1 X= \inst5|ALT_INV_AC\ [9] $end
$var wire 1 Y= \inst5|ALT_INV_AC\ [8] $end
$var wire 1 Z= \inst5|ALT_INV_AC\ [7] $end
$var wire 1 [= \inst5|ALT_INV_AC\ [6] $end
$var wire 1 \= \inst5|ALT_INV_AC\ [5] $end
$var wire 1 ]= \inst5|ALT_INV_AC\ [4] $end
$var wire 1 ^= \inst5|ALT_INV_AC\ [3] $end
$var wire 1 _= \inst5|ALT_INV_AC\ [2] $end
$var wire 1 `= \inst5|ALT_INV_AC\ [1] $end
$var wire 1 a= \inst5|ALT_INV_AC\ [0] $end
$var wire 1 b= \ALT_INV_IO_DATA[14]~14_combout\ $end
$var wire 1 c= \ALT_INV_IO_DATA[13]~13_combout\ $end
$var wire 1 d= \ALT_INV_IO_DATA[12]~12_combout\ $end
$var wire 1 e= \ALT_INV_IO_DATA[11]~11_combout\ $end
$var wire 1 f= \ALT_INV_IO_DATA[10]~10_combout\ $end
$var wire 1 g= \ALT_INV_IO_DATA[9]~9_combout\ $end
$var wire 1 h= \inst7|ALT_INV_B_DI\ [9] $end
$var wire 1 i= \inst7|ALT_INV_B_DI\ [8] $end
$var wire 1 j= \inst7|ALT_INV_B_DI\ [7] $end
$var wire 1 k= \inst7|ALT_INV_B_DI\ [6] $end
$var wire 1 l= \inst7|ALT_INV_B_DI\ [5] $end
$var wire 1 m= \inst7|ALT_INV_B_DI\ [4] $end
$var wire 1 n= \inst7|ALT_INV_B_DI\ [3] $end
$var wire 1 o= \inst7|ALT_INV_B_DI\ [2] $end
$var wire 1 p= \inst7|ALT_INV_B_DI\ [1] $end
$var wire 1 q= \inst7|ALT_INV_B_DI\ [0] $end
$var wire 1 r= \ALT_INV_IO_DATA[8]~8_combout\ $end
$var wire 1 s= \ALT_INV_IO_DATA[7]~7_combout\ $end
$var wire 1 t= \ALT_INV_IO_DATA[6]~6_combout\ $end
$var wire 1 u= \ALT_INV_IO_DATA[5]~5_combout\ $end
$var wire 1 v= \ALT_INV_IO_DATA[4]~4_combout\ $end
$var wire 1 w= \ALT_INV_IO_DATA[3]~3_combout\ $end
$var wire 1 x= \ALT_INV_IO_DATA[2]~2_combout\ $end
$var wire 1 y= \ALT_INV_IO_DATA[1]~1_combout\ $end
$var wire 1 z= \ALT_INV_IO_DATA[0]~0_combout\ $end
$var wire 1 {= \inst6|ALT_INV_TIMER2_EN~combout\ $end
$var wire 1 |= \inst6|ALT_INV_TIMER2_EN~0_combout\ $end
$var wire 1 }= \inst5|ALT_INV_IR\ [10] $end
$var wire 1 ~= \inst5|ALT_INV_IR\ [9] $end
$var wire 1 !> \inst5|ALT_INV_IR\ [8] $end
$var wire 1 "> \inst5|ALT_INV_IR\ [7] $end
$var wire 1 #> \inst5|ALT_INV_IR\ [6] $end
$var wire 1 $> \inst5|ALT_INV_IR\ [5] $end
$var wire 1 %> \inst5|ALT_INV_IR\ [4] $end
$var wire 1 &> \inst5|ALT_INV_IR\ [3] $end
$var wire 1 '> \inst5|ALT_INV_IR\ [2] $end
$var wire 1 (> \inst5|ALT_INV_IR\ [1] $end
$var wire 1 )> \inst5|ALT_INV_IR\ [0] $end
$var wire 1 *> \inst6|ALT_INV_LED_EN~1_combout\ $end
$var wire 1 +> \inst6|ALT_INV_LED_EN~0_combout\ $end
$var wire 1 ,> \inst5|ALT_INV_IO_CYCLE~q\ $end
$var wire 1 -> \inst5|ALT_INV_IO_WRITE_int~q\ $end
$var wire 1 .> \inst9|inst6|ALT_INV_Mux0~0_combout\ $end
$var wire 1 /> \inst9|inst6|ALT_INV_latched_hex\ [3] $end
$var wire 1 0> \inst9|inst6|ALT_INV_latched_hex\ [2] $end
$var wire 1 1> \inst9|inst6|ALT_INV_latched_hex\ [1] $end
$var wire 1 2> \inst9|inst6|ALT_INV_latched_hex\ [0] $end
$var wire 1 3> \inst9|inst5|ALT_INV_Mux0~0_combout\ $end
$var wire 1 4> \inst9|inst5|ALT_INV_latched_hex\ [3] $end
$var wire 1 5> \inst9|inst5|ALT_INV_latched_hex\ [2] $end
$var wire 1 6> \inst9|inst5|ALT_INV_latched_hex\ [1] $end
$var wire 1 7> \inst9|inst5|ALT_INV_latched_hex\ [0] $end
$var wire 1 8> \inst9|inst4|ALT_INV_Mux0~0_combout\ $end
$var wire 1 9> \inst9|inst4|ALT_INV_latched_hex\ [3] $end
$var wire 1 :> \inst9|inst4|ALT_INV_latched_hex\ [2] $end
$var wire 1 ;> \inst9|inst4|ALT_INV_latched_hex\ [1] $end
$var wire 1 <> \inst9|inst4|ALT_INV_latched_hex\ [0] $end
$var wire 1 => \inst9|inst3|ALT_INV_Mux0~0_combout\ $end
$var wire 1 >> \inst9|inst3|ALT_INV_latched_hex\ [3] $end
$var wire 1 ?> \inst9|inst3|ALT_INV_latched_hex\ [2] $end
$var wire 1 @> \inst9|inst3|ALT_INV_latched_hex\ [1] $end
$var wire 1 A> \inst9|inst3|ALT_INV_latched_hex\ [0] $end
$var wire 1 B> \inst9|inst2|ALT_INV_Mux0~0_combout\ $end
$var wire 1 C> \inst9|inst2|ALT_INV_latched_hex\ [3] $end
$var wire 1 D> \inst9|inst2|ALT_INV_latched_hex\ [2] $end
$var wire 1 E> \inst9|inst2|ALT_INV_latched_hex\ [1] $end
$var wire 1 F> \inst9|inst2|ALT_INV_latched_hex\ [0] $end
$var wire 1 G> \inst9|inst1|ALT_INV_Mux0~0_combout\ $end
$var wire 1 H> \inst9|inst1|ALT_INV_latched_hex\ [3] $end
$var wire 1 I> \inst9|inst1|ALT_INV_latched_hex\ [2] $end
$var wire 1 J> \inst9|inst1|ALT_INV_latched_hex\ [1] $end
$var wire 1 K> \inst9|inst1|ALT_INV_latched_hex\ [0] $end
$var wire 1 L> \inst5|ALT_INV_Selector25~3_combout\ $end
$var wire 1 M> \inst5|ALT_INV_Selector24~3_combout\ $end
$var wire 1 N> \inst5|ALT_INV_Selector17~3_combout\ $end
$var wire 1 O> \inst5|ALT_INV_Selector12~4_combout\ $end
$var wire 1 P> \inst3|ALT_INV_count_10Hz\ [19] $end
$var wire 1 Q> \inst3|ALT_INV_count_10Hz\ [18] $end
$var wire 1 R> \inst3|ALT_INV_count_10Hz\ [17] $end
$var wire 1 S> \inst3|ALT_INV_count_10Hz\ [16] $end
$var wire 1 T> \inst3|ALT_INV_count_10Hz\ [15] $end
$var wire 1 U> \inst3|ALT_INV_count_10Hz\ [14] $end
$var wire 1 V> \inst3|ALT_INV_count_10Hz\ [13] $end
$var wire 1 W> \inst3|ALT_INV_count_10Hz\ [12] $end
$var wire 1 X> \inst3|ALT_INV_count_10Hz\ [11] $end
$var wire 1 Y> \inst3|ALT_INV_count_10Hz\ [10] $end
$var wire 1 Z> \inst3|ALT_INV_count_10Hz\ [9] $end
$var wire 1 [> \inst3|ALT_INV_count_10Hz\ [8] $end
$var wire 1 \> \inst3|ALT_INV_count_10Hz\ [7] $end
$var wire 1 ]> \inst3|ALT_INV_count_10Hz\ [6] $end
$var wire 1 ^> \inst3|ALT_INV_count_10Hz\ [5] $end
$var wire 1 _> \inst3|ALT_INV_count_10Hz\ [4] $end
$var wire 1 `> \inst3|ALT_INV_count_10Hz\ [3] $end
$var wire 1 a> \inst3|ALT_INV_count_10Hz\ [2] $end
$var wire 1 b> \inst3|ALT_INV_count_10Hz\ [1] $end
$var wire 1 c> \inst3|ALT_INV_count_10Hz\ [0] $end
$var wire 1 d> \inst5|ALT_INV_Add0~41_sumout\ $end
$var wire 1 e> \inst5|ALT_INV_PC_stack[0][10]~q\ $end
$var wire 1 f> \inst5|ALT_INV_Add0~37_sumout\ $end
$var wire 1 g> \inst5|ALT_INV_PC_stack[0][9]~q\ $end
$var wire 1 h> \inst5|ALT_INV_Add0~33_sumout\ $end
$var wire 1 i> \inst5|ALT_INV_PC_stack[0][8]~q\ $end
$var wire 1 j> \inst5|ALT_INV_Add0~29_sumout\ $end
$var wire 1 k> \inst5|ALT_INV_PC_stack[0][7]~q\ $end
$var wire 1 l> \inst5|ALT_INV_Add0~25_sumout\ $end
$var wire 1 m> \inst5|ALT_INV_PC_stack[0][6]~q\ $end
$var wire 1 n> \inst5|ALT_INV_Add0~21_sumout\ $end
$var wire 1 o> \inst5|ALT_INV_PC_stack[0][5]~q\ $end
$var wire 1 p> \inst5|ALT_INV_Add0~17_sumout\ $end
$var wire 1 q> \inst5|ALT_INV_PC_stack[0][4]~q\ $end
$var wire 1 r> \inst5|ALT_INV_Add0~13_sumout\ $end
$var wire 1 s> \inst5|ALT_INV_PC_stack[0][3]~q\ $end
$var wire 1 t> \inst5|ALT_INV_Add0~9_sumout\ $end
$var wire 1 u> \inst5|ALT_INV_PC_stack[0][2]~q\ $end
$var wire 1 v> \inst5|ALT_INV_Add0~5_sumout\ $end
$var wire 1 w> \inst5|ALT_INV_PC_stack[0][1]~q\ $end
$var wire 1 x> \inst5|ALT_INV_Add0~1_sumout\ $end
$var wire 1 y> \inst5|ALT_INV_PC_stack[0][0]~q\ $end
$var wire 1 z> \inst4|ALT_INV_Add0~57_sumout\ $end
$var wire 1 {> \inst4|ALT_INV_Add0~53_sumout\ $end
$var wire 1 |> \inst4|ALT_INV_Add0~49_sumout\ $end
$var wire 1 }> \inst4|ALT_INV_Add0~45_sumout\ $end
$var wire 1 ~> \inst4|ALT_INV_Add0~41_sumout\ $end
$var wire 1 !? \inst4|ALT_INV_Add0~37_sumout\ $end
$var wire 1 "? \inst4|ALT_INV_Add0~33_sumout\ $end
$var wire 1 #? \inst4|ALT_INV_Add0~29_sumout\ $end
$var wire 1 $? \inst4|ALT_INV_Add0~25_sumout\ $end
$var wire 1 %? \inst4|ALT_INV_Add0~21_sumout\ $end
$var wire 1 &? \inst4|ALT_INV_Add0~17_sumout\ $end
$var wire 1 '? \inst4|ALT_INV_Add0~13_sumout\ $end
$var wire 1 (? \inst4|ALT_INV_Add0~9_sumout\ $end
$var wire 1 )? \inst4|ALT_INV_Add0~5_sumout\ $end
$var wire 1 *? \inst4|ALT_INV_Add0~1_sumout\ $end
$var wire 1 +? \inst5|ALT_INV_PC\ [10] $end
$var wire 1 ,? \inst5|ALT_INV_PC\ [9] $end
$var wire 1 -? \inst5|ALT_INV_PC\ [8] $end
$var wire 1 .? \inst5|ALT_INV_PC\ [7] $end
$var wire 1 /? \inst5|ALT_INV_PC\ [6] $end
$var wire 1 0? \inst5|ALT_INV_PC\ [5] $end
$var wire 1 1? \inst5|ALT_INV_PC\ [4] $end
$var wire 1 2? \inst5|ALT_INV_PC\ [3] $end
$var wire 1 3? \inst5|ALT_INV_PC\ [2] $end
$var wire 1 4? \inst5|ALT_INV_PC\ [1] $end
$var wire 1 5? \inst5|ALT_INV_PC\ [0] $end
$var wire 1 6? \inst5|ALT_INV_Add1~61_sumout\ $end
$var wire 1 7? \inst5|ALT_INV_Add1~57_sumout\ $end
$var wire 1 8? \inst5|ALT_INV_Add1~53_sumout\ $end
$var wire 1 9? \inst5|ALT_INV_Add1~49_sumout\ $end
$var wire 1 :? \inst5|ALT_INV_Add1~45_sumout\ $end
$var wire 1 ;? \inst5|ALT_INV_Add1~41_sumout\ $end
$var wire 1 <? \inst5|ALT_INV_Add1~37_sumout\ $end
$var wire 1 =? \inst5|ALT_INV_Add1~33_sumout\ $end
$var wire 1 >? \inst5|ALT_INV_Add1~29_sumout\ $end
$var wire 1 ?? \inst5|ALT_INV_Add1~25_sumout\ $end
$var wire 1 @? \inst5|ALT_INV_Add1~21_sumout\ $end
$var wire 1 A? \inst5|ALT_INV_Add1~17_sumout\ $end
$var wire 1 B? \inst5|ALT_INV_Add1~13_sumout\ $end
$var wire 1 C? \inst5|ALT_INV_Add1~9_sumout\ $end
$var wire 1 D? \inst5|ALT_INV_Add1~5_sumout\ $end
$var wire 1 E? \inst5|ALT_INV_Add1~1_sumout\ $end
$var wire 1 F? \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\ [15] $end
$var wire 1 G? \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\ [14] $end
$var wire 1 H? \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\ [13] $end
$var wire 1 I? \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\ [12] $end
$var wire 1 J? \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\ [11] $end
$var wire 1 K? \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\ [10] $end
$var wire 1 L? \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\ [9] $end
$var wire 1 M? \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\ [8] $end
$var wire 1 N? \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\ [7] $end
$var wire 1 O? \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\ [6] $end
$var wire 1 P? \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\ [5] $end
$var wire 1 Q? \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\ [4] $end
$var wire 1 R? \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\ [3] $end
$var wire 1 S? \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\ [2] $end
$var wire 1 T? \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\ [1] $end
$var wire 1 U? \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\ [0] $end
$var wire 1 V? \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|ALT_INV_lock\ $end
$var wire 1 W? \inst5|ALT_INV_state.ex_return~q\ $end
$var wire 1 X? \inst5|ALT_INV_state.ex_store2~q\ $end
$var wire 1 Y? \inst5|ALT_INV_Add1~85_combout\ $end
$var wire 1 Z? \inst5|ALT_INV_Add1~84_combout\ $end
$var wire 1 [? \inst5|ALT_INV_Add1~83_combout\ $end
$var wire 1 \? \inst5|ALT_INV_Add1~82_combout\ $end
$var wire 1 ]? \inst5|ALT_INV_Add1~81_combout\ $end
$var wire 1 ^? \inst5|ALT_INV_Add1~80_combout\ $end
$var wire 1 _? \inst5|ALT_INV_Add1~79_combout\ $end
$var wire 1 `? \inst5|ALT_INV_Add1~78_combout\ $end
$var wire 1 a? \inst5|ALT_INV_Add1~77_combout\ $end
$var wire 1 b? \inst5|ALT_INV_Add1~76_combout\ $end
$var wire 1 c? \inst5|ALT_INV_Add1~75_combout\ $end
$var wire 1 d? \inst5|ALT_INV_Add1~74_combout\ $end
$var wire 1 e? \inst5|ALT_INV_Add1~73_combout\ $end
$var wire 1 f? \inst5|ALT_INV_Add1~72_combout\ $end
$var wire 1 g? \inst5|ALT_INV_Add1~71_combout\ $end
$var wire 1 h? \inst4|ALT_INV_COUNT[15]~82_combout\ $end
$var wire 1 i? \inst4|ALT_INV_COUNT[0]~0_combout\ $end
$var wire 1 j? \inst5|ALT_INV_Add1~66_combout\ $end
$var wire 1 k? \inst5|ALT_INV_Add1~65_combout\ $end
$var wire 1 l? \inst5|ALT_INV_Add1~64_combout\ $end
$var wire 1 m? \inst5|ALT_INV_state~41_combout\ $end
$var wire 1 n? \inst5|ALT_INV_state~40_combout\ $end
$var wire 1 o? \inst5|ALT_INV_state~38_combout\ $end
$var wire 1 p? \inst5|ALT_INV_state~36_combout\ $end
$var wire 1 q? \inst4|ALT_INV_COUNT[0]~2_combout\ $end
$var wire 1 r? \inst4|ALT_INV_COUNT[0]~_emulated_q\ $end
$var wire 1 s? \inst5|ALT_INV_WideOr7~0_combout\ $end
$var wire 1 t? \inst5|ALT_INV_state.ex_istore~q\ $end
$var wire 1 u? \inst5|ALT_INV_state.ex_store~q\ $end
$var wire 1 v? \inst5|ALT_INV_Selector30~0_combout\ $end
$var wire 1 w? \inst5|ALT_INV_WideNor0~combout\ $end
$var wire 1 x? \inst5|ALT_INV_MW~q\ $end
$var wire 1 y? \inst4|ALT_INV_COUNT[15]~62_combout\ $end
$var wire 1 z? \inst4|ALT_INV_COUNT[15]~_emulated_q\ $end
$var wire 1 {? \inst5|ALT_INV_Selector12~2_combout\ $end
$var wire 1 |? \inst5|ALT_INV_Selector12~1_combout\ $end
$var wire 1 }? \inst5|ALT_INV_Selector12~0_combout\ $end
$var wire 1 ~? \inst4|ALT_INV_COUNT[14]~58_combout\ $end
$var wire 1 !@ \inst4|ALT_INV_COUNT[14]~_emulated_q\ $end
$var wire 1 "@ \inst5|ALT_INV_Selector13~2_combout\ $end
$var wire 1 #@ \inst5|ALT_INV_Selector13~1_combout\ $end
$var wire 1 $@ \inst5|ALT_INV_Selector13~0_combout\ $end
$var wire 1 %@ \inst4|ALT_INV_COUNT[13]~54_combout\ $end
$var wire 1 &@ \inst4|ALT_INV_COUNT[13]~_emulated_q\ $end
$var wire 1 '@ \inst5|ALT_INV_Selector14~2_combout\ $end
$var wire 1 (@ \inst5|ALT_INV_Selector14~1_combout\ $end
$var wire 1 )@ \inst5|ALT_INV_Selector14~0_combout\ $end
$var wire 1 *@ \inst4|ALT_INV_COUNT[12]~50_combout\ $end
$var wire 1 +@ \inst4|ALT_INV_COUNT[12]~_emulated_q\ $end
$var wire 1 ,@ \inst5|ALT_INV_Selector15~2_combout\ $end
$var wire 1 -@ \inst5|ALT_INV_Selector15~1_combout\ $end
$var wire 1 .@ \inst5|ALT_INV_Selector15~0_combout\ $end
$var wire 1 /@ \inst4|ALT_INV_COUNT[11]~46_combout\ $end
$var wire 1 0@ \inst4|ALT_INV_COUNT[11]~_emulated_q\ $end
$var wire 1 1@ \inst5|ALT_INV_Selector16~3_combout\ $end
$var wire 1 2@ \inst5|ALT_INV_Selector16~2_combout\ $end
$var wire 1 3@ \inst5|ALT_INV_Selector16~1_combout\ $end
$var wire 1 4@ \inst5|ALT_INV_Selector16~0_combout\ $end
$var wire 1 5@ \inst4|ALT_INV_COUNT[10]~42_combout\ $end
$var wire 1 6@ \inst4|ALT_INV_COUNT[10]~_emulated_q\ $end
$var wire 1 7@ \inst5|ALT_INV_Selector17~1_combout\ $end
$var wire 1 8@ \inst5|ALT_INV_Selector17~0_combout\ $end
$var wire 1 9@ \inst5|ALT_INV_operand[10]~10_combout\ $end
$var wire 1 :@ \inst5|ALT_INV_Selector18~2_combout\ $end
$var wire 1 ;@ \inst5|ALT_INV_Selector18~1_combout\ $end
$var wire 1 <@ \inst5|ALT_INV_operand[9]~9_combout\ $end
$var wire 1 =@ \inst5|ALT_INV_Selector18~0_combout\ $end
$var wire 1 >@ \inst4|ALT_INV_COUNT[9]~38_combout\ $end
$var wire 1 ?@ \inst4|ALT_INV_COUNT[9]~_emulated_q\ $end
$var wire 1 @@ \inst5|ALT_INV_Selector19~2_combout\ $end
$var wire 1 A@ \inst5|ALT_INV_Selector19~1_combout\ $end
$var wire 1 B@ \inst5|ALT_INV_operand[8]~8_combout\ $end
$var wire 1 C@ \inst5|ALT_INV_Selector19~0_combout\ $end
$var wire 1 D@ \inst4|ALT_INV_COUNT[8]~34_combout\ $end
$var wire 1 E@ \inst4|ALT_INV_COUNT[8]~_emulated_q\ $end
$var wire 1 F@ \auto_signaltap_0|ALT_INV_~VCC~combout\ $end
$var wire 1 G@ \auto_signaltap_0|ALT_INV_~GND~combout\ $end
$var wire 1 H@ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|ALT_INV_dffs\ [2] $end
$var wire 1 I@ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|ALT_INV_dffs\ [1] $end
$var wire 1 J@ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_offload_shift_ena~combout\ $end
$var wire 1 K@ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_crc_rom_sr_ena~0_combout\ $end
$var wire 1 L@ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~13_combout\ $end
$var wire 1 M@ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~12_combout\ $end
$var wire 1 N@ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\ [8] $end
$var wire 1 O@ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\ [7] $end
$var wire 1 P@ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\ [6] $end
$var wire 1 Q@ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\ [5] $end
$var wire 1 R@ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\ [4] $end
$var wire 1 S@ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\ [3] $end
$var wire 1 T@ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\ [2] $end
$var wire 1 U@ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\ [1] $end
$var wire 1 V@ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\ [0] $end
$var wire 1 W@ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|ALT_INV_holdff~q\ $end
$var wire 1 X@ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|ALT_INV_holdff~q\ $end
$var wire 1 Y@ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|ALT_INV_holdff~q\ $end
$var wire 1 Z@ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:segment_shift_var~q\ $end
$var wire 1 [@ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_current_segment_delayed\ [0] $end
$var wire 1 \@ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~10_combout\ $end
$var wire 1 ]@ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~9_combout\ $end
$var wire 1 ^@ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|ALT_INV_regoutff~q\ $end
$var wire 1 _@ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|ALT_INV_regoutff~q\ $end
$var wire 1 `@ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|ALT_INV_regoutff~q\ $end
$var wire 1 a@ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|ALT_INV_run~q\ $end
$var wire 1 b@ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped~3_combout\ $end
$var wire 1 c@ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped~2_combout\ $end
$var wire 1 d@ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped~1_combout\ $end
$var wire 1 e@ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped~0_combout\ $end
$var wire 1 f@ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|ALT_INV_dffs\ [0] $end
$var wire 1 g@ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_offload_shift_ena~combout\ $end
$var wire 1 h@ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\ [0] $end
$var wire 1 i@ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_segment_shift_var~0_combout\ $end
$var wire 1 j@ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_base_address~0_combout\ $end
$var wire 1 k@ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:base_address[0]~q\ $end
$var wire 1 l@ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_done~0_combout\ $end
$var wire 1 m@ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~7_combout\ $end
$var wire 1 n@ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~6_combout\ $end
$var wire 1 o@ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~1_combout\ $end
$var wire 1 p@ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_collect_data~combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1"
0#
0$
0%
0&
0'
0(
1)
0*
0+
0,
0-
0.
0/
10
01
02
03
04
05
06
17
08
09
0:
0;
0<
0=
1>
0?
0@
0A
0B
0C
0D
1E
0F
0G
0H
0I
0J
0K
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
xW
xX
xY
xZ
x[
x\
x]
x^
x_
x`
0a
0b
0c
0d
1r
0s
0t
0u
0v
0w
0x
x{
x|
x}
x~
x!!
x"!
x#!
x$!
x%!
x&!
1'!
0(!
0)!
0*!
0+!
0,!
0-!
1.!
0/!
00!
01!
02!
03!
04!
15!
06!
07!
08!
09!
0:!
0;!
1<!
0=!
0>!
0?!
0@!
0A!
0B!
1C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
1X!
1Y!
1Z!
1[!
0\!
0]!
0^!
0_!
z`!
za!
zb!
zc!
zd!
ze!
zf!
zg!
xt!
xu!
xv!
xw!
xx!
xy!
xz!
x{!
x|!
0}!
0+"
0,"
08"
09"
0E"
0F"
0R"
0S"
0_"
0h"
0t"
0u"
0##
0$#
00#
01#
0=#
0>#
0J#
0K#
0W#
0X#
0d#
0e#
0q#
0r#
0~#
0!$
0-$
0.$
0:$
0;$
0T$
0U$
0n$
0o$
0*%
0b1
0c1
0d1
0e1
0f1
0g1
0h1
0i1
0j1
0k1
0l1
0m1
xn1
0o1
zp1
zq1
zr1
zs1
zt1
zu1
zv1
zw1
0x1
0y1
0z1
0{1
0|1
0}1
0~1
0!2
0"2
0#2
0$2
0%2
0&2
x'2
x(2
x)2
0*2
0+2
0,2
0-2
0.2
0/2
002
012
022
032
042
052
062
072
082
092
0:2
0;2
0<2
0=2
0>2
0?2
0@2
0A2
0B2
0C2
0D2
0E2
0F2
0G2
0H2
0I2
0J2
0K2
0L2
0M2
0N2
0O2
0P2
0Q2
0R2
0S2
0T2
0U2
1V2
1W2
1X2
1Y2
0Z2
0[2
0\2
0]2
0^2
0_2
0`2
0a2
0b2
0c2
0d2
0e2
0f2
0g2
0h2
0i2
0j2
0k2
0l2
0m2
0n2
0o2
0p2
0q2
0r2
0s2
0t2
0u2
0v2
0w2
0x2
0y2
0z2
0{2
0|2
0}2
x~2
x!3
x"3
x#3
x$3
x%3
x&3
x'3
x(3
0)3
0*3
0+3
0,3
0-3
0.3
0/3
003
013
023
033
043
053
063
073
083
093
0:3
0;3
0<3
0=3
0>3
0?3
0@3
0A3
0B3
0C3
0D3
0E3
0F3
0G3
0H3
0I3
0J3
0K3
0L3
0M3
0N3
0O3
0P3
0Q3
0R3
0S3
0T3
0U3
0V3
0W3
0X3
0Y3
0Z3
0[3
0\3
0]3
0^3
0_3
0`3
0a3
0b3
0c3
0d3
0e3
0f3
0g3
0h3
0i3
xj3
xk3
0l3
0m3
0n3
0o3
0p3
0q3
0r3
0s3
0t3
0u3
0v3
0w3
0x3
0y3
0z3
0{3
0|3
0}3
0~3
0!4
0"4
0#4
0$4
0%4
0&4
0'4
0(4
0)4
0*4
0+4
0,4
0-4
0.4
x/4
x04
014
024
034
044
054
064
074
084
094
0:4
0;4
0<4
0=4
0>4
0?4
0@4
0A4
0B4
0C4
0D4
0E4
0F4
0G4
0H4
0I4
0J4
0K4
0L4
0M4
0N4
0O4
0P4
0Q4
0R4
0S4
0T4
0U4
0V4
xW4
xX4
xY4
xZ4
x[4
x\4
0]4
0^4
0_4
0`4
0a4
0b4
0c4
0d4
0e4
0f4
0g4
0h4
0i4
0j4
0k4
0l4
0m4
0n4
0o4
0p4
0q4
0r4
0s4
0t4
0u4
0v4
0w4
0x4
0y4
0z4
0{4
0|4
0}4
0~4
0!5
0"5
0#5
0$5
0%5
0&5
0'5
0(5
0)5
0*5
0+5
0,5
0-5
0.5
0/5
005
015
025
035
045
055
065
075
085
095
x:5
x;5
x<5
x=5
x>5
x?5
0@5
0A5
0B5
0C5
0D5
0E5
0F5
0G5
0H5
0I5
xJ5
xK5
xL5
xM5
xN5
0O5
0P5
0Q5
0R5
0S5
0T5
0U5
0V5
0W5
0X5
0Y5
0Z5
0[5
0\5
0]5
0^5
0_5
0`5
0a5
0b5
0c5
0d5
0e5
0f5
0g5
0h5
0i5
0j5
0k5
0l5
0m5
0n5
0o5
0p5
0q5
0r5
0s5
0t5
0u5
0v5
0w5
0x5
0y5
0z5
0{5
0|5
0}5
0~5
0!6
0"6
0#6
0$6
0%6
0&6
0'6
0(6
0)6
0*6
0+6
0,6
0-6
0.6
0/6
006
016
026
036
046
056
066
076
086
096
x:6
x;6
x<6
x=6
x>6
x?6
x@6
xA6
xB6
xC6
xD6
xE6
xF6
xG6
xH6
xI6
xJ6
xK6
xL6
xM6
xN6
xO6
xP6
xQ6
xR6
xS6
xT6
xU6
xV6
0W6
xX6
xY6
xZ6
0[6
0\6
0]6
0^6
0_6
0`6
0a6
0b6
0c6
0d6
0e6
0f6
0g6
0h6
0i6
0j6
0k6
0l6
0m6
0n6
0o6
0p6
0q6
0r6
0s6
0t6
0u6
0v6
0w6
0x6
0y6
0z6
0{6
0|6
0}6
0~6
0!7
0"7
0#7
0$7
0%7
0&7
0'7
0(7
0)7
0*7
0+7
0,7
0-7
0.7
0/7
007
017
027
037
047
057
067
077
087
097
0:7
0;7
0<7
0=7
0>7
0?7
0@7
0A7
0B7
0C7
0D7
0E7
0F7
0G7
0H7
0I7
0J7
0K7
0L7
0M7
0N7
0O7
0P7
0Q7
0R7
0S7
0T7
0U7
0V7
0W7
0X7
0Y7
0Z7
0[7
0\7
0]7
0^7
0_7
0`7
0a7
0b7
0c7
0d7
0e7
0f7
0g7
0h7
0i7
0j7
0k7
0l7
0m7
0n7
0o7
0p7
0q7
0r7
0s7
0t7
0u7
0v7
0w7
1x7
1~7
1!8
1"8
1#8
1$8
1%8
1&8
1'8
1(8
1)8
1*8
1+8
1,8
138
1<8
1=8
1>8
1?8
1@8
1A8
1B8
1C8
1D8
1E8
1F8
1G8
1Q8
1R8
1S8
1T8
1V8
1W8
1X8
1Y8
1]8
1^8
1_8
1`8
1a8
1b8
1c8
1d8
1e8
1f8
1g8
1h8
1i8
1j8
1k8
1l8
1m8
1s8
1t8
1u8
1!9
1"9
1#9
1$9
1%9
1&9
1'9
1(9
1)9
1*9
1+9
1,9
109
119
129
139
x49
x59
x69
x79
189
199
1G9
1n9
1o9
1p9
1q9
1r9
1s9
1t9
1u9
1v9
1w9
1x9
1y9
1z9
1{9
1|9
1}9
1~9
1!:
1":
1#:
1$:
1%:
1&:
1':
1(:
1):
1*:
1+:
1,:
1-:
1.:
1/:
10:
11:
12:
13:
14:
15:
16:
17:
18:
19:
1::
1;:
1<:
1=:
1>:
1?:
1@:
1A:
1B:
1C:
1D:
1E:
xF:
xG:
xH:
xI:
xJ:
xK:
xL:
xM:
xN:
xO:
xP:
xQ:
xR:
1S:
1U:
1V:
1W:
1X:
1Z:
1[:
1\:
1]:
1^:
1_:
1`:
1a:
1c:
1d:
1e:
1f:
1h:
1i:
1j:
1k:
1l:
1s:
1t:
1u:
1}:
1~:
1!;
1";
1#;
1%;
1&;
1';
1(;
x);
x*;
x+;
x,;
x-;
1.;
1/;
10;
11;
12;
14;
15;
16;
17;
18;
19;
1:;
1;;
1<;
1=;
1S;
1T;
1U;
1V;
1W;
1X;
1Y;
1Z;
1[;
1\;
1];
1^;
1_;
1`;
1a;
1b;
1e;
1z;
1{;
1|;
1};
1~;
1!<
1"<
1#<
1$<
1%<
1&<
1'<
1(<
1)<
1*<
1+<
1R=
1S=
1T=
1U=
1V=
1W=
1X=
1Y=
1Z=
1[=
1\=
1]=
1^=
1_=
1`=
1a=
1h=
1i=
1j=
1k=
1l=
1m=
1n=
1o=
1p=
1q=
1}=
1~=
1!>
1">
1#>
1$>
1%>
1&>
1'>
1(>
1)>
1/>
10>
11>
12>
14>
15>
16>
17>
19>
1:>
1;>
1<>
1>>
1?>
1@>
1A>
1C>
1D>
1E>
1F>
1H>
1I>
1J>
1K>
1P>
1Q>
1R>
1S>
1T>
1U>
1V>
1W>
1X>
1Y>
1Z>
1[>
1\>
1]>
1^>
1_>
1`>
1a>
1b>
1c>
1+?
1,?
1-?
1.?
1/?
10?
11?
12?
13?
14?
15?
1F?
1G?
1H?
1I?
1J?
1K?
1L?
1M?
1N?
1O?
1P?
1Q?
1R?
1S?
1T?
1U?
1H@
1I@
1N@
1O@
1P@
1Q@
1R@
1S@
1T@
1U@
1V@
1[@
1f@
1h@
0h!
0i!
0j!
0k!
zl!
zm!
zn!
zo!
zp!
zq!
zr!
zs!
1`"
1a"
1b"
1c"
0d"
0e"
0f"
0g"
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
0k$
0l$
0m$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0!
1L
0e
1f
xg
1h
1i
1j
1k
1l
1m
0n
0o
0p
zq
0y
1z
0+%
x,%
x-%
1.%
1/%
00%
01%
02%
03%
04%
z5%
16%
07%
x8%
x9%
x:%
z;%
z<%
0=%
0>%
0?%
0@%
0A%
0B%
0C%
1D%
0E%
xF%
1G%
0H%
0I%
0J%
1K%
1L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
0U%
0V%
0W%
0X%
0Y%
0Z%
0[%
0\%
0]%
0^%
0_%
0`%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
0i%
0j%
0k%
0l%
0m%
0n%
0o%
0p%
0q%
0r%
0s%
0t%
0u%
0v%
xw%
0x%
0y%
0z%
0{%
0|%
1}%
0~%
0!&
0"&
0#&
0$&
0%&
0&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
10&
01&
02&
03&
14&
05&
06&
07&
08&
09&
0:&
x;&
0<&
x=&
0>&
1?&
0@&
0A&
0B&
0C&
0D&
0E&
0F&
0G&
0H&
0I&
0J&
0K&
0L&
0M&
0N&
0O&
0P&
0Q&
0R&
0S&
0T&
0U&
0V&
0W&
0X&
0Y&
0Z&
0[&
0\&
0]&
0^&
0_&
0`&
0a&
0b&
0c&
0d&
0e&
0f&
0g&
0h&
0i&
0j&
0k&
0l&
0m&
0n&
xo&
0p&
0q&
0r&
0s&
1t&
0u&
0v&
0w&
0x&
0y&
0z&
0{&
0|&
x}&
0~&
0!'
x"'
0#'
0$'
0%'
0&'
0''
0('
0)'
0*'
0+'
0,'
0-'
0.'
0/'
00'
01'
02'
03'
04'
05'
06'
07'
08'
09'
0:'
0;'
0<'
0='
0>'
0?'
0@'
0A'
0B'
0C'
0D'
0E'
0F'
0G'
0H'
0I'
0J'
0K'
0L'
0M'
0N'
xO'
0P'
0Q'
0R'
0S'
0T'
0U'
0V'
0W'
0X'
0Y'
0Z'
0['
0\'
0]'
0^'
0_'
0`'
0a'
0b'
0c'
0d'
0e'
0f'
0g'
0h'
0i'
0j'
0k'
0l'
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0u'
0v'
0w'
0x'
0y'
0z'
0{'
0|'
0}'
0~'
0!(
0"(
0#(
0$(
0%(
0&(
0'(
0((
0)(
0*(
0+(
0,(
0-(
0.(
0/(
00(
01(
02(
03(
04(
05(
06(
07(
08(
09(
0:(
0;(
0<(
0=(
0>(
0?(
0@(
0A(
1B(
1C(
0D(
1E(
0F(
0G(
0H(
0I(
0J(
0K(
0L(
0M(
0N(
0O(
0P(
0Q(
0R(
1S(
1T(
0U(
0V(
0W(
0X(
0Y(
0Z(
0[(
0\(
0](
0^(
0_(
0`(
0a(
0b(
0c(
0d(
0e(
0f(
0g(
0h(
0i(
0j(
0k(
0l(
0m(
0n(
0o(
0p(
0q(
0r(
0s(
0t(
0u(
0v(
0w(
0x(
0y(
0z(
0{(
0|(
0}(
0~(
0!)
0")
0#)
0$)
0%)
0&)
0')
0()
0))
0*)
0+)
0,)
0-)
0.)
0/)
00)
01)
02)
03)
04)
05)
16)
17)
08)
09)
0:)
0;)
0<)
0=)
0>)
0?)
0@)
0A)
0B)
0C)
0D)
0E)
0F)
0G)
0H)
0I)
0J)
0K)
0L)
0M)
0N)
1O)
0P)
1Q)
1R)
0S)
0T)
0U)
0V)
0W)
0X)
1Y)
1Z)
0[)
0\)
0])
0^)
0_)
0`)
0a)
0b)
0c)
0d)
0e)
0f)
0g)
1h)
1i)
0j)
0k)
0l)
0m)
0n)
0o)
0p)
0q)
0r)
0s)
0t)
0u)
1v)
1w)
0x)
1y)
1z)
1{)
0|)
0})
0~)
0!*
1"*
0#*
0$*
0%*
0&*
0'*
0(*
1)*
1**
0+*
0,*
0-*
1.*
0/*
00*
01*
02*
03*
04*
05*
06*
07*
08*
09*
0:*
0;*
0<*
0=*
0>*
0?*
0@*
0A*
1B*
1C*
0D*
1E*
0F*
xG*
0H*
0I*
0J*
0K*
0L*
1M*
1N*
0O*
0P*
0Q*
0R*
0S*
0T*
0U*
0V*
1W*
0X*
xY*
0Z*
0[*
0\*
0]*
1^*
1_*
0`*
0a*
0b*
0c*
0d*
1e*
1f*
0g*
0h*
0i*
0j*
0k*
0l*
0m*
0n*
1o*
0p*
0q*
0r*
0s*
0t*
0u*
0v*
0w*
0x*
0y*
0z*
0{*
0|*
0}*
1~*
1!+
0"+
0#+
0$+
0%+
0&+
0'+
1(+
1)+
0*+
0++
0,+
0-+
0.+
0/+
00+
11+
12+
03+
04+
05+
16+
07+
08+
19+
1:+
0;+
0<+
0=+
0>+
0?+
0@+
0A+
0B+
0C+
0D+
1E+
1F+
0G+
0H+
0I+
0J+
0K+
0L+
0M+
0N+
0O+
0P+
0Q+
0R+
0S+
0T+
0U+
0V+
0W+
0X+
0Y+
0Z+
0[+
0\+
0]+
0^+
0_+
0`+
0a+
0b+
0c+
0d+
0e+
0f+
0g+
0h+
0i+
0j+
0k+
0l+
0m+
0n+
0o+
0p+
0q+
0r+
0s+
0t+
0u+
0v+
0w+
0x+
0y+
0z+
z{+
z|+
0}+
x~+
0!,
0",
x#,
0$,
0%,
0&,
0',
0(,
0),
0*,
0+,
0,,
0-,
0.,
1/,
00,
01,
02,
z3,
04,
05,
16,
17,
18,
09,
0:,
0;,
0<,
0=,
0>,
0?,
0@,
0A,
0B,
0C,
0D,
0E,
0F,
0G,
0H,
0I,
0J,
0K,
0L,
0M,
0N,
0O,
0P,
0Q,
0R,
0S,
0T,
xU,
0V,
0W,
0X,
0Y,
0Z,
0[,
0\,
0],
0^,
1_,
0`,
1a,
1b,
1c,
1d,
1e,
0f,
0g,
0h,
1i,
1j,
0k,
0l,
xm,
0n,
0o,
0p,
0q,
0r,
0s,
0t,
0u,
0v,
0w,
0x,
0y,
0z,
0{,
0|,
0},
0~,
0!-
0"-
0#-
0$-
0%-
0&-
0'-
0(-
0)-
1*-
1+-
1,-
0--
0.-
0/-
00-
01-
02-
03-
04-
05-
06-
07-
08-
09-
0:-
0;-
0<-
0=-
0>-
0?-
0@-
0A-
0B-
0C-
0D-
0E-
0F-
0G-
0H-
0I-
0J-
0K-
0L-
1M-
0N-
0O-
0P-
1Q-
1R-
0S-
0T-
0U-
0V-
1W-
0X-
1Y-
0Z-
1[-
0\-
0]-
1^-
0_-
1`-
0a-
1b-
0c-
0d-
1e-
0f-
1g-
0h-
0i-
1j-
0k-
1l-
0m-
1n-
0o-
0p-
0q-
0r-
1s-
0t-
0u-
0v-
0w-
0x-
0y-
0z-
0{-
0|-
0}-
0~-
0!.
0".
0#.
0$.
0%.
0&.
0'.
0(.
0).
0*.
0+.
0,.
0-.
0..
0/.
00.
01.
02.
03.
04.
05.
06.
07.
18.
09.
0:.
0;.
0<.
0=.
0>.
0?.
1@.
0A.
0B.
1C.
0D.
0E.
1F.
0G.
0H.
0I.
0J.
0K.
0L.
0M.
0N.
0O.
0P.
1Q.
0R.
0S.
0T.
0U.
xV.
0W.
0X.
0Y.
0Z.
0[.
0\.
0].
0^.
0_.
0`.
0a.
0b.
0c.
0d.
0e.
0f.
0g.
0h.
0i.
1j.
1k.
0l.
1m.
0n.
0o.
1p.
0q.
0r.
1s.
0t.
1u.
1v.
1w.
1x.
0y.
1z.
1{.
1|.
0}.
0~.
0!/
0"/
1#/
0$/
0%/
0&/
0'/
0(/
0)/
0*/
0+/
0,/
1-/
0./
1//
10/
01/
02/
03/
04/
05/
06/
07/
08/
09/
0:/
0;/
0</
0=/
0>/
0?/
0@/
0A/
0B/
0C/
0D/
0E/
0F/
0G/
0H/
0I/
0J/
0K/
0L/
0M/
0N/
0O/
0P/
0Q/
0R/
0S/
0T/
0U/
1V/
0W/
0X/
0Y/
0Z/
0[/
0\/
0]/
0^/
0_/
0`/
0a/
0b/
0c/
0d/
0e/
1f/
0g/
1h/
0i/
1j/
0k/
1l/
0m/
1n/
0o/
1p/
0q/
1r/
0s/
1t/
0u/
1v/
0w/
1x/
0y/
1z/
0{/
1|/
0}/
1~/
0!0
1"0
0#0
1$0
0%0
1&0
0'0
1(0
0)0
1*0
0+0
1,0
0-0
1.0
0/0
100
010
120
030
140
050
160
070
180
090
1:0
0;0
1<0
0=0
1>0
0?0
1@0
0A0
1B0
0C0
1D0
0E0
1F0
0G0
1H0
0I0
0J0
1K0
1L0
1M0
1N0
1O0
1P0
1Q0
0R0
0S0
0T0
0U0
0V0
0W0
0X0
1Y0
1Z0
0[0
0\0
1]0
1^0
0_0
0`0
0a0
0b0
0c0
0d0
0e0
0f0
0g0
0h0
0i0
0j0
0k0
0l0
0m0
0n0
0o0
0p0
0q0
0r0
0s0
0t0
0u0
0v0
0w0
0x0
0y0
0z0
0{0
0|0
0}0
0~0
0!1
0"1
0#1
0$1
0%1
0&1
0'1
0(1
0)1
0*1
0+1
0,1
0-1
0.1
0/1
001
011
021
031
041
051
061
071
081
091
0:1
0;1
0<1
0=1
0>1
0?1
1@1
0A1
0B1
0C1
1D1
0E1
0F1
xG1
0H1
0I1
0J1
0K1
0L1
0M1
0N1
0O1
0P1
1Q1
0R1
0S1
0T1
1U1
0V1
0W1
1X1
1Y1
0Z1
0[1
0\1
0]1
1^1
0_1
0`1
za1
0y7
0z7
0{7
1|7
1}7
1-8
1.8
1/8
108
018
128
148
158
168
178
188
198
0:8
1;8
0H8
0I8
0J8
0K8
0L8
0M8
0N8
1O8
1P8
0U8
1Z8
1[8
1\8
1n8
1o8
1p8
1q8
1r8
1v8
1w8
0x8
1y8
1z8
0{8
1|8
1}8
1~8
1-9
1.9
1/9
1:9
1;9
1<9
1=9
1>9
1?9
1@9
1A9
1B9
1C9
1D9
1E9
1F9
1H9
1I9
1J9
1K9
1L9
1M9
1N9
1O9
1P9
1Q9
0R9
1S9
1T9
1U9
1V9
1W9
1X9
1Y9
1Z9
1[9
1\9
1]9
1^9
1_9
1`9
1a9
1b9
1c9
1d9
1e9
1f9
1g9
1h9
1i9
0j9
1k9
1l9
1m9
1T:
0Y:
0b:
0g:
1m:
1n:
0o:
1p:
1q:
1r:
1v:
1w:
1x:
1y:
1z:
1{:
1|:
1$;
03;
1>;
1?;
1@;
1A;
0B;
1C;
1D;
1E;
1F;
1G;
1H;
1I;
1J;
1K;
1L;
1M;
1N;
1O;
1P;
1Q;
1R;
1c;
1d;
1f;
xg;
xh;
xi;
1j;
1k;
1l;
1m;
1n;
1o;
1p;
1q;
1r;
1s;
1t;
1u;
1v;
1w;
1x;
1y;
0,<
0-<
1.<
1/<
10<
11<
12<
03<
14<
15<
16<
17<
08<
09<
0:<
1;<
1<<
1=<
0><
0?<
1@<
1A<
0B<
1C<
1D<
1E<
0F<
0G<
1H<
1I<
1J<
1K<
1L<
1M<
0N<
0O<
1P<
1Q<
1R<
1S<
1T<
1U<
0V<
0W<
1X<
1Y<
1Z<
1[<
1\<
1]<
0^<
0_<
1`<
1a<
1b<
1c<
1d<
1e<
1f<
0g<
0h<
1i<
1j<
1k<
1l<
1m<
1n<
1o<
1p<
0q<
0r<
1s<
1t<
1u<
1v<
1w<
1x<
1y<
1z<
1{<
1|<
1}<
1~<
1!=
1"=
1#=
1$=
0%=
0&=
1'=
0(=
0)=
1*=
1+=
1,=
1-=
1.=
1/=
10=
11=
12=
13=
14=
15=
16=
17=
18=
19=
1:=
1;=
1<=
1==
1>=
1?=
1@=
0A=
1B=
1C=
1D=
1E=
1F=
1G=
1H=
1I=
1J=
0K=
1L=
1M=
1N=
1O=
1P=
1Q=
1b=
1c=
1d=
1e=
1f=
1g=
1r=
1s=
1t=
1u=
1v=
1w=
1x=
1y=
1z=
1{=
1|=
0*>
1+>
1,>
1->
1.>
13>
18>
1=>
1B>
1G>
1L>
1M>
1N>
1O>
1d>
1e>
1f>
1g>
1h>
1i>
1j>
1k>
1l>
1m>
1n>
1o>
1p>
1q>
1r>
1s>
1t>
1u>
1v>
1w>
0x>
1y>
1z>
1{>
1|>
1}>
1~>
1!?
1"?
1#?
1$?
1%?
1&?
1'?
1(?
1)?
1*?
16?
17?
18?
19?
1:?
1;?
1<?
1=?
1>?
1??
1@?
1A?
1B?
1C?
1D?
1E?
1V?
1W?
1X?
1Y?
1Z?
1[?
1\?
1]?
1^?
1_?
1`?
1a?
1b?
1c?
1d?
1e?
1f?
1g?
1h?
0i?
1j?
1k?
0l?
0m?
1n?
1o?
1p?
1q?
1r?
0s?
1t?
1u?
1v?
0w?
1x?
1y?
1z?
0{?
0|?
0}?
1~?
1!@
0"@
0#@
1$@
1%@
1&@
0'@
0(@
1)@
1*@
1+@
0,@
0-@
1.@
1/@
10@
01@
02@
13@
14@
15@
16@
07@
08@
19@
0:@
0;@
1<@
1=@
1>@
1?@
0@@
0A@
1B@
1C@
1D@
1E@
0F@
1G@
1J@
1K@
0L@
0M@
1W@
1X@
1Y@
1Z@
0\@
0]@
1^@
1_@
1`@
1a@
1b@
1c@
0d@
1e@
1g@
1i@
1j@
1k@
1l@
0m@
1n@
0o@
1p@
$end
#3000
0,%
#10000
1!
1y
14%
1k!
17%
#20000
0!
0y
04%
0k!
07%
#30000
1!
1y
14%
1k!
17%
#40000
0!
0y
04%
0k!
07%
#50000
1!
1y
14%
1k!
17%
#60000
0!
0y
04%
0k!
07%
#70000
1!
1y
14%
1k!
17%
#80000
0!
0y
04%
0k!
07%
#90000
1!
1y
14%
1k!
17%
#100000
0!
0y
04%
0k!
07%
#110000
1!
1y
14%
1k!
17%
#120000
0!
0y
04%
0k!
07%
#130000
1!
1y
14%
1k!
17%
#140000
0!
0y
04%
0k!
07%
#150000
1!
1y
14%
1k!
17%
#160000
0!
0y
04%
0k!
07%
#170000
1!
1y
14%
1k!
17%
#180000
0!
0y
04%
0k!
07%
#190000
1!
1y
14%
1k!
17%
#200000
0!
0y
04%
0k!
07%
#210000
1!
1y
14%
1k!
17%
#220000
0!
0y
04%
0k!
07%
#230000
1!
1y
14%
1k!
17%
#240000
0!
0y
04%
0k!
07%
#250000
1!
1y
14%
1k!
17%
#260000
0!
0y
04%
0k!
07%
#270000
1!
1y
14%
1k!
17%
#280000
0!
0y
04%
0k!
07%
#290000
1!
1y
14%
1k!
17%
#300000
0!
0y
04%
0k!
07%
#310000
1!
1y
14%
1k!
17%
#320000
0!
0y
04%
0k!
07%
#330000
1!
1y
14%
1k!
17%
#340000
0!
0y
04%
0k!
07%
#350000
1!
1y
14%
1k!
17%
#360000
0!
0y
04%
0k!
07%
#370000
1!
1y
14%
1k!
17%
#380000
0!
0y
04%
0k!
07%
#390000
1!
1y
14%
1k!
17%
#400000
0!
0y
04%
0k!
07%
#410000
1!
1y
14%
1k!
17%
#420000
0!
0y
04%
0k!
07%
#430000
1!
1y
14%
1k!
17%
#440000
0!
0y
04%
0k!
07%
#450000
1!
1y
14%
1k!
17%
#460000
0!
0y
04%
0k!
07%
#470000
1!
1y
14%
1k!
17%
#480000
0!
0y
04%
0k!
07%
#490000
1!
1y
14%
1k!
17%
#500000
0!
0y
04%
0k!
07%
#510000
1!
1y
14%
1k!
17%
#520000
0!
0y
04%
0k!
07%
#530000
1!
1y
14%
1k!
17%
#540000
0!
0y
04%
0k!
07%
#550000
1!
1y
14%
1k!
17%
#560000
0!
0y
04%
0k!
07%
#570000
1!
1y
14%
1k!
17%
#580000
0!
0y
04%
0k!
07%
#590000
1!
1y
14%
1k!
17%
#600000
0!
0y
04%
0k!
07%
#610000
1!
1y
14%
1k!
17%
#620000
0!
0y
04%
0k!
07%
#630000
1!
1y
14%
1k!
17%
#640000
0!
0y
04%
0k!
07%
#650000
1!
1y
14%
1k!
17%
#660000
0!
0y
04%
0k!
07%
#670000
1!
1y
14%
1k!
17%
#680000
0!
0y
04%
0k!
07%
#690000
1!
1y
14%
1k!
17%
#700000
0!
0y
04%
0k!
07%
#710000
1!
1y
14%
1k!
17%
#720000
0!
0y
04%
0k!
07%
#730000
1!
1y
14%
1k!
17%
#740000
0!
0y
04%
0k!
07%
#750000
1!
1y
14%
1k!
17%
#760000
0!
0y
04%
0k!
07%
#770000
1!
1y
14%
1k!
17%
#780000
0!
0y
04%
0k!
07%
#790000
1!
1y
14%
1k!
17%
#800000
0!
0y
04%
0k!
07%
#810000
1!
1y
14%
1k!
17%
#820000
0!
0y
04%
0k!
07%
#830000
1!
1y
14%
1k!
17%
#840000
0!
0y
04%
0k!
07%
#850000
1!
1y
14%
1k!
17%
#860000
0!
0y
04%
0k!
07%
#870000
1!
1y
14%
1k!
17%
#880000
0!
0y
04%
0k!
07%
#890000
1!
1y
14%
1k!
17%
#900000
0!
0y
04%
0k!
07%
#910000
1!
1y
14%
1k!
17%
#920000
0!
0y
04%
0k!
07%
#930000
1!
1y
14%
1k!
17%
#940000
0!
0y
04%
0k!
07%
#950000
1!
1y
14%
1k!
17%
#960000
0!
0y
04%
0k!
07%
#970000
1!
1y
14%
1k!
17%
#980000
0!
0y
04%
0k!
07%
#990000
1!
1y
14%
1k!
17%
