Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.1.0 (lin64) Build 0 Wed Jan 28 11:59:42 PST 2015
| Date              : Wed Jan 28 19:50:26 2015
| Host              : xsjrdevl17 running 64-bit Red Hat Enterprise Linux Client release 5.9 (Tikanga)
| Command           : report_timing -delay_type max -max_paths 10 -sort_by group -input_pins -file postsynth_timing_max.rpt
| Design            : sv_chip0_hierarchy_no_mem
| Device            : 7vx980t-ffg1930
| Speed File        : -2  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.467ns  (required time - arrival time)
  Source:                 horiz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tm3_vidout_blue_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.699ns (33.191%)  route 1.407ns (66.809%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 3.531 - 2.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.669     0.669 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.135    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.228 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11842, unplaced)     0.466     1.694    tm3_clk_v0_IBUF_BUFG
                                                                      r  horiz_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     1.927 r  horiz_reg[1]/Q
                         net (fo=126, unplaced)       0.532     2.459    horiz_reg[1]_n_0
                                                                      r  tm3_vidout_red[1]_i_43/I1
                         LUT4 (Prop_lut4_I1_O)        0.123     2.582 r  tm3_vidout_red[1]_i_43/O
                         net (fo=1, unplaced)         0.000     2.582    tm3_vidout_red[1]_i_43_n_0
                                                                      r  tm3_vidout_red_reg[1]_i_6/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     2.828 r  tm3_vidout_red_reg[1]_i_6/CO[3]
                         net (fo=1, unplaced)         0.007     2.835    tm3_vidout_red_reg[1]_i_6_n_0
                                                                      r  tm3_vidout_red_reg[1]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.889 r  tm3_vidout_red_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.423     3.312    tm3_vidout_red40_in
                                                                      r  tm3_vidout_red[9]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.043     3.355 r  tm3_vidout_red[9]_i_1/O
                         net (fo=32, unplaced)        0.445     3.800    tm3_vidout_red[9]_i_1_n_0
                         FDRE                                         r  tm3_vidout_blue_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.562     2.562 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     3.005    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     3.088 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11842, unplaced)     0.443     3.531    tm3_clk_v0_IBUF_BUFG
                                                                      r  tm3_vidout_blue_reg[2]/C
                         clock pessimism              0.140     3.671    
                         clock uncertainty           -0.035     3.636    
                         FDRE (Setup_fdre_C_R)       -0.302     3.334    tm3_vidout_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          3.334    
                         arrival time                          -3.800    
  -------------------------------------------------------------------
                         slack                                 -0.467    

Slack (VIOLATED) :        -0.467ns  (required time - arrival time)
  Source:                 horiz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tm3_vidout_blue_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.699ns (33.191%)  route 1.407ns (66.809%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 3.531 - 2.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.669     0.669 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.135    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.228 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11842, unplaced)     0.466     1.694    tm3_clk_v0_IBUF_BUFG
                                                                      r  horiz_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     1.927 r  horiz_reg[1]/Q
                         net (fo=126, unplaced)       0.532     2.459    horiz_reg[1]_n_0
                                                                      r  tm3_vidout_red[1]_i_43/I1
                         LUT4 (Prop_lut4_I1_O)        0.123     2.582 r  tm3_vidout_red[1]_i_43/O
                         net (fo=1, unplaced)         0.000     2.582    tm3_vidout_red[1]_i_43_n_0
                                                                      r  tm3_vidout_red_reg[1]_i_6/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     2.828 r  tm3_vidout_red_reg[1]_i_6/CO[3]
                         net (fo=1, unplaced)         0.007     2.835    tm3_vidout_red_reg[1]_i_6_n_0
                                                                      r  tm3_vidout_red_reg[1]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.889 r  tm3_vidout_red_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.423     3.312    tm3_vidout_red40_in
                                                                      r  tm3_vidout_red[9]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.043     3.355 r  tm3_vidout_red[9]_i_1/O
                         net (fo=32, unplaced)        0.445     3.800    tm3_vidout_red[9]_i_1_n_0
                         FDRE                                         r  tm3_vidout_blue_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.562     2.562 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     3.005    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     3.088 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11842, unplaced)     0.443     3.531    tm3_clk_v0_IBUF_BUFG
                                                                      r  tm3_vidout_blue_reg[3]/C
                         clock pessimism              0.140     3.671    
                         clock uncertainty           -0.035     3.636    
                         FDRE (Setup_fdre_C_R)       -0.302     3.334    tm3_vidout_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          3.334    
                         arrival time                          -3.800    
  -------------------------------------------------------------------
                         slack                                 -0.467    

Slack (VIOLATED) :        -0.467ns  (required time - arrival time)
  Source:                 horiz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tm3_vidout_blue_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.699ns (33.191%)  route 1.407ns (66.809%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 3.531 - 2.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.669     0.669 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.135    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.228 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11842, unplaced)     0.466     1.694    tm3_clk_v0_IBUF_BUFG
                                                                      r  horiz_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     1.927 r  horiz_reg[1]/Q
                         net (fo=126, unplaced)       0.532     2.459    horiz_reg[1]_n_0
                                                                      r  tm3_vidout_red[1]_i_43/I1
                         LUT4 (Prop_lut4_I1_O)        0.123     2.582 r  tm3_vidout_red[1]_i_43/O
                         net (fo=1, unplaced)         0.000     2.582    tm3_vidout_red[1]_i_43_n_0
                                                                      r  tm3_vidout_red_reg[1]_i_6/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     2.828 r  tm3_vidout_red_reg[1]_i_6/CO[3]
                         net (fo=1, unplaced)         0.007     2.835    tm3_vidout_red_reg[1]_i_6_n_0
                                                                      r  tm3_vidout_red_reg[1]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.889 r  tm3_vidout_red_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.423     3.312    tm3_vidout_red40_in
                                                                      r  tm3_vidout_red[9]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.043     3.355 r  tm3_vidout_red[9]_i_1/O
                         net (fo=32, unplaced)        0.445     3.800    tm3_vidout_red[9]_i_1_n_0
                         FDRE                                         r  tm3_vidout_blue_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.562     2.562 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     3.005    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     3.088 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11842, unplaced)     0.443     3.531    tm3_clk_v0_IBUF_BUFG
                                                                      r  tm3_vidout_blue_reg[4]/C
                         clock pessimism              0.140     3.671    
                         clock uncertainty           -0.035     3.636    
                         FDRE (Setup_fdre_C_R)       -0.302     3.334    tm3_vidout_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          3.334    
                         arrival time                          -3.800    
  -------------------------------------------------------------------
                         slack                                 -0.467    

Slack (VIOLATED) :        -0.467ns  (required time - arrival time)
  Source:                 horiz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tm3_vidout_blue_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.699ns (33.191%)  route 1.407ns (66.809%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 3.531 - 2.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.669     0.669 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.135    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.228 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11842, unplaced)     0.466     1.694    tm3_clk_v0_IBUF_BUFG
                                                                      r  horiz_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     1.927 r  horiz_reg[1]/Q
                         net (fo=126, unplaced)       0.532     2.459    horiz_reg[1]_n_0
                                                                      r  tm3_vidout_red[1]_i_43/I1
                         LUT4 (Prop_lut4_I1_O)        0.123     2.582 r  tm3_vidout_red[1]_i_43/O
                         net (fo=1, unplaced)         0.000     2.582    tm3_vidout_red[1]_i_43_n_0
                                                                      r  tm3_vidout_red_reg[1]_i_6/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     2.828 r  tm3_vidout_red_reg[1]_i_6/CO[3]
                         net (fo=1, unplaced)         0.007     2.835    tm3_vidout_red_reg[1]_i_6_n_0
                                                                      r  tm3_vidout_red_reg[1]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.889 r  tm3_vidout_red_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.423     3.312    tm3_vidout_red40_in
                                                                      r  tm3_vidout_red[9]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.043     3.355 r  tm3_vidout_red[9]_i_1/O
                         net (fo=32, unplaced)        0.445     3.800    tm3_vidout_red[9]_i_1_n_0
                         FDRE                                         r  tm3_vidout_blue_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.562     2.562 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     3.005    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     3.088 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11842, unplaced)     0.443     3.531    tm3_clk_v0_IBUF_BUFG
                                                                      r  tm3_vidout_blue_reg[5]/C
                         clock pessimism              0.140     3.671    
                         clock uncertainty           -0.035     3.636    
                         FDRE (Setup_fdre_C_R)       -0.302     3.334    tm3_vidout_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          3.334    
                         arrival time                          -3.800    
  -------------------------------------------------------------------
                         slack                                 -0.467    

Slack (VIOLATED) :        -0.467ns  (required time - arrival time)
  Source:                 horiz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tm3_vidout_blue_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.699ns (33.191%)  route 1.407ns (66.809%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 3.531 - 2.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.669     0.669 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.135    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.228 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11842, unplaced)     0.466     1.694    tm3_clk_v0_IBUF_BUFG
                                                                      r  horiz_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     1.927 r  horiz_reg[1]/Q
                         net (fo=126, unplaced)       0.532     2.459    horiz_reg[1]_n_0
                                                                      r  tm3_vidout_red[1]_i_43/I1
                         LUT4 (Prop_lut4_I1_O)        0.123     2.582 r  tm3_vidout_red[1]_i_43/O
                         net (fo=1, unplaced)         0.000     2.582    tm3_vidout_red[1]_i_43_n_0
                                                                      r  tm3_vidout_red_reg[1]_i_6/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     2.828 r  tm3_vidout_red_reg[1]_i_6/CO[3]
                         net (fo=1, unplaced)         0.007     2.835    tm3_vidout_red_reg[1]_i_6_n_0
                                                                      r  tm3_vidout_red_reg[1]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.889 r  tm3_vidout_red_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.423     3.312    tm3_vidout_red40_in
                                                                      r  tm3_vidout_red[9]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.043     3.355 r  tm3_vidout_red[9]_i_1/O
                         net (fo=32, unplaced)        0.445     3.800    tm3_vidout_red[9]_i_1_n_0
                         FDRE                                         r  tm3_vidout_blue_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.562     2.562 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     3.005    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     3.088 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11842, unplaced)     0.443     3.531    tm3_clk_v0_IBUF_BUFG
                                                                      r  tm3_vidout_blue_reg[6]/C
                         clock pessimism              0.140     3.671    
                         clock uncertainty           -0.035     3.636    
                         FDRE (Setup_fdre_C_R)       -0.302     3.334    tm3_vidout_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          3.334    
                         arrival time                          -3.800    
  -------------------------------------------------------------------
                         slack                                 -0.467    

Slack (VIOLATED) :        -0.467ns  (required time - arrival time)
  Source:                 horiz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tm3_vidout_blue_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.699ns (33.191%)  route 1.407ns (66.809%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 3.531 - 2.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.669     0.669 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.135    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.228 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11842, unplaced)     0.466     1.694    tm3_clk_v0_IBUF_BUFG
                                                                      r  horiz_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     1.927 r  horiz_reg[1]/Q
                         net (fo=126, unplaced)       0.532     2.459    horiz_reg[1]_n_0
                                                                      r  tm3_vidout_red[1]_i_43/I1
                         LUT4 (Prop_lut4_I1_O)        0.123     2.582 r  tm3_vidout_red[1]_i_43/O
                         net (fo=1, unplaced)         0.000     2.582    tm3_vidout_red[1]_i_43_n_0
                                                                      r  tm3_vidout_red_reg[1]_i_6/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     2.828 r  tm3_vidout_red_reg[1]_i_6/CO[3]
                         net (fo=1, unplaced)         0.007     2.835    tm3_vidout_red_reg[1]_i_6_n_0
                                                                      r  tm3_vidout_red_reg[1]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.889 r  tm3_vidout_red_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.423     3.312    tm3_vidout_red40_in
                                                                      r  tm3_vidout_red[9]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.043     3.355 r  tm3_vidout_red[9]_i_1/O
                         net (fo=32, unplaced)        0.445     3.800    tm3_vidout_red[9]_i_1_n_0
                         FDRE                                         r  tm3_vidout_blue_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.562     2.562 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     3.005    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     3.088 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11842, unplaced)     0.443     3.531    tm3_clk_v0_IBUF_BUFG
                                                                      r  tm3_vidout_blue_reg[7]/C
                         clock pessimism              0.140     3.671    
                         clock uncertainty           -0.035     3.636    
                         FDRE (Setup_fdre_C_R)       -0.302     3.334    tm3_vidout_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          3.334    
                         arrival time                          -3.800    
  -------------------------------------------------------------------
                         slack                                 -0.467    

Slack (VIOLATED) :        -0.467ns  (required time - arrival time)
  Source:                 horiz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tm3_vidout_blue_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.699ns (33.191%)  route 1.407ns (66.809%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 3.531 - 2.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.669     0.669 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.135    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.228 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11842, unplaced)     0.466     1.694    tm3_clk_v0_IBUF_BUFG
                                                                      r  horiz_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     1.927 r  horiz_reg[1]/Q
                         net (fo=126, unplaced)       0.532     2.459    horiz_reg[1]_n_0
                                                                      r  tm3_vidout_red[1]_i_43/I1
                         LUT4 (Prop_lut4_I1_O)        0.123     2.582 r  tm3_vidout_red[1]_i_43/O
                         net (fo=1, unplaced)         0.000     2.582    tm3_vidout_red[1]_i_43_n_0
                                                                      r  tm3_vidout_red_reg[1]_i_6/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     2.828 r  tm3_vidout_red_reg[1]_i_6/CO[3]
                         net (fo=1, unplaced)         0.007     2.835    tm3_vidout_red_reg[1]_i_6_n_0
                                                                      r  tm3_vidout_red_reg[1]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.889 r  tm3_vidout_red_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.423     3.312    tm3_vidout_red40_in
                                                                      r  tm3_vidout_red[9]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.043     3.355 r  tm3_vidout_red[9]_i_1/O
                         net (fo=32, unplaced)        0.445     3.800    tm3_vidout_red[9]_i_1_n_0
                         FDRE                                         r  tm3_vidout_blue_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.562     2.562 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     3.005    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     3.088 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11842, unplaced)     0.443     3.531    tm3_clk_v0_IBUF_BUFG
                                                                      r  tm3_vidout_blue_reg[8]/C
                         clock pessimism              0.140     3.671    
                         clock uncertainty           -0.035     3.636    
                         FDRE (Setup_fdre_C_R)       -0.302     3.334    tm3_vidout_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          3.334    
                         arrival time                          -3.800    
  -------------------------------------------------------------------
                         slack                                 -0.467    

Slack (VIOLATED) :        -0.467ns  (required time - arrival time)
  Source:                 horiz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tm3_vidout_blue_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.699ns (33.191%)  route 1.407ns (66.809%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 3.531 - 2.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.669     0.669 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.135    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.228 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11842, unplaced)     0.466     1.694    tm3_clk_v0_IBUF_BUFG
                                                                      r  horiz_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     1.927 r  horiz_reg[1]/Q
                         net (fo=126, unplaced)       0.532     2.459    horiz_reg[1]_n_0
                                                                      r  tm3_vidout_red[1]_i_43/I1
                         LUT4 (Prop_lut4_I1_O)        0.123     2.582 r  tm3_vidout_red[1]_i_43/O
                         net (fo=1, unplaced)         0.000     2.582    tm3_vidout_red[1]_i_43_n_0
                                                                      r  tm3_vidout_red_reg[1]_i_6/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     2.828 r  tm3_vidout_red_reg[1]_i_6/CO[3]
                         net (fo=1, unplaced)         0.007     2.835    tm3_vidout_red_reg[1]_i_6_n_0
                                                                      r  tm3_vidout_red_reg[1]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.889 r  tm3_vidout_red_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.423     3.312    tm3_vidout_red40_in
                                                                      r  tm3_vidout_red[9]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.043     3.355 r  tm3_vidout_red[9]_i_1/O
                         net (fo=32, unplaced)        0.445     3.800    tm3_vidout_red[9]_i_1_n_0
                         FDRE                                         r  tm3_vidout_blue_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.562     2.562 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     3.005    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     3.088 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11842, unplaced)     0.443     3.531    tm3_clk_v0_IBUF_BUFG
                                                                      r  tm3_vidout_blue_reg[9]/C
                         clock pessimism              0.140     3.671    
                         clock uncertainty           -0.035     3.636    
                         FDRE (Setup_fdre_C_R)       -0.302     3.334    tm3_vidout_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          3.334    
                         arrival time                          -3.800    
  -------------------------------------------------------------------
                         slack                                 -0.467    

Slack (VIOLATED) :        -0.467ns  (required time - arrival time)
  Source:                 horiz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tm3_vidout_green_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.699ns (33.191%)  route 1.407ns (66.809%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 3.531 - 2.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.669     0.669 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.135    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.228 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11842, unplaced)     0.466     1.694    tm3_clk_v0_IBUF_BUFG
                                                                      r  horiz_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     1.927 r  horiz_reg[1]/Q
                         net (fo=126, unplaced)       0.532     2.459    horiz_reg[1]_n_0
                                                                      r  tm3_vidout_red[1]_i_43/I1
                         LUT4 (Prop_lut4_I1_O)        0.123     2.582 r  tm3_vidout_red[1]_i_43/O
                         net (fo=1, unplaced)         0.000     2.582    tm3_vidout_red[1]_i_43_n_0
                                                                      r  tm3_vidout_red_reg[1]_i_6/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     2.828 r  tm3_vidout_red_reg[1]_i_6/CO[3]
                         net (fo=1, unplaced)         0.007     2.835    tm3_vidout_red_reg[1]_i_6_n_0
                                                                      r  tm3_vidout_red_reg[1]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.889 r  tm3_vidout_red_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.423     3.312    tm3_vidout_red40_in
                                                                      r  tm3_vidout_red[9]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.043     3.355 r  tm3_vidout_red[9]_i_1/O
                         net (fo=32, unplaced)        0.445     3.800    tm3_vidout_red[9]_i_1_n_0
                         FDRE                                         r  tm3_vidout_green_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.562     2.562 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     3.005    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     3.088 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11842, unplaced)     0.443     3.531    tm3_clk_v0_IBUF_BUFG
                                                                      r  tm3_vidout_green_reg[2]/C
                         clock pessimism              0.140     3.671    
                         clock uncertainty           -0.035     3.636    
                         FDRE (Setup_fdre_C_R)       -0.302     3.334    tm3_vidout_green_reg[2]
  -------------------------------------------------------------------
                         required time                          3.334    
                         arrival time                          -3.800    
  -------------------------------------------------------------------
                         slack                                 -0.467    

Slack (VIOLATED) :        -0.467ns  (required time - arrival time)
  Source:                 horiz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tm3_vidout_green_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.699ns (33.191%)  route 1.407ns (66.809%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 3.531 - 2.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.669     0.669 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.135    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.228 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11842, unplaced)     0.466     1.694    tm3_clk_v0_IBUF_BUFG
                                                                      r  horiz_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     1.927 r  horiz_reg[1]/Q
                         net (fo=126, unplaced)       0.532     2.459    horiz_reg[1]_n_0
                                                                      r  tm3_vidout_red[1]_i_43/I1
                         LUT4 (Prop_lut4_I1_O)        0.123     2.582 r  tm3_vidout_red[1]_i_43/O
                         net (fo=1, unplaced)         0.000     2.582    tm3_vidout_red[1]_i_43_n_0
                                                                      r  tm3_vidout_red_reg[1]_i_6/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     2.828 r  tm3_vidout_red_reg[1]_i_6/CO[3]
                         net (fo=1, unplaced)         0.007     2.835    tm3_vidout_red_reg[1]_i_6_n_0
                                                                      r  tm3_vidout_red_reg[1]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.889 r  tm3_vidout_red_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.423     3.312    tm3_vidout_red40_in
                                                                      r  tm3_vidout_red[9]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.043     3.355 r  tm3_vidout_red[9]_i_1/O
                         net (fo=32, unplaced)        0.445     3.800    tm3_vidout_red[9]_i_1_n_0
                         FDRE                                         r  tm3_vidout_green_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.562     2.562 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     3.005    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     3.088 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11842, unplaced)     0.443     3.531    tm3_clk_v0_IBUF_BUFG
                                                                      r  tm3_vidout_green_reg[3]/C
                         clock pessimism              0.140     3.671    
                         clock uncertainty           -0.035     3.636    
                         FDRE (Setup_fdre_C_R)       -0.302     3.334    tm3_vidout_green_reg[3]
  -------------------------------------------------------------------
                         required time                          3.334    
                         arrival time                          -3.800    
  -------------------------------------------------------------------
                         slack                                 -0.467    




