C:/Users/xiech/Github/CPEN_311_Lab_5/sim/LFSR/tb_LFSR.sv {1 {vlog -work work -sv -stats=none C:/Users/xiech/Github/CPEN_311_Lab_5/sim/LFSR/tb_LFSR.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tb_LFSR

Top level modules:
	tb_LFSR

} {} {}}
