# FPGA & Hardware Description Languages

Short: Learn HDLs and how to synthesize designs to FPGAs and simple SoCs.

Topics:
- Verilog / VHDL basics and simulation (Verilator)
- Toolchain: Yosys, nextpnr, open-source flows
- Soft cores: build/run a small RISC‑V core on FPGA

Starter projects:
- Implement an 8‑bit ALU in Verilog and simulate it
- Synthesize a tiny RISC‑V core to an inexpensive FPGA

Resources:
- Verilog tutorials, yosys + nextpnr guides, FPGA vendor docs
