`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 10/21/2024 09:45:19 AM
// Design Name: 
// Module Name: forwarding
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module forwarding(
    input logic [4:0] idex_rs1, idex_rs2,
    input logic [4:0] exmem_rd,
    input logic [4:0] memwb_rd,
    output logic fwda, fwdb //forwarding outs
);
endmodule
