f62ad0f6f4dd ("drm/msm/adreno: split a6xx fault handler into generic and a6xx parts")
36bbfdb8bcb6 ("drm/msm/adreno: Allow larger address space size")
537fef808be5 ("drm/msm: Fix range size vs end confusion")
afab9d91d872 ("drm/msm/adreno: Expose speedbin to userspace")
e2f76193958b ("drm/msm/adreno: Generate name from chipid for 7c3")
f98f915b7e0f ("drm/msm/gpu: Add ctx to get_param()")
cfdc428d81a0 ("drm/msm/rd: Add chip-id")
083cc3a4d451 ("drm/msm: Add adreno_is_a640_family()")
c9f737c7980b ("drm/msm: Use nvmem_cell_read_variable_le_u32() to read speed bin")
840d10b64dad ("drm: msm: Add 680 gpu to the adreno gpu list")
192f4ee3e408 ("drm/msm/a6xx: Add support for Adreno 7c Gen 3 gpu")
a6f24383f6c0 ("drm/msm/a6xx: Fix llcc configuration for a660 gpu")
e25e92e08e32 ("drm/msm: devcoredump iommu fault support")
2a574cc05d38 ("drm/msm: Improve the a6xx page fault handler")
f6d62d091cfd ("drm/msm/a6xx: add support for Adreno 660 GPU")
564499f5ddbb ("drm/msm/a6xx: add missing PC_DBG_ECO_CNTL bit for a640/a650")
58e933e3f012 ("drm/msm/a6xx: add GMU_CX_GMU_CX_FALNEXT_INTF write for a650")
64245fc55172 ("drm/msm/a6xx: use AOP-initialized PDC for a650")
408434036958 ("drm/msm/a6xx: update/fix CP_PROTECT initialization")
