/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [13:0] celloutsig_0_18z;
  wire [19:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  reg [2:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [9:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  reg [6:0] celloutsig_0_8z;
  wire [15:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire [17:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [11:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_12z = ~(celloutsig_1_10z & celloutsig_1_4z);
  assign celloutsig_0_10z = ~(celloutsig_0_4z & celloutsig_0_4z);
  assign celloutsig_1_2z = ~(celloutsig_1_1z & in_data[182]);
  assign celloutsig_0_6z = ~(celloutsig_0_3z | in_data[87]);
  assign celloutsig_1_0z = ~((in_data[113] | in_data[105]) & (in_data[96] | in_data[184]));
  assign celloutsig_0_0z = in_data[94] | in_data[49];
  assign celloutsig_1_10z = celloutsig_1_3z[1] | celloutsig_1_8z;
  assign celloutsig_0_4z = in_data[81] | celloutsig_0_3z;
  assign celloutsig_0_11z = ~(celloutsig_0_6z ^ celloutsig_0_9z[5]);
  assign celloutsig_0_5z = { in_data[57:52], celloutsig_0_2z, celloutsig_0_4z } + { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_1z = in_data[90:88] + in_data[43:41];
  assign celloutsig_0_19z = { celloutsig_0_7z[4:0], celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_15z } + { celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_4z };
  always_ff @(negedge clkin_data[96], negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 6'h00;
    else _00_ <= { in_data[158:154], celloutsig_1_2z };
  assign celloutsig_1_5z = { in_data[105:103], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z } == { in_data[163], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_3z = celloutsig_0_1z[0] & ~(celloutsig_0_1z[1]);
  assign celloutsig_1_18z = celloutsig_1_5z & ~(in_data[115]);
  assign celloutsig_0_12z = celloutsig_0_9z[8] & ~(celloutsig_0_7z[2]);
  assign celloutsig_0_18z = { celloutsig_0_7z[3:0], celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_7z } * { celloutsig_0_9z[12:0], celloutsig_0_3z };
  assign celloutsig_0_9z = celloutsig_0_4z ? in_data[79:64] : in_data[90:75];
  assign celloutsig_1_19z = ~ { in_data[121:108], celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_1z };
  assign celloutsig_1_9z = ~^ { celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_0_15z = ~^ { celloutsig_0_9z[8:6], celloutsig_0_13z };
  assign celloutsig_1_13z = ^ { celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_12z, _00_ };
  assign celloutsig_1_3z = { in_data[154:150], celloutsig_1_2z, celloutsig_1_1z } >> { in_data[120:115], celloutsig_1_2z };
  assign celloutsig_0_7z = { celloutsig_0_2z[1:0], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z } << { celloutsig_0_5z[4:0], celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_1_7z = { in_data[156:147], celloutsig_1_1z, celloutsig_1_1z } << { _00_[5:2], celloutsig_1_3z, celloutsig_1_1z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_8z = 7'h00;
    else if (celloutsig_1_18z) celloutsig_0_8z = { celloutsig_0_7z[5:4], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_3z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_2z = 3'h0;
    else if (!celloutsig_1_18z) celloutsig_0_2z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_13z = ~((celloutsig_0_12z & celloutsig_0_8z[1]) | (celloutsig_0_7z[0] & celloutsig_0_5z[5]));
  assign celloutsig_1_1z = ~((celloutsig_1_0z & celloutsig_1_0z) | (celloutsig_1_0z & in_data[103]));
  assign celloutsig_1_4z = ~((celloutsig_1_1z & in_data[127]) | (celloutsig_1_1z & celloutsig_1_3z[2]));
  assign celloutsig_1_8z = ~((in_data[133] & _00_[0]) | (celloutsig_1_4z & in_data[142]));
  assign { out_data[128], out_data[113:96], out_data[45:32], out_data[19:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_18z, celloutsig_0_19z };
endmodule
