// Seed: 2348913807
`timescale 1 ps / 1 ps
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  always @(1 + {id_2, id_2} + id_2 - id_2 or posedge 1) id_1 <= 1;
  always @(1)
    if (id_2) id_2 = (1);
    else id_2 <= "";
  assign id_1 = id_2;
endmodule
