# system info experiment1 on 2018.02.10.17:35:02
system_info:
name,value
DEVICE,
DEVICE_FAMILY,Cyclone II
GENERATION_ID,1518302066
#
#
# Files generated for experiment1 on 2018.02.10.17:35:02
files:
filepath,kind,attributes,module,is_top
experiment1/simulation/experiment1.v,VERILOG,,experiment1,true
experiment1/simulation/submodules/experiment1_onchip_memory2_0.v,VERILOG,,experiment1_onchip_memory2_0,false
experiment1/simulation/submodules/experiment1_onchip_memory2_0.hex,HEX,,experiment1_onchip_memory2_0,false
experiment1/simulation/submodules/experiment1_cpu_0_rf_ram_b.mif,MIF,,experiment1_cpu_0,false
experiment1/simulation/submodules/experiment1_cpu_0_rf_ram_a.mif,MIF,,experiment1_cpu_0,false
experiment1/simulation/submodules/experiment1_cpu_0_jtag_debug_module_sysclk.v,VERILOG,,experiment1_cpu_0,false
experiment1/simulation/submodules/experiment1_cpu_0_jtag_debug_module_wrapper.v,VERILOG,,experiment1_cpu_0,false
experiment1/simulation/submodules/experiment1_cpu_0_oci_test_bench.v,VERILOG,,experiment1_cpu_0,false
experiment1/simulation/submodules/experiment1_cpu_0_ociram_default_contents.mif,MIF,,experiment1_cpu_0,false
experiment1/simulation/submodules/experiment1_cpu_0_ociram_default_contents.dat,DAT,,experiment1_cpu_0,false
experiment1/simulation/submodules/experiment1_cpu_0.v,VERILOG,,experiment1_cpu_0,false
experiment1/simulation/submodules/experiment1_cpu_0.do,OTHER,,experiment1_cpu_0,false
experiment1/simulation/submodules/experiment1_cpu_0_rf_ram_a.dat,DAT,,experiment1_cpu_0,false
experiment1/simulation/submodules/experiment1_cpu_0_rf_ram_b.dat,DAT,,experiment1_cpu_0,false
experiment1/simulation/submodules/experiment1_cpu_0_test_bench.v,VERILOG,,experiment1_cpu_0,false
experiment1/simulation/submodules/experiment1_cpu_0_jtag_debug_module_tck.v,VERILOG,,experiment1_cpu_0,false
experiment1/simulation/submodules/experiment1_cpu_0_rf_ram_a.hex,HEX,,experiment1_cpu_0,false
experiment1/simulation/submodules/experiment1_cpu_0_ociram_default_contents.hex,HEX,,experiment1_cpu_0,false
experiment1/simulation/submodules/experiment1_cpu_0.sdc,SDC,,experiment1_cpu_0,false
experiment1/simulation/submodules/experiment1_cpu_0_rf_ram_b.hex,HEX,,experiment1_cpu_0,false
experiment1/simulation/submodules/experiment1_jtag_uart_0.v,VERILOG,,experiment1_jtag_uart_0,false
experiment1/simulation/submodules/experiment1_jtag_uart_0_input_mutex.dat,OTHER,,experiment1_jtag_uart_0,false
experiment1/simulation/submodules/experiment1_jtag_uart_0_input_stream.dat,OTHER,,experiment1_jtag_uart_0,false
experiment1/simulation/submodules/experiment1_jtag_uart_0_output_stream.dat,OTHER,,experiment1_jtag_uart_0,false
experiment1/simulation/submodules/experiment1_PUSH_BUTTON_I.v,VERILOG,,experiment1_PUSH_BUTTON_I,false
experiment1/simulation/submodules/experiment1_LED_RED_O.v,VERILOG,,experiment1_LED_RED_O,false
experiment1/simulation/submodules/experiment1_LED_GREEN_O.v,VERILOG,,experiment1_LED_GREEN_O,false
experiment1/simulation/submodules/custom_counter_component.sv,SYSTEM_VERILOG,,custom_counter_component,false
experiment1/simulation/submodules/custom_counter_unit.sv,SYSTEM_VERILOG,,custom_counter_component,false
experiment1/simulation/submodules/experiment1_SWITCH_I.v,VERILOG,,experiment1_SWITCH_I,false
experiment1/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
experiment1/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
experiment1/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
experiment1/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
experiment1/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
experiment1/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
experiment1/simulation/submodules/experiment1_addr_router.sv,SYSTEM_VERILOG,,experiment1_addr_router,false
experiment1/simulation/submodules/experiment1_addr_router_001.sv,SYSTEM_VERILOG,,experiment1_addr_router_001,false
experiment1/simulation/submodules/experiment1_id_router.sv,SYSTEM_VERILOG,,experiment1_id_router,false
experiment1/simulation/submodules/experiment1_id_router_002.sv,SYSTEM_VERILOG,,experiment1_id_router_002,false
experiment1/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
experiment1/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
experiment1/simulation/submodules/experiment1_cmd_xbar_demux.sv,SYSTEM_VERILOG,,experiment1_cmd_xbar_demux,false
experiment1/simulation/submodules/experiment1_cmd_xbar_demux_001.sv,SYSTEM_VERILOG,,experiment1_cmd_xbar_demux_001,false
experiment1/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,experiment1_cmd_xbar_mux,false
experiment1/simulation/submodules/experiment1_cmd_xbar_mux.sv,SYSTEM_VERILOG,,experiment1_cmd_xbar_mux,false
experiment1/simulation/submodules/experiment1_rsp_xbar_demux_002.sv,SYSTEM_VERILOG,,experiment1_rsp_xbar_demux_002,false
experiment1/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,experiment1_rsp_xbar_mux,false
experiment1/simulation/submodules/experiment1_rsp_xbar_mux.sv,SYSTEM_VERILOG,,experiment1_rsp_xbar_mux,false
experiment1/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,experiment1_rsp_xbar_mux_001,false
experiment1/simulation/submodules/experiment1_rsp_xbar_mux_001.sv,SYSTEM_VERILOG,,experiment1_rsp_xbar_mux_001,false
experiment1/simulation/submodules/experiment1_irq_mapper.sv,SYSTEM_VERILOG,,experiment1_irq_mapper,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
experiment1.onchip_memory2_0,experiment1_onchip_memory2_0
experiment1.cpu_0,experiment1_cpu_0
experiment1.jtag_uart_0,experiment1_jtag_uart_0
experiment1.PUSH_BUTTON_I,experiment1_PUSH_BUTTON_I
experiment1.LED_RED_O,experiment1_LED_RED_O
experiment1.LED_GREEN_O,experiment1_LED_GREEN_O
experiment1.custom_counter_component_0,custom_counter_component
experiment1.SWITCH_I,experiment1_SWITCH_I
experiment1.cpu_0_instruction_master_translator,altera_merlin_master_translator
experiment1.cpu_0_data_master_translator,altera_merlin_master_translator
experiment1.cpu_0_jtag_debug_module_translator,altera_merlin_slave_translator
experiment1.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
experiment1.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
experiment1.PUSH_BUTTON_I_s1_translator,altera_merlin_slave_translator
experiment1.SWITCH_I_s1_translator,altera_merlin_slave_translator
experiment1.LED_GREEN_O_s1_translator,altera_merlin_slave_translator
experiment1.LED_RED_O_s1_translator,altera_merlin_slave_translator
experiment1.custom_counter_component_0_avalon_slave_0_translator,altera_merlin_slave_translator
experiment1.cpu_0_instruction_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
experiment1.cpu_0_data_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
experiment1.cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
experiment1.onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
experiment1.jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
experiment1.PUSH_BUTTON_I_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
experiment1.SWITCH_I_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
experiment1.LED_GREEN_O_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
experiment1.LED_RED_O_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
experiment1.custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
experiment1.cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
experiment1.onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
experiment1.jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
experiment1.PUSH_BUTTON_I_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
experiment1.SWITCH_I_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
experiment1.LED_GREEN_O_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
experiment1.LED_RED_O_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
experiment1.custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
experiment1.addr_router,experiment1_addr_router
experiment1.addr_router_001,experiment1_addr_router_001
experiment1.id_router,experiment1_id_router
experiment1.id_router_001,experiment1_id_router
experiment1.id_router_002,experiment1_id_router_002
experiment1.id_router_003,experiment1_id_router_002
experiment1.id_router_004,experiment1_id_router_002
experiment1.id_router_005,experiment1_id_router_002
experiment1.id_router_006,experiment1_id_router_002
experiment1.id_router_007,experiment1_id_router_002
experiment1.rst_controller,altera_reset_controller
experiment1.cmd_xbar_demux,experiment1_cmd_xbar_demux
experiment1.rsp_xbar_demux,experiment1_cmd_xbar_demux
experiment1.rsp_xbar_demux_001,experiment1_cmd_xbar_demux
experiment1.cmd_xbar_demux_001,experiment1_cmd_xbar_demux_001
experiment1.cmd_xbar_mux,experiment1_cmd_xbar_mux
experiment1.cmd_xbar_mux_001,experiment1_cmd_xbar_mux
experiment1.rsp_xbar_demux_002,experiment1_rsp_xbar_demux_002
experiment1.rsp_xbar_demux_003,experiment1_rsp_xbar_demux_002
experiment1.rsp_xbar_demux_004,experiment1_rsp_xbar_demux_002
experiment1.rsp_xbar_demux_005,experiment1_rsp_xbar_demux_002
experiment1.rsp_xbar_demux_006,experiment1_rsp_xbar_demux_002
experiment1.rsp_xbar_demux_007,experiment1_rsp_xbar_demux_002
experiment1.rsp_xbar_mux,experiment1_rsp_xbar_mux
experiment1.rsp_xbar_mux_001,experiment1_rsp_xbar_mux_001
experiment1.irq_mapper,experiment1_irq_mapper
