{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570042411433 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570042411440 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 02 13:53:31 2019 " "Processing started: Wed Oct 02 13:53:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570042411440 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570042411440 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Part4 -c Part4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Part4 -c Part4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570042411440 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570042412527 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570042412527 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Part4.v(142) " "Verilog HDL information at Part4.v(142): always construct contains both blocking and non-blocking assignments" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 142 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1570042424162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part4.v 5 5 " "Found 5 design units, including 5 entities, in source file part4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Part4 " "Found entity 1: Part4" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570042424162 ""} { "Info" "ISGN_ENTITY_NAME" "2 DFlipFlop1 " "Found entity 2: DFlipFlop1" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570042424162 ""} { "Info" "ISGN_ENTITY_NAME" "3 DFlipFlop " "Found entity 3: DFlipFlop" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570042424162 ""} { "Info" "ISGN_ENTITY_NAME" "4 decoder " "Found entity 4: decoder" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570042424162 ""} { "Info" "ISGN_ENTITY_NAME" "5 mult8 " "Found entity 5: mult8" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570042424162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570042424162 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "q packed Part4.v(78) " "Verilog HDL Port Declaration warning at Part4.v(78): data type declaration for \"q\" declares packed dimensions but the port declaration declaration does not" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 78 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1570042424162 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "q Part4.v(76) " "HDL info at Part4.v(76): see declaration for object \"q\"" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 76 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570042424162 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "q packed Part4.v(55) " "Verilog HDL Port Declaration warning at Part4.v(55): data type declaration for \"q\" declares packed dimensions but the port declaration declaration does not" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 55 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1570042424169 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "q Part4.v(53) " "HDL info at Part4.v(53): see declaration for object \"q\"" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 53 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570042424169 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Analysis & Synthesis" 0 -1 1570042424203 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Analysis & Synthesis" 0 -1 1570042424203 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Analysis & Synthesis" 0 -1 1570042424203 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Part4 " "Elaborating entity \"Part4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570042424214 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 Part4.v(26) " "Verilog HDL assignment warning at Part4.v(26): truncated value with size 16 to match size of target (10)" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570042424219 "|Part4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFlipFlop DFlipFlop:dff1 " "Elaborating entity \"DFlipFlop\" for hierarchy \"DFlipFlop:dff1\"" {  } { { "Part4.v" "dff1" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570042424220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult8 mult8:m1 " "Elaborating entity \"mult8\" for hierarchy \"mult8:m1\"" {  } { { "Part4.v" "m1" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570042424223 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "p Part4.v(150) " "Verilog HDL Always Construct warning at Part4.v(150): variable \"p\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 150 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570042424227 "|Part4|mult8:m1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "p Part4.v(142) " "Verilog HDL Always Construct warning at Part4.v(142): inferring latch(es) for variable \"p\", which holds its previous value in one or more paths through the always construct" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 142 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570042424227 "|Part4|mult8:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[0\] Part4.v(142) " "Inferred latch for \"p\[0\]\" at Part4.v(142)" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570042424227 "|Part4|mult8:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[1\] Part4.v(142) " "Inferred latch for \"p\[1\]\" at Part4.v(142)" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570042424227 "|Part4|mult8:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[2\] Part4.v(142) " "Inferred latch for \"p\[2\]\" at Part4.v(142)" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570042424227 "|Part4|mult8:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[3\] Part4.v(142) " "Inferred latch for \"p\[3\]\" at Part4.v(142)" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570042424227 "|Part4|mult8:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[4\] Part4.v(142) " "Inferred latch for \"p\[4\]\" at Part4.v(142)" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570042424227 "|Part4|mult8:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[5\] Part4.v(142) " "Inferred latch for \"p\[5\]\" at Part4.v(142)" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570042424227 "|Part4|mult8:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[6\] Part4.v(142) " "Inferred latch for \"p\[6\]\" at Part4.v(142)" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570042424227 "|Part4|mult8:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[7\] Part4.v(142) " "Inferred latch for \"p\[7\]\" at Part4.v(142)" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570042424227 "|Part4|mult8:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[8\] Part4.v(142) " "Inferred latch for \"p\[8\]\" at Part4.v(142)" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570042424227 "|Part4|mult8:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[9\] Part4.v(142) " "Inferred latch for \"p\[9\]\" at Part4.v(142)" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570042424227 "|Part4|mult8:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[10\] Part4.v(142) " "Inferred latch for \"p\[10\]\" at Part4.v(142)" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570042424227 "|Part4|mult8:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[11\] Part4.v(142) " "Inferred latch for \"p\[11\]\" at Part4.v(142)" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570042424227 "|Part4|mult8:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[12\] Part4.v(142) " "Inferred latch for \"p\[12\]\" at Part4.v(142)" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570042424228 "|Part4|mult8:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[13\] Part4.v(142) " "Inferred latch for \"p\[13\]\" at Part4.v(142)" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570042424228 "|Part4|mult8:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[14\] Part4.v(142) " "Inferred latch for \"p\[14\]\" at Part4.v(142)" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570042424228 "|Part4|mult8:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[15\] Part4.v(142) " "Inferred latch for \"p\[15\]\" at Part4.v(142)" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570042424228 "|Part4|mult8:m1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFlipFlop1 DFlipFlop1:dff3 " "Elaborating entity \"DFlipFlop1\" for hierarchy \"DFlipFlop1:dff3\"" {  } { { "Part4.v" "dff3" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570042424229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:d1 " "Elaborating entity \"decoder\" for hierarchy \"decoder:d1\"" {  } { { "Part4.v" "d1" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570042424232 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Analysis & Synthesis" 0 -1 1570042424710 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Analysis & Synthesis" 0 -1 1570042424710 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Analysis & Synthesis" 0 -1 1570042424710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mult8:m1\|p\[1\] " "Latch mult8:m1\|p\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DFlipFlop:dff2\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal DFlipFlop:dff2\|q\[1\]" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570042424730 ""}  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 142 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570042424730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mult8:m1\|p\[2\] " "Latch mult8:m1\|p\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DFlipFlop:dff2\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal DFlipFlop:dff2\|q\[2\]" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570042424730 ""}  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 142 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570042424730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mult8:m1\|p\[3\] " "Latch mult8:m1\|p\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DFlipFlop:dff2\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal DFlipFlop:dff2\|q\[3\]" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570042424730 ""}  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 142 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570042424730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mult8:m1\|p\[4\] " "Latch mult8:m1\|p\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DFlipFlop:dff2\|q\[4\] " "Ports D and ENA on the latch are fed by the same signal DFlipFlop:dff2\|q\[4\]" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570042424730 ""}  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 142 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570042424730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mult8:m1\|p\[5\] " "Latch mult8:m1\|p\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DFlipFlop:dff2\|q\[5\] " "Ports D and ENA on the latch are fed by the same signal DFlipFlop:dff2\|q\[5\]" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570042424730 ""}  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 142 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570042424730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mult8:m1\|p\[6\] " "Latch mult8:m1\|p\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DFlipFlop:dff2\|q\[6\] " "Ports D and ENA on the latch are fed by the same signal DFlipFlop:dff2\|q\[6\]" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570042424730 ""}  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 142 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570042424730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mult8:m1\|p\[7\] " "Latch mult8:m1\|p\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DFlipFlop:dff2\|q\[7\] " "Ports D and ENA on the latch are fed by the same signal DFlipFlop:dff2\|q\[7\]" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570042424730 ""}  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 142 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570042424730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mult8:m1\|p\[8\] " "Latch mult8:m1\|p\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DFlipFlop:dff2\|q\[7\] " "Ports D and ENA on the latch are fed by the same signal DFlipFlop:dff2\|q\[7\]" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570042424731 ""}  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 142 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570042424731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mult8:m1\|p\[9\] " "Latch mult8:m1\|p\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DFlipFlop:dff2\|q\[7\] " "Ports D and ENA on the latch are fed by the same signal DFlipFlop:dff2\|q\[7\]" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570042424731 ""}  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 142 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570042424731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mult8:m1\|p\[10\] " "Latch mult8:m1\|p\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DFlipFlop:dff2\|q\[7\] " "Ports D and ENA on the latch are fed by the same signal DFlipFlop:dff2\|q\[7\]" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570042424732 ""}  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 142 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570042424732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mult8:m1\|p\[11\] " "Latch mult8:m1\|p\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DFlipFlop:dff2\|q\[7\] " "Ports D and ENA on the latch are fed by the same signal DFlipFlop:dff2\|q\[7\]" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570042424732 ""}  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 142 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570042424732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mult8:m1\|p\[12\] " "Latch mult8:m1\|p\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DFlipFlop:dff2\|q\[7\] " "Ports D and ENA on the latch are fed by the same signal DFlipFlop:dff2\|q\[7\]" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570042424732 ""}  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 142 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570042424732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mult8:m1\|p\[13\] " "Latch mult8:m1\|p\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DFlipFlop:dff2\|q\[7\] " "Ports D and ENA on the latch are fed by the same signal DFlipFlop:dff2\|q\[7\]" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570042424732 ""}  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 142 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570042424732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mult8:m1\|p\[14\] " "Latch mult8:m1\|p\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DFlipFlop:dff2\|q\[7\] " "Ports D and ENA on the latch are fed by the same signal DFlipFlop:dff2\|q\[7\]" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570042424732 ""}  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 142 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570042424732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mult8:m1\|p\[15\] " "Latch mult8:m1\|p\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DFlipFlop:dff2\|q\[7\] " "Ports D and ENA on the latch are fed by the same signal DFlipFlop:dff2\|q\[7\]" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570042424732 ""}  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 142 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570042424732 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570042424796 "|Part4|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570042424796 "|Part4|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570042424796 "|Part4|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570042424796 "|Part4|HEX3[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1570042424796 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1570042424878 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/output_files/Part4.map.smsg " "Generated suppressed messages file E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/output_files/Part4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570042425566 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1570042425728 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570042425728 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 6/Part4/Part4.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570042425778 "|Part4|CLOCK_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1570042425778 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "316 " "Implemented 316 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570042425778 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570042425778 ""} { "Info" "ICUT_CUT_TM_LCELLS" "261 " "Implemented 261 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1570042425778 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1570042425778 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570042425799 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 02 13:53:45 2019 " "Processing ended: Wed Oct 02 13:53:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570042425799 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570042425799 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570042425799 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570042425799 ""}
