Classic Timing Analyzer report for lab2_2
Wed Oct 19 11:23:43 2022
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 18.675 ns   ; b[0] ; p[7] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EPM240T100C5       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 18.675 ns       ; b[0] ; p[7] ;
; N/A   ; None              ; 18.475 ns       ; b[0] ; p[6] ;
; N/A   ; None              ; 18.272 ns       ; b[0] ; p[5] ;
; N/A   ; None              ; 18.236 ns       ; b[0] ; p[4] ;
; N/A   ; None              ; 17.503 ns       ; b[3] ; p[7] ;
; N/A   ; None              ; 17.357 ns       ; b[1] ; p[7] ;
; N/A   ; None              ; 17.285 ns       ; a[1] ; p[7] ;
; N/A   ; None              ; 17.157 ns       ; b[1] ; p[6] ;
; N/A   ; None              ; 17.085 ns       ; a[1] ; p[6] ;
; N/A   ; None              ; 17.010 ns       ; b[0] ; p[3] ;
; N/A   ; None              ; 16.954 ns       ; b[1] ; p[5] ;
; N/A   ; None              ; 16.940 ns       ; b[2] ; p[7] ;
; N/A   ; None              ; 16.939 ns       ; a[2] ; p[7] ;
; N/A   ; None              ; 16.918 ns       ; b[1] ; p[4] ;
; N/A   ; None              ; 16.882 ns       ; a[1] ; p[5] ;
; N/A   ; None              ; 16.857 ns       ; b[3] ; p[6] ;
; N/A   ; None              ; 16.846 ns       ; a[1] ; p[4] ;
; N/A   ; None              ; 16.739 ns       ; a[2] ; p[6] ;
; N/A   ; None              ; 16.536 ns       ; a[2] ; p[5] ;
; N/A   ; None              ; 16.516 ns       ; b[0] ; p[2] ;
; N/A   ; None              ; 16.500 ns       ; a[2] ; p[4] ;
; N/A   ; None              ; 16.186 ns       ; b[2] ; p[6] ;
; N/A   ; None              ; 15.941 ns       ; b[3] ; p[5] ;
; N/A   ; None              ; 15.692 ns       ; b[1] ; p[3] ;
; N/A   ; None              ; 15.620 ns       ; a[1] ; p[3] ;
; N/A   ; None              ; 15.317 ns       ; b[3] ; p[4] ;
; N/A   ; None              ; 15.274 ns       ; a[2] ; p[3] ;
; N/A   ; None              ; 15.274 ns       ; a[3] ; p[7] ;
; N/A   ; None              ; 15.270 ns       ; b[2] ; p[5] ;
; N/A   ; None              ; 15.198 ns       ; b[1] ; p[2] ;
; N/A   ; None              ; 15.126 ns       ; a[1] ; p[2] ;
; N/A   ; None              ; 15.074 ns       ; a[3] ; p[6] ;
; N/A   ; None              ; 14.789 ns       ; a[3] ; p[5] ;
; N/A   ; None              ; 14.780 ns       ; a[2] ; p[2] ;
; N/A   ; None              ; 14.329 ns       ; b[2] ; p[4] ;
; N/A   ; None              ; 14.091 ns       ; b[3] ; p[3] ;
; N/A   ; None              ; 14.079 ns       ; a[3] ; p[4] ;
; N/A   ; None              ; 14.051 ns       ; b[0] ; p[0] ;
; N/A   ; None              ; 13.654 ns       ; b[3] ; p[2] ;
; N/A   ; None              ; 13.652 ns       ; b[2] ; p[3] ;
; N/A   ; None              ; 13.177 ns       ; b[2] ; p[2] ;
; N/A   ; None              ; 13.156 ns       ; b[1] ; p[0] ;
; N/A   ; None              ; 12.853 ns       ; a[3] ; p[3] ;
; N/A   ; None              ; 12.810 ns       ; a[0] ; p[7] ;
; N/A   ; None              ; 12.733 ns       ; a[0] ; p[6] ;
; N/A   ; None              ; 12.645 ns       ; b[0] ; p[1] ;
; N/A   ; None              ; 12.639 ns       ; a[0] ; p[5] ;
; N/A   ; None              ; 11.886 ns       ; a[0] ; p[4] ;
; N/A   ; None              ; 11.750 ns       ; b[1] ; p[1] ;
; N/A   ; None              ; 11.590 ns       ; a[0] ; p[2] ;
; N/A   ; None              ; 11.309 ns       ; a[0] ; p[3] ;
; N/A   ; None              ; 11.031 ns       ; a[0] ; p[0] ;
; N/A   ; None              ; 9.625 ns        ; a[0] ; p[1] ;
; N/A   ; None              ; 9.119 ns        ; a[1] ; p[1] ;
+-------+-------------------+-----------------+------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Wed Oct 19 11:23:43 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab2_2 -c lab2_2
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Longest tpd from source pin "b[0]" to destination pin "p[7]" is 18.675 ns
    Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_78; Fanout = 1; PIN Node = 'b[0]'
    Info: 2: + IC(2.630 ns) + CELL(0.914 ns) = 4.676 ns; Loc. = LC_X5_Y4_N6; Fanout = 5; COMB Node = 'v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|cs2a[0]'
    Info: 3: + IC(1.168 ns) + CELL(0.511 ns) = 6.355 ns; Loc. = LC_X6_Y4_N0; Fanout = 3; COMB Node = 'v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|le3a[2]'
    Info: 4: + IC(1.853 ns) + CELL(0.978 ns) = 9.186 ns; Loc. = LC_X6_Y4_N2; Fanout = 2; COMB Node = 'v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|op_1~44'
    Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 9.309 ns; Loc. = LC_X6_Y4_N3; Fanout = 2; COMB Node = 'v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|op_1~42'
    Info: 6: + IC(0.000 ns) + CELL(0.261 ns) = 9.570 ns; Loc. = LC_X6_Y4_N4; Fanout = 3; COMB Node = 'v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|op_1~40'
    Info: 7: + IC(0.000 ns) + CELL(0.975 ns) = 10.545 ns; Loc. = LC_X6_Y4_N5; Fanout = 3; COMB Node = 'v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|op_1~37'
    Info: 8: + IC(1.907 ns) + CELL(0.747 ns) = 13.199 ns; Loc. = LC_X2_Y4_N5; Fanout = 2; COMB Node = 'v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|op_3~50'
    Info: 9: + IC(0.000 ns) + CELL(0.123 ns) = 13.322 ns; Loc. = LC_X2_Y4_N6; Fanout = 1; COMB Node = 'v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|op_3~48'
    Info: 10: + IC(0.000 ns) + CELL(0.815 ns) = 14.137 ns; Loc. = LC_X2_Y4_N7; Fanout = 1; COMB Node = 'v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|op_3~45'
    Info: 11: + IC(2.216 ns) + CELL(2.322 ns) = 18.675 ns; Loc. = PIN_16; Fanout = 0; PIN Node = 'p[7]'
    Info: Total cell delay = 8.901 ns ( 47.66 % )
    Info: Total interconnect delay = 9.774 ns ( 52.34 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 180 megabytes
    Info: Processing ended: Wed Oct 19 11:23:43 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


