-- ==============================================================
-- Generated by Vitis HLS v2022.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity decompressor_kernel is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_input : IN STD_LOGIC_VECTOR (1023 downto 0);
    out_stream_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_stream_full_n : IN STD_LOGIC;
    out_stream_write : OUT STD_LOGIC;
    out_eos_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    out_eos_full_n : IN STD_LOGIC;
    out_eos_write : OUT STD_LOGIC );
end;


architecture behav of decompressor_kernel is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "decompressor_kernel_decompressor_kernel,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu11p-flga2577-1-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.259810,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=3484,HLS_SYN_LUT=13241,HLS_VERSION=2022_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (11 downto 0) := "000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (11 downto 0) := "000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (11 downto 0) := "000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (11 downto 0) := "000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (11 downto 0) := "000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (11 downto 0) := "000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (11 downto 0) := "000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (11 downto 0) := "000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (11 downto 0) := "001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (11 downto 0) := "010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (11 downto 0) := "100000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv12_800 : STD_LOGIC_VECTOR (11 downto 0) := "100000000000";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal out_eos_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal icmp_ln94_fu_260_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln42_1_fu_237_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln42_1_reg_309 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_decompressor_kernel_Pipeline_VITIS_LOOP_39_3_fu_142_ap_start : STD_LOGIC;
    signal grp_decompressor_kernel_Pipeline_VITIS_LOOP_39_3_fu_142_ap_done : STD_LOGIC;
    signal grp_decompressor_kernel_Pipeline_VITIS_LOOP_39_3_fu_142_ap_idle : STD_LOGIC;
    signal grp_decompressor_kernel_Pipeline_VITIS_LOOP_39_3_fu_142_ap_ready : STD_LOGIC;
    signal grp_decompressor_kernel_Pipeline_VITIS_LOOP_39_3_fu_142_huffman_input_stream_read : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_s_fu_147_ap_start : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_s_fu_147_ap_done : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_s_fu_147_ap_idle : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_s_fu_147_ap_ready : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_s_fu_147_huffman_input_stream_read : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_s_fu_147_huffman_eos_stream_read : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_s_fu_147_lz77_output_stream_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_huffmanDecoderLL_2_0_s_fu_147_lz77_output_stream_write : STD_LOGIC;
    signal grp_decompressor_kernel_Pipeline_VITIS_LOOP_64_4_fu_160_ap_start : STD_LOGIC;
    signal grp_decompressor_kernel_Pipeline_VITIS_LOOP_64_4_fu_160_ap_done : STD_LOGIC;
    signal grp_decompressor_kernel_Pipeline_VITIS_LOOP_64_4_fu_160_ap_idle : STD_LOGIC;
    signal grp_decompressor_kernel_Pipeline_VITIS_LOOP_64_4_fu_160_ap_ready : STD_LOGIC;
    signal grp_decompressor_kernel_Pipeline_VITIS_LOOP_64_4_fu_160_lz77_output_stream_read : STD_LOGIC;
    signal grp_decompressor_kernel_Pipeline_VITIS_LOOP_64_4_fu_160_out_stream_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_decompressor_kernel_Pipeline_VITIS_LOOP_64_4_fu_160_out_stream_write : STD_LOGIC;
    signal grp_decompressor_kernel_Pipeline_VITIS_LOOP_64_4_fu_160_decompressed_count_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_decompressor_kernel_Pipeline_VITIS_LOOP_64_4_fu_160_decompressed_count_out_ap_vld : STD_LOGIC;
    signal grp_decompressor_kernel_Pipeline_VITIS_LOOP_87_6_fu_168_ap_start : STD_LOGIC;
    signal grp_decompressor_kernel_Pipeline_VITIS_LOOP_87_6_fu_168_ap_done : STD_LOGIC;
    signal grp_decompressor_kernel_Pipeline_VITIS_LOOP_87_6_fu_168_ap_idle : STD_LOGIC;
    signal grp_decompressor_kernel_Pipeline_VITIS_LOOP_87_6_fu_168_ap_ready : STD_LOGIC;
    signal grp_decompressor_kernel_Pipeline_VITIS_LOOP_87_6_fu_168_lz77_output_stream_read : STD_LOGIC;
    signal grp_decompressor_kernel_Pipeline_VITIS_LOOP_39_3_fu_142_ap_start_reg : STD_LOGIC := '0';
    signal huffman_eos_stream_full_n : STD_LOGIC;
    signal huffman_eos_stream_write : STD_LOGIC;
    signal icmp_ln35_fu_186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_ignore_call6 : BOOLEAN;
    signal huffman_input_stream_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal huffman_input_stream_empty_n : STD_LOGIC;
    signal huffman_input_stream_read : STD_LOGIC;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_huffmanDecoderLL_2_0_s_fu_147_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal huffman_eos_stream_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal huffman_eos_stream_empty_n : STD_LOGIC;
    signal huffman_eos_stream_read : STD_LOGIC;
    signal lz77_output_stream_full_n : STD_LOGIC;
    signal lz77_output_stream_write : STD_LOGIC;
    signal grp_decompressor_kernel_Pipeline_VITIS_LOOP_64_4_fu_160_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal lz77_output_stream_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal lz77_output_stream_empty_n : STD_LOGIC;
    signal lz77_output_stream_read : STD_LOGIC;
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_decompressor_kernel_Pipeline_VITIS_LOOP_87_6_fu_168_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal j_fu_90 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal j_1_fu_241_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_state2 : BOOLEAN;
    signal indvar_flatten_fu_94 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    signal add_ln35_fu_192_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal huffman_input_stream_full_n : STD_LOGIC;
    signal huffman_input_stream_write : STD_LOGIC;
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_block_state12 : BOOLEAN;
    signal icmp_ln37_fu_201_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln35_fu_207_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln42_fu_215_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal shl_ln1_fu_219_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln42_fu_227_p1 : STD_LOGIC_VECTOR (1023 downto 0);
    signal lshr_ln42_fu_231_p2 : STD_LOGIC_VECTOR (1023 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component decompressor_kernel_decompressor_kernel_Pipeline_VITIS_LOOP_39_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        huffman_input_stream_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        huffman_input_stream_empty_n : IN STD_LOGIC;
        huffman_input_stream_read : OUT STD_LOGIC );
    end component;


    component decompressor_kernel_huffmanDecoderLL_2_0_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        huffman_input_stream_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        huffman_input_stream_empty_n : IN STD_LOGIC;
        huffman_input_stream_read : OUT STD_LOGIC;
        huffman_eos_stream_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        huffman_eos_stream_empty_n : IN STD_LOGIC;
        huffman_eos_stream_read : OUT STD_LOGIC;
        lz77_output_stream_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        lz77_output_stream_full_n : IN STD_LOGIC;
        lz77_output_stream_write : OUT STD_LOGIC );
    end component;


    component decompressor_kernel_decompressor_kernel_Pipeline_VITIS_LOOP_64_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        lz77_output_stream_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        lz77_output_stream_empty_n : IN STD_LOGIC;
        lz77_output_stream_read : OUT STD_LOGIC;
        out_stream_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_stream_full_n : IN STD_LOGIC;
        out_stream_write : OUT STD_LOGIC;
        decompressed_count_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        decompressed_count_out_ap_vld : OUT STD_LOGIC );
    end component;


    component decompressor_kernel_decompressor_kernel_Pipeline_VITIS_LOOP_87_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        lz77_output_stream_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        lz77_output_stream_empty_n : IN STD_LOGIC;
        lz77_output_stream_read : OUT STD_LOGIC );
    end component;


    component decompressor_kernel_fifo_w16_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (15 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (15 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component decompressor_kernel_fifo_w1_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    grp_decompressor_kernel_Pipeline_VITIS_LOOP_39_3_fu_142 : component decompressor_kernel_decompressor_kernel_Pipeline_VITIS_LOOP_39_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_decompressor_kernel_Pipeline_VITIS_LOOP_39_3_fu_142_ap_start,
        ap_done => grp_decompressor_kernel_Pipeline_VITIS_LOOP_39_3_fu_142_ap_done,
        ap_idle => grp_decompressor_kernel_Pipeline_VITIS_LOOP_39_3_fu_142_ap_idle,
        ap_ready => grp_decompressor_kernel_Pipeline_VITIS_LOOP_39_3_fu_142_ap_ready,
        huffman_input_stream_dout => huffman_input_stream_dout,
        huffman_input_stream_empty_n => huffman_input_stream_empty_n,
        huffman_input_stream_read => grp_decompressor_kernel_Pipeline_VITIS_LOOP_39_3_fu_142_huffman_input_stream_read);

    grp_huffmanDecoderLL_2_0_s_fu_147 : component decompressor_kernel_huffmanDecoderLL_2_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_huffmanDecoderLL_2_0_s_fu_147_ap_start,
        ap_done => grp_huffmanDecoderLL_2_0_s_fu_147_ap_done,
        ap_idle => grp_huffmanDecoderLL_2_0_s_fu_147_ap_idle,
        ap_ready => grp_huffmanDecoderLL_2_0_s_fu_147_ap_ready,
        huffman_input_stream_dout => huffman_input_stream_dout,
        huffman_input_stream_empty_n => huffman_input_stream_empty_n,
        huffman_input_stream_read => grp_huffmanDecoderLL_2_0_s_fu_147_huffman_input_stream_read,
        huffman_eos_stream_dout => huffman_eos_stream_dout,
        huffman_eos_stream_empty_n => huffman_eos_stream_empty_n,
        huffman_eos_stream_read => grp_huffmanDecoderLL_2_0_s_fu_147_huffman_eos_stream_read,
        lz77_output_stream_din => grp_huffmanDecoderLL_2_0_s_fu_147_lz77_output_stream_din,
        lz77_output_stream_full_n => lz77_output_stream_full_n,
        lz77_output_stream_write => grp_huffmanDecoderLL_2_0_s_fu_147_lz77_output_stream_write);

    grp_decompressor_kernel_Pipeline_VITIS_LOOP_64_4_fu_160 : component decompressor_kernel_decompressor_kernel_Pipeline_VITIS_LOOP_64_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_decompressor_kernel_Pipeline_VITIS_LOOP_64_4_fu_160_ap_start,
        ap_done => grp_decompressor_kernel_Pipeline_VITIS_LOOP_64_4_fu_160_ap_done,
        ap_idle => grp_decompressor_kernel_Pipeline_VITIS_LOOP_64_4_fu_160_ap_idle,
        ap_ready => grp_decompressor_kernel_Pipeline_VITIS_LOOP_64_4_fu_160_ap_ready,
        lz77_output_stream_dout => lz77_output_stream_dout,
        lz77_output_stream_empty_n => lz77_output_stream_empty_n,
        lz77_output_stream_read => grp_decompressor_kernel_Pipeline_VITIS_LOOP_64_4_fu_160_lz77_output_stream_read,
        out_stream_din => grp_decompressor_kernel_Pipeline_VITIS_LOOP_64_4_fu_160_out_stream_din,
        out_stream_full_n => out_stream_full_n,
        out_stream_write => grp_decompressor_kernel_Pipeline_VITIS_LOOP_64_4_fu_160_out_stream_write,
        decompressed_count_out => grp_decompressor_kernel_Pipeline_VITIS_LOOP_64_4_fu_160_decompressed_count_out,
        decompressed_count_out_ap_vld => grp_decompressor_kernel_Pipeline_VITIS_LOOP_64_4_fu_160_decompressed_count_out_ap_vld);

    grp_decompressor_kernel_Pipeline_VITIS_LOOP_87_6_fu_168 : component decompressor_kernel_decompressor_kernel_Pipeline_VITIS_LOOP_87_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_decompressor_kernel_Pipeline_VITIS_LOOP_87_6_fu_168_ap_start,
        ap_done => grp_decompressor_kernel_Pipeline_VITIS_LOOP_87_6_fu_168_ap_done,
        ap_idle => grp_decompressor_kernel_Pipeline_VITIS_LOOP_87_6_fu_168_ap_idle,
        ap_ready => grp_decompressor_kernel_Pipeline_VITIS_LOOP_87_6_fu_168_ap_ready,
        lz77_output_stream_dout => lz77_output_stream_dout,
        lz77_output_stream_empty_n => lz77_output_stream_empty_n,
        lz77_output_stream_read => grp_decompressor_kernel_Pipeline_VITIS_LOOP_87_6_fu_168_lz77_output_stream_read);

    huffman_input_stream_fifo_U : component decompressor_kernel_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => trunc_ln42_1_reg_309,
        if_full_n => huffman_input_stream_full_n,
        if_write => huffman_input_stream_write,
        if_dout => huffman_input_stream_dout,
        if_empty_n => huffman_input_stream_empty_n,
        if_read => huffman_input_stream_read);

    huffman_eos_stream_fifo_U : component decompressor_kernel_fifo_w1_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => ap_const_lv1_1,
        if_full_n => huffman_eos_stream_full_n,
        if_write => huffman_eos_stream_write,
        if_dout => huffman_eos_stream_dout,
        if_empty_n => huffman_eos_stream_empty_n,
        if_read => huffman_eos_stream_read);

    lz77_output_stream_fifo_U : component decompressor_kernel_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_huffmanDecoderLL_2_0_s_fu_147_lz77_output_stream_din,
        if_full_n => lz77_output_stream_full_n,
        if_write => lz77_output_stream_write,
        if_dout => lz77_output_stream_dout,
        if_empty_n => lz77_output_stream_empty_n,
        if_read => lz77_output_stream_read);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_decompressor_kernel_Pipeline_VITIS_LOOP_39_3_fu_142_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_decompressor_kernel_Pipeline_VITIS_LOOP_39_3_fu_142_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_boolean_0 = ap_block_state2_ignore_call6) and (icmp_ln35_fu_186_p2 = ap_const_lv1_0))) then 
                    grp_decompressor_kernel_Pipeline_VITIS_LOOP_39_3_fu_142_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_decompressor_kernel_Pipeline_VITIS_LOOP_39_3_fu_142_ap_ready = ap_const_logic_1)) then 
                    grp_decompressor_kernel_Pipeline_VITIS_LOOP_39_3_fu_142_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_decompressor_kernel_Pipeline_VITIS_LOOP_64_4_fu_160_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_decompressor_kernel_Pipeline_VITIS_LOOP_64_4_fu_160_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_decompressor_kernel_Pipeline_VITIS_LOOP_64_4_fu_160_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_decompressor_kernel_Pipeline_VITIS_LOOP_64_4_fu_160_ap_ready = ap_const_logic_1)) then 
                    grp_decompressor_kernel_Pipeline_VITIS_LOOP_64_4_fu_160_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_decompressor_kernel_Pipeline_VITIS_LOOP_87_6_fu_168_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_decompressor_kernel_Pipeline_VITIS_LOOP_87_6_fu_168_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    grp_decompressor_kernel_Pipeline_VITIS_LOOP_87_6_fu_168_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_decompressor_kernel_Pipeline_VITIS_LOOP_87_6_fu_168_ap_ready = ap_const_logic_1)) then 
                    grp_decompressor_kernel_Pipeline_VITIS_LOOP_87_6_fu_168_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_huffmanDecoderLL_2_0_s_fu_147_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_huffmanDecoderLL_2_0_s_fu_147_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_huffmanDecoderLL_2_0_s_fu_147_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_huffmanDecoderLL_2_0_s_fu_147_ap_ready = ap_const_logic_1)) then 
                    grp_huffmanDecoderLL_2_0_s_fu_147_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten_fu_94_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                indvar_flatten_fu_94 <= ap_const_lv12_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_boolean_0 = ap_block_state2) and (icmp_ln35_fu_186_p2 = ap_const_lv1_0))) then 
                indvar_flatten_fu_94 <= add_ln35_fu_192_p2;
            end if; 
        end if;
    end process;

    j_fu_90_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                j_fu_90 <= ap_const_lv7_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_boolean_0 = ap_block_state2) and (icmp_ln35_fu_186_p2 = ap_const_lv1_0))) then 
                j_fu_90 <= j_1_fu_241_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                trunc_ln42_1_reg_309 <= trunc_ln42_1_fu_237_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state12, ap_CS_fsm_state2, grp_decompressor_kernel_Pipeline_VITIS_LOOP_39_3_fu_142_ap_done, grp_huffmanDecoderLL_2_0_s_fu_147_ap_done, grp_decompressor_kernel_Pipeline_VITIS_LOOP_64_4_fu_160_ap_done, grp_decompressor_kernel_Pipeline_VITIS_LOOP_87_6_fu_168_ap_done, icmp_ln35_fu_186_p2, ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11, ap_block_state2, huffman_input_stream_full_n, ap_CS_fsm_state4, ap_block_state12)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_boolean_0 = ap_block_state2) and (icmp_ln35_fu_186_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_boolean_0 = ap_block_state2) and (icmp_ln35_fu_186_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((grp_decompressor_kernel_Pipeline_VITIS_LOOP_39_3_fu_142_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if (((huffman_input_stream_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((grp_huffmanDecoderLL_2_0_s_fu_147_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((grp_decompressor_kernel_Pipeline_VITIS_LOOP_64_4_fu_160_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (grp_decompressor_kernel_Pipeline_VITIS_LOOP_87_6_fu_168_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state12) and (ap_const_boolean_0 = ap_block_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXX";
        end case;
    end process;
    add_ln35_fu_192_p2 <= std_logic_vector(unsigned(indvar_flatten_fu_94) + unsigned(ap_const_lv12_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(grp_decompressor_kernel_Pipeline_VITIS_LOOP_87_6_fu_168_ap_done)
    begin
        if ((grp_decompressor_kernel_Pipeline_VITIS_LOOP_87_6_fu_168_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state12_blk_assign_proc : process(ap_block_state12)
    begin
        if ((ap_const_boolean_1 = ap_block_state12)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2)
    begin
        if ((ap_const_boolean_1 = ap_block_state2)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state3_blk_assign_proc : process(grp_decompressor_kernel_Pipeline_VITIS_LOOP_39_3_fu_142_ap_done)
    begin
        if ((grp_decompressor_kernel_Pipeline_VITIS_LOOP_39_3_fu_142_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state4_blk_assign_proc : process(huffman_input_stream_full_n)
    begin
        if ((huffman_input_stream_full_n = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_huffmanDecoderLL_2_0_s_fu_147_ap_done)
    begin
        if ((grp_huffmanDecoderLL_2_0_s_fu_147_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_decompressor_kernel_Pipeline_VITIS_LOOP_64_4_fu_160_ap_done)
    begin
        if ((grp_decompressor_kernel_Pipeline_VITIS_LOOP_64_4_fu_160_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state12_assign_proc : process(out_eos_full_n, icmp_ln94_fu_260_p2)
    begin
                ap_block_state12 <= (((icmp_ln94_fu_260_p2 = ap_const_lv1_0) and (out_eos_full_n = ap_const_logic_0)) or ((icmp_ln94_fu_260_p2 = ap_const_lv1_1) and (out_eos_full_n = ap_const_logic_0)));
    end process;


    ap_block_state2_assign_proc : process(huffman_eos_stream_full_n, icmp_ln35_fu_186_p2)
    begin
                ap_block_state2 <= ((icmp_ln35_fu_186_p2 = ap_const_lv1_1) and (huffman_eos_stream_full_n = ap_const_logic_0));
    end process;


    ap_block_state2_ignore_call6_assign_proc : process(huffman_eos_stream_full_n, icmp_ln35_fu_186_p2)
    begin
                ap_block_state2_ignore_call6 <= ((icmp_ln35_fu_186_p2 = ap_const_lv1_1) and (huffman_eos_stream_full_n = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state12, ap_block_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) and (ap_const_boolean_0 = ap_block_state12))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state12, ap_block_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) and (ap_const_boolean_0 = ap_block_state12))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    grp_decompressor_kernel_Pipeline_VITIS_LOOP_39_3_fu_142_ap_start <= grp_decompressor_kernel_Pipeline_VITIS_LOOP_39_3_fu_142_ap_start_reg;
    grp_decompressor_kernel_Pipeline_VITIS_LOOP_64_4_fu_160_ap_start <= grp_decompressor_kernel_Pipeline_VITIS_LOOP_64_4_fu_160_ap_start_reg;
    grp_decompressor_kernel_Pipeline_VITIS_LOOP_87_6_fu_168_ap_start <= grp_decompressor_kernel_Pipeline_VITIS_LOOP_87_6_fu_168_ap_start_reg;
    grp_huffmanDecoderLL_2_0_s_fu_147_ap_start <= grp_huffmanDecoderLL_2_0_s_fu_147_ap_start_reg;

    huffman_eos_stream_read_assign_proc : process(grp_huffmanDecoderLL_2_0_s_fu_147_huffman_eos_stream_read, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            huffman_eos_stream_read <= grp_huffmanDecoderLL_2_0_s_fu_147_huffman_eos_stream_read;
        else 
            huffman_eos_stream_read <= ap_const_logic_0;
        end if; 
    end process;


    huffman_eos_stream_write_assign_proc : process(ap_CS_fsm_state2, icmp_ln35_fu_186_p2, ap_block_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_boolean_0 = ap_block_state2) and (icmp_ln35_fu_186_p2 = ap_const_lv1_1))) then 
            huffman_eos_stream_write <= ap_const_logic_1;
        else 
            huffman_eos_stream_write <= ap_const_logic_0;
        end if; 
    end process;


    huffman_input_stream_read_assign_proc : process(grp_decompressor_kernel_Pipeline_VITIS_LOOP_39_3_fu_142_huffman_input_stream_read, grp_huffmanDecoderLL_2_0_s_fu_147_huffman_input_stream_read, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            huffman_input_stream_read <= grp_huffmanDecoderLL_2_0_s_fu_147_huffman_input_stream_read;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            huffman_input_stream_read <= grp_decompressor_kernel_Pipeline_VITIS_LOOP_39_3_fu_142_huffman_input_stream_read;
        else 
            huffman_input_stream_read <= ap_const_logic_0;
        end if; 
    end process;


    huffman_input_stream_write_assign_proc : process(huffman_input_stream_full_n, ap_CS_fsm_state4)
    begin
        if (((huffman_input_stream_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            huffman_input_stream_write <= ap_const_logic_1;
        else 
            huffman_input_stream_write <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln35_fu_186_p2 <= "1" when (indvar_flatten_fu_94 = ap_const_lv12_800) else "0";
    icmp_ln37_fu_201_p2 <= "1" when (j_fu_90 = ap_const_lv7_40) else "0";
    icmp_ln94_fu_260_p2 <= "1" when (signed(grp_decompressor_kernel_Pipeline_VITIS_LOOP_64_4_fu_160_decompressed_count_out) > signed(ap_const_lv32_0)) else "0";
    j_1_fu_241_p2 <= std_logic_vector(unsigned(select_ln35_fu_207_p3) + unsigned(ap_const_lv7_1));
    lshr_ln42_fu_231_p2 <= std_logic_vector(shift_right(unsigned(m_axi_input),to_integer(unsigned('0' & zext_ln42_fu_227_p1(31-1 downto 0)))));

    lz77_output_stream_read_assign_proc : process(grp_decompressor_kernel_Pipeline_VITIS_LOOP_64_4_fu_160_lz77_output_stream_read, grp_decompressor_kernel_Pipeline_VITIS_LOOP_87_6_fu_168_lz77_output_stream_read, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            lz77_output_stream_read <= grp_decompressor_kernel_Pipeline_VITIS_LOOP_87_6_fu_168_lz77_output_stream_read;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            lz77_output_stream_read <= grp_decompressor_kernel_Pipeline_VITIS_LOOP_64_4_fu_160_lz77_output_stream_read;
        else 
            lz77_output_stream_read <= ap_const_logic_0;
        end if; 
    end process;


    lz77_output_stream_write_assign_proc : process(grp_huffmanDecoderLL_2_0_s_fu_147_lz77_output_stream_write, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lz77_output_stream_write <= grp_huffmanDecoderLL_2_0_s_fu_147_lz77_output_stream_write;
        else 
            lz77_output_stream_write <= ap_const_logic_0;
        end if; 
    end process;


    out_eos_blk_n_assign_proc : process(out_eos_full_n, ap_CS_fsm_state12, icmp_ln94_fu_260_p2)
    begin
        if ((((icmp_ln94_fu_260_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((icmp_ln94_fu_260_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            out_eos_blk_n <= out_eos_full_n;
        else 
            out_eos_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    out_eos_din_assign_proc : process(ap_CS_fsm_state12, icmp_ln94_fu_260_p2, ap_block_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) and (ap_const_boolean_0 = ap_block_state12))) then
            if ((icmp_ln94_fu_260_p2 = ap_const_lv1_1)) then 
                out_eos_din <= ap_const_lv1_1;
            elsif ((icmp_ln94_fu_260_p2 = ap_const_lv1_0)) then 
                out_eos_din <= ap_const_lv1_0;
            else 
                out_eos_din <= "X";
            end if;
        else 
            out_eos_din <= "X";
        end if; 
    end process;


    out_eos_write_assign_proc : process(ap_CS_fsm_state12, icmp_ln94_fu_260_p2, ap_block_state12)
    begin
        if ((((icmp_ln94_fu_260_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12) and (ap_const_boolean_0 = ap_block_state12)) or ((icmp_ln94_fu_260_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12) and (ap_const_boolean_0 = ap_block_state12)))) then 
            out_eos_write <= ap_const_logic_1;
        else 
            out_eos_write <= ap_const_logic_0;
        end if; 
    end process;

    out_stream_din <= grp_decompressor_kernel_Pipeline_VITIS_LOOP_64_4_fu_160_out_stream_din;

    out_stream_write_assign_proc : process(grp_decompressor_kernel_Pipeline_VITIS_LOOP_64_4_fu_160_out_stream_write, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            out_stream_write <= grp_decompressor_kernel_Pipeline_VITIS_LOOP_64_4_fu_160_out_stream_write;
        else 
            out_stream_write <= ap_const_logic_0;
        end if; 
    end process;

    select_ln35_fu_207_p3 <= 
        ap_const_lv7_0 when (icmp_ln37_fu_201_p2(0) = '1') else 
        j_fu_90;
    shl_ln1_fu_219_p3 <= (trunc_ln42_fu_215_p1 & ap_const_lv4_0);
    trunc_ln42_1_fu_237_p1 <= lshr_ln42_fu_231_p2(16 - 1 downto 0);
    trunc_ln42_fu_215_p1 <= select_ln35_fu_207_p3(6 - 1 downto 0);
    zext_ln42_fu_227_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1_fu_219_p3),1024));
end behav;
