// Seed: 455454085
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = id_2 * 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  always_latch @(posedge 1 or posedge id_4) begin
    $display(id_6);
    id_9 = 1;
  end
  module_0(
      id_8, id_12, id_4, id_4, id_9
  );
  assign id_2[1'h0] = 1 == 1'd0 / id_6;
  wire id_16;
  if (id_10) begin : id_17
    assign id_4  = 1 + 1'h0;
    assign id_15 = ~1;
  end else wire id_18;
endmodule
