--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml ram_cg_module.twx ram_cg_module.ncd -o ram_cg_module.twr
ram_cg_module.pcf

Design file:              ram_cg_module.ncd
Physical constraint file: ram_cg_module.pcf
Device,package,speed:     xc3s100e,vq100,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
din<0>      |    0.347(R)|    0.974(R)|clk_BUFGP         |   0.000|
din<1>      |    0.347(R)|    0.974(R)|clk_BUFGP         |   0.000|
din<2>      |    0.213(R)|    1.081(R)|clk_BUFGP         |   0.000|
din<3>      |    0.319(R)|    0.996(R)|clk_BUFGP         |   0.000|
din<4>      |    0.791(R)|    0.619(R)|clk_BUFGP         |   0.000|
din<5>      |    1.033(R)|    0.425(R)|clk_BUFGP         |   0.000|
din<6>      |    0.707(R)|    0.686(R)|clk_BUFGP         |   0.000|
din<7>      |    1.183(R)|    0.305(R)|clk_BUFGP         |   0.000|
rd_en       |    2.396(R)|    0.439(R)|clk_BUFGP         |   0.000|
wr_en       |    3.529(R)|    0.135(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
dout<0>     |    8.980(R)|clk_BUFGP         |   0.000|
dout<1>     |    9.199(R)|clk_BUFGP         |   0.000|
dout<2>     |    9.321(R)|clk_BUFGP         |   0.000|
dout<3>     |    8.872(R)|clk_BUFGP         |   0.000|
dout<4>     |    9.390(R)|clk_BUFGP         |   0.000|
dout<5>     |    9.200(R)|clk_BUFGP         |   0.000|
dout<6>     |    9.454(R)|clk_BUFGP         |   0.000|
dout<7>     |    9.729(R)|clk_BUFGP         |   0.000|
empty       |    7.164(R)|clk_BUFGP         |   0.000|
full        |    7.413(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.961|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Apr 07 17:41:01 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 129 MB



