INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cyx/Desktop/Ex2-Computer-Principles/EDA2_TOP/EDA2_TOP.sim/sim_1/impl/timing/xsim/CYX_ALU_Core_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CYX_ALU_Core
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cyx/Desktop/Ex2-Computer-Principles/EDA2_TOP/EDA2_TOP.srcs/sim_1/new/CYX_ALU_Core_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CYX_ALU_Core_tb
