INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bilal/Desktop/linux/gitSpace/myProjects/Embedded Reconfigurable Systems/Labs/Lab2.1/Lab2.1.srcs/sim_1/new/ALUTestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALUTestBench'
