<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="1772pt" height="799pt"
 viewBox="0.00 0.00 1772.00 799.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 795)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-795 1768,-795 1768,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 1744,-8 1744,-8 1750,-8 1756,-14 1756,-20 1756,-20 1756,-771 1756,-771 1756,-777 1750,-783 1744,-783 1744,-783 20,-783 20,-783 14,-783 8,-777 8,-771 8,-771 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="882" y="-767.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="882" y="-752.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=1073741824:5368709120&#10;memories=system.mem_ctrls0.dram system.mem_ctrls1.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 1736,-16 1736,-16 1742,-16 1748,-22 1748,-28 1748,-28 1748,-725 1748,-725 1748,-731 1742,-737 1736,-737 1736,-737 28,-737 28,-737 22,-737 16,-731 16,-725 16,-725 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="882" y="-721.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="882" y="-706.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_iobus</title>
<g id="a_clust4"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=1&#10;frontend_latency=2&#10;header_latency=1&#10;power_model=&#10;power_state=system.iobus.power_state&#10;&#13;esponse_latency=2&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M517,-155C517,-155 753,-155 753,-155 759,-155 765,-161 765,-167 765,-167 765,-234 765,-234 765,-240 759,-246 753,-246 753,-246 517,-246 517,-246 511,-246 505,-240 505,-234 505,-234 505,-167 505,-167 505,-161 511,-155 517,-155"/>
<text text-anchor="middle" x="635" y="-230.8" font-family="Arial" font-size="14.00" fill="#000000">iobus </text>
<text text-anchor="middle" x="635" y="-215.8" font-family="Arial" font-size="14.00" fill="#000000">: IOXBar</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust6"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M36,-278C36,-278 348,-278 348,-278 354,-278 360,-284 360,-290 360,-290 360,-496 360,-496 360,-502 354,-508 348,-508 348,-508 36,-508 36,-508 30,-508 24,-502 24,-496 24,-496 24,-290 24,-290 24,-284 30,-278 36,-278"/>
<text text-anchor="middle" x="192" y="-492.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="192" y="-477.8" font-family="Arial" font-size="14.00" fill="#000000">: MemBus</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_system_membus_badaddr_responder</title>
<g id="a_clust7"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;fake_mem=false&#10;pio_addr=0&#10;pio_latency=100000&#10;pio_size=8&#10;power_model=&#10;power_state=system.membus.badaddr_responder.power_state&#10;&#13;et_bad_addr=true&#10;&#13;et_data16=65535&#10;&#13;et_data32=4294967295&#10;&#13;et_data64=18446744073709551615&#10;&#13;et_data8=255&#10;system=system&#10;update_data=false&#10;warn_access=">
<path fill="#c7a793" stroke="#000000" d="M44,-286C44,-286 158,-286 158,-286 164,-286 170,-292 170,-298 170,-298 170,-365 170,-365 170,-371 164,-377 158,-377 158,-377 44,-377 44,-377 38,-377 32,-371 32,-365 32,-365 32,-298 32,-298 32,-292 38,-286 44,-286"/>
<text text-anchor="middle" x="101" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">badaddr_responder </text>
<text text-anchor="middle" x="101" y="-346.8" font-family="Arial" font-size="14.00" fill="#000000">: BadAddr</text>
</a>
</g>
</g>
<g id="clust11" class="cluster">
<title>cluster_system_bridge</title>
<g id="a_clust11"><a xlink:title="clk_domain=system.clk_domain&#10;delay=50000&#10;eventq_index=0&#10;power_model=&#10;power_state=system.bridge.power_state&#10;&#13;anges=268435456:268435464&#10;&#13;eq_size=16&#10;&#13;esp_size=16">
<path fill="#bab6ae" stroke="#000000" d="M263,-24C263,-24 485,-24 485,-24 491,-24 497,-30 497,-36 497,-36 497,-103 497,-103 497,-109 491,-115 485,-115 485,-115 263,-115 263,-115 257,-115 251,-109 251,-103 251,-103 251,-36 251,-36 251,-30 257,-24 263,-24"/>
<text text-anchor="middle" x="374" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">bridge </text>
<text text-anchor="middle" x="374" y="-84.8" font-family="Arial" font-size="14.00" fill="#000000">: Bridge</text>
</a>
</g>
</g>
<g id="clust17" class="cluster">
<title>cluster_system_cpu</title>
<g id="a_clust17"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu.interrupts&#10;isa=system.cpu.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu.mmu&#10;&#10;eedsTSO=false&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=0&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu.workload">
<path fill="#bbc6d9" stroke="#000000" d="M968,-278C968,-278 1728,-278 1728,-278 1734,-278 1740,-284 1740,-290 1740,-290 1740,-634 1740,-634 1740,-640 1734,-646 1728,-646 1728,-646 968,-646 968,-646 962,-646 956,-640 956,-634 956,-634 956,-290 956,-290 956,-284 962,-278 968,-278"/>
<text text-anchor="middle" x="1348" y="-630.8" font-family="Arial" font-size="14.00" fill="#000000">cpu </text>
<text text-anchor="middle" x="1348" y="-615.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvO3CPU</text>
</a>
</g>
</g>
<g id="clust18" class="cluster">
<title>cluster_system_cpu_mmu</title>
<g id="a_clust18"><a xlink:title="dtb=system.cpu.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu.mmu.itb&#10;pma_checker=system.cpu.mmu.pma_checker&#10;pmp=system.cpu.mmu.pmp">
<path fill="#bab6ae" stroke="#000000" d="M1368,-401C1368,-401 1720,-401 1720,-401 1726,-401 1732,-407 1732,-413 1732,-413 1732,-588 1732,-588 1732,-594 1726,-600 1720,-600 1720,-600 1368,-600 1368,-600 1362,-600 1356,-594 1356,-588 1356,-588 1356,-413 1356,-413 1356,-407 1362,-401 1368,-401"/>
<text text-anchor="middle" x="1544" y="-584.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1544" y="-569.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvMMU</text>
</a>
</g>
</g>
<g id="clust19" class="cluster">
<title>cluster_system_cpu_mmu_itb</title>
<g id="a_clust19"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=system.cpu.mmu.pma_checker&#10;pmp=system.cpu.mmu.pmp&#10;size=64&#10;walker=system.cpu.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1376,-409C1376,-409 1528,-409 1528,-409 1534,-409 1540,-415 1540,-421 1540,-421 1540,-542 1540,-542 1540,-548 1534,-554 1528,-554 1528,-554 1376,-554 1376,-554 1370,-554 1364,-548 1364,-542 1364,-542 1364,-421 1364,-421 1364,-415 1370,-409 1376,-409"/>
<text text-anchor="middle" x="1452" y="-538.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1452" y="-523.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust20" class="cluster">
<title>cluster_system_cpu_mmu_itb_walker</title>
<g id="a_clust20"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=system.cpu.mmu.pma_checker&#10;pmp=system.cpu.mmu.pmp&#10;power_model=&#10;power_state=system.cpu.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1384,-417C1384,-417 1520,-417 1520,-417 1526,-417 1532,-423 1532,-429 1532,-429 1532,-496 1532,-496 1532,-502 1526,-508 1520,-508 1520,-508 1384,-508 1384,-508 1378,-508 1372,-502 1372,-496 1372,-496 1372,-429 1372,-429 1372,-423 1378,-417 1384,-417"/>
<text text-anchor="middle" x="1452" y="-492.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1452" y="-477.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust22" class="cluster">
<title>cluster_system_cpu_mmu_dtb</title>
<g id="a_clust22"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=system.cpu.mmu.pma_checker&#10;pmp=system.cpu.mmu.pmp&#10;size=64&#10;walker=system.cpu.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1560,-409C1560,-409 1712,-409 1712,-409 1718,-409 1724,-415 1724,-421 1724,-421 1724,-542 1724,-542 1724,-548 1718,-554 1712,-554 1712,-554 1560,-554 1560,-554 1554,-554 1548,-548 1548,-542 1548,-542 1548,-421 1548,-421 1548,-415 1554,-409 1560,-409"/>
<text text-anchor="middle" x="1636" y="-538.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1636" y="-523.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust23" class="cluster">
<title>cluster_system_cpu_mmu_dtb_walker</title>
<g id="a_clust23"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=system.cpu.mmu.pma_checker&#10;pmp=system.cpu.mmu.pmp&#10;power_model=&#10;power_state=system.cpu.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1568,-417C1568,-417 1704,-417 1704,-417 1710,-417 1716,-423 1716,-429 1716,-429 1716,-496 1716,-496 1716,-502 1710,-508 1704,-508 1704,-508 1568,-508 1568,-508 1562,-508 1556,-502 1556,-496 1556,-496 1556,-429 1556,-429 1556,-423 1562,-417 1568,-417"/>
<text text-anchor="middle" x="1636" y="-492.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1636" y="-477.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust93" class="cluster">
<title>cluster_system_cpu_icache</title>
<g id="a_clust93"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=system.cpu.icache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M1170,-286C1170,-286 1332,-286 1332,-286 1338,-286 1344,-292 1344,-298 1344,-298 1344,-365 1344,-365 1344,-371 1338,-377 1332,-377 1332,-377 1170,-377 1170,-377 1164,-377 1158,-371 1158,-365 1158,-365 1158,-298 1158,-298 1158,-292 1164,-286 1170,-286"/>
<text text-anchor="middle" x="1251" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="1251" y="-346.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust101" class="cluster">
<title>cluster_system_cpu_dcache</title>
<g id="a_clust101"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=system.cpu.dcache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M976,-286C976,-286 1138,-286 1138,-286 1144,-286 1150,-292 1150,-298 1150,-298 1150,-365 1150,-365 1150,-371 1144,-377 1138,-377 1138,-377 976,-377 976,-377 970,-377 964,-371 964,-365 964,-365 964,-298 964,-298 964,-292 970,-286 976,-286"/>
<text text-anchor="middle" x="1057" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1057" y="-346.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust109" class="cluster">
<title>cluster_system_cpu_itb_walker_cache</title>
<g id="a_clust109"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1364,-286C1364,-286 1526,-286 1526,-286 1532,-286 1538,-292 1538,-298 1538,-298 1538,-365 1538,-365 1538,-371 1532,-377 1526,-377 1526,-377 1364,-377 1364,-377 1358,-377 1352,-371 1352,-365 1352,-365 1352,-298 1352,-298 1352,-292 1358,-286 1364,-286"/>
<text text-anchor="middle" x="1445" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="1445" y="-346.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust115" class="cluster">
<title>cluster_system_cpu_dtb_walker_cache</title>
<g id="a_clust115"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1558,-286C1558,-286 1720,-286 1720,-286 1726,-286 1732,-292 1732,-298 1732,-298 1732,-365 1732,-365 1732,-371 1726,-377 1720,-377 1720,-377 1558,-377 1558,-377 1552,-377 1546,-371 1546,-365 1546,-365 1546,-298 1546,-298 1546,-292 1552,-286 1558,-286"/>
<text text-anchor="middle" x="1639" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="1639" y="-346.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust122" class="cluster">
<title>cluster_system_iocache</title>
<g id="a_clust122"><a xlink:title="addr_ranges=1073741824:5368709120&#10;assoc=8&#10;clk_domain=system.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=50&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.iocache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.iocache.replacement_policy&#10;&#13;esponse_latency=50&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=50&#10;tags=system.iocache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M580,-286C580,-286 742,-286 742,-286 748,-286 754,-292 754,-298 754,-298 754,-365 754,-365 754,-371 748,-377 742,-377 742,-377 580,-377 580,-377 574,-377 568,-371 568,-365 568,-365 568,-298 568,-298 568,-292 574,-286 580,-286"/>
<text text-anchor="middle" x="661" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">iocache </text>
<text text-anchor="middle" x="661" y="-346.8" font-family="Arial" font-size="14.00" fill="#000000">: IOCache</text>
</a>
</g>
</g>
<g id="clust128" class="cluster">
<title>cluster_system_l2</title>
<g id="a_clust128"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.l2.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=system.l2.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.l2.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=524288&#10;system=system&#10;tag_latency=20&#10;tags=system.l2.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M774,-286C774,-286 936,-286 936,-286 942,-286 948,-292 948,-298 948,-298 948,-365 948,-365 948,-371 942,-377 936,-377 936,-377 774,-377 774,-377 768,-377 762,-371 762,-365 762,-365 762,-298 762,-298 762,-292 768,-286 774,-286"/>
<text text-anchor="middle" x="855" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="855" y="-346.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust136" class="cluster">
<title>cluster_system_tol2bus</title>
<g id="a_clust136"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.tol2bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tol2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M700,-417C700,-417 936,-417 936,-417 942,-417 948,-423 948,-429 948,-429 948,-496 948,-496 948,-502 942,-508 936,-508 936,-508 700,-508 700,-508 694,-508 688,-502 688,-496 688,-496 688,-429 688,-429 688,-423 694,-417 700,-417"/>
<text text-anchor="middle" x="818" y="-492.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="818" y="-477.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust139" class="cluster">
<title>cluster_system_mem_ctrls0</title>
<g id="a_clust139"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls0.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls0.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M380,-286C380,-286 448,-286 448,-286 454,-286 460,-292 460,-298 460,-298 460,-365 460,-365 460,-371 454,-377 448,-377 448,-377 380,-377 380,-377 374,-377 368,-371 368,-365 368,-365 368,-298 368,-298 368,-292 374,-286 380,-286"/>
<text text-anchor="middle" x="414" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls0 </text>
<text text-anchor="middle" x="414" y="-346.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust143" class="cluster">
<title>cluster_system_mem_ctrls1</title>
<g id="a_clust143"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls1.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls1.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M480,-286C480,-286 548,-286 548,-286 554,-286 560,-292 560,-298 560,-298 560,-365 560,-365 560,-371 554,-377 548,-377 548,-377 480,-377 480,-377 474,-377 468,-371 468,-365 468,-365 468,-298 468,-298 468,-292 474,-286 480,-286"/>
<text text-anchor="middle" x="514" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls1 </text>
<text text-anchor="middle" x="514" y="-346.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M264.5,-654.5C264.5,-654.5 331.5,-654.5 331.5,-654.5 337.5,-654.5 343.5,-660.5 343.5,-666.5 343.5,-666.5 343.5,-678.5 343.5,-678.5 343.5,-684.5 337.5,-690.5 331.5,-690.5 331.5,-690.5 264.5,-690.5 264.5,-690.5 258.5,-690.5 252.5,-684.5 252.5,-678.5 252.5,-678.5 252.5,-666.5 252.5,-666.5 252.5,-660.5 258.5,-654.5 264.5,-654.5"/>
<text text-anchor="middle" x="298" y="-668.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node4" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M256,-425.5C256,-425.5 340,-425.5 340,-425.5 346,-425.5 352,-431.5 352,-437.5 352,-437.5 352,-449.5 352,-449.5 352,-455.5 346,-461.5 340,-461.5 340,-461.5 256,-461.5 256,-461.5 250,-461.5 244,-455.5 244,-449.5 244,-449.5 244,-437.5 244,-437.5 244,-431.5 250,-425.5 256,-425.5"/>
<text text-anchor="middle" x="298" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M298,-654.44C298,-615.41 298,-519.35 298,-471.91"/>
<polygon fill="black" stroke="black" points="301.5,-471.76 298,-461.76 294.5,-471.76 301.5,-471.76"/>
</g>
<!-- system_iobus_cpu_side_ports -->
<g id="node2" class="node">
<title>system_iobus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M661,-163.5C661,-163.5 745,-163.5 745,-163.5 751,-163.5 757,-169.5 757,-175.5 757,-175.5 757,-187.5 757,-187.5 757,-193.5 751,-199.5 745,-199.5 745,-199.5 661,-199.5 661,-199.5 655,-199.5 649,-193.5 649,-187.5 649,-187.5 649,-175.5 649,-175.5 649,-169.5 655,-163.5 661,-163.5"/>
<text text-anchor="middle" x="703" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_bridge_mem_side_port -->
<g id="node8" class="node">
<title>system_bridge_mem_side_port</title>
<path fill="#94918b" stroke="#000000" d="M390.5,-32.5C390.5,-32.5 477.5,-32.5 477.5,-32.5 483.5,-32.5 489.5,-38.5 489.5,-44.5 489.5,-44.5 489.5,-56.5 489.5,-56.5 489.5,-62.5 483.5,-68.5 477.5,-68.5 477.5,-68.5 390.5,-68.5 390.5,-68.5 384.5,-68.5 378.5,-62.5 378.5,-56.5 378.5,-56.5 378.5,-44.5 378.5,-44.5 378.5,-38.5 384.5,-32.5 390.5,-32.5"/>
<text text-anchor="middle" x="434" y="-46.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_port</text>
</g>
<!-- system_iobus_cpu_side_ports&#45;&gt;system_bridge_mem_side_port -->
<g id="edge2" class="edge">
<title>system_iobus_cpu_side_ports&#45;&gt;system_bridge_mem_side_port</title>
<path fill="none" stroke="black" d="M658.14,-158.99C605.27,-133.63 518.48,-92.01 469.87,-68.7"/>
<polygon fill="black" stroke="black" points="656.75,-162.2 667.28,-163.37 659.78,-155.89 656.75,-162.2"/>
</g>
<!-- system_iobus_mem_side_ports -->
<g id="node3" class="node">
<title>system_iobus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M525,-163.5C525,-163.5 619,-163.5 619,-163.5 625,-163.5 631,-169.5 631,-175.5 631,-175.5 631,-187.5 631,-187.5 631,-193.5 625,-199.5 619,-199.5 619,-199.5 525,-199.5 525,-199.5 519,-199.5 513,-193.5 513,-187.5 513,-187.5 513,-175.5 513,-175.5 513,-169.5 519,-163.5 525,-163.5"/>
<text text-anchor="middle" x="572" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_iocache_mem_side -->
<g id="node23" class="node">
<title>system_iocache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M588,-294.5C588,-294.5 644,-294.5 644,-294.5 650,-294.5 656,-300.5 656,-306.5 656,-306.5 656,-318.5 656,-318.5 656,-324.5 650,-330.5 644,-330.5 644,-330.5 588,-330.5 588,-330.5 582,-330.5 576,-324.5 576,-318.5 576,-318.5 576,-306.5 576,-306.5 576,-300.5 582,-294.5 588,-294.5"/>
<text text-anchor="middle" x="616" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_iocache_mem_side -->
<g id="edge3" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_iocache_mem_side</title>
<path fill="none" stroke="black" d="M362.41,-438.11C419.24,-431.69 502.38,-415.89 564,-377 582.32,-365.44 597.21,-345.22 606.3,-330.7"/>
<polygon fill="black" stroke="black" points="361.69,-434.67 352.11,-439.2 362.43,-441.63 361.69,-434.67"/>
</g>
<!-- system_l2_mem_side -->
<g id="node25" class="node">
<title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M782,-294.5C782,-294.5 838,-294.5 838,-294.5 844,-294.5 850,-300.5 850,-306.5 850,-306.5 850,-318.5 850,-318.5 850,-324.5 844,-330.5 838,-330.5 838,-330.5 782,-330.5 782,-330.5 776,-330.5 770,-324.5 770,-318.5 770,-318.5 770,-306.5 770,-306.5 770,-300.5 776,-294.5 782,-294.5"/>
<text text-anchor="middle" x="810" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side -->
<g id="edge4" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side</title>
<path fill="none" stroke="black" d="M362.37,-435.95C480.78,-423.53 724.15,-396.07 758,-377 777.12,-366.23 792.05,-345.44 800.92,-330.58"/>
<polygon fill="black" stroke="black" points="361.93,-432.48 352.35,-437 362.66,-439.44 361.93,-432.48"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node5" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M120,-425.5C120,-425.5 214,-425.5 214,-425.5 220,-425.5 226,-431.5 226,-437.5 226,-437.5 226,-449.5 226,-449.5 226,-455.5 220,-461.5 214,-461.5 214,-461.5 120,-461.5 120,-461.5 114,-461.5 108,-455.5 108,-449.5 108,-449.5 108,-437.5 108,-437.5 108,-431.5 114,-425.5 120,-425.5"/>
<text text-anchor="middle" x="167" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_bridge_cpu_side_port -->
<g id="node9" class="node">
<title>system_bridge_cpu_side_port</title>
<path fill="#94918b" stroke="#000000" d="M271.5,-32.5C271.5,-32.5 348.5,-32.5 348.5,-32.5 354.5,-32.5 360.5,-38.5 360.5,-44.5 360.5,-44.5 360.5,-56.5 360.5,-56.5 360.5,-62.5 354.5,-68.5 348.5,-68.5 348.5,-68.5 271.5,-68.5 271.5,-68.5 265.5,-68.5 259.5,-62.5 259.5,-56.5 259.5,-56.5 259.5,-44.5 259.5,-44.5 259.5,-38.5 265.5,-32.5 271.5,-32.5"/>
<text text-anchor="middle" x="310" y="-46.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_bridge_cpu_side_port -->
<g id="edge5" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_bridge_cpu_side_port</title>
<path fill="none" stroke="black" d="M173.24,-425.45C195.72,-363.96 272.76,-153.32 300.2,-78.3"/>
<polygon fill="black" stroke="black" points="303.58,-79.24 303.73,-68.64 297.01,-76.83 303.58,-79.24"/>
</g>
<!-- system_mem_ctrls0_port -->
<g id="node28" class="node">
<title>system_mem_ctrls0_port</title>
<path fill="#94918b" stroke="#000000" d="M388,-294.5C388,-294.5 418,-294.5 418,-294.5 424,-294.5 430,-300.5 430,-306.5 430,-306.5 430,-318.5 430,-318.5 430,-324.5 424,-330.5 418,-330.5 418,-330.5 388,-330.5 388,-330.5 382,-330.5 376,-324.5 376,-318.5 376,-318.5 376,-306.5 376,-306.5 376,-300.5 382,-294.5 388,-294.5"/>
<text text-anchor="middle" x="403" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls0_port -->
<g id="edge6" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls0_port</title>
<path fill="none" stroke="black" d="M190.13,-425.46C202.8,-416.91 219.11,-407.09 235,-401 289.46,-380.13 315.93,-410.02 364,-377 377.13,-367.98 386.65,-352.95 393,-339.78"/>
<polygon fill="black" stroke="black" points="396.2,-341.18 397.06,-330.62 389.8,-338.34 396.2,-341.18"/>
</g>
<!-- system_mem_ctrls1_port -->
<g id="node29" class="node">
<title>system_mem_ctrls1_port</title>
<path fill="#94918b" stroke="#000000" d="M488,-294.5C488,-294.5 518,-294.5 518,-294.5 524,-294.5 530,-300.5 530,-306.5 530,-306.5 530,-318.5 530,-318.5 530,-324.5 524,-330.5 518,-330.5 518,-330.5 488,-330.5 488,-330.5 482,-330.5 476,-324.5 476,-318.5 476,-318.5 476,-306.5 476,-306.5 476,-300.5 482,-294.5 488,-294.5"/>
<text text-anchor="middle" x="503" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls1_port -->
<g id="edge7" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls1_port</title>
<path fill="none" stroke="black" d="M189.33,-425.37C202.03,-416.56 218.62,-406.54 235,-401 331.94,-368.21 377.42,-431.55 464,-377 477.56,-368.45 487.14,-353.3 493.4,-339.94"/>
<polygon fill="black" stroke="black" points="496.66,-341.22 497.39,-330.65 490.23,-338.46 496.66,-341.22"/>
</g>
<!-- system_membus_default -->
<g id="node6" class="node">
<title>system_membus_default</title>
<path fill="#586070" stroke="#000000" d="M44.5,-425.5C44.5,-425.5 77.5,-425.5 77.5,-425.5 83.5,-425.5 89.5,-431.5 89.5,-437.5 89.5,-437.5 89.5,-449.5 89.5,-449.5 89.5,-455.5 83.5,-461.5 77.5,-461.5 77.5,-461.5 44.5,-461.5 44.5,-461.5 38.5,-461.5 32.5,-455.5 32.5,-449.5 32.5,-449.5 32.5,-437.5 32.5,-437.5 32.5,-431.5 38.5,-425.5 44.5,-425.5"/>
<text text-anchor="middle" x="61" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">default</text>
</g>
<!-- system_membus_badaddr_responder_pio -->
<g id="node7" class="node">
<title>system_membus_badaddr_responder_pio</title>
<path fill="#9f8575" stroke="#000000" d="M52,-294.5C52,-294.5 82,-294.5 82,-294.5 88,-294.5 94,-300.5 94,-306.5 94,-306.5 94,-318.5 94,-318.5 94,-324.5 88,-330.5 82,-330.5 82,-330.5 52,-330.5 52,-330.5 46,-330.5 40,-324.5 40,-318.5 40,-318.5 40,-306.5 40,-306.5 40,-300.5 46,-294.5 52,-294.5"/>
<text text-anchor="middle" x="67" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_default&#45;&gt;system_membus_badaddr_responder_pio -->
<g id="edge8" class="edge">
<title>system_membus_default&#45;&gt;system_membus_badaddr_responder_pio</title>
<path fill="none" stroke="black" d="M61.8,-425.37C62.8,-403.78 64.54,-366.41 65.73,-340.85"/>
<polygon fill="black" stroke="black" points="69.23,-340.85 66.2,-330.7 62.24,-340.53 69.23,-340.85"/>
</g>
<!-- system_cpu_icache_port -->
<g id="node10" class="node">
<title>system_cpu_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1269,-425.5C1269,-425.5 1331,-425.5 1331,-425.5 1337,-425.5 1343,-431.5 1343,-437.5 1343,-437.5 1343,-449.5 1343,-449.5 1343,-455.5 1337,-461.5 1331,-461.5 1331,-461.5 1269,-461.5 1269,-461.5 1263,-461.5 1257,-455.5 1257,-449.5 1257,-449.5 1257,-437.5 1257,-437.5 1257,-431.5 1263,-425.5 1269,-425.5"/>
<text text-anchor="middle" x="1300" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu_icache_cpu_side -->
<g id="node14" class="node">
<title>system_cpu_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1276.5,-294.5C1276.5,-294.5 1323.5,-294.5 1323.5,-294.5 1329.5,-294.5 1335.5,-300.5 1335.5,-306.5 1335.5,-306.5 1335.5,-318.5 1335.5,-318.5 1335.5,-324.5 1329.5,-330.5 1323.5,-330.5 1323.5,-330.5 1276.5,-330.5 1276.5,-330.5 1270.5,-330.5 1264.5,-324.5 1264.5,-318.5 1264.5,-318.5 1264.5,-306.5 1264.5,-306.5 1264.5,-300.5 1270.5,-294.5 1276.5,-294.5"/>
<text text-anchor="middle" x="1300" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side -->
<g id="edge9" class="edge">
<title>system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side</title>
<path fill="none" stroke="black" d="M1300,-425.37C1300,-403.78 1300,-366.41 1300,-340.85"/>
<polygon fill="black" stroke="black" points="1303.5,-340.7 1300,-330.7 1296.5,-340.7 1303.5,-340.7"/>
</g>
<!-- system_cpu_dcache_port -->
<g id="node11" class="node">
<title>system_cpu_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1072.5,-425.5C1072.5,-425.5 1139.5,-425.5 1139.5,-425.5 1145.5,-425.5 1151.5,-431.5 1151.5,-437.5 1151.5,-437.5 1151.5,-449.5 1151.5,-449.5 1151.5,-455.5 1145.5,-461.5 1139.5,-461.5 1139.5,-461.5 1072.5,-461.5 1072.5,-461.5 1066.5,-461.5 1060.5,-455.5 1060.5,-449.5 1060.5,-449.5 1060.5,-437.5 1060.5,-437.5 1060.5,-431.5 1066.5,-425.5 1072.5,-425.5"/>
<text text-anchor="middle" x="1106" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu_dcache_cpu_side -->
<g id="node16" class="node">
<title>system_cpu_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1082.5,-294.5C1082.5,-294.5 1129.5,-294.5 1129.5,-294.5 1135.5,-294.5 1141.5,-300.5 1141.5,-306.5 1141.5,-306.5 1141.5,-318.5 1141.5,-318.5 1141.5,-324.5 1135.5,-330.5 1129.5,-330.5 1129.5,-330.5 1082.5,-330.5 1082.5,-330.5 1076.5,-330.5 1070.5,-324.5 1070.5,-318.5 1070.5,-318.5 1070.5,-306.5 1070.5,-306.5 1070.5,-300.5 1076.5,-294.5 1082.5,-294.5"/>
<text text-anchor="middle" x="1106" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side -->
<g id="edge10" class="edge">
<title>system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M1106,-425.37C1106,-403.78 1106,-366.41 1106,-340.85"/>
<polygon fill="black" stroke="black" points="1109.5,-340.7 1106,-330.7 1102.5,-340.7 1109.5,-340.7"/>
</g>
<!-- system_cpu_mmu_itb_walker_port -->
<g id="node12" class="node">
<title>system_cpu_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1479,-425.5C1479,-425.5 1509,-425.5 1509,-425.5 1515,-425.5 1521,-431.5 1521,-437.5 1521,-437.5 1521,-449.5 1521,-449.5 1521,-455.5 1515,-461.5 1509,-461.5 1509,-461.5 1479,-461.5 1479,-461.5 1473,-461.5 1467,-455.5 1467,-449.5 1467,-449.5 1467,-437.5 1467,-437.5 1467,-431.5 1473,-425.5 1479,-425.5"/>
<text text-anchor="middle" x="1494" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_itb_walker_cache_cpu_side -->
<g id="node18" class="node">
<title>system_cpu_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1470.5,-294.5C1470.5,-294.5 1517.5,-294.5 1517.5,-294.5 1523.5,-294.5 1529.5,-300.5 1529.5,-306.5 1529.5,-306.5 1529.5,-318.5 1529.5,-318.5 1529.5,-324.5 1523.5,-330.5 1517.5,-330.5 1517.5,-330.5 1470.5,-330.5 1470.5,-330.5 1464.5,-330.5 1458.5,-324.5 1458.5,-318.5 1458.5,-318.5 1458.5,-306.5 1458.5,-306.5 1458.5,-300.5 1464.5,-294.5 1470.5,-294.5"/>
<text text-anchor="middle" x="1494" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_mmu_itb_walker_port&#45;&gt;system_cpu_itb_walker_cache_cpu_side -->
<g id="edge11" class="edge">
<title>system_cpu_mmu_itb_walker_port&#45;&gt;system_cpu_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1494,-425.37C1494,-403.78 1494,-366.41 1494,-340.85"/>
<polygon fill="black" stroke="black" points="1497.5,-340.7 1494,-330.7 1490.5,-340.7 1497.5,-340.7"/>
</g>
<!-- system_cpu_mmu_dtb_walker_port -->
<g id="node13" class="node">
<title>system_cpu_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1666,-425.5C1666,-425.5 1696,-425.5 1696,-425.5 1702,-425.5 1708,-431.5 1708,-437.5 1708,-437.5 1708,-449.5 1708,-449.5 1708,-455.5 1702,-461.5 1696,-461.5 1696,-461.5 1666,-461.5 1666,-461.5 1660,-461.5 1654,-455.5 1654,-449.5 1654,-449.5 1654,-437.5 1654,-437.5 1654,-431.5 1660,-425.5 1666,-425.5"/>
<text text-anchor="middle" x="1681" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_dtb_walker_cache_cpu_side -->
<g id="node20" class="node">
<title>system_cpu_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1664.5,-294.5C1664.5,-294.5 1711.5,-294.5 1711.5,-294.5 1717.5,-294.5 1723.5,-300.5 1723.5,-306.5 1723.5,-306.5 1723.5,-318.5 1723.5,-318.5 1723.5,-324.5 1717.5,-330.5 1711.5,-330.5 1711.5,-330.5 1664.5,-330.5 1664.5,-330.5 1658.5,-330.5 1652.5,-324.5 1652.5,-318.5 1652.5,-318.5 1652.5,-306.5 1652.5,-306.5 1652.5,-300.5 1658.5,-294.5 1664.5,-294.5"/>
<text text-anchor="middle" x="1688" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_mmu_dtb_walker_port&#45;&gt;system_cpu_dtb_walker_cache_cpu_side -->
<g id="edge12" class="edge">
<title>system_cpu_mmu_dtb_walker_port&#45;&gt;system_cpu_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1681.93,-425.37C1683.1,-403.78 1685.13,-366.41 1686.52,-340.85"/>
<polygon fill="black" stroke="black" points="1690.02,-340.88 1687.07,-330.7 1683.03,-340.5 1690.02,-340.88"/>
</g>
<!-- system_cpu_icache_mem_side -->
<g id="node15" class="node">
<title>system_cpu_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1178,-294.5C1178,-294.5 1234,-294.5 1234,-294.5 1240,-294.5 1246,-300.5 1246,-306.5 1246,-306.5 1246,-318.5 1246,-318.5 1246,-324.5 1240,-330.5 1234,-330.5 1234,-330.5 1178,-330.5 1178,-330.5 1172,-330.5 1166,-324.5 1166,-318.5 1166,-318.5 1166,-306.5 1166,-306.5 1166,-300.5 1172,-294.5 1178,-294.5"/>
<text text-anchor="middle" x="1206" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dcache_mem_side -->
<g id="node17" class="node">
<title>system_cpu_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M984,-294.5C984,-294.5 1040,-294.5 1040,-294.5 1046,-294.5 1052,-300.5 1052,-306.5 1052,-306.5 1052,-318.5 1052,-318.5 1052,-324.5 1046,-330.5 1040,-330.5 1040,-330.5 984,-330.5 984,-330.5 978,-330.5 972,-324.5 972,-318.5 972,-318.5 972,-306.5 972,-306.5 972,-300.5 978,-294.5 984,-294.5"/>
<text text-anchor="middle" x="1012" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_itb_walker_cache_mem_side -->
<g id="node19" class="node">
<title>system_cpu_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1372,-294.5C1372,-294.5 1428,-294.5 1428,-294.5 1434,-294.5 1440,-300.5 1440,-306.5 1440,-306.5 1440,-318.5 1440,-318.5 1440,-324.5 1434,-330.5 1428,-330.5 1428,-330.5 1372,-330.5 1372,-330.5 1366,-330.5 1360,-324.5 1360,-318.5 1360,-318.5 1360,-306.5 1360,-306.5 1360,-300.5 1366,-294.5 1372,-294.5"/>
<text text-anchor="middle" x="1400" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dtb_walker_cache_mem_side -->
<g id="node21" class="node">
<title>system_cpu_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1566,-294.5C1566,-294.5 1622,-294.5 1622,-294.5 1628,-294.5 1634,-300.5 1634,-306.5 1634,-306.5 1634,-318.5 1634,-318.5 1634,-324.5 1628,-330.5 1622,-330.5 1622,-330.5 1566,-330.5 1566,-330.5 1560,-330.5 1554,-324.5 1554,-318.5 1554,-318.5 1554,-306.5 1554,-306.5 1554,-300.5 1560,-294.5 1566,-294.5"/>
<text text-anchor="middle" x="1594" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_iocache_cpu_side -->
<g id="node22" class="node">
<title>system_iocache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M686.5,-294.5C686.5,-294.5 733.5,-294.5 733.5,-294.5 739.5,-294.5 745.5,-300.5 745.5,-306.5 745.5,-306.5 745.5,-318.5 745.5,-318.5 745.5,-324.5 739.5,-330.5 733.5,-330.5 733.5,-330.5 686.5,-330.5 686.5,-330.5 680.5,-330.5 674.5,-324.5 674.5,-318.5 674.5,-318.5 674.5,-306.5 674.5,-306.5 674.5,-300.5 680.5,-294.5 686.5,-294.5"/>
<text text-anchor="middle" x="710" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_iocache_cpu_side&#45;&gt;system_iobus_mem_side_ports -->
<g id="edge13" class="edge">
<title>system_iocache_cpu_side&#45;&gt;system_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M684.06,-287.25C656.75,-261.73 614.46,-222.19 590.4,-199.7"/>
<polygon fill="black" stroke="black" points="681.98,-290.1 691.67,-294.37 686.76,-284.98 681.98,-290.1"/>
</g>
<!-- system_l2_cpu_side -->
<g id="node24" class="node">
<title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M880.5,-294.5C880.5,-294.5 927.5,-294.5 927.5,-294.5 933.5,-294.5 939.5,-300.5 939.5,-306.5 939.5,-306.5 939.5,-318.5 939.5,-318.5 939.5,-324.5 933.5,-330.5 927.5,-330.5 927.5,-330.5 880.5,-330.5 880.5,-330.5 874.5,-330.5 868.5,-324.5 868.5,-318.5 868.5,-318.5 868.5,-306.5 868.5,-306.5 868.5,-300.5 874.5,-294.5 880.5,-294.5"/>
<text text-anchor="middle" x="904" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_cpu_side_ports -->
<g id="node26" class="node">
<title>system_tol2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M844,-425.5C844,-425.5 928,-425.5 928,-425.5 934,-425.5 940,-431.5 940,-437.5 940,-437.5 940,-449.5 940,-449.5 940,-455.5 934,-461.5 928,-461.5 928,-461.5 844,-461.5 844,-461.5 838,-461.5 832,-455.5 832,-449.5 832,-449.5 832,-437.5 832,-437.5 832,-431.5 838,-425.5 844,-425.5"/>
<text text-anchor="middle" x="886" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_icache_mem_side -->
<g id="edge14" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_icache_mem_side</title>
<path fill="none" stroke="black" d="M915.89,-419.78C926.73,-412.63 939.41,-405.45 952,-401 1037.24,-370.87 1074.72,-420.46 1154,-377 1173.24,-366.45 1188.15,-345.62 1196.98,-330.69"/>
<polygon fill="black" stroke="black" points="913.89,-416.9 907.63,-425.45 917.85,-422.67 913.89,-416.9"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dcache_mem_side -->
<g id="edge15" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dcache_mem_side</title>
<path fill="none" stroke="black" d="M910.87,-418.19C923.32,-405.93 938.56,-390.78 952,-377 967.15,-361.48 984.09,-343.48 996.1,-330.62"/>
<polygon fill="black" stroke="black" points="908.2,-415.91 903.52,-425.41 913.11,-420.9 908.2,-415.91"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_itb_walker_cache_mem_side -->
<g id="edge16" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M915.49,-419.54C926.37,-412.3 939.19,-405.12 952,-401 1035.93,-374.03 1269.5,-417.13 1348,-377 1367.67,-366.95 1382.58,-345.79 1391.29,-330.66"/>
<polygon fill="black" stroke="black" points="913.42,-416.71 907.21,-425.3 917.42,-422.46 913.42,-416.71"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dtb_walker_cache_mem_side -->
<g id="edge17" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M915.19,-419.57C926.12,-412.25 939.05,-405.02 952,-401 1077.32,-362.1 1424.58,-435.57 1542,-377 1561.76,-367.14 1576.66,-345.94 1585.33,-330.75"/>
<polygon fill="black" stroke="black" points="913.06,-416.78 906.88,-425.39 917.08,-422.51 913.06,-416.78"/>
</g>
<!-- system_tol2bus_mem_side_ports -->
<g id="node27" class="node">
<title>system_tol2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M708,-425.5C708,-425.5 802,-425.5 802,-425.5 808,-425.5 814,-431.5 814,-437.5 814,-437.5 814,-449.5 814,-449.5 814,-455.5 808,-461.5 802,-461.5 802,-461.5 708,-461.5 708,-461.5 702,-461.5 696,-455.5 696,-449.5 696,-449.5 696,-437.5 696,-437.5 696,-431.5 702,-425.5 708,-425.5"/>
<text text-anchor="middle" x="755" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side -->
<g id="edge18" class="edge">
<title>system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="black" d="M782.8,-425.37C812.49,-407 855.77,-380.06 859,-377 870.68,-365.94 881.24,-351.42 889.18,-339.07"/>
<polygon fill="black" stroke="black" points="892.18,-340.87 894.48,-330.53 886.23,-337.18 892.18,-340.87"/>
</g>
</g>
</svg>
