{
    "id": "W4382288657",
    "doi": "https://doi.org/10.1007/978-3-031-36024-4_48",
    "title": "minimal path delay leading zero counters on xilinx fpgas",
    "display_name": "Minimal Path Delay Leading Zero Counters on Xilinx FPGAs",
    "publication_year": 2023,
    "publication_date": "2023-01-01",
    "ids": "{'openalex': 'https://openalex.org/W4382288657', 'doi': 'https://doi.org/10.1007/978-3-031-36024-4_48'}",
    "language": "en",
    "primary_location": "{'is_oa': False, 'landing_page_url': 'https://doi.org/10.1007/978-3-031-36024-4_48', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S106296714', 'display_name': 'Lecture notes in computer science', 'issn_l': '0302-9743', 'issn': ['0302-9743', '1611-3349'], 'is_oa': False, 'is_in_doaj': False, 'is_core': True, 'host_organization': 'https://openalex.org/P4310319900', 'host_organization_name': 'Springer Science+Business Media', 'host_organization_lineage': ['https://openalex.org/P4310319965', 'https://openalex.org/P4310319900'], 'host_organization_lineage_names': ['Springer Nature', 'Springer Science+Business Media'], 'type': 'book series'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}",
    "type": "book-chapter",
    "type_crossref": "book-chapter",
    "indexed_in": "['crossref']",
    "open_access": "{'is_oa': True, 'oa_status': 'green', 'oa_url': 'http://real.mtak.hu/174715/1/978-3-031-36024-4_48.pdf', 'any_repository_has_fulltext': True}",
    "authorships": "[{'author_position': 'first', 'author': {'id': 'https://openalex.org/A5003549623', 'display_name': 'Gregory Morse', 'orcid': 'https://orcid.org/0000-0002-0231-6557'}, 'institutions': [{'id': 'https://openalex.org/I106118109', 'display_name': 'E\u00f6tv\u00f6s Lor\u00e1nd University', 'ror': 'https://ror.org/01jsq2704', 'country_code': 'HU', 'type': 'education', 'lineage': ['https://openalex.org/I106118109']}], 'countries': ['HU'], 'is_corresponding': False, 'raw_author_name': 'Gregory Morse', 'raw_affiliation_strings': ['Department of Programming Languages and Compilers, E\u00f6tv\u00f6s Lor\u00e1nd University, Budapest, Hungary'], 'affiliations': [{'raw_affiliation_string': 'Department of Programming Languages and Compilers, E\u00f6tv\u00f6s Lor\u00e1nd University, Budapest, Hungary', 'institution_ids': ['https://openalex.org/I106118109']}]}, {'author_position': 'middle', 'author': {'id': 'https://openalex.org/A5009713228', 'display_name': 'Tam\u00e1s Kozsik', 'orcid': 'https://orcid.org/0000-0003-4484-9172'}, 'institutions': [{'id': 'https://openalex.org/I106118109', 'display_name': 'E\u00f6tv\u00f6s Lor\u00e1nd University', 'ror': 'https://ror.org/01jsq2704', 'country_code': 'HU', 'type': 'education', 'lineage': ['https://openalex.org/I106118109']}], 'countries': ['HU'], 'is_corresponding': False, 'raw_author_name': 'Tam\u00e1s Kozsik', 'raw_affiliation_strings': ['Department of Programming Languages and Compilers, E\u00f6tv\u00f6s Lor\u00e1nd University, Budapest, Hungary'], 'affiliations': [{'raw_affiliation_string': 'Department of Programming Languages and Compilers, E\u00f6tv\u00f6s Lor\u00e1nd University, Budapest, Hungary', 'institution_ids': ['https://openalex.org/I106118109']}]}, {'author_position': 'last', 'author': {'id': 'https://openalex.org/A5006903663', 'display_name': 'P\u00e9ter Rakyta', 'orcid': 'https://orcid.org/0000-0002-3506-558X'}, 'institutions': [{'id': 'https://openalex.org/I106118109', 'display_name': 'E\u00f6tv\u00f6s Lor\u00e1nd University', 'ror': 'https://ror.org/01jsq2704', 'country_code': 'HU', 'type': 'education', 'lineage': ['https://openalex.org/I106118109']}], 'countries': ['HU'], 'is_corresponding': False, 'raw_author_name': 'P\u00e9ter Rakyta', 'raw_affiliation_strings': ['Department of Physics of Complex Systems, E\u00f6tv\u00f6s Lor\u00e1nd University, Budapest, Hungary'], 'affiliations': [{'raw_affiliation_string': 'Department of Physics of Complex Systems, E\u00f6tv\u00f6s Lor\u00e1nd University, Budapest, Hungary', 'institution_ids': ['https://openalex.org/I106118109']}]}]",
    "countries_distinct_count": 1,
    "institutions_distinct_count": 1,
    "corresponding_author_ids": "[]",
    "corresponding_institution_ids": "[]",
    "apc_list": "{'value': 5000, 'currency': 'EUR', 'value_usd': 5392, 'provenance': 'doaj'}",
    "apc_paid": NaN,
    "fwci": 0.0,
    "has_fulltext": true,
    "fulltext_origin": "pdf",
    "cited_by_count": 0,
    "cited_by_percentile_year": "{'min': 0, 'max': 74}",
    "biblio": "{'volume': None, 'issue': None, 'first_page': '626', 'last_page': '640'}",
    "is_retracted": false,
    "is_paratext": false,
    "primary_topic": "{'id': 'https://openalex.org/T10363', 'display_name': 'Low-Power VLSI Circuit Design and Optimization', 'score': 1.0, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}",
    "topics": "[{'id': 'https://openalex.org/T10363', 'display_name': 'Low-Power VLSI Circuit Design and Optimization', 'score': 1.0, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T11522', 'display_name': 'Design and Optimization of Field-Programmable Gate Arrays and Application-Specific Integrated Circuits', 'score': 0.9998, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T11032', 'display_name': 'Very Large Scale Integration Testing', 'score': 0.9995, 'subfield': {'id': 'https://openalex.org/subfields/1708', 'display_name': 'Hardware and Architecture'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}]",
    "keywords": "[{'id': 'https://openalex.org/keywords/delay-fault-testing', 'display_name': 'Delay Fault Testing', 'score': 0.566121}, {'id': 'https://openalex.org/keywords/fpga', 'display_name': 'FPGA', 'score': 0.557257}, {'id': 'https://openalex.org/keywords/power-optimization', 'display_name': 'Power Optimization', 'score': 0.533143}, {'id': 'https://openalex.org/keywords/low-power-testing', 'display_name': 'Low-Power Testing', 'score': 0.521634}, {'id': 'https://openalex.org/keywords/dynamic-load-balancing', 'display_name': 'Dynamic Load Balancing', 'score': 0.502772}]",
    "concepts": "[{'id': 'https://openalex.org/C42935608', 'wikidata': 'https://www.wikidata.org/wiki/Q190411', 'display_name': 'Field-programmable gate array', 'level': 2, 'score': 0.85475785}, {'id': 'https://openalex.org/C41008148', 'wikidata': 'https://www.wikidata.org/wiki/Q21198', 'display_name': 'Computer science', 'level': 0, 'score': 0.80342394}, {'id': 'https://openalex.org/C2777735758', 'wikidata': 'https://www.wikidata.org/wiki/Q817765', 'display_name': 'Path (computing)', 'level': 2, 'score': 0.65065587}, {'id': 'https://openalex.org/C115874739', 'wikidata': 'https://www.wikidata.org/wiki/Q825377', 'display_name': 'Critical path method', 'level': 2, 'score': 0.502922}, {'id': 'https://openalex.org/C77618280', 'wikidata': 'https://www.wikidata.org/wiki/Q1155772', 'display_name': 'Scheme (mathematics)', 'level': 2, 'score': 0.49634415}, {'id': 'https://openalex.org/C2780813799', 'wikidata': 'https://www.wikidata.org/wiki/Q3274237', 'display_name': 'Zero (linguistics)', 'level': 2, 'score': 0.42158556}, {'id': 'https://openalex.org/C2778755073', 'wikidata': 'https://www.wikidata.org/wiki/Q10858537', 'display_name': 'Scale (ratio)', 'level': 2, 'score': 0.41687408}, {'id': 'https://openalex.org/C173608175', 'wikidata': 'https://www.wikidata.org/wiki/Q232661', 'display_name': 'Parallel computing', 'level': 1, 'score': 0.4024419}, {'id': 'https://openalex.org/C9390403', 'wikidata': 'https://www.wikidata.org/wiki/Q3966', 'display_name': 'Computer hardware', 'level': 1, 'score': 0.35629946}, {'id': 'https://openalex.org/C33923547', 'wikidata': 'https://www.wikidata.org/wiki/Q395', 'display_name': 'Mathematics', 'level': 0, 'score': 0.10367668}, {'id': 'https://openalex.org/C134306372', 'wikidata': 'https://www.wikidata.org/wiki/Q7754', 'display_name': 'Mathematical analysis', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C41895202', 'wikidata': 'https://www.wikidata.org/wiki/Q8162', 'display_name': 'Linguistics', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C138885662', 'wikidata': 'https://www.wikidata.org/wiki/Q5891', 'display_name': 'Philosophy', 'level': 0, 'score': 0.0}, {'id': 'https://openalex.org/C121332964', 'wikidata': 'https://www.wikidata.org/wiki/Q413', 'display_name': 'Physics', 'level': 0, 'score': 0.0}, {'id': 'https://openalex.org/C201995342', 'wikidata': 'https://www.wikidata.org/wiki/Q682496', 'display_name': 'Systems engineering', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C62520636', 'wikidata': 'https://www.wikidata.org/wiki/Q944', 'display_name': 'Quantum mechanics', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C127413603', 'wikidata': 'https://www.wikidata.org/wiki/Q11023', 'display_name': 'Engineering', 'level': 0, 'score': 0.0}, {'id': 'https://openalex.org/C199360897', 'wikidata': 'https://www.wikidata.org/wiki/Q9143', 'display_name': 'Programming language', 'level': 1, 'score': 0.0}]",
    "mesh": "[]",
    "locations_count": 2,
    "locations": "[{'is_oa': False, 'landing_page_url': 'https://doi.org/10.1007/978-3-031-36024-4_48', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S106296714', 'display_name': 'Lecture notes in computer science', 'issn_l': '0302-9743', 'issn': ['0302-9743', '1611-3349'], 'is_oa': False, 'is_in_doaj': False, 'is_core': True, 'host_organization': 'https://openalex.org/P4310319900', 'host_organization_name': 'Springer Science+Business Media', 'host_organization_lineage': ['https://openalex.org/P4310319965', 'https://openalex.org/P4310319900'], 'host_organization_lineage_names': ['Springer Nature', 'Springer Science+Business Media'], 'type': 'book series'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}, {'is_oa': True, 'landing_page_url': 'http://real.mtak.hu/174715/1/978-3-031-36024-4_48.pdf', 'pdf_url': 'http://real.mtak.hu/174715/1/978-3-031-36024-4_48.pdf', 'source': {'id': 'https://openalex.org/S4306400081', 'display_name': \"Repository of the Academy's Library (Library of the Hungarian Academy of Sciences)\", 'issn_l': None, 'issn': None, 'is_oa': True, 'is_in_doaj': False, 'is_core': False, 'host_organization': 'https://openalex.org/I4210140733', 'host_organization_name': 'Library and Information Centre of the Hungarian Academy of Sciences', 'host_organization_lineage': ['https://openalex.org/I4210140733'], 'host_organization_lineage_names': ['Library and Information Centre of the Hungarian Academy of Sciences'], 'type': 'repository'}, 'license': None, 'license_id': None, 'version': 'publishedVersion', 'is_accepted': True, 'is_published': True}]",
    "best_oa_location": "{'is_oa': True, 'landing_page_url': 'http://real.mtak.hu/174715/1/978-3-031-36024-4_48.pdf', 'pdf_url': 'http://real.mtak.hu/174715/1/978-3-031-36024-4_48.pdf', 'source': {'id': 'https://openalex.org/S4306400081', 'display_name': \"Repository of the Academy's Library (Library of the Hungarian Academy of Sciences)\", 'issn_l': None, 'issn': None, 'is_oa': True, 'is_in_doaj': False, 'is_core': False, 'host_organization': 'https://openalex.org/I4210140733', 'host_organization_name': 'Library and Information Centre of the Hungarian Academy of Sciences', 'host_organization_lineage': ['https://openalex.org/I4210140733'], 'host_organization_lineage_names': ['Library and Information Centre of the Hungarian Academy of Sciences'], 'type': 'repository'}, 'license': None, 'license_id': None, 'version': 'publishedVersion', 'is_accepted': True, 'is_published': True}",
    "sustainable_development_goals": "[{'display_name': 'Decent work and economic growth', 'score': 0.41, 'id': 'https://metadata.un.org/sdg/8'}]",
    "grants": "[]",
    "datasets": "[]",
    "versions": "[]",
    "referenced_works_count": 13,
    "referenced_works": "['https://openalex.org/W1990617521', 'https://openalex.org/W2121844931', 'https://openalex.org/W2129589372', 'https://openalex.org/W2292863007', 'https://openalex.org/W2521740029', 'https://openalex.org/W2565237549', 'https://openalex.org/W2581860365', 'https://openalex.org/W2586527831', 'https://openalex.org/W2752065998', 'https://openalex.org/W2800014709', 'https://openalex.org/W3092734870', 'https://openalex.org/W3143008962', 'https://openalex.org/W3191171399']",
    "related_works": "['https://openalex.org/W4312291060', 'https://openalex.org/W4200391368', 'https://openalex.org/W3011443213', 'https://openalex.org/W298517545', 'https://openalex.org/W2365007040', 'https://openalex.org/W2111241003', 'https://openalex.org/W2045633099', 'https://openalex.org/W1970519101', 'https://openalex.org/W1910575119', 'https://openalex.org/W127342102']",
    "abstract_inverted_index": "{'We': [0, 34, 60], 'present': [1, 62], 'an': [2, 132], 'improved': [3], 'efficiency': [4], 'Leading': [5], 'Zero': [6], 'Counter': [7], 'for': [8, 43, 71, 134], 'Xilinx': [9], 'FPGAs': [10], 'which': [11], 'improves': [12], 'the': [13, 18, 24, 38, 69, 140, 146], 'path': [14, 126], 'delay': [15, 127], 'while': [16], 'maintaining': [17], 'resource': [19], 'usage,': [20], 'along': [21], 'with': [22, 54, 95], 'generalizing': [23], 'scheme': [25], 'to': [26, 74, 138, 142, 145], 'variants': [27], 'whose': [28], 'inputs': [29], 'are': [30, 93], 'of': [31, 48, 51, 77, 131], 'any': [32], 'size.': [33], 'also': [35, 41, 61], 'show': [36, 120], 'how': [37], 'Ultrascale': [39], 'architecture': [40], 'allows': [42], 'better': [44], 'Intellectual': [45], 'Property': [46], 'solutions': [47], 'certain': [49], 'forms': [50], 'this': [52], 'circuit': [53, 79], 'its': [55], 'newly': [56], 'introduced': [57], 'logic': [58], 'elements.': [59], 'a': [63, 72, 121], 'detailed': [64], 'framework': [65], 'that': [66, 89], 'could': [67], 'be': [68], 'basis': [70], 'methodology': [73], 'measure': [75], 'results': [76, 119], 'small-scale': [78], 'designs': [80, 137], 'synthesized': [81], 'via': [82], 'high-level': [83], 'synthesis': [84], 'tools.': [85], 'Our': [86], 'result': [87], 'shows': [88], 'very': [90], 'high': [91], 'frequencies': [92], 'achievable': [94], 'our': [96, 116], 'design,': [97], 'especially': [98], 'at': [99], 'sizes': [100], 'where': [101], 'common': [102], 'applications': [103], 'like': [104], 'floating': [105], 'point': [106], 'addition': [107], 'would': [108], 'require': [109], 'them.': [110], 'For': [111], '16,': [112], '32': [113], 'and': [114, 124], '64-bit,': [115], 'real-world': [117], 'build': [118], '6%,': [122], '14%': [123], '19%': [125], 'improvement': [128, 133], 'respectively,': [129], 'enough': [130], 'large': [135], 'scale': [136], 'have': [139], 'possibility': [141], 'operate': [143], 'close': [144], 'maximum': [147], 'FPGA': [148], 'supported': [149], 'frequency.': [150]}",
    "cited_by_api_url": "https://api.openalex.org/works?filter=cites:W4382288657",
    "counts_by_year": "[]",
    "updated_date": "2024-07-28T14:17:01.559080",
    "created_date": "2023-06-28",
    "institution_assertions": NaN,
    "citation_normalized_percentile": NaN
}