# do full-adder.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:08 on Sep 26,2025
# vcom -work work full-adder.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cyclonev_atom_pack
# -- Loading package cyclonev_components
# -- Compiling entity full_adder
# -- Compiling architecture structure of full_adder
# End time: 14:53:08 on Sep 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:08 on Sep 26,2025
# vcom -work work Waveform1.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder_vhd_vec_tst
# -- Compiling architecture full_adder_arch of full_adder_vhd_vec_tst
# End time: 14:53:08 on Sep 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Error (suppressible): (vsim-SDF-3196) Failed to find SDF file "full-adder_vhd.sdo".
# vsim -novopt -c -t 1ps -sdfmax full_adder_vhd_vec_tst/i1=full-adder_vhd.sdo -L cyclonev -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.full_adder_vhd_vec_tst 
# Error loading design
# Errors: 1, Warnings: 0
