cscope 15 $HOME/UFC/disciplinas/QXD0149/lab/pratica_01_3               0000036295
	@inc/clock_module.h

1 #ide
__CLOCK_MODULE_H


2 
	#__CLOCK_MODULE_H


	)

21 
	~<soc_AM335x.h
>

26 
	e_CKM_MODULE_REG
{

28 
	mCKM_PER_L4LS_CLKSTCTRL
 = 0x000,

29 
	mCKM_PER_L3S_CLKSTCTRL
 = 0x004,

30 
	mCKM_PER_L4FW_CLKSTCTRL
 = 0x008,

31 
	mCKM_PER_L3_CLKSTCTRL
 = 0x00C,

32 
	mCKM_PER_CPGMAC0_CLKCTRL
 = 0x014,

33 
	mCKM_PER_LCDC_CLKCTRL
 = 0x018,

34 
	mCKM_PER_USB0_CLKCTRL
 = 0x01C,

35 
	mCKM_PER_TPTC0_CLKCTRL
 = 0x024,

36 
	mCKM_PER_EMIF_CLKCTRL
 = 0x028,

37 
	mCKM_PER_OCMCRAM_CLKCTRL
 = 0x02C,

38 
	mCKM_PER_GPMC_CLKCTRL
 = 0x030,

39 
	mCKM_PER_MCASP0_CLKCTRL
 = 0x034,

40 
	mCKM_PER_UART5_CLKCTRL
 = 0x038,

41 
	mCKM_PER_MMC0_CLKCTRL
 = 0x03C,

42 
	mCKM_PER_ELM_CLKCTRL
 = 0x040,

43 
	mCKM_PER_I2C2_CLKCTRL
 = 0x044,

44 
	mCKM_PER_I2C1_CLKCTRL
 = 0x048,

45 
	mCKM_PER_SPI0_CLKCTRL
 = 0x04C,

46 
	mCKM_PER_SPI1_CLKCTRL
 = 0x050,

47 
	mCKM_PER_L4LS_CLKCTRL
 = 0x060,

48 
	mCKM_PER_L4FW_CLKCTRL
 = 0x064,

49 
	mCKM_PER_MCASP1_CLKCTRL
 = 0x068,

50 
	mCKM_PER_UART1_CLKCTRL
 = 0x06C,

51 
	mCKM_PER_UART2_CLKCTRL
 = 0x070,

52 
	mCKM_PER_UART3_CLKCTRL
 = 0x074,

53 
	mCKM_PER_UART4_CLKCTRL
 = 0x078,

54 
	mCKM_PER_TIMER7_CLKCTRL
 = 0x07C,

55 
	mCKM_PER_TIMER2_CLKCTRL
 = 0x080,

56 
	mCKM_PER_TIMER3_CLKCTRL
 = 0x084,

57 
	mCKM_PER_TIMER4_CLKCTRL
 = 0x088,

58 
	mCKM_PER_GPIO1_CLKCTRL
 = 0x0AC,

59 
	mCKM_PER_GPIO2_CLKCTRL
 = 0x0B0,

60 
	mCKM_PER_GPIO3_CLKCTRL
 = 0x0B4,

61 
	mCKM_PER_TPCC_CLKCTRL
 = 0x0BC,

62 
	mCKM_PER_DCAN0_CLKCTRL
 = 0x0C0,

63 
	mCKM_PER_DCAN1_CLKCTRL
 = 0x0C4,

64 
	mCKM_PER_EPWMSS1_CLKCTRL
 = 0x0CC,

65 
	mCKM_PER_EMIF_FW_CLKCTRL
 = 0x0D0,

66 
	mCKM_PER_EPWMSS0_CLKCTRL
 = 0x0D4,

67 
	mCKM_PER_EPWMSS2_CLKCTRL
 = 0x0D8,

68 
	mCKM_PER_L3_INSTR_CLKCTRL
 = 0x0DC,

69 
	mCKM_PER_L3_CLKCTRL
 = 0x0E0,

70 
	mCKM_PER_IEEE5000_CLKCTRL
 = 0x0E4,

71 
	mCKM_PER_PRU_ICSS_CLKCTRL
 = 0x0E8,

72 
	mCKM_PER_TIMER5_CLKCTRL
 = 0x0EC,

73 
	mCKM_PER_TIMER6_CLKCTRL
 = 0x0F0,

74 
	mCKM_PER_MMC1_CLKCTRL
 = 0x0F4,

75 
	mCKM_PER_MMC2_CLKCTRL
 = 0x0F8,

76 
	mCKM_PER_TPTC1_CLKCTRL
 = 0x0FC,

77 
	mCKM_PER_TPTC2_CLKCTRL
 = 0x100,

78 
	mCKM_PER_SPINLOCK_CLKCTRL
 = 0x10C,

79 
	mCKM_PER_MAILBOX0_CLKCTRL
 = 0x110,

80 
	mCKM_PER_L4HS_CLKSTCTRL
 = 0x11C,

81 
	mCKM_PER_L4HS_CLKCTRL
 = 0x120,

82 
	mCKM_PER_OCPWP_L3_CLKSTCTRL
 = 0x12C,

83 
	mCKM_PER_OCPWP_CLKCTRL
 = 0x130,

84 
	mCKM_PER_PRU_ICSS_CLKSTCTRL
 = 0x140,

85 
	mCKM_PER_CPSW_CLKSTCTRL
 = 0x144,

86 
	mCKM_PER_LCDC_CLKSTCTRL
 = 0x148,

87 
	mCKM_PER_CLKDIV32K_CLKCTRL
 = 0x14C,

88 
	mCKM_PER_CLK_24MHZ_CLKSTCTRL
 = 0x150,

90 
	mCKM_WKUP_CLKSTCTRL
 = 0x00,

91 
	mCKM_WKUP_CONTROL_CLKCTRL
 = 0x04,

92 
	mCKM_WKUP_GPIO0_CLKCTRL
 = 0x08,

93 
	mCKM_WKUP_L4WKUP_CLKCTRL
 = 0x0C,

94 
	mCKM_WKUP_TIMER0_CLKCTRL
 = 0x10,

95 
	mCKM_WKUP_DEBUGSS_CLKCTRL
 = 0x14,

96 
	mCKM_L3_AON_CLKSTCTRL
 = 0x18,

97 
	mCKM_AUTOIDLE_DPLL_MPU
 = 0x1C,

98 
	mCKM_IDLEST_DPLL_MPU
 = 0x20,

99 
	mCKM_SSC_DELTAMSTEP_DPLL_MPU
 = 0x24,

100 
	mCKM_SSC_MODFREQDIV_DPLL_MPU
 = 0x28,

101 
	mCKM_CLKSEL_DPLL_MPU
 = 0x2C,

102 
	mCKM_AUTOIDLE_DPLL_DDR
 = 0x30,

103 
	mCKM_IDLEST_DPLL_DDR
 = 0x34,

104 
	mCKM_SSC_DELTAMSTEP_DPLL_DDR
 = 0x38,

105 
	mCKM_SSC_MODFREQDIV_DPLL_DDR
 = 0x3C,

106 
	mCKM_CLKSEL_DPLL_DDR
 = 0x40,

107 
	mCKM_AUTOIDLE_DPLL_DISP
 = 0x44,

108 
	mCKM_IDLEST_DPLL_DISP
 = 0x48,

109 
	mCKM_SSC_DELTAMSTEP_DPLL_DISP
 = 0x4C,

110 
	mCKM_SSC_MODFREQDIV_DPLL_DISP
 = 0x50,

111 
	mCKM_CLKSEL_DPLL_DISP
 = 0x54,

112 
	mCKM_AUTOIDLE_DPLL_CORE
 = 0x58,

113 
	mCKM_IDLEST_DPLL_CORE
 = 0x5C,

114 
	mCKM_SSC_DELTAMSTEP_DPLL_CORE
 = 0x60,

115 
	mCKM_SSC_MODFREQDIV_DPLL_CORE
 = 0x64,

116 
	mCKM_CLKSEL_DPLL_CORE
 = 0x68,

117 
	mCKM_AUTOIDLE_DPLL_PER
 = 0x6C,

118 
	mCKM_IDLEST_DPLL_PER
 = 0x70,

119 
	mCKM_SSC_DELTAMSTEP_DPLL_PER
 = 0x74,

120 
	mCKM_SSC_MODFREQDIV_DPLL_PER
 = 0x78,

121 
	mCKM_CLKDCOLDO_DPLL_PER
 = 0x7C,

122 
	mCKM_DIV_M4_DPLL_CORE
 = 0x80,

123 
	mCKM_DIV_M5_DPLL_CORE
 = 0x84,

124 
	mCKM_CLKMODE_DPLL_MPU
 = 0x88,

125 
	mCKM_CLKMODE_DPLL_PER
 = 0x8C,

126 
	mCKM_CLKMODE_DPLL_CORE
 = 0x90,

127 
	mCKM_CLKMODE_DPLL_DDR
 = 0x94,

128 
	mCKM_CLKMODE_DPLL_DISP
 = 0x98,

129 
	mCKM_CLKSEL_DPLL_PERIPH
 = 0x9C,

130 
	mCKM_DIV_M2_DPLL_DDR
 = 0xA0,

131 
	mCKM_DIV_M2_DPLL_DISP
 = 0xA4,

132 
	mCKM_DIV_M2_DPLL_MPU
 = 0xA8,

133 
	mCKM_DIV_M2_DPLL_PER
 = 0xAC,

134 
	mCKM_WKUP_WKUP_M3_CLKCTRL
 = 0xB0,

135 
	mCKM_WKUP_UART0_CLKCTRL
 = 0xB4,

136 
	mCKM_WKUP_I2C0_CLKCTRL
 = 0xB8,

137 
	mCKM_WKUP_ADC_TSC_CLKCTRL
 = 0xBC,

138 
	mCKM_WKUP_SMARTREFLEX0_CLKCTRL
 = 0xC0,

139 
	mCKM_WKUP_TIMER1_CLKCTRL
 = 0xC4,

140 
	mCKM_WKUP_SMARTREFLEX1_CLKCTRL
 = 0xC8,

141 
	mCKM_L4_WKUP_AON_CLKSTCTRL
 = 0xCC,

142 
	mCKM_WKUP_WDT1_CLKCTRL
 = 0xD4,

143 
	mCKM_DIV_M6_DPLL_CORE
 = 0xD8

144 }
	tCKM_MODULE_REG
;

149 
	e_CKM_MODULE
{

150 
	mCKM_PER
 = 
SOC_CM_PER_REGS
,

151 
	mCKM_WKUP
 = 
SOC_CM_WKUP_REGS
,

152 
	mCKM_DPLL
 = 
SOC_CM_DPLL_REGS
,

153 
	mCKM_MPU
 = 
SOC_CM_MPU_REGS
,

154 
	mCKM_DEVICE
 = 
SOC_CM_DEVICE_REGS
,

155 
	mCKM_RTC
 = 
SOC_CM_RTC_REGS
,

156 
	mCKM_GFX
 = 
SOC_CM_GFX_REGS
,

157 
	mCKM_CEFUSE
 = 
SOC_CM_CEFUSE_REGS


158 }
	tCKM_MODULE
;

165 
ckmSCLKModuRegi
(
CKM_MODULE
 
ba
, 
CKM_MODULE_REG
 
offt
, 
vue
);

166 
ckmGCLKModuRegi
(
CKM_MODULE
 
ba
, 
CKM_MODULE_REG
 
offt
);

	@inc/control_module.h

1 #ide
__CONTROL_MODULE_H


2 
	#__CONTROL_MODULE_H


	)

25 
	mCM_cڌ_visi
 = 0x0000,

26 
	mCM_cڌ_hwfo
 = 0x0004,

27 
	mCM_cڌ_syscfig
 = 0x0010,

28 
	mCM_cڌ_us
 = 0x0040,

29 
	mCM_cڌ_emif_sdm_cfig
 = 0x0110,

30 
	mCM_c܋x_vbbldo_
 = 0x041C,

31 
	mCM_ce_do_
 = 0x0428,

32 
	mCM_mpu_do_
 = 0x042C,

33 
	mCM_k32kdivtio_
 = 0x0444,

34 
	mCM_bdg_
 = 0x0448,

35 
	mCM_bdg_im
 = 0x044C,

36 
	mCM_l_kpulow_
 = 0x0458,

37 
	mCM_mosc_
 = 0x0468,

38 
	mCM_dpp_
 = 0x0470,

39 
	mCM_dl_pwr_sw_us
 = 0x050C,

40 
	mCM_devi_id
 = 0x0600,

41 
	mCM_dev_u
 = 0x0604,

42 
	mCM__iܙy_0
 = 0x0608,

43 
	mCM__iܙy_1
 = 0x060C,

44 
	mCM_mmu_cfg
 = 0x0610,

45 
	mCM_tc_cfg
 = 0x0614,

46 
	mCM_usb_0
 = 0x0620,

47 
	mCM_usb_s0
 = 0x0624,

48 
	mCM_usb_1
 = 0x0628,

49 
	mCM_usb_s1
 = 0x062C,

50 
	mCM_mac_id0_lo
 = 0x0630,

51 
	mCM_mac_id0_hi
 = 0x0634,

52 
	mCM_mac_id1_lo
 = 0x0638,

53 
	mCM_mac_id1_hi
 = 0x063C,

54 
	mCM_dn_m
 = 0x0644,

55 
	mCM_usb_wkup_
 = 0x0648,

56 
	mCM_gmii_l
 = 0x0650,

57 
	mCM_pwmss_
 = 0x0664,

58 
	mCM_mqio_0
 = 0x0670,

59 
	mCM_mqio_1
 = 0x0674,

60 
	mCM_hw_evt_l_g1
 = 0x0690,

61 
	mCM_hw_evt_l_g2
 = 0x0694,

62 
	mCM_hw_evt_l_g3
 = 0x0698,

63 
	mCM_hw_evt_l_g4
 = 0x069C,

64 
	mCM_sm_
 = 0x06A0,

65 
	mCM_mpuss_hw_debug_l
 = 0x06A4,

66 
	mCM_mpuss_hw_dbg_fo
 = 0x06A8,

67 
	mCM_vdd_mpu_p_050
 = 0x0770,

68 
	mCM_vdd_mpu_p_100
 = 0x0774,

69 
	mCM_vdd_mpu_p_120
 = 0x0778,

70 
	mCM_vdd_mpu_p_turbo
 = 0x077C,

71 
	mCM_vdd_ce_p_050
 = 0x07B8,

72 
	mCM_vdd_ce_p_100
 = 0x07BC,

73 
	mCM_bb_s
 = 0x07D0,

74 
	mCM_usb_vid_pid
 = 0x07F4,

75 
	mCM_efu_sma
 = 0x07FC,

76 
	mCM_cf_gpmc_ad0
 = 0x0800,

77 
	mCM_cf_gpmc_ad1
 = 0x0804,

78 
	mCM_cf_gpmc_ad2
 = 0x0808,

79 
	mCM_cf_gpmc_ad3
 = 0x080C,

80 
	mCM_cf_gpmc_ad4
 = 0x0810,

81 
	mCM_cf_gpmc_ad5
 = 0x0814,

82 
	mCM_cf_gpmc_ad6
 = 0x0818,

83 
	mCM_cf_gpmc_ad7
 = 0x081C,

84 
	mCM_cf_gpmc_ad8
 = 0x0820,

85 
	mCM_cf_gpmc_ad9
 = 0x0824,

86 
	mCM_cf_gpmc_ad10
 = 0x0828,

87 
	mCM_cf_gpmc_ad11
 = 0x082C,

88 
	mCM_cf_gpmc_ad12
 = 0x0830,

89 
	mCM_cf_gpmc_ad13
 = 0x0834,

90 
	mCM_cf_gpmc_ad14
 = 0x0838,

91 
	mCM_cf_gpmc_ad15
 = 0x083C,

92 
	mCM_cf_gpmc_a0
 = 0x0840,

93 
	mCM_cf_gpmc_a1
 = 0x0844,

94 
	mCM_cf_gpmc_a2
 = 0x0848,

95 
	mCM_cf_gpmc_a3
 = 0x084C,

96 
	mCM_cf_gpmc_a4
 = 0x0850,

97 
	mCM_cf_gpmc_a5
 = 0x0854,

98 
	mCM_cf_gpmc_a6
 = 0x0858,

99 
	mCM_cf_gpmc_a7
 = 0x085C,

100 
	mCM_cf_gpmc_a8
 = 0x0860,

101 
	mCM_cf_gpmc_a9
 = 0x0864,

102 
	mCM_cf_gpmc_a10
 = 0x0868,

103 
	mCM_cf_gpmc_a11
 = 0x086C,

104 
	mCM_cf_gpmc_wa0
 = 0x0870,

105 
	mCM_cf_gpmc_w
 = 0x0874,

106 
	mCM_cf_gpmc_b1
 = 0x0878,

107 
	mCM_cf_gpmc_c0
 = 0x087C,

108 
	mCM_cf_gpmc_c1
 = 0x0880,

109 
	mCM_cf_gpmc_c2
 = 0x0884,

110 
	mCM_cf_gpmc_c3
 = 0x0888,

111 
	mCM_cf_gpmc_k
 = 0x088C,

112 
	mCM_cf_gpmc_advn_e
 = 0x0890,

113 
	mCM_cf_gpmc_n_n
 = 0x0894,

114 
	mCM_cf_gpmc_w
 = 0x0898,

115 
	mCM_cf_gpmc_b0_e
 = 0x089C,

116 
	mCM_cf_lcd_da0
 = 0x08A0,

117 
	mCM_cf_lcd_da1
 = 0x08A4,

118 
	mCM_cf_lcd_da2
 = 0x08A8,

119 
	mCM_cf_lcd_da3
 = 0x08AC,

120 
	mCM_cf_lcd_da4
 = 0x08B0,

121 
	mCM_cf_lcd_da5
 = 0x08B4,

122 
	mCM_cf_lcd_da6
 = 0x08B8,

123 
	mCM_cf_lcd_da7
 = 0x08BC,

124 
	mCM_cf_lcd_da8
 = 0x08C0,

125 
	mCM_cf_lcd_da9
 = 0x08C4,

126 
	mCM_cf_lcd_da10
 = 0x08C8,

127 
	mCM_cf_lcd_da11
 = 0x08CC,

128 
	mCM_cf_lcd_da12
 = 0x08D0,

129 
	mCM_cf_lcd_da13
 = 0x08D4,

130 
	mCM_cf_lcd_da14
 = 0x08D8,

131 
	mCM_cf_lcd_da15
 = 0x08DC,

132 
	mCM_cf_lcd_vsync
 = 0x08E0,

133 
	mCM_cf_lcd_hsync
 = 0x08E4,

134 
	mCM_cf_lcd_pk
 = 0x08E8,

135 
	mCM_cf_lcd_ac_bs_
 = 0x08EC,

136 
	mCM_cf_mmc0_d3
 = 0x08F0,

137 
	mCM_cf_mmc0_d2
 = 0x08F4,

138 
	mCM_cf_mmc0_d1
 = 0x08F8,

139 
	mCM_cf_mmc0_d0
 = 0x08FC,

140 
	mCM_cf_mmc0_k
 = 0x0900,

141 
	mCM_cf_mmc0_cmd
 = 0x0904,

142 
	mCM_cf_mii1_c
 = 0x0908,

143 
	mCM_cf_mii1_s
 = 0x090C,

144 
	mCM_cf_mii1_rx_
 = 0x0910,

145 
	mCM_cf_mii1_tx_
 = 0x0914,

146 
	mCM_cf_mii1_rx_dv
 = 0x0918,

147 
	mCM_cf_mii1_txd3
 = 0x091C,

148 
	mCM_cf_mii1_txd2
 = 0x0920,

149 
	mCM_cf_mii1_txd1
 = 0x0924,

150 
	mCM_cf_mii1_txd0
 = 0x0928,

151 
	mCM_cf_mii1_tx_k
 = 0x092C,

152 
	mCM_cf_mii1_rx_k
 = 0x0930,

153 
	mCM_cf_mii1_rxd3
 = 0x0934,

154 
	mCM_cf_mii1_rxd2
 = 0x0938,

155 
	mCM_cf_mii1_rxd1
 = 0x093C,

156 
	mCM_cf_mii1_rxd0
 = 0x0940,

157 
	mCM_cf_rmii1_f_k
 = 0x0944,

158 
	mCM_cf_mdio
 = 0x0948,

159 
	mCM_cf_mdc
 = 0x094C,

160 
	mCM_cf_i0_sk
 = 0x0950,

161 
	mCM_cf_i0_d0
 = 0x0954,

162 
	mCM_cf_i0_d1
 = 0x0958,

163 
	mCM_cf_i0_cs0
 = 0x095C,

164 
	mCM_cf_i0_cs1
 = 0x0960,

165 
	mCM_cf_ep0__pwm0_out
 = 0x0964,

166 
	mCM_cf_ut0_
 = 0x0968,

167 
	mCM_cf_ut0_
 = 0x096C,

168 
	mCM_cf_ut0_rxd
 = 0x0970,

169 
	mCM_cf_ut0_txd
 = 0x0974,

170 
	mCM_cf_ut1_
 = 0x0978,

171 
	mCM_cf_ut1_
 = 0x097C,

172 
	mCM_cf_ut1_rxd
 = 0x0980,

173 
	mCM_cf_ut1_txd
 = 0x0984,

174 
	mCM_cf_i2c0_sda
 = 0x0988,

175 
	mCM_cf_i2c0_s
 = 0x098C,

176 
	mCM_cf_m0_akx
 = 0x0990,

177 
	mCM_cf_m0_fsx
 = 0x0994,

178 
	mCM_cf_m0_axr0
 = 0x0998,

179 
	mCM_cf_m0_ahkr
 = 0x099C,

180 
	mCM_cf_m0_akr
 = 0x09A0,

181 
	mCM_cf_m0_f
 = 0x09A4,

182 
	mCM_cf_m0_axr1
 = 0x09A8,

183 
	mCM_cf_m0_ahkx
 = 0x09AC,

184 
	mCM_cf_xdma_evt_0
 = 0x09B0,

185 
	mCM_cf_xdma_evt_1
 = 0x09B4,

186 
	mCM_cf_wmrn
 = 0x09B8,

187 
	mCM_cf_mi
 = 0x09C0,

188 
	mCM_cf_tms
 = 0x09D0,

189 
	mCM_cf_tdi
 = 0x09D4,

190 
	mCM_cf_tdo
 = 0x09D8,

191 
	mCM_cf_tck
 = 0x09DC,

192 
	mCM_cf_n
 = 0x09E0,

193 
	mCM_cf_emu0
 = 0x09E4,

194 
	mCM_cf_emu1
 = 0x09E8,

195 
	mCM_cf_c_pwrrn
 = 0x09F8,

196 
	mCM_cf_pmic_pow_
 = 0x09FC,

197 
	mCM_cf_ext_wakeup
 = 0x0A00,

198 
	mCM_cf_c_kdo_n
 = 0x0A04,

199 
	mCM_cf_usb0_drvvbus
 = 0x0A1C,

200 
	mCM_cf_usb1_drvvbus
 = 0x0A34,

201 
	mCM_cqde_us
 = 0x0E00,

202 
	mCM_ddr_io_
 = 0x0E04,

203 
	mCM_v_
 = 0x0E0C,

204 
	mCM_vf_
 = 0x0E14,

205 
	mCM_cc_evt_mux_0_3
 = 0x0F90,

206 
	mCM_cc_evt_mux_4_7
 = 0x0F94,

207 
	mCM_cc_evt_mux_8_11
 = 0x0F98,

208 
	mCM_cc_evt_mux_12_15
 = 0x0F9C,

209 
	mCM_cc_evt_mux_16_19
 = 0x0FA0,

210 
	mCM_cc_evt_mux_20_23
 = 0x0FA4,

211 
	mCM_cc_evt_mux_24_27
 = 0x0FA8,

212 
	mCM_cc_evt_mux_28_31
 = 0x0FAC,

213 
	mCM_cc_evt_mux_32_35
 = 0x0FB0,

214 
	mCM_cc_evt_mux_36_39
 = 0x0FB4,

215 
	mCM_cc_evt_mux_40_43
 = 0x0FB8,

216 
	mCM_cc_evt_mux_44_47
 = 0x0FBC,

217 
	mCM_cc_evt_mux_48_51
 = 0x0FC0,

218 
	mCM_cc_evt_mux_52_55
 = 0x0FC4,

219 
	mCM_cc_evt_mux_56_59
 = 0x0FC8,

220 
	mCM_cc_evt_mux_60_63
 = 0x0FCC,

221 
	mCM_tim_evt_
 = 0x0FD0,

222 
	mCM_ep_evt_
 = 0x0FD4,

223 
	mCM_adc_evt_
 = 0x0FD8,

224 
	mCM_t_iso
 = 0x1000,

225 
	mCM_dl_pwr_sw_
 = 0x1318,

226 
	mCM_ddr_cke_
 = 0x131C,

227 
	mCM_sma2
 = 0x1320,

228 
	mCM_m3_txev_eoi
 = 0x1324,

229 
	mCM_c_msg_g0
 = 0x1328,

230 
	mCM_c_msg_g1
 = 0x132C,

231 
	mCM_c_msg_g2
 = 0x1330,

232 
	mCM_c_msg_g3
 = 0x1334,

233 
	mCM_c_msg_g4
 = 0x1338,

234 
	mCM_c_msg_g5
 = 0x133C,

235 
	mCM_c_msg_g6
 = 0x1340,

236 
	mCM_c_msg_g7
 = 0x1344,

237 
	mCM_ddr_cmd0_io
 = 0x1404,

238 
	mCM_ddr_cmd1_io
 = 0x1408,

239 
	mCM_ddr_cmd2_io
 = 0x140C,

240 
	mCM_ddr_da0_io
 = 0x1440,

241 
	mCM_ddr_da1_io
 = 0x1444

242 }
	tCONTROL_MODULE
;

247 
cmSClModu
(
CONTROL_MODULE
 
offt
, 
vue
);

248 
cmGClModu
(
CONTROL_MODULE
 
offt
);

	@inc/gpio.h

1 #ide
GPIO_H_


2 
	#GPIO_H_


	)

22 
	~"ock_modu.h
"

23 
	~"cڌ_modu.h
"

24 
	~"d.h
"

25 
	~"soc_AM335x.h
"

26 
	~"hw_tys.h
"

28 
	#GPIO_REVISION
 0x000

	)

29 
	#GPIO_SYSCONFIG
 0x010

	)

30 
	#GPIO_EOI
 0x020

	)

31 
	#GPIO_IRQSTATUS_RAW_0
 0x024

	)

32 
	#GPIO_IRQSTATUS_RAW_1
 0x028

	)

33 
	#GPIO_IRQSTATUS_0
 0x02C

	)

34 
	#GPIO_IRQSTATUS_1
 0x030

	)

35 
	#GPIO_IRQSTATUS_SET_0
 0x034

	)

36 
	#GPIO_IRQSTATUS_SET_1
 0x038

	)

37 
	#GPIO_IRQSTATUS_CLR_0
 0x03C

	)

38 
	#GPIO_IRQSTATUS_CLR_1
 0x040

	)

39 
	#GPIO_IRQWAKEN_0
 0x044

	)

40 
	#GPIO_IRQWAKEN_1
 0x048

	)

41 
	#GPIO_SYSSTATUS
 0x114

	)

42 
	#GPIO_CTRL
 0x130

	)

43 
	#GPIO_OE
 0x134

	)

44 
	#GPIO_DATAIN
 0x138

	)

45 
	#GPIO_DATAOUT
 0x13C

	)

46 
	#GPIO_LEVELDETECT0
 0x140

	)

47 
	#GPIO_LEVELDETECT1
 0x144

	)

48 
	#GPIO_RISINGDETECT
 0x148

	)

49 
	#GPIO_FALLINGDETECT
 0x14C

	)

50 
	#GPIO_DEBOUNCENABLE
 0x150

	)

51 
	#GPIO_DEBOUNCINGTIME
 0x154

	)

52 
	#GPIO_CLEARDATAOUT
 0x190

	)

53 
	#GPIO_SETDATAOUT
 0x194

	)

60 
	tucPNumb
;

65 
	e_pLev
{

66 
	mLOW
,

67 
	mHIGH


68 }
	tpLev
;

70 
	e_gpioPt
{

71 
	mGPIO0
,

72 
	mGPIO1
,

73 
	mGPIO2
,

74 
	mGPIO3


75 }
	tgpioPt
;

77 
	e_pDei
{

78 
	mOUTPUT
,

79 
	mINPUT


80 }
	tpDei
;

87 
gpioInModu
(
gpioPt
 );

88 
gpioInP
(
gpioPt
 ,
ucPNumb
 );

89 
gpioSDei
(
gpioPt
 ,
ucPNumb
 ,
pDei
 );

90 
gpioGDei
(
ucPNumb
 ,ucPinNumber );

91 
gpioSPVue
(
gpioPt
 ,
ucPNumb
 ,
pLev
 );

92 
gpioGPVue
(
gpioPt
 ,
ucPNumb
 );

	@inc/hw_types.h

42 #ide
_HW_TYPES_H_


43 
	#_HW_TYPES_H_


	)

50 
	ttBoޗn
;

53 
	mue
 = 1,

54 
	ml
 = 0

55 }
	tbo
;

57 #ide
NULL


58 
	#NULL
 ((*0)

	)

66 
	#HWREG
(
x
) \

67 (*((vީ*)(
x
)))

	)

68 
	#HWREGH
(
x
) \

69 (*((vީ*)(
x
)))

	)

70 
	#HWREGB
(
x
) \

71 (*((vީ*)(
x
)))

	)

72 
	#HWREGBITW
(
x
, 
b
) \

73 
	`HWREG
((()(
x
) & 0xF0000000) | 0x02000000 | \

74 ((()(
x
& 0x000FFFFF<< 5| ((
b
<< 2))

	)

75 
	#HWREGBITH
(
x
, 
b
) \

76 
	`HWREGH
((()(
x
) & 0xF0000000) | 0x02000000 | \

77 ((()(
x
& 0x000FFFFF<< 5| ((
b
<< 2))

	)

78 
	#HWREGBITB
(
x
, 
b
) \

79 
	`HWREGB
((()(
x
) & 0xF0000000) | 0x02000000 | \

80 ((()(
x
& 0x000FFFFF<< 5| ((
b
<< 2))

	)

82 
	#TRUE
 1

	)

83 
	#FALSE
 0

	)

	@inc/pad.h

1 #ide
__PAD_H


2 
	#__PAD_H


	)

23 
	~"cڌ_modu.h
"

29 
	mMODE_0
 = 0,

30 
	mMODE_1
 = 1,

31 
	mMODE_2
 = 2,

32 
	mMODE_3
 = 3,

33 
	mMODE_4
 = 4,

34 
	mMODE_5
 = 5,

35 
	mMODE_6
 = 6,

36 
	mMODE_7
 = 7

38 }
	tpmode_t
;

43 
dSMode
(
CONTROL_MODULE
 
offt
, 
pmode_t
 
mode
);

44 
pmode_t
 
dGMode
(
CONTROL_MODULE
 
offt
);

	@inc/soc_AM335x.h

44 #ide
_SOC_AM33XX_H_


45 
	#_SOC_AM33XX_H_


	)

47 #ifde
__lulus


52 
	#SOC_CACHELINE_SIZE_MAX
 (64)

	)

55 
	#SOC_AINTC_REGS
 (0x48200000)

	)

58 
	#SOC_UART_0_REGS
 (0x44E09000)

	)

59 
	#SOC_UART_1_REGS
 (0x48022000)

	)

60 
	#SOC_UART_2_REGS
 (0x48024000)

	)

61 
	#SOC_UART_3_REGS
 (0x481A6000)

	)

62 
	#SOC_UART_4_REGS
 (0x481A8000)

	)

63 
	#SOC_UART_5_REGS
 (0x481AA000)

	)

66 
	#SOC_USB_0_BASE
 (0x47401400)

	)

67 
	#SOC_USB_1_BASE
 (0x47401C00)

	)

69 
	#SOC_SPI_0_REGS
 (0x48030000)

	)

70 
	#SOC_SPI_1_REGS
 (0x481A0000)

	)

73 
	#SOC_GPIO_0_REGS
 (0x44E07000)

	)

74 
	#SOC_GPIO_1_REGS
 (0x4804C000)

	)

75 
	#SOC_GPIO_2_REGS
 (0x481AC000)

	)

76 
	#SOC_GPIO_3_REGS
 (0x481AE000)

	)

79 
	#SOC_DMTIMER_0_REGS
 (0x44E05000)

	)

80 
	#SOC_DMTIMER_1_REGS
 (0x44E31000)

	)

81 
	#SOC_DMTIMER_2_REGS
 (0x48040000)

	)

82 
	#SOC_DMTIMER_3_REGS
 (0x48042000)

	)

83 
	#SOC_DMTIMER_4_REGS
 (0x48044000)

	)

84 
	#SOC_DMTIMER_5_REGS
 (0x48046000)

	)

85 
	#SOC_DMTIMER_6_REGS
 (0x48048000)

	)

86 
	#SOC_DMTIMER_7_REGS
 (0x4804A000)

	)

89 
	#SOC_MMCHS_0_REGS
 (0x48060000)

	)

90 
	#SOC_MMCHS_1_REGS
 (0x481D8000)

	)

91 
	#SOC_MMCHS_2_REGS
 (0x47810000)

	)

94 
	#SOC_GPMC_0_REGS
 (0x50000000)

	)

97 
	#SOC_ELM_0_REGS
 (0x48080000)

	)

100 
	#SOC_I2C_0_REGS
 (0x44E0B000)

	)

101 
	#SOC_I2C_1_REGS
 (0x4802A000)

	)

102 
	#SOC_I2C_2_REGS
 (0x4819C000)

	)

105 
	#SOC_WDT_0_REGS
 (0x44E33000)

	)

106 
	#SOC_WDT_1_REGS
 (0x44E35000)

	)

109 
	#SOC_CPSW_SS_REGS
 (0x4A100000)

	)

110 
	#SOC_CPSW_MDIO_REGS
 (0x4A101000)

	)

111 
	#SOC_CPSW_WR_REGS
 (0x4A101200)

	)

112 
	#SOC_CPSW_CPDMA_REGS
 (0x4A100800)

	)

113 
	#SOC_CPSW_ALE_REGS
 (0x4A100D00)

	)

114 
	#SOC_CPSW_STAT_REGS
 (0x4A100900)

	)

115 
	#SOC_CPSW_PORT_0_REGS
 (0x4A100100)

	)

116 
	#SOC_CPSW_PORT_1_REGS
 (0x4A100200)

	)

117 
	#SOC_CPSW_SLIVER_1_REGS
 (0x4A100D80)

	)

118 
	#SOC_CPSW_PORT_2_REGS
 (0x4A100300)

	)

119 
	#SOC_CPSW_SLIVER_2_REGS
 (0x4A100DC0)

	)

120 
	#SOC_CPSW_CPPI_RAM_REGS
 (0x4A102000)

	)

123 
	#SOC_MCASP_0_CTRL_REGS
 (0x48038000)

	)

124 
	#SOC_MCASP_0_FIFO_REGS
 (
SOC_MCASP_0_CTRL_REGS
 + 0x1000)

	)

125 
	#SOC_MCASP_0_DATA_REGS
 (0x46000000)

	)

126 
	#SOC_MCASP_1_CTRL_REGS
 (0x4803C000)

	)

127 
	#SOC_MCASP_1_FIFO_REGS
 (
SOC_MCASP_1_CTRL_REGS
 + 0x1000)

	)

128 
	#SOC_MCASP_1_DATA_REGS
 (0x46400000)

	)

131 
	#SOC_EMIF_0_REGS
 (0x4C000000)

	)

134 
	#SOC_RTC_0_REGS
 (0x44E3E000)

	)

137 
	#SOC_PRCM_REGS
 (0x44E00000)

	)

138 
	#SOC_CM_PER_REGS
 (
SOC_PRCM_REGS
 + 0)

	)

139 
	#SOC_CM_WKUP_REGS
 (
SOC_PRCM_REGS
 + 0x400)

	)

140 
	#SOC_CM_DPLL_REGS
 (
SOC_PRCM_REGS
 + 0x500)

	)

141 
	#SOC_CM_MPU_REGS
 (
SOC_PRCM_REGS
 + 0x600)

	)

142 
	#SOC_CM_DEVICE_REGS
 (
SOC_PRCM_REGS
 + 0x700)

	)

143 
	#SOC_CM_RTC_REGS
 (
SOC_PRCM_REGS
 + 0x800)

	)

144 
	#SOC_CM_GFX_REGS
 (
SOC_PRCM_REGS
 + 0x900)

	)

145 
	#SOC_CM_CEFUSE_REGS
 (
SOC_PRCM_REGS
 + 0xA00)

	)

146 
	#SOC_OCP_SOCKET_RAM_REGS
 (
SOC_PRCM_REGS
 + 0xB00)

	)

147 
	#SOC_PRM_PER_REGS
 (
SOC_PRCM_REGS
 + 0xC00)

	)

148 
	#SOC_PRM_WKUP_REGS
 (
SOC_PRCM_REGS
 + 0xD00)

	)

149 
	#SOC_PRM_MPU_REGS
 (
SOC_PRCM_REGS
 + 0xE00)

	)

150 
	#SOC_PRM_DEVICE_REGS
 (
SOC_PRCM_REGS
 + 0xF00)

	)

151 
	#SOC_PRM_RTC_REGS
 (
SOC_PRCM_REGS
 + 0x1000)

	)

152 
	#SOC_PRM_GFX_REGS
 (
SOC_PRCM_REGS
 + 0x1100)

	)

153 
	#SOC_PRM_CEFUSE_REGS
 (
SOC_PRCM_REGS
 + 0x1200)

	)

156 
	#SOC_CONTROL_REGS
 (0x44E10000)

	)

160 
	#SOC_EDMA30CC_0_REGS
 (0x49000000)

	)

163 
	#SOC_DCAN_0_REGS
 (0x481CC000)

	)

164 
	#SOC_DCAN_1_REGS
 (0x481D0000)

	)

170 
	#TPCC_MUX
(
n
0xF90 + (* 4)

	)

173 
	#SOC_LCDC_0_REGS
 0x4830E000

	)

175 
	#SOC_ADC_TSC_0_REGS
 0x44E0D000

	)

179 
	#SOC_PWMSS0_REGS
 (0x48300000)

	)

180 
	#SOC_PWMSS1_REGS
 (0x48302000)

	)

181 
	#SOC_PWMSS2_REGS
 (0x48304000)

	)

183 
	#SOC_ECAP_REGS
 (0x00000100)

	)

184 
	#SOC_EQEP_REGS
 (0x00000180)

	)

185 
	#SOC_EPWM_REGS
 (0x00000200)

	)

187 
	#SOC_ECAP_0_REGS
 (
SOC_PWMSS0_REGS
 + 
SOC_ECAP_REGS
)

	)

188 
	#SOC_ECAP_1_REGS
 (
SOC_PWMSS1_REGS
 + 
SOC_ECAP_REGS
)

	)

189 
	#SOC_ECAP_2_REGS
 (
SOC_PWMSS2_REGS
 + 
SOC_ECAP_REGS
)

	)

191 
	#SOC_EQEP_0_REGS
 (
SOC_PWMSS0_REGS
 + 
SOC_EQEP_REGS
)

	)

192 
	#SOC_EQEP_1_REGS
 (
SOC_PWMSS1_REGS
 + 
SOC_EQEP_REGS
)

	)

193 
	#SOC_EQEP_2_REGS
 (
SOC_PWMSS2_REGS
 + 
SOC_EQEP_REGS
)

	)

195 
	#SOC_EPWM_0_REGS
 (
SOC_PWMSS0_REGS
 + 
SOC_EPWM_REGS
)

	)

196 
	#SOC_EPWM_1_REGS
 (
SOC_PWMSS1_REGS
 + 
SOC_EPWM_REGS
)

	)

197 
	#SOC_EPWM_2_REGS
 (
SOC_PWMSS2_REGS
 + 
SOC_EPWM_REGS
)

	)

200 
	#SOC_EPWM_MODULE_FREQ
 100

	)

202 #ifde
__lulus


	@inc/uart.h

1 #ide
UART_H_


2 
	#UART_H_


	)

22 
	~"hw_tys.h
"

23 
	~"soc_AM335x.h
"

24 
	~"gpio.h
"

25 
	~"d.h
"

26 
	~"cڌ_modu.h
"

27 
	~"ock_modu.h
"

29 
	#UARTx_OP_R_RHR
 0x0

	)

30 
	#UARTx_OP_R_IER
 0x4

	)

31 
	#UARTx_OP_R_IIR
 0x8

	)

32 
	#UARTx_OP_R_LCR
 0xC

	)

33 
	#UARTx_OP_R_MCR
 0x10

	)

34 
	#UARTx_OP_R_LSR
 0x14

	)

35 
	#UARTx_OP_R_MSRTCR
 0x18

	)

36 
	#UARTx_OP_R_SPRTLR
 0x1C

	)

37 
	#UARTx_OP_R_MDR1
 0x20

	)

38 
	#UARTx_OP_R_MDR2
 0x24

	)

39 
	#UARTx_OP_R_SFLSR
 0x28

	)

40 
	#UARTx_OP_R_RESUME
 0x2C

	)

41 
	#UARTx_OP_R_SFREGL
 0x30

	)

42 
	#UARTx_OP_R_SFREGH
 0x34

	)

43 
	#UARTx_OP_R_BLR
 0x38

	)

44 
	#UARTx_OP_R_ACREG
 0x3C

	)

45 
	#UARTx_OP_R_SCR
 0x40

	)

46 
	#UARTx_OP_R_SSR
 0x44

	)

47 
	#UARTx_OP_R_EBLR
 0x48

	)

48 
	#UARTx_OP_R_MVR
 0x50

	)

49 
	#UARTx_OP_R_SYSC
 0x54

	)

50 
	#UARTx_OP_R_SYSS
 0x58

	)

51 
	#UARTx_OP_R_WER
 0x5C

	)

52 
	#UARTx_OP_R_CFPS
 0x60

	)

53 
	#UARTx_OP_R_RXFIFO_LVL
 0x64

	)

54 
	#UARTx_OP_R_TXFIFO_LVL
 0x68

	)

55 
	#UARTx_OP_R_IER2
 0x6C

	)

56 
	#UARTx_OP_R_ISR2
 0x70

	)

57 
	#UARTx_OP_R_FREQ_SEL
 0x74

	)

58 
	#UARTx_OP_R_MDR3
 0x80

	)

59 
	#UARTx_OP_R_TXDMA
 0x84

	)

61 
	#UARTx_OP_W_THR
 0x0

	)

62 
	#UARTx_OP_W_IER
 0x4

	)

63 
	#UARTx_OP_W_FCR
 0x8

	)

64 
	#UARTx_OP_W_LCR
 0xC

	)

65 
	#UARTx_OP_W_MCR
 0x10

	)

66 
	#UARTx_OP_W_TCR
 0x18

	)

67 
	#UARTx_OP_W_SPRTLR
 0x1C

	)

68 
	#UARTx_OP_W_MDR1
 0x20

	)

69 
	#UARTx_OP_W_MDR2
 0x24

	)

70 
	#UARTx_OP_W_TXFLL
 0x28

	)

71 
	#UARTx_OP_W_TXFLH
 0x2C

	)

72 
	#UARTx_OP_W_RXFLL
 0x30

	)

73 
	#UARTx_OP_W_RXFLH
 0x34

	)

74 
	#UARTx_OP_W_BLR
 0x38

	)

75 
	#UARTx_OP_W_ACREG
 0x3C

	)

76 
	#UARTx_OP_W_SCR
 0x40

	)

77 
	#UARTx_OP_W_SSR
 0x44

	)

78 
	#UARTx_OP_W_EBLR
 0x48

	)

79 
	#UARTx_OP_W_SYSC
 0x54

	)

80 
	#UARTx_OP_W_WER
 0x5C

	)

81 
	#UARTx_OP_W_CFPS
 0x60

	)

82 
	#UARTx_OP_W_RXFIFO_LVL
 0x64

	)

83 
	#UARTx_OP_W_TXFIFO_LVL
 0x68

	)

84 
	#UARTx_OP_W_IER2
 0x6C

	)

85 
	#UARTx_OP_W_ISR2
 0x70

	)

86 
	#UARTx_OP_W_FREQ_SEL
 0x74

	)

87 
	#UARTx_OP_W_MDR3
 0x80

	)

88 
	#UARTx_OP_W_TXDMA
 0x84

	)

91 
	#UARTx_MA_R_DLL
 0x0

	)

92 
	#UARTx_MA_R_DLH
 0x4

	)

93 
	#UARTx_MA_R_IIR
 0x8

	)

94 
	#UARTx_MA_R_LCR
 0xC

	)

95 
	#UARTx_MA_R_MCR
 0x10

	)

96 
	#UARTx_MA_R_LSR
 0x14

	)

97 
	#UARTx_MA_R_MSRTCR
 0x18

	)

98 
	#UARTx_MA_R_SPRTLR
 0x1C

	)

99 
	#UARTx_MA_R_MDR1
 0x20

	)

100 
	#UARTx_MA_R_MDR2
 0x24

	)

101 
	#UARTx_MA_R_SFLR
 0x28

	)

102 
	#UARTx_MA_R_RESUME
 0x2C

	)

103 
	#UARTx_MA_R_SFREGL
 0x30

	)

104 
	#UARTx_MA_R_SFREGH
 0x34

	)

105 
	#UARTx_MA_R_UASR
 0x38

	)

106 
	#UARTx_MA_R_SCR
 0x40

	)

107 
	#UARTx_MA_R_SSR
 0x44

	)

108 
	#UARTx_MA_R_
 0x48

	)

109 
	#UARTx_MA_R_MVR
 0x50

	)

110 
	#UARTx_MA_R_SYSC
 0x54

	)

111 
	#UARTx_MA_R_SYSS
 0x58

	)

112 
	#UARTx_MA_R_WER
 0x5C

	)

113 
	#UARTx_MA_R_CFPS
 0x60

	)

114 
	#UARTx_MA_R_RXFIFO_LVL
 0x64

	)

115 
	#UARTx_MA_R_TXFIFO_LVL
 0x68

	)

116 
	#UARTx_MA_R_IER2
 0x6C

	)

117 
	#UARTx_MA_R_ISR2
 0x70

	)

118 
	#UARTx_MA_R_FREQ_SEL
 0x74

	)

119 
	#UARTx_MA_R_MDR3
 0x80

	)

120 
	#UARTx_MA_R_TXDMA
 0x84

	)

122 
	#UARTx_MA_W_DLL
 0x00

	)

123 
	#UARTx_MA_W_DLH
 0x04

	)

124 
	#UARTx_MA_W_FCR
 0x08

	)

125 
	#UARTx_MA_W_LCR
 0x0C

	)

126 
	#UARTx_MA_W_MCR
 0x10

	)

127 
	#UARTx_MA_W_TCR
 0x18

	)

128 
	#UARTx_MA_W_SPRTLR
 0x1C

	)

129 
	#UARTx_MA_W_MDR1
 0x20

	)

130 
	#UARTx_MA_W_MDR2
 0x24

	)

131 
	#UARTx_MA_W_TXFLL
 0x28

	)

132 
	#UARTx_MA_W_TXFLH
 0x2C

	)

133 
	#UARTx_MA_W_RXFLL
 0x30

	)

134 
	#UARTx_MA_W_RXFLH
 0x34

	)

135 
	#UARTx_MA_W_SCR
 0x40

	)

136 
	#UARTx_MA_W_SSR
 0x44

	)

137 
	#UARTx_MA_W_SYSC
 0x54

	)

138 
	#UARTx_MA_W_WER
 0x5C

	)

139 
	#UARTx_MA_W_CFPS
 0x60

	)

140 
	#UARTx_MA_W_RXFIFO_LVL
 0x64

	)

141 
	#UARTx_MA_W_TXFIFO_LVL
 0x68

	)

142 
	#UARTx_MA_W_IER2
 0x6C

	)

143 
	#UARTx_MA_W_ISR2
 0x70

	)

144 
	#UARTx_MA_W_FREQ_SEL
 0x74

	)

145 
	#UARTx_MA_W_MDR3
 0x80

	)

146 
	#UARTx_MA_W_TXDMA
 0x84

	)

149 
	#UARTx_MB_R_DLL
 0x00

	)

150 
	#UARTx_MB_R_DLH
 0x04

	)

151 
	#UARTx_MB_R_EFR
 0x08

	)

152 
	#UARTx_MB_R_LCR
 0x0C

	)

153 
	#UARTx_MB_R_XON1ADDR2
 0x10

	)

154 
	#UARTx_MB_R_XON2ADDR2
 0x14

	)

155 
	#UARTx_MB_R_XOFF1TCR
 0x18

	)

156 
	#UARTx_MB_R_XOFF2TLR
 0x1C

	)

157 
	#UARTx_MB_R_MDR1
 0x20

	)

158 
	#UARTx_MB_R_MDR2
 0x24

	)

159 
	#UARTx_MB_R_SFLSR
 0x28

	)

160 
	#UARTx_MB_R_RESUME
 0x2C

	)

161 
	#UARTx_MB_R_SFREGL
 0x30

	)

162 
	#UARTx_MB_R_SFREGH
 0x34

	)

163 
	#UARTx_MB_R_UASR
 0x38

	)

164 
	#UARTx_MB_R_SCR
 0x40

	)

165 
	#UARTx_MB_R_SSR
 0x44

	)

166 
	#UARTx_MB_R_MVR
 0x50

	)

167 
	#UARTx_MB_R_SYSC
 0x54

	)

168 
	#UARTx_MB_R_SYSS
 0x58

	)

169 
	#UARTx_MB_R_WER
 0x5C

	)

170 
	#UARTx_MB_R_CFPS
 0x60

	)

171 
	#UARTx_MB_R_RXFIFO_LVL
 0x64

	)

172 
	#UARTx_MB_R_TXFIFO_LVL
 0x68

	)

173 
	#UARTx_MB_R_IER2
 0x6C

	)

174 
	#UARTx_MB_R_ISR2
 0x70

	)

175 
	#UARTx_MB_R_FREQ_SEL
 0x74

	)

176 
	#UARTx_MB_R_MDR3
 0x80

	)

177 
	#UARTx_MB_R_TXDMA
 0x84

	)

180 
	#UARTx_MB_W_DLL
 0x00

	)

181 
	#UARTx_MB_W_DLH
 0x04

	)

182 
	#UARTx_MB_W_EFR
 0x08

	)

183 
	#UARTx_MB_W_LCR
 0x0C

	)

184 
	#UARTx_MB_W_XON1ADDR1
 0x10

	)

185 
	#UARTx_MB_W_XON2ADDR2
 0x14

	)

186 
	#UARTx_MB_W_XOFF1TCR
 0x18

	)

187 
	#UARTx_MB_W_XOFF2TLR
 0x1C

	)

188 
	#UARTx_MB_W_MDR1
 0x20

	)

189 
	#UARTx_MB_W_MDR2
 0x24

	)

190 
	#UARTx_MB_W_SFLSR
 0x28

	)

191 
	#UARTx_MB_W_RESUME
 0x2C

	)

192 
	#UARTx_MB_W_SFREGL
 0x30

	)

193 
	#UARTx_MB_W_SFREGH
 0x34

	)

194 
	#UARTx_MB_W_UASR
 0x38

	)

195 
	#UARTx_MB_W_SCR
 0x40

	)

196 
	#UARTx_MB_W_SSR
 0x44

	)

197 
	#UARTx_MB_W_MVR
 0x50

	)

198 
	#UARTx_MB_W_SYSC
 0x54

	)

199 
	#UARTx_MB_W_SYSS
 0x58

	)

200 
	#UARTx_MB_W_WER
 0x5C

	)

201 
	#UARTx_MB_W_CFPS
 0x60

	)

202 
	#UARTx_MB_W_RXFIFO_LVL
 0x64

	)

203 
	#UARTx_MB_W_TXFIFO_LVL
 0x68

	)

204 
	#UARTx_MB_W_IER2
 0x6C

	)

205 
	#UARTx_MB_W_ISR2
 0x70

	)

206 
	#UARTx_MB_W_FREQ_SEL
 0x74

	)

207 
	#UARTx_MB_W_MDR3
 0x80

	)

208 
	#UARTx_MB_W_TXDMA
 0x84

	)

214 
	e_UART_t
{

215 
	mUART0
 = 0,

216 
	mUART1
 = 1,

217 
	mUART2
 = 2,

218 
	mUART3
 = 3,

219 
	mUART4
 = 4,

220 
	mUART5
 = 5

221 }
	tUART_t
;

227 
	e_FLOW_t
{

228 
	mFLOW_OFF
 = 0,

229 
	mFLOW_ON
 = 1

230 }
	tFLOW_t
;

236 
	e_PARITY_BIT_t
{

237 
	mPARITY_NONE
,

238 
	mPARITY_EVEN
,

239 
	mPARITY_ODD


240 }
	tPARITY_BIT_t
;

246 
	e_STOP_BIT_t
{

247 
	mSTOP1
,

248 
	mSTOP1_5
,

249 
	mSTOP2


250 }
	tSTOP_BIT_t
;

263 
utInModu
(
UART_t
 
ut
, 
baud
, 
STOP_BIT_t
 
B
, 
PARITY_BIT_t
 
ry
, 
FLOW_t
 
owCڌ
);

273 
utPutC
(
UART_t
 
ut
, 
c
);

282 
utGC
(
UART_t
 
ut
);

293 
utPutSg
(
UART_t
 
ut
, *
r
, 
ngth
);

303 
utGSg
(
UART_t
 
ut
, *
buf
, 
ngth
);

305 cڡ 
	gUART_ARRAY_BASE
[] = {
SOC_UART_0_REGS
, 
SOC_UART_1_REGS
, 
SOC_UART_2_REGS
, 
SOC_UART_3_REGS
, 
SOC_UART_4_REGS
, 
SOC_UART_5_REGS
};

	@src/clock_module.c

19 
	~"ock_modu.h
"

20 
	~"hw_tys.h
"

21 
	~"soc_AM335x.h
"

24 
bo
 
	$ckmCheckVidModu
(
CKM_MODULE_REG
 
offt
){

25 if((
offt
 > 
CKM_PER_CLK_24MHZ_CLKSTCTRL
)){

26 (
l
);

28 (
ue
);

29 
	}
}

31 
	$ckmSCLKModuRegi
(
CKM_MODULE
 
ba
, 
CKM_MODULE_REG
 
offt
, 
vue
){

32 if(
	`ckmCheckVidModu
(
offt
)){

33 
addr_mp
 = 
ba
 + 
offt
;

34 
	`HWREG
(
addr_mp
|
vue
;

36 
	}
}

38 
	$ckmGCLKModuRegi
(
CKM_MODULE
 
ba
, 
CKM_MODULE_REG
 
offt
){

39 if(
	`ckmCheckVidModu
(
offt
)){

40 
addr_mp
 = 
ba
 + 
offt
;

41 (
	`HWREG
(
addr_mp
));

44 
	}
}

	@src/control_module.c

19 
	~"cڌ_modu.h
"

20 
	~"soc_AM335x.h
"

21 
	~"hw_tys.h
"

23 
	$cmSClModu
(
CONTROL_MODULE
 
offt
, 
vue
){

24 
	`HWREG
(
SOC_CONTROL_REGS
 + 
offt
|
vue
;

25 
	}
}

27 
	$cmGClModu
(
CONTROL_MODULE
 
offt
){

28 (
	`HWREG
(
SOC_CONTROL_REGS
 + 
offt
));

29 
	}
}

	@src/gpio.c

19 
	~"gpio.h
"

26 cڡ 
CONTROL_MODULE
 
	gGPIO_CTRL_MODULE_ARRAY
[32][4] = {

28 {
CM_cf_mdio
 ,
CM_cf_gpmc_ad0
 ,
CM_cf_gpmc_c3
 ,
CM_cf_mii1_c
 },

29 {
CM_cf_mdc
 ,
CM_cf_gpmc_ad1
 ,
CM_cf_gpmc_k
 ,
CM_cf_mii1_s
 },

30 {
CM_cf_i0_sk
 ,
CM_cf_gpmc_ad2
 ,
CM_cf_gpmc_advn_e
 ,
CM_cf_mii1_rx_
 },

31 {
CM_cf_i0_d0
 ,
CM_cf_gpmc_ad3
 ,
CM_cf_gpmc_n_n
 ,
CM_cf_mii1_tx_
 },

32 {
CM_cf_i0_d1
 ,
CM_cf_gpmc_ad4
 ,
CM_cf_gpmc_w
 ,
CM_cf_mii1_rx_dv
 },

33 {
CM_cf_i0_cs0
 ,
CM_cf_gpmc_ad5
 ,
CM_cf_gpmc_b0_e
 ,
CM_cf_i2c0_sda
 },

34 {
CM_cf_i0_cs1
 ,
CM_cf_gpmc_ad6
 ,
CM_cf_lcd_da0
 ,
CM_cf_i2c0_s
 },

35 {
CM_cf_ep0__pwm0_out
 ,
CM_cf_gpmc_ad7
 ,
CM_cf_lcd_da1
 ,
CM_cf_emu0
 },

36 {
CM_cf_lcd_da12
 ,
CM_cf_ut0_
 ,
CM_cf_lcd_da2
 ,
CM_cf_emu1
 },

37 {
CM_cf_lcd_da13
 ,
CM_cf_ut0_
 ,
CM_cf_lcd_da3
 ,
CM_cf_mii1_tx_k
 },

38 {
CM_cf_lcd_da14
 ,
CM_cf_ut0_rxd
 ,
CM_cf_lcd_da4
 ,
CM_cf_mii1_rx_k
 },

39 {
CM_cf_lcd_da15
 ,
CM_cf_ut0_txd
 ,
CM_cf_lcd_da5
 ,-1 },

40 {
CM_cf_ut1_
 ,
CM_cf_gpmc_ad12
 ,
CM_cf_lcd_da6
 ,-1 },

41 {
CM_cf_ut1_
 ,
CM_cf_gpmc_ad13
 ,
CM_cf_lcd_da7
 ,
CM_cf_usb1_drvvbus
 },

42 {
CM_cf_ut1_rxd
 ,
CM_cf_gpmc_ad14
 ,
CM_cf_lcd_da8
 ,
CM_cf_m0_akx
 },

43 {
CM_cf_ut1_txd
 ,
CM_cf_gpmc_ad15
 ,
CM_cf_lcd_da9
 ,
CM_cf_m0_fsx
 },

44 {
CM_cf_mii1_txd3
 ,
CM_cf_gpmc_a0
 ,
CM_cf_lcd_da10
 ,
CM_cf_m0_axr0
 },

45 {
CM_cf_mii1_txd2
 ,
CM_cf_gpmc_a1
 ,
CM_cf_lcd_da11
 ,
CM_cf_m0_ahkr
 },

46 {
CM_cf_usb0_drvvbus
 ,
CM_cf_gpmc_a2
 ,
CM_cf_mii1_rxd3
 ,
CM_cf_m0_akr
 },

47 {
CM_cf_xdma_evt_0
 ,
CM_cf_gpmc_a3
 ,
CM_cf_mii1_rxd2
 ,
CM_cf_m0_f
 },

48 {
CM_cf_xdma_evt_1
 ,
CM_cf_gpmc_a4
 ,
CM_cf_mii1_rxd1
 ,
CM_cf_m0_axr1
 },

49 {
CM_cf_mii1_txd1
 ,
CM_cf_gpmc_a5
 ,
CM_cf_mii1_rxd0
 ,
CM_cf_m0_ahkx
 },

50 {
CM_cf_gpmc_ad8
 ,
CM_cf_gpmc_a6
 ,
CM_cf_lcd_vsync
 ,-1 },

51 {
CM_cf_gpmc_ad9
 ,
CM_cf_gpmc_a7
 ,
CM_cf_lcd_hsync
 ,-1 },

52 {-1 ,
CM_cf_gpmc_a8
 ,
CM_cf_lcd_pk
 ,-1 },

53 {-1 ,
CM_cf_gpmc_a9
 ,
CM_cf_lcd_ac_bs_
 ,-1 },

54 {
CM_cf_gpmc_ad10
 ,
CM_cf_gpmc_a10
 ,
CM_cf_mmc0_d3
 ,-1 },

55 {
CM_cf_gpmc_ad11
 ,
CM_cf_gpmc_a11
 ,
CM_cf_mmc0_d2
 ,-1 },

56 {
CM_cf_mii1_txd0
 ,
CM_cf_gpmc_b1
 ,
CM_cf_mmc0_d1
 ,-1 },

57 {
CM_cf_rmii1_f_k
 ,
CM_cf_gpmc_c0
 ,
CM_cf_mmc0_d0
 ,-1 },

58 {
CM_cf_gpmc_wa0
 ,
CM_cf_gpmc_c1
 ,
CM_cf_mmc0_k
 ,-1 },

59 {
CM_cf_gpmc_w
 ,
CM_cf_gpmc_c2
 ,
CM_cf_mmc0_cmd
 ,-1 },

68 
bo
 
	$gpioCheckVidPtP
(
gpioPt
 
pt
, 
ucPNumb
 
p
){

69 if((
pt
 < 
GPIO0
|| (p܈> 
GPIO3
)){

71 (
l
);

73 if((
p
 < 0) || (pin > 31)){

75 (
l
);

77 (
ue
);

78 
	}
}

86 
bo
 
	$gpioCheckVidDei
(
pDei
 
d
){

87 if((
d
!=
INPUT
&& (d!=
OUTPUT
)){

89 (
l
);

91 (
ue
);

92 
	}
}

100 
	$gpioInModu
(
gpioPt
 
pt
){

101 if(
	`gpioCheckVidPtP
(
pt
, 0)){

102 
g
 = (1<<18) | (0x2<<0);

103 
pt
){

104 
GPIO0
:

107 
GPIO1
:

108 
	`ckmSCLKModuRegi
(
CKM_PER
, 
CKM_PER_GPIO1_CLKCTRL
, 
g
);

109 (
	`ckmGCLKModuRegi
(
CKM_PER
, 
CKM_PER_GPIO1_CLKCTRL
) & (0x3<<16)) != 0)

111 
GPIO2
:

112 
	`ckmSCLKModuRegi
(
CKM_PER
, 
CKM_PER_GPIO2_CLKCTRL
, 
g
);

113 (
	`ckmGCLKModuRegi
(
CKM_PER
, 
CKM_PER_GPIO2_CLKCTRL
) & (0x3<<16)) != 0)

115 
GPIO3
:

122 
	}
}

130 
	$gpioInP
(
gpioPt
 
pt
, 
ucPNumb
 
p
){

131 if(
	`gpioCheckVidPtP
(
pt
, 
p
)){

132 
CONTROL_MODULE
 
modu
 = 
GPIO_CTRL_MODULE_ARRAY
[
p
][
pt
];

133 
	`dSMode
(
modu
, 
MODE_7
);

135 
	}
}

143 
	$gpioSDei
(
gpioPt
 
pt
, 
ucPNumb
 
p
, 
pDei
 
d
){

144 
addr_mp
, 
v_mp
;

146 if(
	`gpioCheckVidPtP
(
pt
,
p
)){

147 if(
	`gpioCheckVidDei
(
d
)){

148 
pt
) {

149 
GPIO0
:

151 
GPIO1
:

153 
addr_mp
 = 
SOC_GPIO_1_REGS
 + 
GPIO_OE
;

155 
v_mp
 = 
	`HWREG
(
addr_mp
);

157 
GPIO2
:

159 
addr_mp
 = 
SOC_GPIO_2_REGS
 + 
GPIO_OE
;

161 
v_mp
 = 
	`HWREG
(
addr_mp
);

163 
GPIO3
:

169 
v_mp
 &~(1<<
p
);

170 
v_mp
 |(
d
<<
p
);

173 
	`HWREG
(
addr_mp

v_mp
;

176 
	}
}

184 
	$gpioGDei
(
gpioPt
 
pt
, 
ucPNumb
 
p
){

185 
addr_mp
, 
v_mp
;

187 if(
	`gpioCheckVidPtP
(
pt
,
p
)){

188 
pt
) {

189 
GPIO0
:

191 
addr_mp
 = 
SOC_GPIO_0_REGS
 + 
GPIO_OE
;

192 
v_mp
 = 
	`HWREG
(
addr_mp
);

194 
GPIO1
:

196 
addr_mp
 = 
SOC_GPIO_1_REGS
 + 
GPIO_OE
;

197 
v_mp
 = 
	`HWREG
(
addr_mp
);

199 
GPIO2
:

202 
GPIO3
:

211 if(
v_mp
 & (1<<
p
)){

212 (
INPUT
);

214 (
OUTPUT
);

219 
	}
}

227 
	$gpioSPVue
(
gpioPt
 
pt
, 
ucPNumb
 
p
, 
pLev
 
vue
){

228 
addr_mp
, 
v_mp
;

230 if(
vue
 =
HIGH
){

231 if(
	`gpioCheckVidPtP
(
pt
,
p
)){

232 
pt
) {

233 
GPIO0
:

235 
GPIO1
:

237 
addr_mp
 = 
SOC_GPIO_1_REGS
 + 
GPIO_SETDATAOUT
;

238 
v_mp
 = 1<<
p
;

240 
GPIO2
:

242 
addr_mp
 = 
SOC_GPIO_2_REGS
 + 
GPIO_SETDATAOUT
;

243 
v_mp
 = 1<<
p
;

245 
GPIO3
:

250 
	`HWREG
(
addr_mp
|
v_mp
;

253 if(
	`gpioCheckVidPtP
(
pt
,
p
)){

254 
pt
) {

255 
GPIO0
:

257 
GPIO1
:

259 
addr_mp
 = 
SOC_GPIO_1_REGS
 + 
GPIO_CLEARDATAOUT
;

260 
v_mp
 = 1<<
p
;

262 
GPIO2
:

264 
addr_mp
 = 
SOC_GPIO_2_REGS
 + 
GPIO_CLEARDATAOUT
;

265 
v_mp
 = 1<<
p
;

267 
GPIO3
:

272 
	`HWREG
(
addr_mp
&
v_mp
;

275 
	}
}

283 
	$gpioGPVue
(
gpioPt
 
pt
, 
ucPNumb
 
p
){

286 if(
	`gpioCheckVidPtP
(
pt
,
p
)){

287 
pt
) {

288 
GPIO0
:

290 
GPIO1
:

292 
GPIO2
:

294 
GPIO3
:

308 
	}
}

	@src/main.c

19 
	~"gpio.h
"

25 
	#TIME
 2000000

	)

31 
day
();

32 
dON
(
gpioMod
 ,
ucPNumb
 );

33 
dOFF
(
gpioMod
 ,
ucPNumb
 );

41 
	$ma
(){

42 
cou
;

43 
ucPNumb
 
p
=21;

44 
pDei
 
d
=
OUTPUT
;

49 
	`gpioInModu
(
GPIO1
);

54 
	`gpioInP
(
GPIO1
, );

59 
	`gpioSDei
(
GPIO1
, 
cou
, 
d
);

64 
	`dOFF
(
GPIO1
, 
cou
);

66 
ue
){

67 

){

68 
SEQ1
:

69 
	`dON
(
GPIO1
, 
p
);

70 
	`day
();

71 
	`dOFF
(
GPIO1
, 
p
);

72 
	`day
();

73 

=
SEQ2
;

75 
SEQ2
:

76 
	`dON
(
GPIO1
, 
p
+1);

77 
	`day
();

78 
	`dOFF
(
GPIO1
, 
p
+1);

79 
	`day
();

80 

=
SEQ3
;

82 
SEQ3
:

83 
	`dON
(
GPIO1
, 
p
+2);

84 
	`day
();

85 
	`dOFF
(
GPIO1
, 
p
+2);

86 
	`day
();

87 

=
SEQ4
;

89 
SEQ4
:

90 
	`dON
(
GPIO1
, 
p
+3);

91 
	`day
();

92 
	`dOFF
(
GPIO1
, 
p
+3);

93 
	`day
();

94 

=
SEQ5
;

96 
SEQ5
:

97 
cou
=
p
; count<25; count++)

98 
	`dON
(
GPIO1
, 
cou
);

99 
	`day
();

100 
	`day
();

101 
cou
=
p
; count<25; count++)

102 
	`dOFF
(
GPIO1
, 
cou
);

103 
	`day
();

104 
	`day
();

105 

=
SEQ1
;

113 
	}
}

121 
	$dON
(
gpioMod
 
mod
, 
ucPNumb
 
p
){

122 
	`gpioSPVue
(
mod
, 
p
, 
HIGH
);

123 
	}
}

131 
	$dOFF
(
gpioMod
 
mod
, 
ucPNumb
 
p
 ){

132 
	`gpioSPVue
(
mod
, 
p
, 
LOW
);

133 
	}
}

140 
	$day
(){

141 vީ

;

142 

 = 0;< 
TIME
;a ++);

143 
	}
}

	@src/pad.c

19 
	~"d.h
"

20 
	~"cڌ_modu.h
"

28 
	$dSMode
(
CONTROL_MODULE
 
offt
, 
pmode_t
 
mode
){

29 if((
offt
 <
CM_cf_usb1_drvvbus
 ) && (off>
CM_cf_gpmc_ad0
)){

30 
mp
 = 
	`cmGClModu
(
offt
);

31 
mp
 &= ~(0b111);

32 
mp
 |
mode
;

33 
	`cmSClModu
(
offt
, 
mp
);

37 
	}
}

45 
pmode_t
 
	$dGMode
(
CONTROL_MODULE
 
offt
){

46 if((
offt
 <
CM_cf_usb1_drvvbus
 ) && (off>
CM_cf_gpmc_ad0
)){

47 
mp
 = 
	`cmGClModu
(
offt
);

49  ((
pmode_t

mp
);

54 
	}
}

	@
1
.
1
/usr/include
12
176
inc/clock_module.h
inc/control_module.h
inc/gpio.h
inc/hw_types.h
inc/pad.h
inc/soc_AM335x.h
inc/uart.h
src/clock_module.c
src/control_module.c
src/gpio.c
src/main.c
src/pad.c
