// Seed: 1478549052
module module_0 (
    input id_0,
    output id_1,
    output id_2,
    input reg id_3,
    output supply1 id_4,
    input id_5,
    input id_6,
    input id_7
);
  reg id_8 = id_5;
  initial begin
    id_4[1'h0&1] <= 1;
  end
  supply0 id_9;
  always @(negedge id_8)
    if (1) id_9[1'b0] <= id_3;
    else begin
      id_1 = id_8 * 1'd0;
      if (1) id_8 <= 1;
      else id_1 <= 1'b0;
    end
endmodule
