// Seed: 488519511
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  id_6(
      .id_0(), .id_1(1), .id_2(id_5), .id_3(id_3), .id_4(1'b0), .id_5(1)
  );
endmodule
module module_1 (
    input tri1  id_0,
    input uwire id_1
);
  assign id_3 = id_3;
  module_0(
      id_3, id_3, id_3, id_3, id_3
  );
  wire id_4;
endmodule
