Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,4
design__inferred_latch__count,0
design__instance__count,677
design__instance__area,5039.83
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,3
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0012499903095886111
power__switching__total,0.0006217891932465136
power__leakage__total,5.634238853247098E-9
power__total,0.0018717851489782333
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.2565894791488453
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.25884475850927685
timing__hold__ws__corner:nom_tt_025C_1v80,0.3179775976971309
timing__setup__ws__corner:nom_tt_025C_1v80,3.450127614589175
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.317978
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,3.450128
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,3
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.2617583723863545
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.2662436735326931
timing__hold__ws__corner:nom_ss_100C_1v60,0.37796900012978507
timing__setup__ws__corner:nom_ss_100C_1v60,0.8694609722734005
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.899486
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,0.869461
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,3
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.25516672830255
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.25673916497237376
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11260576123609571
timing__setup__ws__corner:nom_ff_n40C_1v95,4.118409729817228
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.112606
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,4.398995
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,3
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2546296023880454
clock__skew__worst_setup,0.25584735054704577
timing__hold__ws,0.11073403618594416
timing__setup__ws,0.7979950259786645
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.110734
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,0.797995
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 111.635 122.355
design__core__bbox,5.52 10.88 105.8 108.8
design__io,36
design__die__area,13659.1
design__core__area,9819.42
design__instance__count__stdcell,677
design__instance__area__stdcell,5039.83
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.513252
design__instance__utilization__stdcell,0.513252
design__instance__count__class:inverter,77
design__instance__count__class:sequential_cell,72
design__instance__count__class:multi_input_combinational_cell,305
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,714
design__instance__count__class:tap_cell,133
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
floorplan__design__io,34
design__io__hpwl,903438
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,7474.91
design__violations,0
design__instance__count__class:timing_repair_buffer,74
design__instance__count__class:clock_buffer,10
design__instance__count__class:clock_inverter,6
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,7
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,555
route__net__special,2
route__drc_errors__iter:1,157
route__wirelength__iter:1,8276
route__drc_errors__iter:2,88
route__wirelength__iter:2,8208
route__drc_errors__iter:3,62
route__wirelength__iter:3,8170
route__drc_errors__iter:4,8
route__wirelength__iter:4,8152
route__drc_errors__iter:5,0
route__wirelength__iter:5,8152
route__drc_errors,0
route__wirelength,8152
route__vias,3208
route__vias__singlecut,3208
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,136.48
timing__unannotated_net__count__corner:nom_tt_025C_1v80,7
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,7
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,7
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,3
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.2558900663791263
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.25772501529054703
timing__hold__ws__corner:min_tt_025C_1v80,0.3151918815161073
timing__setup__ws__corner:min_tt_025C_1v80,3.4907409062462147
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.315192
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,3.490741
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,7
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,3
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.2604884992548738
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.26434380432807136
timing__hold__ws__corner:min_ss_100C_1v60,0.36814252688321863
timing__setup__ws__corner:min_ss_100C_1v60,0.9340914972568054
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.896747
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,0.934092
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,7
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,3
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2546296023880454
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.25584735054704577
timing__hold__ws__corner:min_ff_n40C_1v95,0.11073403618594416
timing__setup__ws__corner:min_ff_n40C_1v95,4.12536150250483
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.110734
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,4.424762
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,7
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,3
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.25720185043097193
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.26021865954110707
timing__hold__ws__corner:max_tt_025C_1v80,0.3193758681250409
timing__setup__ws__corner:max_tt_025C_1v80,3.4103445477334295
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.319376
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,3.410345
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,7
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,3
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.26277522568336725
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.2679714026524783
timing__hold__ws__corner:max_ss_100C_1v60,0.3781197684207932
timing__setup__ws__corner:max_ss_100C_1v60,0.7979950259786645
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.903188
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,0.797995
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,7
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,3
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.25597749644478823
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.2579179165465313
timing__hold__ws__corner:max_ff_n40C_1v95,0.1136376025443648
timing__setup__ws__corner:max_ff_n40C_1v95,4.110338852289153
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.113638
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,4.373960
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,7
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,7
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79861
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79961
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.00139192
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.00127358
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.000336612
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.00127358
design_powergrid__voltage__worst,0.00127358
design_powergrid__voltage__worst__net:VPWR,1.79861
design_powergrid__drop__worst,0.00139192
design_powergrid__drop__worst__net:VPWR,0.00139192
design_powergrid__voltage__worst__net:VGND,0.00127358
design_powergrid__drop__worst__net:VGND,0.00127358
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0003950000000000000060541849311590567594976164400577545166015625
ir__drop__worst,0.00138999999999999995954624854022085855831392109394073486328125
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
