#ifndef _HI_GLOBAL_MEM_MAP_INCLUDE_H_
#define _HI_GLOBAL_MEM_MAP_INCLUDE_H_ 
#ifdef CONFIG_PRODUCT_ARMPC
#include "global_ddr_map_armpc.h"
#else
#define RESERVED_FASTBOOT_PHYMEM_BASE (0x3A400000)
#ifdef CONFIG_HISI_GCOV_FASTBOOT
#define RESERVED_FASTBOOT_PHYMEM_SIZE (0x800000)
#define RESERVED_FASTBOOT_STACK_BASE (0x3ABFE000)
#define RESERVED_FASTBOOT_HEAP_CACHE_BASE (0x3AC00000)
#define RESERVED_FASTBOOT_HEAP_CACHE_TOP (0x3c9FFFFF)
#define RESERVED_FASTBOOT_HEAP_BASE (0x3CA00000)
#define RESERVED_FASTBOOT_HEAP_TOP (0x3E3FFFFF)
#else
#define RESERVED_FASTBOOT_PHYMEM_SIZE (0x600000)
#define RESERVED_FASTBOOT_STACK_BASE (0x3A9FE000)
#define RESERVED_FASTBOOT_HEAP_CACHE_BASE (0x3AA00000)
#define RESERVED_FASTBOOT_HEAP_CACHE_TOP (0x3c7FFFFF)
#define RESERVED_FASTBOOT_HEAP_BASE (0x3C800000)
#define RESERVED_FASTBOOT_HEAP_TOP (0x3E3FFFFF)
#endif
#define RESERVED_FASTBOOT_LHEAP_BASE (0x80000000)
#define RESERVED_FASTBOOT_LHEAP_TOP (0xA0000000)
#define RESERVED_FASTBOOT_USED_PHYMEM_SIZE (0x4000000)
#define ATF_RESERVED_BL2_PHYMEM_BASE (0x3E400000)
#define ATF_RESERVED_BL2_PHYMEM_SIZE (0x800000)
#define RESERVED_BL2_FST_BUFF_BASE (ATF_RESERVED_BL2_PHYMEM_BASE + ATF_RESERVED_BL2_PHYMEM_SIZE)
#define RESERVED_BL2_FST_BUFF_SIZE (0x01400000)
#define RESERVED_BL2_VERIFY_BUFF_BASE 0x40000000
#define RESERVED_BL2_VERIFY_BUFF_SIZE 0x04000000
#define RESERVED_FASTBOOT_AVB_HEAP_PHYMEM_BASE 0x44000000
#define RESERVED_FASTBOOT_AVB_HEAP_PHYMEM_TOP 0x50000000
#define RESERVED_FASTBOOT_AVB_HEAP_PHYMEM_SIZE (0x50000000 - 0x44000000)
#define RESERVED_DTB_PHYMEM_BASE 0xBA000000
#define RESERVED_DTB_PHYMEM_END 0xBA200000
#define RESERVED_DTB_PHYMEM_SIZE (RESERVED_DTB_PHYMEM_END - RESERVED_DTB_PHYMEM_BASE)
#define RESERVED_DTB_CAN_RUN_BASE (RESERVED_DTB_PHYMEM_BASE)
#define RESERVED_DTB_CAN_RUN_END (RESERVED_DTB_PHYMEM_END)
#define RESERVED_KERNEL_CAN_RUN_BASE 0
#define RESERVED_KERNEL_CAN_RUN_END 0x10000000
#define RESERVED_NORMAL_RAMDISK_CAN_RUN_BASE 0xBA200000
#define RESERVED_NORMAL_RAMDISK_CAN_RUN_END 0xBAA00000
#define RESERVED_RECOVERY_RAMDISK_CAN_RUN_BASE 0x80000000
#define RESERVED_RECOVERY_RAMDISK_CAN_RUN_END 0x90000000
#define RESERVED_SENSORHUB_SHMEMEXT_PHYMEM_BASE 0x10000000
#define RESERVED_SENSORHUB_SHMEMEXT_PHYMEM_SIZE (0x600000)
#define RESERVED_SENSORHUB_SHMEM_PHYMEM_BASE 0x10600000
#define RESERVED_SENSORHUB_SHMEM_PHYMEM_SIZE (0x40000)
#define RESERVED_SENSORHUB_SHARE_MEM_PHYMEM_BASE 0x10640000
#define RESERVED_SENSORHUB_SHARE_MEM_PHYMEM_SIZE (0x80000)
#define RESERVED_DRM_PGTABLE_BASE 0x106C0000
#define RESERVED_DRM_PGTABLE_SIZE (0x200000)
#define RESERVED_DRV_RESERVE_MEM_PHYMEM_BASE 0x108C0000
#define RESERVED_DRV_RESERVE_MEM_PHYMEM_SIZE (0x100000)
#define RESERVED_FAST_KER_AND_PHYMEM_BASE 0x108C0000
#define RESERVED_FAST_KER_AND_PHYMEM_SIZE (0x40000)
#define SUB_RESERVED_FASTBOOT_LOG_PYHMEM_BASE 0x10900000
#define SUB_RESERVED_FASTBOOT_LOG_PYHMEM_SIZE (0x40000)
#define SUB_RESERVED_SCHARGE_PYHMEM_BASE 0x10940000
#define SUB_RESERVED_SCHARGE_PYHMEM_SIZE (0x1000)
#define ATF_SUB_RESERVED_BL31_SHARE_MEM_PHYMEM_BASE 0x10941000
#define ATF_SUB_RESERVED_BL31_SHARE_MEM_PHYMEM_SIZE (0x10000)
#define SUB_RESERVED_LCD_GAMMA_MEM_PHYMEM_BASE 0x10951000
#define SUB_RESERVED_LCD_GAMMA_MEM_PHYMEM_SIZE (0x1000)
#define SUB_RESERVED_BRIGHTNESS_CHROMA_MEM_PHYMEM_BASE 0x10952000
#define SUB_RESERVED_BRIGHTNESS_CHROMA_MEM_PHYMEM_SIZE (0x1000)
#define SUB_RESERVED_SEC_RANDNUM_INJECT_PHYMEM_BASE 0x10953000
#define SUB_RESERVED_SEC_RANDNUM_INJECT_PHYMEM_SIZE (0x1000)
#define ATF_SUB_RESERVED_BL2_LOG_MEM_PHYMEM_BASE 0x10954000
#define ATF_SUB_RESERVED_BL2_LOG_MEM_PHYMEM_SIZE (0x10000)
#define SUB_RESERVED_DDR_REPAIR_PHYMEM_BASE 0x10964000
#define SUB_RESERVED_DDR_REPAIR_PHYMEM_SIZE (0x1000)
#define SUB_RESERVED_UNUSED_PHYMEM_BASE 0x10965000
#define SUB_RESERVED_UNUSED_PHYMEM_SIZE (0x109BF000 - SUB_RESERVED_UNUSED_PHYMEM_BASE)
#define SUB_RESERVED_MNTN_DUMP_PHYMEM_BASE 0x109BF000
#define SUB_RESERVED_MNTN_DUMP_PHYMEM_SIZE (0x1000)
#define RESERVED_IVP_PHYMEM_BASE 0x109C0000
#define RESERVED_IVP_PHYMEM_SIZE (0x100000)
#define BL31_NS_LOG_BASE 0x10AC0000
#define BL31_NS_LOG_SIZE (0x20000)
#define RESERVED_DMSS_REGS_BACKUP_BASE 0x114B0000
#define RESERVED_DMSS_REGS_BACKUP_SIZE 0x10000
#ifdef CONFIG_SANITIZER_HHEE
#define RESERVED_HHEE_PHYMEM_BASE 0x5B000000
#define RESERVED_HHEE_PHYMEM_SIZE (0x2000000)
#else
#define RESERVED_HHEE_PHYMEM_BASE 0x114C0000
#define RESERVED_HHEE_PHYMEM_SIZE (0x800000)
#endif
#define RESERVED_HHEE_LOG_SIZE (0x20000)
#define RESERVED_HHEE_LOG_ADDR (RESERVED_HHEE_PHYMEM_BASE + RESERVED_HHEE_PHYMEM_SIZE - RESERVED_HHEE_LOG_SIZE)
#define RESERVED_LPMX_CORE_PHYMEM_BASE 0x11CC0000
#define RESERVED_LPMX_CORE_PHYMEM_SIZE (0x80000)
#define RESERVED_LPMCU_PHYMEM_BASE 0x11D40000
#define RESERVED_LPMCU_PHYMEM_SIZE 0xC0000
#define RESERVED_SENSORHUB_PHYMEM_BASE 0x11E00000
#define RESERVED_SENSORHUB_PHYMEM_SIZE (0xA00000)
#define RESERVED_NPU_TINY_PHYMEM_BASE 0x12800000
#define RESERVED_NPU_TINY_PHYMEM_SIZE (0x800000)
#if defined(CONFIG_GCOV_ATF) || defined(CONFIG_HISI_GCOV_FASTBOOT) || defined(CONFIG_ATF_FUZZ)
#define ATF_RESERVED_BL31_PHYMEM_BASE 0x64000000
#define ATF_RESERVED_BL31_PHYMEM_SIZE (0x1000000)
#else
#define ATF_RESERVED_BL31_PHYMEM_BASE 0x13000000
#define ATF_RESERVED_BL31_PHYMEM_SIZE (0x600000)
#endif
#define RESERVED_BL31_DATA_BASE 0x13000000
#define RESERVED_BL31_DATA_SIZE (0x600000)
#define RESERVED_SECOS_PHYMEM_BASE 0x13600000
#define RESERVED_SECOS_PHYMEM_SIZE (0x3000000)
#define RESERVED_VOICEID_PHYMEM_BASE 0x16600000
#define RESERVED_VOICEID_PHYMEM_SIZE (0x500000)
#define RESERVED_SUPERSONIC_EX_PHYMEM_BASE 0x16B00000
#define RESERVED_SUPERSONIC_EX_PHYMEM_SIZE (0x980000)
#define RESERVED_TCU_CFG_PHYMEM_BASE 0x17480000
#define RESERVED_TCU_CFG_PHYMEM_SIZE (0x180000)
#define RESERVED_TD_FACE_DETECT_PHYMEM_BASE 0x17480000
#define RESERVED_TD_FACE_DETECT_PHYMEM_SIZE (0x1900000)
#define RESERVED_TD_AI_PAGETABLE_PHYMEM_BASE 0x17480000
#define RESERVED_TD_AI_PAGETABLE_PHYMEM_SIZE (0x180000)
#define RESERVED_TD_AI_RUNNING_PHYMEM_BASE 0x17600000
#define RESERVED_TD_AI_RUNNING_PHYMEM_SIZE (0x1780000)
#define RESERVED_ISP_FW_PHYMEM_BASE 0x1A100000
#define RESERVED_ISP_FW_PHYMEM_SIZE (0x1000000)
#define RESERVED_ISP_RPMSG_PHYMEM_BASE 0x1B100000
#define RESERVED_ISP_RPMSG_PHYMEM_SIZE (0x1000000)
#define RESERVED_MODEM_NSRO_SHARE_PHYMEM_BASE 0x1E000000
#define RESERVED_MODEM_NSRO_SHARE_PHYMEM_SIZE (0xC00000)
#define RESERVED_MODEM_SHARE_PHYMEM_BASE 0x1EC00000
#define RESERVED_MODEM_SHARE_PHYMEM_SIZE (0x200000)
#define RESERVED_MODEM_MNTN_PHYMEM_BASE 0x1EE00000
#define RESERVED_MODEM_MNTN_PHYMEM_SIZE (0x300000)
#define RESERVED_MODEM_SAN_PHYMEM_BASE 0x20000000
#define RESERVED_MODEM_SAN_PHYMEM_SIZE (0x9E00000)
#define RESERVED_SECOS_EX_PHYMEM_BASE 0x2BD80000
#define RESERVED_SECOS_EX_PHYMEM_SIZE (0x480000)
#define RESERVED_SUPERSONIC_PHYMEM_BASE 0x2C200000
#define RESERVED_SUPERSONIC_PHYMEM_SIZE (0x9B0000)
#define RESERVED_FINGERPRINT_BASE 0x2CBB0000
#define RESERVED_FINGERPRINT_SIZE (0x50000)
#define RESERVED_HIEPS_PHYMEM_BASE 0x2CC00000
#define RESERVED_HIEPS_PHYMEM_SIZE (0x200000)
#define RESERVED_SEC_CAMERA_PHYMEM_BASE 0x2CE00000
#define RESERVED_SEC_CAMERA_PHYMEM_SIZE 0xC00000
#define RESERVED_HIFI_PHYMEM_BASE 0x2DA00000
#define RESERVED_HIFI_PHYMEM_SIZE (0xF80000)
#define RESERVED_NPU_SEC_PHYMEM_BASE 0x2E980000
#define RESERVED_NPU_SEC_PHYMEM_SIZE (0xA00000)
#define RESERVED_HIFI_DATA_PHYMEM_BASE 0x2F380000
#define RESERVED_HIFI_DATA_PHYMEM_SIZE (0x580000)
#define RESERVED_MNTN_PHYMEM_BASE 0x2F900000
#define RESERVED_MNTN_PHYMEM_SIZE (0x860000)
#define RESERVED_DP_HDCP2_PHYMEM_BASE 0x30160000
#define RESERVED_DP_HDCP2_PHYMEM_SIZE (0x100000)
#define RESERVED_PSTORE_PHYMEM_BASE 0x30260000
#define RESERVED_PSTORE_PHYMEM_SIZE (0x100000)
#define RESERVED_NPU_AI_TS_FW_PHYMEM_BASE 0x30360000
#define RESERVED_NPU_AI_TS_FW_PHYMEM_SIZE (0x400000)
#define RESERVED_NPU_AI_SERVER_PHYMEM_BASE 0x30760000
#define RESERVED_NPU_AI_SERVER_PHYMEM_SIZE (0x900000)
#define RESERVED_FASTBOOT_CMA_PHYMEM_BASE (0x3A400000)
#define RESERVED_FASTBOOT_CMA_PHYMEM_SIZE (0x5C00000)
#define RESERVED_DRM_CMA_BASE 0x40000000
#define RESERVED_DRM_CMA_SIZE (0x10000000)
#define RESERVED_IRIS_CMA_BASE 0x50000000
#define RESERVED_IRIS_CMA_SIZE (0xAC00000)
#define RESERVED_TINY_CMA_BASE 0x60000000
#define RESERVED_TINY_CMA_SIZE (0x2800000)
#define RESERVED_AOD_CMA_BASE 0x62800000
#define RESERVED_AOD_CMA_SIZE (0xA400000)
#define RESERVED_HOTA_PHYMEM_BASE (0x6CE00000)
#define RESERVED_HOTA_PHYMEM_SIZE (0x10000000)
#define RESERVED_MODEM_SEC_ALLOC_BASE 0x7CE00000
#define RESERVED_MODEM_SEC_ALLOC_SIZE (0x3200000)
#define RESERVED_KERNEL_DUMP_PROTECT_BASE 0x80000000
#define RESERVED_KERNEL_DUMP_PRORECT_SIZE (0x10000000)
#define RESERVED_SMEM_CMA_BASE 0x90000000
#define RESERVED_SMEM_CMA_SIZE 0x10000000
#define RESERVED_MODEM_LR_RO_BASE 0xA0000000
#define RESERVED_MODEM_LR_RO_SIZE (0x2400000)
#define RESERVED_MODEM_LR_RW_BASE 0xA2400000
#define RESERVED_MODEM_LR_RW_SIZE (0x6500000)
#define RESERVED_MODEM_NR_RO_BASE 0xA8900000
#define RESERVED_MODEM_NR_RO_SIZE (0x900000)
#define RESERVED_MODEM_NR_RW_BASE 0xA9200000
#define RESERVED_MODEM_NR_RW_SIZE (0x8080000)
#define RESERVED_MODEM_PHYMEM_BASE RESERVED_MODEM_LR_RO_BASE
#define RESERVED_MODEM_PHYMEM_SIZE (RESERVED_MODEM_LR_RO_SIZE + RESERVED_MODEM_LR_RW_SIZE + RESERVED_MODEM_NR_RO_SIZE + RESERVED_MODEM_NR_RW_SIZE)
#define RESERVED_MODEM_SOCP_PHYMEM_BASE 0xB1280000
#define RESERVED_MODEM_SOCP_PHYMEM_SIZE (0x8000000)
#define RESERVED_LPMX_CORE_PHYMEM_BASE_UNIQUE (RESERVED_LPMX_CORE_PHYMEM_BASE)
#define RESERVED_LPMCU_PHYMEM_BASE_UNIQUE (RESERVED_LPMCU_PHYMEM_BASE)
#define RESERVED_MNTN_PHYMEM_BASE_UNIQUE (RESERVED_MNTN_PHYMEM_BASE)
#ifdef CONFIG_HISI_GCOV_FASTBOOT
#define RESERVED_4G_DDR_FASTBOOT_GCDA_PHYMEM_BASE (0xC0000000)
#define RESERVED_6G_DDR_FASTBOOT_GCDA_PHYMEM_BASE (0x100000000ULL)
#define RESERVED_DDR_FASTBOOT_GCDA_PHYMEM_SIZE (0x200000)
#endif
#ifdef CONFIG_HISI_GCOV_SLT_HIBENCH
#define RESERVED_4G_DDR_SLT_HIBENCH_GCDA_PHYMEM_BASE (0xC0200000)
#define RESERVED_6G_DDR_SLT_HIBENCH_GCDA_PHYMEM_BASE (0x100200000ULL)
#define RESERVED_SLT_HIBENCH_GCDA_PHYMEM_SIZE (0x100000)
#endif
#endif
#endif
#ifdef CONFIG_ATF_FUZZ
#define RESERVED_BL31_FUZZ_SMEM_BASE (0xBFE00000)
#define RESERVED_BL31_FUZZ_SHADOW_SMEM_BASE (RESERVED_BL31_FUZZ_SMEM_BASE + 0x200000)
#define RESERVED_BL31_FUZZ_SMEM_END (0xE0000000)
#endif
