<stg><name>spiking_binam_Pipeline_VITIS_LOOP_79_7</name>


<trans_list>

<trans id="109" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_spikes, void @empty_8, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:2 %bin_start_V_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %bin_start_V

]]></Node>
<StgValue><ssdm name="bin_start_V_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:3 %threshW_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %threshW

]]></Node>
<StgValue><ssdm name="threshW_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i9 0, i9 %i_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.body78

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.body78:0 %i = load i9 %i_2

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body78:1 %icmp_ln79 = icmp_eq  i9 %i, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln79"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body78:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body78:3 %i_1 = add i9 %i, i9 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body78:4 %br_ln79 = br i1 %icmp_ln79, void %for.body78.split, void %for.inc96.exitStub

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="5" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body78.split:3 %lshr_ln2 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %i, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="5">
<![CDATA[
for.body78.split:4 %zext_ln1031 = zext i5 %lshr_ln2

]]></Node>
<StgValue><ssdm name="zext_ln1031"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body78.split:5 %v_V_addr = getelementptr i7 %v_V, i64 0, i64 %zext_ln1031

]]></Node>
<StgValue><ssdm name="v_V_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body78.split:6 %v_V_1_addr = getelementptr i7 %v_V_1, i64 0, i64 %zext_ln1031

]]></Node>
<StgValue><ssdm name="v_V_1_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body78.split:7 %v_V_2_addr = getelementptr i7 %v_V_2, i64 0, i64 %zext_ln1031

]]></Node>
<StgValue><ssdm name="v_V_2_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body78.split:8 %v_V_3_addr = getelementptr i7 %v_V_3, i64 0, i64 %zext_ln1031

]]></Node>
<StgValue><ssdm name="v_V_3_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body78.split:9 %v_V_4_addr = getelementptr i7 %v_V_4, i64 0, i64 %zext_ln1031

]]></Node>
<StgValue><ssdm name="v_V_4_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body78.split:10 %v_V_5_addr = getelementptr i7 %v_V_5, i64 0, i64 %zext_ln1031

]]></Node>
<StgValue><ssdm name="v_V_5_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body78.split:11 %v_V_6_addr = getelementptr i7 %v_V_6, i64 0, i64 %zext_ln1031

]]></Node>
<StgValue><ssdm name="v_V_6_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body78.split:12 %v_V_7_addr = getelementptr i7 %v_V_7, i64 0, i64 %zext_ln1031

]]></Node>
<StgValue><ssdm name="v_V_7_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="5">
<![CDATA[
for.body78.split:14 %v_V_load = load i5 %v_V_addr

]]></Node>
<StgValue><ssdm name="v_V_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="7" op_0_bw="5">
<![CDATA[
for.body78.split:15 %v_V_1_load = load i5 %v_V_1_addr

]]></Node>
<StgValue><ssdm name="v_V_1_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="5">
<![CDATA[
for.body78.split:16 %v_V_2_load = load i5 %v_V_2_addr

]]></Node>
<StgValue><ssdm name="v_V_2_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="5">
<![CDATA[
for.body78.split:17 %v_V_3_load = load i5 %v_V_3_addr

]]></Node>
<StgValue><ssdm name="v_V_3_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="5">
<![CDATA[
for.body78.split:18 %v_V_4_load = load i5 %v_V_4_addr

]]></Node>
<StgValue><ssdm name="v_V_4_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="5">
<![CDATA[
for.body78.split:19 %v_V_5_load = load i5 %v_V_5_addr

]]></Node>
<StgValue><ssdm name="v_V_5_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="5">
<![CDATA[
for.body78.split:20 %v_V_6_load = load i5 %v_V_6_addr

]]></Node>
<StgValue><ssdm name="v_V_6_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="5">
<![CDATA[
for.body78.split:21 %v_V_7_load = load i5 %v_V_7_addr

]]></Node>
<StgValue><ssdm name="v_V_7_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc93:0 %store_ln79 = store i9 %i_1, i9 %i_2

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
for.inc93:1 %br_ln79 = br void %for.body78

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="9">
<![CDATA[
for.body78.split:0 %trunc_ln79 = trunc i9 %i

]]></Node>
<StgValue><ssdm name="trunc_ln79"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body78.split:1 %specpipeline_ln80 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln80"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body78.split:2 %specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln79"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="3" op_0_bw="9">
<![CDATA[
for.body78.split:13 %trunc_ln1031 = trunc i9 %i

]]></Node>
<StgValue><ssdm name="trunc_ln1031"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="5">
<![CDATA[
for.body78.split:14 %v_V_load = load i5 %v_V_addr

]]></Node>
<StgValue><ssdm name="v_V_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="7" op_0_bw="5">
<![CDATA[
for.body78.split:15 %v_V_1_load = load i5 %v_V_1_addr

]]></Node>
<StgValue><ssdm name="v_V_1_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="5">
<![CDATA[
for.body78.split:16 %v_V_2_load = load i5 %v_V_2_addr

]]></Node>
<StgValue><ssdm name="v_V_2_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="5">
<![CDATA[
for.body78.split:17 %v_V_3_load = load i5 %v_V_3_addr

]]></Node>
<StgValue><ssdm name="v_V_3_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="5">
<![CDATA[
for.body78.split:18 %v_V_4_load = load i5 %v_V_4_addr

]]></Node>
<StgValue><ssdm name="v_V_4_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="5">
<![CDATA[
for.body78.split:19 %v_V_5_load = load i5 %v_V_5_addr

]]></Node>
<StgValue><ssdm name="v_V_5_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="5">
<![CDATA[
for.body78.split:20 %v_V_6_load = load i5 %v_V_6_addr

]]></Node>
<StgValue><ssdm name="v_V_6_load"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="5">
<![CDATA[
for.body78.split:21 %v_V_7_load = load i5 %v_V_7_addr

]]></Node>
<StgValue><ssdm name="v_V_7_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="7" op_1_bw="7" op_2_bw="7" op_3_bw="7" op_4_bw="7" op_5_bw="7" op_6_bw="7" op_7_bw="7" op_8_bw="7" op_9_bw="3">
<![CDATA[
for.body78.split:22 %tmp_6 = mux i7 @_ssdm_op_Mux.ap_auto.8i7.i3, i7 %v_V_load, i7 %v_V_1_load, i7 %v_V_2_load, i7 %v_V_3_load, i7 %v_V_4_load, i7 %v_V_5_load, i7 %v_V_6_load, i7 %v_V_7_load, i3 %trunc_ln1031

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body78.split:23 %icmp_ln1031 = icmp_ugt  i7 %threshW_read, i7 %tmp_6

]]></Node>
<StgValue><ssdm name="icmp_ln1031"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body78.split:24 %br_ln81 = br i1 %icmp_ln1031, void %if.then82, void %for.inc93

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then82:3 %switch_ln83 = switch i3 %trunc_ln1031, void %arrayidx91.case.7, i3 0, void %arrayidx91.case.0, i3 1, void %arrayidx91.case.1, i3 2, void %arrayidx91.case.2, i3 3, void %arrayidx91.case.3, i3 4, void %arrayidx91.case.4, i3 5, void %arrayidx91.case.5, i3 6, void %arrayidx91.case.6

]]></Node>
<StgValue><ssdm name="switch_ln83"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="7" op_1_bw="5" op_2_bw="0">
<![CDATA[
arrayidx91.case.6:0 %store_ln83 = store i7 0, i5 %v_V_6_addr

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx91.case.6:1 %ref_timer_V_6_addr = getelementptr i3 %ref_timer_V_6, i64 0, i64 %zext_ln1031

]]></Node>
<StgValue><ssdm name="ref_timer_V_6_addr"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="3" op_1_bw="5">
<![CDATA[
arrayidx91.case.6:2 %store_ln84 = store i3 5, i5 %ref_timer_V_6_addr

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
arrayidx91.case.6:3 %br_ln84 = br void %arrayidx91.exit

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="7" op_1_bw="5" op_2_bw="0">
<![CDATA[
arrayidx91.case.5:0 %store_ln83 = store i7 0, i5 %v_V_5_addr

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx91.case.5:1 %ref_timer_V_5_addr = getelementptr i3 %ref_timer_V_5, i64 0, i64 %zext_ln1031

]]></Node>
<StgValue><ssdm name="ref_timer_V_5_addr"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="3" op_1_bw="5">
<![CDATA[
arrayidx91.case.5:2 %store_ln84 = store i3 5, i5 %ref_timer_V_5_addr

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
arrayidx91.case.5:3 %br_ln84 = br void %arrayidx91.exit

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="7" op_1_bw="5" op_2_bw="0">
<![CDATA[
arrayidx91.case.4:0 %store_ln83 = store i7 0, i5 %v_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx91.case.4:1 %ref_timer_V_4_addr = getelementptr i3 %ref_timer_V_4, i64 0, i64 %zext_ln1031

]]></Node>
<StgValue><ssdm name="ref_timer_V_4_addr"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="3" op_1_bw="5">
<![CDATA[
arrayidx91.case.4:2 %store_ln84 = store i3 5, i5 %ref_timer_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
arrayidx91.case.4:3 %br_ln84 = br void %arrayidx91.exit

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="7" op_1_bw="5" op_2_bw="0">
<![CDATA[
arrayidx91.case.3:0 %store_ln83 = store i7 0, i5 %v_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx91.case.3:1 %ref_timer_V_3_addr = getelementptr i3 %ref_timer_V_3, i64 0, i64 %zext_ln1031

]]></Node>
<StgValue><ssdm name="ref_timer_V_3_addr"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="3" op_1_bw="5">
<![CDATA[
arrayidx91.case.3:2 %store_ln84 = store i3 5, i5 %ref_timer_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
arrayidx91.case.3:3 %br_ln84 = br void %arrayidx91.exit

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="7" op_1_bw="5" op_2_bw="0">
<![CDATA[
arrayidx91.case.2:0 %store_ln83 = store i7 0, i5 %v_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx91.case.2:1 %ref_timer_V_2_addr = getelementptr i3 %ref_timer_V_2, i64 0, i64 %zext_ln1031

]]></Node>
<StgValue><ssdm name="ref_timer_V_2_addr"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="3" op_1_bw="5">
<![CDATA[
arrayidx91.case.2:2 %store_ln84 = store i3 5, i5 %ref_timer_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
arrayidx91.case.2:3 %br_ln84 = br void %arrayidx91.exit

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="7" op_1_bw="5" op_2_bw="0">
<![CDATA[
arrayidx91.case.1:0 %store_ln83 = store i7 0, i5 %v_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx91.case.1:1 %ref_timer_V_1_addr = getelementptr i3 %ref_timer_V_1, i64 0, i64 %zext_ln1031

]]></Node>
<StgValue><ssdm name="ref_timer_V_1_addr"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="3" op_1_bw="5">
<![CDATA[
arrayidx91.case.1:2 %store_ln84 = store i3 5, i5 %ref_timer_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
arrayidx91.case.1:3 %br_ln84 = br void %arrayidx91.exit

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="7" op_1_bw="5" op_2_bw="0">
<![CDATA[
arrayidx91.case.0:0 %store_ln83 = store i7 0, i5 %v_V_addr

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx91.case.0:1 %ref_timer_V_addr = getelementptr i3 %ref_timer_V, i64 0, i64 %zext_ln1031

]]></Node>
<StgValue><ssdm name="ref_timer_V_addr"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="3" op_1_bw="5">
<![CDATA[
arrayidx91.case.0:2 %store_ln84 = store i3 5, i5 %ref_timer_V_addr

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
arrayidx91.case.0:3 %br_ln84 = br void %arrayidx91.exit

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="7" op_1_bw="5" op_2_bw="0">
<![CDATA[
arrayidx91.case.7:0 %store_ln83 = store i7 0, i5 %v_V_7_addr

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx91.case.7:1 %ref_timer_V_7_addr = getelementptr i3 %ref_timer_V_7, i64 0, i64 %zext_ln1031

]]></Node>
<StgValue><ssdm name="ref_timer_V_7_addr"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="3" op_1_bw="5">
<![CDATA[
arrayidx91.case.7:2 %store_ln84 = store i3 5, i5 %ref_timer_V_7_addr

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
<literal name="trunc_ln1031" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
arrayidx91.case.7:3 %br_ln84 = br void %arrayidx91.exit

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0">
<![CDATA[
for.inc96.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="28" op_0_bw="28" op_1_bw="12" op_2_bw="8" op_3_bw="8">
<![CDATA[
if.then82:0 %or_ln = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i12.i8.i8, i12 %bin_start_V_read, i8 0, i8 %trunc_ln79

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="28">
<![CDATA[
if.then82:1 %zext_ln82 = zext i28 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln82"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then82:2 %write_ln82 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_spikes, i32 %zext_ln82

]]></Node>
<StgValue><ssdm name="write_ln82"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1031" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
arrayidx91.exit:0 %br_ln85 = br void %for.inc93

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
