<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>HexagonInstrInfo.cpp source code [llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Hexagon</a>/<a href='HexagonInstrInfo.cpp.html'>HexagonInstrInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- HexagonInstrInfo.cpp - Hexagon Instruction Information -------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the Hexagon implementation of the TargetInstrInfo class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="HexagonInstrInfo.h.html">"HexagonInstrInfo.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="Hexagon.h.html">"Hexagon.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="HexagonFrameLowering.h.html">"HexagonFrameLowering.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="HexagonHazardRecognizer.h.html">"HexagonHazardRecognizer.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="HexagonRegisterInfo.h.html">"HexagonRegisterInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="HexagonSubtarget.h.html">"HexagonSubtarget.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/ADT/ArrayRef.h.html">"llvm/ADT/ArrayRef.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/ADT/SmallPtrSet.h.html">"llvm/ADT/SmallPtrSet.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/ADT/StringRef.h.html">"llvm/ADT/StringRef.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/DFAPacketizer.h.html">"llvm/CodeGen/DFAPacketizer.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/LivePhysRegs.h.html">"llvm/CodeGen/LivePhysRegs.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBranchProbabilityInfo.h.html">"llvm/CodeGen/MachineBranchProbabilityInfo.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBundle.h.html">"llvm/CodeGen/MachineInstrBundle.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html">"llvm/CodeGen/MachineLoopInfo.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineMemOperand.h.html">"llvm/CodeGen/MachineMemOperand.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/CodeGen/ScheduleDAG.h.html">"llvm/CodeGen/ScheduleDAG.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetOpcodes.h.html">"llvm/CodeGen/TargetOpcodes.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../include/llvm/IR/DebugLoc.h.html">"llvm/IR/DebugLoc.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../../include/llvm/MC/MCAsmInfo.h.html">"llvm/MC/MCAsmInfo.h"</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../../include/llvm/MC/MCInstrDesc.h.html">"llvm/MC/MCInstrDesc.h"</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../../include/llvm/MC/MCInstrItineraries.h.html">"llvm/MC/MCInstrItineraries.h"</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="../../../include/llvm/MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="46">46</th><td><u>#include <a href="../../../include/llvm/Support/BranchProbability.h.html">"llvm/Support/BranchProbability.h"</a></u></td></tr>
<tr><th id="47">47</th><td><u>#include <a href="../../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="48">48</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="49">49</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="50">50</th><td><u>#include <a href="../../../include/llvm/Support/MachineValueType.h.html">"llvm/Support/MachineValueType.h"</a></u></td></tr>
<tr><th id="51">51</th><td><u>#include <a href="../../../include/llvm/Support/MathExtras.h.html">"llvm/Support/MathExtras.h"</a></u></td></tr>
<tr><th id="52">52</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="53">53</th><td><u>#include <a href="../../../include/llvm/Target/TargetMachine.h.html">"llvm/Target/TargetMachine.h"</a></u></td></tr>
<tr><th id="54">54</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="55">55</th><td><u>#include <a href="../../../../../include/c++/7/cctype.html">&lt;cctype&gt;</a></u></td></tr>
<tr><th id="56">56</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="57">57</th><td><u>#include <a href="../../../../../include/c++/7/cstring.html">&lt;cstring&gt;</a></u></td></tr>
<tr><th id="58">58</th><td><u>#include <a href="../../../../../include/c++/7/iterator.html">&lt;iterator&gt;</a></u></td></tr>
<tr><th id="59">59</th><td><u>#include <a href="../../../../../include/c++/7/string.html">&lt;string&gt;</a></u></td></tr>
<tr><th id="60">60</th><td><u>#include <a href="../../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "hexagon-instrinfo"</u></td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_CTOR_DTOR" data-ref="_M/GET_INSTRINFO_CTOR_DTOR">GET_INSTRINFO_CTOR_DTOR</dfn></u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRMAP_INFO" data-ref="_M/GET_INSTRMAP_INFO">GET_INSTRMAP_INFO</dfn></u></td></tr>
<tr><th id="68">68</th><td><u>#include <a href="HexagonDepTimingClasses.h.html">"HexagonDepTimingClasses.h"</a></u></td></tr>
<tr><th id="69">69</th><td><u>#include <span class='error' title="&apos;HexagonGenDFAPacketizer.inc&apos; file not found">"HexagonGenDFAPacketizer.inc"</span></u></td></tr>
<tr><th id="70">70</th><td><u>#include "HexagonGenInstrInfo.inc"</u></td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="decl def" id="ScheduleInlineAsm" title='ScheduleInlineAsm' data-ref="ScheduleInlineAsm">ScheduleInlineAsm</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"hexagon-sched-inline-asm"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="73">73</th><td>  <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>), <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Do not consider inline-asm a scheduling/"</q></td></tr>
<tr><th id="74">74</th><td>                            <q>"packetization boundary."</q>));</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="EnableBranchPrediction" title='EnableBranchPrediction' data-type='cl::opt&lt;bool&gt;' data-ref="EnableBranchPrediction">EnableBranchPrediction</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"hexagon-enable-branch-prediction"</q>,</td></tr>
<tr><th id="77">77</th><td>  <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>), <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Enable branch prediction"</q>));</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="DisableNVSchedule" title='DisableNVSchedule' data-type='cl::opt&lt;bool&gt;' data-ref="DisableNVSchedule">DisableNVSchedule</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"disable-hexagon-nv-schedule"</q>,</td></tr>
<tr><th id="80">80</th><td>  <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::NumOccurrencesFlag::ZeroOrMore" title='llvm::cl::NumOccurrencesFlag::ZeroOrMore' data-ref="llvm::cl::NumOccurrencesFlag::ZeroOrMore">ZeroOrMore</a>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>),</td></tr>
<tr><th id="81">81</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Disable schedule adjustment for new value stores."</q>));</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="EnableTimingClassLatency" title='EnableTimingClassLatency' data-type='cl::opt&lt;bool&gt;' data-ref="EnableTimingClassLatency">EnableTimingClassLatency</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="84">84</th><td>  <q>"enable-timing-class-latency"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>),</td></tr>
<tr><th id="85">85</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Enable timing class latency"</q>));</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="EnableALUForwarding" title='EnableALUForwarding' data-type='cl::opt&lt;bool&gt;' data-ref="EnableALUForwarding">EnableALUForwarding</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="88">88</th><td>  <q>"enable-alu-forwarding"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>),</td></tr>
<tr><th id="89">89</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Enable vec alu forwarding"</q>));</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="EnableACCForwarding" title='EnableACCForwarding' data-type='cl::opt&lt;bool&gt;' data-ref="EnableACCForwarding">EnableACCForwarding</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="92">92</th><td>  <q>"enable-acc-forwarding"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>),</td></tr>
<tr><th id="93">93</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Enable vec acc forwarding"</q>));</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="BranchRelaxAsmLarge" title='BranchRelaxAsmLarge' data-type='cl::opt&lt;bool&gt;' data-ref="BranchRelaxAsmLarge">BranchRelaxAsmLarge</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"branch-relax-asm-large"</q>,</td></tr>
<tr><th id="96">96</th><td>  <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::NumOccurrencesFlag::ZeroOrMore" title='llvm::cl::NumOccurrencesFlag::ZeroOrMore' data-ref="llvm::cl::NumOccurrencesFlag::ZeroOrMore">ZeroOrMore</a>, <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"branch relax asm"</q>));</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="UseDFAHazardRec" title='UseDFAHazardRec' data-type='cl::opt&lt;bool&gt;' data-ref="UseDFAHazardRec">UseDFAHazardRec</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"dfa-hazard-rec"</q>,</td></tr>
<tr><th id="99">99</th><td>  <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::NumOccurrencesFlag::ZeroOrMore" title='llvm::cl::NumOccurrencesFlag::ZeroOrMore' data-ref="llvm::cl::NumOccurrencesFlag::ZeroOrMore">ZeroOrMore</a>,</td></tr>
<tr><th id="100">100</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Use the DFA based hazard recognizer."</q>));</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td><i class="doc" data-doc="Hexagon_MEMW_OFFSET_MAX">/// Constants for Hexagon instructions.</i></td></tr>
<tr><th id="103">103</th><td><em>const</em> <em>int</em> <dfn class="tu decl def" id="Hexagon_MEMW_OFFSET_MAX" title='Hexagon_MEMW_OFFSET_MAX' data-type='const int' data-ref="Hexagon_MEMW_OFFSET_MAX">Hexagon_MEMW_OFFSET_MAX</dfn> = <var>4095</var>;</td></tr>
<tr><th id="104">104</th><td><em>const</em> <em>int</em> <dfn class="tu decl def" id="Hexagon_MEMW_OFFSET_MIN" title='Hexagon_MEMW_OFFSET_MIN' data-type='const int' data-ref="Hexagon_MEMW_OFFSET_MIN">Hexagon_MEMW_OFFSET_MIN</dfn> = -<var>4096</var>;</td></tr>
<tr><th id="105">105</th><td><em>const</em> <em>int</em> <dfn class="tu decl def" id="Hexagon_MEMD_OFFSET_MAX" title='Hexagon_MEMD_OFFSET_MAX' data-type='const int' data-ref="Hexagon_MEMD_OFFSET_MAX">Hexagon_MEMD_OFFSET_MAX</dfn> = <var>8191</var>;</td></tr>
<tr><th id="106">106</th><td><em>const</em> <em>int</em> <dfn class="tu decl def" id="Hexagon_MEMD_OFFSET_MIN" title='Hexagon_MEMD_OFFSET_MIN' data-type='const int' data-ref="Hexagon_MEMD_OFFSET_MIN">Hexagon_MEMD_OFFSET_MIN</dfn> = -<var>8192</var>;</td></tr>
<tr><th id="107">107</th><td><em>const</em> <em>int</em> <dfn class="tu decl def" id="Hexagon_MEMH_OFFSET_MAX" title='Hexagon_MEMH_OFFSET_MAX' data-type='const int' data-ref="Hexagon_MEMH_OFFSET_MAX">Hexagon_MEMH_OFFSET_MAX</dfn> = <var>2047</var>;</td></tr>
<tr><th id="108">108</th><td><em>const</em> <em>int</em> <dfn class="tu decl def" id="Hexagon_MEMH_OFFSET_MIN" title='Hexagon_MEMH_OFFSET_MIN' data-type='const int' data-ref="Hexagon_MEMH_OFFSET_MIN">Hexagon_MEMH_OFFSET_MIN</dfn> = -<var>2048</var>;</td></tr>
<tr><th id="109">109</th><td><em>const</em> <em>int</em> <dfn class="tu decl def" id="Hexagon_MEMB_OFFSET_MAX" title='Hexagon_MEMB_OFFSET_MAX' data-type='const int' data-ref="Hexagon_MEMB_OFFSET_MAX">Hexagon_MEMB_OFFSET_MAX</dfn> = <var>1023</var>;</td></tr>
<tr><th id="110">110</th><td><em>const</em> <em>int</em> <dfn class="tu decl def" id="Hexagon_MEMB_OFFSET_MIN" title='Hexagon_MEMB_OFFSET_MIN' data-type='const int' data-ref="Hexagon_MEMB_OFFSET_MIN">Hexagon_MEMB_OFFSET_MIN</dfn> = -<var>1024</var>;</td></tr>
<tr><th id="111">111</th><td><em>const</em> <em>int</em> <dfn class="tu decl def" id="Hexagon_ADDI_OFFSET_MAX" title='Hexagon_ADDI_OFFSET_MAX' data-type='const int' data-ref="Hexagon_ADDI_OFFSET_MAX">Hexagon_ADDI_OFFSET_MAX</dfn> = <var>32767</var>;</td></tr>
<tr><th id="112">112</th><td><em>const</em> <em>int</em> <dfn class="tu decl def" id="Hexagon_ADDI_OFFSET_MIN" title='Hexagon_ADDI_OFFSET_MIN' data-type='const int' data-ref="Hexagon_ADDI_OFFSET_MIN">Hexagon_ADDI_OFFSET_MIN</dfn> = -<var>32768</var>;</td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td><i>// Pin the vtable to this file.</i></td></tr>
<tr><th id="115">115</th><td><em>void</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="virtual decl def" id="_ZN4llvm16HexagonInstrInfo6anchorEv" title='llvm::HexagonInstrInfo::anchor' data-ref="_ZN4llvm16HexagonInstrInfo6anchorEv">anchor</dfn>() {}</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td><a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZN4llvm16HexagonInstrInfoC1ERNS_16HexagonSubtargetE" title='llvm::HexagonInstrInfo::HexagonInstrInfo' data-ref="_ZN4llvm16HexagonInstrInfoC1ERNS_16HexagonSubtargetE">HexagonInstrInfo</dfn>(<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a> &amp;<dfn class="local col6 decl" id="6ST" title='ST' data-type='llvm::HexagonSubtarget &amp;' data-ref="6ST">ST</dfn>)</td></tr>
<tr><th id="118">118</th><td>  : HexagonGenInstrInfo(Hexagon::<span class='error' title="no member named &apos;ADJCALLSTACKDOWN&apos; in namespace &apos;llvm::Hexagon&apos;">ADJCALLSTACKDOWN</span>, Hexagon::<span class='error' title="no member named &apos;ADJCALLSTACKUP&apos; in namespace &apos;llvm::Hexagon&apos;">ADJCALLSTACKUP</span>),</td></tr>
<tr><th id="119">119</th><td>    <a class="member" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo::Subtarget" title='llvm::HexagonInstrInfo::Subtarget' data-ref="llvm::HexagonInstrInfo::Subtarget">Subtarget</a>(<a class="local col6 ref" href="#6ST" title='ST' data-ref="6ST">ST</a>) {}</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL18isIntRegForSubInstj" title='isIntRegForSubInst' data-type='bool isIntRegForSubInst(unsigned int Reg)' data-ref="_ZL18isIntRegForSubInstj">isIntRegForSubInst</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="7Reg" title='Reg' data-type='unsigned int' data-ref="7Reg">Reg</dfn>) {</td></tr>
<tr><th id="122">122</th><td>  <b>return</b> (Reg &gt;= Hexagon::<span class='error' title="no member named &apos;R0&apos; in namespace &apos;llvm::Hexagon&apos;">R0</span> &amp;&amp; Reg &lt;= Hexagon::<span class='error' title="no member named &apos;R7&apos; in namespace &apos;llvm::Hexagon&apos;">R7</span>) ||</td></tr>
<tr><th id="123">123</th><td>         (Reg &gt;= Hexagon::<span class='error' title="no member named &apos;R16&apos; in namespace &apos;llvm::Hexagon&apos;">R16</span> &amp;&amp; Reg &lt;= Hexagon::<span class='error' title="no member named &apos;R23&apos; in namespace &apos;llvm::Hexagon&apos;">R23</span>);</td></tr>
<tr><th id="124">124</th><td>}</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL18isDblRegForSubInstjRKN4llvm19HexagonRegisterInfoE" title='isDblRegForSubInst' data-type='bool isDblRegForSubInst(unsigned int Reg, const llvm::HexagonRegisterInfo &amp; HRI)' data-ref="_ZL18isDblRegForSubInstjRKN4llvm19HexagonRegisterInfoE">isDblRegForSubInst</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="8Reg" title='Reg' data-type='unsigned int' data-ref="8Reg">Reg</dfn>, <em>const</em> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo">HexagonRegisterInfo</a> &amp;<dfn class="local col9 decl" id="9HRI" title='HRI' data-type='const llvm::HexagonRegisterInfo &amp;' data-ref="9HRI">HRI</dfn>) {</td></tr>
<tr><th id="127">127</th><td>  <b>return</b> isIntRegForSubInst(HRI.<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getSubReg</span>(Reg, Hexagon::<span class='error' title="no member named &apos;isub_lo&apos; in namespace &apos;llvm::Hexagon&apos;">isub_lo</span>)) &amp;&amp;</td></tr>
<tr><th id="128">128</th><td>         isIntRegForSubInst(HRI.<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getSubReg</span>(Reg, Hexagon::<span class='error' title="no member named &apos;isub_hi&apos; in namespace &apos;llvm::Hexagon&apos;">isub_hi</span>));</td></tr>
<tr><th id="129">129</th><td>}</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td><i class="doc" data-doc="_ZL13nonDbgMICountN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb1EEES5_">/// Calculate number of instructions excluding the debug instructions.</i></td></tr>
<tr><th id="132">132</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL13nonDbgMICountN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb1EEES5_" title='nonDbgMICount' data-type='unsigned int nonDbgMICount(MachineBasicBlock::const_instr_iterator MIB, MachineBasicBlock::const_instr_iterator MIE)' data-ref="_ZL13nonDbgMICountN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb1EEES5_">nonDbgMICount</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_instr_iterator" title='llvm::MachineBasicBlock::const_instr_iterator' data-type='Instructions::const_iterator' data-ref="llvm::MachineBasicBlock::const_instr_iterator">const_instr_iterator</a> <dfn class="local col0 decl" id="10MIB" title='MIB' data-type='MachineBasicBlock::const_instr_iterator' data-ref="10MIB">MIB</dfn>,</td></tr>
<tr><th id="133">133</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_instr_iterator" title='llvm::MachineBasicBlock::const_instr_iterator' data-type='Instructions::const_iterator' data-ref="llvm::MachineBasicBlock::const_instr_iterator">const_instr_iterator</a> <dfn class="local col1 decl" id="11MIE" title='MIE' data-type='MachineBasicBlock::const_instr_iterator' data-ref="11MIE">MIE</dfn>) {</td></tr>
<tr><th id="134">134</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="12Count" title='Count' data-type='unsigned int' data-ref="12Count">Count</dfn> = <var>0</var>;</td></tr>
<tr><th id="135">135</th><td>  <b>for</b> (; <a class="local col0 ref" href="#10MIB" title='MIB' data-ref="10MIB">MIB</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col1 ref" href="#11MIE" title='MIE' data-ref="11MIE">MIE</a>; <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col0 ref" href="#10MIB" title='MIB' data-ref="10MIB">MIB</a>) {</td></tr>
<tr><th id="136">136</th><td>    <b>if</b> (!<a class="local col0 ref" href="#10MIB" title='MIB' data-ref="10MIB">MIB</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="137">137</th><td>      ++<a class="local col2 ref" href="#12Count" title='Count' data-ref="12Count">Count</a>;</td></tr>
<tr><th id="138">138</th><td>  }</td></tr>
<tr><th id="139">139</th><td>  <b>return</b> <a class="local col2 ref" href="#12Count" title='Count' data-ref="12Count">Count</a>;</td></tr>
<tr><th id="140">140</th><td>}</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td><i class="doc">/// Find the hardware loop instruction used to set-up the specified loop.</i></td></tr>
<tr><th id="143">143</th><td><i class="doc">/// On Hexagon, we have two instructions used to set-up the hardware loop</i></td></tr>
<tr><th id="144">144</th><td><i class="doc">/// (LOOP0, LOOP1) with corresponding endloop (ENDLOOP0, ENDLOOP1) instructions</i></td></tr>
<tr><th id="145">145</th><td><i class="doc">/// to indicate the end of a loop.</i></td></tr>
<tr><th id="146">146</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo13findLoopInstrEPNS_17MachineBasicBlockEjS2_RNS_11SmallPtrSetIS2_Lj8EEE" title='llvm::HexagonInstrInfo::findLoopInstr' data-ref="_ZNK4llvm16HexagonInstrInfo13findLoopInstrEPNS_17MachineBasicBlockEjS2_RNS_11SmallPtrSetIS2_Lj8EEE">findLoopInstr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="13BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="13BB">BB</dfn>,</td></tr>
<tr><th id="147">147</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="14EndLoopOp" title='EndLoopOp' data-type='unsigned int' data-ref="14EndLoopOp">EndLoopOp</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="15TargetBB" title='TargetBB' data-type='llvm::MachineBasicBlock *' data-ref="15TargetBB">TargetBB</dfn>,</td></tr>
<tr><th id="148">148</th><td>      <a class="type" href="../../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSet" title='llvm::SmallPtrSet' data-ref="llvm::SmallPtrSet">SmallPtrSet</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *, <var>8</var>&gt; &amp;<dfn class="local col6 decl" id="16Visited" title='Visited' data-type='SmallPtrSet&lt;llvm::MachineBasicBlock *, 8&gt; &amp;' data-ref="16Visited">Visited</dfn>) <em>const</em> {</td></tr>
<tr><th id="149">149</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="17LOOPi" title='LOOPi' data-type='unsigned int' data-ref="17LOOPi">LOOPi</dfn>;</td></tr>
<tr><th id="150">150</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="18LOOPr" title='LOOPr' data-type='unsigned int' data-ref="18LOOPr">LOOPr</dfn>;</td></tr>
<tr><th id="151">151</th><td>  <b>if</b> (EndLoopOp == Hexagon::<span class='error' title="no member named &apos;ENDLOOP0&apos; in namespace &apos;llvm::Hexagon&apos;">ENDLOOP0</span>) {</td></tr>
<tr><th id="152">152</th><td>    LOOPi = Hexagon::<span class='error' title="no member named &apos;J2_loop0i&apos; in namespace &apos;llvm::Hexagon&apos;">J2_loop0i</span>;</td></tr>
<tr><th id="153">153</th><td>    LOOPr = Hexagon::<span class='error' title="no member named &apos;J2_loop0r&apos; in namespace &apos;llvm::Hexagon&apos;">J2_loop0r</span>;</td></tr>
<tr><th id="154">154</th><td>  } <b>else</b> { <i>// EndLoopOp == Hexagon::EndLOOP1</i></td></tr>
<tr><th id="155">155</th><td>    LOOPi = Hexagon::<span class='error' title="no member named &apos;J2_loop1i&apos; in namespace &apos;llvm::Hexagon&apos;">J2_loop1i</span>;</td></tr>
<tr><th id="156">156</th><td>    LOOPr = Hexagon::<span class='error' title="no member named &apos;J2_loop1r&apos; in namespace &apos;llvm::Hexagon&apos;">J2_loop1r</span>;</td></tr>
<tr><th id="157">157</th><td>  }</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td>  <i>// The loop set-up instruction will be in a predecessor block</i></td></tr>
<tr><th id="160">160</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="19PB" title='PB' data-type='llvm::MachineBasicBlock *' data-ref="19PB">PB</dfn> : <a class="local col3 ref" href="#13BB" title='BB' data-ref="13BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12predecessorsEv" title='llvm::MachineBasicBlock::predecessors' data-ref="_ZN4llvm17MachineBasicBlock12predecessorsEv">predecessors</a>()) {</td></tr>
<tr><th id="161">161</th><td>    <i>// If this has been visited, already skip it.</i></td></tr>
<tr><th id="162">162</th><td>    <b>if</b> (!<a class="local col6 ref" href="#16Visited" title='Visited' data-ref="16Visited">Visited</a>.<a class="ref" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="local col9 ref" href="#19PB" title='PB' data-ref="19PB">PB</a>).<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::SmallPtrSetIterator&lt;llvm::MachineBasicBlock *&gt;, bool&gt;::second' data-ref="std::pair::second">second</a>)</td></tr>
<tr><th id="163">163</th><td>      <b>continue</b>;</td></tr>
<tr><th id="164">164</th><td>    <b>if</b> (<a class="local col9 ref" href="#19PB" title='PB' data-ref="19PB">PB</a> == <a class="local col3 ref" href="#13BB" title='BB' data-ref="13BB">BB</a>)</td></tr>
<tr><th id="165">165</th><td>      <b>continue</b>;</td></tr>
<tr><th id="166">166</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col0 decl" id="20I" title='I' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, true, false&gt;' data-ref="20I">I</dfn> = <a class="local col9 ref" href="#19PB" title='PB' data-ref="19PB">PB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12instr_rbeginEv" title='llvm::MachineBasicBlock::instr_rbegin' data-ref="_ZN4llvm17MachineBasicBlock12instr_rbeginEv">instr_rbegin</a>(), <dfn class="local col1 decl" id="21E" title='E' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, true, false&gt;' data-ref="21E">E</dfn> = <a class="local col9 ref" href="#19PB" title='PB' data-ref="19PB">PB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10instr_rendEv" title='llvm::MachineBasicBlock::instr_rend' data-ref="_ZN4llvm17MachineBasicBlock10instr_rendEv">instr_rend</a>(); <a class="local col0 ref" href="#20I" title='I' data-ref="20I">I</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col1 ref" href="#21E" title='E' data-ref="21E">E</a>; <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col0 ref" href="#20I" title='I' data-ref="20I">I</a>) {</td></tr>
<tr><th id="167">167</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="22Opc" title='Opc' data-type='unsigned int' data-ref="22Opc">Opc</dfn> = <a class="local col0 ref" href="#20I" title='I' data-ref="20I">I</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="168">168</th><td>      <b>if</b> (<a class="local col2 ref" href="#22Opc" title='Opc' data-ref="22Opc">Opc</a> == <a class="local col7 ref" href="#17LOOPi" title='LOOPi' data-ref="17LOOPi">LOOPi</a> || <a class="local col2 ref" href="#22Opc" title='Opc' data-ref="22Opc">Opc</a> == <a class="local col8 ref" href="#18LOOPr" title='LOOPr' data-ref="18LOOPr">LOOPr</a>)</td></tr>
<tr><th id="169">169</th><td>        <b>return</b> &amp;<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col0 ref" href="#20I" title='I' data-ref="20I">I</a>;</td></tr>
<tr><th id="170">170</th><td>      <i>// We've reached a different loop, which means the loop01 has been</i></td></tr>
<tr><th id="171">171</th><td><i>      // removed.</i></td></tr>
<tr><th id="172">172</th><td>      <b>if</b> (<a class="local col2 ref" href="#22Opc" title='Opc' data-ref="22Opc">Opc</a> == <a class="local col4 ref" href="#14EndLoopOp" title='EndLoopOp' data-ref="14EndLoopOp">EndLoopOp</a> &amp;&amp; <a class="local col0 ref" href="#20I" title='I' data-ref="20I">I</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>() != <a class="local col5 ref" href="#15TargetBB" title='TargetBB' data-ref="15TargetBB">TargetBB</a>)</td></tr>
<tr><th id="173">173</th><td>        <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="174">174</th><td>    }</td></tr>
<tr><th id="175">175</th><td>    <i>// Check the predecessors for the LOOP instruction.</i></td></tr>
<tr><th id="176">176</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="23Loop" title='Loop' data-type='llvm::MachineInstr *' data-ref="23Loop"><a class="local col3 ref" href="#23Loop" title='Loop' data-ref="23Loop">Loop</a></dfn> = <a class="member" href="#_ZNK4llvm16HexagonInstrInfo13findLoopInstrEPNS_17MachineBasicBlockEjS2_RNS_11SmallPtrSetIS2_Lj8EEE" title='llvm::HexagonInstrInfo::findLoopInstr' data-ref="_ZNK4llvm16HexagonInstrInfo13findLoopInstrEPNS_17MachineBasicBlockEjS2_RNS_11SmallPtrSetIS2_Lj8EEE">findLoopInstr</a>(<a class="local col9 ref" href="#19PB" title='PB' data-ref="19PB">PB</a>, <a class="local col4 ref" href="#14EndLoopOp" title='EndLoopOp' data-ref="14EndLoopOp">EndLoopOp</a>, <a class="local col5 ref" href="#15TargetBB" title='TargetBB' data-ref="15TargetBB">TargetBB</a>, <span class='refarg'><a class="local col6 ref" href="#16Visited" title='Visited' data-ref="16Visited">Visited</a></span>))</td></tr>
<tr><th id="177">177</th><td>      <b>return</b> <a class="local col3 ref" href="#23Loop" title='Loop' data-ref="23Loop">Loop</a>;</td></tr>
<tr><th id="178">178</th><td>  }</td></tr>
<tr><th id="179">179</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="180">180</th><td>}</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td><i class="doc" data-doc="_ZL13parseOperandsRKN4llvm12MachineInstrERNS_11SmallVectorIjLj4EEERNS3_IjLj8EEE">/// Gather register def/uses from MI.</i></td></tr>
<tr><th id="183">183</th><td><i class="doc" data-doc="_ZL13parseOperandsRKN4llvm12MachineInstrERNS_11SmallVectorIjLj4EEERNS3_IjLj8EEE">/// This treats possible (predicated) defs as actually happening ones</i></td></tr>
<tr><th id="184">184</th><td><i class="doc" data-doc="_ZL13parseOperandsRKN4llvm12MachineInstrERNS_11SmallVectorIjLj4EEERNS3_IjLj8EEE">/// (conservatively).</i></td></tr>
<tr><th id="185">185</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="tu decl def" id="_ZL13parseOperandsRKN4llvm12MachineInstrERNS_11SmallVectorIjLj4EEERNS3_IjLj8EEE" title='parseOperands' data-type='void parseOperands(const llvm::MachineInstr &amp; MI, SmallVector&lt;unsigned int, 4&gt; &amp; Defs, SmallVector&lt;unsigned int, 8&gt; &amp; Uses)' data-ref="_ZL13parseOperandsRKN4llvm12MachineInstrERNS_11SmallVectorIjLj4EEERNS3_IjLj8EEE">parseOperands</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="24MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="24MI">MI</dfn>,</td></tr>
<tr><th id="186">186</th><td>      <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>4</var>&gt; &amp;<dfn class="local col5 decl" id="25Defs" title='Defs' data-type='SmallVector&lt;unsigned int, 4&gt; &amp;' data-ref="25Defs">Defs</dfn>, <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>8</var>&gt; &amp;<dfn class="local col6 decl" id="26Uses" title='Uses' data-type='SmallVector&lt;unsigned int, 8&gt; &amp;' data-ref="26Uses">Uses</dfn>) {</td></tr>
<tr><th id="187">187</th><td>  <a class="local col5 ref" href="#25Defs" title='Defs' data-ref="25Defs">Defs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="188">188</th><td>  <a class="local col6 ref" href="#26Uses" title='Uses' data-ref="26Uses">Uses</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="27i" title='i' data-type='unsigned int' data-ref="27i">i</dfn> = <var>0</var>, <dfn class="local col8 decl" id="28e" title='e' data-type='unsigned int' data-ref="28e">e</dfn> = <a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col7 ref" href="#27i" title='i' data-ref="27i">i</a> != <a class="local col8 ref" href="#28e" title='e' data-ref="28e">e</a>; ++<a class="local col7 ref" href="#27i" title='i' data-ref="27i">i</a>) {</td></tr>
<tr><th id="191">191</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="29MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="29MO">MO</dfn> = <a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#27i" title='i' data-ref="27i">i</a>);</td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td>    <b>if</b> (!<a class="local col9 ref" href="#29MO" title='MO' data-ref="29MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="194">194</th><td>      <b>continue</b>;</td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="30Reg" title='Reg' data-type='unsigned int' data-ref="30Reg">Reg</dfn> = <a class="local col9 ref" href="#29MO" title='MO' data-ref="29MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="197">197</th><td>    <b>if</b> (!<a class="local col0 ref" href="#30Reg" title='Reg' data-ref="30Reg">Reg</a>)</td></tr>
<tr><th id="198">198</th><td>      <b>continue</b>;</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td>    <b>if</b> (<a class="local col9 ref" href="#29MO" title='MO' data-ref="29MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>())</td></tr>
<tr><th id="201">201</th><td>      <a class="local col6 ref" href="#26Uses" title='Uses' data-ref="26Uses">Uses</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col9 ref" href="#29MO" title='MO' data-ref="29MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td>    <b>if</b> (<a class="local col9 ref" href="#29MO" title='MO' data-ref="29MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="204">204</th><td>      <a class="local col5 ref" href="#25Defs" title='Defs' data-ref="25Defs">Defs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col9 ref" href="#29MO" title='MO' data-ref="29MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="205">205</th><td>  }</td></tr>
<tr><th id="206">206</th><td>}</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td><i  data-doc="_ZL17isDuplexPairMatchjj">// Position dependent, so check twice for swap.</i></td></tr>
<tr><th id="209">209</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL17isDuplexPairMatchjj" title='isDuplexPairMatch' data-type='bool isDuplexPairMatch(unsigned int Ga, unsigned int Gb)' data-ref="_ZL17isDuplexPairMatchjj">isDuplexPairMatch</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="31Ga" title='Ga' data-type='unsigned int' data-ref="31Ga">Ga</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="32Gb" title='Gb' data-type='unsigned int' data-ref="32Gb">Gb</dfn>) {</td></tr>
<tr><th id="210">210</th><td>  <b>switch</b> (<a class="local col1 ref" href="#31Ga" title='Ga' data-ref="31Ga">Ga</a>) {</td></tr>
<tr><th id="211">211</th><td>  <b>case</b> <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_None" title='llvm::HexagonII::SubInstructionGroup::HSIG_None' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_None">HSIG_None</a>:</td></tr>
<tr><th id="212">212</th><td>  <b>default</b>:</td></tr>
<tr><th id="213">213</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="214">214</th><td>  <b>case</b> <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_L1" title='llvm::HexagonII::SubInstructionGroup::HSIG_L1' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_L1">HSIG_L1</a>:</td></tr>
<tr><th id="215">215</th><td>    <b>return</b> (<a class="local col2 ref" href="#32Gb" title='Gb' data-ref="32Gb">Gb</a> == <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_L1" title='llvm::HexagonII::SubInstructionGroup::HSIG_L1' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_L1">HSIG_L1</a> || <a class="local col2 ref" href="#32Gb" title='Gb' data-ref="32Gb">Gb</a> == <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_A" title='llvm::HexagonII::SubInstructionGroup::HSIG_A' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_A">HSIG_A</a>);</td></tr>
<tr><th id="216">216</th><td>  <b>case</b> <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_L2" title='llvm::HexagonII::SubInstructionGroup::HSIG_L2' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_L2">HSIG_L2</a>:</td></tr>
<tr><th id="217">217</th><td>    <b>return</b> (<a class="local col2 ref" href="#32Gb" title='Gb' data-ref="32Gb">Gb</a> == <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_L1" title='llvm::HexagonII::SubInstructionGroup::HSIG_L1' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_L1">HSIG_L1</a> || <a class="local col2 ref" href="#32Gb" title='Gb' data-ref="32Gb">Gb</a> == <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_L2" title='llvm::HexagonII::SubInstructionGroup::HSIG_L2' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_L2">HSIG_L2</a> ||</td></tr>
<tr><th id="218">218</th><td>            <a class="local col2 ref" href="#32Gb" title='Gb' data-ref="32Gb">Gb</a> == <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_A" title='llvm::HexagonII::SubInstructionGroup::HSIG_A' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_A">HSIG_A</a>);</td></tr>
<tr><th id="219">219</th><td>  <b>case</b> <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_S1" title='llvm::HexagonII::SubInstructionGroup::HSIG_S1' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_S1">HSIG_S1</a>:</td></tr>
<tr><th id="220">220</th><td>    <b>return</b> (<a class="local col2 ref" href="#32Gb" title='Gb' data-ref="32Gb">Gb</a> == <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_L1" title='llvm::HexagonII::SubInstructionGroup::HSIG_L1' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_L1">HSIG_L1</a> || <a class="local col2 ref" href="#32Gb" title='Gb' data-ref="32Gb">Gb</a> == <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_L2" title='llvm::HexagonII::SubInstructionGroup::HSIG_L2' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_L2">HSIG_L2</a> ||</td></tr>
<tr><th id="221">221</th><td>            <a class="local col2 ref" href="#32Gb" title='Gb' data-ref="32Gb">Gb</a> == <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_S1" title='llvm::HexagonII::SubInstructionGroup::HSIG_S1' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_S1">HSIG_S1</a> || <a class="local col2 ref" href="#32Gb" title='Gb' data-ref="32Gb">Gb</a> == <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_A" title='llvm::HexagonII::SubInstructionGroup::HSIG_A' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_A">HSIG_A</a>);</td></tr>
<tr><th id="222">222</th><td>  <b>case</b> <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_S2" title='llvm::HexagonII::SubInstructionGroup::HSIG_S2' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_S2">HSIG_S2</a>:</td></tr>
<tr><th id="223">223</th><td>    <b>return</b> (<a class="local col2 ref" href="#32Gb" title='Gb' data-ref="32Gb">Gb</a> == <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_L1" title='llvm::HexagonII::SubInstructionGroup::HSIG_L1' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_L1">HSIG_L1</a> || <a class="local col2 ref" href="#32Gb" title='Gb' data-ref="32Gb">Gb</a> == <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_L2" title='llvm::HexagonII::SubInstructionGroup::HSIG_L2' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_L2">HSIG_L2</a> ||</td></tr>
<tr><th id="224">224</th><td>            <a class="local col2 ref" href="#32Gb" title='Gb' data-ref="32Gb">Gb</a> == <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_S1" title='llvm::HexagonII::SubInstructionGroup::HSIG_S1' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_S1">HSIG_S1</a> || <a class="local col2 ref" href="#32Gb" title='Gb' data-ref="32Gb">Gb</a> == <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_S2" title='llvm::HexagonII::SubInstructionGroup::HSIG_S2' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_S2">HSIG_S2</a> ||</td></tr>
<tr><th id="225">225</th><td>            <a class="local col2 ref" href="#32Gb" title='Gb' data-ref="32Gb">Gb</a> == <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_A" title='llvm::HexagonII::SubInstructionGroup::HSIG_A' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_A">HSIG_A</a>);</td></tr>
<tr><th id="226">226</th><td>  <b>case</b> <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_A" title='llvm::HexagonII::SubInstructionGroup::HSIG_A' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_A">HSIG_A</a>:</td></tr>
<tr><th id="227">227</th><td>    <b>return</b> (<a class="local col2 ref" href="#32Gb" title='Gb' data-ref="32Gb">Gb</a> == <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_A" title='llvm::HexagonII::SubInstructionGroup::HSIG_A' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_A">HSIG_A</a>);</td></tr>
<tr><th id="228">228</th><td>  <b>case</b> <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_Compound" title='llvm::HexagonII::SubInstructionGroup::HSIG_Compound' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_Compound">HSIG_Compound</a>:</td></tr>
<tr><th id="229">229</th><td>    <b>return</b> (<a class="local col2 ref" href="#32Gb" title='Gb' data-ref="32Gb">Gb</a> == <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_Compound" title='llvm::HexagonII::SubInstructionGroup::HSIG_Compound' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_Compound">HSIG_Compound</a>);</td></tr>
<tr><th id="230">230</th><td>  }</td></tr>
<tr><th id="231">231</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="232">232</th><td>}</td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td><i class="doc">/// isLoadFromStackSlot - If the specified machine instruction is a direct</i></td></tr>
<tr><th id="235">235</th><td><i class="doc">/// load from a stack slot, return the virtual or physical register number of</i></td></tr>
<tr><th id="236">236</th><td><i class="doc">/// the destination along with the FrameIndex of the loaded stack slot.  If</i></td></tr>
<tr><th id="237">237</th><td><i class="doc">/// not, return 0.  This predicate must return 0 if the instruction has</i></td></tr>
<tr><th id="238">238</th><td><i class="doc">/// any side effects other than loading from the stack slot.</i></td></tr>
<tr><th id="239">239</th><td><em>unsigned</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" title='llvm::HexagonInstrInfo::isLoadFromStackSlot' data-ref="_ZNK4llvm16HexagonInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi">isLoadFromStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="33MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="33MI">MI</dfn>,</td></tr>
<tr><th id="240">240</th><td>                                               <em>int</em> &amp;<dfn class="local col4 decl" id="34FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="34FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="241">241</th><td>  <b>switch</b> (<a class="local col3 ref" href="#33MI" title='MI' data-ref="33MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="242">242</th><td>    <b>default</b>:</td></tr>
<tr><th id="243">243</th><td>      <b>break</b>;</td></tr>
<tr><th id="244">244</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadri_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadri_io</span>:</td></tr>
<tr><th id="245">245</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadrd_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadrd_io</span>:</td></tr>
<tr><th id="246">246</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_ai</span>:</td></tr>
<tr><th id="247">247</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_nt_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_nt_ai</span>:</td></tr>
<tr><th id="248">248</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32Ub_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32Ub_ai</span>:</td></tr>
<tr><th id="249">249</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;LDriw_pred&apos; in namespace &apos;llvm::Hexagon&apos;">LDriw_pred</span>:</td></tr>
<tr><th id="250">250</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;LDriw_ctr&apos; in namespace &apos;llvm::Hexagon&apos;">LDriw_ctr</span>:</td></tr>
<tr><th id="251">251</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_vloadrq_ai&apos; in namespace &apos;llvm::Hexagon&apos;">PS_vloadrq_ai</span>:</td></tr>
<tr><th id="252">252</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_vloadrw_ai&apos; in namespace &apos;llvm::Hexagon&apos;">PS_vloadrw_ai</span>:</td></tr>
<tr><th id="253">253</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_vloadrw_nt_ai&apos; in namespace &apos;llvm::Hexagon&apos;">PS_vloadrw_nt_ai</span>: {</td></tr>
<tr><th id="254">254</th><td>      <em>const</em> MachineOperand OpFI = MI.getOperand(<var>1</var>);</td></tr>
<tr><th id="255">255</th><td>      <b>if</b> (!OpFI.isFI())</td></tr>
<tr><th id="256">256</th><td>        <b>return</b> <var>0</var>;</td></tr>
<tr><th id="257">257</th><td>      <em>const</em> MachineOperand OpOff = MI.getOperand(<var>2</var>);</td></tr>
<tr><th id="258">258</th><td>      <b>if</b> (!OpOff.isImm() || OpOff.getImm() != <var>0</var>)</td></tr>
<tr><th id="259">259</th><td>        <b>return</b> <var>0</var>;</td></tr>
<tr><th id="260">260</th><td>      FrameIndex = OpFI.getIndex();</td></tr>
<tr><th id="261">261</th><td>      <b>return</b> MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="262">262</th><td>    }</td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_ploadrit_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_ploadrit_io</span>:</td></tr>
<tr><th id="265">265</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_ploadrif_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_ploadrif_io</span>:</td></tr>
<tr><th id="266">266</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_ploadrdt_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_ploadrdt_io</span>:</td></tr>
<tr><th id="267">267</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_ploadrdf_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_ploadrdf_io</span>: {</td></tr>
<tr><th id="268">268</th><td>      <em>const</em> MachineOperand OpFI = MI.getOperand(<var>2</var>);</td></tr>
<tr><th id="269">269</th><td>      <b>if</b> (!OpFI.isFI())</td></tr>
<tr><th id="270">270</th><td>        <b>return</b> <var>0</var>;</td></tr>
<tr><th id="271">271</th><td>      <em>const</em> MachineOperand OpOff = MI.getOperand(<var>3</var>);</td></tr>
<tr><th id="272">272</th><td>      <b>if</b> (!OpOff.isImm() || OpOff.getImm() != <var>0</var>)</td></tr>
<tr><th id="273">273</th><td>        <b>return</b> <var>0</var>;</td></tr>
<tr><th id="274">274</th><td>      FrameIndex = OpFI.getIndex();</td></tr>
<tr><th id="275">275</th><td>      <b>return</b> MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="276">276</th><td>    }</td></tr>
<tr><th id="277">277</th><td>  }</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="280">280</th><td>}</td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td><i class="doc">/// isStoreToStackSlot - If the specified machine instruction is a direct</i></td></tr>
<tr><th id="283">283</th><td><i class="doc">/// store to a stack slot, return the virtual or physical register number of</i></td></tr>
<tr><th id="284">284</th><td><i class="doc">/// the source reg along with the FrameIndex of the loaded stack slot.  If</i></td></tr>
<tr><th id="285">285</th><td><i class="doc">/// not, return 0.  This predicate must return 0 if the instruction has</i></td></tr>
<tr><th id="286">286</th><td><i class="doc">/// any side effects other than storing to the stack slot.</i></td></tr>
<tr><th id="287">287</th><td><em>unsigned</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi" title='llvm::HexagonInstrInfo::isStoreToStackSlot' data-ref="_ZNK4llvm16HexagonInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi">isStoreToStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="35MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="35MI">MI</dfn>,</td></tr>
<tr><th id="288">288</th><td>                                              <em>int</em> &amp;<dfn class="local col6 decl" id="36FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="36FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="289">289</th><td>  <b>switch</b> (<a class="local col5 ref" href="#35MI" title='MI' data-ref="35MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="290">290</th><td>    <b>default</b>:</td></tr>
<tr><th id="291">291</th><td>      <b>break</b>;</td></tr>
<tr><th id="292">292</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storerb_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerb_io</span>:</td></tr>
<tr><th id="293">293</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storerh_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerh_io</span>:</td></tr>
<tr><th id="294">294</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storeri_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storeri_io</span>:</td></tr>
<tr><th id="295">295</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storerd_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerd_io</span>:</td></tr>
<tr><th id="296">296</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vS32b_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32b_ai</span>:</td></tr>
<tr><th id="297">297</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vS32Ub_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32Ub_ai</span>:</td></tr>
<tr><th id="298">298</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;STriw_pred&apos; in namespace &apos;llvm::Hexagon&apos;">STriw_pred</span>:</td></tr>
<tr><th id="299">299</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;STriw_ctr&apos; in namespace &apos;llvm::Hexagon&apos;">STriw_ctr</span>:</td></tr>
<tr><th id="300">300</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_vstorerq_ai&apos; in namespace &apos;llvm::Hexagon&apos;">PS_vstorerq_ai</span>:</td></tr>
<tr><th id="301">301</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_vstorerw_ai&apos; in namespace &apos;llvm::Hexagon&apos;">PS_vstorerw_ai</span>: {</td></tr>
<tr><th id="302">302</th><td>      <em>const</em> MachineOperand &amp;OpFI = MI.getOperand(<var>0</var>);</td></tr>
<tr><th id="303">303</th><td>      <b>if</b> (!OpFI.isFI())</td></tr>
<tr><th id="304">304</th><td>        <b>return</b> <var>0</var>;</td></tr>
<tr><th id="305">305</th><td>      <em>const</em> MachineOperand &amp;OpOff = MI.getOperand(<var>1</var>);</td></tr>
<tr><th id="306">306</th><td>      <b>if</b> (!OpOff.isImm() || OpOff.getImm() != <var>0</var>)</td></tr>
<tr><th id="307">307</th><td>        <b>return</b> <var>0</var>;</td></tr>
<tr><th id="308">308</th><td>      FrameIndex = OpFI.getIndex();</td></tr>
<tr><th id="309">309</th><td>      <b>return</b> MI.getOperand(<var>2</var>).getReg();</td></tr>
<tr><th id="310">310</th><td>    }</td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_pstorerbt_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_pstorerbt_io</span>:</td></tr>
<tr><th id="313">313</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_pstorerbf_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_pstorerbf_io</span>:</td></tr>
<tr><th id="314">314</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_pstorerht_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_pstorerht_io</span>:</td></tr>
<tr><th id="315">315</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_pstorerhf_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_pstorerhf_io</span>:</td></tr>
<tr><th id="316">316</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_pstorerit_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_pstorerit_io</span>:</td></tr>
<tr><th id="317">317</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_pstorerif_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_pstorerif_io</span>:</td></tr>
<tr><th id="318">318</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_pstorerdt_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_pstorerdt_io</span>:</td></tr>
<tr><th id="319">319</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_pstorerdf_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_pstorerdf_io</span>: {</td></tr>
<tr><th id="320">320</th><td>      <em>const</em> MachineOperand &amp;OpFI = MI.getOperand(<var>1</var>);</td></tr>
<tr><th id="321">321</th><td>      <b>if</b> (!OpFI.isFI())</td></tr>
<tr><th id="322">322</th><td>        <b>return</b> <var>0</var>;</td></tr>
<tr><th id="323">323</th><td>      <em>const</em> MachineOperand &amp;OpOff = MI.getOperand(<var>2</var>);</td></tr>
<tr><th id="324">324</th><td>      <b>if</b> (!OpOff.isImm() || OpOff.getImm() != <var>0</var>)</td></tr>
<tr><th id="325">325</th><td>        <b>return</b> <var>0</var>;</td></tr>
<tr><th id="326">326</th><td>      FrameIndex = OpFI.getIndex();</td></tr>
<tr><th id="327">327</th><td>      <b>return</b> MI.getOperand(<var>3</var>).getReg();</td></tr>
<tr><th id="328">328</th><td>    }</td></tr>
<tr><th id="329">329</th><td>  }</td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="332">332</th><td>}</td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td><i class="doc">/// This function checks if the instruction or bundle of instructions</i></td></tr>
<tr><th id="335">335</th><td><i class="doc">/// has load from stack slot and returns frameindex and machine memory</i></td></tr>
<tr><th id="336">336</th><td><i class="doc">/// operand of that instruction if true.</i></td></tr>
<tr><th id="337">337</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo20hasLoadFromStackSlotERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_17MachineMemOperandEEE" title='llvm::HexagonInstrInfo::hasLoadFromStackSlot' data-ref="_ZNK4llvm16HexagonInstrInfo20hasLoadFromStackSlotERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_17MachineMemOperandEEE">hasLoadFromStackSlot</dfn>(</td></tr>
<tr><th id="338">338</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="37MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="37MI">MI</dfn>,</td></tr>
<tr><th id="339">339</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *&gt; &amp;<dfn class="local col8 decl" id="38Accesses" title='Accesses' data-type='SmallVectorImpl&lt;const llvm::MachineMemOperand *&gt; &amp;' data-ref="38Accesses">Accesses</dfn>) <em>const</em> {</td></tr>
<tr><th id="340">340</th><td>  <b>if</b> (<a class="local col7 ref" href="#37MI" title='MI' data-ref="37MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBundleEv" title='llvm::MachineInstr::isBundle' data-ref="_ZNK4llvm12MachineInstr8isBundleEv">isBundle</a>()) {</td></tr>
<tr><th id="341">341</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="39MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="39MBB">MBB</dfn> = <a class="local col7 ref" href="#37MI" title='MI' data-ref="37MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="342">342</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_instr_iterator" title='llvm::MachineBasicBlock::const_instr_iterator' data-type='Instructions::const_iterator' data-ref="llvm::MachineBasicBlock::const_instr_iterator">const_instr_iterator</a> <dfn class="local col0 decl" id="40MII" title='MII' data-type='MachineBasicBlock::const_instr_iterator' data-ref="40MII">MII</dfn> = <a class="local col7 ref" href="#37MI" title='MI' data-ref="37MI">MI</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZNK4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZNK4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="343">343</th><td>    <b>for</b> (<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col0 ref" href="#40MII" title='MII' data-ref="40MII">MII</a>; <a class="local col0 ref" href="#40MII" title='MII' data-ref="40MII">MII</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col9 ref" href="#39MBB" title='MBB' data-ref="39MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZNK4llvm17MachineBasicBlock9instr_endEv">instr_end</a>() &amp;&amp; <a class="local col0 ref" href="#40MII" title='MII' data-ref="40MII">MII</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14isInsideBundleEv" title='llvm::MachineInstr::isInsideBundle' data-ref="_ZNK4llvm12MachineInstr14isInsideBundleEv">isInsideBundle</a>(); <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col0 ref" href="#40MII" title='MII' data-ref="40MII">MII</a>)</td></tr>
<tr><th id="344">344</th><td>      <b>if</b> (TargetInstrInfo::<span class='error' title="call to non-static member function without an object argument">hasLoadFromStackSlot</span>(*MII, Accesses))</td></tr>
<tr><th id="345">345</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="346">346</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="347">347</th><td>  }</td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td>  <b>return</b> TargetInstrInfo::<span class='error' title="call to non-static member function without an object argument">hasLoadFromStackSlot</span>(MI, Accesses);</td></tr>
<tr><th id="350">350</th><td>}</td></tr>
<tr><th id="351">351</th><td></td></tr>
<tr><th id="352">352</th><td><i class="doc">/// This function checks if the instruction or bundle of instructions</i></td></tr>
<tr><th id="353">353</th><td><i class="doc">/// has store to stack slot and returns frameindex and machine memory</i></td></tr>
<tr><th id="354">354</th><td><i class="doc">/// operand of that instruction if true.</i></td></tr>
<tr><th id="355">355</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo19hasStoreToStackSlotERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_17MachineMemOperandEEE" title='llvm::HexagonInstrInfo::hasStoreToStackSlot' data-ref="_ZNK4llvm16HexagonInstrInfo19hasStoreToStackSlotERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_17MachineMemOperandEEE">hasStoreToStackSlot</dfn>(</td></tr>
<tr><th id="356">356</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="41MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="41MI">MI</dfn>,</td></tr>
<tr><th id="357">357</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *&gt; &amp;<dfn class="local col2 decl" id="42Accesses" title='Accesses' data-type='SmallVectorImpl&lt;const llvm::MachineMemOperand *&gt; &amp;' data-ref="42Accesses">Accesses</dfn>) <em>const</em> {</td></tr>
<tr><th id="358">358</th><td>  <b>if</b> (<a class="local col1 ref" href="#41MI" title='MI' data-ref="41MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBundleEv" title='llvm::MachineInstr::isBundle' data-ref="_ZNK4llvm12MachineInstr8isBundleEv">isBundle</a>()) {</td></tr>
<tr><th id="359">359</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="43MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="43MBB">MBB</dfn> = <a class="local col1 ref" href="#41MI" title='MI' data-ref="41MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="360">360</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_instr_iterator" title='llvm::MachineBasicBlock::const_instr_iterator' data-type='Instructions::const_iterator' data-ref="llvm::MachineBasicBlock::const_instr_iterator">const_instr_iterator</a> <dfn class="local col4 decl" id="44MII" title='MII' data-type='MachineBasicBlock::const_instr_iterator' data-ref="44MII">MII</dfn> = <a class="local col1 ref" href="#41MI" title='MI' data-ref="41MI">MI</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZNK4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZNK4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="361">361</th><td>    <b>for</b> (<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col4 ref" href="#44MII" title='MII' data-ref="44MII">MII</a>; <a class="local col4 ref" href="#44MII" title='MII' data-ref="44MII">MII</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col3 ref" href="#43MBB" title='MBB' data-ref="43MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZNK4llvm17MachineBasicBlock9instr_endEv">instr_end</a>() &amp;&amp; <a class="local col4 ref" href="#44MII" title='MII' data-ref="44MII">MII</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14isInsideBundleEv" title='llvm::MachineInstr::isInsideBundle' data-ref="_ZNK4llvm12MachineInstr14isInsideBundleEv">isInsideBundle</a>(); <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col4 ref" href="#44MII" title='MII' data-ref="44MII">MII</a>)</td></tr>
<tr><th id="362">362</th><td>      <b>if</b> (TargetInstrInfo::<span class='error' title="call to non-static member function without an object argument">hasStoreToStackSlot</span>(*MII, Accesses))</td></tr>
<tr><th id="363">363</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="364">364</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="365">365</th><td>  }</td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td>  <b>return</b> TargetInstrInfo::<span class='error' title="call to non-static member function without an object argument">hasStoreToStackSlot</span>(MI, Accesses);</td></tr>
<tr><th id="368">368</th><td>}</td></tr>
<tr><th id="369">369</th><td></td></tr>
<tr><th id="370">370</th><td><i class="doc">/// This function can analyze one/two way branching only and should (mostly) be</i></td></tr>
<tr><th id="371">371</th><td><i class="doc">/// called by target independent side.</i></td></tr>
<tr><th id="372">372</th><td><i class="doc">/// First entry is always the opcode of the branching instruction, except when</i></td></tr>
<tr><th id="373">373</th><td><i class="doc">/// the Cond vector is supposed to be empty, e.g., when AnalyzeBranch fails, a</i></td></tr>
<tr><th id="374">374</th><td><i class="doc">/// BB with only unconditional jump. Subsequent entries depend upon the opcode,</i></td></tr>
<tr><th id="375">375</th><td><i class="doc">/// e.g. Jump_c p will have</i></td></tr>
<tr><th id="376">376</th><td><i class="doc">/// Cond[0] = Jump_c</i></td></tr>
<tr><th id="377">377</th><td><i class="doc">/// Cond[1] = p</i></td></tr>
<tr><th id="378">378</th><td><i class="doc">/// HW-loop ENDLOOP:</i></td></tr>
<tr><th id="379">379</th><td><i class="doc">/// Cond[0] = ENDLOOP</i></td></tr>
<tr><th id="380">380</th><td><i class="doc">/// Cond[1] = MBB</i></td></tr>
<tr><th id="381">381</th><td><i class="doc">/// New value jump:</i></td></tr>
<tr><th id="382">382</th><td><i class="doc">/// Cond[0] = Hexagon::CMPEQri_f_Jumpnv_t_V4 -- specific opcode</i></td></tr>
<tr><th id="383">383</th><td><i class="doc">/// Cond[1] = R</i></td></tr>
<tr><th id="384">384</th><td><i class="doc">/// Cond[2] = Imm</i></td></tr>
<tr><th id="385">385</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" title='llvm::HexagonInstrInfo::analyzeBranch' data-ref="_ZNK4llvm16HexagonInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb">analyzeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="45MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="45MBB">MBB</dfn>,</td></tr>
<tr><th id="386">386</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col6 decl" id="46TBB" title='TBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="46TBB">TBB</dfn>,</td></tr>
<tr><th id="387">387</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col7 decl" id="47FBB" title='FBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="47FBB">FBB</dfn>,</td></tr>
<tr><th id="388">388</th><td>                                     <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col8 decl" id="48Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="48Cond">Cond</dfn>,</td></tr>
<tr><th id="389">389</th><td>                                     <em>bool</em> <dfn class="local col9 decl" id="49AllowModify" title='AllowModify' data-type='bool' data-ref="49AllowModify">AllowModify</dfn>) <em>const</em> {</td></tr>
<tr><th id="390">390</th><td>  <a class="local col6 ref" href="#46TBB" title='TBB' data-ref="46TBB">TBB</a> = <b>nullptr</b>;</td></tr>
<tr><th id="391">391</th><td>  <a class="local col7 ref" href="#47FBB" title='FBB' data-ref="47FBB">FBB</a> = <b>nullptr</b>;</td></tr>
<tr><th id="392">392</th><td>  <a class="local col8 ref" href="#48Cond" title='Cond' data-ref="48Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td>  <i>// If the block has no terminators, it just falls into the block after it.</i></td></tr>
<tr><th id="395">395</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::instr_iterator" title='llvm::MachineBasicBlock::instr_iterator' data-type='Instructions::iterator' data-ref="llvm::MachineBasicBlock::instr_iterator">instr_iterator</a> <dfn class="local col0 decl" id="50I" title='I' data-type='MachineBasicBlock::instr_iterator' data-ref="50I">I</dfn> = <a class="local col5 ref" href="#45MBB" title='MBB' data-ref="45MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZN4llvm17MachineBasicBlock9instr_endEv">instr_end</a>();</td></tr>
<tr><th id="396">396</th><td>  <b>if</b> (<a class="local col0 ref" href="#50I" title='I' data-ref="50I">I</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmeqERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">==</a> <a class="local col5 ref" href="#45MBB" title='MBB' data-ref="45MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock11instr_beginEv" title='llvm::MachineBasicBlock::instr_begin' data-ref="_ZN4llvm17MachineBasicBlock11instr_beginEv">instr_begin</a>())</td></tr>
<tr><th id="397">397</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="398">398</th><td></td></tr>
<tr><th id="399">399</th><td>  <i>// A basic block may looks like this:</i></td></tr>
<tr><th id="400">400</th><td><i>  //</i></td></tr>
<tr><th id="401">401</th><td><i>  //  [   insn</i></td></tr>
<tr><th id="402">402</th><td><i>  //     EH_LABEL</i></td></tr>
<tr><th id="403">403</th><td><i>  //      insn</i></td></tr>
<tr><th id="404">404</th><td><i>  //      insn</i></td></tr>
<tr><th id="405">405</th><td><i>  //      insn</i></td></tr>
<tr><th id="406">406</th><td><i>  //     EH_LABEL</i></td></tr>
<tr><th id="407">407</th><td><i>  //      insn     ]</i></td></tr>
<tr><th id="408">408</th><td><i>  //</i></td></tr>
<tr><th id="409">409</th><td><i>  // It has two succs but does not have a terminator</i></td></tr>
<tr><th id="410">410</th><td><i>  // Don't know how to handle it.</i></td></tr>
<tr><th id="411">411</th><td>  <b>do</b> {</td></tr>
<tr><th id="412">412</th><td>    <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratormmEv" title='llvm::ilist_iterator::operator--' data-ref="_ZN4llvm14ilist_iteratormmEv">--</a><a class="local col0 ref" href="#50I" title='I' data-ref="50I">I</a>;</td></tr>
<tr><th id="413">413</th><td>    <b>if</b> (<a class="local col0 ref" href="#50I" title='I' data-ref="50I">I</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9isEHLabelEv" title='llvm::MachineInstr::isEHLabel' data-ref="_ZNK4llvm12MachineInstr9isEHLabelEv">isEHLabel</a>())</td></tr>
<tr><th id="414">414</th><td>      <i>// Don't analyze EH branches.</i></td></tr>
<tr><th id="415">415</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="416">416</th><td>  } <b>while</b> (<a class="local col0 ref" href="#50I" title='I' data-ref="50I">I</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col5 ref" href="#45MBB" title='MBB' data-ref="45MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock11instr_beginEv" title='llvm::MachineBasicBlock::instr_begin' data-ref="_ZN4llvm17MachineBasicBlock11instr_beginEv">instr_begin</a>());</td></tr>
<tr><th id="417">417</th><td></td></tr>
<tr><th id="418">418</th><td>  <a class="local col0 ref" href="#50I" title='I' data-ref="50I">I</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::operator=' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEaSEOS5_">=</a> <a class="local col5 ref" href="#45MBB" title='MBB' data-ref="45MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZN4llvm17MachineBasicBlock9instr_endEv">instr_end</a>();</td></tr>
<tr><th id="419">419</th><td>  <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratormmEv" title='llvm::ilist_iterator::operator--' data-ref="_ZN4llvm14ilist_iteratormmEv">--</a><a class="local col0 ref" href="#50I" title='I' data-ref="50I">I</a>;</td></tr>
<tr><th id="420">420</th><td></td></tr>
<tr><th id="421">421</th><td>  <b>while</b> (<a class="local col0 ref" href="#50I" title='I' data-ref="50I">I</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>()) {</td></tr>
<tr><th id="422">422</th><td>    <b>if</b> (<a class="local col0 ref" href="#50I" title='I' data-ref="50I">I</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmeqERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">==</a> <a class="local col5 ref" href="#45MBB" title='MBB' data-ref="45MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock11instr_beginEv" title='llvm::MachineBasicBlock::instr_begin' data-ref="_ZN4llvm17MachineBasicBlock11instr_beginEv">instr_begin</a>())</td></tr>
<tr><th id="423">423</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="424">424</th><td>    <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratormmEv" title='llvm::ilist_iterator::operator--' data-ref="_ZN4llvm14ilist_iteratormmEv">--</a><a class="local col0 ref" href="#50I" title='I' data-ref="50I">I</a>;</td></tr>
<tr><th id="425">425</th><td>  }</td></tr>
<tr><th id="426">426</th><td></td></tr>
<tr><th id="427">427</th><td>  <em>bool</em> <dfn class="local col1 decl" id="51JumpToBlock" title='JumpToBlock' data-type='bool' data-ref="51JumpToBlock">JumpToBlock</dfn> = I-&gt;getOpcode() == Hexagon::<span class='error' title="no member named &apos;J2_jump&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jump</span> &amp;&amp;</td></tr>
<tr><th id="428">428</th><td>                     I-&gt;getOperand(<var>0</var>).isMBB();</td></tr>
<tr><th id="429">429</th><td>  <i>// Delete the J2_jump if it's equivalent to a fall-through.</i></td></tr>
<tr><th id="430">430</th><td>  <b>if</b> (<a class="local col9 ref" href="#49AllowModify" title='AllowModify' data-ref="49AllowModify">AllowModify</a> &amp;&amp; <a class="local col1 ref" href="#51JumpToBlock" title='JumpToBlock' data-ref="51JumpToBlock">JumpToBlock</a> &amp;&amp;</td></tr>
<tr><th id="431">431</th><td>      <a class="local col5 ref" href="#45MBB" title='MBB' data-ref="45MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_" title='llvm::MachineBasicBlock::isLayoutSuccessor' data-ref="_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_">isLayoutSuccessor</a>(<a class="local col0 ref" href="#50I" title='I' data-ref="50I">I</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>())) {</td></tr>
<tr><th id="432">432</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hexagon-instrinfo&quot;)) { dbgs() &lt;&lt; &quot;\nErasing the jump to successor block\n&quot;;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\nErasing the jump to successor block\n"</q>;);</td></tr>
<tr><th id="433">433</th><td>    <a class="local col0 ref" href="#50I" title='I' data-ref="50I">I</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="434">434</th><td>    <a class="local col0 ref" href="#50I" title='I' data-ref="50I">I</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::operator=' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEaSEOS5_">=</a> <a class="local col5 ref" href="#45MBB" title='MBB' data-ref="45MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZN4llvm17MachineBasicBlock9instr_endEv">instr_end</a>();</td></tr>
<tr><th id="435">435</th><td>    <b>if</b> (<a class="local col0 ref" href="#50I" title='I' data-ref="50I">I</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmeqERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">==</a> <a class="local col5 ref" href="#45MBB" title='MBB' data-ref="45MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock11instr_beginEv" title='llvm::MachineBasicBlock::instr_begin' data-ref="_ZN4llvm17MachineBasicBlock11instr_beginEv">instr_begin</a>())</td></tr>
<tr><th id="436">436</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="437">437</th><td>    <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratormmEv" title='llvm::ilist_iterator::operator--' data-ref="_ZN4llvm14ilist_iteratormmEv">--</a><a class="local col0 ref" href="#50I" title='I' data-ref="50I">I</a>;</td></tr>
<tr><th id="438">438</th><td>  }</td></tr>
<tr><th id="439">439</th><td>  <b>if</b> (!<span class='error' title="use of undeclared identifier &apos;isUnpredicatedTerminator&apos;">isUnpredicatedTerminator</span>(*I))</td></tr>
<tr><th id="440">440</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="441">441</th><td></td></tr>
<tr><th id="442">442</th><td>  <i>// Get the last instruction in the block.</i></td></tr>
<tr><th id="443">443</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="52LastInst" title='LastInst' data-type='llvm::MachineInstr *' data-ref="52LastInst">LastInst</dfn> = &amp;<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col0 ref" href="#50I" title='I' data-ref="50I">I</a>;</td></tr>
<tr><th id="444">444</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="53SecondLastInst" title='SecondLastInst' data-type='llvm::MachineInstr *' data-ref="53SecondLastInst">SecondLastInst</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="445">445</th><td>  <i>// Find one more terminator if present.</i></td></tr>
<tr><th id="446">446</th><td>  <b>while</b> (<b>true</b>) {</td></tr>
<tr><th id="447">447</th><td>    <b>if</b> (&amp;*I != LastInst &amp;&amp; !I-&gt;isBundle() &amp;&amp; <span class='error' title="use of undeclared identifier &apos;isUnpredicatedTerminator&apos;">isUnpredicatedTerminator</span>(*I)) {</td></tr>
<tr><th id="448">448</th><td>      <b>if</b> (!<a class="local col3 ref" href="#53SecondLastInst" title='SecondLastInst' data-ref="53SecondLastInst">SecondLastInst</a>)</td></tr>
<tr><th id="449">449</th><td>        <a class="local col3 ref" href="#53SecondLastInst" title='SecondLastInst' data-ref="53SecondLastInst">SecondLastInst</a> = &amp;<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col0 ref" href="#50I" title='I' data-ref="50I">I</a>;</td></tr>
<tr><th id="450">450</th><td>      <b>else</b></td></tr>
<tr><th id="451">451</th><td>        <i>// This is a third branch.</i></td></tr>
<tr><th id="452">452</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="453">453</th><td>    }</td></tr>
<tr><th id="454">454</th><td>    <b>if</b> (<a class="local col0 ref" href="#50I" title='I' data-ref="50I">I</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmeqERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">==</a> <a class="local col5 ref" href="#45MBB" title='MBB' data-ref="45MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock11instr_beginEv" title='llvm::MachineBasicBlock::instr_begin' data-ref="_ZN4llvm17MachineBasicBlock11instr_beginEv">instr_begin</a>())</td></tr>
<tr><th id="455">455</th><td>      <b>break</b>;</td></tr>
<tr><th id="456">456</th><td>    <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratormmEv" title='llvm::ilist_iterator::operator--' data-ref="_ZN4llvm14ilist_iteratormmEv">--</a><a class="local col0 ref" href="#50I" title='I' data-ref="50I">I</a>;</td></tr>
<tr><th id="457">457</th><td>  }</td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td>  <em>int</em> <dfn class="local col4 decl" id="54LastOpcode" title='LastOpcode' data-type='int' data-ref="54LastOpcode">LastOpcode</dfn> = <a class="local col2 ref" href="#52LastInst" title='LastInst' data-ref="52LastInst">LastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="460">460</th><td>  <em>int</em> <dfn class="local col5 decl" id="55SecLastOpcode" title='SecLastOpcode' data-type='int' data-ref="55SecLastOpcode">SecLastOpcode</dfn> = <a class="local col3 ref" href="#53SecondLastInst" title='SecondLastInst' data-ref="53SecondLastInst">SecondLastInst</a> ? <a class="local col3 ref" href="#53SecondLastInst" title='SecondLastInst' data-ref="53SecondLastInst">SecondLastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() : <var>0</var>;</td></tr>
<tr><th id="461">461</th><td>  <i>// If the branch target is not a basic block, it could be a tail call.</i></td></tr>
<tr><th id="462">462</th><td><i>  // (It is, if the target is a function.)</i></td></tr>
<tr><th id="463">463</th><td>  <b>if</b> (LastOpcode == Hexagon::<span class='error' title="no member named &apos;J2_jump&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jump</span> &amp;&amp; !LastInst-&gt;getOperand(<var>0</var>).isMBB())</td></tr>
<tr><th id="464">464</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="465">465</th><td>  <b>if</b> (SecLastOpcode == Hexagon::<span class='error' title="no member named &apos;J2_jump&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jump</span> &amp;&amp;</td></tr>
<tr><th id="466">466</th><td>      !SecondLastInst-&gt;getOperand(<var>0</var>).isMBB())</td></tr>
<tr><th id="467">467</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="468">468</th><td></td></tr>
<tr><th id="469">469</th><td>  <em>bool</em> <dfn class="local col6 decl" id="56LastOpcodeHasJMP_c" title='LastOpcodeHasJMP_c' data-type='bool' data-ref="56LastOpcodeHasJMP_c">LastOpcodeHasJMP_c</dfn> = <a class="member" href="#_ZNK4llvm16HexagonInstrInfo18PredOpcodeHasJMP_cEj" title='llvm::HexagonInstrInfo::PredOpcodeHasJMP_c' data-ref="_ZNK4llvm16HexagonInstrInfo18PredOpcodeHasJMP_cEj">PredOpcodeHasJMP_c</a>(<a class="local col4 ref" href="#54LastOpcode" title='LastOpcode' data-ref="54LastOpcode">LastOpcode</a>);</td></tr>
<tr><th id="470">470</th><td>  <em>bool</em> <dfn class="local col7 decl" id="57LastOpcodeHasNVJump" title='LastOpcodeHasNVJump' data-type='bool' data-ref="57LastOpcodeHasNVJump">LastOpcodeHasNVJump</dfn> = <a class="member" href="#_ZNK4llvm16HexagonInstrInfo14isNewValueJumpERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isNewValueJump' data-ref="_ZNK4llvm16HexagonInstrInfo14isNewValueJumpERKNS_12MachineInstrE">isNewValueJump</a>(*<a class="local col2 ref" href="#52LastInst" title='LastInst' data-ref="52LastInst">LastInst</a>);</td></tr>
<tr><th id="471">471</th><td></td></tr>
<tr><th id="472">472</th><td>  <b>if</b> (<a class="local col6 ref" href="#56LastOpcodeHasJMP_c" title='LastOpcodeHasJMP_c' data-ref="56LastOpcodeHasJMP_c">LastOpcodeHasJMP_c</a> &amp;&amp; !<a class="local col2 ref" href="#52LastInst" title='LastInst' data-ref="52LastInst">LastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>())</td></tr>
<tr><th id="473">473</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="474">474</th><td></td></tr>
<tr><th id="475">475</th><td>  <i>// If there is only one terminator instruction, process it.</i></td></tr>
<tr><th id="476">476</th><td>  <b>if</b> (<a class="local col2 ref" href="#52LastInst" title='LastInst' data-ref="52LastInst">LastInst</a> &amp;&amp; !<a class="local col3 ref" href="#53SecondLastInst" title='SecondLastInst' data-ref="53SecondLastInst">SecondLastInst</a>) {</td></tr>
<tr><th id="477">477</th><td>    <b>if</b> (LastOpcode == Hexagon::<span class='error' title="no member named &apos;J2_jump&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jump</span>) {</td></tr>
<tr><th id="478">478</th><td>      <a class="local col6 ref" href="#46TBB" title='TBB' data-ref="46TBB">TBB</a> = <a class="local col2 ref" href="#52LastInst" title='LastInst' data-ref="52LastInst">LastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="479">479</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="480">480</th><td>    }</td></tr>
<tr><th id="481">481</th><td>    <b>if</b> (<a class="member" href="#_ZNK4llvm16HexagonInstrInfo10isEndLoopNEj" title='llvm::HexagonInstrInfo::isEndLoopN' data-ref="_ZNK4llvm16HexagonInstrInfo10isEndLoopNEj">isEndLoopN</a>(<a class="local col4 ref" href="#54LastOpcode" title='LastOpcode' data-ref="54LastOpcode">LastOpcode</a>)) {</td></tr>
<tr><th id="482">482</th><td>      <a class="local col6 ref" href="#46TBB" title='TBB' data-ref="46TBB">TBB</a> = <a class="local col2 ref" href="#52LastInst" title='LastInst' data-ref="52LastInst">LastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="483">483</th><td>      <a class="local col8 ref" href="#48Cond" title='Cond' data-ref="48Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<a class="local col2 ref" href="#52LastInst" title='LastInst' data-ref="52LastInst">LastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()));</td></tr>
<tr><th id="484">484</th><td>      <a class="local col8 ref" href="#48Cond" title='Cond' data-ref="48Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col2 ref" href="#52LastInst" title='LastInst' data-ref="52LastInst">LastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="485">485</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="486">486</th><td>    }</td></tr>
<tr><th id="487">487</th><td>    <b>if</b> (<a class="local col6 ref" href="#56LastOpcodeHasJMP_c" title='LastOpcodeHasJMP_c' data-ref="56LastOpcodeHasJMP_c">LastOpcodeHasJMP_c</a>) {</td></tr>
<tr><th id="488">488</th><td>      <a class="local col6 ref" href="#46TBB" title='TBB' data-ref="46TBB">TBB</a> = <a class="local col2 ref" href="#52LastInst" title='LastInst' data-ref="52LastInst">LastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="489">489</th><td>      <a class="local col8 ref" href="#48Cond" title='Cond' data-ref="48Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<a class="local col2 ref" href="#52LastInst" title='LastInst' data-ref="52LastInst">LastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()));</td></tr>
<tr><th id="490">490</th><td>      <a class="local col8 ref" href="#48Cond" title='Cond' data-ref="48Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col2 ref" href="#52LastInst" title='LastInst' data-ref="52LastInst">LastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="491">491</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="492">492</th><td>    }</td></tr>
<tr><th id="493">493</th><td>    <i>// Only supporting rr/ri versions of new-value jumps.</i></td></tr>
<tr><th id="494">494</th><td>    <b>if</b> (<a class="local col7 ref" href="#57LastOpcodeHasNVJump" title='LastOpcodeHasNVJump' data-ref="57LastOpcodeHasNVJump">LastOpcodeHasNVJump</a> &amp;&amp; (<a class="local col2 ref" href="#52LastInst" title='LastInst' data-ref="52LastInst">LastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" title='llvm::MachineInstr::getNumExplicitOperands' data-ref="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv">getNumExplicitOperands</a>() == <var>3</var>)) {</td></tr>
<tr><th id="495">495</th><td>      <a class="local col6 ref" href="#46TBB" title='TBB' data-ref="46TBB">TBB</a> = <a class="local col2 ref" href="#52LastInst" title='LastInst' data-ref="52LastInst">LastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="496">496</th><td>      <a class="local col8 ref" href="#48Cond" title='Cond' data-ref="48Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<a class="local col2 ref" href="#52LastInst" title='LastInst' data-ref="52LastInst">LastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()));</td></tr>
<tr><th id="497">497</th><td>      <a class="local col8 ref" href="#48Cond" title='Cond' data-ref="48Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col2 ref" href="#52LastInst" title='LastInst' data-ref="52LastInst">LastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="498">498</th><td>      <a class="local col8 ref" href="#48Cond" title='Cond' data-ref="48Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col2 ref" href="#52LastInst" title='LastInst' data-ref="52LastInst">LastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="499">499</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="500">500</th><td>    }</td></tr>
<tr><th id="501">501</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hexagon-instrinfo&quot;)) { dbgs() &lt;&lt; &quot;\nCant analyze &quot; &lt;&lt; printMBBReference(MBB) &lt;&lt; &quot; with one jump\n&quot;;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\nCant analyze "</q> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(<a class="local col5 ref" href="#45MBB" title='MBB' data-ref="45MBB">MBB</a>)</td></tr>
<tr><th id="502">502</th><td>                      <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" with one jump\n"</q>;);</td></tr>
<tr><th id="503">503</th><td>    <i>// Otherwise, don't know what this is.</i></td></tr>
<tr><th id="504">504</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="505">505</th><td>  }</td></tr>
<tr><th id="506">506</th><td></td></tr>
<tr><th id="507">507</th><td>  <em>bool</em> <dfn class="local col8 decl" id="58SecLastOpcodeHasJMP_c" title='SecLastOpcodeHasJMP_c' data-type='bool' data-ref="58SecLastOpcodeHasJMP_c">SecLastOpcodeHasJMP_c</dfn> = <a class="member" href="#_ZNK4llvm16HexagonInstrInfo18PredOpcodeHasJMP_cEj" title='llvm::HexagonInstrInfo::PredOpcodeHasJMP_c' data-ref="_ZNK4llvm16HexagonInstrInfo18PredOpcodeHasJMP_cEj">PredOpcodeHasJMP_c</a>(<a class="local col5 ref" href="#55SecLastOpcode" title='SecLastOpcode' data-ref="55SecLastOpcode">SecLastOpcode</a>);</td></tr>
<tr><th id="508">508</th><td>  <em>bool</em> <dfn class="local col9 decl" id="59SecLastOpcodeHasNVJump" title='SecLastOpcodeHasNVJump' data-type='bool' data-ref="59SecLastOpcodeHasNVJump">SecLastOpcodeHasNVJump</dfn> = <a class="member" href="#_ZNK4llvm16HexagonInstrInfo14isNewValueJumpERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isNewValueJump' data-ref="_ZNK4llvm16HexagonInstrInfo14isNewValueJumpERKNS_12MachineInstrE">isNewValueJump</a>(*<a class="local col3 ref" href="#53SecondLastInst" title='SecondLastInst' data-ref="53SecondLastInst">SecondLastInst</a>);</td></tr>
<tr><th id="509">509</th><td>  <b>if</b> (SecLastOpcodeHasJMP_c &amp;&amp; (LastOpcode == Hexagon::<span class='error' title="no member named &apos;J2_jump&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jump</span>)) {</td></tr>
<tr><th id="510">510</th><td>    <b>if</b> (!<a class="local col3 ref" href="#53SecondLastInst" title='SecondLastInst' data-ref="53SecondLastInst">SecondLastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>())</td></tr>
<tr><th id="511">511</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="512">512</th><td>    <a class="local col6 ref" href="#46TBB" title='TBB' data-ref="46TBB">TBB</a> =  <a class="local col3 ref" href="#53SecondLastInst" title='SecondLastInst' data-ref="53SecondLastInst">SecondLastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="513">513</th><td>    <a class="local col8 ref" href="#48Cond" title='Cond' data-ref="48Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<a class="local col3 ref" href="#53SecondLastInst" title='SecondLastInst' data-ref="53SecondLastInst">SecondLastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()));</td></tr>
<tr><th id="514">514</th><td>    <a class="local col8 ref" href="#48Cond" title='Cond' data-ref="48Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col3 ref" href="#53SecondLastInst" title='SecondLastInst' data-ref="53SecondLastInst">SecondLastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="515">515</th><td>    <a class="local col7 ref" href="#47FBB" title='FBB' data-ref="47FBB">FBB</a> = <a class="local col2 ref" href="#52LastInst" title='LastInst' data-ref="52LastInst">LastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="516">516</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="517">517</th><td>  }</td></tr>
<tr><th id="518">518</th><td></td></tr>
<tr><th id="519">519</th><td>  <i>// Only supporting rr/ri versions of new-value jumps.</i></td></tr>
<tr><th id="520">520</th><td>  <b>if</b> (SecLastOpcodeHasNVJump &amp;&amp;</td></tr>
<tr><th id="521">521</th><td>      (SecondLastInst-&gt;getNumExplicitOperands() == <var>3</var>) &amp;&amp;</td></tr>
<tr><th id="522">522</th><td>      (LastOpcode == Hexagon::<span class='error' title="no member named &apos;J2_jump&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jump</span>)) {</td></tr>
<tr><th id="523">523</th><td>    <a class="local col6 ref" href="#46TBB" title='TBB' data-ref="46TBB">TBB</a> = <a class="local col3 ref" href="#53SecondLastInst" title='SecondLastInst' data-ref="53SecondLastInst">SecondLastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="524">524</th><td>    <a class="local col8 ref" href="#48Cond" title='Cond' data-ref="48Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<a class="local col3 ref" href="#53SecondLastInst" title='SecondLastInst' data-ref="53SecondLastInst">SecondLastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()));</td></tr>
<tr><th id="525">525</th><td>    <a class="local col8 ref" href="#48Cond" title='Cond' data-ref="48Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col3 ref" href="#53SecondLastInst" title='SecondLastInst' data-ref="53SecondLastInst">SecondLastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="526">526</th><td>    <a class="local col8 ref" href="#48Cond" title='Cond' data-ref="48Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col3 ref" href="#53SecondLastInst" title='SecondLastInst' data-ref="53SecondLastInst">SecondLastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="527">527</th><td>    <a class="local col7 ref" href="#47FBB" title='FBB' data-ref="47FBB">FBB</a> = <a class="local col2 ref" href="#52LastInst" title='LastInst' data-ref="52LastInst">LastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="528">528</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="529">529</th><td>  }</td></tr>
<tr><th id="530">530</th><td></td></tr>
<tr><th id="531">531</th><td>  <i>// If the block ends with two Hexagon:JMPs, handle it.  The second one is not</i></td></tr>
<tr><th id="532">532</th><td><i>  // executed, so remove it.</i></td></tr>
<tr><th id="533">533</th><td>  <b>if</b> (SecLastOpcode == Hexagon::<span class='error' title="no member named &apos;J2_jump&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jump</span> &amp;&amp; LastOpcode == Hexagon::<span class='error' title="no member named &apos;J2_jump&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jump</span>) {</td></tr>
<tr><th id="534">534</th><td>    <a class="local col6 ref" href="#46TBB" title='TBB' data-ref="46TBB">TBB</a> = <a class="local col3 ref" href="#53SecondLastInst" title='SecondLastInst' data-ref="53SecondLastInst">SecondLastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="535">535</th><td>    <a class="local col0 ref" href="#50I" title='I' data-ref="50I">I</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::operator=' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEaSEOS5_">=</a> <a class="local col2 ref" href="#52LastInst" title='LastInst' data-ref="52LastInst">LastInst</a>-&gt;<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="536">536</th><td>    <b>if</b> (<a class="local col9 ref" href="#49AllowModify" title='AllowModify' data-ref="49AllowModify">AllowModify</a>)</td></tr>
<tr><th id="537">537</th><td>      <a class="local col0 ref" href="#50I" title='I' data-ref="50I">I</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="538">538</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="539">539</th><td>  }</td></tr>
<tr><th id="540">540</th><td></td></tr>
<tr><th id="541">541</th><td>  <i>// If the block ends with an ENDLOOP, and J2_jump, handle it.</i></td></tr>
<tr><th id="542">542</th><td>  <b>if</b> (isEndLoopN(SecLastOpcode) &amp;&amp; LastOpcode == Hexagon::<span class='error' title="no member named &apos;J2_jump&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jump</span>) {</td></tr>
<tr><th id="543">543</th><td>    <a class="local col6 ref" href="#46TBB" title='TBB' data-ref="46TBB">TBB</a> = <a class="local col3 ref" href="#53SecondLastInst" title='SecondLastInst' data-ref="53SecondLastInst">SecondLastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="544">544</th><td>    <a class="local col8 ref" href="#48Cond" title='Cond' data-ref="48Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<a class="local col3 ref" href="#53SecondLastInst" title='SecondLastInst' data-ref="53SecondLastInst">SecondLastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()));</td></tr>
<tr><th id="545">545</th><td>    <a class="local col8 ref" href="#48Cond" title='Cond' data-ref="48Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col3 ref" href="#53SecondLastInst" title='SecondLastInst' data-ref="53SecondLastInst">SecondLastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="546">546</th><td>    <a class="local col7 ref" href="#47FBB" title='FBB' data-ref="47FBB">FBB</a> = <a class="local col2 ref" href="#52LastInst" title='LastInst' data-ref="52LastInst">LastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="547">547</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="548">548</th><td>  }</td></tr>
<tr><th id="549">549</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hexagon-instrinfo&quot;)) { dbgs() &lt;&lt; &quot;\nCant analyze &quot; &lt;&lt; printMBBReference(MBB) &lt;&lt; &quot; with two jumps&quot;;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\nCant analyze "</q> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(<a class="local col5 ref" href="#45MBB" title='MBB' data-ref="45MBB">MBB</a>)</td></tr>
<tr><th id="550">550</th><td>                    <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" with two jumps"</q>;);</td></tr>
<tr><th id="551">551</th><td>  <i>// Otherwise, can't handle this.</i></td></tr>
<tr><th id="552">552</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="553">553</th><td>}</td></tr>
<tr><th id="554">554</th><td></td></tr>
<tr><th id="555">555</th><td><em>unsigned</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo12removeBranchERNS_17MachineBasicBlockEPi" title='llvm::HexagonInstrInfo::removeBranch' data-ref="_ZNK4llvm16HexagonInstrInfo12removeBranchERNS_17MachineBasicBlockEPi">removeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="60MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="60MBB">MBB</dfn>,</td></tr>
<tr><th id="556">556</th><td>                                        <em>int</em> *<dfn class="local col1 decl" id="61BytesRemoved" title='BytesRemoved' data-type='int *' data-ref="61BytesRemoved">BytesRemoved</dfn>) <em>const</em> {</td></tr>
<tr><th id="557">557</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!BytesRemoved &amp;&amp; &quot;code size not handled&quot;) ? void (0) : __assert_fail (&quot;!BytesRemoved &amp;&amp; \&quot;code size not handled\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp&quot;, 557, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col1 ref" href="#61BytesRemoved" title='BytesRemoved' data-ref="61BytesRemoved">BytesRemoved</a> &amp;&amp; <q>"code size not handled"</q>);</td></tr>
<tr><th id="558">558</th><td></td></tr>
<tr><th id="559">559</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hexagon-instrinfo&quot;)) { dbgs() &lt;&lt; &quot;\nRemoving branches out of &quot; &lt;&lt; printMBBReference(MBB); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\nRemoving branches out of "</q> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(<a class="local col0 ref" href="#60MBB" title='MBB' data-ref="60MBB">MBB</a>));</td></tr>
<tr><th id="560">560</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="62I" title='I' data-type='MachineBasicBlock::iterator' data-ref="62I">I</dfn> = <a class="local col0 ref" href="#60MBB" title='MBB' data-ref="60MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="561">561</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="63Count" title='Count' data-type='unsigned int' data-ref="63Count">Count</dfn> = <var>0</var>;</td></tr>
<tr><th id="562">562</th><td>  <b>while</b> (<a class="local col2 ref" href="#62I" title='I' data-ref="62I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col0 ref" href="#60MBB" title='MBB' data-ref="60MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>()) {</td></tr>
<tr><th id="563">563</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col2 ref" href="#62I" title='I' data-ref="62I">I</a>;</td></tr>
<tr><th id="564">564</th><td>    <b>if</b> (<a class="local col2 ref" href="#62I" title='I' data-ref="62I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="565">565</th><td>      <b>continue</b>;</td></tr>
<tr><th id="566">566</th><td>    <i>// Only removing branches from end of MBB.</i></td></tr>
<tr><th id="567">567</th><td>    <b>if</b> (!<a class="local col2 ref" href="#62I" title='I' data-ref="62I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isBranch' data-ref="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE">isBranch</a>())</td></tr>
<tr><th id="568">568</th><td>      <b>return</b> <a class="local col3 ref" href="#63Count" title='Count' data-ref="63Count">Count</a>;</td></tr>
<tr><th id="569">569</th><td>    <b>if</b> (Count &amp;&amp; (I-&gt;getOpcode() == Hexagon::<span class='error' title="no member named &apos;J2_jump&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jump</span>))</td></tr>
<tr><th id="570">570</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Malformed basic block: unconditional branch not last&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp&quot;, 570)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Malformed basic block: unconditional branch not last"</q>);</td></tr>
<tr><th id="571">571</th><td>    <a class="local col0 ref" href="#60MBB" title='MBB' data-ref="60MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseEPNS_12MachineInstrE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseEPNS_12MachineInstrE">erase</a>(&amp;<a class="local col0 ref" href="#60MBB" title='MBB' data-ref="60MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4backEv" title='llvm::MachineBasicBlock::back' data-ref="_ZN4llvm17MachineBasicBlock4backEv">back</a>());</td></tr>
<tr><th id="572">572</th><td>    <a class="local col2 ref" href="#62I" title='I' data-ref="62I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col0 ref" href="#60MBB" title='MBB' data-ref="60MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="573">573</th><td>    ++<a class="local col3 ref" href="#63Count" title='Count' data-ref="63Count">Count</a>;</td></tr>
<tr><th id="574">574</th><td>  }</td></tr>
<tr><th id="575">575</th><td>  <b>return</b> <a class="local col3 ref" href="#63Count" title='Count' data-ref="63Count">Count</a>;</td></tr>
<tr><th id="576">576</th><td>}</td></tr>
<tr><th id="577">577</th><td></td></tr>
<tr><th id="578">578</th><td><em>unsigned</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" title='llvm::HexagonInstrInfo::insertBranch' data-ref="_ZNK4llvm16HexagonInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi">insertBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="64MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="64MBB">MBB</dfn>,</td></tr>
<tr><th id="579">579</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="65TBB" title='TBB' data-type='llvm::MachineBasicBlock *' data-ref="65TBB">TBB</dfn>,</td></tr>
<tr><th id="580">580</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="66FBB" title='FBB' data-type='llvm::MachineBasicBlock *' data-ref="66FBB">FBB</dfn>,</td></tr>
<tr><th id="581">581</th><td>                                        <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col7 decl" id="67Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="67Cond">Cond</dfn>,</td></tr>
<tr><th id="582">582</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col8 decl" id="68DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="68DL">DL</dfn>,</td></tr>
<tr><th id="583">583</th><td>                                        <em>int</em> *<dfn class="local col9 decl" id="69BytesAdded" title='BytesAdded' data-type='int *' data-ref="69BytesAdded">BytesAdded</dfn>) <em>const</em> {</td></tr>
<tr><th id="584">584</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="70BOpc" title='BOpc' data-type='unsigned int' data-ref="70BOpc">BOpc</dfn>   = Hexagon::<span class='error' title="no member named &apos;J2_jump&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jump</span>;</td></tr>
<tr><th id="585">585</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="71BccOpc" title='BccOpc' data-type='unsigned int' data-ref="71BccOpc">BccOpc</dfn> = Hexagon::<span class='error' title="no member named &apos;J2_jumpt&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumpt</span>;</td></tr>
<tr><th id="586">586</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (validateBranchCond(Cond) &amp;&amp; &quot;Invalid branching condition&quot;) ? void (0) : __assert_fail (&quot;validateBranchCond(Cond) &amp;&amp; \&quot;Invalid branching condition\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp&quot;, 586, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm16HexagonInstrInfo18validateBranchCondERKNS_8ArrayRefINS_14MachineOperandEEE" title='llvm::HexagonInstrInfo::validateBranchCond' data-ref="_ZNK4llvm16HexagonInstrInfo18validateBranchCondERKNS_8ArrayRefINS_14MachineOperandEEE">validateBranchCond</a>(<a class="local col7 ref" href="#67Cond" title='Cond' data-ref="67Cond">Cond</a>) &amp;&amp; <q>"Invalid branching condition"</q>);</td></tr>
<tr><th id="587">587</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TBB &amp;&amp; &quot;insertBranch must not be told to insert a fallthrough&quot;) ? void (0) : __assert_fail (&quot;TBB &amp;&amp; \&quot;insertBranch must not be told to insert a fallthrough\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp&quot;, 587, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#65TBB" title='TBB' data-ref="65TBB">TBB</a> &amp;&amp; <q>"insertBranch must not be told to insert a fallthrough"</q>);</td></tr>
<tr><th id="588">588</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!BytesAdded &amp;&amp; &quot;code size not handled&quot;) ? void (0) : __assert_fail (&quot;!BytesAdded &amp;&amp; \&quot;code size not handled\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp&quot;, 588, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col9 ref" href="#69BytesAdded" title='BytesAdded' data-ref="69BytesAdded">BytesAdded</a> &amp;&amp; <q>"code size not handled"</q>);</td></tr>
<tr><th id="589">589</th><td></td></tr>
<tr><th id="590">590</th><td>  <i>// Check if reverseBranchCondition has asked to reverse this branch</i></td></tr>
<tr><th id="591">591</th><td><i>  // If we want to reverse the branch an odd number of times, we want</i></td></tr>
<tr><th id="592">592</th><td><i>  // J2_jumpf.</i></td></tr>
<tr><th id="593">593</th><td>  <b>if</b> (!<a class="local col7 ref" href="#67Cond" title='Cond' data-ref="67Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv">empty</a>() &amp;&amp; <a class="local col7 ref" href="#67Cond" title='Cond' data-ref="67Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="594">594</th><td>    <a class="local col1 ref" href="#71BccOpc" title='BccOpc' data-ref="71BccOpc">BccOpc</a> = <a class="local col7 ref" href="#67Cond" title='Cond' data-ref="67Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="595">595</th><td></td></tr>
<tr><th id="596">596</th><td>  <b>if</b> (!<a class="local col6 ref" href="#66FBB" title='FBB' data-ref="66FBB">FBB</a>) {</td></tr>
<tr><th id="597">597</th><td>    <b>if</b> (<a class="local col7 ref" href="#67Cond" title='Cond' data-ref="67Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv">empty</a>()) {</td></tr>
<tr><th id="598">598</th><td>      <i>// Due to a bug in TailMerging/CFG Optimization, we need to add a</i></td></tr>
<tr><th id="599">599</th><td><i>      // special case handling of a predicated jump followed by an</i></td></tr>
<tr><th id="600">600</th><td><i>      // unconditional jump. If not, Tail Merging and CFG Optimization go</i></td></tr>
<tr><th id="601">601</th><td><i>      // into an infinite loop.</i></td></tr>
<tr><th id="602">602</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="72NewTBB" title='NewTBB' data-type='llvm::MachineBasicBlock *' data-ref="72NewTBB">NewTBB</dfn>, *<dfn class="local col3 decl" id="73NewFBB" title='NewFBB' data-type='llvm::MachineBasicBlock *' data-ref="73NewFBB">NewFBB</dfn>;</td></tr>
<tr><th id="603">603</th><td>      <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col4 decl" id="74Cond" title='Cond' data-type='SmallVector&lt;llvm::MachineOperand, 4&gt;' data-ref="74Cond">Cond</dfn>;</td></tr>
<tr><th id="604">604</th><td>      <em>auto</em> <dfn class="local col5 decl" id="75Term" title='Term' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="75Term">Term</dfn> = <a class="local col4 ref" href="#64MBB" title='MBB' data-ref="64MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>();</td></tr>
<tr><th id="605">605</th><td>      <b>if</b> (<a class="local col5 ref" href="#75Term" title='Term' data-ref="75Term">Term</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col4 ref" href="#64MBB" title='MBB' data-ref="64MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>() &amp;&amp; <a class="member" href="#_ZNK4llvm16HexagonInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isPredicated' data-ref="_ZNK4llvm16HexagonInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#75Term" title='Term' data-ref="75Term">Term</a>) &amp;&amp;</td></tr>
<tr><th id="606">606</th><td>          !<a class="member" href="#_ZNK4llvm16HexagonInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" title='llvm::HexagonInstrInfo::analyzeBranch' data-ref="_ZNK4llvm16HexagonInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb">analyzeBranch</a>(<span class='refarg'><a class="local col4 ref" href="#64MBB" title='MBB' data-ref="64MBB">MBB</a></span>, <span class='refarg'><a class="local col2 ref" href="#72NewTBB" title='NewTBB' data-ref="72NewTBB">NewTBB</a></span>, <span class='refarg'><a class="local col3 ref" href="#73NewFBB" title='NewFBB' data-ref="73NewFBB">NewFBB</a></span>, <span class='refarg'><a class="local col4 ref" href="#74Cond" title='Cond' data-ref="74Cond">Cond</a></span>, <b>false</b>) &amp;&amp;</td></tr>
<tr><th id="607">607</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator">iterator</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE" title='llvm::ilist_iterator::ilist_iterator&lt;OptionsT, IsReverse, IsConst&gt;' data-ref="_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE">(</a><a class="local col2 ref" href="#72NewTBB" title='NewTBB' data-ref="72NewTBB">NewTBB</a>) <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmeqERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">==</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col4 ref" href="#64MBB" title='MBB' data-ref="64MBB">MBB</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>()) {</td></tr>
<tr><th id="608">608</th><td>        <a class="member" href="#_ZNK4llvm16HexagonInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE" title='llvm::HexagonInstrInfo::reverseBranchCondition' data-ref="_ZNK4llvm16HexagonInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE">reverseBranchCondition</a>(<span class='refarg'><a class="local col4 ref" href="#74Cond" title='Cond' data-ref="74Cond">Cond</a></span>);</td></tr>
<tr><th id="609">609</th><td>        <a class="member" href="#_ZNK4llvm16HexagonInstrInfo12removeBranchERNS_17MachineBasicBlockEPi" title='llvm::HexagonInstrInfo::removeBranch' data-ref="_ZNK4llvm16HexagonInstrInfo12removeBranchERNS_17MachineBasicBlockEPi">removeBranch</a>(<span class='refarg'><a class="local col4 ref" href="#64MBB" title='MBB' data-ref="64MBB">MBB</a></span>);</td></tr>
<tr><th id="610">610</th><td>        <b>return</b> <a class="member" href="#_ZNK4llvm16HexagonInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" title='llvm::HexagonInstrInfo::insertBranch' data-ref="_ZNK4llvm16HexagonInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi">insertBranch</a>(<span class='refarg'><a class="local col4 ref" href="#64MBB" title='MBB' data-ref="64MBB">MBB</a></span>, <a class="local col5 ref" href="#65TBB" title='TBB' data-ref="65TBB">TBB</a>, <b>nullptr</b>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col4 ref" href="#74Cond" title='Cond' data-ref="74Cond">Cond</a>, <a class="local col8 ref" href="#68DL" title='DL' data-ref="68DL">DL</a>);</td></tr>
<tr><th id="611">611</th><td>      }</td></tr>
<tr><th id="612">612</th><td>      BuildMI(&amp;MBB, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(BOpc)).addMBB(TBB);</td></tr>
<tr><th id="613">613</th><td>    } <b>else</b> <b>if</b> (<a class="member" href="#_ZNK4llvm16HexagonInstrInfo10isEndLoopNEj" title='llvm::HexagonInstrInfo::isEndLoopN' data-ref="_ZNK4llvm16HexagonInstrInfo10isEndLoopNEj">isEndLoopN</a>(<a class="local col7 ref" href="#67Cond" title='Cond' data-ref="67Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())) {</td></tr>
<tr><th id="614">614</th><td>      <em>int</em> <dfn class="local col6 decl" id="76EndLoopOp" title='EndLoopOp' data-type='int' data-ref="76EndLoopOp">EndLoopOp</dfn> = <a class="local col7 ref" href="#67Cond" title='Cond' data-ref="67Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="615">615</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Cond[1].isMBB()) ? void (0) : __assert_fail (&quot;Cond[1].isMBB()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp&quot;, 615, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#67Cond" title='Cond' data-ref="67Cond">Cond</a>[<var>1</var>].<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>());</td></tr>
<tr><th id="616">616</th><td>      <i>// Since we're adding an ENDLOOP, there better be a LOOP instruction.</i></td></tr>
<tr><th id="617">617</th><td><i>      // Check for it, and change the BB target if needed.</i></td></tr>
<tr><th id="618">618</th><td>      <a class="type" href="../../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSet" title='llvm::SmallPtrSet' data-ref="llvm::SmallPtrSet">SmallPtrSet</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm11SmallPtrSetC1Ev" title='llvm::SmallPtrSet::SmallPtrSet&lt;PtrType, SmallSize&gt;' data-ref="_ZN4llvm11SmallPtrSetC1Ev"></a><dfn class="local col7 decl" id="77VisitedBBs" title='VisitedBBs' data-type='SmallPtrSet&lt;llvm::MachineBasicBlock *, 8&gt;' data-ref="77VisitedBBs">VisitedBBs</dfn>;</td></tr>
<tr><th id="619">619</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="78Loop" title='Loop' data-type='llvm::MachineInstr *' data-ref="78Loop">Loop</dfn> = <a class="member" href="#_ZNK4llvm16HexagonInstrInfo13findLoopInstrEPNS_17MachineBasicBlockEjS2_RNS_11SmallPtrSetIS2_Lj8EEE" title='llvm::HexagonInstrInfo::findLoopInstr' data-ref="_ZNK4llvm16HexagonInstrInfo13findLoopInstrEPNS_17MachineBasicBlockEjS2_RNS_11SmallPtrSetIS2_Lj8EEE">findLoopInstr</a>(<a class="local col5 ref" href="#65TBB" title='TBB' data-ref="65TBB">TBB</a>, <a class="local col6 ref" href="#76EndLoopOp" title='EndLoopOp' data-ref="76EndLoopOp">EndLoopOp</a>, <a class="local col7 ref" href="#67Cond" title='Cond' data-ref="67Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>(),</td></tr>
<tr><th id="620">620</th><td>                                         <span class='refarg'><a class="local col7 ref" href="#77VisitedBBs" title='VisitedBBs' data-ref="77VisitedBBs">VisitedBBs</a></span>);</td></tr>
<tr><th id="621">621</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Loop != nullptr &amp;&amp; &quot;Inserting an ENDLOOP without a LOOP&quot;) ? void (0) : __assert_fail (&quot;Loop != nullptr &amp;&amp; \&quot;Inserting an ENDLOOP without a LOOP\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp&quot;, 621, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#78Loop" title='Loop' data-ref="78Loop">Loop</a> != <b>nullptr</b> &amp;&amp; <q>"Inserting an ENDLOOP without a LOOP"</q>);</td></tr>
<tr><th id="622">622</th><td>      <a class="local col8 ref" href="#78Loop" title='Loop' data-ref="78Loop">Loop</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setMBBEPNS_17MachineBasicBlockE" title='llvm::MachineOperand::setMBB' data-ref="_ZN4llvm14MachineOperand6setMBBEPNS_17MachineBasicBlockE">setMBB</a>(<a class="local col5 ref" href="#65TBB" title='TBB' data-ref="65TBB">TBB</a>);</td></tr>
<tr><th id="623">623</th><td>      <i>// Add the ENDLOOP after the finding the LOOP0.</i></td></tr>
<tr><th id="624">624</th><td>      BuildMI(&amp;MBB, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(EndLoopOp)).addMBB(TBB);</td></tr>
<tr><th id="625">625</th><td>    } <b>else</b> <b>if</b> (<a class="member" href="#_ZNK4llvm16HexagonInstrInfo14isNewValueJumpEj" title='llvm::HexagonInstrInfo::isNewValueJump' data-ref="_ZNK4llvm16HexagonInstrInfo14isNewValueJumpEj">isNewValueJump</a>(<a class="local col7 ref" href="#67Cond" title='Cond' data-ref="67Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())) {</td></tr>
<tr><th id="626">626</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((Cond.size() == 3) &amp;&amp; &quot;Only supporting rr/ri version of nvjump&quot;) ? void (0) : __assert_fail (&quot;(Cond.size() == 3) &amp;&amp; \&quot;Only supporting rr/ri version of nvjump\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp&quot;, 626, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col7 ref" href="#67Cond" title='Cond' data-ref="67Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>3</var>) &amp;&amp; <q>"Only supporting rr/ri version of nvjump"</q>);</td></tr>
<tr><th id="627">627</th><td>      <i>// New value jump</i></td></tr>
<tr><th id="628">628</th><td><i>      // (ins IntRegs:$src1, IntRegs:$src2, brtarget:$offset)</i></td></tr>
<tr><th id="629">629</th><td><i>      // (ins IntRegs:$src1, u5Imm:$src2, brtarget:$offset)</i></td></tr>
<tr><th id="630">630</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="79Flags1" title='Flags1' data-type='unsigned int' data-ref="79Flags1">Flags1</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm16getUndefRegStateEb" title='llvm::getUndefRegState' data-ref="_ZN4llvm16getUndefRegStateEb">getUndefRegState</a>(<a class="local col7 ref" href="#67Cond" title='Cond' data-ref="67Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>());</td></tr>
<tr><th id="631">631</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hexagon-instrinfo&quot;)) { dbgs() &lt;&lt; &quot;\nInserting NVJump for &quot; &lt;&lt; printMBBReference(MBB);; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\nInserting NVJump for "</q></td></tr>
<tr><th id="632">632</th><td>                        <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(<a class="local col4 ref" href="#64MBB" title='MBB' data-ref="64MBB">MBB</a>););</td></tr>
<tr><th id="633">633</th><td>      <b>if</b> (<a class="local col7 ref" href="#67Cond" title='Cond' data-ref="67Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>2</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="634">634</th><td>        <em>unsigned</em> <dfn class="local col0 decl" id="80Flags2" title='Flags2' data-type='unsigned int' data-ref="80Flags2">Flags2</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm16getUndefRegStateEb" title='llvm::getUndefRegState' data-ref="_ZN4llvm16getUndefRegStateEb">getUndefRegState</a>(<a class="local col7 ref" href="#67Cond" title='Cond' data-ref="67Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>2</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>());</td></tr>
<tr><th id="635">635</th><td>        BuildMI(&amp;MBB, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(BccOpc)).addReg(Cond[<var>1</var>].getReg(), Flags1).</td></tr>
<tr><th id="636">636</th><td>          addReg(Cond[<var>2</var>].getReg(), Flags2).addMBB(TBB);</td></tr>
<tr><th id="637">637</th><td>      } <b>else</b> <b>if</b>(<a class="local col7 ref" href="#67Cond" title='Cond' data-ref="67Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>2</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="638">638</th><td>        BuildMI(&amp;MBB, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(BccOpc)).addReg(Cond[<var>1</var>].getReg(), Flags1).</td></tr>
<tr><th id="639">639</th><td>          addImm(Cond[<var>2</var>].getImm()).addMBB(TBB);</td></tr>
<tr><th id="640">640</th><td>      } <b>else</b></td></tr>
<tr><th id="641">641</th><td>        <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Invalid condition for branching&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp&quot;, 641)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid condition for branching"</q>);</td></tr>
<tr><th id="642">642</th><td>    } <b>else</b> {</td></tr>
<tr><th id="643">643</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((Cond.size() == 2) &amp;&amp; &quot;Malformed cond vector&quot;) ? void (0) : __assert_fail (&quot;(Cond.size() == 2) &amp;&amp; \&quot;Malformed cond vector\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp&quot;, 643, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col7 ref" href="#67Cond" title='Cond' data-ref="67Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>2</var>) &amp;&amp; <q>"Malformed cond vector"</q>);</td></tr>
<tr><th id="644">644</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="81RO" title='RO' data-type='const llvm::MachineOperand &amp;' data-ref="81RO">RO</dfn> = <a class="local col7 ref" href="#67Cond" title='Cond' data-ref="67Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>;</td></tr>
<tr><th id="645">645</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="82Flags" title='Flags' data-type='unsigned int' data-ref="82Flags">Flags</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm16getUndefRegStateEb" title='llvm::getUndefRegState' data-ref="_ZN4llvm16getUndefRegStateEb">getUndefRegState</a>(<a class="local col1 ref" href="#81RO" title='RO' data-ref="81RO">RO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>());</td></tr>
<tr><th id="646">646</th><td>      BuildMI(&amp;MBB, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(BccOpc)).addReg(RO.getReg(), Flags).addMBB(TBB);</td></tr>
<tr><th id="647">647</th><td>    }</td></tr>
<tr><th id="648">648</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="649">649</th><td>  }</td></tr>
<tr><th id="650">650</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((!Cond.empty()) &amp;&amp; &quot;Cond. cannot be empty when multiple branchings are required&quot;) ? void (0) : __assert_fail (&quot;(!Cond.empty()) &amp;&amp; \&quot;Cond. cannot be empty when multiple branchings are required\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp&quot;, 651, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((!<a class="local col7 ref" href="#67Cond" title='Cond' data-ref="67Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv">empty</a>()) &amp;&amp;</td></tr>
<tr><th id="651">651</th><td>         <q>"Cond. cannot be empty when multiple branchings are required"</q>);</td></tr>
<tr><th id="652">652</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((!isNewValueJump(Cond[0].getImm())) &amp;&amp; &quot;NV-jump cannot be inserted with another branch&quot;) ? void (0) : __assert_fail (&quot;(!isNewValueJump(Cond[0].getImm())) &amp;&amp; \&quot;NV-jump cannot be inserted with another branch\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp&quot;, 653, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((!<a class="member" href="#_ZNK4llvm16HexagonInstrInfo14isNewValueJumpEj" title='llvm::HexagonInstrInfo::isNewValueJump' data-ref="_ZNK4llvm16HexagonInstrInfo14isNewValueJumpEj">isNewValueJump</a>(<a class="local col7 ref" href="#67Cond" title='Cond' data-ref="67Cond">Cond</a>[<var>0</var>].<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())) &amp;&amp;</td></tr>
<tr><th id="653">653</th><td>         <q>"NV-jump cannot be inserted with another branch"</q>);</td></tr>
<tr><th id="654">654</th><td>  <i>// Special case for hardware loops.  The condition is a basic block.</i></td></tr>
<tr><th id="655">655</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm16HexagonInstrInfo10isEndLoopNEj" title='llvm::HexagonInstrInfo::isEndLoopN' data-ref="_ZNK4llvm16HexagonInstrInfo10isEndLoopNEj">isEndLoopN</a>(<a class="local col7 ref" href="#67Cond" title='Cond' data-ref="67Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())) {</td></tr>
<tr><th id="656">656</th><td>    <em>int</em> <dfn class="local col3 decl" id="83EndLoopOp" title='EndLoopOp' data-type='int' data-ref="83EndLoopOp">EndLoopOp</dfn> = <a class="local col7 ref" href="#67Cond" title='Cond' data-ref="67Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="657">657</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Cond[1].isMBB()) ? void (0) : __assert_fail (&quot;Cond[1].isMBB()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp&quot;, 657, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#67Cond" title='Cond' data-ref="67Cond">Cond</a>[<var>1</var>].<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>());</td></tr>
<tr><th id="658">658</th><td>    <i>// Since we're adding an ENDLOOP, there better be a LOOP instruction.</i></td></tr>
<tr><th id="659">659</th><td><i>    // Check for it, and change the BB target if needed.</i></td></tr>
<tr><th id="660">660</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSet" title='llvm::SmallPtrSet' data-ref="llvm::SmallPtrSet">SmallPtrSet</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm11SmallPtrSetC1Ev" title='llvm::SmallPtrSet::SmallPtrSet&lt;PtrType, SmallSize&gt;' data-ref="_ZN4llvm11SmallPtrSetC1Ev"></a><dfn class="local col4 decl" id="84VisitedBBs" title='VisitedBBs' data-type='SmallPtrSet&lt;llvm::MachineBasicBlock *, 8&gt;' data-ref="84VisitedBBs">VisitedBBs</dfn>;</td></tr>
<tr><th id="661">661</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="85Loop" title='Loop' data-type='llvm::MachineInstr *' data-ref="85Loop">Loop</dfn> = <a class="member" href="#_ZNK4llvm16HexagonInstrInfo13findLoopInstrEPNS_17MachineBasicBlockEjS2_RNS_11SmallPtrSetIS2_Lj8EEE" title='llvm::HexagonInstrInfo::findLoopInstr' data-ref="_ZNK4llvm16HexagonInstrInfo13findLoopInstrEPNS_17MachineBasicBlockEjS2_RNS_11SmallPtrSetIS2_Lj8EEE">findLoopInstr</a>(<a class="local col5 ref" href="#65TBB" title='TBB' data-ref="65TBB">TBB</a>, <a class="local col3 ref" href="#83EndLoopOp" title='EndLoopOp' data-ref="83EndLoopOp">EndLoopOp</a>, <a class="local col7 ref" href="#67Cond" title='Cond' data-ref="67Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>(),</td></tr>
<tr><th id="662">662</th><td>                                       <span class='refarg'><a class="local col4 ref" href="#84VisitedBBs" title='VisitedBBs' data-ref="84VisitedBBs">VisitedBBs</a></span>);</td></tr>
<tr><th id="663">663</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Loop != nullptr &amp;&amp; &quot;Inserting an ENDLOOP without a LOOP&quot;) ? void (0) : __assert_fail (&quot;Loop != nullptr &amp;&amp; \&quot;Inserting an ENDLOOP without a LOOP\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp&quot;, 663, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#85Loop" title='Loop' data-ref="85Loop">Loop</a> != <b>nullptr</b> &amp;&amp; <q>"Inserting an ENDLOOP without a LOOP"</q>);</td></tr>
<tr><th id="664">664</th><td>    <a class="local col5 ref" href="#85Loop" title='Loop' data-ref="85Loop">Loop</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setMBBEPNS_17MachineBasicBlockE" title='llvm::MachineOperand::setMBB' data-ref="_ZN4llvm14MachineOperand6setMBBEPNS_17MachineBasicBlockE">setMBB</a>(<a class="local col5 ref" href="#65TBB" title='TBB' data-ref="65TBB">TBB</a>);</td></tr>
<tr><th id="665">665</th><td>    <i>// Add the ENDLOOP after the finding the LOOP0.</i></td></tr>
<tr><th id="666">666</th><td>    BuildMI(&amp;MBB, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(EndLoopOp)).addMBB(TBB);</td></tr>
<tr><th id="667">667</th><td>  } <b>else</b> {</td></tr>
<tr><th id="668">668</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="86RO" title='RO' data-type='const llvm::MachineOperand &amp;' data-ref="86RO">RO</dfn> = <a class="local col7 ref" href="#67Cond" title='Cond' data-ref="67Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>;</td></tr>
<tr><th id="669">669</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="87Flags" title='Flags' data-type='unsigned int' data-ref="87Flags">Flags</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm16getUndefRegStateEb" title='llvm::getUndefRegState' data-ref="_ZN4llvm16getUndefRegStateEb">getUndefRegState</a>(<a class="local col6 ref" href="#86RO" title='RO' data-ref="86RO">RO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>());</td></tr>
<tr><th id="670">670</th><td>    BuildMI(&amp;MBB, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(BccOpc)).addReg(RO.getReg(), Flags).addMBB(TBB);</td></tr>
<tr><th id="671">671</th><td>  }</td></tr>
<tr><th id="672">672</th><td>  BuildMI(&amp;MBB, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(BOpc)).addMBB(FBB);</td></tr>
<tr><th id="673">673</th><td></td></tr>
<tr><th id="674">674</th><td>  <b>return</b> <var>2</var>;</td></tr>
<tr><th id="675">675</th><td>}</td></tr>
<tr><th id="676">676</th><td></td></tr>
<tr><th id="677">677</th><td><i class="doc">/// Analyze the loop code to find the loop induction variable and compare used</i></td></tr>
<tr><th id="678">678</th><td><i class="doc">/// to compute the number of iterations. Currently, we analyze loop that are</i></td></tr>
<tr><th id="679">679</th><td><i class="doc">/// controlled using hardware loops.  In this case, the induction variable</i></td></tr>
<tr><th id="680">680</th><td><i class="doc">/// instruction is null.  For all other cases, this function returns true, which</i></td></tr>
<tr><th id="681">681</th><td><i class="doc">/// means we're unable to analyze it.</i></td></tr>
<tr><th id="682">682</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo11analyzeLoopERNS_11MachineLoopERPNS_12MachineInstrES5_" title='llvm::HexagonInstrInfo::analyzeLoop' data-ref="_ZNK4llvm16HexagonInstrInfo11analyzeLoopERNS_11MachineLoopERPNS_12MachineInstrES5_">analyzeLoop</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop">MachineLoop</a> &amp;<dfn class="local col8 decl" id="88L" title='L' data-type='llvm::MachineLoop &amp;' data-ref="88L">L</dfn>,</td></tr>
<tr><th id="683">683</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&amp;<dfn class="local col9 decl" id="89IndVarInst" title='IndVarInst' data-type='llvm::MachineInstr *&amp;' data-ref="89IndVarInst">IndVarInst</dfn>,</td></tr>
<tr><th id="684">684</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&amp;<dfn class="local col0 decl" id="90CmpInst" title='CmpInst' data-type='llvm::MachineInstr *&amp;' data-ref="90CmpInst">CmpInst</dfn>) <em>const</em> {</td></tr>
<tr><th id="685">685</th><td></td></tr>
<tr><th id="686">686</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="91LoopEnd" title='LoopEnd' data-type='llvm::MachineBasicBlock *' data-ref="91LoopEnd">LoopEnd</dfn> = <a class="local col8 ref" href="#88L" title='L' data-ref="88L">L</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#_ZN4llvm11MachineLoop14getBottomBlockEv" title='llvm::MachineLoop::getBottomBlock' data-ref="_ZN4llvm11MachineLoop14getBottomBlockEv">getBottomBlock</a>();</td></tr>
<tr><th id="687">687</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="92I" title='I' data-type='MachineBasicBlock::iterator' data-ref="92I">I</dfn> = <a class="local col1 ref" href="#91LoopEnd" title='LoopEnd' data-ref="91LoopEnd">LoopEnd</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>();</td></tr>
<tr><th id="688">688</th><td>  <i>// We really "analyze" only hardware loops right now.</i></td></tr>
<tr><th id="689">689</th><td>  <b>if</b> (<a class="local col2 ref" href="#92I" title='I' data-ref="92I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#91LoopEnd" title='LoopEnd' data-ref="91LoopEnd">LoopEnd</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>() &amp;&amp; <a class="member" href="#_ZNK4llvm16HexagonInstrInfo10isEndLoopNEj" title='llvm::HexagonInstrInfo::isEndLoopN' data-ref="_ZNK4llvm16HexagonInstrInfo10isEndLoopNEj">isEndLoopN</a>(<a class="local col2 ref" href="#92I" title='I' data-ref="92I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())) {</td></tr>
<tr><th id="690">690</th><td>    <a class="local col9 ref" href="#89IndVarInst" title='IndVarInst' data-ref="89IndVarInst">IndVarInst</a> = <b>nullptr</b>;</td></tr>
<tr><th id="691">691</th><td>    <a class="local col0 ref" href="#90CmpInst" title='CmpInst' data-ref="90CmpInst">CmpInst</a> = &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#92I" title='I' data-ref="92I">I</a>;</td></tr>
<tr><th id="692">692</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="693">693</th><td>  }</td></tr>
<tr><th id="694">694</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="695">695</th><td>}</td></tr>
<tr><th id="696">696</th><td></td></tr>
<tr><th id="697">697</th><td><i class="doc">/// Generate code to reduce the loop iteration by one and check if the loop is</i></td></tr>
<tr><th id="698">698</th><td><i class="doc">/// finished. Return the value/register of the new loop count. this function</i></td></tr>
<tr><th id="699">699</th><td><i class="doc">/// assumes the nth iteration is peeled first.</i></td></tr>
<tr><th id="700">700</th><td><em>unsigned</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo15reduceLoopCountERNS_17MachineBasicBlockES2_PNS_12MachineInstrERS3_RNS_15SmallVectorImplINS_14MachineOperandEEERNS6_IS4_EEjj" title='llvm::HexagonInstrInfo::reduceLoopCount' data-ref="_ZNK4llvm16HexagonInstrInfo15reduceLoopCountERNS_17MachineBasicBlockES2_PNS_12MachineInstrERS3_RNS_15SmallVectorImplINS_14MachineOperandEEERNS6_IS4_EEjj">reduceLoopCount</dfn>(</td></tr>
<tr><th id="701">701</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="93MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="93MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="94PreHeader" title='PreHeader' data-type='llvm::MachineBasicBlock &amp;' data-ref="94PreHeader">PreHeader</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="95IndVar" title='IndVar' data-type='llvm::MachineInstr *' data-ref="95IndVar">IndVar</dfn>,</td></tr>
<tr><th id="702">702</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="96Cmp" title='Cmp' data-type='llvm::MachineInstr &amp;' data-ref="96Cmp">Cmp</dfn>, <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col7 decl" id="97Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="97Cond">Cond</dfn>,</td></tr>
<tr><th id="703">703</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col8 decl" id="98PrevInsts" title='PrevInsts' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="98PrevInsts">PrevInsts</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="99Iter" title='Iter' data-type='unsigned int' data-ref="99Iter">Iter</dfn>,</td></tr>
<tr><th id="704">704</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="100MaxIter" title='MaxIter' data-type='unsigned int' data-ref="100MaxIter">MaxIter</dfn>) <em>const</em> {</td></tr>
<tr><th id="705">705</th><td>  <i>// We expect a hardware loop currently. This means that IndVar is set</i></td></tr>
<tr><th id="706">706</th><td><i>  // to null, and the compare is the ENDLOOP instruction.</i></td></tr>
<tr><th id="707">707</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((!IndVar) &amp;&amp; isEndLoopN(Cmp.getOpcode()) &amp;&amp; &quot;Expecting a hardware loop&quot;) ? void (0) : __assert_fail (&quot;(!IndVar) &amp;&amp; isEndLoopN(Cmp.getOpcode()) &amp;&amp; \&quot;Expecting a hardware loop\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp&quot;, 708, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((!<a class="local col5 ref" href="#95IndVar" title='IndVar' data-ref="95IndVar">IndVar</a>) &amp;&amp; <a class="member" href="#_ZNK4llvm16HexagonInstrInfo10isEndLoopNEj" title='llvm::HexagonInstrInfo::isEndLoopN' data-ref="_ZNK4llvm16HexagonInstrInfo10isEndLoopNEj">isEndLoopN</a>(<a class="local col6 ref" href="#96Cmp" title='Cmp' data-ref="96Cmp">Cmp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())</td></tr>
<tr><th id="708">708</th><td>                   &amp;&amp; <q>"Expecting a hardware loop"</q>);</td></tr>
<tr><th id="709">709</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col1 decl" id="101MF" title='MF' data-type='llvm::MachineFunction *' data-ref="101MF">MF</dfn> = <a class="local col3 ref" href="#93MBB" title='MBB' data-ref="93MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="710">710</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col2 decl" id="102DL" title='DL' data-type='llvm::DebugLoc' data-ref="102DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col6 ref" href="#96Cmp" title='Cmp' data-ref="96Cmp">Cmp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="711">711</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSet" title='llvm::SmallPtrSet' data-ref="llvm::SmallPtrSet">SmallPtrSet</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm11SmallPtrSetC1Ev" title='llvm::SmallPtrSet::SmallPtrSet&lt;PtrType, SmallSize&gt;' data-ref="_ZN4llvm11SmallPtrSetC1Ev"></a><dfn class="local col3 decl" id="103VisitedBBs" title='VisitedBBs' data-type='SmallPtrSet&lt;llvm::MachineBasicBlock *, 8&gt;' data-ref="103VisitedBBs">VisitedBBs</dfn>;</td></tr>
<tr><th id="712">712</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="104Loop" title='Loop' data-type='llvm::MachineInstr *' data-ref="104Loop">Loop</dfn> = <a class="member" href="#_ZNK4llvm16HexagonInstrInfo13findLoopInstrEPNS_17MachineBasicBlockEjS2_RNS_11SmallPtrSetIS2_Lj8EEE" title='llvm::HexagonInstrInfo::findLoopInstr' data-ref="_ZNK4llvm16HexagonInstrInfo13findLoopInstrEPNS_17MachineBasicBlockEjS2_RNS_11SmallPtrSetIS2_Lj8EEE">findLoopInstr</a>(&amp;<a class="local col3 ref" href="#93MBB" title='MBB' data-ref="93MBB">MBB</a>, <a class="local col6 ref" href="#96Cmp" title='Cmp' data-ref="96Cmp">Cmp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(),</td></tr>
<tr><th id="713">713</th><td>                                     <a class="local col6 ref" href="#96Cmp" title='Cmp' data-ref="96Cmp">Cmp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>(), <span class='refarg'><a class="local col3 ref" href="#103VisitedBBs" title='VisitedBBs' data-ref="103VisitedBBs">VisitedBBs</a></span>);</td></tr>
<tr><th id="714">714</th><td>  <b>if</b> (!<a class="local col4 ref" href="#104Loop" title='Loop' data-ref="104Loop">Loop</a>)</td></tr>
<tr><th id="715">715</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="716">716</th><td>  <i>// If the loop trip count is a compile-time value, then just change the</i></td></tr>
<tr><th id="717">717</th><td><i>  // value.</i></td></tr>
<tr><th id="718">718</th><td>  <b>if</b> (Loop-&gt;getOpcode() == Hexagon::<span class='error' title="no member named &apos;J2_loop0i&apos; in namespace &apos;llvm::Hexagon&apos;">J2_loop0i</span> ||</td></tr>
<tr><th id="719">719</th><td>      Loop-&gt;getOpcode() == Hexagon::<span class='error' title="no member named &apos;J2_loop1i&apos; in namespace &apos;llvm::Hexagon&apos;">J2_loop1i</span>) {</td></tr>
<tr><th id="720">720</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col5 decl" id="105Offset" title='Offset' data-type='int64_t' data-ref="105Offset">Offset</dfn> = <a class="local col4 ref" href="#104Loop" title='Loop' data-ref="104Loop">Loop</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="721">721</th><td>    <b>if</b> (<a class="local col5 ref" href="#105Offset" title='Offset' data-ref="105Offset">Offset</a> &lt;= <var>1</var>)</td></tr>
<tr><th id="722">722</th><td>      <a class="local col4 ref" href="#104Loop" title='Loop' data-ref="104Loop">Loop</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="723">723</th><td>    <b>else</b></td></tr>
<tr><th id="724">724</th><td>      <a class="local col4 ref" href="#104Loop" title='Loop' data-ref="104Loop">Loop</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col5 ref" href="#105Offset" title='Offset' data-ref="105Offset">Offset</a> - <var>1</var>);</td></tr>
<tr><th id="725">725</th><td>    <b>return</b> <a class="local col5 ref" href="#105Offset" title='Offset' data-ref="105Offset">Offset</a> - <var>1</var>;</td></tr>
<tr><th id="726">726</th><td>  }</td></tr>
<tr><th id="727">727</th><td>  <i>// The loop trip count is a run-time value. We generate code to subtract</i></td></tr>
<tr><th id="728">728</th><td><i>  // one from the trip count, and update the loop instruction.</i></td></tr>
<tr><th id="729">729</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Loop-&gt;getOpcode() == Hexagon::J2_loop0r &amp;&amp; &quot;Unexpected instruction&quot;) ? void (0) : __assert_fail (&quot;Loop-&gt;getOpcode() == Hexagon::J2_loop0r &amp;&amp; \&quot;Unexpected instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp&quot;, 729, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(Loop-&gt;getOpcode() == Hexagon::<span class='error' title="no member named &apos;J2_loop0r&apos; in namespace &apos;llvm::Hexagon&apos;">J2_loop0r</span> &amp;&amp; <q>"Unexpected instruction"</q>);</td></tr>
<tr><th id="730">730</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="106LoopCount" title='LoopCount' data-type='unsigned int' data-ref="106LoopCount">LoopCount</dfn> = <a class="local col4 ref" href="#104Loop" title='Loop' data-ref="104Loop">Loop</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="731">731</th><td>  <i>// Check if we're done with the loop.</i></td></tr>
<tr><th id="732">732</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="107LoopEnd" title='LoopEnd' data-type='unsigned int' data-ref="107LoopEnd">LoopEnd</dfn> = <a class="member" href="#_ZNK4llvm16HexagonInstrInfo8createVREPNS_15MachineFunctionENS_3MVTE" title='llvm::HexagonInstrInfo::createVR' data-ref="_ZNK4llvm16HexagonInstrInfo8createVREPNS_15MachineFunctionENS_3MVTE">createVR</a>(<a class="local col1 ref" href="#101MF" title='MF' data-ref="101MF">MF</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>);</td></tr>
<tr><th id="733">733</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="108NewCmp" title='NewCmp' data-type='llvm::MachineInstr *' data-ref="108NewCmp">NewCmp</dfn> = BuildMI(&amp;MBB, DL, get(Hexagon::<span class='error' title="no member named &apos;C2_cmpgtui&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmpgtui</span>), LoopEnd).</td></tr>
<tr><th id="734">734</th><td>    addReg(LoopCount).addImm(<var>1</var>);</td></tr>
<tr><th id="735">735</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="109NewLoopCount" title='NewLoopCount' data-type='unsigned int' data-ref="109NewLoopCount">NewLoopCount</dfn> = <a class="member" href="#_ZNK4llvm16HexagonInstrInfo8createVREPNS_15MachineFunctionENS_3MVTE" title='llvm::HexagonInstrInfo::createVR' data-ref="_ZNK4llvm16HexagonInstrInfo8createVREPNS_15MachineFunctionENS_3MVTE">createVR</a>(<a class="local col1 ref" href="#101MF" title='MF' data-ref="101MF">MF</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="736">736</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="110NewAdd" title='NewAdd' data-type='llvm::MachineInstr *' data-ref="110NewAdd">NewAdd</dfn> = BuildMI(&amp;MBB, DL, get(Hexagon::<span class='error' title="no member named &apos;A2_addi&apos; in namespace &apos;llvm::Hexagon&apos;">A2_addi</span>), NewLoopCount).</td></tr>
<tr><th id="737">737</th><td>    addReg(LoopCount).addImm(-<var>1</var>);</td></tr>
<tr><th id="738">738</th><td>  <em>const</em> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo">HexagonRegisterInfo</a> &amp;<dfn class="local col1 decl" id="111HRI" title='HRI' data-type='const llvm::HexagonRegisterInfo &amp;' data-ref="111HRI">HRI</dfn> = *<a class="member" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo::Subtarget" title='llvm::HexagonInstrInfo::Subtarget' data-ref="llvm::HexagonInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv" title='llvm::HexagonSubtarget::getRegisterInfo' data-ref="_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="739">739</th><td>  <i>// Update the previously generated instructions with the new loop counter.</i></td></tr>
<tr><th id="740">740</th><td>  <b>for</b> (SmallVectorImpl&lt;MachineInstr *&gt;::iterator I = PrevInsts.begin(),</td></tr>
<tr><th id="741">741</th><td>         E = PrevInsts.end(); I != E; ++I)</td></tr>
<tr><th id="742">742</th><td>    (*I)-&gt;substituteRegister(LoopCount, NewLoopCount, <var>0</var>, <span class='error' title="no viable conversion from &apos;const llvm::HexagonRegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;">HRI</span>);</td></tr>
<tr><th id="743">743</th><td>  <a class="local col8 ref" href="#98PrevInsts" title='PrevInsts' data-ref="98PrevInsts">PrevInsts</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="744">744</th><td>  <a class="local col8 ref" href="#98PrevInsts" title='PrevInsts' data-ref="98PrevInsts">PrevInsts</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col8 ref" href="#108NewCmp" title='NewCmp' data-ref="108NewCmp">NewCmp</a>);</td></tr>
<tr><th id="745">745</th><td>  <a class="local col8 ref" href="#98PrevInsts" title='PrevInsts' data-ref="98PrevInsts">PrevInsts</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col0 ref" href="#110NewAdd" title='NewAdd' data-ref="110NewAdd">NewAdd</a>);</td></tr>
<tr><th id="746">746</th><td>  <i>// Insert the new loop instruction if this is the last time the loop is</i></td></tr>
<tr><th id="747">747</th><td><i>  // decremented.</i></td></tr>
<tr><th id="748">748</th><td>  <b>if</b> (Iter == MaxIter)</td></tr>
<tr><th id="749">749</th><td>    BuildMI(&amp;MBB, DL, get(Hexagon::<span class='error' title="no member named &apos;J2_loop0r&apos; in namespace &apos;llvm::Hexagon&apos;">J2_loop0r</span>)).</td></tr>
<tr><th id="750">750</th><td>      addMBB(Loop-&gt;getOperand(<var>0</var>).getMBB()).addReg(NewLoopCount);</td></tr>
<tr><th id="751">751</th><td>  <i>// Delete the old loop instruction.</i></td></tr>
<tr><th id="752">752</th><td>  <b>if</b> (<a class="local col9 ref" href="#99Iter" title='Iter' data-ref="99Iter">Iter</a> == <var>0</var>)</td></tr>
<tr><th id="753">753</th><td>    <a class="local col4 ref" href="#104Loop" title='Loop' data-ref="104Loop">Loop</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="754">754</th><td>  Cond.push_back(MachineOperand::CreateImm(Hexagon::<span class='error' title="no member named &apos;J2_jumpf&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumpf</span>));</td></tr>
<tr><th id="755">755</th><td>  <a class="local col7 ref" href="#97Cond" title='Cond' data-ref="97Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col8 ref" href="#108NewCmp" title='NewCmp' data-ref="108NewCmp">NewCmp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="756">756</th><td>  <b>return</b> <a class="local col9 ref" href="#109NewLoopCount" title='NewLoopCount' data-ref="109NewLoopCount">NewLoopCount</a>;</td></tr>
<tr><th id="757">757</th><td>}</td></tr>
<tr><th id="758">758</th><td></td></tr>
<tr><th id="759">759</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjNS_17BranchProbabilityE" title='llvm::HexagonInstrInfo::isProfitableToIfCvt' data-ref="_ZNK4llvm16HexagonInstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjNS_17BranchProbabilityE">isProfitableToIfCvt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="112MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="112MBB">MBB</dfn>,</td></tr>
<tr><th id="760">760</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="113NumCycles" title='NumCycles' data-type='unsigned int' data-ref="113NumCycles">NumCycles</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="114ExtraPredCycles" title='ExtraPredCycles' data-type='unsigned int' data-ref="114ExtraPredCycles">ExtraPredCycles</dfn>,</td></tr>
<tr><th id="761">761</th><td>      <a class="type" href="../../../include/llvm/Support/BranchProbability.h.html#llvm::BranchProbability" title='llvm::BranchProbability' data-ref="llvm::BranchProbability">BranchProbability</a> <dfn class="local col5 decl" id="115Probability" title='Probability' data-type='llvm::BranchProbability' data-ref="115Probability">Probability</dfn>) <em>const</em> {</td></tr>
<tr><th id="762">762</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm16HexagonInstrInfo12nonDbgBBSizeEPKNS_17MachineBasicBlockE" title='llvm::HexagonInstrInfo::nonDbgBBSize' data-ref="_ZNK4llvm16HexagonInstrInfo12nonDbgBBSizeEPKNS_17MachineBasicBlockE">nonDbgBBSize</a>(&amp;<a class="local col2 ref" href="#112MBB" title='MBB' data-ref="112MBB">MBB</a>) &lt;= <var>3</var>;</td></tr>
<tr><th id="763">763</th><td>}</td></tr>
<tr><th id="764">764</th><td></td></tr>
<tr><th id="765">765</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjS2_jjNS_17BranchProbabilityE" title='llvm::HexagonInstrInfo::isProfitableToIfCvt' data-ref="_ZNK4llvm16HexagonInstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjS2_jjNS_17BranchProbabilityE">isProfitableToIfCvt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="116TMBB" title='TMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="116TMBB">TMBB</dfn>,</td></tr>
<tr><th id="766">766</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="117NumTCycles" title='NumTCycles' data-type='unsigned int' data-ref="117NumTCycles">NumTCycles</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="118ExtraTCycles" title='ExtraTCycles' data-type='unsigned int' data-ref="118ExtraTCycles">ExtraTCycles</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="119FMBB" title='FMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="119FMBB">FMBB</dfn>,</td></tr>
<tr><th id="767">767</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="120NumFCycles" title='NumFCycles' data-type='unsigned int' data-ref="120NumFCycles">NumFCycles</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="121ExtraFCycles" title='ExtraFCycles' data-type='unsigned int' data-ref="121ExtraFCycles">ExtraFCycles</dfn>, <a class="type" href="../../../include/llvm/Support/BranchProbability.h.html#llvm::BranchProbability" title='llvm::BranchProbability' data-ref="llvm::BranchProbability">BranchProbability</a> <dfn class="local col2 decl" id="122Probability" title='Probability' data-type='llvm::BranchProbability' data-ref="122Probability">Probability</dfn>)</td></tr>
<tr><th id="768">768</th><td>      <em>const</em> {</td></tr>
<tr><th id="769">769</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm16HexagonInstrInfo12nonDbgBBSizeEPKNS_17MachineBasicBlockE" title='llvm::HexagonInstrInfo::nonDbgBBSize' data-ref="_ZNK4llvm16HexagonInstrInfo12nonDbgBBSizeEPKNS_17MachineBasicBlockE">nonDbgBBSize</a>(&amp;<a class="local col6 ref" href="#116TMBB" title='TMBB' data-ref="116TMBB">TMBB</a>) &lt;= <var>3</var> &amp;&amp; <a class="member" href="#_ZNK4llvm16HexagonInstrInfo12nonDbgBBSizeEPKNS_17MachineBasicBlockE" title='llvm::HexagonInstrInfo::nonDbgBBSize' data-ref="_ZNK4llvm16HexagonInstrInfo12nonDbgBBSizeEPKNS_17MachineBasicBlockE">nonDbgBBSize</a>(&amp;<a class="local col9 ref" href="#119FMBB" title='FMBB' data-ref="119FMBB">FMBB</a>) &lt;= <var>3</var>;</td></tr>
<tr><th id="770">770</th><td>}</td></tr>
<tr><th id="771">771</th><td></td></tr>
<tr><th id="772">772</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo25isProfitableToDupForIfCvtERNS_17MachineBasicBlockEjNS_17BranchProbabilityE" title='llvm::HexagonInstrInfo::isProfitableToDupForIfCvt' data-ref="_ZNK4llvm16HexagonInstrInfo25isProfitableToDupForIfCvtERNS_17MachineBasicBlockEjNS_17BranchProbabilityE">isProfitableToDupForIfCvt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="123MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="123MBB">MBB</dfn>,</td></tr>
<tr><th id="773">773</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="124NumInstrs" title='NumInstrs' data-type='unsigned int' data-ref="124NumInstrs">NumInstrs</dfn>, <a class="type" href="../../../include/llvm/Support/BranchProbability.h.html#llvm::BranchProbability" title='llvm::BranchProbability' data-ref="llvm::BranchProbability">BranchProbability</a> <dfn class="local col5 decl" id="125Probability" title='Probability' data-type='llvm::BranchProbability' data-ref="125Probability">Probability</dfn>) <em>const</em> {</td></tr>
<tr><th id="774">774</th><td>  <b>return</b> <a class="local col4 ref" href="#124NumInstrs" title='NumInstrs' data-ref="124NumInstrs">NumInstrs</a> &lt;= <var>4</var>;</td></tr>
<tr><th id="775">775</th><td>}</td></tr>
<tr><th id="776">776</th><td></td></tr>
<tr><th id="777">777</th><td><em>void</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb" title='llvm::HexagonInstrInfo::copyPhysReg' data-ref="_ZNK4llvm16HexagonInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb">copyPhysReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="126MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="126MBB">MBB</dfn>,</td></tr>
<tr><th id="778">778</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="127I" title='I' data-type='MachineBasicBlock::iterator' data-ref="127I">I</dfn>,</td></tr>
<tr><th id="779">779</th><td>                                   <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col8 decl" id="128DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="128DL">DL</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="129DestReg" title='DestReg' data-type='unsigned int' data-ref="129DestReg">DestReg</dfn>,</td></tr>
<tr><th id="780">780</th><td>                                   <em>unsigned</em> <dfn class="local col0 decl" id="130SrcReg" title='SrcReg' data-type='unsigned int' data-ref="130SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col1 decl" id="131KillSrc" title='KillSrc' data-type='bool' data-ref="131KillSrc">KillSrc</dfn>) <em>const</em> {</td></tr>
<tr><th id="781">781</th><td>  <em>const</em> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo">HexagonRegisterInfo</a> &amp;<dfn class="local col2 decl" id="132HRI" title='HRI' data-type='const llvm::HexagonRegisterInfo &amp;' data-ref="132HRI">HRI</dfn> = *<a class="member" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo::Subtarget" title='llvm::HexagonInstrInfo::Subtarget' data-ref="llvm::HexagonInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv" title='llvm::HexagonSubtarget::getRegisterInfo' data-ref="_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="782">782</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="133KillFlag" title='KillFlag' data-type='unsigned int' data-ref="133KillFlag">KillFlag</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col1 ref" href="#131KillSrc" title='KillSrc' data-ref="131KillSrc">KillSrc</a>);</td></tr>
<tr><th id="783">783</th><td></td></tr>
<tr><th id="784">784</th><td>  <b>if</b> (Hexagon::<span class='error' title="no member named &apos;IntRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">IntRegsRegClass</span>.contains(SrcReg, DestReg)) {</td></tr>
<tr><th id="785">785</th><td>    BuildMI(MBB, I, DL, get(Hexagon::<span class='error' title="no member named &apos;A2_tfr&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfr</span>), DestReg)</td></tr>
<tr><th id="786">786</th><td>      .addReg(SrcReg, KillFlag);</td></tr>
<tr><th id="787">787</th><td>    <b>return</b>;</td></tr>
<tr><th id="788">788</th><td>  }</td></tr>
<tr><th id="789">789</th><td>  <b>if</b> (Hexagon::<span class='error' title="no member named &apos;DoubleRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">DoubleRegsRegClass</span>.contains(SrcReg, DestReg)) {</td></tr>
<tr><th id="790">790</th><td>    BuildMI(MBB, I, DL, get(Hexagon::<span class='error' title="no member named &apos;A2_tfrp&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrp</span>), DestReg)</td></tr>
<tr><th id="791">791</th><td>      .addReg(SrcReg, KillFlag);</td></tr>
<tr><th id="792">792</th><td>    <b>return</b>;</td></tr>
<tr><th id="793">793</th><td>  }</td></tr>
<tr><th id="794">794</th><td>  <b>if</b> (Hexagon::<span class='error' title="no member named &apos;PredRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">PredRegsRegClass</span>.contains(SrcReg, DestReg)) {</td></tr>
<tr><th id="795">795</th><td>    <i>// Map Pd = Ps to Pd = or(Ps, Ps).</i></td></tr>
<tr><th id="796">796</th><td>    BuildMI(MBB, I, DL, get(Hexagon::<span class='error' title="no member named &apos;C2_or&apos; in namespace &apos;llvm::Hexagon&apos;">C2_or</span>), DestReg)</td></tr>
<tr><th id="797">797</th><td>      .addReg(SrcReg).addReg(SrcReg, KillFlag);</td></tr>
<tr><th id="798">798</th><td>    <b>return</b>;</td></tr>
<tr><th id="799">799</th><td>  }</td></tr>
<tr><th id="800">800</th><td>  <b>if</b> (Hexagon::<span class='error' title="no member named &apos;CtrRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">CtrRegsRegClass</span>.contains(DestReg) &amp;&amp;</td></tr>
<tr><th id="801">801</th><td>      Hexagon::<span class='error' title="no member named &apos;IntRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">IntRegsRegClass</span>.contains(SrcReg)) {</td></tr>
<tr><th id="802">802</th><td>    BuildMI(MBB, I, DL, get(Hexagon::<span class='error' title="no member named &apos;A2_tfrrcr&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrrcr</span>), DestReg)</td></tr>
<tr><th id="803">803</th><td>      .addReg(SrcReg, KillFlag);</td></tr>
<tr><th id="804">804</th><td>    <b>return</b>;</td></tr>
<tr><th id="805">805</th><td>  }</td></tr>
<tr><th id="806">806</th><td>  <b>if</b> (Hexagon::<span class='error' title="no member named &apos;IntRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">IntRegsRegClass</span>.contains(DestReg) &amp;&amp;</td></tr>
<tr><th id="807">807</th><td>      Hexagon::<span class='error' title="no member named &apos;CtrRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">CtrRegsRegClass</span>.contains(SrcReg)) {</td></tr>
<tr><th id="808">808</th><td>    BuildMI(MBB, I, DL, get(Hexagon::<span class='error' title="no member named &apos;A2_tfrcrr&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrcrr</span>), DestReg)</td></tr>
<tr><th id="809">809</th><td>      .addReg(SrcReg, KillFlag);</td></tr>
<tr><th id="810">810</th><td>    <b>return</b>;</td></tr>
<tr><th id="811">811</th><td>  }</td></tr>
<tr><th id="812">812</th><td>  <b>if</b> (Hexagon::<span class='error' title="no member named &apos;ModRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">ModRegsRegClass</span>.contains(DestReg) &amp;&amp;</td></tr>
<tr><th id="813">813</th><td>      Hexagon::<span class='error' title="no member named &apos;IntRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">IntRegsRegClass</span>.contains(SrcReg)) {</td></tr>
<tr><th id="814">814</th><td>    BuildMI(MBB, I, DL, get(Hexagon::<span class='error' title="no member named &apos;A2_tfrrcr&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrrcr</span>), DestReg)</td></tr>
<tr><th id="815">815</th><td>      .addReg(SrcReg, KillFlag);</td></tr>
<tr><th id="816">816</th><td>    <b>return</b>;</td></tr>
<tr><th id="817">817</th><td>  }</td></tr>
<tr><th id="818">818</th><td>  <b>if</b> (Hexagon::<span class='error' title="no member named &apos;PredRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">PredRegsRegClass</span>.contains(SrcReg) &amp;&amp;</td></tr>
<tr><th id="819">819</th><td>      Hexagon::<span class='error' title="no member named &apos;IntRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">IntRegsRegClass</span>.contains(DestReg)) {</td></tr>
<tr><th id="820">820</th><td>    BuildMI(MBB, I, DL, get(Hexagon::<span class='error' title="no member named &apos;C2_tfrpr&apos; in namespace &apos;llvm::Hexagon&apos;">C2_tfrpr</span>), DestReg)</td></tr>
<tr><th id="821">821</th><td>      .addReg(SrcReg, KillFlag);</td></tr>
<tr><th id="822">822</th><td>    <b>return</b>;</td></tr>
<tr><th id="823">823</th><td>  }</td></tr>
<tr><th id="824">824</th><td>  <b>if</b> (Hexagon::<span class='error' title="no member named &apos;IntRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">IntRegsRegClass</span>.contains(SrcReg) &amp;&amp;</td></tr>
<tr><th id="825">825</th><td>      Hexagon::<span class='error' title="no member named &apos;PredRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">PredRegsRegClass</span>.contains(DestReg)) {</td></tr>
<tr><th id="826">826</th><td>    BuildMI(MBB, I, DL, get(Hexagon::<span class='error' title="no member named &apos;C2_tfrrp&apos; in namespace &apos;llvm::Hexagon&apos;">C2_tfrrp</span>), DestReg)</td></tr>
<tr><th id="827">827</th><td>      .addReg(SrcReg, KillFlag);</td></tr>
<tr><th id="828">828</th><td>    <b>return</b>;</td></tr>
<tr><th id="829">829</th><td>  }</td></tr>
<tr><th id="830">830</th><td>  <b>if</b> (Hexagon::<span class='error' title="no member named &apos;PredRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">PredRegsRegClass</span>.contains(SrcReg) &amp;&amp;</td></tr>
<tr><th id="831">831</th><td>      Hexagon::<span class='error' title="no member named &apos;IntRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">IntRegsRegClass</span>.contains(DestReg)) {</td></tr>
<tr><th id="832">832</th><td>    BuildMI(MBB, I, DL, get(Hexagon::<span class='error' title="no member named &apos;C2_tfrpr&apos; in namespace &apos;llvm::Hexagon&apos;">C2_tfrpr</span>), DestReg)</td></tr>
<tr><th id="833">833</th><td>      .addReg(SrcReg, KillFlag);</td></tr>
<tr><th id="834">834</th><td>    <b>return</b>;</td></tr>
<tr><th id="835">835</th><td>  }</td></tr>
<tr><th id="836">836</th><td>  <b>if</b> (Hexagon::<span class='error' title="no member named &apos;HvxVRRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">HvxVRRegClass</span>.contains(SrcReg, DestReg)) {</td></tr>
<tr><th id="837">837</th><td>    BuildMI(MBB, I, DL, get(Hexagon::<span class='error' title="no member named &apos;V6_vassign&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vassign</span>), DestReg).</td></tr>
<tr><th id="838">838</th><td>      addReg(SrcReg, KillFlag);</td></tr>
<tr><th id="839">839</th><td>    <b>return</b>;</td></tr>
<tr><th id="840">840</th><td>  }</td></tr>
<tr><th id="841">841</th><td>  <b>if</b> (Hexagon::<span class='error' title="no member named &apos;HvxWRRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">HvxWRRegClass</span>.contains(SrcReg, DestReg)) {</td></tr>
<tr><th id="842">842</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="134LoSrc" title='LoSrc' data-type='unsigned int' data-ref="134LoSrc">LoSrc</dfn> = HRI.<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getSubReg</span>(SrcReg, Hexagon::<span class='error' title="no member named &apos;vsub_lo&apos; in namespace &apos;llvm::Hexagon&apos;">vsub_lo</span>);</td></tr>
<tr><th id="843">843</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="135HiSrc" title='HiSrc' data-type='unsigned int' data-ref="135HiSrc">HiSrc</dfn> = HRI.<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getSubReg</span>(SrcReg, Hexagon::<span class='error' title="no member named &apos;vsub_hi&apos; in namespace &apos;llvm::Hexagon&apos;">vsub_hi</span>);</td></tr>
<tr><th id="844">844</th><td>    BuildMI(MBB, I, DL, get(Hexagon::<span class='error' title="no member named &apos;V6_vcombine&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vcombine</span>), DestReg)</td></tr>
<tr><th id="845">845</th><td>      .addReg(HiSrc, KillFlag)</td></tr>
<tr><th id="846">846</th><td>      .addReg(LoSrc, KillFlag);</td></tr>
<tr><th id="847">847</th><td>    <b>return</b>;</td></tr>
<tr><th id="848">848</th><td>  }</td></tr>
<tr><th id="849">849</th><td>  <b>if</b> (Hexagon::<span class='error' title="no member named &apos;HvxQRRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">HvxQRRegClass</span>.contains(SrcReg, DestReg)) {</td></tr>
<tr><th id="850">850</th><td>    BuildMI(MBB, I, DL, get(Hexagon::<span class='error' title="no member named &apos;V6_pred_and&apos; in namespace &apos;llvm::Hexagon&apos;">V6_pred_and</span>), DestReg)</td></tr>
<tr><th id="851">851</th><td>      .addReg(SrcReg)</td></tr>
<tr><th id="852">852</th><td>      .addReg(SrcReg, KillFlag);</td></tr>
<tr><th id="853">853</th><td>    <b>return</b>;</td></tr>
<tr><th id="854">854</th><td>  }</td></tr>
<tr><th id="855">855</th><td>  <b>if</b> (Hexagon::<span class='error' title="no member named &apos;HvxQRRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">HvxQRRegClass</span>.contains(SrcReg) &amp;&amp;</td></tr>
<tr><th id="856">856</th><td>      Hexagon::<span class='error' title="no member named &apos;HvxVRRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">HvxVRRegClass</span>.contains(DestReg)) {</td></tr>
<tr><th id="857">857</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unimplemented pred to vec&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp&quot;, 857)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unimplemented pred to vec"</q>);</td></tr>
<tr><th id="858">858</th><td>    <b>return</b>;</td></tr>
<tr><th id="859">859</th><td>  }</td></tr>
<tr><th id="860">860</th><td>  <b>if</b> (Hexagon::<span class='error' title="no member named &apos;HvxQRRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">HvxQRRegClass</span>.contains(DestReg) &amp;&amp;</td></tr>
<tr><th id="861">861</th><td>      Hexagon::<span class='error' title="no member named &apos;HvxVRRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">HvxVRRegClass</span>.contains(SrcReg)) {</td></tr>
<tr><th id="862">862</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unimplemented vec to pred&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp&quot;, 862)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unimplemented vec to pred"</q>);</td></tr>
<tr><th id="863">863</th><td>    <b>return</b>;</td></tr>
<tr><th id="864">864</th><td>  }</td></tr>
<tr><th id="865">865</th><td></td></tr>
<tr><th id="866">866</th><td><u>#<span data-ppcond="866">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="867">867</th><td>  <i>// Show the invalid registers to ease debugging.</i></td></tr>
<tr><th id="868">868</th><td>  dbgs() &lt;&lt; <q>"Invalid registers for copy in "</q> &lt;&lt; printMBBReference(MBB) &lt;&lt; <q>": "</q></td></tr>
<tr><th id="869">869</th><td>         &lt;&lt; <span class='error' title="no matching function for call to &apos;printReg&apos;">printReg</span>(DestReg, &amp;HRI) &lt;&lt; <q>" = "</q> &lt;&lt; <span class='error' title="no matching function for call to &apos;printReg&apos;">printReg</span>(SrcReg, &amp;HRI) &lt;&lt; <kbd>'\n'</kbd>;</td></tr>
<tr><th id="870">870</th><td><u>#<span data-ppcond="866">endif</span></u></td></tr>
<tr><th id="871">871</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unimplemented&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp&quot;, 871)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unimplemented"</q>);</td></tr>
<tr><th id="872">872</th><td>}</td></tr>
<tr><th id="873">873</th><td></td></tr>
<tr><th id="874">874</th><td><em>void</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegis2711428" title='llvm::HexagonInstrInfo::storeRegToStackSlot' data-ref="_ZNK4llvm16HexagonInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegis2711428">storeRegToStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="136MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="136MBB">MBB</dfn>,</td></tr>
<tr><th id="875">875</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="137I" title='I' data-type='MachineBasicBlock::iterator' data-ref="137I">I</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="138SrcReg" title='SrcReg' data-type='unsigned int' data-ref="138SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col9 decl" id="139isKill" title='isKill' data-type='bool' data-ref="139isKill">isKill</dfn>, <em>int</em> <dfn class="local col0 decl" id="140FI" title='FI' data-type='int' data-ref="140FI">FI</dfn>,</td></tr>
<tr><th id="876">876</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="141RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="141RC">RC</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col2 decl" id="142TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="142TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="877">877</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col3 decl" id="143DL" title='DL' data-type='llvm::DebugLoc' data-ref="143DL">DL</dfn> = <a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12findDebugLocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::findDebugLoc' data-ref="_ZN4llvm17MachineBasicBlock12findDebugLocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">findDebugLoc</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#137I" title='I' data-ref="137I">I</a>);</td></tr>
<tr><th id="878">878</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="144MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="144MF">MF</dfn> = *<a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="879">879</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col5 decl" id="145MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="145MFI">MFI</dfn> = <a class="local col4 ref" href="#144MF" title='MF' data-ref="144MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="880">880</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="146SlotAlign" title='SlotAlign' data-type='unsigned int' data-ref="146SlotAlign">SlotAlign</dfn> = <a class="local col5 ref" href="#145MFI" title='MFI' data-ref="145MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi" title='llvm::MachineFrameInfo::getObjectAlignment' data-ref="_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi">getObjectAlignment</a>(<a class="local col0 ref" href="#140FI" title='FI' data-ref="140FI">FI</a>);</td></tr>
<tr><th id="881">881</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="147RegAlign" title='RegAlign' data-type='unsigned int' data-ref="147RegAlign">RegAlign</dfn> = <a class="local col2 ref" href="#142TRI" title='TRI' data-ref="142TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo17getSpillAlignmentERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getSpillAlignment' data-ref="_ZNK4llvm18TargetRegisterInfo17getSpillAlignmentERKNS_19TargetRegisterClassE">getSpillAlignment</a>(*<a class="local col1 ref" href="#141RC" title='RC' data-ref="141RC">RC</a>);</td></tr>
<tr><th id="882">882</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="148KillFlag" title='KillFlag' data-type='unsigned int' data-ref="148KillFlag">KillFlag</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col9 ref" href="#139isKill" title='isKill' data-ref="139isKill">isKill</a>);</td></tr>
<tr><th id="883">883</th><td>  <em>bool</em> <dfn class="local col9 decl" id="149HasAlloca" title='HasAlloca' data-type='bool' data-ref="149HasAlloca">HasAlloca</dfn> = <a class="local col5 ref" href="#145MFI" title='MFI' data-ref="145MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv" title='llvm::MachineFrameInfo::hasVarSizedObjects' data-ref="_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv">hasVarSizedObjects</a>();</td></tr>
<tr><th id="884">884</th><td>  <em>const</em> <a class="type" href="HexagonFrameLowering.h.html#llvm::HexagonFrameLowering" title='llvm::HexagonFrameLowering' data-ref="llvm::HexagonFrameLowering">HexagonFrameLowering</a> &amp;<dfn class="local col0 decl" id="150HFI" title='HFI' data-type='const llvm::HexagonFrameLowering &amp;' data-ref="150HFI">HFI</dfn> = *<a class="member" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo::Subtarget" title='llvm::HexagonInstrInfo::Subtarget' data-ref="llvm::HexagonInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget16getFrameLoweringEv" title='llvm::HexagonSubtarget::getFrameLowering' data-ref="_ZNK4llvm16HexagonSubtarget16getFrameLoweringEv">getFrameLowering</a>();</td></tr>
<tr><th id="885">885</th><td></td></tr>
<tr><th id="886">886</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col1 decl" id="151MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="151MMO">MMO</dfn> = <a class="local col4 ref" href="#144MF" title='MF' data-ref="144MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_">getMachineMemOperand</a>(</td></tr>
<tr><th id="887">887</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" title='llvm::MachinePointerInfo::getFixedStack' data-ref="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil">getFixedStack</a>(<span class='refarg'><a class="local col4 ref" href="#144MF" title='MF' data-ref="144MF">MF</a></span>, <a class="local col0 ref" href="#140FI" title='FI' data-ref="140FI">FI</a>), <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOStore" title='llvm::MachineMemOperand::Flags::MOStore' data-ref="llvm::MachineMemOperand::Flags::MOStore">MOStore</a>,</td></tr>
<tr><th id="888">888</th><td>      <a class="local col5 ref" href="#145MFI" title='MFI' data-ref="145MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" title='llvm::MachineFrameInfo::getObjectSize' data-ref="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi">getObjectSize</a>(<a class="local col0 ref" href="#140FI" title='FI' data-ref="140FI">FI</a>), <a class="local col6 ref" href="#146SlotAlign" title='SlotAlign' data-ref="146SlotAlign">SlotAlign</a>);</td></tr>
<tr><th id="889">889</th><td></td></tr>
<tr><th id="890">890</th><td>  <b>if</b> (Hexagon::<span class='error' title="no member named &apos;IntRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">IntRegsRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="891">891</th><td>    BuildMI(MBB, I, DL, get(Hexagon::<span class='error' title="no member named &apos;S2_storeri_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storeri_io</span>))</td></tr>
<tr><th id="892">892</th><td>      .addFrameIndex(FI).addImm(<var>0</var>)</td></tr>
<tr><th id="893">893</th><td>      .addReg(SrcReg, KillFlag).addMemOperand(MMO);</td></tr>
<tr><th id="894">894</th><td>  } <b>else</b> <b>if</b> (Hexagon::<span class='error' title="no member named &apos;DoubleRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">DoubleRegsRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="895">895</th><td>    BuildMI(MBB, I, DL, get(Hexagon::<span class='error' title="no member named &apos;S2_storerd_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerd_io</span>))</td></tr>
<tr><th id="896">896</th><td>      .addFrameIndex(FI).addImm(<var>0</var>)</td></tr>
<tr><th id="897">897</th><td>      .addReg(SrcReg, KillFlag).addMemOperand(MMO);</td></tr>
<tr><th id="898">898</th><td>  } <b>else</b> <b>if</b> (Hexagon::<span class='error' title="no member named &apos;PredRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">PredRegsRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="899">899</th><td>    BuildMI(MBB, I, DL, get(Hexagon::<span class='error' title="no member named &apos;STriw_pred&apos; in namespace &apos;llvm::Hexagon&apos;">STriw_pred</span>))</td></tr>
<tr><th id="900">900</th><td>      .addFrameIndex(FI).addImm(<var>0</var>)</td></tr>
<tr><th id="901">901</th><td>      .addReg(SrcReg, KillFlag).addMemOperand(MMO);</td></tr>
<tr><th id="902">902</th><td>  } <b>else</b> <b>if</b> (Hexagon::<span class='error' title="no member named &apos;ModRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">ModRegsRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="903">903</th><td>    BuildMI(MBB, I, DL, get(Hexagon::<span class='error' title="no member named &apos;STriw_ctr&apos; in namespace &apos;llvm::Hexagon&apos;">STriw_ctr</span>))</td></tr>
<tr><th id="904">904</th><td>      .addFrameIndex(FI).addImm(<var>0</var>)</td></tr>
<tr><th id="905">905</th><td>      .addReg(SrcReg, KillFlag).addMemOperand(MMO);</td></tr>
<tr><th id="906">906</th><td>  } <b>else</b> <b>if</b> (Hexagon::<span class='error' title="no member named &apos;HvxQRRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">HvxQRRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="907">907</th><td>    BuildMI(MBB, I, DL, get(Hexagon::<span class='error' title="no member named &apos;PS_vstorerq_ai&apos; in namespace &apos;llvm::Hexagon&apos;">PS_vstorerq_ai</span>))</td></tr>
<tr><th id="908">908</th><td>      .addFrameIndex(FI).addImm(<var>0</var>)</td></tr>
<tr><th id="909">909</th><td>      .addReg(SrcReg, KillFlag).addMemOperand(MMO);</td></tr>
<tr><th id="910">910</th><td>  } <b>else</b> <b>if</b> (Hexagon::<span class='error' title="no member named &apos;HvxVRRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">HvxVRRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="911">911</th><td>    <i>// If there are variable-sized objects, spills will not be aligned.</i></td></tr>
<tr><th id="912">912</th><td>    <b>if</b> (<a class="local col9 ref" href="#149HasAlloca" title='HasAlloca' data-ref="149HasAlloca">HasAlloca</a>)</td></tr>
<tr><th id="913">913</th><td>      <a class="local col6 ref" href="#146SlotAlign" title='SlotAlign' data-ref="146SlotAlign">SlotAlign</a> = <a class="local col0 ref" href="#150HFI" title='HFI' data-ref="150HFI">HFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#_ZNK4llvm19TargetFrameLowering17getStackAlignmentEv" title='llvm::TargetFrameLowering::getStackAlignment' data-ref="_ZNK4llvm19TargetFrameLowering17getStackAlignmentEv">getStackAlignment</a>();</td></tr>
<tr><th id="914">914</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="152Opc" title='Opc' data-type='unsigned int' data-ref="152Opc">Opc</dfn> = SlotAlign &lt; RegAlign ? Hexagon::<span class='error' title="no member named &apos;V6_vS32Ub_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32Ub_ai</span></td></tr>
<tr><th id="915">915</th><td>                                        : Hexagon::<span class='error' title="no member named &apos;V6_vS32b_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32b_ai</span>;</td></tr>
<tr><th id="916">916</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col3 decl" id="153MMOA" title='MMOA' data-type='llvm::MachineMemOperand *' data-ref="153MMOA">MMOA</dfn> = <a class="local col4 ref" href="#144MF" title='MF' data-ref="144MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_">getMachineMemOperand</a>(</td></tr>
<tr><th id="917">917</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" title='llvm::MachinePointerInfo::getFixedStack' data-ref="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil">getFixedStack</a>(<span class='refarg'><a class="local col4 ref" href="#144MF" title='MF' data-ref="144MF">MF</a></span>, <a class="local col0 ref" href="#140FI" title='FI' data-ref="140FI">FI</a>), <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOStore" title='llvm::MachineMemOperand::Flags::MOStore' data-ref="llvm::MachineMemOperand::Flags::MOStore">MOStore</a>,</td></tr>
<tr><th id="918">918</th><td>        <a class="local col5 ref" href="#145MFI" title='MFI' data-ref="145MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" title='llvm::MachineFrameInfo::getObjectSize' data-ref="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi">getObjectSize</a>(<a class="local col0 ref" href="#140FI" title='FI' data-ref="140FI">FI</a>), <a class="local col6 ref" href="#146SlotAlign" title='SlotAlign' data-ref="146SlotAlign">SlotAlign</a>);</td></tr>
<tr><th id="919">919</th><td>    BuildMI(MBB, I, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opc))</td></tr>
<tr><th id="920">920</th><td>      .addFrameIndex(FI).addImm(<var>0</var>)</td></tr>
<tr><th id="921">921</th><td>      .addReg(SrcReg, KillFlag).addMemOperand(MMOA);</td></tr>
<tr><th id="922">922</th><td>  } <b>else</b> <b>if</b> (Hexagon::<span class='error' title="no member named &apos;HvxWRRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">HvxWRRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="923">923</th><td>    <i>// If there are variable-sized objects, spills will not be aligned.</i></td></tr>
<tr><th id="924">924</th><td>    <b>if</b> (<a class="local col9 ref" href="#149HasAlloca" title='HasAlloca' data-ref="149HasAlloca">HasAlloca</a>)</td></tr>
<tr><th id="925">925</th><td>      <a class="local col6 ref" href="#146SlotAlign" title='SlotAlign' data-ref="146SlotAlign">SlotAlign</a> = <a class="local col0 ref" href="#150HFI" title='HFI' data-ref="150HFI">HFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#_ZNK4llvm19TargetFrameLowering17getStackAlignmentEv" title='llvm::TargetFrameLowering::getStackAlignment' data-ref="_ZNK4llvm19TargetFrameLowering17getStackAlignmentEv">getStackAlignment</a>();</td></tr>
<tr><th id="926">926</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="154Opc" title='Opc' data-type='unsigned int' data-ref="154Opc">Opc</dfn> = SlotAlign &lt; RegAlign ? Hexagon::<span class='error' title="no member named &apos;PS_vstorerwu_ai&apos; in namespace &apos;llvm::Hexagon&apos;">PS_vstorerwu_ai</span></td></tr>
<tr><th id="927">927</th><td>                                        : Hexagon::<span class='error' title="no member named &apos;PS_vstorerw_ai&apos; in namespace &apos;llvm::Hexagon&apos;">PS_vstorerw_ai</span>;</td></tr>
<tr><th id="928">928</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col5 decl" id="155MMOA" title='MMOA' data-type='llvm::MachineMemOperand *' data-ref="155MMOA">MMOA</dfn> = <a class="local col4 ref" href="#144MF" title='MF' data-ref="144MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_">getMachineMemOperand</a>(</td></tr>
<tr><th id="929">929</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" title='llvm::MachinePointerInfo::getFixedStack' data-ref="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil">getFixedStack</a>(<span class='refarg'><a class="local col4 ref" href="#144MF" title='MF' data-ref="144MF">MF</a></span>, <a class="local col0 ref" href="#140FI" title='FI' data-ref="140FI">FI</a>), <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOStore" title='llvm::MachineMemOperand::Flags::MOStore' data-ref="llvm::MachineMemOperand::Flags::MOStore">MOStore</a>,</td></tr>
<tr><th id="930">930</th><td>        <a class="local col5 ref" href="#145MFI" title='MFI' data-ref="145MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" title='llvm::MachineFrameInfo::getObjectSize' data-ref="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi">getObjectSize</a>(<a class="local col0 ref" href="#140FI" title='FI' data-ref="140FI">FI</a>), <a class="local col6 ref" href="#146SlotAlign" title='SlotAlign' data-ref="146SlotAlign">SlotAlign</a>);</td></tr>
<tr><th id="931">931</th><td>    BuildMI(MBB, I, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opc))</td></tr>
<tr><th id="932">932</th><td>      .addFrameIndex(FI).addImm(<var>0</var>)</td></tr>
<tr><th id="933">933</th><td>      .addReg(SrcReg, KillFlag).addMemOperand(MMOA);</td></tr>
<tr><th id="934">934</th><td>  } <b>else</b> {</td></tr>
<tr><th id="935">935</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unimplemented&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp&quot;, 935)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unimplemented"</q>);</td></tr>
<tr><th id="936">936</th><td>  }</td></tr>
<tr><th id="937">937</th><td>}</td></tr>
<tr><th id="938">938</th><td></td></tr>
<tr><th id="939">939</th><td><em>void</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegis5447488" title='llvm::HexagonInstrInfo::loadRegFromStackSlot' data-ref="_ZNK4llvm16HexagonInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegis5447488">loadRegFromStackSlot</dfn>(</td></tr>
<tr><th id="940">940</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="156MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="156MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="157I" title='I' data-type='MachineBasicBlock::iterator' data-ref="157I">I</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="158DestReg" title='DestReg' data-type='unsigned int' data-ref="158DestReg">DestReg</dfn>,</td></tr>
<tr><th id="941">941</th><td>    <em>int</em> <dfn class="local col9 decl" id="159FI" title='FI' data-type='int' data-ref="159FI">FI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="160RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="160RC">RC</dfn>,</td></tr>
<tr><th id="942">942</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col1 decl" id="161TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="161TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="943">943</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col2 decl" id="162DL" title='DL' data-type='llvm::DebugLoc' data-ref="162DL">DL</dfn> = <a class="local col6 ref" href="#156MBB" title='MBB' data-ref="156MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12findDebugLocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::findDebugLoc' data-ref="_ZN4llvm17MachineBasicBlock12findDebugLocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">findDebugLoc</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#157I" title='I' data-ref="157I">I</a>);</td></tr>
<tr><th id="944">944</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="163MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="163MF">MF</dfn> = *<a class="local col6 ref" href="#156MBB" title='MBB' data-ref="156MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="945">945</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col4 decl" id="164MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="164MFI">MFI</dfn> = <a class="local col3 ref" href="#163MF" title='MF' data-ref="163MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="946">946</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="165SlotAlign" title='SlotAlign' data-type='unsigned int' data-ref="165SlotAlign">SlotAlign</dfn> = <a class="local col4 ref" href="#164MFI" title='MFI' data-ref="164MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi" title='llvm::MachineFrameInfo::getObjectAlignment' data-ref="_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi">getObjectAlignment</a>(<a class="local col9 ref" href="#159FI" title='FI' data-ref="159FI">FI</a>);</td></tr>
<tr><th id="947">947</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="166RegAlign" title='RegAlign' data-type='unsigned int' data-ref="166RegAlign">RegAlign</dfn> = <a class="local col1 ref" href="#161TRI" title='TRI' data-ref="161TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo17getSpillAlignmentERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getSpillAlignment' data-ref="_ZNK4llvm18TargetRegisterInfo17getSpillAlignmentERKNS_19TargetRegisterClassE">getSpillAlignment</a>(*<a class="local col0 ref" href="#160RC" title='RC' data-ref="160RC">RC</a>);</td></tr>
<tr><th id="948">948</th><td>  <em>bool</em> <dfn class="local col7 decl" id="167HasAlloca" title='HasAlloca' data-type='bool' data-ref="167HasAlloca">HasAlloca</dfn> = <a class="local col4 ref" href="#164MFI" title='MFI' data-ref="164MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv" title='llvm::MachineFrameInfo::hasVarSizedObjects' data-ref="_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv">hasVarSizedObjects</a>();</td></tr>
<tr><th id="949">949</th><td>  <em>const</em> <a class="type" href="HexagonFrameLowering.h.html#llvm::HexagonFrameLowering" title='llvm::HexagonFrameLowering' data-ref="llvm::HexagonFrameLowering">HexagonFrameLowering</a> &amp;<dfn class="local col8 decl" id="168HFI" title='HFI' data-type='const llvm::HexagonFrameLowering &amp;' data-ref="168HFI">HFI</dfn> = *<a class="member" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo::Subtarget" title='llvm::HexagonInstrInfo::Subtarget' data-ref="llvm::HexagonInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget16getFrameLoweringEv" title='llvm::HexagonSubtarget::getFrameLowering' data-ref="_ZNK4llvm16HexagonSubtarget16getFrameLoweringEv">getFrameLowering</a>();</td></tr>
<tr><th id="950">950</th><td></td></tr>
<tr><th id="951">951</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col9 decl" id="169MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="169MMO">MMO</dfn> = <a class="local col3 ref" href="#163MF" title='MF' data-ref="163MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_">getMachineMemOperand</a>(</td></tr>
<tr><th id="952">952</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" title='llvm::MachinePointerInfo::getFixedStack' data-ref="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil">getFixedStack</a>(<span class='refarg'><a class="local col3 ref" href="#163MF" title='MF' data-ref="163MF">MF</a></span>, <a class="local col9 ref" href="#159FI" title='FI' data-ref="159FI">FI</a>), <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOLoad" title='llvm::MachineMemOperand::Flags::MOLoad' data-ref="llvm::MachineMemOperand::Flags::MOLoad">MOLoad</a>,</td></tr>
<tr><th id="953">953</th><td>      <a class="local col4 ref" href="#164MFI" title='MFI' data-ref="164MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" title='llvm::MachineFrameInfo::getObjectSize' data-ref="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi">getObjectSize</a>(<a class="local col9 ref" href="#159FI" title='FI' data-ref="159FI">FI</a>), <a class="local col5 ref" href="#165SlotAlign" title='SlotAlign' data-ref="165SlotAlign">SlotAlign</a>);</td></tr>
<tr><th id="954">954</th><td></td></tr>
<tr><th id="955">955</th><td>  <b>if</b> (Hexagon::<span class='error' title="no member named &apos;IntRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">IntRegsRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="956">956</th><td>    BuildMI(MBB, I, DL, get(Hexagon::<span class='error' title="no member named &apos;L2_loadri_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadri_io</span>), DestReg)</td></tr>
<tr><th id="957">957</th><td>      .addFrameIndex(FI).addImm(<var>0</var>).addMemOperand(MMO);</td></tr>
<tr><th id="958">958</th><td>  } <b>else</b> <b>if</b> (Hexagon::<span class='error' title="no member named &apos;DoubleRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">DoubleRegsRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="959">959</th><td>    BuildMI(MBB, I, DL, get(Hexagon::<span class='error' title="no member named &apos;L2_loadrd_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadrd_io</span>), DestReg)</td></tr>
<tr><th id="960">960</th><td>      .addFrameIndex(FI).addImm(<var>0</var>).addMemOperand(MMO);</td></tr>
<tr><th id="961">961</th><td>  } <b>else</b> <b>if</b> (Hexagon::<span class='error' title="no member named &apos;PredRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">PredRegsRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="962">962</th><td>    BuildMI(MBB, I, DL, get(Hexagon::<span class='error' title="no member named &apos;LDriw_pred&apos; in namespace &apos;llvm::Hexagon&apos;">LDriw_pred</span>), DestReg)</td></tr>
<tr><th id="963">963</th><td>      .addFrameIndex(FI).addImm(<var>0</var>).addMemOperand(MMO);</td></tr>
<tr><th id="964">964</th><td>  } <b>else</b> <b>if</b> (Hexagon::<span class='error' title="no member named &apos;ModRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">ModRegsRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="965">965</th><td>    BuildMI(MBB, I, DL, get(Hexagon::<span class='error' title="no member named &apos;LDriw_ctr&apos; in namespace &apos;llvm::Hexagon&apos;">LDriw_ctr</span>), DestReg)</td></tr>
<tr><th id="966">966</th><td>      .addFrameIndex(FI).addImm(<var>0</var>).addMemOperand(MMO);</td></tr>
<tr><th id="967">967</th><td>  } <b>else</b> <b>if</b> (Hexagon::<span class='error' title="no member named &apos;HvxQRRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">HvxQRRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="968">968</th><td>    BuildMI(MBB, I, DL, get(Hexagon::<span class='error' title="no member named &apos;PS_vloadrq_ai&apos; in namespace &apos;llvm::Hexagon&apos;">PS_vloadrq_ai</span>), DestReg)</td></tr>
<tr><th id="969">969</th><td>      .addFrameIndex(FI).addImm(<var>0</var>).addMemOperand(MMO);</td></tr>
<tr><th id="970">970</th><td>  } <b>else</b> <b>if</b> (Hexagon::<span class='error' title="no member named &apos;HvxVRRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">HvxVRRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="971">971</th><td>    <i>// If there are variable-sized objects, spills will not be aligned.</i></td></tr>
<tr><th id="972">972</th><td>    <b>if</b> (<a class="local col7 ref" href="#167HasAlloca" title='HasAlloca' data-ref="167HasAlloca">HasAlloca</a>)</td></tr>
<tr><th id="973">973</th><td>      <a class="local col5 ref" href="#165SlotAlign" title='SlotAlign' data-ref="165SlotAlign">SlotAlign</a> = <a class="local col8 ref" href="#168HFI" title='HFI' data-ref="168HFI">HFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#_ZNK4llvm19TargetFrameLowering17getStackAlignmentEv" title='llvm::TargetFrameLowering::getStackAlignment' data-ref="_ZNK4llvm19TargetFrameLowering17getStackAlignmentEv">getStackAlignment</a>();</td></tr>
<tr><th id="974">974</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="170Opc" title='Opc' data-type='unsigned int' data-ref="170Opc">Opc</dfn> = SlotAlign &lt; RegAlign ? Hexagon::<span class='error' title="no member named &apos;V6_vL32Ub_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32Ub_ai</span></td></tr>
<tr><th id="975">975</th><td>                                        : Hexagon::<span class='error' title="no member named &apos;V6_vL32b_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_ai</span>;</td></tr>
<tr><th id="976">976</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col1 decl" id="171MMOA" title='MMOA' data-type='llvm::MachineMemOperand *' data-ref="171MMOA">MMOA</dfn> = <a class="local col3 ref" href="#163MF" title='MF' data-ref="163MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_">getMachineMemOperand</a>(</td></tr>
<tr><th id="977">977</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" title='llvm::MachinePointerInfo::getFixedStack' data-ref="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil">getFixedStack</a>(<span class='refarg'><a class="local col3 ref" href="#163MF" title='MF' data-ref="163MF">MF</a></span>, <a class="local col9 ref" href="#159FI" title='FI' data-ref="159FI">FI</a>), <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOLoad" title='llvm::MachineMemOperand::Flags::MOLoad' data-ref="llvm::MachineMemOperand::Flags::MOLoad">MOLoad</a>,</td></tr>
<tr><th id="978">978</th><td>        <a class="local col4 ref" href="#164MFI" title='MFI' data-ref="164MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" title='llvm::MachineFrameInfo::getObjectSize' data-ref="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi">getObjectSize</a>(<a class="local col9 ref" href="#159FI" title='FI' data-ref="159FI">FI</a>), <a class="local col5 ref" href="#165SlotAlign" title='SlotAlign' data-ref="165SlotAlign">SlotAlign</a>);</td></tr>
<tr><th id="979">979</th><td>    BuildMI(MBB, I, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opc), DestReg)</td></tr>
<tr><th id="980">980</th><td>      .addFrameIndex(FI).addImm(<var>0</var>).addMemOperand(MMOA);</td></tr>
<tr><th id="981">981</th><td>  } <b>else</b> <b>if</b> (Hexagon::<span class='error' title="no member named &apos;HvxWRRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">HvxWRRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="982">982</th><td>    <i>// If there are variable-sized objects, spills will not be aligned.</i></td></tr>
<tr><th id="983">983</th><td>    <b>if</b> (<a class="local col7 ref" href="#167HasAlloca" title='HasAlloca' data-ref="167HasAlloca">HasAlloca</a>)</td></tr>
<tr><th id="984">984</th><td>      <a class="local col5 ref" href="#165SlotAlign" title='SlotAlign' data-ref="165SlotAlign">SlotAlign</a> = <a class="local col8 ref" href="#168HFI" title='HFI' data-ref="168HFI">HFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#_ZNK4llvm19TargetFrameLowering17getStackAlignmentEv" title='llvm::TargetFrameLowering::getStackAlignment' data-ref="_ZNK4llvm19TargetFrameLowering17getStackAlignmentEv">getStackAlignment</a>();</td></tr>
<tr><th id="985">985</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="172Opc" title='Opc' data-type='unsigned int' data-ref="172Opc">Opc</dfn> = SlotAlign &lt; RegAlign ? Hexagon::<span class='error' title="no member named &apos;PS_vloadrwu_ai&apos; in namespace &apos;llvm::Hexagon&apos;">PS_vloadrwu_ai</span></td></tr>
<tr><th id="986">986</th><td>                                        : Hexagon::<span class='error' title="no member named &apos;PS_vloadrw_ai&apos; in namespace &apos;llvm::Hexagon&apos;">PS_vloadrw_ai</span>;</td></tr>
<tr><th id="987">987</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col3 decl" id="173MMOA" title='MMOA' data-type='llvm::MachineMemOperand *' data-ref="173MMOA">MMOA</dfn> = <a class="local col3 ref" href="#163MF" title='MF' data-ref="163MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_">getMachineMemOperand</a>(</td></tr>
<tr><th id="988">988</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" title='llvm::MachinePointerInfo::getFixedStack' data-ref="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil">getFixedStack</a>(<span class='refarg'><a class="local col3 ref" href="#163MF" title='MF' data-ref="163MF">MF</a></span>, <a class="local col9 ref" href="#159FI" title='FI' data-ref="159FI">FI</a>), <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOLoad" title='llvm::MachineMemOperand::Flags::MOLoad' data-ref="llvm::MachineMemOperand::Flags::MOLoad">MOLoad</a>,</td></tr>
<tr><th id="989">989</th><td>        <a class="local col4 ref" href="#164MFI" title='MFI' data-ref="164MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" title='llvm::MachineFrameInfo::getObjectSize' data-ref="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi">getObjectSize</a>(<a class="local col9 ref" href="#159FI" title='FI' data-ref="159FI">FI</a>), <a class="local col5 ref" href="#165SlotAlign" title='SlotAlign' data-ref="165SlotAlign">SlotAlign</a>);</td></tr>
<tr><th id="990">990</th><td>    BuildMI(MBB, I, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opc), DestReg)</td></tr>
<tr><th id="991">991</th><td>      .addFrameIndex(FI).addImm(<var>0</var>).addMemOperand(MMOA);</td></tr>
<tr><th id="992">992</th><td>  } <b>else</b> {</td></tr>
<tr><th id="993">993</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Can&apos;t store this register to stack slot&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp&quot;, 993)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Can't store this register to stack slot"</q>);</td></tr>
<tr><th id="994">994</th><td>  }</td></tr>
<tr><th id="995">995</th><td>}</td></tr>
<tr><th id="996">996</th><td></td></tr>
<tr><th id="997">997</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL13getLiveRegsAtRN4llvm12LivePhysRegsERKNS_12MachineInstrE" title='getLiveRegsAt' data-type='void getLiveRegsAt(llvm::LivePhysRegs &amp; Regs, const llvm::MachineInstr &amp; MI)' data-ref="_ZL13getLiveRegsAtRN4llvm12LivePhysRegsERKNS_12MachineInstrE">getLiveRegsAt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs">LivePhysRegs</a> &amp;<dfn class="local col4 decl" id="174Regs" title='Regs' data-type='llvm::LivePhysRegs &amp;' data-ref="174Regs">Regs</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="175MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="175MI">MI</dfn>) {</td></tr>
<tr><th id="998">998</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="176B" title='B' data-type='const llvm::MachineBasicBlock &amp;' data-ref="176B">B</dfn> = *<a class="local col5 ref" href="#175MI" title='MI' data-ref="175MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="999">999</th><td>  <a class="local col4 ref" href="#174Regs" title='Regs' data-ref="174Regs">Regs</a>.<a class="ref" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs11addLiveOutsERKNS_17MachineBasicBlockE" title='llvm::LivePhysRegs::addLiveOuts' data-ref="_ZN4llvm12LivePhysRegs11addLiveOutsERKNS_17MachineBasicBlockE">addLiveOuts</a>(<a class="local col6 ref" href="#176B" title='B' data-ref="176B">B</a>);</td></tr>
<tr><th id="1000">1000</th><td>  <em>auto</em> <dfn class="local col7 decl" id="177E" title='E' data-type='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, true&gt;' data-ref="177E">E</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, true&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb1EEC1ERKS3_"></a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE">(</a><a class="local col5 ref" href="#175MI" title='MI' data-ref="175MI">MI</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZNK4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZNK4llvm15ilist_node_impl11getIteratorEv">getIterator</a>()).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIterator10getReverseEv" title='llvm::MachineInstrBundleIterator::getReverse' data-ref="_ZNK4llvm26MachineInstrBundleIterator10getReverseEv">getReverse</a>();</td></tr>
<tr><th id="1001">1001</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col8 decl" id="178I" title='I' data-type='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, true&gt;' data-ref="178I">I</dfn> = <a class="local col6 ref" href="#176B" title='B' data-ref="176B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock6rbeginEv" title='llvm::MachineBasicBlock::rbegin' data-ref="_ZNK4llvm17MachineBasicBlock6rbeginEv">rbegin</a>(); <a class="local col8 ref" href="#178I" title='I' data-ref="178I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col7 ref" href="#177E" title='E' data-ref="177E">E</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col8 ref" href="#178I" title='I' data-ref="178I">I</a>)</td></tr>
<tr><th id="1002">1002</th><td>    <a class="local col4 ref" href="#174Regs" title='Regs' data-ref="174Regs">Regs</a>.<a class="ref" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs12stepBackwardERKNS_12MachineInstrE" title='llvm::LivePhysRegs::stepBackward' data-ref="_ZN4llvm12LivePhysRegs12stepBackwardERKNS_12MachineInstrE">stepBackward</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#178I" title='I' data-ref="178I">I</a>);</td></tr>
<tr><th id="1003">1003</th><td>}</td></tr>
<tr><th id="1004">1004</th><td></td></tr>
<tr><th id="1005">1005</th><td><i class="doc">/// expandPostRAPseudo - This function is called for all pseudo instructions</i></td></tr>
<tr><th id="1006">1006</th><td><i class="doc">/// that remain after register allocation. Many pseudo instructions are</i></td></tr>
<tr><th id="1007">1007</th><td><i class="doc">/// created to help register allocation. This is the place to convert them</i></td></tr>
<tr><th id="1008">1008</th><td><i class="doc">/// into real instructions. The target can edit MI in place, or it can insert</i></td></tr>
<tr><th id="1009">1009</th><td><i class="doc">/// new instructions and erase MI. The function should return true if</i></td></tr>
<tr><th id="1010">1010</th><td><i class="doc">/// anything was changed.</i></td></tr>
<tr><th id="1011">1011</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo18expandPostRAPseudoERNS_12MachineInstrE" title='llvm::HexagonInstrInfo::expandPostRAPseudo' data-ref="_ZNK4llvm16HexagonInstrInfo18expandPostRAPseudoERNS_12MachineInstrE">expandPostRAPseudo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="179MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="179MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1012">1012</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="180MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="180MBB">MBB</dfn> = *<a class="local col9 ref" href="#179MI" title='MI' data-ref="179MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1013">1013</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="181MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="181MF">MF</dfn> = *<a class="local col0 ref" href="#180MBB" title='MBB' data-ref="180MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1014">1014</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="182MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="182MRI">MRI</dfn> = <a class="local col1 ref" href="#181MF" title='MF' data-ref="181MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="1015">1015</th><td>  <em>const</em> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo">HexagonRegisterInfo</a> &amp;<dfn class="local col3 decl" id="183HRI" title='HRI' data-type='const llvm::HexagonRegisterInfo &amp;' data-ref="183HRI">HRI</dfn> = *<a class="member" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo::Subtarget" title='llvm::HexagonInstrInfo::Subtarget' data-ref="llvm::HexagonInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv" title='llvm::HexagonSubtarget::getRegisterInfo' data-ref="_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="1016">1016</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col4 decl" id="184DL" title='DL' data-type='llvm::DebugLoc' data-ref="184DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col9 ref" href="#179MI" title='MI' data-ref="179MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1017">1017</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="185Opc" title='Opc' data-type='unsigned int' data-ref="185Opc">Opc</dfn> = <a class="local col9 ref" href="#179MI" title='MI' data-ref="179MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1018">1018</th><td></td></tr>
<tr><th id="1019">1019</th><td>  <em>auto</em> <dfn class="local col6 decl" id="186RealCirc" title='RealCirc' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp:1019:19)' data-ref="186RealCirc">RealCirc</dfn> = [&amp;](<em>unsigned</em> <dfn class="local col7 decl" id="187Opc" title='Opc' data-type='unsigned int' data-ref="187Opc">Opc</dfn>, <em>bool</em> <dfn class="local col8 decl" id="188HasImm" title='HasImm' data-type='bool' data-ref="188HasImm">HasImm</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="189MxOp" title='MxOp' data-type='unsigned int' data-ref="189MxOp">MxOp</dfn>) {</td></tr>
<tr><th id="1020">1020</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="190Mx" title='Mx' data-type='unsigned int' data-ref="190Mx">Mx</dfn> = <a class="local col9 ref" href="#179MI" title='MI' data-ref="179MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#189MxOp" title='MxOp' data-ref="189MxOp">MxOp</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1021">1021</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="191CSx" title='CSx' data-type='unsigned int' data-ref="191CSx">CSx</dfn> = (Mx == Hexagon::<span class='error' title="no member named &apos;M0&apos; in namespace &apos;llvm::Hexagon&apos;">M0</span> ? Hexagon::<span class='error' title="no member named &apos;CS0&apos; in namespace &apos;llvm::Hexagon&apos;">CS0</span> : Hexagon::<span class='error' title="no member named &apos;CS1&apos; in namespace &apos;llvm::Hexagon&apos;">CS1</span>);</td></tr>
<tr><th id="1022">1022</th><td>    BuildMI(MBB, MI, DL, get(Hexagon::<span class='error' title="no member named &apos;A2_tfrrcr&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrrcr</span>), CSx)</td></tr>
<tr><th id="1023">1023</th><td>        .add(MI.getOperand((HasImm ? <var>5</var> : <var>4</var>)));</td></tr>
<tr><th id="1024">1024</th><td>    <em>auto</em> <dfn class="local col2 decl" id="192MIB" title='MIB' data-type='auto' data-ref="192MIB">MIB</dfn> = BuildMI(MBB, MI, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opc)).add(MI.getOperand(<var>0</var>))</td></tr>
<tr><th id="1025">1025</th><td>        .add(MI.getOperand(<var>1</var>)).add(MI.getOperand(<var>2</var>)).add(MI.getOperand(<var>3</var>));</td></tr>
<tr><th id="1026">1026</th><td>    <b>if</b> (HasImm)</td></tr>
<tr><th id="1027">1027</th><td>      MIB.add(MI.getOperand(<var>4</var>));</td></tr>
<tr><th id="1028">1028</th><td>    MIB.addReg(CSx, RegState::Implicit);</td></tr>
<tr><th id="1029">1029</th><td>    <a class="local col0 ref" href="#180MBB" title='MBB' data-ref="180MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col9 ref" href="#179MI" title='MI' data-ref="179MI">MI</a>);</td></tr>
<tr><th id="1030">1030</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1031">1031</th><td>  };</td></tr>
<tr><th id="1032">1032</th><td></td></tr>
<tr><th id="1033">1033</th><td>  <b>switch</b> (<a class="local col5 ref" href="#185Opc" title='Opc' data-ref="185Opc">Opc</a>) {</td></tr>
<tr><th id="1034">1034</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>: {</td></tr>
<tr><th id="1035">1035</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="193MD" title='MD' data-type='llvm::MachineOperand &amp;' data-ref="193MD">MD</dfn> = <a class="local col9 ref" href="#179MI" title='MI' data-ref="179MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1036">1036</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="194MS" title='MS' data-type='llvm::MachineOperand &amp;' data-ref="194MS">MS</dfn> = <a class="local col9 ref" href="#179MI" title='MI' data-ref="179MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="1037">1037</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="195MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="195MBBI">MBBI</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col9 ref" href="#179MI" title='MI' data-ref="179MI">MI</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="1038">1038</th><td>      <b>if</b> (<a class="local col3 ref" href="#193MD" title='MD' data-ref="193MD">MD</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() != <a class="local col4 ref" href="#194MS" title='MS' data-ref="194MS">MS</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() &amp;&amp; !<a class="local col4 ref" href="#194MS" title='MS' data-ref="194MS">MS</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>()) {</td></tr>
<tr><th id="1039">1039</th><td>        <a class="member" href="#_ZNK4llvm16HexagonInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb" title='llvm::HexagonInstrInfo::copyPhysReg' data-ref="_ZNK4llvm16HexagonInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb">copyPhysReg</a>(<span class='refarg'><a class="local col0 ref" href="#180MBB" title='MBB' data-ref="180MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col9 ref" href="#179MI" title='MI' data-ref="179MI">MI</a>, <a class="local col4 ref" href="#184DL" title='DL' data-ref="184DL">DL</a>, <a class="local col3 ref" href="#193MD" title='MD' data-ref="193MD">MD</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col4 ref" href="#194MS" title='MS' data-ref="194MS">MS</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col4 ref" href="#194MS" title='MS' data-ref="194MS">MS</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>());</td></tr>
<tr><th id="1040">1040</th><td>        <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#195MBBI" title='MBBI' data-ref="195MBBI">MBBI</a>)<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15copyImplicitOpsERNS_15MachineFunctionERKS0_" title='llvm::MachineInstr::copyImplicitOps' data-ref="_ZN4llvm12MachineInstr15copyImplicitOpsERNS_15MachineFunctionERKS0_">copyImplicitOps</a>(<span class='refarg'>*<a class="local col0 ref" href="#180MBB" title='MBB' data-ref="180MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()</span>, <a class="local col9 ref" href="#179MI" title='MI' data-ref="179MI">MI</a>);</td></tr>
<tr><th id="1041">1041</th><td>      }</td></tr>
<tr><th id="1042">1042</th><td>      <a class="local col0 ref" href="#180MBB" title='MBB' data-ref="180MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#195MBBI" title='MBBI' data-ref="195MBBI">MBBI</a>);</td></tr>
<tr><th id="1043">1043</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1044">1044</th><td>    }</td></tr>
<tr><th id="1045">1045</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_aligna&apos; in namespace &apos;llvm::Hexagon&apos;">PS_aligna</span>:</td></tr>
<tr><th id="1046">1046</th><td>      BuildMI(MBB, MI, DL, get(Hexagon::<span class='error' title="no member named &apos;A2_andir&apos; in namespace &apos;llvm::Hexagon&apos;">A2_andir</span>), MI.getOperand(<var>0</var>).getReg())</td></tr>
<tr><th id="1047">1047</th><td>          .addReg(HRI.getFrameRegister())</td></tr>
<tr><th id="1048">1048</th><td>          .addImm(-MI.getOperand(<var>1</var>).getImm());</td></tr>
<tr><th id="1049">1049</th><td>      <a class="local col0 ref" href="#180MBB" title='MBB' data-ref="180MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col9 ref" href="#179MI" title='MI' data-ref="179MI">MI</a>);</td></tr>
<tr><th id="1050">1050</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1051">1051</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vassignp&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vassignp</span>: {</td></tr>
<tr><th id="1052">1052</th><td>      <em>unsigned</em> SrcReg = MI.getOperand(<var>1</var>).getReg();</td></tr>
<tr><th id="1053">1053</th><td>      <em>unsigned</em> DstReg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="1054">1054</th><td>      <em>unsigned</em> Kill = getKillRegState(MI.getOperand(<var>1</var>).isKill());</td></tr>
<tr><th id="1055">1055</th><td>      BuildMI(MBB, MI, DL, get(Hexagon::<span class='error' title="no member named &apos;V6_vcombine&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vcombine</span>), DstReg)</td></tr>
<tr><th id="1056">1056</th><td>        .addReg(HRI.<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getSubReg</span>(SrcReg, Hexagon::<span class='error' title="no member named &apos;vsub_hi&apos; in namespace &apos;llvm::Hexagon&apos;">vsub_hi</span>), Kill)</td></tr>
<tr><th id="1057">1057</th><td>        .addReg(HRI.<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getSubReg</span>(SrcReg, Hexagon::<span class='error' title="no member named &apos;vsub_lo&apos; in namespace &apos;llvm::Hexagon&apos;">vsub_lo</span>), Kill);</td></tr>
<tr><th id="1058">1058</th><td>      MBB.erase(MI);</td></tr>
<tr><th id="1059">1059</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1060">1060</th><td>    }</td></tr>
<tr><th id="1061">1061</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_lo&apos; in namespace &apos;llvm::Hexagon&apos;">V6_lo</span>: {</td></tr>
<tr><th id="1062">1062</th><td>      <em>unsigned</em> SrcReg = MI.getOperand(<var>1</var>).getReg();</td></tr>
<tr><th id="1063">1063</th><td>      <em>unsigned</em> DstReg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="1064">1064</th><td>      <em>unsigned</em> SrcSubLo = HRI.<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getSubReg</span>(SrcReg, Hexagon::<span class='error' title="no member named &apos;vsub_lo&apos; in namespace &apos;llvm::Hexagon&apos;">vsub_lo</span>);</td></tr>
<tr><th id="1065">1065</th><td>      copyPhysReg(MBB, MI, DL, DstReg, SrcSubLo, MI.getOperand(<var>1</var>).isKill());</td></tr>
<tr><th id="1066">1066</th><td>      MBB.erase(MI);</td></tr>
<tr><th id="1067">1067</th><td>      MRI.clearKillFlags(SrcSubLo);</td></tr>
<tr><th id="1068">1068</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1069">1069</th><td>    }</td></tr>
<tr><th id="1070">1070</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_hi&apos; in namespace &apos;llvm::Hexagon&apos;">V6_hi</span>: {</td></tr>
<tr><th id="1071">1071</th><td>      <em>unsigned</em> SrcReg = MI.getOperand(<var>1</var>).getReg();</td></tr>
<tr><th id="1072">1072</th><td>      <em>unsigned</em> DstReg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="1073">1073</th><td>      <em>unsigned</em> SrcSubHi = HRI.<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getSubReg</span>(SrcReg, Hexagon::<span class='error' title="no member named &apos;vsub_hi&apos; in namespace &apos;llvm::Hexagon&apos;">vsub_hi</span>);</td></tr>
<tr><th id="1074">1074</th><td>      copyPhysReg(MBB, MI, DL, DstReg, SrcSubHi, MI.getOperand(<var>1</var>).isKill());</td></tr>
<tr><th id="1075">1075</th><td>      MBB.erase(MI);</td></tr>
<tr><th id="1076">1076</th><td>      MRI.clearKillFlags(SrcSubHi);</td></tr>
<tr><th id="1077">1077</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1078">1078</th><td>    }</td></tr>
<tr><th id="1079">1079</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_vstorerw_ai&apos; in namespace &apos;llvm::Hexagon&apos;">PS_vstorerw_ai</span>:</td></tr>
<tr><th id="1080">1080</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_vstorerwu_ai&apos; in namespace &apos;llvm::Hexagon&apos;">PS_vstorerwu_ai</span>: {</td></tr>
<tr><th id="1081">1081</th><td>      <em>bool</em> Aligned = Opc == Hexagon::<span class='error' title="no member named &apos;PS_vstorerw_ai&apos; in namespace &apos;llvm::Hexagon&apos;">PS_vstorerw_ai</span>;</td></tr>
<tr><th id="1082">1082</th><td>      <em>unsigned</em> SrcReg = MI.getOperand(<var>2</var>).getReg();</td></tr>
<tr><th id="1083">1083</th><td>      <em>unsigned</em> SrcSubHi = HRI.<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getSubReg</span>(SrcReg, Hexagon::<span class='error' title="no member named &apos;vsub_hi&apos; in namespace &apos;llvm::Hexagon&apos;">vsub_hi</span>);</td></tr>
<tr><th id="1084">1084</th><td>      <em>unsigned</em> SrcSubLo = HRI.<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getSubReg</span>(SrcReg, Hexagon::<span class='error' title="no member named &apos;vsub_lo&apos; in namespace &apos;llvm::Hexagon&apos;">vsub_lo</span>);</td></tr>
<tr><th id="1085">1085</th><td>      <em>unsigned</em> NewOpc = Aligned ? Hexagon::<span class='error' title="no member named &apos;V6_vS32b_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32b_ai</span> : Hexagon::<span class='error' title="no member named &apos;V6_vS32Ub_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32Ub_ai</span>;</td></tr>
<tr><th id="1086">1086</th><td>      <em>unsigned</em> Offset = HRI.<span class='error' title="no member named &apos;getSpillSize&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getSpillSize</span>(Hexagon::<span class='error' title="no member named &apos;HvxVRRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">HvxVRRegClass</span>);</td></tr>
<tr><th id="1087">1087</th><td></td></tr>
<tr><th id="1088">1088</th><td>      MachineInstr *MI1New = BuildMI(MBB, MI, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(NewOpc))</td></tr>
<tr><th id="1089">1089</th><td>                                 .add(MI.getOperand(<var>0</var>))</td></tr>
<tr><th id="1090">1090</th><td>                                 .addImm(MI.getOperand(<var>1</var>).getImm())</td></tr>
<tr><th id="1091">1091</th><td>                                 .addReg(SrcSubLo)</td></tr>
<tr><th id="1092">1092</th><td>                                 .cloneMemRefs(MI);</td></tr>
<tr><th id="1093">1093</th><td>      MI1New-&gt;getOperand(<var>0</var>).setIsKill(<b>false</b>);</td></tr>
<tr><th id="1094">1094</th><td>      BuildMI(MBB, MI, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(NewOpc))</td></tr>
<tr><th id="1095">1095</th><td>          .add(MI.getOperand(<var>0</var>))</td></tr>
<tr><th id="1096">1096</th><td>          <i>// The Vectors are indexed in multiples of vector size.</i></td></tr>
<tr><th id="1097">1097</th><td>          .addImm(MI.getOperand(<var>1</var>).getImm() + Offset)</td></tr>
<tr><th id="1098">1098</th><td>          .addReg(SrcSubHi)</td></tr>
<tr><th id="1099">1099</th><td>          .cloneMemRefs(MI);</td></tr>
<tr><th id="1100">1100</th><td>      MBB.erase(MI);</td></tr>
<tr><th id="1101">1101</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1102">1102</th><td>    }</td></tr>
<tr><th id="1103">1103</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_vloadrw_ai&apos; in namespace &apos;llvm::Hexagon&apos;">PS_vloadrw_ai</span>:</td></tr>
<tr><th id="1104">1104</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_vloadrwu_ai&apos; in namespace &apos;llvm::Hexagon&apos;">PS_vloadrwu_ai</span>: {</td></tr>
<tr><th id="1105">1105</th><td>      <em>bool</em> Aligned = Opc == Hexagon::<span class='error' title="no member named &apos;PS_vloadrw_ai&apos; in namespace &apos;llvm::Hexagon&apos;">PS_vloadrw_ai</span>;</td></tr>
<tr><th id="1106">1106</th><td>      <em>unsigned</em> DstReg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="1107">1107</th><td>      <em>unsigned</em> NewOpc = Aligned ? Hexagon::<span class='error' title="no member named &apos;V6_vL32b_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_ai</span> : Hexagon::<span class='error' title="no member named &apos;V6_vL32Ub_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32Ub_ai</span>;</td></tr>
<tr><th id="1108">1108</th><td>      <em>unsigned</em> Offset = HRI.<span class='error' title="no member named &apos;getSpillSize&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getSpillSize</span>(Hexagon::<span class='error' title="no member named &apos;HvxVRRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">HvxVRRegClass</span>);</td></tr>
<tr><th id="1109">1109</th><td></td></tr>
<tr><th id="1110">1110</th><td>      MachineInstr *MI1New = BuildMI(MBB, MI, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(NewOpc),</td></tr>
<tr><th id="1111">1111</th><td>                                     HRI.<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getSubReg</span>(DstReg, Hexagon::<span class='error' title="no member named &apos;vsub_lo&apos; in namespace &apos;llvm::Hexagon&apos;">vsub_lo</span>))</td></tr>
<tr><th id="1112">1112</th><td>                                 .add(MI.getOperand(<var>1</var>))</td></tr>
<tr><th id="1113">1113</th><td>                                 .addImm(MI.getOperand(<var>2</var>).getImm())</td></tr>
<tr><th id="1114">1114</th><td>                                 .cloneMemRefs(MI);</td></tr>
<tr><th id="1115">1115</th><td>      MI1New-&gt;getOperand(<var>1</var>).setIsKill(<b>false</b>);</td></tr>
<tr><th id="1116">1116</th><td>      BuildMI(MBB, MI, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(NewOpc), HRI.<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getSubReg</span>(DstReg, Hexagon::<span class='error' title="no member named &apos;vsub_hi&apos; in namespace &apos;llvm::Hexagon&apos;">vsub_hi</span>))</td></tr>
<tr><th id="1117">1117</th><td>          .add(MI.getOperand(<var>1</var>))</td></tr>
<tr><th id="1118">1118</th><td>          <i>// The Vectors are indexed in multiples of vector size.</i></td></tr>
<tr><th id="1119">1119</th><td>          .addImm(MI.getOperand(<var>2</var>).getImm() + Offset)</td></tr>
<tr><th id="1120">1120</th><td>          .cloneMemRefs(MI);</td></tr>
<tr><th id="1121">1121</th><td>      MBB.erase(MI);</td></tr>
<tr><th id="1122">1122</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1123">1123</th><td>    }</td></tr>
<tr><th id="1124">1124</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_true&apos; in namespace &apos;llvm::Hexagon&apos;">PS_true</span>: {</td></tr>
<tr><th id="1125">1125</th><td>      <em>unsigned</em> Reg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="1126">1126</th><td>      BuildMI(MBB, MI, DL, get(Hexagon::<span class='error' title="no member named &apos;C2_orn&apos; in namespace &apos;llvm::Hexagon&apos;">C2_orn</span>), Reg)</td></tr>
<tr><th id="1127">1127</th><td>        .addReg(Reg, RegState::Undef)</td></tr>
<tr><th id="1128">1128</th><td>        .addReg(Reg, RegState::Undef);</td></tr>
<tr><th id="1129">1129</th><td>      MBB.erase(MI);</td></tr>
<tr><th id="1130">1130</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1131">1131</th><td>    }</td></tr>
<tr><th id="1132">1132</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_false&apos; in namespace &apos;llvm::Hexagon&apos;">PS_false</span>: {</td></tr>
<tr><th id="1133">1133</th><td>      <em>unsigned</em> Reg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="1134">1134</th><td>      BuildMI(MBB, MI, DL, get(Hexagon::<span class='error' title="no member named &apos;C2_andn&apos; in namespace &apos;llvm::Hexagon&apos;">C2_andn</span>), Reg)</td></tr>
<tr><th id="1135">1135</th><td>        .addReg(Reg, RegState::Undef)</td></tr>
<tr><th id="1136">1136</th><td>        .addReg(Reg, RegState::Undef);</td></tr>
<tr><th id="1137">1137</th><td>      MBB.erase(MI);</td></tr>
<tr><th id="1138">1138</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1139">1139</th><td>    }</td></tr>
<tr><th id="1140">1140</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_qtrue&apos; in namespace &apos;llvm::Hexagon&apos;">PS_qtrue</span>: {</td></tr>
<tr><th id="1141">1141</th><td>      BuildMI(MBB, MI, DL, get(Hexagon::<span class='error' title="no member named &apos;V6_veqw&apos; in namespace &apos;llvm::Hexagon&apos;">V6_veqw</span>), MI.getOperand(<var>0</var>).getReg())</td></tr>
<tr><th id="1142">1142</th><td>        .addReg(Hexagon::<span class='error' title="no member named &apos;V0&apos; in namespace &apos;llvm::Hexagon&apos;">V0</span>, RegState::Undef)</td></tr>
<tr><th id="1143">1143</th><td>        .addReg(Hexagon::<span class='error' title="no member named &apos;V0&apos; in namespace &apos;llvm::Hexagon&apos;">V0</span>, RegState::Undef);</td></tr>
<tr><th id="1144">1144</th><td>      MBB.erase(MI);</td></tr>
<tr><th id="1145">1145</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1146">1146</th><td>    }</td></tr>
<tr><th id="1147">1147</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_qfalse&apos; in namespace &apos;llvm::Hexagon&apos;">PS_qfalse</span>: {</td></tr>
<tr><th id="1148">1148</th><td>      BuildMI(MBB, MI, DL, get(Hexagon::<span class='error' title="no member named &apos;V6_vgtw&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vgtw</span>), MI.getOperand(<var>0</var>).getReg())</td></tr>
<tr><th id="1149">1149</th><td>        .addReg(Hexagon::<span class='error' title="no member named &apos;V0&apos; in namespace &apos;llvm::Hexagon&apos;">V0</span>, RegState::Undef)</td></tr>
<tr><th id="1150">1150</th><td>        .addReg(Hexagon::<span class='error' title="no member named &apos;V0&apos; in namespace &apos;llvm::Hexagon&apos;">V0</span>, RegState::Undef);</td></tr>
<tr><th id="1151">1151</th><td>      MBB.erase(MI);</td></tr>
<tr><th id="1152">1152</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1153">1153</th><td>    }</td></tr>
<tr><th id="1154">1154</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_vdd0&apos; in namespace &apos;llvm::Hexagon&apos;">PS_vdd0</span>: {</td></tr>
<tr><th id="1155">1155</th><td>      <em>unsigned</em> Vd = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="1156">1156</th><td>      BuildMI(MBB, MI, DL, get(Hexagon::<span class='error' title="no member named &apos;V6_vsubw_dv&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vsubw_dv</span>), Vd)</td></tr>
<tr><th id="1157">1157</th><td>        .addReg(Vd, RegState::Undef)</td></tr>
<tr><th id="1158">1158</th><td>        .addReg(Vd, RegState::Undef);</td></tr>
<tr><th id="1159">1159</th><td>      MBB.erase(MI);</td></tr>
<tr><th id="1160">1160</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1161">1161</th><td>    }</td></tr>
<tr><th id="1162">1162</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_vmulw&apos; in namespace &apos;llvm::Hexagon&apos;">PS_vmulw</span>: {</td></tr>
<tr><th id="1163">1163</th><td>      <i>// Expand a 64-bit vector multiply into 2 32-bit scalar multiplies.</i></td></tr>
<tr><th id="1164">1164</th><td>      <em>unsigned</em> DstReg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="1165">1165</th><td>      <em>unsigned</em> Src1Reg = MI.getOperand(<var>1</var>).getReg();</td></tr>
<tr><th id="1166">1166</th><td>      <em>unsigned</em> Src2Reg = MI.getOperand(<var>2</var>).getReg();</td></tr>
<tr><th id="1167">1167</th><td>      <em>unsigned</em> Src1SubHi = HRI.<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getSubReg</span>(Src1Reg, Hexagon::<span class='error' title="no member named &apos;isub_hi&apos; in namespace &apos;llvm::Hexagon&apos;">isub_hi</span>);</td></tr>
<tr><th id="1168">1168</th><td>      <em>unsigned</em> Src1SubLo = HRI.<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getSubReg</span>(Src1Reg, Hexagon::<span class='error' title="no member named &apos;isub_lo&apos; in namespace &apos;llvm::Hexagon&apos;">isub_lo</span>);</td></tr>
<tr><th id="1169">1169</th><td>      <em>unsigned</em> Src2SubHi = HRI.<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getSubReg</span>(Src2Reg, Hexagon::<span class='error' title="no member named &apos;isub_hi&apos; in namespace &apos;llvm::Hexagon&apos;">isub_hi</span>);</td></tr>
<tr><th id="1170">1170</th><td>      <em>unsigned</em> Src2SubLo = HRI.<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getSubReg</span>(Src2Reg, Hexagon::<span class='error' title="no member named &apos;isub_lo&apos; in namespace &apos;llvm::Hexagon&apos;">isub_lo</span>);</td></tr>
<tr><th id="1171">1171</th><td>      BuildMI(MBB, MI, MI.getDebugLoc(), get(Hexagon::<span class='error' title="no member named &apos;M2_mpyi&apos; in namespace &apos;llvm::Hexagon&apos;">M2_mpyi</span>),</td></tr>
<tr><th id="1172">1172</th><td>              HRI.<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getSubReg</span>(DstReg, Hexagon::<span class='error' title="no member named &apos;isub_hi&apos; in namespace &apos;llvm::Hexagon&apos;">isub_hi</span>))</td></tr>
<tr><th id="1173">1173</th><td>          .addReg(Src1SubHi)</td></tr>
<tr><th id="1174">1174</th><td>          .addReg(Src2SubHi);</td></tr>
<tr><th id="1175">1175</th><td>      BuildMI(MBB, MI, MI.getDebugLoc(), get(Hexagon::<span class='error' title="no member named &apos;M2_mpyi&apos; in namespace &apos;llvm::Hexagon&apos;">M2_mpyi</span>),</td></tr>
<tr><th id="1176">1176</th><td>              HRI.<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getSubReg</span>(DstReg, Hexagon::<span class='error' title="no member named &apos;isub_lo&apos; in namespace &apos;llvm::Hexagon&apos;">isub_lo</span>))</td></tr>
<tr><th id="1177">1177</th><td>          .addReg(Src1SubLo)</td></tr>
<tr><th id="1178">1178</th><td>          .addReg(Src2SubLo);</td></tr>
<tr><th id="1179">1179</th><td>      MBB.erase(MI);</td></tr>
<tr><th id="1180">1180</th><td>      MRI.clearKillFlags(Src1SubHi);</td></tr>
<tr><th id="1181">1181</th><td>      MRI.clearKillFlags(Src1SubLo);</td></tr>
<tr><th id="1182">1182</th><td>      MRI.clearKillFlags(Src2SubHi);</td></tr>
<tr><th id="1183">1183</th><td>      MRI.clearKillFlags(Src2SubLo);</td></tr>
<tr><th id="1184">1184</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1185">1185</th><td>    }</td></tr>
<tr><th id="1186">1186</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_vmulw_acc&apos; in namespace &apos;llvm::Hexagon&apos;">PS_vmulw_acc</span>: {</td></tr>
<tr><th id="1187">1187</th><td>      <i>// Expand 64-bit vector multiply with addition into 2 scalar multiplies.</i></td></tr>
<tr><th id="1188">1188</th><td>      <em>unsigned</em> DstReg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="1189">1189</th><td>      <em>unsigned</em> Src1Reg = MI.getOperand(<var>1</var>).getReg();</td></tr>
<tr><th id="1190">1190</th><td>      <em>unsigned</em> Src2Reg = MI.getOperand(<var>2</var>).getReg();</td></tr>
<tr><th id="1191">1191</th><td>      <em>unsigned</em> Src3Reg = MI.getOperand(<var>3</var>).getReg();</td></tr>
<tr><th id="1192">1192</th><td>      <em>unsigned</em> Src1SubHi = HRI.<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getSubReg</span>(Src1Reg, Hexagon::<span class='error' title="no member named &apos;isub_hi&apos; in namespace &apos;llvm::Hexagon&apos;">isub_hi</span>);</td></tr>
<tr><th id="1193">1193</th><td>      <em>unsigned</em> Src1SubLo = HRI.<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getSubReg</span>(Src1Reg, Hexagon::<span class='error' title="no member named &apos;isub_lo&apos; in namespace &apos;llvm::Hexagon&apos;">isub_lo</span>);</td></tr>
<tr><th id="1194">1194</th><td>      <em>unsigned</em> Src2SubHi = HRI.<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getSubReg</span>(Src2Reg, Hexagon::<span class='error' title="no member named &apos;isub_hi&apos; in namespace &apos;llvm::Hexagon&apos;">isub_hi</span>);</td></tr>
<tr><th id="1195">1195</th><td>      <em>unsigned</em> Src2SubLo = HRI.<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getSubReg</span>(Src2Reg, Hexagon::<span class='error' title="no member named &apos;isub_lo&apos; in namespace &apos;llvm::Hexagon&apos;">isub_lo</span>);</td></tr>
<tr><th id="1196">1196</th><td>      <em>unsigned</em> Src3SubHi = HRI.<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getSubReg</span>(Src3Reg, Hexagon::<span class='error' title="no member named &apos;isub_hi&apos; in namespace &apos;llvm::Hexagon&apos;">isub_hi</span>);</td></tr>
<tr><th id="1197">1197</th><td>      <em>unsigned</em> Src3SubLo = HRI.<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getSubReg</span>(Src3Reg, Hexagon::<span class='error' title="no member named &apos;isub_lo&apos; in namespace &apos;llvm::Hexagon&apos;">isub_lo</span>);</td></tr>
<tr><th id="1198">1198</th><td>      BuildMI(MBB, MI, MI.getDebugLoc(), get(Hexagon::<span class='error' title="no member named &apos;M2_maci&apos; in namespace &apos;llvm::Hexagon&apos;">M2_maci</span>),</td></tr>
<tr><th id="1199">1199</th><td>              HRI.<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getSubReg</span>(DstReg, Hexagon::<span class='error' title="no member named &apos;isub_hi&apos; in namespace &apos;llvm::Hexagon&apos;">isub_hi</span>))</td></tr>
<tr><th id="1200">1200</th><td>          .addReg(Src1SubHi)</td></tr>
<tr><th id="1201">1201</th><td>          .addReg(Src2SubHi)</td></tr>
<tr><th id="1202">1202</th><td>          .addReg(Src3SubHi);</td></tr>
<tr><th id="1203">1203</th><td>      BuildMI(MBB, MI, MI.getDebugLoc(), get(Hexagon::<span class='error' title="no member named &apos;M2_maci&apos; in namespace &apos;llvm::Hexagon&apos;">M2_maci</span>),</td></tr>
<tr><th id="1204">1204</th><td>              HRI.<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getSubReg</span>(DstReg, Hexagon::<span class='error' title="no member named &apos;isub_lo&apos; in namespace &apos;llvm::Hexagon&apos;">isub_lo</span>))</td></tr>
<tr><th id="1205">1205</th><td>          .addReg(Src1SubLo)</td></tr>
<tr><th id="1206">1206</th><td>          .addReg(Src2SubLo)</td></tr>
<tr><th id="1207">1207</th><td>          .addReg(Src3SubLo);</td></tr>
<tr><th id="1208">1208</th><td>      MBB.erase(MI);</td></tr>
<tr><th id="1209">1209</th><td>      MRI.clearKillFlags(Src1SubHi);</td></tr>
<tr><th id="1210">1210</th><td>      MRI.clearKillFlags(Src1SubLo);</td></tr>
<tr><th id="1211">1211</th><td>      MRI.clearKillFlags(Src2SubHi);</td></tr>
<tr><th id="1212">1212</th><td>      MRI.clearKillFlags(Src2SubLo);</td></tr>
<tr><th id="1213">1213</th><td>      MRI.clearKillFlags(Src3SubHi);</td></tr>
<tr><th id="1214">1214</th><td>      MRI.clearKillFlags(Src3SubLo);</td></tr>
<tr><th id="1215">1215</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1216">1216</th><td>    }</td></tr>
<tr><th id="1217">1217</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_pselect&apos; in namespace &apos;llvm::Hexagon&apos;">PS_pselect</span>: {</td></tr>
<tr><th id="1218">1218</th><td>      <em>const</em> MachineOperand &amp;Op0 = MI.getOperand(<var>0</var>);</td></tr>
<tr><th id="1219">1219</th><td>      <em>const</em> MachineOperand &amp;Op1 = MI.getOperand(<var>1</var>);</td></tr>
<tr><th id="1220">1220</th><td>      <em>const</em> MachineOperand &amp;Op2 = MI.getOperand(<var>2</var>);</td></tr>
<tr><th id="1221">1221</th><td>      <em>const</em> MachineOperand &amp;Op3 = MI.getOperand(<var>3</var>);</td></tr>
<tr><th id="1222">1222</th><td>      <em>unsigned</em> Rd = Op0.getReg();</td></tr>
<tr><th id="1223">1223</th><td>      <em>unsigned</em> Pu = Op1.getReg();</td></tr>
<tr><th id="1224">1224</th><td>      <em>unsigned</em> Rs = Op2.getReg();</td></tr>
<tr><th id="1225">1225</th><td>      <em>unsigned</em> Rt = Op3.getReg();</td></tr>
<tr><th id="1226">1226</th><td>      DebugLoc DL = MI.getDebugLoc();</td></tr>
<tr><th id="1227">1227</th><td>      <em>unsigned</em> K1 = getKillRegState(Op1.isKill());</td></tr>
<tr><th id="1228">1228</th><td>      <em>unsigned</em> K2 = getKillRegState(Op2.isKill());</td></tr>
<tr><th id="1229">1229</th><td>      <em>unsigned</em> K3 = getKillRegState(Op3.isKill());</td></tr>
<tr><th id="1230">1230</th><td>      <b>if</b> (Rd != Rs)</td></tr>
<tr><th id="1231">1231</th><td>        BuildMI(MBB, MI, DL, get(Hexagon::<span class='error' title="no member named &apos;A2_tfrpt&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrpt</span>), Rd)</td></tr>
<tr><th id="1232">1232</th><td>          .addReg(Pu, (Rd == Rt) ? K1 : <var>0</var>)</td></tr>
<tr><th id="1233">1233</th><td>          .addReg(Rs, K2);</td></tr>
<tr><th id="1234">1234</th><td>      <b>if</b> (Rd != Rt)</td></tr>
<tr><th id="1235">1235</th><td>        BuildMI(MBB, MI, DL, get(Hexagon::<span class='error' title="no member named &apos;A2_tfrpf&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrpf</span>), Rd)</td></tr>
<tr><th id="1236">1236</th><td>          .addReg(Pu, K1)</td></tr>
<tr><th id="1237">1237</th><td>          .addReg(Rt, K3);</td></tr>
<tr><th id="1238">1238</th><td>      MBB.erase(MI);</td></tr>
<tr><th id="1239">1239</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1240">1240</th><td>    }</td></tr>
<tr><th id="1241">1241</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_vselect&apos; in namespace &apos;llvm::Hexagon&apos;">PS_vselect</span>: {</td></tr>
<tr><th id="1242">1242</th><td>      <em>const</em> MachineOperand &amp;Op0 = MI.getOperand(<var>0</var>);</td></tr>
<tr><th id="1243">1243</th><td>      <em>const</em> MachineOperand &amp;Op1 = MI.getOperand(<var>1</var>);</td></tr>
<tr><th id="1244">1244</th><td>      <em>const</em> MachineOperand &amp;Op2 = MI.getOperand(<var>2</var>);</td></tr>
<tr><th id="1245">1245</th><td>      <em>const</em> MachineOperand &amp;Op3 = MI.getOperand(<var>3</var>);</td></tr>
<tr><th id="1246">1246</th><td>      LivePhysRegs <span class='error' title="no matching constructor for initialization of &apos;llvm::LivePhysRegs&apos;">LiveAtMI</span>(HRI);</td></tr>
<tr><th id="1247">1247</th><td>      getLiveRegsAt(LiveAtMI, MI);</td></tr>
<tr><th id="1248">1248</th><td>      <em>bool</em> IsDestLive = !LiveAtMI.available(MRI, Op0.getReg());</td></tr>
<tr><th id="1249">1249</th><td>      <em>unsigned</em> PReg = Op1.getReg();</td></tr>
<tr><th id="1250">1250</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Op1.getSubReg() == 0) ? void (0) : __assert_fail (&quot;Op1.getSubReg() == 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp&quot;, 1250, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(Op1.getSubReg() == <var>0</var>);</td></tr>
<tr><th id="1251">1251</th><td>      <em>unsigned</em> PState = getRegState(Op1);</td></tr>
<tr><th id="1252">1252</th><td></td></tr>
<tr><th id="1253">1253</th><td>      <b>if</b> (Op0.getReg() != Op2.getReg()) {</td></tr>
<tr><th id="1254">1254</th><td>        <em>unsigned</em> S = Op0.getReg() != Op3.getReg() ? PState &amp; ~RegState::Kill</td></tr>
<tr><th id="1255">1255</th><td>                                                  : PState;</td></tr>
<tr><th id="1256">1256</th><td>        <em>auto</em> T = BuildMI(MBB, MI, DL, get(Hexagon::<span class='error' title="no member named &apos;V6_vcmov&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vcmov</span>))</td></tr>
<tr><th id="1257">1257</th><td>                     .add(Op0)</td></tr>
<tr><th id="1258">1258</th><td>                     .addReg(PReg, S)</td></tr>
<tr><th id="1259">1259</th><td>                     .add(Op2);</td></tr>
<tr><th id="1260">1260</th><td>        <b>if</b> (IsDestLive)</td></tr>
<tr><th id="1261">1261</th><td>          T.addReg(Op0.getReg(), RegState::Implicit);</td></tr>
<tr><th id="1262">1262</th><td>        IsDestLive = <b>true</b>;</td></tr>
<tr><th id="1263">1263</th><td>      }</td></tr>
<tr><th id="1264">1264</th><td>      <b>if</b> (Op0.getReg() != Op3.getReg()) {</td></tr>
<tr><th id="1265">1265</th><td>        <em>auto</em> T = BuildMI(MBB, MI, DL, get(Hexagon::<span class='error' title="no member named &apos;V6_vncmov&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vncmov</span>))</td></tr>
<tr><th id="1266">1266</th><td>                     .add(Op0)</td></tr>
<tr><th id="1267">1267</th><td>                     .addReg(PReg, PState)</td></tr>
<tr><th id="1268">1268</th><td>                     .add(Op3);</td></tr>
<tr><th id="1269">1269</th><td>        <b>if</b> (IsDestLive)</td></tr>
<tr><th id="1270">1270</th><td>          T.addReg(Op0.getReg(), RegState::Implicit);</td></tr>
<tr><th id="1271">1271</th><td>      }</td></tr>
<tr><th id="1272">1272</th><td>      MBB.erase(MI);</td></tr>
<tr><th id="1273">1273</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1274">1274</th><td>    }</td></tr>
<tr><th id="1275">1275</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_wselect&apos; in namespace &apos;llvm::Hexagon&apos;">PS_wselect</span>: {</td></tr>
<tr><th id="1276">1276</th><td>      MachineOperand &amp;Op0 = MI.getOperand(<var>0</var>);</td></tr>
<tr><th id="1277">1277</th><td>      MachineOperand &amp;Op1 = MI.getOperand(<var>1</var>);</td></tr>
<tr><th id="1278">1278</th><td>      MachineOperand &amp;Op2 = MI.getOperand(<var>2</var>);</td></tr>
<tr><th id="1279">1279</th><td>      MachineOperand &amp;Op3 = MI.getOperand(<var>3</var>);</td></tr>
<tr><th id="1280">1280</th><td>      LivePhysRegs <span class='error' title="no matching constructor for initialization of &apos;llvm::LivePhysRegs&apos;">LiveAtMI</span>(HRI);</td></tr>
<tr><th id="1281">1281</th><td>      getLiveRegsAt(LiveAtMI, MI);</td></tr>
<tr><th id="1282">1282</th><td>      <em>bool</em> IsDestLive = !LiveAtMI.available(MRI, Op0.getReg());</td></tr>
<tr><th id="1283">1283</th><td>      <em>unsigned</em> PReg = Op1.getReg();</td></tr>
<tr><th id="1284">1284</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Op1.getSubReg() == 0) ? void (0) : __assert_fail (&quot;Op1.getSubReg() == 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp&quot;, 1284, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(Op1.getSubReg() == <var>0</var>);</td></tr>
<tr><th id="1285">1285</th><td>      <em>unsigned</em> PState = getRegState(Op1);</td></tr>
<tr><th id="1286">1286</th><td></td></tr>
<tr><th id="1287">1287</th><td>      <b>if</b> (Op0.getReg() != Op2.getReg()) {</td></tr>
<tr><th id="1288">1288</th><td>        <em>unsigned</em> S = Op0.getReg() != Op3.getReg() ? PState &amp; ~RegState::Kill</td></tr>
<tr><th id="1289">1289</th><td>                                                  : PState;</td></tr>
<tr><th id="1290">1290</th><td>        <em>unsigned</em> SrcLo = HRI.<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getSubReg</span>(Op2.getReg(), Hexagon::<span class='error' title="no member named &apos;vsub_lo&apos; in namespace &apos;llvm::Hexagon&apos;">vsub_lo</span>);</td></tr>
<tr><th id="1291">1291</th><td>        <em>unsigned</em> SrcHi = HRI.<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getSubReg</span>(Op2.getReg(), Hexagon::<span class='error' title="no member named &apos;vsub_hi&apos; in namespace &apos;llvm::Hexagon&apos;">vsub_hi</span>);</td></tr>
<tr><th id="1292">1292</th><td>        <em>auto</em> T = BuildMI(MBB, MI, DL, get(Hexagon::<span class='error' title="no member named &apos;V6_vccombine&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vccombine</span>))</td></tr>
<tr><th id="1293">1293</th><td>                     .add(Op0)</td></tr>
<tr><th id="1294">1294</th><td>                     .addReg(PReg, S)</td></tr>
<tr><th id="1295">1295</th><td>                     .addReg(SrcHi)</td></tr>
<tr><th id="1296">1296</th><td>                     .addReg(SrcLo);</td></tr>
<tr><th id="1297">1297</th><td>        <b>if</b> (IsDestLive)</td></tr>
<tr><th id="1298">1298</th><td>          T.addReg(Op0.getReg(), RegState::Implicit);</td></tr>
<tr><th id="1299">1299</th><td>        IsDestLive = <b>true</b>;</td></tr>
<tr><th id="1300">1300</th><td>      }</td></tr>
<tr><th id="1301">1301</th><td>      <b>if</b> (Op0.getReg() != Op3.getReg()) {</td></tr>
<tr><th id="1302">1302</th><td>        <em>unsigned</em> SrcLo = HRI.<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getSubReg</span>(Op3.getReg(), Hexagon::<span class='error' title="no member named &apos;vsub_lo&apos; in namespace &apos;llvm::Hexagon&apos;">vsub_lo</span>);</td></tr>
<tr><th id="1303">1303</th><td>        <em>unsigned</em> SrcHi = HRI.<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getSubReg</span>(Op3.getReg(), Hexagon::<span class='error' title="no member named &apos;vsub_hi&apos; in namespace &apos;llvm::Hexagon&apos;">vsub_hi</span>);</td></tr>
<tr><th id="1304">1304</th><td>        <em>auto</em> T = BuildMI(MBB, MI, DL, get(Hexagon::<span class='error' title="no member named &apos;V6_vnccombine&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vnccombine</span>))</td></tr>
<tr><th id="1305">1305</th><td>                     .add(Op0)</td></tr>
<tr><th id="1306">1306</th><td>                     .addReg(PReg, PState)</td></tr>
<tr><th id="1307">1307</th><td>                     .addReg(SrcHi)</td></tr>
<tr><th id="1308">1308</th><td>                     .addReg(SrcLo);</td></tr>
<tr><th id="1309">1309</th><td>        <b>if</b> (IsDestLive)</td></tr>
<tr><th id="1310">1310</th><td>          T.addReg(Op0.getReg(), RegState::Implicit);</td></tr>
<tr><th id="1311">1311</th><td>      }</td></tr>
<tr><th id="1312">1312</th><td>      MBB.erase(MI);</td></tr>
<tr><th id="1313">1313</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1314">1314</th><td>    }</td></tr>
<tr><th id="1315">1315</th><td></td></tr>
<tr><th id="1316">1316</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_crash&apos; in namespace &apos;llvm::Hexagon&apos;">PS_crash</span>: {</td></tr>
<tr><th id="1317">1317</th><td>      <i>// Generate a misaligned load that is guaranteed to cause a crash.</i></td></tr>
<tr><th id="1318">1318</th><td>      <b>class</b> CrashPseudoSourceValue : <b>public</b> PseudoSourceValue {</td></tr>
<tr><th id="1319">1319</th><td>      <b>public</b>:</td></tr>
<tr><th id="1320">1320</th><td>        CrashPseudoSourceValue(<em>const</em> TargetInstrInfo &amp;TII)</td></tr>
<tr><th id="1321">1321</th><td>          : PseudoSourceValue(TargetCustom, TII) {}</td></tr>
<tr><th id="1322">1322</th><td></td></tr>
<tr><th id="1323">1323</th><td>        <em>bool</em> isConstant(<em>const</em> MachineFrameInfo *) <em>const</em> override {</td></tr>
<tr><th id="1324">1324</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1325">1325</th><td>        }</td></tr>
<tr><th id="1326">1326</th><td>        <em>bool</em> isAliased(<em>const</em> MachineFrameInfo *) <em>const</em> override {</td></tr>
<tr><th id="1327">1327</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1328">1328</th><td>        }</td></tr>
<tr><th id="1329">1329</th><td>        <em>bool</em> mayAlias(<em>const</em> MachineFrameInfo *) <em>const</em> override {</td></tr>
<tr><th id="1330">1330</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1331">1331</th><td>        }</td></tr>
<tr><th id="1332">1332</th><td>        <em>void</em> printCustom(raw_ostream &amp;OS) <em>const</em> override {</td></tr>
<tr><th id="1333">1333</th><td>          OS &lt;&lt; <q>"MisalignedCrash"</q>;</td></tr>
<tr><th id="1334">1334</th><td>        }</td></tr>
<tr><th id="1335">1335</th><td>      };</td></tr>
<tr><th id="1336">1336</th><td></td></tr>
<tr><th id="1337">1337</th><td>      <em>static</em> <em>const</em> CrashPseudoSourceValue <span class='error' title="no matching constructor for initialization of &apos;const CrashPseudoSourceValue&apos;">CrashPSV</span>(*<b>this</b>);</td></tr>
<tr><th id="1338">1338</th><td>      MachineMemOperand *MMO = MF.getMachineMemOperand(</td></tr>
<tr><th id="1339">1339</th><td>          MachinePointerInfo(&amp;CrashPSV),</td></tr>
<tr><th id="1340">1340</th><td>          MachineMemOperand::MOLoad | MachineMemOperand::MOVolatile, <var>8</var>, <var>1</var>);</td></tr>
<tr><th id="1341">1341</th><td>      BuildMI(MBB, MI, DL, get(Hexagon::<span class='error' title="no member named &apos;PS_loadrdabs&apos; in namespace &apos;llvm::Hexagon&apos;">PS_loadrdabs</span>), Hexagon::<span class='error' title="no member named &apos;D13&apos; in namespace &apos;llvm::Hexagon&apos;">D13</span>)</td></tr>
<tr><th id="1342">1342</th><td>        .addImm(<var>0xBADC0FEE</var>)  <i>// Misaligned load.</i></td></tr>
<tr><th id="1343">1343</th><td>        .addMemOperand(MMO);</td></tr>
<tr><th id="1344">1344</th><td>      MBB.erase(MI);</td></tr>
<tr><th id="1345">1345</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1346">1346</th><td>    }</td></tr>
<tr><th id="1347">1347</th><td></td></tr>
<tr><th id="1348">1348</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_tailcall_i&apos; in namespace &apos;llvm::Hexagon&apos;">PS_tailcall_i</span>:</td></tr>
<tr><th id="1349">1349</th><td>      MI.setDesc(get(Hexagon::<span class='error' title="no member named &apos;J2_jump&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jump</span>));</td></tr>
<tr><th id="1350">1350</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1351">1351</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_tailcall_r&apos; in namespace &apos;llvm::Hexagon&apos;">PS_tailcall_r</span>:</td></tr>
<tr><th id="1352">1352</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_jmpret&apos; in namespace &apos;llvm::Hexagon&apos;">PS_jmpret</span>:</td></tr>
<tr><th id="1353">1353</th><td>      MI.setDesc(get(Hexagon::<span class='error' title="no member named &apos;J2_jumpr&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumpr</span>));</td></tr>
<tr><th id="1354">1354</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1355">1355</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_jmprett&apos; in namespace &apos;llvm::Hexagon&apos;">PS_jmprett</span>:</td></tr>
<tr><th id="1356">1356</th><td>      MI.setDesc(get(Hexagon::<span class='error' title="no member named &apos;J2_jumprt&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumprt</span>));</td></tr>
<tr><th id="1357">1357</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1358">1358</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_jmpretf&apos; in namespace &apos;llvm::Hexagon&apos;">PS_jmpretf</span>:</td></tr>
<tr><th id="1359">1359</th><td>      MI.setDesc(get(Hexagon::<span class='error' title="no member named &apos;J2_jumprf&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumprf</span>));</td></tr>
<tr><th id="1360">1360</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1361">1361</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_jmprettnewpt&apos; in namespace &apos;llvm::Hexagon&apos;">PS_jmprettnewpt</span>:</td></tr>
<tr><th id="1362">1362</th><td>      MI.setDesc(get(Hexagon::<span class='error' title="no member named &apos;J2_jumprtnewpt&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumprtnewpt</span>));</td></tr>
<tr><th id="1363">1363</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1364">1364</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_jmpretfnewpt&apos; in namespace &apos;llvm::Hexagon&apos;">PS_jmpretfnewpt</span>:</td></tr>
<tr><th id="1365">1365</th><td>      MI.setDesc(get(Hexagon::<span class='error' title="no member named &apos;J2_jumprfnewpt&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumprfnewpt</span>));</td></tr>
<tr><th id="1366">1366</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1367">1367</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_jmprettnew&apos; in namespace &apos;llvm::Hexagon&apos;">PS_jmprettnew</span>:</td></tr>
<tr><th id="1368">1368</th><td>      MI.setDesc(get(Hexagon::<span class='error' title="no member named &apos;J2_jumprtnew&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumprtnew</span>));</td></tr>
<tr><th id="1369">1369</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1370">1370</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_jmpretfnew&apos; in namespace &apos;llvm::Hexagon&apos;">PS_jmpretfnew</span>:</td></tr>
<tr><th id="1371">1371</th><td>      MI.setDesc(get(Hexagon::<span class='error' title="no member named &apos;J2_jumprfnew&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumprfnew</span>));</td></tr>
<tr><th id="1372">1372</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1373">1373</th><td></td></tr>
<tr><th id="1374">1374</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_loadrub_pci&apos; in namespace &apos;llvm::Hexagon&apos;">PS_loadrub_pci</span>:</td></tr>
<tr><th id="1375">1375</th><td>      <b>return</b> RealCirc(Hexagon::<span class='error' title="no member named &apos;L2_loadrub_pci&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadrub_pci</span>, <i>/*HasImm*/</i><b>true</b>,  <i>/*MxOp*/</i><var>4</var>);</td></tr>
<tr><th id="1376">1376</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_loadrb_pci&apos; in namespace &apos;llvm::Hexagon&apos;">PS_loadrb_pci</span>:</td></tr>
<tr><th id="1377">1377</th><td>      <b>return</b> RealCirc(Hexagon::<span class='error' title="no member named &apos;L2_loadrb_pci&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadrb_pci</span>,  <i>/*HasImm*/</i><b>true</b>,  <i>/*MxOp*/</i><var>4</var>);</td></tr>
<tr><th id="1378">1378</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_loadruh_pci&apos; in namespace &apos;llvm::Hexagon&apos;">PS_loadruh_pci</span>:</td></tr>
<tr><th id="1379">1379</th><td>      <b>return</b> RealCirc(Hexagon::<span class='error' title="no member named &apos;L2_loadruh_pci&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadruh_pci</span>, <i>/*HasImm*/</i><b>true</b>,  <i>/*MxOp*/</i><var>4</var>);</td></tr>
<tr><th id="1380">1380</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_loadrh_pci&apos; in namespace &apos;llvm::Hexagon&apos;">PS_loadrh_pci</span>:</td></tr>
<tr><th id="1381">1381</th><td>      <b>return</b> RealCirc(Hexagon::<span class='error' title="no member named &apos;L2_loadrh_pci&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadrh_pci</span>,  <i>/*HasImm*/</i><b>true</b>,  <i>/*MxOp*/</i><var>4</var>);</td></tr>
<tr><th id="1382">1382</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_loadri_pci&apos; in namespace &apos;llvm::Hexagon&apos;">PS_loadri_pci</span>:</td></tr>
<tr><th id="1383">1383</th><td>      <b>return</b> RealCirc(Hexagon::<span class='error' title="no member named &apos;L2_loadri_pci&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadri_pci</span>,  <i>/*HasImm*/</i><b>true</b>,  <i>/*MxOp*/</i><var>4</var>);</td></tr>
<tr><th id="1384">1384</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_loadrd_pci&apos; in namespace &apos;llvm::Hexagon&apos;">PS_loadrd_pci</span>:</td></tr>
<tr><th id="1385">1385</th><td>      <b>return</b> RealCirc(Hexagon::<span class='error' title="no member named &apos;L2_loadrd_pci&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadrd_pci</span>,  <i>/*HasImm*/</i><b>true</b>,  <i>/*MxOp*/</i><var>4</var>);</td></tr>
<tr><th id="1386">1386</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_loadrub_pcr&apos; in namespace &apos;llvm::Hexagon&apos;">PS_loadrub_pcr</span>:</td></tr>
<tr><th id="1387">1387</th><td>      <b>return</b> RealCirc(Hexagon::<span class='error' title="no member named &apos;L2_loadrub_pcr&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadrub_pcr</span>, <i>/*HasImm*/</i><b>false</b>, <i>/*MxOp*/</i><var>3</var>);</td></tr>
<tr><th id="1388">1388</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_loadrb_pcr&apos; in namespace &apos;llvm::Hexagon&apos;">PS_loadrb_pcr</span>:</td></tr>
<tr><th id="1389">1389</th><td>      <b>return</b> RealCirc(Hexagon::<span class='error' title="no member named &apos;L2_loadrb_pcr&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadrb_pcr</span>,  <i>/*HasImm*/</i><b>false</b>, <i>/*MxOp*/</i><var>3</var>);</td></tr>
<tr><th id="1390">1390</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_loadruh_pcr&apos; in namespace &apos;llvm::Hexagon&apos;">PS_loadruh_pcr</span>:</td></tr>
<tr><th id="1391">1391</th><td>      <b>return</b> RealCirc(Hexagon::<span class='error' title="no member named &apos;L2_loadruh_pcr&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadruh_pcr</span>, <i>/*HasImm*/</i><b>false</b>, <i>/*MxOp*/</i><var>3</var>);</td></tr>
<tr><th id="1392">1392</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_loadrh_pcr&apos; in namespace &apos;llvm::Hexagon&apos;">PS_loadrh_pcr</span>:</td></tr>
<tr><th id="1393">1393</th><td>      <b>return</b> RealCirc(Hexagon::<span class='error' title="no member named &apos;L2_loadrh_pcr&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadrh_pcr</span>,  <i>/*HasImm*/</i><b>false</b>, <i>/*MxOp*/</i><var>3</var>);</td></tr>
<tr><th id="1394">1394</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_loadri_pcr&apos; in namespace &apos;llvm::Hexagon&apos;">PS_loadri_pcr</span>:</td></tr>
<tr><th id="1395">1395</th><td>      <b>return</b> RealCirc(Hexagon::<span class='error' title="no member named &apos;L2_loadri_pcr&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadri_pcr</span>,  <i>/*HasImm*/</i><b>false</b>, <i>/*MxOp*/</i><var>3</var>);</td></tr>
<tr><th id="1396">1396</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_loadrd_pcr&apos; in namespace &apos;llvm::Hexagon&apos;">PS_loadrd_pcr</span>:</td></tr>
<tr><th id="1397">1397</th><td>      <b>return</b> RealCirc(Hexagon::<span class='error' title="no member named &apos;L2_loadrd_pcr&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadrd_pcr</span>,  <i>/*HasImm*/</i><b>false</b>, <i>/*MxOp*/</i><var>3</var>);</td></tr>
<tr><th id="1398">1398</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_storerb_pci&apos; in namespace &apos;llvm::Hexagon&apos;">PS_storerb_pci</span>:</td></tr>
<tr><th id="1399">1399</th><td>      <b>return</b> RealCirc(Hexagon::<span class='error' title="no member named &apos;S2_storerb_pci&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerb_pci</span>, <i>/*HasImm*/</i><b>true</b>,  <i>/*MxOp*/</i><var>3</var>);</td></tr>
<tr><th id="1400">1400</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_storerh_pci&apos; in namespace &apos;llvm::Hexagon&apos;">PS_storerh_pci</span>:</td></tr>
<tr><th id="1401">1401</th><td>      <b>return</b> RealCirc(Hexagon::<span class='error' title="no member named &apos;S2_storerh_pci&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerh_pci</span>, <i>/*HasImm*/</i><b>true</b>,  <i>/*MxOp*/</i><var>3</var>);</td></tr>
<tr><th id="1402">1402</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_storerf_pci&apos; in namespace &apos;llvm::Hexagon&apos;">PS_storerf_pci</span>:</td></tr>
<tr><th id="1403">1403</th><td>      <b>return</b> RealCirc(Hexagon::<span class='error' title="no member named &apos;S2_storerf_pci&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerf_pci</span>, <i>/*HasImm*/</i><b>true</b>,  <i>/*MxOp*/</i><var>3</var>);</td></tr>
<tr><th id="1404">1404</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_storeri_pci&apos; in namespace &apos;llvm::Hexagon&apos;">PS_storeri_pci</span>:</td></tr>
<tr><th id="1405">1405</th><td>      <b>return</b> RealCirc(Hexagon::<span class='error' title="no member named &apos;S2_storeri_pci&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storeri_pci</span>, <i>/*HasImm*/</i><b>true</b>,  <i>/*MxOp*/</i><var>3</var>);</td></tr>
<tr><th id="1406">1406</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_storerd_pci&apos; in namespace &apos;llvm::Hexagon&apos;">PS_storerd_pci</span>:</td></tr>
<tr><th id="1407">1407</th><td>      <b>return</b> RealCirc(Hexagon::<span class='error' title="no member named &apos;S2_storerd_pci&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerd_pci</span>, <i>/*HasImm*/</i><b>true</b>,  <i>/*MxOp*/</i><var>3</var>);</td></tr>
<tr><th id="1408">1408</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_storerb_pcr&apos; in namespace &apos;llvm::Hexagon&apos;">PS_storerb_pcr</span>:</td></tr>
<tr><th id="1409">1409</th><td>      <b>return</b> RealCirc(Hexagon::<span class='error' title="no member named &apos;S2_storerb_pcr&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerb_pcr</span>, <i>/*HasImm*/</i><b>false</b>, <i>/*MxOp*/</i><var>2</var>);</td></tr>
<tr><th id="1410">1410</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_storerh_pcr&apos; in namespace &apos;llvm::Hexagon&apos;">PS_storerh_pcr</span>:</td></tr>
<tr><th id="1411">1411</th><td>      <b>return</b> RealCirc(Hexagon::<span class='error' title="no member named &apos;S2_storerh_pcr&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerh_pcr</span>, <i>/*HasImm*/</i><b>false</b>, <i>/*MxOp*/</i><var>2</var>);</td></tr>
<tr><th id="1412">1412</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_storerf_pcr&apos; in namespace &apos;llvm::Hexagon&apos;">PS_storerf_pcr</span>:</td></tr>
<tr><th id="1413">1413</th><td>      <b>return</b> RealCirc(Hexagon::<span class='error' title="no member named &apos;S2_storerf_pcr&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerf_pcr</span>, <i>/*HasImm*/</i><b>false</b>, <i>/*MxOp*/</i><var>2</var>);</td></tr>
<tr><th id="1414">1414</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_storeri_pcr&apos; in namespace &apos;llvm::Hexagon&apos;">PS_storeri_pcr</span>:</td></tr>
<tr><th id="1415">1415</th><td>      <b>return</b> RealCirc(Hexagon::<span class='error' title="no member named &apos;S2_storeri_pcr&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storeri_pcr</span>, <i>/*HasImm*/</i><b>false</b>, <i>/*MxOp*/</i><var>2</var>);</td></tr>
<tr><th id="1416">1416</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_storerd_pcr&apos; in namespace &apos;llvm::Hexagon&apos;">PS_storerd_pcr</span>:</td></tr>
<tr><th id="1417">1417</th><td>      <b>return</b> RealCirc(Hexagon::<span class='error' title="no member named &apos;S2_storerd_pcr&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerd_pcr</span>, <i>/*HasImm*/</i><b>false</b>, <i>/*MxOp*/</i><var>2</var>);</td></tr>
<tr><th id="1418">1418</th><td>  }</td></tr>
<tr><th id="1419">1419</th><td></td></tr>
<tr><th id="1420">1420</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1421">1421</th><td>}</td></tr>
<tr><th id="1422">1422</th><td></td></tr>
<tr><th id="1423">1423</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::instr_iterator" title='llvm::MachineBasicBlock::instr_iterator' data-type='Instructions::iterator' data-ref="llvm::MachineBasicBlock::instr_iterator">instr_iterator</a></td></tr>
<tr><th id="1424">1424</th><td><a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo19expandVGatherPseudoERNS_12MachineInstrE" title='llvm::HexagonInstrInfo::expandVGatherPseudo' data-ref="_ZNK4llvm16HexagonInstrInfo19expandVGatherPseudoERNS_12MachineInstrE">expandVGatherPseudo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="196MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="196MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1425">1425</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="197MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="197MBB">MBB</dfn> = *<a class="local col6 ref" href="#196MI" title='MI' data-ref="196MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1426">1426</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col8 decl" id="198DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="198DL">DL</dfn> = <a class="local col6 ref" href="#196MI" title='MI' data-ref="196MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1427">1427</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="199Opc" title='Opc' data-type='unsigned int' data-ref="199Opc">Opc</dfn> = <a class="local col6 ref" href="#196MI" title='MI' data-ref="196MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1428">1428</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev"></a><dfn class="local col0 decl" id="200First" title='First' data-type='MachineBasicBlock::iterator' data-ref="200First">First</dfn>;</td></tr>
<tr><th id="1429">1429</th><td></td></tr>
<tr><th id="1430">1430</th><td>  <b>switch</b> (<a class="local col9 ref" href="#199Opc" title='Opc' data-ref="199Opc">Opc</a>) {</td></tr>
<tr><th id="1431">1431</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vgathermh_pseudo&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vgathermh_pseudo</span>:</td></tr>
<tr><th id="1432">1432</th><td>      First = BuildMI(MBB, MI, DL, get(Hexagon::<span class='error' title="no member named &apos;V6_vgathermh&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vgathermh</span>))</td></tr>
<tr><th id="1433">1433</th><td>                  .add(MI.getOperand(<var>1</var>))</td></tr>
<tr><th id="1434">1434</th><td>                  .add(MI.getOperand(<var>2</var>))</td></tr>
<tr><th id="1435">1435</th><td>                  .add(MI.getOperand(<var>3</var>));</td></tr>
<tr><th id="1436">1436</th><td>      BuildMI(MBB, MI, DL, get(Hexagon::<span class='error' title="no member named &apos;V6_vS32b_new_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32b_new_ai</span>))</td></tr>
<tr><th id="1437">1437</th><td>          .add(MI.getOperand(<var>0</var>))</td></tr>
<tr><th id="1438">1438</th><td>          .addImm(<var>0</var>)</td></tr>
<tr><th id="1439">1439</th><td>          .addReg(Hexagon::<span class='error' title="no member named &apos;VTMP&apos; in namespace &apos;llvm::Hexagon&apos;">VTMP</span>);</td></tr>
<tr><th id="1440">1440</th><td>      <a class="local col7 ref" href="#197MBB" title='MBB' data-ref="197MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col6 ref" href="#196MI" title='MI' data-ref="196MI">MI</a>);</td></tr>
<tr><th id="1441">1441</th><td>      <b>return</b> <a class="local col0 ref" href="#200First" title='First' data-ref="200First">First</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIterator16getInstrIteratorEv" title='llvm::MachineInstrBundleIterator::getInstrIterator' data-ref="_ZNK4llvm26MachineInstrBundleIterator16getInstrIteratorEv">getInstrIterator</a>();</td></tr>
<tr><th id="1442">1442</th><td></td></tr>
<tr><th id="1443">1443</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vgathermw_pseudo&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vgathermw_pseudo</span>:</td></tr>
<tr><th id="1444">1444</th><td>      First = BuildMI(MBB, MI, DL, get(Hexagon::<span class='error' title="no member named &apos;V6_vgathermw&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vgathermw</span>))</td></tr>
<tr><th id="1445">1445</th><td>                  .add(MI.getOperand(<var>1</var>))</td></tr>
<tr><th id="1446">1446</th><td>                  .add(MI.getOperand(<var>2</var>))</td></tr>
<tr><th id="1447">1447</th><td>                  .add(MI.getOperand(<var>3</var>));</td></tr>
<tr><th id="1448">1448</th><td>      BuildMI(MBB, MI, DL, get(Hexagon::<span class='error' title="no member named &apos;V6_vS32b_new_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32b_new_ai</span>))</td></tr>
<tr><th id="1449">1449</th><td>          .add(MI.getOperand(<var>0</var>))</td></tr>
<tr><th id="1450">1450</th><td>          .addImm(<var>0</var>)</td></tr>
<tr><th id="1451">1451</th><td>          .addReg(Hexagon::<span class='error' title="no member named &apos;VTMP&apos; in namespace &apos;llvm::Hexagon&apos;">VTMP</span>);</td></tr>
<tr><th id="1452">1452</th><td>      <a class="local col7 ref" href="#197MBB" title='MBB' data-ref="197MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col6 ref" href="#196MI" title='MI' data-ref="196MI">MI</a>);</td></tr>
<tr><th id="1453">1453</th><td>      <b>return</b> <a class="local col0 ref" href="#200First" title='First' data-ref="200First">First</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIterator16getInstrIteratorEv" title='llvm::MachineInstrBundleIterator::getInstrIterator' data-ref="_ZNK4llvm26MachineInstrBundleIterator16getInstrIteratorEv">getInstrIterator</a>();</td></tr>
<tr><th id="1454">1454</th><td></td></tr>
<tr><th id="1455">1455</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vgathermhw_pseudo&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vgathermhw_pseudo</span>:</td></tr>
<tr><th id="1456">1456</th><td>      First = BuildMI(MBB, MI, DL, get(Hexagon::<span class='error' title="no member named &apos;V6_vgathermhw&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vgathermhw</span>))</td></tr>
<tr><th id="1457">1457</th><td>                  .add(MI.getOperand(<var>1</var>))</td></tr>
<tr><th id="1458">1458</th><td>                  .add(MI.getOperand(<var>2</var>))</td></tr>
<tr><th id="1459">1459</th><td>                  .add(MI.getOperand(<var>3</var>));</td></tr>
<tr><th id="1460">1460</th><td>      BuildMI(MBB, MI, DL, get(Hexagon::<span class='error' title="no member named &apos;V6_vS32b_new_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32b_new_ai</span>))</td></tr>
<tr><th id="1461">1461</th><td>          .add(MI.getOperand(<var>0</var>))</td></tr>
<tr><th id="1462">1462</th><td>          .addImm(<var>0</var>)</td></tr>
<tr><th id="1463">1463</th><td>          .addReg(Hexagon::<span class='error' title="no member named &apos;VTMP&apos; in namespace &apos;llvm::Hexagon&apos;">VTMP</span>);</td></tr>
<tr><th id="1464">1464</th><td>      <a class="local col7 ref" href="#197MBB" title='MBB' data-ref="197MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col6 ref" href="#196MI" title='MI' data-ref="196MI">MI</a>);</td></tr>
<tr><th id="1465">1465</th><td>      <b>return</b> <a class="local col0 ref" href="#200First" title='First' data-ref="200First">First</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIterator16getInstrIteratorEv" title='llvm::MachineInstrBundleIterator::getInstrIterator' data-ref="_ZNK4llvm26MachineInstrBundleIterator16getInstrIteratorEv">getInstrIterator</a>();</td></tr>
<tr><th id="1466">1466</th><td></td></tr>
<tr><th id="1467">1467</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vgathermhq_pseudo&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vgathermhq_pseudo</span>:</td></tr>
<tr><th id="1468">1468</th><td>      First = BuildMI(MBB, MI, DL, get(Hexagon::<span class='error' title="no member named &apos;V6_vgathermhq&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vgathermhq</span>))</td></tr>
<tr><th id="1469">1469</th><td>                  .add(MI.getOperand(<var>1</var>))</td></tr>
<tr><th id="1470">1470</th><td>                  .add(MI.getOperand(<var>2</var>))</td></tr>
<tr><th id="1471">1471</th><td>                  .add(MI.getOperand(<var>3</var>))</td></tr>
<tr><th id="1472">1472</th><td>                  .add(MI.getOperand(<var>4</var>));</td></tr>
<tr><th id="1473">1473</th><td>      BuildMI(MBB, MI, DL, get(Hexagon::<span class='error' title="no member named &apos;V6_vS32b_new_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32b_new_ai</span>))</td></tr>
<tr><th id="1474">1474</th><td>          .add(MI.getOperand(<var>0</var>))</td></tr>
<tr><th id="1475">1475</th><td>          .addImm(<var>0</var>)</td></tr>
<tr><th id="1476">1476</th><td>          .addReg(Hexagon::<span class='error' title="no member named &apos;VTMP&apos; in namespace &apos;llvm::Hexagon&apos;">VTMP</span>);</td></tr>
<tr><th id="1477">1477</th><td>      <a class="local col7 ref" href="#197MBB" title='MBB' data-ref="197MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col6 ref" href="#196MI" title='MI' data-ref="196MI">MI</a>);</td></tr>
<tr><th id="1478">1478</th><td>      <b>return</b> <a class="local col0 ref" href="#200First" title='First' data-ref="200First">First</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIterator16getInstrIteratorEv" title='llvm::MachineInstrBundleIterator::getInstrIterator' data-ref="_ZNK4llvm26MachineInstrBundleIterator16getInstrIteratorEv">getInstrIterator</a>();</td></tr>
<tr><th id="1479">1479</th><td></td></tr>
<tr><th id="1480">1480</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vgathermwq_pseudo&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vgathermwq_pseudo</span>:</td></tr>
<tr><th id="1481">1481</th><td>      First = BuildMI(MBB, MI, DL, get(Hexagon::<span class='error' title="no member named &apos;V6_vgathermwq&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vgathermwq</span>))</td></tr>
<tr><th id="1482">1482</th><td>                  .add(MI.getOperand(<var>1</var>))</td></tr>
<tr><th id="1483">1483</th><td>                  .add(MI.getOperand(<var>2</var>))</td></tr>
<tr><th id="1484">1484</th><td>                  .add(MI.getOperand(<var>3</var>))</td></tr>
<tr><th id="1485">1485</th><td>                  .add(MI.getOperand(<var>4</var>));</td></tr>
<tr><th id="1486">1486</th><td>      BuildMI(MBB, MI, DL, get(Hexagon::<span class='error' title="no member named &apos;V6_vS32b_new_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32b_new_ai</span>))</td></tr>
<tr><th id="1487">1487</th><td>          .add(MI.getOperand(<var>0</var>))</td></tr>
<tr><th id="1488">1488</th><td>          .addImm(<var>0</var>)</td></tr>
<tr><th id="1489">1489</th><td>          .addReg(Hexagon::<span class='error' title="no member named &apos;VTMP&apos; in namespace &apos;llvm::Hexagon&apos;">VTMP</span>);</td></tr>
<tr><th id="1490">1490</th><td>      <a class="local col7 ref" href="#197MBB" title='MBB' data-ref="197MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col6 ref" href="#196MI" title='MI' data-ref="196MI">MI</a>);</td></tr>
<tr><th id="1491">1491</th><td>      <b>return</b> <a class="local col0 ref" href="#200First" title='First' data-ref="200First">First</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIterator16getInstrIteratorEv" title='llvm::MachineInstrBundleIterator::getInstrIterator' data-ref="_ZNK4llvm26MachineInstrBundleIterator16getInstrIteratorEv">getInstrIterator</a>();</td></tr>
<tr><th id="1492">1492</th><td></td></tr>
<tr><th id="1493">1493</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vgathermhwq_pseudo&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vgathermhwq_pseudo</span>:</td></tr>
<tr><th id="1494">1494</th><td>      First = BuildMI(MBB, MI, DL, get(Hexagon::<span class='error' title="no member named &apos;V6_vgathermhwq&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vgathermhwq</span>))</td></tr>
<tr><th id="1495">1495</th><td>                  .add(MI.getOperand(<var>1</var>))</td></tr>
<tr><th id="1496">1496</th><td>                  .add(MI.getOperand(<var>2</var>))</td></tr>
<tr><th id="1497">1497</th><td>                  .add(MI.getOperand(<var>3</var>))</td></tr>
<tr><th id="1498">1498</th><td>                  .add(MI.getOperand(<var>4</var>));</td></tr>
<tr><th id="1499">1499</th><td>      BuildMI(MBB, MI, DL, get(Hexagon::<span class='error' title="no member named &apos;V6_vS32b_new_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32b_new_ai</span>))</td></tr>
<tr><th id="1500">1500</th><td>          .add(MI.getOperand(<var>0</var>))</td></tr>
<tr><th id="1501">1501</th><td>          .addImm(<var>0</var>)</td></tr>
<tr><th id="1502">1502</th><td>          .addReg(Hexagon::<span class='error' title="no member named &apos;VTMP&apos; in namespace &apos;llvm::Hexagon&apos;">VTMP</span>);</td></tr>
<tr><th id="1503">1503</th><td>      <a class="local col7 ref" href="#197MBB" title='MBB' data-ref="197MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col6 ref" href="#196MI" title='MI' data-ref="196MI">MI</a>);</td></tr>
<tr><th id="1504">1504</th><td>      <b>return</b> <a class="local col0 ref" href="#200First" title='First' data-ref="200First">First</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIterator16getInstrIteratorEv" title='llvm::MachineInstrBundleIterator::getInstrIterator' data-ref="_ZNK4llvm26MachineInstrBundleIterator16getInstrIteratorEv">getInstrIterator</a>();</td></tr>
<tr><th id="1505">1505</th><td>  }</td></tr>
<tr><th id="1506">1506</th><td></td></tr>
<tr><th id="1507">1507</th><td>  <b>return</b> <a class="local col6 ref" href="#196MI" title='MI' data-ref="196MI">MI</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="1508">1508</th><td>}</td></tr>
<tr><th id="1509">1509</th><td></td></tr>
<tr><th id="1510">1510</th><td><i>// We indicate that we want to reverse the branch by</i></td></tr>
<tr><th id="1511">1511</th><td><i>// inserting the reversed branching opcode.</i></td></tr>
<tr><th id="1512">1512</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE" title='llvm::HexagonInstrInfo::reverseBranchCondition' data-ref="_ZNK4llvm16HexagonInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE">reverseBranchCondition</dfn>(</td></tr>
<tr><th id="1513">1513</th><td>      <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col1 decl" id="201Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="201Cond">Cond</dfn>) <em>const</em> {</td></tr>
<tr><th id="1514">1514</th><td>  <b>if</b> (<a class="local col1 ref" href="#201Cond" title='Cond' data-ref="201Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="1515">1515</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1516">1516</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Cond[0].isImm() &amp;&amp; &quot;First entry in the cond vector not imm-val&quot;) ? void (0) : __assert_fail (&quot;Cond[0].isImm() &amp;&amp; \&quot;First entry in the cond vector not imm-val\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp&quot;, 1516, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#201Cond" title='Cond' data-ref="201Cond">Cond</a>[<var>0</var>].<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; <q>"First entry in the cond vector not imm-val"</q>);</td></tr>
<tr><th id="1517">1517</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="202opcode" title='opcode' data-type='unsigned int' data-ref="202opcode">opcode</dfn> = <a class="local col1 ref" href="#201Cond" title='Cond' data-ref="201Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1518">1518</th><td>  <i>//unsigned temp;</i></td></tr>
<tr><th id="1519">1519</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (get(opcode).isBranch() &amp;&amp; &quot;Should be a branching condition.&quot;) ? void (0) : __assert_fail (&quot;get(opcode).isBranch() &amp;&amp; \&quot;Should be a branching condition.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp&quot;, 1519, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(opcode).isBranch() &amp;&amp; <q>"Should be a branching condition."</q>);</td></tr>
<tr><th id="1520">1520</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm16HexagonInstrInfo10isEndLoopNEj" title='llvm::HexagonInstrInfo::isEndLoopN' data-ref="_ZNK4llvm16HexagonInstrInfo10isEndLoopNEj">isEndLoopN</a>(<a class="local col2 ref" href="#202opcode" title='opcode' data-ref="202opcode">opcode</a>))</td></tr>
<tr><th id="1521">1521</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1522">1522</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="203NewOpcode" title='NewOpcode' data-type='unsigned int' data-ref="203NewOpcode">NewOpcode</dfn> = <a class="member" href="#_ZNK4llvm16HexagonInstrInfo27getInvertedPredicatedOpcodeEi" title='llvm::HexagonInstrInfo::getInvertedPredicatedOpcode' data-ref="_ZNK4llvm16HexagonInstrInfo27getInvertedPredicatedOpcodeEi">getInvertedPredicatedOpcode</a>(<a class="local col2 ref" href="#202opcode" title='opcode' data-ref="202opcode">opcode</a>);</td></tr>
<tr><th id="1523">1523</th><td>  <a class="local col1 ref" href="#201Cond" title='Cond' data-ref="201Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col3 ref" href="#203NewOpcode" title='NewOpcode' data-ref="203NewOpcode">NewOpcode</a>);</td></tr>
<tr><th id="1524">1524</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1525">1525</th><td>}</td></tr>
<tr><th id="1526">1526</th><td></td></tr>
<tr><th id="1527">1527</th><td><em>void</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo10insertNoopERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::HexagonInstrInfo::insertNoop' data-ref="_ZNK4llvm16HexagonInstrInfo10insertNoopERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">insertNoop</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="204MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="204MBB">MBB</dfn>,</td></tr>
<tr><th id="1528">1528</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="205MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="205MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1529">1529</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col6 decl" id="206DL" title='DL' data-type='llvm::DebugLoc' data-ref="206DL">DL</dfn>;</td></tr>
<tr><th id="1530">1530</th><td>  BuildMI(MBB, MI, DL, get(Hexagon::<span class='error' title="no member named &apos;A2_nop&apos; in namespace &apos;llvm::Hexagon&apos;">A2_nop</span>));</td></tr>
<tr><th id="1531">1531</th><td>}</td></tr>
<tr><th id="1532">1532</th><td></td></tr>
<tr><th id="1533">1533</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo15isPostIncrementERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isPostIncrement' data-ref="_ZNK4llvm16HexagonInstrInfo15isPostIncrementERKNS_12MachineInstrE">isPostIncrement</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="207MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="207MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1534">1534</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm16HexagonInstrInfo11getAddrModeERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getAddrMode' data-ref="_ZNK4llvm16HexagonInstrInfo11getAddrModeERKNS_12MachineInstrE">getAddrMode</a>(<a class="local col7 ref" href="#207MI" title='MI' data-ref="207MI">MI</a>) == <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::AddrMode::PostInc" title='llvm::HexagonII::AddrMode::PostInc' data-ref="llvm::HexagonII::AddrMode::PostInc">PostInc</a>;</td></tr>
<tr><th id="1535">1535</th><td>}</td></tr>
<tr><th id="1536">1536</th><td></td></tr>
<tr><th id="1537">1537</th><td><i>// Returns true if an instruction is predicated irrespective of the predicate</i></td></tr>
<tr><th id="1538">1538</th><td><i>// sense. For example, all of the following will return true.</i></td></tr>
<tr><th id="1539">1539</th><td><i>// if (p0) R1 = add(R2, R3)</i></td></tr>
<tr><th id="1540">1540</th><td><i>// if (!p0) R1 = add(R2, R3)</i></td></tr>
<tr><th id="1541">1541</th><td><i>// if (p0.new) R1 = add(R2, R3)</i></td></tr>
<tr><th id="1542">1542</th><td><i>// if (!p0.new) R1 = add(R2, R3)</i></td></tr>
<tr><th id="1543">1543</th><td><i>// Note: New-value stores are not included here as in the current</i></td></tr>
<tr><th id="1544">1544</th><td><i>// implementation, we don't need to check their predicate sense.</i></td></tr>
<tr><th id="1545">1545</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isPredicated' data-ref="_ZNK4llvm16HexagonInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="208MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="208MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1546">1546</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="209F" title='F' data-type='const uint64_t' data-ref="209F">F</dfn> = <a class="local col8 ref" href="#208MI" title='MI' data-ref="208MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a>;</td></tr>
<tr><th id="1547">1547</th><td>  <b>return</b> (<a class="local col9 ref" href="#209F" title='F' data-ref="209F">F</a> &gt;&gt; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::PredicatedPos" title='llvm::HexagonII::PredicatedPos' data-ref="llvm::HexagonII::PredicatedPos">PredicatedPos</a>) &amp; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::PredicatedMask" title='llvm::HexagonII::PredicatedMask' data-ref="llvm::HexagonII::PredicatedMask">PredicatedMask</a>;</td></tr>
<tr><th id="1548">1548</th><td>}</td></tr>
<tr><th id="1549">1549</th><td></td></tr>
<tr><th id="1550">1550</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo20PredicateInstructionERNS_12MachineInstrENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::HexagonInstrInfo::PredicateInstruction' data-ref="_ZNK4llvm16HexagonInstrInfo20PredicateInstructionERNS_12MachineInstrENS_8ArrayRefINS_14MachineOperandEEE">PredicateInstruction</dfn>(</td></tr>
<tr><th id="1551">1551</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="210MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="210MI">MI</dfn>, <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col1 decl" id="211Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="211Cond">Cond</dfn>) <em>const</em> {</td></tr>
<tr><th id="1552">1552</th><td>  <b>if</b> (<a class="local col1 ref" href="#211Cond" title='Cond' data-ref="211Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv">empty</a>() || <a class="member" href="#_ZNK4llvm16HexagonInstrInfo14isNewValueJumpEj" title='llvm::HexagonInstrInfo::isNewValueJump' data-ref="_ZNK4llvm16HexagonInstrInfo14isNewValueJumpEj">isNewValueJump</a>(<a class="local col1 ref" href="#211Cond" title='Cond' data-ref="211Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) ||</td></tr>
<tr><th id="1553">1553</th><td>      <a class="member" href="#_ZNK4llvm16HexagonInstrInfo10isEndLoopNEj" title='llvm::HexagonInstrInfo::isEndLoopN' data-ref="_ZNK4llvm16HexagonInstrInfo10isEndLoopNEj">isEndLoopN</a>(<a class="local col1 ref" href="#211Cond" title='Cond' data-ref="211Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())) {</td></tr>
<tr><th id="1554">1554</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hexagon-instrinfo&quot;)) { dbgs() &lt;&lt; &quot;\nCannot predicate:&quot;; MI.dump();; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\nCannot predicate:"</q>; <a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>(););</td></tr>
<tr><th id="1555">1555</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1556">1556</th><td>  }</td></tr>
<tr><th id="1557">1557</th><td>  <em>int</em> <dfn class="local col2 decl" id="212Opc" title='Opc' data-type='int' data-ref="212Opc">Opc</dfn> = <a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1558">1558</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isPredicable(MI) &amp;&amp; &quot;Expected predicable instruction&quot;) ? void (0) : __assert_fail (&quot;isPredicable(MI) &amp;&amp; \&quot;Expected predicable instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp&quot;, 1558, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a> (<a class="member" href="#_ZNK4llvm16HexagonInstrInfo12isPredicableERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isPredicable' data-ref="_ZNK4llvm16HexagonInstrInfo12isPredicableERKNS_12MachineInstrE">isPredicable</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI">MI</a>) &amp;&amp; <q>"Expected predicable instruction"</q>);</td></tr>
<tr><th id="1559">1559</th><td>  <em>bool</em> <dfn class="local col3 decl" id="213invertJump" title='invertJump' data-type='bool' data-ref="213invertJump">invertJump</dfn> = <a class="member" href="#_ZNK4llvm16HexagonInstrInfo16predOpcodeHasNotENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::HexagonInstrInfo::predOpcodeHasNot' data-ref="_ZNK4llvm16HexagonInstrInfo16predOpcodeHasNotENS_8ArrayRefINS_14MachineOperandEEE">predOpcodeHasNot</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::MachineOperand&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefINS_14MachineOperandEEC1ERKS2_"></a><a class="local col1 ref" href="#211Cond" title='Cond' data-ref="211Cond">Cond</a>);</td></tr>
<tr><th id="1560">1560</th><td></td></tr>
<tr><th id="1561">1561</th><td>  <i>// We have to predicate MI "in place", i.e. after this function returns,</i></td></tr>
<tr><th id="1562">1562</th><td><i>  // MI will need to be transformed into a predicated form. To avoid com-</i></td></tr>
<tr><th id="1563">1563</th><td><i>  // plicated manipulations with the operands (handling tied operands,</i></td></tr>
<tr><th id="1564">1564</th><td><i>  // etc.), build a new temporary instruction, then overwrite MI with it.</i></td></tr>
<tr><th id="1565">1565</th><td></td></tr>
<tr><th id="1566">1566</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="214B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="214B">B</dfn> = *<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1567">1567</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col5 decl" id="215DL" title='DL' data-type='llvm::DebugLoc' data-ref="215DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1568">1568</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="216PredOpc" title='PredOpc' data-type='unsigned int' data-ref="216PredOpc">PredOpc</dfn> = <a class="member" href="#_ZNK4llvm16HexagonInstrInfo13getCondOpcodeEib" title='llvm::HexagonInstrInfo::getCondOpcode' data-ref="_ZNK4llvm16HexagonInstrInfo13getCondOpcodeEib">getCondOpcode</a>(<a class="local col2 ref" href="#212Opc" title='Opc' data-ref="212Opc">Opc</a>, <a class="local col3 ref" href="#213invertJump" title='invertJump' data-ref="213invertJump">invertJump</a>);</td></tr>
<tr><th id="1569">1569</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col7 decl" id="217T" title='T' data-type='llvm::MachineInstrBuilder' data-ref="217T">T</dfn> = BuildMI(B, MI, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(PredOpc));</td></tr>
<tr><th id="1570">1570</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="218NOp" title='NOp' data-type='unsigned int' data-ref="218NOp">NOp</dfn> = <var>0</var>, <dfn class="local col9 decl" id="219NumOps" title='NumOps' data-type='unsigned int' data-ref="219NumOps">NumOps</dfn> = <a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="1571">1571</th><td>  <b>while</b> (<a class="local col8 ref" href="#218NOp" title='NOp' data-ref="218NOp">NOp</a> &lt; <a class="local col9 ref" href="#219NumOps" title='NumOps' data-ref="219NumOps">NumOps</a>) {</td></tr>
<tr><th id="1572">1572</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="220Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="220Op">Op</dfn> = <a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#218NOp" title='NOp' data-ref="218NOp">NOp</a>);</td></tr>
<tr><th id="1573">1573</th><td>    <b>if</b> (!<a class="local col0 ref" href="#220Op" title='Op' data-ref="220Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col0 ref" href="#220Op" title='Op' data-ref="220Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() || <a class="local col0 ref" href="#220Op" title='Op' data-ref="220Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>())</td></tr>
<tr><th id="1574">1574</th><td>      <b>break</b>;</td></tr>
<tr><th id="1575">1575</th><td>    <a class="local col7 ref" href="#217T" title='T' data-ref="217T">T</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col0 ref" href="#220Op" title='Op' data-ref="220Op">Op</a>);</td></tr>
<tr><th id="1576">1576</th><td>    <a class="local col8 ref" href="#218NOp" title='NOp' data-ref="218NOp">NOp</a>++;</td></tr>
<tr><th id="1577">1577</th><td>  }</td></tr>
<tr><th id="1578">1578</th><td></td></tr>
<tr><th id="1579">1579</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="221PredReg" title='PredReg' data-type='unsigned int' data-ref="221PredReg">PredReg</dfn>, <dfn class="local col2 decl" id="222PredRegPos" title='PredRegPos' data-type='unsigned int' data-ref="222PredRegPos">PredRegPos</dfn>, <dfn class="local col3 decl" id="223PredRegFlags" title='PredRegFlags' data-type='unsigned int' data-ref="223PredRegFlags">PredRegFlags</dfn>;</td></tr>
<tr><th id="1580">1580</th><td>  <em>bool</em> <dfn class="local col4 decl" id="224GotPredReg" title='GotPredReg' data-type='bool' data-ref="224GotPredReg">GotPredReg</dfn> = <a class="member" href="#_ZNK4llvm16HexagonInstrInfo10getPredRegENS_8ArrayRefINS_14MachineOperandEEERjS4_S4_" title='llvm::HexagonInstrInfo::getPredReg' data-ref="_ZNK4llvm16HexagonInstrInfo10getPredRegENS_8ArrayRefINS_14MachineOperandEEERjS4_S4_">getPredReg</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::MachineOperand&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefINS_14MachineOperandEEC1ERKS2_"></a><a class="local col1 ref" href="#211Cond" title='Cond' data-ref="211Cond">Cond</a>, <span class='refarg'><a class="local col1 ref" href="#221PredReg" title='PredReg' data-ref="221PredReg">PredReg</a></span>, <span class='refarg'><a class="local col2 ref" href="#222PredRegPos" title='PredRegPos' data-ref="222PredRegPos">PredRegPos</a></span>, <span class='refarg'><a class="local col3 ref" href="#223PredRegFlags" title='PredRegFlags' data-ref="223PredRegFlags">PredRegFlags</a></span>);</td></tr>
<tr><th id="1581">1581</th><td>  (<em>void</em>)<a class="local col4 ref" href="#224GotPredReg" title='GotPredReg' data-ref="224GotPredReg">GotPredReg</a>;</td></tr>
<tr><th id="1582">1582</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (GotPredReg) ? void (0) : __assert_fail (&quot;GotPredReg&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp&quot;, 1582, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#224GotPredReg" title='GotPredReg' data-ref="224GotPredReg">GotPredReg</a>);</td></tr>
<tr><th id="1583">1583</th><td>  <a class="local col7 ref" href="#217T" title='T' data-ref="217T">T</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col1 ref" href="#221PredReg" title='PredReg' data-ref="221PredReg">PredReg</a>, <a class="local col3 ref" href="#223PredRegFlags" title='PredRegFlags' data-ref="223PredRegFlags">PredRegFlags</a>);</td></tr>
<tr><th id="1584">1584</th><td>  <b>while</b> (<a class="local col8 ref" href="#218NOp" title='NOp' data-ref="218NOp">NOp</a> &lt; <a class="local col9 ref" href="#219NumOps" title='NumOps' data-ref="219NumOps">NumOps</a>)</td></tr>
<tr><th id="1585">1585</th><td>    <a class="local col7 ref" href="#217T" title='T' data-ref="217T">T</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#218NOp" title='NOp' data-ref="218NOp">NOp</a>++));</td></tr>
<tr><th id="1586">1586</th><td></td></tr>
<tr><th id="1587">1587</th><td>  MI.setDesc(<span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(PredOpc));</td></tr>
<tr><th id="1588">1588</th><td>  <b>while</b> (<em>unsigned</em> <dfn class="local col5 decl" id="225n" title='n' data-type='unsigned int' data-ref="225n"><a class="local col5 ref" href="#225n" title='n' data-ref="225n">n</a></dfn> = <a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>())</td></tr>
<tr><th id="1589">1589</th><td>    <a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col5 ref" href="#225n" title='n' data-ref="225n">n</a>-<var>1</var>);</td></tr>
<tr><th id="1590">1590</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="226i" title='i' data-type='unsigned int' data-ref="226i">i</dfn> = <var>0</var>, <dfn class="local col7 decl" id="227n" title='n' data-type='unsigned int' data-ref="227n">n</dfn> = <a class="local col7 ref" href="#217T" title='T' data-ref="217T">T</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col6 ref" href="#226i" title='i' data-ref="226i">i</a> &lt; <a class="local col7 ref" href="#227n" title='n' data-ref="227n">n</a>; ++<a class="local col6 ref" href="#226i" title='i' data-ref="226i">i</a>)</td></tr>
<tr><th id="1591">1591</th><td>    <a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="local col7 ref" href="#217T" title='T' data-ref="217T">T</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#226i" title='i' data-ref="226i">i</a>));</td></tr>
<tr><th id="1592">1592</th><td></td></tr>
<tr><th id="1593">1593</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::instr_iterator" title='llvm::MachineBasicBlock::instr_iterator' data-type='Instructions::iterator' data-ref="llvm::MachineBasicBlock::instr_iterator">instr_iterator</a> <dfn class="local col8 decl" id="228TI" title='TI' data-type='MachineBasicBlock::instr_iterator' data-ref="228TI">TI</dfn> = <a class="local col7 ref" href="#217T" title='T' data-ref="217T">T</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="1594">1594</th><td>  <a class="local col4 ref" href="#214B" title='B' data-ref="214B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1ERKS5_"></a><a class="local col8 ref" href="#228TI" title='TI' data-ref="228TI">TI</a>);</td></tr>
<tr><th id="1595">1595</th><td></td></tr>
<tr><th id="1596">1596</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="229MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="229MRI">MRI</dfn> = <a class="local col4 ref" href="#214B" title='B' data-ref="214B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="1597">1597</th><td>  <a class="local col9 ref" href="#229MRI" title='MRI' data-ref="229MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj" title='llvm::MachineRegisterInfo::clearKillFlags' data-ref="_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj">clearKillFlags</a>(<a class="local col1 ref" href="#221PredReg" title='PredReg' data-ref="221PredReg">PredReg</a>);</td></tr>
<tr><th id="1598">1598</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1599">1599</th><td>}</td></tr>
<tr><th id="1600">1600</th><td></td></tr>
<tr><th id="1601">1601</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo17SubsumesPredicateENS_8ArrayRefINS_14MachineOperandEEES3_" title='llvm::HexagonInstrInfo::SubsumesPredicate' data-ref="_ZNK4llvm16HexagonInstrInfo17SubsumesPredicateENS_8ArrayRefINS_14MachineOperandEEES3_">SubsumesPredicate</dfn>(<a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col0 decl" id="230Pred1" title='Pred1' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="230Pred1">Pred1</dfn>,</td></tr>
<tr><th id="1602">1602</th><td>      <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col1 decl" id="231Pred2" title='Pred2' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="231Pred2">Pred2</dfn>) <em>const</em> {</td></tr>
<tr><th id="1603">1603</th><td>  <i>// TODO: Fix this</i></td></tr>
<tr><th id="1604">1604</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1605">1605</th><td>}</td></tr>
<tr><th id="1606">1606</th><td></td></tr>
<tr><th id="1607">1607</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<span class='error' title="out-of-line definition of &apos;DefinesPredicate&apos; does not match any declaration in &apos;llvm::HexagonInstrInfo&apos;"><dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo16DefinesPredicateERNS_12MachineInstrERSt6vectorINS_14MachineOperandESaIS4_EE" title='llvm::HexagonInstrInfo::DefinesPredicate' data-ref="_ZNK4llvm16HexagonInstrInfo16DefinesPredicateERNS_12MachineInstrERSt6vectorINS_14MachineOperandESaIS4_EE">DefinesPredicate</dfn></span>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="232MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="232MI">MI</dfn>,</td></tr>
<tr><th id="1608">1608</th><td>      <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col3 decl" id="233Pred" title='Pred' data-type='std::vector&lt;MachineOperand&gt; &amp;' data-ref="233Pred">Pred</dfn>) <em>const</em> {</td></tr>
<tr><th id="1609">1609</th><td>  <em>const</em> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo">HexagonRegisterInfo</a> &amp;<dfn class="local col4 decl" id="234HRI" title='HRI' data-type='const llvm::HexagonRegisterInfo &amp;' data-ref="234HRI">HRI</dfn> = *<a class="member" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo::Subtarget" title='llvm::HexagonInstrInfo::Subtarget' data-ref="llvm::HexagonInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv" title='llvm::HexagonSubtarget::getRegisterInfo' data-ref="_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="1610">1610</th><td></td></tr>
<tr><th id="1611">1611</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="235oper" title='oper' data-type='unsigned int' data-ref="235oper">oper</dfn> = <var>0</var>; <a class="local col5 ref" href="#235oper" title='oper' data-ref="235oper">oper</a> &lt; <a class="local col2 ref" href="#232MI" title='MI' data-ref="232MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); ++<a class="local col5 ref" href="#235oper" title='oper' data-ref="235oper">oper</a>) {</td></tr>
<tr><th id="1612">1612</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col6 decl" id="236MO" title='MO' data-type='llvm::MachineOperand' data-ref="236MO">MO</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineOperand.h.html#48" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="local col2 ref" href="#232MI" title='MI' data-ref="232MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#235oper" title='oper' data-ref="235oper">oper</a>);</td></tr>
<tr><th id="1613">1613</th><td>    <b>if</b> (<a class="local col6 ref" href="#236MO" title='MO' data-ref="236MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="1614">1614</th><td>      <b>if</b> (!<a class="local col6 ref" href="#236MO" title='MO' data-ref="236MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="1615">1615</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1616">1616</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a>* <dfn class="local col7 decl" id="237RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="237RC">RC</dfn> = HRI.<span class='error' title="no member named &apos;getMinimalPhysRegClass&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getMinimalPhysRegClass</span>(MO.getReg());</td></tr>
<tr><th id="1617">1617</th><td>      <b>if</b> (RC == &amp;Hexagon::<span class='error' title="no member named &apos;PredRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">PredRegsRegClass</span>) {</td></tr>
<tr><th id="1618">1618</th><td>        <a class="local col3 ref" href="#233Pred" title='Pred' data-ref="233Pred">Pred</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col6 ref" href="#236MO" title='MO' data-ref="236MO">MO</a>);</td></tr>
<tr><th id="1619">1619</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1620">1620</th><td>      }</td></tr>
<tr><th id="1621">1621</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1622">1622</th><td>    } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#236MO" title='MO' data-ref="236MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9isRegMaskEv" title='llvm::MachineOperand::isRegMask' data-ref="_ZNK4llvm14MachineOperand9isRegMaskEv">isRegMask</a>()) {</td></tr>
<tr><th id="1623">1623</th><td>      <b>for</b> (<em>unsigned</em> PR : Hexagon::<span class='error' title="no member named &apos;PredRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">PredRegsRegClass</span>) {</td></tr>
<tr><th id="1624">1624</th><td>        <b>if</b> (!MI.modifiesRegister(PR, &amp;HRI))</td></tr>
<tr><th id="1625">1625</th><td>          <b>continue</b>;</td></tr>
<tr><th id="1626">1626</th><td>        Pred.push_back(MO);</td></tr>
<tr><th id="1627">1627</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1628">1628</th><td>      }</td></tr>
<tr><th id="1629">1629</th><td>    }</td></tr>
<tr><th id="1630">1630</th><td>  }</td></tr>
<tr><th id="1631">1631</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1632">1632</th><td>}</td></tr>
<tr><th id="1633">1633</th><td></td></tr>
<tr><th id="1634">1634</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo12isPredicableERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isPredicable' data-ref="_ZNK4llvm16HexagonInstrInfo12isPredicableERKNS_12MachineInstrE">isPredicable</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="238MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="238MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1635">1635</th><td>  <b>if</b> (!<a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc12isPredicableEv" title='llvm::MCInstrDesc::isPredicable' data-ref="_ZNK4llvm11MCInstrDesc12isPredicableEv">isPredicable</a>())</td></tr>
<tr><th id="1636">1636</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1637">1637</th><td></td></tr>
<tr><th id="1638">1638</th><td>  <b>if</b> (<a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>() || <a class="member" href="#_ZNK4llvm16HexagonInstrInfo10isTailCallERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isTailCall' data-ref="_ZNK4llvm16HexagonInstrInfo10isTailCallERKNS_12MachineInstrE">isTailCall</a>(<a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>)) {</td></tr>
<tr><th id="1639">1639</th><td>    <b>if</b> (!<a class="member" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo::Subtarget" title='llvm::HexagonInstrInfo::Subtarget' data-ref="llvm::HexagonInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget18usePredicatedCallsEv" title='llvm::HexagonSubtarget::usePredicatedCalls' data-ref="_ZNK4llvm16HexagonSubtarget18usePredicatedCallsEv">usePredicatedCalls</a>())</td></tr>
<tr><th id="1640">1640</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1641">1641</th><td>  }</td></tr>
<tr><th id="1642">1642</th><td></td></tr>
<tr><th id="1643">1643</th><td>  <i>// HVX loads are not predicable on v60, but are on v62.</i></td></tr>
<tr><th id="1644">1644</th><td>  <b>if</b> (!<a class="member" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo::Subtarget" title='llvm::HexagonInstrInfo::Subtarget' data-ref="llvm::HexagonInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget9hasV62OpsEv" title='llvm::HexagonSubtarget::hasV62Ops' data-ref="_ZNK4llvm16HexagonSubtarget9hasV62OpsEv">hasV62Ops</a>()) {</td></tr>
<tr><th id="1645">1645</th><td>    <b>switch</b> (<a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1646">1646</th><td>      <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_ai</span>:</td></tr>
<tr><th id="1647">1647</th><td>      <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_pi&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_pi</span>:</td></tr>
<tr><th id="1648">1648</th><td>      <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_ppu&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_ppu</span>:</td></tr>
<tr><th id="1649">1649</th><td>      <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_cur_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_cur_ai</span>:</td></tr>
<tr><th id="1650">1650</th><td>      <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_cur_pi&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_cur_pi</span>:</td></tr>
<tr><th id="1651">1651</th><td>      <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_cur_ppu&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_cur_ppu</span>:</td></tr>
<tr><th id="1652">1652</th><td>      <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_nt_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_nt_ai</span>:</td></tr>
<tr><th id="1653">1653</th><td>      <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_nt_pi&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_nt_pi</span>:</td></tr>
<tr><th id="1654">1654</th><td>      <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_nt_ppu&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_nt_ppu</span>:</td></tr>
<tr><th id="1655">1655</th><td>      <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_tmp_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_tmp_ai</span>:</td></tr>
<tr><th id="1656">1656</th><td>      <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_tmp_pi&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_tmp_pi</span>:</td></tr>
<tr><th id="1657">1657</th><td>      <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_tmp_ppu&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_tmp_ppu</span>:</td></tr>
<tr><th id="1658">1658</th><td>      <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_nt_cur_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_nt_cur_ai</span>:</td></tr>
<tr><th id="1659">1659</th><td>      <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_nt_cur_pi&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_nt_cur_pi</span>:</td></tr>
<tr><th id="1660">1660</th><td>      <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_nt_cur_ppu&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_nt_cur_ppu</span>:</td></tr>
<tr><th id="1661">1661</th><td>      <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_nt_tmp_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_nt_tmp_ai</span>:</td></tr>
<tr><th id="1662">1662</th><td>      <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_nt_tmp_pi&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_nt_tmp_pi</span>:</td></tr>
<tr><th id="1663">1663</th><td>      <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_nt_tmp_ppu&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_nt_tmp_ppu</span>:</td></tr>
<tr><th id="1664">1664</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1665">1665</th><td>    }</td></tr>
<tr><th id="1666">1666</th><td>  }</td></tr>
<tr><th id="1667">1667</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1668">1668</th><td>}</td></tr>
<tr><th id="1669">1669</th><td></td></tr>
<tr><th id="1670">1670</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE" title='llvm::HexagonInstrInfo::isSchedulingBoundary' data-ref="_ZNK4llvm16HexagonInstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE">isSchedulingBoundary</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="239MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="239MI">MI</dfn>,</td></tr>
<tr><th id="1671">1671</th><td>                                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="240MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="240MBB">MBB</dfn>,</td></tr>
<tr><th id="1672">1672</th><td>                                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="241MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="241MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="1673">1673</th><td>  <i>// Debug info is never a scheduling boundary. It's necessary to be explicit</i></td></tr>
<tr><th id="1674">1674</th><td><i>  // due to the special treatment of IT instructions below, otherwise a</i></td></tr>
<tr><th id="1675">1675</th><td><i>  // dbg_value followed by an IT will result in the IT instruction being</i></td></tr>
<tr><th id="1676">1676</th><td><i>  // considered a scheduling hazard, which is wrong. It should be the actual</i></td></tr>
<tr><th id="1677">1677</th><td><i>  // instruction preceding the dbg_value instruction(s), just like it is</i></td></tr>
<tr><th id="1678">1678</th><td><i>  // when debug info is not present.</i></td></tr>
<tr><th id="1679">1679</th><td>  <b>if</b> (<a class="local col9 ref" href="#239MI" title='MI' data-ref="239MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="1680">1680</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1681">1681</th><td></td></tr>
<tr><th id="1682">1682</th><td>  <i>// Throwing call is a boundary.</i></td></tr>
<tr><th id="1683">1683</th><td>  <b>if</b> (<a class="local col9 ref" href="#239MI" title='MI' data-ref="239MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>()) {</td></tr>
<tr><th id="1684">1684</th><td>    <i>// Don't mess around with no return calls.</i></td></tr>
<tr><th id="1685">1685</th><td>    <b>if</b> (<a class="member" href="#_ZNK4llvm16HexagonInstrInfo13doesNotReturnERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::doesNotReturn' data-ref="_ZNK4llvm16HexagonInstrInfo13doesNotReturnERKNS_12MachineInstrE">doesNotReturn</a>(<a class="local col9 ref" href="#239MI" title='MI' data-ref="239MI">MI</a>))</td></tr>
<tr><th id="1686">1686</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1687">1687</th><td>    <i>// If any of the block's successors is a landing pad, this could be a</i></td></tr>
<tr><th id="1688">1688</th><td><i>    // throwing call.</i></td></tr>
<tr><th id="1689">1689</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col2 decl" id="242I" title='I' data-type='llvm::MachineBasicBlock *' data-ref="242I">I</dfn> : <a class="local col0 ref" href="#240MBB" title='MBB' data-ref="240MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock10successorsEv" title='llvm::MachineBasicBlock::successors' data-ref="_ZNK4llvm17MachineBasicBlock10successorsEv">successors</a>())</td></tr>
<tr><th id="1690">1690</th><td>      <b>if</b> (<a class="local col2 ref" href="#242I" title='I' data-ref="242I">I</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock7isEHPadEv" title='llvm::MachineBasicBlock::isEHPad' data-ref="_ZNK4llvm17MachineBasicBlock7isEHPadEv">isEHPad</a>())</td></tr>
<tr><th id="1691">1691</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1692">1692</th><td>  }</td></tr>
<tr><th id="1693">1693</th><td></td></tr>
<tr><th id="1694">1694</th><td>  <i>// Terminators and labels can't be scheduled around.</i></td></tr>
<tr><th id="1695">1695</th><td>  <b>if</b> (<a class="local col9 ref" href="#239MI" title='MI' data-ref="239MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc12isTerminatorEv" title='llvm::MCInstrDesc::isTerminator' data-ref="_ZNK4llvm11MCInstrDesc12isTerminatorEv">isTerminator</a>() || <a class="local col9 ref" href="#239MI" title='MI' data-ref="239MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isPositionEv" title='llvm::MachineInstr::isPosition' data-ref="_ZNK4llvm12MachineInstr10isPositionEv">isPosition</a>())</td></tr>
<tr><th id="1696">1696</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1697">1697</th><td></td></tr>
<tr><th id="1698">1698</th><td>  <b>if</b> (<a class="local col9 ref" href="#239MI" title='MI' data-ref="239MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isInlineAsmEv" title='llvm::MachineInstr::isInlineAsm' data-ref="_ZNK4llvm12MachineInstr11isInlineAsmEv">isInlineAsm</a>() &amp;&amp; !<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="ref" href="#ScheduleInlineAsm" title='ScheduleInlineAsm' data-ref="ScheduleInlineAsm">ScheduleInlineAsm</a>)</td></tr>
<tr><th id="1699">1699</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1700">1700</th><td></td></tr>
<tr><th id="1701">1701</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1702">1702</th><td>}</td></tr>
<tr><th id="1703">1703</th><td></td></tr>
<tr><th id="1704">1704</th><td><i class="doc">/// Measure the specified inline asm to determine an approximation of its</i></td></tr>
<tr><th id="1705">1705</th><td><i class="doc">/// length.</i></td></tr>
<tr><th id="1706">1706</th><td><i class="doc">/// Comments (which run till the next SeparatorString or newline) do not</i></td></tr>
<tr><th id="1707">1707</th><td><i class="doc">/// count as an instruction.</i></td></tr>
<tr><th id="1708">1708</th><td><i class="doc">/// Any other non-whitespace text is considered an instruction, with</i></td></tr>
<tr><th id="1709">1709</th><td><i class="doc">/// multiple instructions separated by SeparatorString or newlines.</i></td></tr>
<tr><th id="1710">1710</th><td><i class="doc">/// Variable-length instructions are not handled here; this function</i></td></tr>
<tr><th id="1711">1711</th><td><i class="doc">/// may be overloaded in the target code to do that.</i></td></tr>
<tr><th id="1712">1712</th><td><i class="doc">/// Hexagon counts the number of ##'s and adjust for that many</i></td></tr>
<tr><th id="1713">1713</th><td><i class="doc">/// constant exenders.</i></td></tr>
<tr><th id="1714">1714</th><td><em>unsigned</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo18getInlineAsmLengthEPKcRKNS_9MCAsmInfoEPKNS_19TargetSubtargetInfoE" title='llvm::HexagonInstrInfo::getInlineAsmLength' data-ref="_ZNK4llvm16HexagonInstrInfo18getInlineAsmLengthEPKcRKNS_9MCAsmInfoEPKNS_19TargetSubtargetInfoE">getInlineAsmLength</dfn>(<em>const</em> <em>char</em> *<dfn class="local col3 decl" id="243Str" title='Str' data-type='const char *' data-ref="243Str">Str</dfn>,</td></tr>
<tr><th id="1715">1715</th><td>                                              <em>const</em> <a class="type" href="../../../include/llvm/MC/MCAsmInfo.h.html#llvm::MCAsmInfo" title='llvm::MCAsmInfo' data-ref="llvm::MCAsmInfo">MCAsmInfo</a> &amp;<dfn class="local col4 decl" id="244MAI" title='MAI' data-type='const llvm::MCAsmInfo &amp;' data-ref="244MAI">MAI</dfn>,</td></tr>
<tr><th id="1716">1716</th><td>                                              <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a> *<dfn class="local col5 decl" id="245STI" title='STI' data-type='const llvm::TargetSubtargetInfo *' data-ref="245STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1717">1717</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col6 decl" id="246AStr" title='AStr' data-type='llvm::StringRef' data-ref="246AStr">AStr</dfn><a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc">(</a><a class="local col3 ref" href="#243Str" title='Str' data-ref="243Str">Str</a>);</td></tr>
<tr><th id="1718">1718</th><td>  <i>// Count the number of instructions in the asm.</i></td></tr>
<tr><th id="1719">1719</th><td>  <em>bool</em> <dfn class="local col7 decl" id="247atInsnStart" title='atInsnStart' data-type='bool' data-ref="247atInsnStart">atInsnStart</dfn> = <b>true</b>;</td></tr>
<tr><th id="1720">1720</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="248Length" title='Length' data-type='unsigned int' data-ref="248Length">Length</dfn> = <var>0</var>;</td></tr>
<tr><th id="1721">1721</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col9 decl" id="249MaxInstLength" title='MaxInstLength' data-type='const unsigned int' data-ref="249MaxInstLength">MaxInstLength</dfn> = <a class="local col4 ref" href="#244MAI" title='MAI' data-ref="244MAI">MAI</a>.<a class="virtual ref" href="../../../include/llvm/MC/MCAsmInfo.h.html#_ZNK4llvm9MCAsmInfo16getMaxInstLengthEPKNS_15MCSubtargetInfoE" title='llvm::MCAsmInfo::getMaxInstLength' data-ref="_ZNK4llvm9MCAsmInfo16getMaxInstLengthEPKNS_15MCSubtargetInfoE">getMaxInstLength</a>(<a class="local col5 ref" href="#245STI" title='STI' data-ref="245STI">STI</a>);</td></tr>
<tr><th id="1722">1722</th><td>  <b>for</b> (; *<a class="local col3 ref" href="#243Str" title='Str' data-ref="243Str">Str</a>; ++<a class="local col3 ref" href="#243Str" title='Str' data-ref="243Str">Str</a>) {</td></tr>
<tr><th id="1723">1723</th><td>    <b>if</b> (*<a class="local col3 ref" href="#243Str" title='Str' data-ref="243Str">Str</a> == <kbd>'\n'</kbd> || <a class="ref" href="../../../../../include/string.h.html#strncmp" title='strncmp' data-ref="strncmp">strncmp</a>(<a class="local col3 ref" href="#243Str" title='Str' data-ref="243Str">Str</a>, <a class="local col4 ref" href="#244MAI" title='MAI' data-ref="244MAI">MAI</a>.<a class="ref" href="../../../include/llvm/MC/MCAsmInfo.h.html#_ZNK4llvm9MCAsmInfo18getSeparatorStringEv" title='llvm::MCAsmInfo::getSeparatorString' data-ref="_ZNK4llvm9MCAsmInfo18getSeparatorStringEv">getSeparatorString</a>(),</td></tr>
<tr><th id="1724">1724</th><td>                                <a class="ref" href="../../../../../include/string.h.html#strlen" title='strlen' data-ref="strlen">strlen</a>(<a class="local col4 ref" href="#244MAI" title='MAI' data-ref="244MAI">MAI</a>.<a class="ref" href="../../../include/llvm/MC/MCAsmInfo.h.html#_ZNK4llvm9MCAsmInfo18getSeparatorStringEv" title='llvm::MCAsmInfo::getSeparatorString' data-ref="_ZNK4llvm9MCAsmInfo18getSeparatorStringEv">getSeparatorString</a>())) == <var>0</var>)</td></tr>
<tr><th id="1725">1725</th><td>      <a class="local col7 ref" href="#247atInsnStart" title='atInsnStart' data-ref="247atInsnStart">atInsnStart</a> = <b>true</b>;</td></tr>
<tr><th id="1726">1726</th><td>    <b>if</b> (<a class="local col7 ref" href="#247atInsnStart" title='atInsnStart' data-ref="247atInsnStart">atInsnStart</a> &amp;&amp; !<span class="namespace">std::</span><a class="ref" href="../../../../../include/ctype.h.html#116" title='isspace' data-ref="isspace">isspace</a>(<b>static_cast</b>&lt;<em>unsigned</em> <em>char</em>&gt;(*<a class="local col3 ref" href="#243Str" title='Str' data-ref="243Str">Str</a>))) {</td></tr>
<tr><th id="1727">1727</th><td>      <a class="local col8 ref" href="#248Length" title='Length' data-ref="248Length">Length</a> += <a class="local col9 ref" href="#249MaxInstLength" title='MaxInstLength' data-ref="249MaxInstLength">MaxInstLength</a>;</td></tr>
<tr><th id="1728">1728</th><td>      <a class="local col7 ref" href="#247atInsnStart" title='atInsnStart' data-ref="247atInsnStart">atInsnStart</a> = <b>false</b>;</td></tr>
<tr><th id="1729">1729</th><td>    }</td></tr>
<tr><th id="1730">1730</th><td>    <b>if</b> (<a class="local col7 ref" href="#247atInsnStart" title='atInsnStart' data-ref="247atInsnStart">atInsnStart</a> &amp;&amp; <a class="ref" href="../../../../../include/string.h.html#strncmp" title='strncmp' data-ref="strncmp">strncmp</a>(<a class="local col3 ref" href="#243Str" title='Str' data-ref="243Str">Str</a>, <a class="local col4 ref" href="#244MAI" title='MAI' data-ref="244MAI">MAI</a>.<a class="ref" href="../../../include/llvm/MC/MCAsmInfo.h.html#_ZNK4llvm9MCAsmInfo16getCommentStringEv" title='llvm::MCAsmInfo::getCommentString' data-ref="_ZNK4llvm9MCAsmInfo16getCommentStringEv">getCommentString</a>().<a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef4dataEv" title='llvm::StringRef::data' data-ref="_ZNK4llvm9StringRef4dataEv">data</a>(),</td></tr>
<tr><th id="1731">1731</th><td>                               <a class="local col4 ref" href="#244MAI" title='MAI' data-ref="244MAI">MAI</a>.<a class="ref" href="../../../include/llvm/MC/MCAsmInfo.h.html#_ZNK4llvm9MCAsmInfo16getCommentStringEv" title='llvm::MCAsmInfo::getCommentString' data-ref="_ZNK4llvm9MCAsmInfo16getCommentStringEv">getCommentString</a>().<a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef4sizeEv" title='llvm::StringRef::size' data-ref="_ZNK4llvm9StringRef4sizeEv">size</a>()) == <var>0</var>)</td></tr>
<tr><th id="1732">1732</th><td>      <a class="local col7 ref" href="#247atInsnStart" title='atInsnStart' data-ref="247atInsnStart">atInsnStart</a> = <b>false</b>;</td></tr>
<tr><th id="1733">1733</th><td>  }</td></tr>
<tr><th id="1734">1734</th><td></td></tr>
<tr><th id="1735">1735</th><td>  <i>// Add to size number of constant extenders seen * 4.</i></td></tr>
<tr><th id="1736">1736</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col0 decl" id="250Occ" title='Occ' data-type='llvm::StringRef' data-ref="250Occ">Occ</dfn><a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc">(</a><q>"##"</q>);</td></tr>
<tr><th id="1737">1737</th><td>  <a class="local col8 ref" href="#248Length" title='Length' data-ref="248Length">Length</a> += <a class="local col6 ref" href="#246AStr" title='AStr' data-ref="246AStr">AStr</a>.<a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5countES0_" title='llvm::StringRef::count' data-ref="_ZNK4llvm9StringRef5countES0_">count</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col0 ref" href="#250Occ" title='Occ' data-ref="250Occ">Occ</a>)*<var>4</var>;</td></tr>
<tr><th id="1738">1738</th><td>  <b>return</b> <a class="local col8 ref" href="#248Length" title='Length' data-ref="248Length">Length</a>;</td></tr>
<tr><th id="1739">1739</th><td>}</td></tr>
<tr><th id="1740">1740</th><td></td></tr>
<tr><th id="1741">1741</th><td><a class="type" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer">ScheduleHazardRecognizer</a>*</td></tr>
<tr><th id="1742">1742</th><td><a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo34CreateTargetPostRAHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE" title='llvm::HexagonInstrInfo::CreateTargetPostRAHazardRecognizer' data-ref="_ZNK4llvm16HexagonInstrInfo34CreateTargetPostRAHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE">CreateTargetPostRAHazardRecognizer</dfn>(</td></tr>
<tr><th id="1743">1743</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col1 decl" id="251II" title='II' data-type='const llvm::InstrItineraryData *' data-ref="251II">II</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG" title='llvm::ScheduleDAG' data-ref="llvm::ScheduleDAG">ScheduleDAG</a> *<dfn class="local col2 decl" id="252DAG" title='DAG' data-type='const llvm::ScheduleDAG *' data-ref="252DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="1744">1744</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#UseDFAHazardRec" title='UseDFAHazardRec' data-use='m' data-ref="UseDFAHazardRec">UseDFAHazardRec</a>)</td></tr>
<tr><th id="1745">1745</th><td>    <b>return</b> <b>new</b> <a class="type" href="HexagonHazardRecognizer.h.html#llvm::HexagonHazardRecognizer" title='llvm::HexagonHazardRecognizer' data-ref="llvm::HexagonHazardRecognizer">HexagonHazardRecognizer</a><a class="ref" href="HexagonHazardRecognizer.h.html#_ZN4llvm23HexagonHazardRecognizerC1EPKNS_18InstrItineraryDataEPKNS_16HexagonInstrInfoERKNS_16HexagonSubtargetE" title='llvm::HexagonHazardRecognizer::HexagonHazardRecognizer' data-ref="_ZN4llvm23HexagonHazardRecognizerC1EPKNS_18InstrItineraryDataEPKNS_16HexagonInstrInfoERKNS_16HexagonSubtargetE">(</a><a class="local col1 ref" href="#251II" title='II' data-ref="251II">II</a>, <b>this</b>, <a class="member" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo::Subtarget" title='llvm::HexagonInstrInfo::Subtarget' data-ref="llvm::HexagonInstrInfo::Subtarget">Subtarget</a>);</td></tr>
<tr><th id="1746">1746</th><td>  <b>return</b> TargetInstrInfo::<span class='error' title="call to non-static member function without an object argument">CreateTargetPostRAHazardRecognizer</span>(II, DAG);</td></tr>
<tr><th id="1747">1747</th><td>}</td></tr>
<tr><th id="1748">1748</th><td></td></tr>
<tr><th id="1749">1749</th><td><i class="doc">/// For a comparison instruction, return the source registers in</i></td></tr>
<tr><th id="1750">1750</th><td><i class="doc">///<span class="command"> \p</span> <span class="arg">SrcReg</span> and<span class="command"> \p</span> <span class="arg">SrcReg2</span> if having two register operands, and the value it</i></td></tr>
<tr><th id="1751">1751</th><td><i class="doc">/// compares against in CmpValue. Return true if the comparison instruction</i></td></tr>
<tr><th id="1752">1752</th><td><i class="doc">/// can be analyzed.</i></td></tr>
<tr><th id="1753">1753</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo14analyzeCompareERKNS_12MachineInstrERjS4_RiS5_" title='llvm::HexagonInstrInfo::analyzeCompare' data-ref="_ZNK4llvm16HexagonInstrInfo14analyzeCompareERKNS_12MachineInstrERjS4_RiS5_">analyzeCompare</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="253MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="253MI">MI</dfn>, <em>unsigned</em> &amp;<dfn class="local col4 decl" id="254SrcReg" title='SrcReg' data-type='unsigned int &amp;' data-ref="254SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="1754">1754</th><td>                                      <em>unsigned</em> &amp;<dfn class="local col5 decl" id="255SrcReg2" title='SrcReg2' data-type='unsigned int &amp;' data-ref="255SrcReg2">SrcReg2</dfn>, <em>int</em> &amp;<dfn class="local col6 decl" id="256Mask" title='Mask' data-type='int &amp;' data-ref="256Mask">Mask</dfn>,</td></tr>
<tr><th id="1755">1755</th><td>                                      <em>int</em> &amp;<dfn class="local col7 decl" id="257Value" title='Value' data-type='int &amp;' data-ref="257Value">Value</dfn>) <em>const</em> {</td></tr>
<tr><th id="1756">1756</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="258Opc" title='Opc' data-type='unsigned int' data-ref="258Opc">Opc</dfn> = <a class="local col3 ref" href="#253MI" title='MI' data-ref="253MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1757">1757</th><td></td></tr>
<tr><th id="1758">1758</th><td>  <i>// Set mask and the first source register.</i></td></tr>
<tr><th id="1759">1759</th><td>  <b>switch</b> (<a class="local col8 ref" href="#258Opc" title='Opc' data-ref="258Opc">Opc</a>) {</td></tr>
<tr><th id="1760">1760</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmpeq&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmpeq</span>:</td></tr>
<tr><th id="1761">1761</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmpeqp&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmpeqp</span>:</td></tr>
<tr><th id="1762">1762</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmpgt&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmpgt</span>:</td></tr>
<tr><th id="1763">1763</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmpgtp&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmpgtp</span>:</td></tr>
<tr><th id="1764">1764</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmpgtu&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmpgtu</span>:</td></tr>
<tr><th id="1765">1765</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmpgtup&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmpgtup</span>:</td></tr>
<tr><th id="1766">1766</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;C4_cmpneq&apos; in namespace &apos;llvm::Hexagon&apos;">C4_cmpneq</span>:</td></tr>
<tr><th id="1767">1767</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;C4_cmplte&apos; in namespace &apos;llvm::Hexagon&apos;">C4_cmplte</span>:</td></tr>
<tr><th id="1768">1768</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;C4_cmplteu&apos; in namespace &apos;llvm::Hexagon&apos;">C4_cmplteu</span>:</td></tr>
<tr><th id="1769">1769</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmpeqi&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmpeqi</span>:</td></tr>
<tr><th id="1770">1770</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmpgti&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmpgti</span>:</td></tr>
<tr><th id="1771">1771</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmpgtui&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmpgtui</span>:</td></tr>
<tr><th id="1772">1772</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;C4_cmpneqi&apos; in namespace &apos;llvm::Hexagon&apos;">C4_cmpneqi</span>:</td></tr>
<tr><th id="1773">1773</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;C4_cmplteui&apos; in namespace &apos;llvm::Hexagon&apos;">C4_cmplteui</span>:</td></tr>
<tr><th id="1774">1774</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;C4_cmpltei&apos; in namespace &apos;llvm::Hexagon&apos;">C4_cmpltei</span>:</td></tr>
<tr><th id="1775">1775</th><td>      SrcReg = MI.getOperand(<var>1</var>).getReg();</td></tr>
<tr><th id="1776">1776</th><td>      <a class="local col6 ref" href="#256Mask" title='Mask' data-ref="256Mask">Mask</a> = ~<var>0</var>;</td></tr>
<tr><th id="1777">1777</th><td>      <b>break</b>;</td></tr>
<tr><th id="1778">1778</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_cmpbeq&apos; in namespace &apos;llvm::Hexagon&apos;">A4_cmpbeq</span>:</td></tr>
<tr><th id="1779">1779</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_cmpbgt&apos; in namespace &apos;llvm::Hexagon&apos;">A4_cmpbgt</span>:</td></tr>
<tr><th id="1780">1780</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_cmpbgtu&apos; in namespace &apos;llvm::Hexagon&apos;">A4_cmpbgtu</span>:</td></tr>
<tr><th id="1781">1781</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_cmpbeqi&apos; in namespace &apos;llvm::Hexagon&apos;">A4_cmpbeqi</span>:</td></tr>
<tr><th id="1782">1782</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_cmpbgti&apos; in namespace &apos;llvm::Hexagon&apos;">A4_cmpbgti</span>:</td></tr>
<tr><th id="1783">1783</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_cmpbgtui&apos; in namespace &apos;llvm::Hexagon&apos;">A4_cmpbgtui</span>:</td></tr>
<tr><th id="1784">1784</th><td>      SrcReg = MI.getOperand(<var>1</var>).getReg();</td></tr>
<tr><th id="1785">1785</th><td>      <a class="local col6 ref" href="#256Mask" title='Mask' data-ref="256Mask">Mask</a> = <var>0xFF</var>;</td></tr>
<tr><th id="1786">1786</th><td>      <b>break</b>;</td></tr>
<tr><th id="1787">1787</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_cmpheq&apos; in namespace &apos;llvm::Hexagon&apos;">A4_cmpheq</span>:</td></tr>
<tr><th id="1788">1788</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_cmphgt&apos; in namespace &apos;llvm::Hexagon&apos;">A4_cmphgt</span>:</td></tr>
<tr><th id="1789">1789</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_cmphgtu&apos; in namespace &apos;llvm::Hexagon&apos;">A4_cmphgtu</span>:</td></tr>
<tr><th id="1790">1790</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_cmpheqi&apos; in namespace &apos;llvm::Hexagon&apos;">A4_cmpheqi</span>:</td></tr>
<tr><th id="1791">1791</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_cmphgti&apos; in namespace &apos;llvm::Hexagon&apos;">A4_cmphgti</span>:</td></tr>
<tr><th id="1792">1792</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_cmphgtui&apos; in namespace &apos;llvm::Hexagon&apos;">A4_cmphgtui</span>:</td></tr>
<tr><th id="1793">1793</th><td>      SrcReg = MI.getOperand(<var>1</var>).getReg();</td></tr>
<tr><th id="1794">1794</th><td>      <a class="local col6 ref" href="#256Mask" title='Mask' data-ref="256Mask">Mask</a> = <var>0xFFFF</var>;</td></tr>
<tr><th id="1795">1795</th><td>      <b>break</b>;</td></tr>
<tr><th id="1796">1796</th><td>  }</td></tr>
<tr><th id="1797">1797</th><td></td></tr>
<tr><th id="1798">1798</th><td>  <i>// Set the value/second source register.</i></td></tr>
<tr><th id="1799">1799</th><td>  <b>switch</b> (<a class="local col8 ref" href="#258Opc" title='Opc' data-ref="258Opc">Opc</a>) {</td></tr>
<tr><th id="1800">1800</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmpeq&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmpeq</span>:</td></tr>
<tr><th id="1801">1801</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmpeqp&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmpeqp</span>:</td></tr>
<tr><th id="1802">1802</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmpgt&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmpgt</span>:</td></tr>
<tr><th id="1803">1803</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmpgtp&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmpgtp</span>:</td></tr>
<tr><th id="1804">1804</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmpgtu&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmpgtu</span>:</td></tr>
<tr><th id="1805">1805</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmpgtup&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmpgtup</span>:</td></tr>
<tr><th id="1806">1806</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_cmpbeq&apos; in namespace &apos;llvm::Hexagon&apos;">A4_cmpbeq</span>:</td></tr>
<tr><th id="1807">1807</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_cmpbgt&apos; in namespace &apos;llvm::Hexagon&apos;">A4_cmpbgt</span>:</td></tr>
<tr><th id="1808">1808</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_cmpbgtu&apos; in namespace &apos;llvm::Hexagon&apos;">A4_cmpbgtu</span>:</td></tr>
<tr><th id="1809">1809</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_cmpheq&apos; in namespace &apos;llvm::Hexagon&apos;">A4_cmpheq</span>:</td></tr>
<tr><th id="1810">1810</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_cmphgt&apos; in namespace &apos;llvm::Hexagon&apos;">A4_cmphgt</span>:</td></tr>
<tr><th id="1811">1811</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_cmphgtu&apos; in namespace &apos;llvm::Hexagon&apos;">A4_cmphgtu</span>:</td></tr>
<tr><th id="1812">1812</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;C4_cmpneq&apos; in namespace &apos;llvm::Hexagon&apos;">C4_cmpneq</span>:</td></tr>
<tr><th id="1813">1813</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;C4_cmplte&apos; in namespace &apos;llvm::Hexagon&apos;">C4_cmplte</span>:</td></tr>
<tr><th id="1814">1814</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;C4_cmplteu&apos; in namespace &apos;llvm::Hexagon&apos;">C4_cmplteu</span>:</td></tr>
<tr><th id="1815">1815</th><td>      SrcReg2 = MI.getOperand(<var>2</var>).getReg();</td></tr>
<tr><th id="1816">1816</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1817">1817</th><td></td></tr>
<tr><th id="1818">1818</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmpeqi&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmpeqi</span>:</td></tr>
<tr><th id="1819">1819</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmpgtui&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmpgtui</span>:</td></tr>
<tr><th id="1820">1820</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmpgti&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmpgti</span>:</td></tr>
<tr><th id="1821">1821</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;C4_cmpneqi&apos; in namespace &apos;llvm::Hexagon&apos;">C4_cmpneqi</span>:</td></tr>
<tr><th id="1822">1822</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;C4_cmplteui&apos; in namespace &apos;llvm::Hexagon&apos;">C4_cmplteui</span>:</td></tr>
<tr><th id="1823">1823</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;C4_cmpltei&apos; in namespace &apos;llvm::Hexagon&apos;">C4_cmpltei</span>:</td></tr>
<tr><th id="1824">1824</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_cmpbeqi&apos; in namespace &apos;llvm::Hexagon&apos;">A4_cmpbeqi</span>:</td></tr>
<tr><th id="1825">1825</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_cmpbgti&apos; in namespace &apos;llvm::Hexagon&apos;">A4_cmpbgti</span>:</td></tr>
<tr><th id="1826">1826</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_cmpbgtui&apos; in namespace &apos;llvm::Hexagon&apos;">A4_cmpbgtui</span>:</td></tr>
<tr><th id="1827">1827</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_cmpheqi&apos; in namespace &apos;llvm::Hexagon&apos;">A4_cmpheqi</span>:</td></tr>
<tr><th id="1828">1828</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_cmphgti&apos; in namespace &apos;llvm::Hexagon&apos;">A4_cmphgti</span>:</td></tr>
<tr><th id="1829">1829</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_cmphgtui&apos; in namespace &apos;llvm::Hexagon&apos;">A4_cmphgtui</span>: {</td></tr>
<tr><th id="1830">1830</th><td>      SrcReg2 = <var>0</var>;</td></tr>
<tr><th id="1831">1831</th><td>      <em>const</em> MachineOperand &amp;Op2 = MI.getOperand(<var>2</var>);</td></tr>
<tr><th id="1832">1832</th><td>      <b>if</b> (!Op2.isImm())</td></tr>
<tr><th id="1833">1833</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1834">1834</th><td>      Value = MI.getOperand(<var>2</var>).getImm();</td></tr>
<tr><th id="1835">1835</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1836">1836</th><td>    }</td></tr>
<tr><th id="1837">1837</th><td>  }</td></tr>
<tr><th id="1838">1838</th><td></td></tr>
<tr><th id="1839">1839</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1840">1840</th><td>}</td></tr>
<tr><th id="1841">1841</th><td></td></tr>
<tr><th id="1842">1842</th><td><em>unsigned</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj" title='llvm::HexagonInstrInfo::getInstrLatency' data-ref="_ZNK4llvm16HexagonInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj">getInstrLatency</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col9 decl" id="259ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="259ItinData">ItinData</dfn>,</td></tr>
<tr><th id="1843">1843</th><td>                                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="260MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="260MI">MI</dfn>,</td></tr>
<tr><th id="1844">1844</th><td>                                           <em>unsigned</em> *<dfn class="local col1 decl" id="261PredCost" title='PredCost' data-type='unsigned int *' data-ref="261PredCost">PredCost</dfn>) <em>const</em> {</td></tr>
<tr><th id="1845">1845</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm16HexagonInstrInfo26getInstrTimingClassLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getInstrTimingClassLatency' data-ref="_ZNK4llvm16HexagonInstrInfo26getInstrTimingClassLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrE">getInstrTimingClassLatency</a>(<a class="local col9 ref" href="#259ItinData" title='ItinData' data-ref="259ItinData">ItinData</a>, <a class="local col0 ref" href="#260MI" title='MI' data-ref="260MI">MI</a>);</td></tr>
<tr><th id="1846">1846</th><td>}</td></tr>
<tr><th id="1847">1847</th><td></td></tr>
<tr><th id="1848">1848</th><td><a class="type" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::DFAPacketizer" title='llvm::DFAPacketizer' data-ref="llvm::DFAPacketizer">DFAPacketizer</a> *<a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo25CreateTargetScheduleStateERKNS_19TargetSubtargetInfoE" title='llvm::HexagonInstrInfo::CreateTargetScheduleState' data-ref="_ZNK4llvm16HexagonInstrInfo25CreateTargetScheduleStateERKNS_19TargetSubtargetInfoE">CreateTargetScheduleState</dfn>(</td></tr>
<tr><th id="1849">1849</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a> &amp;<dfn class="local col2 decl" id="262STI" title='STI' data-type='const llvm::TargetSubtargetInfo &amp;' data-ref="262STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1850">1850</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col3 decl" id="263II" title='II' data-type='const llvm::InstrItineraryData *' data-ref="263II">II</dfn> = <a class="local col2 ref" href="#262STI" title='STI' data-ref="262STI">STI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo21getInstrItineraryDataEv" title='llvm::TargetSubtargetInfo::getInstrItineraryData' data-ref="_ZNK4llvm19TargetSubtargetInfo21getInstrItineraryDataEv">getInstrItineraryData</a>();</td></tr>
<tr><th id="1851">1851</th><td>  <b>return</b> <span class='error' title="no viable conversion from &apos;const llvm::TargetSubtargetInfo&apos; to &apos;const llvm::HexagonSubtarget&apos;"><b>static_cast</b></span>&lt;<em>const</em> HexagonSubtarget&amp;&gt;(STI).<span class='error' title="no member named &apos;createDFAPacketizer&apos; in &apos;llvm::HexagonSubtarget&apos;">createDFAPacketizer</span>(II);</td></tr>
<tr><th id="1852">1852</th><td>}</td></tr>
<tr><th id="1853">1853</th><td></td></tr>
<tr><th id="1854">1854</th><td><i>// Inspired by this pair:</i></td></tr>
<tr><th id="1855">1855</th><td><i>//  %r13 = L2_loadri_io %r29, 136; mem:LD4[FixedStack0]</i></td></tr>
<tr><th id="1856">1856</th><td><i>//  S2_storeri_io %r29, 132, killed %r1; flags:  mem:ST4[FixedStack1]</i></td></tr>
<tr><th id="1857">1857</th><td><i>// Currently AA considers the addresses in these instructions to be aliasing.</i></td></tr>
<tr><th id="1858">1858</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_PNS_9AAResultsE" title='llvm::HexagonInstrInfo::areMemAccessesTriviallyDisjoint' data-ref="_ZNK4llvm16HexagonInstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_PNS_9AAResultsE">areMemAccessesTriviallyDisjoint</dfn>(</td></tr>
<tr><th id="1859">1859</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="264MIa" title='MIa' data-type='const llvm::MachineInstr &amp;' data-ref="264MIa">MIa</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="265MIb" title='MIb' data-type='const llvm::MachineInstr &amp;' data-ref="265MIb">MIb</dfn>,</td></tr>
<tr><th id="1860">1860</th><td>    <a class="typedef" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a> *<dfn class="local col6 decl" id="266AA" title='AA' data-type='AliasAnalysis *' data-ref="266AA">AA</dfn>) <em>const</em> {</td></tr>
<tr><th id="1861">1861</th><td>  <b>if</b> (<a class="local col4 ref" href="#264MIa" title='MIa' data-ref="264MIa">MIa</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv" title='llvm::MachineInstr::hasUnmodeledSideEffects' data-ref="_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv">hasUnmodeledSideEffects</a>() || <a class="local col5 ref" href="#265MIb" title='MIb' data-ref="265MIb">MIb</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv" title='llvm::MachineInstr::hasUnmodeledSideEffects' data-ref="_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv">hasUnmodeledSideEffects</a>() ||</td></tr>
<tr><th id="1862">1862</th><td>      <a class="local col4 ref" href="#264MIa" title='MIa' data-ref="264MIa">MIa</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv" title='llvm::MachineInstr::hasOrderedMemoryRef' data-ref="_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv">hasOrderedMemoryRef</a>() || <a class="local col5 ref" href="#265MIb" title='MIb' data-ref="265MIb">MIb</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv" title='llvm::MachineInstr::hasOrderedMemoryRef' data-ref="_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv">hasOrderedMemoryRef</a>())</td></tr>
<tr><th id="1863">1863</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1864">1864</th><td></td></tr>
<tr><th id="1865">1865</th><td>  <i>// Instructions that are pure loads, not loads and stores like memops are not</i></td></tr>
<tr><th id="1866">1866</th><td><i>  // dependent.</i></td></tr>
<tr><th id="1867">1867</th><td>  <b>if</b> (<a class="local col4 ref" href="#264MIa" title='MIa' data-ref="264MIa">MIa</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>() &amp;&amp; !<a class="member" href="#_ZNK4llvm16HexagonInstrInfo7isMemOpERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isMemOp' data-ref="_ZNK4llvm16HexagonInstrInfo7isMemOpERKNS_12MachineInstrE">isMemOp</a>(<a class="local col4 ref" href="#264MIa" title='MIa' data-ref="264MIa">MIa</a>) &amp;&amp; <a class="local col5 ref" href="#265MIb" title='MIb' data-ref="265MIb">MIb</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>() &amp;&amp; !<a class="member" href="#_ZNK4llvm16HexagonInstrInfo7isMemOpERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isMemOp' data-ref="_ZNK4llvm16HexagonInstrInfo7isMemOpERKNS_12MachineInstrE">isMemOp</a>(<a class="local col5 ref" href="#265MIb" title='MIb' data-ref="265MIb">MIb</a>))</td></tr>
<tr><th id="1868">1868</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1869">1869</th><td></td></tr>
<tr><th id="1870">1870</th><td>  <i>// Get the base register in MIa.</i></td></tr>
<tr><th id="1871">1871</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="267BasePosA" title='BasePosA' data-type='unsigned int' data-ref="267BasePosA">BasePosA</dfn>, <dfn class="local col8 decl" id="268OffsetPosA" title='OffsetPosA' data-type='unsigned int' data-ref="268OffsetPosA">OffsetPosA</dfn>;</td></tr>
<tr><th id="1872">1872</th><td>  <b>if</b> (!<a class="member" href="#_ZNK4llvm16HexagonInstrInfo24getBaseAndOffsetPositionERKNS_12MachineInstrERjS4_" title='llvm::HexagonInstrInfo::getBaseAndOffsetPosition' data-ref="_ZNK4llvm16HexagonInstrInfo24getBaseAndOffsetPositionERKNS_12MachineInstrERjS4_">getBaseAndOffsetPosition</a>(<a class="local col4 ref" href="#264MIa" title='MIa' data-ref="264MIa">MIa</a>, <span class='refarg'><a class="local col7 ref" href="#267BasePosA" title='BasePosA' data-ref="267BasePosA">BasePosA</a></span>, <span class='refarg'><a class="local col8 ref" href="#268OffsetPosA" title='OffsetPosA' data-ref="268OffsetPosA">OffsetPosA</a></span>))</td></tr>
<tr><th id="1873">1873</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1874">1874</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="269BaseA" title='BaseA' data-type='const llvm::MachineOperand &amp;' data-ref="269BaseA">BaseA</dfn> = <a class="local col4 ref" href="#264MIa" title='MIa' data-ref="264MIa">MIa</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#267BasePosA" title='BasePosA' data-ref="267BasePosA">BasePosA</a>);</td></tr>
<tr><th id="1875">1875</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="270BaseRegA" title='BaseRegA' data-type='unsigned int' data-ref="270BaseRegA">BaseRegA</dfn> = <a class="local col9 ref" href="#269BaseA" title='BaseA' data-ref="269BaseA">BaseA</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1876">1876</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="271BaseSubA" title='BaseSubA' data-type='unsigned int' data-ref="271BaseSubA">BaseSubA</dfn> = <a class="local col9 ref" href="#269BaseA" title='BaseA' data-ref="269BaseA">BaseA</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="1877">1877</th><td></td></tr>
<tr><th id="1878">1878</th><td>  <i>// Get the base register in MIb.</i></td></tr>
<tr><th id="1879">1879</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="272BasePosB" title='BasePosB' data-type='unsigned int' data-ref="272BasePosB">BasePosB</dfn>, <dfn class="local col3 decl" id="273OffsetPosB" title='OffsetPosB' data-type='unsigned int' data-ref="273OffsetPosB">OffsetPosB</dfn>;</td></tr>
<tr><th id="1880">1880</th><td>  <b>if</b> (!<a class="member" href="#_ZNK4llvm16HexagonInstrInfo24getBaseAndOffsetPositionERKNS_12MachineInstrERjS4_" title='llvm::HexagonInstrInfo::getBaseAndOffsetPosition' data-ref="_ZNK4llvm16HexagonInstrInfo24getBaseAndOffsetPositionERKNS_12MachineInstrERjS4_">getBaseAndOffsetPosition</a>(<a class="local col5 ref" href="#265MIb" title='MIb' data-ref="265MIb">MIb</a>, <span class='refarg'><a class="local col2 ref" href="#272BasePosB" title='BasePosB' data-ref="272BasePosB">BasePosB</a></span>, <span class='refarg'><a class="local col3 ref" href="#273OffsetPosB" title='OffsetPosB' data-ref="273OffsetPosB">OffsetPosB</a></span>))</td></tr>
<tr><th id="1881">1881</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1882">1882</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="274BaseB" title='BaseB' data-type='const llvm::MachineOperand &amp;' data-ref="274BaseB">BaseB</dfn> = <a class="local col5 ref" href="#265MIb" title='MIb' data-ref="265MIb">MIb</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#272BasePosB" title='BasePosB' data-ref="272BasePosB">BasePosB</a>);</td></tr>
<tr><th id="1883">1883</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="275BaseRegB" title='BaseRegB' data-type='unsigned int' data-ref="275BaseRegB">BaseRegB</dfn> = <a class="local col4 ref" href="#274BaseB" title='BaseB' data-ref="274BaseB">BaseB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1884">1884</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="276BaseSubB" title='BaseSubB' data-type='unsigned int' data-ref="276BaseSubB">BaseSubB</dfn> = <a class="local col4 ref" href="#274BaseB" title='BaseB' data-ref="274BaseB">BaseB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="1885">1885</th><td></td></tr>
<tr><th id="1886">1886</th><td>  <b>if</b> (<a class="local col0 ref" href="#270BaseRegA" title='BaseRegA' data-ref="270BaseRegA">BaseRegA</a> != <a class="local col5 ref" href="#275BaseRegB" title='BaseRegB' data-ref="275BaseRegB">BaseRegB</a> || <a class="local col1 ref" href="#271BaseSubA" title='BaseSubA' data-ref="271BaseSubA">BaseSubA</a> != <a class="local col6 ref" href="#276BaseSubB" title='BaseSubB' data-ref="276BaseSubB">BaseSubB</a>)</td></tr>
<tr><th id="1887">1887</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1888">1888</th><td></td></tr>
<tr><th id="1889">1889</th><td>  <i>// Get the access sizes.</i></td></tr>
<tr><th id="1890">1890</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="277SizeA" title='SizeA' data-type='unsigned int' data-ref="277SizeA">SizeA</dfn> = <a class="member" href="#_ZNK4llvm16HexagonInstrInfo16getMemAccessSizeERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getMemAccessSize' data-ref="_ZNK4llvm16HexagonInstrInfo16getMemAccessSizeERKNS_12MachineInstrE">getMemAccessSize</a>(<a class="local col4 ref" href="#264MIa" title='MIa' data-ref="264MIa">MIa</a>);</td></tr>
<tr><th id="1891">1891</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="278SizeB" title='SizeB' data-type='unsigned int' data-ref="278SizeB">SizeB</dfn> = <a class="member" href="#_ZNK4llvm16HexagonInstrInfo16getMemAccessSizeERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getMemAccessSize' data-ref="_ZNK4llvm16HexagonInstrInfo16getMemAccessSizeERKNS_12MachineInstrE">getMemAccessSize</a>(<a class="local col5 ref" href="#265MIb" title='MIb' data-ref="265MIb">MIb</a>);</td></tr>
<tr><th id="1892">1892</th><td></td></tr>
<tr><th id="1893">1893</th><td>  <i>// Get the offsets. Handle immediates only for now.</i></td></tr>
<tr><th id="1894">1894</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="279OffA" title='OffA' data-type='const llvm::MachineOperand &amp;' data-ref="279OffA">OffA</dfn> = <a class="local col4 ref" href="#264MIa" title='MIa' data-ref="264MIa">MIa</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#268OffsetPosA" title='OffsetPosA' data-ref="268OffsetPosA">OffsetPosA</a>);</td></tr>
<tr><th id="1895">1895</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="280OffB" title='OffB' data-type='const llvm::MachineOperand &amp;' data-ref="280OffB">OffB</dfn> = <a class="local col5 ref" href="#265MIb" title='MIb' data-ref="265MIb">MIb</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#273OffsetPosB" title='OffsetPosB' data-ref="273OffsetPosB">OffsetPosB</a>);</td></tr>
<tr><th id="1896">1896</th><td>  <b>if</b> (!<a class="local col4 ref" href="#264MIa" title='MIa' data-ref="264MIa">MIa</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#268OffsetPosA" title='OffsetPosA' data-ref="268OffsetPosA">OffsetPosA</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() ||</td></tr>
<tr><th id="1897">1897</th><td>      !<a class="local col5 ref" href="#265MIb" title='MIb' data-ref="265MIb">MIb</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#273OffsetPosB" title='OffsetPosB' data-ref="273OffsetPosB">OffsetPosB</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="1898">1898</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1899">1899</th><td>  <em>int</em> <dfn class="local col1 decl" id="281OffsetA" title='OffsetA' data-type='int' data-ref="281OffsetA">OffsetA</dfn> = <a class="member" href="#_ZNK4llvm16HexagonInstrInfo15isPostIncrementERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isPostIncrement' data-ref="_ZNK4llvm16HexagonInstrInfo15isPostIncrementERKNS_12MachineInstrE">isPostIncrement</a>(<a class="local col4 ref" href="#264MIa" title='MIa' data-ref="264MIa">MIa</a>) ? <var>0</var> : <a class="local col9 ref" href="#279OffA" title='OffA' data-ref="279OffA">OffA</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1900">1900</th><td>  <em>int</em> <dfn class="local col2 decl" id="282OffsetB" title='OffsetB' data-type='int' data-ref="282OffsetB">OffsetB</dfn> = <a class="member" href="#_ZNK4llvm16HexagonInstrInfo15isPostIncrementERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isPostIncrement' data-ref="_ZNK4llvm16HexagonInstrInfo15isPostIncrementERKNS_12MachineInstrE">isPostIncrement</a>(<a class="local col5 ref" href="#265MIb" title='MIb' data-ref="265MIb">MIb</a>) ? <var>0</var> : <a class="local col0 ref" href="#280OffB" title='OffB' data-ref="280OffB">OffB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1901">1901</th><td></td></tr>
<tr><th id="1902">1902</th><td>  <i>// This is a mem access with the same base register and known offsets from it.</i></td></tr>
<tr><th id="1903">1903</th><td><i>  // Reason about it.</i></td></tr>
<tr><th id="1904">1904</th><td>  <b>if</b> (<a class="local col1 ref" href="#281OffsetA" title='OffsetA' data-ref="281OffsetA">OffsetA</a> &gt; <a class="local col2 ref" href="#282OffsetB" title='OffsetB' data-ref="282OffsetB">OffsetB</a>) {</td></tr>
<tr><th id="1905">1905</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="283OffDiff" title='OffDiff' data-type='uint64_t' data-ref="283OffDiff">OffDiff</dfn> = (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>)((<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a>)<a class="local col1 ref" href="#281OffsetA" title='OffsetA' data-ref="281OffsetA">OffsetA</a> - (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a>)<a class="local col2 ref" href="#282OffsetB" title='OffsetB' data-ref="282OffsetB">OffsetB</a>);</td></tr>
<tr><th id="1906">1906</th><td>    <b>return</b> <a class="local col8 ref" href="#278SizeB" title='SizeB' data-ref="278SizeB">SizeB</a> &lt;= <a class="local col3 ref" href="#283OffDiff" title='OffDiff' data-ref="283OffDiff">OffDiff</a>;</td></tr>
<tr><th id="1907">1907</th><td>  }</td></tr>
<tr><th id="1908">1908</th><td>  <b>if</b> (<a class="local col1 ref" href="#281OffsetA" title='OffsetA' data-ref="281OffsetA">OffsetA</a> &lt; <a class="local col2 ref" href="#282OffsetB" title='OffsetB' data-ref="282OffsetB">OffsetB</a>) {</td></tr>
<tr><th id="1909">1909</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="284OffDiff" title='OffDiff' data-type='uint64_t' data-ref="284OffDiff">OffDiff</dfn> = (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>)((<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a>)<a class="local col2 ref" href="#282OffsetB" title='OffsetB' data-ref="282OffsetB">OffsetB</a> - (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a>)<a class="local col1 ref" href="#281OffsetA" title='OffsetA' data-ref="281OffsetA">OffsetA</a>);</td></tr>
<tr><th id="1910">1910</th><td>    <b>return</b> <a class="local col7 ref" href="#277SizeA" title='SizeA' data-ref="277SizeA">SizeA</a> &lt;= <a class="local col4 ref" href="#284OffDiff" title='OffDiff' data-ref="284OffDiff">OffDiff</a>;</td></tr>
<tr><th id="1911">1911</th><td>  }</td></tr>
<tr><th id="1912">1912</th><td></td></tr>
<tr><th id="1913">1913</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1914">1914</th><td>}</td></tr>
<tr><th id="1915">1915</th><td></td></tr>
<tr><th id="1916">1916</th><td><i class="doc">/// If the instruction is an increment of a constant value, return the amount.</i></td></tr>
<tr><th id="1917">1917</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo17getIncrementValueERKNS_12MachineInstrERi" title='llvm::HexagonInstrInfo::getIncrementValue' data-ref="_ZNK4llvm16HexagonInstrInfo17getIncrementValueERKNS_12MachineInstrERi">getIncrementValue</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="285MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="285MI">MI</dfn>,</td></tr>
<tr><th id="1918">1918</th><td>      <em>int</em> &amp;<dfn class="local col6 decl" id="286Value" title='Value' data-type='int &amp;' data-ref="286Value">Value</dfn>) <em>const</em> {</td></tr>
<tr><th id="1919">1919</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm16HexagonInstrInfo15isPostIncrementERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isPostIncrement' data-ref="_ZNK4llvm16HexagonInstrInfo15isPostIncrementERKNS_12MachineInstrE">isPostIncrement</a>(<a class="local col5 ref" href="#285MI" title='MI' data-ref="285MI">MI</a>)) {</td></tr>
<tr><th id="1920">1920</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="287BasePos" title='BasePos' data-type='unsigned int' data-ref="287BasePos">BasePos</dfn> = <var>0</var>, <dfn class="local col8 decl" id="288OffsetPos" title='OffsetPos' data-type='unsigned int' data-ref="288OffsetPos">OffsetPos</dfn> = <var>0</var>;</td></tr>
<tr><th id="1921">1921</th><td>    <b>if</b> (!<a class="member" href="#_ZNK4llvm16HexagonInstrInfo24getBaseAndOffsetPositionERKNS_12MachineInstrERjS4_" title='llvm::HexagonInstrInfo::getBaseAndOffsetPosition' data-ref="_ZNK4llvm16HexagonInstrInfo24getBaseAndOffsetPositionERKNS_12MachineInstrERjS4_">getBaseAndOffsetPosition</a>(<a class="local col5 ref" href="#285MI" title='MI' data-ref="285MI">MI</a>, <span class='refarg'><a class="local col7 ref" href="#287BasePos" title='BasePos' data-ref="287BasePos">BasePos</a></span>, <span class='refarg'><a class="local col8 ref" href="#288OffsetPos" title='OffsetPos' data-ref="288OffsetPos">OffsetPos</a></span>))</td></tr>
<tr><th id="1922">1922</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1923">1923</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="289OffsetOp" title='OffsetOp' data-type='const llvm::MachineOperand &amp;' data-ref="289OffsetOp">OffsetOp</dfn> = <a class="local col5 ref" href="#285MI" title='MI' data-ref="285MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#288OffsetPos" title='OffsetPos' data-ref="288OffsetPos">OffsetPos</a>);</td></tr>
<tr><th id="1924">1924</th><td>    <b>if</b> (<a class="local col9 ref" href="#289OffsetOp" title='OffsetOp' data-ref="289OffsetOp">OffsetOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="1925">1925</th><td>      <a class="local col6 ref" href="#286Value" title='Value' data-ref="286Value">Value</a> = <a class="local col9 ref" href="#289OffsetOp" title='OffsetOp' data-ref="289OffsetOp">OffsetOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1926">1926</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1927">1927</th><td>    }</td></tr>
<tr><th id="1928">1928</th><td>  } <b>else</b> <b>if</b> (MI.getOpcode() == Hexagon::<span class='error' title="no member named &apos;A2_addi&apos; in namespace &apos;llvm::Hexagon&apos;">A2_addi</span>) {</td></tr>
<tr><th id="1929">1929</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="290AddOp" title='AddOp' data-type='const llvm::MachineOperand &amp;' data-ref="290AddOp">AddOp</dfn> = <a class="local col5 ref" href="#285MI" title='MI' data-ref="285MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="1930">1930</th><td>    <b>if</b> (<a class="local col0 ref" href="#290AddOp" title='AddOp' data-ref="290AddOp">AddOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="1931">1931</th><td>      <a class="local col6 ref" href="#286Value" title='Value' data-ref="286Value">Value</a> = <a class="local col0 ref" href="#290AddOp" title='AddOp' data-ref="290AddOp">AddOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1932">1932</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1933">1933</th><td>    }</td></tr>
<tr><th id="1934">1934</th><td>  }</td></tr>
<tr><th id="1935">1935</th><td></td></tr>
<tr><th id="1936">1936</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1937">1937</th><td>}</td></tr>
<tr><th id="1938">1938</th><td></td></tr>
<tr><th id="1939">1939</th><td><span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;</td></tr>
<tr><th id="1940">1940</th><td><a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo35decomposeMachineOperandsTargetFlagsEj" title='llvm::HexagonInstrInfo::decomposeMachineOperandsTargetFlags' data-ref="_ZNK4llvm16HexagonInstrInfo35decomposeMachineOperandsTargetFlagsEj">decomposeMachineOperandsTargetFlags</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="291TF" title='TF' data-type='unsigned int' data-ref="291TF">TF</dfn>) <em>const</em> {</td></tr>
<tr><th id="1941">1941</th><td>  <b>return</b> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<a class="local col1 ref" href="#291TF" title='TF' data-ref="291TF">TF</a> &amp; ~<span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::HexagonMOTargetFlagVal::MO_Bitmasks" title='llvm::HexagonII::HexagonMOTargetFlagVal::MO_Bitmasks' data-ref="llvm::HexagonII::HexagonMOTargetFlagVal::MO_Bitmasks">MO_Bitmasks</a>,</td></tr>
<tr><th id="1942">1942</th><td>                        <a class="local col1 ref" href="#291TF" title='TF' data-ref="291TF">TF</a> &amp; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::HexagonMOTargetFlagVal::MO_Bitmasks" title='llvm::HexagonII::HexagonMOTargetFlagVal::MO_Bitmasks' data-ref="llvm::HexagonII::HexagonMOTargetFlagVal::MO_Bitmasks">MO_Bitmasks</a>);</td></tr>
<tr><th id="1943">1943</th><td>}</td></tr>
<tr><th id="1944">1944</th><td></td></tr>
<tr><th id="1945">1945</th><td><a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>const</em> <em>char</em>*&gt;&gt;</td></tr>
<tr><th id="1946">1946</th><td><a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo46getSerializableDirectMachineOperandTargetFlagsEv" title='llvm::HexagonInstrInfo::getSerializableDirectMachineOperandTargetFlags' data-ref="_ZNK4llvm16HexagonInstrInfo46getSerializableDirectMachineOperandTargetFlagsEv">getSerializableDirectMachineOperandTargetFlags</dfn>() <em>const</em> {</td></tr>
<tr><th id="1947">1947</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">HexagonII</span>;</td></tr>
<tr><th id="1948">1948</th><td></td></tr>
<tr><th id="1949">1949</th><td>  <em>static</em> <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>const</em> <em>char</em>*&gt; <dfn class="local col2 decl" id="292Flags" title='Flags' data-type='const std::pair&lt;unsigned int, const char *&gt; [10]' data-ref="292Flags">Flags</dfn>[] = {</td></tr>
<tr><th id="1950">1950</th><td>    <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::HexagonMOTargetFlagVal::MO_PCREL" title='llvm::HexagonII::HexagonMOTargetFlagVal::MO_PCREL' data-ref="llvm::HexagonII::HexagonMOTargetFlagVal::MO_PCREL">MO_PCREL</a>,  <q>"hexagon-pcrel"</q>},</td></tr>
<tr><th id="1951">1951</th><td>    <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::HexagonMOTargetFlagVal::MO_GOT" title='llvm::HexagonII::HexagonMOTargetFlagVal::MO_GOT' data-ref="llvm::HexagonII::HexagonMOTargetFlagVal::MO_GOT">MO_GOT</a>,    <q>"hexagon-got"</q>},</td></tr>
<tr><th id="1952">1952</th><td>    <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::HexagonMOTargetFlagVal::MO_LO16" title='llvm::HexagonII::HexagonMOTargetFlagVal::MO_LO16' data-ref="llvm::HexagonII::HexagonMOTargetFlagVal::MO_LO16">MO_LO16</a>,   <q>"hexagon-lo16"</q>},</td></tr>
<tr><th id="1953">1953</th><td>    <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::HexagonMOTargetFlagVal::MO_HI16" title='llvm::HexagonII::HexagonMOTargetFlagVal::MO_HI16' data-ref="llvm::HexagonII::HexagonMOTargetFlagVal::MO_HI16">MO_HI16</a>,   <q>"hexagon-hi16"</q>},</td></tr>
<tr><th id="1954">1954</th><td>    <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::HexagonMOTargetFlagVal::MO_GPREL" title='llvm::HexagonII::HexagonMOTargetFlagVal::MO_GPREL' data-ref="llvm::HexagonII::HexagonMOTargetFlagVal::MO_GPREL">MO_GPREL</a>,  <q>"hexagon-gprel"</q>},</td></tr>
<tr><th id="1955">1955</th><td>    <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::HexagonMOTargetFlagVal::MO_GDGOT" title='llvm::HexagonII::HexagonMOTargetFlagVal::MO_GDGOT' data-ref="llvm::HexagonII::HexagonMOTargetFlagVal::MO_GDGOT">MO_GDGOT</a>,  <q>"hexagon-gdgot"</q>},</td></tr>
<tr><th id="1956">1956</th><td>    <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::HexagonMOTargetFlagVal::MO_GDPLT" title='llvm::HexagonII::HexagonMOTargetFlagVal::MO_GDPLT' data-ref="llvm::HexagonII::HexagonMOTargetFlagVal::MO_GDPLT">MO_GDPLT</a>,  <q>"hexagon-gdplt"</q>},</td></tr>
<tr><th id="1957">1957</th><td>    <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::HexagonMOTargetFlagVal::MO_IE" title='llvm::HexagonII::HexagonMOTargetFlagVal::MO_IE' data-ref="llvm::HexagonII::HexagonMOTargetFlagVal::MO_IE">MO_IE</a>,     <q>"hexagon-ie"</q>},</td></tr>
<tr><th id="1958">1958</th><td>    <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::HexagonMOTargetFlagVal::MO_IEGOT" title='llvm::HexagonII::HexagonMOTargetFlagVal::MO_IEGOT' data-ref="llvm::HexagonII::HexagonMOTargetFlagVal::MO_IEGOT">MO_IEGOT</a>,  <q>"hexagon-iegot"</q>},</td></tr>
<tr><th id="1959">1959</th><td>    <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::HexagonMOTargetFlagVal::MO_TPREL" title='llvm::HexagonII::HexagonMOTargetFlagVal::MO_TPREL' data-ref="llvm::HexagonII::HexagonMOTargetFlagVal::MO_TPREL">MO_TPREL</a>,  <q>"hexagon-tprel"</q>}</td></tr>
<tr><th id="1960">1960</th><td>  };</td></tr>
<tr><th id="1961">1961</th><td>  <b>return</b> <a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefERAT0__KT_" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefERAT0__KT_">makeArrayRef</a>(<a class="local col2 ref" href="#292Flags" title='Flags' data-ref="292Flags">Flags</a>);</td></tr>
<tr><th id="1962">1962</th><td>}</td></tr>
<tr><th id="1963">1963</th><td></td></tr>
<tr><th id="1964">1964</th><td><a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>const</em> <em>char</em>*&gt;&gt;</td></tr>
<tr><th id="1965">1965</th><td><a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo47getSerializableBitmaskMachineOperandTargetFlagsEv" title='llvm::HexagonInstrInfo::getSerializableBitmaskMachineOperandTargetFlags' data-ref="_ZNK4llvm16HexagonInstrInfo47getSerializableBitmaskMachineOperandTargetFlagsEv">getSerializableBitmaskMachineOperandTargetFlags</dfn>() <em>const</em> {</td></tr>
<tr><th id="1966">1966</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">HexagonII</span>;</td></tr>
<tr><th id="1967">1967</th><td></td></tr>
<tr><th id="1968">1968</th><td>  <em>static</em> <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>const</em> <em>char</em>*&gt; <dfn class="local col3 decl" id="293Flags" title='Flags' data-type='const std::pair&lt;unsigned int, const char *&gt; [1]' data-ref="293Flags">Flags</dfn>[] = {</td></tr>
<tr><th id="1969">1969</th><td>    <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::HexagonMOTargetFlagVal::HMOTF_ConstExtended" title='llvm::HexagonII::HexagonMOTargetFlagVal::HMOTF_ConstExtended' data-ref="llvm::HexagonII::HexagonMOTargetFlagVal::HMOTF_ConstExtended">HMOTF_ConstExtended</a>, <q>"hexagon-ext"</q>}</td></tr>
<tr><th id="1970">1970</th><td>  };</td></tr>
<tr><th id="1971">1971</th><td>  <b>return</b> <a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefERAT0__KT_" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefERAT0__KT_">makeArrayRef</a>(<a class="local col3 ref" href="#293Flags" title='Flags' data-ref="293Flags">Flags</a>);</td></tr>
<tr><th id="1972">1972</th><td>}</td></tr>
<tr><th id="1973">1973</th><td></td></tr>
<tr><th id="1974">1974</th><td><em>unsigned</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo8createVREPNS_15MachineFunctionENS_3MVTE" title='llvm::HexagonInstrInfo::createVR' data-ref="_ZNK4llvm16HexagonInstrInfo8createVREPNS_15MachineFunctionENS_3MVTE">createVR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col4 decl" id="294MF" title='MF' data-type='llvm::MachineFunction *' data-ref="294MF">MF</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col5 decl" id="295VT" title='VT' data-type='llvm::MVT' data-ref="295VT">VT</dfn>) <em>const</em> {</td></tr>
<tr><th id="1975">1975</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="296MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="296MRI">MRI</dfn> = <a class="local col4 ref" href="#294MF" title='MF' data-ref="294MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="1976">1976</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="297TRC" title='TRC' data-type='const llvm::TargetRegisterClass *' data-ref="297TRC">TRC</dfn>;</td></tr>
<tr><th id="1977">1977</th><td>  <b>if</b> (<a class="local col5 ref" href="#295VT" title='VT' data-ref="295VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>) {</td></tr>
<tr><th id="1978">1978</th><td>    TRC = &amp;Hexagon::<span class='error' title="no member named &apos;PredRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">PredRegsRegClass</span>;</td></tr>
<tr><th id="1979">1979</th><td>  } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#295VT" title='VT' data-ref="295VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a> || <a class="local col5 ref" href="#295VT" title='VT' data-ref="295VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>) {</td></tr>
<tr><th id="1980">1980</th><td>    TRC = &amp;Hexagon::<span class='error' title="no member named &apos;IntRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">IntRegsRegClass</span>;</td></tr>
<tr><th id="1981">1981</th><td>  } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#295VT" title='VT' data-ref="295VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a> || <a class="local col5 ref" href="#295VT" title='VT' data-ref="295VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>) {</td></tr>
<tr><th id="1982">1982</th><td>    TRC = &amp;Hexagon::<span class='error' title="no member named &apos;DoubleRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">DoubleRegsRegClass</span>;</td></tr>
<tr><th id="1983">1983</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1984">1984</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Cannot handle this register class&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp&quot;, 1984)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Cannot handle this register class"</q>);</td></tr>
<tr><th id="1985">1985</th><td>  }</td></tr>
<tr><th id="1986">1986</th><td></td></tr>
<tr><th id="1987">1987</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="298NewReg" title='NewReg' data-type='unsigned int' data-ref="298NewReg">NewReg</dfn> = <a class="local col6 ref" href="#296MRI" title='MRI' data-ref="296MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col7 ref" href="#297TRC" title='TRC' data-ref="297TRC">TRC</a>);</td></tr>
<tr><th id="1988">1988</th><td>  <b>return</b> <a class="local col8 ref" href="#298NewReg" title='NewReg' data-ref="298NewReg">NewReg</a>;</td></tr>
<tr><th id="1989">1989</th><td>}</td></tr>
<tr><th id="1990">1990</th><td></td></tr>
<tr><th id="1991">1991</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo13isAbsoluteSetERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isAbsoluteSet' data-ref="_ZNK4llvm16HexagonInstrInfo13isAbsoluteSetERKNS_12MachineInstrE">isAbsoluteSet</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="299MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="299MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1992">1992</th><td>  <b>return</b> (<a class="member" href="#_ZNK4llvm16HexagonInstrInfo11getAddrModeERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getAddrMode' data-ref="_ZNK4llvm16HexagonInstrInfo11getAddrModeERKNS_12MachineInstrE">getAddrMode</a>(<a class="local col9 ref" href="#299MI" title='MI' data-ref="299MI">MI</a>) == <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::AddrMode::AbsoluteSet" title='llvm::HexagonII::AddrMode::AbsoluteSet' data-ref="llvm::HexagonII::AddrMode::AbsoluteSet">AbsoluteSet</a>);</td></tr>
<tr><th id="1993">1993</th><td>}</td></tr>
<tr><th id="1994">1994</th><td></td></tr>
<tr><th id="1995">1995</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo13isAccumulatorERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isAccumulator' data-ref="_ZNK4llvm16HexagonInstrInfo13isAccumulatorERKNS_12MachineInstrE">isAccumulator</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="300MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="300MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1996">1996</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="301F" title='F' data-type='const uint64_t' data-ref="301F">F</dfn> = <a class="local col0 ref" href="#300MI" title='MI' data-ref="300MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a>;</td></tr>
<tr><th id="1997">1997</th><td>  <b>return</b>((<a class="local col1 ref" href="#301F" title='F' data-ref="301F">F</a> &gt;&gt; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::AccumulatorPos" title='llvm::HexagonII::AccumulatorPos' data-ref="llvm::HexagonII::AccumulatorPos">AccumulatorPos</a>) &amp; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::AccumulatorMask" title='llvm::HexagonII::AccumulatorMask' data-ref="llvm::HexagonII::AccumulatorMask">AccumulatorMask</a>);</td></tr>
<tr><th id="1998">1998</th><td>}</td></tr>
<tr><th id="1999">1999</th><td></td></tr>
<tr><th id="2000">2000</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo15isBaseImmOffsetERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isBaseImmOffset' data-ref="_ZNK4llvm16HexagonInstrInfo15isBaseImmOffsetERKNS_12MachineInstrE">isBaseImmOffset</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="302MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="302MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2001">2001</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm16HexagonInstrInfo11getAddrModeERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getAddrMode' data-ref="_ZNK4llvm16HexagonInstrInfo11getAddrModeERKNS_12MachineInstrE">getAddrMode</a>(<a class="local col2 ref" href="#302MI" title='MI' data-ref="302MI">MI</a>) == <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::AddrMode::BaseImmOffset" title='llvm::HexagonII::AddrMode::BaseImmOffset' data-ref="llvm::HexagonII::AddrMode::BaseImmOffset">BaseImmOffset</a>;</td></tr>
<tr><th id="2002">2002</th><td>}</td></tr>
<tr><th id="2003">2003</th><td></td></tr>
<tr><th id="2004">2004</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo9isComplexERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isComplex' data-ref="_ZNK4llvm16HexagonInstrInfo9isComplexERKNS_12MachineInstrE">isComplex</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="303MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="303MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2005">2005</th><td>  <b>return</b> !isTC1(MI) &amp;&amp; !isTC2Early(MI) &amp;&amp; !MI.getDesc().mayLoad() &amp;&amp;</td></tr>
<tr><th id="2006">2006</th><td>         !MI.getDesc().mayStore() &amp;&amp;</td></tr>
<tr><th id="2007">2007</th><td>         MI.getDesc().getOpcode() != Hexagon::<span class='error' title="no member named &apos;S2_allocframe&apos; in namespace &apos;llvm::Hexagon&apos;">S2_allocframe</span> &amp;&amp;</td></tr>
<tr><th id="2008">2008</th><td>         MI.getDesc().getOpcode() != Hexagon::<span class='error' title="no member named &apos;L2_deallocframe&apos; in namespace &apos;llvm::Hexagon&apos;">L2_deallocframe</span> &amp;&amp;</td></tr>
<tr><th id="2009">2009</th><td>         !isMemOp(MI) &amp;&amp; !MI.isBranch() &amp;&amp; !MI.isReturn() &amp;&amp; !MI.isCall();</td></tr>
<tr><th id="2010">2010</th><td>}</td></tr>
<tr><th id="2011">2011</th><td></td></tr>
<tr><th id="2012">2012</th><td><i>// Return true if the instruction is a compund branch instruction.</i></td></tr>
<tr><th id="2013">2013</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo21isCompoundBranchInstrERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isCompoundBranchInstr' data-ref="_ZNK4llvm16HexagonInstrInfo21isCompoundBranchInstrERKNS_12MachineInstrE">isCompoundBranchInstr</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="304MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="304MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2014">2014</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm16HexagonInstrInfo7getTypeERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getType' data-ref="_ZNK4llvm16HexagonInstrInfo7getTypeERKNS_12MachineInstrE">getType</a>(<a class="local col4 ref" href="#304MI" title='MI' data-ref="304MI">MI</a>) == <span class="namespace">HexagonII::</span><a class="enum" href="HexagonDepITypes.h.html#llvm::HexagonII::Type::TypeCJ" title='llvm::HexagonII::Type::TypeCJ' data-ref="llvm::HexagonII::Type::TypeCJ">TypeCJ</a> &amp;&amp; <a class="local col4 ref" href="#304MI" title='MI' data-ref="304MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isBranch' data-ref="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE">isBranch</a>();</td></tr>
<tr><th id="2015">2015</th><td>}</td></tr>
<tr><th id="2016">2016</th><td></td></tr>
<tr><th id="2017">2017</th><td><i>// TODO: In order to have isExtendable for fpimm/f32Ext, we need to handle</i></td></tr>
<tr><th id="2018">2018</th><td><i>// isFPImm and later getFPImm as well.</i></td></tr>
<tr><th id="2019">2019</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo15isConstExtendedERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isConstExtended' data-ref="_ZNK4llvm16HexagonInstrInfo15isConstExtendedERKNS_12MachineInstrE">isConstExtended</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="305MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="305MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2020">2020</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="306F" title='F' data-type='const uint64_t' data-ref="306F">F</dfn> = <a class="local col5 ref" href="#305MI" title='MI' data-ref="305MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a>;</td></tr>
<tr><th id="2021">2021</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="307isExtended" title='isExtended' data-type='unsigned int' data-ref="307isExtended">isExtended</dfn> = (<a class="local col6 ref" href="#306F" title='F' data-ref="306F">F</a> &gt;&gt; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::ExtendedPos" title='llvm::HexagonII::ExtendedPos' data-ref="llvm::HexagonII::ExtendedPos">ExtendedPos</a>) &amp; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::ExtendedMask" title='llvm::HexagonII::ExtendedMask' data-ref="llvm::HexagonII::ExtendedMask">ExtendedMask</a>;</td></tr>
<tr><th id="2022">2022</th><td>  <b>if</b> (<a class="local col7 ref" href="#307isExtended" title='isExtended' data-ref="307isExtended">isExtended</a>) <i>// Instruction must be extended.</i></td></tr>
<tr><th id="2023">2023</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2024">2024</th><td></td></tr>
<tr><th id="2025">2025</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="308isExtendable" title='isExtendable' data-type='unsigned int' data-ref="308isExtendable">isExtendable</dfn> =</td></tr>
<tr><th id="2026">2026</th><td>    (<a class="local col6 ref" href="#306F" title='F' data-ref="306F">F</a> &gt;&gt; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::ExtendablePos" title='llvm::HexagonII::ExtendablePos' data-ref="llvm::HexagonII::ExtendablePos">ExtendablePos</a>) &amp; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::ExtendableMask" title='llvm::HexagonII::ExtendableMask' data-ref="llvm::HexagonII::ExtendableMask">ExtendableMask</a>;</td></tr>
<tr><th id="2027">2027</th><td>  <b>if</b> (!<a class="local col8 ref" href="#308isExtendable" title='isExtendable' data-ref="308isExtendable">isExtendable</a>)</td></tr>
<tr><th id="2028">2028</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2029">2029</th><td></td></tr>
<tr><th id="2030">2030</th><td>  <b>if</b> (<a class="local col5 ref" href="#305MI" title='MI' data-ref="305MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>())</td></tr>
<tr><th id="2031">2031</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2032">2032</th><td></td></tr>
<tr><th id="2033">2033</th><td>  <em>short</em> <dfn class="local col9 decl" id="309ExtOpNum" title='ExtOpNum' data-type='short' data-ref="309ExtOpNum">ExtOpNum</dfn> = <a class="member" href="#_ZNK4llvm16HexagonInstrInfo12getCExtOpNumERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getCExtOpNum' data-ref="_ZNK4llvm16HexagonInstrInfo12getCExtOpNumERKNS_12MachineInstrE">getCExtOpNum</a>(<a class="local col5 ref" href="#305MI" title='MI' data-ref="305MI">MI</a>);</td></tr>
<tr><th id="2034">2034</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="310MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="310MO">MO</dfn> = <a class="local col5 ref" href="#305MI" title='MI' data-ref="305MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#309ExtOpNum" title='ExtOpNum' data-ref="309ExtOpNum">ExtOpNum</a>);</td></tr>
<tr><th id="2035">2035</th><td>  <i>// Use MO operand flags to determine if MO</i></td></tr>
<tr><th id="2036">2036</th><td><i>  // has the HMOTF_ConstExtended flag set.</i></td></tr>
<tr><th id="2037">2037</th><td>  <b>if</b> (<a class="local col0 ref" href="#310MO" title='MO' data-ref="310MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getTargetFlagsEv" title='llvm::MachineOperand::getTargetFlags' data-ref="_ZNK4llvm14MachineOperand14getTargetFlagsEv">getTargetFlags</a>() &amp; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::HexagonMOTargetFlagVal::HMOTF_ConstExtended" title='llvm::HexagonII::HexagonMOTargetFlagVal::HMOTF_ConstExtended' data-ref="llvm::HexagonII::HexagonMOTargetFlagVal::HMOTF_ConstExtended">HMOTF_ConstExtended</a>)</td></tr>
<tr><th id="2038">2038</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2039">2039</th><td>  <i>// If this is a Machine BB address we are talking about, and it is</i></td></tr>
<tr><th id="2040">2040</th><td><i>  // not marked as extended, say so.</i></td></tr>
<tr><th id="2041">2041</th><td>  <b>if</b> (<a class="local col0 ref" href="#310MO" title='MO' data-ref="310MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>())</td></tr>
<tr><th id="2042">2042</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2043">2043</th><td></td></tr>
<tr><th id="2044">2044</th><td>  <i>// We could be using an instruction with an extendable immediate and shoehorn</i></td></tr>
<tr><th id="2045">2045</th><td><i>  // a global address into it. If it is a global address it will be constant</i></td></tr>
<tr><th id="2046">2046</th><td><i>  // extended. We do this for COMBINE.</i></td></tr>
<tr><th id="2047">2047</th><td>  <b>if</b> (<a class="local col0 ref" href="#310MO" title='MO' data-ref="310MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8isGlobalEv" title='llvm::MachineOperand::isGlobal' data-ref="_ZNK4llvm14MachineOperand8isGlobalEv">isGlobal</a>() || <a class="local col0 ref" href="#310MO" title='MO' data-ref="310MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8isSymbolEv" title='llvm::MachineOperand::isSymbol' data-ref="_ZNK4llvm14MachineOperand8isSymbolEv">isSymbol</a>() || <a class="local col0 ref" href="#310MO" title='MO' data-ref="310MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14isBlockAddressEv" title='llvm::MachineOperand::isBlockAddress' data-ref="_ZNK4llvm14MachineOperand14isBlockAddressEv">isBlockAddress</a>() ||</td></tr>
<tr><th id="2048">2048</th><td>      <a class="local col0 ref" href="#310MO" title='MO' data-ref="310MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isJTIEv" title='llvm::MachineOperand::isJTI' data-ref="_ZNK4llvm14MachineOperand5isJTIEv">isJTI</a>() || <a class="local col0 ref" href="#310MO" title='MO' data-ref="310MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isCPIEv" title='llvm::MachineOperand::isCPI' data-ref="_ZNK4llvm14MachineOperand5isCPIEv">isCPI</a>() || <a class="local col0 ref" href="#310MO" title='MO' data-ref="310MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isFPImmEv" title='llvm::MachineOperand::isFPImm' data-ref="_ZNK4llvm14MachineOperand7isFPImmEv">isFPImm</a>())</td></tr>
<tr><th id="2049">2049</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2050">2050</th><td></td></tr>
<tr><th id="2051">2051</th><td>  <i>// If the extendable operand is not 'Immediate' type, the instruction should</i></td></tr>
<tr><th id="2052">2052</th><td><i>  // have 'isExtended' flag set.</i></td></tr>
<tr><th id="2053">2053</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isImm() &amp;&amp; &quot;Extendable operand must be Immediate type&quot;) ? void (0) : __assert_fail (&quot;MO.isImm() &amp;&amp; \&quot;Extendable operand must be Immediate type\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp&quot;, 2053, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#310MO" title='MO' data-ref="310MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; <q>"Extendable operand must be Immediate type"</q>);</td></tr>
<tr><th id="2054">2054</th><td></td></tr>
<tr><th id="2055">2055</th><td>  <em>int</em> <dfn class="local col1 decl" id="311MinValue" title='MinValue' data-type='int' data-ref="311MinValue">MinValue</dfn> = <a class="member" href="#_ZNK4llvm16HexagonInstrInfo11getMinValueERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getMinValue' data-ref="_ZNK4llvm16HexagonInstrInfo11getMinValueERKNS_12MachineInstrE">getMinValue</a>(<a class="local col5 ref" href="#305MI" title='MI' data-ref="305MI">MI</a>);</td></tr>
<tr><th id="2056">2056</th><td>  <em>int</em> <dfn class="local col2 decl" id="312MaxValue" title='MaxValue' data-type='int' data-ref="312MaxValue">MaxValue</dfn> = <a class="member" href="#_ZNK4llvm16HexagonInstrInfo11getMaxValueERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getMaxValue' data-ref="_ZNK4llvm16HexagonInstrInfo11getMaxValueERKNS_12MachineInstrE">getMaxValue</a>(<a class="local col5 ref" href="#305MI" title='MI' data-ref="305MI">MI</a>);</td></tr>
<tr><th id="2057">2057</th><td>  <em>int</em> <dfn class="local col3 decl" id="313ImmValue" title='ImmValue' data-type='int' data-ref="313ImmValue">ImmValue</dfn> = <a class="local col0 ref" href="#310MO" title='MO' data-ref="310MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="2058">2058</th><td></td></tr>
<tr><th id="2059">2059</th><td>  <b>return</b> (<a class="local col3 ref" href="#313ImmValue" title='ImmValue' data-ref="313ImmValue">ImmValue</a> &lt; <a class="local col1 ref" href="#311MinValue" title='MinValue' data-ref="311MinValue">MinValue</a> || <a class="local col3 ref" href="#313ImmValue" title='ImmValue' data-ref="313ImmValue">ImmValue</a> &gt; <a class="local col2 ref" href="#312MaxValue" title='MaxValue' data-ref="312MaxValue">MaxValue</a>);</td></tr>
<tr><th id="2060">2060</th><td>}</td></tr>
<tr><th id="2061">2061</th><td></td></tr>
<tr><th id="2062">2062</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo12isDeallocRetERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isDeallocRet' data-ref="_ZNK4llvm16HexagonInstrInfo12isDeallocRetERKNS_12MachineInstrE">isDeallocRet</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="314MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="314MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2063">2063</th><td>  <b>switch</b> (<a class="local col4 ref" href="#314MI" title='MI' data-ref="314MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="2064">2064</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_return&apos; in namespace &apos;llvm::Hexagon&apos;">L4_return</span>:</td></tr>
<tr><th id="2065">2065</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_return_t&apos; in namespace &apos;llvm::Hexagon&apos;">L4_return_t</span>:</td></tr>
<tr><th id="2066">2066</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_return_f&apos; in namespace &apos;llvm::Hexagon&apos;">L4_return_f</span>:</td></tr>
<tr><th id="2067">2067</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_return_tnew_pnt&apos; in namespace &apos;llvm::Hexagon&apos;">L4_return_tnew_pnt</span>:</td></tr>
<tr><th id="2068">2068</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_return_fnew_pnt&apos; in namespace &apos;llvm::Hexagon&apos;">L4_return_fnew_pnt</span>:</td></tr>
<tr><th id="2069">2069</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_return_tnew_pt&apos; in namespace &apos;llvm::Hexagon&apos;">L4_return_tnew_pt</span>:</td></tr>
<tr><th id="2070">2070</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_return_fnew_pt&apos; in namespace &apos;llvm::Hexagon&apos;">L4_return_fnew_pt</span>:</td></tr>
<tr><th id="2071">2071</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2072">2072</th><td>  }</td></tr>
<tr><th id="2073">2073</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2074">2074</th><td>}</td></tr>
<tr><th id="2075">2075</th><td></td></tr>
<tr><th id="2076">2076</th><td><i>// Return true when ConsMI uses a register defined by ProdMI.</i></td></tr>
<tr><th id="2077">2077</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo11isDependentERKNS_12MachineInstrES3_" title='llvm::HexagonInstrInfo::isDependent' data-ref="_ZNK4llvm16HexagonInstrInfo11isDependentERKNS_12MachineInstrES3_">isDependent</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="315ProdMI" title='ProdMI' data-type='const llvm::MachineInstr &amp;' data-ref="315ProdMI">ProdMI</dfn>,</td></tr>
<tr><th id="2078">2078</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="316ConsMI" title='ConsMI' data-type='const llvm::MachineInstr &amp;' data-ref="316ConsMI">ConsMI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2079">2079</th><td>  <b>if</b> (!<a class="local col5 ref" href="#315ProdMI" title='ProdMI' data-ref="315ProdMI">ProdMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>())</td></tr>
<tr><th id="2080">2080</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2081">2081</th><td>  <em>const</em> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo">HexagonRegisterInfo</a> &amp;<dfn class="local col7 decl" id="317HRI" title='HRI' data-type='const llvm::HexagonRegisterInfo &amp;' data-ref="317HRI">HRI</dfn> = *<a class="member" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo::Subtarget" title='llvm::HexagonInstrInfo::Subtarget' data-ref="llvm::HexagonInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv" title='llvm::HexagonSubtarget::getRegisterInfo' data-ref="_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="2082">2082</th><td></td></tr>
<tr><th id="2083">2083</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col8 decl" id="318DefsA" title='DefsA' data-type='SmallVector&lt;unsigned int, 4&gt;' data-ref="318DefsA">DefsA</dfn>;</td></tr>
<tr><th id="2084">2084</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="319DefsB" title='DefsB' data-type='SmallVector&lt;unsigned int, 4&gt;' data-ref="319DefsB">DefsB</dfn>;</td></tr>
<tr><th id="2085">2085</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="320UsesA" title='UsesA' data-type='SmallVector&lt;unsigned int, 8&gt;' data-ref="320UsesA">UsesA</dfn>;</td></tr>
<tr><th id="2086">2086</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col1 decl" id="321UsesB" title='UsesB' data-type='SmallVector&lt;unsigned int, 8&gt;' data-ref="321UsesB">UsesB</dfn>;</td></tr>
<tr><th id="2087">2087</th><td></td></tr>
<tr><th id="2088">2088</th><td>  <a class="tu ref" href="#_ZL13parseOperandsRKN4llvm12MachineInstrERNS_11SmallVectorIjLj4EEERNS3_IjLj8EEE" title='parseOperands' data-use='c' data-ref="_ZL13parseOperandsRKN4llvm12MachineInstrERNS_11SmallVectorIjLj4EEERNS3_IjLj8EEE">parseOperands</a>(<a class="local col5 ref" href="#315ProdMI" title='ProdMI' data-ref="315ProdMI">ProdMI</a>, <span class='refarg'><a class="local col8 ref" href="#318DefsA" title='DefsA' data-ref="318DefsA">DefsA</a></span>, <span class='refarg'><a class="local col0 ref" href="#320UsesA" title='UsesA' data-ref="320UsesA">UsesA</a></span>);</td></tr>
<tr><th id="2089">2089</th><td>  <a class="tu ref" href="#_ZL13parseOperandsRKN4llvm12MachineInstrERNS_11SmallVectorIjLj4EEERNS3_IjLj8EEE" title='parseOperands' data-use='c' data-ref="_ZL13parseOperandsRKN4llvm12MachineInstrERNS_11SmallVectorIjLj4EEERNS3_IjLj8EEE">parseOperands</a>(<a class="local col6 ref" href="#316ConsMI" title='ConsMI' data-ref="316ConsMI">ConsMI</a>, <span class='refarg'><a class="local col9 ref" href="#319DefsB" title='DefsB' data-ref="319DefsB">DefsB</a></span>, <span class='refarg'><a class="local col1 ref" href="#321UsesB" title='UsesB' data-ref="321UsesB">UsesB</a></span>);</td></tr>
<tr><th id="2090">2090</th><td></td></tr>
<tr><th id="2091">2091</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col2 decl" id="322RegA" title='RegA' data-type='unsigned int &amp;' data-ref="322RegA">RegA</dfn> : <a class="local col8 ref" href="#318DefsA" title='DefsA' data-ref="318DefsA">DefsA</a>)</td></tr>
<tr><th id="2092">2092</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col3 decl" id="323RegB" title='RegB' data-type='unsigned int &amp;' data-ref="323RegB">RegB</dfn> : <a class="local col1 ref" href="#321UsesB" title='UsesB' data-ref="321UsesB">UsesB</a>) {</td></tr>
<tr><th id="2093">2093</th><td>      <i>// True data dependency.</i></td></tr>
<tr><th id="2094">2094</th><td>      <b>if</b> (<a class="local col2 ref" href="#322RegA" title='RegA' data-ref="322RegA">RegA</a> == <a class="local col3 ref" href="#323RegB" title='RegB' data-ref="323RegB">RegB</a>)</td></tr>
<tr><th id="2095">2095</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2096">2096</th><td></td></tr>
<tr><th id="2097">2097</th><td>      <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col2 ref" href="#322RegA" title='RegA' data-ref="322RegA">RegA</a>))</td></tr>
<tr><th id="2098">2098</th><td>        <b>for</b> (<a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCSubRegIterator" title='llvm::MCSubRegIterator' data-ref="llvm::MCSubRegIterator">MCSubRegIterator</a> <span class='error' title="no matching constructor for initialization of &apos;llvm::MCSubRegIterator&apos;"><dfn class="local col4 decl" id="324SubRegs" title='SubRegs' data-type='llvm::MCSubRegIterator' data-ref="324SubRegs">SubRegs</dfn></span>(RegA, &amp;HRI); SubRegs.isValid(); ++SubRegs)</td></tr>
<tr><th id="2099">2099</th><td>          <b>if</b> (RegB == *SubRegs)</td></tr>
<tr><th id="2100">2100</th><td>            <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2101">2101</th><td></td></tr>
<tr><th id="2102">2102</th><td>      <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col3 ref" href="#323RegB" title='RegB' data-ref="323RegB">RegB</a>))</td></tr>
<tr><th id="2103">2103</th><td>        <b>for</b> (<a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCSubRegIterator" title='llvm::MCSubRegIterator' data-ref="llvm::MCSubRegIterator">MCSubRegIterator</a> <span class='error' title="no matching constructor for initialization of &apos;llvm::MCSubRegIterator&apos;"><dfn class="local col5 decl" id="325SubRegs" title='SubRegs' data-type='llvm::MCSubRegIterator' data-ref="325SubRegs">SubRegs</dfn></span>(RegB, &amp;HRI); SubRegs.isValid(); ++SubRegs)</td></tr>
<tr><th id="2104">2104</th><td>          <b>if</b> (RegA == *SubRegs)</td></tr>
<tr><th id="2105">2105</th><td>            <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2106">2106</th><td>    }</td></tr>
<tr><th id="2107">2107</th><td></td></tr>
<tr><th id="2108">2108</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2109">2109</th><td>}</td></tr>
<tr><th id="2110">2110</th><td></td></tr>
<tr><th id="2111">2111</th><td><i>// Returns true if the instruction is alread a .cur.</i></td></tr>
<tr><th id="2112">2112</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo12isDotCurInstERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isDotCurInst' data-ref="_ZNK4llvm16HexagonInstrInfo12isDotCurInstERKNS_12MachineInstrE">isDotCurInst</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="326MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="326MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2113">2113</th><td>  <b>switch</b> (<a class="local col6 ref" href="#326MI" title='MI' data-ref="326MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="2114">2114</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_cur_pi&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_cur_pi</span>:</td></tr>
<tr><th id="2115">2115</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_cur_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_cur_ai</span>:</td></tr>
<tr><th id="2116">2116</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2117">2117</th><td>  }</td></tr>
<tr><th id="2118">2118</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2119">2119</th><td>}</td></tr>
<tr><th id="2120">2120</th><td></td></tr>
<tr><th id="2121">2121</th><td><i>// Returns true, if any one of the operands is a dot new</i></td></tr>
<tr><th id="2122">2122</th><td><i>// insn, whether it is predicated dot new or register dot new.</i></td></tr>
<tr><th id="2123">2123</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo12isDotNewInstERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isDotNewInst' data-ref="_ZNK4llvm16HexagonInstrInfo12isDotNewInstERKNS_12MachineInstrE">isDotNewInst</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="327MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="327MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2124">2124</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm16HexagonInstrInfo14isNewValueInstERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isNewValueInst' data-ref="_ZNK4llvm16HexagonInstrInfo14isNewValueInstERKNS_12MachineInstrE">isNewValueInst</a>(<a class="local col7 ref" href="#327MI" title='MI' data-ref="327MI">MI</a>) || (<a class="member" href="#_ZNK4llvm16HexagonInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isPredicated' data-ref="_ZNK4llvm16HexagonInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</a>(<a class="local col7 ref" href="#327MI" title='MI' data-ref="327MI">MI</a>) &amp;&amp; <a class="member" href="#_ZNK4llvm16HexagonInstrInfo15isPredicatedNewERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isPredicatedNew' data-ref="_ZNK4llvm16HexagonInstrInfo15isPredicatedNewERKNS_12MachineInstrE">isPredicatedNew</a>(<a class="local col7 ref" href="#327MI" title='MI' data-ref="327MI">MI</a>)))</td></tr>
<tr><th id="2125">2125</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2126">2126</th><td></td></tr>
<tr><th id="2127">2127</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2128">2128</th><td>}</td></tr>
<tr><th id="2129">2129</th><td></td></tr>
<tr><th id="2130">2130</th><td><i class="doc">/// Symmetrical. See if these two instructions are fit for duplex pair.</i></td></tr>
<tr><th id="2131">2131</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo12isDuplexPairERKNS_12MachineInstrES3_" title='llvm::HexagonInstrInfo::isDuplexPair' data-ref="_ZNK4llvm16HexagonInstrInfo12isDuplexPairERKNS_12MachineInstrES3_">isDuplexPair</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="328MIa" title='MIa' data-type='const llvm::MachineInstr &amp;' data-ref="328MIa">MIa</dfn>,</td></tr>
<tr><th id="2132">2132</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="329MIb" title='MIb' data-type='const llvm::MachineInstr &amp;' data-ref="329MIb">MIb</dfn>) <em>const</em> {</td></tr>
<tr><th id="2133">2133</th><td>  <span class="namespace">HexagonII::</span><a class="type" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup" title='llvm::HexagonII::SubInstructionGroup' data-ref="llvm::HexagonII::SubInstructionGroup">SubInstructionGroup</a> <dfn class="local col0 decl" id="330MIaG" title='MIaG' data-type='HexagonII::SubInstructionGroup' data-ref="330MIaG">MIaG</dfn> = <a class="member" href="#_ZNK4llvm16HexagonInstrInfo23getDuplexCandidateGroupERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getDuplexCandidateGroup' data-ref="_ZNK4llvm16HexagonInstrInfo23getDuplexCandidateGroupERKNS_12MachineInstrE">getDuplexCandidateGroup</a>(<a class="local col8 ref" href="#328MIa" title='MIa' data-ref="328MIa">MIa</a>);</td></tr>
<tr><th id="2134">2134</th><td>  <span class="namespace">HexagonII::</span><a class="type" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup" title='llvm::HexagonII::SubInstructionGroup' data-ref="llvm::HexagonII::SubInstructionGroup">SubInstructionGroup</a> <dfn class="local col1 decl" id="331MIbG" title='MIbG' data-type='HexagonII::SubInstructionGroup' data-ref="331MIbG">MIbG</dfn> = <a class="member" href="#_ZNK4llvm16HexagonInstrInfo23getDuplexCandidateGroupERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getDuplexCandidateGroup' data-ref="_ZNK4llvm16HexagonInstrInfo23getDuplexCandidateGroupERKNS_12MachineInstrE">getDuplexCandidateGroup</a>(<a class="local col9 ref" href="#329MIb" title='MIb' data-ref="329MIb">MIb</a>);</td></tr>
<tr><th id="2135">2135</th><td>  <b>return</b> (<a class="tu ref" href="#_ZL17isDuplexPairMatchjj" title='isDuplexPairMatch' data-use='c' data-ref="_ZL17isDuplexPairMatchjj">isDuplexPairMatch</a>(<a class="local col0 ref" href="#330MIaG" title='MIaG' data-ref="330MIaG">MIaG</a>, <a class="local col1 ref" href="#331MIbG" title='MIbG' data-ref="331MIbG">MIbG</a>) || <a class="tu ref" href="#_ZL17isDuplexPairMatchjj" title='isDuplexPairMatch' data-use='c' data-ref="_ZL17isDuplexPairMatchjj">isDuplexPairMatch</a>(<a class="local col1 ref" href="#331MIbG" title='MIbG' data-ref="331MIbG">MIbG</a>, <a class="local col0 ref" href="#330MIaG" title='MIaG' data-ref="330MIaG">MIaG</a>));</td></tr>
<tr><th id="2136">2136</th><td>}</td></tr>
<tr><th id="2137">2137</th><td></td></tr>
<tr><th id="2138">2138</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo18isEarlySourceInstrERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isEarlySourceInstr' data-ref="_ZNK4llvm16HexagonInstrInfo18isEarlySourceInstrERKNS_12MachineInstrE">isEarlySourceInstr</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="332MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="332MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2139">2139</th><td>  <b>if</b> (<a class="local col2 ref" href="#332MI" title='MI' data-ref="332MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>() || <a class="local col2 ref" href="#332MI" title='MI' data-ref="332MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>() || <a class="local col2 ref" href="#332MI" title='MI' data-ref="332MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9isCompareENS0_9QueryTypeE" title='llvm::MachineInstr::isCompare' data-ref="_ZNK4llvm12MachineInstr9isCompareENS0_9QueryTypeE">isCompare</a>())</td></tr>
<tr><th id="2140">2140</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2141">2141</th><td></td></tr>
<tr><th id="2142">2142</th><td>  <i>// Multiply</i></td></tr>
<tr><th id="2143">2143</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="333SchedClass" title='SchedClass' data-type='unsigned int' data-ref="333SchedClass">SchedClass</dfn> = <a class="local col2 ref" href="#332MI" title='MI' data-ref="332MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc13getSchedClassEv" title='llvm::MCInstrDesc::getSchedClass' data-ref="_ZNK4llvm11MCInstrDesc13getSchedClassEv">getSchedClass</a>();</td></tr>
<tr><th id="2144">2144</th><td>  <b>return</b> <a class="ref" href="HexagonDepTimingClasses.h.html#_ZN4llvm7is_TC4xEj" title='llvm::is_TC4x' data-ref="_ZN4llvm7is_TC4xEj">is_TC4x</a>(<a class="local col3 ref" href="#333SchedClass" title='SchedClass' data-ref="333SchedClass">SchedClass</a>) || <a class="ref" href="HexagonDepTimingClasses.h.html#_ZN4llvm7is_TC3xEj" title='llvm::is_TC3x' data-ref="_ZN4llvm7is_TC3xEj">is_TC3x</a>(<a class="local col3 ref" href="#333SchedClass" title='SchedClass' data-ref="333SchedClass">SchedClass</a>);</td></tr>
<tr><th id="2145">2145</th><td>}</td></tr>
<tr><th id="2146">2146</th><td></td></tr>
<tr><th id="2147">2147</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo10isEndLoopNEj" title='llvm::HexagonInstrInfo::isEndLoopN' data-ref="_ZNK4llvm16HexagonInstrInfo10isEndLoopNEj">isEndLoopN</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="334Opcode" title='Opcode' data-type='unsigned int' data-ref="334Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="2148">2148</th><td>  <b>return</b> (Opcode == Hexagon::<span class='error' title="no member named &apos;ENDLOOP0&apos; in namespace &apos;llvm::Hexagon&apos;">ENDLOOP0</span> ||</td></tr>
<tr><th id="2149">2149</th><td>          Opcode == Hexagon::<span class='error' title="no member named &apos;ENDLOOP1&apos; in namespace &apos;llvm::Hexagon&apos;">ENDLOOP1</span>);</td></tr>
<tr><th id="2150">2150</th><td>}</td></tr>
<tr><th id="2151">2151</th><td></td></tr>
<tr><th id="2152">2152</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo6isExprEj" title='llvm::HexagonInstrInfo::isExpr' data-ref="_ZNK4llvm16HexagonInstrInfo6isExprEj">isExpr</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="335OpType" title='OpType' data-type='unsigned int' data-ref="335OpType">OpType</dfn>) <em>const</em> {</td></tr>
<tr><th id="2153">2153</th><td>  <b>switch</b>(<a class="local col5 ref" href="#335OpType" title='OpType' data-ref="335OpType">OpType</a>) {</td></tr>
<tr><th id="2154">2154</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_MachineBasicBlock" title='llvm::MachineOperand::MachineOperandType::MO_MachineBasicBlock' data-ref="llvm::MachineOperand::MachineOperandType::MO_MachineBasicBlock">MO_MachineBasicBlock</a>:</td></tr>
<tr><th id="2155">2155</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_GlobalAddress" title='llvm::MachineOperand::MachineOperandType::MO_GlobalAddress' data-ref="llvm::MachineOperand::MachineOperandType::MO_GlobalAddress">MO_GlobalAddress</a>:</td></tr>
<tr><th id="2156">2156</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_ExternalSymbol" title='llvm::MachineOperand::MachineOperandType::MO_ExternalSymbol' data-ref="llvm::MachineOperand::MachineOperandType::MO_ExternalSymbol">MO_ExternalSymbol</a>:</td></tr>
<tr><th id="2157">2157</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_JumpTableIndex" title='llvm::MachineOperand::MachineOperandType::MO_JumpTableIndex' data-ref="llvm::MachineOperand::MachineOperandType::MO_JumpTableIndex">MO_JumpTableIndex</a>:</td></tr>
<tr><th id="2158">2158</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_ConstantPoolIndex" title='llvm::MachineOperand::MachineOperandType::MO_ConstantPoolIndex' data-ref="llvm::MachineOperand::MachineOperandType::MO_ConstantPoolIndex">MO_ConstantPoolIndex</a>:</td></tr>
<tr><th id="2159">2159</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_BlockAddress" title='llvm::MachineOperand::MachineOperandType::MO_BlockAddress' data-ref="llvm::MachineOperand::MachineOperandType::MO_BlockAddress">MO_BlockAddress</a>:</td></tr>
<tr><th id="2160">2160</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2161">2161</th><td>  <b>default</b>:</td></tr>
<tr><th id="2162">2162</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2163">2163</th><td>  }</td></tr>
<tr><th id="2164">2164</th><td>}</td></tr>
<tr><th id="2165">2165</th><td></td></tr>
<tr><th id="2166">2166</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo12isExtendableERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isExtendable' data-ref="_ZNK4llvm16HexagonInstrInfo12isExtendableERKNS_12MachineInstrE">isExtendable</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="336MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="336MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2167">2167</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col7 decl" id="337MID" title='MID' data-type='const llvm::MCInstrDesc &amp;' data-ref="337MID">MID</dfn> = <a class="local col6 ref" href="#336MI" title='MI' data-ref="336MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="2168">2168</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="338F" title='F' data-type='const uint64_t' data-ref="338F">F</dfn> = <a class="local col7 ref" href="#337MID" title='MID' data-ref="337MID">MID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a>;</td></tr>
<tr><th id="2169">2169</th><td>  <b>if</b> ((<a class="local col8 ref" href="#338F" title='F' data-ref="338F">F</a> &gt;&gt; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::ExtendablePos" title='llvm::HexagonII::ExtendablePos' data-ref="llvm::HexagonII::ExtendablePos">ExtendablePos</a>) &amp; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::ExtendableMask" title='llvm::HexagonII::ExtendableMask' data-ref="llvm::HexagonII::ExtendableMask">ExtendableMask</a>)</td></tr>
<tr><th id="2170">2170</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2171">2171</th><td></td></tr>
<tr><th id="2172">2172</th><td>  <i>// TODO: This is largely obsolete now. Will need to be removed</i></td></tr>
<tr><th id="2173">2173</th><td><i>  // in consecutive patches.</i></td></tr>
<tr><th id="2174">2174</th><td>  <b>switch</b> (<a class="local col6 ref" href="#336MI" title='MI' data-ref="336MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="2175">2175</th><td>    <i>// PS_fi and PS_fia remain special cases.</i></td></tr>
<tr><th id="2176">2176</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_fi&apos; in namespace &apos;llvm::Hexagon&apos;">PS_fi</span>:</td></tr>
<tr><th id="2177">2177</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_fia&apos; in namespace &apos;llvm::Hexagon&apos;">PS_fia</span>:</td></tr>
<tr><th id="2178">2178</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2179">2179</th><td>    <b>default</b>:</td></tr>
<tr><th id="2180">2180</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2181">2181</th><td>  }</td></tr>
<tr><th id="2182">2182</th><td>  <b>return</b>  <b>false</b>;</td></tr>
<tr><th id="2183">2183</th><td>}</td></tr>
<tr><th id="2184">2184</th><td></td></tr>
<tr><th id="2185">2185</th><td><i>// This returns true in two cases:</i></td></tr>
<tr><th id="2186">2186</th><td><i>// - The OP code itself indicates that this is an extended instruction.</i></td></tr>
<tr><th id="2187">2187</th><td><i>// - One of MOs has been marked with HMOTF_ConstExtended flag.</i></td></tr>
<tr><th id="2188">2188</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo10isExtendedERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isExtended' data-ref="_ZNK4llvm16HexagonInstrInfo10isExtendedERKNS_12MachineInstrE">isExtended</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="339MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="339MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2189">2189</th><td>  <i>// First check if this is permanently extended op code.</i></td></tr>
<tr><th id="2190">2190</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="340F" title='F' data-type='const uint64_t' data-ref="340F">F</dfn> = <a class="local col9 ref" href="#339MI" title='MI' data-ref="339MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a>;</td></tr>
<tr><th id="2191">2191</th><td>  <b>if</b> ((<a class="local col0 ref" href="#340F" title='F' data-ref="340F">F</a> &gt;&gt; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::ExtendedPos" title='llvm::HexagonII::ExtendedPos' data-ref="llvm::HexagonII::ExtendedPos">ExtendedPos</a>) &amp; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::ExtendedMask" title='llvm::HexagonII::ExtendedMask' data-ref="llvm::HexagonII::ExtendedMask">ExtendedMask</a>)</td></tr>
<tr><th id="2192">2192</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2193">2193</th><td>  <i>// Use MO operand flags to determine if one of MI's operands</i></td></tr>
<tr><th id="2194">2194</th><td><i>  // has HMOTF_ConstExtended flag set.</i></td></tr>
<tr><th id="2195">2195</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="341MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="341MO">MO</dfn> : <a class="local col9 ref" href="#339MI" title='MI' data-ref="339MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv">operands</a>())</td></tr>
<tr><th id="2196">2196</th><td>    <b>if</b> (<a class="local col1 ref" href="#341MO" title='MO' data-ref="341MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getTargetFlagsEv" title='llvm::MachineOperand::getTargetFlags' data-ref="_ZNK4llvm14MachineOperand14getTargetFlagsEv">getTargetFlags</a>() &amp; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::HexagonMOTargetFlagVal::HMOTF_ConstExtended" title='llvm::HexagonII::HexagonMOTargetFlagVal::HMOTF_ConstExtended' data-ref="llvm::HexagonII::HexagonMOTargetFlagVal::HMOTF_ConstExtended">HMOTF_ConstExtended</a>)</td></tr>
<tr><th id="2197">2197</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2198">2198</th><td>  <b>return</b>  <b>false</b>;</td></tr>
<tr><th id="2199">2199</th><td>}</td></tr>
<tr><th id="2200">2200</th><td></td></tr>
<tr><th id="2201">2201</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo7isFloatERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isFloat' data-ref="_ZNK4llvm16HexagonInstrInfo7isFloatERKNS_12MachineInstrE">isFloat</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="342MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="342MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2202">2202</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="343Opcode" title='Opcode' data-type='unsigned int' data-ref="343Opcode">Opcode</dfn> = <a class="local col2 ref" href="#342MI" title='MI' data-ref="342MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="2203">2203</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="344F" title='F' data-type='const uint64_t' data-ref="344F">F</dfn> = <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opcode).TSFlags;</td></tr>
<tr><th id="2204">2204</th><td>  <b>return</b> (<a class="local col4 ref" href="#344F" title='F' data-ref="344F">F</a> &gt;&gt; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::FPPos" title='llvm::HexagonII::FPPos' data-ref="llvm::HexagonII::FPPos">FPPos</a>) &amp; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::FPMask" title='llvm::HexagonII::FPMask' data-ref="llvm::HexagonII::FPMask">FPMask</a>;</td></tr>
<tr><th id="2205">2205</th><td>}</td></tr>
<tr><th id="2206">2206</th><td></td></tr>
<tr><th id="2207">2207</th><td><i>// No V60 HVX VMEM with A_INDIRECT.</i></td></tr>
<tr><th id="2208">2208</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo21isHVXMemWithAIndirectERKNS_12MachineInstrES3_" title='llvm::HexagonInstrInfo::isHVXMemWithAIndirect' data-ref="_ZNK4llvm16HexagonInstrInfo21isHVXMemWithAIndirectERKNS_12MachineInstrES3_">isHVXMemWithAIndirect</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="345I" title='I' data-type='const llvm::MachineInstr &amp;' data-ref="345I">I</dfn>,</td></tr>
<tr><th id="2209">2209</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="346J" title='J' data-type='const llvm::MachineInstr &amp;' data-ref="346J">J</dfn>) <em>const</em> {</td></tr>
<tr><th id="2210">2210</th><td>  <b>if</b> (!<a class="member" href="#_ZNK4llvm16HexagonInstrInfo8isHVXVecERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isHVXVec' data-ref="_ZNK4llvm16HexagonInstrInfo8isHVXVecERKNS_12MachineInstrE">isHVXVec</a>(<a class="local col5 ref" href="#345I" title='I' data-ref="345I">I</a>))</td></tr>
<tr><th id="2211">2211</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2212">2212</th><td>  <b>if</b> (!<a class="local col5 ref" href="#345I" title='I' data-ref="345I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>() &amp;&amp; !<a class="local col5 ref" href="#345I" title='I' data-ref="345I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>())</td></tr>
<tr><th id="2213">2213</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2214">2214</th><td>  <b>return</b> <a class="local col6 ref" href="#346J" title='J' data-ref="346J">J</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16isIndirectBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isIndirectBranch' data-ref="_ZNK4llvm12MachineInstr16isIndirectBranchENS0_9QueryTypeE">isIndirectBranch</a>() || <a class="member" href="#_ZNK4llvm16HexagonInstrInfo14isIndirectCallERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isIndirectCall' data-ref="_ZNK4llvm16HexagonInstrInfo14isIndirectCallERKNS_12MachineInstrE">isIndirectCall</a>(<a class="local col6 ref" href="#346J" title='J' data-ref="346J">J</a>) || <a class="member" href="#_ZNK4llvm16HexagonInstrInfo18isIndirectL4ReturnERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isIndirectL4Return' data-ref="_ZNK4llvm16HexagonInstrInfo18isIndirectL4ReturnERKNS_12MachineInstrE">isIndirectL4Return</a>(<a class="local col6 ref" href="#346J" title='J' data-ref="346J">J</a>);</td></tr>
<tr><th id="2215">2215</th><td>}</td></tr>
<tr><th id="2216">2216</th><td></td></tr>
<tr><th id="2217">2217</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo14isIndirectCallERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isIndirectCall' data-ref="_ZNK4llvm16HexagonInstrInfo14isIndirectCallERKNS_12MachineInstrE">isIndirectCall</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="347MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="347MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2218">2218</th><td>  <b>switch</b> (<a class="local col7 ref" href="#347MI" title='MI' data-ref="347MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="2219">2219</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_callr&apos; in namespace &apos;llvm::Hexagon&apos;">J2_callr</span>:</td></tr>
<tr><th id="2220">2220</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_callrf&apos; in namespace &apos;llvm::Hexagon&apos;">J2_callrf</span>:</td></tr>
<tr><th id="2221">2221</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_callrt&apos; in namespace &apos;llvm::Hexagon&apos;">J2_callrt</span>:</td></tr>
<tr><th id="2222">2222</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_call_nr&apos; in namespace &apos;llvm::Hexagon&apos;">PS_call_nr</span>:</td></tr>
<tr><th id="2223">2223</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2224">2224</th><td>  }</td></tr>
<tr><th id="2225">2225</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2226">2226</th><td>}</td></tr>
<tr><th id="2227">2227</th><td></td></tr>
<tr><th id="2228">2228</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo18isIndirectL4ReturnERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isIndirectL4Return' data-ref="_ZNK4llvm16HexagonInstrInfo18isIndirectL4ReturnERKNS_12MachineInstrE">isIndirectL4Return</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="348MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="348MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2229">2229</th><td>  <b>switch</b> (<a class="local col8 ref" href="#348MI" title='MI' data-ref="348MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="2230">2230</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_return&apos; in namespace &apos;llvm::Hexagon&apos;">L4_return</span>:</td></tr>
<tr><th id="2231">2231</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_return_t&apos; in namespace &apos;llvm::Hexagon&apos;">L4_return_t</span>:</td></tr>
<tr><th id="2232">2232</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_return_f&apos; in namespace &apos;llvm::Hexagon&apos;">L4_return_f</span>:</td></tr>
<tr><th id="2233">2233</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_return_fnew_pnt&apos; in namespace &apos;llvm::Hexagon&apos;">L4_return_fnew_pnt</span>:</td></tr>
<tr><th id="2234">2234</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_return_fnew_pt&apos; in namespace &apos;llvm::Hexagon&apos;">L4_return_fnew_pt</span>:</td></tr>
<tr><th id="2235">2235</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_return_tnew_pnt&apos; in namespace &apos;llvm::Hexagon&apos;">L4_return_tnew_pnt</span>:</td></tr>
<tr><th id="2236">2236</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_return_tnew_pt&apos; in namespace &apos;llvm::Hexagon&apos;">L4_return_tnew_pt</span>:</td></tr>
<tr><th id="2237">2237</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2238">2238</th><td>  }</td></tr>
<tr><th id="2239">2239</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2240">2240</th><td>}</td></tr>
<tr><th id="2241">2241</th><td></td></tr>
<tr><th id="2242">2242</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo7isJumpRERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isJumpR' data-ref="_ZNK4llvm16HexagonInstrInfo7isJumpRERKNS_12MachineInstrE">isJumpR</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="349MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="349MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2243">2243</th><td>  <b>switch</b> (<a class="local col9 ref" href="#349MI" title='MI' data-ref="349MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="2244">2244</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_jumpr&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumpr</span>:</td></tr>
<tr><th id="2245">2245</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_jumprt&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumprt</span>:</td></tr>
<tr><th id="2246">2246</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_jumprf&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumprf</span>:</td></tr>
<tr><th id="2247">2247</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_jumprtnewpt&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumprtnewpt</span>:</td></tr>
<tr><th id="2248">2248</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_jumprfnewpt&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumprfnewpt</span>:</td></tr>
<tr><th id="2249">2249</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_jumprtnew&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumprtnew</span>:</td></tr>
<tr><th id="2250">2250</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_jumprfnew&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumprfnew</span>:</td></tr>
<tr><th id="2251">2251</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2252">2252</th><td>  }</td></tr>
<tr><th id="2253">2253</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2254">2254</th><td>}</td></tr>
<tr><th id="2255">2255</th><td></td></tr>
<tr><th id="2256">2256</th><td><i>// Return true if a given MI can accommodate given offset.</i></td></tr>
<tr><th id="2257">2257</th><td><i>// Use abs estimate as oppose to the exact number.</i></td></tr>
<tr><th id="2258">2258</th><td><i>// TODO: This will need to be changed to use MC level</i></td></tr>
<tr><th id="2259">2259</th><td><i>// definition of instruction extendable field size.</i></td></tr>
<tr><th id="2260">2260</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo23isJumpWithinBranchRangeERKNS_12MachineInstrEj" title='llvm::HexagonInstrInfo::isJumpWithinBranchRange' data-ref="_ZNK4llvm16HexagonInstrInfo23isJumpWithinBranchRangeERKNS_12MachineInstrEj">isJumpWithinBranchRange</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="350MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="350MI">MI</dfn>,</td></tr>
<tr><th id="2261">2261</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="351offset" title='offset' data-type='unsigned int' data-ref="351offset">offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="2262">2262</th><td>  <i>// This selection of jump instructions matches to that what</i></td></tr>
<tr><th id="2263">2263</th><td><i>  // analyzeBranch can parse, plus NVJ.</i></td></tr>
<tr><th id="2264">2264</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm16HexagonInstrInfo14isNewValueJumpERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isNewValueJump' data-ref="_ZNK4llvm16HexagonInstrInfo14isNewValueJumpERKNS_12MachineInstrE">isNewValueJump</a>(<a class="local col0 ref" href="#350MI" title='MI' data-ref="350MI">MI</a>)) <i>// r9:2</i></td></tr>
<tr><th id="2265">2265</th><td>    <b>return</b> <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>11</var>&gt;(<a class="local col1 ref" href="#351offset" title='offset' data-ref="351offset">offset</a>);</td></tr>
<tr><th id="2266">2266</th><td></td></tr>
<tr><th id="2267">2267</th><td>  <b>switch</b> (<a class="local col0 ref" href="#350MI" title='MI' data-ref="350MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="2268">2268</th><td>  <i>// Still missing Jump to address condition on register value.</i></td></tr>
<tr><th id="2269">2269</th><td>  <b>default</b>:</td></tr>
<tr><th id="2270">2270</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2271">2271</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_jump&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jump</span>: <i>// bits&lt;24&gt; dst; // r22:2</i></td></tr>
<tr><th id="2272">2272</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_call&apos; in namespace &apos;llvm::Hexagon&apos;">J2_call</span>:</td></tr>
<tr><th id="2273">2273</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_call_nr&apos; in namespace &apos;llvm::Hexagon&apos;">PS_call_nr</span>:</td></tr>
<tr><th id="2274">2274</th><td>    <b>return</b> isInt&lt;<var>24</var>&gt;(offset);</td></tr>
<tr><th id="2275">2275</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_jumpt&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumpt</span>: <i>//bits&lt;17&gt; dst; // r15:2</i></td></tr>
<tr><th id="2276">2276</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_jumpf&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumpf</span>:</td></tr>
<tr><th id="2277">2277</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_jumptnew&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumptnew</span>:</td></tr>
<tr><th id="2278">2278</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_jumptnewpt&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumptnewpt</span>:</td></tr>
<tr><th id="2279">2279</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_jumpfnew&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumpfnew</span>:</td></tr>
<tr><th id="2280">2280</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_jumpfnewpt&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumpfnewpt</span>:</td></tr>
<tr><th id="2281">2281</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_callt&apos; in namespace &apos;llvm::Hexagon&apos;">J2_callt</span>:</td></tr>
<tr><th id="2282">2282</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_callf&apos; in namespace &apos;llvm::Hexagon&apos;">J2_callf</span>:</td></tr>
<tr><th id="2283">2283</th><td>    <b>return</b> isInt&lt;<var>17</var>&gt;(offset);</td></tr>
<tr><th id="2284">2284</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_loop0i&apos; in namespace &apos;llvm::Hexagon&apos;">J2_loop0i</span>:</td></tr>
<tr><th id="2285">2285</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_loop0iext&apos; in namespace &apos;llvm::Hexagon&apos;">J2_loop0iext</span>:</td></tr>
<tr><th id="2286">2286</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_loop0r&apos; in namespace &apos;llvm::Hexagon&apos;">J2_loop0r</span>:</td></tr>
<tr><th id="2287">2287</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_loop0rext&apos; in namespace &apos;llvm::Hexagon&apos;">J2_loop0rext</span>:</td></tr>
<tr><th id="2288">2288</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_loop1i&apos; in namespace &apos;llvm::Hexagon&apos;">J2_loop1i</span>:</td></tr>
<tr><th id="2289">2289</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_loop1iext&apos; in namespace &apos;llvm::Hexagon&apos;">J2_loop1iext</span>:</td></tr>
<tr><th id="2290">2290</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_loop1r&apos; in namespace &apos;llvm::Hexagon&apos;">J2_loop1r</span>:</td></tr>
<tr><th id="2291">2291</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_loop1rext&apos; in namespace &apos;llvm::Hexagon&apos;">J2_loop1rext</span>:</td></tr>
<tr><th id="2292">2292</th><td>    <b>return</b> isInt&lt;<var>9</var>&gt;(offset);</td></tr>
<tr><th id="2293">2293</th><td>  <i>// TODO: Add all the compound branches here. Can we do this in Relation model?</i></td></tr>
<tr><th id="2294">2294</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;J4_cmpeqi_tp0_jump_nt&apos; in namespace &apos;llvm::Hexagon&apos;">J4_cmpeqi_tp0_jump_nt</span>:</td></tr>
<tr><th id="2295">2295</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;J4_cmpeqi_tp1_jump_nt&apos; in namespace &apos;llvm::Hexagon&apos;">J4_cmpeqi_tp1_jump_nt</span>:</td></tr>
<tr><th id="2296">2296</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;J4_cmpeqn1_tp0_jump_nt&apos; in namespace &apos;llvm::Hexagon&apos;">J4_cmpeqn1_tp0_jump_nt</span>:</td></tr>
<tr><th id="2297">2297</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;J4_cmpeqn1_tp1_jump_nt&apos; in namespace &apos;llvm::Hexagon&apos;">J4_cmpeqn1_tp1_jump_nt</span>:</td></tr>
<tr><th id="2298">2298</th><td>    <b>return</b> isInt&lt;<var>11</var>&gt;(offset);</td></tr>
<tr><th id="2299">2299</th><td>  }</td></tr>
<tr><th id="2300">2300</th><td>}</td></tr>
<tr><th id="2301">2301</th><td></td></tr>
<tr><th id="2302">2302</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo26isLateInstrFeedsEarlyInstrERKNS_12MachineInstrES3_" title='llvm::HexagonInstrInfo::isLateInstrFeedsEarlyInstr' data-ref="_ZNK4llvm16HexagonInstrInfo26isLateInstrFeedsEarlyInstrERKNS_12MachineInstrES3_">isLateInstrFeedsEarlyInstr</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="352LRMI" title='LRMI' data-type='const llvm::MachineInstr &amp;' data-ref="352LRMI">LRMI</dfn>,</td></tr>
<tr><th id="2303">2303</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="353ESMI" title='ESMI' data-type='const llvm::MachineInstr &amp;' data-ref="353ESMI">ESMI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2304">2304</th><td>  <em>bool</em> <dfn class="local col4 decl" id="354isLate" title='isLate' data-type='bool' data-ref="354isLate">isLate</dfn> = <a class="member" href="#_ZNK4llvm16HexagonInstrInfo17isLateResultInstrERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isLateResultInstr' data-ref="_ZNK4llvm16HexagonInstrInfo17isLateResultInstrERKNS_12MachineInstrE">isLateResultInstr</a>(<a class="local col2 ref" href="#352LRMI" title='LRMI' data-ref="352LRMI">LRMI</a>);</td></tr>
<tr><th id="2305">2305</th><td>  <em>bool</em> <dfn class="local col5 decl" id="355isEarly" title='isEarly' data-type='bool' data-ref="355isEarly">isEarly</dfn> = <a class="member" href="#_ZNK4llvm16HexagonInstrInfo18isEarlySourceInstrERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isEarlySourceInstr' data-ref="_ZNK4llvm16HexagonInstrInfo18isEarlySourceInstrERKNS_12MachineInstrE">isEarlySourceInstr</a>(<a class="local col3 ref" href="#353ESMI" title='ESMI' data-ref="353ESMI">ESMI</a>);</td></tr>
<tr><th id="2306">2306</th><td></td></tr>
<tr><th id="2307">2307</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hexagon-instrinfo&quot;)) { dbgs() &lt;&lt; &quot;V60&quot; &lt;&lt; (isLate ? &quot;-LR  &quot; : &quot; --  &quot;); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"V60"</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> (<a class="local col4 ref" href="#354isLate" title='isLate' data-ref="354isLate">isLate</a> ? <q>"-LR  "</q> : <q>" --  "</q>));</td></tr>
<tr><th id="2308">2308</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hexagon-instrinfo&quot;)) { LRMI.dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col2 ref" href="#352LRMI" title='LRMI' data-ref="352LRMI">LRMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="2309">2309</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hexagon-instrinfo&quot;)) { dbgs() &lt;&lt; &quot;V60&quot; &lt;&lt; (isEarly ? &quot;-ES  &quot; : &quot; --  &quot;); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"V60"</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> (<a class="local col5 ref" href="#355isEarly" title='isEarly' data-ref="355isEarly">isEarly</a> ? <q>"-ES  "</q> : <q>" --  "</q>));</td></tr>
<tr><th id="2310">2310</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hexagon-instrinfo&quot;)) { ESMI.dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col3 ref" href="#353ESMI" title='ESMI' data-ref="353ESMI">ESMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="2311">2311</th><td></td></tr>
<tr><th id="2312">2312</th><td>  <b>if</b> (<a class="local col4 ref" href="#354isLate" title='isLate' data-ref="354isLate">isLate</a> &amp;&amp; <a class="local col5 ref" href="#355isEarly" title='isEarly' data-ref="355isEarly">isEarly</a>) {</td></tr>
<tr><th id="2313">2313</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hexagon-instrinfo&quot;)) { dbgs() &lt;&lt; &quot;++Is Late Result feeding Early Source\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"++Is Late Result feeding Early Source\n"</q>);</td></tr>
<tr><th id="2314">2314</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2315">2315</th><td>  }</td></tr>
<tr><th id="2316">2316</th><td></td></tr>
<tr><th id="2317">2317</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2318">2318</th><td>}</td></tr>
<tr><th id="2319">2319</th><td></td></tr>
<tr><th id="2320">2320</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo17isLateResultInstrERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isLateResultInstr' data-ref="_ZNK4llvm16HexagonInstrInfo17isLateResultInstrERKNS_12MachineInstrE">isLateResultInstr</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="356MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="356MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2321">2321</th><td>  <b>switch</b> (<a class="local col6 ref" href="#356MI" title='MI' data-ref="356MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="2322">2322</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#46" title='llvm::TargetOpcode::EXTRACT_SUBREG' data-ref="llvm::TargetOpcode::EXTRACT_SUBREG">EXTRACT_SUBREG</a>:</td></tr>
<tr><th id="2323">2323</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#54" title='llvm::TargetOpcode::INSERT_SUBREG' data-ref="llvm::TargetOpcode::INSERT_SUBREG">INSERT_SUBREG</a>:</td></tr>
<tr><th id="2324">2324</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#67" title='llvm::TargetOpcode::SUBREG_TO_REG' data-ref="llvm::TargetOpcode::SUBREG_TO_REG">SUBREG_TO_REG</a>:</td></tr>
<tr><th id="2325">2325</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#94" title='llvm::TargetOpcode::REG_SEQUENCE' data-ref="llvm::TargetOpcode::REG_SEQUENCE">REG_SEQUENCE</a>:</td></tr>
<tr><th id="2326">2326</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#57" title='llvm::TargetOpcode::IMPLICIT_DEF' data-ref="llvm::TargetOpcode::IMPLICIT_DEF">IMPLICIT_DEF</a>:</td></tr>
<tr><th id="2327">2327</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>:</td></tr>
<tr><th id="2328">2328</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#30" title='llvm::TargetOpcode::INLINEASM' data-ref="llvm::TargetOpcode::INLINEASM">INLINEASM</a>:</td></tr>
<tr><th id="2329">2329</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#29" title='llvm::TargetOpcode::PHI' data-ref="llvm::TargetOpcode::PHI">PHI</a>:</td></tr>
<tr><th id="2330">2330</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2331">2331</th><td>  <b>default</b>:</td></tr>
<tr><th id="2332">2332</th><td>    <b>break</b>;</td></tr>
<tr><th id="2333">2333</th><td>  }</td></tr>
<tr><th id="2334">2334</th><td></td></tr>
<tr><th id="2335">2335</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="357SchedClass" title='SchedClass' data-type='unsigned int' data-ref="357SchedClass">SchedClass</dfn> = <a class="local col6 ref" href="#356MI" title='MI' data-ref="356MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc13getSchedClassEv" title='llvm::MCInstrDesc::getSchedClass' data-ref="_ZNK4llvm11MCInstrDesc13getSchedClassEv">getSchedClass</a>();</td></tr>
<tr><th id="2336">2336</th><td>  <b>return</b> !<a class="ref" href="HexagonDepTimingClasses.h.html#_ZN4llvm6is_TC1Ej" title='llvm::is_TC1' data-ref="_ZN4llvm6is_TC1Ej">is_TC1</a>(<a class="local col7 ref" href="#357SchedClass" title='SchedClass' data-ref="357SchedClass">SchedClass</a>);</td></tr>
<tr><th id="2337">2337</th><td>}</td></tr>
<tr><th id="2338">2338</th><td></td></tr>
<tr><th id="2339">2339</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo17isLateSourceInstrERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isLateSourceInstr' data-ref="_ZNK4llvm16HexagonInstrInfo17isLateSourceInstrERKNS_12MachineInstrE">isLateSourceInstr</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="358MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="358MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2340">2340</th><td>  <i>// Instructions with iclass A_CVI_VX and attribute A_CVI_LATE uses a multiply</i></td></tr>
<tr><th id="2341">2341</th><td><i>  // resource, but all operands can be received late like an ALU instruction.</i></td></tr>
<tr><th id="2342">2342</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm16HexagonInstrInfo7getTypeERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getType' data-ref="_ZNK4llvm16HexagonInstrInfo7getTypeERKNS_12MachineInstrE">getType</a>(<a class="local col8 ref" href="#358MI" title='MI' data-ref="358MI">MI</a>) == <span class="namespace">HexagonII::</span><a class="enum" href="HexagonDepITypes.h.html#llvm::HexagonII::Type::TypeCVI_VX_LATE" title='llvm::HexagonII::Type::TypeCVI_VX_LATE' data-ref="llvm::HexagonII::Type::TypeCVI_VX_LATE">TypeCVI_VX_LATE</a>;</td></tr>
<tr><th id="2343">2343</th><td>}</td></tr>
<tr><th id="2344">2344</th><td></td></tr>
<tr><th id="2345">2345</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo7isLoopNERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isLoopN' data-ref="_ZNK4llvm16HexagonInstrInfo7isLoopNERKNS_12MachineInstrE">isLoopN</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="359MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="359MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2346">2346</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="360Opcode" title='Opcode' data-type='unsigned int' data-ref="360Opcode">Opcode</dfn> = <a class="local col9 ref" href="#359MI" title='MI' data-ref="359MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="2347">2347</th><td>  <b>return</b> Opcode == Hexagon::<span class='error' title="no member named &apos;J2_loop0i&apos; in namespace &apos;llvm::Hexagon&apos;">J2_loop0i</span>    ||</td></tr>
<tr><th id="2348">2348</th><td>         Opcode == Hexagon::<span class='error' title="no member named &apos;J2_loop0r&apos; in namespace &apos;llvm::Hexagon&apos;">J2_loop0r</span>    ||</td></tr>
<tr><th id="2349">2349</th><td>         Opcode == Hexagon::<span class='error' title="no member named &apos;J2_loop0iext&apos; in namespace &apos;llvm::Hexagon&apos;">J2_loop0iext</span> ||</td></tr>
<tr><th id="2350">2350</th><td>         Opcode == Hexagon::<span class='error' title="no member named &apos;J2_loop0rext&apos; in namespace &apos;llvm::Hexagon&apos;">J2_loop0rext</span> ||</td></tr>
<tr><th id="2351">2351</th><td>         Opcode == Hexagon::<span class='error' title="no member named &apos;J2_loop1i&apos; in namespace &apos;llvm::Hexagon&apos;">J2_loop1i</span>    ||</td></tr>
<tr><th id="2352">2352</th><td>         Opcode == Hexagon::<span class='error' title="no member named &apos;J2_loop1r&apos; in namespace &apos;llvm::Hexagon&apos;">J2_loop1r</span>    ||</td></tr>
<tr><th id="2353">2353</th><td>         Opcode == Hexagon::<span class='error' title="no member named &apos;J2_loop1iext&apos; in namespace &apos;llvm::Hexagon&apos;">J2_loop1iext</span> ||</td></tr>
<tr><th id="2354">2354</th><td>         Opcode == Hexagon::<span class='error' title="no member named &apos;J2_loop1rext&apos; in namespace &apos;llvm::Hexagon&apos;">J2_loop1rext</span>;</td></tr>
<tr><th id="2355">2355</th><td>}</td></tr>
<tr><th id="2356">2356</th><td></td></tr>
<tr><th id="2357">2357</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo7isMemOpERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isMemOp' data-ref="_ZNK4llvm16HexagonInstrInfo7isMemOpERKNS_12MachineInstrE">isMemOp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="361MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="361MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2358">2358</th><td>  <b>switch</b> (<a class="local col1 ref" href="#361MI" title='MI' data-ref="361MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="2359">2359</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2360">2360</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_iadd_memopw_io&apos; in namespace &apos;llvm::Hexagon&apos;">L4_iadd_memopw_io</span>:</td></tr>
<tr><th id="2361">2361</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_isub_memopw_io&apos; in namespace &apos;llvm::Hexagon&apos;">L4_isub_memopw_io</span>:</td></tr>
<tr><th id="2362">2362</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_add_memopw_io&apos; in namespace &apos;llvm::Hexagon&apos;">L4_add_memopw_io</span>:</td></tr>
<tr><th id="2363">2363</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_sub_memopw_io&apos; in namespace &apos;llvm::Hexagon&apos;">L4_sub_memopw_io</span>:</td></tr>
<tr><th id="2364">2364</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_and_memopw_io&apos; in namespace &apos;llvm::Hexagon&apos;">L4_and_memopw_io</span>:</td></tr>
<tr><th id="2365">2365</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_or_memopw_io&apos; in namespace &apos;llvm::Hexagon&apos;">L4_or_memopw_io</span>:</td></tr>
<tr><th id="2366">2366</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_iadd_memoph_io&apos; in namespace &apos;llvm::Hexagon&apos;">L4_iadd_memoph_io</span>:</td></tr>
<tr><th id="2367">2367</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_isub_memoph_io&apos; in namespace &apos;llvm::Hexagon&apos;">L4_isub_memoph_io</span>:</td></tr>
<tr><th id="2368">2368</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_add_memoph_io&apos; in namespace &apos;llvm::Hexagon&apos;">L4_add_memoph_io</span>:</td></tr>
<tr><th id="2369">2369</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_sub_memoph_io&apos; in namespace &apos;llvm::Hexagon&apos;">L4_sub_memoph_io</span>:</td></tr>
<tr><th id="2370">2370</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_and_memoph_io&apos; in namespace &apos;llvm::Hexagon&apos;">L4_and_memoph_io</span>:</td></tr>
<tr><th id="2371">2371</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_or_memoph_io&apos; in namespace &apos;llvm::Hexagon&apos;">L4_or_memoph_io</span>:</td></tr>
<tr><th id="2372">2372</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_iadd_memopb_io&apos; in namespace &apos;llvm::Hexagon&apos;">L4_iadd_memopb_io</span>:</td></tr>
<tr><th id="2373">2373</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_isub_memopb_io&apos; in namespace &apos;llvm::Hexagon&apos;">L4_isub_memopb_io</span>:</td></tr>
<tr><th id="2374">2374</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_add_memopb_io&apos; in namespace &apos;llvm::Hexagon&apos;">L4_add_memopb_io</span>:</td></tr>
<tr><th id="2375">2375</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_sub_memopb_io&apos; in namespace &apos;llvm::Hexagon&apos;">L4_sub_memopb_io</span>:</td></tr>
<tr><th id="2376">2376</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_and_memopb_io&apos; in namespace &apos;llvm::Hexagon&apos;">L4_and_memopb_io</span>:</td></tr>
<tr><th id="2377">2377</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_or_memopb_io&apos; in namespace &apos;llvm::Hexagon&apos;">L4_or_memopb_io</span>:</td></tr>
<tr><th id="2378">2378</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_ior_memopb_io&apos; in namespace &apos;llvm::Hexagon&apos;">L4_ior_memopb_io</span>:</td></tr>
<tr><th id="2379">2379</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_ior_memoph_io&apos; in namespace &apos;llvm::Hexagon&apos;">L4_ior_memoph_io</span>:</td></tr>
<tr><th id="2380">2380</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_ior_memopw_io&apos; in namespace &apos;llvm::Hexagon&apos;">L4_ior_memopw_io</span>:</td></tr>
<tr><th id="2381">2381</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_iand_memopb_io&apos; in namespace &apos;llvm::Hexagon&apos;">L4_iand_memopb_io</span>:</td></tr>
<tr><th id="2382">2382</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_iand_memoph_io&apos; in namespace &apos;llvm::Hexagon&apos;">L4_iand_memoph_io</span>:</td></tr>
<tr><th id="2383">2383</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_iand_memopw_io&apos; in namespace &apos;llvm::Hexagon&apos;">L4_iand_memopw_io</span>:</td></tr>
<tr><th id="2384">2384</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2385">2385</th><td>  }</td></tr>
<tr><th id="2386">2386</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2387">2387</th><td>}</td></tr>
<tr><th id="2388">2388</th><td></td></tr>
<tr><th id="2389">2389</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo10isNewValueERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isNewValue' data-ref="_ZNK4llvm16HexagonInstrInfo10isNewValueERKNS_12MachineInstrE">isNewValue</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="362MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="362MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2390">2390</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="363F" title='F' data-type='const uint64_t' data-ref="363F">F</dfn> = <a class="local col2 ref" href="#362MI" title='MI' data-ref="362MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a>;</td></tr>
<tr><th id="2391">2391</th><td>  <b>return</b> (<a class="local col3 ref" href="#363F" title='F' data-ref="363F">F</a> &gt;&gt; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::NewValuePos" title='llvm::HexagonII::NewValuePos' data-ref="llvm::HexagonII::NewValuePos">NewValuePos</a>) &amp; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::NewValueMask" title='llvm::HexagonII::NewValueMask' data-ref="llvm::HexagonII::NewValueMask">NewValueMask</a>;</td></tr>
<tr><th id="2392">2392</th><td>}</td></tr>
<tr><th id="2393">2393</th><td></td></tr>
<tr><th id="2394">2394</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo10isNewValueEj" title='llvm::HexagonInstrInfo::isNewValue' data-ref="_ZNK4llvm16HexagonInstrInfo10isNewValueEj">isNewValue</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="364Opcode" title='Opcode' data-type='unsigned int' data-ref="364Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="2395">2395</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="365F" title='F' data-type='const uint64_t' data-ref="365F">F</dfn> = <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opcode).TSFlags;</td></tr>
<tr><th id="2396">2396</th><td>  <b>return</b> (<a class="local col5 ref" href="#365F" title='F' data-ref="365F">F</a> &gt;&gt; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::NewValuePos" title='llvm::HexagonII::NewValuePos' data-ref="llvm::HexagonII::NewValuePos">NewValuePos</a>) &amp; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::NewValueMask" title='llvm::HexagonII::NewValueMask' data-ref="llvm::HexagonII::NewValueMask">NewValueMask</a>;</td></tr>
<tr><th id="2397">2397</th><td>}</td></tr>
<tr><th id="2398">2398</th><td></td></tr>
<tr><th id="2399">2399</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo14isNewValueInstERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isNewValueInst' data-ref="_ZNK4llvm16HexagonInstrInfo14isNewValueInstERKNS_12MachineInstrE">isNewValueInst</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="366MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="366MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2400">2400</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm16HexagonInstrInfo14isNewValueJumpERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isNewValueJump' data-ref="_ZNK4llvm16HexagonInstrInfo14isNewValueJumpERKNS_12MachineInstrE">isNewValueJump</a>(<a class="local col6 ref" href="#366MI" title='MI' data-ref="366MI">MI</a>) || <a class="member" href="#_ZNK4llvm16HexagonInstrInfo15isNewValueStoreERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isNewValueStore' data-ref="_ZNK4llvm16HexagonInstrInfo15isNewValueStoreERKNS_12MachineInstrE">isNewValueStore</a>(<a class="local col6 ref" href="#366MI" title='MI' data-ref="366MI">MI</a>);</td></tr>
<tr><th id="2401">2401</th><td>}</td></tr>
<tr><th id="2402">2402</th><td></td></tr>
<tr><th id="2403">2403</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo14isNewValueJumpERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isNewValueJump' data-ref="_ZNK4llvm16HexagonInstrInfo14isNewValueJumpERKNS_12MachineInstrE">isNewValueJump</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="367MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="367MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2404">2404</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm16HexagonInstrInfo10isNewValueERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isNewValue' data-ref="_ZNK4llvm16HexagonInstrInfo10isNewValueERKNS_12MachineInstrE">isNewValue</a>(<a class="local col7 ref" href="#367MI" title='MI' data-ref="367MI">MI</a>) &amp;&amp; <a class="local col7 ref" href="#367MI" title='MI' data-ref="367MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isBranch' data-ref="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE">isBranch</a>();</td></tr>
<tr><th id="2405">2405</th><td>}</td></tr>
<tr><th id="2406">2406</th><td></td></tr>
<tr><th id="2407">2407</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo14isNewValueJumpEj" title='llvm::HexagonInstrInfo::isNewValueJump' data-ref="_ZNK4llvm16HexagonInstrInfo14isNewValueJumpEj">isNewValueJump</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="368Opcode" title='Opcode' data-type='unsigned int' data-ref="368Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="2408">2408</th><td>  <b>return</b> isNewValue(Opcode) &amp;&amp; <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opcode).isBranch() &amp;&amp; isPredicated(Opcode);</td></tr>
<tr><th id="2409">2409</th><td>}</td></tr>
<tr><th id="2410">2410</th><td></td></tr>
<tr><th id="2411">2411</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo15isNewValueStoreERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isNewValueStore' data-ref="_ZNK4llvm16HexagonInstrInfo15isNewValueStoreERKNS_12MachineInstrE">isNewValueStore</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="369MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="369MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2412">2412</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="370F" title='F' data-type='const uint64_t' data-ref="370F">F</dfn> = <a class="local col9 ref" href="#369MI" title='MI' data-ref="369MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a>;</td></tr>
<tr><th id="2413">2413</th><td>  <b>return</b> (<a class="local col0 ref" href="#370F" title='F' data-ref="370F">F</a> &gt;&gt; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::NVStorePos" title='llvm::HexagonII::NVStorePos' data-ref="llvm::HexagonII::NVStorePos">NVStorePos</a>) &amp; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::NVStoreMask" title='llvm::HexagonII::NVStoreMask' data-ref="llvm::HexagonII::NVStoreMask">NVStoreMask</a>;</td></tr>
<tr><th id="2414">2414</th><td>}</td></tr>
<tr><th id="2415">2415</th><td></td></tr>
<tr><th id="2416">2416</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo15isNewValueStoreEj" title='llvm::HexagonInstrInfo::isNewValueStore' data-ref="_ZNK4llvm16HexagonInstrInfo15isNewValueStoreEj">isNewValueStore</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="371Opcode" title='Opcode' data-type='unsigned int' data-ref="371Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="2417">2417</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="372F" title='F' data-type='const uint64_t' data-ref="372F">F</dfn> = <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opcode).TSFlags;</td></tr>
<tr><th id="2418">2418</th><td>  <b>return</b> (<a class="local col2 ref" href="#372F" title='F' data-ref="372F">F</a> &gt;&gt; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::NVStorePos" title='llvm::HexagonII::NVStorePos' data-ref="llvm::HexagonII::NVStorePos">NVStorePos</a>) &amp; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::NVStoreMask" title='llvm::HexagonII::NVStoreMask' data-ref="llvm::HexagonII::NVStoreMask">NVStoreMask</a>;</td></tr>
<tr><th id="2419">2419</th><td>}</td></tr>
<tr><th id="2420">2420</th><td></td></tr>
<tr><th id="2421">2421</th><td><i>// Returns true if a particular operand is extendable for an instruction.</i></td></tr>
<tr><th id="2422">2422</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo17isOperandExtendedERKNS_12MachineInstrEj" title='llvm::HexagonInstrInfo::isOperandExtended' data-ref="_ZNK4llvm16HexagonInstrInfo17isOperandExtendedERKNS_12MachineInstrEj">isOperandExtended</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="373MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="373MI">MI</dfn>,</td></tr>
<tr><th id="2423">2423</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="374OperandNum" title='OperandNum' data-type='unsigned int' data-ref="374OperandNum">OperandNum</dfn>) <em>const</em> {</td></tr>
<tr><th id="2424">2424</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="375F" title='F' data-type='const uint64_t' data-ref="375F">F</dfn> = <a class="local col3 ref" href="#373MI" title='MI' data-ref="373MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a>;</td></tr>
<tr><th id="2425">2425</th><td>  <b>return</b> ((<a class="local col5 ref" href="#375F" title='F' data-ref="375F">F</a> &gt;&gt; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::ExtendableOpPos" title='llvm::HexagonII::ExtendableOpPos' data-ref="llvm::HexagonII::ExtendableOpPos">ExtendableOpPos</a>) &amp; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::ExtendableOpMask" title='llvm::HexagonII::ExtendableOpMask' data-ref="llvm::HexagonII::ExtendableOpMask">ExtendableOpMask</a>)</td></tr>
<tr><th id="2426">2426</th><td>          == <a class="local col4 ref" href="#374OperandNum" title='OperandNum' data-ref="374OperandNum">OperandNum</a>;</td></tr>
<tr><th id="2427">2427</th><td>}</td></tr>
<tr><th id="2428">2428</th><td></td></tr>
<tr><th id="2429">2429</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo15isPredicatedNewERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isPredicatedNew' data-ref="_ZNK4llvm16HexagonInstrInfo15isPredicatedNewERKNS_12MachineInstrE">isPredicatedNew</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="376MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="376MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2430">2430</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="377F" title='F' data-type='const uint64_t' data-ref="377F">F</dfn> = <a class="local col6 ref" href="#376MI" title='MI' data-ref="376MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a>;</td></tr>
<tr><th id="2431">2431</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isPredicated(MI)) ? void (0) : __assert_fail (&quot;isPredicated(MI)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp&quot;, 2431, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm16HexagonInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isPredicated' data-ref="_ZNK4llvm16HexagonInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</a>(<a class="local col6 ref" href="#376MI" title='MI' data-ref="376MI">MI</a>));</td></tr>
<tr><th id="2432">2432</th><td>  <b>return</b> (<a class="local col7 ref" href="#377F" title='F' data-ref="377F">F</a> &gt;&gt; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::PredicatedNewPos" title='llvm::HexagonII::PredicatedNewPos' data-ref="llvm::HexagonII::PredicatedNewPos">PredicatedNewPos</a>) &amp; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::PredicatedNewMask" title='llvm::HexagonII::PredicatedNewMask' data-ref="llvm::HexagonII::PredicatedNewMask">PredicatedNewMask</a>;</td></tr>
<tr><th id="2433">2433</th><td>}</td></tr>
<tr><th id="2434">2434</th><td></td></tr>
<tr><th id="2435">2435</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo15isPredicatedNewEj" title='llvm::HexagonInstrInfo::isPredicatedNew' data-ref="_ZNK4llvm16HexagonInstrInfo15isPredicatedNewEj">isPredicatedNew</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="378Opcode" title='Opcode' data-type='unsigned int' data-ref="378Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="2436">2436</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="379F" title='F' data-type='const uint64_t' data-ref="379F">F</dfn> = <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opcode).TSFlags;</td></tr>
<tr><th id="2437">2437</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isPredicated(Opcode)) ? void (0) : __assert_fail (&quot;isPredicated(Opcode)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp&quot;, 2437, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm16HexagonInstrInfo12isPredicatedEj" title='llvm::HexagonInstrInfo::isPredicated' data-ref="_ZNK4llvm16HexagonInstrInfo12isPredicatedEj">isPredicated</a>(<a class="local col8 ref" href="#378Opcode" title='Opcode' data-ref="378Opcode">Opcode</a>));</td></tr>
<tr><th id="2438">2438</th><td>  <b>return</b> (<a class="local col9 ref" href="#379F" title='F' data-ref="379F">F</a> &gt;&gt; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::PredicatedNewPos" title='llvm::HexagonII::PredicatedNewPos' data-ref="llvm::HexagonII::PredicatedNewPos">PredicatedNewPos</a>) &amp; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::PredicatedNewMask" title='llvm::HexagonII::PredicatedNewMask' data-ref="llvm::HexagonII::PredicatedNewMask">PredicatedNewMask</a>;</td></tr>
<tr><th id="2439">2439</th><td>}</td></tr>
<tr><th id="2440">2440</th><td></td></tr>
<tr><th id="2441">2441</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo16isPredicatedTrueERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isPredicatedTrue' data-ref="_ZNK4llvm16HexagonInstrInfo16isPredicatedTrueERKNS_12MachineInstrE">isPredicatedTrue</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="380MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="380MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2442">2442</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="381F" title='F' data-type='const uint64_t' data-ref="381F">F</dfn> = <a class="local col0 ref" href="#380MI" title='MI' data-ref="380MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a>;</td></tr>
<tr><th id="2443">2443</th><td>  <b>return</b> !((<a class="local col1 ref" href="#381F" title='F' data-ref="381F">F</a> &gt;&gt; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::PredicatedFalsePos" title='llvm::HexagonII::PredicatedFalsePos' data-ref="llvm::HexagonII::PredicatedFalsePos">PredicatedFalsePos</a>) &amp;</td></tr>
<tr><th id="2444">2444</th><td>           <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::PredicatedFalseMask" title='llvm::HexagonII::PredicatedFalseMask' data-ref="llvm::HexagonII::PredicatedFalseMask">PredicatedFalseMask</a>);</td></tr>
<tr><th id="2445">2445</th><td>}</td></tr>
<tr><th id="2446">2446</th><td></td></tr>
<tr><th id="2447">2447</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo16isPredicatedTrueEj" title='llvm::HexagonInstrInfo::isPredicatedTrue' data-ref="_ZNK4llvm16HexagonInstrInfo16isPredicatedTrueEj">isPredicatedTrue</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="382Opcode" title='Opcode' data-type='unsigned int' data-ref="382Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="2448">2448</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="383F" title='F' data-type='const uint64_t' data-ref="383F">F</dfn> = <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opcode).TSFlags;</td></tr>
<tr><th id="2449">2449</th><td>  <i>// Make sure that the instruction is predicated.</i></td></tr>
<tr><th id="2450">2450</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((F&gt;&gt; HexagonII::PredicatedPos) &amp; HexagonII::PredicatedMask) ? void (0) : __assert_fail (&quot;(F&gt;&gt; HexagonII::PredicatedPos) &amp; HexagonII::PredicatedMask&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp&quot;, 2450, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col3 ref" href="#383F" title='F' data-ref="383F">F</a>&gt;&gt; HexagonII::<a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::PredicatedPos" title='llvm::HexagonII::PredicatedPos' data-ref="llvm::HexagonII::PredicatedPos">PredicatedPos</a>) &amp; HexagonII::<a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::PredicatedMask" title='llvm::HexagonII::PredicatedMask' data-ref="llvm::HexagonII::PredicatedMask">PredicatedMask</a>);</td></tr>
<tr><th id="2451">2451</th><td>  <b>return</b> !((<a class="local col3 ref" href="#383F" title='F' data-ref="383F">F</a> &gt;&gt; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::PredicatedFalsePos" title='llvm::HexagonII::PredicatedFalsePos' data-ref="llvm::HexagonII::PredicatedFalsePos">PredicatedFalsePos</a>) &amp;</td></tr>
<tr><th id="2452">2452</th><td>           <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::PredicatedFalseMask" title='llvm::HexagonII::PredicatedFalseMask' data-ref="llvm::HexagonII::PredicatedFalseMask">PredicatedFalseMask</a>);</td></tr>
<tr><th id="2453">2453</th><td>}</td></tr>
<tr><th id="2454">2454</th><td></td></tr>
<tr><th id="2455">2455</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo12isPredicatedEj" title='llvm::HexagonInstrInfo::isPredicated' data-ref="_ZNK4llvm16HexagonInstrInfo12isPredicatedEj">isPredicated</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="384Opcode" title='Opcode' data-type='unsigned int' data-ref="384Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="2456">2456</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="385F" title='F' data-type='const uint64_t' data-ref="385F">F</dfn> = <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opcode).TSFlags;</td></tr>
<tr><th id="2457">2457</th><td>  <b>return</b> (<a class="local col5 ref" href="#385F" title='F' data-ref="385F">F</a> &gt;&gt; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::PredicatedPos" title='llvm::HexagonII::PredicatedPos' data-ref="llvm::HexagonII::PredicatedPos">PredicatedPos</a>) &amp; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::PredicatedMask" title='llvm::HexagonII::PredicatedMask' data-ref="llvm::HexagonII::PredicatedMask">PredicatedMask</a>;</td></tr>
<tr><th id="2458">2458</th><td>}</td></tr>
<tr><th id="2459">2459</th><td></td></tr>
<tr><th id="2460">2460</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo15isPredicateLateEj" title='llvm::HexagonInstrInfo::isPredicateLate' data-ref="_ZNK4llvm16HexagonInstrInfo15isPredicateLateEj">isPredicateLate</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="386Opcode" title='Opcode' data-type='unsigned int' data-ref="386Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="2461">2461</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="387F" title='F' data-type='const uint64_t' data-ref="387F">F</dfn> = <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opcode).TSFlags;</td></tr>
<tr><th id="2462">2462</th><td>  <b>return</b> (<a class="local col7 ref" href="#387F" title='F' data-ref="387F">F</a> &gt;&gt; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::PredicateLatePos" title='llvm::HexagonII::PredicateLatePos' data-ref="llvm::HexagonII::PredicateLatePos">PredicateLatePos</a>) &amp; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::PredicateLateMask" title='llvm::HexagonII::PredicateLateMask' data-ref="llvm::HexagonII::PredicateLateMask">PredicateLateMask</a>;</td></tr>
<tr><th id="2463">2463</th><td>}</td></tr>
<tr><th id="2464">2464</th><td></td></tr>
<tr><th id="2465">2465</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo16isPredictedTakenEj" title='llvm::HexagonInstrInfo::isPredictedTaken' data-ref="_ZNK4llvm16HexagonInstrInfo16isPredictedTakenEj">isPredictedTaken</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="388Opcode" title='Opcode' data-type='unsigned int' data-ref="388Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="2466">2466</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="389F" title='F' data-type='const uint64_t' data-ref="389F">F</dfn> = <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opcode).TSFlags;</td></tr>
<tr><th id="2467">2467</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (get(Opcode).isBranch() &amp;&amp; (isPredicatedNew(Opcode) || isNewValue(Opcode))) ? void (0) : __assert_fail (&quot;get(Opcode).isBranch() &amp;&amp; (isPredicatedNew(Opcode) || isNewValue(Opcode))&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp&quot;, 2468, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opcode).isBranch() &amp;&amp;</td></tr>
<tr><th id="2468">2468</th><td>         (isPredicatedNew(Opcode) || isNewValue(Opcode)));</td></tr>
<tr><th id="2469">2469</th><td>  <b>return</b> (<a class="local col9 ref" href="#389F" title='F' data-ref="389F">F</a> &gt;&gt; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::TakenPos" title='llvm::HexagonII::TakenPos' data-ref="llvm::HexagonII::TakenPos">TakenPos</a>) &amp; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::TakenMask" title='llvm::HexagonII::TakenMask' data-ref="llvm::HexagonII::TakenMask">TakenMask</a>;</td></tr>
<tr><th id="2470">2470</th><td>}</td></tr>
<tr><th id="2471">2471</th><td></td></tr>
<tr><th id="2472">2472</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo25isSaveCalleeSavedRegsCallERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isSaveCalleeSavedRegsCall' data-ref="_ZNK4llvm16HexagonInstrInfo25isSaveCalleeSavedRegsCallERKNS_12MachineInstrE">isSaveCalleeSavedRegsCall</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="390MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="390MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2473">2473</th><td>  <b>return</b> MI.getOpcode() == Hexagon::<span class='error' title="no member named &apos;SAVE_REGISTERS_CALL_V4&apos; in namespace &apos;llvm::Hexagon&apos;">SAVE_REGISTERS_CALL_V4</span> ||</td></tr>
<tr><th id="2474">2474</th><td>         MI.getOpcode() == Hexagon::<span class='error' title="no member named &apos;SAVE_REGISTERS_CALL_V4_EXT&apos; in namespace &apos;llvm::Hexagon&apos;">SAVE_REGISTERS_CALL_V4_EXT</span> ||</td></tr>
<tr><th id="2475">2475</th><td>         MI.getOpcode() == Hexagon::<span class='error' title="no member named &apos;SAVE_REGISTERS_CALL_V4_PIC&apos; in namespace &apos;llvm::Hexagon&apos;">SAVE_REGISTERS_CALL_V4_PIC</span> ||</td></tr>
<tr><th id="2476">2476</th><td>         MI.getOpcode() == Hexagon::<span class='error' title="no member named &apos;SAVE_REGISTERS_CALL_V4_EXT_PIC&apos; in namespace &apos;llvm::Hexagon&apos;">SAVE_REGISTERS_CALL_V4_EXT_PIC</span>;</td></tr>
<tr><th id="2477">2477</th><td>}</td></tr>
<tr><th id="2478">2478</th><td></td></tr>
<tr><th id="2479">2479</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo19isSignExtendingLoadERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isSignExtendingLoad' data-ref="_ZNK4llvm16HexagonInstrInfo19isSignExtendingLoadERKNS_12MachineInstrE">isSignExtendingLoad</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="391MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="391MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2480">2480</th><td>  <b>switch</b> (<a class="local col1 ref" href="#391MI" title='MI' data-ref="391MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="2481">2481</th><td>  <i>// Byte</i></td></tr>
<tr><th id="2482">2482</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadrb_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadrb_io</span>:</td></tr>
<tr><th id="2483">2483</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_loadrb_ur&apos; in namespace &apos;llvm::Hexagon&apos;">L4_loadrb_ur</span>:</td></tr>
<tr><th id="2484">2484</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_loadrb_ap&apos; in namespace &apos;llvm::Hexagon&apos;">L4_loadrb_ap</span>:</td></tr>
<tr><th id="2485">2485</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadrb_pr&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadrb_pr</span>:</td></tr>
<tr><th id="2486">2486</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadrb_pbr&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadrb_pbr</span>:</td></tr>
<tr><th id="2487">2487</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadrb_pi&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadrb_pi</span>:</td></tr>
<tr><th id="2488">2488</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadrb_pci&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadrb_pci</span>:</td></tr>
<tr><th id="2489">2489</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadrb_pcr&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadrb_pcr</span>:</td></tr>
<tr><th id="2490">2490</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadbsw2_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadbsw2_io</span>:</td></tr>
<tr><th id="2491">2491</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_loadbsw2_ur&apos; in namespace &apos;llvm::Hexagon&apos;">L4_loadbsw2_ur</span>:</td></tr>
<tr><th id="2492">2492</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_loadbsw2_ap&apos; in namespace &apos;llvm::Hexagon&apos;">L4_loadbsw2_ap</span>:</td></tr>
<tr><th id="2493">2493</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadbsw2_pr&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadbsw2_pr</span>:</td></tr>
<tr><th id="2494">2494</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadbsw2_pbr&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadbsw2_pbr</span>:</td></tr>
<tr><th id="2495">2495</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadbsw2_pi&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadbsw2_pi</span>:</td></tr>
<tr><th id="2496">2496</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadbsw2_pci&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadbsw2_pci</span>:</td></tr>
<tr><th id="2497">2497</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadbsw2_pcr&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadbsw2_pcr</span>:</td></tr>
<tr><th id="2498">2498</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadbsw4_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadbsw4_io</span>:</td></tr>
<tr><th id="2499">2499</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_loadbsw4_ur&apos; in namespace &apos;llvm::Hexagon&apos;">L4_loadbsw4_ur</span>:</td></tr>
<tr><th id="2500">2500</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_loadbsw4_ap&apos; in namespace &apos;llvm::Hexagon&apos;">L4_loadbsw4_ap</span>:</td></tr>
<tr><th id="2501">2501</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadbsw4_pr&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadbsw4_pr</span>:</td></tr>
<tr><th id="2502">2502</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadbsw4_pbr&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadbsw4_pbr</span>:</td></tr>
<tr><th id="2503">2503</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadbsw4_pi&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadbsw4_pi</span>:</td></tr>
<tr><th id="2504">2504</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadbsw4_pci&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadbsw4_pci</span>:</td></tr>
<tr><th id="2505">2505</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadbsw4_pcr&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadbsw4_pcr</span>:</td></tr>
<tr><th id="2506">2506</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_loadrb_rr&apos; in namespace &apos;llvm::Hexagon&apos;">L4_loadrb_rr</span>:</td></tr>
<tr><th id="2507">2507</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_ploadrbt_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_ploadrbt_io</span>:</td></tr>
<tr><th id="2508">2508</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_ploadrbt_pi&apos; in namespace &apos;llvm::Hexagon&apos;">L2_ploadrbt_pi</span>:</td></tr>
<tr><th id="2509">2509</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_ploadrbf_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_ploadrbf_io</span>:</td></tr>
<tr><th id="2510">2510</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_ploadrbf_pi&apos; in namespace &apos;llvm::Hexagon&apos;">L2_ploadrbf_pi</span>:</td></tr>
<tr><th id="2511">2511</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_ploadrbtnew_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_ploadrbtnew_io</span>:</td></tr>
<tr><th id="2512">2512</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_ploadrbfnew_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_ploadrbfnew_io</span>:</td></tr>
<tr><th id="2513">2513</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_ploadrbt_rr&apos; in namespace &apos;llvm::Hexagon&apos;">L4_ploadrbt_rr</span>:</td></tr>
<tr><th id="2514">2514</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_ploadrbf_rr&apos; in namespace &apos;llvm::Hexagon&apos;">L4_ploadrbf_rr</span>:</td></tr>
<tr><th id="2515">2515</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_ploadrbtnew_rr&apos; in namespace &apos;llvm::Hexagon&apos;">L4_ploadrbtnew_rr</span>:</td></tr>
<tr><th id="2516">2516</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_ploadrbfnew_rr&apos; in namespace &apos;llvm::Hexagon&apos;">L4_ploadrbfnew_rr</span>:</td></tr>
<tr><th id="2517">2517</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_ploadrbtnew_pi&apos; in namespace &apos;llvm::Hexagon&apos;">L2_ploadrbtnew_pi</span>:</td></tr>
<tr><th id="2518">2518</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_ploadrbfnew_pi&apos; in namespace &apos;llvm::Hexagon&apos;">L2_ploadrbfnew_pi</span>:</td></tr>
<tr><th id="2519">2519</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_ploadrbt_abs&apos; in namespace &apos;llvm::Hexagon&apos;">L4_ploadrbt_abs</span>:</td></tr>
<tr><th id="2520">2520</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_ploadrbf_abs&apos; in namespace &apos;llvm::Hexagon&apos;">L4_ploadrbf_abs</span>:</td></tr>
<tr><th id="2521">2521</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_ploadrbtnew_abs&apos; in namespace &apos;llvm::Hexagon&apos;">L4_ploadrbtnew_abs</span>:</td></tr>
<tr><th id="2522">2522</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_ploadrbfnew_abs&apos; in namespace &apos;llvm::Hexagon&apos;">L4_ploadrbfnew_abs</span>:</td></tr>
<tr><th id="2523">2523</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadrbgp&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadrbgp</span>:</td></tr>
<tr><th id="2524">2524</th><td>  <i>// Half</i></td></tr>
<tr><th id="2525">2525</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadrh_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadrh_io</span>:</td></tr>
<tr><th id="2526">2526</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_loadrh_ur&apos; in namespace &apos;llvm::Hexagon&apos;">L4_loadrh_ur</span>:</td></tr>
<tr><th id="2527">2527</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_loadrh_ap&apos; in namespace &apos;llvm::Hexagon&apos;">L4_loadrh_ap</span>:</td></tr>
<tr><th id="2528">2528</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadrh_pr&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadrh_pr</span>:</td></tr>
<tr><th id="2529">2529</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadrh_pbr&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadrh_pbr</span>:</td></tr>
<tr><th id="2530">2530</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadrh_pi&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadrh_pi</span>:</td></tr>
<tr><th id="2531">2531</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadrh_pci&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadrh_pci</span>:</td></tr>
<tr><th id="2532">2532</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadrh_pcr&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadrh_pcr</span>:</td></tr>
<tr><th id="2533">2533</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_loadrh_rr&apos; in namespace &apos;llvm::Hexagon&apos;">L4_loadrh_rr</span>:</td></tr>
<tr><th id="2534">2534</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_ploadrht_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_ploadrht_io</span>:</td></tr>
<tr><th id="2535">2535</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_ploadrht_pi&apos; in namespace &apos;llvm::Hexagon&apos;">L2_ploadrht_pi</span>:</td></tr>
<tr><th id="2536">2536</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_ploadrhf_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_ploadrhf_io</span>:</td></tr>
<tr><th id="2537">2537</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_ploadrhf_pi&apos; in namespace &apos;llvm::Hexagon&apos;">L2_ploadrhf_pi</span>:</td></tr>
<tr><th id="2538">2538</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_ploadrhtnew_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_ploadrhtnew_io</span>:</td></tr>
<tr><th id="2539">2539</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_ploadrhfnew_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_ploadrhfnew_io</span>:</td></tr>
<tr><th id="2540">2540</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_ploadrht_rr&apos; in namespace &apos;llvm::Hexagon&apos;">L4_ploadrht_rr</span>:</td></tr>
<tr><th id="2541">2541</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_ploadrhf_rr&apos; in namespace &apos;llvm::Hexagon&apos;">L4_ploadrhf_rr</span>:</td></tr>
<tr><th id="2542">2542</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_ploadrhtnew_rr&apos; in namespace &apos;llvm::Hexagon&apos;">L4_ploadrhtnew_rr</span>:</td></tr>
<tr><th id="2543">2543</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_ploadrhfnew_rr&apos; in namespace &apos;llvm::Hexagon&apos;">L4_ploadrhfnew_rr</span>:</td></tr>
<tr><th id="2544">2544</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_ploadrhtnew_pi&apos; in namespace &apos;llvm::Hexagon&apos;">L2_ploadrhtnew_pi</span>:</td></tr>
<tr><th id="2545">2545</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_ploadrhfnew_pi&apos; in namespace &apos;llvm::Hexagon&apos;">L2_ploadrhfnew_pi</span>:</td></tr>
<tr><th id="2546">2546</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_ploadrht_abs&apos; in namespace &apos;llvm::Hexagon&apos;">L4_ploadrht_abs</span>:</td></tr>
<tr><th id="2547">2547</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_ploadrhf_abs&apos; in namespace &apos;llvm::Hexagon&apos;">L4_ploadrhf_abs</span>:</td></tr>
<tr><th id="2548">2548</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_ploadrhtnew_abs&apos; in namespace &apos;llvm::Hexagon&apos;">L4_ploadrhtnew_abs</span>:</td></tr>
<tr><th id="2549">2549</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_ploadrhfnew_abs&apos; in namespace &apos;llvm::Hexagon&apos;">L4_ploadrhfnew_abs</span>:</td></tr>
<tr><th id="2550">2550</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadrhgp&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadrhgp</span>:</td></tr>
<tr><th id="2551">2551</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2552">2552</th><td>  <b>default</b>:</td></tr>
<tr><th id="2553">2553</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2554">2554</th><td>  }</td></tr>
<tr><th id="2555">2555</th><td>}</td></tr>
<tr><th id="2556">2556</th><td></td></tr>
<tr><th id="2557">2557</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo6isSoloERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isSolo' data-ref="_ZNK4llvm16HexagonInstrInfo6isSoloERKNS_12MachineInstrE">isSolo</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="392MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="392MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2558">2558</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="393F" title='F' data-type='const uint64_t' data-ref="393F">F</dfn> = <a class="local col2 ref" href="#392MI" title='MI' data-ref="392MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a>;</td></tr>
<tr><th id="2559">2559</th><td>  <b>return</b> (<a class="local col3 ref" href="#393F" title='F' data-ref="393F">F</a> &gt;&gt; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::SoloPos" title='llvm::HexagonII::SoloPos' data-ref="llvm::HexagonII::SoloPos">SoloPos</a>) &amp; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::SoloMask" title='llvm::HexagonII::SoloMask' data-ref="llvm::HexagonII::SoloMask">SoloMask</a>;</td></tr>
<tr><th id="2560">2560</th><td>}</td></tr>
<tr><th id="2561">2561</th><td></td></tr>
<tr><th id="2562">2562</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo16isSpillPredRegOpERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isSpillPredRegOp' data-ref="_ZNK4llvm16HexagonInstrInfo16isSpillPredRegOpERKNS_12MachineInstrE">isSpillPredRegOp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="394MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="394MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2563">2563</th><td>  <b>switch</b> (<a class="local col4 ref" href="#394MI" title='MI' data-ref="394MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="2564">2564</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;STriw_pred&apos; in namespace &apos;llvm::Hexagon&apos;">STriw_pred</span>:</td></tr>
<tr><th id="2565">2565</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;LDriw_pred&apos; in namespace &apos;llvm::Hexagon&apos;">LDriw_pred</span>:</td></tr>
<tr><th id="2566">2566</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2567">2567</th><td>  <b>default</b>:</td></tr>
<tr><th id="2568">2568</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2569">2569</th><td>  }</td></tr>
<tr><th id="2570">2570</th><td>}</td></tr>
<tr><th id="2571">2571</th><td></td></tr>
<tr><th id="2572">2572</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo10isTailCallERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isTailCall' data-ref="_ZNK4llvm16HexagonInstrInfo10isTailCallERKNS_12MachineInstrE">isTailCall</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="395MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="395MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2573">2573</th><td>  <b>if</b> (!<a class="local col5 ref" href="#395MI" title='MI' data-ref="395MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isBranch' data-ref="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE">isBranch</a>())</td></tr>
<tr><th id="2574">2574</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2575">2575</th><td></td></tr>
<tr><th id="2576">2576</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col6 decl" id="396Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="396Op">Op</dfn> : <a class="local col5 ref" href="#395MI" title='MI' data-ref="395MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv">operands</a>())</td></tr>
<tr><th id="2577">2577</th><td>    <b>if</b> (<a class="local col6 ref" href="#396Op" title='Op' data-ref="396Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8isGlobalEv" title='llvm::MachineOperand::isGlobal' data-ref="_ZNK4llvm14MachineOperand8isGlobalEv">isGlobal</a>() || <a class="local col6 ref" href="#396Op" title='Op' data-ref="396Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8isSymbolEv" title='llvm::MachineOperand::isSymbol' data-ref="_ZNK4llvm14MachineOperand8isSymbolEv">isSymbol</a>())</td></tr>
<tr><th id="2578">2578</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2579">2579</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2580">2580</th><td>}</td></tr>
<tr><th id="2581">2581</th><td></td></tr>
<tr><th id="2582">2582</th><td><i>// Returns true when SU has a timing class TC1.</i></td></tr>
<tr><th id="2583">2583</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo5isTC1ERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isTC1' data-ref="_ZNK4llvm16HexagonInstrInfo5isTC1ERKNS_12MachineInstrE">isTC1</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="397MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="397MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2584">2584</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="398SchedClass" title='SchedClass' data-type='unsigned int' data-ref="398SchedClass">SchedClass</dfn> = <a class="local col7 ref" href="#397MI" title='MI' data-ref="397MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc13getSchedClassEv" title='llvm::MCInstrDesc::getSchedClass' data-ref="_ZNK4llvm11MCInstrDesc13getSchedClassEv">getSchedClass</a>();</td></tr>
<tr><th id="2585">2585</th><td>  <b>return</b> <a class="ref" href="HexagonDepTimingClasses.h.html#_ZN4llvm6is_TC1Ej" title='llvm::is_TC1' data-ref="_ZN4llvm6is_TC1Ej">is_TC1</a>(<a class="local col8 ref" href="#398SchedClass" title='SchedClass' data-ref="398SchedClass">SchedClass</a>);</td></tr>
<tr><th id="2586">2586</th><td>}</td></tr>
<tr><th id="2587">2587</th><td></td></tr>
<tr><th id="2588">2588</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo5isTC2ERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isTC2' data-ref="_ZNK4llvm16HexagonInstrInfo5isTC2ERKNS_12MachineInstrE">isTC2</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="399MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="399MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2589">2589</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="400SchedClass" title='SchedClass' data-type='unsigned int' data-ref="400SchedClass">SchedClass</dfn> = <a class="local col9 ref" href="#399MI" title='MI' data-ref="399MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc13getSchedClassEv" title='llvm::MCInstrDesc::getSchedClass' data-ref="_ZNK4llvm11MCInstrDesc13getSchedClassEv">getSchedClass</a>();</td></tr>
<tr><th id="2590">2590</th><td>  <b>return</b> <a class="ref" href="HexagonDepTimingClasses.h.html#_ZN4llvm6is_TC2Ej" title='llvm::is_TC2' data-ref="_ZN4llvm6is_TC2Ej">is_TC2</a>(<a class="local col0 ref" href="#400SchedClass" title='SchedClass' data-ref="400SchedClass">SchedClass</a>);</td></tr>
<tr><th id="2591">2591</th><td>}</td></tr>
<tr><th id="2592">2592</th><td></td></tr>
<tr><th id="2593">2593</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo10isTC2EarlyERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isTC2Early' data-ref="_ZNK4llvm16HexagonInstrInfo10isTC2EarlyERKNS_12MachineInstrE">isTC2Early</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="401MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="401MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2594">2594</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="402SchedClass" title='SchedClass' data-type='unsigned int' data-ref="402SchedClass">SchedClass</dfn> = <a class="local col1 ref" href="#401MI" title='MI' data-ref="401MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc13getSchedClassEv" title='llvm::MCInstrDesc::getSchedClass' data-ref="_ZNK4llvm11MCInstrDesc13getSchedClassEv">getSchedClass</a>();</td></tr>
<tr><th id="2595">2595</th><td>  <b>return</b> <a class="ref" href="HexagonDepTimingClasses.h.html#_ZN4llvm11is_TC2earlyEj" title='llvm::is_TC2early' data-ref="_ZN4llvm11is_TC2earlyEj">is_TC2early</a>(<a class="local col2 ref" href="#402SchedClass" title='SchedClass' data-ref="402SchedClass">SchedClass</a>);</td></tr>
<tr><th id="2596">2596</th><td>}</td></tr>
<tr><th id="2597">2597</th><td></td></tr>
<tr><th id="2598">2598</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo6isTC4xERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isTC4x' data-ref="_ZNK4llvm16HexagonInstrInfo6isTC4xERKNS_12MachineInstrE">isTC4x</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="403MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="403MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2599">2599</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="404SchedClass" title='SchedClass' data-type='unsigned int' data-ref="404SchedClass">SchedClass</dfn> = <a class="local col3 ref" href="#403MI" title='MI' data-ref="403MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc13getSchedClassEv" title='llvm::MCInstrDesc::getSchedClass' data-ref="_ZNK4llvm11MCInstrDesc13getSchedClassEv">getSchedClass</a>();</td></tr>
<tr><th id="2600">2600</th><td>  <b>return</b> <a class="ref" href="HexagonDepTimingClasses.h.html#_ZN4llvm7is_TC4xEj" title='llvm::is_TC4x' data-ref="_ZN4llvm7is_TC4xEj">is_TC4x</a>(<a class="local col4 ref" href="#404SchedClass" title='SchedClass' data-ref="404SchedClass">SchedClass</a>);</td></tr>
<tr><th id="2601">2601</th><td>}</td></tr>
<tr><th id="2602">2602</th><td></td></tr>
<tr><th id="2603">2603</th><td><i>// Schedule this ASAP.</i></td></tr>
<tr><th id="2604">2604</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo19isToBeScheduledASAPERKNS_12MachineInstrES3_" title='llvm::HexagonInstrInfo::isToBeScheduledASAP' data-ref="_ZNK4llvm16HexagonInstrInfo19isToBeScheduledASAPERKNS_12MachineInstrES3_">isToBeScheduledASAP</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="405MI1" title='MI1' data-type='const llvm::MachineInstr &amp;' data-ref="405MI1">MI1</dfn>,</td></tr>
<tr><th id="2605">2605</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="406MI2" title='MI2' data-type='const llvm::MachineInstr &amp;' data-ref="406MI2">MI2</dfn>) <em>const</em> {</td></tr>
<tr><th id="2606">2606</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm16HexagonInstrInfo12mayBeCurLoadERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::mayBeCurLoad' data-ref="_ZNK4llvm16HexagonInstrInfo12mayBeCurLoadERKNS_12MachineInstrE">mayBeCurLoad</a>(<a class="local col5 ref" href="#405MI1" title='MI1' data-ref="405MI1">MI1</a>)) {</td></tr>
<tr><th id="2607">2607</th><td>    <i>// if (result of SU is used in Next) return true;</i></td></tr>
<tr><th id="2608">2608</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="407DstReg" title='DstReg' data-type='unsigned int' data-ref="407DstReg">DstReg</dfn> = <a class="local col5 ref" href="#405MI1" title='MI1' data-ref="405MI1">MI1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2609">2609</th><td>    <em>int</em> <dfn class="local col8 decl" id="408N" title='N' data-type='int' data-ref="408N">N</dfn> = <a class="local col6 ref" href="#406MI2" title='MI2' data-ref="406MI2">MI2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="2610">2610</th><td>    <b>for</b> (<em>int</em> <dfn class="local col9 decl" id="409I" title='I' data-type='int' data-ref="409I">I</dfn> = <var>0</var>; <a class="local col9 ref" href="#409I" title='I' data-ref="409I">I</a> &lt; <a class="local col8 ref" href="#408N" title='N' data-ref="408N">N</a>; <a class="local col9 ref" href="#409I" title='I' data-ref="409I">I</a>++)</td></tr>
<tr><th id="2611">2611</th><td>      <b>if</b> (<a class="local col6 ref" href="#406MI2" title='MI2' data-ref="406MI2">MI2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#409I" title='I' data-ref="409I">I</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col7 ref" href="#407DstReg" title='DstReg' data-ref="407DstReg">DstReg</a> == <a class="local col6 ref" href="#406MI2" title='MI2' data-ref="406MI2">MI2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#409I" title='I' data-ref="409I">I</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="2612">2612</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2613">2613</th><td>  }</td></tr>
<tr><th id="2614">2614</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm16HexagonInstrInfo13mayBeNewStoreERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::mayBeNewStore' data-ref="_ZNK4llvm16HexagonInstrInfo13mayBeNewStoreERKNS_12MachineInstrE">mayBeNewStore</a>(<a class="local col6 ref" href="#406MI2" title='MI2' data-ref="406MI2">MI2</a>))</td></tr>
<tr><th id="2615">2615</th><td>    <b>if</b> (MI2.getOpcode() == Hexagon::<span class='error' title="no member named &apos;V6_vS32b_pi&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32b_pi</span>)</td></tr>
<tr><th id="2616">2616</th><td>      <b>if</b> (<a class="local col5 ref" href="#405MI1" title='MI1' data-ref="405MI1">MI1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col6 ref" href="#406MI2" title='MI2' data-ref="406MI2">MI2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="2617">2617</th><td>          <a class="local col5 ref" href="#405MI1" title='MI1' data-ref="405MI1">MI1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col6 ref" href="#406MI2" title='MI2' data-ref="406MI2">MI2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="2618">2618</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2619">2619</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2620">2620</th><td>}</td></tr>
<tr><th id="2621">2621</th><td></td></tr>
<tr><th id="2622">2622</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo8isHVXVecERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isHVXVec' data-ref="_ZNK4llvm16HexagonInstrInfo8isHVXVecERKNS_12MachineInstrE">isHVXVec</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="410MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="410MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2623">2623</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="411V" title='V' data-type='const uint64_t' data-ref="411V">V</dfn> = <a class="member" href="#_ZNK4llvm16HexagonInstrInfo7getTypeERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getType' data-ref="_ZNK4llvm16HexagonInstrInfo7getTypeERKNS_12MachineInstrE">getType</a>(<a class="local col0 ref" href="#410MI" title='MI' data-ref="410MI">MI</a>);</td></tr>
<tr><th id="2624">2624</th><td>  <b>return</b> <span class="namespace">HexagonII::</span><a class="ref" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::TypeCVI_FIRST" title='llvm::HexagonII::TypeCVI_FIRST' data-ref="llvm::HexagonII::TypeCVI_FIRST">TypeCVI_FIRST</a> &lt;= <a class="local col1 ref" href="#411V" title='V' data-ref="411V">V</a> &amp;&amp; <a class="local col1 ref" href="#411V" title='V' data-ref="411V">V</a> &lt;= <span class="namespace">HexagonII::</span><a class="ref" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::TypeCVI_LAST" title='llvm::HexagonII::TypeCVI_LAST' data-ref="llvm::HexagonII::TypeCVI_LAST">TypeCVI_LAST</a>;</td></tr>
<tr><th id="2625">2625</th><td>}</td></tr>
<tr><th id="2626">2626</th><td></td></tr>
<tr><th id="2627">2627</th><td><i>// Check if the Offset is a valid auto-inc imm by Load/Store Type.</i></td></tr>
<tr><th id="2628">2628</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo17isValidAutoIncImmENS_3EVTEi" title='llvm::HexagonInstrInfo::isValidAutoIncImm' data-ref="_ZNK4llvm16HexagonInstrInfo17isValidAutoIncImmENS_3EVTEi">isValidAutoIncImm</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col2 decl" id="412VT" title='VT' data-type='const llvm::EVT' data-ref="412VT">VT</dfn>, <em>int</em> <dfn class="local col3 decl" id="413Offset" title='Offset' data-type='int' data-ref="413Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="2629">2629</th><td>  <em>int</em> <dfn class="local col4 decl" id="414Size" title='Size' data-type='int' data-ref="414Size">Size</dfn> = <a class="local col2 ref" href="#412VT" title='VT' data-ref="412VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>() / <var>8</var>;</td></tr>
<tr><th id="2630">2630</th><td>  <b>if</b> (<a class="local col3 ref" href="#413Offset" title='Offset' data-ref="413Offset">Offset</a> % <a class="local col4 ref" href="#414Size" title='Size' data-ref="414Size">Size</a> != <var>0</var>)</td></tr>
<tr><th id="2631">2631</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2632">2632</th><td>  <em>int</em> <dfn class="local col5 decl" id="415Count" title='Count' data-type='int' data-ref="415Count">Count</dfn> = <a class="local col3 ref" href="#413Offset" title='Offset' data-ref="413Offset">Offset</a> / <a class="local col4 ref" href="#414Size" title='Size' data-ref="414Size">Size</a>;</td></tr>
<tr><th id="2633">2633</th><td></td></tr>
<tr><th id="2634">2634</th><td>  <b>switch</b> (<a class="local col2 ref" href="#412VT" title='VT' data-ref="412VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>().<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy">SimpleTy</a>) {</td></tr>
<tr><th id="2635">2635</th><td>    <i>// For scalars the auto-inc is s4</i></td></tr>
<tr><th id="2636">2636</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>:</td></tr>
<tr><th id="2637">2637</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>:</td></tr>
<tr><th id="2638">2638</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>:</td></tr>
<tr><th id="2639">2639</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>:</td></tr>
<tr><th id="2640">2640</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>:</td></tr>
<tr><th id="2641">2641</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>:</td></tr>
<tr><th id="2642">2642</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i16" title='llvm::MVT::SimpleValueType::v2i16' data-ref="llvm::MVT::SimpleValueType::v2i16">v2i16</a>:</td></tr>
<tr><th id="2643">2643</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i32" title='llvm::MVT::SimpleValueType::v2i32' data-ref="llvm::MVT::SimpleValueType::v2i32">v2i32</a>:</td></tr>
<tr><th id="2644">2644</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i8" title='llvm::MVT::SimpleValueType::v4i8' data-ref="llvm::MVT::SimpleValueType::v4i8">v4i8</a>:</td></tr>
<tr><th id="2645">2645</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i16" title='llvm::MVT::SimpleValueType::v4i16' data-ref="llvm::MVT::SimpleValueType::v4i16">v4i16</a>:</td></tr>
<tr><th id="2646">2646</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i8" title='llvm::MVT::SimpleValueType::v8i8' data-ref="llvm::MVT::SimpleValueType::v8i8">v8i8</a>:</td></tr>
<tr><th id="2647">2647</th><td>      <b>return</b> <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>4</var>&gt;(<a class="local col5 ref" href="#415Count" title='Count' data-ref="415Count">Count</a>);</td></tr>
<tr><th id="2648">2648</th><td>    <i>// For HVX vectors the auto-inc is s3</i></td></tr>
<tr><th id="2649">2649</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v64i8" title='llvm::MVT::SimpleValueType::v64i8' data-ref="llvm::MVT::SimpleValueType::v64i8">v64i8</a>:</td></tr>
<tr><th id="2650">2650</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v32i16" title='llvm::MVT::SimpleValueType::v32i16' data-ref="llvm::MVT::SimpleValueType::v32i16">v32i16</a>:</td></tr>
<tr><th id="2651">2651</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v16i32" title='llvm::MVT::SimpleValueType::v16i32' data-ref="llvm::MVT::SimpleValueType::v16i32">v16i32</a>:</td></tr>
<tr><th id="2652">2652</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i64" title='llvm::MVT::SimpleValueType::v8i64' data-ref="llvm::MVT::SimpleValueType::v8i64">v8i64</a>:</td></tr>
<tr><th id="2653">2653</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v128i8" title='llvm::MVT::SimpleValueType::v128i8' data-ref="llvm::MVT::SimpleValueType::v128i8">v128i8</a>:</td></tr>
<tr><th id="2654">2654</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v64i16" title='llvm::MVT::SimpleValueType::v64i16' data-ref="llvm::MVT::SimpleValueType::v64i16">v64i16</a>:</td></tr>
<tr><th id="2655">2655</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v32i32" title='llvm::MVT::SimpleValueType::v32i32' data-ref="llvm::MVT::SimpleValueType::v32i32">v32i32</a>:</td></tr>
<tr><th id="2656">2656</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v16i64" title='llvm::MVT::SimpleValueType::v16i64' data-ref="llvm::MVT::SimpleValueType::v16i64">v16i64</a>:</td></tr>
<tr><th id="2657">2657</th><td>      <b>return</b> <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>3</var>&gt;(<a class="local col5 ref" href="#415Count" title='Count' data-ref="415Count">Count</a>);</td></tr>
<tr><th id="2658">2658</th><td>    <b>default</b>:</td></tr>
<tr><th id="2659">2659</th><td>      <b>break</b>;</td></tr>
<tr><th id="2660">2660</th><td>  }</td></tr>
<tr><th id="2661">2661</th><td></td></tr>
<tr><th id="2662">2662</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Not an valid type!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp&quot;, 2662)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Not an valid type!"</q>);</td></tr>
<tr><th id="2663">2663</th><td>}</td></tr>
<tr><th id="2664">2664</th><td></td></tr>
<tr><th id="2665">2665</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo13isValidOffsetEjiPKNS_18TargetRegisterInfoEb" title='llvm::HexagonInstrInfo::isValidOffset' data-ref="_ZNK4llvm16HexagonInstrInfo13isValidOffsetEjiPKNS_18TargetRegisterInfoEb">isValidOffset</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="416Opcode" title='Opcode' data-type='unsigned int' data-ref="416Opcode">Opcode</dfn>, <em>int</em> <dfn class="local col7 decl" id="417Offset" title='Offset' data-type='int' data-ref="417Offset">Offset</dfn>,</td></tr>
<tr><th id="2666">2666</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col8 decl" id="418TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="418TRI">TRI</dfn>, <em>bool</em> <dfn class="local col9 decl" id="419Extend" title='Extend' data-type='bool' data-ref="419Extend">Extend</dfn>) <em>const</em> {</td></tr>
<tr><th id="2667">2667</th><td>  <i>// This function is to check whether the "Offset" is in the correct range of</i></td></tr>
<tr><th id="2668">2668</th><td><i>  // the given "Opcode". If "Offset" is not in the correct range, "A2_addi" is</i></td></tr>
<tr><th id="2669">2669</th><td><i>  // inserted to calculate the final address. Due to this reason, the function</i></td></tr>
<tr><th id="2670">2670</th><td><i>  // assumes that the "Offset" has correct alignment.</i></td></tr>
<tr><th id="2671">2671</th><td><i>  // We used to assert if the offset was not properly aligned, however,</i></td></tr>
<tr><th id="2672">2672</th><td><i>  // there are cases where a misaligned pointer recast can cause this</i></td></tr>
<tr><th id="2673">2673</th><td><i>  // problem, and we need to allow for it. The front end warns of such</i></td></tr>
<tr><th id="2674">2674</th><td><i>  // misaligns with respect to load size.</i></td></tr>
<tr><th id="2675">2675</th><td>  <b>switch</b> (<a class="local col6 ref" href="#416Opcode" title='Opcode' data-ref="416Opcode">Opcode</a>) {</td></tr>
<tr><th id="2676">2676</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_vstorerq_ai&apos; in namespace &apos;llvm::Hexagon&apos;">PS_vstorerq_ai</span>:</td></tr>
<tr><th id="2677">2677</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_vstorerw_ai&apos; in namespace &apos;llvm::Hexagon&apos;">PS_vstorerw_ai</span>:</td></tr>
<tr><th id="2678">2678</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_vstorerw_nt_ai&apos; in namespace &apos;llvm::Hexagon&apos;">PS_vstorerw_nt_ai</span>:</td></tr>
<tr><th id="2679">2679</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_vloadrq_ai&apos; in namespace &apos;llvm::Hexagon&apos;">PS_vloadrq_ai</span>:</td></tr>
<tr><th id="2680">2680</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_vloadrw_ai&apos; in namespace &apos;llvm::Hexagon&apos;">PS_vloadrw_ai</span>:</td></tr>
<tr><th id="2681">2681</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_vloadrw_nt_ai&apos; in namespace &apos;llvm::Hexagon&apos;">PS_vloadrw_nt_ai</span>:</td></tr>
<tr><th id="2682">2682</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_ai</span>:</td></tr>
<tr><th id="2683">2683</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vS32b_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32b_ai</span>:</td></tr>
<tr><th id="2684">2684</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_nt_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_nt_ai</span>:</td></tr>
<tr><th id="2685">2685</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vS32b_nt_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32b_nt_ai</span>:</td></tr>
<tr><th id="2686">2686</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32Ub_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32Ub_ai</span>:</td></tr>
<tr><th id="2687">2687</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vS32Ub_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32Ub_ai</span>: {</td></tr>
<tr><th id="2688">2688</th><td>    <em>unsigned</em> VectorSize = TRI-&gt;getSpillSize(Hexagon::<span class='error' title="no member named &apos;HvxVRRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">HvxVRRegClass</span>);</td></tr>
<tr><th id="2689">2689</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isPowerOf2_32(VectorSize)) ? void (0) : __assert_fail (&quot;isPowerOf2_32(VectorSize)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp&quot;, 2689, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(isPowerOf2_32(VectorSize));</td></tr>
<tr><th id="2690">2690</th><td>    <b>if</b> (Offset &amp; (VectorSize-<var>1</var>))</td></tr>
<tr><th id="2691">2691</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2692">2692</th><td>    <b>return</b> isInt&lt;<var>4</var>&gt;(Offset &gt;&gt; Log2_32(VectorSize));</td></tr>
<tr><th id="2693">2693</th><td>  }</td></tr>
<tr><th id="2694">2694</th><td></td></tr>
<tr><th id="2695">2695</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_loop0i&apos; in namespace &apos;llvm::Hexagon&apos;">J2_loop0i</span>:</td></tr>
<tr><th id="2696">2696</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_loop1i&apos; in namespace &apos;llvm::Hexagon&apos;">J2_loop1i</span>:</td></tr>
<tr><th id="2697">2697</th><td>    <b>return</b> isUInt&lt;<var>10</var>&gt;(Offset);</td></tr>
<tr><th id="2698">2698</th><td></td></tr>
<tr><th id="2699">2699</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S4_storeirb_io&apos; in namespace &apos;llvm::Hexagon&apos;">S4_storeirb_io</span>:</td></tr>
<tr><th id="2700">2700</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S4_storeirbt_io&apos; in namespace &apos;llvm::Hexagon&apos;">S4_storeirbt_io</span>:</td></tr>
<tr><th id="2701">2701</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S4_storeirbf_io&apos; in namespace &apos;llvm::Hexagon&apos;">S4_storeirbf_io</span>:</td></tr>
<tr><th id="2702">2702</th><td>    <b>return</b> isUInt&lt;<var>6</var>&gt;(Offset);</td></tr>
<tr><th id="2703">2703</th><td></td></tr>
<tr><th id="2704">2704</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S4_storeirh_io&apos; in namespace &apos;llvm::Hexagon&apos;">S4_storeirh_io</span>:</td></tr>
<tr><th id="2705">2705</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S4_storeirht_io&apos; in namespace &apos;llvm::Hexagon&apos;">S4_storeirht_io</span>:</td></tr>
<tr><th id="2706">2706</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S4_storeirhf_io&apos; in namespace &apos;llvm::Hexagon&apos;">S4_storeirhf_io</span>:</td></tr>
<tr><th id="2707">2707</th><td>    <b>return</b> isShiftedUInt&lt;<var>6</var>,<var>1</var>&gt;(Offset);</td></tr>
<tr><th id="2708">2708</th><td></td></tr>
<tr><th id="2709">2709</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S4_storeiri_io&apos; in namespace &apos;llvm::Hexagon&apos;">S4_storeiri_io</span>:</td></tr>
<tr><th id="2710">2710</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S4_storeirit_io&apos; in namespace &apos;llvm::Hexagon&apos;">S4_storeirit_io</span>:</td></tr>
<tr><th id="2711">2711</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S4_storeirif_io&apos; in namespace &apos;llvm::Hexagon&apos;">S4_storeirif_io</span>:</td></tr>
<tr><th id="2712">2712</th><td>    <b>return</b> isShiftedUInt&lt;<var>6</var>,<var>2</var>&gt;(Offset);</td></tr>
<tr><th id="2713">2713</th><td>  }</td></tr>
<tr><th id="2714">2714</th><td></td></tr>
<tr><th id="2715">2715</th><td>  <b>if</b> (<a class="local col9 ref" href="#419Extend" title='Extend' data-ref="419Extend">Extend</a>)</td></tr>
<tr><th id="2716">2716</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2717">2717</th><td></td></tr>
<tr><th id="2718">2718</th><td>  <b>switch</b> (<a class="local col6 ref" href="#416Opcode" title='Opcode' data-ref="416Opcode">Opcode</a>) {</td></tr>
<tr><th id="2719">2719</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadri_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadri_io</span>:</td></tr>
<tr><th id="2720">2720</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storeri_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storeri_io</span>:</td></tr>
<tr><th id="2721">2721</th><td>    <b>return</b> (Offset &gt;= Hexagon_MEMW_OFFSET_MIN) &amp;&amp;</td></tr>
<tr><th id="2722">2722</th><td>      (Offset &lt;= Hexagon_MEMW_OFFSET_MAX);</td></tr>
<tr><th id="2723">2723</th><td></td></tr>
<tr><th id="2724">2724</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadrd_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadrd_io</span>:</td></tr>
<tr><th id="2725">2725</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storerd_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerd_io</span>:</td></tr>
<tr><th id="2726">2726</th><td>    <b>return</b> (Offset &gt;= Hexagon_MEMD_OFFSET_MIN) &amp;&amp;</td></tr>
<tr><th id="2727">2727</th><td>      (Offset &lt;= Hexagon_MEMD_OFFSET_MAX);</td></tr>
<tr><th id="2728">2728</th><td></td></tr>
<tr><th id="2729">2729</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadrh_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadrh_io</span>:</td></tr>
<tr><th id="2730">2730</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadruh_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadruh_io</span>:</td></tr>
<tr><th id="2731">2731</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storerh_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerh_io</span>:</td></tr>
<tr><th id="2732">2732</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storerf_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerf_io</span>:</td></tr>
<tr><th id="2733">2733</th><td>    <b>return</b> (Offset &gt;= Hexagon_MEMH_OFFSET_MIN) &amp;&amp;</td></tr>
<tr><th id="2734">2734</th><td>      (Offset &lt;= Hexagon_MEMH_OFFSET_MAX);</td></tr>
<tr><th id="2735">2735</th><td></td></tr>
<tr><th id="2736">2736</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadrb_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadrb_io</span>:</td></tr>
<tr><th id="2737">2737</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadrub_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadrub_io</span>:</td></tr>
<tr><th id="2738">2738</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storerb_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerb_io</span>:</td></tr>
<tr><th id="2739">2739</th><td>    <b>return</b> (Offset &gt;= Hexagon_MEMB_OFFSET_MIN) &amp;&amp;</td></tr>
<tr><th id="2740">2740</th><td>      (Offset &lt;= Hexagon_MEMB_OFFSET_MAX);</td></tr>
<tr><th id="2741">2741</th><td></td></tr>
<tr><th id="2742">2742</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_addi&apos; in namespace &apos;llvm::Hexagon&apos;">A2_addi</span>:</td></tr>
<tr><th id="2743">2743</th><td>    <b>return</b> (Offset &gt;= Hexagon_ADDI_OFFSET_MIN) &amp;&amp;</td></tr>
<tr><th id="2744">2744</th><td>      (Offset &lt;= Hexagon_ADDI_OFFSET_MAX);</td></tr>
<tr><th id="2745">2745</th><td></td></tr>
<tr><th id="2746">2746</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_iadd_memopw_io&apos; in namespace &apos;llvm::Hexagon&apos;">L4_iadd_memopw_io</span>:</td></tr>
<tr><th id="2747">2747</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_isub_memopw_io&apos; in namespace &apos;llvm::Hexagon&apos;">L4_isub_memopw_io</span>:</td></tr>
<tr><th id="2748">2748</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_add_memopw_io&apos; in namespace &apos;llvm::Hexagon&apos;">L4_add_memopw_io</span>:</td></tr>
<tr><th id="2749">2749</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_sub_memopw_io&apos; in namespace &apos;llvm::Hexagon&apos;">L4_sub_memopw_io</span>:</td></tr>
<tr><th id="2750">2750</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_and_memopw_io&apos; in namespace &apos;llvm::Hexagon&apos;">L4_and_memopw_io</span>:</td></tr>
<tr><th id="2751">2751</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_or_memopw_io&apos; in namespace &apos;llvm::Hexagon&apos;">L4_or_memopw_io</span>:</td></tr>
<tr><th id="2752">2752</th><td>    <b>return</b> (<var>0</var> &lt;= Offset &amp;&amp; Offset &lt;= <var>255</var>);</td></tr>
<tr><th id="2753">2753</th><td></td></tr>
<tr><th id="2754">2754</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_iadd_memoph_io&apos; in namespace &apos;llvm::Hexagon&apos;">L4_iadd_memoph_io</span>:</td></tr>
<tr><th id="2755">2755</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_isub_memoph_io&apos; in namespace &apos;llvm::Hexagon&apos;">L4_isub_memoph_io</span>:</td></tr>
<tr><th id="2756">2756</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_add_memoph_io&apos; in namespace &apos;llvm::Hexagon&apos;">L4_add_memoph_io</span>:</td></tr>
<tr><th id="2757">2757</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_sub_memoph_io&apos; in namespace &apos;llvm::Hexagon&apos;">L4_sub_memoph_io</span>:</td></tr>
<tr><th id="2758">2758</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_and_memoph_io&apos; in namespace &apos;llvm::Hexagon&apos;">L4_and_memoph_io</span>:</td></tr>
<tr><th id="2759">2759</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_or_memoph_io&apos; in namespace &apos;llvm::Hexagon&apos;">L4_or_memoph_io</span>:</td></tr>
<tr><th id="2760">2760</th><td>    <b>return</b> (<var>0</var> &lt;= Offset &amp;&amp; Offset &lt;= <var>127</var>);</td></tr>
<tr><th id="2761">2761</th><td></td></tr>
<tr><th id="2762">2762</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_iadd_memopb_io&apos; in namespace &apos;llvm::Hexagon&apos;">L4_iadd_memopb_io</span>:</td></tr>
<tr><th id="2763">2763</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_isub_memopb_io&apos; in namespace &apos;llvm::Hexagon&apos;">L4_isub_memopb_io</span>:</td></tr>
<tr><th id="2764">2764</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_add_memopb_io&apos; in namespace &apos;llvm::Hexagon&apos;">L4_add_memopb_io</span>:</td></tr>
<tr><th id="2765">2765</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_sub_memopb_io&apos; in namespace &apos;llvm::Hexagon&apos;">L4_sub_memopb_io</span>:</td></tr>
<tr><th id="2766">2766</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_and_memopb_io&apos; in namespace &apos;llvm::Hexagon&apos;">L4_and_memopb_io</span>:</td></tr>
<tr><th id="2767">2767</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_or_memopb_io&apos; in namespace &apos;llvm::Hexagon&apos;">L4_or_memopb_io</span>:</td></tr>
<tr><th id="2768">2768</th><td>    <b>return</b> (<var>0</var> &lt;= Offset &amp;&amp; Offset &lt;= <var>63</var>);</td></tr>
<tr><th id="2769">2769</th><td></td></tr>
<tr><th id="2770">2770</th><td>  <i>// LDriw_xxx and STriw_xxx are pseudo operations, so it has to take offset of</i></td></tr>
<tr><th id="2771">2771</th><td><i>  // any size. Later pass knows how to handle it.</i></td></tr>
<tr><th id="2772">2772</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;STriw_pred&apos; in namespace &apos;llvm::Hexagon&apos;">STriw_pred</span>:</td></tr>
<tr><th id="2773">2773</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;LDriw_pred&apos; in namespace &apos;llvm::Hexagon&apos;">LDriw_pred</span>:</td></tr>
<tr><th id="2774">2774</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;STriw_ctr&apos; in namespace &apos;llvm::Hexagon&apos;">STriw_ctr</span>:</td></tr>
<tr><th id="2775">2775</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;LDriw_ctr&apos; in namespace &apos;llvm::Hexagon&apos;">LDriw_ctr</span>:</td></tr>
<tr><th id="2776">2776</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2777">2777</th><td></td></tr>
<tr><th id="2778">2778</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_fi&apos; in namespace &apos;llvm::Hexagon&apos;">PS_fi</span>:</td></tr>
<tr><th id="2779">2779</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_fia&apos; in namespace &apos;llvm::Hexagon&apos;">PS_fia</span>:</td></tr>
<tr><th id="2780">2780</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;INLINEASM&apos; in namespace &apos;llvm::Hexagon&apos;">INLINEASM</span>:</td></tr>
<tr><th id="2781">2781</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2782">2782</th><td></td></tr>
<tr><th id="2783">2783</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_ploadrbt_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_ploadrbt_io</span>:</td></tr>
<tr><th id="2784">2784</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_ploadrbf_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_ploadrbf_io</span>:</td></tr>
<tr><th id="2785">2785</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_ploadrubt_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_ploadrubt_io</span>:</td></tr>
<tr><th id="2786">2786</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_ploadrubf_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_ploadrubf_io</span>:</td></tr>
<tr><th id="2787">2787</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_pstorerbt_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_pstorerbt_io</span>:</td></tr>
<tr><th id="2788">2788</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_pstorerbf_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_pstorerbf_io</span>:</td></tr>
<tr><th id="2789">2789</th><td>    <b>return</b> isUInt&lt;<var>6</var>&gt;(Offset);</td></tr>
<tr><th id="2790">2790</th><td></td></tr>
<tr><th id="2791">2791</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_ploadrht_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_ploadrht_io</span>:</td></tr>
<tr><th id="2792">2792</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_ploadrhf_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_ploadrhf_io</span>:</td></tr>
<tr><th id="2793">2793</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_ploadruht_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_ploadruht_io</span>:</td></tr>
<tr><th id="2794">2794</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_ploadruhf_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_ploadruhf_io</span>:</td></tr>
<tr><th id="2795">2795</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_pstorerht_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_pstorerht_io</span>:</td></tr>
<tr><th id="2796">2796</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_pstorerhf_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_pstorerhf_io</span>:</td></tr>
<tr><th id="2797">2797</th><td>    <b>return</b> isShiftedUInt&lt;<var>6</var>,<var>1</var>&gt;(Offset);</td></tr>
<tr><th id="2798">2798</th><td></td></tr>
<tr><th id="2799">2799</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_ploadrit_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_ploadrit_io</span>:</td></tr>
<tr><th id="2800">2800</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_ploadrif_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_ploadrif_io</span>:</td></tr>
<tr><th id="2801">2801</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_pstorerit_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_pstorerit_io</span>:</td></tr>
<tr><th id="2802">2802</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_pstorerif_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_pstorerif_io</span>:</td></tr>
<tr><th id="2803">2803</th><td>    <b>return</b> isShiftedUInt&lt;<var>6</var>,<var>2</var>&gt;(Offset);</td></tr>
<tr><th id="2804">2804</th><td></td></tr>
<tr><th id="2805">2805</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_ploadrdt_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_ploadrdt_io</span>:</td></tr>
<tr><th id="2806">2806</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_ploadrdf_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_ploadrdf_io</span>:</td></tr>
<tr><th id="2807">2807</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_pstorerdt_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_pstorerdt_io</span>:</td></tr>
<tr><th id="2808">2808</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_pstorerdf_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_pstorerdf_io</span>:</td></tr>
<tr><th id="2809">2809</th><td>    <b>return</b> isShiftedUInt&lt;<var>6</var>,<var>3</var>&gt;(Offset);</td></tr>
<tr><th id="2810">2810</th><td>  } <i>// switch</i></td></tr>
<tr><th id="2811">2811</th><td></td></tr>
<tr><th id="2812">2812</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;No offset range is defined for this opcode. &quot; &quot;Please define it in the above switch statement!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp&quot;, 2813)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"No offset range is defined for this opcode. "</q></td></tr>
<tr><th id="2813">2813</th><td>                   <q>"Please define it in the above switch statement!"</q>);</td></tr>
<tr><th id="2814">2814</th><td>}</td></tr>
<tr><th id="2815">2815</th><td></td></tr>
<tr><th id="2816">2816</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo8isVecAccERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isVecAcc' data-ref="_ZNK4llvm16HexagonInstrInfo8isVecAccERKNS_12MachineInstrE">isVecAcc</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="420MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="420MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2817">2817</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm16HexagonInstrInfo8isHVXVecERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isHVXVec' data-ref="_ZNK4llvm16HexagonInstrInfo8isHVXVecERKNS_12MachineInstrE">isHVXVec</a>(<a class="local col0 ref" href="#420MI" title='MI' data-ref="420MI">MI</a>) &amp;&amp; <a class="member" href="#_ZNK4llvm16HexagonInstrInfo13isAccumulatorERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isAccumulator' data-ref="_ZNK4llvm16HexagonInstrInfo13isAccumulatorERKNS_12MachineInstrE">isAccumulator</a>(<a class="local col0 ref" href="#420MI" title='MI' data-ref="420MI">MI</a>);</td></tr>
<tr><th id="2818">2818</th><td>}</td></tr>
<tr><th id="2819">2819</th><td></td></tr>
<tr><th id="2820">2820</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo8isVecALUERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isVecALU' data-ref="_ZNK4llvm16HexagonInstrInfo8isVecALUERKNS_12MachineInstrE">isVecALU</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="421MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="421MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2821">2821</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="422F" title='F' data-type='const uint64_t' data-ref="422F">F</dfn> = <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(MI.getOpcode()).TSFlags;</td></tr>
<tr><th id="2822">2822</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="423V" title='V' data-type='const uint64_t' data-ref="423V">V</dfn> = ((<a class="local col2 ref" href="#422F" title='F' data-ref="422F">F</a> &gt;&gt; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::TypePos" title='llvm::HexagonII::TypePos' data-ref="llvm::HexagonII::TypePos">TypePos</a>) &amp; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::TypeMask" title='llvm::HexagonII::TypeMask' data-ref="llvm::HexagonII::TypeMask">TypeMask</a>);</td></tr>
<tr><th id="2823">2823</th><td>  <b>return</b></td></tr>
<tr><th id="2824">2824</th><td>    <a class="local col3 ref" href="#423V" title='V' data-ref="423V">V</a> == <span class="namespace">HexagonII::</span><a class="enum" href="HexagonDepITypes.h.html#llvm::HexagonII::Type::TypeCVI_VA" title='llvm::HexagonII::Type::TypeCVI_VA' data-ref="llvm::HexagonII::Type::TypeCVI_VA">TypeCVI_VA</a>         ||</td></tr>
<tr><th id="2825">2825</th><td>    <a class="local col3 ref" href="#423V" title='V' data-ref="423V">V</a> == <span class="namespace">HexagonII::</span><a class="enum" href="HexagonDepITypes.h.html#llvm::HexagonII::Type::TypeCVI_VA_DV" title='llvm::HexagonII::Type::TypeCVI_VA_DV' data-ref="llvm::HexagonII::Type::TypeCVI_VA_DV">TypeCVI_VA_DV</a>;</td></tr>
<tr><th id="2826">2826</th><td>}</td></tr>
<tr><th id="2827">2827</th><td></td></tr>
<tr><th id="2828">2828</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo21isVecUsableNextPacketERKNS_12MachineInstrES3_" title='llvm::HexagonInstrInfo::isVecUsableNextPacket' data-ref="_ZNK4llvm16HexagonInstrInfo21isVecUsableNextPacketERKNS_12MachineInstrES3_">isVecUsableNextPacket</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="424ProdMI" title='ProdMI' data-type='const llvm::MachineInstr &amp;' data-ref="424ProdMI">ProdMI</dfn>,</td></tr>
<tr><th id="2829">2829</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="425ConsMI" title='ConsMI' data-type='const llvm::MachineInstr &amp;' data-ref="425ConsMI">ConsMI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2830">2830</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableACCForwarding" title='EnableACCForwarding' data-use='m' data-ref="EnableACCForwarding">EnableACCForwarding</a> &amp;&amp; <a class="member" href="#_ZNK4llvm16HexagonInstrInfo8isVecAccERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isVecAcc' data-ref="_ZNK4llvm16HexagonInstrInfo8isVecAccERKNS_12MachineInstrE">isVecAcc</a>(<a class="local col4 ref" href="#424ProdMI" title='ProdMI' data-ref="424ProdMI">ProdMI</a>) &amp;&amp; <a class="member" href="#_ZNK4llvm16HexagonInstrInfo8isVecAccERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isVecAcc' data-ref="_ZNK4llvm16HexagonInstrInfo8isVecAccERKNS_12MachineInstrE">isVecAcc</a>(<a class="local col5 ref" href="#425ConsMI" title='ConsMI' data-ref="425ConsMI">ConsMI</a>))</td></tr>
<tr><th id="2831">2831</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2832">2832</th><td></td></tr>
<tr><th id="2833">2833</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableALUForwarding" title='EnableALUForwarding' data-use='m' data-ref="EnableALUForwarding">EnableALUForwarding</a> &amp;&amp; (<a class="member" href="#_ZNK4llvm16HexagonInstrInfo8isVecALUERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isVecALU' data-ref="_ZNK4llvm16HexagonInstrInfo8isVecALUERKNS_12MachineInstrE">isVecALU</a>(<a class="local col5 ref" href="#425ConsMI" title='ConsMI' data-ref="425ConsMI">ConsMI</a>) || <a class="member" href="#_ZNK4llvm16HexagonInstrInfo17isLateSourceInstrERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isLateSourceInstr' data-ref="_ZNK4llvm16HexagonInstrInfo17isLateSourceInstrERKNS_12MachineInstrE">isLateSourceInstr</a>(<a class="local col5 ref" href="#425ConsMI" title='ConsMI' data-ref="425ConsMI">ConsMI</a>)))</td></tr>
<tr><th id="2834">2834</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2835">2835</th><td></td></tr>
<tr><th id="2836">2836</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm16HexagonInstrInfo13mayBeNewStoreERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::mayBeNewStore' data-ref="_ZNK4llvm16HexagonInstrInfo13mayBeNewStoreERKNS_12MachineInstrE">mayBeNewStore</a>(<a class="local col5 ref" href="#425ConsMI" title='ConsMI' data-ref="425ConsMI">ConsMI</a>))</td></tr>
<tr><th id="2837">2837</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2838">2838</th><td></td></tr>
<tr><th id="2839">2839</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2840">2840</th><td>}</td></tr>
<tr><th id="2841">2841</th><td></td></tr>
<tr><th id="2842">2842</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo19isZeroExtendingLoadERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isZeroExtendingLoad' data-ref="_ZNK4llvm16HexagonInstrInfo19isZeroExtendingLoadERKNS_12MachineInstrE">isZeroExtendingLoad</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="426MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="426MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2843">2843</th><td>  <b>switch</b> (<a class="local col6 ref" href="#426MI" title='MI' data-ref="426MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="2844">2844</th><td>  <i>// Byte</i></td></tr>
<tr><th id="2845">2845</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadrub_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadrub_io</span>:</td></tr>
<tr><th id="2846">2846</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_loadrub_ur&apos; in namespace &apos;llvm::Hexagon&apos;">L4_loadrub_ur</span>:</td></tr>
<tr><th id="2847">2847</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_loadrub_ap&apos; in namespace &apos;llvm::Hexagon&apos;">L4_loadrub_ap</span>:</td></tr>
<tr><th id="2848">2848</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadrub_pr&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadrub_pr</span>:</td></tr>
<tr><th id="2849">2849</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadrub_pbr&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadrub_pbr</span>:</td></tr>
<tr><th id="2850">2850</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadrub_pi&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadrub_pi</span>:</td></tr>
<tr><th id="2851">2851</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadrub_pci&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadrub_pci</span>:</td></tr>
<tr><th id="2852">2852</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadrub_pcr&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadrub_pcr</span>:</td></tr>
<tr><th id="2853">2853</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadbzw2_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadbzw2_io</span>:</td></tr>
<tr><th id="2854">2854</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_loadbzw2_ur&apos; in namespace &apos;llvm::Hexagon&apos;">L4_loadbzw2_ur</span>:</td></tr>
<tr><th id="2855">2855</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_loadbzw2_ap&apos; in namespace &apos;llvm::Hexagon&apos;">L4_loadbzw2_ap</span>:</td></tr>
<tr><th id="2856">2856</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadbzw2_pr&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadbzw2_pr</span>:</td></tr>
<tr><th id="2857">2857</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadbzw2_pbr&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadbzw2_pbr</span>:</td></tr>
<tr><th id="2858">2858</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadbzw2_pi&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadbzw2_pi</span>:</td></tr>
<tr><th id="2859">2859</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadbzw2_pci&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadbzw2_pci</span>:</td></tr>
<tr><th id="2860">2860</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadbzw2_pcr&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadbzw2_pcr</span>:</td></tr>
<tr><th id="2861">2861</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadbzw4_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadbzw4_io</span>:</td></tr>
<tr><th id="2862">2862</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_loadbzw4_ur&apos; in namespace &apos;llvm::Hexagon&apos;">L4_loadbzw4_ur</span>:</td></tr>
<tr><th id="2863">2863</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_loadbzw4_ap&apos; in namespace &apos;llvm::Hexagon&apos;">L4_loadbzw4_ap</span>:</td></tr>
<tr><th id="2864">2864</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadbzw4_pr&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadbzw4_pr</span>:</td></tr>
<tr><th id="2865">2865</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadbzw4_pbr&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadbzw4_pbr</span>:</td></tr>
<tr><th id="2866">2866</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadbzw4_pi&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadbzw4_pi</span>:</td></tr>
<tr><th id="2867">2867</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadbzw4_pci&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadbzw4_pci</span>:</td></tr>
<tr><th id="2868">2868</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadbzw4_pcr&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadbzw4_pcr</span>:</td></tr>
<tr><th id="2869">2869</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_loadrub_rr&apos; in namespace &apos;llvm::Hexagon&apos;">L4_loadrub_rr</span>:</td></tr>
<tr><th id="2870">2870</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_ploadrubt_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_ploadrubt_io</span>:</td></tr>
<tr><th id="2871">2871</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_ploadrubt_pi&apos; in namespace &apos;llvm::Hexagon&apos;">L2_ploadrubt_pi</span>:</td></tr>
<tr><th id="2872">2872</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_ploadrubf_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_ploadrubf_io</span>:</td></tr>
<tr><th id="2873">2873</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_ploadrubf_pi&apos; in namespace &apos;llvm::Hexagon&apos;">L2_ploadrubf_pi</span>:</td></tr>
<tr><th id="2874">2874</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_ploadrubtnew_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_ploadrubtnew_io</span>:</td></tr>
<tr><th id="2875">2875</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_ploadrubfnew_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_ploadrubfnew_io</span>:</td></tr>
<tr><th id="2876">2876</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_ploadrubt_rr&apos; in namespace &apos;llvm::Hexagon&apos;">L4_ploadrubt_rr</span>:</td></tr>
<tr><th id="2877">2877</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_ploadrubf_rr&apos; in namespace &apos;llvm::Hexagon&apos;">L4_ploadrubf_rr</span>:</td></tr>
<tr><th id="2878">2878</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_ploadrubtnew_rr&apos; in namespace &apos;llvm::Hexagon&apos;">L4_ploadrubtnew_rr</span>:</td></tr>
<tr><th id="2879">2879</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_ploadrubfnew_rr&apos; in namespace &apos;llvm::Hexagon&apos;">L4_ploadrubfnew_rr</span>:</td></tr>
<tr><th id="2880">2880</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_ploadrubtnew_pi&apos; in namespace &apos;llvm::Hexagon&apos;">L2_ploadrubtnew_pi</span>:</td></tr>
<tr><th id="2881">2881</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_ploadrubfnew_pi&apos; in namespace &apos;llvm::Hexagon&apos;">L2_ploadrubfnew_pi</span>:</td></tr>
<tr><th id="2882">2882</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_ploadrubt_abs&apos; in namespace &apos;llvm::Hexagon&apos;">L4_ploadrubt_abs</span>:</td></tr>
<tr><th id="2883">2883</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_ploadrubf_abs&apos; in namespace &apos;llvm::Hexagon&apos;">L4_ploadrubf_abs</span>:</td></tr>
<tr><th id="2884">2884</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_ploadrubtnew_abs&apos; in namespace &apos;llvm::Hexagon&apos;">L4_ploadrubtnew_abs</span>:</td></tr>
<tr><th id="2885">2885</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_ploadrubfnew_abs&apos; in namespace &apos;llvm::Hexagon&apos;">L4_ploadrubfnew_abs</span>:</td></tr>
<tr><th id="2886">2886</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadrubgp&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadrubgp</span>:</td></tr>
<tr><th id="2887">2887</th><td>  <i>// Half</i></td></tr>
<tr><th id="2888">2888</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadruh_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadruh_io</span>:</td></tr>
<tr><th id="2889">2889</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_loadruh_ur&apos; in namespace &apos;llvm::Hexagon&apos;">L4_loadruh_ur</span>:</td></tr>
<tr><th id="2890">2890</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_loadruh_ap&apos; in namespace &apos;llvm::Hexagon&apos;">L4_loadruh_ap</span>:</td></tr>
<tr><th id="2891">2891</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadruh_pr&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadruh_pr</span>:</td></tr>
<tr><th id="2892">2892</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadruh_pbr&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadruh_pbr</span>:</td></tr>
<tr><th id="2893">2893</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadruh_pi&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadruh_pi</span>:</td></tr>
<tr><th id="2894">2894</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadruh_pci&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadruh_pci</span>:</td></tr>
<tr><th id="2895">2895</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadruh_pcr&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadruh_pcr</span>:</td></tr>
<tr><th id="2896">2896</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_loadruh_rr&apos; in namespace &apos;llvm::Hexagon&apos;">L4_loadruh_rr</span>:</td></tr>
<tr><th id="2897">2897</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_ploadruht_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_ploadruht_io</span>:</td></tr>
<tr><th id="2898">2898</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_ploadruht_pi&apos; in namespace &apos;llvm::Hexagon&apos;">L2_ploadruht_pi</span>:</td></tr>
<tr><th id="2899">2899</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_ploadruhf_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_ploadruhf_io</span>:</td></tr>
<tr><th id="2900">2900</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_ploadruhf_pi&apos; in namespace &apos;llvm::Hexagon&apos;">L2_ploadruhf_pi</span>:</td></tr>
<tr><th id="2901">2901</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_ploadruhtnew_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_ploadruhtnew_io</span>:</td></tr>
<tr><th id="2902">2902</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_ploadruhfnew_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_ploadruhfnew_io</span>:</td></tr>
<tr><th id="2903">2903</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_ploadruht_rr&apos; in namespace &apos;llvm::Hexagon&apos;">L4_ploadruht_rr</span>:</td></tr>
<tr><th id="2904">2904</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_ploadruhf_rr&apos; in namespace &apos;llvm::Hexagon&apos;">L4_ploadruhf_rr</span>:</td></tr>
<tr><th id="2905">2905</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_ploadruhtnew_rr&apos; in namespace &apos;llvm::Hexagon&apos;">L4_ploadruhtnew_rr</span>:</td></tr>
<tr><th id="2906">2906</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_ploadruhfnew_rr&apos; in namespace &apos;llvm::Hexagon&apos;">L4_ploadruhfnew_rr</span>:</td></tr>
<tr><th id="2907">2907</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_ploadruhtnew_pi&apos; in namespace &apos;llvm::Hexagon&apos;">L2_ploadruhtnew_pi</span>:</td></tr>
<tr><th id="2908">2908</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_ploadruhfnew_pi&apos; in namespace &apos;llvm::Hexagon&apos;">L2_ploadruhfnew_pi</span>:</td></tr>
<tr><th id="2909">2909</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_ploadruht_abs&apos; in namespace &apos;llvm::Hexagon&apos;">L4_ploadruht_abs</span>:</td></tr>
<tr><th id="2910">2910</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_ploadruhf_abs&apos; in namespace &apos;llvm::Hexagon&apos;">L4_ploadruhf_abs</span>:</td></tr>
<tr><th id="2911">2911</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_ploadruhtnew_abs&apos; in namespace &apos;llvm::Hexagon&apos;">L4_ploadruhtnew_abs</span>:</td></tr>
<tr><th id="2912">2912</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_ploadruhfnew_abs&apos; in namespace &apos;llvm::Hexagon&apos;">L4_ploadruhfnew_abs</span>:</td></tr>
<tr><th id="2913">2913</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadruhgp&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadruhgp</span>:</td></tr>
<tr><th id="2914">2914</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2915">2915</th><td>  <b>default</b>:</td></tr>
<tr><th id="2916">2916</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2917">2917</th><td>  }</td></tr>
<tr><th id="2918">2918</th><td>}</td></tr>
<tr><th id="2919">2919</th><td></td></tr>
<tr><th id="2920">2920</th><td><i>// Add latency to instruction.</i></td></tr>
<tr><th id="2921">2921</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo20addLatencyToScheduleERKNS_12MachineInstrES3_" title='llvm::HexagonInstrInfo::addLatencyToSchedule' data-ref="_ZNK4llvm16HexagonInstrInfo20addLatencyToScheduleERKNS_12MachineInstrES3_">addLatencyToSchedule</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="427MI1" title='MI1' data-type='const llvm::MachineInstr &amp;' data-ref="427MI1">MI1</dfn>,</td></tr>
<tr><th id="2922">2922</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="428MI2" title='MI2' data-type='const llvm::MachineInstr &amp;' data-ref="428MI2">MI2</dfn>) <em>const</em> {</td></tr>
<tr><th id="2923">2923</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm16HexagonInstrInfo8isHVXVecERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isHVXVec' data-ref="_ZNK4llvm16HexagonInstrInfo8isHVXVecERKNS_12MachineInstrE">isHVXVec</a>(<a class="local col7 ref" href="#427MI1" title='MI1' data-ref="427MI1">MI1</a>) &amp;&amp; <a class="member" href="#_ZNK4llvm16HexagonInstrInfo8isHVXVecERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isHVXVec' data-ref="_ZNK4llvm16HexagonInstrInfo8isHVXVecERKNS_12MachineInstrE">isHVXVec</a>(<a class="local col8 ref" href="#428MI2" title='MI2' data-ref="428MI2">MI2</a>))</td></tr>
<tr><th id="2924">2924</th><td>    <b>if</b> (!<a class="member" href="#_ZNK4llvm16HexagonInstrInfo21isVecUsableNextPacketERKNS_12MachineInstrES3_" title='llvm::HexagonInstrInfo::isVecUsableNextPacket' data-ref="_ZNK4llvm16HexagonInstrInfo21isVecUsableNextPacketERKNS_12MachineInstrES3_">isVecUsableNextPacket</a>(<a class="local col7 ref" href="#427MI1" title='MI1' data-ref="427MI1">MI1</a>, <a class="local col8 ref" href="#428MI2" title='MI2' data-ref="428MI2">MI2</a>))</td></tr>
<tr><th id="2925">2925</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2926">2926</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2927">2927</th><td>}</td></tr>
<tr><th id="2928">2928</th><td></td></tr>
<tr><th id="2929">2929</th><td><i class="doc">/// Get the base register and byte offset of a load/store instr.</i></td></tr>
<tr><th id="2930">2930</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo23getMemOperandWithOffsetERKNS_12MachineInstrERPKNS_14MachineOperandERlPKNS_18TargetRegisterInfoE" title='llvm::HexagonInstrInfo::getMemOperandWithOffset' data-ref="_ZNK4llvm16HexagonInstrInfo23getMemOperandWithOffsetERKNS_12MachineInstrERPKNS_14MachineOperandERlPKNS_18TargetRegisterInfoE">getMemOperandWithOffset</dfn>(</td></tr>
<tr><th id="2931">2931</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="429LdSt" title='LdSt' data-type='const llvm::MachineInstr &amp;' data-ref="429LdSt">LdSt</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *&amp;<dfn class="local col0 decl" id="430BaseOp" title='BaseOp' data-type='const llvm::MachineOperand *&amp;' data-ref="430BaseOp">BaseOp</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> &amp;<dfn class="local col1 decl" id="431Offset" title='Offset' data-type='int64_t &amp;' data-ref="431Offset">Offset</dfn>,</td></tr>
<tr><th id="2932">2932</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col2 decl" id="432TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="432TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2933">2933</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="433AccessSize" title='AccessSize' data-type='unsigned int' data-ref="433AccessSize">AccessSize</dfn> = <var>0</var>;</td></tr>
<tr><th id="2934">2934</th><td>  <a class="local col0 ref" href="#430BaseOp" title='BaseOp' data-ref="430BaseOp">BaseOp</a> = <a class="member" href="#_ZNK4llvm16HexagonInstrInfo16getBaseAndOffsetERKNS_12MachineInstrERlRj" title='llvm::HexagonInstrInfo::getBaseAndOffset' data-ref="_ZNK4llvm16HexagonInstrInfo16getBaseAndOffsetERKNS_12MachineInstrERlRj">getBaseAndOffset</a>(<a class="local col9 ref" href="#429LdSt" title='LdSt' data-ref="429LdSt">LdSt</a>, <span class='refarg'><a class="local col1 ref" href="#431Offset" title='Offset' data-ref="431Offset">Offset</a></span>, <span class='refarg'><a class="local col3 ref" href="#433AccessSize" title='AccessSize' data-ref="433AccessSize">AccessSize</a></span>);</td></tr>
<tr><th id="2935">2935</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((!BaseOp || BaseOp-&gt;isReg()) &amp;&amp; &quot;getMemOperandWithOffset only supports base &quot; &quot;operands of type register.&quot;) ? void (0) : __assert_fail (&quot;(!BaseOp || BaseOp-&gt;isReg()) &amp;&amp; \&quot;getMemOperandWithOffset only supports base \&quot; \&quot;operands of type register.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp&quot;, 2937, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((!<a class="local col0 ref" href="#430BaseOp" title='BaseOp' data-ref="430BaseOp">BaseOp</a> || <a class="local col0 ref" href="#430BaseOp" title='BaseOp' data-ref="430BaseOp">BaseOp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) &amp;&amp;</td></tr>
<tr><th id="2936">2936</th><td>         <q>"getMemOperandWithOffset only supports base "</q></td></tr>
<tr><th id="2937">2937</th><td>         <q>"operands of type register."</q>);</td></tr>
<tr><th id="2938">2938</th><td>  <b>return</b> <a class="local col0 ref" href="#430BaseOp" title='BaseOp' data-ref="430BaseOp">BaseOp</a> != <b>nullptr</b>;</td></tr>
<tr><th id="2939">2939</th><td>}</td></tr>
<tr><th id="2940">2940</th><td></td></tr>
<tr><th id="2941">2941</th><td><i class="doc">/// Can these instructions execute at the same time in a bundle.</i></td></tr>
<tr><th id="2942">2942</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo18canExecuteInBundleERKNS_12MachineInstrES3_" title='llvm::HexagonInstrInfo::canExecuteInBundle' data-ref="_ZNK4llvm16HexagonInstrInfo18canExecuteInBundleERKNS_12MachineInstrES3_">canExecuteInBundle</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="434First" title='First' data-type='const llvm::MachineInstr &amp;' data-ref="434First">First</dfn>,</td></tr>
<tr><th id="2943">2943</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="435Second" title='Second' data-type='const llvm::MachineInstr &amp;' data-ref="435Second">Second</dfn>) <em>const</em> {</td></tr>
<tr><th id="2944">2944</th><td>  <b>if</b> (Second.mayStore() &amp;&amp; First.getOpcode() == Hexagon::<span class='error' title="no member named &apos;S2_allocframe&apos; in namespace &apos;llvm::Hexagon&apos;">S2_allocframe</span>) {</td></tr>
<tr><th id="2945">2945</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="436Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="436Op">Op</dfn> = <a class="local col5 ref" href="#435Second" title='Second' data-ref="435Second">Second</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2946">2946</th><td>    <b>if</b> (Op.isReg() &amp;&amp; Op.isUse() &amp;&amp; Op.getReg() == Hexagon::<span class='error' title="no member named &apos;R29&apos; in namespace &apos;llvm::Hexagon&apos;">R29</span>)</td></tr>
<tr><th id="2947">2947</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2948">2948</th><td>  }</td></tr>
<tr><th id="2949">2949</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#DisableNVSchedule" title='DisableNVSchedule' data-use='m' data-ref="DisableNVSchedule">DisableNVSchedule</a>)</td></tr>
<tr><th id="2950">2950</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2951">2951</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm16HexagonInstrInfo13mayBeNewStoreERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::mayBeNewStore' data-ref="_ZNK4llvm16HexagonInstrInfo13mayBeNewStoreERKNS_12MachineInstrE">mayBeNewStore</a>(<a class="local col5 ref" href="#435Second" title='Second' data-ref="435Second">Second</a>)) {</td></tr>
<tr><th id="2952">2952</th><td>    <i>// Make sure the definition of the first instruction is the value being</i></td></tr>
<tr><th id="2953">2953</th><td><i>    // stored.</i></td></tr>
<tr><th id="2954">2954</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="437Stored" title='Stored' data-type='const llvm::MachineOperand &amp;' data-ref="437Stored">Stored</dfn> =</td></tr>
<tr><th id="2955">2955</th><td>      <a class="local col5 ref" href="#435Second" title='Second' data-ref="435Second">Second</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#435Second" title='Second' data-ref="435Second">Second</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <var>1</var>);</td></tr>
<tr><th id="2956">2956</th><td>    <b>if</b> (!<a class="local col7 ref" href="#437Stored" title='Stored' data-ref="437Stored">Stored</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="2957">2957</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2958">2958</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="438i" title='i' data-type='unsigned int' data-ref="438i">i</dfn> = <var>0</var>, <dfn class="local col9 decl" id="439e" title='e' data-type='unsigned int' data-ref="439e">e</dfn> = <a class="local col4 ref" href="#434First" title='First' data-ref="434First">First</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col8 ref" href="#438i" title='i' data-ref="438i">i</a> &lt; <a class="local col9 ref" href="#439e" title='e' data-ref="439e">e</a>; ++<a class="local col8 ref" href="#438i" title='i' data-ref="438i">i</a>) {</td></tr>
<tr><th id="2959">2959</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="440Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="440Op">Op</dfn> = <a class="local col4 ref" href="#434First" title='First' data-ref="434First">First</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#438i" title='i' data-ref="438i">i</a>);</td></tr>
<tr><th id="2960">2960</th><td>      <b>if</b> (<a class="local col0 ref" href="#440Op" title='Op' data-ref="440Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col0 ref" href="#440Op" title='Op' data-ref="440Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; <a class="local col0 ref" href="#440Op" title='Op' data-ref="440Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col7 ref" href="#437Stored" title='Stored' data-ref="437Stored">Stored</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="2961">2961</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2962">2962</th><td>    }</td></tr>
<tr><th id="2963">2963</th><td>  }</td></tr>
<tr><th id="2964">2964</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2965">2965</th><td>}</td></tr>
<tr><th id="2966">2966</th><td></td></tr>
<tr><th id="2967">2967</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo13doesNotReturnERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::doesNotReturn' data-ref="_ZNK4llvm16HexagonInstrInfo13doesNotReturnERKNS_12MachineInstrE">doesNotReturn</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="441CallMI" title='CallMI' data-type='const llvm::MachineInstr &amp;' data-ref="441CallMI">CallMI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2968">2968</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="442Opc" title='Opc' data-type='unsigned int' data-ref="442Opc">Opc</dfn> = <a class="local col1 ref" href="#441CallMI" title='CallMI' data-ref="441CallMI">CallMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="2969">2969</th><td>  <b>return</b> Opc == Hexagon::<span class='error' title="no member named &apos;PS_call_nr&apos; in namespace &apos;llvm::Hexagon&apos;">PS_call_nr</span> || Opc == Hexagon::<span class='error' title="no member named &apos;PS_callr_nr&apos; in namespace &apos;llvm::Hexagon&apos;">PS_callr_nr</span>;</td></tr>
<tr><th id="2970">2970</th><td>}</td></tr>
<tr><th id="2971">2971</th><td></td></tr>
<tr><th id="2972">2972</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo10hasEHLabelEPKNS_17MachineBasicBlockE" title='llvm::HexagonInstrInfo::hasEHLabel' data-ref="_ZNK4llvm16HexagonInstrInfo10hasEHLabelEPKNS_17MachineBasicBlockE">hasEHLabel</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="443B" title='B' data-type='const llvm::MachineBasicBlock *' data-ref="443B">B</dfn>) <em>const</em> {</td></tr>
<tr><th id="2973">2973</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col4 decl" id="444I" title='I' data-type='const llvm::MachineInstr &amp;' data-ref="444I">I</dfn> : *<a class="local col3 ref" href="#443B" title='B' data-ref="443B">B</a>)</td></tr>
<tr><th id="2974">2974</th><td>    <b>if</b> (<a class="local col4 ref" href="#444I" title='I' data-ref="444I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9isEHLabelEv" title='llvm::MachineInstr::isEHLabel' data-ref="_ZNK4llvm12MachineInstr9isEHLabelEv">isEHLabel</a>())</td></tr>
<tr><th id="2975">2975</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2976">2976</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2977">2977</th><td>}</td></tr>
<tr><th id="2978">2978</th><td></td></tr>
<tr><th id="2979">2979</th><td><i>// Returns true if an instruction can be converted into a non-extended</i></td></tr>
<tr><th id="2980">2980</th><td><i>// equivalent instruction.</i></td></tr>
<tr><th id="2981">2981</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo19hasNonExtEquivalentERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::hasNonExtEquivalent' data-ref="_ZNK4llvm16HexagonInstrInfo19hasNonExtEquivalentERKNS_12MachineInstrE">hasNonExtEquivalent</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="445MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="445MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2982">2982</th><td>  <em>short</em> <dfn class="local col6 decl" id="446NonExtOpcode" title='NonExtOpcode' data-type='short' data-ref="446NonExtOpcode">NonExtOpcode</dfn>;</td></tr>
<tr><th id="2983">2983</th><td>  <i>// Check if the instruction has a register form that uses register in place</i></td></tr>
<tr><th id="2984">2984</th><td><i>  // of the extended operand, if so return that as the non-extended form.</i></td></tr>
<tr><th id="2985">2985</th><td>  <b>if</b> (Hexagon::<span class='error' title="no member named &apos;getRegForm&apos; in namespace &apos;llvm::Hexagon&apos;">getRegForm</span>(MI.getOpcode()) &gt;= <var>0</var>)</td></tr>
<tr><th id="2986">2986</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2987">2987</th><td></td></tr>
<tr><th id="2988">2988</th><td>  <b>if</b> (<a class="local col5 ref" href="#445MI" title='MI' data-ref="445MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc7mayLoadEv" title='llvm::MCInstrDesc::mayLoad' data-ref="_ZNK4llvm11MCInstrDesc7mayLoadEv">mayLoad</a>() || <a class="local col5 ref" href="#445MI" title='MI' data-ref="445MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc8mayStoreEv" title='llvm::MCInstrDesc::mayStore' data-ref="_ZNK4llvm11MCInstrDesc8mayStoreEv">mayStore</a>()) {</td></tr>
<tr><th id="2989">2989</th><td>    <i>// Check addressing mode and retrieve non-ext equivalent instruction.</i></td></tr>
<tr><th id="2990">2990</th><td></td></tr>
<tr><th id="2991">2991</th><td>    <b>switch</b> (<a class="member" href="#_ZNK4llvm16HexagonInstrInfo11getAddrModeERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getAddrMode' data-ref="_ZNK4llvm16HexagonInstrInfo11getAddrModeERKNS_12MachineInstrE">getAddrMode</a>(<a class="local col5 ref" href="#445MI" title='MI' data-ref="445MI">MI</a>)) {</td></tr>
<tr><th id="2992">2992</th><td>    <b>case</b> <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::AddrMode::Absolute" title='llvm::HexagonII::AddrMode::Absolute' data-ref="llvm::HexagonII::AddrMode::Absolute">Absolute</a>:</td></tr>
<tr><th id="2993">2993</th><td>      <i>// Load/store with absolute addressing mode can be converted into</i></td></tr>
<tr><th id="2994">2994</th><td><i>      // base+offset mode.</i></td></tr>
<tr><th id="2995">2995</th><td>      NonExtOpcode = Hexagon::<span class='error' title="no member named &apos;changeAddrMode_abs_io&apos; in namespace &apos;llvm::Hexagon&apos;">changeAddrMode_abs_io</span>(MI.getOpcode());</td></tr>
<tr><th id="2996">2996</th><td>      <b>break</b>;</td></tr>
<tr><th id="2997">2997</th><td>    <b>case</b> <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::AddrMode::BaseImmOffset" title='llvm::HexagonII::AddrMode::BaseImmOffset' data-ref="llvm::HexagonII::AddrMode::BaseImmOffset">BaseImmOffset</a>:</td></tr>
<tr><th id="2998">2998</th><td>      <i>// Load/store with base+offset addressing mode can be converted into</i></td></tr>
<tr><th id="2999">2999</th><td><i>      // base+register offset addressing mode. However left shift operand should</i></td></tr>
<tr><th id="3000">3000</th><td><i>      // be set to 0.</i></td></tr>
<tr><th id="3001">3001</th><td>      NonExtOpcode = Hexagon::<span class='error' title="no member named &apos;changeAddrMode_io_rr&apos; in namespace &apos;llvm::Hexagon&apos;">changeAddrMode_io_rr</span>(MI.getOpcode());</td></tr>
<tr><th id="3002">3002</th><td>      <b>break</b>;</td></tr>
<tr><th id="3003">3003</th><td>    <b>case</b> <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::AddrMode::BaseLongOffset" title='llvm::HexagonII::AddrMode::BaseLongOffset' data-ref="llvm::HexagonII::AddrMode::BaseLongOffset">BaseLongOffset</a>:</td></tr>
<tr><th id="3004">3004</th><td>      NonExtOpcode = Hexagon::<span class='error' title="no member named &apos;changeAddrMode_ur_rr&apos; in namespace &apos;llvm::Hexagon&apos;">changeAddrMode_ur_rr</span>(MI.getOpcode());</td></tr>
<tr><th id="3005">3005</th><td>      <b>break</b>;</td></tr>
<tr><th id="3006">3006</th><td>    <b>default</b>:</td></tr>
<tr><th id="3007">3007</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3008">3008</th><td>    }</td></tr>
<tr><th id="3009">3009</th><td>    <b>if</b> (<a class="local col6 ref" href="#446NonExtOpcode" title='NonExtOpcode' data-ref="446NonExtOpcode">NonExtOpcode</a> &lt; <var>0</var>)</td></tr>
<tr><th id="3010">3010</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3011">3011</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3012">3012</th><td>  }</td></tr>
<tr><th id="3013">3013</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3014">3014</th><td>}</td></tr>
<tr><th id="3015">3015</th><td></td></tr>
<tr><th id="3016">3016</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo18hasPseudoInstrPairERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::hasPseudoInstrPair' data-ref="_ZNK4llvm16HexagonInstrInfo18hasPseudoInstrPairERKNS_12MachineInstrE">hasPseudoInstrPair</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="447MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="447MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3017">3017</th><td>  <b>return</b> Hexagon::<span class='error' title="no member named &apos;getRealHWInstr&apos; in namespace &apos;llvm::Hexagon&apos;">getRealHWInstr</span>(MI.getOpcode(),</td></tr>
<tr><th id="3018">3018</th><td>                                 Hexagon::<span class='error' title="no member named &apos;InstrType_Pseudo&apos; in namespace &apos;llvm::Hexagon&apos;">InstrType_Pseudo</span>) &gt;= <var>0</var>;</td></tr>
<tr><th id="3019">3019</th><td>}</td></tr>
<tr><th id="3020">3020</th><td></td></tr>
<tr><th id="3021">3021</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo15hasUncondBranchEPKNS_17MachineBasicBlockE" title='llvm::HexagonInstrInfo::hasUncondBranch' data-ref="_ZNK4llvm16HexagonInstrInfo15hasUncondBranchEPKNS_17MachineBasicBlockE">hasUncondBranch</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="448B" title='B' data-type='const llvm::MachineBasicBlock *' data-ref="448B">B</dfn>)</td></tr>
<tr><th id="3022">3022</th><td>      <em>const</em> {</td></tr>
<tr><th id="3023">3023</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a> <dfn class="local col9 decl" id="449I" title='I' data-type='MachineBasicBlock::const_iterator' data-ref="449I">I</dfn> = <a class="local col8 ref" href="#448B" title='B' data-ref="448B">B</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZNK4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>(), <dfn class="local col0 decl" id="450E" title='E' data-type='MachineBasicBlock::const_iterator' data-ref="450E">E</dfn> = <a class="local col8 ref" href="#448B" title='B' data-ref="448B">B</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZNK4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="3024">3024</th><td>  <b>while</b> (<a class="local col9 ref" href="#449I" title='I' data-ref="449I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col0 ref" href="#450E" title='E' data-ref="450E">E</a>) {</td></tr>
<tr><th id="3025">3025</th><td>    <b>if</b> (<a class="local col9 ref" href="#449I" title='I' data-ref="449I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9isBarrierENS0_9QueryTypeE" title='llvm::MachineInstr::isBarrier' data-ref="_ZNK4llvm12MachineInstr9isBarrierENS0_9QueryTypeE">isBarrier</a>())</td></tr>
<tr><th id="3026">3026</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3027">3027</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col9 ref" href="#449I" title='I' data-ref="449I">I</a>;</td></tr>
<tr><th id="3028">3028</th><td>  }</td></tr>
<tr><th id="3029">3029</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3030">3030</th><td>}</td></tr>
<tr><th id="3031">3031</th><td></td></tr>
<tr><th id="3032">3032</th><td><i>// Returns true, if a LD insn can be promoted to a cur load.</i></td></tr>
<tr><th id="3033">3033</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo12mayBeCurLoadERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::mayBeCurLoad' data-ref="_ZNK4llvm16HexagonInstrInfo12mayBeCurLoadERKNS_12MachineInstrE">mayBeCurLoad</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="451MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="451MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3034">3034</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="452F" title='F' data-type='const uint64_t' data-ref="452F">F</dfn> = <a class="local col1 ref" href="#451MI" title='MI' data-ref="451MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a>;</td></tr>
<tr><th id="3035">3035</th><td>  <b>return</b> ((<a class="local col2 ref" href="#452F" title='F' data-ref="452F">F</a> &gt;&gt; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::mayCVLoadPos" title='llvm::HexagonII::mayCVLoadPos' data-ref="llvm::HexagonII::mayCVLoadPos">mayCVLoadPos</a>) &amp; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::mayCVLoadMask" title='llvm::HexagonII::mayCVLoadMask' data-ref="llvm::HexagonII::mayCVLoadMask">mayCVLoadMask</a>) &amp;&amp;</td></tr>
<tr><th id="3036">3036</th><td>         <a class="member" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo::Subtarget" title='llvm::HexagonInstrInfo::Subtarget' data-ref="llvm::HexagonInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget9hasV60OpsEv" title='llvm::HexagonSubtarget::hasV60Ops' data-ref="_ZNK4llvm16HexagonSubtarget9hasV60OpsEv">hasV60Ops</a>();</td></tr>
<tr><th id="3037">3037</th><td>}</td></tr>
<tr><th id="3038">3038</th><td></td></tr>
<tr><th id="3039">3039</th><td><i>// Returns true, if a ST insn can be promoted to a new-value store.</i></td></tr>
<tr><th id="3040">3040</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo13mayBeNewStoreERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::mayBeNewStore' data-ref="_ZNK4llvm16HexagonInstrInfo13mayBeNewStoreERKNS_12MachineInstrE">mayBeNewStore</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="453MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="453MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3041">3041</th><td>  <b>if</b> (<a class="local col3 ref" href="#453MI" title='MI' data-ref="453MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>() &amp;&amp; !<a class="member" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo::Subtarget" title='llvm::HexagonInstrInfo::Subtarget' data-ref="llvm::HexagonInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget17useNewValueStoresEv" title='llvm::HexagonSubtarget::useNewValueStores' data-ref="_ZNK4llvm16HexagonSubtarget17useNewValueStoresEv">useNewValueStores</a>())</td></tr>
<tr><th id="3042">3042</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3043">3043</th><td></td></tr>
<tr><th id="3044">3044</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="454F" title='F' data-type='const uint64_t' data-ref="454F">F</dfn> = <a class="local col3 ref" href="#453MI" title='MI' data-ref="453MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a>;</td></tr>
<tr><th id="3045">3045</th><td>  <b>return</b> (<a class="local col4 ref" href="#454F" title='F' data-ref="454F">F</a> &gt;&gt; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::mayNVStorePos" title='llvm::HexagonII::mayNVStorePos' data-ref="llvm::HexagonII::mayNVStorePos">mayNVStorePos</a>) &amp; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::mayNVStoreMask" title='llvm::HexagonII::mayNVStoreMask' data-ref="llvm::HexagonII::mayNVStoreMask">mayNVStoreMask</a>;</td></tr>
<tr><th id="3046">3046</th><td>}</td></tr>
<tr><th id="3047">3047</th><td></td></tr>
<tr><th id="3048">3048</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo13producesStallERKNS_12MachineInstrES3_" title='llvm::HexagonInstrInfo::producesStall' data-ref="_ZNK4llvm16HexagonInstrInfo13producesStallERKNS_12MachineInstrES3_">producesStall</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="455ProdMI" title='ProdMI' data-type='const llvm::MachineInstr &amp;' data-ref="455ProdMI">ProdMI</dfn>,</td></tr>
<tr><th id="3049">3049</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="456ConsMI" title='ConsMI' data-type='const llvm::MachineInstr &amp;' data-ref="456ConsMI">ConsMI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3050">3050</th><td>  <i>// There is no stall when ProdMI is not a V60 vector.</i></td></tr>
<tr><th id="3051">3051</th><td>  <b>if</b> (!<a class="member" href="#_ZNK4llvm16HexagonInstrInfo8isHVXVecERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isHVXVec' data-ref="_ZNK4llvm16HexagonInstrInfo8isHVXVecERKNS_12MachineInstrE">isHVXVec</a>(<a class="local col5 ref" href="#455ProdMI" title='ProdMI' data-ref="455ProdMI">ProdMI</a>))</td></tr>
<tr><th id="3052">3052</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3053">3053</th><td></td></tr>
<tr><th id="3054">3054</th><td>  <i>// There is no stall when ProdMI and ConsMI are not dependent.</i></td></tr>
<tr><th id="3055">3055</th><td>  <b>if</b> (!<a class="member" href="#_ZNK4llvm16HexagonInstrInfo11isDependentERKNS_12MachineInstrES3_" title='llvm::HexagonInstrInfo::isDependent' data-ref="_ZNK4llvm16HexagonInstrInfo11isDependentERKNS_12MachineInstrES3_">isDependent</a>(<a class="local col5 ref" href="#455ProdMI" title='ProdMI' data-ref="455ProdMI">ProdMI</a>, <a class="local col6 ref" href="#456ConsMI" title='ConsMI' data-ref="456ConsMI">ConsMI</a>))</td></tr>
<tr><th id="3056">3056</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3057">3057</th><td></td></tr>
<tr><th id="3058">3058</th><td>  <i>// When Forward Scheduling is enabled, there is no stall if ProdMI and ConsMI</i></td></tr>
<tr><th id="3059">3059</th><td><i>  // are scheduled in consecutive packets.</i></td></tr>
<tr><th id="3060">3060</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm16HexagonInstrInfo21isVecUsableNextPacketERKNS_12MachineInstrES3_" title='llvm::HexagonInstrInfo::isVecUsableNextPacket' data-ref="_ZNK4llvm16HexagonInstrInfo21isVecUsableNextPacketERKNS_12MachineInstrES3_">isVecUsableNextPacket</a>(<a class="local col5 ref" href="#455ProdMI" title='ProdMI' data-ref="455ProdMI">ProdMI</a>, <a class="local col6 ref" href="#456ConsMI" title='ConsMI' data-ref="456ConsMI">ConsMI</a>))</td></tr>
<tr><th id="3061">3061</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3062">3062</th><td></td></tr>
<tr><th id="3063">3063</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3064">3064</th><td>}</td></tr>
<tr><th id="3065">3065</th><td></td></tr>
<tr><th id="3066">3066</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo13producesStallERKNS_12MachineInstrENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb1EvEELb0ELb1EEE" title='llvm::HexagonInstrInfo::producesStall' data-ref="_ZNK4llvm16HexagonInstrInfo13producesStallERKNS_12MachineInstrENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb1EvEELb0ELb1EEE">producesStall</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="457MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="457MI">MI</dfn>,</td></tr>
<tr><th id="3067">3067</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_instr_iterator" title='llvm::MachineBasicBlock::const_instr_iterator' data-type='Instructions::const_iterator' data-ref="llvm::MachineBasicBlock::const_instr_iterator">const_instr_iterator</a> <dfn class="local col8 decl" id="458BII" title='BII' data-type='MachineBasicBlock::const_instr_iterator' data-ref="458BII">BII</dfn>) <em>const</em> {</td></tr>
<tr><th id="3068">3068</th><td>  <i>// There is no stall when I is not a V60 vector.</i></td></tr>
<tr><th id="3069">3069</th><td>  <b>if</b> (!<a class="member" href="#_ZNK4llvm16HexagonInstrInfo8isHVXVecERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isHVXVec' data-ref="_ZNK4llvm16HexagonInstrInfo8isHVXVecERKNS_12MachineInstrE">isHVXVec</a>(<a class="local col7 ref" href="#457MI" title='MI' data-ref="457MI">MI</a>))</td></tr>
<tr><th id="3070">3070</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3071">3071</th><td></td></tr>
<tr><th id="3072">3072</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_instr_iterator" title='llvm::MachineBasicBlock::const_instr_iterator' data-type='Instructions::const_iterator' data-ref="llvm::MachineBasicBlock::const_instr_iterator">const_instr_iterator</a> <dfn class="local col9 decl" id="459MII" title='MII' data-type='MachineBasicBlock::const_instr_iterator' data-ref="459MII">MII</dfn> = <a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, true&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb1EEC1ERKS5_"></a><a class="local col8 ref" href="#458BII" title='BII' data-ref="458BII">BII</a>;</td></tr>
<tr><th id="3073">3073</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_instr_iterator" title='llvm::MachineBasicBlock::const_instr_iterator' data-type='Instructions::const_iterator' data-ref="llvm::MachineBasicBlock::const_instr_iterator">const_instr_iterator</a> <dfn class="local col0 decl" id="460MIE" title='MIE' data-type='MachineBasicBlock::const_instr_iterator' data-ref="460MIE">MIE</dfn> = <a class="local col9 ref" href="#459MII" title='MII' data-ref="459MII">MII</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZNK4llvm17MachineBasicBlock9instr_endEv">instr_end</a>();</td></tr>
<tr><th id="3074">3074</th><td></td></tr>
<tr><th id="3075">3075</th><td>  <b>if</b> (!<a class="local col9 ref" href="#459MII" title='MII' data-ref="459MII">MII</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBundleEv" title='llvm::MachineInstr::isBundle' data-ref="_ZNK4llvm12MachineInstr8isBundleEv">isBundle</a>())</td></tr>
<tr><th id="3076">3076</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16HexagonInstrInfo13producesStallERKNS_12MachineInstrES3_" title='llvm::HexagonInstrInfo::producesStall' data-ref="_ZNK4llvm16HexagonInstrInfo13producesStallERKNS_12MachineInstrES3_">producesStall</a>(<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col9 ref" href="#459MII" title='MII' data-ref="459MII">MII</a>, <a class="local col7 ref" href="#457MI" title='MI' data-ref="457MI">MI</a>);</td></tr>
<tr><th id="3077">3077</th><td></td></tr>
<tr><th id="3078">3078</th><td>  <b>for</b> (<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col9 ref" href="#459MII" title='MII' data-ref="459MII">MII</a>; <a class="local col9 ref" href="#459MII" title='MII' data-ref="459MII">MII</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col0 ref" href="#460MIE" title='MIE' data-ref="460MIE">MIE</a> &amp;&amp; <a class="local col9 ref" href="#459MII" title='MII' data-ref="459MII">MII</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14isInsideBundleEv" title='llvm::MachineInstr::isInsideBundle' data-ref="_ZNK4llvm12MachineInstr14isInsideBundleEv">isInsideBundle</a>(); <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col9 ref" href="#459MII" title='MII' data-ref="459MII">MII</a>) {</td></tr>
<tr><th id="3079">3079</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="461J" title='J' data-type='const llvm::MachineInstr &amp;' data-ref="461J">J</dfn> = <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col9 ref" href="#459MII" title='MII' data-ref="459MII">MII</a>;</td></tr>
<tr><th id="3080">3080</th><td>    <b>if</b> (<a class="member" href="#_ZNK4llvm16HexagonInstrInfo13producesStallERKNS_12MachineInstrES3_" title='llvm::HexagonInstrInfo::producesStall' data-ref="_ZNK4llvm16HexagonInstrInfo13producesStallERKNS_12MachineInstrES3_">producesStall</a>(<a class="local col1 ref" href="#461J" title='J' data-ref="461J">J</a>, <a class="local col7 ref" href="#457MI" title='MI' data-ref="457MI">MI</a>))</td></tr>
<tr><th id="3081">3081</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3082">3082</th><td>  }</td></tr>
<tr><th id="3083">3083</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3084">3084</th><td>}</td></tr>
<tr><th id="3085">3085</th><td></td></tr>
<tr><th id="3086">3086</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo21predCanBeUsedAsDotNewERKNS_12MachineInstrEj" title='llvm::HexagonInstrInfo::predCanBeUsedAsDotNew' data-ref="_ZNK4llvm16HexagonInstrInfo21predCanBeUsedAsDotNewERKNS_12MachineInstrEj">predCanBeUsedAsDotNew</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="462MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="462MI">MI</dfn>,</td></tr>
<tr><th id="3087">3087</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="463PredReg" title='PredReg' data-type='unsigned int' data-ref="463PredReg">PredReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="3088">3088</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="464MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="464MO">MO</dfn> : <a class="local col2 ref" href="#462MI" title='MI' data-ref="462MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="3089">3089</th><td>    <i>// Predicate register must be explicitly defined.</i></td></tr>
<tr><th id="3090">3090</th><td>    <b>if</b> (<a class="local col4 ref" href="#464MO" title='MO' data-ref="464MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9isRegMaskEv" title='llvm::MachineOperand::isRegMask' data-ref="_ZNK4llvm14MachineOperand9isRegMaskEv">isRegMask</a>() &amp;&amp; <a class="local col4 ref" href="#464MO" title='MO' data-ref="464MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand15clobbersPhysRegEj" title='llvm::MachineOperand::clobbersPhysReg' data-ref="_ZNK4llvm14MachineOperand15clobbersPhysRegEj">clobbersPhysReg</a>(<a class="local col3 ref" href="#463PredReg" title='PredReg' data-ref="463PredReg">PredReg</a>))</td></tr>
<tr><th id="3091">3091</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3092">3092</th><td>    <b>if</b> (<a class="local col4 ref" href="#464MO" title='MO' data-ref="464MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col4 ref" href="#464MO" title='MO' data-ref="464MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; <a class="local col4 ref" href="#464MO" title='MO' data-ref="464MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>() &amp;&amp; (<a class="local col4 ref" href="#464MO" title='MO' data-ref="464MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col3 ref" href="#463PredReg" title='PredReg' data-ref="463PredReg">PredReg</a>))</td></tr>
<tr><th id="3093">3093</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3094">3094</th><td>  }</td></tr>
<tr><th id="3095">3095</th><td></td></tr>
<tr><th id="3096">3096</th><td>  <i>// Instruction that produce late predicate cannot be used as sources of</i></td></tr>
<tr><th id="3097">3097</th><td><i>  // dot-new.</i></td></tr>
<tr><th id="3098">3098</th><td>  <b>switch</b> (<a class="local col2 ref" href="#462MI" title='MI' data-ref="462MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="3099">3099</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_addp_c&apos; in namespace &apos;llvm::Hexagon&apos;">A4_addp_c</span>:</td></tr>
<tr><th id="3100">3100</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_subp_c&apos; in namespace &apos;llvm::Hexagon&apos;">A4_subp_c</span>:</td></tr>
<tr><th id="3101">3101</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_tlbmatch&apos; in namespace &apos;llvm::Hexagon&apos;">A4_tlbmatch</span>:</td></tr>
<tr><th id="3102">3102</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A5_ACS&apos; in namespace &apos;llvm::Hexagon&apos;">A5_ACS</span>:</td></tr>
<tr><th id="3103">3103</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;F2_sfinvsqrta&apos; in namespace &apos;llvm::Hexagon&apos;">F2_sfinvsqrta</span>:</td></tr>
<tr><th id="3104">3104</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;F2_sfrecipa&apos; in namespace &apos;llvm::Hexagon&apos;">F2_sfrecipa</span>:</td></tr>
<tr><th id="3105">3105</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_endloop0&apos; in namespace &apos;llvm::Hexagon&apos;">J2_endloop0</span>:</td></tr>
<tr><th id="3106">3106</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_endloop01&apos; in namespace &apos;llvm::Hexagon&apos;">J2_endloop01</span>:</td></tr>
<tr><th id="3107">3107</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_ploop1si&apos; in namespace &apos;llvm::Hexagon&apos;">J2_ploop1si</span>:</td></tr>
<tr><th id="3108">3108</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_ploop1sr&apos; in namespace &apos;llvm::Hexagon&apos;">J2_ploop1sr</span>:</td></tr>
<tr><th id="3109">3109</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_ploop2si&apos; in namespace &apos;llvm::Hexagon&apos;">J2_ploop2si</span>:</td></tr>
<tr><th id="3110">3110</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_ploop2sr&apos; in namespace &apos;llvm::Hexagon&apos;">J2_ploop2sr</span>:</td></tr>
<tr><th id="3111">3111</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_ploop3si&apos; in namespace &apos;llvm::Hexagon&apos;">J2_ploop3si</span>:</td></tr>
<tr><th id="3112">3112</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_ploop3sr&apos; in namespace &apos;llvm::Hexagon&apos;">J2_ploop3sr</span>:</td></tr>
<tr><th id="3113">3113</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_cabacdecbin&apos; in namespace &apos;llvm::Hexagon&apos;">S2_cabacdecbin</span>:</td></tr>
<tr><th id="3114">3114</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storew_locked&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storew_locked</span>:</td></tr>
<tr><th id="3115">3115</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;S4_stored_locked&apos; in namespace &apos;llvm::Hexagon&apos;">S4_stored_locked</span>:</td></tr>
<tr><th id="3116">3116</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3117">3117</th><td>  }</td></tr>
<tr><th id="3118">3118</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3119">3119</th><td>}</td></tr>
<tr><th id="3120">3120</th><td></td></tr>
<tr><th id="3121">3121</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo18PredOpcodeHasJMP_cEj" title='llvm::HexagonInstrInfo::PredOpcodeHasJMP_c' data-ref="_ZNK4llvm16HexagonInstrInfo18PredOpcodeHasJMP_cEj">PredOpcodeHasJMP_c</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="465Opcode" title='Opcode' data-type='unsigned int' data-ref="465Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="3122">3122</th><td>  <b>return</b> Opcode == Hexagon::<span class='error' title="no member named &apos;J2_jumpt&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumpt</span>      ||</td></tr>
<tr><th id="3123">3123</th><td>         Opcode == Hexagon::<span class='error' title="no member named &apos;J2_jumptpt&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumptpt</span>    ||</td></tr>
<tr><th id="3124">3124</th><td>         Opcode == Hexagon::<span class='error' title="no member named &apos;J2_jumpf&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumpf</span>      ||</td></tr>
<tr><th id="3125">3125</th><td>         Opcode == Hexagon::<span class='error' title="no member named &apos;J2_jumpfpt&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumpfpt</span>    ||</td></tr>
<tr><th id="3126">3126</th><td>         Opcode == Hexagon::<span class='error' title="no member named &apos;J2_jumptnew&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumptnew</span>   ||</td></tr>
<tr><th id="3127">3127</th><td>         Opcode == Hexagon::<span class='error' title="no member named &apos;J2_jumpfnew&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumpfnew</span>   ||</td></tr>
<tr><th id="3128">3128</th><td>         Opcode == Hexagon::<span class='error' title="no member named &apos;J2_jumptnewpt&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumptnewpt</span> ||</td></tr>
<tr><th id="3129">3129</th><td>         Opcode == Hexagon::<span class='error' title="no member named &apos;J2_jumpfnewpt&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumpfnewpt</span>;</td></tr>
<tr><th id="3130">3130</th><td>}</td></tr>
<tr><th id="3131">3131</th><td></td></tr>
<tr><th id="3132">3132</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo16predOpcodeHasNotENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::HexagonInstrInfo::predOpcodeHasNot' data-ref="_ZNK4llvm16HexagonInstrInfo16predOpcodeHasNotENS_8ArrayRefINS_14MachineOperandEEE">predOpcodeHasNot</dfn>(<a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col6 decl" id="466Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="466Cond">Cond</dfn>) <em>const</em> {</td></tr>
<tr><th id="3133">3133</th><td>  <b>if</b> (<a class="local col6 ref" href="#466Cond" title='Cond' data-ref="466Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv">empty</a>() || !<a class="member" href="#_ZNK4llvm16HexagonInstrInfo12isPredicatedEj" title='llvm::HexagonInstrInfo::isPredicated' data-ref="_ZNK4llvm16HexagonInstrInfo12isPredicatedEj">isPredicated</a>(<a class="local col6 ref" href="#466Cond" title='Cond' data-ref="466Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()))</td></tr>
<tr><th id="3134">3134</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3135">3135</th><td>  <b>return</b> !<a class="member" href="#_ZNK4llvm16HexagonInstrInfo16isPredicatedTrueEj" title='llvm::HexagonInstrInfo::isPredicatedTrue' data-ref="_ZNK4llvm16HexagonInstrInfo16isPredicatedTrueEj">isPredicatedTrue</a>(<a class="local col6 ref" href="#466Cond" title='Cond' data-ref="466Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="3136">3136</th><td>}</td></tr>
<tr><th id="3137">3137</th><td></td></tr>
<tr><th id="3138">3138</th><td><em>unsigned</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo11getAddrModeERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getAddrMode' data-ref="_ZNK4llvm16HexagonInstrInfo11getAddrModeERKNS_12MachineInstrE">getAddrMode</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="467MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="467MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3139">3139</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="468F" title='F' data-type='const uint64_t' data-ref="468F">F</dfn> = <a class="local col7 ref" href="#467MI" title='MI' data-ref="467MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a>;</td></tr>
<tr><th id="3140">3140</th><td>  <b>return</b> (<a class="local col8 ref" href="#468F" title='F' data-ref="468F">F</a> &gt;&gt; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::AddrModePos" title='llvm::HexagonII::AddrModePos' data-ref="llvm::HexagonII::AddrModePos">AddrModePos</a>) &amp; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::AddrModeMask" title='llvm::HexagonII::AddrModeMask' data-ref="llvm::HexagonII::AddrModeMask">AddrModeMask</a>;</td></tr>
<tr><th id="3141">3141</th><td>}</td></tr>
<tr><th id="3142">3142</th><td></td></tr>
<tr><th id="3143">3143</th><td><i>// Returns the base register in a memory access (load/store). The offset is</i></td></tr>
<tr><th id="3144">3144</th><td><i>// returned in Offset and the access size is returned in AccessSize.</i></td></tr>
<tr><th id="3145">3145</th><td><i>// If the base operand has a subregister or the offset field does not contain</i></td></tr>
<tr><th id="3146">3146</th><td><i>// an immediate value, return nullptr.</i></td></tr>
<tr><th id="3147">3147</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo16getBaseAndOffsetERKNS_12MachineInstrERlRj" title='llvm::HexagonInstrInfo::getBaseAndOffset' data-ref="_ZNK4llvm16HexagonInstrInfo16getBaseAndOffsetERKNS_12MachineInstrERlRj">getBaseAndOffset</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="469MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="469MI">MI</dfn>,</td></tr>
<tr><th id="3148">3148</th><td>                                                   <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> &amp;<dfn class="local col0 decl" id="470Offset" title='Offset' data-type='int64_t &amp;' data-ref="470Offset">Offset</dfn>,</td></tr>
<tr><th id="3149">3149</th><td>                                                   <em>unsigned</em> &amp;<dfn class="local col1 decl" id="471AccessSize" title='AccessSize' data-type='unsigned int &amp;' data-ref="471AccessSize">AccessSize</dfn>) <em>const</em> {</td></tr>
<tr><th id="3150">3150</th><td>  <i>// Return if it is not a base+offset type instruction or a MemOp.</i></td></tr>
<tr><th id="3151">3151</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm16HexagonInstrInfo11getAddrModeERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getAddrMode' data-ref="_ZNK4llvm16HexagonInstrInfo11getAddrModeERKNS_12MachineInstrE">getAddrMode</a>(<a class="local col9 ref" href="#469MI" title='MI' data-ref="469MI">MI</a>) != <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::AddrMode::BaseImmOffset" title='llvm::HexagonII::AddrMode::BaseImmOffset' data-ref="llvm::HexagonII::AddrMode::BaseImmOffset">BaseImmOffset</a> &amp;&amp;</td></tr>
<tr><th id="3152">3152</th><td>      <a class="member" href="#_ZNK4llvm16HexagonInstrInfo11getAddrModeERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getAddrMode' data-ref="_ZNK4llvm16HexagonInstrInfo11getAddrModeERKNS_12MachineInstrE">getAddrMode</a>(<a class="local col9 ref" href="#469MI" title='MI' data-ref="469MI">MI</a>) != <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::AddrMode::BaseLongOffset" title='llvm::HexagonII::AddrMode::BaseLongOffset' data-ref="llvm::HexagonII::AddrMode::BaseLongOffset">BaseLongOffset</a> &amp;&amp;</td></tr>
<tr><th id="3153">3153</th><td>      !<a class="member" href="#_ZNK4llvm16HexagonInstrInfo7isMemOpERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isMemOp' data-ref="_ZNK4llvm16HexagonInstrInfo7isMemOpERKNS_12MachineInstrE">isMemOp</a>(<a class="local col9 ref" href="#469MI" title='MI' data-ref="469MI">MI</a>) &amp;&amp; !<a class="member" href="#_ZNK4llvm16HexagonInstrInfo15isPostIncrementERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isPostIncrement' data-ref="_ZNK4llvm16HexagonInstrInfo15isPostIncrementERKNS_12MachineInstrE">isPostIncrement</a>(<a class="local col9 ref" href="#469MI" title='MI' data-ref="469MI">MI</a>))</td></tr>
<tr><th id="3154">3154</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="3155">3155</th><td></td></tr>
<tr><th id="3156">3156</th><td>  <a class="local col1 ref" href="#471AccessSize" title='AccessSize' data-ref="471AccessSize">AccessSize</a> = <a class="member" href="#_ZNK4llvm16HexagonInstrInfo16getMemAccessSizeERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getMemAccessSize' data-ref="_ZNK4llvm16HexagonInstrInfo16getMemAccessSizeERKNS_12MachineInstrE">getMemAccessSize</a>(<a class="local col9 ref" href="#469MI" title='MI' data-ref="469MI">MI</a>);</td></tr>
<tr><th id="3157">3157</th><td></td></tr>
<tr><th id="3158">3158</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="472BasePos" title='BasePos' data-type='unsigned int' data-ref="472BasePos">BasePos</dfn> = <var>0</var>, <dfn class="local col3 decl" id="473OffsetPos" title='OffsetPos' data-type='unsigned int' data-ref="473OffsetPos">OffsetPos</dfn> = <var>0</var>;</td></tr>
<tr><th id="3159">3159</th><td>  <b>if</b> (!<a class="member" href="#_ZNK4llvm16HexagonInstrInfo24getBaseAndOffsetPositionERKNS_12MachineInstrERjS4_" title='llvm::HexagonInstrInfo::getBaseAndOffsetPosition' data-ref="_ZNK4llvm16HexagonInstrInfo24getBaseAndOffsetPositionERKNS_12MachineInstrERjS4_">getBaseAndOffsetPosition</a>(<a class="local col9 ref" href="#469MI" title='MI' data-ref="469MI">MI</a>, <span class='refarg'><a class="local col2 ref" href="#472BasePos" title='BasePos' data-ref="472BasePos">BasePos</a></span>, <span class='refarg'><a class="local col3 ref" href="#473OffsetPos" title='OffsetPos' data-ref="473OffsetPos">OffsetPos</a></span>))</td></tr>
<tr><th id="3160">3160</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="3161">3161</th><td></td></tr>
<tr><th id="3162">3162</th><td>  <i>// Post increment updates its EA after the mem access,</i></td></tr>
<tr><th id="3163">3163</th><td><i>  // so we need to treat its offset as zero.</i></td></tr>
<tr><th id="3164">3164</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm16HexagonInstrInfo15isPostIncrementERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isPostIncrement' data-ref="_ZNK4llvm16HexagonInstrInfo15isPostIncrementERKNS_12MachineInstrE">isPostIncrement</a>(<a class="local col9 ref" href="#469MI" title='MI' data-ref="469MI">MI</a>)) {</td></tr>
<tr><th id="3165">3165</th><td>    <a class="local col0 ref" href="#470Offset" title='Offset' data-ref="470Offset">Offset</a> = <var>0</var>;</td></tr>
<tr><th id="3166">3166</th><td>  } <b>else</b> {</td></tr>
<tr><th id="3167">3167</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="474OffsetOp" title='OffsetOp' data-type='const llvm::MachineOperand &amp;' data-ref="474OffsetOp">OffsetOp</dfn> = <a class="local col9 ref" href="#469MI" title='MI' data-ref="469MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#473OffsetPos" title='OffsetPos' data-ref="473OffsetPos">OffsetPos</a>);</td></tr>
<tr><th id="3168">3168</th><td>    <b>if</b> (!<a class="local col4 ref" href="#474OffsetOp" title='OffsetOp' data-ref="474OffsetOp">OffsetOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="3169">3169</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="3170">3170</th><td>    <a class="local col0 ref" href="#470Offset" title='Offset' data-ref="470Offset">Offset</a> = <a class="local col4 ref" href="#474OffsetOp" title='OffsetOp' data-ref="474OffsetOp">OffsetOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="3171">3171</th><td>  }</td></tr>
<tr><th id="3172">3172</th><td></td></tr>
<tr><th id="3173">3173</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="475BaseOp" title='BaseOp' data-type='const llvm::MachineOperand &amp;' data-ref="475BaseOp">BaseOp</dfn> = <a class="local col9 ref" href="#469MI" title='MI' data-ref="469MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#472BasePos" title='BasePos' data-ref="472BasePos">BasePos</a>);</td></tr>
<tr><th id="3174">3174</th><td>  <b>if</b> (<a class="local col5 ref" href="#475BaseOp" title='BaseOp' data-ref="475BaseOp">BaseOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() != <var>0</var>)</td></tr>
<tr><th id="3175">3175</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="3176">3176</th><td>  <b>return</b> &amp;<b>const_cast</b>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&amp;&gt;(<a class="local col5 ref" href="#475BaseOp" title='BaseOp' data-ref="475BaseOp">BaseOp</a>);</td></tr>
<tr><th id="3177">3177</th><td>}</td></tr>
<tr><th id="3178">3178</th><td></td></tr>
<tr><th id="3179">3179</th><td><i class="doc">/// Return the position of the base and offset operands for this instruction.</i></td></tr>
<tr><th id="3180">3180</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo24getBaseAndOffsetPositionERKNS_12MachineInstrERjS4_" title='llvm::HexagonInstrInfo::getBaseAndOffsetPosition' data-ref="_ZNK4llvm16HexagonInstrInfo24getBaseAndOffsetPositionERKNS_12MachineInstrERjS4_">getBaseAndOffsetPosition</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="476MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="476MI">MI</dfn>,</td></tr>
<tr><th id="3181">3181</th><td>      <em>unsigned</em> &amp;<dfn class="local col7 decl" id="477BasePos" title='BasePos' data-type='unsigned int &amp;' data-ref="477BasePos">BasePos</dfn>, <em>unsigned</em> &amp;<dfn class="local col8 decl" id="478OffsetPos" title='OffsetPos' data-type='unsigned int &amp;' data-ref="478OffsetPos">OffsetPos</dfn>) <em>const</em> {</td></tr>
<tr><th id="3182">3182</th><td>  <b>if</b> (!<a class="member" href="#_ZNK4llvm16HexagonInstrInfo20isAddrModeWithOffsetERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isAddrModeWithOffset' data-ref="_ZNK4llvm16HexagonInstrInfo20isAddrModeWithOffsetERKNS_12MachineInstrE">isAddrModeWithOffset</a>(<a class="local col6 ref" href="#476MI" title='MI' data-ref="476MI">MI</a>) &amp;&amp; !<a class="member" href="#_ZNK4llvm16HexagonInstrInfo15isPostIncrementERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isPostIncrement' data-ref="_ZNK4llvm16HexagonInstrInfo15isPostIncrementERKNS_12MachineInstrE">isPostIncrement</a>(<a class="local col6 ref" href="#476MI" title='MI' data-ref="476MI">MI</a>))</td></tr>
<tr><th id="3183">3183</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3184">3184</th><td></td></tr>
<tr><th id="3185">3185</th><td>  <i>// Deal with memops first.</i></td></tr>
<tr><th id="3186">3186</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm16HexagonInstrInfo7isMemOpERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isMemOp' data-ref="_ZNK4llvm16HexagonInstrInfo7isMemOpERKNS_12MachineInstrE">isMemOp</a>(<a class="local col6 ref" href="#476MI" title='MI' data-ref="476MI">MI</a>)) {</td></tr>
<tr><th id="3187">3187</th><td>    <a class="local col7 ref" href="#477BasePos" title='BasePos' data-ref="477BasePos">BasePos</a> = <var>0</var>;</td></tr>
<tr><th id="3188">3188</th><td>    <a class="local col8 ref" href="#478OffsetPos" title='OffsetPos' data-ref="478OffsetPos">OffsetPos</a> = <var>1</var>;</td></tr>
<tr><th id="3189">3189</th><td>  } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#476MI" title='MI' data-ref="476MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>()) {</td></tr>
<tr><th id="3190">3190</th><td>    <a class="local col7 ref" href="#477BasePos" title='BasePos' data-ref="477BasePos">BasePos</a> = <var>0</var>;</td></tr>
<tr><th id="3191">3191</th><td>    <a class="local col8 ref" href="#478OffsetPos" title='OffsetPos' data-ref="478OffsetPos">OffsetPos</a> = <var>1</var>;</td></tr>
<tr><th id="3192">3192</th><td>  } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#476MI" title='MI' data-ref="476MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>()) {</td></tr>
<tr><th id="3193">3193</th><td>    <a class="local col7 ref" href="#477BasePos" title='BasePos' data-ref="477BasePos">BasePos</a> = <var>1</var>;</td></tr>
<tr><th id="3194">3194</th><td>    <a class="local col8 ref" href="#478OffsetPos" title='OffsetPos' data-ref="478OffsetPos">OffsetPos</a> = <var>2</var>;</td></tr>
<tr><th id="3195">3195</th><td>  } <b>else</b></td></tr>
<tr><th id="3196">3196</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3197">3197</th><td></td></tr>
<tr><th id="3198">3198</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm16HexagonInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isPredicated' data-ref="_ZNK4llvm16HexagonInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</a>(<a class="local col6 ref" href="#476MI" title='MI' data-ref="476MI">MI</a>)) {</td></tr>
<tr><th id="3199">3199</th><td>    <a class="local col7 ref" href="#477BasePos" title='BasePos' data-ref="477BasePos">BasePos</a>++;</td></tr>
<tr><th id="3200">3200</th><td>    <a class="local col8 ref" href="#478OffsetPos" title='OffsetPos' data-ref="478OffsetPos">OffsetPos</a>++;</td></tr>
<tr><th id="3201">3201</th><td>  }</td></tr>
<tr><th id="3202">3202</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm16HexagonInstrInfo15isPostIncrementERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isPostIncrement' data-ref="_ZNK4llvm16HexagonInstrInfo15isPostIncrementERKNS_12MachineInstrE">isPostIncrement</a>(<a class="local col6 ref" href="#476MI" title='MI' data-ref="476MI">MI</a>)) {</td></tr>
<tr><th id="3203">3203</th><td>    <a class="local col7 ref" href="#477BasePos" title='BasePos' data-ref="477BasePos">BasePos</a>++;</td></tr>
<tr><th id="3204">3204</th><td>    <a class="local col8 ref" href="#478OffsetPos" title='OffsetPos' data-ref="478OffsetPos">OffsetPos</a>++;</td></tr>
<tr><th id="3205">3205</th><td>  }</td></tr>
<tr><th id="3206">3206</th><td></td></tr>
<tr><th id="3207">3207</th><td>  <b>if</b> (!<a class="local col6 ref" href="#476MI" title='MI' data-ref="476MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#477BasePos" title='BasePos' data-ref="477BasePos">BasePos</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col6 ref" href="#476MI" title='MI' data-ref="476MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#478OffsetPos" title='OffsetPos' data-ref="478OffsetPos">OffsetPos</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="3208">3208</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3209">3209</th><td></td></tr>
<tr><th id="3210">3210</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3211">3211</th><td>}</td></tr>
<tr><th id="3212">3212</th><td></td></tr>
<tr><th id="3213">3213</th><td><i>// Inserts branching instructions in reverse order of their occurrence.</i></td></tr>
<tr><th id="3214">3214</th><td><i>// e.g. jump_t t1 (i1)</i></td></tr>
<tr><th id="3215">3215</th><td><i>// jump t2        (i2)</i></td></tr>
<tr><th id="3216">3216</th><td><i>// Jumpers = {i2, i1}</i></td></tr>
<tr><th id="3217">3217</th><td><a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*, <var>2</var>&gt; <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo18getBranchingInstrsERNS_17MachineBasicBlockE" title='llvm::HexagonInstrInfo::getBranchingInstrs' data-ref="_ZNK4llvm16HexagonInstrInfo18getBranchingInstrsERNS_17MachineBasicBlockE">getBranchingInstrs</dfn>(</td></tr>
<tr><th id="3218">3218</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>&amp; <dfn class="local col9 decl" id="479MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="479MBB">MBB</dfn>) <em>const</em> {</td></tr>
<tr><th id="3219">3219</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*, <var>2</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="480Jumpers" title='Jumpers' data-type='SmallVector&lt;llvm::MachineInstr *, 2&gt;' data-ref="480Jumpers">Jumpers</dfn>;</td></tr>
<tr><th id="3220">3220</th><td>  <i>// If the block has no terminators, it just falls into the block after it.</i></td></tr>
<tr><th id="3221">3221</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::instr_iterator" title='llvm::MachineBasicBlock::instr_iterator' data-type='Instructions::iterator' data-ref="llvm::MachineBasicBlock::instr_iterator">instr_iterator</a> <dfn class="local col1 decl" id="481I" title='I' data-type='MachineBasicBlock::instr_iterator' data-ref="481I">I</dfn> = <a class="local col9 ref" href="#479MBB" title='MBB' data-ref="479MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZN4llvm17MachineBasicBlock9instr_endEv">instr_end</a>();</td></tr>
<tr><th id="3222">3222</th><td>  <b>if</b> (<a class="local col1 ref" href="#481I" title='I' data-ref="481I">I</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmeqERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">==</a> <a class="local col9 ref" href="#479MBB" title='MBB' data-ref="479MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock11instr_beginEv" title='llvm::MachineBasicBlock::instr_begin' data-ref="_ZN4llvm17MachineBasicBlock11instr_beginEv">instr_begin</a>())</td></tr>
<tr><th id="3223">3223</th><td>    <b>return</b> <a class="local col0 ref" href="#480Jumpers" title='Jumpers' data-ref="480Jumpers">Jumpers</a>;</td></tr>
<tr><th id="3224">3224</th><td></td></tr>
<tr><th id="3225">3225</th><td>  <i>// A basic block may looks like this:</i></td></tr>
<tr><th id="3226">3226</th><td><i>  //</i></td></tr>
<tr><th id="3227">3227</th><td><i>  //  [   insn</i></td></tr>
<tr><th id="3228">3228</th><td><i>  //     EH_LABEL</i></td></tr>
<tr><th id="3229">3229</th><td><i>  //      insn</i></td></tr>
<tr><th id="3230">3230</th><td><i>  //      insn</i></td></tr>
<tr><th id="3231">3231</th><td><i>  //      insn</i></td></tr>
<tr><th id="3232">3232</th><td><i>  //     EH_LABEL</i></td></tr>
<tr><th id="3233">3233</th><td><i>  //      insn     ]</i></td></tr>
<tr><th id="3234">3234</th><td><i>  //</i></td></tr>
<tr><th id="3235">3235</th><td><i>  // It has two succs but does not have a terminator</i></td></tr>
<tr><th id="3236">3236</th><td><i>  // Don't know how to handle it.</i></td></tr>
<tr><th id="3237">3237</th><td>  <b>do</b> {</td></tr>
<tr><th id="3238">3238</th><td>    <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratormmEv" title='llvm::ilist_iterator::operator--' data-ref="_ZN4llvm14ilist_iteratormmEv">--</a><a class="local col1 ref" href="#481I" title='I' data-ref="481I">I</a>;</td></tr>
<tr><th id="3239">3239</th><td>    <b>if</b> (<a class="local col1 ref" href="#481I" title='I' data-ref="481I">I</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9isEHLabelEv" title='llvm::MachineInstr::isEHLabel' data-ref="_ZNK4llvm12MachineInstr9isEHLabelEv">isEHLabel</a>())</td></tr>
<tr><th id="3240">3240</th><td>      <b>return</b> <a class="local col0 ref" href="#480Jumpers" title='Jumpers' data-ref="480Jumpers">Jumpers</a>;</td></tr>
<tr><th id="3241">3241</th><td>  } <b>while</b> (<a class="local col1 ref" href="#481I" title='I' data-ref="481I">I</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col9 ref" href="#479MBB" title='MBB' data-ref="479MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock11instr_beginEv" title='llvm::MachineBasicBlock::instr_begin' data-ref="_ZN4llvm17MachineBasicBlock11instr_beginEv">instr_begin</a>());</td></tr>
<tr><th id="3242">3242</th><td></td></tr>
<tr><th id="3243">3243</th><td>  <a class="local col1 ref" href="#481I" title='I' data-ref="481I">I</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::operator=' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEaSEOS5_">=</a> <a class="local col9 ref" href="#479MBB" title='MBB' data-ref="479MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZN4llvm17MachineBasicBlock9instr_endEv">instr_end</a>();</td></tr>
<tr><th id="3244">3244</th><td>  <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratormmEv" title='llvm::ilist_iterator::operator--' data-ref="_ZN4llvm14ilist_iteratormmEv">--</a><a class="local col1 ref" href="#481I" title='I' data-ref="481I">I</a>;</td></tr>
<tr><th id="3245">3245</th><td></td></tr>
<tr><th id="3246">3246</th><td>  <b>while</b> (<a class="local col1 ref" href="#481I" title='I' data-ref="481I">I</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>()) {</td></tr>
<tr><th id="3247">3247</th><td>    <b>if</b> (<a class="local col1 ref" href="#481I" title='I' data-ref="481I">I</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmeqERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">==</a> <a class="local col9 ref" href="#479MBB" title='MBB' data-ref="479MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock11instr_beginEv" title='llvm::MachineBasicBlock::instr_begin' data-ref="_ZN4llvm17MachineBasicBlock11instr_beginEv">instr_begin</a>())</td></tr>
<tr><th id="3248">3248</th><td>      <b>return</b> <a class="local col0 ref" href="#480Jumpers" title='Jumpers' data-ref="480Jumpers">Jumpers</a>;</td></tr>
<tr><th id="3249">3249</th><td>    <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratormmEv" title='llvm::ilist_iterator::operator--' data-ref="_ZN4llvm14ilist_iteratormmEv">--</a><a class="local col1 ref" href="#481I" title='I' data-ref="481I">I</a>;</td></tr>
<tr><th id="3250">3250</th><td>  }</td></tr>
<tr><th id="3251">3251</th><td>  <b>if</b> (!<span class='error' title="use of undeclared identifier &apos;isUnpredicatedTerminator&apos;">isUnpredicatedTerminator</span>(*I))</td></tr>
<tr><th id="3252">3252</th><td>    <b>return</b> <a class="local col0 ref" href="#480Jumpers" title='Jumpers' data-ref="480Jumpers">Jumpers</a>;</td></tr>
<tr><th id="3253">3253</th><td></td></tr>
<tr><th id="3254">3254</th><td>  <i>// Get the last instruction in the block.</i></td></tr>
<tr><th id="3255">3255</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="482LastInst" title='LastInst' data-type='llvm::MachineInstr *' data-ref="482LastInst">LastInst</dfn> = &amp;<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col1 ref" href="#481I" title='I' data-ref="481I">I</a>;</td></tr>
<tr><th id="3256">3256</th><td>  <a class="local col0 ref" href="#480Jumpers" title='Jumpers' data-ref="480Jumpers">Jumpers</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col2 ref" href="#482LastInst" title='LastInst' data-ref="482LastInst">LastInst</a>);</td></tr>
<tr><th id="3257">3257</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="483SecondLastInst" title='SecondLastInst' data-type='llvm::MachineInstr *' data-ref="483SecondLastInst">SecondLastInst</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="3258">3258</th><td>  <i>// Find one more terminator if present.</i></td></tr>
<tr><th id="3259">3259</th><td>  <b>do</b> {</td></tr>
<tr><th id="3260">3260</th><td>    <b>if</b> (&amp;*I != LastInst &amp;&amp; !I-&gt;isBundle() &amp;&amp; <span class='error' title="use of undeclared identifier &apos;isUnpredicatedTerminator&apos;">isUnpredicatedTerminator</span>(*I)) {</td></tr>
<tr><th id="3261">3261</th><td>      <b>if</b> (!<a class="local col3 ref" href="#483SecondLastInst" title='SecondLastInst' data-ref="483SecondLastInst">SecondLastInst</a>) {</td></tr>
<tr><th id="3262">3262</th><td>        <a class="local col3 ref" href="#483SecondLastInst" title='SecondLastInst' data-ref="483SecondLastInst">SecondLastInst</a> = &amp;<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col1 ref" href="#481I" title='I' data-ref="481I">I</a>;</td></tr>
<tr><th id="3263">3263</th><td>        <a class="local col0 ref" href="#480Jumpers" title='Jumpers' data-ref="480Jumpers">Jumpers</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col3 ref" href="#483SecondLastInst" title='SecondLastInst' data-ref="483SecondLastInst">SecondLastInst</a>);</td></tr>
<tr><th id="3264">3264</th><td>      } <b>else</b> <i>// This is a third branch.</i></td></tr>
<tr><th id="3265">3265</th><td>        <b>return</b> <a class="local col0 ref" href="#480Jumpers" title='Jumpers' data-ref="480Jumpers">Jumpers</a>;</td></tr>
<tr><th id="3266">3266</th><td>    }</td></tr>
<tr><th id="3267">3267</th><td>    <b>if</b> (<a class="local col1 ref" href="#481I" title='I' data-ref="481I">I</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmeqERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">==</a> <a class="local col9 ref" href="#479MBB" title='MBB' data-ref="479MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock11instr_beginEv" title='llvm::MachineBasicBlock::instr_begin' data-ref="_ZN4llvm17MachineBasicBlock11instr_beginEv">instr_begin</a>())</td></tr>
<tr><th id="3268">3268</th><td>      <b>break</b>;</td></tr>
<tr><th id="3269">3269</th><td>    <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratormmEv" title='llvm::ilist_iterator::operator--' data-ref="_ZN4llvm14ilist_iteratormmEv">--</a><a class="local col1 ref" href="#481I" title='I' data-ref="481I">I</a>;</td></tr>
<tr><th id="3270">3270</th><td>  } <b>while</b> (<b>true</b>);</td></tr>
<tr><th id="3271">3271</th><td>  <b>return</b> <a class="local col0 ref" href="#480Jumpers" title='Jumpers' data-ref="480Jumpers">Jumpers</a>;</td></tr>
<tr><th id="3272">3272</th><td>}</td></tr>
<tr><th id="3273">3273</th><td></td></tr>
<tr><th id="3274">3274</th><td><i>// Returns Operand Index for the constant extended instruction.</i></td></tr>
<tr><th id="3275">3275</th><td><em>unsigned</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo12getCExtOpNumERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getCExtOpNum' data-ref="_ZNK4llvm16HexagonInstrInfo12getCExtOpNumERKNS_12MachineInstrE">getCExtOpNum</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="484MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="484MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3276">3276</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="485F" title='F' data-type='const uint64_t' data-ref="485F">F</dfn> = <a class="local col4 ref" href="#484MI" title='MI' data-ref="484MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a>;</td></tr>
<tr><th id="3277">3277</th><td>  <b>return</b> (<a class="local col5 ref" href="#485F" title='F' data-ref="485F">F</a> &gt;&gt; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::ExtendableOpPos" title='llvm::HexagonII::ExtendableOpPos' data-ref="llvm::HexagonII::ExtendableOpPos">ExtendableOpPos</a>) &amp; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::ExtendableOpMask" title='llvm::HexagonII::ExtendableOpMask' data-ref="llvm::HexagonII::ExtendableOpMask">ExtendableOpMask</a>;</td></tr>
<tr><th id="3278">3278</th><td>}</td></tr>
<tr><th id="3279">3279</th><td></td></tr>
<tr><th id="3280">3280</th><td><i>// See if instruction could potentially be a duplex candidate.</i></td></tr>
<tr><th id="3281">3281</th><td><i>// If so, return its group. Zero otherwise.</i></td></tr>
<tr><th id="3282">3282</th><td><span class="namespace">HexagonII::</span><a class="type" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::CompoundGroup" title='llvm::HexagonII::CompoundGroup' data-ref="llvm::HexagonII::CompoundGroup">CompoundGroup</a> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo25getCompoundCandidateGroupERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getCompoundCandidateGroup' data-ref="_ZNK4llvm16HexagonInstrInfo25getCompoundCandidateGroupERKNS_12MachineInstrE">getCompoundCandidateGroup</dfn>(</td></tr>
<tr><th id="3283">3283</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="486MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="486MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3284">3284</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="487DstReg" title='DstReg' data-type='unsigned int' data-ref="487DstReg">DstReg</dfn>, <dfn class="local col8 decl" id="488SrcReg" title='SrcReg' data-type='unsigned int' data-ref="488SrcReg">SrcReg</dfn>, <dfn class="local col9 decl" id="489Src1Reg" title='Src1Reg' data-type='unsigned int' data-ref="489Src1Reg">Src1Reg</dfn>, <dfn class="local col0 decl" id="490Src2Reg" title='Src2Reg' data-type='unsigned int' data-ref="490Src2Reg">Src2Reg</dfn>;</td></tr>
<tr><th id="3285">3285</th><td></td></tr>
<tr><th id="3286">3286</th><td>  <b>switch</b> (<a class="local col6 ref" href="#486MI" title='MI' data-ref="486MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="3287">3287</th><td>  <b>default</b>:</td></tr>
<tr><th id="3288">3288</th><td>    <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::CompoundGroup::HCG_None" title='llvm::HexagonII::CompoundGroup::HCG_None' data-ref="llvm::HexagonII::CompoundGroup::HCG_None">HCG_None</a>;</td></tr>
<tr><th id="3289">3289</th><td>  <i>//</i></td></tr>
<tr><th id="3290">3290</th><td><i>  // Compound pairs.</i></td></tr>
<tr><th id="3291">3291</th><td><i>  // "p0=cmp.eq(Rs16,Rt16); if (p0.new) jump:nt #r9:2"</i></td></tr>
<tr><th id="3292">3292</th><td><i>  // "Rd16=#U6 ; jump #r9:2"</i></td></tr>
<tr><th id="3293">3293</th><td><i>  // "Rd16=Rs16 ; jump #r9:2"</i></td></tr>
<tr><th id="3294">3294</th><td><i>  //</i></td></tr>
<tr><th id="3295">3295</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmpeq&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmpeq</span>:</td></tr>
<tr><th id="3296">3296</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmpgt&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmpgt</span>:</td></tr>
<tr><th id="3297">3297</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmpgtu&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmpgtu</span>:</td></tr>
<tr><th id="3298">3298</th><td>    DstReg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="3299">3299</th><td>    <a class="local col9 ref" href="#489Src1Reg" title='Src1Reg' data-ref="489Src1Reg">Src1Reg</a> = <a class="local col6 ref" href="#486MI" title='MI' data-ref="486MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3300">3300</th><td>    <a class="local col0 ref" href="#490Src2Reg" title='Src2Reg' data-ref="490Src2Reg">Src2Reg</a> = <a class="local col6 ref" href="#486MI" title='MI' data-ref="486MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3301">3301</th><td>    <b>if</b> (Hexagon::<span class='error' title="no member named &apos;PredRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">PredRegsRegClass</span>.contains(DstReg) &amp;&amp;</td></tr>
<tr><th id="3302">3302</th><td>        (Hexagon::<span class='error' title="no member named &apos;P0&apos; in namespace &apos;llvm::Hexagon&apos;">P0</span> == DstReg || Hexagon::<span class='error' title="no member named &apos;P1&apos; in namespace &apos;llvm::Hexagon&apos;">P1</span> == DstReg) &amp;&amp;</td></tr>
<tr><th id="3303">3303</th><td>        isIntRegForSubInst(Src1Reg) &amp;&amp; isIntRegForSubInst(Src2Reg))</td></tr>
<tr><th id="3304">3304</th><td>      <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::CompoundGroup::HCG_A" title='llvm::HexagonII::CompoundGroup::HCG_A' data-ref="llvm::HexagonII::CompoundGroup::HCG_A">HCG_A</a>;</td></tr>
<tr><th id="3305">3305</th><td>    <b>break</b>;</td></tr>
<tr><th id="3306">3306</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmpeqi&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmpeqi</span>:</td></tr>
<tr><th id="3307">3307</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmpgti&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmpgti</span>:</td></tr>
<tr><th id="3308">3308</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmpgtui&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmpgtui</span>:</td></tr>
<tr><th id="3309">3309</th><td>    <i>// P0 = cmp.eq(Rs,#u2)</i></td></tr>
<tr><th id="3310">3310</th><td>    DstReg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="3311">3311</th><td>    <a class="local col8 ref" href="#488SrcReg" title='SrcReg' data-ref="488SrcReg">SrcReg</a> = <a class="local col6 ref" href="#486MI" title='MI' data-ref="486MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3312">3312</th><td>    <b>if</b> (Hexagon::<span class='error' title="no member named &apos;PredRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">PredRegsRegClass</span>.contains(DstReg) &amp;&amp;</td></tr>
<tr><th id="3313">3313</th><td>        (Hexagon::<span class='error' title="no member named &apos;P0&apos; in namespace &apos;llvm::Hexagon&apos;">P0</span> == DstReg || Hexagon::<span class='error' title="no member named &apos;P1&apos; in namespace &apos;llvm::Hexagon&apos;">P1</span> == DstReg) &amp;&amp;</td></tr>
<tr><th id="3314">3314</th><td>        isIntRegForSubInst(SrcReg) &amp;&amp; MI.getOperand(<var>2</var>).isImm() &amp;&amp;</td></tr>
<tr><th id="3315">3315</th><td>        ((isUInt&lt;<var>5</var>&gt;(MI.getOperand(<var>2</var>).getImm())) ||</td></tr>
<tr><th id="3316">3316</th><td>         (MI.getOperand(<var>2</var>).getImm() == -<var>1</var>)))</td></tr>
<tr><th id="3317">3317</th><td>      <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::CompoundGroup::HCG_A" title='llvm::HexagonII::CompoundGroup::HCG_A' data-ref="llvm::HexagonII::CompoundGroup::HCG_A">HCG_A</a>;</td></tr>
<tr><th id="3318">3318</th><td>    <b>break</b>;</td></tr>
<tr><th id="3319">3319</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_tfr&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfr</span>:</td></tr>
<tr><th id="3320">3320</th><td>    <i>// Rd = Rs</i></td></tr>
<tr><th id="3321">3321</th><td>    DstReg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="3322">3322</th><td>    <a class="local col8 ref" href="#488SrcReg" title='SrcReg' data-ref="488SrcReg">SrcReg</a> = <a class="local col6 ref" href="#486MI" title='MI' data-ref="486MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3323">3323</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL18isIntRegForSubInstj" title='isIntRegForSubInst' data-use='c' data-ref="_ZL18isIntRegForSubInstj">isIntRegForSubInst</a>(<a class="local col7 ref" href="#487DstReg" title='DstReg' data-ref="487DstReg">DstReg</a>) &amp;&amp; <a class="tu ref" href="#_ZL18isIntRegForSubInstj" title='isIntRegForSubInst' data-use='c' data-ref="_ZL18isIntRegForSubInstj">isIntRegForSubInst</a>(<a class="local col8 ref" href="#488SrcReg" title='SrcReg' data-ref="488SrcReg">SrcReg</a>))</td></tr>
<tr><th id="3324">3324</th><td>      <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::CompoundGroup::HCG_A" title='llvm::HexagonII::CompoundGroup::HCG_A' data-ref="llvm::HexagonII::CompoundGroup::HCG_A">HCG_A</a>;</td></tr>
<tr><th id="3325">3325</th><td>    <b>break</b>;</td></tr>
<tr><th id="3326">3326</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_tfrsi&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrsi</span>:</td></tr>
<tr><th id="3327">3327</th><td>    <i>// Rd = #u6</i></td></tr>
<tr><th id="3328">3328</th><td><i>    // Do not test for #u6 size since the const is getting extended</i></td></tr>
<tr><th id="3329">3329</th><td><i>    // regardless and compound could be formed.</i></td></tr>
<tr><th id="3330">3330</th><td>    DstReg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="3331">3331</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL18isIntRegForSubInstj" title='isIntRegForSubInst' data-use='c' data-ref="_ZL18isIntRegForSubInstj">isIntRegForSubInst</a>(<a class="local col7 ref" href="#487DstReg" title='DstReg' data-ref="487DstReg">DstReg</a>))</td></tr>
<tr><th id="3332">3332</th><td>      <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::CompoundGroup::HCG_A" title='llvm::HexagonII::CompoundGroup::HCG_A' data-ref="llvm::HexagonII::CompoundGroup::HCG_A">HCG_A</a>;</td></tr>
<tr><th id="3333">3333</th><td>    <b>break</b>;</td></tr>
<tr><th id="3334">3334</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_tstbit_i&apos; in namespace &apos;llvm::Hexagon&apos;">S2_tstbit_i</span>:</td></tr>
<tr><th id="3335">3335</th><td>    DstReg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="3336">3336</th><td>    <a class="local col9 ref" href="#489Src1Reg" title='Src1Reg' data-ref="489Src1Reg">Src1Reg</a> = <a class="local col6 ref" href="#486MI" title='MI' data-ref="486MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3337">3337</th><td>    <b>if</b> (Hexagon::<span class='error' title="no member named &apos;PredRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">PredRegsRegClass</span>.contains(DstReg) &amp;&amp;</td></tr>
<tr><th id="3338">3338</th><td>        (Hexagon::<span class='error' title="no member named &apos;P0&apos; in namespace &apos;llvm::Hexagon&apos;">P0</span> == DstReg || Hexagon::<span class='error' title="no member named &apos;P1&apos; in namespace &apos;llvm::Hexagon&apos;">P1</span> == DstReg) &amp;&amp;</td></tr>
<tr><th id="3339">3339</th><td>        MI.getOperand(<var>2</var>).isImm() &amp;&amp;</td></tr>
<tr><th id="3340">3340</th><td>        isIntRegForSubInst(Src1Reg) &amp;&amp; (MI.getOperand(<var>2</var>).getImm() == <var>0</var>))</td></tr>
<tr><th id="3341">3341</th><td>      <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::CompoundGroup::HCG_A" title='llvm::HexagonII::CompoundGroup::HCG_A' data-ref="llvm::HexagonII::CompoundGroup::HCG_A">HCG_A</a>;</td></tr>
<tr><th id="3342">3342</th><td>    <b>break</b>;</td></tr>
<tr><th id="3343">3343</th><td>  <i>// The fact that .new form is used pretty much guarantees</i></td></tr>
<tr><th id="3344">3344</th><td><i>  // that predicate register will match. Nevertheless,</i></td></tr>
<tr><th id="3345">3345</th><td><i>  // there could be some false positives without additional</i></td></tr>
<tr><th id="3346">3346</th><td><i>  // checking.</i></td></tr>
<tr><th id="3347">3347</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_jumptnew&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumptnew</span>:</td></tr>
<tr><th id="3348">3348</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_jumpfnew&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumpfnew</span>:</td></tr>
<tr><th id="3349">3349</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_jumptnewpt&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumptnewpt</span>:</td></tr>
<tr><th id="3350">3350</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_jumpfnewpt&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumpfnewpt</span>:</td></tr>
<tr><th id="3351">3351</th><td>    Src1Reg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="3352">3352</th><td>    <b>if</b> (Hexagon::<span class='error' title="no member named &apos;PredRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">PredRegsRegClass</span>.contains(Src1Reg) &amp;&amp;</td></tr>
<tr><th id="3353">3353</th><td>        (Hexagon::<span class='error' title="no member named &apos;P0&apos; in namespace &apos;llvm::Hexagon&apos;">P0</span> == Src1Reg || Hexagon::<span class='error' title="no member named &apos;P1&apos; in namespace &apos;llvm::Hexagon&apos;">P1</span> == Src1Reg))</td></tr>
<tr><th id="3354">3354</th><td>      <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::CompoundGroup::HCG_B" title='llvm::HexagonII::CompoundGroup::HCG_B' data-ref="llvm::HexagonII::CompoundGroup::HCG_B">HCG_B</a>;</td></tr>
<tr><th id="3355">3355</th><td>    <b>break</b>;</td></tr>
<tr><th id="3356">3356</th><td>  <i>// Transfer and jump:</i></td></tr>
<tr><th id="3357">3357</th><td><i>  // Rd=#U6 ; jump #r9:2</i></td></tr>
<tr><th id="3358">3358</th><td><i>  // Rd=Rs ; jump #r9:2</i></td></tr>
<tr><th id="3359">3359</th><td><i>  // Do not test for jump range here.</i></td></tr>
<tr><th id="3360">3360</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_jump&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jump</span>:</td></tr>
<tr><th id="3361">3361</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;RESTORE_DEALLOC_RET_JMP_V4&apos; in namespace &apos;llvm::Hexagon&apos;">RESTORE_DEALLOC_RET_JMP_V4</span>:</td></tr>
<tr><th id="3362">3362</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;RESTORE_DEALLOC_RET_JMP_V4_PIC&apos; in namespace &apos;llvm::Hexagon&apos;">RESTORE_DEALLOC_RET_JMP_V4_PIC</span>:</td></tr>
<tr><th id="3363">3363</th><td>    <b>return</b> HexagonII::HCG_C;</td></tr>
<tr><th id="3364">3364</th><td>  }</td></tr>
<tr><th id="3365">3365</th><td></td></tr>
<tr><th id="3366">3366</th><td>  <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::CompoundGroup::HCG_None" title='llvm::HexagonII::CompoundGroup::HCG_None' data-ref="llvm::HexagonII::CompoundGroup::HCG_None">HCG_None</a>;</td></tr>
<tr><th id="3367">3367</th><td>}</td></tr>
<tr><th id="3368">3368</th><td></td></tr>
<tr><th id="3369">3369</th><td><i>// Returns -1 when there is no opcode found.</i></td></tr>
<tr><th id="3370">3370</th><td><em>unsigned</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo17getCompoundOpcodeERKNS_12MachineInstrES3_" title='llvm::HexagonInstrInfo::getCompoundOpcode' data-ref="_ZNK4llvm16HexagonInstrInfo17getCompoundOpcodeERKNS_12MachineInstrES3_">getCompoundOpcode</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="491GA" title='GA' data-type='const llvm::MachineInstr &amp;' data-ref="491GA">GA</dfn>,</td></tr>
<tr><th id="3371">3371</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="492GB" title='GB' data-type='const llvm::MachineInstr &amp;' data-ref="492GB">GB</dfn>) <em>const</em> {</td></tr>
<tr><th id="3372">3372</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (getCompoundCandidateGroup(GA) == HexagonII::HCG_A) ? void (0) : __assert_fail (&quot;getCompoundCandidateGroup(GA) == HexagonII::HCG_A&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp&quot;, 3372, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm16HexagonInstrInfo25getCompoundCandidateGroupERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getCompoundCandidateGroup' data-ref="_ZNK4llvm16HexagonInstrInfo25getCompoundCandidateGroupERKNS_12MachineInstrE">getCompoundCandidateGroup</a>(<a class="local col1 ref" href="#491GA" title='GA' data-ref="491GA">GA</a>) == HexagonII::<a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::CompoundGroup::HCG_A" title='llvm::HexagonII::CompoundGroup::HCG_A' data-ref="llvm::HexagonII::CompoundGroup::HCG_A">HCG_A</a>);</td></tr>
<tr><th id="3373">3373</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (getCompoundCandidateGroup(GB) == HexagonII::HCG_B) ? void (0) : __assert_fail (&quot;getCompoundCandidateGroup(GB) == HexagonII::HCG_B&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp&quot;, 3373, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm16HexagonInstrInfo25getCompoundCandidateGroupERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getCompoundCandidateGroup' data-ref="_ZNK4llvm16HexagonInstrInfo25getCompoundCandidateGroupERKNS_12MachineInstrE">getCompoundCandidateGroup</a>(<a class="local col2 ref" href="#492GB" title='GB' data-ref="492GB">GB</a>) == HexagonII::<a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::CompoundGroup::HCG_B" title='llvm::HexagonII::CompoundGroup::HCG_B' data-ref="llvm::HexagonII::CompoundGroup::HCG_B">HCG_B</a>);</td></tr>
<tr><th id="3374">3374</th><td>  <b>if</b> ((GA.getOpcode() != Hexagon::<span class='error' title="no member named &apos;C2_cmpeqi&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmpeqi</span>) ||</td></tr>
<tr><th id="3375">3375</th><td>      (GB.getOpcode() != Hexagon::<span class='error' title="no member named &apos;J2_jumptnew&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumptnew</span>))</td></tr>
<tr><th id="3376">3376</th><td>    <b>return</b> -<var>1u</var>;</td></tr>
<tr><th id="3377">3377</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="493DestReg" title='DestReg' data-type='unsigned int' data-ref="493DestReg">DestReg</dfn> = <a class="local col1 ref" href="#491GA" title='GA' data-ref="491GA">GA</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3378">3378</th><td>  <b>if</b> (!<a class="local col2 ref" href="#492GB" title='GB' data-ref="492GB">GB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterEjPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="local col3 ref" href="#493DestReg" title='DestReg' data-ref="493DestReg">DestReg</a>))</td></tr>
<tr><th id="3379">3379</th><td>    <b>return</b> -<var>1u</var>;</td></tr>
<tr><th id="3380">3380</th><td>  <b>if</b> (DestReg != Hexagon::<span class='error' title="no member named &apos;P0&apos; in namespace &apos;llvm::Hexagon&apos;">P0</span> &amp;&amp; DestReg != Hexagon::<span class='error' title="no member named &apos;P1&apos; in namespace &apos;llvm::Hexagon&apos;">P1</span>)</td></tr>
<tr><th id="3381">3381</th><td>    <b>return</b> -<var>1u</var>;</td></tr>
<tr><th id="3382">3382</th><td>  <i>// The value compared against must be either u5 or -1.</i></td></tr>
<tr><th id="3383">3383</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="494CmpOp" title='CmpOp' data-type='const llvm::MachineOperand &amp;' data-ref="494CmpOp">CmpOp</dfn> = <a class="local col1 ref" href="#491GA" title='GA' data-ref="491GA">GA</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="3384">3384</th><td>  <b>if</b> (!<a class="local col4 ref" href="#494CmpOp" title='CmpOp' data-ref="494CmpOp">CmpOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="3385">3385</th><td>    <b>return</b> -<var>1u</var>;</td></tr>
<tr><th id="3386">3386</th><td>  <em>int</em> <dfn class="local col5 decl" id="495V" title='V' data-type='int' data-ref="495V">V</dfn> = <a class="local col4 ref" href="#494CmpOp" title='CmpOp' data-ref="494CmpOp">CmpOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="3387">3387</th><td>  <b>if</b> (V == -<var>1</var>)</td></tr>
<tr><th id="3388">3388</th><td>    <b>return</b> DestReg == Hexagon::<span class='error' title="no member named &apos;P0&apos; in namespace &apos;llvm::Hexagon&apos;">P0</span> ? Hexagon::<span class='error' title="no member named &apos;J4_cmpeqn1_tp0_jump_nt&apos; in namespace &apos;llvm::Hexagon&apos;">J4_cmpeqn1_tp0_jump_nt</span></td></tr>
<tr><th id="3389">3389</th><td>                                  : Hexagon::<span class='error' title="no member named &apos;J4_cmpeqn1_tp1_jump_nt&apos; in namespace &apos;llvm::Hexagon&apos;">J4_cmpeqn1_tp1_jump_nt</span>;</td></tr>
<tr><th id="3390">3390</th><td>  <b>if</b> (!<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>5</var>&gt;(<a class="local col5 ref" href="#495V" title='V' data-ref="495V">V</a>))</td></tr>
<tr><th id="3391">3391</th><td>    <b>return</b> -<var>1u</var>;</td></tr>
<tr><th id="3392">3392</th><td>  <b>return</b> DestReg == Hexagon::<span class='error' title="no member named &apos;P0&apos; in namespace &apos;llvm::Hexagon&apos;">P0</span> ? Hexagon::<span class='error' title="no member named &apos;J4_cmpeqi_tp0_jump_nt&apos; in namespace &apos;llvm::Hexagon&apos;">J4_cmpeqi_tp0_jump_nt</span></td></tr>
<tr><th id="3393">3393</th><td>                                : Hexagon::<span class='error' title="no member named &apos;J4_cmpeqi_tp1_jump_nt&apos; in namespace &apos;llvm::Hexagon&apos;">J4_cmpeqi_tp1_jump_nt</span>;</td></tr>
<tr><th id="3394">3394</th><td>}</td></tr>
<tr><th id="3395">3395</th><td></td></tr>
<tr><th id="3396">3396</th><td><em>int</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo13getCondOpcodeEib" title='llvm::HexagonInstrInfo::getCondOpcode' data-ref="_ZNK4llvm16HexagonInstrInfo13getCondOpcodeEib">getCondOpcode</dfn>(<em>int</em> <dfn class="local col6 decl" id="496Opc" title='Opc' data-type='int' data-ref="496Opc">Opc</dfn>, <em>bool</em> <dfn class="local col7 decl" id="497invertPredicate" title='invertPredicate' data-type='bool' data-ref="497invertPredicate">invertPredicate</dfn>) <em>const</em> {</td></tr>
<tr><th id="3397">3397</th><td>  <b>enum</b> Hexagon::<span class='error' title="no enum named &apos;PredSense&apos; in namespace &apos;llvm::Hexagon&apos;">PredSense</span> <dfn class="local col8 decl" id="498inPredSense" title='inPredSense' data-type='int' data-ref="498inPredSense">inPredSense</dfn>;</td></tr>
<tr><th id="3398">3398</th><td>  inPredSense = invertPredicate ? Hexagon::<span class='error' title="no member named &apos;PredSense_false&apos; in namespace &apos;llvm::Hexagon&apos;">PredSense_false</span> :</td></tr>
<tr><th id="3399">3399</th><td>                                  Hexagon::<span class='error' title="no member named &apos;PredSense_true&apos; in namespace &apos;llvm::Hexagon&apos;">PredSense_true</span>;</td></tr>
<tr><th id="3400">3400</th><td>  <em>int</em> <dfn class="local col9 decl" id="499CondOpcode" title='CondOpcode' data-type='int' data-ref="499CondOpcode">CondOpcode</dfn> = Hexagon::<span class='error' title="no member named &apos;getPredOpcode&apos; in namespace &apos;llvm::Hexagon&apos;">getPredOpcode</span>(Opc, inPredSense);</td></tr>
<tr><th id="3401">3401</th><td>  <b>if</b> (<a class="local col9 ref" href="#499CondOpcode" title='CondOpcode' data-ref="499CondOpcode">CondOpcode</a> &gt;= <var>0</var>) <i>// Valid Conditional opcode/instruction</i></td></tr>
<tr><th id="3402">3402</th><td>    <b>return</b> <a class="local col9 ref" href="#499CondOpcode" title='CondOpcode' data-ref="499CondOpcode">CondOpcode</a>;</td></tr>
<tr><th id="3403">3403</th><td></td></tr>
<tr><th id="3404">3404</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected predicable instruction&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp&quot;, 3404)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected predicable instruction"</q>);</td></tr>
<tr><th id="3405">3405</th><td>}</td></tr>
<tr><th id="3406">3406</th><td></td></tr>
<tr><th id="3407">3407</th><td><i>// Return the cur value instruction for a given store.</i></td></tr>
<tr><th id="3408">3408</th><td><em>int</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo11getDotCurOpERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getDotCurOp' data-ref="_ZNK4llvm16HexagonInstrInfo11getDotCurOpERKNS_12MachineInstrE">getDotCurOp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="500MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="500MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3409">3409</th><td>  <b>switch</b> (<a class="local col0 ref" href="#500MI" title='MI' data-ref="500MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="3410">3410</th><td>  <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown .cur type&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp&quot;, 3410)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown .cur type"</q>);</td></tr>
<tr><th id="3411">3411</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_pi&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_pi</span>:</td></tr>
<tr><th id="3412">3412</th><td>    <b>return</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_cur_pi&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_cur_pi</span>;</td></tr>
<tr><th id="3413">3413</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_ai</span>:</td></tr>
<tr><th id="3414">3414</th><td>    <b>return</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_cur_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_cur_ai</span>;</td></tr>
<tr><th id="3415">3415</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_nt_pi&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_nt_pi</span>:</td></tr>
<tr><th id="3416">3416</th><td>    <b>return</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_nt_cur_pi&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_nt_cur_pi</span>;</td></tr>
<tr><th id="3417">3417</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_nt_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_nt_ai</span>:</td></tr>
<tr><th id="3418">3418</th><td>    <b>return</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_nt_cur_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_nt_cur_ai</span>;</td></tr>
<tr><th id="3419">3419</th><td>  }</td></tr>
<tr><th id="3420">3420</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="3421">3421</th><td>}</td></tr>
<tr><th id="3422">3422</th><td></td></tr>
<tr><th id="3423">3423</th><td><i>// Return the regular version of the .cur instruction.</i></td></tr>
<tr><th id="3424">3424</th><td><em>int</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo14getNonDotCurOpERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getNonDotCurOp' data-ref="_ZNK4llvm16HexagonInstrInfo14getNonDotCurOpERKNS_12MachineInstrE">getNonDotCurOp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="501MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="501MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3425">3425</th><td>  <b>switch</b> (<a class="local col1 ref" href="#501MI" title='MI' data-ref="501MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="3426">3426</th><td>  <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown .cur type&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp&quot;, 3426)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown .cur type"</q>);</td></tr>
<tr><th id="3427">3427</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_cur_pi&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_cur_pi</span>:</td></tr>
<tr><th id="3428">3428</th><td>    <b>return</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_pi&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_pi</span>;</td></tr>
<tr><th id="3429">3429</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_cur_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_cur_ai</span>:</td></tr>
<tr><th id="3430">3430</th><td>    <b>return</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_ai</span>;</td></tr>
<tr><th id="3431">3431</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_nt_cur_pi&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_nt_cur_pi</span>:</td></tr>
<tr><th id="3432">3432</th><td>    <b>return</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_nt_pi&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_nt_pi</span>;</td></tr>
<tr><th id="3433">3433</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_nt_cur_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_nt_cur_ai</span>:</td></tr>
<tr><th id="3434">3434</th><td>    <b>return</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_nt_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_nt_ai</span>;</td></tr>
<tr><th id="3435">3435</th><td>  }</td></tr>
<tr><th id="3436">3436</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="3437">3437</th><td>}</td></tr>
<tr><th id="3438">3438</th><td></td></tr>
<tr><th id="3439">3439</th><td><i>// The diagram below shows the steps involved in the conversion of a predicated</i></td></tr>
<tr><th id="3440">3440</th><td><i>// store instruction to its .new predicated new-value form.</i></td></tr>
<tr><th id="3441">3441</th><td><i>//</i></td></tr>
<tr><th id="3442">3442</th><td><i>// Note: It doesn't include conditional new-value stores as they can't be</i></td></tr>
<tr><th id="3443">3443</th><td><i>// converted to .new predicate.</i></td></tr>
<tr><th id="3444">3444</th><td><i>//</i></td></tr>
<tr><th id="3445">3445</th><td><i>//               p.new NV store [ if(p0.new)memw(R0+#0)=R2.new ]</i></td></tr>
<tr><th id="3446">3446</th><td><i>//                ^           ^</i></td></tr>
<tr><th id="3447">3447</th><td><i>//               /             \ (not OK. it will cause new-value store to be</i></td></tr>
<tr><th id="3448">3448</th><td><i>//              /               X conditional on p0.new while R2 producer is</i></td></tr>
<tr><th id="3449">3449</th><td><i>//             /                 \ on p0)</i></td></tr>
<tr><th id="3450">3450</th><td><i>//            /                   \.</i></td></tr>
<tr><th id="3451">3451</th><td><i>//     p.new store                 p.old NV store</i></td></tr>
<tr><th id="3452">3452</th><td><i>// [if(p0.new)memw(R0+#0)=R2]    [if(p0)memw(R0+#0)=R2.new]</i></td></tr>
<tr><th id="3453">3453</th><td><i>//            ^                  ^</i></td></tr>
<tr><th id="3454">3454</th><td><i>//             \                /</i></td></tr>
<tr><th id="3455">3455</th><td><i>//              \              /</i></td></tr>
<tr><th id="3456">3456</th><td><i>//               \            /</i></td></tr>
<tr><th id="3457">3457</th><td><i>//                 p.old store</i></td></tr>
<tr><th id="3458">3458</th><td><i>//             [if (p0)memw(R0+#0)=R2]</i></td></tr>
<tr><th id="3459">3459</th><td><i>//</i></td></tr>
<tr><th id="3460">3460</th><td><i>// The following set of instructions further explains the scenario where</i></td></tr>
<tr><th id="3461">3461</th><td><i>// conditional new-value store becomes invalid when promoted to .new predicate</i></td></tr>
<tr><th id="3462">3462</th><td><i>// form.</i></td></tr>
<tr><th id="3463">3463</th><td><i>//</i></td></tr>
<tr><th id="3464">3464</th><td><i>// { 1) if (p0) r0 = add(r1, r2)</i></td></tr>
<tr><th id="3465">3465</th><td><i>//   2) p0 = cmp.eq(r3, #0) }</i></td></tr>
<tr><th id="3466">3466</th><td><i>//</i></td></tr>
<tr><th id="3467">3467</th><td><i>//   3) if (p0) memb(r1+#0) = r0  --&gt; this instruction can't be grouped with</i></td></tr>
<tr><th id="3468">3468</th><td><i>// the first two instructions because in instr 1, r0 is conditional on old value</i></td></tr>
<tr><th id="3469">3469</th><td><i>// of p0 but its use in instr 3 is conditional on p0 modified by instr 2 which</i></td></tr>
<tr><th id="3470">3470</th><td><i>// is not valid for new-value stores.</i></td></tr>
<tr><th id="3471">3471</th><td><i>// Predicated new value stores (i.e. if (p0) memw(..)=r0.new) are excluded</i></td></tr>
<tr><th id="3472">3472</th><td><i>// from the "Conditional Store" list. Because a predicated new value store</i></td></tr>
<tr><th id="3473">3473</th><td><i>// would NOT be promoted to a double dot new store. See diagram below:</i></td></tr>
<tr><th id="3474">3474</th><td><i>// This function returns yes for those stores that are predicated but not</i></td></tr>
<tr><th id="3475">3475</th><td><i>// yet promoted to predicate dot new instructions.</i></td></tr>
<tr><th id="3476">3476</th><td><i>//</i></td></tr>
<tr><th id="3477">3477</th><td><i>//                          +---------------------+</i></td></tr>
<tr><th id="3478">3478</th><td><i>//                    /-----| if (p0) memw(..)=r0 |---------\~</i></td></tr>
<tr><th id="3479">3479</th><td><i>//                   ||     +---------------------+         ||</i></td></tr>
<tr><th id="3480">3480</th><td><i>//          promote  ||       /\       /\                   ||  promote</i></td></tr>
<tr><th id="3481">3481</th><td><i>//                   ||      /||\     /||\                  ||</i></td></tr>
<tr><th id="3482">3482</th><td><i>//                  \||/    demote     ||                  \||/</i></td></tr>
<tr><th id="3483">3483</th><td><i>//                   \/       ||       ||                   \/</i></td></tr>
<tr><th id="3484">3484</th><td><i>//       +-------------------------+   ||   +-------------------------+</i></td></tr>
<tr><th id="3485">3485</th><td><i>//       | if (p0.new) memw(..)=r0 |   ||   | if (p0) memw(..)=r0.new |</i></td></tr>
<tr><th id="3486">3486</th><td><i>//       +-------------------------+   ||   +-------------------------+</i></td></tr>
<tr><th id="3487">3487</th><td><i>//                        ||           ||         ||</i></td></tr>
<tr><th id="3488">3488</th><td><i>//                        ||         demote      \||/</i></td></tr>
<tr><th id="3489">3489</th><td><i>//                      promote        ||         \/ NOT possible</i></td></tr>
<tr><th id="3490">3490</th><td><i>//                        ||           ||         /\~</i></td></tr>
<tr><th id="3491">3491</th><td><i>//                       \||/          ||        /||\~</i></td></tr>
<tr><th id="3492">3492</th><td><i>//                        \/           ||         ||</i></td></tr>
<tr><th id="3493">3493</th><td><i>//                      +-----------------------------+</i></td></tr>
<tr><th id="3494">3494</th><td><i>//                      | if (p0.new) memw(..)=r0.new |</i></td></tr>
<tr><th id="3495">3495</th><td><i>//                      +-----------------------------+</i></td></tr>
<tr><th id="3496">3496</th><td><i>//                           Double Dot New Store</i></td></tr>
<tr><th id="3497">3497</th><td><i>//</i></td></tr>
<tr><th id="3498">3498</th><td><i>// Returns the most basic instruction for the .new predicated instructions and</i></td></tr>
<tr><th id="3499">3499</th><td><i>// new-value stores.</i></td></tr>
<tr><th id="3500">3500</th><td><i>// For example, all of the following instructions will be converted back to the</i></td></tr>
<tr><th id="3501">3501</th><td><i>// same instruction:</i></td></tr>
<tr><th id="3502">3502</th><td><i>// 1) if (p0.new) memw(R0+#0) = R1.new  ---&gt;</i></td></tr>
<tr><th id="3503">3503</th><td><i>// 2) if (p0) memw(R0+#0)= R1.new      -------&gt; if (p0) memw(R0+#0) = R1</i></td></tr>
<tr><th id="3504">3504</th><td><i>// 3) if (p0.new) memw(R0+#0) = R1      ---&gt;</i></td></tr>
<tr><th id="3505">3505</th><td><i>//</i></td></tr>
<tr><th id="3506">3506</th><td><i>// To understand the translation of instruction 1 to its original form, consider</i></td></tr>
<tr><th id="3507">3507</th><td><i>// a packet with 3 instructions.</i></td></tr>
<tr><th id="3508">3508</th><td><i>// { p0 = cmp.eq(R0,R1)</i></td></tr>
<tr><th id="3509">3509</th><td><i>//   if (p0.new) R2 = add(R3, R4)</i></td></tr>
<tr><th id="3510">3510</th><td><i>//   R5 = add (R3, R1)</i></td></tr>
<tr><th id="3511">3511</th><td><i>// }</i></td></tr>
<tr><th id="3512">3512</th><td><i>// if (p0) memw(R5+#0) = R2 &lt;--- trying to include it in the previous packet</i></td></tr>
<tr><th id="3513">3513</th><td><i>//</i></td></tr>
<tr><th id="3514">3514</th><td><i>// This instruction can be part of the previous packet only if both p0 and R2</i></td></tr>
<tr><th id="3515">3515</th><td><i>// are promoted to .new values. This promotion happens in steps, first</i></td></tr>
<tr><th id="3516">3516</th><td><i>// predicate register is promoted to .new and in the next iteration R2 is</i></td></tr>
<tr><th id="3517">3517</th><td><i>// promoted. Therefore, in case of dependence check failure (due to R5) during</i></td></tr>
<tr><th id="3518">3518</th><td><i>// next iteration, it should be converted back to its most basic form.</i></td></tr>
<tr><th id="3519">3519</th><td><i></i></td></tr>
<tr><th id="3520">3520</th><td><i>// Return the new value instruction for a given store.</i></td></tr>
<tr><th id="3521">3521</th><td><em>int</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo11getDotNewOpERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getDotNewOp' data-ref="_ZNK4llvm16HexagonInstrInfo11getDotNewOpERKNS_12MachineInstrE">getDotNewOp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="502MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="502MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3522">3522</th><td>  <em>int</em> <dfn class="local col3 decl" id="503NVOpcode" title='NVOpcode' data-type='int' data-ref="503NVOpcode">NVOpcode</dfn> = Hexagon::<span class='error' title="no member named &apos;getNewValueOpcode&apos; in namespace &apos;llvm::Hexagon&apos;">getNewValueOpcode</span>(MI.getOpcode());</td></tr>
<tr><th id="3523">3523</th><td>  <b>if</b> (<a class="local col3 ref" href="#503NVOpcode" title='NVOpcode' data-ref="503NVOpcode">NVOpcode</a> &gt;= <var>0</var>) <i>// Valid new-value store instruction.</i></td></tr>
<tr><th id="3524">3524</th><td>    <b>return</b> <a class="local col3 ref" href="#503NVOpcode" title='NVOpcode' data-ref="503NVOpcode">NVOpcode</a>;</td></tr>
<tr><th id="3525">3525</th><td></td></tr>
<tr><th id="3526">3526</th><td>  <b>switch</b> (<a class="local col2 ref" href="#502MI" title='MI' data-ref="502MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="3527">3527</th><td>  <b>default</b>:</td></tr>
<tr><th id="3528">3528</th><td>    <a class="ref" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEb">report_fatal_error</a>(<span class="namespace">std::</span><a class="typedef" href="../../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a><a class="ref" href="../../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_">(</a><q>"Unknown .new type: "</q>) <a class="ref" href="../../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EES5_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EES5_">+</a></td></tr>
<tr><th id="3529">3529</th><td>      <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx119to_stringEj" title='std::__cxx11::to_string' data-ref="_ZNSt7__cxx119to_stringEj">to_string</a>(<a class="local col2 ref" href="#502MI" title='MI' data-ref="502MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()));</td></tr>
<tr><th id="3530">3530</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S4_storerb_ur&apos; in namespace &apos;llvm::Hexagon&apos;">S4_storerb_ur</span>:</td></tr>
<tr><th id="3531">3531</th><td>    <b>return</b> Hexagon::<span class='error' title="no member named &apos;S4_storerbnew_ur&apos; in namespace &apos;llvm::Hexagon&apos;">S4_storerbnew_ur</span>;</td></tr>
<tr><th id="3532">3532</th><td></td></tr>
<tr><th id="3533">3533</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storerb_pci&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerb_pci</span>:</td></tr>
<tr><th id="3534">3534</th><td>    <b>return</b> Hexagon::<span class='error' title="no member named &apos;S2_storerb_pci&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerb_pci</span>;</td></tr>
<tr><th id="3535">3535</th><td></td></tr>
<tr><th id="3536">3536</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storeri_pci&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storeri_pci</span>:</td></tr>
<tr><th id="3537">3537</th><td>    <b>return</b> Hexagon::<span class='error' title="no member named &apos;S2_storeri_pci&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storeri_pci</span>;</td></tr>
<tr><th id="3538">3538</th><td></td></tr>
<tr><th id="3539">3539</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storerh_pci&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerh_pci</span>:</td></tr>
<tr><th id="3540">3540</th><td>    <b>return</b> Hexagon::<span class='error' title="no member named &apos;S2_storerh_pci&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerh_pci</span>;</td></tr>
<tr><th id="3541">3541</th><td></td></tr>
<tr><th id="3542">3542</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storerd_pci&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerd_pci</span>:</td></tr>
<tr><th id="3543">3543</th><td>    <b>return</b> Hexagon::<span class='error' title="no member named &apos;S2_storerd_pci&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerd_pci</span>;</td></tr>
<tr><th id="3544">3544</th><td></td></tr>
<tr><th id="3545">3545</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storerf_pci&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerf_pci</span>:</td></tr>
<tr><th id="3546">3546</th><td>    <b>return</b> Hexagon::<span class='error' title="no member named &apos;S2_storerf_pci&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerf_pci</span>;</td></tr>
<tr><th id="3547">3547</th><td></td></tr>
<tr><th id="3548">3548</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vS32b_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32b_ai</span>:</td></tr>
<tr><th id="3549">3549</th><td>    <b>return</b> Hexagon::<span class='error' title="no member named &apos;V6_vS32b_new_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32b_new_ai</span>;</td></tr>
<tr><th id="3550">3550</th><td></td></tr>
<tr><th id="3551">3551</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vS32b_pi&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32b_pi</span>:</td></tr>
<tr><th id="3552">3552</th><td>    <b>return</b> Hexagon::<span class='error' title="no member named &apos;V6_vS32b_new_pi&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32b_new_pi</span>;</td></tr>
<tr><th id="3553">3553</th><td>  }</td></tr>
<tr><th id="3554">3554</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="3555">3555</th><td>}</td></tr>
<tr><th id="3556">3556</th><td></td></tr>
<tr><th id="3557">3557</th><td><i>// Returns the opcode to use when converting MI, which is a conditional jump,</i></td></tr>
<tr><th id="3558">3558</th><td><i>// into a conditional instruction which uses the .new value of the predicate.</i></td></tr>
<tr><th id="3559">3559</th><td><i>// We also use branch probabilities to add a hint to the jump.</i></td></tr>
<tr><th id="3560">3560</th><td><i>// If MBPI is null, all edges will be treated as equally likely for the</i></td></tr>
<tr><th id="3561">3561</th><td><i>// purposes of establishing a predication hint.</i></td></tr>
<tr><th id="3562">3562</th><td><em>int</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo19getDotNewPredJumpOpERKNS_12MachineInstrEPKNS_28MachineBranchProbabilityInfoE" title='llvm::HexagonInstrInfo::getDotNewPredJumpOp' data-ref="_ZNK4llvm16HexagonInstrInfo19getDotNewPredJumpOpERKNS_12MachineInstrEPKNS_28MachineBranchProbabilityInfoE">getDotNewPredJumpOp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="504MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="504MI">MI</dfn>,</td></tr>
<tr><th id="3563">3563</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBranchProbabilityInfo.h.html#llvm::MachineBranchProbabilityInfo" title='llvm::MachineBranchProbabilityInfo' data-ref="llvm::MachineBranchProbabilityInfo">MachineBranchProbabilityInfo</a> *<dfn class="local col5 decl" id="505MBPI" title='MBPI' data-type='const llvm::MachineBranchProbabilityInfo *' data-ref="505MBPI">MBPI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3564">3564</th><td>  <i>// We assume that block can have at most two successors.</i></td></tr>
<tr><th id="3565">3565</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="506Src" title='Src' data-type='const llvm::MachineBasicBlock *' data-ref="506Src">Src</dfn> = <a class="local col4 ref" href="#504MI" title='MI' data-ref="504MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="3566">3566</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="507BrTarget" title='BrTarget' data-type='const llvm::MachineOperand &amp;' data-ref="507BrTarget">BrTarget</dfn> = <a class="local col4 ref" href="#504MI" title='MI' data-ref="504MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="3567">3567</th><td>  <em>bool</em> <dfn class="local col8 decl" id="508Taken" title='Taken' data-type='bool' data-ref="508Taken">Taken</dfn> = <b>false</b>;</td></tr>
<tr><th id="3568">3568</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/BranchProbability.h.html#llvm::BranchProbability" title='llvm::BranchProbability' data-ref="llvm::BranchProbability">BranchProbability</a> <dfn class="local col9 decl" id="509OneHalf" title='OneHalf' data-type='const llvm::BranchProbability' data-ref="509OneHalf">OneHalf</dfn><a class="ref" href="../../../include/llvm/Support/BranchProbability.h.html#_ZN4llvm17BranchProbabilityC1Ejj" title='llvm::BranchProbability::BranchProbability' data-ref="_ZN4llvm17BranchProbabilityC1Ejj">(</a><var>1</var>, <var>2</var>);</td></tr>
<tr><th id="3569">3569</th><td></td></tr>
<tr><th id="3570">3570</th><td>  <em>auto</em> <dfn class="local col0 decl" id="510getEdgeProbability" title='getEdgeProbability' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp:3570:29)' data-ref="510getEdgeProbability">getEdgeProbability</dfn> = [MBPI] (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="511Src" title='Src' data-type='const llvm::MachineBasicBlock *' data-ref="511Src">Src</dfn>,</td></tr>
<tr><th id="3571">3571</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="512Dst" title='Dst' data-type='const llvm::MachineBasicBlock *' data-ref="512Dst">Dst</dfn>) {</td></tr>
<tr><th id="3572">3572</th><td>    <b>if</b> (<a class="local col5 ref" href="#505MBPI" title='MBPI' data-ref="505MBPI">MBPI</a>)</td></tr>
<tr><th id="3573">3573</th><td>      <b>return</b> <a class="local col5 ref" href="#505MBPI" title='MBPI' data-ref="505MBPI">MBPI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBranchProbabilityInfo.h.html#_ZNK4llvm28MachineBranchProbabilityInfo18getEdgeProbabilityEPKNS_17MachineBasicBlockES3_" title='llvm::MachineBranchProbabilityInfo::getEdgeProbability' data-ref="_ZNK4llvm28MachineBranchProbabilityInfo18getEdgeProbabilityEPKNS_17MachineBasicBlockES3_">getEdgeProbability</a>(<a class="local col1 ref" href="#511Src" title='Src' data-ref="511Src">Src</a>, <a class="local col2 ref" href="#512Dst" title='Dst' data-ref="512Dst">Dst</a>);</td></tr>
<tr><th id="3574">3574</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/Support/BranchProbability.h.html#llvm::BranchProbability" title='llvm::BranchProbability' data-ref="llvm::BranchProbability">BranchProbability</a><a class="ref" href="../../../include/llvm/Support/BranchProbability.h.html#_ZN4llvm17BranchProbabilityC1Ejj" title='llvm::BranchProbability::BranchProbability' data-ref="_ZN4llvm17BranchProbabilityC1Ejj">(</a><var>1</var>, <a class="local col1 ref" href="#511Src" title='Src' data-ref="511Src">Src</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9succ_sizeEv" title='llvm::MachineBasicBlock::succ_size' data-ref="_ZNK4llvm17MachineBasicBlock9succ_sizeEv">succ_size</a>());</td></tr>
<tr><th id="3575">3575</th><td>  };</td></tr>
<tr><th id="3576">3576</th><td></td></tr>
<tr><th id="3577">3577</th><td>  <b>if</b> (<a class="local col7 ref" href="#507BrTarget" title='BrTarget' data-ref="507BrTarget">BrTarget</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>()) {</td></tr>
<tr><th id="3578">3578</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="513Dst" title='Dst' data-type='const llvm::MachineBasicBlock *' data-ref="513Dst">Dst</dfn> = <a class="local col7 ref" href="#507BrTarget" title='BrTarget' data-ref="507BrTarget">BrTarget</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="3579">3579</th><td>    <a class="local col8 ref" href="#508Taken" title='Taken' data-ref="508Taken">Taken</a> = <a class="local col0 ref" href="#510getEdgeProbability" title='getEdgeProbability' data-ref="510getEdgeProbability">getEdgeProbability</a>(<a class="local col6 ref" href="#506Src" title='Src' data-ref="506Src">Src</a>, <a class="local col3 ref" href="#513Dst" title='Dst' data-ref="513Dst">Dst</a>) <a class="ref" href="../../../include/llvm/Support/BranchProbability.h.html#_ZNK4llvm17BranchProbabilitygeES0_" title='llvm::BranchProbability::operator&gt;=' data-ref="_ZNK4llvm17BranchProbabilitygeES0_">&gt;=</a> <a class="ref fake" href="../../../include/llvm/Support/BranchProbability.h.html#30" title='llvm::BranchProbability::BranchProbability' data-ref="_ZN4llvm17BranchProbabilityC1ERKS0_"></a><a class="local col9 ref" href="#509OneHalf" title='OneHalf' data-ref="509OneHalf">OneHalf</a>;</td></tr>
<tr><th id="3580">3580</th><td>  } <b>else</b> {</td></tr>
<tr><th id="3581">3581</th><td>    <i>// The branch target is not a basic block (most likely a function).</i></td></tr>
<tr><th id="3582">3582</th><td><i>    // Since BPI only gives probabilities for targets that are basic blocks,</i></td></tr>
<tr><th id="3583">3583</th><td><i>    // try to identify another target of this branch (potentially a fall-</i></td></tr>
<tr><th id="3584">3584</th><td><i>    // -through) and check the probability of that target.</i></td></tr>
<tr><th id="3585">3585</th><td><i>    //</i></td></tr>
<tr><th id="3586">3586</th><td><i>    // The only handled branch combinations are:</i></td></tr>
<tr><th id="3587">3587</th><td><i>    // - one conditional branch,</i></td></tr>
<tr><th id="3588">3588</th><td><i>    // - one conditional branch followed by one unconditional branch.</i></td></tr>
<tr><th id="3589">3589</th><td><i>    // Otherwise, assume not-taken.</i></td></tr>
<tr><th id="3590">3590</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.isConditionalBranch()) ? void (0) : __assert_fail (&quot;MI.isConditionalBranch()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp&quot;, 3590, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#504MI" title='MI' data-ref="504MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr19isConditionalBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isConditionalBranch' data-ref="_ZNK4llvm12MachineInstr19isConditionalBranchENS0_9QueryTypeE">isConditionalBranch</a>());</td></tr>
<tr><th id="3591">3591</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="514B" title='B' data-type='const llvm::MachineBasicBlock &amp;' data-ref="514B">B</dfn> = *<a class="local col4 ref" href="#504MI" title='MI' data-ref="504MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="3592">3592</th><td>    <em>bool</em> <dfn class="local col5 decl" id="515SawCond" title='SawCond' data-type='bool' data-ref="515SawCond">SawCond</dfn> = <b>false</b>, <dfn class="local col6 decl" id="516Bad" title='Bad' data-type='bool' data-ref="516Bad">Bad</dfn> = <b>false</b>;</td></tr>
<tr><th id="3593">3593</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="517I" title='I' data-type='const llvm::MachineInstr &amp;' data-ref="517I">I</dfn> : <a class="local col4 ref" href="#514B" title='B' data-ref="514B">B</a>) {</td></tr>
<tr><th id="3594">3594</th><td>      <b>if</b> (!<a class="local col7 ref" href="#517I" title='I' data-ref="517I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isBranch' data-ref="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE">isBranch</a>())</td></tr>
<tr><th id="3595">3595</th><td>        <b>continue</b>;</td></tr>
<tr><th id="3596">3596</th><td>      <b>if</b> (<a class="local col7 ref" href="#517I" title='I' data-ref="517I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr19isConditionalBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isConditionalBranch' data-ref="_ZNK4llvm12MachineInstr19isConditionalBranchENS0_9QueryTypeE">isConditionalBranch</a>()) {</td></tr>
<tr><th id="3597">3597</th><td>        <a class="local col5 ref" href="#515SawCond" title='SawCond' data-ref="515SawCond">SawCond</a> = <b>true</b>;</td></tr>
<tr><th id="3598">3598</th><td>        <b>if</b> (&amp;<a class="local col7 ref" href="#517I" title='I' data-ref="517I">I</a> != &amp;<a class="local col4 ref" href="#504MI" title='MI' data-ref="504MI">MI</a>) {</td></tr>
<tr><th id="3599">3599</th><td>          <a class="local col6 ref" href="#516Bad" title='Bad' data-ref="516Bad">Bad</a> = <b>true</b>;</td></tr>
<tr><th id="3600">3600</th><td>          <b>break</b>;</td></tr>
<tr><th id="3601">3601</th><td>        }</td></tr>
<tr><th id="3602">3602</th><td>      }</td></tr>
<tr><th id="3603">3603</th><td>      <b>if</b> (<a class="local col7 ref" href="#517I" title='I' data-ref="517I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr21isUnconditionalBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isUnconditionalBranch' data-ref="_ZNK4llvm12MachineInstr21isUnconditionalBranchENS0_9QueryTypeE">isUnconditionalBranch</a>() &amp;&amp; !<a class="local col5 ref" href="#515SawCond" title='SawCond' data-ref="515SawCond">SawCond</a>) {</td></tr>
<tr><th id="3604">3604</th><td>        <a class="local col6 ref" href="#516Bad" title='Bad' data-ref="516Bad">Bad</a> = <b>true</b>;</td></tr>
<tr><th id="3605">3605</th><td>        <b>break</b>;</td></tr>
<tr><th id="3606">3606</th><td>      }</td></tr>
<tr><th id="3607">3607</th><td>    }</td></tr>
<tr><th id="3608">3608</th><td>    <b>if</b> (!<a class="local col6 ref" href="#516Bad" title='Bad' data-ref="516Bad">Bad</a>) {</td></tr>
<tr><th id="3609">3609</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_instr_iterator" title='llvm::MachineBasicBlock::const_instr_iterator' data-type='Instructions::const_iterator' data-ref="llvm::MachineBasicBlock::const_instr_iterator">const_instr_iterator</a> <dfn class="local col8 decl" id="518It" title='It' data-type='MachineBasicBlock::const_instr_iterator' data-ref="518It">It</dfn><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE9referenceE" title='llvm::ilist_iterator::ilist_iterator&lt;OptionsT, IsReverse, IsConst&gt;' data-ref="_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE9referenceE">(</a><a class="local col4 ref" href="#504MI" title='MI' data-ref="504MI">MI</a>);</td></tr>
<tr><th id="3610">3610</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_instr_iterator" title='llvm::MachineBasicBlock::const_instr_iterator' data-type='Instructions::const_iterator' data-ref="llvm::MachineBasicBlock::const_instr_iterator">const_instr_iterator</a> <dfn class="local col9 decl" id="519NextIt" title='NextIt' data-type='MachineBasicBlock::const_instr_iterator' data-ref="519NextIt">NextIt</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, true&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb1EEC1ERKS5_"></a><a class="local col8 ref" href="#518It" title='It' data-ref="518It">It</a>);</td></tr>
<tr><th id="3611">3611</th><td>      <b>if</b> (<a class="local col9 ref" href="#519NextIt" title='NextIt' data-ref="519NextIt">NextIt</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmeqERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">==</a> <a class="local col4 ref" href="#514B" title='B' data-ref="514B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZNK4llvm17MachineBasicBlock9instr_endEv">instr_end</a>()) {</td></tr>
<tr><th id="3612">3612</th><td>        <i>// If this branch is the last, look for the fall-through block.</i></td></tr>
<tr><th id="3613">3613</th><td>        <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="520SB" title='SB' data-type='const llvm::MachineBasicBlock *' data-ref="520SB">SB</dfn> : <a class="local col4 ref" href="#514B" title='B' data-ref="514B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock10successorsEv" title='llvm::MachineBasicBlock::successors' data-ref="_ZNK4llvm17MachineBasicBlock10successorsEv">successors</a>()) {</td></tr>
<tr><th id="3614">3614</th><td>          <b>if</b> (!<a class="local col4 ref" href="#514B" title='B' data-ref="514B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_" title='llvm::MachineBasicBlock::isLayoutSuccessor' data-ref="_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_">isLayoutSuccessor</a>(<a class="local col0 ref" href="#520SB" title='SB' data-ref="520SB">SB</a>))</td></tr>
<tr><th id="3615">3615</th><td>            <b>continue</b>;</td></tr>
<tr><th id="3616">3616</th><td>          <a class="local col8 ref" href="#508Taken" title='Taken' data-ref="508Taken">Taken</a> = <a class="local col0 ref" href="#510getEdgeProbability" title='getEdgeProbability' data-ref="510getEdgeProbability">getEdgeProbability</a>(<a class="local col6 ref" href="#506Src" title='Src' data-ref="506Src">Src</a>, <a class="local col0 ref" href="#520SB" title='SB' data-ref="520SB">SB</a>) <a class="ref" href="../../../include/llvm/Support/BranchProbability.h.html#_ZNK4llvm17BranchProbabilityltES0_" title='llvm::BranchProbability::operator&lt;' data-ref="_ZNK4llvm17BranchProbabilityltES0_">&lt;</a> <a class="ref fake" href="../../../include/llvm/Support/BranchProbability.h.html#30" title='llvm::BranchProbability::BranchProbability' data-ref="_ZN4llvm17BranchProbabilityC1ERKS0_"></a><a class="local col9 ref" href="#509OneHalf" title='OneHalf' data-ref="509OneHalf">OneHalf</a>;</td></tr>
<tr><th id="3617">3617</th><td>          <b>break</b>;</td></tr>
<tr><th id="3618">3618</th><td>        }</td></tr>
<tr><th id="3619">3619</th><td>      } <b>else</b> {</td></tr>
<tr><th id="3620">3620</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NextIt-&gt;isUnconditionalBranch()) ? void (0) : __assert_fail (&quot;NextIt-&gt;isUnconditionalBranch()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp&quot;, 3620, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#519NextIt" title='NextIt' data-ref="519NextIt">NextIt</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr21isUnconditionalBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isUnconditionalBranch' data-ref="_ZNK4llvm12MachineInstr21isUnconditionalBranchENS0_9QueryTypeE">isUnconditionalBranch</a>());</td></tr>
<tr><th id="3621">3621</th><td>        <i>// Find the first MBB operand and assume it's the target.</i></td></tr>
<tr><th id="3622">3622</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="521BT" title='BT' data-type='const llvm::MachineBasicBlock *' data-ref="521BT">BT</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="3623">3623</th><td>        <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="522Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="522Op">Op</dfn> : <a class="local col9 ref" href="#519NextIt" title='NextIt' data-ref="519NextIt">NextIt</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="3624">3624</th><td>          <b>if</b> (!<a class="local col2 ref" href="#522Op" title='Op' data-ref="522Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>())</td></tr>
<tr><th id="3625">3625</th><td>            <b>continue</b>;</td></tr>
<tr><th id="3626">3626</th><td>          <a class="local col1 ref" href="#521BT" title='BT' data-ref="521BT">BT</a> = <a class="local col2 ref" href="#522Op" title='Op' data-ref="522Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="3627">3627</th><td>          <b>break</b>;</td></tr>
<tr><th id="3628">3628</th><td>        }</td></tr>
<tr><th id="3629">3629</th><td>        <a class="local col8 ref" href="#508Taken" title='Taken' data-ref="508Taken">Taken</a> = <a class="local col1 ref" href="#521BT" title='BT' data-ref="521BT">BT</a> &amp;&amp; <a class="local col0 ref" href="#510getEdgeProbability" title='getEdgeProbability' data-ref="510getEdgeProbability">getEdgeProbability</a>(<a class="local col6 ref" href="#506Src" title='Src' data-ref="506Src">Src</a>, <a class="local col1 ref" href="#521BT" title='BT' data-ref="521BT">BT</a>) <a class="ref" href="../../../include/llvm/Support/BranchProbability.h.html#_ZNK4llvm17BranchProbabilityltES0_" title='llvm::BranchProbability::operator&lt;' data-ref="_ZNK4llvm17BranchProbabilityltES0_">&lt;</a> <a class="ref fake" href="../../../include/llvm/Support/BranchProbability.h.html#30" title='llvm::BranchProbability::BranchProbability' data-ref="_ZN4llvm17BranchProbabilityC1ERKS0_"></a><a class="local col9 ref" href="#509OneHalf" title='OneHalf' data-ref="509OneHalf">OneHalf</a>;</td></tr>
<tr><th id="3630">3630</th><td>      }</td></tr>
<tr><th id="3631">3631</th><td>    } <i>// if (!Bad)</i></td></tr>
<tr><th id="3632">3632</th><td>  }</td></tr>
<tr><th id="3633">3633</th><td></td></tr>
<tr><th id="3634">3634</th><td>  <i>// The Taken flag should be set to something reasonable by this point.</i></td></tr>
<tr><th id="3635">3635</th><td></td></tr>
<tr><th id="3636">3636</th><td>  <b>switch</b> (<a class="local col4 ref" href="#504MI" title='MI' data-ref="504MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="3637">3637</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_jumpt&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumpt</span>:</td></tr>
<tr><th id="3638">3638</th><td>    <b>return</b> Taken ? Hexagon::<span class='error' title="no member named &apos;J2_jumptnewpt&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumptnewpt</span> : Hexagon::<span class='error' title="no member named &apos;J2_jumptnew&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumptnew</span>;</td></tr>
<tr><th id="3639">3639</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_jumpf&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumpf</span>:</td></tr>
<tr><th id="3640">3640</th><td>    <b>return</b> Taken ? Hexagon::<span class='error' title="no member named &apos;J2_jumpfnewpt&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumpfnewpt</span> : Hexagon::<span class='error' title="no member named &apos;J2_jumpfnew&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumpfnew</span>;</td></tr>
<tr><th id="3641">3641</th><td></td></tr>
<tr><th id="3642">3642</th><td>  <b>default</b>:</td></tr>
<tr><th id="3643">3643</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected jump instruction.&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp&quot;, 3643)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected jump instruction."</q>);</td></tr>
<tr><th id="3644">3644</th><td>  }</td></tr>
<tr><th id="3645">3645</th><td>}</td></tr>
<tr><th id="3646">3646</th><td></td></tr>
<tr><th id="3647">3647</th><td><i>// Return .new predicate version for an instruction.</i></td></tr>
<tr><th id="3648">3648</th><td><em>int</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo15getDotNewPredOpERKNS_12MachineInstrEPKNS_28MachineBranchProbabilityInfoE" title='llvm::HexagonInstrInfo::getDotNewPredOp' data-ref="_ZNK4llvm16HexagonInstrInfo15getDotNewPredOpERKNS_12MachineInstrEPKNS_28MachineBranchProbabilityInfoE">getDotNewPredOp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="523MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="523MI">MI</dfn>,</td></tr>
<tr><th id="3649">3649</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBranchProbabilityInfo.h.html#llvm::MachineBranchProbabilityInfo" title='llvm::MachineBranchProbabilityInfo' data-ref="llvm::MachineBranchProbabilityInfo">MachineBranchProbabilityInfo</a> *<dfn class="local col4 decl" id="524MBPI" title='MBPI' data-type='const llvm::MachineBranchProbabilityInfo *' data-ref="524MBPI">MBPI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3650">3650</th><td>  <b>switch</b> (<a class="local col3 ref" href="#523MI" title='MI' data-ref="523MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="3651">3651</th><td>  <i>// Condtional Jumps</i></td></tr>
<tr><th id="3652">3652</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_jumpt&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumpt</span>:</td></tr>
<tr><th id="3653">3653</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_jumpf&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumpf</span>:</td></tr>
<tr><th id="3654">3654</th><td>    <b>return</b> getDotNewPredJumpOp(MI, MBPI);</td></tr>
<tr><th id="3655">3655</th><td>  }</td></tr>
<tr><th id="3656">3656</th><td></td></tr>
<tr><th id="3657">3657</th><td>  <em>int</em> <dfn class="local col5 decl" id="525NewOpcode" title='NewOpcode' data-type='int' data-ref="525NewOpcode">NewOpcode</dfn> = Hexagon::<span class='error' title="no member named &apos;getPredNewOpcode&apos; in namespace &apos;llvm::Hexagon&apos;">getPredNewOpcode</span>(MI.getOpcode());</td></tr>
<tr><th id="3658">3658</th><td>  <b>if</b> (<a class="local col5 ref" href="#525NewOpcode" title='NewOpcode' data-ref="525NewOpcode">NewOpcode</a> &gt;= <var>0</var>)</td></tr>
<tr><th id="3659">3659</th><td>    <b>return</b> <a class="local col5 ref" href="#525NewOpcode" title='NewOpcode' data-ref="525NewOpcode">NewOpcode</a>;</td></tr>
<tr><th id="3660">3660</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="3661">3661</th><td>}</td></tr>
<tr><th id="3662">3662</th><td></td></tr>
<tr><th id="3663">3663</th><td><em>int</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo11getDotOldOpERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getDotOldOp' data-ref="_ZNK4llvm16HexagonInstrInfo11getDotOldOpERKNS_12MachineInstrE">getDotOldOp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="526MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="526MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3664">3664</th><td>  <em>int</em> <dfn class="local col7 decl" id="527NewOp" title='NewOp' data-type='int' data-ref="527NewOp">NewOp</dfn> = <a class="local col6 ref" href="#526MI" title='MI' data-ref="526MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="3665">3665</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm16HexagonInstrInfo12isPredicatedEj" title='llvm::HexagonInstrInfo::isPredicated' data-ref="_ZNK4llvm16HexagonInstrInfo12isPredicatedEj">isPredicated</a>(<a class="local col7 ref" href="#527NewOp" title='NewOp' data-ref="527NewOp">NewOp</a>) &amp;&amp; <a class="member" href="#_ZNK4llvm16HexagonInstrInfo15isPredicatedNewEj" title='llvm::HexagonInstrInfo::isPredicatedNew' data-ref="_ZNK4llvm16HexagonInstrInfo15isPredicatedNewEj">isPredicatedNew</a>(<a class="local col7 ref" href="#527NewOp" title='NewOp' data-ref="527NewOp">NewOp</a>)) { <i>// Get predicate old form</i></td></tr>
<tr><th id="3666">3666</th><td>    NewOp = Hexagon::<span class='error' title="no member named &apos;getPredOldOpcode&apos; in namespace &apos;llvm::Hexagon&apos;">getPredOldOpcode</span>(NewOp);</td></tr>
<tr><th id="3667">3667</th><td>    <i>// All Hexagon architectures have prediction bits on dot-new branches,</i></td></tr>
<tr><th id="3668">3668</th><td><i>    // but only Hexagon V60+ has prediction bits on dot-old ones. Make sure</i></td></tr>
<tr><th id="3669">3669</th><td><i>    // to pick the right opcode when converting back to dot-old.</i></td></tr>
<tr><th id="3670">3670</th><td>    <b>if</b> (!Subtarget.<span class='error' title="no member named &apos;getFeatureBits&apos; in &apos;llvm::HexagonSubtarget&apos;">getFeatureBits</span>()[Hexagon::<span class='error' title="no member named &apos;ArchV60&apos; in namespace &apos;llvm::Hexagon&apos;">ArchV60</span>]) {</td></tr>
<tr><th id="3671">3671</th><td>      <b>switch</b> (<a class="local col7 ref" href="#527NewOp" title='NewOp' data-ref="527NewOp">NewOp</a>) {</td></tr>
<tr><th id="3672">3672</th><td>      <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_jumptpt&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumptpt</span>:</td></tr>
<tr><th id="3673">3673</th><td>        NewOp = Hexagon::<span class='error' title="no member named &apos;J2_jumpt&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumpt</span>;</td></tr>
<tr><th id="3674">3674</th><td>        <b>break</b>;</td></tr>
<tr><th id="3675">3675</th><td>      <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_jumpfpt&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumpfpt</span>:</td></tr>
<tr><th id="3676">3676</th><td>        NewOp = Hexagon::<span class='error' title="no member named &apos;J2_jumpf&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumpf</span>;</td></tr>
<tr><th id="3677">3677</th><td>        <b>break</b>;</td></tr>
<tr><th id="3678">3678</th><td>      <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_jumprtpt&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumprtpt</span>:</td></tr>
<tr><th id="3679">3679</th><td>        NewOp = Hexagon::<span class='error' title="no member named &apos;J2_jumprt&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumprt</span>;</td></tr>
<tr><th id="3680">3680</th><td>        <b>break</b>;</td></tr>
<tr><th id="3681">3681</th><td>      <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_jumprfpt&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumprfpt</span>:</td></tr>
<tr><th id="3682">3682</th><td>        NewOp = Hexagon::<span class='error' title="no member named &apos;J2_jumprf&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumprf</span>;</td></tr>
<tr><th id="3683">3683</th><td>        <b>break</b>;</td></tr>
<tr><th id="3684">3684</th><td>      }</td></tr>
<tr><th id="3685">3685</th><td>    }</td></tr>
<tr><th id="3686">3686</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NewOp &gt;= 0 &amp;&amp; &quot;Couldn&apos;t change predicate new instruction to its old form.&quot;) ? void (0) : __assert_fail (&quot;NewOp &gt;= 0 &amp;&amp; \&quot;Couldn&apos;t change predicate new instruction to its old form.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp&quot;, 3687, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#527NewOp" title='NewOp' data-ref="527NewOp">NewOp</a> &gt;= <var>0</var> &amp;&amp;</td></tr>
<tr><th id="3687">3687</th><td>           <q>"Couldn't change predicate new instruction to its old form."</q>);</td></tr>
<tr><th id="3688">3688</th><td>  }</td></tr>
<tr><th id="3689">3689</th><td></td></tr>
<tr><th id="3690">3690</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm16HexagonInstrInfo15isNewValueStoreEj" title='llvm::HexagonInstrInfo::isNewValueStore' data-ref="_ZNK4llvm16HexagonInstrInfo15isNewValueStoreEj">isNewValueStore</a>(<a class="local col7 ref" href="#527NewOp" title='NewOp' data-ref="527NewOp">NewOp</a>)) { <i>// Convert into non-new-value format</i></td></tr>
<tr><th id="3691">3691</th><td>    NewOp = Hexagon::<span class='error' title="no member named &apos;getNonNVStore&apos; in namespace &apos;llvm::Hexagon&apos;">getNonNVStore</span>(NewOp);</td></tr>
<tr><th id="3692">3692</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NewOp &gt;= 0 &amp;&amp; &quot;Couldn&apos;t change new-value store to its old form.&quot;) ? void (0) : __assert_fail (&quot;NewOp &gt;= 0 &amp;&amp; \&quot;Couldn&apos;t change new-value store to its old form.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp&quot;, 3692, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#527NewOp" title='NewOp' data-ref="527NewOp">NewOp</a> &gt;= <var>0</var> &amp;&amp; <q>"Couldn't change new-value store to its old form."</q>);</td></tr>
<tr><th id="3693">3693</th><td>  }</td></tr>
<tr><th id="3694">3694</th><td></td></tr>
<tr><th id="3695">3695</th><td>  <b>if</b> (<a class="member" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo::Subtarget" title='llvm::HexagonInstrInfo::Subtarget' data-ref="llvm::HexagonInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget9hasV60OpsEv" title='llvm::HexagonSubtarget::hasV60Ops' data-ref="_ZNK4llvm16HexagonSubtarget9hasV60OpsEv">hasV60Ops</a>())</td></tr>
<tr><th id="3696">3696</th><td>    <b>return</b> <a class="local col7 ref" href="#527NewOp" title='NewOp' data-ref="527NewOp">NewOp</a>;</td></tr>
<tr><th id="3697">3697</th><td></td></tr>
<tr><th id="3698">3698</th><td>  <i>// Subtargets prior to V60 didn't support 'taken' forms of predicated jumps.</i></td></tr>
<tr><th id="3699">3699</th><td>  <b>switch</b> (<a class="local col7 ref" href="#527NewOp" title='NewOp' data-ref="527NewOp">NewOp</a>) {</td></tr>
<tr><th id="3700">3700</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_jumpfpt&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumpfpt</span>:</td></tr>
<tr><th id="3701">3701</th><td>    <b>return</b> Hexagon::<span class='error' title="no member named &apos;J2_jumpf&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumpf</span>;</td></tr>
<tr><th id="3702">3702</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_jumptpt&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumptpt</span>:</td></tr>
<tr><th id="3703">3703</th><td>    <b>return</b> Hexagon::<span class='error' title="no member named &apos;J2_jumpt&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumpt</span>;</td></tr>
<tr><th id="3704">3704</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_jumprfpt&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumprfpt</span>:</td></tr>
<tr><th id="3705">3705</th><td>    <b>return</b> Hexagon::<span class='error' title="no member named &apos;J2_jumprf&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumprf</span>;</td></tr>
<tr><th id="3706">3706</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_jumprtpt&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumprtpt</span>:</td></tr>
<tr><th id="3707">3707</th><td>    <b>return</b> Hexagon::<span class='error' title="no member named &apos;J2_jumprt&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumprt</span>;</td></tr>
<tr><th id="3708">3708</th><td>  }</td></tr>
<tr><th id="3709">3709</th><td>  <b>return</b> <a class="local col7 ref" href="#527NewOp" title='NewOp' data-ref="527NewOp">NewOp</a>;</td></tr>
<tr><th id="3710">3710</th><td>}</td></tr>
<tr><th id="3711">3711</th><td></td></tr>
<tr><th id="3712">3712</th><td><i>// See if instruction could potentially be a duplex candidate.</i></td></tr>
<tr><th id="3713">3713</th><td><i>// If so, return its group. Zero otherwise.</i></td></tr>
<tr><th id="3714">3714</th><td><span class="namespace">HexagonII::</span><a class="type" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup" title='llvm::HexagonII::SubInstructionGroup' data-ref="llvm::HexagonII::SubInstructionGroup">SubInstructionGroup</a> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo23getDuplexCandidateGroupERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getDuplexCandidateGroup' data-ref="_ZNK4llvm16HexagonInstrInfo23getDuplexCandidateGroupERKNS_12MachineInstrE">getDuplexCandidateGroup</dfn>(</td></tr>
<tr><th id="3715">3715</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="528MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="528MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3716">3716</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="529DstReg" title='DstReg' data-type='unsigned int' data-ref="529DstReg">DstReg</dfn>, <dfn class="local col0 decl" id="530SrcReg" title='SrcReg' data-type='unsigned int' data-ref="530SrcReg">SrcReg</dfn>, <dfn class="local col1 decl" id="531Src1Reg" title='Src1Reg' data-type='unsigned int' data-ref="531Src1Reg">Src1Reg</dfn>, <dfn class="local col2 decl" id="532Src2Reg" title='Src2Reg' data-type='unsigned int' data-ref="532Src2Reg">Src2Reg</dfn>;</td></tr>
<tr><th id="3717">3717</th><td>  <em>const</em> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo">HexagonRegisterInfo</a> &amp;<dfn class="local col3 decl" id="533HRI" title='HRI' data-type='const llvm::HexagonRegisterInfo &amp;' data-ref="533HRI">HRI</dfn> = *<a class="member" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo::Subtarget" title='llvm::HexagonInstrInfo::Subtarget' data-ref="llvm::HexagonInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv" title='llvm::HexagonSubtarget::getRegisterInfo' data-ref="_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="3718">3718</th><td></td></tr>
<tr><th id="3719">3719</th><td>  <b>switch</b> (<a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="3720">3720</th><td>  <b>default</b>:</td></tr>
<tr><th id="3721">3721</th><td>    <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_None" title='llvm::HexagonII::SubInstructionGroup::HSIG_None' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_None">HSIG_None</a>;</td></tr>
<tr><th id="3722">3722</th><td>  <i>//</i></td></tr>
<tr><th id="3723">3723</th><td><i>  // Group L1:</i></td></tr>
<tr><th id="3724">3724</th><td><i>  //</i></td></tr>
<tr><th id="3725">3725</th><td><i>  // Rd = memw(Rs+#u4:2)</i></td></tr>
<tr><th id="3726">3726</th><td><i>  // Rd = memub(Rs+#u4:0)</i></td></tr>
<tr><th id="3727">3727</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadri_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadri_io</span>:</td></tr>
<tr><th id="3728">3728</th><td>    DstReg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="3729">3729</th><td>    <a class="local col0 ref" href="#530SrcReg" title='SrcReg' data-ref="530SrcReg">SrcReg</a> = <a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3730">3730</th><td>    <i>// Special case this one from Group L2.</i></td></tr>
<tr><th id="3731">3731</th><td><i>    // Rd = memw(r29+#u5:2)</i></td></tr>
<tr><th id="3732">3732</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL18isIntRegForSubInstj" title='isIntRegForSubInst' data-use='c' data-ref="_ZL18isIntRegForSubInstj">isIntRegForSubInst</a>(<a class="local col9 ref" href="#529DstReg" title='DstReg' data-ref="529DstReg">DstReg</a>)) {</td></tr>
<tr><th id="3733">3733</th><td>      <b>if</b> (Hexagon::<span class='error' title="no member named &apos;IntRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">IntRegsRegClass</span>.contains(SrcReg) &amp;&amp;</td></tr>
<tr><th id="3734">3734</th><td>          HRI.getStackRegister() == SrcReg &amp;&amp;</td></tr>
<tr><th id="3735">3735</th><td>          MI.getOperand(<var>2</var>).isImm() &amp;&amp;</td></tr>
<tr><th id="3736">3736</th><td>          isShiftedUInt&lt;<var>5</var>,<var>2</var>&gt;(MI.getOperand(<var>2</var>).getImm()))</td></tr>
<tr><th id="3737">3737</th><td>        <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_L2" title='llvm::HexagonII::SubInstructionGroup::HSIG_L2' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_L2">HSIG_L2</a>;</td></tr>
<tr><th id="3738">3738</th><td>      <i>// Rd = memw(Rs+#u4:2)</i></td></tr>
<tr><th id="3739">3739</th><td>      <b>if</b> (<a class="tu ref" href="#_ZL18isIntRegForSubInstj" title='isIntRegForSubInst' data-use='c' data-ref="_ZL18isIntRegForSubInstj">isIntRegForSubInst</a>(<a class="local col0 ref" href="#530SrcReg" title='SrcReg' data-ref="530SrcReg">SrcReg</a>) &amp;&amp;</td></tr>
<tr><th id="3740">3740</th><td>          (<a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp;</td></tr>
<tr><th id="3741">3741</th><td>          <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm13isShiftedUIntEm" title='llvm::isShiftedUInt' data-ref="_ZN4llvm13isShiftedUIntEm">isShiftedUInt</a>&lt;<var>4</var>,<var>2</var>&gt;(<a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())))</td></tr>
<tr><th id="3742">3742</th><td>        <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_L1" title='llvm::HexagonII::SubInstructionGroup::HSIG_L1' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_L1">HSIG_L1</a>;</td></tr>
<tr><th id="3743">3743</th><td>    }</td></tr>
<tr><th id="3744">3744</th><td>    <b>break</b>;</td></tr>
<tr><th id="3745">3745</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadrub_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadrub_io</span>:</td></tr>
<tr><th id="3746">3746</th><td>    <i>// Rd = memub(Rs+#u4:0)</i></td></tr>
<tr><th id="3747">3747</th><td>    DstReg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="3748">3748</th><td>    <a class="local col0 ref" href="#530SrcReg" title='SrcReg' data-ref="530SrcReg">SrcReg</a> = <a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3749">3749</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL18isIntRegForSubInstj" title='isIntRegForSubInst' data-use='c' data-ref="_ZL18isIntRegForSubInstj">isIntRegForSubInst</a>(<a class="local col9 ref" href="#529DstReg" title='DstReg' data-ref="529DstReg">DstReg</a>) &amp;&amp; <a class="tu ref" href="#_ZL18isIntRegForSubInstj" title='isIntRegForSubInst' data-use='c' data-ref="_ZL18isIntRegForSubInstj">isIntRegForSubInst</a>(<a class="local col0 ref" href="#530SrcReg" title='SrcReg' data-ref="530SrcReg">SrcReg</a>) &amp;&amp;</td></tr>
<tr><th id="3750">3750</th><td>        <a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>4</var>&gt;(<a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()))</td></tr>
<tr><th id="3751">3751</th><td>      <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_L1" title='llvm::HexagonII::SubInstructionGroup::HSIG_L1' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_L1">HSIG_L1</a>;</td></tr>
<tr><th id="3752">3752</th><td>    <b>break</b>;</td></tr>
<tr><th id="3753">3753</th><td>  <i>//</i></td></tr>
<tr><th id="3754">3754</th><td><i>  // Group L2:</i></td></tr>
<tr><th id="3755">3755</th><td><i>  //</i></td></tr>
<tr><th id="3756">3756</th><td><i>  // Rd = memh/memuh(Rs+#u3:1)</i></td></tr>
<tr><th id="3757">3757</th><td><i>  // Rd = memb(Rs+#u3:0)</i></td></tr>
<tr><th id="3758">3758</th><td><i>  // Rd = memw(r29+#u5:2) - Handled above.</i></td></tr>
<tr><th id="3759">3759</th><td><i>  // Rdd = memd(r29+#u5:3)</i></td></tr>
<tr><th id="3760">3760</th><td><i>  // deallocframe</i></td></tr>
<tr><th id="3761">3761</th><td><i>  // [if ([!]p0[.new])] dealloc_return</i></td></tr>
<tr><th id="3762">3762</th><td><i>  // [if ([!]p0[.new])] jumpr r31</i></td></tr>
<tr><th id="3763">3763</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadrh_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadrh_io</span>:</td></tr>
<tr><th id="3764">3764</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadruh_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadruh_io</span>:</td></tr>
<tr><th id="3765">3765</th><td>    <i>// Rd = memh/memuh(Rs+#u3:1)</i></td></tr>
<tr><th id="3766">3766</th><td>    DstReg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="3767">3767</th><td>    <a class="local col0 ref" href="#530SrcReg" title='SrcReg' data-ref="530SrcReg">SrcReg</a> = <a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3768">3768</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL18isIntRegForSubInstj" title='isIntRegForSubInst' data-use='c' data-ref="_ZL18isIntRegForSubInstj">isIntRegForSubInst</a>(<a class="local col9 ref" href="#529DstReg" title='DstReg' data-ref="529DstReg">DstReg</a>) &amp;&amp; <a class="tu ref" href="#_ZL18isIntRegForSubInstj" title='isIntRegForSubInst' data-use='c' data-ref="_ZL18isIntRegForSubInstj">isIntRegForSubInst</a>(<a class="local col0 ref" href="#530SrcReg" title='SrcReg' data-ref="530SrcReg">SrcReg</a>) &amp;&amp;</td></tr>
<tr><th id="3769">3769</th><td>        <a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp;</td></tr>
<tr><th id="3770">3770</th><td>        <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm13isShiftedUIntEm" title='llvm::isShiftedUInt' data-ref="_ZN4llvm13isShiftedUIntEm">isShiftedUInt</a>&lt;<var>3</var>,<var>1</var>&gt;(<a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()))</td></tr>
<tr><th id="3771">3771</th><td>      <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_L2" title='llvm::HexagonII::SubInstructionGroup::HSIG_L2' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_L2">HSIG_L2</a>;</td></tr>
<tr><th id="3772">3772</th><td>    <b>break</b>;</td></tr>
<tr><th id="3773">3773</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadrb_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadrb_io</span>:</td></tr>
<tr><th id="3774">3774</th><td>    <i>// Rd = memb(Rs+#u3:0)</i></td></tr>
<tr><th id="3775">3775</th><td>    DstReg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="3776">3776</th><td>    <a class="local col0 ref" href="#530SrcReg" title='SrcReg' data-ref="530SrcReg">SrcReg</a> = <a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3777">3777</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL18isIntRegForSubInstj" title='isIntRegForSubInst' data-use='c' data-ref="_ZL18isIntRegForSubInstj">isIntRegForSubInst</a>(<a class="local col9 ref" href="#529DstReg" title='DstReg' data-ref="529DstReg">DstReg</a>) &amp;&amp; <a class="tu ref" href="#_ZL18isIntRegForSubInstj" title='isIntRegForSubInst' data-use='c' data-ref="_ZL18isIntRegForSubInstj">isIntRegForSubInst</a>(<a class="local col0 ref" href="#530SrcReg" title='SrcReg' data-ref="530SrcReg">SrcReg</a>) &amp;&amp;</td></tr>
<tr><th id="3778">3778</th><td>        <a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp;</td></tr>
<tr><th id="3779">3779</th><td>        <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>3</var>&gt;(<a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()))</td></tr>
<tr><th id="3780">3780</th><td>      <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_L2" title='llvm::HexagonII::SubInstructionGroup::HSIG_L2' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_L2">HSIG_L2</a>;</td></tr>
<tr><th id="3781">3781</th><td>    <b>break</b>;</td></tr>
<tr><th id="3782">3782</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadrd_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadrd_io</span>:</td></tr>
<tr><th id="3783">3783</th><td>    <i>// Rdd = memd(r29+#u5:3)</i></td></tr>
<tr><th id="3784">3784</th><td>    DstReg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="3785">3785</th><td>    <a class="local col0 ref" href="#530SrcReg" title='SrcReg' data-ref="530SrcReg">SrcReg</a> = <a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3786">3786</th><td>    <b>if</b> (isDblRegForSubInst(DstReg, HRI) &amp;&amp;</td></tr>
<tr><th id="3787">3787</th><td>        Hexagon::<span class='error' title="no member named &apos;IntRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">IntRegsRegClass</span>.contains(SrcReg) &amp;&amp;</td></tr>
<tr><th id="3788">3788</th><td>        HRI.getStackRegister() == SrcReg &amp;&amp;</td></tr>
<tr><th id="3789">3789</th><td>        MI.getOperand(<var>2</var>).isImm() &amp;&amp;</td></tr>
<tr><th id="3790">3790</th><td>        isShiftedUInt&lt;<var>5</var>,<var>3</var>&gt;(MI.getOperand(<var>2</var>).getImm()))</td></tr>
<tr><th id="3791">3791</th><td>      <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_L2" title='llvm::HexagonII::SubInstructionGroup::HSIG_L2' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_L2">HSIG_L2</a>;</td></tr>
<tr><th id="3792">3792</th><td>    <b>break</b>;</td></tr>
<tr><th id="3793">3793</th><td>  <i>// dealloc_return is not documented in Hexagon Manual, but marked</i></td></tr>
<tr><th id="3794">3794</th><td><i>  // with A_SUBINSN attribute in iset_v4classic.py.</i></td></tr>
<tr><th id="3795">3795</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;RESTORE_DEALLOC_RET_JMP_V4&apos; in namespace &apos;llvm::Hexagon&apos;">RESTORE_DEALLOC_RET_JMP_V4</span>:</td></tr>
<tr><th id="3796">3796</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;RESTORE_DEALLOC_RET_JMP_V4_PIC&apos; in namespace &apos;llvm::Hexagon&apos;">RESTORE_DEALLOC_RET_JMP_V4_PIC</span>:</td></tr>
<tr><th id="3797">3797</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_return&apos; in namespace &apos;llvm::Hexagon&apos;">L4_return</span>:</td></tr>
<tr><th id="3798">3798</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_deallocframe&apos; in namespace &apos;llvm::Hexagon&apos;">L2_deallocframe</span>:</td></tr>
<tr><th id="3799">3799</th><td>    <b>return</b> HexagonII::HSIG_L2;</td></tr>
<tr><th id="3800">3800</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;EH_RETURN_JMPR&apos; in namespace &apos;llvm::Hexagon&apos;">EH_RETURN_JMPR</span>:</td></tr>
<tr><th id="3801">3801</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_jmpret&apos; in namespace &apos;llvm::Hexagon&apos;">PS_jmpret</span>:</td></tr>
<tr><th id="3802">3802</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;SL2_jumpr31&apos; in namespace &apos;llvm::Hexagon&apos;">SL2_jumpr31</span>:</td></tr>
<tr><th id="3803">3803</th><td>    <i>// jumpr r31</i></td></tr>
<tr><th id="3804">3804</th><td><i>    // Actual form JMPR implicit-def %pc, implicit %r31, implicit internal %r0</i></td></tr>
<tr><th id="3805">3805</th><td>    DstReg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="3806">3806</th><td>    <b>if</b> (Hexagon::<span class='error' title="no member named &apos;IntRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">IntRegsRegClass</span>.contains(DstReg) &amp;&amp; (Hexagon::<span class='error' title="no member named &apos;R31&apos; in namespace &apos;llvm::Hexagon&apos;">R31</span> == DstReg))</td></tr>
<tr><th id="3807">3807</th><td>      <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_L2" title='llvm::HexagonII::SubInstructionGroup::HSIG_L2' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_L2">HSIG_L2</a>;</td></tr>
<tr><th id="3808">3808</th><td>    <b>break</b>;</td></tr>
<tr><th id="3809">3809</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_jmprett&apos; in namespace &apos;llvm::Hexagon&apos;">PS_jmprett</span>:</td></tr>
<tr><th id="3810">3810</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_jmpretf&apos; in namespace &apos;llvm::Hexagon&apos;">PS_jmpretf</span>:</td></tr>
<tr><th id="3811">3811</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_jmprettnewpt&apos; in namespace &apos;llvm::Hexagon&apos;">PS_jmprettnewpt</span>:</td></tr>
<tr><th id="3812">3812</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_jmpretfnewpt&apos; in namespace &apos;llvm::Hexagon&apos;">PS_jmpretfnewpt</span>:</td></tr>
<tr><th id="3813">3813</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_jmprettnew&apos; in namespace &apos;llvm::Hexagon&apos;">PS_jmprettnew</span>:</td></tr>
<tr><th id="3814">3814</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_jmpretfnew&apos; in namespace &apos;llvm::Hexagon&apos;">PS_jmpretfnew</span>:</td></tr>
<tr><th id="3815">3815</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;SL2_jumpr31_t&apos; in namespace &apos;llvm::Hexagon&apos;">SL2_jumpr31_t</span>:</td></tr>
<tr><th id="3816">3816</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;SL2_jumpr31_f&apos; in namespace &apos;llvm::Hexagon&apos;">SL2_jumpr31_f</span>:</td></tr>
<tr><th id="3817">3817</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;SL2_jumpr31_tnew&apos; in namespace &apos;llvm::Hexagon&apos;">SL2_jumpr31_tnew</span>:</td></tr>
<tr><th id="3818">3818</th><td>    DstReg = MI.getOperand(<var>1</var>).getReg();</td></tr>
<tr><th id="3819">3819</th><td>    <a class="local col0 ref" href="#530SrcReg" title='SrcReg' data-ref="530SrcReg">SrcReg</a> = <a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3820">3820</th><td>    <i>// [if ([!]p0[.new])] jumpr r31</i></td></tr>
<tr><th id="3821">3821</th><td>    <b>if</b> ((Hexagon::<span class='error' title="no member named &apos;PredRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">PredRegsRegClass</span>.contains(SrcReg) &amp;&amp;</td></tr>
<tr><th id="3822">3822</th><td>        (Hexagon::<span class='error' title="no member named &apos;P0&apos; in namespace &apos;llvm::Hexagon&apos;">P0</span> == SrcReg)) &amp;&amp;</td></tr>
<tr><th id="3823">3823</th><td>        (Hexagon::<span class='error' title="no member named &apos;IntRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">IntRegsRegClass</span>.contains(DstReg) &amp;&amp; (Hexagon::<span class='error' title="no member named &apos;R31&apos; in namespace &apos;llvm::Hexagon&apos;">R31</span> == DstReg)))</td></tr>
<tr><th id="3824">3824</th><td>      <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_L2" title='llvm::HexagonII::SubInstructionGroup::HSIG_L2' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_L2">HSIG_L2</a>;</td></tr>
<tr><th id="3825">3825</th><td>    <b>break</b>;</td></tr>
<tr><th id="3826">3826</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_return_t&apos; in namespace &apos;llvm::Hexagon&apos;">L4_return_t</span>:</td></tr>
<tr><th id="3827">3827</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_return_f&apos; in namespace &apos;llvm::Hexagon&apos;">L4_return_f</span>:</td></tr>
<tr><th id="3828">3828</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_return_tnew_pnt&apos; in namespace &apos;llvm::Hexagon&apos;">L4_return_tnew_pnt</span>:</td></tr>
<tr><th id="3829">3829</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_return_fnew_pnt&apos; in namespace &apos;llvm::Hexagon&apos;">L4_return_fnew_pnt</span>:</td></tr>
<tr><th id="3830">3830</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_return_tnew_pt&apos; in namespace &apos;llvm::Hexagon&apos;">L4_return_tnew_pt</span>:</td></tr>
<tr><th id="3831">3831</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_return_fnew_pt&apos; in namespace &apos;llvm::Hexagon&apos;">L4_return_fnew_pt</span>:</td></tr>
<tr><th id="3832">3832</th><td>    <i>// [if ([!]p0[.new])] dealloc_return</i></td></tr>
<tr><th id="3833">3833</th><td>    SrcReg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="3834">3834</th><td>    <b>if</b> (Hexagon::<span class='error' title="no member named &apos;PredRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">PredRegsRegClass</span>.contains(SrcReg) &amp;&amp; (Hexagon::<span class='error' title="no member named &apos;P0&apos; in namespace &apos;llvm::Hexagon&apos;">P0</span> == SrcReg))</td></tr>
<tr><th id="3835">3835</th><td>      <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_L2" title='llvm::HexagonII::SubInstructionGroup::HSIG_L2' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_L2">HSIG_L2</a>;</td></tr>
<tr><th id="3836">3836</th><td>    <b>break</b>;</td></tr>
<tr><th id="3837">3837</th><td>  <i>//</i></td></tr>
<tr><th id="3838">3838</th><td><i>  // Group S1:</i></td></tr>
<tr><th id="3839">3839</th><td><i>  //</i></td></tr>
<tr><th id="3840">3840</th><td><i>  // memw(Rs+#u4:2) = Rt</i></td></tr>
<tr><th id="3841">3841</th><td><i>  // memb(Rs+#u4:0) = Rt</i></td></tr>
<tr><th id="3842">3842</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storeri_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storeri_io</span>:</td></tr>
<tr><th id="3843">3843</th><td>    <i>// Special case this one from Group S2.</i></td></tr>
<tr><th id="3844">3844</th><td><i>    // memw(r29+#u5:2) = Rt</i></td></tr>
<tr><th id="3845">3845</th><td>    Src1Reg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="3846">3846</th><td>    <a class="local col2 ref" href="#532Src2Reg" title='Src2Reg' data-ref="532Src2Reg">Src2Reg</a> = <a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3847">3847</th><td>    <b>if</b> (Hexagon::<span class='error' title="no member named &apos;IntRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">IntRegsRegClass</span>.contains(Src1Reg) &amp;&amp;</td></tr>
<tr><th id="3848">3848</th><td>        isIntRegForSubInst(Src2Reg) &amp;&amp;</td></tr>
<tr><th id="3849">3849</th><td>        HRI.getStackRegister() == Src1Reg &amp;&amp; MI.getOperand(<var>1</var>).isImm() &amp;&amp;</td></tr>
<tr><th id="3850">3850</th><td>        isShiftedUInt&lt;<var>5</var>,<var>2</var>&gt;(MI.getOperand(<var>1</var>).getImm()))</td></tr>
<tr><th id="3851">3851</th><td>      <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_S2" title='llvm::HexagonII::SubInstructionGroup::HSIG_S2' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_S2">HSIG_S2</a>;</td></tr>
<tr><th id="3852">3852</th><td>    <i>// memw(Rs+#u4:2) = Rt</i></td></tr>
<tr><th id="3853">3853</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL18isIntRegForSubInstj" title='isIntRegForSubInst' data-use='c' data-ref="_ZL18isIntRegForSubInstj">isIntRegForSubInst</a>(<a class="local col1 ref" href="#531Src1Reg" title='Src1Reg' data-ref="531Src1Reg">Src1Reg</a>) &amp;&amp; <a class="tu ref" href="#_ZL18isIntRegForSubInstj" title='isIntRegForSubInst' data-use='c' data-ref="_ZL18isIntRegForSubInstj">isIntRegForSubInst</a>(<a class="local col2 ref" href="#532Src2Reg" title='Src2Reg' data-ref="532Src2Reg">Src2Reg</a>) &amp;&amp;</td></tr>
<tr><th id="3854">3854</th><td>        <a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp;</td></tr>
<tr><th id="3855">3855</th><td>        <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm13isShiftedUIntEm" title='llvm::isShiftedUInt' data-ref="_ZN4llvm13isShiftedUIntEm">isShiftedUInt</a>&lt;<var>4</var>,<var>2</var>&gt;(<a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()))</td></tr>
<tr><th id="3856">3856</th><td>      <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_S1" title='llvm::HexagonII::SubInstructionGroup::HSIG_S1' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_S1">HSIG_S1</a>;</td></tr>
<tr><th id="3857">3857</th><td>    <b>break</b>;</td></tr>
<tr><th id="3858">3858</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storerb_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerb_io</span>:</td></tr>
<tr><th id="3859">3859</th><td>    <i>// memb(Rs+#u4:0) = Rt</i></td></tr>
<tr><th id="3860">3860</th><td>    Src1Reg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="3861">3861</th><td>    <a class="local col2 ref" href="#532Src2Reg" title='Src2Reg' data-ref="532Src2Reg">Src2Reg</a> = <a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3862">3862</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL18isIntRegForSubInstj" title='isIntRegForSubInst' data-use='c' data-ref="_ZL18isIntRegForSubInstj">isIntRegForSubInst</a>(<a class="local col1 ref" href="#531Src1Reg" title='Src1Reg' data-ref="531Src1Reg">Src1Reg</a>) &amp;&amp; <a class="tu ref" href="#_ZL18isIntRegForSubInstj" title='isIntRegForSubInst' data-use='c' data-ref="_ZL18isIntRegForSubInstj">isIntRegForSubInst</a>(<a class="local col2 ref" href="#532Src2Reg" title='Src2Reg' data-ref="532Src2Reg">Src2Reg</a>) &amp;&amp;</td></tr>
<tr><th id="3863">3863</th><td>        <a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>4</var>&gt;(<a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()))</td></tr>
<tr><th id="3864">3864</th><td>      <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_S1" title='llvm::HexagonII::SubInstructionGroup::HSIG_S1' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_S1">HSIG_S1</a>;</td></tr>
<tr><th id="3865">3865</th><td>    <b>break</b>;</td></tr>
<tr><th id="3866">3866</th><td>  <i>//</i></td></tr>
<tr><th id="3867">3867</th><td><i>  // Group S2:</i></td></tr>
<tr><th id="3868">3868</th><td><i>  //</i></td></tr>
<tr><th id="3869">3869</th><td><i>  // memh(Rs+#u3:1) = Rt</i></td></tr>
<tr><th id="3870">3870</th><td><i>  // memw(r29+#u5:2) = Rt</i></td></tr>
<tr><th id="3871">3871</th><td><i>  // memd(r29+#s6:3) = Rtt</i></td></tr>
<tr><th id="3872">3872</th><td><i>  // memw(Rs+#u4:2) = #U1</i></td></tr>
<tr><th id="3873">3873</th><td><i>  // memb(Rs+#u4) = #U1</i></td></tr>
<tr><th id="3874">3874</th><td><i>  // allocframe(#u5:3)</i></td></tr>
<tr><th id="3875">3875</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storerh_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerh_io</span>:</td></tr>
<tr><th id="3876">3876</th><td>    <i>// memh(Rs+#u3:1) = Rt</i></td></tr>
<tr><th id="3877">3877</th><td>    Src1Reg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="3878">3878</th><td>    <a class="local col2 ref" href="#532Src2Reg" title='Src2Reg' data-ref="532Src2Reg">Src2Reg</a> = <a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3879">3879</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL18isIntRegForSubInstj" title='isIntRegForSubInst' data-use='c' data-ref="_ZL18isIntRegForSubInstj">isIntRegForSubInst</a>(<a class="local col1 ref" href="#531Src1Reg" title='Src1Reg' data-ref="531Src1Reg">Src1Reg</a>) &amp;&amp; <a class="tu ref" href="#_ZL18isIntRegForSubInstj" title='isIntRegForSubInst' data-use='c' data-ref="_ZL18isIntRegForSubInstj">isIntRegForSubInst</a>(<a class="local col2 ref" href="#532Src2Reg" title='Src2Reg' data-ref="532Src2Reg">Src2Reg</a>) &amp;&amp;</td></tr>
<tr><th id="3880">3880</th><td>        <a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp;</td></tr>
<tr><th id="3881">3881</th><td>        <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm13isShiftedUIntEm" title='llvm::isShiftedUInt' data-ref="_ZN4llvm13isShiftedUIntEm">isShiftedUInt</a>&lt;<var>3</var>,<var>1</var>&gt;(<a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()))</td></tr>
<tr><th id="3882">3882</th><td>      <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_S1" title='llvm::HexagonII::SubInstructionGroup::HSIG_S1' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_S1">HSIG_S1</a>;</td></tr>
<tr><th id="3883">3883</th><td>    <b>break</b>;</td></tr>
<tr><th id="3884">3884</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storerd_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerd_io</span>:</td></tr>
<tr><th id="3885">3885</th><td>    <i>// memd(r29+#s6:3) = Rtt</i></td></tr>
<tr><th id="3886">3886</th><td>    Src1Reg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="3887">3887</th><td>    <a class="local col2 ref" href="#532Src2Reg" title='Src2Reg' data-ref="532Src2Reg">Src2Reg</a> = <a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3888">3888</th><td>    <b>if</b> (isDblRegForSubInst(Src2Reg, HRI) &amp;&amp;</td></tr>
<tr><th id="3889">3889</th><td>        Hexagon::<span class='error' title="no member named &apos;IntRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">IntRegsRegClass</span>.contains(Src1Reg) &amp;&amp;</td></tr>
<tr><th id="3890">3890</th><td>        HRI.getStackRegister() == Src1Reg &amp;&amp; MI.getOperand(<var>1</var>).isImm() &amp;&amp;</td></tr>
<tr><th id="3891">3891</th><td>        isShiftedInt&lt;<var>6</var>,<var>3</var>&gt;(MI.getOperand(<var>1</var>).getImm()))</td></tr>
<tr><th id="3892">3892</th><td>      <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_S2" title='llvm::HexagonII::SubInstructionGroup::HSIG_S2' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_S2">HSIG_S2</a>;</td></tr>
<tr><th id="3893">3893</th><td>    <b>break</b>;</td></tr>
<tr><th id="3894">3894</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S4_storeiri_io&apos; in namespace &apos;llvm::Hexagon&apos;">S4_storeiri_io</span>:</td></tr>
<tr><th id="3895">3895</th><td>    <i>// memw(Rs+#u4:2) = #U1</i></td></tr>
<tr><th id="3896">3896</th><td>    Src1Reg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="3897">3897</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL18isIntRegForSubInstj" title='isIntRegForSubInst' data-use='c' data-ref="_ZL18isIntRegForSubInstj">isIntRegForSubInst</a>(<a class="local col1 ref" href="#531Src1Reg" title='Src1Reg' data-ref="531Src1Reg">Src1Reg</a>) &amp;&amp; <a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp;</td></tr>
<tr><th id="3898">3898</th><td>        <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm13isShiftedUIntEm" title='llvm::isShiftedUInt' data-ref="_ZN4llvm13isShiftedUIntEm">isShiftedUInt</a>&lt;<var>4</var>,<var>2</var>&gt;(<a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) &amp;&amp;</td></tr>
<tr><th id="3899">3899</th><td>        <a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>1</var>&gt;(<a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()))</td></tr>
<tr><th id="3900">3900</th><td>      <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_S2" title='llvm::HexagonII::SubInstructionGroup::HSIG_S2' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_S2">HSIG_S2</a>;</td></tr>
<tr><th id="3901">3901</th><td>    <b>break</b>;</td></tr>
<tr><th id="3902">3902</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S4_storeirb_io&apos; in namespace &apos;llvm::Hexagon&apos;">S4_storeirb_io</span>:</td></tr>
<tr><th id="3903">3903</th><td>    <i>// memb(Rs+#u4) = #U1</i></td></tr>
<tr><th id="3904">3904</th><td>    Src1Reg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="3905">3905</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL18isIntRegForSubInstj" title='isIntRegForSubInst' data-use='c' data-ref="_ZL18isIntRegForSubInstj">isIntRegForSubInst</a>(<a class="local col1 ref" href="#531Src1Reg" title='Src1Reg' data-ref="531Src1Reg">Src1Reg</a>) &amp;&amp;</td></tr>
<tr><th id="3906">3906</th><td>        <a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>4</var>&gt;(<a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) &amp;&amp;</td></tr>
<tr><th id="3907">3907</th><td>        <a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>1</var>&gt;(<a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()))</td></tr>
<tr><th id="3908">3908</th><td>      <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_S2" title='llvm::HexagonII::SubInstructionGroup::HSIG_S2' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_S2">HSIG_S2</a>;</td></tr>
<tr><th id="3909">3909</th><td>    <b>break</b>;</td></tr>
<tr><th id="3910">3910</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_allocframe&apos; in namespace &apos;llvm::Hexagon&apos;">S2_allocframe</span>:</td></tr>
<tr><th id="3911">3911</th><td>    <b>if</b> (MI.getOperand(<var>2</var>).isImm() &amp;&amp;</td></tr>
<tr><th id="3912">3912</th><td>        isShiftedUInt&lt;<var>5</var>,<var>3</var>&gt;(MI.getOperand(<var>2</var>).getImm()))</td></tr>
<tr><th id="3913">3913</th><td>      <b>return</b> HexagonII::HSIG_S1;</td></tr>
<tr><th id="3914">3914</th><td>    <b>break</b>;</td></tr>
<tr><th id="3915">3915</th><td>  <i>//</i></td></tr>
<tr><th id="3916">3916</th><td><i>  // Group A:</i></td></tr>
<tr><th id="3917">3917</th><td><i>  //</i></td></tr>
<tr><th id="3918">3918</th><td><i>  // Rx = add(Rx,#s7)</i></td></tr>
<tr><th id="3919">3919</th><td><i>  // Rd = Rs</i></td></tr>
<tr><th id="3920">3920</th><td><i>  // Rd = #u6</i></td></tr>
<tr><th id="3921">3921</th><td><i>  // Rd = #-1</i></td></tr>
<tr><th id="3922">3922</th><td><i>  // if ([!]P0[.new]) Rd = #0</i></td></tr>
<tr><th id="3923">3923</th><td><i>  // Rd = add(r29,#u6:2)</i></td></tr>
<tr><th id="3924">3924</th><td><i>  // Rx = add(Rx,Rs)</i></td></tr>
<tr><th id="3925">3925</th><td><i>  // P0 = cmp.eq(Rs,#u2)</i></td></tr>
<tr><th id="3926">3926</th><td><i>  // Rdd = combine(#0,Rs)</i></td></tr>
<tr><th id="3927">3927</th><td><i>  // Rdd = combine(Rs,#0)</i></td></tr>
<tr><th id="3928">3928</th><td><i>  // Rdd = combine(#u2,#U2)</i></td></tr>
<tr><th id="3929">3929</th><td><i>  // Rd = add(Rs,#1)</i></td></tr>
<tr><th id="3930">3930</th><td><i>  // Rd = add(Rs,#-1)</i></td></tr>
<tr><th id="3931">3931</th><td><i>  // Rd = sxth/sxtb/zxtb/zxth(Rs)</i></td></tr>
<tr><th id="3932">3932</th><td><i>  // Rd = and(Rs,#1)</i></td></tr>
<tr><th id="3933">3933</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_addi&apos; in namespace &apos;llvm::Hexagon&apos;">A2_addi</span>:</td></tr>
<tr><th id="3934">3934</th><td>    DstReg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="3935">3935</th><td>    <a class="local col0 ref" href="#530SrcReg" title='SrcReg' data-ref="530SrcReg">SrcReg</a> = <a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3936">3936</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL18isIntRegForSubInstj" title='isIntRegForSubInst' data-use='c' data-ref="_ZL18isIntRegForSubInstj">isIntRegForSubInst</a>(<a class="local col9 ref" href="#529DstReg" title='DstReg' data-ref="529DstReg">DstReg</a>)) {</td></tr>
<tr><th id="3937">3937</th><td>      <i>// Rd = add(r29,#u6:2)</i></td></tr>
<tr><th id="3938">3938</th><td>      <b>if</b> (Hexagon::<span class='error' title="no member named &apos;IntRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">IntRegsRegClass</span>.contains(SrcReg) &amp;&amp;</td></tr>
<tr><th id="3939">3939</th><td>        HRI.getStackRegister() == SrcReg &amp;&amp; MI.getOperand(<var>2</var>).isImm() &amp;&amp;</td></tr>
<tr><th id="3940">3940</th><td>        isShiftedUInt&lt;<var>6</var>,<var>2</var>&gt;(MI.getOperand(<var>2</var>).getImm()))</td></tr>
<tr><th id="3941">3941</th><td>        <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_A" title='llvm::HexagonII::SubInstructionGroup::HSIG_A' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_A">HSIG_A</a>;</td></tr>
<tr><th id="3942">3942</th><td>      <i>// Rx = add(Rx,#s7)</i></td></tr>
<tr><th id="3943">3943</th><td>      <b>if</b> ((<a class="local col9 ref" href="#529DstReg" title='DstReg' data-ref="529DstReg">DstReg</a> == <a class="local col0 ref" href="#530SrcReg" title='SrcReg' data-ref="530SrcReg">SrcReg</a>) &amp;&amp; <a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp;</td></tr>
<tr><th id="3944">3944</th><td>          <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>7</var>&gt;(<a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()))</td></tr>
<tr><th id="3945">3945</th><td>        <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_A" title='llvm::HexagonII::SubInstructionGroup::HSIG_A' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_A">HSIG_A</a>;</td></tr>
<tr><th id="3946">3946</th><td>      <i>// Rd = add(Rs,#1)</i></td></tr>
<tr><th id="3947">3947</th><td><i>      // Rd = add(Rs,#-1)</i></td></tr>
<tr><th id="3948">3948</th><td>      <b>if</b> (<a class="tu ref" href="#_ZL18isIntRegForSubInstj" title='isIntRegForSubInst' data-use='c' data-ref="_ZL18isIntRegForSubInstj">isIntRegForSubInst</a>(<a class="local col0 ref" href="#530SrcReg" title='SrcReg' data-ref="530SrcReg">SrcReg</a>) &amp;&amp; <a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp;</td></tr>
<tr><th id="3949">3949</th><td>          ((<a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>1</var>) ||</td></tr>
<tr><th id="3950">3950</th><td>          (<a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == -<var>1</var>)))</td></tr>
<tr><th id="3951">3951</th><td>        <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_A" title='llvm::HexagonII::SubInstructionGroup::HSIG_A' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_A">HSIG_A</a>;</td></tr>
<tr><th id="3952">3952</th><td>    }</td></tr>
<tr><th id="3953">3953</th><td>    <b>break</b>;</td></tr>
<tr><th id="3954">3954</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_add&apos; in namespace &apos;llvm::Hexagon&apos;">A2_add</span>:</td></tr>
<tr><th id="3955">3955</th><td>    <i>// Rx = add(Rx,Rs)</i></td></tr>
<tr><th id="3956">3956</th><td>    DstReg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="3957">3957</th><td>    <a class="local col1 ref" href="#531Src1Reg" title='Src1Reg' data-ref="531Src1Reg">Src1Reg</a> = <a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3958">3958</th><td>    <a class="local col2 ref" href="#532Src2Reg" title='Src2Reg' data-ref="532Src2Reg">Src2Reg</a> = <a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3959">3959</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL18isIntRegForSubInstj" title='isIntRegForSubInst' data-use='c' data-ref="_ZL18isIntRegForSubInstj">isIntRegForSubInst</a>(<a class="local col9 ref" href="#529DstReg" title='DstReg' data-ref="529DstReg">DstReg</a>) &amp;&amp; (<a class="local col9 ref" href="#529DstReg" title='DstReg' data-ref="529DstReg">DstReg</a> == <a class="local col1 ref" href="#531Src1Reg" title='Src1Reg' data-ref="531Src1Reg">Src1Reg</a>) &amp;&amp;</td></tr>
<tr><th id="3960">3960</th><td>        <a class="tu ref" href="#_ZL18isIntRegForSubInstj" title='isIntRegForSubInst' data-use='c' data-ref="_ZL18isIntRegForSubInstj">isIntRegForSubInst</a>(<a class="local col2 ref" href="#532Src2Reg" title='Src2Reg' data-ref="532Src2Reg">Src2Reg</a>))</td></tr>
<tr><th id="3961">3961</th><td>      <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_A" title='llvm::HexagonII::SubInstructionGroup::HSIG_A' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_A">HSIG_A</a>;</td></tr>
<tr><th id="3962">3962</th><td>    <b>break</b>;</td></tr>
<tr><th id="3963">3963</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_andir&apos; in namespace &apos;llvm::Hexagon&apos;">A2_andir</span>:</td></tr>
<tr><th id="3964">3964</th><td>    <i>// Same as zxtb.</i></td></tr>
<tr><th id="3965">3965</th><td><i>    // Rd16=and(Rs16,#255)</i></td></tr>
<tr><th id="3966">3966</th><td><i>    // Rd16=and(Rs16,#1)</i></td></tr>
<tr><th id="3967">3967</th><td>    DstReg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="3968">3968</th><td>    <a class="local col0 ref" href="#530SrcReg" title='SrcReg' data-ref="530SrcReg">SrcReg</a> = <a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3969">3969</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL18isIntRegForSubInstj" title='isIntRegForSubInst' data-use='c' data-ref="_ZL18isIntRegForSubInstj">isIntRegForSubInst</a>(<a class="local col9 ref" href="#529DstReg" title='DstReg' data-ref="529DstReg">DstReg</a>) &amp;&amp; <a class="tu ref" href="#_ZL18isIntRegForSubInstj" title='isIntRegForSubInst' data-use='c' data-ref="_ZL18isIntRegForSubInstj">isIntRegForSubInst</a>(<a class="local col0 ref" href="#530SrcReg" title='SrcReg' data-ref="530SrcReg">SrcReg</a>) &amp;&amp;</td></tr>
<tr><th id="3970">3970</th><td>        <a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp;</td></tr>
<tr><th id="3971">3971</th><td>        ((<a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>1</var>) ||</td></tr>
<tr><th id="3972">3972</th><td>        (<a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>255</var>)))</td></tr>
<tr><th id="3973">3973</th><td>      <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_A" title='llvm::HexagonII::SubInstructionGroup::HSIG_A' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_A">HSIG_A</a>;</td></tr>
<tr><th id="3974">3974</th><td>    <b>break</b>;</td></tr>
<tr><th id="3975">3975</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_tfr&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfr</span>:</td></tr>
<tr><th id="3976">3976</th><td>    <i>// Rd = Rs</i></td></tr>
<tr><th id="3977">3977</th><td>    DstReg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="3978">3978</th><td>    <a class="local col0 ref" href="#530SrcReg" title='SrcReg' data-ref="530SrcReg">SrcReg</a> = <a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3979">3979</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL18isIntRegForSubInstj" title='isIntRegForSubInst' data-use='c' data-ref="_ZL18isIntRegForSubInstj">isIntRegForSubInst</a>(<a class="local col9 ref" href="#529DstReg" title='DstReg' data-ref="529DstReg">DstReg</a>) &amp;&amp; <a class="tu ref" href="#_ZL18isIntRegForSubInstj" title='isIntRegForSubInst' data-use='c' data-ref="_ZL18isIntRegForSubInstj">isIntRegForSubInst</a>(<a class="local col0 ref" href="#530SrcReg" title='SrcReg' data-ref="530SrcReg">SrcReg</a>))</td></tr>
<tr><th id="3980">3980</th><td>      <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_A" title='llvm::HexagonII::SubInstructionGroup::HSIG_A' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_A">HSIG_A</a>;</td></tr>
<tr><th id="3981">3981</th><td>    <b>break</b>;</td></tr>
<tr><th id="3982">3982</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_tfrsi&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrsi</span>:</td></tr>
<tr><th id="3983">3983</th><td>    <i>// Rd = #u6</i></td></tr>
<tr><th id="3984">3984</th><td><i>    // Do not test for #u6 size since the const is getting extended</i></td></tr>
<tr><th id="3985">3985</th><td><i>    // regardless and compound could be formed.</i></td></tr>
<tr><th id="3986">3986</th><td><i>    // Rd = #-1</i></td></tr>
<tr><th id="3987">3987</th><td>    DstReg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="3988">3988</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL18isIntRegForSubInstj" title='isIntRegForSubInst' data-use='c' data-ref="_ZL18isIntRegForSubInstj">isIntRegForSubInst</a>(<a class="local col9 ref" href="#529DstReg" title='DstReg' data-ref="529DstReg">DstReg</a>))</td></tr>
<tr><th id="3989">3989</th><td>      <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_A" title='llvm::HexagonII::SubInstructionGroup::HSIG_A' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_A">HSIG_A</a>;</td></tr>
<tr><th id="3990">3990</th><td>    <b>break</b>;</td></tr>
<tr><th id="3991">3991</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmoveit&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmoveit</span>:</td></tr>
<tr><th id="3992">3992</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmovenewit&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmovenewit</span>:</td></tr>
<tr><th id="3993">3993</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmoveif&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmoveif</span>:</td></tr>
<tr><th id="3994">3994</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmovenewif&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmovenewif</span>:</td></tr>
<tr><th id="3995">3995</th><td>    <i>// if ([!]P0[.new]) Rd = #0</i></td></tr>
<tr><th id="3996">3996</th><td><i>    // Actual form:</i></td></tr>
<tr><th id="3997">3997</th><td><i>    // %r16 = C2_cmovenewit internal %p0, 0, implicit undef %r16;</i></td></tr>
<tr><th id="3998">3998</th><td>    DstReg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="3999">3999</th><td>    <a class="local col0 ref" href="#530SrcReg" title='SrcReg' data-ref="530SrcReg">SrcReg</a> = <a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4000">4000</th><td>    <b>if</b> (isIntRegForSubInst(DstReg) &amp;&amp;</td></tr>
<tr><th id="4001">4001</th><td>        Hexagon::<span class='error' title="no member named &apos;PredRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">PredRegsRegClass</span>.contains(SrcReg) &amp;&amp; Hexagon::<span class='error' title="no member named &apos;P0&apos; in namespace &apos;llvm::Hexagon&apos;">P0</span> == SrcReg &amp;&amp;</td></tr>
<tr><th id="4002">4002</th><td>        MI.getOperand(<var>2</var>).isImm() &amp;&amp; MI.getOperand(<var>2</var>).getImm() == <var>0</var>)</td></tr>
<tr><th id="4003">4003</th><td>      <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_A" title='llvm::HexagonII::SubInstructionGroup::HSIG_A' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_A">HSIG_A</a>;</td></tr>
<tr><th id="4004">4004</th><td>    <b>break</b>;</td></tr>
<tr><th id="4005">4005</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmpeqi&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmpeqi</span>:</td></tr>
<tr><th id="4006">4006</th><td>    <i>// P0 = cmp.eq(Rs,#u2)</i></td></tr>
<tr><th id="4007">4007</th><td>    DstReg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="4008">4008</th><td>    <a class="local col0 ref" href="#530SrcReg" title='SrcReg' data-ref="530SrcReg">SrcReg</a> = <a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4009">4009</th><td>    <b>if</b> (Hexagon::<span class='error' title="no member named &apos;PredRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">PredRegsRegClass</span>.contains(DstReg) &amp;&amp;</td></tr>
<tr><th id="4010">4010</th><td>        Hexagon::<span class='error' title="no member named &apos;P0&apos; in namespace &apos;llvm::Hexagon&apos;">P0</span> == DstReg &amp;&amp; isIntRegForSubInst(SrcReg) &amp;&amp;</td></tr>
<tr><th id="4011">4011</th><td>        MI.getOperand(<var>2</var>).isImm() &amp;&amp; isUInt&lt;<var>2</var>&gt;(MI.getOperand(<var>2</var>).getImm()))</td></tr>
<tr><th id="4012">4012</th><td>      <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_A" title='llvm::HexagonII::SubInstructionGroup::HSIG_A' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_A">HSIG_A</a>;</td></tr>
<tr><th id="4013">4013</th><td>    <b>break</b>;</td></tr>
<tr><th id="4014">4014</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_combineii&apos; in namespace &apos;llvm::Hexagon&apos;">A2_combineii</span>:</td></tr>
<tr><th id="4015">4015</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_combineii&apos; in namespace &apos;llvm::Hexagon&apos;">A4_combineii</span>:</td></tr>
<tr><th id="4016">4016</th><td>    <i>// Rdd = combine(#u2,#U2)</i></td></tr>
<tr><th id="4017">4017</th><td>    DstReg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="4018">4018</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL18isDblRegForSubInstjRKN4llvm19HexagonRegisterInfoE" title='isDblRegForSubInst' data-use='c' data-ref="_ZL18isDblRegForSubInstjRKN4llvm19HexagonRegisterInfoE">isDblRegForSubInst</a>(<a class="local col9 ref" href="#529DstReg" title='DstReg' data-ref="529DstReg">DstReg</a>, <a class="local col3 ref" href="#533HRI" title='HRI' data-ref="533HRI">HRI</a>) &amp;&amp;</td></tr>
<tr><th id="4019">4019</th><td>        ((<a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>2</var>&gt;(<a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())) ||</td></tr>
<tr><th id="4020">4020</th><td>        (<a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8isGlobalEv" title='llvm::MachineOperand::isGlobal' data-ref="_ZNK4llvm14MachineOperand8isGlobalEv">isGlobal</a>() &amp;&amp;</td></tr>
<tr><th id="4021">4021</th><td>        <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>2</var>&gt;(<a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getOffsetEv" title='llvm::MachineOperand::getOffset' data-ref="_ZNK4llvm14MachineOperand9getOffsetEv">getOffset</a>()))) &amp;&amp;</td></tr>
<tr><th id="4022">4022</th><td>        ((<a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>2</var>&gt;(<a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())) ||</td></tr>
<tr><th id="4023">4023</th><td>        (<a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8isGlobalEv" title='llvm::MachineOperand::isGlobal' data-ref="_ZNK4llvm14MachineOperand8isGlobalEv">isGlobal</a>() &amp;&amp;</td></tr>
<tr><th id="4024">4024</th><td>        <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>2</var>&gt;(<a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getOffsetEv" title='llvm::MachineOperand::getOffset' data-ref="_ZNK4llvm14MachineOperand9getOffsetEv">getOffset</a>()))))</td></tr>
<tr><th id="4025">4025</th><td>      <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_A" title='llvm::HexagonII::SubInstructionGroup::HSIG_A' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_A">HSIG_A</a>;</td></tr>
<tr><th id="4026">4026</th><td>    <b>break</b>;</td></tr>
<tr><th id="4027">4027</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_combineri&apos; in namespace &apos;llvm::Hexagon&apos;">A4_combineri</span>:</td></tr>
<tr><th id="4028">4028</th><td>    <i>// Rdd = combine(Rs,#0)</i></td></tr>
<tr><th id="4029">4029</th><td>    DstReg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="4030">4030</th><td>    <a class="local col0 ref" href="#530SrcReg" title='SrcReg' data-ref="530SrcReg">SrcReg</a> = <a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4031">4031</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL18isDblRegForSubInstjRKN4llvm19HexagonRegisterInfoE" title='isDblRegForSubInst' data-use='c' data-ref="_ZL18isDblRegForSubInstjRKN4llvm19HexagonRegisterInfoE">isDblRegForSubInst</a>(<a class="local col9 ref" href="#529DstReg" title='DstReg' data-ref="529DstReg">DstReg</a>, <a class="local col3 ref" href="#533HRI" title='HRI' data-ref="533HRI">HRI</a>) &amp;&amp; <a class="tu ref" href="#_ZL18isIntRegForSubInstj" title='isIntRegForSubInst' data-use='c' data-ref="_ZL18isIntRegForSubInstj">isIntRegForSubInst</a>(<a class="local col0 ref" href="#530SrcReg" title='SrcReg' data-ref="530SrcReg">SrcReg</a>) &amp;&amp;</td></tr>
<tr><th id="4032">4032</th><td>        ((<a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; <a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0</var>) ||</td></tr>
<tr><th id="4033">4033</th><td>        (<a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8isGlobalEv" title='llvm::MachineOperand::isGlobal' data-ref="_ZNK4llvm14MachineOperand8isGlobalEv">isGlobal</a>() &amp;&amp; <a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getOffsetEv" title='llvm::MachineOperand::getOffset' data-ref="_ZNK4llvm14MachineOperand9getOffsetEv">getOffset</a>() == <var>0</var>)))</td></tr>
<tr><th id="4034">4034</th><td>      <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_A" title='llvm::HexagonII::SubInstructionGroup::HSIG_A' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_A">HSIG_A</a>;</td></tr>
<tr><th id="4035">4035</th><td>    <b>break</b>;</td></tr>
<tr><th id="4036">4036</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_combineir&apos; in namespace &apos;llvm::Hexagon&apos;">A4_combineir</span>:</td></tr>
<tr><th id="4037">4037</th><td>    <i>// Rdd = combine(#0,Rs)</i></td></tr>
<tr><th id="4038">4038</th><td>    DstReg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="4039">4039</th><td>    <a class="local col0 ref" href="#530SrcReg" title='SrcReg' data-ref="530SrcReg">SrcReg</a> = <a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4040">4040</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL18isDblRegForSubInstjRKN4llvm19HexagonRegisterInfoE" title='isDblRegForSubInst' data-use='c' data-ref="_ZL18isDblRegForSubInstjRKN4llvm19HexagonRegisterInfoE">isDblRegForSubInst</a>(<a class="local col9 ref" href="#529DstReg" title='DstReg' data-ref="529DstReg">DstReg</a>, <a class="local col3 ref" href="#533HRI" title='HRI' data-ref="533HRI">HRI</a>) &amp;&amp; <a class="tu ref" href="#_ZL18isIntRegForSubInstj" title='isIntRegForSubInst' data-use='c' data-ref="_ZL18isIntRegForSubInstj">isIntRegForSubInst</a>(<a class="local col0 ref" href="#530SrcReg" title='SrcReg' data-ref="530SrcReg">SrcReg</a>) &amp;&amp;</td></tr>
<tr><th id="4041">4041</th><td>        ((<a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; <a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0</var>) ||</td></tr>
<tr><th id="4042">4042</th><td>        (<a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8isGlobalEv" title='llvm::MachineOperand::isGlobal' data-ref="_ZNK4llvm14MachineOperand8isGlobalEv">isGlobal</a>() &amp;&amp; <a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getOffsetEv" title='llvm::MachineOperand::getOffset' data-ref="_ZNK4llvm14MachineOperand9getOffsetEv">getOffset</a>() == <var>0</var>)))</td></tr>
<tr><th id="4043">4043</th><td>      <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_A" title='llvm::HexagonII::SubInstructionGroup::HSIG_A' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_A">HSIG_A</a>;</td></tr>
<tr><th id="4044">4044</th><td>    <b>break</b>;</td></tr>
<tr><th id="4045">4045</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_sxtb&apos; in namespace &apos;llvm::Hexagon&apos;">A2_sxtb</span>:</td></tr>
<tr><th id="4046">4046</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_sxth&apos; in namespace &apos;llvm::Hexagon&apos;">A2_sxth</span>:</td></tr>
<tr><th id="4047">4047</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_zxtb&apos; in namespace &apos;llvm::Hexagon&apos;">A2_zxtb</span>:</td></tr>
<tr><th id="4048">4048</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_zxth&apos; in namespace &apos;llvm::Hexagon&apos;">A2_zxth</span>:</td></tr>
<tr><th id="4049">4049</th><td>    <i>// Rd = sxth/sxtb/zxtb/zxth(Rs)</i></td></tr>
<tr><th id="4050">4050</th><td>    DstReg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="4051">4051</th><td>    <a class="local col0 ref" href="#530SrcReg" title='SrcReg' data-ref="530SrcReg">SrcReg</a> = <a class="local col8 ref" href="#528MI" title='MI' data-ref="528MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4052">4052</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL18isIntRegForSubInstj" title='isIntRegForSubInst' data-use='c' data-ref="_ZL18isIntRegForSubInstj">isIntRegForSubInst</a>(<a class="local col9 ref" href="#529DstReg" title='DstReg' data-ref="529DstReg">DstReg</a>) &amp;&amp; <a class="tu ref" href="#_ZL18isIntRegForSubInstj" title='isIntRegForSubInst' data-use='c' data-ref="_ZL18isIntRegForSubInstj">isIntRegForSubInst</a>(<a class="local col0 ref" href="#530SrcReg" title='SrcReg' data-ref="530SrcReg">SrcReg</a>))</td></tr>
<tr><th id="4053">4053</th><td>      <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_A" title='llvm::HexagonII::SubInstructionGroup::HSIG_A' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_A">HSIG_A</a>;</td></tr>
<tr><th id="4054">4054</th><td>    <b>break</b>;</td></tr>
<tr><th id="4055">4055</th><td>  }</td></tr>
<tr><th id="4056">4056</th><td></td></tr>
<tr><th id="4057">4057</th><td>  <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_None" title='llvm::HexagonII::SubInstructionGroup::HSIG_None' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_None">HSIG_None</a>;</td></tr>
<tr><th id="4058">4058</th><td>}</td></tr>
<tr><th id="4059">4059</th><td></td></tr>
<tr><th id="4060">4060</th><td><em>short</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo20getEquivalentHWInstrERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getEquivalentHWInstr' data-ref="_ZNK4llvm16HexagonInstrInfo20getEquivalentHWInstrERKNS_12MachineInstrE">getEquivalentHWInstr</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="534MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="534MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="4061">4061</th><td>  <b>return</b> Hexagon::<span class='error' title="no member named &apos;getRealHWInstr&apos; in namespace &apos;llvm::Hexagon&apos;">getRealHWInstr</span>(MI.getOpcode(), Hexagon::<span class='error' title="no member named &apos;InstrType_Real&apos; in namespace &apos;llvm::Hexagon&apos;">InstrType_Real</span>);</td></tr>
<tr><th id="4062">4062</th><td>}</td></tr>
<tr><th id="4063">4063</th><td></td></tr>
<tr><th id="4064">4064</th><td><em>unsigned</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo26getInstrTimingClassLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getInstrTimingClassLatency' data-ref="_ZNK4llvm16HexagonInstrInfo26getInstrTimingClassLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrE">getInstrTimingClassLatency</dfn>(</td></tr>
<tr><th id="4065">4065</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col5 decl" id="535ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="535ItinData">ItinData</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="536MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="536MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="4066">4066</th><td>  <i>// Default to one cycle for no itinerary. However, an "empty" itinerary may</i></td></tr>
<tr><th id="4067">4067</th><td><i>  // still have a MinLatency property, which getStageLatency checks.</i></td></tr>
<tr><th id="4068">4068</th><td>  <b>if</b> (!<a class="local col5 ref" href="#535ItinData" title='ItinData' data-ref="535ItinData">ItinData</a>)</td></tr>
<tr><th id="4069">4069</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16HexagonInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj" title='llvm::HexagonInstrInfo::getInstrLatency' data-ref="_ZNK4llvm16HexagonInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj">getInstrLatency</a>(<a class="local col5 ref" href="#535ItinData" title='ItinData' data-ref="535ItinData">ItinData</a>, <a class="local col6 ref" href="#536MI" title='MI' data-ref="536MI">MI</a>);</td></tr>
<tr><th id="4070">4070</th><td></td></tr>
<tr><th id="4071">4071</th><td>  <b>if</b> (<a class="local col6 ref" href="#536MI" title='MI' data-ref="536MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isTransientEv" title='llvm::MachineInstr::isTransient' data-ref="_ZNK4llvm12MachineInstr11isTransientEv">isTransient</a>())</td></tr>
<tr><th id="4072">4072</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="4073">4073</th><td>  <b>return</b> <a class="local col5 ref" href="#535ItinData" title='ItinData' data-ref="535ItinData">ItinData</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData15getStageLatencyEj" title='llvm::InstrItineraryData::getStageLatency' data-ref="_ZNK4llvm18InstrItineraryData15getStageLatencyEj">getStageLatency</a>(<a class="local col6 ref" href="#536MI" title='MI' data-ref="536MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc13getSchedClassEv" title='llvm::MCInstrDesc::getSchedClass' data-ref="_ZNK4llvm11MCInstrDesc13getSchedClassEv">getSchedClass</a>());</td></tr>
<tr><th id="4074">4074</th><td>}</td></tr>
<tr><th id="4075">4075</th><td></td></tr>
<tr><th id="4076">4076</th><td><i class="doc">/// getOperandLatency - Compute and return the use operand latency of a given</i></td></tr>
<tr><th id="4077">4077</th><td><i class="doc">/// pair of def and use.</i></td></tr>
<tr><th id="4078">4078</th><td><i class="doc">/// In most cases, the static scheduling itinerary was enough to determine the</i></td></tr>
<tr><th id="4079">4079</th><td><i class="doc">/// operand latency. But it may not be possible for instructions with variable</i></td></tr>
<tr><th id="4080">4080</th><td><i class="doc">/// number of defs / uses.</i></td></tr>
<tr><th id="4081">4081</th><td><i class="doc">///</i></td></tr>
<tr><th id="4082">4082</th><td><i class="doc">/// This is a raw interface to the itinerary that may be directly overriden by</i></td></tr>
<tr><th id="4083">4083</th><td><i class="doc">/// a target. Use computeOperandLatency to get the best estimate of latency.</i></td></tr>
<tr><th id="4084">4084</th><td><em>int</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEjS6_j" title='llvm::HexagonInstrInfo::getOperandLatency' data-ref="_ZNK4llvm16HexagonInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEjS6_j">getOperandLatency</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col7 decl" id="537ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="537ItinData">ItinData</dfn>,</td></tr>
<tr><th id="4085">4085</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="538DefMI" title='DefMI' data-type='const llvm::MachineInstr &amp;' data-ref="538DefMI">DefMI</dfn>,</td></tr>
<tr><th id="4086">4086</th><td>                                        <em>unsigned</em> <dfn class="local col9 decl" id="539DefIdx" title='DefIdx' data-type='unsigned int' data-ref="539DefIdx">DefIdx</dfn>,</td></tr>
<tr><th id="4087">4087</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="540UseMI" title='UseMI' data-type='const llvm::MachineInstr &amp;' data-ref="540UseMI">UseMI</dfn>,</td></tr>
<tr><th id="4088">4088</th><td>                                        <em>unsigned</em> <dfn class="local col1 decl" id="541UseIdx" title='UseIdx' data-type='unsigned int' data-ref="541UseIdx">UseIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="4089">4089</th><td>  <em>const</em> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo">HexagonRegisterInfo</a> &amp;<dfn class="local col2 decl" id="542HRI" title='HRI' data-type='const llvm::HexagonRegisterInfo &amp;' data-ref="542HRI">HRI</dfn> = *<a class="member" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo::Subtarget" title='llvm::HexagonInstrInfo::Subtarget' data-ref="llvm::HexagonInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv" title='llvm::HexagonSubtarget::getRegisterInfo' data-ref="_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="4090">4090</th><td></td></tr>
<tr><th id="4091">4091</th><td>  <i>// Get DefIdx and UseIdx for super registers.</i></td></tr>
<tr><th id="4092">4092</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="543DefMO" title='DefMO' data-type='const llvm::MachineOperand &amp;' data-ref="543DefMO">DefMO</dfn> = <a class="local col8 ref" href="#538DefMI" title='DefMI' data-ref="538DefMI">DefMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#539DefIdx" title='DefIdx' data-ref="539DefIdx">DefIdx</a>);</td></tr>
<tr><th id="4093">4093</th><td></td></tr>
<tr><th id="4094">4094</th><td>  <b>if</b> (DefMO.isReg() &amp;&amp; HRI.<span class='error' title="no member named &apos;isPhysicalRegister&apos; in &apos;llvm::HexagonRegisterInfo&apos;">isPhysicalRegister</span>(DefMO.getReg())) {</td></tr>
<tr><th id="4095">4095</th><td>    <b>if</b> (<a class="local col3 ref" href="#543DefMO" title='DefMO' data-ref="543DefMO">DefMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>()) {</td></tr>
<tr><th id="4096">4096</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCSuperRegIterator" title='llvm::MCSuperRegIterator' data-ref="llvm::MCSuperRegIterator">MCSuperRegIterator</a> <span class='error' title="no matching constructor for initialization of &apos;llvm::MCSuperRegIterator&apos;"><dfn class="local col4 decl" id="544SR" title='SR' data-type='llvm::MCSuperRegIterator' data-ref="544SR">SR</dfn></span>(DefMO.getReg(), &amp;HRI); SR.isValid(); ++SR) {</td></tr>
<tr><th id="4097">4097</th><td>        <em>int</em> <dfn class="local col5 decl" id="545Idx" title='Idx' data-type='int' data-ref="545Idx">Idx</dfn> = DefMI.findRegisterDefOperandIdx(*SR, <b>false</b>, <b>false</b>, &amp;HRI);</td></tr>
<tr><th id="4098">4098</th><td>        <b>if</b> (<a class="local col5 ref" href="#545Idx" title='Idx' data-ref="545Idx">Idx</a> != -<var>1</var>) {</td></tr>
<tr><th id="4099">4099</th><td>          <a class="local col9 ref" href="#539DefIdx" title='DefIdx' data-ref="539DefIdx">DefIdx</a> = <a class="local col5 ref" href="#545Idx" title='Idx' data-ref="545Idx">Idx</a>;</td></tr>
<tr><th id="4100">4100</th><td>          <b>break</b>;</td></tr>
<tr><th id="4101">4101</th><td>        }</td></tr>
<tr><th id="4102">4102</th><td>      }</td></tr>
<tr><th id="4103">4103</th><td>    }</td></tr>
<tr><th id="4104">4104</th><td></td></tr>
<tr><th id="4105">4105</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="546UseMO" title='UseMO' data-type='const llvm::MachineOperand &amp;' data-ref="546UseMO">UseMO</dfn> = <a class="local col0 ref" href="#540UseMI" title='UseMI' data-ref="540UseMI">UseMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#541UseIdx" title='UseIdx' data-ref="541UseIdx">UseIdx</a>);</td></tr>
<tr><th id="4106">4106</th><td>    <b>if</b> (<a class="local col6 ref" href="#546UseMO" title='UseMO' data-ref="546UseMO">UseMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>()) {</td></tr>
<tr><th id="4107">4107</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCSuperRegIterator" title='llvm::MCSuperRegIterator' data-ref="llvm::MCSuperRegIterator">MCSuperRegIterator</a> <span class='error' title="no matching constructor for initialization of &apos;llvm::MCSuperRegIterator&apos;"><dfn class="local col7 decl" id="547SR" title='SR' data-type='llvm::MCSuperRegIterator' data-ref="547SR">SR</dfn></span>(UseMO.getReg(), &amp;HRI); SR.isValid(); ++SR) {</td></tr>
<tr><th id="4108">4108</th><td>        <em>int</em> <dfn class="local col8 decl" id="548Idx" title='Idx' data-type='int' data-ref="548Idx">Idx</dfn> = UseMI.findRegisterUseOperandIdx(*SR, <b>false</b>, &amp;HRI);</td></tr>
<tr><th id="4109">4109</th><td>        <b>if</b> (<a class="local col8 ref" href="#548Idx" title='Idx' data-ref="548Idx">Idx</a> != -<var>1</var>) {</td></tr>
<tr><th id="4110">4110</th><td>          <a class="local col1 ref" href="#541UseIdx" title='UseIdx' data-ref="541UseIdx">UseIdx</a> = <a class="local col8 ref" href="#548Idx" title='Idx' data-ref="548Idx">Idx</a>;</td></tr>
<tr><th id="4111">4111</th><td>          <b>break</b>;</td></tr>
<tr><th id="4112">4112</th><td>        }</td></tr>
<tr><th id="4113">4113</th><td>      }</td></tr>
<tr><th id="4114">4114</th><td>    }</td></tr>
<tr><th id="4115">4115</th><td>  }</td></tr>
<tr><th id="4116">4116</th><td></td></tr>
<tr><th id="4117">4117</th><td>  <em>int</em> <dfn class="local col9 decl" id="549Latency" title='Latency' data-type='int' data-ref="549Latency">Latency</dfn> = TargetInstrInfo::<span class='error' title="call to non-static member function without an object argument">getOperandLatency</span>(ItinData, DefMI, DefIdx,</td></tr>
<tr><th id="4118">4118</th><td>                                                   UseMI, UseIdx);</td></tr>
<tr><th id="4119">4119</th><td>  <b>if</b> (!<a class="local col9 ref" href="#549Latency" title='Latency' data-ref="549Latency">Latency</a>)</td></tr>
<tr><th id="4120">4120</th><td>    <i>// We should never have 0 cycle latency between two instructions unless</i></td></tr>
<tr><th id="4121">4121</th><td><i>    // they can be packetized together. However, this decision can't be made</i></td></tr>
<tr><th id="4122">4122</th><td><i>    // here.</i></td></tr>
<tr><th id="4123">4123</th><td>    <a class="local col9 ref" href="#549Latency" title='Latency' data-ref="549Latency">Latency</a> = <var>1</var>;</td></tr>
<tr><th id="4124">4124</th><td>  <b>return</b> <a class="local col9 ref" href="#549Latency" title='Latency' data-ref="549Latency">Latency</a>;</td></tr>
<tr><th id="4125">4125</th><td>}</td></tr>
<tr><th id="4126">4126</th><td></td></tr>
<tr><th id="4127">4127</th><td><i>// inverts the predication logic.</i></td></tr>
<tr><th id="4128">4128</th><td><i>// p -&gt; NotP</i></td></tr>
<tr><th id="4129">4129</th><td><i>// NotP -&gt; P</i></td></tr>
<tr><th id="4130">4130</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo20getInvertedPredSenseERNS_15SmallVectorImplINS_14MachineOperandEEE" title='llvm::HexagonInstrInfo::getInvertedPredSense' data-ref="_ZNK4llvm16HexagonInstrInfo20getInvertedPredSenseERNS_15SmallVectorImplINS_14MachineOperandEEE">getInvertedPredSense</dfn>(</td></tr>
<tr><th id="4131">4131</th><td>      <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col0 decl" id="550Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="550Cond">Cond</dfn>) <em>const</em> {</td></tr>
<tr><th id="4132">4132</th><td>  <b>if</b> (<a class="local col0 ref" href="#550Cond" title='Cond' data-ref="550Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="4133">4133</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4134">4134</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="551Opc" title='Opc' data-type='unsigned int' data-ref="551Opc">Opc</dfn> = <a class="member" href="#_ZNK4llvm16HexagonInstrInfo27getInvertedPredicatedOpcodeEi" title='llvm::HexagonInstrInfo::getInvertedPredicatedOpcode' data-ref="_ZNK4llvm16HexagonInstrInfo27getInvertedPredicatedOpcodeEi">getInvertedPredicatedOpcode</a>(<a class="local col0 ref" href="#550Cond" title='Cond' data-ref="550Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="4135">4135</th><td>  <a class="local col0 ref" href="#550Cond" title='Cond' data-ref="550Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col1 ref" href="#551Opc" title='Opc' data-ref="551Opc">Opc</a>);</td></tr>
<tr><th id="4136">4136</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4137">4137</th><td>}</td></tr>
<tr><th id="4138">4138</th><td></td></tr>
<tr><th id="4139">4139</th><td><em>unsigned</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo27getInvertedPredicatedOpcodeEi" title='llvm::HexagonInstrInfo::getInvertedPredicatedOpcode' data-ref="_ZNK4llvm16HexagonInstrInfo27getInvertedPredicatedOpcodeEi">getInvertedPredicatedOpcode</dfn>(<em>const</em> <em>int</em> <dfn class="local col2 decl" id="552Opc" title='Opc' data-type='const int' data-ref="552Opc">Opc</dfn>) <em>const</em> {</td></tr>
<tr><th id="4140">4140</th><td>  <em>int</em> <dfn class="local col3 decl" id="553InvPredOpcode" title='InvPredOpcode' data-type='int' data-ref="553InvPredOpcode">InvPredOpcode</dfn>;</td></tr>
<tr><th id="4141">4141</th><td>  InvPredOpcode = isPredicatedTrue(Opc) ? Hexagon::<span class='error' title="no member named &apos;getFalsePredOpcode&apos; in namespace &apos;llvm::Hexagon&apos;">getFalsePredOpcode</span>(Opc)</td></tr>
<tr><th id="4142">4142</th><td>                                        : Hexagon::<span class='error' title="no member named &apos;getTruePredOpcode&apos; in namespace &apos;llvm::Hexagon&apos;">getTruePredOpcode</span>(Opc);</td></tr>
<tr><th id="4143">4143</th><td>  <b>if</b> (<a class="local col3 ref" href="#553InvPredOpcode" title='InvPredOpcode' data-ref="553InvPredOpcode">InvPredOpcode</a> &gt;= <var>0</var>) <i>// Valid instruction with the inverted predicate.</i></td></tr>
<tr><th id="4144">4144</th><td>    <b>return</b> <a class="local col3 ref" href="#553InvPredOpcode" title='InvPredOpcode' data-ref="553InvPredOpcode">InvPredOpcode</a>;</td></tr>
<tr><th id="4145">4145</th><td></td></tr>
<tr><th id="4146">4146</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected predicated instruction&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp&quot;, 4146)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected predicated instruction"</q>);</td></tr>
<tr><th id="4147">4147</th><td>}</td></tr>
<tr><th id="4148">4148</th><td></td></tr>
<tr><th id="4149">4149</th><td><i>// Returns the max value that doesn't need to be extended.</i></td></tr>
<tr><th id="4150">4150</th><td><em>int</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo11getMaxValueERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getMaxValue' data-ref="_ZNK4llvm16HexagonInstrInfo11getMaxValueERKNS_12MachineInstrE">getMaxValue</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="554MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="554MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="4151">4151</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="555F" title='F' data-type='const uint64_t' data-ref="555F">F</dfn> = <a class="local col4 ref" href="#554MI" title='MI' data-ref="554MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a>;</td></tr>
<tr><th id="4152">4152</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="556isSigned" title='isSigned' data-type='unsigned int' data-ref="556isSigned">isSigned</dfn> = (<a class="local col5 ref" href="#555F" title='F' data-ref="555F">F</a> &gt;&gt; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::ExtentSignedPos" title='llvm::HexagonII::ExtentSignedPos' data-ref="llvm::HexagonII::ExtentSignedPos">ExtentSignedPos</a>)</td></tr>
<tr><th id="4153">4153</th><td>                    &amp; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::ExtentSignedMask" title='llvm::HexagonII::ExtentSignedMask' data-ref="llvm::HexagonII::ExtentSignedMask">ExtentSignedMask</a>;</td></tr>
<tr><th id="4154">4154</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="557bits" title='bits' data-type='unsigned int' data-ref="557bits">bits</dfn> =  (<a class="local col5 ref" href="#555F" title='F' data-ref="555F">F</a> &gt;&gt; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::ExtentBitsPos" title='llvm::HexagonII::ExtentBitsPos' data-ref="llvm::HexagonII::ExtentBitsPos">ExtentBitsPos</a>)</td></tr>
<tr><th id="4155">4155</th><td>                    &amp; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::ExtentBitsMask" title='llvm::HexagonII::ExtentBitsMask' data-ref="llvm::HexagonII::ExtentBitsMask">ExtentBitsMask</a>;</td></tr>
<tr><th id="4156">4156</th><td></td></tr>
<tr><th id="4157">4157</th><td>  <b>if</b> (<a class="local col6 ref" href="#556isSigned" title='isSigned' data-ref="556isSigned">isSigned</a>) <i>// if value is signed</i></td></tr>
<tr><th id="4158">4158</th><td>    <b>return</b> ~(-<var>1U</var> &lt;&lt; (<a class="local col7 ref" href="#557bits" title='bits' data-ref="557bits">bits</a> - <var>1</var>));</td></tr>
<tr><th id="4159">4159</th><td>  <b>else</b></td></tr>
<tr><th id="4160">4160</th><td>    <b>return</b> ~(-<var>1U</var> &lt;&lt; <a class="local col7 ref" href="#557bits" title='bits' data-ref="557bits">bits</a>);</td></tr>
<tr><th id="4161">4161</th><td>}</td></tr>
<tr><th id="4162">4162</th><td></td></tr>
<tr><th id="4163">4163</th><td></td></tr>
<tr><th id="4164">4164</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo20isAddrModeWithOffsetERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isAddrModeWithOffset' data-ref="_ZNK4llvm16HexagonInstrInfo20isAddrModeWithOffsetERKNS_12MachineInstrE">isAddrModeWithOffset</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="558MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="558MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="4165">4165</th><td>  <b>switch</b> (<a class="local col8 ref" href="#558MI" title='MI' data-ref="558MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="4166">4166</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadrbgp&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadrbgp</span>:</td></tr>
<tr><th id="4167">4167</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadrdgp&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadrdgp</span>:</td></tr>
<tr><th id="4168">4168</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadrhgp&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadrhgp</span>:</td></tr>
<tr><th id="4169">4169</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadrigp&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadrigp</span>:</td></tr>
<tr><th id="4170">4170</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadrubgp&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadrubgp</span>:</td></tr>
<tr><th id="4171">4171</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadruhgp&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadruhgp</span>:</td></tr>
<tr><th id="4172">4172</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storerbgp&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerbgp</span>:</td></tr>
<tr><th id="4173">4173</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storerbnewgp&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerbnewgp</span>:</td></tr>
<tr><th id="4174">4174</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storerhgp&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerhgp</span>:</td></tr>
<tr><th id="4175">4175</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storerhnewgp&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerhnewgp</span>:</td></tr>
<tr><th id="4176">4176</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storerigp&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerigp</span>:</td></tr>
<tr><th id="4177">4177</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storerinewgp&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerinewgp</span>:</td></tr>
<tr><th id="4178">4178</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storerdgp&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerdgp</span>:</td></tr>
<tr><th id="4179">4179</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storerfgp&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerfgp</span>:</td></tr>
<tr><th id="4180">4180</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4181">4181</th><td>  }</td></tr>
<tr><th id="4182">4182</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="559F" title='F' data-type='const uint64_t' data-ref="559F">F</dfn> = <a class="local col8 ref" href="#558MI" title='MI' data-ref="558MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a>;</td></tr>
<tr><th id="4183">4183</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="560addrMode" title='addrMode' data-type='unsigned int' data-ref="560addrMode">addrMode</dfn> =</td></tr>
<tr><th id="4184">4184</th><td>    ((<a class="local col9 ref" href="#559F" title='F' data-ref="559F">F</a> &gt;&gt; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::AddrModePos" title='llvm::HexagonII::AddrModePos' data-ref="llvm::HexagonII::AddrModePos">AddrModePos</a>) &amp; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::AddrModeMask" title='llvm::HexagonII::AddrModeMask' data-ref="llvm::HexagonII::AddrModeMask">AddrModeMask</a>);</td></tr>
<tr><th id="4185">4185</th><td>  <i>// Disallow any base+offset instruction. The assembler does not yet reorder</i></td></tr>
<tr><th id="4186">4186</th><td><i>  // based up any zero offset instruction.</i></td></tr>
<tr><th id="4187">4187</th><td>  <b>return</b> (<a class="local col0 ref" href="#560addrMode" title='addrMode' data-ref="560addrMode">addrMode</a> == <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::AddrMode::BaseRegOffset" title='llvm::HexagonII::AddrMode::BaseRegOffset' data-ref="llvm::HexagonII::AddrMode::BaseRegOffset">BaseRegOffset</a> ||</td></tr>
<tr><th id="4188">4188</th><td>          <a class="local col0 ref" href="#560addrMode" title='addrMode' data-ref="560addrMode">addrMode</a> == <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::AddrMode::BaseImmOffset" title='llvm::HexagonII::AddrMode::BaseImmOffset' data-ref="llvm::HexagonII::AddrMode::BaseImmOffset">BaseImmOffset</a> ||</td></tr>
<tr><th id="4189">4189</th><td>          <a class="local col0 ref" href="#560addrMode" title='addrMode' data-ref="560addrMode">addrMode</a> == <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::AddrMode::BaseLongOffset" title='llvm::HexagonII::AddrMode::BaseLongOffset' data-ref="llvm::HexagonII::AddrMode::BaseLongOffset">BaseLongOffset</a>);</td></tr>
<tr><th id="4190">4190</th><td>}</td></tr>
<tr><th id="4191">4191</th><td></td></tr>
<tr><th id="4192">4192</th><td><em>unsigned</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo16getMemAccessSizeERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getMemAccessSize' data-ref="_ZNK4llvm16HexagonInstrInfo16getMemAccessSizeERKNS_12MachineInstrE">getMemAccessSize</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="561MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="561MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="4193">4193</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">HexagonII</span>;</td></tr>
<tr><th id="4194">4194</th><td></td></tr>
<tr><th id="4195">4195</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="562F" title='F' data-type='const uint64_t' data-ref="562F">F</dfn> = <a class="local col1 ref" href="#561MI" title='MI' data-ref="561MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a>;</td></tr>
<tr><th id="4196">4196</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="563S" title='S' data-type='unsigned int' data-ref="563S">S</dfn> = (<a class="local col2 ref" href="#562F" title='F' data-ref="562F">F</a> &gt;&gt; <a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::MemAccessSizePos" title='llvm::HexagonII::MemAccessSizePos' data-ref="llvm::HexagonII::MemAccessSizePos">MemAccessSizePos</a>) &amp; <a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::MemAccesSizeMask" title='llvm::HexagonII::MemAccesSizeMask' data-ref="llvm::HexagonII::MemAccesSizeMask">MemAccesSizeMask</a>;</td></tr>
<tr><th id="4197">4197</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="564Size" title='Size' data-type='unsigned int' data-ref="564Size">Size</dfn> = <a class="ref" href="MCTargetDesc/HexagonBaseInfo.h.html#_ZN4llvm9HexagonIIL23getMemAccessSizeInBytesENS0_13MemAccessSizeE" title='llvm::HexagonII::getMemAccessSizeInBytes' data-ref="_ZN4llvm9HexagonIIL23getMemAccessSizeInBytesENS0_13MemAccessSizeE">getMemAccessSizeInBytes</a>(<a class="type" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::MemAccessSize" title='llvm::HexagonII::MemAccessSize' data-ref="llvm::HexagonII::MemAccessSize">MemAccessSize</a>(<a class="local col3 ref" href="#563S" title='S' data-ref="563S">S</a>));</td></tr>
<tr><th id="4198">4198</th><td>  <b>if</b> (<a class="local col4 ref" href="#564Size" title='Size' data-ref="564Size">Size</a> != <var>0</var>)</td></tr>
<tr><th id="4199">4199</th><td>    <b>return</b> <a class="local col4 ref" href="#564Size" title='Size' data-ref="564Size">Size</a>;</td></tr>
<tr><th id="4200">4200</th><td></td></tr>
<tr><th id="4201">4201</th><td>  <i>// Handle vector access sizes.</i></td></tr>
<tr><th id="4202">4202</th><td>  <em>const</em> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo">HexagonRegisterInfo</a> &amp;<dfn class="local col5 decl" id="565HRI" title='HRI' data-type='const llvm::HexagonRegisterInfo &amp;' data-ref="565HRI">HRI</dfn> = *<a class="member" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo::Subtarget" title='llvm::HexagonInstrInfo::Subtarget' data-ref="llvm::HexagonInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv" title='llvm::HexagonSubtarget::getRegisterInfo' data-ref="_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="4203">4203</th><td>  <b>switch</b> (<a class="local col3 ref" href="#563S" title='S' data-ref="563S">S</a>) {</td></tr>
<tr><th id="4204">4204</th><td>    <b>case</b> <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::MemAccessSize::HVXVectorAccess" title='llvm::HexagonII::MemAccessSize::HVXVectorAccess' data-ref="llvm::HexagonII::MemAccessSize::HVXVectorAccess">HVXVectorAccess</a>:</td></tr>
<tr><th id="4205">4205</th><td>      <b>return</b> HRI.<span class='error' title="no member named &apos;getSpillSize&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getSpillSize</span>(Hexagon::<span class='error' title="no member named &apos;HvxVRRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">HvxVRRegClass</span>);</td></tr>
<tr><th id="4206">4206</th><td>    <b>default</b>:</td></tr>
<tr><th id="4207">4207</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected instruction&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp&quot;, 4207)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected instruction"</q>);</td></tr>
<tr><th id="4208">4208</th><td>  }</td></tr>
<tr><th id="4209">4209</th><td>}</td></tr>
<tr><th id="4210">4210</th><td></td></tr>
<tr><th id="4211">4211</th><td><i>// Returns the min value that doesn't need to be extended.</i></td></tr>
<tr><th id="4212">4212</th><td><em>int</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo11getMinValueERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getMinValue' data-ref="_ZNK4llvm16HexagonInstrInfo11getMinValueERKNS_12MachineInstrE">getMinValue</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="566MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="566MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="4213">4213</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="567F" title='F' data-type='const uint64_t' data-ref="567F">F</dfn> = <a class="local col6 ref" href="#566MI" title='MI' data-ref="566MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a>;</td></tr>
<tr><th id="4214">4214</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="568isSigned" title='isSigned' data-type='unsigned int' data-ref="568isSigned">isSigned</dfn> = (<a class="local col7 ref" href="#567F" title='F' data-ref="567F">F</a> &gt;&gt; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::ExtentSignedPos" title='llvm::HexagonII::ExtentSignedPos' data-ref="llvm::HexagonII::ExtentSignedPos">ExtentSignedPos</a>)</td></tr>
<tr><th id="4215">4215</th><td>                    &amp; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::ExtentSignedMask" title='llvm::HexagonII::ExtentSignedMask' data-ref="llvm::HexagonII::ExtentSignedMask">ExtentSignedMask</a>;</td></tr>
<tr><th id="4216">4216</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="569bits" title='bits' data-type='unsigned int' data-ref="569bits">bits</dfn> =  (<a class="local col7 ref" href="#567F" title='F' data-ref="567F">F</a> &gt;&gt; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::ExtentBitsPos" title='llvm::HexagonII::ExtentBitsPos' data-ref="llvm::HexagonII::ExtentBitsPos">ExtentBitsPos</a>)</td></tr>
<tr><th id="4217">4217</th><td>                    &amp; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::ExtentBitsMask" title='llvm::HexagonII::ExtentBitsMask' data-ref="llvm::HexagonII::ExtentBitsMask">ExtentBitsMask</a>;</td></tr>
<tr><th id="4218">4218</th><td></td></tr>
<tr><th id="4219">4219</th><td>  <b>if</b> (<a class="local col8 ref" href="#568isSigned" title='isSigned' data-ref="568isSigned">isSigned</a>) <i>// if value is signed</i></td></tr>
<tr><th id="4220">4220</th><td>    <b>return</b> -<var>1U</var> &lt;&lt; (<a class="local col9 ref" href="#569bits" title='bits' data-ref="569bits">bits</a> - <var>1</var>);</td></tr>
<tr><th id="4221">4221</th><td>  <b>else</b></td></tr>
<tr><th id="4222">4222</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="4223">4223</th><td>}</td></tr>
<tr><th id="4224">4224</th><td></td></tr>
<tr><th id="4225">4225</th><td><i>// Returns opcode of the non-extended equivalent instruction.</i></td></tr>
<tr><th id="4226">4226</th><td><em>short</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo15getNonExtOpcodeERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getNonExtOpcode' data-ref="_ZNK4llvm16HexagonInstrInfo15getNonExtOpcodeERKNS_12MachineInstrE">getNonExtOpcode</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="570MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="570MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="4227">4227</th><td>  <i>// Check if the instruction has a register form that uses register in place</i></td></tr>
<tr><th id="4228">4228</th><td><i>  // of the extended operand, if so return that as the non-extended form.</i></td></tr>
<tr><th id="4229">4229</th><td>  <em>short</em> <dfn class="local col1 decl" id="571NonExtOpcode" title='NonExtOpcode' data-type='short' data-ref="571NonExtOpcode">NonExtOpcode</dfn> = Hexagon::<span class='error' title="no member named &apos;getRegForm&apos; in namespace &apos;llvm::Hexagon&apos;">getRegForm</span>(MI.getOpcode());</td></tr>
<tr><th id="4230">4230</th><td>    <b>if</b> (<a class="local col1 ref" href="#571NonExtOpcode" title='NonExtOpcode' data-ref="571NonExtOpcode">NonExtOpcode</a> &gt;= <var>0</var>)</td></tr>
<tr><th id="4231">4231</th><td>      <b>return</b> <a class="local col1 ref" href="#571NonExtOpcode" title='NonExtOpcode' data-ref="571NonExtOpcode">NonExtOpcode</a>;</td></tr>
<tr><th id="4232">4232</th><td></td></tr>
<tr><th id="4233">4233</th><td>  <b>if</b> (<a class="local col0 ref" href="#570MI" title='MI' data-ref="570MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc7mayLoadEv" title='llvm::MCInstrDesc::mayLoad' data-ref="_ZNK4llvm11MCInstrDesc7mayLoadEv">mayLoad</a>() || <a class="local col0 ref" href="#570MI" title='MI' data-ref="570MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc8mayStoreEv" title='llvm::MCInstrDesc::mayStore' data-ref="_ZNK4llvm11MCInstrDesc8mayStoreEv">mayStore</a>()) {</td></tr>
<tr><th id="4234">4234</th><td>    <i>// Check addressing mode and retrieve non-ext equivalent instruction.</i></td></tr>
<tr><th id="4235">4235</th><td>    <b>switch</b> (<a class="member" href="#_ZNK4llvm16HexagonInstrInfo11getAddrModeERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getAddrMode' data-ref="_ZNK4llvm16HexagonInstrInfo11getAddrModeERKNS_12MachineInstrE">getAddrMode</a>(<a class="local col0 ref" href="#570MI" title='MI' data-ref="570MI">MI</a>)) {</td></tr>
<tr><th id="4236">4236</th><td>    <b>case</b> <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::AddrMode::Absolute" title='llvm::HexagonII::AddrMode::Absolute' data-ref="llvm::HexagonII::AddrMode::Absolute">Absolute</a>:</td></tr>
<tr><th id="4237">4237</th><td>      <b>return</b> Hexagon::<span class='error' title="no member named &apos;changeAddrMode_abs_io&apos; in namespace &apos;llvm::Hexagon&apos;">changeAddrMode_abs_io</span>(MI.getOpcode());</td></tr>
<tr><th id="4238">4238</th><td>    <b>case</b> <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::AddrMode::BaseImmOffset" title='llvm::HexagonII::AddrMode::BaseImmOffset' data-ref="llvm::HexagonII::AddrMode::BaseImmOffset">BaseImmOffset</a>:</td></tr>
<tr><th id="4239">4239</th><td>      <b>return</b> Hexagon::<span class='error' title="no member named &apos;changeAddrMode_io_rr&apos; in namespace &apos;llvm::Hexagon&apos;">changeAddrMode_io_rr</span>(MI.getOpcode());</td></tr>
<tr><th id="4240">4240</th><td>    <b>case</b> <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::AddrMode::BaseLongOffset" title='llvm::HexagonII::AddrMode::BaseLongOffset' data-ref="llvm::HexagonII::AddrMode::BaseLongOffset">BaseLongOffset</a>:</td></tr>
<tr><th id="4241">4241</th><td>      <b>return</b> Hexagon::<span class='error' title="no member named &apos;changeAddrMode_ur_rr&apos; in namespace &apos;llvm::Hexagon&apos;">changeAddrMode_ur_rr</span>(MI.getOpcode());</td></tr>
<tr><th id="4242">4242</th><td></td></tr>
<tr><th id="4243">4243</th><td>    <b>default</b>:</td></tr>
<tr><th id="4244">4244</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="4245">4245</th><td>    }</td></tr>
<tr><th id="4246">4246</th><td>  }</td></tr>
<tr><th id="4247">4247</th><td>  <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="4248">4248</th><td>}</td></tr>
<tr><th id="4249">4249</th><td></td></tr>
<tr><th id="4250">4250</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo10getPredRegENS_8ArrayRefINS_14MachineOperandEEERjS4_S4_" title='llvm::HexagonInstrInfo::getPredReg' data-ref="_ZNK4llvm16HexagonInstrInfo10getPredRegENS_8ArrayRefINS_14MachineOperandEEERjS4_S4_">getPredReg</dfn>(<a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col2 decl" id="572Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="572Cond">Cond</dfn>,</td></tr>
<tr><th id="4251">4251</th><td>      <em>unsigned</em> &amp;<dfn class="local col3 decl" id="573PredReg" title='PredReg' data-type='unsigned int &amp;' data-ref="573PredReg">PredReg</dfn>, <em>unsigned</em> &amp;<dfn class="local col4 decl" id="574PredRegPos" title='PredRegPos' data-type='unsigned int &amp;' data-ref="574PredRegPos">PredRegPos</dfn>, <em>unsigned</em> &amp;<dfn class="local col5 decl" id="575PredRegFlags" title='PredRegFlags' data-type='unsigned int &amp;' data-ref="575PredRegFlags">PredRegFlags</dfn>) <em>const</em> {</td></tr>
<tr><th id="4252">4252</th><td>  <b>if</b> (<a class="local col2 ref" href="#572Cond" title='Cond' data-ref="572Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv">empty</a>())</td></tr>
<tr><th id="4253">4253</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4254">4254</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Cond.size() == 2) ? void (0) : __assert_fail (&quot;Cond.size() == 2&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp&quot;, 4254, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#572Cond" title='Cond' data-ref="572Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>2</var>);</td></tr>
<tr><th id="4255">4255</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm16HexagonInstrInfo14isNewValueJumpEj" title='llvm::HexagonInstrInfo::isNewValueJump' data-ref="_ZNK4llvm16HexagonInstrInfo14isNewValueJumpEj">isNewValueJump</a>(<a class="local col2 ref" href="#572Cond" title='Cond' data-ref="572Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) || <a class="local col2 ref" href="#572Cond" title='Cond' data-ref="572Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>()) {</td></tr>
<tr><th id="4256">4256</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hexagon-instrinfo&quot;)) { dbgs() &lt;&lt; &quot;No predregs for new-value jumps/endloop&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"No predregs for new-value jumps/endloop"</q>);</td></tr>
<tr><th id="4257">4257</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4258">4258</th><td>  }</td></tr>
<tr><th id="4259">4259</th><td>  <a class="local col3 ref" href="#573PredReg" title='PredReg' data-ref="573PredReg">PredReg</a> = <a class="local col2 ref" href="#572Cond" title='Cond' data-ref="572Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4260">4260</th><td>  <a class="local col4 ref" href="#574PredRegPos" title='PredRegPos' data-ref="574PredRegPos">PredRegPos</a> = <var>1</var>;</td></tr>
<tr><th id="4261">4261</th><td>  <i>// See IfConversion.cpp why we add RegState::Implicit | RegState::Undef</i></td></tr>
<tr><th id="4262">4262</th><td>  <a class="local col5 ref" href="#575PredRegFlags" title='PredRegFlags' data-ref="575PredRegFlags">PredRegFlags</a> = <var>0</var>;</td></tr>
<tr><th id="4263">4263</th><td>  <b>if</b> (<a class="local col2 ref" href="#572Cond" title='Cond' data-ref="572Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>())</td></tr>
<tr><th id="4264">4264</th><td>    <a class="local col5 ref" href="#575PredRegFlags" title='PredRegFlags' data-ref="575PredRegFlags">PredRegFlags</a> = <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit">Implicit</a>;</td></tr>
<tr><th id="4265">4265</th><td>  <b>if</b> (<a class="local col2 ref" href="#572Cond" title='Cond' data-ref="572Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>())</td></tr>
<tr><th id="4266">4266</th><td>    <a class="local col5 ref" href="#575PredRegFlags" title='PredRegFlags' data-ref="575PredRegFlags">PredRegFlags</a> |= <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef">Undef</a>;</td></tr>
<tr><th id="4267">4267</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4268">4268</th><td>}</td></tr>
<tr><th id="4269">4269</th><td></td></tr>
<tr><th id="4270">4270</th><td><em>short</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo18getPseudoInstrPairERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getPseudoInstrPair' data-ref="_ZNK4llvm16HexagonInstrInfo18getPseudoInstrPairERKNS_12MachineInstrE">getPseudoInstrPair</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="576MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="576MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="4271">4271</th><td>  <b>return</b> Hexagon::<span class='error' title="no member named &apos;getRealHWInstr&apos; in namespace &apos;llvm::Hexagon&apos;">getRealHWInstr</span>(MI.getOpcode(), Hexagon::<span class='error' title="no member named &apos;InstrType_Pseudo&apos; in namespace &apos;llvm::Hexagon&apos;">InstrType_Pseudo</span>);</td></tr>
<tr><th id="4272">4272</th><td>}</td></tr>
<tr><th id="4273">4273</th><td></td></tr>
<tr><th id="4274">4274</th><td><em>short</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo10getRegFormERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getRegForm' data-ref="_ZNK4llvm16HexagonInstrInfo10getRegFormERKNS_12MachineInstrE">getRegForm</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="577MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="577MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="4275">4275</th><td>  <b>return</b> Hexagon::<span class='error' title="no member named &apos;getRegForm&apos; in namespace &apos;llvm::Hexagon&apos;">getRegForm</span>(MI.getOpcode());</td></tr>
<tr><th id="4276">4276</th><td>}</td></tr>
<tr><th id="4277">4277</th><td></td></tr>
<tr><th id="4278">4278</th><td><i>// Return the number of bytes required to encode the instruction.</i></td></tr>
<tr><th id="4279">4279</th><td><i>// Hexagon instructions are fixed length, 4 bytes, unless they</i></td></tr>
<tr><th id="4280">4280</th><td><i>// use a constant extender, which requires another 4 bytes.</i></td></tr>
<tr><th id="4281">4281</th><td><i>// For debug instructions and prolog labels, return 0.</i></td></tr>
<tr><th id="4282">4282</th><td><em>unsigned</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo7getSizeERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getSize' data-ref="_ZNK4llvm16HexagonInstrInfo7getSizeERKNS_12MachineInstrE">getSize</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="578MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="578MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="4283">4283</th><td>  <b>if</b> (<a class="local col8 ref" href="#578MI" title='MI' data-ref="578MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>() || <a class="local col8 ref" href="#578MI" title='MI' data-ref="578MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isPositionEv" title='llvm::MachineInstr::isPosition' data-ref="_ZNK4llvm12MachineInstr10isPositionEv">isPosition</a>())</td></tr>
<tr><th id="4284">4284</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="4285">4285</th><td></td></tr>
<tr><th id="4286">4286</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="579Size" title='Size' data-type='unsigned int' data-ref="579Size">Size</dfn> = <a class="local col8 ref" href="#578MI" title='MI' data-ref="578MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc7getSizeEv" title='llvm::MCInstrDesc::getSize' data-ref="_ZNK4llvm11MCInstrDesc7getSizeEv">getSize</a>();</td></tr>
<tr><th id="4287">4287</th><td>  <b>if</b> (!<a class="local col9 ref" href="#579Size" title='Size' data-ref="579Size">Size</a>)</td></tr>
<tr><th id="4288">4288</th><td>    <i>// Assume the default insn size in case it cannot be determined</i></td></tr>
<tr><th id="4289">4289</th><td><i>    // for whatever reason.</i></td></tr>
<tr><th id="4290">4290</th><td>    <a class="local col9 ref" href="#579Size" title='Size' data-ref="579Size">Size</a> = <a class="macro" href="MCTargetDesc/HexagonMCTargetDesc.h.html#32" title="4" data-ref="_M/HEXAGON_INSTR_SIZE">HEXAGON_INSTR_SIZE</a>;</td></tr>
<tr><th id="4291">4291</th><td></td></tr>
<tr><th id="4292">4292</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm16HexagonInstrInfo15isConstExtendedERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isConstExtended' data-ref="_ZNK4llvm16HexagonInstrInfo15isConstExtendedERKNS_12MachineInstrE">isConstExtended</a>(<a class="local col8 ref" href="#578MI" title='MI' data-ref="578MI">MI</a>) || <a class="member" href="#_ZNK4llvm16HexagonInstrInfo10isExtendedERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isExtended' data-ref="_ZNK4llvm16HexagonInstrInfo10isExtendedERKNS_12MachineInstrE">isExtended</a>(<a class="local col8 ref" href="#578MI" title='MI' data-ref="578MI">MI</a>))</td></tr>
<tr><th id="4293">4293</th><td>    <a class="local col9 ref" href="#579Size" title='Size' data-ref="579Size">Size</a> += <a class="macro" href="MCTargetDesc/HexagonMCTargetDesc.h.html#32" title="4" data-ref="_M/HEXAGON_INSTR_SIZE">HEXAGON_INSTR_SIZE</a>;</td></tr>
<tr><th id="4294">4294</th><td></td></tr>
<tr><th id="4295">4295</th><td>  <i>// Try and compute number of instructions in asm.</i></td></tr>
<tr><th id="4296">4296</th><td>  <b>if</b> (BranchRelaxAsmLarge &amp;&amp; MI.getOpcode() == Hexagon::<span class='error' title="no member named &apos;INLINEASM&apos; in namespace &apos;llvm::Hexagon&apos;">INLINEASM</span>) {</td></tr>
<tr><th id="4297">4297</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="580MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="580MBB">MBB</dfn> = *<a class="local col8 ref" href="#578MI" title='MI' data-ref="578MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="4298">4298</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col1 decl" id="581MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="581MF">MF</dfn> = <a class="local col0 ref" href="#580MBB" title='MBB' data-ref="580MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="4299">4299</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCAsmInfo.h.html#llvm::MCAsmInfo" title='llvm::MCAsmInfo' data-ref="llvm::MCAsmInfo">MCAsmInfo</a> *<dfn class="local col2 decl" id="582MAI" title='MAI' data-type='const llvm::MCAsmInfo *' data-ref="582MAI">MAI</dfn> = <a class="local col1 ref" href="#581MF" title='MF' data-ref="581MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>().<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine12getMCAsmInfoEv" title='llvm::TargetMachine::getMCAsmInfo' data-ref="_ZNK4llvm13TargetMachine12getMCAsmInfoEv">getMCAsmInfo</a>();</td></tr>
<tr><th id="4300">4300</th><td></td></tr>
<tr><th id="4301">4301</th><td>    <i>// Count the number of register definitions to find the asm string.</i></td></tr>
<tr><th id="4302">4302</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="583NumDefs" title='NumDefs' data-type='unsigned int' data-ref="583NumDefs">NumDefs</dfn> = <var>0</var>;</td></tr>
<tr><th id="4303">4303</th><td>    <b>for</b> (; <a class="local col8 ref" href="#578MI" title='MI' data-ref="578MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#583NumDefs" title='NumDefs' data-ref="583NumDefs">NumDefs</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col8 ref" href="#578MI" title='MI' data-ref="578MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#583NumDefs" title='NumDefs' data-ref="583NumDefs">NumDefs</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>();</td></tr>
<tr><th id="4304">4304</th><td>         ++<a class="local col3 ref" href="#583NumDefs" title='NumDefs' data-ref="583NumDefs">NumDefs</a>)</td></tr>
<tr><th id="4305">4305</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NumDefs != MI.getNumOperands()-2 &amp;&amp; &quot;No asm string?&quot;) ? void (0) : __assert_fail (&quot;NumDefs != MI.getNumOperands()-2 &amp;&amp; \&quot;No asm string?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp&quot;, 4305, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#583NumDefs" title='NumDefs' data-ref="583NumDefs">NumDefs</a> != <a class="local col8 ref" href="#578MI" title='MI' data-ref="578MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>()-<var>2</var> &amp;&amp; <q>"No asm string?"</q>);</td></tr>
<tr><th id="4306">4306</th><td></td></tr>
<tr><th id="4307">4307</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getOperand(NumDefs).isSymbol() &amp;&amp; &quot;No asm string?&quot;) ? void (0) : __assert_fail (&quot;MI.getOperand(NumDefs).isSymbol() &amp;&amp; \&quot;No asm string?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp&quot;, 4307, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#578MI" title='MI' data-ref="578MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#583NumDefs" title='NumDefs' data-ref="583NumDefs">NumDefs</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8isSymbolEv" title='llvm::MachineOperand::isSymbol' data-ref="_ZNK4llvm14MachineOperand8isSymbolEv">isSymbol</a>() &amp;&amp; <q>"No asm string?"</q>);</td></tr>
<tr><th id="4308">4308</th><td>    <i>// Disassemble the AsmStr and approximate number of instructions.</i></td></tr>
<tr><th id="4309">4309</th><td>    <em>const</em> <em>char</em> *<dfn class="local col4 decl" id="584AsmStr" title='AsmStr' data-type='const char *' data-ref="584AsmStr">AsmStr</dfn> = <a class="local col8 ref" href="#578MI" title='MI' data-ref="578MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#583NumDefs" title='NumDefs' data-ref="583NumDefs">NumDefs</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand13getSymbolNameEv" title='llvm::MachineOperand::getSymbolName' data-ref="_ZNK4llvm14MachineOperand13getSymbolNameEv">getSymbolName</a>();</td></tr>
<tr><th id="4310">4310</th><td>    <a class="local col9 ref" href="#579Size" title='Size' data-ref="579Size">Size</a> = <a class="member" href="#_ZNK4llvm16HexagonInstrInfo18getInlineAsmLengthEPKcRKNS_9MCAsmInfoEPKNS_19TargetSubtargetInfoE" title='llvm::HexagonInstrInfo::getInlineAsmLength' data-ref="_ZNK4llvm16HexagonInstrInfo18getInlineAsmLengthEPKcRKNS_9MCAsmInfoEPKNS_19TargetSubtargetInfoE">getInlineAsmLength</a>(<a class="local col4 ref" href="#584AsmStr" title='AsmStr' data-ref="584AsmStr">AsmStr</a>, *<a class="local col2 ref" href="#582MAI" title='MAI' data-ref="582MAI">MAI</a>);</td></tr>
<tr><th id="4311">4311</th><td>  }</td></tr>
<tr><th id="4312">4312</th><td></td></tr>
<tr><th id="4313">4313</th><td>  <b>return</b> <a class="local col9 ref" href="#579Size" title='Size' data-ref="579Size">Size</a>;</td></tr>
<tr><th id="4314">4314</th><td>}</td></tr>
<tr><th id="4315">4315</th><td></td></tr>
<tr><th id="4316">4316</th><td><a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo7getTypeERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getType' data-ref="_ZNK4llvm16HexagonInstrInfo7getTypeERKNS_12MachineInstrE">getType</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="585MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="585MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="4317">4317</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="586F" title='F' data-type='const uint64_t' data-ref="586F">F</dfn> = <a class="local col5 ref" href="#585MI" title='MI' data-ref="585MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a>;</td></tr>
<tr><th id="4318">4318</th><td>  <b>return</b> (<a class="local col6 ref" href="#586F" title='F' data-ref="586F">F</a> &gt;&gt; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::TypePos" title='llvm::HexagonII::TypePos' data-ref="llvm::HexagonII::TypePos">TypePos</a>) &amp; <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::TypeMask" title='llvm::HexagonII::TypeMask' data-ref="llvm::HexagonII::TypeMask">TypeMask</a>;</td></tr>
<tr><th id="4319">4319</th><td>}</td></tr>
<tr><th id="4320">4320</th><td></td></tr>
<tr><th id="4321">4321</th><td><em>unsigned</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo8getUnitsERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getUnits' data-ref="_ZNK4llvm16HexagonInstrInfo8getUnitsERKNS_12MachineInstrE">getUnits</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="587MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="587MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="4322">4322</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> &amp;<dfn class="local col8 decl" id="588II" title='II' data-type='const llvm::InstrItineraryData &amp;' data-ref="588II">II</dfn> = *<a class="member" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo::Subtarget" title='llvm::HexagonInstrInfo::Subtarget' data-ref="llvm::HexagonInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget21getInstrItineraryDataEv" title='llvm::HexagonSubtarget::getInstrItineraryData' data-ref="_ZNK4llvm16HexagonSubtarget21getInstrItineraryDataEv">getInstrItineraryData</a>();</td></tr>
<tr><th id="4323">4323</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrStage" title='llvm::InstrStage' data-ref="llvm::InstrStage">InstrStage</a> &amp;<dfn class="local col9 decl" id="589IS" title='IS' data-type='const llvm::InstrStage &amp;' data-ref="589IS">IS</dfn> = *<a class="local col8 ref" href="#588II" title='II' data-ref="588II">II</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData10beginStageEj" title='llvm::InstrItineraryData::beginStage' data-ref="_ZNK4llvm18InstrItineraryData10beginStageEj">beginStage</a>(<a class="local col7 ref" href="#587MI" title='MI' data-ref="587MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc13getSchedClassEv" title='llvm::MCInstrDesc::getSchedClass' data-ref="_ZNK4llvm11MCInstrDesc13getSchedClassEv">getSchedClass</a>());</td></tr>
<tr><th id="4324">4324</th><td></td></tr>
<tr><th id="4325">4325</th><td>  <b>return</b> <a class="local col9 ref" href="#589IS" title='IS' data-ref="589IS">IS</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm10InstrStage8getUnitsEv" title='llvm::InstrStage::getUnits' data-ref="_ZNK4llvm10InstrStage8getUnitsEv">getUnits</a>();</td></tr>
<tr><th id="4326">4326</th><td>}</td></tr>
<tr><th id="4327">4327</th><td></td></tr>
<tr><th id="4328">4328</th><td><i>// Calculate size of the basic block without debug instructions.</i></td></tr>
<tr><th id="4329">4329</th><td><em>unsigned</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo12nonDbgBBSizeEPKNS_17MachineBasicBlockE" title='llvm::HexagonInstrInfo::nonDbgBBSize' data-ref="_ZNK4llvm16HexagonInstrInfo12nonDbgBBSizeEPKNS_17MachineBasicBlockE">nonDbgBBSize</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="590BB" title='BB' data-type='const llvm::MachineBasicBlock *' data-ref="590BB">BB</dfn>) <em>const</em> {</td></tr>
<tr><th id="4330">4330</th><td>  <b>return</b> <a class="tu ref" href="#_ZL13nonDbgMICountN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb1EEES5_" title='nonDbgMICount' data-use='c' data-ref="_ZL13nonDbgMICountN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb1EEES5_">nonDbgMICount</a>(<a class="local col0 ref" href="#590BB" title='BB' data-ref="590BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock11instr_beginEv" title='llvm::MachineBasicBlock::instr_begin' data-ref="_ZNK4llvm17MachineBasicBlock11instr_beginEv">instr_begin</a>(), <a class="local col0 ref" href="#590BB" title='BB' data-ref="590BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZNK4llvm17MachineBasicBlock9instr_endEv">instr_end</a>());</td></tr>
<tr><th id="4331">4331</th><td>}</td></tr>
<tr><th id="4332">4332</th><td></td></tr>
<tr><th id="4333">4333</th><td><em>unsigned</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo16nonDbgBundleSizeENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE" title='llvm::HexagonInstrInfo::nonDbgBundleSize' data-ref="_ZNK4llvm16HexagonInstrInfo16nonDbgBundleSizeENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE">nonDbgBundleSize</dfn>(</td></tr>
<tr><th id="4334">4334</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a> <dfn class="local col1 decl" id="591BundleHead" title='BundleHead' data-type='MachineBasicBlock::const_iterator' data-ref="591BundleHead">BundleHead</dfn>) <em>const</em> {</td></tr>
<tr><th id="4335">4335</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (BundleHead-&gt;isBundle() &amp;&amp; &quot;Not a bundle header&quot;) ? void (0) : __assert_fail (&quot;BundleHead-&gt;isBundle() &amp;&amp; \&quot;Not a bundle header\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp&quot;, 4335, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#591BundleHead" title='BundleHead' data-ref="591BundleHead">BundleHead</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBundleEv" title='llvm::MachineInstr::isBundle' data-ref="_ZNK4llvm12MachineInstr8isBundleEv">isBundle</a>() &amp;&amp; <q>"Not a bundle header"</q>);</td></tr>
<tr><th id="4336">4336</th><td>  <em>auto</em> <dfn class="local col2 decl" id="592MII" title='MII' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, true&gt;' data-ref="592MII">MII</dfn> = <a class="local col1 ref" href="#591BundleHead" title='BundleHead' data-ref="591BundleHead">BundleHead</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIterator16getInstrIteratorEv" title='llvm::MachineInstrBundleIterator::getInstrIterator' data-ref="_ZNK4llvm26MachineInstrBundleIterator16getInstrIteratorEv">getInstrIterator</a>();</td></tr>
<tr><th id="4337">4337</th><td>  <i>// Skip the bundle header.</i></td></tr>
<tr><th id="4338">4338</th><td>  <b>return</b> <a class="tu ref" href="#_ZL13nonDbgMICountN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb1EEES5_" title='nonDbgMICount' data-use='c' data-ref="_ZL13nonDbgMICountN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb1EEES5_">nonDbgMICount</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, true&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb1EEC1ERKS5_"></a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col2 ref" href="#592MII" title='MII' data-ref="592MII">MII</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZN4llvm12getBundleEndENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb1EEE" title='llvm::getBundleEnd' data-ref="_ZN4llvm12getBundleEndENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb1EEE">getBundleEnd</a>(<a class="local col1 ref" href="#591BundleHead" title='BundleHead' data-ref="591BundleHead">BundleHead</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIterator16getInstrIteratorEv" title='llvm::MachineInstrBundleIterator::getInstrIterator' data-ref="_ZNK4llvm26MachineInstrBundleIterator16getInstrIteratorEv">getInstrIterator</a>()));</td></tr>
<tr><th id="4339">4339</th><td>}</td></tr>
<tr><th id="4340">4340</th><td></td></tr>
<tr><th id="4341">4341</th><td><i class="doc">/// immediateExtend - Changes the instruction in place to one using an immediate</i></td></tr>
<tr><th id="4342">4342</th><td><i class="doc">/// extender.</i></td></tr>
<tr><th id="4343">4343</th><td><em>void</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo15immediateExtendERNS_12MachineInstrE" title='llvm::HexagonInstrInfo::immediateExtend' data-ref="_ZNK4llvm16HexagonInstrInfo15immediateExtendERNS_12MachineInstrE">immediateExtend</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="593MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="593MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="4344">4344</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((isExtendable(MI)||isConstExtended(MI)) &amp;&amp; &quot;Instruction must be extendable&quot;) ? void (0) : __assert_fail (&quot;(isExtendable(MI)||isConstExtended(MI)) &amp;&amp; \&quot;Instruction must be extendable\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp&quot;, 4345, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="member" href="#_ZNK4llvm16HexagonInstrInfo12isExtendableERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isExtendable' data-ref="_ZNK4llvm16HexagonInstrInfo12isExtendableERKNS_12MachineInstrE">isExtendable</a>(<a class="local col3 ref" href="#593MI" title='MI' data-ref="593MI">MI</a>)||<a class="member" href="#_ZNK4llvm16HexagonInstrInfo15isConstExtendedERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isConstExtended' data-ref="_ZNK4llvm16HexagonInstrInfo15isConstExtendedERKNS_12MachineInstrE">isConstExtended</a>(<a class="local col3 ref" href="#593MI" title='MI' data-ref="593MI">MI</a>)) &amp;&amp;</td></tr>
<tr><th id="4345">4345</th><td>                               <q>"Instruction must be extendable"</q>);</td></tr>
<tr><th id="4346">4346</th><td>  <i>// Find which operand is extendable.</i></td></tr>
<tr><th id="4347">4347</th><td>  <em>short</em> <dfn class="local col4 decl" id="594ExtOpNum" title='ExtOpNum' data-type='short' data-ref="594ExtOpNum">ExtOpNum</dfn> = <a class="member" href="#_ZNK4llvm16HexagonInstrInfo12getCExtOpNumERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getCExtOpNum' data-ref="_ZNK4llvm16HexagonInstrInfo12getCExtOpNumERKNS_12MachineInstrE">getCExtOpNum</a>(<a class="local col3 ref" href="#593MI" title='MI' data-ref="593MI">MI</a>);</td></tr>
<tr><th id="4348">4348</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="595MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="595MO">MO</dfn> = <a class="local col3 ref" href="#593MI" title='MI' data-ref="593MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#594ExtOpNum" title='ExtOpNum' data-ref="594ExtOpNum">ExtOpNum</a>);</td></tr>
<tr><th id="4349">4349</th><td>  <i>// This needs to be something we understand.</i></td></tr>
<tr><th id="4350">4350</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((MO.isMBB() || MO.isImm()) &amp;&amp; &quot;Branch with unknown extendable field type&quot;) ? void (0) : __assert_fail (&quot;(MO.isMBB() || MO.isImm()) &amp;&amp; \&quot;Branch with unknown extendable field type\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp&quot;, 4351, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col5 ref" href="#595MO" title='MO' data-ref="595MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>() || <a class="local col5 ref" href="#595MO" title='MO' data-ref="595MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) &amp;&amp;</td></tr>
<tr><th id="4351">4351</th><td>         <q>"Branch with unknown extendable field type"</q>);</td></tr>
<tr><th id="4352">4352</th><td>  <i>// Mark given operand as extended.</i></td></tr>
<tr><th id="4353">4353</th><td>  <a class="local col5 ref" href="#595MO" title='MO' data-ref="595MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand13addTargetFlagEj" title='llvm::MachineOperand::addTargetFlag' data-ref="_ZN4llvm14MachineOperand13addTargetFlagEj">addTargetFlag</a>(<span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::HexagonMOTargetFlagVal::HMOTF_ConstExtended" title='llvm::HexagonII::HexagonMOTargetFlagVal::HMOTF_ConstExtended' data-ref="llvm::HexagonII::HexagonMOTargetFlagVal::HMOTF_ConstExtended">HMOTF_ConstExtended</a>);</td></tr>
<tr><th id="4354">4354</th><td>}</td></tr>
<tr><th id="4355">4355</th><td></td></tr>
<tr><th id="4356">4356</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo25invertAndChangeJumpTargetERNS_12MachineInstrEPNS_17MachineBasicBlockE" title='llvm::HexagonInstrInfo::invertAndChangeJumpTarget' data-ref="_ZNK4llvm16HexagonInstrInfo25invertAndChangeJumpTargetERNS_12MachineInstrEPNS_17MachineBasicBlockE">invertAndChangeJumpTarget</dfn>(</td></tr>
<tr><th id="4357">4357</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="596MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="596MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="597NewTarget" title='NewTarget' data-type='llvm::MachineBasicBlock *' data-ref="597NewTarget">NewTarget</dfn>) <em>const</em> {</td></tr>
<tr><th id="4358">4358</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hexagon-instrinfo&quot;)) { dbgs() &lt;&lt; &quot;\n[invertAndChangeJumpTarget] to &quot; &lt;&lt; printMBBReference(*NewTarget); MI.dump();; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n[invertAndChangeJumpTarget] to "</q></td></tr>
<tr><th id="4359">4359</th><td>                    <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="local col7 ref" href="#597NewTarget" title='NewTarget' data-ref="597NewTarget">NewTarget</a>);</td></tr>
<tr><th id="4360">4360</th><td>             <a class="local col6 ref" href="#596MI" title='MI' data-ref="596MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>(););</td></tr>
<tr><th id="4361">4361</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.isBranch()) ? void (0) : __assert_fail (&quot;MI.isBranch()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp&quot;, 4361, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#596MI" title='MI' data-ref="596MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isBranch' data-ref="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE">isBranch</a>());</td></tr>
<tr><th id="4362">4362</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="598NewOpcode" title='NewOpcode' data-type='unsigned int' data-ref="598NewOpcode">NewOpcode</dfn> = <a class="member" href="#_ZNK4llvm16HexagonInstrInfo27getInvertedPredicatedOpcodeEi" title='llvm::HexagonInstrInfo::getInvertedPredicatedOpcode' data-ref="_ZNK4llvm16HexagonInstrInfo27getInvertedPredicatedOpcodeEi">getInvertedPredicatedOpcode</a>(<a class="local col6 ref" href="#596MI" title='MI' data-ref="596MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="4363">4363</th><td>  <em>int</em> <dfn class="local col9 decl" id="599TargetPos" title='TargetPos' data-type='int' data-ref="599TargetPos">TargetPos</dfn> = <a class="local col6 ref" href="#596MI" title='MI' data-ref="596MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <var>1</var>;</td></tr>
<tr><th id="4364">4364</th><td>  <i>// In general branch target is the last operand,</i></td></tr>
<tr><th id="4365">4365</th><td><i>  // but some implicit defs added at the end might change it.</i></td></tr>
<tr><th id="4366">4366</th><td>  <b>while</b> ((<a class="local col9 ref" href="#599TargetPos" title='TargetPos' data-ref="599TargetPos">TargetPos</a> &gt; -<var>1</var>) &amp;&amp; !<a class="local col6 ref" href="#596MI" title='MI' data-ref="596MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#599TargetPos" title='TargetPos' data-ref="599TargetPos">TargetPos</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>())</td></tr>
<tr><th id="4367">4367</th><td>    --<a class="local col9 ref" href="#599TargetPos" title='TargetPos' data-ref="599TargetPos">TargetPos</a>;</td></tr>
<tr><th id="4368">4368</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((TargetPos &gt;= 0) &amp;&amp; MI.getOperand(TargetPos).isMBB()) ? void (0) : __assert_fail (&quot;(TargetPos &gt;= 0) &amp;&amp; MI.getOperand(TargetPos).isMBB()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp&quot;, 4368, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col9 ref" href="#599TargetPos" title='TargetPos' data-ref="599TargetPos">TargetPos</a> &gt;= <var>0</var>) &amp;&amp; <a class="local col6 ref" href="#596MI" title='MI' data-ref="596MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#599TargetPos" title='TargetPos' data-ref="599TargetPos">TargetPos</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>());</td></tr>
<tr><th id="4369">4369</th><td>  <a class="local col6 ref" href="#596MI" title='MI' data-ref="596MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#599TargetPos" title='TargetPos' data-ref="599TargetPos">TargetPos</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setMBBEPNS_17MachineBasicBlockE" title='llvm::MachineOperand::setMBB' data-ref="_ZN4llvm14MachineOperand6setMBBEPNS_17MachineBasicBlockE">setMBB</a>(<a class="local col7 ref" href="#597NewTarget" title='NewTarget' data-ref="597NewTarget">NewTarget</a>);</td></tr>
<tr><th id="4370">4370</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableBranchPrediction" title='EnableBranchPrediction' data-use='m' data-ref="EnableBranchPrediction">EnableBranchPrediction</a> &amp;&amp; <a class="member" href="#_ZNK4llvm16HexagonInstrInfo15isPredicatedNewERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isPredicatedNew' data-ref="_ZNK4llvm16HexagonInstrInfo15isPredicatedNewERKNS_12MachineInstrE">isPredicatedNew</a>(<a class="local col6 ref" href="#596MI" title='MI' data-ref="596MI">MI</a>)) {</td></tr>
<tr><th id="4371">4371</th><td>    <a class="local col8 ref" href="#598NewOpcode" title='NewOpcode' data-ref="598NewOpcode">NewOpcode</a> = <a class="member" href="#_ZNK4llvm16HexagonInstrInfo17reversePredictionEj" title='llvm::HexagonInstrInfo::reversePrediction' data-ref="_ZNK4llvm16HexagonInstrInfo17reversePredictionEj">reversePrediction</a>(<a class="local col8 ref" href="#598NewOpcode" title='NewOpcode' data-ref="598NewOpcode">NewOpcode</a>);</td></tr>
<tr><th id="4372">4372</th><td>  }</td></tr>
<tr><th id="4373">4373</th><td>  MI.setDesc(<span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(NewOpcode));</td></tr>
<tr><th id="4374">4374</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4375">4375</th><td>}</td></tr>
<tr><th id="4376">4376</th><td></td></tr>
<tr><th id="4377">4377</th><td><em>void</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo23genAllInsnTimingClassesERNS_15MachineFunctionE" title='llvm::HexagonInstrInfo::genAllInsnTimingClasses' data-ref="_ZNK4llvm16HexagonInstrInfo23genAllInsnTimingClassesERNS_15MachineFunctionE">genAllInsnTimingClasses</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="600MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="600MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="4378">4378</th><td>  <i>/* +++ The code below is used to generate complete set of Hexagon Insn +++ */</i></td></tr>
<tr><th id="4379">4379</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator">iterator</a> <dfn class="local col1 decl" id="601A" title='A' data-type='MachineFunction::iterator' data-ref="601A">A</dfn> = <a class="local col0 ref" href="#600MF" title='MF' data-ref="600MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction5beginEv" title='llvm::MachineFunction::begin' data-ref="_ZN4llvm15MachineFunction5beginEv">begin</a>();</td></tr>
<tr><th id="4380">4380</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="602B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="602B">B</dfn> = <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col1 ref" href="#601A" title='A' data-ref="601A">A</a>;</td></tr>
<tr><th id="4381">4381</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="603I" title='I' data-type='MachineBasicBlock::iterator' data-ref="603I">I</dfn> = <a class="local col2 ref" href="#602B" title='B' data-ref="602B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="4382">4382</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col4 decl" id="604DL" title='DL' data-type='llvm::DebugLoc' data-ref="604DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col3 ref" href="#603I" title='I' data-ref="603I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="4383">4383</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="605NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="605NewMI">NewMI</dfn>;</td></tr>
<tr><th id="4384">4384</th><td></td></tr>
<tr><th id="4385">4385</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="606insn" title='insn' data-type='unsigned int' data-ref="606insn">insn</dfn> = <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#581" title='llvm::TargetOpcode::GENERIC_OP_END' data-ref="llvm::TargetOpcode::GENERIC_OP_END">GENERIC_OP_END</a>+<var>1</var>;</td></tr>
<tr><th id="4386">4386</th><td>       insn &lt; Hexagon::<span class='error' title="no member named &apos;INSTRUCTION_LIST_END&apos; in namespace &apos;llvm::Hexagon&apos;">INSTRUCTION_LIST_END</span>; ++<a class="local col6 ref" href="#606insn" title='insn' data-ref="606insn">insn</a>) {</td></tr>
<tr><th id="4387">4387</th><td>    NewMI = BuildMI(B, I, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(insn));</td></tr>
<tr><th id="4388">4388</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hexagon-instrinfo&quot;)) { dbgs() &lt;&lt; &quot;\n&quot; &lt;&lt; getName(NewMI-&gt;getOpcode()) &lt;&lt; &quot;  Class: &quot; &lt;&lt; NewMI-&gt;getDesc().getSchedClass(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"\n"</q></td></tr>
<tr><th id="4389">4389</th><td>                      &lt;&lt; <span class='error' title="use of undeclared identifier &apos;getName&apos;">getName</span>(NewMI-&gt;getOpcode())</td></tr>
<tr><th id="4390">4390</th><td>                      &lt;&lt; <q>"  Class: "</q> &lt;&lt; NewMI-&gt;getDesc().getSchedClass());</td></tr>
<tr><th id="4391">4391</th><td>    <a class="local col5 ref" href="#605NewMI" title='NewMI' data-ref="605NewMI">NewMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="4392">4392</th><td>  }</td></tr>
<tr><th id="4393">4393</th><td>  <i>/* --- The code above is used to generate complete set of Hexagon Insn --- */</i></td></tr>
<tr><th id="4394">4394</th><td>}</td></tr>
<tr><th id="4395">4395</th><td></td></tr>
<tr><th id="4396">4396</th><td><i>// inverts the predication logic.</i></td></tr>
<tr><th id="4397">4397</th><td><i>// p -&gt; NotP</i></td></tr>
<tr><th id="4398">4398</th><td><i>// NotP -&gt; P</i></td></tr>
<tr><th id="4399">4399</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo16reversePredSenseERNS_12MachineInstrE" title='llvm::HexagonInstrInfo::reversePredSense' data-ref="_ZNK4llvm16HexagonInstrInfo16reversePredSenseERNS_12MachineInstrE">reversePredSense</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="607MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="607MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="4400">4400</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hexagon-instrinfo&quot;)) { dbgs() &lt;&lt; &quot;\nTrying to reverse pred. sense of:&quot;; MI.dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\nTrying to reverse pred. sense of:"</q>; <a class="local col7 ref" href="#607MI" title='MI' data-ref="607MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="4401">4401</th><td>  MI.setDesc(<span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(getInvertedPredicatedOpcode(MI.getOpcode())));</td></tr>
<tr><th id="4402">4402</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4403">4403</th><td>}</td></tr>
<tr><th id="4404">4404</th><td></td></tr>
<tr><th id="4405">4405</th><td><i>// Reverse the branch prediction.</i></td></tr>
<tr><th id="4406">4406</th><td><em>unsigned</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo17reversePredictionEj" title='llvm::HexagonInstrInfo::reversePrediction' data-ref="_ZNK4llvm16HexagonInstrInfo17reversePredictionEj">reversePrediction</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="608Opcode" title='Opcode' data-type='unsigned int' data-ref="608Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="4407">4407</th><td>  <em>int</em> <dfn class="local col9 decl" id="609PredRevOpcode" title='PredRevOpcode' data-type='int' data-ref="609PredRevOpcode">PredRevOpcode</dfn> = -<var>1</var>;</td></tr>
<tr><th id="4408">4408</th><td>  <b>if</b> (isPredictedTaken(Opcode))</td></tr>
<tr><th id="4409">4409</th><td>    PredRevOpcode = Hexagon::<span class='error' title="no member named &apos;notTakenBranchPrediction&apos; in namespace &apos;llvm::Hexagon&apos;">notTakenBranchPrediction</span>(Opcode);</td></tr>
<tr><th id="4410">4410</th><td>  <b>else</b></td></tr>
<tr><th id="4411">4411</th><td>    PredRevOpcode = Hexagon::<span class='error' title="no member named &apos;takenBranchPrediction&apos; in namespace &apos;llvm::Hexagon&apos;">takenBranchPrediction</span>(Opcode);</td></tr>
<tr><th id="4412">4412</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (PredRevOpcode &gt; 0) ? void (0) : __assert_fail (&quot;PredRevOpcode &gt; 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp&quot;, 4412, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#609PredRevOpcode" title='PredRevOpcode' data-ref="609PredRevOpcode">PredRevOpcode</a> &gt; <var>0</var>);</td></tr>
<tr><th id="4413">4413</th><td>  <b>return</b> <a class="local col9 ref" href="#609PredRevOpcode" title='PredRevOpcode' data-ref="609PredRevOpcode">PredRevOpcode</a>;</td></tr>
<tr><th id="4414">4414</th><td>}</td></tr>
<tr><th id="4415">4415</th><td></td></tr>
<tr><th id="4416">4416</th><td><i>// TODO: Add more rigorous validation.</i></td></tr>
<tr><th id="4417">4417</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo18validateBranchCondERKNS_8ArrayRefINS_14MachineOperandEEE" title='llvm::HexagonInstrInfo::validateBranchCond' data-ref="_ZNK4llvm16HexagonInstrInfo18validateBranchCondERKNS_8ArrayRefINS_14MachineOperandEEE">validateBranchCond</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col0 decl" id="610Cond" title='Cond' data-type='const ArrayRef&lt;llvm::MachineOperand&gt; &amp;' data-ref="610Cond">Cond</dfn>)</td></tr>
<tr><th id="4418">4418</th><td>      <em>const</em> {</td></tr>
<tr><th id="4419">4419</th><td>  <b>return</b> <a class="local col0 ref" href="#610Cond" title='Cond' data-ref="610Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv">empty</a>() || (<a class="local col0 ref" href="#610Cond" title='Cond' data-ref="610Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; (<a class="local col0 ref" href="#610Cond" title='Cond' data-ref="610Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() != <var>1</var>));</td></tr>
<tr><th id="4420">4420</th><td>}</td></tr>
<tr><th id="4421">4421</th><td></td></tr>
<tr><th id="4422">4422</th><td><em>void</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::</td></tr>
<tr><th id="4423">4423</th><td><dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo15setBundleNoShufENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEE" title='llvm::HexagonInstrInfo::setBundleNoShuf' data-ref="_ZNK4llvm16HexagonInstrInfo15setBundleNoShufENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEE">setBundleNoShuf</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::instr_iterator" title='llvm::MachineBasicBlock::instr_iterator' data-type='Instructions::iterator' data-ref="llvm::MachineBasicBlock::instr_iterator">instr_iterator</a> <dfn class="local col1 decl" id="611MIB" title='MIB' data-type='MachineBasicBlock::instr_iterator' data-ref="611MIB">MIB</dfn>) <em>const</em> {</td></tr>
<tr><th id="4424">4424</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MIB-&gt;isBundle()) ? void (0) : __assert_fail (&quot;MIB-&gt;isBundle()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp&quot;, 4424, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#611MIB" title='MIB' data-ref="611MIB">MIB</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBundleEv" title='llvm::MachineInstr::isBundle' data-ref="_ZNK4llvm12MachineInstr8isBundleEv">isBundle</a>());</td></tr>
<tr><th id="4425">4425</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="612Operand" title='Operand' data-type='llvm::MachineOperand &amp;' data-ref="612Operand">Operand</dfn> = <a class="local col1 ref" href="#611MIB" title='MIB' data-ref="611MIB">MIB</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="4426">4426</th><td>  <b>if</b> (<a class="local col2 ref" href="#612Operand" title='Operand' data-ref="612Operand">Operand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="4427">4427</th><td>    <a class="local col2 ref" href="#612Operand" title='Operand' data-ref="612Operand">Operand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col2 ref" href="#612Operand" title='Operand' data-ref="612Operand">Operand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() | <a class="enum" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo::BundleAttribute::memShufDisabledMask" title='llvm::HexagonInstrInfo::BundleAttribute::memShufDisabledMask' data-ref="llvm::HexagonInstrInfo::BundleAttribute::memShufDisabledMask">memShufDisabledMask</a>);</td></tr>
<tr><th id="4428">4428</th><td>  <b>else</b></td></tr>
<tr><th id="4429">4429</th><td>    <a class="local col1 ref" href="#611MIB" title='MIB' data-ref="611MIB">MIB</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<a class="enum" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo::BundleAttribute::memShufDisabledMask" title='llvm::HexagonInstrInfo::BundleAttribute::memShufDisabledMask' data-ref="llvm::HexagonInstrInfo::BundleAttribute::memShufDisabledMask">memShufDisabledMask</a>));</td></tr>
<tr><th id="4430">4430</th><td>}</td></tr>
<tr><th id="4431">4431</th><td></td></tr>
<tr><th id="4432">4432</th><td><em>bool</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo15getBundleNoShufERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getBundleNoShuf' data-ref="_ZNK4llvm16HexagonInstrInfo15getBundleNoShufERKNS_12MachineInstrE">getBundleNoShuf</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="613MIB" title='MIB' data-type='const llvm::MachineInstr &amp;' data-ref="613MIB">MIB</dfn>) <em>const</em> {</td></tr>
<tr><th id="4433">4433</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MIB.isBundle()) ? void (0) : __assert_fail (&quot;MIB.isBundle()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp&quot;, 4433, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#613MIB" title='MIB' data-ref="613MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBundleEv" title='llvm::MachineInstr::isBundle' data-ref="_ZNK4llvm12MachineInstr8isBundleEv">isBundle</a>());</td></tr>
<tr><th id="4434">4434</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="614Operand" title='Operand' data-type='const llvm::MachineOperand &amp;' data-ref="614Operand">Operand</dfn> = <a class="local col3 ref" href="#613MIB" title='MIB' data-ref="613MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="4435">4435</th><td>  <b>return</b> (<a class="local col4 ref" href="#614Operand" title='Operand' data-ref="614Operand">Operand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; (<a class="local col4 ref" href="#614Operand" title='Operand' data-ref="614Operand">Operand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() &amp; <a class="enum" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo::BundleAttribute::memShufDisabledMask" title='llvm::HexagonInstrInfo::BundleAttribute::memShufDisabledMask' data-ref="llvm::HexagonInstrInfo::BundleAttribute::memShufDisabledMask">memShufDisabledMask</a>) != <var>0</var>);</td></tr>
<tr><th id="4436">4436</th><td>}</td></tr>
<tr><th id="4437">4437</th><td></td></tr>
<tr><th id="4438">4438</th><td><i>// Addressing mode relations.</i></td></tr>
<tr><th id="4439">4439</th><td><em>short</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo21changeAddrMode_abs_ioEs" title='llvm::HexagonInstrInfo::changeAddrMode_abs_io' data-ref="_ZNK4llvm16HexagonInstrInfo21changeAddrMode_abs_ioEs">changeAddrMode_abs_io</dfn>(<em>short</em> <dfn class="local col5 decl" id="615Opc" title='Opc' data-type='short' data-ref="615Opc">Opc</dfn>) <em>const</em> {</td></tr>
<tr><th id="4440">4440</th><td>  <b>return</b> Opc &gt;= <var>0</var> ? Hexagon::<span class='error' title="no member named &apos;changeAddrMode_abs_io&apos; in namespace &apos;llvm::Hexagon&apos;">changeAddrMode_abs_io</span>(Opc) : Opc;</td></tr>
<tr><th id="4441">4441</th><td>}</td></tr>
<tr><th id="4442">4442</th><td></td></tr>
<tr><th id="4443">4443</th><td><em>short</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo21changeAddrMode_io_absEs" title='llvm::HexagonInstrInfo::changeAddrMode_io_abs' data-ref="_ZNK4llvm16HexagonInstrInfo21changeAddrMode_io_absEs">changeAddrMode_io_abs</dfn>(<em>short</em> <dfn class="local col6 decl" id="616Opc" title='Opc' data-type='short' data-ref="616Opc">Opc</dfn>) <em>const</em> {</td></tr>
<tr><th id="4444">4444</th><td>  <b>return</b> Opc &gt;= <var>0</var> ? Hexagon::<span class='error' title="no member named &apos;changeAddrMode_io_abs&apos; in namespace &apos;llvm::Hexagon&apos;">changeAddrMode_io_abs</span>(Opc) : Opc;</td></tr>
<tr><th id="4445">4445</th><td>}</td></tr>
<tr><th id="4446">4446</th><td></td></tr>
<tr><th id="4447">4447</th><td><em>short</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo20changeAddrMode_io_piEs" title='llvm::HexagonInstrInfo::changeAddrMode_io_pi' data-ref="_ZNK4llvm16HexagonInstrInfo20changeAddrMode_io_piEs">changeAddrMode_io_pi</dfn>(<em>short</em> <dfn class="local col7 decl" id="617Opc" title='Opc' data-type='short' data-ref="617Opc">Opc</dfn>) <em>const</em> {</td></tr>
<tr><th id="4448">4448</th><td>  <b>return</b> Opc &gt;= <var>0</var> ? Hexagon::<span class='error' title="no member named &apos;changeAddrMode_io_pi&apos; in namespace &apos;llvm::Hexagon&apos;">changeAddrMode_io_pi</span>(Opc) : Opc;</td></tr>
<tr><th id="4449">4449</th><td>}</td></tr>
<tr><th id="4450">4450</th><td></td></tr>
<tr><th id="4451">4451</th><td><em>short</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo20changeAddrMode_io_rrEs" title='llvm::HexagonInstrInfo::changeAddrMode_io_rr' data-ref="_ZNK4llvm16HexagonInstrInfo20changeAddrMode_io_rrEs">changeAddrMode_io_rr</dfn>(<em>short</em> <dfn class="local col8 decl" id="618Opc" title='Opc' data-type='short' data-ref="618Opc">Opc</dfn>) <em>const</em> {</td></tr>
<tr><th id="4452">4452</th><td>  <b>return</b> Opc &gt;= <var>0</var> ? Hexagon::<span class='error' title="no member named &apos;changeAddrMode_io_rr&apos; in namespace &apos;llvm::Hexagon&apos;">changeAddrMode_io_rr</span>(Opc) : Opc;</td></tr>
<tr><th id="4453">4453</th><td>}</td></tr>
<tr><th id="4454">4454</th><td></td></tr>
<tr><th id="4455">4455</th><td><em>short</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo20changeAddrMode_pi_ioEs" title='llvm::HexagonInstrInfo::changeAddrMode_pi_io' data-ref="_ZNK4llvm16HexagonInstrInfo20changeAddrMode_pi_ioEs">changeAddrMode_pi_io</dfn>(<em>short</em> <dfn class="local col9 decl" id="619Opc" title='Opc' data-type='short' data-ref="619Opc">Opc</dfn>) <em>const</em> {</td></tr>
<tr><th id="4456">4456</th><td>  <b>return</b> Opc &gt;= <var>0</var> ? Hexagon::<span class='error' title="no member named &apos;changeAddrMode_pi_io&apos; in namespace &apos;llvm::Hexagon&apos;">changeAddrMode_pi_io</span>(Opc) : Opc;</td></tr>
<tr><th id="4457">4457</th><td>}</td></tr>
<tr><th id="4458">4458</th><td></td></tr>
<tr><th id="4459">4459</th><td><em>short</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo20changeAddrMode_rr_ioEs" title='llvm::HexagonInstrInfo::changeAddrMode_rr_io' data-ref="_ZNK4llvm16HexagonInstrInfo20changeAddrMode_rr_ioEs">changeAddrMode_rr_io</dfn>(<em>short</em> <dfn class="local col0 decl" id="620Opc" title='Opc' data-type='short' data-ref="620Opc">Opc</dfn>) <em>const</em> {</td></tr>
<tr><th id="4460">4460</th><td>  <b>return</b> Opc &gt;= <var>0</var> ? Hexagon::<span class='error' title="no member named &apos;changeAddrMode_rr_io&apos; in namespace &apos;llvm::Hexagon&apos;">changeAddrMode_rr_io</span>(Opc) : Opc;</td></tr>
<tr><th id="4461">4461</th><td>}</td></tr>
<tr><th id="4462">4462</th><td></td></tr>
<tr><th id="4463">4463</th><td><em>short</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo20changeAddrMode_rr_urEs" title='llvm::HexagonInstrInfo::changeAddrMode_rr_ur' data-ref="_ZNK4llvm16HexagonInstrInfo20changeAddrMode_rr_urEs">changeAddrMode_rr_ur</dfn>(<em>short</em> <dfn class="local col1 decl" id="621Opc" title='Opc' data-type='short' data-ref="621Opc">Opc</dfn>) <em>const</em> {</td></tr>
<tr><th id="4464">4464</th><td>  <b>return</b> Opc &gt;= <var>0</var> ? Hexagon::<span class='error' title="no member named &apos;changeAddrMode_rr_ur&apos; in namespace &apos;llvm::Hexagon&apos;">changeAddrMode_rr_ur</span>(Opc) : Opc;</td></tr>
<tr><th id="4465">4465</th><td>}</td></tr>
<tr><th id="4466">4466</th><td></td></tr>
<tr><th id="4467">4467</th><td><em>short</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonInstrInfo20changeAddrMode_ur_rrEs" title='llvm::HexagonInstrInfo::changeAddrMode_ur_rr' data-ref="_ZNK4llvm16HexagonInstrInfo20changeAddrMode_ur_rrEs">changeAddrMode_ur_rr</dfn>(<em>short</em> <dfn class="local col2 decl" id="622Opc" title='Opc' data-type='short' data-ref="622Opc">Opc</dfn>) <em>const</em> {</td></tr>
<tr><th id="4468">4468</th><td>  <b>return</b> Opc &gt;= <var>0</var> ? Hexagon::<span class='error' title="no member named &apos;changeAddrMode_ur_rr&apos; in namespace &apos;llvm::Hexagon&apos;">changeAddrMode_ur_rr</span>(Opc) : Opc;</td></tr>
<tr><th id="4469">4469</th><td>}</td></tr>
<tr><th id="4470">4470</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
