{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1509458634545 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1509458634549 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 31 15:03:52 2017 " "Processing started: Tue Oct 31 15:03:52 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1509458634549 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1509458634549 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_contr -c VGA_contr " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_contr -c VGA_contr" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1509458634550 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1509458636525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scancode_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scancode_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Scancode_control-arch " "Found design unit 1: Scancode_control-arch" {  } { { "Scancode_control.vhd" "" { Text "U:/es/projects/projgroup78/Lab3_VGA/Scancode_control.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1509458637828 ""} { "Info" "ISGN_ENTITY_NAME" "1 Scancode_control " "Found entity 1: Scancode_control" {  } { { "Scancode_control.vhd" "" { Text "U:/es/projects/projgroup78/Lab3_VGA/Scancode_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1509458637828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1509458637828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setting_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file setting_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 setting_decoder-rtl " "Found design unit 1: setting_decoder-rtl" {  } { { "setting_decoder.vhd" "" { Text "U:/es/projects/projgroup78/Lab3_VGA/setting_decoder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1509458638110 ""} { "Info" "ISGN_ENTITY_NAME" "1 setting_decoder " "Found entity 1: setting_decoder" {  } { { "setting_decoder.vhd" "" { Text "U:/es/projects/projgroup78/Lab3_VGA/setting_decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1509458638110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1509458638110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_contr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vga_contr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_contr " "Found entity 1: VGA_contr" {  } { { "VGA_contr.bdf" "" { Schematic "U:/es/projects/projgroup78/Lab3_VGA/VGA_contr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1509458638337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1509458638337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixelcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pixelcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixelcounter-rtl " "Found design unit 1: pixelcounter-rtl" {  } { { "pixelcounter.vhd" "" { Text "U:/es/projects/projgroup78/Lab3_VGA/pixelcounter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1509458638625 ""} { "Info" "ISGN_ENTITY_NAME" "1 pixelcounter " "Found entity 1: pixelcounter" {  } { { "pixelcounter.vhd" "" { Text "U:/es/projects/projgroup78/Lab3_VGA/pixelcounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1509458638625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1509458638625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hsyncr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hsyncr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hsyncr-rtl " "Found design unit 1: hsyncr-rtl" {  } { { "hsyncr.vhd" "" { Text "U:/es/projects/projgroup78/Lab3_VGA/hsyncr.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1509458638947 ""} { "Info" "ISGN_ENTITY_NAME" "1 hsyncr " "Found entity 1: hsyncr" {  } { { "hsyncr.vhd" "" { Text "U:/es/projects/projgroup78/Lab3_VGA/hsyncr.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1509458638947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1509458638947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "linecounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file linecounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 linecounter-rtl " "Found design unit 1: linecounter-rtl" {  } { { "linecounter.vhd" "" { Text "U:/es/projects/projgroup78/Lab3_VGA/linecounter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1509458639205 ""} { "Info" "ISGN_ENTITY_NAME" "1 linecounter " "Found entity 1: linecounter" {  } { { "linecounter.vhd" "" { Text "U:/es/projects/projgroup78/Lab3_VGA/linecounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1509458639205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1509458639205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vsyncr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vsyncr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vsyncr-rtl " "Found design unit 1: vsyncr-rtl" {  } { { "vsyncr.vhd" "" { Text "U:/es/projects/projgroup78/Lab3_VGA/vsyncr.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1509458639463 ""} { "Info" "ISGN_ENTITY_NAME" "1 vsyncr " "Found entity 1: vsyncr" {  } { { "vsyncr.vhd" "" { Text "U:/es/projects/projgroup78/Lab3_VGA/vsyncr.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1509458639463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1509458639463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blank_video.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blank_video.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blank_video-rtl " "Found design unit 1: blank_video-rtl" {  } { { "blank_video.vhd" "" { Text "U:/es/projects/projgroup78/Lab3_VGA/blank_video.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1509458639739 ""} { "Info" "ISGN_ENTITY_NAME" "1 blank_video " "Found entity 1: blank_video" {  } { { "blank_video.vhd" "" { Text "U:/es/projects/projgroup78/Lab3_VGA/blank_video.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1509458639739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1509458639739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blank_syncr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blank_syncr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blank_syncr-rtl " "Found design unit 1: blank_syncr-rtl" {  } { { "blank_syncr.vhd" "" { Text "U:/es/projects/projgroup78/Lab3_VGA/blank_syncr.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1509458640046 ""} { "Info" "ISGN_ENTITY_NAME" "1 blank_syncr " "Found entity 1: blank_syncr" {  } { { "blank_syncr.vhd" "" { Text "U:/es/projects/projgroup78/Lab3_VGA/blank_syncr.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1509458640046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1509458640046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pixel_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixel_reg-rtl " "Found design unit 1: pixel_reg-rtl" {  } { { "pixel_reg.vhd" "" { Text "U:/es/projects/projgroup78/Lab3_VGA/pixel_reg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1509458640329 ""} { "Info" "ISGN_ENTITY_NAME" "1 pixel_reg " "Found entity 1: pixel_reg" {  } { { "pixel_reg.vhd" "" { Text "U:/es/projects/projgroup78/Lab3_VGA/pixel_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1509458640329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1509458640329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_gen-behave " "Found design unit 1: vga_gen-behave" {  } { { "vga_gen.vhd" "" { Text "U:/es/projects/projgroup78/Lab3_VGA/vga_gen.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1509458640579 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_gen " "Found entity 1: vga_gen" {  } { { "vga_gen.vhd" "" { Text "U:/es/projects/projgroup78/Lab3_VGA/vga_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1509458640579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1509458640579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_gen-rtl " "Found design unit 1: clock_gen-rtl" {  } { { "clock_gen.vhd" "" { Text "U:/es/projects/projgroup78/Lab3_VGA/clock_gen.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1509458640834 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_gen " "Found entity 1: clock_gen" {  } { { "clock_gen.vhd" "" { Text "U:/es/projects/projgroup78/Lab3_VGA/clock_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1509458640834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1509458640834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "group_no.vhd 2 1 " "Found 2 design units, including 1 entities, in source file group_no.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 group_no-foo " "Found design unit 1: group_no-foo" {  } { { "group_no.vhd" "" { Text "U:/es/projects/projgroup78/Lab3_VGA/group_no.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1509458641187 ""} { "Info" "ISGN_ENTITY_NAME" "1 group_no " "Found entity 1: group_no" {  } { { "group_no.vhd" "" { Text "U:/es/projects/projgroup78/Lab3_VGA/group_no.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1509458641187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1509458641187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "PLL.vhd" "" { Text "U:/es/projects/projgroup78/Lab3_VGA/PLL.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1509458641472 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "U:/es/projects/projgroup78/Lab3_VGA/PLL.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1509458641472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1509458641472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "screen_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file screen_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 screen_control-rtl " "Found design unit 1: screen_control-rtl" {  } { { "screen_control.vhd" "" { Text "U:/es/projects/projgroup78/Lab3_VGA/screen_control.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1509458641735 ""} { "Info" "ISGN_ENTITY_NAME" "1 screen_control " "Found entity 1: screen_control" {  } { { "screen_control.vhd" "" { Text "U:/es/projects/projgroup78/Lab3_VGA/screen_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1509458641735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1509458641735 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_contr " "Elaborating entity \"VGA_contr\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1509458642550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hsyncr hsyncr:inst12 " "Elaborating entity \"hsyncr\" for hierarchy \"hsyncr:inst12\"" {  } { { "VGA_contr.bdf" "inst12" { Schematic "U:/es/projects/projgroup78/Lab3_VGA/VGA_contr.bdf" { { 200 1000 1112 288 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1509458642748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:inst4 " "Elaborating entity \"PLL\" for hierarchy \"PLL:inst4\"" {  } { { "VGA_contr.bdf" "inst4" { Schematic "U:/es/projects/projgroup78/Lab3_VGA/VGA_contr.bdf" { { 200 -136 128 352 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1509458642957 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "areset PLL.vhd(28) " "VHDL Process Statement warning at PLL.vhd(28): signal \"areset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PLL.vhd" "" { Text "U:/es/projects/projgroup78/Lab3_VGA/PLL.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1509458643020 "|VGA_contr|PLL:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixelcounter pixelcounter:inst6 " "Elaborating entity \"pixelcounter\" for hierarchy \"pixelcounter:inst6\"" {  } { { "VGA_contr.bdf" "inst6" { Schematic "U:/es/projects/projgroup78/Lab3_VGA/VGA_contr.bdf" { { 232 408 528 312 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1509458643162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vsyncr vsyncr:inst13 " "Elaborating entity \"vsyncr\" for hierarchy \"vsyncr:inst13\"" {  } { { "VGA_contr.bdf" "inst13" { Schematic "U:/es/projects/projgroup78/Lab3_VGA/VGA_contr.bdf" { { 320 1000 1112 408 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1509458643364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "linecounter linecounter:inst " "Elaborating entity \"linecounter\" for hierarchy \"linecounter:inst\"" {  } { { "VGA_contr.bdf" "inst" { Schematic "U:/es/projects/projgroup78/Lab3_VGA/VGA_contr.bdf" { { 352 408 528 440 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1509458643596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_gen vga_gen:inst19 " "Elaborating entity \"vga_gen\" for hierarchy \"vga_gen:inst19\"" {  } { { "VGA_contr.bdf" "inst19" { Schematic "U:/es/projects/projgroup78/Lab3_VGA/VGA_contr.bdf" { { 520 1278 1462 664 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1509458643821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blank_syncr blank_syncr:inst18 " "Elaborating entity \"blank_syncr\" for hierarchy \"blank_syncr:inst18\"" {  } { { "VGA_contr.bdf" "inst18" { Schematic "U:/es/projects/projgroup78/Lab3_VGA/VGA_contr.bdf" { { 696 1024 1112 784 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1509458644062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blank_video blank_video:inst17 " "Elaborating entity \"blank_video\" for hierarchy \"blank_video:inst17\"" {  } { { "VGA_contr.bdf" "inst17" { Schematic "U:/es/projects/projgroup78/Lab3_VGA/VGA_contr.bdf" { { 696 584 696 776 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1509458644280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_reg pixel_reg:inst1 " "Elaborating entity \"pixel_reg\" for hierarchy \"pixel_reg:inst1\"" {  } { { "VGA_contr.bdf" "inst1" { Schematic "U:/es/projects/projgroup78/Lab3_VGA/VGA_contr.bdf" { { 448 952 1144 560 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1509458644487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "screen_control screen_control:inst5 " "Elaborating entity \"screen_control\" for hierarchy \"screen_control:inst5\"" {  } { { "VGA_contr.bdf" "inst5" { Schematic "U:/es/projects/projgroup78/Lab3_VGA/VGA_contr.bdf" { { 424 656 880 568 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1509458644709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "setting_decoder setting_decoder:inst7 " "Elaborating entity \"setting_decoder\" for hierarchy \"setting_decoder:inst7\"" {  } { { "VGA_contr.bdf" "inst7" { Schematic "U:/es/projects/projgroup78/Lab3_VGA/VGA_contr.bdf" { { 856 632 864 1000 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1509458644931 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "settings_data setting_decoder.vhd(23) " "VHDL Process Statement warning at setting_decoder.vhd(23): inferring latch(es) for signal or variable \"settings_data\", which holds its previous value in one or more paths through the process" {  } { { "setting_decoder.vhd" "" { Text "U:/es/projects/projgroup78/Lab3_VGA/setting_decoder.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1509458644986 "|VGA_contr|setting_decoder:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scancode_control Scancode_control:inst11 " "Elaborating entity \"Scancode_control\" for hierarchy \"Scancode_control:inst11\"" {  } { { "VGA_contr.bdf" "inst11" { Schematic "U:/es/projects/projgroup78/Lab3_VGA/VGA_contr.bdf" { { 912 288 504 1184 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1509458645138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "group_no group_no:inst2 " "Elaborating entity \"group_no\" for hierarchy \"group_no:inst2\"" {  } { { "VGA_contr.bdf" "inst2" { Schematic "U:/es/projects/projgroup78/Lab3_VGA/VGA_contr.bdf" { { -8 496 592 72 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1509458645377 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "hsyncr.vhd" "" { Text "U:/es/projects/projgroup78/Lab3_VGA/hsyncr.vhd" 9 -1 0 } } { "vsyncr.vhd" "" { Text "U:/es/projects/projgroup78/Lab3_VGA/vsyncr.vhd" 9 -1 0 } } { "setting_decoder.vhd" "" { Text "U:/es/projects/projgroup78/Lab3_VGA/setting_decoder.vhd" 25 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1509458647992 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1509458647995 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vga_sync GND " "Pin \"vga_sync\" is stuck at GND" {  } { { "VGA_contr.bdf" "" { Schematic "U:/es/projects/projgroup78/Lab3_VGA/VGA_contr.bdf" { { 608 1486 1662 624 "vga_sync" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1509458648398 "|VGA_contr|vga_sync"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG8 VCC " "Pin \"LEDG8\" is stuck at VCC" {  } { { "VGA_contr.bdf" "" { Schematic "U:/es/projects/projgroup78/Lab3_VGA/VGA_contr.bdf" { { 272 144 320 288 "LEDG8" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1509458648398 "|VGA_contr|LEDG8"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "VGA_contr.bdf" "" { Schematic "U:/es/projects/projgroup78/Lab3_VGA/VGA_contr.bdf" { { 32 632 808 48 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1509458648398 "|VGA_contr|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "VGA_contr.bdf" "" { Schematic "U:/es/projects/projgroup78/Lab3_VGA/VGA_contr.bdf" { { 32 632 808 48 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1509458648398 "|VGA_contr|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "VGA_contr.bdf" "" { Schematic "U:/es/projects/projgroup78/Lab3_VGA/VGA_contr.bdf" { { 32 632 808 48 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1509458648398 "|VGA_contr|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "VGA_contr.bdf" "" { Schematic "U:/es/projects/projgroup78/Lab3_VGA/VGA_contr.bdf" { { 32 632 808 48 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1509458648398 "|VGA_contr|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] VCC " "Pin \"HEX6\[4\]\" is stuck at VCC" {  } { { "VGA_contr.bdf" "" { Schematic "U:/es/projects/projgroup78/Lab3_VGA/VGA_contr.bdf" { { 32 632 808 48 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1509458648398 "|VGA_contr|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "VGA_contr.bdf" "" { Schematic "U:/es/projects/projgroup78/Lab3_VGA/VGA_contr.bdf" { { 32 632 808 48 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1509458648398 "|VGA_contr|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "VGA_contr.bdf" "" { Schematic "U:/es/projects/projgroup78/Lab3_VGA/VGA_contr.bdf" { { 32 632 808 48 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1509458648398 "|VGA_contr|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "VGA_contr.bdf" "" { Schematic "U:/es/projects/projgroup78/Lab3_VGA/VGA_contr.bdf" { { 16 632 808 32 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1509458648398 "|VGA_contr|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "VGA_contr.bdf" "" { Schematic "U:/es/projects/projgroup78/Lab3_VGA/VGA_contr.bdf" { { 16 632 808 32 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1509458648398 "|VGA_contr|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "VGA_contr.bdf" "" { Schematic "U:/es/projects/projgroup78/Lab3_VGA/VGA_contr.bdf" { { 16 632 808 32 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1509458648398 "|VGA_contr|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "VGA_contr.bdf" "" { Schematic "U:/es/projects/projgroup78/Lab3_VGA/VGA_contr.bdf" { { 16 632 808 32 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1509458648398 "|VGA_contr|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] VCC " "Pin \"HEX7\[4\]\" is stuck at VCC" {  } { { "VGA_contr.bdf" "" { Schematic "U:/es/projects/projgroup78/Lab3_VGA/VGA_contr.bdf" { { 16 632 808 32 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1509458648398 "|VGA_contr|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "VGA_contr.bdf" "" { Schematic "U:/es/projects/projgroup78/Lab3_VGA/VGA_contr.bdf" { { 16 632 808 32 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1509458648398 "|VGA_contr|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "VGA_contr.bdf" "" { Schematic "U:/es/projects/projgroup78/Lab3_VGA/VGA_contr.bdf" { { 16 632 808 32 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1509458648398 "|VGA_contr|HEX7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1509458648398 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1509458648562 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1509458651807 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1509458651807 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "405 " "Implemented 405 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1509458652705 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1509458652705 ""} { "Info" "ICUT_CUT_TM_LCELLS" "353 " "Implemented 353 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1509458652705 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1509458652705 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "490 " "Peak virtual memory: 490 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1509458653024 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 31 15:04:12 2017 " "Processing ended: Tue Oct 31 15:04:12 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1509458653024 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1509458653024 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1509458653024 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1509458653024 ""}
