

================================================================
== Vitis HLS Report for 'extendKey'
================================================================
* Date:           Fri Jun 17 13:15:45 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  40.00 ns|  2.825 ns|    10.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      255|      255|  10.200 us|  10.200 us|  255|  255|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                               |                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                    Instance                   |                Module               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_extendKey_Pipeline_extendKey_label5_fu_12  |extendKey_Pipeline_extendKey_label5  |       10|       10|  0.400 us|  0.400 us|   10|   10|       no|
        |grp_extendKey_Pipeline_extendKey_label0_fu_20  |extendKey_Pipeline_extendKey_label0  |      242|      242|  9.680 us|  9.680 us|  242|  242|       no|
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        1|     -|     235|     473|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     100|    -|
|Register         |        -|     -|       6|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        1|     0|     241|     573|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |                    Instance                   |                Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |grp_extendKey_Pipeline_extendKey_label0_fu_20  |extendKey_Pipeline_extendKey_label0  |        1|   0|  205|  344|    0|
    |grp_extendKey_Pipeline_extendKey_label5_fu_12  |extendKey_Pipeline_extendKey_label5  |        0|   0|   30|  129|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |Total                                          |                                     |        1|   0|  235|  473|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  26|          5|    1|          5|
    |w_address0  |  14|          3|    6|         18|
    |w_ce0       |  14|          3|    1|          3|
    |w_ce1       |   9|          2|    1|          2|
    |w_d0        |  14|          3|   32|         96|
    |w_we0       |  14|          3|    1|          3|
    |w_we1       |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+
    |Total       | 100|         21|   43|        129|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+---+----+-----+-----------+
    |                            Name                            | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                   |  4|   0|    4|          0|
    |grp_extendKey_Pipeline_extendKey_label0_fu_20_ap_start_reg  |  1|   0|    1|          0|
    |grp_extendKey_Pipeline_extendKey_label5_fu_12_ap_start_reg  |  1|   0|    1|          0|
    +------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                       |  6|   0|    6|          0|
    +------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|     extendKey|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|     extendKey|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|     extendKey|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|     extendKey|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|     extendKey|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|     extendKey|  return value|
|key_address0  |  out|    4|   ap_memory|           key|         array|
|key_ce0       |  out|    1|   ap_memory|           key|         array|
|key_q0        |   in|    8|   ap_memory|           key|         array|
|key_address1  |  out|    4|   ap_memory|           key|         array|
|key_ce1       |  out|    1|   ap_memory|           key|         array|
|key_q1        |   in|    8|   ap_memory|           key|         array|
|w_address0    |  out|    6|   ap_memory|             w|         array|
|w_ce0         |  out|    1|   ap_memory|             w|         array|
|w_we0         |  out|    1|   ap_memory|             w|         array|
|w_d0          |  out|   32|   ap_memory|             w|         array|
|w_q0          |   in|   32|   ap_memory|             w|         array|
|w_address1    |  out|    6|   ap_memory|             w|         array|
|w_ce1         |  out|    1|   ap_memory|             w|         array|
|w_we1         |  out|    1|   ap_memory|             w|         array|
|w_d1          |  out|   32|   ap_memory|             w|         array|
|w_q1          |   in|   32|   ap_memory|             w|         array|
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 5 [2/2] (0.00ns)   --->   "%call_ln0 = call void @extendKey_Pipeline_extendKey_label5, i8 %key, i32 %w"   --->   Operation 5 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 6 [1/2] (0.00ns)   --->   "%call_ln0 = call void @extendKey_Pipeline_extendKey_label5, i8 %key, i32 %w"   --->   Operation 6 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 7 [2/2] (0.00ns)   --->   "%call_ln0 = call void @extendKey_Pipeline_extendKey_label0, i32 %w, i8 %S29, i32 %Rcon"   --->   Operation 7 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 8 [1/2] (0.00ns)   --->   "%call_ln0 = call void @extendKey_Pipeline_extendKey_label0, i32 %w, i8 %S29, i32 %Rcon"   --->   Operation 8 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 9 [1/1] (0.00ns)   --->   "%ret_ln168 = ret" [src/aes.cpp:168]   --->   Operation 9 'ret' 'ret_ln168' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ key]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ w]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ S29]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Rcon]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
call_ln0  (call) [ 00000]
call_ln0  (call) [ 00000]
ret_ln168 (ret ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="key">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="w">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="S29">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S29"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Rcon">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Rcon"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="extendKey_Pipeline_extendKey_label5"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="extendKey_Pipeline_extendKey_label0"/></StgValue>
</bind>
</comp>

<comp id="12" class="1004" name="grp_extendKey_Pipeline_extendKey_label5_fu_12">
<pin_list>
<pin id="13" dir="0" index="0" bw="0" slack="0"/>
<pin id="14" dir="0" index="1" bw="8" slack="0"/>
<pin id="15" dir="0" index="2" bw="32" slack="0"/>
<pin id="16" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="20" class="1004" name="grp_extendKey_Pipeline_extendKey_label0_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="0" slack="0"/>
<pin id="22" dir="0" index="1" bw="32" slack="0"/>
<pin id="23" dir="0" index="2" bw="8" slack="0"/>
<pin id="24" dir="0" index="3" bw="32" slack="0"/>
<pin id="25" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="17"><net_src comp="8" pin="0"/><net_sink comp="12" pin=0"/></net>

<net id="18"><net_src comp="0" pin="0"/><net_sink comp="12" pin=1"/></net>

<net id="19"><net_src comp="2" pin="0"/><net_sink comp="12" pin=2"/></net>

<net id="26"><net_src comp="10" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="27"><net_src comp="2" pin="0"/><net_sink comp="20" pin=1"/></net>

<net id="28"><net_src comp="4" pin="0"/><net_sink comp="20" pin=2"/></net>

<net id="29"><net_src comp="6" pin="0"/><net_sink comp="20" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: w | {1 2 3 4 }
	Port: S29 | {}
	Port: Rcon | {}
 - Input state : 
	Port: extendKey : key | {1 2 }
	Port: extendKey : w | {3 4 }
	Port: extendKey : S29 | {3 4 }
	Port: extendKey : Rcon | {3 4 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------|---------|---------|---------|
| Operation|                Functional Unit                |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------|---------|---------|---------|
|   call   | grp_extendKey_Pipeline_extendKey_label5_fu_12 |   1.05  |    43   |    58   |
|          | grp_extendKey_Pipeline_extendKey_label0_fu_20 |   2.1   |   212   |   272   |
|----------|-----------------------------------------------|---------|---------|---------|
|   Total  |                                               |   3.15  |   255   |   330   |
|----------|-----------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    3   |   255  |   330  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   255  |   330  |
+-----------+--------+--------+--------+
