// Seed: 2865938296
module module_0 (
    input tri1 id_0
    , id_1
);
  assign id_1 = 1;
  type_4(
      id_0[1], 1'd0
  );
  logic id_2 = 1;
endmodule
