// Seed: 1913151207
module module_0 (
    input logic id_0,
    input logic id_1,
    output id_2
);
  assign id_2 = 1;
  logic id_3;
  logic id_4;
  assign id_4 = (1);
  reg id_5;
  always @(1 == id_1 - id_1 or posedge "") begin
    id_5 <= 1 | id_5;
  end
  logic id_6 = id_3;
endmodule
