# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../raifes_fpga_version1.srcs/sources_1/imports/src" --include "../../../../raifes_fpga_version1.srcs/sources_1/imports/modules/raifes_cop" --include "../../../../raifes_fpga_version1.srcs/sources_1/imports/modules/raifes_gpio/src" --include "../../../../raifes_fpga_version1.srcs/sim_1/imports/tb" --include "../../../../raifes_fpga_version1.srcs/sources_1/ip/clk_wiz_0" \
"../../../../raifes_fpga_version1.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../raifes_fpga_version1.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" \
"../../../../raifes_fpga_version1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../raifes_fpga_version1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../raifes_fpga_version1.srcs/sources_1/imports/raifes_uart/UART_module.v" \
"../../../../raifes_fpga_version1.srcs/sources_1/imports/modules/raifes_cop/integ_raifes_rcpi2cop.v" \
"../../../../raifes_fpga_version1.srcs/sources_1/imports/src/raifes_PC_mux.v" \
"../../../../raifes_fpga_version1.srcs/sources_1/imports/src/raifes_alu.v" \
"../../../../raifes_fpga_version1.srcs/sources_1/imports/modules/raifes_cop/raifes_cop_cprs.v" \
"../../../../raifes_fpga_version1.srcs/sources_1/imports/modules/raifes_cop/raifes_cop_idecode.v" \
"../../../../raifes_fpga_version1.srcs/sources_1/imports/modules/raifes_cop/raifes_cop_malu.v" \
"../../../../raifes_fpga_version1.srcs/sources_1/imports/modules/raifes_cop/raifes_cop_mem.v" \
"../../../../raifes_fpga_version1.srcs/sources_1/imports/modules/raifes_cop/raifes_cop_palu.v" \
"../../../../raifes_fpga_version1.srcs/sources_1/imports/modules/raifes_cop/raifes_cop_palu_adder.v" \
"../../../../raifes_fpga_version1.srcs/sources_1/imports/modules/raifes_cop/raifes_cop_palu_multiplier.v" \
"../../../../raifes_fpga_version1.srcs/sources_1/imports/modules/raifes_cop/raifes_cop_palu_shifter.v" \
"../../../../raifes_fpga_version1.srcs/sources_1/imports/modules/raifes_cop/raifes_cop_permute.v" \
"../../../../raifes_fpga_version1.srcs/sources_1/imports/modules/raifes_cop/raifes_cop_rng.v" \
"../../../../raifes_fpga_version1.srcs/sources_1/imports/modules/raifes_cop/raifes_cop_top.v" \
"../../../../raifes_fpga_version1.srcs/sources_1/imports/src/raifes_core.v" \
"../../../../raifes_fpga_version1.srcs/sources_1/imports/src/raifes_csr_file.v" \
"../../../../raifes_fpga_version1.srcs/sources_1/imports/src/raifes_ctrl.v" \
"../../../../raifes_fpga_version1.srcs/sources_1/imports/src/raifes_debug_module.v" \
"../../../../raifes_fpga_version1.srcs/sources_1/imports/src/raifes_debug_rom.v" \
"../../../../raifes_fpga_version1.srcs/sources_1/imports/src/raifes_dtm.v" \
"../../../../raifes_fpga_version1.srcs/sources_1/imports/src/raifes_fpga_wrapper.v" \
"../../../../raifes_fpga_version1.srcs/sources_1/imports/src/raifes_hasti_bridge.v" \
"../../../../raifes_fpga_version1.srcs/sources_1/imports/src/raifes_imm_gen.v" \
"../../../../raifes_fpga_version1.srcs/sources_1/imports/src/raifes_mul_div.v" \
"../../../../raifes_fpga_version1.srcs/sources_1/imports/src/raifes_pipeline.v" \
"../../../../raifes_fpga_version1.srcs/sources_1/imports/src/raifes_regfile.v" \
"../../../../raifes_fpga_version1.srcs/sources_1/imports/src/raifes_src_a_mux.v" \
"../../../../raifes_fpga_version1.srcs/sources_1/imports/src/raifes_src_b_mux.v" \
"../../../../raifes_fpga_version1.srcs/sources_1/imports/src/raifes_sync_to_hasti_bridge.v" \
"../../../../raifes_fpga_version1.srcs/sources_1/imports/tb/raifes_top.v" \
"../../../../raifes_fpga_version1.srcs/sources_1/imports/raifes_uart/raifes_uart.v" \
"../../../../raifes_fpga_version1.srcs/sim_1/imports/tb/raifes_top_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
