;redcode
;assert 1
	SPL 0, #-4
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 100, 0
	SUB 100, 0
	SUB 100, 0
	DAT #-1, #-29
	DAT #-1, #-29
	SUB @121, 106
	SPL 0, #2
	DAT <15, #200
	SUB 65, @15
	MOV @1, @0
	ADD <0, @2
	CMP 0, -0
	SPL 100, -7
	SPL 0, #-4
	MOV -1, <-20
	SLT #270, <1
	SPL 0, #-4
	DJN -1, @-20
	JMZ 65, #15
	JMN -1, @-20
	DJN -1, @-20
	SUB @-127, 100
	ADD <0, @2
	JMZ <123, 106
	CMP @121, 106
	JMZ <123, 106
	JMZ 110, 9
	SLT 20, @12
	CMP @121, 106
	SUB 0, -0
	JMZ 110, 9
	SUB @-127, 100
	JMZ 110, 9
	MOV 300, 90
	SPL 0, #-4
	SPL 0, #-4
	CMP 100, 0
	JMN <-1, @-20
	SPL 0, #-4
	ADD #270, <1
	ADD #270, <1
	SPL 0, #-4
	SPL 0, #-4
	SPL 0, #-4
	CMP -207, <-120
	CMP -207, <-120
	MOV -7, <-20
