`include "../include/riscv_def.vh"
`include "../include/global_def.vh"

`timescale 1ns / 1ps

module instruction_memory (
    input clk,
    input [31:0] addr,
    output [31:0] read_data
);
    reg [31:0] memory[0:`SIZE_INST_MEM_WORDS-1];

    initial begin
`ifdef IMEM_LOAD_HEX
        $readmemh(`IMEM_HEX_PATH, memory);
`endif
    end

    assign read_data = {memory[addr[31:2]]};

endmodule
