Register Name,Address Offset,Type,Reset Value,Description,Note
,,,,,
General Config and Status,,,,,
BRIDGE_IDENTIFICATION_REG,0x0,ro,0xC3A89FE1,Unique number for Bridge Identification,
BRIDGE_POSITION_REG,0x4,ro,0x0,To Indicate that current bridge is the Last bridge in the design,0x1 = To show this is the last bridge; 0x0 = To show there are still bridges connected to next offset
VERSION_REG,0x20,ro,0x0100,Bridge IP version,
BRIDGE_TYPE_REG,0x24,ro,NA ,Type of Bridge ,The reset value changes based on design parameters
MODE_SELECT_REG,0x38,rw,0x0,Mode Selection,
RESET_REG,0x3C,rw,0xFFFF,Reset Register,
H2C_INTR_0_REG,0x40,rw,0x0,Host to Card Interrupt Generation,
H2C_INTR_1_REG,0x44,rw,0x0,Host to Card Interrupt Generation,
H2C_INTR_2_REG,0x48,rw,0x0,Host to Card Interrupt Generation,
H2C_INTR_3_REG,0x4C,rw,0x0,Host to Card Interrupt Generation,
C2H_INTR_STATUS_0_REG,0x60,ro,0x0,Card to Host Interrupt Status,
INTR_C2H_TOGGLE_STATUS_0_REG,0x64,ro,0x0,To indicate any change in C2H INTR status bits. ,For every change 0->1 or 1->0 respective bits will be asserted to 1
INTR_C2H_TOGGLE_CLEAR_0_REG,0x68,w1sraz,0x0,Card to Host Interrupt Toggle Clear,
INTR_C2H_TOGGLE_ENABLE_0_REG,0x6C,rw,0x0,Card to Host Interrupt Enable,
C2H_INTR_STATUS_1_REG,0x70,ro,0x0,To indicate any change in C2H INTR status bits. ,For every change 0->1 or 1->0 respective bits will be asserted to 1
INTR_C2H_TOGGLE_STATUS_1_REG,0x74,ro,0x0,Card to Host Interrupt Toggle Status,
INTR_C2H_TOGGLE_CLEAR_1_REG,0x78,w1sraz,0x0,Card to Host Interrupt Toggle Clear,
INTR_C2H_TOGGLE_ENABLE_1_REG,0x7C,rw,0x0,Card to Host Interrupt Enable,
C2H_GPIO_0_REG,0x80,ro,0x0,To monitor 32-bit GPIO from FPGA,"Currently, only register-0 to register-7  are valid. Other registers are for future enhacement"
C2H_GPIO_1_REG,0x84,ro,0x0,To monitor 32-bit GPIO from FPGA,
C2H_GPIO_2_REG,0x88,ro,0x0,To monitor 32-bit GPIO from FPGA,
C2H_GPIO_3_REG,0x8C,ro,0x0,To monitor 32-bit GPIO from FPGA,
C2H_GPIO_4_REG,0x90,ro,0x0,To monitor 32-bit GPIO from FPGA,
C2H_GPIO_5_REG,0x94,ro,0x0,To monitor 32-bit GPIO from FPGA,
C2H_GPIO_6_REG,0x98,ro,0x0,To monitor 32-bit GPIO from FPGA,
C2H_GPIO_7_REG,0x9C,ro,0x0,To monitor 32-bit GPIO from FPGA,
C2H_GPIO_8_REG,0xA0,ro,0x0,To monitor 32-bit GPIO from FPGA,Reserved for future use.
C2H_GPIO_9_REG,0xA4,ro,0x0,To monitor 32-bit GPIO from FPGA,Reserved for future use.
C2H_GPIO_10_REG,0xA8,ro,0x0,To monitor 32-bit GPIO from FPGA,Reserved for future use.
C2H_GPIO_11_REG,0xAC,ro,0x0,To monitor 32-bit GPIO from FPGA,Reserved for future use.
C2H_GPIO_12_REG,0xB0,ro,0x0,To monitor 32-bit GPIO from FPGA,Reserved for future use.
C2H_GPIO_13_REG,0xB4,ro,0x0,To monitor 32-bit GPIO from FPGA,Reserved for future use.
C2H_GPIO_14_REG,0xB8,ro,0x0,To monitor 32-bit GPIO from FPGA,Reserved for future use.
C2H_GPIO_15_REG,0xBC,ro,0x0,To monitor 32-bit GPIO from FPGA,Reserved for future use.
H2C_GPIO_0_REG,0xC0,rw,0x0,To send 32-bit GPIO to FPGA,"Currently, only register-0 to register-7  are valid. Other registers are for future enhacement"
H2C_GPIO_1_REG,0xC4,rw,0x0,To send 32-bit GPIO to FPGA,
H2C_GPIO_2_REG,0xC8,rw,0x0,To send 32-bit GPIO to FPGA,
H2C_GPIO_3_REG,0xCC,rw,0x0,To send 32-bit GPIO to FPGA,
H2C_GPIO_4_REG,0xD0,rw,0x0,To send 32-bit GPIO to FPGA,
H2C_GPIO_5_REG,0xD4,rw,0x0,To send 32-bit GPIO to FPGA,
H2C_GPIO_6_REG,0xD8,rw,0x0,To send 32-bit GPIO to FPGA,
H2C_GPIO_7_REG,0xDC,rw,0x0,To send 32-bit GPIO to FPGA,
H2C_GPIO_8_REG,0xE0,rw,0x0,To send 32-bit GPIO to FPGA,Reserved for future use.
H2C_GPIO_9_REG,0xE4,rw,0x0,To send 32-bit GPIO to FPGA,Reserved for future use.
H2C_GPIO_10_REG,0xE8,rw,0x0,To send 32-bit GPIO to FPGA,Reserved for future use.
H2C_GPIO_11_REG,0xEC,rw,0x0,To send 32-bit GPIO to FPGA,Reserved for future use.
H2C_GPIO_12_REG,0xF0,rw,0x0,To send 32-bit GPIO to FPGA,Reserved for future use.
H2C_GPIO_13_REG,0xF4,rw,0x0,To send 32-bit GPIO to FPGA,Reserved for future use.
H2C_GPIO_14_REG,0xF8,rw,0x0,To send 32-bit GPIO to FPGA,Reserved for future use.
H2C_GPIO_15_REG,0xFC,rw,0x0,To send 32-bit GPIO to FPGA,Reserved for future use.
H2C_PULSE_0_REG,0x100,w1sraz,0x0,Card to FPGA Pulse,
H2C_PULSE_1_REG,0x104,w1sraz,0x0,Card to FPGA Pulse,
,,,,,
Protocol Specific Registers,,,,,
AXI_BRIDGE_CONFIG_REG,0x200,ro,NA,Bridge Capability Register,The reset value changes based on design parameters
AXI_MAX_DESC_REG,0x204,ro,NA,Maximum number of Descriptor supported by the Bridge,The reset value changes based on design parameters
INTR_STATUS_REG,0x208,ro,0x0,Interrupt Status Register,
INTR_ERROR_STATUS_REG,0x20C,ro,0x0,Bridge error Interrupt Status,
INTR_ERROR_CLEAR_REG,0x210,w1sraz,0x0,Bridge error Interrupt Clear,
INTR_ERROR_ENABLE_REG,0x214,rw,0x0,Bridge error Interrupt Enable,
BRIDGE_RD_USER_CONFIG_REG,0x218,ro,NA,Bridge User width configugration,The reset value changes based on design parameters
BRIDGE_WR_USER_CONFIG_REG,0x21C,ro,NA,Bridge User width configugration,The reset value changes based on design parameters
,,,,,
PS1 - Protocol Specific 1,,,,,
OWNERSHIP_REG,0x300,ro,0x0,Ownership per transaction,
OWNERSHIP_FLIP_REG,0x304,w1sraz,0x0,Ownership flip per transaction,
STATUS_RESP_REG,0x308,rw,0x0,Response Status Register,
INTR_TXN_AVAIL_STATUS_REG,0x30C,ro,0x0,Transaction available  Interrupt Status,
INTR_TXN_AVAIL_CLEAR_REG,0x310,w1sraz,0x0,Transaction available  Interrupt Clear,
INTR_TXN_AVAIL_ENABLE_REG,0x314,rw,0x0,Transaction available  Interrupt Enable,
STATUS_RESP_COMP_REG,0x318,rw,0x0,Transaction Complete ,
STATUS_BUSY_REG,0x31C,ro,0x0,Transaction Busy ,
INTR_COMP_STATUS_REG,0x320,ro,0x0,Completion Interrupt Status,
INTR_COMP_CLEAR_REG,0x324,w1sraz,0x0,Completion Interrupt Clear,
INTR_COMP_ENABLE_REG,0x328,rw,0x0,Completion Interrupt Enable,
RESP_ORDER_REG,0x32C,rw,0x0,Response Order Register. Self clear register,
RESP_FIFO_FREE_LEVEL_REG,0x330,ro,0x0,Response FIFO free level,
,,,,,
,,,,,
,,,,,
,,,,,
Descriptors,,,,,
DESC_N_BASE,0x3000 + ( N * 0x200 ),,,"Here, ""N"" is Descriptor Number. There are total MAX_DESC Descriptors available",Currently N = 0 to 15 is supported
DESC_N_TXN_TYPE_REG,  DESC_N_BASE + 0x0,ro,0x0,Type Of Transaction (WR or RD),
DESC_N_SIZE_REG,  DESC_N_BASE + 0x4,ro,0x0,Size Of Transaction,
DESC_N_DATA_OFFSET_REG,  DESC_N_BASE + 0x8,ro,0x0,"For WR, offset addr of WDATA_RAM. For RD, offset addr of RDATA_RAM.",
DESC_N_DATA_HOST_ADDR_0_REG,  DESC_N_BASE + 0x10,rw,0x0,Host Buffer Address for  WR or RD DATA,Valid only for Mode 1
DESC_N_DATA_HOST_ADDR_1_REG,  DESC_N_BASE + 0x14,rw,0x0,Host Buffer Address for  WR or RD DATA,Valid only for Mode 1
DESC_N_DATA_HOST_ADDR_2_REG,  DESC_N_BASE + 0x18,rw,0x0,Host Buffer Address for  WR or RD DATA,"Reserved for future use. Valid only for Mode 1,"
DESC_N_DATA_HOST_ADDR_3_REG,  DESC_N_BASE + 0x1C,rw,0x0,Host Buffer Address for  WR or RD DATA,"Reserved for future use. Valid only for Mode 1,"
DESC_N_WSTRB_HOST_ADDR_0_REG,  DESC_N_BASE + 0x20,rw,0x0,Host Buffer Address for  WSTRB,Valid only for Mode 1
DESC_N_WSTRB_HOST_ADDR_1_REG,  DESC_N_BASE + 0x24,rw,0x0,Host Buffer Address for  WSTRB,Valid only for Mode 1
DESC_N_WSTRB_HOST_ADDR_2_REG,  DESC_N_BASE + 0x28,rw,0x0,Host Buffer Address for  WSTRB,"Reserved for future use. Valid only for Mode 1,"
DESC_N_WSTRB_HOST_ADDR_3_REG,  DESC_N_BASE + 0x2C,rw,0x0,Host Buffer Address for  WSTRB,"Reserved for future use. Valid only for Mode 1,"
DESC_N_AXSIZE_REG,  DESC_N_BASE + 0x30,ro,0x0,AXI Size Field,
DESC_N_ATTR_REG,  DESC_N_BASE + 0x34,ro,0x0,AXI Attributes,
DESC_N_AXADDR_0_REG,  DESC_N_BASE + 0x40,ro,0x0,DUT address (araddr/awaddr),
DESC_N_AXADDR_1_REG,  DESC_N_BASE + 0x44,ro,0x0,DUT address (araddr/awaddr),
DESC_N_AXADDR_2_REG,  DESC_N_BASE + 0x48,ro,0x0,DUT address (araddr/awaddr),Reserved for future use. 
DESC_N_AXADDR_3_REG,  DESC_N_BASE + 0x4C,ro,0x0,DUT address (araddr/awaddr),Reserved for future use. 
DESC_N_AXID_0_REG,  DESC_N_BASE + 0x50,ro,0x0,AXI AxID (arid/awid),"Currently, only register-0 is valid. Other registers are for future enhacement"
DESC_N_AXID_1_REG,  DESC_N_BASE + 0x54,ro,0x0,AXI AxID (arid/awid),Reserved for future use. 
DESC_N_AXID_2_REG,  DESC_N_BASE + 0x58,ro,0x0,AXI AxID (arid/awid),Reserved for future use. 
DESC_N_AXID_3_REG,  DESC_N_BASE + 0x5C,ro,0x0,AXI AxID (arid/awid),Reserved for future use. 
DESC_N_AXUSER_0_REG,  DESC_N_BASE + 0x60,ro,0x0,AXI DUT AxUSER (aruser/awuser),"Currently, only register-0 is valid. Other registers are for future enhacement"
DESC_N_AXUSER_1_REG,  DESC_N_BASE + 0x64,ro,0x0,AXI DUT AxUSER (aruser/awuser),Reserved for future use.
DESC_N_AXUSER_2_REG,  DESC_N_BASE + 0x68,ro,0x0,AXI DUT AxUSER (aruser/awuser),Reserved for future use.
DESC_N_AXUSER_3_REG,  DESC_N_BASE + 0x6C,ro,0x0,AXI DUT AxUSER (aruser/awuser),Reserved for future use.
DESC_N_AXUSER_4_REG,  DESC_N_BASE + 0x70,ro,0x0,AXI DUT AxUSER (aruser/awuser),Reserved for future use.
DESC_N_AXUSER_5_REG,  DESC_N_BASE + 0x74,ro,0x0,AXI DUT AxUSER (aruser/awuser),Reserved for future use.
DESC_N_AXUSER_6_REG,  DESC_N_BASE + 0x78,ro,0x0,AXI DUT AxUSER (aruser/awuser),Reserved for future use.
DESC_N_AXUSER_7_REG,  DESC_N_BASE + 0x7C,ro,0x0,AXI DUT AxUSER (aruser/awuser),Reserved for future use.
DESC_N_AXUSER_8_REG,  DESC_N_BASE + 0x80,ro,0x0,AXI DUT AxUSER (aruser/awuser),Reserved for future use.
DESC_N_AXUSER_9_REG,  DESC_N_BASE + 0x84,ro,0x0,AXI DUT AxUSER (aruser/awuser),Reserved for future use.
DESC_N_AXUSER_10_REG,  DESC_N_BASE + 0x88,ro,0x0,AXI DUT AxUSER (aruser/awuser),Reserved for future use.
DESC_N_AXUSER_11_REG,  DESC_N_BASE + 0x8C,ro,0x0,AXI DUT AxUSER (aruser/awuser),Reserved for future use.
DESC_N_AXUSER_12_REG,  DESC_N_BASE + 0x90,ro,0x0,AXI DUT AxUSER (aruser/awuser),Reserved for future use.
DESC_N_AXUSER_13_REG,  DESC_N_BASE + 0x94,ro,0x0,AXI DUT AxUSER (aruser/awuser),Reserved for future use.
DESC_N_AXUSER_14_REG,  DESC_N_BASE + 0x98,ro,0x0,AXI DUT AxUSER (aruser/awuser),Reserved for future use.
DESC_N_AXUSER_15_REG,  DESC_N_BASE + 0x9C,ro,0x0,AXI DUT AxUSER (aruser/awuser),Reserved for future use.
DESC_N_XUSER_0_REG,  DESC_N_BASE + 0xA0,rw,0x0,AXI DUT xUSER (ruser/buser),"Currently, only register-0 is valid. Other registers are for future enhacement"
DESC_N_XUSER_1_REG,  DESC_N_BASE + 0xA4,rw,0x0,AXI DUT xUSER (ruser/buser),Reserved for future use.
DESC_N_XUSER_2_REG,  DESC_N_BASE + 0xA8,rw,0x0,AXI DUT xUSER (ruser/buser),Reserved for future use.
DESC_N_XUSER_3_REG,  DESC_N_BASE + 0xAC,rw,0x0,AXI DUT xUSER (ruser/buser),Reserved for future use.
DESC_N_XUSER_4_REG,  DESC_N_BASE + 0xB0,rw,0x0,AXI DUT xUSER (ruser/buser),Reserved for future use.
DESC_N_XUSER_5_REG,  DESC_N_BASE + 0xB4,rw,0x0,AXI DUT xUSER (ruser/buser),Reserved for future use.
DESC_N_XUSER_6_REG,  DESC_N_BASE + 0xB8,rw,0x0,AXI DUT xUSER (ruser/buser),Reserved for future use.
DESC_N_XUSER_7_REG,  DESC_N_BASE + 0xBC,rw,0x0,AXI DUT xUSER (ruser/buser),Reserved for future use.
DESC_N_XUSER_8_REG,  DESC_N_BASE + 0xC0,rw,0x0,AXI DUT xUSER (ruser/buser),Reserved for future use.
DESC_N_XUSER_9_REG,  DESC_N_BASE + 0xC4,rw,0x0,AXI DUT xUSER (ruser/buser),Reserved for future use.
DESC_N_XUSER_10_REG,  DESC_N_BASE + 0xC8,rw,0x0,AXI DUT xUSER (ruser/buser),Reserved for future use.
DESC_N_XUSER_11_REG,  DESC_N_BASE + 0xCC,rw,0x0,AXI DUT xUSER (ruser/buser),Reserved for future use.
DESC_N_XUSER_12_REG,  DESC_N_BASE + 0xD0,rw,0x0,AXI DUT xUSER (ruser/buser),Reserved for future use.
DESC_N_XUSER_13_REG,  DESC_N_BASE + 0xD4,rw,0x0,AXI DUT xUSER (ruser/buser),Reserved for future use.
DESC_N_XUSER_14_REG,  DESC_N_BASE + 0xD8,rw,0x0,AXI DUT xUSER (ruser/buser),Reserved for future use.
DESC_N_XUSER_15_REG,  DESC_N_BASE + 0xDC,rw,0x0,AXI DUT xUSER (ruser/buser),Reserved for future use.
DESC_N_WUSER_0_REG,  DESC_N_BASE + 0xE0,ro,0x0,AXI WUSER (Only walid for wrtie transaction),"Currently, only register-0 is valid. Other registers are for future enhacement"
DESC_N_WUSER_1_REG,  DESC_N_BASE + 0xE4,ro,0x0,AXI WUSER (Only walid for wrtie transaction),Reserved for future use.
DESC_N_WUSER_2_REG,  DESC_N_BASE + 0xE8,ro,0x0,AXI WUSER (Only walid for wrtie transaction),Reserved for future use.
DESC_N_WUSER_3_REG,  DESC_N_BASE + 0xEC,ro,0x0,AXI WUSER (Only walid for wrtie transaction),Reserved for future use.
DESC_N_WUSER_4_REG,  DESC_N_BASE + 0xF0,ro,0x0,AXI WUSER (Only walid for wrtie transaction),Reserved for future use.
DESC_N_WUSER_5_REG,  DESC_N_BASE + 0xF4,ro,0x0,AXI WUSER (Only walid for wrtie transaction),Reserved for future use.
DESC_N_WUSER_6_REG,  DESC_N_BASE + 0xF8,ro,0x0,AXI WUSER (Only walid for wrtie transaction),Reserved for future use.
DESC_N_WUSER_7_REG,  DESC_N_BASE + 0xFC,ro,0x0,AXI WUSER (Only walid for wrtie transaction),Reserved for future use.
DESC_N_WUSER_8_REG,  DESC_N_BASE + 0x100,ro,0x0,AXI WUSER (Only walid for wrtie transaction),Reserved for future use.
DESC_N_WUSER_9_REG,  DESC_N_BASE + 0x104,ro,0x0,AXI WUSER (Only walid for wrtie transaction),Reserved for future use.
DESC_N_WUSER_10_REG,  DESC_N_BASE + 0x108,ro,0x0,AXI WUSER (Only walid for wrtie transaction),Reserved for future use.
DESC_N_WUSER_11_REG,  DESC_N_BASE + 0x10C,ro,0x0,AXI WUSER (Only walid for wrtie transaction),Reserved for future use.
DESC_N_WUSER_12_REG,  DESC_N_BASE + 0x110,ro,0x0,AXI WUSER (Only walid for wrtie transaction),Reserved for future use.
DESC_N_WUSER_13_REG,  DESC_N_BASE + 0x114,ro,0x0,AXI WUSER (Only walid for wrtie transaction),Reserved for future use.
DESC_N_WUSER_14_REG,  DESC_N_BASE + 0x118,ro,0x0,AXI WUSER (Only walid for wrtie transaction),Reserved for future use.
DESC_N_WUSER_15_REG,  DESC_N_BASE + 0x11C,ro,0x0,AXI WUSER (Only walid for wrtie transaction),Reserved for future use.
,,,,,
RDATA_RAM,,,,,
RDATA_RAM_START_ADDRESS,0x8000,"wo in Mode 0 and
Reserved in Mode 1",0x0,,
RDATA_RAM_END_ADDRESS,0xBFFC,,,,
,,,,,
WDATA_RAM,,,,,
WDATA_RAM_START_ADDRESS,0xC000,"ro in Mode 0 and
Reserved in Mode 1",0x0,,
WDATA_RAM_END_ADDRESS,0xFFFC,,,,
,,,,,
WSTRB_RAM,,,,,
WSTRB_RAM_START_ADDRESS,0x10000,"ro in Mode 0 and
Reserved in Mode 1",0x0,,
WSTRB_RAM_END_ADDRESS,0x13FFC,,,,
