# “Zifencei” Instruction-Fetch Fence, Version 2.0

我们考虑了但最终决定不引入一个“存储指令字”指令（如 MAJC \[19\]）。JIT 编译器可以在单个 FENCE.I 之前生成许多条指令，并通过将翻译后的指令写入已知不在 I 缓存中的内存区域来摊销任何指令缓存窥探/验证的开销。

> We considered but did not include a “store instruction word” instruction (as in MAJC \[19\]). JIT compilers may generate a large trace of instructions before a single FENCE.I, and amortize any instruction cache snooping/invalidation overhead by writing translated instructions to memory regions that are known not to reside in the I-cache.

FENCE.I 指令的设计旨在支持各种不同的实现方式。一个简单的实现可以在执行 FENCE.I 指令时刷新本地指令缓存和指令流水线。一个更复杂的实现可能会在每次数据（指令）高速缓存缺失时对指令（数据）高速缓存进行窥探，或者在本地存储指令写入时使用一个包容性的统一的私有二级高速缓存来使主指令高速缓存的行失效。如果指令缓存和数据缓存以这种方式保持一致，或者内存系统只由无缓存的内存组成，那么只需要在 FENCE.I 时刷新获取管道。

> The FENCE.I instruction was designed to support a wide variety of implementations. A simple implementation can flush the local instruction cache and the instruction pipeline when the FENCE.I is executed. A more complex implementation might snoop the instruction (data) cache on every data (instruction) cache miss, or use an inclusive unified private L2 cache to invalidate lines from the primary instruction cache when they are being written by a local store instruction. If instruction and data caches are kept coherent in this way, or if the memory system consists of only uncached RAMs, then just the fetch pipeline needs to be flushed at a FENCE.I.

FENCE.I 指令以前是基础 I 指令集的一部分。有两个主要问题迫使它从基本指令集中移出，尽管在写这篇文章的时候，它仍然是维持指令获取一致性的唯一标准方法。

> The FENCE.I instruction was previously part of the base I instruction set. Two main issues are driving moving this out of the mandatory base, although at time of writing it is still the only standard method for maintaining instruction-fetch coherence.

首先，人们认识到在某些系统上，FENCE.I 的实施成本很高，内存模型任务组正在讨论替代机制。特别是，对于具有不一致的指令高速缓存和不一致的数据高速缓存的设计，或者指令高速缓存重填没有侦察到一致的数据高速缓存，当遇到 FENCE.I 指令时，两个高速缓存都必须被完全刷新。当统一的高速缓存或外存系统前面有多级指令和数据高速缓存时，这个问题就更严重了。

> First, it has been recognized that on some systems, FENCE.I will be expensive to implement and alternate mechanisms are being discussed in the memory model task group. In particular, for designs that have an incoherent instruction cache and an incoherent data cache, or where the instruction cache refill does not snoop a coherent data cache, both caches must be completely flushed when a FENCE.I instruction is encountered. This problem is exacerbated when there are multiple levels of I and D cache in front of a unified cache or outer memory system.

其次，在类似 Unix 的操作系统环境中，该指令的功能不够强大，无法在用户层面上提供。FENCE.I 只同步本地硬件线程，操作系统可以在 FENCE.I 之后将用户硬件线程重新安排到不同的物理硬件线程。这就要求操作系统在每次上下文迁移时执行一个额外的 FENCE.I。出于这个原因，标准的 Linux ABI 已经将 FENCE.I 从用户级移除，现在需要一个系统调用来维持指令获取一致性，这使得操作系统能够最大限度地减少当前系统所需的 FENCE.I 执行次数，并提供与未来改进的指令获取一致性机制的前瞻性兼容。

> Second, the instruction is not powerful enough to make available at user level in a Unix-like operating system environment. The FENCE.I only synchronizes the local hart, and the OS can reschedule the user hart to a different physical hart after the FENCE.I. This would require the OS to execute an additional FENCE.I as part of every context migration. For this reason, the standard Linux ABI has removed FENCE.I from user-level and now requires a system call to maintain instruction-fetch coherence, which allows the OS to minimize the number of FENCE.I executions required on current systems and provides forward-compatibility with future improved instruction-fetch coherence mechanisms.

正在讨论的指令获取一致性的未来方法包括提供只针对 rs1 中指定的特定地址的 FENCE.I 的更多限制版本，和/或允许软件使用依赖于机器模式缓存维护操作的 ABI。

> Future approaches to instruction-fetch coherence under discussion include providing more restricted versions of FENCE.I that only target a given address specified in rs1, and/or allowing software to use an ABI that relies on machine-mode cache-maintenance operations.

FENCE.I指令用于同步指令和数据流。RISC-V 不保证指令存储器的存储会被 RISC-V 芯片上的指令获取所看到，直到该芯片执行 FENCE.I 指令。FENCE.I 指令确保 RISC-V 芯片上的后续指令获取将看到同一 RISC-V 芯片已经可见的任何先前数据存储。FENCE.I 不能确保其他 RISC-V 处理器的指令获取将观察到多处理器系统中本地处理器的存储。为了使所有 RISC-V 硬件线程都能看到指令存储器的存储，在要求所有远程 RISC-V 硬件线程执行 FENCE.I 之前，写入的硬件线程必须执行一个数据 FENCE。

> The FENCE.I instruction is used to synchronize the instruction and data streams. RISC-V does not guarantee that stores to instruction memory will be made visible to instruction fetches on a RISC-V hart until that hart executes a FENCE.I instruction. A FENCE.I instruction ensures that a subsequent instruction fetch on a RISC-V hart will see any previous data stores already visible to the same RISC-V hart. FENCE.I does not ensure that other RISC-V harts’ instruction fetches will observe the local hart’s stores in a multiprocessor system. To make a store to instruction memory visible to all RISC-V harts, the writing hart has to execute a data FENCE before requesting that all remote RISC-V harts execute a FENCE.I.

FENCE.I 指令中未使用的字段 imm\[11:0\]、rs1 和 rd 为未来扩展中更细粒度的栅栏保留。为了向前兼容，基本实现应忽略这些字段，而标准软件应将这些字段清零。

> The unused fields in the FENCE.I instruction, imm[11:0], rs1, and rd, are reserved for finer-grain fences in future extensions. For forward compatibility, base implementations shall ignore these fields, and standard software shall zero these fields.

因为 FENCE.I 只命令存储与硬件线程自己的指令取值，应用程序代码应该只在应用线程不会被迁移到不同的硬件线程时才依赖 FENCE.I。EEI 可以为高效的多处理器指令流同步提供机制。

> Because FENCE.I only orders stores with a hart’s own instruction fetches, application code should only rely upon FENCE.I if the application thread will not be migrated to a different hart. The EEI can provide mechanisms for efficient multiprocessor instruction-stream synchronization.
