RISCV XLr_po_AMO_rfi_XLr_PodRR_Rmw_Rfi_Fre_Fence_rw_rwdWW_Rfe
 {0:x6=x; 0:x7=y; 1:x6=y; 1:x8=x; }
          P0           |      P1       ;
lr.w x5, 0(x6)         | ori x5, x0, 2 ;
ori x9, x0, 1          | sw x5, 0(x6)  ;
amoswap.w x8, x9, (x7) | fence rw, rw  ;
lr.w x10, 0(x7)        | ori x7, x0, 1 ;
lw x11, 0(x7)          | sw x7, 0(x8)  ;

exists (0:x11=2/\0:x5=1/\0:x10=1)
