E $root VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
IIM dps_sci mist1032isa_uart_receiver mist1032isa_uart_transmitter altera_primitive_sync_fifo_8in_8out_16depth dps_uart 
IIM l1_data_cache_64entry_4way_line64b_bus_8b cache_ram_16entry_256bit cache_ram_16entry_512bit 
IIM l1_cache_64entry_4way_line64b_bus_8b cache_ram_16entry_512bit cache_ram_16entry_256bit 
IIM altera_primitive_sync_fifo_8in_8out_16depth ALTERA_DEVICE_FAMILIES scfifo 
IIM altera_primitive_sync_fifo_102in_102out_32depth scfifo 
IIM dps_utim64 utim64 mist1032isa_async_fifo main_counter comparator_counter 
IIM altera_primitive_sync_fifo_28in_28out_16depth scfifo 
IIM tb_func_level mist1032isa sim_memory_model mist1032isa_sync_fifo 
IIM branch_predictor branch_cache 
IIM altera_primitive_sync_fifo_34in_34out_8depth scfifo 
IIM altpll ALTERA_DEVICE_FAMILIES pll_iobuf MF_stratix_pll stx_m_cntr stx_n_cntr stx_scale_cntr MF_pll_reg dffp MF_stratixii_pll arm_m_cntr arm_n_cntr arm_scale_cntr MF_stratixiii_pll ttn_m_cntr ttn_n_cntr ttn_scale_cntr MF_cycloneiii_pll cda_m_cntr cda_n_cntr cda_scale_cntr MF_cycloneiiigl_pll MF_cycloneiiigl_m_cntr MF_cycloneiiigl_n_cntr cycloneiiigl_post_divider MF_cycloneiiigl_scale_cntr 
IIM altlvds_rx ALTERA_DEVICE_FAMILIES stratix_lvds_rx stratixgx_dpa_lvds_rx flexible_lvds_rx MF_stratix_pll stx_m_cntr stx_n_cntr stx_scale_cntr MF_pll_reg dffp MF_stratixii_pll arm_m_cntr arm_n_cntr arm_scale_cntr MF_stratixiii_pll ttn_m_cntr ttn_n_cntr ttn_scale_cntr stratixii_lvds_rx stratixiii_lvds_rx stratixiii_lvds_rx_channel stratixiii_lvds_rx_dpa stratixv_local_clk_divider 
IIM altlvds_tx ALTERA_DEVICE_FAMILIES MF_stratix_pll stx_m_cntr stx_n_cntr stx_scale_cntr MF_pll_reg dffp MF_stratixii_pll arm_m_cntr arm_n_cntr arm_scale_cntr MF_stratixiii_pll ttn_m_cntr ttn_n_cntr ttn_scale_cntr stratix_tx_outclk stratixii_tx_outclk flexible_lvds_tx stratixv_local_clk_divider 
IIM dcfifo dcfifo_mixed_widths ALTERA_DEVICE_FAMILIES dcfifo_low_latency ALTERA_MF_HINT_EVALUATION dcfifo_dffpipe dcfifo_sync dcfifo_async dcfifo_fefifo 
IIM altmult_accum ALTERA_DEVICE_FAMILIES 
IIM altmult_add ALTERA_DEVICE_FAMILIES 
IIM altclklock ALTERA_DEVICE_FAMILIES 
IIM altddio_bidir altddio_in ALTERA_DEVICE_FAMILIES altddio_out 
IIM altdpram ALTERA_DEVICE_FAMILIES ALTERA_MF_MEMORY_INITIALIZATION 
IIM alt3pram ALTERA_DEVICE_FAMILIES ALTERA_MF_MEMORY_INITIALIZATION ALTERA_MF_HINT_EVALUATION altsyncram 
IIM altera_std_synchronizer_bundle altera_std_synchronizer 
IIM sld_virtual_jtag signal_gen jtag_tap_controller dummy_hub 
I tb_func_level tb_func_level 
I lcell lcell 
I altpll altpll 
I altlvds_rx altlvds_rx 
I altlvds_tx altlvds_tx 
I dcfifo dcfifo 
I altaccumulate altaccumulate 
I altmult_accum altmult_accum 
I altmult_add altmult_add 
I altfp_mult altfp_mult 
I altsqrt altsqrt 
I altclklock altclklock 
I altddio_bidir altddio_bidir 
I altdpram altdpram 
I alt3pram alt3pram 
I parallel_add parallel_add 
I altshift_taps altshift_taps 
I a_graycounter a_graycounter 
I altsquare altsquare 
I altera_std_synchronizer_bundle altera_std_synchronizer_bundle 
I alt_cal alt_cal 
I alt_cal_mm alt_cal_mm 
I alt_cal_c3gxb alt_cal_c3gxb 
I alt_cal_sv alt_cal_sv 
I alt_aeq_s4 alt_aeq_s4 
I alt_eyemon alt_eyemon 
I alt_dfe alt_dfe 
I sld_virtual_jtag sld_virtual_jtag 
I sld_signaltap sld_signaltap 
I altstratixii_oct altstratixii_oct 
I altparallel_flash_loader altparallel_flash_loader 
I altserial_flash_loader altserial_flash_loader 
I sld_virtual_jtag_basic sld_virtual_jtag_basic 
I altsource_probe altsource_probe 
I mul_booth32 mul_booth32 
I l1_data_cache_64entry_4way_line64b_bus_8b l1_data_cache_64entry_4way_line64b_bus_8b 
I l1_data_cache_counter l1_data_cache_counter 
I l1_cache_64entry_4way_line64b_bus_8b l1_cache_64entry_4way_line64b_bus_8b 
I l1_instruction_cache_counter l1_instruction_cache_counter 
X $root
E lcell VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
P in _in wire
V in - - - -
P out _out wire
V out - - - -
X lcell
E ALTERA_MF_MEMORY_INITIALIZATION VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
IB
ISB tolower  reg[8:1]
ISP given_character _in reg[8:1]
ISST conv_char reg[8:1]
ISE tolower
ISB ^tolower^^ $
ISE ^tolower^^
ISB ^tolower^^^OUT $
ISE ^tolower^^^OUT
ISB convert_mif2ver -
ISP in_file _in reg[2048:1]
ISP width _in integer[31:0]
ISP out_file _out reg[2048:1]
ISST buffer reg[2048:1]
ISST memory_data1 reg[256:0]
ISST memory_data2 reg[256:0]
ISST c reg[8:1]
ISST hex reg[3:0]
ISST tmp_char reg[3:0]
ISST address_radix reg[24:1]
ISST data_radix reg[24:1]
ISST get_width reg
ISST get_depth reg
ISST get_data_radix reg
ISST get_address_radix reg
ISST width_found reg
ISST depth_found reg
ISST data_radix_found reg
ISST address_radix_found reg
ISST get_address_data_pairs reg
ISST get_address reg
ISST get_data reg
ISST display_address reg
ISST invalid_address reg
ISST get_start_address reg
ISST get_end_address reg
ISST done reg
ISST error_status reg
ISST first_rec reg
ISST last_rec reg
ISST memory_width integer[31:0]
ISST memory_depth integer[31:0]
ISST value integer[31:0]
ISST ifp integer[31:0]
ISST ofp integer[31:0]
ISST r integer[31:0]
ISST r2 integer[31:0]
ISST i integer[31:0]
ISST j integer[31:0]
ISST k integer[31:0]
ISST m integer[31:0]
ISST n integer[31:0]
ISST off_addr integer[31:0]
ISST nn integer[31:0]
ISST address integer[31:0]
ISST tt integer[31:0]
ISST cc integer[31:0]
ISST aah integer[31:0]
ISST aal integer[31:0]
ISST dd integer[31:0]
ISST sum integer[31:0]
ISST start_address integer[31:0]
ISST end_address integer[31:0]
ISST line_no integer[31:0]
ISST character_count integer[31:0]
ISST comment_with_percent_found integer[31:0]
ISST comment_with_double_minus_found integer[31:0]
ISE convert_mif2ver
ISB ^convert_mif2ver^^ $
ISE ^convert_mif2ver^^
ISB ^convert_mif2ver^^^OUT $
ISE ^convert_mif2ver^^^OUT
ISB convert_hex2ver -
ISP in_file _in reg[2048:1]
ISP width _in integer[31:0]
ISP out_file _out reg[2048:1]
ISST c reg[8:1]
ISST hex reg[3:0]
ISST tmp_char reg[3:0]
ISST done reg
ISST error_status reg
ISST first_rec reg
ISST last_rec reg
ISST first_normal_record reg
ISST is_word_address_format reg
ISST ifp integer[31:0]
ISST ofp integer[31:0]
ISST r integer[31:0]
ISST r2 integer[31:0]
ISST i integer[31:0]
ISST j integer[31:0]
ISST k integer[31:0]
ISST m integer[31:0]
ISST n integer[31:0]
ISST off_addr integer[31:0]
ISST nn integer[31:0]
ISST aaaa integer[31:0]
ISST aaaa_pre integer[31:0]
ISST tt integer[31:0]
ISST cc integer[31:0]
ISST aah integer[31:0]
ISST aal integer[31:0]
ISST dd integer[31:0]
ISST sum integer[31:0]
ISST line_no integer[31:0]
ISST divide_factor integer[31:0]
ISE convert_hex2ver
ISB ^convert_hex2ver^^ $
ISE ^convert_hex2ver^^
ISB ^convert_hex2ver^^^OUT $
ISE ^convert_hex2ver^^^OUT
ISB convert_to_ver_file -
ISP in_file _in reg[2048:1]
ISP width _in integer[31:0]
ISP out_file _out reg[2048:1]
ISE convert_to_ver_file
ISB ^convert_to_ver_file^^ $
ISE ^convert_to_ver_file^^
ISB ^convert_to_ver_file^^^OUT $
ISE ^convert_to_ver_file^^^OUT
IE
X ALTERA_MF_MEMORY_INITIALIZATION
E ALTERA_MF_HINT_EVALUATION VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
IB
ISB GET_PARAMETER_VALUE  reg[1600:1]
ISP given_string _in reg[1600:1]
ISP compare_param_name _in reg[400:1]
ISST param_value_char_count integer[31:0]
ISST param_name_char_count integer[31:0]
ISST white_space_count integer[31:0]
ISST extract_param_value reg
ISST extract_param_name reg
ISST param_found reg
ISST include_white_space reg
ISST reg_string reg[1600:1]
ISST param_name reg[400:1]
ISST param_value reg[160:1]
ISST tmp reg[8:1]
ISE GET_PARAMETER_VALUE
ISB ^GET_PARAMETER_VALUE^^ $
ISE ^GET_PARAMETER_VALUE^^
ISB ^GET_PARAMETER_VALUE^^^OUT $
ISE ^GET_PARAMETER_VALUE^^^OUT
IE
X ALTERA_MF_HINT_EVALUATION
E ALTERA_DEVICE_FAMILIES VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
IB
ISB IS_FAMILY_STRATIX  reg
ISP device _in reg[160:1]
ISST is_stratix reg
ISE IS_FAMILY_STRATIX
ISB ^IS_FAMILY_STRATIX^^ $
ISE ^IS_FAMILY_STRATIX^^
ISB ^IS_FAMILY_STRATIX^^^OUT $
ISE ^IS_FAMILY_STRATIX^^^OUT
ISB IS_FAMILY_STRATIXGX  reg
ISP device _in reg[160:1]
ISST is_stratixgx reg
ISE IS_FAMILY_STRATIXGX
ISB ^IS_FAMILY_STRATIXGX^^ $
ISE ^IS_FAMILY_STRATIXGX^^
ISB ^IS_FAMILY_STRATIXGX^^^OUT $
ISE ^IS_FAMILY_STRATIXGX^^^OUT
ISB IS_FAMILY_CYCLONE  reg
ISP device _in reg[160:1]
ISST is_cyclone reg
ISE IS_FAMILY_CYCLONE
ISB ^IS_FAMILY_CYCLONE^^ $
ISE ^IS_FAMILY_CYCLONE^^
ISB ^IS_FAMILY_CYCLONE^^^OUT $
ISE ^IS_FAMILY_CYCLONE^^^OUT
ISB IS_FAMILY_MAXII  reg
ISP device _in reg[160:1]
ISST is_maxii reg
ISE IS_FAMILY_MAXII
ISB ^IS_FAMILY_MAXII^^ $
ISE ^IS_FAMILY_MAXII^^
ISB ^IS_FAMILY_MAXII^^^OUT $
ISE ^IS_FAMILY_MAXII^^^OUT
ISB IS_FAMILY_STRATIXII  reg
ISP device _in reg[160:1]
ISST is_stratixii reg
ISE IS_FAMILY_STRATIXII
ISB ^IS_FAMILY_STRATIXII^^ $
ISE ^IS_FAMILY_STRATIXII^^
ISB ^IS_FAMILY_STRATIXII^^^OUT $
ISE ^IS_FAMILY_STRATIXII^^^OUT
ISB IS_FAMILY_STRATIXIIGX  reg
ISP device _in reg[160:1]
ISST is_stratixiigx reg
ISE IS_FAMILY_STRATIXIIGX
ISB ^IS_FAMILY_STRATIXIIGX^^ $
ISE ^IS_FAMILY_STRATIXIIGX^^
ISB ^IS_FAMILY_STRATIXIIGX^^^OUT $
ISE ^IS_FAMILY_STRATIXIIGX^^^OUT
ISB IS_FAMILY_ARRIAGX  reg
ISP device _in reg[160:1]
ISST is_arriagx reg
ISE IS_FAMILY_ARRIAGX
ISB ^IS_FAMILY_ARRIAGX^^ $
ISE ^IS_FAMILY_ARRIAGX^^
ISB ^IS_FAMILY_ARRIAGX^^^OUT $
ISE ^IS_FAMILY_ARRIAGX^^^OUT
ISB IS_FAMILY_CYCLONEII  reg
ISP device _in reg[160:1]
ISST is_cycloneii reg
ISE IS_FAMILY_CYCLONEII
ISB ^IS_FAMILY_CYCLONEII^^ $
ISE ^IS_FAMILY_CYCLONEII^^
ISB ^IS_FAMILY_CYCLONEII^^^OUT $
ISE ^IS_FAMILY_CYCLONEII^^^OUT
ISB IS_FAMILY_HARDCOPYII  reg
ISP device _in reg[160:1]
ISST is_hardcopyii reg
ISE IS_FAMILY_HARDCOPYII
ISB ^IS_FAMILY_HARDCOPYII^^ $
ISE ^IS_FAMILY_HARDCOPYII^^
ISB ^IS_FAMILY_HARDCOPYII^^^OUT $
ISE ^IS_FAMILY_HARDCOPYII^^^OUT
ISB IS_FAMILY_STRATIXIII  reg
ISP device _in reg[160:1]
ISST is_stratixiii reg
ISE IS_FAMILY_STRATIXIII
ISB ^IS_FAMILY_STRATIXIII^^ $
ISE ^IS_FAMILY_STRATIXIII^^
ISB ^IS_FAMILY_STRATIXIII^^^OUT $
ISE ^IS_FAMILY_STRATIXIII^^^OUT
ISB IS_FAMILY_CYCLONEIII  reg
ISP device _in reg[160:1]
ISST is_cycloneiii reg
ISE IS_FAMILY_CYCLONEIII
ISB ^IS_FAMILY_CYCLONEIII^^ $
ISE ^IS_FAMILY_CYCLONEIII^^
ISB ^IS_FAMILY_CYCLONEIII^^^OUT $
ISE ^IS_FAMILY_CYCLONEIII^^^OUT
ISB IS_FAMILY_STRATIXIV  reg
ISP device _in reg[160:1]
ISST is_stratixiv reg
ISE IS_FAMILY_STRATIXIV
ISB ^IS_FAMILY_STRATIXIV^^ $
ISE ^IS_FAMILY_STRATIXIV^^
ISB ^IS_FAMILY_STRATIXIV^^^OUT $
ISE ^IS_FAMILY_STRATIXIV^^^OUT
ISB IS_FAMILY_ARRIAIIGX  reg
ISP device _in reg[160:1]
ISST is_arriaiigx reg
ISE IS_FAMILY_ARRIAIIGX
ISB ^IS_FAMILY_ARRIAIIGX^^ $
ISE ^IS_FAMILY_ARRIAIIGX^^
ISB ^IS_FAMILY_ARRIAIIGX^^^OUT $
ISE ^IS_FAMILY_ARRIAIIGX^^^OUT
ISB IS_FAMILY_HARDCOPYIII  reg
ISP device _in reg[160:1]
ISST is_hardcopyiii reg
ISE IS_FAMILY_HARDCOPYIII
ISB ^IS_FAMILY_HARDCOPYIII^^ $
ISE ^IS_FAMILY_HARDCOPYIII^^
ISB ^IS_FAMILY_HARDCOPYIII^^^OUT $
ISE ^IS_FAMILY_HARDCOPYIII^^^OUT
ISB IS_FAMILY_HARDCOPYIV  reg
ISP device _in reg[160:1]
ISST is_hardcopyiv reg
ISE IS_FAMILY_HARDCOPYIV
ISB ^IS_FAMILY_HARDCOPYIV^^ $
ISE ^IS_FAMILY_HARDCOPYIV^^
ISB ^IS_FAMILY_HARDCOPYIV^^^OUT $
ISE ^IS_FAMILY_HARDCOPYIV^^^OUT
ISB IS_FAMILY_CYCLONEIIILS  reg
ISP device _in reg[160:1]
ISST is_cycloneiiils reg
ISE IS_FAMILY_CYCLONEIIILS
ISB ^IS_FAMILY_CYCLONEIIILS^^ $
ISE ^IS_FAMILY_CYCLONEIIILS^^
ISB ^IS_FAMILY_CYCLONEIIILS^^^OUT $
ISE ^IS_FAMILY_CYCLONEIIILS^^^OUT
ISB IS_FAMILY_CYCLONEIVGX  reg
ISP device _in reg[160:1]
ISST is_cycloneivgx reg
ISE IS_FAMILY_CYCLONEIVGX
ISB ^IS_FAMILY_CYCLONEIVGX^^ $
ISE ^IS_FAMILY_CYCLONEIVGX^^
ISB ^IS_FAMILY_CYCLONEIVGX^^^OUT $
ISE ^IS_FAMILY_CYCLONEIVGX^^^OUT
ISB IS_FAMILY_CYCLONEIVE  reg
ISP device _in reg[160:1]
ISST is_cycloneive reg
ISE IS_FAMILY_CYCLONEIVE
ISB ^IS_FAMILY_CYCLONEIVE^^ $
ISE ^IS_FAMILY_CYCLONEIVE^^
ISB ^IS_FAMILY_CYCLONEIVE^^^OUT $
ISE ^IS_FAMILY_CYCLONEIVE^^^OUT
ISB IS_FAMILY_STRATIXV  reg
ISP device _in reg[160:1]
ISST is_stratixv reg
ISE IS_FAMILY_STRATIXV
ISB ^IS_FAMILY_STRATIXV^^ $
ISE ^IS_FAMILY_STRATIXV^^
ISB ^IS_FAMILY_STRATIXV^^^OUT $
ISE ^IS_FAMILY_STRATIXV^^^OUT
ISB IS_FAMILY_ARRIAIIGZ  reg
ISP device _in reg[160:1]
ISST is_arriaiigz reg
ISE IS_FAMILY_ARRIAIIGZ
ISB ^IS_FAMILY_ARRIAIIGZ^^ $
ISE ^IS_FAMILY_ARRIAIIGZ^^
ISB ^IS_FAMILY_ARRIAIIGZ^^^OUT $
ISE ^IS_FAMILY_ARRIAIIGZ^^^OUT
ISB IS_FAMILY_MAXV  reg
ISP device _in reg[160:1]
ISST is_maxv reg
ISE IS_FAMILY_MAXV
ISB ^IS_FAMILY_MAXV^^ $
ISE ^IS_FAMILY_MAXV^^
ISB ^IS_FAMILY_MAXV^^^OUT $
ISE ^IS_FAMILY_MAXV^^^OUT
ISB IS_FAMILY_ARRIAV  reg
ISP device _in reg[160:1]
ISST is_arriav reg
ISE IS_FAMILY_ARRIAV
ISB ^IS_FAMILY_ARRIAV^^ $
ISE ^IS_FAMILY_ARRIAV^^
ISB ^IS_FAMILY_ARRIAV^^^OUT $
ISE ^IS_FAMILY_ARRIAV^^^OUT
ISB IS_FAMILY_CYCLONEV  reg
ISP device _in reg[160:1]
ISST is_cyclonev reg
ISE IS_FAMILY_CYCLONEV
ISB ^IS_FAMILY_CYCLONEV^^ $
ISE ^IS_FAMILY_CYCLONEV^^
ISB ^IS_FAMILY_CYCLONEV^^^OUT $
ISE ^IS_FAMILY_CYCLONEV^^^OUT
ISB FEATURE_FAMILY_STRATIXGX  reg
ISP device _in reg[160:1]
ISST var_family_stratixgx reg
ISE FEATURE_FAMILY_STRATIXGX
ISB ^FEATURE_FAMILY_STRATIXGX^^ $
ISE ^FEATURE_FAMILY_STRATIXGX^^
ISB ^FEATURE_FAMILY_STRATIXGX^^^OUT $
ISE ^FEATURE_FAMILY_STRATIXGX^^^OUT
ISB FEATURE_FAMILY_CYCLONE  reg
ISP device _in reg[160:1]
ISST var_family_cyclone reg
ISE FEATURE_FAMILY_CYCLONE
ISB ^FEATURE_FAMILY_CYCLONE^^ $
ISE ^FEATURE_FAMILY_CYCLONE^^
ISB ^FEATURE_FAMILY_CYCLONE^^^OUT $
ISE ^FEATURE_FAMILY_CYCLONE^^^OUT
ISB FEATURE_FAMILY_STRATIXIIGX  reg
ISP device _in reg[160:1]
ISST var_family_stratixiigx reg
ISE FEATURE_FAMILY_STRATIXIIGX
ISB ^FEATURE_FAMILY_STRATIXIIGX^^ $
ISE ^FEATURE_FAMILY_STRATIXIIGX^^
ISB ^FEATURE_FAMILY_STRATIXIIGX^^^OUT $
ISE ^FEATURE_FAMILY_STRATIXIIGX^^^OUT
ISB FEATURE_FAMILY_STRATIXIII  reg
ISP device _in reg[160:1]
ISST var_family_stratixiii reg
ISE FEATURE_FAMILY_STRATIXIII
ISB ^FEATURE_FAMILY_STRATIXIII^^ $
ISE ^FEATURE_FAMILY_STRATIXIII^^
ISB ^FEATURE_FAMILY_STRATIXIII^^^OUT $
ISE ^FEATURE_FAMILY_STRATIXIII^^^OUT
ISB FEATURE_FAMILY_STRATIXV  reg
ISP device _in reg[160:1]
ISST var_family_stratixv reg
ISE FEATURE_FAMILY_STRATIXV
ISB ^FEATURE_FAMILY_STRATIXV^^ $
ISE ^FEATURE_FAMILY_STRATIXV^^
ISB ^FEATURE_FAMILY_STRATIXV^^^OUT $
ISE ^FEATURE_FAMILY_STRATIXV^^^OUT
ISB FEATURE_FAMILY_STRATIXII  reg
ISP device _in reg[160:1]
ISST var_family_stratixii reg
ISE FEATURE_FAMILY_STRATIXII
ISB ^FEATURE_FAMILY_STRATIXII^^ $
ISE ^FEATURE_FAMILY_STRATIXII^^
ISB ^FEATURE_FAMILY_STRATIXII^^^OUT $
ISE ^FEATURE_FAMILY_STRATIXII^^^OUT
ISB FEATURE_FAMILY_CYCLONEIVGX  reg
ISP device _in reg[160:1]
ISST var_family_cycloneivgx reg
ISE FEATURE_FAMILY_CYCLONEIVGX
ISB ^FEATURE_FAMILY_CYCLONEIVGX^^ $
ISE ^FEATURE_FAMILY_CYCLONEIVGX^^
ISB ^FEATURE_FAMILY_CYCLONEIVGX^^^OUT $
ISE ^FEATURE_FAMILY_CYCLONEIVGX^^^OUT
ISB FEATURE_FAMILY_CYCLONEIVE  reg
ISP device _in reg[160:1]
ISST var_family_cycloneive reg
ISE FEATURE_FAMILY_CYCLONEIVE
ISB ^FEATURE_FAMILY_CYCLONEIVE^^ $
ISE ^FEATURE_FAMILY_CYCLONEIVE^^
ISB ^FEATURE_FAMILY_CYCLONEIVE^^^OUT $
ISE ^FEATURE_FAMILY_CYCLONEIVE^^^OUT
ISB FEATURE_FAMILY_CYCLONEIII  reg
ISP device _in reg[160:1]
ISST var_family_cycloneiii reg
ISE FEATURE_FAMILY_CYCLONEIII
ISB ^FEATURE_FAMILY_CYCLONEIII^^ $
ISE ^FEATURE_FAMILY_CYCLONEIII^^
ISB ^FEATURE_FAMILY_CYCLONEIII^^^OUT $
ISE ^FEATURE_FAMILY_CYCLONEIII^^^OUT
ISB FEATURE_FAMILY_STRATIX_HC  reg
ISP device _in reg[160:1]
ISST var_family_stratix_hc reg
ISE FEATURE_FAMILY_STRATIX_HC
ISB ^FEATURE_FAMILY_STRATIX_HC^^ $
ISE ^FEATURE_FAMILY_STRATIX_HC^^
ISB ^FEATURE_FAMILY_STRATIX_HC^^^OUT $
ISE ^FEATURE_FAMILY_STRATIX_HC^^^OUT
ISB FEATURE_FAMILY_STRATIX  reg
ISP device _in reg[160:1]
ISST var_family_stratix reg
ISE FEATURE_FAMILY_STRATIX
ISB ^FEATURE_FAMILY_STRATIX^^ $
ISE ^FEATURE_FAMILY_STRATIX^^
ISB ^FEATURE_FAMILY_STRATIX^^^OUT $
ISE ^FEATURE_FAMILY_STRATIX^^^OUT
ISB FEATURE_FAMILY_MAXII  reg
ISP device _in reg[160:1]
ISST var_family_maxii reg
ISE FEATURE_FAMILY_MAXII
ISB ^FEATURE_FAMILY_MAXII^^ $
ISE ^FEATURE_FAMILY_MAXII^^
ISB ^FEATURE_FAMILY_MAXII^^^OUT $
ISE ^FEATURE_FAMILY_MAXII^^^OUT
ISB FEATURE_FAMILY_MAXV  reg
ISP device _in reg[160:1]
ISST var_family_maxv reg
ISE FEATURE_FAMILY_MAXV
ISB ^FEATURE_FAMILY_MAXV^^ $
ISE ^FEATURE_FAMILY_MAXV^^
ISB ^FEATURE_FAMILY_MAXV^^^OUT $
ISE ^FEATURE_FAMILY_MAXV^^^OUT
ISB FEATURE_FAMILY_CYCLONEII  reg
ISP device _in reg[160:1]
ISST var_family_cycloneii reg
ISE FEATURE_FAMILY_CYCLONEII
ISB ^FEATURE_FAMILY_CYCLONEII^^ $
ISE ^FEATURE_FAMILY_CYCLONEII^^
ISB ^FEATURE_FAMILY_CYCLONEII^^^OUT $
ISE ^FEATURE_FAMILY_CYCLONEII^^^OUT
ISB FEATURE_FAMILY_STRATIXIV  reg
ISP device _in reg[160:1]
ISST var_family_stratixiv reg
ISE FEATURE_FAMILY_STRATIXIV
ISB ^FEATURE_FAMILY_STRATIXIV^^ $
ISE ^FEATURE_FAMILY_STRATIXIV^^
ISB ^FEATURE_FAMILY_STRATIXIV^^^OUT $
ISE ^FEATURE_FAMILY_STRATIXIV^^^OUT
ISB FEATURE_FAMILY_ARRIAIIGZ  reg
ISP device _in reg[160:1]
ISST var_family_arriaiigz reg
ISE FEATURE_FAMILY_ARRIAIIGZ
ISB ^FEATURE_FAMILY_ARRIAIIGZ^^ $
ISE ^FEATURE_FAMILY_ARRIAIIGZ^^
ISB ^FEATURE_FAMILY_ARRIAIIGZ^^^OUT $
ISE ^FEATURE_FAMILY_ARRIAIIGZ^^^OUT
ISB FEATURE_FAMILY_ARRIAIIGX  reg
ISP device _in reg[160:1]
ISST var_family_arriaiigx reg
ISE FEATURE_FAMILY_ARRIAIIGX
ISB ^FEATURE_FAMILY_ARRIAIIGX^^ $
ISE ^FEATURE_FAMILY_ARRIAIIGX^^
ISB ^FEATURE_FAMILY_ARRIAIIGX^^^OUT $
ISE ^FEATURE_FAMILY_ARRIAIIGX^^^OUT
ISB FEATURE_FAMILY_HARDCOPYIII  reg
ISP device _in reg[160:1]
ISST var_family_hardcopyiii reg
ISE FEATURE_FAMILY_HARDCOPYIII
ISB ^FEATURE_FAMILY_HARDCOPYIII^^ $
ISE ^FEATURE_FAMILY_HARDCOPYIII^^
ISB ^FEATURE_FAMILY_HARDCOPYIII^^^OUT $
ISE ^FEATURE_FAMILY_HARDCOPYIII^^^OUT
ISB FEATURE_FAMILY_HARDCOPYIV  reg
ISP device _in reg[160:1]
ISST var_family_hardcopyiv reg
ISE FEATURE_FAMILY_HARDCOPYIV
ISB ^FEATURE_FAMILY_HARDCOPYIV^^ $
ISE ^FEATURE_FAMILY_HARDCOPYIV^^
ISB ^FEATURE_FAMILY_HARDCOPYIV^^^OUT $
ISE ^FEATURE_FAMILY_HARDCOPYIV^^^OUT
ISB FEATURE_FAMILY_CYCLONEV  reg
ISP device _in reg[160:1]
ISST var_family_cyclonev reg
ISE FEATURE_FAMILY_CYCLONEV
ISB ^FEATURE_FAMILY_CYCLONEV^^ $
ISE ^FEATURE_FAMILY_CYCLONEV^^
ISB ^FEATURE_FAMILY_CYCLONEV^^^OUT $
ISE ^FEATURE_FAMILY_CYCLONEV^^^OUT
ISB FEATURE_FAMILY_ARRIAV  reg
ISP device _in reg[160:1]
ISST var_family_arriav reg
ISE FEATURE_FAMILY_ARRIAV
ISB ^FEATURE_FAMILY_ARRIAV^^ $
ISE ^FEATURE_FAMILY_ARRIAV^^
ISB ^FEATURE_FAMILY_ARRIAV^^^OUT $
ISE ^FEATURE_FAMILY_ARRIAV^^^OUT
ISB FEATURE_FAMILY_BASE_STRATIXII  reg
ISP device _in reg[160:1]
ISST var_family_base_stratixii reg
ISE FEATURE_FAMILY_BASE_STRATIXII
ISB ^FEATURE_FAMILY_BASE_STRATIXII^^ $
ISE ^FEATURE_FAMILY_BASE_STRATIXII^^
ISB ^FEATURE_FAMILY_BASE_STRATIXII^^^OUT $
ISE ^FEATURE_FAMILY_BASE_STRATIXII^^^OUT
ISB FEATURE_FAMILY_BASE_STRATIX  reg
ISP device _in reg[160:1]
ISST var_family_base_stratix reg
ISE FEATURE_FAMILY_BASE_STRATIX
ISB ^FEATURE_FAMILY_BASE_STRATIX^^ $
ISE ^FEATURE_FAMILY_BASE_STRATIX^^
ISB ^FEATURE_FAMILY_BASE_STRATIX^^^OUT $
ISE ^FEATURE_FAMILY_BASE_STRATIX^^^OUT
ISB FEATURE_FAMILY_BASE_CYCLONEII  reg
ISP device _in reg[160:1]
ISST var_family_base_cycloneii reg
ISE FEATURE_FAMILY_BASE_CYCLONEII
ISB ^FEATURE_FAMILY_BASE_CYCLONEII^^ $
ISE ^FEATURE_FAMILY_BASE_CYCLONEII^^
ISB ^FEATURE_FAMILY_BASE_CYCLONEII^^^OUT $
ISE ^FEATURE_FAMILY_BASE_CYCLONEII^^^OUT
ISB FEATURE_FAMILY_BASE_CYCLONE  reg
ISP device _in reg[160:1]
ISST var_family_base_cyclone reg
ISE FEATURE_FAMILY_BASE_CYCLONE
ISB ^FEATURE_FAMILY_BASE_CYCLONE^^ $
ISE ^FEATURE_FAMILY_BASE_CYCLONE^^
ISB ^FEATURE_FAMILY_BASE_CYCLONE^^^OUT $
ISE ^FEATURE_FAMILY_BASE_CYCLONE^^^OUT
ISB FEATURE_FAMILY_HAS_STRATIXII_STYLE_RAM  reg
ISP device _in reg[160:1]
ISST var_family_has_stratixii_style_ram reg
ISE FEATURE_FAMILY_HAS_STRATIXII_STYLE_RAM
ISB ^FEATURE_FAMILY_HAS_STRATIXII_STYLE_RAM^^ $
ISE ^FEATURE_FAMILY_HAS_STRATIXII_STYLE_RAM^^
ISB ^FEATURE_FAMILY_HAS_STRATIXII_STYLE_RAM^^^OUT $
ISE ^FEATURE_FAMILY_HAS_STRATIXII_STYLE_RAM^^^OUT
ISB FEATURE_FAMILY_HAS_STRATIXIII_STYLE_RAM  reg
ISP device _in reg[160:1]
ISST var_family_has_stratixiii_style_ram reg
ISE FEATURE_FAMILY_HAS_STRATIXIII_STYLE_RAM
ISB ^FEATURE_FAMILY_HAS_STRATIXIII_STYLE_RAM^^ $
ISE ^FEATURE_FAMILY_HAS_STRATIXIII_STYLE_RAM^^
ISB ^FEATURE_FAMILY_HAS_STRATIXIII_STYLE_RAM^^^OUT $
ISE ^FEATURE_FAMILY_HAS_STRATIXIII_STYLE_RAM^^^OUT
ISB FEATURE_FAMILY_HAS_STRATIX_STYLE_PLL  reg
ISP device _in reg[160:1]
ISST var_family_has_stratix_style_pll reg
ISE FEATURE_FAMILY_HAS_STRATIX_STYLE_PLL
ISB ^FEATURE_FAMILY_HAS_STRATIX_STYLE_PLL^^ $
ISE ^FEATURE_FAMILY_HAS_STRATIX_STYLE_PLL^^
ISB ^FEATURE_FAMILY_HAS_STRATIX_STYLE_PLL^^^OUT $
ISE ^FEATURE_FAMILY_HAS_STRATIX_STYLE_PLL^^^OUT
ISB FEATURE_FAMILY_HAS_STRATIXII_STYLE_PLL  reg
ISP device _in reg[160:1]
ISST var_family_has_stratixii_style_pll reg
ISE FEATURE_FAMILY_HAS_STRATIXII_STYLE_PLL
ISB ^FEATURE_FAMILY_HAS_STRATIXII_STYLE_PLL^^ $
ISE ^FEATURE_FAMILY_HAS_STRATIXII_STYLE_PLL^^
ISB ^FEATURE_FAMILY_HAS_STRATIXII_STYLE_PLL^^^OUT $
ISE ^FEATURE_FAMILY_HAS_STRATIXII_STYLE_PLL^^^OUT
ISB FEATURE_FAMILY_HAS_INVERTED_OUTPUT_DDIO  reg
ISP device _in reg[160:1]
ISST var_family_has_inverted_output_ddio reg
ISE FEATURE_FAMILY_HAS_INVERTED_OUTPUT_DDIO
ISB ^FEATURE_FAMILY_HAS_INVERTED_OUTPUT_DDIO^^ $
ISE ^FEATURE_FAMILY_HAS_INVERTED_OUTPUT_DDIO^^
ISB ^FEATURE_FAMILY_HAS_INVERTED_OUTPUT_DDIO^^^OUT $
ISE ^FEATURE_FAMILY_HAS_INVERTED_OUTPUT_DDIO^^^OUT
ISB IS_VALID_FAMILY  reg
ISP device _in reg[160:1]
ISST is_valid reg
ISE IS_VALID_FAMILY
ISB ^IS_VALID_FAMILY^^ $
ISE ^IS_VALID_FAMILY^^
ISB ^IS_VALID_FAMILY^^^OUT $
ISE ^IS_VALID_FAMILY^^^OUT
IE
X ALTERA_DEVICE_FAMILIES
E dffp VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
P q _out reg
V q - - - -
P clk _in wire
V clk - - - -
P ena _in tri1
V ena - - - -
P d _in wire
V d - - - -
P clrn _in tri1
V clrn - - - -
P prn _in tri1
V prn - - - -
X dffp
E pll_iobuf VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
P i _in wire
V i - - - -
P oe _in wire
V oe - - - -
P io _inout wire
V io - - - -
P o _out reg
V o - - - -
X pll_iobuf
E stx_m_cntr VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
P clk _in wire
V clk - - - -
P reset _in wire
V reset - - - -
P cout _out wire
V cout - - - -
P initial_value _in wire[31:0]
V initial_value - - - -
P modulus _in wire[31:0]
V modulus - - - -
P time_delay _in wire[31:0]
V time_delay - - - -
X stx_m_cntr
E stx_n_cntr VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
P clk _in wire
V clk - - - -
P reset _in wire
V reset - - - -
P cout _out wire
V cout - - - -
P modulus _in wire[31:0]
V modulus - - - -
P time_delay _in wire[31:0]
V time_delay - - - -
X stx_n_cntr
E stx_scale_cntr VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
P clk _in wire
V clk - - - -
P reset _in wire
V reset - - - -
P cout _out wire
V cout - - - -
P high _in wire[31:0]
V high - - - -
P low _in wire[31:0]
V low - - - -
P initial_value _in wire[31:0]
V initial_value - - - -
P mode _in wire[48:1]
V mode - - - -
P time_delay _in wire[31:0]
V time_delay - - - -
P ph_tap _in wire[31:0]
V ph_tap - - - -
X stx_scale_cntr
E MF_pll_reg VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
P q _out reg
V q - - - -
P clk _in wire
V clk - - - -
P ena _in tri1
V ena - - - -
P d _in wire
V d - - - -
P clrn _in tri1
V clrn - - - -
P prn _in tri1
V prn - - - -
X MF_pll_reg
E MF_stratix_pll VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G operation_mode string  = "normal"
G qualify_conf_done string  = "off"
G compensate_clock string  = "clk0"
G pll_type string  = "auto"
G scan_chain string  = "long"
G clk0_multiply_by integer  = 1
G clk0_divide_by integer  = 1
G clk0_phase_shift integer  = 0
G clk0_time_delay integer  = 0
G clk0_duty_cycle integer  = 50
G clk1_multiply_by integer  = 1
G clk1_divide_by integer  = 1
G clk1_phase_shift integer  = 0
G clk1_time_delay integer  = 0
G clk1_duty_cycle integer  = 50
G clk2_multiply_by integer  = 1
G clk2_divide_by integer  = 1
G clk2_phase_shift integer  = 0
G clk2_time_delay integer  = 0
G clk2_duty_cycle integer  = 50
G clk3_multiply_by integer  = 1
G clk3_divide_by integer  = 1
G clk3_phase_shift integer  = 0
G clk3_time_delay integer  = 0
G clk3_duty_cycle integer  = 50
G clk4_multiply_by integer  = 1
G clk4_divide_by integer  = 1
G clk4_phase_shift integer  = 0
G clk4_time_delay integer  = 0
G clk4_duty_cycle integer  = 50
G clk5_multiply_by integer  = 1
G clk5_divide_by integer  = 1
G clk5_phase_shift integer  = 0
G clk5_time_delay integer  = 0
G clk5_duty_cycle integer  = 50
G extclk0_multiply_by integer  = 1
G extclk0_divide_by integer  = 1
G extclk0_phase_shift integer  = 0
G extclk0_time_delay integer  = 0
G extclk0_duty_cycle integer  = 50
G extclk1_multiply_by integer  = 1
G extclk1_divide_by integer  = 1
G extclk1_phase_shift integer  = 0
G extclk1_time_delay integer  = 0
G extclk1_duty_cycle integer  = 50
G extclk2_multiply_by integer  = 1
G extclk2_divide_by integer  = 1
G extclk2_phase_shift integer  = 0
G extclk2_time_delay integer  = 0
G extclk2_duty_cycle integer  = 50
G extclk3_multiply_by integer  = 1
G extclk3_divide_by integer  = 1
G extclk3_phase_shift integer  = 0
G extclk3_time_delay integer  = 0
G extclk3_duty_cycle integer  = 50
G primary_clock string  = "inclk0"
G inclk0_input_frequency integer  = 10000
G inclk1_input_frequency integer  = 10000
G gate_lock_signal string  = "no"
G gate_lock_counter integer  = 1
G valid_lock_multiplier integer  = 5
G invalid_lock_multiplier integer  = 5
G switch_over_on_lossclk string  = "off"
G switch_over_on_gated_lock string  = "off"
G switch_over_counter integer  = 1
G enable_switch_over_counter string  = "off"
G feedback_source string  = "extclk0"
G bandwidth integer  = 0
G bandwidth_type string  = "auto"
G spread_frequency integer  = 0
G common_rx_tx string  = "off"
G rx_outclock_resource string  = "auto"
G use_vco_bypass string  = "false"
G use_dc_coupling string  = "false"
G pfd_min integer  = 0
G pfd_max integer  = 0
G vco_min integer  = 0
G vco_max integer  = 0
G vco_center integer  = 0
G m_initial integer  = 1
G m integer  = 0
G n integer  = 1
G m2 integer  = 1
G n2 integer  = 1
G ss integer  = 0
G l0_high integer  = 1
G l0_low integer  = 1
G l0_initial integer  = 1
G l0_mode string  = "bypass"
G l0_ph integer  = 0
G l0_time_delay integer  = 0
G l1_high integer  = 1
G l1_low integer  = 1
G l1_initial integer  = 1
G l1_mode string  = "bypass"
G l1_ph integer  = 0
G l1_time_delay integer  = 0
G g0_high integer  = 1
G g0_low integer  = 1
G g0_initial integer  = 1
G g0_mode string  = "bypass"
G g0_ph integer  = 0
G g0_time_delay integer  = 0
G g1_high integer  = 1
G g1_low integer  = 1
G g1_initial integer  = 1
G g1_mode string  = "bypass"
G g1_ph integer  = 0
G g1_time_delay integer  = 0
G g2_high integer  = 1
G g2_low integer  = 1
G g2_initial integer  = 1
G g2_mode string  = "bypass"
G g2_ph integer  = 0
G g2_time_delay integer  = 0
G g3_high integer  = 1
G g3_low integer  = 1
G g3_initial integer  = 1
G g3_mode string  = "bypass"
G g3_ph integer  = 0
G g3_time_delay integer  = 0
G e0_high integer  = 1
G e0_low integer  = 1
G e0_initial integer  = 1
G e0_mode string  = "bypass"
G e0_ph integer  = 0
G e0_time_delay integer  = 0
G e1_high integer  = 1
G e1_low integer  = 1
G e1_initial integer  = 1
G e1_mode string  = "bypass"
G e1_ph integer  = 0
G e1_time_delay integer  = 0
G e2_high integer  = 1
G e2_low integer  = 1
G e2_initial integer  = 1
G e2_mode string  = "bypass"
G e2_ph integer  = 0
G e2_time_delay integer  = 0
G e3_high integer  = 1
G e3_low integer  = 1
G e3_initial integer  = 1
G e3_mode string  = "bypass"
G e3_ph integer  = 0
G e3_time_delay integer  = 0
G m_ph integer  = 0
G m_time_delay integer  = 0
G n_time_delay integer  = 0
G extclk0_counter string  = "e0"
G extclk1_counter string  = "e1"
G extclk2_counter string  = "e2"
G extclk3_counter string  = "e3"
G clk0_counter string  = "g0"
G clk1_counter string  = "g1"
G clk2_counter string  = "g2"
G clk3_counter string  = "g3"
G clk4_counter string  = "l0"
G clk5_counter string  = "l1"
G enable0_counter string  = "l0"
G enable1_counter string  = "l0"
G charge_pump_current integer  = 0
G loop_filter_r string  = "1.0"
G loop_filter_c integer  = 1
G pll_compensation_delay integer  = 0
G simulation_type string  = "timing"
G down_spread string  = "0.0"
G clk0_phase_shift_num integer  = 0
G clk1_phase_shift_num integer  = 0
G clk2_phase_shift_num integer  = 0
G family_name string  = "Stratix"
G skip_vco string  = "off"
G clk0_use_even_counter_mode string  = "off"
G clk1_use_even_counter_mode string  = "off"
G clk2_use_even_counter_mode string  = "off"
G clk3_use_even_counter_mode string  = "off"
G clk4_use_even_counter_mode string  = "off"
G clk5_use_even_counter_mode string  = "off"
G extclk0_use_even_counter_mode string  = "off"
G extclk1_use_even_counter_mode string  = "off"
G extclk2_use_even_counter_mode string  = "off"
G extclk3_use_even_counter_mode string  = "off"
G clk0_use_even_counter_value string  = "off"
G clk1_use_even_counter_value string  = "off"
G clk2_use_even_counter_value string  = "off"
G clk3_use_even_counter_value string  = "off"
G clk4_use_even_counter_value string  = "off"
G clk5_use_even_counter_value string  = "off"
G extclk0_use_even_counter_value string  = "off"
G extclk1_use_even_counter_value string  = "off"
G extclk2_use_even_counter_value string  = "off"
G extclk3_use_even_counter_value string  = "off"
G scan_chain_mif_file string  = ""
G EGPP_SCAN_CHAIN integer  = 289
G GPP_SCAN_CHAIN integer  = 193
G TRST integer  = 5000
G TRSTCLK integer  = 5000
P inclk _in wire[1:0]
V inclk - - - -
P fbin _in wire
V fbin - - - -
P ena _in wire
V ena - - - -
P clkswitch _in wire
V clkswitch - - - -
P areset _in wire
V areset - - - -
P pfdena _in wire
V pfdena - - - -
P clkena _in wire[5:0]
V clkena - - - -
P extclkena _in wire[3:0]
V extclkena - - - -
P scanclk _in wire
V scanclk - - - -
P scanaclr _in wire
V scanaclr - - - -
P scandata _in wire
V scandata - - - -
P clk _out wire[5:0]
V clk - - - -
P extclk _out wire[3:0]
V extclk - - - -
P clkbad _out wire[1:0]
V clkbad - - - -
P activeclock _out wire
V activeclock - - - -
P locked _out wire
V locked - - - -
P clkloss _out wire
V clkloss - - - -
P scandataout _out wire
V scandataout - - - -
P comparator _in wire
V comparator - - - -
P enable0 _out wire
V enable0 - - - -
P enable1 _out wire
V enable1 - - - -
I stx_m_cntr m1 
I stx_n_cntr n1 
I stx_scale_cntr l0 
I stx_scale_cntr l1 
I stx_scale_cntr g0 
I MF_pll_reg lvds_dffa 
I MF_pll_reg lvds_dffb 
I MF_pll_reg lvds_dffc 
I MF_pll_reg lvds_dffd 
I stx_scale_cntr g1 
I stx_scale_cntr g2 
I stx_scale_cntr g3 
I stx_scale_cntr e0 
I stx_scale_cntr e1 
I stx_scale_cntr e2 
I stx_scale_cntr e3 
I dffp ena0_reg 
I dffp ena1_reg 
I dffp ena2_reg 
I dffp ena3_reg 
I dffp ena4_reg 
I dffp ena5_reg 
I dffp extena0_reg 
I dffp extena1_reg 
I dffp extena2_reg 
I dffp extena3_reg 
IB
ISB find_simple_integer_fraction -
ISP numerator _in integer[31:0]
ISP denominator _in integer[31:0]
ISP max_denom _in integer[31:0]
ISP fraction_num _out integer[31:0]
ISP fraction_div _out integer[31:0]
ISST max_iter uinteger[31:0]
ISST quotient_array integer[31:0] <max_iter-1:0>
ISST int_loop_iter integer[31:0]
ISST int_quot integer[31:0]
ISST m_value integer[31:0]
ISST d_value integer[31:0]
ISST old_m_value integer[31:0]
ISST swap integer[31:0]
ISST loop_iter integer[31:0]
ISST num integer[31:0]
ISST den integer[31:0]
ISST i_max_iter integer[31:0]
ISE find_simple_integer_fraction
ISB ^find_simple_integer_fraction^^ $
ISE ^find_simple_integer_fraction^^
ISB ^find_simple_integer_fraction^^^OUT $
ISE ^find_simple_integer_fraction^^^OUT
ISB abs  integer[31:0]
ISP value _in integer[31:0]
ISE abs
ISB ^abs^^ $
ISE ^abs^^
ISB ^abs^^^OUT $
ISE ^abs^^^OUT
ISB slowest_clk  integer[31:0]
ISP L0 _in integer[31:0]
ISP L0_mode _in reg[48:1]
ISP L1 _in integer[31:0]
ISP L1_mode _in reg[48:1]
ISP G0 _in integer[31:0]
ISP G0_mode _in reg[48:1]
ISP G1 _in integer[31:0]
ISP G1_mode _in reg[48:1]
ISP G2 _in integer[31:0]
ISP G2_mode _in reg[48:1]
ISP G3 _in integer[31:0]
ISP G3_mode _in reg[48:1]
ISP E0 _in integer[31:0]
ISP E0_mode _in reg[48:1]
ISP E1 _in integer[31:0]
ISP E1_mode _in reg[48:1]
ISP E2 _in integer[31:0]
ISP E2_mode _in reg[48:1]
ISP E3 _in integer[31:0]
ISP E3_mode _in reg[48:1]
ISP scan_chain _in reg[40:1]
ISP refclk _in integer[31:0]
ISP m_mod _in reg[31:0]
ISST max_modulus integer[31:0]
ISE slowest_clk
ISB ^slowest_clk^^ $
ISE ^slowest_clk^^
ISB ^slowest_clk^^^OUT $
ISE ^slowest_clk^^^OUT
ISB count_digit  integer[31:0]
ISP X _in integer[31:0]
ISST count integer[31:0]
ISST result integer[31:0]
ISE count_digit
ISB ^count_digit^^ $
ISE ^count_digit^^
ISB ^count_digit^^^OUT $
ISE ^count_digit^^^OUT
ISB scale_num  integer[31:0]
ISP X _in integer[31:0]
ISP Y _in integer[31:0]
ISST count integer[31:0]
ISST fac_ten integer[31:0]
ISST lc integer[31:0]
ISE scale_num
ISB ^scale_num^^ $
ISE ^scale_num^^
ISB ^scale_num^^^OUT $
ISE ^scale_num^^^OUT
ISB gcd  integer[31:0]
ISP X _in integer[31:0]
ISP Y _in integer[31:0]
ISST L integer[31:0]
ISST S integer[31:0]
ISST R integer[31:0]
ISST G integer[31:0]
ISE gcd
ISB ^gcd^^ $
ISE ^gcd^^
ISB ^gcd^^^OUT $
ISE ^gcd^^^OUT
ISB lcm  integer[31:0]
ISP A1 _in integer[31:0]
ISP A2 _in integer[31:0]
ISP A3 _in integer[31:0]
ISP A4 _in integer[31:0]
ISP A5 _in integer[31:0]
ISP A6 _in integer[31:0]
ISP A7 _in integer[31:0]
ISP A8 _in integer[31:0]
ISP A9 _in integer[31:0]
ISP A10 _in integer[31:0]
ISP P _in integer[31:0]
ISST M1 integer[31:0]
ISST M2 integer[31:0]
ISST M3 integer[31:0]
ISST M4 integer[31:0]
ISST M5 integer[31:0]
ISST M6 integer[31:0]
ISST M7 integer[31:0]
ISST M8 integer[31:0]
ISST M9 integer[31:0]
ISST R integer[31:0]
ISE lcm
ISB ^lcm^^ $
ISE ^lcm^^
ISB ^lcm^^^OUT $
ISE ^lcm^^^OUT
ISB output_counter_value  integer[31:0]
ISP clk_divide _in integer[31:0]
ISP clk_mult _in integer[31:0]
ISP M _in integer[31:0]
ISP N _in integer[31:0]
ISST R integer[31:0]
ISE output_counter_value
ISB ^output_counter_value^^ $
ISE ^output_counter_value^^
ISB ^output_counter_value^^^OUT $
ISE ^output_counter_value^^^OUT
ISB counter_mode  reg[48:1]
ISP duty_cycle _in integer[31:0]
ISP output_counter_value _in integer[31:0]
ISST half_cycle_high integer[31:0]
ISST R reg[48:1]
ISE counter_mode
ISB ^counter_mode^^ $
ISE ^counter_mode^^
ISB ^counter_mode^^^OUT $
ISE ^counter_mode^^^OUT
ISB counter_high  integer[31:0]
ISP output_counter_value _in integer[31:0]
ISP duty_cycle _in integer[31:0]
ISST half_cycle_high integer[31:0]
ISST tmp_counter_high integer[31:0]
ISST mode integer[31:0]
ISE counter_high
ISB ^counter_high^^ $
ISE ^counter_high^^
ISB ^counter_high^^^OUT $
ISE ^counter_high^^^OUT
ISB counter_low  integer[31:0]
ISP output_counter_value _in integer[31:0]
ISP duty_cycle _in integer[31:0]
ISST counter_h integer[31:0]
ISST half_cycle_high integer[31:0]
ISST mode integer[31:0]
ISST tmp_counter_high integer[31:0]
ISE counter_low
ISB ^counter_low^^ $
ISE ^counter_low^^
ISB ^counter_low^^^OUT $
ISE ^counter_low^^^OUT
ISB mintimedelay  integer[31:0]
ISP t1 _in integer[31:0]
ISP t2 _in integer[31:0]
ISP t3 _in integer[31:0]
ISP t4 _in integer[31:0]
ISP t5 _in integer[31:0]
ISP t6 _in integer[31:0]
ISP t7 _in integer[31:0]
ISP t8 _in integer[31:0]
ISP t9 _in integer[31:0]
ISP t10 _in integer[31:0]
ISST m1 integer[31:0]
ISST m2 integer[31:0]
ISST m3 integer[31:0]
ISST m4 integer[31:0]
ISST m5 integer[31:0]
ISST m6 integer[31:0]
ISST m7 integer[31:0]
ISST m8 integer[31:0]
ISST m9 integer[31:0]
ISE mintimedelay
ISB ^mintimedelay^^ $
ISE ^mintimedelay^^
ISB ^mintimedelay^^^OUT $
ISE ^mintimedelay^^^OUT
ISB maxnegabs  integer[31:0]
ISP t1 _in integer[31:0]
ISP t2 _in integer[31:0]
ISP t3 _in integer[31:0]
ISP t4 _in integer[31:0]
ISP t5 _in integer[31:0]
ISP t6 _in integer[31:0]
ISP t7 _in integer[31:0]
ISP t8 _in integer[31:0]
ISP t9 _in integer[31:0]
ISP t10 _in integer[31:0]
ISST m1 integer[31:0]
ISST m2 integer[31:0]
ISST m3 integer[31:0]
ISST m4 integer[31:0]
ISST m5 integer[31:0]
ISST m6 integer[31:0]
ISST m7 integer[31:0]
ISST m8 integer[31:0]
ISST m9 integer[31:0]
ISE maxnegabs
ISB ^maxnegabs^^ $
ISE ^maxnegabs^^
ISB ^maxnegabs^^^OUT $
ISE ^maxnegabs^^^OUT
ISB ph_adjust  integer[31:0]
ISP tap_phase _in integer[31:0]
ISP ph_base _in integer[31:0]
ISE ph_adjust
ISB ^ph_adjust^^ $
ISE ^ph_adjust^^
ISB ^ph_adjust^^^OUT $
ISE ^ph_adjust^^^OUT
ISB counter_time_delay  integer[31:0]
ISP clk_time_delay _in integer[31:0]
ISP m_time_delay _in integer[31:0]
ISP n_time_delay _in integer[31:0]
ISE counter_time_delay
ISB ^counter_time_delay^^ $
ISE ^counter_time_delay^^
ISB ^counter_time_delay^^^OUT $
ISE ^counter_time_delay^^^OUT
ISB counter_initial  integer[31:0]
ISP tap_phase _in integer[31:0]
ISP m _in integer[31:0]
ISP n _in integer[31:0]
ISST phase integer[31:0]
ISE counter_initial
ISB ^counter_initial^^ $
ISE ^counter_initial^^
ISB ^counter_initial^^^OUT $
ISE ^counter_initial^^^OUT
ISB counter_ph  integer[31:0]
ISP tap_phase _in integer[31:0]
ISP m _in integer[31:0]
ISP n _in integer[31:0]
ISST phase integer[31:0]
ISE counter_ph
ISB ^counter_ph^^ $
ISE ^counter_ph^^
ISB ^counter_ph^^^OUT $
ISE ^counter_ph^^^OUT
ISB translate_string  reg[48:1]
ISP mode _in reg
ISST new_mode reg[48:1]
ISE translate_string
ISB ^translate_string^^ $
ISE ^translate_string^^
ISB ^translate_string^^^OUT $
ISE ^translate_string^^^OUT
ISB str2int  integer[31:0]
ISP s _in reg[128:1]
ISST reg_s reg[128:1]
ISST digit reg[8:1]
ISST tmp reg[8:1]
ISST m integer[31:0]
ISST magnitude integer[31:0]
ISST sign integer[31:0]
ISE str2int
ISB ^str2int^^ $
ISE ^str2int^^
ISB ^str2int^^^OUT $
ISE ^str2int^^^OUT
ISB get_int_phase_shift  integer[31:0]
ISP s _in reg[128:1]
ISP i_phase_shift _in integer[31:0]
ISE get_int_phase_shift
ISB ^get_int_phase_shift^^ $
ISE ^get_int_phase_shift^^
ISB ^get_int_phase_shift^^^OUT $
ISE ^get_int_phase_shift^^^OUT
ISB get_phase_degree  integer[31:0]
ISP phase_shift _in integer[31:0]
ISST result integer[31:0]
ISE get_phase_degree
ISB ^get_phase_degree^^ $
ISE ^get_phase_degree^^
ISB ^get_phase_degree^^^OUT $
ISE ^get_phase_degree^^^OUT
ISB alpha_tolower  reg[144:1]
ISP given_string _in reg[144:1]
ISST return_string reg[144:1]
ISST reg_string reg[144:1]
ISST tmp reg[8:1]
ISST conv_char reg[8:1]
ISST byte_count integer[31:0]
ISE alpha_tolower
ISB ^alpha_tolower^^ $
ISE ^alpha_tolower^^
ISB ^alpha_tolower^^^OUT $
ISE ^alpha_tolower^^^OUT
IE
X MF_stratix_pll
E arm_m_cntr VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
P clk _in wire
V clk - - - -
P reset _in wire
V reset - - - -
P cout _out wire
V cout - - - -
P initial_value _in wire[31:0]
V initial_value - - - -
P modulus _in wire[31:0]
V modulus - - - -
P time_delay _in wire[31:0]
V time_delay - - - -
X arm_m_cntr
E arm_n_cntr VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
P clk _in wire
V clk - - - -
P reset _in wire
V reset - - - -
P cout _out wire
V cout - - - -
P modulus _in wire[31:0]
V modulus - - - -
X arm_n_cntr
E arm_scale_cntr VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
P clk _in wire
V clk - - - -
P reset _in wire
V reset - - - -
P cout _out wire
V cout - - - -
P high _in wire[31:0]
V high - - - -
P low _in wire[31:0]
V low - - - -
P initial_value _in wire[31:0]
V initial_value - - - -
P mode _in wire[48:1]
V mode - - - -
P ph_tap _in wire[31:0]
V ph_tap - - - -
X arm_scale_cntr
E MF_stratixii_pll VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G operation_mode string  = "normal"
G pll_type string  = "auto"
G compensate_clock string  = "clk0"
G feedback_source string  = "clk0"
G qualify_conf_done string  = "off"
G test_input_comp_delay_chain_bits integer  = 0
G test_feedback_comp_delay_chain_bits integer  = 0
G inclk0_input_frequency integer  = 10000
G inclk1_input_frequency integer  = 10000
G gate_lock_signal string  = "no"
G gate_lock_counter integer  = 1
G self_reset_on_gated_loss_lock string  = "off"
G valid_lock_multiplier integer  = 1
G invalid_lock_multiplier integer  = 5
G switch_over_type string  = "auto"
G switch_over_on_lossclk string  = "off"
G switch_over_on_gated_lock string  = "off"
G switch_over_counter integer  = 1
G enable_switch_over_counter string  = "on"
G bandwidth integer  = 0
G bandwidth_type string  = "auto"
G spread_frequency integer  = 0
G common_rx_tx string  = "off"
G use_dc_coupling string  = "false"
G clk0_output_frequency integer  = 0
G clk0_multiply_by integer  = 1
G clk0_divide_by integer  = 1
G clk0_phase_shift string  = "0"
G clk0_duty_cycle integer  = 50
G clk1_output_frequency integer  = 0
G clk1_multiply_by integer  = 1
G clk1_divide_by integer  = 1
G clk1_phase_shift string  = "0"
G clk1_duty_cycle integer  = 50
G clk2_output_frequency integer  = 0
G clk2_multiply_by integer  = 1
G clk2_divide_by integer  = 1
G clk2_phase_shift string  = "0"
G clk2_duty_cycle integer  = 50
G clk3_output_frequency integer  = 0
G clk3_multiply_by integer  = 1
G clk3_divide_by integer  = 1
G clk3_phase_shift string  = "0"
G clk3_duty_cycle integer  = 50
G clk4_output_frequency integer  = 0
G clk4_multiply_by integer  = 1
G clk4_divide_by integer  = 1
G clk4_phase_shift string  = "0"
G clk4_duty_cycle integer  = 50
G clk5_output_frequency integer  = 0
G clk5_multiply_by integer  = 1
G clk5_divide_by integer  = 1
G clk5_phase_shift string  = "0"
G clk5_duty_cycle integer  = 50
G pfd_min integer  = 0
G pfd_max integer  = 0
G vco_min integer  = 0
G vco_max integer  = 0
G vco_center integer  = 0
G m_initial integer  = 1
G m integer  = 0
G n integer  = 1
G m2 integer  = 1
G n2 integer  = 1
G ss integer  = 0
G c0_high integer  = 1
G c0_low integer  = 1
G c0_initial integer  = 1
G c0_mode string  = "bypass"
G c0_ph integer  = 0
G c1_high integer  = 1
G c1_low integer  = 1
G c1_initial integer  = 1
G c1_mode string  = "bypass"
G c1_ph integer  = 0
G c2_high integer  = 1
G c2_low integer  = 1
G c2_initial integer  = 1
G c2_mode string  = "bypass"
G c2_ph integer  = 0
G c3_high integer  = 1
G c3_low integer  = 1
G c3_initial integer  = 1
G c3_mode string  = "bypass"
G c3_ph integer  = 0
G c4_high integer  = 1
G c4_low integer  = 1
G c4_initial integer  = 1
G c4_mode string  = "bypass"
G c4_ph integer  = 0
G c5_high integer  = 1
G c5_low integer  = 1
G c5_initial integer  = 1
G c5_mode string  = "bypass"
G c5_ph integer  = 0
G m_ph integer  = 0
G clk0_counter string  = "c0"
G clk1_counter string  = "c1"
G clk2_counter string  = "c2"
G clk3_counter string  = "c3"
G clk4_counter string  = "c4"
G clk5_counter string  = "c5"
G c1_use_casc_in string  = "off"
G c2_use_casc_in string  = "off"
G c3_use_casc_in string  = "off"
G c4_use_casc_in string  = "off"
G c5_use_casc_in string  = "off"
G m_test_source integer  = 5
G c0_test_source integer  = 5
G c1_test_source integer  = 5
G c2_test_source integer  = 5
G c3_test_source integer  = 5
G c4_test_source integer  = 5
G c5_test_source integer  = 5
G enable0_counter string  = "c0"
G enable1_counter string  = "c1"
G sclkout0_phase_shift string  = "0"
G sclkout1_phase_shift string  = "0"
G vco_multiply_by integer  = 0
G vco_divide_by integer  = 0
G vco_post_scale integer  = 1
G charge_pump_current integer  = 52
G loop_filter_r string  = "1.0"
G loop_filter_c integer  = 16
G pll_compensation_delay integer  = 0
G simulation_type string  = "functional"
G down_spread string  = "0.0"
G sim_gate_lock_device_behavior string  = "off"
G clk0_phase_shift_num integer  = 0
G clk1_phase_shift_num integer  = 0
G clk2_phase_shift_num integer  = 0
G family_name string  = "StratixII"
G clk0_use_even_counter_mode string  = "off"
G clk1_use_even_counter_mode string  = "off"
G clk2_use_even_counter_mode string  = "off"
G clk3_use_even_counter_mode string  = "off"
G clk4_use_even_counter_mode string  = "off"
G clk5_use_even_counter_mode string  = "off"
G clk0_use_even_counter_value string  = "off"
G clk1_use_even_counter_value string  = "off"
G clk2_use_even_counter_value string  = "off"
G clk3_use_even_counter_value string  = "off"
G clk4_use_even_counter_value string  = "off"
G clk5_use_even_counter_value string  = "off"
G scan_chain_mif_file string  = ""
G GPP_SCAN_CHAIN integer  = 174
G FAST_SCAN_CHAIN integer  = 75
G prim_clk string  = "inclk0"
G GATE_LOCK_CYCLES integer  = 7
P inclk _in wire[1:0]
V inclk - - - -
P fbin _in wire
V fbin - - - -
P ena _in wire
V ena - - - -
P clkswitch _in wire
V clkswitch - - - -
P areset _in wire
V areset - - - -
P pfdena _in wire
V pfdena - - - -
P scanclk _in wire
V scanclk - - - -
P scanread _in wire
V scanread - - - -
P scanwrite _in wire
V scanwrite - - - -
P scandata _in wire
V scandata - - - -
P testin _in wire[3:0]
V testin - - - -
P clk _out wire[5:0]
V clk - - - -
P clkbad _out wire[1:0]
V clkbad - - - -
P activeclock _out wire
V activeclock - - - -
P locked _out wire
V locked - - - -
P clkloss _out wire
V clkloss - - - -
P scandataout _out wire
V scandataout - - - -
P scandone _out wire
V scandone - - - -
P enable0 _out wire
V enable0 - - - -
P enable1 _out wire
V enable1 - - - -
P testupout _out wire
V testupout - - - -
P testdownout _out wire
V testdownout - - - -
P sclkout _out wire[1:0]
V sclkout - - - -
I ALTERA_DEVICE_FAMILIES dev 
I MF_pll_reg ena_reg 
I arm_m_cntr m1 
I arm_n_cntr n1 
I arm_scale_cntr c0 
I arm_scale_cntr c1 
I arm_scale_cntr c2 
I arm_scale_cntr c3 
I arm_scale_cntr c4 
I arm_scale_cntr c5 
IB
ISB find_simple_integer_fraction -
ISP numerator _in integer[31:0]
ISP denominator _in integer[31:0]
ISP max_denom _in integer[31:0]
ISP fraction_num _out integer[31:0]
ISP fraction_div _out integer[31:0]
ISST max_iter uinteger[31:0]
ISST quotient_array integer[31:0] <max_iter-1:0>
ISST int_loop_iter integer[31:0]
ISST int_quot integer[31:0]
ISST m_value integer[31:0]
ISST d_value integer[31:0]
ISST old_m_value integer[31:0]
ISST swap integer[31:0]
ISST loop_iter integer[31:0]
ISST num integer[31:0]
ISST den integer[31:0]
ISST i_max_iter integer[31:0]
ISE find_simple_integer_fraction
ISB ^find_simple_integer_fraction^^ $
ISE ^find_simple_integer_fraction^^
ISB ^find_simple_integer_fraction^^^OUT $
ISE ^find_simple_integer_fraction^^^OUT
ISB abs  integer[31:0]
ISP value _in integer[31:0]
ISE abs
ISB ^abs^^ $
ISE ^abs^^
ISB ^abs^^^OUT $
ISE ^abs^^^OUT
ISB slowest_clk  integer[31:0]
ISP C0 _in integer[31:0]
ISP C0_mode _in reg[48:1]
ISP C1 _in integer[31:0]
ISP C1_mode _in reg[48:1]
ISP C2 _in integer[31:0]
ISP C2_mode _in reg[48:1]
ISP C3 _in integer[31:0]
ISP C3_mode _in reg[48:1]
ISP C4 _in integer[31:0]
ISP C4_mode _in reg[48:1]
ISP C5 _in integer[31:0]
ISP C5_mode _in reg[48:1]
ISP refclk _in integer[31:0]
ISP m_mod _in reg[31:0]
ISST max_modulus integer[31:0]
ISE slowest_clk
ISB ^slowest_clk^^ $
ISE ^slowest_clk^^
ISB ^slowest_clk^^^OUT $
ISE ^slowest_clk^^^OUT
ISB count_digit  integer[31:0]
ISP X _in integer[31:0]
ISST count integer[31:0]
ISST result integer[31:0]
ISE count_digit
ISB ^count_digit^^ $
ISE ^count_digit^^
ISB ^count_digit^^^OUT $
ISE ^count_digit^^^OUT
ISB scale_num  integer[31:0]
ISP X _in integer[31:0]
ISP Y _in integer[31:0]
ISST count integer[31:0]
ISST fac_ten integer[31:0]
ISST lc integer[31:0]
ISE scale_num
ISB ^scale_num^^ $
ISE ^scale_num^^
ISB ^scale_num^^^OUT $
ISE ^scale_num^^^OUT
ISB gcd  integer[31:0]
ISP X _in integer[31:0]
ISP Y _in integer[31:0]
ISST L integer[31:0]
ISST S integer[31:0]
ISST R integer[31:0]
ISST G integer[31:0]
ISE gcd
ISB ^gcd^^ $
ISE ^gcd^^
ISB ^gcd^^^OUT $
ISE ^gcd^^^OUT
ISB lcm  integer[31:0]
ISP A1 _in integer[31:0]
ISP A2 _in integer[31:0]
ISP A3 _in integer[31:0]
ISP A4 _in integer[31:0]
ISP A5 _in integer[31:0]
ISP A6 _in integer[31:0]
ISP A7 _in integer[31:0]
ISP A8 _in integer[31:0]
ISP A9 _in integer[31:0]
ISP A10 _in integer[31:0]
ISP P _in integer[31:0]
ISST M1 integer[31:0]
ISST M2 integer[31:0]
ISST M3 integer[31:0]
ISST M4 integer[31:0]
ISST M5 integer[31:0]
ISST M6 integer[31:0]
ISST M7 integer[31:0]
ISST M8 integer[31:0]
ISST M9 integer[31:0]
ISST R integer[31:0]
ISE lcm
ISB ^lcm^^ $
ISE ^lcm^^
ISB ^lcm^^^OUT $
ISE ^lcm^^^OUT
ISB output_counter_value  integer[31:0]
ISP clk_divide _in integer[31:0]
ISP clk_mult _in integer[31:0]
ISP M _in integer[31:0]
ISP N _in integer[31:0]
ISST R integer[31:0]
ISE output_counter_value
ISB ^output_counter_value^^ $
ISE ^output_counter_value^^
ISB ^output_counter_value^^^OUT $
ISE ^output_counter_value^^^OUT
ISB counter_mode  reg[48:1]
ISP duty_cycle _in integer[31:0]
ISP output_counter_value _in integer[31:0]
ISST half_cycle_high integer[31:0]
ISST R reg[48:1]
ISE counter_mode
ISB ^counter_mode^^ $
ISE ^counter_mode^^
ISB ^counter_mode^^^OUT $
ISE ^counter_mode^^^OUT
ISB counter_high  integer[31:0]
ISP output_counter_value _in integer[31:0]
ISP duty_cycle _in integer[31:0]
ISST half_cycle_high integer[31:0]
ISST tmp_counter_high integer[31:0]
ISST mode integer[31:0]
ISE counter_high
ISB ^counter_high^^ $
ISE ^counter_high^^
ISB ^counter_high^^^OUT $
ISE ^counter_high^^^OUT
ISB counter_low  integer[31:0]
ISP output_counter_value _in integer[31:0]
ISP duty_cycle _in integer[31:0]
ISST counter_h integer[31:0]
ISST half_cycle_high integer[31:0]
ISST mode integer[31:0]
ISST tmp_counter_high integer[31:0]
ISST counter_l integer[31:0]
ISST tmp_counter_low integer[31:0]
ISE counter_low
ISB ^counter_low^^ $
ISE ^counter_low^^
ISB ^counter_low^^^OUT $
ISE ^counter_low^^^OUT
ISB mintimedelay  integer[31:0]
ISP t1 _in integer[31:0]
ISP t2 _in integer[31:0]
ISP t3 _in integer[31:0]
ISP t4 _in integer[31:0]
ISP t5 _in integer[31:0]
ISP t6 _in integer[31:0]
ISP t7 _in integer[31:0]
ISP t8 _in integer[31:0]
ISP t9 _in integer[31:0]
ISP t10 _in integer[31:0]
ISST m1 integer[31:0]
ISST m2 integer[31:0]
ISST m3 integer[31:0]
ISST m4 integer[31:0]
ISST m5 integer[31:0]
ISST m6 integer[31:0]
ISST m7 integer[31:0]
ISST m8 integer[31:0]
ISST m9 integer[31:0]
ISE mintimedelay
ISB ^mintimedelay^^ $
ISE ^mintimedelay^^
ISB ^mintimedelay^^^OUT $
ISE ^mintimedelay^^^OUT
ISB maxnegabs  integer[31:0]
ISP t1 _in integer[31:0]
ISP t2 _in integer[31:0]
ISP t3 _in integer[31:0]
ISP t4 _in integer[31:0]
ISP t5 _in integer[31:0]
ISP t6 _in integer[31:0]
ISP t7 _in integer[31:0]
ISP t8 _in integer[31:0]
ISP t9 _in integer[31:0]
ISP t10 _in integer[31:0]
ISST m1 integer[31:0]
ISST m2 integer[31:0]
ISST m3 integer[31:0]
ISST m4 integer[31:0]
ISST m5 integer[31:0]
ISST m6 integer[31:0]
ISST m7 integer[31:0]
ISST m8 integer[31:0]
ISST m9 integer[31:0]
ISE maxnegabs
ISB ^maxnegabs^^ $
ISE ^maxnegabs^^
ISB ^maxnegabs^^^OUT $
ISE ^maxnegabs^^^OUT
ISB ph_adjust  integer[31:0]
ISP tap_phase _in integer[31:0]
ISP ph_base _in integer[31:0]
ISE ph_adjust
ISB ^ph_adjust^^ $
ISE ^ph_adjust^^
ISB ^ph_adjust^^^OUT $
ISE ^ph_adjust^^^OUT
ISB counter_initial  integer[31:0]
ISP tap_phase _in integer[31:0]
ISP m _in integer[31:0]
ISP n _in integer[31:0]
ISST phase integer[31:0]
ISE counter_initial
ISB ^counter_initial^^ $
ISE ^counter_initial^^
ISB ^counter_initial^^^OUT $
ISE ^counter_initial^^^OUT
ISB counter_ph  integer[31:0]
ISP tap_phase _in integer[31:0]
ISP m _in integer[31:0]
ISP n _in integer[31:0]
ISST phase integer[31:0]
ISE counter_ph
ISB ^counter_ph^^ $
ISE ^counter_ph^^
ISB ^counter_ph^^^OUT $
ISE ^counter_ph^^^OUT
ISB translate_string  reg[48:1]
ISP mode _in reg[48:1]
ISST new_mode reg[48:1]
ISE translate_string
ISB ^translate_string^^ $
ISE ^translate_string^^
ISB ^translate_string^^^OUT $
ISE ^translate_string^^^OUT
ISB str2int  integer[31:0]
ISP s _in reg[128:1]
ISST reg_s reg[128:1]
ISST digit reg[8:1]
ISST tmp reg[8:1]
ISST m integer[31:0]
ISST magnitude integer[31:0]
ISST sign integer[31:0]
ISE str2int
ISB ^str2int^^ $
ISE ^str2int^^
ISB ^str2int^^^OUT $
ISE ^str2int^^^OUT
ISB get_int_phase_shift  integer[31:0]
ISP s _in reg[128:1]
ISP i_phase_shift _in integer[31:0]
ISE get_int_phase_shift
ISB ^get_int_phase_shift^^ $
ISE ^get_int_phase_shift^^
ISB ^get_int_phase_shift^^^OUT $
ISE ^get_int_phase_shift^^^OUT
ISB get_phase_degree  integer[31:0]
ISP phase_shift _in integer[31:0]
ISST result integer[31:0]
ISE get_phase_degree
ISB ^get_phase_degree^^ $
ISE ^get_phase_degree^^
ISB ^get_phase_degree^^^OUT $
ISE ^get_phase_degree^^^OUT
ISB alpha_tolower  reg[144:1]
ISP given_string _in reg[144:1]
ISST return_string reg[144:1]
ISST reg_string reg[144:1]
ISST tmp reg[8:1]
ISST conv_char reg[8:1]
ISST byte_count integer[31:0]
ISE alpha_tolower
ISB ^alpha_tolower^^ $
ISE ^alpha_tolower^^
ISB ^alpha_tolower^^^OUT $
ISE ^alpha_tolower^^^OUT
ISB display_msg  integer[31:0]
ISP cntr_name _in reg[16:1]
ISP msg_code _in integer[31:0]
ISE display_msg
ISB ^display_msg^^ $
ISE ^display_msg^^
ISB ^display_msg^^^OUT $
ISE ^display_msg^^^OUT
IE
X MF_stratixii_pll
E ttn_m_cntr VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
P clk _in wire
V clk - - - -
P reset _in wire
V reset - - - -
P cout _out wire
V cout - - - -
P initial_value _in wire[31:0]
V initial_value - - - -
P modulus _in wire[31:0]
V modulus - - - -
P time_delay _in wire[31:0]
V time_delay - - - -
X ttn_m_cntr
E ttn_n_cntr VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
P clk _in wire
V clk - - - -
P reset _in wire
V reset - - - -
P cout _out wire
V cout - - - -
P modulus _in wire[31:0]
V modulus - - - -
X ttn_n_cntr
E ttn_scale_cntr VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
P clk _in wire
V clk - - - -
P reset _in wire
V reset - - - -
P cout _out wire
V cout - - - -
P high _in wire[31:0]
V high - - - -
P low _in wire[31:0]
V low - - - -
P initial_value _in wire[31:0]
V initial_value - - - -
P mode _in wire[48:1]
V mode - - - -
P ph_tap _in wire[31:0]
V ph_tap - - - -
X ttn_scale_cntr
E MF_stratixiii_pll VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G operation_mode string  = "normal"
G pll_type string  = "auto"
G compensate_clock string  = "clock0"
G inclk0_input_frequency integer  = 0
G inclk1_input_frequency integer  = 0
G self_reset_on_loss_lock string  = "off"
G switch_over_type string  = "auto"
G switch_over_counter integer  = 1
G enable_switch_over_counter string  = "off"
G dpa_multiply_by integer  = 0
G dpa_divide_by integer  = 0
G dpa_divider integer  = 0
G bandwidth integer  = 0
G bandwidth_type string  = "auto"
G use_dc_coupling string  = "false"
G lock_high integer  = 0
G lock_low integer  = 0
G lock_window_ui string  = "0.05"
G test_bypass_lock_detect string  = "off"
G clk0_output_frequency integer  = 0
G clk0_multiply_by integer  = 0
G clk0_divide_by integer  = 0
G clk0_phase_shift string  = "0"
G clk0_duty_cycle integer  = 50
G clk1_output_frequency integer  = 0
G clk1_multiply_by integer  = 0
G clk1_divide_by integer  = 0
G clk1_phase_shift string  = "0"
G clk1_duty_cycle integer  = 50
G clk2_output_frequency integer  = 0
G clk2_multiply_by integer  = 0
G clk2_divide_by integer  = 0
G clk2_phase_shift string  = "0"
G clk2_duty_cycle integer  = 50
G clk3_output_frequency integer  = 0
G clk3_multiply_by integer  = 0
G clk3_divide_by integer  = 0
G clk3_phase_shift string  = "0"
G clk3_duty_cycle integer  = 50
G clk4_output_frequency integer  = 0
G clk4_multiply_by integer  = 0
G clk4_divide_by integer  = 0
G clk4_phase_shift string  = "0"
G clk4_duty_cycle integer  = 50
G clk5_output_frequency integer  = 0
G clk5_multiply_by integer  = 0
G clk5_divide_by integer  = 0
G clk5_phase_shift string  = "0"
G clk5_duty_cycle integer  = 50
G clk6_output_frequency integer  = 0
G clk6_multiply_by integer  = 0
G clk6_divide_by integer  = 0
G clk6_phase_shift string  = "0"
G clk6_duty_cycle integer  = 50
G clk7_output_frequency integer  = 0
G clk7_multiply_by integer  = 0
G clk7_divide_by integer  = 0
G clk7_phase_shift string  = "0"
G clk7_duty_cycle integer  = 50
G clk8_output_frequency integer  = 0
G clk8_multiply_by integer  = 0
G clk8_divide_by integer  = 0
G clk8_phase_shift string  = "0"
G clk8_duty_cycle integer  = 50
G clk9_output_frequency integer  = 0
G clk9_multiply_by integer  = 0
G clk9_divide_by integer  = 0
G clk9_phase_shift string  = "0"
G clk9_duty_cycle integer  = 50
G pfd_min integer  = 0
G pfd_max integer  = 0
G vco_min integer  = 0
G vco_max integer  = 0
G vco_center integer  = 0
G m_initial integer  = 1
G m integer  = 0
G n integer  = 1
G c0_high integer  = 1
G c0_low integer  = 1
G c0_initial integer  = 1
G c0_mode string  = "bypass"
G c0_ph integer  = 0
G c1_high integer  = 1
G c1_low integer  = 1
G c1_initial integer  = 1
G c1_mode string  = "bypass"
G c1_ph integer  = 0
G c2_high integer  = 1
G c2_low integer  = 1
G c2_initial integer  = 1
G c2_mode string  = "bypass"
G c2_ph integer  = 0
G c3_high integer  = 1
G c3_low integer  = 1
G c3_initial integer  = 1
G c3_mode string  = "bypass"
G c3_ph integer  = 0
G c4_high integer  = 1
G c4_low integer  = 1
G c4_initial integer  = 1
G c4_mode string  = "bypass"
G c4_ph integer  = 0
G c5_high integer  = 1
G c5_low integer  = 1
G c5_initial integer  = 1
G c5_mode string  = "bypass"
G c5_ph integer  = 0
G c6_high integer  = 1
G c6_low integer  = 1
G c6_initial integer  = 1
G c6_mode string  = "bypass"
G c6_ph integer  = 0
G c7_high integer  = 1
G c7_low integer  = 1
G c7_initial integer  = 1
G c7_mode string  = "bypass"
G c7_ph integer  = 0
G c8_high integer  = 1
G c8_low integer  = 1
G c8_initial integer  = 1
G c8_mode string  = "bypass"
G c8_ph integer  = 0
G c9_high integer  = 1
G c9_low integer  = 1
G c9_initial integer  = 1
G c9_mode string  = "bypass"
G c9_ph integer  = 0
G m_ph integer  = 0
G clk0_counter string  = "unused"
G clk1_counter string  = "unused"
G clk2_counter string  = "unused"
G clk3_counter string  = "unused"
G clk4_counter string  = "unused"
G clk5_counter string  = "unused"
G clk6_counter string  = "unused"
G clk7_counter string  = "unused"
G clk8_counter string  = "unused"
G clk9_counter string  = "unused"
G c1_use_casc_in string  = "off"
G c2_use_casc_in string  = "off"
G c3_use_casc_in string  = "off"
G c4_use_casc_in string  = "off"
G c5_use_casc_in string  = "off"
G c6_use_casc_in string  = "off"
G c7_use_casc_in string  = "off"
G c8_use_casc_in string  = "off"
G c9_use_casc_in string  = "off"
G m_test_source vector  = -1
G c0_test_source vector  = -1
G c1_test_source vector  = -1
G c2_test_source vector  = -1
G c3_test_source vector  = -1
G c4_test_source vector  = -1
G c5_test_source vector  = -1
G c6_test_source vector  = -1
G c7_test_source vector  = -1
G c8_test_source vector  = -1
G c9_test_source vector  = -1
G vco_multiply_by integer  = 0
G vco_divide_by integer  = 0
G vco_post_scale integer  = 1
G vco_frequency_control string  = "auto"
G vco_phase_shift_step integer  = 0
G charge_pump_current integer  = 10
G loop_filter_r string  = "1.0"
G loop_filter_c integer  = 0
G pll_compensation_delay integer  = 0
G simulation_type string  = "functional"
G down_spread string  = "0.0"
G lock_c integer  = 4
G sim_gate_lock_device_behavior string  = "off"
G clk0_phase_shift_num integer  = 0
G clk1_phase_shift_num integer  = 0
G clk2_phase_shift_num integer  = 0
G clk3_phase_shift_num integer  = 0
G clk4_phase_shift_num integer  = 0
G family_name string  = "StratixIII"
G clk0_use_even_counter_mode string  = "off"
G clk1_use_even_counter_mode string  = "off"
G clk2_use_even_counter_mode string  = "off"
G clk3_use_even_counter_mode string  = "off"
G clk4_use_even_counter_mode string  = "off"
G clk5_use_even_counter_mode string  = "off"
G clk6_use_even_counter_mode string  = "off"
G clk7_use_even_counter_mode string  = "off"
G clk8_use_even_counter_mode string  = "off"
G clk9_use_even_counter_mode string  = "off"
G clk0_use_even_counter_value string  = "off"
G clk1_use_even_counter_value string  = "off"
G clk2_use_even_counter_value string  = "off"
G clk3_use_even_counter_value string  = "off"
G clk4_use_even_counter_value string  = "off"
G clk5_use_even_counter_value string  = "off"
G clk6_use_even_counter_value string  = "off"
G clk7_use_even_counter_value string  = "off"
G clk8_use_even_counter_value string  = "off"
G clk9_use_even_counter_value string  = "off"
G init_block_reset_a_count integer  = 1
G init_block_reset_b_count integer  = 1
G phase_counter_select_width integer  = 4
G lock_window integer  = 5
G inclk0_freq vector  = inclk0_input_frequency
G inclk1_freq vector  = inclk1_input_frequency
G charge_pump_current_bits integer  = 0
G lock_window_ui_bits integer  = 0
G loop_filter_c_bits integer  = 0
G loop_filter_r_bits integer  = 0
G test_counter_c0_delay_chain_bits integer  = 0
G test_counter_c1_delay_chain_bits integer  = 0
G test_counter_c2_delay_chain_bits integer  = 0
G test_counter_c3_delay_chain_bits integer  = 0
G test_counter_c4_delay_chain_bits integer  = 0
G test_counter_c5_delay_chain_bits integer  = 0
G test_counter_c6_delay_chain_bits integer  = 0
G test_counter_c7_delay_chain_bits integer  = 0
G test_counter_c8_delay_chain_bits integer  = 0
G test_counter_c9_delay_chain_bits integer  = 0
G test_counter_m_delay_chain_bits integer  = 0
G test_counter_n_delay_chain_bits integer  = 0
G test_feedback_comp_delay_chain_bits integer  = 0
G test_input_comp_delay_chain_bits integer  = 0
G test_volt_reg_output_mode_bits integer  = 0
G test_volt_reg_output_voltage_bits integer  = 0
G test_volt_reg_test_mode string  = "false"
G vco_range_detector_high_bits vector  = -1
G vco_range_detector_low_bits vector  = -1
G scan_chain_mif_file string  = ""
G test_counter_c3_sclk_delay_chain_bits vector  = -1
G test_counter_c4_sclk_delay_chain_bits vector  = -1
G test_counter_c5_lden_delay_chain_bits vector  = -1
G test_counter_c6_lden_delay_chain_bits vector  = -1
G auto_settings string  = "true"
G SCAN_CHAIN integer  = 144
G GPP_SCAN_CHAIN integer  = 234
G FAST_SCAN_CHAIN integer  = 180
G num_phase_taps integer  = 8
P inclk _in wire[1:0]
V inclk - - - -
P fbin _in wire
V fbin - - - -
P fbout _out wire
V fbout - - - -
P clkswitch _in wire
V clkswitch - - - -
P areset _in wire
V areset - - - -
P pfdena _in wire
V pfdena - - - -
P scanclk _in wire
V scanclk - - - -
P scandata _in wire
V scandata - - - -
P scanclkena _in wire
V scanclkena - - - -
P configupdate _in wire
V configupdate - - - -
P clk _out wire[9:0]
V clk - - - -
P phasecounterselect _in wire[phase_counter_select_width-1:0]
V phasecounterselect - - - -
P phaseupdown _in wire
V phaseupdown - - - -
P phasestep _in wire
V phasestep - - - -
P clkbad _out wire[1:0]
V clkbad - - - -
P activeclock _out wire
V activeclock - - - -
P locked _out wire
V locked - - - -
P scandataout _out wire
V scandataout - - - -
P scandone _out wire
V scandone - - - -
P phasedone _out wire
V phasedone - - - -
P vcooverrange _out wire
V vcooverrange - - - -
P vcounderrange _out wire
V vcounderrange - - - -
I ttn_m_cntr m1 
I ttn_n_cntr n1 
I ttn_scale_cntr c0 
I ttn_scale_cntr c1 
I ttn_scale_cntr c2 
I ttn_scale_cntr c3 
I ttn_scale_cntr c4 
I ttn_scale_cntr c5 
I ttn_scale_cntr c6 
I ttn_scale_cntr c7 
I ttn_scale_cntr c8 
I ttn_scale_cntr c9 
IB
ISB find_simple_integer_fraction -
ISP numerator _in integer[31:0]
ISP denominator _in integer[31:0]
ISP max_denom _in integer[31:0]
ISP fraction_num _out integer[31:0]
ISP fraction_div _out integer[31:0]
ISST max_iter uinteger[31:0]
ISST quotient_array integer[31:0] <max_iter-1:0>
ISST int_loop_iter integer[31:0]
ISST int_quot integer[31:0]
ISST m_value integer[31:0]
ISST d_value integer[31:0]
ISST old_m_value integer[31:0]
ISST swap integer[31:0]
ISST loop_iter integer[31:0]
ISST num integer[31:0]
ISST den integer[31:0]
ISST i_max_iter integer[31:0]
ISE find_simple_integer_fraction
ISB ^find_simple_integer_fraction^^ $
ISE ^find_simple_integer_fraction^^
ISB ^find_simple_integer_fraction^^^OUT $
ISE ^find_simple_integer_fraction^^^OUT
ISB abs  integer[31:0]
ISP value _in integer[31:0]
ISE abs
ISB ^abs^^ $
ISE ^abs^^
ISB ^abs^^^OUT $
ISE ^abs^^^OUT
ISB slowest_clk  integer[31:0]
ISP C0 _in integer[31:0]
ISP C0_mode _in reg[48:1]
ISP C1 _in integer[31:0]
ISP C1_mode _in reg[48:1]
ISP C2 _in integer[31:0]
ISP C2_mode _in reg[48:1]
ISP C3 _in integer[31:0]
ISP C3_mode _in reg[48:1]
ISP C4 _in integer[31:0]
ISP C4_mode _in reg[48:1]
ISP C5 _in integer[31:0]
ISP C5_mode _in reg[48:1]
ISP C6 _in integer[31:0]
ISP C6_mode _in reg[48:1]
ISP C7 _in integer[31:0]
ISP C7_mode _in reg[48:1]
ISP C8 _in integer[31:0]
ISP C8_mode _in reg[48:1]
ISP C9 _in integer[31:0]
ISP C9_mode _in reg[48:1]
ISP refclk _in integer[31:0]
ISP m_mod _in reg[31:0]
ISST max_modulus integer[31:0]
ISE slowest_clk
ISB ^slowest_clk^^ $
ISE ^slowest_clk^^
ISB ^slowest_clk^^^OUT $
ISE ^slowest_clk^^^OUT
ISB count_digit  integer[31:0]
ISP X _in integer[31:0]
ISST count integer[31:0]
ISST result integer[31:0]
ISE count_digit
ISB ^count_digit^^ $
ISE ^count_digit^^
ISB ^count_digit^^^OUT $
ISE ^count_digit^^^OUT
ISB scale_num  integer[31:0]
ISP X _in integer[31:0]
ISP Y _in integer[31:0]
ISST count integer[31:0]
ISST fac_ten integer[31:0]
ISST lc integer[31:0]
ISE scale_num
ISB ^scale_num^^ $
ISE ^scale_num^^
ISB ^scale_num^^^OUT $
ISE ^scale_num^^^OUT
ISB gcd  integer[31:0]
ISP X _in integer[31:0]
ISP Y _in integer[31:0]
ISST L integer[31:0]
ISST S integer[31:0]
ISST R integer[31:0]
ISST G integer[31:0]
ISE gcd
ISB ^gcd^^ $
ISE ^gcd^^
ISB ^gcd^^^OUT $
ISE ^gcd^^^OUT
ISB lcm  integer[31:0]
ISP A1 _in integer[31:0]
ISP A2 _in integer[31:0]
ISP A3 _in integer[31:0]
ISP A4 _in integer[31:0]
ISP A5 _in integer[31:0]
ISP A6 _in integer[31:0]
ISP A7 _in integer[31:0]
ISP A8 _in integer[31:0]
ISP A9 _in integer[31:0]
ISP A10 _in integer[31:0]
ISP P _in integer[31:0]
ISST M1 integer[31:0]
ISST M2 integer[31:0]
ISST M3 integer[31:0]
ISST M4 integer[31:0]
ISST M5 integer[31:0]
ISST M6 integer[31:0]
ISST M7 integer[31:0]
ISST M8 integer[31:0]
ISST M9 integer[31:0]
ISST R integer[31:0]
ISE lcm
ISB ^lcm^^ $
ISE ^lcm^^
ISB ^lcm^^^OUT $
ISE ^lcm^^^OUT
ISB find_m_and_n_4_manual_phase -
ISP inclock_period _in integer[31:0]
ISP vco_phase_shift_step _in integer[31:0]
ISP clk0_mult _in integer[31:0]
ISP clk1_mult _in integer[31:0]
ISP clk2_mult _in integer[31:0]
ISP clk3_mult _in integer[31:0]
ISP clk4_mult _in integer[31:0]
ISP clk5_mult _in integer[31:0]
ISP clk6_mult _in integer[31:0]
ISP clk7_mult _in integer[31:0]
ISP clk8_mult _in integer[31:0]
ISP clk9_mult _in integer[31:0]
ISP clk0_div _in integer[31:0]
ISP clk1_div _in integer[31:0]
ISP clk2_div _in integer[31:0]
ISP clk3_div _in integer[31:0]
ISP clk4_div _in integer[31:0]
ISP clk5_div _in integer[31:0]
ISP clk6_div _in integer[31:0]
ISP clk7_div _in integer[31:0]
ISP clk8_div _in integer[31:0]
ISP clk9_div _in integer[31:0]
ISP clk0_used _in reg[160:1]
ISP clk1_used _in reg[160:1]
ISP clk2_used _in reg[160:1]
ISP clk3_used _in reg[160:1]
ISP clk4_used _in reg[160:1]
ISP clk5_used _in reg[160:1]
ISP clk6_used _in reg[160:1]
ISP clk7_used _in reg[160:1]
ISP clk8_used _in reg[160:1]
ISP clk9_used _in reg[160:1]
ISP m _out integer[31:0]
ISP n _out integer[31:0]
ISST max_m uinteger[31:0]
ISST max_n uinteger[31:0]
ISST max_pfd uinteger[31:0]
ISST min_pfd uinteger[31:0]
ISST max_vco uinteger[31:0]
ISST min_vco uinteger[31:0]
ISST max_offset real
ISST pre_m integer[31:0]
ISST pre_n integer[31:0]
ISST m_out integer[31:0]
ISST n_out integer[31:0]
ISST closest_vco_step_value integer[31:0]
ISST vco_period integer[31:0]
ISST pfd_freq integer[31:0]
ISST vco_freq integer[31:0]
ISST vco_ps_step_value integer[31:0]
ISST clk0_div_factor_real real
ISST clk1_div_factor_real real
ISST clk2_div_factor_real real
ISST clk3_div_factor_real real
ISST clk4_div_factor_real real
ISST clk5_div_factor_real real
ISST clk6_div_factor_real real
ISST clk7_div_factor_real real
ISST clk8_div_factor_real real
ISST clk9_div_factor_real real
ISST clk0_div_factor_diff real
ISST clk1_div_factor_diff real
ISST clk2_div_factor_diff real
ISST clk3_div_factor_diff real
ISST clk4_div_factor_diff real
ISST clk5_div_factor_diff real
ISST clk6_div_factor_diff real
ISST clk7_div_factor_diff real
ISST clk8_div_factor_diff real
ISST clk9_div_factor_diff real
ISST clk0_div_factor_int integer[31:0]
ISST clk1_div_factor_int integer[31:0]
ISST clk2_div_factor_int integer[31:0]
ISST clk3_div_factor_int integer[31:0]
ISST clk4_div_factor_int integer[31:0]
ISST clk5_div_factor_int integer[31:0]
ISST clk6_div_factor_int integer[31:0]
ISST clk7_div_factor_int integer[31:0]
ISST clk8_div_factor_int integer[31:0]
ISST clk9_div_factor_int integer[31:0]
ISE find_m_and_n_4_manual_phase
ISB ^find_m_and_n_4_manual_phase^^ $
ISE ^find_m_and_n_4_manual_phase^^
ISB ^find_m_and_n_4_manual_phase^^^OUT $
ISE ^find_m_and_n_4_manual_phase^^^OUT
ISB output_counter_value  integer[31:0]
ISP clk_divide _in integer[31:0]
ISP clk_mult _in integer[31:0]
ISP M _in integer[31:0]
ISP N _in integer[31:0]
ISST r real
ISST r_int integer[31:0]
ISE output_counter_value
ISB ^output_counter_value^^ $
ISE ^output_counter_value^^
ISB ^output_counter_value^^^OUT $
ISE ^output_counter_value^^^OUT
ISB counter_mode  reg[48:1]
ISP duty_cycle _in integer[31:0]
ISP output_counter_value _in integer[31:0]
ISST half_cycle_high integer[31:0]
ISST R reg[48:1]
ISE counter_mode
ISB ^counter_mode^^ $
ISE ^counter_mode^^
ISB ^counter_mode^^^OUT $
ISE ^counter_mode^^^OUT
ISB counter_high  integer[31:0]
ISP output_counter_value _in integer[31:0]
ISP duty_cycle _in integer[31:0]
ISST half_cycle_high integer[31:0]
ISST tmp_counter_high integer[31:0]
ISST mode integer[31:0]
ISE counter_high
ISB ^counter_high^^ $
ISE ^counter_high^^
ISB ^counter_high^^^OUT $
ISE ^counter_high^^^OUT
ISB counter_low  integer[31:0]
ISP output_counter_value _in integer[31:0]
ISP duty_cycle _in integer[31:0]
ISST counter_h integer[31:0]
ISST half_cycle_high integer[31:0]
ISST mode integer[31:0]
ISST tmp_counter_high integer[31:0]
ISE counter_low
ISB ^counter_low^^ $
ISE ^counter_low^^
ISB ^counter_low^^^OUT $
ISE ^counter_low^^^OUT
ISB mintimedelay  integer[31:0]
ISP t1 _in integer[31:0]
ISP t2 _in integer[31:0]
ISP t3 _in integer[31:0]
ISP t4 _in integer[31:0]
ISP t5 _in integer[31:0]
ISP t6 _in integer[31:0]
ISP t7 _in integer[31:0]
ISP t8 _in integer[31:0]
ISP t9 _in integer[31:0]
ISP t10 _in integer[31:0]
ISST m1 integer[31:0]
ISST m2 integer[31:0]
ISST m3 integer[31:0]
ISST m4 integer[31:0]
ISST m5 integer[31:0]
ISST m6 integer[31:0]
ISST m7 integer[31:0]
ISST m8 integer[31:0]
ISST m9 integer[31:0]
ISE mintimedelay
ISB ^mintimedelay^^ $
ISE ^mintimedelay^^
ISB ^mintimedelay^^^OUT $
ISE ^mintimedelay^^^OUT
ISB maxnegabs  integer[31:0]
ISP t1 _in integer[31:0]
ISP t2 _in integer[31:0]
ISP t3 _in integer[31:0]
ISP t4 _in integer[31:0]
ISP t5 _in integer[31:0]
ISP t6 _in integer[31:0]
ISP t7 _in integer[31:0]
ISP t8 _in integer[31:0]
ISP t9 _in integer[31:0]
ISP t10 _in integer[31:0]
ISST m1 integer[31:0]
ISST m2 integer[31:0]
ISST m3 integer[31:0]
ISST m4 integer[31:0]
ISST m5 integer[31:0]
ISST m6 integer[31:0]
ISST m7 integer[31:0]
ISST m8 integer[31:0]
ISST m9 integer[31:0]
ISE maxnegabs
ISB ^maxnegabs^^ $
ISE ^maxnegabs^^
ISB ^maxnegabs^^^OUT $
ISE ^maxnegabs^^^OUT
ISB ph_adjust  integer[31:0]
ISP tap_phase _in integer[31:0]
ISP ph_base _in integer[31:0]
ISE ph_adjust
ISB ^ph_adjust^^ $
ISE ^ph_adjust^^
ISB ^ph_adjust^^^OUT $
ISE ^ph_adjust^^^OUT
ISB counter_initial  integer[31:0]
ISP tap_phase _in integer[31:0]
ISP m _in integer[31:0]
ISP n _in integer[31:0]
ISST phase integer[31:0]
ISE counter_initial
ISB ^counter_initial^^ $
ISE ^counter_initial^^
ISB ^counter_initial^^^OUT $
ISE ^counter_initial^^^OUT
ISB counter_ph  integer[31:0]
ISP tap_phase _in integer[31:0]
ISP m _in integer[31:0]
ISP n _in integer[31:0]
ISST phase integer[31:0]
ISE counter_ph
ISB ^counter_ph^^ $
ISE ^counter_ph^^
ISB ^counter_ph^^^OUT $
ISE ^counter_ph^^^OUT
ISB translate_string  reg[48:1]
ISP mode _in reg[48:1]
ISST new_mode reg[48:1]
ISE translate_string
ISB ^translate_string^^ $
ISE ^translate_string^^
ISB ^translate_string^^^OUT $
ISE ^translate_string^^^OUT
ISB str2int  integer[31:0]
ISP s _in reg[128:1]
ISST reg_s reg[128:1]
ISST digit reg[8:1]
ISST tmp reg[8:1]
ISST m integer[31:0]
ISST magnitude integer[31:0]
ISST sign integer[31:0]
ISE str2int
ISB ^str2int^^ $
ISE ^str2int^^
ISB ^str2int^^^OUT $
ISE ^str2int^^^OUT
ISB get_int_phase_shift  integer[31:0]
ISP s _in reg[128:1]
ISP i_phase_shift _in integer[31:0]
ISE get_int_phase_shift
ISB ^get_int_phase_shift^^ $
ISE ^get_int_phase_shift^^
ISB ^get_int_phase_shift^^^OUT $
ISE ^get_int_phase_shift^^^OUT
ISB get_phase_degree  integer[31:0]
ISP phase_shift _in integer[31:0]
ISST result integer[31:0]
ISE get_phase_degree
ISB ^get_phase_degree^^ $
ISE ^get_phase_degree^^
ISB ^get_phase_degree^^^OUT $
ISE ^get_phase_degree^^^OUT
ISB alpha_tolower  reg[144:1]
ISP given_string _in reg[144:1]
ISST return_string reg[144:1]
ISST reg_string reg[144:1]
ISST tmp reg[8:1]
ISST conv_char reg[8:1]
ISST byte_count integer[31:0]
ISE alpha_tolower
ISB ^alpha_tolower^^ $
ISE ^alpha_tolower^^
ISB ^alpha_tolower^^^OUT $
ISE ^alpha_tolower^^^OUT
ISB display_msg  integer[31:0]
ISP cntr_name _in reg[16:1]
ISP msg_code _in integer[31:0]
ISE display_msg
ISB ^display_msg^^ $
ISE ^display_msg^^
ISB ^display_msg^^^OUT $
ISE ^display_msg^^^OUT
IE
X MF_stratixiii_pll
E cda_m_cntr VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
P clk _in wire
V clk - - - -
P reset _in wire
V reset - - - -
P cout _out wire
V cout - - - -
P initial_value _in wire[31:0]
V initial_value - - - -
P modulus _in wire[31:0]
V modulus - - - -
P time_delay _in wire[31:0]
V time_delay - - - -
X cda_m_cntr
E cda_n_cntr VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
P clk _in wire
V clk - - - -
P reset _in wire
V reset - - - -
P cout _out wire
V cout - - - -
P modulus _in wire[31:0]
V modulus - - - -
X cda_n_cntr
E cda_scale_cntr VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
P clk _in wire
V clk - - - -
P reset _in wire
V reset - - - -
P cout _out wire
V cout - - - -
P high _in wire[31:0]
V high - - - -
P low _in wire[31:0]
V low - - - -
P initial_value _in wire[31:0]
V initial_value - - - -
P mode _in wire[48:1]
V mode - - - -
P ph_tap _in wire[31:0]
V ph_tap - - - -
X cda_scale_cntr
E MF_cycloneiii_pll VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G operation_mode string  = "normal"
G pll_type string  = "auto"
G compensate_clock string  = "clock0"
G inclk0_input_frequency integer  = 0
G inclk1_input_frequency integer  = 0
G self_reset_on_loss_lock string  = "off"
G switch_over_type string  = "auto"
G switch_over_counter integer  = 1
G enable_switch_over_counter string  = "off"
G bandwidth integer  = 0
G bandwidth_type string  = "auto"
G use_dc_coupling string  = "false"
G lock_high integer  = 0
G lock_low integer  = 0
G lock_window_ui string  = "0.05"
G test_bypass_lock_detect string  = "off"
G clk0_output_frequency integer  = 0
G clk0_multiply_by integer  = 0
G clk0_divide_by integer  = 0
G clk0_phase_shift string  = "0"
G clk0_duty_cycle integer  = 50
G clk1_output_frequency integer  = 0
G clk1_multiply_by integer  = 0
G clk1_divide_by integer  = 0
G clk1_phase_shift string  = "0"
G clk1_duty_cycle integer  = 50
G clk2_output_frequency integer  = 0
G clk2_multiply_by integer  = 0
G clk2_divide_by integer  = 0
G clk2_phase_shift string  = "0"
G clk2_duty_cycle integer  = 50
G clk3_output_frequency integer  = 0
G clk3_multiply_by integer  = 0
G clk3_divide_by integer  = 0
G clk3_phase_shift string  = "0"
G clk3_duty_cycle integer  = 50
G clk4_output_frequency integer  = 0
G clk4_multiply_by integer  = 0
G clk4_divide_by integer  = 0
G clk4_phase_shift string  = "0"
G clk4_duty_cycle integer  = 50
G pfd_min integer  = 0
G pfd_max integer  = 0
G vco_min integer  = 0
G vco_max integer  = 0
G vco_center integer  = 0
G m_initial integer  = 1
G m integer  = 0
G n integer  = 1
G c0_high integer  = 1
G c0_low integer  = 1
G c0_initial integer  = 1
G c0_mode string  = "bypass"
G c0_ph integer  = 0
G c1_high integer  = 1
G c1_low integer  = 1
G c1_initial integer  = 1
G c1_mode string  = "bypass"
G c1_ph integer  = 0
G c2_high integer  = 1
G c2_low integer  = 1
G c2_initial integer  = 1
G c2_mode string  = "bypass"
G c2_ph integer  = 0
G c3_high integer  = 1
G c3_low integer  = 1
G c3_initial integer  = 1
G c3_mode string  = "bypass"
G c3_ph integer  = 0
G c4_high integer  = 1
G c4_low integer  = 1
G c4_initial integer  = 1
G c4_mode string  = "bypass"
G c4_ph integer  = 0
G m_ph integer  = 0
G clk0_counter string  = "unused"
G clk1_counter string  = "unused"
G clk2_counter string  = "unused"
G clk3_counter string  = "unused"
G clk4_counter string  = "unused"
G c1_use_casc_in string  = "off"
G c2_use_casc_in string  = "off"
G c3_use_casc_in string  = "off"
G c4_use_casc_in string  = "off"
G m_test_source vector  = -1
G c0_test_source vector  = -1
G c1_test_source vector  = -1
G c2_test_source vector  = -1
G c3_test_source vector  = -1
G c4_test_source vector  = -1
G vco_multiply_by integer  = 0
G vco_divide_by integer  = 0
G vco_post_scale integer  = 1
G vco_frequency_control string  = "auto"
G vco_phase_shift_step integer  = 0
G charge_pump_current integer  = 10
G loop_filter_r string  = "1.0"
G loop_filter_c integer  = 0
G pll_compensation_delay integer  = 0
G simulation_type string  = "functional"
G down_spread string  = "0.0"
G lock_c integer  = 4
G sim_gate_lock_device_behavior string  = "off"
G clk0_phase_shift_num integer  = 0
G clk1_phase_shift_num integer  = 0
G clk2_phase_shift_num integer  = 0
G clk3_phase_shift_num integer  = 0
G clk4_phase_shift_num integer  = 0
G family_name string  = "StratixIII"
G clk0_use_even_counter_mode string  = "off"
G clk1_use_even_counter_mode string  = "off"
G clk2_use_even_counter_mode string  = "off"
G clk3_use_even_counter_mode string  = "off"
G clk4_use_even_counter_mode string  = "off"
G clk0_use_even_counter_value string  = "off"
G clk1_use_even_counter_value string  = "off"
G clk2_use_even_counter_value string  = "off"
G clk3_use_even_counter_value string  = "off"
G clk4_use_even_counter_value string  = "off"
G init_block_reset_a_count integer  = 1
G init_block_reset_b_count integer  = 1
G phase_counter_select_width integer  = 3
G lock_window integer  = 5
G inclk0_freq vector  = inclk0_input_frequency
G inclk1_freq vector  = inclk1_input_frequency
G charge_pump_current_bits integer  = 0
G lock_window_ui_bits integer  = 0
G loop_filter_c_bits integer  = 0
G loop_filter_r_bits integer  = 0
G test_counter_c0_delay_chain_bits integer  = 0
G test_counter_c1_delay_chain_bits integer  = 0
G test_counter_c2_delay_chain_bits integer  = 0
G test_counter_c3_delay_chain_bits integer  = 0
G test_counter_c4_delay_chain_bits integer  = 0
G test_counter_c5_delay_chain_bits integer  = 0
G test_counter_m_delay_chain_bits integer  = 0
G test_counter_n_delay_chain_bits integer  = 0
G test_feedback_comp_delay_chain_bits integer  = 0
G test_input_comp_delay_chain_bits integer  = 0
G test_volt_reg_output_mode_bits integer  = 0
G test_volt_reg_output_voltage_bits integer  = 0
G test_volt_reg_test_mode string  = "false"
G vco_range_detector_high_bits vector  = -1
G vco_range_detector_low_bits vector  = -1
G scan_chain_mif_file string  = ""
G auto_settings string  = "true"
G SCAN_CHAIN integer  = 144
G GPP_SCAN_CHAIN integer  = 234
G FAST_SCAN_CHAIN integer  = 180
G num_phase_taps integer  = 8
P inclk _in wire[1:0]
V inclk - - - -
P fbin _in wire
V fbin - - - -
P fbout _out wire
V fbout - - - -
P clkswitch _in wire
V clkswitch - - - -
P areset _in wire
V areset - - - -
P pfdena _in wire
V pfdena - - - -
P scanclk _in wire
V scanclk - - - -
P scandata _in wire
V scandata - - - -
P scanclkena _in wire
V scanclkena - - - -
P configupdate _in wire
V configupdate - - - -
P clk _out wire[4:0]
V clk - - - -
P phasecounterselect _in wire[phase_counter_select_width-1:0]
V phasecounterselect - - - -
P phaseupdown _in wire
V phaseupdown - - - -
P phasestep _in wire
V phasestep - - - -
P clkbad _out wire[1:0]
V clkbad - - - -
P activeclock _out wire
V activeclock - - - -
P locked _out wire
V locked - - - -
P scandataout _out wire
V scandataout - - - -
P scandone _out wire
V scandone - - - -
P phasedone _out wire
V phasedone - - - -
P vcooverrange _out wire
V vcooverrange - - - -
P vcounderrange _out wire
V vcounderrange - - - -
I cda_m_cntr m1 
I cda_n_cntr n1 
I cda_scale_cntr c0 
I cda_scale_cntr c1 
I cda_scale_cntr c2 
I cda_scale_cntr c3 
I cda_scale_cntr c4 
IB
ISB find_simple_integer_fraction -
ISP numerator _in integer[31:0]
ISP denominator _in integer[31:0]
ISP max_denom _in integer[31:0]
ISP fraction_num _out integer[31:0]
ISP fraction_div _out integer[31:0]
ISST max_iter uinteger[31:0]
ISST quotient_array integer[31:0] <max_iter-1:0>
ISST int_loop_iter integer[31:0]
ISST int_quot integer[31:0]
ISST m_value integer[31:0]
ISST d_value integer[31:0]
ISST old_m_value integer[31:0]
ISST swap integer[31:0]
ISST loop_iter integer[31:0]
ISST num integer[31:0]
ISST den integer[31:0]
ISST i_max_iter integer[31:0]
ISE find_simple_integer_fraction
ISB ^find_simple_integer_fraction^^ $
ISE ^find_simple_integer_fraction^^
ISB ^find_simple_integer_fraction^^^OUT $
ISE ^find_simple_integer_fraction^^^OUT
ISB abs  integer[31:0]
ISP value _in integer[31:0]
ISE abs
ISB ^abs^^ $
ISE ^abs^^
ISB ^abs^^^OUT $
ISE ^abs^^^OUT
ISB slowest_clk  integer[31:0]
ISP C0 _in integer[31:0]
ISP C0_mode _in reg[48:1]
ISP C1 _in integer[31:0]
ISP C1_mode _in reg[48:1]
ISP C2 _in integer[31:0]
ISP C2_mode _in reg[48:1]
ISP C3 _in integer[31:0]
ISP C3_mode _in reg[48:1]
ISP C4 _in integer[31:0]
ISP C4_mode _in reg[48:1]
ISP C5 _in integer[31:0]
ISP C5_mode _in reg[48:1]
ISP C6 _in integer[31:0]
ISP C6_mode _in reg[48:1]
ISP C7 _in integer[31:0]
ISP C7_mode _in reg[48:1]
ISP C8 _in integer[31:0]
ISP C8_mode _in reg[48:1]
ISP C9 _in integer[31:0]
ISP C9_mode _in reg[48:1]
ISP refclk _in integer[31:0]
ISP m_mod _in reg[31:0]
ISST max_modulus integer[31:0]
ISE slowest_clk
ISB ^slowest_clk^^ $
ISE ^slowest_clk^^
ISB ^slowest_clk^^^OUT $
ISE ^slowest_clk^^^OUT
ISB count_digit  integer[31:0]
ISP X _in integer[31:0]
ISST count integer[31:0]
ISST result integer[31:0]
ISE count_digit
ISB ^count_digit^^ $
ISE ^count_digit^^
ISB ^count_digit^^^OUT $
ISE ^count_digit^^^OUT
ISB scale_num  integer[31:0]
ISP X _in integer[31:0]
ISP Y _in integer[31:0]
ISST count integer[31:0]
ISST fac_ten integer[31:0]
ISST lc integer[31:0]
ISE scale_num
ISB ^scale_num^^ $
ISE ^scale_num^^
ISB ^scale_num^^^OUT $
ISE ^scale_num^^^OUT
ISB gcd  integer[31:0]
ISP X _in integer[31:0]
ISP Y _in integer[31:0]
ISST L integer[31:0]
ISST S integer[31:0]
ISST R integer[31:0]
ISST G integer[31:0]
ISE gcd
ISB ^gcd^^ $
ISE ^gcd^^
ISB ^gcd^^^OUT $
ISE ^gcd^^^OUT
ISB lcm  integer[31:0]
ISP A1 _in integer[31:0]
ISP A2 _in integer[31:0]
ISP A3 _in integer[31:0]
ISP A4 _in integer[31:0]
ISP A5 _in integer[31:0]
ISP A6 _in integer[31:0]
ISP A7 _in integer[31:0]
ISP A8 _in integer[31:0]
ISP A9 _in integer[31:0]
ISP A10 _in integer[31:0]
ISP P _in integer[31:0]
ISST M1 integer[31:0]
ISST M2 integer[31:0]
ISST M3 integer[31:0]
ISST M4 integer[31:0]
ISST M5 integer[31:0]
ISST M6 integer[31:0]
ISST M7 integer[31:0]
ISST M8 integer[31:0]
ISST M9 integer[31:0]
ISST R integer[31:0]
ISE lcm
ISB ^lcm^^ $
ISE ^lcm^^
ISB ^lcm^^^OUT $
ISE ^lcm^^^OUT
ISB find_m_and_n_4_manual_phase -
ISP inclock_period _in integer[31:0]
ISP vco_phase_shift_step _in integer[31:0]
ISP clk0_mult _in integer[31:0]
ISP clk1_mult _in integer[31:0]
ISP clk2_mult _in integer[31:0]
ISP clk3_mult _in integer[31:0]
ISP clk4_mult _in integer[31:0]
ISP clk5_mult _in integer[31:0]
ISP clk6_mult _in integer[31:0]
ISP clk7_mult _in integer[31:0]
ISP clk8_mult _in integer[31:0]
ISP clk9_mult _in integer[31:0]
ISP clk0_div _in integer[31:0]
ISP clk1_div _in integer[31:0]
ISP clk2_div _in integer[31:0]
ISP clk3_div _in integer[31:0]
ISP clk4_div _in integer[31:0]
ISP clk5_div _in integer[31:0]
ISP clk6_div _in integer[31:0]
ISP clk7_div _in integer[31:0]
ISP clk8_div _in integer[31:0]
ISP clk9_div _in integer[31:0]
ISP clk0_used _in reg[160:1]
ISP clk1_used _in reg[160:1]
ISP clk2_used _in reg[160:1]
ISP clk3_used _in reg[160:1]
ISP clk4_used _in reg[160:1]
ISP clk5_used _in reg[160:1]
ISP clk6_used _in reg[160:1]
ISP clk7_used _in reg[160:1]
ISP clk8_used _in reg[160:1]
ISP clk9_used _in reg[160:1]
ISP m _out integer[31:0]
ISP n _out integer[31:0]
ISST max_m uinteger[31:0]
ISST max_n uinteger[31:0]
ISST max_pfd uinteger[31:0]
ISST min_pfd uinteger[31:0]
ISST max_vco uinteger[31:0]
ISST min_vco uinteger[31:0]
ISST max_offset real
ISST pre_m integer[31:0]
ISST pre_n integer[31:0]
ISST m_out integer[31:0]
ISST n_out integer[31:0]
ISST closest_vco_step_value integer[31:0]
ISST vco_period integer[31:0]
ISST pfd_freq integer[31:0]
ISST vco_freq integer[31:0]
ISST vco_ps_step_value integer[31:0]
ISST clk0_div_factor_real real
ISST clk1_div_factor_real real
ISST clk2_div_factor_real real
ISST clk3_div_factor_real real
ISST clk4_div_factor_real real
ISST clk5_div_factor_real real
ISST clk6_div_factor_real real
ISST clk7_div_factor_real real
ISST clk8_div_factor_real real
ISST clk9_div_factor_real real
ISST clk0_div_factor_diff real
ISST clk1_div_factor_diff real
ISST clk2_div_factor_diff real
ISST clk3_div_factor_diff real
ISST clk4_div_factor_diff real
ISST clk5_div_factor_diff real
ISST clk6_div_factor_diff real
ISST clk7_div_factor_diff real
ISST clk8_div_factor_diff real
ISST clk9_div_factor_diff real
ISST clk0_div_factor_int integer[31:0]
ISST clk1_div_factor_int integer[31:0]
ISST clk2_div_factor_int integer[31:0]
ISST clk3_div_factor_int integer[31:0]
ISST clk4_div_factor_int integer[31:0]
ISST clk5_div_factor_int integer[31:0]
ISST clk6_div_factor_int integer[31:0]
ISST clk7_div_factor_int integer[31:0]
ISST clk8_div_factor_int integer[31:0]
ISST clk9_div_factor_int integer[31:0]
ISE find_m_and_n_4_manual_phase
ISB ^find_m_and_n_4_manual_phase^^ $
ISE ^find_m_and_n_4_manual_phase^^
ISB ^find_m_and_n_4_manual_phase^^^OUT $
ISE ^find_m_and_n_4_manual_phase^^^OUT
ISB output_counter_value  integer[31:0]
ISP clk_divide _in integer[31:0]
ISP clk_mult _in integer[31:0]
ISP M _in integer[31:0]
ISP N _in integer[31:0]
ISST r real
ISST r_int integer[31:0]
ISE output_counter_value
ISB ^output_counter_value^^ $
ISE ^output_counter_value^^
ISB ^output_counter_value^^^OUT $
ISE ^output_counter_value^^^OUT
ISB counter_mode  reg[48:1]
ISP duty_cycle _in integer[31:0]
ISP output_counter_value _in integer[31:0]
ISST half_cycle_high integer[31:0]
ISST R reg[48:1]
ISE counter_mode
ISB ^counter_mode^^ $
ISE ^counter_mode^^
ISB ^counter_mode^^^OUT $
ISE ^counter_mode^^^OUT
ISB counter_high  integer[31:0]
ISP output_counter_value _in integer[31:0]
ISP duty_cycle _in integer[31:0]
ISST half_cycle_high integer[31:0]
ISST tmp_counter_high integer[31:0]
ISST mode integer[31:0]
ISE counter_high
ISB ^counter_high^^ $
ISE ^counter_high^^
ISB ^counter_high^^^OUT $
ISE ^counter_high^^^OUT
ISB counter_low  integer[31:0]
ISP output_counter_value _in integer[31:0]
ISP duty_cycle _in integer[31:0]
ISST counter_h integer[31:0]
ISST half_cycle_high integer[31:0]
ISST mode integer[31:0]
ISST tmp_counter_high integer[31:0]
ISE counter_low
ISB ^counter_low^^ $
ISE ^counter_low^^
ISB ^counter_low^^^OUT $
ISE ^counter_low^^^OUT
ISB mintimedelay  integer[31:0]
ISP t1 _in integer[31:0]
ISP t2 _in integer[31:0]
ISP t3 _in integer[31:0]
ISP t4 _in integer[31:0]
ISP t5 _in integer[31:0]
ISP t6 _in integer[31:0]
ISP t7 _in integer[31:0]
ISP t8 _in integer[31:0]
ISP t9 _in integer[31:0]
ISP t10 _in integer[31:0]
ISST m1 integer[31:0]
ISST m2 integer[31:0]
ISST m3 integer[31:0]
ISST m4 integer[31:0]
ISST m5 integer[31:0]
ISST m6 integer[31:0]
ISST m7 integer[31:0]
ISST m8 integer[31:0]
ISST m9 integer[31:0]
ISE mintimedelay
ISB ^mintimedelay^^ $
ISE ^mintimedelay^^
ISB ^mintimedelay^^^OUT $
ISE ^mintimedelay^^^OUT
ISB maxnegabs  integer[31:0]
ISP t1 _in integer[31:0]
ISP t2 _in integer[31:0]
ISP t3 _in integer[31:0]
ISP t4 _in integer[31:0]
ISP t5 _in integer[31:0]
ISP t6 _in integer[31:0]
ISP t7 _in integer[31:0]
ISP t8 _in integer[31:0]
ISP t9 _in integer[31:0]
ISP t10 _in integer[31:0]
ISST m1 integer[31:0]
ISST m2 integer[31:0]
ISST m3 integer[31:0]
ISST m4 integer[31:0]
ISST m5 integer[31:0]
ISST m6 integer[31:0]
ISST m7 integer[31:0]
ISST m8 integer[31:0]
ISST m9 integer[31:0]
ISE maxnegabs
ISB ^maxnegabs^^ $
ISE ^maxnegabs^^
ISB ^maxnegabs^^^OUT $
ISE ^maxnegabs^^^OUT
ISB ph_adjust  integer[31:0]
ISP tap_phase _in integer[31:0]
ISP ph_base _in integer[31:0]
ISE ph_adjust
ISB ^ph_adjust^^ $
ISE ^ph_adjust^^
ISB ^ph_adjust^^^OUT $
ISE ^ph_adjust^^^OUT
ISB counter_initial  integer[31:0]
ISP tap_phase _in integer[31:0]
ISP m _in integer[31:0]
ISP n _in integer[31:0]
ISST phase integer[31:0]
ISE counter_initial
ISB ^counter_initial^^ $
ISE ^counter_initial^^
ISB ^counter_initial^^^OUT $
ISE ^counter_initial^^^OUT
ISB counter_ph  integer[31:0]
ISP tap_phase _in integer[31:0]
ISP m _in integer[31:0]
ISP n _in integer[31:0]
ISST phase integer[31:0]
ISE counter_ph
ISB ^counter_ph^^ $
ISE ^counter_ph^^
ISB ^counter_ph^^^OUT $
ISE ^counter_ph^^^OUT
ISB translate_string  reg[48:1]
ISP mode _in reg[48:1]
ISST new_mode reg[48:1]
ISE translate_string
ISB ^translate_string^^ $
ISE ^translate_string^^
ISB ^translate_string^^^OUT $
ISE ^translate_string^^^OUT
ISB str2int  integer[31:0]
ISP s _in reg[128:1]
ISST reg_s reg[128:1]
ISST digit reg[8:1]
ISST tmp reg[8:1]
ISST m integer[31:0]
ISST magnitude integer[31:0]
ISST sign integer[31:0]
ISE str2int
ISB ^str2int^^ $
ISE ^str2int^^
ISB ^str2int^^^OUT $
ISE ^str2int^^^OUT
ISB get_int_phase_shift  integer[31:0]
ISP s _in reg[128:1]
ISP i_phase_shift _in integer[31:0]
ISE get_int_phase_shift
ISB ^get_int_phase_shift^^ $
ISE ^get_int_phase_shift^^
ISB ^get_int_phase_shift^^^OUT $
ISE ^get_int_phase_shift^^^OUT
ISB get_phase_degree  integer[31:0]
ISP phase_shift _in integer[31:0]
ISST result integer[31:0]
ISE get_phase_degree
ISB ^get_phase_degree^^ $
ISE ^get_phase_degree^^
ISB ^get_phase_degree^^^OUT $
ISE ^get_phase_degree^^^OUT
ISB alpha_tolower  reg[144:1]
ISP given_string _in reg[144:1]
ISST return_string reg[144:1]
ISST reg_string reg[144:1]
ISST tmp reg[8:1]
ISST conv_char reg[8:1]
ISST byte_count integer[31:0]
ISE alpha_tolower
ISB ^alpha_tolower^^ $
ISE ^alpha_tolower^^
ISB ^alpha_tolower^^^OUT $
ISE ^alpha_tolower^^^OUT
ISB display_msg  integer[31:0]
ISP cntr_name _in reg[16:1]
ISP msg_code _in integer[31:0]
ISE display_msg
ISB ^display_msg^^ $
ISE ^display_msg^^
ISB ^display_msg^^^OUT $
ISE ^display_msg^^^OUT
IE
X MF_cycloneiii_pll
E MF_cycloneiiigl_m_cntr VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
P clk _in wire
V clk - - - -
P reset _in wire
V reset - - - -
P cout _out wire
V cout - - - -
P initial_value _in wire[31:0]
V initial_value - - - -
P modulus _in wire[31:0]
V modulus - - - -
P time_delay _in wire[31:0]
V time_delay - - - -
X MF_cycloneiiigl_m_cntr
E MF_cycloneiiigl_n_cntr VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
P clk _in wire
V clk - - - -
P reset _in wire
V reset - - - -
P cout _out wire
V cout - - - -
P modulus _in wire[31:0]
V modulus - - - -
X MF_cycloneiiigl_n_cntr
E MF_cycloneiiigl_scale_cntr VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
P clk _in wire
V clk - - - -
P reset _in wire
V reset - - - -
P cout _out wire
V cout - - - -
P high _in wire[31:0]
V high - - - -
P low _in wire[31:0]
V low - - - -
P initial_value _in wire[31:0]
V initial_value - - - -
P mode _in wire[48:1]
V mode - - - -
P ph_tap _in wire[31:0]
V ph_tap - - - -
X MF_cycloneiiigl_scale_cntr
E cycloneiiigl_post_divider VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G dpa_divider integer  = 1
P clk _in wire
V clk - - - -
P reset _in wire
V reset - - - -
P cout _out wire
V cout - - - -
X cycloneiiigl_post_divider
E MF_cycloneiiigl_pll VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G operation_mode string  = "normal"
G pll_type string  = "auto"
G compensate_clock string  = "clock0"
G inclk0_input_frequency integer  = 0
G inclk1_input_frequency integer  = 0
G self_reset_on_loss_lock string  = "off"
G switch_over_type string  = "auto"
G switch_over_counter integer  = 1
G enable_switch_over_counter string  = "off"
G bandwidth integer  = 0
G bandwidth_type string  = "auto"
G use_dc_coupling string  = "false"
G lock_high integer  = 0
G lock_low integer  = 0
G lock_window_ui string  = "0.05"
G test_bypass_lock_detect string  = "off"
G clk0_output_frequency integer  = 0
G clk0_multiply_by integer  = 0
G clk0_divide_by integer  = 0
G clk0_phase_shift string  = "0"
G clk0_duty_cycle integer  = 50
G clk1_output_frequency integer  = 0
G clk1_multiply_by integer  = 0
G clk1_divide_by integer  = 0
G clk1_phase_shift string  = "0"
G clk1_duty_cycle integer  = 50
G clk2_output_frequency integer  = 0
G clk2_multiply_by integer  = 0
G clk2_divide_by integer  = 0
G clk2_phase_shift string  = "0"
G clk2_duty_cycle integer  = 50
G clk3_output_frequency integer  = 0
G clk3_multiply_by integer  = 0
G clk3_divide_by integer  = 0
G clk3_phase_shift string  = "0"
G clk3_duty_cycle integer  = 50
G clk4_output_frequency integer  = 0
G clk4_multiply_by integer  = 0
G clk4_divide_by integer  = 0
G clk4_phase_shift string  = "0"
G clk4_duty_cycle integer  = 50
G pfd_min integer  = 0
G pfd_max integer  = 0
G vco_min integer  = 0
G vco_max integer  = 0
G vco_center integer  = 0
G m_initial integer  = 1
G m integer  = 0
G n integer  = 1
G c0_high integer  = 1
G c0_low integer  = 1
G c0_initial integer  = 1
G c0_mode string  = "bypass"
G c0_ph integer  = 0
G c1_high integer  = 1
G c1_low integer  = 1
G c1_initial integer  = 1
G c1_mode string  = "bypass"
G c1_ph integer  = 0
G c2_high integer  = 1
G c2_low integer  = 1
G c2_initial integer  = 1
G c2_mode string  = "bypass"
G c2_ph integer  = 0
G c3_high integer  = 1
G c3_low integer  = 1
G c3_initial integer  = 1
G c3_mode string  = "bypass"
G c3_ph integer  = 0
G c4_high integer  = 1
G c4_low integer  = 1
G c4_initial integer  = 1
G c4_mode string  = "bypass"
G c4_ph integer  = 0
G m_ph integer  = 0
G clk0_counter string  = "unused"
G clk1_counter string  = "unused"
G clk2_counter string  = "unused"
G clk3_counter string  = "unused"
G clk4_counter string  = "unused"
G c1_use_casc_in string  = "off"
G c2_use_casc_in string  = "off"
G c3_use_casc_in string  = "off"
G c4_use_casc_in string  = "off"
G m_test_source vector  = -1
G c0_test_source vector  = -1
G c1_test_source vector  = -1
G c2_test_source vector  = -1
G c3_test_source vector  = -1
G c4_test_source vector  = -1
G vco_multiply_by integer  = 0
G vco_divide_by integer  = 0
G vco_post_scale integer  = 1
G vco_frequency_control string  = "auto"
G vco_phase_shift_step integer  = 0
G dpa_multiply_by integer  = 0
G dpa_divide_by integer  = 0
G dpa_divider integer  = 1
G charge_pump_current integer  = 10
G loop_filter_r string  = "1.0"
G loop_filter_c integer  = 0
G pll_compensation_delay integer  = 0
G simulation_type string  = "functional"
G down_spread string  = "0.0"
G lock_c integer  = 4
G sim_gate_lock_device_behavior string  = "off"
G clk0_phase_shift_num integer  = 0
G clk1_phase_shift_num integer  = 0
G clk2_phase_shift_num integer  = 0
G clk3_phase_shift_num integer  = 0
G clk4_phase_shift_num integer  = 0
G family_name string  = "cycloneiiigl"
G clk0_use_even_counter_mode string  = "off"
G clk1_use_even_counter_mode string  = "off"
G clk2_use_even_counter_mode string  = "off"
G clk3_use_even_counter_mode string  = "off"
G clk4_use_even_counter_mode string  = "off"
G clk0_use_even_counter_value string  = "off"
G clk1_use_even_counter_value string  = "off"
G clk2_use_even_counter_value string  = "off"
G clk3_use_even_counter_value string  = "off"
G clk4_use_even_counter_value string  = "off"
G init_block_reset_a_count integer  = 1
G init_block_reset_b_count integer  = 1
G phase_counter_select_width integer  = 3
G lock_window integer  = 5000
G inclk0_freq vector  = inclk0_input_frequency*1000
G inclk1_freq vector  = inclk1_input_frequency*1000
G charge_pump_current_bits integer  = 0
G lock_window_ui_bits integer  = 0
G loop_filter_c_bits integer  = 0
G loop_filter_r_bits integer  = 0
G test_counter_c0_delay_chain_bits integer  = 0
G test_counter_c1_delay_chain_bits integer  = 0
G test_counter_c2_delay_chain_bits integer  = 0
G test_counter_c3_delay_chain_bits integer  = 0
G test_counter_c4_delay_chain_bits integer  = 0
G test_counter_m_delay_chain_bits integer  = 0
G test_counter_n_delay_chain_bits integer  = 0
G test_feedback_comp_delay_chain_bits integer  = 0
G test_input_comp_delay_chain_bits integer  = 0
G test_volt_reg_output_mode_bits integer  = 0
G test_volt_reg_output_voltage_bits integer  = 0
G test_volt_reg_test_mode string  = "false"
G vco_range_detector_high_bits vector  = -1
G vco_range_detector_low_bits vector  = -1
G scan_chain_mif_file string  = ""
G auto_settings string  = "true"
G SCAN_CHAIN integer  = 144
G GPP_SCAN_CHAIN integer  = 234
G FAST_SCAN_CHAIN integer  = 180
G num_phase_taps integer  = 8
P inclk _in wire[1:0]
V inclk - - - -
P fbin _in wire
V fbin - - - -
P fbout _out wire
V fbout - - - -
P clkswitch _in wire
V clkswitch - - - -
P areset _in wire
V areset - - - -
P pfdena _in wire
V pfdena - - - -
P scanclk _in wire
V scanclk - - - -
P scandata _in wire
V scandata - - - -
P scanclkena _in wire
V scanclkena - - - -
P configupdate _in wire
V configupdate - - - -
P clk _out wire[4:0]
V clk - - - -
P phasecounterselect _in wire[phase_counter_select_width-1:0]
V phasecounterselect - - - -
P phaseupdown _in wire
V phaseupdown - - - -
P phasestep _in wire
V phasestep - - - -
P clkbad _out wire[1:0]
V clkbad - - - -
P activeclock _out wire
V activeclock - - - -
P locked _out wire
V locked - - - -
P scandataout _out wire
V scandataout - - - -
P scandone _out wire
V scandone - - - -
P phasedone _out wire
V phasedone - - - -
P vcooverrange _out wire
V vcooverrange - - - -
P vcounderrange _out wire
V vcounderrange - - - -
P fref _out wire
V fref - - - -
P icdrclk _out wire
V icdrclk - - - -
I MF_cycloneiiigl_m_cntr m1 
I MF_cycloneiiigl_n_cntr n1 
I cycloneiiigl_post_divider d1 
I MF_cycloneiiigl_scale_cntr c0 
I MF_cycloneiiigl_scale_cntr c1 
I MF_cycloneiiigl_scale_cntr c2 
I MF_cycloneiiigl_scale_cntr c3 
I MF_cycloneiiigl_scale_cntr c4 
IB
ISB find_simple_integer_fraction -
ISP numerator _in integer[31:0]
ISP denominator _in integer[31:0]
ISP max_denom _in integer[31:0]
ISP fraction_num _out integer[31:0]
ISP fraction_div _out integer[31:0]
ISST max_iter uinteger[31:0]
ISST quotient_array integer[31:0] <max_iter-1:0>
ISST int_loop_iter integer[31:0]
ISST int_quot integer[31:0]
ISST m_value integer[31:0]
ISST d_value integer[31:0]
ISST old_m_value integer[31:0]
ISST swap integer[31:0]
ISST loop_iter integer[31:0]
ISST num integer[31:0]
ISST den integer[31:0]
ISST i_max_iter integer[31:0]
ISE find_simple_integer_fraction
ISB ^find_simple_integer_fraction^^ $
ISE ^find_simple_integer_fraction^^
ISB ^find_simple_integer_fraction^^^OUT $
ISE ^find_simple_integer_fraction^^^OUT
ISB abs  integer[31:0]
ISP value _in integer[31:0]
ISE abs
ISB ^abs^^ $
ISE ^abs^^
ISB ^abs^^^OUT $
ISE ^abs^^^OUT
ISB slowest_clk  integer[31:0]
ISP C0 _in integer[31:0]
ISP C0_mode _in reg[48:1]
ISP C1 _in integer[31:0]
ISP C1_mode _in reg[48:1]
ISP C2 _in integer[31:0]
ISP C2_mode _in reg[48:1]
ISP C3 _in integer[31:0]
ISP C3_mode _in reg[48:1]
ISP C4 _in integer[31:0]
ISP C4_mode _in reg[48:1]
ISP C5 _in integer[31:0]
ISP C5_mode _in reg[48:1]
ISP C6 _in integer[31:0]
ISP C6_mode _in reg[48:1]
ISP C7 _in integer[31:0]
ISP C7_mode _in reg[48:1]
ISP C8 _in integer[31:0]
ISP C8_mode _in reg[48:1]
ISP C9 _in integer[31:0]
ISP C9_mode _in reg[48:1]
ISP refclk _in integer[31:0]
ISP m_mod _in reg[31:0]
ISST max_modulus integer[31:0]
ISE slowest_clk
ISB ^slowest_clk^^ $
ISE ^slowest_clk^^
ISB ^slowest_clk^^^OUT $
ISE ^slowest_clk^^^OUT
ISB count_digit  integer[31:0]
ISP X _in integer[31:0]
ISST count integer[31:0]
ISST result integer[31:0]
ISE count_digit
ISB ^count_digit^^ $
ISE ^count_digit^^
ISB ^count_digit^^^OUT $
ISE ^count_digit^^^OUT
ISB scale_num  integer[31:0]
ISP X _in integer[31:0]
ISP Y _in integer[31:0]
ISST count integer[31:0]
ISST fac_ten integer[31:0]
ISST lc integer[31:0]
ISE scale_num
ISB ^scale_num^^ $
ISE ^scale_num^^
ISB ^scale_num^^^OUT $
ISE ^scale_num^^^OUT
ISB gcd  integer[31:0]
ISP X _in integer[31:0]
ISP Y _in integer[31:0]
ISST L integer[31:0]
ISST S integer[31:0]
ISST R integer[31:0]
ISST G integer[31:0]
ISE gcd
ISB ^gcd^^ $
ISE ^gcd^^
ISB ^gcd^^^OUT $
ISE ^gcd^^^OUT
ISB lcm  integer[31:0]
ISP A1 _in integer[31:0]
ISP A2 _in integer[31:0]
ISP A3 _in integer[31:0]
ISP A4 _in integer[31:0]
ISP A5 _in integer[31:0]
ISP A6 _in integer[31:0]
ISP A7 _in integer[31:0]
ISP A8 _in integer[31:0]
ISP A9 _in integer[31:0]
ISP A10 _in integer[31:0]
ISP P _in integer[31:0]
ISST M1 integer[31:0]
ISST M2 integer[31:0]
ISST M3 integer[31:0]
ISST M4 integer[31:0]
ISST M5 integer[31:0]
ISST M6 integer[31:0]
ISST M7 integer[31:0]
ISST M8 integer[31:0]
ISST M9 integer[31:0]
ISST R integer[31:0]
ISE lcm
ISB ^lcm^^ $
ISE ^lcm^^
ISB ^lcm^^^OUT $
ISE ^lcm^^^OUT
ISB find_m_and_n_4_manual_phase -
ISP inclock_period _in integer[31:0]
ISP vco_phase_shift_step _in integer[31:0]
ISP clk0_mult _in integer[31:0]
ISP clk1_mult _in integer[31:0]
ISP clk2_mult _in integer[31:0]
ISP clk3_mult _in integer[31:0]
ISP clk4_mult _in integer[31:0]
ISP clk5_mult _in integer[31:0]
ISP clk6_mult _in integer[31:0]
ISP clk7_mult _in integer[31:0]
ISP clk8_mult _in integer[31:0]
ISP clk9_mult _in integer[31:0]
ISP clk0_div _in integer[31:0]
ISP clk1_div _in integer[31:0]
ISP clk2_div _in integer[31:0]
ISP clk3_div _in integer[31:0]
ISP clk4_div _in integer[31:0]
ISP clk5_div _in integer[31:0]
ISP clk6_div _in integer[31:0]
ISP clk7_div _in integer[31:0]
ISP clk8_div _in integer[31:0]
ISP clk9_div _in integer[31:0]
ISP clk0_used _in reg[160:1]
ISP clk1_used _in reg[160:1]
ISP clk2_used _in reg[160:1]
ISP clk3_used _in reg[160:1]
ISP clk4_used _in reg[160:1]
ISP clk5_used _in reg[160:1]
ISP clk6_used _in reg[160:1]
ISP clk7_used _in reg[160:1]
ISP clk8_used _in reg[160:1]
ISP clk9_used _in reg[160:1]
ISP m _out integer[31:0]
ISP n _out integer[31:0]
ISST max_m uinteger[31:0]
ISST max_n uinteger[31:0]
ISST max_pfd uinteger[31:0]
ISST min_pfd uinteger[31:0]
ISST max_vco uinteger[31:0]
ISST min_vco uinteger[31:0]
ISST max_offset real
ISST pre_m integer[31:0]
ISST pre_n integer[31:0]
ISST m_out integer[31:0]
ISST n_out integer[31:0]
ISST closest_vco_step_value integer[31:0]
ISST vco_period integer[31:0]
ISST pfd_freq integer[31:0]
ISST vco_freq integer[31:0]
ISST vco_ps_step_value integer[31:0]
ISST clk0_div_factor_real real
ISST clk1_div_factor_real real
ISST clk2_div_factor_real real
ISST clk3_div_factor_real real
ISST clk4_div_factor_real real
ISST clk5_div_factor_real real
ISST clk6_div_factor_real real
ISST clk7_div_factor_real real
ISST clk8_div_factor_real real
ISST clk9_div_factor_real real
ISST clk0_div_factor_diff real
ISST clk1_div_factor_diff real
ISST clk2_div_factor_diff real
ISST clk3_div_factor_diff real
ISST clk4_div_factor_diff real
ISST clk5_div_factor_diff real
ISST clk6_div_factor_diff real
ISST clk7_div_factor_diff real
ISST clk8_div_factor_diff real
ISST clk9_div_factor_diff real
ISST clk0_div_factor_int integer[31:0]
ISST clk1_div_factor_int integer[31:0]
ISST clk2_div_factor_int integer[31:0]
ISST clk3_div_factor_int integer[31:0]
ISST clk4_div_factor_int integer[31:0]
ISST clk5_div_factor_int integer[31:0]
ISST clk6_div_factor_int integer[31:0]
ISST clk7_div_factor_int integer[31:0]
ISST clk8_div_factor_int integer[31:0]
ISST clk9_div_factor_int integer[31:0]
ISE find_m_and_n_4_manual_phase
ISB ^find_m_and_n_4_manual_phase^^ $
ISE ^find_m_and_n_4_manual_phase^^
ISB ^find_m_and_n_4_manual_phase^^^OUT $
ISE ^find_m_and_n_4_manual_phase^^^OUT
ISB output_counter_value  integer[31:0]
ISP clk_divide _in integer[31:0]
ISP clk_mult _in integer[31:0]
ISP M _in integer[31:0]
ISP N _in integer[31:0]
ISST r real
ISST r_int integer[31:0]
ISE output_counter_value
ISB ^output_counter_value^^ $
ISE ^output_counter_value^^
ISB ^output_counter_value^^^OUT $
ISE ^output_counter_value^^^OUT
ISB counter_mode  reg[48:1]
ISP duty_cycle _in integer[31:0]
ISP output_counter_value _in integer[31:0]
ISST half_cycle_high integer[31:0]
ISST R reg[48:1]
ISE counter_mode
ISB ^counter_mode^^ $
ISE ^counter_mode^^
ISB ^counter_mode^^^OUT $
ISE ^counter_mode^^^OUT
ISB counter_high  integer[31:0]
ISP output_counter_value _in integer[31:0]
ISP duty_cycle _in integer[31:0]
ISST half_cycle_high integer[31:0]
ISST tmp_counter_high integer[31:0]
ISST mode integer[31:0]
ISE counter_high
ISB ^counter_high^^ $
ISE ^counter_high^^
ISB ^counter_high^^^OUT $
ISE ^counter_high^^^OUT
ISB counter_low  integer[31:0]
ISP output_counter_value _in integer[31:0]
ISP duty_cycle _in integer[31:0]
ISST counter_h integer[31:0]
ISST half_cycle_high integer[31:0]
ISST mode integer[31:0]
ISST tmp_counter_high integer[31:0]
ISE counter_low
ISB ^counter_low^^ $
ISE ^counter_low^^
ISB ^counter_low^^^OUT $
ISE ^counter_low^^^OUT
ISB mintimedelay  integer[31:0]
ISP t1 _in integer[31:0]
ISP t2 _in integer[31:0]
ISP t3 _in integer[31:0]
ISP t4 _in integer[31:0]
ISP t5 _in integer[31:0]
ISP t6 _in integer[31:0]
ISP t7 _in integer[31:0]
ISP t8 _in integer[31:0]
ISP t9 _in integer[31:0]
ISP t10 _in integer[31:0]
ISST m1 integer[31:0]
ISST m2 integer[31:0]
ISST m3 integer[31:0]
ISST m4 integer[31:0]
ISST m5 integer[31:0]
ISST m6 integer[31:0]
ISST m7 integer[31:0]
ISST m8 integer[31:0]
ISST m9 integer[31:0]
ISE mintimedelay
ISB ^mintimedelay^^ $
ISE ^mintimedelay^^
ISB ^mintimedelay^^^OUT $
ISE ^mintimedelay^^^OUT
ISB maxnegabs  integer[31:0]
ISP t1 _in integer[31:0]
ISP t2 _in integer[31:0]
ISP t3 _in integer[31:0]
ISP t4 _in integer[31:0]
ISP t5 _in integer[31:0]
ISP t6 _in integer[31:0]
ISP t7 _in integer[31:0]
ISP t8 _in integer[31:0]
ISP t9 _in integer[31:0]
ISP t10 _in integer[31:0]
ISST m1 integer[31:0]
ISST m2 integer[31:0]
ISST m3 integer[31:0]
ISST m4 integer[31:0]
ISST m5 integer[31:0]
ISST m6 integer[31:0]
ISST m7 integer[31:0]
ISST m8 integer[31:0]
ISST m9 integer[31:0]
ISE maxnegabs
ISB ^maxnegabs^^ $
ISE ^maxnegabs^^
ISB ^maxnegabs^^^OUT $
ISE ^maxnegabs^^^OUT
ISB ph_adjust  integer[31:0]
ISP tap_phase _in integer[31:0]
ISP ph_base _in integer[31:0]
ISE ph_adjust
ISB ^ph_adjust^^ $
ISE ^ph_adjust^^
ISB ^ph_adjust^^^OUT $
ISE ^ph_adjust^^^OUT
ISB counter_initial  integer[31:0]
ISP tap_phase _in integer[31:0]
ISP m _in integer[31:0]
ISP n _in integer[31:0]
ISST phase integer[31:0]
ISE counter_initial
ISB ^counter_initial^^ $
ISE ^counter_initial^^
ISB ^counter_initial^^^OUT $
ISE ^counter_initial^^^OUT
ISB counter_ph  integer[31:0]
ISP tap_phase _in integer[31:0]
ISP m _in integer[31:0]
ISP n _in integer[31:0]
ISST phase integer[31:0]
ISE counter_ph
ISB ^counter_ph^^ $
ISE ^counter_ph^^
ISB ^counter_ph^^^OUT $
ISE ^counter_ph^^^OUT
ISB translate_string  reg[48:1]
ISP mode _in reg[48:1]
ISST new_mode reg[48:1]
ISE translate_string
ISB ^translate_string^^ $
ISE ^translate_string^^
ISB ^translate_string^^^OUT $
ISE ^translate_string^^^OUT
ISB str2int  integer[31:0]
ISP s _in reg[128:1]
ISST reg_s reg[128:1]
ISST digit reg[8:1]
ISST tmp reg[8:1]
ISST m integer[31:0]
ISST magnitude integer[31:0]
ISST sign integer[31:0]
ISE str2int
ISB ^str2int^^ $
ISE ^str2int^^
ISB ^str2int^^^OUT $
ISE ^str2int^^^OUT
ISB get_int_phase_shift  integer[31:0]
ISP s _in reg[128:1]
ISP i_phase_shift _in integer[31:0]
ISE get_int_phase_shift
ISB ^get_int_phase_shift^^ $
ISE ^get_int_phase_shift^^
ISB ^get_int_phase_shift^^^OUT $
ISE ^get_int_phase_shift^^^OUT
ISB get_phase_degree  integer[31:0]
ISP phase_shift _in integer[31:0]
ISST result integer[31:0]
ISE get_phase_degree
ISB ^get_phase_degree^^ $
ISE ^get_phase_degree^^
ISB ^get_phase_degree^^^OUT $
ISE ^get_phase_degree^^^OUT
ISB alpha_tolower  reg[144:1]
ISP given_string _in reg[144:1]
ISST return_string reg[144:1]
ISST reg_string reg[144:1]
ISST tmp reg[8:1]
ISST conv_char reg[8:1]
ISST byte_count integer[31:0]
ISE alpha_tolower
ISB ^alpha_tolower^^ $
ISE ^alpha_tolower^^
ISB ^alpha_tolower^^^OUT $
ISE ^alpha_tolower^^^OUT
ISB display_msg  integer[31:0]
ISP cntr_name _in reg[16:1]
ISP msg_code _in integer[31:0]
ISE display_msg
ISB ^display_msg^^ $
ISE ^display_msg^^
ISB ^display_msg^^^OUT $
ISE ^display_msg^^^OUT
IE
X MF_cycloneiiigl_pll
E altpll VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G intended_device_family string  = "Stratix"
G operation_mode string  = "NORMAL"
G pll_type string  = "AUTO"
G qualify_conf_done string  = "OFF"
G compensate_clock string  = "CLK0"
G scan_chain string  = "LONG"
G primary_clock string  = "inclk0"
G inclk0_input_frequency integer  = 1000
G inclk1_input_frequency integer  = 0
G gate_lock_signal string  = "NO"
G gate_lock_counter integer  = 0
G lock_high integer  = 1
G lock_low integer  = 0
G valid_lock_multiplier integer  = 1
G invalid_lock_multiplier integer  = 5
G switch_over_type string  = "AUTO"
G switch_over_on_lossclk string  = "OFF"
G switch_over_on_gated_lock string  = "OFF"
G enable_switch_over_counter string  = "OFF"
G switch_over_counter integer  = 0
G feedback_source string  = "EXTCLK0"
G bandwidth integer  = 0
G bandwidth_type string  = "UNUSED"
G lpm_hint string  = "UNUSED"
G spread_frequency integer  = 0
G down_spread string  = "0.0"
G self_reset_on_gated_loss_lock string  = "OFF"
G self_reset_on_loss_lock string  = "OFF"
G lock_window_ui string  = "0.05"
G width_clock integer  = 6
G width_phasecounterselect integer  = 4
G charge_pump_current_bits integer  = 9999
G loop_filter_c_bits integer  = 9999
G loop_filter_r_bits integer  = 9999
G scan_chain_mif_file string  = "UNUSED"
G simulation_type string  = "functional"
G source_is_pll string  = "off"
G skip_vco string  = "off"
G clk9_multiply_by integer  = 1
G clk8_multiply_by integer  = 1
G clk7_multiply_by integer  = 1
G clk6_multiply_by integer  = 1
G clk5_multiply_by integer  = 1
G clk4_multiply_by integer  = 1
G clk3_multiply_by integer  = 1
G clk2_multiply_by integer  = 1
G clk1_multiply_by integer  = 1
G clk0_multiply_by integer  = 1
G clk9_divide_by integer  = 1
G clk8_divide_by integer  = 1
G clk7_divide_by integer  = 1
G clk6_divide_by integer  = 1
G clk5_divide_by integer  = 1
G clk4_divide_by integer  = 1
G clk3_divide_by integer  = 1
G clk2_divide_by integer  = 1
G clk1_divide_by integer  = 1
G clk0_divide_by integer  = 1
G clk9_phase_shift string  = "0"
G clk8_phase_shift string  = "0"
G clk7_phase_shift string  = "0"
G clk6_phase_shift string  = "0"
G clk5_phase_shift string  = "0"
G clk4_phase_shift string  = "0"
G clk3_phase_shift string  = "0"
G clk2_phase_shift string  = "0"
G clk1_phase_shift string  = "0"
G clk0_phase_shift string  = "0"
G clk5_time_delay string  = "0"
G clk4_time_delay string  = "0"
G clk3_time_delay string  = "0"
G clk2_time_delay string  = "0"
G clk1_time_delay string  = "0"
G clk0_time_delay string  = "0"
G clk9_duty_cycle integer  = 50
G clk8_duty_cycle integer  = 50
G clk7_duty_cycle integer  = 50
G clk6_duty_cycle integer  = 50
G clk5_duty_cycle integer  = 50
G clk4_duty_cycle integer  = 50
G clk3_duty_cycle integer  = 50
G clk2_duty_cycle integer  = 50
G clk1_duty_cycle integer  = 50
G clk0_duty_cycle integer  = 50
G clk9_use_even_counter_mode string  = "OFF"
G clk8_use_even_counter_mode string  = "OFF"
G clk7_use_even_counter_mode string  = "OFF"
G clk6_use_even_counter_mode string  = "OFF"
G clk5_use_even_counter_mode string  = "OFF"
G clk4_use_even_counter_mode string  = "OFF"
G clk3_use_even_counter_mode string  = "OFF"
G clk2_use_even_counter_mode string  = "OFF"
G clk1_use_even_counter_mode string  = "OFF"
G clk0_use_even_counter_mode string  = "OFF"
G clk9_use_even_counter_value string  = "OFF"
G clk8_use_even_counter_value string  = "OFF"
G clk7_use_even_counter_value string  = "OFF"
G clk6_use_even_counter_value string  = "OFF"
G clk5_use_even_counter_value string  = "OFF"
G clk4_use_even_counter_value string  = "OFF"
G clk3_use_even_counter_value string  = "OFF"
G clk2_use_even_counter_value string  = "OFF"
G clk1_use_even_counter_value string  = "OFF"
G clk0_use_even_counter_value string  = "OFF"
G clk2_output_frequency integer  = 0
G clk1_output_frequency integer  = 0
G clk0_output_frequency integer  = 0
G extclk3_multiply_by integer  = 1
G extclk2_multiply_by integer  = 1
G extclk1_multiply_by integer  = 1
G extclk0_multiply_by integer  = 1
G extclk3_divide_by integer  = 1
G extclk2_divide_by integer  = 1
G extclk1_divide_by integer  = 1
G extclk0_divide_by integer  = 1
G extclk3_phase_shift string  = "0"
G extclk2_phase_shift string  = "0"
G extclk1_phase_shift string  = "0"
G extclk0_phase_shift string  = "0"
G extclk3_time_delay string  = "0"
G extclk2_time_delay string  = "0"
G extclk1_time_delay string  = "0"
G extclk0_time_delay string  = "0"
G extclk3_duty_cycle integer  = 50
G extclk2_duty_cycle integer  = 50
G extclk1_duty_cycle integer  = 50
G extclk0_duty_cycle integer  = 50
G vco_multiply_by integer  = 0
G vco_divide_by integer  = 0
G sclkout0_phase_shift string  = "0"
G sclkout1_phase_shift string  = "0"
G dpa_multiply_by integer  = 0
G dpa_divide_by integer  = 0
G dpa_divider integer  = 0
G vco_min integer  = 0
G vco_max integer  = 0
G vco_center integer  = 0
G pfd_min integer  = 0
G pfd_max integer  = 0
G m_initial integer  = 1
G m integer  = 0
G n integer  = 1
G m2 integer  = 1
G n2 integer  = 1
G ss integer  = 0
G l0_high integer  = 1
G l1_high integer  = 1
G g0_high integer  = 1
G g1_high integer  = 1
G g2_high integer  = 1
G g3_high integer  = 1
G e0_high integer  = 1
G e1_high integer  = 1
G e2_high integer  = 1
G e3_high integer  = 1
G l0_low integer  = 1
G l1_low integer  = 1
G g0_low integer  = 1
G g1_low integer  = 1
G g2_low integer  = 1
G g3_low integer  = 1
G e0_low integer  = 1
G e1_low integer  = 1
G e2_low integer  = 1
G e3_low integer  = 1
G l0_initial integer  = 1
G l1_initial integer  = 1
G g0_initial integer  = 1
G g1_initial integer  = 1
G g2_initial integer  = 1
G g3_initial integer  = 1
G e0_initial integer  = 1
G e1_initial integer  = 1
G e2_initial integer  = 1
G e3_initial integer  = 1
G l0_mode string  = "bypass"
G l1_mode string  = "bypass"
G g0_mode string  = "bypass"
G g1_mode string  = "bypass"
G g2_mode string  = "bypass"
G g3_mode string  = "bypass"
G e0_mode string  = "bypass"
G e1_mode string  = "bypass"
G e2_mode string  = "bypass"
G e3_mode string  = "bypass"
G l0_ph integer  = 0
G l1_ph integer  = 0
G g0_ph integer  = 0
G g1_ph integer  = 0
G g2_ph integer  = 0
G g3_ph integer  = 0
G e0_ph integer  = 0
G e1_ph integer  = 0
G e2_ph integer  = 0
G e3_ph integer  = 0
G m_ph integer  = 0
G l0_time_delay integer  = 0
G l1_time_delay integer  = 0
G g0_time_delay integer  = 0
G g1_time_delay integer  = 0
G g2_time_delay integer  = 0
G g3_time_delay integer  = 0
G e0_time_delay integer  = 0
G e1_time_delay integer  = 0
G e2_time_delay integer  = 0
G e3_time_delay integer  = 0
G m_time_delay integer  = 0
G n_time_delay integer  = 0
G extclk3_counter string  = "e3"
G extclk2_counter string  = "e2"
G extclk1_counter string  = "e1"
G extclk0_counter string  = "e0"
G clk9_counter string  = "c9"
G clk8_counter string  = "c8"
G clk7_counter string  = "c7"
G clk6_counter string  = "c6"
G clk5_counter string  = "l1"
G clk4_counter string  = "l0"
G clk3_counter string  = "g3"
G clk2_counter string  = "g2"
G clk1_counter string  = "g1"
G clk0_counter string  = "g0"
G enable0_counter string  = "l0"
G enable1_counter string  = "l0"
G charge_pump_current integer  = 2
G loop_filter_r string  = "1.0"
G loop_filter_c integer  = 5
G vco_post_scale integer  = 0
G vco_frequency_control string  = "AUTO"
G vco_phase_shift_step integer  = 0
G lpm_type string  = "altpll"
G port_clkena0 string  = "PORT_CONNECTIVITY"
G port_clkena1 string  = "PORT_CONNECTIVITY"
G port_clkena2 string  = "PORT_CONNECTIVITY"
G port_clkena3 string  = "PORT_CONNECTIVITY"
G port_clkena4 string  = "PORT_CONNECTIVITY"
G port_clkena5 string  = "PORT_CONNECTIVITY"
G port_extclkena0 string  = "PORT_CONNECTIVITY"
G port_extclkena1 string  = "PORT_CONNECTIVITY"
G port_extclkena2 string  = "PORT_CONNECTIVITY"
G port_extclkena3 string  = "PORT_CONNECTIVITY"
G port_extclk0 string  = "PORT_CONNECTIVITY"
G port_extclk1 string  = "PORT_CONNECTIVITY"
G port_extclk2 string  = "PORT_CONNECTIVITY"
G port_extclk3 string  = "PORT_CONNECTIVITY"
G port_clk0 string  = "PORT_CONNECTIVITY"
G port_clk1 string  = "PORT_CONNECTIVITY"
G port_clk2 string  = "PORT_CONNECTIVITY"
G port_clk3 string  = "PORT_CONNECTIVITY"
G port_clk4 string  = "PORT_CONNECTIVITY"
G port_clk5 string  = "PORT_CONNECTIVITY"
G port_clk6 string  = "PORT_CONNECTIVITY"
G port_clk7 string  = "PORT_CONNECTIVITY"
G port_clk8 string  = "PORT_CONNECTIVITY"
G port_clk9 string  = "PORT_CONNECTIVITY"
G port_scandata string  = "PORT_CONNECTIVITY"
G port_scandataout string  = "PORT_CONNECTIVITY"
G port_scandone string  = "PORT_CONNECTIVITY"
G port_sclkout1 string  = "PORT_CONNECTIVITY"
G port_sclkout0 string  = "PORT_CONNECTIVITY"
G port_clkbad0 string  = "PORT_CONNECTIVITY"
G port_clkbad1 string  = "PORT_CONNECTIVITY"
G port_activeclock string  = "PORT_CONNECTIVITY"
G port_clkloss string  = "PORT_CONNECTIVITY"
G port_inclk1 string  = "PORT_CONNECTIVITY"
G port_inclk0 string  = "PORT_CONNECTIVITY"
G port_fbin string  = "PORT_CONNECTIVITY"
G port_fbout string  = "PORT_CONNECTIVITY"
G port_pllena string  = "PORT_CONNECTIVITY"
G port_clkswitch string  = "PORT_CONNECTIVITY"
G port_areset string  = "PORT_CONNECTIVITY"
G port_pfdena string  = "PORT_CONNECTIVITY"
G port_scanclk string  = "PORT_CONNECTIVITY"
G port_scanaclr string  = "PORT_CONNECTIVITY"
G port_scanread string  = "PORT_CONNECTIVITY"
G port_scanwrite string  = "PORT_CONNECTIVITY"
G port_enable0 string  = "PORT_CONNECTIVITY"
G port_enable1 string  = "PORT_CONNECTIVITY"
G port_locked string  = "PORT_CONNECTIVITY"
G port_configupdate string  = "PORT_CONNECTIVITY"
G port_phasecounterselect string  = "PORT_CONNECTIVITY"
G port_phasedone string  = "PORT_CONNECTIVITY"
G port_phasestep string  = "PORT_CONNECTIVITY"
G port_phaseupdown string  = "PORT_CONNECTIVITY"
G port_vcooverrange string  = "PORT_CONNECTIVITY"
G port_vcounderrange string  = "PORT_CONNECTIVITY"
G port_scanclkena string  = "PORT_CONNECTIVITY"
G using_fbmimicbidir_port string  = "ON"
G c0_high integer  = 1
G c1_high integer  = 1
G c2_high integer  = 1
G c3_high integer  = 1
G c4_high integer  = 1
G c5_high integer  = 1
G c6_high integer  = 1
G c7_high integer  = 1
G c8_high integer  = 1
G c9_high integer  = 1
G c0_low integer  = 1
G c1_low integer  = 1
G c2_low integer  = 1
G c3_low integer  = 1
G c4_low integer  = 1
G c5_low integer  = 1
G c6_low integer  = 1
G c7_low integer  = 1
G c8_low integer  = 1
G c9_low integer  = 1
G c0_initial integer  = 1
G c1_initial integer  = 1
G c2_initial integer  = 1
G c3_initial integer  = 1
G c4_initial integer  = 1
G c5_initial integer  = 1
G c6_initial integer  = 1
G c7_initial integer  = 1
G c8_initial integer  = 1
G c9_initial integer  = 1
G c0_mode string  = "bypass"
G c1_mode string  = "bypass"
G c2_mode string  = "bypass"
G c3_mode string  = "bypass"
G c4_mode string  = "bypass"
G c5_mode string  = "bypass"
G c6_mode string  = "bypass"
G c7_mode string  = "bypass"
G c8_mode string  = "bypass"
G c9_mode string  = "bypass"
G c0_ph integer  = 0
G c1_ph integer  = 0
G c2_ph integer  = 0
G c3_ph integer  = 0
G c4_ph integer  = 0
G c5_ph integer  = 0
G c6_ph integer  = 0
G c7_ph integer  = 0
G c8_ph integer  = 0
G c9_ph integer  = 0
G c1_use_casc_in string  = "off"
G c2_use_casc_in string  = "off"
G c3_use_casc_in string  = "off"
G c4_use_casc_in string  = "off"
G c5_use_casc_in string  = "off"
G c6_use_casc_in string  = "off"
G c7_use_casc_in string  = "off"
G c8_use_casc_in string  = "off"
G c9_use_casc_in string  = "off"
G m_test_source integer  = 5
G c0_test_source integer  = 5
G c1_test_source integer  = 5
G c2_test_source integer  = 5
G c3_test_source integer  = 5
G c4_test_source integer  = 5
G c5_test_source integer  = 5
G c6_test_source integer  = 5
G c7_test_source integer  = 5
G c8_test_source integer  = 5
G c9_test_source integer  = 5
G sim_gate_lock_device_behavior string  = "OFF"
P inclk _in wire[1:0]
V inclk - - - -
P fbin _in wire
V fbin - - - -
P pllena _in wire
V pllena - - - -
P clkswitch _in wire
V clkswitch - - - -
P areset _in wire
V areset - - - -
P pfdena _in wire
V pfdena - - - -
P clkena _in wire[5:0]
V clkena - - - -
P extclkena _in wire[3:0]
V extclkena - - - -
P scanclk _in wire
V scanclk - - - -
P scanaclr _in wire
V scanaclr - - - -
P scanclkena _in wire
V scanclkena - - - -
P scanread _in wire
V scanread - - - -
P scanwrite _in wire
V scanwrite - - - -
P scandata _in wire
V scandata - - - -
P phasecounterselect _in wire[width_phasecounterselect-1:0]
V phasecounterselect - - - -
P phaseupdown _in wire
V phaseupdown - - - -
P phasestep _in wire
V phasestep - - - -
P configupdate _in wire
V configupdate - - - -
P fbmimicbidir _inout wire
V fbmimicbidir - - - -
P clk _out wire[width_clock-1:0]
V clk - - - -
P extclk _out wire[3:0]
V extclk - - - -
P clkbad _out wire[1:0]
V clkbad - - - -
P enable0 _out wire
V enable0 - - - -
P enable1 _out wire
V enable1 - - - -
P activeclock _out wire
V activeclock - - - -
P clkloss _out wire
V clkloss - - - -
P locked _out wire
V locked - - - -
P scandataout _out wire
V scandataout - - - -
P scandone _out wire
V scandone - - - -
P sclkout0 _out wire
V sclkout0 - - - -
P sclkout1 _out wire
V sclkout1 - - - -
P phasedone _out wire
V phasedone - - - -
P vcooverrange _out wire
V vcooverrange - - - -
P vcounderrange _out wire
V vcounderrange - - - -
P fbout _out wire
V fbout - - - -
P fref _out wire
V fref - - - -
P icdrclk _out wire
V icdrclk - - - -
I ALTERA_DEVICE_FAMILIES dev 
I pll_iobuf iobuf1 
IB
ISB alpha_tolower  reg[144:1]
ISP given_string _in reg[144:1]
ISST return_string reg[144:1]
ISST reg_string reg[144:1]
ISST tmp reg[8:1]
ISST conv_char reg[8:1]
ISST byte_count integer[31:0]
ISE alpha_tolower
ISB ^alpha_tolower^^ $
ISE ^alpha_tolower^^
ISB ^alpha_tolower^^^OUT $
ISE ^alpha_tolower^^^OUT
IE
X altpll
E altlvds_rx VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G number_of_channels integer  = 1
G deserialization_factor integer  = 4
G registered_output string  = "ON"
G inclock_period integer  = 10000
G inclock_boost vector  = deserialization_factor
G cds_mode string  = "UNUSED"
G intended_device_family string  = "Stratix"
G input_data_rate integer  = 0
G inclock_data_alignment string  = "UNUSED"
G registered_data_align_input string  = "ON"
G common_rx_tx_pll string  = "ON"
G enable_dpa_mode string  = "OFF"
G enable_dpa_calibration string  = "ON"
G enable_dpa_pll_calibration string  = "OFF"
G enable_dpa_fifo string  = "ON"
G use_dpll_rawperror string  = "OFF"
G use_coreclock_input string  = "OFF"
G dpll_lock_count integer  = 0
G dpll_lock_window integer  = 0
G outclock_resource string  = "AUTO"
G data_align_rollover vector  = deserialization_factor
G lose_lock_on_one_change string  = "OFF"
G reset_fifo_at_first_lock string  = "ON"
G use_external_pll string  = "OFF"
G implement_in_les string  = "OFF"
G buffer_implementation string  = "RAM"
G port_rx_data_align string  = "PORT_CONNECTIVITY"
G port_rx_channel_data_align string  = "PORT_CONNECTIVITY"
G pll_operation_mode string  = "NORMAL"
G x_on_bitslip string  = "ON"
G use_no_phase_shift string  = "ON"
G rx_align_data_reg string  = "RISING_EDGE"
G inclock_phase_shift integer  = 0
G enable_soft_cdr_mode string  = "OFF"
G sim_dpa_output_clock_phase_shift integer  = 0
G sim_dpa_is_negative_ppm_drift string  = "OFF"
G sim_dpa_net_ppm_variation integer  = 0
G enable_dpa_align_to_rising_edge_only string  = "OFF"
G enable_dpa_initial_phase_selection string  = "OFF"
G dpa_initial_phase_value integer  = 0
G pll_self_reset_on_loss_lock string  = "OFF"
G refclk_frequency string  = "UNUSED"
G enable_clock_pin_mode string  = "UNUSED"
G data_rate string  = "UNUSED"
G lpm_hint string  = "UNUSED"
G lpm_type string  = "altlvds_rx"
G clk_src_is_pll string  = "off"
G STRATIX_RX_STYLE vector  = intended_device_family===="Stratix"||intended_device_family===="STRATIX"||intended_device_family===="stratix"||intended_device_family===="Yeager"||intended_device_family===="YEAGER"||intended_device_family===="yeager"||(intended_device_family===="Stratix GX"||intended_device_family===="STRATIX GX"||intended_device_family===="stratix gx"||intended_device_family===="Stratix-GX"||intended_device_family===="STRATIX-GX"||intended_device_family===="stratix-gx"||intended_device_family===="StratixGX"||intended_device_family===="STRATIXGX"||intended_device_family===="stratixgx"||intended_device_family===="Aurora"||intended_device_family===="AURORA"||intended_device_family===="aurora")&&enable_dpa_mode===="OFF"?1::0
G STRATIXGX_DPA_RX_STYLE vector  = (intended_device_family===="Stratix GX"||intended_device_family===="STRATIX GX"||intended_device_family===="stratix gx"||intended_device_family===="Stratix-GX"||intended_device_family===="STRATIX-GX"||intended_device_family===="stratix-gx"||intended_device_family===="StratixGX"||intended_device_family===="STRATIXGX"||intended_device_family===="stratixgx"||intended_device_family===="Aurora"||intended_device_family===="AURORA"||intended_device_family===="aurora")&&enable_dpa_mode===="ON"?1::0
G STRATIXII_RX_STYLE vector  = intended_device_family===="Stratix II"||intended_device_family===="STRATIX II"||intended_device_family===="stratix ii"||intended_device_family===="StratixII"||intended_device_family===="STRATIXII"||intended_device_family===="stratixii"||intended_device_family===="Armstrong"||intended_device_family===="ARMSTRONG"||intended_device_family===="armstrong"||intended_device_family===="HardCopy II"||intended_device_family===="HARDCOPY II"||intended_device_family===="hardcopy ii"||intended_device_family===="HardCopyII"||intended_device_family===="HARDCOPYII"||intended_device_family===="hardcopyii"||intended_device_family===="Fusion"||intended_device_family===="FUSION"||intended_device_family===="fusion"||intended_device_family===="Stratix II GX"||intended_device_family===="STRATIX II GX"||intended_device_family===="stratix ii gx"||intended_device_family===="StratixIIGX"||intended_device_family===="STRATIXIIGX"||intended_device_family===="stratixiigx"||intended_device_family===="Arria GX"||intended_device_family===="ARRIA GX"||intended_device_family===="arria gx"||intended_device_family===="ArriaGX"||intended_device_family===="ARRIAGX"||intended_device_family===="arriagx"||intended_device_family===="Stratix II GX Lite"||intended_device_family===="STRATIX II GX LITE"||intended_device_family===="stratix ii gx lite"||intended_device_family===="StratixIIGXLite"||intended_device_family===="STRATIXIIGXLITE"||intended_device_family===="stratixiigxlite"?1::0
G CYCLONE_RX_STYLE vector  = intended_device_family===="Cyclone"||intended_device_family===="CYCLONE"||intended_device_family===="cyclone"||intended_device_family===="ACEX2K"||intended_device_family===="acex2k"||intended_device_family===="ACEX 2K"||intended_device_family===="acex 2k"||intended_device_family===="Tornado"||intended_device_family===="TORNADO"||intended_device_family===="tornado"?1::0
G CYCLONEII_RX_STYLE vector  = intended_device_family===="Cyclone II"||intended_device_family===="CYCLONE II"||intended_device_family===="cyclone ii"||intended_device_family===="Cycloneii"||intended_device_family===="CYCLONEII"||intended_device_family===="cycloneii"||intended_device_family===="Magellan"||intended_device_family===="MAGELLAN"||intended_device_family===="magellan"?1::0
G STRATIXIII_RX_STYLE vector  = intended_device_family===="Stratix III"||intended_device_family===="STRATIX III"||intended_device_family===="stratix iii"||intended_device_family===="StratixIII"||intended_device_family===="STRATIXIII"||intended_device_family===="stratixiii"||intended_device_family===="Titan"||intended_device_family===="TITAN"||intended_device_family===="titan"||intended_device_family===="SIII"||intended_device_family===="siii"||intended_device_family===="Stratix IV"||intended_device_family===="STRATIX IV"||intended_device_family===="stratix iv"||intended_device_family===="TGX"||intended_device_family===="tgx"||intended_device_family===="StratixIV"||intended_device_family===="STRATIXIV"||intended_device_family===="stratixiv"||intended_device_family===="Stratix IV (GT)"||intended_device_family===="STRATIX IV (GT)"||intended_device_family===="stratix iv (gt)"||intended_device_family===="Stratix IV (GX)"||intended_device_family===="STRATIX IV (GX)"||intended_device_family===="stratix iv (gx)"||intended_device_family===="Stratix IV (E)"||intended_device_family===="STRATIX IV (E)"||intended_device_family===="stratix iv (e)"||intended_device_family===="StratixIV(GT)"||intended_device_family===="STRATIXIV(GT)"||intended_device_family===="stratixiv(gt)"||intended_device_family===="StratixIV(GX)"||intended_device_family===="STRATIXIV(GX)"||intended_device_family===="stratixiv(gx)"||intended_device_family===="StratixIV(E)"||intended_device_family===="STRATIXIV(E)"||intended_device_family===="stratixiv(e)"||intended_device_family===="StratixIIIGX"||intended_device_family===="STRATIXIIIGX"||intended_device_family===="stratixiiigx"||intended_device_family===="Stratix IV (GT/GX/E)"||intended_device_family===="STRATIX IV (GT/GX/E)"||intended_device_family===="stratix iv (gt/gx/e)"||intended_device_family===="Stratix IV (GT/E/GX)"||intended_device_family===="STRATIX IV (GT/E/GX)"||intended_device_family===="stratix iv (gt/e/gx)"||intended_device_family===="Stratix IV (E/GT/GX)"||intended_device_family===="STRATIX IV (E/GT/GX)"||intended_device_family===="stratix iv (e/gt/gx)"||intended_device_family===="Stratix IV (E/GX/GT)"||intended_device_family===="STRATIX IV (E/GX/GT)"||intended_device_family===="stratix iv (e/gx/gt)"||intended_device_family===="StratixIV(GT/GX/E)"||intended_device_family===="STRATIXIV(GT/GX/E)"||intended_device_family===="stratixiv(gt/gx/e)"||intended_device_family===="StratixIV(GT/E/GX)"||intended_device_family===="STRATIXIV(GT/E/GX)"||intended_device_family===="stratixiv(gt/e/gx)"||intended_device_family===="StratixIV(E/GX/GT)"||intended_device_family===="STRATIXIV(E/GX/GT)"||intended_device_family===="stratixiv(e/gx/gt)"||intended_device_family===="StratixIV(E/GT/GX)"||intended_device_family===="STRATIXIV(E/GT/GX)"||intended_device_family===="stratixiv(e/gt/gx)"||intended_device_family===="Stratix IV (GX/E)"||intended_device_family===="STRATIX IV (GX/E)"||intended_device_family===="stratix iv (gx/e)"||intended_device_family===="StratixIV(GX/E)"||intended_device_family===="STRATIXIV(GX/E)"||intended_device_family===="stratixiv(gx/e)"||intended_device_family===="Arria II GX"||intended_device_family===="ARRIA II GX"||intended_device_family===="arria ii gx"||intended_device_family===="ArriaIIGX"||intended_device_family===="ARRIAIIGX"||intended_device_family===="arriaiigx"||intended_device_family===="Arria IIGX"||intended_device_family===="ARRIA IIGX"||intended_device_family===="arria iigx"||intended_device_family===="ArriaII GX"||intended_device_family===="ARRIAII GX"||intended_device_family===="arriaii gx"||intended_device_family===="Arria II"||intended_device_family===="ARRIA II"||intended_device_family===="arria ii"||intended_device_family===="ArriaII"||intended_device_family===="ARRIAII"||intended_device_family===="arriaii"||intended_device_family===="Arria II (GX/E)"||intended_device_family===="ARRIA II (GX/E)"||intended_device_family===="arria ii (gx/e)"||intended_device_family===="ArriaII(GX/E)"||intended_device_family===="ARRIAII(GX/E)"||intended_device_family===="arriaii(gx/e)"||intended_device_family===="PIRANHA"||intended_device_family===="piranha"||intended_device_family===="HardCopy IV"||intended_device_family===="HARDCOPY IV"||intended_device_family===="hardcopy iv"||intended_device_family===="HardCopyIV"||intended_device_family===="HARDCOPYIV"||intended_device_family===="hardcopyiv"||intended_device_family===="HardCopy IV (GX)"||intended_device_family===="HARDCOPY IV (GX)"||intended_device_family===="hardcopy iv (gx)"||intended_device_family===="HardCopy IV (E)"||intended_device_family===="HARDCOPY IV (E)"||intended_device_family===="hardcopy iv (e)"||intended_device_family===="HardCopyIV(GX)"||intended_device_family===="HARDCOPYIV(GX)"||intended_device_family===="hardcopyiv(gx)"||intended_device_family===="HardCopyIV(E)"||intended_device_family===="HARDCOPYIV(E)"||intended_device_family===="hardcopyiv(e)"||intended_device_family===="HCXIV"||intended_device_family===="hcxiv"||intended_device_family===="HardCopy IV (GX/E)"||intended_device_family===="HARDCOPY IV (GX/E)"||intended_device_family===="hardcopy iv (gx/e)"||intended_device_family===="HardCopy IV (E/GX)"||intended_device_family===="HARDCOPY IV (E/GX)"||intended_device_family===="hardcopy iv (e/gx)"||intended_device_family===="HardCopyIV(GX/E)"||intended_device_family===="HARDCOPYIV(GX/E)"||intended_device_family===="hardcopyiv(gx/e)"||intended_device_family===="HardCopyIV(E/GX)"||intended_device_family===="HARDCOPYIV(E/GX)"||intended_device_family===="hardcopyiv(e/gx)"||intended_device_family===="HardCopy IV"||intended_device_family===="HARDCOPY IV"||intended_device_family===="hardcopy iv"||intended_device_family===="HardCopyIV"||intended_device_family===="HARDCOPYIV"||intended_device_family===="hardcopyiv"||intended_device_family===="HardCopy IV (GX)"||intended_device_family===="HARDCOPY IV (GX)"||intended_device_family===="hardcopy iv (gx)"||intended_device_family===="HardCopy IV (E)"||intended_device_family===="HARDCOPY IV (E)"||intended_device_family===="hardcopy iv (e)"||intended_device_family===="HardCopyIV(GX)"||intended_device_family===="HARDCOPYIV(GX)"||intended_device_family===="hardcopyiv(gx)"||intended_device_family===="HardCopyIV(E)"||intended_device_family===="HARDCOPYIV(E)"||intended_device_family===="hardcopyiv(e)"||intended_device_family===="HCXIV"||intended_device_family===="hcxiv"||intended_device_family===="HardCopy IV (GX/E)"||intended_device_family===="HARDCOPY IV (GX/E)"||intended_device_family===="hardcopy iv (gx/e)"||intended_device_family===="HardCopy IV (E/GX)"||intended_device_family===="HARDCOPY IV (E/GX)"||intended_device_family===="hardcopy iv (e/gx)"||intended_device_family===="HardCopyIV(GX/E)"||intended_device_family===="HARDCOPYIV(GX/E)"||intended_device_family===="hardcopyiv(gx/e)"||intended_device_family===="HardCopyIV(E/GX)"||intended_device_family===="HARDCOPYIV(E/GX)"||intended_device_family===="hardcopyiv(e/gx)"||intended_device_family===="Stratix V"||intended_device_family===="STRATIX V"||intended_device_family===="stratix v"||intended_device_family===="StratixV"||intended_device_family===="STRATIXV"||intended_device_family===="stratixv"||intended_device_family===="Stratix V (GS)"||intended_device_family===="STRATIX V (GS)"||intended_device_family===="stratix v (gs)"||intended_device_family===="StratixV(GS)"||intended_device_family===="STRATIXV(GS)"||intended_device_family===="stratixv(gs)"||intended_device_family===="Stratix V (GT)"||intended_device_family===="STRATIX V (GT)"||intended_device_family===="stratix v (gt)"||intended_device_family===="StratixV(GT)"||intended_device_family===="STRATIXV(GT)"||intended_device_family===="stratixv(gt)"||intended_device_family===="Stratix V (GX)"||intended_device_family===="STRATIX V (GX)"||intended_device_family===="stratix v (gx)"||intended_device_family===="StratixV(GX)"||intended_device_family===="STRATIXV(GX)"||intended_device_family===="stratixv(gx)"||intended_device_family===="Stratix V (GS/GX)"||intended_device_family===="STRATIX V (GS/GX)"||intended_device_family===="stratix v (gs/gx)"||intended_device_family===="StratixV(GS/GX)"||intended_device_family===="STRATIXV(GS/GX)"||intended_device_family===="stratixv(gs/gx)"||intended_device_family===="Stratix V (GS/GT)"||intended_device_family===="STRATIX V (GS/GT)"||intended_device_family===="stratix v (gs/gt)"||intended_device_family===="StratixV(GS/GT)"||intended_device_family===="STRATIXV(GS/GT)"||intended_device_family===="stratixv(gs/gt)"||intended_device_family===="Stratix V (GT/GX)"||intended_device_family===="STRATIX V (GT/GX)"||intended_device_family===="stratix v (gt/gx)"||intended_device_family===="StratixV(GT/GX)"||intended_device_family===="STRATIXV(GT/GX)"||intended_device_family===="stratixv(gt/gx)"||intended_device_family===="Stratix V (GX/GS)"||intended_device_family===="STRATIX V (GX/GS)"||intended_device_family===="stratix v (gx/gs)"||intended_device_family===="StratixV(GX/GS)"||intended_device_family===="STRATIXV(GX/GS)"||intended_device_family===="stratixv(gx/gs)"||intended_device_family===="Stratix V (GT/GS)"||intended_device_family===="STRATIX V (GT/GS)"||intended_device_family===="stratix v (gt/gs)"||intended_device_family===="StratixV(GT/GS)"||intended_device_family===="STRATIXV(GT/GS)"||intended_device_family===="stratixv(gt/gs)"||intended_device_family===="Stratix V (GX/GT)"||intended_device_family===="STRATIX V (GX/GT)"||intended_device_family===="stratix v (gx/gt)"||intended_device_family===="StratixV(GX/GT)"||intended_device_family===="STRATIXV(GX/GT)"||intended_device_family===="stratixv(gx/gt)"||intended_device_family===="Stratix V (GS/GT/GX)"||intended_device_family===="STRATIX V (GS/GT/GX)"||intended_device_family===="stratix v (gs/gt/gx)"||intended_device_family===="Stratix V (GS/GX/GT)"||intended_device_family===="STRATIX V (GS/GX/GT)"||intended_device_family===="stratix v (gs/gx/gt)"||intended_device_family===="Stratix V (GT/GS/GX)"||intended_device_family===="STRATIX V (GT/GS/GX)"||intended_device_family===="stratix v (gt/gs/gx)"||intended_device_family===="Stratix V (GT/GX/GS)"||intended_device_family===="STRATIX V (GT/GX/GS)"||intended_device_family===="stratix v (gt/gx/gs)"||intended_device_family===="Stratix V (GX/GS/GT)"||intended_device_family===="STRATIX V (GX/GS/GT)"||intended_device_family===="stratix v (gx/gs/gt)"||intended_device_family===="Stratix V (GX/GT/GS)"||intended_device_family===="STRATIX V (GX/GT/GS)"||intended_device_family===="stratix v (gx/gt/gs)"||intended_device_family===="StratixV(GS/GT/GX)"||intended_device_family===="STRATIXV(GS/GT/GX)"||intended_device_family===="stratixv(gs/gt/gx)"||intended_device_family===="StratixV(GS/GX/GT)"||intended_device_family===="STRATIXV(GS/GX/GT)"||intended_device_family===="stratixv(gs/gx/gt)"||intended_device_family===="StratixV(GT/GS/GX)"||intended_device_family===="STRATIXV(GT/GS/GX)"||intended_device_family===="stratixv(gt/gs/gx)"||intended_device_family===="StratixV(GT/GX/GS)"||intended_device_family===="STRATIXV(GT/GX/GS)"||intended_device_family===="stratixv(gt/gx/gs)"||intended_device_family===="StratixV(GX/GS/GT)"||intended_device_family===="STRATIXV(GX/GS/GT)"||intended_device_family===="stratixv(gx/gs/gt)"||intended_device_family===="StratixV(GX/GT/GS)"||intended_device_family===="STRATIXV(GX/GT/GS)"||intended_device_family===="stratixv(gx/gt/gs)"||intended_device_family===="Arria V"||intended_device_family===="ARRIA V"||intended_device_family===="arria v"||intended_device_family===="ArriaV"||intended_device_family===="ARRIAV"||intended_device_family===="arriav"||intended_device_family===="Cyclone V"||intended_device_family===="CYCLONE V"||intended_device_family===="cyclone v"||intended_device_family===="CycloneV"||intended_device_family===="CYCLONEV"||intended_device_family===="cyclonev"||intended_device_family===="Arria II GZ"||intended_device_family===="ARRIA II GZ"||intended_device_family===="arria ii gz"||intended_device_family===="ArriaII GZ"||intended_device_family===="ARRIAII GZ"||intended_device_family===="arriaii gz"||intended_device_family===="Arria IIGZ"||intended_device_family===="ARRIA IIGZ"||intended_device_family===="arria iigz"||intended_device_family===="ArriaIIGZ"||intended_device_family===="ARRIAIIGZ"||intended_device_family===="arriaiigz"||intended_device_family===="HardCopy III"||intended_device_family===="HARDCOPY III"||intended_device_family===="hardcopy iii"||intended_device_family===="HardCopyIII"||intended_device_family===="HARDCOPYIII"||intended_device_family===="hardcopyiii"||intended_device_family===="HCX"||intended_device_family===="hcx"?1::0
G ARRIAII_RX_STYLE vector  = intended_device_family===="Arria II GX"||intended_device_family===="ARRIA II GX"||intended_device_family===="arria ii gx"||intended_device_family===="ArriaIIGX"||intended_device_family===="ARRIAIIGX"||intended_device_family===="arriaiigx"||intended_device_family===="Arria IIGX"||intended_device_family===="ARRIA IIGX"||intended_device_family===="arria iigx"||intended_device_family===="ArriaII GX"||intended_device_family===="ARRIAII GX"||intended_device_family===="arriaii gx"||intended_device_family===="Arria II"||intended_device_family===="ARRIA II"||intended_device_family===="arria ii"||intended_device_family===="ArriaII"||intended_device_family===="ARRIAII"||intended_device_family===="arriaii"||intended_device_family===="Arria II (GX/E)"||intended_device_family===="ARRIA II (GX/E)"||intended_device_family===="arria ii (gx/e)"||intended_device_family===="ArriaII(GX/E)"||intended_device_family===="ARRIAII(GX/E)"||intended_device_family===="arriaii(gx/e)"||intended_device_family===="PIRANHA"||intended_device_family===="piranha"?1::0
G STRATIXV_RX_STYLE vector  = intended_device_family===="Stratix V"||intended_device_family===="STRATIX V"||intended_device_family===="stratix v"||intended_device_family===="StratixV"||intended_device_family===="STRATIXV"||intended_device_family===="stratixv"||intended_device_family===="Stratix V (GS)"||intended_device_family===="STRATIX V (GS)"||intended_device_family===="stratix v (gs)"||intended_device_family===="StratixV(GS)"||intended_device_family===="STRATIXV(GS)"||intended_device_family===="stratixv(gs)"||intended_device_family===="Stratix V (GT)"||intended_device_family===="STRATIX V (GT)"||intended_device_family===="stratix v (gt)"||intended_device_family===="StratixV(GT)"||intended_device_family===="STRATIXV(GT)"||intended_device_family===="stratixv(gt)"||intended_device_family===="Stratix V (GX)"||intended_device_family===="STRATIX V (GX)"||intended_device_family===="stratix v (gx)"||intended_device_family===="StratixV(GX)"||intended_device_family===="STRATIXV(GX)"||intended_device_family===="stratixv(gx)"||intended_device_family===="Stratix V (GS/GX)"||intended_device_family===="STRATIX V (GS/GX)"||intended_device_family===="stratix v (gs/gx)"||intended_device_family===="StratixV(GS/GX)"||intended_device_family===="STRATIXV(GS/GX)"||intended_device_family===="stratixv(gs/gx)"||intended_device_family===="Stratix V (GS/GT)"||intended_device_family===="STRATIX V (GS/GT)"||intended_device_family===="stratix v (gs/gt)"||intended_device_family===="StratixV(GS/GT)"||intended_device_family===="STRATIXV(GS/GT)"||intended_device_family===="stratixv(gs/gt)"||intended_device_family===="Stratix V (GT/GX)"||intended_device_family===="STRATIX V (GT/GX)"||intended_device_family===="stratix v (gt/gx)"||intended_device_family===="StratixV(GT/GX)"||intended_device_family===="STRATIXV(GT/GX)"||intended_device_family===="stratixv(gt/gx)"||intended_device_family===="Stratix V (GX/GS)"||intended_device_family===="STRATIX V (GX/GS)"||intended_device_family===="stratix v (gx/gs)"||intended_device_family===="StratixV(GX/GS)"||intended_device_family===="STRATIXV(GX/GS)"||intended_device_family===="stratixv(gx/gs)"||intended_device_family===="Stratix V (GT/GS)"||intended_device_family===="STRATIX V (GT/GS)"||intended_device_family===="stratix v (gt/gs)"||intended_device_family===="StratixV(GT/GS)"||intended_device_family===="STRATIXV(GT/GS)"||intended_device_family===="stratixv(gt/gs)"||intended_device_family===="Stratix V (GX/GT)"||intended_device_family===="STRATIX V (GX/GT)"||intended_device_family===="stratix v (gx/gt)"||intended_device_family===="StratixV(GX/GT)"||intended_device_family===="STRATIXV(GX/GT)"||intended_device_family===="stratixv(gx/gt)"||intended_device_family===="Stratix V (GS/GT/GX)"||intended_device_family===="STRATIX V (GS/GT/GX)"||intended_device_family===="stratix v (gs/gt/gx)"||intended_device_family===="Stratix V (GS/GX/GT)"||intended_device_family===="STRATIX V (GS/GX/GT)"||intended_device_family===="stratix v (gs/gx/gt)"||intended_device_family===="Stratix V (GT/GS/GX)"||intended_device_family===="STRATIX V (GT/GS/GX)"||intended_device_family===="stratix v (gt/gs/gx)"||intended_device_family===="Stratix V (GT/GX/GS)"||intended_device_family===="STRATIX V (GT/GX/GS)"||intended_device_family===="stratix v (gt/gx/gs)"||intended_device_family===="Stratix V (GX/GS/GT)"||intended_device_family===="STRATIX V (GX/GS/GT)"||intended_device_family===="stratix v (gx/gs/gt)"||intended_device_family===="Stratix V (GX/GT/GS)"||intended_device_family===="STRATIX V (GX/GT/GS)"||intended_device_family===="stratix v (gx/gt/gs)"||intended_device_family===="StratixV(GS/GT/GX)"||intended_device_family===="STRATIXV(GS/GT/GX)"||intended_device_family===="stratixv(gs/gt/gx)"||intended_device_family===="StratixV(GS/GX/GT)"||intended_device_family===="STRATIXV(GS/GX/GT)"||intended_device_family===="stratixv(gs/gx/gt)"||intended_device_family===="StratixV(GT/GS/GX)"||intended_device_family===="STRATIXV(GT/GS/GX)"||intended_device_family===="stratixv(gt/gs/gx)"||intended_device_family===="StratixV(GT/GX/GS)"||intended_device_family===="STRATIXV(GT/GX/GS)"||intended_device_family===="stratixv(gt/gx/gs)"||intended_device_family===="StratixV(GX/GS/GT)"||intended_device_family===="STRATIXV(GX/GS/GT)"||intended_device_family===="stratixv(gx/gs/gt)"||intended_device_family===="StratixV(GX/GT/GS)"||intended_device_family===="STRATIXV(GX/GT/GS)"||intended_device_family===="stratixv(gx/gt/gs)"?1::0
G CYCLONEIII_RX_STYLE vector  = intended_device_family===="Cyclone III"||intended_device_family===="CYCLONE III"||intended_device_family===="cyclone iii"||intended_device_family===="CycloneIII"||intended_device_family===="CYCLONEIII"||intended_device_family===="cycloneiii"||intended_device_family===="Barracuda"||intended_device_family===="BARRACUDA"||intended_device_family===="barracuda"||intended_device_family===="Cuda"||intended_device_family===="CUDA"||intended_device_family===="cuda"||intended_device_family===="CIII"||intended_device_family===="ciii"||intended_device_family===="Cyclone III LS"||intended_device_family===="CYCLONE III LS"||intended_device_family===="cyclone iii ls"||intended_device_family===="CycloneIIILS"||intended_device_family===="CYCLONEIIILS"||intended_device_family===="cycloneiiils"||intended_device_family===="Cyclone III LPS"||intended_device_family===="CYCLONE III LPS"||intended_device_family===="cyclone iii lps"||intended_device_family===="Cyclone LPS"||intended_device_family===="CYCLONE LPS"||intended_device_family===="cyclone lps"||intended_device_family===="CycloneLPS"||intended_device_family===="CYCLONELPS"||intended_device_family===="cyclonelps"||intended_device_family===="Tarpon"||intended_device_family===="TARPON"||intended_device_family===="tarpon"||intended_device_family===="Cyclone IIIE"||intended_device_family===="CYCLONE IIIE"||intended_device_family===="cyclone iiie"||intended_device_family===="Cyclone IV GX"||intended_device_family===="CYCLONE IV GX"||intended_device_family===="cyclone iv gx"||intended_device_family===="Cyclone IVGX"||intended_device_family===="CYCLONE IVGX"||intended_device_family===="cyclone ivgx"||intended_device_family===="CycloneIV GX"||intended_device_family===="CYCLONEIV GX"||intended_device_family===="cycloneiv gx"||intended_device_family===="CycloneIVGX"||intended_device_family===="CYCLONEIVGX"||intended_device_family===="cycloneivgx"||intended_device_family===="Cyclone IV"||intended_device_family===="CYCLONE IV"||intended_device_family===="cyclone iv"||intended_device_family===="CycloneIV"||intended_device_family===="CYCLONEIV"||intended_device_family===="cycloneiv"||intended_device_family===="Cyclone IV (GX)"||intended_device_family===="CYCLONE IV (GX)"||intended_device_family===="cyclone iv (gx)"||intended_device_family===="CycloneIV(GX)"||intended_device_family===="CYCLONEIV(GX)"||intended_device_family===="cycloneiv(gx)"||intended_device_family===="Cyclone III GX"||intended_device_family===="CYCLONE III GX"||intended_device_family===="cyclone iii gx"||intended_device_family===="CycloneIII GX"||intended_device_family===="CYCLONEIII GX"||intended_device_family===="cycloneiii gx"||intended_device_family===="Cyclone IIIGX"||intended_device_family===="CYCLONE IIIGX"||intended_device_family===="cyclone iiigx"||intended_device_family===="CycloneIIIGX"||intended_device_family===="CYCLONEIIIGX"||intended_device_family===="cycloneiiigx"||intended_device_family===="Cyclone III GL"||intended_device_family===="CYCLONE III GL"||intended_device_family===="cyclone iii gl"||intended_device_family===="CycloneIII GL"||intended_device_family===="CYCLONEIII GL"||intended_device_family===="cycloneiii gl"||intended_device_family===="Cyclone IIIGL"||intended_device_family===="CYCLONE IIIGL"||intended_device_family===="cyclone iiigl"||intended_device_family===="CycloneIIIGL"||intended_device_family===="CYCLONEIIIGL"||intended_device_family===="cycloneiiigl"||intended_device_family===="Stingray"||intended_device_family===="STINGRAY"||intended_device_family===="stingray"||intended_device_family===="Cyclone IV E"||intended_device_family===="CYCLONE IV E"||intended_device_family===="cyclone iv e"||intended_device_family===="CycloneIV E"||intended_device_family===="CYCLONEIV E"||intended_device_family===="cycloneiv e"||intended_device_family===="Cyclone IVE"||intended_device_family===="CYCLONE IVE"||intended_device_family===="cyclone ive"||intended_device_family===="CycloneIVE"||intended_device_family===="CYCLONEIVE"||intended_device_family===="cycloneive"?1::0
G FAMILY_HAS_FLEXIBLE_LVDS vector  = CYCLONE_RX_STYLE====1||CYCLONEII_RX_STYLE====1||CYCLONEIII_RX_STYLE====1||(STRATIX_RX_STYLE====1||STRATIXII_RX_STYLE====1||STRATIXIII_RX_STYLE====1)&&implement_in_les===="ON"?1::0
G FAMILY_HAS_STRATIX_STYLE_PLL vector  = STRATIX_RX_STYLE====1||STRATIXGX_DPA_RX_STYLE====1||CYCLONE_RX_STYLE====1?1::0
G FAMILY_HAS_STRATIXII_STYLE_PLL vector  = STRATIXII_RX_STYLE====1||CYCLONEII_RX_STYLE====1?1::0
G FAMILY_HAS_STRATIXIII_STYLE_PLL vector  = STRATIXIII_RX_STYLE====1||CYCLONEIII_RX_STYLE====1?1::0
G INT_CLOCK_BOOST vector  = inclock_boost====0?deserialization_factor::inclock_boost
G PLL_M_VALUE vector  = (input_data_rate*inclock_period+5*100000)/1000000
G PLL_D_VALUE vector  = FAMILY_HAS_FLEXIBLE_LVDS====1?input_data_rate!==0&&inclock_period!==0?2::1::1
G STRATIX_INCLOCK_BOOST vector  = input_data_rate!==0&&inclock_period!==0?PLL_M_VALUE::inclock_boost====0?deserialization_factor::inclock_boost
G PHASE_SHIFT vector  = inclock_data_alignment===="UNUSED"?inclock_phase_shift::inclock_data_alignment===="EDGE_ALIGNED"?0::inclock_data_alignment===="CENTER_ALIGNED"?0.5*inclock_period/STRATIX_INCLOCK_BOOST+0.5::inclock_data_alignment===="45_DEGREES"?0.125*inclock_period/STRATIX_INCLOCK_BOOST+0.5::inclock_data_alignment===="90_DEGREES"?0.25*inclock_period/STRATIX_INCLOCK_BOOST+0.5::inclock_data_alignment===="135_DEGREES"?0.375*inclock_period/STRATIX_INCLOCK_BOOST+0.5::inclock_data_alignment===="180_DEGREES"?0.5*inclock_period/STRATIX_INCLOCK_BOOST+0.5::inclock_data_alignment===="225_DEGREES"?0.625*inclock_period/STRATIX_INCLOCK_BOOST+0.5::inclock_data_alignment===="270_DEGREES"?0.75*inclock_period/STRATIX_INCLOCK_BOOST+0.5::inclock_data_alignment===="315_DEGREES"?0.875*inclock_period/STRATIX_INCLOCK_BOOST+0.5::0
G STXII_PHASE_SHIFT vector  = PHASE_SHIFT-0.5*inclock_period/STRATIX_INCLOCK_BOOST
G STXII_LE_PHASE_SHIFT vector  = use_no_phase_shift===="OFF"&&pll_operation_mode===="SOURCE_SYNCHRONOUS"?PHASE_SHIFT-0.25*inclock_period/STRATIX_INCLOCK_BOOST::PHASE_SHIFT
G STXIII_LE_PHASE_SHIFT vector  = PHASE_SHIFT-PLL_D_VALUE*inclock_period/STRATIX_INCLOCK_BOOST/4
G REGISTER_WIDTH vector  = deserialization_factor*number_of_channels
G CLOCK_PERIOD vector  = deserialization_factor>>2?inclock_period::10000
G FAST_CLK_ENA_PHASE_SHIFT vector  = (deserialization_factor*2-3)*inclock_period/2*STRATIX_INCLOCK_BOOST
G use_dpa_calibration vector  = ARRIAII_RX_STYLE====1&&enable_dpa_calibration===="ON"?1::0
P rx_in _in wire[number_of_channels-1:0]
V rx_in - - - -
P rx_inclock _in wire
V rx_inclock - - - -
P rx_syncclock _in wire
V rx_syncclock - - - -
P rx_dpaclock _in wire
V rx_dpaclock - - - -
P rx_readclock _in wire
V rx_readclock - - - -
P rx_enable _in wire
V rx_enable - - - -
P rx_deskew _in tri0
V rx_deskew - - - -
P rx_pll_enable _in tri1
V rx_pll_enable - - - -
P rx_data_align _in wire
V rx_data_align - - - -
P rx_data_align_reset _in tri0
V rx_data_align_reset - - - -
P rx_reset _in tri0[number_of_channels-1:0]
V rx_reset - - - -
P rx_dpll_reset _in tri0[number_of_channels-1:0]
V rx_dpll_reset - - - -
P rx_dpll_hold _in tri0[number_of_channels-1:0]
V rx_dpll_hold - - - -
P rx_dpll_enable _in tri1[number_of_channels-1:0]
V rx_dpll_enable - - - -
P rx_fifo_reset _in tri0[number_of_channels-1:0]
V rx_fifo_reset - - - -
P rx_channel_data_align _in wire[number_of_channels-1:0]
V rx_channel_data_align - - - -
P rx_cda_reset _in tri0[number_of_channels-1:0]
V rx_cda_reset - - - -
P rx_coreclk _in tri0[number_of_channels-1:0]
V rx_coreclk - - - -
P pll_areset _in tri0
V pll_areset - - - -
P pll_phasedone _in tri1
V pll_phasedone - - - -
P dpa_pll_recal _in wire
V dpa_pll_recal - - - -
P rx_dpa_lock_reset _in tri0[number_of_channels-1:0]
V rx_dpa_lock_reset - - - -
P rx_out _out wire[REGISTER_WIDTH-1:0]
V rx_out - - - -
P rx_outclock _out wire
V rx_outclock - - - -
P rx_locked _out wire
V rx_locked - - - -
P rx_dpa_locked _out wire[number_of_channels-1:0]
V rx_dpa_locked - - - -
P rx_cda_max _out wire[number_of_channels-1:0]
V rx_cda_max - - - -
P rx_divfwdclk _out wire[number_of_channels-1:0]
V rx_divfwdclk - - - -
P pll_phasestep _out wire
V pll_phasestep - - - -
P pll_phaseupdown _out wire
V pll_phaseupdown - - - -
P pll_phasecounterselect _out wire[3:0]
V pll_phasecounterselect - - - -
P pll_scanclk _out wire
V pll_scanclk - - - -
P dpa_pll_cal_busy _out wire
V dpa_pll_cal_busy - - - -
P rx_data_reset _in wire
V rx_data_reset - - - -
I ALTERA_DEVICE_FAMILIES dev 
I stratix_lvds_rx u3 
I stratixgx_dpa_lvds_rx u4 
I flexible_lvds_rx u6 
X altlvds_rx
E stratix_lvds_rx VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G number_of_channels integer  = 1
G deserialization_factor integer  = 4
G REGISTER_WIDTH vector  = deserialization_factor*number_of_channels
P rx_in _in wire[number_of_channels-1:0]
V rx_in - - - -
P rx_fastclk _in wire
V rx_fastclk - - - -
P rx_enable0 _in wire
V rx_enable0 - - - -
P rx_enable1 _in wire
V rx_enable1 - - - -
P rx_out _out wire[REGISTER_WIDTH-1:0]
V rx_out - - - -
X stratix_lvds_rx
E stratixgx_dpa_lvds_rx VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G number_of_channels integer  = 1
G deserialization_factor integer  = 4
G use_coreclock_input string  = "OFF"
G enable_dpa_fifo string  = "ON"
G registered_output string  = "ON"
G REGISTER_WIDTH vector  = deserialization_factor*number_of_channels
P rx_in _in wire[number_of_channels-1:0]
V rx_in - - - -
P rx_fastclk _in wire
V rx_fastclk - - - -
P rx_slowclk _in wire
V rx_slowclk - - - -
P rx_locked _in wire
V rx_locked - - - -
P rx_coreclk _in tri0[number_of_channels-1:0]
V rx_coreclk - - - -
P rx_reset _in tri0[number_of_channels-1:0]
V rx_reset - - - -
P rx_dpll_reset _in tri0[number_of_channels-1:0]
V rx_dpll_reset - - - -
P rx_channel_data_align _in tri0[number_of_channels-1:0]
V rx_channel_data_align - - - -
P rx_out _out wire[REGISTER_WIDTH-1:0]
V rx_out - - - -
P rx_dpa_locked _out wire[number_of_channels-1:0]
V rx_dpa_locked - - - -
X stratixgx_dpa_lvds_rx
E stratixii_lvds_rx VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G number_of_channels integer  = 1
G deserialization_factor integer  = 4
G enable_dpa_mode string  = "OFF"
G data_align_rollover vector  = deserialization_factor
G lose_lock_on_one_change string  = "OFF"
G reset_fifo_at_first_lock string  = "ON"
G x_on_bitslip string  = "ON"
G show_warning string  = "OFF"
G REGISTER_WIDTH vector  = deserialization_factor*number_of_channels
G MUX_WIDTH integer  = 12
G RAM_WIDTH integer  = 6
P rx_in _in wire[number_of_channels-1:0]
V rx_in - - - -
P rx_reset _in tri0[number_of_channels-1:0]
V rx_reset - - - -
P rx_fastclk _in wire
V rx_fastclk - - - -
P rx_enable _in wire
V rx_enable - - - -
P rx_locked _in wire
V rx_locked - - - -
P rx_dpll_reset _in tri0[number_of_channels-1:0]
V rx_dpll_reset - - - -
P rx_dpll_hold _in tri0[number_of_channels-1:0]
V rx_dpll_hold - - - -
P rx_dpll_enable _in tri1[number_of_channels-1:0]
V rx_dpll_enable - - - -
P rx_fifo_reset _in tri0[number_of_channels-1:0]
V rx_fifo_reset - - - -
P rx_channel_data_align _in tri0[number_of_channels-1:0]
V rx_channel_data_align - - - -
P rx_cda_reset _in tri0[number_of_channels-1:0]
V rx_cda_reset - - - -
P rx_out _out reg[REGISTER_WIDTH-1:0]
V rx_out - - - -
P rx_dpa_locked _out reg[number_of_channels-1:0]
V rx_dpa_locked - - - -
P rx_cda_max _out reg[number_of_channels-1:0]
V rx_cda_max - - - -
X stratixii_lvds_rx
E flexible_lvds_rx VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G number_of_channels integer  = 1
G deserialization_factor integer  = 4
G use_extra_ddio_register string  = "YES"
G use_extra_pll_clk string  = "NO"
G buffer_implementation string  = "RAM"
G registered_data_align_input string  = "OFF"
G use_external_pll string  = "OFF"
G registered_output string  = "ON"
G add_latency string  = "YES"
G REGISTER_WIDTH vector  = deserialization_factor*number_of_channels
G LATENCY vector  = deserialization_factor%2====1?deserialization_factor/2+1::deserialization_factor/2
G NUM_OF_SYNC_STAGES vector  = (deserialization_factor====4&&add_latency===="YES"?1::LATENCY-3+(add_latency===="NO"?1::0))+(deserialization_factor%2====1&&!(buffer_implementation===="RAM"||buffer_implementation===="LES")?deserialization_factor/2::0)
P rx_in _in wire[number_of_channels-1:0]
V rx_in - - - -
P rx_fastclk _in wire
V rx_fastclk - - - -
P rx_slowclk _in wire
V rx_slowclk - - - -
P rx_syncclk _in wire
V rx_syncclk - - - -
P pll_areset _in wire
V pll_areset - - - -
P rx_data_align _in wire[number_of_channels-1:0]
V rx_data_align - - - -
P rx_cda_reset _in wire[number_of_channels-1:0]
V rx_cda_reset - - - -
P rx_locked _in wire
V rx_locked - - - -
P rx_out _out wire[REGISTER_WIDTH-1:0]
V rx_out - - - -
X flexible_lvds_rx
E stratixiii_lvds_rx VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G number_of_channels integer  = 1
G deserialization_factor integer  = 4
G enable_dpa_mode string  = "OFF"
G data_align_rollover vector  = deserialization_factor
G lose_lock_on_one_change string  = "OFF"
G reset_fifo_at_first_lock string  = "ON"
G x_on_bitslip string  = "ON"
G rx_align_data_reg string  = "RISING_EDGE"
G enable_soft_cdr_mode string  = "OFF"
G sim_dpa_output_clock_phase_shift integer  = 0
G sim_dpa_is_negative_ppm_drift string  = "OFF"
G sim_dpa_net_ppm_variation integer  = 0
G enable_dpa_align_to_rising_edge_only string  = "OFF"
G enable_dpa_initial_phase_selection string  = "OFF"
G dpa_initial_phase_value integer  = 0
G registered_output string  = "ON"
G use_external_pll string  = "OFF"
G use_dpa_calibration integer  = 0
G enable_clock_pin_mode string  = "UNUSED"
G ARRIAII_RX_STYLE integer  = 0
G STRATIXV_RX_STYLE integer  = 0
G REGISTER_WIDTH vector  = deserialization_factor*number_of_channels
P rx_in _in wire[number_of_channels-1:0]
V rx_in - - - -
P rx_reset _in wire[number_of_channels-1:0]
V rx_reset - - - -
P rx_fastclk _in wire
V rx_fastclk - - - -
P rx_slowclk _in wire
V rx_slowclk - - - -
P rx_enable _in wire
V rx_enable - - - -
P rx_dpll_reset _in wire[number_of_channels-1:0]
V rx_dpll_reset - - - -
P rx_dpll_hold _in wire[number_of_channels-1:0]
V rx_dpll_hold - - - -
P rx_dpll_enable _in wire[number_of_channels-1:0]
V rx_dpll_enable - - - -
P rx_fifo_reset _in wire[number_of_channels-1:0]
V rx_fifo_reset - - - -
P rx_channel_data_align _in wire[number_of_channels-1:0]
V rx_channel_data_align - - - -
P rx_cda_reset _in wire[number_of_channels-1:0]
V rx_cda_reset - - - -
P rx_out _out wire[REGISTER_WIDTH-1:0]
V rx_out - - - -
P rx_dpa_locked _out wire[number_of_channels-1:0]
V rx_dpa_locked - - - -
P rx_cda_max _out wire[number_of_channels-1:0]
V rx_cda_max - - - -
P rx_divfwdclk _out wire[number_of_channels-1:0]
V rx_divfwdclk - - - -
P rx_locked _in wire
V rx_locked - - - -
P rx_dpa_lock_reset _in wire[number_of_channels-1:0]
V rx_dpa_lock_reset - - - -
P rx_dpaclock _in wire
V rx_dpaclock - - - -
X stratixiii_lvds_rx
E stratixiii_lvds_rx_channel VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G deserialization_factor integer  = 4
G enable_dpa_mode string  = "OFF"
G data_align_rollover vector  = deserialization_factor
G lose_lock_on_one_change string  = "OFF"
G reset_fifo_at_first_lock string  = "ON"
G x_on_bitslip string  = "ON"
G rx_align_data_reg string  = "RISING_EDGE"
G enable_soft_cdr_mode string  = "OFF"
G sim_dpa_output_clock_phase_shift integer  = 0
G sim_dpa_is_negative_ppm_drift string  = "OFF"
G sim_dpa_net_ppm_variation integer  = 0
G enable_dpa_align_to_rising_edge_only string  = "OFF"
G enable_dpa_initial_phase_selection string  = "OFF"
G dpa_initial_phase_value integer  = 0
G registered_output string  = "ON"
G use_external_pll string  = "OFF"
G use_dpa_calibration integer  = 0
G enable_clock_pin_mode string  = "UNUSED"
G ARRIAII_RX_STYLE integer  = 0
G STRATIXV_RX_STYLE integer  = 0
G MUX_WIDTH integer  = 12
G RAM_WIDTH integer  = 6
P rx_in _in wire
V rx_in - - - -
P rx_reset _in tri0
V rx_reset - - - -
P rx_fastclk _in wire
V rx_fastclk - - - -
P rx_slowclk _in wire
V rx_slowclk - - - -
P rx_enable _in wire
V rx_enable - - - -
P rx_dpll_reset _in tri0
V rx_dpll_reset - - - -
P rx_dpll_hold _in tri0
V rx_dpll_hold - - - -
P rx_dpll_enable _in tri1
V rx_dpll_enable - - - -
P rx_fifo_reset _in tri0
V rx_fifo_reset - - - -
P rx_channel_data_align _in tri0
V rx_channel_data_align - - - -
P rx_cda_reset _in tri0
V rx_cda_reset - - - -
P rx_out _out wire[deserialization_factor-1:0]
V rx_out - - - -
P rx_dpa_locked _out wire
V rx_dpa_locked - - - -
P rx_cda_max _out reg
V rx_cda_max - - - -
P rx_divfwdclk _out wire
V rx_divfwdclk - - - -
P rx_dpa_lock_reset _in wire
V rx_dpa_lock_reset - - - -
P rx_locked _in wire
V rx_locked - - - -
P rx_dpaclock _in wire
V rx_dpaclock - - - -
X stratixiii_lvds_rx_channel
E stratixiii_lvds_rx_dpa VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G enable_soft_cdr_mode string  = "OFF"
G sim_dpa_is_negative_ppm_drift string  = "OFF"
G sim_dpa_net_ppm_variation integer  = 0
G enable_dpa_align_to_rising_edge_only string  = "OFF"
G enable_dpa_initial_phase_selection string  = "OFF"
G dpa_initial_phase_value integer  = 0
G INITIAL_PHASE_SELECT vector  = enable_dpa_initial_phase_selection===="ON"&&dpa_initial_phase_value>>0&&dpa_initial_phase_value<<==7?dpa_initial_phase_value::0
G PHASE_NUM integer  = 8
P rx_in _in wire
V rx_in - - - -
P rx_fastclk _in wire
V rx_fastclk - - - -
P rx_enable _in wire
V rx_enable - - - -
P rx_dpa_reset _in wire
V rx_dpa_reset - - - -
P rx_dpa_hold _in wire
V rx_dpa_hold - - - -
P rx_out _out reg
V rx_out - - - -
P rx_dpa_clk _out reg
V rx_dpa_clk - - - -
P rx_dpa_loaden _out wire
V rx_dpa_loaden - - - -
P rx_dpa_locked _out reg
V rx_dpa_locked - - - -
X stratixiii_lvds_rx_dpa
E stratixv_local_clk_divider VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G clk_divide_by integer  = 1
P clkin _in wire
V clkin - - - -
P lloaden _out wire
V lloaden - - - -
X stratixv_local_clk_divider
E altlvds_tx VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G number_of_channels integer  = 1
G deserialization_factor integer  = 4
G registered_input string  = "ON"
G multi_clock string  = "OFF"
G inclock_period integer  = 10000
G outclock_divide_by vector  = deserialization_factor
G inclock_boost vector  = deserialization_factor
G center_align_msb string  = "OFF"
G intended_device_family string  = "Stratix"
G output_data_rate integer  = 0
G inclock_data_alignment string  = "EDGE_ALIGNED"
G outclock_alignment string  = "EDGE_ALIGNED"
G common_rx_tx_pll string  = "ON"
G outclock_resource string  = "AUTO"
G use_external_pll string  = "OFF"
G implement_in_les string  = "OFF"
G preemphasis_setting integer  = 0
G vod_setting integer  = 0
G differential_drive integer  = 0
G outclock_multiply_by integer  = 1
G coreclock_divide_by integer  = 2
G outclock_duty_cycle integer  = 50
G inclock_phase_shift integer  = 0
G outclock_phase_shift integer  = 0
G use_no_phase_shift string  = "ON"
G pll_self_reset_on_loss_lock string  = "OFF"
G refclk_frequency string  = "UNUSED"
G enable_clock_pin_mode string  = "UNUSED"
G data_rate string  = "UNUSED"
G lpm_type string  = "altlvds_tx"
G lpm_hint string  = "UNUSED"
G clk_src_is_pll string  = "off"
G STRATIX_TX_STYLE vector  = intended_device_family===="Stratix"||intended_device_family===="STRATIX"||intended_device_family===="stratix"||intended_device_family===="Yeager"||intended_device_family===="YEAGER"||intended_device_family===="yeager"||intended_device_family===="Stratix GX"||intended_device_family===="STRATIX GX"||intended_device_family===="stratix gx"||intended_device_family===="Stratix-GX"||intended_device_family===="STRATIX-GX"||intended_device_family===="stratix-gx"||intended_device_family===="StratixGX"||intended_device_family===="STRATIXGX"||intended_device_family===="stratixgx"||intended_device_family===="Aurora"||intended_device_family===="AURORA"||intended_device_family===="aurora"?1::0
G STRATIXII_TX_STYLE vector  = intended_device_family===="Stratix II"||intended_device_family===="STRATIX II"||intended_device_family===="stratix ii"||intended_device_family===="StratixII"||intended_device_family===="STRATIXII"||intended_device_family===="stratixii"||intended_device_family===="Armstrong"||intended_device_family===="ARMSTRONG"||intended_device_family===="armstrong"||intended_device_family===="HardCopy II"||intended_device_family===="HARDCOPY II"||intended_device_family===="hardcopy ii"||intended_device_family===="HardCopyII"||intended_device_family===="HARDCOPYII"||intended_device_family===="hardcopyii"||intended_device_family===="Fusion"||intended_device_family===="FUSION"||intended_device_family===="fusion"||intended_device_family===="Stratix II GX"||intended_device_family===="STRATIX II GX"||intended_device_family===="stratix ii gx"||intended_device_family===="StratixIIGX"||intended_device_family===="STRATIXIIGX"||intended_device_family===="stratixiigx"||intended_device_family===="Arria GX"||intended_device_family===="ARRIA GX"||intended_device_family===="arria gx"||intended_device_family===="ArriaGX"||intended_device_family===="ARRIAGX"||intended_device_family===="arriagx"||intended_device_family===="Stratix II GX Lite"||intended_device_family===="STRATIX II GX LITE"||intended_device_family===="stratix ii gx lite"||intended_device_family===="StratixIIGXLite"||intended_device_family===="STRATIXIIGXLITE"||intended_device_family===="stratixiigxlite"?1::0
G CYCLONE_TX_STYLE vector  = intended_device_family===="Cyclone"||intended_device_family===="CYCLONE"||intended_device_family===="cyclone"||intended_device_family===="ACEX2K"||intended_device_family===="acex2k"||intended_device_family===="ACEX 2K"||intended_device_family===="acex 2k"||intended_device_family===="Tornado"||intended_device_family===="TORNADO"||intended_device_family===="tornado"?1::0
G CYCLONEII_TX_STYLE vector  = intended_device_family===="Cyclone II"||intended_device_family===="CYCLONE II"||intended_device_family===="cyclone ii"||intended_device_family===="Cycloneii"||intended_device_family===="CYCLONEII"||intended_device_family===="cycloneii"||intended_device_family===="Magellan"||intended_device_family===="MAGELLAN"||intended_device_family===="magellan"?1::0
G STRATIXIII_TX_STYLE vector  = intended_device_family===="Stratix III"||intended_device_family===="STRATIX III"||intended_device_family===="stratix iii"||intended_device_family===="StratixIII"||intended_device_family===="STRATIXIII"||intended_device_family===="stratixiii"||intended_device_family===="Titan"||intended_device_family===="TITAN"||intended_device_family===="titan"||intended_device_family===="SIII"||intended_device_family===="siii"||intended_device_family===="Stratix IV"||intended_device_family===="STRATIX IV"||intended_device_family===="stratix iv"||intended_device_family===="TGX"||intended_device_family===="tgx"||intended_device_family===="StratixIV"||intended_device_family===="STRATIXIV"||intended_device_family===="stratixiv"||intended_device_family===="Stratix IV (GT)"||intended_device_family===="STRATIX IV (GT)"||intended_device_family===="stratix iv (gt)"||intended_device_family===="Stratix IV (GX)"||intended_device_family===="STRATIX IV (GX)"||intended_device_family===="stratix iv (gx)"||intended_device_family===="Stratix IV (E)"||intended_device_family===="STRATIX IV (E)"||intended_device_family===="stratix iv (e)"||intended_device_family===="StratixIV(GT)"||intended_device_family===="STRATIXIV(GT)"||intended_device_family===="stratixiv(gt)"||intended_device_family===="StratixIV(GX)"||intended_device_family===="STRATIXIV(GX)"||intended_device_family===="stratixiv(gx)"||intended_device_family===="StratixIV(E)"||intended_device_family===="STRATIXIV(E)"||intended_device_family===="stratixiv(e)"||intended_device_family===="StratixIIIGX"||intended_device_family===="STRATIXIIIGX"||intended_device_family===="stratixiiigx"||intended_device_family===="Stratix IV (GT/GX/E)"||intended_device_family===="STRATIX IV (GT/GX/E)"||intended_device_family===="stratix iv (gt/gx/e)"||intended_device_family===="Stratix IV (GT/E/GX)"||intended_device_family===="STRATIX IV (GT/E/GX)"||intended_device_family===="stratix iv (gt/e/gx)"||intended_device_family===="Stratix IV (E/GT/GX)"||intended_device_family===="STRATIX IV (E/GT/GX)"||intended_device_family===="stratix iv (e/gt/gx)"||intended_device_family===="Stratix IV (E/GX/GT)"||intended_device_family===="STRATIX IV (E/GX/GT)"||intended_device_family===="stratix iv (e/gx/gt)"||intended_device_family===="StratixIV(GT/GX/E)"||intended_device_family===="STRATIXIV(GT/GX/E)"||intended_device_family===="stratixiv(gt/gx/e)"||intended_device_family===="StratixIV(GT/E/GX)"||intended_device_family===="STRATIXIV(GT/E/GX)"||intended_device_family===="stratixiv(gt/e/gx)"||intended_device_family===="StratixIV(E/GX/GT)"||intended_device_family===="STRATIXIV(E/GX/GT)"||intended_device_family===="stratixiv(e/gx/gt)"||intended_device_family===="StratixIV(E/GT/GX)"||intended_device_family===="STRATIXIV(E/GT/GX)"||intended_device_family===="stratixiv(e/gt/gx)"||intended_device_family===="Stratix IV (GX/E)"||intended_device_family===="STRATIX IV (GX/E)"||intended_device_family===="stratix iv (gx/e)"||intended_device_family===="StratixIV(GX/E)"||intended_device_family===="STRATIXIV(GX/E)"||intended_device_family===="stratixiv(gx/e)"||intended_device_family===="Arria II GX"||intended_device_family===="ARRIA II GX"||intended_device_family===="arria ii gx"||intended_device_family===="ArriaIIGX"||intended_device_family===="ARRIAIIGX"||intended_device_family===="arriaiigx"||intended_device_family===="Arria IIGX"||intended_device_family===="ARRIA IIGX"||intended_device_family===="arria iigx"||intended_device_family===="ArriaII GX"||intended_device_family===="ARRIAII GX"||intended_device_family===="arriaii gx"||intended_device_family===="Arria II"||intended_device_family===="ARRIA II"||intended_device_family===="arria ii"||intended_device_family===="ArriaII"||intended_device_family===="ARRIAII"||intended_device_family===="arriaii"||intended_device_family===="Arria II (GX/E)"||intended_device_family===="ARRIA II (GX/E)"||intended_device_family===="arria ii (gx/e)"||intended_device_family===="ArriaII(GX/E)"||intended_device_family===="ARRIAII(GX/E)"||intended_device_family===="arriaii(gx/e)"||intended_device_family===="PIRANHA"||intended_device_family===="piranha"||intended_device_family===="HardCopy IV"||intended_device_family===="HARDCOPY IV"||intended_device_family===="hardcopy iv"||intended_device_family===="HardCopyIV"||intended_device_family===="HARDCOPYIV"||intended_device_family===="hardcopyiv"||intended_device_family===="HardCopy IV (GX)"||intended_device_family===="HARDCOPY IV (GX)"||intended_device_family===="hardcopy iv (gx)"||intended_device_family===="HardCopy IV (E)"||intended_device_family===="HARDCOPY IV (E)"||intended_device_family===="hardcopy iv (e)"||intended_device_family===="HardCopyIV(GX)"||intended_device_family===="HARDCOPYIV(GX)"||intended_device_family===="hardcopyiv(gx)"||intended_device_family===="HardCopyIV(E)"||intended_device_family===="HARDCOPYIV(E)"||intended_device_family===="hardcopyiv(e)"||intended_device_family===="HCXIV"||intended_device_family===="hcxiv"||intended_device_family===="HardCopy IV (GX/E)"||intended_device_family===="HARDCOPY IV (GX/E)"||intended_device_family===="hardcopy iv (gx/e)"||intended_device_family===="HardCopy IV (E/GX)"||intended_device_family===="HARDCOPY IV (E/GX)"||intended_device_family===="hardcopy iv (e/gx)"||intended_device_family===="HardCopyIV(GX/E)"||intended_device_family===="HARDCOPYIV(GX/E)"||intended_device_family===="hardcopyiv(gx/e)"||intended_device_family===="HardCopyIV(E/GX)"||intended_device_family===="HARDCOPYIV(E/GX)"||intended_device_family===="hardcopyiv(e/gx)"||intended_device_family===="HardCopy IV"||intended_device_family===="HARDCOPY IV"||intended_device_family===="hardcopy iv"||intended_device_family===="HardCopyIV"||intended_device_family===="HARDCOPYIV"||intended_device_family===="hardcopyiv"||intended_device_family===="HardCopy IV (GX)"||intended_device_family===="HARDCOPY IV (GX)"||intended_device_family===="hardcopy iv (gx)"||intended_device_family===="HardCopy IV (E)"||intended_device_family===="HARDCOPY IV (E)"||intended_device_family===="hardcopy iv (e)"||intended_device_family===="HardCopyIV(GX)"||intended_device_family===="HARDCOPYIV(GX)"||intended_device_family===="hardcopyiv(gx)"||intended_device_family===="HardCopyIV(E)"||intended_device_family===="HARDCOPYIV(E)"||intended_device_family===="hardcopyiv(e)"||intended_device_family===="HCXIV"||intended_device_family===="hcxiv"||intended_device_family===="HardCopy IV (GX/E)"||intended_device_family===="HARDCOPY IV (GX/E)"||intended_device_family===="hardcopy iv (gx/e)"||intended_device_family===="HardCopy IV (E/GX)"||intended_device_family===="HARDCOPY IV (E/GX)"||intended_device_family===="hardcopy iv (e/gx)"||intended_device_family===="HardCopyIV(GX/E)"||intended_device_family===="HARDCOPYIV(GX/E)"||intended_device_family===="hardcopyiv(gx/e)"||intended_device_family===="HardCopyIV(E/GX)"||intended_device_family===="HARDCOPYIV(E/GX)"||intended_device_family===="hardcopyiv(e/gx)"||intended_device_family===="Stratix V"||intended_device_family===="STRATIX V"||intended_device_family===="stratix v"||intended_device_family===="StratixV"||intended_device_family===="STRATIXV"||intended_device_family===="stratixv"||intended_device_family===="Stratix V (GS)"||intended_device_family===="STRATIX V (GS)"||intended_device_family===="stratix v (gs)"||intended_device_family===="StratixV(GS)"||intended_device_family===="STRATIXV(GS)"||intended_device_family===="stratixv(gs)"||intended_device_family===="Stratix V (GT)"||intended_device_family===="STRATIX V (GT)"||intended_device_family===="stratix v (gt)"||intended_device_family===="StratixV(GT)"||intended_device_family===="STRATIXV(GT)"||intended_device_family===="stratixv(gt)"||intended_device_family===="Stratix V (GX)"||intended_device_family===="STRATIX V (GX)"||intended_device_family===="stratix v (gx)"||intended_device_family===="StratixV(GX)"||intended_device_family===="STRATIXV(GX)"||intended_device_family===="stratixv(gx)"||intended_device_family===="Stratix V (GS/GX)"||intended_device_family===="STRATIX V (GS/GX)"||intended_device_family===="stratix v (gs/gx)"||intended_device_family===="StratixV(GS/GX)"||intended_device_family===="STRATIXV(GS/GX)"||intended_device_family===="stratixv(gs/gx)"||intended_device_family===="Stratix V (GS/GT)"||intended_device_family===="STRATIX V (GS/GT)"||intended_device_family===="stratix v (gs/gt)"||intended_device_family===="StratixV(GS/GT)"||intended_device_family===="STRATIXV(GS/GT)"||intended_device_family===="stratixv(gs/gt)"||intended_device_family===="Stratix V (GT/GX)"||intended_device_family===="STRATIX V (GT/GX)"||intended_device_family===="stratix v (gt/gx)"||intended_device_family===="StratixV(GT/GX)"||intended_device_family===="STRATIXV(GT/GX)"||intended_device_family===="stratixv(gt/gx)"||intended_device_family===="Stratix V (GX/GS)"||intended_device_family===="STRATIX V (GX/GS)"||intended_device_family===="stratix v (gx/gs)"||intended_device_family===="StratixV(GX/GS)"||intended_device_family===="STRATIXV(GX/GS)"||intended_device_family===="stratixv(gx/gs)"||intended_device_family===="Stratix V (GT/GS)"||intended_device_family===="STRATIX V (GT/GS)"||intended_device_family===="stratix v (gt/gs)"||intended_device_family===="StratixV(GT/GS)"||intended_device_family===="STRATIXV(GT/GS)"||intended_device_family===="stratixv(gt/gs)"||intended_device_family===="Stratix V (GX/GT)"||intended_device_family===="STRATIX V (GX/GT)"||intended_device_family===="stratix v (gx/gt)"||intended_device_family===="StratixV(GX/GT)"||intended_device_family===="STRATIXV(GX/GT)"||intended_device_family===="stratixv(gx/gt)"||intended_device_family===="Stratix V (GS/GT/GX)"||intended_device_family===="STRATIX V (GS/GT/GX)"||intended_device_family===="stratix v (gs/gt/gx)"||intended_device_family===="Stratix V (GS/GX/GT)"||intended_device_family===="STRATIX V (GS/GX/GT)"||intended_device_family===="stratix v (gs/gx/gt)"||intended_device_family===="Stratix V (GT/GS/GX)"||intended_device_family===="STRATIX V (GT/GS/GX)"||intended_device_family===="stratix v (gt/gs/gx)"||intended_device_family===="Stratix V (GT/GX/GS)"||intended_device_family===="STRATIX V (GT/GX/GS)"||intended_device_family===="stratix v (gt/gx/gs)"||intended_device_family===="Stratix V (GX/GS/GT)"||intended_device_family===="STRATIX V (GX/GS/GT)"||intended_device_family===="stratix v (gx/gs/gt)"||intended_device_family===="Stratix V (GX/GT/GS)"||intended_device_family===="STRATIX V (GX/GT/GS)"||intended_device_family===="stratix v (gx/gt/gs)"||intended_device_family===="StratixV(GS/GT/GX)"||intended_device_family===="STRATIXV(GS/GT/GX)"||intended_device_family===="stratixv(gs/gt/gx)"||intended_device_family===="StratixV(GS/GX/GT)"||intended_device_family===="STRATIXV(GS/GX/GT)"||intended_device_family===="stratixv(gs/gx/gt)"||intended_device_family===="StratixV(GT/GS/GX)"||intended_device_family===="STRATIXV(GT/GS/GX)"||intended_device_family===="stratixv(gt/gs/gx)"||intended_device_family===="StratixV(GT/GX/GS)"||intended_device_family===="STRATIXV(GT/GX/GS)"||intended_device_family===="stratixv(gt/gx/gs)"||intended_device_family===="StratixV(GX/GS/GT)"||intended_device_family===="STRATIXV(GX/GS/GT)"||intended_device_family===="stratixv(gx/gs/gt)"||intended_device_family===="StratixV(GX/GT/GS)"||intended_device_family===="STRATIXV(GX/GT/GS)"||intended_device_family===="stratixv(gx/gt/gs)"||intended_device_family===="Arria V"||intended_device_family===="ARRIA V"||intended_device_family===="arria v"||intended_device_family===="ArriaV"||intended_device_family===="ARRIAV"||intended_device_family===="arriav"||intended_device_family===="Cyclone V"||intended_device_family===="CYCLONE V"||intended_device_family===="cyclone v"||intended_device_family===="CycloneV"||intended_device_family===="CYCLONEV"||intended_device_family===="cyclonev"||intended_device_family===="Arria II GZ"||intended_device_family===="ARRIA II GZ"||intended_device_family===="arria ii gz"||intended_device_family===="ArriaII GZ"||intended_device_family===="ARRIAII GZ"||intended_device_family===="arriaii gz"||intended_device_family===="Arria IIGZ"||intended_device_family===="ARRIA IIGZ"||intended_device_family===="arria iigz"||intended_device_family===="ArriaIIGZ"||intended_device_family===="ARRIAIIGZ"||intended_device_family===="arriaiigz"||intended_device_family===="HardCopy III"||intended_device_family===="HARDCOPY III"||intended_device_family===="hardcopy iii"||intended_device_family===="HardCopyIII"||intended_device_family===="HARDCOPYIII"||intended_device_family===="hardcopyiii"||intended_device_family===="HCX"||intended_device_family===="hcx"?1::0
G CYCLONEIII_TX_STYLE vector  = intended_device_family===="Cyclone III"||intended_device_family===="CYCLONE III"||intended_device_family===="cyclone iii"||intended_device_family===="CycloneIII"||intended_device_family===="CYCLONEIII"||intended_device_family===="cycloneiii"||intended_device_family===="Barracuda"||intended_device_family===="BARRACUDA"||intended_device_family===="barracuda"||intended_device_family===="Cuda"||intended_device_family===="CUDA"||intended_device_family===="cuda"||intended_device_family===="CIII"||intended_device_family===="ciii"||intended_device_family===="Cyclone III LS"||intended_device_family===="CYCLONE III LS"||intended_device_family===="cyclone iii ls"||intended_device_family===="CycloneIIILS"||intended_device_family===="CYCLONEIIILS"||intended_device_family===="cycloneiiils"||intended_device_family===="Cyclone III LPS"||intended_device_family===="CYCLONE III LPS"||intended_device_family===="cyclone iii lps"||intended_device_family===="Cyclone LPS"||intended_device_family===="CYCLONE LPS"||intended_device_family===="cyclone lps"||intended_device_family===="CycloneLPS"||intended_device_family===="CYCLONELPS"||intended_device_family===="cyclonelps"||intended_device_family===="Tarpon"||intended_device_family===="TARPON"||intended_device_family===="tarpon"||intended_device_family===="Cyclone IIIE"||intended_device_family===="CYCLONE IIIE"||intended_device_family===="cyclone iiie"||intended_device_family===="Cyclone IV GX"||intended_device_family===="CYCLONE IV GX"||intended_device_family===="cyclone iv gx"||intended_device_family===="Cyclone IVGX"||intended_device_family===="CYCLONE IVGX"||intended_device_family===="cyclone ivgx"||intended_device_family===="CycloneIV GX"||intended_device_family===="CYCLONEIV GX"||intended_device_family===="cycloneiv gx"||intended_device_family===="CycloneIVGX"||intended_device_family===="CYCLONEIVGX"||intended_device_family===="cycloneivgx"||intended_device_family===="Cyclone IV"||intended_device_family===="CYCLONE IV"||intended_device_family===="cyclone iv"||intended_device_family===="CycloneIV"||intended_device_family===="CYCLONEIV"||intended_device_family===="cycloneiv"||intended_device_family===="Cyclone IV (GX)"||intended_device_family===="CYCLONE IV (GX)"||intended_device_family===="cyclone iv (gx)"||intended_device_family===="CycloneIV(GX)"||intended_device_family===="CYCLONEIV(GX)"||intended_device_family===="cycloneiv(gx)"||intended_device_family===="Cyclone III GX"||intended_device_family===="CYCLONE III GX"||intended_device_family===="cyclone iii gx"||intended_device_family===="CycloneIII GX"||intended_device_family===="CYCLONEIII GX"||intended_device_family===="cycloneiii gx"||intended_device_family===="Cyclone IIIGX"||intended_device_family===="CYCLONE IIIGX"||intended_device_family===="cyclone iiigx"||intended_device_family===="CycloneIIIGX"||intended_device_family===="CYCLONEIIIGX"||intended_device_family===="cycloneiiigx"||intended_device_family===="Cyclone III GL"||intended_device_family===="CYCLONE III GL"||intended_device_family===="cyclone iii gl"||intended_device_family===="CycloneIII GL"||intended_device_family===="CYCLONEIII GL"||intended_device_family===="cycloneiii gl"||intended_device_family===="Cyclone IIIGL"||intended_device_family===="CYCLONE IIIGL"||intended_device_family===="cyclone iiigl"||intended_device_family===="CycloneIIIGL"||intended_device_family===="CYCLONEIIIGL"||intended_device_family===="cycloneiiigl"||intended_device_family===="Stingray"||intended_device_family===="STINGRAY"||intended_device_family===="stingray"||intended_device_family===="Cyclone IV E"||intended_device_family===="CYCLONE IV E"||intended_device_family===="cyclone iv e"||intended_device_family===="CycloneIV E"||intended_device_family===="CYCLONEIV E"||intended_device_family===="cycloneiv e"||intended_device_family===="Cyclone IVE"||intended_device_family===="CYCLONE IVE"||intended_device_family===="cyclone ive"||intended_device_family===="CycloneIVE"||intended_device_family===="CYCLONEIVE"||intended_device_family===="cycloneive"?1::0
G MAXV_TX_STYLE vector  = intended_device_family===="MAX V"||intended_device_family===="max v"||intended_device_family===="MAXV"||intended_device_family===="maxv"||intended_device_family===="Jade"||intended_device_family===="JADE"||intended_device_family===="jade"?1::0
G FAMILY_HAS_FLEXIBLE_LVDS vector  = CYCLONE_TX_STYLE====1||CYCLONEII_TX_STYLE====1||MAXV_TX_STYLE====1||CYCLONEIII_TX_STYLE====1||(STRATIX_TX_STYLE====1||STRATIXII_TX_STYLE====1||STRATIXIII_TX_STYLE====1)&&implement_in_les===="ON"?1::0
G FAMILY_HAS_STRATIX_STYLE_PLL vector  = STRATIX_TX_STYLE====1||CYCLONE_TX_STYLE====1?1::0
G FAMILY_HAS_STRATIXII_STYLE_PLL vector  = STRATIXII_TX_STYLE====1||CYCLONEII_TX_STYLE====1?1::0
G FAMILY_HAS_STRATIXIII_STYLE_PLL vector  = STRATIXIII_TX_STYLE====1||CYCLONEIII_TX_STYLE====1?1::0
G INT_CLOCK_BOOST vector  = inclock_boost====0?deserialization_factor::inclock_boost
G PLL_M_VALUE vector  = (output_data_rate*inclock_period+5*100000)/1000000
G PLL_D_VALUE vector  = FAMILY_HAS_FLEXIBLE_LVDS====1?output_data_rate!==0&&inclock_period!==0?2::1::1
G STRATIX_INCLOCK_BOOST vector  = output_data_rate!==0&&inclock_period!==0?PLL_M_VALUE::inclock_boost====0?deserialization_factor::inclock_boost
G PHASE_INCLOCK vector  = inclock_data_alignment===="UNUSED"?inclock_phase_shift::inclock_data_alignment===="EDGE_ALIGNED"?0::inclock_data_alignment===="CENTER_ALIGNED"?0.5*inclock_period/STRATIX_INCLOCK_BOOST+0.5::inclock_data_alignment===="45_DEGREES"?0.125*inclock_period/STRATIX_INCLOCK_BOOST+0.5::inclock_data_alignment===="90_DEGREES"?0.25*inclock_period/STRATIX_INCLOCK_BOOST+0.5::inclock_data_alignment===="135_DEGREES"?0.375*inclock_period/STRATIX_INCLOCK_BOOST+0.5::inclock_data_alignment===="180_DEGREES"?0.5*inclock_period/STRATIX_INCLOCK_BOOST+0.5::inclock_data_alignment===="225_DEGREES"?0.625*inclock_period/STRATIX_INCLOCK_BOOST+0.5::inclock_data_alignment===="270_DEGREES"?0.75*inclock_period/STRATIX_INCLOCK_BOOST+0.5::inclock_data_alignment===="315_DEGREES"?0.875*inclock_period/STRATIX_INCLOCK_BOOST+0.5::0
G STXII_PHASE_INCLOCK vector  = PHASE_INCLOCK-0.5*inclock_period/STRATIX_INCLOCK_BOOST
G PHASE_OUTCLOCK vector  = outclock_alignment===="UNUSED"?outclock_phase_shift::outclock_alignment===="EDGE_ALIGNED"?0::outclock_alignment===="CENTER_ALIGNED"?0.5*inclock_period/STRATIX_INCLOCK_BOOST+0.5::outclock_alignment===="45_DEGREES"?0.125*inclock_period/STRATIX_INCLOCK_BOOST+0.5::outclock_alignment===="90_DEGREES"?0.25*inclock_period/STRATIX_INCLOCK_BOOST+0.5::outclock_alignment===="135_DEGREES"?0.375*inclock_period/STRATIX_INCLOCK_BOOST+0.5::outclock_alignment===="180_DEGREES"?0.5*inclock_period/STRATIX_INCLOCK_BOOST+0.5::outclock_alignment===="225_DEGREES"?0.625*inclock_period/STRATIX_INCLOCK_BOOST+0.5::outclock_alignment===="270_DEGREES"?0.75*inclock_period/STRATIX_INCLOCK_BOOST+0.5::outclock_alignment===="315_DEGREES"?0.875*inclock_period/STRATIX_INCLOCK_BOOST+0.5::0
G STX_PHASE_OUTCLOCK vector  = outclock_divide_by====1||outclock_alignment===="45_DEGREES"||outclock_alignment===="90_DEGREES"||outclock_alignment===="135_DEGREES"?PHASE_OUTCLOCK+PHASE_INCLOCK::outclock_alignment===="UNUSED"?outclock_phase_shift>>==0.5*inclock_period/STRATIX_INCLOCK_BOOST?PHASE_OUTCLOCK+PHASE_INCLOCK-0.5*inclock_period/STRATIX_INCLOCK_BOOST::PHASE_OUTCLOCK+PHASE_INCLOCK::outclock_alignment===="180_DEGREES"||outclock_alignment===="CENTER_ALIGNED"?PHASE_INCLOCK::outclock_alignment===="225_DEGREES"?0.125*inclock_period/STRATIX_INCLOCK_BOOST+0.5+PHASE_INCLOCK::outclock_alignment===="270_DEGREES"?0.25*inclock_period/STRATIX_INCLOCK_BOOST+0.5+PHASE_INCLOCK::outclock_alignment===="315_DEGREES"?0.375*inclock_period/STRATIX_INCLOCK_BOOST+0.5+PHASE_INCLOCK::PHASE_INCLOCK
G STXII_PHASE_OUTCLOCK vector  = STX_PHASE_OUTCLOCK-0.5*inclock_period/STRATIX_INCLOCK_BOOST
G STXII_LE_PHASE_INCLOCK vector  = use_no_phase_shift===="ON"?PHASE_INCLOCK::PHASE_INCLOCK-0.25*inclock_period/STRATIX_INCLOCK_BOOST
G STXII_LE_PHASE_OUTCLOCK vector  = use_no_phase_shift===="ON"?PHASE_OUTCLOCK::PHASE_OUTCLOCK-0.25*inclock_period/STRATIX_INCLOCK_BOOST
G STXIII_LE_PHASE_INCLOCK vector  = PHASE_INCLOCK-0.25*inclock_period/STRATIX_INCLOCK_BOOST
G STXIII_LE_PHASE_OUTCLOCK vector  = PHASE_OUTCLOCK-0.25*inclock_period/STRATIX_INCLOCK_BOOST
G REGISTER_WIDTH vector  = deserialization_factor*number_of_channels
G FAST_CLK_ENA_PHASE_SHIFT vector  = (deserialization_factor*2-3)*inclock_period/2*STRATIX_INCLOCK_BOOST
G CLOCK_PERIOD vector  = deserialization_factor>>2?inclock_period::10000
G USE_NEW_CORECLK_CKT vector  = deserialization_factor%2====1&&coreclock_divide_by====1?"TRUE"::"FALSE"
P tx_in _in wire[REGISTER_WIDTH-1:0]
V tx_in - - - -
P tx_inclock _in wire
V tx_inclock - - - -
P tx_syncclock _in wire
V tx_syncclock - - - -
P tx_enable _in tri1
V tx_enable - - - -
P sync_inclock _in tri0
V sync_inclock - - - -
P tx_pll_enable _in tri1
V tx_pll_enable - - - -
P pll_areset _in tri0
V pll_areset - - - -
P tx_data_reset _in wire
V tx_data_reset - - - -
P tx_out _out wire[number_of_channels-1:0]
V tx_out - - - -
P tx_outclock _out wire
V tx_outclock - - - -
P tx_coreclock _out wire
V tx_coreclock - - - -
P tx_locked _out wire
V tx_locked - - - -
I ALTERA_DEVICE_FAMILIES dev 
X altlvds_tx
E stratix_tx_outclk VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G deserialization_factor integer  = 4
G bypass_serializer string  = "FALSE"
G invert_clock string  = "FALSE"
G use_falling_clock_edge string  = "FALSE"
P tx_in _in wire[9:0]
V tx_in - - - -
P tx_fastclk _in wire
V tx_fastclk - - - -
P tx_enable _in tri1
V tx_enable - - - -
P tx_out _out wire
V tx_out - - - -
X stratix_tx_outclk
E stratixii_tx_outclk VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G deserialization_factor integer  = 4
G bypass_serializer string  = "FALSE"
G invert_clock string  = "FALSE"
G use_falling_clock_edge string  = "FALSE"
P tx_in _in wire[9:0]
V tx_in - - - -
P tx_fastclk _in wire
V tx_fastclk - - - -
P tx_enable _in tri1
V tx_enable - - - -
P tx_out _out wire
V tx_out - - - -
X stratixii_tx_outclk
E flexible_lvds_tx VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G number_of_channels integer  = 1
G deserialization_factor integer  = 4
G registered_input string  = "ON"
G use_new_coreclk_ckt string  = "FALSE"
G outclock_multiply_by integer  = 1
G outclock_duty_cycle integer  = 50
G outclock_divide_by integer  = 1
G use_self_generated_outclock string  = "FALSE"
G REGISTER_WIDTH vector  = deserialization_factor*number_of_channels
G DOUBLE_DESER vector  = deserialization_factor*2
G LOAD_CNTR_MODULUS vector  = deserialization_factor%2====1?deserialization_factor::deserialization_factor/2
P tx_in _in wire[REGISTER_WIDTH-1:0]
V tx_in - - - -
P tx_fastclk _in wire
V tx_fastclk - - - -
P tx_slowclk _in wire
V tx_slowclk - - - -
P tx_regclk _in wire
V tx_regclk - - - -
P tx_locked _in wire
V tx_locked - - - -
P pll_areset _in wire
V pll_areset - - - -
P pll_outclock _in wire
V pll_outclock - - - -
P tx_out _out wire[number_of_channels-1:0]
V tx_out - - - -
P tx_outclock _out wire
V tx_outclock - - - -
X flexible_lvds_tx
E dcfifo_dffpipe VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G lpm_delay integer  = 1
G lpm_width integer  = 64
G delay vector  = lpm_delay<<2?1::lpm_delay-1
P d _in wire[lpm_width-1:0]
V d - - - -
P clock _in wire
V clock - - - -
P aclr _in wire
V aclr - - - -
P q _out reg[lpm_width-1:0]
V q - - - -
X dcfifo_dffpipe
E dcfifo_fefifo VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G lpm_widthad integer  = 1
G lpm_numwords integer  = 1
G underflow_checking string  = "ON"
G overflow_checking string  = "ON"
G lpm_mode string  = "READ"
P usedw_in _in wire[lpm_widthad-1:0]
V usedw_in - - - -
P wreq _in wire
V wreq - - - -
P rreq _in wire
V rreq - - - -
P clock _in wire
V clock - - - -
P aclr _in wire
V aclr - - - -
P empty _out wire
V empty - - - -
P full _out wire
V full - - - -
X dcfifo_fefifo
E dcfifo_async VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G lpm_width integer  = 1
G lpm_widthu integer  = 1
G lpm_numwords integer  = 2
G delay_rdusedw integer  = 1
G delay_wrusedw integer  = 1
G rdsync_delaypipe integer  = 0
G wrsync_delaypipe integer  = 0
G intended_device_family string  = "Stratix"
G lpm_showahead string  = "OFF"
G underflow_checking string  = "ON"
G overflow_checking string  = "ON"
G use_eab string  = "ON"
G add_ram_output_register string  = "OFF"
P data _in wire[lpm_width-1:0]
V data - - - -
P rdclk _in wire
V rdclk - - - -
P wrclk _in wire
V wrclk - - - -
P aclr _in tri0
V aclr - - - -
P rdreq _in wire
V rdreq - - - -
P wrreq _in wire
V wrreq - - - -
P rdfull _out wire
V rdfull - - - -
P wrfull _out wire
V wrfull - - - -
P rdempty _out wire
V rdempty - - - -
P wrempty _out wire
V wrempty - - - -
P rdusedw _out wire[lpm_widthu-1:0]
V rdusedw - - - -
P wrusedw _out wire[lpm_widthu-1:0]
V wrusedw - - - -
P q _out wire[lpm_width-1:0]
V q - - - -
I ALTERA_DEVICE_FAMILIES dev 
I dcfifo_dffpipe DP_RDPTR_D 
I dcfifo_dffpipe DP_WRPTR_D 
I dcfifo_dffpipe DP_WS_NBRP 
I dcfifo_dffpipe DP_RS_NBWP 
I dcfifo_dffpipe DP_WS_DBRP 
I dcfifo_dffpipe DP_RS_DBWP 
I dcfifo_dffpipe DP_WRUSEDW 
I dcfifo_dffpipe DP_RDUSEDW 
I dcfifo_dffpipe DP_WR_DBUW 
I dcfifo_dffpipe DP_RD_DBUW 
I dcfifo_fefifo WR_FE 
I dcfifo_fefifo RD_FE 
X dcfifo_async
E dcfifo_sync VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G lpm_width integer  = 1
G lpm_widthu integer  = 1
G lpm_numwords integer  = 2
G intended_device_family string  = "Stratix"
G lpm_showahead string  = "OFF"
G underflow_checking string  = "ON"
G overflow_checking string  = "ON"
G use_eab string  = "ON"
G add_ram_output_register string  = "OFF"
P data _in wire[lpm_width-1:0]
V data - - - -
P rdclk _in wire
V rdclk - - - -
P wrclk _in wire
V wrclk - - - -
P aclr _in wire
V aclr - - - -
P rdreq _in wire
V rdreq - - - -
P wrreq _in wire
V wrreq - - - -
P rdfull _out wire
V rdfull - - - -
P wrfull _out wire
V wrfull - - - -
P rdempty _out wire
V rdempty - - - -
P wrempty _out wire
V wrempty - - - -
P rdusedw _out wire[lpm_widthu-1:0]
V rdusedw - - - -
P wrusedw _out wire[lpm_widthu-1:0]
V wrusedw - - - -
P q _out wire[lpm_width-1:0]
V q - - - -
I ALTERA_DEVICE_FAMILIES dev 
I dcfifo_dffpipe RDPTR_D 
I dcfifo_dffpipe WRPTR_D 
I dcfifo_dffpipe WRPTR_E 
X dcfifo_sync
E dcfifo_low_latency VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G lpm_width integer  = 1
G lpm_widthu integer  = 1
G lpm_width_r vector  = lpm_width
G lpm_widthu_r vector  = lpm_widthu
G lpm_numwords integer  = 2
G delay_rdusedw integer  = 2
G delay_wrusedw integer  = 2
G rdsync_delaypipe integer  = 0
G wrsync_delaypipe integer  = 0
G intended_device_family string  = "Stratix"
G lpm_showahead string  = "OFF"
G underflow_checking string  = "ON"
G overflow_checking string  = "ON"
G add_usedw_msb_bit string  = "OFF"
G read_aclr_synch string  = "OFF"
G write_aclr_synch string  = "OFF"
G use_eab string  = "ON"
G clocks_are_synchronized string  = "FALSE"
G add_ram_output_register string  = "OFF"
G lpm_hint string  = "USE_EAB==ON"
G WIDTH_RATIO vector  = lpm_width>>lpm_width_r?lpm_width/lpm_width_r::lpm_width_r/lpm_width
G FIFO_DEPTH vector  = add_usedw_msb_bit===="OFF"?lpm_widthu_r::lpm_widthu_r-1
P data _in wire[lpm_width-1:0]
V data - - - -
P rdclk _in wire
V rdclk - - - -
P wrclk _in wire
V wrclk - - - -
P aclr _in tri0
V aclr - - - -
P rdreq _in wire
V rdreq - - - -
P wrreq _in wire
V wrreq - - - -
P rdfull _out wire
V rdfull - - - -
P wrfull _out wire
V wrfull - - - -
P rdempty _out wire
V rdempty - - - -
P wrempty _out wire
V wrempty - - - -
P rdusedw _out wire[lpm_widthu_r-1:0]
V rdusedw - - - -
P wrusedw _out wire[lpm_widthu-1:0]
V wrusedw - - - -
P q _out wire[lpm_width_r-1:0]
V q - - - -
I ALTERA_DEVICE_FAMILIES dev 
I ALTERA_MF_HINT_EVALUATION eva 
I dcfifo_dffpipe DP_WS_DGRP 
I dcfifo_dffpipe DP_RS_DGWP 
I dcfifo_dffpipe DP_RDUSEDW 
I dcfifo_dffpipe DP_WRUSEDW 
IB
ISB str_to_int  integer[31:0]
ISP s _in reg[128:1]
ISST reg_s reg[128:1]
ISST digit reg[8:1]
ISST tmp reg[8:1]
ISST m integer[31:0]
ISST ivalue integer[31:0]
ISE str_to_int
ISB ^str_to_int^^ $
ISE ^str_to_int^^
ISB ^str_to_int^^^OUT $
ISE ^str_to_int^^^OUT
IE
X dcfifo_low_latency
E dcfifo_mixed_widths VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G lpm_width integer  = 1
G lpm_widthu integer  = 1
G lpm_width_r vector  = lpm_width
G lpm_widthu_r vector  = lpm_widthu
G lpm_numwords integer  = 2
G delay_rdusedw integer  = 1
G delay_wrusedw integer  = 1
G rdsync_delaypipe integer  = 0
G wrsync_delaypipe integer  = 0
G intended_device_family string  = "Stratix"
G lpm_showahead string  = "OFF"
G underflow_checking string  = "ON"
G overflow_checking string  = "ON"
G clocks_are_synchronized string  = "FALSE"
G use_eab string  = "ON"
G add_ram_output_register string  = "OFF"
G lpm_hint string  = "USE_EAB==ON"
G lpm_type string  = "dcfifo_mixed_widths"
G add_usedw_msb_bit string  = "OFF"
G read_aclr_synch string  = "OFF"
G write_aclr_synch string  = "OFF"
G add_width integer  = 1
G ram_block_type string  = "AUTO"
G FAMILY_HAS_STRATIXII_STYLE_RAM vector  = intended_device_family===="Stratix II"||intended_device_family===="STRATIX II"||intended_device_family===="stratix ii"||intended_device_family===="StratixII"||intended_device_family===="STRATIXII"||intended_device_family===="stratixii"||intended_device_family===="Armstrong"||intended_device_family===="ARMSTRONG"||intended_device_family===="armstrong"||intended_device_family===="HardCopy II"||intended_device_family===="HARDCOPY II"||intended_device_family===="hardcopy ii"||intended_device_family===="HardCopyII"||intended_device_family===="HARDCOPYII"||intended_device_family===="hardcopyii"||intended_device_family===="Fusion"||intended_device_family===="FUSION"||intended_device_family===="fusion"||intended_device_family===="Stratix II GX"||intended_device_family===="STRATIX II GX"||intended_device_family===="stratix ii gx"||intended_device_family===="StratixIIGX"||intended_device_family===="STRATIXIIGX"||intended_device_family===="stratixiigx"||intended_device_family===="Arria GX"||intended_device_family===="ARRIA GX"||intended_device_family===="arria gx"||intended_device_family===="ArriaGX"||intended_device_family===="ARRIAGX"||intended_device_family===="arriagx"||intended_device_family===="Stratix II GX Lite"||intended_device_family===="STRATIX II GX LITE"||intended_device_family===="stratix ii gx lite"||intended_device_family===="StratixIIGXLite"||intended_device_family===="STRATIXIIGXLITE"||intended_device_family===="stratixiigxlite"||intended_device_family===="Stratix III"||intended_device_family===="STRATIX III"||intended_device_family===="stratix iii"||intended_device_family===="StratixIII"||intended_device_family===="STRATIXIII"||intended_device_family===="stratixiii"||intended_device_family===="Titan"||intended_device_family===="TITAN"||intended_device_family===="titan"||intended_device_family===="SIII"||intended_device_family===="siii"||intended_device_family===="Stratix IV"||intended_device_family===="STRATIX IV"||intended_device_family===="stratix iv"||intended_device_family===="TGX"||intended_device_family===="tgx"||intended_device_family===="StratixIV"||intended_device_family===="STRATIXIV"||intended_device_family===="stratixiv"||intended_device_family===="Stratix IV (GT)"||intended_device_family===="STRATIX IV (GT)"||intended_device_family===="stratix iv (gt)"||intended_device_family===="Stratix IV (GX)"||intended_device_family===="STRATIX IV (GX)"||intended_device_family===="stratix iv (gx)"||intended_device_family===="Stratix IV (E)"||intended_device_family===="STRATIX IV (E)"||intended_device_family===="stratix iv (e)"||intended_device_family===="StratixIV(GT)"||intended_device_family===="STRATIXIV(GT)"||intended_device_family===="stratixiv(gt)"||intended_device_family===="StratixIV(GX)"||intended_device_family===="STRATIXIV(GX)"||intended_device_family===="stratixiv(gx)"||intended_device_family===="StratixIV(E)"||intended_device_family===="STRATIXIV(E)"||intended_device_family===="stratixiv(e)"||intended_device_family===="StratixIIIGX"||intended_device_family===="STRATIXIIIGX"||intended_device_family===="stratixiiigx"||intended_device_family===="Stratix IV (GT/GX/E)"||intended_device_family===="STRATIX IV (GT/GX/E)"||intended_device_family===="stratix iv (gt/gx/e)"||intended_device_family===="Stratix IV (GT/E/GX)"||intended_device_family===="STRATIX IV (GT/E/GX)"||intended_device_family===="stratix iv (gt/e/gx)"||intended_device_family===="Stratix IV (E/GT/GX)"||intended_device_family===="STRATIX IV (E/GT/GX)"||intended_device_family===="stratix iv (e/gt/gx)"||intended_device_family===="Stratix IV (E/GX/GT)"||intended_device_family===="STRATIX IV (E/GX/GT)"||intended_device_family===="stratix iv (e/gx/gt)"||intended_device_family===="StratixIV(GT/GX/E)"||intended_device_family===="STRATIXIV(GT/GX/E)"||intended_device_family===="stratixiv(gt/gx/e)"||intended_device_family===="StratixIV(GT/E/GX)"||intended_device_family===="STRATIXIV(GT/E/GX)"||intended_device_family===="stratixiv(gt/e/gx)"||intended_device_family===="StratixIV(E/GX/GT)"||intended_device_family===="STRATIXIV(E/GX/GT)"||intended_device_family===="stratixiv(e/gx/gt)"||intended_device_family===="StratixIV(E/GT/GX)"||intended_device_family===="STRATIXIV(E/GT/GX)"||intended_device_family===="stratixiv(e/gt/gx)"||intended_device_family===="Stratix IV (GX/E)"||intended_device_family===="STRATIX IV (GX/E)"||intended_device_family===="stratix iv (gx/e)"||intended_device_family===="StratixIV(GX/E)"||intended_device_family===="STRATIXIV(GX/E)"||intended_device_family===="stratixiv(gx/e)"||intended_device_family===="Arria II GX"||intended_device_family===="ARRIA II GX"||intended_device_family===="arria ii gx"||intended_device_family===="ArriaIIGX"||intended_device_family===="ARRIAIIGX"||intended_device_family===="arriaiigx"||intended_device_family===="Arria IIGX"||intended_device_family===="ARRIA IIGX"||intended_device_family===="arria iigx"||intended_device_family===="ArriaII GX"||intended_device_family===="ARRIAII GX"||intended_device_family===="arriaii gx"||intended_device_family===="Arria II"||intended_device_family===="ARRIA II"||intended_device_family===="arria ii"||intended_device_family===="ArriaII"||intended_device_family===="ARRIAII"||intended_device_family===="arriaii"||intended_device_family===="Arria II (GX/E)"||intended_device_family===="ARRIA II (GX/E)"||intended_device_family===="arria ii (gx/e)"||intended_device_family===="ArriaII(GX/E)"||intended_device_family===="ARRIAII(GX/E)"||intended_device_family===="arriaii(gx/e)"||intended_device_family===="PIRANHA"||intended_device_family===="piranha"||intended_device_family===="HardCopy IV"||intended_device_family===="HARDCOPY IV"||intended_device_family===="hardcopy iv"||intended_device_family===="HardCopyIV"||intended_device_family===="HARDCOPYIV"||intended_device_family===="hardcopyiv"||intended_device_family===="HardCopy IV (GX)"||intended_device_family===="HARDCOPY IV (GX)"||intended_device_family===="hardcopy iv (gx)"||intended_device_family===="HardCopy IV (E)"||intended_device_family===="HARDCOPY IV (E)"||intended_device_family===="hardcopy iv (e)"||intended_device_family===="HardCopyIV(GX)"||intended_device_family===="HARDCOPYIV(GX)"||intended_device_family===="hardcopyiv(gx)"||intended_device_family===="HardCopyIV(E)"||intended_device_family===="HARDCOPYIV(E)"||intended_device_family===="hardcopyiv(e)"||intended_device_family===="HCXIV"||intended_device_family===="hcxiv"||intended_device_family===="HardCopy IV (GX/E)"||intended_device_family===="HARDCOPY IV (GX/E)"||intended_device_family===="hardcopy iv (gx/e)"||intended_device_family===="HardCopy IV (E/GX)"||intended_device_family===="HARDCOPY IV (E/GX)"||intended_device_family===="hardcopy iv (e/gx)"||intended_device_family===="HardCopyIV(GX/E)"||intended_device_family===="HARDCOPYIV(GX/E)"||intended_device_family===="hardcopyiv(gx/e)"||intended_device_family===="HardCopyIV(E/GX)"||intended_device_family===="HARDCOPYIV(E/GX)"||intended_device_family===="hardcopyiv(e/gx)"||intended_device_family===="HardCopy IV"||intended_device_family===="HARDCOPY IV"||intended_device_family===="hardcopy iv"||intended_device_family===="HardCopyIV"||intended_device_family===="HARDCOPYIV"||intended_device_family===="hardcopyiv"||intended_device_family===="HardCopy IV (GX)"||intended_device_family===="HARDCOPY IV (GX)"||intended_device_family===="hardcopy iv (gx)"||intended_device_family===="HardCopy IV (E)"||intended_device_family===="HARDCOPY IV (E)"||intended_device_family===="hardcopy iv (e)"||intended_device_family===="HardCopyIV(GX)"||intended_device_family===="HARDCOPYIV(GX)"||intended_device_family===="hardcopyiv(gx)"||intended_device_family===="HardCopyIV(E)"||intended_device_family===="HARDCOPYIV(E)"||intended_device_family===="hardcopyiv(e)"||intended_device_family===="HCXIV"||intended_device_family===="hcxiv"||intended_device_family===="HardCopy IV (GX/E)"||intended_device_family===="HARDCOPY IV (GX/E)"||intended_device_family===="hardcopy iv (gx/e)"||intended_device_family===="HardCopy IV (E/GX)"||intended_device_family===="HARDCOPY IV (E/GX)"||intended_device_family===="hardcopy iv (e/gx)"||intended_device_family===="HardCopyIV(GX/E)"||intended_device_family===="HARDCOPYIV(GX/E)"||intended_device_family===="hardcopyiv(gx/e)"||intended_device_family===="HardCopyIV(E/GX)"||intended_device_family===="HARDCOPYIV(E/GX)"||intended_device_family===="hardcopyiv(e/gx)"||intended_device_family===="Stratix V"||intended_device_family===="STRATIX V"||intended_device_family===="stratix v"||intended_device_family===="StratixV"||intended_device_family===="STRATIXV"||intended_device_family===="stratixv"||intended_device_family===="Stratix V (GS)"||intended_device_family===="STRATIX V (GS)"||intended_device_family===="stratix v (gs)"||intended_device_family===="StratixV(GS)"||intended_device_family===="STRATIXV(GS)"||intended_device_family===="stratixv(gs)"||intended_device_family===="Stratix V (GT)"||intended_device_family===="STRATIX V (GT)"||intended_device_family===="stratix v (gt)"||intended_device_family===="StratixV(GT)"||intended_device_family===="STRATIXV(GT)"||intended_device_family===="stratixv(gt)"||intended_device_family===="Stratix V (GX)"||intended_device_family===="STRATIX V (GX)"||intended_device_family===="stratix v (gx)"||intended_device_family===="StratixV(GX)"||intended_device_family===="STRATIXV(GX)"||intended_device_family===="stratixv(gx)"||intended_device_family===="Stratix V (GS/GX)"||intended_device_family===="STRATIX V (GS/GX)"||intended_device_family===="stratix v (gs/gx)"||intended_device_family===="StratixV(GS/GX)"||intended_device_family===="STRATIXV(GS/GX)"||intended_device_family===="stratixv(gs/gx)"||intended_device_family===="Stratix V (GS/GT)"||intended_device_family===="STRATIX V (GS/GT)"||intended_device_family===="stratix v (gs/gt)"||intended_device_family===="StratixV(GS/GT)"||intended_device_family===="STRATIXV(GS/GT)"||intended_device_family===="stratixv(gs/gt)"||intended_device_family===="Stratix V (GT/GX)"||intended_device_family===="STRATIX V (GT/GX)"||intended_device_family===="stratix v (gt/gx)"||intended_device_family===="StratixV(GT/GX)"||intended_device_family===="STRATIXV(GT/GX)"||intended_device_family===="stratixv(gt/gx)"||intended_device_family===="Stratix V (GX/GS)"||intended_device_family===="STRATIX V (GX/GS)"||intended_device_family===="stratix v (gx/gs)"||intended_device_family===="StratixV(GX/GS)"||intended_device_family===="STRATIXV(GX/GS)"||intended_device_family===="stratixv(gx/gs)"||intended_device_family===="Stratix V (GT/GS)"||intended_device_family===="STRATIX V (GT/GS)"||intended_device_family===="stratix v (gt/gs)"||intended_device_family===="StratixV(GT/GS)"||intended_device_family===="STRATIXV(GT/GS)"||intended_device_family===="stratixv(gt/gs)"||intended_device_family===="Stratix V (GX/GT)"||intended_device_family===="STRATIX V (GX/GT)"||intended_device_family===="stratix v (gx/gt)"||intended_device_family===="StratixV(GX/GT)"||intended_device_family===="STRATIXV(GX/GT)"||intended_device_family===="stratixv(gx/gt)"||intended_device_family===="Stratix V (GS/GT/GX)"||intended_device_family===="STRATIX V (GS/GT/GX)"||intended_device_family===="stratix v (gs/gt/gx)"||intended_device_family===="Stratix V (GS/GX/GT)"||intended_device_family===="STRATIX V (GS/GX/GT)"||intended_device_family===="stratix v (gs/gx/gt)"||intended_device_family===="Stratix V (GT/GS/GX)"||intended_device_family===="STRATIX V (GT/GS/GX)"||intended_device_family===="stratix v (gt/gs/gx)"||intended_device_family===="Stratix V (GT/GX/GS)"||intended_device_family===="STRATIX V (GT/GX/GS)"||intended_device_family===="stratix v (gt/gx/gs)"||intended_device_family===="Stratix V (GX/GS/GT)"||intended_device_family===="STRATIX V (GX/GS/GT)"||intended_device_family===="stratix v (gx/gs/gt)"||intended_device_family===="Stratix V (GX/GT/GS)"||intended_device_family===="STRATIX V (GX/GT/GS)"||intended_device_family===="stratix v (gx/gt/gs)"||intended_device_family===="StratixV(GS/GT/GX)"||intended_device_family===="STRATIXV(GS/GT/GX)"||intended_device_family===="stratixv(gs/gt/gx)"||intended_device_family===="StratixV(GS/GX/GT)"||intended_device_family===="STRATIXV(GS/GX/GT)"||intended_device_family===="stratixv(gs/gx/gt)"||intended_device_family===="StratixV(GT/GS/GX)"||intended_device_family===="STRATIXV(GT/GS/GX)"||intended_device_family===="stratixv(gt/gs/gx)"||intended_device_family===="StratixV(GT/GX/GS)"||intended_device_family===="STRATIXV(GT/GX/GS)"||intended_device_family===="stratixv(gt/gx/gs)"||intended_device_family===="StratixV(GX/GS/GT)"||intended_device_family===="STRATIXV(GX/GS/GT)"||intended_device_family===="stratixv(gx/gs/gt)"||intended_device_family===="StratixV(GX/GT/GS)"||intended_device_family===="STRATIXV(GX/GT/GS)"||intended_device_family===="stratixv(gx/gt/gs)"||intended_device_family===="Arria V"||intended_device_family===="ARRIA V"||intended_device_family===="arria v"||intended_device_family===="ArriaV"||intended_device_family===="ARRIAV"||intended_device_family===="arriav"||intended_device_family===="Cyclone V"||intended_device_family===="CYCLONE V"||intended_device_family===="cyclone v"||intended_device_family===="CycloneV"||intended_device_family===="CYCLONEV"||intended_device_family===="cyclonev"||intended_device_family===="Arria II GZ"||intended_device_family===="ARRIA II GZ"||intended_device_family===="arria ii gz"||intended_device_family===="ArriaII GZ"||intended_device_family===="ARRIAII GZ"||intended_device_family===="arriaii gz"||intended_device_family===="Arria IIGZ"||intended_device_family===="ARRIA IIGZ"||intended_device_family===="arria iigz"||intended_device_family===="ArriaIIGZ"||intended_device_family===="ARRIAIIGZ"||intended_device_family===="arriaiigz"||intended_device_family===="HardCopy III"||intended_device_family===="HARDCOPY III"||intended_device_family===="hardcopy iii"||intended_device_family===="HardCopyIII"||intended_device_family===="HARDCOPYIII"||intended_device_family===="hardcopyiii"||intended_device_family===="HCX"||intended_device_family===="hcx"||intended_device_family===="HardCopy III"||intended_device_family===="HARDCOPY III"||intended_device_family===="hardcopy iii"||intended_device_family===="HardCopyIII"||intended_device_family===="HARDCOPYIII"||intended_device_family===="hardcopyiii"||intended_device_family===="HCX"||intended_device_family===="hcx"||intended_device_family===="Cyclone II"||intended_device_family===="CYCLONE II"||intended_device_family===="cyclone ii"||intended_device_family===="Cycloneii"||intended_device_family===="CYCLONEII"||intended_device_family===="cycloneii"||intended_device_family===="Magellan"||intended_device_family===="MAGELLAN"||intended_device_family===="magellan"||intended_device_family===="Cyclone III"||intended_device_family===="CYCLONE III"||intended_device_family===="cyclone iii"||intended_device_family===="CycloneIII"||intended_device_family===="CYCLONEIII"||intended_device_family===="cycloneiii"||intended_device_family===="Barracuda"||intended_device_family===="BARRACUDA"||intended_device_family===="barracuda"||intended_device_family===="Cuda"||intended_device_family===="CUDA"||intended_device_family===="cuda"||intended_device_family===="CIII"||intended_device_family===="ciii"||intended_device_family===="Cyclone III LS"||intended_device_family===="CYCLONE III LS"||intended_device_family===="cyclone iii ls"||intended_device_family===="CycloneIIILS"||intended_device_family===="CYCLONEIIILS"||intended_device_family===="cycloneiiils"||intended_device_family===="Cyclone III LPS"||intended_device_family===="CYCLONE III LPS"||intended_device_family===="cyclone iii lps"||intended_device_family===="Cyclone LPS"||intended_device_family===="CYCLONE LPS"||intended_device_family===="cyclone lps"||intended_device_family===="CycloneLPS"||intended_device_family===="CYCLONELPS"||intended_device_family===="cyclonelps"||intended_device_family===="Tarpon"||intended_device_family===="TARPON"||intended_device_family===="tarpon"||intended_device_family===="Cyclone IIIE"||intended_device_family===="CYCLONE IIIE"||intended_device_family===="cyclone iiie"||intended_device_family===="Cyclone IV GX"||intended_device_family===="CYCLONE IV GX"||intended_device_family===="cyclone iv gx"||intended_device_family===="Cyclone IVGX"||intended_device_family===="CYCLONE IVGX"||intended_device_family===="cyclone ivgx"||intended_device_family===="CycloneIV GX"||intended_device_family===="CYCLONEIV GX"||intended_device_family===="cycloneiv gx"||intended_device_family===="CycloneIVGX"||intended_device_family===="CYCLONEIVGX"||intended_device_family===="cycloneivgx"||intended_device_family===="Cyclone IV"||intended_device_family===="CYCLONE IV"||intended_device_family===="cyclone iv"||intended_device_family===="CycloneIV"||intended_device_family===="CYCLONEIV"||intended_device_family===="cycloneiv"||intended_device_family===="Cyclone IV (GX)"||intended_device_family===="CYCLONE IV (GX)"||intended_device_family===="cyclone iv (gx)"||intended_device_family===="CycloneIV(GX)"||intended_device_family===="CYCLONEIV(GX)"||intended_device_family===="cycloneiv(gx)"||intended_device_family===="Cyclone III GX"||intended_device_family===="CYCLONE III GX"||intended_device_family===="cyclone iii gx"||intended_device_family===="CycloneIII GX"||intended_device_family===="CYCLONEIII GX"||intended_device_family===="cycloneiii gx"||intended_device_family===="Cyclone IIIGX"||intended_device_family===="CYCLONE IIIGX"||intended_device_family===="cyclone iiigx"||intended_device_family===="CycloneIIIGX"||intended_device_family===="CYCLONEIIIGX"||intended_device_family===="cycloneiiigx"||intended_device_family===="Cyclone III GL"||intended_device_family===="CYCLONE III GL"||intended_device_family===="cyclone iii gl"||intended_device_family===="CycloneIII GL"||intended_device_family===="CYCLONEIII GL"||intended_device_family===="cycloneiii gl"||intended_device_family===="Cyclone IIIGL"||intended_device_family===="CYCLONE IIIGL"||intended_device_family===="cyclone iiigl"||intended_device_family===="CycloneIIIGL"||intended_device_family===="CYCLONEIIIGL"||intended_device_family===="cycloneiiigl"||intended_device_family===="Stingray"||intended_device_family===="STINGRAY"||intended_device_family===="stingray"||intended_device_family===="Cyclone IV GX"||intended_device_family===="CYCLONE IV GX"||intended_device_family===="cyclone iv gx"||intended_device_family===="Cyclone IVGX"||intended_device_family===="CYCLONE IVGX"||intended_device_family===="cyclone ivgx"||intended_device_family===="CycloneIV GX"||intended_device_family===="CYCLONEIV GX"||intended_device_family===="cycloneiv gx"||intended_device_family===="CycloneIVGX"||intended_device_family===="CYCLONEIVGX"||intended_device_family===="cycloneivgx"||intended_device_family===="Cyclone IV"||intended_device_family===="CYCLONE IV"||intended_device_family===="cyclone iv"||intended_device_family===="CycloneIV"||intended_device_family===="CYCLONEIV"||intended_device_family===="cycloneiv"||intended_device_family===="Cyclone IV (GX)"||intended_device_family===="CYCLONE IV (GX)"||intended_device_family===="cyclone iv (gx)"||intended_device_family===="CycloneIV(GX)"||intended_device_family===="CYCLONEIV(GX)"||intended_device_family===="cycloneiv(gx)"||intended_device_family===="Cyclone III GX"||intended_device_family===="CYCLONE III GX"||intended_device_family===="cyclone iii gx"||intended_device_family===="CycloneIII GX"||intended_device_family===="CYCLONEIII GX"||intended_device_family===="cycloneiii gx"||intended_device_family===="Cyclone IIIGX"||intended_device_family===="CYCLONE IIIGX"||intended_device_family===="cyclone iiigx"||intended_device_family===="CycloneIIIGX"||intended_device_family===="CYCLONEIIIGX"||intended_device_family===="cycloneiiigx"||intended_device_family===="Cyclone III GL"||intended_device_family===="CYCLONE III GL"||intended_device_family===="cyclone iii gl"||intended_device_family===="CycloneIII GL"||intended_device_family===="CYCLONEIII GL"||intended_device_family===="cycloneiii gl"||intended_device_family===="Cyclone IIIGL"||intended_device_family===="CYCLONE IIIGL"||intended_device_family===="cyclone iiigl"||intended_device_family===="CycloneIIIGL"||intended_device_family===="CYCLONEIIIGL"||intended_device_family===="cycloneiiigl"||intended_device_family===="Stingray"||intended_device_family===="STINGRAY"||intended_device_family===="stingray"||intended_device_family===="Cyclone IV E"||intended_device_family===="CYCLONE IV E"||intended_device_family===="cyclone iv e"||intended_device_family===="CycloneIV E"||intended_device_family===="CYCLONEIV E"||intended_device_family===="cycloneiv e"||intended_device_family===="Cyclone IVE"||intended_device_family===="CYCLONE IVE"||intended_device_family===="cyclone ive"||intended_device_family===="CycloneIVE"||intended_device_family===="CYCLONEIVE"||intended_device_family===="cycloneive"?1::0
G FAMILY_HAS_STRATIXIII_STYLE_RAM vector  = intended_device_family===="Stratix III"||intended_device_family===="STRATIX III"||intended_device_family===="stratix iii"||intended_device_family===="StratixIII"||intended_device_family===="STRATIXIII"||intended_device_family===="stratixiii"||intended_device_family===="Titan"||intended_device_family===="TITAN"||intended_device_family===="titan"||intended_device_family===="SIII"||intended_device_family===="siii"||intended_device_family===="Stratix IV"||intended_device_family===="STRATIX IV"||intended_device_family===="stratix iv"||intended_device_family===="TGX"||intended_device_family===="tgx"||intended_device_family===="StratixIV"||intended_device_family===="STRATIXIV"||intended_device_family===="stratixiv"||intended_device_family===="Stratix IV (GT)"||intended_device_family===="STRATIX IV (GT)"||intended_device_family===="stratix iv (gt)"||intended_device_family===="Stratix IV (GX)"||intended_device_family===="STRATIX IV (GX)"||intended_device_family===="stratix iv (gx)"||intended_device_family===="Stratix IV (E)"||intended_device_family===="STRATIX IV (E)"||intended_device_family===="stratix iv (e)"||intended_device_family===="StratixIV(GT)"||intended_device_family===="STRATIXIV(GT)"||intended_device_family===="stratixiv(gt)"||intended_device_family===="StratixIV(GX)"||intended_device_family===="STRATIXIV(GX)"||intended_device_family===="stratixiv(gx)"||intended_device_family===="StratixIV(E)"||intended_device_family===="STRATIXIV(E)"||intended_device_family===="stratixiv(e)"||intended_device_family===="StratixIIIGX"||intended_device_family===="STRATIXIIIGX"||intended_device_family===="stratixiiigx"||intended_device_family===="Stratix IV (GT/GX/E)"||intended_device_family===="STRATIX IV (GT/GX/E)"||intended_device_family===="stratix iv (gt/gx/e)"||intended_device_family===="Stratix IV (GT/E/GX)"||intended_device_family===="STRATIX IV (GT/E/GX)"||intended_device_family===="stratix iv (gt/e/gx)"||intended_device_family===="Stratix IV (E/GT/GX)"||intended_device_family===="STRATIX IV (E/GT/GX)"||intended_device_family===="stratix iv (e/gt/gx)"||intended_device_family===="Stratix IV (E/GX/GT)"||intended_device_family===="STRATIX IV (E/GX/GT)"||intended_device_family===="stratix iv (e/gx/gt)"||intended_device_family===="StratixIV(GT/GX/E)"||intended_device_family===="STRATIXIV(GT/GX/E)"||intended_device_family===="stratixiv(gt/gx/e)"||intended_device_family===="StratixIV(GT/E/GX)"||intended_device_family===="STRATIXIV(GT/E/GX)"||intended_device_family===="stratixiv(gt/e/gx)"||intended_device_family===="StratixIV(E/GX/GT)"||intended_device_family===="STRATIXIV(E/GX/GT)"||intended_device_family===="stratixiv(e/gx/gt)"||intended_device_family===="StratixIV(E/GT/GX)"||intended_device_family===="STRATIXIV(E/GT/GX)"||intended_device_family===="stratixiv(e/gt/gx)"||intended_device_family===="Stratix IV (GX/E)"||intended_device_family===="STRATIX IV (GX/E)"||intended_device_family===="stratix iv (gx/e)"||intended_device_family===="StratixIV(GX/E)"||intended_device_family===="STRATIXIV(GX/E)"||intended_device_family===="stratixiv(gx/e)"||intended_device_family===="Arria II GX"||intended_device_family===="ARRIA II GX"||intended_device_family===="arria ii gx"||intended_device_family===="ArriaIIGX"||intended_device_family===="ARRIAIIGX"||intended_device_family===="arriaiigx"||intended_device_family===="Arria IIGX"||intended_device_family===="ARRIA IIGX"||intended_device_family===="arria iigx"||intended_device_family===="ArriaII GX"||intended_device_family===="ARRIAII GX"||intended_device_family===="arriaii gx"||intended_device_family===="Arria II"||intended_device_family===="ARRIA II"||intended_device_family===="arria ii"||intended_device_family===="ArriaII"||intended_device_family===="ARRIAII"||intended_device_family===="arriaii"||intended_device_family===="Arria II (GX/E)"||intended_device_family===="ARRIA II (GX/E)"||intended_device_family===="arria ii (gx/e)"||intended_device_family===="ArriaII(GX/E)"||intended_device_family===="ARRIAII(GX/E)"||intended_device_family===="arriaii(gx/e)"||intended_device_family===="PIRANHA"||intended_device_family===="piranha"||intended_device_family===="HardCopy IV"||intended_device_family===="HARDCOPY IV"||intended_device_family===="hardcopy iv"||intended_device_family===="HardCopyIV"||intended_device_family===="HARDCOPYIV"||intended_device_family===="hardcopyiv"||intended_device_family===="HardCopy IV (GX)"||intended_device_family===="HARDCOPY IV (GX)"||intended_device_family===="hardcopy iv (gx)"||intended_device_family===="HardCopy IV (E)"||intended_device_family===="HARDCOPY IV (E)"||intended_device_family===="hardcopy iv (e)"||intended_device_family===="HardCopyIV(GX)"||intended_device_family===="HARDCOPYIV(GX)"||intended_device_family===="hardcopyiv(gx)"||intended_device_family===="HardCopyIV(E)"||intended_device_family===="HARDCOPYIV(E)"||intended_device_family===="hardcopyiv(e)"||intended_device_family===="HCXIV"||intended_device_family===="hcxiv"||intended_device_family===="HardCopy IV (GX/E)"||intended_device_family===="HARDCOPY IV (GX/E)"||intended_device_family===="hardcopy iv (gx/e)"||intended_device_family===="HardCopy IV (E/GX)"||intended_device_family===="HARDCOPY IV (E/GX)"||intended_device_family===="hardcopy iv (e/gx)"||intended_device_family===="HardCopyIV(GX/E)"||intended_device_family===="HARDCOPYIV(GX/E)"||intended_device_family===="hardcopyiv(gx/e)"||intended_device_family===="HardCopyIV(E/GX)"||intended_device_family===="HARDCOPYIV(E/GX)"||intended_device_family===="hardcopyiv(e/gx)"||intended_device_family===="HardCopy IV"||intended_device_family===="HARDCOPY IV"||intended_device_family===="hardcopy iv"||intended_device_family===="HardCopyIV"||intended_device_family===="HARDCOPYIV"||intended_device_family===="hardcopyiv"||intended_device_family===="HardCopy IV (GX)"||intended_device_family===="HARDCOPY IV (GX)"||intended_device_family===="hardcopy iv (gx)"||intended_device_family===="HardCopy IV (E)"||intended_device_family===="HARDCOPY IV (E)"||intended_device_family===="hardcopy iv (e)"||intended_device_family===="HardCopyIV(GX)"||intended_device_family===="HARDCOPYIV(GX)"||intended_device_family===="hardcopyiv(gx)"||intended_device_family===="HardCopyIV(E)"||intended_device_family===="HARDCOPYIV(E)"||intended_device_family===="hardcopyiv(e)"||intended_device_family===="HCXIV"||intended_device_family===="hcxiv"||intended_device_family===="HardCopy IV (GX/E)"||intended_device_family===="HARDCOPY IV (GX/E)"||intended_device_family===="hardcopy iv (gx/e)"||intended_device_family===="HardCopy IV (E/GX)"||intended_device_family===="HARDCOPY IV (E/GX)"||intended_device_family===="hardcopy iv (e/gx)"||intended_device_family===="HardCopyIV(GX/E)"||intended_device_family===="HARDCOPYIV(GX/E)"||intended_device_family===="hardcopyiv(gx/e)"||intended_device_family===="HardCopyIV(E/GX)"||intended_device_family===="HARDCOPYIV(E/GX)"||intended_device_family===="hardcopyiv(e/gx)"||intended_device_family===="Stratix V"||intended_device_family===="STRATIX V"||intended_device_family===="stratix v"||intended_device_family===="StratixV"||intended_device_family===="STRATIXV"||intended_device_family===="stratixv"||intended_device_family===="Stratix V (GS)"||intended_device_family===="STRATIX V (GS)"||intended_device_family===="stratix v (gs)"||intended_device_family===="StratixV(GS)"||intended_device_family===="STRATIXV(GS)"||intended_device_family===="stratixv(gs)"||intended_device_family===="Stratix V (GT)"||intended_device_family===="STRATIX V (GT)"||intended_device_family===="stratix v (gt)"||intended_device_family===="StratixV(GT)"||intended_device_family===="STRATIXV(GT)"||intended_device_family===="stratixv(gt)"||intended_device_family===="Stratix V (GX)"||intended_device_family===="STRATIX V (GX)"||intended_device_family===="stratix v (gx)"||intended_device_family===="StratixV(GX)"||intended_device_family===="STRATIXV(GX)"||intended_device_family===="stratixv(gx)"||intended_device_family===="Stratix V (GS/GX)"||intended_device_family===="STRATIX V (GS/GX)"||intended_device_family===="stratix v (gs/gx)"||intended_device_family===="StratixV(GS/GX)"||intended_device_family===="STRATIXV(GS/GX)"||intended_device_family===="stratixv(gs/gx)"||intended_device_family===="Stratix V (GS/GT)"||intended_device_family===="STRATIX V (GS/GT)"||intended_device_family===="stratix v (gs/gt)"||intended_device_family===="StratixV(GS/GT)"||intended_device_family===="STRATIXV(GS/GT)"||intended_device_family===="stratixv(gs/gt)"||intended_device_family===="Stratix V (GT/GX)"||intended_device_family===="STRATIX V (GT/GX)"||intended_device_family===="stratix v (gt/gx)"||intended_device_family===="StratixV(GT/GX)"||intended_device_family===="STRATIXV(GT/GX)"||intended_device_family===="stratixv(gt/gx)"||intended_device_family===="Stratix V (GX/GS)"||intended_device_family===="STRATIX V (GX/GS)"||intended_device_family===="stratix v (gx/gs)"||intended_device_family===="StratixV(GX/GS)"||intended_device_family===="STRATIXV(GX/GS)"||intended_device_family===="stratixv(gx/gs)"||intended_device_family===="Stratix V (GT/GS)"||intended_device_family===="STRATIX V (GT/GS)"||intended_device_family===="stratix v (gt/gs)"||intended_device_family===="StratixV(GT/GS)"||intended_device_family===="STRATIXV(GT/GS)"||intended_device_family===="stratixv(gt/gs)"||intended_device_family===="Stratix V (GX/GT)"||intended_device_family===="STRATIX V (GX/GT)"||intended_device_family===="stratix v (gx/gt)"||intended_device_family===="StratixV(GX/GT)"||intended_device_family===="STRATIXV(GX/GT)"||intended_device_family===="stratixv(gx/gt)"||intended_device_family===="Stratix V (GS/GT/GX)"||intended_device_family===="STRATIX V (GS/GT/GX)"||intended_device_family===="stratix v (gs/gt/gx)"||intended_device_family===="Stratix V (GS/GX/GT)"||intended_device_family===="STRATIX V (GS/GX/GT)"||intended_device_family===="stratix v (gs/gx/gt)"||intended_device_family===="Stratix V (GT/GS/GX)"||intended_device_family===="STRATIX V (GT/GS/GX)"||intended_device_family===="stratix v (gt/gs/gx)"||intended_device_family===="Stratix V (GT/GX/GS)"||intended_device_family===="STRATIX V (GT/GX/GS)"||intended_device_family===="stratix v (gt/gx/gs)"||intended_device_family===="Stratix V (GX/GS/GT)"||intended_device_family===="STRATIX V (GX/GS/GT)"||intended_device_family===="stratix v (gx/gs/gt)"||intended_device_family===="Stratix V (GX/GT/GS)"||intended_device_family===="STRATIX V (GX/GT/GS)"||intended_device_family===="stratix v (gx/gt/gs)"||intended_device_family===="StratixV(GS/GT/GX)"||intended_device_family===="STRATIXV(GS/GT/GX)"||intended_device_family===="stratixv(gs/gt/gx)"||intended_device_family===="StratixV(GS/GX/GT)"||intended_device_family===="STRATIXV(GS/GX/GT)"||intended_device_family===="stratixv(gs/gx/gt)"||intended_device_family===="StratixV(GT/GS/GX)"||intended_device_family===="STRATIXV(GT/GS/GX)"||intended_device_family===="stratixv(gt/gs/gx)"||intended_device_family===="StratixV(GT/GX/GS)"||intended_device_family===="STRATIXV(GT/GX/GS)"||intended_device_family===="stratixv(gt/gx/gs)"||intended_device_family===="StratixV(GX/GS/GT)"||intended_device_family===="STRATIXV(GX/GS/GT)"||intended_device_family===="stratixv(gx/gs/gt)"||intended_device_family===="StratixV(GX/GT/GS)"||intended_device_family===="STRATIXV(GX/GT/GS)"||intended_device_family===="stratixv(gx/gt/gs)"||intended_device_family===="Arria V"||intended_device_family===="ARRIA V"||intended_device_family===="arria v"||intended_device_family===="ArriaV"||intended_device_family===="ARRIAV"||intended_device_family===="arriav"||intended_device_family===="Cyclone V"||intended_device_family===="CYCLONE V"||intended_device_family===="cyclone v"||intended_device_family===="CycloneV"||intended_device_family===="CYCLONEV"||intended_device_family===="cyclonev"||intended_device_family===="Arria II GZ"||intended_device_family===="ARRIA II GZ"||intended_device_family===="arria ii gz"||intended_device_family===="ArriaII GZ"||intended_device_family===="ARRIAII GZ"||intended_device_family===="arriaii gz"||intended_device_family===="Arria IIGZ"||intended_device_family===="ARRIA IIGZ"||intended_device_family===="arria iigz"||intended_device_family===="ArriaIIGZ"||intended_device_family===="ARRIAIIGZ"||intended_device_family===="arriaiigz"||intended_device_family===="HardCopy III"||intended_device_family===="HARDCOPY III"||intended_device_family===="hardcopy iii"||intended_device_family===="HardCopyIII"||intended_device_family===="HARDCOPYIII"||intended_device_family===="hardcopyiii"||intended_device_family===="HCX"||intended_device_family===="hcx"||intended_device_family===="HardCopy III"||intended_device_family===="HARDCOPY III"||intended_device_family===="hardcopy iii"||intended_device_family===="HardCopyIII"||intended_device_family===="HARDCOPYIII"||intended_device_family===="hardcopyiii"||intended_device_family===="HCX"||intended_device_family===="hcx"||intended_device_family===="Cyclone III"||intended_device_family===="CYCLONE III"||intended_device_family===="cyclone iii"||intended_device_family===="CycloneIII"||intended_device_family===="CYCLONEIII"||intended_device_family===="cycloneiii"||intended_device_family===="Barracuda"||intended_device_family===="BARRACUDA"||intended_device_family===="barracuda"||intended_device_family===="Cuda"||intended_device_family===="CUDA"||intended_device_family===="cuda"||intended_device_family===="CIII"||intended_device_family===="ciii"||intended_device_family===="Cyclone III LS"||intended_device_family===="CYCLONE III LS"||intended_device_family===="cyclone iii ls"||intended_device_family===="CycloneIIILS"||intended_device_family===="CYCLONEIIILS"||intended_device_family===="cycloneiiils"||intended_device_family===="Cyclone III LPS"||intended_device_family===="CYCLONE III LPS"||intended_device_family===="cyclone iii lps"||intended_device_family===="Cyclone LPS"||intended_device_family===="CYCLONE LPS"||intended_device_family===="cyclone lps"||intended_device_family===="CycloneLPS"||intended_device_family===="CYCLONELPS"||intended_device_family===="cyclonelps"||intended_device_family===="Tarpon"||intended_device_family===="TARPON"||intended_device_family===="tarpon"||intended_device_family===="Cyclone IIIE"||intended_device_family===="CYCLONE IIIE"||intended_device_family===="cyclone iiie"||intended_device_family===="Cyclone IV GX"||intended_device_family===="CYCLONE IV GX"||intended_device_family===="cyclone iv gx"||intended_device_family===="Cyclone IVGX"||intended_device_family===="CYCLONE IVGX"||intended_device_family===="cyclone ivgx"||intended_device_family===="CycloneIV GX"||intended_device_family===="CYCLONEIV GX"||intended_device_family===="cycloneiv gx"||intended_device_family===="CycloneIVGX"||intended_device_family===="CYCLONEIVGX"||intended_device_family===="cycloneivgx"||intended_device_family===="Cyclone IV"||intended_device_family===="CYCLONE IV"||intended_device_family===="cyclone iv"||intended_device_family===="CycloneIV"||intended_device_family===="CYCLONEIV"||intended_device_family===="cycloneiv"||intended_device_family===="Cyclone IV (GX)"||intended_device_family===="CYCLONE IV (GX)"||intended_device_family===="cyclone iv (gx)"||intended_device_family===="CycloneIV(GX)"||intended_device_family===="CYCLONEIV(GX)"||intended_device_family===="cycloneiv(gx)"||intended_device_family===="Cyclone III GX"||intended_device_family===="CYCLONE III GX"||intended_device_family===="cyclone iii gx"||intended_device_family===="CycloneIII GX"||intended_device_family===="CYCLONEIII GX"||intended_device_family===="cycloneiii gx"||intended_device_family===="Cyclone IIIGX"||intended_device_family===="CYCLONE IIIGX"||intended_device_family===="cyclone iiigx"||intended_device_family===="CycloneIIIGX"||intended_device_family===="CYCLONEIIIGX"||intended_device_family===="cycloneiiigx"||intended_device_family===="Cyclone III GL"||intended_device_family===="CYCLONE III GL"||intended_device_family===="cyclone iii gl"||intended_device_family===="CycloneIII GL"||intended_device_family===="CYCLONEIII GL"||intended_device_family===="cycloneiii gl"||intended_device_family===="Cyclone IIIGL"||intended_device_family===="CYCLONE IIIGL"||intended_device_family===="cyclone iiigl"||intended_device_family===="CycloneIIIGL"||intended_device_family===="CYCLONEIIIGL"||intended_device_family===="cycloneiiigl"||intended_device_family===="Stingray"||intended_device_family===="STINGRAY"||intended_device_family===="stingray"||intended_device_family===="Cyclone IV GX"||intended_device_family===="CYCLONE IV GX"||intended_device_family===="cyclone iv gx"||intended_device_family===="Cyclone IVGX"||intended_device_family===="CYCLONE IVGX"||intended_device_family===="cyclone ivgx"||intended_device_family===="CycloneIV GX"||intended_device_family===="CYCLONEIV GX"||intended_device_family===="cycloneiv gx"||intended_device_family===="CycloneIVGX"||intended_device_family===="CYCLONEIVGX"||intended_device_family===="cycloneivgx"||intended_device_family===="Cyclone IV"||intended_device_family===="CYCLONE IV"||intended_device_family===="cyclone iv"||intended_device_family===="CycloneIV"||intended_device_family===="CYCLONEIV"||intended_device_family===="cycloneiv"||intended_device_family===="Cyclone IV (GX)"||intended_device_family===="CYCLONE IV (GX)"||intended_device_family===="cyclone iv (gx)"||intended_device_family===="CycloneIV(GX)"||intended_device_family===="CYCLONEIV(GX)"||intended_device_family===="cycloneiv(gx)"||intended_device_family===="Cyclone III GX"||intended_device_family===="CYCLONE III GX"||intended_device_family===="cyclone iii gx"||intended_device_family===="CycloneIII GX"||intended_device_family===="CYCLONEIII GX"||intended_device_family===="cycloneiii gx"||intended_device_family===="Cyclone IIIGX"||intended_device_family===="CYCLONE IIIGX"||intended_device_family===="cyclone iiigx"||intended_device_family===="CycloneIIIGX"||intended_device_family===="CYCLONEIIIGX"||intended_device_family===="cycloneiiigx"||intended_device_family===="Cyclone III GL"||intended_device_family===="CYCLONE III GL"||intended_device_family===="cyclone iii gl"||intended_device_family===="CycloneIII GL"||intended_device_family===="CYCLONEIII GL"||intended_device_family===="cycloneiii gl"||intended_device_family===="Cyclone IIIGL"||intended_device_family===="CYCLONE IIIGL"||intended_device_family===="cyclone iiigl"||intended_device_family===="CycloneIIIGL"||intended_device_family===="CYCLONEIIIGL"||intended_device_family===="cycloneiiigl"||intended_device_family===="Stingray"||intended_device_family===="STINGRAY"||intended_device_family===="stingray"||intended_device_family===="Cyclone IV E"||intended_device_family===="CYCLONE IV E"||intended_device_family===="cyclone iv e"||intended_device_family===="CycloneIV E"||intended_device_family===="CYCLONEIV E"||intended_device_family===="cycloneiv e"||intended_device_family===="Cyclone IVE"||intended_device_family===="CYCLONE IVE"||intended_device_family===="cyclone ive"||intended_device_family===="CycloneIVE"||intended_device_family===="CYCLONEIVE"||intended_device_family===="cycloneive"?1::0
G WRITE_SIDE_SYNCHRONIZERS vector  = wrsync_delaypipe!==0?wrsync_delaypipe::(FAMILY_HAS_STRATIXII_STYLE_RAM====1||FAMILY_HAS_STRATIXIII_STYLE_RAM====1)&&clocks_are_synchronized===="FALSE"?4::3
G READ_SIDE_SYNCHRONIZERS vector  = rdsync_delaypipe!==0?rdsync_delaypipe::(FAMILY_HAS_STRATIXII_STYLE_RAM====1||FAMILY_HAS_STRATIXIII_STYLE_RAM====1)&&clocks_are_synchronized===="FALSE"?4::3
P data _in wire[lpm_width-1:0]
V data - - - -
P rdclk _in wire
V rdclk - - - -
P wrclk _in wire
V wrclk - - - -
P aclr _in tri0
V aclr - - - -
P rdreq _in wire
V rdreq - - - -
P wrreq _in wire
V wrreq - - - -
P rdfull _out wire
V rdfull - - - -
P wrfull _out wire
V wrfull - - - -
P rdempty _out wire
V rdempty - - - -
P wrempty _out wire
V wrempty - - - -
P rdusedw _out wire[lpm_widthu_r-1:0]
V rdusedw - - - -
P wrusedw _out wire[lpm_widthu-1:0]
V wrusedw - - - -
P q _out wire[lpm_width_r-1:0]
V q - - - -
IIM dcfifo_low_latency ALTERA_DEVICE_FAMILIES ALTERA_MF_HINT_EVALUATION dcfifo_dffpipe 
I ALTERA_DEVICE_FAMILIES dev 
I dcfifo_low_latency LOWLATENCY 
X dcfifo_mixed_widths
E dcfifo VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G lpm_width integer  = 1
G lpm_widthu integer  = 1
G lpm_numwords integer  = 2
G delay_rdusedw integer  = 1
G delay_wrusedw integer  = 1
G rdsync_delaypipe integer  = 0
G wrsync_delaypipe integer  = 0
G intended_device_family string  = "Stratix"
G lpm_showahead string  = "OFF"
G underflow_checking string  = "ON"
G overflow_checking string  = "ON"
G clocks_are_synchronized string  = "FALSE"
G use_eab string  = "ON"
G add_ram_output_register string  = "OFF"
G lpm_hint string  = "USE_EAB==ON"
G lpm_type string  = "dcfifo"
G add_usedw_msb_bit string  = "OFF"
G read_aclr_synch string  = "OFF"
G write_aclr_synch string  = "OFF"
G add_width integer  = 1
G ram_block_type string  = "AUTO"
P data _in wire[lpm_width-1:0]
V data - - - -
P rdclk _in wire
V rdclk - - - -
P wrclk _in wire
V wrclk - - - -
P aclr _in tri0
V aclr - - - -
P rdreq _in wire
V rdreq - - - -
P wrreq _in wire
V wrreq - - - -
P rdfull _out wire
V rdfull - - - -
P wrfull _out wire
V wrfull - - - -
P rdempty _out wire
V rdempty - - - -
P wrempty _out wire
V wrempty - - - -
P rdusedw _out wire[lpm_widthu-1:0]
V rdusedw - - - -
P wrusedw _out wire[lpm_widthu-1:0]
V wrusedw - - - -
P q _out wire[lpm_width-1:0]
V q - - - -
IIM dcfifo_mixed_widths ALTERA_DEVICE_FAMILIES dcfifo_low_latency ALTERA_MF_HINT_EVALUATION dcfifo_dffpipe dcfifo_sync dcfifo_async dcfifo_fefifo 
I dcfifo_mixed_widths DCFIFO_MW 
X dcfifo
E altaccumulate VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G width_in integer  = 4
G width_out integer  = 8
G lpm_representation string  = "UNSIGNED"
G extra_latency integer  = 0
G use_wys string  = "ON"
G lpm_hint string  = "UNUSED"
G lpm_type string  = "altaccumulate"
P cin _in wire
V cin - - - -
P data _in wire[width_in-1:0]
V data - - - -
P add_sub _in wire
V add_sub - - - -
P clock _in wire
V clock - - - -
P sload _in wire
V sload - - - -
P clken _in wire
V clken - - - -
P sign_data _in wire
V sign_data - - - -
P aclr _in wire
V aclr - - - -
P result _out wire[width_out-1:0]
V result - - - -
P cout _out wire
V cout - - - -
P overflow _out wire
V overflow - - - -
X altaccumulate
E altmult_accum VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G width_a integer  = 2
G width_b integer  = 2
G width_c integer  = 22
G width_result integer  = 5
G number_of_multipliers integer  = 1
G input_reg_a string  = "CLOCK0"
G input_aclr_a string  = "ACLR3"
G multiplier1_direction string  = "UNUSED"
G multiplier3_direction string  = "UNUSED"
G input_reg_b string  = "CLOCK0"
G input_aclr_b string  = "ACLR3"
G port_addnsub string  = "PORT_CONNECTIVITY"
G addnsub_reg string  = "CLOCK0"
G addnsub_aclr string  = "ACLR3"
G addnsub_pipeline_reg string  = "CLOCK0"
G addnsub_pipeline_aclr string  = "ACLR3"
G accum_direction string  = "ADD"
G accum_sload_reg string  = "CLOCK0"
G accum_sload_aclr string  = "ACLR3"
G accum_sload_pipeline_reg string  = "CLOCK0"
G accum_sload_pipeline_aclr string  = "ACLR3"
G representation_a string  = "UNSIGNED"
G port_signa string  = "PORT_CONNECTIVITY"
G sign_reg_a string  = "CLOCK0"
G sign_aclr_a string  = "ACLR3"
G sign_pipeline_reg_a string  = "CLOCK0"
G sign_pipeline_aclr_a string  = "ACLR3"
G port_signb string  = "PORT_CONNECTIVITY"
G representation_b string  = "UNSIGNED"
G sign_reg_b string  = "CLOCK0"
G sign_aclr_b string  = "ACLR3"
G sign_pipeline_reg_b string  = "CLOCK0"
G sign_pipeline_aclr_b string  = "ACLR3"
G multiplier_reg string  = "CLOCK0"
G multiplier_aclr string  = "ACLR3"
G output_reg string  = "CLOCK0"
G output_aclr string  = "ACLR3"
G lpm_type string  = "altmult_accum"
G lpm_hint string  = "UNUSED"
G extra_multiplier_latency integer  = 0
G extra_accumulator_latency integer  = 0
G dedicated_multiplier_circuitry string  = "AUTO"
G dsp_block_balancing string  = "AUTO"
G intended_device_family string  = "Stratix"
G accum_round_aclr string  = "ACLR3"
G accum_round_pipeline_aclr string  = "ACLR3"
G accum_round_pipeline_reg string  = "CLOCK0"
G accum_round_reg string  = "CLOCK0"
G accum_saturation_aclr string  = "ACLR3"
G accum_saturation_pipeline_aclr string  = "ACLR3"
G accum_saturation_pipeline_reg string  = "CLOCK0"
G accum_saturation_reg string  = "CLOCK0"
G accum_sload_upper_data_aclr string  = "ACLR3"
G accum_sload_upper_data_pipeline_aclr string  = "ACLR3"
G accum_sload_upper_data_pipeline_reg string  = "CLOCK0"
G accum_sload_upper_data_reg string  = "CLOCK0"
G mult_round_aclr string  = "ACLR3"
G mult_round_reg string  = "CLOCK0"
G mult_saturation_aclr string  = "ACLR3"
G mult_saturation_reg string  = "CLOCK0"
G input_source_a string  = "DATAA"
G input_source_b string  = "DATAB"
G width_upper_data integer  = 1
G multiplier_rounding string  = "NO"
G multiplier_saturation string  = "NO"
G accumulator_rounding string  = "NO"
G accumulator_saturation string  = "NO"
G port_mult_is_saturated string  = "UNUSED"
G port_accum_is_saturated string  = "UNUSED"
G int_width_a vector  = multiplier_saturation===="NO"&&multiplier_rounding===="NO"&&accumulator_saturation===="NO"&&accumulator_rounding===="NO"?width_a::18
G int_width_b vector  = multiplier_saturation===="NO"&&multiplier_rounding===="NO"&&accumulator_saturation===="NO"&&accumulator_rounding===="NO"?width_b::18
G int_width_result vector  = multiplier_saturation===="NO"&&multiplier_rounding===="NO"&&accumulator_saturation===="NO"&&accumulator_rounding===="NO"?int_width_a+int_width_b-1>>width_result?int_width_a+int_width_b-1::width_result::int_width_a+int_width_b-1>>52?int_width_a+int_width_b-1::52
G int_extra_width vector  = multiplier_saturation===="NO"&&multiplier_rounding===="NO"&&accumulator_saturation===="NO"&&accumulator_rounding===="NO"?0::int_width_a+int_width_b-width_a-width_b
G diff_width_a vector  = int_width_a>>width_a?int_width_a-width_a::1
G diff_width_b vector  = int_width_b>>width_b?int_width_b-width_b::1
G sat_for_ini vector  = multiplier_saturation===="NO"&&accumulator_saturation===="NO"?0::int_width_a+int_width_b-34
G mult_round_for_ini vector  = multiplier_rounding===="NO"?0::int_width_a+int_width_b-18
G bits_to_round vector  = multiplier_rounding===="NO"&&accumulator_rounding===="NO"?0::int_width_a+int_width_b-18
G sload_for_limit vector  = width_result<<width_upper_data?width_result+int_extra_width::width_upper_data
G accum_sat_for_limit vector  = accumulator_saturation===="NO"?int_width_result-1::int_width_a+int_width_b-33
G int_width_extra_bit vector  = int_width_result-int_width_a-int_width_b>>0?int_width_result-int_width_a-int_width_b::0
G preadder_mode string  = "SIMPLE"
G loadconst_value integer  = 0
G width_coef integer  = 0
G loadconst_control_register string  = "CLOCK0"
G loadconst_control_aclr string  = "ACLR0"
G coefsel0_register string  = "CLOCK0"
G coefsel1_register string  = "CLOCK0"
G coefsel2_register string  = "CLOCK0"
G coefsel3_register string  = "CLOCK0"
G coefsel0_aclr string  = "ACLR0"
G coefsel1_aclr string  = "ACLR0"
G coefsel2_aclr string  = "ACLR0"
G coefsel3_aclr string  = "ACLR0"
G preadder_direction_0 string  = "ADD"
G preadder_direction_1 string  = "ADD"
G preadder_direction_2 string  = "ADD"
G preadder_direction_3 string  = "ADD"
G systolic_delay1 string  = "UNREGISTERED"
G systolic_delay3 string  = "UNREGISTERED"
G systolic_aclr1 string  = "NONE"
G systolic_aclr3 string  = "NONE"
G coef0_0 integer  = 0
G coef0_1 integer  = 0
G coef0_2 integer  = 0
G coef0_3 integer  = 0
G coef0_4 integer  = 0
G coef0_5 integer  = 0
G coef0_6 integer  = 0
G coef0_7 integer  = 0
G coef1_0 integer  = 0
G coef1_1 integer  = 0
G coef1_2 integer  = 0
G coef1_3 integer  = 0
G coef1_4 integer  = 0
G coef1_5 integer  = 0
G coef1_6 integer  = 0
G coef1_7 integer  = 0
G coef2_0 integer  = 0
G coef2_1 integer  = 0
G coef2_2 integer  = 0
G coef2_3 integer  = 0
G coef2_4 integer  = 0
G coef2_5 integer  = 0
G coef2_6 integer  = 0
G coef2_7 integer  = 0
G coef3_0 integer  = 0
G coef3_1 integer  = 0
G coef3_2 integer  = 0
G coef3_3 integer  = 0
G coef3_4 integer  = 0
G coef3_5 integer  = 0
G coef3_6 integer  = 0
G coef3_7 integer  = 0
P dataa _in tri0[width_a-1:0]
V dataa - - - -
P datab _in tri0[width_b-1:0]
V datab - - - -
P datac _in wire[width_c-1:0]
V datac - - - -
P scanina _in tri0[width_a-1:0]
V scanina - - - -
P scaninb _in tri0[width_b-1:0]
V scaninb - - - -
P sourcea _in tri0
V sourcea - - - -
P sourceb _in tri0
V sourceb - - - -
P accum_sload_upper_data _in wire[width_result-1:width_result-width_upper_data]
V accum_sload_upper_data - - - -
P addnsub _in wire
V addnsub - - - -
P accum_sload _in wire
V accum_sload - - - -
P signa _in wire
V signa - - - -
P signb _in wire
V signb - - - -
P clock0 _in wire
V clock0 - - - -
P clock1 _in wire
V clock1 - - - -
P clock2 _in wire
V clock2 - - - -
P clock3 _in wire
V clock3 - - - -
P ena0 _in tri1
V ena0 - - - -
P ena1 _in tri1
V ena1 - - - -
P ena2 _in tri1
V ena2 - - - -
P ena3 _in tri1
V ena3 - - - -
P aclr0 _in tri0
V aclr0 - - - -
P aclr1 _in tri0
V aclr1 - - - -
P aclr2 _in tri0
V aclr2 - - - -
P aclr3 _in tri0
V aclr3 - - - -
P result _out reg[width_result-1:0]
V result - - - -
P overflow _out reg
V overflow - - - -
P scanouta _out wire[width_a-1:0]
V scanouta - - - -
P scanoutb _out wire[width_b-1:0]
V scanoutb - - - -
P mult_round _in tri0
V mult_round - - - -
P mult_saturation _in tri0
V mult_saturation - - - -
P accum_round _in tri0
V accum_round - - - -
P accum_saturation _in tri0
V accum_saturation - - - -
P mult_is_saturated _out wire
V mult_is_saturated - - - -
P accum_is_saturated _out wire
V accum_is_saturated - - - -
P coefsel0 _in wire[2:0]
V coefsel0 - - - -
P coefsel1 _in wire[2:0]
V coefsel1 - - - -
P coefsel2 _in wire[2:0]
V coefsel2 - - - -
P coefsel3 _in wire[2:0]
V coefsel3 - - - -
I ALTERA_DEVICE_FAMILIES dev 
X altmult_accum
E altmult_add VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G width_a integer  = 16
G width_b integer  = 16
G width_c integer  = 22
G width_result integer  = 34
G number_of_multipliers integer  = 1
G lpm_type string  = "altmult_add"
G lpm_hint string  = "UNUSED"
G multiplier1_direction string  = "UNUSED"
G multiplier3_direction string  = "UNUSED"
G input_register_a0 string  = "CLOCK0"
G input_aclr_a0 string  = "ACLR3"
G input_source_a0 string  = "DATAA"
G input_register_a1 string  = "CLOCK0"
G input_aclr_a1 string  = "ACLR3"
G input_source_a1 string  = "DATAA"
G input_register_a2 string  = "CLOCK0"
G input_aclr_a2 string  = "ACLR3"
G input_source_a2 string  = "DATAA"
G input_register_a3 string  = "CLOCK0"
G input_aclr_a3 string  = "ACLR3"
G input_source_a3 string  = "DATAA"
G port_signa string  = "PORT_CONNECTIVITY"
G representation_a string  = "UNSIGNED"
G signed_register_a string  = "CLOCK0"
G signed_aclr_a string  = "ACLR3"
G signed_pipeline_register_a string  = "CLOCK0"
G signed_pipeline_aclr_a string  = "ACLR3"
G scanouta_register string  = "UNREGISTERED"
G scanouta_aclr string  = "NONE"
G input_register_b0 string  = "CLOCK0"
G input_aclr_b0 string  = "ACLR3"
G input_source_b0 string  = "DATAB"
G input_register_b1 string  = "CLOCK0"
G input_aclr_b1 string  = "ACLR3"
G input_source_b1 string  = "DATAB"
G input_register_b2 string  = "CLOCK0"
G input_aclr_b2 string  = "ACLR3"
G input_source_b2 string  = "DATAB"
G input_register_b3 string  = "CLOCK0"
G input_aclr_b3 string  = "ACLR3"
G input_source_b3 string  = "DATAB"
G port_signb string  = "PORT_CONNECTIVITY"
G representation_b string  = "UNSIGNED"
G signed_register_b string  = "CLOCK0"
G signed_aclr_b string  = "ACLR3"
G signed_pipeline_register_b string  = "CLOCK0"
G signed_pipeline_aclr_b string  = "ACLR3"
G input_register_c0 string  = "CLOCK0"
G input_aclr_c0 string  = "ACLR0"
G input_register_c1 string  = "CLOCK0"
G input_aclr_c1 string  = "ACLR0"
G input_register_c2 string  = "CLOCK0"
G input_aclr_c2 string  = "ACLR0"
G input_register_c3 string  = "CLOCK0"
G input_aclr_c3 string  = "ACLR0"
G multiplier_register0 string  = "CLOCK0"
G multiplier_aclr0 string  = "ACLR3"
G multiplier_register1 string  = "CLOCK0"
G multiplier_aclr1 string  = "ACLR3"
G multiplier_register2 string  = "CLOCK0"
G multiplier_aclr2 string  = "ACLR3"
G multiplier_register3 string  = "CLOCK0"
G multiplier_aclr3 string  = "ACLR3"
G port_addnsub1 string  = "PORT_CONNECTIVITY"
G addnsub_multiplier_register1 string  = "CLOCK0"
G addnsub_multiplier_aclr1 string  = "ACLR3"
G addnsub_multiplier_pipeline_register1 string  = "CLOCK0"
G addnsub_multiplier_pipeline_aclr1 string  = "ACLR3"
G port_addnsub3 string  = "PORT_CONNECTIVITY"
G addnsub_multiplier_register3 string  = "CLOCK0"
G addnsub_multiplier_aclr3 string  = "ACLR3"
G addnsub_multiplier_pipeline_register3 string  = "CLOCK0"
G addnsub_multiplier_pipeline_aclr3 string  = "ACLR3"
G addnsub1_round_aclr string  = "ACLR3"
G addnsub1_round_pipeline_aclr string  = "ACLR3"
G addnsub1_round_register string  = "CLOCK0"
G addnsub1_round_pipeline_register string  = "CLOCK0"
G addnsub3_round_aclr string  = "ACLR3"
G addnsub3_round_pipeline_aclr string  = "ACLR3"
G addnsub3_round_register string  = "CLOCK0"
G addnsub3_round_pipeline_register string  = "CLOCK0"
G mult01_round_aclr string  = "ACLR3"
G mult01_round_register string  = "CLOCK0"
G mult01_saturation_register string  = "CLOCK0"
G mult01_saturation_aclr string  = "ACLR3"
G mult23_round_register string  = "CLOCK0"
G mult23_round_aclr string  = "ACLR3"
G mult23_saturation_register string  = "CLOCK0"
G mult23_saturation_aclr string  = "ACLR3"
G multiplier01_rounding string  = "NO"
G multiplier01_saturation string  = "NO"
G multiplier23_rounding string  = "NO"
G multiplier23_saturation string  = "NO"
G adder1_rounding string  = "NO"
G adder3_rounding string  = "NO"
G port_mult0_is_saturated string  = "UNUSED"
G port_mult1_is_saturated string  = "UNUSED"
G port_mult2_is_saturated string  = "UNUSED"
G port_mult3_is_saturated string  = "UNUSED"
G output_rounding string  = "NO"
G output_round_type string  = "NEAREST_INTEGER"
G width_msb integer  = 17
G output_round_register string  = "UNREGISTERED"
G output_round_aclr string  = "NONE"
G output_round_pipeline_register string  = "UNREGISTERED"
G output_round_pipeline_aclr string  = "NONE"
G chainout_rounding string  = "NO"
G chainout_round_register string  = "UNREGISTERED"
G chainout_round_aclr string  = "NONE"
G chainout_round_pipeline_register string  = "UNREGISTERED"
G chainout_round_pipeline_aclr string  = "NONE"
G chainout_round_output_register string  = "UNREGISTERED"
G chainout_round_output_aclr string  = "NONE"
G port_output_is_overflow string  = "PORT_UNUSED"
G port_chainout_sat_is_overflow string  = "PORT_UNUSED"
G output_saturation string  = "NO"
G output_saturate_type string  = "ASYMMETRIC"
G width_saturate_sign integer  = 1
G output_saturate_register string  = "UNREGISTERED"
G output_saturate_aclr string  = "NONE"
G output_saturate_pipeline_register string  = "UNREGISTERED"
G output_saturate_pipeline_aclr string  = "NONE"
G chainout_saturation string  = "NO"
G chainout_saturate_register string  = "UNREGISTERED"
G chainout_saturate_aclr string  = "NONE"
G chainout_saturate_pipeline_register string  = "UNREGISTERED"
G chainout_saturate_pipeline_aclr string  = "NONE"
G chainout_saturate_output_register string  = "UNREGISTERED"
G chainout_saturate_output_aclr string  = "NONE"
G chainout_adder string  = "NO"
G chainout_register string  = "UNREGISTERED"
G chainout_aclr string  = "ACLR3"
G width_chainin integer  = 1
G zero_chainout_output_register string  = "UNREGISTERED"
G zero_chainout_output_aclr string  = "NONE"
G shift_mode string  = "NO"
G rotate_aclr string  = "NONE"
G rotate_register string  = "UNREGISTERED"
G rotate_pipeline_register string  = "UNREGISTERED"
G rotate_pipeline_aclr string  = "NONE"
G rotate_output_register string  = "UNREGISTERED"
G rotate_output_aclr string  = "NONE"
G shift_right_register string  = "UNREGISTERED"
G shift_right_aclr string  = "NONE"
G shift_right_pipeline_register string  = "UNREGISTERED"
G shift_right_pipeline_aclr string  = "NONE"
G shift_right_output_register string  = "UNREGISTERED"
G shift_right_output_aclr string  = "NONE"
G zero_loopback_register string  = "UNREGISTERED"
G zero_loopback_aclr string  = "NONE"
G zero_loopback_pipeline_register string  = "UNREGISTERED"
G zero_loopback_pipeline_aclr string  = "NONE"
G zero_loopback_output_register string  = "UNREGISTERED"
G zero_loopback_output_aclr string  = "NONE"
G accum_sload_register string  = "UNREGISTERED"
G accum_sload_aclr string  = "NONE"
G accum_sload_pipeline_register string  = "UNREGISTERED"
G accum_sload_pipeline_aclr string  = "NONE"
G accum_direction string  = "ADD"
G accumulator string  = "NO"
G preadder_mode string  = "SIMPLE"
G loadconst_value integer  = 0
G width_coef integer  = 0
G loadconst_control_register string  = "CLOCK0"
G loadconst_control_aclr string  = "ACLR0"
G coefsel0_register string  = "CLOCK0"
G coefsel1_register string  = "CLOCK0"
G coefsel2_register string  = "CLOCK0"
G coefsel3_register string  = "CLOCK0"
G coefsel0_aclr string  = "ACLR0"
G coefsel1_aclr string  = "ACLR0"
G coefsel2_aclr string  = "ACLR0"
G coefsel3_aclr string  = "ACLR0"
G preadder_direction_0 string  = "ADD"
G preadder_direction_1 string  = "ADD"
G preadder_direction_2 string  = "ADD"
G preadder_direction_3 string  = "ADD"
G systolic_delay1 string  = "UNREGISTERED"
G systolic_delay3 string  = "UNREGISTERED"
G systolic_aclr1 string  = "NONE"
G systolic_aclr3 string  = "NONE"
G coef0_0 integer  = 0
G coef0_1 integer  = 0
G coef0_2 integer  = 0
G coef0_3 integer  = 0
G coef0_4 integer  = 0
G coef0_5 integer  = 0
G coef0_6 integer  = 0
G coef0_7 integer  = 0
G coef1_0 integer  = 0
G coef1_1 integer  = 0
G coef1_2 integer  = 0
G coef1_3 integer  = 0
G coef1_4 integer  = 0
G coef1_5 integer  = 0
G coef1_6 integer  = 0
G coef1_7 integer  = 0
G coef2_0 integer  = 0
G coef2_1 integer  = 0
G coef2_2 integer  = 0
G coef2_3 integer  = 0
G coef2_4 integer  = 0
G coef2_5 integer  = 0
G coef2_6 integer  = 0
G coef2_7 integer  = 0
G coef3_0 integer  = 0
G coef3_1 integer  = 0
G coef3_2 integer  = 0
G coef3_3 integer  = 0
G coef3_4 integer  = 0
G coef3_5 integer  = 0
G coef3_6 integer  = 0
G coef3_7 integer  = 0
G output_register string  = "CLOCK0"
G output_aclr string  = "ACLR3"
G extra_latency integer  = 0
G dedicated_multiplier_circuitry string  = "AUTO"
G dsp_block_balancing string  = "AUTO"
G intended_device_family string  = "Stratix"
G int_width_c vector  = preadder_mode===="INPUT"?width_c::1
G int_width_preadder vector  = preadder_mode===="INPUT"||preadder_mode===="SQUARE"||preadder_mode===="COEF"?width_a>>width_b?width_a+1::width_b+1::width_a
G int_width_a vector  = preadder_mode===="INPUT"||preadder_mode===="SQUARE"||preadder_mode===="COEF"?width_a>>width_b?width_a+1::width_b+1::multiplier01_saturation===="NO"&&multiplier23_saturation===="NO"&&multiplier01_rounding===="NO"&&multiplier23_rounding===="NO"&&output_rounding===="NO"&&output_saturation===="NO"&&chainout_rounding===="NO"&&chainout_saturation===="NO"&&chainout_adder===="NO"&&input_source_b0!=="LOOPBACK"?width_a::width_a<<18?18::width_a
G int_width_b vector  = preadder_mode===="SQUARE"?width_a>>width_b?width_a+1::width_b+1::preadder_mode===="COEF"||preadder_mode===="CONSTANT"?width_coef::multiplier01_saturation===="NO"&&multiplier23_saturation===="NO"&&multiplier01_rounding===="NO"&&multiplier23_rounding===="NO"&&output_rounding===="NO"&&output_saturation===="NO"&&chainout_rounding===="NO"&&chainout_saturation===="NO"&&chainout_adder===="NO"&&input_source_b0!=="LOOPBACK"?width_b::width_b<<18?18::width_b
G int_width_multiply_b vector  = preadder_mode===="SIMPLE"||preadder_mode===="SQUARE"?int_width_b::preadder_mode===="INPUT"?int_width_c::preadder_mode===="CONSTANT"||preadder_mode===="COEF"?width_coef::int_width_b
G int_width_result vector  = multiplier01_saturation===="NO"&&multiplier23_saturation===="NO"&&multiplier01_rounding===="NO"&&multiplier23_rounding===="NO"&&output_rounding===="NO"&&output_saturation===="NO"&&chainout_rounding===="NO"&&chainout_saturation===="NO"&&chainout_adder===="NO"&&shift_mode===="NO"?width_result::shift_mode!=="NO"?64::chainout_adder===="YES"?44::width_result>>int_width_a+int_width_b?width_result+width_result-int_width_a-int_width_b::int_width_a+int_width_b
G mult_b_pre_width vector  = int_width_b+19
G int_mult_diff_bit vector  = multiplier01_saturation===="NO"&&multiplier23_saturation===="NO"&&multiplier01_rounding===="NO"&&multiplier23_rounding===="NO"&&output_rounding===="NO"&&output_saturation===="NO"&&chainout_rounding===="NO"&&chainout_saturation===="NO"&&chainout_adder===="NO"?0::chainout_adder===="YES"?width_result>>width_a+width_b+8?0::int_width_a-width_a+int_width_b-width_b::int_width_a-width_a+int_width_b-width_b
G int_mult_diff_bit_loopbk vector  = int_width_result>>width_result?int_width_result-width_result::width_result-int_width_result
G sat_ini_value vector  = multiplier01_saturation===="NO"&&multiplier23_saturation===="NO"?3::int_width_a+int_width_b-3
G round_position vector  = output_rounding!=="NO"||output_saturate_type===="SYMMETRIC"?input_source_b0===="LOOPBACK"?18::width_a+width_b>>width_result?int_width_a+int_width_b-width_msb-width_a+width_b-width_result::width_a+width_b====width_result?int_width_a+int_width_b-width_msb::int_width_a+int_width_b-width_msb+width_result-width_msb+width_msb-width_a-width_b::2
G chainout_round_position vector  = chainout_rounding!=="NO"||output_saturate_type===="SYMMETRIC"?width_result>>==int_width_result?width_result-width_msb::width_result-width_msb>>0?width_result+int_mult_diff_bit-width_msb::0::2
G saturation_position vector  = output_saturation!=="NO"?chainout_saturation===="NO"?width_a+width_b>>width_result?int_width_a+int_width_b-width_saturate_sign-width_a+width_b-width_result::width_a+width_b====width_result?int_width_a+int_width_b-width_saturate_sign::int_width_a+int_width_b-width_saturate_sign+width_result-width_saturate_sign+width_saturate_sign-width_a-width_b::width_result>>==int_width_result?width_result-width_saturate_sign::width_result-width_saturate_sign>>0?width_result+int_mult_diff_bit-width_saturate_sign::0::2
G chainout_saturation_position vector  = chainout_saturation!=="NO"?width_result>>==int_width_result?width_result-width_saturate_sign::width_result-width_saturate_sign>>0?width_result+int_mult_diff_bit-width_saturate_sign::0::2
G result_msb_stxiii vector  = number_of_multipliers====1&&width_result>>width_a+width_b?width_a+width_b-1::(number_of_multipliers====2||input_source_b0===="LOOPBACK")&&width_result>>width_a+width_b+1?width_a+width_b::number_of_multipliers>>2&&width_result>>width_a+width_b+2?width_a+width_b+1::width_result-1
G result_msb vector  = width_a+width_b-1
G shift_partition vector  = shift_mode===="NO"?1::int_width_result/2
G shift_msb vector  = shift_mode===="NO"?1::int_width_result-1
G sat_msb vector  = int_width_a+int_width_b-1
G chainout_sat_msb vector  = int_width_result-1
G chainout_input_a vector  = width_a<<18?18-width_a::1
G chainout_input_b vector  = width_b<<18?18-width_b::1
G mult_res_pad vector  = int_width_result>>int_width_a+int_width_b?int_width_result-int_width_a-int_width_b::1
G result_pad vector  = width_result-1+int_mult_diff_bit>>int_width_result?width_result+1+int_mult_diff_bit-int_width_result::1
G result_stxiii_pad vector  = width_result>>width_a+width_b?width_result-width_a-width_b::1
G loopback_input_pad vector  = int_width_b>>width_b?int_width_b-width_b::1
G loopback_lower_bound vector  = int_width_b>>width_b?width_b::0
G accum_width vector  = int_width_a+int_width_b<<44?44::int_width_a+int_width_b
G feedback_width vector  = accum_width+int_mult_diff_bit<<2*int_width_result?accum_width+int_mult_diff_bit::2*int_width_result
G lower_range vector  = 2*int_width_result-1<<int_width_a+int_width_b?int_width_result::int_width_a+int_width_b
G addsub1_clr vector  = port_addnsub1===="PORT_USED"||port_addnsub1===="PORT_CONNECTIVITY"&&multiplier1_direction===="UNUSED"?1::0
G addsub3_clr vector  = port_addnsub3===="PORT_USED"||port_addnsub3===="PORT_CONNECTIVITY"&&multiplier3_direction===="UNUSED"?1::0
G lsb_position vector  = 36-width_a-width_b
G extra_sign_bit_width vector  = port_signa===="PORT_USED"||port_signb===="PORT_USED"?accum_width-width_result-lsb_position::representation_a===="UNSIGNED"&&representation_b===="UNSIGNED"?accum_width-width_result-lsb_position::accum_width-width_result+1-lsb_position
G bit_position vector  = accum_width-lsb_position-extra_sign_bit_width-1
P dataa _in wire[number_of_multipliers*width_a-1:0]
V dataa - - - -
P datab _in wire[number_of_multipliers*width_b-1:0]
V datab - - - -
P datac _in wire[width_c-1:0]
V datac - - - -
P scanina _in wire[width_a-1:0]
V scanina - - - -
P scaninb _in wire[width_b-1:0]
V scaninb - - - -
P sourcea _in wire[number_of_multipliers-1:0]
V sourcea - - - -
P sourceb _in wire[number_of_multipliers-1:0]
V sourceb - - - -
P clock3 _in wire
V clock3 - - - -
P clock2 _in wire
V clock2 - - - -
P clock1 _in wire
V clock1 - - - -
P clock0 _in wire
V clock0 - - - -
P aclr3 _in wire
V aclr3 - - - -
P aclr2 _in wire
V aclr2 - - - -
P aclr1 _in wire
V aclr1 - - - -
P aclr0 _in wire
V aclr0 - - - -
P ena3 _in wire
V ena3 - - - -
P ena2 _in wire
V ena2 - - - -
P ena1 _in wire
V ena1 - - - -
P ena0 _in wire
V ena0 - - - -
P signa _in wire
V signa - - - -
P signb _in wire
V signb - - - -
P addnsub1 _in wire
V addnsub1 - - - -
P addnsub3 _in wire
V addnsub3 - - - -
P result _out wire[width_result-1:0]
V result - - - -
P scanouta _out wire[int_width_a-1:0]
V scanouta - - - -
P scanoutb _out wire[int_width_b-1:0]
V scanoutb - - - -
P mult01_round _in wire
V mult01_round - - - -
P mult23_round _in wire
V mult23_round - - - -
P mult01_saturation _in wire
V mult01_saturation - - - -
P mult23_saturation _in wire
V mult23_saturation - - - -
P addnsub1_round _in wire
V addnsub1_round - - - -
P addnsub3_round _in wire
V addnsub3_round - - - -
P mult0_is_saturated _out wire
V mult0_is_saturated - - - -
P mult1_is_saturated _out wire
V mult1_is_saturated - - - -
P mult2_is_saturated _out wire
V mult2_is_saturated - - - -
P mult3_is_saturated _out wire
V mult3_is_saturated - - - -
P output_round _in wire
V output_round - - - -
P chainout_round _in wire
V chainout_round - - - -
P output_saturate _in wire
V output_saturate - - - -
P chainout_saturate _in wire
V chainout_saturate - - - -
P overflow _out wire
V overflow - - - -
P chainout_sat_overflow _out wire
V chainout_sat_overflow - - - -
P chainin _in wire[width_chainin-1:0]
V chainin - - - -
P zero_chainout _in wire
V zero_chainout - - - -
P rotate _in wire
V rotate - - - -
P shift_right _in wire
V shift_right - - - -
P zero_loopback _in wire
V zero_loopback - - - -
P accum_sload _in wire
V accum_sload - - - -
P coefsel0 _in wire[2:0]
V coefsel0 - - - -
P coefsel1 _in wire[2:0]
V coefsel1 - - - -
P coefsel2 _in wire[2:0]
V coefsel2 - - - -
P coefsel3 _in wire[2:0]
V coefsel3 - - - -
I ALTERA_DEVICE_FAMILIES dev 
IB
ISB do_multiply  reg[int_width_a+int_width_b-1:0]
ISP multiplier _in reg[32:0]
ISP signa_wire _in reg
ISP signb_wire _in reg
ISST MULTIPLY.temp_mult_zero reg[int_width_a+int_width_b-1:0]
ISST MULTIPLY.temp_mult reg[int_width_a+int_width_b-1:0]
ISST MULTIPLY.op_a reg[int_width_a-1:0]
ISST MULTIPLY.op_b reg[int_width_b-1:0]
ISST MULTIPLY.op_a_int reg[int_width_a-1:0]
ISST MULTIPLY.op_b_int reg[int_width_b-1:0]
ISST MULTIPLY.neg_a reg
ISST MULTIPLY.neg_b reg
ISST MULTIPLY.temp_mult_signed reg
ISE do_multiply
ISB ^do_multiply^^ $
ISE ^do_multiply^^
ISB ^do_multiply^^^OUT $
ISE ^do_multiply^^^OUT
ISB do_multiply_loopback  reg[int_width_a+int_width_b-1:0]
ISP multiplier _in reg[32:0]
ISP signa_wire _in reg
ISP signb_wire _in reg
ISST MULTIPLY.temp_mult_zero reg[int_width_a+int_width_b-1:0]
ISST MULTIPLY.temp_mult reg[int_width_a+int_width_b-1:0]
ISST MULTIPLY.op_a reg[int_width_a-1:0]
ISST MULTIPLY.op_b reg[int_width_b-1:0]
ISST MULTIPLY.op_a_int reg[int_width_a-1:0]
ISST MULTIPLY.op_b_int reg[int_width_b-1:0]
ISST MULTIPLY.neg_a reg
ISST MULTIPLY.neg_b reg
ISST MULTIPLY.temp_mult_signed reg
ISE do_multiply_loopback
ISB ^do_multiply_loopback^^ $
ISE ^do_multiply_loopback^^
ISB ^do_multiply_loopback^^^OUT $
ISE ^do_multiply_loopback^^^OUT
ISB do_multiply_stratixv  reg[int_width_a+int_width_b-1:0]
ISP multiplier _in reg[32:0]
ISP signa_wire _in reg
ISP signb_wire _in reg
ISST MULTIPLY_STRATIXV.temp_mult_zero reg[int_width_a+int_width_multiply_b-1:0]
ISST MULTIPLY_STRATIXV.temp_mult reg[int_width_a+int_width_b-1:0]
ISST MULTIPLY_STRATIXV.op_a reg[int_width_a-1:0]
ISST MULTIPLY_STRATIXV.op_b reg[int_width_multiply_b-1:0]
ISST MULTIPLY_STRATIXV.op_a_int reg[int_width_a-1:0]
ISST MULTIPLY_STRATIXV.op_b_int reg[int_width_multiply_b-1:0]
ISST MULTIPLY_STRATIXV.neg_a reg
ISST MULTIPLY_STRATIXV.neg_b reg
ISST MULTIPLY_STRATIXV.temp_mult_signed reg
ISE do_multiply_stratixv
ISB ^do_multiply_stratixv^^ $
ISE ^do_multiply_stratixv^^
ISB ^do_multiply_stratixv^^^OUT $
ISE ^do_multiply_stratixv^^^OUT
ISB do_sub1_level1  reg[2*int_width_result:0]
ISP adder _in reg[32:0]
ISP signa_wire _in reg
ISP signb_wire _in reg
ISST SUB_LV1.temp_sub reg[2*int_width_result-1:0]
ISST SUB_LV1.op_a reg[2*int_width_result-1:0]
ISST SUB_LV1.op_b reg[2*int_width_result-1:0]
ISE do_sub1_level1
ISB ^do_sub1_level1^^ $
ISE ^do_sub1_level1^^
ISB ^do_sub1_level1^^^OUT $
ISE ^do_sub1_level1^^^OUT
ISB do_add1_level1  reg[2*int_width_result-1:0]
ISP adder _in reg[32:0]
ISP signa_wire _in reg
ISP signb_wire _in reg
ISST ADD_LV1.temp_add reg[2*int_width_result-1:0]
ISST ADD_LV1.op_a reg[2*int_width_result-1:0]
ISST ADD_LV1.op_b reg[2*int_width_result-1:0]
ISE do_add1_level1
ISB ^do_add1_level1^^ $
ISE ^do_add1_level1^^
ISB ^do_add1_level1^^^OUT $
ISE ^do_add1_level1^^^OUT
ISB do_sub3_level1  reg[2*int_width_result-1:0]
ISP adder _in reg[32:0]
ISP signa_wire _in reg
ISP signb_wire _in reg
ISST SUB3_LV1.temp_sub reg[2*int_width_result-1:0]
ISST SUB3_LV1.op_a reg[2*int_width_result-1:0]
ISST SUB3_LV1.op_b reg[2*int_width_result-1:0]
ISE do_sub3_level1
ISB ^do_sub3_level1^^ $
ISE ^do_sub3_level1^^
ISB ^do_sub3_level1^^^OUT $
ISE ^do_sub3_level1^^^OUT
ISB do_add3_level1  reg[2*int_width_result-1:0]
ISP adder _in reg[32:0]
ISP signa_wire _in reg
ISP signb_wire _in reg
ISST ADD3_LV1.temp_add reg[2*int_width_result-1:0]
ISST ADD3_LV1.op_a reg[2*int_width_result-1:0]
ISST ADD3_LV1.op_b reg[2*int_width_result-1:0]
ISE do_add3_level1
ISB ^do_add3_level1^^ $
ISE ^do_add3_level1^^
ISB ^do_add3_level1^^^OUT $
ISE ^do_add3_level1^^^OUT
ISB do_preadder_sub  reg[2*int_width_result-1:0]
ISP adder _in reg[32:0]
ISP signa_wire _in reg
ISP signb_wire _in reg
ISST PREADDER_SUB.temp_sub reg[2*int_width_result-1:0]
ISST PREADDER_SUB.op_a reg[2*int_width_result-1:0]
ISST PREADDER_SUB.op_b reg[2*int_width_result-1:0]
ISE do_preadder_sub
ISB ^do_preadder_sub^^ $
ISE ^do_preadder_sub^^
ISB ^do_preadder_sub^^^OUT $
ISE ^do_preadder_sub^^^OUT
ISB do_preadder_add  reg[2*int_width_result-1:0]
ISP adder _in reg[32:0]
ISP signa_wire _in reg
ISP signb_wire _in reg
ISST PREADDER_ADD.temp_add reg[2*int_width_result-1:0]
ISST PREADDER_ADD.op_a reg[2*int_width_result-1:0]
ISST PREADDER_ADD.op_b reg[2*int_width_result-1:0]
ISE do_preadder_add
ISB ^do_preadder_add^^ $
ISE ^do_preadder_add^^
ISB ^do_preadder_add^^^OUT $
ISE ^do_preadder_add^^^OUT
IE
X altmult_add
E altfp_mult VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G width_exp integer  = 8
G width_man integer  = 23
G dedicated_multiplier_circuitry string  = "AUTO"
G reduced_functionality string  = "NO"
G pipeline integer  = 5
G denormal_support string  = "YES"
G exception_handling string  = "YES"
G lpm_hint string  = "UNUSED"
G lpm_type string  = "altfp_mult"
G LATENCY vector  = pipeline-1
G WIDTH_MAN_EXP vector  = width_exp+width_man
P clock _in wire
V clock - - - -
P clk_en _in tri1
V clk_en - - - -
P aclr _in tri0
V aclr - - - -
P dataa _in wire[WIDTH_MAN_EXP:0]
V dataa - - - -
P datab _in wire[WIDTH_MAN_EXP:0]
V datab - - - -
P result _out wire[WIDTH_MAN_EXP:0]
V result - - - -
P overflow _out wire
V overflow - - - -
P underflow _out wire
V underflow - - - -
P zero _out wire
V zero - - - -
P denormal _out wire
V denormal - - - -
P indefinite _out wire
V indefinite - - - -
P nan _out wire
V nan - - - -
IB
ISB add_bits -
ISP val1 _in reg[width_man:0]
ISP temp_mant_result _inout reg[2*width_man+1:0]
ISP cout _out reg
ISST co reg
ISST i0_tmp integer[31:0]
ISE add_bits
ISB ^add_bits^^ $
ISE ^add_bits^^
ISB ^add_bits^^^OUT $
ISE ^add_bits^^^OUT
ISB bit_all_0  reg
ISP val _in reg[2*width_man+1:0]
ISP index1 _in integer[31:0]
ISP index2 _in integer[31:0]
ISST all_0 reg
ISE bit_all_0
ISB ^bit_all_0^^ $
ISE ^bit_all_0^^
ISB ^bit_all_0^^^OUT $
ISE ^bit_all_0^^^OUT
ISB exponential_value  integer[31:0]
ISP base_number _in integer[31:0]
ISP exponent_number _in integer[31:0]
ISST value integer[31:0]
ISE exponential_value
ISB ^exponential_value^^ $
ISE ^exponential_value^^
ISB ^exponential_value^^^OUT $
ISE ^exponential_value^^^OUT
IE
X altfp_mult
E altsqrt VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G q_port_width integer  = 1
G r_port_width integer  = 1
G width integer  = 1
G pipeline integer  = 0
G lpm_hint string  = "UNUSED"
G lpm_type string  = "altsqrt"
P radical _in wire[width-1:0]
V radical - - - -
P clk _in tri1
V clk - - - -
P ena _in tri1
V ena - - - -
P aclr _in tri0
V aclr - - - -
P q _out wire[q_port_width-1:0]
V q - - - -
P remainder _out wire[r_port_width-1:0]
V remainder - - - -
X altsqrt
E altclklock VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G inclock_period integer  = 10000
G inclock_settings string  = "UNUSED"
G valid_lock_cycles integer  = 5
G invalid_lock_cycles integer  = 5
G valid_lock_multiplier integer  = 5
G invalid_lock_multiplier integer  = 5
G operation_mode string  = "NORMAL"
G clock0_boost integer  = 1
G clock0_divide integer  = 1
G clock0_settings string  = "UNUSED"
G clock0_time_delay string  = "0"
G clock1_boost integer  = 1
G clock1_divide integer  = 1
G clock1_settings string  = "UNUSED"
G clock1_time_delay string  = "0"
G clock2_boost integer  = 1
G clock2_divide integer  = 1
G clock2_settings string  = "UNUSED"
G clock2_time_delay string  = "0"
G clock_ext_boost integer  = 1
G clock_ext_divide integer  = 1
G clock_ext_settings string  = "UNUSED"
G clock_ext_time_delay string  = "0"
G outclock_phase_shift integer  = 0
G intended_device_family string  = "Stratix"
G lpm_type string  = "altclklock"
G lpm_hint string  = "UNUSED"
P inclock _in wire
V inclock - - - -
P inclocken _in wire
V inclocken - - - -
P fbin _in wire
V fbin - - - -
P clock0 _out reg
V clock0 - - - -
P clock1 _out reg
V clock1 - - - -
P clock2 _out reg
V clock2 - - - -
P clock_ext _out reg
V clock_ext - - - -
P locked _out wire
V locked - - - -
I ALTERA_DEVICE_FAMILIES dev 
IB
ISB time_delay  time[63:0]
ISP s _in reg[128:1]
ISST reg_s reg[128:1]
ISST digit reg[8:1]
ISST tmp reg[8:1]
ISST m integer[31:0]
ISST outclock_phase_shift_adj integer[31:0]
ISST sign integer[31:0]
ISE time_delay
ISB ^time_delay^^ $
ISE ^time_delay^^
ISB ^time_delay^^^OUT $
ISE ^time_delay^^^OUT
IE
X altclklock
E altddio_in VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G width integer  = 1
G power_up_high string  = "OFF"
G invert_input_clocks string  = "OFF"
G intended_device_family string  = "Stratix"
G lpm_type string  = "altddio_in"
G lpm_hint string  = "UNUSED"
P datain _in wire[width-1:0]
V datain - - - -
P inclock _in wire
V inclock - - - -
P inclocken _in tri1
V inclocken - - - -
P aset _in tri0
V aset - - - -
P aclr _in tri0
V aclr - - - -
P sset _in tri0
V sset - - - -
P sclr _in tri0
V sclr - - - -
P dataout_h _out wire[width-1:0]
V dataout_h - - - -
P dataout_l _out wire[width-1:0]
V dataout_l - - - -
I ALTERA_DEVICE_FAMILIES dev 
X altddio_in
E altddio_out VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G width integer  = 1
G power_up_high string  = "OFF"
G oe_reg string  = "UNUSED"
G extend_oe_disable string  = "UNUSED"
G intended_device_family string  = "Stratix"
G invert_output string  = "OFF"
G lpm_type string  = "altddio_out"
G lpm_hint string  = "UNUSED"
P datain_h _in wire[width-1:0]
V datain_h - - - -
P datain_l _in wire[width-1:0]
V datain_l - - - -
P outclock _in wire
V outclock - - - -
P outclocken _in tri1
V outclocken - - - -
P aset _in tri0
V aset - - - -
P aclr _in tri0
V aclr - - - -
P sset _in tri0
V sset - - - -
P sclr _in tri0
V sclr - - - -
P oe _in tri1
V oe - - - -
P dataout _out reg[width-1:0]
V dataout - - - -
P oe_out _out wire[width-1:0]
V oe_out - - - -
I ALTERA_DEVICE_FAMILIES dev 
X altddio_out
E altddio_bidir VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G width integer  = 1
G power_up_high string  = "OFF"
G oe_reg string  = "UNUSED"
G extend_oe_disable string  = "UNUSED"
G implement_input_in_lcell string  = "UNUSED"
G invert_output string  = "OFF"
G intended_device_family string  = "Stratix"
G lpm_type string  = "altddio_bidir"
G lpm_hint string  = "UNUSED"
P datain_h _in wire[width-1:0]
V datain_h - - - -
P datain_l _in wire[width-1:0]
V datain_l - - - -
P inclock _in tri0
V inclock - - - -
P inclocken _in tri1
V inclocken - - - -
P outclock _in wire
V outclock - - - -
P outclocken _in tri1
V outclocken - - - -
P aset _in tri0
V aset - - - -
P aclr _in tri0
V aclr - - - -
P sset _in tri0
V sset - - - -
P sclr _in tri0
V sclr - - - -
P oe _in tri1
V oe - - - -
P dataout_h _out wire[width-1:0]
V dataout_h - - - -
P dataout_l _out wire[width-1:0]
V dataout_l - - - -
P combout _out wire[width-1:0]
V combout - - - -
P oe_out _out wire[width-1:0]
V oe_out - - - -
P dqsundelayedout _out wire[width-1:0]
V dqsundelayedout - - - -
P padio _inout wire[width-1:0]
V padio - - - -
IIM altddio_in ALTERA_DEVICE_FAMILIES 
IIM altddio_out ALTERA_DEVICE_FAMILIES 
I altddio_in u1 
I altddio_out u2 
X altddio_bidir
E altdpram VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G width integer  = 1
G widthad integer  = 1
G numwords integer  = 0
G lpm_file string  = "UNUSED"
G lpm_hint string  = "USE_EAB==ON"
G use_eab string  = "ON"
G lpm_type string  = "altdpram"
G indata_reg string  = "INCLOCK"
G indata_aclr string  = "ON"
G wraddress_reg string  = "INCLOCK"
G wraddress_aclr string  = "ON"
G wrcontrol_reg string  = "INCLOCK"
G wrcontrol_aclr string  = "ON"
G rdaddress_reg string  = "OUTCLOCK"
G rdaddress_aclr string  = "ON"
G rdcontrol_reg string  = "OUTCLOCK"
G rdcontrol_aclr string  = "ON"
G outdata_reg string  = "UNREGISTERED"
G outdata_aclr string  = "ON"
G maximum_depth integer  = 2048
G intended_device_family string  = "Stratix"
G ram_block_type string  = "AUTO"
G width_byteena integer  = 1
G byte_size integer  = 0
G read_during_write_mode_mixed_ports string  = "DONT_CARE"
G i_byte_size vector  = byte_size====0&&width_byteena!==0?width/width_byteena====5||width/width_byteena====10||width/width_byteena====8||width/width_byteena====9?width/width_byteena::5::byte_size
G is_lutram vector  = ram_block_type===="LUTRAM"||ram_block_type===="MLAB"?1::0
G i_width_byteena vector  = width_byteena====0&&i_byte_size!==0?width/byte_size::width_byteena
G i_read_during_write vector  = rdaddress_reg===="INCLOCK"&&wrcontrol_reg===="INCLOCK"&&outdata_reg===="INCLOCK"?read_during_write_mode_mixed_ports::"NEW_DATA"
G write_at_low_clock vector  = wrcontrol_reg===="INCLOCK"&&(lpm_hint===="USE_EAB==ON"&&use_eab!=="OFF"||use_eab===="ON"||is_lutram====1)?1::0
P wren _in wire
V wren - - - -
P data _in wire[width-1:0]
V data - - - -
P wraddress _in wire[widthad-1:0]
V wraddress - - - -
P inclock _in tri1
V inclock - - - -
P inclocken _in tri1
V inclocken - - - -
P rden _in tri1
V rden - - - -
P rdaddress _in wire[widthad-1:0]
V rdaddress - - - -
P wraddressstall _in tri0
V wraddressstall - - - -
P rdaddressstall _in tri0
V rdaddressstall - - - -
P byteena _in wire[i_width_byteena-1:0]
V byteena - - - -
P outclock _in tri1
V outclock - - - -
P outclocken _in tri1
V outclocken - - - -
P aclr _in tri0
V aclr - - - -
P q _out wire[width-1:0]
V q - - - -
I ALTERA_DEVICE_FAMILIES dev 
I ALTERA_MF_MEMORY_INITIALIZATION mem 
X altdpram
E altsyncram VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G width_a integer  = 1
G widthad_a integer  = 1
G numwords_a integer  = 0
G outdata_reg_a string  = "UNREGISTERED"
G address_aclr_a string  = "NONE"
G outdata_aclr_a string  = "NONE"
G indata_aclr_a string  = "NONE"
G wrcontrol_aclr_a string  = "NONE"
G byteena_aclr_a string  = "NONE"
G width_byteena_a integer  = 1
G width_b integer  = 1
G widthad_b integer  = 1
G numwords_b integer  = 0
G rdcontrol_reg_b string  = "CLOCK1"
G address_reg_b string  = "CLOCK1"
G outdata_reg_b string  = "UNREGISTERED"
G outdata_aclr_b string  = "NONE"
G rdcontrol_aclr_b string  = "NONE"
G indata_reg_b string  = "CLOCK1"
G wrcontrol_wraddress_reg_b string  = "CLOCK1"
G byteena_reg_b string  = "CLOCK1"
G indata_aclr_b string  = "NONE"
G wrcontrol_aclr_b string  = "NONE"
G address_aclr_b string  = "NONE"
G byteena_aclr_b string  = "NONE"
G width_byteena_b integer  = 1
G clock_enable_input_a string  = "NORMAL"
G clock_enable_output_a string  = "NORMAL"
G clock_enable_input_b string  = "NORMAL"
G clock_enable_output_b string  = "NORMAL"
G clock_enable_core_a string  = "USE_INPUT_CLKEN"
G clock_enable_core_b string  = "USE_INPUT_CLKEN"
G read_during_write_mode_port_a string  = "NEW_DATA_NO_NBE_READ"
G read_during_write_mode_port_b string  = "NEW_DATA_NO_NBE_READ"
G enable_ecc string  = "FALSE"
G width_eccstatus integer  = 3
G ecc_pipeline_stage_enabled string  = "FALSE"
G operation_mode string  = "BIDIR_DUAL_PORT"
G byte_size integer  = 0
G read_during_write_mode_mixed_ports string  = "DONT_CARE"
G ram_block_type string  = "AUTO"
G init_file string  = "UNUSED"
G init_file_layout string  = "UNUSED"
G maximum_depth integer  = 0
G intended_device_family string  = "Stratix"
G lpm_hint string  = "UNUSED"
G lpm_type string  = "altsyncram"
G implement_in_les string  = "OFF"
G power_up_uninitialized string  = "FALSE"
G sim_show_memory_data_in_port_b_layout string  = "OFF"
G is_lutram vector  = ram_block_type===="LUTRAM"||ram_block_type===="MLAB"?1::0
G is_bidir_and_wrcontrol_addb_clk0 vector  = operation_mode===="BIDIR_DUAL_PORT"&&address_reg_b===="CLOCK0"?1::0
G is_bidir_and_wrcontrol_addb_clk1 vector  = operation_mode===="BIDIR_DUAL_PORT"&&address_reg_b===="CLOCK1"?1::0
G check_simultaneous_read_write vector  = (operation_mode===="BIDIR_DUAL_PORT"||operation_mode===="DUAL_PORT")&&(ram_block_type===="M-RAM"||ram_block_type===="MEGARAM"||ram_block_type===="AUTO"&&(read_during_write_mode_mixed_ports===="DONT_CARE"||read_during_write_mode_mixed_ports===="CONSTRAINED_DONT_CARE")||is_lutram====1&&(read_during_write_mode_mixed_ports!=="OLD_DATA"||outdata_reg_b===="UNREGISTERED"))?1::0
G dual_port_addreg_b_clk0 vector  = operation_mode===="DUAL_PORT"&&address_reg_b===="CLOCK0"?1::0
G dual_port_addreg_b_clk1 vector  = operation_mode===="DUAL_PORT"&&address_reg_b===="CLOCK1"?1::0
G i_byte_size_tmp vector  = width_byteena_a>>1?width_a/width_byteena_a::8
G i_lutram_read vector  = is_lutram====1&&read_during_write_mode_port_a===="DONT_CARE"||is_lutram====1&&outdata_reg_a===="UNREGISTERED"&&operation_mode===="SINGLE_PORT"?1::0
G enable_mem_data_b_reading vector  = sim_show_memory_data_in_port_b_layout===="ON"&&(operation_mode===="BIDIR_DUAL_PORT"||operation_mode===="DUAL_PORT")?1::0
G family_arriav vector  = intended_device_family===="Arria V"||intended_device_family===="ARRIA V"||intended_device_family===="arria v"||intended_device_family===="ArriaV"||intended_device_family===="ARRIAV"||intended_device_family===="arriav"||intended_device_family===="Arria V (GS)"||intended_device_family===="ARRIA V (GS)"||intended_device_family===="arria v (gs)"||intended_device_family===="ArriaV(GS)"||intended_device_family===="ARRIAV(GS)"||intended_device_family===="arriav(gs)"||intended_device_family===="Arria V (GX)"||intended_device_family===="ARRIA V (GX)"||intended_device_family===="arria v (gx)"||intended_device_family===="ArriaV(GX)"||intended_device_family===="ARRIAV(GX)"||intended_device_family===="arriav(gx)"||intended_device_family===="Arria V (GS/GX)"||intended_device_family===="ARRIA V (GS/GX)"||intended_device_family===="arria v (gs/gx)"||intended_device_family===="ArriaV(GS/GX)"||intended_device_family===="ARRIAV(GS/GX)"||intended_device_family===="arriav(gs/gx)"||intended_device_family===="Arria V (GX/GS)"||intended_device_family===="ARRIA V (GX/GS)"||intended_device_family===="arria v (gx/gs)"||intended_device_family===="ArriaV(GX/GS)"||intended_device_family===="ARRIAV(GX/GS)"||intended_device_family===="arriav(gx/gs)"?1::0
G family_cyclonev vector  = intended_device_family===="Cyclone V"||intended_device_family===="CYCLONE V"||intended_device_family===="cyclone v"||intended_device_family===="CycloneV"||intended_device_family===="CYCLONEV"||intended_device_family===="cyclonev"||intended_device_family===="Cyclone V (GS)"||intended_device_family===="CYCLONE V (GS)"||intended_device_family===="cyclone v (gs)"||intended_device_family===="CycloneV(GS)"||intended_device_family===="CYCLONEV(GS)"||intended_device_family===="cyclonev(gs)"||intended_device_family===="Cyclone V (GX)"||intended_device_family===="CYCLONE V (GX)"||intended_device_family===="cyclone v (gx)"||intended_device_family===="CycloneV(GX)"||intended_device_family===="CYCLONEV(GX)"||intended_device_family===="cyclonev(gx)"||intended_device_family===="Cyclone V (GS/GX)"||intended_device_family===="CYCLONE V (GS/GX)"||intended_device_family===="cyclone v (gs/gx)"||intended_device_family===="CycloneV(GS/GX)"||intended_device_family===="CYCLONEV(GS/GX)"||intended_device_family===="cyclonev(gs/gx)"||intended_device_family===="Cyclone V (GX/GS)"||intended_device_family===="CYCLONE V (GX/GS)"||intended_device_family===="cyclone v (gx/gs)"||intended_device_family===="CycloneV(GX/GS)"||intended_device_family===="CYCLONEV(GX/GS)"||intended_device_family===="cyclonev(gx/gs)"?1::0
G family_base_arriav vector  = family_arriav====1||family_cyclonev====1?1::0
G family_stratixv vector  = intended_device_family===="Stratix V"||intended_device_family===="STRATIX V"||intended_device_family===="stratix v"||intended_device_family===="StratixV"||intended_device_family===="STRATIXV"||intended_device_family===="stratixv"||intended_device_family===="Stratix V (GS)"||intended_device_family===="STRATIX V (GS)"||intended_device_family===="stratix v (gs)"||intended_device_family===="StratixV(GS)"||intended_device_family===="STRATIXV(GS)"||intended_device_family===="stratixv(gs)"||intended_device_family===="Stratix V (GX)"||intended_device_family===="STRATIX V (GX)"||intended_device_family===="stratix v (gx)"||intended_device_family===="StratixV(GX)"||intended_device_family===="STRATIXV(GX)"||intended_device_family===="stratixv(gx)"||intended_device_family===="Stratix V (GS/GX)"||intended_device_family===="STRATIX V (GS/GX)"||intended_device_family===="stratix v (gs/gx)"||intended_device_family===="StratixV(GS/GX)"||intended_device_family===="STRATIXV(GS/GX)"||intended_device_family===="stratixv(gs/gx)"||intended_device_family===="Stratix V (GX/GS)"||intended_device_family===="STRATIX V (GX/GS)"||intended_device_family===="stratix v (gx/gs)"||intended_device_family===="StratixV(GX/GS)"||intended_device_family===="STRATIXV(GX/GS)"||intended_device_family===="stratixv(gx/gs)"||family_base_arriav====1?1::0
G family_hardcopyiv vector  = intended_device_family===="HardCopy IV"||intended_device_family===="HARDCOPY IV"||intended_device_family===="hardcopy iv"||intended_device_family===="HardCopyIV"||intended_device_family===="HARDCOPYIV"||intended_device_family===="hardcopyiv"||intended_device_family===="HardCopy IV (GX)"||intended_device_family===="HARDCOPY IV (GX)"||intended_device_family===="hardcopy iv (gx)"||intended_device_family===="HardCopy IV (E)"||intended_device_family===="HARDCOPY IV (E)"||intended_device_family===="hardcopy iv (e)"||intended_device_family===="HardCopyIV(GX)"||intended_device_family===="HARDCOPYIV(GX)"||intended_device_family===="hardcopyiv(gx)"||intended_device_family===="HardCopyIV(E)"||intended_device_family===="HARDCOPYIV(E)"||intended_device_family===="hardcopyiv(e)"||intended_device_family===="HCXIV"||intended_device_family===="hcxiv"||intended_device_family===="HardCopy IV (GX/E)"||intended_device_family===="HARDCOPY IV (GX/E)"||intended_device_family===="hardcopy iv (gx/e)"||intended_device_family===="HardCopy IV (E/GX)"||intended_device_family===="HARDCOPY IV (E/GX)"||intended_device_family===="hardcopy iv (e/gx)"||intended_device_family===="HardCopyIV(GX/E)"||intended_device_family===="HARDCOPYIV(GX/E)"||intended_device_family===="hardcopyiv(gx/e)"||intended_device_family===="HardCopyIV(E/GX)"||intended_device_family===="HARDCOPYIV(E/GX)"||intended_device_family===="hardcopyiv(e/gx)"?1::0
G family_hardcopyiii vector  = intended_device_family===="HardCopy III"||intended_device_family===="HARDCOPY III"||intended_device_family===="hardcopy iii"||intended_device_family===="HardCopyIII"||intended_device_family===="HARDCOPYIII"||intended_device_family===="hardcopyiii"||intended_device_family===="HCX"||intended_device_family===="hcx"?1::0
G family_hardcopyii vector  = intended_device_family===="HardCopy II"||intended_device_family===="HARDCOPY II"||intended_device_family===="hardcopy ii"||intended_device_family===="HardCopyII"||intended_device_family===="HARDCOPYII"||intended_device_family===="hardcopyii"||intended_device_family===="Fusion"||intended_device_family===="FUSION"||intended_device_family===="fusion"?1::0
G family_arriaiigz vector  = intended_device_family===="Arria II GZ"||intended_device_family===="ARRIA II GZ"||intended_device_family===="arria ii gz"||intended_device_family===="ArriaII GZ"||intended_device_family===="ARRIAII GZ"||intended_device_family===="arriaii gz"||intended_device_family===="Arria IIGZ"||intended_device_family===="ARRIA IIGZ"||intended_device_family===="arria iigz"||intended_device_family===="ArriaIIGZ"||intended_device_family===="ARRIAIIGZ"||intended_device_family===="arriaii gz"?1::0
G family_arriaiigx vector  = intended_device_family===="Arria II GX"||intended_device_family===="ARRIA II GX"||intended_device_family===="arria ii gx"||intended_device_family===="ArriaIIGX"||intended_device_family===="ARRIAIIGX"||intended_device_family===="arriaiigx"||intended_device_family===="Arria IIGX"||intended_device_family===="ARRIA IIGX"||intended_device_family===="arria iigx"||intended_device_family===="ArriaII GX"||intended_device_family===="ARRIAII GX"||intended_device_family===="arriaii gx"||intended_device_family===="Arria II"||intended_device_family===="ARRIA II"||intended_device_family===="arria ii"||intended_device_family===="ArriaII"||intended_device_family===="ARRIAII"||intended_device_family===="arriaii"||intended_device_family===="Arria II (GX/E)"||intended_device_family===="ARRIA II (GX/E)"||intended_device_family===="arria ii (gx/e)"||intended_device_family===="ArriaII(GX/E)"||intended_device_family===="ARRIAII(GX/E)"||intended_device_family===="arriaii(gx/e)"||intended_device_family===="PIRANHA"||intended_device_family===="piranha"?1::0
G family_stratixiii vector  = intended_device_family===="Stratix III"||intended_device_family===="STRATIX III"||intended_device_family===="stratix iii"||intended_device_family===="StratixIII"||intended_device_family===="STRATIXIII"||intended_device_family===="stratixiii"||intended_device_family===="Titan"||intended_device_family===="TITAN"||intended_device_family===="titan"||intended_device_family===="SIII"||intended_device_family===="siii"||intended_device_family===="Stratix IV"||intended_device_family===="STRATIX IV"||intended_device_family===="stratix iv"||intended_device_family===="TGX"||intended_device_family===="tgx"||intended_device_family===="StratixIV"||intended_device_family===="STRATIXIV"||intended_device_family===="stratixiv"||intended_device_family===="Stratix IV (GT)"||intended_device_family===="STRATIX IV (GT)"||intended_device_family===="stratix iv (gt)"||intended_device_family===="Stratix IV (GX)"||intended_device_family===="STRATIX IV (GX)"||intended_device_family===="stratix iv (gx)"||intended_device_family===="Stratix IV (E)"||intended_device_family===="STRATIX IV (E)"||intended_device_family===="stratix iv (e)"||intended_device_family===="StratixIV(GT)"||intended_device_family===="STRATIXIV(GT)"||intended_device_family===="stratixiv(gt)"||intended_device_family===="StratixIV(GX)"||intended_device_family===="STRATIXIV(GX)"||intended_device_family===="stratixiv(gx)"||intended_device_family===="StratixIV(E)"||intended_device_family===="STRATIXIV(E)"||intended_device_family===="stratixiv(e)"||intended_device_family===="StratixIIIGX"||intended_device_family===="STRATIXIIIGX"||intended_device_family===="stratixiiigx"||intended_device_family===="Stratix IV (GT/GX/E)"||intended_device_family===="STRATIX IV (GT/GX/E)"||intended_device_family===="stratix iv (gt/gx/e)"||intended_device_family===="Stratix IV (GT/E/GX)"||intended_device_family===="STRATIX IV (GT/E/GX)"||intended_device_family===="stratix iv (gt/e/gx)"||intended_device_family===="Stratix IV (E/GT/GX)"||intended_device_family===="STRATIX IV (E/GT/GX)"||intended_device_family===="stratix iv (e/gt/gx)"||intended_device_family===="Stratix IV (E/GX/GT)"||intended_device_family===="STRATIX IV (E/GX/GT)"||intended_device_family===="stratix iv (e/gx/gt)"||intended_device_family===="StratixIV(GT/GX/E)"||intended_device_family===="STRATIXIV(GT/GX/E)"||intended_device_family===="stratixiv(gt/gx/e)"||intended_device_family===="StratixIV(GT/E/GX)"||intended_device_family===="STRATIXIV(GT/E/GX)"||intended_device_family===="stratixiv(gt/e/gx)"||intended_device_family===="StratixIV(E/GX/GT)"||intended_device_family===="STRATIXIV(E/GX/GT)"||intended_device_family===="stratixiv(e/gx/gt)"||intended_device_family===="StratixIV(E/GT/GX)"||intended_device_family===="STRATIXIV(E/GT/GX)"||intended_device_family===="stratixiv(e/gt/gx)"||intended_device_family===="Stratix IV (GX/E)"||intended_device_family===="STRATIX IV (GX/E)"||intended_device_family===="stratix iv (gx/e)"||intended_device_family===="StratixIV(GX/E)"||intended_device_family===="STRATIXIV(GX/E)"||intended_device_family===="stratixiv(gx/e)"||family_arriaiigx====1||family_hardcopyiv====1||family_hardcopyiii====1||family_stratixv====1||family_arriaiigz====1||family_base_arriav====1?1::0
G family_cycloneiii vector  = intended_device_family===="Cyclone III"||intended_device_family===="CYCLONE III"||intended_device_family===="cyclone iii"||intended_device_family===="CycloneIII"||intended_device_family===="CYCLONEIII"||intended_device_family===="cycloneiii"||intended_device_family===="Barracuda"||intended_device_family===="BARRACUDA"||intended_device_family===="barracuda"||intended_device_family===="Cuda"||intended_device_family===="CUDA"||intended_device_family===="cuda"||intended_device_family===="CIII"||intended_device_family===="ciii"||intended_device_family===="Cyclone III LS"||intended_device_family===="CYCLONE III LS"||intended_device_family===="cyclone iii ls"||intended_device_family===="CycloneIIILS"||intended_device_family===="CYCLONEIIILS"||intended_device_family===="cycloneiiils"||intended_device_family===="Cyclone III LPS"||intended_device_family===="CYCLONE III LPS"||intended_device_family===="cyclone iii lps"||intended_device_family===="Cyclone LPS"||intended_device_family===="CYCLONE LPS"||intended_device_family===="cyclone lps"||intended_device_family===="CycloneLPS"||intended_device_family===="CYCLONELPS"||intended_device_family===="cyclonelps"||intended_device_family===="Tarpon"||intended_device_family===="TARPON"||intended_device_family===="tarpon"||intended_device_family===="Cyclone IIIE"||intended_device_family===="CYCLONE IIIE"||intended_device_family===="cyclone iiie"||intended_device_family===="Cyclone IV GX"||intended_device_family===="CYCLONE IV GX"||intended_device_family===="cyclone iv gx"||intended_device_family===="Cyclone IVGX"||intended_device_family===="CYCLONE IVGX"||intended_device_family===="cyclone ivgx"||intended_device_family===="CycloneIV GX"||intended_device_family===="CYCLONEIV GX"||intended_device_family===="cycloneiv gx"||intended_device_family===="CycloneIVGX"||intended_device_family===="CYCLONEIVGX"||intended_device_family===="cycloneivgx"||intended_device_family===="Cyclone IV"||intended_device_family===="CYCLONE IV"||intended_device_family===="cyclone iv"||intended_device_family===="CycloneIV"||intended_device_family===="CYCLONEIV"||intended_device_family===="cycloneiv"||intended_device_family===="Cyclone IV (GX)"||intended_device_family===="CYCLONE IV (GX)"||intended_device_family===="cyclone iv (gx)"||intended_device_family===="CycloneIV(GX)"||intended_device_family===="CYCLONEIV(GX)"||intended_device_family===="cycloneiv(gx)"||intended_device_family===="Cyclone III GX"||intended_device_family===="CYCLONE III GX"||intended_device_family===="cyclone iii gx"||intended_device_family===="CycloneIII GX"||intended_device_family===="CYCLONEIII GX"||intended_device_family===="cycloneiii gx"||intended_device_family===="Cyclone IIIGX"||intended_device_family===="CYCLONE IIIGX"||intended_device_family===="cyclone iiigx"||intended_device_family===="CycloneIIIGX"||intended_device_family===="CYCLONEIIIGX"||intended_device_family===="cycloneiiigx"||intended_device_family===="Cyclone III GL"||intended_device_family===="CYCLONE III GL"||intended_device_family===="cyclone iii gl"||intended_device_family===="CycloneIII GL"||intended_device_family===="CYCLONEIII GL"||intended_device_family===="cycloneiii gl"||intended_device_family===="Cyclone IIIGL"||intended_device_family===="CYCLONE IIIGL"||intended_device_family===="cyclone iiigl"||intended_device_family===="CycloneIIIGL"||intended_device_family===="CYCLONEIIIGL"||intended_device_family===="cycloneiiigl"||intended_device_family===="Stingray"||intended_device_family===="STINGRAY"||intended_device_family===="stingray"||intended_device_family===="Cyclone IV E"||intended_device_family===="CYCLONE IV E"||intended_device_family===="cyclone iv e"||intended_device_family===="CycloneIV E"||intended_device_family===="CYCLONEIV E"||intended_device_family===="cycloneiv e"||intended_device_family===="Cyclone IVE"||intended_device_family===="CYCLONE IVE"||intended_device_family===="cyclone ive"||intended_device_family===="CycloneIVE"||intended_device_family===="CYCLONEIVE"||intended_device_family===="cycloneive"?1::0
G family_cyclone vector  = intended_device_family===="Cyclone"||intended_device_family===="CYCLONE"||intended_device_family===="cyclone"||intended_device_family===="ACEX2K"||intended_device_family===="acex2k"||intended_device_family===="ACEX 2K"||intended_device_family===="acex 2k"||intended_device_family===="Tornado"||intended_device_family===="TORNADO"||intended_device_family===="tornado"?1::0
G family_base_cycloneii vector  = intended_device_family===="Cyclone II"||intended_device_family===="CYCLONE II"||intended_device_family===="cyclone ii"||intended_device_family===="Cycloneii"||intended_device_family===="CYCLONEII"||intended_device_family===="cycloneii"||intended_device_family===="Magellan"||intended_device_family===="MAGELLAN"||intended_device_family===="magellan"?1::0
G family_cycloneii vector  = family_base_cycloneii====1||family_cycloneiii====1?1::0
G family_base_stratix vector  = intended_device_family===="Stratix"||intended_device_family===="STRATIX"||intended_device_family===="stratix"||intended_device_family===="Yeager"||intended_device_family===="YEAGER"||intended_device_family===="yeager"||intended_device_family===="Stratix GX"||intended_device_family===="STRATIX GX"||intended_device_family===="stratix gx"||intended_device_family===="Stratix-GX"||intended_device_family===="STRATIX-GX"||intended_device_family===="stratix-gx"||intended_device_family===="StratixGX"||intended_device_family===="STRATIXGX"||intended_device_family===="stratixgx"||intended_device_family===="Aurora"||intended_device_family===="AURORA"||intended_device_family===="aurora"?1::0
G family_base_stratixii vector  = intended_device_family===="Stratix II"||intended_device_family===="STRATIX II"||intended_device_family===="stratix ii"||intended_device_family===="StratixII"||intended_device_family===="STRATIXII"||intended_device_family===="stratixii"||intended_device_family===="Armstrong"||intended_device_family===="ARMSTRONG"||intended_device_family===="armstrong"||intended_device_family===="Stratix II GX"||intended_device_family===="STRATIX II GX"||intended_device_family===="stratix ii gx"||intended_device_family===="StratixIIGX"||intended_device_family===="STRATIXIIGX"||intended_device_family===="stratixiigx"||intended_device_family===="Arria GX"||intended_device_family===="ARRIA GX"||intended_device_family===="arria gx"||intended_device_family===="ArriaGX"||intended_device_family===="ARRIAGX"||intended_device_family===="arriagx"||intended_device_family===="Stratix II GX Lite"||intended_device_family===="STRATIX II GX LITE"||intended_device_family===="stratix ii gx lite"||intended_device_family===="StratixIIGXLite"||intended_device_family===="STRATIXIIGXLITE"||intended_device_family===="stratixiigxlite"||family_hardcopyii====1?1::0
G family_has_lutram vector  = family_stratixiii====1||family_stratixv====1||family_base_arriav====1?1::0
G family_has_stratixv_style_ram vector  = family_base_arriav====1||family_stratixv====1?1::0
G family_has_stratixiii_style_ram vector  = family_stratixiii====1||family_cycloneiii====1?1::0
G family_has_m512 vector  = (intended_device_family===="StratixHC"||family_base_stratix====1||family_base_stratixii====1)&&family_hardcopyii====0?1::0
G family_has_megaram vector  = (intended_device_family===="StratixHC"||family_base_stratix====1||family_base_stratixii====1||family_stratixiii====1)&&family_arriaiigx====0&&family_stratixv====0&&family_base_arriav====0?1::0
G family_has_stratixi_style_ram vector  = intended_device_family===="StratixHC"||family_base_stratix====1||family_cyclone====1?1::0
G is_write_on_positive_edge vector  = ram_block_type===="M-RAM"||ram_block_type===="MEGARAM"||ram_block_type===="M9K"||ram_block_type===="M20K"||ram_block_type===="M10K"||ram_block_type===="M144K"||family_has_stratixv_style_ram====1&&is_lutram====1||(family_has_stratixv_style_ram====1||family_has_stratixiii_style_ram====1)&&ram_block_type===="AUTO"?1::0
G lutram_single_port_fast_read vector  = is_lutram====1&&(read_during_write_mode_port_a===="DONT_CARE"||outdata_reg_a===="UNREGISTERED")&&operation_mode===="SINGLE_PORT"?1::0
G lutram_dual_port_fast_read vector  = is_lutram====1&&(read_during_write_mode_mixed_ports===="NEW_DATA"||read_during_write_mode_mixed_ports===="DONT_CARE"||read_during_write_mode_mixed_ports===="CONSTRAINED_DONT_CARE"||read_during_write_mode_mixed_ports===="OLD_DATA"&&outdata_reg_b===="UNREGISTERED")?1::0
G s3_address_aclr_a vector  = (family_has_stratixv_style_ram||family_stratixiii)&&is_lutram!==1&&outdata_reg_a!=="CLOCK0"&&outdata_reg_a!=="CLOCK1"?1::0
G s3_address_aclr_b vector  = (family_has_stratixv_style_ram||family_stratixiii)&&is_lutram!==1&&outdata_reg_b!=="CLOCK0"&&outdata_reg_b!=="CLOCK1"?1::0
G i_address_aclr_family_a vector  = (family_has_stratixv_style_ram====1||family_has_stratixiii_style_ram====1)&&operation_mode!=="ROM"||family_base_stratixii====1||family_base_cycloneii====1?1::0
G i_address_aclr_family_b vector  = (family_has_stratixv_style_ram====1||family_has_stratixiii_style_ram====1)&&operation_mode!=="DUAL_PORT"||is_lutram====1&&operation_mode===="DUAL_PORT"&&read_during_write_mode_mixed_ports===="OLD_DATA"||family_base_stratixii====1||family_base_cycloneii====1?1::0
P wren_a _in tri0
V wren_a - - - -
P wren_b _in tri0
V wren_b - - - -
P rden_a _in tri1
V rden_a - - - -
P rden_b _in tri1
V rden_b - - - -
P data_a _in wire[width_a-1:0]
V data_a - - - -
P data_b _in wire[width_b-1:0]
V data_b - - - -
P address_a _in wire[widthad_a-1:0]
V address_a - - - -
P address_b _in wire[widthad_b-1:0]
V address_b - - - -
P clock0 _in tri1
V clock0 - - - -
P clock1 _in wire
V clock1 - - - -
P clocken0 _in tri1
V clocken0 - - - -
P clocken1 _in tri1
V clocken1 - - - -
P clocken2 _in tri1
V clocken2 - - - -
P clocken3 _in tri1
V clocken3 - - - -
P aclr0 _in tri0
V aclr0 - - - -
P aclr1 _in tri0
V aclr1 - - - -
P byteena_a _in wire[width_byteena_a-1:0]
V byteena_a - - - -
P byteena_b _in wire[width_byteena_b-1:0]
V byteena_b - - - -
P addressstall_a _in tri0
V addressstall_a - - - -
P addressstall_b _in tri0
V addressstall_b - - - -
P q_a _out wire[width_a-1:0]
V q_a - - - -
P q_b _out wire[width_b-1:0]
V q_b - - - -
P eccstatus _out wire[width_eccstatus-1:0]
V eccstatus - - - -
I ALTERA_DEVICE_FAMILIES dev 
I ALTERA_MF_MEMORY_INITIALIZATION mem 
X altsyncram
E alt3pram VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G width integer  = 1
G widthad integer  = 1
G numwords integer  = 0
G lpm_file string  = "UNUSED"
G lpm_hint string  = "USE_EAB==ON"
G indata_reg string  = "UNREGISTERED"
G indata_aclr string  = "ON"
G write_reg string  = "UNREGISTERED"
G write_aclr string  = "ON"
G rdaddress_reg_a string  = "UNREGISTERED"
G rdaddress_aclr_a string  = "ON"
G rdcontrol_reg_a string  = "UNREGISTERED"
G rdcontrol_aclr_a string  = "ON"
G rdaddress_reg_b string  = "UNREGISTERED"
G rdaddress_aclr_b string  = "ON"
G rdcontrol_reg_b string  = "UNREGISTERED"
G rdcontrol_aclr_b string  = "ON"
G outdata_reg_a string  = "UNREGISTERED"
G outdata_aclr_a string  = "ON"
G outdata_reg_b string  = "UNREGISTERED"
G outdata_aclr_b string  = "ON"
G intended_device_family string  = "Stratix"
G ram_block_type string  = "AUTO"
G maximum_depth integer  = 0
G lpm_type string  = "alt3pram"
P wren _in tri0
V wren - - - -
P data _in wire[width-1:0]
V data - - - -
P wraddress _in wire[widthad-1:0]
V wraddress - - - -
P inclock _in tri1
V inclock - - - -
P inclocken _in tri1
V inclocken - - - -
P rden_a _in tri1
V rden_a - - - -
P rden_b _in tri1
V rden_b - - - -
P rdaddress_a _in wire[widthad-1:0]
V rdaddress_a - - - -
P rdaddress_b _in wire[widthad-1:0]
V rdaddress_b - - - -
P outclock _in tri1
V outclock - - - -
P outclocken _in tri1
V outclocken - - - -
P aclr _in tri0
V aclr - - - -
P qa _out wire[width-1:0]
V qa - - - -
P qb _out wire[width-1:0]
V qb - - - -
IIM altsyncram ALTERA_DEVICE_FAMILIES ALTERA_MF_MEMORY_INITIALIZATION 
IIM altsyncram ALTERA_DEVICE_FAMILIES ALTERA_MF_MEMORY_INITIALIZATION 
I ALTERA_DEVICE_FAMILIES dev 
I ALTERA_MF_MEMORY_INITIALIZATION mem 
I ALTERA_MF_HINT_EVALUATION eva 
I altsyncram u0 
I altsyncram u1 
X alt3pram
E parallel_add VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G width integer  = 4
G size integer  = 2
G widthr integer  = 4
G shift integer  = 0
G msw_subtract string  = "NO"
G representation string  = "UNSIGNED"
G pipeline integer  = 0
G result_alignment string  = "LSB"
G lpm_type string  = "parallel_add"
G lpm_hint string  = "UNUSED"
P data _in wire[width*size-1:0]
V data - - - -
P clock _in wire
V clock - - - -
P aclr _in wire
V aclr - - - -
P clken _in wire
V clken - - - -
P result _out wire[widthr-1:0]
V result - - - -
IB
ISB ceil_log2  integer[31:0]
ISP input_num _in reg[width+size+shift*(size-1)+30-1:0]
ISST i integer[31:0]
ISST try_result reg[width+size+shift*(size-1)+30-1:0]
ISE ceil_log2
ISB ^ceil_log2^^ $
ISE ^ceil_log2^^
ISB ^ceil_log2^^^OUT $
ISE ^ceil_log2^^^OUT
IE
X parallel_add
E scfifo VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G lpm_width integer  = 1
G lpm_widthu integer  = 1
G lpm_numwords integer  = 2
G lpm_showahead string  = "OFF"
G lpm_type string  = "scfifo"
G lpm_hint string  = "USE_EAB==ON"
G intended_device_family string  = "Stratix"
G underflow_checking string  = "ON"
G overflow_checking string  = "ON"
G allow_rwcycle_when_full string  = "OFF"
G use_eab string  = "ON"
G add_ram_output_register string  = "OFF"
G almost_full_value integer  = 0
G almost_empty_value integer  = 0
G maximum_depth integer  = 0
G showahead_area vector  = lpm_showahead===="ON"&&add_ram_output_register===="OFF"
G showahead_speed vector  = lpm_showahead===="ON"&&add_ram_output_register===="ON"
G legacy_speed vector  = lpm_showahead===="OFF"&&add_ram_output_register===="ON"
P data _in wire[lpm_width-1:0]
V data - - - -
P clock _in wire
V clock - - - -
P wrreq _in wire
V wrreq - - - -
P rdreq _in wire
V rdreq - - - -
P aclr _in tri0
V aclr - - - -
P sclr _in wire
V sclr - - - -
P q _out wire[lpm_width-1:0]
V q - - - -
P usedw _out wire[lpm_widthu-1:0]
V usedw - - - -
P full _out wire
V full - - - -
P empty _out wire
V empty - - - -
P almost_full _out wire
V almost_full - - - -
P almost_empty _out wire
V almost_empty - - - -
I ALTERA_DEVICE_FAMILIES dev 
X scfifo
E altshift_taps VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G number_of_taps integer  = 4
G tap_distance integer  = 3
G width integer  = 8
G power_up_state string  = "CLEARED"
G lpm_type string  = "altshift_taps"
G intended_device_family string  = "Stratix"
G lpm_hint string  = "UNUSED"
G RAM_WIDTH vector  = width*number_of_taps
G TOTAL_TAP_DISTANCE vector  = number_of_taps*tap_distance
P shiftin _in wire[width-1:0]
V shiftin - - - -
P clock _in wire
V clock - - - -
P clken _in tri1
V clken - - - -
P aclr _in tri0
V aclr - - - -
P shiftout _out reg[width-1:0]
V shiftout - - - -
P taps _out reg[RAM_WIDTH-1:0]
V taps - - - -
X altshift_taps
E a_graycounter VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G width integer  = 3
G pvalue integer  = 0
G lpm_hint string  = "UNUSED"
G lpm_type string  = "a_graycounter"
P clock _in wire
V clock - - - -
P cnt_en _in tri1
V cnt_en - - - -
P clk_en _in tri1
V clk_en - - - -
P updown _in tri1
V updown - - - -
P aclr _in tri0
V aclr - - - -
P sclr _in tri0
V sclr - - - -
P q _out wire[width-1:0]
V q - - - -
P qbin _out wire[width-1:0]
V qbin - - - -
X a_graycounter
E altsquare VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G data_width integer  = 1
G result_width integer  = 1
G pipeline integer  = 0
G representation string  = "UNSIGNED"
G result_alignment string  = "LSB"
G lpm_hint string  = "UNUSED"
G lpm_type string  = "altsquare"
P data _in wire[data_width-1:0]
V data - - - -
P clock _in tri1
V clock - - - -
P ena _in wire
V ena - - - -
P aclr _in tri0
V aclr - - - -
P result _out wire[result_width-1:0]
V result - - - -
X altsquare
E altera_std_synchronizer VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G depth integer  = 3
P clk _in wire
V clk - - - -
P reset_n _in wire
V reset_n - - - -
P din _in wire
V din - - - -
P dout _out wire
V dout - - - -
X altera_std_synchronizer
E altera_std_synchronizer_bundle VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G width integer  = 1
G depth integer  = 3
P clk _in wire
V clk - - - -
P reset_n _in wire
V reset_n - - - -
P din _in wire[width-1:0]
V din - - - -
P dout _out wire[width-1:0]
V dout - - - -
X altera_std_synchronizer_bundle
E alt_cal VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G number_of_channels integer  = 1
G channel_address_width integer  = 1
G sim_model_mode string  = "TRUE"
G lpm_type string  = "alt_cal"
G lpm_hint string  = "UNUSED"
P busy _out wire
V busy - - - -
P cal_error _out wire[number_of_channels-1:0]
V cal_error - - - -
P clock _in wire
V clock - - - -
P dprio_addr _out wire[15:0]
V dprio_addr - - - -
P dprio_busy _in wire
V dprio_busy - - - -
P dprio_datain _in wire[15:0]
V dprio_datain - - - -
P dprio_dataout _out wire[15:0]
V dprio_dataout - - - -
P dprio_rden _out wire
V dprio_rden - - - -
P dprio_wren _out wire
V dprio_wren - - - -
P quad_addr _out wire[8:0]
V quad_addr - - - -
P remap_addr _in wire[11:0]
V remap_addr - - - -
P reset _in wire
V reset - - - -
P retain_addr _out wire[0:0]
V retain_addr - - - -
P start _in wire
V start - - - -
P transceiver_init _in wire
V transceiver_init - - - -
P testbuses _in wire[4*number_of_channels-1:0]
V testbuses - - - -
X alt_cal
E alt_cal_mm VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G number_of_channels integer  = 1
G channel_address_width integer  = 1
G sim_model_mode string  = "TRUE"
G lpm_type string  = "alt_cal_mm"
G lpm_hint string  = "UNUSED"
G idle integer  = 5'd00000
G ch_wait integer  = 5'd1
G testbus_set integer  = 5'd2
G offsets_pden_rd integer  = 5'd3
G offsets_pden_wr integer  = 5'd4
G cal_pd_wr integer  = 5'd5
G cal_rx_rd integer  = 5'd6
G cal_rx_wr integer  = 5'd7
G dprio_wait integer  = 5'd8
G sample_tb integer  = 5'd9
G test_input integer  = 5'd10
G ch_adv integer  = 5'd12
G dprio_read integer  = 5'd14
G dprio_write integer  = 5'd15
G kick_start_rd integer  = 5'd13
G kick_start_wr integer  = 5'd16
G kick_pause integer  = 5'd17
G kick_delay_oc integer  = 5'd18
G sample_length integer  = 8'd00000000
P busy _out wire
V busy - - - -
P cal_error _out wire[number_of_channels-1:0]
V cal_error - - - -
P clock _in wire
V clock - - - -
P dprio_addr _out wire[15:0]
V dprio_addr - - - -
P dprio_busy _in wire
V dprio_busy - - - -
P dprio_datain _in wire[15:0]
V dprio_datain - - - -
P dprio_dataout _out wire[15:0]
V dprio_dataout - - - -
P dprio_rden _out wire
V dprio_rden - - - -
P dprio_wren _out wire
V dprio_wren - - - -
P quad_addr _out wire[8:0]
V quad_addr - - - -
P remap_addr _in wire[11:0]
V remap_addr - - - -
P reset _in wire
V reset - - - -
P retain_addr _out wire[0:0]
V retain_addr - - - -
P start _in wire
V start - - - -
P transceiver_init _in wire
V transceiver_init - - - -
P testbuses _in wire[4*number_of_channels-1:0]
V testbuses - - - -
X alt_cal_mm
E alt_cal_c3gxb VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G number_of_channels integer  = 1
G channel_address_width integer  = 1
G sim_model_mode string  = "TRUE"
G lpm_type string  = "alt_cal_c3gxb"
G lpm_hint string  = "UNUSED"
P busy _out wire
V busy - - - -
P cal_error _out wire[number_of_channels-1:0]
V cal_error - - - -
P clock _in wire
V clock - - - -
P dprio_addr _out wire[15:0]
V dprio_addr - - - -
P dprio_busy _in wire
V dprio_busy - - - -
P dprio_datain _in wire[15:0]
V dprio_datain - - - -
P dprio_dataout _out wire[15:0]
V dprio_dataout - - - -
P dprio_rden _out wire
V dprio_rden - - - -
P dprio_wren _out wire
V dprio_wren - - - -
P quad_addr _out wire[8:0]
V quad_addr - - - -
P remap_addr _in wire[11:0]
V remap_addr - - - -
P reset _in wire
V reset - - - -
P retain_addr _out wire[0:0]
V retain_addr - - - -
P start _in wire
V start - - - -
P testbuses _in wire[number_of_channels-1:0]
V testbuses - - - -
X alt_cal_c3gxb
E alt_cal_sv VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G number_of_channels integer  = 1
G channel_address_width integer  = 1
G sim_model_mode string  = "TRUE"
G lpm_type string  = "alt_cal_sv"
G lpm_hint string  = "UNUSED"
G sample_length integer  = 8'd100
G pma_base_address integer  = 12'h000
G COUNTER_WIDTH local integer  = 9
P busy _out wire
V busy - - - -
P clock _in wire
V clock - - - -
P dprio_addr _out wire[15:0]
V dprio_addr - - - -
P dprio_busy _in wire
V dprio_busy - - - -
P dprio_datain _in wire[15:0]
V dprio_datain - - - -
P dprio_dataout _out wire[15:0]
V dprio_dataout - - - -
P dprio_rden _out wire
V dprio_rden - - - -
P dprio_wren _out wire
V dprio_wren - - - -
P quad_addr _out wire[8:0]
V quad_addr - - - -
P remap_addr _in wire[11:0]
V remap_addr - - - -
P reset _in wire
V reset - - - -
P start _in wire
V start - - - -
P testbuses _in wire[7:0]
V testbuses - - - -
X alt_cal_sv
E alt_aeq_s4 VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G show_errors string  = "NO"
G radce_hflck integer  = 15'h0000
G radce_lflck integer  = 15'h0000
G use_hw_conv_det integer  = 1'b0
G number_of_channels integer  = 5
G channel_address_width integer  = 3
G lpm_type string  = "alt_aeq_s4"
G lpm_hint string  = "UNUSED"
P reconfig_clk _in wire
V reconfig_clk - - - -
P aclr _in wire
V aclr - - - -
P calibrate _in wire
V calibrate - - - -
P shutdown _in wire
V shutdown - - - -
P all_channels _in wire
V all_channels - - - -
P logical_channel_address _in wire[channel_address_width-1:0]
V logical_channel_address - - - -
P remap_address _in wire[11:0]
V remap_address - - - -
P quad_address _out wire[8:0]
V quad_address - - - -
P adce_done _in wire[number_of_channels-1:0]
V adce_done - - - -
P busy _out wire
V busy - - - -
P adce_standby _out reg[number_of_channels-1:0]
V adce_standby - - - -
P adce_continuous _in wire
V adce_continuous - - - -
P adce_cal_busy _out wire
V adce_cal_busy - - - -
P dprio_busy _in wire
V dprio_busy - - - -
P dprio_in _in wire[15:0]
V dprio_in - - - -
P dprio_wren _out wire
V dprio_wren - - - -
P dprio_rden _out wire
V dprio_rden - - - -
P dprio_addr _out wire[15:0]
V dprio_addr - - - -
P dprio_data _out wire[15:0]
V dprio_data - - - -
P eqout _out wire[3:0]
V eqout - - - -
P timeout _out wire
V timeout - - - -
P testbuses _in wire[7*number_of_channels-1:0]
V testbuses - - - -
P testbus_sels _out wire[4*number_of_channels-1:0]
V testbus_sels - - - -
P conv_error _out wire[number_of_channels-1:0]
V conv_error - - - -
P error _out wire[number_of_channels-1:0]
V error - - - -
X alt_aeq_s4
E alt_eyemon VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G channel_address_width integer  = 3
G lpm_type string  = "alt_eyemon"
G lpm_hint string  = "UNUSED"
G avmm_slave_addr_width integer  = 16
G avmm_slave_rdata_width integer  = 16
G avmm_slave_wdata_width integer  = 16
G avmm_master_addr_width integer  = 16
G avmm_master_rdata_width integer  = 16
G avmm_master_wdata_width integer  = 16
G dprio_addr_width integer  = 16
G dprio_data_width integer  = 16
G ireg_chaddr_width vector  = channel_address_width
G ireg_wdaddr_width integer  = 2
G ireg_data_width integer  = 16
G ST_IDLE integer  = 2'd00
G ST_WRITE integer  = 2'd1
G ST_READ integer  = 2'd2
P i_resetn _in wire
V i_resetn - - - -
P i_avmm_clk _in wire
V i_avmm_clk - - - -
P i_avmm_saddress _in wire[avmm_slave_addr_width-1:0]
V i_avmm_saddress - - - -
P i_avmm_sread _in wire
V i_avmm_sread - - - -
P i_avmm_swrite _in wire
V i_avmm_swrite - - - -
P i_avmm_swritedata _in wire[avmm_slave_wdata_width-1:0]
V i_avmm_swritedata - - - -
P o_avmm_sreaddata _out wire[avmm_slave_rdata_width-1:0]
V o_avmm_sreaddata - - - -
P o_avmm_swaitrequest _out reg
V o_avmm_swaitrequest - - - -
P i_remap_phase _in wire
V i_remap_phase - - - -
P i_remap_address _in wire[11:0]
V i_remap_address - - - -
P o_quad_address _out wire[8:0]
V o_quad_address - - - -
P o_reconfig_busy _out wire
V o_reconfig_busy - - - -
P i_dprio_busy _in wire
V i_dprio_busy - - - -
P i_dprio_in _in wire[dprio_data_width-1:0]
V i_dprio_in - - - -
P o_dprio_wren _out wire
V o_dprio_wren - - - -
P o_dprio_rden _out wire
V o_dprio_rden - - - -
P o_dprio_addr _out wire[dprio_addr_width-1:0]
V o_dprio_addr - - - -
P o_dprio_data _out wire[dprio_data_width-1:0]
V o_dprio_data - - - -
X alt_eyemon
E alt_dfe VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G channel_address_width integer  = 3
G lpm_type string  = "alt_dfe"
G lpm_hint string  = "UNUSED"
G avmm_slave_addr_width integer  = 16
G avmm_slave_rdata_width integer  = 16
G avmm_slave_wdata_width integer  = 16
G avmm_master_addr_width integer  = 16
G avmm_master_rdata_width integer  = 16
G avmm_master_wdata_width integer  = 16
G dprio_addr_width integer  = 16
G dprio_data_width integer  = 16
G ireg_chaddr_width vector  = channel_address_width
G ireg_wdaddr_width integer  = 2
G ireg_data_width integer  = 16
G ST_IDLE integer  = 2'd00
G ST_WRITE integer  = 2'd1
G ST_READ integer  = 2'd2
P i_resetn _in wire
V i_resetn - - - -
P i_avmm_clk _in wire
V i_avmm_clk - - - -
P i_avmm_saddress _in wire[avmm_slave_addr_width-1:0]
V i_avmm_saddress - - - -
P i_avmm_sread _in wire
V i_avmm_sread - - - -
P i_avmm_swrite _in wire
V i_avmm_swrite - - - -
P i_avmm_swritedata _in wire[avmm_slave_wdata_width-1:0]
V i_avmm_swritedata - - - -
P o_avmm_sreaddata _out wire[avmm_slave_rdata_width-1:0]
V o_avmm_sreaddata - - - -
P o_avmm_swaitrequest _out reg
V o_avmm_swaitrequest - - - -
P i_remap_address _in wire[11:0]
V i_remap_address - - - -
P o_quad_address _out wire[8:0]
V o_quad_address - - - -
P o_reconfig_busy _out wire
V o_reconfig_busy - - - -
P i_dprio_busy _in wire
V i_dprio_busy - - - -
P i_dprio_in _in wire[dprio_data_width-1:0]
V i_dprio_in - - - -
P o_dprio_wren _out wire
V o_dprio_wren - - - -
P o_dprio_rden _out wire
V o_dprio_rden - - - -
P o_dprio_addr _out wire[dprio_addr_width-1:0]
V o_dprio_addr - - - -
P o_dprio_data _out wire[dprio_data_width-1:0]
V o_dprio_data - - - -
X alt_dfe
E signal_gen VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G sld_node_ir_width integer  = 1
G sld_node_n_scan integer  = 0
G sld_node_total_length integer  = 0
G sld_node_sim_action string  = "()"
P tck _out reg
V tck - - - -
P tms _out reg
V tms - - - -
P tdi _out reg
V tdi - - - -
P jtag_usr1 _in wire
V jtag_usr1 - - - -
P tdo _in wire
V tdo - - - -
IB
ISB hexToBits  reg[3:0]
ISP character _in reg[7:0]
ISE hexToBits
ISB ^hexToBits^^ $
ISE ^hexToBits^^
ISB ^hexToBits^^^OUT $
ISE ^hexToBits^^^OUT
ISB clock_tck -
ISP in_tms _in reg
ISP in_tdi _in reg
ISE clock_tck
ISB ^clock_tck^^ $
ISE ^clock_tck^^
ISB ^clock_tck^^^OUT $
ISE ^clock_tck^^^OUT
ISB goto_update_state -
ISE goto_update_state
ISB ^goto_update_state^^ $
ISE ^goto_update_state^^
ISB ^goto_update_state^^^OUT $
ISE ^goto_update_state^^^OUT
ISB reset_jtag -
ISST idx integer[31:0]
ISE reset_jtag
ISB ^reset_jtag^^ $
ISE ^reset_jtag^^
ISB ^reset_jtag^^^OUT $
ISE ^reset_jtag^^^OUT
ISB jtag_ir_usr0 -
ISST i integer[31:0]
ISE jtag_ir_usr0
ISB ^jtag_ir_usr0^^ $
ISE ^jtag_ir_usr0^^
ISB ^jtag_ir_usr0^^^OUT $
ISE ^jtag_ir_usr0^^^OUT
ISB jtag_ir_usr1 -
ISST i integer[31:0]
ISE jtag_ir_usr1
ISB ^jtag_ir_usr1^^ $
ISE ^jtag_ir_usr1^^
ISB ^jtag_ir_usr1^^^OUT $
ISE ^jtag_ir_usr1^^^OUT
ISB send_force_ir_capture -
ISST i integer[31:0]
ISE send_force_ir_capture
ISB ^send_force_ir_capture^^ $
ISE ^send_force_ir_capture^^
ISB ^send_force_ir_capture^^^OUT $
ISE ^send_force_ir_capture^^^OUT
ISB goto_dr_shift_state -
ISE goto_dr_shift_state
ISB ^goto_dr_shift_state^^ $
ISE ^goto_dr_shift_state^^
ISB ^goto_dr_shift_state^^^OUT $
ISE ^goto_dr_shift_state^^^OUT
ISB v_ir_scan -
ISP length _in reg[31:0]
ISST i integer[31:0]
ISE v_ir_scan
ISB ^v_ir_scan^^ $
ISE ^v_ir_scan^^
ISB ^v_ir_scan^^^OUT $
ISE ^v_ir_scan^^^OUT
ISB v_dr_scan -
ISP length _in reg[31:0]
ISST i integer[31:0]
ISE v_dr_scan
ISB ^v_dr_scan^^ $
ISE ^v_dr_scan^^
ISB ^v_dr_scan^^^OUT $
ISE ^v_dr_scan^^^OUT
IE
X signal_gen
E jtag_tap_controller VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G ir_register_width integer  = 16
P tck _in wire
V tck - - - -
P tms _in wire
V tms - - - -
P tdi _in wire
V tdi - - - -
P jtag_tdo _in wire
V jtag_tdo - - - -
P tdo _out wire
V tdo - - - -
P jtag_tck _out wire
V jtag_tck - - - -
P jtag_tms _out wire
V jtag_tms - - - -
P jtag_tdi _out wire
V jtag_tdi - - - -
P jtag_state_tlr _out reg
V jtag_state_tlr - - - -
P jtag_state_rti _out reg
V jtag_state_rti - - - -
P jtag_state_drs _out reg
V jtag_state_drs - - - -
P jtag_state_cdr _out reg
V jtag_state_cdr - - - -
P jtag_state_sdr _out reg
V jtag_state_sdr - - - -
P jtag_state_e1dr _out reg
V jtag_state_e1dr - - - -
P jtag_state_pdr _out reg
V jtag_state_pdr - - - -
P jtag_state_e2dr _out reg
V jtag_state_e2dr - - - -
P jtag_state_udr _out reg
V jtag_state_udr - - - -
P jtag_state_irs _out reg
V jtag_state_irs - - - -
P jtag_state_cir _out reg
V jtag_state_cir - - - -
P jtag_state_sir _out reg
V jtag_state_sir - - - -
P jtag_state_e1ir _out reg
V jtag_state_e1ir - - - -
P jtag_state_pir _out reg
V jtag_state_pir - - - -
P jtag_state_e2ir _out reg
V jtag_state_e2ir - - - -
P jtag_state_uir _out reg
V jtag_state_uir - - - -
P jtag_usr1 _out wire
V jtag_usr1 - - - -
X jtag_tap_controller
E dummy_hub VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G sld_node_ir_width integer  = 16
P jtag_tck _in wire
V jtag_tck - - - -
P jtag_tdi _in wire
V jtag_tdi - - - -
P jtag_tms _in wire
V jtag_tms - - - -
P jtag_usr1 _in wire
V jtag_usr1 - - - -
P jtag_state_tlr _in wire
V jtag_state_tlr - - - -
P jtag_state_rti _in wire
V jtag_state_rti - - - -
P jtag_state_drs _in wire
V jtag_state_drs - - - -
P jtag_state_cdr _in wire
V jtag_state_cdr - - - -
P jtag_state_sdr _in wire
V jtag_state_sdr - - - -
P jtag_state_e1dr _in wire
V jtag_state_e1dr - - - -
P jtag_state_pdr _in wire
V jtag_state_pdr - - - -
P jtag_state_e2dr _in wire
V jtag_state_e2dr - - - -
P jtag_state_udr _in wire
V jtag_state_udr - - - -
P jtag_state_irs _in wire
V jtag_state_irs - - - -
P jtag_state_cir _in wire
V jtag_state_cir - - - -
P jtag_state_sir _in wire
V jtag_state_sir - - - -
P jtag_state_e1ir _in wire
V jtag_state_e1ir - - - -
P jtag_state_pir _in wire
V jtag_state_pir - - - -
P jtag_state_e2ir _in wire
V jtag_state_e2ir - - - -
P jtag_state_uir _in wire
V jtag_state_uir - - - -
P dummy_tdo _in wire
V dummy_tdo - - - -
P virtual_ir_out _in wire[sld_node_ir_width-1:0]
V virtual_ir_out - - - -
P jtag_tdo _out wire
V jtag_tdo - - - -
P dummy_tck _out wire
V dummy_tck - - - -
P dummy_tdi _out wire
V dummy_tdi - - - -
P dummy_tms _out wire
V dummy_tms - - - -
P dummy_state_tlr _out wire
V dummy_state_tlr - - - -
P dummy_state_rti _out wire
V dummy_state_rti - - - -
P dummy_state_drs _out wire
V dummy_state_drs - - - -
P dummy_state_cdr _out wire
V dummy_state_cdr - - - -
P dummy_state_sdr _out wire
V dummy_state_sdr - - - -
P dummy_state_e1dr _out wire
V dummy_state_e1dr - - - -
P dummy_state_pdr _out wire
V dummy_state_pdr - - - -
P dummy_state_e2dr _out wire
V dummy_state_e2dr - - - -
P dummy_state_udr _out wire
V dummy_state_udr - - - -
P dummy_state_irs _out wire
V dummy_state_irs - - - -
P dummy_state_cir _out wire
V dummy_state_cir - - - -
P dummy_state_sir _out wire
V dummy_state_sir - - - -
P dummy_state_e1ir _out wire
V dummy_state_e1ir - - - -
P dummy_state_pir _out wire
V dummy_state_pir - - - -
P dummy_state_e2ir _out wire
V dummy_state_e2ir - - - -
P dummy_state_uir _out wire
V dummy_state_uir - - - -
P virtual_state_cdr _out wire
V virtual_state_cdr - - - -
P virtual_state_sdr _out wire
V virtual_state_sdr - - - -
P virtual_state_e1dr _out wire
V virtual_state_e1dr - - - -
P virtual_state_pdr _out wire
V virtual_state_pdr - - - -
P virtual_state_e2dr _out wire
V virtual_state_e2dr - - - -
P virtual_state_udr _out wire
V virtual_state_udr - - - -
P virtual_state_cir _out wire
V virtual_state_cir - - - -
P virtual_state_uir _out wire
V virtual_state_uir - - - -
P virtual_ir_in _out reg[sld_node_ir_width-1:0]
V virtual_ir_in - - - -
X dummy_hub
E sld_virtual_jtag VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G lpm_type string  = "SLD_VIRTUAL_JTAG"
G lpm_hint string  = "SLD_VIRTUAL_JTAG"
G sld_auto_instance_index string  = "NO"
G sld_instance_index integer  = 0
G sld_ir_width integer  = 1
G sld_sim_n_scan integer  = 0
G sld_sim_total_length integer  = 0
G sld_sim_action string  = ""
P tdo _in wire
V tdo - - - -
P ir_out _in wire[sld_ir_width-1:0]
V ir_out - - - -
P tck _out wire
V tck - - - -
P tdi _out wire
V tdi - - - -
P ir_in _out wire[sld_ir_width-1:0]
V ir_in - - - -
P virtual_state_cdr _out wire
V virtual_state_cdr - - - -
P virtual_state_sdr _out wire
V virtual_state_sdr - - - -
P virtual_state_e1dr _out wire
V virtual_state_e1dr - - - -
P virtual_state_pdr _out wire
V virtual_state_pdr - - - -
P virtual_state_e2dr _out wire
V virtual_state_e2dr - - - -
P virtual_state_udr _out wire
V virtual_state_udr - - - -
P virtual_state_cir _out wire
V virtual_state_cir - - - -
P virtual_state_uir _out wire
V virtual_state_uir - - - -
P jtag_state_tlr _out wire
V jtag_state_tlr - - - -
P jtag_state_rti _out wire
V jtag_state_rti - - - -
P jtag_state_sdrs _out wire
V jtag_state_sdrs - - - -
P jtag_state_cdr _out wire
V jtag_state_cdr - - - -
P jtag_state_sdr _out wire
V jtag_state_sdr - - - -
P jtag_state_e1dr _out wire
V jtag_state_e1dr - - - -
P jtag_state_pdr _out wire
V jtag_state_pdr - - - -
P jtag_state_e2dr _out wire
V jtag_state_e2dr - - - -
P jtag_state_udr _out wire
V jtag_state_udr - - - -
P jtag_state_sirs _out wire
V jtag_state_sirs - - - -
P jtag_state_cir _out wire
V jtag_state_cir - - - -
P jtag_state_sir _out wire
V jtag_state_sir - - - -
P jtag_state_e1ir _out wire
V jtag_state_e1ir - - - -
P jtag_state_pir _out wire
V jtag_state_pir - - - -
P jtag_state_e2ir _out wire
V jtag_state_e2ir - - - -
P jtag_state_uir _out wire
V jtag_state_uir - - - -
P tms _out wire
V tms - - - -
I signal_gen user_input 
I jtag_tap_controller jtag 
I dummy_hub hub 
X sld_virtual_jtag
E sld_signaltap VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G SLD_CURRENT_RESOURCE_WIDTH integer  = 0
G SLD_INVERSION_MASK string  = "0"
G SLD_POWER_UP_TRIGGER integer  = 0
G SLD_ADVANCED_TRIGGER_6 string  = "NONE"
G SLD_ADVANCED_TRIGGER_9 string  = "NONE"
G SLD_ADVANCED_TRIGGER_7 string  = "NONE"
G SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY string  = "basic"
G SLD_STORAGE_QUALIFIER_GAP_RECORD integer  = 0
G SLD_INCREMENTAL_ROUTING integer  = 0
G SLD_STORAGE_QUALIFIER_PIPELINE integer  = 0
G SLD_TRIGGER_IN_ENABLED integer  = 0
G SLD_STATE_BITS integer  = 11
G SLD_STATE_FLOW_USE_GENERATED integer  = 0
G SLD_INVERSION_MASK_LENGTH integer  = 1
G SLD_DATA_BITS integer  = 1
G SLD_BUFFER_FULL_STOP integer  = 1
G SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH integer  = 0
G SLD_ATTRIBUTE_MEM_MODE string  = "OFF"
G SLD_STORAGE_QUALIFIER_MODE string  = "OFF"
G SLD_STATE_FLOW_MGR_ENTITY string  = "state_flow_mgr_entity.vhd"
G SLD_NODE_CRC_LOWORD integer  = 50132
G SLD_ADVANCED_TRIGGER_5 string  = "NONE"
G SLD_TRIGGER_BITS integer  = 1
G SLD_STORAGE_QUALIFIER_BITS integer  = 1
G SLD_ADVANCED_TRIGGER_10 string  = "NONE"
G SLD_MEM_ADDRESS_BITS integer  = 7
G SLD_ADVANCED_TRIGGER_ENTITY string  = "basic"
G SLD_ADVANCED_TRIGGER_4 string  = "NONE"
G SLD_TRIGGER_LEVEL integer  = 10
G SLD_ADVANCED_TRIGGER_8 string  = "NONE"
G SLD_RAM_BLOCK_TYPE string  = "AUTO"
G SLD_ADVANCED_TRIGGER_2 string  = "NONE"
G SLD_ADVANCED_TRIGGER_1 string  = "NONE"
G SLD_DATA_BIT_CNTR_BITS integer  = 4
G lpm_type string  = "sld_signaltap"
G SLD_NODE_CRC_BITS integer  = 32
G SLD_SAMPLE_DEPTH integer  = 16
G SLD_ENABLE_ADVANCED_TRIGGER integer  = 0
G SLD_SEGMENT_SIZE integer  = 0
G SLD_NODE_INFO integer  = 0
G SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION integer  = 0
G SLD_NODE_CRC_HIWORD integer  = 41394
G SLD_TRIGGER_LEVEL_PIPELINE integer  = 1
G SLD_ADVANCED_TRIGGER_3 string  = "NONE"
G ELA_STATUS_BITS integer  = 4
G N_ELA_INSTRS integer  = 8
G SLD_IR_BITS vector  = N_ELA_INSTRS
P jtag_state_sdr _in wire
V jtag_state_sdr - - - -
P ir_out _out wire[SLD_IR_BITS-1:0]
V ir_out - - - -
P jtag_state_cdr _in wire
V jtag_state_cdr - - - -
P ir_in _in wire[SLD_IR_BITS-1:0]
V ir_in - - - -
P tdi _in wire
V tdi - - - -
P acq_trigger_out _out wire[SLD_TRIGGER_BITS-1:0]
V acq_trigger_out - - - -
P jtag_state_uir _in wire
V jtag_state_uir - - - -
P acq_trigger_in _in wire[SLD_TRIGGER_BITS-1:0]
V acq_trigger_in - - - -
P trigger_out _out wire
V trigger_out - - - -
P storage_enable _in wire
V storage_enable - - - -
P acq_data_out _out wire[SLD_DATA_BITS-1:0]
V acq_data_out - - - -
P acq_data_in _in wire[SLD_DATA_BITS-1:0]
V acq_data_in - - - -
P acq_storage_qualifier_in _in wire[SLD_STORAGE_QUALIFIER_BITS-1:0]
V acq_storage_qualifier_in - - - -
P jtag_state_udr _in wire
V jtag_state_udr - - - -
P tdo _out wire
V tdo - - - -
P crc _in wire[SLD_NODE_CRC_BITS-1:0]
V crc - - - -
P jtag_state_e1dr _in wire
V jtag_state_e1dr - - - -
P raw_tck _in wire
V raw_tck - - - -
P usr1 _in wire
V usr1 - - - -
P acq_clk _in wire
V acq_clk - - - -
P shift _in wire
V shift - - - -
P ena _in wire
V ena - - - -
P clr _in wire
V clr - - - -
P trigger_in _in wire
V trigger_in - - - -
P update _in wire
V update - - - -
P rti _in wire
V rti - - - -
X sld_signaltap
E altstratixii_oct VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G lpm_type string  = "altstratixii_oct"
P terminationenable _in wire
V terminationenable - - - -
P terminationclock _in wire
V terminationclock - - - -
P rdn _in wire
V rdn - - - -
P rup _in wire
V rup - - - -
X altstratixii_oct
E altparallel_flash_loader VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G EXTRA_ADDR_BYTE integer  = 0
G FEATURES_CFG integer  = 1
G PAGE_CLK_DIVISOR integer  = 1
G BURST_MODE_SPANSION integer  = 0
G ENHANCED_FLASH_PROGRAMMING integer  = 0
G FLASH_ECC_CHECKBOX integer  = 0
G FLASH_NRESET_COUNTER integer  = 1
G PAGE_MODE integer  = 0
G NRB_ADDR integer  = 65667072
G BURST_MODE integer  = 0
G SAFE_MODE_REVERT_ADDR integer  = 0
G US_UNIT_COUNTER integer  = 1
G FIFO_SIZE integer  = 16
G CONF_DATA_WIDTH integer  = 1
G CONF_WAIT_TIMER_WIDTH integer  = 14
G NFLASH_MFC string  = "NUMONYX"
G OPTION_BITS_START_ADDRESS integer  = 0
G SAFE_MODE_RETRY integer  = 1
G DCLK_DIVISOR integer  = 1
G FLASH_TYPE string  = "CFI_FLASH"
G N_FLASH integer  = 1
G FLASH_BURST_EXTRA_CYCLE integer  = 0
G TRISTATE_CHECKBOX integer  = 0
G QFLASH_MFC string  = "ALTERA"
G FEATURES_PGM integer  = 1
G DISABLE_CRC_CHECKBOX integer  = 0
G FLASH_DATA_WIDTH integer  = 16
G RSU_WATCHDOG_COUNTER integer  = 100000000
G PFL_RSU_WATCHDOG_ENABLED integer  = 0
G SAFE_MODE_HALT integer  = 0
G ADDR_WIDTH integer  = 20
G NAND_SIZE integer  = 67108864
G NORMAL_MODE integer  = 1
G FLASH_NRESET_CHECKBOX integer  = 0
G SAFE_MODE_REVERT integer  = 0
G LPM_TYPE string  = "ALTPARALLEL_FLASH_LOADER"
G AUTO_RESTART string  = "OFF"
G CLK_DIVISOR integer  = 1
G BURST_MODE_INTEL integer  = 0
G BURST_MODE_NUMONYX integer  = 0
G DECOMPRESSOR_MODE string  = "NONE"
G PFL_QUAD_IO_FLASH_IR_BITS integer  = 8
G PFL_CFI_FLASH_IR_BITS integer  = 5
G PFL_NAND_FLASH_IR_BITS integer  = 4
G N_FLASH_BITS integer  = 4
P flash_nce _out wire[N_FLASH-1:0]
V flash_nce - - - -
P fpga_data _out wire[CONF_DATA_WIDTH-1:0]
V fpga_data - - - -
P fpga_dclk _out wire
V fpga_dclk - - - -
P fpga_nstatus _in wire
V fpga_nstatus - - - -
P flash_ale _out wire
V flash_ale - - - -
P pfl_clk _in wire
V pfl_clk - - - -
P fpga_nconfig _out wire
V fpga_nconfig - - - -
P flash_io2 _inout wire[N_FLASH-1:0]
V flash_io2 - - - -
P flash_sck _out wire[N_FLASH-1:0]
V flash_sck - - - -
P flash_noe _out wire
V flash_noe - - - -
P flash_nwe _out wire
V flash_nwe - - - -
P pfl_watchdog_error _out wire
V pfl_watchdog_error - - - -
P pfl_reset_watchdog _in wire
V pfl_reset_watchdog - - - -
P fpga_conf_done _in wire
V fpga_conf_done - - - -
P flash_rdy _in wire
V flash_rdy - - - -
P pfl_flash_access_granted _in wire
V pfl_flash_access_granted - - - -
P pfl_nreconfigure _in wire
V pfl_nreconfigure - - - -
P flash_cle _out wire
V flash_cle - - - -
P flash_nreset _out wire
V flash_nreset - - - -
P flash_io0 _inout wire[N_FLASH-1:0]
V flash_io0 - - - -
P pfl_nreset _in wire
V pfl_nreset - - - -
P flash_data _inout wire[FLASH_DATA_WIDTH-1:0]
V flash_data - - - -
P flash_io1 _inout wire[N_FLASH-1:0]
V flash_io1 - - - -
P flash_nadv _out wire
V flash_nadv - - - -
P flash_clk _out wire
V flash_clk - - - -
P flash_io3 _inout wire[N_FLASH-1:0]
V flash_io3 - - - -
P flash_io _inout wire[7:0]
V flash_io - - - -
P flash_addr _out wire[ADDR_WIDTH-1:0]
V flash_addr - - - -
P pfl_flash_access_request _out wire
V pfl_flash_access_request - - - -
P flash_ncs _out wire[N_FLASH-1:0]
V flash_ncs - - - -
P fpga_pgm _in wire[2:0]
V fpga_pgm - - - -
X altparallel_flash_loader
E altserial_flash_loader VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G enhanced_mode integer  = 0
G intended_device_family string  = "Cyclone"
G enable_shared_access string  = "OFF"
G enable_quad_spi_support integer  = 0
G lpm_type string  = "ALTSERIAL_FLASH_LOADER"
P data_in _in wire[3:0]
V data_in - - - -
P noe _in wire
V noe - - - -
P asmi_access_granted _in wire
V asmi_access_granted - - - -
P data_out _out wire[3:0]
V data_out - - - -
P data_oe _in wire[3:0]
V data_oe - - - -
P sdoin _in wire
V sdoin - - - -
P asmi_access_request _out wire
V asmi_access_request - - - -
P data0out _out wire
V data0out - - - -
P scein _in wire
V scein - - - -
P dclkin _in wire
V dclkin - - - -
X altserial_flash_loader
E sld_virtual_jtag_basic VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G lpm_hint string  = "UNUSED"
G sld_sim_action string  = "UNUSED"
G sld_instance_index integer  = 0
G sld_ir_width integer  = 1
G sld_sim_n_scan integer  = 0
G sld_mfg_id integer  = 0
G sld_version integer  = 0
G sld_type_id integer  = 0
G lpm_type string  = "sld_virtual_jtag_basic"
G sld_auto_instance_index string  = "NO"
G sld_sim_total_length integer  = 0
P jtag_state_sdr _out wire
V jtag_state_sdr - - - -
P jtag_state_sirs _out wire
V jtag_state_sirs - - - -
P ir_out _in wire[sld_ir_width-1:0]
V ir_out - - - -
P jtag_state_sir _out wire
V jtag_state_sir - - - -
P jtag_state_cdr _out wire
V jtag_state_cdr - - - -
P jtag_state_e2dr _out wire
V jtag_state_e2dr - - - -
P tms _out wire
V tms - - - -
P jtag_state_sdrs _out wire
V jtag_state_sdrs - - - -
P jtag_state_tlr _out wire
V jtag_state_tlr - - - -
P ir_in _out wire[sld_ir_width-1:0]
V ir_in - - - -
P virtual_state_sdr _out wire
V virtual_state_sdr - - - -
P tdi _out wire
V tdi - - - -
P jtag_state_uir _out wire
V jtag_state_uir - - - -
P jtag_state_cir _out wire
V jtag_state_cir - - - -
P virtual_state_cdr _out wire
V virtual_state_cdr - - - -
P virtual_state_uir _out wire
V virtual_state_uir - - - -
P virtual_state_e2dr _out wire
V virtual_state_e2dr - - - -
P jtag_state_e2ir _out wire
V jtag_state_e2ir - - - -
P virtual_state_cir _out wire
V virtual_state_cir - - - -
P jtag_state_pir _out wire
V jtag_state_pir - - - -
P jtag_state_udr _out wire
V jtag_state_udr - - - -
P virtual_state_udr _out wire
V virtual_state_udr - - - -
P tdo _in wire
V tdo - - - -
P jtag_state_e1dr _out wire
V jtag_state_e1dr - - - -
P jtag_state_rti _out wire
V jtag_state_rti - - - -
P virtual_state_pdr _out wire
V virtual_state_pdr - - - -
P virtual_state_e1dr _out wire
V virtual_state_e1dr - - - -
P jtag_state_e1ir _out wire
V jtag_state_e1ir - - - -
P jtag_state_pdr _out wire
V jtag_state_pdr - - - -
P tck _out wire
V tck - - - -
X sld_virtual_jtag_basic
E altsource_probe VERILOG 
L VL;
U VL.VERILOG_LOGIC;
PL 0
G lpm_hint string  = "UNUSED"
G sld_instance_index integer  = 0
G source_initial_value string  = "0"
G sld_ir_width integer  = 4
G probe_width integer  = 1
G source_width integer  = 1
G instance_id string  = "UNUSED"
G lpm_type string  = "altsource_probe"
G sld_auto_instance_index string  = "YES"
G SLD_NODE_INFO integer  = 4746752
G enable_metastability string  = "NO"
P jtag_state_sdr _in wire
V jtag_state_sdr - - - -
P ir_in _in wire[sld_ir_width-1:0]
V ir_in - - - -
P jtag_state_cir _in wire
V jtag_state_cir - - - -
P jtag_state_udr _in wire
V jtag_state_udr - - - -
P jtag_state_e1dr _in wire
V jtag_state_e1dr - - - -
P source_clk _in wire
V source_clk - - - -
P probe _in wire[probe_width-1:0]
V probe - - - -
P source _out wire[source_width-1:0]
V source - - - -
P ir_out _out wire[sld_ir_width-1:0]
V ir_out - - - -
P jtag_state_cdr _in wire
V jtag_state_cdr - - - -
P jtag_state_tlr _in wire
V jtag_state_tlr - - - -
P tdi _in wire
V tdi - - - -
P jtag_state_uir _in wire
V jtag_state_uir - - - -
P source_ena _in wire
V source_ena - - - -
P tdo _out wire
V tdo - - - -
P clrn _in wire
V clrn - - - -
P raw_tck _in wire
V raw_tck - - - -
P usr1 _in wire
V usr1 - - - -
P ena _in wire
V ena - - - -
X altsource_probe
