Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Fri Dec  4 21:36:05 2020
| Host         : UNIT-2060 running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file radix_sorter_timing_summary_routed.rpt -pb radix_sorter_timing_summary_routed.pb -rpx radix_sorter_timing_summary_routed.rpx -warn_on_violation
| Design       : radix_sorter
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (36)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (36)
-------------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.219       -4.800                     41                 2075        0.042        0.000                      0                 2075        1.250        0.000                       0                   442  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -0.219       -4.800                     41                 2075        0.042        0.000                      0                 2075        1.250        0.000                       0                   442  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           41  Failing Endpoints,  Worst Slack       -0.219ns,  Total Violation       -4.800ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.219ns  (required time - arrival time)
  Source:                 bin_head_l_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            val_to_store_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.822ns  (logic 1.478ns (30.652%)  route 3.344ns (69.348%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.605ns = ( 9.605 - 5.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.860     5.104    CLK_IBUF_BUFG
    SLICE_X109Y61        FDRE                                         r  bin_head_l_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y61        FDRE (Prop_fdre_C_Q)         0.456     5.560 r  bin_head_l_reg[19]/Q
                         net (fo=3, routed)           1.254     6.813    bin_head_l[19]
    SLICE_X108Y57        LUT4 (Prop_lut4_I1_O)        0.124     6.937 r  sort_state[2]_i_20/O
                         net (fo=1, routed)           0.000     6.937    sort_state[2]_i_20_n_0
    SLICE_X108Y57        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.470 r  sort_state_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.470    sort_state_reg[2]_i_4_n_0
    SLICE_X108Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.587 r  sort_state_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.187     8.774    sort_state_reg[2]_i_2_n_0
    SLICE_X113Y54        LUT5 (Prop_lut5_I0_O)        0.124     8.898 r  val_to_store[31]_i_3/O
                         net (fo=1, routed)           0.151     9.049    val_to_store[31]_i_3_n_0
    SLICE_X113Y54        LUT6 (Prop_lut6_I1_O)        0.124     9.173 r  val_to_store[31]_i_1/O
                         net (fo=32, routed)          0.752     9.925    val_to_store[31]_i_1_n_0
    SLICE_X113Y48        FDRE                                         r  val_to_store_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.703     9.605    CLK_IBUF_BUFG
    SLICE_X113Y48        FDRE                                         r  val_to_store_reg[15]/C
                         clock pessimism              0.342     9.947    
                         clock uncertainty           -0.035     9.912    
    SLICE_X113Y48        FDRE (Setup_fdre_C_CE)      -0.205     9.707    val_to_store_reg[15]
  -------------------------------------------------------------------
                         required time                          9.707    
                         arrival time                          -9.925    
  -------------------------------------------------------------------
                         slack                                 -0.219    

Slack (VIOLATED) :        -0.219ns  (required time - arrival time)
  Source:                 bin_head_l_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            val_to_store_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.822ns  (logic 1.478ns (30.652%)  route 3.344ns (69.348%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.605ns = ( 9.605 - 5.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.860     5.104    CLK_IBUF_BUFG
    SLICE_X109Y61        FDRE                                         r  bin_head_l_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y61        FDRE (Prop_fdre_C_Q)         0.456     5.560 r  bin_head_l_reg[19]/Q
                         net (fo=3, routed)           1.254     6.813    bin_head_l[19]
    SLICE_X108Y57        LUT4 (Prop_lut4_I1_O)        0.124     6.937 r  sort_state[2]_i_20/O
                         net (fo=1, routed)           0.000     6.937    sort_state[2]_i_20_n_0
    SLICE_X108Y57        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.470 r  sort_state_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.470    sort_state_reg[2]_i_4_n_0
    SLICE_X108Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.587 r  sort_state_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.187     8.774    sort_state_reg[2]_i_2_n_0
    SLICE_X113Y54        LUT5 (Prop_lut5_I0_O)        0.124     8.898 r  val_to_store[31]_i_3/O
                         net (fo=1, routed)           0.151     9.049    val_to_store[31]_i_3_n_0
    SLICE_X113Y54        LUT6 (Prop_lut6_I1_O)        0.124     9.173 r  val_to_store[31]_i_1/O
                         net (fo=32, routed)          0.752     9.925    val_to_store[31]_i_1_n_0
    SLICE_X113Y48        FDRE                                         r  val_to_store_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.703     9.605    CLK_IBUF_BUFG
    SLICE_X113Y48        FDRE                                         r  val_to_store_reg[17]/C
                         clock pessimism              0.342     9.947    
                         clock uncertainty           -0.035     9.912    
    SLICE_X113Y48        FDRE (Setup_fdre_C_CE)      -0.205     9.707    val_to_store_reg[17]
  -------------------------------------------------------------------
                         required time                          9.707    
                         arrival time                          -9.925    
  -------------------------------------------------------------------
                         slack                                 -0.219    

Slack (VIOLATED) :        -0.214ns  (required time - arrival time)
  Source:                 bin_head_l_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            val_to_store_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.815ns  (logic 1.478ns (30.698%)  route 3.337ns (69.302%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.603ns = ( 9.603 - 5.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.860     5.104    CLK_IBUF_BUFG
    SLICE_X109Y61        FDRE                                         r  bin_head_l_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y61        FDRE (Prop_fdre_C_Q)         0.456     5.560 r  bin_head_l_reg[19]/Q
                         net (fo=3, routed)           1.254     6.813    bin_head_l[19]
    SLICE_X108Y57        LUT4 (Prop_lut4_I1_O)        0.124     6.937 r  sort_state[2]_i_20/O
                         net (fo=1, routed)           0.000     6.937    sort_state[2]_i_20_n_0
    SLICE_X108Y57        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.470 r  sort_state_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.470    sort_state_reg[2]_i_4_n_0
    SLICE_X108Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.587 r  sort_state_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.187     8.774    sort_state_reg[2]_i_2_n_0
    SLICE_X113Y54        LUT5 (Prop_lut5_I0_O)        0.124     8.898 r  val_to_store[31]_i_3/O
                         net (fo=1, routed)           0.151     9.049    val_to_store[31]_i_3_n_0
    SLICE_X113Y54        LUT6 (Prop_lut6_I1_O)        0.124     9.173 r  val_to_store[31]_i_1/O
                         net (fo=32, routed)          0.745     9.918    val_to_store[31]_i_1_n_0
    SLICE_X109Y49        FDRE                                         r  val_to_store_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.701     9.603    CLK_IBUF_BUFG
    SLICE_X109Y49        FDRE                                         r  val_to_store_reg[12]/C
                         clock pessimism              0.342     9.945    
                         clock uncertainty           -0.035     9.910    
    SLICE_X109Y49        FDRE (Setup_fdre_C_CE)      -0.205     9.705    val_to_store_reg[12]
  -------------------------------------------------------------------
                         required time                          9.705    
                         arrival time                          -9.918    
  -------------------------------------------------------------------
                         slack                                 -0.214    

Slack (VIOLATED) :        -0.214ns  (required time - arrival time)
  Source:                 bin_head_l_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            val_to_store_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.815ns  (logic 1.478ns (30.698%)  route 3.337ns (69.302%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.603ns = ( 9.603 - 5.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.860     5.104    CLK_IBUF_BUFG
    SLICE_X109Y61        FDRE                                         r  bin_head_l_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y61        FDRE (Prop_fdre_C_Q)         0.456     5.560 r  bin_head_l_reg[19]/Q
                         net (fo=3, routed)           1.254     6.813    bin_head_l[19]
    SLICE_X108Y57        LUT4 (Prop_lut4_I1_O)        0.124     6.937 r  sort_state[2]_i_20/O
                         net (fo=1, routed)           0.000     6.937    sort_state[2]_i_20_n_0
    SLICE_X108Y57        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.470 r  sort_state_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.470    sort_state_reg[2]_i_4_n_0
    SLICE_X108Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.587 r  sort_state_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.187     8.774    sort_state_reg[2]_i_2_n_0
    SLICE_X113Y54        LUT5 (Prop_lut5_I0_O)        0.124     8.898 r  val_to_store[31]_i_3/O
                         net (fo=1, routed)           0.151     9.049    val_to_store[31]_i_3_n_0
    SLICE_X113Y54        LUT6 (Prop_lut6_I1_O)        0.124     9.173 r  val_to_store[31]_i_1/O
                         net (fo=32, routed)          0.745     9.918    val_to_store[31]_i_1_n_0
    SLICE_X109Y49        FDRE                                         r  val_to_store_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.701     9.603    CLK_IBUF_BUFG
    SLICE_X109Y49        FDRE                                         r  val_to_store_reg[13]/C
                         clock pessimism              0.342     9.945    
                         clock uncertainty           -0.035     9.910    
    SLICE_X109Y49        FDRE (Setup_fdre_C_CE)      -0.205     9.705    val_to_store_reg[13]
  -------------------------------------------------------------------
                         required time                          9.705    
                         arrival time                          -9.918    
  -------------------------------------------------------------------
                         slack                                 -0.214    

Slack (VIOLATED) :        -0.214ns  (required time - arrival time)
  Source:                 bin_head_l_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            val_to_store_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.815ns  (logic 1.478ns (30.698%)  route 3.337ns (69.302%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.603ns = ( 9.603 - 5.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.860     5.104    CLK_IBUF_BUFG
    SLICE_X109Y61        FDRE                                         r  bin_head_l_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y61        FDRE (Prop_fdre_C_Q)         0.456     5.560 r  bin_head_l_reg[19]/Q
                         net (fo=3, routed)           1.254     6.813    bin_head_l[19]
    SLICE_X108Y57        LUT4 (Prop_lut4_I1_O)        0.124     6.937 r  sort_state[2]_i_20/O
                         net (fo=1, routed)           0.000     6.937    sort_state[2]_i_20_n_0
    SLICE_X108Y57        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.470 r  sort_state_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.470    sort_state_reg[2]_i_4_n_0
    SLICE_X108Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.587 r  sort_state_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.187     8.774    sort_state_reg[2]_i_2_n_0
    SLICE_X113Y54        LUT5 (Prop_lut5_I0_O)        0.124     8.898 r  val_to_store[31]_i_3/O
                         net (fo=1, routed)           0.151     9.049    val_to_store[31]_i_3_n_0
    SLICE_X113Y54        LUT6 (Prop_lut6_I1_O)        0.124     9.173 r  val_to_store[31]_i_1/O
                         net (fo=32, routed)          0.745     9.918    val_to_store[31]_i_1_n_0
    SLICE_X109Y49        FDRE                                         r  val_to_store_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.701     9.603    CLK_IBUF_BUFG
    SLICE_X109Y49        FDRE                                         r  val_to_store_reg[14]/C
                         clock pessimism              0.342     9.945    
                         clock uncertainty           -0.035     9.910    
    SLICE_X109Y49        FDRE (Setup_fdre_C_CE)      -0.205     9.705    val_to_store_reg[14]
  -------------------------------------------------------------------
                         required time                          9.705    
                         arrival time                          -9.918    
  -------------------------------------------------------------------
                         slack                                 -0.214    

Slack (VIOLATED) :        -0.214ns  (required time - arrival time)
  Source:                 bin_head_l_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            val_to_store_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.815ns  (logic 1.478ns (30.698%)  route 3.337ns (69.302%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.603ns = ( 9.603 - 5.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.860     5.104    CLK_IBUF_BUFG
    SLICE_X109Y61        FDRE                                         r  bin_head_l_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y61        FDRE (Prop_fdre_C_Q)         0.456     5.560 r  bin_head_l_reg[19]/Q
                         net (fo=3, routed)           1.254     6.813    bin_head_l[19]
    SLICE_X108Y57        LUT4 (Prop_lut4_I1_O)        0.124     6.937 r  sort_state[2]_i_20/O
                         net (fo=1, routed)           0.000     6.937    sort_state[2]_i_20_n_0
    SLICE_X108Y57        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.470 r  sort_state_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.470    sort_state_reg[2]_i_4_n_0
    SLICE_X108Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.587 r  sort_state_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.187     8.774    sort_state_reg[2]_i_2_n_0
    SLICE_X113Y54        LUT5 (Prop_lut5_I0_O)        0.124     8.898 r  val_to_store[31]_i_3/O
                         net (fo=1, routed)           0.151     9.049    val_to_store[31]_i_3_n_0
    SLICE_X113Y54        LUT6 (Prop_lut6_I1_O)        0.124     9.173 r  val_to_store[31]_i_1/O
                         net (fo=32, routed)          0.745     9.918    val_to_store[31]_i_1_n_0
    SLICE_X109Y49        FDRE                                         r  val_to_store_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.701     9.603    CLK_IBUF_BUFG
    SLICE_X109Y49        FDRE                                         r  val_to_store_reg[4]/C
                         clock pessimism              0.342     9.945    
                         clock uncertainty           -0.035     9.910    
    SLICE_X109Y49        FDRE (Setup_fdre_C_CE)      -0.205     9.705    val_to_store_reg[4]
  -------------------------------------------------------------------
                         required time                          9.705    
                         arrival time                          -9.918    
  -------------------------------------------------------------------
                         slack                                 -0.214    

Slack (VIOLATED) :        -0.200ns  (required time - arrival time)
  Source:                 j_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            val_to_store_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.893ns  (logic 1.712ns (34.990%)  route 3.181ns (65.010%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.585ns = ( 9.585 - 5.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.865     5.109    CLK_IBUF_BUFG
    SLICE_X111Y54        FDRE                                         r  j_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDRE (Prop_fdre_C_Q)         0.456     5.565 r  j_reg[3]/Q
                         net (fo=113, routed)         0.987     6.552    j_reg_n_0_[3]
    SLICE_X108Y55        LUT4 (Prop_lut4_I0_O)        0.124     6.676 r  sort_state[2]_i_37/O
                         net (fo=1, routed)           0.000     6.676    sort_state[2]_i_37_n_0
    SLICE_X108Y55        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.209 r  sort_state_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.209    sort_state_reg[2]_i_22_n_0
    SLICE_X108Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.326 r  sort_state_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.326    sort_state_reg[2]_i_13_n_0
    SLICE_X108Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.443 r  sort_state_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.443    sort_state_reg[2]_i_4_n_0
    SLICE_X108Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.560 r  sort_state_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.187     8.746    sort_state_reg[2]_i_2_n_0
    SLICE_X113Y54        LUT5 (Prop_lut5_I0_O)        0.124     8.870 r  val_to_store[31]_i_3/O
                         net (fo=1, routed)           0.151     9.022    val_to_store[31]_i_3_n_0
    SLICE_X113Y54        LUT6 (Prop_lut6_I1_O)        0.124     9.146 r  val_to_store[31]_i_1/O
                         net (fo=32, routed)          0.856    10.001    val_to_store[31]_i_1_n_0
    SLICE_X109Y50        FDRE                                         r  val_to_store_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.684     9.585    CLK_IBUF_BUFG
    SLICE_X109Y50        FDRE                                         r  val_to_store_reg[1]/C
                         clock pessimism              0.457    10.042    
                         clock uncertainty           -0.035    10.006    
    SLICE_X109Y50        FDRE (Setup_fdre_C_CE)      -0.205     9.801    val_to_store_reg[1]
  -------------------------------------------------------------------
                         required time                          9.801    
                         arrival time                         -10.001    
  -------------------------------------------------------------------
                         slack                                 -0.200    

Slack (VIOLATED) :        -0.200ns  (required time - arrival time)
  Source:                 j_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            val_to_store_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.893ns  (logic 1.712ns (34.990%)  route 3.181ns (65.010%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.585ns = ( 9.585 - 5.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.865     5.109    CLK_IBUF_BUFG
    SLICE_X111Y54        FDRE                                         r  j_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDRE (Prop_fdre_C_Q)         0.456     5.565 r  j_reg[3]/Q
                         net (fo=113, routed)         0.987     6.552    j_reg_n_0_[3]
    SLICE_X108Y55        LUT4 (Prop_lut4_I0_O)        0.124     6.676 r  sort_state[2]_i_37/O
                         net (fo=1, routed)           0.000     6.676    sort_state[2]_i_37_n_0
    SLICE_X108Y55        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.209 r  sort_state_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.209    sort_state_reg[2]_i_22_n_0
    SLICE_X108Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.326 r  sort_state_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.326    sort_state_reg[2]_i_13_n_0
    SLICE_X108Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.443 r  sort_state_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.443    sort_state_reg[2]_i_4_n_0
    SLICE_X108Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.560 r  sort_state_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.187     8.746    sort_state_reg[2]_i_2_n_0
    SLICE_X113Y54        LUT5 (Prop_lut5_I0_O)        0.124     8.870 r  val_to_store[31]_i_3/O
                         net (fo=1, routed)           0.151     9.022    val_to_store[31]_i_3_n_0
    SLICE_X113Y54        LUT6 (Prop_lut6_I1_O)        0.124     9.146 r  val_to_store[31]_i_1/O
                         net (fo=32, routed)          0.856    10.001    val_to_store[31]_i_1_n_0
    SLICE_X109Y50        FDRE                                         r  val_to_store_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.684     9.585    CLK_IBUF_BUFG
    SLICE_X109Y50        FDRE                                         r  val_to_store_reg[6]/C
                         clock pessimism              0.457    10.042    
                         clock uncertainty           -0.035    10.006    
    SLICE_X109Y50        FDRE (Setup_fdre_C_CE)      -0.205     9.801    val_to_store_reg[6]
  -------------------------------------------------------------------
                         required time                          9.801    
                         arrival time                         -10.001    
  -------------------------------------------------------------------
                         slack                                 -0.200    

Slack (VIOLATED) :        -0.191ns  (required time - arrival time)
  Source:                 j_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            j_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.702ns  (logic 1.720ns (36.582%)  route 2.982ns (63.418%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.587ns = ( 9.587 - 5.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.865     5.109    CLK_IBUF_BUFG
    SLICE_X111Y54        FDRE                                         r  j_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDRE (Prop_fdre_C_Q)         0.456     5.565 r  j_reg[2]/Q
                         net (fo=116, routed)         1.061     6.625    j_reg_n_0_[2]
    SLICE_X107Y57        LUT4 (Prop_lut4_I2_O)        0.124     6.749 r  sort_state[3]_i_37/O
                         net (fo=1, routed)           0.000     6.749    sort_state[3]_i_37_n_0
    SLICE_X107Y57        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.299 r  sort_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.299    sort_state_reg[3]_i_22_n_0
    SLICE_X107Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.413 r  sort_state_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.413    sort_state_reg[3]_i_13_n_0
    SLICE_X107Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.527 r  sort_state_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.527    sort_state_reg[3]_i_4_n_0
    SLICE_X107Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.641 f  sort_state_reg[3]_i_3/CO[3]
                         net (fo=4, routed)           0.797     8.438    sort_state_reg[3]_i_3_n_0
    SLICE_X110Y61        LUT6 (Prop_lut6_I5_O)        0.124     8.562 r  j[31]_i_2/O
                         net (fo=33, routed)          0.369     8.931    j[31]_i_2_n_0
    SLICE_X110Y60        LUT6 (Prop_lut6_I3_O)        0.124     9.055 r  j[31]_i_1_comp/O
                         net (fo=31, routed)          0.755     9.810    j[31]_i_1_n_0
    SLICE_X111Y55        FDRE                                         r  j_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.686     9.587    CLK_IBUF_BUFG
    SLICE_X111Y55        FDRE                                         r  j_reg[5]/C
                         clock pessimism              0.497    10.084    
                         clock uncertainty           -0.035    10.048    
    SLICE_X111Y55        FDRE (Setup_fdre_C_R)       -0.429     9.619    j_reg[5]
  -------------------------------------------------------------------
                         required time                          9.619    
                         arrival time                          -9.810    
  -------------------------------------------------------------------
                         slack                                 -0.191    

Slack (VIOLATED) :        -0.191ns  (required time - arrival time)
  Source:                 j_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            j_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.702ns  (logic 1.720ns (36.582%)  route 2.982ns (63.418%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.587ns = ( 9.587 - 5.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.865     5.109    CLK_IBUF_BUFG
    SLICE_X111Y54        FDRE                                         r  j_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDRE (Prop_fdre_C_Q)         0.456     5.565 r  j_reg[2]/Q
                         net (fo=116, routed)         1.061     6.625    j_reg_n_0_[2]
    SLICE_X107Y57        LUT4 (Prop_lut4_I2_O)        0.124     6.749 r  sort_state[3]_i_37/O
                         net (fo=1, routed)           0.000     6.749    sort_state[3]_i_37_n_0
    SLICE_X107Y57        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.299 r  sort_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.299    sort_state_reg[3]_i_22_n_0
    SLICE_X107Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.413 r  sort_state_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.413    sort_state_reg[3]_i_13_n_0
    SLICE_X107Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.527 r  sort_state_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.527    sort_state_reg[3]_i_4_n_0
    SLICE_X107Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.641 f  sort_state_reg[3]_i_3/CO[3]
                         net (fo=4, routed)           0.797     8.438    sort_state_reg[3]_i_3_n_0
    SLICE_X110Y61        LUT6 (Prop_lut6_I5_O)        0.124     8.562 r  j[31]_i_2/O
                         net (fo=33, routed)          0.369     8.931    j[31]_i_2_n_0
    SLICE_X110Y60        LUT6 (Prop_lut6_I3_O)        0.124     9.055 r  j[31]_i_1_comp/O
                         net (fo=31, routed)          0.755     9.810    j[31]_i_1_n_0
    SLICE_X111Y55        FDRE                                         r  j_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.686     9.587    CLK_IBUF_BUFG
    SLICE_X111Y55        FDRE                                         r  j_reg[6]/C
                         clock pessimism              0.497    10.084    
                         clock uncertainty           -0.035    10.048    
    SLICE_X111Y55        FDRE (Setup_fdre_C_R)       -0.429     9.619    j_reg[6]
  -------------------------------------------------------------------
                         required time                          9.619    
                         arrival time                          -9.810    
  -------------------------------------------------------------------
                         slack                                 -0.191    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 val_to_store_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            memory_reg_r1_0_63_15_17/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.186ns (39.935%)  route 0.280ns (60.065%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.637     1.504    CLK_IBUF_BUFG
    SLICE_X113Y52        FDRE                                         r  val_to_store_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y52        FDRE (Prop_fdre_C_Q)         0.141     1.645 r  val_to_store_reg[16]/Q
                         net (fo=4, routed)           0.212     1.857    val_to_store[16]
    SLICE_X113Y49        LUT3 (Prop_lut3_I0_O)        0.045     1.902 r  memory_reg_r1_0_63_15_17_i_2/O
                         net (fo=2, routed)           0.068     1.969    memory_reg_r1_0_63_15_17/DIB
    SLICE_X112Y49        RAMD64E                                      r  memory_reg_r1_0_63_15_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.914     2.029    memory_reg_r1_0_63_15_17/WCLK
    SLICE_X112Y49        RAMD64E                                      r  memory_reg_r1_0_63_15_17/RAMB/CLK
                         clock pessimism             -0.248     1.781    
    SLICE_X112Y49        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     1.927    memory_reg_r1_0_63_15_17/RAMB
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 bin_head_l_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bin_left_reg_0_63_21_23/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.046%)  route 0.230ns (61.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.636     1.503    CLK_IBUF_BUFG
    SLICE_X113Y54        FDRE                                         r  bin_head_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDRE (Prop_fdre_C_Q)         0.141     1.644 r  bin_head_l_reg[0]/Q
                         net (fo=60, routed)          0.230     1.873    bin_left_reg_0_63_21_23/ADDRD0
    SLICE_X112Y54        RAMD64E                                      r  bin_left_reg_0_63_21_23/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.908     2.023    bin_left_reg_0_63_21_23/WCLK
    SLICE_X112Y54        RAMD64E                                      r  bin_left_reg_0_63_21_23/RAMA/CLK
                         clock pessimism             -0.508     1.516    
    SLICE_X112Y54        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.826    bin_left_reg_0_63_21_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 bin_head_l_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bin_left_reg_0_63_21_23/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.046%)  route 0.230ns (61.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.636     1.503    CLK_IBUF_BUFG
    SLICE_X113Y54        FDRE                                         r  bin_head_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDRE (Prop_fdre_C_Q)         0.141     1.644 r  bin_head_l_reg[0]/Q
                         net (fo=60, routed)          0.230     1.873    bin_left_reg_0_63_21_23/ADDRD0
    SLICE_X112Y54        RAMD64E                                      r  bin_left_reg_0_63_21_23/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.908     2.023    bin_left_reg_0_63_21_23/WCLK
    SLICE_X112Y54        RAMD64E                                      r  bin_left_reg_0_63_21_23/RAMB/CLK
                         clock pessimism             -0.508     1.516    
    SLICE_X112Y54        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.826    bin_left_reg_0_63_21_23/RAMB
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 bin_head_l_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bin_left_reg_0_63_21_23/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.046%)  route 0.230ns (61.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.636     1.503    CLK_IBUF_BUFG
    SLICE_X113Y54        FDRE                                         r  bin_head_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDRE (Prop_fdre_C_Q)         0.141     1.644 r  bin_head_l_reg[0]/Q
                         net (fo=60, routed)          0.230     1.873    bin_left_reg_0_63_21_23/ADDRD0
    SLICE_X112Y54        RAMD64E                                      r  bin_left_reg_0_63_21_23/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.908     2.023    bin_left_reg_0_63_21_23/WCLK
    SLICE_X112Y54        RAMD64E                                      r  bin_left_reg_0_63_21_23/RAMC/CLK
                         clock pessimism             -0.508     1.516    
    SLICE_X112Y54        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.826    bin_left_reg_0_63_21_23/RAMC
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 bin_head_l_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bin_left_reg_0_63_21_23/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.046%)  route 0.230ns (61.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.636     1.503    CLK_IBUF_BUFG
    SLICE_X113Y54        FDRE                                         r  bin_head_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDRE (Prop_fdre_C_Q)         0.141     1.644 r  bin_head_l_reg[0]/Q
                         net (fo=60, routed)          0.230     1.873    bin_left_reg_0_63_21_23/ADDRD0
    SLICE_X112Y54        RAMD64E                                      r  bin_left_reg_0_63_21_23/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.908     2.023    bin_left_reg_0_63_21_23/WCLK
    SLICE_X112Y54        RAMD64E                                      r  bin_left_reg_0_63_21_23/RAMD/CLK
                         clock pessimism             -0.508     1.516    
    SLICE_X112Y54        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.826    bin_left_reg_0_63_21_23/RAMD
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 val_to_store_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bin_right_reg_0_63_6_8/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.164ns (32.154%)  route 0.346ns (67.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.637     1.504    CLK_IBUF_BUFG
    SLICE_X112Y50        FDRE                                         r  val_to_store_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDRE (Prop_fdre_C_Q)         0.164     1.668 r  val_to_store_reg[8]/Q
                         net (fo=4, routed)           0.346     2.014    bin_right_reg_0_63_6_8/DIC
    SLICE_X104Y49        RAMD64E                                      r  bin_right_reg_0_63_6_8/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.885     2.000    bin_right_reg_0_63_6_8/WCLK
    SLICE_X104Y49        RAMD64E                                      r  bin_right_reg_0_63_6_8/RAMC/CLK
                         clock pessimism             -0.248     1.752    
    SLICE_X104Y49        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.896    bin_right_reg_0_63_6_8/RAMC
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 val_to_store_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bin_right_reg_0_63_21_23/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.592%)  route 0.143ns (50.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.636     1.503    CLK_IBUF_BUFG
    SLICE_X113Y53        FDRE                                         r  val_to_store_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y53        FDRE (Prop_fdre_C_Q)         0.141     1.644 r  val_to_store_reg[21]/Q
                         net (fo=4, routed)           0.143     1.787    bin_right_reg_0_63_21_23/DIA
    SLICE_X112Y55        RAMD64E                                      r  bin_right_reg_0_63_21_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.908     2.023    bin_right_reg_0_63_21_23/WCLK
    SLICE_X112Y55        RAMD64E                                      r  bin_right_reg_0_63_21_23/RAMA/CLK
                         clock pessimism             -0.505     1.519    
    SLICE_X112Y55        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.666    bin_right_reg_0_63_21_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 val_to_store_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bin_left_reg_0_63_21_23/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.854%)  route 0.148ns (51.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.636     1.503    CLK_IBUF_BUFG
    SLICE_X113Y53        FDRE                                         r  val_to_store_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y53        FDRE (Prop_fdre_C_Q)         0.141     1.644 r  val_to_store_reg[23]/Q
                         net (fo=4, routed)           0.148     1.791    bin_left_reg_0_63_21_23/DIC
    SLICE_X112Y54        RAMD64E                                      r  bin_left_reg_0_63_21_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.908     2.023    bin_left_reg_0_63_21_23/WCLK
    SLICE_X112Y54        RAMD64E                                      r  bin_left_reg_0_63_21_23/RAMC/CLK
                         clock pessimism             -0.505     1.519    
    SLICE_X112Y54        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.663    bin_left_reg_0_63_21_23/RAMC
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 val_to_store_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bin_left_reg_0_63_21_23/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.474%)  route 0.150ns (51.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.636     1.503    CLK_IBUF_BUFG
    SLICE_X113Y53        FDRE                                         r  val_to_store_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y53        FDRE (Prop_fdre_C_Q)         0.141     1.644 r  val_to_store_reg[22]/Q
                         net (fo=4, routed)           0.150     1.793    bin_left_reg_0_63_21_23/DIB
    SLICE_X112Y54        RAMD64E                                      r  bin_left_reg_0_63_21_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.908     2.023    bin_left_reg_0_63_21_23/WCLK
    SLICE_X112Y54        RAMD64E                                      r  bin_left_reg_0_63_21_23/RAMB/CLK
                         clock pessimism             -0.505     1.519    
    SLICE_X112Y54        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     1.665    bin_left_reg_0_63_21_23/RAMB
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 val_to_store_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bin_right_reg_0_63_21_23/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.788%)  route 0.154ns (52.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.636     1.503    CLK_IBUF_BUFG
    SLICE_X113Y53        FDRE                                         r  val_to_store_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y53        FDRE (Prop_fdre_C_Q)         0.141     1.644 r  val_to_store_reg[22]/Q
                         net (fo=4, routed)           0.154     1.798    bin_right_reg_0_63_21_23/DIB
    SLICE_X112Y55        RAMD64E                                      r  bin_right_reg_0_63_21_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.908     2.023    bin_right_reg_0_63_21_23/WCLK
    SLICE_X112Y55        RAMD64E                                      r  bin_right_reg_0_63_21_23/RAMB/CLK
                         clock pessimism             -0.505     1.519    
    SLICE_X112Y55        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     1.665    bin_right_reg_0_63_21_23/RAMB
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C       n/a            1.000         5.000       4.000      SLICE_X112Y60   OUT_DATA_VALID_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X112Y53   OUT_DATA_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X108Y54   OUT_DATA_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X108Y54   OUT_DATA_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X112Y56   OUT_DATA_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X112Y56   OUT_DATA_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X112Y56   OUT_DATA_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X112Y51   OUT_DATA_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X112Y51   OUT_DATA_reg[16]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         2.500       1.250      SLICE_X100Y49   bin_left_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         2.500       1.250      SLICE_X100Y49   bin_left_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         2.500       1.250      SLICE_X100Y49   bin_left_reg_0_63_12_14/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         2.500       1.250      SLICE_X100Y52   bin_left_reg_0_63_30_31/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         2.500       1.250      SLICE_X100Y52   bin_left_reg_0_63_30_31/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         2.500       1.250      SLICE_X100Y52   bin_left_reg_0_63_30_31/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         2.500       1.250      SLICE_X112Y55   bin_right_reg_0_63_21_23/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         2.500       1.250      SLICE_X112Y55   bin_right_reg_0_63_21_23/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         2.500       1.250      SLICE_X112Y55   bin_right_reg_0_63_21_23/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         2.500       1.250      SLICE_X102Y53   bin_right_reg_0_63_9_11/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         2.500       1.250      SLICE_X108Y48   bin_left_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         2.500       1.250      SLICE_X108Y48   bin_left_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         2.500       1.250      SLICE_X108Y48   bin_left_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         2.500       1.250      SLICE_X108Y49   memory_reg_r1_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         2.500       1.250      SLICE_X108Y49   memory_reg_r1_0_63_12_14/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         2.500       1.250      SLICE_X108Y49   memory_reg_r1_0_63_12_14/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         2.500       1.250      SLICE_X108Y49   memory_reg_r1_0_63_12_14/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         2.500       1.250      SLICE_X108Y47   bin_right_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         2.500       1.250      SLICE_X108Y47   bin_right_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         2.500       1.250      SLICE_X108Y48   bin_left_reg_0_63_0_2/RAMA/CLK



