
../repos/charybdis/bandb/.libs/bandb:     file format elf32-littlearm


Disassembly of section .init:

00010da8 <.init>:
   10da8:	push	{r3, lr}
   10dac:	bl	12edc <fputs@plt+0x1e14>
   10db0:	pop	{r3, pc}

Disassembly of section .plt:

00010db4 <rb_sleep@plt-0x14>:
   10db4:	push	{lr}		; (str lr, [sp, #-4]!)
   10db8:	ldr	lr, [pc, #4]	; 10dc4 <rb_sleep@plt-0x4>
   10dbc:	add	lr, pc, lr
   10dc0:	ldr	pc, [lr, #8]!
   10dc4:	andeq	sl, r7, ip, lsr r2

00010dc8 <rb_sleep@plt>:
   10dc8:	add	ip, pc, #0, 12
   10dcc:	add	ip, ip, #499712	; 0x7a000
   10dd0:	ldr	pc, [ip, #572]!	; 0x23c

00010dd4 <sigemptyset@plt>:
   10dd4:	add	ip, pc, #0, 12
   10dd8:	add	ip, ip, #499712	; 0x7a000
   10ddc:	ldr	pc, [ip, #564]!	; 0x234

00010de0 <strerror@plt>:
   10de0:	add	ip, pc, #0, 12
   10de4:	add	ip, ip, #499712	; 0x7a000
   10de8:	ldr	pc, [ip, #556]!	; 0x22c

00010dec <rb_event_addonce@plt>:
   10dec:	add	ip, pc, #0, 12
   10df0:	add	ip, ip, #499712	; 0x7a000
   10df4:	ldr	pc, [ip, #548]!	; 0x224

00010df8 <rb_helper_loop@plt>:
   10df8:	add	ip, pc, #0, 12
   10dfc:	add	ip, ip, #499712	; 0x7a000
   10e00:	ldr	pc, [ip, #540]!	; 0x21c

00010e04 <mkdir@plt>:
   10e04:	add	ip, pc, #0, 12
   10e08:	add	ip, ip, #499712	; 0x7a000
   10e0c:	ldr	pc, [ip, #532]!	; 0x214

00010e10 <geteuid@plt>:
   10e10:	add	ip, pc, #0, 12
   10e14:	add	ip, ip, #499712	; 0x7a000
   10e18:	ldr	pc, [ip, #524]!	; 0x20c

00010e1c <abort@plt>:
   10e1c:	add	ip, pc, #0, 12
   10e20:	add	ip, ip, #499712	; 0x7a000
   10e24:	ldr	pc, [ip, #516]!	; 0x204

00010e28 <localtime@plt>:
   10e28:	add	ip, pc, #0, 12
   10e2c:	add	ip, ip, #499712	; 0x7a000
   10e30:	ldr	pc, [ip, #508]!	; 0x1fc

00010e34 <memcmp@plt>:
   10e34:	add	ip, pc, #0, 12
   10e38:	add	ip, ip, #499712	; 0x7a000
   10e3c:	ldr	pc, [ip, #500]!	; 0x1f4

00010e40 <sysconf@plt>:
   10e40:	add	ip, pc, #0, 12
   10e44:	add	ip, ip, #499712	; 0x7a000
   10e48:	ldr	pc, [ip, #492]!	; 0x1ec

00010e4c <__libc_start_main@plt>:
   10e4c:	add	ip, pc, #0, 12
   10e50:	add	ip, ip, #499712	; 0x7a000
   10e54:	ldr	pc, [ip, #484]!	; 0x1e4

00010e58 <mremap@plt>:
   10e58:	add	ip, pc, #0, 12
   10e5c:	add	ip, ip, #499712	; 0x7a000
   10e60:	ldr	pc, [ip, #476]!	; 0x1dc

00010e64 <__gmon_start__@plt>:
   10e64:	add	ip, pc, #0, 12
   10e68:	add	ip, ip, #499712	; 0x7a000
   10e6c:	ldr	pc, [ip, #468]!	; 0x1d4

00010e70 <vsnprintf@plt>:
   10e70:	add	ip, pc, #0, 12
   10e74:	add	ip, ip, #499712	; 0x7a000
   10e78:	ldr	pc, [ip, #460]!	; 0x1cc

00010e7c <getenv@plt>:
   10e7c:	add	ip, pc, #0, 12
   10e80:	add	ip, ip, #499712	; 0x7a000
   10e84:	ldr	pc, [ip, #452]!	; 0x1c4

00010e88 <fchown@plt>:
   10e88:	add	ip, pc, #0, 12
   10e8c:	add	ip, ip, #499712	; 0x7a000
   10e90:	ldr	pc, [ip, #444]!	; 0x1bc

00010e94 <calloc@plt>:
   10e94:	add	ip, pc, #0, 12
   10e98:	add	ip, ip, #499712	; 0x7a000
   10e9c:	ldr	pc, [ip, #436]!	; 0x1b4

00010ea0 <rb_helper_child@plt>:
   10ea0:	add	ip, pc, #0, 12
   10ea4:	add	ip, ip, #499712	; 0x7a000
   10ea8:	ldr	pc, [ip, #428]!	; 0x1ac

00010eac <memset@plt>:
   10eac:	add	ip, pc, #0, 12
   10eb0:	add	ip, ip, #499712	; 0x7a000
   10eb4:	ldr	pc, [ip, #420]!	; 0x1a4

00010eb8 <fsync@plt>:
   10eb8:	add	ip, pc, #0, 12
   10ebc:	add	ip, ip, #499712	; 0x7a000
   10ec0:	ldr	pc, [ip, #412]!	; 0x19c

00010ec4 <__fxstat64@plt>:
   10ec4:	add	ip, pc, #0, 12
   10ec8:	add	ip, ip, #499712	; 0x7a000
   10ecc:	ldr	pc, [ip, #404]!	; 0x194

00010ed0 <rb_strlcpy@plt>:
   10ed0:	add	ip, pc, #0, 12
   10ed4:	add	ip, ip, #499712	; 0x7a000
   10ed8:	ldr	pc, [ip, #396]!	; 0x18c

00010edc <free@plt>:
   10edc:	add	ip, pc, #0, 12
   10ee0:	add	ip, ip, #499712	; 0x7a000
   10ee4:	ldr	pc, [ip, #388]!	; 0x184

00010ee8 <read@plt>:
   10ee8:	add	ip, pc, #0, 12
   10eec:	add	ip, ip, #499712	; 0x7a000
   10ef0:	ldr	pc, [ip, #380]!	; 0x17c

00010ef4 <write@plt>:
   10ef4:	add	ip, pc, #0, 12
   10ef8:	add	ip, ip, #499712	; 0x7a000
   10efc:	ldr	pc, [ip, #372]!	; 0x174

00010f00 <access@plt>:
   10f00:	add	ip, pc, #0, 12
   10f04:	add	ip, ip, #499712	; 0x7a000
   10f08:	ldr	pc, [ip, #364]!	; 0x16c

00010f0c <rb_string_to_array@plt>:
   10f0c:	add	ip, pc, #0, 12
   10f10:	add	ip, ip, #499712	; 0x7a000
   10f14:	ldr	pc, [ip, #356]!	; 0x164

00010f18 <gettimeofday@plt>:
   10f18:	add	ip, pc, #0, 12
   10f1c:	add	ip, ip, #499712	; 0x7a000
   10f20:	ldr	pc, [ip, #348]!	; 0x15c

00010f24 <strlen@plt>:
   10f24:	add	ip, pc, #0, 12
   10f28:	add	ip, ip, #499712	; 0x7a000
   10f2c:	ldr	pc, [ip, #340]!	; 0x154

00010f30 <unlink@plt>:
   10f30:	add	ip, pc, #0, 12
   10f34:	add	ip, ip, #499712	; 0x7a000
   10f38:	ldr	pc, [ip, #332]!	; 0x14c

00010f3c <memcpy@plt>:
   10f3c:	add	ip, pc, #0, 12
   10f40:	add	ip, ip, #499712	; 0x7a000
   10f44:	ldr	pc, [ip, #324]!	; 0x144

00010f48 <sigaddset@plt>:
   10f48:	add	ip, pc, #0, 12
   10f4c:	add	ip, ip, #499712	; 0x7a000
   10f50:	ldr	pc, [ip, #316]!	; 0x13c

00010f54 <open64@plt>:
   10f54:	add	ip, pc, #0, 12
   10f58:	add	ip, ip, #499712	; 0x7a000
   10f5c:	ldr	pc, [ip, #308]!	; 0x134

00010f60 <raise@plt>:
   10f60:	add	ip, pc, #0, 12
   10f64:	add	ip, ip, #499712	; 0x7a000
   10f68:	ldr	pc, [ip, #300]!	; 0x12c

00010f6c <fcntl64@plt>:
   10f6c:	add	ip, pc, #0, 12
   10f70:	add	ip, ip, #499712	; 0x7a000
   10f74:	ldr	pc, [ip, #292]!	; 0x124

00010f78 <close@plt>:
   10f78:	add	ip, pc, #0, 12
   10f7c:	add	ip, ip, #499712	; 0x7a000
   10f80:	ldr	pc, [ip, #284]!	; 0x11c

00010f84 <rb_helper_write_queue@plt>:
   10f84:	add	ip, pc, #0, 12
   10f88:	add	ip, ip, #499712	; 0x7a000
   10f8c:	ldr	pc, [ip, #276]!	; 0x114

00010f90 <rb_outofmemory@plt>:
   10f90:	add	ip, pc, #0, 12
   10f94:	add	ip, ip, #499712	; 0x7a000
   10f98:	ldr	pc, [ip, #268]!	; 0x10c

00010f9c <time@plt>:
   10f9c:	add	ip, pc, #0, 12
   10fa0:	add	ip, ip, #499712	; 0x7a000
   10fa4:	ldr	pc, [ip, #260]!	; 0x104

00010fa8 <__xstat64@plt>:
   10fa8:	add	ip, pc, #0, 12
   10fac:	add	ip, ip, #499712	; 0x7a000
   10fb0:	ldr	pc, [ip, #252]!	; 0xfc

00010fb4 <lseek64@plt>:
   10fb4:	add	ip, pc, #0, 12
   10fb8:	add	ip, ip, #499712	; 0x7a000
   10fbc:	ldr	pc, [ip, #244]!	; 0xf4

00010fc0 <malloc@plt>:
   10fc0:	add	ip, pc, #0, 12
   10fc4:	add	ip, ip, #499712	; 0x7a000
   10fc8:	ldr	pc, [ip, #236]!	; 0xec

00010fcc <mmap64@plt>:
   10fcc:	add	ip, pc, #0, 12
   10fd0:	add	ip, ip, #499712	; 0x7a000
   10fd4:	ldr	pc, [ip, #228]!	; 0xe4

00010fd8 <sigaction@plt>:
   10fd8:	add	ip, pc, #0, 12
   10fdc:	add	ip, ip, #499712	; 0x7a000
   10fe0:	ldr	pc, [ip, #220]!	; 0xdc

00010fe4 <rb_helper_read@plt>:
   10fe4:	add	ip, pc, #0, 12
   10fe8:	add	ip, ip, #499712	; 0x7a000
   10fec:	ldr	pc, [ip, #212]!	; 0xd4

00010ff0 <getcwd@plt>:
   10ff0:	add	ip, pc, #0, 12
   10ff4:	add	ip, ip, #499712	; 0x7a000
   10ff8:	ldr	pc, [ip, #204]!	; 0xcc

00010ffc <rmdir@plt>:
   10ffc:	add	ip, pc, #0, 12
   11000:	add	ip, ip, #499712	; 0x7a000
   11004:	ldr	pc, [ip, #196]!	; 0xc4

00011008 <sleep@plt>:
   11008:	add	ip, pc, #0, 12
   1100c:	add	ip, ip, #499712	; 0x7a000
   11010:	ldr	pc, [ip, #188]!	; 0xbc

00011014 <memmove@plt>:
   11014:	add	ip, pc, #0, 12
   11018:	add	ip, ip, #499712	; 0x7a000
   1101c:	ldr	pc, [ip, #180]!	; 0xb4

00011020 <rb_helper_write@plt>:
   11020:	add	ip, pc, #0, 12
   11024:	add	ip, ip, #499712	; 0x7a000
   11028:	ldr	pc, [ip, #172]!	; 0xac

0001102c <getpid@plt>:
   1102c:	add	ip, pc, #0, 12
   11030:	add	ip, ip, #499712	; 0x7a000
   11034:	ldr	pc, [ip, #164]!	; 0xa4

00011038 <readlink@plt>:
   11038:	add	ip, pc, #0, 12
   1103c:	add	ip, ip, #499712	; 0x7a000
   11040:	ldr	pc, [ip, #156]!	; 0x9c

00011044 <munmap@plt>:
   11044:	add	ip, pc, #0, 12
   11048:	add	ip, ip, #499712	; 0x7a000
   1104c:	ldr	pc, [ip, #148]!	; 0x94

00011050 <__lxstat64@plt>:
   11050:	add	ip, pc, #0, 12
   11054:	add	ip, ip, #499712	; 0x7a000
   11058:	ldr	pc, [ip, #140]!	; 0x8c

0001105c <snprintf@plt>:
   1105c:	add	ip, pc, #0, 12
   11060:	add	ip, ip, #499712	; 0x7a000
   11064:	ldr	pc, [ip, #132]!	; 0x84

00011068 <strncmp@plt>:
   11068:	add	ip, pc, #0, 12
   1106c:	add	ip, ip, #499712	; 0x7a000
   11070:	ldr	pc, [ip, #124]!	; 0x7c

00011074 <utimes@plt>:
   11074:	add	ip, pc, #0, 12
   11078:	add	ip, ip, #499712	; 0x7a000
   1107c:	ldr	pc, [ip, #116]!	; 0x74

00011080 <realloc@plt>:
   11080:	add	ip, pc, #0, 12
   11084:	add	ip, ip, #499712	; 0x7a000
   11088:	ldr	pc, [ip, #108]!	; 0x6c

0001108c <ftruncate64@plt>:
   1108c:	add	ip, pc, #0, 12
   11090:	add	ip, ip, #499712	; 0x7a000
   11094:	ldr	pc, [ip, #100]!	; 0x64

00011098 <fchmod@plt>:
   11098:	add	ip, pc, #0, 12
   1109c:	add	ip, ip, #499712	; 0x7a000
   110a0:	ldr	pc, [ip, #92]!	; 0x5c

000110a4 <strcmp@plt>:
   110a4:	add	ip, pc, #0, 12
   110a8:	add	ip, ip, #499712	; 0x7a000
   110ac:	ldr	pc, [ip, #84]!	; 0x54

000110b0 <exit@plt>:
   110b0:	add	ip, pc, #0, 12
   110b4:	add	ip, ip, #499712	; 0x7a000
   110b8:	ldr	pc, [ip, #76]!	; 0x4c

000110bc <__errno_location@plt>:
   110bc:	add	ip, pc, #0, 12
   110c0:	add	ip, ip, #499712	; 0x7a000
   110c4:	ldr	pc, [ip, #68]!	; 0x44

000110c8 <fputs@plt>:
   110c8:	add	ip, pc, #0, 12
   110cc:	add	ip, ip, #499712	; 0x7a000
   110d0:	ldr	pc, [ip, #60]!	; 0x3c

Disassembly of section .text:

000110d8 <.text>:
   110d8:	ldr	r3, [r0, #4]
   110dc:	ldr	r2, [r0]
   110e0:	uxtb	r1, r1
   110e4:	str	r2, [r3, #4]
   110e8:	ldrh	r2, [r3, #22]
   110ec:	tst	r2, #2
   110f0:	beq	11108 <fputs@plt+0x40>
   110f4:	ldrb	r2, [r3, #17]
   110f8:	adds	r0, r1, #0
   110fc:	movne	r0, #1
   11100:	cmp	r0, r2
   11104:	bne	1112c <fputs@plt+0x64>
   11108:	adds	r2, r1, #0
   1110c:	movne	r2, #1
   11110:	sub	r1, r1, #2
   11114:	clz	r1, r1
   11118:	lsr	r1, r1, #5
   1111c:	strb	r2, [r3, #17]
   11120:	strb	r1, [r3, #18]
   11124:	mov	r0, #0
   11128:	bx	lr
   1112c:	mov	r0, #8
   11130:	bx	lr
   11134:	ldm	r0, {r2, r3}
   11138:	ldrb	r0, [r3, #17]
   1113c:	str	r2, [r3, #4]
   11140:	cmp	r0, #0
   11144:	bxeq	lr
   11148:	ldrb	r0, [r3, #18]
   1114c:	cmp	r0, #0
   11150:	moveq	r0, #1
   11154:	movne	r0, #2
   11158:	bx	lr
   1115c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   11160:	mov	r5, r0
   11164:	clz	r4, r1
   11168:	clz	r0, r0
   1116c:	lsr	r4, r4, #5
   11170:	lsr	r0, r0, #5
   11174:	tst	r0, r4
   11178:	bne	111f0 <fputs@plt+0x128>
   1117c:	orrs	r4, r0, r4
   11180:	bne	111a0 <fputs@plt+0xd8>
   11184:	ldr	r8, [r5]
   11188:	ldr	r3, [r1]
   1118c:	mov	r6, r1
   11190:	cmp	r8, r3
   11194:	moveq	r7, r2
   11198:	moveq	r9, #20
   1119c:	beq	111e8 <fputs@plt+0x120>
   111a0:	mov	r0, #1
   111a4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   111a8:	mul	r3, r9, r4
   111ac:	ldr	r2, [r5, #4]
   111b0:	add	lr, r2, r3
   111b4:	ldr	r0, [r2, r3]
   111b8:	ldr	r2, [r6, #4]
   111bc:	add	ip, r2, r3
   111c0:	ldr	r1, [r2, r3]
   111c4:	ldrb	r2, [lr, #12]
   111c8:	ldrb	r3, [ip, #12]
   111cc:	cmp	r2, r3
   111d0:	bne	111a0 <fputs@plt+0xd8>
   111d4:	mov	r2, r7
   111d8:	bl	1c9dc <fputs@plt+0xb914>
   111dc:	cmp	r0, #0
   111e0:	bne	111a0 <fputs@plt+0xd8>
   111e4:	add	r4, r4, #1
   111e8:	cmp	r8, r4
   111ec:	bgt	111a8 <fputs@plt+0xe0>
   111f0:	mov	r0, #0
   111f4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   111f8:	ldrb	r3, [r0, #67]	; 0x43
   111fc:	cmp	r3, #0
   11200:	bxeq	lr
   11204:	push	{r4, r5, r6, lr}
   11208:	mov	r4, r0
   1120c:	ldr	r5, [r0, #16]
   11210:	ldr	r6, [r0, #20]
   11214:	cmp	r6, #0
   11218:	bgt	11220 <fputs@plt+0x158>
   1121c:	pop	{r4, r5, r6, pc}
   11220:	ldr	r2, [r5, #4]
   11224:	cmp	r2, #0
   11228:	beq	11250 <fputs@plt+0x188>
   1122c:	ldr	r0, [r2, #4]
   11230:	ldr	r3, [r4, #24]
   11234:	ldrb	r1, [r5, #8]
   11238:	ldr	r2, [r2]
   1123c:	and	r3, r3, #56	; 0x38
   11240:	str	r2, [r0, #4]
   11244:	orr	r1, r3, r1
   11248:	ldr	r0, [r0]
   1124c:	bl	15848 <fputs@plt+0x4780>
   11250:	add	r5, r5, #16
   11254:	sub	r6, r6, #1
   11258:	b	11214 <fputs@plt+0x14c>
   1125c:	mov	r3, #0
   11260:	push	{r0, r1, r4, lr}
   11264:	mov	r4, r2
   11268:	str	r3, [sp]
   1126c:	mov	r2, #2
   11270:	mov	r3, #1
   11274:	bl	1fb78 <fputs@plt+0xeab0>
   11278:	cmp	r0, #0
   1127c:	ldrhne	r2, [r0, #2]
   11280:	orrne	r2, r2, r4
   11284:	strhne	r2, [r0, #2]
   11288:	add	sp, sp, #8
   1128c:	pop	{r4, pc}
   11290:	ldrb	r3, [r0, #13]
   11294:	cmp	r3, #0
   11298:	bne	112f8 <fputs@plt+0x230>
   1129c:	ldr	r3, [r0, #216]	; 0xd8
   112a0:	push	{r4, lr}
   112a4:	cmp	r3, #0
   112a8:	mov	r4, r0
   112ac:	bne	112e0 <fputs@plt+0x218>
   112b0:	bl	15904 <fputs@plt+0x483c>
   112b4:	cmp	r0, #0
   112b8:	beq	112f0 <fputs@plt+0x228>
   112bc:	ldr	r0, [r4, #68]	; 0x44
   112c0:	bl	13d10 <fputs@plt+0x2c48>
   112c4:	mov	r0, r4
   112c8:	bl	2320c <fputs@plt+0x12144>
   112cc:	cmp	r0, #0
   112d0:	moveq	r3, #5
   112d4:	strbeq	r3, [r4, #5]
   112d8:	strbeq	r0, [r4, #17]
   112dc:	pop	{r4, pc}
   112e0:	mov	r3, #1
   112e4:	str	r3, [r1]
   112e8:	mov	r0, #0
   112ec:	pop	{r4, pc}
   112f0:	mov	r0, #14
   112f4:	pop	{r4, pc}
   112f8:	mov	r3, #1
   112fc:	str	r3, [r1]
   11300:	mov	r0, #0
   11304:	bx	lr
   11308:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1130c:	ldrh	r3, [r1, #50]	; 0x32
   11310:	ldrh	r7, [r0, #50]	; 0x32
   11314:	cmp	r3, r7
   11318:	bne	113ec <fputs@plt+0x324>
   1131c:	ldrb	r2, [r0, #54]	; 0x36
   11320:	ldrb	r3, [r1, #54]	; 0x36
   11324:	cmp	r2, r3
   11328:	bne	113ec <fputs@plt+0x324>
   1132c:	mov	r4, r1
   11330:	mov	r5, r0
   11334:	mov	r6, #0
   11338:	mov	r8, #20
   1133c:	mvn	r9, #0
   11340:	cmp	r6, r7
   11344:	blt	11364 <fputs@plt+0x29c>
   11348:	mvn	r2, #0
   1134c:	ldr	r1, [r5, #36]	; 0x24
   11350:	ldr	r0, [r4, #36]	; 0x24
   11354:	bl	1c9dc <fputs@plt+0xb914>
   11358:	clz	r0, r0
   1135c:	lsr	r0, r0, #5
   11360:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   11364:	ldr	r2, [r4, #4]
   11368:	ldr	r1, [r5, #4]
   1136c:	lsl	r3, r6, #1
   11370:	ldrsh	r2, [r2, r3]
   11374:	ldrsh	r3, [r1, r3]
   11378:	cmp	r3, r2
   1137c:	bne	113ec <fputs@plt+0x324>
   11380:	cmn	r3, #2
   11384:	bne	113b4 <fputs@plt+0x2ec>
   11388:	ldr	r2, [r5, #40]	; 0x28
   1138c:	mul	r3, r8, r6
   11390:	ldr	r1, [r2, #4]
   11394:	ldr	r2, [r4, #40]	; 0x28
   11398:	ldr	r1, [r1, r3]
   1139c:	ldr	r0, [r2, #4]
   113a0:	mov	r2, r9
   113a4:	ldr	r0, [r0, r3]
   113a8:	bl	1c9dc <fputs@plt+0xb914>
   113ac:	cmp	r0, #0
   113b0:	bne	113ec <fputs@plt+0x324>
   113b4:	ldr	r2, [r4, #28]
   113b8:	ldr	r3, [r5, #28]
   113bc:	ldrb	r2, [r2, r6]
   113c0:	ldrb	r3, [r3, r6]
   113c4:	cmp	r2, r3
   113c8:	bne	113ec <fputs@plt+0x324>
   113cc:	ldr	r2, [r5, #32]
   113d0:	ldr	r3, [r4, #32]
   113d4:	ldr	r1, [r2, r6, lsl #2]
   113d8:	ldr	r0, [r3, r6, lsl #2]
   113dc:	bl	24e30 <fputs@plt+0x13d68>
   113e0:	cmp	r0, #0
   113e4:	addeq	r6, r6, #1
   113e8:	beq	11340 <fputs@plt+0x278>
   113ec:	mov	r0, #0
   113f0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   113f4:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
   113f8:	mov	r5, #0
   113fc:	ldr	r4, [r1, #40]	; 0x28
   11400:	mov	r8, r0
   11404:	mov	r6, r1
   11408:	add	r4, r4, #16
   1140c:	mov	r7, r5
   11410:	mvn	r9, #4
   11414:	mov	sl, #145	; 0x91
   11418:	ldr	r3, [r6, #44]	; 0x2c
   1141c:	cmp	r5, r3
   11420:	blt	1142c <fputs@plt+0x364>
   11424:	add	sp, sp, #16
   11428:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1142c:	ldr	r3, [r4, #-16]
   11430:	ldr	r2, [r4, #-8]
   11434:	mov	r0, r8
   11438:	ldr	r3, [r3, #20]
   1143c:	add	r5, r5, #1
   11440:	cmp	r3, #0
   11444:	moveq	r3, r7
   11448:	ldrne	r3, [r3]
   1144c:	str	r9, [sp, #8]
   11450:	ldr	r1, [r4, #-12]
   11454:	str	r7, [sp]
   11458:	str	r1, [sp, #4]
   1145c:	mov	r1, sl
   11460:	bl	28464 <fputs@plt+0x1739c>
   11464:	add	r4, r4, #16
   11468:	b	11418 <fputs@plt+0x350>
   1146c:	push	{r4, r5, lr}
   11470:	sub	sp, sp, #28
   11474:	mov	r5, r1
   11478:	add	r1, sp, #24
   1147c:	mov	r4, r0
   11480:	strd	r2, [r1, #-16]!
   11484:	mvn	r3, #12
   11488:	str	r3, [sp]
   1148c:	mov	r2, #1
   11490:	mov	r3, r1
   11494:	mov	r1, #23
   11498:	bl	28708 <fputs@plt+0x17640>
   1149c:	add	r2, sp, #24
   114a0:	mov	r0, r4
   114a4:	str	r5, [r2, #-4]!
   114a8:	mov	r1, #1
   114ac:	bl	278f4 <fputs@plt+0x1682c>
   114b0:	mov	r3, #1
   114b4:	mov	r2, r3
   114b8:	mov	r1, #33	; 0x21
   114bc:	mov	r0, r4
   114c0:	bl	2883c <fputs@plt+0x17774>
   114c4:	add	sp, sp, #28
   114c8:	pop	{r4, r5, pc}
   114cc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   114d0:	sub	sp, sp, #36	; 0x24
   114d4:	mov	r5, r3
   114d8:	ldr	r3, [sp, #72]	; 0x48
   114dc:	mov	r6, r1
   114e0:	str	r3, [sp, #8]
   114e4:	ldr	r3, [sp, #80]	; 0x50
   114e8:	ldr	r9, [sp, #76]	; 0x4c
   114ec:	str	r3, [sp, #24]
   114f0:	ldr	r3, [sp, #84]	; 0x54
   114f4:	mov	r8, r0
   114f8:	str	r3, [sp, #28]
   114fc:	ldr	r3, [sp, #88]	; 0x58
   11500:	str	r2, [sp, #20]
   11504:	str	r3, [sp, #12]
   11508:	bl	283d4 <fputs@plt+0x1730c>
   1150c:	ldr	r3, [sp, #12]
   11510:	ldr	r7, [r6, #8]
   11514:	cmp	r3, #0
   11518:	movne	fp, #16
   1151c:	moveq	fp, #0
   11520:	sub	r9, r9, r5, lsl #2
   11524:	mov	sl, #0
   11528:	orr	r3, fp, #1
   1152c:	str	r3, [sp, #16]
   11530:	mov	r4, r0
   11534:	cmp	r7, #0
   11538:	bne	11620 <fputs@plt+0x558>
   1153c:	ldrb	r3, [r6, #42]	; 0x2a
   11540:	tst	r3, #32
   11544:	bne	116a0 <fputs@plt+0x5d8>
   11548:	ldr	r3, [sp, #8]
   1154c:	mov	r0, r8
   11550:	add	r7, r3, #1
   11554:	bl	168d0 <fputs@plt+0x5808>
   11558:	ldrsh	r3, [r6, #34]	; 0x22
   1155c:	mov	r2, r7
   11560:	mov	r1, #49	; 0x31
   11564:	str	r0, [sp]
   11568:	mov	r5, r0
   1156c:	mov	r0, r4
   11570:	bl	28344 <fputs@plt+0x1727c>
   11574:	cmp	sl, #0
   11578:	bne	1158c <fputs@plt+0x4c4>
   1157c:	mov	r2, sl
   11580:	mov	r1, r6
   11584:	mov	r0, r4
   11588:	bl	2852c <fputs@plt+0x17464>
   1158c:	mov	r1, r7
   11590:	ldrsh	r2, [r6, #34]	; 0x22
   11594:	mov	r0, r8
   11598:	bl	1dd9c <fputs@plt+0xccd4>
   1159c:	ldrb	r3, [r8, #18]
   115a0:	cmp	r3, #0
   115a4:	movne	r7, #0
   115a8:	bne	115bc <fputs@plt+0x4f4>
   115ac:	ldr	r3, [sp, #24]
   115b0:	cmp	r3, #0
   115b4:	movne	r7, #5
   115b8:	moveq	r7, #3
   115bc:	ldr	r3, [sp, #28]
   115c0:	ldr	r2, [sp, #20]
   115c4:	cmp	r3, #0
   115c8:	ldr	r3, [sp, #12]
   115cc:	orrne	r7, r7, #8
   115d0:	cmp	r3, #0
   115d4:	ldr	r3, [sp, #8]
   115d8:	mov	r1, #75	; 0x4b
   115dc:	str	r3, [sp]
   115e0:	mov	r0, r4
   115e4:	mov	r3, r5
   115e8:	orrne	r7, r7, #16
   115ec:	bl	28344 <fputs@plt+0x1727c>
   115f0:	ldrb	r3, [r8, #18]
   115f4:	cmp	r3, #0
   115f8:	bne	1160c <fputs@plt+0x544>
   115fc:	ldr	r2, [r6]
   11600:	mvn	r1, #0
   11604:	mov	r0, r4
   11608:	bl	24948 <fputs@plt+0x13880>
   1160c:	mov	r1, r7
   11610:	mov	r0, r4
   11614:	add	sp, sp, #36	; 0x24
   11618:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1161c:	b	1b1a0 <fputs@plt+0xa0d8>
   11620:	ldr	r2, [r9, r5, lsl #2]
   11624:	cmp	r2, #0
   11628:	beq	11694 <fputs@plt+0x5cc>
   1162c:	ldr	r3, [r7, #36]	; 0x24
   11630:	cmp	r3, #0
   11634:	beq	1164c <fputs@plt+0x584>
   11638:	ldr	r3, [r4, #32]
   1163c:	mov	r1, #76	; 0x4c
   11640:	add	r3, r3, #2
   11644:	mov	r0, r4
   11648:	bl	2883c <fputs@plt+0x17774>
   1164c:	ldr	r3, [r9, r5, lsl #2]
   11650:	mov	r1, #110	; 0x6e
   11654:	mov	r2, r5
   11658:	mov	r0, r4
   1165c:	bl	2883c <fputs@plt+0x17774>
   11660:	ldrb	r3, [r7, #55]	; 0x37
   11664:	and	r3, r3, #3
   11668:	cmp	r3, #2
   1166c:	movne	r1, fp
   11670:	bne	11688 <fputs@plt+0x5c0>
   11674:	ldrb	r3, [r6, #42]	; 0x2a
   11678:	tst	r3, #32
   1167c:	ldr	r3, [sp, #16]
   11680:	moveq	r1, fp
   11684:	movne	r1, r3
   11688:	mov	r0, r4
   1168c:	bl	1b1a0 <fputs@plt+0xa0d8>
   11690:	mov	sl, #1
   11694:	ldr	r7, [r7, #20]
   11698:	add	r5, r5, #1
   1169c:	b	11534 <fputs@plt+0x46c>
   116a0:	add	sp, sp, #36	; 0x24
   116a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   116a8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   116ac:	mov	fp, r3
   116b0:	ldr	r3, [r0, #52]	; 0x34
   116b4:	mov	r5, r1
   116b8:	ldrb	r1, [r0, #6]
   116bc:	ldr	r8, [r3, #36]	; 0x24
   116c0:	ldrb	r3, [r0, #5]
   116c4:	ldr	r7, [r0, #56]	; 0x38
   116c8:	sub	sp, sp, #20
   116cc:	add	r3, r3, #8
   116d0:	add	r3, r3, r1
   116d4:	add	r3, r7, r3
   116d8:	str	r3, [sp, #4]
   116dc:	add	r3, r5, r2
   116e0:	mov	r2, #0
   116e4:	mov	r4, r0
   116e8:	add	r8, r7, r8
   116ec:	mov	r1, r2
   116f0:	mov	r6, r2
   116f4:	str	r3, [sp, #8]
   116f8:	ldr	r3, [sp, #8]
   116fc:	cmp	r5, r3
   11700:	blt	1172c <fputs@plt+0x664>
   11704:	cmp	r1, #0
   11708:	beq	11720 <fputs@plt+0x658>
   1170c:	sub	r1, r1, r7
   11710:	uxth	r2, r2
   11714:	uxth	r1, r1
   11718:	mov	r0, r4
   1171c:	bl	2edc4 <fputs@plt+0x1dcfc>
   11720:	mov	r0, r6
   11724:	add	sp, sp, #20
   11728:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1172c:	ldr	r3, [fp, #8]
   11730:	ldr	r9, [r3, r5, lsl #2]
   11734:	ldr	r3, [sp, #4]
   11738:	cmp	r3, r9
   1173c:	movls	r3, #1
   11740:	movhi	r3, #0
   11744:	cmp	r8, r9
   11748:	movls	r3, #0
   1174c:	cmp	r3, #0
   11750:	beq	117b0 <fputs@plt+0x6e8>
   11754:	ldr	r0, [fp, #12]
   11758:	lsl	r3, r5, #1
   1175c:	ldrh	sl, [r0, r3]
   11760:	add	r3, r9, sl
   11764:	cmp	r1, r3
   11768:	beq	117a0 <fputs@plt+0x6d8>
   1176c:	cmp	r1, #0
   11770:	beq	11790 <fputs@plt+0x6c8>
   11774:	sub	r1, r1, r7
   11778:	uxth	r2, r2
   1177c:	uxth	r1, r1
   11780:	mov	r0, r4
   11784:	str	r3, [sp, #12]
   11788:	bl	2edc4 <fputs@plt+0x1dcfc>
   1178c:	ldr	r3, [sp, #12]
   11790:	cmp	r8, r3
   11794:	bcs	117a4 <fputs@plt+0x6dc>
   11798:	mov	r6, #0
   1179c:	b	11720 <fputs@plt+0x658>
   117a0:	add	sl, sl, r2
   117a4:	add	r6, r6, #1
   117a8:	mov	r2, sl
   117ac:	mov	r1, r9
   117b0:	add	r5, r5, #1
   117b4:	b	116f8 <fputs@plt+0x630>
   117b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   117bc:	sub	sp, sp, #20
   117c0:	mov	r9, r2
   117c4:	ldr	r4, [sp, #56]	; 0x38
   117c8:	ldr	r5, [r2]
   117cc:	ldr	r7, [r0, #56]	; 0x38
   117d0:	ldr	r2, [sp, #60]	; 0x3c
   117d4:	mov	sl, r0
   117d8:	add	r6, r3, #2
   117dc:	lsl	r8, r4, #2
   117e0:	add	r2, r4, r2
   117e4:	str	r1, [sp, #4]
   117e8:	str	r2, [sp]
   117ec:	ldr	r3, [sp]
   117f0:	cmp	r4, r3
   117f4:	strge	r5, [r9]
   117f8:	movge	r0, #0
   117fc:	bge	11894 <fputs@plt+0x7cc>
   11800:	mov	r1, r4
   11804:	ldr	r0, [sp, #64]	; 0x40
   11808:	bl	1613c <fputs@plt+0x5074>
   1180c:	ldrb	r3, [r7, #1]
   11810:	cmp	r3, #0
   11814:	mov	fp, r0
   11818:	bne	11874 <fputs@plt+0x7ac>
   1181c:	ldrb	r3, [r7, #2]
   11820:	cmp	r3, #0
   11824:	bne	11874 <fputs@plt+0x7ac>
   11828:	ldr	r3, [sp, #4]
   1182c:	sub	r5, r5, fp
   11830:	cmp	r5, r3
   11834:	bcc	11890 <fputs@plt+0x7c8>
   11838:	mov	r3, r5
   1183c:	ldr	r2, [sp, #64]	; 0x40
   11840:	mov	r0, r3
   11844:	add	r4, r4, #1
   11848:	ldr	r1, [r2, #8]
   1184c:	mov	r2, fp
   11850:	add	r6, r6, #2
   11854:	ldr	r1, [r1, r8]
   11858:	bl	11014 <memmove@plt>
   1185c:	add	r8, r8, #4
   11860:	sub	r3, r0, r7
   11864:	strb	r3, [r6, #-3]
   11868:	asr	r2, r3, #8
   1186c:	strb	r2, [r6, #-4]
   11870:	b	117ec <fputs@plt+0x724>
   11874:	add	r2, sp, #12
   11878:	mov	r1, fp
   1187c:	mov	r0, sl
   11880:	bl	2f124 <fputs@plt+0x1e05c>
   11884:	subs	r3, r0, #0
   11888:	bne	1183c <fputs@plt+0x774>
   1188c:	b	11828 <fputs@plt+0x760>
   11890:	mov	r0, #1
   11894:	add	sp, sp, #20
   11898:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1189c:	push	{r4, r5, r6, lr}
   118a0:	mov	r5, r0
   118a4:	mov	r0, r1
   118a8:	mov	r4, r1
   118ac:	bl	1839c <fputs@plt+0x72d4>
   118b0:	cmp	r0, #6
   118b4:	ble	118e8 <fputs@plt+0x820>
   118b8:	mov	r2, #7
   118bc:	ldr	r1, [pc, #44]	; 118f0 <fputs@plt+0x828>
   118c0:	mov	r0, r4
   118c4:	bl	24e58 <fputs@plt+0x13d90>
   118c8:	cmp	r0, #0
   118cc:	bne	118e8 <fputs@plt+0x820>
   118d0:	mov	r0, r5
   118d4:	mov	r2, r4
   118d8:	ldr	r1, [pc, #20]	; 118f4 <fputs@plt+0x82c>
   118dc:	bl	30e04 <fputs@plt+0x1fd3c>
   118e0:	mov	r0, #1
   118e4:	pop	{r4, r5, r6, pc}
   118e8:	mov	r0, #0
   118ec:	pop	{r4, r5, r6, pc}
   118f0:	andeq	r6, r7, r8, asr r8
   118f4:	andeq	r6, r7, fp, ror fp
   118f8:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   118fc:	mov	r5, r0
   11900:	ldr	r8, [r0, #8]
   11904:	ldr	r9, [r0]
   11908:	ldr	r4, [r0, #412]	; 0x19c
   1190c:	ldr	fp, [pc, #156]	; 119b0 <fputs@plt+0x8e8>
   11910:	mov	sl, #55	; 0x37
   11914:	cmp	r4, #0
   11918:	bne	11924 <fputs@plt+0x85c>
   1191c:	add	sp, sp, #12
   11920:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11924:	ldr	r3, [r4, #8]
   11928:	ldr	r2, [r9, #16]
   1192c:	mov	r0, r5
   11930:	add	r2, r2, r3, lsl #4
   11934:	ldr	r6, [r4, #12]
   11938:	bl	168d0 <fputs@plt+0x5808>
   1193c:	mov	r1, #0
   11940:	ldr	r3, [r2, #12]
   11944:	mov	r7, r0
   11948:	str	sl, [sp]
   1194c:	mov	r0, r5
   11950:	ldr	r3, [r3, #72]	; 0x48
   11954:	ldr	r2, [r4, #8]
   11958:	bl	32e9c <fputs@plt+0x21dd4>
   1195c:	mov	r2, fp
   11960:	mov	r1, #5
   11964:	mov	r0, r8
   11968:	bl	29214 <fputs@plt+0x1814c>
   1196c:	cmp	r0, #0
   11970:	beq	1191c <fputs@plt+0x854>
   11974:	add	r3, r6, #1
   11978:	str	r3, [r0, #4]
   1197c:	str	r3, [r0, #28]
   11980:	str	r3, [r0, #72]	; 0x48
   11984:	sub	r6, r6, #1
   11988:	mov	r3, #8
   1198c:	str	r6, [r0, #44]	; 0x2c
   11990:	str	r7, [r0, #52]	; 0x34
   11994:	str	r7, [r0, #68]	; 0x44
   11998:	strb	r3, [r0, #63]	; 0x3f
   1199c:	mov	r1, r7
   119a0:	mov	r0, r5
   119a4:	bl	1bdc4 <fputs@plt+0xacfc>
   119a8:	ldr	r4, [r4]
   119ac:	b	11914 <fputs@plt+0x84c>
   119b0:			; <UNDEFINED> instruction: 0x000738b5
   119b4:	ldr	r3, [r0, #412]	; 0x19c
   119b8:	cmp	r3, #0
   119bc:	bxeq	lr
   119c0:	b	118f8 <fputs@plt+0x830>
   119c4:	ldr	r3, [r1, #44]	; 0x2c
   119c8:	ldr	r2, [r1, #32]
   119cc:	cmn	r3, r2
   119d0:	bxeq	lr
   119d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   119d8:	sub	sp, sp, #20
   119dc:	ldr	r3, [r1, #20]
   119e0:	ldr	r8, [r0, #8]
   119e4:	mov	r4, r1
   119e8:	str	r3, [sp]
   119ec:	mov	r6, r0
   119f0:	ldr	r3, [r1, #16]
   119f4:	mov	r2, #0
   119f8:	mov	r1, #25
   119fc:	mov	r0, r8
   11a00:	bl	28344 <fputs@plt+0x1727c>
   11a04:	ldr	r5, [r4, #40]	; 0x28
   11a08:	ldr	r9, [pc, #148]	; 11aa4 <fputs@plt+0x9dc>
   11a0c:	add	r5, r5, #16
   11a10:	mov	r7, #0
   11a14:	mvn	sl, #0
   11a18:	mvn	fp, #5
   11a1c:	ldr	r3, [r4, #44]	; 0x2c
   11a20:	cmp	r7, r3
   11a24:	blt	11a30 <fputs@plt+0x968>
   11a28:	add	sp, sp, #20
   11a2c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11a30:	ldr	r3, [r5, #-4]
   11a34:	cmp	r3, #0
   11a38:	blt	11a68 <fputs@plt+0x9a0>
   11a3c:	ldr	r3, [r5, #-16]
   11a40:	ldr	r1, [r3, #20]
   11a44:	cmp	r1, #0
   11a48:	beq	11a58 <fputs@plt+0x990>
   11a4c:	ldr	r3, [r1]
   11a50:	cmp	r3, #1
   11a54:	beq	11a74 <fputs@plt+0x9ac>
   11a58:	mov	r1, r9
   11a5c:	mov	r0, r6
   11a60:	bl	30e04 <fputs@plt+0x1fd3c>
   11a64:	str	sl, [r5, #-4]
   11a68:	add	r7, r7, #1
   11a6c:	add	r5, r5, #16
   11a70:	b	11a1c <fputs@plt+0x954>
   11a74:	mov	r3, #0
   11a78:	mov	r2, r3
   11a7c:	mov	r0, r6
   11a80:	bl	352b0 <fputs@plt+0x241e8>
   11a84:	mov	r3, #0
   11a88:	str	r3, [sp]
   11a8c:	mov	r1, #57	; 0x39
   11a90:	stmib	sp, {r0, fp}
   11a94:	mov	r0, r8
   11a98:	ldr	r2, [r5, #-4]
   11a9c:	bl	28464 <fputs@plt+0x1739c>
   11aa0:	b	11a68 <fputs@plt+0x9a0>
   11aa4:	strdeq	r6, [r7], -r0
   11aa8:	push	{r4, r5, r6, lr}
   11aac:	subs	r4, r1, #0
   11ab0:	bne	11ac0 <fputs@plt+0x9f8>
   11ab4:	ldr	r1, [pc, #48]	; 11aec <fputs@plt+0xa24>
   11ab8:	pop	{r4, r5, r6, lr}
   11abc:	b	3808c <fputs@plt+0x26fc4>
   11ac0:	mov	r3, r2
   11ac4:	ldr	r1, [pc, #36]	; 11af0 <fputs@plt+0xa28>
   11ac8:	mov	r2, r4
   11acc:	mov	r5, r0
   11ad0:	bl	3808c <fputs@plt+0x26fc4>
   11ad4:	mov	r1, r4
   11ad8:	mov	r6, r0
   11adc:	mov	r0, r5
   11ae0:	bl	1d524 <fputs@plt+0xc45c>
   11ae4:	mov	r0, r6
   11ae8:	pop	{r4, r5, r6, pc}
   11aec:	andeq	r9, r7, r1, lsl r4
   11af0:	andeq	r7, r7, r9, asr #1
   11af4:	push	{r4, r5, r6, r7, r8, lr}
   11af8:	ldr	r7, [r0]
   11afc:	ldr	r3, [r7, #16]
   11b00:	ldr	r8, [r3, #28]
   11b04:	ldr	r3, [r1, #64]	; 0x40
   11b08:	cmp	r8, r3
   11b0c:	bne	11b1c <fputs@plt+0xa54>
   11b10:	mov	r6, #0
   11b14:	mov	r0, r6
   11b18:	pop	{r4, r5, r6, r7, r8, pc}
   11b1c:	mov	r4, r0
   11b20:	bl	175c0 <fputs@plt+0x64f8>
   11b24:	mov	r5, #0
   11b28:	mov	r6, r0
   11b2c:	cmp	r6, #0
   11b30:	bne	11b60 <fputs@plt+0xa98>
   11b34:	cmp	r5, #0
   11b38:	beq	11b10 <fputs@plt+0xa48>
   11b3c:	mov	r2, r5
   11b40:	ldr	r1, [pc, #64]	; 11b88 <fputs@plt+0xac0>
   11b44:	ldr	r0, [r4]
   11b48:	bl	3808c <fputs@plt+0x26fc4>
   11b4c:	mov	r1, r5
   11b50:	mov	r6, r0
   11b54:	ldr	r0, [r4]
   11b58:	bl	1d524 <fputs@plt+0xc45c>
   11b5c:	b	11b14 <fputs@plt+0xa4c>
   11b60:	ldr	r3, [r6, #20]
   11b64:	cmp	r8, r3
   11b68:	bne	11b80 <fputs@plt+0xab8>
   11b6c:	mov	r1, r5
   11b70:	ldr	r2, [r6]
   11b74:	mov	r0, r7
   11b78:	bl	11aa8 <fputs@plt+0x9e0>
   11b7c:	mov	r5, r0
   11b80:	ldr	r6, [r6, #32]
   11b84:	b	11b2c <fputs@plt+0xa64>
   11b88:	ldrdeq	r7, [r7], -r7	; <UNPREDICTABLE>
   11b8c:	ldrsh	r3, [r2, #32]
   11b90:	push	{r0, r1, r2, r4, r5, lr}
   11b94:	mov	r4, r0
   11b98:	cmp	r3, #0
   11b9c:	mov	r5, r1
   11ba0:	blt	11be4 <fputs@plt+0xb1c>
   11ba4:	ldr	r1, [r2, #4]
   11ba8:	ldr	r0, [r0]
   11bac:	ldr	r2, [r2]
   11bb0:	ldr	r3, [r1, r3, lsl #4]
   11bb4:	ldr	r1, [pc, #64]	; 11bfc <fputs@plt+0xb34>
   11bb8:	bl	3808c <fputs@plt+0x26fc4>
   11bbc:	ldr	r1, [pc, #60]	; 11c00 <fputs@plt+0xb38>
   11bc0:	mvn	r2, #0
   11bc4:	mov	r3, #2
   11bc8:	stm	sp, {r2, r3}
   11bcc:	mov	r3, r0
   11bd0:	mov	r2, r5
   11bd4:	mov	r0, r4
   11bd8:	bl	284c4 <fputs@plt+0x173fc>
   11bdc:	add	sp, sp, #12
   11be0:	pop	{r4, r5, pc}
   11be4:	ldr	r1, [pc, #24]	; 11c04 <fputs@plt+0xb3c>
   11be8:	ldr	r2, [r2]
   11bec:	ldr	r0, [r0]
   11bf0:	bl	3808c <fputs@plt+0x26fc4>
   11bf4:	ldr	r1, [pc, #12]	; 11c08 <fputs@plt+0xb40>
   11bf8:	b	11bc0 <fputs@plt+0xaf8>
   11bfc:	andeq	r9, r7, r1, asr #16
   11c00:	andeq	r0, r0, r3, lsl r6
   11c04:	andeq	r7, r7, r5, lsl #2
   11c08:	andeq	r0, r0, r3, lsl sl
   11c0c:	ldrb	r3, [r0, #453]	; 0x1c5
   11c10:	cmp	r3, #2
   11c14:	bxne	lr
   11c18:	push	{r4, r5, lr}
   11c1c:	mov	r2, r1
   11c20:	sub	sp, sp, #20
   11c24:	ldr	r5, [r0, #8]
   11c28:	mov	r4, r0
   11c2c:	ldr	r1, [pc, #44]	; 11c60 <fputs@plt+0xb98>
   11c30:	ldr	r0, [r0]
   11c34:	bl	3808c <fputs@plt+0x26fc4>
   11c38:	mvn	r3, #0
   11c3c:	mov	r1, #161	; 0xa1
   11c40:	stmib	sp, {r0, r3}
   11c44:	mov	r3, #0
   11c48:	str	r3, [sp]
   11c4c:	mov	r0, r5
   11c50:	ldr	r2, [r4, #468]	; 0x1d4
   11c54:	bl	28464 <fputs@plt+0x1739c>
   11c58:	add	sp, sp, #20
   11c5c:	pop	{r4, r5, pc}
   11c60:	andeq	r7, r7, r6, asr #2
   11c64:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11c68:	sub	sp, sp, #20
   11c6c:	mov	r5, r0
   11c70:	mov	r7, r1
   11c74:	mov	sl, r2
   11c78:	bl	283d4 <fputs@plt+0x1730c>
   11c7c:	subs	r6, r0, #0
   11c80:	beq	11d5c <fputs@plt+0xc94>
   11c84:	ldr	r1, [r7, #64]	; 0x40
   11c88:	ldr	r0, [r5]
   11c8c:	bl	17478 <fputs@plt+0x63b0>
   11c90:	mov	r1, r7
   11c94:	mov	r9, #0
   11c98:	mov	fp, #127	; 0x7f
   11c9c:	mov	r8, r0
   11ca0:	mov	r0, r5
   11ca4:	bl	175c0 <fputs@plt+0x64f8>
   11ca8:	mov	r4, r0
   11cac:	cmp	r4, #0
   11cb0:	bne	11d24 <fputs@plt+0xc5c>
   11cb4:	ldr	r3, [r7]
   11cb8:	mov	r2, r8
   11cbc:	str	r3, [sp, #4]
   11cc0:	mov	r1, #125	; 0x7d
   11cc4:	mov	r3, r4
   11cc8:	str	r4, [sp, #8]
   11ccc:	str	r4, [sp]
   11cd0:	mov	r0, r6
   11cd4:	bl	28464 <fputs@plt+0x1739c>
   11cd8:	mov	r2, sl
   11cdc:	ldr	r1, [pc, #128]	; 11d64 <fputs@plt+0xc9c>
   11ce0:	ldr	r0, [r5]
   11ce4:	bl	3808c <fputs@plt+0x26fc4>
   11ce8:	subs	r2, r0, #0
   11cec:	beq	11d5c <fputs@plt+0xc94>
   11cf0:	mov	r1, r8
   11cf4:	mov	r0, r6
   11cf8:	bl	28614 <fputs@plt+0x1754c>
   11cfc:	mov	r1, r7
   11d00:	mov	r0, r5
   11d04:	bl	11af4 <fputs@plt+0xa2c>
   11d08:	subs	r2, r0, #0
   11d0c:	beq	11d5c <fputs@plt+0xc94>
   11d10:	mov	r1, #1
   11d14:	mov	r0, r6
   11d18:	add	sp, sp, #20
   11d1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11d20:	b	28614 <fputs@plt+0x1754c>
   11d24:	ldr	r1, [r4, #20]
   11d28:	ldr	r0, [r5]
   11d2c:	bl	17478 <fputs@plt+0x63b0>
   11d30:	str	r9, [sp, #8]
   11d34:	ldr	r3, [r4]
   11d38:	mov	r1, fp
   11d3c:	str	r3, [sp, #4]
   11d40:	str	r9, [sp]
   11d44:	mov	r3, #0
   11d48:	mov	r2, r0
   11d4c:	mov	r0, r6
   11d50:	bl	28464 <fputs@plt+0x1739c>
   11d54:	ldr	r4, [r4, #32]
   11d58:	b	11cac <fputs@plt+0xbe4>
   11d5c:	add	sp, sp, #20
   11d60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11d64:	andeq	r7, r7, sp, asr r1
   11d68:	push	{r4, r5, r6, lr}
   11d6c:	ldr	r4, [r0]
   11d70:	ldr	r3, [r4, #16]
   11d74:	ldr	r3, [r3, #20]
   11d78:	cmp	r3, #0
   11d7c:	beq	11dc8 <fputs@plt+0xd00>
   11d80:	ldrb	r2, [r4, #67]	; 0x43
   11d84:	cmp	r2, #0
   11d88:	beq	11d98 <fputs@plt+0xcd0>
   11d8c:	ldrb	r5, [r3, #8]
   11d90:	cmp	r5, #0
   11d94:	beq	11da8 <fputs@plt+0xce0>
   11d98:	ldr	r1, [pc, #48]	; 11dd0 <fputs@plt+0xd08>
   11d9c:	bl	30e04 <fputs@plt+0x1fd3c>
   11da0:	mov	r0, #1
   11da4:	pop	{r4, r5, r6, pc}
   11da8:	mov	r0, r3
   11dac:	bl	464d0 <fputs@plt+0x35408>
   11db0:	ldr	r3, [r4, #16]
   11db4:	mov	r0, r4
   11db8:	str	r5, [r3, #20]
   11dbc:	bl	1ec58 <fputs@plt+0xdb90>
   11dc0:	mov	r0, r5
   11dc4:	pop	{r4, r5, r6, pc}
   11dc8:	mov	r0, r3
   11dcc:	pop	{r4, r5, r6, pc}
   11dd0:	andeq	r7, r7, r2, ror #12
   11dd4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11dd8:	mov	r5, r0
   11ddc:	ldr	r6, [r1, #40]	; 0x28
   11de0:	sub	sp, sp, #44	; 0x2c
   11de4:	mov	r8, r1
   11de8:	add	r6, r6, #16
   11dec:	mov	r3, #1
   11df0:	mov	r4, #0
   11df4:	ldr	r7, [r0, #8]
   11df8:	str	r4, [sp, #24]
   11dfc:	strb	r3, [r1]
   11e00:	str	r3, [sp, #28]
   11e04:	ldr	r3, [r8, #44]	; 0x2c
   11e08:	ldr	r2, [sp, #24]
   11e0c:	cmp	r2, r3
   11e10:	blt	11e78 <fputs@plt+0xdb0>
   11e14:	cmp	r4, #0
   11e18:	beq	11e30 <fputs@plt+0xd68>
   11e1c:	mov	r2, r4
   11e20:	mov	r1, #45	; 0x2d
   11e24:	mov	r0, r7
   11e28:	bl	287d8 <fputs@plt+0x17710>
   11e2c:	mov	r4, r0
   11e30:	mov	r0, r5
   11e34:	bl	1dc48 <fputs@plt+0xcb80>
   11e38:	ldr	r6, [r8, #28]
   11e3c:	mov	r9, #0
   11e40:	ldr	r3, [r8, #36]	; 0x24
   11e44:	cmp	r9, r3
   11e48:	blt	1202c <fputs@plt+0xf64>
   11e4c:	mov	r3, #0
   11e50:	strb	r3, [r8]
   11e54:	mov	r0, r5
   11e58:	bl	1dc48 <fputs@plt+0xcb80>
   11e5c:	cmp	r4, #0
   11e60:	beq	12048 <fputs@plt+0xf80>
   11e64:	mov	r1, r4
   11e68:	mov	r0, r7
   11e6c:	add	sp, sp, #44	; 0x2c
   11e70:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11e74:	b	1d4a4 <fputs@plt+0xc3dc>
   11e78:	ldr	r3, [r6, #-16]
   11e7c:	ldr	fp, [r3, #20]
   11e80:	cmp	fp, #0
   11e84:	moveq	r9, #0
   11e88:	moveq	sl, r9
   11e8c:	beq	11ec0 <fputs@plt+0xdf8>
   11e90:	ldr	sl, [fp]
   11e94:	mov	r0, r5
   11e98:	mov	r1, sl
   11e9c:	bl	16900 <fputs@plt+0x5838>
   11ea0:	ldr	r3, [sp, #28]
   11ea4:	mov	r1, fp
   11ea8:	str	r3, [sp]
   11eac:	mov	r3, #0
   11eb0:	mov	r9, r0
   11eb4:	mov	r2, r0
   11eb8:	mov	r0, r5
   11ebc:	bl	51440 <fputs@plt+0x40378>
   11ec0:	ldr	r3, [r6, #-4]
   11ec4:	cmp	r3, #0
   11ec8:	movlt	r3, #0
   11ecc:	strlt	r3, [sp, #20]
   11ed0:	blt	11ef8 <fputs@plt+0xe30>
   11ed4:	ldr	r0, [r7, #24]
   11ed8:	bl	2823c <fputs@plt+0x17174>
   11edc:	str	r9, [sp]
   11ee0:	ldr	r3, [sp, #28]
   11ee4:	ldr	r1, [r6, #-4]
   11ee8:	str	r0, [sp, #20]
   11eec:	mov	r2, r0
   11ef0:	mov	r0, r5
   11ef4:	bl	28d60 <fputs@plt+0x17c98>
   11ef8:	ldr	r3, [r6, #-12]
   11efc:	ldrh	r3, [r3, #2]
   11f00:	tst	r3, #32
   11f04:	beq	11f78 <fputs@plt+0xeb0>
   11f08:	ldr	r2, [fp, #4]
   11f0c:	mov	fp, #0
   11f10:	mov	r0, fp
   11f14:	mov	r3, #20
   11f18:	cmp	sl, fp
   11f1c:	clz	r1, r0
   11f20:	lsr	r1, r1, #5
   11f24:	movle	r1, #0
   11f28:	cmp	r1, #0
   11f2c:	bne	12004 <fputs@plt+0xf3c>
   11f30:	cmp	r0, #0
   11f34:	ldreq	r3, [r5]
   11f38:	ldreq	r0, [r3, #8]
   11f3c:	cmp	r4, #0
   11f40:	bne	11f58 <fputs@plt+0xe90>
   11f44:	ldr	r4, [r8, #36]	; 0x24
   11f48:	cmp	r4, #0
   11f4c:	ldrne	r4, [r5, #76]	; 0x4c
   11f50:	addne	r4, r4, #1
   11f54:	strne	r4, [r5, #76]	; 0x4c
   11f58:	mvn	r3, #3
   11f5c:	mov	r2, r4
   11f60:	stmib	sp, {r0, r3}
   11f64:	mov	r3, #0
   11f68:	str	r3, [sp]
   11f6c:	mov	r1, #34	; 0x22
   11f70:	mov	r0, r7
   11f74:	bl	28464 <fputs@plt+0x1739c>
   11f78:	mvn	r3, #4
   11f7c:	str	r3, [sp, #8]
   11f80:	ldr	r3, [r6, #-12]
   11f84:	mov	r2, #0
   11f88:	str	r3, [sp, #4]
   11f8c:	ldr	r3, [r6, #-8]
   11f90:	mov	r1, #143	; 0x8f
   11f94:	str	r3, [sp]
   11f98:	mov	r0, r7
   11f9c:	mov	r3, r9
   11fa0:	bl	28464 <fputs@plt+0x1739c>
   11fa4:	uxtb	r1, sl
   11fa8:	mov	r0, r7
   11fac:	bl	1b1a0 <fputs@plt+0xa0d8>
   11fb0:	mov	r2, sl
   11fb4:	mov	r1, r9
   11fb8:	mov	r0, r5
   11fbc:	bl	1dd9c <fputs@plt+0xccd4>
   11fc0:	mov	r2, sl
   11fc4:	mov	r1, r9
   11fc8:	mov	r0, r5
   11fcc:	bl	1de10 <fputs@plt+0xcd48>
   11fd0:	ldr	r3, [sp, #20]
   11fd4:	cmp	r3, #0
   11fd8:	beq	11ff0 <fputs@plt+0xf28>
   11fdc:	mov	r0, r7
   11fe0:	mov	r1, r3
   11fe4:	bl	16284 <fputs@plt+0x51bc>
   11fe8:	mov	r0, r5
   11fec:	bl	1dc48 <fputs@plt+0xcb80>
   11ff0:	ldr	r3, [sp, #24]
   11ff4:	add	r6, r6, #16
   11ff8:	add	r3, r3, #1
   11ffc:	str	r3, [sp, #24]
   12000:	b	11e04 <fputs@plt+0xd3c>
   12004:	mul	r1, r3, fp
   12008:	mov	r0, r5
   1200c:	str	r3, [sp, #36]	; 0x24
   12010:	ldr	r1, [r2, r1]
   12014:	str	r2, [sp, #32]
   12018:	add	fp, fp, #1
   1201c:	bl	33af4 <fputs@plt+0x22a2c>
   12020:	ldr	r3, [sp, #36]	; 0x24
   12024:	ldr	r2, [sp, #32]
   12028:	b	11f18 <fputs@plt+0xe50>
   1202c:	ldr	r2, [r6, #16]
   12030:	ldr	r1, [r6, #20]
   12034:	mov	r0, r5
   12038:	bl	510e0 <fputs@plt+0x40018>
   1203c:	add	r9, r9, #1
   12040:	add	r6, r6, #24
   12044:	b	11e40 <fputs@plt+0xd78>
   12048:	add	sp, sp, #44	; 0x2c
   1204c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12050:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12054:	mov	r6, r0
   12058:	ldr	r4, [r1, #8]
   1205c:	mov	r7, r1
   12060:	mov	r8, r2
   12064:	mov	r9, #0
   12068:	mvn	sl, #0
   1206c:	cmp	r4, #0
   12070:	bne	12078 <fputs@plt+0xfb0>
   12074:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12078:	cmp	r8, #0
   1207c:	movne	r5, #0
   12080:	ldrhne	fp, [r4, #52]	; 0x34
   12084:	bne	120e8 <fputs@plt+0x1020>
   12088:	ldr	r1, [r7, #64]	; 0x40
   1208c:	ldr	r0, [r6]
   12090:	bl	17478 <fputs@plt+0x63b0>
   12094:	mov	r1, r9
   12098:	mov	r2, r0
   1209c:	mov	r0, r6
   120a0:	bl	4ab8c <fputs@plt+0x39ac4>
   120a4:	mov	r2, sl
   120a8:	mov	r1, r4
   120ac:	mov	r0, r6
   120b0:	bl	52e40 <fputs@plt+0x41d78>
   120b4:	b	120f0 <fputs@plt+0x1028>
   120b8:	ldr	r2, [r4, #4]
   120bc:	lsl	r3, r5, #1
   120c0:	ldrsh	r3, [r2, r3]
   120c4:	cmp	r3, #0
   120c8:	blt	120e4 <fputs@plt+0x101c>
   120cc:	ldr	r3, [r4, #32]
   120d0:	mov	r1, r8
   120d4:	ldr	r0, [r3, r5, lsl #2]
   120d8:	bl	1407c <fputs@plt+0x2fb4>
   120dc:	cmp	r0, #0
   120e0:	beq	12088 <fputs@plt+0xfc0>
   120e4:	add	r5, r5, #1
   120e8:	cmp	r5, fp
   120ec:	blt	120b8 <fputs@plt+0xff0>
   120f0:	ldr	r4, [r4, #20]
   120f4:	b	1206c <fputs@plt+0xfa4>
   120f8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   120fc:	mov	r8, r0
   12100:	ldr	r7, [r0]
   12104:	mov	r9, r1
   12108:	mov	r5, #0
   1210c:	ldr	r6, [r7, #16]
   12110:	ldr	r3, [r7, #20]
   12114:	cmp	r5, r3
   12118:	blt	12120 <fputs@plt+0x1058>
   1211c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   12120:	ldr	r3, [r6, #12]
   12124:	ldr	r4, [r3, #16]
   12128:	cmp	r4, #0
   1212c:	addeq	r5, r5, #1
   12130:	addeq	r6, r6, #16
   12134:	beq	12110 <fputs@plt+0x1048>
   12138:	ldr	r1, [r4, #8]
   1213c:	mov	r2, r9
   12140:	mov	r0, r8
   12144:	bl	12050 <fputs@plt+0xf88>
   12148:	ldr	r4, [r4]
   1214c:	b	12128 <fputs@plt+0x1060>
   12150:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12154:	sub	sp, sp, #148	; 0x94
   12158:	mov	r8, r1
   1215c:	str	r3, [sp, #76]	; 0x4c
   12160:	ldrb	r3, [sp, #196]	; 0xc4
   12164:	str	r2, [sp, #48]	; 0x30
   12168:	mov	sl, r0
   1216c:	str	r3, [sp, #88]	; 0x58
   12170:	ldrb	r3, [sp, #200]	; 0xc8
   12174:	str	r3, [sp, #36]	; 0x24
   12178:	ldr	r3, [sp, #192]	; 0xc0
   1217c:	adds	r3, r3, #0
   12180:	movne	r3, #1
   12184:	str	r3, [sp, #96]	; 0x60
   12188:	ldr	r3, [r0]
   1218c:	str	r3, [sp, #72]	; 0x48
   12190:	bl	283d4 <fputs@plt+0x1730c>
   12194:	ldrsh	r3, [r8, #34]	; 0x22
   12198:	str	r3, [sp, #32]
   1219c:	ldrb	r3, [r8, #42]	; 0x2a
   121a0:	ands	r3, r3, #32
   121a4:	moveq	r2, #1
   121a8:	moveq	fp, r3
   121ac:	mov	r4, r0
   121b0:	streq	r2, [sp, #68]	; 0x44
   121b4:	beq	121cc <fputs@plt+0x1104>
   121b8:	ldr	r0, [r8, #8]
   121bc:	bl	1be1c <fputs@plt+0xad54>
   121c0:	ldrh	r3, [r0, #50]	; 0x32
   121c4:	mov	fp, r0
   121c8:	str	r3, [sp, #68]	; 0x44
   121cc:	ldr	r3, [sp, #188]	; 0xbc
   121d0:	mov	r6, #0
   121d4:	add	r7, r3, #1
   121d8:	ldr	r3, [sp, #32]
   121dc:	cmp	r6, r3
   121e0:	blt	122a0 <fputs@plt+0x11d8>
   121e4:	ldr	r7, [r8, #24]
   121e8:	cmp	r7, #0
   121ec:	bne	123d8 <fputs@plt+0x1310>
   121f0:	ldr	r3, [sp, #88]	; 0x58
   121f4:	adds	r3, r3, #0
   121f8:	movne	r3, #1
   121fc:	cmp	fp, #0
   12200:	movne	r3, #0
   12204:	cmp	r3, #0
   12208:	streq	r3, [sp, #52]	; 0x34
   1220c:	streq	r3, [sp, #32]
   12210:	streq	r3, [sp, #44]	; 0x2c
   12214:	beq	126b0 <fputs@plt+0x15e8>
   12218:	ldr	r0, [r4, #24]
   1221c:	bl	2823c <fputs@plt+0x17174>
   12220:	ldr	r3, [sp, #36]	; 0x24
   12224:	cmp	r3, #10
   12228:	movne	r6, r3
   1222c:	mov	r5, r0
   12230:	bne	12240 <fputs@plt+0x1178>
   12234:	ldrb	r6, [r8, #43]	; 0x2b
   12238:	cmp	r6, #10
   1223c:	beq	12c48 <fputs@plt+0x1b80>
   12240:	ldr	r3, [sp, #192]	; 0xc0
   12244:	cmp	r3, #0
   12248:	beq	12274 <fputs@plt+0x11ac>
   1224c:	ldr	r3, [sp, #192]	; 0xc0
   12250:	mov	r1, #79	; 0x4f
   12254:	str	r3, [sp]
   12258:	ldr	r2, [sp, #188]	; 0xbc
   1225c:	mov	r3, r5
   12260:	mov	r0, r4
   12264:	bl	28344 <fputs@plt+0x1727c>
   12268:	mov	r1, #144	; 0x90
   1226c:	mov	r0, r4
   12270:	bl	1b1a0 <fputs@plt+0xa0d8>
   12274:	ldr	r2, [sp, #36]	; 0x24
   12278:	sub	r3, r6, #5
   1227c:	cmp	r2, #5
   12280:	clz	r3, r3
   12284:	lsr	r3, r3, #5
   12288:	moveq	r3, #0
   1228c:	cmp	r3, #0
   12290:	ldrne	r3, [r8, #8]
   12294:	bne	12568 <fputs@plt+0x14a0>
   12298:	str	r3, [sp, #32]
   1229c:	b	12524 <fputs@plt+0x145c>
   122a0:	ldrsh	r3, [r8, #32]
   122a4:	cmp	r6, r3
   122a8:	beq	12358 <fputs@plt+0x1290>
   122ac:	ldr	r3, [sp, #212]	; 0xd4
   122b0:	cmp	r3, #0
   122b4:	beq	122c4 <fputs@plt+0x11fc>
   122b8:	ldr	r3, [r3, r6, lsl #2]
   122bc:	cmp	r3, #0
   122c0:	blt	12358 <fputs@plt+0x1290>
   122c4:	ldr	r3, [r8, #4]
   122c8:	lsl	r9, r6, #4
   122cc:	add	r3, r3, r9
   122d0:	ldrb	r5, [r3, #12]
   122d4:	cmp	r5, #0
   122d8:	beq	12358 <fputs@plt+0x1290>
   122dc:	ldr	r2, [sp, #36]	; 0x24
   122e0:	cmp	r2, #10
   122e4:	movne	r5, r2
   122e8:	bne	122f4 <fputs@plt+0x122c>
   122ec:	cmp	r5, #10
   122f0:	beq	12308 <fputs@plt+0x1240>
   122f4:	cmp	r5, #5
   122f8:	bne	12364 <fputs@plt+0x129c>
   122fc:	ldr	r3, [r3, #4]
   12300:	cmp	r3, #0
   12304:	bne	1239c <fputs@plt+0x12d4>
   12308:	mov	r0, sl
   1230c:	bl	16f34 <fputs@plt+0x5e6c>
   12310:	mov	r5, #2
   12314:	ldr	r3, [r8, #4]
   12318:	ldr	r2, [r8]
   1231c:	ldr	r1, [pc, #2368]	; 12c64 <fputs@plt+0x1b9c>
   12320:	ldr	r3, [r3, r9]
   12324:	ldr	r0, [sp, #72]	; 0x48
   12328:	bl	3808c <fputs@plt+0x26fc4>
   1232c:	mvn	r3, #0
   12330:	mov	r1, #20
   12334:	str	r7, [sp]
   12338:	ldr	r2, [pc, #2344]	; 12c68 <fputs@plt+0x1ba0>
   1233c:	stmib	sp, {r0, r3}
   12340:	mov	r3, r5
   12344:	mov	r0, r4
   12348:	bl	28464 <fputs@plt+0x1739c>
   1234c:	mov	r1, #1
   12350:	mov	r0, r4
   12354:	bl	1b1a0 <fputs@plt+0xa0d8>
   12358:	add	r6, r6, #1
   1235c:	add	r7, r7, #1
   12360:	b	121d8 <fputs@plt+0x1110>
   12364:	sub	r3, r5, #1
   12368:	cmp	r3, #3
   1236c:	ldrls	pc, [pc, r3, lsl #2]
   12370:	b	1239c <fputs@plt+0x12d4>
   12374:	andeq	r2, r1, r4, lsl r3
   12378:	andeq	r2, r1, r8, lsl #6
   1237c:	andeq	r2, r1, r4, lsl r3
   12380:	andeq	r2, r1, r4, lsl #7
   12384:	ldr	r3, [sp, #204]	; 0xcc
   12388:	mov	r2, r7
   1238c:	mov	r1, #76	; 0x4c
   12390:	mov	r0, r4
   12394:	bl	2883c <fputs@plt+0x17774>
   12398:	b	12358 <fputs@plt+0x1290>
   1239c:	mov	r2, r7
   123a0:	mov	r1, #77	; 0x4d
   123a4:	mov	r0, r4
   123a8:	bl	287d8 <fputs@plt+0x17710>
   123ac:	ldr	r3, [r8, #4]
   123b0:	mov	r2, r7
   123b4:	add	r9, r3, r9
   123b8:	ldr	r1, [r9, #4]
   123bc:	mov	r5, r0
   123c0:	mov	r0, sl
   123c4:	bl	510e0 <fputs@plt+0x40018>
   123c8:	mov	r1, r5
   123cc:	mov	r0, r4
   123d0:	bl	1d4a4 <fputs@plt+0xc3dc>
   123d4:	b	12358 <fputs@plt+0x1290>
   123d8:	ldr	r3, [sp, #72]	; 0x48
   123dc:	ldr	r5, [r3, #24]
   123e0:	ands	r5, r5, #8192	; 0x2000
   123e4:	bne	121f0 <fputs@plt+0x1128>
   123e8:	ldr	r6, [sp, #36]	; 0x24
   123ec:	ldr	r3, [sp, #188]	; 0xbc
   123f0:	cmp	r6, #10
   123f4:	moveq	r6, #2
   123f8:	add	r3, r3, #1
   123fc:	str	r3, [sl, #100]	; 0x64
   12400:	ldr	r3, [r7]
   12404:	cmp	r5, r3
   12408:	bge	121f0 <fputs@plt+0x1128>
   1240c:	mov	r3, #20
   12410:	mul	r9, r3, r5
   12414:	ldr	r3, [r7, #4]
   12418:	ldr	r3, [r3, r9]
   1241c:	str	r3, [sp, #32]
   12420:	ldr	r3, [sp, #212]	; 0xd4
   12424:	cmp	r3, #0
   12428:	bne	12470 <fputs@plt+0x13a8>
   1242c:	ldr	r0, [r4, #24]
   12430:	bl	2823c <fputs@plt+0x17174>
   12434:	mov	r3, #16
   12438:	ldr	r1, [sp, #32]
   1243c:	str	r0, [sp, #40]	; 0x28
   12440:	mov	r2, r0
   12444:	mov	r0, sl
   12448:	bl	528e0 <fputs@plt+0x41818>
   1244c:	cmp	r6, #4
   12450:	bne	124c4 <fputs@plt+0x13fc>
   12454:	ldr	r1, [sp, #204]	; 0xcc
   12458:	mov	r0, r4
   1245c:	bl	289a4 <fputs@plt+0x178dc>
   12460:	ldr	r1, [sp, #40]	; 0x28
   12464:	mov	r0, r4
   12468:	bl	16284 <fputs@plt+0x51bc>
   1246c:	b	124bc <fputs@plt+0x13f4>
   12470:	mov	r2, #28
   12474:	mov	r1, #0
   12478:	add	r0, sp, #116	; 0x74
   1247c:	bl	10eac <memset@plt>
   12480:	ldr	r3, [pc, #2020]	; 12c6c <fputs@plt+0x1ba4>
   12484:	ldr	r1, [sp, #32]
   12488:	str	r3, [sp, #120]	; 0x78
   1248c:	ldr	r3, [sp, #212]	; 0xd4
   12490:	add	r0, sp, #116	; 0x74
   12494:	str	r3, [sp, #140]	; 0x8c
   12498:	bl	1b570 <fputs@plt+0xa4a8>
   1249c:	ldr	r3, [sp, #88]	; 0x58
   124a0:	cmp	r3, #0
   124a4:	ldrbeq	r3, [sp, #136]	; 0x88
   124a8:	biceq	r3, r3, #2
   124ac:	strbeq	r3, [sp, #136]	; 0x88
   124b0:	ldrb	r3, [sp, #136]	; 0x88
   124b4:	cmp	r3, #0
   124b8:	bne	1242c <fputs@plt+0x1364>
   124bc:	add	r5, r5, #1
   124c0:	b	12400 <fputs@plt+0x1338>
   124c4:	ldr	r3, [r7, #4]
   124c8:	mov	r1, #0
   124cc:	add	r9, r3, r9
   124d0:	mov	r2, #3
   124d4:	ldr	r3, [r9, #4]
   124d8:	mov	r0, sl
   124dc:	cmp	r3, #0
   124e0:	stm	sp, {r1, r2}
   124e4:	ldreq	r3, [r8]
   124e8:	cmp	r6, #5
   124ec:	moveq	r6, #2
   124f0:	mov	r2, r6
   124f4:	ldr	r1, [pc, #1908]	; 12c70 <fputs@plt+0x1ba8>
   124f8:	bl	284c4 <fputs@plt+0x173fc>
   124fc:	b	12460 <fputs@plt+0x1398>
   12500:	ldrb	r2, [r3, #54]	; 0x36
   12504:	sub	r2, r2, #3
   12508:	cmp	r2, #1
   1250c:	bhi	12564 <fputs@plt+0x149c>
   12510:	mov	r1, #13
   12514:	mov	r0, r4
   12518:	bl	283b8 <fputs@plt+0x172f0>
   1251c:	mov	r6, #5
   12520:	str	r0, [sp, #32]
   12524:	ldr	r3, [sp, #188]	; 0xbc
   12528:	ldr	r2, [sp, #76]	; 0x4c
   1252c:	str	r3, [sp]
   12530:	mov	r1, #70	; 0x46
   12534:	mov	r3, r5
   12538:	mov	r0, r4
   1253c:	bl	28344 <fputs@plt+0x1727c>
   12540:	sub	r3, r6, #1
   12544:	cmp	r3, #4
   12548:	ldrls	pc, [pc, r3, lsl #2]
   1254c:	b	12578 <fputs@plt+0x14b0>
   12550:	andeq	r2, r1, ip, ror r5
   12554:	andeq	r2, r1, ip, ror r5
   12558:	andeq	r2, r1, ip, ror r5
   1255c:	andeq	r2, r1, r0, asr #14
   12560:	muleq	r1, r8, r5
   12564:	ldr	r3, [r3, #20]
   12568:	cmp	r3, #0
   1256c:	bne	12500 <fputs@plt+0x1438>
   12570:	mov	r6, #5
   12574:	b	12298 <fputs@plt+0x11d0>
   12578:	mov	r6, #2
   1257c:	mov	r2, r8
   12580:	mov	r1, r6
   12584:	mov	r0, sl
   12588:	bl	11b8c <fputs@plt+0xac4>
   1258c:	mov	r3, #0
   12590:	str	r3, [sp, #44]	; 0x2c
   12594:	b	12674 <fputs@plt+0x15ac>
   12598:	ldr	r3, [sp, #72]	; 0x48
   1259c:	ldr	r3, [r3, #24]
   125a0:	tst	r3, #262144	; 0x40000
   125a4:	bne	125fc <fputs@plt+0x1534>
   125a8:	ldr	r3, [sl]
   125ac:	ldr	r3, [r3, #24]
   125b0:	tst	r3, #524288	; 0x80000
   125b4:	bne	12728 <fputs@plt+0x1660>
   125b8:	ldr	r3, [r8, #8]
   125bc:	cmp	r3, #0
   125c0:	beq	12750 <fputs@plt+0x1688>
   125c4:	ldr	r3, [sl, #416]	; 0x1a0
   125c8:	mov	r6, #1
   125cc:	cmp	r3, #0
   125d0:	moveq	r3, sl
   125d4:	mov	r2, #0
   125d8:	strb	r6, [r3, #20]
   125dc:	mvn	r3, #0
   125e0:	mov	r1, r8
   125e4:	stm	sp, {r2, r3}
   125e8:	mov	r0, sl
   125ec:	ldr	r3, [sp, #184]	; 0xb8
   125f0:	ldr	r2, [sp, #76]	; 0x4c
   125f4:	bl	52d34 <fputs@plt+0x41c6c>
   125f8:	b	12670 <fputs@plt+0x15a8>
   125fc:	mov	r3, #0
   12600:	mov	r2, #109	; 0x6d
   12604:	str	r3, [sp]
   12608:	mov	r1, r8
   1260c:	mov	r0, sl
   12610:	bl	1bf4c <fputs@plt+0xae84>
   12614:	subs	r2, r0, #0
   12618:	beq	125a8 <fputs@plt+0x14e0>
   1261c:	ldr	r3, [sl, #416]	; 0x1a0
   12620:	mov	r6, #1
   12624:	cmp	r3, #0
   12628:	moveq	r3, sl
   1262c:	mov	r1, r8
   12630:	strb	r6, [r3, #20]
   12634:	mvn	r3, #0
   12638:	str	r3, [sp, #24]
   1263c:	mov	r3, #5
   12640:	str	r3, [sp, #16]
   12644:	mov	r3, #0
   12648:	str	r3, [sp, #12]
   1264c:	ldr	r3, [sp, #188]	; 0xbc
   12650:	str	r6, [sp, #20]
   12654:	str	r3, [sp, #4]
   12658:	ldr	r3, [sp, #184]	; 0xb8
   1265c:	str	r6, [sp, #8]
   12660:	str	r3, [sp]
   12664:	mov	r0, sl
   12668:	ldr	r3, [sp, #76]	; 0x4c
   1266c:	bl	61e30 <fputs@plt+0x50d68>
   12670:	str	r6, [sp, #44]	; 0x2c
   12674:	mov	r1, r5
   12678:	mov	r0, r4
   1267c:	bl	16284 <fputs@plt+0x51bc>
   12680:	ldr	r3, [sp, #32]
   12684:	cmp	r3, #0
   12688:	ldreq	r3, [sp, #32]
   1268c:	streq	r3, [sp, #52]	; 0x34
   12690:	beq	126b0 <fputs@plt+0x15e8>
   12694:	mov	r1, #13
   12698:	mov	r0, r4
   1269c:	bl	283b8 <fputs@plt+0x172f0>
   126a0:	ldr	r1, [sp, #32]
   126a4:	str	r0, [sp, #52]	; 0x34
   126a8:	mov	r0, r4
   126ac:	bl	1d4a4 <fputs@plt+0xc3dc>
   126b0:	ldr	r3, [sp, #48]	; 0x30
   126b4:	ldr	r2, [sp, #188]	; 0xbc
   126b8:	str	r3, [sp, #60]	; 0x3c
   126bc:	ldr	r3, [sp, #184]	; 0xb8
   126c0:	add	r2, r2, #1
   126c4:	str	r3, [sp, #64]	; 0x40
   126c8:	str	r2, [sp, #92]	; 0x5c
   126cc:	mvn	r3, #0
   126d0:	ldr	r2, [sp, #192]	; 0xc0
   126d4:	ldr	r5, [r8, #8]
   126d8:	str	r3, [sp, #56]	; 0x38
   126dc:	mov	r3, #0
   126e0:	add	r2, r2, #1
   126e4:	str	r2, [sp, #108]	; 0x6c
   126e8:	cmp	r5, #0
   126ec:	bne	12758 <fputs@plt+0x1690>
   126f0:	ldr	r3, [sp, #32]
   126f4:	cmp	r3, #0
   126f8:	beq	12714 <fputs@plt+0x164c>
   126fc:	add	r1, r3, #1
   12700:	mov	r0, r4
   12704:	bl	289a4 <fputs@plt+0x178dc>
   12708:	ldr	r1, [sp, #52]	; 0x34
   1270c:	mov	r0, r4
   12710:	bl	1d4a4 <fputs@plt+0xc3dc>
   12714:	ldr	r3, [sp, #208]	; 0xd0
   12718:	ldr	r2, [sp, #44]	; 0x2c
   1271c:	str	r2, [r3]
   12720:	add	sp, sp, #148	; 0x94
   12724:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12728:	mov	r0, r8
   1272c:	bl	1be78 <fputs@plt+0xadb0>
   12730:	cmp	r0, #0
   12734:	beq	125b8 <fputs@plt+0x14f0>
   12738:	mov	r2, #0
   1273c:	b	1261c <fputs@plt+0x1554>
   12740:	ldr	r1, [sp, #204]	; 0xcc
   12744:	mov	r0, r4
   12748:	bl	289a4 <fputs@plt+0x178dc>
   1274c:	b	1258c <fputs@plt+0x14c4>
   12750:	mov	r3, #1
   12754:	b	12590 <fputs@plt+0x14c8>
   12758:	ldr	r2, [sp, #60]	; 0x3c
   1275c:	ldr	r2, [r2]
   12760:	cmp	r2, #0
   12764:	beq	12868 <fputs@plt+0x17a0>
   12768:	cmp	r3, #0
   1276c:	bne	12780 <fputs@plt+0x16b8>
   12770:	ldr	r2, [sp, #92]	; 0x5c
   12774:	mov	r1, r8
   12778:	mov	r0, r4
   1277c:	bl	2852c <fputs@plt+0x17464>
   12780:	ldr	r0, [r4, #24]
   12784:	bl	2823c <fputs@plt+0x17174>
   12788:	ldr	r3, [r5, #36]	; 0x24
   1278c:	cmp	r3, #0
   12790:	str	r0, [sp, #48]	; 0x30
   12794:	beq	127d0 <fputs@plt+0x1708>
   12798:	ldr	r3, [sp, #60]	; 0x3c
   1279c:	mov	r2, #0
   127a0:	mov	r1, #25
   127a4:	ldr	r3, [r3]
   127a8:	mov	r0, r4
   127ac:	bl	2883c <fputs@plt+0x17774>
   127b0:	ldr	r3, [sp, #92]	; 0x5c
   127b4:	ldr	r2, [sp, #48]	; 0x30
   127b8:	str	r3, [sl, #100]	; 0x64
   127bc:	ldr	r1, [r5, #36]	; 0x24
   127c0:	mov	r0, sl
   127c4:	bl	52b48 <fputs@plt+0x41a80>
   127c8:	mov	r3, #0
   127cc:	str	r3, [sl, #100]	; 0x64
   127d0:	ldrh	r1, [r5, #52]	; 0x34
   127d4:	mov	r0, sl
   127d8:	bl	16900 <fputs@plt+0x5838>
   127dc:	mov	r7, #0
   127e0:	mov	r9, r0
   127e4:	mov	r6, r0
   127e8:	ldrh	r3, [r5, #52]	; 0x34
   127ec:	cmp	r7, r3
   127f0:	blt	12888 <fputs@plt+0x17c0>
   127f4:	ldr	r2, [sp, #60]	; 0x3c
   127f8:	mov	r1, #49	; 0x31
   127fc:	mov	r0, r4
   12800:	ldr	r2, [r2]
   12804:	str	r2, [sp]
   12808:	mov	r2, r9
   1280c:	bl	28344 <fputs@plt+0x1727c>
   12810:	ldrh	r2, [r5, #52]	; 0x34
   12814:	mov	r1, r9
   12818:	mov	r0, sl
   1281c:	bl	1dd9c <fputs@plt+0xccd4>
   12820:	sub	r3, r5, fp
   12824:	clz	r3, r3
   12828:	lsr	r3, r3, #5
   1282c:	ldr	r2, [sp, #88]	; 0x58
   12830:	str	r3, [sp, #104]	; 0x68
   12834:	ldr	r3, [sp, #96]	; 0x60
   12838:	cmp	r2, #0
   1283c:	movne	r3, #0
   12840:	andeq	r3, r3, #1
   12844:	sub	r2, r5, fp
   12848:	clz	r2, r2
   1284c:	lsr	r2, r2, #5
   12850:	tst	r2, r3
   12854:	beq	12944 <fputs@plt+0x187c>
   12858:	ldr	r1, [sp, #48]	; 0x30
   1285c:	mov	r0, r4
   12860:	bl	16284 <fputs@plt+0x51bc>
   12864:	mov	r3, #1
   12868:	ldr	r2, [sp, #60]	; 0x3c
   1286c:	ldr	r5, [r5, #20]
   12870:	add	r2, r2, #4
   12874:	str	r2, [sp, #60]	; 0x3c
   12878:	ldr	r2, [sp, #64]	; 0x40
   1287c:	add	r2, r2, #1
   12880:	str	r2, [sp, #64]	; 0x40
   12884:	b	126e8 <fputs@plt+0x1620>
   12888:	ldr	r2, [r5, #4]
   1288c:	lsl	r3, r7, #1
   12890:	ldrsh	r1, [r2, r3]
   12894:	cmn	r1, #2
   12898:	bne	128e0 <fputs@plt+0x1818>
   1289c:	ldr	r3, [sp, #92]	; 0x5c
   128a0:	mov	r2, r6
   128a4:	str	r3, [sl, #100]	; 0x64
   128a8:	ldr	r3, [r5, #40]	; 0x28
   128ac:	mov	r0, sl
   128b0:	ldr	r1, [r3, #4]
   128b4:	mov	r3, #20
   128b8:	mul	r3, r3, r7
   128bc:	ldr	r1, [r1, r3]
   128c0:	bl	51280 <fputs@plt+0x401b8>
   128c4:	mov	r3, #0
   128c8:	str	r3, [sl, #100]	; 0x64
   128cc:	ldr	r3, [sp, #56]	; 0x38
   128d0:	add	r7, r7, #1
   128d4:	add	r6, r6, #1
   128d8:	str	r3, [sp, #56]	; 0x38
   128dc:	b	127e8 <fputs@plt+0x1720>
   128e0:	cmn	r1, #1
   128e4:	beq	12900 <fputs@plt+0x1838>
   128e8:	ldrsh	r3, [r8, #32]
   128ec:	cmp	r1, r3
   128f0:	ldrne	r3, [sp, #188]	; 0xbc
   128f4:	addne	r2, r3, r1
   128f8:	addne	r2, r2, #1
   128fc:	bne	12928 <fputs@plt+0x1860>
   12900:	ldr	r2, [sp, #56]	; 0x38
   12904:	mov	r3, r6
   12908:	cmp	r2, r6
   1290c:	beq	128d0 <fputs@plt+0x1808>
   12910:	ldr	r3, [r5, #36]	; 0x24
   12914:	ldr	r2, [sp, #188]	; 0xbc
   12918:	cmp	r3, #0
   1291c:	moveq	r3, r6
   12920:	mvnne	r3, #0
   12924:	str	r3, [sp, #56]	; 0x38
   12928:	cmp	r1, #0
   1292c:	mov	r3, r6
   12930:	movlt	r1, #32
   12934:	movge	r1, #31
   12938:	mov	r0, r4
   1293c:	bl	2883c <fputs@plt+0x17774>
   12940:	b	128cc <fputs@plt+0x1804>
   12944:	ldrb	r6, [r5, #54]	; 0x36
   12948:	cmp	r6, #0
   1294c:	bne	12964 <fputs@plt+0x189c>
   12950:	ldrh	r2, [r5, #52]	; 0x34
   12954:	mov	r1, r9
   12958:	mov	r0, sl
   1295c:	bl	1de10 <fputs@plt+0xcd48>
   12960:	b	12858 <fputs@plt+0x1790>
   12964:	ldr	r3, [sp, #36]	; 0x24
   12968:	cmp	r3, #10
   1296c:	movne	r6, r3
   12970:	bne	1297c <fputs@plt+0x18b4>
   12974:	cmp	r6, #10
   12978:	moveq	r6, #2
   1297c:	ldrh	r3, [r5, #50]	; 0x32
   12980:	ldr	r2, [sp, #64]	; 0x40
   12984:	str	r9, [sp]
   12988:	str	r3, [sp, #4]
   1298c:	mov	r1, #67	; 0x43
   12990:	ldr	r3, [sp, #48]	; 0x30
   12994:	mov	r0, r4
   12998:	bl	2842c <fputs@plt+0x17364>
   1299c:	cmp	r5, fp
   129a0:	streq	r9, [sp, #40]	; 0x28
   129a4:	beq	129b8 <fputs@plt+0x18f0>
   129a8:	ldr	r1, [sp, #68]	; 0x44
   129ac:	mov	r0, sl
   129b0:	bl	16900 <fputs@plt+0x5838>
   129b4:	str	r0, [sp, #40]	; 0x28
   129b8:	ldr	r3, [sp, #96]	; 0x60
   129bc:	cmp	r6, #5
   129c0:	orreq	r3, r3, #1
   129c4:	cmp	r3, #0
   129c8:	beq	12a1c <fputs@plt+0x1954>
   129cc:	ldrb	r3, [r8, #42]	; 0x2a
   129d0:	tst	r3, #32
   129d4:	bne	12ac8 <fputs@plt+0x1a00>
   129d8:	ldr	r3, [sp, #40]	; 0x28
   129dc:	ldr	r2, [sp, #64]	; 0x40
   129e0:	mov	r1, #113	; 0x71
   129e4:	mov	r0, r4
   129e8:	bl	2883c <fputs@plt+0x17774>
   129ec:	ldr	r3, [sp, #192]	; 0xc0
   129f0:	cmp	r3, #0
   129f4:	beq	12a1c <fputs@plt+0x1954>
   129f8:	str	r3, [sp]
   129fc:	mov	r1, #79	; 0x4f
   12a00:	ldr	r3, [sp, #48]	; 0x30
   12a04:	ldr	r2, [sp, #40]	; 0x28
   12a08:	mov	r0, r4
   12a0c:	bl	28344 <fputs@plt+0x1727c>
   12a10:	mov	r1, #144	; 0x90
   12a14:	mov	r0, r4
   12a18:	bl	1b1a0 <fputs@plt+0xa0d8>
   12a1c:	cmp	r6, #1
   12a20:	blt	12a34 <fputs@plt+0x196c>
   12a24:	cmp	r6, #3
   12a28:	ble	12bec <fputs@plt+0x1b24>
   12a2c:	cmp	r6, #4
   12a30:	beq	12c38 <fputs@plt+0x1b70>
   12a34:	ldr	r3, [sl, #416]	; 0x1a0
   12a38:	mov	r2, #1
   12a3c:	cmp	r3, #0
   12a40:	moveq	r3, sl
   12a44:	strb	r2, [r3, #20]
   12a48:	ldr	r3, [sp, #72]	; 0x48
   12a4c:	ldr	r2, [r3, #24]
   12a50:	mov	r3, #0
   12a54:	ands	r2, r2, #262144	; 0x40000
   12a58:	beq	12a74 <fputs@plt+0x19ac>
   12a5c:	mov	r2, #109	; 0x6d
   12a60:	str	r3, [sp]
   12a64:	mov	r1, r8
   12a68:	mov	r0, sl
   12a6c:	bl	1bf4c <fputs@plt+0xae84>
   12a70:	mov	r2, r0
   12a74:	mvn	r3, #0
   12a78:	str	r3, [sp, #24]
   12a7c:	ldr	r3, [sp, #104]	; 0x68
   12a80:	mov	r1, r8
   12a84:	str	r3, [sp, #20]
   12a88:	mov	r3, #5
   12a8c:	str	r3, [sp, #16]
   12a90:	mov	r3, #0
   12a94:	str	r3, [sp, #12]
   12a98:	ldrsh	r3, [sp, #68]	; 0x44
   12a9c:	mov	r0, sl
   12aa0:	str	r3, [sp, #8]
   12aa4:	ldr	r3, [sp, #40]	; 0x28
   12aa8:	str	r3, [sp, #4]
   12aac:	ldr	r3, [sp, #184]	; 0xb8
   12ab0:	str	r3, [sp]
   12ab4:	ldr	r3, [sp, #76]	; 0x4c
   12ab8:	bl	61e30 <fputs@plt+0x50d68>
   12abc:	mov	r3, #1
   12ac0:	str	r3, [sp, #44]	; 0x2c
   12ac4:	b	12bfc <fputs@plt+0x1b34>
   12ac8:	cmp	r5, fp
   12acc:	movne	r7, #0
   12ad0:	bne	12bdc <fputs@plt+0x1b14>
   12ad4:	ldr	r3, [sp, #192]	; 0xc0
   12ad8:	cmp	r3, #0
   12adc:	beq	12a1c <fputs@plt+0x1954>
   12ae0:	ldrh	r3, [fp, #50]	; 0x32
   12ae4:	ldr	r2, [r4, #32]
   12ae8:	mov	r7, #0
   12aec:	add	r3, r3, r2
   12af0:	str	r3, [sp, #80]	; 0x50
   12af4:	ldrb	r3, [r5, #55]	; 0x37
   12af8:	ldr	r2, [sp, #40]	; 0x28
   12afc:	and	r3, r3, #3
   12b00:	cmp	r3, #2
   12b04:	moveq	r2, r9
   12b08:	mov	r3, #78	; 0x4e
   12b0c:	str	r2, [sp, #100]	; 0x64
   12b10:	str	r3, [sp, #84]	; 0x54
   12b14:	ldrh	r3, [fp, #50]	; 0x32
   12b18:	cmp	r7, r3
   12b1c:	bge	12a1c <fputs@plt+0x1954>
   12b20:	ldr	r3, [fp, #32]
   12b24:	mov	r0, sl
   12b28:	ldr	r1, [r3, r7, lsl #2]
   12b2c:	bl	32d60 <fputs@plt+0x21c98>
   12b30:	ldr	r2, [fp, #4]
   12b34:	lsl	r3, r7, #1
   12b38:	ldr	r1, [sp, #48]	; 0x30
   12b3c:	ldrsh	r2, [r2, r3]
   12b40:	ldrh	r3, [fp, #50]	; 0x32
   12b44:	sub	r3, r3, #1
   12b48:	cmp	r7, r3
   12b4c:	ldr	r3, [sp, #80]	; 0x50
   12b50:	moveq	r3, r1
   12b54:	str	r3, [sp, #80]	; 0x50
   12b58:	ldr	r3, [sp, #84]	; 0x54
   12b5c:	moveq	r3, #79	; 0x4f
   12b60:	str	r3, [sp, #84]	; 0x54
   12b64:	mvn	r3, #3
   12b68:	ldr	r1, [sp, #108]	; 0x6c
   12b6c:	add	r2, r1, r2
   12b70:	ldr	r1, [sp, #84]	; 0x54
   12b74:	stmib	sp, {r0, r3}
   12b78:	ldr	r3, [sp, #100]	; 0x64
   12b7c:	mov	r0, r4
   12b80:	add	r3, r3, r7
   12b84:	str	r3, [sp]
   12b88:	ldr	r3, [sp, #80]	; 0x50
   12b8c:	bl	28464 <fputs@plt+0x1739c>
   12b90:	mov	r1, #144	; 0x90
   12b94:	mov	r0, r4
   12b98:	bl	1b1a0 <fputs@plt+0xa0d8>
   12b9c:	add	r7, r7, #1
   12ba0:	b	12b14 <fputs@plt+0x1a4c>
   12ba4:	ldr	r2, [fp, #4]
   12ba8:	lsl	r3, r7, #1
   12bac:	mov	r0, r5
   12bb0:	ldrsh	r1, [r2, r3]
   12bb4:	bl	16a84 <fputs@plt+0x59bc>
   12bb8:	ldr	r3, [sp, #40]	; 0x28
   12bbc:	ldr	r2, [sp, #64]	; 0x40
   12bc0:	add	r3, r3, r7
   12bc4:	str	r3, [sp]
   12bc8:	mov	r1, #47	; 0x2f
   12bcc:	add	r7, r7, #1
   12bd0:	mov	r3, r0
   12bd4:	mov	r0, r4
   12bd8:	bl	28344 <fputs@plt+0x1727c>
   12bdc:	ldrh	r3, [fp, #50]	; 0x32
   12be0:	cmp	r7, r3
   12be4:	blt	12ba4 <fputs@plt+0x1adc>
   12be8:	b	12ad4 <fputs@plt+0x1a0c>
   12bec:	mov	r2, r5
   12bf0:	mov	r1, r6
   12bf4:	mov	r0, sl
   12bf8:	bl	392e4 <fputs@plt+0x2821c>
   12bfc:	ldr	r1, [sp, #48]	; 0x30
   12c00:	mov	r0, r4
   12c04:	bl	16284 <fputs@plt+0x51bc>
   12c08:	ldrh	r2, [r5, #52]	; 0x34
   12c0c:	mov	r1, r9
   12c10:	mov	r0, sl
   12c14:	bl	1de10 <fputs@plt+0xcd48>
   12c18:	ldr	r3, [sp, #40]	; 0x28
   12c1c:	cmp	r3, r9
   12c20:	beq	12864 <fputs@plt+0x179c>
   12c24:	ldr	r2, [sp, #68]	; 0x44
   12c28:	mov	r1, r3
   12c2c:	mov	r0, sl
   12c30:	bl	1de10 <fputs@plt+0xcd48>
   12c34:	b	12864 <fputs@plt+0x179c>
   12c38:	ldr	r1, [sp, #204]	; 0xcc
   12c3c:	mov	r0, r4
   12c40:	bl	289a4 <fputs@plt+0x178dc>
   12c44:	b	12bfc <fputs@plt+0x1b34>
   12c48:	ldr	r3, [sp, #192]	; 0xc0
   12c4c:	cmp	r3, #0
   12c50:	streq	r3, [sp, #32]
   12c54:	moveq	r6, #2
   12c58:	beq	12524 <fputs@plt+0x145c>
   12c5c:	mov	r6, #2
   12c60:	b	1224c <fputs@plt+0x1184>
   12c64:	andeq	r9, r7, r1, asr #16
   12c68:	andeq	r0, r0, r3, lsl r5
   12c6c:	andeq	fp, r1, r4, lsr #29
   12c70:	andeq	r0, r0, r3, lsl r1
   12c74:	push	{r4, r5, r6, r7, lr}
   12c78:	sub	sp, sp, #20
   12c7c:	mov	r3, #0
   12c80:	str	r3, [sp]
   12c84:	mov	r6, r1
   12c88:	add	r3, sp, #12
   12c8c:	mov	r1, r2
   12c90:	mvn	r2, #0
   12c94:	mov	r5, r0
   12c98:	bl	6c20c <fputs@plt+0x5b144>
   12c9c:	subs	r4, r0, #0
   12ca0:	moveq	r7, r4
   12ca4:	beq	12cec <fputs@plt+0x1c24>
   12ca8:	mov	r0, r4
   12cac:	add	sp, sp, #20
   12cb0:	pop	{r4, r5, r6, r7, pc}
   12cb4:	mov	r1, r7
   12cb8:	ldr	r0, [sp, #12]
   12cbc:	bl	2b5a4 <fputs@plt+0x1a4dc>
   12cc0:	mov	r1, r6
   12cc4:	mov	r2, r0
   12cc8:	mov	r0, r5
   12ccc:	bl	6f1fc <fputs@plt+0x5e134>
   12cd0:	subs	r4, r0, #0
   12cd4:	beq	12cec <fputs@plt+0x1c24>
   12cd8:	mov	r2, r6
   12cdc:	ldr	r1, [sp, #12]
   12ce0:	mov	r0, r5
   12ce4:	bl	489e8 <fputs@plt+0x37920>
   12ce8:	b	12ca8 <fputs@plt+0x1be0>
   12cec:	ldr	r0, [sp, #12]
   12cf0:	bl	5cecc <fputs@plt+0x4be04>
   12cf4:	cmp	r0, #100	; 0x64
   12cf8:	beq	12cb4 <fputs@plt+0x1bec>
   12cfc:	mov	r2, r6
   12d00:	ldr	r1, [sp, #12]
   12d04:	mov	r0, r5
   12d08:	bl	489e8 <fputs@plt+0x37920>
   12d0c:	mov	r4, r0
   12d10:	b	12ca8 <fputs@plt+0x1be0>
   12d14:	push	{r7, lr}
   12d18:	sub	sp, sp, #160	; 0xa0
   12d1c:	add	r5, sp, #160	; 0xa0
   12d20:	mov	r8, #1
   12d24:	str	r8, [r5, #-140]!	; 0xffffff74
   12d28:	add	r6, r5, #4
   12d2c:	mov	r4, #0
   12d30:	mov	r0, r6
   12d34:	str	r4, [sp, #152]	; 0x98
   12d38:	bl	10dd4 <sigemptyset@plt>
   12d3c:	mov	r1, #13
   12d40:	mov	r0, r6
   12d44:	bl	10f48 <sigaddset@plt>
   12d48:	mov	r1, #14
   12d4c:	mov	r0, r6
   12d50:	bl	10f48 <sigaddset@plt>
   12d54:	mov	r1, #5
   12d58:	mov	r0, r6
   12d5c:	bl	10f48 <sigaddset@plt>
   12d60:	mov	r1, #28
   12d64:	mov	r0, r6
   12d68:	bl	10f48 <sigaddset@plt>
   12d6c:	mov	r2, r4
   12d70:	mov	r1, r5
   12d74:	mov	r0, #28
   12d78:	bl	10fd8 <sigaction@plt>
   12d7c:	mov	r2, r4
   12d80:	mov	r1, r5
   12d84:	mov	r0, #13
   12d88:	bl	10fd8 <sigaction@plt>
   12d8c:	mov	r2, r4
   12d90:	mov	r1, r5
   12d94:	mov	r0, #5
   12d98:	bl	10fd8 <sigaction@plt>
   12d9c:	ldr	r3, [pc, #208]	; 12e74 <fputs@plt+0x1dac>
   12da0:	mov	r2, r4
   12da4:	mov	r1, r5
   12da8:	mov	r0, #14
   12dac:	str	r3, [sp, #20]
   12db0:	bl	10fd8 <sigaction@plt>
   12db4:	mov	r3, #256	; 0x100
   12db8:	str	r3, [sp, #12]
   12dbc:	str	r3, [sp, #8]
   12dc0:	str	r3, [sp, #4]
   12dc4:	str	r4, [sp]
   12dc8:	mov	r3, r4
   12dcc:	mov	r2, r4
   12dd0:	ldr	r1, [pc, #160]	; 12e78 <fputs@plt+0x1db0>
   12dd4:	ldr	r0, [pc, #160]	; 12e7c <fputs@plt+0x1db4>
   12dd8:	bl	10ea0 <rb_helper_child@plt>
   12ddc:	ldr	r3, [pc, #156]	; 12e80 <fputs@plt+0x1db8>
   12de0:	cmp	r0, r4
   12de4:	str	r0, [r3]
   12de8:	bne	12e10 <fputs@plt+0x1d48>
   12dec:	ldr	r4, [pc, #144]	; 12e84 <fputs@plt+0x1dbc>
   12df0:	ldr	r0, [pc, #144]	; 12e88 <fputs@plt+0x1dc0>
   12df4:	ldr	r1, [r4]
   12df8:	bl	110c8 <fputs@plt>
   12dfc:	ldr	r1, [r4]
   12e00:	ldr	r0, [pc, #132]	; 12e8c <fputs@plt+0x1dc4>
   12e04:	bl	110c8 <fputs@plt>
   12e08:	mov	r0, r8
   12e0c:	bl	110b0 <exit@plt>
   12e10:	ldr	r0, [pc, #120]	; 12e90 <fputs@plt+0x1dc8>
   12e14:	mov	r7, r3
   12e18:	bl	13464 <fputs@plt+0x239c>
   12e1c:	ldr	r8, [pc, #112]	; 12e94 <fputs@plt+0x1dcc>
   12e20:	ldr	r9, [pc, #112]	; 12e98 <fputs@plt+0x1dd0>
   12e24:	ldr	sl, [pc, #112]	; 12e9c <fputs@plt+0x1dd4>
   12e28:	ldr	r6, [r8, r4, lsl #2]
   12e2c:	mov	r1, r9
   12e30:	mov	r2, r6
   12e34:	mov	r0, r5
   12e38:	bl	13670 <fputs@plt+0x25a8>
   12e3c:	mov	r0, r5
   12e40:	bl	137e8 <fputs@plt+0x2720>
   12e44:	ldr	r0, [sp, #24]
   12e48:	cmp	r0, #0
   12e4c:	bne	12e5c <fputs@plt+0x1d94>
   12e50:	mov	r2, r6
   12e54:	mov	r1, sl
   12e58:	bl	13588 <fputs@plt+0x24c0>
   12e5c:	add	r4, r4, #1
   12e60:	cmp	r4, #4
   12e64:	bne	12e28 <fputs@plt+0x1d60>
   12e68:	mov	r1, #0
   12e6c:	ldr	r0, [r7]
   12e70:	bl	10df8 <rb_helper_loop@plt>
   12e74:	andeq	r2, r1, r8, asr #31
   12e78:	andeq	r3, r1, ip, lsl r0
   12e7c:	andeq	r3, r1, r4, lsr #3
   12e80:	andeq	fp, r8, r8, asr sp
   12e84:	andeq	fp, r8, r0, asr sp
   12e88:	andeq	r0, r7, sp, asr r9
   12e8c:	muleq	r7, r1, r9
   12e90:	andeq	r2, r1, ip, asr #31
   12e94:	andeq	r0, r7, ip, asr r8
   12e98:	ldrdeq	r0, [r7], -fp
   12e9c:	andeq	r0, r7, fp, lsl sl
   12ea0:	mov	fp, #0
   12ea4:	mov	lr, #0
   12ea8:	pop	{r1}		; (ldr r1, [sp], #4)
   12eac:	mov	r2, sp
   12eb0:	push	{r2}		; (str r2, [sp, #-4]!)
   12eb4:	push	{r0}		; (str r0, [sp, #-4]!)
   12eb8:	ldr	ip, [pc, #16]	; 12ed0 <fputs@plt+0x1e08>
   12ebc:	push	{ip}		; (str ip, [sp, #-4]!)
   12ec0:	ldr	r0, [pc, #12]	; 12ed4 <fputs@plt+0x1e0c>
   12ec4:	ldr	r3, [pc, #12]	; 12ed8 <fputs@plt+0x1e10>
   12ec8:	bl	10e4c <__libc_start_main@plt>
   12ecc:	bl	10e1c <abort@plt>
   12ed0:	andeq	r0, r7, r8, lsl r8
   12ed4:	andeq	r2, r1, r4, lsl sp
   12ed8:			; <UNDEFINED> instruction: 0x000707b8
   12edc:	ldr	r3, [pc, #20]	; 12ef8 <fputs@plt+0x1e30>
   12ee0:	ldr	r2, [pc, #20]	; 12efc <fputs@plt+0x1e34>
   12ee4:	add	r3, pc, r3
   12ee8:	ldr	r2, [r3, r2]
   12eec:	cmp	r2, #0
   12ef0:	bxeq	lr
   12ef4:	b	10e64 <__gmon_start__@plt>
   12ef8:	andeq	r8, r7, r4, lsl r1
   12efc:	andeq	r0, r0, r0, lsl r1
   12f00:	ldr	r3, [pc, #28]	; 12f24 <fputs@plt+0x1e5c>
   12f04:	ldr	r0, [pc, #28]	; 12f28 <fputs@plt+0x1e60>
   12f08:	sub	r3, r3, r0
   12f0c:	cmp	r3, #6
   12f10:	bxls	lr
   12f14:	ldr	r3, [pc, #16]	; 12f2c <fputs@plt+0x1e64>
   12f18:	cmp	r3, #0
   12f1c:	bxeq	lr
   12f20:	bx	r3
   12f24:	andeq	fp, r8, r3, asr sp
   12f28:	andeq	fp, r8, r0, asr sp
   12f2c:	andeq	r0, r0, r0
   12f30:	ldr	r1, [pc, #36]	; 12f5c <fputs@plt+0x1e94>
   12f34:	ldr	r0, [pc, #36]	; 12f60 <fputs@plt+0x1e98>
   12f38:	sub	r1, r1, r0
   12f3c:	asr	r1, r1, #2
   12f40:	add	r1, r1, r1, lsr #31
   12f44:	asrs	r1, r1, #1
   12f48:	bxeq	lr
   12f4c:	ldr	r3, [pc, #16]	; 12f64 <fputs@plt+0x1e9c>
   12f50:	cmp	r3, #0
   12f54:	bxeq	lr
   12f58:	bx	r3
   12f5c:	andeq	fp, r8, r0, asr sp
   12f60:	andeq	fp, r8, r0, asr sp
   12f64:	andeq	r0, r0, r0
   12f68:	push	{r4, lr}
   12f6c:	ldr	r4, [pc, #24]	; 12f8c <fputs@plt+0x1ec4>
   12f70:	ldrb	r3, [r4]
   12f74:	cmp	r3, #0
   12f78:	popne	{r4, pc}
   12f7c:	bl	12f00 <fputs@plt+0x1e38>
   12f80:	mov	r3, #1
   12f84:	strb	r3, [r4]
   12f88:	pop	{r4, pc}
   12f8c:	andeq	fp, r8, r4, asr sp
   12f90:	ldr	r0, [pc, #40]	; 12fc0 <fputs@plt+0x1ef8>
   12f94:	ldr	r3, [r0]
   12f98:	cmp	r3, #0
   12f9c:	bne	12fa4 <fputs@plt+0x1edc>
   12fa0:	b	12f30 <fputs@plt+0x1e68>
   12fa4:	ldr	r3, [pc, #24]	; 12fc4 <fputs@plt+0x1efc>
   12fa8:	cmp	r3, #0
   12fac:	beq	12fa0 <fputs@plt+0x1ed8>
   12fb0:	push	{r4, lr}
   12fb4:	blx	r3
   12fb8:	pop	{r4, lr}
   12fbc:	b	12f30 <fputs@plt+0x1e68>
   12fc0:	strdeq	sl, [r8], -ip
   12fc4:	andeq	r0, r0, r0
   12fc8:	bx	lr
   12fcc:	push	{lr}		; (str lr, [sp, #-4]!)
   12fd0:	sub	sp, sp, #260	; 0x104
   12fd4:	mov	r3, r0
   12fd8:	ldr	r2, [pc, #48]	; 13010 <fputs@plt+0x1f48>
   12fdc:	mov	r1, #256	; 0x100
   12fe0:	mov	r0, sp
   12fe4:	bl	1105c <snprintf@plt>
   12fe8:	ldr	r3, [pc, #36]	; 13014 <fputs@plt+0x1f4c>
   12fec:	mov	r2, sp
   12ff0:	ldr	r1, [pc, #32]	; 13018 <fputs@plt+0x1f50>
   12ff4:	ldr	r0, [r3]
   12ff8:	bl	11020 <rb_helper_write@plt>
   12ffc:	mov	r0, #1073741824	; 0x40000000
   13000:	mov	r1, #0
   13004:	bl	10dc8 <rb_sleep@plt>
   13008:	mov	r0, #1
   1300c:	bl	110b0 <exit@plt>
   13010:	andeq	r0, r7, r0, ror r8
   13014:	andeq	fp, r8, r8, asr sp
   13018:	andeq	r6, r7, r2, ror #10
   1301c:	ldr	r3, [pc, #28]	; 13040 <fputs@plt+0x1f78>
   13020:	push	{r4, lr}
   13024:	ldr	r3, [r3, #4]
   13028:	cmp	r3, #0
   1302c:	beq	13038 <fputs@plt+0x1f70>
   13030:	mov	r0, #1
   13034:	bl	13834 <fputs@plt+0x276c>
   13038:	mov	r0, #1
   1303c:	bl	110b0 <exit@plt>
   13040:	andeq	fp, r8, r8, asr sp
   13044:	push	{r4, lr}
   13048:	mov	r0, #1
   1304c:	bl	13834 <fputs@plt+0x276c>
   13050:	ldr	r3, [pc, #8]	; 13060 <fputs@plt+0x1f98>
   13054:	mov	r2, #0
   13058:	str	r2, [r3, #4]
   1305c:	pop	{r4, pc}
   13060:	andeq	fp, r8, r8, asr sp
   13064:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   13068:	subs	r8, r0, #0
   1306c:	ldr	r4, [pc, #104]	; 130dc <fputs@plt+0x2014>
   13070:	movne	r5, #0
   13074:	ldr	r6, [r4, #4]
   13078:	ldreq	r5, [r4, #16]
   1307c:	cmp	r6, #0
   13080:	ldr	r7, [r4, #12]
   13084:	bne	130ac <fputs@plt+0x1fe4>
   13088:	mov	r0, r6
   1308c:	bl	13834 <fputs@plt+0x276c>
   13090:	mov	r3, #1
   13094:	str	r3, [r4, #4]
   13098:	mov	r2, r6
   1309c:	mov	r3, #3
   130a0:	ldr	r1, [pc, #56]	; 130e0 <fputs@plt+0x2018>
   130a4:	ldr	r0, [pc, #56]	; 130e4 <fputs@plt+0x201c>
   130a8:	bl	10dec <rb_event_addonce@plt>
   130ac:	ldr	r3, [pc, #52]	; 130e8 <fputs@plt+0x2020>
   130b0:	cmp	r5, #0
   130b4:	ldr	r1, [pc, #48]	; 130ec <fputs@plt+0x2024>
   130b8:	ldr	r2, [r3, r8, lsl #2]
   130bc:	ldr	r3, [pc, #44]	; 130f0 <fputs@plt+0x2028>
   130c0:	mov	r0, #0
   130c4:	moveq	r5, r3
   130c8:	str	r5, [sp]
   130cc:	mov	r3, r7
   130d0:	bl	13588 <fputs@plt+0x24c0>
   130d4:	add	sp, sp, #8
   130d8:	pop	{r4, r5, r6, r7, r8, pc}
   130dc:	andeq	fp, r8, r8, asr sp
   130e0:	andeq	r3, r1, r4, asr #32
   130e4:	andeq	r0, r7, r6, ror r8
   130e8:	andeq	r0, r7, ip, asr r8
   130ec:	andeq	r0, r7, r3, lsl #17
   130f0:	andeq	r8, r7, r5, lsr #18
   130f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   130f8:	subs	r9, r0, #0
   130fc:	ldr	r4, [pc, #136]	; 1318c <fputs@plt+0x20c4>
   13100:	moveq	r3, #3
   13104:	movne	r3, #2
   13108:	ldr	r2, [r4, #4]
   1310c:	add	r3, r4, r3, lsl #2
   13110:	add	r7, r3, #8
   13114:	ldreq	r5, [r4, #16]
   13118:	movne	r5, #0
   1311c:	cmp	r2, #0
   13120:	sub	sp, sp, #36	; 0x24
   13124:	ldr	r6, [r4, #12]
   13128:	ldm	r7, {r7, r8, sl, fp}
   1312c:	bne	13158 <fputs@plt+0x2090>
   13130:	mov	r0, r2
   13134:	str	r2, [sp, #28]
   13138:	bl	13834 <fputs@plt+0x276c>
   1313c:	mov	r3, #1
   13140:	str	r3, [r4, #4]
   13144:	ldr	r2, [sp, #28]
   13148:	mov	r3, #3
   1314c:	ldr	r1, [pc, #60]	; 13190 <fputs@plt+0x20c8>
   13150:	ldr	r0, [pc, #60]	; 13194 <fputs@plt+0x20cc>
   13154:	bl	10dec <rb_event_addonce@plt>
   13158:	ldr	r3, [pc, #56]	; 13198 <fputs@plt+0x20d0>
   1315c:	cmp	r5, #0
   13160:	stmib	sp, {r7, r8, sl, fp}
   13164:	mov	r0, #0
   13168:	ldr	r2, [r3, r9, lsl #2]
   1316c:	ldr	r3, [pc, #40]	; 1319c <fputs@plt+0x20d4>
   13170:	ldr	r1, [pc, #40]	; 131a0 <fputs@plt+0x20d8>
   13174:	moveq	r5, r3
   13178:	str	r5, [sp]
   1317c:	mov	r3, r6
   13180:	bl	13588 <fputs@plt+0x24c0>
   13184:	add	sp, sp, #36	; 0x24
   13188:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1318c:	andeq	fp, r8, r8, asr sp
   13190:	andeq	r3, r1, r4, asr #32
   13194:	andeq	r0, r7, r6, ror r8
   13198:	andeq	r0, r7, ip, asr r8
   1319c:	andeq	r8, r7, r5, lsr #18
   131a0:			; <UNDEFINED> instruction: 0x000708b2
   131a4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   131a8:	mov	r8, r0
   131ac:	ldr	r9, [pc, #528]	; 133c4 <fputs@plt+0x22fc>
   131b0:	sub	sp, sp, #36	; 0x24
   131b4:	ldr	r4, [pc, #524]	; 133c8 <fputs@plt+0x2300>
   131b8:	mov	r2, #16384	; 0x4000
   131bc:	add	r1, r4, #52	; 0x34
   131c0:	mov	r0, r8
   131c4:	bl	10fe4 <rb_helper_read@plt>
   131c8:	cmp	r0, #0
   131cc:	bgt	131d8 <fputs@plt+0x2110>
   131d0:	add	sp, sp, #36	; 0x24
   131d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   131d8:	mov	r2, #10
   131dc:	add	r1, r4, #8
   131e0:	add	r0, r4, #52	; 0x34
   131e4:	bl	10f0c <rb_string_to_array@plt>
   131e8:	subs	r2, r0, #0
   131ec:	ble	131b4 <fputs@plt+0x20ec>
   131f0:	ldr	r3, [r4, #8]
   131f4:	ldrb	r3, [r3]
   131f8:	cmp	r3, #88	; 0x58
   131fc:	beq	1329c <fputs@plt+0x21d4>
   13200:	bhi	13248 <fputs@plt+0x2180>
   13204:	cmp	r3, #75	; 0x4b
   13208:	beq	13288 <fputs@plt+0x21c0>
   1320c:	bhi	13228 <fputs@plt+0x2160>
   13210:	cmp	r3, #68	; 0x44
   13214:	bne	131b4 <fputs@plt+0x20ec>
   13218:	cmp	r2, #6
   1321c:	bne	131b4 <fputs@plt+0x20ec>
   13220:	mov	r0, #1
   13224:	b	13294 <fputs@plt+0x21cc>
   13228:	cmp	r3, #76	; 0x4c
   1322c:	beq	132d0 <fputs@plt+0x2208>
   13230:	cmp	r3, #82	; 0x52
   13234:	bne	131b4 <fputs@plt+0x20ec>
   13238:	cmp	r2, #6
   1323c:	moveq	r0, #3
   13240:	bne	131b4 <fputs@plt+0x20ec>
   13244:	b	13294 <fputs@plt+0x21cc>
   13248:	cmp	r3, #107	; 0x6b
   1324c:	beq	132ac <fputs@plt+0x21e4>
   13250:	bhi	1326c <fputs@plt+0x21a4>
   13254:	cmp	r3, #100	; 0x64
   13258:	bne	131b4 <fputs@plt+0x20ec>
   1325c:	cmp	r2, #2
   13260:	moveq	r0, #1
   13264:	bne	131b4 <fputs@plt+0x20ec>
   13268:	b	132b8 <fputs@plt+0x21f0>
   1326c:	cmp	r3, #114	; 0x72
   13270:	beq	132c0 <fputs@plt+0x21f8>
   13274:	cmp	r3, #120	; 0x78
   13278:	bne	131b4 <fputs@plt+0x20ec>
   1327c:	cmp	r2, #2
   13280:	bne	131b4 <fputs@plt+0x20ec>
   13284:	b	132b8 <fputs@plt+0x21f0>
   13288:	cmp	r2, #7
   1328c:	moveq	r0, #0
   13290:	bne	131b4 <fputs@plt+0x20ec>
   13294:	bl	130f4 <fputs@plt+0x202c>
   13298:	b	131b4 <fputs@plt+0x20ec>
   1329c:	cmp	r2, #6
   132a0:	moveq	r0, #2
   132a4:	bne	131b4 <fputs@plt+0x20ec>
   132a8:	b	13294 <fputs@plt+0x21cc>
   132ac:	cmp	r2, #3
   132b0:	moveq	r0, #0
   132b4:	bne	131b4 <fputs@plt+0x20ec>
   132b8:	bl	13064 <fputs@plt+0x1f9c>
   132bc:	b	131b4 <fputs@plt+0x20ec>
   132c0:	cmp	r2, #2
   132c4:	bne	131b4 <fputs@plt+0x20ec>
   132c8:	mov	r0, #3
   132cc:	b	132b8 <fputs@plt+0x21f0>
   132d0:	ldr	r1, [pc, #244]	; 133cc <fputs@plt+0x2304>
   132d4:	ldr	r0, [r4]
   132d8:	bl	10f84 <rb_helper_write_queue@plt>
   132dc:	ldr	sl, [pc, #236]	; 133d0 <fputs@plt+0x2308>
   132e0:	mov	r5, #0
   132e4:	ldr	r2, [sl, r5, lsl #2]
   132e8:	ldr	r1, [pc, #228]	; 133d4 <fputs@plt+0x230c>
   132ec:	add	r0, sp, #16
   132f0:	bl	13670 <fputs@plt+0x25a8>
   132f4:	ldr	fp, [pc, #220]	; 133d8 <fputs@plt+0x2310>
   132f8:	ldr	r7, [pc, #220]	; 133dc <fputs@plt+0x2314>
   132fc:	mov	r6, #0
   13300:	ldr	r3, [sp, #20]
   13304:	cmp	r6, r3
   13308:	blt	13330 <fputs@plt+0x2268>
   1330c:	add	r0, sp, #16
   13310:	add	r5, r5, #1
   13314:	bl	137e8 <fputs@plt+0x2720>
   13318:	cmp	r5, #4
   1331c:	bne	132e4 <fputs@plt+0x221c>
   13320:	ldr	r1, [pc, #184]	; 133e0 <fputs@plt+0x2318>
   13324:	ldr	r0, [r4]
   13328:	bl	11020 <rb_helper_write@plt>
   1332c:	b	131b4 <fputs@plt+0x20ec>
   13330:	cmp	r5, #0
   13334:	ldr	r3, [sp, #16]
   13338:	bne	13390 <fputs@plt+0x22c8>
   1333c:	ldr	r3, [r3, r6, lsl #2]
   13340:	mov	r1, #512	; 0x200
   13344:	mov	r0, r7
   13348:	ldr	r2, [r3, #12]
   1334c:	str	r2, [sp, #12]
   13350:	ldr	r2, [r3, #8]
   13354:	str	r2, [sp, #8]
   13358:	ldr	r2, [r3, #4]
   1335c:	str	r2, [sp, #4]
   13360:	ldr	r3, [r3]
   13364:	ldr	r2, [pc, #120]	; 133e4 <fputs@plt+0x231c>
   13368:	str	r3, [sp]
   1336c:	mov	r3, #75	; 0x4b
   13370:	bl	1105c <snprintf@plt>
   13374:	ldr	r3, [pc, #76]	; 133c8 <fputs@plt+0x2300>
   13378:	mov	r2, r7
   1337c:	ldr	r1, [pc, #100]	; 133e8 <fputs@plt+0x2320>
   13380:	ldr	r0, [r3]
   13384:	bl	10f84 <rb_helper_write_queue@plt>
   13388:	add	r6, r6, #1
   1338c:	b	13300 <fputs@plt+0x2238>
   13390:	ldr	r2, [r3, r6, lsl #2]
   13394:	mov	r0, r7
   13398:	ldrb	r3, [r9, r5]
   1339c:	ldr	r1, [r2, #12]
   133a0:	str	r1, [sp, #8]
   133a4:	ldr	r1, [r2, #8]
   133a8:	str	r1, [sp, #4]
   133ac:	ldr	r2, [r2]
   133b0:	mov	r1, #512	; 0x200
   133b4:	str	r2, [sp]
   133b8:	mov	r2, fp
   133bc:	bl	1105c <snprintf@plt>
   133c0:	b	13374 <fputs@plt+0x22ac>
   133c4:	andeq	r0, r7, ip, ror #16
   133c8:	andeq	fp, r8, r8, asr sp
   133cc:	andeq	sl, r7, r4, lsl #14
   133d0:	andeq	r0, r7, ip, asr r8
   133d4:	andeq	r0, r7, r1, lsl r9
   133d8:	andeq	r0, r7, r0, asr r9
   133dc:	andeq	pc, r8, ip, lsl #27
   133e0:	andeq	r7, r7, r8, lsl lr
   133e4:	andeq	r0, r7, r0, asr #18
   133e8:	andeq	r6, r7, r2, ror #10
   133ec:	mov	r3, r0
   133f0:	push	{r4, lr}
   133f4:	mov	r0, r1
   133f8:	mov	r1, r2
   133fc:	blx	r3
   13400:	mov	r0, #0
   13404:	pop	{r4, pc}
   13408:	push	{r0, r1, r2, r3}
   1340c:	push	{r4, lr}
   13410:	sub	sp, sp, #264	; 0x108
   13414:	ldr	r4, [pc, #68]	; 13460 <fputs@plt+0x2398>
   13418:	ldr	r3, [r4]
   1341c:	cmp	r3, #0
   13420:	beq	13458 <fputs@plt+0x2390>
   13424:	add	r3, sp, #276	; 0x114
   13428:	ldr	r2, [sp, #272]	; 0x110
   1342c:	mov	r1, #256	; 0x100
   13430:	add	r0, sp, #8
   13434:	str	r3, [sp, #4]
   13438:	bl	10e70 <vsnprintf@plt>
   1343c:	ldr	r3, [r4]
   13440:	add	r0, sp, #8
   13444:	blx	r3
   13448:	add	sp, sp, #264	; 0x108
   1344c:	pop	{r4, lr}
   13450:	add	sp, sp, #16
   13454:	bx	lr
   13458:	mov	r0, #1
   1345c:	bl	110b0 <exit@plt>
   13460:	andeq	r1, r9, r4, lsr #22
   13464:	ldr	r3, [pc, #152]	; 13504 <fputs@plt+0x243c>
   13468:	push	{r4, lr}
   1346c:	sub	sp, sp, #4224	; 0x1080
   13470:	str	r0, [r3]
   13474:	ldr	r0, [pc, #140]	; 13508 <fputs@plt+0x2440>
   13478:	bl	10e7c <getenv@plt>
   1347c:	ldr	r4, [pc, #136]	; 1350c <fputs@plt+0x2444>
   13480:	mov	r2, #4096	; 0x1000
   13484:	subs	r1, r0, #0
   13488:	add	r0, sp, #128	; 0x80
   1348c:	ldreq	r1, [pc, #124]	; 13510 <fputs@plt+0x2448>
   13490:	bl	10ed0 <rb_strlcpy@plt>
   13494:	mov	r1, r4
   13498:	add	r0, sp, #128	; 0x80
   1349c:	bl	6fb74 <fputs@plt+0x5eaac>
   134a0:	cmp	r0, #0
   134a4:	beq	134d8 <fputs@plt+0x2410>
   134a8:	ldr	r0, [r4]
   134ac:	bl	4898c <fputs@plt+0x378c4>
   134b0:	ldr	r2, [pc, #92]	; 13514 <fputs@plt+0x244c>
   134b4:	mov	r3, r0
   134b8:	mov	r1, #128	; 0x80
   134bc:	mov	r0, sp
   134c0:	bl	1105c <snprintf@plt>
   134c4:	mov	r0, sp
   134c8:	bl	13408 <fputs@plt+0x2340>
   134cc:	mvn	r0, #0
   134d0:	add	sp, sp, #4224	; 0x1080
   134d4:	pop	{r4, pc}
   134d8:	mov	r1, #2
   134dc:	add	r0, sp, #128	; 0x80
   134e0:	bl	10f00 <access@plt>
   134e4:	cmp	r0, #0
   134e8:	beq	134d0 <fputs@plt+0x2408>
   134ec:	bl	110bc <__errno_location@plt>
   134f0:	ldr	r0, [r0]
   134f4:	bl	10de0 <strerror@plt>
   134f8:	ldr	r2, [pc, #24]	; 13518 <fputs@plt+0x2450>
   134fc:	mov	r3, r0
   13500:	b	134b8 <fputs@plt+0x23f0>
   13504:	andeq	r1, r9, r4, lsr #22
   13508:	andeq	r0, r7, pc, lsl #21
   1350c:	andeq	r1, r9, r0, lsr #22
   13510:	muleq	r7, ip, sl
   13514:			; <UNDEFINED> instruction: 0x00070ab5
   13518:	ldrdeq	r0, [r7], -r8
   1351c:	ldr	r3, [pc, #12]	; 13530 <fputs@plt+0x2468>
   13520:	ldr	r0, [r3]
   13524:	cmp	r0, #0
   13528:	bxeq	lr
   1352c:	b	485f0 <fputs@plt+0x37528>
   13530:	andeq	r1, r9, r0, lsr #22
   13534:	push	{r4, lr}
   13538:	mov	r4, r0
   1353c:	bl	10f24 <strlen@plt>
   13540:	cmp	r0, #1024	; 0x400
   13544:	ldrcc	r3, [pc, #56]	; 13584 <fputs@plt+0x24bc>
   13548:	bcc	1356c <fputs@plt+0x24a4>
   1354c:	mov	r0, #0
   13550:	pop	{r4, pc}
   13554:	cmp	r2, #39	; 0x27
   13558:	strbeq	r2, [r3]
   1355c:	ldrb	r2, [r4], #1
   13560:	addeq	r3, r3, #1
   13564:	add	r3, r3, #1
   13568:	strb	r2, [r3, #-1]
   1356c:	ldrb	r2, [r4]
   13570:	cmp	r2, #0
   13574:	bne	13554 <fputs@plt+0x248c>
   13578:	strb	r2, [r3]
   1357c:	ldr	r0, [pc]	; 13584 <fputs@plt+0x24bc>
   13580:	pop	{r4, pc}
   13584:	andeq	pc, r8, ip, lsl #31
   13588:	push	{r1, r2, r3}
   1358c:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13590:	mov	r8, r0
   13594:	add	r3, sp, #56	; 0x38
   13598:	ldr	r2, [sp, #52]	; 0x34
   1359c:	mov	r1, #2048	; 0x800
   135a0:	ldr	r0, [pc, #176]	; 13658 <fputs@plt+0x2590>
   135a4:	str	r3, [sp, #8]
   135a8:	bl	1385c <fputs@plt+0x2794>
   135ac:	cmp	r0, #2048	; 0x800
   135b0:	bcc	135bc <fputs@plt+0x24f4>
   135b4:	ldr	r0, [pc, #160]	; 1365c <fputs@plt+0x2594>
   135b8:	bl	13408 <fputs@plt+0x2340>
   135bc:	ldr	r3, [pc, #156]	; 13660 <fputs@plt+0x2598>
   135c0:	cmp	r8, #0
   135c4:	ldr	r5, [pc, #152]	; 13664 <fputs@plt+0x259c>
   135c8:	add	r6, sp, #12
   135cc:	moveq	r5, #0
   135d0:	ldr	r0, [r3]
   135d4:	mov	r7, r3
   135d8:	str	r6, [sp]
   135dc:	mov	r3, r8
   135e0:	mov	r2, r5
   135e4:	ldr	r1, [pc, #108]	; 13658 <fputs@plt+0x2590>
   135e8:	bl	5da68 <fputs@plt+0x4c9a0>
   135ec:	subs	r4, r0, #0
   135f0:	beq	13648 <fputs@plt+0x2580>
   135f4:	cmp	r4, #5
   135f8:	bne	1363c <fputs@plt+0x2574>
   135fc:	ldr	r9, [pc, #100]	; 13668 <fputs@plt+0x25a0>
   13600:	ldr	fp, [pc, #80]	; 13658 <fputs@plt+0x2590>
   13604:	mov	sl, #0
   13608:	mov	r1, r9
   1360c:	mov	r0, sl
   13610:	bl	10dc8 <rb_sleep@plt>
   13614:	str	r6, [sp]
   13618:	mov	r3, r8
   1361c:	mov	r2, r5
   13620:	mov	r1, fp
   13624:	ldr	r0, [r7]
   13628:	bl	5da68 <fputs@plt+0x4c9a0>
   1362c:	cmp	r0, #0
   13630:	beq	13648 <fputs@plt+0x2580>
   13634:	subs	r4, r4, #1
   13638:	bne	13608 <fputs@plt+0x2540>
   1363c:	ldr	r1, [sp, #12]
   13640:	ldr	r0, [pc, #36]	; 1366c <fputs@plt+0x25a4>
   13644:	bl	13408 <fputs@plt+0x2340>
   13648:	add	sp, sp, #16
   1364c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13650:	add	sp, sp, #12
   13654:	bx	lr
   13658:	andeq	r0, r9, ip, lsl #15
   1365c:	andeq	r0, r7, r5, lsl #22
   13660:	andeq	r1, r9, r0, lsr #22
   13664:	andeq	r3, r1, ip, ror #7
   13668:	andeq	sl, r7, r0, lsr #2
   1366c:	andeq	r0, r7, r4, lsr fp
   13670:	push	{r1, r2, r3}
   13674:	mov	r1, #2048	; 0x800
   13678:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1367c:	sub	sp, sp, #32
   13680:	add	r3, sp, #72	; 0x48
   13684:	mov	r4, r0
   13688:	ldr	r2, [sp, #68]	; 0x44
   1368c:	ldr	r0, [pc, #320]	; 137d4 <fputs@plt+0x270c>
   13690:	str	r3, [sp, #20]
   13694:	bl	1385c <fputs@plt+0x2794>
   13698:	ldr	r9, [pc, #308]	; 137d4 <fputs@plt+0x270c>
   1369c:	cmp	r0, #2048	; 0x800
   136a0:	bcc	136ac <fputs@plt+0x25e4>
   136a4:	ldr	r0, [pc, #300]	; 137d8 <fputs@plt+0x2710>
   136a8:	bl	13408 <fputs@plt+0x2340>
   136ac:	ldr	sl, [pc, #296]	; 137dc <fputs@plt+0x2714>
   136b0:	add	r7, r4, #8
   136b4:	add	r8, sp, #24
   136b8:	add	r6, r4, #4
   136bc:	stm	sp, {r7, r8}
   136c0:	mov	r3, r6
   136c4:	add	r2, sp, #28
   136c8:	mov	r1, r9
   136cc:	ldr	r0, [sl]
   136d0:	bl	6f064 <fputs@plt+0x5df9c>
   136d4:	subs	r5, r0, #0
   136d8:	beq	13728 <fputs@plt+0x2660>
   136dc:	cmp	r5, #5
   136e0:	bne	1371c <fputs@plt+0x2654>
   136e4:	mov	fp, #0
   136e8:	ldr	r1, [pc, #240]	; 137e0 <fputs@plt+0x2718>
   136ec:	mov	r0, fp
   136f0:	bl	10dc8 <rb_sleep@plt>
   136f4:	stm	sp, {r7, r8}
   136f8:	mov	r3, r6
   136fc:	add	r2, sp, #28
   13700:	mov	r1, r9
   13704:	ldr	r0, [sl]
   13708:	bl	6f064 <fputs@plt+0x5df9c>
   1370c:	cmp	r0, #0
   13710:	beq	13728 <fputs@plt+0x2660>
   13714:	subs	r5, r5, #1
   13718:	bne	136e8 <fputs@plt+0x2620>
   1371c:	ldr	r1, [sp, #24]
   13720:	ldr	r0, [pc, #188]	; 137e4 <fputs@plt+0x271c>
   13724:	bl	13408 <fputs@plt+0x2340>
   13728:	ldr	r5, [r4, #4]
   1372c:	ldr	r8, [sp, #28]
   13730:	cmp	r5, #0
   13734:	str	r8, [r4, #12]
   13738:	streq	r5, [r4]
   1373c:	beq	1377c <fputs@plt+0x26b4>
   13740:	lsl	r1, r5, #2
   13744:	mov	r0, #1
   13748:	ldr	r6, [r4, #8]
   1374c:	bl	10e94 <calloc@plt>
   13750:	subs	r9, r0, #0
   13754:	bne	1375c <fputs@plt+0x2694>
   13758:	bl	10f90 <rb_outofmemory@plt>
   1375c:	bic	r2, r6, r6, asr #31
   13760:	str	r9, [r4]
   13764:	lsl	sl, r6, #2
   13768:	mov	r7, r6
   1376c:	mov	r4, #0
   13770:	mov	fp, #1
   13774:	cmp	r4, r5
   13778:	blt	1378c <fputs@plt+0x26c4>
   1377c:	add	sp, sp, #32
   13780:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13784:	add	sp, sp, #12
   13788:	bx	lr
   1378c:	mov	r1, sl
   13790:	mov	r0, fp
   13794:	str	r2, [sp, #12]
   13798:	bl	10e94 <calloc@plt>
   1379c:	cmp	r0, #0
   137a0:	beq	13758 <fputs@plt+0x2690>
   137a4:	ldr	r2, [sp, #12]
   137a8:	add	r1, r8, r7, lsl #2
   137ac:	mov	r3, #0
   137b0:	str	r0, [r9, r4, lsl #2]
   137b4:	cmp	r3, r6
   137b8:	addge	r7, r7, r2
   137bc:	addge	r4, r4, #1
   137c0:	bge	13774 <fputs@plt+0x26ac>
   137c4:	ldr	ip, [r1, r3, lsl #2]
   137c8:	str	ip, [r0, r3, lsl #2]
   137cc:	add	r3, r3, #1
   137d0:	b	137b4 <fputs@plt+0x26ec>
   137d4:	andeq	r0, r9, ip, lsl #31
   137d8:	andeq	r0, r7, r5, lsl #22
   137dc:	andeq	r1, r9, r0, lsr #22
   137e0:	andeq	sl, r7, r0, lsr #2
   137e4:	andeq	r0, r7, r4, lsr fp
   137e8:	push	{r4, r5, r6, lr}
   137ec:	mov	r5, r0
   137f0:	mov	r4, #0
   137f4:	ldr	r3, [r5, #4]
   137f8:	ldr	r0, [r5]
   137fc:	cmp	r4, r3
   13800:	blt	1381c <fputs@plt+0x2754>
   13804:	cmp	r0, #0
   13808:	beq	13810 <fputs@plt+0x2748>
   1380c:	bl	10edc <free@plt>
   13810:	ldr	r0, [r5, #12]
   13814:	pop	{r4, r5, r6, lr}
   13818:	b	25b14 <fputs@plt+0x14a4c>
   1381c:	ldr	r0, [r0, r4, lsl #2]
   13820:	cmp	r0, #0
   13824:	beq	1382c <fputs@plt+0x2764>
   13828:	bl	10edc <free@plt>
   1382c:	add	r4, r4, #1
   13830:	b	137f4 <fputs@plt+0x272c>
   13834:	subs	r3, r0, #0
   13838:	ldreq	r1, [pc, #20]	; 13854 <fputs@plt+0x278c>
   1383c:	beq	13850 <fputs@plt+0x2788>
   13840:	cmp	r3, #1
   13844:	bxne	lr
   13848:	ldr	r1, [pc, #8]	; 13858 <fputs@plt+0x2790>
   1384c:	mov	r0, #0
   13850:	b	13588 <fputs@plt+0x24c0>
   13854:	andeq	r0, r7, sl, asr fp
   13858:	andeq	r0, r7, ip, ror #22
   1385c:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13860:	mov	r5, r0
   13864:	ldr	r8, [pc, #1092]	; 13cb0 <fputs@plt+0x2be8>
   13868:	sub	r7, r1, #1
   1386c:	mov	r4, #0
   13870:	ldrb	r0, [r2]
   13874:	cmp	r0, #0
   13878:	cmpne	r4, r7
   1387c:	movlt	r1, #1
   13880:	movge	r1, #0
   13884:	blt	13898 <fputs@plt+0x27d0>
   13888:	mov	r0, r4
   1388c:	strb	r1, [r5]
   13890:	add	sp, sp, #12
   13894:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13898:	cmp	r0, #37	; 0x25
   1389c:	addne	r9, r2, #1
   138a0:	bne	13c9c <fputs@plt+0x2bd4>
   138a4:	ldrb	r0, [r2, #1]
   138a8:	add	r9, r2, #2
   138ac:	cmp	r0, #115	; 0x73
   138b0:	bne	138f4 <fputs@plt+0x282c>
   138b4:	add	r6, r3, #4
   138b8:	ldr	r3, [r3]
   138bc:	sub	r3, r3, #1
   138c0:	ldrb	r2, [r3, #1]!
   138c4:	mov	r1, r5
   138c8:	cmp	r2, #0
   138cc:	strb	r2, [r5], #1
   138d0:	beq	138e4 <fputs@plt+0x281c>
   138d4:	add	r4, r4, #1
   138d8:	cmp	r7, r4
   138dc:	mov	r1, r5
   138e0:	bgt	138c0 <fputs@plt+0x27f8>
   138e4:	mov	r3, r6
   138e8:	mov	r2, r9
   138ec:	mov	r5, r1
   138f0:	b	13870 <fputs@plt+0x27a8>
   138f4:	cmp	r0, #100	; 0x64
   138f8:	bne	139d8 <fputs@plt+0x2910>
   138fc:	ldr	sl, [r3]
   13900:	add	r6, r3, #4
   13904:	cmp	sl, #0
   13908:	bne	13920 <fputs@plt+0x2858>
   1390c:	add	r1, r5, #1
   13910:	mov	r3, #48	; 0x30
   13914:	strb	r3, [r5]
   13918:	add	r4, r4, #1
   1391c:	b	138e4 <fputs@plt+0x281c>
   13920:	bge	13944 <fputs@plt+0x287c>
   13924:	add	r4, r4, #1
   13928:	mov	r3, #45	; 0x2d
   1392c:	cmp	r7, r4
   13930:	add	r1, r5, #1
   13934:	strb	r3, [r5]
   13938:	ble	138e4 <fputs@plt+0x281c>
   1393c:	rsb	sl, sl, #0
   13940:	mov	r5, r1
   13944:	mov	fp, r8
   13948:	mov	r3, #1000	; 0x3e8
   1394c:	mov	r1, r3
   13950:	mov	r0, sl
   13954:	str	r3, [sp]
   13958:	bl	6fecc <fputs@plt+0x5ee04>
   1395c:	ldr	r3, [pc, #848]	; 13cb4 <fputs@plt+0x2bec>
   13960:	mov	r2, fp
   13964:	mla	sl, r3, r0, sl
   13968:	ldr	r3, [pc, #840]	; 13cb8 <fputs@plt+0x2bf0>
   1396c:	ldr	r1, [r3, sl, lsl #2]
   13970:	ldr	r3, [sp]
   13974:	sub	r1, r1, #1
   13978:	ldrb	lr, [r1, #1]!
   1397c:	mov	ip, r2
   13980:	mov	fp, r2
   13984:	cmp	lr, #0
   13988:	strb	lr, [ip], #1
   1398c:	bne	139d0 <fputs@plt+0x2908>
   13990:	subs	sl, r0, #0
   13994:	bne	1394c <fputs@plt+0x2884>
   13998:	mov	r3, r2
   1399c:	sub	r2, r2, #1
   139a0:	ldrb	r1, [r3, #-1]
   139a4:	cmp	r1, #48	; 0x30
   139a8:	beq	13998 <fputs@plt+0x28d0>
   139ac:	mov	r1, r5
   139b0:	cmp	r3, r8
   139b4:	beq	138e4 <fputs@plt+0x281c>
   139b8:	ldrb	r2, [r3, #-1]!
   139bc:	add	r4, r4, #1
   139c0:	cmp	r7, r4
   139c4:	strb	r2, [r1], #1
   139c8:	bgt	139b0 <fputs@plt+0x28e8>
   139cc:	b	138e4 <fputs@plt+0x281c>
   139d0:	mov	r2, ip
   139d4:	b	13978 <fputs@plt+0x28b0>
   139d8:	cmp	r0, #99	; 0x63
   139dc:	addeq	r6, r3, #4
   139e0:	addeq	r1, r5, #1
   139e4:	ldreq	r3, [r3]
   139e8:	beq	13914 <fputs@plt+0x284c>
   139ec:	cmp	r0, #117	; 0x75
   139f0:	bne	13aa8 <fputs@plt+0x29e0>
   139f4:	ldr	sl, [r3]
   139f8:	add	r6, r3, #4
   139fc:	cmp	sl, #0
   13a00:	beq	1390c <fputs@plt+0x2844>
   13a04:	mov	r2, r8
   13a08:	mov	fp, #1000	; 0x3e8
   13a0c:	mov	r1, fp
   13a10:	mov	r0, sl
   13a14:	str	r2, [sp, #4]
   13a18:	bl	6fcc0 <fputs@plt+0x5ebf8>
   13a1c:	mov	r1, fp
   13a20:	str	r0, [sp]
   13a24:	mov	r0, sl
   13a28:	bl	6feac <fputs@plt+0x5ede4>
   13a2c:	ldr	r3, [pc, #644]	; 13cb8 <fputs@plt+0x2bf0>
   13a30:	ldr	r2, [sp, #4]
   13a34:	mov	ip, r2
   13a38:	ldr	r1, [r3, r1, lsl #2]
   13a3c:	ldr	r3, [sp]
   13a40:	sub	r1, r1, #1
   13a44:	ldrb	lr, [r1, #1]!
   13a48:	mov	r0, ip
   13a4c:	mov	r2, ip
   13a50:	cmp	lr, #0
   13a54:	strb	lr, [r0], #1
   13a58:	bne	13a80 <fputs@plt+0x29b8>
   13a5c:	subs	sl, r3, #0
   13a60:	bne	13a0c <fputs@plt+0x2944>
   13a64:	mov	r3, ip
   13a68:	sub	ip, ip, #1
   13a6c:	ldrb	r2, [r3, #-1]
   13a70:	cmp	r2, #48	; 0x30
   13a74:	beq	13a64 <fputs@plt+0x299c>
   13a78:	mov	r1, r5
   13a7c:	b	13a9c <fputs@plt+0x29d4>
   13a80:	mov	ip, r0
   13a84:	b	13a44 <fputs@plt+0x297c>
   13a88:	ldrb	r2, [r3, #-1]!
   13a8c:	add	r4, r4, #1
   13a90:	cmp	r7, r4
   13a94:	strb	r2, [r1], #1
   13a98:	ble	138e4 <fputs@plt+0x281c>
   13a9c:	cmp	r3, r8
   13aa0:	bne	13a88 <fputs@plt+0x29c0>
   13aa4:	b	138e4 <fputs@plt+0x281c>
   13aa8:	cmp	r0, #81	; 0x51
   13aac:	bne	13af4 <fputs@plt+0x2a2c>
   13ab0:	ldr	r0, [r3]
   13ab4:	add	r6, r3, #4
   13ab8:	cmp	r0, #0
   13abc:	moveq	r1, r5
   13ac0:	beq	138e4 <fputs@plt+0x281c>
   13ac4:	bl	13534 <fputs@plt+0x246c>
   13ac8:	sub	r0, r0, #1
   13acc:	ldrb	r3, [r0, #1]!
   13ad0:	mov	r1, r5
   13ad4:	cmp	r3, #0
   13ad8:	strb	r3, [r5], #1
   13adc:	beq	138e4 <fputs@plt+0x281c>
   13ae0:	add	r4, r4, #1
   13ae4:	cmp	r7, r4
   13ae8:	mov	r1, r5
   13aec:	bgt	13acc <fputs@plt+0x2a04>
   13af0:	b	138e4 <fputs@plt+0x281c>
   13af4:	cmp	r0, #108	; 0x6c
   13af8:	bne	13c8c <fputs@plt+0x2bc4>
   13afc:	ldrb	r1, [r2, #2]
   13b00:	add	r6, r3, #4
   13b04:	add	r9, r2, #3
   13b08:	cmp	r1, #117	; 0x75
   13b0c:	bne	13bc0 <fputs@plt+0x2af8>
   13b10:	ldr	sl, [r3]
   13b14:	cmp	sl, #0
   13b18:	beq	1390c <fputs@plt+0x2844>
   13b1c:	mov	r2, r8
   13b20:	mov	fp, #1000	; 0x3e8
   13b24:	mov	r1, fp
   13b28:	mov	r0, sl
   13b2c:	str	r2, [sp, #4]
   13b30:	bl	6fcc0 <fputs@plt+0x5ebf8>
   13b34:	mov	r1, fp
   13b38:	str	r0, [sp]
   13b3c:	mov	r0, sl
   13b40:	bl	6feac <fputs@plt+0x5ede4>
   13b44:	ldr	r3, [pc, #364]	; 13cb8 <fputs@plt+0x2bf0>
   13b48:	ldr	r2, [sp, #4]
   13b4c:	mov	ip, r2
   13b50:	ldr	r1, [r3, r1, lsl #2]
   13b54:	ldr	r3, [sp]
   13b58:	sub	r1, r1, #1
   13b5c:	ldrb	lr, [r1, #1]!
   13b60:	mov	r0, ip
   13b64:	mov	r2, ip
   13b68:	cmp	lr, #0
   13b6c:	strb	lr, [r0], #1
   13b70:	bne	13b98 <fputs@plt+0x2ad0>
   13b74:	subs	sl, r3, #0
   13b78:	bne	13b24 <fputs@plt+0x2a5c>
   13b7c:	mov	r3, ip
   13b80:	sub	ip, ip, #1
   13b84:	ldrb	r2, [r3, #-1]
   13b88:	cmp	r2, #48	; 0x30
   13b8c:	beq	13b7c <fputs@plt+0x2ab4>
   13b90:	mov	r1, r5
   13b94:	b	13bb4 <fputs@plt+0x2aec>
   13b98:	mov	ip, r0
   13b9c:	b	13b5c <fputs@plt+0x2a94>
   13ba0:	ldrb	r2, [r3, #-1]!
   13ba4:	add	r4, r4, #1
   13ba8:	cmp	r7, r4
   13bac:	strb	r2, [r1], #1
   13bb0:	ble	138e4 <fputs@plt+0x281c>
   13bb4:	cmp	r3, r8
   13bb8:	bne	13ba0 <fputs@plt+0x2ad8>
   13bbc:	b	138e4 <fputs@plt+0x281c>
   13bc0:	cmp	r1, #100	; 0x64
   13bc4:	bne	13c94 <fputs@plt+0x2bcc>
   13bc8:	ldr	sl, [r3]
   13bcc:	cmp	sl, #0
   13bd0:	beq	1390c <fputs@plt+0x2844>
   13bd4:	bge	13bf8 <fputs@plt+0x2b30>
   13bd8:	add	r4, r4, #1
   13bdc:	mov	r3, #45	; 0x2d
   13be0:	cmp	r7, r4
   13be4:	add	r1, r5, #1
   13be8:	strb	r3, [r5]
   13bec:	ble	138e4 <fputs@plt+0x281c>
   13bf0:	rsb	sl, sl, #0
   13bf4:	mov	r5, r1
   13bf8:	mov	fp, r8
   13bfc:	mov	r3, #1000	; 0x3e8
   13c00:	mov	r1, r3
   13c04:	mov	r0, sl
   13c08:	str	r3, [sp]
   13c0c:	bl	6fecc <fputs@plt+0x5ee04>
   13c10:	ldr	r3, [pc, #156]	; 13cb4 <fputs@plt+0x2bec>
   13c14:	mov	r2, fp
   13c18:	mla	sl, r3, r0, sl
   13c1c:	ldr	r3, [pc, #148]	; 13cb8 <fputs@plt+0x2bf0>
   13c20:	ldr	r1, [r3, sl, lsl #2]
   13c24:	ldr	r3, [sp]
   13c28:	sub	r1, r1, #1
   13c2c:	ldrb	lr, [r1, #1]!
   13c30:	mov	ip, r2
   13c34:	mov	fp, r2
   13c38:	cmp	lr, #0
   13c3c:	strb	lr, [ip], #1
   13c40:	bne	13c84 <fputs@plt+0x2bbc>
   13c44:	subs	sl, r0, #0
   13c48:	bne	13c00 <fputs@plt+0x2b38>
   13c4c:	mov	r3, r2
   13c50:	sub	r2, r2, #1
   13c54:	ldrb	r1, [r3, #-1]
   13c58:	cmp	r1, #48	; 0x30
   13c5c:	beq	13c4c <fputs@plt+0x2b84>
   13c60:	mov	r1, r5
   13c64:	cmp	r3, r8
   13c68:	beq	138e4 <fputs@plt+0x281c>
   13c6c:	ldrb	r2, [r3, #-1]!
   13c70:	add	r4, r4, #1
   13c74:	cmp	r7, r4
   13c78:	strb	r2, [r1], #1
   13c7c:	bgt	13c64 <fputs@plt+0x2b9c>
   13c80:	b	138e4 <fputs@plt+0x281c>
   13c84:	mov	r2, ip
   13c88:	b	13c2c <fputs@plt+0x2b64>
   13c8c:	cmp	r0, #37	; 0x25
   13c90:	beq	13c9c <fputs@plt+0x2bd4>
   13c94:	mov	r0, #1
   13c98:	bl	110b0 <exit@plt>
   13c9c:	add	r1, r5, #1
   13ca0:	strb	r0, [r5]
   13ca4:	add	r4, r4, #1
   13ca8:	mov	r6, r3
   13cac:	b	138e4 <fputs@plt+0x281c>
   13cb0:	andeq	r1, r9, ip, lsl #15
   13cb4:			; <UNDEFINED> instruction: 0xfffffc18
   13cb8:	andeq	r0, r7, r0, lsl #23
   13cbc:	push	{r2, r3}
   13cc0:	push	{r0, r1, r2, lr}
   13cc4:	add	r3, sp, #20
   13cc8:	ldr	r2, [sp, #16]
   13ccc:	str	r3, [sp, #4]
   13cd0:	bl	1385c <fputs@plt+0x2794>
   13cd4:	add	sp, sp, #12
   13cd8:	pop	{lr}		; (ldr lr, [sp], #4)
   13cdc:	add	sp, sp, #8
   13ce0:	bx	lr
   13ce4:	andeq	r0, r0, r0
   13ce8:	ldr	r2, [pc, #28]	; 13d0c <fputs@plt+0x2c44>
   13cec:	ldr	r3, [r2, r0, lsl #2]
   13cf0:	add	r1, r1, r3
   13cf4:	str	r1, [r2, r0, lsl #2]
   13cf8:	add	r0, r0, #10
   13cfc:	ldr	r3, [r2, r0, lsl #2]
   13d00:	cmp	r1, r3
   13d04:	strhi	r1, [r2, r0, lsl #2]
   13d08:	bx	lr
   13d0c:	andeq	r1, r9, r0, lsr #15
   13d10:	ldr	r3, [r0]
   13d14:	cmp	r3, #0
   13d18:	beq	13d38 <fputs@plt+0x2c70>
   13d1c:	push	{r4, lr}
   13d20:	mov	r4, r0
   13d24:	ldr	r3, [r3, #4]
   13d28:	blx	r3
   13d2c:	mov	r3, #0
   13d30:	str	r3, [r4]
   13d34:	pop	{r4, pc}
   13d38:	mov	r0, r3
   13d3c:	bx	lr
   13d40:	ldr	r3, [r0]
   13d44:	ldr	r3, [r3, #8]
   13d48:	bx	r3
   13d4c:	ldr	r3, [r0]
   13d50:	ldr	r3, [r3, #12]
   13d54:	bx	r3
   13d58:	ldr	r1, [r0]
   13d5c:	ldr	r1, [r1, #16]
   13d60:	bx	r1
   13d64:	ldr	r3, [r0]
   13d68:	ldr	r3, [r3, #20]
   13d6c:	bx	r3
   13d70:	ldr	r3, [r0]
   13d74:	ldr	r3, [r3, #24]
   13d78:	bx	r3
   13d7c:	ldr	r3, [r0]
   13d80:	ldr	r3, [r3, #40]	; 0x28
   13d84:	bx	r3
   13d88:	ldr	r3, [r0]
   13d8c:	ldr	r3, [r3, #40]	; 0x28
   13d90:	bx	r3
   13d94:	ldr	r3, [r0]
   13d98:	ldr	r3, [r3, #48]	; 0x30
   13d9c:	bx	r3
   13da0:	ldr	ip, [r0]
   13da4:	push	{lr}		; (str lr, [sp, #-4]!)
   13da8:	ldr	lr, [ip, #56]	; 0x38
   13dac:	mov	ip, lr
   13db0:	pop	{lr}		; (ldr lr, [sp], #4)
   13db4:	bx	ip
   13db8:	ldr	r1, [r0]
   13dbc:	ldr	r1, [r1, #72]	; 0x48
   13dc0:	bx	r1
   13dc4:	bic	r3, r3, #-16777216	; 0xff000000
   13dc8:	bic	r3, r3, #16187392	; 0xf70000
   13dcc:	bic	r3, r3, #32768	; 0x8000
   13dd0:	bic	r3, r3, #128	; 0x80
   13dd4:	ldr	ip, [r0, #24]
   13dd8:	bx	ip
   13ddc:	ldr	r3, [r0, #28]
   13de0:	bx	r3
   13de4:	ldr	ip, [r0, #32]
   13de8:	bx	ip
   13dec:	ldr	r3, [r0, #60]	; 0x3c
   13df0:	bx	r3
   13df4:	cmp	r0, #0
   13df8:	bxeq	lr
   13dfc:	ldr	r2, [pc, #68]	; 13e48 <fputs@plt+0x2d80>
   13e00:	ldr	r3, [r2, #80]	; 0x50
   13e04:	cmp	r0, r3
   13e08:	bne	13e18 <fputs@plt+0x2d50>
   13e0c:	ldr	r3, [r0, #12]
   13e10:	str	r3, [r2, #80]	; 0x50
   13e14:	bx	lr
   13e18:	cmp	r3, #0
   13e1c:	bne	13e28 <fputs@plt+0x2d60>
   13e20:	bx	lr
   13e24:	mov	r3, r2
   13e28:	ldr	r2, [r3, #12]
   13e2c:	cmp	r2, #0
   13e30:	bxeq	lr
   13e34:	cmp	r0, r2
   13e38:	bne	13e24 <fputs@plt+0x2d5c>
   13e3c:	ldr	r2, [r0, #12]
   13e40:	str	r2, [r3, #12]
   13e44:	bx	lr
   13e48:	andeq	r1, r9, r0, lsr #15
   13e4c:	ldr	r3, [pc, #12]	; 13e60 <fputs@plt+0x2d98>
   13e50:	ldr	r3, [r3, #84]	; 0x54
   13e54:	cmp	r3, #0
   13e58:	bxeq	lr
   13e5c:	bx	r3
   13e60:	andeq	r1, r9, r0, lsr #15
   13e64:	ldr	r3, [pc, #12]	; 13e78 <fputs@plt+0x2db0>
   13e68:	ldr	r3, [r3, #88]	; 0x58
   13e6c:	cmp	r3, #0
   13e70:	bxeq	lr
   13e74:	bx	r3
   13e78:	andeq	r1, r9, r0, lsr #15
   13e7c:	ldr	r0, [r0, #-8]
   13e80:	bx	lr
   13e84:	add	r0, r0, #7
   13e88:	bic	r0, r0, #7
   13e8c:	bx	lr
   13e90:	mov	r0, #0
   13e94:	bx	lr
   13e98:	ldr	r3, [pc, #4]	; 13ea4 <fputs@plt+0x2ddc>
   13e9c:	ldr	r3, [r3, #52]	; 0x34
   13ea0:	bx	r3
   13ea4:	andeq	fp, r8, r0, lsr #2
   13ea8:	ldr	r3, [r0]
   13eac:	add	r2, r3, #1
   13eb0:	str	r2, [r0]
   13eb4:	ldrb	r3, [r3]
   13eb8:	cmp	r3, #191	; 0xbf
   13ebc:	bls	13f0c <fputs@plt+0x2e44>
   13ec0:	ldr	r2, [pc, #108]	; 13f34 <fputs@plt+0x2e6c>
   13ec4:	add	r3, r2, r3
   13ec8:	ldrb	r3, [r3, #-192]	; 0xffffff40
   13ecc:	ldr	r1, [r0]
   13ed0:	ldrb	r2, [r1]
   13ed4:	and	r2, r2, #192	; 0xc0
   13ed8:	cmp	r2, #128	; 0x80
   13edc:	beq	13f14 <fputs@plt+0x2e4c>
   13ee0:	cmp	r3, #127	; 0x7f
   13ee4:	bls	13f2c <fputs@plt+0x2e64>
   13ee8:	bic	r2, r3, #2032	; 0x7f0
   13eec:	bic	r2, r2, #15
   13ef0:	cmp	r2, #55296	; 0xd800
   13ef4:	beq	13f2c <fputs@plt+0x2e64>
   13ef8:	ldr	r1, [pc, #56]	; 13f38 <fputs@plt+0x2e70>
   13efc:	bic	r0, r3, #1
   13f00:	ldr	r2, [pc, #52]	; 13f3c <fputs@plt+0x2e74>
   13f04:	cmp	r0, r1
   13f08:	moveq	r3, r2
   13f0c:	mov	r0, r3
   13f10:	bx	lr
   13f14:	add	r2, r1, #1
   13f18:	str	r2, [r0]
   13f1c:	ldrb	r2, [r1]
   13f20:	and	r2, r2, #63	; 0x3f
   13f24:	add	r3, r2, r3, lsl #6
   13f28:	b	13ecc <fputs@plt+0x2e04>
   13f2c:	ldr	r3, [pc, #8]	; 13f3c <fputs@plt+0x2e74>
   13f30:	b	13f0c <fputs@plt+0x2e44>
   13f34:			; <UNDEFINED> instruction: 0x00072ab8
   13f38:	strdeq	pc, [r0], -lr
   13f3c:	strdeq	pc, [r0], -sp
   13f40:	cmp	r1, #0
   13f44:	addge	r1, r0, r1
   13f48:	mov	r3, r0
   13f4c:	mvnlt	r1, #0
   13f50:	mov	r0, #0
   13f54:	ldrb	r2, [r3]
   13f58:	cmp	r2, #0
   13f5c:	cmpne	r3, r1
   13f60:	bcc	13f68 <fputs@plt+0x2ea0>
   13f64:	bx	lr
   13f68:	cmp	r2, #191	; 0xbf
   13f6c:	add	r3, r3, #1
   13f70:	bls	13f90 <fputs@plt+0x2ec8>
   13f74:	mov	ip, r3
   13f78:	mov	r3, ip
   13f7c:	add	ip, ip, #1
   13f80:	ldrb	r2, [r3]
   13f84:	and	r2, r2, #192	; 0xc0
   13f88:	cmp	r2, #128	; 0x80
   13f8c:	beq	13f78 <fputs@plt+0x2eb0>
   13f90:	add	r0, r0, #1
   13f94:	b	13f54 <fputs@plt+0x2e8c>
   13f98:	ldr	r3, [pc, #20]	; 13fb4 <fputs@plt+0x2eec>
   13f9c:	ldr	r3, [r3, #264]	; 0x108
   13fa0:	cmp	r3, #0
   13fa4:	beq	13fac <fputs@plt+0x2ee4>
   13fa8:	bx	r3
   13fac:	mov	r0, r3
   13fb0:	bx	lr
   13fb4:	andeq	fp, r8, r0, lsr #2
   13fb8:	sub	sp, sp, #16
   13fbc:	vstr	d0, [sp]
   13fc0:	ldrd	r2, [sp]
   13fc4:	strd	r2, [sp, #8]
   13fc8:	vldr	d6, [sp]
   13fcc:	vldr	d7, [sp, #8]
   13fd0:	vcmp.f64	d6, d7
   13fd4:	vmrs	APSR_nzcv, fpscr
   13fd8:	movne	r0, #1
   13fdc:	moveq	r0, #0
   13fe0:	add	sp, sp, #16
   13fe4:	bx	lr
   13fe8:	subs	r1, r0, #0
   13fec:	beq	14074 <fputs@plt+0x2fac>
   13ff0:	ldrb	r3, [r1]
   13ff4:	cmp	r3, #39	; 0x27
   13ff8:	beq	14008 <fputs@plt+0x2f40>
   13ffc:	bhi	14054 <fputs@plt+0x2f8c>
   14000:	cmp	r3, #34	; 0x22
   14004:	bne	14074 <fputs@plt+0x2fac>
   14008:	push	{r4, lr}
   1400c:	mov	lr, #1
   14010:	mov	ip, r1
   14014:	mov	r2, lr
   14018:	ldrb	r4, [r1, r2]
   1401c:	sub	r0, lr, #1
   14020:	cmp	r3, r4
   14024:	strbne	r4, [ip]
   14028:	bne	14044 <fputs@plt+0x2f7c>
   1402c:	add	r4, r1, r2
   14030:	ldrb	r4, [r4, #1]
   14034:	cmp	r4, r3
   14038:	bne	14068 <fputs@plt+0x2fa0>
   1403c:	add	r2, r2, #1
   14040:	strb	r3, [ip]
   14044:	add	r2, r2, #1
   14048:	add	lr, lr, #1
   1404c:	add	ip, ip, #1
   14050:	b	14018 <fputs@plt+0x2f50>
   14054:	cmp	r3, #91	; 0x5b
   14058:	moveq	r3, #93	; 0x5d
   1405c:	beq	14008 <fputs@plt+0x2f40>
   14060:	cmp	r3, #96	; 0x60
   14064:	b	14004 <fputs@plt+0x2f3c>
   14068:	mov	r3, #0
   1406c:	strb	r3, [r1, r0]
   14070:	pop	{r4, pc}
   14074:	mvn	r0, #0
   14078:	bx	lr
   1407c:	push	{r4, lr}
   14080:	sub	r1, r1, #1
   14084:	ldr	r4, [pc, #44]	; 140b8 <fputs@plt+0x2ff0>
   14088:	sub	lr, r0, #1
   1408c:	ldrb	ip, [lr, #1]!
   14090:	ldrb	r2, [r1, #1]!
   14094:	add	r3, r4, ip
   14098:	add	r2, r4, r2
   1409c:	ldrb	r3, [r3, #64]	; 0x40
   140a0:	ldrb	r0, [r2, #64]	; 0x40
   140a4:	subs	r0, r3, r0
   140a8:	popne	{r4, pc}
   140ac:	cmp	ip, #0
   140b0:	bne	1408c <fputs@plt+0x2fc4>
   140b4:	pop	{r4, pc}
   140b8:			; <UNDEFINED> instruction: 0x00072ab8
   140bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   140c0:	vpush	{d8-d9}
   140c4:	vldr	d8, [pc, #924]	; 14468 <fputs@plt+0x33a0>
   140c8:	cmp	r3, #1
   140cc:	addeq	r6, r0, r2
   140d0:	sub	sp, sp, #20
   140d4:	moveq	r2, #0
   140d8:	str	r1, [sp, #12]
   140dc:	vstr	d8, [r1]
   140e0:	mov	r4, r0
   140e4:	streq	r2, [sp, #8]
   140e8:	rsbne	r1, r3, #3
   140ec:	bne	141ac <fputs@plt+0x30e4>
   140f0:	ldr	r7, [pc, #904]	; 14480 <fputs@plt+0x33b8>
   140f4:	cmp	r4, r6
   140f8:	bcs	143cc <fputs@plt+0x3304>
   140fc:	ldrb	r2, [r4]
   14100:	add	r1, r7, r2
   14104:	ldrb	r1, [r1, #320]	; 0x140
   14108:	tst	r1, #1
   1410c:	bne	141ec <fputs@plt+0x3124>
   14110:	cmp	r2, #45	; 0x2d
   14114:	addeq	r4, r4, r3
   14118:	mvneq	r2, #0
   1411c:	beq	1412c <fputs@plt+0x3064>
   14120:	cmp	r2, #43	; 0x2b
   14124:	addeq	r4, r4, r3
   14128:	mov	r2, #1
   1412c:	mov	ip, #0
   14130:	str	r2, [sp, #4]
   14134:	cmp	r4, r6
   14138:	bcs	14688 <fputs@plt+0x35c0>
   1413c:	ldrb	r2, [r4]
   14140:	cmp	r2, #48	; 0x30
   14144:	beq	141f4 <fputs@plt+0x312c>
   14148:	mov	sl, #0
   1414c:	mov	fp, #0
   14150:	mov	r8, #10
   14154:	ldrb	lr, [r4]
   14158:	add	r1, pc, #784	; 0x310
   1415c:	ldrd	r0, [r1]
   14160:	add	r2, r7, lr
   14164:	cmp	r0, sl
   14168:	ldrb	r2, [r2, #320]	; 0x140
   1416c:	sbcs	r1, r1, fp
   14170:	movge	r5, #1
   14174:	movlt	r5, #0
   14178:	ands	r5, r5, r2, lsr #2
   1417c:	bne	14200 <fputs@plt+0x3138>
   14180:	mov	r2, r5
   14184:	ldr	r5, [pc, #756]	; 14480 <fputs@plt+0x33b8>
   14188:	add	lr, ip, r2
   1418c:	cmp	r4, r6
   14190:	str	lr, [sp]
   14194:	bcc	1423c <fputs@plt+0x3174>
   14198:	mov	r7, #1
   1419c:	mov	r1, #0
   141a0:	mov	r5, #1
   141a4:	b	14358 <fputs@plt+0x3290>
   141a8:	add	r1, r1, #2
   141ac:	cmp	r1, r2
   141b0:	bge	141c0 <fputs@plt+0x30f8>
   141b4:	ldrb	r0, [r4, r1]
   141b8:	cmp	r0, #0
   141bc:	beq	141a8 <fputs@plt+0x30e0>
   141c0:	cmp	r1, r2
   141c4:	sub	r6, r3, #3
   141c8:	movge	r2, #0
   141cc:	and	r3, r3, #1
   141d0:	movlt	r2, #1
   141d4:	add	r6, r6, r1
   141d8:	add	r6, r4, r6
   141dc:	str	r2, [sp, #8]
   141e0:	add	r4, r4, r3
   141e4:	mov	r3, #2
   141e8:	b	140f0 <fputs@plt+0x3028>
   141ec:	add	r4, r4, r3
   141f0:	b	140f4 <fputs@plt+0x302c>
   141f4:	add	r4, r4, r3
   141f8:	add	ip, ip, #1
   141fc:	b	14134 <fputs@plt+0x306c>
   14200:	umull	r0, r1, sl, r8
   14204:	mla	r1, r8, fp, r1
   14208:	sub	lr, lr, #48	; 0x30
   1420c:	adds	sl, r0, lr
   14210:	add	r4, r4, r3
   14214:	adc	fp, r1, lr, asr #31
   14218:	cmp	r6, r4
   1421c:	add	ip, ip, #1
   14220:	bhi	14154 <fputs@plt+0x308c>
   14224:	str	ip, [sp]
   14228:	mov	r2, #0
   1422c:	b	14198 <fputs@plt+0x30d0>
   14230:	add	r4, r4, r3
   14234:	add	r2, r2, #1
   14238:	b	14188 <fputs@plt+0x30c0>
   1423c:	ldrb	r1, [r4]
   14240:	add	r0, r5, r1
   14244:	ldrb	r0, [r0, #320]	; 0x140
   14248:	tst	r0, #4
   1424c:	bne	14230 <fputs@plt+0x3168>
   14250:	cmp	r1, #46	; 0x2e
   14254:	bne	142c0 <fputs@plt+0x31f8>
   14258:	ldr	r5, [pc, #544]	; 14480 <fputs@plt+0x33b8>
   1425c:	add	r9, pc, #524	; 0x20c
   14260:	ldrd	r8, [r9]
   14264:	add	r4, r4, r3
   14268:	add	lr, r2, lr
   1426c:	mov	r7, #10
   14270:	sub	r1, lr, r2
   14274:	cmp	r4, r6
   14278:	str	r1, [sp]
   1427c:	bcs	14198 <fputs@plt+0x30d0>
   14280:	ldrb	ip, [r4]
   14284:	cmp	r8, sl
   14288:	add	r1, r5, ip
   1428c:	ldrb	r0, [r1, #320]	; 0x140
   14290:	sbcs	r1, r9, fp
   14294:	movge	r1, #1
   14298:	movlt	r1, #0
   1429c:	ands	r1, r1, r0, lsr #2
   142a0:	bne	143dc <fputs@plt+0x3314>
   142a4:	cmp	r4, r6
   142a8:	bcs	14198 <fputs@plt+0x30d0>
   142ac:	ldrb	r1, [r4]
   142b0:	add	r1, r5, r1
   142b4:	ldrb	r1, [r1, #320]	; 0x140
   142b8:	tst	r1, #4
   142bc:	bne	143fc <fputs@plt+0x3334>
   142c0:	ldrb	r1, [r4]
   142c4:	and	r1, r1, #223	; 0xdf
   142c8:	cmp	r1, #69	; 0x45
   142cc:	movne	r7, #1
   142d0:	movne	r1, #0
   142d4:	movne	r5, r7
   142d8:	bne	1433c <fputs@plt+0x3274>
   142dc:	add	r4, r4, r3
   142e0:	cmp	r4, r6
   142e4:	bcs	14458 <fputs@plt+0x3390>
   142e8:	ldrb	r1, [r4]
   142ec:	cmp	r1, #45	; 0x2d
   142f0:	addeq	r4, r4, r3
   142f4:	mvneq	r5, #0
   142f8:	beq	14308 <fputs@plt+0x3240>
   142fc:	cmp	r1, #43	; 0x2b
   14300:	addeq	r4, r4, r3
   14304:	mov	r5, #1
   14308:	mov	r7, #0
   1430c:	ldr	r9, [pc, #368]	; 14484 <fputs@plt+0x33bc>
   14310:	mov	r1, r7
   14314:	mov	r8, #10
   14318:	mov	lr, #1
   1431c:	cmp	r4, r6
   14320:	bcs	1433c <fputs@plt+0x3274>
   14324:	ldrb	r0, [r4]
   14328:	ldr	ip, [pc, #336]	; 14480 <fputs@plt+0x33b8>
   1432c:	add	ip, ip, r0
   14330:	ldrb	ip, [ip, #320]	; 0x140
   14334:	tst	ip, #4
   14338:	bne	14410 <fputs@plt+0x3348>
   1433c:	ldr	r0, [sp]
   14340:	cmp	r0, #0
   14344:	moveq	r0, #0
   14348:	andne	r0, r7, #1
   1434c:	cmp	r0, #0
   14350:	ldrne	ip, [pc, #296]	; 14480 <fputs@plt+0x33b8>
   14354:	bne	14434 <fputs@plt+0x336c>
   14358:	mlas	r5, r1, r5, r2
   1435c:	bpl	14670 <fputs@plt+0x35a8>
   14360:	orrs	r3, sl, fp
   14364:	rsbne	r5, r5, #0
   14368:	movne	r8, #10
   1436c:	movne	r9, #0
   14370:	bne	14554 <fputs@plt+0x348c>
   14374:	ldr	r3, [sp]
   14378:	ldr	r2, [sp, #4]
   1437c:	adds	r3, r3, #0
   14380:	vldr	d6, [pc, #224]	; 14468 <fputs@plt+0x33a0>
   14384:	vldr	d7, [pc, #236]	; 14478 <fputs@plt+0x33b0>
   14388:	movne	r3, #1
   1438c:	ands	r3, r3, r2, lsr #31
   14390:	vmoveq.f64	d7, d6
   14394:	ldr	r3, [sp, #12]
   14398:	cmp	r4, r6
   1439c:	movcc	r4, #0
   143a0:	vstr	d7, [r3]
   143a4:	ldr	r3, [sp]
   143a8:	movcs	r4, #1
   143ac:	cmp	r3, #0
   143b0:	movle	r4, #0
   143b4:	cmp	r4, #0
   143b8:	beq	143cc <fputs@plt+0x3304>
   143bc:	ldr	r3, [sp, #8]
   143c0:	eor	r0, r3, #1
   143c4:	ands	r0, r0, r7
   143c8:	bne	143d0 <fputs@plt+0x3308>
   143cc:	mov	r0, #0
   143d0:	add	sp, sp, #20
   143d4:	vpop	{d8-d9}
   143d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   143dc:	umull	r0, r1, sl, r7
   143e0:	mla	r1, r7, fp, r1
   143e4:	sub	ip, ip, #48	; 0x30
   143e8:	adds	sl, r0, ip
   143ec:	adc	fp, r1, ip, asr #31
   143f0:	add	r4, r4, r3
   143f4:	sub	r2, r2, #1
   143f8:	b	14270 <fputs@plt+0x31a8>
   143fc:	ldr	r1, [sp]
   14400:	add	r4, r4, r3
   14404:	add	r1, r1, #1
   14408:	str	r1, [sp]
   1440c:	b	142a4 <fputs@plt+0x31dc>
   14410:	ldr	ip, [pc, #112]	; 14488 <fputs@plt+0x33c0>
   14414:	add	r4, r4, r3
   14418:	cmp	r1, ip
   1441c:	suble	r0, r0, #48	; 0x30
   14420:	mlale	r1, r8, r1, r0
   14424:	movgt	r1, r9
   14428:	mov	r7, lr
   1442c:	b	1431c <fputs@plt+0x3254>
   14430:	add	r4, r4, r3
   14434:	cmp	r4, r6
   14438:	bcs	14450 <fputs@plt+0x3388>
   1443c:	ldrb	r0, [r4]
   14440:	add	r0, ip, r0
   14444:	ldrb	r0, [r0, #320]	; 0x140
   14448:	tst	r0, #1
   1444c:	bne	14430 <fputs@plt+0x3368>
   14450:	mov	r7, #1
   14454:	b	14358 <fputs@plt+0x3290>
   14458:	mov	r7, #0
   1445c:	mov	r1, r7
   14460:	b	141a0 <fputs@plt+0x30d8>
   14464:	nop			; (mov r0, r0)
	...
   14470:	stclgt	12, cr12, [ip], {202}	; 0xca
   14474:	stcleq	12, cr12, [ip], {204}	; 0xcc
   14478:	andeq	r0, r0, r0
   1447c:	andhi	r0, r0, r0
   14480:			; <UNDEFINED> instruction: 0x00072ab8
   14484:	andeq	r2, r0, r0, lsl r7
   14488:	andeq	r2, r0, pc, lsl #14
   1448c:	mul	r3, r2, fp
   14490:	umull	sl, fp, sl, r2
   14494:	sub	r5, r5, #1
   14498:	add	fp, r3, fp
   1449c:	cmp	r0, sl
   144a0:	sbcs	r3, r1, fp
   144a4:	movge	r3, #1
   144a8:	movlt	r3, #0
   144ac:	cmp	r5, #0
   144b0:	movle	r3, #0
   144b4:	andgt	r3, r3, #1
   144b8:	cmp	r3, #0
   144bc:	bne	1448c <fputs@plt+0x33c4>
   144c0:	mov	r8, #1
   144c4:	ldr	r3, [sp, #4]
   144c8:	cmn	r3, #1
   144cc:	bne	144d8 <fputs@plt+0x3410>
   144d0:	rsbs	sl, sl, #0
   144d4:	rsc	fp, fp, #0
   144d8:	cmp	r5, #0
   144dc:	beq	1465c <fputs@plt+0x3594>
   144e0:	sub	r3, r5, #308	; 0x134
   144e4:	cmp	r3, #33	; 0x21
   144e8:	bhi	145b4 <fputs@plt+0x34ec>
   144ec:	vldr	d8, [pc, #420]	; 14698 <fputs@plt+0x35d0>
   144f0:	vldr	d9, [pc, #424]	; 146a0 <fputs@plt+0x35d8>
   144f4:	mov	r9, #308	; 0x134
   144f8:	mov	r1, r9
   144fc:	mov	r0, r5
   14500:	bl	700ec <fputs@plt+0x5f024>
   14504:	cmp	r1, #0
   14508:	bne	14594 <fputs@plt+0x34cc>
   1450c:	cmn	r8, #1
   14510:	mov	r0, sl
   14514:	mov	r1, fp
   14518:	vldr	d9, [pc, #392]	; 146a8 <fputs@plt+0x35e0>
   1451c:	bne	145a0 <fputs@plt+0x34d8>
   14520:	bl	7049c <fputs@plt+0x5f3d4>
   14524:	vmov	d7, r0, r1
   14528:	vdiv.f64	d6, d7, d8
   1452c:	vdiv.f64	d7, d6, d9
   14530:	b	14394 <fputs@plt+0x32cc>
   14534:	mov	r0, sl
   14538:	mov	r1, fp
   1453c:	mov	r2, r8
   14540:	mov	r3, r9
   14544:	bl	704fc <fputs@plt+0x5f434>
   14548:	sub	r5, r5, #1
   1454c:	mov	sl, r0
   14550:	mov	fp, r1
   14554:	mov	r2, r8
   14558:	mov	r3, r9
   1455c:	mov	r0, sl
   14560:	mov	r1, fp
   14564:	bl	704fc <fputs@plt+0x5f434>
   14568:	orrs	r3, r2, r3
   1456c:	bne	1458c <fputs@plt+0x34c4>
   14570:	cmp	r5, #0
   14574:	bne	14534 <fputs@plt+0x346c>
   14578:	ldr	r3, [sp, #4]
   1457c:	cmn	r3, #1
   14580:	bne	1465c <fputs@plt+0x3594>
   14584:	ldr	r8, [sp, #4]
   14588:	b	144d0 <fputs@plt+0x3408>
   1458c:	mvn	r8, #0
   14590:	b	144c4 <fputs@plt+0x33fc>
   14594:	vmul.f64	d8, d8, d9
   14598:	sub	r5, r5, #1
   1459c:	b	144f8 <fputs@plt+0x3430>
   145a0:	bl	7049c <fputs@plt+0x5f3d4>
   145a4:	vmov	d7, r0, r1
   145a8:	vmul.f64	d7, d7, d8
   145ac:	vmul.f64	d7, d7, d9
   145b0:	b	14394 <fputs@plt+0x32cc>
   145b4:	ldr	r3, [pc, #260]	; 146c0 <fputs@plt+0x35f8>
   145b8:	cmp	r5, r3
   145bc:	bgt	1460c <fputs@plt+0x3544>
   145c0:	vldr	d8, [pc, #208]	; 14698 <fputs@plt+0x35d0>
   145c4:	vldr	d9, [pc, #212]	; 146a0 <fputs@plt+0x35d8>
   145c8:	mov	r9, #22
   145cc:	mov	r1, r9
   145d0:	mov	r0, r5
   145d4:	bl	700ec <fputs@plt+0x5f024>
   145d8:	cmp	r1, #0
   145dc:	bne	14644 <fputs@plt+0x357c>
   145e0:	vldr	d7, [pc, #200]	; 146b0 <fputs@plt+0x35e8>
   145e4:	cmp	r5, #0
   145e8:	bgt	14650 <fputs@plt+0x3588>
   145ec:	cmn	r8, #1
   145f0:	mov	r0, sl
   145f4:	mov	r1, fp
   145f8:	bne	1461c <fputs@plt+0x3554>
   145fc:	bl	7049c <fputs@plt+0x5f3d4>
   14600:	vmov	d6, r0, r1
   14604:	vdiv.f64	d7, d6, d8
   14608:	b	14394 <fputs@plt+0x32cc>
   1460c:	cmn	r8, #1
   14610:	mov	r0, sl
   14614:	mov	r1, fp
   14618:	bne	1462c <fputs@plt+0x3564>
   1461c:	bl	7049c <fputs@plt+0x5f3d4>
   14620:	vmov	d7, r0, r1
   14624:	vmul.f64	d7, d7, d8
   14628:	b	14394 <fputs@plt+0x32cc>
   1462c:	bl	7049c <fputs@plt+0x5f3d4>
   14630:	vldr	d7, [pc, #112]	; 146a8 <fputs@plt+0x35e0>
   14634:	vmul.f64	d7, d7, d7
   14638:	vmov	d6, r0, r1
   1463c:	vmul.f64	d7, d6, d7
   14640:	b	14394 <fputs@plt+0x32cc>
   14644:	vmul.f64	d8, d8, d9
   14648:	sub	r5, r5, #1
   1464c:	b	145cc <fputs@plt+0x3504>
   14650:	vmul.f64	d8, d8, d7
   14654:	sub	r5, r5, #22
   14658:	b	145e4 <fputs@plt+0x351c>
   1465c:	mov	r0, sl
   14660:	mov	r1, fp
   14664:	bl	7049c <fputs@plt+0x5f3d4>
   14668:	vmov	d7, r0, r1
   1466c:	b	14394 <fputs@plt+0x32cc>
   14670:	orrs	r3, sl, fp
   14674:	add	r1, pc, #60	; 0x3c
   14678:	ldrd	r0, [r1]
   1467c:	mov	r2, #10
   14680:	bne	1449c <fputs@plt+0x33d4>
   14684:	b	14374 <fputs@plt+0x32ac>
   14688:	mov	sl, #0
   1468c:	mov	fp, #0
   14690:	b	14224 <fputs@plt+0x315c>
   14694:	nop			; (mov r0, r0)
   14698:	andeq	r0, r0, r0
   1469c:	svccc	0x00f00000	; IMB
   146a0:	andeq	r0, r0, r0
   146a4:	eormi	r0, r4, r0
   146a8:	strbhi	ip, [fp, #2208]!	; 0x8a0
   146ac:	svcvc	0x00e1ccf3
   146b0:			; <UNDEFINED> instruction: 0x064dd592
   146b4:	strmi	pc, [r0], #207	; 0xcf
   146b8:	stclgt	12, cr12, [ip], {203}	; 0xcb
   146bc:	stcleq	12, cr12, [ip], {204}	; 0xcc
   146c0:	andeq	r0, r0, r5, asr r1
   146c4:	cmp	r3, #1
   146c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   146cc:	addeq	r2, r0, r2
   146d0:	mov	r6, r1
   146d4:	sub	sp, sp, #20
   146d8:	moveq	fp, #0
   146dc:	rsbne	r1, r3, #3
   146e0:	bne	14828 <fputs@plt+0x3760>
   146e4:	ldr	lr, [pc, #512]	; 148ec <fputs@plt+0x3824>
   146e8:	cmp	r0, r2
   146ec:	bcs	1486c <fputs@plt+0x37a4>
   146f0:	ldrb	ip, [r0]
   146f4:	add	r1, lr, ip
   146f8:	ldrb	r1, [r1, #320]	; 0x140
   146fc:	ands	r1, r1, #1
   14700:	bne	14864 <fputs@plt+0x379c>
   14704:	cmp	ip, #45	; 0x2d
   14708:	addeq	r0, r0, r3
   1470c:	moveq	r1, #1
   14710:	beq	1471c <fputs@plt+0x3654>
   14714:	cmp	ip, #43	; 0x2b
   14718:	addeq	r0, r0, r3
   1471c:	mov	ip, r0
   14720:	cmp	ip, r2
   14724:	bcc	14878 <fputs@plt+0x37b0>
   14728:	mov	r7, ip
   1472c:	mov	lr, #0
   14730:	mov	r4, #0
   14734:	mov	r5, #0
   14738:	mov	sl, #10
   1473c:	str	ip, [sp, #4]
   14740:	ldr	r8, [sp, #4]
   14744:	cmp	r8, r2
   14748:	sub	r9, r8, ip
   1474c:	str	r8, [sp, #8]
   14750:	bcs	14768 <fputs@plt+0x36a0>
   14754:	ldrb	lr, [r8], r3
   14758:	str	r8, [sp, #4]
   1475c:	sub	r8, lr, #48	; 0x30
   14760:	cmp	r8, #9
   14764:	bls	1488c <fputs@plt+0x37c4>
   14768:	cmp	r4, #0
   1476c:	sbcs	r8, r5, #0
   14770:	bge	148b8 <fputs@plt+0x37f0>
   14774:	cmp	r1, #0
   14778:	movne	r4, #0
   1477c:	movne	r5, #-2147483648	; 0x80000000
   14780:	mvneq	r4, #0
   14784:	mvneq	r5, #-2147483648	; 0x80000000
   14788:	strd	r4, [r6]
   1478c:	ldr	r4, [sp, #8]
   14790:	cmp	lr, #0
   14794:	cmpne	r4, r2
   14798:	bcc	148e4 <fputs@plt+0x381c>
   1479c:	cmp	r9, #0
   147a0:	cmpeq	r0, ip
   147a4:	beq	148e4 <fputs@plt+0x381c>
   147a8:	mov	r2, #19
   147ac:	mul	r2, r2, r3
   147b0:	cmp	r2, r9
   147b4:	movge	r0, fp
   147b8:	orrlt	r0, fp, #1
   147bc:	cmp	r0, #0
   147c0:	bne	148e4 <fputs@plt+0x381c>
   147c4:	cmp	r2, r9
   147c8:	bgt	1481c <fputs@plt+0x3754>
   147cc:	ldr	r4, [pc, #284]	; 148f0 <fputs@plt+0x3828>
   147d0:	mov	fp, r0
   147d4:	rsb	r2, r3, #0
   147d8:	mov	r5, #10
   147dc:	cmp	fp, #17
   147e0:	cmple	r0, #0
   147e4:	add	r7, r7, r3
   147e8:	beq	148cc <fputs@plt+0x3804>
   147ec:	cmp	r0, #0
   147f0:	moveq	r2, #18
   147f4:	muleq	r3, r2, r3
   147f8:	ldrbeq	r0, [ip, r3]
   147fc:	subeq	r0, r0, #56	; 0x38
   14800:	cmp	r0, #0
   14804:	movlt	r0, #0
   14808:	blt	1481c <fputs@plt+0x3754>
   1480c:	bne	148e4 <fputs@plt+0x381c>
   14810:	cmp	r1, #0
   14814:	moveq	r0, #2
   14818:	movne	r0, #0
   1481c:	add	sp, sp, #20
   14820:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14824:	add	r1, r1, #2
   14828:	cmp	r1, r2
   1482c:	bge	1483c <fputs@plt+0x3774>
   14830:	ldrb	ip, [r0, r1]
   14834:	cmp	ip, #0
   14838:	beq	14824 <fputs@plt+0x375c>
   1483c:	cmp	r1, r2
   14840:	sub	r2, r3, #3
   14844:	add	r2, r2, r1
   14848:	and	r3, r3, #1
   1484c:	add	r2, r0, r2
   14850:	movge	fp, #0
   14854:	add	r0, r0, r3
   14858:	movlt	fp, #1
   1485c:	mov	r3, #2
   14860:	b	146e4 <fputs@plt+0x361c>
   14864:	add	r0, r0, r3
   14868:	b	146e8 <fputs@plt+0x3620>
   1486c:	mov	ip, r0
   14870:	mov	r1, #0
   14874:	b	14728 <fputs@plt+0x3660>
   14878:	ldrb	lr, [ip]
   1487c:	cmp	lr, #48	; 0x30
   14880:	bne	14728 <fputs@plt+0x3660>
   14884:	add	ip, ip, r3
   14888:	b	14720 <fputs@plt+0x3658>
   1488c:	umull	r8, r9, r4, sl
   14890:	strd	r8, [sp, #8]
   14894:	ldr	r8, [sp, #12]
   14898:	mla	r4, sl, r5, r8
   1489c:	str	r4, [sp, #12]
   148a0:	ldrd	r4, [sp, #8]
   148a4:	subs	r4, r4, #48	; 0x30
   148a8:	sbc	r5, r5, #0
   148ac:	adds	r4, r4, lr
   148b0:	adc	r5, r5, #0
   148b4:	b	14740 <fputs@plt+0x3678>
   148b8:	cmp	r1, #0
   148bc:	beq	14788 <fputs@plt+0x36c0>
   148c0:	rsbs	r4, r4, #0
   148c4:	rsc	r5, r5, #0
   148c8:	b	14788 <fputs@plt+0x36c0>
   148cc:	ldrb	r0, [r4, fp]
   148d0:	ldrb	lr, [r7, r2]
   148d4:	add	fp, fp, #1
   148d8:	sub	lr, lr, r0
   148dc:	mul	r0, r5, lr
   148e0:	b	147dc <fputs@plt+0x3714>
   148e4:	mov	r0, #1
   148e8:	b	1481c <fputs@plt+0x3754>
   148ec:			; <UNDEFINED> instruction: 0x00072ab8
   148f0:	andeq	r6, r7, ip, lsr #5
   148f4:	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   148f8:	mov	r4, #0
   148fc:	and	r5, r3, #-16777216	; 0xff000000
   14900:	orrs	r1, r4, r5
   14904:	beq	1494c <fputs@plt+0x3884>
   14908:	mov	r1, r0
   1490c:	mvn	lr, #127	; 0x7f
   14910:	strb	r2, [r1, #8]!
   14914:	lsr	r2, r2, #8
   14918:	orr	r2, r2, r3, lsl #24
   1491c:	lsr	r3, r3, #8
   14920:	orr	ip, r2, lr
   14924:	strb	ip, [r1, #-1]!
   14928:	lsr	r2, r2, #7
   1492c:	cmp	r0, r1
   14930:	orr	r2, r2, r3, lsl #25
   14934:	lsr	r3, r3, #7
   14938:	bne	14920 <fputs@plt+0x3858>
   1493c:	mov	ip, #9
   14940:	mov	r0, ip
   14944:	add	sp, sp, #16
   14948:	pop	{r4, r5, r6, pc}
   1494c:	mov	lr, #0
   14950:	add	r4, sp, #4
   14954:	mvn	r6, #127	; 0x7f
   14958:	mov	r1, lr
   1495c:	add	ip, lr, #1
   14960:	orr	lr, r6, r2
   14964:	strb	lr, [r4, r1]
   14968:	lsr	lr, r2, #7
   1496c:	orr	lr, lr, r3, lsl #25
   14970:	lsr	r5, r3, #7
   14974:	mov	r2, lr
   14978:	mov	r3, r5
   1497c:	orrs	r5, r2, r3
   14980:	mov	lr, ip
   14984:	bne	14958 <fputs@plt+0x3890>
   14988:	ldrb	r3, [sp, #4]
   1498c:	and	r3, r3, #127	; 0x7f
   14990:	strb	r3, [sp, #4]
   14994:	sub	r3, r0, #1
   14998:	ldrb	r2, [r4, r1]
   1499c:	subs	r1, r1, #1
   149a0:	strb	r2, [r3, #1]!
   149a4:	bcs	14998 <fputs@plt+0x38d0>
   149a8:	b	14940 <fputs@plt+0x3878>
   149ac:	ldrb	r3, [r0]
   149b0:	tst	r3, #128	; 0x80
   149b4:	bne	149cc <fputs@plt+0x3904>
   149b8:	uxtb	r2, r3
   149bc:	mov	r3, #0
   149c0:	mov	r0, #1
   149c4:	strd	r2, [r1]
   149c8:	bx	lr
   149cc:	ldrb	r2, [r0, #1]
   149d0:	tst	r2, #128	; 0x80
   149d4:	bne	149f0 <fputs@plt+0x3928>
   149d8:	and	r3, r3, #127	; 0x7f
   149dc:	mov	r0, #2
   149e0:	orr	r2, r2, r3, lsl #7
   149e4:	mov	r3, #0
   149e8:	strd	r2, [r1]
   149ec:	bx	lr
   149f0:	ldrb	ip, [r0, #2]
   149f4:	orr	r3, ip, r3, lsl #14
   149f8:	ldr	ip, [pc, #344]	; 14b58 <fputs@plt+0x3a90>
   149fc:	tst	r3, #128	; 0x80
   14a00:	and	ip, ip, r3
   14a04:	bne	14a20 <fputs@plt+0x3958>
   14a08:	and	r2, r2, #127	; 0x7f
   14a0c:	mov	r3, #0
   14a10:	orr	r2, ip, r2, lsl #7
   14a14:	mov	r0, #3
   14a18:	strd	r2, [r1]
   14a1c:	bx	lr
   14a20:	ldrb	r3, [r0, #3]
   14a24:	orr	r3, r3, r2, lsl #14
   14a28:	ldr	r2, [pc, #296]	; 14b58 <fputs@plt+0x3a90>
   14a2c:	tst	r3, #128	; 0x80
   14a30:	and	r2, r2, r3
   14a34:	bne	14a4c <fputs@plt+0x3984>
   14a38:	orr	r2, r2, ip, lsl #7
   14a3c:	mov	r3, #0
   14a40:	mov	r0, #4
   14a44:	strd	r2, [r1]
   14a48:	bx	lr
   14a4c:	push	{r4, r5, r6, r7, lr}
   14a50:	ldrb	r4, [r0, #4]
   14a54:	orr	r5, r4, ip, lsl #14
   14a58:	ands	r3, r5, #128	; 0x80
   14a5c:	bne	14a78 <fputs@plt+0x39b0>
   14a60:	orr	r2, r5, r2, lsl #7
   14a64:	lsr	r7, ip, #18
   14a68:	orr	r6, r3, r2
   14a6c:	mov	r0, #5
   14a70:	strd	r6, [r1]
   14a74:	pop	{r4, r5, r6, r7, pc}
   14a78:	ldrb	lr, [r0, #5]
   14a7c:	orr	ip, r2, ip, lsl #7
   14a80:	orr	lr, lr, r2, lsl #14
   14a84:	ands	r3, lr, #128	; 0x80
   14a88:	bne	14aac <fputs@plt+0x39e4>
   14a8c:	ldr	r2, [pc, #200]	; 14b5c <fputs@plt+0x3a94>
   14a90:	mov	r0, #6
   14a94:	and	r2, r2, r5, lsl #7
   14a98:	orr	r2, lr, r2
   14a9c:	lsr	r5, ip, #18
   14aa0:	orr	r4, r3, r2
   14aa4:	strd	r4, [r1]
   14aa8:	pop	{r4, r5, r6, r7, pc}
   14aac:	ldrb	r3, [r0, #6]
   14ab0:	orr	r3, r3, r5, lsl #14
   14ab4:	ands	r2, r3, #128	; 0x80
   14ab8:	bne	14ae8 <fputs@plt+0x3a20>
   14abc:	mov	r4, r2
   14ac0:	ldr	r2, [pc, #148]	; 14b5c <fputs@plt+0x3a94>
   14ac4:	bic	r3, r3, #266338304	; 0xfe00000
   14ac8:	and	r2, r2, lr, lsl #7
   14acc:	bic	r3, r3, #16256	; 0x3f80
   14ad0:	orr	r3, r2, r3
   14ad4:	lsr	r5, ip, #11
   14ad8:	orr	r4, r4, r3
   14adc:	mov	r0, #7
   14ae0:	strd	r4, [r1]
   14ae4:	pop	{r4, r5, r6, r7, pc}
   14ae8:	ldrb	r2, [r0, #7]
   14aec:	bic	r3, r3, #-16777216	; 0xff000000
   14af0:	bic	r3, r3, #14680064	; 0xe00000
   14af4:	orr	r2, r2, lr, lsl #14
   14af8:	ands	lr, r2, #128	; 0x80
   14afc:	bic	r3, r3, #16256	; 0x3f80
   14b00:	bne	14b24 <fputs@plt+0x3a5c>
   14b04:	bic	r2, r2, #266338304	; 0xfe00000
   14b08:	bic	r2, r2, #16256	; 0x3f80
   14b0c:	orr	r3, r2, r3, lsl #7
   14b10:	lsr	r5, ip, #4
   14b14:	orr	r4, lr, r3
   14b18:	mov	r0, #8
   14b1c:	strd	r4, [r1]
   14b20:	pop	{r4, r5, r6, r7, pc}
   14b24:	ldr	lr, [pc, #52]	; 14b60 <fputs@plt+0x3a98>
   14b28:	and	r4, r4, #127	; 0x7f
   14b2c:	and	r2, lr, r2, lsl #8
   14b30:	orr	r3, r2, r3, lsl #15
   14b34:	ldrb	r2, [r0, #8]
   14b38:	lsr	r4, r4, #3
   14b3c:	mov	r6, #0
   14b40:	orr	r3, r2, r3
   14b44:	orr	r7, r4, ip, lsl #4
   14b48:	orr	r6, r6, r3
   14b4c:	mov	r0, #9
   14b50:	strd	r6, [r1]
   14b54:	pop	{r4, r5, r6, r7, pc}
   14b58:	andseq	ip, pc, pc, ror r0	; <UNPREDICTABLE>
   14b5c:	svceq	0x00e03f80
   14b60:	svcne	0x00c07f00
   14b64:	asr	r3, r0, #6
   14b68:	and	r3, r3, #1
   14b6c:	add	r0, r0, r3, lsl #3
   14b70:	add	r0, r0, r3
   14b74:	and	r0, r0, #15
   14b78:	bx	lr
   14b7c:	push	{r4, r5, r6, r7, r8, lr}
   14b80:	ldrb	r3, [r0]
   14b84:	cmp	r3, #45	; 0x2d
   14b88:	addeq	r0, r0, #1
   14b8c:	moveq	r3, #1
   14b90:	beq	14c34 <fputs@plt+0x3b6c>
   14b94:	cmp	r3, #43	; 0x2b
   14b98:	addeq	r0, r0, #1
   14b9c:	beq	14c30 <fputs@plt+0x3b68>
   14ba0:	cmp	r3, #48	; 0x30
   14ba4:	movne	r3, #0
   14ba8:	bne	14c4c <fputs@plt+0x3b84>
   14bac:	ldrb	r3, [r0, #1]
   14bb0:	and	r3, r3, #223	; 0xdf
   14bb4:	cmp	r3, #88	; 0x58
   14bb8:	bne	14c30 <fputs@plt+0x3b68>
   14bbc:	ldrb	r3, [r0, #2]
   14bc0:	ldr	r6, [pc, #260]	; 14ccc <fputs@plt+0x3c04>
   14bc4:	add	r3, r6, r3
   14bc8:	ldrb	r3, [r3, #320]	; 0x140
   14bcc:	ands	r3, r3, #8
   14bd0:	beq	14c34 <fputs@plt+0x3b6c>
   14bd4:	add	r0, r0, #2
   14bd8:	mov	r3, r0
   14bdc:	add	r0, r0, #1
   14be0:	ldrb	r2, [r3]
   14be4:	cmp	r2, #48	; 0x30
   14be8:	beq	14bd8 <fputs@plt+0x3b10>
   14bec:	sub	r5, r3, #1
   14bf0:	add	r4, r3, #8
   14bf4:	mov	r2, #0
   14bf8:	ldrb	r0, [r5, #1]!
   14bfc:	add	r3, r6, r0
   14c00:	ldrb	r3, [r3, #320]	; 0x140
   14c04:	ands	r3, r3, #8
   14c08:	beq	14c14 <fputs@plt+0x3b4c>
   14c0c:	cmp	r4, r5
   14c10:	bne	14ca0 <fputs@plt+0x3bd8>
   14c14:	cmp	r2, #0
   14c18:	cmpge	r3, #0
   14c1c:	moveq	r0, #1
   14c20:	movne	r0, #0
   14c24:	streq	r2, [r1]
   14c28:	beq	14c98 <fputs@plt+0x3bd0>
   14c2c:	pop	{r4, r5, r6, r7, r8, pc}
   14c30:	mov	r3, #0
   14c34:	mov	r2, r0
   14c38:	mov	r0, r2
   14c3c:	add	r2, r2, #1
   14c40:	ldrb	ip, [r0]
   14c44:	cmp	ip, #48	; 0x30
   14c48:	beq	14c38 <fputs@plt+0x3b70>
   14c4c:	sub	ip, r0, #1
   14c50:	mov	r4, #0
   14c54:	add	r0, r0, #10
   14c58:	mov	r5, #0
   14c5c:	mov	lr, #10
   14c60:	ldrb	r2, [ip, #1]!
   14c64:	sub	r2, r2, #48	; 0x30
   14c68:	cmp	r2, #9
   14c6c:	bls	14cac <fputs@plt+0x3be4>
   14c70:	subs	r6, r4, r3
   14c74:	sbc	r7, r5, r3, asr #31
   14c78:	cmp	r6, #-2147483648	; 0x80000000
   14c7c:	sbcs	r2, r7, #0
   14c80:	bge	14cc4 <fputs@plt+0x3bfc>
   14c84:	cmp	r3, #0
   14c88:	beq	14c94 <fputs@plt+0x3bcc>
   14c8c:	rsbs	r4, r4, #0
   14c90:	rsc	r5, r5, #0
   14c94:	str	r4, [r1]
   14c98:	mov	r0, #1
   14c9c:	pop	{r4, r5, r6, r7, r8, pc}
   14ca0:	bl	14b64 <fputs@plt+0x3a9c>
   14ca4:	add	r2, r0, r2, lsl #4
   14ca8:	b	14bf8 <fputs@plt+0x3b30>
   14cac:	umull	r6, r7, r4, lr
   14cb0:	mla	r7, lr, r5, r7
   14cb4:	adds	r4, r6, r2
   14cb8:	adc	r5, r7, r2, asr #31
   14cbc:	cmp	r0, ip
   14cc0:	bne	14c60 <fputs@plt+0x3b98>
   14cc4:	mov	r0, #0
   14cc8:	pop	{r4, r5, r6, r7, r8, pc}
   14ccc:			; <UNDEFINED> instruction: 0x00072ab8
   14cd0:	mov	r3, #0
   14cd4:	cmp	r0, r3
   14cd8:	push	{r0, r1, r2, lr}
   14cdc:	str	r3, [sp, #4]
   14ce0:	beq	14cec <fputs@plt+0x3c24>
   14ce4:	add	r1, sp, #4
   14ce8:	bl	14b7c <fputs@plt+0x3ab4>
   14cec:	ldr	r0, [sp, #4]
   14cf0:	add	sp, sp, #12
   14cf4:	pop	{pc}		; (ldr pc, [sp], #4)
   14cf8:	cmp	r2, #0
   14cfc:	sbcs	r1, r3, #0
   14d00:	push	{r4, r5, r6, r7, r8, r9, lr}
   14d04:	ldrd	r4, [r0]
   14d08:	blt	14d48 <fputs@plt+0x3c80>
   14d0c:	cmp	r4, #1
   14d10:	sbcs	r1, r5, #0
   14d14:	blt	14d34 <fputs@plt+0x3c6c>
   14d18:	mvn	r6, #0
   14d1c:	subs	r6, r6, r4
   14d20:	mvn	r7, #-2147483648	; 0x80000000
   14d24:	sbc	r7, r7, r5
   14d28:	cmp	r6, r2
   14d2c:	sbcs	r1, r7, r3
   14d30:	blt	14d78 <fputs@plt+0x3cb0>
   14d34:	adds	r4, r4, r2
   14d38:	adc	r5, r5, r3
   14d3c:	strd	r4, [r0]
   14d40:	mov	r0, #0
   14d44:	pop	{r4, r5, r6, r7, r8, r9, pc}
   14d48:	cmp	r4, #0
   14d4c:	sbcs	r1, r5, #0
   14d50:	bge	14d34 <fputs@plt+0x3c6c>
   14d54:	mov	r6, #1
   14d58:	subs	r6, r6, r4
   14d5c:	mov	r7, #-2147483648	; 0x80000000
   14d60:	sbc	r7, r7, r5
   14d64:	adds	r8, r2, #1
   14d68:	adc	r9, r3, #0
   14d6c:	cmp	r8, r6
   14d70:	sbcs	r1, r9, r7
   14d74:	b	14d30 <fputs@plt+0x3c68>
   14d78:	mov	r0, #1
   14d7c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   14d80:	cmp	r0, #0
   14d84:	bxge	lr
   14d88:	cmp	r0, #-2147483648	; 0x80000000
   14d8c:	rsbne	r0, r0, #0
   14d90:	mvneq	r0, #-2147483648	; 0x80000000
   14d94:	bx	lr
   14d98:	cmp	r1, #0
   14d9c:	cmpeq	r0, #7
   14da0:	movhi	r3, #40	; 0x28
   14da4:	bhi	14e10 <fputs@plt+0x3d48>
   14da8:	cmp	r1, #0
   14dac:	cmpeq	r0, #1
   14db0:	bls	14e3c <fputs@plt+0x3d74>
   14db4:	mov	r3, #40	; 0x28
   14db8:	adds	r0, r0, r0
   14dbc:	adc	r1, r1, r1
   14dc0:	sub	r3, r3, #10
   14dc4:	cmp	r1, #0
   14dc8:	cmpeq	r0, #7
   14dcc:	sxth	r3, r3
   14dd0:	bls	14db8 <fputs@plt+0x3cf0>
   14dd4:	and	r0, r0, #7
   14dd8:	ldr	r2, [pc, #100]	; 14e44 <fputs@plt+0x3d7c>
   14ddc:	lsl	r0, r0, #1
   14de0:	sub	r3, r3, #10
   14de4:	ldrh	r0, [r2, r0]
   14de8:	add	r3, r0, r3
   14dec:	sxth	r0, r3
   14df0:	bx	lr
   14df4:	lsr	r2, r0, #4
   14df8:	add	r3, r3, #40	; 0x28
   14dfc:	orr	r2, r2, r1, lsl #28
   14e00:	lsr	ip, r1, #4
   14e04:	sxth	r3, r3
   14e08:	mov	r0, r2
   14e0c:	mov	r1, ip
   14e10:	cmp	r1, #0
   14e14:	cmpeq	r0, #255	; 0xff
   14e18:	bhi	14df4 <fputs@plt+0x3d2c>
   14e1c:	cmp	r1, #0
   14e20:	cmpeq	r0, #15
   14e24:	bls	14dd4 <fputs@plt+0x3d0c>
   14e28:	add	r3, r3, #10
   14e2c:	lsrs	r1, r1, #1
   14e30:	rrx	r0, r0
   14e34:	sxth	r3, r3
   14e38:	b	14e1c <fputs@plt+0x3d54>
   14e3c:	mov	r0, #0
   14e40:	bx	lr
   14e44:	strdeq	r2, [r7], -r8
   14e48:	ldr	r1, [pc, #40]	; 14e78 <fputs@plt+0x3db0>
   14e4c:	mov	r3, #0
   14e50:	ldrb	r2, [r0], #1
   14e54:	cmp	r2, #0
   14e58:	bne	14e64 <fputs@plt+0x3d9c>
   14e5c:	mov	r0, r3
   14e60:	bx	lr
   14e64:	add	r2, r1, r2
   14e68:	ldrb	r2, [r2, #64]	; 0x40
   14e6c:	eor	r2, r2, r3, lsl #3
   14e70:	eor	r3, r3, r2
   14e74:	b	14e50 <fputs@plt+0x3d88>
   14e78:			; <UNDEFINED> instruction: 0x00072ab8
   14e7c:	push	{r4, r5, r6, r7, r8, lr}
   14e80:	mov	r4, r0
   14e84:	ldr	r6, [r0, #12]
   14e88:	mov	r7, r1
   14e8c:	cmp	r6, #0
   14e90:	mov	r8, r2
   14e94:	beq	14ecc <fputs@plt+0x3e04>
   14e98:	mov	r0, r1
   14e9c:	bl	14e48 <fputs@plt+0x3d80>
   14ea0:	ldr	r1, [r4]
   14ea4:	bl	6feac <fputs@plt+0x5ede4>
   14ea8:	add	r3, r6, r1, lsl #3
   14eac:	ldr	r4, [r6, r1, lsl #3]
   14eb0:	ldr	r5, [r3, #4]
   14eb4:	str	r1, [r8]
   14eb8:	cmp	r4, #0
   14ebc:	bne	14ed8 <fputs@plt+0x3e10>
   14ec0:	mov	r5, r4
   14ec4:	mov	r0, r5
   14ec8:	pop	{r4, r5, r6, r7, r8, pc}
   14ecc:	ldmib	r0, {r4, r5}
   14ed0:	mov	r1, r6
   14ed4:	b	14eb4 <fputs@plt+0x3dec>
   14ed8:	mov	r1, r7
   14edc:	ldr	r0, [r5, #12]
   14ee0:	bl	1407c <fputs@plt+0x2fb4>
   14ee4:	sub	r4, r4, #1
   14ee8:	cmp	r0, #0
   14eec:	beq	14ec4 <fputs@plt+0x3dfc>
   14ef0:	ldr	r5, [r5]
   14ef4:	b	14eb8 <fputs@plt+0x3df0>
   14ef8:	push	{r0, r1, r2, lr}
   14efc:	add	r2, sp, #4
   14f00:	bl	14e7c <fputs@plt+0x3db4>
   14f04:	cmp	r0, #0
   14f08:	ldrne	r0, [r0, #8]
   14f0c:	add	sp, sp, #12
   14f10:	pop	{pc}		; (ldr pc, [sp], #4)
   14f14:	ldr	r3, [r0, #8]
   14f18:	cmp	r3, #0
   14f1c:	beq	14f70 <fputs@plt+0x3ea8>
   14f20:	ldr	r3, [pc, #80]	; 14f78 <fputs@plt+0x3eb0>
   14f24:	push	{r4, lr}
   14f28:	sub	sp, sp, #104	; 0x68
   14f2c:	mov	r4, r0
   14f30:	ldr	r3, [r3, #324]	; 0x144
   14f34:	mov	r1, sp
   14f38:	ldr	r0, [r0, #32]
   14f3c:	blx	r3
   14f40:	cmp	r0, #0
   14f44:	movne	r0, #1
   14f48:	bne	14f68 <fputs@plt+0x3ea0>
   14f4c:	ldr	r3, [r4, #8]
   14f50:	ldrd	r0, [r3, #8]
   14f54:	ldrd	r2, [sp, #96]	; 0x60
   14f58:	cmp	r1, r3
   14f5c:	cmpeq	r0, r2
   14f60:	movne	r0, #1
   14f64:	moveq	r0, #0
   14f68:	add	sp, sp, #104	; 0x68
   14f6c:	pop	{r4, pc}
   14f70:	mov	r0, r3
   14f74:	bx	lr
   14f78:	andeq	fp, r8, r0, lsr #2
   14f7c:	mov	r0, #0
   14f80:	str	r0, [r1]
   14f84:	bx	lr
   14f88:	ldr	r3, [pc, #40]	; 14fb8 <fputs@plt+0x3ef0>
   14f8c:	push	{r4, lr}
   14f90:	mov	r4, r1
   14f94:	ldr	r3, [r3, #300]	; 0x12c
   14f98:	mov	r1, #0
   14f9c:	ldr	r0, [r0, #24]
   14fa0:	blx	r3
   14fa4:	clz	r0, r0
   14fa8:	lsr	r0, r0, #5
   14fac:	str	r0, [r4]
   14fb0:	mov	r0, #0
   14fb4:	pop	{r4, pc}
   14fb8:	andeq	fp, r8, r0, lsr #2
   14fbc:	mov	r0, #4096	; 0x1000
   14fc0:	bx	lr
   14fc4:	ldrh	r3, [r0, #18]
   14fc8:	tst	r3, #16
   14fcc:	movne	r0, #4096	; 0x1000
   14fd0:	moveq	r0, #0
   14fd4:	bx	lr
   14fd8:	ldr	r3, [pc, #24]	; 14ff8 <fputs@plt+0x3f30>
   14fdc:	push	{r4, lr}
   14fe0:	ldr	r3, [r3, #576]	; 0x240
   14fe4:	blx	r3
   14fe8:	cmp	r0, #32768	; 0x8000
   14fec:	asrge	r0, r0, #15
   14ff0:	movlt	r0, #1
   14ff4:	pop	{r4, pc}
   14ff8:	andeq	fp, r8, r0, lsr #2
   14ffc:	bx	lr
   15000:	push	{r4, lr}
   15004:	mov	r4, r0
   15008:	ldr	r0, [r0, #72]	; 0x48
   1500c:	cmp	r0, #0
   15010:	popeq	{r4, pc}
   15014:	ldr	r3, [pc, #36]	; 15040 <fputs@plt+0x3f78>
   15018:	ldr	r1, [r4, #56]	; 0x38
   1501c:	ldr	r3, [r3, #552]	; 0x228
   15020:	blx	r3
   15024:	mov	r3, #0
   15028:	mov	r2, #0
   1502c:	str	r3, [r4, #72]	; 0x48
   15030:	mov	r3, #0
   15034:	strd	r2, [r4, #48]	; 0x30
   15038:	strd	r2, [r4, #56]	; 0x38
   1503c:	pop	{r4, pc}
   15040:	andeq	fp, r8, r0, lsr #2
   15044:	push	{r4, lr}
   15048:	ldr	r3, [sp, #8]
   1504c:	cmp	r3, #0
   15050:	beq	15068 <fputs@plt+0x3fa0>
   15054:	ldr	r3, [r0, #44]	; 0x2c
   15058:	sub	r3, r3, #1
   1505c:	str	r3, [r0, #44]	; 0x2c
   15060:	mov	r0, #0
   15064:	pop	{r4, pc}
   15068:	bl	15000 <fputs@plt+0x3f38>
   1506c:	b	15060 <fputs@plt+0x3f98>
   15070:	ldr	r0, [pc]	; 15078 <fputs@plt+0x3fb0>
   15074:	bx	lr
   15078:	andeq	r2, r7, r8, lsl #26
   1507c:	ldr	r0, [pc]	; 15084 <fputs@plt+0x3fbc>
   15080:	bx	lr
   15084:	andeq	r2, r7, r4, asr sp
   15088:	ldr	r0, [pc]	; 15090 <fputs@plt+0x3fc8>
   1508c:	bx	lr
   15090:	andeq	r2, r7, r0, lsr #27
   15094:	ldr	r3, [r0]
   15098:	push	{r4, r5, r6, r7, r8, lr}
   1509c:	sub	r5, r1, #1
   150a0:	cmp	r5, r3
   150a4:	movcc	r4, r0
   150a8:	bcc	150e4 <fputs@plt+0x401c>
   150ac:	mov	r0, #0
   150b0:	pop	{r4, r5, r6, r7, r8, pc}
   150b4:	mov	r1, r6
   150b8:	mov	r0, r5
   150bc:	bl	6fcc0 <fputs@plt+0x5ebf8>
   150c0:	mov	r1, r6
   150c4:	mov	r7, r0
   150c8:	mov	r0, r5
   150cc:	bl	6feac <fputs@plt+0x5ede4>
   150d0:	add	r4, r4, r7, lsl #2
   150d4:	ldr	r4, [r4, #12]
   150d8:	cmp	r4, #0
   150dc:	mov	r5, r1
   150e0:	beq	150ac <fputs@plt+0x3fe4>
   150e4:	ldr	r6, [r4, #8]
   150e8:	cmp	r6, #0
   150ec:	bne	150b4 <fputs@plt+0x3fec>
   150f0:	ldr	r3, [r4]
   150f4:	cmp	r3, #4000	; 0xfa0
   150f8:	bhi	15114 <fputs@plt+0x404c>
   150fc:	add	r4, r4, r5, lsr #3
   15100:	and	r5, r5, #7
   15104:	ldrb	r0, [r4, #12]
   15108:	asr	r0, r0, r5
   1510c:	and	r0, r0, #1
   15110:	pop	{r4, r5, r6, r7, r8, pc}
   15114:	mov	r0, r5
   15118:	mov	r1, #125	; 0x7d
   1511c:	bl	6feac <fputs@plt+0x5ede4>
   15120:	add	r6, r5, #1
   15124:	mov	r5, #125	; 0x7d
   15128:	mov	r3, r1
   1512c:	add	r2, r4, r3, lsl #2
   15130:	ldr	r0, [r2, #12]
   15134:	cmp	r0, #0
   15138:	bne	15140 <fputs@plt+0x4078>
   1513c:	pop	{r4, r5, r6, r7, r8, pc}
   15140:	cmp	r6, r0
   15144:	beq	1515c <fputs@plt+0x4094>
   15148:	add	r0, r3, #1
   1514c:	mov	r1, r5
   15150:	bl	6feac <fputs@plt+0x5ede4>
   15154:	mov	r3, r1
   15158:	b	1512c <fputs@plt+0x4064>
   1515c:	mov	r0, #1
   15160:	pop	{r4, r5, r6, r7, r8, pc}
   15164:	subs	r3, r0, #0
   15168:	beq	15180 <fputs@plt+0x40b8>
   1516c:	push	{r4, lr}
   15170:	bl	15094 <fputs@plt+0x3fcc>
   15174:	adds	r0, r0, #0
   15178:	movne	r0, #1
   1517c:	pop	{r4, pc}
   15180:	mov	r0, r3
   15184:	bx	lr
   15188:	tst	r1, #1
   1518c:	ldr	r3, [r0, #28]
   15190:	beq	151f0 <fputs@plt+0x4128>
   15194:	ldr	r2, [r3, #8]
   15198:	ldr	ip, [r0, #36]	; 0x24
   1519c:	cmp	r0, r2
   151a0:	moveq	r2, ip
   151a4:	beq	152f4 <fputs@plt+0x422c>
   151a8:	ldr	r2, [r0, #32]
   151ac:	cmp	r2, #0
   151b0:	strne	ip, [r2, #36]	; 0x24
   151b4:	streq	ip, [r3, #4]
   151b8:	ldr	ip, [r0, #36]	; 0x24
   151bc:	cmp	ip, #0
   151c0:	strne	r2, [ip, #32]
   151c4:	bne	151e4 <fputs@plt+0x411c>
   151c8:	cmp	r2, #0
   151cc:	str	r2, [r3]
   151d0:	bne	151e4 <fputs@plt+0x411c>
   151d4:	ldrb	r2, [r3, #32]
   151d8:	cmp	r2, #0
   151dc:	movne	r2, #2
   151e0:	strbne	r2, [r3, #33]	; 0x21
   151e4:	mov	r2, #0
   151e8:	str	r2, [r0, #32]
   151ec:	str	r2, [r0, #36]	; 0x24
   151f0:	tst	r1, #2
   151f4:	bxeq	lr
   151f8:	ldr	r2, [r3]
   151fc:	cmp	r2, #0
   15200:	str	r2, [r0, #32]
   15204:	strne	r0, [r2, #36]	; 0x24
   15208:	bne	15220 <fputs@plt+0x4158>
   1520c:	ldrb	r2, [r3, #32]
   15210:	str	r0, [r3, #4]
   15214:	cmp	r2, #0
   15218:	movne	r2, #1
   1521c:	strbne	r2, [r3, #33]	; 0x21
   15220:	ldr	r2, [r3, #8]
   15224:	str	r0, [r3]
   15228:	cmp	r2, #0
   1522c:	bxne	lr
   15230:	ldrh	r2, [r0, #24]
   15234:	tst	r2, #8
   15238:	streq	r0, [r3, #8]
   1523c:	bx	lr
   15240:	ldr	r2, [r2, #36]	; 0x24
   15244:	cmp	r2, #0
   15248:	beq	15258 <fputs@plt+0x4190>
   1524c:	ldrh	lr, [r2, #24]
   15250:	tst	lr, #8
   15254:	bne	15240 <fputs@plt+0x4178>
   15258:	str	r2, [r3, #8]
   1525c:	ldr	r2, [r0, #32]
   15260:	cmp	r2, #0
   15264:	strne	ip, [r2, #36]	; 0x24
   15268:	streq	ip, [r3, #4]
   1526c:	ldr	ip, [r0, #36]	; 0x24
   15270:	cmp	ip, #0
   15274:	strne	r2, [ip, #32]
   15278:	bne	15298 <fputs@plt+0x41d0>
   1527c:	cmp	r2, #0
   15280:	str	r2, [r3]
   15284:	bne	15298 <fputs@plt+0x41d0>
   15288:	ldrb	r2, [r3, #32]
   1528c:	cmp	r2, #0
   15290:	movne	r2, #2
   15294:	strbne	r2, [r3, #33]	; 0x21
   15298:	tst	r1, #2
   1529c:	mov	r2, #0
   152a0:	str	r2, [r0, #32]
   152a4:	str	r2, [r0, #36]	; 0x24
   152a8:	popeq	{pc}		; (ldreq pc, [sp], #4)
   152ac:	ldr	r2, [r3]
   152b0:	cmp	r2, #0
   152b4:	str	r2, [r0, #32]
   152b8:	strne	r0, [r2, #36]	; 0x24
   152bc:	bne	152d4 <fputs@plt+0x420c>
   152c0:	ldrb	r2, [r3, #32]
   152c4:	str	r0, [r3, #4]
   152c8:	cmp	r2, #0
   152cc:	movne	r2, #1
   152d0:	strbne	r2, [r3, #33]	; 0x21
   152d4:	ldr	r2, [r3, #8]
   152d8:	str	r0, [r3]
   152dc:	cmp	r2, #0
   152e0:	popne	{pc}		; (ldrne pc, [sp], #4)
   152e4:	ldrh	r2, [r0, #24]
   152e8:	tst	r2, #8
   152ec:	streq	r0, [r3, #8]
   152f0:	pop	{pc}		; (ldr pc, [sp], #4)
   152f4:	cmp	r2, #0
   152f8:	pushne	{lr}		; (strne lr, [sp, #-4]!)
   152fc:	bne	1524c <fputs@plt+0x4184>
   15300:	str	r2, [r3, #8]
   15304:	b	151a8 <fputs@plt+0x40e0>
   15308:	ldr	r3, [r0, #28]
   1530c:	ldrb	r2, [r3, #32]
   15310:	cmp	r2, #0
   15314:	bxeq	lr
   15318:	ldr	r2, [pc, #28]	; 1533c <fputs@plt+0x4274>
   1531c:	push	{lr}		; (str lr, [sp, #-4]!)
   15320:	ldr	lr, [r2, #140]	; 0x8c
   15324:	ldr	r1, [r0]
   15328:	mov	r2, #0
   1532c:	ldr	r0, [r3, #44]	; 0x2c
   15330:	mov	r3, lr
   15334:	pop	{lr}		; (ldr lr, [sp], #4)
   15338:	bx	r3
   1533c:	andeq	fp, r8, r0, lsr #2
   15340:	mov	r3, r0
   15344:	ldr	r0, [r0, #16]
   15348:	cmp	r0, #0
   1534c:	bxge	lr
   15350:	ldr	r2, [r3, #24]
   15354:	ldr	r3, [r3, #28]
   15358:	ldr	r1, [pc, #20]	; 15374 <fputs@plt+0x42ac>
   1535c:	add	r2, r2, r3
   15360:	push	{r4, lr}
   15364:	asr	r3, r2, #31
   15368:	smull	r0, r1, r0, r1
   1536c:	bl	704fc <fputs@plt+0x5f434>
   15370:	pop	{r4, pc}
   15374:			; <UNDEFINED> instruction: 0xfffffc00
   15378:	ldr	r1, [r0, #28]
   1537c:	ldr	r3, [r1, #12]
   15380:	sub	r3, r3, #1
   15384:	str	r3, [r1, #12]
   15388:	ldrh	r3, [r0, #26]
   1538c:	sub	r3, r3, #1
   15390:	sxth	r3, r3
   15394:	cmp	r3, #0
   15398:	strh	r3, [r0, #26]
   1539c:	bxne	lr
   153a0:	ldrh	r3, [r0, #24]
   153a4:	tst	r3, #1
   153a8:	beq	153b0 <fputs@plt+0x42e8>
   153ac:	b	15308 <fputs@plt+0x4240>
   153b0:	ldr	r3, [r0, #36]	; 0x24
   153b4:	cmp	r3, #0
   153b8:	bxeq	lr
   153bc:	mov	r1, #3
   153c0:	b	15188 <fputs@plt+0x40c0>
   153c4:	ldrh	r3, [r0, #24]
   153c8:	push	{r4, lr}
   153cc:	mov	r4, r0
   153d0:	tst	r3, #2
   153d4:	beq	153e0 <fputs@plt+0x4318>
   153d8:	mov	r1, #1
   153dc:	bl	15188 <fputs@plt+0x40c0>
   153e0:	ldr	r3, [r4, #28]
   153e4:	ldr	r1, [r4]
   153e8:	ldr	r2, [r3, #12]
   153ec:	ldr	r0, [r3, #44]	; 0x2c
   153f0:	sub	r2, r2, #1
   153f4:	str	r2, [r3, #12]
   153f8:	ldr	r2, [pc, #16]	; 15410 <fputs@plt+0x4348>
   153fc:	ldr	lr, [r2, #140]	; 0x8c
   15400:	mov	r2, #1
   15404:	mov	r3, lr
   15408:	pop	{r4, lr}
   1540c:	bx	r3
   15410:	andeq	fp, r8, r0, lsr #2
   15414:	ldrh	r1, [r0, #24]
   15418:	tst	r1, #33	; 0x21
   1541c:	bxeq	lr
   15420:	bic	r3, r1, #32
   15424:	tst	r1, #1
   15428:	uxth	r3, r3
   1542c:	bne	15438 <fputs@plt+0x4370>
   15430:	strh	r3, [r0, #24]
   15434:	bx	lr
   15438:	eor	r3, r3, #3
   1543c:	strh	r3, [r0, #24]
   15440:	mov	r1, #2
   15444:	b	15188 <fputs@plt+0x40c0>
   15448:	push	{r4, r5, r6, lr}
   1544c:	mov	r4, r0
   15450:	ldr	r3, [pc, #64]	; 15498 <fputs@plt+0x43d0>
   15454:	ldr	r0, [r0, #28]
   15458:	mov	r5, r1
   1545c:	ldr	r6, [r3, #144]	; 0x90
   15460:	ldr	r2, [r4, #20]
   15464:	mov	r3, r1
   15468:	ldr	r0, [r0, #44]	; 0x2c
   1546c:	ldr	r1, [r4]
   15470:	blx	r6
   15474:	ldrh	r3, [r4, #24]
   15478:	str	r5, [r4, #20]
   1547c:	and	r3, r3, #10
   15480:	cmp	r3, #10
   15484:	popne	{r4, r5, r6, pc}
   15488:	mov	r0, r4
   1548c:	mov	r1, #3
   15490:	pop	{r4, r5, r6, lr}
   15494:	b	15188 <fputs@plt+0x40c0>
   15498:	andeq	fp, r8, r0, lsr #2
   1549c:	sub	sp, sp, #40	; 0x28
   154a0:	mov	r3, sp
   154a4:	cmp	r0, #0
   154a8:	cmpne	r1, #0
   154ac:	bne	154c8 <fputs@plt+0x4400>
   154b0:	cmp	r0, #0
   154b4:	movne	r1, r0
   154b8:	str	r1, [r3, #12]
   154bc:	ldr	r0, [sp, #12]
   154c0:	add	sp, sp, #40	; 0x28
   154c4:	bx	lr
   154c8:	ldr	ip, [r0, #20]
   154cc:	ldr	r2, [r1, #20]
   154d0:	cmp	ip, r2
   154d4:	strcc	r0, [r3, #12]
   154d8:	strcs	r1, [r3, #12]
   154dc:	movcc	r3, r0
   154e0:	movcs	r3, r1
   154e4:	ldrcc	r0, [r0, #12]
   154e8:	ldrcs	r1, [r1, #12]
   154ec:	b	154a4 <fputs@plt+0x43dc>
   154f0:	ldr	r1, [r0, #28]
   154f4:	ldr	ip, [r0, #24]
   154f8:	ldr	r2, [r0, #20]
   154fc:	str	ip, [r1, #24]
   15500:	ldr	ip, [r0, #24]
   15504:	str	r1, [ip, #28]
   15508:	mov	r1, #0
   1550c:	str	r1, [r0, #24]
   15510:	str	r1, [r0, #28]
   15514:	mov	r1, #1
   15518:	strb	r1, [r0, #12]
   1551c:	ldr	r3, [r2, #36]	; 0x24
   15520:	sub	r3, r3, #1
   15524:	str	r3, [r2, #36]	; 0x24
   15528:	bx	lr
   1552c:	ldr	r0, [r0, #40]	; 0x28
   15530:	bx	lr
   15534:	push	{r4, r5, r6, r7, r8, lr}
   15538:	mov	r5, r0
   1553c:	ldr	r8, [r0, #44]	; 0x2c
   15540:	ldr	r7, [r0, #48]	; 0x30
   15544:	mov	r4, r1
   15548:	mov	r0, r2
   1554c:	mov	r1, r8
   15550:	mov	r6, r3
   15554:	bl	6feac <fputs@plt+0x5ede4>
   15558:	add	r1, r7, r1, lsl #2
   1555c:	ldr	r3, [r1]
   15560:	cmp	r4, r3
   15564:	bne	1559c <fputs@plt+0x44d4>
   15568:	ldr	r3, [r4, #16]
   1556c:	mov	r0, r6
   15570:	str	r3, [r1]
   15574:	str	r6, [r4, #8]
   15578:	mov	r1, r8
   1557c:	bl	6feac <fputs@plt+0x5ede4>
   15580:	ldr	r3, [r7, r1, lsl #2]
   15584:	str	r3, [r4, #16]
   15588:	ldr	r3, [r5, #32]
   1558c:	str	r4, [r7, r1, lsl #2]
   15590:	cmp	r6, r3
   15594:	strhi	r6, [r5, #32]
   15598:	pop	{r4, r5, r6, r7, r8, pc}
   1559c:	add	r1, r3, #16
   155a0:	b	1555c <fputs@plt+0x4494>
   155a4:	push	{r4, r5, r6, r7, lr}
   155a8:	sub	sp, sp, #20
   155ac:	mov	r3, sp
   155b0:	cmp	r0, #0
   155b4:	cmpne	r1, #0
   155b8:	bne	155d4 <fputs@plt+0x450c>
   155bc:	cmp	r0, #0
   155c0:	moveq	r0, r1
   155c4:	str	r0, [r3, #8]
   155c8:	ldr	r0, [sp, #8]
   155cc:	add	sp, sp, #20
   155d0:	pop	{r4, r5, r6, r7, pc}
   155d4:	ldrd	r4, [r0]
   155d8:	ldrd	r6, [r1]
   155dc:	cmp	r4, r6
   155e0:	sbcs	r2, r5, r7
   155e4:	strlt	r0, [r3, #8]
   155e8:	movlt	r3, r0
   155ec:	blt	15608 <fputs@plt+0x4540>
   155f0:	cmp	r6, r4
   155f4:	sbcs	r2, r7, r5
   155f8:	strlt	r1, [r3, #8]
   155fc:	movlt	r3, r1
   15600:	ldrlt	r1, [r1, #8]
   15604:	blt	155b0 <fputs@plt+0x44e8>
   15608:	ldr	r0, [r0, #8]
   1560c:	b	155b0 <fputs@plt+0x44e8>
   15610:	push	{r0, r1, r2, r4, r5, lr}
   15614:	mov	r4, r0
   15618:	ldr	r0, [r0, #12]
   1561c:	mov	r5, r2
   15620:	cmp	r0, #0
   15624:	moveq	r3, r1
   15628:	streq	r4, [r3]
   1562c:	beq	15640 <fputs@plt+0x4578>
   15630:	add	r2, sp, #4
   15634:	bl	15610 <fputs@plt+0x4548>
   15638:	ldr	r3, [sp, #4]
   1563c:	str	r4, [r3, #8]
   15640:	ldr	r0, [r4, #8]
   15644:	cmp	r0, #0
   15648:	streq	r4, [r5]
   1564c:	beq	1565c <fputs@plt+0x4594>
   15650:	mov	r2, r5
   15654:	add	r1, r4, #8
   15658:	bl	15610 <fputs@plt+0x4548>
   1565c:	add	sp, sp, #12
   15660:	pop	{r4, r5, pc}
   15664:	ldr	r3, [r0]
   15668:	cmp	r3, #0
   1566c:	beq	156dc <fputs@plt+0x4614>
   15670:	cmp	r1, #1
   15674:	push	{r4, r5, r6, lr}
   15678:	mov	r4, r0
   1567c:	bne	1569c <fputs@plt+0x45d4>
   15680:	ldr	r2, [r3, #8]
   15684:	str	r2, [r0]
   15688:	mov	r2, #0
   1568c:	str	r2, [r3, #8]
   15690:	str	r2, [r3, #12]
   15694:	mov	r0, r3
   15698:	pop	{r4, r5, r6, pc}
   1569c:	sub	r5, r1, #1
   156a0:	mov	r1, r5
   156a4:	bl	15664 <fputs@plt+0x459c>
   156a8:	ldr	r6, [r4]
   156ac:	cmp	r6, #0
   156b0:	mov	r3, r0
   156b4:	beq	15694 <fputs@plt+0x45cc>
   156b8:	ldr	r3, [r6, #8]
   156bc:	str	r0, [r6, #12]
   156c0:	mov	r1, r5
   156c4:	str	r3, [r4]
   156c8:	mov	r0, r4
   156cc:	bl	15664 <fputs@plt+0x459c>
   156d0:	mov	r3, r6
   156d4:	str	r0, [r6, #8]
   156d8:	b	15694 <fputs@plt+0x45cc>
   156dc:	mov	r0, r3
   156e0:	bx	lr
   156e4:	push	{r0, r1, r4, r5, r6, lr}
   156e8:	add	r6, sp, #8
   156ec:	ldr	r3, [r0, #8]
   156f0:	mov	r5, #1
   156f4:	str	r3, [r6, #-4]!
   156f8:	mov	r3, #0
   156fc:	str	r3, [r0, #8]
   15700:	str	r3, [r0, #12]
   15704:	ldr	r4, [sp, #4]
   15708:	cmp	r4, #0
   1570c:	bne	15718 <fputs@plt+0x4650>
   15710:	add	sp, sp, #8
   15714:	pop	{r4, r5, r6, pc}
   15718:	ldr	r3, [r4, #8]
   1571c:	str	r0, [r4, #12]
   15720:	mov	r1, r5
   15724:	mov	r0, r6
   15728:	str	r3, [sp, #4]
   1572c:	bl	15664 <fputs@plt+0x459c>
   15730:	add	r5, r5, #1
   15734:	str	r0, [r4, #8]
   15738:	mov	r0, r4
   1573c:	b	15704 <fputs@plt+0x463c>
   15740:	push	{r4, r5, r6, lr}
   15744:	mov	r4, r0
   15748:	ldr	r0, [r0, #64]	; 0x40
   1574c:	ldr	r3, [r0]
   15750:	cmp	r3, #0
   15754:	beq	15784 <fputs@plt+0x46bc>
   15758:	ldrb	r2, [r4, #14]
   1575c:	mov	r5, r1
   15760:	cmp	r2, #0
   15764:	movne	r0, #0
   15768:	bne	15774 <fputs@plt+0x46ac>
   1576c:	ldr	r3, [r3, #32]
   15770:	blx	r3
   15774:	ldrb	r3, [r4, #18]
   15778:	cmp	r3, #5
   1577c:	strbne	r5, [r4, #18]
   15780:	pop	{r4, r5, r6, pc}
   15784:	mov	r0, r3
   15788:	pop	{r4, r5, r6, pc}
   1578c:	push	{r4, r5, r6, r7, r8, lr}
   15790:	ldrd	r4, [r0, #80]	; 0x50
   15794:	orrs	r3, r4, r5
   15798:	beq	157c8 <fputs@plt+0x4700>
   1579c:	ldr	r6, [r0, #156]	; 0x9c
   157a0:	mov	r7, #0
   157a4:	subs	r0, r4, #1
   157a8:	sbc	r1, r5, #0
   157ac:	mov	r2, r6
   157b0:	mov	r3, r7
   157b4:	bl	704fc <fputs@plt+0x5f434>
   157b8:	adds	r0, r0, #1
   157bc:	adc	r1, r1, #0
   157c0:	umull	r4, r5, r0, r6
   157c4:	mla	r5, r6, r1, r5
   157c8:	mov	r0, r4
   157cc:	mov	r1, r5
   157d0:	pop	{r4, r5, r6, r7, r8, pc}
   157d4:	uxtb	r3, r1
   157d8:	cmp	r3, #10
   157dc:	cmpne	r3, #13
   157e0:	moveq	r3, #6
   157e4:	streq	r1, [r0, #44]	; 0x2c
   157e8:	strbeq	r3, [r0, #17]
   157ec:	mov	r0, r1
   157f0:	bx	lr
   157f4:	push	{r0, r1, r2, r4, r5, lr}
   157f8:	mov	r3, r0
   157fc:	ldr	r0, [r0, #64]	; 0x40
   15800:	ldr	r2, [r0]
   15804:	cmp	r2, #0
   15808:	beq	15840 <fputs@plt+0x4778>
   1580c:	ldr	r2, [r2]
   15810:	cmp	r2, #2
   15814:	ble	15840 <fputs@plt+0x4778>
   15818:	ldrd	r4, [r3, #136]	; 0x88
   1581c:	add	r2, sp, #8
   15820:	cmp	r4, #1
   15824:	sbcs	r1, r5, #0
   15828:	movge	r1, #1
   1582c:	movlt	r1, #0
   15830:	strb	r1, [r3, #23]
   15834:	strd	r4, [r2, #-8]!
   15838:	mov	r1, #18
   1583c:	bl	13d88 <fputs@plt+0x2cc0>
   15840:	add	sp, sp, #12
   15844:	pop	{r4, r5, pc}
   15848:	ldrb	r3, [r0, #13]
   1584c:	cmp	r3, #0
   15850:	beq	158bc <fputs@plt+0x47f4>
   15854:	mov	r3, #1
   15858:	strb	r3, [r0, #7]
   1585c:	mov	r3, #0
   15860:	strb	r3, [r0, #8]
   15864:	strb	r3, [r0, #9]
   15868:	ldrb	r3, [r0, #7]
   1586c:	cmp	r3, #0
   15870:	movne	r3, #0
   15874:	bne	15884 <fputs@plt+0x47bc>
   15878:	tst	r1, #8
   1587c:	beq	158f0 <fputs@plt+0x4828>
   15880:	mov	r3, #3
   15884:	strb	r3, [r0, #12]
   15888:	ldrb	r2, [r0, #8]
   1588c:	strb	r3, [r0, #10]
   15890:	ldrb	r3, [r0, #12]
   15894:	cmp	r2, #0
   15898:	strb	r3, [r0, #11]
   1589c:	orrne	r3, r3, #32
   158a0:	strbne	r3, [r0, #11]
   158a4:	ldrb	r3, [r0, #21]
   158a8:	tst	r1, #32
   158ac:	bicne	r3, r3, #1
   158b0:	orreq	r3, r3, #1
   158b4:	strb	r3, [r0, #21]
   158b8:	bx	lr
   158bc:	and	r3, r1, #7
   158c0:	cmp	r3, #2
   158c4:	sub	r2, r3, #1
   158c8:	clz	r2, r2
   158cc:	lsr	r2, r2, #5
   158d0:	strb	r2, [r0, #7]
   158d4:	movls	r2, #0
   158d8:	movhi	r2, #1
   158dc:	sub	r3, r3, #4
   158e0:	strb	r2, [r0, #8]
   158e4:	clz	r3, r3
   158e8:	lsr	r3, r3, #5
   158ec:	b	15864 <fputs@plt+0x479c>
   158f0:	mov	r3, #2
   158f4:	tst	r1, #16
   158f8:	strb	r3, [r0, #12]
   158fc:	movne	r3, #3
   15900:	b	15888 <fputs@plt+0x47c0>
   15904:	ldrb	r3, [r0, #14]
   15908:	cmp	r3, #0
   1590c:	bne	15940 <fputs@plt+0x4878>
   15910:	ldrb	r3, [r0, #4]
   15914:	cmp	r3, #0
   15918:	bne	15948 <fputs@plt+0x4880>
   1591c:	ldr	r2, [r0, #64]	; 0x40
   15920:	ldr	r2, [r2]
   15924:	ldr	r1, [r2]
   15928:	cmp	r1, #1
   1592c:	ble	15940 <fputs@plt+0x4878>
   15930:	ldr	r0, [r2, #52]	; 0x34
   15934:	adds	r0, r0, #0
   15938:	movne	r0, #1
   1593c:	bx	lr
   15940:	mov	r0, #0
   15944:	bx	lr
   15948:	mov	r0, #1
   1594c:	bx	lr
   15950:	cmp	r3, #0
   15954:	push	{r4, r5, lr}
   15958:	moveq	lr, r3
   1595c:	ldrne	lr, [r3]
   15960:	ldrne	r3, [r3, #4]
   15964:	cmp	r0, #0
   15968:	ldr	ip, [sp, #12]
   1596c:	add	r2, r1, r2
   15970:	beq	159a0 <fputs@plt+0x48d8>
   15974:	ldr	r0, [r1], #8
   15978:	add	r0, r3, r0
   1597c:	add	lr, lr, r0
   15980:	ldr	r0, [r1, #-4]
   15984:	cmp	r2, r1
   15988:	add	r0, lr, r0
   1598c:	add	r3, r3, r0
   15990:	bhi	15974 <fputs@plt+0x48ac>
   15994:	str	lr, [ip]
   15998:	str	r3, [ip, #4]
   1599c:	pop	{r4, r5, pc}
   159a0:	ldr	r4, [r1]
   159a4:	add	r1, r1, #8
   159a8:	lsr	r0, r4, #24
   159ac:	add	r0, r0, r4, lsl #24
   159b0:	lsl	r5, r4, #8
   159b4:	add	r0, r0, r3
   159b8:	and	r5, r5, #16711680	; 0xff0000
   159bc:	lsr	r4, r4, #8
   159c0:	and	r4, r4, #65280	; 0xff00
   159c4:	add	r0, r0, r5
   159c8:	add	r0, r0, r4
   159cc:	ldr	r4, [r1, #-4]
   159d0:	add	lr, lr, r0
   159d4:	cmp	r2, r1
   159d8:	lsr	r0, r4, #24
   159dc:	add	r0, r0, r4, lsl #24
   159e0:	add	r3, r0, r3
   159e4:	lsl	r0, r4, #8
   159e8:	and	r0, r0, #16711680	; 0xff0000
   159ec:	lsr	r4, r4, #8
   159f0:	add	r3, r3, r0
   159f4:	and	r4, r4, #65280	; 0xff00
   159f8:	add	r3, r3, r4
   159fc:	add	r3, lr, r3
   15a00:	bhi	159a0 <fputs@plt+0x48d8>
   15a04:	b	15994 <fputs@plt+0x48cc>
   15a08:	ldrb	r3, [r0, #43]	; 0x2b
   15a0c:	cmp	r3, #2
   15a10:	bxeq	lr
   15a14:	ldr	r0, [r0, #4]
   15a18:	ldr	r3, [r0]
   15a1c:	ldr	r3, [r3, #60]	; 0x3c
   15a20:	bx	r3
   15a24:	ldr	r3, [r0, #216]	; 0xd8
   15a28:	push	{r0, r1, r2, r4, r5, lr}
   15a2c:	cmp	r3, #0
   15a30:	mov	r4, r0
   15a34:	mov	r5, r1
   15a38:	beq	15a54 <fputs@plt+0x498c>
   15a3c:	ldrsh	r2, [r3, #40]	; 0x28
   15a40:	cmp	r2, #0
   15a44:	blt	15a54 <fputs@plt+0x498c>
   15a48:	ldr	r0, [r3, #72]	; 0x48
   15a4c:	cmp	r0, #0
   15a50:	bne	15aa0 <fputs@plt+0x49d8>
   15a54:	ldr	r0, [r4, #64]	; 0x40
   15a58:	mov	r3, #0
   15a5c:	mov	r2, #0
   15a60:	strd	r2, [sp]
   15a64:	ldr	r3, [r0]
   15a68:	cmp	r3, #0
   15a6c:	beq	15a80 <fputs@plt+0x49b8>
   15a70:	mov	r1, sp
   15a74:	bl	13d70 <fputs@plt+0x2ca8>
   15a78:	cmp	r0, #0
   15a7c:	bne	15ab4 <fputs@plt+0x49ec>
   15a80:	ldr	r2, [r4, #160]	; 0xa0
   15a84:	ldrd	r0, [sp]
   15a88:	asr	r3, r2, #31
   15a8c:	adds	r0, r0, r2
   15a90:	adc	r1, r1, r3
   15a94:	subs	r0, r0, #1
   15a98:	sbc	r1, r1, #0
   15a9c:	bl	704fc <fputs@plt+0x5f434>
   15aa0:	ldr	r3, [r4, #164]	; 0xa4
   15aa4:	cmp	r0, r3
   15aa8:	strhi	r0, [r4, #164]	; 0xa4
   15aac:	str	r0, [r5]
   15ab0:	mov	r0, #0
   15ab4:	add	sp, sp, #12
   15ab8:	pop	{r4, r5, pc}
   15abc:	push	{r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
   15ac0:	mov	r7, r2
   15ac4:	ldrd	r4, [sp, #40]	; 0x28
   15ac8:	ldrd	r2, [r0, #8]
   15acc:	mov	r6, r0
   15ad0:	mov	sl, r1
   15ad4:	cmp	r4, r2
   15ad8:	sbcs	r0, r5, r3
   15adc:	bge	15b48 <fputs@plt+0x4a80>
   15ae0:	adds	r8, r4, r7
   15ae4:	adc	r9, r5, r7, asr #31
   15ae8:	cmp	r8, r2
   15aec:	sbcs	r0, r9, r3
   15af0:	blt	15b48 <fputs@plt+0x4a80>
   15af4:	sub	r8, r2, r4
   15af8:	strd	r4, [sp]
   15afc:	mov	r2, r8
   15b00:	ldr	r0, [r6, #4]
   15b04:	bl	13d4c <fputs@plt+0x2c84>
   15b08:	cmp	r0, #0
   15b0c:	bne	15b64 <fputs@plt+0x4a9c>
   15b10:	ldr	r1, [r6, #16]
   15b14:	ldr	r0, [r6, #4]
   15b18:	and	r1, r1, #19
   15b1c:	bl	13d64 <fputs@plt+0x2c9c>
   15b20:	sub	r7, r7, r8
   15b24:	adds	r3, r0, #0
   15b28:	movne	r3, #1
   15b2c:	cmp	r7, #0
   15b30:	orreq	r3, r3, #1
   15b34:	cmp	r3, #0
   15b38:	bne	15b64 <fputs@plt+0x4a9c>
   15b3c:	adds	r4, r4, r8
   15b40:	adc	r5, r5, r8, asr #31
   15b44:	add	sl, sl, r8
   15b48:	strd	r4, [sp, #40]	; 0x28
   15b4c:	mov	r2, r7
   15b50:	mov	r1, sl
   15b54:	ldr	r0, [r6, #4]
   15b58:	add	sp, sp, #8
   15b5c:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   15b60:	b	13d4c <fputs@plt+0x2c84>
   15b64:	add	sp, sp, #8
   15b68:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15b6c:	cmp	r1, #0
   15b70:	blt	15b9c <fputs@plt+0x4ad4>
   15b74:	ldrb	r3, [r0, #13]
   15b78:	cmp	r3, #0
   15b7c:	bne	15b9c <fputs@plt+0x4ad4>
   15b80:	ldr	r3, [r0, #216]	; 0xd8
   15b84:	cmp	r3, #0
   15b88:	beq	15b98 <fputs@plt+0x4ad0>
   15b8c:	ldrb	r3, [r3, #43]	; 0x2b
   15b90:	cmp	r3, #2
   15b94:	beq	15b9c <fputs@plt+0x4ad4>
   15b98:	strb	r1, [r0, #4]
   15b9c:	ldrb	r0, [r0, #4]
   15ba0:	bx	lr
   15ba4:	ldr	r1, [r0, #20]
   15ba8:	mov	r3, #0
   15bac:	cmp	r3, r1
   15bb0:	blt	15bb8 <fputs@plt+0x4af0>
   15bb4:	bx	lr
   15bb8:	ldr	r2, [r0, #16]
   15bbc:	add	r2, r2, r3, lsl #4
   15bc0:	add	r3, r3, #1
   15bc4:	ldr	r2, [r2, #4]
   15bc8:	cmp	r2, #0
   15bcc:	ldmne	r2, {r2, ip}
   15bd0:	strne	r2, [ip, #4]
   15bd4:	b	15bac <fputs@plt+0x4ae4>
   15bd8:	ldrb	r3, [r0, #9]
   15bdc:	cmp	r3, #0
   15be0:	beq	15c0c <fputs@plt+0x4b44>
   15be4:	ldr	ip, [r0, #4]
   15be8:	ldr	r3, [ip, #76]	; 0x4c
   15bec:	cmp	r0, r3
   15bf0:	beq	15c00 <fputs@plt+0x4b38>
   15bf4:	ldrh	r3, [ip, #22]
   15bf8:	tst	r3, #32
   15bfc:	bne	15c28 <fputs@plt+0x4b60>
   15c00:	ldr	r3, [ip, #72]	; 0x48
   15c04:	cmp	r3, #0
   15c08:	bne	15c30 <fputs@plt+0x4b68>
   15c0c:	mov	r0, r3
   15c10:	bx	lr
   15c14:	ldr	r3, [r3, #12]
   15c18:	cmp	r3, #0
   15c1c:	bne	15c34 <fputs@plt+0x4b6c>
   15c20:	mov	r0, r3
   15c24:	pop	{pc}		; (ldr pc, [sp], #4)
   15c28:	ldr	r0, [pc, #64]	; 15c70 <fputs@plt+0x4ba8>
   15c2c:	bx	lr
   15c30:	push	{lr}		; (str lr, [sp, #-4]!)
   15c34:	ldr	lr, [r3]
   15c38:	cmp	r0, lr
   15c3c:	beq	15c14 <fputs@plt+0x4b4c>
   15c40:	ldr	lr, [r3, #4]
   15c44:	cmp	lr, r1
   15c48:	bne	15c14 <fputs@plt+0x4b4c>
   15c4c:	ldrb	lr, [r3, #8]
   15c50:	cmp	lr, r2
   15c54:	beq	15c14 <fputs@plt+0x4b4c>
   15c58:	cmp	r2, #2
   15c5c:	ldr	r0, [pc, #12]	; 15c70 <fputs@plt+0x4ba8>
   15c60:	ldrheq	r3, [ip, #22]
   15c64:	orreq	r3, r3, #64	; 0x40
   15c68:	strheq	r3, [ip, #22]
   15c6c:	pop	{pc}		; (ldr pc, [sp], #4)
   15c70:	andeq	r0, r0, r6, lsl #2
   15c74:	cmp	r1, #1
   15c78:	push	{r4, r5, r6, lr}
   15c7c:	movls	r5, #0
   15c80:	bls	15ccc <fputs@plt+0x4c04>
   15c84:	mov	r5, r1
   15c88:	mov	r6, r0
   15c8c:	mov	r1, #5
   15c90:	ldr	r0, [r0, #36]	; 0x24
   15c94:	bl	6fcc0 <fputs@plt+0x5ebf8>
   15c98:	add	r4, r0, #1
   15c9c:	mov	r1, r4
   15ca0:	sub	r0, r5, #2
   15ca4:	bl	6fcc0 <fputs@plt+0x5ebf8>
   15ca8:	ldr	r3, [pc, #36]	; 15cd4 <fputs@plt+0x4c0c>
   15cac:	ldr	r1, [r6, #32]
   15cb0:	mul	r4, r4, r0
   15cb4:	ldr	r0, [r3, #608]	; 0x260
   15cb8:	bl	6fcc0 <fputs@plt+0x5ebf8>
   15cbc:	add	r5, r4, #2
   15cc0:	add	r0, r0, #1
   15cc4:	cmp	r5, r0
   15cc8:	addeq	r5, r4, #3
   15ccc:	mov	r0, r5
   15cd0:	pop	{r4, r5, r6, pc}
   15cd4:	andeq	fp, r8, r0, lsr #2
   15cd8:	push	{r4, r5, r6, r7, r8, lr}
   15cdc:	mov	r6, r0
   15ce0:	ldrh	r5, [r0, #12]
   15ce4:	ldr	r3, [r6, #52]	; 0x34
   15ce8:	ldr	r0, [r2, #12]
   15cec:	mov	r7, r1
   15cf0:	ldr	r1, [r3, #36]	; 0x24
   15cf4:	sub	r0, r0, r5
   15cf8:	sub	r1, r1, #4
   15cfc:	mov	r4, r2
   15d00:	bl	6feac <fputs@plt+0x5ede4>
   15d04:	ldrh	r3, [r6, #10]
   15d08:	add	r1, r1, r5
   15d0c:	cmp	r3, r1
   15d10:	strhge	r1, [r4, #16]
   15d14:	strhlt	r5, [r4, #16]
   15d18:	ldrh	r3, [r4, #16]
   15d1c:	ldr	r1, [r4, #8]
   15d20:	add	r1, r1, r3
   15d24:	sub	r1, r1, r7
   15d28:	add	r1, r1, #4
   15d2c:	strh	r1, [r4, #18]
   15d30:	pop	{r4, r5, r6, r7, r8, pc}
   15d34:	push	{r4, lr}
   15d38:	add	r0, r1, #4
   15d3c:	mov	r1, r2
   15d40:	mov	r4, r2
   15d44:	bl	149ac <fputs@plt+0x38e4>
   15d48:	mov	r3, #0
   15d4c:	str	r3, [r4, #12]
   15d50:	strh	r3, [r4, #16]
   15d54:	str	r3, [r4, #8]
   15d58:	add	r0, r0, #4
   15d5c:	strh	r0, [r4, #18]
   15d60:	pop	{r4, pc}
   15d64:	ldrb	ip, [r1]
   15d68:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   15d6c:	cmp	ip, #127	; 0x7f
   15d70:	movls	lr, r1
   15d74:	bls	15da8 <fputs@plt+0x4ce0>
   15d78:	add	r4, r1, #8
   15d7c:	and	ip, ip, #127	; 0x7f
   15d80:	mov	lr, r1
   15d84:	ldrb	r3, [lr, #1]!
   15d88:	and	r5, r3, #127	; 0x7f
   15d8c:	lsr	r3, r3, #7
   15d90:	cmp	r4, lr
   15d94:	movls	r3, #0
   15d98:	andhi	r3, r3, #1
   15d9c:	cmp	r3, #0
   15da0:	orr	ip, r5, ip, lsl #7
   15da4:	bne	15d84 <fputs@plt+0x4cbc>
   15da8:	ldrb	r8, [lr, #1]
   15dac:	mov	r5, #0
   15db0:	cmp	r5, #0
   15db4:	add	r3, lr, #1
   15db8:	uxtb	r4, r8
   15dbc:	cmpeq	r4, #127	; 0x7f
   15dc0:	bls	15e24 <fputs@plt+0x4d5c>
   15dc4:	and	r4, r8, #127	; 0x7f
   15dc8:	add	lr, lr, #8
   15dcc:	uxtb	r4, r4
   15dd0:	mov	r5, #0
   15dd4:	mov	r8, r3
   15dd8:	ldrb	r9, [r3, #1]!
   15ddc:	lsl	r7, r5, #7
   15de0:	orr	r7, r7, r4, lsr #25
   15de4:	lsl	r6, r4, #7
   15de8:	and	sl, r9, #127	; 0x7f
   15dec:	tst	r9, #128	; 0x80
   15df0:	orr	r4, r6, sl
   15df4:	mov	r5, r7
   15df8:	beq	15e24 <fputs@plt+0x4d5c>
   15dfc:	cmp	lr, r3
   15e00:	bhi	15dd4 <fputs@plt+0x4d0c>
   15e04:	lsl	r7, r7, #8
   15e08:	orr	r7, r7, r4, lsr #24
   15e0c:	lsl	r6, r4, #8
   15e10:	ldrb	r4, [r3, #1]
   15e14:	mov	r5, #0
   15e18:	orr	r5, r5, r7
   15e1c:	orr	r4, r4, r6
   15e20:	add	r3, r8, #2
   15e24:	ldrh	lr, [r0, #10]
   15e28:	add	r3, r3, #1
   15e2c:	strd	r4, [r2]
   15e30:	cmp	ip, lr
   15e34:	str	ip, [r2, #12]
   15e38:	str	r3, [r2, #8]
   15e3c:	bhi	15e64 <fputs@plt+0x4d9c>
   15e40:	uxth	ip, ip
   15e44:	sub	r3, r3, r1
   15e48:	add	r3, ip, r3
   15e4c:	strh	ip, [r2, #16]
   15e50:	uxth	r3, r3
   15e54:	cmp	r3, #3
   15e58:	movls	r3, #4
   15e5c:	strh	r3, [r2, #18]
   15e60:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15e64:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   15e68:	b	15cd8 <fputs@plt+0x4c10>
   15e6c:	ldrb	ip, [r0, #6]
   15e70:	push	{r4, r5, lr}
   15e74:	add	r3, r1, ip
   15e78:	ldrb	ip, [r1, ip]
   15e7c:	cmp	ip, #127	; 0x7f
   15e80:	bls	15eb0 <fputs@plt+0x4de8>
   15e84:	add	r4, r3, #8
   15e88:	and	ip, ip, #127	; 0x7f
   15e8c:	ldrb	lr, [r3, #1]!
   15e90:	and	r5, lr, #127	; 0x7f
   15e94:	lsr	lr, lr, #7
   15e98:	cmp	r4, r3
   15e9c:	movls	lr, #0
   15ea0:	andhi	lr, lr, #1
   15ea4:	cmp	lr, #0
   15ea8:	orr	ip, r5, ip, lsl #7
   15eac:	bne	15e8c <fputs@plt+0x4dc4>
   15eb0:	ldrh	lr, [r0, #10]
   15eb4:	mov	r4, ip
   15eb8:	mov	r5, #0
   15ebc:	add	r3, r3, #1
   15ec0:	cmp	ip, lr
   15ec4:	strd	r4, [r2]
   15ec8:	str	ip, [r2, #12]
   15ecc:	str	r3, [r2, #8]
   15ed0:	bhi	15ef8 <fputs@plt+0x4e30>
   15ed4:	uxth	ip, ip
   15ed8:	sub	r3, r3, r1
   15edc:	add	r3, ip, r3
   15ee0:	strh	ip, [r2, #16]
   15ee4:	uxth	r3, r3
   15ee8:	cmp	r3, #3
   15eec:	movls	r3, #4
   15ef0:	strh	r3, [r2, #18]
   15ef4:	pop	{r4, r5, pc}
   15ef8:	pop	{r4, r5, lr}
   15efc:	b	15cd8 <fputs@plt+0x4c10>
   15f00:	push	{r4, r5, r6, lr}
   15f04:	ldrb	r3, [r0, #6]
   15f08:	add	ip, r1, r3
   15f0c:	ldrb	r2, [r1, r3]
   15f10:	cmp	r2, #127	; 0x7f
   15f14:	bls	15f44 <fputs@plt+0x4e7c>
   15f18:	add	r3, ip, #8
   15f1c:	and	r2, r2, #127	; 0x7f
   15f20:	ldrb	lr, [ip, #1]!
   15f24:	and	r4, lr, #127	; 0x7f
   15f28:	lsr	lr, lr, #7
   15f2c:	cmp	r3, ip
   15f30:	movls	lr, #0
   15f34:	andhi	lr, lr, #1
   15f38:	cmp	lr, #0
   15f3c:	orr	r2, r4, r2, lsl #7
   15f40:	bne	15f20 <fputs@plt+0x4e58>
   15f44:	ldrb	lr, [r0, #2]
   15f48:	add	r3, ip, #1
   15f4c:	cmp	lr, #0
   15f50:	beq	15f70 <fputs@plt+0x4ea8>
   15f54:	add	ip, ip, #10
   15f58:	ldrb	r4, [r3], #1
   15f5c:	cmp	ip, r3
   15f60:	movls	lr, #0
   15f64:	movhi	lr, #1
   15f68:	ands	lr, lr, r4, lsr #7
   15f6c:	bne	15f58 <fputs@plt+0x4e90>
   15f70:	ldrh	r6, [r0, #10]
   15f74:	sub	r4, r3, r1
   15f78:	cmp	r2, r6
   15f7c:	bhi	15f94 <fputs@plt+0x4ecc>
   15f80:	add	r0, r4, r2
   15f84:	cmp	r0, #4
   15f88:	movcc	r0, #4
   15f8c:	uxth	r0, r0
   15f90:	pop	{r4, r5, r6, pc}
   15f94:	ldr	r3, [r0, #52]	; 0x34
   15f98:	ldrh	r5, [r0, #12]
   15f9c:	ldr	r1, [r3, #36]	; 0x24
   15fa0:	sub	r0, r2, r5
   15fa4:	sub	r1, r1, #4
   15fa8:	bl	6feac <fputs@plt+0x5ede4>
   15fac:	uxth	r0, r4
   15fb0:	add	r0, r0, #4
   15fb4:	add	r1, r5, r1
   15fb8:	cmp	r6, r1
   15fbc:	movcc	r1, r5
   15fc0:	add	r0, r0, r1
   15fc4:	b	15f8c <fputs@plt+0x4ec4>
   15fc8:	add	r0, r1, #4
   15fcc:	add	ip, r1, #13
   15fd0:	ldrb	r2, [r0], #1
   15fd4:	cmp	ip, r0
   15fd8:	movls	r3, #0
   15fdc:	movhi	r3, #1
   15fe0:	ands	r3, r3, r2, lsr #7
   15fe4:	bne	15fd0 <fputs@plt+0x4f08>
   15fe8:	sub	r0, r0, r1
   15fec:	uxth	r0, r0
   15ff0:	bx	lr
   15ff4:	ldr	r3, [r0, #8]
   15ff8:	ldr	ip, [r3, #84]	; 0x54
   15ffc:	cmp	ip, r1
   16000:	beq	16028 <fputs@plt+0x4f60>
   16004:	ldr	ip, [r0, #4]
   16008:	cmp	r1, #1
   1600c:	str	r1, [r3, #84]	; 0x54
   16010:	moveq	r1, #100	; 0x64
   16014:	movne	r1, #0
   16018:	str	ip, [r3, #56]	; 0x38
   1601c:	str	r0, [r3, #72]	; 0x48
   16020:	str	r2, [r3, #52]	; 0x34
   16024:	strb	r1, [r3, #5]
   16028:	mov	r0, r3
   1602c:	bx	lr
   16030:	cmp	r0, #0
   16034:	bxeq	lr
   16038:	ldr	r2, [r0, #4]
   1603c:	ldr	r3, [r0]
   16040:	cmp	r1, #0
   16044:	str	r3, [r2, #4]
   16048:	blt	16060 <fputs@plt+0x4f98>
   1604c:	ldrh	r3, [r2, #22]
   16050:	bic	r3, r3, #4
   16054:	uxth	r3, r3
   16058:	orrne	r3, r3, #4
   1605c:	strh	r3, [r2, #22]
   16060:	ldrh	r0, [r2, #22]
   16064:	lsr	r0, r0, #2
   16068:	and	r0, r0, #1
   1606c:	bx	lr
   16070:	push	{r4, r5, r6, r7, r8, lr}
   16074:	mov	r5, r1
   16078:	mov	r6, r0
   1607c:	mov	r1, #5
   16080:	ldr	r0, [r0, #36]	; 0x24
   16084:	mov	r4, r2
   16088:	bl	6fcc0 <fputs@plt+0x5ebf8>
   1608c:	mov	r1, r5
   16090:	sub	r7, r4, r5
   16094:	sub	r4, r5, r4
   16098:	mov	r8, r0
   1609c:	mov	r0, r6
   160a0:	bl	15c74 <fputs@plt+0x4bac>
   160a4:	add	r7, r8, r7
   160a8:	mov	r1, r8
   160ac:	add	r0, r7, r0
   160b0:	bl	6fcc0 <fputs@plt+0x5ebf8>
   160b4:	ldr	r3, [pc, #80]	; 1610c <fputs@plt+0x5044>
   160b8:	ldr	r1, [r6, #32]
   160bc:	sub	r4, r4, r0
   160c0:	ldr	r0, [r3, #608]	; 0x260
   160c4:	bl	6fcc0 <fputs@plt+0x5ebf8>
   160c8:	add	r7, r0, #1
   160cc:	cmp	r5, r7
   160d0:	movls	r5, #0
   160d4:	movhi	r5, #1
   160d8:	cmp	r4, r7
   160dc:	movcs	r5, #0
   160e0:	cmp	r5, #0
   160e4:	beq	160ec <fputs@plt+0x5024>
   160e8:	sub	r4, r4, #1
   160ec:	mov	r1, r4
   160f0:	mov	r0, r6
   160f4:	bl	15c74 <fputs@plt+0x4bac>
   160f8:	cmp	r4, r0
   160fc:	cmpne	r4, r7
   16100:	beq	160e8 <fputs@plt+0x5020>
   16104:	mov	r0, r4
   16108:	pop	{r4, r5, r6, r7, r8, pc}
   1610c:	andeq	fp, r8, r0, lsr #2
   16110:	push	{r4, r5, r6, lr}
   16114:	mov	r4, r0
   16118:	ldmib	r0, {r0, r2, r6}
   1611c:	lsl	r5, r1, #1
   16120:	ldr	r3, [r0, #76]	; 0x4c
   16124:	ldr	r1, [r2, r1, lsl #2]
   16128:	blx	r3
   1612c:	ldr	r3, [r4, #12]
   16130:	strh	r0, [r6, r5]
   16134:	ldrh	r0, [r3, r5]
   16138:	pop	{r4, r5, r6, pc}
   1613c:	ldr	r2, [r0, #12]
   16140:	lsl	r3, r1, #1
   16144:	ldrh	r3, [r2, r3]
   16148:	cmp	r3, #0
   1614c:	bne	16154 <fputs@plt+0x508c>
   16150:	b	16110 <fputs@plt+0x5048>
   16154:	mov	r0, r3
   16158:	bx	lr
   1615c:	ldr	r3, [r0]
   16160:	add	r3, r3, #1
   16164:	str	r3, [r0]
   16168:	str	r1, [r0, r3, lsl #2]
   1616c:	lsrs	r2, r3, #1
   16170:	bxeq	lr
   16174:	ldr	ip, [r0, r2, lsl #2]
   16178:	ldr	r1, [r0, r3, lsl #2]
   1617c:	cmp	ip, r1
   16180:	bhi	16188 <fputs@plt+0x50c0>
   16184:	bx	lr
   16188:	str	r1, [r0, r2, lsl #2]
   1618c:	str	ip, [r0, r3, lsl #2]
   16190:	mov	r3, r2
   16194:	b	1616c <fputs@plt+0x50a4>
   16198:	push	{r4, r5, r6, lr}
   1619c:	vpush	{d8}
   161a0:	vldr	d7, [pc, #144]	; 16238 <fputs@plt+0x5170>
   161a4:	mov	r6, r0
   161a8:	vldr	d8, [r0]
   161ac:	vcmpe.f64	d8, d7
   161b0:	vmrs	APSR_nzcv, fpscr
   161b4:	movls	r4, #0
   161b8:	movls	r5, #-2147483648	; 0x80000000
   161bc:	bls	161e8 <fputs@plt+0x5120>
   161c0:	vldr	d7, [pc, #120]	; 16240 <fputs@plt+0x5178>
   161c4:	vcmpe.f64	d8, d7
   161c8:	vmrs	APSR_nzcv, fpscr
   161cc:	mvnge	r4, #0
   161d0:	mvnge	r5, #-2147483648	; 0x80000000
   161d4:	bge	161e8 <fputs@plt+0x5120>
   161d8:	vmov	r0, r1, d8
   161dc:	bl	7061c <fputs@plt+0x5f554>
   161e0:	mov	r4, r0
   161e4:	mov	r5, r1
   161e8:	mov	r0, r4
   161ec:	mov	r1, r5
   161f0:	bl	7049c <fputs@plt+0x5f3d4>
   161f4:	vmov	d7, r0, r1
   161f8:	vcmp.f64	d8, d7
   161fc:	vmrs	APSR_nzcv, fpscr
   16200:	bne	16230 <fputs@plt+0x5168>
   16204:	subs	r0, r4, #1
   16208:	sbc	r1, r5, #-2147483648	; 0x80000000
   1620c:	mvn	r3, #0
   16210:	mvn	r2, #2
   16214:	cmp	r1, r3
   16218:	cmpeq	r0, r2
   1621c:	ldrhls	r3, [r6, #8]
   16220:	strdls	r4, [r6]
   16224:	andls	r3, r3, #15872	; 0x3e00
   16228:	orrls	r3, r3, #4
   1622c:	strhls	r3, [r6, #8]
   16230:	vpop	{d8}
   16234:	pop	{r4, r5, r6, pc}
   16238:	andeq	r0, r0, r0
   1623c:	mvngt	r0, #0
   16240:	andeq	r0, r0, r0
   16244:	mvnmi	r0, #0
   16248:	ldrh	r2, [r0, #8]
   1624c:	ands	r3, r2, #18
   16250:	beq	1627c <fputs@plt+0x51b4>
   16254:	tst	r2, #16384	; 0x4000
   16258:	ldr	r3, [r0, #12]
   1625c:	ldrne	r2, [r0]
   16260:	addne	r3, r3, r2
   16264:	ldr	r2, [r0, #32]
   16268:	ldr	r0, [r2, #92]	; 0x5c
   1626c:	cmp	r3, r0
   16270:	movle	r0, #0
   16274:	movgt	r0, #1
   16278:	bx	lr
   1627c:	mov	r0, r3
   16280:	bx	lr
   16284:	ldr	r2, [r0, #24]
   16288:	mvn	r1, r1
   1628c:	ldr	r3, [r2, #120]	; 0x78
   16290:	cmp	r3, #0
   16294:	ldrne	ip, [r0, #32]
   16298:	strne	ip, [r3, r1, lsl #2]
   1629c:	ldr	r3, [r0, #32]
   162a0:	sub	r3, r3, #1
   162a4:	str	r3, [r2, #96]	; 0x60
   162a8:	bx	lr
   162ac:	ldr	r3, [r0]
   162b0:	cmp	r1, #0
   162b4:	ldrb	r3, [r3, #69]	; 0x45
   162b8:	ldrlt	r1, [r0, #32]
   162bc:	sublt	r1, r1, #1
   162c0:	cmp	r3, #0
   162c4:	moveq	r3, #20
   162c8:	ldreq	r0, [r0, #4]
   162cc:	mlaeq	r0, r3, r1, r0
   162d0:	ldrne	r0, [pc]	; 162d8 <fputs@plt+0x5210>
   162d4:	bx	lr
   162d8:	strdeq	r1, [r9], -ip
   162dc:	mov	r3, #1
   162e0:	ldr	r2, [r0, #96]	; 0x60
   162e4:	lsl	r3, r3, r1
   162e8:	cmp	r1, #1
   162ec:	orr	r2, r2, r3
   162f0:	str	r2, [r0, #96]	; 0x60
   162f4:	bxeq	lr
   162f8:	ldr	r2, [r0]
   162fc:	ldr	r2, [r2, #16]
   16300:	add	r1, r2, r1, lsl #4
   16304:	ldr	r2, [r1, #4]
   16308:	ldrb	r2, [r2, #9]
   1630c:	cmp	r2, #0
   16310:	ldrne	r2, [r0, #100]	; 0x64
   16314:	orrne	r3, r2, r3
   16318:	strne	r3, [r0, #100]	; 0x64
   1631c:	bx	lr
   16320:	ldr	ip, [r0, #100]	; 0x64
   16324:	cmp	ip, #0
   16328:	bxeq	lr
   1632c:	ldr	r3, [r0]
   16330:	push	{r4, lr}
   16334:	mov	lr, #1
   16338:	ldr	r0, [r3, #20]
   1633c:	ldr	r2, [r3, #16]
   16340:	mov	r3, #0
   16344:	cmp	r3, r0
   16348:	blt	16350 <fputs@plt+0x5288>
   1634c:	pop	{r4, pc}
   16350:	cmp	r3, #1
   16354:	beq	16370 <fputs@plt+0x52a8>
   16358:	ands	r1, ip, lr, lsl r3
   1635c:	beq	16370 <fputs@plt+0x52a8>
   16360:	ldr	r1, [r2, #4]
   16364:	cmp	r1, #0
   16368:	ldmne	r1, {r1, r4}
   1636c:	strne	r1, [r4, #4]
   16370:	add	r3, r3, #1
   16374:	add	r2, r2, #16
   16378:	b	16344 <fputs@plt+0x527c>
   1637c:	cmp	r0, #127	; 0x7f
   16380:	subhi	r0, r0, #12
   16384:	ldrls	r3, [pc, #12]	; 16398 <fputs@plt+0x52d0>
   16388:	lsrhi	r0, r0, #1
   1638c:	addls	r0, r3, r0
   16390:	ldrbls	r0, [r0, #820]	; 0x334
   16394:	bx	lr
   16398:			; <UNDEFINED> instruction: 0x00072ab8
   1639c:	ldr	r3, [r0, #4]
   163a0:	cmp	r3, #0
   163a4:	bne	163ac <fputs@plt+0x52e4>
   163a8:	bx	lr
   163ac:	ldrb	r2, [r3, #87]	; 0x57
   163b0:	orr	r2, r2, #1
   163b4:	strb	r2, [r3, #87]	; 0x57
   163b8:	ldr	r3, [r3, #52]	; 0x34
   163bc:	b	163a0 <fputs@plt+0x52d8>
   163c0:	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   163c4:	mov	r4, r0
   163c8:	ldrb	r5, [r0, #10]
   163cc:	ldr	r2, [r0, #12]
   163d0:	mov	r6, r1
   163d4:	mov	r3, r5
   163d8:	mov	r1, sp
   163dc:	ldr	r0, [r0, #16]
   163e0:	bl	140bc <fputs@plt+0x2ff4>
   163e4:	cmp	r0, #0
   163e8:	beq	1641c <fputs@plt+0x5354>
   163ec:	mov	r3, r5
   163f0:	ldr	r2, [r4, #12]
   163f4:	add	r1, sp, #8
   163f8:	ldr	r0, [r4, #16]
   163fc:	bl	146c4 <fputs@plt+0x35fc>
   16400:	ldrh	r3, [r4, #8]
   16404:	cmp	r0, #0
   16408:	bne	16424 <fputs@plt+0x535c>
   1640c:	ldrd	r0, [sp, #8]
   16410:	orr	r3, r3, #4
   16414:	strh	r3, [r4, #8]
   16418:	strd	r0, [r4]
   1641c:	add	sp, sp, #16
   16420:	pop	{r4, r5, r6, pc}
   16424:	ldrd	r0, [sp]
   16428:	orr	r3, r3, #8
   1642c:	cmp	r6, #0
   16430:	strd	r0, [r4]
   16434:	strh	r3, [r4, #8]
   16438:	beq	1641c <fputs@plt+0x5354>
   1643c:	mov	r0, r4
   16440:	bl	16198 <fputs@plt+0x50d0>
   16444:	b	1641c <fputs@plt+0x5354>
   16448:	push	{r4, lr}
   1644c:	mov	r1, r0
   16450:	ldrb	r3, [r0, #10]
   16454:	ldr	r2, [r0, #12]
   16458:	mov	r4, r0
   1645c:	ldr	r0, [r0, #16]
   16460:	bl	140bc <fputs@plt+0x2ff4>
   16464:	cmp	r0, #0
   16468:	popeq	{r4, pc}
   1646c:	ldrb	r3, [r4, #10]
   16470:	ldr	r2, [r4, #12]
   16474:	mov	r1, r4
   16478:	ldr	r0, [r4, #16]
   1647c:	bl	146c4 <fputs@plt+0x35fc>
   16480:	cmp	r0, #0
   16484:	moveq	r0, #4
   16488:	movne	r0, #8
   1648c:	pop	{r4, pc}
   16490:	ldrh	r3, [r0, #8]
   16494:	ands	r2, r3, #12
   16498:	bne	164a8 <fputs@plt+0x53e0>
   1649c:	tst	r3, #18
   164a0:	beq	164a8 <fputs@plt+0x53e0>
   164a4:	b	16448 <fputs@plt+0x5380>
   164a8:	mov	r0, r2
   164ac:	bx	lr
   164b0:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
   164b4:	mov	r9, r3
   164b8:	mov	r3, #0
   164bc:	mov	r8, r0
   164c0:	mov	r5, r1
   164c4:	mov	r4, r2
   164c8:	add	r6, sp, #8
   164cc:	mov	r7, r3
   164d0:	str	r3, [sp, #8]
   164d4:	str	r3, [sp, #12]
   164d8:	cmp	r5, #0
   164dc:	cmpne	r4, #0
   164e0:	bne	16500 <fputs@plt+0x5438>
   164e4:	cmp	r5, #0
   164e8:	movne	r4, r5
   164ec:	str	r4, [r6]
   164f0:	ldr	r3, [sp, #8]
   164f4:	str	r3, [r9]
   164f8:	add	sp, sp, #16
   164fc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   16500:	mov	r3, r4
   16504:	ldr	sl, [r8, #32]
   16508:	ldr	r2, [r3], #8
   1650c:	add	r1, sp, #12
   16510:	str	r2, [sp, #4]
   16514:	str	r3, [sp]
   16518:	add	r2, r5, #8
   1651c:	ldr	r3, [r5]
   16520:	mov	r0, r8
   16524:	blx	sl
   16528:	cmp	r0, #0
   1652c:	strgt	r4, [r6]
   16530:	strle	r5, [r6]
   16534:	addgt	r6, r4, #4
   16538:	addle	r6, r5, #4
   1653c:	ldrgt	r4, [r4, #4]
   16540:	ldrle	r5, [r5, #4]
   16544:	strgt	r7, [sp, #12]
   16548:	b	164d8 <fputs@plt+0x5410>
   1654c:	mov	r0, #0
   16550:	bx	lr
   16554:	ldrd	r2, [r0, #24]
   16558:	mov	r0, #0
   1655c:	strd	r2, [r1]
   16560:	bx	lr
   16564:	ldrb	r3, [r1]
   16568:	cmp	r3, #153	; 0x99
   1656c:	ldrbeq	r3, [r1, #38]	; 0x26
   16570:	ldreq	r2, [r0, #24]
   16574:	mov	r0, #0
   16578:	addeq	r3, r3, r2
   1657c:	strbeq	r3, [r1, #38]	; 0x26
   16580:	bx	lr
   16584:	cmp	r0, #0
   16588:	bxeq	lr
   1658c:	ldr	r3, [r0, #4]
   16590:	tst	r3, #4096	; 0x1000
   16594:	bne	1659c <fputs@plt+0x54d4>
   16598:	bx	lr
   1659c:	tst	r3, #262144	; 0x40000
   165a0:	ldrne	r3, [r0, #20]
   165a4:	ldreq	r0, [r0, #12]
   165a8:	ldrne	r3, [r3, #4]
   165ac:	ldrne	r0, [r3]
   165b0:	b	16584 <fputs@plt+0x54bc>
   165b4:	cmp	r0, #0
   165b8:	bxeq	lr
   165bc:	ldr	r3, [r0, #24]
   165c0:	ldr	r2, [r1]
   165c4:	cmp	r3, r2
   165c8:	strgt	r3, [r1]
   165cc:	bx	lr
   165d0:	push	{r4, r5, r6, r7, r8, lr}
   165d4:	subs	r5, r0, #0
   165d8:	movne	r6, r1
   165dc:	movne	r4, #0
   165e0:	movne	r7, #20
   165e4:	bne	16604 <fputs@plt+0x553c>
   165e8:	pop	{r4, r5, r6, r7, r8, pc}
   165ec:	mul	r3, r7, r4
   165f0:	ldr	r2, [r5, #4]
   165f4:	mov	r1, r6
   165f8:	add	r4, r4, #1
   165fc:	ldr	r0, [r2, r3]
   16600:	bl	165b4 <fputs@plt+0x54ec>
   16604:	ldr	r3, [r5]
   16608:	cmp	r4, r3
   1660c:	blt	165ec <fputs@plt+0x5524>
   16610:	pop	{r4, r5, r6, r7, r8, pc}
   16614:	push	{r4, r5, r6, lr}
   16618:	mov	r4, r0
   1661c:	mov	r5, r1
   16620:	cmp	r4, #0
   16624:	popeq	{r4, r5, r6, pc}
   16628:	ldr	r0, [r4, #32]
   1662c:	mov	r1, r5
   16630:	bl	165b4 <fputs@plt+0x54ec>
   16634:	ldr	r0, [r4, #40]	; 0x28
   16638:	mov	r1, r5
   1663c:	bl	165b4 <fputs@plt+0x54ec>
   16640:	ldr	r0, [r4, #56]	; 0x38
   16644:	mov	r1, r5
   16648:	bl	165b4 <fputs@plt+0x54ec>
   1664c:	ldr	r0, [r4, #60]	; 0x3c
   16650:	mov	r1, r5
   16654:	bl	165b4 <fputs@plt+0x54ec>
   16658:	ldr	r0, [r4]
   1665c:	mov	r1, r5
   16660:	bl	165d0 <fputs@plt+0x5508>
   16664:	ldr	r0, [r4, #36]	; 0x24
   16668:	mov	r1, r5
   1666c:	bl	165d0 <fputs@plt+0x5508>
   16670:	ldr	r0, [r4, #44]	; 0x2c
   16674:	mov	r1, r5
   16678:	bl	165d0 <fputs@plt+0x5508>
   1667c:	ldr	r4, [r4, #48]	; 0x30
   16680:	b	16620 <fputs@plt+0x5558>
   16684:	mov	r2, r0
   16688:	clz	r0, r0
   1668c:	lsr	r0, r0, #5
   16690:	orrs	r3, r0, r1, lsr #31
   16694:	moveq	r0, #20
   16698:	ldreq	r3, [r2]
   1669c:	ldreq	r2, [r2, #4]
   166a0:	mlaeq	r3, r0, r3, r2
   166a4:	strbeq	r1, [r3, #-8]
   166a8:	bx	lr
   166ac:	subs	r2, r0, #0
   166b0:	beq	166d0 <fputs@plt+0x5608>
   166b4:	ldr	r1, [r2]
   166b8:	mov	r0, #0
   166bc:	cmp	r0, r1
   166c0:	mov	r3, r0
   166c4:	mov	ip, #20
   166c8:	blt	166d8 <fputs@plt+0x5610>
   166cc:	bx	lr
   166d0:	mov	r0, r2
   166d4:	bx	lr
   166d8:	push	{r4, lr}
   166dc:	mul	lr, ip, r3
   166e0:	ldr	r4, [r2, #4]
   166e4:	add	r3, r3, #1
   166e8:	cmp	r3, r1
   166ec:	ldr	lr, [r4, lr]
   166f0:	ldr	lr, [lr, #4]
   166f4:	orr	r0, r0, lr
   166f8:	blt	166dc <fputs@plt+0x5614>
   166fc:	pop	{r4, pc}
   16700:	push	{r0, r1, r2, r4, r5, lr}
   16704:	add	r5, sp, #8
   16708:	mov	r3, #0
   1670c:	mov	r4, r0
   16710:	str	r3, [r5, #-4]!
   16714:	ldr	r0, [r0, #12]
   16718:	mov	r1, r5
   1671c:	bl	165b4 <fputs@plt+0x54ec>
   16720:	mov	r1, r5
   16724:	ldr	r0, [r4, #16]
   16728:	bl	165b4 <fputs@plt+0x54ec>
   1672c:	ldr	r3, [r4, #4]
   16730:	tst	r3, #2048	; 0x800
   16734:	beq	16758 <fputs@plt+0x5690>
   16738:	mov	r1, r5
   1673c:	ldr	r0, [r4, #20]
   16740:	bl	16614 <fputs@plt+0x554c>
   16744:	ldr	r3, [sp, #4]
   16748:	add	r3, r3, #1
   1674c:	str	r3, [r4, #24]
   16750:	add	sp, sp, #12
   16754:	pop	{r4, r5, pc}
   16758:	ldr	r0, [r4, #20]
   1675c:	cmp	r0, #0
   16760:	beq	16744 <fputs@plt+0x567c>
   16764:	mov	r1, r5
   16768:	bl	165d0 <fputs@plt+0x5508>
   1676c:	ldr	r0, [r4, #20]
   16770:	bl	166ac <fputs@plt+0x55e4>
   16774:	ldr	r3, [pc, #16]	; 1678c <fputs@plt+0x56c4>
   16778:	and	r3, r3, r0
   1677c:	ldr	r0, [r4, #4]
   16780:	orr	r0, r0, r3
   16784:	str	r0, [r4, #4]
   16788:	b	16744 <fputs@plt+0x567c>
   1678c:	eoreq	r0, r0, r0, lsl #2
   16790:	mov	r3, #0
   16794:	strb	r3, [r0, #20]
   16798:	mov	r0, #2
   1679c:	bx	lr
   167a0:	ldrb	r3, [r0]
   167a4:	add	r2, r3, #101	; 0x65
   167a8:	uxtb	r2, r2
   167ac:	cmp	r2, #1
   167b0:	bls	167dc <fputs@plt+0x5714>
   167b4:	cmp	r3, #157	; 0x9d
   167b8:	ldrbeq	r3, [r0, #38]	; 0x26
   167bc:	cmp	r3, #134	; 0x86
   167c0:	bhi	167e4 <fputs@plt+0x571c>
   167c4:	cmp	r3, #132	; 0x84
   167c8:	bcs	16820 <fputs@plt+0x5758>
   167cc:	cmp	r3, #97	; 0x61
   167d0:	beq	16820 <fputs@plt+0x5758>
   167d4:	mov	r0, #1
   167d8:	bx	lr
   167dc:	ldr	r0, [r0, #12]
   167e0:	b	167a0 <fputs@plt+0x56d8>
   167e4:	cmp	r3, #152	; 0x98
   167e8:	bne	167d4 <fputs@plt+0x570c>
   167ec:	ldr	r3, [r0, #4]
   167f0:	ands	r3, r3, #1048576	; 0x100000
   167f4:	bne	167d4 <fputs@plt+0x570c>
   167f8:	ldrsh	r2, [r0, #32]
   167fc:	cmp	r2, #0
   16800:	blt	16820 <fputs@plt+0x5758>
   16804:	ldr	r3, [r0, #44]	; 0x2c
   16808:	ldr	r3, [r3, #4]
   1680c:	add	r3, r3, r2, lsl #4
   16810:	ldrb	r0, [r3, #12]
   16814:	clz	r0, r0
   16818:	lsr	r0, r0, #5
   1681c:	bx	lr
   16820:	mov	r0, #0
   16824:	bx	lr
   16828:	cmp	r1, #65	; 0x41
   1682c:	bne	1683c <fputs@plt+0x5774>
   16830:	mov	r0, #1
   16834:	bx	lr
   16838:	ldr	r0, [r0, #12]
   1683c:	ldrb	r3, [r0]
   16840:	add	r2, r3, #101	; 0x65
   16844:	uxtb	r2, r2
   16848:	cmp	r2, #1
   1684c:	bls	16838 <fputs@plt+0x5770>
   16850:	cmp	r3, #157	; 0x9d
   16854:	ldrbeq	r3, [r0, #38]	; 0x26
   16858:	cmp	r3, #133	; 0x85
   1685c:	beq	168ac <fputs@plt+0x57e4>
   16860:	bhi	1687c <fputs@plt+0x57b4>
   16864:	cmp	r3, #97	; 0x61
   16868:	beq	168c0 <fputs@plt+0x57f8>
   1686c:	cmp	r3, #132	; 0x84
   16870:	beq	16898 <fputs@plt+0x57d0>
   16874:	mov	r0, #0
   16878:	bx	lr
   1687c:	cmp	r3, #134	; 0x86
   16880:	beq	16830 <fputs@plt+0x5768>
   16884:	cmp	r3, #152	; 0x98
   16888:	bne	16874 <fputs@plt+0x57ac>
   1688c:	ldrsh	r3, [r0, #32]
   16890:	cmp	r3, #0
   16894:	bge	16874 <fputs@plt+0x57ac>
   16898:	sub	r0, r1, #67	; 0x43
   1689c:	cmp	r0, #1
   168a0:	movhi	r0, #0
   168a4:	movls	r0, #1
   168a8:	bx	lr
   168ac:	sub	r0, r1, #67	; 0x43
   168b0:	tst	r0, #253	; 0xfd
   168b4:	moveq	r0, #1
   168b8:	movne	r0, #0
   168bc:	bx	lr
   168c0:	sub	r0, r1, #66	; 0x42
   168c4:	clz	r0, r0
   168c8:	lsr	r0, r0, #5
   168cc:	bx	lr
   168d0:	mov	r3, r0
   168d4:	ldrb	r0, [r0, #19]
   168d8:	cmp	r0, #0
   168dc:	ldreq	r0, [r3, #76]	; 0x4c
   168e0:	addeq	r0, r0, #1
   168e4:	subne	r0, r0, #1
   168e8:	streq	r0, [r3, #76]	; 0x4c
   168ec:	uxtbne	r0, r0
   168f0:	strbne	r0, [r3, #19]
   168f4:	addne	r3, r3, r0, lsl #2
   168f8:	ldrne	r0, [r3, #28]
   168fc:	bx	lr
   16900:	ldr	r2, [r0, #60]	; 0x3c
   16904:	mov	r3, r0
   16908:	cmp	r2, r1
   1690c:	ldrge	r0, [r0, #64]	; 0x40
   16910:	ldrlt	r2, [r3, #76]	; 0x4c
   16914:	addge	ip, r0, r1
   16918:	addlt	r1, r1, r2
   1691c:	subge	r1, r2, r1
   16920:	strge	ip, [r3, #64]	; 0x40
   16924:	strge	r1, [r3, #60]	; 0x3c
   16928:	addlt	r0, r2, #1
   1692c:	strlt	r1, [r3, #76]	; 0x4c
   16930:	bx	lr
   16934:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   16938:	mov	r7, r0
   1693c:	mov	r9, r1
   16940:	mov	r8, r2
   16944:	mov	r4, #0
   16948:	ldr	r3, [r7, #20]
   1694c:	cmp	r4, r3
   16950:	blt	1695c <fputs@plt+0x5894>
   16954:	mov	r0, #0
   16958:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1695c:	cmp	r4, #1
   16960:	eorle	r6, r4, #1
   16964:	movgt	r6, r4
   16968:	cmp	r8, #0
   1696c:	ldr	r5, [r7, #16]
   16970:	beq	16990 <fputs@plt+0x58c8>
   16974:	ldr	r1, [r5, r6, lsl #4]
   16978:	mov	r0, r8
   1697c:	bl	1407c <fputs@plt+0x2fb4>
   16980:	cmp	r0, #0
   16984:	beq	16990 <fputs@plt+0x58c8>
   16988:	add	r4, r4, #1
   1698c:	b	16948 <fputs@plt+0x5880>
   16990:	add	r5, r5, r6, lsl #4
   16994:	mov	r1, r9
   16998:	ldr	r0, [r5, #12]
   1699c:	add	r0, r0, #8
   169a0:	bl	14ef8 <fputs@plt+0x3e30>
   169a4:	cmp	r0, #0
   169a8:	beq	16988 <fputs@plt+0x58c0>
   169ac:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   169b0:	push	{r4, r5, r6, r7, r8, lr}
   169b4:	mov	r5, r0
   169b8:	mov	r7, r1
   169bc:	mov	r6, r2
   169c0:	mov	r4, #0
   169c4:	ldr	r3, [r5, #20]
   169c8:	cmp	r4, r3
   169cc:	blt	169d8 <fputs@plt+0x5910>
   169d0:	mov	r0, #0
   169d4:	pop	{r4, r5, r6, r7, r8, pc}
   169d8:	cmp	r4, #1
   169dc:	eorle	r3, r4, #1
   169e0:	movgt	r3, r4
   169e4:	ldr	r2, [r5, #16]
   169e8:	cmp	r6, #0
   169ec:	add	r8, r2, r3, lsl #4
   169f0:	beq	16a10 <fputs@plt+0x5948>
   169f4:	ldr	r1, [r2, r3, lsl #4]
   169f8:	mov	r0, r6
   169fc:	bl	1407c <fputs@plt+0x2fb4>
   16a00:	cmp	r0, #0
   16a04:	beq	16a10 <fputs@plt+0x5948>
   16a08:	add	r4, r4, #1
   16a0c:	b	169c4 <fputs@plt+0x58fc>
   16a10:	ldr	r0, [r8, #12]
   16a14:	mov	r1, r7
   16a18:	add	r0, r0, #24
   16a1c:	bl	14ef8 <fputs@plt+0x3e30>
   16a20:	cmp	r0, #0
   16a24:	beq	16a08 <fputs@plt+0x5940>
   16a28:	pop	{r4, r5, r6, r7, r8, pc}
   16a2c:	push	{r4, r5, r6, lr}
   16a30:	subs	r6, r1, #0
   16a34:	mvneq	r4, #0
   16a38:	beq	16a5c <fputs@plt+0x5994>
   16a3c:	ldr	r4, [r0, #20]
   16a40:	sub	r4, r4, #1
   16a44:	lsl	r5, r4, #4
   16a48:	sub	r3, r5, #16
   16a4c:	ldr	r5, [r0, #16]
   16a50:	add	r5, r5, r3
   16a54:	cmp	r4, #0
   16a58:	bge	16a64 <fputs@plt+0x599c>
   16a5c:	mov	r0, r4
   16a60:	pop	{r4, r5, r6, pc}
   16a64:	ldr	r0, [r5, #16]
   16a68:	mov	r1, r6
   16a6c:	bl	1407c <fputs@plt+0x2fb4>
   16a70:	sub	r5, r5, #16
   16a74:	cmp	r0, #0
   16a78:	beq	16a5c <fputs@plt+0x5994>
   16a7c:	sub	r4, r4, #1
   16a80:	b	16a54 <fputs@plt+0x598c>
   16a84:	ldrh	r2, [r0, #52]	; 0x34
   16a88:	mov	r3, #0
   16a8c:	cmp	r3, r2
   16a90:	blt	16ab0 <fputs@plt+0x59e8>
   16a94:	mvn	r0, #0
   16a98:	bx	lr
   16a9c:	add	r3, r3, #1
   16aa0:	cmp	r3, r2
   16aa4:	blt	16ab4 <fputs@plt+0x59ec>
   16aa8:	mvn	r0, #0
   16aac:	pop	{pc}		; (ldr pc, [sp], #4)
   16ab0:	push	{lr}		; (str lr, [sp, #-4]!)
   16ab4:	lsl	ip, r3, #1
   16ab8:	ldr	lr, [r0, #4]
   16abc:	ldrsh	ip, [lr, ip]
   16ac0:	cmp	ip, r1
   16ac4:	bne	16a9c <fputs@plt+0x59d4>
   16ac8:	sxth	r0, r3
   16acc:	pop	{pc}		; (ldr pc, [sp], #4)
   16ad0:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16ad4:	mov	r2, #0
   16ad8:	ldr	r7, [pc, #424]	; 16c88 <fputs@plt+0x5bc0>
   16adc:	ldr	r8, [pc, #424]	; 16c8c <fputs@plt+0x5bc4>
   16ae0:	ldr	r9, [pc, #424]	; 16c90 <fputs@plt+0x5bc8>
   16ae4:	ldr	ip, [pc, #424]	; 16c94 <fputs@plt+0x5bcc>
   16ae8:	ldr	lr, [pc, #424]	; 16c98 <fputs@plt+0x5bd0>
   16aec:	ldr	r6, [pc, #424]	; 16c9c <fputs@plt+0x5bd4>
   16af0:	ldr	sl, [pc, #424]	; 16ca0 <fputs@plt+0x5bd8>
   16af4:	mov	r5, r1
   16af8:	mov	r4, #67	; 0x43
   16afc:	mov	r3, r2
   16b00:	ldrb	r1, [r0], #1
   16b04:	cmp	r1, #0
   16b08:	bne	16b38 <fputs@plt+0x5a70>
   16b0c:	cmp	r5, #0
   16b10:	beq	16c7c <fputs@plt+0x5bb4>
   16b14:	mov	r3, #1
   16b18:	cmp	r4, #66	; 0x42
   16b1c:	strb	r3, [r5]
   16b20:	bhi	16c7c <fputs@plt+0x5bb4>
   16b24:	cmp	r2, #0
   16b28:	ldrne	r1, [pc, #372]	; 16ca4 <fputs@plt+0x5bdc>
   16b2c:	bne	16c6c <fputs@plt+0x5ba4>
   16b30:	mov	r3, #5
   16b34:	b	16c64 <fputs@plt+0x5b9c>
   16b38:	ldr	fp, [pc, #356]	; 16ca4 <fputs@plt+0x5bdc>
   16b3c:	add	r1, fp, r1
   16b40:	ldrb	r1, [r1, #64]	; 0x40
   16b44:	add	r3, r1, r3, lsl #8
   16b48:	ldr	r1, [pc, #344]	; 16ca8 <fputs@plt+0x5be0>
   16b4c:	cmp	r3, r1
   16b50:	beq	16bec <fputs@plt+0x5b24>
   16b54:	cmp	r3, r7
   16b58:	beq	16bf0 <fputs@plt+0x5b28>
   16b5c:	cmp	r3, r8
   16b60:	beq	16bf0 <fputs@plt+0x5b28>
   16b64:	cmp	r3, r9
   16b68:	bne	16b8c <fputs@plt+0x5ac4>
   16b6c:	sub	r1, r4, #67	; 0x43
   16b70:	tst	r1, #253	; 0xfd
   16b74:	bne	16b8c <fputs@plt+0x5ac4>
   16b78:	ldrb	r1, [r0]
   16b7c:	mov	r4, #65	; 0x41
   16b80:	cmp	r1, #40	; 0x28
   16b84:	moveq	r2, r0
   16b88:	b	16b00 <fputs@plt+0x5a38>
   16b8c:	cmp	r3, ip
   16b90:	cmpeq	r4, #67	; 0x43
   16b94:	sub	r1, r4, #67	; 0x43
   16b98:	clz	r1, r1
   16b9c:	lsr	r1, r1, #5
   16ba0:	beq	16bf8 <fputs@plt+0x5b30>
   16ba4:	cmp	r3, lr
   16ba8:	movne	fp, #0
   16bac:	andeq	fp, r1, #1
   16bb0:	cmp	fp, #0
   16bb4:	bne	16c04 <fputs@plt+0x5b3c>
   16bb8:	cmp	r3, r6
   16bbc:	movne	r1, #0
   16bc0:	andeq	r1, r1, #1
   16bc4:	cmp	r1, #0
   16bc8:	bne	16c10 <fputs@plt+0x5b48>
   16bcc:	bic	r1, r3, #-16777216	; 0xff000000
   16bd0:	cmp	r1, sl
   16bd4:	bne	16b00 <fputs@plt+0x5a38>
   16bd8:	cmp	r5, #0
   16bdc:	movne	r3, #1
   16be0:	strbne	r3, [r5]
   16be4:	mov	r4, #68	; 0x44
   16be8:	b	16c7c <fputs@plt+0x5bb4>
   16bec:	mov	r2, r0
   16bf0:	mov	r4, #66	; 0x42
   16bf4:	b	16b00 <fputs@plt+0x5a38>
   16bf8:	mov	r4, #69	; 0x45
   16bfc:	mov	r3, ip
   16c00:	b	16b00 <fputs@plt+0x5a38>
   16c04:	mov	r4, #69	; 0x45
   16c08:	mov	r3, lr
   16c0c:	b	16b00 <fputs@plt+0x5a38>
   16c10:	mov	r4, #69	; 0x45
   16c14:	mov	r3, r6
   16c18:	b	16b00 <fputs@plt+0x5a38>
   16c1c:	add	r3, r1, r3
   16c20:	ldrb	r3, [r3, #320]	; 0x140
   16c24:	tst	r3, #4
   16c28:	beq	16c6c <fputs@plt+0x5ba4>
   16c2c:	add	r1, sp, #8
   16c30:	mov	r3, #0
   16c34:	str	r3, [r1, #-4]!
   16c38:	bl	14b7c <fputs@plt+0x3ab4>
   16c3c:	ldr	r3, [sp, #4]
   16c40:	cmp	r3, #0
   16c44:	add	r2, r3, #3
   16c48:	movlt	r3, r2
   16c4c:	asr	r3, r3, #2
   16c50:	add	r3, r3, #1
   16c54:	cmp	r3, #255	; 0xff
   16c58:	movgt	r3, #255	; 0xff
   16c5c:	str	r3, [sp, #4]
   16c60:	ldr	r3, [sp, #4]
   16c64:	strb	r3, [r5]
   16c68:	b	16c7c <fputs@plt+0x5bb4>
   16c6c:	mov	r0, r2
   16c70:	ldrb	r3, [r2], #1
   16c74:	cmp	r3, #0
   16c78:	bne	16c1c <fputs@plt+0x5b54>
   16c7c:	mov	r0, r4
   16c80:	add	sp, sp, #12
   16c84:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16c88:	cmnvs	ip, #392	; 0x188
   16c8c:	strbtvc	r7, [r5], #-2164	; 0xfffff78c
   16c90:	rsbvs	r6, ip, #392	; 0x188
   16c94:	rsbvc	r6, r5, #108, 2
   16c98:	strbtvs	r6, [ip], -r1, ror #30
   16c9c:	strbtvs	r7, [pc], #-1378	; 16ca4 <fputs@plt+0x5bdc>
   16ca0:	rsbeq	r6, r9, r4, ror lr
   16ca4:			; <UNDEFINED> instruction: 0x00072ab8
   16ca8:	cmnvs	r8, #-2147483620	; 0x8000001c
   16cac:	push	{r4, lr}
   16cb0:	bl	16584 <fputs@plt+0x54bc>
   16cb4:	ldr	r1, [r0, #4]
   16cb8:	ands	r1, r1, #512	; 0x200
   16cbc:	bne	16d30 <fputs@plt+0x5c68>
   16cc0:	ldrb	r3, [r0]
   16cc4:	cmp	r3, #119	; 0x77
   16cc8:	ldreq	r3, [r0, #20]
   16ccc:	ldreq	r3, [r3]
   16cd0:	ldreq	r3, [r3, #4]
   16cd4:	ldreq	r0, [r3]
   16cd8:	beq	16cb0 <fputs@plt+0x5be8>
   16cdc:	cmp	r3, #38	; 0x26
   16ce0:	bne	16cf0 <fputs@plt+0x5c28>
   16ce4:	ldr	r0, [r0, #8]
   16ce8:	pop	{r4, lr}
   16cec:	b	16ad0 <fputs@plt+0x5a08>
   16cf0:	and	r2, r3, #253	; 0xfd
   16cf4:	cmp	r3, #157	; 0x9d
   16cf8:	cmpne	r2, #152	; 0x98
   16cfc:	bne	16d28 <fputs@plt+0x5c60>
   16d00:	ldr	r3, [r0, #44]	; 0x2c
   16d04:	cmp	r3, #0
   16d08:	beq	16d28 <fputs@plt+0x5c60>
   16d0c:	ldrsh	r2, [r0, #32]
   16d10:	cmp	r2, #0
   16d14:	blt	16d38 <fputs@plt+0x5c70>
   16d18:	ldr	r3, [r3, #4]
   16d1c:	add	r3, r3, r2, lsl #4
   16d20:	ldrb	r0, [r3, #13]
   16d24:	pop	{r4, pc}
   16d28:	ldrb	r0, [r0, #1]
   16d2c:	pop	{r4, pc}
   16d30:	mov	r0, #0
   16d34:	pop	{r4, pc}
   16d38:	mov	r0, #68	; 0x44
   16d3c:	pop	{r4, pc}
   16d40:	push	{r4, lr}
   16d44:	mov	r4, r1
   16d48:	bl	16cac <fputs@plt+0x5be4>
   16d4c:	cmp	r0, #0
   16d50:	cmpne	r4, #0
   16d54:	beq	16d6c <fputs@plt+0x5ca4>
   16d58:	cmp	r4, #66	; 0x42
   16d5c:	cmpls	r0, #66	; 0x42
   16d60:	movls	r0, #65	; 0x41
   16d64:	movhi	r0, #67	; 0x43
   16d68:	pop	{r4, pc}
   16d6c:	orr	r3, r0, r4
   16d70:	tst	r3, #255	; 0xff
   16d74:	addne	r0, r0, r4
   16d78:	uxtbne	r0, r0
   16d7c:	moveq	r0, #65	; 0x41
   16d80:	pop	{r4, pc}
   16d84:	push	{r4, lr}
   16d88:	mov	r4, r0
   16d8c:	ldr	r0, [r0, #12]
   16d90:	bl	16cac <fputs@plt+0x5be4>
   16d94:	mov	r1, r0
   16d98:	ldr	r0, [r4, #16]
   16d9c:	cmp	r0, #0
   16da0:	beq	16dac <fputs@plt+0x5ce4>
   16da4:	pop	{r4, lr}
   16da8:	b	16d40 <fputs@plt+0x5c78>
   16dac:	ldr	r3, [r4, #4]
   16db0:	tst	r3, #2048	; 0x800
   16db4:	ldrne	r3, [r4, #20]
   16db8:	ldrne	r3, [r3]
   16dbc:	ldrne	r3, [r3, #4]
   16dc0:	ldrne	r0, [r3]
   16dc4:	bne	16da4 <fputs@plt+0x5cdc>
   16dc8:	cmp	r1, #0
   16dcc:	movne	r0, r1
   16dd0:	moveq	r0, #65	; 0x41
   16dd4:	pop	{r4, pc}
   16dd8:	push	{r4, lr}
   16ddc:	mov	r4, r1
   16de0:	bl	16d84 <fputs@plt+0x5cbc>
   16de4:	cmp	r0, #65	; 0x41
   16de8:	beq	16e14 <fputs@plt+0x5d4c>
   16dec:	cmp	r0, #66	; 0x42
   16df0:	bne	16e04 <fputs@plt+0x5d3c>
   16df4:	sub	r0, r4, #66	; 0x42
   16df8:	clz	r0, r0
   16dfc:	lsr	r0, r0, #5
   16e00:	pop	{r4, pc}
   16e04:	cmp	r4, #66	; 0x42
   16e08:	movls	r0, #0
   16e0c:	movhi	r0, #1
   16e10:	pop	{r4, pc}
   16e14:	mov	r0, #1
   16e18:	pop	{r4, pc}
   16e1c:	ldr	r3, [r0, #12]
   16e20:	push	{r4, r5, r6, lr}
   16e24:	mov	r4, r0
   16e28:	ldr	ip, [r3, #4]
   16e2c:	mov	r3, #0
   16e30:	ldrh	r1, [r0, #52]	; 0x34
   16e34:	mov	lr, #1
   16e38:	mov	r0, r3
   16e3c:	cmp	r3, r1
   16e40:	blt	16e58 <fputs@plt+0x5d90>
   16e44:	lsl	r0, r0, #2
   16e48:	mov	r1, #0
   16e4c:	bl	14d98 <fputs@plt+0x3cd0>
   16e50:	strh	r0, [r4, #48]	; 0x30
   16e54:	pop	{r4, r5, r6, pc}
   16e58:	ldr	r5, [r4, #4]
   16e5c:	lsl	r2, r3, #1
   16e60:	add	r3, r3, #1
   16e64:	ldrsh	r2, [r5, r2]
   16e68:	cmp	r2, #0
   16e6c:	addge	r2, ip, r2, lsl #4
   16e70:	movlt	r2, lr
   16e74:	ldrbge	r2, [r2, #14]
   16e78:	add	r0, r0, r2
   16e7c:	b	16e3c <fputs@plt+0x5d74>
   16e80:	push	{r4, r5, r6, r7, r8, lr}
   16e84:	subs	r5, r0, #0
   16e88:	movne	r6, r1
   16e8c:	ldrne	r7, [r5, #4]
   16e90:	movne	r4, #0
   16e94:	bne	16ec0 <fputs@plt+0x5df8>
   16e98:	mvn	r4, #0
   16e9c:	mov	r0, r4
   16ea0:	pop	{r4, r5, r6, r7, r8, pc}
   16ea4:	ldr	r3, [r5]
   16ea8:	mov	r1, r6
   16eac:	ldr	r0, [r3, r4, lsl #3]
   16eb0:	bl	1407c <fputs@plt+0x2fb4>
   16eb4:	cmp	r0, #0
   16eb8:	beq	16e9c <fputs@plt+0x5dd4>
   16ebc:	add	r4, r4, #1
   16ec0:	cmp	r4, r7
   16ec4:	blt	16ea4 <fputs@plt+0x5ddc>
   16ec8:	b	16e98 <fputs@plt+0x5dd0>
   16ecc:	push	{r4, r5, r6, r7, r8, lr}
   16ed0:	subs	r6, r1, #0
   16ed4:	movne	r5, r0
   16ed8:	addne	r4, r6, #8
   16edc:	movne	r7, #0
   16ee0:	bne	16f24 <fputs@plt+0x5e5c>
   16ee4:	pop	{r4, r5, r6, r7, r8, pc}
   16ee8:	ldr	r3, [r4, #44]	; 0x2c
   16eec:	cmp	r3, #0
   16ef0:	popge	{r4, r5, r6, r7, r8, pc}
   16ef4:	ldr	r3, [r5, #72]	; 0x48
   16ef8:	add	r2, r3, #1
   16efc:	str	r2, [r5, #72]	; 0x48
   16f00:	str	r3, [r4, #44]	; 0x2c
   16f04:	ldr	r3, [r4, #20]
   16f08:	cmp	r3, #0
   16f0c:	beq	16f1c <fputs@plt+0x5e54>
   16f10:	ldr	r1, [r3, #28]
   16f14:	mov	r0, r5
   16f18:	bl	16ecc <fputs@plt+0x5e04>
   16f1c:	add	r7, r7, #1
   16f20:	add	r4, r4, #72	; 0x48
   16f24:	ldr	r3, [r6]
   16f28:	cmp	r7, r3
   16f2c:	blt	16ee8 <fputs@plt+0x5e20>
   16f30:	pop	{r4, r5, r6, r7, r8, pc}
   16f34:	ldr	r3, [r0, #416]	; 0x1a0
   16f38:	cmp	r3, #0
   16f3c:	movne	r0, r3
   16f40:	mov	r3, #1
   16f44:	strb	r3, [r0, #21]
   16f48:	bx	lr
   16f4c:	cmn	r1, #2
   16f50:	bne	16f6c <fputs@plt+0x5ea4>
   16f54:	ldr	r3, [r0, #12]
   16f58:	cmp	r3, #0
   16f5c:	movne	r3, #6
   16f60:	moveq	r3, #0
   16f64:	mov	r0, r3
   16f68:	bx	lr
   16f6c:	ldrsb	r3, [r0]
   16f70:	cmp	r1, r3
   16f74:	beq	16f8c <fputs@plt+0x5ec4>
   16f78:	cmp	r3, #0
   16f7c:	movlt	r3, #1
   16f80:	blt	16f90 <fputs@plt+0x5ec8>
   16f84:	mov	r3, #0
   16f88:	b	16f64 <fputs@plt+0x5e9c>
   16f8c:	mov	r3, #4
   16f90:	ldrh	r1, [r0, #2]
   16f94:	and	r0, r1, #3
   16f98:	cmp	r2, r0
   16f9c:	addeq	r3, r3, #2
   16fa0:	beq	16f64 <fputs@plt+0x5e9c>
   16fa4:	and	r2, r2, #2
   16fa8:	tst	r2, r1
   16fac:	addne	r3, r3, #1
   16fb0:	b	16f64 <fputs@plt+0x5e9c>
   16fb4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16fb8:	mov	r5, r3
   16fbc:	ldrb	r7, [r2, #1]
   16fc0:	ldrb	r3, [r2]
   16fc4:	ldrb	r9, [r2, #3]
   16fc8:	sub	sp, sp, #28
   16fcc:	ldr	sl, [pc, #976]	; 173a4 <fputs@plt+0x62dc>
   16fd0:	mov	r4, r2
   16fd4:	str	r3, [sp, #8]
   16fd8:	mov	r3, #0
   16fdc:	str	r0, [sp, #20]
   16fe0:	str	r1, [sp, #16]
   16fe4:	str	r3, [sp, #4]
   16fe8:	ldr	r3, [sp, #20]
   16fec:	ldrsb	r2, [r3]
   16ff0:	cmp	r2, #0
   16ff4:	addge	r2, r3, #1
   16ff8:	strge	r2, [sp, #20]
   16ffc:	ldrbge	fp, [r3]
   17000:	bge	17010 <fputs@plt+0x5f48>
   17004:	add	r0, sp, #20
   17008:	bl	13ea8 <fputs@plt+0x2de0>
   1700c:	mov	fp, r0
   17010:	cmp	fp, #0
   17014:	ldreq	r3, [sp, #16]
   17018:	ldrbeq	r0, [r3]
   1701c:	clzeq	r0, r0
   17020:	lsreq	r0, r0, #5
   17024:	beq	17098 <fputs@plt+0x5fd0>
   17028:	ldr	r3, [sp, #8]
   1702c:	cmp	fp, r3
   17030:	bne	171f8 <fputs@plt+0x6130>
   17034:	ldr	r3, [sp, #20]
   17038:	ldrsb	r2, [r3]
   1703c:	cmp	r2, #0
   17040:	addge	r2, r3, #1
   17044:	strge	r2, [sp, #20]
   17048:	ldrbge	r6, [r3]
   1704c:	bge	1705c <fputs@plt+0x5f94>
   17050:	add	r0, sp, #20
   17054:	bl	13ea8 <fputs@plt+0x2de0>
   17058:	mov	r6, r0
   1705c:	cmp	r6, fp
   17060:	beq	1707c <fputs@plt+0x5fb4>
   17064:	cmp	r6, r7
   17068:	beq	17084 <fputs@plt+0x5fbc>
   1706c:	cmp	r6, #0
   17070:	bne	170a0 <fputs@plt+0x5fd8>
   17074:	mov	r0, #1
   17078:	b	17098 <fputs@plt+0x5fd0>
   1707c:	cmp	fp, r7
   17080:	bne	17034 <fputs@plt+0x5f6c>
   17084:	add	r0, sp, #16
   17088:	bl	13ea8 <fputs@plt+0x2de0>
   1708c:	cmp	r0, #0
   17090:	bne	17034 <fputs@plt+0x5f6c>
   17094:	mov	r0, #0
   17098:	add	sp, sp, #28
   1709c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   170a0:	cmp	r6, r5
   170a4:	bne	170c4 <fputs@plt+0x5ffc>
   170a8:	ldrb	r3, [r4, #2]
   170ac:	cmp	r3, #0
   170b0:	bne	17180 <fputs@plt+0x60b8>
   170b4:	add	r0, sp, #20
   170b8:	bl	13ea8 <fputs@plt+0x2de0>
   170bc:	subs	r6, r0, #0
   170c0:	beq	17094 <fputs@plt+0x5fcc>
   170c4:	cmp	r6, #128	; 0x80
   170c8:	bhi	171c8 <fputs@plt+0x6100>
   170cc:	cmp	r9, #0
   170d0:	moveq	r7, r6
   170d4:	ldrne	r3, [pc, #712]	; 173a4 <fputs@plt+0x62dc>
   170d8:	addne	r3, r3, r6
   170dc:	ldrbne	r7, [r3, #320]	; 0x140
   170e0:	andne	r7, r7, #32
   170e4:	bicne	r7, r6, r7
   170e8:	ldrbne	r6, [r3, #64]	; 0x40
   170ec:	ldr	r3, [sp, #16]
   170f0:	add	r1, r3, #1
   170f4:	str	r1, [sp, #16]
   170f8:	ldrb	r3, [r3]
   170fc:	cmp	r3, #0
   17100:	beq	17094 <fputs@plt+0x5fcc>
   17104:	cmp	r6, r3
   17108:	cmpne	r7, r3
   1710c:	bne	170ec <fputs@plt+0x6024>
   17110:	mov	r3, r5
   17114:	mov	r2, r4
   17118:	ldr	r0, [sp, #20]
   1711c:	bl	16fb4 <fputs@plt+0x5eec>
   17120:	cmp	r0, #0
   17124:	beq	170ec <fputs@plt+0x6024>
   17128:	b	17074 <fputs@plt+0x5fac>
   1712c:	add	r3, r3, #1
   17130:	str	r3, [sp, #16]
   17134:	b	1716c <fputs@plt+0x60a4>
   17138:	ldr	r0, [sp, #20]
   1713c:	mov	r3, r6
   17140:	mov	r2, r4
   17144:	sub	r0, r0, #1
   17148:	bl	16fb4 <fputs@plt+0x5eec>
   1714c:	cmp	r0, #0
   17150:	bne	17190 <fputs@plt+0x60c8>
   17154:	ldr	r3, [sp, #16]
   17158:	add	r2, r3, #1
   1715c:	str	r2, [sp, #16]
   17160:	ldrb	r3, [r3]
   17164:	cmp	r3, #191	; 0xbf
   17168:	bls	17180 <fputs@plt+0x60b8>
   1716c:	ldr	r3, [sp, #16]
   17170:	ldrb	r2, [r3]
   17174:	and	r2, r2, #192	; 0xc0
   17178:	cmp	r2, #128	; 0x80
   1717c:	beq	1712c <fputs@plt+0x6064>
   17180:	ldr	r1, [sp, #16]
   17184:	ldrb	r3, [r1]
   17188:	cmp	r3, #0
   1718c:	bne	17138 <fputs@plt+0x6070>
   17190:	ldr	r3, [sp, #16]
   17194:	ldrb	r0, [r3]
   17198:	adds	r0, r0, #0
   1719c:	movne	r0, #1
   171a0:	b	17098 <fputs@plt+0x5fd0>
   171a4:	cmp	r6, r0
   171a8:	bne	171c8 <fputs@plt+0x6100>
   171ac:	mov	r3, r5
   171b0:	mov	r2, r4
   171b4:	ldr	r1, [sp, #16]
   171b8:	ldr	r0, [sp, #20]
   171bc:	bl	16fb4 <fputs@plt+0x5eec>
   171c0:	cmp	r0, #0
   171c4:	bne	17074 <fputs@plt+0x5fac>
   171c8:	ldr	r3, [sp, #16]
   171cc:	ldrsb	r2, [r3]
   171d0:	cmp	r2, #0
   171d4:	addge	r2, r3, #1
   171d8:	strge	r2, [sp, #16]
   171dc:	ldrbge	r0, [r3]
   171e0:	bge	171ec <fputs@plt+0x6124>
   171e4:	add	r0, sp, #16
   171e8:	bl	13ea8 <fputs@plt+0x2de0>
   171ec:	cmp	r0, #0
   171f0:	bne	171a4 <fputs@plt+0x60dc>
   171f4:	b	17094 <fputs@plt+0x5fcc>
   171f8:	cmp	fp, r5
   171fc:	bne	17224 <fputs@plt+0x615c>
   17200:	ldrb	r3, [r4, #2]
   17204:	cmp	r3, #0
   17208:	bne	172ac <fputs@plt+0x61e4>
   1720c:	add	r0, sp, #20
   17210:	bl	13ea8 <fputs@plt+0x2de0>
   17214:	subs	fp, r0, #0
   17218:	beq	17094 <fputs@plt+0x5fcc>
   1721c:	ldr	r3, [sp, #20]
   17220:	str	r3, [sp, #4]
   17224:	ldr	r3, [sp, #16]
   17228:	ldrsb	r2, [r3]
   1722c:	cmp	r2, #0
   17230:	addge	r2, r3, #1
   17234:	strge	r2, [sp, #16]
   17238:	ldrbge	r0, [r3]
   1723c:	bge	17248 <fputs@plt+0x6180>
   17240:	add	r0, sp, #16
   17244:	bl	13ea8 <fputs@plt+0x2de0>
   17248:	cmp	fp, r0
   1724c:	beq	16fe8 <fputs@plt+0x5f20>
   17250:	adds	r3, r9, #0
   17254:	movne	r3, #1
   17258:	cmp	fp, #127	; 0x7f
   1725c:	movhi	r3, #0
   17260:	cmp	r0, #127	; 0x7f
   17264:	movhi	r3, #0
   17268:	andls	r3, r3, #1
   1726c:	cmp	r3, #0
   17270:	beq	1728c <fputs@plt+0x61c4>
   17274:	add	r2, sl, fp
   17278:	add	r3, sl, r0
   1727c:	ldrb	r2, [r2, #64]	; 0x40
   17280:	ldrb	r3, [r3, #64]	; 0x40
   17284:	cmp	r2, r3
   17288:	beq	16fe8 <fputs@plt+0x5f20>
   1728c:	cmp	fp, r7
   17290:	bne	17094 <fputs@plt+0x5fcc>
   17294:	ldr	r3, [sp, #20]
   17298:	ldr	r2, [sp, #4]
   1729c:	cmp	r3, r2
   172a0:	cmpne	r0, #0
   172a4:	bne	16fe8 <fputs@plt+0x5f20>
   172a8:	b	17094 <fputs@plt+0x5fcc>
   172ac:	add	r0, sp, #16
   172b0:	bl	13ea8 <fputs@plt+0x2de0>
   172b4:	subs	r6, r0, #0
   172b8:	beq	17094 <fputs@plt+0x5fcc>
   172bc:	add	r0, sp, #20
   172c0:	bl	13ea8 <fputs@plt+0x2de0>
   172c4:	cmp	r0, #94	; 0x5e
   172c8:	mov	r3, r0
   172cc:	movne	fp, #0
   172d0:	bne	172e4 <fputs@plt+0x621c>
   172d4:	add	r0, sp, #20
   172d8:	bl	13ea8 <fputs@plt+0x2de0>
   172dc:	mov	fp, #1
   172e0:	mov	r3, r0
   172e4:	cmp	r3, #93	; 0x5d
   172e8:	movne	r8, #0
   172ec:	bne	17308 <fputs@plt+0x6240>
   172f0:	add	r0, sp, #20
   172f4:	bl	13ea8 <fputs@plt+0x2de0>
   172f8:	sub	r8, r6, #93	; 0x5d
   172fc:	clz	r8, r8
   17300:	lsr	r8, r8, #5
   17304:	mov	r3, r0
   17308:	mov	r1, #0
   1730c:	cmp	r3, #0
   17310:	cmpne	r3, #93	; 0x5d
   17314:	bne	17328 <fputs@plt+0x6260>
   17318:	cmp	r8, fp
   1731c:	cmpne	r3, #0
   17320:	bne	16fe8 <fputs@plt+0x5f20>
   17324:	b	17094 <fputs@plt+0x5fcc>
   17328:	cmp	r3, #45	; 0x2d
   1732c:	bne	17398 <fputs@plt+0x62d0>
   17330:	ldr	r0, [sp, #20]
   17334:	ldrb	r0, [r0]
   17338:	cmp	r0, #0
   1733c:	cmpne	r0, #93	; 0x5d
   17340:	movne	r0, #1
   17344:	moveq	r0, #0
   17348:	cmp	r1, #0
   1734c:	moveq	r0, #0
   17350:	andne	r0, r0, #1
   17354:	cmp	r0, #0
   17358:	beq	17398 <fputs@plt+0x62d0>
   1735c:	add	r0, sp, #20
   17360:	str	r1, [sp, #12]
   17364:	bl	13ea8 <fputs@plt+0x2de0>
   17368:	ldr	r1, [sp, #12]
   1736c:	mov	r3, #0
   17370:	cmp	r1, r6
   17374:	cmpls	r6, r0
   17378:	movls	r8, #1
   1737c:	add	r0, sp, #20
   17380:	str	r3, [sp, #12]
   17384:	bl	13ea8 <fputs@plt+0x2de0>
   17388:	ldr	r3, [sp, #12]
   1738c:	mov	r1, r3
   17390:	mov	r3, r0
   17394:	b	1730c <fputs@plt+0x6244>
   17398:	cmp	r3, r6
   1739c:	moveq	r8, #1
   173a0:	b	1737c <fputs@plt+0x62b4>
   173a4:			; <UNDEFINED> instruction: 0x00072ab8
   173a8:	ldr	r3, [r0, #64]	; 0x40
   173ac:	ldr	r1, [r0]
   173b0:	add	r0, r3, #56	; 0x38
   173b4:	b	14ef8 <fputs@plt+0x3e30>
   173b8:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   173bc:	mov	r7, r0
   173c0:	ldr	r9, [r1, #20]
   173c4:	mov	sl, r2
   173c8:	mov	fp, r3
   173cc:	mov	r5, r1
   173d0:	mov	r6, #0
   173d4:	cmp	r6, r9
   173d8:	blt	173e8 <fputs@plt+0x6320>
   173dc:	mov	r0, #0
   173e0:	add	sp, sp, #12
   173e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   173e8:	ldrsh	r3, [r7, #34]	; 0x22
   173ec:	ldr	r8, [r5, #40]	; 0x28
   173f0:	mov	r4, #0
   173f4:	cmp	r4, r3
   173f8:	addge	r6, r6, #1
   173fc:	addge	r5, r5, #8
   17400:	bge	173d4 <fputs@plt+0x630c>
   17404:	ldr	r2, [sl, r4, lsl #2]
   17408:	cmp	r2, #0
   1740c:	bge	17430 <fputs@plt+0x6368>
   17410:	ldrsh	r1, [r7, #32]
   17414:	cmp	fp, #0
   17418:	sub	r1, r1, r4
   1741c:	clz	r1, r1
   17420:	lsr	r1, r1, #5
   17424:	moveq	r1, #0
   17428:	cmp	r1, #0
   1742c:	beq	17470 <fputs@plt+0x63a8>
   17430:	ldr	r2, [r7, #4]
   17434:	cmp	r8, #0
   17438:	add	r1, r2, r4, lsl #4
   1743c:	beq	17464 <fputs@plt+0x639c>
   17440:	mov	r1, r8
   17444:	ldr	r0, [r2, r4, lsl #4]
   17448:	str	r3, [sp, #4]
   1744c:	bl	1407c <fputs@plt+0x2fb4>
   17450:	ldr	r3, [sp, #4]
   17454:	cmp	r0, #0
   17458:	bne	17470 <fputs@plt+0x63a8>
   1745c:	mov	r0, #1
   17460:	b	173e0 <fputs@plt+0x6318>
   17464:	ldrb	r2, [r1, #15]
   17468:	tst	r2, #1
   1746c:	bne	1745c <fputs@plt+0x6394>
   17470:	add	r4, r4, #1
   17474:	b	173f4 <fputs@plt+0x632c>
   17478:	cmp	r1, #0
   1747c:	movne	r3, #0
   17480:	ldrne	ip, [r0, #20]
   17484:	bne	174a8 <fputs@plt+0x63e0>
   17488:	ldr	r3, [pc, #40]	; 174b8 <fputs@plt+0x63f0>
   1748c:	b	174b0 <fputs@plt+0x63e8>
   17490:	ldr	r2, [r0, #16]
   17494:	add	r2, r2, r3, lsl #4
   17498:	ldr	r2, [r2, #12]
   1749c:	cmp	r1, r2
   174a0:	beq	174b0 <fputs@plt+0x63e8>
   174a4:	add	r3, r3, #1
   174a8:	cmp	r3, ip
   174ac:	blt	17490 <fputs@plt+0x63c8>
   174b0:	mov	r0, r3
   174b4:	bx	lr
   174b8:			; <UNDEFINED> instruction: 0xfff0bdc0
   174bc:	push	{r4, r5, r6, r7, r8, lr}
   174c0:	mov	r5, r0
   174c4:	ldrsh	r6, [r0, #34]	; 0x22
   174c8:	mov	r7, r1
   174cc:	mov	r4, #0
   174d0:	cmp	r4, r6
   174d4:	blt	174e4 <fputs@plt+0x641c>
   174d8:	mvn	r4, #0
   174dc:	mov	r0, r4
   174e0:	pop	{r4, r5, r6, r7, r8, pc}
   174e4:	ldr	r3, [r5, #4]
   174e8:	mov	r1, r7
   174ec:	ldr	r0, [r3, r4, lsl #4]
   174f0:	bl	1407c <fputs@plt+0x2fb4>
   174f4:	cmp	r0, #0
   174f8:	beq	174dc <fputs@plt+0x6414>
   174fc:	add	r4, r4, #1
   17500:	b	174d0 <fputs@plt+0x6408>
   17504:	push	{r4, r5, r6, r7, r8, lr}
   17508:	mov	r4, r0
   1750c:	mov	r6, r1
   17510:	mov	r7, #20
   17514:	cmp	r4, #0
   17518:	bne	17520 <fputs@plt+0x6458>
   1751c:	pop	{r4, r5, r6, r7, r8, pc}
   17520:	ldr	r3, [r4, #4]
   17524:	strh	r6, [r4, #36]	; 0x24
   17528:	orr	r3, r3, #1
   1752c:	str	r3, [r4, #4]
   17530:	ldrb	r3, [r4]
   17534:	cmp	r3, #151	; 0x97
   17538:	beq	17550 <fputs@plt+0x6488>
   1753c:	ldr	r0, [r4, #12]
   17540:	mov	r1, r6
   17544:	bl	17504 <fputs@plt+0x643c>
   17548:	ldr	r4, [r4, #16]
   1754c:	b	17514 <fputs@plt+0x644c>
   17550:	ldr	r3, [r4, #20]
   17554:	cmp	r3, #0
   17558:	movne	r5, #0
   1755c:	beq	1753c <fputs@plt+0x6474>
   17560:	ldr	r3, [r4, #20]
   17564:	ldr	r2, [r3]
   17568:	cmp	r5, r2
   1756c:	bge	1753c <fputs@plt+0x6474>
   17570:	ldr	r2, [r3, #4]
   17574:	mul	r3, r7, r5
   17578:	mov	r1, r6
   1757c:	add	r5, r5, #1
   17580:	ldr	r0, [r2, r3]
   17584:	bl	17504 <fputs@plt+0x643c>
   17588:	b	17560 <fputs@plt+0x6498>
   1758c:	ldr	r2, [r0]
   17590:	ldr	r3, [r1, #52]	; 0x34
   17594:	cmp	r3, #0
   17598:	bne	175b0 <fputs@plt+0x64e8>
   1759c:	ldr	r3, [r1, #64]	; 0x40
   175a0:	cmp	r3, #0
   175a4:	ldrne	r3, [r3, #4]
   175a8:	strne	r3, [r2, #536]	; 0x218
   175ac:	bx	lr
   175b0:	mov	r1, r3
   175b4:	b	17590 <fputs@plt+0x64c8>
   175b8:	mov	r0, #0
   175bc:	bx	lr
   175c0:	ldr	r3, [r0]
   175c4:	push	{r4, r5, r6, r7, r8, lr}
   175c8:	ldrb	r4, [r0, #442]	; 0x1ba
   175cc:	ldr	r3, [r3, #16]
   175d0:	cmp	r4, #0
   175d4:	ldr	r3, [r3, #28]
   175d8:	movne	r4, #0
   175dc:	bne	175f8 <fputs@plt+0x6530>
   175e0:	ldr	r8, [r1, #64]	; 0x40
   175e4:	mov	r5, r1
   175e8:	cmp	r3, r8
   175ec:	ldrne	r6, [r3, #48]	; 0x30
   175f0:	bne	17638 <fputs@plt+0x6570>
   175f4:	ldr	r4, [r5, #60]	; 0x3c
   175f8:	mov	r0, r4
   175fc:	pop	{r4, r5, r6, r7, r8, pc}
   17600:	ldr	r7, [r6, #8]
   17604:	ldr	r3, [r7, #24]
   17608:	cmp	r8, r3
   1760c:	bne	17634 <fputs@plt+0x656c>
   17610:	ldr	r1, [r5]
   17614:	ldr	r0, [r7, #4]
   17618:	bl	1407c <fputs@plt+0x2fb4>
   1761c:	cmp	r0, #0
   17620:	bne	17634 <fputs@plt+0x656c>
   17624:	cmp	r4, #0
   17628:	ldreq	r4, [r5, #60]	; 0x3c
   1762c:	str	r4, [r7, #32]
   17630:	mov	r4, r7
   17634:	ldr	r6, [r6]
   17638:	cmp	r6, #0
   1763c:	bne	17600 <fputs@plt+0x6538>
   17640:	cmp	r4, #0
   17644:	bne	175f8 <fputs@plt+0x6530>
   17648:	b	175f4 <fputs@plt+0x652c>
   1764c:	ldr	r3, [r0, #340]	; 0x154
   17650:	cmp	r3, #0
   17654:	bne	176d8 <fputs@plt+0x6610>
   17658:	mov	r0, #0
   1765c:	bx	lr
   17660:	ldr	r3, [r5, #340]	; 0x154
   17664:	ldr	ip, [r3, r4, lsl #2]
   17668:	ldr	r3, [ip, #4]
   1766c:	ldr	r0, [ip, #8]
   17670:	cmp	r0, #0
   17674:	ldr	r3, [r3]
   17678:	bne	17690 <fputs@plt+0x65c8>
   1767c:	mov	r0, r9
   17680:	cmp	r0, #0
   17684:	add	r4, r4, #1
   17688:	beq	176f4 <fputs@plt+0x662c>
   1768c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   17690:	ldr	r2, [r3]
   17694:	cmp	r2, #1
   17698:	ble	1767c <fputs@plt+0x65b4>
   1769c:	cmp	r7, #0
   176a0:	ldreq	r3, [r3, #80]	; 0x50
   176a4:	streq	r8, [ip, #20]
   176a8:	beq	176b8 <fputs@plt+0x65f0>
   176ac:	cmp	r7, #2
   176b0:	ldreq	r3, [r3, #88]	; 0x58
   176b4:	ldrne	r3, [r3, #84]	; 0x54
   176b8:	cmp	r3, #0
   176bc:	beq	1767c <fputs@plt+0x65b4>
   176c0:	ldr	r2, [ip, #20]
   176c4:	cmp	r6, r2
   176c8:	bge	1767c <fputs@plt+0x65b4>
   176cc:	mov	r1, r6
   176d0:	blx	r3
   176d4:	b	17680 <fputs@plt+0x65b8>
   176d8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   176dc:	mov	r4, #0
   176e0:	mov	r6, r2
   176e4:	mov	r7, r1
   176e8:	mov	r5, r0
   176ec:	add	r8, r2, #1
   176f0:	mov	r9, r4
   176f4:	ldr	r3, [r5, #316]	; 0x13c
   176f8:	cmp	r3, r4
   176fc:	bgt	17660 <fputs@plt+0x6598>
   17700:	mov	r0, #0
   17704:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   17708:	ldr	r3, [r0, #4]
   1770c:	lsl	r1, r1, #1
   17710:	ldrsh	r3, [r3, r1]
   17714:	cmn	r3, #2
   17718:	beq	17734 <fputs@plt+0x666c>
   1771c:	cmn	r3, #1
   17720:	beq	1773c <fputs@plt+0x6674>
   17724:	ldr	r2, [r0, #12]
   17728:	ldr	r2, [r2, #4]
   1772c:	ldr	r0, [r2, r3, lsl #4]
   17730:	bx	lr
   17734:	ldr	r0, [pc, #8]	; 17744 <fputs@plt+0x667c>
   17738:	bx	lr
   1773c:	ldr	r0, [pc, #4]	; 17748 <fputs@plt+0x6680>
   17740:	bx	lr
   17744:			; <UNDEFINED> instruction: 0x000762bf
   17748:	strdeq	r7, [r7], -pc	; <UNPREDICTABLE>
   1774c:	push	{r4, r5, r6, lr}
   17750:	mov	lr, #0
   17754:	mov	r6, #48	; 0x30
   17758:	cmp	r1, #0
   1775c:	popeq	{r4, r5, r6, pc}
   17760:	ldrh	ip, [r1, #20]
   17764:	tst	ip, #4
   17768:	popne	{r4, r5, r6, pc}
   1776c:	ldr	r3, [r0]
   17770:	cmp	r3, #0
   17774:	beq	17788 <fputs@plt+0x66c0>
   17778:	ldr	r3, [r1]
   1777c:	ldr	r3, [r3, #4]
   17780:	tst	r3, #1
   17784:	popeq	{r4, r5, r6, pc}
   17788:	ldrd	r2, [r0, #72]	; 0x48
   1778c:	ldrd	r4, [r1, #40]	; 0x28
   17790:	and	r2, r2, r4
   17794:	and	r3, r3, r5
   17798:	orrs	r3, r2, r3
   1779c:	beq	177a4 <fputs@plt+0x66dc>
   177a0:	pop	{r4, r5, r6, pc}
   177a4:	cmp	lr, #0
   177a8:	beq	177b8 <fputs@plt+0x66f0>
   177ac:	tst	ip, #1024	; 0x400
   177b0:	orrne	ip, ip, #512	; 0x200
   177b4:	bne	177bc <fputs@plt+0x66f4>
   177b8:	orr	ip, ip, #4
   177bc:	ldr	r3, [r1, #4]
   177c0:	strh	ip, [r1, #20]
   177c4:	cmp	r3, #0
   177c8:	poplt	{r4, r5, r6, pc}
   177cc:	ldr	r2, [r1, #24]
   177d0:	ldr	r1, [r2, #20]
   177d4:	mla	r1, r6, r3, r1
   177d8:	ldrb	r3, [r1, #22]
   177dc:	sub	r3, r3, #1
   177e0:	uxtb	r3, r3
   177e4:	cmp	r3, #0
   177e8:	strb	r3, [r1, #22]
   177ec:	popne	{r4, r5, r6, pc}
   177f0:	add	lr, lr, #1
   177f4:	b	17758 <fputs@plt+0x6690>
   177f8:	cmp	r0, #0
   177fc:	bxeq	lr
   17800:	ldr	r3, [r1, #4]
   17804:	and	r2, r3, #1
   17808:	ldr	r3, [r0, #4]
   1780c:	orr	r3, r3, r2
   17810:	str	r3, [r0, #4]
   17814:	ldrsh	r3, [r1, #36]	; 0x24
   17818:	strh	r3, [r0, #36]	; 0x24
   1781c:	bx	lr
   17820:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17824:	mov	r9, r0
   17828:	mov	r5, r3
   1782c:	ldrh	r3, [r9], #8
   17830:	mov	r4, r2
   17834:	ldrsh	r8, [sp, #52]	; 0x34
   17838:	ldrsh	r2, [sp, #48]	; 0x30
   1783c:	add	lr, r0, #24
   17840:	mov	ip, lr
   17844:	mov	r1, r3
   17848:	cmp	r1, #0
   1784c:	sub	sl, ip, #16
   17850:	bne	17894 <fputs@plt+0x67cc>
   17854:	cmp	r3, #2
   17858:	bhi	178f0 <fputs@plt+0x6828>
   1785c:	add	r1, r3, #1
   17860:	add	r3, r0, r3, lsl #4
   17864:	strh	r1, [r0]
   17868:	add	sl, r3, #8
   1786c:	add	r0, r0, r1, lsl #4
   17870:	strh	r8, [r0, #2]
   17874:	ldrsh	r3, [sl, #10]
   17878:	mov	r0, #1
   1787c:	strd	r4, [sl]
   17880:	cmp	r3, r8
   17884:	strh	r2, [sl, #8]
   17888:	strhgt	r8, [sl, #10]
   1788c:	add	sp, sp, #12
   17890:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17894:	ldrsh	fp, [ip, #-8]
   17898:	ldrd	r6, [ip, #-16]
   1789c:	cmp	fp, r2
   178a0:	strd	r6, [sp]
   178a4:	blt	178c4 <fputs@plt+0x67fc>
   178a8:	and	r7, r7, r5
   178ac:	and	r6, r6, r4
   178b0:	cmp	r5, r7
   178b4:	cmpeq	r4, r6
   178b8:	beq	17874 <fputs@plt+0x67ac>
   178bc:	cmp	fp, r2
   178c0:	bgt	178e0 <fputs@plt+0x6818>
   178c4:	ldrd	r6, [sp]
   178c8:	ldrd	sl, [sp]
   178cc:	and	r7, r7, r5
   178d0:	and	r6, r6, r4
   178d4:	cmp	fp, r7
   178d8:	cmpeq	sl, r6
   178dc:	beq	1792c <fputs@plt+0x6864>
   178e0:	sub	r1, r1, #1
   178e4:	add	ip, ip, #16
   178e8:	uxth	r1, r1
   178ec:	b	17848 <fputs@plt+0x6780>
   178f0:	mov	sl, r9
   178f4:	mov	r1, #1
   178f8:	ldrsh	r6, [sl, #8]
   178fc:	ldrsh	ip, [r0, #32]
   17900:	add	r1, r1, #1
   17904:	add	r0, r0, #16
   17908:	cmp	r6, ip
   1790c:	uxth	r1, r1
   17910:	movgt	sl, lr
   17914:	cmp	r3, r1
   17918:	add	lr, lr, #16
   1791c:	bne	178f8 <fputs@plt+0x6830>
   17920:	ldrsh	r3, [sl, #8]
   17924:	cmp	r3, r2
   17928:	bgt	17874 <fputs@plt+0x67ac>
   1792c:	mov	r0, #0
   17930:	b	1788c <fputs@plt+0x67c4>
   17934:	ldr	r3, [r0], #4
   17938:	mov	r2, #0
   1793c:	cmp	r2, r3
   17940:	blt	17950 <fputs@plt+0x6888>
   17944:	mov	r0, #0
   17948:	mov	r1, #0
   1794c:	bx	lr
   17950:	ldr	ip, [r0], #4
   17954:	cmp	ip, r1
   17958:	bne	17970 <fputs@plt+0x68a8>
   1795c:	push	{r4, lr}
   17960:	mov	r0, #1
   17964:	mov	r1, #0
   17968:	bl	70128 <fputs@plt+0x5f060>
   1796c:	pop	{r4, pc}
   17970:	add	r2, r2, #1
   17974:	b	1793c <fputs@plt+0x6874>
   17978:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1797c:	mov	r7, r0
   17980:	mov	r6, r3
   17984:	mov	r4, r1
   17988:	bl	162ac <fputs@plt+0x51e4>
   1798c:	ldr	r5, [sp, #32]
   17990:	ldr	ip, [r7, #32]
   17994:	mov	r3, #25
   17998:	mov	lr, #37	; 0x25
   1799c:	mov	r7, #1
   179a0:	mov	r8, #30
   179a4:	mov	r9, #0
   179a8:	add	r0, r0, #20
   179ac:	cmp	r4, ip
   179b0:	blt	179b8 <fputs@plt+0x68f0>
   179b4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   179b8:	ldr	r1, [r0, #-16]
   179bc:	cmp	r1, r2
   179c0:	bne	179ec <fputs@plt+0x6924>
   179c4:	ldrb	r1, [r0, #-20]	; 0xffffffec
   179c8:	cmp	r1, #47	; 0x2f
   179cc:	bne	179f8 <fputs@plt+0x6930>
   179d0:	ldr	r1, [r0, #-12]
   179d4:	strb	r8, [r0, #-20]	; 0xffffffec
   179d8:	add	r1, r1, r6
   179dc:	str	r1, [r0, #-16]
   179e0:	ldr	r1, [r0, #-8]
   179e4:	str	r9, [r0, #-8]
   179e8:	str	r1, [r0, #-12]
   179ec:	add	r4, r4, #1
   179f0:	add	r0, r0, #20
   179f4:	b	179ac <fputs@plt+0x68e4>
   179f8:	cmp	r1, #103	; 0x67
   179fc:	bne	179ec <fputs@plt+0x6924>
   17a00:	cmp	r5, #0
   17a04:	strbne	lr, [r0, #-20]	; 0xffffffec
   17a08:	ldrne	r1, [r0, #-12]
   17a0c:	strbeq	r3, [r0, #-20]	; 0xffffffec
   17a10:	strne	r1, [r0, #-16]
   17a14:	strne	r7, [r0, #-12]
   17a18:	streq	r5, [r0, #-16]
   17a1c:	streq	r5, [r0, #-8]
   17a20:	b	179ec <fputs@plt+0x6924>
   17a24:	ldrh	r3, [r0, #42]	; 0x2a
   17a28:	push	{r4, r5, r6, r7, lr}
   17a2c:	mov	lr, r0
   17a30:	ldrh	r2, [r0, #40]	; 0x28
   17a34:	ldrh	r0, [r1, #42]	; 0x2a
   17a38:	ldrh	r4, [r1, #40]	; 0x28
   17a3c:	sub	r5, r2, r3
   17a40:	cmp	r3, r0
   17a44:	movcs	r3, #0
   17a48:	movcc	r3, #1
   17a4c:	sub	ip, r4, r0
   17a50:	cmp	r5, ip
   17a54:	movlt	r0, r3
   17a58:	orrge	r0, r3, #1
   17a5c:	cmp	r0, #0
   17a60:	bne	17aec <fputs@plt+0x6a24>
   17a64:	ldrsh	ip, [lr, #20]
   17a68:	ldrsh	r3, [r1, #20]
   17a6c:	cmp	ip, r3
   17a70:	blt	17a88 <fputs@plt+0x69c0>
   17a74:	popgt	{r4, r5, r6, r7, pc}
   17a78:	ldrsh	ip, [lr, #22]
   17a7c:	ldrsh	r3, [r1, #22]
   17a80:	cmp	ip, r3
   17a84:	popgt	{r4, r5, r6, r7, pc}
   17a88:	sub	ip, r2, #1
   17a8c:	sub	r0, r4, #1
   17a90:	lsl	ip, ip, #2
   17a94:	lsl	r0, r0, #2
   17a98:	cmp	r2, #0
   17a9c:	bne	17aa8 <fputs@plt+0x69e0>
   17aa0:	mov	r0, #1
   17aa4:	pop	{r4, r5, r6, r7, pc}
   17aa8:	ldr	r3, [lr, #48]	; 0x30
   17aac:	ldr	r6, [r3, ip]
   17ab0:	cmp	r6, #0
   17ab4:	movne	r3, r4
   17ab8:	movne	r5, r0
   17abc:	bne	17ae4 <fputs@plt+0x6a1c>
   17ac0:	sub	r2, r2, #1
   17ac4:	sub	ip, ip, #4
   17ac8:	b	17a98 <fputs@plt+0x69d0>
   17acc:	ldr	r7, [r1, #48]	; 0x30
   17ad0:	sub	r3, r3, #1
   17ad4:	ldr	r7, [r7, r5]
   17ad8:	sub	r5, r5, #4
   17adc:	cmp	r6, r7
   17ae0:	beq	17ac0 <fputs@plt+0x69f8>
   17ae4:	cmp	r3, #0
   17ae8:	bne	17acc <fputs@plt+0x6a04>
   17aec:	mov	r0, #0
   17af0:	pop	{r4, r5, r6, r7, pc}
   17af4:	ldr	r3, [r0]
   17af8:	ldr	r2, [pc, #248]	; 17bf8 <fputs@plt+0x6b30>
   17afc:	cmp	r3, #0
   17b00:	bne	17b20 <fputs@plt+0x6a58>
   17b04:	bx	lr
   17b08:	mov	r0, #0
   17b0c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   17b10:	cmp	r7, r5
   17b14:	cmpeq	r6, r4
   17b18:	bne	17be4 <fputs@plt+0x6b1c>
   17b1c:	b	17bd4 <fputs@plt+0x6b0c>
   17b20:	push	{r4, r5, r6, r7, r8, r9, lr}
   17b24:	ldrh	lr, [r3, #16]
   17b28:	ldrh	ip, [r1, #16]
   17b2c:	cmp	lr, ip
   17b30:	bne	17be4 <fputs@plt+0x6b1c>
   17b34:	ldr	ip, [r3, #36]	; 0x24
   17b38:	ldrd	r4, [r1]
   17b3c:	tst	ip, #16384	; 0x4000
   17b40:	ldrd	r6, [r3]
   17b44:	beq	17b74 <fputs@plt+0x6aac>
   17b48:	ldrh	ip, [r1, #42]	; 0x2a
   17b4c:	cmp	ip, #0
   17b50:	bne	17b74 <fputs@plt+0x6aac>
   17b54:	ldr	ip, [r1, #36]	; 0x24
   17b58:	bics	ip, r2, ip
   17b5c:	bne	17b74 <fputs@plt+0x6aac>
   17b60:	and	r9, r5, r7
   17b64:	cmp	r5, r9
   17b68:	and	r8, r4, r6
   17b6c:	cmpeq	r4, r8
   17b70:	popeq	{r4, r5, r6, r7, r8, r9, pc}
   17b74:	and	r9, r7, r5
   17b78:	and	r8, r6, r4
   17b7c:	cmp	r7, r9
   17b80:	cmpeq	r6, r8
   17b84:	bne	17bb8 <fputs@plt+0x6af0>
   17b88:	ldrsh	lr, [r3, #18]
   17b8c:	ldrsh	ip, [r1, #18]
   17b90:	cmp	lr, ip
   17b94:	bgt	17bb8 <fputs@plt+0x6af0>
   17b98:	ldrsh	lr, [r3, #20]
   17b9c:	ldrsh	ip, [r1, #20]
   17ba0:	cmp	lr, ip
   17ba4:	bgt	17b10 <fputs@plt+0x6a48>
   17ba8:	ldrsh	lr, [r3, #22]
   17bac:	ldrsh	ip, [r1, #22]
   17bb0:	cmp	lr, ip
   17bb4:	ble	17b08 <fputs@plt+0x6a40>
   17bb8:	cmp	r5, r9
   17bbc:	cmpeq	r4, r8
   17bc0:	bne	17be4 <fputs@plt+0x6b1c>
   17bc4:	ldrsh	lr, [r3, #20]
   17bc8:	ldrsh	ip, [r1, #20]
   17bcc:	cmp	lr, ip
   17bd0:	blt	17be4 <fputs@plt+0x6b1c>
   17bd4:	ldrsh	lr, [r3, #22]
   17bd8:	ldrsh	ip, [r1, #22]
   17bdc:	cmp	lr, ip
   17be0:	popge	{r4, r5, r6, r7, r8, r9, pc}
   17be4:	add	r0, r3, #52	; 0x34
   17be8:	ldr	r3, [r3, #52]	; 0x34
   17bec:	cmp	r3, #0
   17bf0:	bne	17b24 <fputs@plt+0x6a5c>
   17bf4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   17bf8:	andeq	r0, r0, r1, lsl #4
   17bfc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   17c00:	mov	r5, r0
   17c04:	ldrh	r4, [r0, #52]	; 0x34
   17c08:	mov	r6, #0
   17c0c:	mov	r7, #0
   17c10:	sub	r4, r4, #1
   17c14:	mov	r8, #1
   17c18:	lsl	r4, r4, #1
   17c1c:	mov	r9, #0
   17c20:	cmn	r4, #2
   17c24:	bne	17c34 <fputs@plt+0x6b6c>
   17c28:	mov	r0, r6
   17c2c:	mov	r1, r7
   17c30:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   17c34:	ldr	r3, [r5, #4]
   17c38:	ldrsh	r2, [r3, r4]
   17c3c:	cmp	r2, #62	; 0x3e
   17c40:	bhi	17c58 <fputs@plt+0x6b90>
   17c44:	mov	r0, r8
   17c48:	mov	r1, r9
   17c4c:	bl	70128 <fputs@plt+0x5f060>
   17c50:	orr	r6, r6, r0
   17c54:	orr	r7, r7, r1
   17c58:	sub	r4, r4, #2
   17c5c:	b	17c20 <fputs@plt+0x6b58>
   17c60:	cmp	r1, #1
   17c64:	push	{r4, r5, r6, r7, r8, lr}
   17c68:	mov	r5, r1
   17c6c:	ble	17d30 <fputs@plt+0x6c68>
   17c70:	add	r3, r0, r1
   17c74:	ldr	r4, [pc, #188]	; 17d38 <fputs@plt+0x6c70>
   17c78:	ldrb	r3, [r3, #-1]
   17c7c:	mov	r6, r0
   17c80:	mov	r7, r2
   17c84:	add	r3, r4, r3
   17c88:	ldrb	r0, [r3, #64]	; 0x40
   17c8c:	ldrb	r3, [r6]
   17c90:	add	r3, r4, r3
   17c94:	add	r0, r0, r0, lsl #1
   17c98:	ldrb	r3, [r3, #64]	; 0x40
   17c9c:	eor	r3, r1, r3, lsl #2
   17ca0:	eor	r0, r0, r3
   17ca4:	mov	r1, #127	; 0x7f
   17ca8:	bl	700ec <fputs@plt+0x5f024>
   17cac:	add	r2, r4, #1184	; 0x4a0
   17cb0:	add	lr, r2, #15
   17cb4:	add	ip, r2, #568	; 0x238
   17cb8:	add	r1, r4, r1
   17cbc:	ldrb	r3, [r1, #948]	; 0x3b4
   17cc0:	sub	r3, r3, #1
   17cc4:	cmn	r3, #1
   17cc8:	beq	17d30 <fputs@plt+0x6c68>
   17ccc:	add	r2, r4, r3
   17cd0:	ldrb	r2, [r2, #1075]	; 0x433
   17cd4:	cmp	r5, r2
   17cd8:	bne	17d08 <fputs@plt+0x6c40>
   17cdc:	lsl	r2, r3, #1
   17ce0:	mov	r1, #0
   17ce4:	ldrh	r2, [ip, r2]
   17ce8:	add	r2, lr, r2
   17cec:	ldrb	r0, [r6, r1]
   17cf0:	ldrb	r8, [r2, r1]
   17cf4:	bic	r0, r0, #32
   17cf8:	cmp	r0, r8
   17cfc:	beq	17d18 <fputs@plt+0x6c50>
   17d00:	cmp	r5, r1
   17d04:	ble	17d24 <fputs@plt+0x6c5c>
   17d08:	add	r3, r4, r3
   17d0c:	ldrb	r3, [r3, #2124]	; 0x84c
   17d10:	sub	r3, r3, #1
   17d14:	b	17cc4 <fputs@plt+0x6bfc>
   17d18:	add	r1, r1, #1
   17d1c:	cmp	r5, r1
   17d20:	bne	17cec <fputs@plt+0x6c24>
   17d24:	add	r4, r4, r3
   17d28:	ldrb	r3, [r4, #2000]	; 0x7d0
   17d2c:	str	r3, [r7]
   17d30:	mov	r0, r5
   17d34:	pop	{r4, r5, r6, r7, r8, pc}
   17d38:			; <UNDEFINED> instruction: 0x00072ab8
   17d3c:	push	{r4, lr}
   17d40:	mov	r2, r1
   17d44:	ldrb	r1, [r0]
   17d48:	ldr	ip, [pc, #1428]	; 182e4 <fputs@plt+0x721c>
   17d4c:	add	r3, ip, r1
   17d50:	ldrb	r3, [r3, #2248]	; 0x8c8
   17d54:	cmp	r3, #26
   17d58:	ldrls	pc, [pc, r3, lsl #2]
   17d5c:	b	17fa8 <fputs@plt+0x6ee0>
   17d60:	andeq	r8, r1, r4, lsr r2
   17d64:	andeq	r7, r1, ip, lsr #28
   17d68:	andeq	r8, r1, ip, asr #4
   17d6c:	andeq	r8, r1, ip, lsl r0
   17d70:	andeq	r8, r1, r8, ror r1
   17d74:	andeq	r8, r1, r8, ror r1
   17d78:	andeq	r8, r1, r0, asr r1
   17d7c:	andeq	r7, r1, r4, lsl #28
   17d80:	andeq	r7, r1, ip, asr #27
   17d84:	andeq	r7, r1, r4, ror #27
   17d88:			; <UNDEFINED> instruction: 0x00017fb0
   17d8c:	andeq	r7, r1, r8, ror #28
   17d90:	andeq	r7, r1, ip, lsr pc
   17d94:	andeq	r7, r1, r8, ror pc
   17d98:	andeq	r7, r1, r0, lsr #30
   17d9c:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   17da0:	andeq	r7, r1, ip, asr #29
   17da4:	muleq	r1, r4, lr
   17da8:	andeq	r7, r1, r4, lsr #29
   17dac:	andeq	r7, r1, ip, lsr #29
   17db0:			; <UNDEFINED> instruction: 0x00017ebc
   17db4:	andeq	r7, r1, r4, asr #29
   17db8:	andeq	r7, r1, r8, lsl pc
   17dbc:	andeq	r7, r1, r8, asr #31
   17dc0:	ldrdeq	r7, [r1], -r0
   17dc4:	ldrdeq	r7, [r1], -r8
   17dc8:	andeq	r8, r1, r4
   17dcc:	mov	r3, #1
   17dd0:	ldrb	ip, [r0, r3]
   17dd4:	cmp	ip, #0
   17dd8:	bne	17fe0 <fputs@plt+0x6f18>
   17ddc:	mov	r1, #161	; 0xa1
   17de0:	b	17e24 <fputs@plt+0x6d5c>
   17de4:	add	ip, r0, #1
   17de8:	cmp	r1, #93	; 0x5d
   17dec:	sub	r3, ip, r0
   17df0:	beq	1826c <fputs@plt+0x71a4>
   17df4:	ldrb	r1, [ip], #1
   17df8:	cmp	r1, #0
   17dfc:	bne	17de8 <fputs@plt+0x6d20>
   17e00:	b	17ddc <fputs@plt+0x6d14>
   17e04:	add	lr, r0, #1
   17e08:	sub	r3, lr, r0
   17e0c:	ldrb	r1, [lr], #1
   17e10:	add	r1, ip, r1
   17e14:	ldrb	r1, [r1, #320]	; 0x140
   17e18:	tst	r1, #1
   17e1c:	bne	17e08 <fputs@plt+0x6d40>
   17e20:	mov	r1, #160	; 0xa0
   17e24:	str	r1, [r2]
   17e28:	b	17eb4 <fputs@plt+0x6dec>
   17e2c:	add	lr, r0, #1
   17e30:	sub	r1, lr, r0
   17e34:	ldrb	r3, [lr], #1
   17e38:	add	r3, ip, r3
   17e3c:	ldrb	r4, [r3, #2248]	; 0x8c8
   17e40:	cmp	r4, #1
   17e44:	bls	17e30 <fputs@plt+0x6d68>
   17e48:	ldrb	r3, [r3, #320]	; 0x140
   17e4c:	tst	r3, #70	; 0x46
   17e50:	addne	r1, r1, #1
   17e54:	bne	18250 <fputs@plt+0x7188>
   17e58:	mov	r3, #27
   17e5c:	str	r3, [r2]
   17e60:	pop	{r4, lr}
   17e64:	b	17c60 <fputs@plt+0x6b98>
   17e68:	ldrb	r3, [r0, #1]
   17e6c:	cmp	r3, #45	; 0x2d
   17e70:	movne	r3, #90	; 0x5a
   17e74:	bne	17e98 <fputs@plt+0x6dd0>
   17e78:	add	r1, r0, #2
   17e7c:	sub	r3, r1, r0
   17e80:	ldrb	ip, [r1], #1
   17e84:	cmp	ip, #0
   17e88:	cmpne	ip, #10
   17e8c:	bne	17e7c <fputs@plt+0x6db4>
   17e90:	b	17e20 <fputs@plt+0x6d58>
   17e94:	mov	r3, #22
   17e98:	str	r3, [r2]
   17e9c:	mov	r3, #1
   17ea0:	b	17eb4 <fputs@plt+0x6dec>
   17ea4:	mov	r3, #23
   17ea8:	b	17e98 <fputs@plt+0x6dd0>
   17eac:	mov	r3, #1
   17eb0:	str	r3, [r2]
   17eb4:	mov	r0, r3
   17eb8:	pop	{r4, pc}
   17ebc:	mov	r3, #89	; 0x59
   17ec0:	b	17e98 <fputs@plt+0x6dd0>
   17ec4:	mov	r3, #91	; 0x5b
   17ec8:	b	17e98 <fputs@plt+0x6dd0>
   17ecc:	ldrb	r3, [r0, #1]
   17ed0:	cmp	r3, #42	; 0x2a
   17ed4:	bne	17ee8 <fputs@plt+0x6e20>
   17ed8:	ldrb	r1, [r0, #2]
   17edc:	cmp	r1, #0
   17ee0:	addne	ip, r0, #3
   17ee4:	bne	17ef0 <fputs@plt+0x6e28>
   17ee8:	mov	r3, #92	; 0x5c
   17eec:	b	17e98 <fputs@plt+0x6dd0>
   17ef0:	cmp	r1, #42	; 0x2a
   17ef4:	sub	r3, ip, r0
   17ef8:	bne	17f08 <fputs@plt+0x6e40>
   17efc:	ldrb	r1, [ip]
   17f00:	cmp	r1, #47	; 0x2f
   17f04:	beq	182cc <fputs@plt+0x7204>
   17f08:	ldrb	r1, [ip], #1
   17f0c:	cmp	r1, #0
   17f10:	bne	17ef0 <fputs@plt+0x6e28>
   17f14:	b	17e20 <fputs@plt+0x6d58>
   17f18:	mov	r3, #93	; 0x5d
   17f1c:	b	17e98 <fputs@plt+0x6dd0>
   17f20:	mov	r3, #79	; 0x4f
   17f24:	str	r3, [r2]
   17f28:	ldrb	r3, [r0, #1]
   17f2c:	cmp	r3, #61	; 0x3d
   17f30:	movne	r3, #1
   17f34:	moveq	r3, #2
   17f38:	b	17eb4 <fputs@plt+0x6dec>
   17f3c:	ldrb	r3, [r0, #1]
   17f40:	cmp	r3, #61	; 0x3d
   17f44:	moveq	r3, #81	; 0x51
   17f48:	beq	17f58 <fputs@plt+0x6e90>
   17f4c:	cmp	r3, #62	; 0x3e
   17f50:	bne	17f64 <fputs@plt+0x6e9c>
   17f54:	mov	r3, #78	; 0x4e
   17f58:	str	r3, [r2]
   17f5c:	mov	r3, #2
   17f60:	b	17eb4 <fputs@plt+0x6dec>
   17f64:	cmp	r3, #60	; 0x3c
   17f68:	moveq	r3, #87	; 0x57
   17f6c:	movne	r3, #82	; 0x52
   17f70:	bne	17e98 <fputs@plt+0x6dd0>
   17f74:	b	17f58 <fputs@plt+0x6e90>
   17f78:	ldrb	r3, [r0, #1]
   17f7c:	cmp	r3, #61	; 0x3d
   17f80:	moveq	r3, #83	; 0x53
   17f84:	beq	17f58 <fputs@plt+0x6e90>
   17f88:	cmp	r3, #62	; 0x3e
   17f8c:	moveq	r3, #88	; 0x58
   17f90:	movne	r3, #80	; 0x50
   17f94:	bne	17e98 <fputs@plt+0x6dd0>
   17f98:	b	17f58 <fputs@plt+0x6e90>
   17f9c:	ldrb	r3, [r0, #1]
   17fa0:	cmp	r3, #61	; 0x3d
   17fa4:	beq	17f54 <fputs@plt+0x6e8c>
   17fa8:	mov	r3, #161	; 0xa1
   17fac:	b	17e98 <fputs@plt+0x6dd0>
   17fb0:	ldrb	r3, [r0, #1]
   17fb4:	cmp	r3, #124	; 0x7c
   17fb8:	movne	r3, #86	; 0x56
   17fbc:	bne	17e98 <fputs@plt+0x6dd0>
   17fc0:	mov	r3, #94	; 0x5e
   17fc4:	b	17f58 <fputs@plt+0x6e90>
   17fc8:	mov	r3, #26
   17fcc:	b	17e98 <fputs@plt+0x6dd0>
   17fd0:	mov	r3, #85	; 0x55
   17fd4:	b	17e98 <fputs@plt+0x6dd0>
   17fd8:	mov	r3, #96	; 0x60
   17fdc:	b	17e98 <fputs@plt+0x6dd0>
   17fe0:	cmp	r1, ip
   17fe4:	bne	17ffc <fputs@plt+0x6f34>
   17fe8:	add	ip, r0, r3
   17fec:	add	r3, r3, #1
   17ff0:	ldrb	ip, [ip, #1]
   17ff4:	cmp	r1, ip
   17ff8:	bne	182d4 <fputs@plt+0x720c>
   17ffc:	add	r3, r3, #1
   18000:	b	17dd0 <fputs@plt+0x6d08>
   18004:	ldrb	r3, [r0, #1]
   18008:	add	r3, ip, r3
   1800c:	ldrb	r3, [r3, #320]	; 0x140
   18010:	tst	r3, #4
   18014:	moveq	r3, #122	; 0x7a
   18018:	beq	17e98 <fputs@plt+0x6dd0>
   1801c:	mov	r3, #132	; 0x84
   18020:	str	r3, [r2]
   18024:	ldrb	r3, [r0]
   18028:	cmp	r3, #48	; 0x30
   1802c:	bne	18040 <fputs@plt+0x6f78>
   18030:	ldrb	r3, [r0, #1]
   18034:	and	r3, r3, #223	; 0xdf
   18038:	cmp	r3, #88	; 0x58
   1803c:	beq	18114 <fputs@plt+0x704c>
   18040:	mov	r1, r0
   18044:	sub	r3, r1, r0
   18048:	ldrb	lr, [r1], #1
   1804c:	add	r4, ip, lr
   18050:	ldrb	r4, [r4, #320]	; 0x140
   18054:	tst	r4, #4
   18058:	bne	18044 <fputs@plt+0x6f7c>
   1805c:	cmp	lr, #46	; 0x2e
   18060:	bne	18084 <fputs@plt+0x6fbc>
   18064:	add	r3, r3, #1
   18068:	ldrb	r1, [r0, r3]
   1806c:	add	r1, ip, r1
   18070:	ldrb	r1, [r1, #320]	; 0x140
   18074:	tst	r1, #4
   18078:	bne	18064 <fputs@plt+0x6f9c>
   1807c:	mov	r1, #133	; 0x85
   18080:	str	r1, [r2]
   18084:	ldrb	r1, [r0, r3]
   18088:	and	r1, r1, #223	; 0xdf
   1808c:	cmp	r1, #69	; 0x45
   18090:	bne	180ec <fputs@plt+0x7024>
   18094:	add	lr, r0, r3
   18098:	ldrb	r1, [lr, #1]
   1809c:	add	r4, ip, r1
   180a0:	ldrb	r4, [r4, #320]	; 0x140
   180a4:	tst	r4, #4
   180a8:	bne	180cc <fputs@plt+0x7004>
   180ac:	sub	r1, r1, #43	; 0x2b
   180b0:	tst	r1, #253	; 0xfd
   180b4:	bne	180ec <fputs@plt+0x7024>
   180b8:	ldrb	r1, [lr, #2]
   180bc:	add	r1, ip, r1
   180c0:	ldrb	r1, [r1, #320]	; 0x140
   180c4:	tst	r1, #4
   180c8:	beq	180ec <fputs@plt+0x7024>
   180cc:	add	r3, r3, #2
   180d0:	ldrb	r1, [r0, r3]
   180d4:	add	r1, ip, r1
   180d8:	ldrb	r1, [r1, #320]	; 0x140
   180dc:	tst	r1, #4
   180e0:	bne	18148 <fputs@plt+0x7080>
   180e4:	mov	r1, #133	; 0x85
   180e8:	str	r1, [r2]
   180ec:	add	r1, r0, r3
   180f0:	mov	r4, #161	; 0xa1
   180f4:	sub	r3, r1, r0
   180f8:	ldrb	lr, [r1], #1
   180fc:	add	lr, ip, lr
   18100:	ldrb	lr, [lr, #320]	; 0x140
   18104:	tst	lr, #70	; 0x46
   18108:	beq	17eb4 <fputs@plt+0x6dec>
   1810c:	str	r4, [r2]
   18110:	b	180f4 <fputs@plt+0x702c>
   18114:	ldrb	r3, [r0, #2]
   18118:	add	r3, ip, r3
   1811c:	ldrb	r3, [r3, #320]	; 0x140
   18120:	tst	r3, #8
   18124:	beq	18040 <fputs@plt+0x6f78>
   18128:	add	r1, r0, #3
   1812c:	sub	r3, r1, r0
   18130:	ldrb	r2, [r1], #1
   18134:	add	r2, ip, r2
   18138:	ldrb	r2, [r2, #320]	; 0x140
   1813c:	tst	r2, #8
   18140:	bne	1812c <fputs@plt+0x7064>
   18144:	b	17eb4 <fputs@plt+0x6dec>
   18148:	add	r3, r3, #1
   1814c:	b	180d0 <fputs@plt+0x7008>
   18150:	add	r1, r0, #1
   18154:	mov	r3, #135	; 0x87
   18158:	str	r3, [r2]
   1815c:	sub	r3, r1, r0
   18160:	ldrb	r2, [r1], #1
   18164:	add	r2, ip, r2
   18168:	ldrb	r2, [r2, #320]	; 0x140
   1816c:	tst	r2, #4
   18170:	bne	1815c <fputs@plt+0x7094>
   18174:	b	17eb4 <fputs@plt+0x6dec>
   18178:	mov	r3, #135	; 0x87
   1817c:	str	r3, [r2]
   18180:	mov	r1, #0
   18184:	mov	r3, #1
   18188:	ldrb	lr, [r0, r3]
   1818c:	cmp	lr, #0
   18190:	bne	181a0 <fputs@plt+0x70d8>
   18194:	cmp	r1, #0
   18198:	beq	17ddc <fputs@plt+0x6d14>
   1819c:	b	17eb4 <fputs@plt+0x6dec>
   181a0:	add	r4, ip, lr
   181a4:	ldrb	r4, [r4, #320]	; 0x140
   181a8:	tst	r4, #70	; 0x46
   181ac:	addne	r1, r1, #1
   181b0:	bne	1822c <fputs@plt+0x7164>
   181b4:	cmp	r1, #0
   181b8:	sub	r4, lr, #40	; 0x28
   181bc:	clz	r4, r4
   181c0:	lsr	r4, r4, #5
   181c4:	movle	r4, #0
   181c8:	cmp	r4, #0
   181cc:	beq	18210 <fputs@plt+0x7148>
   181d0:	mov	lr, r3
   181d4:	add	r3, r3, #1
   181d8:	ldrb	r1, [r0, r3]
   181dc:	cmp	r1, #0
   181e0:	beq	17ddc <fputs@plt+0x6d14>
   181e4:	add	r4, ip, r1
   181e8:	ldrb	r4, [r4, #320]	; 0x140
   181ec:	tst	r4, #1
   181f0:	bne	18204 <fputs@plt+0x713c>
   181f4:	cmp	r1, #41	; 0x29
   181f8:	bne	181d0 <fputs@plt+0x7108>
   181fc:	add	r3, lr, #2
   18200:	b	17eb4 <fputs@plt+0x6dec>
   18204:	cmp	r1, #41	; 0x29
   18208:	bne	17ddc <fputs@plt+0x6d14>
   1820c:	b	181fc <fputs@plt+0x7134>
   18210:	cmp	lr, #58	; 0x3a
   18214:	bne	18194 <fputs@plt+0x70cc>
   18218:	add	lr, r0, r3
   1821c:	ldrb	lr, [lr, #1]
   18220:	cmp	lr, #58	; 0x3a
   18224:	bne	18194 <fputs@plt+0x70cc>
   18228:	add	r3, r3, #1
   1822c:	add	r3, r3, #1
   18230:	b	18188 <fputs@plt+0x70c0>
   18234:	ldrb	r3, [r0, #1]
   18238:	cmp	r3, #39	; 0x27
   1823c:	moveq	r3, #134	; 0x86
   18240:	streq	r3, [r2]
   18244:	moveq	r3, #2
   18248:	beq	18278 <fputs@plt+0x71b0>
   1824c:	mov	r1, #1
   18250:	add	r1, r0, r1
   18254:	sub	r3, r1, r0
   18258:	ldrb	lr, [r1], #1
   1825c:	add	lr, ip, lr
   18260:	ldrb	lr, [lr, #320]	; 0x140
   18264:	tst	lr, #70	; 0x46
   18268:	bne	18254 <fputs@plt+0x718c>
   1826c:	mov	r1, #27
   18270:	b	17e24 <fputs@plt+0x6d5c>
   18274:	add	r3, r3, #1
   18278:	ldrb	r1, [r0, r3]
   1827c:	add	lr, ip, r1
   18280:	ldrb	lr, [lr, #320]	; 0x140
   18284:	tst	lr, #8
   18288:	bne	18274 <fputs@plt+0x71ac>
   1828c:	cmp	r1, #39	; 0x27
   18290:	bne	1829c <fputs@plt+0x71d4>
   18294:	tst	r3, #1
   18298:	beq	182bc <fputs@plt+0x71f4>
   1829c:	mov	r1, #161	; 0xa1
   182a0:	str	r1, [r2]
   182a4:	add	r2, r0, r3
   182a8:	sub	r3, r2, r0
   182ac:	ldrb	r1, [r2], #1
   182b0:	cmp	r1, #0
   182b4:	cmpne	r1, #39	; 0x27
   182b8:	bne	182a8 <fputs@plt+0x71e0>
   182bc:	ldrb	r2, [r0, r3]
   182c0:	cmp	r2, #0
   182c4:	addne	r3, r3, #1
   182c8:	b	17eb4 <fputs@plt+0x6dec>
   182cc:	add	r3, r3, #1
   182d0:	b	17e20 <fputs@plt+0x6d58>
   182d4:	cmp	r1, #39	; 0x27
   182d8:	moveq	r1, #97	; 0x61
   182dc:	beq	17e24 <fputs@plt+0x6d5c>
   182e0:	b	1826c <fputs@plt+0x71a4>
   182e4:			; <UNDEFINED> instruction: 0x00072ab8
   182e8:	push	{r4, lr}
   182ec:	ldr	r4, [r0, #4]
   182f0:	adds	r0, r4, #380	; 0x17c
   182f4:	popeq	{r4, pc}
   182f8:	ldr	r3, [r4, #380]	; 0x17c
   182fc:	cmp	r3, #0
   18300:	beq	18330 <fputs@plt+0x7268>
   18304:	ldr	r1, [r4, #388]	; 0x184
   18308:	cmp	r1, #0
   1830c:	blt	18330 <fputs@plt+0x7268>
   18310:	ldr	r0, [r4, #384]	; 0x180
   18314:	blx	r3
   18318:	cmp	r0, #0
   1831c:	mvneq	r3, #0
   18320:	ldrne	r3, [r4, #388]	; 0x184
   18324:	addne	r3, r3, #1
   18328:	str	r3, [r4, #388]	; 0x184
   1832c:	pop	{r4, pc}
   18330:	mov	r0, #0
   18334:	pop	{r4, pc}
   18338:	push	{r4, r5, r6, r7, r8, lr}
   1833c:	mov	r6, r0
   18340:	ldr	r8, [r0, #20]
   18344:	mov	r7, r1
   18348:	mov	r4, #0
   1834c:	cmp	r4, r8
   18350:	blt	18360 <fputs@plt+0x7298>
   18354:	mov	r5, #0
   18358:	mov	r0, r5
   1835c:	pop	{r4, r5, r6, r7, r8, pc}
   18360:	ldr	r2, [r6, #16]
   18364:	lsl	r3, r4, #4
   18368:	add	r1, r2, r3
   1836c:	ldr	r5, [r1, #4]
   18370:	cmp	r5, #0
   18374:	beq	18394 <fputs@plt+0x72cc>
   18378:	cmp	r7, #0
   1837c:	beq	18358 <fputs@plt+0x7290>
   18380:	ldr	r1, [r2, r3]
   18384:	mov	r0, r7
   18388:	bl	1407c <fputs@plt+0x2fb4>
   1838c:	cmp	r0, #0
   18390:	beq	18358 <fputs@plt+0x7290>
   18394:	add	r4, r4, #1
   18398:	b	1834c <fputs@plt+0x7284>
   1839c:	subs	r3, r0, #0
   183a0:	beq	183b4 <fputs@plt+0x72ec>
   183a4:	push	{r4, lr}
   183a8:	bl	10f24 <strlen@plt>
   183ac:	bic	r0, r0, #-1073741824	; 0xc0000000
   183b0:	pop	{r4, pc}
   183b4:	mov	r0, r3
   183b8:	bx	lr
   183bc:	push	{r4, r5, r6, r7, r8, lr}
   183c0:	mov	r5, r2
   183c4:	ldr	r4, [r2, #4]
   183c8:	mov	r6, r0
   183cc:	mov	r7, r1
   183d0:	mov	r2, #40	; 0x28
   183d4:	mov	r1, #0
   183d8:	mov	r0, r4
   183dc:	bl	10eac <memset@plt>
   183e0:	ldr	r3, [r5]
   183e4:	add	r0, r4, #40	; 0x28
   183e8:	str	r3, [r4, #4]
   183ec:	ldr	r2, [r6, #28]
   183f0:	str	r5, [r4]
   183f4:	str	r0, [r4, #8]
   183f8:	mov	r1, #0
   183fc:	bl	10eac <memset@plt>
   18400:	mov	r3, #1
   18404:	str	r6, [r4, #28]
   18408:	str	r7, [r4, #20]
   1840c:	strh	r3, [r4, #24]
   18410:	mov	r2, r5
   18414:	mov	r1, r7
   18418:	mov	r0, r6
   1841c:	pop	{r4, r5, r6, r7, r8, lr}
   18420:	b	18424 <fputs@plt+0x735c>
   18424:	ldr	r3, [r2, #4]
   18428:	push	{lr}		; (str lr, [sp, #-4]!)
   1842c:	ldr	lr, [r3]
   18430:	cmp	lr, #0
   18434:	bne	18440 <fputs@plt+0x7378>
   18438:	pop	{lr}		; (ldr lr, [sp], #4)
   1843c:	b	183bc <fputs@plt+0x72f4>
   18440:	ldr	r2, [r0, #12]
   18444:	add	r2, r2, #1
   18448:	str	r2, [r0, #12]
   1844c:	ldrh	r2, [r3, #26]
   18450:	mov	r0, r3
   18454:	add	r2, r2, #1
   18458:	strh	r2, [r3, #26]
   1845c:	pop	{pc}		; (ldr pc, [sp], #4)
   18460:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18464:	mov	r4, r0
   18468:	ldr	r0, [r0, #64]	; 0x40
   1846c:	sub	sp, sp, #28
   18470:	ldr	r5, [r0]
   18474:	cmp	r5, #0
   18478:	beq	18508 <fputs@plt+0x7440>
   1847c:	ldrb	r3, [r4, #17]
   18480:	sub	r3, r3, #1
   18484:	cmp	r3, #2
   18488:	movls	r5, #0
   1848c:	bls	18508 <fputs@plt+0x7440>
   18490:	mov	sl, r1
   18494:	add	r1, sp, #16
   18498:	ldr	fp, [r4, #160]	; 0xa0
   1849c:	bl	13d70 <fputs@plt+0x2ca8>
   184a0:	subs	r5, r0, #0
   184a4:	bne	18508 <fputs@plt+0x7440>
   184a8:	umull	r6, r7, sl, fp
   184ac:	ldrd	r2, [sp, #16]
   184b0:	asr	r9, fp, #31
   184b4:	mla	r7, sl, r9, r7
   184b8:	cmp	r7, r3
   184bc:	cmpeq	r6, r2
   184c0:	beq	18508 <fputs@plt+0x7440>
   184c4:	cmp	r6, r2
   184c8:	sbcs	r1, r7, r3
   184cc:	bge	184f0 <fputs@plt+0x7428>
   184d0:	mov	r2, r6
   184d4:	mov	r3, r7
   184d8:	ldr	r0, [r4, #64]	; 0x40
   184dc:	bl	13d58 <fputs@plt+0x2c90>
   184e0:	cmp	r0, #0
   184e4:	movne	r5, r0
   184e8:	bne	18508 <fputs@plt+0x7440>
   184ec:	b	18504 <fputs@plt+0x743c>
   184f0:	adds	r2, r2, fp
   184f4:	adc	r3, r3, r9
   184f8:	cmp	r6, r2
   184fc:	sbcs	r3, r7, r3
   18500:	bge	18514 <fputs@plt+0x744c>
   18504:	str	sl, [r4, #36]	; 0x24
   18508:	mov	r0, r5
   1850c:	add	sp, sp, #28
   18510:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18514:	ldr	r3, [r4, #208]	; 0xd0
   18518:	mov	r2, fp
   1851c:	mov	r1, r5
   18520:	mov	r0, r3
   18524:	str	r3, [sp, #12]
   18528:	bl	10eac <memset@plt>
   1852c:	subs	r6, r6, fp
   18530:	sbc	r7, r7, r9
   18534:	ldr	r3, [sp, #12]
   18538:	strd	r6, [sp]
   1853c:	mov	r2, fp
   18540:	mov	r1, r3
   18544:	ldr	r0, [r4, #64]	; 0x40
   18548:	bl	13d4c <fputs@plt+0x2c84>
   1854c:	b	184e0 <fputs@plt+0x7418>
   18550:	push	{r4, r5, r6, lr}
   18554:	sub	sp, sp, #160	; 0xa0
   18558:	mov	r4, r0
   1855c:	mov	r2, #160	; 0xa0
   18560:	mov	r1, #0
   18564:	mov	r0, sp
   18568:	bl	10eac <memset@plt>
   1856c:	mov	r5, #0
   18570:	mov	r3, r4
   18574:	cmp	r3, #0
   18578:	bne	185a4 <fputs@plt+0x74dc>
   1857c:	mov	r4, r3
   18580:	ldr	r1, [sp, r4, lsl #2]
   18584:	mov	r0, r3
   18588:	bl	155a4 <fputs@plt+0x44dc>
   1858c:	add	r4, r4, #1
   18590:	cmp	r4, #40	; 0x28
   18594:	mov	r3, r0
   18598:	bne	18580 <fputs@plt+0x74b8>
   1859c:	add	sp, sp, #160	; 0xa0
   185a0:	pop	{r4, r5, r6, pc}
   185a4:	mov	r4, #0
   185a8:	ldr	r6, [r3, #8]
   185ac:	str	r5, [r3, #8]
   185b0:	ldr	r0, [sp, r4, lsl #2]
   185b4:	cmp	r0, #0
   185b8:	addeq	r2, sp, #160	; 0xa0
   185bc:	addeq	r4, r2, r4, lsl #2
   185c0:	streq	r3, [r4, #-160]	; 0xffffff60
   185c4:	moveq	r3, r6
   185c8:	beq	18574 <fputs@plt+0x74ac>
   185cc:	mov	r1, r3
   185d0:	bl	155a4 <fputs@plt+0x44dc>
   185d4:	str	r5, [sp, r4, lsl #2]
   185d8:	add	r4, r4, #1
   185dc:	mov	r3, r0
   185e0:	b	185b0 <fputs@plt+0x74e8>
   185e4:	mov	r2, #100	; 0x64
   185e8:	mov	r1, #0
   185ec:	ldr	r0, [pc]	; 185f4 <fputs@plt+0x752c>
   185f0:	b	10eac <memset@plt>
   185f4:	andeq	r1, r9, r0, lsl r8
   185f8:	push	{r4, lr}
   185fc:	mov	r2, #100	; 0x64
   18600:	ldr	r4, [pc, #72]	; 18650 <fputs@plt+0x7588>
   18604:	mov	r1, #0
   18608:	add	r0, r4, #112	; 0x70
   1860c:	bl	10eac <memset@plt>
   18610:	ldr	r3, [pc, #60]	; 18654 <fputs@plt+0x758c>
   18614:	ldr	r2, [r3, #204]	; 0xcc
   18618:	cmp	r2, #0
   1861c:	moveq	r2, #1
   18620:	movne	r2, #0
   18624:	str	r2, [r4, #168]	; 0xa8
   18628:	bne	18638 <fputs@plt+0x7570>
   1862c:	ldr	r3, [r3, #212]	; 0xd4
   18630:	cmp	r3, #0
   18634:	strne	r3, [r4, #172]	; 0xac
   18638:	mov	r3, #10
   1863c:	str	r3, [r4, #124]	; 0x7c
   18640:	mov	r3, #1
   18644:	str	r3, [r4, #164]	; 0xa4
   18648:	mov	r0, #0
   1864c:	pop	{r4, pc}
   18650:	andeq	r1, r9, r0, lsr #15
   18654:	andeq	fp, r8, r0, lsr #2
   18658:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1865c:	mov	sl, r2
   18660:	ldrd	r6, [sp, #40]	; 0x28
   18664:	ldrd	r2, [r0, #40]	; 0x28
   18668:	mov	r5, r0
   1866c:	mov	r9, r1
   18670:	cmp	r3, r7
   18674:	cmpeq	r2, r6
   18678:	movne	r3, #1
   1867c:	moveq	r3, #0
   18680:	orrs	r2, r6, r7
   18684:	orreq	r3, r3, #1
   18688:	cmp	r3, #0
   1868c:	ldr	ip, [r0, #4]
   18690:	ldreq	r4, [r0, #48]	; 0x30
   18694:	beq	186c8 <fputs@plt+0x7600>
   18698:	ldr	r4, [r0, #16]
   1869c:	mov	r1, #0
   186a0:	mov	r0, #0
   186a4:	mov	r2, ip
   186a8:	asr	r3, ip, #31
   186ac:	cmp	r4, #0
   186b0:	beq	186c8 <fputs@plt+0x7600>
   186b4:	adds	r0, r0, r2
   186b8:	adc	r1, r1, r3
   186bc:	cmp	r6, r0
   186c0:	sbcs	lr, r7, r1
   186c4:	bge	1874c <fputs@plt+0x7684>
   186c8:	mov	r2, ip
   186cc:	asr	r3, ip, #31
   186d0:	mov	r0, r6
   186d4:	mov	r1, r7
   186d8:	bl	704fc <fputs@plt+0x5f434>
   186dc:	mov	r8, sl
   186e0:	mov	r3, r9
   186e4:	mov	r0, r2
   186e8:	ldr	r9, [r5, #4]
   186ec:	add	r1, r4, #4
   186f0:	sub	r9, r9, r0
   186f4:	cmp	r8, r9
   186f8:	movlt	fp, r8
   186fc:	movge	fp, r9
   18700:	add	r1, r1, r0
   18704:	mov	r2, fp
   18708:	mov	r0, r3
   1870c:	bl	10f3c <memcpy@plt>
   18710:	subs	r8, r8, r9
   18714:	add	r3, r0, fp
   18718:	bmi	18734 <fputs@plt+0x766c>
   1871c:	ldr	r4, [r4]
   18720:	cmp	r4, #0
   18724:	beq	18734 <fputs@plt+0x766c>
   18728:	mov	r0, #0
   1872c:	cmp	r8, r0
   18730:	bne	186e8 <fputs@plt+0x7620>
   18734:	adds	r6, r6, sl
   18738:	adc	r7, r7, sl, asr #31
   1873c:	str	r4, [r5, #48]	; 0x30
   18740:	strd	r6, [r5, #40]	; 0x28
   18744:	mov	r0, #0
   18748:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1874c:	ldr	r4, [r4]
   18750:	b	186ac <fputs@plt+0x75e4>
   18754:	ldr	r3, [r0, #32]
   18758:	push	{r0, r1, r4, r5, r6, lr}
   1875c:	mov	r5, r0
   18760:	ldr	r6, [r3]
   18764:	mov	r4, r5
   18768:	ldr	r3, [pc, #96]	; 187d0 <fputs@plt+0x7708>
   1876c:	mov	r0, #1
   18770:	strb	r0, [r5, #64]	; 0x40
   18774:	str	r3, [r4, #52]!	; 0x34
   18778:	add	r3, r5, #92	; 0x5c
   1877c:	str	r3, [sp]
   18780:	mov	r2, #40	; 0x28
   18784:	mov	r3, #0
   18788:	mov	r1, r4
   1878c:	bl	15950 <fputs@plt+0x4888>
   18790:	mov	r3, r4
   18794:	add	r2, r6, #48	; 0x30
   18798:	add	r1, r5, #100	; 0x64
   1879c:	ldr	r0, [r3], #4
   187a0:	cmp	r3, r1
   187a4:	str	r0, [r2], #4
   187a8:	bne	1879c <fputs@plt+0x76d4>
   187ac:	mov	r0, r5
   187b0:	bl	15a08 <fputs@plt+0x4940>
   187b4:	add	r3, r4, #48	; 0x30
   187b8:	ldr	r2, [r4], #4
   187bc:	cmp	r4, r3
   187c0:	str	r2, [r6], #4
   187c4:	bne	187b8 <fputs@plt+0x76f0>
   187c8:	add	sp, sp, #8
   187cc:	pop	{r4, r5, r6, pc}
   187d0:	eoreq	lr, sp, r8, lsl r2
   187d4:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   187d8:	subs	r5, r1, #0
   187dc:	ldr	r4, [r0, #16]
   187e0:	mov	r6, r0
   187e4:	ldr	r7, [r0, #20]
   187e8:	ldr	r2, [r4, #160]	; 0xa0
   187ec:	beq	1886c <fputs@plt+0x77a4>
   187f0:	ldr	r3, [r4, #216]	; 0xd8
   187f4:	sub	r5, r5, #1
   187f8:	ldrh	r1, [r3, #66]	; 0x42
   187fc:	lsl	ip, r1, #16
   18800:	and	ip, ip, #65536	; 0x10000
   18804:	and	r1, r1, #65024	; 0xfe00
   18808:	orr	ip, r1, ip
   1880c:	add	r0, ip, #24
   18810:	asr	r9, r0, #31
   18814:	umull	r0, r1, r5, r0
   18818:	mla	r1, r5, r9, r1
   1881c:	adds	r0, r0, #56	; 0x38
   18820:	adc	r1, r1, #0
   18824:	cmp	r2, ip
   18828:	strd	r0, [sp]
   1882c:	movge	r2, ip
   18830:	ldr	r1, [r6, #4]
   18834:	ldr	r0, [r3, #8]
   18838:	bl	13d40 <fputs@plt+0x2c78>
   1883c:	mov	r8, r0
   18840:	cmp	r7, #1
   18844:	bne	18860 <fputs@plt+0x7798>
   18848:	cmp	r8, #0
   1884c:	beq	188a8 <fputs@plt+0x77e0>
   18850:	mov	r2, #16
   18854:	mov	r1, #255	; 0xff
   18858:	add	r0, r4, #112	; 0x70
   1885c:	bl	10eac <memset@plt>
   18860:	mov	r0, r8
   18864:	add	sp, sp, #12
   18868:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1886c:	sub	r3, r7, #1
   18870:	asr	r9, r2, #31
   18874:	umull	r0, r1, r3, r2
   18878:	mla	r1, r3, r9, r1
   1887c:	strd	r0, [sp]
   18880:	ldr	r1, [r6, #4]
   18884:	ldr	r0, [r4, #64]	; 0x40
   18888:	bl	13d40 <fputs@plt+0x2c78>
   1888c:	ldr	r3, [pc, #60]	; 188d0 <fputs@plt+0x7808>
   18890:	cmp	r0, r3
   18894:	mov	r8, r0
   18898:	bne	18840 <fputs@plt+0x7778>
   1889c:	cmp	r7, #1
   188a0:	movne	r8, r5
   188a4:	bne	18860 <fputs@plt+0x7798>
   188a8:	ldr	r3, [r6, #4]
   188ac:	add	r4, r4, #112	; 0x70
   188b0:	add	r2, r3, #24
   188b4:	add	r3, r3, #40	; 0x28
   188b8:	ldr	r1, [r2], #4
   188bc:	cmp	r2, r3
   188c0:	str	r1, [r4], #4
   188c4:	bne	188b8 <fputs@plt+0x77f0>
   188c8:	mov	r8, #0
   188cc:	b	18860 <fputs@plt+0x7798>
   188d0:	andeq	r0, r0, sl, lsl #4
   188d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   188d8:	mov	r5, r0
   188dc:	ldr	r7, [sp, #36]	; 0x24
   188e0:	mov	r0, r1
   188e4:	ldr	r1, [sp, #40]	; 0x28
   188e8:	mov	lr, #0
   188ec:	ldr	r8, [r7]
   188f0:	ldr	r9, [r3]
   188f4:	sub	sl, r1, #2
   188f8:	mov	r4, lr
   188fc:	mov	ip, lr
   18900:	cmp	ip, r2
   18904:	cmpge	r4, r8
   18908:	blt	18920 <fputs@plt+0x7858>
   1890c:	str	r0, [r3]
   18910:	lsl	r2, lr, #1
   18914:	str	lr, [r7]
   18918:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1891c:	b	10f3c <memcpy@plt>
   18920:	cmp	ip, r2
   18924:	bge	18988 <fputs@plt+0x78c0>
   18928:	cmp	r4, r8
   1892c:	bge	18950 <fputs@plt+0x7888>
   18930:	lsl	r6, ip, #1
   18934:	ldrh	fp, [r0, r6]
   18938:	lsl	r6, r4, #1
   1893c:	ldrh	r6, [r9, r6]
   18940:	ldr	fp, [r5, fp, lsl #2]
   18944:	ldr	r6, [r5, r6, lsl #2]
   18948:	cmp	fp, r6
   1894c:	bcs	18988 <fputs@plt+0x78c0>
   18950:	lsl	r6, ip, #1
   18954:	add	ip, ip, #1
   18958:	ldrh	r6, [r0, r6]
   1895c:	cmp	ip, r2
   18960:	ldr	fp, [r5, r6, lsl #2]
   18964:	add	lr, lr, #1
   18968:	strh	r6, [sl, #2]!
   1896c:	bge	18900 <fputs@plt+0x7838>
   18970:	lsl	r6, ip, #1
   18974:	ldrh	r6, [r0, r6]
   18978:	ldr	r6, [r5, r6, lsl #2]
   1897c:	cmp	fp, r6
   18980:	addeq	ip, ip, #1
   18984:	b	18900 <fputs@plt+0x7838>
   18988:	lsl	r6, r4, #1
   1898c:	add	r4, r4, #1
   18990:	ldrh	r6, [r9, r6]
   18994:	b	1895c <fputs@plt+0x7894>
   18998:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1899c:	subs	r4, r0, #0
   189a0:	movne	r6, r2
   189a4:	subne	r5, r1, #1
   189a8:	bne	189e0 <fputs@plt+0x7918>
   189ac:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   189b0:	mov	r1, r7
   189b4:	mov	r0, r5
   189b8:	bl	6fcc0 <fputs@plt+0x5ebf8>
   189bc:	mov	r1, r7
   189c0:	mov	r8, r0
   189c4:	mov	r0, r5
   189c8:	bl	6feac <fputs@plt+0x5ede4>
   189cc:	add	r4, r4, r8, lsl #2
   189d0:	ldr	r4, [r4, #12]
   189d4:	cmp	r4, #0
   189d8:	mov	r5, r1
   189dc:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   189e0:	ldr	r7, [r4, #8]
   189e4:	cmp	r7, #0
   189e8:	bne	189b0 <fputs@plt+0x78e8>
   189ec:	ldr	r3, [r4]
   189f0:	cmp	r3, #4000	; 0xfa0
   189f4:	bhi	18a14 <fputs@plt+0x794c>
   189f8:	add	r4, r4, r5, lsr #3
   189fc:	mov	r1, #1
   18a00:	ldrb	r3, [r4, #12]
   18a04:	and	r5, r5, #7
   18a08:	bic	r5, r3, r1, lsl r5
   18a0c:	strb	r5, [r4, #12]
   18a10:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   18a14:	add	r8, r4, #12
   18a18:	mov	r1, r8
   18a1c:	mov	r2, #500	; 0x1f4
   18a20:	mov	r0, r6
   18a24:	bl	10f3c <memcpy@plt>
   18a28:	add	r5, r5, #1
   18a2c:	mov	r0, r8
   18a30:	mov	r9, #125	; 0x7d
   18a34:	add	r8, r6, #500	; 0x1f4
   18a38:	mov	r2, #500	; 0x1f4
   18a3c:	mov	r1, r7
   18a40:	bl	10eac <memset@plt>
   18a44:	str	r7, [r4, #4]
   18a48:	ldr	r0, [r6]
   18a4c:	cmp	r0, #0
   18a50:	beq	18aac <fputs@plt+0x79e4>
   18a54:	cmp	r0, r5
   18a58:	beq	18aac <fputs@plt+0x79e4>
   18a5c:	mov	r1, r9
   18a60:	sub	r0, r0, #1
   18a64:	bl	6feac <fputs@plt+0x5ede4>
   18a68:	ldr	r3, [r4, #4]
   18a6c:	add	r3, r3, #1
   18a70:	str	r3, [r4, #4]
   18a74:	add	r2, r1, #3
   18a78:	mov	r3, r1
   18a7c:	add	r2, r4, r2, lsl #2
   18a80:	b	18a94 <fputs@plt+0x79cc>
   18a84:	add	r3, r3, #1
   18a88:	cmp	r3, #125	; 0x7d
   18a8c:	mov	r1, r7
   18a90:	beq	18a74 <fputs@plt+0x79ac>
   18a94:	ldr	r1, [r2], #4
   18a98:	cmp	r1, #0
   18a9c:	bne	18a84 <fputs@plt+0x79bc>
   18aa0:	ldr	r2, [r6]
   18aa4:	add	r3, r4, r3, lsl #2
   18aa8:	str	r2, [r3, #12]
   18aac:	add	r6, r6, #4
   18ab0:	cmp	r8, r6
   18ab4:	bne	18a48 <fputs@plt+0x7980>
   18ab8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   18abc:	push	{r0, r1, r4, r6, r7, lr}
   18ac0:	mov	r6, #0
   18ac4:	ldrb	ip, [r0]
   18ac8:	ldrb	r3, [r0, #3]
   18acc:	orr	r3, r3, ip, lsl #24
   18ad0:	ldrb	ip, [r0, #1]
   18ad4:	orr	r3, r3, ip, lsl #16
   18ad8:	ldrb	ip, [r0, #2]
   18adc:	orr	r7, r3, ip, lsl #8
   18ae0:	ldrb	ip, [r0, #4]
   18ae4:	ldrb	r3, [r0, #7]
   18ae8:	orr	r3, r3, ip, lsl #24
   18aec:	ldrb	ip, [r0, #5]
   18af0:	ldrb	r0, [r0, #6]
   18af4:	orr	r3, r3, ip, lsl #16
   18af8:	orr	r3, r3, r0, lsl #8
   18afc:	adds	r6, r6, r3
   18b00:	adc	r7, r7, #0
   18b04:	cmp	r1, #6
   18b08:	strd	r6, [sp]
   18b0c:	bne	18b28 <fputs@plt+0x7a60>
   18b10:	mov	r3, #4
   18b14:	strd	r6, [r2]
   18b18:	strh	r3, [r2, #8]
   18b1c:	mov	r0, #8
   18b20:	add	sp, sp, #8
   18b24:	pop	{r4, r6, r7, pc}
   18b28:	mov	r3, sp
   18b2c:	vmov	d0, r6, r7
   18b30:	ldm	r3!, {r0, r1}
   18b34:	mov	r4, r2
   18b38:	str	r0, [r2]
   18b3c:	str	r1, [r2, #4]
   18b40:	bl	13fb8 <fputs@plt+0x2ef0>
   18b44:	cmp	r0, #0
   18b48:	movne	r0, #1
   18b4c:	moveq	r0, #8
   18b50:	strh	r0, [r4, #8]
   18b54:	b	18b1c <fputs@plt+0x7a54>
   18b58:	push	{r4, r5, lr}
   18b5c:	cmp	r1, #11
   18b60:	ldrls	pc, [pc, r1, lsl #2]
   18b64:	b	18c78 <fputs@plt+0x7bb0>
   18b68:	muleq	r1, r8, fp
   18b6c:	andeq	r8, r1, r8, lsr #23
   18b70:	andeq	r8, r1, r4, asr #23
   18b74:	ldrdeq	r8, [r1], -r4
   18b78:	andeq	r8, r1, ip, ror #23
   18b7c:	andeq	r8, r1, r0, lsl ip
   18b80:	andeq	r8, r1, r8, asr ip
   18b84:	andeq	r8, r1, r8, asr ip
   18b88:	andeq	r8, r1, r0, ror #24
   18b8c:	andeq	r8, r1, r0, ror #24
   18b90:	muleq	r1, r8, fp
   18b94:	muleq	r1, r8, fp
   18b98:	mov	r3, #1
   18b9c:	strh	r3, [r2, #8]
   18ba0:	mov	r1, #0
   18ba4:	b	18bbc <fputs@plt+0x7af4>
   18ba8:	ldrsb	r4, [r0]
   18bac:	asr	r5, r4, #31
   18bb0:	mov	r3, #4
   18bb4:	strd	r4, [r2]
   18bb8:	strh	r3, [r2, #8]
   18bbc:	mov	r0, r1
   18bc0:	pop	{r4, r5, pc}
   18bc4:	ldrsb	r3, [r0]
   18bc8:	ldrb	r4, [r0, #1]
   18bcc:	orr	r4, r4, r3, lsl #8
   18bd0:	b	18bac <fputs@plt+0x7ae4>
   18bd4:	ldrb	r3, [r0, #1]
   18bd8:	ldrb	r4, [r0, #2]
   18bdc:	orr	r4, r4, r3, lsl #8
   18be0:	ldrsb	r3, [r0]
   18be4:	orr	r4, r4, r3, lsl #16
   18be8:	b	18bac <fputs@plt+0x7ae4>
   18bec:	ldrb	r4, [r0, #2]
   18bf0:	ldrb	r3, [r0, #1]
   18bf4:	lsl	r4, r4, #8
   18bf8:	orr	r4, r4, r3, lsl #16
   18bfc:	ldrb	r3, [r0, #3]
   18c00:	orr	r4, r4, r3
   18c04:	ldrsb	r3, [r0]
   18c08:	orr	r4, r4, r3, lsl #24
   18c0c:	b	18bac <fputs@plt+0x7ae4>
   18c10:	ldrb	r1, [r0, #2]
   18c14:	ldrb	r3, [r0, #5]
   18c18:	ldrsb	lr, [r0]
   18c1c:	ldrb	ip, [r0, #1]
   18c20:	orr	r3, r3, r1, lsl #24
   18c24:	ldrb	r1, [r0, #3]
   18c28:	orr	r3, r3, r1, lsl #16
   18c2c:	ldrb	r1, [r0, #4]
   18c30:	mov	r0, #0
   18c34:	orr	r3, r3, r1, lsl #8
   18c38:	adds	r0, r0, r3
   18c3c:	orr	r1, ip, lr, lsl #8
   18c40:	adc	r1, r1, #0
   18c44:	mov	r3, #4
   18c48:	strd	r0, [r2]
   18c4c:	strh	r3, [r2, #8]
   18c50:	mov	r1, #6
   18c54:	b	18bbc <fputs@plt+0x7af4>
   18c58:	pop	{r4, r5, lr}
   18c5c:	b	18abc <fputs@plt+0x79f4>
   18c60:	sub	r1, r1, #8
   18c64:	mov	r0, r1
   18c68:	mov	r1, #0
   18c6c:	mov	r3, #4
   18c70:	strd	r0, [r2]
   18c74:	b	18b9c <fputs@plt+0x7ad4>
   18c78:	sub	r3, r1, #12
   18c7c:	and	r1, r1, #1
   18c80:	str	r0, [r2, #16]
   18c84:	ldr	r0, [pc, #24]	; 18ca4 <fputs@plt+0x7bdc>
   18c88:	lsl	r1, r1, #1
   18c8c:	lsr	r3, r3, #1
   18c90:	ldrh	r1, [r0, r1]
   18c94:	str	r3, [r2, #12]
   18c98:	strh	r1, [r2, #8]
   18c9c:	mov	r1, r3
   18ca0:	b	18bbc <fputs@plt+0x7af4>
   18ca4:	andeq	r3, r7, r0, lsl #9
   18ca8:	ldr	r2, [pc, #168]	; 18d58 <fputs@plt+0x7c90>
   18cac:	push	{r4, r5, r6, r7, lr}
   18cb0:	mov	r5, r0
   18cb4:	ldr	r1, [r2, #4]
   18cb8:	ldr	r0, [r2]
   18cbc:	sub	sp, sp, #20
   18cc0:	ldrh	r2, [r2, #8]
   18cc4:	add	r3, sp, #4
   18cc8:	ldrh	r4, [r5, #50]	; 0x32
   18ccc:	stmia	r3!, {r0, r1}
   18cd0:	strh	r2, [r3]
   18cd4:	ldr	r3, [r5, #12]
   18cd8:	ldr	r6, [r5, #8]
   18cdc:	cmp	r4, #5
   18ce0:	ldrsh	r3, [r3, #38]	; 0x26
   18ce4:	movcs	r4, #5
   18ce8:	mov	r0, r6
   18cec:	cmp	r3, #33	; 0x21
   18cf0:	movlt	r3, #33	; 0x21
   18cf4:	lsl	r7, r4, #1
   18cf8:	strh	r3, [r0], #2
   18cfc:	mov	r2, r7
   18d00:	add	r1, sp, #4
   18d04:	bl	10f3c <memcpy@plt>
   18d08:	mvn	r3, #1
   18d0c:	add	r2, r4, #1
   18d10:	mul	r4, r3, r4
   18d14:	add	r1, r6, r7
   18d18:	mov	r0, #23
   18d1c:	ldrh	r3, [r5, #50]	; 0x32
   18d20:	cmp	r2, r3
   18d24:	ble	18d44 <fputs@plt+0x7c7c>
   18d28:	ldrb	r2, [r5, #54]	; 0x36
   18d2c:	cmp	r2, #0
   18d30:	lslne	r3, r3, #1
   18d34:	movne	r2, #0
   18d38:	strhne	r2, [r6, r3]
   18d3c:	add	sp, sp, #20
   18d40:	pop	{r4, r5, r6, r7, pc}
   18d44:	add	r1, r1, #2
   18d48:	add	r3, r1, r4
   18d4c:	add	r2, r2, #1
   18d50:	strh	r0, [r3, r7]
   18d54:	b	18d1c <fputs@plt+0x7c54>
   18d58:	andeq	r3, r7, r4, lsl #9
   18d5c:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   18d60:	mov	r4, r0
   18d64:	mov	r8, r1
   18d68:	mov	r7, r2
   18d6c:	mov	r6, r2
   18d70:	cmp	r6, #0
   18d74:	ble	18d84 <fputs@plt+0x7cbc>
   18d78:	ldr	r9, [r4]
   18d7c:	cmp	r9, #0
   18d80:	beq	18d8c <fputs@plt+0x7cc4>
   18d84:	add	sp, sp, #12
   18d88:	pop	{r4, r5, r6, r7, r8, r9, pc}
   18d8c:	ldr	r3, [r4, #16]
   18d90:	ldr	r5, [r4, #8]
   18d94:	ldr	r0, [r4, #4]
   18d98:	sub	r5, r5, r3
   18d9c:	cmp	r5, r6
   18da0:	movge	r5, r6
   18da4:	sub	r1, r7, r6
   18da8:	mov	r2, r5
   18dac:	add	r0, r0, r3
   18db0:	add	r1, r8, r1
   18db4:	bl	10f3c <memcpy@plt>
   18db8:	ldr	r2, [r4, #16]
   18dbc:	ldr	r3, [r4, #8]
   18dc0:	add	r2, r5, r2
   18dc4:	cmp	r2, r3
   18dc8:	str	r2, [r4, #16]
   18dcc:	bne	18e18 <fputs@plt+0x7d50>
   18dd0:	ldrd	r0, [r4, #24]
   18dd4:	ldr	r3, [r4, #12]
   18dd8:	ldr	ip, [r4, #4]
   18ddc:	adds	r0, r0, r3
   18de0:	adc	r1, r1, r3, asr #31
   18de4:	sub	r2, r2, r3
   18de8:	strd	r0, [sp]
   18dec:	add	r1, ip, r3
   18df0:	ldr	r0, [r4, #32]
   18df4:	bl	13d4c <fputs@plt+0x2c84>
   18df8:	ldrd	r2, [r4, #24]
   18dfc:	ldr	r1, [r4, #8]
   18e00:	str	r9, [r4, #16]
   18e04:	adds	r2, r2, r1
   18e08:	adc	r3, r3, r1, asr #31
   18e0c:	str	r9, [r4, #12]
   18e10:	strd	r2, [r4, #24]
   18e14:	str	r0, [r4]
   18e18:	sub	r6, r6, r5
   18e1c:	b	18d70 <fputs@plt+0x7ca8>
   18e20:	push	{r4, r5, r6, r7, r8, lr}
   18e24:	subs	r5, r1, #0
   18e28:	mvneq	r4, #0
   18e2c:	beq	18e60 <fputs@plt+0x7d98>
   18e30:	ldr	r6, [pc, #112]	; 18ea8 <fputs@plt+0x7de0>
   18e34:	mov	r4, #0
   18e38:	mov	r7, #12
   18e3c:	mul	r3, r7, r4
   18e40:	mov	r0, r5
   18e44:	ldr	r1, [r3, r6]
   18e48:	bl	110a4 <strcmp@plt>
   18e4c:	cmp	r0, #0
   18e50:	beq	18e60 <fputs@plt+0x7d98>
   18e54:	add	r4, r4, #1
   18e58:	cmp	r4, #27
   18e5c:	bne	18e3c <fputs@plt+0x7d74>
   18e60:	ldr	r3, [pc, #68]	; 18eac <fputs@plt+0x7de4>
   18e64:	add	r4, r4, #1
   18e68:	add	r1, r3, #272	; 0x110
   18e6c:	mov	r0, #12
   18e70:	cmp	r4, #28
   18e74:	bne	18e80 <fputs@plt+0x7db8>
   18e78:	mov	r0, #0
   18e7c:	pop	{r4, r5, r6, r7, r8, pc}
   18e80:	mul	r2, r0, r4
   18e84:	add	ip, r1, r2
   18e88:	ldr	ip, [ip, #4]
   18e8c:	cmp	ip, #0
   18e90:	beq	18ea0 <fputs@plt+0x7dd8>
   18e94:	add	r3, r3, r2
   18e98:	ldr	r0, [r3, #272]	; 0x110
   18e9c:	pop	{r4, r5, r6, r7, r8, pc}
   18ea0:	add	r4, r4, #1
   18ea4:	b	18e70 <fputs@plt+0x7da8>
   18ea8:	andeq	fp, r8, r0, lsr r2
   18eac:	andeq	fp, r8, r0, lsr #2
   18eb0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   18eb4:	mov	r7, r1
   18eb8:	ldr	r5, [pc, #64]	; 18f00 <fputs@plt+0x7e38>
   18ebc:	mov	r4, #0
   18ec0:	add	r8, r5, #272	; 0x110
   18ec4:	mov	r9, #12
   18ec8:	mul	r6, r9, r4
   18ecc:	mov	r0, r7
   18ed0:	ldr	r1, [r6, r8]
   18ed4:	bl	110a4 <strcmp@plt>
   18ed8:	cmp	r0, #0
   18edc:	bne	18eec <fputs@plt+0x7e24>
   18ee0:	add	r5, r5, r6
   18ee4:	ldr	r0, [r5, #276]	; 0x114
   18ee8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   18eec:	add	r4, r4, #1
   18ef0:	cmp	r4, #28
   18ef4:	bne	18ec8 <fputs@plt+0x7e00>
   18ef8:	mov	r0, #0
   18efc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   18f00:	andeq	fp, r8, r0, lsr #2
   18f04:	push	{r1, r2, r3}
   18f08:	push	{r0, r1, r4, r5, r6, r7, r8, r9, lr}
   18f0c:	mov	r1, r0
   18f10:	ldr	r2, [sp, #36]	; 0x24
   18f14:	mov	r0, #0
   18f18:	ldr	r4, [pc, #200]	; 18fe8 <fputs@plt+0x7f20>
   18f1c:	ldr	r7, [pc, #200]	; 18fec <fputs@plt+0x7f24>
   18f20:	add	r2, r2, #4
   18f24:	mov	r6, r0
   18f28:	mov	r5, #10
   18f2c:	add	lr, sp, #40	; 0x28
   18f30:	str	lr, [sp, #4]
   18f34:	ldrb	r3, [r2, #-4]
   18f38:	mov	ip, r6
   18f3c:	sub	r3, r3, #48	; 0x30
   18f40:	uxtb	r3, r3
   18f44:	cmp	r3, #0
   18f48:	mov	r8, r1
   18f4c:	bne	18fbc <fputs@plt+0x7ef4>
   18f50:	ldrb	r3, [r2, #-3]
   18f54:	sub	r3, r3, #48	; 0x30
   18f58:	uxtb	r3, r3
   18f5c:	cmp	ip, r3
   18f60:	blt	18fac <fputs@plt+0x7ee4>
   18f64:	ldrb	r3, [r2, #-2]
   18f68:	add	r3, r7, r3, lsl #1
   18f6c:	ldrh	r3, [r3, #-194]	; 0xffffff3e
   18f70:	cmp	ip, r3
   18f74:	bgt	18fac <fputs@plt+0x7ee4>
   18f78:	ldrb	r3, [r2, #-1]
   18f7c:	cmp	r3, #0
   18f80:	beq	18f90 <fputs@plt+0x7ec8>
   18f84:	ldrb	r8, [r1]
   18f88:	cmp	r8, r3
   18f8c:	bne	18fac <fputs@plt+0x7ee4>
   18f90:	ldr	r8, [lr, r0, lsl #2]
   18f94:	cmp	r3, #0
   18f98:	add	r1, r1, #1
   18f9c:	str	ip, [r8]
   18fa0:	add	r0, r0, #1
   18fa4:	add	r2, r2, #4
   18fa8:	bne	18f34 <fputs@plt+0x7e6c>
   18fac:	add	sp, sp, #8
   18fb0:	pop	{r4, r5, r6, r7, r8, r9, lr}
   18fb4:	add	sp, sp, #12
   18fb8:	bx	lr
   18fbc:	ldrb	r8, [r8]
   18fc0:	sub	r3, r3, #1
   18fc4:	add	r1, r1, #1
   18fc8:	add	r9, r4, r8
   18fcc:	uxtb	r3, r3
   18fd0:	ldrb	r9, [r9, #320]	; 0x140
   18fd4:	tst	r9, #4
   18fd8:	beq	18fac <fputs@plt+0x7ee4>
   18fdc:	mla	ip, r5, ip, r8
   18fe0:	sub	ip, ip, #48	; 0x30
   18fe4:	b	18f44 <fputs@plt+0x7e7c>
   18fe8:			; <UNDEFINED> instruction: 0x00072ab8
   18fec:	andeq	r3, r7, lr, lsl #9
   18ff0:	push	{r4, r5, r6, r7, lr}
   18ff4:	sub	sp, sp, #28
   18ff8:	mov	r5, r1
   18ffc:	add	r3, sp, #8
   19000:	add	r2, sp, #4
   19004:	ldr	r1, [pc, #508]	; 19208 <fputs@plt+0x8140>
   19008:	mov	r4, r0
   1900c:	bl	18f04 <fputs@plt+0x7e3c>
   19010:	cmp	r0, #2
   19014:	beq	19020 <fputs@plt+0x7f58>
   19018:	mov	r0, #1
   1901c:	b	1914c <fputs@plt+0x8084>
   19020:	ldrb	r2, [r4, #5]
   19024:	add	r3, r4, #5
   19028:	cmp	r2, #58	; 0x3a
   1902c:	movne	r2, #0
   19030:	strne	r2, [sp, #12]
   19034:	bne	1916c <fputs@plt+0x80a4>
   19038:	add	r2, sp, #12
   1903c:	ldr	r1, [pc, #456]	; 1920c <fputs@plt+0x8144>
   19040:	add	r0, r4, #6
   19044:	bl	18f04 <fputs@plt+0x7e3c>
   19048:	cmp	r0, #1
   1904c:	bne	19018 <fputs@plt+0x7f50>
   19050:	ldrb	r2, [r4, #8]
   19054:	add	r3, r4, #8
   19058:	cmp	r2, #46	; 0x2e
   1905c:	bne	1916c <fputs@plt+0x80a4>
   19060:	ldrb	r1, [r4, #9]
   19064:	ldr	r2, [pc, #420]	; 19210 <fputs@plt+0x8148>
   19068:	add	r1, r2, r1
   1906c:	ldrb	r1, [r1, #320]	; 0x140
   19070:	tst	r1, #4
   19074:	mov	r1, r2
   19078:	beq	1916c <fputs@plt+0x80a4>
   1907c:	vldr	d5, [pc, #356]	; 191e8 <fputs@plt+0x8120>
   19080:	vldr	d4, [pc, #360]	; 191f0 <fputs@plt+0x8128>
   19084:	vldr	d6, [pc, #364]	; 191f8 <fputs@plt+0x8130>
   19088:	vldr	d3, [pc, #368]	; 19200 <fputs@plt+0x8138>
   1908c:	add	r4, r4, #9
   19090:	mov	r3, r4
   19094:	add	r4, r4, #1
   19098:	ldrb	r2, [r3]
   1909c:	add	r0, r1, r2
   190a0:	ldrb	r0, [r0, #320]	; 0x140
   190a4:	tst	r0, #4
   190a8:	bne	19154 <fputs@plt+0x808c>
   190ac:	vdiv.f64	d6, d4, d5
   190b0:	vldr	s15, [sp, #12]
   190b4:	mov	r2, #0
   190b8:	strb	r2, [r5, #42]	; 0x2a
   190bc:	mov	r2, #1
   190c0:	vcvt.f64.s32	d7, s15
   190c4:	strb	r2, [r5, #41]	; 0x29
   190c8:	ldr	r1, [pc, #320]	; 19210 <fputs@plt+0x8148>
   190cc:	ldr	r2, [sp, #4]
   190d0:	mov	r7, r1
   190d4:	str	r2, [r5, #20]
   190d8:	ldr	r2, [sp, #8]
   190dc:	vadd.f64	d7, d7, d6
   190e0:	str	r2, [r5, #24]
   190e4:	vstr	d7, [r5, #32]
   190e8:	mov	r4, r3
   190ec:	add	r3, r3, #1
   190f0:	ldrb	r2, [r4]
   190f4:	add	r2, r1, r2
   190f8:	ldrb	r2, [r2, #320]	; 0x140
   190fc:	ands	r2, r2, #1
   19100:	bne	190e8 <fputs@plt+0x8020>
   19104:	str	r2, [r5, #28]
   19108:	ldrb	r0, [r4]
   1910c:	cmp	r0, #45	; 0x2d
   19110:	beq	19174 <fputs@plt+0x80ac>
   19114:	cmp	r0, #43	; 0x2b
   19118:	beq	191dc <fputs@plt+0x8114>
   1911c:	and	r3, r0, #223	; 0xdf
   19120:	cmp	r3, #90	; 0x5a
   19124:	addeq	r4, r4, #1
   19128:	beq	191b0 <fputs@plt+0x80e8>
   1912c:	adds	r0, r0, #0
   19130:	movne	r0, #1
   19134:	cmp	r0, #0
   19138:	bne	19018 <fputs@plt+0x7f50>
   1913c:	ldr	r3, [r5, #28]
   19140:	adds	r3, r3, #0
   19144:	movne	r3, #1
   19148:	strb	r3, [r5, #43]	; 0x2b
   1914c:	add	sp, sp, #28
   19150:	pop	{r4, r5, r6, r7, pc}
   19154:	vmov	s15, r2
   19158:	vmul.f64	d5, d5, d6
   1915c:	vcvt.f64.s32	d7, s15
   19160:	vmla.f64	d7, d4, d6
   19164:	vsub.f64	d4, d7, d3
   19168:	b	19090 <fputs@plt+0x7fc8>
   1916c:	vldr	d6, [pc, #124]	; 191f0 <fputs@plt+0x8128>
   19170:	b	190b0 <fputs@plt+0x7fe8>
   19174:	mvn	r6, #0
   19178:	add	r3, sp, #20
   1917c:	add	r2, sp, #16
   19180:	ldr	r1, [pc, #140]	; 19214 <fputs@plt+0x814c>
   19184:	add	r0, r4, #1
   19188:	bl	18f04 <fputs@plt+0x7e3c>
   1918c:	cmp	r0, #2
   19190:	bne	19018 <fputs@plt+0x7f50>
   19194:	ldr	r3, [sp, #16]
   19198:	ldr	r2, [sp, #20]
   1919c:	mov	r1, #60	; 0x3c
   191a0:	add	r4, r4, #6
   191a4:	mla	r3, r1, r3, r2
   191a8:	mul	r6, r6, r3
   191ac:	str	r6, [r5, #28]
   191b0:	mov	r2, r4
   191b4:	add	r4, r4, #1
   191b8:	ldrb	r3, [r2]
   191bc:	add	r3, r7, r3
   191c0:	ldrb	r3, [r3, #320]	; 0x140
   191c4:	tst	r3, #1
   191c8:	bne	191b0 <fputs@plt+0x80e8>
   191cc:	mov	r3, #1
   191d0:	strb	r3, [r5, #44]	; 0x2c
   191d4:	ldrb	r0, [r2]
   191d8:	b	1912c <fputs@plt+0x8064>
   191dc:	mov	r6, #1
   191e0:	b	19178 <fputs@plt+0x80b0>
   191e4:	nop			; (mov r0, r0)
   191e8:	andeq	r0, r0, r0
   191ec:	svccc	0x00f00000	; IMB
	...
   191fc:	eormi	r0, r4, r0
   19200:	andeq	r0, r0, r0
   19204:	submi	r0, r8, r0
   19208:	andeq	r6, r7, r6, asr #5
   1920c:	andeq	r6, r7, sp, ror #9
   19210:			; <UNDEFINED> instruction: 0x00072ab8
   19214:	andeq	r6, r7, lr, asr #5
   19218:	mov	r0, #30
   1921c:	b	10e40 <sysconf@plt>
   19220:	push	{r4, r5, r6, r7, r8, lr}
   19224:	mov	r5, r0
   19228:	ldr	r8, [pc, #56]	; 19268 <fputs@plt+0x81a0>
   1922c:	mov	r6, r2
   19230:	mov	r7, r3
   19234:	mov	r2, r6
   19238:	mov	r3, r7
   1923c:	mov	r0, r5
   19240:	ldr	r1, [r8, #348]	; 0x15c
   19244:	blx	r1
   19248:	subs	r4, r0, #0
   1924c:	bge	19260 <fputs@plt+0x8198>
   19250:	bl	110bc <__errno_location@plt>
   19254:	ldr	r3, [r0]
   19258:	cmp	r3, #4
   1925c:	beq	19234 <fputs@plt+0x816c>
   19260:	mov	r0, r4
   19264:	pop	{r4, r5, r6, r7, r8, pc}
   19268:	andeq	fp, r8, r0, lsr #2
   1926c:	push	{r4, lr}
   19270:	bl	110bc <__errno_location@plt>
   19274:	ldr	r0, [r0]
   19278:	pop	{r4, pc}
   1927c:	ldr	r3, [r0, #8]
   19280:	push	{r4, r5, r6, lr}
   19284:	mov	r5, r1
   19288:	ldrb	r2, [r3, #20]
   1928c:	sub	sp, sp, #32
   19290:	cmp	r2, #1
   19294:	movhi	r3, #1
   19298:	movhi	r0, #0
   1929c:	bhi	19314 <fputs@plt+0x824c>
   192a0:	ldrb	r4, [r3, #21]
   192a4:	cmp	r4, #0
   192a8:	movne	r3, #0
   192ac:	movne	r0, r3
   192b0:	bne	19314 <fputs@plt+0x824c>
   192b4:	ldr	r1, [pc, #116]	; 19330 <fputs@plt+0x8268>
   192b8:	mov	r6, r0
   192bc:	strh	r4, [sp, #2]
   192c0:	ldr	r2, [r1, #608]	; 0x260
   192c4:	ldr	r0, [r0, #12]
   192c8:	add	r2, r2, #1
   192cc:	asr	r3, r2, #31
   192d0:	strd	r2, [sp, #8]
   192d4:	mov	r2, #1
   192d8:	mov	r3, #0
   192dc:	strd	r2, [sp, #16]
   192e0:	add	r2, sp, #32
   192e4:	mov	r3, #1
   192e8:	strh	r3, [r2, #-32]!	; 0xffffffe0
   192ec:	ldr	r3, [r1, #360]	; 0x168
   192f0:	mov	r1, #12
   192f4:	blx	r3
   192f8:	cmp	r0, #0
   192fc:	beq	19320 <fputs@plt+0x8258>
   19300:	bl	110bc <__errno_location@plt>
   19304:	ldr	r3, [r0]
   19308:	ldr	r0, [pc, #36]	; 19334 <fputs@plt+0x826c>
   1930c:	str	r3, [r6, #20]
   19310:	mov	r3, r4
   19314:	str	r3, [r5]
   19318:	add	sp, sp, #32
   1931c:	pop	{r4, r5, r6, pc}
   19320:	ldrsh	r3, [sp]
   19324:	subs	r3, r3, #2
   19328:	movne	r3, #1
   1932c:	b	19314 <fputs@plt+0x824c>
   19330:	andeq	fp, r8, r0, lsr #2
   19334:	andeq	r0, r0, sl, lsl #28
   19338:	b	10f54 <open64@plt>
   1933c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19340:	sub	sp, sp, #20
   19344:	mov	r4, r0
   19348:	ldrd	sl, [sp, #56]	; 0x38
   1934c:	mov	r5, r1
   19350:	ldrd	r0, [r0, #48]	; 0x30
   19354:	mov	r6, r2
   19358:	cmp	sl, r0
   1935c:	sbcs	r3, fp, r1
   19360:	bge	193b4 <fputs@plt+0x82ec>
   19364:	adds	r8, sl, r2
   19368:	adc	r9, fp, r2, asr #31
   1936c:	cmp	r0, r8
   19370:	sbcs	r3, r1, r9
   19374:	ldr	r3, [r4, #72]	; 0x48
   19378:	blt	19390 <fputs@plt+0x82c8>
   1937c:	add	r1, r3, sl
   19380:	mov	r0, r5
   19384:	bl	10f3c <memcpy@plt>
   19388:	mov	r0, #0
   1938c:	b	19420 <fputs@plt+0x8358>
   19390:	sub	r7, r0, sl
   19394:	add	r1, r3, sl
   19398:	mov	r0, r5
   1939c:	mov	r2, r7
   193a0:	bl	10f3c <memcpy@plt>
   193a4:	adds	sl, sl, r7
   193a8:	add	r5, r5, r7
   193ac:	sub	r6, r6, r7
   193b0:	adc	fp, fp, r7, asr #31
   193b4:	mov	r8, r6
   193b8:	mov	r9, r5
   193bc:	mov	r7, #0
   193c0:	mov	r3, #0
   193c4:	str	r3, [sp]
   193c8:	mov	r2, sl
   193cc:	mov	r3, fp
   193d0:	ldr	r0, [r4, #12]
   193d4:	bl	10fb4 <lseek64@plt>
   193d8:	cmp	r0, #0
   193dc:	sbcs	r3, r1, #0
   193e0:	bge	19428 <fputs@plt+0x8360>
   193e4:	bl	110bc <__errno_location@plt>
   193e8:	ldr	r3, [r0]
   193ec:	mvn	r0, #0
   193f0:	str	r3, [r4, #20]
   193f4:	cmp	r6, r0
   193f8:	beq	19388 <fputs@plt+0x82c0>
   193fc:	cmp	r0, #0
   19400:	ldrlt	r0, [pc, #144]	; 19498 <fputs@plt+0x83d0>
   19404:	blt	19420 <fputs@plt+0x8358>
   19408:	mov	r1, #0
   1940c:	sub	r2, r6, r0
   19410:	str	r1, [r4, #20]
   19414:	add	r0, r5, r0
   19418:	bl	10eac <memset@plt>
   1941c:	ldr	r0, [pc, #120]	; 1949c <fputs@plt+0x83d4>
   19420:	add	sp, sp, #20
   19424:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19428:	ldr	r3, [pc, #112]	; 194a0 <fputs@plt+0x83d8>
   1942c:	mov	r2, r8
   19430:	mov	r1, r9
   19434:	ldr	r3, [r3, #372]	; 0x174
   19438:	ldr	r0, [r4, #12]
   1943c:	blx	r3
   19440:	cmp	r8, r0
   19444:	mov	r3, r0
   19448:	beq	19474 <fputs@plt+0x83ac>
   1944c:	cmp	r0, #0
   19450:	bge	1947c <fputs@plt+0x83b4>
   19454:	str	r0, [sp, #12]
   19458:	bl	110bc <__errno_location@plt>
   1945c:	ldr	r2, [r0]
   19460:	cmp	r2, #4
   19464:	beq	193c0 <fputs@plt+0x82f8>
   19468:	ldr	r3, [sp, #12]
   1946c:	mov	r7, #0
   19470:	str	r2, [r4, #20]
   19474:	add	r0, r3, r7
   19478:	b	193f4 <fputs@plt+0x832c>
   1947c:	beq	19474 <fputs@plt+0x83ac>
   19480:	adds	sl, sl, r0
   19484:	sub	r8, r8, r0
   19488:	adc	fp, fp, r0, asr #31
   1948c:	add	r7, r7, r0
   19490:	add	r9, r9, r0
   19494:	b	193c0 <fputs@plt+0x82f8>
   19498:	andeq	r0, r0, sl, lsl #2
   1949c:	andeq	r0, r0, sl, lsl #4
   194a0:	andeq	fp, r8, r0, lsr #2
   194a4:	push	{r0, r1, r4, r5, r6, lr}
   194a8:	mov	r6, r1
   194ac:	mov	r0, sp
   194b0:	mov	r1, #0
   194b4:	bl	10f18 <gettimeofday@plt>
   194b8:	add	r5, pc, #56	; 0x38
   194bc:	ldrd	r4, [r5]
   194c0:	ldr	r3, [sp]
   194c4:	mov	r1, #1000	; 0x3e8
   194c8:	ldr	r0, [sp, #4]
   194cc:	smlal	r4, r5, r1, r3
   194d0:	bl	6fecc <fputs@plt+0x5ee04>
   194d4:	adds	r2, r4, r0
   194d8:	adc	r3, r5, r0, asr #31
   194dc:	mov	r1, r3
   194e0:	mov	r0, r2
   194e4:	strd	r0, [r6]
   194e8:	mov	r0, #0
   194ec:	add	sp, sp, #8
   194f0:	pop	{r4, r5, r6, pc}
   194f4:	nop			; (mov r0, r0)
   194f8:	cdpcc	2, 5, cr2, cr3, cr0, {0}
   194fc:	andeq	fp, r0, r8, asr #31
   19500:	push	{r0, r1, r2, r4, r5, lr}
   19504:	mov	r3, #0
   19508:	mov	r2, #0
   1950c:	mov	r5, r1
   19510:	add	r1, sp, #8
   19514:	mov	r0, #0
   19518:	strd	r2, [r1, #-8]!
   1951c:	bl	194a4 <fputs@plt+0x83dc>
   19520:	mov	r4, r0
   19524:	ldrd	r0, [sp]
   19528:	bl	7049c <fputs@plt+0x5f3d4>
   1952c:	vldr	d6, [pc, #20]	; 19548 <fputs@plt+0x8480>
   19530:	vmov	d5, r0, r1
   19534:	mov	r0, r4
   19538:	vdiv.f64	d7, d5, d6
   1953c:	vstr	d7, [r5]
   19540:	add	sp, sp, #12
   19544:	pop	{r4, r5, pc}
   19548:	andeq	r0, r0, r0
   1954c:	orrsmi	r9, r4, r0, ror r9
   19550:	ldr	r0, [pc, #32]	; 19578 <fputs@plt+0x84b0>
   19554:	push	{r4, lr}
   19558:	add	r0, r1, r0
   1955c:	ldr	r1, [pc, #24]	; 1957c <fputs@plt+0x84b4>
   19560:	bl	6fecc <fputs@plt+0x5ee04>
   19564:	mov	r4, r0
   19568:	bl	11008 <sleep@plt>
   1956c:	ldr	r0, [pc, #8]	; 1957c <fputs@plt+0x84b4>
   19570:	mul	r0, r0, r4
   19574:	pop	{r4, pc}
   19578:	andeq	r4, pc, pc, lsr r2	; <UNPREDICTABLE>
   1957c:	andeq	r4, pc, r0, asr #4
   19580:	ldr	r3, [r0, #32]
   19584:	push	{r4, r5, r6, r7, lr}
   19588:	sub	sp, sp, #116	; 0x74
   1958c:	ldr	r6, [r3]
   19590:	mov	r5, r0
   19594:	mov	r7, r1
   19598:	mov	r4, r6
   1959c:	add	r2, sp, #16
   195a0:	add	ip, r6, #48	; 0x30
   195a4:	ldr	r0, [r4]
   195a8:	ldr	r1, [r4, #4]
   195ac:	mov	r3, r2
   195b0:	add	r4, r4, #8
   195b4:	cmp	r4, ip
   195b8:	stmia	r3!, {r0, r1}
   195bc:	mov	r2, r3
   195c0:	bne	195a4 <fputs@plt+0x84dc>
   195c4:	mov	r0, r5
   195c8:	bl	15a08 <fputs@plt+0x4940>
   195cc:	add	r6, r6, #96	; 0x60
   195d0:	add	r2, sp, #64	; 0x40
   195d4:	ldr	r0, [r4]
   195d8:	ldr	r1, [r4, #4]
   195dc:	mov	r3, r2
   195e0:	add	r4, r4, #8
   195e4:	cmp	r4, r6
   195e8:	stmia	r3!, {r0, r1}
   195ec:	mov	r2, r3
   195f0:	bne	195d4 <fputs@plt+0x850c>
   195f4:	mov	r2, #48	; 0x30
   195f8:	add	r1, sp, #64	; 0x40
   195fc:	add	r0, sp, #16
   19600:	bl	10e34 <memcmp@plt>
   19604:	subs	r6, r0, #0
   19608:	beq	19618 <fputs@plt+0x8550>
   1960c:	mov	r0, #1
   19610:	add	sp, sp, #116	; 0x74
   19614:	pop	{r4, r5, r6, r7, pc}
   19618:	ldrb	r3, [sp, #28]
   1961c:	cmp	r3, #0
   19620:	beq	1960c <fputs@plt+0x8544>
   19624:	add	r3, sp, #8
   19628:	str	r3, [sp]
   1962c:	mov	r2, #40	; 0x28
   19630:	mov	r3, r6
   19634:	add	r1, sp, #16
   19638:	mov	r0, #1
   1963c:	bl	15950 <fputs@plt+0x4888>
   19640:	ldr	r3, [sp, #56]	; 0x38
   19644:	ldr	r2, [sp, #8]
   19648:	cmp	r2, r3
   1964c:	bne	1960c <fputs@plt+0x8544>
   19650:	ldr	r3, [sp, #60]	; 0x3c
   19654:	ldr	r2, [sp, #12]
   19658:	cmp	r2, r3
   1965c:	bne	1960c <fputs@plt+0x8544>
   19660:	add	r4, r5, #52	; 0x34
   19664:	mov	r2, #48	; 0x30
   19668:	add	r1, sp, #16
   1966c:	mov	r0, r4
   19670:	bl	10e34 <memcmp@plt>
   19674:	cmp	r0, #0
   19678:	beq	19610 <fputs@plt+0x8548>
   1967c:	mov	r3, #1
   19680:	str	r3, [r7]
   19684:	mov	r2, r4
   19688:	add	r3, sp, #16
   1968c:	add	lr, sp, #64	; 0x40
   19690:	mov	ip, r3
   19694:	add	r2, r2, #8
   19698:	ldm	ip!, {r0, r1}
   1969c:	cmp	ip, lr
   196a0:	str	r0, [r2, #-8]
   196a4:	str	r1, [r2, #-4]
   196a8:	mov	r3, ip
   196ac:	bne	19690 <fputs@plt+0x85c8>
   196b0:	ldrh	r2, [r5, #66]	; 0x42
   196b4:	mov	r0, r6
   196b8:	lsl	r3, r2, #16
   196bc:	and	r3, r3, #65536	; 0x10000
   196c0:	and	r2, r2, #65024	; 0xfe00
   196c4:	orr	r3, r3, r2
   196c8:	str	r3, [r5, #36]	; 0x24
   196cc:	b	19610 <fputs@plt+0x8548>
   196d0:	push	{r4, r5, r6, lr}
   196d4:	ldr	r5, [r0, #12]
   196d8:	ldr	r4, [r1, #12]
   196dc:	ldr	r0, [r0, #16]
   196e0:	cmp	r5, r4
   196e4:	movlt	r2, r5
   196e8:	movge	r2, r4
   196ec:	ldr	r1, [r1, #16]
   196f0:	bl	10e34 <memcmp@plt>
   196f4:	cmp	r0, #0
   196f8:	subeq	r0, r5, r4
   196fc:	pop	{r4, r5, r6, pc}
   19700:	ldrh	r3, [r0, #34]	; 0x22
   19704:	cmp	r3, #0
   19708:	bxne	lr
   1970c:	push	{lr}		; (str lr, [sp, #-4]!)
   19710:	mov	r2, r0
   19714:	ldrsb	r3, [r0, #68]	; 0x44
   19718:	ldrb	r1, [r0, #64]	; 0x40
   1971c:	orr	r1, r1, #2
   19720:	strb	r1, [r0, #64]	; 0x40
   19724:	add	r1, r3, #30
   19728:	add	r3, r2, r3, lsl #1
   1972c:	ldr	r0, [r0, r1, lsl #2]
   19730:	ldrh	r3, [r3, #80]	; 0x50
   19734:	add	r2, r2, #16
   19738:	ldr	r1, [r0, #64]	; 0x40
   1973c:	ldr	lr, [r0, #80]	; 0x50
   19740:	lsl	r3, r3, #1
   19744:	ldrh	r1, [r1, r3]
   19748:	ldrh	r3, [r0, #20]
   1974c:	rev16	r1, r1
   19750:	and	r3, r3, r1
   19754:	ldr	r1, [r0, #56]	; 0x38
   19758:	add	r1, r1, r3
   1975c:	mov	r3, lr
   19760:	pop	{lr}		; (ldr lr, [sp], #4)
   19764:	bx	r3
   19768:	push	{r0, r1, r2, r3, r4, lr}
   1976c:	add	r1, sp, #16
   19770:	ldr	ip, [sp, #24]
   19774:	rev	ip, ip
   19778:	str	ip, [r1, #-4]!
   1977c:	strd	r2, [sp]
   19780:	mov	r2, #4
   19784:	bl	13d4c <fputs@plt+0x2c84>
   19788:	add	sp, sp, #20
   1978c:	pop	{pc}		; (ldr pc, [sp], #4)
   19790:	ldr	r3, [r0, #16]
   19794:	ldr	r2, [r0, #4]
   19798:	ldr	r3, [r3, #112]	; 0x70
   1979c:	rev	r3, r3
   197a0:	add	r3, r3, #1
   197a4:	rev	r3, r3
   197a8:	str	r3, [r2, #24]
   197ac:	ldr	r2, [r0, #4]
   197b0:	str	r3, [r2, #92]	; 0x5c
   197b4:	ldr	r3, [r0, #4]
   197b8:	ldr	r2, [pc, #4]	; 197c4 <fputs@plt+0x86fc>
   197bc:	str	r2, [r3, #96]	; 0x60
   197c0:	bx	lr
   197c4:	rscsge	r2, r5, r0, lsl #26
   197c8:	ldr	r2, [r0, #32]
   197cc:	push	{r4, r5, r6, lr}
   197d0:	mov	r5, #0
   197d4:	ldr	r4, [r2]
   197d8:	ldr	r2, [r0, #112]	; 0x70
   197dc:	str	r5, [r0, #68]	; 0x44
   197e0:	add	r2, r2, #1
   197e4:	str	r2, [r0, #112]	; 0x70
   197e8:	ldr	r2, [r0, #84]	; 0x54
   197ec:	str	r1, [r0, #88]	; 0x58
   197f0:	rev	r2, r2
   197f4:	add	r2, r2, #1
   197f8:	rev	r2, r2
   197fc:	str	r2, [r0, #84]	; 0x54
   19800:	bl	18754 <fputs@plt+0x768c>
   19804:	mvn	r3, #0
   19808:	str	r5, [r4, #96]	; 0x60
   1980c:	str	r5, [r4, #128]	; 0x80
   19810:	str	r5, [r4, #104]	; 0x68
   19814:	str	r3, [r4, #108]	; 0x6c
   19818:	str	r3, [r4, #112]	; 0x70
   1981c:	str	r3, [r4, #116]	; 0x74
   19820:	pop	{r4, r5, r6, pc}
   19824:	push	{r0, r1, r2, r3, r4, lr}
   19828:	add	r1, sp, #12
   1982c:	strd	r2, [sp]
   19830:	mov	r2, #4
   19834:	bl	13d40 <fputs@plt+0x2c78>
   19838:	cmp	r0, #0
   1983c:	ldreq	r3, [sp, #12]
   19840:	ldreq	r2, [sp, #24]
   19844:	reveq	r3, r3
   19848:	streq	r3, [r2]
   1984c:	add	sp, sp, #20
   19850:	pop	{pc}		; (ldr pc, [sp], #4)
   19854:	push	{r4, r5, r6, r7, r8, lr}
   19858:	mov	r3, #0
   1985c:	sub	sp, sp, #32
   19860:	strb	r3, [r1]
   19864:	mov	r6, r1
   19868:	add	r1, sp, #16
   1986c:	mov	r7, r0
   19870:	mov	r8, r2
   19874:	bl	13d70 <fputs@plt+0x2ca8>
   19878:	subs	r5, r0, #0
   1987c:	bne	19998 <fputs@plt+0x88d0>
   19880:	ldrd	r2, [sp, #16]
   19884:	cmp	r2, #16
   19888:	sbcs	r1, r3, #0
   1988c:	blt	19998 <fputs@plt+0x88d0>
   19890:	subs	r2, r2, #16
   19894:	add	r1, sp, #8
   19898:	sbc	r3, r3, #0
   1989c:	str	r1, [sp]
   198a0:	mov	r0, r7
   198a4:	bl	19824 <fputs@plt+0x875c>
   198a8:	cmp	r0, #0
   198ac:	bne	199b4 <fputs@plt+0x88ec>
   198b0:	ldr	r4, [sp, #8]
   198b4:	cmp	r4, #0
   198b8:	cmpne	r4, r8
   198bc:	movcs	r4, #1
   198c0:	movcc	r4, #0
   198c4:	bcs	19998 <fputs@plt+0x88d0>
   198c8:	add	r3, sp, #12
   198cc:	str	r3, [sp]
   198d0:	ldrd	r2, [sp, #16]
   198d4:	mov	r0, r7
   198d8:	subs	r2, r2, #12
   198dc:	sbc	r3, r3, #0
   198e0:	bl	19824 <fputs@plt+0x875c>
   198e4:	cmp	r0, #0
   198e8:	bne	199b4 <fputs@plt+0x88ec>
   198ec:	ldrd	r2, [sp, #16]
   198f0:	add	r1, sp, #24
   198f4:	mov	r0, r7
   198f8:	subs	r2, r2, #8
   198fc:	sbc	r3, r3, #0
   19900:	strd	r2, [sp]
   19904:	mov	r2, #8
   19908:	bl	13d40 <fputs@plt+0x2c78>
   1990c:	cmp	r0, #0
   19910:	bne	199b4 <fputs@plt+0x88ec>
   19914:	mov	r2, #8
   19918:	ldr	r1, [pc, #156]	; 199bc <fputs@plt+0x88f4>
   1991c:	add	r0, sp, #24
   19920:	bl	10e34 <memcmp@plt>
   19924:	cmp	r0, #0
   19928:	bne	19998 <fputs@plt+0x88d0>
   1992c:	ldrd	r0, [sp, #16]
   19930:	ldr	r2, [sp, #8]
   19934:	subs	r0, r0, #16
   19938:	sbc	r1, r1, #0
   1993c:	subs	r0, r0, r2
   19940:	sbc	r1, r1, #0
   19944:	strd	r0, [sp]
   19948:	mov	r1, r6
   1994c:	mov	r0, r7
   19950:	bl	13d40 <fputs@plt+0x2c78>
   19954:	subs	r5, r0, #0
   19958:	bne	19998 <fputs@plt+0x88d0>
   1995c:	ldr	r1, [sp, #8]
   19960:	ldr	r3, [sp, #12]
   19964:	mov	r2, r6
   19968:	add	r1, r6, r1
   1996c:	mov	r0, #1
   19970:	cmp	r1, r2
   19974:	bne	199a4 <fputs@plt+0x88dc>
   19978:	cmp	r4, #0
   1997c:	strne	r3, [sp, #12]
   19980:	ldr	r3, [sp, #12]
   19984:	cmp	r3, #0
   19988:	mov	r3, #0
   1998c:	strne	r3, [sp, #8]
   19990:	ldr	r2, [sp, #8]
   19994:	strb	r3, [r6, r2]
   19998:	mov	r0, r5
   1999c:	add	sp, sp, #32
   199a0:	pop	{r4, r5, r6, r7, r8, pc}
   199a4:	ldrb	ip, [r2], #1
   199a8:	mov	r4, r0
   199ac:	sub	r3, r3, ip
   199b0:	b	19970 <fputs@plt+0x88a8>
   199b4:	mov	r5, r0
   199b8:	b	19998 <fputs@plt+0x88d0>
   199bc:	muleq	r7, sl, r4
   199c0:	ldr	r3, [r0, #4]
   199c4:	cmp	r1, #15
   199c8:	ldr	ip, [r0]
   199cc:	addne	r1, r1, #9
   199d0:	str	ip, [r3, #4]
   199d4:	ldrne	r3, [r3, #12]
   199d8:	ldreq	r3, [r3]
   199dc:	ldreq	r1, [r0, #20]
   199e0:	ldrne	r3, [r3, #56]	; 0x38
   199e4:	ldreq	r3, [r3, #108]	; 0x6c
   199e8:	ldrne	r3, [r3, r1, lsl #2]
   199ec:	addeq	r3, r3, r1
   199f0:	revne	r3, r3
   199f4:	str	r3, [r2]
   199f8:	bx	lr
   199fc:	cmp	r1, #0
   19a00:	cmpne	r0, #0
   19a04:	movne	r3, #1
   19a08:	moveq	r3, #0
   19a0c:	beq	19a80 <fputs@plt+0x89b8>
   19a10:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   19a14:	mov	r3, #0
   19a18:	ldrsh	r9, [r0, #70]	; 0x46
   19a1c:	mov	r8, r0
   19a20:	mov	r7, r1
   19a24:	mov	r5, r2
   19a28:	cmp	r3, r9
   19a2c:	blt	19a38 <fputs@plt+0x8970>
   19a30:	mov	r0, #0
   19a34:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   19a38:	ldr	r2, [r8, #64]	; 0x40
   19a3c:	add	r4, r3, #1
   19a40:	ldr	r6, [r2, r3, lsl #2]
   19a44:	cmp	r6, #0
   19a48:	beq	19a78 <fputs@plt+0x89b0>
   19a4c:	mov	r2, r5
   19a50:	mov	r1, r7
   19a54:	mov	r0, r6
   19a58:	bl	11068 <strncmp@plt>
   19a5c:	cmp	r0, #0
   19a60:	bne	19a78 <fputs@plt+0x89b0>
   19a64:	ldrb	r3, [r6, r5]
   19a68:	cmp	r3, #0
   19a6c:	bne	19a78 <fputs@plt+0x89b0>
   19a70:	mov	r0, r4
   19a74:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   19a78:	mov	r3, r4
   19a7c:	b	19a28 <fputs@plt+0x8960>
   19a80:	mov	r0, r3
   19a84:	bx	lr
   19a88:	sub	r0, r0, #8
   19a8c:	b	10edc <free@plt>
   19a90:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   19a94:	mov	r4, r0
   19a98:	ldrb	r3, [r0, #40]	; 0x28
   19a9c:	cmp	r3, #0
   19aa0:	beq	19bd4 <fputs@plt+0x8b0c>
   19aa4:	ldr	r6, [r0, #12]
   19aa8:	ldr	r7, [r0, #8]
   19aac:	cmp	r6, #2
   19ab0:	ldr	r8, [r0, #16]
   19ab4:	bgt	19ac0 <fputs@plt+0x89f8>
   19ab8:	sub	r7, r7, #1
   19abc:	add	r6, r6, #12
   19ac0:	add	r3, r7, #4672	; 0x1240
   19ac4:	ldr	r0, [pc, #308]	; 19c00 <fputs@plt+0x8b38>
   19ac8:	add	r3, r3, #44	; 0x2c
   19acc:	mov	r1, #100	; 0x64
   19ad0:	mul	r0, r0, r3
   19ad4:	bl	6fecc <fputs@plt+0x5ee04>
   19ad8:	add	r6, r6, #1
   19adc:	ldr	r1, [pc, #288]	; 19c04 <fputs@plt+0x8b3c>
   19ae0:	mov	r5, r0
   19ae4:	ldr	r0, [pc, #284]	; 19c08 <fputs@plt+0x8b40>
   19ae8:	mul	r0, r0, r6
   19aec:	bl	6fecc <fputs@plt+0x5ee04>
   19af0:	mov	r1, #100	; 0x64
   19af4:	add	r5, r5, r0
   19af8:	mov	r0, r7
   19afc:	bl	6fecc <fputs@plt+0x5ee04>
   19b00:	mov	r1, #400	; 0x190
   19b04:	add	r5, r5, r8
   19b08:	rsb	r6, r0, #2
   19b0c:	mov	r0, r7
   19b10:	bl	6fecc <fputs@plt+0x5ee04>
   19b14:	vldr	d6, [pc, #204]	; 19be8 <fputs@plt+0x8b20>
   19b18:	add	r0, r6, r0
   19b1c:	add	r3, r5, r0
   19b20:	vmov	s14, r3
   19b24:	vcvt.f64.s32	d7, s14
   19b28:	vsub.f64	d7, d7, d6
   19b2c:	vldr	d6, [pc, #188]	; 19bf0 <fputs@plt+0x8b28>
   19b30:	vmul.f64	d7, d7, d6
   19b34:	vmov	r0, r1, d7
   19b38:	bl	7061c <fputs@plt+0x5f554>
   19b3c:	mov	r3, #1
   19b40:	strb	r3, [r4, #42]	; 0x2a
   19b44:	ldrb	r3, [r4, #41]	; 0x29
   19b48:	cmp	r3, #0
   19b4c:	mov	r8, r0
   19b50:	mov	r9, r1
   19b54:	strd	r8, [r4]
   19b58:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   19b5c:	vldr	d6, [r4, #32]
   19b60:	vldr	d7, [pc, #144]	; 19bf8 <fputs@plt+0x8b30>
   19b64:	ldr	r0, [r4, #24]
   19b68:	ldr	r5, [pc, #156]	; 19c0c <fputs@plt+0x8b44>
   19b6c:	ldr	r3, [pc, #156]	; 19c10 <fputs@plt+0x8b48>
   19b70:	vmul.f64	d7, d6, d7
   19b74:	mul	r0, r5, r0
   19b78:	ldr	r6, [r4, #20]
   19b7c:	mla	r6, r3, r6, r0
   19b80:	vmov	r0, r1, d7
   19b84:	bl	7061c <fputs@plt+0x5f554>
   19b88:	ldrb	r3, [r4, #43]	; 0x2b
   19b8c:	asr	r7, r6, #31
   19b90:	adds	r0, r0, r6
   19b94:	adc	r1, r1, r7
   19b98:	adds	r0, r0, r8
   19b9c:	adc	r1, r1, r9
   19ba0:	cmp	r3, #0
   19ba4:	strd	r0, [r4]
   19ba8:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   19bac:	ldr	r3, [r4, #28]
   19bb0:	mul	r5, r5, r3
   19bb4:	mov	r3, #0
   19bb8:	subs	r0, r0, r5
   19bbc:	sbc	r1, r1, r5, asr #31
   19bc0:	strb	r3, [r4, #40]	; 0x28
   19bc4:	strd	r0, [r4]
   19bc8:	strb	r3, [r4, #41]	; 0x29
   19bcc:	strb	r3, [r4, #43]	; 0x2b
   19bd0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   19bd4:	mov	r8, #1
   19bd8:	mov	r7, #2000	; 0x7d0
   19bdc:	mov	r6, r8
   19be0:	b	19ab8 <fputs@plt+0x89f0>
   19be4:	nop			; (mov r0, r0)
   19be8:	andeq	r0, r0, r0
   19bec:	addsmi	sp, r7, r0, lsl #4
   19bf0:	andeq	r0, r0, r0
   19bf4:	orrsmi	r9, r4, r0, ror r9
   19bf8:	andeq	r0, r0, r0
   19bfc:	addmi	r4, pc, r0
   19c00:	andeq	r8, r0, sp, lsr #29
   19c04:	andeq	r2, r0, r0, lsl r7
   19c08:	andeq	sl, r4, r1, asr fp
   19c0c:	andeq	lr, r0, r0, ror #20
   19c10:	eorseq	lr, r6, r0, lsl #29
   19c14:	ldrb	r3, [r0, #42]	; 0x2a
   19c18:	cmp	r3, #0
   19c1c:	bxne	lr
   19c20:	b	19a90 <fputs@plt+0x89c8>
   19c24:	ldrb	r3, [r0, #40]	; 0x28
   19c28:	cmp	r3, #0
   19c2c:	bxne	lr
   19c30:	push	{r4, r5, r6, r7, r8, lr}
   19c34:	mov	r5, r0
   19c38:	ldrb	r3, [r0, #42]	; 0x2a
   19c3c:	cmp	r3, #0
   19c40:	bne	19c64 <fputs@plt+0x8b9c>
   19c44:	mov	r3, #2000	; 0x7d0
   19c48:	str	r3, [r0, #8]
   19c4c:	mov	r3, #1
   19c50:	str	r3, [r0, #12]
   19c54:	str	r3, [r0, #16]
   19c58:	mov	r3, #1
   19c5c:	strb	r3, [r5, #40]	; 0x28
   19c60:	pop	{r4, r5, r6, r7, r8, pc}
   19c64:	ldrd	r0, [r0]
   19c68:	ldr	r6, [pc, #280]	; 19d88 <fputs@plt+0x8cc0>
   19c6c:	mov	r7, #0
   19c70:	adds	r0, r0, r6
   19c74:	add	r3, pc, #220	; 0xdc
   19c78:	ldrd	r2, [r3]
   19c7c:	adc	r1, r1, r7
   19c80:	bl	704fc <fputs@plt+0x5f434>
   19c84:	vldr	d5, [pc, #212]	; 19d60 <fputs@plt+0x8c98>
   19c88:	mov	r1, #100	; 0x64
   19c8c:	vmov	s15, r0
   19c90:	add	r4, r0, #1
   19c94:	vcvt.f64.s32	d6, s15
   19c98:	vldr	d7, [pc, #200]	; 19d68 <fputs@plt+0x8ca0>
   19c9c:	vsub.f64	d6, d6, d7
   19ca0:	vdiv.f64	d7, d6, d5
   19ca4:	vldr	d5, [pc, #196]	; 19d70 <fputs@plt+0x8ca8>
   19ca8:	vcvt.s32.f64	s15, d7
   19cac:	vmov	r3, s15
   19cb0:	cmp	r3, #0
   19cb4:	add	r0, r3, #3
   19cb8:	add	r4, r4, r3
   19cbc:	movlt	r3, r0
   19cc0:	ldr	r0, [pc, #196]	; 19d8c <fputs@plt+0x8cc4>
   19cc4:	sub	r4, r4, r3, asr #2
   19cc8:	add	r4, r4, #1520	; 0x5f0
   19ccc:	add	r4, r4, #4
   19cd0:	vmov	s15, r4
   19cd4:	vcvt.f64.s32	d6, s15
   19cd8:	vldr	d7, [pc, #152]	; 19d78 <fputs@plt+0x8cb0>
   19cdc:	vsub.f64	d6, d6, d7
   19ce0:	vdiv.f64	d7, d6, d5
   19ce4:	vcvt.s32.f64	s15, d7
   19ce8:	vmov	r6, s15
   19cec:	lsl	r3, r6, #17
   19cf0:	lsr	r3, r3, #17
   19cf4:	mul	r0, r0, r3
   19cf8:	bl	6fecc <fputs@plt+0x5ee04>
   19cfc:	vldr	d6, [pc, #124]	; 19d80 <fputs@plt+0x8cb8>
   19d00:	sub	r0, r4, r0
   19d04:	vmov	s15, r0
   19d08:	vcvt.f64.s32	d5, s15
   19d0c:	vdiv.f64	d7, d5, d6
   19d10:	vcvt.s32.f64	s15, d7
   19d14:	vmov	r3, s15
   19d18:	vcvt.f64.s32	d7, s15
   19d1c:	cmp	r3, #13
   19d20:	suble	r3, r3, #1
   19d24:	subgt	r3, r3, #13
   19d28:	cmp	r3, #2
   19d2c:	str	r3, [r5, #12]
   19d30:	vmul.f64	d7, d7, d6
   19d34:	sub	r3, r6, #4672	; 0x1240
   19d38:	subgt	r3, r3, #44	; 0x2c
   19d3c:	suble	r3, r3, #43	; 0x2b
   19d40:	str	r3, [r5, #8]
   19d44:	vcvt.s32.f64	s15, d7
   19d48:	vmov	r4, s15
   19d4c:	sub	r4, r0, r4
   19d50:	str	r4, [r5, #16]
   19d54:	b	19c58 <fputs@plt+0x8b90>
   19d58:	streq	r5, [r6, #-3072]!	; 0xfffff400
	...
   19d64:	rscmi	sp, r1, r8, lsl #11
   19d68:	andmi	r0, r0, r0
   19d6c:	teqmi	ip, r0	; <illegal shifter operand>
   19d70:	andeq	r0, r0, r0
   19d74:	rsbsmi	sp, r6, r0, lsl #8
   19d78:	strbtvs	r6, [r6], -r6, ror #12
   19d7c:	subsmi	r8, lr, r6, ror #12
   19d80:	ldrbcs	r5, [r2, -r1, ror #8]
   19d84:	eorsmi	r9, lr, r0, lsr #19
   19d88:	addseq	r2, r3, #0, 28
   19d8c:	andeq	r8, r0, sp, lsr #29
   19d90:	push	{r4, r5, r6, r7, r8, lr}
   19d94:	mov	r4, r0
   19d98:	vpush	{d8-d9}
   19d9c:	bl	19c14 <fputs@plt+0x8b4c>
   19da0:	ldrd	r0, [r4]
   19da4:	ldr	r6, [pc, #148]	; 19e40 <fputs@plt+0x8d78>
   19da8:	mov	r7, #0
   19dac:	adds	r0, r0, r6
   19db0:	adc	r1, r1, r7
   19db4:	add	r3, pc, #116	; 0x74
   19db8:	ldrd	r2, [r3]
   19dbc:	bl	704fc <fputs@plt+0x5f434>
   19dc0:	mov	r1, #3600	; 0xe10
   19dc4:	ldr	r5, [pc, #120]	; 19e44 <fputs@plt+0x8d7c>
   19dc8:	vmov	s15, r2
   19dcc:	vcvt.f64.s32	d6, s15
   19dd0:	vldr	d7, [pc, #96]	; 19e38 <fputs@plt+0x8d70>
   19dd4:	vdiv.f64	d9, d6, d7
   19dd8:	vcvt.s32.f64	s16, d9
   19ddc:	vmov	r0, s16
   19de0:	bl	6fecc <fputs@plt+0x5ee04>
   19de4:	vmov	r3, s16
   19de8:	mov	r1, #60	; 0x3c
   19dec:	mla	r5, r5, r0, r3
   19df0:	str	r0, [r4, #20]
   19df4:	mov	r0, r5
   19df8:	bl	6fecc <fputs@plt+0x5ee04>
   19dfc:	mvn	r3, #59	; 0x3b
   19e00:	vcvt.f64.s32	d6, s16
   19e04:	vsub.f64	d6, d9, d6
   19e08:	vpop	{d8-d9}
   19e0c:	mla	r3, r3, r0, r5
   19e10:	str	r0, [r4, #24]
   19e14:	vmov	s14, r3
   19e18:	mov	r3, #1
   19e1c:	strb	r3, [r4, #41]	; 0x29
   19e20:	vcvt.f64.s32	d7, s14
   19e24:	vadd.f64	d7, d7, d6
   19e28:	vstr	d7, [r4, #32]
   19e2c:	pop	{r4, r5, r6, r7, r8, pc}
   19e30:	streq	r5, [r6, #-3072]!	; 0xfffff400
	...
   19e3c:	addmi	r4, pc, r0
   19e40:	addseq	r2, r3, #0, 28
   19e44:			; <UNDEFINED> instruction: 0xfffff1f0
   19e48:	push	{r0, r1, r2, r4, r5, lr}
   19e4c:	mov	r3, r0
   19e50:	ldr	r2, [r0]
   19e54:	mov	r5, r1
   19e58:	cmp	r2, #1
   19e5c:	ble	19e80 <fputs@plt+0x8db8>
   19e60:	ldr	r2, [r0, #72]	; 0x48
   19e64:	cmp	r2, #0
   19e68:	beq	19e80 <fputs@plt+0x8db8>
   19e6c:	blx	r2
   19e70:	mov	r4, r0
   19e74:	mov	r0, r4
   19e78:	add	sp, sp, #12
   19e7c:	pop	{r4, r5, pc}
   19e80:	ldr	r2, [r3, #64]	; 0x40
   19e84:	mov	r1, sp
   19e88:	mov	r0, r3
   19e8c:	blx	r2
   19e90:	vldr	d6, [sp]
   19e94:	vldr	d7, [pc, #20]	; 19eb0 <fputs@plt+0x8de8>
   19e98:	vmul.f64	d7, d6, d7
   19e9c:	mov	r4, r0
   19ea0:	vmov	r0, r1, d7
   19ea4:	bl	7061c <fputs@plt+0x5f554>
   19ea8:	strd	r0, [r5]
   19eac:	b	19e74 <fputs@plt+0x8dac>
   19eb0:	andeq	r0, r0, r0
   19eb4:	orrsmi	r9, r4, r0, ror r9
   19eb8:	push	{r0, r1, r4, r5, r6, lr}
   19ebc:	mov	r4, r1
   19ec0:	mov	r5, r0
   19ec4:	mov	r1, sp
   19ec8:	ldr	r0, [r0]
   19ecc:	bl	19e48 <fputs@plt+0x8d80>
   19ed0:	ldrd	r2, [r4, #128]	; 0x80
   19ed4:	ldrd	r0, [sp]
   19ed8:	ldr	ip, [pc, #48]	; 19f10 <fputs@plt+0x8e48>
   19edc:	ldr	r6, [r5, #188]	; 0xbc
   19ee0:	subs	r0, r0, r2
   19ee4:	sbc	r1, r1, r3
   19ee8:	umull	r2, r3, r0, ip
   19eec:	ldr	r0, [r5, #192]	; 0xc0
   19ef0:	mla	r3, ip, r1, r3
   19ef4:	ldr	r1, [r4, #168]	; 0xa8
   19ef8:	blx	r6
   19efc:	mov	r2, #0
   19f00:	mov	r3, #0
   19f04:	strd	r2, [r4, #128]	; 0x80
   19f08:	add	sp, sp, #8
   19f0c:	pop	{r4, r5, r6, pc}
   19f10:	andeq	r4, pc, r0, asr #4
   19f14:	push	{r4, r5, r6, r7, r8, lr}
   19f18:	mov	r5, r1
   19f1c:	ldr	r4, [r0, #12]
   19f20:	ldrd	r6, [r4, #136]	; 0x88
   19f24:	orrs	r3, r6, r7
   19f28:	bne	19f48 <fputs@plt+0x8e80>
   19f2c:	ldr	r3, [r0]
   19f30:	add	r1, r4, #136	; 0x88
   19f34:	ldr	r3, [r3, #32]
   19f38:	ldr	r0, [r3]
   19f3c:	bl	19e48 <fputs@plt+0x8d80>
   19f40:	cmp	r0, #0
   19f44:	strdne	r6, [r4, #136]	; 0x88
   19f48:	ldrd	r2, [r4, #136]	; 0x88
   19f4c:	mov	r0, #1
   19f50:	cmp	r2, #1
   19f54:	strd	r2, [r5]
   19f58:	sbcs	r3, r3, #0
   19f5c:	strbge	r0, [r5, #42]	; 0x2a
   19f60:	movge	r0, #0
   19f64:	pop	{r4, r5, r6, r7, r8, pc}
   19f68:	cmp	r0, #0
   19f6c:	bxeq	lr
   19f70:	push	{r4, r5, r6, lr}
   19f74:	ldr	r5, [pc, #144]	; 1a00c <fputs@plt+0x8f44>
   19f78:	ldr	r3, [r5, #192]	; 0xc0
   19f7c:	cmp	r3, r0
   19f80:	bhi	19fbc <fputs@plt+0x8ef4>
   19f84:	ldr	r3, [pc, #132]	; 1a010 <fputs@plt+0x8f48>
   19f88:	ldr	r2, [r3, #232]	; 0xe8
   19f8c:	cmp	r2, r0
   19f90:	bls	19fbc <fputs@plt+0x8ef4>
   19f94:	ldr	r2, [r3, #236]	; 0xec
   19f98:	str	r2, [r0]
   19f9c:	ldr	r2, [r3, #240]	; 0xf0
   19fa0:	str	r0, [r3, #236]	; 0xec
   19fa4:	add	r2, r2, #1
   19fa8:	str	r2, [r3, #240]	; 0xf0
   19fac:	ldr	r2, [r3, #12]
   19fb0:	sub	r2, r2, #1
   19fb4:	str	r2, [r3, #12]
   19fb8:	pop	{r4, r5, r6, pc}
   19fbc:	ldr	r3, [r5]
   19fc0:	cmp	r3, #0
   19fc4:	ldreq	r3, [r5, #44]	; 0x2c
   19fc8:	beq	1a004 <fputs@plt+0x8f3c>
   19fcc:	mov	r4, r0
   19fd0:	bl	13e98 <fputs@plt+0x2dd0>
   19fd4:	ldr	r3, [pc, #52]	; 1a010 <fputs@plt+0x8f48>
   19fd8:	ldr	r2, [r3, #16]
   19fdc:	sub	r2, r2, r0
   19fe0:	str	r2, [r3, #16]
   19fe4:	ldr	r2, [r3]
   19fe8:	sub	r0, r2, r0
   19fec:	ldr	r2, [r3, #36]	; 0x24
   19ff0:	str	r0, [r3]
   19ff4:	sub	r2, r2, #1
   19ff8:	str	r2, [r3, #36]	; 0x24
   19ffc:	ldr	r3, [r5, #44]	; 0x2c
   1a000:	mov	r0, r4
   1a004:	pop	{r4, r5, r6, lr}
   1a008:	bx	r3
   1a00c:	andeq	fp, r8, r0, lsr #2
   1a010:	andeq	r1, r9, r0, lsr #15
   1a014:	push	{r4, r5, r6, lr}
   1a018:	subs	r5, r0, #0
   1a01c:	popeq	{r4, r5, r6, pc}
   1a020:	ldr	r4, [pc, #60]	; 1a064 <fputs@plt+0x8f9c>
   1a024:	ldr	r3, [r4]
   1a028:	cmp	r3, #0
   1a02c:	ldreq	r3, [r4, #44]	; 0x2c
   1a030:	beq	1a05c <fputs@plt+0x8f94>
   1a034:	bl	13e98 <fputs@plt+0x2dd0>
   1a038:	ldr	r3, [pc, #40]	; 1a068 <fputs@plt+0x8fa0>
   1a03c:	ldr	r2, [r3]
   1a040:	sub	r0, r2, r0
   1a044:	ldr	r2, [r3, #36]	; 0x24
   1a048:	str	r0, [r3]
   1a04c:	sub	r2, r2, #1
   1a050:	str	r2, [r3, #36]	; 0x24
   1a054:	ldr	r3, [r4, #44]	; 0x2c
   1a058:	mov	r0, r5
   1a05c:	pop	{r4, r5, r6, lr}
   1a060:	bx	r3
   1a064:	andeq	fp, r8, r0, lsr #2
   1a068:	andeq	r1, r9, r0, lsr #15
   1a06c:	push	{r4, r5, r6, lr}
   1a070:	mov	r5, r0
   1a074:	bl	13d10 <fputs@plt+0x2c48>
   1a078:	mov	r4, r0
   1a07c:	mov	r0, r5
   1a080:	bl	1a014 <fputs@plt+0x8f4c>
   1a084:	mov	r0, r4
   1a088:	pop	{r4, r5, r6, pc}
   1a08c:	push	{r4, r5, r6, lr}
   1a090:	mov	r4, r0
   1a094:	mov	r6, #0
   1a098:	ldr	r5, [r0, #8]
   1a09c:	str	r6, [r0, #8]
   1a0a0:	ldr	r0, [r0, #12]
   1a0a4:	bl	1a014 <fputs@plt+0x8f4c>
   1a0a8:	str	r6, [r4, #12]
   1a0ac:	str	r6, [r4]
   1a0b0:	cmp	r5, #0
   1a0b4:	bne	1a0c0 <fputs@plt+0x8ff8>
   1a0b8:	str	r5, [r4, #4]
   1a0bc:	pop	{r4, r5, r6, pc}
   1a0c0:	ldr	r6, [r5]
   1a0c4:	mov	r0, r5
   1a0c8:	bl	1a014 <fputs@plt+0x8f4c>
   1a0cc:	mov	r5, r6
   1a0d0:	b	1a0b0 <fputs@plt+0x8fe8>
   1a0d4:	push	{r4, r5, r6, lr}
   1a0d8:	subs	r4, r0, #0
   1a0dc:	popeq	{r4, r5, r6, pc}
   1a0e0:	ldr	r3, [r4, #8]
   1a0e4:	cmp	r3, #0
   1a0e8:	bne	1a0f8 <fputs@plt+0x9030>
   1a0ec:	mov	r0, r4
   1a0f0:	pop	{r4, r5, r6, lr}
   1a0f4:	b	1a014 <fputs@plt+0x8f4c>
   1a0f8:	add	r5, r4, #12
   1a0fc:	add	r6, r4, #512	; 0x200
   1a100:	ldr	r0, [r5], #4
   1a104:	bl	1a0d4 <fputs@plt+0x900c>
   1a108:	cmp	r5, r6
   1a10c:	bne	1a100 <fputs@plt+0x9038>
   1a110:	b	1a0ec <fputs@plt+0x9024>
   1a114:	push	{r4, r5, r6, lr}
   1a118:	mov	r4, r0
   1a11c:	mov	r5, #0
   1a120:	mov	r6, #48	; 0x30
   1a124:	ldr	r3, [r4, #104]	; 0x68
   1a128:	cmp	r5, r3
   1a12c:	blt	1a174 <fputs@plt+0x90ac>
   1a130:	ldrb	r3, [r4, #4]
   1a134:	cmp	r3, #0
   1a138:	beq	1a150 <fputs@plt+0x9088>
   1a13c:	ldr	r3, [r4, #72]	; 0x48
   1a140:	ldr	r2, [r3]
   1a144:	ldr	r3, [pc, #64]	; 1a18c <fputs@plt+0x90c4>
   1a148:	cmp	r2, r3
   1a14c:	bne	1a158 <fputs@plt+0x9090>
   1a150:	ldr	r0, [r4, #72]	; 0x48
   1a154:	bl	13d10 <fputs@plt+0x2c48>
   1a158:	ldr	r0, [r4, #100]	; 0x64
   1a15c:	bl	1a014 <fputs@plt+0x8f4c>
   1a160:	mov	r3, #0
   1a164:	str	r3, [r4, #100]	; 0x64
   1a168:	str	r3, [r4, #104]	; 0x68
   1a16c:	str	r3, [r4, #56]	; 0x38
   1a170:	pop	{r4, r5, r6, pc}
   1a174:	ldr	r3, [r4, #100]	; 0x64
   1a178:	mla	r3, r6, r5, r3
   1a17c:	add	r5, r5, #1
   1a180:	ldr	r0, [r3, #16]
   1a184:	bl	1a0d4 <fputs@plt+0x900c>
   1a188:	b	1a124 <fputs@plt+0x905c>
   1a18c:	andeq	r3, r7, r4, lsr #9
   1a190:	push	{r0, r1, r2, r4, r5, lr}
   1a194:	mov	r4, r0
   1a198:	ldr	r0, [r0, #28]
   1a19c:	bl	1a014 <fputs@plt+0x8f4c>
   1a1a0:	ldr	r0, [r4, #36]	; 0x24
   1a1a4:	bl	1a014 <fputs@plt+0x8f4c>
   1a1a8:	ldr	r3, [r4, #44]	; 0x2c
   1a1ac:	cmp	r3, #0
   1a1b0:	beq	1a1c8 <fputs@plt+0x9100>
   1a1b4:	str	r3, [sp]
   1a1b8:	mov	r2, #0
   1a1bc:	mov	r3, #0
   1a1c0:	ldr	r0, [r4, #24]
   1a1c4:	bl	13db8 <fputs@plt+0x2cf0>
   1a1c8:	ldr	r5, [r4, #48]	; 0x30
   1a1cc:	cmp	r5, #0
   1a1d0:	beq	1a1e4 <fputs@plt+0x911c>
   1a1d4:	ldr	r0, [r5, #4]
   1a1d8:	bl	1a1fc <fputs@plt+0x9134>
   1a1dc:	mov	r0, r5
   1a1e0:	bl	1a014 <fputs@plt+0x8f4c>
   1a1e4:	mov	r2, #56	; 0x38
   1a1e8:	mov	r1, #0
   1a1ec:	mov	r0, r4
   1a1f0:	add	sp, sp, #12
   1a1f4:	pop	{r4, r5, lr}
   1a1f8:	b	10eac <memset@plt>
   1a1fc:	push	{r4, r5, r6, lr}
   1a200:	subs	r5, r0, #0
   1a204:	movne	r4, #0
   1a208:	movne	r6, #56	; 0x38
   1a20c:	bne	1a22c <fputs@plt+0x9164>
   1a210:	mov	r0, r5
   1a214:	pop	{r4, r5, r6, lr}
   1a218:	b	1a014 <fputs@plt+0x8f4c>
   1a21c:	ldr	r0, [r5, #12]
   1a220:	mla	r0, r6, r4, r0
   1a224:	bl	1a190 <fputs@plt+0x90c8>
   1a228:	add	r4, r4, #1
   1a22c:	ldr	r3, [r5]
   1a230:	cmp	r4, r3
   1a234:	blt	1a21c <fputs@plt+0x9154>
   1a238:	b	1a210 <fputs@plt+0x9148>
   1a23c:	ldr	r3, [r0]
   1a240:	push	{r0, r1, r2, r4, r5, lr}
   1a244:	cmp	r3, #0
   1a248:	mov	r4, r0
   1a24c:	mov	r5, r1
   1a250:	bne	1a294 <fputs@plt+0x91cc>
   1a254:	ldr	ip, [r0, #4]
   1a258:	cmp	ip, #0
   1a25c:	beq	1a294 <fputs@plt+0x91cc>
   1a260:	ldr	r2, [r0, #16]
   1a264:	ldr	r3, [r0, #12]
   1a268:	cmp	r2, r3
   1a26c:	ble	1a294 <fputs@plt+0x91cc>
   1a270:	ldrd	r0, [r0, #24]
   1a274:	sub	r2, r2, r3
   1a278:	adds	r0, r0, r3
   1a27c:	adc	r1, r1, r3, asr #31
   1a280:	strd	r0, [sp]
   1a284:	add	r1, ip, r3
   1a288:	ldr	r0, [r4, #32]
   1a28c:	bl	13d4c <fputs@plt+0x2c84>
   1a290:	str	r0, [r4]
   1a294:	ldrd	r2, [r4, #24]
   1a298:	ldr	r1, [r4, #16]
   1a29c:	ldr	r0, [r4, #4]
   1a2a0:	adds	r2, r2, r1
   1a2a4:	adc	r3, r3, r1, asr #31
   1a2a8:	strd	r2, [r5]
   1a2ac:	bl	1a014 <fputs@plt+0x8f4c>
   1a2b0:	mov	r2, #40	; 0x28
   1a2b4:	mov	r1, #0
   1a2b8:	mov	r0, r4
   1a2bc:	ldr	r5, [r4]
   1a2c0:	bl	10eac <memset@plt>
   1a2c4:	mov	r0, r5
   1a2c8:	add	sp, sp, #12
   1a2cc:	pop	{r4, r5, pc}
   1a2d0:	ldr	r3, [r0, #68]	; 0x44
   1a2d4:	bic	r3, r3, #-16777216	; 0xff000000
   1a2d8:	bic	r3, r3, #255	; 0xff
   1a2dc:	cmp	r3, #0
   1a2e0:	bxne	lr
   1a2e4:	ldr	r2, [r0, #164]	; 0xa4
   1a2e8:	mov	r3, #1
   1a2ec:	cmp	r2, #0
   1a2f0:	strb	r3, [r0, #69]	; 0x45
   1a2f4:	strgt	r3, [r0, #248]	; 0xf8
   1a2f8:	ldr	r3, [r0, #256]	; 0x100
   1a2fc:	add	r3, r3, #1
   1a300:	str	r3, [r0, #256]	; 0x100
   1a304:	bx	lr
   1a308:	ldrb	r3, [r0, #69]	; 0x45
   1a30c:	cmp	r3, #0
   1a310:	bxeq	lr
   1a314:	ldr	r3, [r0, #164]	; 0xa4
   1a318:	cmp	r3, #0
   1a31c:	strbeq	r3, [r0, #69]	; 0x45
   1a320:	streq	r3, [r0, #248]	; 0xf8
   1a324:	ldreq	r3, [r0, #256]	; 0x100
   1a328:	subeq	r3, r3, #1
   1a32c:	streq	r3, [r0, #256]	; 0x100
   1a330:	bx	lr
   1a334:	push	{r4, lr}
   1a338:	ldrh	lr, [r0, #84]	; 0x54
   1a33c:	cmp	r1, lr
   1a340:	movlt	ip, #1
   1a344:	movge	ip, #0
   1a348:	cmp	r1, #0
   1a34c:	movlt	ip, #0
   1a350:	cmp	ip, #0
   1a354:	beq	1a384 <fputs@plt+0x92bc>
   1a358:	mla	r3, lr, r3, r1
   1a35c:	ldr	r4, [r0]
   1a360:	ldr	r1, [r0, #16]
   1a364:	mov	r0, #40	; 0x28
   1a368:	mla	r0, r0, r3, r1
   1a36c:	blx	r2
   1a370:	ldrb	r3, [r4, #69]	; 0x45
   1a374:	cmp	r3, #0
   1a378:	popeq	{r4, pc}
   1a37c:	mov	r0, r4
   1a380:	bl	1a308 <fputs@plt+0x9240>
   1a384:	mov	r0, #0
   1a388:	pop	{r4, pc}
   1a38c:	ldr	r3, [pc, #64]	; 1a3d4 <fputs@plt+0x930c>
   1a390:	cmp	r1, r3
   1a394:	bxeq	lr
   1a398:	and	r1, r1, #251	; 0xfb
   1a39c:	cmp	r1, #10
   1a3a0:	bxne	lr
   1a3a4:	push	{r4, lr}
   1a3a8:	mov	r4, r0
   1a3ac:	ldr	r0, [r0]
   1a3b0:	ldr	r3, [r0, #68]	; 0x44
   1a3b4:	cmp	r3, #0
   1a3b8:	moveq	r0, r3
   1a3bc:	beq	1a3cc <fputs@plt+0x9304>
   1a3c0:	mov	r2, #0
   1a3c4:	mov	r1, r2
   1a3c8:	blx	r3
   1a3cc:	str	r0, [r4, #60]	; 0x3c
   1a3d0:	pop	{r4, pc}
   1a3d4:	andeq	r0, r0, sl, lsl #24
   1a3d8:	cmp	r3, #0
   1a3dc:	cmpeq	r2, #127	; 0x7f
   1a3e0:	push	{r4, r5, r6, r7}
   1a3e4:	mov	r1, r0
   1a3e8:	strbls	r2, [r0]
   1a3ec:	movls	r0, #1
   1a3f0:	bls	1a424 <fputs@plt+0x935c>
   1a3f4:	ldr	r6, [pc, #56]	; 1a434 <fputs@plt+0x936c>
   1a3f8:	mov	r7, #0
   1a3fc:	cmp	r3, r7
   1a400:	cmpeq	r2, r6
   1a404:	bhi	1a42c <fputs@plt+0x9364>
   1a408:	lsr	r3, r2, #7
   1a40c:	mov	r0, #2
   1a410:	mvn	r3, r3, lsl #25
   1a414:	and	r4, r2, #127	; 0x7f
   1a418:	mvn	r3, r3, lsr #25
   1a41c:	strb	r3, [r1]
   1a420:	strb	r4, [r1, #1]
   1a424:	pop	{r4, r5, r6, r7}
   1a428:	bx	lr
   1a42c:	pop	{r4, r5, r6, r7}
   1a430:	b	148f4 <fputs@plt+0x382c>
   1a434:	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   1a438:	push	{r0, r1, r2, r3, r4, lr}
   1a43c:	mov	r4, r0
   1a440:	add	r0, sp, #4
   1a444:	bl	1a3d8 <fputs@plt+0x9310>
   1a448:	add	r1, sp, #4
   1a44c:	mov	r2, r0
   1a450:	mov	r0, r4
   1a454:	bl	18d5c <fputs@plt+0x7c94>
   1a458:	add	sp, sp, #16
   1a45c:	pop	{r4, pc}
   1a460:	push	{r0, r1, r4, r6, r7, lr}
   1a464:	ldrb	r3, [r0, #1]
   1a468:	ldrb	r2, [r0]
   1a46c:	tst	r3, #128	; 0x80
   1a470:	bne	1a48c <fputs@plt+0x93c4>
   1a474:	and	ip, r2, #127	; 0x7f
   1a478:	mov	r0, #2
   1a47c:	orr	r3, r3, ip, lsl #7
   1a480:	str	r3, [r1]
   1a484:	add	sp, sp, #8
   1a488:	pop	{r4, r6, r7, pc}
   1a48c:	ldrb	ip, [r0, #2]
   1a490:	orr	ip, ip, r2, lsl #14
   1a494:	tst	ip, #128	; 0x80
   1a498:	bne	1a4b8 <fputs@plt+0x93f0>
   1a49c:	ldr	r2, [pc, #64]	; 1a4e4 <fputs@plt+0x941c>
   1a4a0:	and	r3, r3, #127	; 0x7f
   1a4a4:	and	r2, r2, ip
   1a4a8:	orr	r3, r2, r3, lsl #7
   1a4ac:	str	r3, [r1]
   1a4b0:	mov	r0, #3
   1a4b4:	b	1a484 <fputs@plt+0x93bc>
   1a4b8:	mov	r4, r1
   1a4bc:	mov	r1, sp
   1a4c0:	bl	149ac <fputs@plt+0x38e4>
   1a4c4:	ldrd	r2, [sp]
   1a4c8:	mov	r7, #0
   1a4cc:	cmp	r3, r7
   1a4d0:	cmpeq	r2, r2
   1a4d4:	mvnne	r3, #0
   1a4d8:	strne	r3, [r4]
   1a4dc:	streq	r2, [r4]
   1a4e0:	b	1a484 <fputs@plt+0x93bc>
   1a4e4:	andseq	ip, pc, pc, ror r0	; <UNPREDICTABLE>
   1a4e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a4ec:	mov	r8, r3
   1a4f0:	ldr	r6, [r3, #4]
   1a4f4:	mov	r3, #0
   1a4f8:	strb	r3, [r8, #10]
   1a4fc:	ldrb	r3, [r2]
   1a500:	sub	sp, sp, #20
   1a504:	mov	r9, r0
   1a508:	tst	r3, #128	; 0x80
   1a50c:	str	r1, [sp, #4]
   1a510:	mov	r7, r2
   1a514:	streq	r3, [sp, #8]
   1a518:	moveq	r5, #1
   1a51c:	beq	1a530 <fputs@plt+0x9468>
   1a520:	add	r1, sp, #8
   1a524:	mov	r0, r2
   1a528:	bl	1a460 <fputs@plt+0x9398>
   1a52c:	mov	r5, r0
   1a530:	mov	r4, #0
   1a534:	ldr	sl, [sp, #8]
   1a538:	mov	fp, r4
   1a53c:	ldr	r2, [sp, #8]
   1a540:	ldr	r3, [sp, #4]
   1a544:	cmp	r5, r2
   1a548:	movcs	r2, #0
   1a54c:	movcc	r2, #1
   1a550:	cmp	sl, r3
   1a554:	movgt	r2, #0
   1a558:	cmp	r2, #0
   1a55c:	beq	1a5c4 <fputs@plt+0x94fc>
   1a560:	ldrb	r2, [r7, r5]
   1a564:	add	r0, r7, r5
   1a568:	tst	r2, #128	; 0x80
   1a56c:	streq	r2, [sp, #12]
   1a570:	moveq	r0, #1
   1a574:	beq	1a580 <fputs@plt+0x94b8>
   1a578:	add	r1, sp, #12
   1a57c:	bl	1a460 <fputs@plt+0x9398>
   1a580:	ldrb	r2, [r9, #4]
   1a584:	add	r5, r5, r0
   1a588:	add	r0, r7, sl
   1a58c:	strb	r2, [r6, #10]
   1a590:	ldr	r2, [r9, #12]
   1a594:	str	fp, [r6, #24]
   1a598:	str	r2, [r6, #32]
   1a59c:	ldr	r1, [sp, #12]
   1a5a0:	mov	r2, r6
   1a5a4:	bl	18b58 <fputs@plt+0x7a90>
   1a5a8:	add	r4, r4, #1
   1a5ac:	ldrh	r2, [r8, #8]
   1a5b0:	uxth	r4, r4
   1a5b4:	add	r6, r6, #40	; 0x28
   1a5b8:	cmp	r2, r4
   1a5bc:	add	sl, sl, r0
   1a5c0:	bhi	1a53c <fputs@plt+0x9474>
   1a5c4:	strh	r4, [r8, #8]
   1a5c8:	add	sp, sp, #20
   1a5cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a5d0:	cmp	r0, r1
   1a5d4:	blt	1a610 <fputs@plt+0x9548>
   1a5d8:	add	r3, r1, #49	; 0x31
   1a5dc:	cmp	r0, r3
   1a5e0:	movgt	r1, r0
   1a5e4:	bgt	1a630 <fputs@plt+0x9568>
   1a5e8:	add	r3, r1, #31
   1a5ec:	cmp	r0, r3
   1a5f0:	addgt	r1, r0, #1
   1a5f4:	bgt	1a62c <fputs@plt+0x9564>
   1a5f8:	ldr	r3, [pc, #76]	; 1a64c <fputs@plt+0x9584>
   1a5fc:	sub	r1, r0, r1
   1a600:	add	r1, r3, r1
   1a604:	ldrb	r1, [r1, #2616]	; 0xa38
   1a608:	add	r1, r0, r1
   1a60c:	b	1a62c <fputs@plt+0x9564>
   1a610:	add	r3, r0, #49	; 0x31
   1a614:	cmp	r1, r3
   1a618:	bgt	1a630 <fputs@plt+0x9568>
   1a61c:	add	r3, r0, #31
   1a620:	cmp	r1, r3
   1a624:	ble	1a638 <fputs@plt+0x9570>
   1a628:	add	r1, r1, #1
   1a62c:	sxth	r1, r1
   1a630:	mov	r0, r1
   1a634:	bx	lr
   1a638:	ldr	r3, [pc, #12]	; 1a64c <fputs@plt+0x9584>
   1a63c:	sub	r0, r1, r0
   1a640:	add	r0, r3, r0
   1a644:	ldrb	r0, [r0, #2616]	; 0xa38
   1a648:	b	1a608 <fputs@plt+0x9540>
   1a64c:			; <UNDEFINED> instruction: 0x00072ab8
   1a650:	cmp	r1, #0
   1a654:	beq	1a6a0 <fputs@plt+0x95d8>
   1a658:	ldr	ip, [r1]
   1a65c:	cmp	ip, #0
   1a660:	moveq	r3, ip
   1a664:	ldrne	r3, [r1, #4]
   1a668:	add	ip, ip, #1
   1a66c:	cmp	r3, #0
   1a670:	str	ip, [r1]
   1a674:	str	r2, [r1, #4]
   1a678:	beq	1a6a0 <fputs@plt+0x95d8>
   1a67c:	ldr	r1, [r3, #4]
   1a680:	str	r3, [r2]
   1a684:	str	r1, [r2, #4]
   1a688:	ldr	r1, [r3, #4]
   1a68c:	cmp	r1, #0
   1a690:	strne	r2, [r1]
   1a694:	streq	r2, [r0]
   1a698:	str	r2, [r3, #4]
   1a69c:	bx	lr
   1a6a0:	ldr	r3, [r0]
   1a6a4:	cmp	r3, #0
   1a6a8:	str	r3, [r2]
   1a6ac:	strne	r2, [r3, #4]
   1a6b0:	mov	r3, #0
   1a6b4:	str	r3, [r2, #4]
   1a6b8:	str	r2, [r0]
   1a6bc:	bx	lr
   1a6c0:	push	{r4, r5, r6, r7, r8, lr}
   1a6c4:	mov	r5, r0
   1a6c8:	ldr	r4, [pc, #52]	; 1a704 <fputs@plt+0x963c>
   1a6cc:	mov	r6, r1
   1a6d0:	mov	r7, r2
   1a6d4:	ldr	r3, [r4, #528]	; 0x210
   1a6d8:	blx	r3
   1a6dc:	cmp	r0, #0
   1a6e0:	bne	1a6fc <fputs@plt+0x9634>
   1a6e4:	ldr	r3, [r4, #516]	; 0x204
   1a6e8:	mov	r2, r7
   1a6ec:	mov	r1, r6
   1a6f0:	mov	r0, r5
   1a6f4:	pop	{r4, r5, r6, r7, r8, lr}
   1a6f8:	bx	r3
   1a6fc:	mov	r0, #0
   1a700:	pop	{r4, r5, r6, r7, r8, pc}
   1a704:	andeq	fp, r8, r0, lsr #2
   1a708:	push	{r4, r5, lr}
   1a70c:	sub	sp, sp, #36	; 0x24
   1a710:	ldrh	r4, [r0, #18]
   1a714:	and	r4, r4, #3
   1a718:	cmp	r4, #1
   1a71c:	bne	1a78c <fputs@plt+0x96c4>
   1a720:	ldr	r5, [r0, #8]
   1a724:	ldrb	r3, [r5, #21]
   1a728:	cmp	r3, #0
   1a72c:	movne	r0, #0
   1a730:	bne	1a784 <fputs@plt+0x96bc>
   1a734:	ldr	r1, [pc, #108]	; 1a7a8 <fputs@plt+0x96e0>
   1a738:	strh	r3, [sp, #2]
   1a73c:	ldr	r0, [r0, #12]
   1a740:	ldr	r2, [r1, #608]	; 0x260
   1a744:	add	r2, r2, #2
   1a748:	asr	r3, r2, #31
   1a74c:	strd	r2, [sp, #8]
   1a750:	ldr	r2, [pc, #84]	; 1a7ac <fputs@plt+0x96e4>
   1a754:	mov	r3, #0
   1a758:	strd	r2, [sp, #16]
   1a75c:	add	r2, sp, #32
   1a760:	ldr	r3, [r1, #360]	; 0x168
   1a764:	strh	r4, [r2, #-32]!	; 0xffffffe0
   1a768:	mov	r1, #13
   1a76c:	blx	r3
   1a770:	cmp	r0, #0
   1a774:	ldrge	r3, [r5, #32]
   1a778:	strbge	r4, [r5, #21]
   1a77c:	addge	r3, r3, #1
   1a780:	strge	r3, [r5, #32]
   1a784:	add	sp, sp, #36	; 0x24
   1a788:	pop	{r4, r5, pc}
   1a78c:	ldr	r3, [pc, #20]	; 1a7a8 <fputs@plt+0x96e0>
   1a790:	mov	r2, r1
   1a794:	ldr	r0, [r0, #12]
   1a798:	ldr	r3, [r3, #360]	; 0x168
   1a79c:	mov	r1, #13
   1a7a0:	blx	r3
   1a7a4:	b	1a784 <fputs@plt+0x96bc>
   1a7a8:	andeq	fp, r8, r0, lsr #2
   1a7ac:	strdeq	r0, [r0], -lr
   1a7b0:	push	{r4, r5, lr}
   1a7b4:	subs	r4, r2, #0
   1a7b8:	mov	r5, r3
   1a7bc:	sub	sp, sp, #108	; 0x6c
   1a7c0:	mov	r0, r1
   1a7c4:	ldr	r3, [pc, #88]	; 1a824 <fputs@plt+0x975c>
   1a7c8:	bne	1a808 <fputs@plt+0x9740>
   1a7cc:	ldr	r3, [r3, #324]	; 0x144
   1a7d0:	mov	r1, sp
   1a7d4:	blx	r3
   1a7d8:	cmp	r0, #0
   1a7dc:	movne	r2, r4
   1a7e0:	bne	1a7f8 <fputs@plt+0x9730>
   1a7e4:	ldrd	r2, [sp, #48]	; 0x30
   1a7e8:	cmp	r2, #1
   1a7ec:	sbcs	r3, r3, #0
   1a7f0:	movge	r2, #1
   1a7f4:	movlt	r2, #0
   1a7f8:	str	r2, [r5]
   1a7fc:	mov	r0, #0
   1a800:	add	sp, sp, #108	; 0x6c
   1a804:	pop	{r4, r5, pc}
   1a808:	ldr	r3, [r3, #300]	; 0x12c
   1a80c:	mov	r1, #6
   1a810:	blx	r3
   1a814:	clz	r0, r0
   1a818:	lsr	r0, r0, #5
   1a81c:	str	r0, [r5]
   1a820:	b	1a7fc <fputs@plt+0x9734>
   1a824:	andeq	fp, r8, r0, lsr #2
   1a828:	push	{r4, r5, r6, r7, r8, lr}
   1a82c:	mov	r6, r1
   1a830:	ldr	r5, [pc, #100]	; 1a89c <fputs@plt+0x97d4>
   1a834:	ldr	r1, [r0, #28]
   1a838:	ldrb	r2, [r0, #32]
   1a83c:	mov	r4, r0
   1a840:	ldr	r3, [r5, #124]	; 0x7c
   1a844:	add	r1, r1, #40	; 0x28
   1a848:	mov	r0, r6
   1a84c:	blx	r3
   1a850:	subs	r7, r0, #0
   1a854:	beq	1a894 <fputs@plt+0x97cc>
   1a858:	mov	r0, r4
   1a85c:	bl	15340 <fputs@plt+0x4278>
   1a860:	ldr	r8, [r5, #128]	; 0x80
   1a864:	mov	r1, r0
   1a868:	mov	r0, r7
   1a86c:	blx	r8
   1a870:	ldr	r0, [r4, #44]	; 0x2c
   1a874:	cmp	r0, #0
   1a878:	beq	1a884 <fputs@plt+0x97bc>
   1a87c:	ldr	r3, [r5, #152]	; 0x98
   1a880:	blx	r3
   1a884:	str	r7, [r4, #44]	; 0x2c
   1a888:	str	r6, [r4, #24]
   1a88c:	mov	r0, #0
   1a890:	pop	{r4, r5, r6, r7, r8, pc}
   1a894:	mov	r0, #7
   1a898:	pop	{r4, r5, r6, r7, r8, pc}
   1a89c:	andeq	fp, r8, r0, lsr #2
   1a8a0:	ldrh	r3, [r0, #24]
   1a8a4:	tst	r3, #2
   1a8a8:	bxeq	lr
   1a8ac:	push	{r4, lr}
   1a8b0:	mov	r1, #1
   1a8b4:	mov	r4, r0
   1a8b8:	bl	15188 <fputs@plt+0x40c0>
   1a8bc:	ldrh	r3, [r0, #24]
   1a8c0:	bic	r3, r3, #14
   1a8c4:	orr	r3, r3, #1
   1a8c8:	strh	r3, [r0, #24]
   1a8cc:	ldrsh	r3, [r0, #26]
   1a8d0:	cmp	r3, #0
   1a8d4:	popne	{r4, pc}
   1a8d8:	pop	{r4, lr}
   1a8dc:	b	15308 <fputs@plt+0x4240>
   1a8e0:	ldr	r3, [r0, #44]	; 0x2c
   1a8e4:	cmp	r3, #0
   1a8e8:	bxeq	lr
   1a8ec:	push	{r4, r5, r6, lr}
   1a8f0:	mov	r4, r0
   1a8f4:	ldr	r0, [r0]
   1a8f8:	mov	r5, r1
   1a8fc:	cmp	r0, #0
   1a900:	bne	1a960 <fputs@plt+0x9898>
   1a904:	cmp	r5, #0
   1a908:	ldr	r6, [pc, #108]	; 1a97c <fputs@plt+0x98b4>
   1a90c:	bne	1a94c <fputs@plt+0x9884>
   1a910:	ldr	r3, [r4, #12]
   1a914:	cmp	r3, #0
   1a918:	beq	1a94c <fputs@plt+0x9884>
   1a91c:	ldr	r3, [r6, #136]	; 0x88
   1a920:	mov	r2, r5
   1a924:	mov	r1, #1
   1a928:	ldr	r0, [r4, #44]	; 0x2c
   1a92c:	blx	r3
   1a930:	cmp	r0, #0
   1a934:	beq	1a94c <fputs@plt+0x9884>
   1a938:	mov	r1, r5
   1a93c:	ldr	r2, [r4, #24]
   1a940:	ldr	r0, [r0]
   1a944:	bl	10eac <memset@plt>
   1a948:	mov	r5, #1
   1a94c:	ldr	r3, [r6, #148]	; 0x94
   1a950:	add	r1, r5, #1
   1a954:	ldr	r0, [r4, #44]	; 0x2c
   1a958:	pop	{r4, r5, r6, lr}
   1a95c:	bx	r3
   1a960:	ldr	r3, [r0, #20]
   1a964:	ldr	r6, [r0, #32]
   1a968:	cmp	r3, r5
   1a96c:	bls	1a974 <fputs@plt+0x98ac>
   1a970:	bl	1a8a0 <fputs@plt+0x97d8>
   1a974:	mov	r0, r6
   1a978:	b	1a8fc <fputs@plt+0x9834>
   1a97c:	andeq	fp, r8, r0, lsr #2
   1a980:	push	{r4, lr}
   1a984:	mov	r4, r0
   1a988:	ldr	r0, [r4]
   1a98c:	cmp	r0, #0
   1a990:	bne	1a998 <fputs@plt+0x98d0>
   1a994:	pop	{r4, pc}
   1a998:	bl	1a8a0 <fputs@plt+0x97d8>
   1a99c:	b	1a988 <fputs@plt+0x98c0>
   1a9a0:	push	{r4, r5, r6, lr}
   1a9a4:	subs	r4, r0, #0
   1a9a8:	popeq	{r4, r5, r6, pc}
   1a9ac:	ldr	r3, [pc, #116]	; 1aa28 <fputs@plt+0x9960>
   1a9b0:	mov	r5, r3
   1a9b4:	ldr	r2, [r3, #188]	; 0xbc
   1a9b8:	cmp	r2, r4
   1a9bc:	bhi	1aa08 <fputs@plt+0x9940>
   1a9c0:	ldr	r2, [r3, #192]	; 0xc0
   1a9c4:	cmp	r2, r4
   1a9c8:	bls	1aa08 <fputs@plt+0x9940>
   1a9cc:	ldr	r2, [r3, #4]
   1a9d0:	ldr	r1, [r3, #184]	; 0xb8
   1a9d4:	sub	r2, r2, #1
   1a9d8:	str	r2, [r3, #4]
   1a9dc:	ldr	r2, [r3, #200]	; 0xc8
   1a9e0:	str	r2, [r4]
   1a9e4:	ldr	r2, [r3, #204]	; 0xcc
   1a9e8:	str	r4, [r3, #200]	; 0xc8
   1a9ec:	add	r2, r2, #1
   1a9f0:	cmp	r2, r1
   1a9f4:	str	r2, [r3, #204]	; 0xcc
   1a9f8:	movge	r2, #0
   1a9fc:	movlt	r2, #1
   1aa00:	str	r2, [r3, #208]	; 0xd0
   1aa04:	pop	{r4, r5, r6, pc}
   1aa08:	mov	r0, r4
   1aa0c:	bl	13e98 <fputs@plt+0x2dd0>
   1aa10:	ldr	r3, [r5, #8]
   1aa14:	sub	r0, r3, r0
   1aa18:	str	r0, [r5, #8]
   1aa1c:	mov	r0, r4
   1aa20:	pop	{r4, r5, r6, lr}
   1aa24:	b	1a014 <fputs@plt+0x8f4c>
   1aa28:	andeq	r1, r9, r0, lsr #15
   1aa2c:	push	{r4, lr}
   1aa30:	ldrb	r3, [r0, #13]
   1aa34:	ldr	r4, [r0, #20]
   1aa38:	cmp	r3, #0
   1aa3c:	ldrne	r3, [r4, #52]	; 0x34
   1aa40:	strne	r3, [r0, #16]
   1aa44:	strne	r0, [r4, #52]	; 0x34
   1aa48:	bne	1aa54 <fputs@plt+0x998c>
   1aa4c:	ldr	r0, [r0]
   1aa50:	bl	1a9a0 <fputs@plt+0x98d8>
   1aa54:	ldr	r3, [r4, #16]
   1aa58:	cmp	r3, #0
   1aa5c:	ldrne	r2, [r4]
   1aa60:	ldrne	r3, [r2, #16]
   1aa64:	subne	r3, r3, #1
   1aa68:	strne	r3, [r2, #16]
   1aa6c:	pop	{r4, pc}
   1aa70:	push	{r4, r5, r6, lr}
   1aa74:	mov	r4, r0
   1aa78:	ldr	r5, [r0, #20]
   1aa7c:	mov	r6, r1
   1aa80:	ldr	r0, [r0, #8]
   1aa84:	ldr	r1, [r5, #44]	; 0x2c
   1aa88:	bl	6feac <fputs@plt+0x5ede4>
   1aa8c:	ldr	r3, [r5, #48]	; 0x30
   1aa90:	add	r1, r3, r1, lsl #2
   1aa94:	ldr	r3, [r1]
   1aa98:	cmp	r4, r3
   1aa9c:	bne	1aac8 <fputs@plt+0x9a00>
   1aaa0:	ldr	r3, [r4, #16]
   1aaa4:	cmp	r6, #0
   1aaa8:	str	r3, [r1]
   1aaac:	ldr	r3, [r5, #40]	; 0x28
   1aab0:	sub	r3, r3, #1
   1aab4:	str	r3, [r5, #40]	; 0x28
   1aab8:	popeq	{r4, r5, r6, pc}
   1aabc:	mov	r0, r4
   1aac0:	pop	{r4, r5, r6, lr}
   1aac4:	b	1aa2c <fputs@plt+0x9964>
   1aac8:	add	r1, r3, #16
   1aacc:	b	1aa94 <fputs@plt+0x99cc>
   1aad0:	cmp	r2, #0
   1aad4:	mov	r3, r1
   1aad8:	bne	1ab30 <fputs@plt+0x9a68>
   1aadc:	ldr	r1, [r0]
   1aae0:	push	{lr}		; (str lr, [sp, #-4]!)
   1aae4:	ldr	ip, [r1, #4]
   1aae8:	ldr	lr, [r1, #16]
   1aaec:	cmp	lr, ip
   1aaf0:	bls	1ab04 <fputs@plt+0x9a3c>
   1aaf4:	pop	{lr}		; (ldr lr, [sp], #4)
   1aaf8:	mov	r1, #1
   1aafc:	mov	r0, r3
   1ab00:	b	1aa70 <fputs@plt+0x99a8>
   1ab04:	add	ip, r1, #20
   1ab08:	str	ip, [r3, #28]
   1ab0c:	ldr	ip, [r1, #44]	; 0x2c
   1ab10:	str	ip, [r3, #24]
   1ab14:	str	r3, [ip, #28]
   1ab18:	str	r3, [r1, #44]	; 0x2c
   1ab1c:	ldr	r1, [r0, #36]	; 0x24
   1ab20:	add	r1, r1, #1
   1ab24:	str	r1, [r0, #36]	; 0x24
   1ab28:	strb	r2, [r3, #12]
   1ab2c:	pop	{pc}		; (ldr pc, [sp], #4)
   1ab30:	mov	r1, #1
   1ab34:	mov	r0, r3
   1ab38:	b	1ab00 <fputs@plt+0x9a38>
   1ab3c:	push	{r4, r5, r6, r7, r8, lr}
   1ab40:	mov	r7, r0
   1ab44:	mov	r8, r1
   1ab48:	mov	r6, #0
   1ab4c:	ldr	r3, [r7, #44]	; 0x2c
   1ab50:	cmp	r6, r3
   1ab54:	bcc	1ab5c <fputs@plt+0x9a94>
   1ab58:	pop	{r4, r5, r6, r7, r8, pc}
   1ab5c:	ldr	r5, [r7, #48]	; 0x30
   1ab60:	add	r5, r5, r6, lsl #2
   1ab64:	ldr	r4, [r5]
   1ab68:	cmp	r4, #0
   1ab6c:	addeq	r6, r6, #1
   1ab70:	beq	1ab4c <fputs@plt+0x9a84>
   1ab74:	ldr	r3, [r4, #8]
   1ab78:	cmp	r3, r8
   1ab7c:	addcc	r5, r4, #16
   1ab80:	bcc	1ab64 <fputs@plt+0x9a9c>
   1ab84:	ldr	r3, [r7, #40]	; 0x28
   1ab88:	sub	r3, r3, #1
   1ab8c:	str	r3, [r7, #40]	; 0x28
   1ab90:	ldr	r3, [r4, #16]
   1ab94:	str	r3, [r5]
   1ab98:	ldrb	r3, [r4, #12]
   1ab9c:	cmp	r3, #0
   1aba0:	bne	1abac <fputs@plt+0x9ae4>
   1aba4:	mov	r0, r4
   1aba8:	bl	154f0 <fputs@plt+0x4428>
   1abac:	mov	r0, r4
   1abb0:	bl	1aa2c <fputs@plt+0x9964>
   1abb4:	b	1ab64 <fputs@plt+0x9a9c>
   1abb8:	push	{r4, r5, r6, r7, r8, lr}
   1abbc:	mov	r4, r0
   1abc0:	ldr	r6, [r0]
   1abc4:	mov	r7, #1
   1abc8:	ldr	r2, [r6, #16]
   1abcc:	ldr	r3, [r6, #4]
   1abd0:	cmp	r2, r3
   1abd4:	bls	1abe8 <fputs@plt+0x9b20>
   1abd8:	ldr	r5, [r6, #48]	; 0x30
   1abdc:	ldrb	r3, [r5, #14]
   1abe0:	cmp	r3, #0
   1abe4:	beq	1ac10 <fputs@plt+0x9b48>
   1abe8:	ldr	r5, [r4, #40]	; 0x28
   1abec:	cmp	r5, #0
   1abf0:	popne	{r4, r5, r6, r7, r8, pc}
   1abf4:	ldr	r0, [r4, #56]	; 0x38
   1abf8:	cmp	r0, #0
   1abfc:	popeq	{r4, r5, r6, r7, r8, pc}
   1ac00:	bl	1a014 <fputs@plt+0x8f4c>
   1ac04:	str	r5, [r4, #52]	; 0x34
   1ac08:	str	r5, [r4, #56]	; 0x38
   1ac0c:	pop	{r4, r5, r6, r7, r8, pc}
   1ac10:	mov	r0, r5
   1ac14:	bl	154f0 <fputs@plt+0x4428>
   1ac18:	mov	r1, r7
   1ac1c:	mov	r0, r5
   1ac20:	bl	1aa70 <fputs@plt+0x99a8>
   1ac24:	b	1abc8 <fputs@plt+0x9b00>
   1ac28:	push	{r4, r5, r6, lr}
   1ac2c:	mov	r4, r0
   1ac30:	ldr	r5, [r0]
   1ac34:	mov	r1, #0
   1ac38:	bl	1ab3c <fputs@plt+0x9a74>
   1ac3c:	ldr	r2, [r4, #24]
   1ac40:	ldr	r3, [r5, #4]
   1ac44:	ldr	r1, [r4, #20]
   1ac48:	sub	r3, r3, r2
   1ac4c:	ldr	r2, [r5, #8]
   1ac50:	str	r3, [r5, #4]
   1ac54:	sub	r2, r2, r1
   1ac58:	add	r3, r3, #10
   1ac5c:	sub	r3, r3, r2
   1ac60:	str	r2, [r5, #8]
   1ac64:	str	r3, [r5, #12]
   1ac68:	mov	r0, r4
   1ac6c:	bl	1abb8 <fputs@plt+0x9af0>
   1ac70:	ldr	r0, [r4, #56]	; 0x38
   1ac74:	bl	1a014 <fputs@plt+0x8f4c>
   1ac78:	ldr	r0, [r4, #48]	; 0x30
   1ac7c:	bl	1a014 <fputs@plt+0x8f4c>
   1ac80:	mov	r0, r4
   1ac84:	pop	{r4, r5, r6, lr}
   1ac88:	b	1a014 <fputs@plt+0x8f4c>
   1ac8c:	ldr	r3, [r0, #16]
   1ac90:	cmp	r3, #0
   1ac94:	bxeq	lr
   1ac98:	push	{r4, lr}
   1ac9c:	mov	r4, r0
   1aca0:	ldr	r0, [r0]
   1aca4:	mov	r3, r1
   1aca8:	ldr	r1, [r4, #24]
   1acac:	ldr	r2, [r0, #4]
   1acb0:	sub	r2, r2, r1
   1acb4:	ldr	r1, [r0, #8]
   1acb8:	add	r2, r2, r3
   1acbc:	rsb	r1, r1, #10
   1acc0:	str	r2, [r0, #4]
   1acc4:	add	r2, r1, r2
   1acc8:	str	r2, [r0, #12]
   1accc:	mov	r1, #10
   1acd0:	str	r3, [r4, #24]
   1acd4:	add	r0, r3, r3, lsl #3
   1acd8:	bl	6fcc0 <fputs@plt+0x5ebf8>
   1acdc:	str	r0, [r4, #28]
   1ace0:	mov	r0, r4
   1ace4:	pop	{r4, lr}
   1ace8:	b	1abb8 <fputs@plt+0x9af0>
   1acec:	ldr	r2, [r0, #16]
   1acf0:	cmp	r2, #0
   1acf4:	bxeq	lr
   1acf8:	push	{r4, r5, r6, lr}
   1acfc:	mov	r3, #0
   1ad00:	ldr	r4, [r0]
   1ad04:	ldr	r5, [r4, #4]
   1ad08:	str	r3, [r4, #4]
   1ad0c:	bl	1abb8 <fputs@plt+0x9af0>
   1ad10:	str	r5, [r4, #4]
   1ad14:	pop	{r4, r5, r6, pc}
   1ad18:	ldr	ip, [r0, #32]
   1ad1c:	cmp	ip, r1
   1ad20:	bxcc	lr
   1ad24:	push	{r4, r5, r6, lr}
   1ad28:	mov	r5, r0
   1ad2c:	mov	r4, r1
   1ad30:	bl	1ab3c <fputs@plt+0x9a74>
   1ad34:	sub	r3, r4, #1
   1ad38:	str	r3, [r5, #32]
   1ad3c:	pop	{r4, r5, r6, pc}
   1ad40:	push	{r4, lr}
   1ad44:	mov	r4, r0
   1ad48:	ldrb	r3, [r0, #7]
   1ad4c:	cmp	r3, #0
   1ad50:	beq	1ad64 <fputs@plt+0x9c9c>
   1ad54:	add	r1, r4, #88	; 0x58
   1ad58:	ldr	r0, [r4, #68]	; 0x44
   1ad5c:	pop	{r4, lr}
   1ad60:	b	13d70 <fputs@plt+0x2ca8>
   1ad64:	mov	r1, #2
   1ad68:	ldr	r0, [r0, #68]	; 0x44
   1ad6c:	bl	13d64 <fputs@plt+0x2c9c>
   1ad70:	cmp	r0, #0
   1ad74:	beq	1ad54 <fputs@plt+0x9c8c>
   1ad78:	pop	{r4, pc}
   1ad7c:	push	{r4, lr}
   1ad80:	mov	r4, r0
   1ad84:	ldr	r0, [r0, #64]	; 0x40
   1ad88:	ldr	r3, [r0]
   1ad8c:	cmp	r3, #0
   1ad90:	bne	1ada8 <fputs@plt+0x9ce0>
   1ad94:	ldrb	r3, [r4, #7]
   1ad98:	cmp	r3, #0
   1ad9c:	beq	1adc8 <fputs@plt+0x9d00>
   1ada0:	mov	r0, #0
   1ada4:	pop	{r4, pc}
   1ada8:	mov	r2, r1
   1adac:	mov	r1, #21
   1adb0:	bl	13d7c <fputs@plt+0x2cb4>
   1adb4:	cmp	r0, #12
   1adb8:	beq	1ad94 <fputs@plt+0x9ccc>
   1adbc:	cmp	r0, #0
   1adc0:	popne	{r4, pc}
   1adc4:	b	1ad94 <fputs@plt+0x9ccc>
   1adc8:	ldrb	r1, [r4, #12]
   1adcc:	ldr	r0, [r4, #64]	; 0x40
   1add0:	pop	{r4, lr}
   1add4:	b	13d64 <fputs@plt+0x2c9c>
   1add8:	ldrb	r3, [r0, #43]	; 0x2b
   1addc:	cmp	r3, #0
   1ade0:	bne	1adf4 <fputs@plt+0x9d2c>
   1ade4:	mov	r3, #6
   1ade8:	mov	r2, #1
   1adec:	ldr	r0, [r0, #4]
   1adf0:	b	13da0 <fputs@plt+0x2cd8>
   1adf4:	mov	r0, #0
   1adf8:	bx	lr
   1adfc:	ldrb	r3, [r0, #43]	; 0x2b
   1ae00:	cmp	r3, #0
   1ae04:	bxne	lr
   1ae08:	mov	r3, #5
   1ae0c:	mov	r2, #1
   1ae10:	ldr	r0, [r0, #4]
   1ae14:	b	13da0 <fputs@plt+0x2cd8>
   1ae18:	ldrb	r3, [r0, #43]	; 0x2b
   1ae1c:	cmp	r3, #0
   1ae20:	bne	1ae30 <fputs@plt+0x9d68>
   1ae24:	mov	r3, #10
   1ae28:	ldr	r0, [r0, #4]
   1ae2c:	b	13da0 <fputs@plt+0x2cd8>
   1ae30:	mov	r0, #0
   1ae34:	bx	lr
   1ae38:	push	{r4, r5, r6, r7, r8, lr}
   1ae3c:	mov	r6, r0
   1ae40:	mov	r4, r1
   1ae44:	mov	r5, r2
   1ae48:	mov	r7, r3
   1ae4c:	ldr	r2, [sp, #24]
   1ae50:	mov	r1, r7
   1ae54:	mov	r0, r6
   1ae58:	bl	1ae18 <fputs@plt+0x9d50>
   1ae5c:	adds	r3, r4, #0
   1ae60:	movne	r3, #1
   1ae64:	cmp	r0, #5
   1ae68:	movne	r3, #0
   1ae6c:	cmp	r3, #0
   1ae70:	popeq	{r4, r5, r6, r7, r8, pc}
   1ae74:	mov	r0, r5
   1ae78:	blx	r4
   1ae7c:	cmp	r0, #0
   1ae80:	bne	1ae4c <fputs@plt+0x9d84>
   1ae84:	mov	r0, #5
   1ae88:	pop	{r4, r5, r6, r7, r8, pc}
   1ae8c:	ldrb	r3, [r0, #43]	; 0x2b
   1ae90:	cmp	r3, #0
   1ae94:	bxne	lr
   1ae98:	mov	r3, #9
   1ae9c:	ldr	r0, [r0, #4]
   1aea0:	b	13da0 <fputs@plt+0x2cd8>
   1aea4:	ldrb	r3, [r0, #43]	; 0x2b
   1aea8:	cmp	r3, #2
   1aeac:	bne	1aeec <fputs@plt+0x9e24>
   1aeb0:	push	{r4, r5, r6, lr}
   1aeb4:	mov	r5, #0
   1aeb8:	mov	r4, r0
   1aebc:	mov	r6, r5
   1aec0:	ldr	r3, [r4, #24]
   1aec4:	cmp	r5, r3
   1aec8:	blt	1aed0 <fputs@plt+0x9e08>
   1aecc:	pop	{r4, r5, r6, pc}
   1aed0:	ldr	r3, [r4, #32]
   1aed4:	ldr	r0, [r3, r5, lsl #2]
   1aed8:	bl	1a014 <fputs@plt+0x8f4c>
   1aedc:	ldr	r3, [r4, #32]
   1aee0:	str	r6, [r3, r5, lsl #2]
   1aee4:	add	r5, r5, #1
   1aee8:	b	1aec0 <fputs@plt+0x9df8>
   1aeec:	ldr	r0, [r0, #4]
   1aef0:	ldr	r3, [r0]
   1aef4:	ldr	r3, [r3, #64]	; 0x40
   1aef8:	bx	r3
   1aefc:	cmp	r0, #0
   1af00:	bne	1af08 <fputs@plt+0x9e40>
   1af04:	bx	lr
   1af08:	ldrb	r3, [r0, #64]	; 0x40
   1af0c:	bic	r3, r3, #4
   1af10:	strb	r3, [r0, #64]	; 0x40
   1af14:	ldr	r0, [r0, #8]
   1af18:	b	1aefc <fputs@plt+0x9e34>
   1af1c:	push	{r4, r5, r6, r7, lr}
   1af20:	mov	r7, r3
   1af24:	ldrb	r3, [r0, #11]
   1af28:	mov	r6, r2
   1af2c:	ldr	r2, [sp, #20]
   1af30:	cmp	r3, #0
   1af34:	popeq	{r4, r5, r6, r7, pc}
   1af38:	ldr	r3, [r0, #4]
   1af3c:	mov	r1, #0
   1af40:	strb	r1, [r0, #11]
   1af44:	ldr	r3, [r3, #8]
   1af48:	mov	ip, #1
   1af4c:	cmp	r3, #0
   1af50:	bne	1af58 <fputs@plt+0x9e90>
   1af54:	pop	{r4, r5, r6, r7, pc}
   1af58:	ldrb	lr, [r3, #64]	; 0x40
   1af5c:	tst	lr, #16
   1af60:	beq	1af84 <fputs@plt+0x9ebc>
   1af64:	cmp	r2, #0
   1af68:	strb	ip, [r0, #11]
   1af6c:	bne	1af80 <fputs@plt+0x9eb8>
   1af70:	ldrd	r4, [r3, #16]
   1af74:	cmp	r7, r5
   1af78:	cmpeq	r6, r4
   1af7c:	bne	1af84 <fputs@plt+0x9ebc>
   1af80:	strb	r1, [r3, #66]	; 0x42
   1af84:	ldr	r3, [r3, #8]
   1af88:	b	1af4c <fputs@plt+0x9e84>
   1af8c:	ldr	r3, [r0]
   1af90:	cmp	r3, #0
   1af94:	bxeq	lr
   1af98:	push	{r4, lr}
   1af9c:	mov	r4, r0
   1afa0:	sub	r0, r3, #4
   1afa4:	str	r0, [r4]
   1afa8:	bl	1a9a0 <fputs@plt+0x98d8>
   1afac:	mov	r3, #0
   1afb0:	str	r3, [r4]
   1afb4:	pop	{r4, pc}
   1afb8:	push	{r0, r1, r2, lr}
   1afbc:	ldrh	r2, [r0, #8]
   1afc0:	tst	r2, #4
   1afc4:	beq	1afd4 <fputs@plt+0x9f0c>
   1afc8:	ldm	r0, {r0, r1}
   1afcc:	add	sp, sp, #12
   1afd0:	pop	{pc}		; (ldr pc, [sp], #4)
   1afd4:	tst	r2, #8
   1afd8:	beq	1b01c <fputs@plt+0x9f54>
   1afdc:	vldr	d7, [r0]
   1afe0:	vldr	d6, [pc, #112]	; 1b058 <fputs@plt+0x9f90>
   1afe4:	vcmpe.f64	d7, d6
   1afe8:	vmrs	APSR_nzcv, fpscr
   1afec:	movls	r0, #0
   1aff0:	movls	r1, #-2147483648	; 0x80000000
   1aff4:	bls	1afcc <fputs@plt+0x9f04>
   1aff8:	vldr	d6, [pc, #96]	; 1b060 <fputs@plt+0x9f98>
   1affc:	vcmpe.f64	d7, d6
   1b000:	vmrs	APSR_nzcv, fpscr
   1b004:	mvnge	r0, #0
   1b008:	mvnge	r1, #-2147483648	; 0x80000000
   1b00c:	bge	1afcc <fputs@plt+0x9f04>
   1b010:	vmov	r0, r1, d7
   1b014:	bl	7061c <fputs@plt+0x5f554>
   1b018:	b	1afcc <fputs@plt+0x9f04>
   1b01c:	tst	r2, #18
   1b020:	mov	r3, #0
   1b024:	mov	r2, #0
   1b028:	moveq	r0, r2
   1b02c:	moveq	r1, r3
   1b030:	beq	1afcc <fputs@plt+0x9f04>
   1b034:	add	r1, sp, #8
   1b038:	strd	r2, [r1, #-8]!
   1b03c:	ldrb	r3, [r0, #10]
   1b040:	ldr	r2, [r0, #12]
   1b044:	ldr	r0, [r0, #16]
   1b048:	bl	146c4 <fputs@plt+0x35fc>
   1b04c:	ldm	sp, {r0, r1}
   1b050:	b	1afcc <fputs@plt+0x9f04>
   1b054:	nop			; (mov r0, r0)
   1b058:	andeq	r0, r0, r0
   1b05c:	mvngt	r0, #0
   1b060:	andeq	r0, r0, r0
   1b064:	mvnmi	r0, #0
   1b068:	push	{r4, lr}
   1b06c:	mov	r4, r0
   1b070:	bl	1afb8 <fputs@plt+0x9ef0>
   1b074:	ldrh	r3, [r4, #8]
   1b078:	and	r3, r3, #15872	; 0x3e00
   1b07c:	orr	r3, r3, #4
   1b080:	strh	r3, [r4, #8]
   1b084:	strd	r0, [r4]
   1b088:	mov	r0, #0
   1b08c:	pop	{r4, pc}
   1b090:	ldm	r0, {r2, r3}
   1b094:	cmp	r2, r3
   1b098:	ble	1b0b0 <fputs@plt+0x9fe8>
   1b09c:	ldr	r2, [r0, #8]
   1b0a0:	add	r1, r3, #1
   1b0a4:	str	r1, [r0, #4]
   1b0a8:	ldr	r0, [r2, r3, lsl #2]
   1b0ac:	b	1afb8 <fputs@plt+0x9ef0>
   1b0b0:	mov	r0, #0
   1b0b4:	mov	r1, #0
   1b0b8:	bx	lr
   1b0bc:	ldrh	r3, [r0, #8]
   1b0c0:	push	{r0, r1, r2, lr}
   1b0c4:	tst	r3, #8
   1b0c8:	ldrdne	r0, [r0]
   1b0cc:	bne	1b0e4 <fputs@plt+0xa01c>
   1b0d0:	tst	r3, #4
   1b0d4:	mov	ip, r0
   1b0d8:	beq	1b0f0 <fputs@plt+0xa028>
   1b0dc:	ldrd	r0, [r0]
   1b0e0:	bl	7049c <fputs@plt+0x5f3d4>
   1b0e4:	vmov	d0, r0, r1
   1b0e8:	add	sp, sp, #12
   1b0ec:	pop	{pc}		; (ldr pc, [sp], #4)
   1b0f0:	tst	r3, #18
   1b0f4:	mov	r0, #0
   1b0f8:	mov	r1, #0
   1b0fc:	beq	1b0e4 <fputs@plt+0xa01c>
   1b100:	add	lr, sp, #8
   1b104:	ldrb	r3, [ip, #10]
   1b108:	strd	r0, [lr, #-8]!
   1b10c:	ldr	r2, [ip, #12]
   1b110:	mov	r1, lr
   1b114:	ldr	r0, [ip, #16]
   1b118:	bl	140bc <fputs@plt+0x2ff4>
   1b11c:	ldrd	r0, [sp]
   1b120:	b	1b0e4 <fputs@plt+0xa01c>
   1b124:	ldrh	r3, [r0, #8]
   1b128:	push	{r4, lr}
   1b12c:	mov	r4, r0
   1b130:	tst	r3, #13
   1b134:	bne	1b164 <fputs@plt+0xa09c>
   1b138:	ldrb	r3, [r0, #10]
   1b13c:	ldr	r2, [r0, #12]
   1b140:	mov	r1, r0
   1b144:	ldr	r0, [r0, #16]
   1b148:	bl	146c4 <fputs@plt+0x35fc>
   1b14c:	cmp	r0, #0
   1b150:	bne	1b178 <fputs@plt+0xa0b0>
   1b154:	ldrh	r3, [r4, #8]
   1b158:	and	r3, r3, #15872	; 0x3e00
   1b15c:	orr	r3, r3, #4
   1b160:	strh	r3, [r4, #8]
   1b164:	ldrh	r3, [r4, #8]
   1b168:	mov	r0, #0
   1b16c:	bic	r3, r3, #18
   1b170:	strh	r3, [r4, #8]
   1b174:	pop	{r4, pc}
   1b178:	mov	r0, r4
   1b17c:	bl	1b0bc <fputs@plt+0x9ff4>
   1b180:	ldrh	r3, [r4, #8]
   1b184:	mov	r0, r4
   1b188:	and	r3, r3, #15872	; 0x3e00
   1b18c:	orr	r3, r3, #8
   1b190:	strh	r3, [r4, #8]
   1b194:	vstr	d0, [r4]
   1b198:	bl	16198 <fputs@plt+0x50d0>
   1b19c:	b	1b164 <fputs@plt+0xa09c>
   1b1a0:	ldr	r3, [r0]
   1b1a4:	ldrb	r3, [r3, #69]	; 0x45
   1b1a8:	cmp	r3, #0
   1b1ac:	ldreq	r3, [r0, #32]
   1b1b0:	ldreq	r2, [r0, #4]
   1b1b4:	moveq	r0, #20
   1b1b8:	mlaeq	r3, r0, r3, r2
   1b1bc:	strbeq	r1, [r3, #-17]	; 0xffffffef
   1b1c0:	bx	lr
   1b1c4:	ldr	r3, [r0, #4]
   1b1c8:	add	r2, r2, #7
   1b1cc:	bic	r2, r2, #7
   1b1d0:	cmp	r2, r3
   1b1d4:	suble	r2, r3, r2
   1b1d8:	ldrgt	r3, [r0, #8]
   1b1dc:	strle	r2, [r0, #4]
   1b1e0:	ldrle	r0, [r0]
   1b1e4:	addgt	r2, r3, r2
   1b1e8:	addle	r0, r0, r2
   1b1ec:	strgt	r2, [r0, #8]
   1b1f0:	movgt	r0, r1
   1b1f4:	bx	lr
   1b1f8:	vldr	d7, [pc, #184]	; 1b2b8 <fputs@plt+0xa1f0>
   1b1fc:	vcmpe.f64	d0, d7
   1b200:	vmrs	APSR_nzcv, fpscr
   1b204:	bmi	1b29c <fputs@plt+0xa1d4>
   1b208:	vldr	d7, [pc, #176]	; 1b2c0 <fputs@plt+0xa1f8>
   1b20c:	vcmpe.f64	d0, d7
   1b210:	vmrs	APSR_nzcv, fpscr
   1b214:	bgt	1b2a4 <fputs@plt+0xa1dc>
   1b218:	push	{r4, r5, r6, lr}
   1b21c:	mov	r4, r0
   1b220:	vpush	{d8}
   1b224:	mov	r5, r1
   1b228:	vmov	r0, r1, d0
   1b22c:	vmov.f64	d8, d0
   1b230:	bl	7061c <fputs@plt+0x5f554>
   1b234:	cmp	r4, r0
   1b238:	sbcs	r3, r5, r1
   1b23c:	blt	1b2ac <fputs@plt+0xa1e4>
   1b240:	cmp	r0, r4
   1b244:	sbcs	r3, r1, r5
   1b248:	bge	1b274 <fputs@plt+0xa1ac>
   1b24c:	cmp	r1, #-2147483648	; 0x80000000
   1b250:	cmpeq	r0, #0
   1b254:	movne	r0, #1
   1b258:	bne	1b26c <fputs@plt+0xa1a4>
   1b25c:	vcmpe.f64	d8, #0.0
   1b260:	vmrs	APSR_nzcv, fpscr
   1b264:	mvngt	r0, #0
   1b268:	movle	r0, #1
   1b26c:	vpop	{d8}
   1b270:	pop	{r4, r5, r6, pc}
   1b274:	mov	r0, r4
   1b278:	mov	r1, r5
   1b27c:	bl	7049c <fputs@plt+0x5f3d4>
   1b280:	vmov	d7, r0, r1
   1b284:	vcmpe.f64	d8, d7
   1b288:	vmrs	APSR_nzcv, fpscr
   1b28c:	bgt	1b2ac <fputs@plt+0xa1e4>
   1b290:	movmi	r0, #1
   1b294:	movpl	r0, #0
   1b298:	b	1b26c <fputs@plt+0xa1a4>
   1b29c:	mov	r0, #1
   1b2a0:	bx	lr
   1b2a4:	mvn	r0, #0
   1b2a8:	bx	lr
   1b2ac:	mvn	r0, #0
   1b2b0:	b	1b26c <fputs@plt+0xa1a4>
   1b2b4:	nop			; (mov r0, r0)
   1b2b8:	andeq	r0, r0, r0
   1b2bc:	mvngt	r0, #0
   1b2c0:	andeq	r0, r0, r0
   1b2c4:	mvnmi	r0, #0
   1b2c8:	push	{r4, r5, r6, lr}
   1b2cc:	mov	r4, r0
   1b2d0:	ldr	r0, [r0]
   1b2d4:	cmp	r0, #0
   1b2d8:	bne	1b2e4 <fputs@plt+0xa21c>
   1b2dc:	str	r0, [r4]
   1b2e0:	pop	{r4, r5, r6, pc}
   1b2e4:	ldr	r5, [r0]
   1b2e8:	bl	1a014 <fputs@plt+0x8f4c>
   1b2ec:	mov	r0, r5
   1b2f0:	b	1b2d4 <fputs@plt+0xa20c>
   1b2f4:	push	{r4, lr}
   1b2f8:	add	r0, r0, #16
   1b2fc:	bl	1b2c8 <fputs@plt+0xa200>
   1b300:	mov	r0, #0
   1b304:	pop	{r4, pc}
   1b308:	orrs	r1, r2, r3
   1b30c:	bne	1b348 <fputs@plt+0xa280>
   1b310:	push	{r4, r6, r7, lr}
   1b314:	mov	r4, r0
   1b318:	mov	r7, r3
   1b31c:	mov	r6, r2
   1b320:	add	r0, r0, #16
   1b324:	bl	1b2c8 <fputs@plt+0xa200>
   1b328:	mov	r3, #0
   1b32c:	str	r3, [r4, #12]
   1b330:	str	r3, [r4, #32]
   1b334:	strd	r6, [r4, #24]
   1b338:	str	r3, [r4, #48]	; 0x30
   1b33c:	strd	r6, [r4, #40]	; 0x28
   1b340:	mov	r0, #0
   1b344:	pop	{r4, r6, r7, pc}
   1b348:	mov	r0, #0
   1b34c:	bx	lr
   1b350:	push	{r4, r5, r6, r7, r8, lr}
   1b354:	subs	r5, r1, #0
   1b358:	beq	1b4dc <fputs@plt+0xa414>
   1b35c:	ldr	r3, [r0, #8]
   1b360:	mov	r4, r0
   1b364:	cmp	r3, #0
   1b368:	bne	1b378 <fputs@plt+0xa2b0>
   1b36c:	ldr	r0, [r0, #12]
   1b370:	cmp	r0, #0
   1b374:	popeq	{r4, r5, r6, r7, r8, pc}
   1b378:	ldr	r3, [r4, #16]
   1b37c:	add	r3, r3, #1
   1b380:	str	r3, [r4, #16]
   1b384:	ldr	r3, [r4, #8]
   1b388:	cmp	r3, #0
   1b38c:	bne	1b430 <fputs@plt+0xa368>
   1b390:	ldr	r1, [r5]
   1b394:	mov	r0, r4
   1b398:	bl	1b584 <fputs@plt+0xa4bc>
   1b39c:	cmp	r0, #0
   1b3a0:	bne	1b4b8 <fputs@plt+0xa3f0>
   1b3a4:	ldr	r1, [r5, #32]
   1b3a8:	mov	r0, r4
   1b3ac:	bl	1b570 <fputs@plt+0xa4a8>
   1b3b0:	cmp	r0, #0
   1b3b4:	bne	1b4b8 <fputs@plt+0xa3f0>
   1b3b8:	ldr	r1, [r5, #36]	; 0x24
   1b3bc:	mov	r0, r4
   1b3c0:	bl	1b584 <fputs@plt+0xa4bc>
   1b3c4:	cmp	r0, #0
   1b3c8:	bne	1b4b8 <fputs@plt+0xa3f0>
   1b3cc:	ldr	r1, [r5, #40]	; 0x28
   1b3d0:	mov	r0, r4
   1b3d4:	bl	1b570 <fputs@plt+0xa4a8>
   1b3d8:	cmp	r0, #0
   1b3dc:	bne	1b4b8 <fputs@plt+0xa3f0>
   1b3e0:	ldr	r1, [r5, #44]	; 0x2c
   1b3e4:	mov	r0, r4
   1b3e8:	bl	1b584 <fputs@plt+0xa4bc>
   1b3ec:	cmp	r0, #0
   1b3f0:	bne	1b4b8 <fputs@plt+0xa3f0>
   1b3f4:	ldr	r1, [r5, #56]	; 0x38
   1b3f8:	mov	r0, r4
   1b3fc:	bl	1b570 <fputs@plt+0xa4a8>
   1b400:	cmp	r0, #0
   1b404:	bne	1b4b8 <fputs@plt+0xa3f0>
   1b408:	ldr	r1, [r5, #60]	; 0x3c
   1b40c:	mov	r0, r4
   1b410:	bl	1b570 <fputs@plt+0xa4a8>
   1b414:	subs	r6, r0, #0
   1b418:	bne	1b4b8 <fputs@plt+0xa3f0>
   1b41c:	ldr	r7, [r5, #28]
   1b420:	cmp	r7, #0
   1b424:	ldrne	r8, [r7], #8
   1b428:	bne	1b480 <fputs@plt+0xa3b8>
   1b42c:	b	1b488 <fputs@plt+0xa3c0>
   1b430:	mov	r1, r5
   1b434:	mov	r0, r4
   1b438:	blx	r3
   1b43c:	subs	r6, r0, #0
   1b440:	beq	1b390 <fputs@plt+0xa2c8>
   1b444:	ldr	r3, [r4, #16]
   1b448:	and	r0, r6, #2
   1b44c:	sub	r3, r3, #1
   1b450:	str	r3, [r4, #16]
   1b454:	pop	{r4, r5, r6, r7, r8, pc}
   1b458:	ldr	r1, [r7, #20]
   1b45c:	mov	r0, r4
   1b460:	bl	1b350 <fputs@plt+0xa288>
   1b464:	cmp	r0, #0
   1b468:	bne	1b4b8 <fputs@plt+0xa3f0>
   1b46c:	ldrb	r3, [r7, #37]	; 0x25
   1b470:	tst	r3, #4
   1b474:	bne	1b4a4 <fputs@plt+0xa3dc>
   1b478:	sub	r8, r8, #1
   1b47c:	add	r7, r7, #72	; 0x48
   1b480:	cmp	r8, #0
   1b484:	bgt	1b458 <fputs@plt+0xa390>
   1b488:	ldr	r3, [r4, #12]
   1b48c:	cmp	r3, #0
   1b490:	bne	1b4cc <fputs@plt+0xa404>
   1b494:	ldr	r5, [r5, #48]	; 0x30
   1b498:	cmp	r5, #0
   1b49c:	bne	1b384 <fputs@plt+0xa2bc>
   1b4a0:	b	1b444 <fputs@plt+0xa37c>
   1b4a4:	ldr	r1, [r7, #64]	; 0x40
   1b4a8:	mov	r0, r4
   1b4ac:	bl	1b584 <fputs@plt+0xa4bc>
   1b4b0:	cmp	r0, #0
   1b4b4:	beq	1b478 <fputs@plt+0xa3b0>
   1b4b8:	ldr	r3, [r4, #16]
   1b4bc:	mov	r0, #2
   1b4c0:	sub	r3, r3, #1
   1b4c4:	str	r3, [r4, #16]
   1b4c8:	pop	{r4, r5, r6, r7, r8, pc}
   1b4cc:	mov	r1, r5
   1b4d0:	mov	r0, r4
   1b4d4:	blx	r3
   1b4d8:	b	1b494 <fputs@plt+0xa3cc>
   1b4dc:	mov	r0, r5
   1b4e0:	pop	{r4, r5, r6, r7, r8, pc}
   1b4e4:	push	{r4, r5, r6, lr}
   1b4e8:	mov	r5, r0
   1b4ec:	ldr	r3, [r0, #4]
   1b4f0:	mov	r4, r1
   1b4f4:	blx	r3
   1b4f8:	subs	r6, r0, #0
   1b4fc:	beq	1b508 <fputs@plt+0xa440>
   1b500:	and	r0, r6, #2
   1b504:	pop	{r4, r5, r6, pc}
   1b508:	ldr	r3, [r4, #4]
   1b50c:	tst	r3, #16384	; 0x4000
   1b510:	bne	1b500 <fputs@plt+0xa438>
   1b514:	ldr	r1, [r4, #12]
   1b518:	mov	r0, r5
   1b51c:	bl	1b570 <fputs@plt+0xa4a8>
   1b520:	cmp	r0, #0
   1b524:	beq	1b530 <fputs@plt+0xa468>
   1b528:	mov	r0, #2
   1b52c:	pop	{r4, r5, r6, pc}
   1b530:	ldr	r1, [r4, #16]
   1b534:	mov	r0, r5
   1b538:	bl	1b570 <fputs@plt+0xa4a8>
   1b53c:	cmp	r0, #0
   1b540:	bne	1b528 <fputs@plt+0xa460>
   1b544:	ldr	r3, [r4, #4]
   1b548:	ldr	r1, [r4, #20]
   1b54c:	tst	r3, #2048	; 0x800
   1b550:	mov	r0, r5
   1b554:	beq	1b568 <fputs@plt+0xa4a0>
   1b558:	bl	1b350 <fputs@plt+0xa288>
   1b55c:	cmp	r0, #0
   1b560:	bne	1b528 <fputs@plt+0xa460>
   1b564:	b	1b500 <fputs@plt+0xa438>
   1b568:	bl	1b584 <fputs@plt+0xa4bc>
   1b56c:	b	1b55c <fputs@plt+0xa494>
   1b570:	subs	r3, r1, #0
   1b574:	beq	1b57c <fputs@plt+0xa4b4>
   1b578:	b	1b4e4 <fputs@plt+0xa41c>
   1b57c:	mov	r0, r3
   1b580:	bx	lr
   1b584:	cmp	r1, #0
   1b588:	bne	1b594 <fputs@plt+0xa4cc>
   1b58c:	mov	r0, #0
   1b590:	bx	lr
   1b594:	push	{r4, r5, r6, lr}
   1b598:	mov	r6, r0
   1b59c:	ldr	r4, [r1, #4]
   1b5a0:	ldr	r5, [r1]
   1b5a4:	add	r4, r4, #20
   1b5a8:	cmp	r5, #0
   1b5ac:	bgt	1b5b8 <fputs@plt+0xa4f0>
   1b5b0:	mov	r0, #0
   1b5b4:	pop	{r4, r5, r6, pc}
   1b5b8:	ldr	r1, [r4, #-20]	; 0xffffffec
   1b5bc:	mov	r0, r6
   1b5c0:	bl	1b570 <fputs@plt+0xa4a8>
   1b5c4:	add	r4, r4, #20
   1b5c8:	cmp	r0, #0
   1b5cc:	subeq	r5, r5, #1
   1b5d0:	beq	1b5a8 <fputs@plt+0xa4e0>
   1b5d4:	mov	r0, #2
   1b5d8:	pop	{r4, r5, r6, pc}
   1b5dc:	push	{r4, r5, r6, lr}
   1b5e0:	sub	sp, sp, #32
   1b5e4:	mov	r4, r0
   1b5e8:	mov	r6, r1
   1b5ec:	mov	r5, r2
   1b5f0:	mov	r1, #0
   1b5f4:	mov	r2, #28
   1b5f8:	add	r0, sp, #4
   1b5fc:	bl	10eac <memset@plt>
   1b600:	ldr	r3, [pc, #40]	; 1b630 <fputs@plt+0xa568>
   1b604:	mov	r1, r4
   1b608:	str	r3, [sp, #8]
   1b60c:	ldr	r3, [pc, #32]	; 1b634 <fputs@plt+0xa56c>
   1b610:	add	r0, sp, #4
   1b614:	strb	r6, [sp, #24]
   1b618:	str	r3, [sp, #12]
   1b61c:	str	r5, [sp, #28]
   1b620:	bl	1b570 <fputs@plt+0xa4a8>
   1b624:	ldrb	r0, [sp, #24]
   1b628:	add	sp, sp, #32
   1b62c:	pop	{r4, r5, r6, pc}
   1b630:	andeq	fp, r1, r4, ror r8
   1b634:	muleq	r1, r0, r7
   1b638:	mov	r2, #0
   1b63c:	mov	r1, #1
   1b640:	b	1b5dc <fputs@plt+0xa514>
   1b644:	push	{r4, r5, lr}
   1b648:	sub	sp, sp, #36	; 0x24
   1b64c:	mov	r5, r0
   1b650:	mov	r4, r1
   1b654:	mov	r2, #28
   1b658:	mov	r1, #0
   1b65c:	add	r0, sp, #4
   1b660:	bl	10eac <memset@plt>
   1b664:	ldr	r3, [pc, #32]	; 1b68c <fputs@plt+0xa5c4>
   1b668:	mov	r1, r4
   1b66c:	str	r3, [sp, #8]
   1b670:	ldr	r3, [pc, #24]	; 1b690 <fputs@plt+0xa5c8>
   1b674:	add	r0, sp, #4
   1b678:	str	r3, [sp, #12]
   1b67c:	str	r5, [sp, #28]
   1b680:	bl	1b570 <fputs@plt+0xa4a8>
   1b684:	add	sp, sp, #36	; 0x24
   1b688:	pop	{r4, r5, pc}
   1b68c:	andeq	r9, r2, r4, ror #12
   1b690:	andeq	sp, r1, r4, lsl #8
   1b694:	push	{r4, r5, r6, r7, r8, lr}
   1b698:	subs	r5, r1, #0
   1b69c:	popeq	{r4, r5, r6, r7, r8, pc}
   1b6a0:	ldr	r7, [r5, #4]
   1b6a4:	mov	r6, r0
   1b6a8:	mov	r4, #0
   1b6ac:	mov	r8, #20
   1b6b0:	ldr	r3, [r5]
   1b6b4:	cmp	r4, r3
   1b6b8:	blt	1b6c0 <fputs@plt+0xa5f8>
   1b6bc:	pop	{r4, r5, r6, r7, r8, pc}
   1b6c0:	mul	r3, r8, r4
   1b6c4:	mov	r0, r6
   1b6c8:	add	r4, r4, #1
   1b6cc:	ldr	r1, [r7, r3]
   1b6d0:	bl	1b644 <fputs@plt+0xa57c>
   1b6d4:	b	1b6b0 <fputs@plt+0xa5e8>
   1b6d8:	push	{r4, r5, r6, r7, r8, lr}
   1b6dc:	subs	r5, r1, #0
   1b6e0:	sub	sp, sp, #32
   1b6e4:	beq	1b7f0 <fputs@plt+0xa728>
   1b6e8:	ldr	r7, [r0]
   1b6ec:	ldrb	r3, [r7, #69]	; 0x45
   1b6f0:	cmp	r3, #0
   1b6f4:	bne	1b7f0 <fputs@plt+0xa728>
   1b6f8:	ldr	r3, [r5, #8]
   1b6fc:	ands	r1, r3, #64	; 0x40
   1b700:	bne	1b7f0 <fputs@plt+0xa728>
   1b704:	mov	r4, r0
   1b708:	mov	r8, r2
   1b70c:	add	r0, sp, #4
   1b710:	mov	r2, #28
   1b714:	bl	10eac <memset@plt>
   1b718:	ldrb	r2, [r4, #22]
   1b71c:	ldr	r3, [pc, #212]	; 1b7f8 <fputs@plt+0xa730>
   1b720:	str	r4, [sp, #4]
   1b724:	cmp	r2, #0
   1b728:	str	r3, [sp, #8]
   1b72c:	mov	r6, r3
   1b730:	beq	1b748 <fputs@plt+0xa680>
   1b734:	ldr	r3, [pc, #192]	; 1b7fc <fputs@plt+0xa734>
   1b738:	mov	r1, r5
   1b73c:	add	r0, sp, #4
   1b740:	str	r3, [sp, #12]
   1b744:	bl	1b350 <fputs@plt+0xa288>
   1b748:	ldr	r3, [pc, #176]	; 1b800 <fputs@plt+0xa738>
   1b74c:	mov	r1, r5
   1b750:	str	r3, [sp, #12]
   1b754:	ldr	r3, [r5, #8]
   1b758:	add	r0, sp, #4
   1b75c:	tst	r3, #512	; 0x200
   1b760:	ldreq	r3, [pc, #156]	; 1b804 <fputs@plt+0xa73c>
   1b764:	streq	r3, [sp, #16]
   1b768:	bl	1b350 <fputs@plt+0xa288>
   1b76c:	ldr	r3, [r4, #68]	; 0x44
   1b770:	cmp	r3, #0
   1b774:	bne	1b7f0 <fputs@plt+0xa728>
   1b778:	ldrb	r1, [r7, #69]	; 0x45
   1b77c:	cmp	r1, #0
   1b780:	bne	1b7f0 <fputs@plt+0xa728>
   1b784:	mov	r2, #28
   1b788:	add	r0, sp, #4
   1b78c:	bl	10eac <memset@plt>
   1b790:	ldr	r3, [pc, #112]	; 1b808 <fputs@plt+0xa740>
   1b794:	mov	r1, r5
   1b798:	str	r3, [sp, #8]
   1b79c:	ldr	r3, [pc, #104]	; 1b80c <fputs@plt+0xa744>
   1b7a0:	add	r0, sp, #4
   1b7a4:	str	r3, [sp, #12]
   1b7a8:	str	r4, [sp, #4]
   1b7ac:	str	r8, [sp, #28]
   1b7b0:	bl	1b350 <fputs@plt+0xa288>
   1b7b4:	ldr	r3, [r4, #68]	; 0x44
   1b7b8:	cmp	r3, #0
   1b7bc:	bne	1b7f0 <fputs@plt+0xa728>
   1b7c0:	ldrb	r1, [r7, #69]	; 0x45
   1b7c4:	cmp	r1, #0
   1b7c8:	bne	1b7f0 <fputs@plt+0xa728>
   1b7cc:	mov	r2, #28
   1b7d0:	add	r0, sp, #4
   1b7d4:	bl	10eac <memset@plt>
   1b7d8:	ldr	r3, [pc, #48]	; 1b810 <fputs@plt+0xa748>
   1b7dc:	mov	r1, r5
   1b7e0:	add	r0, sp, #4
   1b7e4:	str	r3, [sp, #16]
   1b7e8:	stmib	sp, {r4, r6}
   1b7ec:	bl	1b350 <fputs@plt+0xa288>
   1b7f0:	add	sp, sp, #32
   1b7f4:	pop	{r4, r5, r6, r7, r8, pc}
   1b7f8:			; <UNDEFINED> instruction: 0x000175b8
   1b7fc:	andeq	r6, r3, ip, ror #9
   1b800:	ldrdeq	lr, [r5], -r0
   1b804:	andeq	r7, r1, ip, lsl #11
   1b808:	andeq	r7, r3, ip, lsl #22
   1b80c:	andeq	r6, r3, r8, lsr sl
   1b810:	ldrdeq	r5, [r3], -ip
   1b814:	push	{r4, r5, r6, r7, r8, lr}
   1b818:	mov	r3, #0
   1b81c:	ldr	r7, [r1, #8]
   1b820:	ldr	r6, [r0]
   1b824:	mov	r5, r0
   1b828:	mov	r8, #20
   1b82c:	cmp	r3, r6
   1b830:	blt	1b83c <fputs@plt+0xa774>
   1b834:	mov	r0, #0
   1b838:	pop	{r4, r5, r6, r7, r8, pc}
   1b83c:	ldr	r2, [r5, #4]
   1b840:	add	r4, r3, #1
   1b844:	mla	r2, r8, r3, r2
   1b848:	ldr	r0, [r2, #4]
   1b84c:	cmp	r0, #0
   1b850:	beq	1b86c <fputs@plt+0xa7a4>
   1b854:	mov	r1, r7
   1b858:	bl	1407c <fputs@plt+0x2fb4>
   1b85c:	cmp	r0, #0
   1b860:	bne	1b86c <fputs@plt+0xa7a4>
   1b864:	mov	r0, r4
   1b868:	pop	{r4, r5, r6, r7, r8, pc}
   1b86c:	mov	r3, r4
   1b870:	b	1b82c <fputs@plt+0xa764>
   1b874:	ldrb	r3, [r0, #20]
   1b878:	cmp	r3, #2
   1b87c:	bne	1b89c <fputs@plt+0xa7d4>
   1b880:	ldr	r2, [r1, #4]
   1b884:	tst	r2, #1
   1b888:	beq	1b89c <fputs@plt+0xa7d4>
   1b88c:	mov	r3, #0
   1b890:	strb	r3, [r0, #20]
   1b894:	mov	r0, #2
   1b898:	bx	lr
   1b89c:	ldrb	r2, [r1]
   1b8a0:	cmp	r2, #151	; 0x97
   1b8a4:	beq	1b8e8 <fputs@plt+0xa820>
   1b8a8:	bhi	1b8c4 <fputs@plt+0xa7fc>
   1b8ac:	cmp	r2, #27
   1b8b0:	beq	1b8cc <fputs@plt+0xa804>
   1b8b4:	cmp	r2, #135	; 0x87
   1b8b8:	beq	1b900 <fputs@plt+0xa838>
   1b8bc:	mov	r0, #0
   1b8c0:	bx	lr
   1b8c4:	cmp	r2, #154	; 0x9a
   1b8c8:	bhi	1b8bc <fputs@plt+0xa7f4>
   1b8cc:	cmp	r3, #3
   1b8d0:	bne	1b88c <fputs@plt+0xa7c4>
   1b8d4:	ldr	r2, [r1, #28]
   1b8d8:	ldr	r3, [r0, #24]
   1b8dc:	cmp	r2, r3
   1b8e0:	bne	1b88c <fputs@plt+0xa7c4>
   1b8e4:	b	1b8bc <fputs@plt+0xa7f4>
   1b8e8:	cmp	r3, #3
   1b8ec:	bhi	1b8bc <fputs@plt+0xa7f4>
   1b8f0:	ldr	r3, [r1, #4]
   1b8f4:	tst	r3, #524288	; 0x80000
   1b8f8:	beq	1b88c <fputs@plt+0xa7c4>
   1b8fc:	b	1b8bc <fputs@plt+0xa7f4>
   1b900:	cmp	r3, #5
   1b904:	moveq	r3, #101	; 0x65
   1b908:	strbeq	r3, [r1]
   1b90c:	beq	1b8bc <fputs@plt+0xa7f4>
   1b910:	cmp	r3, #4
   1b914:	bne	1b8bc <fputs@plt+0xa7f4>
   1b918:	b	1b88c <fputs@plt+0xa7c4>
   1b91c:	ldr	r3, [r0, #4]
   1b920:	push	{r0, r1, r4, lr}
   1b924:	ands	r3, r3, #1024	; 0x400
   1b928:	mov	r4, r1
   1b92c:	ldrne	r3, [r0, #8]
   1b930:	bne	1b978 <fputs@plt+0xa8b0>
   1b934:	ldrb	r2, [r0]
   1b938:	cmp	r2, #155	; 0x9b
   1b93c:	beq	1b95c <fputs@plt+0xa894>
   1b940:	cmp	r2, #156	; 0x9c
   1b944:	movne	r0, r3
   1b948:	bne	1b954 <fputs@plt+0xa88c>
   1b94c:	ldr	r0, [r0, #12]
   1b950:	bl	1b91c <fputs@plt+0xa854>
   1b954:	add	sp, sp, #8
   1b958:	pop	{r4, pc}
   1b95c:	add	r1, sp, #4
   1b960:	ldr	r0, [r0, #12]
   1b964:	bl	1b91c <fputs@plt+0xa854>
   1b968:	cmp	r0, #0
   1b96c:	beq	1b954 <fputs@plt+0xa88c>
   1b970:	ldr	r3, [sp, #4]
   1b974:	rsb	r3, r3, #0
   1b978:	str	r3, [r4]
   1b97c:	mov	r0, #1
   1b980:	b	1b954 <fputs@plt+0xa88c>
   1b984:	mov	r3, #0
   1b988:	push	{r0, r1, r2, lr}
   1b98c:	str	r3, [sp, #4]
   1b990:	ldr	r3, [r0, #4]
   1b994:	tst	r3, #1
   1b998:	beq	1b9a8 <fputs@plt+0xa8e0>
   1b99c:	mov	r0, #0
   1b9a0:	add	sp, sp, #12
   1b9a4:	pop	{pc}		; (ldr pc, [sp], #4)
   1b9a8:	add	r1, sp, #4
   1b9ac:	bl	1b91c <fputs@plt+0xa854>
   1b9b0:	cmp	r0, #0
   1b9b4:	beq	1b99c <fputs@plt+0xa8d4>
   1b9b8:	ldr	r0, [sp, #4]
   1b9bc:	clz	r0, r0
   1b9c0:	lsr	r0, r0, #5
   1b9c4:	b	1b9a0 <fputs@plt+0xa8d8>
   1b9c8:	mov	r3, #0
   1b9cc:	push	{r0, r1, r2, lr}
   1b9d0:	str	r3, [sp, #4]
   1b9d4:	ldr	r3, [r0, #4]
   1b9d8:	tst	r3, #1
   1b9dc:	beq	1b9ec <fputs@plt+0xa924>
   1b9e0:	mov	r0, #0
   1b9e4:	add	sp, sp, #12
   1b9e8:	pop	{pc}		; (ldr pc, [sp], #4)
   1b9ec:	add	r1, sp, #4
   1b9f0:	bl	1b91c <fputs@plt+0xa854>
   1b9f4:	cmp	r0, #0
   1b9f8:	beq	1b9e0 <fputs@plt+0xa918>
   1b9fc:	ldr	r0, [sp, #4]
   1ba00:	adds	r0, r0, #0
   1ba04:	movne	r0, #1
   1ba08:	b	1b9e4 <fputs@plt+0xa91c>
   1ba0c:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
   1ba10:	mov	r8, r0
   1ba14:	mov	r4, r1
   1ba18:	mov	sl, r2
   1ba1c:	ldrd	r2, [r1]
   1ba20:	ldrd	r0, [r1, #8]
   1ba24:	ldr	r7, [r8, #12]
   1ba28:	ldr	r5, [r8, #20]
   1ba2c:	orr	r2, r2, r0
   1ba30:	orr	r3, r3, r1
   1ba34:	mvn	r0, r2
   1ba38:	mvn	r1, r3
   1ba3c:	mov	r6, #0
   1ba40:	mov	r9, #48	; 0x30
   1ba44:	strd	r0, [sp]
   1ba48:	cmp	r7, #0
   1ba4c:	ble	1ba5c <fputs@plt+0xa994>
   1ba50:	ldrh	r3, [r5, #20]
   1ba54:	tst	r3, #2
   1ba58:	beq	1ba74 <fputs@plt+0xa9ac>
   1ba5c:	ldrsh	r3, [r4, #22]
   1ba60:	sub	r6, sl, r6
   1ba64:	cmp	r3, r6
   1ba68:	strhgt	r6, [r4, #22]
   1ba6c:	add	sp, sp, #16
   1ba70:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1ba74:	ldrd	r0, [r5, #40]	; 0x28
   1ba78:	ldrd	r2, [r4, #8]
   1ba7c:	and	r2, r2, r0
   1ba80:	and	r3, r3, r1
   1ba84:	orrs	r3, r2, r3
   1ba88:	beq	1bad4 <fputs@plt+0xaa0c>
   1ba8c:	ldrd	r2, [sp]
   1ba90:	and	r3, r3, r1
   1ba94:	and	r2, r2, r0
   1ba98:	mov	r0, r2
   1ba9c:	mov	r1, r3
   1baa0:	orrs	r3, r0, r1
   1baa4:	bne	1bad4 <fputs@plt+0xaa0c>
   1baa8:	ldrh	r2, [r4, #40]	; 0x28
   1baac:	sub	r3, r2, #1
   1bab0:	lsl	r3, r3, #2
   1bab4:	cmp	r2, #0
   1bab8:	bne	1bae0 <fputs@plt+0xaa18>
   1babc:	ldrsh	r2, [r5, #16]
   1bac0:	ldrh	r3, [r4, #22]
   1bac4:	cmp	r2, #0
   1bac8:	bgt	1bb20 <fputs@plt+0xaa58>
   1bacc:	add	r3, r3, r2
   1bad0:	strh	r3, [r4, #22]
   1bad4:	sub	r7, r7, #1
   1bad8:	add	r5, r5, #48	; 0x30
   1badc:	b	1ba48 <fputs@plt+0xa980>
   1bae0:	ldr	r1, [r4, #48]	; 0x30
   1bae4:	ldr	r1, [r1, r3]
   1bae8:	cmp	r1, #0
   1baec:	beq	1bb14 <fputs@plt+0xaa4c>
   1baf0:	cmp	r5, r1
   1baf4:	beq	1bad4 <fputs@plt+0xaa0c>
   1baf8:	ldr	r1, [r1, #4]
   1bafc:	cmp	r1, #0
   1bb00:	blt	1bb14 <fputs@plt+0xaa4c>
   1bb04:	ldr	r0, [r8, #20]
   1bb08:	mla	r1, r9, r1, r0
   1bb0c:	cmp	r5, r1
   1bb10:	beq	1bad4 <fputs@plt+0xaa0c>
   1bb14:	sub	r2, r2, #1
   1bb18:	sub	r3, r3, #4
   1bb1c:	b	1bab4 <fputs@plt+0xa9ec>
   1bb20:	sub	r3, r3, #1
   1bb24:	strh	r3, [r4, #22]
   1bb28:	ldrh	r3, [r5, #18]
   1bb2c:	tst	r3, #130	; 0x82
   1bb30:	beq	1bad4 <fputs@plt+0xaa0c>
   1bb34:	ldr	r3, [r5]
   1bb38:	add	r1, sp, #12
   1bb3c:	ldr	r0, [r3, #16]
   1bb40:	bl	1b91c <fputs@plt+0xa854>
   1bb44:	cmp	r0, #0
   1bb48:	beq	1bb60 <fputs@plt+0xaa98>
   1bb4c:	ldr	r3, [sp, #12]
   1bb50:	add	r3, r3, #1
   1bb54:	cmp	r3, #2
   1bb58:	movls	r3, #10
   1bb5c:	bls	1bb64 <fputs@plt+0xaa9c>
   1bb60:	mov	r3, #20
   1bb64:	str	r3, [sp, #12]
   1bb68:	ldr	r3, [sp, #12]
   1bb6c:	cmp	r6, r3
   1bb70:	sxthlt	r6, r3
   1bb74:	b	1bad4 <fputs@plt+0xaa0c>
   1bb78:	push	{r4, lr}
   1bb7c:	mov	r4, r0
   1bb80:	ldr	r1, [pc, #60]	; 1bbc4 <fputs@plt+0xaafc>
   1bb84:	bl	1407c <fputs@plt+0x2fb4>
   1bb88:	cmp	r0, #0
   1bb8c:	beq	1bbbc <fputs@plt+0xaaf4>
   1bb90:	ldr	r1, [pc, #48]	; 1bbc8 <fputs@plt+0xab00>
   1bb94:	mov	r0, r4
   1bb98:	bl	1407c <fputs@plt+0x2fb4>
   1bb9c:	cmp	r0, #0
   1bba0:	beq	1bbbc <fputs@plt+0xaaf4>
   1bba4:	ldr	r1, [pc, #32]	; 1bbcc <fputs@plt+0xab04>
   1bba8:	mov	r0, r4
   1bbac:	bl	1407c <fputs@plt+0x2fb4>
   1bbb0:	clz	r0, r0
   1bbb4:	lsr	r0, r0, #5
   1bbb8:	pop	{r4, pc}
   1bbbc:	mov	r0, #1
   1bbc0:	pop	{r4, pc}
   1bbc4:	ldrdeq	r6, [r7], -r6	; <UNPREDICTABLE>
   1bbc8:	ldrdeq	r6, [r7], -lr
   1bbcc:	andeq	r6, r7, r4, ror #5
   1bbd0:	ldr	r3, [r0, #108]	; 0x6c
   1bbd4:	add	ip, r0, #324	; 0x144
   1bbd8:	sub	r3, r3, #1
   1bbdc:	str	r3, [r0, #108]	; 0x6c
   1bbe0:	mov	r1, #0
   1bbe4:	add	r3, r0, #124	; 0x7c
   1bbe8:	ldr	r2, [r3, #12]
   1bbec:	cmp	r2, #0
   1bbf0:	beq	1bc58 <fputs@plt+0xab90>
   1bbf4:	push	{lr}		; (str lr, [sp, #-4]!)
   1bbf8:	b	1bc08 <fputs@plt+0xab40>
   1bbfc:	ldr	r2, [r3, #12]
   1bc00:	cmp	r2, #0
   1bc04:	beq	1bc48 <fputs@plt+0xab80>
   1bc08:	ldr	lr, [r3, #8]
   1bc0c:	ldr	r2, [r0, #108]	; 0x6c
   1bc10:	cmp	lr, r2
   1bc14:	ble	1bc48 <fputs@plt+0xab80>
   1bc18:	ldrb	r2, [r3, #6]
   1bc1c:	cmp	r2, #0
   1bc20:	beq	1bc44 <fputs@plt+0xab7c>
   1bc24:	ldrb	r2, [r0, #19]
   1bc28:	cmp	r2, #7
   1bc2c:	addls	lr, r2, #1
   1bc30:	strbls	lr, [r0, #19]
   1bc34:	addls	r2, r0, r2, lsl #2
   1bc38:	ldrls	lr, [r3, #12]
   1bc3c:	strls	lr, [r2, #28]
   1bc40:	strb	r1, [r3, #6]
   1bc44:	str	r1, [r3, #12]
   1bc48:	add	r3, r3, #20
   1bc4c:	cmp	r3, ip
   1bc50:	bne	1bbfc <fputs@plt+0xab34>
   1bc54:	pop	{pc}		; (ldr pc, [sp], #4)
   1bc58:	add	r3, r3, #20
   1bc5c:	cmp	r3, ip
   1bc60:	bne	1bbe8 <fputs@plt+0xab20>
   1bc64:	bx	lr
   1bc68:	ldr	ip, [r0]
   1bc6c:	ldrh	ip, [ip, #64]	; 0x40
   1bc70:	tst	ip, #2
   1bc74:	bxne	lr
   1bc78:	push	{r4, r5, r6, lr}
   1bc7c:	add	r4, r0, #124	; 0x7c
   1bc80:	add	r5, r0, #324	; 0x144
   1bc84:	mov	ip, r4
   1bc88:	ldr	lr, [ip, #12]
   1bc8c:	cmp	lr, #0
   1bc90:	bne	1bcc0 <fputs@plt+0xabf8>
   1bc94:	ldr	r4, [r0, #108]	; 0x6c
   1bc98:	str	r3, [ip, #12]
   1bc9c:	strb	lr, [ip, #6]
   1bca0:	ldr	r3, [r0, #112]	; 0x70
   1bca4:	strh	r2, [ip, #4]
   1bca8:	add	r2, r3, #1
   1bcac:	str	r4, [ip, #8]
   1bcb0:	str	r1, [ip]
   1bcb4:	str	r2, [r0, #112]	; 0x70
   1bcb8:	str	r3, [ip, #16]
   1bcbc:	pop	{r4, r5, r6, pc}
   1bcc0:	add	ip, ip, #20
   1bcc4:	cmp	ip, r5
   1bcc8:	bne	1bc88 <fputs@plt+0xabc0>
   1bccc:	mvn	ip, #0
   1bcd0:	mov	lr, #0
   1bcd4:	mvn	r5, #-2147483648	; 0x80000000
   1bcd8:	ldr	r6, [r4, #16]
   1bcdc:	add	r4, r4, #20
   1bce0:	cmp	r6, r5
   1bce4:	movlt	ip, lr
   1bce8:	add	lr, lr, #1
   1bcec:	movlt	r5, r6
   1bcf0:	cmp	lr, #10
   1bcf4:	bne	1bcd8 <fputs@plt+0xac10>
   1bcf8:	cmn	ip, #1
   1bcfc:	popeq	{r4, r5, r6, pc}
   1bd00:	mov	lr, #20
   1bd04:	mla	ip, lr, ip, r0
   1bd08:	ldr	lr, [r0, #108]	; 0x6c
   1bd0c:	str	r3, [ip, #136]	; 0x88
   1bd10:	mov	r3, #0
   1bd14:	strh	r2, [ip, #128]	; 0x80
   1bd18:	str	lr, [ip, #132]	; 0x84
   1bd1c:	str	r1, [ip, #124]	; 0x7c
   1bd20:	strb	r3, [ip, #130]	; 0x82
   1bd24:	ldr	r3, [r0, #112]	; 0x70
   1bd28:	add	r2, r3, #1
   1bd2c:	str	r2, [r0, #112]	; 0x70
   1bd30:	str	r3, [ip, #140]	; 0x8c
   1bd34:	pop	{r4, r5, r6, pc}
   1bd38:	ldrb	r3, [r1]
   1bd3c:	and	r3, r3, #253	; 0xfd
   1bd40:	cmp	r3, #152	; 0x98
   1bd44:	bne	1bd6c <fputs@plt+0xaca4>
   1bd48:	ldr	r2, [r0, #24]
   1bd4c:	ldr	r3, [r2]
   1bd50:	cmp	r3, #0
   1bd54:	movne	r0, #0
   1bd58:	ldrne	ip, [r3]
   1bd5c:	bne	1bd88 <fputs@plt+0xacc0>
   1bd60:	ldr	r3, [r2, #8]
   1bd64:	add	r3, r3, #1
   1bd68:	str	r3, [r2, #8]
   1bd6c:	mov	r0, #0
   1bd70:	bx	lr
   1bd74:	ldr	r3, [r2, #4]
   1bd78:	add	r3, r3, #1
   1bd7c:	str	r3, [r2, #4]
   1bd80:	mov	r0, #0
   1bd84:	pop	{r4, pc}
   1bd88:	cmp	ip, r0
   1bd8c:	ble	1bd60 <fputs@plt+0xac98>
   1bd90:	push	{r4, lr}
   1bd94:	add	r3, r3, #72	; 0x48
   1bd98:	ldr	r4, [r1, #28]
   1bd9c:	ldr	lr, [r3, #-20]	; 0xffffffec
   1bda0:	cmp	r4, lr
   1bda4:	beq	1bd74 <fputs@plt+0xacac>
   1bda8:	add	r0, r0, #1
   1bdac:	cmp	ip, r0
   1bdb0:	bgt	1bd94 <fputs@plt+0xaccc>
   1bdb4:	ldr	r3, [r2, #8]
   1bdb8:	add	r3, r3, #1
   1bdbc:	str	r3, [r2, #8]
   1bdc0:	b	1bd80 <fputs@plt+0xacb8>
   1bdc4:	cmp	r1, #0
   1bdc8:	bxeq	lr
   1bdcc:	ldrb	r2, [r0, #19]
   1bdd0:	cmp	r2, #7
   1bdd4:	bxhi	lr
   1bdd8:	add	r3, r0, #124	; 0x7c
   1bddc:	add	ip, r0, #324	; 0x144
   1bde0:	push	{lr}		; (str lr, [sp, #-4]!)
   1bde4:	ldr	lr, [r3, #12]
   1bde8:	cmp	r1, lr
   1bdec:	bne	1bdfc <fputs@plt+0xad34>
   1bdf0:	mov	r2, #1
   1bdf4:	strb	r2, [r3, #6]
   1bdf8:	pop	{pc}		; (ldr pc, [sp], #4)
   1bdfc:	add	r3, r3, #20
   1be00:	cmp	ip, r3
   1be04:	bne	1bde4 <fputs@plt+0xad1c>
   1be08:	add	r3, r2, #1
   1be0c:	strb	r3, [r0, #19]
   1be10:	add	r0, r0, r2, lsl #2
   1be14:	str	r1, [r0, #28]
   1be18:	pop	{pc}		; (ldr pc, [sp], #4)
   1be1c:	cmp	r0, #0
   1be20:	bxeq	lr
   1be24:	ldrb	r3, [r0, #55]	; 0x37
   1be28:	and	r3, r3, #3
   1be2c:	cmp	r3, #2
   1be30:	bne	1be38 <fputs@plt+0xad70>
   1be34:	bx	lr
   1be38:	ldr	r0, [r0, #20]
   1be3c:	b	1be1c <fputs@plt+0xad54>
   1be40:	ldrb	r3, [r0]
   1be44:	cmp	r3, #97	; 0x61
   1be48:	bne	1be58 <fputs@plt+0xad90>
   1be4c:	mov	r3, #27
   1be50:	strb	r3, [r0]
   1be54:	bx	lr
   1be58:	cmp	r3, #95	; 0x5f
   1be5c:	bxne	lr
   1be60:	ldr	r3, [r0, #12]
   1be64:	ldrb	r2, [r3]
   1be68:	cmp	r2, #97	; 0x61
   1be6c:	moveq	r2, #27
   1be70:	strbeq	r2, [r3]
   1be74:	bx	lr
   1be78:	push	{r4, lr}
   1be7c:	mov	r4, r0
   1be80:	bl	173a8 <fputs@plt+0x62e0>
   1be84:	cmp	r0, #0
   1be88:	bne	1be9c <fputs@plt+0xadd4>
   1be8c:	ldr	r0, [r4, #16]
   1be90:	adds	r0, r0, #0
   1be94:	movne	r0, #1
   1be98:	pop	{r4, pc}
   1be9c:	mov	r0, #1
   1bea0:	pop	{r4, pc}
   1bea4:	ldrb	r3, [r1]
   1bea8:	cmp	r3, #152	; 0x98
   1beac:	bne	1bed4 <fputs@plt+0xae0c>
   1beb0:	ldrsh	r3, [r1, #32]
   1beb4:	cmp	r3, #0
   1beb8:	blt	1bedc <fputs@plt+0xae14>
   1bebc:	ldr	r2, [r0, #24]
   1bec0:	ldr	r3, [r2, r3, lsl #2]
   1bec4:	cmp	r3, #0
   1bec8:	ldrbge	r3, [r0, #20]
   1becc:	orrge	r3, r3, #1
   1bed0:	bge	1bee4 <fputs@plt+0xae1c>
   1bed4:	mov	r0, #0
   1bed8:	bx	lr
   1bedc:	ldrb	r3, [r0, #20]
   1bee0:	orr	r3, r3, #2
   1bee4:	strb	r3, [r0, #20]
   1bee8:	b	1bed4 <fputs@plt+0xae0c>
   1beec:	cmp	r1, #0
   1bef0:	cmpne	r0, #0
   1bef4:	push	{r4, r5, r6, r7, r8, lr}
   1bef8:	moveq	r4, #1
   1befc:	movne	r4, #0
   1bf00:	beq	1bf44 <fputs@plt+0xae7c>
   1bf04:	ldr	r7, [r1]
   1bf08:	mov	r5, r1
   1bf0c:	mov	r6, r0
   1bf10:	mov	r8, #20
   1bf14:	cmp	r4, r7
   1bf18:	blt	1bf24 <fputs@plt+0xae5c>
   1bf1c:	mov	r0, #0
   1bf20:	pop	{r4, r5, r6, r7, r8, pc}
   1bf24:	ldr	r3, [r5, #4]
   1bf28:	mov	r0, r6
   1bf2c:	mla	r3, r8, r4, r3
   1bf30:	ldr	r1, [r3, #4]
   1bf34:	bl	16e80 <fputs@plt+0x5db8>
   1bf38:	cmp	r0, #0
   1bf3c:	addlt	r4, r4, #1
   1bf40:	blt	1bf14 <fputs@plt+0xae4c>
   1bf44:	mov	r0, #1
   1bf48:	pop	{r4, r5, r6, r7, r8, pc}
   1bf4c:	ldr	ip, [r0]
   1bf50:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1bf54:	ldr	r4, [ip, #24]
   1bf58:	ldr	r7, [sp, #32]
   1bf5c:	ands	r4, r4, #8388608	; 0x800000
   1bf60:	beq	1bfcc <fputs@plt+0xaf04>
   1bf64:	mov	r9, r3
   1bf68:	mov	r8, r2
   1bf6c:	bl	175c0 <fputs@plt+0x64f8>
   1bf70:	mov	r4, #0
   1bf74:	mov	r6, r0
   1bf78:	mov	r5, r0
   1bf7c:	cmp	r5, #0
   1bf80:	bne	1bfa0 <fputs@plt+0xaed8>
   1bf84:	cmp	r7, #0
   1bf88:	bne	1bfd8 <fputs@plt+0xaf10>
   1bf8c:	cmp	r4, #0
   1bf90:	bne	1bf98 <fputs@plt+0xaed0>
   1bf94:	mov	r6, #0
   1bf98:	mov	r0, r6
   1bf9c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1bfa0:	ldrb	r3, [r5, #8]
   1bfa4:	cmp	r3, r8
   1bfa8:	bne	1bfc4 <fputs@plt+0xaefc>
   1bfac:	mov	r1, r9
   1bfb0:	ldr	r0, [r5, #16]
   1bfb4:	bl	1beec <fputs@plt+0xae24>
   1bfb8:	cmp	r0, #0
   1bfbc:	ldrbne	r3, [r5, #9]
   1bfc0:	orrne	r4, r4, r3
   1bfc4:	ldr	r5, [r5, #32]
   1bfc8:	b	1bf7c <fputs@plt+0xaeb4>
   1bfcc:	cmp	r7, #0
   1bfd0:	movne	r6, r4
   1bfd4:	beq	1bf94 <fputs@plt+0xaecc>
   1bfd8:	str	r4, [r7]
   1bfdc:	b	1bf8c <fputs@plt+0xaec4>
   1bfe0:	cmp	r1, #0
   1bfe4:	beq	1bff4 <fputs@plt+0xaf2c>
   1bfe8:	ldr	r3, [r1]
   1bfec:	cmp	r3, r0
   1bff0:	bne	1bffc <fputs@plt+0xaf34>
   1bff4:	mov	r0, r1
   1bff8:	bx	lr
   1bffc:	ldr	r1, [r1, #24]
   1c000:	b	1bfe0 <fputs@plt+0xaf18>
   1c004:	mov	r2, #0
   1c008:	push	{r4, r5, lr}
   1c00c:	mov	ip, r0
   1c010:	mov	lr, r2
   1c014:	mov	r0, r2
   1c018:	ldr	r3, [r1]
   1c01c:	str	r2, [r1]
   1c020:	cmp	r3, #0
   1c024:	bne	1c02c <fputs@plt+0xaf64>
   1c028:	pop	{r4, r5, pc}
   1c02c:	ldr	r2, [r3]
   1c030:	ldr	r4, [r3, #24]
   1c034:	cmp	r2, ip
   1c038:	streq	r3, [r1]
   1c03c:	ldrne	r5, [r2, #344]	; 0x158
   1c040:	streq	lr, [r3, #24]
   1c044:	strne	r5, [r3, #24]
   1c048:	moveq	r0, r3
   1c04c:	strne	r3, [r2, #344]	; 0x158
   1c050:	mov	r3, r4
   1c054:	b	1c020 <fputs@plt+0xaf58>
   1c058:	sub	r3, r0, #79	; 0x4f
   1c05c:	cmp	r0, #75	; 0x4b
   1c060:	cmpne	r3, #4
   1c064:	movls	r3, #1
   1c068:	movhi	r3, #0
   1c06c:	bls	1c080 <fputs@plt+0xafb8>
   1c070:	cmp	r0, #73	; 0x49
   1c074:	cmpne	r0, #76	; 0x4c
   1c078:	moveq	r3, #1
   1c07c:	movne	r3, #0
   1c080:	mov	r0, r3
   1c084:	bx	lr
   1c088:	mov	r3, #48	; 0x30
   1c08c:	mla	r1, r3, r1, r0
   1c090:	str	r2, [r1, #4]
   1c094:	mla	r2, r3, r2, r0
   1c098:	ldrsh	r3, [r2, #16]
   1c09c:	strh	r3, [r1, #16]
   1c0a0:	ldrb	r3, [r2, #22]
   1c0a4:	add	r3, r3, #1
   1c0a8:	strb	r3, [r2, #22]
   1c0ac:	bx	lr
   1c0b0:	push	{r4, r5, r6, r7, r8, lr}
   1c0b4:	subs	r4, r1, #0
   1c0b8:	beq	1c128 <fputs@plt+0xb060>
   1c0bc:	ldrb	r3, [r4]
   1c0c0:	cmp	r3, #152	; 0x98
   1c0c4:	bne	1c0d4 <fputs@plt+0xb00c>
   1c0c8:	ldr	r1, [r4, #28]
   1c0cc:	pop	{r4, r5, r6, r7, r8, lr}
   1c0d0:	b	17934 <fputs@plt+0x686c>
   1c0d4:	ldr	r1, [r4, #16]
   1c0d8:	mov	r5, r0
   1c0dc:	bl	1c0b0 <fputs@plt+0xafe8>
   1c0e0:	mov	r6, r0
   1c0e4:	mov	r7, r1
   1c0e8:	mov	r0, r5
   1c0ec:	ldr	r1, [r4, #12]
   1c0f0:	bl	1c0b0 <fputs@plt+0xafe8>
   1c0f4:	ldr	r3, [r4, #4]
   1c0f8:	tst	r3, #2048	; 0x800
   1c0fc:	orr	r6, r6, r0
   1c100:	orr	r7, r7, r1
   1c104:	mov	r0, r5
   1c108:	ldr	r1, [r4, #20]
   1c10c:	beq	1c120 <fputs@plt+0xb058>
   1c110:	bl	1c198 <fputs@plt+0xb0d0>
   1c114:	orr	r0, r0, r6
   1c118:	orr	r1, r1, r7
   1c11c:	pop	{r4, r5, r6, r7, r8, pc}
   1c120:	bl	1c134 <fputs@plt+0xb06c>
   1c124:	b	1c114 <fputs@plt+0xb04c>
   1c128:	mov	r0, #0
   1c12c:	mov	r1, #0
   1c130:	pop	{r4, r5, r6, r7, r8, pc}
   1c134:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1c138:	subs	r7, r1, #0
   1c13c:	moveq	r4, #0
   1c140:	moveq	r5, #0
   1c144:	beq	1c168 <fputs@plt+0xb0a0>
   1c148:	ldr	r9, [r7]
   1c14c:	mov	r8, r0
   1c150:	mov	r4, #0
   1c154:	mov	r5, #0
   1c158:	mov	r6, #0
   1c15c:	mov	sl, #20
   1c160:	cmp	r6, r9
   1c164:	blt	1c174 <fputs@plt+0xb0ac>
   1c168:	mov	r0, r4
   1c16c:	mov	r1, r5
   1c170:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1c174:	mul	r3, sl, r6
   1c178:	ldr	r2, [r7, #4]
   1c17c:	mov	r0, r8
   1c180:	add	r6, r6, #1
   1c184:	ldr	r1, [r2, r3]
   1c188:	bl	1c0b0 <fputs@plt+0xafe8>
   1c18c:	orr	r4, r4, r0
   1c190:	orr	r5, r5, r1
   1c194:	b	1c160 <fputs@plt+0xb098>
   1c198:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c19c:	mov	sl, r0
   1c1a0:	mov	r4, r1
   1c1a4:	mov	r8, #0
   1c1a8:	mov	r9, #0
   1c1ac:	cmp	r4, #0
   1c1b0:	bne	1c1c4 <fputs@plt+0xb0fc>
   1c1b4:	mov	r0, r8
   1c1b8:	mov	r1, r9
   1c1bc:	add	sp, sp, #12
   1c1c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c1c4:	ldr	r1, [r4]
   1c1c8:	mov	r0, sl
   1c1cc:	bl	1c134 <fputs@plt+0xb06c>
   1c1d0:	ldr	r5, [r4, #28]
   1c1d4:	mov	r6, r0
   1c1d8:	mov	r7, r1
   1c1dc:	mov	r0, sl
   1c1e0:	ldr	r1, [r4, #36]	; 0x24
   1c1e4:	bl	1c134 <fputs@plt+0xb06c>
   1c1e8:	orr	r0, r0, r6
   1c1ec:	orr	r1, r1, r7
   1c1f0:	orr	r8, r8, r0
   1c1f4:	orr	r9, r9, r1
   1c1f8:	mov	r0, sl
   1c1fc:	ldr	r1, [r4, #44]	; 0x2c
   1c200:	bl	1c134 <fputs@plt+0xb06c>
   1c204:	orr	r8, r8, r0
   1c208:	orr	r9, r9, r1
   1c20c:	mov	r0, sl
   1c210:	ldr	r1, [r4, #32]
   1c214:	bl	1c0b0 <fputs@plt+0xafe8>
   1c218:	orr	r8, r8, r0
   1c21c:	orr	r9, r9, r1
   1c220:	mov	r0, sl
   1c224:	ldr	r1, [r4, #40]	; 0x28
   1c228:	bl	1c0b0 <fputs@plt+0xafe8>
   1c22c:	cmp	r5, #0
   1c230:	movne	fp, #0
   1c234:	ldrne	r3, [r5], #28
   1c238:	orr	r8, r8, r0
   1c23c:	orr	r9, r9, r1
   1c240:	bne	1c288 <fputs@plt+0xb1c0>
   1c244:	ldr	r4, [r4, #48]	; 0x30
   1c248:	b	1c1ac <fputs@plt+0xb0e4>
   1c24c:	ldr	r1, [r5, #-72]	; 0xffffffb8
   1c250:	mov	r0, sl
   1c254:	str	r3, [sp, #4]
   1c258:	bl	1c198 <fputs@plt+0xb0d0>
   1c25c:	add	fp, fp, #1
   1c260:	mov	r6, r0
   1c264:	mov	r7, r1
   1c268:	mov	r0, sl
   1c26c:	ldr	r1, [r5, #-44]	; 0xffffffd4
   1c270:	bl	1c0b0 <fputs@plt+0xafe8>
   1c274:	ldr	r3, [sp, #4]
   1c278:	orr	r0, r0, r6
   1c27c:	orr	r1, r1, r7
   1c280:	orr	r8, r8, r0
   1c284:	orr	r9, r9, r1
   1c288:	cmp	fp, r3
   1c28c:	add	r5, r5, #72	; 0x48
   1c290:	blt	1c24c <fputs@plt+0xb184>
   1c294:	b	1c244 <fputs@plt+0xb17c>
   1c298:	push	{r4, r5, r6, r7, r8, lr}
   1c29c:	mov	r6, r2
   1c2a0:	mov	r7, r3
   1c2a4:	ldr	r2, [r0, #8]
   1c2a8:	ldr	r3, [r1, #44]	; 0x2c
   1c2ac:	cmp	r2, r3
   1c2b0:	bne	1c304 <fputs@plt+0xb23c>
   1c2b4:	ldrh	r3, [r0, #18]
   1c2b8:	ands	r3, r3, #130	; 0x82
   1c2bc:	beq	1c304 <fputs@plt+0xb23c>
   1c2c0:	ldrd	r4, [r0, #32]
   1c2c4:	and	r4, r4, r6
   1c2c8:	and	r5, r5, r7
   1c2cc:	orrs	r3, r4, r5
   1c2d0:	bne	1c304 <fputs@plt+0xb23c>
   1c2d4:	ldr	r2, [r0, #12]
   1c2d8:	cmp	r2, #0
   1c2dc:	blt	1c304 <fputs@plt+0xb23c>
   1c2e0:	ldr	r3, [r1, #16]
   1c2e4:	ldr	r0, [r0]
   1c2e8:	ldr	r3, [r3, #4]
   1c2ec:	add	r3, r3, r2, lsl #4
   1c2f0:	ldrb	r1, [r3, #13]
   1c2f4:	bl	16dd8 <fputs@plt+0x5d10>
   1c2f8:	adds	r0, r0, #0
   1c2fc:	movne	r0, #1
   1c300:	pop	{r4, r5, r6, r7, r8, pc}
   1c304:	mov	r0, #0
   1c308:	pop	{r4, r5, r6, r7, r8, pc}
   1c30c:	ldr	r1, [r0, #20]
   1c310:	mov	r3, #0
   1c314:	cmp	r3, r1
   1c318:	blt	1c324 <fputs@plt+0xb25c>
   1c31c:	mov	r0, #0
   1c320:	bx	lr
   1c324:	ldr	r2, [r0, #16]
   1c328:	add	r2, r2, r3, lsl #4
   1c32c:	ldr	r2, [r2, #4]
   1c330:	cmp	r2, #0
   1c334:	beq	1c344 <fputs@plt+0xb27c>
   1c338:	ldr	r2, [r2, #16]
   1c33c:	cmp	r2, #0
   1c340:	bne	1c34c <fputs@plt+0xb284>
   1c344:	add	r3, r3, #1
   1c348:	b	1c314 <fputs@plt+0xb24c>
   1c34c:	mov	r0, #1
   1c350:	bx	lr
   1c354:	cmp	r0, #516	; 0x204
   1c358:	beq	1c384 <fputs@plt+0xb2bc>
   1c35c:	uxtb	r0, r0
   1c360:	cmp	r0, #26
   1c364:	bgt	1c38c <fputs@plt+0xb2c4>
   1c368:	ldr	r3, [pc, #36]	; 1c394 <fputs@plt+0xb2cc>
   1c36c:	add	r0, r3, r0, lsl #2
   1c370:	ldr	r3, [pc, #32]	; 1c398 <fputs@plt+0xb2d0>
   1c374:	ldr	r0, [r0, #2648]	; 0xa58
   1c378:	cmp	r0, #0
   1c37c:	moveq	r0, r3
   1c380:	bx	lr
   1c384:	ldr	r0, [pc, #16]	; 1c39c <fputs@plt+0xb2d4>
   1c388:	bx	lr
   1c38c:	ldr	r0, [pc, #4]	; 1c398 <fputs@plt+0xb2d0>
   1c390:	bx	lr
   1c394:			; <UNDEFINED> instruction: 0x00072ab8
   1c398:	strdeq	r6, [r7], -lr
   1c39c:	andeq	r6, r7, r8, ror #5
   1c3a0:	mov	r3, #1000	; 0x3e8
   1c3a4:	add	r1, r1, #1
   1c3a8:	mul	r1, r3, r1
   1c3ac:	ldr	r3, [r0, #428]	; 0x1ac
   1c3b0:	cmp	r3, r1
   1c3b4:	blt	1c3d0 <fputs@plt+0xb308>
   1c3b8:	push	{r4, lr}
   1c3bc:	ldr	r1, [pc, #20]	; 1c3d8 <fputs@plt+0xb310>
   1c3c0:	ldr	r0, [r0]
   1c3c4:	bl	13dec <fputs@plt+0x2d24>
   1c3c8:	mov	r0, #1
   1c3cc:	pop	{r4, pc}
   1c3d0:	mov	r0, #0
   1c3d4:	bx	lr
   1c3d8:	andeq	r4, pc, r0, asr #4
   1c3dc:	ldrb	r3, [r0, #15]
   1c3e0:	tst	r3, #4
   1c3e4:	beq	1c408 <fputs@plt+0xb340>
   1c3e8:	push	{r4, lr}
   1c3ec:	ldr	r4, [r0]
   1c3f0:	mov	r0, r4
   1c3f4:	bl	10f24 <strlen@plt>
   1c3f8:	add	r0, r0, #1
   1c3fc:	add	r1, r4, r0
   1c400:	mov	r0, r1
   1c404:	pop	{r4, pc}
   1c408:	mov	r0, r1
   1c40c:	bx	lr
   1c410:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c414:	sub	sp, sp, #44	; 0x2c
   1c418:	mov	r3, #1
   1c41c:	strb	r3, [sp, #7]
   1c420:	ldrb	r3, [r1]
   1c424:	mov	r4, r2
   1c428:	cmp	r3, #152	; 0x98
   1c42c:	beq	1c474 <fputs@plt+0xb3ac>
   1c430:	cmp	r3, #154	; 0x9a
   1c434:	beq	1c474 <fputs@plt+0xb3ac>
   1c438:	cmp	r3, #119	; 0x77
   1c43c:	bne	1c4d8 <fputs@plt+0xb410>
   1c440:	ldr	r3, [r1, #20]
   1c444:	ldr	r2, [r3]
   1c448:	ldr	r2, [r2, #4]
   1c44c:	ldr	r1, [r2]
   1c450:	ldr	r3, [r3, #28]
   1c454:	add	r2, sp, #7
   1c458:	str	r3, [sp, #12]
   1c45c:	ldr	r3, [r0]
   1c460:	str	r0, [sp, #24]
   1c464:	add	r0, sp, #8
   1c468:	str	r3, [sp, #8]
   1c46c:	bl	1c410 <fputs@plt+0xb348>
   1c470:	b	1c560 <fputs@plt+0xb498>
   1c474:	ldrsh	ip, [r1, #32]
   1c478:	mov	r3, #0
   1c47c:	mov	r2, r3
   1c480:	mov	lr, ip
   1c484:	mov	r7, r3
   1c488:	mov	r8, #72	; 0x48
   1c48c:	adds	r5, r0, #0
   1c490:	movne	r5, #1
   1c494:	cmp	r2, #0
   1c498:	movne	r5, #0
   1c49c:	cmp	r5, #0
   1c4a0:	bne	1c4e0 <fputs@plt+0xb418>
   1c4a4:	cmp	r2, #0
   1c4a8:	beq	1c4d8 <fputs@plt+0xb410>
   1c4ac:	cmp	r3, #0
   1c4b0:	beq	1c520 <fputs@plt+0xb458>
   1c4b4:	cmp	ip, #0
   1c4b8:	blt	1c4d8 <fputs@plt+0xb410>
   1c4bc:	ldr	r2, [r3]
   1c4c0:	ldr	r1, [r2]
   1c4c4:	cmp	ip, r1
   1c4c8:	addlt	ip, ip, ip, lsl #2
   1c4cc:	ldrlt	r2, [r2, #4]
   1c4d0:	ldrlt	r1, [r2, ip, lsl #2]
   1c4d4:	blt	1c450 <fputs@plt+0xb388>
   1c4d8:	mov	r0, #0
   1c4dc:	b	1c560 <fputs@plt+0xb498>
   1c4e0:	ldr	r5, [r0, #4]
   1c4e4:	mov	r2, #0
   1c4e8:	mov	r6, r5
   1c4ec:	ldr	fp, [r5]
   1c4f0:	cmp	r2, fp
   1c4f4:	bge	1c574 <fputs@plt+0xb4ac>
   1c4f8:	ldr	sl, [r6, #52]	; 0x34
   1c4fc:	ldr	r9, [r1, #28]
   1c500:	add	r6, r6, #72	; 0x48
   1c504:	cmp	sl, r9
   1c508:	mlaeq	r3, r8, r2, r5
   1c50c:	ldreq	r2, [r3, #24]
   1c510:	ldreq	r3, [r3, #28]
   1c514:	beq	1c48c <fputs@plt+0xb3c4>
   1c518:	add	r2, r2, #1
   1c51c:	b	1c4f0 <fputs@plt+0xb428>
   1c520:	ldr	r1, [r2, #64]	; 0x40
   1c524:	cmp	r1, #0
   1c528:	beq	1c4d8 <fputs@plt+0xb410>
   1c52c:	cmp	ip, #0
   1c530:	bge	1c544 <fputs@plt+0xb47c>
   1c534:	ldrsh	lr, [r2, #32]
   1c538:	cmp	lr, #0
   1c53c:	ldrlt	r0, [pc, #60]	; 1c580 <fputs@plt+0xb4b8>
   1c540:	blt	1c560 <fputs@plt+0xb498>
   1c544:	ldr	r5, [r2, #4]
   1c548:	mov	r1, #0
   1c54c:	add	r5, r5, lr, lsl #4
   1c550:	mov	r0, r5
   1c554:	bl	1c3dc <fputs@plt+0xb314>
   1c558:	ldrb	r3, [r5, #14]
   1c55c:	strb	r3, [sp, #7]
   1c560:	cmp	r4, #0
   1c564:	ldrbne	r3, [sp, #7]
   1c568:	strbne	r3, [r4]
   1c56c:	add	sp, sp, #44	; 0x2c
   1c570:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c574:	ldr	r0, [r0, #16]
   1c578:	mov	r2, r7
   1c57c:	b	1c48c <fputs@plt+0xb3c4>
   1c580:	andeq	r6, r7, ip, lsl #6
   1c584:	push	{r4, r5, r6, r7, lr}
   1c588:	sub	sp, sp, #36	; 0x24
   1c58c:	ldr	r6, [r0, #28]
   1c590:	ldr	r0, [r6, #12]
   1c594:	cmp	r0, #0
   1c598:	bge	1c5a8 <fputs@plt+0xb4e0>
   1c59c:	mov	r0, #0
   1c5a0:	add	sp, sp, #36	; 0x24
   1c5a4:	pop	{r4, r5, r6, r7, pc}
   1c5a8:	mov	r5, r2
   1c5ac:	mov	r7, r1
   1c5b0:	mov	r2, #32
   1c5b4:	mov	r1, #0
   1c5b8:	mov	r0, sp
   1c5bc:	mov	r4, r3
   1c5c0:	bl	10eac <memset@plt>
   1c5c4:	mov	r2, r5
   1c5c8:	asr	r3, r5, #31
   1c5cc:	asr	r5, r4, #31
   1c5d0:	strd	r2, [sp, #8]
   1c5d4:	ldr	r3, [pc, #40]	; 1c604 <fputs@plt+0xb53c>
   1c5d8:	strh	r7, [sp]
   1c5dc:	strd	r4, [sp, #16]
   1c5e0:	ldr	r3, [r3, #360]	; 0x168
   1c5e4:	mov	r2, sp
   1c5e8:	mov	r1, #13
   1c5ec:	ldr	r0, [r6, #12]
   1c5f0:	blx	r3
   1c5f4:	cmn	r0, #1
   1c5f8:	bne	1c59c <fputs@plt+0xb4d4>
   1c5fc:	mov	r0, #5
   1c600:	b	1c5a0 <fputs@plt+0xb4d8>
   1c604:	andeq	fp, r8, r0, lsr #2
   1c608:	mov	ip, r1
   1c60c:	mov	r1, r3
   1c610:	mov	r3, #1
   1c614:	push	{r4, r5, r6, lr}
   1c618:	add	r6, ip, r2
   1c61c:	ldr	r5, [r0, #36]	; 0x24
   1c620:	lsl	r4, r3, ip
   1c624:	ldr	lr, [r5]
   1c628:	rsb	r4, r4, r3, lsl r6
   1c62c:	ands	r6, r1, r3
   1c630:	uxth	r4, r4
   1c634:	ldr	r3, [lr, #32]
   1c638:	movne	r1, #0
   1c63c:	bne	1c688 <fputs@plt+0xb5c0>
   1c640:	tst	r1, #4
   1c644:	movne	r1, r3
   1c648:	movne	r3, r6
   1c64c:	bne	1c6f8 <fputs@plt+0xb630>
   1c650:	cmp	r3, #0
   1c654:	bne	1c734 <fputs@plt+0xb66c>
   1c658:	mov	r3, r2
   1c65c:	mov	r1, #1
   1c660:	add	r2, ip, #120	; 0x78
   1c664:	ldr	r0, [r0, #8]
   1c668:	bl	1c584 <fputs@plt+0xb4bc>
   1c66c:	cmp	r0, #0
   1c670:	beq	1c754 <fputs@plt+0xb68c>
   1c674:	pop	{r4, r5, r6, pc}
   1c678:	cmp	r3, r5
   1c67c:	ldrhne	lr, [r3, #10]
   1c680:	ldr	r3, [r3, #4]
   1c684:	orrne	r1, r1, lr
   1c688:	cmp	r3, #0
   1c68c:	bne	1c678 <fputs@plt+0xb5b0>
   1c690:	tst	r1, r4
   1c694:	beq	1c6c0 <fputs@plt+0xb5f8>
   1c698:	ldrh	r3, [r5, #12]
   1c69c:	mvn	r4, r4
   1c6a0:	mov	r0, #0
   1c6a4:	sxth	r4, r4
   1c6a8:	and	r3, r3, r4
   1c6ac:	strh	r3, [r5, #12]
   1c6b0:	ldrh	r3, [r5, #10]
   1c6b4:	and	r4, r4, r3
   1c6b8:	strh	r4, [r5, #10]
   1c6bc:	pop	{r4, r5, r6, pc}
   1c6c0:	mov	r3, r2
   1c6c4:	mov	r1, #2
   1c6c8:	add	r2, ip, #120	; 0x78
   1c6cc:	ldr	r0, [r0, #8]
   1c6d0:	bl	1c584 <fputs@plt+0xb4bc>
   1c6d4:	cmp	r0, #0
   1c6d8:	popne	{r4, r5, r6, pc}
   1c6dc:	b	1c698 <fputs@plt+0xb5d0>
   1c6e0:	ldrh	lr, [r1, #12]
   1c6e4:	tst	r4, lr
   1c6e8:	bne	1c764 <fputs@plt+0xb69c>
   1c6ec:	ldrh	lr, [r1, #10]
   1c6f0:	ldr	r1, [r1, #4]
   1c6f4:	orr	r3, r3, lr
   1c6f8:	cmp	r1, #0
   1c6fc:	bne	1c6e0 <fputs@plt+0xb618>
   1c700:	tst	r3, r4
   1c704:	bne	1c720 <fputs@plt+0xb658>
   1c708:	mov	r3, r2
   1c70c:	ldr	r0, [r0, #8]
   1c710:	add	r2, ip, #120	; 0x78
   1c714:	bl	1c584 <fputs@plt+0xb4bc>
   1c718:	cmp	r0, #0
   1c71c:	popne	{r4, r5, r6, pc}
   1c720:	ldrh	r3, [r5, #10]
   1c724:	mov	r0, r6
   1c728:	orr	r4, r4, r3
   1c72c:	strh	r4, [r5, #10]
   1c730:	pop	{r4, r5, r6, pc}
   1c734:	ldrh	r1, [r3, #12]
   1c738:	tst	r4, r1
   1c73c:	bne	1c764 <fputs@plt+0xb69c>
   1c740:	ldrh	r1, [r3, #10]
   1c744:	tst	r4, r1
   1c748:	bne	1c764 <fputs@plt+0xb69c>
   1c74c:	ldr	r3, [r3, #4]
   1c750:	b	1c650 <fputs@plt+0xb588>
   1c754:	ldrh	r3, [r5, #12]
   1c758:	orr	r4, r4, r3
   1c75c:	strh	r4, [r5, #12]
   1c760:	pop	{r4, r5, r6, pc}
   1c764:	mov	r0, #5
   1c768:	pop	{r4, r5, r6, pc}
   1c76c:	push	{r4, r5, r6, r7, lr}
   1c770:	mov	r4, r0
   1c774:	sub	sp, sp, #132	; 0x84
   1c778:	mov	r5, r0
   1c77c:	cmp	r5, #0
   1c780:	bne	1c7c8 <fputs@plt+0xb700>
   1c784:	mov	r2, #128	; 0x80
   1c788:	mov	r1, r5
   1c78c:	mov	r0, sp
   1c790:	bl	10eac <memset@plt>
   1c794:	cmp	r4, #0
   1c798:	bne	1c7d8 <fputs@plt+0xb710>
   1c79c:	ldr	r3, [sp]
   1c7a0:	mov	r4, #1
   1c7a4:	ldr	r1, [sp, r4, lsl #2]
   1c7a8:	mov	r0, r3
   1c7ac:	bl	1549c <fputs@plt+0x43d4>
   1c7b0:	add	r4, r4, #1
   1c7b4:	cmp	r4, #32
   1c7b8:	mov	r3, r0
   1c7bc:	bne	1c7a4 <fputs@plt+0xb6dc>
   1c7c0:	add	sp, sp, #132	; 0x84
   1c7c4:	pop	{r4, r5, r6, r7, pc}
   1c7c8:	ldr	r3, [r5, #32]
   1c7cc:	str	r3, [r5, #12]
   1c7d0:	mov	r5, r3
   1c7d4:	b	1c77c <fputs@plt+0xb6b4>
   1c7d8:	mov	r6, #0
   1c7dc:	ldr	r7, [r4, #12]
   1c7e0:	str	r5, [r4, #12]
   1c7e4:	ldr	r0, [sp, r6, lsl #2]
   1c7e8:	cmp	r0, #0
   1c7ec:	bne	1c804 <fputs@plt+0xb73c>
   1c7f0:	add	r3, sp, #128	; 0x80
   1c7f4:	add	r6, r3, r6, lsl #2
   1c7f8:	str	r4, [r6, #-128]	; 0xffffff80
   1c7fc:	mov	r4, r7
   1c800:	b	1c794 <fputs@plt+0xb6cc>
   1c804:	mov	r1, r4
   1c808:	bl	1549c <fputs@plt+0x43d4>
   1c80c:	str	r5, [sp, r6, lsl #2]
   1c810:	add	r6, r6, #1
   1c814:	cmp	r6, #31
   1c818:	mov	r4, r0
   1c81c:	bne	1c7e4 <fputs@plt+0xb71c>
   1c820:	mov	r1, r0
   1c824:	ldr	r0, [sp, #124]	; 0x7c
   1c828:	bl	1549c <fputs@plt+0x43d4>
   1c82c:	str	r0, [sp, #124]	; 0x7c
   1c830:	b	1c7fc <fputs@plt+0xb734>
   1c834:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1c838:	mov	r4, r0
   1c83c:	ldrb	r3, [r0]
   1c840:	mov	r5, r1
   1c844:	cmp	r3, #48	; 0x30
   1c848:	bne	1c8fc <fputs@plt+0xb834>
   1c84c:	ldrb	r3, [r0, #1]
   1c850:	and	r3, r3, #223	; 0xdf
   1c854:	cmp	r3, #88	; 0x58
   1c858:	bne	1c8fc <fputs@plt+0xb834>
   1c85c:	ldrb	r3, [r0, #2]
   1c860:	ldr	r2, [pc, #188]	; 1c924 <fputs@plt+0xb85c>
   1c864:	add	r3, r2, r3
   1c868:	ldrb	r3, [r3, #320]	; 0x140
   1c86c:	tst	r3, #8
   1c870:	beq	1c8fc <fputs@plt+0xb834>
   1c874:	add	r3, r0, #2
   1c878:	sub	sl, r3, r4
   1c87c:	ldrb	r1, [r3], #1
   1c880:	cmp	r1, #48	; 0x30
   1c884:	beq	1c878 <fputs@plt+0xb7b0>
   1c888:	add	r1, r4, sl
   1c88c:	mov	r6, #0
   1c890:	mov	r7, #0
   1c894:	mov	ip, r1
   1c898:	sub	r3, r1, r4
   1c89c:	ldrb	r0, [ip]
   1c8a0:	add	r1, r1, #1
   1c8a4:	add	lr, r2, r0
   1c8a8:	ldrb	lr, [lr, #320]	; 0x140
   1c8ac:	tst	lr, #8
   1c8b0:	bne	1c8d8 <fputs@plt+0xb810>
   1c8b4:	strd	r6, [r5]
   1c8b8:	ldrb	r2, [ip]
   1c8bc:	cmp	r2, #0
   1c8c0:	bne	1c91c <fputs@plt+0xb854>
   1c8c4:	sub	r0, r3, sl
   1c8c8:	cmp	r0, #16
   1c8cc:	movle	r0, #0
   1c8d0:	movgt	r0, #1
   1c8d4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1c8d8:	bl	14b64 <fputs@plt+0x3a9c>
   1c8dc:	lsl	r9, r7, #4
   1c8e0:	orr	r9, r9, r6, lsr #28
   1c8e4:	lsl	r8, r6, #4
   1c8e8:	mov	r7, #0
   1c8ec:	uxtb	r6, r0
   1c8f0:	adds	r6, r6, r8
   1c8f4:	adc	r7, r7, r9
   1c8f8:	b	1c894 <fputs@plt+0xb7cc>
   1c8fc:	mov	r0, r4
   1c900:	bl	1839c <fputs@plt+0x72d4>
   1c904:	mov	r1, r5
   1c908:	mov	r3, #1
   1c90c:	mov	r2, r0
   1c910:	mov	r0, r4
   1c914:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   1c918:	b	146c4 <fputs@plt+0x35fc>
   1c91c:	mov	r0, #1
   1c920:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1c924:			; <UNDEFINED> instruction: 0x00072ab8
   1c928:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c92c:	subs	r6, r1, #0
   1c930:	ldr	r4, [pc, #160]	; 1c9d8 <fputs@plt+0xb910>
   1c934:	bne	1c964 <fputs@plt+0xb89c>
   1c938:	mov	r3, r4
   1c93c:	mov	r0, r6
   1c940:	ldr	r2, [r3, #8]
   1c944:	add	r0, r0, #1
   1c948:	cmp	r2, #0
   1c94c:	strne	r2, [r3, #4]
   1c950:	cmp	r0, #28
   1c954:	add	r3, r3, #12
   1c958:	bne	1c940 <fputs@plt+0xb878>
   1c95c:	mov	r0, #0
   1c960:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c964:	sub	r7, r4, #272	; 0x110
   1c968:	mov	r8, r2
   1c96c:	mov	r5, #0
   1c970:	mov	fp, #12
   1c974:	mov	r9, r7
   1c978:	mul	sl, fp, r5
   1c97c:	mov	r0, r6
   1c980:	ldr	r1, [sl, r4]
   1c984:	bl	110a4 <strcmp@plt>
   1c988:	cmp	r0, #0
   1c98c:	bne	1c9c4 <fputs@plt+0xb8fc>
   1c990:	add	r3, r7, sl
   1c994:	ldr	r2, [r3, #280]	; 0x118
   1c998:	cmp	r2, #0
   1c99c:	ldreq	r2, [r3, #276]	; 0x114
   1c9a0:	streq	r2, [r3, #280]	; 0x118
   1c9a4:	cmp	r8, #0
   1c9a8:	moveq	r3, #12
   1c9ac:	mlaeq	r3, r3, r5, r9
   1c9b0:	ldreq	r8, [r3, #280]	; 0x118
   1c9b4:	mov	r3, #12
   1c9b8:	mla	r5, r3, r5, r9
   1c9bc:	str	r8, [r5, #276]	; 0x114
   1c9c0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c9c4:	add	r5, r5, #1
   1c9c8:	cmp	r5, #28
   1c9cc:	bne	1c978 <fputs@plt+0xb8b0>
   1c9d0:	mov	r0, #12
   1c9d4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c9d8:	andeq	fp, r8, r0, lsr r2
   1c9dc:	cmp	r1, #0
   1c9e0:	cmpne	r0, #0
   1c9e4:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c9e8:	mov	r6, r1
   1c9ec:	bne	1ca00 <fputs@plt+0xb938>
   1c9f0:	cmp	r0, r1
   1c9f4:	movne	r0, #2
   1c9f8:	moveq	r0, #0
   1c9fc:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ca00:	ldr	r4, [r0, #4]
   1ca04:	ldr	sl, [r1, #4]
   1ca08:	orr	r7, r4, sl
   1ca0c:	tst	r7, #1024	; 0x400
   1ca10:	beq	1ca30 <fputs@plt+0xb968>
   1ca14:	and	sl, sl, #1024	; 0x400
   1ca18:	tst	sl, r4
   1ca1c:	beq	1cb94 <fputs@plt+0xbacc>
   1ca20:	ldr	r3, [r0, #8]
   1ca24:	ldr	r0, [r1, #8]
   1ca28:	cmp	r3, r0
   1ca2c:	b	1c9f4 <fputs@plt+0xb92c>
   1ca30:	ldrb	r9, [r0]
   1ca34:	ldrb	fp, [r1]
   1ca38:	mov	r8, r2
   1ca3c:	mov	r5, r0
   1ca40:	cmp	r9, fp
   1ca44:	beq	1ca88 <fputs@plt+0xb9c0>
   1ca48:	cmp	r9, #95	; 0x5f
   1ca4c:	bne	1ca60 <fputs@plt+0xb998>
   1ca50:	ldr	r0, [r0, #12]
   1ca54:	bl	1c9dc <fputs@plt+0xb914>
   1ca58:	cmp	r0, #1
   1ca5c:	ble	1cb8c <fputs@plt+0xbac4>
   1ca60:	cmp	fp, #95	; 0x5f
   1ca64:	bne	1cb94 <fputs@plt+0xbacc>
   1ca68:	mov	r2, r8
   1ca6c:	ldr	r1, [r6, #12]
   1ca70:	mov	r0, r5
   1ca74:	bl	1c9dc <fputs@plt+0xb914>
   1ca78:	cmp	r0, #1
   1ca7c:	movgt	r0, #2
   1ca80:	movle	r0, #1
   1ca84:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ca88:	and	r3, r9, #253	; 0xfd
   1ca8c:	cmp	r3, #152	; 0x98
   1ca90:	beq	1cab8 <fputs@plt+0xb9f0>
   1ca94:	ldr	r0, [r0, #8]
   1ca98:	cmp	r0, #0
   1ca9c:	beq	1cab8 <fputs@plt+0xb9f0>
   1caa0:	cmp	r9, #151	; 0x97
   1caa4:	ldr	r1, [r1, #8]
   1caa8:	bne	1cb70 <fputs@plt+0xbaa8>
   1caac:	bl	1407c <fputs@plt+0x2fb4>
   1cab0:	cmp	r0, #0
   1cab4:	bne	1cb94 <fputs@plt+0xbacc>
   1cab8:	eor	r4, r4, sl
   1cabc:	ands	r0, r4, #16
   1cac0:	bne	1cb94 <fputs@plt+0xbacc>
   1cac4:	tst	r7, #16384	; 0x4000
   1cac8:	popne	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1cacc:	tst	r7, #2048	; 0x800
   1cad0:	bne	1cb94 <fputs@plt+0xbacc>
   1cad4:	mov	r2, r8
   1cad8:	ldr	r1, [r6, #12]
   1cadc:	ldr	r0, [r5, #12]
   1cae0:	bl	1c9dc <fputs@plt+0xb914>
   1cae4:	cmp	r0, #0
   1cae8:	bne	1cb94 <fputs@plt+0xbacc>
   1caec:	mov	r2, r8
   1caf0:	ldr	r1, [r6, #16]
   1caf4:	ldr	r0, [r5, #16]
   1caf8:	bl	1c9dc <fputs@plt+0xb914>
   1cafc:	cmp	r0, #0
   1cb00:	bne	1cb94 <fputs@plt+0xbacc>
   1cb04:	mov	r2, r8
   1cb08:	ldr	r1, [r6, #20]
   1cb0c:	ldr	r0, [r5, #20]
   1cb10:	bl	1115c <fputs@plt+0x94>
   1cb14:	cmp	r0, #0
   1cb18:	bne	1cb94 <fputs@plt+0xbacc>
   1cb1c:	lsr	r7, r7, #13
   1cb20:	eor	r7, r7, #1
   1cb24:	cmp	r9, #97	; 0x61
   1cb28:	moveq	r9, #0
   1cb2c:	andne	r9, r7, #1
   1cb30:	cmp	r9, #0
   1cb34:	popeq	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1cb38:	ldrsh	r2, [r5, #32]
   1cb3c:	ldrsh	r3, [r6, #32]
   1cb40:	cmp	r2, r3
   1cb44:	bne	1cb94 <fputs@plt+0xbacc>
   1cb48:	ldr	r2, [r5, #28]
   1cb4c:	ldr	r3, [r6, #28]
   1cb50:	cmp	r2, r3
   1cb54:	popeq	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1cb58:	mvn	r0, r3
   1cb5c:	lsr	r0, r0, #31
   1cb60:	cmp	r8, r2
   1cb64:	orrne	r0, r0, #1
   1cb68:	lsl	r0, r0, #1
   1cb6c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1cb70:	bl	110a4 <strcmp@plt>
   1cb74:	cmp	r0, #0
   1cb78:	beq	1cab8 <fputs@plt+0xb9f0>
   1cb7c:	cmp	r9, #95	; 0x5f
   1cb80:	movne	r0, #2
   1cb84:	moveq	r0, #1
   1cb88:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1cb8c:	mov	r0, #1
   1cb90:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1cb94:	mov	r0, #2
   1cb98:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1cb9c:	push	{r4, r5, r6, lr}
   1cba0:	mov	r4, r0
   1cba4:	mov	r5, r1
   1cba8:	mov	r6, r2
   1cbac:	bl	1c9dc <fputs@plt+0xb914>
   1cbb0:	cmp	r0, #0
   1cbb4:	beq	1cc30 <fputs@plt+0xbb68>
   1cbb8:	ldrb	r3, [r5]
   1cbbc:	cmp	r3, #71	; 0x47
   1cbc0:	bne	1cbf8 <fputs@plt+0xbb30>
   1cbc4:	mov	r2, r6
   1cbc8:	ldr	r1, [r5, #12]
   1cbcc:	mov	r0, r4
   1cbd0:	bl	1cb9c <fputs@plt+0xbad4>
   1cbd4:	cmp	r0, #0
   1cbd8:	bne	1cc30 <fputs@plt+0xbb68>
   1cbdc:	mov	r2, r6
   1cbe0:	ldr	r1, [r5, #16]
   1cbe4:	mov	r0, r4
   1cbe8:	bl	1cb9c <fputs@plt+0xbad4>
   1cbec:	adds	r0, r0, #0
   1cbf0:	movne	r0, #1
   1cbf4:	pop	{r4, r5, r6, pc}
   1cbf8:	cmp	r3, #77	; 0x4d
   1cbfc:	bne	1cc38 <fputs@plt+0xbb70>
   1cc00:	mov	r2, r6
   1cc04:	ldr	r1, [r5, #12]
   1cc08:	ldr	r0, [r4, #12]
   1cc0c:	bl	1c9dc <fputs@plt+0xb914>
   1cc10:	cmp	r0, #0
   1cc14:	bne	1cc38 <fputs@plt+0xbb70>
   1cc18:	ldrb	r0, [r4]
   1cc1c:	cmp	r0, #76	; 0x4c
   1cc20:	cmpne	r0, #73	; 0x49
   1cc24:	movne	r0, #1
   1cc28:	moveq	r0, #0
   1cc2c:	pop	{r4, r5, r6, pc}
   1cc30:	mov	r0, #1
   1cc34:	pop	{r4, r5, r6, pc}
   1cc38:	mov	r0, #0
   1cc3c:	pop	{r4, r5, r6, pc}
   1cc40:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1cc44:	mov	r6, r0
   1cc48:	mov	r5, r1
   1cc4c:	mov	r4, r2
   1cc50:	ldrb	r3, [r4]
   1cc54:	cmp	r3, #72	; 0x48
   1cc58:	beq	1cc7c <fputs@plt+0xbbb4>
   1cc5c:	ldr	r9, [r5, #20]
   1cc60:	ldr	r8, [r5, #12]
   1cc64:	mov	sl, #48	; 0x30
   1cc68:	mov	r5, #0
   1cc6c:	cmp	r5, r8
   1cc70:	blt	1cc9c <fputs@plt+0xbbd4>
   1cc74:	mov	r0, #0
   1cc78:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1cc7c:	ldr	r2, [r4, #12]
   1cc80:	mov	r1, r5
   1cc84:	mov	r0, r6
   1cc88:	bl	1cc40 <fputs@plt+0xbb78>
   1cc8c:	cmp	r0, #0
   1cc90:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1cc94:	ldr	r4, [r4, #16]
   1cc98:	b	1cc50 <fputs@plt+0xbb88>
   1cc9c:	mul	r3, sl, r5
   1cca0:	mov	r2, r6
   1cca4:	mov	r1, r4
   1cca8:	ldr	r7, [r9, r3]
   1ccac:	mov	r0, r7
   1ccb0:	bl	1cb9c <fputs@plt+0xbad4>
   1ccb4:	cmp	r0, #0
   1ccb8:	beq	1ccd4 <fputs@plt+0xbc0c>
   1ccbc:	ldr	r3, [r7, #4]
   1ccc0:	tst	r3, #1
   1ccc4:	beq	1ccdc <fputs@plt+0xbc14>
   1ccc8:	ldrsh	r3, [r7, #36]	; 0x24
   1cccc:	cmp	r6, r3
   1ccd0:	beq	1ccdc <fputs@plt+0xbc14>
   1ccd4:	add	r5, r5, #1
   1ccd8:	b	1cc6c <fputs@plt+0xbba4>
   1ccdc:	mov	r0, #1
   1cce0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1cce4:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1cce8:	mov	r5, r3
   1ccec:	ldr	r6, [sp, #40]	; 0x28
   1ccf0:	ldrb	r3, [r6]
   1ccf4:	cmp	r3, #152	; 0x98
   1ccf8:	bne	1cd1c <fputs@plt+0xbc54>
   1ccfc:	ldr	r2, [sp, #44]	; 0x2c
   1cd00:	ldr	r3, [r6, #28]
   1cd04:	str	r3, [r2]
   1cd08:	ldrsh	r3, [r6, #32]
   1cd0c:	ldr	r2, [sp, #48]	; 0x30
   1cd10:	str	r3, [r2]
   1cd14:	mov	r0, #1
   1cd18:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1cd1c:	mov	r4, r2
   1cd20:	orrs	r3, r4, r5
   1cd24:	beq	1cd44 <fputs@plt+0xbc7c>
   1cd28:	subs	r2, r2, #1
   1cd2c:	sbc	r3, r5, #0
   1cd30:	and	r3, r3, r5
   1cd34:	and	r2, r2, r4
   1cd38:	orrs	r3, r2, r3
   1cd3c:	moveq	r3, #0
   1cd40:	beq	1cd58 <fputs@plt+0xbc90>
   1cd44:	mov	r0, #0
   1cd48:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1cd4c:	add	r3, r3, #1
   1cd50:	lsrs	r5, r5, #1
   1cd54:	rrx	r4, r4
   1cd58:	cmp	r5, #0
   1cd5c:	cmpeq	r4, #1
   1cd60:	bhi	1cd4c <fputs@plt+0xbc84>
   1cd64:	mov	r2, #72	; 0x48
   1cd68:	mov	r9, #10
   1cd6c:	mla	r3, r2, r3, r0
   1cd70:	ldr	r8, [r3, #52]	; 0x34
   1cd74:	ldr	r3, [r3, #24]
   1cd78:	ldr	r4, [r3, #8]
   1cd7c:	cmp	r4, #0
   1cd80:	beq	1cd44 <fputs@plt+0xbc7c>
   1cd84:	ldr	sl, [r4, #40]	; 0x28
   1cd88:	cmp	sl, #0
   1cd8c:	movne	r5, #0
   1cd90:	ldrhne	r7, [r4, #50]	; 0x32
   1cd94:	lslne	r7, r7, #1
   1cd98:	bne	1cda8 <fputs@plt+0xbce0>
   1cd9c:	ldr	r4, [r4, #20]
   1cda0:	b	1cd7c <fputs@plt+0xbcb4>
   1cda4:	add	r5, r5, #2
   1cda8:	cmp	r7, r5
   1cdac:	beq	1cd9c <fputs@plt+0xbcd4>
   1cdb0:	ldr	r2, [r4, #4]
   1cdb4:	ldrsh	fp, [r2, r5]
   1cdb8:	cmn	fp, #2
   1cdbc:	bne	1cda4 <fputs@plt+0xbcdc>
   1cdc0:	mul	r1, r9, r5
   1cdc4:	ldr	r0, [sl, #4]
   1cdc8:	mov	r2, r8
   1cdcc:	ldr	r1, [r0, r1]
   1cdd0:	mov	r0, r6
   1cdd4:	bl	1c9dc <fputs@plt+0xb914>
   1cdd8:	cmp	r0, #0
   1cddc:	bne	1cda4 <fputs@plt+0xbcdc>
   1cde0:	ldr	r3, [sp, #44]	; 0x2c
   1cde4:	str	r8, [r3]
   1cde8:	ldr	r3, [sp, #48]	; 0x30
   1cdec:	str	fp, [r3]
   1cdf0:	b	1cd14 <fputs@plt+0xbc4c>
   1cdf4:	ldrb	r3, [r0, #16]
   1cdf8:	cmp	r3, r1
   1cdfc:	bne	1ce10 <fputs@plt+0xbd48>
   1ce00:	mov	r0, #0
   1ce04:	bx	lr
   1ce08:	mov	r0, #0
   1ce0c:	pop	{r4, pc}
   1ce10:	cmp	r1, #1
   1ce14:	strbeq	r1, [r0, #16]
   1ce18:	beq	1ce00 <fputs@plt+0xbd38>
   1ce1c:	ldr	r3, [pc, #64]	; 1ce64 <fputs@plt+0xbd9c>
   1ce20:	push	{r4, lr}
   1ce24:	mov	r4, r0
   1ce28:	ldr	r3, [r3, #504]	; 0x1f8
   1ce2c:	ldr	r0, [r0, #24]
   1ce30:	blx	r3
   1ce34:	cmp	r0, #0
   1ce38:	bge	1ce58 <fputs@plt+0xbd90>
   1ce3c:	bl	110bc <__errno_location@plt>
   1ce40:	ldr	r3, [r0]
   1ce44:	cmp	r3, #2
   1ce48:	beq	1ce08 <fputs@plt+0xbd40>
   1ce4c:	str	r3, [r4, #20]
   1ce50:	ldr	r0, [pc, #16]	; 1ce68 <fputs@plt+0xbda0>
   1ce54:	pop	{r4, pc}
   1ce58:	mov	r0, #0
   1ce5c:	strb	r0, [r4, #16]
   1ce60:	pop	{r4, pc}
   1ce64:	andeq	fp, r8, r0, lsr #2
   1ce68:	andeq	r0, r0, sl, lsl #16
   1ce6c:	ldr	r3, [pc, #88]	; 1cecc <fputs@plt+0xbe04>
   1ce70:	push	{r4, r5, lr}
   1ce74:	sub	sp, sp, #108	; 0x6c
   1ce78:	mov	r5, r0
   1ce7c:	mov	r4, r1
   1ce80:	ldr	r3, [r3, #336]	; 0x150
   1ce84:	mov	r1, sp
   1ce88:	ldr	r0, [r0, #12]
   1ce8c:	blx	r3
   1ce90:	cmp	r0, #0
   1ce94:	beq	1ceb0 <fputs@plt+0xbde8>
   1ce98:	bl	110bc <__errno_location@plt>
   1ce9c:	ldr	r3, [r0]
   1cea0:	ldr	r0, [pc, #40]	; 1ced0 <fputs@plt+0xbe08>
   1cea4:	str	r3, [r5, #20]
   1cea8:	add	sp, sp, #108	; 0x6c
   1ceac:	pop	{r4, r5, pc}
   1ceb0:	ldrd	r2, [sp, #48]	; 0x30
   1ceb4:	cmp	r3, #0
   1ceb8:	cmpeq	r2, #1
   1cebc:	moveq	r2, #0
   1cec0:	moveq	r3, #0
   1cec4:	strd	r2, [r4]
   1cec8:	b	1cea8 <fputs@plt+0xbde0>
   1cecc:	andeq	fp, r8, r0, lsr #2
   1ced0:	andeq	r0, r0, sl, lsl #14
   1ced4:	push	{r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
   1ced8:	mov	r6, r0
   1cedc:	ldr	r4, [sp, #44]	; 0x2c
   1cee0:	ldr	sl, [pc, #128]	; 1cf68 <fputs@plt+0xbea0>
   1cee4:	bic	r4, r4, #-16777216	; 0xff000000
   1cee8:	mov	r8, r2
   1ceec:	mov	r9, r3
   1cef0:	bic	r4, r4, #16646144	; 0xfe0000
   1cef4:	mov	r7, #0
   1cef8:	mov	r3, r9
   1cefc:	str	r7, [sp]
   1cf00:	mov	r2, r8
   1cf04:	mov	r0, r6
   1cf08:	bl	10fb4 <lseek64@plt>
   1cf0c:	cmp	r0, #0
   1cf10:	sbcs	r3, r1, #0
   1cf14:	blt	1cf60 <fputs@plt+0xbe98>
   1cf18:	mov	r2, r4
   1cf1c:	ldr	r1, [sp, #40]	; 0x28
   1cf20:	mov	r0, r6
   1cf24:	ldr	r3, [sl, #408]	; 0x198
   1cf28:	blx	r3
   1cf2c:	subs	r5, r0, #0
   1cf30:	bge	1cf54 <fputs@plt+0xbe8c>
   1cf34:	bl	110bc <__errno_location@plt>
   1cf38:	ldr	r3, [r0]
   1cf3c:	cmp	r3, #4
   1cf40:	beq	1cef8 <fputs@plt+0xbe30>
   1cf44:	bl	110bc <__errno_location@plt>
   1cf48:	ldr	r3, [sp, #48]	; 0x30
   1cf4c:	ldr	r2, [r0]
   1cf50:	str	r2, [r3]
   1cf54:	mov	r0, r5
   1cf58:	add	sp, sp, #8
   1cf5c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1cf60:	mvn	r5, #0
   1cf64:	b	1cf44 <fputs@plt+0xbe7c>
   1cf68:	andeq	fp, r8, r0, lsr #2
   1cf6c:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   1cf70:	rev	r2, r2
   1cf74:	ldr	r5, [sp, #32]
   1cf78:	rev	r1, r1
   1cf7c:	mov	r4, r0
   1cf80:	str	r1, [r5]
   1cf84:	str	r2, [r5, #4]
   1cf88:	ldr	r2, [r0, #104]	; 0x68
   1cf8c:	add	r0, r5, #8
   1cf90:	cmp	r2, #0
   1cf94:	bne	1d010 <fputs@plt+0xbf48>
   1cf98:	mov	r8, r3
   1cf9c:	mov	r3, r4
   1cfa0:	mov	r2, r0
   1cfa4:	ldr	r0, [r3, #84]!	; 0x54
   1cfa8:	add	r7, r4, #76	; 0x4c
   1cfac:	ldr	r1, [r3, #4]
   1cfb0:	mov	r3, r7
   1cfb4:	stmia	r2!, {r0, r1}
   1cfb8:	ldrb	r6, [r4, #65]	; 0x41
   1cfbc:	clz	r6, r6
   1cfc0:	lsr	r6, r6, #5
   1cfc4:	mov	r1, r5
   1cfc8:	mov	r0, r6
   1cfcc:	str	r7, [sp]
   1cfd0:	mov	r2, #8
   1cfd4:	bl	15950 <fputs@plt+0x4888>
   1cfd8:	mov	r3, r7
   1cfdc:	str	r7, [sp]
   1cfe0:	ldr	r2, [r4, #36]	; 0x24
   1cfe4:	mov	r1, r8
   1cfe8:	mov	r0, r6
   1cfec:	bl	15950 <fputs@plt+0x4888>
   1cff0:	ldr	r3, [r4, #76]	; 0x4c
   1cff4:	rev	r3, r3
   1cff8:	str	r3, [r5, #16]
   1cffc:	ldr	r3, [r4, #80]	; 0x50
   1d000:	rev	r3, r3
   1d004:	str	r3, [r5, #20]
   1d008:	add	sp, sp, #8
   1d00c:	pop	{r4, r5, r6, r7, r8, pc}
   1d010:	mov	r2, #16
   1d014:	mov	r1, #0
   1d018:	add	sp, sp, #8
   1d01c:	pop	{r4, r5, r6, r7, r8, lr}
   1d020:	b	10eac <memset@plt>
   1d024:	push	{r4, r5, r6, r7, r8, lr}
   1d028:	sub	sp, sp, #32
   1d02c:	ldr	r5, [r1, #4]
   1d030:	ldrd	r6, [sp, #56]	; 0x38
   1d034:	add	r8, sp, #8
   1d038:	str	r8, [sp]
   1d03c:	mov	r4, r0
   1d040:	mov	r3, r5
   1d044:	ldr	r1, [r1, #20]
   1d048:	ldr	r0, [r0]
   1d04c:	bl	1cf6c <fputs@plt+0xbea4>
   1d050:	strd	r6, [sp]
   1d054:	mov	r2, #24
   1d058:	mov	r1, r8
   1d05c:	mov	r0, r4
   1d060:	bl	15abc <fputs@plt+0x49f4>
   1d064:	cmp	r0, #0
   1d068:	bne	1d088 <fputs@plt+0xbfc0>
   1d06c:	adds	r6, r6, #24
   1d070:	adc	r7, r7, #0
   1d074:	ldr	r2, [r4, #20]
   1d078:	strd	r6, [sp]
   1d07c:	mov	r1, r5
   1d080:	mov	r0, r4
   1d084:	bl	15abc <fputs@plt+0x49f4>
   1d088:	add	sp, sp, #32
   1d08c:	pop	{r4, r5, r6, r7, r8, pc}
   1d090:	mov	r0, #0
   1d094:	bx	lr
   1d098:	cmp	r0, #13
   1d09c:	beq	1d0dc <fputs@plt+0xc014>
   1d0a0:	bgt	1d0c4 <fputs@plt+0xbffc>
   1d0a4:	cmp	r0, #4
   1d0a8:	beq	1d0dc <fputs@plt+0xc014>
   1d0ac:	cmp	r0, #11
   1d0b0:	beq	1d0dc <fputs@plt+0xc014>
   1d0b4:	cmp	r0, #1
   1d0b8:	beq	1d0e4 <fputs@plt+0xc01c>
   1d0bc:	ldr	r0, [pc, #40]	; 1d0ec <fputs@plt+0xc024>
   1d0c0:	bx	lr
   1d0c4:	cmp	r0, #37	; 0x25
   1d0c8:	beq	1d0dc <fputs@plt+0xc014>
   1d0cc:	cmp	r0, #110	; 0x6e
   1d0d0:	beq	1d0dc <fputs@plt+0xc014>
   1d0d4:	cmp	r0, #16
   1d0d8:	bne	1d0bc <fputs@plt+0xbff4>
   1d0dc:	mov	r0, #5
   1d0e0:	bx	lr
   1d0e4:	mov	r0, #3
   1d0e8:	bx	lr
   1d0ec:	andeq	r0, r0, sl, lsl #30
   1d0f0:	push	{r4, r5, r6, lr}
   1d0f4:	mov	r4, r0
   1d0f8:	mov	r5, r1
   1d0fc:	ldrb	r3, [r4, #16]
   1d100:	ldr	r0, [r0, #24]
   1d104:	cmp	r3, #0
   1d108:	beq	1d120 <fputs@plt+0xc058>
   1d10c:	strb	r1, [r4, #16]
   1d110:	mov	r1, #0
   1d114:	bl	11074 <utimes@plt>
   1d118:	mov	r0, #0
   1d11c:	pop	{r4, r5, r6, pc}
   1d120:	ldr	r3, [pc, #68]	; 1d16c <fputs@plt+0xc0a4>
   1d124:	ldr	r1, [pc, #68]	; 1d170 <fputs@plt+0xc0a8>
   1d128:	ldr	r3, [r3, #492]	; 0x1ec
   1d12c:	blx	r3
   1d130:	cmp	r0, #0
   1d134:	bge	1d15c <fputs@plt+0xc094>
   1d138:	bl	110bc <__errno_location@plt>
   1d13c:	ldr	r3, [r0]
   1d140:	cmp	r3, #17
   1d144:	beq	1d164 <fputs@plt+0xc09c>
   1d148:	mov	r0, r3
   1d14c:	bl	1d098 <fputs@plt+0xbfd0>
   1d150:	cmp	r0, #5
   1d154:	strne	r3, [r4, #20]
   1d158:	pop	{r4, r5, r6, pc}
   1d15c:	strb	r5, [r4, #16]
   1d160:	pop	{r4, r5, r6, pc}
   1d164:	mov	r0, #5
   1d168:	pop	{r4, r5, r6, pc}
   1d16c:	andeq	fp, r8, r0, lsr #2
   1d170:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1d174:	push	{r4, r5, r6, r7, r8, r9, lr}
   1d178:	sub	sp, sp, #36	; 0x24
   1d17c:	ldrb	r2, [r0, #16]
   1d180:	cmp	r2, r1
   1d184:	bge	1d1e8 <fputs@plt+0xc120>
   1d188:	ldr	r7, [r0, #8]
   1d18c:	ldrb	r3, [r7, #20]
   1d190:	cmp	r2, r3
   1d194:	beq	1d1b4 <fputs@plt+0xc0ec>
   1d198:	cmp	r3, #2
   1d19c:	cmpls	r1, #1
   1d1a0:	beq	1d1bc <fputs@plt+0xc0f4>
   1d1a4:	mov	r4, #5
   1d1a8:	mov	r0, r4
   1d1ac:	add	sp, sp, #36	; 0x24
   1d1b0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1d1b4:	cmp	r1, #1
   1d1b8:	bne	1d1f0 <fputs@plt+0xc128>
   1d1bc:	sub	r3, r3, #1
   1d1c0:	cmp	r3, #1
   1d1c4:	bhi	1d1f0 <fputs@plt+0xc128>
   1d1c8:	mov	r3, #1
   1d1cc:	strb	r3, [r0, #16]
   1d1d0:	ldr	r3, [r7, #16]
   1d1d4:	add	r3, r3, #1
   1d1d8:	str	r3, [r7, #16]
   1d1dc:	ldr	r3, [r7, #32]
   1d1e0:	add	r3, r3, #1
   1d1e4:	str	r3, [r7, #32]
   1d1e8:	mov	r4, #0
   1d1ec:	b	1d1a8 <fputs@plt+0xc0e0>
   1d1f0:	mov	r5, r1
   1d1f4:	mov	r6, r0
   1d1f8:	mov	r1, #0
   1d1fc:	mov	r0, #1
   1d200:	mov	r3, #0
   1d204:	cmp	r5, #1
   1d208:	strd	r0, [sp, #16]
   1d20c:	strh	r3, [sp, #2]
   1d210:	beq	1d220 <fputs@plt+0xc158>
   1d214:	cmp	r2, #2
   1d218:	cmpls	r5, #4
   1d21c:	bne	1d348 <fputs@plt+0xc280>
   1d220:	ldr	r8, [pc, #464]	; 1d3f8 <fputs@plt+0xc330>
   1d224:	subs	r3, r5, #1
   1d228:	movne	r3, #1
   1d22c:	ldr	r2, [r8, #608]	; 0x260
   1d230:	strh	r3, [sp]
   1d234:	mov	r1, sp
   1d238:	asr	r3, r2, #31
   1d23c:	mov	r0, r6
   1d240:	strd	r2, [sp, #8]
   1d244:	bl	1a708 <fputs@plt+0x9640>
   1d248:	cmp	r0, #0
   1d24c:	beq	1d270 <fputs@plt+0xc1a8>
   1d250:	bl	110bc <__errno_location@plt>
   1d254:	ldr	r3, [r0]
   1d258:	mov	r0, r3
   1d25c:	bl	1d098 <fputs@plt+0xbfd0>
   1d260:	cmp	r0, #5
   1d264:	mov	r4, r0
   1d268:	strne	r3, [r6, #20]
   1d26c:	b	1d1a8 <fputs@plt+0xc0e0>
   1d270:	cmp	r5, #1
   1d274:	bne	1d348 <fputs@plt+0xc280>
   1d278:	ldr	r2, [r8, #608]	; 0x260
   1d27c:	mov	r1, sp
   1d280:	add	r2, r2, #2
   1d284:	mov	r0, r6
   1d288:	asr	r3, r2, #31
   1d28c:	strd	r2, [sp, #8]
   1d290:	ldr	r2, [pc, #356]	; 1d3fc <fputs@plt+0xc334>
   1d294:	mov	r3, #0
   1d298:	strd	r2, [sp, #16]
   1d29c:	bl	1a708 <fputs@plt+0x9640>
   1d2a0:	subs	r4, r0, #0
   1d2a4:	moveq	r9, r4
   1d2a8:	beq	1d2c0 <fputs@plt+0xc1f8>
   1d2ac:	bl	110bc <__errno_location@plt>
   1d2b0:	ldr	r9, [r0]
   1d2b4:	mov	r0, r9
   1d2b8:	bl	1d098 <fputs@plt+0xbfd0>
   1d2bc:	mov	r4, r0
   1d2c0:	ldr	r2, [r8, #608]	; 0x260
   1d2c4:	mov	r1, sp
   1d2c8:	mov	r0, r6
   1d2cc:	asr	r3, r2, #31
   1d2d0:	strd	r2, [sp, #8]
   1d2d4:	mov	r2, #1
   1d2d8:	mov	r3, #0
   1d2dc:	strd	r2, [sp, #16]
   1d2e0:	mov	r3, #2
   1d2e4:	strh	r3, [sp]
   1d2e8:	bl	1a708 <fputs@plt+0x9640>
   1d2ec:	cmp	r0, #0
   1d2f0:	beq	1d310 <fputs@plt+0xc248>
   1d2f4:	cmp	r4, #0
   1d2f8:	bne	1d318 <fputs@plt+0xc250>
   1d2fc:	bl	110bc <__errno_location@plt>
   1d300:	ldr	r4, [pc, #248]	; 1d400 <fputs@plt+0xc338>
   1d304:	ldr	r9, [r0]
   1d308:	str	r9, [r6, #20]
   1d30c:	b	1d1a8 <fputs@plt+0xc0e0>
   1d310:	cmp	r4, #0
   1d314:	beq	1d324 <fputs@plt+0xc25c>
   1d318:	cmp	r4, #5
   1d31c:	beq	1d1a4 <fputs@plt+0xc0dc>
   1d320:	b	1d308 <fputs@plt+0xc240>
   1d324:	ldr	r3, [r7, #32]
   1d328:	add	r3, r3, #1
   1d32c:	str	r3, [r7, #32]
   1d330:	mov	r3, #1
   1d334:	str	r3, [r7, #16]
   1d338:	uxtb	r5, r5
   1d33c:	strb	r5, [r6, #16]
   1d340:	strb	r5, [r7, #20]
   1d344:	b	1d1e8 <fputs@plt+0xc120>
   1d348:	cmp	r5, #4
   1d34c:	bne	1d360 <fputs@plt+0xc298>
   1d350:	ldr	r3, [r7, #16]
   1d354:	cmp	r3, #1
   1d358:	movgt	r4, #5
   1d35c:	bgt	1d3d4 <fputs@plt+0xc30c>
   1d360:	mov	r3, #1
   1d364:	strh	r3, [sp]
   1d368:	ldr	r3, [pc, #136]	; 1d3f8 <fputs@plt+0xc330>
   1d36c:	cmp	r5, #2
   1d370:	ldr	r2, [r3, #608]	; 0x260
   1d374:	bne	1d3e4 <fputs@plt+0xc31c>
   1d378:	add	r2, r2, #1
   1d37c:	asr	r3, r2, #31
   1d380:	strd	r2, [sp, #8]
   1d384:	mov	r2, #1
   1d388:	mov	r3, #0
   1d38c:	mov	r1, sp
   1d390:	mov	r0, r6
   1d394:	strd	r2, [sp, #16]
   1d398:	bl	1a708 <fputs@plt+0x9640>
   1d39c:	cmp	r0, #0
   1d3a0:	beq	1d338 <fputs@plt+0xc270>
   1d3a4:	bl	110bc <__errno_location@plt>
   1d3a8:	ldr	r3, [r0]
   1d3ac:	mov	r0, r3
   1d3b0:	bl	1d098 <fputs@plt+0xbfd0>
   1d3b4:	cmp	r0, #5
   1d3b8:	mov	r4, r0
   1d3bc:	beq	1d3cc <fputs@plt+0xc304>
   1d3c0:	cmp	r0, #0
   1d3c4:	str	r3, [r6, #20]
   1d3c8:	beq	1d338 <fputs@plt+0xc270>
   1d3cc:	cmp	r5, #4
   1d3d0:	bne	1d1a8 <fputs@plt+0xc0e0>
   1d3d4:	mov	r3, #3
   1d3d8:	strb	r3, [r6, #16]
   1d3dc:	strb	r3, [r7, #20]
   1d3e0:	b	1d1a8 <fputs@plt+0xc0e0>
   1d3e4:	add	r2, r2, #2
   1d3e8:	asr	r3, r2, #31
   1d3ec:	strd	r2, [sp, #8]
   1d3f0:	ldr	r2, [pc, #4]	; 1d3fc <fputs@plt+0xc334>
   1d3f4:	b	1d388 <fputs@plt+0xc2c0>
   1d3f8:	andeq	fp, r8, r0, lsr #2
   1d3fc:	strdeq	r0, [r0], -lr
   1d400:	andeq	r0, r0, sl, lsl #16
   1d404:	mov	r0, #0
   1d408:	bx	lr
   1d40c:	mov	r0, #0
   1d410:	bx	lr
   1d414:	bx	lr
   1d418:	push	{r4, r5, r6, r7, r8, r9, lr}
   1d41c:	sub	sp, sp, #20
   1d420:	mov	r4, r0
   1d424:	ldrd	r6, [sp, #48]	; 0x30
   1d428:	mov	r8, r1
   1d42c:	mov	r5, r2
   1d430:	add	r9, r0, #20
   1d434:	stmib	sp, {r5, r9}
   1d438:	str	r8, [sp]
   1d43c:	mov	r2, r6
   1d440:	mov	r3, r7
   1d444:	ldr	r0, [r4, #12]
   1d448:	bl	1ced4 <fputs@plt+0xbe0c>
   1d44c:	cmp	r5, r0
   1d450:	ble	1d498 <fputs@plt+0xc3d0>
   1d454:	cmp	r0, #0
   1d458:	bgt	1d484 <fputs@plt+0xc3bc>
   1d45c:	beq	1d470 <fputs@plt+0xc3a8>
   1d460:	ldr	r3, [r4, #20]
   1d464:	cmp	r3, #28
   1d468:	ldrne	r0, [pc, #48]	; 1d4a0 <fputs@plt+0xc3d8>
   1d46c:	bne	1d47c <fputs@plt+0xc3b4>
   1d470:	mov	r0, #13
   1d474:	mov	r3, #0
   1d478:	str	r3, [r4, #20]
   1d47c:	add	sp, sp, #20
   1d480:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1d484:	adds	r6, r6, r0
   1d488:	sub	r5, r5, r0
   1d48c:	adc	r7, r7, r0, asr #31
   1d490:	add	r8, r8, r0
   1d494:	b	1d434 <fputs@plt+0xc36c>
   1d498:	mov	r0, #0
   1d49c:	b	1d47c <fputs@plt+0xc3b4>
   1d4a0:	andeq	r0, r0, sl, lsl #6
   1d4a4:	ldr	r2, [r0, #32]
   1d4a8:	ldr	r3, [r0, #24]
   1d4ac:	sub	ip, r2, #1
   1d4b0:	push	{r4, lr}
   1d4b4:	str	ip, [r3, #96]	; 0x60
   1d4b8:	bl	162ac <fputs@plt+0x51e4>
   1d4bc:	str	r2, [r0, #8]
   1d4c0:	pop	{r4, pc}
   1d4c4:	cmp	r0, #0
   1d4c8:	beq	1d4e4 <fputs@plt+0xc41c>
   1d4cc:	ldr	r3, [r0, #288]	; 0x120
   1d4d0:	cmp	r3, r1
   1d4d4:	bhi	1d4e4 <fputs@plt+0xc41c>
   1d4d8:	ldr	r3, [r0, #292]	; 0x124
   1d4dc:	cmp	r3, r1
   1d4e0:	bhi	1d4f4 <fputs@plt+0xc42c>
   1d4e4:	ldr	r3, [pc, #20]	; 1d500 <fputs@plt+0xc438>
   1d4e8:	mov	r0, r1
   1d4ec:	ldr	r3, [r3, #52]	; 0x34
   1d4f0:	bx	r3
   1d4f4:	add	r0, r0, #260	; 0x104
   1d4f8:	ldrh	r0, [r0]
   1d4fc:	bx	lr
   1d500:	andeq	fp, r8, r0, lsr #2
   1d504:	push	{r4, lr}
   1d508:	mov	r4, r0
   1d50c:	bl	1d4c4 <fputs@plt+0xc3fc>
   1d510:	ldr	r2, [r4, #456]	; 0x1c8
   1d514:	ldr	r3, [r2]
   1d518:	add	r0, r3, r0
   1d51c:	str	r0, [r2]
   1d520:	pop	{r4, pc}
   1d524:	subs	r2, r1, #0
   1d528:	bxeq	lr
   1d52c:	cmp	r0, #0
   1d530:	beq	1d55c <fputs@plt+0xc494>
   1d534:	ldr	ip, [r0, #456]	; 0x1c8
   1d538:	cmp	ip, #0
   1d53c:	beq	1d544 <fputs@plt+0xc47c>
   1d540:	b	1d504 <fputs@plt+0xc43c>
   1d544:	ldr	r1, [r0, #288]	; 0x120
   1d548:	cmp	r1, r2
   1d54c:	bhi	1d55c <fputs@plt+0xc494>
   1d550:	ldr	r1, [r0, #292]	; 0x124
   1d554:	cmp	r1, r2
   1d558:	bhi	1d564 <fputs@plt+0xc49c>
   1d55c:	mov	r0, r2
   1d560:	b	1a014 <fputs@plt+0x8f4c>
   1d564:	ldr	r1, [r0, #284]	; 0x11c
   1d568:	str	r1, [r2]
   1d56c:	str	r2, [r0, #284]	; 0x11c
   1d570:	ldr	r2, [r0, #264]	; 0x108
   1d574:	sub	r2, r2, #1
   1d578:	str	r2, [r0, #264]	; 0x108
   1d57c:	bx	lr
   1d580:	push	{r4, lr}
   1d584:	mov	r4, r0
   1d588:	ldrb	r3, [r0, #25]
   1d58c:	tst	r3, #4
   1d590:	beq	1d5ac <fputs@plt+0xc4e4>
   1d594:	ldr	r1, [r0, #8]
   1d598:	ldr	r0, [r0]
   1d59c:	bl	1d524 <fputs@plt+0xc45c>
   1d5a0:	ldrb	r3, [r4, #25]
   1d5a4:	bic	r3, r3, #4
   1d5a8:	strb	r3, [r4, #25]
   1d5ac:	mov	r3, #0
   1d5b0:	str	r3, [r4, #8]
   1d5b4:	pop	{r4, pc}
   1d5b8:	ldrb	r3, [r0, #89]	; 0x59
   1d5bc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1d5c0:	mov	r6, r1
   1d5c4:	ldr	r5, [r0, #24]
   1d5c8:	orr	r3, r3, #32
   1d5cc:	bic	r3, r3, #64	; 0x40
   1d5d0:	ldr	r4, [r1]
   1d5d4:	ldr	r2, [r0, #32]
   1d5d8:	ldr	r1, [r5, #120]	; 0x78
   1d5dc:	strb	r3, [r0, #89]	; 0x59
   1d5e0:	ldr	r3, [r0, #4]
   1d5e4:	ldr	r8, [pc, #260]	; 1d6f0 <fputs@plt+0xc628>
   1d5e8:	ldr	r9, [pc, #260]	; 1d6f4 <fputs@plt+0xc62c>
   1d5ec:	ldr	sl, [pc, #260]	; 1d6f8 <fputs@plt+0xc630>
   1d5f0:	sub	r2, r2, #1
   1d5f4:	add	r3, r3, #20
   1d5f8:	mvn	r7, #18
   1d5fc:	cmp	r2, #0
   1d600:	bge	1d620 <fputs@plt+0xc558>
   1d604:	ldr	r0, [r0]
   1d608:	bl	1d524 <fputs@plt+0xc45c>
   1d60c:	mov	r3, #0
   1d610:	str	r3, [r5, #120]	; 0x78
   1d614:	str	r3, [r5, #116]	; 0x74
   1d618:	str	r4, [r6]
   1d61c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1d620:	ldrb	ip, [r3, #-20]	; 0xffffffec
   1d624:	cmp	ip, #12
   1d628:	ldrls	pc, [pc, ip, lsl #2]
   1d62c:	b	1d684 <fputs@plt+0xc5bc>
   1d630:	andeq	sp, r1, r8, ror r6
   1d634:	andeq	sp, r1, r8, ror r6
   1d638:	andeq	sp, r1, r4, ror #12
   1d63c:	ldrdeq	sp, [r1], -ip
   1d640:	andeq	sp, r1, r8, ror #13
   1d644:	ldrdeq	sp, [r1], -ip
   1d648:	andeq	sp, r1, r8, ror #13
   1d64c:	ldrdeq	sp, [r1], -ip
   1d650:			; <UNDEFINED> instruction: 0x0001d6b8
   1d654:			; <UNDEFINED> instruction: 0x0001d6b8
   1d658:			; <UNDEFINED> instruction: 0x0001d6b8
   1d65c:	ldrdeq	sp, [r1], -r4
   1d660:	andeq	sp, r1, r4, asr #13
   1d664:	ldr	lr, [r3, #-12]
   1d668:	cmp	lr, #0
   1d66c:	ldrbne	lr, [r0, #89]	; 0x59
   1d670:	bicne	lr, lr, #32
   1d674:	strbne	lr, [r0, #89]	; 0x59
   1d678:	ldrb	lr, [r0, #89]	; 0x59
   1d67c:	orr	lr, lr, #64	; 0x40
   1d680:	strb	lr, [r0, #89]	; 0x59
   1d684:	add	ip, sl, ip
   1d688:	ldrb	ip, [ip, #2756]	; 0xac4
   1d68c:	tst	ip, #1
   1d690:	strb	ip, [r3, #-18]	; 0xffffffee
   1d694:	beq	1d6ac <fputs@plt+0xc5e4>
   1d698:	ldr	ip, [r3, #-12]
   1d69c:	cmp	ip, #0
   1d6a0:	mvnlt	ip, ip
   1d6a4:	ldrlt	ip, [r1, ip, lsl #2]
   1d6a8:	strlt	ip, [r3, #-12]
   1d6ac:	sub	r2, r2, #1
   1d6b0:	add	r3, r3, #20
   1d6b4:	b	1d5fc <fputs@plt+0xc534>
   1d6b8:	ldrb	lr, [r0, #89]	; 0x59
   1d6bc:	and	lr, lr, #223	; 0xdf
   1d6c0:	b	1d67c <fputs@plt+0xc5b4>
   1d6c4:	ldr	lr, [r3, #-12]
   1d6c8:	cmp	r4, lr
   1d6cc:	movlt	r4, lr
   1d6d0:	b	1d684 <fputs@plt+0xc5bc>
   1d6d4:	ldr	lr, [r3, #-36]	; 0xffffffdc
   1d6d8:	b	1d6c8 <fputs@plt+0xc600>
   1d6dc:	str	r9, [r3, #-4]
   1d6e0:	strb	r7, [r3, #-19]	; 0xffffffed
   1d6e4:	b	1d684 <fputs@plt+0xc5bc>
   1d6e8:	str	r8, [r3, #-4]
   1d6ec:	b	1d6e0 <fputs@plt+0xc618>
   1d6f0:	muleq	r4, ip, r7
   1d6f4:	andeq	r3, r4, ip, asr #18
   1d6f8:			; <UNDEFINED> instruction: 0x00072ab8
   1d6fc:	push	{r4, r5, r6, r7, r8, lr}
   1d700:	mov	r7, r0
   1d704:	mov	r5, r1
   1d708:	mov	r6, r2
   1d70c:	mov	r8, r3
   1d710:	ldr	r4, [r5]
   1d714:	cmp	r4, #0
   1d718:	bne	1d720 <fputs@plt+0xc658>
   1d71c:	pop	{r4, r5, r6, r7, r8, pc}
   1d720:	cmp	r6, #0
   1d724:	blt	1d74c <fputs@plt+0xc684>
   1d728:	ldr	r3, [r4]
   1d72c:	cmp	r6, r3
   1d730:	bne	1d778 <fputs@plt+0xc6b0>
   1d734:	ldr	r3, [r4, #4]
   1d738:	cmp	r3, #31
   1d73c:	bgt	1d74c <fputs@plt+0xc684>
   1d740:	lsr	r3, r8, r3
   1d744:	tst	r3, #1
   1d748:	bne	1d778 <fputs@plt+0xc6b0>
   1d74c:	ldr	r3, [r4, #12]
   1d750:	cmp	r3, #0
   1d754:	beq	1d760 <fputs@plt+0xc698>
   1d758:	ldr	r0, [r4, #8]
   1d75c:	blx	r3
   1d760:	ldr	r3, [r4, #16]
   1d764:	mov	r1, r4
   1d768:	str	r3, [r5]
   1d76c:	mov	r0, r7
   1d770:	bl	1d524 <fputs@plt+0xc45c>
   1d774:	b	1d710 <fputs@plt+0xc648>
   1d778:	add	r5, r4, #16
   1d77c:	b	1d710 <fputs@plt+0xc648>
   1d780:	mov	r1, r0
   1d784:	ldr	r0, [r0, #52]	; 0x34
   1d788:	b	1d524 <fputs@plt+0xc45c>
   1d78c:	push	{r4, r5, r6, lr}
   1d790:	subs	r4, r1, #0
   1d794:	movne	r5, r0
   1d798:	movne	r6, #0
   1d79c:	bne	1d7b8 <fputs@plt+0xc6f0>
   1d7a0:	pop	{r4, r5, r6, pc}
   1d7a4:	ldr	r3, [r4]
   1d7a8:	mov	r0, r5
   1d7ac:	ldr	r1, [r3, r6, lsl #3]
   1d7b0:	bl	1d524 <fputs@plt+0xc45c>
   1d7b4:	add	r6, r6, #1
   1d7b8:	ldr	r3, [r4, #4]
   1d7bc:	cmp	r6, r3
   1d7c0:	blt	1d7a4 <fputs@plt+0xc6dc>
   1d7c4:	ldr	r1, [r4]
   1d7c8:	mov	r0, r5
   1d7cc:	bl	1d524 <fputs@plt+0xc45c>
   1d7d0:	mov	r1, r4
   1d7d4:	mov	r0, r5
   1d7d8:	pop	{r4, r5, r6, lr}
   1d7dc:	b	1d524 <fputs@plt+0xc45c>
   1d7e0:	subs	r1, r0, #0
   1d7e4:	bxeq	lr
   1d7e8:	ldr	r0, [r1]
   1d7ec:	sub	r0, r0, #1
   1d7f0:	cmp	r0, #0
   1d7f4:	str	r0, [r1]
   1d7f8:	bxne	lr
   1d7fc:	b	1d524 <fputs@plt+0xc45c>
   1d800:	ldr	r3, [r0, #12]
   1d804:	push	{r4, r5, r6, lr}
   1d808:	sub	r3, r3, #1
   1d80c:	cmp	r3, #0
   1d810:	ldr	r5, [r0]
   1d814:	str	r3, [r0, #12]
   1d818:	popne	{r4, r5, r6, pc}
   1d81c:	mov	r4, r0
   1d820:	ldr	r0, [r0, #8]
   1d824:	cmp	r0, #0
   1d828:	beq	1d838 <fputs@plt+0xc770>
   1d82c:	ldr	r3, [r0]
   1d830:	ldr	r3, [r3, #16]
   1d834:	blx	r3
   1d838:	mov	r1, r4
   1d83c:	mov	r0, r5
   1d840:	pop	{r4, r5, r6, lr}
   1d844:	b	1d524 <fputs@plt+0xc45c>
   1d848:	ldr	r3, [r1, #56]	; 0x38
   1d84c:	add	r2, r1, #56	; 0x38
   1d850:	cmp	r3, #0
   1d854:	bne	1d85c <fputs@plt+0xc794>
   1d858:	bx	lr
   1d85c:	ldr	r1, [r3]
   1d860:	cmp	r1, r0
   1d864:	bne	1d878 <fputs@plt+0xc7b0>
   1d868:	ldr	r1, [r3, #24]
   1d86c:	mov	r0, r3
   1d870:	str	r1, [r2]
   1d874:	b	1d800 <fputs@plt+0xc738>
   1d878:	add	r2, r3, #24
   1d87c:	ldr	r3, [r3, #24]
   1d880:	b	1d850 <fputs@plt+0xc788>
   1d884:	ldr	r1, [r0, #344]	; 0x158
   1d888:	mov	r2, #0
   1d88c:	cmp	r1, r2
   1d890:	str	r2, [r0, #344]	; 0x158
   1d894:	bxeq	lr
   1d898:	push	{r4, lr}
   1d89c:	bl	1639c <fputs@plt+0x52d4>
   1d8a0:	ldr	r4, [r1, #24]
   1d8a4:	mov	r0, r1
   1d8a8:	bl	1d800 <fputs@plt+0xc738>
   1d8ac:	subs	r1, r4, #0
   1d8b0:	bne	1d8a0 <fputs@plt+0xc7d8>
   1d8b4:	pop	{r4, pc}
   1d8b8:	push	{r4, r5, r6, lr}
   1d8bc:	subs	r6, r0, #0
   1d8c0:	mov	r4, r1
   1d8c4:	beq	1d8d4 <fputs@plt+0xc80c>
   1d8c8:	ldr	r3, [r6, #456]	; 0x1c8
   1d8cc:	cmp	r3, #0
   1d8d0:	bne	1d8e0 <fputs@plt+0xc818>
   1d8d4:	add	r1, r4, #56	; 0x38
   1d8d8:	mov	r0, #0
   1d8dc:	bl	1c004 <fputs@plt+0xaf3c>
   1d8e0:	ldr	r3, [r4, #52]	; 0x34
   1d8e4:	cmp	r3, #0
   1d8e8:	movne	r5, #0
   1d8ec:	bne	1d910 <fputs@plt+0xc848>
   1d8f0:	pop	{r4, r5, r6, pc}
   1d8f4:	cmp	r5, #1
   1d8f8:	beq	1d90c <fputs@plt+0xc844>
   1d8fc:	ldr	r3, [r4, #52]	; 0x34
   1d900:	mov	r0, r6
   1d904:	ldr	r1, [r3, r5, lsl #2]
   1d908:	bl	1d524 <fputs@plt+0xc45c>
   1d90c:	add	r5, r5, #1
   1d910:	ldr	r3, [r4, #48]	; 0x30
   1d914:	cmp	r5, r3
   1d918:	blt	1d8f4 <fputs@plt+0xc82c>
   1d91c:	ldr	r1, [r4, #52]	; 0x34
   1d920:	mov	r0, r6
   1d924:	pop	{r4, r5, r6, lr}
   1d928:	b	1d524 <fputs@plt+0xc45c>
   1d92c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1d930:	ldr	r6, [r0, #340]	; 0x154
   1d934:	cmp	r6, #0
   1d938:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1d93c:	mov	r4, #0
   1d940:	mov	r7, r1
   1d944:	mov	r5, r0
   1d948:	mov	r9, r4
   1d94c:	str	r4, [r0, #340]	; 0x154
   1d950:	ldr	r3, [r5, #316]	; 0x13c
   1d954:	cmp	r4, r3
   1d958:	blt	1d974 <fputs@plt+0xc8ac>
   1d95c:	mov	r1, r6
   1d960:	mov	r0, r5
   1d964:	bl	1d524 <fputs@plt+0xc45c>
   1d968:	mov	r3, #0
   1d96c:	str	r3, [r5, #316]	; 0x13c
   1d970:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1d974:	ldr	r8, [r6, r4, lsl #2]
   1d978:	ldr	r0, [r8, #8]
   1d97c:	cmp	r0, #0
   1d980:	beq	1d998 <fputs@plt+0xc8d0>
   1d984:	ldr	r3, [r0]
   1d988:	ldr	r3, [r3, r7]
   1d98c:	cmp	r3, #0
   1d990:	beq	1d998 <fputs@plt+0xc8d0>
   1d994:	blx	r3
   1d998:	str	r9, [r8, #20]
   1d99c:	mov	r0, r8
   1d9a0:	bl	1d800 <fputs@plt+0xc738>
   1d9a4:	add	r4, r4, #1
   1d9a8:	b	1d950 <fputs@plt+0xc888>
   1d9ac:	ldr	r3, [r1, #36]	; 0x24
   1d9b0:	tst	r3, #17408	; 0x4400
   1d9b4:	bxeq	lr
   1d9b8:	tst	r3, #1024	; 0x400
   1d9bc:	push	{r4, r5, r6, lr}
   1d9c0:	mov	r4, r1
   1d9c4:	mov	r5, r0
   1d9c8:	beq	1d9f0 <fputs@plt+0xc928>
   1d9cc:	ldrb	r2, [r1, #28]
   1d9d0:	cmp	r2, #0
   1d9d4:	beq	1d9f0 <fputs@plt+0xc928>
   1d9d8:	ldr	r0, [r1, #32]
   1d9dc:	bl	1a014 <fputs@plt+0x8f4c>
   1d9e0:	mov	r3, #0
   1d9e4:	strb	r3, [r4, #28]
   1d9e8:	str	r3, [r4, #32]
   1d9ec:	pop	{r4, r5, r6, pc}
   1d9f0:	tst	r3, #16384	; 0x4000
   1d9f4:	popeq	{r4, r5, r6, pc}
   1d9f8:	ldr	r3, [r4, #28]
   1d9fc:	cmp	r3, #0
   1da00:	popeq	{r4, r5, r6, pc}
   1da04:	ldr	r1, [r3, #16]
   1da08:	mov	r0, r5
   1da0c:	bl	1d524 <fputs@plt+0xc45c>
   1da10:	ldr	r1, [r4, #28]
   1da14:	mov	r0, r5
   1da18:	bl	1d524 <fputs@plt+0xc45c>
   1da1c:	mov	r3, #0
   1da20:	str	r3, [r4, #28]
   1da24:	pop	{r4, r5, r6, pc}
   1da28:	push	{r4, r5, r6, lr}
   1da2c:	mov	r4, r1
   1da30:	ldr	r1, [r1, #48]	; 0x30
   1da34:	add	r5, r4, #56	; 0x38
   1da38:	cmp	r1, r5
   1da3c:	mov	r6, r0
   1da40:	beq	1da48 <fputs@plt+0xc980>
   1da44:	bl	1d524 <fputs@plt+0xc45c>
   1da48:	mov	r1, r4
   1da4c:	mov	r0, r6
   1da50:	bl	1d9ac <fputs@plt+0xc8e4>
   1da54:	mov	r3, #0
   1da58:	mov	r2, #3
   1da5c:	str	r5, [r4, #48]	; 0x30
   1da60:	strh	r3, [r4, #40]	; 0x28
   1da64:	strh	r2, [r4, #44]	; 0x2c
   1da68:	str	r3, [r4, #36]	; 0x24
   1da6c:	pop	{r4, r5, r6, pc}
   1da70:	push	{r4, lr}
   1da74:	mov	r4, r0
   1da78:	ldr	r1, [r4, #424]	; 0x1a8
   1da7c:	cmp	r1, #0
   1da80:	bne	1da94 <fputs@plt+0xc9cc>
   1da84:	str	r1, [r4, #432]	; 0x1b0
   1da88:	str	r1, [r4, #436]	; 0x1b4
   1da8c:	strb	r1, [r4, #75]	; 0x4b
   1da90:	pop	{r4, pc}
   1da94:	ldr	r3, [r1, #24]
   1da98:	mov	r0, r4
   1da9c:	str	r3, [r4, #424]	; 0x1a8
   1daa0:	bl	1d524 <fputs@plt+0xc45c>
   1daa4:	b	1da78 <fputs@plt+0xc9b0>
   1daa8:	push	{r4, r5, r6, lr}
   1daac:	subs	r4, r1, #0
   1dab0:	popeq	{r4, r5, r6, pc}
   1dab4:	ldr	r3, [r4]
   1dab8:	sub	r3, r3, #1
   1dabc:	cmp	r3, #0
   1dac0:	str	r3, [r4]
   1dac4:	popne	{r4, r5, r6, pc}
   1dac8:	mov	r5, r0
   1dacc:	ldr	r3, [r4, #4]
   1dad0:	ldr	r0, [r4, #8]
   1dad4:	blx	r3
   1dad8:	mov	r1, r4
   1dadc:	mov	r0, r5
   1dae0:	pop	{r4, r5, r6, lr}
   1dae4:	b	1d524 <fputs@plt+0xc45c>
   1dae8:	push	{r4, r5, r6, r7, lr}
   1daec:	subs	r7, r1, #0
   1daf0:	sub	sp, sp, #76	; 0x4c
   1daf4:	moveq	r0, r7
   1daf8:	beq	1db98 <fputs@plt+0xcad0>
   1dafc:	ldr	r5, [r7, #16]
   1db00:	cmp	r5, #0
   1db04:	moveq	r0, r5
   1db08:	beq	1db98 <fputs@plt+0xcad0>
   1db0c:	mov	r4, r0
   1db10:	mov	r2, #32
   1db14:	mov	r1, #0
   1db18:	add	r6, sp, #32
   1db1c:	mov	r0, sp
   1db20:	bl	10eac <memset@plt>
   1db24:	mov	r2, #40	; 0x28
   1db28:	mov	r1, #0
   1db2c:	mov	r0, r6
   1db30:	bl	10eac <memset@plt>
   1db34:	mov	r3, #1
   1db38:	strh	r3, [sp, #40]	; 0x28
   1db3c:	ldr	r3, [r4, #32]
   1db40:	str	r6, [sp]
   1db44:	str	r3, [sp, #64]	; 0x40
   1db48:	str	r4, [sp, #8]
   1db4c:	str	r7, [sp, #4]
   1db50:	mov	r0, sp
   1db54:	blx	r5
   1db58:	ldr	r3, [r4, #24]
   1db5c:	cmp	r3, #0
   1db60:	ble	1db70 <fputs@plt+0xcaa8>
   1db64:	ldr	r1, [r4, #20]
   1db68:	ldr	r0, [r4, #32]
   1db6c:	bl	1d524 <fputs@plt+0xc45c>
   1db70:	add	r2, sp, #72	; 0x48
   1db74:	mov	r3, r6
   1db78:	add	r4, r4, #8
   1db7c:	ldm	r3!, {r0, r1}
   1db80:	cmp	r3, r2
   1db84:	str	r0, [r4, #-8]
   1db88:	str	r1, [r4, #-4]
   1db8c:	mov	r6, r3
   1db90:	bne	1db74 <fputs@plt+0xcaac>
   1db94:	ldr	r0, [sp, #20]
   1db98:	add	sp, sp, #76	; 0x4c
   1db9c:	pop	{r4, r5, r6, r7, pc}
   1dba0:	push	{r4, r5, r6, r7, r8, lr}
   1dba4:	mov	r6, #2
   1dba8:	mov	r5, r0
   1dbac:	mov	r7, r6
   1dbb0:	ldr	r3, [r5, #20]
   1dbb4:	cmp	r7, r3
   1dbb8:	blt	1dc04 <fputs@plt+0xcb3c>
   1dbbc:	cmp	r6, #2
   1dbc0:	str	r6, [r5, #20]
   1dbc4:	popne	{r4, r5, r6, r7, r8, pc}
   1dbc8:	ldr	r1, [r5, #16]
   1dbcc:	add	r4, r5, #392	; 0x188
   1dbd0:	cmp	r1, r4
   1dbd4:	popeq	{r4, r5, r6, r7, r8, pc}
   1dbd8:	mov	r3, r1
   1dbdc:	mov	r2, r4
   1dbe0:	add	r0, r1, #32
   1dbe4:	ldr	ip, [r3], #4
   1dbe8:	cmp	r3, r0
   1dbec:	str	ip, [r2], #4
   1dbf0:	bne	1dbe4 <fputs@plt+0xcb1c>
   1dbf4:	mov	r0, r5
   1dbf8:	bl	1d524 <fputs@plt+0xc45c>
   1dbfc:	str	r4, [r5, #16]
   1dc00:	pop	{r4, r5, r6, r7, r8, pc}
   1dc04:	ldr	r4, [r5, #16]
   1dc08:	add	r3, r4, r7, lsl #4
   1dc0c:	ldr	r8, [r3, #4]
   1dc10:	cmp	r8, #0
   1dc14:	bne	1dc30 <fputs@plt+0xcb68>
   1dc18:	ldr	r1, [r4, r7, lsl #4]
   1dc1c:	mov	r0, r5
   1dc20:	bl	1d524 <fputs@plt+0xc45c>
   1dc24:	str	r8, [r4, r7, lsl #4]
   1dc28:	add	r7, r7, #1
   1dc2c:	b	1dbb0 <fputs@plt+0xcae8>
   1dc30:	cmp	r7, r6
   1dc34:	addgt	ip, r4, r6, lsl #4
   1dc38:	ldmgt	r3, {r0, r1, r2, r3}
   1dc3c:	add	r6, r6, #1
   1dc40:	stmgt	ip, {r0, r1, r2, r3}
   1dc44:	b	1dc28 <fputs@plt+0xcb60>
   1dc48:	add	r3, r0, #124	; 0x7c
   1dc4c:	add	ip, r0, #324	; 0x144
   1dc50:	mov	r1, #0
   1dc54:	ldr	r2, [r3, #12]
   1dc58:	cmp	r2, #0
   1dc5c:	beq	1dcd8 <fputs@plt+0xcc10>
   1dc60:	ldrb	r2, [r3, #6]
   1dc64:	cmp	r2, #0
   1dc68:	beq	1dcd4 <fputs@plt+0xcc0c>
   1dc6c:	ldrb	r2, [r0, #19]
   1dc70:	cmp	r2, #7
   1dc74:	bhi	1dcd0 <fputs@plt+0xcc08>
   1dc78:	push	{lr}		; (str lr, [sp, #-4]!)
   1dc7c:	b	1dca4 <fputs@plt+0xcbdc>
   1dc80:	ldr	r2, [r3, #12]
   1dc84:	cmp	r2, #0
   1dc88:	beq	1dcc0 <fputs@plt+0xcbf8>
   1dc8c:	ldrb	r2, [r3, #6]
   1dc90:	cmp	r2, #0
   1dc94:	beq	1dcbc <fputs@plt+0xcbf4>
   1dc98:	ldrb	r2, [r0, #19]
   1dc9c:	cmp	r2, #7
   1dca0:	bhi	1dcb8 <fputs@plt+0xcbf0>
   1dca4:	add	lr, r2, #1
   1dca8:	strb	lr, [r0, #19]
   1dcac:	add	r2, r0, r2, lsl #2
   1dcb0:	ldr	lr, [r3, #12]
   1dcb4:	str	lr, [r2, #28]
   1dcb8:	strb	r1, [r3, #6]
   1dcbc:	str	r1, [r3, #12]
   1dcc0:	add	r3, r3, #20
   1dcc4:	cmp	r3, ip
   1dcc8:	bne	1dc80 <fputs@plt+0xcbb8>
   1dccc:	pop	{pc}		; (ldr pc, [sp], #4)
   1dcd0:	strb	r1, [r3, #6]
   1dcd4:	str	r1, [r3, #12]
   1dcd8:	add	r3, r3, #20
   1dcdc:	cmp	r3, ip
   1dce0:	bne	1dc54 <fputs@plt+0xcb8c>
   1dce4:	bx	lr
   1dce8:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1dcec:	mov	r9, r1
   1dcf0:	ldr	sl, [pc, #156]	; 1dd94 <fputs@plt+0xcccc>
   1dcf4:	ldr	r8, [pc, #156]	; 1dd98 <fputs@plt+0xccd0>
   1dcf8:	mov	r4, r0
   1dcfc:	mov	r7, #0
   1dd00:	cmp	r7, r9
   1dd04:	blt	1dd10 <fputs@plt+0xcc48>
   1dd08:	add	sp, sp, #12
   1dd0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1dd10:	ldr	fp, [r4, #20]
   1dd14:	mov	r0, fp
   1dd18:	bl	1839c <fputs@plt+0x72d4>
   1dd1c:	ldrb	r3, [fp]
   1dd20:	mov	r1, #23
   1dd24:	add	r3, sl, r3
   1dd28:	ldrb	r3, [r3, #64]	; 0x40
   1dd2c:	add	r0, r3, r0
   1dd30:	bl	700ec <fputs@plt+0x5f024>
   1dd34:	lsl	r6, r1, #2
   1dd38:	add	r3, r8, r6
   1dd3c:	ldr	r3, [r3, #248]	; 0xf8
   1dd40:	mov	r5, r3
   1dd44:	cmp	r5, #0
   1dd48:	addeq	r6, r8, r6
   1dd4c:	streq	r5, [r4, #8]
   1dd50:	streq	r3, [r4, #24]
   1dd54:	streq	r4, [r6, #248]	; 0xf8
   1dd58:	beq	1dd88 <fputs@plt+0xccc0>
   1dd5c:	mov	r1, fp
   1dd60:	ldr	r0, [r5, #20]
   1dd64:	str	r3, [sp, #4]
   1dd68:	bl	1407c <fputs@plt+0x2fb4>
   1dd6c:	cmp	r0, #0
   1dd70:	ldrne	r5, [r5, #24]
   1dd74:	ldrne	r3, [sp, #4]
   1dd78:	bne	1dd44 <fputs@plt+0xcc7c>
   1dd7c:	ldr	r3, [r5, #8]
   1dd80:	str	r3, [r4, #8]
   1dd84:	str	r4, [r5, #8]
   1dd88:	add	r7, r7, #1
   1dd8c:	add	r4, r4, #28
   1dd90:	b	1dd00 <fputs@plt+0xcc38>
   1dd94:			; <UNDEFINED> instruction: 0x00072ab8
   1dd98:	andeq	r1, r9, r0, lsr #15
   1dd9c:	push	{r4, r5, lr}
   1dda0:	add	r2, r1, r2
   1dda4:	add	r3, r0, #124	; 0x7c
   1dda8:	add	r4, r0, #324	; 0x144
   1ddac:	mov	lr, #0
   1ddb0:	ldr	ip, [r3, #12]
   1ddb4:	cmp	r1, ip
   1ddb8:	movle	r5, #1
   1ddbc:	movgt	r5, #0
   1ddc0:	cmp	r2, ip
   1ddc4:	movle	r5, #0
   1ddc8:	cmp	r5, #0
   1ddcc:	beq	1de00 <fputs@plt+0xcd38>
   1ddd0:	ldrb	ip, [r3, #6]
   1ddd4:	cmp	ip, #0
   1ddd8:	beq	1ddfc <fputs@plt+0xcd34>
   1dddc:	ldrb	ip, [r0, #19]
   1dde0:	cmp	ip, #7
   1dde4:	addls	r5, ip, #1
   1dde8:	strbls	r5, [r0, #19]
   1ddec:	addls	ip, r0, ip, lsl #2
   1ddf0:	ldrls	r5, [r3, #12]
   1ddf4:	strls	r5, [ip, #28]
   1ddf8:	strb	lr, [r3, #6]
   1ddfc:	str	lr, [r3, #12]
   1de00:	add	r3, r3, #20
   1de04:	cmp	r3, r4
   1de08:	bne	1ddb0 <fputs@plt+0xcce8>
   1de0c:	pop	{r4, r5, pc}
   1de10:	push	{r4, r5, r6, lr}
   1de14:	mov	r5, r2
   1de18:	bl	1dd9c <fputs@plt+0xccd4>
   1de1c:	ldr	r3, [r0, #60]	; 0x3c
   1de20:	cmp	r5, r3
   1de24:	movgt	r4, r0
   1de28:	movgt	r6, r1
   1de2c:	strgt	r5, [r4, #60]	; 0x3c
   1de30:	strgt	r6, [r4, #64]	; 0x40
   1de34:	pop	{r4, r5, r6, pc}
   1de38:	ldr	r3, [r0, #108]	; 0x6c
   1de3c:	ldr	r1, [r0, #96]	; 0x60
   1de40:	add	r3, r3, #1
   1de44:	str	r3, [r0, #108]	; 0x6c
   1de48:	mov	r3, #1
   1de4c:	cmp	r1, #0
   1de50:	bne	1de5c <fputs@plt+0xcd94>
   1de54:	ldr	r0, [r0, #212]	; 0xd4
   1de58:	b	1a8e0 <fputs@plt+0x9818>
   1de5c:	str	r3, [r1, #16]
   1de60:	ldr	r1, [r1, #44]	; 0x2c
   1de64:	b	1de4c <fputs@plt+0xcd84>
   1de68:	push	{r4, lr}
   1de6c:	mov	r4, r0
   1de70:	bl	19c24 <fputs@plt+0x8b5c>
   1de74:	ldrb	r3, [r4, #41]	; 0x29
   1de78:	cmp	r3, #0
   1de7c:	popne	{r4, pc}
   1de80:	mov	r0, r4
   1de84:	pop	{r4, lr}
   1de88:	b	19d90 <fputs@plt+0x8cc8>
   1de8c:	push	{r4, r5, r6, r8, r9, lr}
   1de90:	subs	r4, r0, #1
   1de94:	sbc	r5, r1, #0
   1de98:	ldr	r2, [pc, #184]	; 1df58 <fputs@plt+0xce90>
   1de9c:	mov	r3, #0
   1dea0:	cmp	r5, r3
   1dea4:	cmpeq	r4, r2
   1dea8:	bhi	1df50 <fputs@plt+0xce88>
   1deac:	ldr	r3, [pc, #168]	; 1df5c <fputs@plt+0xce94>
   1deb0:	mov	r6, r3
   1deb4:	ldr	r2, [r3]
   1deb8:	cmp	r2, #0
   1debc:	beq	1df44 <fputs@plt+0xce7c>
   1dec0:	ldr	r3, [r3, #56]	; 0x38
   1dec4:	mov	r4, r0
   1dec8:	blx	r3
   1decc:	ldr	r3, [pc, #140]	; 1df60 <fputs@plt+0xce98>
   1ded0:	ldr	r2, [r3, #60]	; 0x3c
   1ded4:	cmp	r4, r2
   1ded8:	strhi	r4, [r3, #60]	; 0x3c
   1dedc:	ldrd	r4, [r3, #224]	; 0xe0
   1dee0:	cmp	r4, #1
   1dee4:	sbcs	r2, r5, #0
   1dee8:	blt	1df10 <fputs@plt+0xce48>
   1deec:	ldr	r8, [r3]
   1def0:	subs	r4, r4, r0
   1def4:	sbc	r5, r5, r0, asr #31
   1def8:	mov	r9, #0
   1defc:	cmp	r8, r4
   1df00:	sbcs	r2, r9, r5
   1df04:	movge	r2, #1
   1df08:	movlt	r2, #0
   1df0c:	str	r2, [r3, #244]	; 0xf4
   1df10:	ldr	r3, [r6, #40]	; 0x28
   1df14:	blx	r3
   1df18:	subs	r4, r0, #0
   1df1c:	beq	1df3c <fputs@plt+0xce74>
   1df20:	bl	13e98 <fputs@plt+0x2dd0>
   1df24:	mov	r1, r0
   1df28:	mov	r0, #0
   1df2c:	bl	13ce8 <fputs@plt+0x2c20>
   1df30:	mov	r1, #1
   1df34:	mov	r0, #9
   1df38:	bl	13ce8 <fputs@plt+0x2c20>
   1df3c:	mov	r0, r4
   1df40:	pop	{r4, r5, r6, r8, r9, pc}
   1df44:	ldr	r3, [r3, #40]	; 0x28
   1df48:	pop	{r4, r5, r6, r8, r9, lr}
   1df4c:	bx	r3
   1df50:	mov	r4, #0
   1df54:	b	1df3c <fputs@plt+0xce74>
   1df58:	svcvc	0x00fffefe
   1df5c:	andeq	fp, r8, r0, lsr #2
   1df60:	andeq	r1, r9, r0, lsr #15
   1df64:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1df68:	mov	r5, r2
   1df6c:	add	r2, sp, #4
   1df70:	mov	r4, r0
   1df74:	mov	r7, r1
   1df78:	bl	14e7c <fputs@plt+0x3db4>
   1df7c:	subs	r6, r0, #0
   1df80:	beq	1e014 <fputs@plt+0xcf4c>
   1df84:	cmp	r5, #0
   1df88:	ldr	r8, [r6, #8]
   1df8c:	strne	r7, [r6, #12]
   1df90:	strne	r5, [r6, #8]
   1df94:	bne	1e008 <fputs@plt+0xcf40>
   1df98:	ldr	r3, [r6, #4]
   1df9c:	ldr	r1, [r6]
   1dfa0:	cmp	r3, #0
   1dfa4:	streq	r1, [r4, #8]
   1dfa8:	ldr	r2, [sp, #4]
   1dfac:	strne	r1, [r3]
   1dfb0:	ldr	r1, [r6]
   1dfb4:	cmp	r1, #0
   1dfb8:	strne	r3, [r1, #4]
   1dfbc:	ldr	r3, [r4, #12]
   1dfc0:	cmp	r3, #0
   1dfc4:	beq	1dfe4 <fputs@plt+0xcf1c>
   1dfc8:	add	r0, r3, r2, lsl #3
   1dfcc:	ldr	ip, [r0, #4]
   1dfd0:	cmp	r6, ip
   1dfd4:	streq	r1, [r0, #4]
   1dfd8:	ldr	r1, [r3, r2, lsl #3]
   1dfdc:	sub	r1, r1, #1
   1dfe0:	str	r1, [r3, r2, lsl #3]
   1dfe4:	mov	r0, r6
   1dfe8:	bl	1a014 <fputs@plt+0x8f4c>
   1dfec:	ldr	r3, [r4, #4]
   1dff0:	sub	r3, r3, #1
   1dff4:	cmp	r3, #0
   1dff8:	str	r3, [r4, #4]
   1dffc:	bne	1e008 <fputs@plt+0xcf40>
   1e000:	mov	r0, r4
   1e004:	bl	1a08c <fputs@plt+0x8fc4>
   1e008:	mov	r0, r8
   1e00c:	add	sp, sp, #12
   1e010:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e014:	cmp	r5, #0
   1e018:	beq	1e134 <fputs@plt+0xd06c>
   1e01c:	mov	r0, #16
   1e020:	mov	r1, #0
   1e024:	bl	1de8c <fputs@plt+0xcdc4>
   1e028:	subs	r8, r0, #0
   1e02c:	beq	1e134 <fputs@plt+0xd06c>
   1e030:	ldr	r0, [r4, #4]
   1e034:	str	r7, [r8, #12]
   1e038:	add	r0, r0, #1
   1e03c:	cmp	r0, #9
   1e040:	str	r5, [r8, #8]
   1e044:	add	r9, r4, #8
   1e048:	str	r0, [r4, #4]
   1e04c:	bls	1e0e4 <fputs@plt+0xd01c>
   1e050:	ldr	r3, [r4]
   1e054:	cmp	r0, r3, lsl #1
   1e058:	bls	1e0e4 <fputs@plt+0xd01c>
   1e05c:	ldr	r2, [pc, #216]	; 1e13c <fputs@plt+0xd074>
   1e060:	cmp	r2, r0, lsl #4
   1e064:	movls	r5, #128	; 0x80
   1e068:	lslhi	r5, r0, #1
   1e06c:	cmp	r3, r5
   1e070:	beq	1e0e4 <fputs@plt+0xd01c>
   1e074:	bl	13e4c <fputs@plt+0x2d84>
   1e078:	mov	r1, #0
   1e07c:	lsl	r0, r5, #3
   1e080:	bl	1de8c <fputs@plt+0xcdc4>
   1e084:	mov	sl, r0
   1e088:	bl	13e64 <fputs@plt+0x2d9c>
   1e08c:	cmp	sl, #0
   1e090:	beq	1e0e4 <fputs@plt+0xd01c>
   1e094:	ldr	r0, [r4, #12]
   1e098:	bl	1a014 <fputs@plt+0x8f4c>
   1e09c:	str	sl, [r4, #12]
   1e0a0:	mov	r0, sl
   1e0a4:	bl	13e98 <fputs@plt+0x2dd0>
   1e0a8:	mov	r1, r6
   1e0ac:	lsr	fp, r0, #3
   1e0b0:	bic	r2, r0, #7
   1e0b4:	str	fp, [r4]
   1e0b8:	mov	r0, sl
   1e0bc:	bl	10eac <memset@plt>
   1e0c0:	ldr	r5, [r4, #8]
   1e0c4:	str	r6, [r4, #8]
   1e0c8:	cmp	r5, #0
   1e0cc:	bne	1e108 <fputs@plt+0xd040>
   1e0d0:	mov	r0, r7
   1e0d4:	bl	14e48 <fputs@plt+0x3d80>
   1e0d8:	ldr	r1, [r4]
   1e0dc:	bl	6feac <fputs@plt+0x5ede4>
   1e0e0:	str	r1, [sp, #4]
   1e0e4:	ldr	r1, [r4, #12]
   1e0e8:	mov	r2, r8
   1e0ec:	cmp	r1, #0
   1e0f0:	mov	r0, r9
   1e0f4:	ldrne	r3, [sp, #4]
   1e0f8:	mov	r8, #0
   1e0fc:	addne	r1, r1, r3, lsl #3
   1e100:	bl	1a650 <fputs@plt+0x9588>
   1e104:	b	1e008 <fputs@plt+0xcf40>
   1e108:	ldr	r0, [r5, #12]
   1e10c:	bl	14e48 <fputs@plt+0x3d80>
   1e110:	mov	r1, fp
   1e114:	bl	6feac <fputs@plt+0x5ede4>
   1e118:	ldr	r6, [r5]
   1e11c:	mov	r2, r5
   1e120:	mov	r0, r9
   1e124:	mov	r5, r6
   1e128:	add	r1, sl, r1, lsl #3
   1e12c:	bl	1a650 <fputs@plt+0x9588>
   1e130:	b	1e0c8 <fputs@plt+0xd000>
   1e134:	mov	r8, r5
   1e138:	b	1e008 <fputs@plt+0xcf40>
   1e13c:	andeq	r0, r0, r1, lsl #8
   1e140:	push	{r4, r5, r6, r7, r8, lr}
   1e144:	subs	r6, r1, #0
   1e148:	popeq	{r4, r5, r6, r7, r8, pc}
   1e14c:	cmp	r0, #0
   1e150:	beq	1e1d8 <fputs@plt+0xd110>
   1e154:	ldr	r3, [r0, #456]	; 0x1c8
   1e158:	cmp	r3, #0
   1e15c:	beq	1e1d8 <fputs@plt+0xd110>
   1e160:	ldr	r5, [r6, #8]
   1e164:	mov	r4, r0
   1e168:	mov	r7, #0
   1e16c:	cmp	r5, #0
   1e170:	bne	1e1f4 <fputs@plt+0xd12c>
   1e174:	ldr	r5, [r6, #16]
   1e178:	cmp	r5, #0
   1e17c:	bne	1e234 <fputs@plt+0xd16c>
   1e180:	mov	r1, r6
   1e184:	mov	r0, r4
   1e188:	bl	1e5c0 <fputs@plt+0xd4f8>
   1e18c:	ldr	r1, [r6]
   1e190:	mov	r0, r4
   1e194:	bl	1d524 <fputs@plt+0xc45c>
   1e198:	ldr	r1, [r6, #20]
   1e19c:	mov	r0, r4
   1e1a0:	bl	1d524 <fputs@plt+0xc45c>
   1e1a4:	ldr	r1, [r6, #12]
   1e1a8:	mov	r0, r4
   1e1ac:	bl	1e428 <fputs@plt+0xd360>
   1e1b0:	ldr	r1, [r6, #24]
   1e1b4:	mov	r0, r4
   1e1b8:	bl	1e4b4 <fputs@plt+0xd3ec>
   1e1bc:	mov	r1, r6
   1e1c0:	mov	r0, r4
   1e1c4:	bl	1d8b8 <fputs@plt+0xc7f0>
   1e1c8:	mov	r1, r6
   1e1cc:	mov	r0, r4
   1e1d0:	pop	{r4, r5, r6, r7, r8, lr}
   1e1d4:	b	1d524 <fputs@plt+0xc45c>
   1e1d8:	ldrh	r3, [r6, #36]	; 0x24
   1e1dc:	sub	r3, r3, #1
   1e1e0:	uxth	r3, r3
   1e1e4:	cmp	r3, #0
   1e1e8:	strh	r3, [r6, #36]	; 0x24
   1e1ec:	beq	1e160 <fputs@plt+0xd098>
   1e1f0:	pop	{r4, r5, r6, r7, r8, pc}
   1e1f4:	cmp	r4, #0
   1e1f8:	ldr	r8, [r5, #20]
   1e1fc:	beq	1e20c <fputs@plt+0xd144>
   1e200:	ldr	r3, [r4, #456]	; 0x1c8
   1e204:	cmp	r3, #0
   1e208:	bne	1e220 <fputs@plt+0xd158>
   1e20c:	ldr	r0, [r5, #24]
   1e210:	mov	r2, r7
   1e214:	ldr	r1, [r5]
   1e218:	add	r0, r0, #24
   1e21c:	bl	1df64 <fputs@plt+0xce9c>
   1e220:	mov	r1, r5
   1e224:	mov	r0, r4
   1e228:	bl	1e56c <fputs@plt+0xd4a4>
   1e22c:	mov	r5, r8
   1e230:	b	1e16c <fputs@plt+0xd0a4>
   1e234:	cmp	r4, #0
   1e238:	beq	1e248 <fputs@plt+0xd180>
   1e23c:	ldr	r3, [r4, #456]	; 0x1c8
   1e240:	cmp	r3, #0
   1e244:	bne	1e284 <fputs@plt+0xd1bc>
   1e248:	ldr	r3, [r5, #16]
   1e24c:	ldr	r2, [r5, #12]
   1e250:	cmp	r3, #0
   1e254:	strne	r2, [r3, #12]
   1e258:	bne	1e274 <fputs@plt+0xd1ac>
   1e25c:	cmp	r2, #0
   1e260:	ldr	r0, [r6, #64]	; 0x40
   1e264:	ldrne	r1, [r2, #8]
   1e268:	ldreq	r1, [r5, #8]
   1e26c:	add	r0, r0, #56	; 0x38
   1e270:	bl	1df64 <fputs@plt+0xce9c>
   1e274:	ldr	r3, [r5, #12]
   1e278:	cmp	r3, #0
   1e27c:	ldrne	r2, [r5, #16]
   1e280:	strne	r2, [r3, #16]
   1e284:	ldr	r1, [r5, #28]
   1e288:	mov	r0, r4
   1e28c:	bl	1e93c <fputs@plt+0xd874>
   1e290:	ldr	r1, [r5, #32]
   1e294:	mov	r0, r4
   1e298:	bl	1e93c <fputs@plt+0xd874>
   1e29c:	ldr	r7, [r5, #4]
   1e2a0:	mov	r1, r5
   1e2a4:	mov	r0, r4
   1e2a8:	bl	1d524 <fputs@plt+0xc45c>
   1e2ac:	mov	r5, r7
   1e2b0:	b	1e178 <fputs@plt+0xd0b0>
   1e2b4:	push	{r4, r5, r6, r7, r8, lr}
   1e2b8:	subs	r6, r1, #0
   1e2bc:	movne	r5, r0
   1e2c0:	addne	r4, r6, #8
   1e2c4:	movne	r7, #0
   1e2c8:	bne	1e35c <fputs@plt+0xd294>
   1e2cc:	pop	{r4, r5, r6, r7, r8, pc}
   1e2d0:	ldr	r1, [r4, #4]
   1e2d4:	mov	r0, r5
   1e2d8:	bl	1d524 <fputs@plt+0xc45c>
   1e2dc:	ldr	r1, [r4, #8]
   1e2e0:	mov	r0, r5
   1e2e4:	bl	1d524 <fputs@plt+0xc45c>
   1e2e8:	ldr	r1, [r4, #12]
   1e2ec:	mov	r0, r5
   1e2f0:	bl	1d524 <fputs@plt+0xc45c>
   1e2f4:	ldrb	r3, [r4, #37]	; 0x25
   1e2f8:	tst	r3, #2
   1e2fc:	beq	1e30c <fputs@plt+0xd244>
   1e300:	ldr	r1, [r4, #64]	; 0x40
   1e304:	mov	r0, r5
   1e308:	bl	1d524 <fputs@plt+0xc45c>
   1e30c:	ldrb	r3, [r4, #37]	; 0x25
   1e310:	tst	r3, #4
   1e314:	beq	1e324 <fputs@plt+0xd25c>
   1e318:	ldr	r1, [r4, #64]	; 0x40
   1e31c:	mov	r0, r5
   1e320:	bl	1e4b4 <fputs@plt+0xd3ec>
   1e324:	ldr	r1, [r4, #16]
   1e328:	mov	r0, r5
   1e32c:	bl	1e140 <fputs@plt+0xd078>
   1e330:	ldr	r1, [r4, #20]
   1e334:	mov	r0, r5
   1e338:	bl	1e428 <fputs@plt+0xd360>
   1e33c:	ldr	r1, [r4, #48]	; 0x30
   1e340:	mov	r0, r5
   1e344:	bl	1e430 <fputs@plt+0xd368>
   1e348:	ldr	r1, [r4, #52]	; 0x34
   1e34c:	mov	r0, r5
   1e350:	bl	1d78c <fputs@plt+0xc6c4>
   1e354:	add	r7, r7, #1
   1e358:	add	r4, r4, #72	; 0x48
   1e35c:	ldr	r3, [r6]
   1e360:	cmp	r7, r3
   1e364:	blt	1e2d0 <fputs@plt+0xd208>
   1e368:	mov	r1, r6
   1e36c:	mov	r0, r5
   1e370:	pop	{r4, r5, r6, r7, r8, lr}
   1e374:	b	1d524 <fputs@plt+0xc45c>
   1e378:	push	{r4, r5, r6, r7, r8, lr}
   1e37c:	mov	r5, r0
   1e380:	mov	r4, r1
   1e384:	mov	r6, r2
   1e388:	mov	r7, #1
   1e38c:	cmp	r4, #0
   1e390:	bne	1e398 <fputs@plt+0xd2d0>
   1e394:	pop	{r4, r5, r6, r7, r8, pc}
   1e398:	ldr	r1, [r4]
   1e39c:	mov	r0, r5
   1e3a0:	ldr	r8, [r4, #48]	; 0x30
   1e3a4:	bl	1e4b4 <fputs@plt+0xd3ec>
   1e3a8:	ldr	r1, [r4, #28]
   1e3ac:	mov	r0, r5
   1e3b0:	bl	1e2b4 <fputs@plt+0xd1ec>
   1e3b4:	ldr	r1, [r4, #32]
   1e3b8:	mov	r0, r5
   1e3bc:	bl	1e430 <fputs@plt+0xd368>
   1e3c0:	ldr	r1, [r4, #36]	; 0x24
   1e3c4:	mov	r0, r5
   1e3c8:	bl	1e4b4 <fputs@plt+0xd3ec>
   1e3cc:	ldr	r1, [r4, #40]	; 0x28
   1e3d0:	mov	r0, r5
   1e3d4:	bl	1e430 <fputs@plt+0xd368>
   1e3d8:	ldr	r1, [r4, #44]	; 0x2c
   1e3dc:	mov	r0, r5
   1e3e0:	bl	1e4b4 <fputs@plt+0xd3ec>
   1e3e4:	ldr	r1, [r4, #56]	; 0x38
   1e3e8:	mov	r0, r5
   1e3ec:	bl	1e430 <fputs@plt+0xd368>
   1e3f0:	ldr	r1, [r4, #60]	; 0x3c
   1e3f4:	mov	r0, r5
   1e3f8:	bl	1e430 <fputs@plt+0xd368>
   1e3fc:	ldr	r1, [r4, #64]	; 0x40
   1e400:	mov	r0, r5
   1e404:	bl	1e8d8 <fputs@plt+0xd810>
   1e408:	cmp	r6, #0
   1e40c:	beq	1e41c <fputs@plt+0xd354>
   1e410:	mov	r1, r4
   1e414:	mov	r0, r5
   1e418:	bl	1d524 <fputs@plt+0xc45c>
   1e41c:	mov	r6, r7
   1e420:	mov	r4, r8
   1e424:	b	1e38c <fputs@plt+0xd2c4>
   1e428:	mov	r2, #1
   1e42c:	b	1e378 <fputs@plt+0xd2b0>
   1e430:	push	{r4, r5, r6, lr}
   1e434:	subs	r4, r1, #0
   1e438:	popeq	{r4, r5, r6, pc}
   1e43c:	ldr	r3, [r4, #4]
   1e440:	mov	r5, r0
   1e444:	tst	r3, #16384	; 0x4000
   1e448:	bne	1e490 <fputs@plt+0xd3c8>
   1e44c:	ldr	r1, [r4, #12]
   1e450:	bl	1e430 <fputs@plt+0xd368>
   1e454:	ldr	r1, [r4, #16]
   1e458:	mov	r0, r5
   1e45c:	bl	1e430 <fputs@plt+0xd368>
   1e460:	ldr	r3, [r4, #4]
   1e464:	tst	r3, #65536	; 0x10000
   1e468:	beq	1e478 <fputs@plt+0xd3b0>
   1e46c:	ldr	r1, [r4, #8]
   1e470:	mov	r0, r5
   1e474:	bl	1d524 <fputs@plt+0xc45c>
   1e478:	ldr	r3, [r4, #4]
   1e47c:	ldr	r1, [r4, #20]
   1e480:	tst	r3, #2048	; 0x800
   1e484:	mov	r0, r5
   1e488:	beq	1e4ac <fputs@plt+0xd3e4>
   1e48c:	bl	1e428 <fputs@plt+0xd360>
   1e490:	ldr	r3, [r4, #4]
   1e494:	tst	r3, #32768	; 0x8000
   1e498:	popne	{r4, r5, r6, pc}
   1e49c:	mov	r1, r4
   1e4a0:	mov	r0, r5
   1e4a4:	pop	{r4, r5, r6, lr}
   1e4a8:	b	1d524 <fputs@plt+0xc45c>
   1e4ac:	bl	1e4b4 <fputs@plt+0xd3ec>
   1e4b0:	b	1e490 <fputs@plt+0xd3c8>
   1e4b4:	push	{r4, r5, r6, r7, r8, lr}
   1e4b8:	subs	r5, r1, #0
   1e4bc:	movne	r4, r0
   1e4c0:	ldrne	r6, [r5, #4]
   1e4c4:	movne	r7, #0
   1e4c8:	bne	1e4f8 <fputs@plt+0xd430>
   1e4cc:	pop	{r4, r5, r6, r7, r8, pc}
   1e4d0:	ldr	r1, [r6, #-20]	; 0xffffffec
   1e4d4:	mov	r0, r4
   1e4d8:	bl	1e430 <fputs@plt+0xd368>
   1e4dc:	ldr	r1, [r6, #-16]
   1e4e0:	mov	r0, r4
   1e4e4:	bl	1d524 <fputs@plt+0xc45c>
   1e4e8:	ldr	r1, [r6, #-12]
   1e4ec:	mov	r0, r4
   1e4f0:	bl	1d524 <fputs@plt+0xc45c>
   1e4f4:	add	r7, r7, #1
   1e4f8:	ldr	r3, [r5]
   1e4fc:	add	r6, r6, #20
   1e500:	cmp	r7, r3
   1e504:	blt	1e4d0 <fputs@plt+0xd408>
   1e508:	ldr	r1, [r5, #4]
   1e50c:	mov	r0, r4
   1e510:	bl	1d524 <fputs@plt+0xc45c>
   1e514:	mov	r1, r5
   1e518:	mov	r0, r4
   1e51c:	pop	{r4, r5, r6, r7, r8, lr}
   1e520:	b	1d524 <fputs@plt+0xc45c>
   1e524:	push	{r4, r5, r6, lr}
   1e528:	subs	r4, r0, #0
   1e52c:	popeq	{r4, r5, r6, pc}
   1e530:	ldr	r5, [r4]
   1e534:	ldr	r1, [r4, #120]	; 0x78
   1e538:	mov	r0, r5
   1e53c:	bl	1d524 <fputs@plt+0xc45c>
   1e540:	ldr	r1, [r4, #324]	; 0x144
   1e544:	mov	r0, r5
   1e548:	bl	1e4b4 <fputs@plt+0xd3ec>
   1e54c:	cmp	r5, #0
   1e550:	ldrbne	r2, [r4, #24]
   1e554:	ldrne	r3, [r5, #256]	; 0x100
   1e558:	subne	r3, r3, r2
   1e55c:	strne	r3, [r5, #256]	; 0x100
   1e560:	mov	r3, #0
   1e564:	strb	r3, [r4, #24]
   1e568:	pop	{r4, r5, r6, pc}
   1e56c:	push	{r4, r5, r6, lr}
   1e570:	mov	r4, r1
   1e574:	mov	r5, r0
   1e578:	ldr	r1, [r1, #36]	; 0x24
   1e57c:	bl	1e430 <fputs@plt+0xd368>
   1e580:	ldr	r1, [r4, #40]	; 0x28
   1e584:	mov	r0, r5
   1e588:	bl	1e4b4 <fputs@plt+0xd3ec>
   1e58c:	ldr	r1, [r4, #16]
   1e590:	mov	r0, r5
   1e594:	bl	1d524 <fputs@plt+0xc45c>
   1e598:	ldrb	r3, [r4, #55]	; 0x37
   1e59c:	tst	r3, #16
   1e5a0:	beq	1e5b0 <fputs@plt+0xd4e8>
   1e5a4:	ldr	r1, [r4, #32]
   1e5a8:	mov	r0, r5
   1e5ac:	bl	1d524 <fputs@plt+0xc45c>
   1e5b0:	mov	r1, r4
   1e5b4:	mov	r0, r5
   1e5b8:	pop	{r4, r5, r6, lr}
   1e5bc:	b	1d524 <fputs@plt+0xc45c>
   1e5c0:	push	{r4, r5, r6, r7, r8, lr}
   1e5c4:	ldr	r4, [r1, #4]
   1e5c8:	cmp	r4, #0
   1e5cc:	movne	r6, r1
   1e5d0:	movne	r5, r0
   1e5d4:	movne	r7, #0
   1e5d8:	bne	1e608 <fputs@plt+0xd540>
   1e5dc:	pop	{r4, r5, r6, r7, r8, pc}
   1e5e0:	ldr	r1, [r4, #-16]
   1e5e4:	mov	r0, r5
   1e5e8:	bl	1d524 <fputs@plt+0xc45c>
   1e5ec:	ldr	r1, [r4, #-12]
   1e5f0:	mov	r0, r5
   1e5f4:	bl	1e430 <fputs@plt+0xd368>
   1e5f8:	ldr	r1, [r4, #-8]
   1e5fc:	mov	r0, r5
   1e600:	bl	1d524 <fputs@plt+0xc45c>
   1e604:	add	r7, r7, #1
   1e608:	ldrsh	r3, [r6, #34]	; 0x22
   1e60c:	add	r4, r4, #16
   1e610:	cmp	r7, r3
   1e614:	blt	1e5e0 <fputs@plt+0xd518>
   1e618:	ldr	r1, [r6, #4]
   1e61c:	mov	r0, r5
   1e620:	pop	{r4, r5, r6, r7, r8, lr}
   1e624:	b	1d524 <fputs@plt+0xc45c>
   1e628:	push	{r4, r5, r6, lr}
   1e62c:	ldr	r6, [r1]
   1e630:	cmp	r6, #0
   1e634:	popeq	{r4, r5, r6, pc}
   1e638:	mov	r5, r0
   1e63c:	mov	r4, r1
   1e640:	mov	r1, r6
   1e644:	bl	1e5c0 <fputs@plt+0xd4f8>
   1e648:	mov	r1, r6
   1e64c:	mov	r0, r5
   1e650:	bl	1d8b8 <fputs@plt+0xc7f0>
   1e654:	mov	r1, r6
   1e658:	mov	r0, r5
   1e65c:	bl	1d524 <fputs@plt+0xc45c>
   1e660:	mov	r3, #0
   1e664:	str	r3, [r4]
   1e668:	pop	{r4, r5, r6, pc}
   1e66c:	subs	ip, r1, #0
   1e670:	bne	1e698 <fputs@plt+0xd5d0>
   1e674:	push	{r4, r5, r6, lr}
   1e678:	mov	r1, r2
   1e67c:	mov	r5, r0
   1e680:	mov	r4, r3
   1e684:	bl	1e430 <fputs@plt+0xd368>
   1e688:	mov	r1, r4
   1e68c:	mov	r0, r5
   1e690:	pop	{r4, r5, r6, lr}
   1e694:	b	1e430 <fputs@plt+0xd368>
   1e698:	cmp	r3, #0
   1e69c:	beq	1e6bc <fputs@plt+0xd5f4>
   1e6a0:	str	r3, [ip, #16]
   1e6a4:	ldr	r1, [pc, #60]	; 1e6e8 <fputs@plt+0xd620>
   1e6a8:	ldr	r3, [r3, #4]
   1e6ac:	and	r1, r1, r3
   1e6b0:	ldr	r3, [ip, #4]
   1e6b4:	orr	r3, r3, r1
   1e6b8:	str	r3, [ip, #4]
   1e6bc:	cmp	r2, #0
   1e6c0:	beq	1e6e0 <fputs@plt+0xd618>
   1e6c4:	ldr	r3, [r2, #4]
   1e6c8:	str	r2, [ip, #12]
   1e6cc:	ldr	r2, [pc, #20]	; 1e6e8 <fputs@plt+0xd620>
   1e6d0:	and	r2, r2, r3
   1e6d4:	ldr	r3, [ip, #4]
   1e6d8:	orr	r3, r3, r2
   1e6dc:	str	r3, [ip, #4]
   1e6e0:	mov	r0, ip
   1e6e4:	b	16700 <fputs@plt+0x5638>
   1e6e8:	eoreq	r0, r0, r0, lsl #2
   1e6ec:	ldr	r3, [r0]
   1e6f0:	push	{r4, r5, r6, r7, r8, lr}
   1e6f4:	mov	r5, r0
   1e6f8:	ldr	r3, [r3]
   1e6fc:	ldr	r6, [r0, #12]
   1e700:	ldr	r4, [r0, #20]
   1e704:	ldr	r7, [r3]
   1e708:	sub	r6, r6, #1
   1e70c:	cmp	r6, #0
   1e710:	add	r4, r4, #48	; 0x30
   1e714:	bge	1e734 <fputs@plt+0xd66c>
   1e718:	ldr	r1, [r5, #20]
   1e71c:	add	r5, r5, #24
   1e720:	cmp	r1, r5
   1e724:	popeq	{r4, r5, r6, r7, r8, pc}
   1e728:	mov	r0, r7
   1e72c:	pop	{r4, r5, r6, r7, r8, lr}
   1e730:	b	1d524 <fputs@plt+0xc45c>
   1e734:	ldrh	r3, [r4, #-28]	; 0xffffffe4
   1e738:	tst	r3, #1
   1e73c:	beq	1e74c <fputs@plt+0xd684>
   1e740:	ldr	r1, [r4, #-48]	; 0xffffffd0
   1e744:	mov	r0, r7
   1e748:	bl	1e430 <fputs@plt+0xd368>
   1e74c:	ldrh	r3, [r4, #-28]	; 0xffffffe4
   1e750:	tst	r3, #16
   1e754:	beq	1e774 <fputs@plt+0xd6ac>
   1e758:	ldr	r8, [r4, #-36]	; 0xffffffdc
   1e75c:	mov	r0, r8
   1e760:	bl	1e6ec <fputs@plt+0xd624>
   1e764:	mov	r1, r8
   1e768:	mov	r0, r7
   1e76c:	bl	1d524 <fputs@plt+0xc45c>
   1e770:	b	1e77c <fputs@plt+0xd6b4>
   1e774:	tst	r3, #32
   1e778:	bne	1e758 <fputs@plt+0xd690>
   1e77c:	sub	r6, r6, #1
   1e780:	b	1e70c <fputs@plt+0xd644>
   1e784:	push	{r4, r5, r6, r7, r8, lr}
   1e788:	subs	r4, r1, #0
   1e78c:	movne	r5, r0
   1e790:	movne	r6, r4
   1e794:	movne	r7, #0
   1e798:	bne	1e7cc <fputs@plt+0xd704>
   1e79c:	pop	{r4, r5, r6, r7, r8, pc}
   1e7a0:	ldr	r3, [r6, #800]	; 0x320
   1e7a4:	cmp	r3, #0
   1e7a8:	beq	1e7c4 <fputs@plt+0xd6fc>
   1e7ac:	ldr	r3, [r3, #36]	; 0x24
   1e7b0:	tst	r3, #2048	; 0x800
   1e7b4:	beq	1e7c4 <fputs@plt+0xd6fc>
   1e7b8:	ldr	r1, [r6, #796]	; 0x31c
   1e7bc:	mov	r0, r5
   1e7c0:	bl	1d524 <fputs@plt+0xc45c>
   1e7c4:	add	r7, r7, #1
   1e7c8:	add	r6, r6, #80	; 0x50
   1e7cc:	ldrb	r3, [r4, #43]	; 0x2b
   1e7d0:	cmp	r7, r3
   1e7d4:	blt	1e7a0 <fputs@plt+0xd6d8>
   1e7d8:	add	r0, r4, #328	; 0x148
   1e7dc:	bl	1e6ec <fputs@plt+0xd624>
   1e7e0:	ldr	r6, [r4, #16]
   1e7e4:	cmp	r6, #0
   1e7e8:	bne	1e7fc <fputs@plt+0xd734>
   1e7ec:	mov	r1, r4
   1e7f0:	mov	r0, r5
   1e7f4:	pop	{r4, r5, r6, r7, r8, lr}
   1e7f8:	b	1d524 <fputs@plt+0xc45c>
   1e7fc:	ldr	r3, [r6, #52]	; 0x34
   1e800:	mov	r1, r6
   1e804:	mov	r0, r5
   1e808:	str	r3, [r4, #16]
   1e80c:	bl	1da28 <fputs@plt+0xc960>
   1e810:	mov	r1, r6
   1e814:	mov	r0, r5
   1e818:	bl	1d524 <fputs@plt+0xc45c>
   1e81c:	b	1e7e0 <fputs@plt+0xd718>
   1e820:	push	{r4, r5, r6, lr}
   1e824:	mov	r5, r0
   1e828:	mov	r4, r1
   1e82c:	cmp	r4, #0
   1e830:	bne	1e838 <fputs@plt+0xd770>
   1e834:	pop	{r4, r5, r6, pc}
   1e838:	ldr	r1, [r4, #16]
   1e83c:	mov	r0, r5
   1e840:	ldr	r6, [r4, #28]
   1e844:	bl	1e430 <fputs@plt+0xd368>
   1e848:	ldr	r1, [r4, #20]
   1e84c:	mov	r0, r5
   1e850:	bl	1e4b4 <fputs@plt+0xd3ec>
   1e854:	ldr	r1, [r4, #8]
   1e858:	mov	r0, r5
   1e85c:	bl	1e428 <fputs@plt+0xd360>
   1e860:	ldr	r1, [r4, #24]
   1e864:	mov	r0, r5
   1e868:	bl	1d78c <fputs@plt+0xc6c4>
   1e86c:	mov	r1, r4
   1e870:	mov	r0, r5
   1e874:	bl	1d524 <fputs@plt+0xc45c>
   1e878:	mov	r4, r6
   1e87c:	b	1e82c <fputs@plt+0xd764>
   1e880:	push	{r4, r5, r6, lr}
   1e884:	subs	r4, r1, #0
   1e888:	popeq	{r4, r5, r6, pc}
   1e88c:	mov	r5, r0
   1e890:	ldr	r1, [r4, #28]
   1e894:	bl	1e820 <fputs@plt+0xd758>
   1e898:	ldr	r1, [r4]
   1e89c:	mov	r0, r5
   1e8a0:	bl	1d524 <fputs@plt+0xc45c>
   1e8a4:	ldr	r1, [r4, #4]
   1e8a8:	mov	r0, r5
   1e8ac:	bl	1d524 <fputs@plt+0xc45c>
   1e8b0:	ldr	r1, [r4, #12]
   1e8b4:	mov	r0, r5
   1e8b8:	bl	1e430 <fputs@plt+0xd368>
   1e8bc:	ldr	r1, [r4, #16]
   1e8c0:	mov	r0, r5
   1e8c4:	bl	1d78c <fputs@plt+0xc6c4>
   1e8c8:	mov	r1, r4
   1e8cc:	mov	r0, r5
   1e8d0:	pop	{r4, r5, r6, lr}
   1e8d4:	b	1d524 <fputs@plt+0xc45c>
   1e8d8:	push	{r4, r5, r6, r7, r8, lr}
   1e8dc:	subs	r5, r1, #0
   1e8e0:	movne	r4, r0
   1e8e4:	addne	r6, r5, #8
   1e8e8:	movne	r7, #0
   1e8ec:	bne	1e91c <fputs@plt+0xd854>
   1e8f0:	pop	{r4, r5, r6, r7, r8, pc}
   1e8f4:	ldr	r1, [r6, #-12]
   1e8f8:	mov	r0, r4
   1e8fc:	bl	1e4b4 <fputs@plt+0xd3ec>
   1e900:	ldr	r1, [r6, #-8]
   1e904:	mov	r0, r4
   1e908:	bl	1e428 <fputs@plt+0xd360>
   1e90c:	ldr	r1, [r6, #-16]
   1e910:	mov	r0, r4
   1e914:	bl	1d524 <fputs@plt+0xc45c>
   1e918:	add	r7, r7, #1
   1e91c:	ldr	r3, [r5]
   1e920:	add	r6, r6, #16
   1e924:	cmp	r7, r3
   1e928:	blt	1e8f4 <fputs@plt+0xd82c>
   1e92c:	mov	r1, r5
   1e930:	mov	r0, r4
   1e934:	pop	{r4, r5, r6, r7, r8, lr}
   1e938:	b	1d524 <fputs@plt+0xc45c>
   1e93c:	push	{r4, r5, r6, lr}
   1e940:	subs	r5, r1, #0
   1e944:	popeq	{r4, r5, r6, pc}
   1e948:	ldr	r6, [r5, #28]
   1e94c:	mov	r4, r0
   1e950:	ldr	r1, [r6, #16]
   1e954:	bl	1e430 <fputs@plt+0xd368>
   1e958:	ldr	r1, [r6, #20]
   1e95c:	mov	r0, r4
   1e960:	bl	1e4b4 <fputs@plt+0xd3ec>
   1e964:	ldr	r1, [r6, #8]
   1e968:	mov	r0, r4
   1e96c:	bl	1e428 <fputs@plt+0xd360>
   1e970:	ldr	r1, [r5, #12]
   1e974:	mov	r0, r4
   1e978:	bl	1e430 <fputs@plt+0xd368>
   1e97c:	mov	r1, r5
   1e980:	mov	r0, r4
   1e984:	pop	{r4, r5, r6, lr}
   1e988:	b	1d524 <fputs@plt+0xc45c>
   1e98c:	sub	r1, r1, #163	; 0xa3
   1e990:	cmp	r1, #86	; 0x56
   1e994:	ldrls	pc, [pc, r1, lsl #2]
   1e998:	b	1eb54 <fputs@plt+0xda8c>
   1e99c:	strdeq	lr, [r1], -r8
   1e9a0:	andeq	lr, r1, r4, asr fp
   1e9a4:	andeq	lr, r1, r4, asr fp
   1e9a8:	andeq	lr, r1, r4, asr fp
   1e9ac:	andeq	lr, r1, r4, asr fp
   1e9b0:	andeq	lr, r1, r4, asr fp
   1e9b4:	andeq	lr, r1, r4, asr fp
   1e9b8:	andeq	lr, r1, r4, asr fp
   1e9bc:	andeq	lr, r1, r4, asr fp
   1e9c0:	andeq	lr, r1, r8, lsr #22
   1e9c4:	andeq	lr, r1, r8, lsr #22
   1e9c8:	andeq	lr, r1, r4, asr fp
   1e9cc:	andeq	lr, r1, r4, asr fp
   1e9d0:	andeq	lr, r1, r4, asr fp
   1e9d4:	andeq	lr, r1, r4, lsl #22
   1e9d8:	andeq	lr, r1, r4, asr fp
   1e9dc:	andeq	lr, r1, r4, asr fp
   1e9e0:	andeq	lr, r1, r4, asr fp
   1e9e4:	andeq	lr, r1, r4, asr fp
   1e9e8:	andeq	lr, r1, r4, asr fp
   1e9ec:	andeq	lr, r1, r4, asr fp
   1e9f0:	andeq	lr, r1, r4, asr fp
   1e9f4:	andeq	lr, r1, r4, asr fp
   1e9f8:	andeq	lr, r1, r4, lsl #22
   1e9fc:	andeq	lr, r1, r4, lsl #22
   1ea00:	andeq	lr, r1, r4, asr fp
   1ea04:	andeq	lr, r1, r4, asr fp
   1ea08:	andeq	lr, r1, r4, asr fp
   1ea0c:	andeq	lr, r1, r4, asr fp
   1ea10:	andeq	lr, r1, r4, asr fp
   1ea14:	andeq	lr, r1, r0, lsl fp
   1ea18:	strdeq	lr, [r1], -r8
   1ea1c:	strdeq	lr, [r1], -r8
   1ea20:	andeq	lr, r1, ip, lsl fp
   1ea24:	andeq	lr, r1, r4, asr fp
   1ea28:	andeq	lr, r1, r4, asr fp
   1ea2c:	andeq	lr, r1, r4, lsl #22
   1ea30:	andeq	lr, r1, r0, lsl fp
   1ea34:	andeq	lr, r1, r8, lsr #22
   1ea38:	andeq	lr, r1, r4, lsl #22
   1ea3c:	andeq	lr, r1, r8, lsr #22
   1ea40:	andeq	lr, r1, r4, lsl #22
   1ea44:	andeq	lr, r1, r4, asr fp
   1ea48:	strdeq	lr, [r1], -r8
   1ea4c:	andeq	lr, r1, r4, lsl #22
   1ea50:	andeq	lr, r1, r4, lsl #22
   1ea54:	andeq	lr, r1, r4, lsl #22
   1ea58:	andeq	lr, r1, r4, asr fp
   1ea5c:	andeq	lr, r1, r0, lsl fp
   1ea60:	andeq	lr, r1, r0, lsl fp
   1ea64:	andeq	lr, r1, r4, asr fp
   1ea68:	andeq	lr, r1, r4, asr fp
   1ea6c:	andeq	lr, r1, r8, lsr #22
   1ea70:	andeq	lr, r1, r4, lsr fp
   1ea74:	andeq	lr, r1, r4, lsr fp
   1ea78:	andeq	lr, r1, r4, lsl #22
   1ea7c:	andeq	lr, r1, r4, asr fp
   1ea80:	andeq	lr, r1, r4, lsr fp
   1ea84:	andeq	lr, r1, r4, asr fp
   1ea88:	andeq	lr, r1, r4, asr fp
   1ea8c:	andeq	lr, r1, r4, asr fp
   1ea90:	andeq	lr, r1, r8, lsr #22
   1ea94:	andeq	lr, r1, r4, lsl #22
   1ea98:	andeq	lr, r1, r8, lsr #22
   1ea9c:	andeq	lr, r1, r4, asr fp
   1eaa0:	andeq	lr, r1, r4, asr fp
   1eaa4:	andeq	lr, r1, r4, asr fp
   1eaa8:	andeq	lr, r1, r4, asr fp
   1eaac:	andeq	lr, r1, r0, asr #22
   1eab0:	andeq	lr, r1, r4, asr fp
   1eab4:	andeq	lr, r1, ip, asr #22
   1eab8:	andeq	lr, r1, r4, asr fp
   1eabc:	andeq	lr, r1, r8, lsr #22
   1eac0:	andeq	lr, r1, r0, asr #22
   1eac4:	andeq	lr, r1, r4, asr fp
   1eac8:	andeq	lr, r1, r4, asr fp
   1eacc:	andeq	lr, r1, r4, asr fp
   1ead0:	andeq	lr, r1, r8, lsr #22
   1ead4:	andeq	lr, r1, r4, asr fp
   1ead8:	andeq	lr, r1, r4, asr fp
   1eadc:	andeq	lr, r1, r4, asr fp
   1eae0:	andeq	lr, r1, r4, asr fp
   1eae4:	andeq	lr, r1, r4, asr fp
   1eae8:	andeq	lr, r1, r4, asr fp
   1eaec:	andeq	lr, r1, r4, asr fp
   1eaf0:	andeq	lr, r1, r4, asr fp
   1eaf4:	andeq	lr, r1, ip, lsl fp
   1eaf8:	ldr	r1, [r2]
   1eafc:	ldr	r0, [r0]
   1eb00:	b	1e428 <fputs@plt+0xd360>
   1eb04:	ldr	r1, [r2]
   1eb08:	ldr	r0, [r0]
   1eb0c:	b	1e4b4 <fputs@plt+0xd3ec>
   1eb10:	ldr	r1, [r2]
   1eb14:	ldr	r0, [r0]
   1eb18:	b	1e2b4 <fputs@plt+0xd1ec>
   1eb1c:	ldr	r1, [r2]
   1eb20:	ldr	r0, [r0]
   1eb24:	b	1e8d8 <fputs@plt+0xd810>
   1eb28:	ldr	r1, [r2]
   1eb2c:	ldr	r0, [r0]
   1eb30:	b	1e430 <fputs@plt+0xd368>
   1eb34:	ldr	r1, [r2]
   1eb38:	ldr	r0, [r0]
   1eb3c:	b	1d78c <fputs@plt+0xc6c4>
   1eb40:	ldr	r1, [r2]
   1eb44:	ldr	r0, [r0]
   1eb48:	b	1e820 <fputs@plt+0xd758>
   1eb4c:	ldr	r1, [r2, #4]
   1eb50:	b	1eb38 <fputs@plt+0xda70>
   1eb54:	bx	lr
   1eb58:	ldr	r3, [r0]
   1eb5c:	sub	r2, r3, #1
   1eb60:	lsl	r3, r3, #4
   1eb64:	str	r2, [r0]
   1eb68:	add	r2, r3, #12
   1eb6c:	add	r3, r0, r3
   1eb70:	add	r2, r0, r2
   1eb74:	ldrb	r1, [r3, #10]
   1eb78:	ldr	r0, [r0, #4]
   1eb7c:	b	1e98c <fputs@plt+0xd8c4>
   1eb80:	add	r3, r0, #8
   1eb84:	push	{r4, r5, r6, r7, r8, lr}
   1eb88:	mov	r4, r0
   1eb8c:	ldm	r3, {r0, r1, r2, r3}
   1eb90:	sub	sp, sp, #32
   1eb94:	add	r8, sp, #16
   1eb98:	mov	r6, #0
   1eb9c:	stm	sp, {r0, r1, r2, r3}
   1eba0:	add	r3, r4, #40	; 0x28
   1eba4:	mov	r7, sp
   1eba8:	ldm	r3, {r0, r1, r2, r3}
   1ebac:	str	r6, [r4, #48]	; 0x30
   1ebb0:	str	r6, [r4, #44]	; 0x2c
   1ebb4:	stm	r8, {r0, r1, r2, r3}
   1ebb8:	add	r0, r4, #24
   1ebbc:	str	r6, [r4, #40]	; 0x28
   1ebc0:	str	r6, [r4, #52]	; 0x34
   1ebc4:	bl	1a08c <fputs@plt+0x8fc4>
   1ebc8:	ldr	r5, [sp, #24]
   1ebcc:	cmp	r5, #0
   1ebd0:	bne	1ec30 <fputs@plt+0xdb68>
   1ebd4:	mov	r0, r8
   1ebd8:	bl	1a08c <fputs@plt+0x8fc4>
   1ebdc:	ldr	r6, [sp, #8]
   1ebe0:	str	r5, [r4, #16]
   1ebe4:	str	r5, [r4, #12]
   1ebe8:	str	r5, [r4, #8]
   1ebec:	str	r5, [r4, #20]
   1ebf0:	cmp	r6, #0
   1ebf4:	bne	1ec44 <fputs@plt+0xdb7c>
   1ebf8:	mov	r0, r7
   1ebfc:	bl	1a08c <fputs@plt+0x8fc4>
   1ec00:	add	r0, r4, #56	; 0x38
   1ec04:	bl	1a08c <fputs@plt+0x8fc4>
   1ec08:	ldrh	r3, [r4, #78]	; 0x4e
   1ec0c:	str	r6, [r4, #72]	; 0x48
   1ec10:	tst	r3, #1
   1ec14:	bicne	r3, r3, #1
   1ec18:	ldrne	r2, [r4, #4]
   1ec1c:	strhne	r3, [r4, #78]	; 0x4e
   1ec20:	addne	r2, r2, #1
   1ec24:	strne	r2, [r4, #4]
   1ec28:	add	sp, sp, #32
   1ec2c:	pop	{r4, r5, r6, r7, r8, pc}
   1ec30:	ldr	r1, [r5, #8]
   1ec34:	mov	r0, r6
   1ec38:	bl	1e880 <fputs@plt+0xd7b8>
   1ec3c:	ldr	r5, [r5]
   1ec40:	b	1ebcc <fputs@plt+0xdb04>
   1ec44:	ldr	r1, [r6, #8]
   1ec48:	mov	r0, r5
   1ec4c:	bl	1e140 <fputs@plt+0xd078>
   1ec50:	ldr	r6, [r6]
   1ec54:	b	1ebf0 <fputs@plt+0xdb28>
   1ec58:	push	{r4, r5, r6, lr}
   1ec5c:	mov	r4, r0
   1ec60:	bl	15ba4 <fputs@plt+0x4adc>
   1ec64:	mov	r5, #0
   1ec68:	ldr	r3, [r4, #20]
   1ec6c:	cmp	r5, r3
   1ec70:	blt	1ec94 <fputs@plt+0xdbcc>
   1ec74:	ldr	r3, [r4, #24]
   1ec78:	mov	r0, r4
   1ec7c:	bic	r3, r3, #2
   1ec80:	str	r3, [r4, #24]
   1ec84:	bl	1d884 <fputs@plt+0xc7bc>
   1ec88:	mov	r0, r4
   1ec8c:	pop	{r4, r5, r6, lr}
   1ec90:	b	1dba0 <fputs@plt+0xcad8>
   1ec94:	ldr	r3, [r4, #16]
   1ec98:	add	r3, r3, r5, lsl #4
   1ec9c:	ldr	r0, [r3, #12]
   1eca0:	cmp	r0, #0
   1eca4:	beq	1ecac <fputs@plt+0xdbe4>
   1eca8:	bl	1eb80 <fputs@plt+0xdab8>
   1ecac:	add	r5, r5, #1
   1ecb0:	b	1ec68 <fputs@plt+0xdba0>
   1ecb4:	ldr	r3, [r0, #16]
   1ecb8:	push	{r4, r5, r6, lr}
   1ecbc:	add	r3, r3, r1, lsl #4
   1ecc0:	mov	r5, r1
   1ecc4:	mov	r4, r0
   1ecc8:	ldr	r0, [r3, #12]
   1eccc:	bl	1eb80 <fputs@plt+0xdab8>
   1ecd0:	cmp	r5, #1
   1ecd4:	popeq	{r4, r5, r6, pc}
   1ecd8:	ldr	r3, [r4, #16]
   1ecdc:	pop	{r4, r5, r6, lr}
   1ece0:	ldr	r0, [r3, #28]
   1ece4:	b	1eb80 <fputs@plt+0xdab8>
   1ece8:	push	{r4, lr}
   1ecec:	mov	r1, r3
   1ecf0:	mov	r4, r0
   1ecf4:	mov	r0, r2
   1ecf8:	bl	1de8c <fputs@plt+0xcdc4>
   1ecfc:	subs	r1, r0, #0
   1ed00:	bne	1ed0c <fputs@plt+0xdc44>
   1ed04:	mov	r0, r4
   1ed08:	bl	1a2d0 <fputs@plt+0x9208>
   1ed0c:	mov	r0, r1
   1ed10:	pop	{r4, pc}
   1ed14:	push	{r4, r5}
   1ed18:	mov	r5, r3
   1ed1c:	ldr	r3, [r0, #256]	; 0x100
   1ed20:	mov	r4, r2
   1ed24:	cmp	r3, #0
   1ed28:	bne	1eda0 <fputs@plt+0xdcd8>
   1ed2c:	add	r3, r0, #260	; 0x104
   1ed30:	ldrh	r2, [r3]
   1ed34:	mov	r3, #0
   1ed38:	cmp	r3, r5
   1ed3c:	cmpeq	r2, r4
   1ed40:	ldrcc	r3, [r0, #276]	; 0x114
   1ed44:	addcc	r3, r3, #1
   1ed48:	strcc	r3, [r0, #276]	; 0x114
   1ed4c:	bcc	1edac <fputs@plt+0xdce4>
   1ed50:	ldr	r3, [r0, #284]	; 0x11c
   1ed54:	cmp	r3, #0
   1ed58:	ldreq	r3, [r0, #280]	; 0x118
   1ed5c:	addeq	r3, r3, #1
   1ed60:	streq	r3, [r0, #280]	; 0x118
   1ed64:	beq	1edac <fputs@plt+0xdce4>
   1ed68:	ldr	r2, [r3]
   1ed6c:	ldr	r1, [r0, #272]	; 0x110
   1ed70:	str	r2, [r0, #284]	; 0x11c
   1ed74:	add	r1, r1, #1
   1ed78:	ldr	r2, [r0, #264]	; 0x108
   1ed7c:	str	r1, [r0, #272]	; 0x110
   1ed80:	ldr	r1, [r0, #268]	; 0x10c
   1ed84:	add	r2, r2, #1
   1ed88:	cmp	r2, r1
   1ed8c:	str	r2, [r0, #264]	; 0x108
   1ed90:	strgt	r2, [r0, #268]	; 0x10c
   1ed94:	mov	r0, r3
   1ed98:	pop	{r4, r5}
   1ed9c:	bx	lr
   1eda0:	ldrb	r3, [r0, #69]	; 0x45
   1eda4:	cmp	r3, #0
   1eda8:	bne	1edbc <fputs@plt+0xdcf4>
   1edac:	mov	r2, r4
   1edb0:	mov	r3, r5
   1edb4:	pop	{r4, r5}
   1edb8:	b	1ece8 <fputs@plt+0xdc20>
   1edbc:	mov	r0, #0
   1edc0:	b	1ed98 <fputs@plt+0xdcd0>
   1edc4:	push	{r4, r5, r6, r7, r8, lr}
   1edc8:	subs	r4, r1, #0
   1edcc:	beq	1ee08 <fputs@plt+0xdd40>
   1edd0:	mov	r6, r2
   1edd4:	adds	r2, r2, #1
   1edd8:	mov	r7, r3
   1eddc:	adc	r3, r3, #0
   1ede0:	bl	1ed14 <fputs@plt+0xdc4c>
   1ede4:	mov	r8, r4
   1ede8:	subs	r4, r0, #0
   1edec:	beq	1ee08 <fputs@plt+0xdd40>
   1edf0:	mov	r2, r6
   1edf4:	mov	r1, r8
   1edf8:	mov	r5, r6
   1edfc:	bl	10f3c <memcpy@plt>
   1ee00:	mov	r3, #0
   1ee04:	strb	r3, [r4, r6]
   1ee08:	mov	r0, r4
   1ee0c:	pop	{r4, r5, r6, r7, r8, pc}
   1ee10:	cmp	r1, #0
   1ee14:	push	{r4, lr}
   1ee18:	moveq	r4, r1
   1ee1c:	beq	1ee38 <fputs@plt+0xdd70>
   1ee20:	ldr	r2, [r1, #4]
   1ee24:	mov	r3, #0
   1ee28:	ldr	r1, [r1]
   1ee2c:	bl	1edc4 <fputs@plt+0xdcfc>
   1ee30:	mov	r4, r0
   1ee34:	bl	13fe8 <fputs@plt+0x2f20>
   1ee38:	mov	r0, r4
   1ee3c:	pop	{r4, pc}
   1ee40:	push	{r4, r5, r6, lr}
   1ee44:	subs	r5, r1, #0
   1ee48:	popeq	{r4, r5, r6, pc}
   1ee4c:	ldr	r4, [r5]
   1ee50:	cmp	r4, #0
   1ee54:	pople	{r4, r5, r6, pc}
   1ee58:	ldr	r1, [r2, #4]
   1ee5c:	sub	r4, r4, #1
   1ee60:	cmp	r1, #1
   1ee64:	bne	1ee90 <fputs@plt+0xddc8>
   1ee68:	ldr	r1, [r2]
   1ee6c:	cmp	r1, #0
   1ee70:	bne	1ee90 <fputs@plt+0xddc8>
   1ee74:	mov	r1, #72	; 0x48
   1ee78:	mla	r4, r1, r4, r5
   1ee7c:	ldrb	r3, [r4, #45]	; 0x2d
   1ee80:	orr	r3, r3, #1
   1ee84:	strb	r3, [r4, #45]	; 0x2d
   1ee88:	add	r4, r4, #40	; 0x28
   1ee8c:	pop	{r4, r5, r6, pc}
   1ee90:	mov	r1, r2
   1ee94:	ldr	r0, [r0]
   1ee98:	bl	1ee10 <fputs@plt+0xdd48>
   1ee9c:	add	r3, r4, #1
   1eea0:	mov	r1, #72	; 0x48
   1eea4:	mul	r3, r1, r3
   1eea8:	mla	r4, r1, r4, r5
   1eeac:	str	r0, [r5, r3]
   1eeb0:	ldrb	r3, [r4, #45]	; 0x2d
   1eeb4:	cmp	r0, #0
   1eeb8:	movne	r0, #2
   1eebc:	bic	r3, r3, #2
   1eec0:	moveq	r0, #0
   1eec4:	orr	r0, r0, r3
   1eec8:	strb	r0, [r4, #45]	; 0x2d
   1eecc:	b	1ee88 <fputs@plt+0xddc0>
   1eed0:	cmp	r1, #0
   1eed4:	bxeq	lr
   1eed8:	push	{r4, r5, r6, lr}
   1eedc:	mov	r4, r3
   1eee0:	ldr	r3, [r1]
   1eee4:	mov	ip, #20
   1eee8:	mov	lr, r2
   1eeec:	mul	ip, ip, r3
   1eef0:	ldr	r5, [r1, #4]
   1eef4:	sub	ip, ip, #20
   1eef8:	ldr	r2, [r2, #4]
   1eefc:	mov	r3, #0
   1ef00:	ldr	r1, [lr]
   1ef04:	ldr	r0, [r0]
   1ef08:	add	r5, r5, ip
   1ef0c:	bl	1edc4 <fputs@plt+0xdcfc>
   1ef10:	cmp	r4, #0
   1ef14:	cmpne	r0, #0
   1ef18:	str	r0, [r5, #4]
   1ef1c:	popeq	{r4, r5, r6, pc}
   1ef20:	pop	{r4, r5, r6, lr}
   1ef24:	b	13fe8 <fputs@plt+0x2f20>
   1ef28:	push	{r4, r5, r6, r7, r8, lr}
   1ef2c:	mov	r5, r2
   1ef30:	add	r2, r2, r2, lsr #31
   1ef34:	mov	r4, r1
   1ef38:	asr	r2, r2, #1
   1ef3c:	add	r2, r2, #1
   1ef40:	asr	r3, r2, #31
   1ef44:	bl	1ed14 <fputs@plt+0xdc4c>
   1ef48:	subs	r6, r0, #0
   1ef4c:	beq	1ef78 <fputs@plt+0xdeb0>
   1ef50:	sub	r2, r5, #1
   1ef54:	mov	r1, r4
   1ef58:	mov	r5, #0
   1ef5c:	cmp	r5, r2
   1ef60:	add	r1, r1, #2
   1ef64:	lsr	r3, r5, #31
   1ef68:	blt	1ef80 <fputs@plt+0xdeb8>
   1ef6c:	add	r3, r3, r5
   1ef70:	mov	r2, #0
   1ef74:	strb	r2, [r6, r3, asr #1]
   1ef78:	mov	r0, r6
   1ef7c:	pop	{r4, r5, r6, r7, r8, pc}
   1ef80:	ldrb	r0, [r1, #-2]
   1ef84:	add	r4, r3, r5
   1ef88:	bl	14b64 <fputs@plt+0x3a9c>
   1ef8c:	add	r5, r5, #2
   1ef90:	mov	r7, r0
   1ef94:	ldrb	r0, [r1, #-1]
   1ef98:	bl	14b64 <fputs@plt+0x3a9c>
   1ef9c:	orr	r0, r0, r7, lsl #4
   1efa0:	strb	r0, [r6, r4, asr #1]
   1efa4:	b	1ef5c <fputs@plt+0xde94>
   1efa8:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   1efac:	mov	r8, r3
   1efb0:	subs	r5, r2, #0
   1efb4:	mov	r3, #0
   1efb8:	mov	r4, r0
   1efbc:	mov	r7, r1
   1efc0:	str	r3, [sp, #4]
   1efc4:	bne	1f034 <fputs@plt+0xdf6c>
   1efc8:	mov	r6, #0
   1efcc:	mov	r0, r4
   1efd0:	add	r2, r6, #48	; 0x30
   1efd4:	mov	r3, #0
   1efd8:	bl	1ed14 <fputs@plt+0xdc4c>
   1efdc:	subs	r4, r0, #0
   1efe0:	beq	1f028 <fputs@plt+0xdf60>
   1efe4:	mov	r2, #48	; 0x30
   1efe8:	mov	r1, #0
   1efec:	bl	10eac <memset@plt>
   1eff0:	mvn	r3, #0
   1eff4:	cmp	r5, #0
   1eff8:	strb	r7, [r4]
   1effc:	strh	r3, [r4, #34]	; 0x22
   1f000:	beq	1f020 <fputs@plt+0xdf58>
   1f004:	cmp	r6, #0
   1f008:	bne	1f068 <fputs@plt+0xdfa0>
   1f00c:	ldr	r3, [r4, #4]
   1f010:	orr	r3, r3, #1024	; 0x400
   1f014:	str	r3, [r4, #4]
   1f018:	ldr	r3, [sp, #4]
   1f01c:	str	r3, [r4, #8]
   1f020:	mov	r3, #1
   1f024:	str	r3, [r4, #24]
   1f028:	mov	r0, r4
   1f02c:	add	sp, sp, #8
   1f030:	pop	{r4, r5, r6, r7, r8, pc}
   1f034:	cmp	r1, #132	; 0x84
   1f038:	beq	1f048 <fputs@plt+0xdf80>
   1f03c:	ldr	r6, [r5, #4]
   1f040:	add	r6, r6, #1
   1f044:	b	1efcc <fputs@plt+0xdf04>
   1f048:	ldr	r0, [r5]
   1f04c:	cmp	r0, #0
   1f050:	beq	1f03c <fputs@plt+0xdf74>
   1f054:	add	r1, sp, #4
   1f058:	bl	14b7c <fputs@plt+0x3ab4>
   1f05c:	cmp	r0, #0
   1f060:	beq	1f03c <fputs@plt+0xdf74>
   1f064:	b	1efc8 <fputs@plt+0xdf00>
   1f068:	add	r3, r4, #48	; 0x30
   1f06c:	str	r3, [r4, #8]
   1f070:	ldr	r2, [r5, #4]
   1f074:	cmp	r2, #0
   1f078:	beq	1f08c <fputs@plt+0xdfc4>
   1f07c:	mov	r0, r3
   1f080:	ldr	r1, [r5]
   1f084:	bl	10f3c <memcpy@plt>
   1f088:	mov	r3, r0
   1f08c:	ldr	r2, [r5, #4]
   1f090:	mov	r1, #0
   1f094:	cmp	r8, r1
   1f098:	cmpne	r6, #2
   1f09c:	strb	r1, [r3, r2]
   1f0a0:	ble	1f020 <fputs@plt+0xdf58>
   1f0a4:	ldr	r3, [r5]
   1f0a8:	ldrb	r5, [r3]
   1f0ac:	cmp	r5, #39	; 0x27
   1f0b0:	beq	1f0d4 <fputs@plt+0xe00c>
   1f0b4:	cmp	r5, #91	; 0x5b
   1f0b8:	cmpne	r5, #34	; 0x22
   1f0bc:	moveq	r3, #1
   1f0c0:	movne	r3, #0
   1f0c4:	cmp	r5, #96	; 0x60
   1f0c8:	orreq	r3, r3, #1
   1f0cc:	cmp	r3, r1
   1f0d0:	beq	1f020 <fputs@plt+0xdf58>
   1f0d4:	ldr	r0, [r4, #8]
   1f0d8:	bl	13fe8 <fputs@plt+0x2f20>
   1f0dc:	cmp	r5, #34	; 0x22
   1f0e0:	ldreq	r3, [r4, #4]
   1f0e4:	orreq	r3, r3, #64	; 0x40
   1f0e8:	streq	r3, [r4, #4]
   1f0ec:	b	1f020 <fputs@plt+0xdf58>
   1f0f0:	push	{r4, r5, r6, r7, r8, lr}
   1f0f4:	subs	r6, r1, #0
   1f0f8:	mov	r4, r2
   1f0fc:	beq	1f188 <fputs@plt+0xe0c0>
   1f100:	cmp	r2, #0
   1f104:	beq	1f190 <fputs@plt+0xe0c8>
   1f108:	mov	r5, r0
   1f10c:	mov	r0, r6
   1f110:	bl	1b984 <fputs@plt+0xa8bc>
   1f114:	cmp	r0, #0
   1f118:	beq	1f14c <fputs@plt+0xe084>
   1f11c:	mov	r1, r6
   1f120:	mov	r0, r5
   1f124:	bl	1e430 <fputs@plt+0xd368>
   1f128:	mov	r1, r4
   1f12c:	mov	r0, r5
   1f130:	bl	1e430 <fputs@plt+0xd368>
   1f134:	mov	r0, r5
   1f138:	mov	r3, #0
   1f13c:	ldr	r2, [pc, #84]	; 1f198 <fputs@plt+0xe0d0>
   1f140:	mov	r1, #132	; 0x84
   1f144:	pop	{r4, r5, r6, r7, r8, lr}
   1f148:	b	1efa8 <fputs@plt+0xdee0>
   1f14c:	mov	r0, r4
   1f150:	bl	1b984 <fputs@plt+0xa8bc>
   1f154:	subs	r3, r0, #0
   1f158:	bne	1f11c <fputs@plt+0xe054>
   1f15c:	mov	r2, r3
   1f160:	mov	r1, #72	; 0x48
   1f164:	mov	r0, r5
   1f168:	bl	1efa8 <fputs@plt+0xdee0>
   1f16c:	mov	r3, r4
   1f170:	mov	r2, r6
   1f174:	mov	r7, r0
   1f178:	mov	r1, r0
   1f17c:	mov	r0, r5
   1f180:	bl	1e66c <fputs@plt+0xd5a4>
   1f184:	mov	r4, r7
   1f188:	mov	r0, r4
   1f18c:	pop	{r4, r5, r6, r7, r8, pc}
   1f190:	mov	r4, r6
   1f194:	b	1f188 <fputs@plt+0xe0c0>
   1f198:	andeq	r3, r7, r0, lsr #12
   1f19c:	push	{r4, r5, r6, r7, r8, lr}
   1f1a0:	mov	r6, r3
   1f1a4:	mov	r3, #0
   1f1a8:	mov	r7, r1
   1f1ac:	mov	r5, r2
   1f1b0:	mov	r1, #152	; 0x98
   1f1b4:	mov	r2, r3
   1f1b8:	bl	1efa8 <fputs@plt+0xdee0>
   1f1bc:	subs	r4, r0, #0
   1f1c0:	beq	1f228 <fputs@plt+0xe160>
   1f1c4:	mov	r3, #72	; 0x48
   1f1c8:	mla	r5, r3, r5, r7
   1f1cc:	ldr	r3, [r5, #24]
   1f1d0:	ldr	r2, [r5, #52]	; 0x34
   1f1d4:	str	r3, [r4, #44]	; 0x2c
   1f1d8:	ldrsh	r3, [r3, #32]
   1f1dc:	str	r2, [r4, #28]
   1f1e0:	cmp	r3, r6
   1f1e4:	mvneq	r3, #0
   1f1e8:	strheq	r3, [r4, #32]
   1f1ec:	beq	1f21c <fputs@plt+0xe154>
   1f1f0:	cmp	r6, #63	; 0x3f
   1f1f4:	movlt	r2, r6
   1f1f8:	movge	r2, #63	; 0x3f
   1f1fc:	strh	r6, [r4, #32]
   1f200:	mov	r0, #1
   1f204:	mov	r1, #0
   1f208:	bl	70128 <fputs@plt+0x5f060>
   1f20c:	ldrd	r2, [r5, #64]	; 0x40
   1f210:	orr	r0, r0, r2
   1f214:	orr	r1, r1, r3
   1f218:	strd	r0, [r5, #64]	; 0x40
   1f21c:	ldr	r3, [r4, #4]
   1f220:	orr	r3, r3, #4
   1f224:	str	r3, [r4, #4]
   1f228:	mov	r0, r4
   1f22c:	pop	{r4, r5, r6, r7, r8, pc}
   1f230:	cmp	r2, #0
   1f234:	push	{r0, r1, r2, r4, r5, lr}
   1f238:	mov	r4, r0
   1f23c:	mov	r5, r1
   1f240:	mov	r0, r2
   1f244:	str	r2, [sp]
   1f248:	beq	1f250 <fputs@plt+0xe188>
   1f24c:	bl	1839c <fputs@plt+0x72d4>
   1f250:	str	r0, [sp, #4]
   1f254:	mov	r3, #0
   1f258:	mov	r2, sp
   1f25c:	mov	r1, r5
   1f260:	mov	r0, r4
   1f264:	bl	1efa8 <fputs@plt+0xdee0>
   1f268:	add	sp, sp, #12
   1f26c:	pop	{r4, r5, pc}
   1f270:	push	{r0, r1, r2, r4, r5, lr}
   1f274:	mov	r5, r0
   1f278:	mov	r0, r2
   1f27c:	mov	r4, r1
   1f280:	str	r2, [sp]
   1f284:	bl	1839c <fputs@plt+0x72d4>
   1f288:	cmp	r0, #0
   1f28c:	str	r0, [sp, #4]
   1f290:	bne	1f2a0 <fputs@plt+0xe1d8>
   1f294:	mov	r0, r4
   1f298:	add	sp, sp, #12
   1f29c:	pop	{r4, r5, pc}
   1f2a0:	mov	r3, #0
   1f2a4:	mov	r2, sp
   1f2a8:	mov	r1, #95	; 0x5f
   1f2ac:	ldr	r0, [r5]
   1f2b0:	bl	1efa8 <fputs@plt+0xdee0>
   1f2b4:	cmp	r0, #0
   1f2b8:	beq	1f294 <fputs@plt+0xe1cc>
   1f2bc:	ldr	r3, [r0, #4]
   1f2c0:	str	r4, [r0, #12]
   1f2c4:	orr	r3, r3, #4352	; 0x1100
   1f2c8:	str	r3, [r0, #4]
   1f2cc:	b	1f298 <fputs@plt+0xe1d0>
   1f2d0:	push	{r4, r5, r6, r7, r8, lr}
   1f2d4:	mov	r5, r0
   1f2d8:	ldr	r6, [r0]
   1f2dc:	mov	r8, r1
   1f2e0:	mov	r7, r2
   1f2e4:	mov	r1, #157	; 0x9d
   1f2e8:	mov	r2, #0
   1f2ec:	mov	r0, r6
   1f2f0:	mov	r4, r3
   1f2f4:	bl	1f230 <fputs@plt+0xe168>
   1f2f8:	cmp	r0, #0
   1f2fc:	popeq	{r4, r5, r6, r7, r8, pc}
   1f300:	cmp	r4, #0
   1f304:	blt	1f350 <fputs@plt+0xe288>
   1f308:	ldrsh	r3, [r8, #32]
   1f30c:	cmp	r3, r4
   1f310:	beq	1f350 <fputs@plt+0xe288>
   1f314:	ldr	r3, [r8, #4]
   1f318:	mov	r1, r0
   1f31c:	add	r3, r3, r4, lsl #4
   1f320:	add	r4, r4, r7
   1f324:	add	r4, r4, #1
   1f328:	str	r4, [r0, #28]
   1f32c:	ldrb	r2, [r3, #13]
   1f330:	strb	r2, [r0, #1]
   1f334:	ldr	r2, [r3, #8]
   1f338:	mov	r0, r5
   1f33c:	cmp	r2, #0
   1f340:	ldreq	r3, [r6, #8]
   1f344:	pop	{r4, r5, r6, r7, r8, lr}
   1f348:	ldreq	r2, [r3]
   1f34c:	b	1f270 <fputs@plt+0xe1a8>
   1f350:	mov	r3, #68	; 0x44
   1f354:	str	r7, [r0, #28]
   1f358:	strb	r3, [r0, #1]
   1f35c:	pop	{r4, r5, r6, r7, r8, pc}
   1f360:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1f364:	mov	r9, r2
   1f368:	ldr	r3, [r0, #16]
   1f36c:	ldr	r2, [r0, #12]
   1f370:	mov	r4, r0
   1f374:	cmp	r2, r3
   1f378:	mov	r6, r1
   1f37c:	blt	1f438 <fputs@plt+0xe370>
   1f380:	ldr	r2, [r0]
   1f384:	ldr	r7, [r0, #20]
   1f388:	ldr	r2, [r2]
   1f38c:	ldr	r5, [r2]
   1f390:	mov	r2, #96	; 0x60
   1f394:	mov	r0, r5
   1f398:	mul	r2, r2, r3
   1f39c:	mov	r3, #0
   1f3a0:	bl	1ed14 <fputs@plt+0xdc4c>
   1f3a4:	cmp	r0, #0
   1f3a8:	str	r0, [r4, #20]
   1f3ac:	bne	1f3d4 <fputs@plt+0xe30c>
   1f3b0:	tst	r9, #1
   1f3b4:	beq	1f3c4 <fputs@plt+0xe2fc>
   1f3b8:	mov	r1, r6
   1f3bc:	mov	r0, r5
   1f3c0:	bl	1e430 <fputs@plt+0xd368>
   1f3c4:	str	r7, [r4, #20]
   1f3c8:	mov	r7, #0
   1f3cc:	mov	r0, r7
   1f3d0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1f3d4:	ldr	r3, [r4, #12]
   1f3d8:	mov	r2, #48	; 0x30
   1f3dc:	mov	r1, r7
   1f3e0:	mul	r2, r2, r3
   1f3e4:	bl	10f3c <memcpy@plt>
   1f3e8:	add	r3, r4, #24
   1f3ec:	cmp	r7, r3
   1f3f0:	beq	1f400 <fputs@plt+0xe338>
   1f3f4:	mov	r1, r7
   1f3f8:	mov	r0, r5
   1f3fc:	bl	1d524 <fputs@plt+0xc45c>
   1f400:	ldr	r1, [r4, #20]
   1f404:	mov	r0, r5
   1f408:	bl	1d4c4 <fputs@plt+0xc3fc>
   1f40c:	mov	r1, #48	; 0x30
   1f410:	bl	6fcc0 <fputs@plt+0x5ebf8>
   1f414:	ldr	r3, [r4, #12]
   1f418:	ldr	ip, [r4, #20]
   1f41c:	mov	r1, #0
   1f420:	sub	r2, r0, r3
   1f424:	str	r0, [r4, #16]
   1f428:	mov	r0, #48	; 0x30
   1f42c:	mul	r2, r0, r2
   1f430:	mla	r0, r0, r3, ip
   1f434:	bl	10eac <memset@plt>
   1f438:	ldr	r7, [r4, #12]
   1f43c:	mov	r8, #48	; 0x30
   1f440:	ldr	sl, [r4, #20]
   1f444:	mul	r8, r8, r7
   1f448:	add	r3, r7, #1
   1f44c:	cmp	r6, #0
   1f450:	str	r3, [r4, #12]
   1f454:	add	r5, sl, r8
   1f458:	beq	1f4a0 <fputs@plt+0xe3d8>
   1f45c:	ldr	r3, [r6, #4]
   1f460:	tst	r3, #262144	; 0x40000
   1f464:	beq	1f4a0 <fputs@plt+0xe3d8>
   1f468:	ldr	r0, [r6, #28]
   1f46c:	asr	r1, r0, #31
   1f470:	bl	14d98 <fputs@plt+0x3cd0>
   1f474:	sub	r0, r0, #268	; 0x10c
   1f478:	sub	r0, r0, #2
   1f47c:	strh	r0, [r5, #16]
   1f480:	mov	r0, r6
   1f484:	bl	16584 <fputs@plt+0x54bc>
   1f488:	mvn	r3, #0
   1f48c:	str	r0, [sl, r8]
   1f490:	strh	r9, [r5, #20]
   1f494:	str	r4, [r5, #24]
   1f498:	str	r3, [r5, #4]
   1f49c:	b	1f3cc <fputs@plt+0xe304>
   1f4a0:	mov	r3, #1
   1f4a4:	strh	r3, [r5, #16]
   1f4a8:	b	1f480 <fputs@plt+0xe3b8>
   1f4ac:	push	{r4, r5, r6, lr}
   1f4b0:	mov	r5, r0
   1f4b4:	mov	r6, r2
   1f4b8:	mov	r0, r1
   1f4bc:	bl	16584 <fputs@plt+0x54bc>
   1f4c0:	strb	r6, [r5, #8]
   1f4c4:	subs	r4, r0, #0
   1f4c8:	popeq	{r4, r5, r6, pc}
   1f4cc:	ldrb	r3, [r4]
   1f4d0:	cmp	r3, r6
   1f4d4:	beq	1f4e8 <fputs@plt+0xe420>
   1f4d8:	mov	r0, r5
   1f4dc:	mov	r2, #0
   1f4e0:	pop	{r4, r5, r6, lr}
   1f4e4:	b	1f360 <fputs@plt+0xe298>
   1f4e8:	ldr	r1, [r4, #12]
   1f4ec:	mov	r2, r6
   1f4f0:	mov	r0, r5
   1f4f4:	bl	1f4ac <fputs@plt+0xe3e4>
   1f4f8:	ldr	r1, [r4, #16]
   1f4fc:	b	1f4b8 <fputs@plt+0xe3f0>
   1f500:	ldrh	r3, [r1, #44]	; 0x2c
   1f504:	cmp	r3, r2
   1f508:	bge	1f56c <fputs@plt+0xe4a4>
   1f50c:	push	{r4, r5, r6, r7, r8, lr}
   1f510:	add	r5, r2, #7
   1f514:	bic	r5, r5, #7
   1f518:	mov	r3, #0
   1f51c:	lsl	r2, r5, #2
   1f520:	mov	r6, r0
   1f524:	mov	r4, r1
   1f528:	bl	1ed14 <fputs@plt+0xdc4c>
   1f52c:	subs	r7, r0, #0
   1f530:	beq	1f574 <fputs@plt+0xe4ac>
   1f534:	ldrh	r2, [r4, #44]	; 0x2c
   1f538:	ldr	r1, [r4, #48]	; 0x30
   1f53c:	lsl	r2, r2, #2
   1f540:	bl	10f3c <memcpy@plt>
   1f544:	ldr	r1, [r4, #48]	; 0x30
   1f548:	add	r3, r4, #56	; 0x38
   1f54c:	cmp	r1, r3
   1f550:	beq	1f55c <fputs@plt+0xe494>
   1f554:	mov	r0, r6
   1f558:	bl	1d524 <fputs@plt+0xc45c>
   1f55c:	str	r7, [r4, #48]	; 0x30
   1f560:	strh	r5, [r4, #44]	; 0x2c
   1f564:	mov	r0, #0
   1f568:	pop	{r4, r5, r6, r7, r8, pc}
   1f56c:	mov	r0, #0
   1f570:	bx	lr
   1f574:	mov	r0, #7
   1f578:	pop	{r4, r5, r6, r7, r8, pc}
   1f57c:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   1f580:	mov	r3, r0
   1f584:	ldr	r0, [r0, #16]
   1f588:	mov	r5, r1
   1f58c:	cmp	r0, #0
   1f590:	beq	1f5cc <fputs@plt+0xe504>
   1f594:	ldrh	r3, [r1, #40]	; 0x28
   1f598:	cmp	r3, #0
   1f59c:	bne	1f5b0 <fputs@plt+0xe4e8>
   1f5a0:	mov	r6, #0
   1f5a4:	mov	r0, r6
   1f5a8:	add	sp, sp, #8
   1f5ac:	pop	{r4, r5, r6, r7, r8, pc}
   1f5b0:	ldrsh	r3, [r1, #22]
   1f5b4:	str	r3, [sp, #4]
   1f5b8:	ldrsh	r3, [r1, #20]
   1f5bc:	str	r3, [sp]
   1f5c0:	ldrd	r2, [r1]
   1f5c4:	bl	17820 <fputs@plt+0x6758>
   1f5c8:	b	1f5a0 <fputs@plt+0xe4d8>
   1f5cc:	ldr	r7, [r3]
   1f5d0:	ldr	r3, [r7]
   1f5d4:	ldr	r6, [r3]
   1f5d8:	ldr	r3, [r1, #36]	; 0x24
   1f5dc:	tst	r3, #512	; 0x200
   1f5e0:	ldrne	r4, [r7, #16]
   1f5e4:	bne	1f6f8 <fputs@plt+0xe630>
   1f5e8:	add	r0, r7, #16
   1f5ec:	mov	r1, r5
   1f5f0:	bl	17af4 <fputs@plt+0x6a2c>
   1f5f4:	subs	r7, r0, #0
   1f5f8:	beq	1f5a0 <fputs@plt+0xe4d8>
   1f5fc:	ldr	r4, [r7]
   1f600:	cmp	r4, #0
   1f604:	addne	r7, r4, #52	; 0x34
   1f608:	bne	1f76c <fputs@plt+0xe6a4>
   1f60c:	mov	r0, r6
   1f610:	mov	r2, #72	; 0x48
   1f614:	mov	r3, #0
   1f618:	bl	1ed14 <fputs@plt+0xdc4c>
   1f61c:	cmp	r0, #0
   1f620:	mov	r4, r0
   1f624:	str	r0, [r7]
   1f628:	moveq	r6, #7
   1f62c:	beq	1f5a4 <fputs@plt+0xe4dc>
   1f630:	add	r3, r0, #56	; 0x38
   1f634:	str	r3, [r0, #48]	; 0x30
   1f638:	mov	r2, #3
   1f63c:	mov	r3, #0
   1f640:	strh	r3, [r0, #40]	; 0x28
   1f644:	strh	r2, [r0, #44]	; 0x2c
   1f648:	str	r3, [r0, #36]	; 0x24
   1f64c:	str	r3, [r0, #52]	; 0x34
   1f650:	mov	r0, r6
   1f654:	mov	r1, r4
   1f658:	bl	1d9ac <fputs@plt+0xc8e4>
   1f65c:	mov	r0, r6
   1f660:	ldrh	r2, [r5, #40]	; 0x28
   1f664:	mov	r1, r4
   1f668:	bl	1f500 <fputs@plt+0xe438>
   1f66c:	subs	r6, r0, #0
   1f670:	beq	1f77c <fputs@plt+0xe6b4>
   1f674:	mov	r6, #7
   1f678:	mov	r2, #0
   1f67c:	str	r2, [r4, #24]
   1f680:	str	r2, [r4, #28]
   1f684:	str	r2, [r4, #32]
   1f688:	ldr	r3, [r4, #36]	; 0x24
   1f68c:	tst	r3, #1024	; 0x400
   1f690:	bne	1f5a4 <fputs@plt+0xe4dc>
   1f694:	ldr	r3, [r4, #28]
   1f698:	cmp	r3, #0
   1f69c:	beq	1f5a4 <fputs@plt+0xe4dc>
   1f6a0:	ldr	r3, [r3, #44]	; 0x2c
   1f6a4:	cmp	r3, #0
   1f6a8:	streq	r3, [r4, #28]
   1f6ac:	b	1f5a4 <fputs@plt+0xe4dc>
   1f6b0:	ldrb	r2, [r4, #16]
   1f6b4:	ldrb	r3, [r5, #16]
   1f6b8:	cmp	r2, r3
   1f6bc:	bne	1f6f4 <fputs@plt+0xe62c>
   1f6c0:	ldr	r3, [r4, #36]	; 0x24
   1f6c4:	tst	r3, #512	; 0x200
   1f6c8:	beq	1f6f4 <fputs@plt+0xe62c>
   1f6cc:	mov	r1, r5
   1f6d0:	mov	r0, r4
   1f6d4:	bl	17a24 <fputs@plt+0x695c>
   1f6d8:	cmp	r0, #0
   1f6dc:	beq	1f704 <fputs@plt+0xe63c>
   1f6e0:	ldrsh	r3, [r4, #20]
   1f6e4:	strh	r3, [r5, #20]
   1f6e8:	ldrh	r3, [r4, #22]
   1f6ec:	sub	r3, r3, #1
   1f6f0:	strh	r3, [r5, #22]
   1f6f4:	ldr	r4, [r4, #52]	; 0x34
   1f6f8:	cmp	r4, #0
   1f6fc:	bne	1f6b0 <fputs@plt+0xe5e8>
   1f700:	b	1f5e8 <fputs@plt+0xe520>
   1f704:	mov	r1, r4
   1f708:	mov	r0, r5
   1f70c:	bl	17a24 <fputs@plt+0x695c>
   1f710:	cmp	r0, #0
   1f714:	beq	1f6f4 <fputs@plt+0xe62c>
   1f718:	ldrsh	r3, [r4, #20]
   1f71c:	strh	r3, [r5, #20]
   1f720:	ldrh	r3, [r4, #22]
   1f724:	add	r3, r3, #1
   1f728:	b	1f6f0 <fputs@plt+0xe628>
   1f72c:	mov	r0, r7
   1f730:	mov	r1, r5
   1f734:	bl	17af4 <fputs@plt+0x6a2c>
   1f738:	subs	r7, r0, #0
   1f73c:	beq	1f650 <fputs@plt+0xe588>
   1f740:	ldr	r8, [r7]
   1f744:	cmp	r8, #0
   1f748:	beq	1f650 <fputs@plt+0xe588>
   1f74c:	ldr	r3, [r8, #52]	; 0x34
   1f750:	mov	r1, r8
   1f754:	mov	r0, r6
   1f758:	str	r3, [r7]
   1f75c:	bl	1da28 <fputs@plt+0xc960>
   1f760:	mov	r1, r8
   1f764:	mov	r0, r6
   1f768:	bl	1d524 <fputs@plt+0xc45c>
   1f76c:	ldr	r3, [r7]
   1f770:	cmp	r3, #0
   1f774:	bne	1f72c <fputs@plt+0xe664>
   1f778:	b	1f650 <fputs@plt+0xe588>
   1f77c:	mov	r3, r5
   1f780:	mov	r2, r4
   1f784:	add	r1, r5, #44	; 0x2c
   1f788:	ldr	r0, [r3], #4
   1f78c:	cmp	r3, r1
   1f790:	str	r0, [r2], #4
   1f794:	bne	1f788 <fputs@plt+0xe6c0>
   1f798:	ldrh	r2, [r4, #40]	; 0x28
   1f79c:	ldr	r1, [r5, #48]	; 0x30
   1f7a0:	ldr	r0, [r4, #48]	; 0x30
   1f7a4:	lsl	r2, r2, #2
   1f7a8:	bl	10f3c <memcpy@plt>
   1f7ac:	ldr	r3, [r5, #36]	; 0x24
   1f7b0:	ands	r2, r3, #1024	; 0x400
   1f7b4:	movne	r3, #0
   1f7b8:	strbne	r3, [r5, #28]
   1f7bc:	bne	1f688 <fputs@plt+0xe5c0>
   1f7c0:	tst	r3, #16384	; 0x4000
   1f7c4:	strne	r2, [r5, #28]
   1f7c8:	b	1f688 <fputs@plt+0xe5c0>
   1f7cc:	ldrb	r3, [r2, #42]	; 0x2a
   1f7d0:	tst	r3, #8
   1f7d4:	bne	1f7e0 <fputs@plt+0xe718>
   1f7d8:	mov	r0, #0
   1f7dc:	bx	lr
   1f7e0:	push	{r4, r5, r6, lr}
   1f7e4:	ldr	r4, [r0, #416]	; 0x1a0
   1f7e8:	cmp	r4, #0
   1f7ec:	moveq	r4, r0
   1f7f0:	ldr	r3, [r4, #412]	; 0x19c
   1f7f4:	cmp	r3, #0
   1f7f8:	beq	1f840 <fputs@plt+0xe778>
   1f7fc:	ldr	ip, [r3, #4]
   1f800:	cmp	r2, ip
   1f804:	bne	1f810 <fputs@plt+0xe748>
   1f808:	ldr	r0, [r3, #12]
   1f80c:	pop	{r4, r5, r6, pc}
   1f810:	ldr	r3, [r3]
   1f814:	b	1f7f4 <fputs@plt+0xe72c>
   1f818:	ldr	r2, [r4, #412]	; 0x19c
   1f81c:	str	r2, [r3]
   1f820:	ldr	r2, [r4, #76]	; 0x4c
   1f824:	str	r3, [r4, #412]	; 0x19c
   1f828:	add	r1, r2, #2
   1f82c:	add	r2, r2, #3
   1f830:	stmib	r3, {r5, r6}
   1f834:	str	r1, [r3, #12]
   1f838:	str	r2, [r4, #76]	; 0x4c
   1f83c:	b	1f808 <fputs@plt+0xe740>
   1f840:	mov	r3, #0
   1f844:	mov	r5, r2
   1f848:	ldr	r0, [r0]
   1f84c:	mov	r2, #16
   1f850:	mov	r6, r1
   1f854:	bl	1ed14 <fputs@plt+0xdc4c>
   1f858:	subs	r3, r0, #0
   1f85c:	bne	1f818 <fputs@plt+0xe750>
   1f860:	mov	r0, #0
   1f864:	pop	{r4, r5, r6, pc}
   1f868:	ldrh	r3, [r0, #24]
   1f86c:	push	{r4, lr}
   1f870:	mov	r4, r0
   1f874:	cmp	r3, #0
   1f878:	bne	1f8b0 <fputs@plt+0xe7e8>
   1f87c:	mov	r2, #1016	; 0x3f8
   1f880:	mov	r3, #0
   1f884:	ldr	r0, [r0, #4]
   1f888:	bl	1ed14 <fputs@plt+0xdc4c>
   1f88c:	cmp	r0, #0
   1f890:	popeq	{r4, pc}
   1f894:	ldr	r3, [r4]
   1f898:	str	r3, [r0]
   1f89c:	str	r0, [r4]
   1f8a0:	mov	r3, #63	; 0x3f
   1f8a4:	add	r0, r0, #8
   1f8a8:	str	r0, [r4, #16]
   1f8ac:	strh	r3, [r4, #24]
   1f8b0:	ldrh	r3, [r4, #24]
   1f8b4:	ldr	r0, [r4, #16]
   1f8b8:	sub	r3, r3, #1
   1f8bc:	strh	r3, [r4, #24]
   1f8c0:	add	r3, r0, #16
   1f8c4:	str	r3, [r4, #16]
   1f8c8:	pop	{r4, pc}
   1f8cc:	push	{r4, r6, r7, r8, r9, lr}
   1f8d0:	mov	r4, r0
   1f8d4:	mov	r8, r2
   1f8d8:	mov	r9, r3
   1f8dc:	bl	1f868 <fputs@plt+0xe7a0>
   1f8e0:	cmp	r0, #0
   1f8e4:	popeq	{r4, r6, r7, r8, r9, pc}
   1f8e8:	ldr	r2, [r4, #12]
   1f8ec:	mov	r3, #0
   1f8f0:	cmp	r2, r3
   1f8f4:	strd	r8, [r0]
   1f8f8:	str	r3, [r0, #8]
   1f8fc:	streq	r0, [r4, #8]
   1f900:	beq	1f928 <fputs@plt+0xe860>
   1f904:	ldrh	r3, [r4, #26]
   1f908:	tst	r3, #1
   1f90c:	beq	1f924 <fputs@plt+0xe85c>
   1f910:	ldrd	r6, [r2]
   1f914:	cmp	r6, r8
   1f918:	sbcs	r1, r7, r9
   1f91c:	bicge	r3, r3, #1
   1f920:	strhge	r3, [r4, #26]
   1f924:	str	r0, [r2, #8]
   1f928:	str	r0, [r4, #12]
   1f92c:	pop	{r4, r6, r7, r8, r9, pc}
   1f930:	cmp	r0, #0
   1f934:	beq	1f93c <fputs@plt+0xe874>
   1f938:	b	1ed14 <fputs@plt+0xdc4c>
   1f93c:	push	{r4, r5}
   1f940:	mov	r0, r2
   1f944:	mov	r1, r3
   1f948:	pop	{r4, r5}
   1f94c:	b	1de8c <fputs@plt+0xcdc4>
   1f950:	ldr	r3, [r0, #8]
   1f954:	push	{r4, lr}
   1f958:	cmp	r3, #0
   1f95c:	mov	r4, r0
   1f960:	beq	1f9d0 <fputs@plt+0xe908>
   1f964:	ldr	r2, [r0, #12]
   1f968:	mov	r1, #0
   1f96c:	strb	r1, [r3, r2]
   1f970:	ldr	r3, [r0, #20]
   1f974:	cmp	r3, r1
   1f978:	beq	1f9d0 <fputs@plt+0xe908>
   1f97c:	ldrb	r3, [r0, #25]
   1f980:	tst	r3, #4
   1f984:	bne	1f9d0 <fputs@plt+0xe908>
   1f988:	ldr	r2, [r0, #12]
   1f98c:	mov	r3, #0
   1f990:	add	r2, r2, #1
   1f994:	ldr	r0, [r0]
   1f998:	bl	1f930 <fputs@plt+0xe868>
   1f99c:	cmp	r0, #0
   1f9a0:	moveq	r2, #1
   1f9a4:	str	r0, [r4, #8]
   1f9a8:	strbeq	r2, [r4, #24]
   1f9ac:	streq	r0, [r4, #16]
   1f9b0:	beq	1f9d0 <fputs@plt+0xe908>
   1f9b4:	ldr	r2, [r4, #12]
   1f9b8:	ldr	r1, [r4, #4]
   1f9bc:	add	r2, r2, #1
   1f9c0:	bl	10f3c <memcpy@plt>
   1f9c4:	ldrb	r3, [r4, #25]
   1f9c8:	orr	r3, r3, #4
   1f9cc:	strb	r3, [r4, #25]
   1f9d0:	ldr	r0, [r4, #8]
   1f9d4:	pop	{r4, pc}
   1f9d8:	push	{r4, r5, r6, lr}
   1f9dc:	mov	r5, r2
   1f9e0:	bl	1f930 <fputs@plt+0xe868>
   1f9e4:	subs	r4, r0, #0
   1f9e8:	beq	1f9f8 <fputs@plt+0xe930>
   1f9ec:	mov	r2, r5
   1f9f0:	mov	r1, #0
   1f9f4:	bl	10eac <memset@plt>
   1f9f8:	mov	r0, r4
   1f9fc:	pop	{r4, r5, r6, pc}
   1fa00:	mov	r3, #0
   1fa04:	push	{r4, lr}
   1fa08:	mov	r2, #40	; 0x28
   1fa0c:	mov	r4, r0
   1fa10:	bl	1f9d8 <fputs@plt+0xe910>
   1fa14:	cmp	r0, #0
   1fa18:	movne	r3, #1
   1fa1c:	strhne	r3, [r0, #8]
   1fa20:	strne	r4, [r0, #32]
   1fa24:	pop	{r4, pc}
   1fa28:	push	{r4, r5, r6, lr}
   1fa2c:	mov	r2, #208	; 0xd0
   1fa30:	ldr	r4, [r0]
   1fa34:	mov	r5, r0
   1fa38:	mov	r3, #0
   1fa3c:	mov	r0, r4
   1fa40:	bl	1f9d8 <fputs@plt+0xe910>
   1fa44:	cmp	r0, #0
   1fa48:	popeq	{r4, r5, r6, pc}
   1fa4c:	ldr	r3, [r4, #4]
   1fa50:	str	r4, [r0]
   1fa54:	cmp	r3, #0
   1fa58:	strne	r0, [r3, #48]	; 0x30
   1fa5c:	str	r3, [r0, #52]	; 0x34
   1fa60:	mov	r3, #0
   1fa64:	str	r3, [r0, #48]	; 0x30
   1fa68:	ldr	r3, [pc, #12]	; 1fa7c <fputs@plt+0xe9b4>
   1fa6c:	str	r0, [r4, #4]
   1fa70:	str	r3, [r0, #40]	; 0x28
   1fa74:	str	r5, [r0, #24]
   1fa78:	pop	{r4, r5, r6, pc}
   1fa7c:	ldrtcs	lr, [ip], r5, lsr #21
   1fa80:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1fa84:	subs	r5, r2, #0
   1fa88:	mov	r6, r0
   1fa8c:	mov	r7, r1
   1fa90:	beq	1fb5c <fputs@plt+0xea94>
   1fa94:	add	r9, r0, #364	; 0x16c
   1fa98:	mov	r1, r5
   1fa9c:	mov	r0, r9
   1faa0:	mov	r8, r3
   1faa4:	bl	14ef8 <fputs@plt+0x3e30>
   1faa8:	cmp	r8, #0
   1faac:	clz	r2, r0
   1fab0:	lsr	r2, r2, #5
   1fab4:	moveq	r2, #0
   1fab8:	cmp	r2, #0
   1fabc:	mov	r4, r0
   1fac0:	beq	1fb60 <fputs@plt+0xea98>
   1fac4:	mov	r0, r5
   1fac8:	bl	1839c <fputs@plt+0x72d4>
   1facc:	mov	r3, #0
   1fad0:	add	r2, r0, #61	; 0x3d
   1fad4:	mov	r8, r0
   1fad8:	mov	r0, r6
   1fadc:	bl	1f9d8 <fputs@plt+0xe910>
   1fae0:	subs	r4, r0, #0
   1fae4:	bne	1faf0 <fputs@plt+0xea28>
   1fae8:	mov	r0, #0
   1faec:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1faf0:	mov	r2, #1
   1faf4:	strb	r2, [r4, #4]
   1faf8:	mov	r2, #2
   1fafc:	add	r3, r4, #60	; 0x3c
   1fb00:	strb	r2, [r4, #24]
   1fb04:	mov	r2, #3
   1fb08:	mov	r1, r5
   1fb0c:	str	r3, [r4]
   1fb10:	str	r3, [r4, #20]
   1fb14:	str	r3, [r4, #40]	; 0x28
   1fb18:	strb	r2, [r4, #44]	; 0x2c
   1fb1c:	mov	r0, r3
   1fb20:	mov	r2, r8
   1fb24:	bl	10f3c <memcpy@plt>
   1fb28:	mov	r5, #0
   1fb2c:	mov	r2, r4
   1fb30:	strb	r5, [r0, r8]
   1fb34:	mov	r0, r9
   1fb38:	ldr	r1, [r4]
   1fb3c:	bl	1df64 <fputs@plt+0xce9c>
   1fb40:	subs	r1, r0, #0
   1fb44:	beq	1fb68 <fputs@plt+0xeaa0>
   1fb48:	mov	r0, r6
   1fb4c:	bl	1a2d0 <fputs@plt+0x9208>
   1fb50:	mov	r0, r6
   1fb54:	bl	1d524 <fputs@plt+0xc45c>
   1fb58:	b	1fae8 <fputs@plt+0xea20>
   1fb5c:	ldr	r4, [r0, #8]
   1fb60:	cmp	r4, #0
   1fb64:	beq	1fae8 <fputs@plt+0xea20>
   1fb68:	mov	r0, #20
   1fb6c:	mla	r0, r0, r7, r4
   1fb70:	sub	r0, r0, #20
   1fb74:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1fb78:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1fb7c:	sub	sp, sp, #20
   1fb80:	mov	sl, r3
   1fb84:	ldrb	r3, [sp, #56]	; 0x38
   1fb88:	mov	r6, r0
   1fb8c:	mov	r0, r1
   1fb90:	mov	r7, r1
   1fb94:	mov	fp, r2
   1fb98:	str	r3, [sp, #4]
   1fb9c:	bl	1839c <fputs@plt+0x72d4>
   1fba0:	add	r3, r6, #348	; 0x15c
   1fba4:	mov	r1, r7
   1fba8:	str	r3, [sp, #8]
   1fbac:	mov	r9, r0
   1fbb0:	mov	r0, r3
   1fbb4:	bl	14ef8 <fputs@plt+0x3e30>
   1fbb8:	mov	r3, #0
   1fbbc:	mov	r4, r3
   1fbc0:	mov	r5, r0
   1fbc4:	cmp	r5, #0
   1fbc8:	bne	1fcb0 <fputs@plt+0xebe8>
   1fbcc:	ldr	r2, [sp, #4]
   1fbd0:	cmp	r2, #0
   1fbd4:	bne	1fc20 <fputs@plt+0xeb58>
   1fbd8:	cmp	r4, #0
   1fbdc:	beq	1fbec <fputs@plt+0xeb24>
   1fbe0:	ldr	r2, [r6, #24]
   1fbe4:	tst	r2, #2097152	; 0x200000
   1fbe8:	beq	1fc20 <fputs@plt+0xeb58>
   1fbec:	ldrb	r2, [r7]
   1fbf0:	ldr	r3, [pc, #344]	; 1fd50 <fputs@plt+0xec88>
   1fbf4:	mov	r1, #23
   1fbf8:	add	r3, r3, r2
   1fbfc:	ldrb	r0, [r3, #64]	; 0x40
   1fc00:	add	r0, r0, r9
   1fc04:	bl	700ec <fputs@plt+0x5f024>
   1fc08:	ldr	r3, [pc, #324]	; 1fd54 <fputs@plt+0xec8c>
   1fc0c:	add	r1, r3, r1, lsl #2
   1fc10:	ldr	r8, [r1, #248]	; 0xf8
   1fc14:	cmp	r8, #0
   1fc18:	bne	1fcdc <fputs@plt+0xec14>
   1fc1c:	mov	r3, r8
   1fc20:	ldr	r2, [sp, #4]
   1fc24:	adds	r8, r2, #0
   1fc28:	movne	r8, #1
   1fc2c:	cmp	r3, #5
   1fc30:	movgt	r3, #0
   1fc34:	andle	r3, r8, #1
   1fc38:	cmp	r3, #0
   1fc3c:	beq	1fd28 <fputs@plt+0xec60>
   1fc40:	add	r2, r9, #29
   1fc44:	mov	r3, #0
   1fc48:	mov	r0, r6
   1fc4c:	bl	1f9d8 <fputs@plt+0xe910>
   1fc50:	subs	r4, r0, #0
   1fc54:	beq	1fca8 <fputs@plt+0xebe0>
   1fc58:	add	r3, r4, #28
   1fc5c:	str	r3, [r4, #20]
   1fc60:	add	r2, r9, #1
   1fc64:	mov	r1, r7
   1fc68:	mov	r0, r3
   1fc6c:	strb	fp, [r4]
   1fc70:	strh	sl, [r4, #2]
   1fc74:	bl	10f3c <memcpy@plt>
   1fc78:	mov	r2, r4
   1fc7c:	mov	r1, r0
   1fc80:	ldr	r0, [sp, #8]
   1fc84:	bl	1df64 <fputs@plt+0xce9c>
   1fc88:	cmp	r4, r0
   1fc8c:	strne	r0, [r4, #8]
   1fc90:	bne	1fd30 <fputs@plt+0xec68>
   1fc94:	mov	r0, r6
   1fc98:	mov	r1, r4
   1fc9c:	bl	1d524 <fputs@plt+0xc45c>
   1fca0:	mov	r0, r6
   1fca4:	bl	1a2d0 <fputs@plt+0x9208>
   1fca8:	mov	r4, r5
   1fcac:	b	1fd44 <fputs@plt+0xec7c>
   1fcb0:	mov	r0, r5
   1fcb4:	mov	r2, sl
   1fcb8:	mov	r1, fp
   1fcbc:	str	r3, [sp, #12]
   1fcc0:	bl	16f4c <fputs@plt+0x5e84>
   1fcc4:	ldr	r3, [sp, #12]
   1fcc8:	cmp	r3, r0
   1fccc:	movlt	r4, r5
   1fcd0:	movlt	r3, r0
   1fcd4:	ldr	r5, [r5, #8]
   1fcd8:	b	1fbc4 <fputs@plt+0xeafc>
   1fcdc:	mov	r1, r7
   1fce0:	ldr	r0, [r8, #20]
   1fce4:	bl	1407c <fputs@plt+0x2fb4>
   1fce8:	subs	r3, r0, #0
   1fcec:	ldrne	r8, [r8, #24]
   1fcf0:	bne	1fc14 <fputs@plt+0xeb4c>
   1fcf4:	mov	r0, r8
   1fcf8:	mov	r2, sl
   1fcfc:	mov	r1, fp
   1fd00:	str	r3, [sp, #12]
   1fd04:	bl	16f4c <fputs@plt+0x5e84>
   1fd08:	ldr	r3, [sp, #12]
   1fd0c:	cmp	r0, r3
   1fd10:	movgt	r4, r8
   1fd14:	ldr	r8, [r8, #8]
   1fd18:	movgt	r3, r0
   1fd1c:	cmp	r8, #0
   1fd20:	bne	1fcf4 <fputs@plt+0xec2c>
   1fd24:	b	1fc20 <fputs@plt+0xeb58>
   1fd28:	cmp	r4, #0
   1fd2c:	beq	1fca8 <fputs@plt+0xebe0>
   1fd30:	ldr	r3, [r4, #12]
   1fd34:	cmp	r3, #0
   1fd38:	orrne	r8, r8, #1
   1fd3c:	cmp	r8, #0
   1fd40:	beq	1fca8 <fputs@plt+0xebe0>
   1fd44:	mov	r0, r4
   1fd48:	add	sp, sp, #20
   1fd4c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fd50:			; <UNDEFINED> instruction: 0x00072ab8
   1fd54:	andeq	r1, r9, r0, lsr #15
   1fd58:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1fd5c:	add	r3, r1, #444	; 0x1bc
   1fd60:	ldr	fp, [r1, #72]	; 0x48
   1fd64:	ldr	r8, [r1, #84]	; 0x54
   1fd68:	ldr	r6, [r1, #76]	; 0x4c
   1fd6c:	sub	sp, sp, #36	; 0x24
   1fd70:	cmp	r8, #0
   1fd74:	add	r6, r6, fp
   1fd78:	ldrsh	sl, [r3]
   1fd7c:	ldr	r3, [r1, #400]	; 0x190
   1fd80:	moveq	r8, #1
   1fd84:	cmp	r6, #0
   1fd88:	str	r3, [sp, #16]
   1fd8c:	clz	r3, fp
   1fd90:	lsr	r3, r3, #5
   1fd94:	movle	r3, #0
   1fd98:	cmp	r3, #0
   1fd9c:	ldr	r3, [r0, #32]
   1fda0:	mov	r2, #20
   1fda4:	mov	r4, r0
   1fda8:	mul	r2, r2, r3
   1fdac:	ldr	r9, [r0]
   1fdb0:	add	r2, r2, #7
   1fdb4:	ldr	r0, [r0, #4]
   1fdb8:	ldr	r3, [r1, #92]	; 0x5c
   1fdbc:	bic	r2, r2, #7
   1fdc0:	add	r0, r0, r2
   1fdc4:	sub	r2, r3, r2
   1fdc8:	bic	r2, r2, #7
   1fdcc:	addne	r6, r6, #1
   1fdd0:	cmp	r2, #0
   1fdd4:	mov	r5, r1
   1fdd8:	str	r0, [sp, #20]
   1fddc:	str	r2, [sp, #24]
   1fde0:	ble	1fdec <fputs@plt+0xed24>
   1fde4:	mov	r1, #0
   1fde8:	bl	10eac <memset@plt>
   1fdec:	add	r1, sp, #16
   1fdf0:	mov	r0, r4
   1fdf4:	bl	1d5b8 <fputs@plt+0xc4f0>
   1fdf8:	ldrb	r3, [r5, #20]
   1fdfc:	cmp	r3, #0
   1fe00:	beq	1fe10 <fputs@plt+0xed48>
   1fe04:	ldrb	r3, [r5, #21]
   1fe08:	adds	r3, r3, #0
   1fe0c:	movne	r3, #1
   1fe10:	ldrb	r2, [r4, #89]	; 0x59
   1fe14:	mov	r7, #0
   1fe18:	bic	r2, r2, #16
   1fe1c:	orr	r3, r2, r3, lsl #4
   1fe20:	strb	r3, [r4, #89]	; 0x59
   1fe24:	ldrb	r3, [r5, #453]	; 0x1c5
   1fe28:	adds	r3, r3, #0
   1fe2c:	movne	r3, #1
   1fe30:	cmp	r6, #9
   1fe34:	movgt	r3, #0
   1fe38:	cmp	r3, #0
   1fe3c:	ldrb	r3, [r4, #87]	; 0x57
   1fe40:	movne	r6, #10
   1fe44:	bic	r3, r3, #1
   1fe48:	strb	r3, [r4, #87]	; 0x57
   1fe4c:	mov	r3, #40	; 0x28
   1fe50:	mul	r3, r3, r6
   1fe54:	str	r3, [sp, #4]
   1fe58:	add	r3, sl, sl, lsl #2
   1fe5c:	lsl	r3, r3, #3
   1fe60:	str	r3, [sp, #12]
   1fe64:	lsl	r3, fp, #2
   1fe68:	str	r3, [sp, #8]
   1fe6c:	ldr	r0, [r4, #8]
   1fe70:	str	r7, [sp, #28]
   1fe74:	cmp	r0, #0
   1fe78:	bne	1fe8c <fputs@plt+0xedc4>
   1fe7c:	ldr	r2, [sp, #4]
   1fe80:	mov	r1, r7
   1fe84:	add	r0, sp, #20
   1fe88:	bl	1b1c4 <fputs@plt+0xa0fc>
   1fe8c:	str	r0, [r4, #8]
   1fe90:	ldr	r0, [r4, #60]	; 0x3c
   1fe94:	cmp	r0, #0
   1fe98:	bne	1feac <fputs@plt+0xede4>
   1fe9c:	ldr	r2, [sp, #12]
   1fea0:	mov	r1, r7
   1fea4:	add	r0, sp, #20
   1fea8:	bl	1b1c4 <fputs@plt+0xa0fc>
   1feac:	str	r0, [r4, #60]	; 0x3c
   1feb0:	ldr	r0, [r4, #12]
   1feb4:	cmp	r0, #0
   1feb8:	bne	1fed0 <fputs@plt+0xee08>
   1febc:	ldr	r2, [sp, #16]
   1fec0:	mov	r1, r7
   1fec4:	add	r0, sp, #20
   1fec8:	lsl	r2, r2, #2
   1fecc:	bl	1b1c4 <fputs@plt+0xa0fc>
   1fed0:	str	r0, [r4, #12]
   1fed4:	ldr	r0, [r4, #56]	; 0x38
   1fed8:	cmp	r0, #0
   1fedc:	bne	1fef0 <fputs@plt+0xee28>
   1fee0:	ldr	r2, [sp, #8]
   1fee4:	mov	r1, r7
   1fee8:	add	r0, sp, #20
   1feec:	bl	1b1c4 <fputs@plt+0xa0fc>
   1fef0:	str	r0, [r4, #56]	; 0x38
   1fef4:	ldr	r0, [r4, #200]	; 0xc8
   1fef8:	cmp	r0, #0
   1fefc:	bne	1ff10 <fputs@plt+0xee48>
   1ff00:	mov	r2, r8
   1ff04:	mov	r1, r7
   1ff08:	add	r0, sp, #20
   1ff0c:	bl	1b1c4 <fputs@plt+0xa0fc>
   1ff10:	ldr	r2, [sp, #28]
   1ff14:	str	r0, [r4, #200]	; 0xc8
   1ff18:	cmp	r2, #0
   1ff1c:	bne	1ffc8 <fputs@plt+0xef00>
   1ff20:	ldr	r3, [r4, #60]	; 0x3c
   1ff24:	str	fp, [r4, #36]	; 0x24
   1ff28:	cmp	r3, #0
   1ff2c:	str	r8, [r4, #196]	; 0xc4
   1ff30:	bne	1fff4 <fputs@plt+0xef2c>
   1ff34:	ldr	r3, [r5, #448]	; 0x1c0
   1ff38:	ldr	r2, [r4, #8]
   1ff3c:	strh	r3, [r4, #70]	; 0x46
   1ff40:	ldr	r3, [r5, #476]	; 0x1dc
   1ff44:	str	r3, [r4, #64]	; 0x40
   1ff48:	mov	r3, #0
   1ff4c:	cmp	r2, r3
   1ff50:	str	r3, [r5, #448]	; 0x1c0
   1ff54:	str	r3, [r5, #476]	; 0x1dc
   1ff58:	addne	r2, r2, #8
   1ff5c:	strne	r6, [r4, #28]
   1ff60:	movne	r1, #128	; 0x80
   1ff64:	bne	2002c <fputs@plt+0xef64>
   1ff68:	ldrb	r3, [r5, #453]	; 0x1c5
   1ff6c:	ldrb	r2, [r4, #89]	; 0x59
   1ff70:	mov	r1, #2
   1ff74:	and	r3, r3, #3
   1ff78:	bic	r2, r2, #3
   1ff7c:	orr	r3, r3, r2
   1ff80:	strb	r3, [r4, #89]	; 0x59
   1ff84:	ldr	r3, [pc, #176]	; 2003c <fputs@plt+0xef74>
   1ff88:	mvn	r2, #0
   1ff8c:	str	r3, [r4, #40]	; 0x28
   1ff90:	mov	r3, #0
   1ff94:	str	r2, [r4, #76]	; 0x4c
   1ff98:	str	r3, [r4, #80]	; 0x50
   1ff9c:	str	r3, [r4, #92]	; 0x5c
   1ffa0:	strb	r2, [r4, #88]	; 0x58
   1ffa4:	str	r3, [r4, #104]	; 0x68
   1ffa8:	mov	r2, #0
   1ffac:	mov	r3, #0
   1ffb0:	strb	r1, [r4, #86]	; 0x56
   1ffb4:	mov	r1, #1
   1ffb8:	str	r1, [r4, #72]	; 0x48
   1ffbc:	strd	r2, [r4, #144]	; 0x90
   1ffc0:	add	sp, sp, #36	; 0x24
   1ffc4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ffc8:	asr	r3, r2, #31
   1ffcc:	mov	r0, r9
   1ffd0:	bl	1f9d8 <fputs@plt+0xe910>
   1ffd4:	ldr	r3, [sp, #28]
   1ffd8:	str	r3, [sp, #24]
   1ffdc:	str	r0, [r4, #172]	; 0xac
   1ffe0:	ldrb	r3, [r9, #69]	; 0x45
   1ffe4:	str	r0, [sp, #20]
   1ffe8:	cmp	r3, #0
   1ffec:	beq	1fe6c <fputs@plt+0xeda4>
   1fff0:	b	1ff20 <fputs@plt+0xee58>
   1fff4:	add	r3, r3, #8
   1fff8:	mov	r2, #0
   1fffc:	mov	r1, #1
   20000:	strh	sl, [r4, #68]	; 0x44
   20004:	cmp	r2, sl
   20008:	add	r3, r3, #40	; 0x28
   2000c:	bge	1ff34 <fputs@plt+0xee6c>
   20010:	strh	r1, [r3, #-40]	; 0xffffffd8
   20014:	str	r9, [r3, #-16]
   20018:	add	r2, r2, #1
   2001c:	b	20004 <fputs@plt+0xef3c>
   20020:	add	r3, r3, #1
   20024:	strh	r1, [r2, #-40]	; 0xffffffd8
   20028:	str	r9, [r2, #-16]
   2002c:	cmp	r6, r3
   20030:	add	r2, r2, #40	; 0x28
   20034:	bgt	20020 <fputs@plt+0xef58>
   20038:	b	1ff68 <fputs@plt+0xeea0>
   2003c:	ldcllt	13, cr0, [r2, #652]!	; 0x28c
   20040:	push	{r4, r5, r6, r7, r8, lr}
   20044:	mov	r6, #7
   20048:	mov	r7, r2
   2004c:	mul	r2, r6, r2
   20050:	mov	r4, r1
   20054:	asr	r3, r2, #31
   20058:	bl	1f9d8 <fputs@plt+0xe910>
   2005c:	subs	r5, r0, #0
   20060:	beq	200c4 <fputs@plt+0xeffc>
   20064:	ldrh	r2, [r4, #52]	; 0x34
   20068:	ldr	r1, [r4, #32]
   2006c:	lsl	r2, r2, #2
   20070:	bl	10f3c <memcpy@plt>
   20074:	ldrh	r2, [r4, #52]	; 0x34
   20078:	add	r3, r5, r7, lsl #2
   2007c:	ldr	r1, [r4, #4]
   20080:	str	r5, [r4, #32]
   20084:	lsl	r2, r2, #1
   20088:	mov	r0, r3
   2008c:	bl	10f3c <memcpy@plt>
   20090:	ldrh	r2, [r4, #52]	; 0x34
   20094:	ldr	r1, [r4, #28]
   20098:	add	r3, r0, r7, lsl #1
   2009c:	str	r0, [r4, #4]
   200a0:	mov	r0, r3
   200a4:	bl	10f3c <memcpy@plt>
   200a8:	ldrb	r3, [r4, #55]	; 0x37
   200ac:	strh	r7, [r4, #52]	; 0x34
   200b0:	orr	r3, r3, #16
   200b4:	strb	r3, [r4, #55]	; 0x37
   200b8:	str	r0, [r4, #28]
   200bc:	mov	r0, #0
   200c0:	pop	{r4, r5, r6, r7, r8, pc}
   200c4:	mov	r0, r6
   200c8:	pop	{r4, r5, r6, r7, r8, pc}
   200cc:	push	{r4, r5, r6, r7, r8, lr}
   200d0:	mov	r6, r3
   200d4:	mov	r3, #7
   200d8:	add	r3, r3, r1, lsl #2
   200dc:	mov	r4, #5
   200e0:	bic	r7, r3, #7
   200e4:	mov	r3, #9
   200e8:	smlabb	r4, r1, r4, r3
   200ec:	mov	r5, r1
   200f0:	bic	r4, r4, #7
   200f4:	add	r4, r4, r7
   200f8:	add	r4, r4, #56	; 0x38
   200fc:	add	r2, r4, r2
   20100:	asr	r3, r2, #31
   20104:	bl	1f9d8 <fputs@plt+0xe910>
   20108:	cmp	r0, #0
   2010c:	popeq	{r4, r5, r6, r7, r8, pc}
   20110:	add	r2, r5, #1
   20114:	add	r3, r0, #56	; 0x38
   20118:	str	r3, [r0, #32]
   2011c:	lsl	r2, r2, #1
   20120:	add	r3, r3, r7
   20124:	str	r3, [r0, #8]
   20128:	uxth	r5, r5
   2012c:	add	r3, r3, r2
   20130:	sub	r2, r2, #2
   20134:	str	r3, [r0, #4]
   20138:	strh	r5, [r0, #52]	; 0x34
   2013c:	add	r3, r3, r2
   20140:	sub	r5, r5, #1
   20144:	add	r4, r0, r4
   20148:	str	r3, [r0, #28]
   2014c:	strh	r5, [r0, #50]	; 0x32
   20150:	str	r4, [r6]
   20154:	pop	{r4, r5, r6, r7, r8, pc}
   20158:	push	{r4, r5, r6, r7, r8, lr}
   2015c:	mov	r6, r2
   20160:	ldr	r2, [r2, #4]
   20164:	mov	r3, #0
   20168:	add	r2, r2, #37	; 0x25
   2016c:	mov	r7, r1
   20170:	bl	1f9d8 <fputs@plt+0xe910>
   20174:	subs	r5, r0, #0
   20178:	beq	2019c <fputs@plt+0xf0d4>
   2017c:	add	r4, r5, #36	; 0x24
   20180:	ldm	r6, {r1, r2}
   20184:	mov	r0, r4
   20188:	bl	10f3c <memcpy@plt>
   2018c:	mov	r0, r4
   20190:	bl	13fe8 <fputs@plt+0x2f20>
   20194:	str	r4, [r5, #12]
   20198:	strb	r7, [r5]
   2019c:	mov	r0, r5
   201a0:	pop	{r4, r5, r6, r7, r8, pc}
   201a4:	push	{r4, r5, r6, r7, r8, lr}
   201a8:	subs	r4, r1, #0
   201ac:	beq	201e8 <fputs@plt+0xf120>
   201b0:	mov	r5, r0
   201b4:	mov	r0, r4
   201b8:	bl	1839c <fputs@plt+0x72d4>
   201bc:	mov	r6, r4
   201c0:	add	r7, r0, #1
   201c4:	mov	r2, r7
   201c8:	asr	r3, r7, #31
   201cc:	mov	r0, r5
   201d0:	bl	1f930 <fputs@plt+0xe868>
   201d4:	subs	r4, r0, #0
   201d8:	beq	201e8 <fputs@plt+0xf120>
   201dc:	mov	r2, r7
   201e0:	mov	r1, r6
   201e4:	bl	10f3c <memcpy@plt>
   201e8:	mov	r0, r4
   201ec:	pop	{r4, r5, r6, r7, r8, pc}
   201f0:	ldr	r3, [r1]
   201f4:	cmp	r3, #0
   201f8:	bxeq	lr
   201fc:	push	{r4, r5, r6, lr}
   20200:	mov	r4, r1
   20204:	ldr	r6, [r0]
   20208:	ldr	r1, [r0, #44]	; 0x2c
   2020c:	mov	r5, r0
   20210:	mov	r0, r6
   20214:	bl	1d524 <fputs@plt+0xc45c>
   20218:	ldr	r1, [r4]
   2021c:	mov	r0, r6
   20220:	bl	201a4 <fputs@plt+0xf0dc>
   20224:	str	r0, [r5, #44]	; 0x2c
   20228:	ldr	r0, [r4]
   2022c:	bl	1a014 <fputs@plt+0x8f4c>
   20230:	mov	r3, #0
   20234:	str	r3, [r4]
   20238:	pop	{r4, r5, r6, pc}
   2023c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   20240:	subs	r6, r1, #0
   20244:	bne	20254 <fputs@plt+0xf18c>
   20248:	mov	r4, #0
   2024c:	mov	r0, r4
   20250:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   20254:	mov	r2, #8
   20258:	mov	r3, #0
   2025c:	mov	r7, r0
   20260:	bl	1ed14 <fputs@plt+0xdc4c>
   20264:	subs	r4, r0, #0
   20268:	beq	20248 <fputs@plt+0xf180>
   2026c:	ldr	r3, [r6, #4]
   20270:	mov	r0, r7
   20274:	str	r3, [r4, #4]
   20278:	ldr	r2, [r6, #4]
   2027c:	mov	r3, #0
   20280:	lsl	r2, r2, #3
   20284:	bl	1ed14 <fputs@plt+0xdc4c>
   20288:	cmp	r0, #0
   2028c:	mov	r5, r0
   20290:	str	r0, [r4]
   20294:	movne	r5, #0
   20298:	bne	202dc <fputs@plt+0xf214>
   2029c:	mov	r1, r4
   202a0:	mov	r0, r7
   202a4:	bl	1d524 <fputs@plt+0xc45c>
   202a8:	b	20248 <fputs@plt+0xf180>
   202ac:	ldr	r2, [r6]
   202b0:	ldr	r9, [r4]
   202b4:	lsl	r3, r5, #3
   202b8:	ldr	r1, [r2, r5, lsl #3]
   202bc:	mov	r0, r7
   202c0:	add	sl, r9, r3
   202c4:	add	r8, r2, r3
   202c8:	bl	201a4 <fputs@plt+0xf0dc>
   202cc:	ldr	r3, [r8, #4]
   202d0:	str	r0, [r9, r5, lsl #3]
   202d4:	add	r5, r5, #1
   202d8:	str	r3, [sl, #4]
   202dc:	ldr	r3, [r6, #4]
   202e0:	cmp	r5, r3
   202e4:	blt	202ac <fputs@plt+0xf1e4>
   202e8:	b	2024c <fputs@plt+0xf184>
   202ec:	push	{r4, r5, r6, r7, r8, r9, lr}
   202f0:	sub	sp, sp, #20
   202f4:	mov	r7, r2
   202f8:	cmp	r3, #0
   202fc:	mov	r2, #0
   20300:	mov	r5, r1
   20304:	str	r2, [sp, #8]
   20308:	str	r2, [sp, #12]
   2030c:	bne	20320 <fputs@plt+0xf258>
   20310:	mov	r4, r5
   20314:	mov	r0, r4
   20318:	add	sp, sp, #20
   2031c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   20320:	ldrb	r2, [r3]
   20324:	cmp	r2, #152	; 0x98
   20328:	bne	20310 <fputs@plt+0xf248>
   2032c:	ldr	r3, [r3, #44]	; 0x2c
   20330:	cmp	r3, #0
   20334:	beq	20310 <fputs@plt+0xf248>
   20338:	ldrb	r2, [r3, #42]	; 0x2a
   2033c:	tst	r2, #16
   20340:	beq	20310 <fputs@plt+0xf248>
   20344:	ldr	r1, [r3, #56]	; 0x38
   20348:	mov	r4, r0
   2034c:	bl	1bfe0 <fputs@plt+0xaf18>
   20350:	ldr	r8, [r0, #8]
   20354:	ldr	r9, [r8]
   20358:	ldr	r3, [r9, #72]	; 0x48
   2035c:	cmp	r3, #0
   20360:	beq	20310 <fputs@plt+0xf248>
   20364:	ldr	r1, [r5, #20]
   20368:	mov	r0, r4
   2036c:	bl	201a4 <fputs@plt+0xf0dc>
   20370:	subs	r6, r0, #0
   20374:	movne	r2, r6
   20378:	ldrne	r1, [pc, #208]	; 20450 <fputs@plt+0xf388>
   2037c:	beq	20310 <fputs@plt+0xf248>
   20380:	ldrb	r3, [r2]
   20384:	cmp	r3, #0
   20388:	bne	20440 <fputs@plt+0xf378>
   2038c:	add	r3, sp, #12
   20390:	str	r3, [sp]
   20394:	mov	r1, r7
   20398:	add	r3, sp, #8
   2039c:	mov	r2, r6
   203a0:	ldr	r9, [r9, #72]	; 0x48
   203a4:	mov	r0, r8
   203a8:	blx	r9
   203ac:	mov	r1, r6
   203b0:	mov	r7, r0
   203b4:	mov	r0, r4
   203b8:	bl	1d524 <fputs@plt+0xc45c>
   203bc:	cmp	r7, #0
   203c0:	beq	20310 <fputs@plt+0xf248>
   203c4:	ldr	r0, [r5, #20]
   203c8:	bl	1839c <fputs@plt+0x72d4>
   203cc:	mov	r3, #0
   203d0:	add	r2, r0, #29
   203d4:	mov	r0, r4
   203d8:	bl	1f9d8 <fputs@plt+0xe910>
   203dc:	subs	r4, r0, #0
   203e0:	beq	20310 <fputs@plt+0xf248>
   203e4:	mov	lr, r5
   203e8:	mov	ip, r4
   203ec:	ldm	lr!, {r0, r1, r2, r3}
   203f0:	add	r6, r4, #28
   203f4:	stmia	ip!, {r0, r1, r2, r3}
   203f8:	ldm	lr, {r0, r1, r2}
   203fc:	stm	ip, {r0, r1, r2}
   20400:	str	r6, [r4, #20]
   20404:	ldr	r5, [r5, #20]
   20408:	mov	r0, r5
   2040c:	bl	1839c <fputs@plt+0x72d4>
   20410:	mov	r1, r5
   20414:	add	r2, r0, #1
   20418:	mov	r0, r6
   2041c:	bl	10f3c <memcpy@plt>
   20420:	ldr	r3, [sp, #8]
   20424:	str	r3, [r4, #12]
   20428:	ldr	r3, [sp, #12]
   2042c:	str	r3, [r4, #4]
   20430:	ldrh	r3, [r4, #2]
   20434:	orr	r3, r3, #16
   20438:	strh	r3, [r4, #2]
   2043c:	b	20314 <fputs@plt+0xf24c>
   20440:	add	r3, r1, r3
   20444:	ldrb	r3, [r3, #64]	; 0x40
   20448:	strb	r3, [r2], #1
   2044c:	b	20380 <fputs@plt+0xf2b8>
   20450:			; <UNDEFINED> instruction: 0x00072ab8
   20454:	push	{r4, r5, r6, lr}
   20458:	mov	r5, r1
   2045c:	mov	r6, r2
   20460:	ldr	r1, [r0]
   20464:	mov	r4, r0
   20468:	mov	r0, r5
   2046c:	bl	1d524 <fputs@plt+0xc45c>
   20470:	mov	r1, r6
   20474:	mov	r0, r5
   20478:	bl	201a4 <fputs@plt+0xf0dc>
   2047c:	str	r0, [r4]
   20480:	pop	{r4, r5, r6, pc}
   20484:	push	{r4, r5, r6, lr}
   20488:	mov	r4, r0
   2048c:	mov	r5, r3
   20490:	ldrh	r3, [r4, #6]
   20494:	rsb	r0, r1, #0
   20498:	and	r0, r0, #7
   2049c:	add	ip, r3, #1
   204a0:	mov	r3, #40	; 0x28
   204a4:	add	r2, r0, r2
   204a8:	mul	r3, r3, ip
   204ac:	add	r3, r3, #16
   204b0:	cmp	r3, r2
   204b4:	movle	r3, #0
   204b8:	addle	r0, r1, r0
   204bc:	strle	r3, [r5]
   204c0:	ble	204e4 <fputs@plt+0xf41c>
   204c4:	mov	r2, r3
   204c8:	ldr	r0, [r4, #12]
   204cc:	asr	r3, r3, #31
   204d0:	bl	1f930 <fputs@plt+0xe868>
   204d4:	cmp	r0, #0
   204d8:	str	r0, [r5]
   204dc:	bne	204e4 <fputs@plt+0xf41c>
   204e0:	pop	{r4, r5, r6, pc}
   204e4:	add	r3, r0, #16
   204e8:	str	r3, [r0, #4]
   204ec:	ldrh	r3, [r4, #6]
   204f0:	str	r4, [r0]
   204f4:	add	r3, r3, #1
   204f8:	strh	r3, [r0, #8]
   204fc:	pop	{r4, r5, r6, pc}
   20500:	push	{r0, r1, r2, r4, r5, lr}
   20504:	ldr	r4, [r0, #12]
   20508:	cmp	r4, #0
   2050c:	bne	20554 <fputs@plt+0xf48c>
   20510:	mov	r5, r0
   20514:	ldr	r0, [r0, #8]
   20518:	add	r3, sp, #4
   2051c:	mov	r2, r4
   20520:	mov	r1, r4
   20524:	ldr	r0, [r0, #28]
   20528:	bl	20484 <fputs@plt+0xf3bc>
   2052c:	ldr	r3, [sp, #4]
   20530:	cmp	r3, #0
   20534:	str	r0, [r5, #12]
   20538:	moveq	r0, #7
   2053c:	beq	20558 <fputs@plt+0xf490>
   20540:	ldr	r3, [r5, #8]
   20544:	ldr	r3, [r3, #28]
   20548:	ldrh	r3, [r3, #6]
   2054c:	strb	r4, [r0, #11]
   20550:	strh	r3, [r0, #8]
   20554:	mov	r0, #0
   20558:	add	sp, sp, #12
   2055c:	pop	{r4, r5, pc}
   20560:	push	{r4, r5, r6, r7, r8, lr}
   20564:	mov	r4, r1
   20568:	ldr	r5, [r1, #16]
   2056c:	cmp	r5, #0
   20570:	bne	205f8 <fputs@plt+0xf530>
   20574:	mov	r7, r0
   20578:	ldrh	r0, [r1, #52]	; 0x34
   2057c:	ldr	r6, [r1, #12]
   20580:	add	r0, r0, #1
   20584:	asr	r1, r0, #31
   20588:	bl	1de8c <fputs@plt+0xcdc4>
   2058c:	cmp	r0, #0
   20590:	mov	r1, r0
   20594:	str	r0, [r4, #16]
   20598:	movne	r7, #20
   2059c:	movne	r8, #68	; 0x44
   205a0:	bne	205e0 <fputs@plt+0xf518>
   205a4:	mov	r0, r7
   205a8:	bl	1a2d0 <fputs@plt+0x9208>
   205ac:	mov	r0, r1
   205b0:	pop	{r4, r5, r6, r7, r8, pc}
   205b4:	ldr	r2, [r4, #4]
   205b8:	lsl	r3, r5, #1
   205bc:	ldrsh	r3, [r2, r3]
   205c0:	cmp	r3, #0
   205c4:	blt	20600 <fputs@plt+0xf538>
   205c8:	ldr	r2, [r6, #4]
   205cc:	add	r3, r2, r3, lsl #4
   205d0:	ldrb	r2, [r3, #13]
   205d4:	ldr	r3, [r4, #16]
   205d8:	strb	r2, [r3, r5]
   205dc:	add	r5, r5, #1
   205e0:	ldrh	r3, [r4, #52]	; 0x34
   205e4:	cmp	r5, r3
   205e8:	blt	205b4 <fputs@plt+0xf4ec>
   205ec:	ldr	r3, [r4, #16]
   205f0:	mov	r2, #0
   205f4:	strb	r2, [r3, r5]
   205f8:	ldr	r0, [r4, #16]
   205fc:	pop	{r4, r5, r6, r7, r8, pc}
   20600:	cmn	r3, #1
   20604:	ldreq	r3, [r4, #16]
   20608:	strbeq	r8, [r3, r5]
   2060c:	beq	205dc <fputs@plt+0xf514>
   20610:	ldr	r3, [r4, #40]	; 0x28
   20614:	ldr	r2, [r3, #4]
   20618:	mul	r3, r7, r5
   2061c:	ldr	r0, [r2, r3]
   20620:	bl	16cac <fputs@plt+0x5be4>
   20624:	ldr	r3, [r4, #16]
   20628:	cmp	r0, #0
   2062c:	moveq	r0, #65	; 0x41
   20630:	strb	r0, [r3, r5]
   20634:	b	205dc <fputs@plt+0xf514>
   20638:	push	{r4, r5, r6, lr}
   2063c:	mov	r5, r0
   20640:	bl	1de8c <fputs@plt+0xcdc4>
   20644:	subs	r4, r0, #0
   20648:	beq	20658 <fputs@plt+0xf590>
   2064c:	mov	r2, r5
   20650:	mov	r1, #0
   20654:	bl	10eac <memset@plt>
   20658:	mov	r0, r4
   2065c:	pop	{r4, r5, r6, pc}
   20660:	push	{r4, lr}
   20664:	mov	r1, #0
   20668:	mov	r4, r0
   2066c:	mov	r0, #512	; 0x200
   20670:	bl	20638 <fputs@plt+0xf570>
   20674:	cmp	r0, #0
   20678:	strne	r4, [r0]
   2067c:	pop	{r4, pc}
   20680:	ldr	r3, [r1]
   20684:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   20688:	mov	r5, r0
   2068c:	str	r3, [sp, #4]
   20690:	ldr	r3, [r0, #8]
   20694:	mov	r7, r1
   20698:	ldrb	r2, [r3, #60]	; 0x3c
   2069c:	cmp	r2, #1
   206a0:	ldreq	r3, [pc, #220]	; 20784 <fputs@plt+0xf6bc>
   206a4:	beq	206b8 <fputs@plt+0xf5f0>
   206a8:	ldr	r1, [pc, #216]	; 20788 <fputs@plt+0xf6c0>
   206ac:	cmp	r2, #2
   206b0:	ldr	r3, [pc, #212]	; 2078c <fputs@plt+0xf6c4>
   206b4:	movne	r3, r1
   206b8:	str	r3, [r5, #32]
   206bc:	mov	r0, #256	; 0x100
   206c0:	mov	r1, #0
   206c4:	bl	20638 <fputs@plt+0xf570>
   206c8:	subs	r8, r0, #0
   206cc:	movne	r9, #0
   206d0:	bne	2071c <fputs@plt+0xf654>
   206d4:	mov	r0, #7
   206d8:	b	20764 <fputs@plt+0xf69c>
   206dc:	ldr	r4, [r7, #4]
   206e0:	cmp	r4, #0
   206e4:	ldreq	r4, [r3, #4]
   206e8:	beq	206fc <fputs@plt+0xf634>
   206ec:	cmp	r4, r3
   206f0:	moveq	r4, r9
   206f4:	ldrne	r2, [r3, #4]
   206f8:	addne	r4, r4, r2
   206fc:	mov	r6, r8
   20700:	str	r9, [r3, #4]
   20704:	ldr	r2, [r6]
   20708:	cmp	r2, #0
   2070c:	bne	2076c <fputs@plt+0xf6a4>
   20710:	ldr	r3, [sp, #4]
   20714:	str	r3, [r6]
   20718:	str	r4, [sp, #4]
   2071c:	ldr	r3, [sp, #4]
   20720:	cmp	r3, #0
   20724:	bne	206dc <fputs@plt+0xf614>
   20728:	sub	r4, r8, #4
   2072c:	add	r6, r8, #252	; 0xfc
   20730:	ldr	r2, [r4, #4]!
   20734:	add	r3, sp, #4
   20738:	ldr	r1, [sp, #4]
   2073c:	mov	r0, r5
   20740:	bl	164b0 <fputs@plt+0x53e8>
   20744:	cmp	r4, r6
   20748:	bne	20730 <fputs@plt+0xf668>
   2074c:	ldr	r3, [sp, #4]
   20750:	mov	r0, r8
   20754:	str	r3, [r7]
   20758:	bl	1a014 <fputs@plt+0x8f4c>
   2075c:	ldr	r3, [r5, #12]
   20760:	ldrb	r0, [r3, #11]
   20764:	add	sp, sp, #12
   20768:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2076c:	add	r3, sp, #4
   20770:	ldr	r1, [sp, #4]
   20774:	mov	r0, r5
   20778:	bl	164b0 <fputs@plt+0x53e8>
   2077c:	str	r9, [r6], #4
   20780:	b	20704 <fputs@plt+0xf63c>
   20784:	andeq	pc, r2, ip, lsl #24
   20788:	andeq	pc, r2, r4, lsr sl	; <UNPREDICTABLE>
   2078c:	andeq	pc, r2, r4, lsl #27
   20790:	push	{r4, r5, r6, lr}
   20794:	mov	r4, #2
   20798:	cmp	r4, r0
   2079c:	blt	207e8 <fputs@plt+0xf720>
   207a0:	mov	r0, #100	; 0x64
   207a4:	bl	13f98 <fputs@plt+0x2ed0>
   207a8:	mov	r5, #60	; 0x3c
   207ac:	mul	r5, r5, r4
   207b0:	add	r5, r5, #16
   207b4:	subs	r6, r0, #0
   207b8:	bne	207f0 <fputs@plt+0xf728>
   207bc:	mov	r0, r5
   207c0:	asr	r1, r5, #31
   207c4:	bl	20638 <fputs@plt+0xf570>
   207c8:	cmp	r0, #0
   207cc:	movne	r2, #56	; 0x38
   207d0:	addne	r3, r0, #16
   207d4:	stmne	r0, {r4, r6}
   207d8:	mlane	r4, r2, r4, r3
   207dc:	strne	r3, [r0, #12]
   207e0:	strne	r4, [r0, #8]
   207e4:	pop	{r4, r5, r6, pc}
   207e8:	lsl	r4, r4, #1
   207ec:	b	20798 <fputs@plt+0xf6d0>
   207f0:	mov	r0, #0
   207f4:	pop	{r4, r5, r6, pc}
   207f8:	push	{r4, r5, r6, lr}
   207fc:	mov	r4, r0
   20800:	mov	r0, #100	; 0x64
   20804:	mov	r5, r1
   20808:	mov	r6, r2
   2080c:	bl	13f98 <fputs@plt+0x2ed0>
   20810:	cmp	r0, #0
   20814:	movne	r0, #0
   20818:	bne	20828 <fputs@plt+0xf760>
   2081c:	mov	r0, #64	; 0x40
   20820:	mov	r1, #0
   20824:	bl	20638 <fputs@plt+0xf570>
   20828:	cmp	r0, #0
   2082c:	str	r0, [r6]
   20830:	beq	20874 <fputs@plt+0xf7ac>
   20834:	ldr	r3, [r4, #8]
   20838:	stm	r0, {r4, r5}
   2083c:	ldr	r2, [r3, #8]
   20840:	ldr	r3, [r3, #4]
   20844:	add	r1, r2, #8
   20848:	add	r3, r3, r3, lsr #31
   2084c:	asr	r3, r3, #1
   20850:	cmp	r1, r3
   20854:	addge	r3, r2, #9
   20858:	str	r3, [r0, #16]
   2085c:	ldrd	r0, [r4, #64]	; 0x40
   20860:	adds	r0, r0, r3
   20864:	adc	r1, r1, r3, asr #31
   20868:	strd	r0, [r4, #64]	; 0x40
   2086c:	mov	r0, #0
   20870:	pop	{r4, r5, r6, pc}
   20874:	mov	r0, r5
   20878:	bl	1a1fc <fputs@plt+0x9134>
   2087c:	mov	r0, #7
   20880:	pop	{r4, r5, r6, pc}
   20884:	ldr	r3, [r0, #44]	; 0x2c
   20888:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2088c:	mov	r4, r0
   20890:	lsl	r5, r3, #1
   20894:	cmp	r5, #256	; 0x100
   20898:	movcc	r5, #256	; 0x100
   2089c:	cmp	r3, #0
   208a0:	beq	208a8 <fputs@plt+0xf7e0>
   208a4:	bl	13e4c <fputs@plt+0x2d84>
   208a8:	lsl	r0, r5, #2
   208ac:	mov	r1, #0
   208b0:	bl	20638 <fputs@plt+0xf570>
   208b4:	ldr	r3, [r4, #44]	; 0x2c
   208b8:	cmp	r3, #0
   208bc:	mov	r7, r0
   208c0:	beq	208c8 <fputs@plt+0xf800>
   208c4:	bl	13e64 <fputs@plt+0x2d9c>
   208c8:	cmp	r7, #0
   208cc:	movne	r8, #0
   208d0:	ldrne	r9, [r4, #44]	; 0x2c
   208d4:	bne	208f0 <fputs@plt+0xf828>
   208d8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   208dc:	ldr	r3, [r4, #48]	; 0x30
   208e0:	ldr	r6, [r3, r8, lsl #2]
   208e4:	cmp	r6, #0
   208e8:	bne	2090c <fputs@plt+0xf844>
   208ec:	add	r8, r8, #1
   208f0:	cmp	r8, r9
   208f4:	bne	208dc <fputs@plt+0xf814>
   208f8:	ldr	r0, [r4, #48]	; 0x30
   208fc:	bl	1a014 <fputs@plt+0x8f4c>
   20900:	str	r7, [r4, #48]	; 0x30
   20904:	str	r5, [r4, #44]	; 0x2c
   20908:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2090c:	ldr	r0, [r6, #8]
   20910:	mov	r1, r5
   20914:	bl	6feac <fputs@plt+0x5ede4>
   20918:	ldr	sl, [r6, #16]
   2091c:	ldr	r3, [r7, r1, lsl #2]
   20920:	str	r3, [r6, #16]
   20924:	str	r6, [r7, r1, lsl #2]
   20928:	mov	r6, sl
   2092c:	b	208e4 <fputs@plt+0xf81c>
   20930:	push	{r4, r5, r6, r7, r8, lr}
   20934:	mov	r6, r0
   20938:	ldr	r4, [pc, #200]	; 20a08 <fputs@plt+0xf940>
   2093c:	mov	r0, #52	; 0x34
   20940:	mov	r8, r1
   20944:	ldr	r3, [r4, #168]	; 0xa8
   20948:	mov	r7, r2
   2094c:	mul	r0, r0, r3
   20950:	add	r0, r0, #60	; 0x3c
   20954:	asr	r1, r0, #31
   20958:	bl	20638 <fputs@plt+0xf570>
   2095c:	subs	r5, r0, #0
   20960:	beq	20a00 <fputs@plt+0xf938>
   20964:	ldr	r3, [r4, #168]	; 0xa8
   20968:	mov	r0, r5
   2096c:	cmp	r3, #0
   20970:	addeq	r4, r4, #112	; 0x70
   20974:	addne	r4, r5, #60	; 0x3c
   20978:	movne	r3, #10
   2097c:	strne	r3, [r5, #72]	; 0x48
   20980:	ldrb	r3, [r4, #34]	; 0x22
   20984:	cmp	r3, #0
   20988:	moveq	r3, #1
   2098c:	strbeq	r3, [r4, #34]	; 0x22
   20990:	addeq	r3, r4, #20
   20994:	streq	r3, [r4, #44]	; 0x2c
   20998:	streq	r3, [r4, #48]	; 0x30
   2099c:	adds	r3, r7, #0
   209a0:	stm	r5, {r4, r6, r8}
   209a4:	add	r6, r6, r8
   209a8:	movne	r3, #1
   209ac:	add	r6, r6, #32
   209b0:	str	r6, [r5, #12]
   209b4:	str	r3, [r5, #16]
   209b8:	bl	20884 <fputs@plt+0xf7bc>
   209bc:	cmp	r7, #0
   209c0:	beq	209e8 <fputs@plt+0xf920>
   209c4:	mov	r3, #10
   209c8:	str	r3, [r5, #20]
   209cc:	ldr	r3, [r4, #8]
   209d0:	add	r2, r3, #10
   209d4:	ldr	r3, [r4, #4]
   209d8:	str	r2, [r4, #8]
   209dc:	add	r3, r3, #10
   209e0:	sub	r3, r3, r2
   209e4:	str	r3, [r4, #12]
   209e8:	ldr	r4, [r5, #44]	; 0x2c
   209ec:	cmp	r4, #0
   209f0:	bne	20a00 <fputs@plt+0xf938>
   209f4:	mov	r0, r5
   209f8:	bl	1ac28 <fputs@plt+0x9b60>
   209fc:	mov	r5, r4
   20a00:	mov	r0, r5
   20a04:	pop	{r4, r5, r6, r7, r8, pc}
   20a08:	andeq	r1, r9, r0, lsr #15
   20a0c:	push	{r4, r5, r6, r7, r8, lr}
   20a10:	subs	r4, r0, #0
   20a14:	subne	r5, r1, #1
   20a18:	bne	20a58 <fputs@plt+0xf990>
   20a1c:	mov	r5, #0
   20a20:	b	20ad8 <fputs@plt+0xfa10>
   20a24:	mov	r1, r7
   20a28:	mov	r0, r5
   20a2c:	bl	6fcc0 <fputs@plt+0x5ebf8>
   20a30:	mov	r1, r7
   20a34:	mov	r6, r0
   20a38:	mov	r0, r5
   20a3c:	bl	6feac <fputs@plt+0x5ede4>
   20a40:	add	r4, r4, r6, lsl #2
   20a44:	ldr	r3, [r4, #12]
   20a48:	cmp	r3, #0
   20a4c:	mov	r5, r1
   20a50:	beq	20ac0 <fputs@plt+0xf9f8>
   20a54:	ldr	r4, [r4, #12]
   20a58:	ldr	r3, [r4]
   20a5c:	cmp	r3, #4000	; 0xfa0
   20a60:	bls	20ba0 <fputs@plt+0xfad8>
   20a64:	ldr	r7, [r4, #8]
   20a68:	cmp	r7, #0
   20a6c:	bne	20a24 <fputs@plt+0xf95c>
   20a70:	mov	r1, #125	; 0x7d
   20a74:	mov	r0, r5
   20a78:	bl	6feac <fputs@plt+0x5ede4>
   20a7c:	add	r6, r5, #1
   20a80:	add	r3, r4, r1, lsl #2
   20a84:	ldr	r3, [r3, #12]
   20a88:	cmp	r3, #0
   20a8c:	beq	20ae0 <fputs@plt+0xfa18>
   20a90:	add	r3, r4, r1, lsl #2
   20a94:	ldr	r3, [r3, #12]
   20a98:	cmp	r6, r3
   20a9c:	beq	20a1c <fputs@plt+0xf954>
   20aa0:	cmp	r1, #124	; 0x7c
   20aa4:	addne	r1, r1, #1
   20aa8:	moveq	r1, #0
   20aac:	add	r3, r4, r1, lsl #2
   20ab0:	ldr	r3, [r3, #12]
   20ab4:	cmp	r3, #0
   20ab8:	bne	20a90 <fputs@plt+0xf9c8>
   20abc:	b	20aec <fputs@plt+0xfa24>
   20ac0:	mov	r0, r7
   20ac4:	bl	20660 <fputs@plt+0xf598>
   20ac8:	cmp	r0, #0
   20acc:	str	r0, [r4, #12]
   20ad0:	bne	20a54 <fputs@plt+0xf98c>
   20ad4:	mov	r5, #7
   20ad8:	mov	r0, r5
   20adc:	pop	{r4, r5, r6, r7, r8, pc}
   20ae0:	ldr	r3, [r4, #4]
   20ae4:	cmp	r3, #123	; 0x7b
   20ae8:	bls	20b88 <fputs@plt+0xfac0>
   20aec:	ldr	r3, [r4, #4]
   20af0:	cmp	r3, #61	; 0x3d
   20af4:	bls	20b88 <fputs@plt+0xfac0>
   20af8:	mov	r0, #500	; 0x1f4
   20afc:	mov	r1, #0
   20b00:	bl	1de8c <fputs@plt+0xcdc4>
   20b04:	subs	r7, r0, #0
   20b08:	beq	20ad4 <fputs@plt+0xfa0c>
   20b0c:	add	r5, r4, #12
   20b10:	mov	r1, r5
   20b14:	mov	r2, #500	; 0x1f4
   20b18:	bl	10f3c <memcpy@plt>
   20b1c:	mov	r2, #500	; 0x1f4
   20b20:	mov	r1, #0
   20b24:	mov	r0, r5
   20b28:	bl	10eac <memset@plt>
   20b2c:	ldr	r0, [r4]
   20b30:	mov	r1, #125	; 0x7d
   20b34:	add	r0, r0, #124	; 0x7c
   20b38:	bl	6fcc0 <fputs@plt+0x5ebf8>
   20b3c:	mov	r1, r6
   20b40:	add	r8, r7, #496	; 0x1f0
   20b44:	sub	r6, r7, #4
   20b48:	str	r0, [r4, #8]
   20b4c:	mov	r0, r4
   20b50:	bl	20a0c <fputs@plt+0xf944>
   20b54:	mov	r5, r0
   20b58:	ldr	r1, [r6, #4]!
   20b5c:	cmp	r1, #0
   20b60:	beq	20b70 <fputs@plt+0xfaa8>
   20b64:	mov	r0, r4
   20b68:	bl	20a0c <fputs@plt+0xf944>
   20b6c:	orr	r5, r5, r0
   20b70:	cmp	r8, r6
   20b74:	bne	20b58 <fputs@plt+0xfa90>
   20b78:	mov	r1, r7
   20b7c:	mov	r0, #0
   20b80:	bl	1d524 <fputs@plt+0xc45c>
   20b84:	b	20ad8 <fputs@plt+0xfa10>
   20b88:	ldr	r3, [r4, #4]
   20b8c:	add	r1, r4, r1, lsl #2
   20b90:	add	r3, r3, #1
   20b94:	str	r3, [r4, #4]
   20b98:	str	r6, [r1, #12]
   20b9c:	b	20a1c <fputs@plt+0xf954>
   20ba0:	add	r4, r4, r5, lsr #3
   20ba4:	mov	r1, #1
   20ba8:	ldrb	r3, [r4, #12]
   20bac:	and	r5, r5, #7
   20bb0:	orr	r5, r3, r1, lsl r5
   20bb4:	strb	r5, [r4, #12]
   20bb8:	b	20a1c <fputs@plt+0xf954>
   20bbc:	push	{r4, r5, r6, r7, r8, lr}
   20bc0:	mov	r4, #0
   20bc4:	mov	r6, r0
   20bc8:	mov	r7, r1
   20bcc:	mov	r5, r4
   20bd0:	mov	r8, #48	; 0x30
   20bd4:	ldr	r3, [r6, #104]	; 0x68
   20bd8:	cmp	r5, r3
   20bdc:	blt	20be8 <fputs@plt+0xfb20>
   20be0:	mov	r0, r4
   20be4:	pop	{r4, r5, r6, r7, r8, pc}
   20be8:	ldr	r3, [r6, #100]	; 0x64
   20bec:	mla	r3, r8, r5, r3
   20bf0:	ldr	r2, [r3, #20]
   20bf4:	cmp	r2, r7
   20bf8:	bcc	20c0c <fputs@plt+0xfb44>
   20bfc:	mov	r1, r7
   20c00:	ldr	r0, [r3, #16]
   20c04:	bl	20a0c <fputs@plt+0xf944>
   20c08:	orr	r4, r4, r0
   20c0c:	add	r5, r5, #1
   20c10:	b	20bd4 <fputs@plt+0xfb0c>
   20c14:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   20c18:	mov	r8, r0
   20c1c:	ldr	r4, [r0, #16]
   20c20:	ldr	r6, [r0, #20]
   20c24:	mov	r5, #0
   20c28:	ldr	r7, [r4, #104]	; 0x68
   20c2c:	mov	r9, #48	; 0x30
   20c30:	cmp	r5, r7
   20c34:	blt	20c44 <fputs@plt+0xfb7c>
   20c38:	mov	r0, #0
   20c3c:	add	sp, sp, #12
   20c40:	pop	{r4, r5, r6, r7, r8, r9, pc}
   20c44:	ldr	r3, [r4, #100]	; 0x64
   20c48:	mla	r3, r9, r5, r3
   20c4c:	ldr	r2, [r3, #20]
   20c50:	cmp	r6, r2
   20c54:	bhi	20c6c <fputs@plt+0xfba4>
   20c58:	mov	r1, r6
   20c5c:	ldr	r0, [r3, #16]
   20c60:	bl	15094 <fputs@plt+0x3fcc>
   20c64:	cmp	r0, #0
   20c68:	beq	20ca4 <fputs@plt+0xfbdc>
   20c6c:	add	r5, r5, #1
   20c70:	b	20c30 <fputs@plt+0xfb68>
   20c74:	movle	r3, #1020	; 0x3fc
   20c78:	strle	r3, [r5, #4]
   20c7c:	ldr	r3, [pc, #280]	; 20d9c <fputs@plt+0xfcd4>
   20c80:	strgt	r6, [r5, #4]
   20c84:	str	r3, [r5]
   20c88:	ldr	r3, [pc, #272]	; 20da0 <fputs@plt+0xfcd8>
   20c8c:	str	r6, [r5, #8]
   20c90:	str	r3, [r5, #56]	; 0x38
   20c94:	mov	r3, #0
   20c98:	str	r3, [r5, #64]	; 0x40
   20c9c:	str	r7, [r5, #60]	; 0x3c
   20ca0:	b	20d1c <fputs@plt+0xfc54>
   20ca4:	ldrb	r3, [r4, #5]
   20ca8:	cmp	r3, #2
   20cac:	beq	20d7c <fputs@plt+0xfcb4>
   20cb0:	ldr	r5, [r4, #72]	; 0x48
   20cb4:	ldr	r2, [r5]
   20cb8:	cmp	r2, #0
   20cbc:	bne	20d1c <fputs@plt+0xfc54>
   20cc0:	cmp	r3, #4
   20cc4:	mvneq	r6, #0
   20cc8:	beq	20ce0 <fputs@plt+0xfc18>
   20ccc:	ldr	r3, [pc, #208]	; 20da4 <fputs@plt+0xfcdc>
   20cd0:	ldr	r6, [r3, #36]	; 0x24
   20cd4:	ldrb	r3, [r4, #22]
   20cd8:	cmp	r3, #0
   20cdc:	mvnne	r6, #0
   20ce0:	mov	r2, #72	; 0x48
   20ce4:	mov	r1, #0
   20ce8:	mov	r0, r5
   20cec:	ldr	r7, [r4]
   20cf0:	bl	10eac <memset@plt>
   20cf4:	cmp	r6, #0
   20cf8:	bne	20c74 <fputs@plt+0xfbac>
   20cfc:	str	r6, [sp]
   20d00:	ldr	r3, [pc, #152]	; 20da0 <fputs@plt+0xfcd8>
   20d04:	mov	r2, r5
   20d08:	mov	r1, r6
   20d0c:	mov	r0, r7
   20d10:	bl	13dc4 <fputs@plt+0x2cfc>
   20d14:	cmp	r0, #0
   20d18:	bne	20c3c <fputs@plt+0xfb74>
   20d1c:	ldr	r6, [r4, #160]	; 0xa0
   20d20:	ldr	r2, [r4, #56]	; 0x38
   20d24:	add	r6, r6, #4
   20d28:	ldr	r3, [r8, #20]
   20d2c:	asr	r1, r6, #31
   20d30:	umull	r6, r7, r6, r2
   20d34:	str	r3, [sp]
   20d38:	mla	r7, r2, r1, r7
   20d3c:	ldr	r0, [r4, #72]	; 0x48
   20d40:	mov	r2, r6
   20d44:	mov	r3, r7
   20d48:	ldr	r5, [r8, #4]
   20d4c:	bl	19768 <fputs@plt+0x86a0>
   20d50:	cmp	r0, #0
   20d54:	bne	20c3c <fputs@plt+0xfb74>
   20d58:	adds	r6, r6, #4
   20d5c:	adc	r7, r7, #0
   20d60:	mov	r1, r5
   20d64:	strd	r6, [sp]
   20d68:	ldr	r2, [r4, #160]	; 0xa0
   20d6c:	ldr	r0, [r4, #72]	; 0x48
   20d70:	bl	13d4c <fputs@plt+0x2c84>
   20d74:	cmp	r0, #0
   20d78:	bne	20c3c <fputs@plt+0xfb74>
   20d7c:	ldr	r3, [r4, #56]	; 0x38
   20d80:	ldr	r1, [r8, #20]
   20d84:	add	r3, r3, #1
   20d88:	str	r3, [r4, #56]	; 0x38
   20d8c:	mov	r0, r4
   20d90:	add	sp, sp, #12
   20d94:	pop	{r4, r5, r6, r7, r8, r9, lr}
   20d98:	b	20bbc <fputs@plt+0xfaf4>
   20d9c:	andeq	r3, r7, r4, lsr #9
   20da0:	andeq	r2, r0, lr, lsl r0
   20da4:	andeq	fp, r8, r0, lsr #2
   20da8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   20dac:	add	r5, r1, r2
   20db0:	mov	r6, r0
   20db4:	add	r7, r5, r5, lsl #2
   20db8:	mov	r9, r1
   20dbc:	add	r0, r7, #24
   20dc0:	mov	r1, #0
   20dc4:	mov	r8, r2
   20dc8:	bl	1de8c <fputs@plt+0xcdc4>
   20dcc:	subs	r4, r0, #0
   20dd0:	beq	20e14 <fputs@plt+0xfd4c>
   20dd4:	add	r5, r5, #5
   20dd8:	strh	r9, [r4, #6]
   20ddc:	add	r5, r4, r5, lsl #2
   20de0:	str	r5, [r4, #16]
   20de4:	strh	r8, [r4, #8]
   20de8:	ldrb	r3, [r6, #66]	; 0x42
   20dec:	mov	r0, r4
   20df0:	str	r6, [r4, #12]
   20df4:	strb	r3, [r4, #4]
   20df8:	mov	r3, #1
   20dfc:	str	r3, [r0], #24
   20e00:	mov	r2, r7
   20e04:	mov	r1, #0
   20e08:	bl	10eac <memset@plt>
   20e0c:	mov	r0, r4
   20e10:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   20e14:	mov	r0, r6
   20e18:	bl	1a2d0 <fputs@plt+0x9208>
   20e1c:	b	20e0c <fputs@plt+0xfd44>
   20e20:	ldr	r3, [pc, #128]	; 20ea8 <fputs@plt+0xfde0>
   20e24:	push	{r4, r5, r6, lr}
   20e28:	ldr	r2, [r3, #72]	; 0x48
   20e2c:	ldr	r5, [pc, #120]	; 20eac <fputs@plt+0xfde4>
   20e30:	cmp	r0, r2
   20e34:	ldr	r2, [r3, #240]	; 0xf0
   20e38:	strhi	r0, [r3, #72]	; 0x48
   20e3c:	cmp	r2, #0
   20e40:	beq	20e78 <fputs@plt+0xfdb0>
   20e44:	ldr	r1, [r5, #196]	; 0xc4
   20e48:	cmp	r0, r1
   20e4c:	bgt	20e78 <fputs@plt+0xfdb0>
   20e50:	ldr	r4, [r3, #236]	; 0xec
   20e54:	mov	r0, #3
   20e58:	sub	r2, r2, #1
   20e5c:	ldr	r1, [r4]
   20e60:	str	r2, [r3, #240]	; 0xf0
   20e64:	str	r1, [r3, #236]	; 0xec
   20e68:	mov	r1, #1
   20e6c:	bl	13ce8 <fputs@plt+0x2c20>
   20e70:	mov	r0, r4
   20e74:	pop	{r4, r5, r6, pc}
   20e78:	asr	r1, r0, #31
   20e7c:	bl	1de8c <fputs@plt+0xcdc4>
   20e80:	ldr	r3, [r5]
   20e84:	cmp	r3, #0
   20e88:	mov	r4, r0
   20e8c:	beq	20e70 <fputs@plt+0xfda8>
   20e90:	cmp	r0, #0
   20e94:	beq	20e70 <fputs@plt+0xfda8>
   20e98:	bl	13e98 <fputs@plt+0x2dd0>
   20e9c:	mov	r1, r0
   20ea0:	mov	r0, #4
   20ea4:	b	20e6c <fputs@plt+0xfda4>
   20ea8:	andeq	r1, r9, r0, lsr #15
   20eac:	andeq	fp, r8, r0, lsr #2
   20eb0:	push	{r4, r5, r6, r7, r8, lr}
   20eb4:	mov	r6, r3
   20eb8:	ldrb	r3, [r0, #262]	; 0x106
   20ebc:	mov	r4, r0
   20ec0:	mov	r8, r1
   20ec4:	cmp	r3, #0
   20ec8:	mov	r5, r2
   20ecc:	beq	20ed8 <fputs@plt+0xfe10>
   20ed0:	ldr	r0, [r0, #288]	; 0x120
   20ed4:	bl	1a014 <fputs@plt+0x8f4c>
   20ed8:	bic	r5, r5, #7
   20edc:	cmp	r5, #4
   20ee0:	bic	r6, r6, r6, asr #31
   20ee4:	movle	r5, #0
   20ee8:	cmp	r6, #0
   20eec:	cmpne	r5, #0
   20ef0:	moveq	r5, #0
   20ef4:	moveq	r7, r5
   20ef8:	beq	20f3c <fputs@plt+0xfe74>
   20efc:	cmp	r8, #0
   20f00:	movne	r7, r8
   20f04:	bne	20f3c <fputs@plt+0xfe74>
   20f08:	bl	13e4c <fputs@plt+0x2d84>
   20f0c:	mul	r0, r6, r5
   20f10:	asr	r1, r0, #31
   20f14:	bl	1de8c <fputs@plt+0xcdc4>
   20f18:	mov	r7, r0
   20f1c:	bl	13e64 <fputs@plt+0x2d9c>
   20f20:	cmp	r7, #0
   20f24:	beq	20f3c <fputs@plt+0xfe74>
   20f28:	mov	r0, r7
   20f2c:	bl	13e98 <fputs@plt+0x2dd0>
   20f30:	mov	r1, r5
   20f34:	bl	6fecc <fputs@plt+0x5ee04>
   20f38:	mov	r6, r0
   20f3c:	mov	r3, #0
   20f40:	str	r3, [r4, #284]	; 0x11c
   20f44:	add	r3, r4, #260	; 0x104
   20f48:	cmp	r7, #0
   20f4c:	str	r7, [r4, #288]	; 0x120
   20f50:	strh	r5, [r3]
   20f54:	beq	20fb0 <fputs@plt+0xfee8>
   20f58:	sub	r2, r6, #1
   20f5c:	mov	r3, r7
   20f60:	rsb	r0, r5, #0
   20f64:	cmp	r2, #0
   20f68:	mov	r1, r3
   20f6c:	add	r3, r3, r5
   20f70:	bge	20f9c <fputs@plt+0xfed4>
   20f74:	bic	r6, r6, r6, asr #31
   20f78:	clz	r8, r8
   20f7c:	mov	r3, #0
   20f80:	mla	r5, r5, r6, r7
   20f84:	lsr	r8, r8, #5
   20f88:	str	r5, [r4, #292]	; 0x124
   20f8c:	str	r3, [r4, #256]	; 0x100
   20f90:	strb	r8, [r4, #262]	; 0x106
   20f94:	mov	r0, #0
   20f98:	pop	{r4, r5, r6, r7, r8, pc}
   20f9c:	ldr	ip, [r4, #284]	; 0x11c
   20fa0:	sub	r2, r2, #1
   20fa4:	str	ip, [r3, r0]
   20fa8:	str	r1, [r4, #284]	; 0x11c
   20fac:	b	20f64 <fputs@plt+0xfe9c>
   20fb0:	mov	r3, #1
   20fb4:	str	r4, [r4, #288]	; 0x120
   20fb8:	str	r4, [r4, #292]	; 0x124
   20fbc:	str	r3, [r4, #256]	; 0x100
   20fc0:	strb	r7, [r4, #262]	; 0x106
   20fc4:	b	20f94 <fputs@plt+0xfecc>
   20fc8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   20fcc:	subs	r4, r0, #0
   20fd0:	mov	r6, r2
   20fd4:	mov	r7, r3
   20fd8:	bne	20fec <fputs@plt+0xff24>
   20fdc:	mov	r0, r2
   20fe0:	mov	r1, r3
   20fe4:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   20fe8:	b	1de8c <fputs@plt+0xcdc4>
   20fec:	orrs	r3, r6, r7
   20ff0:	bne	21004 <fputs@plt+0xff3c>
   20ff4:	bl	1a014 <fputs@plt+0x8f4c>
   20ff8:	mov	r4, #0
   20ffc:	mov	r0, r4
   21000:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   21004:	ldr	r2, [pc, #192]	; 210cc <fputs@plt+0x10004>
   21008:	mov	r3, #0
   2100c:	cmp	r7, r3
   21010:	cmpeq	r6, r2
   21014:	bhi	20ff8 <fputs@plt+0xff30>
   21018:	bl	13e98 <fputs@plt+0x2dd0>
   2101c:	ldr	r5, [pc, #172]	; 210d0 <fputs@plt+0x10008>
   21020:	mov	sl, r5
   21024:	ldr	r3, [r5, #56]	; 0x38
   21028:	mov	r9, r0
   2102c:	mov	r0, r6
   21030:	blx	r3
   21034:	cmp	r9, r0
   21038:	mov	r8, r0
   2103c:	beq	20ffc <fputs@plt+0xff34>
   21040:	ldr	r3, [r5]
   21044:	cmp	r3, #0
   21048:	beq	210b8 <fputs@plt+0xfff0>
   2104c:	ldr	r5, [pc, #128]	; 210d4 <fputs@plt+0x1000c>
   21050:	mov	r1, r0
   21054:	mov	r0, r4
   21058:	ldr	r3, [r5, #60]	; 0x3c
   2105c:	cmp	r6, r3
   21060:	ldr	r3, [sl, #48]	; 0x30
   21064:	strhi	r6, [r5, #60]	; 0x3c
   21068:	blx	r3
   2106c:	subs	r6, r0, #0
   21070:	bne	2109c <fputs@plt+0xffd4>
   21074:	ldrd	r2, [r5, #224]	; 0xe0
   21078:	cmp	r2, #1
   2107c:	sbcs	r3, r3, #0
   21080:	blt	20ff8 <fputs@plt+0xff30>
   21084:	ldr	r3, [sl, #48]	; 0x30
   21088:	mov	r1, r8
   2108c:	mov	r0, r4
   21090:	blx	r3
   21094:	subs	r6, r0, #0
   21098:	beq	20ff8 <fputs@plt+0xff30>
   2109c:	mov	r0, r6
   210a0:	bl	13e98 <fputs@plt+0x2dd0>
   210a4:	mov	r4, r6
   210a8:	sub	r1, r0, r9
   210ac:	mov	r0, #0
   210b0:	bl	13ce8 <fputs@plt+0x2c20>
   210b4:	b	20ffc <fputs@plt+0xff34>
   210b8:	ldr	r3, [r5, #48]	; 0x30
   210bc:	mov	r1, r0
   210c0:	mov	r0, r4
   210c4:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   210c8:	bx	r3
   210cc:	svcvc	0x00fffeff
   210d0:	andeq	fp, r8, r0, lsr #2
   210d4:	andeq	r1, r9, r0, lsr #15
   210d8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   210dc:	mov	r8, #48	; 0x30
   210e0:	ldr	r6, [r0, #104]	; 0x68
   210e4:	mov	r5, r0
   210e8:	mul	r2, r8, r1
   210ec:	mov	r3, #0
   210f0:	ldr	r0, [r0, #100]	; 0x64
   210f4:	mov	r7, r1
   210f8:	bl	20fc8 <fputs@plt+0xff00>
   210fc:	subs	r9, r0, #0
   21100:	bne	2110c <fputs@plt+0x10044>
   21104:	mov	r0, #7
   21108:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2110c:	mla	r4, r8, r6, r9
   21110:	sub	r2, r7, r6
   21114:	mov	r1, #0
   21118:	mul	r2, r8, r2
   2111c:	mov	r0, r4
   21120:	bl	10eac <memset@plt>
   21124:	str	r9, [r5, #100]	; 0x64
   21128:	cmp	r6, r7
   2112c:	blt	21138 <fputs@plt+0x10070>
   21130:	mov	r0, #0
   21134:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   21138:	ldr	r3, [r5, #68]	; 0x44
   2113c:	ldr	r0, [r5, #28]
   21140:	ldr	r3, [r3]
   21144:	str	r0, [r4, #20]
   21148:	cmp	r3, #0
   2114c:	beq	211b8 <fputs@plt+0x100f0>
   21150:	ldrd	r2, [r5, #80]	; 0x50
   21154:	cmp	r2, #1
   21158:	sbcs	r1, r3, #0
   2115c:	blt	211b8 <fputs@plt+0x100f0>
   21160:	strd	r2, [r4]
   21164:	ldr	r3, [r5, #56]	; 0x38
   21168:	str	r3, [r4, #24]
   2116c:	bl	20660 <fputs@plt+0xf598>
   21170:	cmp	r0, #0
   21174:	str	r0, [r4, #16]
   21178:	beq	21104 <fputs@plt+0x1003c>
   2117c:	ldr	r3, [r5, #216]	; 0xd8
   21180:	cmp	r3, #0
   21184:	beq	211a8 <fputs@plt+0x100e0>
   21188:	ldr	r2, [r3, #68]	; 0x44
   2118c:	str	r2, [r4, #28]
   21190:	ldr	r2, [r3, #76]	; 0x4c
   21194:	str	r2, [r4, #32]
   21198:	ldr	r2, [r3, #80]	; 0x50
   2119c:	str	r2, [r4, #36]	; 0x24
   211a0:	ldr	r3, [r3, #112]	; 0x70
   211a4:	str	r3, [r4, #40]	; 0x28
   211a8:	add	r6, r6, #1
   211ac:	str	r6, [r5, #104]	; 0x68
   211b0:	add	r4, r4, #48	; 0x30
   211b4:	b	21128 <fputs@plt+0x10060>
   211b8:	ldr	r2, [r5, #156]	; 0x9c
   211bc:	mov	r3, #0
   211c0:	b	21160 <fputs@plt+0x10098>
   211c4:	ldr	r3, [r0, #44]	; 0x2c
   211c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   211cc:	cmp	r3, #0
   211d0:	sub	sp, sp, #28
   211d4:	ldrd	r6, [r0]
   211d8:	beq	211f8 <fputs@plt+0x10130>
   211dc:	add	r3, r3, r6
   211e0:	adds	r6, r6, r1
   211e4:	adc	r7, r7, r1, asr #31
   211e8:	str	r3, [r2]
   211ec:	strd	r6, [r0]
   211f0:	mov	r8, #0
   211f4:	b	21298 <fputs@plt+0x101d0>
   211f8:	ldr	fp, [r0, #40]	; 0x28
   211fc:	str	r2, [sp, #12]
   21200:	mov	r5, r1
   21204:	asr	r9, fp, #31
   21208:	mov	r4, r0
   2120c:	mov	r2, fp
   21210:	mov	r3, r9
   21214:	mov	r0, r6
   21218:	mov	r1, r7
   2121c:	bl	704fc <fputs@plt+0x5f434>
   21220:	mov	r8, fp
   21224:	cmp	r2, #0
   21228:	mov	sl, r2
   2122c:	beq	21264 <fputs@plt+0x1019c>
   21230:	ldr	r6, [r4, #40]	; 0x28
   21234:	sub	r6, r6, sl
   21238:	cmp	r5, r6
   2123c:	bgt	212a4 <fputs@plt+0x101dc>
   21240:	ldr	r3, [r4, #36]	; 0x24
   21244:	add	sl, r3, sl
   21248:	ldr	r3, [sp, #12]
   2124c:	str	sl, [r3]
   21250:	ldrd	r2, [r4]
   21254:	adds	r2, r2, r5
   21258:	adc	r3, r3, r5, asr #31
   2125c:	strd	r2, [r4]
   21260:	b	211f0 <fputs@plt+0x10128>
   21264:	ldrd	r2, [r4, #8]
   21268:	strd	r6, [sp]
   2126c:	subs	r0, r2, r6
   21270:	sbc	r1, r3, r7
   21274:	cmp	fp, r0
   21278:	sbcs	r1, r9, r1
   2127c:	subge	fp, r2, r6
   21280:	mov	r2, fp
   21284:	ldr	r1, [r4, #36]	; 0x24
   21288:	ldr	r0, [r4, #24]
   2128c:	bl	13d40 <fputs@plt+0x2c78>
   21290:	subs	r8, r0, #0
   21294:	beq	21230 <fputs@plt+0x10168>
   21298:	mov	r0, r8
   2129c:	add	sp, sp, #28
   212a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   212a4:	ldr	r7, [r4, #16]
   212a8:	cmp	r5, r7
   212ac:	ble	212e8 <fputs@plt+0x10220>
   212b0:	lsl	r7, r7, #1
   212b4:	cmp	r7, #128	; 0x80
   212b8:	movlt	r7, #128	; 0x80
   212bc:	cmp	r5, r7
   212c0:	bgt	21368 <fputs@plt+0x102a0>
   212c4:	mov	r2, r7
   212c8:	asr	r3, r7, #31
   212cc:	ldr	r0, [r4, #28]
   212d0:	bl	20fc8 <fputs@plt+0xff00>
   212d4:	cmp	r0, #0
   212d8:	moveq	r8, #7
   212dc:	beq	21298 <fputs@plt+0x101d0>
   212e0:	str	r7, [r4, #16]
   212e4:	str	r0, [r4, #28]
   212e8:	ldr	r1, [r4, #36]	; 0x24
   212ec:	mov	r2, r6
   212f0:	add	r1, r1, sl
   212f4:	ldr	r0, [r4, #28]
   212f8:	bl	10f3c <memcpy@plt>
   212fc:	ldrd	r2, [r4]
   21300:	adds	r2, r2, r6
   21304:	adc	r3, r3, r6, asr #31
   21308:	sub	r6, r5, r6
   2130c:	strd	r2, [r4]
   21310:	ldr	r7, [r4, #40]	; 0x28
   21314:	add	r2, sp, #20
   21318:	cmp	r6, r7
   2131c:	movlt	r7, r6
   21320:	mov	r1, r7
   21324:	mov	r0, r4
   21328:	bl	211c4 <fputs@plt+0x100fc>
   2132c:	subs	r8, r0, #0
   21330:	bne	21298 <fputs@plt+0x101d0>
   21334:	ldr	r0, [r4, #28]
   21338:	sub	r3, r5, r6
   2133c:	mov	r2, r7
   21340:	ldr	r1, [sp, #20]
   21344:	add	r0, r0, r3
   21348:	sub	r6, r6, r7
   2134c:	bl	10f3c <memcpy@plt>
   21350:	cmp	r6, #0
   21354:	bgt	21310 <fputs@plt+0x10248>
   21358:	ldr	r2, [sp, #12]
   2135c:	ldr	r3, [r4, #28]
   21360:	str	r3, [r2]
   21364:	b	21298 <fputs@plt+0x101d0>
   21368:	lsl	r7, r7, #1
   2136c:	b	212bc <fputs@plt+0x101f4>
   21370:	push	{r4, r5, r6, r7, r8, lr}
   21374:	mov	r4, r0
   21378:	ldr	r5, [r0, #44]	; 0x2c
   2137c:	sub	sp, sp, #24
   21380:	cmp	r5, #0
   21384:	beq	213bc <fputs@plt+0x102f4>
   21388:	ldr	r0, [r0]
   2138c:	add	r0, r5, r0
   21390:	bl	149ac <fputs@plt+0x38e4>
   21394:	ldrd	r2, [r4]
   21398:	mov	r1, #0
   2139c:	mov	r5, #0
   213a0:	uxtb	r0, r0
   213a4:	adds	r2, r2, r0
   213a8:	adc	r3, r3, r1
   213ac:	strd	r2, [r4]
   213b0:	mov	r0, r5
   213b4:	add	sp, sp, #24
   213b8:	pop	{r4, r5, r6, r7, r8, pc}
   213bc:	ldr	r7, [r0, #40]	; 0x28
   213c0:	mov	r8, r1
   213c4:	mov	r2, r7
   213c8:	asr	r3, r7, #31
   213cc:	ldrd	r0, [r0]
   213d0:	bl	704fc <fputs@plt+0x5f434>
   213d4:	subs	r6, r2, #0
   213d8:	beq	21418 <fputs@plt+0x10350>
   213dc:	sub	r7, r7, r2
   213e0:	cmp	r7, #8
   213e4:	movle	r6, r5
   213e8:	ble	21418 <fputs@plt+0x10350>
   213ec:	ldr	r0, [r4, #36]	; 0x24
   213f0:	mov	r1, r8
   213f4:	add	r0, r0, r2
   213f8:	bl	149ac <fputs@plt+0x38e4>
   213fc:	ldrd	r2, [r4]
   21400:	mov	r1, #0
   21404:	uxtb	r0, r0
   21408:	adds	r2, r2, r0
   2140c:	adc	r3, r3, r1
   21410:	strd	r2, [r4]
   21414:	b	213b0 <fputs@plt+0x102e8>
   21418:	mov	r7, #1
   2141c:	add	r2, sp, #4
   21420:	mov	r1, r7
   21424:	mov	r0, r4
   21428:	bl	211c4 <fputs@plt+0x100fc>
   2142c:	subs	r5, r0, #0
   21430:	bne	213b0 <fputs@plt+0x102e8>
   21434:	ldr	r3, [sp, #4]
   21438:	add	r1, r6, #1
   2143c:	add	r0, sp, #24
   21440:	ldrb	r2, [r3]
   21444:	and	r6, r6, #15
   21448:	add	r6, r0, r6
   2144c:	strb	r2, [r6, #-16]
   21450:	ldrsb	r3, [r3]
   21454:	cmp	r3, #0
   21458:	blt	2146c <fputs@plt+0x103a4>
   2145c:	mov	r1, r8
   21460:	add	r0, sp, #8
   21464:	bl	149ac <fputs@plt+0x38e4>
   21468:	b	213b0 <fputs@plt+0x102e8>
   2146c:	mov	r6, r1
   21470:	b	2141c <fputs@plt+0x10354>
   21474:	push	{r4, lr}
   21478:	mov	r4, r0
   2147c:	ldrb	r3, [r0, #44]	; 0x2c
   21480:	cmp	r3, #0
   21484:	beq	214a4 <fputs@plt+0x103dc>
   21488:	mov	r2, #1
   2148c:	mov	r1, #0
   21490:	bl	1ae8c <fputs@plt+0x9dc4>
   21494:	mov	r3, #0
   21498:	strb	r3, [r4, #44]	; 0x2c
   2149c:	str	r3, [r4, #104]	; 0x68
   214a0:	strb	r3, [r4, #47]	; 0x2f
   214a4:	ldrsh	r1, [r4, #40]	; 0x28
   214a8:	cmp	r1, #0
   214ac:	poplt	{r4, pc}
   214b0:	add	r1, r1, #3
   214b4:	mov	r0, r4
   214b8:	bl	1adfc <fputs@plt+0x9d34>
   214bc:	mvn	r3, #0
   214c0:	strh	r3, [r4, #40]	; 0x28
   214c4:	pop	{r4, pc}
   214c8:	push	{r0, r1, r2, r4, r5, lr}
   214cc:	mov	r4, r0
   214d0:	mov	r5, #0
   214d4:	ldr	r0, [r0, #60]	; 0x3c
   214d8:	bl	1a0d4 <fputs@plt+0x900c>
   214dc:	mov	r0, r4
   214e0:	str	r5, [r4, #60]	; 0x3c
   214e4:	bl	1a114 <fputs@plt+0x904c>
   214e8:	ldr	r0, [r4, #216]	; 0xd8
   214ec:	cmp	r0, r5
   214f0:	beq	21564 <fputs@plt+0x1049c>
   214f4:	bl	21474 <fputs@plt+0x103ac>
   214f8:	strb	r5, [r4, #17]
   214fc:	ldr	r3, [r4, #44]	; 0x2c
   21500:	cmp	r3, #0
   21504:	beq	21544 <fputs@plt+0x1047c>
   21508:	mov	r0, r4
   2150c:	bl	1de38 <fputs@plt+0xcd70>
   21510:	ldrb	r3, [r4, #13]
   21514:	ldrb	r2, [r4, #23]
   21518:	strb	r3, [r4, #19]
   2151c:	mov	r3, #0
   21520:	cmp	r2, r3
   21524:	strb	r3, [r4, #17]
   21528:	str	r3, [r4, #44]	; 0x2c
   2152c:	beq	21544 <fputs@plt+0x1047c>
   21530:	str	r3, [sp]
   21534:	mov	r2, #0
   21538:	mov	r3, #0
   2153c:	ldr	r0, [r4, #64]	; 0x40
   21540:	bl	13db8 <fputs@plt+0x2cf0>
   21544:	mov	r2, #0
   21548:	mov	r3, #0
   2154c:	strd	r2, [r4, #80]	; 0x50
   21550:	strd	r2, [r4, #88]	; 0x58
   21554:	mov	r3, #0
   21558:	strb	r3, [r4, #20]
   2155c:	add	sp, sp, #12
   21560:	pop	{r4, r5, pc}
   21564:	ldrb	r3, [r4, #4]
   21568:	cmp	r3, #0
   2156c:	bne	214fc <fputs@plt+0x10434>
   21570:	ldr	r0, [r4, #64]	; 0x40
   21574:	ldr	r3, [r0]
   21578:	cmp	r3, #0
   2157c:	moveq	r0, r3
   21580:	beq	21588 <fputs@plt+0x104c0>
   21584:	bl	13d94 <fputs@plt+0x2ccc>
   21588:	tst	r0, #2048	; 0x800
   2158c:	beq	215a0 <fputs@plt+0x104d8>
   21590:	ldrb	r3, [r4, #5]
   21594:	and	r3, r3, #5
   21598:	cmp	r3, #1
   2159c:	beq	215a8 <fputs@plt+0x104e0>
   215a0:	ldr	r0, [r4, #68]	; 0x44
   215a4:	bl	13d10 <fputs@plt+0x2c48>
   215a8:	mov	r1, #0
   215ac:	mov	r0, r4
   215b0:	bl	15740 <fputs@plt+0x4678>
   215b4:	cmp	r0, #0
   215b8:	beq	215cc <fputs@plt+0x10504>
   215bc:	ldrb	r3, [r4, #17]
   215c0:	cmp	r3, #6
   215c4:	moveq	r3, #5
   215c8:	strbeq	r3, [r4, #18]
   215cc:	mov	r3, #0
   215d0:	strb	r3, [r4, #19]
   215d4:	strb	r3, [r4, #17]
   215d8:	b	214fc <fputs@plt+0x10434>
   215dc:	ldr	r3, [pc, #152]	; 2167c <fputs@plt+0x105b4>
   215e0:	push	{r4, r5, r6, lr}
   215e4:	mov	r4, r0
   215e8:	ldr	r2, [r3, #176]	; 0xb0
   215ec:	mov	r6, r3
   215f0:	cmp	r2, r0
   215f4:	blt	2164c <fputs@plt+0x10584>
   215f8:	ldr	r5, [r3, #200]	; 0xc8
   215fc:	cmp	r5, #0
   21600:	beq	2164c <fputs@plt+0x10584>
   21604:	ldr	r2, [r5]
   21608:	ldr	r1, [r3, #184]	; 0xb8
   2160c:	str	r2, [r3, #200]	; 0xc8
   21610:	ldr	r2, [r3, #204]	; 0xcc
   21614:	sub	r2, r2, #1
   21618:	cmp	r2, r1
   2161c:	str	r2, [r3, #204]	; 0xcc
   21620:	movge	r2, #0
   21624:	movlt	r2, #1
   21628:	str	r2, [r3, #208]	; 0xd0
   2162c:	ldr	r2, [r3, #68]	; 0x44
   21630:	mov	r1, #1
   21634:	cmp	r0, r2
   21638:	strhi	r0, [r3, #68]	; 0x44
   2163c:	mov	r0, r1
   21640:	bl	13ce8 <fputs@plt+0x2c20>
   21644:	mov	r0, r5
   21648:	pop	{r4, r5, r6, pc}
   2164c:	mov	r0, r4
   21650:	asr	r1, r4, #31
   21654:	bl	1de8c <fputs@plt+0xcdc4>
   21658:	subs	r5, r0, #0
   2165c:	beq	21644 <fputs@plt+0x1057c>
   21660:	bl	13e98 <fputs@plt+0x2dd0>
   21664:	ldr	r3, [r6, #68]	; 0x44
   21668:	cmp	r4, r3
   2166c:	strhi	r4, [r6, #68]	; 0x44
   21670:	mov	r1, r0
   21674:	mov	r0, #2
   21678:	b	21640 <fputs@plt+0x10578>
   2167c:	andeq	r1, r9, r0, lsr #15
   21680:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   21684:	mov	r4, r0
   21688:	ldrb	r3, [r0, #16]
   2168c:	mov	r7, r1
   21690:	mov	r6, r2
   21694:	cmp	r3, #0
   21698:	beq	216a8 <fputs@plt+0x105e0>
   2169c:	ldr	r3, [r0, #28]
   216a0:	cmp	r3, #0
   216a4:	bne	217c8 <fputs@plt+0x10700>
   216a8:	ldr	r5, [r7]
   216ac:	ldr	r3, [r4, #212]	; 0xd4
   216b0:	cmp	r5, #0
   216b4:	ldr	r8, [r3, #12]
   216b8:	clz	r8, r8
   216bc:	lsr	r8, r8, #5
   216c0:	moveq	r8, #0
   216c4:	cmp	r8, #0
   216c8:	beq	21734 <fputs@plt+0x1066c>
   216cc:	ldr	r3, [r4, #160]	; 0xa0
   216d0:	cmp	r5, r3
   216d4:	beq	217c8 <fputs@plt+0x10700>
   216d8:	mov	r3, #0
   216dc:	mov	r2, #0
   216e0:	strd	r2, [sp]
   216e4:	ldrb	r3, [r4, #17]
   216e8:	cmp	r3, #0
   216ec:	bne	2170c <fputs@plt+0x10644>
   216f0:	mov	r0, r5
   216f4:	bl	215dc <fputs@plt+0x10514>
   216f8:	subs	r9, r0, #0
   216fc:	bne	2176c <fputs@plt+0x106a4>
   21700:	mov	r0, r9
   21704:	mov	r8, #7
   21708:	b	21730 <fputs@plt+0x10668>
   2170c:	ldr	r0, [r4, #64]	; 0x40
   21710:	ldr	r3, [r0]
   21714:	cmp	r3, #0
   21718:	beq	216f0 <fputs@plt+0x10628>
   2171c:	mov	r1, sp
   21720:	bl	13d70 <fputs@plt+0x2ca8>
   21724:	subs	r8, r0, #0
   21728:	movne	r0, #0
   2172c:	beq	216f0 <fputs@plt+0x10628>
   21730:	bl	1a9a0 <fputs@plt+0x98d8>
   21734:	ldr	r3, [r4, #160]	; 0xa0
   21738:	cmp	r8, #0
   2173c:	str	r3, [r7]
   21740:	bne	21758 <fputs@plt+0x10690>
   21744:	cmp	r6, #0
   21748:	mov	r0, r4
   2174c:	ldrshlt	r6, [r4, #150]	; 0x96
   21750:	strh	r6, [r4, #150]	; 0x96
   21754:	bl	157f4 <fputs@plt+0x472c>
   21758:	mov	r0, r8
   2175c:	add	sp, sp, #12
   21760:	pop	{r4, r5, r6, r7, r8, r9, pc}
   21764:	mov	r0, r9
   21768:	b	21730 <fputs@plt+0x10668>
   2176c:	mov	r0, r4
   21770:	bl	1de38 <fputs@plt+0xcd70>
   21774:	ldr	r0, [r4, #212]	; 0xd4
   21778:	ldr	r3, [r0, #24]
   2177c:	cmp	r3, #0
   21780:	beq	21794 <fputs@plt+0x106cc>
   21784:	mov	r1, r5
   21788:	bl	1a828 <fputs@plt+0x9760>
   2178c:	subs	r8, r0, #0
   21790:	bne	21764 <fputs@plt+0x1069c>
   21794:	ldr	r0, [r4, #208]	; 0xd0
   21798:	bl	1a9a0 <fputs@plt+0x98d8>
   2179c:	ldrd	r0, [sp]
   217a0:	mov	r3, #0
   217a4:	str	r9, [r4, #208]	; 0xd0
   217a8:	adds	r0, r0, r5
   217ac:	adc	r1, r1, r3
   217b0:	subs	r0, r0, #1
   217b4:	mov	r2, r5
   217b8:	sbc	r1, r1, #0
   217bc:	bl	704fc <fputs@plt+0x5f434>
   217c0:	str	r5, [r4, #160]	; 0xa0
   217c4:	str	r0, [r4, #28]
   217c8:	mov	r8, #0
   217cc:	b	21734 <fputs@plt+0x1066c>
   217d0:	push	{r4, r5, r6, r7, r8, r9, lr}
   217d4:	sub	sp, sp, #28
   217d8:	mov	r4, r0
   217dc:	mov	r8, r2
   217e0:	mov	r9, r3
   217e4:	mov	r5, r1
   217e8:	bl	1578c <fputs@plt+0x46c4>
   217ec:	mov	r7, r1
   217f0:	ldr	r1, [r4, #156]	; 0x9c
   217f4:	mov	r6, r0
   217f8:	adds	r2, r6, r1
   217fc:	adc	r3, r7, #0
   21800:	cmp	r8, r2
   21804:	sbcs	r3, r9, r3
   21808:	strd	r6, [r4, #80]	; 0x50
   2180c:	bge	2181c <fputs@plt+0x10754>
   21810:	mov	r0, #101	; 0x65
   21814:	add	sp, sp, #28
   21818:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2181c:	cmp	r5, #0
   21820:	bne	2195c <fputs@plt+0x10894>
   21824:	ldrd	r2, [r4, #88]	; 0x58
   21828:	cmp	r7, r3
   2182c:	cmpeq	r6, r2
   21830:	bne	2195c <fputs@plt+0x10894>
   21834:	ldr	r3, [sp, #56]	; 0x38
   21838:	adds	r2, r6, #8
   2183c:	str	r3, [sp]
   21840:	ldr	r0, [r4, #68]	; 0x44
   21844:	adc	r3, r7, #0
   21848:	bl	19824 <fputs@plt+0x875c>
   2184c:	cmp	r0, #0
   21850:	bne	21814 <fputs@plt+0x1074c>
   21854:	adds	r2, r6, #12
   21858:	add	r3, r4, #52	; 0x34
   2185c:	str	r3, [sp]
   21860:	ldr	r0, [r4, #68]	; 0x44
   21864:	adc	r3, r7, #0
   21868:	bl	19824 <fputs@plt+0x875c>
   2186c:	cmp	r0, #0
   21870:	bne	21814 <fputs@plt+0x1074c>
   21874:	ldr	r3, [sp, #60]	; 0x3c
   21878:	adds	r2, r6, #16
   2187c:	str	r3, [sp]
   21880:	ldr	r0, [r4, #68]	; 0x44
   21884:	adc	r3, r7, #0
   21888:	bl	19824 <fputs@plt+0x875c>
   2188c:	cmp	r0, #0
   21890:	bne	21814 <fputs@plt+0x1074c>
   21894:	ldrd	r2, [r4, #80]	; 0x50
   21898:	orrs	r3, r2, r3
   2189c:	bne	21944 <fputs@plt+0x1087c>
   218a0:	adds	r2, r6, #20
   218a4:	add	r3, sp, #12
   218a8:	str	r3, [sp]
   218ac:	ldr	r0, [r4, #68]	; 0x44
   218b0:	adc	r3, r7, #0
   218b4:	bl	19824 <fputs@plt+0x875c>
   218b8:	cmp	r0, #0
   218bc:	bne	21814 <fputs@plt+0x1074c>
   218c0:	adds	r2, r6, #24
   218c4:	add	r5, sp, #8
   218c8:	adc	r3, r7, #0
   218cc:	str	r5, [sp]
   218d0:	ldr	r0, [r4, #68]	; 0x44
   218d4:	bl	19824 <fputs@plt+0x875c>
   218d8:	cmp	r0, #0
   218dc:	bne	21814 <fputs@plt+0x1074c>
   218e0:	ldr	r3, [sp, #8]
   218e4:	cmp	r3, #0
   218e8:	ldreq	r3, [r4, #160]	; 0xa0
   218ec:	streq	r3, [sp, #8]
   218f0:	ldr	r3, [sp, #8]
   218f4:	cmp	r3, #512	; 0x200
   218f8:	bcc	21810 <fputs@plt+0x10748>
   218fc:	ldr	r2, [sp, #12]
   21900:	ldr	r1, [pc, #140]	; 21994 <fputs@plt+0x108cc>
   21904:	sub	r0, r2, #32
   21908:	cmp	r3, #65536	; 0x10000
   2190c:	cmpls	r0, r1
   21910:	bhi	21810 <fputs@plt+0x10748>
   21914:	sub	r1, r3, #1
   21918:	tst	r1, r3
   2191c:	bne	21810 <fputs@plt+0x10748>
   21920:	sub	r3, r2, #1
   21924:	tst	r3, r2
   21928:	bne	21810 <fputs@plt+0x10748>
   2192c:	mvn	r2, #0
   21930:	mov	r1, r5
   21934:	mov	r0, r4
   21938:	bl	21680 <fputs@plt+0x105b8>
   2193c:	ldr	r3, [sp, #12]
   21940:	str	r3, [r4, #156]	; 0x9c
   21944:	ldrd	r2, [r4, #80]	; 0x50
   21948:	ldr	r1, [r4, #156]	; 0x9c
   2194c:	adds	r2, r2, r1
   21950:	adc	r3, r3, #0
   21954:	strd	r2, [r4, #80]	; 0x50
   21958:	b	21814 <fputs@plt+0x1074c>
   2195c:	strd	r6, [sp]
   21960:	mov	r2, #8
   21964:	add	r1, sp, #16
   21968:	ldr	r0, [r4, #68]	; 0x44
   2196c:	bl	13d40 <fputs@plt+0x2c78>
   21970:	cmp	r0, #0
   21974:	bne	21814 <fputs@plt+0x1074c>
   21978:	mov	r2, #8
   2197c:	ldr	r1, [pc, #20]	; 21998 <fputs@plt+0x108d0>
   21980:	add	r0, sp, #16
   21984:	bl	10e34 <memcmp@plt>
   21988:	cmp	r0, #0
   2198c:	bne	21810 <fputs@plt+0x10748>
   21990:	b	21834 <fputs@plt+0x1076c>
   21994:	andeq	pc, r0, r0, ror #31
   21998:	muleq	r7, sl, r4
   2199c:	push	{r4, r5, r6, lr}
   219a0:	mov	r6, r3
   219a4:	ldm	r0, {r3, r4}
   219a8:	str	r3, [r4, #4]
   219ac:	ldrh	r3, [r4, #22]
   219b0:	tst	r3, #2
   219b4:	bne	21a24 <fputs@plt+0x1095c>
   219b8:	cmp	r2, #0
   219bc:	mov	r5, r2
   219c0:	ldrlt	r3, [r4, #36]	; 0x24
   219c4:	ldrlt	r5, [r4, #32]
   219c8:	sublt	r5, r5, r3
   219cc:	sub	r3, r1, #512	; 0x200
   219d0:	cmp	r3, #65024	; 0xfe00
   219d4:	bhi	219f0 <fputs@plt+0x10928>
   219d8:	sub	r3, r1, #1
   219dc:	tst	r3, r1
   219e0:	bne	219f0 <fputs@plt+0x10928>
   219e4:	str	r1, [r4, #32]
   219e8:	add	r0, r4, #80	; 0x50
   219ec:	bl	1af8c <fputs@plt+0x9ec4>
   219f0:	mov	r2, r5
   219f4:	add	r1, r4, #32
   219f8:	ldr	r0, [r4]
   219fc:	bl	21680 <fputs@plt+0x105b8>
   21a00:	ldr	r3, [r4, #32]
   21a04:	cmp	r6, #0
   21a08:	uxth	r5, r5
   21a0c:	sub	r5, r3, r5
   21a10:	ldrhne	r3, [r4, #22]
   21a14:	str	r5, [r4, #36]	; 0x24
   21a18:	orrne	r3, r3, #2
   21a1c:	strhne	r3, [r4, #22]
   21a20:	pop	{r4, r5, r6, pc}
   21a24:	mov	r0, #8
   21a28:	pop	{r4, r5, r6, pc}
   21a2c:	push	{r4, lr}
   21a30:	mov	r4, r0
   21a34:	ldrb	r3, [r0, #13]
   21a38:	cmp	r3, #0
   21a3c:	beq	21a4c <fputs@plt+0x10984>
   21a40:	mov	r3, #512	; 0x200
   21a44:	str	r3, [r4, #156]	; 0x9c
   21a48:	pop	{r4, pc}
   21a4c:	ldr	r0, [r0, #64]	; 0x40
   21a50:	bl	13d94 <fputs@plt+0x2ccc>
   21a54:	tst	r0, #4096	; 0x1000
   21a58:	bne	21a40 <fputs@plt+0x10978>
   21a5c:	ldr	r0, [r4, #64]	; 0x40
   21a60:	ldr	r3, [r0]
   21a64:	ldr	r3, [r3, #44]	; 0x2c
   21a68:	cmp	r3, #0
   21a6c:	beq	21a90 <fputs@plt+0x109c8>
   21a70:	blx	r3
   21a74:	cmp	r0, #31
   21a78:	movle	r0, #512	; 0x200
   21a7c:	ble	21a88 <fputs@plt+0x109c0>
   21a80:	cmp	r0, #65536	; 0x10000
   21a84:	movge	r0, #65536	; 0x10000
   21a88:	str	r0, [r4, #156]	; 0x9c
   21a8c:	pop	{r4, pc}
   21a90:	mov	r0, #4096	; 0x1000
   21a94:	b	21a80 <fputs@plt+0x109b8>
   21a98:	push	{r4, r5, r6, lr}
   21a9c:	mov	r4, r0
   21aa0:	ldr	r3, [pc, #44]	; 21ad4 <fputs@plt+0x10a0c>
   21aa4:	ldr	r0, [r0]
   21aa8:	mov	r2, #0
   21aac:	ldr	r3, [r3, #136]	; 0x88
   21ab0:	ldr	r0, [r0, #44]	; 0x2c
   21ab4:	mov	r5, r1
   21ab8:	blx	r3
   21abc:	subs	r2, r0, #0
   21ac0:	popeq	{r4, r5, r6, pc}
   21ac4:	mov	r1, r5
   21ac8:	ldr	r0, [r4]
   21acc:	pop	{r4, r5, r6, lr}
   21ad0:	b	18424 <fputs@plt+0x735c>
   21ad4:	andeq	fp, r8, r0, lsr #2
   21ad8:	push	{r4, r5, r6, lr}
   21adc:	mov	r4, r0
   21ae0:	ldr	r0, [r0]
   21ae4:	mov	r5, r1
   21ae8:	add	r0, r0, #212	; 0xd4
   21aec:	bl	21a98 <fputs@plt+0x109d0>
   21af0:	cmp	r0, #0
   21af4:	popeq	{r4, r5, r6, pc}
   21af8:	mov	r2, r4
   21afc:	mov	r1, r5
   21b00:	pop	{r4, r5, r6, lr}
   21b04:	b	15ff4 <fputs@plt+0x4f2c>
   21b08:	tst	r1, #1
   21b0c:	push	{r4, lr}
   21b10:	moveq	r4, #48	; 0x30
   21b14:	beq	21b3c <fputs@plt+0x10a74>
   21b18:	ldr	r3, [r0, #12]
   21b1c:	cmp	r3, #0
   21b20:	ldrne	r4, [pc, #72]	; 21b70 <fputs@plt+0x10aa8>
   21b24:	bne	21b3c <fputs@plt+0x10a74>
   21b28:	ldr	r2, [r0, #20]
   21b2c:	ldr	r3, [pc, #64]	; 21b74 <fputs@plt+0x10aac>
   21b30:	cmp	r2, #0
   21b34:	ldr	r4, [pc, #52]	; 21b70 <fputs@plt+0x10aa8>
   21b38:	moveq	r4, r3
   21b3c:	ldr	r3, [r0, #4]
   21b40:	and	r4, r4, #60	; 0x3c
   21b44:	tst	r3, #1024	; 0x400
   21b48:	bne	21b64 <fputs@plt+0x10a9c>
   21b4c:	ldr	r0, [r0, #8]
   21b50:	cmp	r0, #0
   21b54:	beq	21b64 <fputs@plt+0x10a9c>
   21b58:	bl	1839c <fputs@plt+0x72d4>
   21b5c:	add	r0, r0, #1
   21b60:	add	r4, r4, r0
   21b64:	add	r0, r4, #7
   21b68:	bic	r0, r0, #7
   21b6c:	pop	{r4, pc}
   21b70:	andeq	r2, r0, ip, lsl r0
   21b74:	andeq	r4, r0, ip
   21b78:	push	{r4, r5, r6, r7, r8, lr}
   21b7c:	mov	r4, r0
   21b80:	mov	r7, r1
   21b84:	mov	r6, #0
   21b88:	and	r8, r1, #1
   21b8c:	cmp	r4, #0
   21b90:	beq	21bc8 <fputs@plt+0x10b00>
   21b94:	mov	r1, r7
   21b98:	mov	r0, r4
   21b9c:	bl	21b08 <fputs@plt+0x10a40>
   21ba0:	cmp	r8, #0
   21ba4:	mov	r5, r0
   21ba8:	beq	21bcc <fputs@plt+0x10b04>
   21bac:	ldr	r0, [r4, #12]
   21bb0:	mov	r1, r7
   21bb4:	bl	21b78 <fputs@plt+0x10ab0>
   21bb8:	ldr	r4, [r4, #16]
   21bbc:	add	r0, r5, r0
   21bc0:	add	r6, r6, r0
   21bc4:	b	21b8c <fputs@plt+0x10ac4>
   21bc8:	mov	r5, r4
   21bcc:	add	r0, r5, r6
   21bd0:	pop	{r4, r5, r6, r7, r8, pc}
   21bd4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21bd8:	subs	r4, r1, #0
   21bdc:	sub	sp, sp, #28
   21be0:	beq	21d74 <fputs@plt+0x10cac>
   21be4:	cmp	r3, #0
   21be8:	mov	r8, r0
   21bec:	mov	fp, r2
   21bf0:	mov	r9, r3
   21bf4:	and	sl, r2, #1
   21bf8:	beq	21d80 <fputs@plt+0x10cb8>
   21bfc:	ldr	r3, [r3]
   21c00:	str	r3, [sp, #20]
   21c04:	mov	r3, #32768	; 0x8000
   21c08:	str	r3, [sp, #4]
   21c0c:	ldr	r5, [sp, #20]
   21c10:	cmp	r5, #0
   21c14:	beq	21d70 <fputs@plt+0x10ca8>
   21c18:	cmp	sl, #0
   21c1c:	moveq	r7, #48	; 0x30
   21c20:	beq	21c48 <fputs@plt+0x10b80>
   21c24:	ldr	r3, [r4, #12]
   21c28:	cmp	r3, #0
   21c2c:	ldrne	r7, [pc, #516]	; 21e38 <fputs@plt+0x10d70>
   21c30:	bne	21c48 <fputs@plt+0x10b80>
   21c34:	ldr	r2, [r4, #20]
   21c38:	ldr	r3, [pc, #508]	; 21e3c <fputs@plt+0x10d74>
   21c3c:	cmp	r2, #0
   21c40:	ldr	r7, [pc, #496]	; 21e38 <fputs@plt+0x10d70>
   21c44:	moveq	r7, r3
   21c48:	and	r3, r7, #60	; 0x3c
   21c4c:	str	r3, [sp, #8]
   21c50:	ldr	r3, [r4, #4]
   21c54:	tst	r3, #1024	; 0x400
   21c58:	movne	r6, #0
   21c5c:	bne	21c80 <fputs@plt+0x10bb8>
   21c60:	ldr	r0, [r4, #8]
   21c64:	cmp	r0, #0
   21c68:	moveq	r6, r0
   21c6c:	beq	21c80 <fputs@plt+0x10bb8>
   21c70:	str	r3, [sp, #12]
   21c74:	bl	1839c <fputs@plt+0x72d4>
   21c78:	ldr	r3, [sp, #12]
   21c7c:	add	r6, r0, #1
   21c80:	cmp	sl, #0
   21c84:	beq	21da8 <fputs@plt+0x10ce0>
   21c88:	and	r2, r7, #60	; 0x3c
   21c8c:	mov	r1, r4
   21c90:	mov	r0, r5
   21c94:	bl	10f3c <memcpy@plt>
   21c98:	ldr	r3, [r5, #4]
   21c9c:	ldr	r2, [sp, #4]
   21ca0:	bic	r3, r3, #122880	; 0x1e000
   21ca4:	orr	r3, r3, r2
   21ca8:	and	r7, r7, #24576	; 0x6000
   21cac:	orr	r7, r3, r7
   21cb0:	cmp	r6, #0
   21cb4:	str	r7, [r5, #4]
   21cb8:	beq	21cd8 <fputs@plt+0x10c10>
   21cbc:	ldr	r0, [sp, #20]
   21cc0:	ldr	r3, [sp, #8]
   21cc4:	mov	r2, r6
   21cc8:	add	r0, r0, r3
   21ccc:	str	r0, [r5, #8]
   21cd0:	ldr	r1, [r4, #8]
   21cd4:	bl	10f3c <memcpy@plt>
   21cd8:	ldr	r2, [r4, #4]
   21cdc:	ldr	r3, [r5, #4]
   21ce0:	orr	r3, r2, r3
   21ce4:	tst	r3, #16384	; 0x4000
   21ce8:	bne	21d08 <fputs@plt+0x10c40>
   21cec:	tst	r2, #2048	; 0x800
   21cf0:	ldr	r1, [r4, #20]
   21cf4:	mov	r2, sl
   21cf8:	mov	r0, r8
   21cfc:	beq	21df8 <fputs@plt+0x10d30>
   21d00:	bl	22420 <fputs@plt+0x11358>
   21d04:	str	r0, [r5, #20]
   21d08:	ldr	r6, [r5, #4]
   21d0c:	tst	r6, #24576	; 0x6000
   21d10:	beq	21e00 <fputs@plt+0x10d38>
   21d14:	mov	r1, fp
   21d18:	mov	r0, r4
   21d1c:	bl	21b08 <fputs@plt+0x10a40>
   21d20:	ldr	r3, [sp, #20]
   21d24:	tst	r6, #8192	; 0x2000
   21d28:	add	r0, r3, r0
   21d2c:	str	r0, [sp, #20]
   21d30:	beq	21d64 <fputs@plt+0x10c9c>
   21d34:	add	r3, sp, #20
   21d38:	mov	r2, #1
   21d3c:	ldr	r1, [r4, #12]
   21d40:	mov	r0, r8
   21d44:	bl	21bd4 <fputs@plt+0x10b0c>
   21d48:	add	r3, sp, #20
   21d4c:	mov	r2, #1
   21d50:	ldr	r1, [r4, #16]
   21d54:	str	r0, [r5, #12]
   21d58:	mov	r0, r8
   21d5c:	bl	21bd4 <fputs@plt+0x10b0c>
   21d60:	str	r0, [r5, #16]
   21d64:	cmp	r9, #0
   21d68:	ldrne	r3, [sp, #20]
   21d6c:	strne	r3, [r9]
   21d70:	mov	r4, r5
   21d74:	mov	r0, r4
   21d78:	add	sp, sp, #28
   21d7c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21d80:	mov	r1, r2
   21d84:	mov	r0, r4
   21d88:	bl	21b78 <fputs@plt+0x10ab0>
   21d8c:	mov	r2, r0
   21d90:	asr	r3, r0, #31
   21d94:	mov	r0, r8
   21d98:	bl	1ed14 <fputs@plt+0xdc4c>
   21d9c:	str	r9, [sp, #4]
   21da0:	str	r0, [sp, #20]
   21da4:	b	21c0c <fputs@plt+0x10b44>
   21da8:	tst	r3, #16384	; 0x4000
   21dac:	movne	r3, #12
   21db0:	bne	21dc0 <fputs@plt+0x10cf8>
   21db4:	tst	r3, #8192	; 0x2000
   21db8:	movne	r3, #28
   21dbc:	moveq	r3, #48	; 0x30
   21dc0:	mov	r2, r3
   21dc4:	mov	r1, r4
   21dc8:	mov	r0, r5
   21dcc:	str	r3, [sp, #12]
   21dd0:	bl	10f3c <memcpy@plt>
   21dd4:	ldr	r3, [sp, #12]
   21dd8:	cmp	r3, #48	; 0x30
   21ddc:	beq	21c98 <fputs@plt+0x10bd0>
   21de0:	ldr	r0, [sp, #20]
   21de4:	rsb	r2, r3, #48	; 0x30
   21de8:	mov	r1, #0
   21dec:	add	r0, r0, r3
   21df0:	bl	10eac <memset@plt>
   21df4:	b	21c98 <fputs@plt+0x10bd0>
   21df8:	bl	21e48 <fputs@plt+0x10d80>
   21dfc:	b	21d04 <fputs@plt+0x10c3c>
   21e00:	ldr	r6, [r4, #4]
   21e04:	ands	r6, r6, #16384	; 0x4000
   21e08:	bne	21d70 <fputs@plt+0x10ca8>
   21e0c:	mov	r2, r6
   21e10:	ldr	r1, [r4, #12]
   21e14:	mov	r0, r8
   21e18:	bl	21e40 <fputs@plt+0x10d78>
   21e1c:	mov	r2, r6
   21e20:	ldr	r1, [r4, #16]
   21e24:	str	r0, [r5, #12]
   21e28:	mov	r0, r8
   21e2c:	bl	21e40 <fputs@plt+0x10d78>
   21e30:	str	r0, [r5, #16]
   21e34:	b	21d70 <fputs@plt+0x10ca8>
   21e38:	andeq	r2, r0, ip, lsl r0
   21e3c:	andeq	r4, r0, ip
   21e40:	mov	r3, #0
   21e44:	b	21bd4 <fputs@plt+0x10b0c>
   21e48:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21e4c:	subs	r8, r1, #0
   21e50:	bne	21e64 <fputs@plt+0x10d9c>
   21e54:	mov	r7, #0
   21e58:	mov	r0, r7
   21e5c:	add	sp, sp, #12
   21e60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21e64:	mov	r9, r2
   21e68:	mov	r3, #0
   21e6c:	mov	r2, #8
   21e70:	mov	r6, r0
   21e74:	bl	1ed14 <fputs@plt+0xdc4c>
   21e78:	subs	r7, r0, #0
   21e7c:	beq	21e54 <fputs@plt+0x10d8c>
   21e80:	ldr	r3, [r8]
   21e84:	tst	r9, #1
   21e88:	str	r3, [r7]
   21e8c:	moveq	r3, #1
   21e90:	ldreq	r2, [r8]
   21e94:	beq	21ed8 <fputs@plt+0x10e10>
   21e98:	mov	r2, #20
   21e9c:	mov	r0, r6
   21ea0:	mul	r2, r2, r3
   21ea4:	mov	r3, #0
   21ea8:	bl	1ed14 <fputs@plt+0xdc4c>
   21eac:	cmp	r0, #0
   21eb0:	str	r0, [r7, #4]
   21eb4:	mov	r4, r0
   21eb8:	ldrne	r5, [r8, #4]
   21ebc:	movne	fp, #0
   21ec0:	bne	21f58 <fputs@plt+0x10e90>
   21ec4:	mov	r1, r7
   21ec8:	mov	r0, r6
   21ecc:	bl	1d524 <fputs@plt+0xc45c>
   21ed0:	b	21e54 <fputs@plt+0x10d8c>
   21ed4:	lsl	r3, r3, #1
   21ed8:	cmp	r3, r2
   21edc:	blt	21ed4 <fputs@plt+0x10e0c>
   21ee0:	b	21e98 <fputs@plt+0x10dd0>
   21ee4:	mov	r2, r9
   21ee8:	ldr	r1, [r5, #-20]	; 0xffffffec
   21eec:	mov	r0, r6
   21ef0:	str	r3, [sp, #4]
   21ef4:	bl	21e40 <fputs@plt+0x10d78>
   21ef8:	ldr	r1, [r5, #-16]
   21efc:	add	fp, fp, #1
   21f00:	str	r0, [r4, #-20]	; 0xffffffec
   21f04:	mov	r0, r6
   21f08:	bl	201a4 <fputs@plt+0xf0dc>
   21f0c:	str	r0, [r4, #-16]
   21f10:	mov	r0, r6
   21f14:	ldr	r1, [r5, #-12]
   21f18:	bl	201a4 <fputs@plt+0xf0dc>
   21f1c:	ldr	r3, [sp, #4]
   21f20:	str	r0, [r4, #-12]
   21f24:	ldrb	r2, [r5, #-8]
   21f28:	strb	r2, [r4, #-8]
   21f2c:	ldrb	r2, [sl, #13]
   21f30:	bic	r2, r2, #1
   21f34:	strb	r2, [sl, #13]
   21f38:	ldrb	r3, [r3, #13]
   21f3c:	uxtb	r2, r2
   21f40:	bic	r2, r2, #2
   21f44:	and	r3, r3, #2
   21f48:	orr	r3, r3, r2
   21f4c:	strb	r3, [sl, #13]
   21f50:	ldr	r3, [r5, #-4]
   21f54:	str	r3, [r4, #-4]
   21f58:	ldr	r2, [r8]
   21f5c:	mov	r3, r5
   21f60:	cmp	fp, r2
   21f64:	mov	sl, r4
   21f68:	add	r5, r5, #20
   21f6c:	add	r4, r4, #20
   21f70:	blt	21ee4 <fputs@plt+0x10e1c>
   21f74:	b	21e58 <fputs@plt+0x10d90>
   21f78:	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   21f7c:	subs	r4, r1, #0
   21f80:	beq	21fe4 <fputs@plt+0x10f1c>
   21f84:	mov	r7, r3
   21f88:	ldrb	r3, [r4]
   21f8c:	mov	r5, r0
   21f90:	mov	r6, r2
   21f94:	cmp	r3, #152	; 0x98
   21f98:	bne	21ff0 <fputs@plt+0x10f28>
   21f9c:	ldr	r3, [r4, #28]
   21fa0:	cmp	r3, r2
   21fa4:	bne	21ff0 <fputs@plt+0x10f28>
   21fa8:	ldrsh	r3, [r4, #32]
   21fac:	cmp	r3, #0
   21fb0:	movlt	r3, #101	; 0x65
   21fb4:	strblt	r3, [r4]
   21fb8:	blt	21fe4 <fputs@plt+0x10f1c>
   21fbc:	ldr	r1, [r7, #4]
   21fc0:	add	r3, r3, r3, lsl #2
   21fc4:	mov	r2, #0
   21fc8:	ldr	r1, [r1, r3, lsl #2]
   21fcc:	bl	21e40 <fputs@plt+0x10d78>
   21fd0:	mov	r1, r4
   21fd4:	mov	r6, r0
   21fd8:	mov	r0, r5
   21fdc:	bl	1e430 <fputs@plt+0xd368>
   21fe0:	mov	r4, r6
   21fe4:	mov	r0, r4
   21fe8:	add	sp, sp, #12
   21fec:	pop	{r4, r5, r6, r7, pc}
   21ff0:	mov	r3, r7
   21ff4:	mov	r2, r6
   21ff8:	ldr	r1, [r4, #12]
   21ffc:	mov	r0, r5
   22000:	bl	21f78 <fputs@plt+0x10eb0>
   22004:	mov	r3, r7
   22008:	mov	r2, r6
   2200c:	ldr	r1, [r4, #16]
   22010:	str	r0, [r4, #12]
   22014:	mov	r0, r5
   22018:	bl	21f78 <fputs@plt+0x10eb0>
   2201c:	ldr	r3, [r4, #4]
   22020:	tst	r3, #2048	; 0x800
   22024:	str	r0, [r4, #16]
   22028:	beq	2204c <fputs@plt+0x10f84>
   2202c:	mov	r3, #1
   22030:	str	r3, [sp]
   22034:	mov	r2, r6
   22038:	mov	r3, r7
   2203c:	ldr	r1, [r4, #20]
   22040:	mov	r0, r5
   22044:	bl	220bc <fputs@plt+0x10ff4>
   22048:	b	21fe4 <fputs@plt+0x10f1c>
   2204c:	mov	r3, r7
   22050:	mov	r2, r6
   22054:	ldr	r1, [r4, #20]
   22058:	mov	r0, r5
   2205c:	bl	22064 <fputs@plt+0x10f9c>
   22060:	b	21fe4 <fputs@plt+0x10f1c>
   22064:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22068:	subs	r5, r1, #0
   2206c:	popeq	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22070:	mov	r8, r3
   22074:	mov	r7, r2
   22078:	mov	r6, r0
   2207c:	mov	r4, #0
   22080:	mov	fp, #20
   22084:	ldr	r3, [r5]
   22088:	cmp	r4, r3
   2208c:	blt	22094 <fputs@plt+0x10fcc>
   22090:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22094:	mul	r9, fp, r4
   22098:	ldr	sl, [r5, #4]
   2209c:	mov	r3, r8
   220a0:	mov	r2, r7
   220a4:	ldr	r1, [sl, r9]
   220a8:	mov	r0, r6
   220ac:	bl	21f78 <fputs@plt+0x10eb0>
   220b0:	add	r4, r4, #1
   220b4:	str	r0, [sl, r9]
   220b8:	b	22084 <fputs@plt+0x10fbc>
   220bc:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   220c0:	subs	r4, r1, #0
   220c4:	ldr	sl, [sp, #48]	; 0x30
   220c8:	beq	2216c <fputs@plt+0x110a4>
   220cc:	mov	r5, r0
   220d0:	mov	r6, r2
   220d4:	mov	r7, r3
   220d8:	mov	fp, #1
   220dc:	mov	r3, r7
   220e0:	mov	r2, r6
   220e4:	ldr	r1, [r4]
   220e8:	mov	r0, r5
   220ec:	bl	22064 <fputs@plt+0x10f9c>
   220f0:	mov	r3, r7
   220f4:	mov	r2, r6
   220f8:	ldr	r1, [r4, #36]	; 0x24
   220fc:	mov	r0, r5
   22100:	bl	22064 <fputs@plt+0x10f9c>
   22104:	mov	r3, r7
   22108:	mov	r2, r6
   2210c:	ldr	r1, [r4, #44]	; 0x2c
   22110:	mov	r0, r5
   22114:	bl	22064 <fputs@plt+0x10f9c>
   22118:	mov	r3, r7
   2211c:	mov	r2, r6
   22120:	ldr	r1, [r4, #40]	; 0x28
   22124:	mov	r0, r5
   22128:	bl	21f78 <fputs@plt+0x10eb0>
   2212c:	mov	r3, r7
   22130:	mov	r2, r6
   22134:	ldr	r1, [r4, #32]
   22138:	str	r0, [r4, #40]	; 0x28
   2213c:	mov	r0, r5
   22140:	bl	21f78 <fputs@plt+0x10eb0>
   22144:	ldr	r8, [r4, #28]
   22148:	ldr	r9, [r8], #8
   2214c:	str	r0, [r4, #32]
   22150:	cmp	r9, #0
   22154:	bgt	22174 <fputs@plt+0x110ac>
   22158:	cmp	sl, #0
   2215c:	beq	2216c <fputs@plt+0x110a4>
   22160:	ldr	r4, [r4, #48]	; 0x30
   22164:	cmp	r4, #0
   22168:	bne	220dc <fputs@plt+0x11014>
   2216c:	add	sp, sp, #12
   22170:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22174:	str	fp, [sp]
   22178:	mov	r3, r7
   2217c:	mov	r2, r6
   22180:	ldr	r1, [r8, #20]
   22184:	mov	r0, r5
   22188:	bl	220bc <fputs@plt+0x10ff4>
   2218c:	ldrb	r3, [r8, #37]	; 0x25
   22190:	tst	r3, #4
   22194:	beq	221ac <fputs@plt+0x110e4>
   22198:	mov	r3, r7
   2219c:	mov	r2, r6
   221a0:	ldr	r1, [r8, #64]	; 0x40
   221a4:	mov	r0, r5
   221a8:	bl	22064 <fputs@plt+0x10f9c>
   221ac:	sub	r9, r9, #1
   221b0:	add	r8, r8, #72	; 0x48
   221b4:	b	22150 <fputs@plt+0x11088>
   221b8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   221bc:	subs	r6, r2, #0
   221c0:	bne	221d0 <fputs@plt+0x11108>
   221c4:	mov	r4, #0
   221c8:	mov	r0, r4
   221cc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   221d0:	mov	r9, r3
   221d4:	ldr	r2, [r1, #8]
   221d8:	ldr	r3, [pc, #184]	; 22298 <fputs@plt+0x111d0>
   221dc:	mov	r5, r1
   221e0:	and	r3, r3, r2
   221e4:	cmp	r3, #0
   221e8:	bne	221c4 <fputs@plt+0x110fc>
   221ec:	ldr	r4, [r1, #56]	; 0x38
   221f0:	cmp	r4, #0
   221f4:	moveq	r8, r0
   221f8:	bne	221c4 <fputs@plt+0x110fc>
   221fc:	ldrb	r3, [r6]
   22200:	cmp	r3, #72	; 0x48
   22204:	beq	22278 <fputs@plt+0x111b0>
   22208:	ldr	r2, [r6, #4]
   2220c:	ands	r7, r2, #1
   22210:	bne	221c4 <fputs@plt+0x110fc>
   22214:	mov	r2, r9
   22218:	mov	r1, #3
   2221c:	mov	r0, r6
   22220:	bl	1b5dc <fputs@plt+0xa514>
   22224:	cmp	r0, #0
   22228:	beq	221c8 <fputs@plt+0x11100>
   2222c:	add	r4, r4, #1
   22230:	mov	r2, r7
   22234:	mov	r1, r6
   22238:	mov	r0, r8
   2223c:	bl	21e40 <fputs@plt+0x10d78>
   22240:	ldr	r3, [r5]
   22244:	mov	r2, r9
   22248:	mov	r1, r0
   2224c:	mov	r0, r8
   22250:	bl	21f78 <fputs@plt+0x10eb0>
   22254:	ldr	r1, [r5, #32]
   22258:	mov	r2, r0
   2225c:	mov	r0, r8
   22260:	bl	1f0f0 <fputs@plt+0xe028>
   22264:	str	r0, [r5, #32]
   22268:	ldr	r5, [r5, #48]	; 0x30
   2226c:	cmp	r5, #0
   22270:	bne	22230 <fputs@plt+0x11168>
   22274:	b	221c8 <fputs@plt+0x11100>
   22278:	ldr	r2, [r6, #16]
   2227c:	mov	r3, r9
   22280:	mov	r1, r5
   22284:	mov	r0, r8
   22288:	bl	221b8 <fputs@plt+0x110f0>
   2228c:	ldr	r6, [r6, #12]
   22290:	add	r4, r4, r0
   22294:	b	221fc <fputs@plt+0x11134>
   22298:	andeq	r2, r0, r8
   2229c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   222a0:	subs	r8, r1, #0
   222a4:	bne	222b4 <fputs@plt+0x111ec>
   222a8:	mov	r7, #0
   222ac:	mov	r0, r7
   222b0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   222b4:	ldr	r3, [r8]
   222b8:	mov	sl, r2
   222bc:	cmp	r3, #0
   222c0:	subgt	ip, r3, #1
   222c4:	movgt	r3, #72	; 0x48
   222c8:	movle	r3, #80	; 0x50
   222cc:	mulgt	r3, r3, ip
   222d0:	mov	r6, r0
   222d4:	addgt	r3, r3, #80	; 0x50
   222d8:	mov	r2, r3
   222dc:	asr	r3, r3, #31
   222e0:	bl	1ed14 <fputs@plt+0xdc4c>
   222e4:	subs	r7, r0, #0
   222e8:	beq	222a8 <fputs@plt+0x111e0>
   222ec:	ldr	r3, [r8]
   222f0:	mov	r4, r8
   222f4:	mov	r5, r7
   222f8:	mov	r9, #0
   222fc:	mov	fp, #72	; 0x48
   22300:	str	r3, [r7, #4]
   22304:	str	r3, [r7]
   22308:	ldr	r3, [r8]
   2230c:	cmp	r9, r3
   22310:	bge	222ac <fputs@plt+0x111e4>
   22314:	ldr	r3, [r4, #8]
   22318:	mov	r0, r6
   2231c:	str	r3, [r5, #8]
   22320:	ldr	r1, [r4, #12]
   22324:	bl	201a4 <fputs@plt+0xf0dc>
   22328:	str	r0, [r5, #12]
   2232c:	mov	r0, r6
   22330:	ldr	r1, [r4, #16]
   22334:	bl	201a4 <fputs@plt+0xf0dc>
   22338:	str	r0, [r5, #16]
   2233c:	mov	r0, r6
   22340:	ldr	r1, [r4, #20]
   22344:	bl	201a4 <fputs@plt+0xf0dc>
   22348:	str	r0, [r5, #20]
   2234c:	ldr	r3, [r4, #44]	; 0x2c
   22350:	str	r3, [r5, #44]	; 0x2c
   22354:	ldr	r3, [r4, #52]	; 0x34
   22358:	str	r3, [r5, #52]	; 0x34
   2235c:	ldr	r3, [r4, #32]
   22360:	str	r3, [r5, #32]
   22364:	ldr	r3, [r4, #36]	; 0x24
   22368:	str	r3, [r5, #36]	; 0x24
   2236c:	mla	r3, fp, r9, r7
   22370:	ldrb	r3, [r3, #45]	; 0x2d
   22374:	tst	r3, #2
   22378:	beq	2238c <fputs@plt+0x112c4>
   2237c:	ldr	r1, [r4, #72]	; 0x48
   22380:	mov	r0, r6
   22384:	bl	201a4 <fputs@plt+0xf0dc>
   22388:	str	r0, [r5, #72]	; 0x48
   2238c:	ldr	r3, [r4, #76]	; 0x4c
   22390:	str	r3, [r5, #76]	; 0x4c
   22394:	mla	r3, fp, r9, r7
   22398:	ldrb	r3, [r3, #45]	; 0x2d
   2239c:	tst	r3, #4
   223a0:	beq	223b8 <fputs@plt+0x112f0>
   223a4:	mov	r2, sl
   223a8:	ldr	r1, [r4, #72]	; 0x48
   223ac:	mov	r0, r6
   223b0:	bl	21e48 <fputs@plt+0x10d80>
   223b4:	str	r0, [r5, #72]	; 0x48
   223b8:	ldr	r3, [r4, #24]
   223bc:	mov	r0, r6
   223c0:	cmp	r3, #0
   223c4:	str	r3, [r5, #24]
   223c8:	ldrhne	r2, [r3, #36]	; 0x24
   223cc:	ldr	r1, [r4, #28]
   223d0:	add	r9, r9, #1
   223d4:	addne	r2, r2, #1
   223d8:	strhne	r2, [r3, #36]	; 0x24
   223dc:	mov	r2, sl
   223e0:	bl	22420 <fputs@plt+0x11358>
   223e4:	mov	r2, sl
   223e8:	add	r4, r4, #72	; 0x48
   223ec:	add	r5, r5, #72	; 0x48
   223f0:	str	r0, [r5, #-44]	; 0xffffffd4
   223f4:	mov	r0, r6
   223f8:	ldr	r1, [r4, #-16]
   223fc:	bl	21e40 <fputs@plt+0x10d78>
   22400:	str	r0, [r5, #-16]
   22404:	mov	r0, r6
   22408:	ldr	r1, [r4, #-12]
   2240c:	bl	2023c <fputs@plt+0xf174>
   22410:	str	r0, [r5, #-12]
   22414:	ldrd	r2, [r4, #-8]
   22418:	strd	r2, [r5, #-8]
   2241c:	b	22308 <fputs@plt+0x11240>
   22420:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22424:	subs	r6, r1, #0
   22428:	bne	22438 <fputs@plt+0x11370>
   2242c:	mov	r4, #0
   22430:	mov	r0, r4
   22434:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22438:	mov	r7, r2
   2243c:	mov	r3, #0
   22440:	mov	r2, #68	; 0x44
   22444:	mov	r5, r0
   22448:	bl	1ed14 <fputs@plt+0xdc4c>
   2244c:	subs	r4, r0, #0
   22450:	beq	2242c <fputs@plt+0x11364>
   22454:	mov	r2, r7
   22458:	ldr	r1, [r6]
   2245c:	mov	r0, r5
   22460:	bl	21e48 <fputs@plt+0x10d80>
   22464:	mov	r2, r7
   22468:	ldr	r1, [r6, #28]
   2246c:	mov	r8, #0
   22470:	str	r0, [r4]
   22474:	mov	r0, r5
   22478:	bl	2229c <fputs@plt+0x111d4>
   2247c:	mov	r2, r7
   22480:	ldr	r1, [r6, #32]
   22484:	str	r0, [r4, #28]
   22488:	mov	r0, r5
   2248c:	bl	21e40 <fputs@plt+0x10d78>
   22490:	mov	r2, r7
   22494:	ldr	r1, [r6, #36]	; 0x24
   22498:	str	r0, [r4, #32]
   2249c:	mov	r0, r5
   224a0:	bl	21e48 <fputs@plt+0x10d80>
   224a4:	mov	r2, r7
   224a8:	ldr	r1, [r6, #40]	; 0x28
   224ac:	str	r0, [r4, #36]	; 0x24
   224b0:	mov	r0, r5
   224b4:	bl	21e40 <fputs@plt+0x10d78>
   224b8:	mov	r2, r7
   224bc:	ldr	r1, [r6, #44]	; 0x2c
   224c0:	str	r0, [r4, #40]	; 0x28
   224c4:	mov	r0, r5
   224c8:	bl	21e48 <fputs@plt+0x10d80>
   224cc:	mov	r2, r7
   224d0:	str	r0, [r4, #44]	; 0x2c
   224d4:	ldrb	r3, [r6, #4]
   224d8:	mov	r0, r5
   224dc:	strb	r3, [r4, #4]
   224e0:	ldr	r1, [r6, #48]	; 0x30
   224e4:	bl	22420 <fputs@plt+0x11358>
   224e8:	mov	r2, r7
   224ec:	ldr	r1, [r6, #56]	; 0x38
   224f0:	cmp	r0, #0
   224f4:	str	r0, [r4, #48]	; 0x30
   224f8:	strne	r4, [r0, #52]	; 0x34
   224fc:	str	r8, [r4, #52]	; 0x34
   22500:	mov	r0, r5
   22504:	bl	21e40 <fputs@plt+0x10d78>
   22508:	mov	r2, r7
   2250c:	ldr	r1, [r6, #60]	; 0x3c
   22510:	str	r0, [r4, #56]	; 0x38
   22514:	mov	r0, r5
   22518:	bl	21e40 <fputs@plt+0x10d78>
   2251c:	ldr	r3, [r6, #8]
   22520:	ldr	r9, [r6, #64]	; 0x40
   22524:	bic	r3, r3, #16
   22528:	str	r3, [r4, #8]
   2252c:	mvn	r3, #0
   22530:	str	r3, [r4, #20]
   22534:	str	r3, [r4, #24]
   22538:	ldrsh	r3, [r6, #6]
   2253c:	cmp	r9, r8
   22540:	str	r8, [r4, #12]
   22544:	str	r8, [r4, #16]
   22548:	strh	r3, [r4, #6]
   2254c:	str	r0, [r4, #60]	; 0x3c
   22550:	bne	22560 <fputs@plt+0x11498>
   22554:	mov	sl, #0
   22558:	str	sl, [r4, #64]	; 0x40
   2255c:	b	22430 <fputs@plt+0x11368>
   22560:	ldr	r2, [r9]
   22564:	mov	r0, r5
   22568:	lsl	r2, r2, #4
   2256c:	add	r2, r2, #8
   22570:	asr	r3, r2, #31
   22574:	bl	1f9d8 <fputs@plt+0xe910>
   22578:	subs	sl, r0, #0
   2257c:	beq	22554 <fputs@plt+0x1148c>
   22580:	mov	r7, r9
   22584:	mov	r6, sl
   22588:	ldr	r3, [r7], #8
   2258c:	mov	fp, r8
   22590:	str	r3, [r6], #8
   22594:	ldr	r3, [r9]
   22598:	add	r7, r7, #16
   2259c:	cmp	r8, r3
   225a0:	add	r6, r6, #16
   225a4:	bge	22558 <fputs@plt+0x11490>
   225a8:	mov	r2, fp
   225ac:	ldr	r1, [r7, #-8]
   225b0:	mov	r0, r5
   225b4:	bl	22420 <fputs@plt+0x11358>
   225b8:	mov	r2, fp
   225bc:	ldr	r1, [r7, #-12]
   225c0:	add	r8, r8, #1
   225c4:	str	r0, [r6, #-8]
   225c8:	mov	r0, r5
   225cc:	bl	21e48 <fputs@plt+0x10d80>
   225d0:	ldr	r1, [r7, #-16]
   225d4:	str	r0, [r6, #-12]
   225d8:	mov	r0, r5
   225dc:	bl	201a4 <fputs@plt+0xf0dc>
   225e0:	str	r0, [r6, #-16]
   225e4:	b	22594 <fputs@plt+0x114cc>
   225e8:	push	{r4, r5, r6, r7, r8, lr}
   225ec:	mov	r4, r3
   225f0:	mov	r3, #20
   225f4:	ldr	r6, [r0]
   225f8:	mul	r3, r3, r2
   225fc:	sub	sp, sp, #32
   22600:	mov	r7, r0
   22604:	mov	r2, #0
   22608:	ldr	r1, [r1, r3]
   2260c:	mov	r0, r6
   22610:	ldr	r8, [sp, #60]	; 0x3c
   22614:	bl	21e40 <fputs@plt+0x10d78>
   22618:	subs	r5, r0, #0
   2261c:	beq	226f8 <fputs@plt+0x11630>
   22620:	ldr	r3, [sp, #56]	; 0x38
   22624:	ldrb	r3, [r3]
   22628:	cmp	r3, #71	; 0x47
   2262c:	cmpne	r8, #0
   22630:	ble	2265c <fputs@plt+0x11594>
   22634:	mov	r1, #0
   22638:	mov	r2, #28
   2263c:	add	r0, sp, #4
   22640:	bl	10eac <memset@plt>
   22644:	ldr	r3, [pc, #180]	; 22700 <fputs@plt+0x11638>
   22648:	mov	r1, r5
   2264c:	add	r0, sp, #4
   22650:	str	r3, [sp, #8]
   22654:	str	r8, [sp, #28]
   22658:	bl	1b570 <fputs@plt+0xa4a8>
   2265c:	ldrb	r3, [r4]
   22660:	cmp	r3, #95	; 0x5f
   22664:	bne	2267c <fputs@plt+0x115b4>
   22668:	mov	r1, r5
   2266c:	ldr	r2, [r4, #8]
   22670:	mov	r0, r7
   22674:	bl	1f270 <fputs@plt+0xe1a8>
   22678:	mov	r5, r0
   2267c:	ldr	r3, [r5, #4]
   22680:	mov	r1, r4
   22684:	orr	r3, r3, #4194304	; 0x400000
   22688:	str	r3, [r5, #4]
   2268c:	ldr	r3, [r4, #4]
   22690:	mov	r0, r6
   22694:	orr	r3, r3, #32768	; 0x8000
   22698:	str	r3, [r4, #4]
   2269c:	bl	1e430 <fputs@plt+0xd368>
   226a0:	mov	r3, r5
   226a4:	mov	r2, r4
   226a8:	add	r1, r5, #48	; 0x30
   226ac:	ldr	r0, [r3], #4
   226b0:	cmp	r3, r1
   226b4:	str	r0, [r2], #4
   226b8:	bne	226ac <fputs@plt+0x115e4>
   226bc:	ldr	r3, [r4, #4]
   226c0:	tst	r3, #1024	; 0x400
   226c4:	bne	226ec <fputs@plt+0x11624>
   226c8:	ldr	r1, [r4, #8]
   226cc:	cmp	r1, #0
   226d0:	beq	226ec <fputs@plt+0x11624>
   226d4:	mov	r0, r6
   226d8:	bl	201a4 <fputs@plt+0xf0dc>
   226dc:	ldr	r3, [r4, #4]
   226e0:	orr	r3, r3, #65536	; 0x10000
   226e4:	str	r3, [r4, #4]
   226e8:	str	r0, [r4, #8]
   226ec:	mov	r1, r5
   226f0:	mov	r0, r6
   226f4:	bl	1d524 <fputs@plt+0xc45c>
   226f8:	add	sp, sp, #32
   226fc:	pop	{r4, r5, r6, r7, r8, pc}
   22700:	andeq	r6, r1, r4, ror #10
   22704:	ldm	r0, {r2, r3}
   22708:	push	{r4, r5, r6, lr}
   2270c:	str	r2, [r3, #4]
   22710:	ldr	r3, [r3]
   22714:	ldr	r4, [r3, #212]	; 0xd4
   22718:	ldr	r3, [pc, #32]	; 22740 <fputs@plt+0x11678>
   2271c:	mov	r0, r4
   22720:	str	r1, [r4, #16]
   22724:	ldr	r5, [r3, #128]	; 0x80
   22728:	bl	15340 <fputs@plt+0x4278>
   2272c:	mov	r1, r0
   22730:	ldr	r0, [r4, #44]	; 0x2c
   22734:	blx	r5
   22738:	mov	r0, #0
   2273c:	pop	{r4, r5, r6, pc}
   22740:	andeq	fp, r8, r0, lsr #2
   22744:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   22748:	mov	r5, r0
   2274c:	ldr	r4, [r0, #16]
   22750:	ldr	r9, [r0, #4]
   22754:	ldrd	r6, [r4, #80]	; 0x50
   22758:	ldr	r8, [r4, #52]	; 0x34
   2275c:	ldr	r3, [r4, #160]	; 0xa0
   22760:	sub	r3, r3, #200	; 0xc8
   22764:	cmp	r3, #0
   22768:	bgt	22830 <fputs@plt+0x11768>
   2276c:	ldrh	r3, [r5, #24]
   22770:	mov	r2, r6
   22774:	orr	r3, r3, #8
   22778:	strh	r3, [r5, #24]
   2277c:	ldr	r3, [r5, #20]
   22780:	str	r3, [sp]
   22784:	mov	r3, r7
   22788:	ldr	r0, [r4, #68]	; 0x44
   2278c:	bl	19768 <fputs@plt+0x86a0>
   22790:	cmp	r0, #0
   22794:	bne	22828 <fputs@plt+0x11760>
   22798:	adds	r2, r6, #4
   2279c:	adc	r3, r7, #0
   227a0:	mov	r1, r9
   227a4:	strd	r2, [sp]
   227a8:	ldr	r2, [r4, #160]	; 0xa0
   227ac:	ldr	r0, [r4, #68]	; 0x44
   227b0:	bl	13d4c <fputs@plt+0x2c84>
   227b4:	cmp	r0, #0
   227b8:	bne	22828 <fputs@plt+0x11760>
   227bc:	ldr	r1, [r4, #160]	; 0xa0
   227c0:	str	r8, [sp]
   227c4:	adds	r2, r6, r1
   227c8:	adc	r3, r7, r1, asr #31
   227cc:	adds	r2, r2, #4
   227d0:	adc	r3, r3, #0
   227d4:	ldr	r0, [r4, #68]	; 0x44
   227d8:	bl	19768 <fputs@plt+0x86a0>
   227dc:	cmp	r0, #0
   227e0:	bne	22828 <fputs@plt+0x11760>
   227e4:	ldrd	r2, [r4, #80]	; 0x50
   227e8:	ldr	r1, [r4, #160]	; 0xa0
   227ec:	ldr	r0, [r4, #60]	; 0x3c
   227f0:	add	r1, r1, #8
   227f4:	adds	r2, r2, r1
   227f8:	adc	r3, r3, r1, asr #31
   227fc:	ldr	r1, [r5, #20]
   22800:	strd	r2, [r4, #80]	; 0x50
   22804:	ldr	r3, [r4, #48]	; 0x30
   22808:	add	r3, r3, #1
   2280c:	str	r3, [r4, #48]	; 0x30
   22810:	bl	20a0c <fputs@plt+0xf944>
   22814:	ldr	r1, [r5, #20]
   22818:	mov	r6, r0
   2281c:	mov	r0, r4
   22820:	bl	20bbc <fputs@plt+0xfaf4>
   22824:	orr	r0, r6, r0
   22828:	add	sp, sp, #12
   2282c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   22830:	ldrb	r2, [r9, r3]
   22834:	add	r8, r8, r2
   22838:	b	22760 <fputs@plt+0x11698>
   2283c:	ldrb	r2, [r0, #18]
   22840:	cmp	r2, r1
   22844:	movge	r3, #0
   22848:	movlt	r3, #1
   2284c:	cmp	r2, #5
   22850:	orreq	r3, r3, #1
   22854:	cmp	r3, #0
   22858:	bne	22864 <fputs@plt+0x1179c>
   2285c:	mov	r0, #0
   22860:	bx	lr
   22864:	push	{r4, r5, r6, lr}
   22868:	mov	r5, r1
   2286c:	ldrb	r3, [r0, #14]
   22870:	mov	r4, r0
   22874:	cmp	r3, #0
   22878:	beq	228a4 <fputs@plt+0x117dc>
   2287c:	ldrb	r2, [r4, #18]
   22880:	sub	r3, r5, #4
   22884:	clz	r3, r3
   22888:	lsr	r3, r3, #5
   2288c:	cmp	r2, #5
   22890:	orrne	r3, r3, #1
   22894:	cmp	r3, #0
   22898:	strbne	r5, [r4, #18]
   2289c:	mov	r0, #0
   228a0:	pop	{r4, r5, r6, pc}
   228a4:	ldr	r0, [r0, #64]	; 0x40
   228a8:	ldr	r3, [r0]
   228ac:	ldr	r3, [r3, #28]
   228b0:	blx	r3
   228b4:	cmp	r0, #0
   228b8:	popne	{r4, r5, r6, pc}
   228bc:	b	2287c <fputs@plt+0x117b4>
   228c0:	push	{r4, r5, r6, lr}
   228c4:	mov	r4, r0
   228c8:	mov	r6, r1
   228cc:	mov	r1, r6
   228d0:	mov	r0, r4
   228d4:	bl	2283c <fputs@plt+0x11774>
   228d8:	cmp	r0, #5
   228dc:	mov	r5, r0
   228e0:	bne	228f8 <fputs@plt+0x11830>
   228e4:	ldr	r3, [r4, #184]	; 0xb8
   228e8:	ldr	r0, [r4, #188]	; 0xbc
   228ec:	blx	r3
   228f0:	cmp	r0, #0
   228f4:	bne	228cc <fputs@plt+0x11804>
   228f8:	mov	r0, r5
   228fc:	pop	{r4, r5, r6, pc}
   22900:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   22904:	cmp	r3, r1
   22908:	ldr	r6, [sp, #32]
   2290c:	movge	r8, r1
   22910:	movlt	r8, r3
   22914:	mov	r7, r2
   22918:	mov	r9, r0
   2291c:	mov	r5, r1
   22920:	mov	r2, r8
   22924:	mov	r1, r6
   22928:	mov	r0, r7
   2292c:	mov	r4, r3
   22930:	bl	10e34 <memcmp@plt>
   22934:	cmp	r0, #0
   22938:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   2293c:	cmp	r9, #0
   22940:	subne	r3, r5, r8
   22944:	addne	r7, r7, r5
   22948:	bne	22958 <fputs@plt+0x11890>
   2294c:	sub	r0, r5, r4
   22950:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   22954:	sub	r3, r3, #1
   22958:	cmp	r3, #0
   2295c:	ble	22970 <fputs@plt+0x118a8>
   22960:	ldrb	r2, [r7, #-1]!
   22964:	cmp	r2, #32
   22968:	beq	22954 <fputs@plt+0x1188c>
   2296c:	b	2294c <fputs@plt+0x11884>
   22970:	subeq	r0, r4, r8
   22974:	addeq	r6, r6, r4
   22978:	bne	2294c <fputs@plt+0x11884>
   2297c:	cmp	r0, #0
   22980:	ble	22998 <fputs@plt+0x118d0>
   22984:	ldrb	r3, [r6, #-1]!
   22988:	cmp	r3, #32
   2298c:	bne	2294c <fputs@plt+0x11884>
   22990:	sub	r0, r0, #1
   22994:	b	2297c <fputs@plt+0x118b4>
   22998:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   2299c:	b	2294c <fputs@plt+0x11884>
   229a0:	ldr	r3, [r1, #44]	; 0x2c
   229a4:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   229a8:	cmp	r3, #0
   229ac:	mov	r6, r0
   229b0:	mov	r4, r1
   229b4:	mov	r5, r2
   229b8:	ldrd	r8, [sp, #48]	; 0x30
   229bc:	beq	229dc <fputs@plt+0x11914>
   229c0:	str	r3, [sp]
   229c4:	mov	r2, #0
   229c8:	mov	r3, #0
   229cc:	ldr	r0, [r1, #24]
   229d0:	bl	13db8 <fputs@plt+0x2cf0>
   229d4:	mov	r3, #0
   229d8:	str	r3, [r4, #44]	; 0x2c
   229dc:	ldr	r1, [r6, #8]
   229e0:	ldrd	r2, [r5, #8]
   229e4:	strd	r8, [r4]
   229e8:	ldr	r1, [r1, #24]
   229ec:	ldr	r0, [r5]
   229f0:	strd	r2, [r4, #8]
   229f4:	ldr	r8, [r1, #140]	; 0x8c
   229f8:	str	r0, [r4, #24]
   229fc:	cmp	r8, r2
   22a00:	asr	r9, r8, #31
   22a04:	sbcs	r1, r9, r3
   22a08:	bge	22ac0 <fputs@plt+0x119f8>
   22a0c:	ldr	r5, [r4, #44]	; 0x2c
   22a10:	cmp	r5, #0
   22a14:	movne	r0, #0
   22a18:	bne	22af0 <fputs@plt+0x11a28>
   22a1c:	ldr	r3, [r6, #8]
   22a20:	ldrd	r0, [r4]
   22a24:	ldr	r6, [r3, #12]
   22a28:	mov	r2, r6
   22a2c:	asr	r9, r6, #31
   22a30:	mov	r3, r9
   22a34:	bl	704fc <fputs@plt+0x5f434>
   22a38:	ldr	r3, [r4, #36]	; 0x24
   22a3c:	cmp	r3, #0
   22a40:	movne	r0, r5
   22a44:	mov	r7, r2
   22a48:	bne	22a6c <fputs@plt+0x119a4>
   22a4c:	mov	r0, r6
   22a50:	mov	r1, r9
   22a54:	bl	1de8c <fputs@plt+0xcdc4>
   22a58:	str	r6, [r4, #40]	; 0x28
   22a5c:	cmp	r0, #0
   22a60:	str	r0, [r4, #36]	; 0x24
   22a64:	moveq	r0, #7
   22a68:	movne	r0, #0
   22a6c:	cmp	r7, #0
   22a70:	clz	r3, r0
   22a74:	lsr	r3, r3, #5
   22a78:	moveq	r3, #0
   22a7c:	cmp	r3, #0
   22a80:	beq	22af0 <fputs@plt+0x11a28>
   22a84:	ldrd	r0, [r4]
   22a88:	ldrd	r8, [r4, #8]
   22a8c:	sub	r2, r6, r7
   22a90:	adds	sl, r0, r2
   22a94:	adc	fp, r1, r2, asr #31
   22a98:	cmp	r8, sl
   22a9c:	sbcs	r3, r9, fp
   22aa0:	ldr	r3, [r4, #36]	; 0x24
   22aa4:	strd	r0, [sp, #48]	; 0x30
   22aa8:	sublt	r2, r8, r0
   22aac:	add	r1, r3, r7
   22ab0:	ldr	r0, [r4, #24]
   22ab4:	add	sp, sp, #12
   22ab8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22abc:	b	13d40 <fputs@plt+0x2c78>
   22ac0:	ldr	r1, [r0]
   22ac4:	ldr	ip, [r1]
   22ac8:	cmp	ip, #2
   22acc:	ble	22a0c <fputs@plt+0x11944>
   22ad0:	add	r3, r4, #44	; 0x2c
   22ad4:	stm	sp, {r2, r3}
   22ad8:	mov	r2, #0
   22adc:	ldr	r1, [r1, #68]	; 0x44
   22ae0:	mov	r3, #0
   22ae4:	blx	r1
   22ae8:	cmp	r0, #0
   22aec:	beq	22a0c <fputs@plt+0x11944>
   22af0:	add	sp, sp, #12
   22af4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22af8:	push	{r4, r5, r6, lr}
   22afc:	mov	r5, r0
   22b00:	subs	r0, r1, #0
   22b04:	beq	22b50 <fputs@plt+0x11a88>
   22b08:	ldm	r0, {r3, r4}
   22b0c:	ldr	r0, [r4, #48]	; 0x30
   22b10:	str	r3, [r4, #4]
   22b14:	cmp	r0, #0
   22b18:	bne	22b34 <fputs@plt+0x11a6c>
   22b1c:	mov	r3, #0
   22b20:	mov	r2, #84	; 0x54
   22b24:	bl	1f9d8 <fputs@plt+0xe910>
   22b28:	ldr	r3, [pc, #140]	; 22bbc <fputs@plt+0x11af4>
   22b2c:	str	r3, [r4, #52]	; 0x34
   22b30:	str	r0, [r4, #48]	; 0x30
   22b34:	ldr	r1, [r4, #48]	; 0x30
   22b38:	cmp	r1, #0
   22b3c:	bne	22b64 <fputs@plt+0x11a9c>
   22b40:	mov	r0, r5
   22b44:	bl	1a2d0 <fputs@plt+0x9208>
   22b48:	mov	r0, r1
   22b4c:	pop	{r4, r5, r6, pc}
   22b50:	mov	r2, #84	; 0x54
   22b54:	mov	r3, #0
   22b58:	bl	1f9d8 <fputs@plt+0xe910>
   22b5c:	mov	r1, r0
   22b60:	b	22b38 <fputs@plt+0x11a70>
   22b64:	ldrb	r3, [r1, #76]	; 0x4c
   22b68:	cmp	r3, #0
   22b6c:	bne	22b48 <fputs@plt+0x11a80>
   22b70:	str	r3, [r1, #16]
   22b74:	str	r3, [r1, #12]
   22b78:	str	r3, [r1, #8]
   22b7c:	str	r3, [r1, #20]
   22b80:	str	r3, [r1, #32]
   22b84:	str	r3, [r1, #28]
   22b88:	str	r3, [r1, #24]
   22b8c:	str	r3, [r1, #36]	; 0x24
   22b90:	str	r3, [r1, #48]	; 0x30
   22b94:	str	r3, [r1, #44]	; 0x2c
   22b98:	str	r3, [r1, #40]	; 0x28
   22b9c:	str	r3, [r1, #52]	; 0x34
   22ba0:	str	r3, [r1, #64]	; 0x40
   22ba4:	str	r3, [r1, #60]	; 0x3c
   22ba8:	str	r3, [r1, #56]	; 0x38
   22bac:	str	r3, [r1, #68]	; 0x44
   22bb0:	mov	r3, #1
   22bb4:	strb	r3, [r1, #77]	; 0x4d
   22bb8:	b	22b48 <fputs@plt+0x11a80>
   22bbc:	andeq	lr, r1, r0, lsl #23
   22bc0:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   22bc4:	mov	r8, r1
   22bc8:	mov	r6, r2
   22bcc:	ldr	r5, [r1]
   22bd0:	mov	r1, r2
   22bd4:	ldr	r2, [pc, #244]	; 22cd0 <fputs@plt+0x11c08>
   22bd8:	mov	r7, r0
   22bdc:	sub	r4, r1, r6
   22be0:	mov	r9, r1
   22be4:	ldrb	r3, [r1], #1
   22be8:	cmp	r3, #0
   22bec:	beq	22c14 <fputs@plt+0x11b4c>
   22bf0:	add	r0, r2, r3
   22bf4:	subs	r3, r3, #95	; 0x5f
   22bf8:	ldrb	r0, [r0, #320]	; 0x140
   22bfc:	movne	r3, #1
   22c00:	and	r0, r0, #6
   22c04:	cmp	r0, #0
   22c08:	movne	r3, #0
   22c0c:	cmp	r3, #0
   22c10:	beq	22bdc <fputs@plt+0x11b14>
   22c14:	ldrb	r3, [r6]
   22c18:	add	r2, r2, r3
   22c1c:	ldrb	r3, [r2, #320]	; 0x140
   22c20:	tst	r3, #4
   22c24:	bne	22cbc <fputs@plt+0x11bf4>
   22c28:	add	r2, sp, #8
   22c2c:	mov	r3, #27
   22c30:	str	r3, [r2, #-4]!
   22c34:	mov	r1, r4
   22c38:	mov	r0, r6
   22c3c:	bl	17c60 <fputs@plt+0x6b98>
   22c40:	ldr	r3, [sp, #4]
   22c44:	cmp	r3, #27
   22c48:	bne	22cbc <fputs@plt+0x11bf4>
   22c4c:	ldrb	r3, [r9]
   22c50:	clz	r1, r4
   22c54:	lsr	r1, r1, #5
   22c58:	cmp	r3, #0
   22c5c:	orrne	r1, r1, #1
   22c60:	cmp	r1, #0
   22c64:	bne	22cbc <fputs@plt+0x11bf4>
   22c68:	sub	r6, r6, #1
   22c6c:	ldrb	r2, [r6, #1]
   22c70:	cmp	r2, #0
   22c74:	bne	22c9c <fputs@plt+0x11bd4>
   22c78:	cmp	r1, #0
   22c7c:	movne	r3, #34	; 0x22
   22c80:	strbne	r3, [r7, r5]
   22c84:	addne	r5, r5, #1
   22c88:	mov	r3, #0
   22c8c:	strb	r3, [r7, r5]
   22c90:	str	r5, [r8]
   22c94:	add	sp, sp, #12
   22c98:	pop	{r4, r5, r6, r7, r8, r9, pc}
   22c9c:	strb	r2, [r7, r5]
   22ca0:	ldrb	r2, [r6, #1]!
   22ca4:	add	r3, r5, #1
   22ca8:	cmp	r2, #34	; 0x22
   22cac:	strbeq	r2, [r7, r3]
   22cb0:	addeq	r3, r5, #2
   22cb4:	mov	r5, r3
   22cb8:	b	22c6c <fputs@plt+0x11ba4>
   22cbc:	mov	r3, #34	; 0x22
   22cc0:	strb	r3, [r7, r5]
   22cc4:	mov	r1, #1
   22cc8:	add	r5, r5, #1
   22ccc:	b	22c68 <fputs@plt+0x11ba0>
   22cd0:			; <UNDEFINED> instruction: 0x00072ab8
   22cd4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22cd8:	mov	r2, #0
   22cdc:	mov	r5, r0
   22ce0:	mov	r3, #0
   22ce4:	sub	sp, sp, #84	; 0x54
   22ce8:	ldrd	r0, [r0]
   22cec:	strd	r2, [sp, #32]
   22cf0:	ldrd	r2, [r5, #8]
   22cf4:	cmp	r0, r2
   22cf8:	sbcs	r3, r1, r3
   22cfc:	bge	22d20 <fputs@plt+0x11c58>
   22d00:	add	r1, sp, #32
   22d04:	mov	r0, r5
   22d08:	bl	21370 <fputs@plt+0x102a8>
   22d0c:	subs	r6, r0, #0
   22d10:	beq	22f30 <fputs@plt+0x11e68>
   22d14:	mov	r0, r6
   22d18:	add	sp, sp, #84	; 0x54
   22d1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22d20:	ldr	r4, [r5, #48]	; 0x30
   22d24:	cmp	r4, #0
   22d28:	beq	22f4c <fputs@plt+0x11e84>
   22d2c:	ldrd	r2, [r4, #8]
   22d30:	mov	r1, #0
   22d34:	ldr	r7, [r4, #4]
   22d38:	strd	r2, [sp, #8]
   22d3c:	ldr	r3, [r4]
   22d40:	mov	r2, #40	; 0x28
   22d44:	add	r0, sp, r2
   22d48:	ldr	r3, [r3, #8]
   22d4c:	ldr	r8, [r4, #48]	; 0x30
   22d50:	ldr	r6, [r3, #12]
   22d54:	bl	10eac <memset@plt>
   22d58:	mov	r0, r6
   22d5c:	asr	fp, r6, #31
   22d60:	mov	r1, fp
   22d64:	bl	1de8c <fputs@plt+0xcdc4>
   22d68:	cmp	r0, #0
   22d6c:	moveq	r3, #7
   22d70:	str	r0, [sp, #44]	; 0x2c
   22d74:	streq	r3, [sp, #40]	; 0x28
   22d78:	beq	22db4 <fputs@plt+0x11cec>
   22d7c:	mov	r2, r6
   22d80:	mov	r3, fp
   22d84:	ldrd	r0, [sp, #8]
   22d88:	bl	704fc <fputs@plt+0x5f434>
   22d8c:	ldrd	r0, [sp, #8]
   22d90:	str	r6, [sp, #48]	; 0x30
   22d94:	str	r8, [sp, #72]	; 0x48
   22d98:	subs	r0, r0, r2
   22d9c:	sbc	r1, r1, r3
   22da0:	str	r2, [sp, #52]	; 0x34
   22da4:	str	r2, [sp, #56]	; 0x38
   22da8:	mov	r3, r1
   22dac:	mov	r2, r0
   22db0:	strd	r2, [sp, #64]	; 0x40
   22db4:	mov	r9, #56	; 0x38
   22db8:	ldr	r3, [r7, #8]
   22dbc:	ldr	r1, [sp, #56]	; 0x38
   22dc0:	ldr	r6, [r3, #4]
   22dc4:	ldr	r3, [r7, #12]
   22dc8:	mla	r6, r9, r6, r3
   22dcc:	ldrd	r2, [sp, #64]	; 0x40
   22dd0:	ldr	r8, [r6, #20]
   22dd4:	adds	r2, r2, r1
   22dd8:	adc	r3, r3, r1, asr #31
   22ddc:	ldr	r1, [r6, #24]
   22de0:	cmp	r1, #0
   22de4:	beq	22edc <fputs@plt+0x11e14>
   22de8:	adds	r0, r8, r2
   22dec:	asr	fp, r8, #31
   22df0:	adc	r1, fp, r3
   22df4:	mov	sl, r8
   22df8:	strd	r0, [sp, #16]
   22dfc:	mov	r2, r8
   22e00:	mov	r3, fp
   22e04:	mov	r1, #1
   22e08:	lsr	r0, r2, #7
   22e0c:	orr	r0, r0, r3, lsl #25
   22e10:	lsr	ip, r3, #7
   22e14:	mov	r2, r0
   22e18:	mov	r3, ip
   22e1c:	orrs	r0, r2, r3
   22e20:	bne	22ed4 <fputs@plt+0x11e0c>
   22e24:	ldrd	r2, [sp, #16]
   22e28:	ldr	ip, [r4, #16]
   22e2c:	adds	r2, r2, r1
   22e30:	adc	r3, r3, r1, asr #31
   22e34:	ldrd	r0, [sp, #8]
   22e38:	adds	r0, r0, ip
   22e3c:	adc	r1, r1, ip, asr #31
   22e40:	cmp	r0, r2
   22e44:	sbcs	r3, r1, r3
   22e48:	blt	22edc <fputs@plt+0x11e14>
   22e4c:	mov	r3, fp
   22e50:	mov	r2, sl
   22e54:	add	r0, sp, #40	; 0x28
   22e58:	bl	1a438 <fputs@plt+0x9370>
   22e5c:	ldr	r1, [r6, #32]
   22e60:	mov	r2, r8
   22e64:	add	r0, sp, #40	; 0x28
   22e68:	bl	18d5c <fputs@plt+0x7c94>
   22e6c:	add	r1, sp, #28
   22e70:	ldr	r0, [r4, #4]
   22e74:	bl	22f58 <fputs@plt+0x11e90>
   22e78:	subs	r6, r0, #0
   22e7c:	beq	22db8 <fputs@plt+0x11cf0>
   22e80:	add	r1, r4, #56	; 0x38
   22e84:	add	r0, sp, #40	; 0x28
   22e88:	bl	1a23c <fputs@plt+0x9174>
   22e8c:	add	r3, r4, #48	; 0x30
   22e90:	cmp	r6, #0
   22e94:	add	r7, r4, #32
   22e98:	ldrd	r8, [r4, #8]
   22e9c:	moveq	r6, r0
   22ea0:	ldm	r3, {r0, r1, r2, r3}
   22ea4:	stm	r7, {r0, r1, r2, r3}
   22ea8:	ldrd	r2, [r4, #40]	; 0x28
   22eac:	cmp	r3, r9
   22eb0:	cmpeq	r2, r8
   22eb4:	bne	22ee4 <fputs@plt+0x11e1c>
   22eb8:	mov	r3, #1
   22ebc:	cmp	r6, #0
   22ec0:	str	r3, [r4, #20]
   22ec4:	beq	22f4c <fputs@plt+0x11e84>
   22ec8:	mov	r0, r5
   22ecc:	bl	1a190 <fputs@plt+0x90c8>
   22ed0:	b	22d14 <fputs@plt+0x11c4c>
   22ed4:	add	r1, r1, #1
   22ed8:	b	22e08 <fputs@plt+0x11d40>
   22edc:	mov	r6, #0
   22ee0:	b	22e80 <fputs@plt+0x11db8>
   22ee4:	cmp	r6, #0
   22ee8:	bne	22ec8 <fputs@plt+0x11e00>
   22eec:	ldr	r3, [r4, #20]
   22ef0:	cmp	r3, #0
   22ef4:	bne	22f4c <fputs@plt+0x11e84>
   22ef8:	mov	r0, #201	; 0xc9
   22efc:	ldr	r4, [r4]
   22f00:	bl	13f98 <fputs@plt+0x2ed0>
   22f04:	cmp	r0, #0
   22f08:	ldrne	r6, [pc, #68]	; 22f54 <fputs@plt+0x11e8c>
   22f0c:	bne	22d14 <fputs@plt+0x11c4c>
   22f10:	strd	r8, [sp]
   22f14:	mov	r2, r7
   22f18:	mov	r1, r5
   22f1c:	mov	r0, r4
   22f20:	bl	229a0 <fputs@plt+0x118d8>
   22f24:	subs	r6, r0, #0
   22f28:	bne	22d14 <fputs@plt+0x11c4c>
   22f2c:	b	22d00 <fputs@plt+0x11c38>
   22f30:	ldr	r1, [sp, #32]
   22f34:	add	r2, r5, #32
   22f38:	str	r1, [r5, #20]
   22f3c:	mov	r0, r5
   22f40:	bl	211c4 <fputs@plt+0x100fc>
   22f44:	mov	r6, r0
   22f48:	b	22d14 <fputs@plt+0x11c4c>
   22f4c:	mov	r6, #0
   22f50:	b	22ec8 <fputs@plt+0x11e00>
   22f54:	andeq	r0, r0, sl, lsl #2
   22f58:	ldr	r3, [r0, #8]
   22f5c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22f60:	mov	r6, r0
   22f64:	ldr	r4, [r3, #4]
   22f68:	ldr	r8, [r0, #4]
   22f6c:	mov	sl, #56	; 0x38
   22f70:	ldr	r0, [r0, #12]
   22f74:	sub	sp, sp, #28
   22f78:	mla	r0, sl, r4, r0
   22f7c:	str	r1, [sp, #8]
   22f80:	bl	22cd4 <fputs@plt+0x11c0c>
   22f84:	cmp	r0, #0
   22f88:	bne	22ff8 <fputs@plt+0x11f30>
   22f8c:	ldr	r5, [pc, #324]	; 230d8 <fputs@plt+0x12010>
   22f90:	ldr	r3, [r6, #12]
   22f94:	and	r5, r5, r4
   22f98:	orr	r7, r4, #1
   22f9c:	mla	r5, sl, r5, r3
   22fa0:	mla	r7, sl, r7, r3
   22fa4:	ldr	r3, [r6]
   22fa8:	ldr	fp, [pc, #300]	; 230dc <fputs@plt+0x12014>
   22fac:	add	r4, r4, r3
   22fb0:	add	r9, sp, #24
   22fb4:	add	r4, r4, r4, lsr #31
   22fb8:	str	r0, [r9, #-4]!
   22fbc:	asr	r4, r4, #1
   22fc0:	cmp	r4, #0
   22fc4:	bgt	23000 <fputs@plt+0x11f38>
   22fc8:	ldr	r3, [r6, #8]
   22fcc:	ldr	r2, [r6, #12]
   22fd0:	mov	r1, #56	; 0x38
   22fd4:	ldr	r3, [r3, #4]
   22fd8:	mla	r3, r1, r3, r2
   22fdc:	ldr	r2, [sp, #8]
   22fe0:	ldr	r3, [r3, #24]
   22fe4:	clz	r3, r3
   22fe8:	lsr	r3, r3, #5
   22fec:	str	r3, [r2]
   22ff0:	ldr	r3, [r8, #12]
   22ff4:	ldrb	r0, [r3, #11]
   22ff8:	add	sp, sp, #28
   22ffc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23000:	ldr	r3, [r5, #24]
   23004:	cmp	r3, #0
   23008:	eor	r3, r4, #1
   2300c:	str	r3, [sp, #12]
   23010:	beq	230d0 <fputs@plt+0x12008>
   23014:	ldr	r3, [r7, #24]
   23018:	cmp	r3, #0
   2301c:	bne	23054 <fputs@plt+0x11f8c>
   23020:	ldr	r2, [r6, #12]
   23024:	ldr	r1, [r6, #8]
   23028:	sub	r3, r5, r2
   2302c:	asr	r3, r3, #3
   23030:	mul	r3, fp, r3
   23034:	str	r3, [r1, r4, lsl #2]
   23038:	eor	r3, r4, #1
   2303c:	ldr	r7, [r1, r3, lsl #2]
   23040:	mov	r3, #0
   23044:	str	r3, [sp, #20]
   23048:	mla	r7, sl, r7, r2
   2304c:	asr	r4, r4, #1
   23050:	b	22fc0 <fputs@plt+0x11ef8>
   23054:	ldr	r3, [r7, #20]
   23058:	mov	r1, r9
   2305c:	str	r3, [sp, #4]
   23060:	ldr	r3, [r7, #32]
   23064:	mov	r0, r8
   23068:	str	r3, [sp]
   2306c:	ldr	r3, [r5, #20]
   23070:	ldr	r2, [r5, #32]
   23074:	ldr	ip, [r8, #32]
   23078:	blx	ip
   2307c:	subs	r3, r0, #0
   23080:	blt	23020 <fputs@plt+0x11f58>
   23084:	cmp	r5, r7
   23088:	clz	r0, r3
   2308c:	lsr	r0, r0, #5
   23090:	movcs	r0, #0
   23094:	cmp	r0, #0
   23098:	bne	23020 <fputs@plt+0x11f58>
   2309c:	ldr	r3, [r5, #24]
   230a0:	ldr	r2, [r6, #12]
   230a4:	cmp	r3, #0
   230a8:	sub	r3, r7, r2
   230ac:	ldr	r1, [r6, #8]
   230b0:	asr	r3, r3, #3
   230b4:	strne	r0, [sp, #20]
   230b8:	mul	r3, fp, r3
   230bc:	str	r3, [r1, r4, lsl #2]
   230c0:	eor	r3, r4, #1
   230c4:	ldr	r5, [r1, r3, lsl #2]
   230c8:	mla	r5, sl, r5, r2
   230cc:	b	2304c <fputs@plt+0x11f84>
   230d0:	mov	r3, #1
   230d4:	b	23084 <fputs@plt+0x11fbc>
   230d8:	strdeq	pc, [r0], -lr
   230dc:			; <UNDEFINED> instruction: 0xb6db6db7
   230e0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   230e4:	sub	sp, sp, #36	; 0x24
   230e8:	mov	r7, r0
   230ec:	mov	r0, r1
   230f0:	str	r3, [sp, #20]
   230f4:	str	r1, [sp, #12]
   230f8:	str	r2, [sp, #16]
   230fc:	ldrd	r8, [r2]
   23100:	bl	20790 <fputs@plt+0xf6c8>
   23104:	ldr	r3, [sp, #20]
   23108:	cmp	r0, #0
   2310c:	str	r0, [r3]
   23110:	movne	r3, #0
   23114:	mov	r5, r0
   23118:	movne	r6, r3
   2311c:	bne	231b0 <fputs@plt+0x120e8>
   23120:	mov	r3, #7
   23124:	b	231d8 <fputs@plt+0x12110>
   23128:	mov	r0, #201	; 0xc9
   2312c:	ldr	fp, [r5, #12]
   23130:	bl	13f98 <fputs@plt+0x2ed0>
   23134:	mov	sl, #56	; 0x38
   23138:	mul	sl, sl, r6
   2313c:	add	r4, fp, sl
   23140:	cmp	r0, #0
   23144:	ldrne	r3, [pc, #188]	; 23208 <fputs@plt+0x12140>
   23148:	bne	231a8 <fputs@plt+0x120e0>
   2314c:	strd	r8, [sp]
   23150:	add	r2, r7, #40	; 0x28
   23154:	mov	r1, r4
   23158:	mov	r0, r7
   2315c:	bl	229a0 <fputs@plt+0x118d8>
   23160:	subs	r3, r0, #0
   23164:	bne	231a8 <fputs@plt+0x120e0>
   23168:	mov	r2, #0
   2316c:	mov	r3, #0
   23170:	add	r1, sp, #24
   23174:	mov	r0, r4
   23178:	strd	r2, [sp, #24]
   2317c:	bl	21370 <fputs@plt+0x102a8>
   23180:	ldrd	r8, [fp, sl]
   23184:	ldrd	r2, [sp, #24]
   23188:	adds	r2, r2, r8
   2318c:	adc	r3, r3, r9
   23190:	strd	r2, [r4, #8]
   23194:	subs	r3, r0, #0
   23198:	bne	231a8 <fputs@plt+0x120e0>
   2319c:	mov	r0, r4
   231a0:	bl	22cd4 <fputs@plt+0x11c0c>
   231a4:	mov	r3, r0
   231a8:	ldrd	r8, [r4, #8]
   231ac:	add	r6, r6, #1
   231b0:	ldr	r2, [sp, #12]
   231b4:	cmp	r6, r2
   231b8:	movge	r2, #0
   231bc:	movlt	r2, #1
   231c0:	cmp	r3, #0
   231c4:	movne	r2, #0
   231c8:	cmp	r2, #0
   231cc:	bne	23128 <fputs@plt+0x12060>
   231d0:	cmp	r3, #0
   231d4:	beq	231f4 <fputs@plt+0x1212c>
   231d8:	mov	r0, r5
   231dc:	str	r3, [sp, #12]
   231e0:	bl	1a1fc <fputs@plt+0x9134>
   231e4:	ldr	r3, [sp, #20]
   231e8:	mov	r2, #0
   231ec:	str	r2, [r3]
   231f0:	ldr	r3, [sp, #12]
   231f4:	ldr	r2, [sp, #16]
   231f8:	mov	r0, r3
   231fc:	strd	r8, [r2]
   23200:	add	sp, sp, #36	; 0x24
   23204:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23208:	andeq	r0, r0, sl, lsl #2
   2320c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23210:	mov	r5, r0
   23214:	ldrb	r3, [r0, #4]
   23218:	sub	sp, sp, #28
   2321c:	cmp	r3, #0
   23220:	beq	232e8 <fputs@plt+0x12220>
   23224:	mov	r1, #4
   23228:	bl	2283c <fputs@plt+0x11774>
   2322c:	subs	r6, r0, #0
   23230:	beq	232e8 <fputs@plt+0x12220>
   23234:	mov	r1, #1
   23238:	mov	r0, r5
   2323c:	bl	15740 <fputs@plt+0x4678>
   23240:	mov	r0, r5
   23244:	bl	157f4 <fputs@plt+0x472c>
   23248:	mov	r0, r6
   2324c:	add	sp, sp, #28
   23250:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23254:	cmp	r3, #0
   23258:	mov	r2, r4
   2325c:	movne	r3, #2
   23260:	moveq	r3, #0
   23264:	mvn	r1, #0
   23268:	str	r6, [r2], #120	; 0x78
   2326c:	strh	r1, [r4, #40]	; 0x28
   23270:	strb	r3, [r4, #43]	; 0x2b
   23274:	add	r1, sp, #24
   23278:	ldr	r3, [pc, #204]	; 2334c <fputs@plt+0x12284>
   2327c:	strd	r8, [r4, #16]
   23280:	mov	r8, #1
   23284:	str	r3, [r1, #-4]!
   23288:	str	r2, [r4, #8]
   2328c:	str	r7, [r4, #4]
   23290:	str	fp, [r4, #108]	; 0x6c
   23294:	strb	r8, [r4, #48]	; 0x30
   23298:	strb	r8, [r4, #49]	; 0x31
   2329c:	mov	r0, r6
   232a0:	str	r1, [sp]
   232a4:	mov	r1, fp
   232a8:	bl	13dc4 <fputs@plt+0x2cfc>
   232ac:	subs	r6, r0, #0
   232b0:	bne	2332c <fputs@plt+0x12264>
   232b4:	ldr	r3, [sp, #20]
   232b8:	mov	r0, r7
   232bc:	tst	r3, #1
   232c0:	strbne	r8, [r4, #46]	; 0x2e
   232c4:	bl	13d94 <fputs@plt+0x2ccc>
   232c8:	tst	r0, #1024	; 0x400
   232cc:	movne	r3, #0
   232d0:	strbne	r3, [r4, #48]	; 0x30
   232d4:	tst	r0, #4096	; 0x1000
   232d8:	movne	r3, #0
   232dc:	strbne	r3, [r4, #49]	; 0x31
   232e0:	str	r4, [r5, #216]	; 0xd8
   232e4:	b	23240 <fputs@plt+0x12178>
   232e8:	ldr	r6, [r5]
   232ec:	ldrb	r3, [r5, #4]
   232f0:	mov	sl, #0
   232f4:	ldr	r0, [r6, #4]
   232f8:	str	sl, [r5, #216]	; 0xd8
   232fc:	add	r0, r0, #120	; 0x78
   23300:	mov	r1, #0
   23304:	str	r3, [sp, #12]
   23308:	ldr	r7, [r5, #64]	; 0x40
   2330c:	ldr	fp, [r5, #220]	; 0xdc
   23310:	ldrd	r8, [r5, #168]	; 0xa8
   23314:	bl	20638 <fputs@plt+0xf570>
   23318:	ldr	r3, [sp, #12]
   2331c:	subs	r4, r0, #0
   23320:	bne	23254 <fputs@plt+0x1218c>
   23324:	mov	r6, #7
   23328:	b	23240 <fputs@plt+0x12178>
   2332c:	mov	r1, sl
   23330:	mov	r0, r4
   23334:	bl	1aea4 <fputs@plt+0x9ddc>
   23338:	ldr	r0, [r4, #8]
   2333c:	bl	13d10 <fputs@plt+0x2c48>
   23340:	mov	r0, r4
   23344:	bl	1a014 <fputs@plt+0x8f4c>
   23348:	b	23240 <fputs@plt+0x12178>
   2334c:	andeq	r0, r8, r6
   23350:	ldr	r0, [r0, #140]	; 0x8c
   23354:	push	{r4, lr}
   23358:	sub	sp, sp, #24
   2335c:	mov	r4, r1
   23360:	cmp	r0, r2
   23364:	asr	r1, r0, #31
   23368:	strd	r2, [sp, #8]
   2336c:	sbcs	r3, r1, r3
   23370:	blt	233f4 <fputs@plt+0x1232c>
   23374:	ldr	r3, [r4]
   23378:	ldr	r3, [r3]
   2337c:	cmp	r3, #2
   23380:	ble	233f4 <fputs@plt+0x1232c>
   23384:	add	r2, sp, #24
   23388:	mov	r3, #0
   2338c:	str	r3, [sp, #16]
   23390:	mov	r3, #4096	; 0x1000
   23394:	str	r3, [r2, #-4]!
   23398:	mov	r1, #6
   2339c:	mov	r0, r4
   233a0:	bl	13d88 <fputs@plt+0x2cc0>
   233a4:	add	r2, sp, #8
   233a8:	mov	r1, #5
   233ac:	mov	r0, r4
   233b0:	bl	13d88 <fputs@plt+0x2cc0>
   233b4:	ldr	r3, [r4]
   233b8:	add	r2, sp, #16
   233bc:	str	r2, [sp, #4]
   233c0:	ldr	r2, [sp, #8]
   233c4:	mov	r0, r4
   233c8:	str	r2, [sp]
   233cc:	mov	r2, #0
   233d0:	ldr	r1, [r3, #68]	; 0x44
   233d4:	mov	r3, #0
   233d8:	blx	r1
   233dc:	ldr	r3, [sp, #16]
   233e0:	mov	r2, #0
   233e4:	str	r3, [sp]
   233e8:	mov	r0, r4
   233ec:	mov	r3, #0
   233f0:	bl	13db8 <fputs@plt+0x2cf0>
   233f4:	add	sp, sp, #24
   233f8:	pop	{r4, pc}
   233fc:	push	{r4, r5, r6, r7, r8, r9, lr}
   23400:	mov	r9, r0
   23404:	ldr	r5, [r0]
   23408:	sub	sp, sp, #28
   2340c:	mov	r6, r2
   23410:	ldr	r0, [r5, #4]
   23414:	mov	r7, r3
   23418:	ldr	r4, [sp, #56]	; 0x38
   2341c:	asr	r1, r0, #31
   23420:	bl	20638 <fputs@plt+0xf570>
   23424:	subs	r8, r0, #0
   23428:	moveq	r5, #7
   2342c:	beq	23460 <fputs@plt+0x12398>
   23430:	add	r3, sp, #12
   23434:	str	r3, [sp]
   23438:	mov	r0, r5
   2343c:	ldr	r3, [pc, #112]	; 234b4 <fputs@plt+0x123ec>
   23440:	mov	r2, r8
   23444:	mov	r1, #0
   23448:	bl	13dc4 <fputs@plt+0x2cfc>
   2344c:	subs	r5, r0, #0
   23450:	streq	r8, [r4]
   23454:	beq	23460 <fputs@plt+0x12398>
   23458:	mov	r0, r8
   2345c:	bl	1a014 <fputs@plt+0x8f4c>
   23460:	cmp	r5, #0
   23464:	str	r5, [sp, #12]
   23468:	bne	234a8 <fputs@plt+0x123e0>
   2346c:	ldr	r0, [pc, #68]	; 234b8 <fputs@plt+0x123f0>
   23470:	add	r2, sp, #24
   23474:	mov	r1, #0
   23478:	strd	r0, [r2, #-8]!
   2347c:	mov	r1, #18
   23480:	ldr	r0, [r4]
   23484:	bl	13d88 <fputs@plt+0x2cc0>
   23488:	cmp	r6, #1
   2348c:	sbcs	r3, r7, #0
   23490:	blt	234a8 <fputs@plt+0x123e0>
   23494:	mov	r2, r6
   23498:	mov	r3, r7
   2349c:	ldr	r1, [r4]
   234a0:	mov	r0, r9
   234a4:	bl	23350 <fputs@plt+0x12288>
   234a8:	ldr	r0, [sp, #12]
   234ac:	add	sp, sp, #28
   234b0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   234b4:	andeq	r1, r0, lr, lsl r0
   234b8:	svcvc	0x00ff0000
   234bc:	ldr	r3, [r0, #8]
   234c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   234c4:	mov	r4, r0
   234c8:	sub	sp, sp, #52	; 0x34
   234cc:	mov	r6, r1
   234d0:	mov	r2, #40	; 0x28
   234d4:	mov	r1, #0
   234d8:	add	r0, sp, #8
   234dc:	ldr	r5, [r3, #24]
   234e0:	bl	10eac <memset@plt>
   234e4:	ldr	r3, [r4, #40]	; 0x28
   234e8:	cmp	r3, #0
   234ec:	beq	235e8 <fputs@plt+0x12520>
   234f0:	ldrd	r2, [r4, #48]	; 0x30
   234f4:	ldr	r1, [r6, #8]
   234f8:	mov	r0, r5
   234fc:	adds	r2, r2, r1
   23500:	adc	r3, r3, r1, asr #31
   23504:	adds	r2, r2, #9
   23508:	adc	r3, r3, #0
   2350c:	ldr	r1, [r4, #40]	; 0x28
   23510:	bl	23350 <fputs@plt+0x12288>
   23514:	mov	r0, r4
   23518:	bl	20500 <fputs@plt+0xf438>
   2351c:	cmp	r0, #0
   23520:	bne	2361c <fputs@plt+0x12554>
   23524:	mov	r1, r6
   23528:	mov	r0, r4
   2352c:	bl	20680 <fputs@plt+0xf5b8>
   23530:	cmp	r0, #0
   23534:	bne	2361c <fputs@plt+0x12554>
   23538:	ldr	r3, [r4, #8]
   2353c:	mov	r1, r0
   23540:	mov	r2, #40	; 0x28
   23544:	ldr	r5, [r3, #12]
   23548:	add	r0, sp, #8
   2354c:	ldr	r7, [r4, #40]	; 0x28
   23550:	asr	fp, r5, #31
   23554:	ldrd	r8, [r4, #48]	; 0x30
   23558:	bl	10eac <memset@plt>
   2355c:	mov	r0, r5
   23560:	mov	r1, fp
   23564:	bl	1de8c <fputs@plt+0xcdc4>
   23568:	cmp	r0, #0
   2356c:	moveq	r3, #7
   23570:	str	r0, [sp, #12]
   23574:	streq	r3, [sp, #8]
   23578:	beq	235ac <fputs@plt+0x124e4>
   2357c:	mov	r0, r8
   23580:	mov	r1, r9
   23584:	mov	r2, r5
   23588:	mov	r3, fp
   2358c:	bl	704fc <fputs@plt+0x5f434>
   23590:	str	r5, [sp, #16]
   23594:	str	r7, [sp, #40]	; 0x28
   23598:	subs	r8, r8, r2
   2359c:	sbc	r9, r9, r3
   235a0:	str	r2, [sp, #20]
   235a4:	str	r2, [sp, #24]
   235a8:	strd	r8, [sp, #32]
   235ac:	ldr	r3, [r4, #28]
   235b0:	ldr	r2, [r6, #8]
   235b4:	add	r3, r3, #1
   235b8:	str	r3, [r4, #28]
   235bc:	add	r0, sp, #8
   235c0:	asr	r3, r2, #31
   235c4:	bl	1a438 <fputs@plt+0x9370>
   235c8:	ldr	r5, [r6]
   235cc:	cmp	r5, #0
   235d0:	bne	23624 <fputs@plt+0x1255c>
   235d4:	str	r5, [r6]
   235d8:	add	r1, r4, #48	; 0x30
   235dc:	add	r0, sp, #8
   235e0:	bl	1a23c <fputs@plt+0x9174>
   235e4:	b	2361c <fputs@plt+0x12554>
   235e8:	mov	r0, #202	; 0xca
   235ec:	bl	13f98 <fputs@plt+0x2ed0>
   235f0:	cmp	r0, #0
   235f4:	ldrne	r0, [pc, #108]	; 23668 <fputs@plt+0x125a0>
   235f8:	bne	2361c <fputs@plt+0x12554>
   235fc:	add	r3, r4, #40	; 0x28
   23600:	str	r3, [sp]
   23604:	mov	r2, #0
   23608:	mov	r3, #0
   2360c:	mov	r0, r5
   23610:	bl	233fc <fputs@plt+0x12334>
   23614:	cmp	r0, #0
   23618:	beq	234f0 <fputs@plt+0x12428>
   2361c:	add	sp, sp, #52	; 0x34
   23620:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23624:	mov	r7, r5
   23628:	add	r0, sp, #8
   2362c:	ldr	r2, [r7], #8
   23630:	ldr	r8, [r5, #4]
   23634:	asr	r3, r2, #31
   23638:	bl	1a438 <fputs@plt+0x9370>
   2363c:	ldr	r2, [r5]
   23640:	mov	r1, r7
   23644:	add	r0, sp, #8
   23648:	bl	18d5c <fputs@plt+0x7c94>
   2364c:	ldr	r3, [r6, #4]
   23650:	cmp	r3, #0
   23654:	bne	23660 <fputs@plt+0x12598>
   23658:	mov	r0, r5
   2365c:	bl	1a014 <fputs@plt+0x8f4c>
   23660:	mov	r5, r8
   23664:	b	235cc <fputs@plt+0x12504>
   23668:	andeq	r0, r0, sl, lsl #26
   2366c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   23670:	mov	r4, r1
   23674:	mov	r6, #0
   23678:	add	r5, r4, #64	; 0x40
   2367c:	mov	r8, r6
   23680:	mov	r9, #72	; 0x48
   23684:	mov	r7, r0
   23688:	ldr	r0, [r1, #20]
   2368c:	bl	1a1fc <fputs@plt+0x9134>
   23690:	str	r6, [r4, #20]
   23694:	ldrb	r3, [r4, #59]	; 0x3b
   23698:	cmp	r6, r3
   2369c:	blt	236d8 <fputs@plt+0x12610>
   236a0:	ldr	r0, [r4, #40]	; 0x28
   236a4:	cmp	r0, #0
   236a8:	beq	23744 <fputs@plt+0x1267c>
   236ac:	mov	r5, #0
   236b0:	str	r5, [r4, #36]	; 0x24
   236b4:	str	r5, [r4, #44]	; 0x2c
   236b8:	strb	r5, [r4, #56]	; 0x38
   236bc:	str	r5, [r4, #48]	; 0x30
   236c0:	str	r5, [r4, #8]
   236c4:	ldr	r1, [r4, #32]
   236c8:	mov	r0, r7
   236cc:	bl	1d524 <fputs@plt+0xc45c>
   236d0:	str	r5, [r4, #32]
   236d4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   236d8:	ldr	r1, [r5, #12]
   236dc:	mov	r0, r7
   236e0:	bl	1d524 <fputs@plt+0xc45c>
   236e4:	ldr	r1, [r5, #16]
   236e8:	cmp	r1, #0
   236ec:	bne	23730 <fputs@plt+0x12668>
   236f0:	ldr	r0, [r5, #40]	; 0x28
   236f4:	cmp	r0, #0
   236f8:	beq	23700 <fputs@plt+0x12638>
   236fc:	bl	1a06c <fputs@plt+0x8fa4>
   23700:	ldr	r0, [r5, #56]	; 0x38
   23704:	cmp	r0, #0
   23708:	beq	23710 <fputs@plt+0x12648>
   2370c:	bl	1a06c <fputs@plt+0x8fa4>
   23710:	mov	r0, r5
   23714:	mov	r2, r9
   23718:	mov	r1, r8
   2371c:	bl	10eac <memset@plt>
   23720:	add	r6, r6, #1
   23724:	str	r4, [r5, #8]
   23728:	add	r5, r5, #72	; 0x48
   2372c:	b	23694 <fputs@plt+0x125cc>
   23730:	ldr	sl, [r1, #4]
   23734:	mov	r0, r8
   23738:	bl	1d524 <fputs@plt+0xc45c>
   2373c:	mov	r1, sl
   23740:	b	236e8 <fputs@plt+0x12620>
   23744:	ldr	r1, [r4, #36]	; 0x24
   23748:	mov	r5, r0
   2374c:	cmp	r1, #0
   23750:	beq	236ac <fputs@plt+0x125e4>
   23754:	ldr	r6, [r1, #4]
   23758:	mov	r0, r5
   2375c:	bl	1d524 <fputs@plt+0xc45c>
   23760:	mov	r1, r6
   23764:	b	2374c <fputs@plt+0x12684>
   23768:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
   2376c:	ldrb	r3, [r0, #17]
   23770:	cmp	r3, #1
   23774:	bhi	23788 <fputs@plt+0x126c0>
   23778:	ldrb	r3, [r0, #18]
   2377c:	cmp	r3, #1
   23780:	movls	r0, #0
   23784:	bls	2385c <fputs@plt+0x12794>
   23788:	mov	r4, r0
   2378c:	mov	r8, r2
   23790:	mov	r5, r1
   23794:	bl	1a114 <fputs@plt+0x904c>
   23798:	ldr	r0, [r4, #68]	; 0x44
   2379c:	ldr	r3, [r0]
   237a0:	cmp	r3, #0
   237a4:	bne	23864 <fputs@plt+0x1279c>
   237a8:	mov	r5, #0
   237ac:	mov	r7, #0
   237b0:	ldr	r0, [r4, #60]	; 0x3c
   237b4:	bl	1a0d4 <fputs@plt+0x900c>
   237b8:	ldr	r0, [r4, #212]	; 0xd4
   237bc:	str	r7, [r4, #60]	; 0x3c
   237c0:	str	r7, [r4, #48]	; 0x30
   237c4:	bl	1a980 <fputs@plt+0x98b8>
   237c8:	ldr	r1, [r4, #28]
   237cc:	ldr	r0, [r4, #212]	; 0xd4
   237d0:	bl	1a8e0 <fputs@plt+0x9818>
   237d4:	ldr	r6, [r4, #216]	; 0xd8
   237d8:	cmp	r6, r7
   237dc:	beq	239f0 <fputs@plt+0x12928>
   237e0:	ldrb	r3, [r6, #44]	; 0x2c
   237e4:	cmp	r3, r7
   237e8:	beq	23808 <fputs@plt+0x12740>
   237ec:	mov	r2, #1
   237f0:	mov	r1, r7
   237f4:	mov	r0, r6
   237f8:	bl	1ae8c <fputs@plt+0x9dc4>
   237fc:	strb	r7, [r6, #44]	; 0x2c
   23800:	str	r7, [r6, #104]	; 0x68
   23804:	strb	r7, [r6, #47]	; 0x2f
   23808:	cmp	r8, #0
   2380c:	clz	r3, r5
   23810:	lsr	r3, r3, #5
   23814:	moveq	r3, #0
   23818:	cmp	r3, #0
   2381c:	beq	23834 <fputs@plt+0x1276c>
   23820:	ldr	r0, [r4, #64]	; 0x40
   23824:	ldr	r3, [r0]
   23828:	cmp	r3, #0
   2382c:	bne	23a2c <fputs@plt+0x12964>
   23830:	mov	r5, #0
   23834:	ldrb	r3, [r4, #4]
   23838:	cmp	r3, #0
   2383c:	beq	23a48 <fputs@plt+0x12980>
   23840:	mov	r0, #0
   23844:	mov	r3, #1
   23848:	strb	r3, [r4, #17]
   2384c:	mov	r3, #0
   23850:	cmp	r5, r3
   23854:	movne	r0, r5
   23858:	strb	r3, [r4, #20]
   2385c:	add	sp, sp, #16
   23860:	pop	{r4, r5, r6, r7, r8, pc}
   23864:	ldr	r2, [pc, #580]	; 23ab0 <fputs@plt+0x129e8>
   23868:	cmp	r3, r2
   2386c:	bne	23878 <fputs@plt+0x127b0>
   23870:	bl	13d10 <fputs@plt+0x2c48>
   23874:	b	237a8 <fputs@plt+0x126e0>
   23878:	ldrb	r3, [r4, #5]
   2387c:	cmp	r3, #3
   23880:	bne	238d8 <fputs@plt+0x12810>
   23884:	ldrd	r2, [r4, #80]	; 0x50
   23888:	orrs	r3, r2, r3
   2388c:	bne	23898 <fputs@plt+0x127d0>
   23890:	mov	r5, #0
   23894:	b	238c8 <fputs@plt+0x12800>
   23898:	mov	r2, #0
   2389c:	mov	r3, #0
   238a0:	bl	13d58 <fputs@plt+0x2c90>
   238a4:	subs	r5, r0, #0
   238a8:	bne	238c8 <fputs@plt+0x12800>
   238ac:	ldrb	r3, [r4, #8]
   238b0:	cmp	r3, #0
   238b4:	beq	23890 <fputs@plt+0x127c8>
   238b8:	ldrb	r1, [r4, #12]
   238bc:	ldr	r0, [r4, #68]	; 0x44
   238c0:	bl	13d64 <fputs@plt+0x2c9c>
   238c4:	mov	r5, r0
   238c8:	mov	r2, #0
   238cc:	mov	r3, #0
   238d0:	strd	r2, [r4, #80]	; 0x50
   238d4:	b	237ac <fputs@plt+0x126e4>
   238d8:	cmp	r3, #1
   238dc:	beq	238f0 <fputs@plt+0x12828>
   238e0:	ldrb	r2, [r4, #4]
   238e4:	cmp	r2, #0
   238e8:	cmpne	r3, #5
   238ec:	beq	239c8 <fputs@plt+0x12900>
   238f0:	ldrd	r2, [r4, #80]	; 0x50
   238f4:	orrs	r3, r2, r3
   238f8:	beq	23890 <fputs@plt+0x127c8>
   238fc:	ldrd	r6, [r4, #168]	; 0xa8
   23900:	mov	r2, #0
   23904:	orrs	r3, r6, r7
   23908:	moveq	r3, #1
   2390c:	movne	r3, #0
   23910:	cmp	r5, #0
   23914:	moveq	r1, r3
   23918:	orrne	r1, r3, #1
   2391c:	cmp	r1, #0
   23920:	mov	r3, #0
   23924:	beq	239b4 <fputs@plt+0x128ec>
   23928:	bl	13d58 <fputs@plt+0x2c90>
   2392c:	cmp	r0, #0
   23930:	mov	r5, r0
   23934:	bne	23958 <fputs@plt+0x12890>
   23938:	ldrb	r3, [r4, #7]
   2393c:	cmp	r3, #0
   23940:	bne	23958 <fputs@plt+0x12890>
   23944:	ldrb	r1, [r4, #12]
   23948:	ldr	r0, [r4, #68]	; 0x44
   2394c:	orr	r1, r1, #16
   23950:	bl	13d64 <fputs@plt+0x2c9c>
   23954:	mov	r5, r0
   23958:	cmp	r6, #1
   2395c:	sbcs	r3, r7, #0
   23960:	movge	r3, #1
   23964:	movlt	r3, #0
   23968:	cmp	r5, #0
   2396c:	movne	r3, #0
   23970:	andeq	r3, r3, #1
   23974:	cmp	r3, #0
   23978:	beq	238c8 <fputs@plt+0x12800>
   2397c:	add	r1, sp, #8
   23980:	ldr	r0, [r4, #68]	; 0x44
   23984:	bl	13d70 <fputs@plt+0x2ca8>
   23988:	subs	r5, r0, #0
   2398c:	bne	238c8 <fputs@plt+0x12800>
   23990:	ldrd	r2, [sp, #8]
   23994:	cmp	r6, r2
   23998:	sbcs	r3, r7, r3
   2399c:	bge	238c8 <fputs@plt+0x12800>
   239a0:	mov	r2, r6
   239a4:	mov	r3, r7
   239a8:	ldr	r0, [r4, #68]	; 0x44
   239ac:	bl	13d58 <fputs@plt+0x2c90>
   239b0:	b	238c4 <fputs@plt+0x127fc>
   239b4:	strd	r2, [sp]
   239b8:	ldr	r1, [pc, #244]	; 23ab4 <fputs@plt+0x129ec>
   239bc:	mov	r2, #28
   239c0:	bl	13d4c <fputs@plt+0x2c84>
   239c4:	b	2392c <fputs@plt+0x12864>
   239c8:	ldrb	r5, [r4, #13]
   239cc:	bl	13d10 <fputs@plt+0x2c48>
   239d0:	cmp	r5, #0
   239d4:	bne	237a8 <fputs@plt+0x126e0>
   239d8:	ldrb	r2, [r4, #9]
   239dc:	ldr	r1, [r4, #180]	; 0xb4
   239e0:	ldr	r0, [r4]
   239e4:	bl	13ddc <fputs@plt+0x2d14>
   239e8:	mov	r5, r0
   239ec:	b	237ac <fputs@plt+0x126e4>
   239f0:	cmp	r8, #0
   239f4:	clz	r3, r5
   239f8:	lsr	r3, r3, #5
   239fc:	moveq	r3, #0
   23a00:	cmp	r3, #0
   23a04:	beq	23808 <fputs@plt+0x12740>
   23a08:	ldr	r1, [r4, #28]
   23a0c:	ldr	r3, [r4, #36]	; 0x24
   23a10:	cmp	r3, r1
   23a14:	movls	r5, r6
   23a18:	bls	23808 <fputs@plt+0x12740>
   23a1c:	mov	r0, r4
   23a20:	bl	18460 <fputs@plt+0x7398>
   23a24:	mov	r5, r0
   23a28:	b	23808 <fputs@plt+0x12740>
   23a2c:	mov	r2, #0
   23a30:	mov	r1, #22
   23a34:	bl	13d7c <fputs@plt+0x2cb4>
   23a38:	cmp	r0, #12
   23a3c:	mov	r5, r0
   23a40:	bne	23834 <fputs@plt+0x1276c>
   23a44:	b	23830 <fputs@plt+0x12768>
   23a48:	ldr	r6, [r4, #216]	; 0xd8
   23a4c:	cmp	r6, #0
   23a50:	bne	23a6c <fputs@plt+0x129a4>
   23a54:	mov	r1, #1
   23a58:	mov	r0, r4
   23a5c:	bl	15740 <fputs@plt+0x4678>
   23a60:	mov	r3, #0
   23a64:	strb	r3, [r4, #19]
   23a68:	b	23844 <fputs@plt+0x1277c>
   23a6c:	ldrb	r2, [r6, #43]	; 0x2b
   23a70:	cmp	r2, #0
   23a74:	beq	23840 <fputs@plt+0x12778>
   23a78:	ldrsh	r1, [r6, #40]	; 0x28
   23a7c:	strb	r3, [r6, #43]	; 0x2b
   23a80:	mov	r2, #1
   23a84:	mov	r3, #6
   23a88:	add	r1, r1, #3
   23a8c:	ldr	r0, [r6, #4]
   23a90:	bl	13da0 <fputs@plt+0x2cd8>
   23a94:	cmp	r0, #0
   23a98:	movne	r3, #1
   23a9c:	strbne	r3, [r6, #43]	; 0x2b
   23aa0:	ldrb	r3, [r6, #43]	; 0x2b
   23aa4:	cmp	r3, #0
   23aa8:	beq	23a54 <fputs@plt+0x1298c>
   23aac:	b	23840 <fputs@plt+0x12778>
   23ab0:	andeq	r3, r7, r4, lsr #9
   23ab4:	andeq	r3, r7, r0, lsr r6
   23ab8:	ldrh	r3, [r0, #8]
   23abc:	push	{r4, r5, r6, lr}
   23ac0:	mov	r4, r0
   23ac4:	tst	r3, #8192	; 0x2000
   23ac8:	beq	23ad4 <fputs@plt+0x12a0c>
   23acc:	ldr	r1, [r0]
   23ad0:	bl	1dae8 <fputs@plt+0xca20>
   23ad4:	ldrh	r3, [r4, #8]
   23ad8:	tst	r3, #1024	; 0x400
   23adc:	beq	23af8 <fputs@plt+0x12a30>
   23ae0:	ldr	r3, [r4, #36]	; 0x24
   23ae4:	ldr	r0, [r4, #16]
   23ae8:	blx	r3
   23aec:	mov	r3, #1
   23af0:	strh	r3, [r4, #8]
   23af4:	pop	{r4, r5, r6, pc}
   23af8:	tst	r3, #32
   23afc:	ldrne	r5, [r4]
   23b00:	ldrne	r1, [r5]
   23b04:	bne	23b34 <fputs@plt+0x12a6c>
   23b08:	tst	r3, #64	; 0x40
   23b0c:	ldrne	r3, [r4]
   23b10:	ldrne	r2, [r3]
   23b14:	ldrne	r1, [r2, #180]	; 0xb4
   23b18:	strne	r1, [r3, #4]
   23b1c:	strne	r3, [r2, #180]	; 0xb4
   23b20:	b	23aec <fputs@plt+0x12a24>
   23b24:	ldr	r6, [r1]
   23b28:	ldr	r0, [r5, #4]
   23b2c:	bl	1d524 <fputs@plt+0xc45c>
   23b30:	mov	r1, r6
   23b34:	cmp	r1, #0
   23b38:	bne	23b24 <fputs@plt+0x12a5c>
   23b3c:	mov	r3, #1
   23b40:	str	r1, [r5]
   23b44:	strh	r1, [r5, #24]
   23b48:	str	r1, [r5, #8]
   23b4c:	str	r1, [r5, #12]
   23b50:	str	r1, [r5, #20]
   23b54:	strh	r3, [r5, #26]
   23b58:	b	23aec <fputs@plt+0x12a24>
   23b5c:	ldrh	r2, [r0, #8]
   23b60:	ldr	r3, [pc, #64]	; 23ba8 <fputs@plt+0x12ae0>
   23b64:	push	{r4, lr}
   23b68:	and	r3, r3, r2
   23b6c:	cmp	r3, #0
   23b70:	mov	r4, r0
   23b74:	beq	23b7c <fputs@plt+0x12ab4>
   23b78:	bl	23ab8 <fputs@plt+0x129f0>
   23b7c:	ldr	r3, [r4, #24]
   23b80:	cmp	r3, #0
   23b84:	beq	23b9c <fputs@plt+0x12ad4>
   23b88:	ldr	r1, [r4, #20]
   23b8c:	ldr	r0, [r4, #32]
   23b90:	bl	1d524 <fputs@plt+0xc45c>
   23b94:	mov	r3, #0
   23b98:	str	r3, [r4, #24]
   23b9c:	mov	r3, #0
   23ba0:	str	r3, [r4, #16]
   23ba4:	pop	{r4, pc}
   23ba8:	andeq	r2, r0, r0, ror #8
   23bac:	ldrh	r2, [r0, #8]
   23bb0:	ldr	r3, [pc, #24]	; 23bd0 <fputs@plt+0x12b08>
   23bb4:	and	r3, r3, r2
   23bb8:	cmp	r3, #0
   23bbc:	bne	23bcc <fputs@plt+0x12b04>
   23bc0:	ldr	r3, [r0, #24]
   23bc4:	cmp	r3, #0
   23bc8:	bxeq	lr
   23bcc:	b	23b5c <fputs@plt+0x12a94>
   23bd0:	andeq	r2, r0, r0, ror #8
   23bd4:	cmp	r0, #0
   23bd8:	cmpne	r1, #0
   23bdc:	bxeq	lr
   23be0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   23be4:	mov	r5, #40	; 0x28
   23be8:	ldr	r8, [r0, #32]
   23bec:	mov	r4, r0
   23bf0:	mla	r5, r5, r1, r0
   23bf4:	ldr	r3, [r8, #456]	; 0x1c8
   23bf8:	cmp	r3, #0
   23bfc:	beq	23c28 <fputs@plt+0x12b60>
   23c00:	ldr	r3, [r4, #24]
   23c04:	cmp	r3, #0
   23c08:	beq	23c18 <fputs@plt+0x12b50>
   23c0c:	ldr	r1, [r4, #20]
   23c10:	mov	r0, r8
   23c14:	bl	1d524 <fputs@plt+0xc45c>
   23c18:	add	r4, r4, #40	; 0x28
   23c1c:	cmp	r5, r4
   23c20:	bhi	23c00 <fputs@plt+0x12b38>
   23c24:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   23c28:	ldr	r7, [pc, #72]	; 23c78 <fputs@plt+0x12bb0>
   23c2c:	mov	r9, #128	; 0x80
   23c30:	ldrh	r3, [r4, #8]
   23c34:	ands	r6, r3, r7
   23c38:	beq	23c58 <fputs@plt+0x12b90>
   23c3c:	mov	r0, r4
   23c40:	bl	23bac <fputs@plt+0x12ae4>
   23c44:	strh	r9, [r4, #8]
   23c48:	add	r4, r4, #40	; 0x28
   23c4c:	cmp	r5, r4
   23c50:	bhi	23c30 <fputs@plt+0x12b68>
   23c54:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   23c58:	ldr	r3, [r4, #24]
   23c5c:	cmp	r3, #0
   23c60:	beq	23c44 <fputs@plt+0x12b7c>
   23c64:	ldr	r1, [r4, #20]
   23c68:	mov	r0, r8
   23c6c:	bl	1d524 <fputs@plt+0xc45c>
   23c70:	str	r6, [r4, #24]
   23c74:	b	23c44 <fputs@plt+0x12b7c>
   23c78:	andeq	r2, r0, r0, ror #8
   23c7c:	push	{r4, r5, r6, lr}
   23c80:	mov	r4, r1
   23c84:	ldrh	r1, [r0, #84]	; 0x54
   23c88:	mov	r5, r0
   23c8c:	ldr	r6, [r0]
   23c90:	ldr	r0, [r0, #16]
   23c94:	lsl	r1, r1, #1
   23c98:	bl	23bd4 <fputs@plt+0x12b0c>
   23c9c:	ldr	r1, [r5, #16]
   23ca0:	mov	r0, r6
   23ca4:	bl	1d524 <fputs@plt+0xc45c>
   23ca8:	strh	r4, [r5, #84]	; 0x54
   23cac:	mov	r2, #40	; 0x28
   23cb0:	lsl	r4, r4, #1
   23cb4:	mov	r3, #0
   23cb8:	mul	r2, r2, r4
   23cbc:	mov	r0, r6
   23cc0:	bl	1f9d8 <fputs@plt+0xe910>
   23cc4:	cmp	r0, #0
   23cc8:	str	r0, [r5, #16]
   23ccc:	movne	r1, r4
   23cd0:	movne	r3, #1
   23cd4:	bne	23cf0 <fputs@plt+0x12c28>
   23cd8:	pop	{r4, r5, r6, pc}
   23cdc:	ldr	r2, [r5]
   23ce0:	strh	r3, [r0, #8]
   23ce4:	str	r2, [r0, #32]
   23ce8:	sub	r1, r1, #1
   23cec:	add	r0, r0, #40	; 0x28
   23cf0:	cmp	r1, #0
   23cf4:	bgt	23cdc <fputs@plt+0x12c14>
   23cf8:	pop	{r4, r5, r6, pc}
   23cfc:	push	{r4, lr}
   23d00:	subs	r4, r0, #0
   23d04:	popeq	{r4, pc}
   23d08:	bl	23bac <fputs@plt+0x12ae4>
   23d0c:	mov	r1, r4
   23d10:	ldr	r0, [r4, #32]
   23d14:	pop	{r4, lr}
   23d18:	b	1d524 <fputs@plt+0xc45c>
   23d1c:	push	{r4, r5, r6, lr}
   23d20:	mov	r4, r0
   23d24:	ldr	r6, [r0, #32]
   23d28:	bl	23bac <fputs@plt+0x12ae4>
   23d2c:	mov	r2, #64	; 0x40
   23d30:	mov	r3, #0
   23d34:	mov	r0, r6
   23d38:	bl	1ed14 <fputs@plt+0xdc4c>
   23d3c:	str	r0, [r4, #20]
   23d40:	ldrb	r5, [r6, #69]	; 0x45
   23d44:	cmp	r5, #0
   23d48:	beq	23d60 <fputs@plt+0x12c98>
   23d4c:	mov	r3, #1
   23d50:	strh	r3, [r4, #8]
   23d54:	mov	r3, #0
   23d58:	str	r3, [r4, #24]
   23d5c:	pop	{r4, r5, r6, pc}
   23d60:	mov	r1, r0
   23d64:	mov	r0, r6
   23d68:	bl	1d4c4 <fputs@plt+0xc3fc>
   23d6c:	ldr	r3, [r4, #20]
   23d70:	add	r2, r3, #32
   23d74:	str	r0, [r4, #24]
   23d78:	sub	r0, r0, #32
   23d7c:	str	r2, [r3, #16]
   23d80:	lsr	r0, r0, #4
   23d84:	mov	r2, #1
   23d88:	stm	r3, {r5, r6}
   23d8c:	str	r5, [r3, #8]
   23d90:	str	r5, [r3, #12]
   23d94:	str	r5, [r3, #20]
   23d98:	strh	r0, [r3, #24]
   23d9c:	strh	r2, [r3, #26]
   23da0:	str	r5, [r3, #28]
   23da4:	str	r3, [r4]
   23da8:	mov	r3, #32
   23dac:	strh	r3, [r4, #8]
   23db0:	pop	{r4, r5, r6, pc}
   23db4:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23db8:	mov	r6, #0
   23dbc:	mov	r7, r0
   23dc0:	mov	r8, r1
   23dc4:	mov	r9, #40	; 0x28
   23dc8:	mov	sl, #1
   23dcc:	mov	fp, r6
   23dd0:	ldrsh	r3, [r7, #68]	; 0x44
   23dd4:	cmp	r6, r3
   23dd8:	blt	23de4 <fputs@plt+0x12d1c>
   23ddc:	mov	r0, #0
   23de0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23de4:	mul	r5, r9, r6
   23de8:	ldr	r4, [r8, #60]	; 0x3c
   23dec:	ldr	r3, [r7, #60]	; 0x3c
   23df0:	add	r4, r4, r5
   23df4:	mov	r0, r4
   23df8:	add	r5, r3, r5
   23dfc:	bl	23bac <fputs@plt+0x12ae4>
   23e00:	mov	r3, r5
   23e04:	add	r2, r5, #40	; 0x28
   23e08:	ldr	r1, [r3], #4
   23e0c:	cmp	r3, r2
   23e10:	str	r1, [r4], #4
   23e14:	bne	23e08 <fputs@plt+0x12d40>
   23e18:	strh	sl, [r5, #8]
   23e1c:	str	fp, [r5, #24]
   23e20:	add	r6, r6, #1
   23e24:	b	23dd0 <fputs@plt+0x12d08>
   23e28:	ldrh	r1, [r0, #8]
   23e2c:	ldr	r3, [pc, #24]	; 23e4c <fputs@plt+0x12d84>
   23e30:	and	r3, r3, r1
   23e34:	cmp	r3, #0
   23e38:	beq	23e40 <fputs@plt+0x12d78>
   23e3c:	b	23ab8 <fputs@plt+0x129f0>
   23e40:	mov	r3, #1
   23e44:	strh	r3, [r0, #8]
   23e48:	bx	lr
   23e4c:	andeq	r2, r0, r0, ror #8
   23e50:	push	{r4, r5, r6, lr}
   23e54:	mov	r4, r0
   23e58:	ldr	r0, [r0, #240]	; 0xf0
   23e5c:	mov	r5, r1
   23e60:	cmp	r0, #0
   23e64:	beq	23e6c <fputs@plt+0x12da4>
   23e68:	bl	23e28 <fputs@plt+0x12d60>
   23e6c:	mov	r1, r5
   23e70:	mov	r0, r4
   23e74:	pop	{r4, r5, r6, lr}
   23e78:	b	1a38c <fputs@plt+0x92c4>
   23e7c:	cmp	r1, #0
   23e80:	str	r1, [r0, #52]	; 0x34
   23e84:	bne	23e94 <fputs@plt+0x12dcc>
   23e88:	ldr	r3, [r0, #240]	; 0xf0
   23e8c:	cmp	r3, #0
   23e90:	bxeq	lr
   23e94:	b	23e50 <fputs@plt+0x12d88>
   23e98:	push	{r4, lr}
   23e9c:	bl	1a308 <fputs@plt+0x9240>
   23ea0:	mov	r1, #7
   23ea4:	bl	23e7c <fputs@plt+0x12db4>
   23ea8:	mov	r0, #7
   23eac:	pop	{r4, pc}
   23eb0:	ldrb	ip, [r0, #69]	; 0x45
   23eb4:	ldr	r3, [pc, #40]	; 23ee4 <fputs@plt+0x12e1c>
   23eb8:	sub	r3, r1, r3
   23ebc:	clz	r3, r3
   23ec0:	lsr	r3, r3, #5
   23ec4:	cmp	ip, #0
   23ec8:	orrne	r3, r3, #1
   23ecc:	cmp	r3, #0
   23ed0:	beq	23ed8 <fputs@plt+0x12e10>
   23ed4:	b	23e98 <fputs@plt+0x12dd0>
   23ed8:	ldr	r0, [r0, #56]	; 0x38
   23edc:	and	r0, r0, r1
   23ee0:	bx	lr
   23ee4:	andeq	r0, r0, sl, lsl #24
   23ee8:	push	{r4, lr}
   23eec:	subs	r4, r0, #0
   23ef0:	popeq	{r4, pc}
   23ef4:	ldr	r1, [r4, #80]	; 0x50
   23ef8:	ldr	r0, [r4]
   23efc:	bl	23eb0 <fputs@plt+0x12de8>
   23f00:	str	r0, [r4, #80]	; 0x50
   23f04:	pop	{r4, pc}
   23f08:	cmp	r0, #0
   23f0c:	beq	23f5c <fputs@plt+0x12e94>
   23f10:	ldr	r3, [r0, #20]
   23f14:	cmp	r3, #0
   23f18:	beq	23f38 <fputs@plt+0x12e70>
   23f1c:	ldrh	r2, [r0, #84]	; 0x54
   23f20:	cmp	r1, #0
   23f24:	cmpge	r2, r1
   23f28:	ble	23f38 <fputs@plt+0x12e70>
   23f2c:	mov	r0, #40	; 0x28
   23f30:	mla	r0, r0, r1, r3
   23f34:	bx	lr
   23f38:	ldr	r0, [r0]
   23f3c:	push	{r4, lr}
   23f40:	cmp	r0, #0
   23f44:	ldr	r4, [pc, #24]	; 23f64 <fputs@plt+0x12e9c>
   23f48:	beq	23f54 <fputs@plt+0x12e8c>
   23f4c:	mov	r1, #25
   23f50:	bl	23e7c <fputs@plt+0x12db4>
   23f54:	add	r0, r4, #8
   23f58:	pop	{r4, pc}
   23f5c:	ldr	r0, [pc, #4]	; 23f68 <fputs@plt+0x12ea0>
   23f60:	bx	lr
   23f64:	andeq	r3, r7, r8, asr #12
   23f68:	andeq	r3, r7, r0, asr r6
   23f6c:	push	{r4, r6, r7, lr}
   23f70:	mov	r4, r0
   23f74:	mov	r7, r3
   23f78:	mov	r6, r2
   23f7c:	bl	23e28 <fputs@plt+0x12d60>
   23f80:	mov	r3, #4
   23f84:	strd	r6, [r4]
   23f88:	strh	r3, [r4, #8]
   23f8c:	pop	{r4, r6, r7, pc}
   23f90:	push	{r4, r5, lr}
   23f94:	ldrh	lr, [r0, #8]
   23f98:	ldr	ip, [pc, #40]	; 23fc8 <fputs@plt+0x12f00>
   23f9c:	and	ip, ip, lr
   23fa0:	cmp	ip, #0
   23fa4:	beq	23fb0 <fputs@plt+0x12ee8>
   23fa8:	pop	{r4, r5, lr}
   23fac:	b	23f6c <fputs@plt+0x12ea4>
   23fb0:	mov	r5, r3
   23fb4:	mov	r4, r2
   23fb8:	mov	r3, #4
   23fbc:	strd	r4, [r0]
   23fc0:	strh	r3, [r0, #8]
   23fc4:	pop	{r4, r5, pc}
   23fc8:	andeq	r2, r0, r0, ror #8
   23fcc:	push	{r4, lr}
   23fd0:	mov	r4, r0
   23fd4:	bl	23e28 <fputs@plt+0x12d60>
   23fd8:	mov	r3, #4
   23fdc:	strh	r3, [r4, #8]
   23fe0:	mov	r0, r4
   23fe4:	pop	{r4, pc}
   23fe8:	mov	r3, #40	; 0x28
   23fec:	mla	r0, r3, r1, r0
   23ff0:	ldr	r3, [pc, #28]	; 24014 <fputs@plt+0x12f4c>
   23ff4:	ldrh	r2, [r0, #8]
   23ff8:	and	r3, r3, r2
   23ffc:	cmp	r3, #0
   24000:	beq	24008 <fputs@plt+0x12f40>
   24004:	b	23fcc <fputs@plt+0x12f04>
   24008:	mov	r3, #4
   2400c:	strh	r3, [r0, #8]
   24010:	bx	lr
   24014:	andeq	r2, r0, r0, ror #8
   24018:	push	{r4, r5, r6, lr}
   2401c:	mov	r4, r0
   24020:	mov	r5, r1
   24024:	mov	r6, r2
   24028:	bl	23ab8 <fputs@plt+0x129f0>
   2402c:	mov	r2, r6
   24030:	mov	r1, r5
   24034:	mov	r0, r4
   24038:	pop	{r4, r5, r6, lr}
   2403c:	b	24040 <fputs@plt+0x12f78>
   24040:	push	{r4, r5, lr}
   24044:	ldrh	r5, [r0, #8]
   24048:	ldr	lr, [pc, #84]	; 240a4 <fputs@plt+0x12fdc>
   2404c:	and	lr, lr, r5
   24050:	cmp	lr, #0
   24054:	beq	24060 <fputs@plt+0x12f98>
   24058:	pop	{r4, r5, lr}
   2405c:	b	24018 <fputs@plt+0x12f50>
   24060:	mov	ip, r1
   24064:	mov	r3, r0
   24068:	mov	r4, r2
   2406c:	mov	r2, r1
   24070:	mov	r1, r0
   24074:	add	r0, ip, #20
   24078:	ldr	lr, [r2], #4
   2407c:	cmp	r2, r0
   24080:	str	lr, [r1], #4
   24084:	bne	24078 <fputs@plt+0x12fb0>
   24088:	ldrh	r2, [ip, #8]
   2408c:	tst	r2, #2048	; 0x800
   24090:	ldrheq	r2, [r3, #8]
   24094:	biceq	r2, r2, #7168	; 0x1c00
   24098:	orreq	r2, r2, r4
   2409c:	strheq	r2, [r3, #8]
   240a0:	pop	{r4, r5, pc}
   240a4:	andeq	r2, r0, r0, ror #8
   240a8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   240ac:	mov	sl, r1
   240b0:	sub	sp, sp, #36	; 0x24
   240b4:	ldr	r3, [r1]
   240b8:	mov	r6, #0
   240bc:	mov	fp, #56	; 0x38
   240c0:	str	r0, [sp, #8]
   240c4:	str	r3, [sp, #12]
   240c8:	str	r0, [r1, #4]
   240cc:	ldr	r3, [sp, #12]
   240d0:	cmp	r3, r6
   240d4:	bgt	24104 <fputs@plt+0x1303c>
   240d8:	ldr	r5, [sl]
   240dc:	mov	r9, #56	; 0x38
   240e0:	sub	r5, r5, #1
   240e4:	lsl	r7, r5, #2
   240e8:	lsl	r8, r5, #3
   240ec:	cmp	r5, #0
   240f0:	bgt	241cc <fputs@plt+0x13104>
   240f4:	ldr	r3, [sp, #8]
   240f8:	ldr	r3, [r3, #12]
   240fc:	ldrb	r0, [r3, #11]
   24100:	b	2417c <fputs@plt+0x130b4>
   24104:	ldr	r7, [sl, #12]
   24108:	mla	r7, fp, r6, r7
   2410c:	ldr	r5, [r7, #48]	; 0x30
   24110:	cmp	r5, #0
   24114:	bne	24120 <fputs@plt+0x13058>
   24118:	add	r6, r6, #1
   2411c:	b	240cc <fputs@plt+0x13004>
   24120:	ldr	r4, [r5]
   24124:	ldr	r1, [r5, #4]
   24128:	mov	r0, r4
   2412c:	ldr	r3, [r4, #8]
   24130:	ldr	r9, [r3, #24]
   24134:	bl	240a8 <fputs@plt+0x12fe0>
   24138:	cmp	r0, #0
   2413c:	bne	2417c <fputs@plt+0x130b4>
   24140:	ldr	r3, [r4, #56]	; 0x38
   24144:	ldr	r8, [r5, #16]
   24148:	cmp	r3, #0
   2414c:	beq	24184 <fputs@plt+0x130bc>
   24150:	ldrd	r0, [r4, #64]	; 0x40
   24154:	ldr	r3, [r4, #56]	; 0x38
   24158:	adds	r2, r0, r8
   2415c:	str	r3, [r5, #48]	; 0x30
   24160:	adc	r3, r1, r8, asr #31
   24164:	strd	r0, [r5, #8]
   24168:	strd	r2, [r4, #64]	; 0x40
   2416c:	mov	r0, r7
   24170:	bl	22cd4 <fputs@plt+0x11c0c>
   24174:	cmp	r0, #0
   24178:	beq	24118 <fputs@plt+0x13050>
   2417c:	add	sp, sp, #36	; 0x24
   24180:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24184:	ldrd	r2, [r4, #64]	; 0x40
   24188:	mov	r0, #202	; 0xca
   2418c:	strd	r2, [sp, #16]
   24190:	bl	13f98 <fputs@plt+0x2ed0>
   24194:	ldrd	r2, [sp, #16]
   24198:	cmp	r0, #0
   2419c:	ldrne	r0, [pc, #200]	; 2426c <fputs@plt+0x131a4>
   241a0:	bne	241b4 <fputs@plt+0x130ec>
   241a4:	add	r1, r4, #56	; 0x38
   241a8:	str	r1, [sp]
   241ac:	mov	r0, r9
   241b0:	bl	233fc <fputs@plt+0x12334>
   241b4:	mov	r2, #0
   241b8:	mov	r3, #0
   241bc:	cmp	r0, #0
   241c0:	strd	r2, [r4, #64]	; 0x40
   241c4:	bne	2417c <fputs@plt+0x130b4>
   241c8:	b	24150 <fputs@plt+0x13088>
   241cc:	ldr	r4, [sl]
   241d0:	add	r4, r4, r4, lsr #31
   241d4:	asr	r4, r4, #1
   241d8:	cmp	r5, r4
   241dc:	subge	r4, r5, r4
   241e0:	ldrlt	r3, [sl, #8]
   241e4:	lslge	r4, r4, #1
   241e8:	addge	r6, r4, #1
   241ec:	ldrlt	r4, [r3, r8]!
   241f0:	ldrlt	r6, [r3, #4]
   241f4:	ldr	r3, [sl, #12]
   241f8:	mla	r2, r9, r4, r3
   241fc:	mla	r3, r9, r6, r3
   24200:	ldr	r1, [r2, #24]
   24204:	cmp	r1, #0
   24208:	beq	24254 <fputs@plt+0x1318c>
   2420c:	ldr	r1, [r3, #24]
   24210:	cmp	r1, #0
   24214:	moveq	r6, r4
   24218:	beq	24254 <fputs@plt+0x1318c>
   2421c:	mov	r1, #0
   24220:	str	r1, [sp, #28]
   24224:	ldr	r1, [r3, #20]
   24228:	ldr	r0, [sl, #4]
   2422c:	str	r1, [sp, #4]
   24230:	ldr	r3, [r3, #32]
   24234:	add	r1, sp, #28
   24238:	str	r3, [sp]
   2423c:	ldr	r3, [r2, #20]
   24240:	ldr	fp, [r0, #32]
   24244:	ldr	r2, [r2, #32]
   24248:	blx	fp
   2424c:	cmp	r0, #0
   24250:	movle	r6, r4
   24254:	ldr	r3, [sl, #8]
   24258:	sub	r5, r5, #1
   2425c:	sub	r8, r8, #8
   24260:	str	r6, [r3, r7]
   24264:	sub	r7, r7, #4
   24268:	b	240ec <fputs@plt+0x13024>
   2426c:	andeq	r0, r0, sl, lsl #26
   24270:	cmp	r2, #1
   24274:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   24278:	ldr	r7, [r0]
   2427c:	ldr	lr, [r0, #40]	; 0x28
   24280:	bne	242ec <fputs@plt+0x13224>
   24284:	ldr	r4, [r0, #36]	; 0x24
   24288:	ldr	r3, [r7, #12]
   2428c:	sub	ip, lr, r4
   24290:	cmp	ip, r3
   24294:	bcc	242a4 <fputs@plt+0x131dc>
   24298:	mov	r6, #0
   2429c:	mov	r0, r6
   242a0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   242a4:	ldr	r3, [r0, #28]
   242a8:	cmp	ip, r3
   242ac:	bcs	24298 <fputs@plt+0x131d0>
   242b0:	ldr	r3, [pc, #732]	; 24594 <fputs@plt+0x134cc>
   242b4:	ldr	r5, [r3, #180]	; 0xb4
   242b8:	cmp	r5, #0
   242bc:	mov	r5, r3
   242c0:	beq	242dc <fputs@plt+0x13214>
   242c4:	ldmib	r0, {r6, r8}
   242c8:	add	r8, r6, r8
   242cc:	ldr	r6, [r3, #176]	; 0xb0
   242d0:	cmp	r8, r6
   242d4:	ldrle	r3, [r3, #208]	; 0xd0
   242d8:	ble	242e0 <fputs@plt+0x13218>
   242dc:	ldr	r3, [r5, #244]	; 0xf4
   242e0:	cmp	r3, #0
   242e4:	cmpne	r4, ip
   242e8:	bcc	24298 <fputs@plt+0x131d0>
   242ec:	ldr	r3, [r0, #44]	; 0x2c
   242f0:	mov	sl, r2
   242f4:	cmp	lr, r3
   242f8:	mov	r5, r1
   242fc:	mov	r4, r0
   24300:	bcc	24308 <fputs@plt+0x13240>
   24304:	bl	20884 <fputs@plt+0xf7bc>
   24308:	ldr	r3, [r4, #16]
   2430c:	cmp	r3, #0
   24310:	beq	243a0 <fputs@plt+0x132d8>
   24314:	ldr	r6, [r7, #48]	; 0x30
   24318:	ldrb	r3, [r6, #14]
   2431c:	cmp	r3, #0
   24320:	bne	243a0 <fputs@plt+0x132d8>
   24324:	ldr	r3, [r4, #40]	; 0x28
   24328:	ldr	r2, [r4, #24]
   2432c:	add	r3, r3, #1
   24330:	cmp	r3, r2
   24334:	bcs	24370 <fputs@plt+0x132a8>
   24338:	ldr	r3, [pc, #596]	; 24594 <fputs@plt+0x134cc>
   2433c:	ldr	r2, [r3, #180]	; 0xb4
   24340:	cmp	r2, #0
   24344:	mov	r2, r3
   24348:	beq	24364 <fputs@plt+0x1329c>
   2434c:	ldmib	r4, {r0, r1}
   24350:	add	r0, r0, r1
   24354:	ldr	r1, [r3, #176]	; 0xb0
   24358:	cmp	r0, r1
   2435c:	ldrle	r3, [r3, #208]	; 0xd0
   24360:	ble	24368 <fputs@plt+0x132a0>
   24364:	ldr	r3, [r2, #244]	; 0xf4
   24368:	cmp	r3, #0
   2436c:	beq	243a0 <fputs@plt+0x132d8>
   24370:	mov	r1, #0
   24374:	mov	r0, r6
   24378:	bl	1aa70 <fputs@plt+0x99a8>
   2437c:	mov	r0, r6
   24380:	bl	154f0 <fputs@plt+0x4428>
   24384:	ldr	r3, [r6, #20]
   24388:	ldr	r2, [r4, #12]
   2438c:	ldr	r1, [r3, #12]
   24390:	cmp	r1, r2
   24394:	beq	2448c <fputs@plt+0x133c4>
   24398:	mov	r0, r6
   2439c:	bl	1aa2c <fputs@plt+0x9964>
   243a0:	ldr	r3, [r4, #52]	; 0x34
   243a4:	cmp	r3, #0
   243a8:	bne	24564 <fputs@plt+0x1349c>
   243ac:	ldr	r3, [r4, #40]	; 0x28
   243b0:	cmp	r3, #0
   243b4:	bne	2443c <fputs@plt+0x13374>
   243b8:	ldr	r6, [pc, #468]	; 24594 <fputs@plt+0x134cc>
   243bc:	ldr	r3, [r6, #172]	; 0xac
   243c0:	cmp	r3, #0
   243c4:	beq	2443c <fputs@plt+0x13374>
   243c8:	ldr	r3, [r4, #24]
   243cc:	cmp	r3, #2
   243d0:	bls	2443c <fputs@plt+0x13374>
   243d4:	bl	13e4c <fputs@plt+0x2d84>
   243d8:	ldr	r0, [r6, #172]	; 0xac
   243dc:	ldr	lr, [r4, #12]
   243e0:	cmp	r0, #0
   243e4:	ldr	ip, [r4, #24]
   243e8:	ldrle	r3, [pc, #424]	; 24598 <fputs@plt+0x134d0>
   243ec:	smullgt	r0, r1, r0, lr
   243f0:	asr	r7, lr, #31
   243f4:	mov	r8, ip
   243f8:	mov	r9, #0
   243fc:	smullle	r0, r1, r0, r3
   24400:	umull	r2, r3, lr, ip
   24404:	mla	r3, ip, r7, r3
   24408:	cmp	r2, r0
   2440c:	sbcs	r3, r3, r1
   24410:	movlt	r1, #0
   24414:	mullt	r0, ip, lr
   24418:	bl	1de8c <fputs@plt+0xcdc4>
   2441c:	mov	r6, r0
   24420:	str	r0, [r4, #56]	; 0x38
   24424:	bl	13e64 <fputs@plt+0x2d9c>
   24428:	cmp	r6, #0
   2442c:	bne	24504 <fputs@plt+0x1343c>
   24430:	ldr	r3, [r4, #52]	; 0x34
   24434:	cmp	r3, #0
   24438:	bne	24564 <fputs@plt+0x1349c>
   2443c:	cmp	sl, #1
   24440:	bne	24448 <fputs@plt+0x13380>
   24444:	bl	13e4c <fputs@plt+0x2d84>
   24448:	ldr	r0, [r4, #12]
   2444c:	bl	215dc <fputs@plt+0x10514>
   24450:	ldr	r8, [r4, #4]
   24454:	cmp	sl, #1
   24458:	mov	r7, r0
   2445c:	add	r6, r0, r8
   24460:	bne	24468 <fputs@plt+0x133a0>
   24464:	bl	13e64 <fputs@plt+0x2d9c>
   24468:	cmp	r7, #0
   2446c:	beq	24298 <fputs@plt+0x131d0>
   24470:	add	r3, r6, #32
   24474:	str	r7, [r7, r8]
   24478:	str	r3, [r6, #4]
   2447c:	mov	r3, #0
   24480:	strb	r3, [r6, #13]
   24484:	strb	r3, [r6, #14]
   24488:	b	24578 <fputs@plt+0x134b0>
   2448c:	ldr	r3, [r3, #16]
   24490:	ldr	r2, [r4, #16]
   24494:	sub	r2, r3, r2
   24498:	ldr	r3, [r7, #16]
   2449c:	sub	r3, r3, r2
   244a0:	str	r3, [r7, #16]
   244a4:	ldr	r1, [r4, #44]	; 0x2c
   244a8:	mov	r0, r5
   244ac:	bl	6feac <fputs@plt+0x5ede4>
   244b0:	ldr	r3, [r4, #40]	; 0x28
   244b4:	mov	r2, #1
   244b8:	add	r3, r3, #1
   244bc:	str	r3, [r4, #40]	; 0x28
   244c0:	ldr	r3, [r4, #48]	; 0x30
   244c4:	str	r5, [r6, #8]
   244c8:	ldr	r3, [r3, r1, lsl #2]
   244cc:	strb	r2, [r6, #12]
   244d0:	ldr	r2, [r6, #4]
   244d4:	str	r3, [r6, #16]
   244d8:	mov	r3, #0
   244dc:	str	r3, [r6, #28]
   244e0:	str	r3, [r6, #24]
   244e4:	str	r4, [r6, #20]
   244e8:	str	r3, [r2]
   244ec:	ldr	r3, [r4, #48]	; 0x30
   244f0:	str	r6, [r3, r1, lsl #2]
   244f4:	ldr	r3, [r4, #32]
   244f8:	cmp	r5, r3
   244fc:	strhi	r5, [r4, #32]
   24500:	b	2429c <fputs@plt+0x131d4>
   24504:	mov	r0, r6
   24508:	bl	13e98 <fputs@plt+0x2dd0>
   2450c:	ldr	r7, [r4, #12]
   24510:	mov	r1, r7
   24514:	bl	6fecc <fputs@plt+0x5ee04>
   24518:	mov	r1, #0
   2451c:	mov	r3, r6
   24520:	mov	lr, #1
   24524:	mov	r6, r1
   24528:	cmp	r0, r1
   2452c:	ble	24430 <fputs@plt+0x13368>
   24530:	ldr	ip, [r4, #4]
   24534:	add	r1, r1, #1
   24538:	add	r2, r3, ip
   2453c:	str	r3, [r3, ip]
   24540:	add	ip, r2, #32
   24544:	str	ip, [r2, #4]
   24548:	strb	lr, [r2, #13]
   2454c:	strb	r6, [r2, #14]
   24550:	ldr	ip, [r4, #52]	; 0x34
   24554:	add	r3, r3, r7
   24558:	str	ip, [r2, #16]
   2455c:	str	r2, [r4, #52]	; 0x34
   24560:	b	24528 <fputs@plt+0x13460>
   24564:	ldr	r6, [r4, #52]	; 0x34
   24568:	ldr	r3, [r6, #16]
   2456c:	str	r3, [r4, #52]	; 0x34
   24570:	mov	r3, #0
   24574:	str	r3, [r6, #16]
   24578:	ldr	r3, [r4, #16]
   2457c:	cmp	r3, #0
   24580:	ldrne	r2, [r4]
   24584:	ldrne	r3, [r2, #16]
   24588:	addne	r3, r3, #1
   2458c:	strne	r3, [r2, #16]
   24590:	b	244a4 <fputs@plt+0x133dc>
   24594:	andeq	r1, r9, r0, lsr #15
   24598:			; <UNDEFINED> instruction: 0xfffffc00
   2459c:	push	{r4, r5, r6, lr}
   245a0:	mov	r5, r1
   245a4:	mov	r4, r0
   245a8:	ldr	r1, [r0, #44]	; 0x2c
   245ac:	mov	r0, r5
   245b0:	mov	r6, r2
   245b4:	bl	6feac <fputs@plt+0x5ede4>
   245b8:	ldr	r3, [r4, #48]	; 0x30
   245bc:	ldr	r0, [r3, r1, lsl #2]
   245c0:	cmp	r0, #0
   245c4:	beq	24604 <fputs@plt+0x1353c>
   245c8:	ldr	r3, [r0, #8]
   245cc:	cmp	r5, r3
   245d0:	bne	245e8 <fputs@plt+0x13520>
   245d4:	ldrb	r3, [r0, #12]
   245d8:	cmp	r3, #0
   245dc:	popne	{r4, r5, r6, pc}
   245e0:	pop	{r4, r5, r6, lr}
   245e4:	b	154f0 <fputs@plt+0x4428>
   245e8:	ldr	r0, [r0, #16]
   245ec:	b	245c0 <fputs@plt+0x134f8>
   245f0:	mov	r2, r6
   245f4:	mov	r1, r5
   245f8:	mov	r0, r4
   245fc:	pop	{r4, r5, r6, lr}
   24600:	b	24270 <fputs@plt+0x131a8>
   24604:	cmp	r6, #0
   24608:	bne	245f0 <fputs@plt+0x13528>
   2460c:	pop	{r4, r5, r6, pc}
   24610:	push	{r4, r5, r6, lr}
   24614:	subs	r4, r2, #0
   24618:	popeq	{r4, r5, r6, pc}
   2461c:	add	r1, r1, #20
   24620:	mov	r5, r0
   24624:	cmp	r1, #19
   24628:	ldrls	pc, [pc, r1, lsl #2]
   2462c:	b	24734 <fputs@plt+0x1366c>
   24630:	andeq	r4, r2, r0, lsl #13
   24634:	andeq	r4, r2, r4, lsr r7
   24638:	andeq	r4, r2, r4, lsr r7
   2463c:	andeq	r4, r2, r4, lsr r7
   24640:	andeq	r4, r2, r4, lsr r7
   24644:	andeq	r4, r2, r0, ror #13
   24648:	andeq	r4, r2, r4, lsr r7
   2464c:	andeq	r4, r2, r0, ror #13
   24650:	andeq	r4, r2, r0, ror #13
   24654:			; <UNDEFINED> instruction: 0x000246bc
   24658:	andeq	r4, r2, ip, lsl r7
   2465c:	andeq	r4, r2, r4, lsr r7
   24660:	strdeq	r4, [r2], -r0
   24664:	andeq	r4, r2, r4, lsr r7
   24668:	andeq	r4, r2, r4, lsr #13
   2466c:	ldrdeq	r4, [r2], -r4	; <UNPREDICTABLE>
   24670:	andeq	r4, r2, r4, lsr r7
   24674:	andeq	r4, r2, r4, lsr r7
   24678:	andeq	r4, r2, r4, lsr r7
   2467c:	andeq	r4, r2, r0, ror #13
   24680:	ldr	r1, [r4, #4]
   24684:	cmp	r1, #0
   24688:	beq	246e0 <fputs@plt+0x13618>
   2468c:	ldrh	r3, [r1, #2]
   24690:	tst	r3, #16
   24694:	beq	246e0 <fputs@plt+0x13618>
   24698:	mov	r0, r5
   2469c:	bl	1d524 <fputs@plt+0xc45c>
   246a0:	b	246e0 <fputs@plt+0x13618>
   246a4:	ldr	r3, [r0, #456]	; 0x1c8
   246a8:	cmp	r3, #0
   246ac:	popne	{r4, r5, r6, pc}
   246b0:	mov	r0, r4
   246b4:	pop	{r4, r5, r6, lr}
   246b8:	b	1d7e0 <fputs@plt+0xc718>
   246bc:	ldr	r3, [r0, #456]	; 0x1c8
   246c0:	cmp	r3, #0
   246c4:	popne	{r4, r5, r6, pc}
   246c8:	mov	r0, r4
   246cc:	pop	{r4, r5, r6, lr}
   246d0:	b	1a014 <fputs@plt+0x8f4c>
   246d4:	ldrh	r3, [r4, #2]
   246d8:	tst	r3, #16
   246dc:	popeq	{r4, r5, r6, pc}
   246e0:	mov	r1, r4
   246e4:	mov	r0, r5
   246e8:	pop	{r4, r5, r6, lr}
   246ec:	b	1d524 <fputs@plt+0xc45c>
   246f0:	ldr	r3, [r0, #456]	; 0x1c8
   246f4:	cmp	r3, #0
   246f8:	bne	24708 <fputs@plt+0x13640>
   246fc:	mov	r0, r4
   24700:	pop	{r4, r5, r6, lr}
   24704:	b	23cfc <fputs@plt+0x12c34>
   24708:	ldr	r3, [r4, #24]
   2470c:	cmp	r3, #0
   24710:	beq	246e0 <fputs@plt+0x13618>
   24714:	ldr	r1, [r4, #20]
   24718:	b	24698 <fputs@plt+0x135d0>
   2471c:	ldr	r3, [r0, #456]	; 0x1c8
   24720:	cmp	r3, #0
   24724:	popne	{r4, r5, r6, pc}
   24728:	mov	r0, r4
   2472c:	pop	{r4, r5, r6, lr}
   24730:	b	1d800 <fputs@plt+0xc738>
   24734:	pop	{r4, r5, r6, pc}
   24738:	push	{r4, r5, r6, r7, r8, lr}
   2473c:	subs	r5, r1, #0
   24740:	mov	r7, r0
   24744:	bne	24758 <fputs@plt+0x13690>
   24748:	mov	r1, r5
   2474c:	mov	r0, r7
   24750:	pop	{r4, r5, r6, r7, r8, lr}
   24754:	b	1d524 <fputs@plt+0xc45c>
   24758:	mov	r6, #20
   2475c:	mov	r4, r5
   24760:	mla	r6, r6, r2, r5
   24764:	cmp	r4, r6
   24768:	bcs	24748 <fputs@plt+0x13680>
   2476c:	ldrsb	r1, [r4, #1]
   24770:	cmp	r1, #0
   24774:	beq	24784 <fputs@plt+0x136bc>
   24778:	ldr	r2, [r4, #16]
   2477c:	mov	r0, r7
   24780:	bl	24610 <fputs@plt+0x13548>
   24784:	add	r4, r4, #20
   24788:	b	24764 <fputs@plt+0x1369c>
   2478c:	push	{r4, r5, r6, r7, r8, lr}
   24790:	mov	r4, r1
   24794:	mov	r6, r0
   24798:	ldrsh	r1, [r1, #68]	; 0x44
   2479c:	ldr	r0, [r4, #60]	; 0x3c
   247a0:	bl	23bd4 <fputs@plt+0x12b0c>
   247a4:	ldrh	r1, [r4, #84]	; 0x54
   247a8:	ldr	r0, [r4, #16]
   247ac:	lsl	r1, r1, #1
   247b0:	bl	23bd4 <fputs@plt+0x12b0c>
   247b4:	ldr	r5, [r4, #192]	; 0xc0
   247b8:	cmp	r5, #0
   247bc:	bne	24814 <fputs@plt+0x1374c>
   247c0:	ldrsh	r7, [r4, #70]	; 0x46
   247c4:	add	r5, r5, #1
   247c8:	subs	r3, r7, r5
   247cc:	bpl	24838 <fputs@plt+0x13770>
   247d0:	ldr	r1, [r4, #64]	; 0x40
   247d4:	mov	r0, r6
   247d8:	bl	1d524 <fputs@plt+0xc45c>
   247dc:	ldr	r2, [r4, #32]
   247e0:	ldr	r1, [r4, #4]
   247e4:	mov	r0, r6
   247e8:	bl	24738 <fputs@plt+0x13670>
   247ec:	ldr	r1, [r4, #16]
   247f0:	mov	r0, r6
   247f4:	bl	1d524 <fputs@plt+0xc45c>
   247f8:	ldr	r1, [r4, #168]	; 0xa8
   247fc:	mov	r0, r6
   24800:	bl	1d524 <fputs@plt+0xc45c>
   24804:	ldr	r1, [r4, #172]	; 0xac
   24808:	mov	r0, r6
   2480c:	pop	{r4, r5, r6, r7, r8, lr}
   24810:	b	1d524 <fputs@plt+0xc45c>
   24814:	ldm	r5, {r1, r2}
   24818:	ldr	r7, [r5, #24]
   2481c:	mov	r0, r6
   24820:	bl	24738 <fputs@plt+0x13670>
   24824:	mov	r1, r5
   24828:	mov	r0, r6
   2482c:	bl	1d524 <fputs@plt+0xc45c>
   24830:	mov	r5, r7
   24834:	b	247b8 <fputs@plt+0x136f0>
   24838:	ldr	r2, [r4, #64]	; 0x40
   2483c:	mov	r0, r6
   24840:	ldr	r1, [r2, r3, lsl #2]
   24844:	bl	1d524 <fputs@plt+0xc45c>
   24848:	b	247c4 <fputs@plt+0x136fc>
   2484c:	push	{r4, r5, r6, lr}
   24850:	subs	r4, r0, #0
   24854:	popeq	{r4, r5, r6, pc}
   24858:	ldr	r5, [r4]
   2485c:	mov	r1, r4
   24860:	mov	r0, r5
   24864:	bl	2478c <fputs@plt+0x136c4>
   24868:	ldr	r3, [r4, #48]	; 0x30
   2486c:	ldr	r2, [r4, #52]	; 0x34
   24870:	cmp	r3, #0
   24874:	strne	r2, [r3, #52]	; 0x34
   24878:	streq	r2, [r5, #4]
   2487c:	ldr	r2, [r4, #52]	; 0x34
   24880:	mov	r1, r4
   24884:	cmp	r2, #0
   24888:	strne	r3, [r2, #48]	; 0x30
   2488c:	ldr	r3, [pc, #20]	; 248a8 <fputs@plt+0x137e0>
   24890:	mov	r0, r5
   24894:	str	r3, [r4, #40]	; 0x28
   24898:	mov	r3, #0
   2489c:	str	r3, [r4]
   248a0:	pop	{r4, r5, r6, lr}
   248a4:	b	1d524 <fputs@plt+0xc45c>
   248a8:	strlt	ip, [r6], -r8, asr #7
   248ac:	ldr	ip, [r0]
   248b0:	push	{r4, r5, r6, r7, r8, lr}
   248b4:	ldrb	r6, [ip, #69]	; 0x45
   248b8:	cmp	r6, #0
   248bc:	bne	248f8 <fputs@plt+0x13830>
   248c0:	mov	r4, #20
   248c4:	ldr	r7, [r0, #4]
   248c8:	mul	r4, r4, r1
   248cc:	mov	r0, ip
   248d0:	add	r5, r7, r4
   248d4:	ldr	r2, [r5, #16]
   248d8:	ldrsb	r1, [r5, #1]
   248dc:	bl	24610 <fputs@plt+0x13548>
   248e0:	mvn	r3, #95	; 0x5f
   248e4:	strb	r6, [r5, #1]
   248e8:	str	r6, [r5, #16]
   248ec:	mov	r0, #1
   248f0:	strb	r3, [r7, r4]
   248f4:	pop	{r4, r5, r6, r7, r8, pc}
   248f8:	mov	r0, #0
   248fc:	pop	{r4, r5, r6, r7, r8, pc}
   24900:	push	{lr}		; (str lr, [sp, #-4]!)
   24904:	mov	ip, r1
   24908:	ldr	lr, [r0, #24]
   2490c:	ldr	r3, [r0, #32]
   24910:	ldr	lr, [lr, #96]	; 0x60
   24914:	sub	r1, r3, #1
   24918:	cmp	r1, lr
   2491c:	ble	24940 <fputs@plt+0x13878>
   24920:	ldr	r2, [r0, #4]
   24924:	mov	lr, #20
   24928:	mla	r3, lr, r3, r2
   2492c:	ldrb	r3, [r3, #-20]	; 0xffffffec
   24930:	cmp	r3, ip
   24934:	bne	24940 <fputs@plt+0x13878>
   24938:	pop	{lr}		; (ldr lr, [sp], #4)
   2493c:	b	248ac <fputs@plt+0x137e4>
   24940:	mov	r0, #0
   24944:	pop	{pc}		; (ldr pc, [sp], #4)
   24948:	push	{r4, lr}
   2494c:	ldr	lr, [r0]
   24950:	ldrb	r4, [lr, #69]	; 0x45
   24954:	cmp	r4, #0
   24958:	beq	24974 <fputs@plt+0x138ac>
   2495c:	cmn	r3, #10
   24960:	popeq	{r4, pc}
   24964:	mov	r0, lr
   24968:	mov	r1, r3
   2496c:	pop	{r4, lr}
   24970:	b	24610 <fputs@plt+0x13548>
   24974:	cmp	r1, #0
   24978:	mov	ip, r2
   2497c:	ldrlt	r2, [r0, #32]
   24980:	mov	lr, #20
   24984:	sublt	r1, r2, #1
   24988:	ldr	r2, [r0, #4]
   2498c:	cmp	r3, #0
   24990:	mla	r1, lr, r1, r2
   24994:	bge	249a4 <fputs@plt+0x138dc>
   24998:	ldrsb	r2, [r1, #1]
   2499c:	cmp	r2, #0
   249a0:	beq	249b0 <fputs@plt+0x138e8>
   249a4:	mov	r2, ip
   249a8:	pop	{r4, lr}
   249ac:	b	249e8 <fputs@plt+0x13920>
   249b0:	cmn	r3, #14
   249b4:	bne	249c4 <fputs@plt+0x138fc>
   249b8:	str	ip, [r1, #16]
   249bc:	strb	r3, [r1, #1]
   249c0:	pop	{r4, pc}
   249c4:	cmp	ip, #0
   249c8:	popeq	{r4, pc}
   249cc:	cmn	r3, #10
   249d0:	str	ip, [r1, #16]
   249d4:	strb	r3, [r1, #1]
   249d8:	ldreq	r3, [ip, #12]
   249dc:	addeq	r3, r3, #1
   249e0:	streq	r3, [ip, #12]
   249e4:	pop	{r4, pc}
   249e8:	push	{r4, r5, r6, r7, r8, lr}
   249ec:	mov	r4, r1
   249f0:	ldrsb	r1, [r1, #1]
   249f4:	mov	r5, r0
   249f8:	mov	r7, r2
   249fc:	cmp	r1, #0
   24a00:	mov	r6, r3
   24a04:	beq	24a20 <fputs@plt+0x13958>
   24a08:	ldr	r2, [r4, #16]
   24a0c:	ldr	r0, [r0]
   24a10:	bl	24610 <fputs@plt+0x13548>
   24a14:	mov	r3, #0
   24a18:	strb	r3, [r4, #1]
   24a1c:	str	r3, [r4, #16]
   24a20:	cmp	r6, #0
   24a24:	bge	24a50 <fputs@plt+0x13988>
   24a28:	ldr	r1, [r5, #4]
   24a2c:	mov	r3, r6
   24a30:	sub	r4, r4, r1
   24a34:	ldr	r1, [pc, #72]	; 24a84 <fputs@plt+0x139bc>
   24a38:	asr	r4, r4, #2
   24a3c:	mov	r2, r7
   24a40:	mul	r1, r1, r4
   24a44:	mov	r0, r5
   24a48:	pop	{r4, r5, r6, r7, r8, lr}
   24a4c:	b	24948 <fputs@plt+0x13880>
   24a50:	bne	24a60 <fputs@plt+0x13998>
   24a54:	mov	r0, r7
   24a58:	bl	1839c <fputs@plt+0x72d4>
   24a5c:	mov	r6, r0
   24a60:	asr	r3, r6, #31
   24a64:	mov	r2, r6
   24a68:	mov	r1, r7
   24a6c:	ldr	r0, [r5]
   24a70:	bl	1edc4 <fputs@plt+0xdcfc>
   24a74:	mvn	r3, #0
   24a78:	strb	r3, [r4, #1]
   24a7c:	str	r0, [r4, #16]
   24a80:	pop	{r4, r5, r6, r7, r8, pc}
   24a84:	stclgt	12, cr12, [ip], {205}	; 0xcd
   24a88:	cmp	r0, #2
   24a8c:	ldrls	r3, [pc, #12]	; 24aa0 <fputs@plt+0x139d8>
   24a90:	addls	r0, r3, r0, lsl #2
   24a94:	ldrls	r0, [r0, #3008]	; 0xbc0
   24a98:	movhi	r0, #0
   24a9c:	bx	lr
   24aa0:			; <UNDEFINED> instruction: 0x00072ab8
   24aa4:	push	{r4, lr}
   24aa8:	bl	13df4 <fputs@plt+0x2d2c>
   24aac:	mov	r0, #0
   24ab0:	pop	{r4, pc}
   24ab4:	mov	r0, #0
   24ab8:	bx	lr
   24abc:	mov	r0, #0
   24ac0:	bx	lr
   24ac4:	cmp	r0, #0
   24ac8:	beq	24ae4 <fputs@plt+0x13a1c>
   24acc:	ldr	r3, [pc, #28]	; 24af0 <fputs@plt+0x13a28>
   24ad0:	push	{r4, lr}
   24ad4:	ldr	r3, [r3, #52]	; 0x34
   24ad8:	blx	r3
   24adc:	asr	r1, r0, #31
   24ae0:	pop	{r4, pc}
   24ae4:	mov	r0, #0
   24ae8:	mov	r1, #0
   24aec:	bx	lr
   24af0:	andeq	fp, r8, r0, lsr #2
   24af4:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24af8:	mov	r6, r0
   24afc:	mov	r7, r2
   24b00:	mov	r5, r3
   24b04:	ldr	ip, [sp, #48]	; 0x30
   24b08:	cmp	r1, #10
   24b0c:	ldrls	pc, [pc, r1, lsl #2]
   24b10:	b	24e24 <fputs@plt+0x13d5c>
   24b14:	andeq	r4, r2, r8, ror #22
   24b18:			; <UNDEFINED> instruction: 0x00024bb0
   24b1c:	andeq	r4, r2, r4, asr #24
   24b20:	andeq	r4, r2, r4, ror #26
   24b24:	muleq	r2, r0, fp
   24b28:	muleq	r2, r0, fp
   24b2c:	muleq	r2, r0, fp
   24b30:	andeq	r4, r2, r0, asr #22
   24b34:	andeq	r4, r2, r0, asr #22
   24b38:	andeq	r4, r2, r0, asr #22
   24b3c:	andeq	r4, r2, ip, ror #27
   24b40:	mov	r3, #0
   24b44:	ldr	lr, [r0, #20]
   24b48:	mov	r2, r3
   24b4c:	lsl	r1, r1, #2
   24b50:	mov	r4, r3
   24b54:	cmp	r2, lr
   24b58:	blt	24db4 <fputs@plt+0x13cec>
   24b5c:	mov	r1, #0
   24b60:	str	r1, [r5]
   24b64:	b	24c7c <fputs@plt+0x13bb4>
   24b68:	ldr	r3, [r0, #264]	; 0x108
   24b6c:	cmp	ip, #0
   24b70:	str	r3, [r2]
   24b74:	ldr	r3, [r0, #268]	; 0x10c
   24b78:	str	r3, [r5]
   24b7c:	ldrne	r3, [r0, #264]	; 0x108
   24b80:	strne	r3, [r0, #268]	; 0x10c
   24b84:	bne	24bd8 <fputs@plt+0x13b10>
   24b88:	mov	r1, #0
   24b8c:	b	24bd8 <fputs@plt+0x13b10>
   24b90:	add	r1, r0, r1, lsl #2
   24b94:	mov	r3, #0
   24b98:	str	r3, [r2]
   24b9c:	ldr	r2, [r1, #256]	; 0x100
   24ba0:	cmp	ip, r3
   24ba4:	str	r2, [r5]
   24ba8:	strne	r3, [r1, #256]	; 0x100
   24bac:	b	24b88 <fputs@plt+0x13ac0>
   24bb0:	bl	15ba4 <fputs@plt+0x4adc>
   24bb4:	mov	r8, #0
   24bb8:	ldr	sl, [pc, #620]	; 24e2c <fputs@plt+0x13d64>
   24bbc:	mov	r9, r8
   24bc0:	ldr	r3, [r6, #20]
   24bc4:	cmp	r8, r3
   24bc8:	blt	24be4 <fputs@plt+0x13b1c>
   24bcc:	mov	r1, #0
   24bd0:	str	r9, [r7]
   24bd4:	str	r1, [r5]
   24bd8:	mov	r0, r1
   24bdc:	add	sp, sp, #12
   24be0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24be4:	ldr	r3, [r6, #16]
   24be8:	add	r3, r3, r8, lsl #4
   24bec:	ldr	r3, [r3, #4]
   24bf0:	cmp	r3, #0
   24bf4:	beq	24c3c <fputs@plt+0x13b74>
   24bf8:	ldr	r3, [r3, #4]
   24bfc:	ldr	fp, [r3]
   24c00:	ldr	r3, [fp, #212]	; 0xd4
   24c04:	ldrh	r4, [fp, #148]	; 0x94
   24c08:	ldr	r0, [fp, #160]	; 0xa0
   24c0c:	add	r4, r4, r0
   24c10:	ldr	r0, [r3, #44]	; 0x2c
   24c14:	ldr	r3, [sl, #132]	; 0x84
   24c18:	blx	r3
   24c1c:	add	r4, r4, #60	; 0x3c
   24c20:	mul	r4, r0, r4
   24c24:	mov	r0, fp
   24c28:	bl	13e98 <fputs@plt+0x2dd0>
   24c2c:	add	r0, r4, r0
   24c30:	ldr	r4, [fp, #160]	; 0xa0
   24c34:	add	r0, r0, r4
   24c38:	add	r9, r9, r0
   24c3c:	add	r8, r8, #1
   24c40:	b	24bc0 <fputs@plt+0x13af8>
   24c44:	add	r4, sp, #8
   24c48:	mov	r8, #0
   24c4c:	str	r8, [r4, #-4]!
   24c50:	bl	15ba4 <fputs@plt+0x4adc>
   24c54:	ldr	r9, [pc, #464]	; 24e2c <fputs@plt+0x13d64>
   24c58:	mov	sl, #16
   24c5c:	str	r4, [r0, #456]	; 0x1c8
   24c60:	ldr	r3, [r6, #20]
   24c64:	cmp	r8, r3
   24c68:	blt	24c84 <fputs@plt+0x13bbc>
   24c6c:	ldr	r3, [sp, #4]
   24c70:	mov	r1, #0
   24c74:	str	r1, [r6, #456]	; 0x1c8
   24c78:	str	r1, [r5]
   24c7c:	str	r3, [r7]
   24c80:	b	24bd8 <fputs@plt+0x13b10>
   24c84:	ldr	r3, [r6, #16]
   24c88:	add	r3, r3, r8, lsl #4
   24c8c:	ldr	r4, [r3, #12]
   24c90:	cmp	r4, #0
   24c94:	bne	24ca0 <fputs@plt+0x13bd8>
   24c98:	add	r8, r8, #1
   24c9c:	b	24c60 <fputs@plt+0x13b98>
   24ca0:	ldr	r3, [r9, #56]	; 0x38
   24ca4:	mov	r0, sl
   24ca8:	blx	r3
   24cac:	ldr	r2, [r4, #44]	; 0x2c
   24cb0:	ldr	r3, [r4, #12]
   24cb4:	add	r3, r3, r2
   24cb8:	ldr	r2, [r4, #28]
   24cbc:	add	r3, r3, r2
   24cc0:	ldr	r2, [r4, #60]	; 0x3c
   24cc4:	add	r3, r3, r2
   24cc8:	ldr	r2, [sp, #4]
   24ccc:	mla	r0, r0, r3, r2
   24cd0:	str	r0, [sp, #4]
   24cd4:	ldr	r0, [r4, #20]
   24cd8:	bl	24ac4 <fputs@plt+0x139fc>
   24cdc:	ldr	r3, [sp, #4]
   24ce0:	add	r0, r3, r0
   24ce4:	str	r0, [sp, #4]
   24ce8:	ldr	r0, [r4, #52]	; 0x34
   24cec:	bl	24ac4 <fputs@plt+0x139fc>
   24cf0:	ldr	r3, [sp, #4]
   24cf4:	add	r0, r3, r0
   24cf8:	str	r0, [sp, #4]
   24cfc:	ldr	r0, [r4, #36]	; 0x24
   24d00:	bl	24ac4 <fputs@plt+0x139fc>
   24d04:	ldr	r3, [sp, #4]
   24d08:	add	r0, r3, r0
   24d0c:	str	r0, [sp, #4]
   24d10:	ldr	r0, [r4, #68]	; 0x44
   24d14:	bl	24ac4 <fputs@plt+0x139fc>
   24d18:	ldr	r3, [sp, #4]
   24d1c:	ldr	fp, [r4, #48]	; 0x30
   24d20:	add	r0, r3, r0
   24d24:	str	r0, [sp, #4]
   24d28:	cmp	fp, #0
   24d2c:	bne	24d50 <fputs@plt+0x13c88>
   24d30:	ldr	r4, [r4, #16]
   24d34:	cmp	r4, #0
   24d38:	beq	24c98 <fputs@plt+0x13bd0>
   24d3c:	ldr	r1, [r4, #8]
   24d40:	mov	r0, r6
   24d44:	bl	1e140 <fputs@plt+0xd078>
   24d48:	ldr	r4, [r4]
   24d4c:	b	24d34 <fputs@plt+0x13c6c>
   24d50:	ldr	r1, [fp, #8]
   24d54:	mov	r0, r6
   24d58:	bl	1e880 <fputs@plt+0xd7b8>
   24d5c:	ldr	fp, [fp]
   24d60:	b	24d28 <fputs@plt+0x13c60>
   24d64:	ldr	r4, [r0, #4]
   24d68:	add	r3, sp, #8
   24d6c:	mov	r2, #0
   24d70:	str	r2, [r3, #-4]!
   24d74:	str	r3, [r0, #456]	; 0x1c8
   24d78:	cmp	r4, #0
   24d7c:	bne	24d94 <fputs@plt+0x13ccc>
   24d80:	ldr	r3, [sp, #4]
   24d84:	str	r4, [r6, #456]	; 0x1c8
   24d88:	str	r4, [r5]
   24d8c:	str	r3, [r7]
   24d90:	b	24b88 <fputs@plt+0x13ac0>
   24d94:	mov	r1, r4
   24d98:	mov	r0, r6
   24d9c:	bl	2478c <fputs@plt+0x136c4>
   24da0:	mov	r1, r4
   24da4:	mov	r0, r6
   24da8:	bl	1d524 <fputs@plt+0xc45c>
   24dac:	ldr	r4, [r4, #52]	; 0x34
   24db0:	b	24d78 <fputs@plt+0x13cb0>
   24db4:	ldr	r0, [r6, #16]
   24db8:	add	r0, r0, r2, lsl #4
   24dbc:	ldr	r0, [r0, #4]
   24dc0:	cmp	r0, #0
   24dc4:	beq	24de4 <fputs@plt+0x13d1c>
   24dc8:	ldr	r0, [r0, #4]
   24dcc:	cmp	ip, #0
   24dd0:	ldr	r0, [r0]
   24dd4:	add	r0, r0, r1
   24dd8:	ldr	r8, [r0, #164]	; 0xa4
   24ddc:	strne	r4, [r0, #164]	; 0xa4
   24de0:	add	r3, r3, r8
   24de4:	add	r2, r2, #1
   24de8:	b	24b54 <fputs@plt+0x13a8c>
   24dec:	add	r1, r0, #448	; 0x1c0
   24df0:	mov	r3, #0
   24df4:	str	r3, [r5]
   24df8:	ldrd	r2, [r1]
   24dfc:	cmp	r2, #1
   24e00:	sbcs	r3, r3, #0
   24e04:	movge	r3, #1
   24e08:	bge	24d8c <fputs@plt+0x13cc4>
   24e0c:	ldrd	r2, [r1, #-8]
   24e10:	cmp	r2, #1
   24e14:	sbcs	r3, r3, #0
   24e18:	movge	r3, #1
   24e1c:	movlt	r3, #0
   24e20:	b	24d8c <fputs@plt+0x13cc4>
   24e24:	mov	r1, #1
   24e28:	b	24bd8 <fputs@plt+0x13b10>
   24e2c:	andeq	fp, r8, r0, lsr #2
   24e30:	cmp	r0, #0
   24e34:	bne	24e44 <fputs@plt+0x13d7c>
   24e38:	adds	r0, r1, #0
   24e3c:	mvnne	r0, #0
   24e40:	bx	lr
   24e44:	cmp	r1, #0
   24e48:	beq	24e50 <fputs@plt+0x13d88>
   24e4c:	b	1407c <fputs@plt+0x2fb4>
   24e50:	mov	r0, #1
   24e54:	bx	lr
   24e58:	subs	r3, r0, #0
   24e5c:	bne	24e6c <fputs@plt+0x13da4>
   24e60:	adds	r0, r1, #0
   24e64:	mvnne	r0, #0
   24e68:	bx	lr
   24e6c:	cmp	r1, #0
   24e70:	beq	24efc <fputs@plt+0x13e34>
   24e74:	push	{r4, r5, r6, lr}
   24e78:	mov	r0, r1
   24e7c:	ldr	r4, [pc, #128]	; 24f04 <fputs@plt+0x13e3c>
   24e80:	sub	r2, r2, #1
   24e84:	add	r1, r2, #1
   24e88:	cmp	r1, #0
   24e8c:	mov	lr, r0
   24e90:	mov	r5, r3
   24e94:	bgt	24ea8 <fputs@plt+0x13de0>
   24e98:	cmp	r2, #0
   24e9c:	bge	24ed8 <fputs@plt+0x13e10>
   24ea0:	mov	r0, #0
   24ea4:	pop	{r4, r5, r6, pc}
   24ea8:	ldrb	r1, [r3], #1
   24eac:	cmp	r1, #0
   24eb0:	beq	24e98 <fputs@plt+0x13dd0>
   24eb4:	ldrb	ip, [lr]
   24eb8:	add	r1, r4, r1
   24ebc:	add	r0, r0, #1
   24ec0:	add	ip, r4, ip
   24ec4:	ldrb	r6, [r1, #64]	; 0x40
   24ec8:	ldrb	r1, [ip, #64]	; 0x40
   24ecc:	cmp	r6, r1
   24ed0:	beq	24e80 <fputs@plt+0x13db8>
   24ed4:	b	24e98 <fputs@plt+0x13dd0>
   24ed8:	ldrb	r2, [r5]
   24edc:	ldr	r3, [pc, #32]	; 24f04 <fputs@plt+0x13e3c>
   24ee0:	add	r2, r3, r2
   24ee4:	ldrb	r0, [r2, #64]	; 0x40
   24ee8:	ldrb	r2, [lr]
   24eec:	add	r3, r3, r2
   24ef0:	ldrb	r1, [r3, #64]	; 0x40
   24ef4:	sub	r0, r0, r1
   24ef8:	pop	{r4, r5, r6, pc}
   24efc:	mov	r0, #1
   24f00:	bx	lr
   24f04:			; <UNDEFINED> instruction: 0x00072ab8
   24f08:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   24f0c:	mov	r2, #7
   24f10:	ldr	r1, [pc, #112]	; 24f88 <fputs@plt+0x13ec0>
   24f14:	mov	r5, r0
   24f18:	bl	24e58 <fputs@plt+0x13d90>
   24f1c:	ldr	r7, [pc, #104]	; 24f8c <fputs@plt+0x13ec4>
   24f20:	mov	r4, #0
   24f24:	add	r9, r7, #3008	; 0xbc0
   24f28:	cmp	r0, #0
   24f2c:	addeq	r5, r5, #7
   24f30:	mov	r0, r5
   24f34:	bl	1839c <fputs@plt+0x72d4>
   24f38:	mov	r6, r0
   24f3c:	ldr	r8, [r9, r4, lsl #2]
   24f40:	mov	r2, r6
   24f44:	mov	r1, r8
   24f48:	mov	r0, r5
   24f4c:	bl	24e58 <fputs@plt+0x13d90>
   24f50:	cmp	r0, #0
   24f54:	bne	24f6c <fputs@plt+0x13ea4>
   24f58:	ldrb	r3, [r8, r6]
   24f5c:	add	r3, r7, r3
   24f60:	ldrb	r3, [r3, #320]	; 0x140
   24f64:	tst	r3, #70	; 0x46
   24f68:	beq	24f80 <fputs@plt+0x13eb8>
   24f6c:	add	r4, r4, #1
   24f70:	cmp	r4, #3
   24f74:	bne	24f3c <fputs@plt+0x13e74>
   24f78:	mov	r0, #0
   24f7c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   24f80:	mov	r0, #1
   24f84:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   24f88:	andeq	r6, r7, r4, lsl r3
   24f8c:			; <UNDEFINED> instruction: 0x00072ab8
   24f90:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   24f94:	mov	r4, r0
   24f98:	mov	r6, r1
   24f9c:	mov	r7, r2
   24fa0:	mov	r9, r3
   24fa4:	mov	r5, #0
   24fa8:	ldrb	r2, [r4, r5]
   24fac:	cmp	r2, #0
   24fb0:	cmpne	r2, #46	; 0x2e
   24fb4:	movne	r8, #1
   24fb8:	moveq	r8, #0
   24fbc:	bne	25060 <fputs@plt+0x13f98>
   24fc0:	cmp	r9, #0
   24fc4:	beq	24fec <fputs@plt+0x13f24>
   24fc8:	mov	r2, r5
   24fcc:	mov	r1, r9
   24fd0:	mov	r0, r4
   24fd4:	bl	24e58 <fputs@plt+0x13d90>
   24fd8:	cmp	r0, #0
   24fdc:	bne	25070 <fputs@plt+0x13fa8>
   24fe0:	ldrb	r3, [r9, r5]
   24fe4:	cmp	r3, #0
   24fe8:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   24fec:	add	r5, r5, #1
   24ff0:	add	r4, r4, r5
   24ff4:	mov	r5, #0
   24ff8:	ldrb	r3, [r4, r5]
   24ffc:	cmp	r3, #0
   25000:	cmpne	r3, #46	; 0x2e
   25004:	movne	r8, #1
   25008:	moveq	r8, #0
   2500c:	bne	25068 <fputs@plt+0x13fa0>
   25010:	cmp	r7, #0
   25014:	beq	2503c <fputs@plt+0x13f74>
   25018:	mov	r2, r5
   2501c:	mov	r1, r7
   25020:	mov	r0, r4
   25024:	bl	24e58 <fputs@plt+0x13d90>
   25028:	cmp	r0, #0
   2502c:	bne	25070 <fputs@plt+0x13fa8>
   25030:	ldrb	r3, [r7, r5]
   25034:	cmp	r3, #0
   25038:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   2503c:	add	r0, r5, #1
   25040:	cmp	r6, #0
   25044:	add	r0, r4, r0
   25048:	beq	25078 <fputs@plt+0x13fb0>
   2504c:	mov	r1, r6
   25050:	bl	1407c <fputs@plt+0x2fb4>
   25054:	clz	r0, r0
   25058:	lsr	r0, r0, #5
   2505c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   25060:	add	r5, r5, #1
   25064:	b	24fa8 <fputs@plt+0x13ee0>
   25068:	add	r5, r5, #1
   2506c:	b	24ff8 <fputs@plt+0x13f30>
   25070:	mov	r0, r8
   25074:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   25078:	mov	r0, #1
   2507c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   25080:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25084:	ldrb	r3, [r0]
   25088:	ldr	r5, [pc, #168]	; 25138 <fputs@plt+0x14070>
   2508c:	add	r3, r5, r3
   25090:	ldrb	r3, [r3, #320]	; 0x140
   25094:	ands	r4, r3, #4
   25098:	beq	250b0 <fputs@plt+0x13fe8>
   2509c:	bl	14cd0 <fputs@plt+0x3c08>
   250a0:	uxtb	r7, r0
   250a4:	mov	r0, r7
   250a8:	add	sp, sp, #12
   250ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   250b0:	mov	r9, r0
   250b4:	mov	sl, r1
   250b8:	mov	r7, r2
   250bc:	bl	1839c <fputs@plt+0x72d4>
   250c0:	add	r6, r5, #3024	; 0xbd0
   250c4:	add	fp, r6, #4
   250c8:	add	r6, r6, #29
   250cc:	add	r3, r6, #8
   250d0:	mov	r8, r0
   250d4:	ldr	r2, [pc, #96]	; 2513c <fputs@plt+0x14074>
   250d8:	ldrb	r2, [r4, r2]
   250dc:	cmp	r8, r2
   250e0:	bne	25128 <fputs@plt+0x14060>
   250e4:	ldrb	r0, [r4, r6]
   250e8:	mov	r2, r8
   250ec:	mov	r1, r9
   250f0:	add	r0, fp, r0
   250f4:	str	r3, [sp, #4]
   250f8:	bl	24e58 <fputs@plt+0x13d90>
   250fc:	ldr	r3, [sp, #4]
   25100:	cmp	r0, #0
   25104:	bne	25128 <fputs@plt+0x14060>
   25108:	cmp	sl, #0
   2510c:	bne	2511c <fputs@plt+0x14054>
   25110:	add	r4, r5, r4
   25114:	ldrb	r7, [r4, #3061]	; 0xbf5
   25118:	b	250a4 <fputs@plt+0x13fdc>
   2511c:	ldrb	r2, [r4, r3]
   25120:	cmp	r2, #1
   25124:	bls	25110 <fputs@plt+0x14048>
   25128:	add	r4, r4, #1
   2512c:	cmp	r4, #8
   25130:	bne	250d4 <fputs@plt+0x1400c>
   25134:	b	250a4 <fputs@plt+0x13fdc>
   25138:			; <UNDEFINED> instruction: 0x00072ab8
   2513c:	andeq	r3, r7, r4, lsl #13
   25140:	mov	r2, r1
   25144:	push	{r4, lr}
   25148:	mov	r1, #1
   2514c:	bl	25080 <fputs@plt+0x13fb8>
   25150:	adds	r0, r0, #0
   25154:	movne	r0, #1
   25158:	pop	{r4, pc}
   2515c:	cmp	r3, r1
   25160:	push	{r4, r5, r6, lr}
   25164:	mov	r0, r2
   25168:	mov	r5, r1
   2516c:	movge	r2, r1
   25170:	movlt	r2, r3
   25174:	ldr	r1, [sp, #16]
   25178:	mov	r4, r3
   2517c:	bl	24e58 <fputs@plt+0x13d90>
   25180:	cmp	r0, #0
   25184:	subeq	r0, r5, r4
   25188:	pop	{r4, r5, r6, pc}
   2518c:	mov	r0, #0
   25190:	bx	lr
   25194:	ldr	r3, [pc, #8]	; 251a4 <fputs@plt+0x140dc>
   25198:	str	r0, [r3, #220]	; 0xdc
   2519c:	mov	r0, #0
   251a0:	bx	lr
   251a4:	andeq	fp, r8, r0, lsr #2
   251a8:	ldr	r0, [r0, #32]
   251ac:	bx	lr
   251b0:	ldr	r0, [r0, #36]	; 0x24
   251b4:	bx	lr
   251b8:	cmp	r0, #0
   251bc:	ldrne	r0, [r0, #168]	; 0xa8
   251c0:	bx	lr
   251c4:	cmp	r0, #0
   251c8:	moveq	r0, #1
   251cc:	ldrbne	r0, [r0, #87]	; 0x57
   251d0:	and	r0, r0, #1
   251d4:	bx	lr
   251d8:	push	{r4, r5, r6, r7, r8, lr}
   251dc:	mov	r4, r0
   251e0:	mov	r5, #0
   251e4:	mov	r7, #40	; 0x28
   251e8:	mov	r8, #1
   251ec:	ldrsh	r3, [r4, #68]	; 0x44
   251f0:	cmp	r5, r3
   251f4:	blt	25220 <fputs@plt+0x14158>
   251f8:	ldrsb	r3, [r4, #89]	; 0x59
   251fc:	cmp	r3, #0
   25200:	bge	25218 <fputs@plt+0x14150>
   25204:	ldr	r3, [r4, #188]	; 0xbc
   25208:	cmp	r3, #0
   2520c:	ldrbne	r3, [r4, #87]	; 0x57
   25210:	orrne	r3, r3, #1
   25214:	strbne	r3, [r4, #87]	; 0x57
   25218:	mov	r0, #0
   2521c:	pop	{r4, r5, r6, r7, r8, pc}
   25220:	mul	r6, r7, r5
   25224:	ldr	r0, [r4, #60]	; 0x3c
   25228:	add	r5, r5, #1
   2522c:	add	r0, r0, r6
   25230:	bl	23bac <fputs@plt+0x12ae4>
   25234:	ldr	r3, [r4, #60]	; 0x3c
   25238:	add	r3, r3, r6
   2523c:	strh	r8, [r3, #8]
   25240:	b	251ec <fputs@plt+0x14124>
   25244:	b	1b0bc <fputs@plt+0x9ff4>
   25248:	push	{r4, lr}
   2524c:	bl	1afb8 <fputs@plt+0x9ef0>
   25250:	pop	{r4, pc}
   25254:	b	1afb8 <fputs@plt+0x9ef0>
   25258:	ldrsh	r3, [r0, #8]
   2525c:	cmp	r3, #0
   25260:	ldrblt	r0, [r0, #11]
   25264:	movge	r0, #0
   25268:	bx	lr
   2526c:	ldrh	r3, [r0, #8]
   25270:	and	r2, r3, #31
   25274:	ldr	r3, [pc, #8]	; 25284 <fputs@plt+0x141bc>
   25278:	add	r3, r3, r2
   2527c:	ldrb	r0, [r3, #3069]	; 0xbfd
   25280:	bx	lr
   25284:			; <UNDEFINED> instruction: 0x00072ab8
   25288:	b	23cfc <fputs@plt+0x12c34>
   2528c:	push	{r4, lr}
   25290:	vpush	{d8}
   25294:	vmov.f64	d8, d0
   25298:	ldr	r4, [r0]
   2529c:	mov	r0, r4
   252a0:	bl	23e28 <fputs@plt+0x12d60>
   252a4:	vmov.f64	d0, d8
   252a8:	bl	13fb8 <fputs@plt+0x2ef0>
   252ac:	cmp	r0, #0
   252b0:	moveq	r3, #8
   252b4:	vstreq	d8, [r4]
   252b8:	strheq	r3, [r4, #8]
   252bc:	vpop	{d8}
   252c0:	pop	{r4, pc}
   252c4:	mov	r2, r1
   252c8:	asr	r3, r1, #31
   252cc:	ldr	r0, [r0]
   252d0:	b	23f90 <fputs@plt+0x12ec8>
   252d4:	ldr	r3, [r0]
   252d8:	ldr	r3, [r3, #32]
   252dc:	ldr	r1, [r3, #84]	; 0x54
   252e0:	b	252c4 <fputs@plt+0x141fc>
   252e4:	ldr	r3, [r0]
   252e8:	ldr	r3, [r3, #32]
   252ec:	ldr	r1, [r3, #88]	; 0x58
   252f0:	b	252c4 <fputs@plt+0x141fc>
   252f4:	ldr	r0, [r0]
   252f8:	b	23f90 <fputs@plt+0x12ec8>
   252fc:	ldr	r3, [r0]
   25300:	ldr	r3, [r3, #32]
   25304:	ldrd	r2, [r3, #32]
   25308:	b	252f4 <fputs@plt+0x1422c>
   2530c:	ldr	r0, [r0]
   25310:	b	23e28 <fputs@plt+0x12d60>
   25314:	ldr	r2, [r0]
   25318:	ldrh	r3, [r2, #8]
   2531c:	strb	r1, [r2, #11]
   25320:	mvn	r3, r3, lsl #17
   25324:	mvn	r3, r3, lsr #17
   25328:	strh	r3, [r2, #8]
   2532c:	bx	lr
   25330:	push	{r4, r5, r6, lr}
   25334:	mov	r5, r1
   25338:	ldr	r4, [r0]
   2533c:	bic	r5, r5, r5, asr #31
   25340:	mov	r0, r4
   25344:	bl	23bac <fputs@plt+0x12ae4>
   25348:	ldr	r3, [pc, #28]	; 2536c <fputs@plt+0x142a4>
   2534c:	mov	r2, #1
   25350:	strh	r3, [r4, #8]
   25354:	mov	r3, #0
   25358:	str	r3, [r4, #12]
   2535c:	str	r5, [r4]
   25360:	strb	r2, [r4, #10]
   25364:	str	r3, [r4, #16]
   25368:	pop	{r4, r5, r6, pc}
   2536c:	andeq	r4, r0, r0, lsl r0
   25370:	push	{r4, r6, r7, lr}
   25374:	ldr	r4, [r0]
   25378:	ldr	r1, [r4, #32]
   2537c:	ldr	r0, [r1, #92]	; 0x5c
   25380:	asr	r1, r0, #31
   25384:	cmp	r1, r3
   25388:	cmpeq	r0, r2
   2538c:	bcc	253c8 <fputs@plt+0x14300>
   25390:	mov	r6, r2
   25394:	mov	r0, r4
   25398:	mov	r7, r3
   2539c:	bl	23bac <fputs@plt+0x12ae4>
   253a0:	ldr	r3, [pc, #40]	; 253d0 <fputs@plt+0x14308>
   253a4:	bic	r2, r6, r6, asr #31
   253a8:	mov	r0, #0
   253ac:	strh	r3, [r4, #8]
   253b0:	mov	r3, #1
   253b4:	str	r0, [r4, #12]
   253b8:	str	r2, [r4]
   253bc:	strb	r3, [r4, #10]
   253c0:	str	r0, [r4, #16]
   253c4:	pop	{r4, r6, r7, pc}
   253c8:	mov	r0, #18
   253cc:	pop	{r4, r6, r7, pc}
   253d0:	andeq	r4, r0, r0, lsl r0
   253d4:	push	{r4, lr}
   253d8:	mov	r4, r0
   253dc:	ldr	r0, [r0]
   253e0:	bl	23e28 <fputs@plt+0x12d60>
   253e4:	mov	r3, #7
   253e8:	str	r3, [r4, #20]
   253ec:	mov	r3, #1
   253f0:	strb	r3, [r4, #25]
   253f4:	ldr	r3, [r4]
   253f8:	pop	{r4, lr}
   253fc:	ldr	r0, [r3, #32]
   25400:	b	1a2d0 <fputs@plt+0x9208>
   25404:	ldr	r3, [r0, #4]
   25408:	ldr	r0, [r3, #4]
   2540c:	bx	lr
   25410:	ldr	r3, [r0]
   25414:	ldr	r0, [r3, #32]
   25418:	bx	lr
   2541c:	ldr	r3, [r0, #12]
   25420:	ldr	r3, [r3, #204]	; 0xcc
   25424:	cmp	r3, #0
   25428:	bne	25434 <fputs@plt+0x1436c>
   2542c:	mov	r0, r3
   25430:	bx	lr
   25434:	ldr	ip, [r3]
   25438:	ldr	r2, [r0, #16]
   2543c:	cmp	ip, r2
   25440:	bne	25450 <fputs@plt+0x14388>
   25444:	ldr	r2, [r3, #4]
   25448:	cmp	r2, r1
   2544c:	beq	25458 <fputs@plt+0x14390>
   25450:	ldr	r3, [r3, #16]
   25454:	b	25424 <fputs@plt+0x1435c>
   25458:	ldr	r0, [r3, #8]
   2545c:	bx	lr
   25460:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   25464:	subs	r9, r1, #0
   25468:	movge	r5, r0
   2546c:	mov	r8, r2
   25470:	ldrge	r6, [r5, #12]
   25474:	mov	r7, r3
   25478:	ldrge	r4, [r6, #204]	; 0xcc
   2547c:	bge	254b8 <fputs@plt+0x143f0>
   25480:	cmp	r7, #0
   25484:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   25488:	mov	r0, r8
   2548c:	mov	r3, r7
   25490:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   25494:	bx	r3
   25498:	ldr	r2, [r4]
   2549c:	ldr	r3, [r5, #16]
   254a0:	cmp	r2, r3
   254a4:	bne	254b4 <fputs@plt+0x143ec>
   254a8:	ldr	r3, [r4, #4]
   254ac:	cmp	r9, r3
   254b0:	beq	2550c <fputs@plt+0x14444>
   254b4:	ldr	r4, [r4, #16]
   254b8:	cmp	r4, #0
   254bc:	bne	25498 <fputs@plt+0x143d0>
   254c0:	mov	r2, #20
   254c4:	mov	r3, #0
   254c8:	ldr	r0, [r6]
   254cc:	bl	1f9d8 <fputs@plt+0xe910>
   254d0:	subs	r4, r0, #0
   254d4:	beq	25480 <fputs@plt+0x143b8>
   254d8:	ldr	r3, [r5, #16]
   254dc:	stm	r4, {r3, r9}
   254e0:	ldr	r3, [r6, #204]	; 0xcc
   254e4:	str	r3, [r4, #16]
   254e8:	str	r4, [r6, #204]	; 0xcc
   254ec:	ldrb	r3, [r5, #25]
   254f0:	cmp	r3, #0
   254f4:	streq	r3, [r5, #20]
   254f8:	moveq	r3, #1
   254fc:	strbeq	r3, [r5, #25]
   25500:	str	r8, [r4, #8]
   25504:	str	r7, [r4, #12]
   25508:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2550c:	ldr	r3, [r4, #12]
   25510:	cmp	r3, #0
   25514:	beq	25500 <fputs@plt+0x14438>
   25518:	ldr	r0, [r4, #8]
   2551c:	blx	r3
   25520:	b	25500 <fputs@plt+0x14438>
   25524:	ldr	r3, [r0, #8]
   25528:	ldr	r0, [r3, #12]
   2552c:	bx	lr
   25530:	cmp	r0, #0
   25534:	ldrhne	r0, [r0, #84]	; 0x54
   25538:	bx	lr
   2553c:	subs	r3, r0, #0
   25540:	beq	25554 <fputs@plt+0x1448c>
   25544:	ldr	r0, [r3, #20]
   25548:	cmp	r0, #0
   2554c:	ldrhne	r0, [r3, #84]	; 0x54
   25550:	bx	lr
   25554:	mov	r0, r3
   25558:	bx	lr
   2555c:	push	{r4, lr}
   25560:	vpush	{d8}
   25564:	mov	r4, r0
   25568:	bl	23f08 <fputs@plt+0x12e40>
   2556c:	bl	1b0bc <fputs@plt+0x9ff4>
   25570:	mov	r0, r4
   25574:	vmov.f64	d8, d0
   25578:	bl	23ee8 <fputs@plt+0x12e20>
   2557c:	vmov.f64	d0, d8
   25580:	vpop	{d8}
   25584:	pop	{r4, pc}
   25588:	push	{r4, r5, r6, lr}
   2558c:	mov	r5, r0
   25590:	bl	23f08 <fputs@plt+0x12e40>
   25594:	bl	25248 <fputs@plt+0x14180>
   25598:	mov	r4, r0
   2559c:	mov	r0, r5
   255a0:	bl	23ee8 <fputs@plt+0x12e20>
   255a4:	mov	r0, r4
   255a8:	pop	{r4, r5, r6, pc}
   255ac:	push	{r4, r5, r6, lr}
   255b0:	mov	r6, r0
   255b4:	bl	23f08 <fputs@plt+0x12e40>
   255b8:	bl	1afb8 <fputs@plt+0x9ef0>
   255bc:	mov	r4, r0
   255c0:	mov	r5, r1
   255c4:	mov	r0, r6
   255c8:	bl	23ee8 <fputs@plt+0x12e20>
   255cc:	mov	r0, r4
   255d0:	mov	r1, r5
   255d4:	pop	{r4, r5, r6, pc}
   255d8:	push	{r4, r5, r6, lr}
   255dc:	mov	r5, r0
   255e0:	bl	23f08 <fputs@plt+0x12e40>
   255e4:	ldrh	r3, [r0, #8]
   255e8:	mov	r4, r0
   255ec:	tst	r3, #2048	; 0x800
   255f0:	bicne	r3, r3, #2048	; 0x800
   255f4:	orrne	r3, r3, #4096	; 0x1000
   255f8:	strhne	r3, [r0, #8]
   255fc:	mov	r0, r5
   25600:	bl	23ee8 <fputs@plt+0x12e20>
   25604:	mov	r0, r4
   25608:	pop	{r4, r5, r6, pc}
   2560c:	push	{r4, r5, r6, lr}
   25610:	mov	r5, r0
   25614:	bl	23f08 <fputs@plt+0x12e40>
   25618:	ldrh	r3, [r0, #8]
   2561c:	mov	r0, r5
   25620:	and	r2, r3, #31
   25624:	ldr	r3, [pc, #16]	; 2563c <fputs@plt+0x14574>
   25628:	add	r3, r3, r2
   2562c:	ldrb	r4, [r3, #3069]	; 0xbfd
   25630:	bl	23ee8 <fputs@plt+0x12e20>
   25634:	mov	r0, r4
   25638:	pop	{r4, r5, r6, pc}
   2563c:			; <UNDEFINED> instruction: 0x00072ab8
   25640:	mov	r3, #0
   25644:	ldr	r2, [pc]	; 2564c <fputs@plt+0x14584>
   25648:	b	1a334 <fputs@plt+0x926c>
   2564c:	andeq	fp, r2, ip, asr #5
   25650:	mov	r3, #0
   25654:	ldr	r2, [pc]	; 2565c <fputs@plt+0x14594>
   25658:	b	1a334 <fputs@plt+0x926c>
   2565c:	strdeq	ip, [r2], -r4
   25660:	mov	r3, #1
   25664:	ldr	r2, [pc]	; 2566c <fputs@plt+0x145a4>
   25668:	b	1a334 <fputs@plt+0x926c>
   2566c:	andeq	fp, r2, ip, asr #5
   25670:	mov	r3, #1
   25674:	ldr	r2, [pc]	; 2567c <fputs@plt+0x145b4>
   25678:	b	1a334 <fputs@plt+0x926c>
   2567c:	strdeq	ip, [r2], -r4
   25680:	cmp	r0, #0
   25684:	ldrshne	r0, [r0, #68]	; 0x44
   25688:	bx	lr
   2568c:	cmp	r0, #0
   25690:	cmpne	r1, #0
   25694:	ble	256b4 <fputs@plt+0x145ec>
   25698:	ldrsh	r2, [r0, #70]	; 0x46
   2569c:	cmp	r1, r2
   256a0:	bgt	256b4 <fputs@plt+0x145ec>
   256a4:	ldr	r3, [r0, #64]	; 0x40
   256a8:	sub	r1, r1, #-1073741823	; 0xc0000001
   256ac:	ldr	r0, [r3, r1, lsl #2]
   256b0:	bx	lr
   256b4:	mov	r0, #0
   256b8:	bx	lr
   256bc:	push	{r4, r5, r6, lr}
   256c0:	mov	r5, r0
   256c4:	mov	r0, r1
   256c8:	mov	r4, r1
   256cc:	bl	1839c <fputs@plt+0x72d4>
   256d0:	mov	r1, r4
   256d4:	mov	r2, r0
   256d8:	mov	r0, r5
   256dc:	pop	{r4, r5, r6, lr}
   256e0:	b	199fc <fputs@plt+0x8934>
   256e4:	ldrsh	r2, [r0, #68]	; 0x44
   256e8:	ldrsh	r3, [r1, #68]	; 0x44
   256ec:	cmp	r2, r3
   256f0:	bne	25738 <fputs@plt+0x14670>
   256f4:	ldrsb	r3, [r1, #89]	; 0x59
   256f8:	cmp	r3, #0
   256fc:	bge	25714 <fputs@plt+0x1464c>
   25700:	ldr	r3, [r1, #188]	; 0xbc
   25704:	cmp	r3, #0
   25708:	ldrbne	r3, [r1, #87]	; 0x57
   2570c:	orrne	r3, r3, #1
   25710:	strbne	r3, [r1, #87]	; 0x57
   25714:	ldrsb	r3, [r0, #89]	; 0x59
   25718:	cmp	r3, #0
   2571c:	bge	25734 <fputs@plt+0x1466c>
   25720:	ldr	r3, [r0, #188]	; 0xbc
   25724:	cmp	r3, #0
   25728:	ldrbne	r3, [r0, #87]	; 0x57
   2572c:	orrne	r3, r3, #1
   25730:	strbne	r3, [r0, #87]	; 0x57
   25734:	b	23db4 <fputs@plt+0x12cec>
   25738:	mov	r0, #1
   2573c:	bx	lr
   25740:	cmp	r0, #0
   25744:	ldrne	r0, [r0]
   25748:	bx	lr
   2574c:	cmp	r0, #0
   25750:	ldrbne	r0, [r0, #89]	; 0x59
   25754:	lsrne	r0, r0, #5
   25758:	andne	r0, r0, #1
   2575c:	moveq	r0, #1
   25760:	bx	lr
   25764:	cmp	r0, #0
   25768:	bxeq	lr
   2576c:	ldr	r3, [r0, #76]	; 0x4c
   25770:	cmp	r3, #0
   25774:	ldrge	r0, [r0, #40]	; 0x28
   25778:	ldrge	r3, [pc, #16]	; 25790 <fputs@plt+0x146c8>
   2577c:	subge	r0, r0, r3
   25780:	clzge	r0, r0
   25784:	lsrge	r0, r0, #5
   25788:	movlt	r0, #0
   2578c:	bx	lr
   25790:	ldcllt	13, cr0, [r2, #652]!	; 0x28c
   25794:	cmp	r1, #0
   25798:	ldreq	r0, [r0, #4]
   2579c:	ldrne	r0, [r1, #52]	; 0x34
   257a0:	bx	lr
   257a4:	add	r1, r0, r1, lsl #2
   257a8:	cmp	r2, #0
   257ac:	movne	r3, #0
   257b0:	ldr	r0, [r1, #108]	; 0x6c
   257b4:	strne	r3, [r1, #108]	; 0x6c
   257b8:	bx	lr
   257bc:	ldrh	r3, [r0, #8]
   257c0:	push	{r4, r5, r6, lr}
   257c4:	ldr	r4, [pc, #52]	; 25800 <fputs@plt+0x14738>
   257c8:	and	r3, r3, #31
   257cc:	add	r3, r4, r3
   257d0:	ldrb	r3, [r3, #3069]	; 0xbfd
   257d4:	cmp	r3, #3
   257d8:	bne	257f8 <fputs@plt+0x14730>
   257dc:	mov	r5, r0
   257e0:	mov	r1, #0
   257e4:	bl	163c0 <fputs@plt+0x52f8>
   257e8:	ldrh	r3, [r5, #8]
   257ec:	and	r3, r3, #31
   257f0:	add	r4, r4, r3
   257f4:	ldrb	r3, [r4, #3069]	; 0xbfd
   257f8:	mov	r0, r3
   257fc:	pop	{r4, r5, r6, pc}
   25800:			; <UNDEFINED> instruction: 0x00072ab8
   25804:	subs	r3, r0, #0
   25808:	beq	2581c <fputs@plt+0x14754>
   2580c:	ldr	r0, [r3, #20]
   25810:	cmp	r0, #0
   25814:	ldrne	r0, [r3, #4]
   25818:	bx	lr
   2581c:	mov	r0, r3
   25820:	bx	lr
   25824:	push	{r4, lr}
   25828:	str	r1, [r0, #296]	; 0x128
   2582c:	str	r2, [r0, #300]	; 0x12c
   25830:	bl	1639c <fputs@plt+0x52d4>
   25834:	mov	r0, #0
   25838:	pop	{r4, pc}
   2583c:	push	{r4, lr}
   25840:	mov	r3, #91	; 0x5b
   25844:	ldr	r2, [pc, #12]	; 25858 <fputs@plt+0x14790>
   25848:	bl	16fb4 <fputs@plt+0x5eec>
   2584c:	clz	r0, r0
   25850:	lsr	r0, r0, #5
   25854:	pop	{r4, pc}
   25858:	ldrdeq	r3, [r7], -r5
   2585c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25860:	mov	r6, #0
   25864:	mov	r4, r0
   25868:	mov	r9, r1
   2586c:	mov	r5, r3
   25870:	sub	r8, r2, #2
   25874:	mov	sl, r6
   25878:	mov	fp, #10
   2587c:	ldrb	r3, [r4]
   25880:	cmp	r3, #0
   25884:	cmpne	r6, r9
   25888:	bge	258d8 <fputs@plt+0x14810>
   2588c:	mov	r7, r4
   25890:	mov	r0, sl
   25894:	b	258a0 <fputs@plt+0x147d8>
   25898:	mla	r0, fp, r0, r3
   2589c:	sub	r0, r0, #48	; 0x30
   258a0:	mov	r4, r7
   258a4:	add	r7, r7, #1
   258a8:	ldrb	r3, [r4]
   258ac:	sub	r2, r3, #48	; 0x30
   258b0:	cmp	r2, #9
   258b4:	bls	25898 <fputs@plt+0x147d0>
   258b8:	mov	r1, #0
   258bc:	bl	14d98 <fputs@plt+0x3cd0>
   258c0:	add	r6, r6, #1
   258c4:	strh	r0, [r8, #2]!
   258c8:	ldrb	r3, [r4]
   258cc:	cmp	r3, #32
   258d0:	moveq	r4, r7
   258d4:	b	2587c <fputs@plt+0x147b4>
   258d8:	ldrb	r3, [r5, #55]	; 0x37
   258dc:	ldr	r6, [pc, #184]	; 2599c <fputs@plt+0x148d4>
   258e0:	ldr	r7, [pc, #184]	; 259a0 <fputs@plt+0x148d8>
   258e4:	ldr	r8, [pc, #184]	; 259a4 <fputs@plt+0x148dc>
   258e8:	and	r3, r3, #187	; 0xbb
   258ec:	strb	r3, [r5, #55]	; 0x37
   258f0:	ldrb	r3, [r4]
   258f4:	cmp	r3, #0
   258f8:	bne	25900 <fputs@plt+0x14838>
   258fc:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25900:	mov	r1, r4
   25904:	mov	r0, r6
   25908:	bl	2583c <fputs@plt+0x14774>
   2590c:	cmp	r0, #0
   25910:	ldrbeq	r3, [r5, #55]	; 0x37
   25914:	orreq	r3, r3, #4
   25918:	beq	2598c <fputs@plt+0x148c4>
   2591c:	mov	r1, r4
   25920:	mov	r0, r7
   25924:	bl	2583c <fputs@plt+0x14774>
   25928:	cmp	r0, #0
   2592c:	bne	25970 <fputs@plt+0x148a8>
   25930:	add	r0, r4, #3
   25934:	bl	14cd0 <fputs@plt+0x3c08>
   25938:	asr	r1, r0, #31
   2593c:	bl	14d98 <fputs@plt+0x3cd0>
   25940:	strh	r0, [r5, #48]	; 0x30
   25944:	mov	r3, r4
   25948:	ldrb	r2, [r3]
   2594c:	add	r1, r3, #1
   25950:	tst	r2, #223	; 0xdf
   25954:	bne	25994 <fputs@plt+0x148cc>
   25958:	mov	r4, r3
   2595c:	add	r3, r3, #1
   25960:	ldrb	r2, [r4]
   25964:	cmp	r2, #32
   25968:	beq	25958 <fputs@plt+0x14890>
   2596c:	b	258f0 <fputs@plt+0x14828>
   25970:	mov	r1, r4
   25974:	mov	r0, r8
   25978:	bl	2583c <fputs@plt+0x14774>
   2597c:	cmp	r0, #0
   25980:	bne	25944 <fputs@plt+0x1487c>
   25984:	ldrb	r3, [r5, #55]	; 0x37
   25988:	orr	r3, r3, #64	; 0x40
   2598c:	strb	r3, [r5, #55]	; 0x37
   25990:	b	25944 <fputs@plt+0x1487c>
   25994:	mov	r3, r1
   25998:	b	25948 <fputs@plt+0x14880>
   2599c:	andeq	r6, r7, ip, lsl r3
   259a0:	andeq	r6, r7, r7, lsr #6
   259a4:	andeq	r6, r7, r1, lsr r3
   259a8:	push	{r4, r5, r6, r7, lr}
   259ac:	subs	r5, r2, #0
   259b0:	sub	sp, sp, #60	; 0x3c
   259b4:	beq	25a50 <fputs@plt+0x14988>
   259b8:	ldr	r1, [r5]
   259bc:	cmp	r1, #0
   259c0:	beq	25a50 <fputs@plt+0x14988>
   259c4:	ldr	r3, [r5, #8]
   259c8:	cmp	r3, #0
   259cc:	beq	25a50 <fputs@plt+0x14988>
   259d0:	mov	r6, r0
   259d4:	ldm	r0, {r0, r2}
   259d8:	bl	16934 <fputs@plt+0x586c>
   259dc:	subs	r7, r0, #0
   259e0:	beq	25a50 <fputs@plt+0x14988>
   259e4:	ldr	r4, [r5, #4]
   259e8:	cmp	r4, #0
   259ec:	beq	25a10 <fputs@plt+0x14948>
   259f0:	mov	r1, r4
   259f4:	ldr	r0, [r5]
   259f8:	bl	24e30 <fputs@plt+0x13d68>
   259fc:	cmp	r0, #0
   25a00:	bne	25a5c <fputs@plt+0x14994>
   25a04:	ldr	r0, [r7, #8]
   25a08:	bl	1be1c <fputs@plt+0xad54>
   25a0c:	mov	r4, r0
   25a10:	cmp	r4, #0
   25a14:	ldr	r0, [r5, #8]
   25a18:	beq	25a70 <fputs@plt+0x149a8>
   25a1c:	ldrb	r3, [r4, #55]	; 0x37
   25a20:	ldrh	r1, [r4, #50]	; 0x32
   25a24:	ldr	r2, [r4, #8]
   25a28:	bic	r3, r3, #4
   25a2c:	strb	r3, [r4, #55]	; 0x37
   25a30:	add	r1, r1, #1
   25a34:	mov	r3, r4
   25a38:	bl	2585c <fputs@plt+0x14794>
   25a3c:	ldr	r3, [r4, #36]	; 0x24
   25a40:	cmp	r3, #0
   25a44:	ldreq	r3, [r4, #8]
   25a48:	ldrsheq	r3, [r3]
   25a4c:	strheq	r3, [r7, #38]	; 0x26
   25a50:	mov	r0, #0
   25a54:	add	sp, sp, #60	; 0x3c
   25a58:	pop	{r4, r5, r6, r7, pc}
   25a5c:	ldr	r2, [r6, #4]
   25a60:	mov	r1, r4
   25a64:	ldr	r0, [r6]
   25a68:	bl	169b0 <fputs@plt+0x58e8>
   25a6c:	b	25a0c <fputs@plt+0x14944>
   25a70:	ldrh	r3, [r7, #40]	; 0x28
   25a74:	add	r2, r7, #38	; 0x26
   25a78:	mov	r1, #1
   25a7c:	strh	r3, [sp, #48]	; 0x30
   25a80:	mov	r3, sp
   25a84:	bl	2585c <fputs@plt+0x14794>
   25a88:	ldrh	r3, [sp, #48]	; 0x30
   25a8c:	strh	r3, [r7, #40]	; 0x28
   25a90:	b	25a50 <fputs@plt+0x14988>
   25a94:	mov	r3, r2
   25a98:	push	{r4, lr}
   25a9c:	ldr	r2, [pc, #12]	; 25ab0 <fputs@plt+0x149e8>
   25aa0:	bl	16fb4 <fputs@plt+0x5eec>
   25aa4:	clz	r0, r0
   25aa8:	lsr	r0, r0, #5
   25aac:	pop	{r4, pc}
   25ab0:	ldrdeq	r3, [r7], -r9
   25ab4:	ldr	r2, [pc, #84]	; 25b10 <fputs@plt+0x14a48>
   25ab8:	push	{r4, r5, lr}
   25abc:	ldr	r3, [r2, #340]	; 0x154
   25ac0:	ldr	ip, [r2, #344]	; 0x158
   25ac4:	sub	r3, r3, #1
   25ac8:	mov	lr, r3
   25acc:	add	r1, ip, r3, lsl #2
   25ad0:	cmp	r3, #0
   25ad4:	bge	25ae0 <fputs@plt+0x14a18>
   25ad8:	mov	r0, #0
   25adc:	pop	{r4, r5, pc}
   25ae0:	mov	r4, r1
   25ae4:	sub	r1, r1, #4
   25ae8:	ldr	r5, [r4]
   25aec:	cmp	r5, r0
   25af0:	bne	25b08 <fputs@plt+0x14a40>
   25af4:	ldr	r3, [ip, lr, lsl #2]
   25af8:	str	lr, [r2, #340]	; 0x154
   25afc:	str	r3, [r4]
   25b00:	mov	r0, #1
   25b04:	pop	{r4, r5, pc}
   25b08:	sub	r3, r3, #1
   25b0c:	b	25ad0 <fputs@plt+0x14a08>
   25b10:	andeq	r1, r9, r0, lsr #15
   25b14:	cmp	r0, #0
   25b18:	bxeq	lr
   25b1c:	push	{r4, r5, r6, r7, r8, lr}
   25b20:	sub	r5, r0, #4
   25b24:	ldr	r7, [r0, #-4]
   25b28:	mov	r6, r5
   25b2c:	mov	r4, #1
   25b30:	cmp	r4, r7
   25b34:	blt	25b44 <fputs@plt+0x14a7c>
   25b38:	mov	r0, r5
   25b3c:	pop	{r4, r5, r6, r7, r8, lr}
   25b40:	b	1a014 <fputs@plt+0x8f4c>
   25b44:	ldr	r0, [r6, #4]!
   25b48:	cmp	r0, #0
   25b4c:	beq	25b54 <fputs@plt+0x14a8c>
   25b50:	bl	1a014 <fputs@plt+0x8f4c>
   25b54:	add	r4, r4, #1
   25b58:	b	25b30 <fputs@plt+0x14a68>
   25b5c:	ldrb	r2, [r0, #74]	; 0x4a
   25b60:	ldr	r3, [pc, #8]	; 25b70 <fputs@plt+0x14aa8>
   25b64:	add	r3, r3, r2
   25b68:	ldrb	r0, [r3, #3108]	; 0xc24
   25b6c:	bx	lr
   25b70:			; <UNDEFINED> instruction: 0x00072ab8
   25b74:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25b78:	mov	r4, r0
   25b7c:	ldr	r7, [pc, #692]	; 25e38 <fputs@plt+0x14d70>
   25b80:	ldr	r9, [pc, #692]	; 25e3c <fputs@plt+0x14d74>
   25b84:	ldr	sl, [pc, #692]	; 25e40 <fputs@plt+0x14d78>
   25b88:	ldr	fp, [pc, #692]	; 25e44 <fputs@plt+0x14d7c>
   25b8c:	mov	r6, #0
   25b90:	mov	r5, #2
   25b94:	ldrb	r2, [r4]
   25b98:	cmp	r2, #0
   25b9c:	beq	25c6c <fputs@plt+0x14ba4>
   25ba0:	cmp	r2, #34	; 0x22
   25ba4:	beq	25d14 <fputs@plt+0x14c4c>
   25ba8:	bhi	25c24 <fputs@plt+0x14b5c>
   25bac:	cmp	r2, #13
   25bb0:	bhi	25c14 <fputs@plt+0x14b4c>
   25bb4:	cmp	r2, #12
   25bb8:	bcs	25c1c <fputs@plt+0x14b54>
   25bbc:	sub	r3, r2, #9
   25bc0:	cmp	r3, #1
   25bc4:	bls	25c1c <fputs@plt+0x14b54>
   25bc8:	add	r3, r7, r2
   25bcc:	ldrb	r3, [r3, #320]	; 0x140
   25bd0:	tst	r3, #70	; 0x46
   25bd4:	movne	r8, #1
   25bd8:	beq	25d0c <fputs@plt+0x14c44>
   25bdc:	ldrb	r1, [r4, r8]
   25be0:	add	r1, r7, r1
   25be4:	ldrb	r1, [r1, #320]	; 0x140
   25be8:	tst	r1, #70	; 0x46
   25bec:	bne	25d38 <fputs@plt+0x14c70>
   25bf0:	cmp	r2, #84	; 0x54
   25bf4:	beq	25d88 <fputs@plt+0x14cc0>
   25bf8:	bhi	25d40 <fputs@plt+0x14c78>
   25bfc:	cmp	r2, #67	; 0x43
   25c00:	beq	25d58 <fputs@plt+0x14c90>
   25c04:	cmp	r2, #69	; 0x45
   25c08:	beq	25de8 <fputs@plt+0x14d20>
   25c0c:	mov	r0, r5
   25c10:	b	25d7c <fputs@plt+0x14cb4>
   25c14:	cmp	r2, #32
   25c18:	bne	25bc8 <fputs@plt+0x14b00>
   25c1c:	mov	r0, #1
   25c20:	b	25c98 <fputs@plt+0x14bd0>
   25c24:	cmp	r2, #47	; 0x2f
   25c28:	beq	25cac <fputs@plt+0x14be4>
   25c2c:	bhi	25c7c <fputs@plt+0x14bb4>
   25c30:	cmp	r2, #39	; 0x27
   25c34:	beq	25d14 <fputs@plt+0x14c4c>
   25c38:	cmp	r2, #45	; 0x2d
   25c3c:	bne	25bc8 <fputs@plt+0x14b00>
   25c40:	ldrb	r3, [r4, #1]
   25c44:	cmp	r3, #45	; 0x2d
   25c48:	bne	25d0c <fputs@plt+0x14c44>
   25c4c:	mov	r2, r4
   25c50:	mov	r4, r2
   25c54:	ldrb	r3, [r2], #1
   25c58:	cmp	r3, #0
   25c5c:	cmpne	r3, #10
   25c60:	bne	25c50 <fputs@plt+0x14b88>
   25c64:	cmp	r3, #0
   25c68:	bne	25c1c <fputs@plt+0x14b54>
   25c6c:	sub	r0, r6, #1
   25c70:	clz	r0, r0
   25c74:	lsr	r0, r0, #5
   25c78:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25c7c:	cmp	r2, #91	; 0x5b
   25c80:	beq	25ce8 <fputs@plt+0x14c20>
   25c84:	cmp	r2, #96	; 0x60
   25c88:	beq	25d14 <fputs@plt+0x14c4c>
   25c8c:	cmp	r2, #59	; 0x3b
   25c90:	moveq	r0, #0
   25c94:	bne	25bc8 <fputs@plt+0x14b00>
   25c98:	add	r6, r7, r6, lsl #3
   25c9c:	add	r0, r6, r0
   25ca0:	add	r4, r4, #1
   25ca4:	ldrb	r6, [r0, #3114]	; 0xc2a
   25ca8:	b	25b94 <fputs@plt+0x14acc>
   25cac:	ldrb	r3, [r4, #1]
   25cb0:	cmp	r3, #42	; 0x2a
   25cb4:	bne	25d0c <fputs@plt+0x14c44>
   25cb8:	add	r3, r4, #2
   25cbc:	mov	r4, r3
   25cc0:	ldrb	r0, [r3], #1
   25cc4:	cmp	r0, #0
   25cc8:	popeq	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25ccc:	cmp	r0, #42	; 0x2a
   25cd0:	bne	25cbc <fputs@plt+0x14bf4>
   25cd4:	ldrb	r2, [r3]
   25cd8:	cmp	r2, #47	; 0x2f
   25cdc:	bne	25cbc <fputs@plt+0x14bf4>
   25ce0:	add	r4, r4, #1
   25ce4:	b	25c1c <fputs@plt+0x14b54>
   25ce8:	add	r3, r4, #1
   25cec:	ldrb	r0, [r3]
   25cf0:	mov	r4, r3
   25cf4:	add	r3, r3, #1
   25cf8:	cmp	r0, #0
   25cfc:	cmpne	r0, #93	; 0x5d
   25d00:	bne	25cec <fputs@plt+0x14c24>
   25d04:	cmp	r0, #0
   25d08:	popeq	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25d0c:	mov	r0, r5
   25d10:	b	25c98 <fputs@plt+0x14bd0>
   25d14:	add	r3, r4, #1
   25d18:	ldrb	r0, [r3]
   25d1c:	mov	r4, r3
   25d20:	add	r3, r3, #1
   25d24:	cmp	r0, #0
   25d28:	popeq	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25d2c:	cmp	r2, r0
   25d30:	bne	25d18 <fputs@plt+0x14c50>
   25d34:	b	25d0c <fputs@plt+0x14c44>
   25d38:	add	r8, r8, #1
   25d3c:	b	25bdc <fputs@plt+0x14b14>
   25d40:	cmp	r2, #101	; 0x65
   25d44:	beq	25de8 <fputs@plt+0x14d20>
   25d48:	cmp	r2, #116	; 0x74
   25d4c:	beq	25d88 <fputs@plt+0x14cc0>
   25d50:	cmp	r2, #99	; 0x63
   25d54:	bne	25c0c <fputs@plt+0x14b44>
   25d58:	cmp	r8, #6
   25d5c:	bne	25c0c <fputs@plt+0x14b44>
   25d60:	mov	r2, r8
   25d64:	mov	r1, fp
   25d68:	mov	r0, r4
   25d6c:	bl	24e58 <fputs@plt+0x13d90>
   25d70:	cmp	r0, #0
   25d74:	movne	r0, #2
   25d78:	moveq	r0, #4
   25d7c:	sub	r3, r8, #1
   25d80:	add	r4, r4, r3
   25d84:	b	25c98 <fputs@plt+0x14bd0>
   25d88:	cmp	r8, #7
   25d8c:	bne	25db0 <fputs@plt+0x14ce8>
   25d90:	mov	r2, r8
   25d94:	ldr	r1, [pc, #172]	; 25e48 <fputs@plt+0x14d80>
   25d98:	mov	r0, r4
   25d9c:	bl	24e58 <fputs@plt+0x13d90>
   25da0:	cmp	r0, #0
   25da4:	movne	r0, #2
   25da8:	moveq	r0, #6
   25dac:	b	25d7c <fputs@plt+0x14cb4>
   25db0:	cmp	r8, #4
   25db4:	moveq	r2, r8
   25db8:	ldreq	r1, [pc, #140]	; 25e4c <fputs@plt+0x14d84>
   25dbc:	beq	25dd0 <fputs@plt+0x14d08>
   25dc0:	cmp	r8, #9
   25dc4:	bne	25c0c <fputs@plt+0x14b44>
   25dc8:	ldr	r1, [pc, #128]	; 25e50 <fputs@plt+0x14d88>
   25dcc:	mov	r2, r8
   25dd0:	mov	r0, r4
   25dd4:	bl	24e58 <fputs@plt+0x13d90>
   25dd8:	cmp	r0, #0
   25ddc:	movne	r0, #2
   25de0:	moveq	r0, #5
   25de4:	b	25d7c <fputs@plt+0x14cb4>
   25de8:	cmp	r8, #3
   25dec:	bne	25e10 <fputs@plt+0x14d48>
   25df0:	mov	r2, r8
   25df4:	mov	r1, sl
   25df8:	mov	r0, r4
   25dfc:	bl	24e58 <fputs@plt+0x13d90>
   25e00:	cmp	r0, #0
   25e04:	movne	r0, #2
   25e08:	moveq	r0, #7
   25e0c:	b	25d7c <fputs@plt+0x14cb4>
   25e10:	cmp	r8, #7
   25e14:	bne	25c0c <fputs@plt+0x14b44>
   25e18:	mov	r2, r8
   25e1c:	mov	r1, r9
   25e20:	mov	r0, r4
   25e24:	bl	24e58 <fputs@plt+0x13d90>
   25e28:	cmp	r0, #0
   25e2c:	movne	r0, #2
   25e30:	moveq	r0, #3
   25e34:	b	25d7c <fputs@plt+0x14cb4>
   25e38:			; <UNDEFINED> instruction: 0x00072ab8
   25e3c:	andeq	r6, r7, r7, asr r3
   25e40:	andeq	r6, r7, r3, asr r3
   25e44:	andeq	r6, r7, sp, lsr r3
   25e48:	ldrdeq	r9, [r7], -r0
   25e4c:	andeq	r6, r7, r4, asr #6
   25e50:	andeq	r6, r7, r9, asr #6
   25e54:	ldr	r0, [pc]	; 25e5c <fputs@plt+0x14d94>
   25e58:	bx	lr
   25e5c:	andeq	r3, r7, r2, lsr #14
   25e60:	ldr	r0, [pc]	; 25e68 <fputs@plt+0x14da0>
   25e64:	bx	lr
   25e68:	andeq	r6, r7, pc, asr r3
   25e6c:	ldr	r0, [pc]	; 25e74 <fputs@plt+0x14dac>
   25e70:	bx	lr
   25e74:	eoreq	pc, sp, r0, lsr #11
   25e78:	mov	r0, #0
   25e7c:	bx	lr
   25e80:	push	{r0, r1, r2, r3}
   25e84:	ldr	r3, [pc, #648]	; 26114 <fputs@plt+0x1504c>
   25e88:	push	{r0, r1, r4, r6, r7, r8, r9, lr}
   25e8c:	ldr	r4, [r3, #228]	; 0xe4
   25e90:	cmp	r4, #0
   25e94:	beq	25eb8 <fputs@plt+0x14df0>
   25e98:	ldr	r0, [pc, #632]	; 26118 <fputs@plt+0x15050>
   25e9c:	bl	2d88c <fputs@plt+0x1c7c4>
   25ea0:	mov	r4, r0
   25ea4:	mov	r0, r4
   25ea8:	add	sp, sp, #8
   25eac:	pop	{r4, r6, r7, r8, r9, lr}
   25eb0:	add	sp, sp, #16
   25eb4:	bx	lr
   25eb8:	add	r2, sp, #36	; 0x24
   25ebc:	str	r2, [sp, #4]
   25ec0:	ldr	r2, [sp, #32]
   25ec4:	sub	r2, r2, #4
   25ec8:	cmp	r2, #22
   25ecc:	ldrls	pc, [pc, r2, lsl #2]
   25ed0:	b	25f30 <fputs@plt+0x14e68>
   25ed4:	andeq	r5, r2, r8, lsr pc
   25ed8:	andeq	r5, r2, r8, asr pc
   25edc:	muleq	r2, r0, pc	; <UNPREDICTABLE>
   25ee0:			; <UNDEFINED> instruction: 0x00025fb0
   25ee4:	andeq	r5, r2, r0, lsr pc
   25ee8:	andeq	r5, r2, r0, lsl #31
   25eec:	andeq	r5, r2, r0, lsr pc
   25ef0:	andeq	r5, r2, r0, lsr pc
   25ef4:	andeq	r5, r2, r0, lsr pc
   25ef8:	andeq	r6, r2, r8, lsr r0
   25efc:	andeq	r5, r2, r4, lsr #29
   25f00:	andeq	r5, r2, r0, lsr pc
   25f04:	andeq	r6, r2, r0, asr r0
   25f08:	andeq	r6, r2, r8, rrx
   25f0c:	andeq	r5, r2, r0, ror #31
   25f10:	andeq	r6, r2, r0, lsl r0
   25f14:	andeq	r6, r2, r8, ror r0
   25f18:	andeq	r5, r2, r0, lsr pc
   25f1c:	andeq	r6, r2, r8, lsl #1
   25f20:	andeq	r5, r2, r0, lsr pc
   25f24:	ldrdeq	r5, [r2], -r0
   25f28:	strdeq	r6, [r2], -r4
   25f2c:	andeq	r6, r2, r4, lsl #2
   25f30:	mov	r4, #1
   25f34:	b	25ea4 <fputs@plt+0x14ddc>
   25f38:	ldr	r3, [sp, #4]
   25f3c:	ldr	ip, [pc, #472]	; 2611c <fputs@plt+0x15054>
   25f40:	ldr	lr, [r3]
   25f44:	ldm	lr!, {r0, r1, r2, r3}
   25f48:	stmia	ip!, {r0, r1, r2, r3}
   25f4c:	ldm	lr, {r0, r1, r2, r3}
   25f50:	stm	ip, {r0, r1, r2, r3}
   25f54:	b	25ea4 <fputs@plt+0x14ddc>
   25f58:	ldr	r3, [r3, #40]	; 0x28
   25f5c:	cmp	r3, #0
   25f60:	bne	25f70 <fputs@plt+0x14ea8>
   25f64:	ldr	r1, [pc, #436]	; 26120 <fputs@plt+0x15058>
   25f68:	mov	r0, #4
   25f6c:	bl	25e80 <fputs@plt+0x14db8>
   25f70:	ldr	r3, [sp, #4]
   25f74:	ldr	lr, [pc, #416]	; 2611c <fputs@plt+0x15054>
   25f78:	ldr	ip, [r3]
   25f7c:	b	25f44 <fputs@plt+0x14e7c>
   25f80:	ldr	r2, [sp, #4]
   25f84:	ldr	r2, [r2]
   25f88:	str	r2, [r3]
   25f8c:	b	25ea4 <fputs@plt+0x14ddc>
   25f90:	ldr	r2, [sp, #4]
   25f94:	ldr	r1, [r2]
   25f98:	str	r1, [r3, #192]	; 0xc0
   25f9c:	ldr	r1, [r2, #4]
   25fa0:	ldr	r2, [r2, #8]
   25fa4:	str	r1, [r3, #196]	; 0xc4
   25fa8:	str	r2, [r3, #200]	; 0xc8
   25fac:	b	25ea4 <fputs@plt+0x14ddc>
   25fb0:	ldr	r2, [sp, #4]
   25fb4:	ldr	r1, [r2]
   25fb8:	str	r1, [r3, #204]	; 0xcc
   25fbc:	ldr	r1, [r2, #4]
   25fc0:	ldr	r2, [r2, #8]
   25fc4:	str	r1, [r3, #208]	; 0xd0
   25fc8:	str	r2, [r3, #212]	; 0xd4
   25fcc:	b	25ea4 <fputs@plt+0x14ddc>
   25fd0:	ldr	r3, [sp, #4]
   25fd4:	mov	r2, #160	; 0xa0
   25fd8:	ldr	r3, [r3]
   25fdc:	b	25f88 <fputs@plt+0x14ec0>
   25fe0:	ldr	r3, [sp, #4]
   25fe4:	ldr	ip, [pc, #312]	; 26124 <fputs@plt+0x1505c>
   25fe8:	ldr	lr, [r3]
   25fec:	ldm	lr!, {r0, r1, r2, r3}
   25ff0:	stmia	ip!, {r0, r1, r2, r3}
   25ff4:	ldm	lr!, {r0, r1, r2, r3}
   25ff8:	stmia	ip!, {r0, r1, r2, r3}
   25ffc:	ldm	lr!, {r0, r1, r2, r3}
   26000:	stmia	ip!, {r0, r1, r2, r3}
   26004:	ldr	r3, [lr]
   26008:	str	r3, [ip]
   2600c:	b	25ea4 <fputs@plt+0x14ddc>
   26010:	ldr	r3, [r3, #116]	; 0x74
   26014:	cmp	r3, #0
   26018:	bne	26028 <fputs@plt+0x14f60>
   2601c:	ldr	r1, [pc, #260]	; 26128 <fputs@plt+0x15060>
   26020:	mov	r0, #18
   26024:	bl	25e80 <fputs@plt+0x14db8>
   26028:	ldr	r3, [sp, #4]
   2602c:	ldr	lr, [pc, #240]	; 26124 <fputs@plt+0x1505c>
   26030:	ldr	ip, [r3]
   26034:	b	25fec <fputs@plt+0x14f24>
   26038:	ldr	r2, [sp, #4]
   2603c:	ldr	r1, [r2]
   26040:	ldr	r2, [r2, #4]
   26044:	str	r1, [r3, #28]
   26048:	str	r2, [r3, #32]
   2604c:	b	25ea4 <fputs@plt+0x14ddc>
   26050:	ldr	r2, [sp, #4]
   26054:	ldr	r1, [r2]
   26058:	ldr	r2, [r2, #4]
   2605c:	str	r1, [r3, #256]	; 0x100
   26060:	str	r2, [r3, #260]	; 0x104
   26064:	b	25ea4 <fputs@plt+0x14ddc>
   26068:	ldr	r2, [sp, #4]
   2606c:	ldr	r2, [r2]
   26070:	str	r2, [r3, #12]
   26074:	b	25ea4 <fputs@plt+0x14ddc>
   26078:	ldr	r2, [sp, #4]
   2607c:	ldr	r2, [r2]
   26080:	str	r2, [r3, #16]
   26084:	b	25ea4 <fputs@plt+0x14ddc>
   26088:	ldr	r2, [sp, #4]
   2608c:	ldr	r8, [pc, #152]	; 2612c <fputs@plt+0x15064>
   26090:	add	r2, r2, #7
   26094:	bic	r2, r2, #7
   26098:	mov	r9, #0
   2609c:	ldrd	r6, [r2], #15
   260a0:	bic	r2, r2, #7
   260a4:	ldrd	r0, [r2]
   260a8:	cmp	r1, r9
   260ac:	cmpeq	r0, r8
   260b0:	movhi	r0, r8
   260b4:	movhi	r1, r9
   260b8:	cmp	r6, #0
   260bc:	sbcs	r2, r7, #0
   260c0:	movlt	ip, #0
   260c4:	movlt	r2, ip
   260c8:	blt	260e4 <fputs@plt+0x1501c>
   260cc:	cmp	r6, r0
   260d0:	sbcs	lr, r7, r1
   260d4:	mov	ip, r0
   260d8:	mov	r2, r1
   260dc:	movlt	ip, r6
   260e0:	movlt	r2, r7
   260e4:	strd	r0, [r3, #184]	; 0xb8
   260e8:	str	ip, [r3, #176]	; 0xb0
   260ec:	str	r2, [r3, #180]	; 0xb4
   260f0:	b	25ea4 <fputs@plt+0x14ddc>
   260f4:	ldr	r2, [sp, #4]
   260f8:	ldr	r2, [r2]
   260fc:	str	r2, [r3, #224]	; 0xe0
   26100:	b	25ea4 <fputs@plt+0x14ddc>
   26104:	ldr	r2, [sp, #4]
   26108:	ldr	r2, [r2]
   2610c:	str	r2, [r3, #36]	; 0x24
   26110:	b	25ea4 <fputs@plt+0x14ddc>
   26114:	andeq	fp, r8, r0, lsr #2
   26118:			; <UNDEFINED> instruction: 0x000209b3
   2611c:	andeq	fp, r8, r8, asr #2
   26120:	andeq	r3, r7, ip, lsr #14
   26124:	andeq	fp, r8, ip, lsl #3
   26128:	andeq	r3, r7, ip, asr #14
   2612c:	svcvc	0x00ff0000
   26130:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   26134:	ldr	r4, [pc, #756]	; 26430 <fputs@plt+0x15368>
   26138:	ldr	r5, [r4, #228]	; 0xe4
   2613c:	cmp	r5, #0
   26140:	movne	r8, #0
   26144:	bne	26244 <fputs@plt+0x1517c>
   26148:	ldr	r7, [r4, #240]	; 0xf0
   2614c:	mov	r3, #1
   26150:	cmp	r7, #0
   26154:	str	r3, [r4, #236]	; 0xec
   26158:	bne	2638c <fputs@plt+0x152c4>
   2615c:	ldr	r3, [r4, #40]	; 0x28
   26160:	cmp	r3, #0
   26164:	bne	26174 <fputs@plt+0x150ac>
   26168:	ldr	r1, [pc, #708]	; 26434 <fputs@plt+0x1536c>
   2616c:	mov	r0, #4
   26170:	bl	25e80 <fputs@plt+0x14db8>
   26174:	ldr	r6, [pc, #700]	; 26438 <fputs@plt+0x15370>
   26178:	mov	r2, #32
   2617c:	mov	r1, #0
   26180:	add	r0, r6, #216	; 0xd8
   26184:	bl	10eac <memset@plt>
   26188:	ldr	r0, [r4, #192]	; 0xc0
   2618c:	mov	r3, #8
   26190:	cmp	r0, #0
   26194:	str	r3, [r6, #216]	; 0xd8
   26198:	beq	2625c <fputs@plt+0x15194>
   2619c:	ldr	r2, [r4, #196]	; 0xc4
   261a0:	cmp	r2, #99	; 0x63
   261a4:	ble	2625c <fputs@plt+0x15194>
   261a8:	ldr	r3, [r4, #200]	; 0xc8
   261ac:	cmp	r3, #0
   261b0:	ble	2625c <fputs@plt+0x15194>
   261b4:	bic	r2, r2, #7
   261b8:	str	r3, [r6, #240]	; 0xf0
   261bc:	mov	r1, r0
   261c0:	sub	r3, r3, #1
   261c4:	rsb	ip, r2, #0
   261c8:	str	r2, [r4, #196]	; 0xc4
   261cc:	str	r0, [r6, #236]	; 0xec
   261d0:	cmp	r7, r3
   261d4:	blt	2624c <fputs@plt+0x15184>
   261d8:	mul	r3, r3, r2
   261dc:	mov	r1, #0
   261e0:	add	r2, r0, r3
   261e4:	str	r1, [r0, r3]
   261e8:	add	r3, r2, #4
   261ec:	str	r3, [r6, #232]	; 0xe8
   261f0:	ldr	r3, [r4, #204]	; 0xcc
   261f4:	cmp	r3, #0
   261f8:	beq	26214 <fputs@plt+0x1514c>
   261fc:	ldr	r3, [r4, #208]	; 0xd0
   26200:	cmp	r3, #512	; 0x200
   26204:	blt	26214 <fputs@plt+0x1514c>
   26208:	ldr	r3, [r4, #212]	; 0xd4
   2620c:	cmp	r3, #0
   26210:	bgt	26220 <fputs@plt+0x15158>
   26214:	mov	r3, #0
   26218:	str	r3, [r4, #204]	; 0xcc
   2621c:	str	r3, [r4, #208]	; 0xd0
   26220:	ldr	r3, [r4, #60]	; 0x3c
   26224:	ldr	r0, [r4, #68]	; 0x44
   26228:	blx	r3
   2622c:	subs	r8, r0, #0
   26230:	beq	2638c <fputs@plt+0x152c4>
   26234:	mov	r2, #32
   26238:	mov	r1, #0
   2623c:	ldr	r0, [pc, #504]	; 2643c <fputs@plt+0x15374>
   26240:	bl	10eac <memset@plt>
   26244:	mov	r0, r8
   26248:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2624c:	add	r1, r1, r2
   26250:	add	r7, r7, #1
   26254:	str	r1, [r1, ip]
   26258:	b	261d0 <fputs@plt+0x15108>
   2625c:	mov	r3, #0
   26260:	str	r3, [r4, #192]	; 0xc0
   26264:	str	r3, [r4, #196]	; 0xc4
   26268:	str	r3, [r4, #200]	; 0xc8
   2626c:	b	261f0 <fputs@plt+0x15128>
   26270:	ldr	r3, [r4, #116]	; 0x74
   26274:	cmp	r3, #0
   26278:	bne	26288 <fputs@plt+0x151c0>
   2627c:	ldr	r1, [pc, #444]	; 26440 <fputs@plt+0x15378>
   26280:	mov	r0, #18
   26284:	bl	25e80 <fputs@plt+0x14db8>
   26288:	ldr	r3, [r4, #116]	; 0x74
   2628c:	ldr	r0, [r4, #112]	; 0x70
   26290:	blx	r3
   26294:	subs	r8, r0, #0
   26298:	beq	26410 <fputs@plt+0x15348>
   2629c:	mov	r3, #0
   262a0:	str	r3, [r4, #232]	; 0xe8
   262a4:	ldr	r3, [r4, #248]	; 0xf8
   262a8:	sub	r3, r3, #1
   262ac:	cmp	r3, #0
   262b0:	str	r3, [r4, #248]	; 0xf8
   262b4:	movle	r3, #0
   262b8:	strle	r3, [r4, #252]	; 0xfc
   262bc:	b	26244 <fputs@plt+0x1517c>
   262c0:	bl	1a014 <fputs@plt+0x8f4c>
   262c4:	bl	26508 <fputs@plt+0x15440>
   262c8:	subs	r8, r0, #0
   262cc:	bne	2629c <fputs@plt+0x151d4>
   262d0:	ldr	r5, [pc, #352]	; 26438 <fputs@plt+0x15370>
   262d4:	ldr	r3, [r5, #164]	; 0xa4
   262d8:	cmp	r3, #0
   262dc:	beq	26370 <fputs@plt+0x152a8>
   262e0:	ldr	r9, [r4, #204]	; 0xcc
   262e4:	ldr	r6, [r4, #212]	; 0xd4
   262e8:	cmp	r9, #0
   262ec:	ldr	r7, [r4, #208]	; 0xd0
   262f0:	moveq	r6, r9
   262f4:	moveq	r7, r9
   262f8:	bic	r7, r7, #7
   262fc:	cmp	r6, #90	; 0x5a
   26300:	str	r7, [r5, #176]	; 0xb0
   26304:	str	r6, [r5, #204]	; 0xcc
   26308:	str	r6, [r5, #180]	; 0xb4
   2630c:	movgt	r0, #10
   26310:	bgt	26324 <fputs@plt+0x1525c>
   26314:	mov	r1, #10
   26318:	mov	r0, r6
   2631c:	bl	6fecc <fputs@plt+0x5ee04>
   26320:	add	r0, r0, #1
   26324:	mov	r3, #0
   26328:	str	r0, [r5, #184]	; 0xb8
   2632c:	mov	r2, r9
   26330:	mov	r0, r6
   26334:	mov	r1, r3
   26338:	rsb	lr, r7, #0
   2633c:	mov	sl, #1
   26340:	str	r9, [r5, #188]	; 0xbc
   26344:	str	r3, [r5, #200]	; 0xc8
   26348:	str	r3, [r5, #208]	; 0xd0
   2634c:	sub	r0, r0, #1
   26350:	cmn	r0, #1
   26354:	mov	ip, r2
   26358:	add	r2, r2, r7
   2635c:	bne	2637c <fputs@plt+0x152b4>
   26360:	mla	r6, r7, r6, r9
   26364:	cmp	r3, #0
   26368:	strne	r1, [r5, #200]	; 0xc8
   2636c:	str	r6, [r5, #192]	; 0xc0
   26370:	mov	r3, #1
   26374:	str	r3, [r4, #228]	; 0xe4
   26378:	b	2629c <fputs@plt+0x151d4>
   2637c:	str	r1, [r2, lr]
   26380:	mov	r3, sl
   26384:	mov	r1, ip
   26388:	b	2634c <fputs@plt+0x15284>
   2638c:	mov	r3, #1
   26390:	str	r3, [r4, #240]	; 0xf0
   26394:	ldr	r3, [r4, #252]	; 0xfc
   26398:	ldr	r8, [r4, #228]	; 0xe4
   2639c:	cmp	r3, #0
   263a0:	moveq	r3, #8
   263a4:	streq	r3, [r4, #252]	; 0xfc
   263a8:	ldr	r3, [r4, #248]	; 0xf8
   263ac:	cmp	r8, #0
   263b0:	add	r3, r3, #1
   263b4:	str	r3, [r4, #248]	; 0xf8
   263b8:	movne	r8, r5
   263bc:	bne	262a4 <fputs@plt+0x151dc>
   263c0:	ldr	r1, [r4, #232]	; 0xe8
   263c4:	cmp	r1, #0
   263c8:	bne	262a4 <fputs@plt+0x151dc>
   263cc:	mov	r3, #1
   263d0:	mov	r2, #92	; 0x5c
   263d4:	ldr	r0, [pc, #104]	; 26444 <fputs@plt+0x1537c>
   263d8:	str	r3, [r4, #232]	; 0xe8
   263dc:	bl	10eac <memset@plt>
   263e0:	mov	r1, #3
   263e4:	ldr	r0, [pc, #92]	; 26448 <fputs@plt+0x15380>
   263e8:	bl	1dce8 <fputs@plt+0xcc20>
   263ec:	mov	r1, #8
   263f0:	ldr	r0, [pc, #84]	; 2644c <fputs@plt+0x15384>
   263f4:	bl	1dce8 <fputs@plt+0xcc20>
   263f8:	mov	r1, #57	; 0x39
   263fc:	ldr	r0, [pc, #76]	; 26450 <fputs@plt+0x15388>
   26400:	bl	1dce8 <fputs@plt+0xcc20>
   26404:	ldr	r3, [r4, #244]	; 0xf4
   26408:	cmp	r3, #0
   2640c:	beq	26270 <fputs@plt+0x151a8>
   26410:	mov	r3, #1
   26414:	mov	r0, #10
   26418:	str	r3, [r4, #244]	; 0xf4
   2641c:	bl	2654c <fputs@plt+0x15484>
   26420:	cmp	r0, #0
   26424:	bne	262c0 <fputs@plt+0x151f8>
   26428:	mov	r8, #7
   2642c:	b	2629c <fputs@plt+0x151d4>
   26430:	andeq	fp, r8, r0, lsr #2
   26434:	andeq	r3, r7, ip, lsr #14
   26438:	andeq	r1, r9, r0, lsr #15
   2643c:	andeq	r1, r9, r8, ror r8
   26440:	andeq	r3, r7, ip, asr #14
   26444:	muleq	r9, r8, r8
   26448:	andeq	fp, r8, r4, lsl #7
   2644c:	ldrdeq	fp, [r8], -r8
   26450:			; <UNDEFINED> instruction: 0x0008b4b8
   26454:	push	{r4, r5, r6, lr}
   26458:	mov	r5, r0
   2645c:	bl	26130 <fputs@plt+0x15068>
   26460:	cmp	r0, #0
   26464:	ldreq	r3, [pc, #60]	; 264a8 <fputs@plt+0x153e0>
   26468:	ldreq	r4, [r3, #80]	; 0x50
   2646c:	beq	26498 <fputs@plt+0x153d0>
   26470:	mov	r4, #0
   26474:	b	264a0 <fputs@plt+0x153d8>
   26478:	cmp	r5, #0
   2647c:	beq	264a0 <fputs@plt+0x153d8>
   26480:	ldr	r1, [r4, #16]
   26484:	mov	r0, r5
   26488:	bl	110a4 <strcmp@plt>
   2648c:	cmp	r0, #0
   26490:	beq	264a0 <fputs@plt+0x153d8>
   26494:	ldr	r4, [r4, #12]
   26498:	cmp	r4, #0
   2649c:	bne	26478 <fputs@plt+0x153b0>
   264a0:	mov	r0, r4
   264a4:	pop	{r4, r5, r6, pc}
   264a8:	andeq	r1, r9, r0, lsr #15
   264ac:	push	{r4, r5, r6, lr}
   264b0:	mov	r5, r1
   264b4:	mov	r4, r0
   264b8:	bl	26130 <fputs@plt+0x15068>
   264bc:	subs	r1, r0, #0
   264c0:	bne	264fc <fputs@plt+0x15434>
   264c4:	mov	r0, r4
   264c8:	bl	13df4 <fputs@plt+0x2d2c>
   264cc:	cmp	r5, #0
   264d0:	ldr	r2, [pc, #44]	; 26504 <fputs@plt+0x1543c>
   264d4:	bne	264f0 <fputs@plt+0x15428>
   264d8:	ldr	r3, [r2, #80]	; 0x50
   264dc:	cmp	r3, #0
   264e0:	ldrne	r2, [r3, #12]
   264e4:	strne	r2, [r4, #12]
   264e8:	strne	r4, [r3, #12]
   264ec:	bne	264fc <fputs@plt+0x15434>
   264f0:	ldr	r3, [r2, #80]	; 0x50
   264f4:	str	r4, [r2, #80]	; 0x50
   264f8:	str	r3, [r4, #12]
   264fc:	mov	r0, r1
   26500:	pop	{r4, r5, r6, pc}
   26504:	andeq	r1, r9, r0, lsr #15
   26508:	push	{r4, lr}
   2650c:	mov	r1, #1
   26510:	ldr	r4, [pc, #48]	; 26548 <fputs@plt+0x15480>
   26514:	add	r0, r4, #4
   26518:	bl	264ac <fputs@plt+0x153e4>
   2651c:	mov	r1, #0
   26520:	add	r0, r4, #92	; 0x5c
   26524:	bl	264ac <fputs@plt+0x153e4>
   26528:	mov	r1, #0
   2652c:	add	r0, r4, #180	; 0xb4
   26530:	bl	264ac <fputs@plt+0x153e4>
   26534:	mov	r1, #0
   26538:	add	r0, r4, #268	; 0x10c
   2653c:	bl	264ac <fputs@plt+0x153e4>
   26540:	mov	r0, #0
   26544:	pop	{r4, pc}
   26548:	strdeq	fp, [r8], -r0
   2654c:	push	{r4, lr}
   26550:	mov	r4, r0
   26554:	bl	26130 <fputs@plt+0x15068>
   26558:	cmp	r4, #0
   2655c:	movle	r3, #0
   26560:	movgt	r3, #1
   26564:	cmp	r0, #0
   26568:	movne	r3, #0
   2656c:	cmp	r3, #0
   26570:	beq	26584 <fputs@plt+0x154bc>
   26574:	mov	r0, r4
   26578:	asr	r1, r4, #31
   2657c:	pop	{r4, lr}
   26580:	b	1de8c <fputs@plt+0xcdc4>
   26584:	mov	r0, r3
   26588:	pop	{r4, pc}
   2658c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26590:	mov	r6, r2
   26594:	ldr	r2, [r0, #8]
   26598:	sub	sp, sp, #84	; 0x54
   2659c:	cmp	r2, #0
   265a0:	mov	r4, r0
   265a4:	mov	r5, r1
   265a8:	ble	265c8 <fputs@plt+0x15500>
   265ac:	ldrd	r0, [sp, #120]	; 0x78
   265b0:	asr	r3, r2, #31
   265b4:	adds	r0, r0, r6
   265b8:	adc	r1, r1, r6, asr #31
   265bc:	cmp	r2, r0
   265c0:	sbcs	r3, r3, r1
   265c4:	blt	265f0 <fputs@plt+0x15528>
   265c8:	mov	r8, r6
   265cc:	cmp	r8, #0
   265d0:	bgt	266b8 <fputs@plt+0x155f0>
   265d4:	ldr	r3, [sp, #120]	; 0x78
   265d8:	mov	fp, #0
   265dc:	add	r6, r6, r3
   265e0:	str	r6, [r4, #12]
   265e4:	mov	r0, fp
   265e8:	add	sp, sp, #84	; 0x54
   265ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   265f0:	mov	r2, #72	; 0x48
   265f4:	mov	r1, r4
   265f8:	add	r0, sp, #8
   265fc:	bl	10f3c <memcpy@plt>
   26600:	mov	r2, #72	; 0x48
   26604:	mov	r1, #0
   26608:	mov	r0, r4
   2660c:	bl	10eac <memset@plt>
   26610:	mov	r3, #0
   26614:	str	r3, [sp]
   26618:	mov	r2, r4
   2661c:	ldr	r3, [sp, #64]	; 0x40
   26620:	ldr	r1, [sp, #72]	; 0x48
   26624:	ldr	r0, [sp, #68]	; 0x44
   26628:	bl	13dc4 <fputs@plt+0x2cfc>
   2662c:	subs	fp, r0, #0
   26630:	bne	26748 <fputs@plt+0x15680>
   26634:	ldr	sl, [sp, #12]
   26638:	ldr	r7, [sp, #24]
   2663c:	mov	r8, #0
   26640:	mov	r9, #0
   26644:	cmp	r7, #0
   26648:	bne	26674 <fputs@plt+0x155ac>
   2664c:	add	r0, sp, #24
   26650:	bl	1b2c8 <fputs@plt+0xa200>
   26654:	ldrd	r2, [sp, #120]	; 0x78
   26658:	mov	r1, r5
   2665c:	mov	r0, r4
   26660:	strd	r2, [sp]
   26664:	mov	r2, r6
   26668:	bl	13d4c <fputs@plt+0x2c84>
   2666c:	mov	fp, r0
   26670:	b	265e4 <fputs@plt+0x1551c>
   26674:	ldrd	r2, [sp, #32]
   26678:	adds	r0, r8, sl
   2667c:	adc	r1, r9, sl, asr #31
   26680:	cmp	r2, r0
   26684:	sbcs	r1, r3, r1
   26688:	sublt	sl, r2, r8
   2668c:	strd	r8, [sp]
   26690:	mov	r2, sl
   26694:	add	r1, r7, #4
   26698:	mov	r0, r4
   2669c:	bl	13d4c <fputs@plt+0x2c84>
   266a0:	subs	fp, r0, #0
   266a4:	bne	26748 <fputs@plt+0x15680>
   266a8:	adds	r8, r8, sl
   266ac:	adc	r9, r9, sl, asr #31
   266b0:	ldr	r7, [r7]
   266b4:	b	26644 <fputs@plt+0x1557c>
   266b8:	ldr	r9, [r4, #4]
   266bc:	ldrd	r0, [r4, #24]
   266c0:	mov	r2, r9
   266c4:	asr	r3, r9, #31
   266c8:	bl	704fc <fputs@plt+0x5f434>
   266cc:	sub	r7, r9, r2
   266d0:	cmp	r7, r8
   266d4:	movge	r7, r8
   266d8:	cmp	r2, #0
   266dc:	mov	sl, r2
   266e0:	bne	2670c <fputs@plt+0x15644>
   266e4:	add	r0, r9, #4
   266e8:	ldr	fp, [r4, #32]
   266ec:	bl	2654c <fputs@plt+0x15484>
   266f0:	cmp	r0, #0
   266f4:	beq	26740 <fputs@plt+0x15678>
   266f8:	cmp	fp, #0
   266fc:	str	sl, [r0]
   26700:	strne	r0, [fp]
   26704:	streq	r0, [r4, #16]
   26708:	str	r0, [r4, #32]
   2670c:	ldr	r0, [r4, #32]
   26710:	mov	r2, r7
   26714:	add	r0, r0, #4
   26718:	mov	r1, r5
   2671c:	add	r0, r0, sl
   26720:	bl	10f3c <memcpy@plt>
   26724:	ldrd	r2, [r4, #24]
   26728:	add	r5, r5, r7
   2672c:	sub	r8, r8, r7
   26730:	adds	r2, r2, r7
   26734:	adc	r3, r3, r7, asr #31
   26738:	strd	r2, [r4, #24]
   2673c:	b	265cc <fputs@plt+0x15504>
   26740:	ldr	fp, [pc, #28]	; 26764 <fputs@plt+0x1569c>
   26744:	b	265e4 <fputs@plt+0x1551c>
   26748:	mov	r0, r4
   2674c:	bl	13d10 <fputs@plt+0x2c48>
   26750:	mov	r2, #72	; 0x48
   26754:	add	r1, sp, #8
   26758:	mov	r0, r4
   2675c:	bl	10f3c <memcpy@plt>
   26760:	b	265e4 <fputs@plt+0x1551c>
   26764:	andeq	r0, r0, sl, lsl #24
   26768:	push	{r4, r5, r6, lr}
   2676c:	mov	r4, r0
   26770:	mov	r5, r1
   26774:	bl	26130 <fputs@plt+0x15068>
   26778:	cmp	r0, #0
   2677c:	bne	26790 <fputs@plt+0x156c8>
   26780:	mov	r0, r4
   26784:	mov	r1, r5
   26788:	pop	{r4, r5, r6, lr}
   2678c:	b	1de8c <fputs@plt+0xcdc4>
   26790:	mov	r0, #0
   26794:	pop	{r4, r5, r6, pc}
   26798:	push	{r4, r5, r6, lr}
   2679c:	mov	r5, r0
   267a0:	mov	r4, r1
   267a4:	bl	26130 <fputs@plt+0x15068>
   267a8:	cmp	r0, #0
   267ac:	bne	267c4 <fputs@plt+0x156fc>
   267b0:	bic	r2, r4, r4, asr #31
   267b4:	mov	r0, r5
   267b8:	asr	r3, r2, #31
   267bc:	pop	{r4, r5, r6, lr}
   267c0:	b	20fc8 <fputs@plt+0xff00>
   267c4:	mov	r0, #0
   267c8:	pop	{r4, r5, r6, pc}
   267cc:	push	{r4, r6, r7, lr}
   267d0:	mov	r4, r0
   267d4:	mov	r6, r2
   267d8:	mov	r7, r3
   267dc:	bl	26130 <fputs@plt+0x15068>
   267e0:	cmp	r0, #0
   267e4:	bne	267fc <fputs@plt+0x15734>
   267e8:	mov	r2, r6
   267ec:	mov	r3, r7
   267f0:	mov	r0, r4
   267f4:	pop	{r4, r6, r7, lr}
   267f8:	b	20fc8 <fputs@plt+0xff00>
   267fc:	mov	r0, #0
   26800:	pop	{r4, r6, r7, pc}
   26804:	push	{r4, r5, r6, r7, r8, lr}
   26808:	ldrb	ip, [r0, #69]	; 0x45
   2680c:	cmp	ip, #0
   26810:	movne	r6, #0
   26814:	bne	26868 <fputs@plt+0x157a0>
   26818:	mov	r5, r1
   2681c:	ldr	r1, [r0, #288]	; 0x120
   26820:	mov	r4, r0
   26824:	cmp	r1, r5
   26828:	mov	r6, r2
   2682c:	mov	r7, r3
   26830:	bhi	26870 <fputs@plt+0x157a8>
   26834:	ldr	r1, [r0, #292]	; 0x124
   26838:	cmp	r1, r5
   2683c:	bls	26870 <fputs@plt+0x157a8>
   26840:	bl	1ed14 <fputs@plt+0xdc4c>
   26844:	subs	r6, r0, #0
   26848:	beq	26868 <fputs@plt+0x157a0>
   2684c:	add	r3, r4, #260	; 0x104
   26850:	mov	r1, r5
   26854:	ldrh	r2, [r3]
   26858:	bl	10f3c <memcpy@plt>
   2685c:	mov	r1, r5
   26860:	mov	r0, r4
   26864:	bl	1d524 <fputs@plt+0xc45c>
   26868:	mov	r0, r6
   2686c:	pop	{r4, r5, r6, r7, r8, pc}
   26870:	mov	r2, r6
   26874:	mov	r3, r7
   26878:	mov	r0, r5
   2687c:	bl	267cc <fputs@plt+0x15704>
   26880:	subs	r6, r0, #0
   26884:	bne	26868 <fputs@plt+0x157a0>
   26888:	mov	r0, r4
   2688c:	bl	1a2d0 <fputs@plt+0x9208>
   26890:	b	26868 <fputs@plt+0x157a0>
   26894:	cmp	r1, #0
   26898:	bne	268a0 <fputs@plt+0x157d8>
   2689c:	b	1ed14 <fputs@plt+0xdc4c>
   268a0:	push	{r4, r5}
   268a4:	mov	r5, r3
   268a8:	ldr	r3, [r0, #288]	; 0x120
   268ac:	mov	ip, r0
   268b0:	cmp	r3, r1
   268b4:	mov	r4, r2
   268b8:	bhi	268c8 <fputs@plt+0x15800>
   268bc:	ldr	r3, [r0, #292]	; 0x124
   268c0:	cmp	r3, r1
   268c4:	bhi	268dc <fputs@plt+0x15814>
   268c8:	mov	r2, r4
   268cc:	mov	r3, r5
   268d0:	mov	r0, ip
   268d4:	pop	{r4, r5}
   268d8:	b	26804 <fputs@plt+0x1573c>
   268dc:	add	r3, r0, #260	; 0x104
   268e0:	ldrh	r2, [r3]
   268e4:	mov	r3, #0
   268e8:	cmp	r5, r3
   268ec:	cmpeq	r4, r2
   268f0:	bhi	268c8 <fputs@plt+0x15800>
   268f4:	mov	r0, r1
   268f8:	pop	{r4, r5}
   268fc:	bx	lr
   26900:	push	{r4, r5, r6, lr}
   26904:	mov	r5, r0
   26908:	mov	r6, r1
   2690c:	bl	26894 <fputs@plt+0x157cc>
   26910:	subs	r4, r0, #0
   26914:	bne	26924 <fputs@plt+0x1585c>
   26918:	mov	r1, r6
   2691c:	mov	r0, r5
   26920:	bl	1d524 <fputs@plt+0xc45c>
   26924:	mov	r0, r4
   26928:	pop	{r4, r5, r6, pc}
   2692c:	ldr	r3, [r0, #24]
   26930:	push	{r4, r5, r6, r7, r8, lr}
   26934:	cmp	r3, r1
   26938:	mov	r4, r0
   2693c:	mov	r8, r2
   26940:	bge	269f0 <fputs@plt+0x15928>
   26944:	cmp	r1, #32
   26948:	movlt	r1, #32
   2694c:	cmp	r2, #0
   26950:	mov	r6, r1
   26954:	asr	r7, r1, #31
   26958:	beq	269b4 <fputs@plt+0x158ec>
   2695c:	cmp	r3, #0
   26960:	ble	269c8 <fputs@plt+0x15900>
   26964:	ldr	r1, [r0, #16]
   26968:	ldr	r3, [r0, #20]
   2696c:	cmp	r1, r3
   26970:	bne	269bc <fputs@plt+0x158f4>
   26974:	mov	r2, r6
   26978:	mov	r3, r7
   2697c:	ldr	r0, [r0, #32]
   26980:	bl	26900 <fputs@plt+0x15838>
   26984:	mov	r8, #0
   26988:	str	r0, [r4, #20]
   2698c:	str	r0, [r4, #16]
   26990:	ldr	r5, [r4, #20]
   26994:	cmp	r5, #0
   26998:	bne	269e0 <fputs@plt+0x15918>
   2699c:	mov	r0, r4
   269a0:	bl	23e28 <fputs@plt+0x12d60>
   269a4:	str	r5, [r4, #16]
   269a8:	str	r5, [r4, #24]
   269ac:	mov	r0, #7
   269b0:	pop	{r4, r5, r6, r7, r8, pc}
   269b4:	cmp	r3, #0
   269b8:	ble	269c8 <fputs@plt+0x15900>
   269bc:	ldr	r1, [r4, #20]
   269c0:	ldr	r0, [r4, #32]
   269c4:	bl	1d524 <fputs@plt+0xc45c>
   269c8:	mov	r2, r6
   269cc:	mov	r3, r7
   269d0:	ldr	r0, [r4, #32]
   269d4:	bl	1f930 <fputs@plt+0xe868>
   269d8:	str	r0, [r4, #20]
   269dc:	b	26990 <fputs@plt+0x158c8>
   269e0:	mov	r1, r5
   269e4:	ldr	r0, [r4, #32]
   269e8:	bl	1d4c4 <fputs@plt+0xc3fc>
   269ec:	str	r0, [r4, #24]
   269f0:	cmp	r8, #0
   269f4:	beq	26a18 <fputs@plt+0x15950>
   269f8:	ldr	r1, [r4, #16]
   269fc:	cmp	r1, #0
   26a00:	beq	26a18 <fputs@plt+0x15950>
   26a04:	ldr	r0, [r4, #20]
   26a08:	cmp	r1, r0
   26a0c:	beq	26a18 <fputs@plt+0x15950>
   26a10:	ldr	r2, [r4, #12]
   26a14:	bl	10f3c <memcpy@plt>
   26a18:	ldrh	r3, [r4, #8]
   26a1c:	tst	r3, #1024	; 0x400
   26a20:	beq	26a30 <fputs@plt+0x15968>
   26a24:	ldr	r3, [r4, #36]	; 0x24
   26a28:	ldr	r0, [r4, #16]
   26a2c:	blx	r3
   26a30:	ldr	r3, [r4, #20]
   26a34:	mov	r0, #0
   26a38:	str	r3, [r4, #16]
   26a3c:	ldrh	r3, [r4, #8]
   26a40:	bic	r3, r3, #7168	; 0x1c00
   26a44:	strh	r3, [r4, #8]
   26a48:	pop	{r4, r5, r6, r7, r8, pc}
   26a4c:	ldr	r2, [r0, #24]
   26a50:	cmp	r2, r1
   26a54:	bge	26a60 <fputs@plt+0x15998>
   26a58:	mov	r2, #0
   26a5c:	b	2692c <fputs@plt+0x15864>
   26a60:	ldr	r2, [r0, #20]
   26a64:	str	r2, [r0, #16]
   26a68:	ldrh	r2, [r0, #8]
   26a6c:	and	r2, r2, #13
   26a70:	strh	r2, [r0, #8]
   26a74:	mov	r0, #0
   26a78:	bx	lr
   26a7c:	push	{r4, r5, r6, lr}
   26a80:	subs	r6, r1, #0
   26a84:	ldr	r4, [r0, #8]
   26a88:	bgt	26aa4 <fputs@plt+0x159dc>
   26a8c:	mov	r0, r4
   26a90:	bl	23e28 <fputs@plt+0x12d60>
   26a94:	mov	r3, #0
   26a98:	str	r3, [r4, #16]
   26a9c:	ldr	r0, [r4, #16]
   26aa0:	pop	{r4, r5, r6, pc}
   26aa4:	mov	r5, r0
   26aa8:	mov	r0, r4
   26aac:	bl	26a4c <fputs@plt+0x15984>
   26ab0:	mov	r3, #8192	; 0x2000
   26ab4:	ldr	r0, [r4, #16]
   26ab8:	strh	r3, [r4, #8]
   26abc:	ldr	r3, [r5, #4]
   26ac0:	cmp	r0, #0
   26ac4:	str	r3, [r4]
   26ac8:	beq	26a9c <fputs@plt+0x159d4>
   26acc:	mov	r2, r6
   26ad0:	mov	r1, #0
   26ad4:	bl	10eac <memset@plt>
   26ad8:	b	26a9c <fputs@plt+0x159d4>
   26adc:	ldr	r3, [r0, #8]
   26ae0:	ldrh	r2, [r3, #8]
   26ae4:	tst	r2, #8192	; 0x2000
   26ae8:	bne	26af0 <fputs@plt+0x15a28>
   26aec:	b	26a7c <fputs@plt+0x159b4>
   26af0:	ldr	r0, [r3, #16]
   26af4:	bx	lr
   26af8:	push	{r4, lr}
   26afc:	mov	r1, #0
   26b00:	mov	r4, r0
   26b04:	bl	26adc <fputs@plt+0x15a14>
   26b08:	cmp	r0, #0
   26b0c:	moveq	r2, #0
   26b10:	moveq	r3, #0
   26b14:	ldrdne	r2, [r0]
   26b18:	mov	r0, r4
   26b1c:	pop	{r4, lr}
   26b20:	b	252f4 <fputs@plt+0x1422c>
   26b24:	push	{r4, r5, r6, lr}
   26b28:	mov	r5, r1
   26b2c:	mov	r1, #8
   26b30:	mov	r4, r2
   26b34:	bl	26adc <fputs@plt+0x15a14>
   26b38:	cmp	r5, #0
   26b3c:	beq	26b60 <fputs@plt+0x15a98>
   26b40:	ldr	r3, [r4]
   26b44:	ldrh	r3, [r3, #8]
   26b48:	and	r2, r3, #31
   26b4c:	ldr	r3, [pc, #40]	; 26b7c <fputs@plt+0x15ab4>
   26b50:	add	r3, r3, r2
   26b54:	ldrb	r3, [r3, #3069]	; 0xbfd
   26b58:	cmp	r3, #5
   26b5c:	popeq	{r4, r5, r6, pc}
   26b60:	cmp	r0, #0
   26b64:	popeq	{r4, r5, r6, pc}
   26b68:	ldrd	r2, [r0]
   26b6c:	adds	r2, r2, #1
   26b70:	adc	r3, r3, #0
   26b74:	strd	r2, [r0]
   26b78:	pop	{r4, r5, r6, pc}
   26b7c:			; <UNDEFINED> instruction: 0x00072ab8
   26b80:	push	{r4, r5, r6, lr}
   26b84:	mov	r1, #0
   26b88:	mov	r5, r0
   26b8c:	bl	26adc <fputs@plt+0x15a14>
   26b90:	subs	r4, r0, #0
   26b94:	popeq	{r4, r5, r6, pc}
   26b98:	ldrd	r0, [r4, #16]
   26b9c:	cmp	r0, #1
   26ba0:	sbcs	r3, r1, #0
   26ba4:	poplt	{r4, r5, r6, pc}
   26ba8:	bl	7049c <fputs@plt+0x5f3d4>
   26bac:	vldr	d0, [r4]
   26bb0:	vmov	d7, r0, r1
   26bb4:	mov	r0, r5
   26bb8:	pop	{r4, r5, r6, lr}
   26bbc:	vdiv.f64	d0, d0, d7
   26bc0:	b	2528c <fputs@plt+0x141c4>
   26bc4:	push	{r4, lr}
   26bc8:	mov	r1, #0
   26bcc:	mov	r4, r0
   26bd0:	bl	26adc <fputs@plt+0x15a14>
   26bd4:	cmp	r0, #0
   26bd8:	vldrne	d0, [r0]
   26bdc:	vldreq	d0, [pc, #12]	; 26bf0 <fputs@plt+0x15b28>
   26be0:	mov	r0, r4
   26be4:	pop	{r4, lr}
   26be8:	b	2528c <fputs@plt+0x141c4>
   26bec:	nop			; (mov r0, r0)
	...
   26bf8:	push	{r4, r5, r6, r8, r9, lr}
   26bfc:	mov	r1, #32
   26c00:	mov	r5, r2
   26c04:	bl	26adc <fputs@plt+0x15a14>
   26c08:	mov	r4, r0
   26c0c:	ldr	r0, [r5]
   26c10:	bl	257bc <fputs@plt+0x146f4>
   26c14:	cmp	r4, #0
   26c18:	cmpne	r0, #5
   26c1c:	popeq	{r4, r5, r6, r8, r9, pc}
   26c20:	ldrd	r2, [r4, #16]
   26c24:	mov	r6, r0
   26c28:	ldr	r0, [r5]
   26c2c:	adds	r2, r2, #1
   26c30:	adc	r3, r3, #0
   26c34:	cmp	r6, #1
   26c38:	strd	r2, [r4, #16]
   26c3c:	bne	26c8c <fputs@plt+0x15bc4>
   26c40:	bl	1afb8 <fputs@plt+0x9ef0>
   26c44:	mov	r8, r0
   26c48:	mov	r9, r1
   26c4c:	bl	7049c <fputs@plt+0x5f3d4>
   26c50:	vldr	d7, [r4]
   26c54:	ldrb	r2, [r4, #25]
   26c58:	ldrb	r3, [r4, #24]
   26c5c:	orrs	r3, r2, r3
   26c60:	vmov	d6, r0, r1
   26c64:	vadd.f64	d7, d7, d6
   26c68:	vstr	d7, [r4]
   26c6c:	popne	{r4, r5, r6, r8, r9, pc}
   26c70:	mov	r2, r8
   26c74:	mov	r3, r9
   26c78:	add	r0, r4, #8
   26c7c:	bl	14cf8 <fputs@plt+0x3c30>
   26c80:	cmp	r0, #0
   26c84:	strbne	r6, [r4, #24]
   26c88:	pop	{r4, r5, r6, r8, r9, pc}
   26c8c:	bl	1b0bc <fputs@plt+0x9ff4>
   26c90:	vldr	d7, [r4]
   26c94:	mov	r3, #1
   26c98:	strb	r3, [r4, #25]
   26c9c:	vadd.f64	d0, d7, d0
   26ca0:	vstr	d0, [r4]
   26ca4:	pop	{r4, r5, r6, r8, r9, pc}
   26ca8:	push	{r4, r5, r6, lr}
   26cac:	ldrh	r5, [r0, #8]
   26cb0:	ands	r5, r5, #16384	; 0x4000
   26cb4:	beq	26d18 <fputs@plt+0x15c50>
   26cb8:	ldr	r1, [r0, #12]
   26cbc:	ldr	r3, [r0]
   26cc0:	mov	r2, #1
   26cc4:	add	r1, r1, r3
   26cc8:	cmp	r1, r2
   26ccc:	movlt	r1, r2
   26cd0:	mov	r4, r0
   26cd4:	bl	2692c <fputs@plt+0x15864>
   26cd8:	subs	r5, r0, #0
   26cdc:	movne	r5, #7
   26ce0:	bne	26d18 <fputs@plt+0x15c50>
   26ce4:	ldr	r3, [r4, #12]
   26ce8:	ldr	r0, [r4, #16]
   26cec:	ldr	r2, [r4]
   26cf0:	add	r0, r0, r3
   26cf4:	mov	r1, r5
   26cf8:	bl	10eac <memset@plt>
   26cfc:	ldr	r3, [r4, #12]
   26d00:	ldr	r2, [r4]
   26d04:	add	r3, r3, r2
   26d08:	str	r3, [r4, #12]
   26d0c:	ldrh	r3, [r4, #8]
   26d10:	bic	r3, r3, #16896	; 0x4200
   26d14:	strh	r3, [r4, #8]
   26d18:	mov	r0, r5
   26d1c:	pop	{r4, r5, r6, pc}
   26d20:	ldrh	r3, [r0, #8]
   26d24:	push	{r4, lr}
   26d28:	mov	r4, r0
   26d2c:	tst	r3, #16384	; 0x4000
   26d30:	beq	26d38 <fputs@plt+0x15c70>
   26d34:	bl	26ca8 <fputs@plt+0x15be0>
   26d38:	ldrh	r3, [r4, #8]
   26d3c:	tst	r3, #18
   26d40:	beq	26da4 <fputs@plt+0x15cdc>
   26d44:	ldr	r3, [r4, #24]
   26d48:	cmp	r3, #0
   26d4c:	beq	26d60 <fputs@plt+0x15c98>
   26d50:	ldr	r2, [r4, #16]
   26d54:	ldr	r3, [r4, #20]
   26d58:	cmp	r2, r3
   26d5c:	beq	26da4 <fputs@plt+0x15cdc>
   26d60:	ldr	r1, [r4, #12]
   26d64:	mov	r2, #1
   26d68:	add	r1, r1, #2
   26d6c:	mov	r0, r4
   26d70:	bl	2692c <fputs@plt+0x15864>
   26d74:	cmp	r0, #0
   26d78:	bne	26db8 <fputs@plt+0x15cf0>
   26d7c:	ldr	r2, [r4, #16]
   26d80:	ldr	r3, [r4, #12]
   26d84:	strb	r0, [r2, r3]
   26d88:	ldr	r3, [r4, #16]
   26d8c:	ldr	r2, [r4, #12]
   26d90:	add	r3, r3, r2
   26d94:	strb	r0, [r3, #1]
   26d98:	ldrh	r3, [r4, #8]
   26d9c:	orr	r3, r3, #512	; 0x200
   26da0:	strh	r3, [r4, #8]
   26da4:	ldrh	r3, [r4, #8]
   26da8:	mov	r0, #0
   26dac:	bic	r3, r3, #4096	; 0x1000
   26db0:	strh	r3, [r4, #8]
   26db4:	pop	{r4, pc}
   26db8:	mov	r0, #7
   26dbc:	pop	{r4, pc}
   26dc0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   26dc4:	subs	r6, r1, #0
   26dc8:	ldr	r8, [sp, #32]
   26dcc:	bne	26ddc <fputs@plt+0x15d14>
   26dd0:	bl	23e28 <fputs@plt+0x12d60>
   26dd4:	mov	r0, #0
   26dd8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   26ddc:	mov	sl, r3
   26de0:	ldr	r3, [r0, #32]
   26de4:	mov	r4, r0
   26de8:	cmp	r3, #0
   26dec:	mov	r5, r2
   26df0:	ldrne	r9, [r3, #92]	; 0x5c
   26df4:	ldreq	r9, [pc, #488]	; 26fe4 <fputs@plt+0x15f1c>
   26df8:	cmp	sl, #0
   26dfc:	beq	26fbc <fputs@plt+0x15ef4>
   26e00:	cmp	r2, #0
   26e04:	movge	r7, #2
   26e08:	bge	26fc8 <fputs@plt+0x15f00>
   26e0c:	cmp	sl, #1
   26e10:	beq	26e40 <fputs@plt+0x15d78>
   26e14:	mov	r7, #2
   26e18:	mov	r5, #0
   26e1c:	cmp	r5, r9
   26e20:	bgt	26e58 <fputs@plt+0x15d90>
   26e24:	add	r3, r6, r5
   26e28:	ldrb	r2, [r3, #1]
   26e2c:	ldrb	r3, [r6, r5]
   26e30:	orrs	r3, r2, r3
   26e34:	beq	26e58 <fputs@plt+0x15d90>
   26e38:	add	r5, r5, #2
   26e3c:	b	26e1c <fputs@plt+0x15d54>
   26e40:	mov	r0, r6
   26e44:	bl	1839c <fputs@plt+0x72d4>
   26e48:	mov	r7, #2
   26e4c:	cmp	r9, r0
   26e50:	mov	r5, r0
   26e54:	addlt	r5, r9, #1
   26e58:	cmn	r8, #1
   26e5c:	orr	r7, r7, #512	; 0x200
   26e60:	bne	26f64 <fputs@plt+0x15e9c>
   26e64:	cmp	sl, #1
   26e68:	moveq	r3, #1
   26e6c:	movne	r3, #2
   26e70:	mov	r8, r5
   26e74:	add	r5, r5, r3
   26e78:	b	26fd4 <fputs@plt+0x15f0c>
   26e7c:	cmp	r5, #32
   26e80:	movge	r1, r5
   26e84:	movlt	r1, #32
   26e88:	mov	r0, r4
   26e8c:	bl	26a4c <fputs@plt+0x15984>
   26e90:	cmp	r0, #0
   26e94:	beq	26ea0 <fputs@plt+0x15dd8>
   26e98:	mov	r0, #7
   26e9c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   26ea0:	mov	r2, r5
   26ea4:	mov	r1, r6
   26ea8:	ldr	r0, [r4, #16]
   26eac:	bl	10f3c <memcpy@plt>
   26eb0:	mov	r5, r8
   26eb4:	cmp	sl, #0
   26eb8:	moveq	sl, #1
   26ebc:	cmp	sl, #1
   26ec0:	cmpne	r5, #1
   26ec4:	str	r5, [r4, #12]
   26ec8:	strh	r7, [r4, #8]
   26ecc:	strb	sl, [r4, #10]
   26ed0:	ble	26f58 <fputs@plt+0x15e90>
   26ed4:	ldr	r3, [r4, #16]
   26ed8:	ldrb	r2, [r3]
   26edc:	ldrb	r3, [r3, #1]
   26ee0:	cmp	r2, #254	; 0xfe
   26ee4:	cmpeq	r3, #255	; 0xff
   26ee8:	moveq	r6, #3
   26eec:	movne	r6, #0
   26ef0:	cmp	r2, #255	; 0xff
   26ef4:	cmpeq	r3, #254	; 0xfe
   26ef8:	beq	26fb4 <fputs@plt+0x15eec>
   26efc:	cmp	r6, #0
   26f00:	beq	26f58 <fputs@plt+0x15e90>
   26f04:	mov	r0, r4
   26f08:	bl	26d20 <fputs@plt+0x15c58>
   26f0c:	subs	r7, r0, #0
   26f10:	bne	26e98 <fputs@plt+0x15dd0>
   26f14:	ldr	r2, [r4, #12]
   26f18:	ldr	r0, [r4, #16]
   26f1c:	sub	r2, r2, #2
   26f20:	str	r2, [r4, #12]
   26f24:	add	r1, r0, #2
   26f28:	bl	11014 <memmove@plt>
   26f2c:	ldr	r2, [r4, #16]
   26f30:	ldr	r3, [r4, #12]
   26f34:	strb	r7, [r2, r3]
   26f38:	ldr	r3, [r4, #16]
   26f3c:	ldr	r2, [r4, #12]
   26f40:	add	r3, r3, r2
   26f44:	strb	r7, [r3, #1]
   26f48:	ldrh	r3, [r4, #8]
   26f4c:	strb	r6, [r4, #10]
   26f50:	orr	r3, r3, #512	; 0x200
   26f54:	strh	r3, [r4, #8]
   26f58:	cmp	r9, r5
   26f5c:	blt	26fdc <fputs@plt+0x15f14>
   26f60:	b	26dd4 <fputs@plt+0x15d0c>
   26f64:	ldr	r3, [pc, #124]	; 26fe8 <fputs@plt+0x15f20>
   26f68:	mov	r0, r4
   26f6c:	cmp	r8, r3
   26f70:	bne	26f94 <fputs@plt+0x15ecc>
   26f74:	bl	23bac <fputs@plt+0x12ae4>
   26f78:	str	r6, [r4, #16]
   26f7c:	str	r6, [r4, #20]
   26f80:	mov	r1, r6
   26f84:	ldr	r0, [r4, #32]
   26f88:	bl	1d4c4 <fputs@plt+0xc3fc>
   26f8c:	str	r0, [r4, #24]
   26f90:	b	26eb4 <fputs@plt+0x15dec>
   26f94:	bl	23bac <fputs@plt+0x12ae4>
   26f98:	cmp	r8, #0
   26f9c:	str	r8, [r4, #36]	; 0x24
   26fa0:	moveq	r8, #2048	; 0x800
   26fa4:	movne	r8, #1024	; 0x400
   26fa8:	str	r6, [r4, #16]
   26fac:	orr	r7, r8, r7
   26fb0:	b	26eb4 <fputs@plt+0x15dec>
   26fb4:	mov	r6, #2
   26fb8:	b	26f04 <fputs@plt+0x15e3c>
   26fbc:	cmp	r2, #0
   26fc0:	mov	r7, #16
   26fc4:	blt	26e18 <fputs@plt+0x15d50>
   26fc8:	cmn	r8, #1
   26fcc:	bne	26f64 <fputs@plt+0x15e9c>
   26fd0:	mov	r8, r5
   26fd4:	cmp	r9, r8
   26fd8:	bge	26e7c <fputs@plt+0x15db4>
   26fdc:	mov	r0, #18
   26fe0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   26fe4:	blcc	fe6d97ec <stderr@@GLIBC_2.4+0xfe64da9c>
   26fe8:	muleq	r1, r8, lr
   26fec:	mov	r3, #1
   26ff0:	mvn	ip, #0
   26ff4:	push	{r0, r1, r2, lr}
   26ff8:	str	r3, [r0, #20]
   26ffc:	strb	r3, [r0, #25]
   27000:	str	ip, [sp]
   27004:	ldr	r0, [r0]
   27008:	bl	26dc0 <fputs@plt+0x15cf8>
   2700c:	add	sp, sp, #12
   27010:	pop	{pc}		; (ldr pc, [sp], #4)
   27014:	push	{r4, r5, r6, lr}
   27018:	sub	sp, sp, #144	; 0x90
   2701c:	mov	r4, r0
   27020:	mov	r6, r1
   27024:	mov	r5, r2
   27028:	mov	r1, #0
   2702c:	mov	r2, #44	; 0x2c
   27030:	add	r0, sp, #4
   27034:	bl	10eac <memset@plt>
   27038:	mov	ip, r4
   2703c:	add	lr, sp, #48	; 0x30
   27040:	ldm	ip!, {r0, r1, r2, r3}
   27044:	stmia	lr!, {r0, r1, r2, r3}
   27048:	ldm	ip!, {r0, r1, r2, r3}
   2704c:	stmia	lr!, {r0, r1, r2, r3}
   27050:	ldm	ip, {r0, r1, r2, r3}
   27054:	stm	lr, {r0, r1, r2, r3}
   27058:	add	r0, sp, #48	; 0x30
   2705c:	bl	1de68 <fputs@plt+0xcda0>
   27060:	ldr	r3, [sp, #56]	; 0x38
   27064:	sub	r3, r3, #1968	; 0x7b0
   27068:	sub	r3, r3, #3
   2706c:	cmp	r3, #66	; 0x42
   27070:	bls	27188 <fputs@plt+0x160c0>
   27074:	mov	r3, #2000	; 0x7d0
   27078:	str	r3, [sp, #56]	; 0x38
   2707c:	mov	r3, #1
   27080:	str	r3, [sp, #60]	; 0x3c
   27084:	str	r3, [sp, #64]	; 0x40
   27088:	mov	r3, #0
   2708c:	str	r3, [sp, #68]	; 0x44
   27090:	str	r3, [sp, #72]	; 0x48
   27094:	mov	r2, #0
   27098:	mov	r3, #0
   2709c:	strd	r2, [sp, #80]	; 0x50
   270a0:	mov	r3, #0
   270a4:	add	r0, sp, #48	; 0x30
   270a8:	str	r3, [sp, #76]	; 0x4c
   270ac:	strb	r3, [sp, #90]	; 0x5a
   270b0:	bl	19a90 <fputs@plt+0x89c8>
   270b4:	mov	r2, #1000	; 0x3e8
   270b8:	mov	r3, #0
   270bc:	ldrd	r0, [sp, #48]	; 0x30
   270c0:	bl	704fc <fputs@plt+0x5f434>
   270c4:	ldr	r3, [pc, #260]	; 271d0 <fputs@plt+0x16108>
   270c8:	add	r3, r0, r3
   270cc:	add	r0, sp, #144	; 0x90
   270d0:	str	r3, [r0, #-144]!	; 0xffffff70
   270d4:	bl	10e28 <localtime@plt>
   270d8:	ldr	r3, [pc, #244]	; 271d4 <fputs@plt+0x1610c>
   270dc:	ldr	r4, [r3, #268]	; 0x10c
   270e0:	cmp	r4, #0
   270e4:	bne	271a4 <fputs@plt+0x160dc>
   270e8:	cmp	r0, #0
   270ec:	beq	271a4 <fputs@plt+0x160dc>
   270f0:	mov	lr, r0
   270f4:	add	ip, sp, #4
   270f8:	ldm	lr!, {r0, r1, r2, r3}
   270fc:	stmia	ip!, {r0, r1, r2, r3}
   27100:	ldm	lr!, {r0, r1, r2, r3}
   27104:	stmia	ip!, {r0, r1, r2, r3}
   27108:	ldr	r3, [sp, #24]
   2710c:	ldm	lr, {r0, r1, r2}
   27110:	add	r3, r3, #1888	; 0x760
   27114:	add	r3, r3, #12
   27118:	str	r3, [sp, #104]	; 0x68
   2711c:	ldr	r3, [sp, #20]
   27120:	stm	ip, {r0, r1, r2}
   27124:	add	r3, r3, #1
   27128:	str	r3, [sp, #108]	; 0x6c
   2712c:	ldr	r3, [sp, #16]
   27130:	add	r0, sp, #96	; 0x60
   27134:	str	r3, [sp, #112]	; 0x70
   27138:	ldr	r3, [sp, #12]
   2713c:	str	r3, [sp, #116]	; 0x74
   27140:	ldr	r3, [sp, #8]
   27144:	str	r3, [sp, #120]	; 0x78
   27148:	vldr	s15, [sp, #4]
   2714c:	mov	r3, #1
   27150:	strb	r3, [sp, #136]	; 0x88
   27154:	strb	r3, [sp, #137]	; 0x89
   27158:	vcvt.f64.s32	d7, s15
   2715c:	strb	r4, [sp, #138]	; 0x8a
   27160:	strb	r4, [sp, #139]	; 0x8b
   27164:	vstr	d7, [sp, #128]	; 0x80
   27168:	bl	19a90 <fputs@plt+0x89c8>
   2716c:	ldrd	r2, [sp, #48]	; 0x30
   27170:	ldrd	r0, [sp, #96]	; 0x60
   27174:	str	r4, [r5]
   27178:	subs	r0, r0, r2
   2717c:	sbc	r1, r1, r3
   27180:	add	sp, sp, #144	; 0x90
   27184:	pop	{r4, r5, r6, pc}
   27188:	vldr	d7, [sp, #80]	; 0x50
   2718c:	vldr	d6, [pc, #52]	; 271c8 <fputs@plt+0x16100>
   27190:	vadd.f64	d7, d7, d6
   27194:	vcvt.s32.f64	s14, d7
   27198:	vcvt.f64.s32	d7, s14
   2719c:	vstr	d7, [sp, #80]	; 0x50
   271a0:	b	270a0 <fputs@plt+0x15fd8>
   271a4:	ldr	r1, [pc, #44]	; 271d8 <fputs@plt+0x16110>
   271a8:	mov	r0, r6
   271ac:	mvn	r2, #0
   271b0:	bl	26fec <fputs@plt+0x15f24>
   271b4:	mov	r3, #1
   271b8:	str	r3, [r5]
   271bc:	mov	r0, #0
   271c0:	mov	r1, #0
   271c4:	b	27180 <fputs@plt+0x160b8>
   271c8:	andeq	r0, r0, r0
   271cc:	svccc	0x00e00000
   271d0:	ldrb	r9, [ip, -r0, asr #13]
   271d4:	andeq	fp, r8, r0, lsr #2
   271d8:	muleq	r7, ip, r3
   271dc:	push	{r4, lr}
   271e0:	mov	r1, #0
   271e4:	mov	r4, r0
   271e8:	bl	26adc <fputs@plt+0x15a14>
   271ec:	cmp	r0, #0
   271f0:	popeq	{r4, pc}
   271f4:	ldrd	r2, [r0, #16]
   271f8:	cmp	r2, #1
   271fc:	sbcs	r3, r3, #0
   27200:	poplt	{r4, pc}
   27204:	ldrb	r3, [r0, #24]
   27208:	cmp	r3, #0
   2720c:	beq	27224 <fputs@plt+0x1615c>
   27210:	mov	r0, r4
   27214:	mvn	r2, #0
   27218:	ldr	r1, [pc, #48]	; 27250 <fputs@plt+0x16188>
   2721c:	pop	{r4, lr}
   27220:	b	26fec <fputs@plt+0x15f24>
   27224:	ldrb	r3, [r0, #25]
   27228:	cmp	r3, #0
   2722c:	beq	27240 <fputs@plt+0x16178>
   27230:	vldr	d0, [r0]
   27234:	mov	r0, r4
   27238:	pop	{r4, lr}
   2723c:	b	2528c <fputs@plt+0x141c4>
   27240:	ldrd	r2, [r0, #8]
   27244:	mov	r0, r4
   27248:	pop	{r4, lr}
   2724c:	b	252f4 <fputs@plt+0x1422c>
   27250:			; <UNDEFINED> instruction: 0x000763b3
   27254:	ldr	r3, [r2]
   27258:	push	{r4, lr}
   2725c:	mov	r4, r0
   27260:	ldrh	r2, [r3, #8]
   27264:	and	r1, r2, #31
   27268:	ldr	r2, [pc, #140]	; 272fc <fputs@plt+0x16234>
   2726c:	add	r2, r2, r1
   27270:	ldrb	r2, [r2, #3069]	; 0xbfd
   27274:	cmp	r2, #1
   27278:	beq	272a4 <fputs@plt+0x161dc>
   2727c:	cmp	r2, #5
   27280:	beq	272f4 <fputs@plt+0x1622c>
   27284:	mov	r0, r3
   27288:	bl	1b0bc <fputs@plt+0x9ff4>
   2728c:	mov	r0, r4
   27290:	pop	{r4, lr}
   27294:	vcmpe.f64	d0, #0.0
   27298:	vmrs	APSR_nzcv, fpscr
   2729c:	vnegmi.f64	d0, d0
   272a0:	b	2528c <fputs@plt+0x141c4>
   272a4:	mov	r0, r3
   272a8:	bl	1afb8 <fputs@plt+0x9ef0>
   272ac:	mov	r3, r1
   272b0:	cmp	r0, #0
   272b4:	sbcs	r1, r3, #0
   272b8:	mov	r2, r0
   272bc:	bge	272e8 <fputs@plt+0x16220>
   272c0:	cmp	r3, #-2147483648	; 0x80000000
   272c4:	cmpeq	r2, #0
   272c8:	bne	272e0 <fputs@plt+0x16218>
   272cc:	mov	r0, r4
   272d0:	mvn	r2, #0
   272d4:	ldr	r1, [pc, #36]	; 27300 <fputs@plt+0x16238>
   272d8:	pop	{r4, lr}
   272dc:	b	26fec <fputs@plt+0x15f24>
   272e0:	rsbs	r2, r2, #0
   272e4:	rsc	r3, r3, #0
   272e8:	mov	r0, r4
   272ec:	pop	{r4, lr}
   272f0:	b	252f4 <fputs@plt+0x1422c>
   272f4:	pop	{r4, lr}
   272f8:	b	2530c <fputs@plt+0x14244>
   272fc:			; <UNDEFINED> instruction: 0x00072ab8
   27300:			; <UNDEFINED> instruction: 0x000763b3
   27304:	mov	r3, #1
   27308:	push	{r0, r1, r2, lr}
   2730c:	str	r3, [r0, #20]
   27310:	strb	r3, [r0, #25]
   27314:	mvn	r3, #0
   27318:	str	r3, [sp]
   2731c:	mov	r3, #2
   27320:	ldr	r0, [r0]
   27324:	bl	26dc0 <fputs@plt+0x15cf8>
   27328:	add	sp, sp, #12
   2732c:	pop	{pc}		; (ldr pc, [sp], #4)
   27330:	push	{r0, r1, r4, lr}
   27334:	mov	r2, #1
   27338:	ldr	r4, [r0]
   2733c:	strb	r2, [r0, #25]
   27340:	str	r1, [r0, #20]
   27344:	ldrh	r3, [r4, #8]
   27348:	tst	r3, #1
   2734c:	beq	27374 <fputs@plt+0x162ac>
   27350:	mov	r0, r1
   27354:	bl	1c354 <fputs@plt+0xb28c>
   27358:	mov	r3, #0
   2735c:	str	r3, [sp]
   27360:	mov	r1, r0
   27364:	mov	r3, r2
   27368:	mov	r0, r4
   2736c:	mvn	r2, #0
   27370:	bl	26dc0 <fputs@plt+0x15cf8>
   27374:	add	sp, sp, #8
   27378:	pop	{r4, pc}
   2737c:	push	{r4, lr}
   27380:	mov	r4, r0
   27384:	ldr	r0, [r2]
   27388:	bl	1afb8 <fputs@plt+0x9ef0>
   2738c:	cmp	r0, #0
   27390:	mov	r3, r1
   27394:	sbcs	r1, r1, #0
   27398:	movge	r2, r0
   2739c:	movlt	r2, #0
   273a0:	movlt	r3, #0
   273a4:	mov	r0, r4
   273a8:	bl	25370 <fputs@plt+0x142a8>
   273ac:	subs	r1, r0, #0
   273b0:	popeq	{r4, pc}
   273b4:	mov	r0, r4
   273b8:	pop	{r4, lr}
   273bc:	b	27330 <fputs@plt+0x16268>
   273c0:	mov	r3, #18
   273c4:	push	{r0, r1, r2, lr}
   273c8:	mov	r2, #0
   273cc:	str	r3, [r0, #20]
   273d0:	mov	r3, #1
   273d4:	strb	r3, [r0, #25]
   273d8:	ldr	r1, [pc, #20]	; 273f4 <fputs@plt+0x1632c>
   273dc:	str	r2, [sp]
   273e0:	mvn	r2, #0
   273e4:	ldr	r0, [r0]
   273e8:	bl	26dc0 <fputs@plt+0x15cf8>
   273ec:	add	sp, sp, #12
   273f0:	pop	{pc}		; (ldr pc, [sp], #4)
   273f4:	andeq	r6, r7, r4, asr #7
   273f8:	sub	r3, r1, #1
   273fc:	cmn	r3, #3
   27400:	push	{r4, lr}
   27404:	mov	r4, r2
   27408:	bhi	27410 <fputs@plt+0x16348>
   2740c:	blx	r1
   27410:	cmp	r4, #0
   27414:	beq	27420 <fputs@plt+0x16358>
   27418:	mov	r0, r4
   2741c:	bl	273c0 <fputs@plt+0x162f8>
   27420:	mov	r0, #18
   27424:	pop	{r4, pc}
   27428:	ldr	r1, [r0]
   2742c:	push	{r4, r5, r6, lr}
   27430:	ldr	r1, [r1, #32]
   27434:	ldr	r4, [r1, #92]	; 0x5c
   27438:	cmp	r4, r2
   2743c:	asr	r5, r4, #31
   27440:	sbcs	r1, r5, r3
   27444:	bge	27458 <fputs@plt+0x16390>
   27448:	bl	273c0 <fputs@plt+0x162f8>
   2744c:	mov	r4, #0
   27450:	mov	r0, r4
   27454:	pop	{r4, r5, r6, pc}
   27458:	mov	r6, r0
   2745c:	mov	r1, r3
   27460:	mov	r0, r2
   27464:	bl	1de8c <fputs@plt+0xcdc4>
   27468:	subs	r4, r0, #0
   2746c:	bne	27450 <fputs@plt+0x16388>
   27470:	mov	r0, r6
   27474:	bl	253d4 <fputs@plt+0x1430c>
   27478:	b	27450 <fputs@plt+0x16388>
   2747c:	push	{r0, r1, r4, lr}
   27480:	mov	r4, r0
   27484:	ldr	r0, [sp, #16]
   27488:	str	r0, [sp]
   2748c:	ldr	r0, [r4]
   27490:	bl	26dc0 <fputs@plt+0x15cf8>
   27494:	cmp	r0, #18
   27498:	bne	274ac <fputs@plt+0x163e4>
   2749c:	mov	r0, r4
   274a0:	add	sp, sp, #8
   274a4:	pop	{r4, lr}
   274a8:	b	273c0 <fputs@plt+0x162f8>
   274ac:	add	sp, sp, #8
   274b0:	pop	{r4, pc}
   274b4:	push	{r0, r1, r2, lr}
   274b8:	str	r3, [sp]
   274bc:	mov	r3, #0
   274c0:	bl	2747c <fputs@plt+0x163b4>
   274c4:	add	sp, sp, #12
   274c8:	pop	{pc}		; (ldr pc, [sp], #4)
   274cc:	push	{r4, r5, r6, r7, r8, lr}
   274d0:	mov	r5, r0
   274d4:	ldr	r0, [r2]
   274d8:	mov	r4, r2
   274dc:	bl	25248 <fputs@plt+0x14180>
   274e0:	mov	r6, r0
   274e4:	ldr	r0, [r4, #4]
   274e8:	bl	25248 <fputs@plt+0x14180>
   274ec:	add	r3, r6, #1
   274f0:	bic	r4, r3, #1
   274f4:	ldr	r3, [r5]
   274f8:	add	r2, r4, #7
   274fc:	ldr	r7, [r3, #32]
   27500:	lsl	r2, r2, #3
   27504:	asr	r3, r2, #31
   27508:	mov	r8, r0
   2750c:	mov	r0, r7
   27510:	bl	1f9d8 <fputs@plt+0xe910>
   27514:	subs	r1, r0, #0
   27518:	bne	27528 <fputs@plt+0x16460>
   2751c:	mov	r0, r5
   27520:	pop	{r4, r5, r6, r7, r8, lr}
   27524:	b	253d4 <fputs@plt+0x1430c>
   27528:	mov	r3, #0
   2752c:	str	r3, [r1]
   27530:	add	r3, r1, #56	; 0x38
   27534:	str	r3, [r1, #24]
   27538:	add	r3, r3, r4, lsl #2
   2753c:	str	r7, [r1, #52]	; 0x34
   27540:	str	r6, [r1, #8]
   27544:	str	r8, [r1, #12]
   27548:	str	r3, [r1, #20]
   2754c:	mov	r0, r5
   27550:	ldr	r3, [pc, #8]	; 27560 <fputs@plt+0x16498>
   27554:	mov	r2, #56	; 0x38
   27558:	pop	{r4, r5, r6, r7, r8, lr}
   2755c:	b	274b4 <fputs@plt+0x163ec>
   27560:	andeq	sp, r1, r0, lsl #15
   27564:	push	{r0, r1, r2, lr}
   27568:	str	r3, [sp]
   2756c:	mov	r3, #1
   27570:	bl	2747c <fputs@plt+0x163b4>
   27574:	add	sp, sp, #12
   27578:	pop	{pc}		; (ldr pc, [sp], #4)
   2757c:	mov	r3, #0
   27580:	mvn	r2, #0
   27584:	ldr	r1, [pc]	; 2758c <fputs@plt+0x164c4>
   27588:	b	27564 <fputs@plt+0x1649c>
   2758c:	andeq	r6, r7, pc, asr r3
   27590:	ldr	r3, [r2]
   27594:	ldr	r1, [pc, #44]	; 275c8 <fputs@plt+0x16500>
   27598:	mvn	r2, #0
   2759c:	ldrh	r3, [r3, #8]
   275a0:	and	r3, r3, #31
   275a4:	add	r3, r1, r3
   275a8:	ldrb	r3, [r3, #3069]	; 0xbfd
   275ac:	sub	r3, r3, #1
   275b0:	cmp	r3, #3
   275b4:	addls	r1, r1, r3, lsl #2
   275b8:	ldrhi	r1, [pc, #12]	; 275cc <fputs@plt+0x16504>
   275bc:	ldrls	r1, [r1, #3272]	; 0xcc8
   275c0:	mov	r3, #0
   275c4:	b	27564 <fputs@plt+0x1649c>
   275c8:			; <UNDEFINED> instruction: 0x00072ab8
   275cc:	andeq	r6, r7, r1, asr #10
   275d0:	mov	r3, #0
   275d4:	mvn	r2, #0
   275d8:	ldr	r1, [pc]	; 275e0 <fputs@plt+0x16518>
   275dc:	b	27564 <fputs@plt+0x1649c>
   275e0:	andeq	r3, r7, r2, lsr #14
   275e4:	push	{r4, lr}
   275e8:	mov	r4, r0
   275ec:	ldr	r0, [r2]
   275f0:	bl	25248 <fputs@plt+0x14180>
   275f4:	mvn	r2, #0
   275f8:	cmp	r0, #2
   275fc:	movhi	r1, #0
   27600:	ldrls	r3, [pc, #20]	; 2761c <fputs@plt+0x16554>
   27604:	addls	r0, r3, r0, lsl #2
   27608:	mov	r3, #0
   2760c:	ldrls	r1, [r0, #3008]	; 0xbc0
   27610:	mov	r0, r4
   27614:	pop	{r4, lr}
   27618:	b	27564 <fputs@plt+0x1649c>
   2761c:			; <UNDEFINED> instruction: 0x00072ab8
   27620:	push	{r4, lr}
   27624:	mov	r1, #0
   27628:	mov	r4, r0
   2762c:	bl	26adc <fputs@plt+0x15a14>
   27630:	subs	r3, r0, #0
   27634:	popeq	{r4, pc}
   27638:	ldrb	r3, [r3, #24]
   2763c:	cmp	r3, #2
   27640:	bne	27650 <fputs@plt+0x16588>
   27644:	mov	r0, r4
   27648:	pop	{r4, lr}
   2764c:	b	273c0 <fputs@plt+0x162f8>
   27650:	cmp	r3, #1
   27654:	bne	27664 <fputs@plt+0x1659c>
   27658:	mov	r0, r4
   2765c:	pop	{r4, lr}
   27660:	b	253d4 <fputs@plt+0x1430c>
   27664:	bl	1f950 <fputs@plt+0xe888>
   27668:	ldr	r3, [pc, #16]	; 27680 <fputs@plt+0x165b8>
   2766c:	mvn	r2, #0
   27670:	mov	r1, r0
   27674:	mov	r0, r4
   27678:	pop	{r4, lr}
   2767c:	b	27564 <fputs@plt+0x1649c>
   27680:	andeq	sl, r1, r4, lsl r0
   27684:	push	{r0, r1, r2, lr}
   27688:	str	r3, [sp]
   2768c:	mov	r3, #3
   27690:	bl	2747c <fputs@plt+0x163b4>
   27694:	add	sp, sp, #12
   27698:	pop	{pc}		; (ldr pc, [sp], #4)
   2769c:	push	{r0, r1, r2, lr}
   276a0:	str	r3, [sp]
   276a4:	mov	r3, #2
   276a8:	bl	2747c <fputs@plt+0x163b4>
   276ac:	add	sp, sp, #12
   276b0:	pop	{pc}		; (ldr pc, [sp], #4)
   276b4:	b	2769c <fputs@plt+0x165d4>
   276b8:	push	{r4, r6, r7, lr}
   276bc:	mov	r7, #0
   276c0:	mvn	r6, #-2147483648	; 0x80000000
   276c4:	cmp	r3, r7
   276c8:	cmpeq	r2, r6
   276cc:	ldr	ip, [sp, #16]
   276d0:	bls	276ec <fputs@plt+0x16624>
   276d4:	mov	lr, r1
   276d8:	mov	r2, r0
   276dc:	mov	r1, ip
   276e0:	mov	r0, lr
   276e4:	pop	{r4, r6, r7, lr}
   276e8:	b	273f8 <fputs@plt+0x16330>
   276ec:	str	ip, [sp, #16]
   276f0:	mov	r3, #0
   276f4:	pop	{r4, r6, r7, lr}
   276f8:	b	2747c <fputs@plt+0x163b4>
   276fc:	push	{r4, r5, r6, r7, r8, lr}
   27700:	mov	r5, r3
   27704:	ldrb	r3, [sp, #28]
   27708:	mov	r7, #0
   2770c:	mvn	r6, #-2147483648	; 0x80000000
   27710:	cmp	r3, #4
   27714:	moveq	r3, #2
   27718:	cmp	r5, r7
   2771c:	cmpeq	r2, r6
   27720:	ldr	ip, [sp, #24]
   27724:	bls	27740 <fputs@plt+0x16678>
   27728:	mov	lr, r1
   2772c:	mov	r2, r0
   27730:	mov	r1, ip
   27734:	mov	r0, lr
   27738:	pop	{r4, r5, r6, r7, r8, lr}
   2773c:	b	273f8 <fputs@plt+0x16330>
   27740:	str	ip, [sp, #24]
   27744:	pop	{r4, r5, r6, r7, r8, lr}
   27748:	b	2747c <fputs@plt+0x163b4>
   2774c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   27750:	mov	r7, r0
   27754:	lsl	r0, r1, #2
   27758:	add	r0, r0, #1
   2775c:	sub	sp, sp, #20
   27760:	mov	r8, r1
   27764:	asr	r1, r0, #31
   27768:	mov	r9, r2
   2776c:	bl	26768 <fputs@plt+0x156a0>
   27770:	subs	r6, r0, #0
   27774:	beq	277c0 <fputs@plt+0x166f8>
   27778:	mov	r5, #0
   2777c:	ldr	fp, [pc, #280]	; 2789c <fputs@plt+0x167d4>
   27780:	ldr	sl, [pc, #280]	; 278a0 <fputs@plt+0x167d8>
   27784:	mov	r4, r6
   27788:	mov	r3, r5
   2778c:	cmp	r5, r8
   27790:	blt	277d0 <fputs@plt+0x16708>
   27794:	mov	r3, #1
   27798:	sub	r2, r4, r6
   2779c:	str	r3, [sp, #4]
   277a0:	ldr	r3, [pc, #252]	; 278a4 <fputs@plt+0x167dc>
   277a4:	mov	r1, r6
   277a8:	str	r3, [sp]
   277ac:	mov	r0, r7
   277b0:	asr	r3, r2, #31
   277b4:	bl	276fc <fputs@plt+0x16634>
   277b8:	add	sp, sp, #20
   277bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   277c0:	mov	r0, r7
   277c4:	add	sp, sp, #20
   277c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   277cc:	b	253d4 <fputs@plt+0x1430c>
   277d0:	ldr	r0, [r9, r5, lsl #2]
   277d4:	str	r3, [sp, #12]
   277d8:	bl	1afb8 <fputs@plt+0x9ef0>
   277dc:	mov	r3, #0
   277e0:	ldr	r2, [pc, #192]	; 278a8 <fputs@plt+0x167e0>
   277e4:	cmp	r1, r3
   277e8:	cmpeq	r0, r2
   277ec:	ldr	r3, [sp, #12]
   277f0:	movhi	r0, fp
   277f4:	cmp	r0, #127	; 0x7f
   277f8:	strbls	r0, [r4]
   277fc:	mov	ip, r0
   27800:	addls	r4, r4, #1
   27804:	bls	27830 <fputs@plt+0x16768>
   27808:	cmp	r0, sl
   2780c:	lsr	r2, r0, #6
   27810:	and	r0, r0, #63	; 0x3f
   27814:	bhi	27838 <fputs@plt+0x16770>
   27818:	mov	r1, r4
   2781c:	sub	r2, r2, #64	; 0x40
   27820:	sub	r0, r0, #128	; 0x80
   27824:	strb	r2, [r1], #2
   27828:	strb	r0, [r4, #1]
   2782c:	mov	r4, r1
   27830:	add	r5, r5, #1
   27834:	b	2778c <fputs@plt+0x166c4>
   27838:	cmp	ip, #65536	; 0x10000
   2783c:	lsr	r1, ip, #12
   27840:	bcs	27868 <fputs@plt+0x167a0>
   27844:	and	r2, r2, #63	; 0x3f
   27848:	sub	r1, r1, #32
   2784c:	sub	r2, r2, #128	; 0x80
   27850:	sub	r0, r0, #128	; 0x80
   27854:	strb	r1, [r4]
   27858:	strb	r2, [r4, #1]
   2785c:	strb	r0, [r4, #2]
   27860:	add	r4, r4, #3
   27864:	b	27830 <fputs@plt+0x16768>
   27868:	lsr	ip, ip, #18
   2786c:	and	r1, r1, #63	; 0x3f
   27870:	and	r2, r2, #63	; 0x3f
   27874:	sub	ip, ip, #16
   27878:	sub	r1, r1, #128	; 0x80
   2787c:	sub	r2, r2, #128	; 0x80
   27880:	sub	r0, r0, #128	; 0x80
   27884:	strb	ip, [r4]
   27888:	strb	r1, [r4, #1]
   2788c:	strb	r2, [r4, #2]
   27890:	strb	r0, [r4, #3]
   27894:	add	r4, r4, #4
   27898:	b	27830 <fputs@plt+0x16768>
   2789c:	strdeq	pc, [r0], -sp
   278a0:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   278a4:	andeq	sl, r1, r4, lsl r0
   278a8:			; <UNDEFINED> instruction: 0x0010ffff
   278ac:	ldr	ip, [r0]
   278b0:	push	{lr}		; (str lr, [sp, #-4]!)
   278b4:	mov	lr, r3
   278b8:	ldrb	ip, [ip, #69]	; 0x45
   278bc:	cmp	ip, #0
   278c0:	bne	278ec <fputs@plt+0x16824>
   278c4:	ldrh	ip, [r0, #84]	; 0x54
   278c8:	ldr	r0, [r0, #16]
   278cc:	mov	r3, #1
   278d0:	mla	ip, r2, ip, r1
   278d4:	mov	r1, lr
   278d8:	mov	lr, #40	; 0x28
   278dc:	mvn	r2, #0
   278e0:	mla	r0, lr, ip, r0
   278e4:	pop	{lr}		; (ldr lr, [sp], #4)
   278e8:	b	26dc0 <fputs@plt+0x15cf8>
   278ec:	mov	r0, #7
   278f0:	pop	{pc}		; (ldr pc, [sp], #4)
   278f4:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   278f8:	mov	r6, r0
   278fc:	mov	r5, r1
   27900:	mov	r7, r2
   27904:	bl	23c7c <fputs@plt+0x12bb4>
   27908:	mov	r4, #0
   2790c:	mov	r8, r4
   27910:	cmp	r4, r5
   27914:	blt	27920 <fputs@plt+0x16858>
   27918:	add	sp, sp, #8
   2791c:	pop	{r4, r5, r6, r7, r8, pc}
   27920:	ldr	r3, [r7, r4, lsl #2]
   27924:	mov	r1, r4
   27928:	str	r8, [sp]
   2792c:	mov	r2, #0
   27930:	mov	r0, r6
   27934:	bl	278ac <fputs@plt+0x167e4>
   27938:	add	r4, r4, #1
   2793c:	b	27910 <fputs@plt+0x16848>
   27940:	cmp	r0, #0
   27944:	bxeq	lr
   27948:	mov	ip, r3
   2794c:	push	{r0, r1, r2, lr}
   27950:	mov	r3, r2
   27954:	str	ip, [sp]
   27958:	mvn	r2, #0
   2795c:	bl	26dc0 <fputs@plt+0x15cf8>
   27960:	add	sp, sp, #12
   27964:	pop	{pc}		; (ldr pc, [sp], #4)
   27968:	ldr	r3, [r0, #44]	; 0x2c
   2796c:	push	{r4, r5, r6, lr}
   27970:	cmp	r3, #0
   27974:	ldr	r4, [r0]
   27978:	ldr	r6, [r0, #80]	; 0x50
   2797c:	beq	279dc <fputs@plt+0x16914>
   27980:	ldrb	r3, [r4, #70]	; 0x46
   27984:	mov	r5, r0
   27988:	add	r3, r3, #1
   2798c:	strb	r3, [r4, #70]	; 0x46
   27990:	bl	13e4c <fputs@plt+0x2d84>
   27994:	ldr	r3, [r4, #240]	; 0xf0
   27998:	cmp	r3, #0
   2799c:	bne	279ac <fputs@plt+0x168e4>
   279a0:	mov	r0, r4
   279a4:	bl	1fa00 <fputs@plt+0xe938>
   279a8:	str	r0, [r4, #240]	; 0xf0
   279ac:	mvn	r3, #0
   279b0:	mov	r2, #1
   279b4:	ldr	r1, [r5, #44]	; 0x2c
   279b8:	ldr	r0, [r4, #240]	; 0xf0
   279bc:	bl	27940 <fputs@plt+0x16878>
   279c0:	bl	13e64 <fputs@plt+0x2d9c>
   279c4:	ldrb	r3, [r4, #70]	; 0x46
   279c8:	str	r6, [r4, #52]	; 0x34
   279cc:	sub	r3, r3, #1
   279d0:	strb	r3, [r4, #70]	; 0x46
   279d4:	mov	r0, r6
   279d8:	pop	{r4, r5, r6, pc}
   279dc:	mov	r1, r6
   279e0:	mov	r0, r4
   279e4:	bl	23e7c <fputs@plt+0x12db4>
   279e8:	b	279d4 <fputs@plt+0x1690c>
   279ec:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   279f0:	mov	r5, r0
   279f4:	ldrb	r3, [r0, #10]
   279f8:	mov	r7, r1
   279fc:	cmp	r3, #1
   27a00:	beq	27a5c <fputs@plt+0x16994>
   27a04:	cmp	r1, #1
   27a08:	beq	27a70 <fputs@plt+0x169a8>
   27a0c:	bl	26d20 <fputs@plt+0x15c58>
   27a10:	cmp	r0, #0
   27a14:	beq	27a20 <fputs@plt+0x16958>
   27a18:	mov	r0, #7
   27a1c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27a20:	ldr	r2, [r5, #12]
   27a24:	ldr	r3, [r5, #16]
   27a28:	bic	r2, r2, #1
   27a2c:	add	r2, r3, r2
   27a30:	cmp	r2, r3
   27a34:	add	r1, r3, #2
   27a38:	bhi	27a44 <fputs@plt+0x1697c>
   27a3c:	strb	r7, [r5, #10]
   27a40:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27a44:	ldrb	r3, [r1, #-2]
   27a48:	ldrb	ip, [r1, #-1]
   27a4c:	strb	r3, [r1, #-1]
   27a50:	strb	ip, [r1, #-2]
   27a54:	mov	r3, r1
   27a58:	b	27a30 <fputs@plt+0x16968>
   27a5c:	cmp	r1, #1
   27a60:	ldrne	r2, [r0, #12]
   27a64:	addne	r2, r2, #1
   27a68:	lslne	r2, r2, #1
   27a6c:	bne	27a84 <fputs@plt+0x169bc>
   27a70:	ldr	r2, [r5, #12]
   27a74:	bic	r2, r2, #1
   27a78:	str	r2, [r5, #12]
   27a7c:	lsl	r2, r2, #1
   27a80:	add	r2, r2, #1
   27a84:	asr	r3, r2, #31
   27a88:	ldr	r0, [r5, #32]
   27a8c:	ldr	r4, [r5, #16]
   27a90:	ldr	r8, [r5, #12]
   27a94:	bl	1f930 <fputs@plt+0xe868>
   27a98:	subs	r6, r0, #0
   27a9c:	beq	27a18 <fputs@plt+0x16950>
   27aa0:	ldrb	r3, [r5, #10]
   27aa4:	add	r0, r4, r8
   27aa8:	cmp	r3, #1
   27aac:	bne	27ce8 <fputs@plt+0x16c20>
   27ab0:	cmp	r7, #2
   27ab4:	mov	r3, r6
   27ab8:	ldr	lr, [pc, #1096]	; 27f08 <fputs@plt+0x16e40>
   27abc:	ldr	r9, [pc, #1096]	; 27f0c <fputs@plt+0x16e44>
   27ac0:	ldr	sl, [pc, #1096]	; 27f10 <fputs@plt+0x16e48>
   27ac4:	ldr	fp, [pc, #1096]	; 27f14 <fputs@plt+0x16e4c>
   27ac8:	beq	27bb0 <fputs@plt+0x16ae8>
   27acc:	cmp	r4, r0
   27ad0:	bcs	27bb8 <fputs@plt+0x16af0>
   27ad4:	ldrb	r2, [r4]
   27ad8:	add	r8, r4, #1
   27adc:	cmp	r2, #191	; 0xbf
   27ae0:	bls	27b28 <fputs@plt+0x16a60>
   27ae4:	ldr	r1, [pc, #1068]	; 27f18 <fputs@plt+0x16e50>
   27ae8:	mov	ip, r8
   27aec:	add	r2, r1, r2
   27af0:	ldrb	r2, [r2, #-192]	; 0xffffff40
   27af4:	cmp	ip, r0
   27af8:	mov	r8, ip
   27afc:	bne	27c80 <fputs@plt+0x16bb8>
   27b00:	cmp	r2, #127	; 0x7f
   27b04:	bls	27c9c <fputs@plt+0x16bd4>
   27b08:	and	r1, r2, r9
   27b0c:	cmp	r1, #55296	; 0xd800
   27b10:	beq	27c9c <fputs@plt+0x16bd4>
   27b14:	bic	r1, r2, #1
   27b18:	cmp	r1, sl
   27b1c:	beq	27c9c <fputs@plt+0x16bd4>
   27b20:	cmp	r2, fp
   27b24:	bhi	27ca4 <fputs@plt+0x16bdc>
   27b28:	mov	r1, r3
   27b2c:	lsr	ip, r2, #8
   27b30:	strb	ip, [r1], #2
   27b34:	strb	r2, [r3, #1]
   27b38:	mov	r3, r1
   27b3c:	mov	r4, r8
   27b40:	b	27acc <fputs@plt+0x16a04>
   27b44:	ldrb	r2, [r4]
   27b48:	add	r8, r4, #1
   27b4c:	cmp	r2, #191	; 0xbf
   27b50:	bls	27b98 <fputs@plt+0x16ad0>
   27b54:	ldr	r1, [pc, #956]	; 27f18 <fputs@plt+0x16e50>
   27b58:	mov	ip, r8
   27b5c:	add	r2, r1, r2
   27b60:	ldrb	r2, [r2, #-192]	; 0xffffff40
   27b64:	cmp	r0, ip
   27b68:	mov	r8, ip
   27b6c:	bne	27c18 <fputs@plt+0x16b50>
   27b70:	cmp	r2, #127	; 0x7f
   27b74:	bls	27c34 <fputs@plt+0x16b6c>
   27b78:	and	r1, r2, r9
   27b7c:	cmp	r1, #55296	; 0xd800
   27b80:	beq	27c34 <fputs@plt+0x16b6c>
   27b84:	bic	r1, r2, #1
   27b88:	cmp	r1, sl
   27b8c:	beq	27c34 <fputs@plt+0x16b6c>
   27b90:	cmp	r2, fp
   27b94:	bhi	27c3c <fputs@plt+0x16b74>
   27b98:	mov	r1, r3
   27b9c:	strb	r2, [r1], #2
   27ba0:	lsr	r2, r2, #8
   27ba4:	strb	r2, [r3, #1]
   27ba8:	mov	r3, r1
   27bac:	mov	r4, r8
   27bb0:	cmp	r4, r0
   27bb4:	bcc	27b44 <fputs@plt+0x16a7c>
   27bb8:	sub	r2, r3, r6
   27bbc:	str	r2, [r5, #12]
   27bc0:	add	r2, r3, #1
   27bc4:	mov	r1, #0
   27bc8:	strb	r1, [r3]
   27bcc:	mov	r4, #0
   27bd0:	strb	r4, [r2]
   27bd4:	mov	r0, r5
   27bd8:	ldrh	r8, [r5, #8]
   27bdc:	bl	23bac <fputs@plt+0x12ae4>
   27be0:	ldr	r3, [pc, #820]	; 27f1c <fputs@plt+0x16e54>
   27be4:	strb	r7, [r5, #10]
   27be8:	and	r3, r3, r8
   27bec:	orr	r3, r3, #512	; 0x200
   27bf0:	orr	r3, r3, #2
   27bf4:	strh	r3, [r5, #8]
   27bf8:	str	r6, [r5, #16]
   27bfc:	str	r6, [r5, #20]
   27c00:	mov	r1, r6
   27c04:	ldr	r0, [r5, #32]
   27c08:	bl	1d4c4 <fputs@plt+0xc3fc>
   27c0c:	str	r0, [r5, #24]
   27c10:	mov	r0, r4
   27c14:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27c18:	ldrb	r1, [ip], #1
   27c1c:	and	r4, r1, #192	; 0xc0
   27c20:	cmp	r4, #128	; 0x80
   27c24:	bne	27b70 <fputs@plt+0x16aa8>
   27c28:	and	r1, r1, #63	; 0x3f
   27c2c:	add	r2, r1, r2, lsl #6
   27c30:	b	27b64 <fputs@plt+0x16a9c>
   27c34:	mov	r2, lr
   27c38:	b	27b98 <fputs@plt+0x16ad0>
   27c3c:	sub	r1, r2, #65536	; 0x10000
   27c40:	lsl	r4, r2, #16
   27c44:	lsr	ip, r1, #10
   27c48:	strb	r2, [r3, #2]
   27c4c:	lsr	r1, r1, #18
   27c50:	lsr	r2, r2, #8
   27c54:	bic	ip, ip, #63	; 0x3f
   27c58:	and	r1, r1, #3
   27c5c:	and	r2, r2, #3
   27c60:	orr	ip, ip, r4, lsr #26
   27c64:	sub	r1, r1, #40	; 0x28
   27c68:	sub	r2, r2, #36	; 0x24
   27c6c:	strb	ip, [r3]
   27c70:	strb	r1, [r3, #1]
   27c74:	strb	r2, [r3, #3]
   27c78:	add	r3, r3, #4
   27c7c:	b	27bac <fputs@plt+0x16ae4>
   27c80:	ldrb	r1, [ip], #1
   27c84:	and	r4, r1, #192	; 0xc0
   27c88:	cmp	r4, #128	; 0x80
   27c8c:	bne	27b00 <fputs@plt+0x16a38>
   27c90:	and	r1, r1, #63	; 0x3f
   27c94:	add	r2, r1, r2, lsl #6
   27c98:	b	27af4 <fputs@plt+0x16a2c>
   27c9c:	mov	r2, lr
   27ca0:	b	27b28 <fputs@plt+0x16a60>
   27ca4:	sub	r1, r2, #65536	; 0x10000
   27ca8:	strb	r2, [r3, #3]
   27cac:	lsr	ip, r1, #18
   27cb0:	and	ip, ip, #3
   27cb4:	sub	ip, ip, #40	; 0x28
   27cb8:	strb	ip, [r3]
   27cbc:	lsr	r1, r1, #10
   27cc0:	lsl	ip, r2, #16
   27cc4:	bic	r1, r1, #63	; 0x3f
   27cc8:	orr	r1, r1, ip, lsr #26
   27ccc:	strb	r1, [r3, #1]
   27cd0:	lsr	r1, r2, #8
   27cd4:	and	r1, r1, #3
   27cd8:	sub	r1, r1, #36	; 0x24
   27cdc:	strb	r1, [r3, #2]
   27ce0:	add	r3, r3, #4
   27ce4:	b	27b3c <fputs@plt+0x16a74>
   27ce8:	cmp	r3, #2
   27cec:	mov	r2, r6
   27cf0:	ldr	r8, [pc, #552]	; 27f20 <fputs@plt+0x16e58>
   27cf4:	ldr	r9, [pc, #536]	; 27f14 <fputs@plt+0x16e4c>
   27cf8:	ldr	sl, [pc, #548]	; 27f24 <fputs@plt+0x16e5c>
   27cfc:	beq	27e4c <fputs@plt+0x16d84>
   27d00:	cmp	r4, r0
   27d04:	bcs	27e54 <fputs@plt+0x16d8c>
   27d08:	mov	lr, r4
   27d0c:	ldrb	r3, [r4, #1]
   27d10:	ldrb	r1, [lr], #2
   27d14:	add	r3, r3, r1, lsl #8
   27d18:	sub	r1, r3, #55296	; 0xd800
   27d1c:	cmp	r1, r8
   27d20:	bhi	27e94 <fputs@plt+0x16dcc>
   27d24:	cmp	r0, lr
   27d28:	bls	27d54 <fputs@plt+0x16c8c>
   27d2c:	ldrb	ip, [r4, #2]
   27d30:	ldrb	r1, [r4, #3]
   27d34:	add	lr, r4, #4
   27d38:	add	r1, r1, ip, lsl #8
   27d3c:	and	ip, r9, r3, lsl #10
   27d40:	and	r3, r3, #960	; 0x3c0
   27d44:	and	r1, r1, sl
   27d48:	add	r3, r3, #64	; 0x40
   27d4c:	add	r1, r1, ip
   27d50:	add	r3, r1, r3, lsl #10
   27d54:	cmp	r3, r9
   27d58:	lsr	r1, r3, #6
   27d5c:	and	r4, r3, #63	; 0x3f
   27d60:	lsr	ip, r3, #12
   27d64:	bhi	27ed4 <fputs@plt+0x16e0c>
   27d68:	and	r1, r1, #63	; 0x3f
   27d6c:	sub	ip, ip, #32
   27d70:	sub	r1, r1, #128	; 0x80
   27d74:	sub	r4, r4, #128	; 0x80
   27d78:	strb	ip, [r2]
   27d7c:	strb	r1, [r2, #1]
   27d80:	strb	r4, [r2, #2]
   27d84:	add	r2, r2, #3
   27d88:	b	27ecc <fputs@plt+0x16e04>
   27d8c:	mov	lr, r4
   27d90:	ldrb	r1, [r4, #1]
   27d94:	ldrb	r3, [lr], #2
   27d98:	add	r3, r3, r1, lsl #8
   27d9c:	sub	r1, r3, #55296	; 0xd800
   27da0:	cmp	r1, r8
   27da4:	bhi	27e10 <fputs@plt+0x16d48>
   27da8:	cmp	r0, lr
   27dac:	bls	27dd8 <fputs@plt+0x16d10>
   27db0:	ldrb	ip, [r4, #3]
   27db4:	ldrb	r1, [r4, #2]
   27db8:	add	lr, r4, #4
   27dbc:	add	r1, r1, ip, lsl #8
   27dc0:	and	ip, r9, r3, lsl #10
   27dc4:	and	r3, r3, #960	; 0x3c0
   27dc8:	and	r1, r1, sl
   27dcc:	add	r3, r3, #64	; 0x40
   27dd0:	add	r1, r1, ip
   27dd4:	add	r3, r1, r3, lsl #10
   27dd8:	cmp	r3, r9
   27ddc:	lsr	r1, r3, #6
   27de0:	and	r4, r3, #63	; 0x3f
   27de4:	lsr	ip, r3, #12
   27de8:	bhi	27e60 <fputs@plt+0x16d98>
   27dec:	and	r1, r1, #63	; 0x3f
   27df0:	sub	ip, ip, #32
   27df4:	sub	r1, r1, #128	; 0x80
   27df8:	sub	r4, r4, #128	; 0x80
   27dfc:	strb	ip, [r2]
   27e00:	strb	r1, [r2, #1]
   27e04:	strb	r4, [r2, #2]
   27e08:	add	r2, r2, #3
   27e0c:	b	27e48 <fputs@plt+0x16d80>
   27e10:	cmp	r3, #127	; 0x7f
   27e14:	strbls	r3, [r2]
   27e18:	addls	r2, r2, #1
   27e1c:	bls	27e48 <fputs@plt+0x16d80>
   27e20:	cmp	r3, r8
   27e24:	bhi	27dd8 <fputs@plt+0x16d10>
   27e28:	lsr	ip, r3, #6
   27e2c:	mov	r1, r2
   27e30:	and	r3, r3, #63	; 0x3f
   27e34:	sub	ip, ip, #64	; 0x40
   27e38:	sub	r3, r3, #128	; 0x80
   27e3c:	strb	ip, [r1], #2
   27e40:	strb	r3, [r2, #1]
   27e44:	mov	r2, r1
   27e48:	mov	r4, lr
   27e4c:	cmp	r4, r0
   27e50:	bcc	27d8c <fputs@plt+0x16cc4>
   27e54:	sub	r3, r2, r6
   27e58:	str	r3, [r5, #12]
   27e5c:	b	27bcc <fputs@plt+0x16b04>
   27e60:	lsr	r3, r3, #18
   27e64:	and	ip, ip, #63	; 0x3f
   27e68:	and	r1, r1, #63	; 0x3f
   27e6c:	sub	r3, r3, #16
   27e70:	sub	ip, ip, #128	; 0x80
   27e74:	sub	r1, r1, #128	; 0x80
   27e78:	sub	r4, r4, #128	; 0x80
   27e7c:	strb	r3, [r2]
   27e80:	strb	ip, [r2, #1]
   27e84:	strb	r1, [r2, #2]
   27e88:	strb	r4, [r2, #3]
   27e8c:	add	r2, r2, #4
   27e90:	b	27e48 <fputs@plt+0x16d80>
   27e94:	cmp	r3, #127	; 0x7f
   27e98:	strbls	r3, [r2]
   27e9c:	addls	r2, r2, #1
   27ea0:	bls	27ecc <fputs@plt+0x16e04>
   27ea4:	cmp	r3, r8
   27ea8:	bhi	27d54 <fputs@plt+0x16c8c>
   27eac:	lsr	ip, r3, #6
   27eb0:	mov	r1, r2
   27eb4:	and	r3, r3, #63	; 0x3f
   27eb8:	sub	ip, ip, #64	; 0x40
   27ebc:	sub	r3, r3, #128	; 0x80
   27ec0:	strb	ip, [r1], #2
   27ec4:	strb	r3, [r2, #1]
   27ec8:	mov	r2, r1
   27ecc:	mov	r4, lr
   27ed0:	b	27d00 <fputs@plt+0x16c38>
   27ed4:	lsr	r3, r3, #18
   27ed8:	and	ip, ip, #63	; 0x3f
   27edc:	and	r1, r1, #63	; 0x3f
   27ee0:	sub	r3, r3, #16
   27ee4:	sub	ip, ip, #128	; 0x80
   27ee8:	sub	r1, r1, #128	; 0x80
   27eec:	sub	r4, r4, #128	; 0x80
   27ef0:	strb	r3, [r2]
   27ef4:	strb	ip, [r2, #1]
   27ef8:	strb	r1, [r2, #2]
   27efc:	strb	r4, [r2, #3]
   27f00:	add	r2, r2, #4
   27f04:	b	27ecc <fputs@plt+0x16e04>
   27f08:	strdeq	pc, [r0], -sp
   27f0c:			; <UNDEFINED> instruction: 0xfffff800
   27f10:	strdeq	pc, [r0], -lr
   27f14:	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   27f18:			; <UNDEFINED> instruction: 0x00072ab8
   27f1c:	andeq	r8, r0, sp, lsl r0
   27f20:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   27f24:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   27f28:	ldrh	r3, [r0, #8]
   27f2c:	ands	r3, r3, #2
   27f30:	beq	27f48 <fputs@plt+0x16e80>
   27f34:	ldrb	r3, [r0, #10]
   27f38:	cmp	r1, r3
   27f3c:	beq	27f48 <fputs@plt+0x16e80>
   27f40:	uxtb	r1, r1
   27f44:	b	279ec <fputs@plt+0x16924>
   27f48:	mov	r0, #0
   27f4c:	bx	lr
   27f50:	push	{r4, r5, r6, r7, lr}
   27f54:	sub	sp, sp, #52	; 0x34
   27f58:	mov	r5, r0
   27f5c:	mov	r6, r1
   27f60:	mov	r7, r2
   27f64:	mov	r1, #0
   27f68:	mov	r2, #40	; 0x28
   27f6c:	mov	r4, #0
   27f70:	add	r0, sp, #8
   27f74:	bl	10eac <memset@plt>
   27f78:	mov	r3, #2
   27f7c:	mov	r2, r7
   27f80:	mov	r1, r6
   27f84:	str	r4, [sp]
   27f88:	add	r0, sp, #8
   27f8c:	str	r5, [sp, #40]	; 0x28
   27f90:	bl	26dc0 <fputs@plt+0x15cf8>
   27f94:	mov	r1, #1
   27f98:	add	r0, sp, #8
   27f9c:	bl	27f28 <fputs@plt+0x16e60>
   27fa0:	ldrb	r3, [r5, #69]	; 0x45
   27fa4:	cmp	r3, r4
   27fa8:	beq	27fb8 <fputs@plt+0x16ef0>
   27fac:	add	r0, sp, #8
   27fb0:	bl	23bac <fputs@plt+0x12ae4>
   27fb4:	str	r4, [sp, #24]
   27fb8:	ldr	r0, [sp, #24]
   27fbc:	add	sp, sp, #52	; 0x34
   27fc0:	pop	{r4, r5, r6, r7, pc}
   27fc4:	push	{r4, r5, r6, lr}
   27fc8:	subs	r5, r0, #0
   27fcc:	bne	27fdc <fputs@plt+0x16f14>
   27fd0:	mov	r4, #0
   27fd4:	mov	r0, r4
   27fd8:	pop	{r4, r5, r6, pc}
   27fdc:	mov	r0, #40	; 0x28
   27fe0:	bl	2654c <fputs@plt+0x15484>
   27fe4:	subs	r4, r0, #0
   27fe8:	beq	27fd0 <fputs@plt+0x16f08>
   27fec:	mov	r2, #40	; 0x28
   27ff0:	mov	r1, #0
   27ff4:	bl	10eac <memset@plt>
   27ff8:	mov	r0, r5
   27ffc:	mov	r3, r4
   28000:	add	r2, r5, #20
   28004:	ldr	r1, [r0], #4
   28008:	cmp	r0, r2
   2800c:	str	r1, [r3], #4
   28010:	bne	28004 <fputs@plt+0x16f3c>
   28014:	ldrh	r3, [r4, #8]
   28018:	mov	r5, #0
   2801c:	str	r5, [r4, #32]
   28020:	bic	r2, r3, #1024	; 0x400
   28024:	tst	r3, #18
   28028:	strh	r2, [r4, #8]
   2802c:	beq	27fd4 <fputs@plt+0x16f0c>
   28030:	bic	r3, r3, #3072	; 0xc00
   28034:	orr	r3, r3, #4096	; 0x1000
   28038:	strh	r3, [r4, #8]
   2803c:	mov	r0, r4
   28040:	bl	26d20 <fputs@plt+0x15c58>
   28044:	cmp	r0, r5
   28048:	beq	27fd4 <fputs@plt+0x16f0c>
   2804c:	mov	r0, r4
   28050:	bl	23cfc <fputs@plt+0x12c34>
   28054:	mov	r4, r5
   28058:	b	27fd4 <fputs@plt+0x16f0c>
   2805c:	ldrh	r2, [r0, #8]
   28060:	ldr	r3, [pc, #116]	; 280dc <fputs@plt+0x17014>
   28064:	push	{r4, r5, r6, lr}
   28068:	and	r3, r3, r2
   2806c:	cmp	r3, #0
   28070:	mov	r4, r0
   28074:	mov	r5, r1
   28078:	beq	28080 <fputs@plt+0x16fb8>
   2807c:	bl	23ab8 <fputs@plt+0x129f0>
   28080:	mov	r3, r5
   28084:	mov	r2, r4
   28088:	add	r1, r5, #20
   2808c:	ldr	r0, [r3], #4
   28090:	cmp	r3, r1
   28094:	str	r0, [r2], #4
   28098:	bne	2808c <fputs@plt+0x16fc4>
   2809c:	ldrh	r0, [r4, #8]
   280a0:	bic	r3, r0, #1024	; 0x400
   280a4:	ands	r0, r0, #18
   280a8:	uxth	r3, r3
   280ac:	strh	r3, [r4, #8]
   280b0:	popeq	{r4, r5, r6, pc}
   280b4:	ldrh	r2, [r5, #8]
   280b8:	tst	r2, #2048	; 0x800
   280bc:	bne	280d4 <fputs@plt+0x1700c>
   280c0:	orr	r3, r3, #4096	; 0x1000
   280c4:	strh	r3, [r4, #8]
   280c8:	mov	r0, r4
   280cc:	pop	{r4, r5, r6, lr}
   280d0:	b	26d20 <fputs@plt+0x15c58>
   280d4:	mov	r0, #0
   280d8:	pop	{r4, r5, r6, pc}
   280dc:	andeq	r2, r0, r0, ror #8
   280e0:	ldr	r0, [r0]
   280e4:	b	2805c <fputs@plt+0x16f94>
   280e8:	push	{r4, r5, r6, lr}
   280ec:	mov	r1, #0
   280f0:	mov	r5, r0
   280f4:	bl	26adc <fputs@plt+0x15a14>
   280f8:	subs	r4, r0, #0
   280fc:	popeq	{r4, r5, r6, pc}
   28100:	ldrh	r3, [r4, #8]
   28104:	cmp	r3, #0
   28108:	beq	28118 <fputs@plt+0x17050>
   2810c:	mov	r1, r4
   28110:	mov	r0, r5
   28114:	bl	280e0 <fputs@plt+0x17018>
   28118:	mov	r0, r4
   2811c:	pop	{r4, r5, r6, lr}
   28120:	b	23bac <fputs@plt+0x12ae4>
   28124:	ldr	r1, [r0, #12]
   28128:	mov	r2, #1
   2812c:	push	{r4, lr}
   28130:	add	r1, r1, #2
   28134:	mov	r4, r0
   28138:	bl	2692c <fputs@plt+0x15864>
   2813c:	cmp	r0, #0
   28140:	movne	r0, #7
   28144:	ldreq	r3, [r4, #12]
   28148:	ldreq	r2, [r4, #16]
   2814c:	strbeq	r0, [r2, r3]
   28150:	ldreq	r3, [r4, #16]
   28154:	ldreq	r2, [r4, #12]
   28158:	addeq	r3, r3, r2
   2815c:	strbeq	r0, [r3, #1]
   28160:	ldrheq	r3, [r4, #8]
   28164:	orreq	r3, r3, #512	; 0x200
   28168:	strheq	r3, [r4, #8]
   2816c:	pop	{r4, pc}
   28170:	push	{r4, r5, r6, r7, r8, lr}
   28174:	mov	r5, r3
   28178:	ldr	r3, [r0, #416]	; 0x1a0
   2817c:	mov	r4, r0
   28180:	cmp	r3, #0
   28184:	movne	r4, r3
   28188:	mov	r6, r2
   2818c:	ldr	r8, [sp, #24]
   28190:	ldr	r2, [r4, #404]	; 0x194
   28194:	mov	r7, r1
   28198:	mov	r3, #0
   2819c:	cmp	r3, r2
   281a0:	blt	281ec <fputs@plt+0x17124>
   281a4:	add	r2, r2, #1
   281a8:	ldr	r1, [r4, #408]	; 0x198
   281ac:	lsl	r2, r2, #4
   281b0:	ldr	r0, [r4]
   281b4:	asr	r3, r2, #31
   281b8:	bl	26900 <fputs@plt+0x15838>
   281bc:	cmp	r0, #0
   281c0:	str	r0, [r4, #408]	; 0x198
   281c4:	beq	2822c <fputs@plt+0x17164>
   281c8:	ldr	r2, [r4, #404]	; 0x194
   281cc:	add	r3, r2, #1
   281d0:	str	r3, [r4, #404]	; 0x194
   281d4:	add	r3, r0, r2, lsl #4
   281d8:	str	r7, [r0, r2, lsl #4]
   281dc:	str	r6, [r3, #4]
   281e0:	strb	r5, [r3, #8]
   281e4:	str	r8, [r3, #12]
   281e8:	pop	{r4, r5, r6, r7, r8, pc}
   281ec:	ldr	r0, [r4, #408]	; 0x198
   281f0:	add	r1, r0, r3, lsl #4
   281f4:	ldr	r0, [r0, r3, lsl #4]
   281f8:	cmp	r0, r7
   281fc:	bne	28224 <fputs@plt+0x1715c>
   28200:	ldr	r0, [r1, #4]
   28204:	cmp	r0, r6
   28208:	bne	28224 <fputs@plt+0x1715c>
   2820c:	ldrb	r3, [r1, #8]
   28210:	orrs	r3, r5, r3
   28214:	movne	r3, #1
   28218:	moveq	r3, #0
   2821c:	strb	r3, [r1, #8]
   28220:	pop	{r4, r5, r6, r7, r8, pc}
   28224:	add	r3, r3, #1
   28228:	b	2819c <fputs@plt+0x170d4>
   2822c:	str	r0, [r4, #404]	; 0x194
   28230:	ldr	r0, [r4]
   28234:	pop	{r4, r5, r6, r7, r8, lr}
   28238:	b	1a2d0 <fputs@plt+0x9208>
   2823c:	push	{r4, r5, r6, lr}
   28240:	mov	r5, r0
   28244:	ldr	r4, [r0, #116]	; 0x74
   28248:	add	r3, r4, #1
   2824c:	str	r3, [r0, #116]	; 0x74
   28250:	sub	r3, r4, #1
   28254:	tst	r3, r4
   28258:	bne	28278 <fputs@plt+0x171b0>
   2825c:	lsl	r2, r4, #3
   28260:	ldr	r1, [r0, #120]	; 0x78
   28264:	add	r2, r2, #4
   28268:	mov	r3, #0
   2826c:	ldr	r0, [r0]
   28270:	bl	26900 <fputs@plt+0x15838>
   28274:	str	r0, [r5, #120]	; 0x78
   28278:	ldr	r3, [r5, #120]	; 0x78
   2827c:	mvn	r0, r4
   28280:	cmp	r3, #0
   28284:	mvnne	r2, #0
   28288:	strne	r2, [r3, r4, lsl #2]
   2828c:	pop	{r4, r5, r6, pc}
   28290:	push	{r4, r5, r6, r7, r8, lr}
   28294:	mov	r7, #20
   28298:	ldr	r4, [r0, #24]
   2829c:	ldr	r1, [r0, #4]
   282a0:	mov	r5, r0
   282a4:	ldr	r2, [r4, #88]	; 0x58
   282a8:	mov	r3, #0
   282ac:	cmp	r2, #0
   282b0:	lslne	r2, r2, #1
   282b4:	moveq	r2, #51	; 0x33
   282b8:	ldr	r0, [r4]
   282bc:	mul	r2, r7, r2
   282c0:	bl	26894 <fputs@plt+0x157cc>
   282c4:	subs	r6, r0, #0
   282c8:	beq	282f4 <fputs@plt+0x1722c>
   282cc:	mov	r1, r6
   282d0:	ldr	r0, [r4]
   282d4:	bl	1d4c4 <fputs@plt+0xc3fc>
   282d8:	mov	r1, r7
   282dc:	str	r0, [r4, #92]	; 0x5c
   282e0:	bl	6fcc0 <fputs@plt+0x5ebf8>
   282e4:	str	r0, [r4, #88]	; 0x58
   282e8:	str	r6, [r5, #4]
   282ec:	mov	r0, #0
   282f0:	pop	{r4, r5, r6, r7, r8, pc}
   282f4:	mov	r0, #7
   282f8:	pop	{r4, r5, r6, r7, r8, pc}
   282fc:	push	{r4, r5, r6, r7, r8, lr}
   28300:	mov	r4, r0
   28304:	mov	r5, r1
   28308:	mov	r6, r2
   2830c:	mov	r7, r3
   28310:	ldr	r8, [sp, #24]
   28314:	bl	28290 <fputs@plt+0x171c8>
   28318:	cmp	r0, #0
   2831c:	bne	2833c <fputs@plt+0x17274>
   28320:	str	r8, [sp, #24]
   28324:	mov	r3, r7
   28328:	mov	r2, r6
   2832c:	mov	r1, r5
   28330:	mov	r0, r4
   28334:	pop	{r4, r5, r6, r7, r8, lr}
   28338:	b	28344 <fputs@plt+0x1727c>
   2833c:	mov	r0, #1
   28340:	pop	{r4, r5, r6, r7, r8, pc}
   28344:	push	{r4, r5, r6, r7, r8, lr}
   28348:	ldr	r8, [r0, #24]
   2834c:	ldr	ip, [r0, #32]
   28350:	ldr	r4, [sp, #24]
   28354:	ldr	r8, [r8, #88]	; 0x58
   28358:	cmp	ip, r8
   2835c:	blt	28368 <fputs@plt+0x172a0>
   28360:	pop	{r4, r5, r6, r7, r8, lr}
   28364:	b	282fc <fputs@plt+0x17234>
   28368:	mov	r6, r2
   2836c:	mov	r2, #20
   28370:	mov	r7, r1
   28374:	mul	r2, r2, ip
   28378:	ldr	r1, [r0, #4]
   2837c:	mov	r5, r3
   28380:	add	r3, ip, #1
   28384:	str	r3, [r0, #32]
   28388:	add	r3, r1, r2
   2838c:	strb	r7, [r1, r2]
   28390:	mov	r2, #0
   28394:	mov	lr, r0
   28398:	strb	r2, [r3, #3]
   2839c:	str	r6, [r3, #4]
   283a0:	str	r5, [r3, #8]
   283a4:	str	r4, [r3, #12]
   283a8:	str	r2, [r3, #16]
   283ac:	strb	r2, [r3, #1]
   283b0:	mov	r0, ip
   283b4:	pop	{r4, r5, r6, r7, r8, pc}
   283b8:	mov	r3, #0
   283bc:	push	{r0, r1, r2, lr}
   283c0:	mov	r2, r3
   283c4:	str	r3, [sp]
   283c8:	bl	28344 <fputs@plt+0x1727c>
   283cc:	add	sp, sp, #12
   283d0:	pop	{pc}		; (ldr pc, [sp], #4)
   283d4:	push	{r4, r5, r6, lr}
   283d8:	ldr	r5, [r0, #8]
   283dc:	cmp	r5, #0
   283e0:	bne	28424 <fputs@plt+0x1735c>
   283e4:	mov	r4, r0
   283e8:	bl	1fa28 <fputs@plt+0xe960>
   283ec:	cmp	r0, #0
   283f0:	mov	r5, r0
   283f4:	str	r0, [r4, #8]
   283f8:	beq	28404 <fputs@plt+0x1733c>
   283fc:	mov	r1, #158	; 0x9e
   28400:	bl	283b8 <fputs@plt+0x172f0>
   28404:	ldr	r3, [r4, #416]	; 0x1a0
   28408:	cmp	r3, #0
   2840c:	bne	28424 <fputs@plt+0x1735c>
   28410:	ldr	r3, [r4]
   28414:	ldrh	r3, [r3, #64]	; 0x40
   28418:	tst	r3, #8
   2841c:	moveq	r3, #1
   28420:	strbeq	r3, [r4, #23]
   28424:	mov	r0, r5
   28428:	pop	{r4, r5, r6, pc}
   2842c:	push	{r0, r1, r2, r4, r5, lr}
   28430:	mov	r5, r0
   28434:	ldr	ip, [sp, #24]
   28438:	str	ip, [sp]
   2843c:	bl	28344 <fputs@plt+0x1727c>
   28440:	mvn	r3, #13
   28444:	ldr	r2, [sp, #28]
   28448:	mov	r4, r0
   2844c:	mov	r1, r0
   28450:	mov	r0, r5
   28454:	bl	24948 <fputs@plt+0x13880>
   28458:	mov	r0, r4
   2845c:	add	sp, sp, #12
   28460:	pop	{r4, r5, pc}
   28464:	push	{r0, r1, r2, r4, r5, lr}
   28468:	mov	r5, r0
   2846c:	ldr	ip, [sp, #24]
   28470:	str	ip, [sp]
   28474:	bl	28344 <fputs@plt+0x1727c>
   28478:	ldr	r3, [sp, #32]
   2847c:	ldr	r2, [sp, #28]
   28480:	mov	r4, r0
   28484:	mov	r1, r0
   28488:	mov	r0, r5
   2848c:	bl	24948 <fputs@plt+0x13880>
   28490:	mov	r0, r4
   28494:	add	sp, sp, #12
   28498:	pop	{r4, r5, pc}
   2849c:	mov	ip, #0
   284a0:	push	{r0, r1, r2, r3, r4, lr}
   284a4:	mov	r3, r1
   284a8:	stmib	sp, {r2, ip}
   284ac:	str	ip, [sp]
   284b0:	mov	r2, ip
   284b4:	mov	r1, #97	; 0x61
   284b8:	bl	28464 <fputs@plt+0x1739c>
   284bc:	add	sp, sp, #20
   284c0:	pop	{pc}		; (ldr pc, [sp], #4)
   284c4:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
   284c8:	mov	r5, r2
   284cc:	mov	sl, r0
   284d0:	mov	r7, r1
   284d4:	mov	r8, r3
   284d8:	ldrsb	r9, [sp, #48]	; 0x30
   284dc:	ldrb	r6, [sp, #52]	; 0x34
   284e0:	bl	283d4 <fputs@plt+0x1730c>
   284e4:	cmp	r5, #2
   284e8:	mov	r4, r0
   284ec:	bne	284f8 <fputs@plt+0x17430>
   284f0:	mov	r0, sl
   284f4:	bl	16f34 <fputs@plt+0x5e6c>
   284f8:	mov	r3, #0
   284fc:	str	r3, [sp]
   28500:	stmib	sp, {r8, r9}
   28504:	mov	r3, r5
   28508:	mov	r2, r7
   2850c:	mov	r1, #21
   28510:	mov	r0, r4
   28514:	bl	28464 <fputs@plt+0x1739c>
   28518:	mov	r1, r6
   2851c:	mov	r0, r4
   28520:	add	sp, sp, #16
   28524:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   28528:	b	1b1a0 <fputs@plt+0xa0d8>
   2852c:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
   28530:	mov	r6, r0
   28534:	ldr	r4, [r1, #20]
   28538:	mov	r7, r2
   2853c:	cmp	r4, #0
   28540:	bne	285bc <fputs@plt+0x174f4>
   28544:	ldr	r8, [r0]
   28548:	ldrsh	r0, [r1, #34]	; 0x22
   2854c:	mov	r5, r1
   28550:	add	r0, r0, #1
   28554:	asr	r1, r0, #31
   28558:	bl	1de8c <fputs@plt+0xcdc4>
   2855c:	cmp	r0, #0
   28560:	bne	28588 <fputs@plt+0x174c0>
   28564:	mov	r0, r8
   28568:	add	sp, sp, #16
   2856c:	pop	{r4, r5, r6, r7, r8, lr}
   28570:	b	1a2d0 <fputs@plt+0x9208>
   28574:	ldr	r3, [r5, #4]
   28578:	add	r3, r3, r4, lsl #4
   2857c:	ldrb	r3, [r3, #13]
   28580:	strb	r3, [r0, r4]
   28584:	add	r4, r4, #1
   28588:	ldrsh	r3, [r5, #34]	; 0x22
   2858c:	cmp	r4, r3
   28590:	blt	28574 <fputs@plt+0x174ac>
   28594:	add	r4, r0, r4
   28598:	mov	r2, #0
   2859c:	cmp	r4, r0
   285a0:	strb	r2, [r4]
   285a4:	beq	285b4 <fputs@plt+0x174ec>
   285a8:	ldrb	r3, [r4, #-1]!
   285ac:	cmp	r3, #65	; 0x41
   285b0:	beq	2859c <fputs@plt+0x174d4>
   285b4:	mov	r4, r0
   285b8:	str	r0, [r5, #20]
   285bc:	mov	r0, r4
   285c0:	bl	1839c <fputs@plt+0x72d4>
   285c4:	subs	r3, r0, #0
   285c8:	beq	285f4 <fputs@plt+0x1752c>
   285cc:	cmp	r7, #0
   285d0:	beq	285fc <fputs@plt+0x17534>
   285d4:	mov	r2, #0
   285d8:	str	r2, [sp]
   285dc:	str	r3, [sp, #8]
   285e0:	str	r4, [sp, #4]
   285e4:	mov	r2, r7
   285e8:	mov	r1, #48	; 0x30
   285ec:	mov	r0, r6
   285f0:	bl	28464 <fputs@plt+0x1739c>
   285f4:	add	sp, sp, #16
   285f8:	pop	{r4, r5, r6, r7, r8, pc}
   285fc:	mov	r2, r4
   28600:	mvn	r1, #0
   28604:	mov	r0, r6
   28608:	add	sp, sp, #16
   2860c:	pop	{r4, r5, r6, r7, r8, lr}
   28610:	b	24948 <fputs@plt+0x13880>
   28614:	push	{r4, r5, lr}
   28618:	mvn	r3, #0
   2861c:	sub	sp, sp, #20
   28620:	mov	r4, #0
   28624:	stmib	sp, {r2, r3}
   28628:	str	r4, [sp]
   2862c:	mov	r2, r1
   28630:	mov	r3, r4
   28634:	mov	r1, #123	; 0x7b
   28638:	mov	r5, r0
   2863c:	bl	28464 <fputs@plt+0x1739c>
   28640:	ldr	r3, [r5]
   28644:	ldr	r3, [r3, #20]
   28648:	cmp	r4, r3
   2864c:	blt	28658 <fputs@plt+0x17590>
   28650:	add	sp, sp, #20
   28654:	pop	{r4, r5, pc}
   28658:	mov	r1, r4
   2865c:	mov	r0, r5
   28660:	bl	162dc <fputs@plt+0x5214>
   28664:	add	r4, r4, #1
   28668:	b	28640 <fputs@plt+0x17578>
   2866c:	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   28670:	cmp	r3, #0
   28674:	movne	r5, r0
   28678:	movne	r4, r2
   2867c:	subne	r1, r1, r3
   28680:	bne	28690 <fputs@plt+0x175c8>
   28684:	add	sp, sp, #16
   28688:	pop	{r4, r5, r6, pc}
   2868c:	sub	r4, r4, #1
   28690:	cmp	r4, #0
   28694:	mov	r2, r3
   28698:	add	r6, r1, r3
   2869c:	ble	28684 <fputs@plt+0x175bc>
   286a0:	ldrb	r0, [r2]
   286a4:	add	r3, r3, #1
   286a8:	cmp	r0, #65	; 0x41
   286ac:	beq	2868c <fputs@plt+0x175c4>
   286b0:	add	r3, r2, r4
   286b4:	cmp	r4, #1
   286b8:	beq	286c8 <fputs@plt+0x17600>
   286bc:	ldrb	r1, [r3, #-1]!
   286c0:	cmp	r1, #65	; 0x41
   286c4:	beq	28700 <fputs@plt+0x17638>
   286c8:	mov	r3, #0
   286cc:	stmib	sp, {r2, r4}
   286d0:	str	r3, [sp]
   286d4:	mov	r2, r6
   286d8:	mov	r3, r4
   286dc:	mov	r1, #48	; 0x30
   286e0:	ldr	r0, [r5, #8]
   286e4:	bl	28464 <fputs@plt+0x1739c>
   286e8:	mov	r2, r4
   286ec:	mov	r1, r6
   286f0:	mov	r0, r5
   286f4:	add	sp, sp, #16
   286f8:	pop	{r4, r5, r6, lr}
   286fc:	b	1dd9c <fputs@plt+0xccd4>
   28700:	sub	r4, r4, #1
   28704:	b	286b4 <fputs@plt+0x175ec>
   28708:	push	{r4, r5, r6, r7, lr}
   2870c:	mov	r5, r0
   28710:	sub	sp, sp, #20
   28714:	mov	r7, r2
   28718:	mov	r4, r3
   2871c:	mov	r2, #8
   28720:	mov	r3, #0
   28724:	ldr	r0, [r0]
   28728:	mov	r6, r1
   2872c:	bl	1ed14 <fputs@plt+0xdc4c>
   28730:	subs	r2, r0, #0
   28734:	movne	r3, r4
   28738:	ldmne	r3!, {r0, r1}
   2873c:	ldr	r3, [sp, #40]	; 0x28
   28740:	strne	r0, [r2]
   28744:	strne	r1, [r2, #4]
   28748:	stmib	sp, {r2, r3}
   2874c:	mov	r2, #0
   28750:	str	r2, [sp]
   28754:	mov	r3, r7
   28758:	mov	r1, r6
   2875c:	mov	r0, r5
   28760:	bl	28464 <fputs@plt+0x1739c>
   28764:	add	sp, sp, #20
   28768:	pop	{r4, r5, r6, r7, pc}
   2876c:	push	{r4, r5, r6, r7, lr}
   28770:	subs	r4, r1, #0
   28774:	sub	sp, sp, #20
   28778:	beq	287d0 <fputs@plt+0x17708>
   2877c:	mov	r5, r0
   28780:	mov	r0, r4
   28784:	mov	r6, r3
   28788:	mov	r7, r2
   2878c:	bl	1839c <fputs@plt+0x72d4>
   28790:	mov	r3, #1
   28794:	add	r1, sp, #8
   28798:	mov	r2, r0
   2879c:	mov	r0, r4
   287a0:	bl	140bc <fputs@plt+0x2ff4>
   287a4:	cmp	r7, #0
   287a8:	mvn	r3, #11
   287ac:	vldrne	d7, [sp, #8]
   287b0:	str	r3, [sp]
   287b4:	mov	r2, r6
   287b8:	add	r3, sp, #8
   287bc:	mov	r1, #133	; 0x85
   287c0:	mov	r0, r5
   287c4:	vnegne.f64	d7, d7
   287c8:	vstrne	d7, [sp, #8]
   287cc:	bl	28708 <fputs@plt+0x17640>
   287d0:	add	sp, sp, #20
   287d4:	pop	{r4, r5, r6, r7, pc}
   287d8:	mov	r3, #0
   287dc:	push	{r0, r1, r2, lr}
   287e0:	str	r3, [sp]
   287e4:	bl	28344 <fputs@plt+0x1727c>
   287e8:	add	sp, sp, #12
   287ec:	pop	{pc}		; (ldr pc, [sp], #4)
   287f0:	push	{r4, lr}
   287f4:	mov	r4, r0
   287f8:	bl	283d4 <fputs@plt+0x1730c>
   287fc:	ldr	r2, [r4, #84]	; 0x54
   28800:	mov	r1, #44	; 0x2c
   28804:	add	r3, r2, #1
   28808:	str	r3, [r4, #84]	; 0x54
   2880c:	pop	{r4, lr}
   28810:	b	287d8 <fputs@plt+0x17710>
   28814:	push	{r4, lr}
   28818:	mov	r4, r0
   2881c:	mov	r2, r1
   28820:	mov	r1, #17
   28824:	bl	287d8 <fputs@plt+0x17710>
   28828:	ldr	r3, [r4, #24]
   2882c:	mov	r2, #0
   28830:	strb	r2, [r3, #19]
   28834:	str	r2, [r3, #60]	; 0x3c
   28838:	pop	{r4, pc}
   2883c:	mov	ip, #0
   28840:	push	{r0, r1, r2, lr}
   28844:	str	ip, [sp]
   28848:	bl	28344 <fputs@plt+0x1727c>
   2884c:	add	sp, sp, #12
   28850:	pop	{pc}		; (ldr pc, [sp], #4)
   28854:	push	{r2, r3}
   28858:	push	{r4, r5, r6, r7, r8, lr}
   2885c:	sub	sp, sp, #24
   28860:	mov	r5, r0
   28864:	ldr	r4, [sp, #48]	; 0x30
   28868:	mov	r8, #22
   2886c:	sub	r7, r1, r4
   28870:	mov	r6, #0
   28874:	add	r3, sp, #52	; 0x34
   28878:	str	r3, [sp, #20]
   2887c:	add	r3, r7, r4
   28880:	ldrb	r2, [r4], #1
   28884:	cmp	r2, #0
   28888:	bne	2889c <fputs@plt+0x177d4>
   2888c:	add	sp, sp, #24
   28890:	pop	{r4, r5, r6, r7, r8, lr}
   28894:	add	sp, sp, #8
   28898:	bx	lr
   2889c:	cmp	r2, #115	; 0x73
   288a0:	ldr	r2, [sp, #20]
   288a4:	add	r1, r2, #4
   288a8:	str	r1, [sp, #20]
   288ac:	bne	288d8 <fputs@plt+0x17810>
   288b0:	ldr	r1, [r2]
   288b4:	mov	r2, #0
   288b8:	cmp	r1, r2
   288bc:	stmib	sp, {r1, r6}
   288c0:	str	r6, [sp]
   288c4:	moveq	r1, #25
   288c8:	movne	r1, #97	; 0x61
   288cc:	mov	r0, r5
   288d0:	bl	28464 <fputs@plt+0x1739c>
   288d4:	b	2887c <fputs@plt+0x177b4>
   288d8:	ldr	r2, [r2]
   288dc:	mov	r1, r8
   288e0:	mov	r0, r5
   288e4:	bl	2883c <fputs@plt+0x17774>
   288e8:	b	2887c <fputs@plt+0x177b4>
   288ec:	cmp	r2, #0
   288f0:	bxeq	lr
   288f4:	push	{r0, r1, r2, r4, r5, lr}
   288f8:	mov	r5, r1
   288fc:	mov	r1, #1
   28900:	mov	r4, r0
   28904:	bl	2849c <fputs@plt+0x173d4>
   28908:	add	r2, sp, #8
   2890c:	mov	r0, r4
   28910:	str	r5, [r2, #-4]!
   28914:	mov	r1, #1
   28918:	bl	278f4 <fputs@plt+0x1682c>
   2891c:	mov	r3, #1
   28920:	mov	r2, r3
   28924:	mov	r1, #33	; 0x21
   28928:	mov	r0, r4
   2892c:	bl	2883c <fputs@plt+0x17774>
   28930:	add	sp, sp, #12
   28934:	pop	{r4, r5, pc}
   28938:	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   2893c:	mov	r3, r2
   28940:	mov	r4, r0
   28944:	mov	r5, r1
   28948:	mov	r6, r2
   2894c:	mov	r1, #22
   28950:	mov	r2, #0
   28954:	bl	2883c <fputs@plt+0x17774>
   28958:	mov	r2, r5
   2895c:	mov	r1, #108	; 0x6c
   28960:	mov	r0, r4
   28964:	bl	287d8 <fputs@plt+0x17710>
   28968:	mov	r3, #0
   2896c:	mov	r2, r5
   28970:	str	r6, [sp]
   28974:	mov	r1, #47	; 0x2f
   28978:	mov	r7, r0
   2897c:	mov	r0, r4
   28980:	bl	28344 <fputs@plt+0x1727c>
   28984:	mov	r0, r4
   28988:	mov	r1, #128	; 0x80
   2898c:	bl	1b1a0 <fputs@plt+0xa0d8>
   28990:	mov	r1, r7
   28994:	mov	r0, r4
   28998:	add	sp, sp, #12
   2899c:	pop	{r4, r5, r6, r7, lr}
   289a0:	b	1d4a4 <fputs@plt+0xc3dc>
   289a4:	push	{r0, r1, r2, lr}
   289a8:	mov	r2, #0
   289ac:	mov	r3, r1
   289b0:	str	r2, [sp]
   289b4:	mov	r1, #13
   289b8:	bl	28344 <fputs@plt+0x1727c>
   289bc:	add	sp, sp, #12
   289c0:	pop	{pc}		; (ldr pc, [sp], #4)
   289c4:	ldr	r3, [r0]
   289c8:	push	{r0, r1, r2, lr}
   289cc:	mov	r2, r1
   289d0:	ldr	r3, [r3, #16]
   289d4:	add	r3, r3, r1, lsl #4
   289d8:	mov	r1, #52	; 0x34
   289dc:	ldr	r3, [r3, #12]
   289e0:	ldr	r3, [r3]
   289e4:	add	r3, r3, #1
   289e8:	str	r3, [sp]
   289ec:	mov	r3, #1
   289f0:	ldr	r0, [r0, #8]
   289f4:	bl	28344 <fputs@plt+0x1727c>
   289f8:	add	sp, sp, #12
   289fc:	pop	{pc}		; (ldr pc, [sp], #4)
   28a00:	push	{r0, r1, r2, lr}
   28a04:	cmp	r1, #0
   28a08:	ble	28a24 <fputs@plt+0x1795c>
   28a0c:	mov	r3, r2
   28a10:	mov	r2, #1
   28a14:	str	r2, [sp]
   28a18:	mov	r2, r1
   28a1c:	mov	r1, #138	; 0x8a
   28a20:	bl	28344 <fputs@plt+0x1727c>
   28a24:	add	sp, sp, #12
   28a28:	pop	{pc}		; (ldr pc, [sp], #4)
   28a2c:	push	{r0, r1, r4, r5, r6, lr}
   28a30:	mov	r4, r0
   28a34:	str	r3, [sp]
   28a38:	mov	r5, r1
   28a3c:	mov	r6, r3
   28a40:	ldr	r0, [r0, #8]
   28a44:	mov	r3, r2
   28a48:	mov	r2, r1
   28a4c:	mov	r1, #29
   28a50:	bl	28344 <fputs@plt+0x1727c>
   28a54:	mov	r2, r6
   28a58:	mov	r1, r5
   28a5c:	mov	r0, r4
   28a60:	add	sp, sp, #8
   28a64:	pop	{r4, r5, r6, lr}
   28a68:	b	1dd9c <fputs@plt+0xccd4>
   28a6c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28a70:	mov	r7, r3
   28a74:	ldr	r4, [r0, #8]
   28a78:	sub	sp, sp, #28
   28a7c:	mov	r6, r0
   28a80:	ldr	r3, [r4, #32]
   28a84:	ldr	r0, [r4, #24]
   28a88:	str	r3, [sp, #16]
   28a8c:	mov	sl, r1
   28a90:	mov	r5, r2
   28a94:	ldr	r8, [sp, #72]	; 0x48
   28a98:	bl	2823c <fputs@plt+0x17174>
   28a9c:	ldr	r3, [sp, #68]	; 0x44
   28aa0:	cmp	r3, #0
   28aa4:	mov	r9, r0
   28aa8:	beq	28b54 <fputs@plt+0x17a8c>
   28aac:	mov	r1, #46	; 0x2e
   28ab0:	mov	r2, r3
   28ab4:	mov	r0, r4
   28ab8:	bl	287d8 <fputs@plt+0x17710>
   28abc:	cmp	r8, #0
   28ac0:	ldr	r3, [sp, #68]	; 0x44
   28ac4:	ldrne	r1, [r8]
   28ac8:	ldr	r2, [r5, #8]
   28acc:	add	fp, r3, #1
   28ad0:	mov	r3, fp
   28ad4:	str	r0, [sp, #20]
   28ad8:	ldr	r0, [r5, #12]
   28adc:	addne	r1, r1, #1
   28ae0:	strne	r1, [r8]
   28ae4:	mvn	r1, #5
   28ae8:	str	r1, [sp, #8]
   28aec:	stm	sp, {r0, r8}
   28af0:	mov	r1, #42	; 0x2a
   28af4:	mov	r0, r4
   28af8:	bl	28464 <fputs@plt+0x1739c>
   28afc:	mov	r3, r9
   28b00:	mov	r1, #43	; 0x2b
   28b04:	add	r2, r0, #2
   28b08:	str	r2, [sp]
   28b0c:	mov	r0, r4
   28b10:	bl	28344 <fputs@plt+0x1727c>
   28b14:	ldr	r1, [sp, #20]
   28b18:	mov	r0, r4
   28b1c:	bl	1d4a4 <fputs@plt+0xc3dc>
   28b20:	ldr	r3, [r5, #12]
   28b24:	ldr	r2, [r5, #8]
   28b28:	sub	r3, r3, #1
   28b2c:	str	r3, [sp]
   28b30:	mov	r1, #30
   28b34:	mov	r3, fp
   28b38:	mov	r0, r4
   28b3c:	bl	28344 <fputs@plt+0x1727c>
   28b40:	ldr	r3, [sp, #68]	; 0x44
   28b44:	mov	r2, #1
   28b48:	mov	r1, #22
   28b4c:	mov	r0, r4
   28b50:	bl	2883c <fputs@plt+0x17774>
   28b54:	ldr	r3, [r6]
   28b58:	ldrb	r3, [r3, #69]	; 0x45
   28b5c:	cmp	r3, #0
   28b60:	movne	r3, #0
   28b64:	strne	r3, [sp, #16]
   28b68:	bne	28c58 <fputs@plt+0x17b90>
   28b6c:	mov	r2, r9
   28b70:	ldr	r1, [sl, #16]
   28b74:	mov	r0, r4
   28b78:	bl	28a00 <fputs@plt+0x17938>
   28b7c:	ldrb	r3, [r7]
   28b80:	sub	r3, r3, #10
   28b84:	cmp	r3, #3
   28b88:	ldrls	pc, [pc, r3, lsl #2]
   28b8c:	b	28d38 <fputs@plt+0x17c70>
   28b90:	ldrdeq	r8, [r2], -r4
   28b94:	andeq	r8, r2, r4, ror #24
   28b98:	andeq	r8, r2, r0, lsr #23
   28b9c:	andeq	r8, r2, ip, ror #25
   28ba0:	mov	r0, r6
   28ba4:	bl	168d0 <fputs@plt+0x5808>
   28ba8:	mov	r8, r0
   28bac:	mov	r0, r6
   28bb0:	bl	168d0 <fputs@plt+0x5808>
   28bb4:	ldr	r3, [r5, #12]
   28bb8:	ldr	r2, [r5, #8]
   28bbc:	mov	r1, #49	; 0x31
   28bc0:	str	r8, [sp]
   28bc4:	mov	fp, r0
   28bc8:	mov	r0, r4
   28bcc:	bl	28344 <fputs@plt+0x1727c>
   28bd0:	mov	r3, fp
   28bd4:	ldr	r2, [r7, #4]
   28bd8:	mov	r1, #74	; 0x4a
   28bdc:	mov	r0, r4
   28be0:	bl	2883c <fputs@plt+0x17774>
   28be4:	mov	r3, r8
   28be8:	ldr	r2, [r7, #4]
   28bec:	mov	r1, #75	; 0x4b
   28bf0:	str	fp, [sp]
   28bf4:	mov	r0, r4
   28bf8:	bl	28344 <fputs@plt+0x1727c>
   28bfc:	mov	r1, #8
   28c00:	mov	r0, r4
   28c04:	bl	1b1a0 <fputs@plt+0xa0d8>
   28c08:	mov	r1, fp
   28c0c:	mov	r0, r6
   28c10:	bl	1bdc4 <fputs@plt+0xacfc>
   28c14:	mov	r1, r8
   28c18:	mov	r0, r6
   28c1c:	bl	1bdc4 <fputs@plt+0xacfc>
   28c20:	ldr	r2, [sl, #12]
   28c24:	cmp	r2, #0
   28c28:	beq	28c3c <fputs@plt+0x17b74>
   28c2c:	ldr	r3, [sp, #76]	; 0x4c
   28c30:	mov	r1, #141	; 0x8d
   28c34:	mov	r0, r4
   28c38:	bl	2883c <fputs@plt+0x17774>
   28c3c:	mov	r1, r9
   28c40:	mov	r0, r4
   28c44:	bl	16284 <fputs@plt+0x51bc>
   28c48:	ldr	r2, [sp, #64]	; 0x40
   28c4c:	mov	r1, #15
   28c50:	mov	r0, r4
   28c54:	bl	287d8 <fputs@plt+0x17710>
   28c58:	ldr	r0, [sp, #16]
   28c5c:	add	sp, sp, #28
   28c60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   28c64:	ldr	r3, [sl]
   28c68:	ldrb	r1, [r7, #1]
   28c6c:	mov	fp, #1
   28c70:	ldr	r3, [r3, #4]
   28c74:	ldr	r0, [r3]
   28c78:	bl	16d40 <fputs@plt+0x5c78>
   28c7c:	mov	r2, r7
   28c80:	strb	r0, [r2, #1]!
   28c84:	mov	r0, r6
   28c88:	bl	168d0 <fputs@plt+0x5808>
   28c8c:	mov	r3, fp
   28c90:	mov	r1, #49	; 0x31
   28c94:	mov	r8, r0
   28c98:	stmib	sp, {r2, fp}
   28c9c:	str	r0, [sp]
   28ca0:	ldr	r2, [r5, #8]
   28ca4:	mov	r0, r4
   28ca8:	bl	28464 <fputs@plt+0x1739c>
   28cac:	mov	r2, fp
   28cb0:	ldr	r1, [r5, #8]
   28cb4:	mov	r0, r6
   28cb8:	bl	1dd9c <fputs@plt+0xccd4>
   28cbc:	mov	r3, r8
   28cc0:	ldr	r2, [r7, #4]
   28cc4:	mov	r1, #110	; 0x6e
   28cc8:	mov	r0, r4
   28ccc:	bl	2883c <fputs@plt+0x17774>
   28cd0:	b	28c14 <fputs@plt+0x17b4c>
   28cd4:	mov	r3, #1
   28cd8:	ldr	r2, [r7, #4]
   28cdc:	ldr	r1, [r5, #8]
   28ce0:	mov	r0, r6
   28ce4:	bl	28a2c <fputs@plt+0x17964>
   28ce8:	b	28c20 <fputs@plt+0x17b58>
   28cec:	ldr	r3, [r7, #8]
   28cf0:	cmp	r3, #0
   28cf4:	bne	28d10 <fputs@plt+0x17c48>
   28cf8:	ldr	r1, [r5, #12]
   28cfc:	mov	r0, r6
   28d00:	bl	16900 <fputs@plt+0x5838>
   28d04:	ldr	r3, [r5, #12]
   28d08:	str	r3, [r7, #12]
   28d0c:	str	r0, [r7, #8]
   28d10:	ldr	r2, [r7, #8]
   28d14:	ldr	r1, [r5, #8]
   28d18:	mov	r0, r6
   28d1c:	ldr	r3, [r5, #12]
   28d20:	bl	28a2c <fputs@plt+0x17964>
   28d24:	ldr	r2, [r7, #4]
   28d28:	mov	r1, #18
   28d2c:	mov	r0, r4
   28d30:	bl	287d8 <fputs@plt+0x17710>
   28d34:	b	28c20 <fputs@plt+0x17b58>
   28d38:	ldr	r2, [r5, #8]
   28d3c:	ldr	r3, [r5, #12]
   28d40:	mov	r1, #33	; 0x21
   28d44:	mov	r0, r4
   28d48:	bl	2883c <fputs@plt+0x17774>
   28d4c:	ldr	r2, [r5, #12]
   28d50:	ldr	r1, [r5, #8]
   28d54:	mov	r0, r6
   28d58:	bl	1dd9c <fputs@plt+0xccd4>
   28d5c:	b	28c20 <fputs@plt+0x17b58>
   28d60:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   28d64:	mov	r9, r3
   28d68:	ldr	r5, [r0, #8]
   28d6c:	mov	r7, r1
   28d70:	ldr	r8, [sp, #40]	; 0x28
   28d74:	mov	r6, r0
   28d78:	bl	168d0 <fputs@plt+0x5808>
   28d7c:	stm	sp, {r8, r9}
   28d80:	mov	r4, r0
   28d84:	mov	r3, r2
   28d88:	mov	r0, r5
   28d8c:	mov	r2, r1
   28d90:	mov	r1, #69	; 0x45
   28d94:	bl	2842c <fputs@plt+0x17364>
   28d98:	mov	r3, r9
   28d9c:	mov	r2, r8
   28da0:	str	r4, [sp]
   28da4:	mov	r1, #49	; 0x31
   28da8:	mov	r0, r5
   28dac:	bl	28344 <fputs@plt+0x1727c>
   28db0:	mov	r3, r4
   28db4:	mov	r2, r7
   28db8:	mov	r1, #110	; 0x6e
   28dbc:	mov	r0, r5
   28dc0:	bl	2883c <fputs@plt+0x17774>
   28dc4:	mov	r1, r4
   28dc8:	mov	r0, r6
   28dcc:	add	sp, sp, #12
   28dd0:	pop	{r4, r5, r6, r7, r8, r9, lr}
   28dd4:	b	1bdc4 <fputs@plt+0xacfc>
   28dd8:	ldr	r3, [r0]
   28ddc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28de0:	sub	sp, sp, #28
   28de4:	ldr	r5, [r3, #8]
   28de8:	str	r3, [sp, #8]
   28dec:	ldr	r3, [r0, #4]
   28df0:	mov	r6, r0
   28df4:	str	r3, [sp, #12]
   28df8:	ldr	r3, [sp, #8]
   28dfc:	ldr	r0, [sp, #8]
   28e00:	ldr	r3, [r3]
   28e04:	str	r3, [sp, #16]
   28e08:	bl	1dc48 <fputs@plt+0xcb80>
   28e0c:	ldrb	r8, [r6, #43]	; 0x2b
   28e10:	ldr	r3, [sp, #12]
   28e14:	sxth	r7, r8
   28e18:	add	r4, r7, r7, lsl #2
   28e1c:	add	r7, r7, r7, lsl #3
   28e20:	add	r4, r6, r4, lsl #4
   28e24:	add	r7, r3, r7, lsl #3
   28e28:	cmp	r8, #0
   28e2c:	bne	28e6c <fputs@plt+0x17da4>
   28e30:	ldr	r1, [r6, #52]	; 0x34
   28e34:	mov	r0, r5
   28e38:	bl	16284 <fputs@plt+0x51bc>
   28e3c:	add	r4, r6, #736	; 0x2e0
   28e40:	ldrb	r3, [r6, #43]	; 0x2b
   28e44:	cmp	r8, r3
   28e48:	blt	29044 <fputs@plt+0x17f7c>
   28e4c:	ldr	r2, [sp, #8]
   28e50:	ldr	r3, [r6, #56]	; 0x38
   28e54:	mov	r1, r6
   28e58:	str	r3, [r2, #428]	; 0x1ac
   28e5c:	ldr	r0, [sp, #16]
   28e60:	add	sp, sp, #28
   28e64:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28e68:	b	1e784 <fputs@plt+0xd6bc>
   28e6c:	ldr	r1, [r4, #680]	; 0x2a8
   28e70:	mov	r0, r5
   28e74:	ldr	fp, [r4, #720]	; 0x2d0
   28e78:	bl	16284 <fputs@plt+0x51bc>
   28e7c:	ldrb	r1, [r4, #701]	; 0x2bd
   28e80:	cmp	r1, #160	; 0xa0
   28e84:	beq	28eac <fputs@plt+0x17de4>
   28e88:	ldrb	r3, [r4, #702]	; 0x2be
   28e8c:	mov	r0, r5
   28e90:	str	r3, [sp]
   28e94:	ldr	r3, [r4, #708]	; 0x2c4
   28e98:	ldr	r2, [r4, #704]	; 0x2c0
   28e9c:	bl	28344 <fputs@plt+0x1727c>
   28ea0:	ldrb	r1, [r4, #703]	; 0x2bf
   28ea4:	mov	r0, r5
   28ea8:	bl	1b1a0 <fputs@plt+0xa0d8>
   28eac:	ldr	r3, [fp, #36]	; 0x24
   28eb0:	tst	r3, #2048	; 0x800
   28eb4:	bne	28fbc <fputs@plt+0x17ef4>
   28eb8:	ldr	r1, [r4, #668]	; 0x29c
   28ebc:	mov	r0, r5
   28ec0:	bl	16284 <fputs@plt+0x51bc>
   28ec4:	ldr	r1, [r4, #676]	; 0x2a4
   28ec8:	cmp	r1, #0
   28ecc:	beq	28ef4 <fputs@plt+0x17e2c>
   28ed0:	mov	r0, r5
   28ed4:	bl	289a4 <fputs@plt+0x178dc>
   28ed8:	ldr	r1, [r4, #676]	; 0x2a4
   28edc:	mov	r0, r5
   28ee0:	bl	1d4a4 <fputs@plt+0xc3dc>
   28ee4:	ldr	r1, [r4, #676]	; 0x2a4
   28ee8:	mov	r0, r5
   28eec:	sub	r1, r1, #2
   28ef0:	bl	1d4a4 <fputs@plt+0xc3dc>
   28ef4:	ldr	r2, [r4, #696]	; 0x2b8
   28ef8:	cmp	r2, #0
   28efc:	beq	28f2c <fputs@plt+0x17e64>
   28f00:	sub	r1, r2, #1
   28f04:	mov	r0, r5
   28f08:	bl	162ac <fputs@plt+0x51e4>
   28f0c:	ldr	r1, [r0, #4]
   28f10:	mov	r3, r2
   28f14:	cmp	r1, #0
   28f18:	ldr	r2, [r4, #692]	; 0x2b4
   28f1c:	movne	r1, #141	; 0x8d
   28f20:	moveq	r1, #142	; 0x8e
   28f24:	mov	r0, r5
   28f28:	bl	2883c <fputs@plt+0x17774>
   28f2c:	ldr	r2, [r4, #656]	; 0x290
   28f30:	cmp	r2, #0
   28f34:	beq	28fac <fputs@plt+0x17ee4>
   28f38:	mov	r1, #138	; 0x8a
   28f3c:	mov	r0, r5
   28f40:	bl	287d8 <fputs@plt+0x17710>
   28f44:	ldr	r3, [fp, #36]	; 0x24
   28f48:	tst	r3, #64	; 0x40
   28f4c:	mov	r9, r0
   28f50:	bne	28f64 <fputs@plt+0x17e9c>
   28f54:	ldr	r2, [r7, #-20]	; 0xffffffec
   28f58:	mov	r1, #104	; 0x68
   28f5c:	mov	r0, r5
   28f60:	bl	287d8 <fputs@plt+0x17710>
   28f64:	ldr	r3, [fp, #36]	; 0x24
   28f68:	tst	r3, #512	; 0x200
   28f6c:	beq	28f80 <fputs@plt+0x17eb8>
   28f70:	ldr	r2, [r4, #664]	; 0x298
   28f74:	mov	r1, #104	; 0x68
   28f78:	mov	r0, r5
   28f7c:	bl	287d8 <fputs@plt+0x17710>
   28f80:	ldrb	r3, [r4, #701]	; 0x2bd
   28f84:	cmp	r3, #15
   28f88:	bne	29034 <fputs@plt+0x17f6c>
   28f8c:	ldr	r3, [r4, #684]	; 0x2ac
   28f90:	ldr	r2, [r4, #704]	; 0x2c0
   28f94:	mov	r1, #14
   28f98:	mov	r0, r5
   28f9c:	bl	2883c <fputs@plt+0x17774>
   28fa0:	mov	r1, r9
   28fa4:	mov	r0, r5
   28fa8:	bl	1d4a4 <fputs@plt+0xc3dc>
   28fac:	sub	r8, r8, #1
   28fb0:	sub	r4, r4, #80	; 0x50
   28fb4:	sub	r7, r7, #72	; 0x48
   28fb8:	b	28e28 <fputs@plt+0x17d60>
   28fbc:	ldr	r3, [r4, #712]	; 0x2c8
   28fc0:	cmp	r3, #0
   28fc4:	ble	28eb8 <fputs@plt+0x17df0>
   28fc8:	ldr	r1, [r4, #672]	; 0x2a0
   28fcc:	mov	r0, r5
   28fd0:	bl	16284 <fputs@plt+0x51bc>
   28fd4:	ldr	sl, [r4, #712]	; 0x2c8
   28fd8:	mov	r3, #12
   28fdc:	mul	r9, r3, sl
   28fe0:	sub	r3, r9, #12
   28fe4:	ldr	r9, [r4, #716]	; 0x2cc
   28fe8:	add	r9, r9, r3
   28fec:	cmp	sl, #0
   28ff0:	sub	r9, r9, #12
   28ff4:	ble	28eb8 <fputs@plt+0x17df0>
   28ff8:	ldr	r1, [r9, #16]
   28ffc:	mov	r0, r5
   29000:	add	r1, r1, #1
   29004:	bl	1d4a4 <fputs@plt+0xc3dc>
   29008:	ldr	r3, [r9, #16]
   2900c:	ldr	r2, [r9, #12]
   29010:	ldrb	r1, [r9, #20]
   29014:	mov	r0, r5
   29018:	bl	2883c <fputs@plt+0x17774>
   2901c:	ldr	r1, [r9, #16]
   29020:	mov	r0, r5
   29024:	sub	r1, r1, #1
   29028:	bl	1d4a4 <fputs@plt+0xc3dc>
   2902c:	sub	sl, sl, #1
   29030:	b	28fec <fputs@plt+0x17f24>
   29034:	ldr	r1, [r4, #684]	; 0x2ac
   29038:	mov	r0, r5
   2903c:	bl	289a4 <fputs@plt+0x178dc>
   29040:	b	28fa0 <fputs@plt+0x17ed8>
   29044:	ldrb	r3, [r4, #44]	; 0x2c
   29048:	ldr	r1, [sp, #12]
   2904c:	mov	r2, #72	; 0x48
   29050:	ldr	fp, [r4, #64]	; 0x40
   29054:	mla	r2, r2, r3, r1
   29058:	ldrb	r1, [r2, #45]	; 0x2d
   2905c:	ldr	r9, [r2, #24]
   29060:	tst	r1, #16
   29064:	beq	2909c <fputs@plt+0x17fd4>
   29068:	ldr	r1, [sp, #16]
   2906c:	ldrb	r1, [r1, #69]	; 0x45
   29070:	cmp	r1, #0
   29074:	bne	2909c <fputs@plt+0x17fd4>
   29078:	str	r1, [sp]
   2907c:	mov	r0, r5
   29080:	ldr	r3, [r2, #40]	; 0x28
   29084:	ldr	r1, [r4, #32]
   29088:	ldr	r2, [r4, #4]
   2908c:	bl	17978 <fputs@plt+0x68b0>
   29090:	add	r8, r8, #1
   29094:	add	r4, r4, #80	; 0x50
   29098:	b	28e40 <fputs@plt+0x17d78>
   2909c:	ldrb	r2, [r9, #42]	; 0x2a
   290a0:	tst	r2, #2
   290a4:	bne	2911c <fputs@plt+0x18054>
   290a8:	ldr	r2, [r9, #12]
   290ac:	cmp	r2, #0
   290b0:	bne	2911c <fputs@plt+0x18054>
   290b4:	ldrh	r2, [r6, #36]	; 0x24
   290b8:	tst	r2, #16
   290bc:	bne	2911c <fputs@plt+0x18054>
   290c0:	ldrb	r2, [r6, #40]	; 0x28
   290c4:	ldr	r7, [fp, #36]	; 0x24
   290c8:	cmp	r2, #0
   290cc:	bne	290f4 <fputs@plt+0x1802c>
   290d0:	tst	r7, #64	; 0x40
   290d4:	bne	290f4 <fputs@plt+0x1802c>
   290d8:	mov	r2, #72	; 0x48
   290dc:	ldr	r1, [sp, #12]
   290e0:	mov	r0, r5
   290e4:	mla	r3, r2, r3, r1
   290e8:	mov	r1, #61	; 0x3d
   290ec:	ldr	r2, [r3, #52]	; 0x34
   290f0:	bl	287d8 <fputs@plt+0x17710>
   290f4:	and	r7, r7, #17152	; 0x4300
   290f8:	cmp	r7, #512	; 0x200
   290fc:	bne	2911c <fputs@plt+0x18054>
   29100:	ldr	r2, [r4, #8]
   29104:	ldr	r3, [r6, #64]	; 0x40
   29108:	cmp	r2, r3
   2910c:	beq	2911c <fputs@plt+0x18054>
   29110:	mov	r1, #61	; 0x3d
   29114:	mov	r0, r5
   29118:	bl	287d8 <fputs@plt+0x17710>
   2911c:	ldr	r3, [fp, #36]	; 0x24
   29120:	tst	r3, #576	; 0x240
   29124:	ldrne	fp, [fp, #28]
   29128:	bne	29138 <fputs@plt+0x18070>
   2912c:	tst	r3, #8192	; 0x2000
   29130:	beq	29090 <fputs@plt+0x17fc8>
   29134:	ldr	fp, [r4, #56]	; 0x38
   29138:	cmp	fp, #0
   2913c:	beq	29090 <fputs@plt+0x17fc8>
   29140:	ldrb	r3, [r6, #40]	; 0x28
   29144:	cmp	r3, #0
   29148:	beq	2915c <fputs@plt+0x18094>
   2914c:	ldr	r3, [fp, #12]
   29150:	ldrb	r3, [r3, #42]	; 0x2a
   29154:	tst	r3, #32
   29158:	beq	29090 <fputs@plt+0x17fc8>
   2915c:	ldr	r3, [sp, #16]
   29160:	ldrb	r3, [r3, #69]	; 0x45
   29164:	cmp	r3, #0
   29168:	bne	29090 <fputs@plt+0x17fc8>
   2916c:	ldr	r7, [r4, #32]
   29170:	ldr	r3, [r5, #32]
   29174:	mov	r1, r7
   29178:	mov	r0, r5
   2917c:	str	r3, [sp, #20]
   29180:	bl	162ac <fputs@plt+0x51e4>
   29184:	add	sl, r0, #20
   29188:	ldr	r3, [sp, #20]
   2918c:	cmp	r7, r3
   29190:	bge	29090 <fputs@plt+0x17fc8>
   29194:	ldr	r0, [sl, #-16]
   29198:	ldr	r1, [r4, #4]
   2919c:	cmp	r0, r1
   291a0:	bne	291f0 <fputs@plt+0x18128>
   291a4:	ldrb	r1, [sl, #-20]	; 0xffffffec
   291a8:	cmp	r1, #47	; 0x2f
   291ac:	bne	291fc <fputs@plt+0x18134>
   291b0:	ldrb	r0, [r9, #42]	; 0x2a
   291b4:	ldr	r1, [sl, #-12]
   291b8:	tst	r0, #32
   291bc:	beq	291d4 <fputs@plt+0x1810c>
   291c0:	ldr	r0, [r9, #8]
   291c4:	bl	1be1c <fputs@plt+0xad54>
   291c8:	ldr	r0, [r0, #4]
   291cc:	lsl	r1, r1, #1
   291d0:	ldrsh	r1, [r0, r1]
   291d4:	sxth	r1, r1
   291d8:	mov	r0, fp
   291dc:	bl	16a84 <fputs@plt+0x59bc>
   291e0:	cmp	r0, #0
   291e4:	strge	r0, [sl, #-12]
   291e8:	ldrge	r1, [r4, #8]
   291ec:	strge	r1, [sl, #-16]
   291f0:	add	r7, r7, #1
   291f4:	add	sl, sl, #20
   291f8:	b	29188 <fputs@plt+0x180c0>
   291fc:	cmp	r1, #103	; 0x67
   29200:	moveq	r3, #113	; 0x71
   29204:	ldreq	r1, [r4, #8]
   29208:	strbeq	r3, [sl, #-20]	; 0xffffffec
   2920c:	streq	r1, [sl, #-16]
   29210:	b	291f0 <fputs@plt+0x18128>
   29214:	push	{r4, r5, r6, r7, r8, lr}
   29218:	mov	r6, r2
   2921c:	ldr	r2, [r0, #24]
   29220:	ldr	r3, [r0, #32]
   29224:	mov	r4, r0
   29228:	ldr	r2, [r2, #88]	; 0x58
   2922c:	add	r3, r1, r3
   29230:	cmp	r3, r2
   29234:	mov	r5, r1
   29238:	bgt	29274 <fputs@plt+0x181ac>
   2923c:	ldr	r1, [r4, #32]
   29240:	mov	r3, #20
   29244:	ldr	r0, [r4, #4]
   29248:	mov	lr, #0
   2924c:	mla	r0, r3, r1, r0
   29250:	ldr	r8, [pc, #140]	; 292e4 <fputs@plt+0x1821c>
   29254:	add	r2, r6, #4
   29258:	add	r3, r0, r3
   2925c:	mov	r7, lr
   29260:	cmp	r5, lr
   29264:	bgt	29288 <fputs@plt+0x181c0>
   29268:	add	r5, r5, r1
   2926c:	str	r5, [r4, #32]
   29270:	pop	{r4, r5, r6, r7, r8, pc}
   29274:	bl	28290 <fputs@plt+0x171c8>
   29278:	cmp	r0, #0
   2927c:	beq	2923c <fputs@plt+0x18174>
   29280:	mov	r0, #0
   29284:	pop	{r4, r5, r6, r7, r8, pc}
   29288:	ldrb	r6, [r2, #-4]
   2928c:	add	lr, lr, #1
   29290:	add	r2, r2, #4
   29294:	strb	r6, [r3, #-20]	; 0xffffffec
   29298:	ldrsb	ip, [r2, #-7]
   2929c:	add	r6, r8, r6
   292a0:	add	r3, r3, #20
   292a4:	str	ip, [r3, #-36]	; 0xffffffdc
   292a8:	ldrb	r6, [r6, #2756]	; 0xac4
   292ac:	ldrsb	ip, [r2, #-6]
   292b0:	cmp	ip, #0
   292b4:	movle	r6, #0
   292b8:	andgt	r6, r6, #1
   292bc:	cmp	r6, #0
   292c0:	str	ip, [r3, #-32]	; 0xffffffe0
   292c4:	addne	ip, r1, ip
   292c8:	strne	ip, [r3, #-32]	; 0xffffffe0
   292cc:	ldrsb	ip, [r2, #-5]
   292d0:	strb	r7, [r3, #-39]	; 0xffffffd9
   292d4:	str	r7, [r3, #-24]	; 0xffffffe8
   292d8:	str	ip, [r3, #-28]	; 0xffffffe4
   292dc:	strb	r7, [r3, #-37]	; 0xffffffdb
   292e0:	b	29260 <fputs@plt+0x18198>
   292e4:			; <UNDEFINED> instruction: 0x00072ab8
   292e8:	push	{r4, r5, r6, lr}
   292ec:	mov	r5, r2
   292f0:	ldr	r2, [r1, #48]	; 0x30
   292f4:	mov	r4, r1
   292f8:	add	r2, r2, #2
   292fc:	ldr	r1, [r1, #52]	; 0x34
   29300:	lsl	r2, r2, #2
   29304:	mov	r6, r0
   29308:	asr	r3, r2, #31
   2930c:	bl	26894 <fputs@plt+0x157cc>
   29310:	cmp	r0, #0
   29314:	bne	29328 <fputs@plt+0x18260>
   29318:	mov	r1, r5
   2931c:	mov	r0, r6
   29320:	pop	{r4, r5, r6, lr}
   29324:	b	1d524 <fputs@plt+0xc45c>
   29328:	ldr	r3, [r4, #48]	; 0x30
   2932c:	add	r2, r3, #1
   29330:	str	r2, [r4, #48]	; 0x30
   29334:	str	r5, [r0, r3, lsl #2]
   29338:	add	r3, r0, r3, lsl #2
   2933c:	mov	r2, #0
   29340:	str	r2, [r3, #4]
   29344:	str	r0, [r4, #52]	; 0x34
   29348:	pop	{r4, r5, r6, pc}
   2934c:	ldr	r1, [r0, #516]	; 0x204
   29350:	cmp	r1, #0
   29354:	bxeq	lr
   29358:	push	{r4, r5, r6, lr}
   2935c:	ldr	r5, [r0, #488]	; 0x1e8
   29360:	cmp	r5, #0
   29364:	popeq	{r4, r5, r6, pc}
   29368:	ldr	r2, [r0, #520]	; 0x208
   2936c:	ldr	r4, [r0]
   29370:	asr	r3, r2, #31
   29374:	mov	r0, r4
   29378:	bl	1edc4 <fputs@plt+0xdcfc>
   2937c:	mov	r1, r5
   29380:	mov	r2, r0
   29384:	mov	r0, r4
   29388:	pop	{r4, r5, r6, lr}
   2938c:	b	292e8 <fputs@plt+0x18220>
   29390:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29394:	mov	r6, r2
   29398:	ldr	r2, [r1]
   2939c:	mov	r5, r3
   293a0:	ldr	r3, [r1, #4]
   293a4:	add	r2, r2, r6
   293a8:	cmp	r2, r3
   293ac:	mov	r4, r1
   293b0:	bls	293fc <fputs@plt+0x18334>
   293b4:	sub	r2, r2, #1
   293b8:	mov	r8, #72	; 0x48
   293bc:	mov	r3, #0
   293c0:	mul	r2, r8, r2
   293c4:	mov	r7, r0
   293c8:	add	r2, r2, #80	; 0x50
   293cc:	bl	26894 <fputs@plt+0x157cc>
   293d0:	subs	r9, r0, #0
   293d4:	beq	29458 <fputs@plt+0x18390>
   293d8:	mov	r1, r9
   293dc:	mov	r0, r7
   293e0:	bl	1d4c4 <fputs@plt+0xc3fc>
   293e4:	mov	r1, r8
   293e8:	mov	r4, r9
   293ec:	sub	r0, r0, #80	; 0x50
   293f0:	bl	6fcc0 <fputs@plt+0x5ebf8>
   293f4:	add	r0, r0, #1
   293f8:	str	r0, [r9, #4]
   293fc:	ldr	r7, [r4]
   29400:	mov	r8, #72	; 0x48
   29404:	sub	fp, r7, #1
   29408:	mla	sl, r8, r7, r4
   2940c:	mul	r9, r8, r6
   29410:	cmp	fp, r5
   29414:	sub	sl, sl, #72	; 0x48
   29418:	bge	29460 <fputs@plt+0x18398>
   2941c:	mov	r3, #72	; 0x48
   29420:	add	r7, r6, r7
   29424:	str	r7, [r4]
   29428:	mul	r7, r3, r5
   2942c:	mov	r2, r9
   29430:	add	r0, r7, #8
   29434:	mov	r1, #0
   29438:	add	r0, r4, r0
   2943c:	bl	10eac <memset@plt>
   29440:	add	r6, r6, r5
   29444:	add	r3, r4, r7
   29448:	mvn	r2, #0
   2944c:	cmp	r5, r6
   29450:	add	r3, r3, #72	; 0x48
   29454:	blt	2947c <fputs@plt+0x183b4>
   29458:	mov	r0, r4
   2945c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29460:	add	r0, sl, r9
   29464:	mov	r2, r8
   29468:	add	r1, sl, #8
   2946c:	add	r0, r0, #8
   29470:	bl	10f3c <memcpy@plt>
   29474:	sub	fp, fp, #1
   29478:	b	29410 <fputs@plt+0x18348>
   2947c:	str	r2, [r3, #-20]	; 0xffffffec
   29480:	add	r5, r5, #1
   29484:	b	2944c <fputs@plt+0x18384>
   29488:	push	{r4, r5, r6, r7, r8, lr}
   2948c:	subs	r4, r1, #0
   29490:	mov	r7, r0
   29494:	mov	r8, r2
   29498:	mov	r6, r3
   2949c:	bne	294c0 <fputs@plt+0x183f8>
   294a0:	mov	r2, #80	; 0x50
   294a4:	mov	r3, #0
   294a8:	bl	1ed14 <fputs@plt+0xdc4c>
   294ac:	subs	r4, r0, #0
   294b0:	beq	294f4 <fputs@plt+0x1842c>
   294b4:	mov	r2, #0
   294b8:	mov	r3, #1
   294bc:	stm	r4, {r2, r3}
   294c0:	ldr	r3, [r4]
   294c4:	mov	r1, r4
   294c8:	mov	r2, #1
   294cc:	mov	r0, r7
   294d0:	bl	29390 <fputs@plt+0x182c8>
   294d4:	ldrb	r3, [r7, #69]	; 0x45
   294d8:	cmp	r3, #0
   294dc:	mov	r4, r0
   294e0:	beq	294fc <fputs@plt+0x18434>
   294e4:	mov	r1, r0
   294e8:	mov	r0, r7
   294ec:	bl	1e2b4 <fputs@plt+0xd1ec>
   294f0:	mov	r4, #0
   294f4:	mov	r0, r4
   294f8:	pop	{r4, r5, r6, r7, r8, pc}
   294fc:	ldr	r5, [r0]
   29500:	cmp	r6, #0
   29504:	sub	r5, r5, #1
   29508:	beq	29520 <fputs@plt+0x18458>
   2950c:	ldr	r3, [r6]
   29510:	cmp	r3, #0
   29514:	movne	r3, r8
   29518:	movne	r8, r6
   2951c:	mov	r6, r3
   29520:	mov	r1, r8
   29524:	mov	r0, r7
   29528:	bl	1ee10 <fputs@plt+0xdd48>
   2952c:	mov	r3, #72	; 0x48
   29530:	mov	r1, r6
   29534:	mla	r5, r3, r5, r4
   29538:	str	r0, [r5, #16]
   2953c:	mov	r0, r7
   29540:	bl	1ee10 <fputs@plt+0xdd48>
   29544:	str	r0, [r5, #12]
   29548:	b	294f4 <fputs@plt+0x1842c>
   2954c:	mov	r3, #0
   29550:	push	{r4, r5, r6, r7, r8, lr}
   29554:	mov	r2, r3
   29558:	mov	r5, r1
   2955c:	mov	r1, r3
   29560:	mov	r7, r0
   29564:	bl	29488 <fputs@plt+0x183c0>
   29568:	subs	r4, r0, #0
   2956c:	beq	295dc <fputs@plt+0x18514>
   29570:	ldr	r1, [r5, #12]
   29574:	mov	r0, r7
   29578:	ldr	r6, [r4]
   2957c:	bl	201a4 <fputs@plt+0xf0dc>
   29580:	sub	r6, r6, #1
   29584:	mov	r8, #72	; 0x48
   29588:	ldr	r3, [r5, #4]
   2958c:	mla	r6, r8, r6, r4
   29590:	ldr	r1, [r3, #20]
   29594:	str	r0, [r6, #16]
   29598:	mov	r0, r7
   2959c:	bl	17478 <fputs@plt+0x63b0>
   295a0:	cmp	r0, #1
   295a4:	movle	r3, #0
   295a8:	movgt	r3, #1
   295ac:	cmp	r0, #0
   295b0:	orreq	r3, r3, #1
   295b4:	cmp	r3, #0
   295b8:	beq	295dc <fputs@plt+0x18514>
   295bc:	ldr	r3, [r7, #16]
   295c0:	ldr	r5, [r4]
   295c4:	ldr	r1, [r3, r0, lsl #4]
   295c8:	mov	r0, r7
   295cc:	bl	201a4 <fputs@plt+0xf0dc>
   295d0:	sub	r5, r5, #1
   295d4:	mla	r5, r8, r5, r4
   295d8:	str	r0, [r5, #12]
   295dc:	mov	r0, r4
   295e0:	pop	{r4, r5, r6, r7, r8, pc}
   295e4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   295e8:	mov	r6, r3
   295ec:	ldr	r4, [r3]
   295f0:	mov	r7, r1
   295f4:	sub	r3, r4, #1
   295f8:	tst	r3, r4
   295fc:	mov	r9, r2
   29600:	ldr	r8, [sp, #32]
   29604:	bne	2965c <fputs@plt+0x18594>
   29608:	cmp	r4, #0
   2960c:	lslne	r2, r4, #1
   29610:	moveq	r2, #1
   29614:	mul	r2, r9, r2
   29618:	asr	r3, r2, #31
   2961c:	bl	26894 <fputs@plt+0x157cc>
   29620:	subs	r5, r0, #0
   29624:	mvneq	r3, #0
   29628:	streq	r3, [r8]
   2962c:	moveq	r5, r7
   29630:	beq	29654 <fputs@plt+0x1858c>
   29634:	mov	r2, r9
   29638:	mov	r1, #0
   2963c:	mla	r0, r9, r4, r5
   29640:	bl	10eac <memset@plt>
   29644:	str	r4, [r8]
   29648:	ldr	r3, [r6]
   2964c:	add	r3, r3, #1
   29650:	str	r3, [r6]
   29654:	mov	r0, r5
   29658:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2965c:	mov	r5, r1
   29660:	b	29634 <fputs@plt+0x1856c>
   29664:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
   29668:	mov	r5, r1
   2966c:	ldrb	r2, [r1]
   29670:	ldr	r3, [r0, #24]
   29674:	cmp	r2, #153	; 0x99
   29678:	ldr	r7, [r3]
   2967c:	ldr	r6, [r3, #12]
   29680:	beq	29804 <fputs@plt+0x1873c>
   29684:	cmp	r2, #154	; 0x9a
   29688:	beq	29694 <fputs@plt+0x185cc>
   2968c:	cmp	r2, #152	; 0x98
   29690:	bne	2982c <fputs@plt+0x18764>
   29694:	ldr	r3, [r3, #4]
   29698:	cmp	r3, #0
   2969c:	addne	r2, r3, #8
   296a0:	ldrne	r1, [r3]
   296a4:	movne	r3, #0
   296a8:	bne	296f0 <fputs@plt+0x18628>
   296ac:	mov	r0, #1
   296b0:	add	sp, sp, #16
   296b4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   296b8:	ldr	lr, [r3, #4]
   296bc:	cmp	r0, lr
   296c0:	bne	296d4 <fputs@plt+0x1860c>
   296c4:	ldrsh	lr, [r5, #32]
   296c8:	ldr	r4, [r3, #8]
   296cc:	cmp	r4, lr
   296d0:	beq	297f0 <fputs@plt+0x18728>
   296d4:	add	r2, r2, #1
   296d8:	add	r3, r3, #24
   296dc:	b	29718 <fputs@plt+0x18650>
   296e0:	add	r1, r1, #1
   296e4:	b	297a0 <fputs@plt+0x186d8>
   296e8:	add	r3, r3, #1
   296ec:	add	r2, r2, #72	; 0x48
   296f0:	cmp	r3, r1
   296f4:	bge	296ac <fputs@plt+0x185e4>
   296f8:	ldr	r0, [r5, #28]
   296fc:	ldr	ip, [r2, #44]	; 0x2c
   29700:	cmp	r0, ip
   29704:	bne	296e8 <fputs@plt+0x18620>
   29708:	ldr	r1, [r6, #28]
   2970c:	ldr	ip, [r6, #32]
   29710:	mov	r3, r1
   29714:	mov	r2, #0
   29718:	cmp	r2, ip
   2971c:	blt	296b8 <fputs@plt+0x185f0>
   29720:	add	r3, sp, #12
   29724:	str	r3, [sp]
   29728:	mov	r2, #24
   2972c:	add	r3, r6, #32
   29730:	ldr	r0, [r7]
   29734:	bl	295e4 <fputs@plt+0x1851c>
   29738:	ldr	r2, [sp, #12]
   2973c:	cmp	r2, #0
   29740:	str	r0, [r6, #28]
   29744:	blt	297f0 <fputs@plt+0x18728>
   29748:	mov	r1, #24
   2974c:	ldr	ip, [r5, #44]	; 0x2c
   29750:	mul	r1, r1, r2
   29754:	ldrsh	lr, [r5, #32]
   29758:	add	r3, r0, r1
   2975c:	str	ip, [r0, r1]
   29760:	ldr	r1, [r7, #76]	; 0x4c
   29764:	ldr	ip, [r5, #28]
   29768:	add	r1, r1, #1
   2976c:	str	ip, [r3, #4]
   29770:	str	lr, [r3, #8]
   29774:	str	r1, [r7, #76]	; 0x4c
   29778:	str	r1, [r3, #16]
   2977c:	mvn	r1, #0
   29780:	str	r1, [r3, #12]
   29784:	ldr	r1, [r6, #24]
   29788:	str	r5, [r3, #20]
   2978c:	cmp	r1, #0
   29790:	beq	297d8 <fputs@plt+0x18710>
   29794:	ldm	r1, {r4, r7}
   29798:	mov	r8, #20
   2979c:	mov	r1, #0
   297a0:	cmp	r1, r4
   297a4:	bge	297d8 <fputs@plt+0x18710>
   297a8:	mul	r0, r8, r1
   297ac:	ldr	r0, [r7, r0]
   297b0:	ldrb	r9, [r0]
   297b4:	cmp	r9, #152	; 0x98
   297b8:	bne	296e0 <fputs@plt+0x18618>
   297bc:	ldr	r9, [r0, #28]
   297c0:	cmp	ip, r9
   297c4:	bne	296e0 <fputs@plt+0x18618>
   297c8:	ldrsh	r0, [r0, #32]
   297cc:	cmp	r0, lr
   297d0:	bne	296e0 <fputs@plt+0x18618>
   297d4:	str	r1, [r3, #12]
   297d8:	ldr	r1, [r3, #12]
   297dc:	cmp	r1, #0
   297e0:	ldrlt	r1, [r6, #12]
   297e4:	addlt	r0, r1, #1
   297e8:	strlt	r0, [r6, #12]
   297ec:	strlt	r1, [r3, #12]
   297f0:	mvn	r3, #101	; 0x65
   297f4:	str	r6, [r5, #40]	; 0x28
   297f8:	strb	r3, [r5]
   297fc:	strh	r2, [r5, #34]	; 0x22
   29800:	b	296ac <fputs@plt+0x185e4>
   29804:	ldrh	r4, [r3, #28]
   29808:	ands	r4, r4, #8
   2980c:	bne	2982c <fputs@plt+0x18764>
   29810:	ldrb	r3, [r1, #38]	; 0x26
   29814:	ldr	r2, [r0, #16]
   29818:	cmp	r2, r3
   2981c:	mvneq	sl, #0
   29820:	ldreq	r8, [r6, #40]	; 0x28
   29824:	ldreq	r9, [r6, #44]	; 0x2c
   29828:	beq	29850 <fputs@plt+0x18788>
   2982c:	mov	r0, #0
   29830:	b	296b0 <fputs@plt+0x185e8>
   29834:	mov	r2, sl
   29838:	mov	r1, r5
   2983c:	ldr	r0, [r8, r4, lsl #4]
   29840:	bl	1c9dc <fputs@plt+0xb914>
   29844:	cmp	r0, #0
   29848:	beq	298e8 <fputs@plt+0x18820>
   2984c:	add	r4, r4, #1
   29850:	cmp	r4, r9
   29854:	blt	29834 <fputs@plt+0x1876c>
   29858:	ldr	r0, [r7]
   2985c:	add	r3, sp, #12
   29860:	mov	r2, #16
   29864:	ldrb	r9, [r0, #66]	; 0x42
   29868:	mov	r1, r8
   2986c:	str	r3, [sp]
   29870:	add	r3, r6, #44	; 0x2c
   29874:	bl	295e4 <fputs@plt+0x1851c>
   29878:	ldr	r4, [sp, #12]
   2987c:	cmp	r4, #0
   29880:	str	r0, [r6, #40]	; 0x28
   29884:	blt	298e8 <fputs@plt+0x18820>
   29888:	ldr	r3, [r7, #76]	; 0x4c
   2988c:	add	r8, r0, r4, lsl #4
   29890:	add	r3, r3, #1
   29894:	str	r5, [r0, r4, lsl #4]
   29898:	str	r3, [r7, #76]	; 0x4c
   2989c:	str	r3, [r8, #8]
   298a0:	ldr	r2, [r5, #20]
   298a4:	mov	r3, #0
   298a8:	cmp	r2, #0
   298ac:	moveq	r2, r3
   298b0:	ldrne	r2, [r2]
   298b4:	ldr	r0, [r7]
   298b8:	ldr	r1, [r5, #8]
   298bc:	str	r3, [sp]
   298c0:	mov	r3, r9
   298c4:	bl	1fb78 <fputs@plt+0xeab0>
   298c8:	ldr	r3, [r5, #4]
   298cc:	tst	r3, #16
   298d0:	mvneq	r3, #0
   298d4:	ldrne	r3, [r7, #72]	; 0x48
   298d8:	addne	r2, r3, #1
   298dc:	str	r0, [r8, #4]
   298e0:	strne	r2, [r7, #72]	; 0x48
   298e4:	str	r3, [r8, #12]
   298e8:	strh	r4, [r5, #34]	; 0x22
   298ec:	str	r6, [r5, #40]	; 0x28
   298f0:	b	296ac <fputs@plt+0x185e4>
   298f4:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
   298f8:	subs	r4, r1, #0
   298fc:	mov	r5, r0
   29900:	mov	r8, r2
   29904:	bne	2991c <fputs@plt+0x18854>
   29908:	mov	r2, #8
   2990c:	mov	r3, #0
   29910:	bl	1f9d8 <fputs@plt+0xe910>
   29914:	subs	r4, r0, #0
   29918:	beq	2995c <fputs@plt+0x18894>
   2991c:	add	r3, sp, #12
   29920:	str	r3, [sp]
   29924:	mov	r2, #8
   29928:	add	r3, r4, #4
   2992c:	ldr	r1, [r4]
   29930:	mov	r0, r5
   29934:	bl	295e4 <fputs@plt+0x1851c>
   29938:	ldr	r7, [sp, #12]
   2993c:	cmp	r7, #0
   29940:	mov	r6, r0
   29944:	str	r0, [r4]
   29948:	bge	29968 <fputs@plt+0x188a0>
   2994c:	mov	r1, r4
   29950:	mov	r0, r5
   29954:	bl	1d78c <fputs@plt+0xc6c4>
   29958:	mov	r4, #0
   2995c:	mov	r0, r4
   29960:	add	sp, sp, #16
   29964:	pop	{r4, r5, r6, r7, r8, pc}
   29968:	mov	r1, r8
   2996c:	mov	r0, r5
   29970:	bl	1ee10 <fputs@plt+0xdd48>
   29974:	str	r0, [r6, r7, lsl #3]
   29978:	b	2995c <fputs@plt+0x18894>
   2997c:	push	{r4, r5, r6, r7, r8, lr}
   29980:	subs	r4, r1, #0
   29984:	mov	r5, r0
   29988:	mov	r6, r2
   2998c:	bne	299e8 <fputs@plt+0x18920>
   29990:	mov	r2, #8
   29994:	mov	r3, #0
   29998:	bl	1ed14 <fputs@plt+0xdc4c>
   2999c:	subs	r4, r0, #0
   299a0:	beq	299c8 <fputs@plt+0x18900>
   299a4:	mov	r3, #0
   299a8:	str	r3, [r4]
   299ac:	mov	r2, #20
   299b0:	mov	r3, #0
   299b4:	mov	r0, r5
   299b8:	bl	1ed14 <fputs@plt+0xdc4c>
   299bc:	cmp	r0, #0
   299c0:	str	r0, [r4, #4]
   299c4:	bne	29a18 <fputs@plt+0x18950>
   299c8:	mov	r1, r6
   299cc:	mov	r0, r5
   299d0:	bl	1e430 <fputs@plt+0xd368>
   299d4:	mov	r1, r4
   299d8:	mov	r0, r5
   299dc:	bl	1e4b4 <fputs@plt+0xd3ec>
   299e0:	mov	r4, #0
   299e4:	b	29a3c <fputs@plt+0x18974>
   299e8:	ldr	r3, [r4]
   299ec:	sub	r2, r3, #1
   299f0:	tst	r2, r3
   299f4:	bne	29a18 <fputs@plt+0x18950>
   299f8:	mov	r2, #40	; 0x28
   299fc:	ldr	r1, [r4, #4]
   29a00:	mul	r2, r2, r3
   29a04:	mov	r3, #0
   29a08:	bl	26894 <fputs@plt+0x157cc>
   29a0c:	cmp	r0, #0
   29a10:	beq	299c8 <fputs@plt+0x18900>
   29a14:	str	r0, [r4, #4]
   29a18:	ldm	r4, {r5, r7}
   29a1c:	mov	r2, #20
   29a20:	mov	r1, #0
   29a24:	add	r3, r5, #1
   29a28:	mul	r5, r2, r5
   29a2c:	str	r3, [r4]
   29a30:	add	r0, r7, r5
   29a34:	bl	10eac <memset@plt>
   29a38:	str	r6, [r7, r5]
   29a3c:	mov	r0, r4
   29a40:	pop	{r4, r5, r6, r7, r8, pc}
   29a44:	push	{r4, r5, r6, r7, r8, lr}
   29a48:	mov	r4, r0
   29a4c:	ldr	r7, [r0, #324]	; 0x144
   29a50:	mov	r6, r2
   29a54:	ldr	r0, [r0]
   29a58:	mov	r2, #0
   29a5c:	mov	r5, r3
   29a60:	bl	21e40 <fputs@plt+0x10d78>
   29a64:	mov	r1, r7
   29a68:	mov	r2, r0
   29a6c:	ldr	r0, [r4]
   29a70:	bl	2997c <fputs@plt+0x188b4>
   29a74:	cmp	r0, #0
   29a78:	beq	29aac <fputs@plt+0x189e4>
   29a7c:	ldr	r1, [r0]
   29a80:	mov	r2, #20
   29a84:	and	r5, r5, #1
   29a88:	mul	r2, r2, r1
   29a8c:	sub	r1, r2, #20
   29a90:	ldr	r2, [r0, #4]
   29a94:	add	r2, r2, r1
   29a98:	ldrb	r1, [r2, #13]
   29a9c:	str	r6, [r2, #16]
   29aa0:	bic	r3, r1, #4
   29aa4:	orr	r3, r3, r5, lsl #2
   29aa8:	strb	r3, [r2, #13]
   29aac:	str	r0, [r4, #324]	; 0x144
   29ab0:	pop	{r4, r5, r6, r7, r8, pc}
   29ab4:	push	{r4, r5, r6, lr}
   29ab8:	mov	r4, r0
   29abc:	ldr	r5, [r0, #488]	; 0x1e8
   29ac0:	ldr	r0, [r0]
   29ac4:	cmp	r5, #0
   29ac8:	beq	29b2c <fputs@plt+0x18a64>
   29acc:	ldrb	r2, [r4, #454]	; 0x1c6
   29ad0:	cmp	r2, #0
   29ad4:	bne	29b2c <fputs@plt+0x18a64>
   29ad8:	ldrb	ip, [r0, #148]	; 0x94
   29adc:	ldr	r2, [r0, #16]
   29ae0:	add	r2, r2, ip, lsl #4
   29ae4:	ldr	r2, [r2, #4]
   29ae8:	ldr	r2, [r2, #4]
   29aec:	ldrh	r2, [r2, #22]
   29af0:	tst	r2, #1
   29af4:	bne	29b2c <fputs@plt+0x18a64>
   29af8:	mov	r2, r1
   29afc:	ldr	r1, [r5, #24]
   29b00:	bl	2997c <fputs@plt+0x188b4>
   29b04:	ldr	r3, [r4, #332]	; 0x14c
   29b08:	cmp	r3, #0
   29b0c:	mov	r1, r0
   29b10:	str	r0, [r5, #24]
   29b14:	popeq	{r4, r5, r6, pc}
   29b18:	add	r2, r4, #328	; 0x148
   29b1c:	mov	r0, r4
   29b20:	mov	r3, #1
   29b24:	pop	{r4, r5, r6, lr}
   29b28:	b	1eed0 <fputs@plt+0xde08>
   29b2c:	pop	{r4, r5, r6, lr}
   29b30:	b	1e430 <fputs@plt+0xd368>
   29b34:	push	{r4, r5, r6, r7, r8, r9, lr}
   29b38:	mov	r8, r0
   29b3c:	ldr	r5, [r0]
   29b40:	sub	sp, sp, #76	; 0x4c
   29b44:	mov	r7, r2
   29b48:	mov	r9, r3
   29b4c:	mov	r2, #68	; 0x44
   29b50:	mov	r3, #0
   29b54:	mov	r0, r5
   29b58:	mov	r6, r1
   29b5c:	bl	1ed14 <fputs@plt+0xdc4c>
   29b60:	subs	r4, r0, #0
   29b64:	addeq	r4, sp, #4
   29b68:	cmp	r6, #0
   29b6c:	bne	29b94 <fputs@plt+0x18acc>
   29b70:	mov	r2, r6
   29b74:	mov	r1, #158	; 0x9e
   29b78:	mov	r0, r5
   29b7c:	bl	1f230 <fputs@plt+0xe168>
   29b80:	mov	r1, r6
   29b84:	mov	r2, r0
   29b88:	ldr	r0, [r8]
   29b8c:	bl	2997c <fputs@plt+0x188b4>
   29b90:	mov	r6, r0
   29b94:	mov	r3, #119	; 0x77
   29b98:	strb	r3, [r4, #4]
   29b9c:	ldr	r3, [sp, #116]	; 0x74
   29ba0:	mvn	r2, #0
   29ba4:	str	r3, [r4, #8]
   29ba8:	mov	r3, #0
   29bac:	cmp	r7, r3
   29bb0:	str	r6, [r4]
   29bb4:	str	r3, [r4, #12]
   29bb8:	str	r3, [r4, #16]
   29bbc:	str	r2, [r4, #20]
   29bc0:	str	r2, [r4, #24]
   29bc4:	strh	r3, [r4, #6]
   29bc8:	bne	29be0 <fputs@plt+0x18b18>
   29bcc:	mov	r2, #80	; 0x50
   29bd0:	mov	r3, #0
   29bd4:	mov	r0, r5
   29bd8:	bl	1f9d8 <fputs@plt+0xe910>
   29bdc:	mov	r7, r0
   29be0:	ldr	r3, [sp, #104]	; 0x68
   29be4:	mov	r6, #0
   29be8:	str	r3, [r4, #36]	; 0x24
   29bec:	ldr	r3, [sp, #108]	; 0x6c
   29bf0:	str	r7, [r4, #28]
   29bf4:	str	r3, [r4, #40]	; 0x28
   29bf8:	ldr	r3, [sp, #112]	; 0x70
   29bfc:	str	r9, [r4, #32]
   29c00:	str	r3, [r4, #44]	; 0x2c
   29c04:	ldr	r3, [sp, #120]	; 0x78
   29c08:	str	r6, [r4, #48]	; 0x30
   29c0c:	str	r3, [r4, #56]	; 0x38
   29c10:	ldr	r3, [sp, #124]	; 0x7c
   29c14:	str	r6, [r4, #52]	; 0x34
   29c18:	str	r3, [r4, #60]	; 0x3c
   29c1c:	str	r6, [r4, #64]	; 0x40
   29c20:	ldrb	r3, [r5, #69]	; 0x45
   29c24:	cmp	r3, r6
   29c28:	beq	29c48 <fputs@plt+0x18b80>
   29c2c:	add	r2, sp, #4
   29c30:	subs	r2, r4, r2
   29c34:	mov	r1, r4
   29c38:	movne	r2, #1
   29c3c:	mov	r0, r5
   29c40:	bl	1e378 <fputs@plt+0xd2b0>
   29c44:	mov	r4, r6
   29c48:	mov	r0, r4
   29c4c:	add	sp, sp, #76	; 0x4c
   29c50:	pop	{r4, r5, r6, r7, r8, r9, pc}
   29c54:	push	{r4, r5, r6, lr}
   29c58:	mov	r1, #5
   29c5c:	ldr	r4, [r0, #316]	; 0x13c
   29c60:	mov	r5, r0
   29c64:	mov	r0, r4
   29c68:	bl	700ec <fputs@plt+0x5f024>
   29c6c:	subs	r6, r1, #0
   29c70:	movne	r6, #0
   29c74:	bne	29cb4 <fputs@plt+0x18bec>
   29c78:	add	r2, r4, #5
   29c7c:	ldr	r1, [r5, #340]	; 0x154
   29c80:	lsl	r2, r2, #2
   29c84:	mov	r0, r5
   29c88:	asr	r3, r2, #31
   29c8c:	bl	26894 <fputs@plt+0x157cc>
   29c90:	subs	r4, r0, #0
   29c94:	moveq	r6, #7
   29c98:	beq	29cb4 <fputs@plt+0x18bec>
   29c9c:	ldr	r0, [r5, #316]	; 0x13c
   29ca0:	mov	r2, #20
   29ca4:	mov	r1, r6
   29ca8:	add	r0, r4, r0, lsl #2
   29cac:	bl	10eac <memset@plt>
   29cb0:	str	r4, [r5, #340]	; 0x154
   29cb4:	mov	r0, r6
   29cb8:	pop	{r4, r5, r6, pc}
   29cbc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   29cc0:	mov	r4, r0
   29cc4:	ldr	r8, [r0, #20]
   29cc8:	ldr	r6, [r0, #12]
   29ccc:	cmp	r8, #0
   29cd0:	bne	29cf4 <fputs@plt+0x18c2c>
   29cd4:	ldr	r5, [r0, #16]
   29cd8:	mov	r3, #2
   29cdc:	sub	r5, r5, #1
   29ce0:	sub	r5, r5, r6
   29ce4:	strb	r3, [r0, #24]
   29ce8:	str	r8, [r0, #16]
   29cec:	mov	r0, r5
   29cf0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   29cf4:	mov	r5, r1
   29cf8:	ldrb	r1, [r0, #25]
   29cfc:	mov	r7, #0
   29d00:	mov	r9, #0
   29d04:	ands	r1, r1, #4
   29d08:	ldrne	r1, [r0, #8]
   29d0c:	add	r0, r5, #1
   29d10:	adds	r2, r6, r0
   29d14:	adc	r3, r7, r0, asr #31
   29d18:	adds	r6, r6, r2
   29d1c:	adc	r7, r7, r3
   29d20:	cmp	r8, r6
   29d24:	sbcs	r0, r9, r7
   29d28:	bge	29d54 <fputs@plt+0x18c8c>
   29d2c:	cmp	r8, r2
   29d30:	sbcs	r0, r9, r3
   29d34:	bge	29d58 <fputs@plt+0x18c90>
   29d38:	mov	r0, r4
   29d3c:	bl	1d580 <fputs@plt+0xc4b8>
   29d40:	mov	r5, #0
   29d44:	mov	r3, #2
   29d48:	strb	r3, [r4, #24]
   29d4c:	str	r5, [r4, #16]
   29d50:	b	29cec <fputs@plt+0x18c24>
   29d54:	mov	r2, r6
   29d58:	ldr	r0, [r4]
   29d5c:	str	r2, [r4, #16]
   29d60:	cmp	r0, #0
   29d64:	mov	r3, #0
   29d68:	beq	29dc0 <fputs@plt+0x18cf8>
   29d6c:	bl	26894 <fputs@plt+0x157cc>
   29d70:	cmp	r0, #0
   29d74:	mov	r6, r0
   29d78:	beq	29dcc <fputs@plt+0x18d04>
   29d7c:	ldrb	r3, [r4, #25]
   29d80:	tst	r3, #4
   29d84:	bne	29d9c <fputs@plt+0x18cd4>
   29d88:	ldr	r2, [r4, #12]
   29d8c:	cmp	r2, #0
   29d90:	beq	29d9c <fputs@plt+0x18cd4>
   29d94:	ldr	r1, [r4, #8]
   29d98:	bl	10f3c <memcpy@plt>
   29d9c:	str	r6, [r4, #8]
   29da0:	mov	r1, r6
   29da4:	ldr	r0, [r4]
   29da8:	bl	1d4c4 <fputs@plt+0xc3fc>
   29dac:	ldrb	r3, [r4, #25]
   29db0:	orr	r3, r3, #4
   29db4:	strb	r3, [r4, #25]
   29db8:	str	r0, [r4, #16]
   29dbc:	b	29cec <fputs@plt+0x18c24>
   29dc0:	mov	r0, r1
   29dc4:	bl	267cc <fputs@plt+0x15704>
   29dc8:	b	29d70 <fputs@plt+0x18ca8>
   29dcc:	mov	r0, r4
   29dd0:	bl	1d580 <fputs@plt+0xc4b8>
   29dd4:	mov	r3, #1
   29dd8:	strb	r3, [r4, #24]
   29ddc:	str	r6, [r4, #16]
   29de0:	mov	r5, r6
   29de4:	b	29cec <fputs@plt+0x18c24>
   29de8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   29dec:	mov	r5, r2
   29df0:	ldr	r2, [r0, #12]
   29df4:	ldr	r6, [r0, #16]
   29df8:	adds	r8, r1, r2
   29dfc:	asr	r9, r1, #31
   29e00:	adc	r9, r9, #0
   29e04:	mov	r7, #0
   29e08:	cmp	r8, r6
   29e0c:	sbcs	r2, r9, r7
   29e10:	mov	r4, r0
   29e14:	mov	r3, r1
   29e18:	blt	29e34 <fputs@plt+0x18d6c>
   29e1c:	ldrb	r3, [r0, #24]
   29e20:	cmp	r3, #0
   29e24:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   29e28:	bl	29cbc <fputs@plt+0x18bf4>
   29e2c:	subs	r3, r0, #0
   29e30:	pople	{r4, r5, r6, r7, r8, r9, sl, pc}
   29e34:	cmp	r3, #0
   29e38:	bgt	29e40 <fputs@plt+0x18d78>
   29e3c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   29e40:	ldr	r1, [r4, #12]
   29e44:	ldr	r2, [r4, #8]
   29e48:	add	r0, r1, #1
   29e4c:	str	r0, [r4, #12]
   29e50:	sub	r3, r3, #1
   29e54:	strb	r5, [r2, r1]
   29e58:	b	29e34 <fputs@plt+0x18d6c>
   29e5c:	ldrb	r3, [r0, #24]
   29e60:	cmp	r3, #0
   29e64:	bxne	lr
   29e68:	push	{r4, r5, r6, lr}
   29e6c:	mov	r5, r1
   29e70:	mov	r1, r2
   29e74:	mov	r4, r0
   29e78:	bl	29cbc <fputs@plt+0x18bf4>
   29e7c:	subs	r6, r0, #0
   29e80:	pople	{r4, r5, r6, pc}
   29e84:	ldr	r0, [r4, #8]
   29e88:	ldr	r3, [r4, #12]
   29e8c:	mov	r2, r6
   29e90:	mov	r1, r5
   29e94:	add	r0, r0, r3
   29e98:	bl	10f3c <memcpy@plt>
   29e9c:	ldr	r2, [r4, #12]
   29ea0:	add	r2, r2, r6
   29ea4:	str	r2, [r4, #12]
   29ea8:	pop	{r4, r5, r6, pc}
   29eac:	ldr	ip, [r0, #12]
   29eb0:	push	{r4, lr}
   29eb4:	add	lr, ip, r2
   29eb8:	ldr	r4, [r0, #16]
   29ebc:	cmp	lr, r4
   29ec0:	bcc	29ecc <fputs@plt+0x18e04>
   29ec4:	pop	{r4, lr}
   29ec8:	b	29e5c <fputs@plt+0x18d94>
   29ecc:	str	lr, [r0, #12]
   29ed0:	ldr	r0, [r0, #8]
   29ed4:	pop	{r4, lr}
   29ed8:	add	r0, r0, ip
   29edc:	b	10f3c <memcpy@plt>
   29ee0:	push	{r4, r5, r6, lr}
   29ee4:	mov	r5, r0
   29ee8:	mov	r0, r1
   29eec:	mov	r4, r1
   29ef0:	bl	1839c <fputs@plt+0x72d4>
   29ef4:	mov	r1, r4
   29ef8:	mov	r2, r0
   29efc:	mov	r0, r5
   29f00:	pop	{r4, r5, r6, lr}
   29f04:	b	29eac <fputs@plt+0x18de4>
   29f08:	cmp	r1, #0
   29f0c:	push	{r4, r5, r6, lr}
   29f10:	mov	r4, r0
   29f14:	mov	r6, r2
   29f18:	mov	r5, r3
   29f1c:	beq	29f2c <fputs@plt+0x18e64>
   29f20:	mov	r2, #5
   29f24:	ldr	r1, [pc, #48]	; 29f5c <fputs@plt+0x18e94>
   29f28:	bl	29eac <fputs@plt+0x18de4>
   29f2c:	mov	r1, r6
   29f30:	mov	r0, r4
   29f34:	bl	29ee0 <fputs@plt+0x18e18>
   29f38:	mov	r1, r5
   29f3c:	mov	r0, r4
   29f40:	mov	r2, #1
   29f44:	bl	29eac <fputs@plt+0x18de4>
   29f48:	mov	r0, r4
   29f4c:	mov	r2, #1
   29f50:	ldr	r1, [pc, #8]	; 29f60 <fputs@plt+0x18e98>
   29f54:	pop	{r4, r5, r6, lr}
   29f58:	b	29eac <fputs@plt+0x18de4>
   29f5c:	ldrdeq	r6, [r7], -fp
   29f60:			; <UNDEFINED> instruction: 0x000771ba
   29f64:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29f68:	vpush	{d8-d12}
   29f6c:	mov	r4, r1
   29f70:	mov	r5, r2
   29f74:	ldrb	r3, [r0, #25]
   29f78:	sub	sp, sp, #140	; 0x8c
   29f7c:	cmp	r3, #0
   29f80:	str	r3, [sp, #4]
   29f84:	ldreq	r3, [sp, #4]
   29f88:	str	r0, [sp, #24]
   29f8c:	streq	r3, [sp, #60]	; 0x3c
   29f90:	streq	r3, [sp, #28]
   29f94:	beq	29fbc <fputs@plt+0x18ef4>
   29f98:	ands	r3, r3, #2
   29f9c:	addne	r5, r5, #4
   29fa0:	ldrne	r2, [r2]
   29fa4:	streq	r3, [sp, #28]
   29fa8:	strne	r2, [sp, #28]
   29fac:	ldr	r2, [sp, #4]
   29fb0:	str	r3, [sp, #4]
   29fb4:	and	r2, r2, #1
   29fb8:	str	r2, [sp, #60]	; 0x3c
   29fbc:	vldr	d10, [pc, #852]	; 2a318 <fputs@plt+0x19250>
   29fc0:	vldr	d11, [pc, #856]	; 2a320 <fputs@plt+0x19258>
   29fc4:	vldr	d9, [pc, #860]	; 2a328 <fputs@plt+0x19260>
   29fc8:	vldr	d12, [pc, #864]	; 2a330 <fputs@plt+0x19268>
   29fcc:	mov	r9, #0
   29fd0:	ldrb	r3, [r4]
   29fd4:	cmp	r3, #0
   29fd8:	beq	2a014 <fputs@plt+0x18f4c>
   29fdc:	cmp	r3, #37	; 0x25
   29fe0:	mov	r6, r4
   29fe4:	beq	2a024 <fputs@plt+0x18f5c>
   29fe8:	ldrb	r3, [r6, #1]!
   29fec:	cmp	r3, #0
   29ff0:	cmpne	r3, #37	; 0x25
   29ff4:	bne	29fe8 <fputs@plt+0x18f20>
   29ff8:	sub	r2, r6, r4
   29ffc:	mov	r1, r4
   2a000:	ldr	r0, [sp, #24]
   2a004:	bl	29eac <fputs@plt+0x18de4>
   2a008:	ldrb	r3, [r6]
   2a00c:	cmp	r3, #0
   2a010:	bne	2a020 <fputs@plt+0x18f58>
   2a014:	add	sp, sp, #140	; 0x8c
   2a018:	vpop	{d8-d12}
   2a01c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a020:	mov	r9, r4
   2a024:	ldrb	r3, [r6, #1]
   2a028:	add	r4, r6, #1
   2a02c:	cmp	r3, #0
   2a030:	bne	2a048 <fputs@plt+0x18f80>
   2a034:	mov	r2, #1
   2a038:	ldr	r1, [pc, #760]	; 2a338 <fputs@plt+0x19270>
   2a03c:	ldr	r0, [sp, #24]
   2a040:	bl	29eac <fputs@plt+0x18de4>
   2a044:	b	2a014 <fputs@plt+0x18f4c>
   2a048:	mov	r2, #0
   2a04c:	str	r2, [sp, #56]	; 0x38
   2a050:	str	r2, [sp, #16]
   2a054:	str	r2, [sp, #48]	; 0x30
   2a058:	str	r2, [sp, #44]	; 0x2c
   2a05c:	mov	r7, r2
   2a060:	str	r2, [sp, #40]	; 0x28
   2a064:	mov	r2, #1
   2a068:	sub	r1, r3, #32
   2a06c:	cmp	r1, #16
   2a070:	ldrls	pc, [pc, r1, lsl #2]
   2a074:	b	2ae3c <fputs@plt+0x19d74>
   2a078:	strheq	sl, [r2], -ip
   2a07c:	andeq	sl, r2, r0, ror #1
   2a080:	andeq	sl, r2, ip, lsr lr
   2a084:	ldrdeq	sl, [r2], -r4
   2a088:	andeq	sl, r2, ip, lsr lr
   2a08c:	andeq	sl, r2, ip, lsr lr
   2a090:	andeq	sl, r2, ip, lsr lr
   2a094:	andeq	sl, r2, ip, lsr lr
   2a098:	andeq	sl, r2, ip, lsr lr
   2a09c:	andeq	sl, r2, ip, lsr lr
   2a0a0:	andeq	sl, r2, ip, lsr lr
   2a0a4:	andeq	sl, r2, r8, lsr #31
   2a0a8:	andeq	sl, r2, ip, lsr lr
   2a0ac:			; <UNDEFINED> instruction: 0x0002afb0
   2a0b0:	andeq	sl, r2, ip, lsr lr
   2a0b4:	andeq	sl, r2, ip, lsr lr
   2a0b8:	andeq	sl, r2, r8, ror #1
   2a0bc:	str	r2, [sp, #44]	; 0x2c
   2a0c0:	ldrb	r3, [r4, #1]!
   2a0c4:	cmp	r3, #0
   2a0c8:	bne	2a068 <fputs@plt+0x18fa0>
   2a0cc:	mov	fp, r3
   2a0d0:	b	2a108 <fputs@plt+0x19040>
   2a0d4:	mov	r3, #1
   2a0d8:	str	r3, [sp, #48]	; 0x30
   2a0dc:	b	2a0c0 <fputs@plt+0x18ff8>
   2a0e0:	str	r2, [sp, #16]
   2a0e4:	b	2a0c0 <fputs@plt+0x18ff8>
   2a0e8:	str	r2, [sp, #56]	; 0x38
   2a0ec:	b	2a0c0 <fputs@plt+0x18ff8>
   2a0f0:	mla	fp, r2, fp, r3
   2a0f4:	ldrb	r3, [r4, #1]!
   2a0f8:	sub	fp, fp, #48	; 0x30
   2a0fc:	sub	r1, r3, #48	; 0x30
   2a100:	cmp	r1, #9
   2a104:	bls	2a0f0 <fputs@plt+0x19028>
   2a108:	bic	fp, fp, #-2147483648	; 0x80000000
   2a10c:	b	2ae98 <fputs@plt+0x19dd0>
   2a110:	ldr	r3, [sp, #4]
   2a114:	cmp	r3, #0
   2a118:	ldreq	r6, [r5]
   2a11c:	addeq	r5, r5, #4
   2a120:	beq	2a130 <fputs@plt+0x19068>
   2a124:	ldr	r0, [sp, #28]
   2a128:	bl	1b090 <fputs@plt+0x9fc8>
   2a12c:	mov	r6, r0
   2a130:	add	r3, r4, #2
   2a134:	cmp	r6, #0
   2a138:	str	r3, [sp, #32]
   2a13c:	ldrb	r3, [r4, #2]
   2a140:	bge	2aed0 <fputs@plt+0x19e08>
   2a144:	cmp	r6, #-2147483648	; 0x80000000
   2a148:	rsbne	r6, r6, #0
   2a14c:	bne	2aed0 <fputs@plt+0x19e08>
   2a150:	mvn	r6, #0
   2a154:	b	2aed0 <fputs@plt+0x19e08>
   2a158:	ldr	r2, [sp, #32]
   2a15c:	mla	r6, r1, r6, r3
   2a160:	ldrb	r3, [r2, #1]!
   2a164:	sub	r6, r6, #48	; 0x30
   2a168:	str	r2, [sp, #32]
   2a16c:	b	2aec0 <fputs@plt+0x19df8>
   2a170:	ldr	r3, [sp, #32]
   2a174:	ldr	r2, [sp, #32]
   2a178:	add	r2, r2, #2
   2a17c:	str	r2, [sp, #32]
   2a180:	ldrb	r3, [r3, #2]
   2a184:	mov	r2, #1
   2a188:	b	2aefc <fputs@plt+0x19e34>
   2a18c:	ldr	r0, [sp, #36]	; 0x24
   2a190:	add	r0, r0, #1
   2a194:	cmp	r0, #23
   2a198:	str	r0, [sp, #36]	; 0x24
   2a19c:	bne	2af0c <fputs@plt+0x19e44>
   2a1a0:	b	2a014 <fputs@plt+0x18f4c>
   2a1a4:	mov	r2, #0
   2a1a8:	ldr	ip, [sp, #36]	; 0x24
   2a1ac:	mla	r3, r3, ip, r0
   2a1b0:	ldrb	r8, [r3, #3290]	; 0xcda
   2a1b4:	ldr	r3, [sp, #4]
   2a1b8:	ands	r8, r8, #1
   2a1bc:	beq	2a24c <fputs@plt+0x19184>
   2a1c0:	cmp	r3, #0
   2a1c4:	beq	2a1f4 <fputs@plt+0x1912c>
   2a1c8:	ldr	r0, [sp, #28]
   2a1cc:	bl	1b090 <fputs@plt+0x9fc8>
   2a1d0:	cmp	r0, #0
   2a1d4:	sbcs	r3, r1, #0
   2a1d8:	bge	2a234 <fputs@plt+0x1916c>
   2a1dc:	cmp	r1, #-2147483648	; 0x80000000
   2a1e0:	cmpeq	r0, #0
   2a1e4:	bne	2a228 <fputs@plt+0x19160>
   2a1e8:	strd	r0, [sp, #16]
   2a1ec:	mov	r8, #45	; 0x2d
   2a1f0:	b	2a274 <fputs@plt+0x191ac>
   2a1f4:	cmp	r2, #0
   2a1f8:	addne	r5, r5, #7
   2a1fc:	bicne	r3, r5, #7
   2a200:	addne	r5, r3, #8
   2a204:	ldrdne	r0, [r3]
   2a208:	bne	2a1d0 <fputs@plt+0x19108>
   2a20c:	ldr	r0, [r5]
   2a210:	add	r3, r5, #4
   2a214:	cmp	r0, #0
   2a218:	asr	r1, r0, #31
   2a21c:	mov	r5, r3
   2a220:	sbcs	r3, r1, #0
   2a224:	bge	2a234 <fputs@plt+0x1916c>
   2a228:	rsbs	r0, r0, #0
   2a22c:	rsc	r1, r1, #0
   2a230:	b	2a1e8 <fputs@plt+0x19120>
   2a234:	cmp	r7, #0
   2a238:	strd	r0, [sp, #16]
   2a23c:	ldreq	r3, [sp, #44]	; 0x2c
   2a240:	lsleq	r8, r3, #5
   2a244:	movne	r8, #43	; 0x2b
   2a248:	b	2a260 <fputs@plt+0x19198>
   2a24c:	cmp	r3, #0
   2a250:	beq	2a2d8 <fputs@plt+0x19210>
   2a254:	ldr	r0, [sp, #28]
   2a258:	bl	1b090 <fputs@plt+0x9fc8>
   2a25c:	strd	r0, [sp, #16]
   2a260:	ldrd	r2, [sp, #16]
   2a264:	orrs	r3, r2, r3
   2a268:	ldr	r3, [sp, #48]	; 0x30
   2a26c:	moveq	r3, #0
   2a270:	str	r3, [sp, #48]	; 0x30
   2a274:	ldr	r3, [sp, #56]	; 0x38
   2a278:	cmp	r3, #0
   2a27c:	beq	2a294 <fputs@plt+0x191cc>
   2a280:	cmp	r8, #0
   2a284:	moveq	r3, fp
   2a288:	subne	r3, fp, #1
   2a28c:	cmp	r6, r3
   2a290:	movlt	r6, r3
   2a294:	cmp	r6, #59	; 0x3b
   2a298:	movle	r7, #0
   2a29c:	movle	r9, #70	; 0x46
   2a2a0:	addle	r0, sp, #64	; 0x40
   2a2a4:	ble	2a348 <fputs@plt+0x19280>
   2a2a8:	add	r9, r6, #10
   2a2ac:	mov	r0, r9
   2a2b0:	asr	r1, r9, #31
   2a2b4:	bl	1de8c <fputs@plt+0xcdc4>
   2a2b8:	cmp	r0, #0
   2a2bc:	bne	2a344 <fputs@plt+0x1927c>
   2a2c0:	ldr	r2, [sp, #24]
   2a2c4:	mov	r3, #1
   2a2c8:	strb	r3, [r2, #24]
   2a2cc:	mov	r3, #0
   2a2d0:	str	r3, [r2, #16]
   2a2d4:	b	2a014 <fputs@plt+0x18f4c>
   2a2d8:	cmp	r2, #0
   2a2dc:	beq	2a2fc <fputs@plt+0x19234>
   2a2e0:	add	r5, r5, #7
   2a2e4:	bic	r3, r5, #7
   2a2e8:	add	r5, r3, #8
   2a2ec:	ldrd	r2, [r3]
   2a2f0:	strd	r2, [sp, #16]
   2a2f4:	ldr	r8, [sp, #4]
   2a2f8:	b	2a260 <fputs@plt+0x19198>
   2a2fc:	ldr	r0, [r5]
   2a300:	add	r3, r5, #4
   2a304:	mov	r4, r0
   2a308:	mov	r5, #0
   2a30c:	strd	r4, [sp, #16]
   2a310:	mov	r5, r3
   2a314:	b	2a2f4 <fputs@plt+0x1922c>
	...
   2a320:	ldmibls	r9, {r1, r3, r4, r7, r8, fp, ip, pc}
   2a324:	svccc	0x00b99999
   2a328:	andeq	r0, r0, r0
   2a32c:	eormi	r0, r4, r0
   2a330:	andeq	r0, r0, r0
   2a334:	svccc	0x00f00000	; IMB
   2a338:			; <UNDEFINED> instruction: 0x00076bbd
   2a33c:			; <UNDEFINED> instruction: 0x00072ab8
   2a340:	andeq	r3, r7, r3, asr #16
   2a344:	mov	r7, r0
   2a348:	ldr	r3, [sp, #8]
   2a34c:	sub	r9, r9, #1
   2a350:	add	r4, r0, r9
   2a354:	cmp	r3, #16
   2a358:	movne	r9, r4
   2a35c:	bne	2a3c4 <fputs@plt+0x192fc>
   2a360:	mov	r2, #10
   2a364:	mov	r3, #0
   2a368:	ldrd	r0, [sp, #16]
   2a36c:	bl	705d0 <fputs@plt+0x5f508>
   2a370:	cmp	r2, #3
   2a374:	mov	r9, r2
   2a378:	movgt	r9, #0
   2a37c:	bgt	2a3a8 <fputs@plt+0x192e0>
   2a380:	mov	r2, #10
   2a384:	mov	r3, #0
   2a388:	ldrd	r0, [sp, #16]
   2a38c:	bl	705d0 <fputs@plt+0x5f508>
   2a390:	mov	r2, #10
   2a394:	mov	r3, #0
   2a398:	bl	705d0 <fputs@plt+0x5f508>
   2a39c:	cmp	r3, #0
   2a3a0:	cmpeq	r2, #1
   2a3a4:	moveq	r9, #0
   2a3a8:	ldr	r3, [pc, #-116]	; 2a33c <fputs@plt+0x19274>
   2a3ac:	add	r3, r3, r9, lsl #1
   2a3b0:	sub	r9, r4, #2
   2a3b4:	ldrb	r2, [r3, #3427]	; 0xd63
   2a3b8:	ldrb	r3, [r3, #3426]	; 0xd62
   2a3bc:	strb	r2, [r4, #-1]
   2a3c0:	strb	r3, [r4, #-2]
   2a3c4:	ldr	r2, [sp, #36]	; 0x24
   2a3c8:	ldr	sl, [pc, #-148]	; 2a33c <fputs@plt+0x19274>
   2a3cc:	mov	r3, #6
   2a3d0:	mov	r1, #0
   2a3d4:	mla	r3, r3, r2, sl
   2a3d8:	ldrb	r2, [r3, #3292]	; 0xcdc
   2a3dc:	ldrb	r0, [r3, #3289]	; 0xcd9
   2a3e0:	add	sl, sl, r2
   2a3e4:	strd	r0, [sp, #8]
   2a3e8:	ldrd	r0, [sp, #16]
   2a3ec:	ldrd	r2, [sp, #8]
   2a3f0:	bl	705d0 <fputs@plt+0x5f508>
   2a3f4:	ldrd	r0, [sp, #16]
   2a3f8:	add	r2, sl, r2
   2a3fc:	ldrb	r3, [r2, #3435]	; 0xd6b
   2a400:	strb	r3, [r9, #-1]!
   2a404:	ldrd	r2, [sp, #8]
   2a408:	bl	705d0 <fputs@plt+0x5f508>
   2a40c:	mov	r2, r0
   2a410:	mov	r3, r1
   2a414:	orrs	r3, r2, r3
   2a418:	strd	r0, [sp, #16]
   2a41c:	bne	2a3e8 <fputs@plt+0x19320>
   2a420:	sub	r3, r4, r9
   2a424:	sub	r6, r6, r3
   2a428:	sub	r1, r6, r9
   2a42c:	mov	r3, r9
   2a430:	mov	r0, #48	; 0x30
   2a434:	add	r2, r3, r1
   2a438:	cmp	r2, #0
   2a43c:	bgt	2a490 <fputs@plt+0x193c8>
   2a440:	cmp	r6, #0
   2a444:	subge	r9, r9, r6
   2a448:	ldr	r3, [sp, #48]	; 0x30
   2a44c:	cmp	r8, #0
   2a450:	strbne	r8, [r9, #-1]
   2a454:	subne	r9, r9, #1
   2a458:	cmp	r3, #0
   2a45c:	beq	2a484 <fputs@plt+0x193bc>
   2a460:	ldr	r1, [sp, #36]	; 0x24
   2a464:	ldr	r2, [pc, #-304]	; 2a33c <fputs@plt+0x19274>
   2a468:	mov	r3, #6
   2a46c:	mla	r3, r3, r1, r2
   2a470:	ldrb	r3, [r3, #3293]	; 0xcdd
   2a474:	cmp	r3, #0
   2a478:	ldrne	r2, [pc, #-320]	; 2a340 <fputs@plt+0x19278>
   2a47c:	addne	r3, r3, r2
   2a480:	bne	2a49c <fputs@plt+0x193d4>
   2a484:	sub	r4, r4, r9
   2a488:	mov	sl, r5
   2a48c:	b	2a678 <fputs@plt+0x195b0>
   2a490:	strb	r0, [r3, #-1]!
   2a494:	b	2a434 <fputs@plt+0x1936c>
   2a498:	strb	r2, [r9, #-1]!
   2a49c:	ldrb	r2, [r3, #1]!
   2a4a0:	cmp	r2, #0
   2a4a4:	bne	2a498 <fputs@plt+0x193d0>
   2a4a8:	b	2a484 <fputs@plt+0x193bc>
   2a4ac:	ldr	r3, [sp, #4]
   2a4b0:	cmp	r3, #0
   2a4b4:	beq	2a6fc <fputs@plt+0x19634>
   2a4b8:	ldr	r3, [sp, #28]
   2a4bc:	ldr	r2, [sp, #28]
   2a4c0:	ldr	r3, [r3, #4]
   2a4c4:	ldr	r2, [r2]
   2a4c8:	cmp	r2, r3
   2a4cc:	ble	2afb8 <fputs@plt+0x19ef0>
   2a4d0:	ldr	r2, [sp, #28]
   2a4d4:	ldr	r0, [sp, #28]
   2a4d8:	add	r1, r3, #1
   2a4dc:	ldr	r2, [r2, #8]
   2a4e0:	str	r1, [r0, #4]
   2a4e4:	mov	sl, r5
   2a4e8:	ldr	r0, [r2, r3, lsl #2]
   2a4ec:	bl	1b0bc <fputs@plt+0x9ff4>
   2a4f0:	vmov.f64	d8, d0
   2a4f4:	vcmpe.f64	d8, d10
   2a4f8:	cmn	r6, #1
   2a4fc:	moveq	r6, #6
   2a500:	vmrs	APSR_nzcv, fpscr
   2a504:	vnegmi.f64	d8, d8
   2a508:	movmi	r3, #45	; 0x2d
   2a50c:	bmi	2a520 <fputs@plt+0x19458>
   2a510:	cmp	r7, #0
   2a514:	movne	r3, #43	; 0x2b
   2a518:	ldreq	r3, [sp, #44]	; 0x2c
   2a51c:	lsleq	r3, r3, #5
   2a520:	str	r3, [sp, #44]	; 0x2c
   2a524:	ldr	r3, [sp, #8]
   2a528:	cmp	r6, #0
   2a52c:	sub	r3, r3, #4
   2a530:	clz	r3, r3
   2a534:	lsr	r3, r3, #5
   2a538:	movle	r3, #0
   2a53c:	cmp	r3, #0
   2a540:	subne	r6, r6, #1
   2a544:	vldr	d5, [pc, #628]	; 2a7c0 <fputs@plt+0x196f8>
   2a548:	lsl	r3, r6, #20
   2a54c:	lsr	r3, r3, #20
   2a550:	cmp	r3, #0
   2a554:	bne	2a710 <fputs@plt+0x19648>
   2a558:	ldr	r3, [sp, #8]
   2a55c:	cmp	r3, #2
   2a560:	vaddeq.f64	d8, d8, d5
   2a564:	vmov.f64	d0, d8
   2a568:	bl	13fb8 <fputs@plt+0x2ef0>
   2a56c:	subs	r5, r0, #0
   2a570:	bne	2ae2c <fputs@plt+0x19d64>
   2a574:	vcmpe.f64	d8, d10
   2a578:	mov	r8, r5
   2a57c:	vmrs	APSR_nzcv, fpscr
   2a580:	ble	2a758 <fputs@plt+0x19690>
   2a584:	vmov.f64	d7, d12
   2a588:	vldr	d4, [pc, #568]	; 2a7c8 <fputs@plt+0x19700>
   2a58c:	ldr	r2, [pc, #596]	; 2a7e8 <fputs@plt+0x19720>
   2a590:	vmul.f64	d6, d7, d4
   2a594:	vcmpe.f64	d6, d8
   2a598:	vmrs	APSR_nzcv, fpscr
   2a59c:	movls	r3, #1
   2a5a0:	movhi	r3, #0
   2a5a4:	cmp	r8, r2
   2a5a8:	movgt	r3, #0
   2a5ac:	andle	r3, r3, #1
   2a5b0:	cmp	r3, #0
   2a5b4:	bne	2a71c <fputs@plt+0x19654>
   2a5b8:	vldr	d4, [pc, #528]	; 2a7d0 <fputs@plt+0x19708>
   2a5bc:	ldr	r2, [pc, #548]	; 2a7e8 <fputs@plt+0x19720>
   2a5c0:	vmul.f64	d6, d7, d4
   2a5c4:	vcmpe.f64	d6, d8
   2a5c8:	vmrs	APSR_nzcv, fpscr
   2a5cc:	movls	r3, #1
   2a5d0:	movhi	r3, #0
   2a5d4:	cmp	r8, r2
   2a5d8:	movgt	r3, #0
   2a5dc:	andle	r3, r3, #1
   2a5e0:	cmp	r3, #0
   2a5e4:	bne	2a728 <fputs@plt+0x19660>
   2a5e8:	ldr	r2, [pc, #504]	; 2a7e8 <fputs@plt+0x19720>
   2a5ec:	vmul.f64	d6, d7, d9
   2a5f0:	vcmpe.f64	d6, d8
   2a5f4:	vmrs	APSR_nzcv, fpscr
   2a5f8:	movls	r3, #1
   2a5fc:	movhi	r3, #0
   2a600:	cmp	r8, r2
   2a604:	movgt	r3, #0
   2a608:	andle	r3, r3, #1
   2a60c:	cmp	r3, #0
   2a610:	bne	2a734 <fputs@plt+0x1966c>
   2a614:	vdiv.f64	d8, d8, d7
   2a618:	vldr	d6, [pc, #440]	; 2a7d8 <fputs@plt+0x19710>
   2a61c:	vldr	d7, [pc, #444]	; 2a7e0 <fputs@plt+0x19718>
   2a620:	vcmpe.f64	d8, d7
   2a624:	vmrs	APSR_nzcv, fpscr
   2a628:	bmi	2a740 <fputs@plt+0x19678>
   2a62c:	vcmpe.f64	d8, d12
   2a630:	vmrs	APSR_nzcv, fpscr
   2a634:	bmi	2a74c <fputs@plt+0x19684>
   2a638:	ldr	r3, [pc, #424]	; 2a7e8 <fputs@plt+0x19720>
   2a63c:	cmp	r8, r3
   2a640:	ble	2a758 <fputs@plt+0x19690>
   2a644:	ldrb	r3, [sp, #44]	; 0x2c
   2a648:	add	r9, sp, #136	; 0x88
   2a64c:	ldr	r2, [pc, #408]	; 2a7ec <fputs@plt+0x19724>
   2a650:	strb	r3, [r9, #-72]!	; 0xffffffb8
   2a654:	ldr	r3, [sp, #44]	; 0x2c
   2a658:	ldr	r2, [r2]
   2a65c:	cmp	r3, #0
   2a660:	movne	r3, #1
   2a664:	moveq	r3, #0
   2a668:	mov	r7, #0
   2a66c:	moveq	r4, #3
   2a670:	movne	r4, #4
   2a674:	str	r2, [r9, r3]
   2a678:	sub	fp, fp, r4
   2a67c:	ldr	r3, [sp, #40]	; 0x28
   2a680:	cmp	fp, #0
   2a684:	movle	r5, #0
   2a688:	movgt	r5, #1
   2a68c:	eor	r3, r3, #1
   2a690:	tst	r5, r3
   2a694:	beq	2a6a8 <fputs@plt+0x195e0>
   2a698:	mov	r2, #32
   2a69c:	mov	r1, fp
   2a6a0:	ldr	r0, [sp, #24]
   2a6a4:	bl	29de8 <fputs@plt+0x18d20>
   2a6a8:	mov	r2, r4
   2a6ac:	mov	r1, r9
   2a6b0:	ldr	r0, [sp, #24]
   2a6b4:	bl	29eac <fputs@plt+0x18de4>
   2a6b8:	ldr	r3, [sp, #40]	; 0x28
   2a6bc:	tst	r5, r3
   2a6c0:	beq	2a6d4 <fputs@plt+0x1960c>
   2a6c4:	mov	r2, #32
   2a6c8:	mov	r1, fp
   2a6cc:	ldr	r0, [sp, #24]
   2a6d0:	bl	29de8 <fputs@plt+0x18d20>
   2a6d4:	cmp	r7, #0
   2a6d8:	beq	2a6ec <fputs@plt+0x19624>
   2a6dc:	ldr	r3, [sp, #24]
   2a6e0:	mov	r1, r7
   2a6e4:	ldr	r0, [r3]
   2a6e8:	bl	1d524 <fputs@plt+0xc45c>
   2a6ec:	ldr	r3, [sp, #32]
   2a6f0:	mov	r5, sl
   2a6f4:	add	r4, r3, #1
   2a6f8:	b	29fd0 <fputs@plt+0x18f08>
   2a6fc:	add	r5, r5, #7
   2a700:	bic	r5, r5, #7
   2a704:	add	sl, r5, #8
   2a708:	vldr	d8, [r5]
   2a70c:	b	2a4f4 <fputs@plt+0x1942c>
   2a710:	sub	r3, r3, #1
   2a714:	vmul.f64	d5, d5, d11
   2a718:	b	2a550 <fputs@plt+0x19488>
   2a71c:	add	r8, r8, #100	; 0x64
   2a720:	vmov.f64	d7, d6
   2a724:	b	2a590 <fputs@plt+0x194c8>
   2a728:	add	r8, r8, #10
   2a72c:	vmov.f64	d7, d6
   2a730:	b	2a5c0 <fputs@plt+0x194f8>
   2a734:	add	r8, r8, #1
   2a738:	vmov.f64	d7, d6
   2a73c:	b	2a5ec <fputs@plt+0x19524>
   2a740:	vmul.f64	d8, d8, d6
   2a744:	sub	r8, r8, #8
   2a748:	b	2a620 <fputs@plt+0x19558>
   2a74c:	vmul.f64	d8, d8, d9
   2a750:	sub	r8, r8, #1
   2a754:	b	2a62c <fputs@plt+0x19564>
   2a758:	ldr	r3, [sp, #8]
   2a75c:	cmp	r3, #2
   2a760:	moveq	r5, r8
   2a764:	ldreq	r3, [sp, #16]
   2a768:	streq	r3, [sp, #52]	; 0x34
   2a76c:	beq	2a828 <fputs@plt+0x19760>
   2a770:	vadd.f64	d8, d8, d5
   2a774:	ldr	r3, [sp, #8]
   2a778:	vcmpe.f64	d8, d9
   2a77c:	vmrs	APSR_nzcv, fpscr
   2a780:	vmulge.f64	d8, d8, d11
   2a784:	addge	r8, r8, #1
   2a788:	cmp	r3, #4
   2a78c:	bne	2a80c <fputs@plt+0x19744>
   2a790:	ldr	r3, [sp, #48]	; 0x30
   2a794:	cmn	r8, #4
   2a798:	cmpge	r6, r8
   2a79c:	eor	r3, r3, #1
   2a7a0:	subge	r6, r6, r8
   2a7a4:	uxtb	r3, r3
   2a7a8:	str	r3, [sp, #52]	; 0x34
   2a7ac:	movge	r5, r8
   2a7b0:	movge	r3, #2
   2a7b4:	movlt	r3, #3
   2a7b8:	str	r3, [sp, #8]
   2a7bc:	b	2a828 <fputs@plt+0x19760>
   2a7c0:	andeq	r0, r0, r0
   2a7c4:	svccc	0x00e00000
   2a7c8:	ldrcs	ip, [r4, #893]	; 0x37d
   2a7cc:	ldrtpl	r4, [r2], #2477	; 0x9ad
   2a7d0:	andcs	r0, r0, r0
   2a7d4:	andmi	sl, r2, #95	; 0x5f
   2a7d8:	andeq	r0, r0, r0
   2a7dc:	orrsmi	sp, r7, r4, lsl #15
   2a7e0:	eors	r8, r0, #14848	; 0x3a00
   2a7e4:	vmlacc.f16	s15, s11, s28	; <UNPREDICTABLE>
   2a7e8:	andeq	r0, r0, lr, asr r1
   2a7ec:	andeq	r6, r7, ip, ror #7
   2a7f0:	andeq	r8, r7, r5, lsr #18
   2a7f4:	andeq	r9, r7, sp, asr #18
   2a7f8:	andeq	r6, r7, r1, ror #7
   2a7fc:	strdeq	r6, [r7], -r0
   2a800:	andeq	r6, r7, r8, ror #7
   2a804:	muleq	r7, r0, r7
   2a808:			; <UNDEFINED> instruction: 0x00072ab8
   2a80c:	ldr	r3, [sp, #8]
   2a810:	cmp	r3, #3
   2a814:	ldr	r3, [sp, #16]
   2a818:	movne	r5, r8
   2a81c:	str	r3, [sp, #52]	; 0x34
   2a820:	movne	r3, #4
   2a824:	bne	2a7b8 <fputs@plt+0x196f0>
   2a828:	bic	r3, r5, r5, asr #31
   2a82c:	asr	r1, r6, #31
   2a830:	adds	r0, r6, r3
   2a834:	adc	r1, r1, r3, asr #31
   2a838:	adds	r0, r0, fp
   2a83c:	adc	r1, r1, fp, asr #31
   2a840:	cmp	r0, #56	; 0x38
   2a844:	sbcs	r3, r1, #0
   2a848:	movlt	r7, #0
   2a84c:	addlt	r9, sp, #64	; 0x40
   2a850:	blt	2a86c <fputs@plt+0x197a4>
   2a854:	adds	r0, r0, #15
   2a858:	adc	r1, r1, #0
   2a85c:	bl	1de8c <fputs@plt+0xcdc4>
   2a860:	subs	r9, r0, #0
   2a864:	beq	2a2c0 <fputs@plt+0x191f8>
   2a868:	mov	r7, r9
   2a86c:	ldrh	r1, [sp, #16]
   2a870:	mov	r2, #10
   2a874:	mov	r3, #16
   2a878:	smlabb	r3, r2, r1, r3
   2a87c:	ldr	r2, [sp, #48]	; 0x30
   2a880:	ldr	r1, [sp, #16]
   2a884:	orr	r1, r2, r1
   2a888:	cmp	r6, #0
   2a88c:	orrgt	r1, r1, #1
   2a890:	sxtb	r1, r1
   2a894:	uxtb	r2, r1
   2a898:	str	r2, [sp, #48]	; 0x30
   2a89c:	ldr	r2, [sp, #44]	; 0x2c
   2a8a0:	cmp	r2, #0
   2a8a4:	addne	r0, r9, #1
   2a8a8:	ldrbne	r2, [sp, #44]	; 0x2c
   2a8ac:	moveq	r0, r9
   2a8b0:	strbne	r2, [r9]
   2a8b4:	cmp	r5, #0
   2a8b8:	movlt	ip, #48	; 0x30
   2a8bc:	addlt	r2, r0, #1
   2a8c0:	strblt	ip, [r0]
   2a8c4:	blt	2a914 <fputs@plt+0x1984c>
   2a8c8:	sub	ip, r0, #1
   2a8cc:	add	lr, r0, r5
   2a8d0:	mov	r4, #48	; 0x30
   2a8d4:	cmp	r3, #0
   2a8d8:	movle	r2, r4
   2a8dc:	vcvtgt.s32.f64	s13, d8
   2a8e0:	subgt	r3, r3, #1
   2a8e4:	vcvtgt.f64.s32	d7, s13
   2a8e8:	vmovgt	r2, s13
   2a8ec:	addgt	r2, r2, #48	; 0x30
   2a8f0:	uxtbgt	r2, r2
   2a8f4:	vsubgt.f64	d8, d8, d7
   2a8f8:	strb	r2, [ip, #1]!
   2a8fc:	vmulgt.f64	d8, d8, d9
   2a900:	cmp	lr, ip
   2a904:	bne	2a8d4 <fputs@plt+0x1980c>
   2a908:	add	r5, r5, #1
   2a90c:	add	r2, r0, r5
   2a910:	mvn	r5, #0
   2a914:	cmp	r1, #0
   2a918:	movne	r1, #46	; 0x2e
   2a91c:	strbne	r1, [r2]
   2a920:	add	r5, r5, #1
   2a924:	addne	r2, r2, #1
   2a928:	mov	r1, r5
   2a92c:	mov	r0, r2
   2a930:	mov	ip, #48	; 0x30
   2a934:	cmp	r1, #0
   2a938:	bne	2aa9c <fputs@plt+0x199d4>
   2a93c:	sub	r2, r2, r5
   2a940:	add	r6, r5, r6
   2a944:	sub	r0, r2, #1
   2a948:	sub	ip, r6, #1
   2a94c:	mov	lr, #48	; 0x30
   2a950:	sub	r1, ip, r0
   2a954:	add	r1, r2, r1
   2a958:	cmp	r1, #0
   2a95c:	bgt	2aaa8 <fputs@plt+0x199e0>
   2a960:	cmp	r6, #0
   2a964:	addge	r4, r2, r6
   2a968:	addlt	r4, r2, #0
   2a96c:	ldr	r3, [sp, #48]	; 0x30
   2a970:	ldr	r2, [sp, #52]	; 0x34
   2a974:	tst	r3, r2
   2a978:	movne	r2, #0
   2a97c:	bne	2aadc <fputs@plt+0x19a14>
   2a980:	ldr	r3, [sp, #8]
   2a984:	cmp	r3, #3
   2a988:	bne	2aa28 <fputs@plt+0x19960>
   2a98c:	ldr	r1, [sp, #36]	; 0x24
   2a990:	ldr	r3, [pc, #-400]	; 2a808 <fputs@plt+0x19740>
   2a994:	mov	r2, #6
   2a998:	mov	r6, r4
   2a99c:	mla	r2, r2, r1, r3
   2a9a0:	cmp	r8, #0
   2a9a4:	rsblt	r8, r8, #0
   2a9a8:	ldrb	r2, [r2, #3292]	; 0xcdc
   2a9ac:	add	r3, r3, r2
   2a9b0:	ldrb	r3, [r3, #3435]	; 0xd6b
   2a9b4:	strb	r3, [r6], #2
   2a9b8:	movlt	r3, #45	; 0x2d
   2a9bc:	movge	r3, #43	; 0x2b
   2a9c0:	strblt	r3, [r4, #1]
   2a9c4:	strbge	r3, [r4, #1]
   2a9c8:	cmp	r8, #99	; 0x63
   2a9cc:	mov	r5, r6
   2a9d0:	ble	2a9fc <fputs@plt+0x19934>
   2a9d4:	mov	r1, #100	; 0x64
   2a9d8:	mov	r0, r8
   2a9dc:	bl	6fecc <fputs@plt+0x5ee04>
   2a9e0:	mov	r1, #100	; 0x64
   2a9e4:	add	r5, r6, #1
   2a9e8:	add	r0, r0, #48	; 0x30
   2a9ec:	strb	r0, [r6]
   2a9f0:	mov	r0, r8
   2a9f4:	bl	700ec <fputs@plt+0x5f024>
   2a9f8:	mov	r8, r1
   2a9fc:	mov	r1, #10
   2aa00:	mov	r0, r8
   2aa04:	bl	6fecc <fputs@plt+0x5ee04>
   2aa08:	mov	r4, r5
   2aa0c:	mov	r1, #10
   2aa10:	add	r0, r0, #48	; 0x30
   2aa14:	strb	r0, [r4], #2
   2aa18:	mov	r0, r8
   2aa1c:	bl	700ec <fputs@plt+0x5f024>
   2aa20:	add	r1, r1, #48	; 0x30
   2aa24:	strb	r1, [r5, #1]
   2aa28:	mov	r3, #0
   2aa2c:	strb	r3, [r4]
   2aa30:	ldr	r3, [sp, #40]	; 0x28
   2aa34:	ldr	r2, [sp, #56]	; 0x38
   2aa38:	eor	r3, r3, #1
   2aa3c:	and	r2, r2, r3
   2aa40:	sub	r4, r4, r9
   2aa44:	mov	r3, r2
   2aa48:	cmp	fp, r4
   2aa4c:	movle	r3, #0
   2aa50:	andgt	r3, r3, #1
   2aa54:	cmp	r3, #0
   2aa58:	subne	r4, fp, r4
   2aa5c:	addne	r3, r9, fp
   2aa60:	rsbne	r1, r4, #0
   2aa64:	beq	2a678 <fputs@plt+0x195b0>
   2aa68:	sub	r2, r3, r9
   2aa6c:	cmp	r4, r2
   2aa70:	ble	2ab14 <fputs@plt+0x19a4c>
   2aa74:	ldr	r2, [sp, #44]	; 0x2c
   2aa78:	mov	r3, #0
   2aa7c:	cmp	r2, r3
   2aa80:	moveq	r8, r9
   2aa84:	addne	r8, r9, #1
   2aa88:	mov	r2, #48	; 0x30
   2aa8c:	cmp	r3, r4
   2aa90:	bne	2ab20 <fputs@plt+0x19a58>
   2aa94:	mov	r4, fp
   2aa98:	b	2a678 <fputs@plt+0x195b0>
   2aa9c:	strb	ip, [r0], #1
   2aaa0:	add	r1, r1, #1
   2aaa4:	b	2a934 <fputs@plt+0x1986c>
   2aaa8:	cmp	r3, #0
   2aaac:	movle	r1, lr
   2aab0:	vcvtgt.s32.f64	s13, d8
   2aab4:	subgt	r3, r3, #1
   2aab8:	vcvtgt.f64.s32	d7, s13
   2aabc:	vmovgt	r1, s13
   2aac0:	addgt	r1, r1, #48	; 0x30
   2aac4:	uxtbgt	r1, r1
   2aac8:	vsubgt.f64	d8, d8, d7
   2aacc:	strb	r1, [r0, #1]!
   2aad0:	vmulgt.f64	d8, d8, d9
   2aad4:	b	2a950 <fputs@plt+0x19888>
   2aad8:	strb	r2, [r4, #-1]!
   2aadc:	ldrb	r3, [r4, #-1]
   2aae0:	cmp	r3, #48	; 0x30
   2aae4:	beq	2aad8 <fputs@plt+0x19a10>
   2aae8:	cmp	r3, #46	; 0x2e
   2aaec:	bne	2a980 <fputs@plt+0x198b8>
   2aaf0:	ldr	r3, [sp, #16]
   2aaf4:	cmp	r3, #0
   2aaf8:	movne	r3, #48	; 0x30
   2aafc:	ldrbeq	r3, [sp, #16]
   2ab00:	strbne	r3, [r4]
   2ab04:	addne	r4, r4, #1
   2ab08:	strbeq	r3, [r4, #-1]
   2ab0c:	subeq	r4, r4, #1
   2ab10:	b	2a980 <fputs@plt+0x198b8>
   2ab14:	ldrb	r2, [r3, r1]
   2ab18:	strb	r2, [r3], #-1
   2ab1c:	b	2aa68 <fputs@plt+0x199a0>
   2ab20:	strb	r2, [r8, r3]
   2ab24:	add	r3, r3, #1
   2ab28:	b	2aa8c <fputs@plt+0x199c4>
   2ab2c:	ldr	r3, [sp, #4]
   2ab30:	cmp	r3, #0
   2ab34:	movne	sl, r5
   2ab38:	bne	2adcc <fputs@plt+0x19d04>
   2ab3c:	ldr	r2, [sp, #24]
   2ab40:	ldr	r3, [r5]
   2ab44:	ldr	r7, [sp, #4]
   2ab48:	ldr	r2, [r2, #12]
   2ab4c:	add	sl, r5, #4
   2ab50:	str	r2, [r3]
   2ab54:	mov	fp, r7
   2ab58:	b	2aa94 <fputs@plt+0x199cc>
   2ab5c:	add	r9, sp, #136	; 0x88
   2ab60:	mov	r3, #37	; 0x25
   2ab64:	strb	r3, [r9, #-72]!	; 0xffffffb8
   2ab68:	mov	sl, r5
   2ab6c:	mov	r7, #0
   2ab70:	mov	r4, #1
   2ab74:	b	2a678 <fputs@plt+0x195b0>
   2ab78:	ldr	r3, [sp, #4]
   2ab7c:	cmp	r3, #0
   2ab80:	ldreq	r7, [r5]
   2ab84:	addeq	r5, r5, #4
   2ab88:	beq	2ab9c <fputs@plt+0x19ad4>
   2ab8c:	ldr	r0, [sp, #28]
   2ab90:	bl	2b2d4 <fputs@plt+0x1a20c>
   2ab94:	subs	r7, r0, #0
   2ab98:	ldrbne	r7, [r7]
   2ab9c:	cmp	r6, #1
   2aba0:	ble	2abec <fputs@plt+0x19b24>
   2aba4:	ldr	r3, [sp, #40]	; 0x28
   2aba8:	sub	r6, r6, #1
   2abac:	sub	fp, fp, r6
   2abb0:	eor	r3, r3, #1
   2abb4:	cmp	fp, #1
   2abb8:	movle	r3, #0
   2abbc:	andgt	r3, r3, #1
   2abc0:	cmp	r3, #0
   2abc4:	beq	2abdc <fputs@plt+0x19b14>
   2abc8:	sub	r1, fp, #1
   2abcc:	mov	r2, #32
   2abd0:	ldr	r0, [sp, #24]
   2abd4:	bl	29de8 <fputs@plt+0x18d20>
   2abd8:	mov	fp, #0
   2abdc:	uxtb	r2, r7
   2abe0:	mov	r1, r6
   2abe4:	ldr	r0, [sp, #24]
   2abe8:	bl	29de8 <fputs@plt+0x18d20>
   2abec:	add	r9, sp, #136	; 0x88
   2abf0:	strb	r7, [r9, #-72]!	; 0xffffffb8
   2abf4:	b	2ab68 <fputs@plt+0x19aa0>
   2abf8:	ldr	r3, [sp, #4]
   2abfc:	cmp	r3, #0
   2ac00:	beq	2ac3c <fputs@plt+0x19b74>
   2ac04:	ldr	r0, [sp, #28]
   2ac08:	bl	2b2d4 <fputs@plt+0x1a20c>
   2ac0c:	mov	sl, r5
   2ac10:	subs	r7, r0, #0
   2ac14:	beq	2ac60 <fputs@plt+0x19b98>
   2ac18:	mov	r9, r7
   2ac1c:	mov	r7, #0
   2ac20:	cmn	r6, #1
   2ac24:	movne	r4, #0
   2ac28:	bne	2ac6c <fputs@plt+0x19ba4>
   2ac2c:	mov	r0, r9
   2ac30:	bl	1839c <fputs@plt+0x72d4>
   2ac34:	mov	r4, r0
   2ac38:	b	2a678 <fputs@plt+0x195b0>
   2ac3c:	ldr	r7, [r5]
   2ac40:	add	sl, r5, #4
   2ac44:	cmp	r7, #0
   2ac48:	beq	2ac60 <fputs@plt+0x19b98>
   2ac4c:	ldr	r3, [sp, #8]
   2ac50:	mov	r9, r7
   2ac54:	cmp	r3, #7
   2ac58:	beq	2ac20 <fputs@plt+0x19b58>
   2ac5c:	b	2ac1c <fputs@plt+0x19b54>
   2ac60:	ldr	r9, [pc, #-1144]	; 2a7f0 <fputs@plt+0x19728>
   2ac64:	b	2ac20 <fputs@plt+0x19b58>
   2ac68:	add	r4, r4, #1
   2ac6c:	cmp	r6, r4
   2ac70:	beq	2a678 <fputs@plt+0x195b0>
   2ac74:	ldrb	r3, [r9, r4]
   2ac78:	cmp	r3, #0
   2ac7c:	bne	2ac68 <fputs@plt+0x19ba0>
   2ac80:	b	2a678 <fputs@plt+0x195b0>
   2ac84:	ldr	r3, [sp, #8]
   2ac88:	ldr	r2, [sp, #4]
   2ac8c:	cmp	r3, #15
   2ac90:	movne	r3, #39	; 0x27
   2ac94:	moveq	r3, #34	; 0x22
   2ac98:	cmp	r2, #0
   2ac9c:	ldreq	r0, [r5]
   2aca0:	addeq	r5, r5, #4
   2aca4:	beq	2acb8 <fputs@plt+0x19bf0>
   2aca8:	ldr	r0, [sp, #28]
   2acac:	str	r3, [sp, #16]
   2acb0:	bl	2b2d4 <fputs@plt+0x1a20c>
   2acb4:	ldr	r3, [sp, #16]
   2acb8:	cmp	r0, #0
   2acbc:	movne	r8, r0
   2acc0:	bne	2acd8 <fputs@plt+0x19c10>
   2acc4:	ldr	r1, [sp, #8]
   2acc8:	ldr	r2, [pc, #-1244]	; 2a7f4 <fputs@plt+0x1972c>
   2accc:	cmp	r1, #11
   2acd0:	ldr	r8, [pc, #-1248]	; 2a7f8 <fputs@plt+0x19730>
   2acd4:	moveq	r8, r2
   2acd8:	mov	r2, #0
   2acdc:	mov	sl, r2
   2ace0:	cmp	r6, sl
   2ace4:	beq	2acf4 <fputs@plt+0x19c2c>
   2ace8:	ldrb	r1, [r8, sl]
   2acec:	cmp	r1, #0
   2acf0:	bne	2ad70 <fputs@plt+0x19ca8>
   2acf4:	ldr	r1, [sp, #8]
   2acf8:	adds	r6, r0, #0
   2acfc:	add	r0, sl, #3
   2ad00:	movne	r6, #1
   2ad04:	add	r0, r0, r2
   2ad08:	cmp	r1, #11
   2ad0c:	movne	r6, #0
   2ad10:	cmp	r0, #70	; 0x46
   2ad14:	movle	r7, #0
   2ad18:	addle	r9, sp, #64	; 0x40
   2ad1c:	ble	2ad3c <fputs@plt+0x19c74>
   2ad20:	asr	r1, r0, #31
   2ad24:	str	r3, [sp, #8]
   2ad28:	bl	1de8c <fputs@plt+0xcdc4>
   2ad2c:	subs	r9, r0, #0
   2ad30:	beq	2a2c0 <fputs@plt+0x191f8>
   2ad34:	ldr	r3, [sp, #8]
   2ad38:	mov	r7, r9
   2ad3c:	cmp	r6, #0
   2ad40:	movne	r4, #1
   2ad44:	moveq	r4, r6
   2ad48:	add	sl, r8, sl
   2ad4c:	strbne	r3, [r9]
   2ad50:	cmp	sl, r8
   2ad54:	bne	2ad80 <fputs@plt+0x19cb8>
   2ad58:	cmp	r6, #0
   2ad5c:	strbne	r3, [r9, r4]
   2ad60:	addne	r4, r4, #1
   2ad64:	mov	r3, #0
   2ad68:	strb	r3, [r9, r4]
   2ad6c:	b	2a488 <fputs@plt+0x193c0>
   2ad70:	cmp	r3, r1
   2ad74:	addeq	r2, r2, #1
   2ad78:	add	sl, sl, #1
   2ad7c:	b	2ace0 <fputs@plt+0x19c18>
   2ad80:	ldrb	r1, [r8], #1
   2ad84:	add	r2, r4, #1
   2ad88:	cmp	r3, r1
   2ad8c:	strb	r1, [r9, r4]
   2ad90:	strbeq	r3, [r9, r2]
   2ad94:	addeq	r2, r4, #2
   2ad98:	mov	r4, r2
   2ad9c:	b	2ad50 <fputs@plt+0x19c88>
   2ada0:	ldr	r3, [r5]
   2ada4:	add	sl, r5, #4
   2ada8:	cmp	r3, #0
   2adac:	beq	2adcc <fputs@plt+0x19d04>
   2adb0:	ldr	r2, [r3, #4]
   2adb4:	cmp	r2, #0
   2adb8:	moveq	r7, r2
   2adbc:	beq	2add0 <fputs@plt+0x19d08>
   2adc0:	ldr	r1, [r3]
   2adc4:	ldr	r0, [sp, #24]
   2adc8:	bl	29eac <fputs@plt+0x18de4>
   2adcc:	mov	r7, #0
   2add0:	mov	fp, r7
   2add4:	mov	r4, r7
   2add8:	b	2a678 <fputs@plt+0x195b0>
   2addc:	mov	sl, r5
   2ade0:	ldr	r5, [r5, #4]
   2ade4:	ldr	r4, [sl], #8
   2ade8:	mov	r3, #72	; 0x48
   2adec:	mla	r3, r3, r5, r4
   2adf0:	ldr	r1, [r3, #12]
   2adf4:	cmp	r1, #0
   2adf8:	beq	2ae14 <fputs@plt+0x19d4c>
   2adfc:	ldr	r0, [sp, #24]
   2ae00:	bl	29ee0 <fputs@plt+0x18e18>
   2ae04:	mov	r2, #1
   2ae08:	ldr	r1, [pc, #-1556]	; 2a7fc <fputs@plt+0x19734>
   2ae0c:	ldr	r0, [sp, #24]
   2ae10:	bl	29eac <fputs@plt+0x18de4>
   2ae14:	mov	r3, #72	; 0x48
   2ae18:	ldr	r0, [sp, #24]
   2ae1c:	mla	r4, r3, r5, r4
   2ae20:	ldr	r1, [r4, #16]
   2ae24:	bl	29ee0 <fputs@plt+0x18e18>
   2ae28:	b	2adcc <fputs@plt+0x19d04>
   2ae2c:	mov	r7, #0
   2ae30:	mov	r4, #3
   2ae34:	ldr	r9, [pc, #-1596]	; 2a800 <fputs@plt+0x19738>
   2ae38:	b	2a678 <fputs@plt+0x195b0>
   2ae3c:	cmp	r3, #42	; 0x2a
   2ae40:	movne	fp, #0
   2ae44:	movne	r2, #10
   2ae48:	bne	2a0fc <fputs@plt+0x19034>
   2ae4c:	ldr	r3, [sp, #4]
   2ae50:	cmp	r3, #0
   2ae54:	ldreq	fp, [r5]
   2ae58:	addeq	r5, r5, #4
   2ae5c:	beq	2ae6c <fputs@plt+0x19da4>
   2ae60:	ldr	r0, [sp, #28]
   2ae64:	bl	1b090 <fputs@plt+0x9fc8>
   2ae68:	mov	fp, r0
   2ae6c:	cmp	fp, #0
   2ae70:	bge	2ae90 <fputs@plt+0x19dc8>
   2ae74:	cmp	fp, #-2147483648	; 0x80000000
   2ae78:	rsbne	fp, fp, #0
   2ae7c:	moveq	fp, #0
   2ae80:	movne	r3, #1
   2ae84:	moveq	r3, #1
   2ae88:	strne	r3, [sp, #40]	; 0x28
   2ae8c:	streq	r3, [sp, #40]	; 0x28
   2ae90:	ldrb	r3, [r4, #1]
   2ae94:	add	r4, r4, #1
   2ae98:	cmp	r3, #46	; 0x2e
   2ae9c:	strne	r4, [sp, #32]
   2aea0:	bne	2a150 <fputs@plt+0x19088>
   2aea4:	ldrb	r3, [r4, #1]
   2aea8:	cmp	r3, #42	; 0x2a
   2aeac:	beq	2a110 <fputs@plt+0x19048>
   2aeb0:	mov	r6, #0
   2aeb4:	mov	r1, #10
   2aeb8:	add	r2, r4, #1
   2aebc:	str	r2, [sp, #32]
   2aec0:	sub	r2, r3, #48	; 0x30
   2aec4:	cmp	r2, #9
   2aec8:	bls	2a158 <fputs@plt+0x19090>
   2aecc:	bic	r6, r6, #-2147483648	; 0x80000000
   2aed0:	cmp	r3, #108	; 0x6c
   2aed4:	movne	r2, #0
   2aed8:	bne	2aefc <fputs@plt+0x19e34>
   2aedc:	ldr	r3, [sp, #32]
   2aee0:	ldrb	r3, [r3, #1]
   2aee4:	cmp	r3, #108	; 0x6c
   2aee8:	beq	2a170 <fputs@plt+0x190a8>
   2aeec:	ldr	r2, [sp, #32]
   2aef0:	add	r2, r2, #1
   2aef4:	str	r2, [sp, #32]
   2aef8:	mov	r2, #0
   2aefc:	ldr	ip, [pc, #-1792]	; 2a804 <fputs@plt+0x1973c>
   2af00:	mov	lr, #6
   2af04:	mov	r0, #0
   2af08:	str	r0, [sp, #36]	; 0x24
   2af0c:	ldr	r0, [sp, #36]	; 0x24
   2af10:	mul	r0, lr, r0
   2af14:	ldrb	r4, [r0, ip]
   2af18:	cmp	r3, r4
   2af1c:	bne	2a18c <fputs@plt+0x190c4>
   2af20:	ldr	r3, [sp, #60]	; 0x3c
   2af24:	cmp	r3, #0
   2af28:	bne	2af40 <fputs@plt+0x19e78>
   2af2c:	ldr	r3, [pc, #-1836]	; 2a808 <fputs@plt+0x19740>
   2af30:	add	r0, r3, r0
   2af34:	ldrb	r3, [r0, #3290]	; 0xcda
   2af38:	tst	r3, #2
   2af3c:	bne	2a014 <fputs@plt+0x18f4c>
   2af40:	ldr	ip, [sp, #36]	; 0x24
   2af44:	ldr	r0, [pc, #-1860]	; 2a808 <fputs@plt+0x19740>
   2af48:	mov	r3, #6
   2af4c:	mla	ip, r3, ip, r0
   2af50:	ldrb	ip, [ip, #3291]	; 0xcdb
   2af54:	str	ip, [sp, #8]
   2af58:	sub	ip, ip, #1
   2af5c:	cmp	ip, #15
   2af60:	ldrls	pc, [pc, ip, lsl #2]
   2af64:	b	2a014 <fputs@plt+0x18f4c>
   2af68:	andeq	sl, r2, r8, lsr #3
   2af6c:	andeq	sl, r2, ip, lsr #9
   2af70:	andeq	sl, r2, ip, lsr #9
   2af74:	andeq	sl, r2, ip, lsr #9
   2af78:	andeq	sl, r2, ip, lsr #22
   2af7c:	strdeq	sl, [r2], -r8
   2af80:	strdeq	sl, [r2], -r8
   2af84:	andeq	sl, r2, ip, asr fp
   2af88:	andeq	sl, r2, r8, ror fp
   2af8c:	andeq	sl, r2, r4, lsl #25
   2af90:	andeq	sl, r2, r4, lsl #25
   2af94:	andeq	sl, r2, r0, lsr #27
   2af98:	ldrdeq	sl, [r2], -ip
   2af9c:	andeq	sl, r2, r4, lsr #3
   2afa0:	andeq	sl, r2, r4, lsl #25
   2afa4:	andeq	sl, r2, r8, lsr #3
   2afa8:	mov	r7, r2
   2afac:	b	2a0c0 <fputs@plt+0x18ff8>
   2afb0:	str	r2, [sp, #40]	; 0x28
   2afb4:	b	2a0c0 <fputs@plt+0x18ff8>
   2afb8:	cmn	r6, #1
   2afbc:	mov	sl, r5
   2afc0:	vldr	d8, [pc, #8]	; 2afd0 <fputs@plt+0x19f08>
   2afc4:	moveq	r6, #6
   2afc8:	b	2a510 <fputs@plt+0x19448>
   2afcc:	nop			; (mov r0, r0)
	...
   2afd8:	cmp	r0, #0
   2afdc:	ble	2b030 <fputs@plt+0x19f68>
   2afe0:	push	{lr}		; (str lr, [sp, #-4]!)
   2afe4:	sub	sp, sp, #36	; 0x24
   2afe8:	mov	lr, r2
   2afec:	mov	ip, #0
   2aff0:	str	r1, [sp, #8]
   2aff4:	str	r1, [sp, #12]
   2aff8:	str	r0, [sp, #20]
   2affc:	mov	r2, r3
   2b000:	mov	r1, lr
   2b004:	add	r0, sp, #4
   2b008:	str	ip, [sp, #4]
   2b00c:	str	ip, [sp, #16]
   2b010:	str	ip, [sp, #24]
   2b014:	strb	ip, [sp, #28]
   2b018:	strb	ip, [sp, #29]
   2b01c:	bl	29f64 <fputs@plt+0x18e9c>
   2b020:	add	r0, sp, #4
   2b024:	bl	1f950 <fputs@plt+0xe888>
   2b028:	add	sp, sp, #36	; 0x24
   2b02c:	pop	{pc}		; (ldr pc, [sp], #4)
   2b030:	mov	r0, r1
   2b034:	bx	lr
   2b038:	push	{r2, r3}
   2b03c:	push	{r0, r1, r2, lr}
   2b040:	add	r3, sp, #20
   2b044:	ldr	r2, [sp, #16]
   2b048:	str	r3, [sp, #4]
   2b04c:	bl	2afd8 <fputs@plt+0x19f10>
   2b050:	add	sp, sp, #12
   2b054:	pop	{lr}		; (ldr lr, [sp], #4)
   2b058:	add	sp, sp, #8
   2b05c:	bx	lr
   2b060:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   2b064:	mov	r6, r1
   2b068:	mov	r1, #32
   2b06c:	mov	r4, r0
   2b070:	mov	r7, r2
   2b074:	ldrh	r8, [r0, #8]
   2b078:	bl	26a4c <fputs@plt+0x15984>
   2b07c:	subs	r5, r0, #0
   2b080:	movne	r5, #7
   2b084:	bne	2b0e0 <fputs@plt+0x1a018>
   2b088:	tst	r8, #4
   2b08c:	beq	2b0ec <fputs@plt+0x1a024>
   2b090:	ldrd	r2, [r4]
   2b094:	ldr	r1, [r4, #16]
   2b098:	mov	r0, #32
   2b09c:	strd	r2, [sp]
   2b0a0:	ldr	r2, [pc, #96]	; 2b108 <fputs@plt+0x1a040>
   2b0a4:	bl	2b038 <fputs@plt+0x19f70>
   2b0a8:	ldr	r0, [r4, #16]
   2b0ac:	bl	1839c <fputs@plt+0x72d4>
   2b0b0:	mov	r3, #1
   2b0b4:	strb	r3, [r4, #10]
   2b0b8:	ldrh	r3, [r4, #8]
   2b0bc:	cmp	r7, #0
   2b0c0:	ldr	r2, [pc, #68]	; 2b10c <fputs@plt+0x1a044>
   2b0c4:	bicne	r3, r3, #12
   2b0c8:	orr	r3, r3, r2
   2b0cc:	strh	r3, [r4, #8]
   2b0d0:	mov	r1, r6
   2b0d4:	str	r0, [r4, #12]
   2b0d8:	mov	r0, r4
   2b0dc:	bl	27f28 <fputs@plt+0x16e60>
   2b0e0:	mov	r0, r5
   2b0e4:	add	sp, sp, #8
   2b0e8:	pop	{r4, r5, r6, r7, r8, pc}
   2b0ec:	ldrd	r2, [r4]
   2b0f0:	ldr	r1, [r4, #16]
   2b0f4:	mov	r0, #32
   2b0f8:	strd	r2, [sp]
   2b0fc:	ldr	r2, [pc, #12]	; 2b110 <fputs@plt+0x1a048>
   2b100:	bl	2b038 <fputs@plt+0x19f70>
   2b104:	b	2b0a8 <fputs@plt+0x19fe0>
   2b108:	andeq	r8, r7, r2, lsl #6
   2b10c:	andeq	r0, r0, r2, lsl #4
   2b110:	strdeq	r6, [r7], -r2
   2b114:	ldrh	r3, [r0, #8]
   2b118:	push	{r4, r5, r6, lr}
   2b11c:	mov	r4, r0
   2b120:	ands	r2, r3, #18
   2b124:	bic	r5, r1, #8
   2b128:	beq	2b1b8 <fputs@plt+0x1a0f0>
   2b12c:	orr	r2, r3, #2
   2b130:	tst	r3, #16384	; 0x4000
   2b134:	mov	r6, r1
   2b138:	strh	r2, [r0, #8]
   2b13c:	beq	2b144 <fputs@plt+0x1a07c>
   2b140:	bl	26ca8 <fputs@plt+0x15be0>
   2b144:	ldrb	r3, [r4, #10]
   2b148:	cmp	r3, r5
   2b14c:	beq	2b15c <fputs@plt+0x1a094>
   2b150:	mov	r1, r5
   2b154:	mov	r0, r4
   2b158:	bl	27f28 <fputs@plt+0x16e60>
   2b15c:	tst	r6, #8
   2b160:	bne	2b194 <fputs@plt+0x1a0cc>
   2b164:	ldrh	r2, [r4, #8]
   2b168:	ldr	r3, [pc, #80]	; 2b1c0 <fputs@plt+0x1a0f8>
   2b16c:	and	r3, r3, r2
   2b170:	cmp	r3, #2
   2b174:	bne	2b180 <fputs@plt+0x1a0b8>
   2b178:	mov	r0, r4
   2b17c:	bl	28124 <fputs@plt+0x1705c>
   2b180:	ldrb	r3, [r4, #10]
   2b184:	cmp	r3, r5
   2b188:	bne	2b1b0 <fputs@plt+0x1a0e8>
   2b18c:	ldr	r0, [r4, #16]
   2b190:	pop	{r4, r5, r6, pc}
   2b194:	ldr	r3, [r4, #16]
   2b198:	tst	r3, #1
   2b19c:	beq	2b164 <fputs@plt+0x1a09c>
   2b1a0:	mov	r0, r4
   2b1a4:	bl	26d20 <fputs@plt+0x15c58>
   2b1a8:	cmp	r0, #0
   2b1ac:	beq	2b164 <fputs@plt+0x1a09c>
   2b1b0:	mov	r0, #0
   2b1b4:	pop	{r4, r5, r6, pc}
   2b1b8:	bl	2b060 <fputs@plt+0x19f98>
   2b1bc:	b	2b180 <fputs@plt+0x1a0b8>
   2b1c0:	andeq	r0, r0, r2, lsl #4
   2b1c4:	push	{r4, lr}
   2b1c8:	mov	r4, r0
   2b1cc:	bl	2b114 <fputs@plt+0x1a04c>
   2b1d0:	cmp	r0, #0
   2b1d4:	ldrne	r0, [r4, #12]
   2b1d8:	pop	{r4, pc}
   2b1dc:	ldrh	r2, [r0, #8]
   2b1e0:	tst	r2, #2
   2b1e4:	beq	2b1fc <fputs@plt+0x1a134>
   2b1e8:	ldrb	r3, [r0, #10]
   2b1ec:	cmp	r3, r1
   2b1f0:	bne	2b1fc <fputs@plt+0x1a134>
   2b1f4:	ldr	r0, [r0, #12]
   2b1f8:	bx	lr
   2b1fc:	ands	r3, r2, #16
   2b200:	beq	2b21c <fputs@plt+0x1a154>
   2b204:	tst	r2, #16384	; 0x4000
   2b208:	beq	2b1f4 <fputs@plt+0x1a12c>
   2b20c:	ldr	r3, [r0, #12]
   2b210:	ldr	r0, [r0]
   2b214:	add	r0, r3, r0
   2b218:	bx	lr
   2b21c:	tst	r2, #1
   2b220:	bne	2b228 <fputs@plt+0x1a160>
   2b224:	b	2b1c4 <fputs@plt+0x1a0fc>
   2b228:	mov	r0, r3
   2b22c:	bx	lr
   2b230:	mov	r1, #1
   2b234:	b	2b1dc <fputs@plt+0x1a114>
   2b238:	push	{r4, r5, r6, lr}
   2b23c:	mov	r5, r0
   2b240:	bl	23f08 <fputs@plt+0x12e40>
   2b244:	bl	2b230 <fputs@plt+0x1a168>
   2b248:	mov	r4, r0
   2b24c:	mov	r0, r5
   2b250:	bl	23ee8 <fputs@plt+0x12e20>
   2b254:	mov	r0, r4
   2b258:	pop	{r4, r5, r6, pc}
   2b25c:	mov	r1, #2
   2b260:	b	2b1dc <fputs@plt+0x1a114>
   2b264:	push	{r4, r5, r6, lr}
   2b268:	mov	r5, r0
   2b26c:	bl	23f08 <fputs@plt+0x12e40>
   2b270:	bl	2b25c <fputs@plt+0x1a194>
   2b274:	mov	r4, r0
   2b278:	mov	r0, r5
   2b27c:	bl	23ee8 <fputs@plt+0x12e20>
   2b280:	mov	r0, r4
   2b284:	pop	{r4, r5, r6, pc}
   2b288:	cmp	r0, #0
   2b28c:	bxeq	lr
   2b290:	ldrh	r3, [r0, #8]
   2b294:	ldr	r2, [pc, #44]	; 2b2c8 <fputs@plt+0x1a200>
   2b298:	bics	r2, r2, r3
   2b29c:	bne	2b2b4 <fputs@plt+0x1a1ec>
   2b2a0:	ldrb	r2, [r0, #10]
   2b2a4:	cmp	r2, r1
   2b2a8:	bne	2b2b4 <fputs@plt+0x1a1ec>
   2b2ac:	ldr	r0, [r0, #16]
   2b2b0:	bx	lr
   2b2b4:	tst	r3, #1
   2b2b8:	bne	2b2c0 <fputs@plt+0x1a1f8>
   2b2bc:	b	2b114 <fputs@plt+0x1a04c>
   2b2c0:	mov	r0, #0
   2b2c4:	bx	lr
   2b2c8:	andeq	r0, r0, r2, lsl #4
   2b2cc:	mov	r1, #1
   2b2d0:	b	2b288 <fputs@plt+0x1a1c0>
   2b2d4:	ldm	r0, {r2, r3}
   2b2d8:	cmp	r2, r3
   2b2dc:	ble	2b2f4 <fputs@plt+0x1a22c>
   2b2e0:	ldr	r2, [r0, #8]
   2b2e4:	add	r1, r3, #1
   2b2e8:	str	r1, [r0, #4]
   2b2ec:	ldr	r0, [r2, r3, lsl #2]
   2b2f0:	b	2b2cc <fputs@plt+0x1a204>
   2b2f4:	mov	r0, #0
   2b2f8:	bx	lr
   2b2fc:	ldrh	r3, [r0, #8]
   2b300:	tst	r3, #18
   2b304:	beq	2b344 <fputs@plt+0x1a27c>
   2b308:	push	{r4, lr}
   2b30c:	mov	r4, r0
   2b310:	bl	26ca8 <fputs@plt+0x15be0>
   2b314:	cmp	r0, #0
   2b318:	beq	2b324 <fputs@plt+0x1a25c>
   2b31c:	mov	r0, #0
   2b320:	pop	{r4, pc}
   2b324:	ldrh	r3, [r4, #8]
   2b328:	orr	r3, r3, #16
   2b32c:	strh	r3, [r4, #8]
   2b330:	ldr	r3, [r4, #12]
   2b334:	cmp	r3, #0
   2b338:	beq	2b31c <fputs@plt+0x1a254>
   2b33c:	ldr	r0, [r4, #16]
   2b340:	pop	{r4, pc}
   2b344:	b	2b2cc <fputs@plt+0x1a204>
   2b348:	push	{r4, r5, r6, lr}
   2b34c:	mov	r5, r2
   2b350:	ldr	r0, [r2]
   2b354:	bl	2b2fc <fputs@plt+0x1a234>
   2b358:	mov	r4, r0
   2b35c:	ldr	r0, [r5, #4]
   2b360:	bl	25248 <fputs@plt+0x14180>
   2b364:	ldr	r3, [r4]
   2b368:	cmp	r3, #0
   2b36c:	movne	r3, #0
   2b370:	moveq	r1, #1
   2b374:	beq	2b3c4 <fputs@plt+0x1a2fc>
   2b378:	cmp	r3, r0
   2b37c:	blt	2b3e0 <fputs@plt+0x1a318>
   2b380:	lsl	r3, r0, #2
   2b384:	mov	ip, #1
   2b388:	ldr	r2, [r4, #8]
   2b38c:	cmp	r0, r2
   2b390:	bge	2b3d0 <fputs@plt+0x1a308>
   2b394:	ldr	r1, [r4, #24]
   2b398:	add	r0, r0, #1
   2b39c:	ldr	r2, [r1, r3]
   2b3a0:	add	r2, r2, #1
   2b3a4:	str	r2, [r1, r3]
   2b3a8:	ldr	r2, [r4, #20]
   2b3ac:	str	ip, [r2, r3]
   2b3b0:	add	r3, r3, #4
   2b3b4:	b	2b388 <fputs@plt+0x1a2c0>
   2b3b8:	ldr	r2, [r4, #20]
   2b3bc:	str	r1, [r2, r3, lsl #2]
   2b3c0:	add	r3, r3, #1
   2b3c4:	ldr	r2, [r4, #8]
   2b3c8:	cmp	r3, r2
   2b3cc:	blt	2b3b8 <fputs@plt+0x1a2f0>
   2b3d0:	ldr	r3, [r4]
   2b3d4:	add	r3, r3, #1
   2b3d8:	str	r3, [r4]
   2b3dc:	pop	{r4, r5, r6, pc}
   2b3e0:	ldr	r1, [r4, #20]
   2b3e4:	ldr	r2, [r1, r3, lsl #2]
   2b3e8:	add	r2, r2, #1
   2b3ec:	str	r2, [r1, r3, lsl #2]
   2b3f0:	add	r3, r3, #1
   2b3f4:	b	2b378 <fputs@plt+0x1a2b0>
   2b3f8:	push	{r4, r5, r6, lr}
   2b3fc:	mov	r5, r0
   2b400:	bl	23f08 <fputs@plt+0x12e40>
   2b404:	bl	2b2fc <fputs@plt+0x1a234>
   2b408:	mov	r4, r0
   2b40c:	mov	r0, r5
   2b410:	bl	23ee8 <fputs@plt+0x12e20>
   2b414:	mov	r0, r4
   2b418:	pop	{r4, r5, r6, pc}
   2b41c:	push	{r4, r5, r6, lr}
   2b420:	mov	r5, r0
   2b424:	ldr	r0, [r2]
   2b428:	mov	r4, r2
   2b42c:	bl	2b2fc <fputs@plt+0x1a234>
   2b430:	mov	r6, r0
   2b434:	ldr	r0, [r4]
   2b438:	bl	2b230 <fputs@plt+0x1a168>
   2b43c:	mov	r1, #2
   2b440:	mov	r2, #1
   2b444:	mov	r3, #0
   2b448:	smlal	r2, r3, r1, r0
   2b44c:	mov	r4, r0
   2b450:	mov	r0, r5
   2b454:	bl	27428 <fputs@plt+0x16360>
   2b458:	subs	r1, r0, #0
   2b45c:	popeq	{r4, r5, r6, pc}
   2b460:	ldr	ip, [pc, #88]	; 2b4c0 <fputs@plt+0x1a3f8>
   2b464:	mov	r2, r1
   2b468:	mov	r0, r6
   2b46c:	sub	r3, r0, r6
   2b470:	cmp	r4, r3
   2b474:	add	r2, r2, #2
   2b478:	bgt	2b49c <fputs@plt+0x1a3d4>
   2b47c:	bic	r3, r4, r4, asr #31
   2b480:	mov	r2, #0
   2b484:	strb	r2, [r1, r3, lsl #1]
   2b488:	mov	r0, r5
   2b48c:	lsl	r2, r4, #1
   2b490:	ldr	r3, [pc, #44]	; 2b4c4 <fputs@plt+0x1a3fc>
   2b494:	pop	{r4, r5, r6, lr}
   2b498:	b	27564 <fputs@plt+0x1649c>
   2b49c:	ldrb	r3, [r0], #1
   2b4a0:	add	lr, ip, r3, lsr #4
   2b4a4:	and	r3, r3, #15
   2b4a8:	add	r3, ip, r3
   2b4ac:	ldrb	lr, [lr, #3475]	; 0xd93
   2b4b0:	ldrb	r3, [r3, #3475]	; 0xd93
   2b4b4:	strb	lr, [r2, #-2]
   2b4b8:	strb	r3, [r2, #-1]
   2b4bc:	b	2b46c <fputs@plt+0x1a3a4>
   2b4c0:			; <UNDEFINED> instruction: 0x00072ab8
   2b4c4:	andeq	sl, r1, r4, lsl r0
   2b4c8:	ldr	r3, [r0]
   2b4cc:	push	{r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
   2b4d0:	mov	r4, r0
   2b4d4:	ldr	sl, [r3, #32]
   2b4d8:	ldr	r3, [r0, #4]
   2b4dc:	ldr	r0, [r2]
   2b4e0:	mov	r5, r2
   2b4e4:	mov	r9, r1
   2b4e8:	ldr	r8, [r3, #4]
   2b4ec:	bl	2b2cc <fputs@plt+0x1a204>
   2b4f0:	mov	r6, r0
   2b4f4:	ldr	r0, [r5, #4]
   2b4f8:	bl	2b2cc <fputs@plt+0x1a204>
   2b4fc:	mov	r7, r0
   2b500:	ldr	r0, [r5]
   2b504:	bl	2b230 <fputs@plt+0x1a168>
   2b508:	ldr	r3, [sl, #124]	; 0x7c
   2b50c:	cmp	r0, r3
   2b510:	mvngt	r2, #0
   2b514:	ldrgt	r1, [pc, #128]	; 2b59c <fputs@plt+0x1a4d4>
   2b518:	bgt	2b554 <fputs@plt+0x1a48c>
   2b51c:	cmp	r9, #3
   2b520:	ldrbne	r3, [r8, #2]
   2b524:	bne	2b570 <fputs@plt+0x1a4a8>
   2b528:	ldr	r0, [r5, #8]
   2b52c:	bl	2b2cc <fputs@plt+0x1a204>
   2b530:	cmp	r0, #0
   2b534:	str	r0, [sp, #4]
   2b538:	beq	2b55c <fputs@plt+0x1a494>
   2b53c:	mvn	r1, #0
   2b540:	bl	13f40 <fputs@plt+0x2e78>
   2b544:	cmp	r0, #1
   2b548:	beq	2b564 <fputs@plt+0x1a49c>
   2b54c:	ldr	r1, [pc, #76]	; 2b5a0 <fputs@plt+0x1a4d8>
   2b550:	mvn	r2, #0
   2b554:	mov	r0, r4
   2b558:	bl	26fec <fputs@plt+0x15f24>
   2b55c:	add	sp, sp, #8
   2b560:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2b564:	add	r0, sp, #4
   2b568:	bl	13ea8 <fputs@plt+0x2de0>
   2b56c:	mov	r3, r0
   2b570:	cmp	r7, #0
   2b574:	cmpne	r6, #0
   2b578:	beq	2b55c <fputs@plt+0x1a494>
   2b57c:	mov	r1, r7
   2b580:	mov	r2, r8
   2b584:	mov	r0, r6
   2b588:	bl	16fb4 <fputs@plt+0x5eec>
   2b58c:	mov	r1, r0
   2b590:	mov	r0, r4
   2b594:	bl	252c4 <fputs@plt+0x141fc>
   2b598:	b	2b55c <fputs@plt+0x1a494>
   2b59c:	strdeq	r6, [r7], -r9
   2b5a0:	andeq	r6, r7, sl, lsl r4
   2b5a4:	push	{r4, r5, r6, lr}
   2b5a8:	mov	r5, r0
   2b5ac:	bl	23f08 <fputs@plt+0x12e40>
   2b5b0:	bl	2b2cc <fputs@plt+0x1a204>
   2b5b4:	mov	r4, r0
   2b5b8:	mov	r0, r5
   2b5bc:	bl	23ee8 <fputs@plt+0x12e20>
   2b5c0:	mov	r0, r4
   2b5c4:	pop	{r4, r5, r6, pc}
   2b5c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2b5cc:	vpush	{d8-d15}
   2b5d0:	mov	r5, r0
   2b5d4:	mov	fp, r2
   2b5d8:	mov	r0, r3
   2b5dc:	sub	sp, sp, #116	; 0x74
   2b5e0:	mov	r2, #48	; 0x30
   2b5e4:	str	r1, [sp, #8]
   2b5e8:	mov	r1, #0
   2b5ec:	mov	r4, r3
   2b5f0:	bl	10eac <memset@plt>
   2b5f4:	ldr	r3, [sp, #8]
   2b5f8:	cmp	r3, #0
   2b5fc:	bne	2b618 <fputs@plt+0x1a550>
   2b600:	mov	r1, r4
   2b604:	mov	r0, r5
   2b608:	bl	19f14 <fputs@plt+0x8e4c>
   2b60c:	add	sp, sp, #116	; 0x74
   2b610:	vpop	{d8-d15}
   2b614:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2b618:	ldr	r0, [fp]
   2b61c:	ldr	sl, [pc, #1068]	; 2ba50 <fputs@plt+0x1a988>
   2b620:	ldrh	r3, [r0, #8]
   2b624:	and	r3, r3, #31
   2b628:	add	r3, sl, r3
   2b62c:	ldrb	r3, [r3, #3069]	; 0xbfd
   2b630:	sub	r3, r3, #1
   2b634:	cmp	r3, #1
   2b638:	bhi	2b664 <fputs@plt+0x1a59c>
   2b63c:	bl	1b0bc <fputs@plt+0x9ff4>
   2b640:	vldr	d7, [pc, #968]	; 2ba10 <fputs@plt+0x1a948>
   2b644:	vldr	d6, [pc, #972]	; 2ba18 <fputs@plt+0x1a950>
   2b648:	vmla.f64	d7, d0, d6
   2b64c:	vmov	r0, r1, d7
   2b650:	bl	7061c <fputs@plt+0x5f554>
   2b654:	mov	r3, #1
   2b658:	strb	r3, [r4, #42]	; 0x2a
   2b65c:	strd	r0, [r4]
   2b660:	b	2b748 <fputs@plt+0x1a680>
   2b664:	bl	2b2cc <fputs@plt+0x1a204>
   2b668:	subs	r6, r0, #0
   2b66c:	bne	2b678 <fputs@plt+0x1a5b0>
   2b670:	mov	r0, #1
   2b674:	b	2b60c <fputs@plt+0x1a544>
   2b678:	ldrb	r3, [r6]
   2b67c:	add	r8, sp, #64	; 0x40
   2b680:	str	r8, [sp]
   2b684:	cmp	r3, #45	; 0x2d
   2b688:	addeq	r7, r6, #1
   2b68c:	movne	r7, r6
   2b690:	add	r3, sp, #32
   2b694:	add	r2, sp, #24
   2b698:	ldr	r1, [pc, #948]	; 2ba54 <fputs@plt+0x1a98c>
   2b69c:	mov	r0, r7
   2b6a0:	moveq	r9, #1
   2b6a4:	movne	r9, #0
   2b6a8:	bl	18f04 <fputs@plt+0x7e3c>
   2b6ac:	cmp	r0, #3
   2b6b0:	bne	2bf7c <fputs@plt+0x1aeb4>
   2b6b4:	add	r7, r7, #10
   2b6b8:	mov	r3, r7
   2b6bc:	ldrb	r1, [r7], #1
   2b6c0:	add	r2, sl, r1
   2b6c4:	ldrb	r2, [r2, #320]	; 0x140
   2b6c8:	cmp	r1, #84	; 0x54
   2b6cc:	orreq	r2, r2, #1
   2b6d0:	tst	r2, #1
   2b6d4:	bne	2b6b8 <fputs@plt+0x1a5f0>
   2b6d8:	mov	r1, r4
   2b6dc:	mov	r0, r3
   2b6e0:	str	r3, [sp, #12]
   2b6e4:	bl	18ff0 <fputs@plt+0x7f28>
   2b6e8:	cmp	r0, #0
   2b6ec:	beq	2b704 <fputs@plt+0x1a63c>
   2b6f0:	ldr	r3, [sp, #12]
   2b6f4:	ldrb	r3, [r3]
   2b6f8:	cmp	r3, #0
   2b6fc:	bne	2bf7c <fputs@plt+0x1aeb4>
   2b700:	strb	r3, [r4, #41]	; 0x29
   2b704:	mov	r3, #0
   2b708:	strb	r3, [r4, #42]	; 0x2a
   2b70c:	mov	r3, #1
   2b710:	strb	r3, [r4, #40]	; 0x28
   2b714:	ldr	r3, [sp, #24]
   2b718:	cmp	r9, #0
   2b71c:	rsbne	r3, r3, #0
   2b720:	str	r3, [r4, #8]
   2b724:	ldr	r3, [sp, #32]
   2b728:	str	r3, [r4, #12]
   2b72c:	ldr	r3, [sp, #64]	; 0x40
   2b730:	str	r3, [r4, #16]
   2b734:	ldrb	r3, [r4, #43]	; 0x2b
   2b738:	cmp	r3, #0
   2b73c:	beq	2b748 <fputs@plt+0x1a680>
   2b740:	mov	r0, r4
   2b744:	bl	19c14 <fputs@plt+0x8b4c>
   2b748:	mov	r6, #1
   2b74c:	vldr	d11, [pc, #716]	; 2ba20 <fputs@plt+0x1a958>
   2b750:	vldr	d12, [pc, #720]	; 2ba28 <fputs@plt+0x1a960>
   2b754:	vldr	d13, [pc, #724]	; 2ba30 <fputs@plt+0x1a968>
   2b758:	vldr	d14, [pc, #688]	; 2ba10 <fputs@plt+0x1a948>
   2b75c:	vldr	d15, [pc, #724]	; 2ba38 <fputs@plt+0x1a970>
   2b760:	vldr	d10, [pc, #688]	; 2ba18 <fputs@plt+0x1a950>
   2b764:	b	2b888 <fputs@plt+0x1a7c0>
   2b768:	mov	r0, r6
   2b76c:	bl	1839c <fputs@plt+0x72d4>
   2b770:	mov	r3, #1
   2b774:	mov	r1, r8
   2b778:	mov	r2, r0
   2b77c:	mov	r0, r6
   2b780:	bl	140bc <fputs@plt+0x2ff4>
   2b784:	cmp	r0, #0
   2b788:	beq	2b670 <fputs@plt+0x1a5a8>
   2b78c:	vldr	d7, [pc, #636]	; 2ba10 <fputs@plt+0x1a948>
   2b790:	vldr	d6, [pc, #640]	; 2ba18 <fputs@plt+0x1a950>
   2b794:	vldr	d5, [sp, #64]	; 0x40
   2b798:	vmla.f64	d7, d5, d6
   2b79c:	b	2b64c <fputs@plt+0x1a584>
   2b7a0:	ldr	r0, [fp, r6, lsl #2]
   2b7a4:	bl	2b2cc <fputs@plt+0x1a204>
   2b7a8:	cmp	r0, #0
   2b7ac:	beq	2b670 <fputs@plt+0x1a5a8>
   2b7b0:	mov	r3, #1
   2b7b4:	str	r3, [sp, #20]
   2b7b8:	add	r1, sp, #32
   2b7bc:	mov	r3, #0
   2b7c0:	ldrb	r2, [r0, r3]
   2b7c4:	cmp	r2, #0
   2b7c8:	beq	2b7e4 <fputs@plt+0x1a71c>
   2b7cc:	add	r2, sl, r2
   2b7d0:	ldrb	r2, [r2, #64]	; 0x40
   2b7d4:	strb	r2, [r3, r1]
   2b7d8:	add	r3, r3, #1
   2b7dc:	cmp	r3, #29
   2b7e0:	bne	2b7c0 <fputs@plt+0x1a6f8>
   2b7e4:	add	r2, sp, #112	; 0x70
   2b7e8:	add	r3, r2, r3
   2b7ec:	mov	r2, #0
   2b7f0:	strb	r2, [r3, #-80]	; 0xffffffb0
   2b7f4:	ldrb	r3, [sp, #32]
   2b7f8:	cmp	r3, #57	; 0x39
   2b7fc:	bhi	2b864 <fputs@plt+0x1a79c>
   2b800:	cmp	r3, #48	; 0x30
   2b804:	bcs	2b818 <fputs@plt+0x1a750>
   2b808:	cmp	r3, #43	; 0x2b
   2b80c:	beq	2b818 <fputs@plt+0x1a750>
   2b810:	cmp	r3, #45	; 0x2d
   2b814:	bne	2b878 <fputs@plt+0x1a7b0>
   2b818:	mov	r2, #1
   2b81c:	add	r7, sp, #32
   2b820:	ldrb	r3, [r2, r7]
   2b824:	add	r8, r7, r2
   2b828:	cmp	r3, #0
   2b82c:	cmpne	r3, #58	; 0x3a
   2b830:	beq	2b844 <fputs@plt+0x1a77c>
   2b834:	add	r3, sl, r3
   2b838:	ldrb	r3, [r3, #320]	; 0x140
   2b83c:	tst	r3, #1
   2b840:	beq	2bc1c <fputs@plt+0x1ab54>
   2b844:	mov	r3, #1
   2b848:	add	r1, sp, #24
   2b84c:	mov	r0, r7
   2b850:	bl	140bc <fputs@plt+0x2ff4>
   2b854:	cmp	r0, #0
   2b858:	bne	2bc24 <fputs@plt+0x1ab5c>
   2b85c:	mov	r3, #1
   2b860:	b	2bc14 <fputs@plt+0x1ab4c>
   2b864:	cmp	r3, #115	; 0x73
   2b868:	beq	2bb74 <fputs@plt+0x1aaac>
   2b86c:	bhi	2b89c <fputs@plt+0x1a7d4>
   2b870:	cmp	r3, #108	; 0x6c
   2b874:	beq	2b9c4 <fputs@plt+0x1a8fc>
   2b878:	ldr	r3, [sp, #20]
   2b87c:	cmp	r3, #0
   2b880:	bne	2b670 <fputs@plt+0x1a5a8>
   2b884:	add	r6, r6, #1
   2b888:	ldr	r3, [sp, #8]
   2b88c:	cmp	r6, r3
   2b890:	blt	2b7a0 <fputs@plt+0x1a6d8>
   2b894:	mov	r0, #0
   2b898:	b	2b60c <fputs@plt+0x1a544>
   2b89c:	cmp	r3, #117	; 0x75
   2b8a0:	beq	2ba70 <fputs@plt+0x1a9a8>
   2b8a4:	cmp	r3, #119	; 0x77
   2b8a8:	bne	2b878 <fputs@plt+0x1a7b0>
   2b8ac:	mov	r2, #8
   2b8b0:	ldr	r1, [pc, #416]	; 2ba58 <fputs@plt+0x1a990>
   2b8b4:	add	r0, sp, #32
   2b8b8:	bl	11068 <strncmp@plt>
   2b8bc:	subs	r8, r0, #0
   2b8c0:	bne	2b670 <fputs@plt+0x1a5a8>
   2b8c4:	add	r7, sp, #40	; 0x28
   2b8c8:	mov	r0, r7
   2b8cc:	bl	1839c <fputs@plt+0x72d4>
   2b8d0:	mov	r3, #1
   2b8d4:	add	r1, sp, #24
   2b8d8:	mov	r2, r0
   2b8dc:	mov	r0, r7
   2b8e0:	bl	140bc <fputs@plt+0x2ff4>
   2b8e4:	cmp	r0, #0
   2b8e8:	beq	2b878 <fputs@plt+0x1a7b0>
   2b8ec:	vldr	d7, [sp, #24]
   2b8f0:	vcvt.s32.f64	s13, d7
   2b8f4:	vmov	r7, s13
   2b8f8:	vcvt.f64.s32	d6, s13
   2b8fc:	vcmp.f64	d6, d7
   2b900:	vmrs	APSR_nzcv, fpscr
   2b904:	moveq	r3, #1
   2b908:	movne	r3, #0
   2b90c:	cmp	r7, #0
   2b910:	movlt	r3, #0
   2b914:	andge	r3, r3, #1
   2b918:	cmp	r3, #0
   2b91c:	beq	2b878 <fputs@plt+0x1a7b0>
   2b920:	vcmpe.f64	d7, d12
   2b924:	vmrs	APSR_nzcv, fpscr
   2b928:	bpl	2b878 <fputs@plt+0x1a7b0>
   2b92c:	mov	r0, r4
   2b930:	bl	1de68 <fputs@plt+0xcda0>
   2b934:	strb	r8, [r4, #43]	; 0x2b
   2b938:	strb	r8, [r4, #42]	; 0x2a
   2b93c:	mov	r0, r4
   2b940:	bl	19a90 <fputs@plt+0x89c8>
   2b944:	ldrd	r8, [r4]
   2b948:	add	r1, pc, #240	; 0xf0
   2b94c:	ldrd	r0, [r1]
   2b950:	add	r3, pc, #240	; 0xf0
   2b954:	ldrd	r2, [r3]
   2b958:	adds	r0, r0, r8
   2b95c:	adc	r1, r1, r9
   2b960:	bl	704fc <fputs@plt+0x5f434>
   2b964:	mov	r2, #7
   2b968:	mov	r3, #0
   2b96c:	bl	704fc <fputs@plt+0x5f434>
   2b970:	asr	r1, r7, #31
   2b974:	mov	r0, r7
   2b978:	cmp	r7, r2
   2b97c:	sbcs	ip, r1, r3
   2b980:	bge	2b98c <fputs@plt+0x1a8c4>
   2b984:	subs	r2, r2, #7
   2b988:	sbc	r3, r3, #0
   2b98c:	ldr	lr, [pc, #200]	; 2ba5c <fputs@plt+0x1a994>
   2b990:	subs	r2, r0, r2
   2b994:	sbc	r3, r1, r3
   2b998:	umull	r0, r1, r2, lr
   2b99c:	mla	r1, lr, r3, r1
   2b9a0:	adds	r8, r8, r0
   2b9a4:	adc	r9, r9, r1
   2b9a8:	mov	ip, #0
   2b9ac:	strd	r8, [r4]
   2b9b0:	strb	ip, [r4, #40]	; 0x28
   2b9b4:	strb	ip, [r4, #41]	; 0x29
   2b9b8:	strb	ip, [r4, #43]	; 0x2b
   2b9bc:	str	ip, [sp, #20]
   2b9c0:	b	2b878 <fputs@plt+0x1a7b0>
   2b9c4:	ldr	r1, [pc, #148]	; 2ba60 <fputs@plt+0x1a998>
   2b9c8:	add	r0, sp, #32
   2b9cc:	bl	110a4 <strcmp@plt>
   2b9d0:	subs	r7, r0, #0
   2b9d4:	bne	2b670 <fputs@plt+0x1a5a8>
   2b9d8:	mov	r0, r4
   2b9dc:	bl	19c14 <fputs@plt+0x8b4c>
   2b9e0:	add	r2, sp, #20
   2b9e4:	mov	r1, r5
   2b9e8:	mov	r0, r4
   2b9ec:	bl	27014 <fputs@plt+0x15f4c>
   2b9f0:	ldrd	r2, [r4]
   2b9f4:	strb	r7, [r4, #40]	; 0x28
   2b9f8:	strb	r7, [r4, #41]	; 0x29
   2b9fc:	strb	r7, [r4, #43]	; 0x2b
   2ba00:	adds	r0, r0, r2
   2ba04:	adc	r1, r1, r3
   2ba08:	strd	r0, [r4]
   2ba0c:	b	2b878 <fputs@plt+0x1a7b0>
   2ba10:	andeq	r0, r0, r0
   2ba14:	svccc	0x00e00000
   2ba18:	andeq	r0, r0, r0
   2ba1c:	orrsmi	r9, r4, r0, ror r9
	...
   2ba2c:	andsmi	r0, ip, r0
   2ba30:	andeq	r0, r0, r0
   2ba34:	svclt	0x00e00000
   2ba38:	andeq	r0, r0, r0
   2ba3c:	eorsmi	r0, lr, r0
   2ba40:	ldreq	r8, [r9, r0, lsl #20]!
   2ba44:	andeq	r0, r0, r0
   2ba48:	streq	r5, [r6, #-3072]!	; 0xfffff400
   2ba4c:	andeq	r0, r0, r0
   2ba50:			; <UNDEFINED> instruction: 0x00072ab8
   2ba54:	andeq	r6, r7, r7, asr #8
   2ba58:	andeq	r6, r7, pc, ror #8
   2ba5c:	streq	r5, [r6, #-3072]!	; 0xfffff400
   2ba60:	andeq	r6, r7, r7, asr r4
   2ba64:	andeq	r6, r7, r1, ror #8
   2ba68:	andeq	sl, r0, r0, asr #17
   2ba6c:	andeq	r5, r1, r0, lsl #3
   2ba70:	ldr	r1, [pc, #-20]	; 2ba64 <fputs@plt+0x1a99c>
   2ba74:	add	r0, sp, #32
   2ba78:	bl	110a4 <strcmp@plt>
   2ba7c:	subs	r7, r0, #0
   2ba80:	bne	2bad8 <fputs@plt+0x1aa10>
   2ba84:	ldrb	r3, [r4, #42]	; 0x2a
   2ba88:	cmp	r3, #0
   2ba8c:	beq	2bad8 <fputs@plt+0x1aa10>
   2ba90:	ldrd	r0, [r4]
   2ba94:	ldr	r8, [pc, #-52]	; 2ba68 <fputs@plt+0x1a9a0>
   2ba98:	mov	r9, #0
   2ba9c:	adds	r0, r0, r8
   2baa0:	ldr	r2, [pc, #-60]	; 2ba6c <fputs@plt+0x1a9a4>
   2baa4:	mov	r3, #0
   2baa8:	adc	r1, r1, r9
   2baac:	bl	704fc <fputs@plt+0x5f434>
   2bab0:	add	r3, pc, #872	; 0x368
   2bab4:	ldrd	r2, [r3]
   2bab8:	strb	r7, [r4, #40]	; 0x28
   2babc:	strb	r7, [r4, #41]	; 0x29
   2bac0:	strb	r7, [r4, #43]	; 0x2b
   2bac4:	str	r7, [sp, #20]
   2bac8:	adds	r0, r0, r2
   2bacc:	adc	r1, r1, r3
   2bad0:	strd	r0, [r4]
   2bad4:	b	2b878 <fputs@plt+0x1a7b0>
   2bad8:	ldr	r1, [pc, #880]	; 2be50 <fputs@plt+0x1ad88>
   2badc:	add	r0, sp, #32
   2bae0:	bl	110a4 <strcmp@plt>
   2bae4:	cmp	r0, #0
   2bae8:	bne	2b670 <fputs@plt+0x1a5a8>
   2baec:	ldrb	r3, [r4, #44]	; 0x2c
   2baf0:	cmp	r3, #0
   2baf4:	bne	2bc10 <fputs@plt+0x1ab48>
   2baf8:	mov	r0, r4
   2bafc:	bl	19c14 <fputs@plt+0x8b4c>
   2bb00:	add	r2, sp, #20
   2bb04:	mov	r1, r5
   2bb08:	mov	r0, r4
   2bb0c:	bl	27014 <fputs@plt+0x15f4c>
   2bb10:	mov	r9, r1
   2bb14:	ldr	r1, [sp, #20]
   2bb18:	mov	r8, r0
   2bb1c:	cmp	r1, #0
   2bb20:	bne	2bb68 <fputs@plt+0x1aaa0>
   2bb24:	ldrd	r2, [r4]
   2bb28:	strb	r1, [r4, #40]	; 0x28
   2bb2c:	strb	r1, [r4, #41]	; 0x29
   2bb30:	subs	r2, r2, r8
   2bb34:	sbc	r3, r3, r9
   2bb38:	strb	r1, [r4, #43]	; 0x2b
   2bb3c:	strd	r2, [r4]
   2bb40:	mov	r1, r5
   2bb44:	add	r2, sp, #20
   2bb48:	mov	r0, r4
   2bb4c:	bl	27014 <fputs@plt+0x15f4c>
   2bb50:	ldrd	r2, [r4]
   2bb54:	subs	r0, r8, r0
   2bb58:	sbc	r1, r9, r1
   2bb5c:	adds	r0, r0, r2
   2bb60:	adc	r1, r1, r3
   2bb64:	strd	r0, [r4]
   2bb68:	mov	r3, #1
   2bb6c:	strb	r3, [r4, #44]	; 0x2c
   2bb70:	b	2b878 <fputs@plt+0x1a7b0>
   2bb74:	mov	r2, #9
   2bb78:	ldr	r1, [pc, #724]	; 2be54 <fputs@plt+0x1ad8c>
   2bb7c:	add	r0, sp, #32
   2bb80:	bl	11068 <strncmp@plt>
   2bb84:	subs	r7, r0, #0
   2bb88:	bne	2b670 <fputs@plt+0x1a5a8>
   2bb8c:	mov	r0, r4
   2bb90:	bl	19c24 <fputs@plt+0x8b5c>
   2bb94:	mov	r8, #1
   2bb98:	str	r7, [r4, #24]
   2bb9c:	str	r7, [r4, #20]
   2bba0:	strb	r7, [r4, #43]	; 0x2b
   2bba4:	strb	r7, [r4, #42]	; 0x2a
   2bba8:	add	r7, sp, #41	; 0x29
   2bbac:	strb	r8, [r4, #41]	; 0x29
   2bbb0:	vstr	d11, [r4, #32]
   2bbb4:	ldr	r1, [pc, #688]	; 2be6c <fputs@plt+0x1ada4>
   2bbb8:	mov	r0, r7
   2bbbc:	bl	110a4 <strcmp@plt>
   2bbc0:	cmp	r0, #0
   2bbc4:	streq	r8, [r4, #16]
   2bbc8:	streq	r0, [sp, #20]
   2bbcc:	beq	2b878 <fputs@plt+0x1a7b0>
   2bbd0:	ldr	r1, [pc, #664]	; 2be70 <fputs@plt+0x1ada8>
   2bbd4:	mov	r0, r7
   2bbd8:	bl	110a4 <strcmp@plt>
   2bbdc:	subs	r9, r0, #0
   2bbe0:	bne	2bbfc <fputs@plt+0x1ab34>
   2bbe4:	mov	r0, r4
   2bbe8:	bl	19c24 <fputs@plt+0x8b5c>
   2bbec:	str	r8, [r4, #12]
   2bbf0:	str	r8, [r4, #16]
   2bbf4:	str	r9, [sp, #20]
   2bbf8:	b	2b878 <fputs@plt+0x1a7b0>
   2bbfc:	ldr	r1, [pc, #596]	; 2be58 <fputs@plt+0x1ad90>
   2bc00:	mov	r0, r7
   2bc04:	bl	110a4 <strcmp@plt>
   2bc08:	cmp	r0, #0
   2bc0c:	bne	2b878 <fputs@plt+0x1a7b0>
   2bc10:	mov	r3, #0
   2bc14:	str	r3, [sp, #20]
   2bc18:	b	2b878 <fputs@plt+0x1a7b0>
   2bc1c:	add	r2, r2, #1
   2bc20:	b	2b820 <fputs@plt+0x1a758>
   2bc24:	ldrb	r3, [r8]
   2bc28:	cmp	r3, #58	; 0x3a
   2bc2c:	bne	2bd00 <fputs@plt+0x1ac38>
   2bc30:	ldrb	r3, [sp, #32]
   2bc34:	mov	r2, #48	; 0x30
   2bc38:	mov	r1, #0
   2bc3c:	add	r3, sl, r3
   2bc40:	add	r0, sp, #64	; 0x40
   2bc44:	ldrb	r3, [r3, #320]	; 0x140
   2bc48:	tst	r3, #4
   2bc4c:	addeq	r7, r7, #1
   2bc50:	bl	10eac <memset@plt>
   2bc54:	add	r1, sp, #64	; 0x40
   2bc58:	mov	r0, r7
   2bc5c:	bl	18ff0 <fputs@plt+0x7f28>
   2bc60:	cmp	r0, #0
   2bc64:	bne	2b878 <fputs@plt+0x1a7b0>
   2bc68:	add	r0, sp, #64	; 0x40
   2bc6c:	bl	19c14 <fputs@plt+0x8b4c>
   2bc70:	add	r1, pc, #432	; 0x1b0
   2bc74:	ldrd	r0, [r1]
   2bc78:	ldrd	r8, [sp, #64]	; 0x40
   2bc7c:	add	r3, pc, #428	; 0x1ac
   2bc80:	ldrd	r2, [r3]
   2bc84:	adds	r8, r8, r0
   2bc88:	adc	r9, r9, r1
   2bc8c:	mov	r0, r8
   2bc90:	mov	r1, r9
   2bc94:	bl	704fc <fputs@plt+0x5f434>
   2bc98:	ldr	r2, [pc, #444]	; 2be5c <fputs@plt+0x1ad94>
   2bc9c:	rsb	r3, r0, #0
   2bca0:	mla	r3, r2, r1, r3
   2bca4:	umull	r0, r1, r0, r2
   2bca8:	add	r1, r3, r1
   2bcac:	ldrb	r3, [sp, #32]
   2bcb0:	adds	r0, r0, r8
   2bcb4:	adc	r1, r1, r9
   2bcb8:	cmp	r3, #45	; 0x2d
   2bcbc:	strd	r0, [sp, #64]	; 0x40
   2bcc0:	bne	2bcd0 <fputs@plt+0x1ac08>
   2bcc4:	rsbs	r0, r0, #0
   2bcc8:	rsc	r1, r1, #0
   2bccc:	strd	r0, [sp, #64]	; 0x40
   2bcd0:	mov	r0, r4
   2bcd4:	bl	19c14 <fputs@plt+0x8b4c>
   2bcd8:	ldrd	r2, [r4]
   2bcdc:	ldrd	r0, [sp, #64]	; 0x40
   2bce0:	mov	ip, #0
   2bce4:	strb	ip, [r4, #40]	; 0x28
   2bce8:	adds	r2, r2, r0
   2bcec:	adc	r3, r3, r1
   2bcf0:	strb	ip, [r4, #41]	; 0x29
   2bcf4:	strb	ip, [r4, #43]	; 0x2b
   2bcf8:	strd	r2, [r4]
   2bcfc:	b	2b9bc <fputs@plt+0x1a8f4>
   2bd00:	mov	r7, r8
   2bd04:	add	r8, r8, #1
   2bd08:	ldrb	r3, [r7]
   2bd0c:	add	r3, sl, r3
   2bd10:	ldrb	r3, [r3, #320]	; 0x140
   2bd14:	ands	r9, r3, #1
   2bd18:	bne	2bd00 <fputs@plt+0x1ac38>
   2bd1c:	mov	r0, r7
   2bd20:	bl	1839c <fputs@plt+0x72d4>
   2bd24:	sub	r3, r0, #3
   2bd28:	cmp	r3, #7
   2bd2c:	mov	r8, r0
   2bd30:	bhi	2b878 <fputs@plt+0x1a7b0>
   2bd34:	sub	r3, r0, #1
   2bd38:	mov	r0, r4
   2bd3c:	ldrb	r2, [r7, r3]
   2bd40:	cmp	r2, #115	; 0x73
   2bd44:	strbeq	r9, [r7, r3]
   2bd48:	moveq	r8, r3
   2bd4c:	bl	19c14 <fputs@plt+0x8b4c>
   2bd50:	vldr	d8, [sp, #24]
   2bd54:	mov	r3, #0
   2bd58:	str	r3, [sp, #20]
   2bd5c:	vcmpe.f64	d8, d11
   2bd60:	vmrs	APSR_nzcv, fpscr
   2bd64:	vmovpl.f64	d9, d14
   2bd68:	vmovmi.f64	d9, d13
   2bd6c:	cmp	r8, #3
   2bd70:	bne	2bd90 <fputs@plt+0x1acc8>
   2bd74:	ldr	r1, [pc, #220]	; 2be58 <fputs@plt+0x1ad90>
   2bd78:	mov	r0, r7
   2bd7c:	bl	110a4 <strcmp@plt>
   2bd80:	cmp	r0, #0
   2bd84:	bne	2bf70 <fputs@plt+0x1aea8>
   2bd88:	vmla.f64	d9, d8, d10
   2bd8c:	b	2bdb4 <fputs@plt+0x1acec>
   2bd90:	cmp	r8, #4
   2bd94:	bne	2bde0 <fputs@plt+0x1ad18>
   2bd98:	ldr	r1, [pc, #192]	; 2be60 <fputs@plt+0x1ad98>
   2bd9c:	mov	r0, r7
   2bda0:	bl	110a4 <strcmp@plt>
   2bda4:	cmp	r0, #0
   2bda8:	bne	2bf10 <fputs@plt+0x1ae48>
   2bdac:	vldr	d7, [pc, #132]	; 2be38 <fputs@plt+0x1ad70>
   2bdb0:	vmla.f64	d9, d8, d7
   2bdb4:	vmov	r0, r1, d9
   2bdb8:	bl	7061c <fputs@plt+0x5f554>
   2bdbc:	ldrd	r2, [r4]
   2bdc0:	adds	r0, r0, r2
   2bdc4:	adc	r1, r1, r3
   2bdc8:	strd	r0, [r4]
   2bdcc:	mov	r3, #0
   2bdd0:	strb	r3, [r4, #40]	; 0x28
   2bdd4:	strb	r3, [r4, #41]	; 0x29
   2bdd8:	strb	r3, [r4, #43]	; 0x2b
   2bddc:	b	2b878 <fputs@plt+0x1a7b0>
   2bde0:	cmp	r8, #6
   2bde4:	bne	2be74 <fputs@plt+0x1adac>
   2bde8:	ldr	r1, [pc, #116]	; 2be64 <fputs@plt+0x1ad9c>
   2bdec:	mov	r0, r7
   2bdf0:	bl	110a4 <strcmp@plt>
   2bdf4:	cmp	r0, #0
   2bdf8:	vldreq	d7, [pc, #64]	; 2be40 <fputs@plt+0x1ad78>
   2bdfc:	beq	2bdb0 <fputs@plt+0x1ace8>
   2be00:	ldr	r1, [pc, #96]	; 2be68 <fputs@plt+0x1ada0>
   2be04:	mov	r0, r7
   2be08:	bl	110a4 <strcmp@plt>
   2be0c:	cmp	r0, #0
   2be10:	bne	2bf70 <fputs@plt+0x1aea8>
   2be14:	vldr	d7, [pc, #44]	; 2be48 <fputs@plt+0x1ad80>
   2be18:	b	2bdb0 <fputs@plt+0x1ace8>
   2be1c:	nop			; (mov r0, r0)
   2be20:	cdpcc	2, 5, cr2, cr3, cr0, {0}
   2be24:	andeq	fp, r0, r8, asr #31
   2be28:	stc2l	2, cr13, [ip, #-0]
   2be2c:			; <UNDEFINED> instruction: 0xffffffff
   2be30:	streq	r5, [r6, #-3072]!	; 0xfffff400
	...
   2be3c:	cmpmi	fp, r0, asr #14
   2be40:	andeq	r0, r0, r0
   2be44:	rscmi	r4, sp, r0, lsl #24
   2be48:	andeq	r0, r0, r0
   2be4c:	addmi	r4, pc, r0
   2be50:	andeq	r6, r7, fp, ror #8
   2be54:	andeq	r6, r7, r8, ror r4
   2be58:	andeq	r9, r7, ip, ror #18
   2be5c:	blx	ff694e64 <stderr@@GLIBC_2.4+0xff609114>
   2be60:	andeq	r6, r7, sp, lsl #9
   2be64:	muleq	r7, r2, r4
   2be68:	muleq	r7, r9, r4
   2be6c:	andeq	r6, r7, r2, lsl #9
   2be70:	andeq	r6, r7, r8, lsl #9
   2be74:	cmp	r8, #5
   2be78:	bne	2bf70 <fputs@plt+0x1aea8>
   2be7c:	ldr	r1, [pc, #-24]	; 2be6c <fputs@plt+0x1ada4>
   2be80:	mov	r0, r7
   2be84:	bl	110a4 <strcmp@plt>
   2be88:	cmp	r0, #0
   2be8c:	bne	2bf70 <fputs@plt+0x1aea8>
   2be90:	mov	r0, r4
   2be94:	bl	1de68 <fputs@plt+0xcda0>
   2be98:	vldr	d7, [sp, #24]
   2be9c:	ldr	r7, [r4, #12]
   2bea0:	mov	r1, #12
   2bea4:	vcvt.s32.f64	s15, d7
   2bea8:	vmov	r0, s15
   2beac:	add	r7, r0, r7
   2beb0:	cmp	r7, #0
   2beb4:	subgt	r0, r7, #1
   2beb8:	suble	r0, r7, #12
   2bebc:	bl	6fecc <fputs@plt+0x5ee04>
   2bec0:	ldr	r3, [r4, #8]
   2bec4:	add	r3, r3, r0
   2bec8:	str	r3, [r4, #8]
   2becc:	mvn	r3, #11
   2bed0:	mla	r0, r3, r0, r7
   2bed4:	mov	r3, #0
   2bed8:	str	r0, [r4, #12]
   2bedc:	strb	r3, [r4, #42]	; 0x2a
   2bee0:	mov	r0, r4
   2bee4:	bl	19a90 <fputs@plt+0x89c8>
   2bee8:	vldr	d7, [sp, #24]
   2beec:	vcvt.s32.f64	s12, d7
   2bef0:	vcvt.f64.s32	d6, s12
   2bef4:	vcmp.f64	d7, d6
   2bef8:	vmrs	APSR_nzcv, fpscr
   2befc:	beq	2bdcc <fputs@plt+0x1ad04>
   2bf00:	vsub.f64	d7, d7, d6
   2bf04:	vmul.f64	d7, d7, d15
   2bf08:	vmla.f64	d9, d7, d10
   2bf0c:	b	2bdb4 <fputs@plt+0x1acec>
   2bf10:	mov	r0, r7
   2bf14:	ldr	r1, [pc, #-172]	; 2be70 <fputs@plt+0x1ada8>
   2bf18:	bl	110a4 <strcmp@plt>
   2bf1c:	subs	r7, r0, #0
   2bf20:	bne	2bf70 <fputs@plt+0x1aea8>
   2bf24:	vcvt.s32.f64	s16, d8
   2bf28:	mov	r0, r4
   2bf2c:	bl	1de68 <fputs@plt+0xcda0>
   2bf30:	ldr	r3, [r4, #8]
   2bf34:	strb	r7, [r4, #42]	; 0x2a
   2bf38:	mov	r0, r4
   2bf3c:	vmov	r2, s16
   2bf40:	add	r3, r3, r2
   2bf44:	str	r3, [r4, #8]
   2bf48:	bl	19a90 <fputs@plt+0x89c8>
   2bf4c:	vcvt.f64.s32	d8, s16
   2bf50:	vldr	d7, [sp, #24]
   2bf54:	vcmp.f64	d8, d7
   2bf58:	vmrs	APSR_nzcv, fpscr
   2bf5c:	beq	2bdcc <fputs@plt+0x1ad04>
   2bf60:	vsub.f64	d8, d7, d8
   2bf64:	vldr	d7, [pc, #84]	; 2bfc0 <fputs@plt+0x1aef8>
   2bf68:	vmul.f64	d8, d8, d7
   2bf6c:	b	2bd88 <fputs@plt+0x1acc0>
   2bf70:	mov	r3, #1
   2bf74:	str	r3, [sp, #20]
   2bf78:	b	2bdcc <fputs@plt+0x1ad04>
   2bf7c:	mov	r1, r4
   2bf80:	mov	r0, r6
   2bf84:	bl	18ff0 <fputs@plt+0x7f28>
   2bf88:	cmp	r0, #0
   2bf8c:	beq	2b748 <fputs@plt+0x1a680>
   2bf90:	ldr	r1, [pc, #48]	; 2bfc8 <fputs@plt+0x1af00>
   2bf94:	mov	r0, r6
   2bf98:	bl	1407c <fputs@plt+0x2fb4>
   2bf9c:	cmp	r0, #0
   2bfa0:	bne	2b768 <fputs@plt+0x1a6a0>
   2bfa4:	mov	r1, r4
   2bfa8:	mov	r0, r5
   2bfac:	bl	19f14 <fputs@plt+0x8e4c>
   2bfb0:	cmp	r0, #0
   2bfb4:	bne	2b670 <fputs@plt+0x1a5a8>
   2bfb8:	b	2b748 <fputs@plt+0x1a680>
   2bfbc:	nop			; (mov r0, r0)
   2bfc0:	andeq	r0, r0, r0
   2bfc4:	rsbsmi	sp, r6, r0
   2bfc8:	andeq	r6, r7, r3, asr r4
   2bfcc:	push	{r4, lr}
   2bfd0:	sub	sp, sp, #48	; 0x30
   2bfd4:	mov	r3, sp
   2bfd8:	mov	r4, r0
   2bfdc:	bl	2b5c8 <fputs@plt+0x1a500>
   2bfe0:	cmp	r0, #0
   2bfe4:	bne	2c00c <fputs@plt+0x1af44>
   2bfe8:	mov	r0, sp
   2bfec:	bl	19c14 <fputs@plt+0x8b4c>
   2bff0:	ldrd	r0, [sp]
   2bff4:	bl	7049c <fputs@plt+0x5f3d4>
   2bff8:	vldr	d0, [pc, #24]	; 2c018 <fputs@plt+0x1af50>
   2bffc:	vmov	d7, r0, r1
   2c000:	mov	r0, r4
   2c004:	vdiv.f64	d0, d7, d0
   2c008:	bl	2528c <fputs@plt+0x141c4>
   2c00c:	add	sp, sp, #48	; 0x30
   2c010:	pop	{r4, pc}
   2c014:	nop			; (mov r0, r0)
   2c018:	andeq	r0, r0, r0
   2c01c:	orrsmi	r9, r4, r0, ror r9
   2c020:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2c024:	ldr	lr, [r2, #4]
   2c028:	ldr	r3, [pc, #744]	; 2c318 <fputs@plt+0x1b250>
   2c02c:	ldrh	ip, [lr, #8]
   2c030:	and	ip, ip, #31
   2c034:	add	ip, r3, ip
   2c038:	ldrb	ip, [ip, #3069]	; 0xbfd
   2c03c:	cmp	ip, #5
   2c040:	beq	2c0bc <fputs@plt+0x1aff4>
   2c044:	cmp	r1, #3
   2c048:	bne	2c068 <fputs@plt+0x1afa0>
   2c04c:	ldr	ip, [r2, #8]
   2c050:	ldrh	ip, [ip, #8]
   2c054:	and	ip, ip, #31
   2c058:	add	ip, r3, ip
   2c05c:	ldrb	ip, [ip, #3069]	; 0xbfd
   2c060:	cmp	ip, #5
   2c064:	beq	2c0bc <fputs@plt+0x1aff4>
   2c068:	mov	r9, r2
   2c06c:	ldr	r2, [r2]
   2c070:	mov	r7, r0
   2c074:	mov	r0, lr
   2c078:	ldrh	r2, [r2, #8]
   2c07c:	mov	fp, r1
   2c080:	and	r2, r2, #31
   2c084:	add	r3, r3, r2
   2c088:	ldrb	r8, [r3, #3069]	; 0xbfd
   2c08c:	bl	25248 <fputs@plt+0x14180>
   2c090:	cmp	r8, #4
   2c094:	mov	r4, r0
   2c098:	asr	r5, r0, #31
   2c09c:	ldr	r0, [r9]
   2c0a0:	bne	2c0c4 <fputs@plt+0x1affc>
   2c0a4:	bl	2b230 <fputs@plt+0x1a168>
   2c0a8:	mov	sl, r0
   2c0ac:	ldr	r0, [r9]
   2c0b0:	bl	2b2fc <fputs@plt+0x1a234>
   2c0b4:	subs	r6, r0, #0
   2c0b8:	bne	2c124 <fputs@plt+0x1b05c>
   2c0bc:	add	sp, sp, #12
   2c0c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2c0c4:	bl	2b2cc <fputs@plt+0x1a204>
   2c0c8:	subs	r6, r0, #0
   2c0cc:	beq	2c0bc <fputs@plt+0x1aff4>
   2c0d0:	cmp	r4, #0
   2c0d4:	sbcs	r3, r5, #0
   2c0d8:	movlt	r3, r6
   2c0dc:	movlt	sl, #0
   2c0e0:	blt	2c118 <fputs@plt+0x1b050>
   2c0e4:	mov	sl, #0
   2c0e8:	b	2c124 <fputs@plt+0x1b05c>
   2c0ec:	cmp	r2, #191	; 0xbf
   2c0f0:	add	r3, r3, #1
   2c0f4:	bls	2c114 <fputs@plt+0x1b04c>
   2c0f8:	mov	r1, r3
   2c0fc:	mov	r3, r1
   2c100:	add	r1, r1, #1
   2c104:	ldrb	r2, [r3]
   2c108:	and	r2, r2, #192	; 0xc0
   2c10c:	cmp	r2, #128	; 0x80
   2c110:	beq	2c0fc <fputs@plt+0x1b034>
   2c114:	add	sl, sl, #1
   2c118:	ldrb	r2, [r3]
   2c11c:	cmp	r2, #0
   2c120:	bne	2c0ec <fputs@plt+0x1b024>
   2c124:	cmp	fp, #3
   2c128:	bne	2c1a4 <fputs@plt+0x1b0dc>
   2c12c:	ldr	r0, [r9, #8]
   2c130:	bl	25248 <fputs@plt+0x14180>
   2c134:	asr	r3, r0, #31
   2c138:	cmp	r0, #0
   2c13c:	sbcs	r1, r3, #0
   2c140:	mov	r2, r0
   2c144:	bge	2c1b4 <fputs@plt+0x1b0ec>
   2c148:	rsbs	r2, r0, #0
   2c14c:	rsc	r3, r3, #0
   2c150:	mov	r1, #1
   2c154:	cmp	r4, #0
   2c158:	sbcs	r0, r5, #0
   2c15c:	bge	2c1bc <fputs@plt+0x1b0f4>
   2c160:	adds	r4, r4, sl
   2c164:	adc	r5, r5, sl, asr #31
   2c168:	cmp	r4, #0
   2c16c:	sbcs	r0, r5, #0
   2c170:	bge	2c1cc <fputs@plt+0x1b104>
   2c174:	adds	r2, r2, r4
   2c178:	adc	r3, r3, r5
   2c17c:	cmp	r2, #0
   2c180:	sbcs	r0, r3, #0
   2c184:	movge	r4, #0
   2c188:	movge	r5, #0
   2c18c:	bge	2c1cc <fputs@plt+0x1b104>
   2c190:	mov	r2, #0
   2c194:	mov	r3, #0
   2c198:	mov	r4, r2
   2c19c:	mov	r5, r3
   2c1a0:	b	2c1fc <fputs@plt+0x1b134>
   2c1a4:	ldr	r3, [r7]
   2c1a8:	ldr	r3, [r3, #32]
   2c1ac:	ldr	r2, [r3, #92]	; 0x5c
   2c1b0:	asr	r3, r2, #31
   2c1b4:	mov	r1, #0
   2c1b8:	b	2c154 <fputs@plt+0x1b08c>
   2c1bc:	orrs	r0, r4, r5
   2c1c0:	beq	2c24c <fputs@plt+0x1b184>
   2c1c4:	subs	r4, r4, #1
   2c1c8:	sbc	r5, r5, #0
   2c1cc:	cmp	r1, #0
   2c1d0:	beq	2c1fc <fputs@plt+0x1b134>
   2c1d4:	subs	r0, r4, r2
   2c1d8:	sbc	r1, r5, r3
   2c1dc:	cmp	r0, #0
   2c1e0:	sbcs	ip, r1, #0
   2c1e4:	movge	r4, r0
   2c1e8:	movge	r5, r1
   2c1ec:	movlt	r2, r4
   2c1f0:	movlt	r3, r5
   2c1f4:	movlt	r4, #0
   2c1f8:	movlt	r5, #0
   2c1fc:	cmp	r8, #4
   2c200:	bne	2c294 <fputs@plt+0x1b1cc>
   2c204:	adds	r8, r4, r2
   2c208:	adc	r9, r5, r3
   2c20c:	asr	fp, sl, #31
   2c210:	cmp	sl, r8
   2c214:	sbcs	r1, fp, r9
   2c218:	bge	2c234 <fputs@plt+0x1b16c>
   2c21c:	subs	r2, sl, r4
   2c220:	sbc	r3, fp, r5
   2c224:	cmp	r2, #0
   2c228:	sbcs	r1, r3, #0
   2c22c:	movlt	r2, #0
   2c230:	movlt	r3, #0
   2c234:	mvn	r1, #0
   2c238:	str	r1, [sp]
   2c23c:	mov	r0, r7
   2c240:	add	r1, r6, r4
   2c244:	bl	276b8 <fputs@plt+0x165f0>
   2c248:	b	2c0bc <fputs@plt+0x1aff4>
   2c24c:	cmp	r2, #1
   2c250:	sbcs	r0, r3, #0
   2c254:	blt	2c1cc <fputs@plt+0x1b104>
   2c258:	subs	r2, r2, #1
   2c25c:	sbc	r3, r3, #0
   2c260:	b	2c1cc <fputs@plt+0x1b104>
   2c264:	cmp	r1, #191	; 0xbf
   2c268:	add	r6, r6, #1
   2c26c:	bls	2c28c <fputs@plt+0x1b1c4>
   2c270:	mov	r0, r6
   2c274:	mov	r6, r0
   2c278:	add	r0, r0, #1
   2c27c:	ldrb	r1, [r6]
   2c280:	and	r1, r1, #192	; 0xc0
   2c284:	cmp	r1, #128	; 0x80
   2c288:	beq	2c274 <fputs@plt+0x1b1ac>
   2c28c:	subs	r4, r4, #1
   2c290:	sbc	r5, r5, #0
   2c294:	ldrb	r1, [r6]
   2c298:	orr	r0, r4, r5
   2c29c:	cmp	r1, #0
   2c2a0:	cmpne	r0, #0
   2c2a4:	bne	2c264 <fputs@plt+0x1b19c>
   2c2a8:	mov	r1, r6
   2c2ac:	ldrb	r0, [r1]
   2c2b0:	orr	ip, r2, r3
   2c2b4:	cmp	r0, #0
   2c2b8:	cmpne	ip, #0
   2c2bc:	bne	2c2e4 <fputs@plt+0x1b21c>
   2c2c0:	sub	r2, r1, r6
   2c2c4:	mov	r3, #1
   2c2c8:	mvn	r1, #0
   2c2cc:	mov	r0, r7
   2c2d0:	stm	sp, {r1, r3}
   2c2d4:	asr	r3, r2, #31
   2c2d8:	mov	r1, r6
   2c2dc:	bl	276fc <fputs@plt+0x16634>
   2c2e0:	b	2c0bc <fputs@plt+0x1aff4>
   2c2e4:	cmp	r0, #191	; 0xbf
   2c2e8:	add	r1, r1, #1
   2c2ec:	bls	2c30c <fputs@plt+0x1b244>
   2c2f0:	mov	ip, r1
   2c2f4:	mov	r1, ip
   2c2f8:	add	ip, ip, #1
   2c2fc:	ldrb	r0, [r1]
   2c300:	and	r0, r0, #192	; 0xc0
   2c304:	cmp	r0, #128	; 0x80
   2c308:	beq	2c2f4 <fputs@plt+0x1b22c>
   2c30c:	subs	r2, r2, #1
   2c310:	sbc	r3, r3, #0
   2c314:	b	2c2ac <fputs@plt+0x1b1e4>
   2c318:			; <UNDEFINED> instruction: 0x00072ab8
   2c31c:	push	{r4, r5, r6, lr}
   2c320:	mov	r5, r0
   2c324:	ldr	r0, [r2]
   2c328:	mov	r4, r2
   2c32c:	bl	2b2cc <fputs@plt+0x1a204>
   2c330:	mov	r6, r0
   2c334:	ldr	r0, [r4]
   2c338:	bl	2b230 <fputs@plt+0x1a168>
   2c33c:	cmp	r6, #0
   2c340:	popeq	{r4, r5, r6, pc}
   2c344:	adds	r2, r0, #1
   2c348:	asr	r3, r0, #31
   2c34c:	adc	r3, r3, #0
   2c350:	mov	r4, r0
   2c354:	mov	r0, r5
   2c358:	bl	27428 <fputs@plt+0x16360>
   2c35c:	subs	r1, r0, #0
   2c360:	movne	r3, #0
   2c364:	ldrne	r0, [pc, #52]	; 2c3a0 <fputs@plt+0x1b2d8>
   2c368:	bne	2c384 <fputs@plt+0x1b2bc>
   2c36c:	pop	{r4, r5, r6, pc}
   2c370:	ldrb	r2, [r6, r3]
   2c374:	add	r2, r0, r2
   2c378:	ldrb	r2, [r2, #64]	; 0x40
   2c37c:	strb	r2, [r1, r3]
   2c380:	add	r3, r3, #1
   2c384:	cmp	r3, r4
   2c388:	blt	2c370 <fputs@plt+0x1b2a8>
   2c38c:	mov	r2, r4
   2c390:	mov	r0, r5
   2c394:	ldr	r3, [pc, #8]	; 2c3a4 <fputs@plt+0x1b2dc>
   2c398:	pop	{r4, r5, r6, lr}
   2c39c:	b	27564 <fputs@plt+0x1649c>
   2c3a0:			; <UNDEFINED> instruction: 0x00072ab8
   2c3a4:	andeq	sl, r1, r4, lsl r0
   2c3a8:	push	{r4, r5, r6, lr}
   2c3ac:	mov	r5, r0
   2c3b0:	ldr	r0, [r2]
   2c3b4:	mov	r4, r2
   2c3b8:	bl	2b2cc <fputs@plt+0x1a204>
   2c3bc:	mov	r6, r0
   2c3c0:	ldr	r0, [r4]
   2c3c4:	bl	2b230 <fputs@plt+0x1a168>
   2c3c8:	cmp	r6, #0
   2c3cc:	popeq	{r4, r5, r6, pc}
   2c3d0:	adds	r2, r0, #1
   2c3d4:	asr	r3, r0, #31
   2c3d8:	adc	r3, r3, #0
   2c3dc:	mov	r4, r0
   2c3e0:	mov	r0, r5
   2c3e4:	bl	27428 <fputs@plt+0x16360>
   2c3e8:	subs	r1, r0, #0
   2c3ec:	movne	r3, #0
   2c3f0:	ldrne	r0, [pc, #60]	; 2c434 <fputs@plt+0x1b36c>
   2c3f4:	bne	2c418 <fputs@plt+0x1b350>
   2c3f8:	pop	{r4, r5, r6, pc}
   2c3fc:	ldrb	r2, [r6, r3]
   2c400:	add	ip, r0, r2
   2c404:	ldrb	ip, [ip, #320]	; 0x140
   2c408:	and	ip, ip, #32
   2c40c:	bic	r2, r2, ip
   2c410:	strb	r2, [r1, r3]
   2c414:	add	r3, r3, #1
   2c418:	cmp	r3, r4
   2c41c:	blt	2c3fc <fputs@plt+0x1b334>
   2c420:	mov	r2, r4
   2c424:	mov	r0, r5
   2c428:	ldr	r3, [pc, #8]	; 2c438 <fputs@plt+0x1b370>
   2c42c:	pop	{r4, r5, r6, lr}
   2c430:	b	27564 <fputs@plt+0x1649c>
   2c434:			; <UNDEFINED> instruction: 0x00072ab8
   2c438:	andeq	sl, r1, r4, lsl r0
   2c43c:	push	{r0, r1, r4, lr}
   2c440:	mov	r4, r0
   2c444:	ldr	r0, [r2]
   2c448:	bl	2b2cc <fputs@plt+0x1a204>
   2c44c:	cmp	r0, #0
   2c450:	str	r0, [sp, #4]
   2c454:	beq	2c478 <fputs@plt+0x1b3b0>
   2c458:	ldrb	r3, [r0]
   2c45c:	cmp	r3, #0
   2c460:	beq	2c478 <fputs@plt+0x1b3b0>
   2c464:	add	r0, sp, #4
   2c468:	bl	13ea8 <fputs@plt+0x2de0>
   2c46c:	mov	r1, r0
   2c470:	mov	r0, r4
   2c474:	bl	252c4 <fputs@plt+0x141fc>
   2c478:	add	sp, sp, #8
   2c47c:	pop	{r4, pc}
   2c480:	ldr	ip, [r2]
   2c484:	ldr	r1, [pc, #260]	; 2c590 <fputs@plt+0x1b4c8>
   2c488:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2c48c:	ldrh	r3, [ip, #8]
   2c490:	and	r3, r3, #31
   2c494:	add	r3, r1, r3
   2c498:	ldrb	sl, [r3, #3069]	; 0xbfd
   2c49c:	ldr	r3, [r2, #4]
   2c4a0:	ldrh	r3, [r3, #8]
   2c4a4:	and	r3, r3, #31
   2c4a8:	add	r1, r1, r3
   2c4ac:	ldrb	r5, [r1, #3069]	; 0xbfd
   2c4b0:	cmp	r5, #5
   2c4b4:	cmpne	sl, #5
   2c4b8:	moveq	r6, #1
   2c4bc:	movne	r6, #0
   2c4c0:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   2c4c4:	mov	r7, r0
   2c4c8:	mov	r0, ip
   2c4cc:	mov	r4, r2
   2c4d0:	bl	2b230 <fputs@plt+0x1a168>
   2c4d4:	mov	r8, r0
   2c4d8:	ldr	r0, [r4, #4]
   2c4dc:	bl	2b230 <fputs@plt+0x1a168>
   2c4e0:	cmp	sl, #4
   2c4e4:	cmpeq	r5, #4
   2c4e8:	mov	r9, r0
   2c4ec:	ldr	r0, [r4]
   2c4f0:	bne	2c53c <fputs@plt+0x1b474>
   2c4f4:	bl	2b2fc <fputs@plt+0x1a234>
   2c4f8:	mov	r5, r0
   2c4fc:	ldr	r0, [r4, #4]
   2c500:	bl	2b2fc <fputs@plt+0x1a234>
   2c504:	mov	sl, r0
   2c508:	mov	r4, #1
   2c50c:	cmp	r8, r9
   2c510:	blt	2c588 <fputs@plt+0x1b4c0>
   2c514:	mov	r2, r9
   2c518:	mov	r1, sl
   2c51c:	mov	r0, r5
   2c520:	bl	10e34 <memcmp@plt>
   2c524:	cmp	r0, #0
   2c528:	bne	2c558 <fputs@plt+0x1b490>
   2c52c:	mov	r1, r4
   2c530:	mov	r0, r7
   2c534:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   2c538:	b	252c4 <fputs@plt+0x141fc>
   2c53c:	bl	2b2cc <fputs@plt+0x1a204>
   2c540:	mov	r6, #1
   2c544:	mov	r5, r0
   2c548:	ldr	r0, [r4, #4]
   2c54c:	bl	2b2cc <fputs@plt+0x1a204>
   2c550:	mov	sl, r0
   2c554:	b	2c508 <fputs@plt+0x1b440>
   2c558:	add	r4, r4, #1
   2c55c:	add	r2, r5, #1
   2c560:	cmp	r6, #0
   2c564:	sub	r8, r8, #1
   2c568:	mov	r5, r2
   2c56c:	beq	2c50c <fputs@plt+0x1b444>
   2c570:	ldrb	r3, [r5]
   2c574:	add	r2, r2, #1
   2c578:	and	r3, r3, #192	; 0xc0
   2c57c:	cmp	r3, #128	; 0x80
   2c580:	beq	2c560 <fputs@plt+0x1b498>
   2c584:	b	2c50c <fputs@plt+0x1b444>
   2c588:	mov	r4, #0
   2c58c:	b	2c52c <fputs@plt+0x1b464>
   2c590:			; <UNDEFINED> instruction: 0x00072ab8
   2c594:	push	{r4, lr}
   2c598:	mov	r4, r0
   2c59c:	ldr	r0, [r2]
   2c5a0:	ldrh	r3, [r0, #8]
   2c5a4:	and	r2, r3, #31
   2c5a8:	ldr	r3, [pc, #148]	; 2c644 <fputs@plt+0x1b57c>
   2c5ac:	add	r3, r3, r2
   2c5b0:	ldrb	r3, [r3, #3069]	; 0xbfd
   2c5b4:	sub	r3, r3, #1
   2c5b8:	cmp	r3, #3
   2c5bc:	ldrls	pc, [pc, r3, lsl #2]
   2c5c0:	b	2c638 <fputs@plt+0x1b570>
   2c5c4:	ldrdeq	ip, [r2], -r4
   2c5c8:	ldrdeq	ip, [r2], -r4
   2c5cc:	andeq	ip, r2, r8, ror #11
   2c5d0:	ldrdeq	ip, [r2], -r4
   2c5d4:	bl	2b230 <fputs@plt+0x1a168>
   2c5d8:	mov	r1, r0
   2c5dc:	mov	r0, r4
   2c5e0:	pop	{r4, lr}
   2c5e4:	b	252c4 <fputs@plt+0x141fc>
   2c5e8:	bl	2b2cc <fputs@plt+0x1a204>
   2c5ec:	cmp	r0, #0
   2c5f0:	movne	r1, #0
   2c5f4:	bne	2c628 <fputs@plt+0x1b560>
   2c5f8:	pop	{r4, pc}
   2c5fc:	cmp	r3, #191	; 0xbf
   2c600:	add	r1, r1, #1
   2c604:	add	r0, r0, #1
   2c608:	bls	2c628 <fputs@plt+0x1b560>
   2c60c:	mov	r2, r0
   2c610:	mov	r0, r2
   2c614:	add	r2, r2, #1
   2c618:	ldrb	r3, [r0]
   2c61c:	and	r3, r3, #192	; 0xc0
   2c620:	cmp	r3, #128	; 0x80
   2c624:	beq	2c610 <fputs@plt+0x1b548>
   2c628:	ldrb	r3, [r0]
   2c62c:	cmp	r3, #0
   2c630:	bne	2c5fc <fputs@plt+0x1b534>
   2c634:	b	2c5dc <fputs@plt+0x1b514>
   2c638:	mov	r0, r4
   2c63c:	pop	{r4, lr}
   2c640:	b	2530c <fputs@plt+0x14244>
   2c644:			; <UNDEFINED> instruction: 0x00072ab8
   2c648:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2c64c:	mov	fp, r0
   2c650:	ldr	r0, [r2]
   2c654:	mov	r6, r2
   2c658:	ldrh	r3, [r0, #8]
   2c65c:	and	r2, r3, #31
   2c660:	ldr	r3, [pc, #548]	; 2c88c <fputs@plt+0x1b7c4>
   2c664:	add	r3, r3, r2
   2c668:	ldrb	r3, [r3, #3069]	; 0xbfd
   2c66c:	cmp	r3, #5
   2c670:	beq	2c6b0 <fputs@plt+0x1b5e8>
   2c674:	mov	r4, r1
   2c678:	bl	2b2cc <fputs@plt+0x1a204>
   2c67c:	subs	r7, r0, #0
   2c680:	beq	2c6b0 <fputs@plt+0x1b5e8>
   2c684:	ldr	r0, [r6]
   2c688:	bl	2b230 <fputs@plt+0x1a168>
   2c68c:	cmp	r4, #1
   2c690:	mov	r5, r0
   2c694:	beq	2c7a4 <fputs@plt+0x1b6dc>
   2c698:	ldr	r0, [r6, #4]
   2c69c:	bl	2b2cc <fputs@plt+0x1a204>
   2c6a0:	subs	sl, r0, #0
   2c6a4:	movne	r3, sl
   2c6a8:	movne	r1, #0
   2c6ac:	bne	2c6e4 <fputs@plt+0x1b61c>
   2c6b0:	add	sp, sp, #12
   2c6b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2c6b8:	cmp	r4, #191	; 0xbf
   2c6bc:	add	r3, r3, #1
   2c6c0:	bls	2c6e0 <fputs@plt+0x1b618>
   2c6c4:	mov	r0, r3
   2c6c8:	mov	r3, r0
   2c6cc:	add	r0, r0, #1
   2c6d0:	ldrb	r2, [r3]
   2c6d4:	and	r2, r2, #192	; 0xc0
   2c6d8:	cmp	r2, #128	; 0x80
   2c6dc:	beq	2c6c8 <fputs@plt+0x1b600>
   2c6e0:	add	r1, r1, #1
   2c6e4:	ldrb	r4, [r3]
   2c6e8:	cmp	r4, #0
   2c6ec:	bne	2c6b8 <fputs@plt+0x1b5f0>
   2c6f0:	cmp	r1, #0
   2c6f4:	beq	2c740 <fputs@plt+0x1b678>
   2c6f8:	asr	r3, r1, #31
   2c6fc:	lsl	r8, r1, #2
   2c700:	lsl	r9, r3, #2
   2c704:	adds	r2, r1, r8
   2c708:	orr	r9, r9, r1, lsr #30
   2c70c:	adc	r3, r3, r9
   2c710:	mov	r0, fp
   2c714:	bl	27428 <fputs@plt+0x16360>
   2c718:	subs	r6, r0, #0
   2c71c:	addne	r3, r6, r8
   2c720:	strne	r3, [sp]
   2c724:	movne	r3, sl
   2c728:	beq	2c6b0 <fputs@plt+0x1b5e8>
   2c72c:	ldrb	r2, [r3]
   2c730:	cmp	r2, #0
   2c734:	bne	2c75c <fputs@plt+0x1b694>
   2c738:	cmp	r4, #0
   2c73c:	bne	2c7b4 <fputs@plt+0x1b6ec>
   2c740:	mvn	r3, #0
   2c744:	mov	r2, r5
   2c748:	mov	r1, r7
   2c74c:	mov	r0, fp
   2c750:	add	sp, sp, #12
   2c754:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2c758:	b	27564 <fputs@plt+0x1649c>
   2c75c:	str	r3, [r6, r4, lsl #2]
   2c760:	ldrb	r1, [r3]
   2c764:	add	r2, r3, #1
   2c768:	cmp	r1, #191	; 0xbf
   2c76c:	bls	2c78c <fputs@plt+0x1b6c4>
   2c770:	mov	r0, r2
   2c774:	mov	r2, r0
   2c778:	add	r0, r0, #1
   2c77c:	ldrb	r1, [r2]
   2c780:	and	r1, r1, #192	; 0xc0
   2c784:	cmp	r1, #128	; 0x80
   2c788:	beq	2c774 <fputs@plt+0x1b6ac>
   2c78c:	ldr	r1, [sp]
   2c790:	sub	r3, r2, r3
   2c794:	strb	r3, [r1, r4]
   2c798:	add	r4, r4, #1
   2c79c:	mov	r3, r2
   2c7a0:	b	2c72c <fputs@plt+0x1b664>
   2c7a4:	ldr	r6, [pc, #228]	; 2c890 <fputs@plt+0x1b7c8>
   2c7a8:	mov	sl, #0
   2c7ac:	add	r3, r6, #4
   2c7b0:	str	r3, [sp]
   2c7b4:	ldr	r3, [fp, #4]
   2c7b8:	ldr	r3, [r3, #4]
   2c7bc:	tst	r3, #1
   2c7c0:	beq	2c80c <fputs@plt+0x1b744>
   2c7c4:	cmp	r5, #0
   2c7c8:	ble	2c80c <fputs@plt+0x1b744>
   2c7cc:	mov	r8, #0
   2c7d0:	ldr	r2, [sp]
   2c7d4:	ldrb	r9, [r2, r8]
   2c7d8:	cmp	r5, r9
   2c7dc:	blt	2c800 <fputs@plt+0x1b738>
   2c7e0:	mov	r2, r9
   2c7e4:	ldr	r1, [r6, r8, lsl #2]
   2c7e8:	mov	r0, r7
   2c7ec:	str	r3, [sp, #4]
   2c7f0:	bl	10e34 <memcmp@plt>
   2c7f4:	ldr	r3, [sp, #4]
   2c7f8:	cmp	r0, #0
   2c7fc:	beq	2c828 <fputs@plt+0x1b760>
   2c800:	add	r8, r8, #1
   2c804:	cmp	r8, r4
   2c808:	blt	2c7d0 <fputs@plt+0x1b708>
   2c80c:	tst	r3, #2
   2c810:	bne	2c848 <fputs@plt+0x1b780>
   2c814:	cmp	sl, #0
   2c818:	beq	2c740 <fputs@plt+0x1b678>
   2c81c:	mov	r0, r6
   2c820:	bl	1a014 <fputs@plt+0x8f4c>
   2c824:	b	2c740 <fputs@plt+0x1b678>
   2c828:	cmp	r8, r4
   2c82c:	bge	2c80c <fputs@plt+0x1b744>
   2c830:	add	r7, r7, r9
   2c834:	sub	r5, r5, r9
   2c838:	b	2c7c4 <fputs@plt+0x1b6fc>
   2c83c:	cmp	r8, r4
   2c840:	bge	2c814 <fputs@plt+0x1b74c>
   2c844:	mov	r5, r9
   2c848:	cmp	r5, #0
   2c84c:	ble	2c814 <fputs@plt+0x1b74c>
   2c850:	mov	r8, #0
   2c854:	ldr	r3, [sp]
   2c858:	ldrb	r2, [r3, r8]
   2c85c:	cmp	r5, r2
   2c860:	blt	2c87c <fputs@plt+0x1b7b4>
   2c864:	sub	r9, r5, r2
   2c868:	ldr	r1, [r6, r8, lsl #2]
   2c86c:	add	r0, r7, r9
   2c870:	bl	10e34 <memcmp@plt>
   2c874:	cmp	r0, #0
   2c878:	beq	2c83c <fputs@plt+0x1b774>
   2c87c:	add	r8, r8, #1
   2c880:	cmp	r8, r4
   2c884:	blt	2c854 <fputs@plt+0x1b78c>
   2c888:	b	2c814 <fputs@plt+0x1b74c>
   2c88c:			; <UNDEFINED> instruction: 0x00072ab8
   2c890:	andeq	r3, r7, ip, asr r8
   2c894:	push	{r4, lr}
   2c898:	mov	r4, r0
   2c89c:	ldr	r0, [r2]
   2c8a0:	bl	2b2cc <fputs@plt+0x1a204>
   2c8a4:	cmp	r0, #0
   2c8a8:	popeq	{r4, pc}
   2c8ac:	bl	24f08 <fputs@plt+0x13e40>
   2c8b0:	mov	r1, r0
   2c8b4:	mov	r0, r4
   2c8b8:	pop	{r4, lr}
   2c8bc:	b	252c4 <fputs@plt+0x141fc>
   2c8c0:	mov	r1, #3
   2c8c4:	b	2b288 <fputs@plt+0x1a1c0>
   2c8c8:	mov	r1, #2
   2c8cc:	b	2b288 <fputs@plt+0x1a1c0>
   2c8d0:	push	{r4, r5, r6, lr}
   2c8d4:	mov	r5, r0
   2c8d8:	bl	23f08 <fputs@plt+0x12e40>
   2c8dc:	bl	2c8c8 <fputs@plt+0x1b800>
   2c8e0:	mov	r4, r0
   2c8e4:	mov	r0, r5
   2c8e8:	bl	23ee8 <fputs@plt+0x12e20>
   2c8ec:	mov	r0, r4
   2c8f0:	pop	{r4, r5, r6, pc}
   2c8f4:	b	2c8c8 <fputs@plt+0x1b800>
   2c8f8:	push	{r4, r5, r6, r7, r8, r9, lr}
   2c8fc:	mov	r5, r2
   2c900:	mov	r7, r3
   2c904:	ldrb	r2, [r0, #10]
   2c908:	ldrb	r3, [r5, #4]
   2c90c:	sub	sp, sp, #92	; 0x5c
   2c910:	mov	r4, r1
   2c914:	cmp	r2, r3
   2c918:	bne	2c94c <fputs@plt+0x1b884>
   2c91c:	ldr	r3, [r1, #16]
   2c920:	str	r3, [sp]
   2c924:	ldr	r6, [r5, #12]
   2c928:	ldr	r3, [r1, #12]
   2c92c:	ldr	r2, [r0, #16]
   2c930:	ldr	r1, [r0, #12]
   2c934:	ldr	r0, [r5, #8]
   2c938:	blx	r6
   2c93c:	mov	r5, r0
   2c940:	mov	r0, r5
   2c944:	add	sp, sp, #92	; 0x5c
   2c948:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2c94c:	ldr	r2, [r0, #32]
   2c950:	mov	r1, #1
   2c954:	mov	r3, #0
   2c958:	strh	r1, [sp, #16]
   2c95c:	str	r2, [sp, #40]	; 0x28
   2c960:	strh	r1, [sp, #56]	; 0x38
   2c964:	str	r2, [sp, #80]	; 0x50
   2c968:	mov	r1, r0
   2c96c:	mov	r2, #4096	; 0x1000
   2c970:	add	r0, sp, #8
   2c974:	str	r3, [sp, #32]
   2c978:	str	r3, [sp, #72]	; 0x48
   2c97c:	bl	24040 <fputs@plt+0x12f78>
   2c980:	mov	r2, #4096	; 0x1000
   2c984:	mov	r1, r4
   2c988:	add	r0, sp, #48	; 0x30
   2c98c:	bl	24040 <fputs@plt+0x12f78>
   2c990:	ldrb	r1, [r5, #4]
   2c994:	add	r0, sp, #8
   2c998:	bl	2b288 <fputs@plt+0x1a1c0>
   2c99c:	ldrb	r1, [r5, #4]
   2c9a0:	subs	r4, r0, #0
   2c9a4:	add	r0, sp, #48	; 0x30
   2c9a8:	moveq	r8, r4
   2c9ac:	ldrne	r8, [sp, #20]
   2c9b0:	bl	2b288 <fputs@plt+0x1a1c0>
   2c9b4:	mov	r2, r4
   2c9b8:	mov	r1, r8
   2c9bc:	subs	r6, r0, #0
   2c9c0:	moveq	r3, r6
   2c9c4:	ldrne	r3, [sp, #60]	; 0x3c
   2c9c8:	str	r6, [sp]
   2c9cc:	ldr	r9, [r5, #12]
   2c9d0:	ldr	r0, [r5, #8]
   2c9d4:	blx	r9
   2c9d8:	cmp	r6, #0
   2c9dc:	cmpne	r4, #0
   2c9e0:	moveq	r4, #1
   2c9e4:	movne	r4, #0
   2c9e8:	cmp	r7, #0
   2c9ec:	moveq	r4, #0
   2c9f0:	andne	r4, r4, #1
   2c9f4:	cmp	r4, #0
   2c9f8:	movne	r3, #7
   2c9fc:	mov	r5, r0
   2ca00:	strbne	r3, [r7]
   2ca04:	add	r0, sp, #8
   2ca08:	bl	23bac <fputs@plt+0x12ae4>
   2ca0c:	add	r0, sp, #48	; 0x30
   2ca10:	bl	23bac <fputs@plt+0x12ae4>
   2ca14:	b	2c940 <fputs@plt+0x1b878>
   2ca18:	push	{r4, r5, r6, r7, r8, lr}
   2ca1c:	ldrh	ip, [r1, #8]
   2ca20:	ldrh	r5, [r0, #8]
   2ca24:	orr	r6, r5, ip
   2ca28:	tst	r6, #1
   2ca2c:	beq	2ca40 <fputs@plt+0x1b978>
   2ca30:	and	r0, ip, #1
   2ca34:	and	r5, r5, #1
   2ca38:	sub	r0, r0, r5
   2ca3c:	pop	{r4, r5, r6, r7, r8, pc}
   2ca40:	ands	r3, r6, #12
   2ca44:	mov	lr, r0
   2ca48:	mov	r4, r1
   2ca4c:	beq	2caf0 <fputs@plt+0x1ba28>
   2ca50:	and	r3, r5, ip
   2ca54:	tst	r3, #4
   2ca58:	beq	2ca84 <fputs@plt+0x1b9bc>
   2ca5c:	ldrd	r2, [r0]
   2ca60:	ldrd	r0, [r1]
   2ca64:	cmp	r2, r0
   2ca68:	sbcs	ip, r3, r1
   2ca6c:	blt	2cb30 <fputs@plt+0x1ba68>
   2ca70:	cmp	r0, r2
   2ca74:	sbcs	r3, r1, r3
   2ca78:	movlt	r0, #1
   2ca7c:	movge	r0, #0
   2ca80:	pop	{r4, r5, r6, r7, r8, pc}
   2ca84:	tst	r3, #8
   2ca88:	beq	2caac <fputs@plt+0x1b9e4>
   2ca8c:	vldr	d6, [r0]
   2ca90:	vldr	d7, [r1]
   2ca94:	vcmpe.f64	d6, d7
   2ca98:	vmrs	APSR_nzcv, fpscr
   2ca9c:	bmi	2cb30 <fputs@plt+0x1ba68>
   2caa0:	movgt	r0, #1
   2caa4:	movle	r0, #0
   2caa8:	pop	{r4, r5, r6, r7, r8, pc}
   2caac:	tst	r5, #4
   2cab0:	beq	2cacc <fputs@plt+0x1ba04>
   2cab4:	tst	ip, #8
   2cab8:	beq	2cb30 <fputs@plt+0x1ba68>
   2cabc:	vldr	d0, [r1]
   2cac0:	pop	{r4, r5, r6, r7, r8, lr}
   2cac4:	ldrd	r0, [r0]
   2cac8:	b	1b1f8 <fputs@plt+0xa130>
   2cacc:	tst	r5, #8
   2cad0:	beq	2cb28 <fputs@plt+0x1ba60>
   2cad4:	tst	ip, #4
   2cad8:	beq	2cb30 <fputs@plt+0x1ba68>
   2cadc:	vldr	d0, [r0]
   2cae0:	ldrd	r0, [r1]
   2cae4:	bl	1b1f8 <fputs@plt+0xa130>
   2cae8:	rsb	r0, r0, #0
   2caec:	pop	{r4, r5, r6, r7, r8, pc}
   2caf0:	tst	r6, #2
   2caf4:	beq	2cb18 <fputs@plt+0x1ba50>
   2caf8:	tst	r5, #2
   2cafc:	beq	2cb28 <fputs@plt+0x1ba60>
   2cb00:	tst	ip, #2
   2cb04:	beq	2cb30 <fputs@plt+0x1ba68>
   2cb08:	cmp	r2, #0
   2cb0c:	beq	2cb18 <fputs@plt+0x1ba50>
   2cb10:	pop	{r4, r5, r6, r7, r8, lr}
   2cb14:	b	2c8f8 <fputs@plt+0x1b830>
   2cb18:	mov	r1, r4
   2cb1c:	mov	r0, lr
   2cb20:	pop	{r4, r5, r6, r7, r8, lr}
   2cb24:	b	196d0 <fputs@plt+0x8608>
   2cb28:	mov	r0, #1
   2cb2c:	pop	{r4, r5, r6, r7, r8, pc}
   2cb30:	mvn	r0, #0
   2cb34:	pop	{r4, r5, r6, r7, r8, pc}
   2cb38:	push	{r4, r5, r6, lr}
   2cb3c:	mov	r5, r2
   2cb40:	ldr	r2, [r0, #12]
   2cb44:	ldr	r3, [r0, #16]
   2cb48:	mov	r1, #20
   2cb4c:	ldr	r2, [r2, #4]
   2cb50:	mov	r4, r0
   2cb54:	mla	r3, r1, r3, r2
   2cb58:	ldm	r5, {r0, r1}
   2cb5c:	ldr	r2, [r3, #-4]
   2cb60:	bl	2ca18 <fputs@plt+0x1b950>
   2cb64:	cmp	r0, #0
   2cb68:	popeq	{r4, r5, r6, pc}
   2cb6c:	ldr	r1, [r5]
   2cb70:	mov	r0, r4
   2cb74:	pop	{r4, r5, r6, lr}
   2cb78:	b	280e0 <fputs@plt+0x17018>
   2cb7c:	push	{r4, r5, r6, r7, r8, lr}
   2cb80:	mov	r1, #40	; 0x28
   2cb84:	mov	r4, r0
   2cb88:	mov	r5, r2
   2cb8c:	ldr	r6, [r2]
   2cb90:	bl	26adc <fputs@plt+0x15a14>
   2cb94:	subs	r7, r0, #0
   2cb98:	popeq	{r4, r5, r6, r7, r8, pc}
   2cb9c:	ldr	r3, [r5]
   2cba0:	ldrh	r3, [r3, #8]
   2cba4:	and	r2, r3, #31
   2cba8:	ldr	r3, [pc, #168]	; 2cc58 <fputs@plt+0x1bb90>
   2cbac:	add	r3, r3, r2
   2cbb0:	ldrb	r3, [r3, #3069]	; 0xbfd
   2cbb4:	cmp	r3, #5
   2cbb8:	ldrh	r3, [r7, #8]
   2cbbc:	bne	2cbd4 <fputs@plt+0x1bb0c>
   2cbc0:	cmp	r3, #0
   2cbc4:	popeq	{r4, r5, r6, r7, r8, pc}
   2cbc8:	mov	r3, #1
   2cbcc:	strb	r3, [r4, #24]
   2cbd0:	pop	{r4, r5, r6, r7, r8, pc}
   2cbd4:	cmp	r3, #0
   2cbd8:	beq	2cc44 <fputs@plt+0x1bb7c>
   2cbdc:	ldr	r3, [r4, #4]
   2cbe0:	ldr	r2, [r4, #12]
   2cbe4:	mov	r1, #20
   2cbe8:	ldr	r5, [r3, #4]
   2cbec:	ldr	r3, [r4, #16]
   2cbf0:	ldr	r2, [r2, #4]
   2cbf4:	mla	r3, r1, r3, r2
   2cbf8:	mov	r1, r6
   2cbfc:	ldr	r2, [r3, #-4]
   2cc00:	bl	2ca18 <fputs@plt+0x1b950>
   2cc04:	lsr	r3, r0, #31
   2cc08:	cmp	r5, #0
   2cc0c:	moveq	r3, #0
   2cc10:	andne	r3, r3, #1
   2cc14:	cmp	r3, #0
   2cc18:	bne	2cc34 <fputs@plt+0x1bb6c>
   2cc1c:	cmp	r0, #0
   2cc20:	clz	r5, r5
   2cc24:	lsr	r5, r5, #5
   2cc28:	movle	r5, #0
   2cc2c:	cmp	r5, #0
   2cc30:	beq	2cbc8 <fputs@plt+0x1bb00>
   2cc34:	mov	r1, r6
   2cc38:	mov	r0, r7
   2cc3c:	pop	{r4, r5, r6, r7, r8, lr}
   2cc40:	b	2805c <fputs@plt+0x16f94>
   2cc44:	ldr	r3, [r4]
   2cc48:	mov	r1, r6
   2cc4c:	ldr	r3, [r3, #32]
   2cc50:	str	r3, [r7, #32]
   2cc54:	b	2cc3c <fputs@plt+0x1bb74>
   2cc58:			; <UNDEFINED> instruction: 0x00072ab8
   2cc5c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2cc60:	ldr	r3, [r0, #4]
   2cc64:	ldr	lr, [r0, #16]
   2cc68:	ldr	ip, [r0, #12]
   2cc6c:	ldr	sl, [r3, #4]
   2cc70:	mov	r3, #20
   2cc74:	ldr	ip, [ip, #4]
   2cc78:	mul	r3, r3, lr
   2cc7c:	ldr	r8, [pc, #144]	; 2cd14 <fputs@plt+0x1bc4c>
   2cc80:	sub	r3, r3, #20
   2cc84:	add	ip, ip, r3
   2cc88:	ldr	r3, [r2]
   2cc8c:	adds	sl, sl, #0
   2cc90:	mvnne	sl, #0
   2cc94:	ldrh	r3, [r3, #8]
   2cc98:	and	r3, r3, #31
   2cc9c:	add	r3, r8, r3
   2cca0:	ldrb	r3, [r3, #3069]	; 0xbfd
   2cca4:	cmp	r3, #5
   2cca8:	popeq	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2ccac:	ldr	fp, [ip, #16]
   2ccb0:	mov	r5, r2
   2ccb4:	mov	r9, r1
   2ccb8:	mov	r4, r0
   2ccbc:	mov	r7, #0
   2ccc0:	mov	r6, #1
   2ccc4:	cmp	r6, r9
   2ccc8:	blt	2ccdc <fputs@plt+0x1bc14>
   2cccc:	ldr	r1, [r5, r7, lsl #2]
   2ccd0:	mov	r0, r4
   2ccd4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2ccd8:	b	280e0 <fputs@plt+0x17018>
   2ccdc:	ldr	r1, [r5, r6, lsl #2]
   2cce0:	ldrh	r3, [r1, #8]
   2cce4:	and	r3, r3, #31
   2cce8:	add	r3, r8, r3
   2ccec:	ldrb	r3, [r3, #3069]	; 0xbfd
   2ccf0:	cmp	r3, #5
   2ccf4:	popeq	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2ccf8:	ldr	r0, [r5, r7, lsl #2]
   2ccfc:	mov	r2, fp
   2cd00:	bl	2ca18 <fputs@plt+0x1b950>
   2cd04:	teq	r0, sl
   2cd08:	movpl	r7, r6
   2cd0c:	add	r6, r6, #1
   2cd10:	b	2ccc4 <fputs@plt+0x1bbfc>
   2cd14:			; <UNDEFINED> instruction: 0x00072ab8
   2cd18:	ldrh	r3, [r0, #8]
   2cd1c:	push	{r4, lr}
   2cd20:	mov	r4, r0
   2cd24:	tst	r3, #2
   2cd28:	bne	2cd3c <fputs@plt+0x1bc74>
   2cd2c:	tst	r3, #12
   2cd30:	beq	2cd3c <fputs@plt+0x1bc74>
   2cd34:	mov	r2, #1
   2cd38:	bl	2b060 <fputs@plt+0x19f98>
   2cd3c:	ldrh	r3, [r4, #8]
   2cd40:	bic	r3, r3, #12
   2cd44:	strh	r3, [r4, #8]
   2cd48:	pop	{r4, pc}
   2cd4c:	cmp	r1, #66	; 0x42
   2cd50:	bls	2cd7c <fputs@plt+0x1bcb4>
   2cd54:	ldrh	r3, [r0, #8]
   2cd58:	tst	r3, #4
   2cd5c:	bxne	lr
   2cd60:	tst	r3, #8
   2cd64:	bne	2cd78 <fputs@plt+0x1bcb0>
   2cd68:	tst	r3, #2
   2cd6c:	bxeq	lr
   2cd70:	mov	r1, #1
   2cd74:	b	163c0 <fputs@plt+0x52f8>
   2cd78:	b	16198 <fputs@plt+0x50d0>
   2cd7c:	bxne	lr
   2cd80:	mov	r1, r2
   2cd84:	b	2cd18 <fputs@plt+0x1bc50>
   2cd88:	ldrh	ip, [r0, #8]
   2cd8c:	tst	ip, #1
   2cd90:	bxne	lr
   2cd94:	mov	r3, r1
   2cd98:	sub	r3, r3, #65	; 0x41
   2cd9c:	push	{r4, lr}
   2cda0:	mov	r1, r2
   2cda4:	mov	r4, r0
   2cda8:	cmp	r3, #4
   2cdac:	ldrls	pc, [pc, r3, lsl #2]
   2cdb0:	b	2ce18 <fputs@plt+0x1bd50>
   2cdb4:	andeq	ip, r2, r8, asr #27
   2cdb8:	andeq	ip, r2, r8, lsl lr
   2cdbc:	strdeq	ip, [r2], -r0
   2cdc0:	strdeq	ip, [r2], -r8
   2cdc4:	andeq	ip, r2, r0, lsl #28
   2cdc8:	tst	ip, #16
   2cdcc:	ldrne	r3, [pc, #104]	; 2ce3c <fputs@plt+0x1bd74>
   2cdd0:	andne	r3, r3, ip
   2cdd4:	bne	2cde8 <fputs@plt+0x1bd20>
   2cdd8:	bl	2cd18 <fputs@plt+0x1bc50>
   2cddc:	ldrh	r3, [r4, #8]
   2cde0:	and	r3, r3, #15872	; 0x3e00
   2cde4:	orr	r3, r3, #16
   2cde8:	strh	r3, [r4, #8]
   2cdec:	pop	{r4, pc}
   2cdf0:	pop	{r4, lr}
   2cdf4:	b	1b124 <fputs@plt+0xa05c>
   2cdf8:	pop	{r4, lr}
   2cdfc:	b	1b068 <fputs@plt+0x9fa0>
   2ce00:	bl	1b0bc <fputs@plt+0x9ff4>
   2ce04:	ldrh	r3, [r4, #8]
   2ce08:	and	r3, r3, #15872	; 0x3e00
   2ce0c:	orr	r3, r3, #8
   2ce10:	vstr	d0, [r4]
   2ce14:	b	2cde8 <fputs@plt+0x1bd20>
   2ce18:	asr	r3, ip, #3
   2ce1c:	and	r3, r3, #2
   2ce20:	orr	r3, r3, ip
   2ce24:	strh	r3, [r0, #8]
   2ce28:	bl	2cd18 <fputs@plt+0x1bc50>
   2ce2c:	ldrh	r2, [r4, #8]
   2ce30:	ldr	r3, [pc, #8]	; 2ce40 <fputs@plt+0x1bd78>
   2ce34:	and	r3, r3, r2
   2ce38:	b	2cde8 <fputs@plt+0x1bd20>
   2ce3c:	andeq	r7, r0, r0, lsl lr
   2ce40:	andeq	fp, r0, r3, ror #31
   2ce44:	push	{r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
   2ce48:	mov	r8, r0
   2ce4c:	ldr	r0, [r2]
   2ce50:	bl	2b2fc <fputs@plt+0x1a234>
   2ce54:	mov	r4, r0
   2ce58:	ldr	r0, [r0, #12]
   2ce5c:	add	r3, r0, #1
   2ce60:	mov	r0, #25
   2ce64:	mul	r0, r0, r3
   2ce68:	asr	r1, r0, #31
   2ce6c:	bl	20638 <fputs@plt+0xf570>
   2ce70:	subs	r5, r0, #0
   2ce74:	bne	2ce88 <fputs@plt+0x1bdc0>
   2ce78:	mov	r0, r8
   2ce7c:	add	sp, sp, #8
   2ce80:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   2ce84:	b	253d4 <fputs@plt+0x1430c>
   2ce88:	ldr	r2, [r4]
   2ce8c:	mov	r3, #0
   2ce90:	mov	r1, r5
   2ce94:	strd	r2, [sp]
   2ce98:	mov	r0, #24
   2ce9c:	ldr	r2, [pc, #148]	; 2cf38 <fputs@plt+0x1be70>
   2cea0:	bl	2b038 <fputs@plt+0x19f70>
   2cea4:	mov	r0, r5
   2cea8:	bl	1839c <fputs@plt+0x72d4>
   2ceac:	ldr	r9, [pc, #136]	; 2cf3c <fputs@plt+0x1be74>
   2ceb0:	mov	r6, #0
   2ceb4:	mov	sl, #24
   2ceb8:	add	r7, r5, r0
   2cebc:	ldr	r3, [r4, #12]
   2cec0:	cmp	r6, r3
   2cec4:	blt	2cee4 <fputs@plt+0x1be1c>
   2cec8:	ldr	r3, [pc, #112]	; 2cf40 <fputs@plt+0x1be78>
   2cecc:	mvn	r2, #0
   2ced0:	mov	r1, r5
   2ced4:	mov	r0, r8
   2ced8:	add	sp, sp, #8
   2cedc:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   2cee0:	b	27564 <fputs@plt+0x1649c>
   2cee4:	ldr	r3, [r4, #24]
   2cee8:	ldr	r0, [r4]
   2ceec:	mov	r1, #0
   2cef0:	ldr	r2, [r3, r6, lsl #2]
   2cef4:	subs	r0, r0, #1
   2cef8:	add	r2, r2, #1
   2cefc:	mov	r3, #0
   2cf00:	sbc	r1, r1, #0
   2cf04:	adds	r0, r0, r2
   2cf08:	adc	r1, r1, r3
   2cf0c:	bl	705d0 <fputs@plt+0x5f508>
   2cf10:	mov	r2, r9
   2cf14:	add	r6, r6, #1
   2cf18:	strd	r0, [sp]
   2cf1c:	mov	r1, r7
   2cf20:	mov	r0, sl
   2cf24:	bl	2b038 <fputs@plt+0x19f70>
   2cf28:	mov	r0, r7
   2cf2c:	bl	1839c <fputs@plt+0x72d4>
   2cf30:	add	r7, r7, r0
   2cf34:	b	2cebc <fputs@plt+0x1bdf4>
   2cf38:	andeq	r6, r7, r1, lsr #9
   2cf3c:	andeq	r6, r7, r0, lsr #9
   2cf40:	andeq	sl, r1, r4, lsl r0
   2cf44:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2cf48:	vpush	{d8-d9}
   2cf4c:	subs	r5, r1, #0
   2cf50:	sub	sp, sp, #228	; 0xe4
   2cf54:	beq	2cf94 <fputs@plt+0x1becc>
   2cf58:	mov	r6, r0
   2cf5c:	ldr	r0, [r2]
   2cf60:	mov	r4, r2
   2cf64:	bl	2b2cc <fputs@plt+0x1a204>
   2cf68:	subs	fp, r0, #0
   2cf6c:	beq	2cf94 <fputs@plt+0x1becc>
   2cf70:	add	r3, sp, #24
   2cf74:	add	r2, r4, #4
   2cf78:	sub	r1, r5, #1
   2cf7c:	mov	r0, r6
   2cf80:	bl	2b5c8 <fputs@plt+0x1a500>
   2cf84:	cmp	r0, #0
   2cf88:	moveq	r2, #1
   2cf8c:	moveq	r3, #0
   2cf90:	beq	2cfec <fputs@plt+0x1bf24>
   2cf94:	add	sp, sp, #228	; 0xe4
   2cf98:	vpop	{d8-d9}
   2cf9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2cfa0:	cmp	r1, #37	; 0x25
   2cfa4:	bne	2cfe0 <fputs@plt+0x1bf18>
   2cfa8:	add	r0, r0, #1
   2cfac:	ldrb	r1, [fp, r0]
   2cfb0:	cmp	r1, #89	; 0x59
   2cfb4:	beq	2d060 <fputs@plt+0x1bf98>
   2cfb8:	bhi	2d044 <fputs@plt+0x1bf7c>
   2cfbc:	cmp	r1, #74	; 0x4a
   2cfc0:	beq	2d088 <fputs@plt+0x1bfc0>
   2cfc4:	bhi	2d02c <fputs@plt+0x1bf64>
   2cfc8:	cmp	r1, #37	; 0x25
   2cfcc:	beq	2cfe0 <fputs@plt+0x1bf18>
   2cfd0:	cmp	r1, #72	; 0x48
   2cfd4:	bne	2cf94 <fputs@plt+0x1becc>
   2cfd8:	adds	r2, r2, #1
   2cfdc:	adc	r3, r3, #0
   2cfe0:	adds	r2, r2, #1
   2cfe4:	add	r0, r0, #1
   2cfe8:	adc	r3, r3, #0
   2cfec:	ldrb	r1, [fp, r0]
   2cff0:	cmp	r1, #0
   2cff4:	bne	2cfa0 <fputs@plt+0x1bed8>
   2cff8:	cmp	r3, #0
   2cffc:	cmpeq	r2, #99	; 0x63
   2d000:	bls	2d0ac <fputs@plt+0x1bfe4>
   2d004:	ldr	r1, [r6]
   2d008:	ldr	r0, [r1, #32]
   2d00c:	ldr	r4, [r0, #92]	; 0x5c
   2d010:	asr	r5, r4, #31
   2d014:	cmp	r3, r5
   2d018:	cmpeq	r2, r4
   2d01c:	bls	2d090 <fputs@plt+0x1bfc8>
   2d020:	mov	r0, r6
   2d024:	bl	273c0 <fputs@plt+0x162f8>
   2d028:	b	2cf94 <fputs@plt+0x1becc>
   2d02c:	cmp	r1, #83	; 0x53
   2d030:	beq	2cfd8 <fputs@plt+0x1bf10>
   2d034:	cmp	r1, #87	; 0x57
   2d038:	beq	2cfd8 <fputs@plt+0x1bf10>
   2d03c:	cmp	r1, #77	; 0x4d
   2d040:	b	2cfd4 <fputs@plt+0x1bf0c>
   2d044:	cmp	r1, #106	; 0x6a
   2d048:	beq	2d080 <fputs@plt+0x1bfb8>
   2d04c:	bhi	2d068 <fputs@plt+0x1bfa0>
   2d050:	cmp	r1, #100	; 0x64
   2d054:	beq	2cfd8 <fputs@plt+0x1bf10>
   2d058:	cmp	r1, #102	; 0x66
   2d05c:	bne	2cf94 <fputs@plt+0x1becc>
   2d060:	adds	r2, r2, #8
   2d064:	b	2cfdc <fputs@plt+0x1bf14>
   2d068:	cmp	r1, #115	; 0x73
   2d06c:	beq	2d088 <fputs@plt+0x1bfc0>
   2d070:	cmp	r1, #119	; 0x77
   2d074:	beq	2cfe0 <fputs@plt+0x1bf18>
   2d078:	cmp	r1, #109	; 0x6d
   2d07c:	b	2cfd4 <fputs@plt+0x1bf0c>
   2d080:	adds	r2, r2, #3
   2d084:	b	2cfdc <fputs@plt+0x1bf14>
   2d088:	adds	r2, r2, #50	; 0x32
   2d08c:	b	2cfdc <fputs@plt+0x1bf14>
   2d090:	asr	r3, r2, #31
   2d094:	bl	1ed14 <fputs@plt+0xdc4c>
   2d098:	subs	r5, r0, #0
   2d09c:	bne	2d0b0 <fputs@plt+0x1bfe8>
   2d0a0:	mov	r0, r6
   2d0a4:	bl	253d4 <fputs@plt+0x1430c>
   2d0a8:	b	2cf94 <fputs@plt+0x1becc>
   2d0ac:	add	r5, sp, #124	; 0x7c
   2d0b0:	add	r0, sp, #24
   2d0b4:	bl	19c14 <fputs@plt+0x8b4c>
   2d0b8:	add	r0, sp, #24
   2d0bc:	bl	1de68 <fputs@plt+0xcda0>
   2d0c0:	vldr	d8, [pc, #768]	; 2d3c8 <fputs@plt+0x1c300>
   2d0c4:	vldr	d9, [pc, #772]	; 2d3d0 <fputs@plt+0x1c308>
   2d0c8:	mov	r4, #0
   2d0cc:	mov	sl, r4
   2d0d0:	ldrb	r3, [fp, sl]
   2d0d4:	cmp	r3, #0
   2d0d8:	bne	2d104 <fputs@plt+0x1c03c>
   2d0dc:	strb	r3, [r5, r4]
   2d0e0:	add	r3, sp, #124	; 0x7c
   2d0e4:	cmp	r5, r3
   2d0e8:	mvn	r2, #0
   2d0ec:	ldr	r3, [pc, #764]	; 2d3f0 <fputs@plt+0x1c328>
   2d0f0:	mov	r1, r5
   2d0f4:	mvneq	r3, #0
   2d0f8:	mov	r0, r6
   2d0fc:	bl	27564 <fputs@plt+0x1649c>
   2d100:	b	2cf94 <fputs@plt+0x1becc>
   2d104:	cmp	r3, #37	; 0x25
   2d108:	beq	2d118 <fputs@plt+0x1c050>
   2d10c:	strb	r3, [r5, r4]
   2d110:	add	r4, r4, #1
   2d114:	b	2d2c4 <fputs@plt+0x1c1fc>
   2d118:	add	sl, sl, #1
   2d11c:	add	r7, fp, sl
   2d120:	ldrb	r3, [fp, sl]
   2d124:	cmp	r3, #89	; 0x59
   2d128:	beq	2d3ac <fputs@plt+0x1c2e4>
   2d12c:	bhi	2d238 <fputs@plt+0x1c170>
   2d130:	cmp	r3, #77	; 0x4d
   2d134:	beq	2d318 <fputs@plt+0x1c250>
   2d138:	bhi	2d154 <fputs@plt+0x1c08c>
   2d13c:	cmp	r3, #72	; 0x48
   2d140:	beq	2d2cc <fputs@plt+0x1c204>
   2d144:	cmp	r3, #74	; 0x4a
   2d148:	beq	2d2f0 <fputs@plt+0x1c228>
   2d14c:	mov	r3, #37	; 0x25
   2d150:	b	2d10c <fputs@plt+0x1c044>
   2d154:	cmp	r3, #83	; 0x53
   2d158:	beq	2d35c <fputs@plt+0x1c294>
   2d15c:	cmp	r3, #87	; 0x57
   2d160:	bne	2d14c <fputs@plt+0x1c084>
   2d164:	add	lr, sp, #24
   2d168:	add	ip, sp, #72	; 0x48
   2d16c:	ldm	lr!, {r0, r1, r2, r3}
   2d170:	mov	r9, #0
   2d174:	ldr	r8, [pc, #632]	; 2d3f4 <fputs@plt+0x1c32c>
   2d178:	stmia	ip!, {r0, r1, r2, r3}
   2d17c:	ldm	lr!, {r0, r1, r2, r3}
   2d180:	stmia	ip!, {r0, r1, r2, r3}
   2d184:	ldm	lr, {r0, r1, r2, r3}
   2d188:	stm	ip, {r0, r1, r2, r3}
   2d18c:	mov	r3, #0
   2d190:	strb	r3, [sp, #114]	; 0x72
   2d194:	add	r0, sp, #72	; 0x48
   2d198:	mov	r3, #1
   2d19c:	str	r3, [sp, #84]	; 0x54
   2d1a0:	str	r3, [sp, #88]	; 0x58
   2d1a4:	bl	19a90 <fputs@plt+0x89c8>
   2d1a8:	ldrd	r0, [sp, #72]	; 0x48
   2d1ac:	ldrd	r2, [sp, #24]
   2d1b0:	strd	r2, [sp, #8]
   2d1b4:	subs	r2, r2, r0
   2d1b8:	sbc	r3, r3, r1
   2d1bc:	mov	r0, r2
   2d1c0:	adds	r8, r8, r0
   2d1c4:	mov	r1, r3
   2d1c8:	adc	r9, r9, r1
   2d1cc:	add	r3, pc, #516	; 0x204
   2d1d0:	ldrd	r2, [r3]
   2d1d4:	mov	r0, r8
   2d1d8:	mov	r1, r9
   2d1dc:	bl	704fc <fputs@plt+0x5f434>
   2d1e0:	ldrb	r3, [r7]
   2d1e4:	cmp	r3, #87	; 0x57
   2d1e8:	add	r3, r5, r4
   2d1ec:	str	r3, [sp, #20]
   2d1f0:	bne	2d2d4 <fputs@plt+0x1c20c>
   2d1f4:	add	r7, r0, #7
   2d1f8:	ldrd	r0, [sp, #8]
   2d1fc:	ldr	r8, [pc, #496]	; 2d3f4 <fputs@plt+0x1c32c>
   2d200:	mov	r9, #0
   2d204:	adds	r0, r0, r8
   2d208:	add	r3, pc, #456	; 0x1c8
   2d20c:	ldrd	r2, [r3]
   2d210:	adc	r1, r1, r9
   2d214:	bl	704fc <fputs@plt+0x5f434>
   2d218:	mov	r2, #7
   2d21c:	mov	r3, #0
   2d220:	bl	704fc <fputs@plt+0x5f434>
   2d224:	mov	r1, #7
   2d228:	sub	r0, r7, r2
   2d22c:	bl	6fecc <fputs@plt+0x5ee04>
   2d230:	mov	r3, r0
   2d234:	b	2d2b0 <fputs@plt+0x1c1e8>
   2d238:	cmp	r3, #106	; 0x6a
   2d23c:	beq	2d164 <fputs@plt+0x1c09c>
   2d240:	bhi	2d28c <fputs@plt+0x1c1c4>
   2d244:	cmp	r3, #100	; 0x64
   2d248:	beq	2d2ac <fputs@plt+0x1c1e4>
   2d24c:	cmp	r3, #102	; 0x66
   2d250:	bne	2d14c <fputs@plt+0x1c084>
   2d254:	vldr	d7, [sp, #56]	; 0x38
   2d258:	add	r7, r5, r4
   2d25c:	ldr	r2, [pc, #404]	; 2d3f8 <fputs@plt+0x1c330>
   2d260:	mov	r1, r7
   2d264:	vcmp.f64	d7, d8
   2d268:	mov	r0, #7
   2d26c:	vmrs	APSR_nzcv, fpscr
   2d270:	vmovgt.f64	d7, d8
   2d274:	vstr	d7, [sp]
   2d278:	bl	2b038 <fputs@plt+0x19f70>
   2d27c:	mov	r0, r7
   2d280:	bl	1839c <fputs@plt+0x72d4>
   2d284:	add	r4, r4, r0
   2d288:	b	2d2c4 <fputs@plt+0x1c1fc>
   2d28c:	cmp	r3, #115	; 0x73
   2d290:	beq	2d320 <fputs@plt+0x1c258>
   2d294:	cmp	r3, #119	; 0x77
   2d298:	beq	2d36c <fputs@plt+0x1c2a4>
   2d29c:	cmp	r3, #109	; 0x6d
   2d2a0:	bne	2d14c <fputs@plt+0x1c084>
   2d2a4:	ldr	r3, [sp, #36]	; 0x24
   2d2a8:	b	2d2b0 <fputs@plt+0x1c1e8>
   2d2ac:	ldr	r3, [sp, #40]	; 0x28
   2d2b0:	add	r1, r5, r4
   2d2b4:	ldr	r2, [pc, #320]	; 2d3fc <fputs@plt+0x1c334>
   2d2b8:	mov	r0, #3
   2d2bc:	bl	2b038 <fputs@plt+0x19f70>
   2d2c0:	add	r4, r4, #2
   2d2c4:	add	sl, sl, #1
   2d2c8:	b	2d0d0 <fputs@plt+0x1c008>
   2d2cc:	ldr	r3, [sp, #44]	; 0x2c
   2d2d0:	b	2d2b0 <fputs@plt+0x1c1e8>
   2d2d4:	add	r3, r0, #1
   2d2d8:	add	r1, r5, r4
   2d2dc:	ldr	r2, [pc, #284]	; 2d400 <fputs@plt+0x1c338>
   2d2e0:	mov	r0, #4
   2d2e4:	bl	2b038 <fputs@plt+0x19f70>
   2d2e8:	add	r4, r4, #3
   2d2ec:	b	2d2c4 <fputs@plt+0x1c1fc>
   2d2f0:	ldrd	r0, [sp, #24]
   2d2f4:	bl	7049c <fputs@plt+0x5f3d4>
   2d2f8:	add	r7, r5, r4
   2d2fc:	ldr	r2, [pc, #256]	; 2d404 <fputs@plt+0x1c33c>
   2d300:	vmov	d6, r0, r1
   2d304:	mov	r1, r7
   2d308:	mov	r0, #20
   2d30c:	vdiv.f64	d7, d6, d9
   2d310:	vstr	d7, [sp]
   2d314:	b	2d278 <fputs@plt+0x1c1b0>
   2d318:	ldr	r3, [sp, #48]	; 0x30
   2d31c:	b	2d2b0 <fputs@plt+0x1c1e8>
   2d320:	mov	r2, #1000	; 0x3e8
   2d324:	mov	r3, #0
   2d328:	ldrd	r0, [sp, #24]
   2d32c:	bl	704fc <fputs@plt+0x5f434>
   2d330:	add	r3, pc, #168	; 0xa8
   2d334:	ldrd	r2, [r3]
   2d338:	add	r7, r5, r4
   2d33c:	adds	r0, r0, r2
   2d340:	adc	r1, r1, r3
   2d344:	ldr	r2, [pc, #188]	; 2d408 <fputs@plt+0x1c340>
   2d348:	strd	r0, [sp]
   2d34c:	mov	r1, r7
   2d350:	mov	r0, #30
   2d354:	bl	2b038 <fputs@plt+0x19f70>
   2d358:	b	2d27c <fputs@plt+0x1c1b4>
   2d35c:	vldr	d7, [sp, #56]	; 0x38
   2d360:	vcvt.s32.f64	s15, d7
   2d364:	vmov	r3, s15
   2d368:	b	2d2b0 <fputs@plt+0x1c1e8>
   2d36c:	ldrd	r0, [sp, #24]
   2d370:	add	r9, pc, #112	; 0x70
   2d374:	ldrd	r8, [r9]
   2d378:	add	r3, pc, #88	; 0x58
   2d37c:	ldrd	r2, [r3]
   2d380:	add	r7, r4, #1
   2d384:	adds	r0, r0, r8
   2d388:	adc	r1, r1, r9
   2d38c:	bl	704fc <fputs@plt+0x5f434>
   2d390:	mov	r2, #7
   2d394:	mov	r3, #0
   2d398:	bl	704fc <fputs@plt+0x5f434>
   2d39c:	add	r2, r2, #48	; 0x30
   2d3a0:	strb	r2, [r5, r4]
   2d3a4:	mov	r4, r7
   2d3a8:	b	2d2c4 <fputs@plt+0x1c1fc>
   2d3ac:	add	r7, r5, r4
   2d3b0:	ldr	r3, [sp, #32]
   2d3b4:	ldr	r2, [pc, #80]	; 2d40c <fputs@plt+0x1c344>
   2d3b8:	mov	r1, r7
   2d3bc:	mov	r0, #5
   2d3c0:	bl	2b038 <fputs@plt+0x19f70>
   2d3c4:	b	2d27c <fputs@plt+0x1c1b4>
   2d3c8:	blcc	1943c44 <stderr@@GLIBC_2.4+0x18b7ef4>
   2d3cc:	ldrdmi	pc, [sp], #-255	; 0xffffff01
   2d3d0:	andeq	r0, r0, r0
   2d3d4:	orrsmi	r9, r4, r0, ror r9
   2d3d8:	streq	r5, [r6, #-3072]!	; 0xfffff400
   2d3dc:	andeq	r0, r0, r0
   2d3e0:	ldrb	r9, [ip, -r0, asr #13]
   2d3e4:			; <UNDEFINED> instruction: 0xffffffce
   2d3e8:	ldreq	r8, [r9, r0, lsl #20]!
   2d3ec:	andeq	r0, r0, r0
   2d3f0:	muleq	r1, r8, lr
   2d3f4:	addseq	r2, r3, #0, 28
   2d3f8:	andeq	r6, r7, r6, lsr #9
   2d3fc:	andeq	r6, r7, r5, ror #9
   2d400:	andeq	r6, r7, sp, lsr #9
   2d404:			; <UNDEFINED> instruction: 0x000764b2
   2d408:	andeq	r8, r7, r2, lsl #6
   2d40c:			; <UNDEFINED> instruction: 0x000764b8
   2d410:	push	{r4, lr}
   2d414:	sub	sp, sp, #176	; 0xb0
   2d418:	add	r3, sp, #24
   2d41c:	mov	r4, r0
   2d420:	bl	2b5c8 <fputs@plt+0x1a500>
   2d424:	cmp	r0, #0
   2d428:	bne	2d488 <fputs@plt+0x1c3c0>
   2d42c:	add	r0, sp, #24
   2d430:	bl	1de68 <fputs@plt+0xcda0>
   2d434:	vldr	d7, [sp, #56]	; 0x38
   2d438:	ldr	r3, [sp, #48]	; 0x30
   2d43c:	ldr	r2, [pc, #76]	; 2d490 <fputs@plt+0x1c3c8>
   2d440:	str	r3, [sp, #12]
   2d444:	vcvt.s32.f64	s14, d7
   2d448:	ldr	r3, [sp, #44]	; 0x2c
   2d44c:	add	r1, sp, #76	; 0x4c
   2d450:	str	r3, [sp, #8]
   2d454:	ldr	r3, [sp, #40]	; 0x28
   2d458:	mov	r0, #100	; 0x64
   2d45c:	str	r3, [sp, #4]
   2d460:	ldr	r3, [sp, #36]	; 0x24
   2d464:	vstr	s14, [sp, #16]
   2d468:	str	r3, [sp]
   2d46c:	ldr	r3, [sp, #32]
   2d470:	bl	2b038 <fputs@plt+0x19f70>
   2d474:	mvn	r3, #0
   2d478:	mov	r2, r3
   2d47c:	add	r1, sp, #76	; 0x4c
   2d480:	mov	r0, r4
   2d484:	bl	27564 <fputs@plt+0x1649c>
   2d488:	add	sp, sp, #176	; 0xb0
   2d48c:	pop	{r4, pc}
   2d490:			; <UNDEFINED> instruction: 0x000764bd
   2d494:	mov	r2, #0
   2d498:	mov	r1, r2
   2d49c:	b	2d410 <fputs@plt+0x1c348>
   2d4a0:	push	{r4, lr}
   2d4a4:	sub	sp, sp, #160	; 0xa0
   2d4a8:	add	r3, sp, #8
   2d4ac:	mov	r4, r0
   2d4b0:	bl	2b5c8 <fputs@plt+0x1a500>
   2d4b4:	cmp	r0, #0
   2d4b8:	bne	2d50c <fputs@plt+0x1c444>
   2d4bc:	ldrb	r3, [sp, #49]	; 0x31
   2d4c0:	cmp	r3, #0
   2d4c4:	bne	2d4d0 <fputs@plt+0x1c408>
   2d4c8:	add	r0, sp, #8
   2d4cc:	bl	19d90 <fputs@plt+0x8cc8>
   2d4d0:	vldr	d7, [sp, #40]	; 0x28
   2d4d4:	ldr	r3, [sp, #32]
   2d4d8:	ldr	r2, [pc, #52]	; 2d514 <fputs@plt+0x1c44c>
   2d4dc:	str	r3, [sp]
   2d4e0:	vcvt.s32.f64	s14, d7
   2d4e4:	ldr	r3, [sp, #28]
   2d4e8:	add	r1, sp, #60	; 0x3c
   2d4ec:	mov	r0, #100	; 0x64
   2d4f0:	vstr	s14, [sp, #4]
   2d4f4:	bl	2b038 <fputs@plt+0x19f70>
   2d4f8:	mvn	r3, #0
   2d4fc:	mov	r2, r3
   2d500:	add	r1, sp, #60	; 0x3c
   2d504:	mov	r0, r4
   2d508:	bl	27564 <fputs@plt+0x1649c>
   2d50c:	add	sp, sp, #160	; 0xa0
   2d510:	pop	{r4, pc}
   2d514:	andeq	r6, r7, ip, asr #9
   2d518:	mov	r2, #0
   2d51c:	mov	r1, r2
   2d520:	b	2d4a0 <fputs@plt+0x1c3d8>
   2d524:	push	{r4, lr}
   2d528:	sub	sp, sp, #160	; 0xa0
   2d52c:	add	r3, sp, #8
   2d530:	mov	r4, r0
   2d534:	bl	2b5c8 <fputs@plt+0x1a500>
   2d538:	cmp	r0, #0
   2d53c:	bne	2d580 <fputs@plt+0x1c4b8>
   2d540:	add	r0, sp, #8
   2d544:	bl	19c24 <fputs@plt+0x8b5c>
   2d548:	ldr	r3, [sp, #24]
   2d54c:	ldr	r2, [pc, #52]	; 2d588 <fputs@plt+0x1c4c0>
   2d550:	str	r3, [sp, #4]
   2d554:	ldr	r3, [sp, #20]
   2d558:	add	r1, sp, #60	; 0x3c
   2d55c:	str	r3, [sp]
   2d560:	mov	r0, #100	; 0x64
   2d564:	ldr	r3, [sp, #16]
   2d568:	bl	2b038 <fputs@plt+0x19f70>
   2d56c:	mvn	r3, #0
   2d570:	mov	r2, r3
   2d574:	add	r1, sp, #60	; 0x3c
   2d578:	mov	r0, r4
   2d57c:	bl	27564 <fputs@plt+0x1649c>
   2d580:	add	sp, sp, #160	; 0xa0
   2d584:	pop	{r4, pc}
   2d588:	ldrdeq	r6, [r7], -fp
   2d58c:	mov	r2, #0
   2d590:	mov	r1, r2
   2d594:	b	2d524 <fputs@plt+0x1c45c>
   2d598:	push	{r4, r5, r6, r7, r8, lr}
   2d59c:	mov	r4, r0
   2d5a0:	ldr	r0, [r2]
   2d5a4:	ldr	r7, [pc, #568]	; 2d7e4 <fputs@plt+0x1c71c>
   2d5a8:	vpush	{d8}
   2d5ac:	ldrh	r3, [r0, #8]
   2d5b0:	and	r3, r3, #31
   2d5b4:	add	r3, r7, r3
   2d5b8:	sub	sp, sp, #72	; 0x48
   2d5bc:	ldrb	r3, [r3, #3069]	; 0xbfd
   2d5c0:	sub	r3, r3, #1
   2d5c4:	cmp	r3, #3
   2d5c8:	ldrls	pc, [pc, r3, lsl #2]
   2d5cc:	b	2d7d4 <fputs@plt+0x1c70c>
   2d5d0:	andeq	sp, r2, ip, asr #12
   2d5d4:	andeq	sp, r2, r0, ror #11
   2d5d8:	andeq	sp, r2, r4, lsr #14
   2d5dc:	andeq	sp, r2, r4, ror #12
   2d5e0:	bl	1b0bc <fputs@plt+0x9ff4>
   2d5e4:	ldr	r2, [pc, #508]	; 2d7e8 <fputs@plt+0x1c720>
   2d5e8:	add	r1, sp, #20
   2d5ec:	mov	r0, #50	; 0x32
   2d5f0:	vstr	d0, [sp]
   2d5f4:	vmov.f64	d8, d0
   2d5f8:	bl	2b038 <fputs@plt+0x19f70>
   2d5fc:	mov	r2, #20
   2d600:	mov	r3, #1
   2d604:	add	r1, sp, #8
   2d608:	add	r0, sp, r2
   2d60c:	bl	140bc <fputs@plt+0x2ff4>
   2d610:	vldr	d7, [sp, #8]
   2d614:	vcmp.f64	d7, d8
   2d618:	vmrs	APSR_nzcv, fpscr
   2d61c:	beq	2d634 <fputs@plt+0x1c56c>
   2d620:	vstr	d8, [sp]
   2d624:	ldr	r2, [pc, #448]	; 2d7ec <fputs@plt+0x1c724>
   2d628:	add	r1, sp, #20
   2d62c:	mov	r0, #50	; 0x32
   2d630:	bl	2b038 <fputs@plt+0x19f70>
   2d634:	mvn	r3, #0
   2d638:	mov	r2, r3
   2d63c:	add	r1, sp, #20
   2d640:	mov	r0, r4
   2d644:	bl	27564 <fputs@plt+0x1649c>
   2d648:	b	2d658 <fputs@plt+0x1c590>
   2d64c:	mov	r1, r0
   2d650:	mov	r0, r4
   2d654:	bl	280e0 <fputs@plt+0x17018>
   2d658:	add	sp, sp, #72	; 0x48
   2d65c:	vpop	{d8}
   2d660:	pop	{r4, r5, r6, r7, r8, pc}
   2d664:	mov	r5, r2
   2d668:	bl	2b2fc <fputs@plt+0x1a234>
   2d66c:	mov	r8, r0
   2d670:	ldr	r0, [r5]
   2d674:	bl	2b230 <fputs@plt+0x1a168>
   2d678:	adds	r2, r0, #2
   2d67c:	asr	r3, r0, #31
   2d680:	adc	r3, r3, #0
   2d684:	adds	r2, r2, r2
   2d688:	adc	r3, r3, r3
   2d68c:	mov	r6, r0
   2d690:	mov	r0, r4
   2d694:	bl	27428 <fputs@plt+0x16360>
   2d698:	subs	r5, r0, #0
   2d69c:	addne	r1, r5, #2
   2d6a0:	movne	r2, r8
   2d6a4:	beq	2d658 <fputs@plt+0x1c590>
   2d6a8:	sub	r3, r2, r8
   2d6ac:	cmp	r6, r3
   2d6b0:	add	r1, r1, #2
   2d6b4:	bgt	2d6f8 <fputs@plt+0x1c630>
   2d6b8:	add	r6, r5, r6, lsl #1
   2d6bc:	mov	r3, #39	; 0x27
   2d6c0:	mov	r2, #0
   2d6c4:	strb	r3, [r6, #2]
   2d6c8:	strb	r2, [r6, #3]
   2d6cc:	strb	r3, [r5, #1]
   2d6d0:	mov	r2, #88	; 0x58
   2d6d4:	mvn	r3, #0
   2d6d8:	strb	r2, [r5]
   2d6dc:	mov	r0, r4
   2d6e0:	mov	r2, r3
   2d6e4:	mov	r1, r5
   2d6e8:	bl	27564 <fputs@plt+0x1649c>
   2d6ec:	mov	r0, r5
   2d6f0:	bl	1a014 <fputs@plt+0x8f4c>
   2d6f4:	b	2d658 <fputs@plt+0x1c590>
   2d6f8:	mov	r0, r2
   2d6fc:	ldrb	r3, [r2], #1
   2d700:	add	r3, r7, r3, lsr #4
   2d704:	ldrb	r3, [r3, #3475]	; 0xd93
   2d708:	strb	r3, [r1, #-2]
   2d70c:	ldrb	r3, [r0]
   2d710:	and	r3, r3, #15
   2d714:	add	r3, r7, r3
   2d718:	ldrb	r3, [r3, #3475]	; 0xd93
   2d71c:	strb	r3, [r1, #-1]
   2d720:	b	2d6a8 <fputs@plt+0x1c5e0>
   2d724:	bl	2b2cc <fputs@plt+0x1a204>
   2d728:	subs	r5, r0, #0
   2d72c:	movne	r1, r5
   2d730:	movne	r2, #0
   2d734:	movne	r3, #0
   2d738:	beq	2d658 <fputs@plt+0x1c590>
   2d73c:	sub	ip, r1, r5
   2d740:	ldrb	r0, [r1], #1
   2d744:	cmp	r0, #0
   2d748:	bne	2d7a0 <fputs@plt+0x1c6d8>
   2d74c:	adds	r2, r2, ip
   2d750:	adc	r3, r3, ip, asr #31
   2d754:	adds	r2, r2, #3
   2d758:	adc	r3, r3, #0
   2d75c:	mov	r0, r4
   2d760:	bl	27428 <fputs@plt+0x16360>
   2d764:	subs	r1, r0, #0
   2d768:	beq	2d658 <fputs@plt+0x1c590>
   2d76c:	mov	r3, #39	; 0x27
   2d770:	strb	r3, [r1]
   2d774:	sub	r5, r5, #1
   2d778:	mov	r3, #1
   2d77c:	ldrb	r0, [r5, #1]
   2d780:	add	r2, r3, #1
   2d784:	cmp	r0, #0
   2d788:	bne	2d7b4 <fputs@plt+0x1c6ec>
   2d78c:	mov	ip, #39	; 0x27
   2d790:	strb	ip, [r1, r3]
   2d794:	strb	r0, [r1, r2]
   2d798:	ldr	r3, [pc, #80]	; 2d7f0 <fputs@plt+0x1c728>
   2d79c:	b	2d640 <fputs@plt+0x1c578>
   2d7a0:	cmp	r0, #39	; 0x27
   2d7a4:	bne	2d73c <fputs@plt+0x1c674>
   2d7a8:	adds	r2, r2, #1
   2d7ac:	adc	r3, r3, #0
   2d7b0:	b	2d73c <fputs@plt+0x1c674>
   2d7b4:	strb	r0, [r1, r3]
   2d7b8:	ldrb	r0, [r5, #1]!
   2d7bc:	mov	ip, r2
   2d7c0:	cmp	r0, #39	; 0x27
   2d7c4:	addeq	ip, r3, #2
   2d7c8:	strbeq	r0, [r1, r2]
   2d7cc:	mov	r3, ip
   2d7d0:	b	2d77c <fputs@plt+0x1c6b4>
   2d7d4:	mov	r3, #0
   2d7d8:	mov	r2, #4
   2d7dc:	ldr	r1, [pc, #16]	; 2d7f4 <fputs@plt+0x1c72c>
   2d7e0:	b	2d640 <fputs@plt+0x1c578>
   2d7e4:			; <UNDEFINED> instruction: 0x00072ab8
   2d7e8:	strdeq	r6, [r7], -r2
   2d7ec:	andeq	r6, r7, sl, ror #9
   2d7f0:	andeq	sl, r1, r4, lsl r0
   2d7f4:	andeq	r9, r7, sp, asr #18
   2d7f8:	push	{r1, r2, r3}
   2d7fc:	push	{r4, r5, r6, lr}
   2d800:	sub	sp, sp, #252	; 0xfc
   2d804:	ldr	r5, [pc, #124]	; 2d888 <fputs@plt+0x1c7c0>
   2d808:	ldr	r3, [r5, #256]	; 0x100
   2d80c:	cmp	r3, #0
   2d810:	beq	2d878 <fputs@plt+0x1c7b0>
   2d814:	add	r3, sp, #36	; 0x24
   2d818:	mov	r1, #210	; 0xd2
   2d81c:	add	r2, sp, #272	; 0x110
   2d820:	mov	r4, r0
   2d824:	str	r3, [sp, #12]
   2d828:	str	r3, [sp, #16]
   2d82c:	str	r1, [sp, #24]
   2d830:	mov	r3, #0
   2d834:	ldr	r1, [sp, #268]	; 0x10c
   2d838:	add	r0, sp, #8
   2d83c:	str	r2, [sp, #4]
   2d840:	str	r3, [sp, #8]
   2d844:	str	r3, [sp, #20]
   2d848:	str	r3, [sp, #28]
   2d84c:	strb	r3, [sp, #32]
   2d850:	strb	r3, [sp, #33]	; 0x21
   2d854:	bl	29f64 <fputs@plt+0x18e9c>
   2d858:	add	r0, sp, #8
   2d85c:	ldr	r6, [r5, #256]	; 0x100
   2d860:	ldr	r5, [r5, #260]	; 0x104
   2d864:	bl	1f950 <fputs@plt+0xe888>
   2d868:	mov	r1, r4
   2d86c:	mov	r2, r0
   2d870:	mov	r0, r5
   2d874:	blx	r6
   2d878:	add	sp, sp, #252	; 0xfc
   2d87c:	pop	{r4, r5, r6, lr}
   2d880:	add	sp, sp, #12
   2d884:	bx	lr
   2d888:	andeq	fp, r8, r0, lsr #2
   2d88c:	ldr	r3, [pc, #36]	; 2d8b8 <fputs@plt+0x1c7f0>
   2d890:	push	{r0, r1, r2, lr}
   2d894:	ldr	r2, [pc, #32]	; 2d8bc <fputs@plt+0x1c7f4>
   2d898:	str	r3, [sp]
   2d89c:	ldr	r1, [pc, #28]	; 2d8c0 <fputs@plt+0x1c7f8>
   2d8a0:	mov	r3, r0
   2d8a4:	mov	r0, #21
   2d8a8:	bl	2d7f8 <fputs@plt+0x1c730>
   2d8ac:	mov	r0, #21
   2d8b0:	add	sp, sp, #12
   2d8b4:	pop	{pc}		; (ldr pc, [sp], #4)
   2d8b8:	andeq	r6, r7, r3, ror r3
   2d8bc:	strdeq	r6, [r7], -r1
   2d8c0:	strdeq	r6, [r7], -r8
   2d8c4:	cmp	r0, #9
   2d8c8:	bls	2d8d4 <fputs@plt+0x1c80c>
   2d8cc:	ldr	r0, [pc, #60]	; 2d910 <fputs@plt+0x1c848>
   2d8d0:	b	2d88c <fputs@plt+0x1c7c4>
   2d8d4:	ldr	ip, [pc, #56]	; 2d914 <fputs@plt+0x1c84c>
   2d8d8:	push	{r4, r5, lr}
   2d8dc:	mov	r5, #0
   2d8e0:	ldr	lr, [ip, r0, lsl #2]
   2d8e4:	cmp	r3, #0
   2d8e8:	mov	r4, lr
   2d8ec:	movne	r3, #0
   2d8f0:	strd	r4, [r1]
   2d8f4:	add	r1, r0, #10
   2d8f8:	mov	r5, #0
   2d8fc:	ldr	r4, [ip, r1, lsl #2]
   2d900:	mov	r0, r3
   2d904:	strne	lr, [ip, r1, lsl #2]
   2d908:	strd	r4, [r2]
   2d90c:	pop	{r4, r5, pc}
   2d910:	andeq	r4, r0, r1, lsl #1
   2d914:	andeq	r1, r9, r0, lsr #15
   2d918:	push	{r4, r5, lr}
   2d91c:	sub	sp, sp, #20
   2d920:	mov	r5, r1
   2d924:	mov	r4, r2
   2d928:	mov	r1, sp
   2d92c:	add	r2, sp, #8
   2d930:	bl	2d8c4 <fputs@plt+0x1c7fc>
   2d934:	cmp	r0, #0
   2d938:	ldreq	r3, [sp]
   2d93c:	streq	r3, [r5]
   2d940:	ldreq	r3, [sp, #8]
   2d944:	streq	r3, [r4]
   2d948:	add	sp, sp, #20
   2d94c:	pop	{r4, r5, pc}
   2d950:	push	{r0, r1, r2, r3, r4, lr}
   2d954:	mov	r3, #0
   2d958:	mov	r1, sp
   2d95c:	add	r2, sp, #8
   2d960:	mov	r0, r3
   2d964:	bl	2d8c4 <fputs@plt+0x1c7fc>
   2d968:	ldrd	r0, [sp]
   2d96c:	add	sp, sp, #20
   2d970:	pop	{pc}		; (ldr pc, [sp], #4)
   2d974:	push	{r0, r1, r2, r3, r4, lr}
   2d978:	mov	r3, r0
   2d97c:	mov	r1, sp
   2d980:	add	r2, sp, #8
   2d984:	mov	r0, #0
   2d988:	bl	2d8c4 <fputs@plt+0x1c7fc>
   2d98c:	ldrd	r0, [sp, #8]
   2d990:	add	sp, sp, #20
   2d994:	pop	{pc}		; (ldr pc, [sp], #4)
   2d998:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2d99c:	mov	r6, r0
   2d9a0:	mov	r0, r1
   2d9a4:	mov	r7, r1
   2d9a8:	mov	fp, r2
   2d9ac:	mov	r8, r3
   2d9b0:	bl	1839c <fputs@plt+0x72d4>
   2d9b4:	add	r9, r6, #320	; 0x140
   2d9b8:	mov	r1, r7
   2d9bc:	mov	sl, r0
   2d9c0:	mov	r0, r9
   2d9c4:	bl	14ef8 <fputs@plt+0x3e30>
   2d9c8:	subs	r5, r0, #0
   2d9cc:	beq	2da08 <fputs@plt+0x1c940>
   2d9d0:	ldr	r0, [pc, #172]	; 2da84 <fputs@plt+0x1c9bc>
   2d9d4:	bl	2d88c <fputs@plt+0x1c7c4>
   2d9d8:	mov	r1, r0
   2d9dc:	mov	r0, r6
   2d9e0:	bl	23eb0 <fputs@plt+0x12de8>
   2d9e4:	ldr	r3, [sp, #40]	; 0x28
   2d9e8:	cmp	r0, #0
   2d9ec:	cmpne	r3, #0
   2d9f0:	mov	r4, r0
   2d9f4:	beq	2da00 <fputs@plt+0x1c938>
   2d9f8:	mov	r0, r8
   2d9fc:	blx	r3
   2da00:	mov	r0, r4
   2da04:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2da08:	add	r2, sl, #21
   2da0c:	mov	r3, #0
   2da10:	mov	r0, r6
   2da14:	bl	1ed14 <fputs@plt+0xdc4c>
   2da18:	subs	r4, r0, #0
   2da1c:	bne	2da28 <fputs@plt+0x1c960>
   2da20:	mov	r1, #0
   2da24:	b	2d9dc <fputs@plt+0x1c914>
   2da28:	add	r3, r4, #20
   2da2c:	add	r2, sl, #1
   2da30:	mov	r1, r7
   2da34:	mov	r0, r3
   2da38:	bl	10f3c <memcpy@plt>
   2da3c:	ldr	r2, [sp, #40]	; 0x28
   2da40:	str	fp, [r4]
   2da44:	str	r2, [r4, #12]
   2da48:	str	r8, [r4, #8]
   2da4c:	str	r5, [r4, #16]
   2da50:	mov	r2, r4
   2da54:	mov	r1, r0
   2da58:	str	r0, [r4, #4]
   2da5c:	mov	r0, r9
   2da60:	bl	1df64 <fputs@plt+0xce9c>
   2da64:	subs	r1, r0, #0
   2da68:	beq	2da20 <fputs@plt+0x1c958>
   2da6c:	mov	r0, r6
   2da70:	bl	1a2d0 <fputs@plt+0x9208>
   2da74:	mov	r0, r6
   2da78:	bl	1d524 <fputs@plt+0xc45c>
   2da7c:	mov	r1, r5
   2da80:	b	2d9dc <fputs@plt+0x1c914>
   2da84:	andeq	ip, r1, r7, lsr #31
   2da88:	mov	ip, #0
   2da8c:	push	{r0, r1, r2, lr}
   2da90:	str	ip, [sp]
   2da94:	bl	2d998 <fputs@plt+0x1c8d0>
   2da98:	add	sp, sp, #12
   2da9c:	pop	{pc}		; (ldr pc, [sp], #4)
   2daa0:	b	2d998 <fputs@plt+0x1c8d0>
   2daa4:	push	{r1, r2, r3}
   2daa8:	push	{r0, r1, r4, r5, lr}
   2daac:	add	r3, sp, #24
   2dab0:	ldr	r2, [sp, #20]
   2dab4:	mov	r5, r0
   2dab8:	cmp	r2, #1
   2dabc:	str	r3, [sp, #4]
   2dac0:	bne	2daf8 <fputs@plt+0x1ca30>
   2dac4:	ldr	r2, [r0, #336]	; 0x150
   2dac8:	cmp	r2, #0
   2dacc:	ldreq	r0, [pc, #72]	; 2db1c <fputs@plt+0x1ca54>
   2dad0:	beq	2dafc <fputs@plt+0x1ca34>
   2dad4:	ldr	r2, [r2]
   2dad8:	ldr	r3, [r3]
   2dadc:	mov	r4, #0
   2dae0:	strb	r3, [r2, #16]
   2dae4:	mov	r0, r4
   2dae8:	add	sp, sp, #8
   2daec:	pop	{r4, r5, lr}
   2daf0:	add	sp, sp, #12
   2daf4:	bx	lr
   2daf8:	ldr	r0, [pc, #32]	; 2db20 <fputs@plt+0x1ca58>
   2dafc:	bl	2d88c <fputs@plt+0x1c7c4>
   2db00:	cmp	r0, #0
   2db04:	mov	r4, r0
   2db08:	beq	2dae4 <fputs@plt+0x1ca1c>
   2db0c:	mov	r1, r0
   2db10:	mov	r0, r5
   2db14:	bl	23e7c <fputs@plt+0x12db4>
   2db18:	b	2dae4 <fputs@plt+0x1ca1c>
   2db1c:	andeq	sp, r1, sl, lsl r4
   2db20:	andeq	sp, r1, r2, lsr #8
   2db24:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2db28:	cmp	r2, #0
   2db2c:	ldr	r6, [pc, #236]	; 2dc20 <fputs@plt+0x1cb58>
   2db30:	ldr	r9, [pc, #236]	; 2dc24 <fputs@plt+0x1cb5c>
   2db34:	sub	sp, sp, #108	; 0x6c
   2db38:	mov	r8, r0
   2db3c:	mov	r7, r1
   2db40:	mov	r4, r2
   2db44:	movne	sl, r2
   2db48:	moveq	sl, #420	; 0x1a4
   2db4c:	orr	fp, r1, #524288	; 0x80000
   2db50:	ldr	r3, [r6, #276]	; 0x114
   2db54:	mov	r2, sl
   2db58:	mov	r1, fp
   2db5c:	mov	r0, r8
   2db60:	blx	r3
   2db64:	subs	r5, r0, #0
   2db68:	bge	2db88 <fputs@plt+0x1cac0>
   2db6c:	bl	110bc <__errno_location@plt>
   2db70:	ldr	r3, [r0]
   2db74:	cmp	r3, #4
   2db78:	beq	2db50 <fputs@plt+0x1ca88>
   2db7c:	mov	r0, r5
   2db80:	add	sp, sp, #108	; 0x6c
   2db84:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2db88:	cmp	r5, #2
   2db8c:	bgt	2dbd0 <fputs@plt+0x1cb08>
   2db90:	ldr	r3, [r6, #288]	; 0x120
   2db94:	blx	r3
   2db98:	mov	r3, r5
   2db9c:	mov	r2, r8
   2dba0:	mov	r1, r9
   2dba4:	mov	r0, #28
   2dba8:	bl	2d7f8 <fputs@plt+0x1c730>
   2dbac:	ldr	r3, [r6, #276]	; 0x114
   2dbb0:	mov	r2, r4
   2dbb4:	mov	r1, r7
   2dbb8:	ldr	r0, [pc, #104]	; 2dc28 <fputs@plt+0x1cb60>
   2dbbc:	blx	r3
   2dbc0:	cmp	r0, #0
   2dbc4:	bge	2db50 <fputs@plt+0x1ca88>
   2dbc8:	mvn	r5, #0
   2dbcc:	b	2db7c <fputs@plt+0x1cab4>
   2dbd0:	cmp	r4, #0
   2dbd4:	beq	2db7c <fputs@plt+0x1cab4>
   2dbd8:	ldr	r3, [r6, #336]	; 0x150
   2dbdc:	mov	r1, sp
   2dbe0:	blx	r3
   2dbe4:	cmp	r0, #0
   2dbe8:	bne	2db7c <fputs@plt+0x1cab4>
   2dbec:	ldrd	r2, [sp, #48]	; 0x30
   2dbf0:	orrs	r3, r2, r3
   2dbf4:	bne	2db7c <fputs@plt+0x1cab4>
   2dbf8:	ldr	r3, [sp, #16]
   2dbfc:	lsl	r3, r3, #23
   2dc00:	lsr	r3, r3, #23
   2dc04:	cmp	r4, r3
   2dc08:	beq	2db7c <fputs@plt+0x1cab4>
   2dc0c:	ldr	r3, [r6, #444]	; 0x1bc
   2dc10:	mov	r1, r4
   2dc14:	mov	r0, r5
   2dc18:	blx	r3
   2dc1c:	b	2db7c <fputs@plt+0x1cab4>
   2dc20:	andeq	fp, r8, r0, lsr #2
   2dc24:	andeq	r6, r7, r1, lsl r5
   2dc28:	andeq	r6, r7, ip, lsr r5
   2dc2c:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
   2dc30:	mov	r4, r2
   2dc34:	mov	r8, r1
   2dc38:	mov	r7, r3
   2dc3c:	mov	r5, r0
   2dc40:	bl	110bc <__errno_location@plt>
   2dc44:	ldr	r6, [r0]
   2dc48:	mov	r0, r6
   2dc4c:	bl	10de0 <strerror@plt>
   2dc50:	ldr	r3, [pc, #48]	; 2dc88 <fputs@plt+0x1cbc0>
   2dc54:	cmp	r4, #0
   2dc58:	moveq	r4, r3
   2dc5c:	str	r4, [sp, #4]
   2dc60:	str	r8, [sp]
   2dc64:	mov	r3, r6
   2dc68:	mov	r2, r7
   2dc6c:	ldr	r1, [pc, #24]	; 2dc8c <fputs@plt+0x1cbc4>
   2dc70:	str	r0, [sp, #8]
   2dc74:	mov	r0, r5
   2dc78:	bl	2d7f8 <fputs@plt+0x1c730>
   2dc7c:	mov	r0, r5
   2dc80:	add	sp, sp, #16
   2dc84:	pop	{r4, r5, r6, r7, r8, pc}
   2dc88:	andeq	r8, r7, r5, lsr #18
   2dc8c:	andeq	r6, r7, r6, asr #10
   2dc90:	cmp	r2, #0
   2dc94:	sbcs	r1, r3, #0
   2dc98:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2dc9c:	mov	r4, r0
   2dca0:	sub	sp, sp, #132	; 0x84
   2dca4:	bge	2dccc <fputs@plt+0x1cc04>
   2dca8:	ldr	r3, [pc, #320]	; 2ddf0 <fputs@plt+0x1cd28>
   2dcac:	add	r1, sp, #24
   2dcb0:	ldr	r0, [r0, #12]
   2dcb4:	ldr	r3, [r3, #336]	; 0x150
   2dcb8:	blx	r3
   2dcbc:	cmp	r0, #0
   2dcc0:	ldrne	r0, [pc, #300]	; 2ddf4 <fputs@plt+0x1cd2c>
   2dcc4:	bne	2dde0 <fputs@plt+0x1cd18>
   2dcc8:	ldrd	r2, [sp, #72]	; 0x48
   2dccc:	ldrd	r6, [r4, #64]	; 0x40
   2dcd0:	ldrd	r8, [r4, #48]	; 0x30
   2dcd4:	cmp	r2, r6
   2dcd8:	sbcs	r1, r3, r7
   2dcdc:	movlt	r7, r3
   2dce0:	movlt	r6, r2
   2dce4:	cmp	r9, r7
   2dce8:	cmpeq	r8, r6
   2dcec:	beq	2dddc <fputs@plt+0x1cd14>
   2dcf0:	ldr	sl, [r4, #72]	; 0x48
   2dcf4:	ldr	r3, [r4, #12]
   2dcf8:	cmp	sl, #0
   2dcfc:	str	r3, [sp, #20]
   2dd00:	ldr	r5, [pc, #232]	; 2ddf0 <fputs@plt+0x1cd28>
   2dd04:	ldrd	r2, [r4, #56]	; 0x38
   2dd08:	beq	2dde8 <fputs@plt+0x1cd20>
   2dd0c:	cmp	r9, r3
   2dd10:	cmpeq	r8, r2
   2dd14:	beq	2dd28 <fputs@plt+0x1cc60>
   2dd18:	ldr	r3, [r5, #552]	; 0x228
   2dd1c:	sub	r1, r2, r8
   2dd20:	add	r0, sl, r8
   2dd24:	blx	r3
   2dd28:	ldr	fp, [r5, #564]	; 0x234
   2dd2c:	mov	r3, #1
   2dd30:	mov	r2, r6
   2dd34:	mov	r1, r8
   2dd38:	mov	r0, sl
   2dd3c:	blx	fp
   2dd40:	sub	r3, r0, #1
   2dd44:	cmn	r3, #3
   2dd48:	mov	fp, r0
   2dd4c:	bls	2dd60 <fputs@plt+0x1cc98>
   2dd50:	ldr	r3, [r5, #552]	; 0x228
   2dd54:	mov	r1, r8
   2dd58:	mov	r0, sl
   2dd5c:	blx	r3
   2dd60:	cmp	fp, #0
   2dd64:	ldr	r8, [pc, #140]	; 2ddf8 <fputs@plt+0x1cd30>
   2dd68:	bne	2dd9c <fputs@plt+0x1ccd4>
   2dd6c:	mov	r2, #0
   2dd70:	mov	r3, #0
   2dd74:	mov	r1, r6
   2dd78:	strd	r2, [sp, #8]
   2dd7c:	ldr	r3, [sp, #20]
   2dd80:	mov	r0, #0
   2dd84:	str	r3, [sp]
   2dd88:	mov	r3, #1
   2dd8c:	ldr	r5, [r5, #540]	; 0x21c
   2dd90:	mov	r2, r3
   2dd94:	blx	r5
   2dd98:	mov	fp, r0
   2dd9c:	cmn	fp, #1
   2dda0:	bne	2ddd0 <fputs@plt+0x1cd08>
   2dda4:	ldr	r2, [r4, #32]
   2dda8:	ldr	r3, [pc, #76]	; 2ddfc <fputs@plt+0x1cd34>
   2ddac:	mov	r1, r8
   2ddb0:	mov	r0, #0
   2ddb4:	bl	2dc2c <fputs@plt+0x1cb64>
   2ddb8:	mov	r2, #0
   2ddbc:	mov	fp, r2
   2ddc0:	mov	r6, r2
   2ddc4:	mov	r7, r2
   2ddc8:	str	r2, [r4, #64]	; 0x40
   2ddcc:	str	r2, [r4, #68]	; 0x44
   2ddd0:	str	fp, [r4, #72]	; 0x48
   2ddd4:	strd	r6, [r4, #56]	; 0x38
   2ddd8:	strd	r6, [r4, #48]	; 0x30
   2dddc:	mov	r0, #0
   2dde0:	add	sp, sp, #132	; 0x84
   2dde4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2dde8:	ldr	r8, [pc, #16]	; 2de00 <fputs@plt+0x1cd38>
   2ddec:	b	2dd6c <fputs@plt+0x1cca4>
   2ddf0:	andeq	fp, r8, r0, lsr #2
   2ddf4:	andeq	r0, r0, sl, lsl #14
   2ddf8:	andeq	r6, r7, r5, ror #10
   2ddfc:	andeq	r7, r0, fp, lsr #28
   2de00:	andeq	r6, r7, ip, ror #10
   2de04:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2de08:	mov	r1, #0
   2de0c:	ldrd	r8, [r0, #64]	; 0x40
   2de10:	ldr	r5, [sp, #36]	; 0x24
   2de14:	cmp	r8, #1
   2de18:	str	r1, [r5]
   2de1c:	sbcs	r1, r9, #0
   2de20:	bge	2de2c <fputs@plt+0x1cd64>
   2de24:	mov	r0, #0
   2de28:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2de2c:	mov	r7, r3
   2de30:	ldr	r3, [r0, #72]	; 0x48
   2de34:	mov	r4, r0
   2de38:	cmp	r3, #0
   2de3c:	mov	r6, r2
   2de40:	beq	2de7c <fputs@plt+0x1cdb4>
   2de44:	ldr	r3, [sp, #32]
   2de48:	adds	r0, r6, r3
   2de4c:	adc	r1, r7, r3, asr #31
   2de50:	ldrd	r2, [r4, #48]	; 0x30
   2de54:	cmp	r2, r0
   2de58:	sbcs	r3, r3, r1
   2de5c:	blt	2de24 <fputs@plt+0x1cd5c>
   2de60:	ldr	r3, [r4, #72]	; 0x48
   2de64:	add	r2, r3, r6
   2de68:	ldr	r3, [r4, #44]	; 0x2c
   2de6c:	str	r2, [r5]
   2de70:	add	r3, r3, #1
   2de74:	str	r3, [r4, #44]	; 0x2c
   2de78:	b	2de24 <fputs@plt+0x1cd5c>
   2de7c:	ldr	r3, [r0, #44]	; 0x2c
   2de80:	cmp	r3, #0
   2de84:	bgt	2de44 <fputs@plt+0x1cd7c>
   2de88:	mvn	r2, #0
   2de8c:	mvn	r3, #0
   2de90:	bl	2dc90 <fputs@plt+0x1cbc8>
   2de94:	cmp	r0, #0
   2de98:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   2de9c:	b	2de44 <fputs@plt+0x1cd7c>
   2dea0:	ldr	r3, [pc, #60]	; 2dee4 <fputs@plt+0x1ce1c>
   2dea4:	push	{r4, r5, r6, lr}
   2dea8:	mov	r4, r0
   2deac:	ldr	r3, [r3, #288]	; 0x120
   2deb0:	mov	r0, r1
   2deb4:	mov	r5, r2
   2deb8:	blx	r3
   2debc:	cmp	r0, #0
   2dec0:	popeq	{r4, r5, r6, pc}
   2dec4:	cmp	r4, #0
   2dec8:	moveq	r2, r4
   2decc:	ldrne	r2, [r4, #32]
   2ded0:	mov	r3, r5
   2ded4:	ldr	r1, [pc, #12]	; 2dee8 <fputs@plt+0x1ce20>
   2ded8:	ldr	r0, [pc, #12]	; 2deec <fputs@plt+0x1ce24>
   2dedc:	pop	{r4, r5, r6, lr}
   2dee0:	b	2dc2c <fputs@plt+0x1cb64>
   2dee4:	andeq	fp, r8, r0, lsr #2
   2dee8:	andeq	r6, r7, r1, ror r5
   2deec:	andeq	r1, r0, sl
   2def0:	ldr	r3, [r0, #8]
   2def4:	push	{r4, r5, r6, r7, r8, lr}
   2def8:	ldr	r4, [r3, #28]
   2defc:	cmp	r4, #0
   2df00:	popeq	{r4, r5, r6, r7, r8, pc}
   2df04:	ldr	r5, [r4, #28]
   2df08:	cmp	r5, #0
   2df0c:	popne	{r4, r5, r6, r7, r8, pc}
   2df10:	mov	r6, r0
   2df14:	bl	14fd8 <fputs@plt+0x3f10>
   2df18:	ldr	r8, [pc, #128]	; 2dfa0 <fputs@plt+0x1ced8>
   2df1c:	mov	r7, r0
   2df20:	ldrh	r3, [r4, #20]
   2df24:	cmp	r5, r3
   2df28:	blt	2df6c <fputs@plt+0x1cea4>
   2df2c:	ldr	r0, [r4, #24]
   2df30:	bl	1a014 <fputs@plt+0x8f4c>
   2df34:	ldr	r1, [r4, #12]
   2df38:	cmp	r1, #0
   2df3c:	blt	2df54 <fputs@plt+0x1ce8c>
   2df40:	ldr	r2, [pc, #92]	; 2dfa4 <fputs@plt+0x1cedc>
   2df44:	mov	r0, r6
   2df48:	bl	2dea0 <fputs@plt+0x1cdd8>
   2df4c:	mvn	r3, #0
   2df50:	str	r3, [r4, #12]
   2df54:	ldr	r3, [r4]
   2df58:	mov	r2, #0
   2df5c:	mov	r0, r4
   2df60:	str	r2, [r3, #28]
   2df64:	pop	{r4, r5, r6, r7, r8, lr}
   2df68:	b	1a014 <fputs@plt+0x8f4c>
   2df6c:	ldr	r3, [r4, #12]
   2df70:	cmp	r3, #0
   2df74:	ldr	r3, [r4, #24]
   2df78:	blt	2df94 <fputs@plt+0x1cecc>
   2df7c:	ldr	r0, [r3, r5, lsl #2]
   2df80:	ldr	r1, [r4, #16]
   2df84:	ldr	r3, [r8, #552]	; 0x228
   2df88:	blx	r3
   2df8c:	add	r5, r5, r7
   2df90:	b	2df20 <fputs@plt+0x1ce58>
   2df94:	ldr	r0, [r3, r5, lsl #2]
   2df98:	bl	1a014 <fputs@plt+0x8f4c>
   2df9c:	b	2df8c <fputs@plt+0x1cec4>
   2dfa0:	andeq	fp, r8, r0, lsr #2
   2dfa4:	ldrdeq	r7, [r0], -r1
   2dfa8:	ldr	r3, [r0, #36]	; 0x24
   2dfac:	cmp	r3, #0
   2dfb0:	beq	2e040 <fputs@plt+0x1cf78>
   2dfb4:	push	{r4, r5, r6, lr}
   2dfb8:	ldr	r4, [r3]
   2dfbc:	add	ip, r4, #32
   2dfc0:	ldr	r2, [r4, #32]
   2dfc4:	cmp	r3, r2
   2dfc8:	bne	2e034 <fputs@plt+0x1cf6c>
   2dfcc:	ldr	r2, [r3, #4]
   2dfd0:	mov	r5, r0
   2dfd4:	str	r2, [ip]
   2dfd8:	mov	r0, r3
   2dfdc:	mov	r6, r1
   2dfe0:	bl	1a014 <fputs@plt+0x8f4c>
   2dfe4:	mov	r3, #0
   2dfe8:	str	r3, [r5, #36]	; 0x24
   2dfec:	ldr	r3, [r4, #28]
   2dff0:	sub	r3, r3, #1
   2dff4:	cmp	r3, #0
   2dff8:	str	r3, [r4, #28]
   2dffc:	bne	2e02c <fputs@plt+0x1cf64>
   2e000:	cmp	r6, #0
   2e004:	beq	2e024 <fputs@plt+0x1cf5c>
   2e008:	ldr	r3, [r4, #12]
   2e00c:	cmp	r3, #0
   2e010:	blt	2e024 <fputs@plt+0x1cf5c>
   2e014:	ldr	r3, [pc, #44]	; 2e048 <fputs@plt+0x1cf80>
   2e018:	ldr	r0, [r4, #8]
   2e01c:	ldr	r3, [r3, #468]	; 0x1d4
   2e020:	blx	r3
   2e024:	mov	r0, r5
   2e028:	bl	2def0 <fputs@plt+0x1ce28>
   2e02c:	mov	r0, #0
   2e030:	pop	{r4, r5, r6, pc}
   2e034:	add	ip, r2, #4
   2e038:	ldr	r2, [r2, #4]
   2e03c:	b	2dfc4 <fputs@plt+0x1cefc>
   2e040:	mov	r0, #0
   2e044:	bx	lr
   2e048:	andeq	fp, r8, r0, lsr #2
   2e04c:	push	{r4, lr}
   2e050:	mov	r4, r0
   2e054:	bl	15000 <fputs@plt+0x3f38>
   2e058:	ldr	r1, [r4, #12]
   2e05c:	cmp	r1, #0
   2e060:	blt	2e078 <fputs@plt+0x1cfb0>
   2e064:	ldr	r2, [pc, #44]	; 2e098 <fputs@plt+0x1cfd0>
   2e068:	mov	r0, r4
   2e06c:	bl	2dea0 <fputs@plt+0x1cdd8>
   2e070:	mvn	r3, #0
   2e074:	str	r3, [r4, #12]
   2e078:	ldr	r0, [r4, #28]
   2e07c:	bl	1a014 <fputs@plt+0x8f4c>
   2e080:	mov	r2, #80	; 0x50
   2e084:	mov	r1, #0
   2e088:	mov	r0, r4
   2e08c:	bl	10eac <memset@plt>
   2e090:	mov	r0, #0
   2e094:	pop	{r4, pc}
   2e098:	andeq	r7, r0, r4, lsl #6
   2e09c:	push	{r4, lr}
   2e0a0:	mov	r4, r0
   2e0a4:	mov	r1, #0
   2e0a8:	bl	1cdf4 <fputs@plt+0xbd2c>
   2e0ac:	ldr	r0, [r4, #24]
   2e0b0:	bl	1a014 <fputs@plt+0x8f4c>
   2e0b4:	mov	r0, r4
   2e0b8:	pop	{r4, lr}
   2e0bc:	b	2e04c <fputs@plt+0x1cf84>
   2e0c0:	b	2e04c <fputs@plt+0x1cf84>
   2e0c4:	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   2e0c8:	mov	r5, r2
   2e0cc:	mov	r4, r1
   2e0d0:	mov	r2, r1
   2e0d4:	mov	r0, r5
   2e0d8:	mov	r1, #0
   2e0dc:	bl	10eac <memset@plt>
   2e0e0:	bl	1102c <getpid@plt>
   2e0e4:	ldr	r7, [pc, #132]	; 2e170 <fputs@plt+0x1d0a8>
   2e0e8:	mov	r2, #0
   2e0ec:	mov	r1, r2
   2e0f0:	str	r0, [r7, #348]	; 0x15c
   2e0f4:	ldr	r0, [pc, #120]	; 2e174 <fputs@plt+0x1d0ac>
   2e0f8:	bl	2db24 <fputs@plt+0x1ca5c>
   2e0fc:	subs	r6, r0, #0
   2e100:	ldrge	r7, [pc, #112]	; 2e178 <fputs@plt+0x1d0b0>
   2e104:	bge	2e130 <fputs@plt+0x1d068>
   2e108:	add	r0, sp, #4
   2e10c:	bl	10f9c <time@plt>
   2e110:	ldr	r3, [sp, #4]
   2e114:	mov	r4, #8
   2e118:	str	r3, [r5]
   2e11c:	ldr	r3, [r7, #348]	; 0x15c
   2e120:	str	r3, [r5, #4]
   2e124:	mov	r0, r4
   2e128:	add	sp, sp, #12
   2e12c:	pop	{r4, r5, r6, r7, pc}
   2e130:	mov	r2, r4
   2e134:	mov	r1, r5
   2e138:	mov	r0, r6
   2e13c:	ldr	r3, [r7, #372]	; 0x174
   2e140:	blx	r3
   2e144:	cmp	r0, #0
   2e148:	bge	2e15c <fputs@plt+0x1d094>
   2e14c:	bl	110bc <__errno_location@plt>
   2e150:	ldr	r3, [r0]
   2e154:	cmp	r3, #4
   2e158:	beq	2e130 <fputs@plt+0x1d068>
   2e15c:	ldr	r2, [pc, #24]	; 2e17c <fputs@plt+0x1d0b4>
   2e160:	mov	r1, r6
   2e164:	mov	r0, #0
   2e168:	bl	2dea0 <fputs@plt+0x1cdd8>
   2e16c:	b	2e124 <fputs@plt+0x1d05c>
   2e170:	andeq	r1, r9, r0, lsr #15
   2e174:	andeq	r6, r7, r7, ror r5
   2e178:	andeq	fp, r8, r0, lsr #2
   2e17c:	andeq	r8, r0, fp, lsl #7
   2e180:	push	{r4, r5, r6, r7, r8, lr}
   2e184:	mov	r6, r0
   2e188:	ldr	r5, [r0, #8]
   2e18c:	ldr	r7, [pc, #52]	; 2e1c8 <fputs@plt+0x1d100>
   2e190:	ldr	r4, [r5, #36]	; 0x24
   2e194:	cmp	r4, #0
   2e198:	bne	2e1a4 <fputs@plt+0x1d0dc>
   2e19c:	str	r4, [r5, #36]	; 0x24
   2e1a0:	pop	{r4, r5, r6, r7, r8, pc}
   2e1a4:	ldr	r1, [r4]
   2e1a8:	ldr	r8, [r4, #8]
   2e1ac:	mov	r2, r7
   2e1b0:	mov	r0, r6
   2e1b4:	bl	2dea0 <fputs@plt+0x1cdd8>
   2e1b8:	mov	r0, r4
   2e1bc:	bl	1a014 <fputs@plt+0x8f4c>
   2e1c0:	mov	r4, r8
   2e1c4:	b	2e194 <fputs@plt+0x1d0cc>
   2e1c8:	andeq	r7, r0, ip, lsr #32
   2e1cc:	push	{r4, r5, r6, r7, lr}
   2e1d0:	sub	sp, sp, #36	; 0x24
   2e1d4:	ldrb	r3, [r0, #16]
   2e1d8:	cmp	r1, r3
   2e1dc:	bge	2e2b8 <fputs@plt+0x1d1f0>
   2e1e0:	cmp	r3, #1
   2e1e4:	mov	r4, r0
   2e1e8:	mov	r5, r1
   2e1ec:	ldr	r7, [r0, #8]
   2e1f0:	bls	2e2ac <fputs@plt+0x1d1e4>
   2e1f4:	cmp	r1, #1
   2e1f8:	ldr	r6, [pc, #332]	; 2e34c <fputs@plt+0x1d284>
   2e1fc:	bne	2e254 <fputs@plt+0x1d18c>
   2e200:	ldr	r2, [r6, #608]	; 0x260
   2e204:	mov	r3, #0
   2e208:	add	r2, r2, #2
   2e20c:	strh	r3, [sp]
   2e210:	strh	r3, [sp, #2]
   2e214:	asr	r3, r2, #31
   2e218:	mov	r1, sp
   2e21c:	strd	r2, [sp, #8]
   2e220:	ldr	r2, [pc, #296]	; 2e350 <fputs@plt+0x1d288>
   2e224:	mov	r3, #0
   2e228:	strd	r2, [sp, #16]
   2e22c:	bl	1a708 <fputs@plt+0x9640>
   2e230:	cmp	r0, #0
   2e234:	beq	2e254 <fputs@plt+0x1d18c>
   2e238:	bl	110bc <__errno_location@plt>
   2e23c:	ldr	r6, [pc, #272]	; 2e354 <fputs@plt+0x1d28c>
   2e240:	ldr	r3, [r0]
   2e244:	str	r3, [r4, #20]
   2e248:	mov	r0, r6
   2e24c:	add	sp, sp, #36	; 0x24
   2e250:	pop	{r4, r5, r6, r7, pc}
   2e254:	ldr	r2, [r6, #608]	; 0x260
   2e258:	mov	r3, #2
   2e25c:	strh	r3, [sp]
   2e260:	mov	r3, #0
   2e264:	strh	r3, [sp, #2]
   2e268:	asr	r3, r2, #31
   2e26c:	mov	r1, sp
   2e270:	strd	r2, [sp, #8]
   2e274:	mov	r3, #0
   2e278:	mov	r2, #2
   2e27c:	mov	r0, r4
   2e280:	strd	r2, [sp, #16]
   2e284:	bl	1a708 <fputs@plt+0x9640>
   2e288:	cmp	r0, #0
   2e28c:	moveq	r3, #1
   2e290:	strbeq	r3, [r7, #20]
   2e294:	beq	2e2ac <fputs@plt+0x1d1e4>
   2e298:	bl	110bc <__errno_location@plt>
   2e29c:	ldr	r6, [pc, #180]	; 2e358 <fputs@plt+0x1d290>
   2e2a0:	ldr	r3, [r0]
   2e2a4:	str	r3, [r4, #20]
   2e2a8:	b	2e248 <fputs@plt+0x1d180>
   2e2ac:	cmp	r5, #0
   2e2b0:	beq	2e2c0 <fputs@plt+0x1d1f8>
   2e2b4:	strb	r5, [r4, #16]
   2e2b8:	mov	r6, #0
   2e2bc:	b	2e248 <fputs@plt+0x1d180>
   2e2c0:	ldr	r3, [r7, #16]
   2e2c4:	sub	r3, r3, #1
   2e2c8:	cmp	r3, #0
   2e2cc:	str	r3, [r7, #16]
   2e2d0:	movne	r6, r5
   2e2d4:	bne	2e324 <fputs@plt+0x1d25c>
   2e2d8:	mov	r3, #2
   2e2dc:	mov	r2, #0
   2e2e0:	strh	r3, [sp]
   2e2e4:	mov	r3, #0
   2e2e8:	mov	r1, sp
   2e2ec:	mov	r0, r4
   2e2f0:	strh	r5, [sp, #2]
   2e2f4:	strd	r2, [sp, #16]
   2e2f8:	strd	r2, [sp, #8]
   2e2fc:	bl	1a708 <fputs@plt+0x9640>
   2e300:	subs	r6, r0, #0
   2e304:	strbeq	r5, [r7, #20]
   2e308:	beq	2e324 <fputs@plt+0x1d25c>
   2e30c:	bl	110bc <__errno_location@plt>
   2e310:	ldr	r6, [pc, #64]	; 2e358 <fputs@plt+0x1d290>
   2e314:	ldr	r3, [r0]
   2e318:	str	r3, [r4, #20]
   2e31c:	strb	r5, [r7, #20]
   2e320:	strb	r5, [r4, #16]
   2e324:	ldr	r3, [r7, #32]
   2e328:	sub	r3, r3, #1
   2e32c:	cmp	r3, #0
   2e330:	str	r3, [r7, #32]
   2e334:	bne	2e340 <fputs@plt+0x1d278>
   2e338:	mov	r0, r4
   2e33c:	bl	2e180 <fputs@plt+0x1d0b8>
   2e340:	cmp	r6, #0
   2e344:	beq	2e2b4 <fputs@plt+0x1d1ec>
   2e348:	b	2e248 <fputs@plt+0x1d180>
   2e34c:	andeq	fp, r8, r0, lsr #2
   2e350:	strdeq	r0, [r0], -lr
   2e354:	andeq	r0, r0, sl, lsl #18
   2e358:	andeq	r0, r0, sl, lsl #16
   2e35c:	push	{r0, r1, r2, r4, r5, lr}
   2e360:	mov	r4, r0
   2e364:	ldr	r0, [r0, #12]
   2e368:	bl	10eb8 <fsync@plt>
   2e36c:	subs	r5, r0, #0
   2e370:	beq	2e3a4 <fputs@plt+0x1d2dc>
   2e374:	bl	110bc <__errno_location@plt>
   2e378:	ldr	r2, [r4, #32]
   2e37c:	ldr	r1, [pc, #112]	; 2e3f4 <fputs@plt+0x1d32c>
   2e380:	ldr	r3, [r0]
   2e384:	ldr	r0, [pc, #108]	; 2e3f8 <fputs@plt+0x1d330>
   2e388:	str	r3, [r4, #20]
   2e38c:	ldr	r3, [pc, #104]	; 2e3fc <fputs@plt+0x1d334>
   2e390:	bl	2dc2c <fputs@plt+0x1cb64>
   2e394:	mov	r5, r0
   2e398:	mov	r0, r5
   2e39c:	add	sp, sp, #12
   2e3a0:	pop	{r4, r5, pc}
   2e3a4:	ldrh	r3, [r4, #18]
   2e3a8:	tst	r3, #8
   2e3ac:	beq	2e398 <fputs@plt+0x1d2d0>
   2e3b0:	ldr	r3, [pc, #72]	; 2e400 <fputs@plt+0x1d338>
   2e3b4:	add	r1, sp, #4
   2e3b8:	ldr	r0, [r4, #32]
   2e3bc:	ldr	r3, [r3, #480]	; 0x1e0
   2e3c0:	blx	r3
   2e3c4:	cmp	r0, #0
   2e3c8:	bne	2e3e4 <fputs@plt+0x1d31c>
   2e3cc:	ldr	r0, [sp, #4]
   2e3d0:	bl	10eb8 <fsync@plt>
   2e3d4:	ldr	r2, [pc, #40]	; 2e404 <fputs@plt+0x1d33c>
   2e3d8:	ldr	r1, [sp, #4]
   2e3dc:	mov	r0, r4
   2e3e0:	bl	2dea0 <fputs@plt+0x1cdd8>
   2e3e4:	ldrh	r3, [r4, #18]
   2e3e8:	bic	r3, r3, #8
   2e3ec:	strh	r3, [r4, #18]
   2e3f0:	b	2e398 <fputs@plt+0x1d2d0>
   2e3f4:	andeq	r6, r7, r4, lsl #11
   2e3f8:	andeq	r0, r0, sl, lsl #8
   2e3fc:	andeq	r7, r0, r4, ror #18
   2e400:	andeq	fp, r8, r0, lsr #2
   2e404:	andeq	r7, r0, r2, ror r9
   2e408:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2e40c:	mov	r6, r0
   2e410:	ldr	r7, [r0, #40]	; 0x28
   2e414:	mov	r4, r2
   2e418:	cmp	r7, #0
   2e41c:	mov	r5, r3
   2e420:	ble	2e458 <fputs@plt+0x1d390>
   2e424:	asr	r9, r7, #31
   2e428:	adds	r0, r2, r7
   2e42c:	adc	r1, r3, r9
   2e430:	subs	r0, r0, #1
   2e434:	mov	r2, r7
   2e438:	mov	r3, r9
   2e43c:	sbc	r1, r1, #0
   2e440:	bl	704fc <fputs@plt+0x5f434>
   2e444:	mov	r8, r7
   2e448:	mul	r1, r7, r1
   2e44c:	umull	r4, r5, r7, r0
   2e450:	mla	r1, r0, r9, r1
   2e454:	add	r5, r1, r5
   2e458:	mov	r2, r4
   2e45c:	mov	r3, r5
   2e460:	ldr	r0, [r6, #12]
   2e464:	bl	19220 <fputs@plt+0x8158>
   2e468:	cmp	r0, #0
   2e46c:	beq	2e494 <fputs@plt+0x1d3cc>
   2e470:	bl	110bc <__errno_location@plt>
   2e474:	ldr	r2, [r6, #32]
   2e478:	ldr	r1, [pc, #44]	; 2e4ac <fputs@plt+0x1d3e4>
   2e47c:	ldr	r3, [r0]
   2e480:	ldr	r0, [pc, #40]	; 2e4b0 <fputs@plt+0x1d3e8>
   2e484:	str	r3, [r6, #20]
   2e488:	ldr	r3, [pc, #36]	; 2e4b4 <fputs@plt+0x1d3ec>
   2e48c:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   2e490:	b	2dc2c <fputs@plt+0x1cb64>
   2e494:	ldrd	r2, [r6, #48]	; 0x30
   2e498:	cmp	r4, r2
   2e49c:	sbcs	r3, r5, r3
   2e4a0:	popge	{r4, r5, r6, r7, r8, r9, sl, pc}
   2e4a4:	strd	r4, [r6, #48]	; 0x30
   2e4a8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2e4ac:	andeq	r6, r7, pc, lsl #11
   2e4b0:	andeq	r0, r0, sl, lsl #12
   2e4b4:	muleq	r0, r1, r9
   2e4b8:	push	{r0, r1, r4, r5, r6, lr}
   2e4bc:	mov	r0, r1
   2e4c0:	ldr	r6, [pc, #172]	; 2e574 <fputs@plt+0x1d4ac>
   2e4c4:	mov	r5, r1
   2e4c8:	mov	r4, r2
   2e4cc:	ldr	r3, [r6, #468]	; 0x1d4
   2e4d0:	blx	r3
   2e4d4:	cmn	r0, #1
   2e4d8:	bne	2e514 <fputs@plt+0x1d44c>
   2e4dc:	bl	110bc <__errno_location@plt>
   2e4e0:	ldr	r3, [r0]
   2e4e4:	cmp	r3, #2
   2e4e8:	ldreq	r4, [pc, #136]	; 2e578 <fputs@plt+0x1d4b0>
   2e4ec:	beq	2e508 <fputs@plt+0x1d440>
   2e4f0:	ldr	r3, [pc, #132]	; 2e57c <fputs@plt+0x1d4b4>
   2e4f4:	mov	r2, r5
   2e4f8:	ldr	r1, [pc, #128]	; 2e580 <fputs@plt+0x1d4b8>
   2e4fc:	ldr	r0, [pc, #128]	; 2e584 <fputs@plt+0x1d4bc>
   2e500:	bl	2dc2c <fputs@plt+0x1cb64>
   2e504:	mov	r4, r0
   2e508:	mov	r0, r4
   2e50c:	add	sp, sp, #8
   2e510:	pop	{r4, r5, r6, pc}
   2e514:	ands	r4, r4, #1
   2e518:	beq	2e508 <fputs@plt+0x1d440>
   2e51c:	ldr	r3, [r6, #480]	; 0x1e0
   2e520:	add	r1, sp, #4
   2e524:	mov	r0, r5
   2e528:	blx	r3
   2e52c:	cmp	r0, #0
   2e530:	movne	r4, #0
   2e534:	bne	2e508 <fputs@plt+0x1d440>
   2e538:	ldr	r0, [sp, #4]
   2e53c:	bl	10eb8 <fsync@plt>
   2e540:	subs	r4, r0, #0
   2e544:	beq	2e560 <fputs@plt+0x1d498>
   2e548:	ldr	r3, [pc, #56]	; 2e588 <fputs@plt+0x1d4c0>
   2e54c:	mov	r2, r5
   2e550:	ldr	r1, [pc, #52]	; 2e58c <fputs@plt+0x1d4c4>
   2e554:	ldr	r0, [pc, #52]	; 2e590 <fputs@plt+0x1d4c8>
   2e558:	bl	2dc2c <fputs@plt+0x1cb64>
   2e55c:	mov	r4, r0
   2e560:	ldr	r2, [pc, #44]	; 2e594 <fputs@plt+0x1d4cc>
   2e564:	ldr	r1, [sp, #4]
   2e568:	mov	r0, #0
   2e56c:	bl	2dea0 <fputs@plt+0x1cdd8>
   2e570:	b	2e508 <fputs@plt+0x1d440>
   2e574:	andeq	fp, r8, r0, lsr #2
   2e578:	andeq	r1, r0, sl, lsl #14
   2e57c:	andeq	r8, r0, ip, ror r2
   2e580:	muleq	r7, r9, r5
   2e584:	andeq	r0, r0, sl, lsl #20
   2e588:	andeq	r8, r0, r6, lsl #5
   2e58c:	andeq	r6, r7, r9, lsl #11
   2e590:	andeq	r0, r0, sl, lsl #10
   2e594:	andeq	r8, r0, r8, lsl #5
   2e598:	ldrh	r3, [r0, #18]
   2e59c:	tst	r3, #128	; 0x80
   2e5a0:	bxne	lr
   2e5a4:	ldr	r3, [pc, #116]	; 2e620 <fputs@plt+0x1d558>
   2e5a8:	push	{r4, lr}
   2e5ac:	sub	sp, sp, #104	; 0x68
   2e5b0:	mov	r4, r0
   2e5b4:	mov	r1, sp
   2e5b8:	ldr	r3, [r3, #336]	; 0x150
   2e5bc:	ldr	r0, [r0, #12]
   2e5c0:	blx	r3
   2e5c4:	cmp	r0, #0
   2e5c8:	ldrne	r2, [r4, #32]
   2e5cc:	ldrne	r1, [pc, #80]	; 2e624 <fputs@plt+0x1d55c>
   2e5d0:	bne	2e610 <fputs@plt+0x1d548>
   2e5d4:	ldr	r3, [sp, #20]
   2e5d8:	cmp	r3, #0
   2e5dc:	ldreq	r2, [r4, #32]
   2e5e0:	ldreq	r1, [pc, #64]	; 2e628 <fputs@plt+0x1d560>
   2e5e4:	beq	2e610 <fputs@plt+0x1d548>
   2e5e8:	cmp	r3, #1
   2e5ec:	ldrhi	r2, [r4, #32]
   2e5f0:	ldrhi	r1, [pc, #52]	; 2e62c <fputs@plt+0x1d564>
   2e5f4:	bhi	2e610 <fputs@plt+0x1d548>
   2e5f8:	mov	r0, r4
   2e5fc:	bl	14f14 <fputs@plt+0x3e4c>
   2e600:	cmp	r0, #0
   2e604:	beq	2e618 <fputs@plt+0x1d550>
   2e608:	ldr	r2, [r4, #32]
   2e60c:	ldr	r1, [pc, #28]	; 2e630 <fputs@plt+0x1d568>
   2e610:	mov	r0, #28
   2e614:	bl	2d7f8 <fputs@plt+0x1c730>
   2e618:	add	sp, sp, #104	; 0x68
   2e61c:	pop	{r4, pc}
   2e620:	andeq	fp, r8, r0, lsr #2
   2e624:	andeq	r6, r7, r0, lsr #11
   2e628:			; <UNDEFINED> instruction: 0x000765b8
   2e62c:	ldrdeq	r6, [r7], -r5
   2e630:	strdeq	r6, [r7], -r0
   2e634:	push	{r4, r5, r6, lr}
   2e638:	mov	r5, r0
   2e63c:	bl	2e598 <fputs@plt+0x1d4d0>
   2e640:	mov	r1, #0
   2e644:	mov	r0, r5
   2e648:	bl	2e1cc <fputs@plt+0x1d104>
   2e64c:	ldr	r4, [r5, #8]
   2e650:	cmp	r4, #0
   2e654:	beq	2e6cc <fputs@plt+0x1d604>
   2e658:	ldr	r3, [r4, #32]
   2e65c:	cmp	r3, #0
   2e660:	beq	2e684 <fputs@plt+0x1d5bc>
   2e664:	ldr	r3, [r5, #28]
   2e668:	ldr	r2, [r4, #36]	; 0x24
   2e66c:	str	r2, [r3, #8]
   2e670:	str	r3, [r4, #36]	; 0x24
   2e674:	mvn	r3, #0
   2e678:	str	r3, [r5, #12]
   2e67c:	mov	r3, #0
   2e680:	str	r3, [r5, #28]
   2e684:	ldr	r3, [r4, #24]
   2e688:	sub	r3, r3, #1
   2e68c:	cmp	r3, #0
   2e690:	str	r3, [r4, #24]
   2e694:	bne	2e6cc <fputs@plt+0x1d604>
   2e698:	mov	r0, r5
   2e69c:	bl	2e180 <fputs@plt+0x1d0b8>
   2e6a0:	ldr	r3, [r4, #44]	; 0x2c
   2e6a4:	ldr	r2, [r4, #40]	; 0x28
   2e6a8:	cmp	r3, #0
   2e6ac:	strne	r2, [r3, #40]	; 0x28
   2e6b0:	ldreq	r1, [pc, #32]	; 2e6d8 <fputs@plt+0x1d610>
   2e6b4:	mov	r0, r4
   2e6b8:	streq	r2, [r1, #352]	; 0x160
   2e6bc:	ldr	r2, [r4, #40]	; 0x28
   2e6c0:	cmp	r2, #0
   2e6c4:	strne	r3, [r2, #44]	; 0x2c
   2e6c8:	bl	1a014 <fputs@plt+0x8f4c>
   2e6cc:	mov	r0, r5
   2e6d0:	pop	{r4, r5, r6, lr}
   2e6d4:	b	2e04c <fputs@plt+0x1cf84>
   2e6d8:	andeq	r1, r9, r0, lsr #15
   2e6dc:	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   2e6e0:	mov	r5, r0
   2e6e4:	mov	r6, r2
   2e6e8:	mov	r7, r3
   2e6ec:	bl	13e4c <fputs@plt+0x2d84>
   2e6f0:	mov	r1, sp
   2e6f4:	ldr	r0, [r5, #8]
   2e6f8:	bl	13d70 <fputs@plt+0x2ca8>
   2e6fc:	subs	r4, r0, #0
   2e700:	bne	2e728 <fputs@plt+0x1d660>
   2e704:	ldrd	r0, [sp]
   2e708:	cmp	r6, r0
   2e70c:	sbcs	r3, r7, r1
   2e710:	bge	2e728 <fputs@plt+0x1d660>
   2e714:	mov	r2, r6
   2e718:	mov	r3, r7
   2e71c:	ldr	r0, [r5, #8]
   2e720:	bl	13d58 <fputs@plt+0x2c90>
   2e724:	mov	r4, r0
   2e728:	bl	13e64 <fputs@plt+0x2d9c>
   2e72c:	cmp	r4, #0
   2e730:	beq	2e744 <fputs@plt+0x1d67c>
   2e734:	ldr	r2, [r5, #108]	; 0x6c
   2e738:	ldr	r1, [pc, #12]	; 2e74c <fputs@plt+0x1d684>
   2e73c:	mov	r0, r4
   2e740:	bl	2d7f8 <fputs@plt+0x1c730>
   2e744:	add	sp, sp, #12
   2e748:	pop	{r4, r5, r6, r7, pc}
   2e74c:	andeq	r6, r7, ip, lsl #12
   2e750:	push	{r4, r5, r6, lr}
   2e754:	mov	r6, r0
   2e758:	mov	r4, r1
   2e75c:	sub	r0, r0, #8
   2e760:	add	r1, r1, #8
   2e764:	bl	11080 <realloc@plt>
   2e768:	subs	r5, r0, #0
   2e76c:	beq	2e784 <fputs@plt+0x1d6bc>
   2e770:	mov	r2, r4
   2e774:	asr	r3, r4, #31
   2e778:	strd	r2, [r5], #8
   2e77c:	mov	r0, r5
   2e780:	pop	{r4, r5, r6, pc}
   2e784:	mov	r3, r4
   2e788:	ldr	r2, [r6, #-8]
   2e78c:	ldr	r1, [pc, #8]	; 2e79c <fputs@plt+0x1d6d4>
   2e790:	mov	r0, #7
   2e794:	bl	2d7f8 <fputs@plt+0x1c730>
   2e798:	b	2e77c <fputs@plt+0x1d6b4>
   2e79c:	andeq	r6, r7, r6, lsr #12
   2e7a0:	add	r0, r0, #7
   2e7a4:	push	{r4, r5, r6, lr}
   2e7a8:	bic	r4, r0, #7
   2e7ac:	add	r0, r4, #8
   2e7b0:	bl	10fc0 <malloc@plt>
   2e7b4:	subs	r5, r0, #0
   2e7b8:	beq	2e7d0 <fputs@plt+0x1d708>
   2e7bc:	mov	r2, r4
   2e7c0:	asr	r3, r4, #31
   2e7c4:	strd	r2, [r5], #8
   2e7c8:	mov	r0, r5
   2e7cc:	pop	{r4, r5, r6, pc}
   2e7d0:	mov	r2, r4
   2e7d4:	ldr	r1, [pc, #8]	; 2e7e4 <fputs@plt+0x1d71c>
   2e7d8:	mov	r0, #7
   2e7dc:	bl	2d7f8 <fputs@plt+0x1c730>
   2e7e0:	b	2e7c8 <fputs@plt+0x1d700>
   2e7e4:	andeq	r6, r7, sl, asr #12
   2e7e8:	push	{r4, r5, r6, lr}
   2e7ec:	mov	r4, r2
   2e7f0:	ldr	r0, [r2]
   2e7f4:	bl	25248 <fputs@plt+0x14180>
   2e7f8:	mov	r5, r0
   2e7fc:	ldr	r0, [r4, #4]
   2e800:	bl	2b2cc <fputs@plt+0x1a204>
   2e804:	ldr	r1, [pc, #12]	; 2e818 <fputs@plt+0x1d750>
   2e808:	mov	r2, r0
   2e80c:	mov	r0, r5
   2e810:	pop	{r4, r5, r6, lr}
   2e814:	b	2d7f8 <fputs@plt+0x1c730>
   2e818:	andeq	r6, r7, r2, ror #10
   2e81c:	ldr	r3, [pc, #36]	; 2e848 <fputs@plt+0x1d780>
   2e820:	push	{r0, r1, r2, lr}
   2e824:	ldr	r2, [pc, #32]	; 2e84c <fputs@plt+0x1d784>
   2e828:	str	r3, [sp]
   2e82c:	ldr	r1, [pc, #28]	; 2e850 <fputs@plt+0x1d788>
   2e830:	mov	r3, r0
   2e834:	mov	r0, #11
   2e838:	bl	2d7f8 <fputs@plt+0x1c730>
   2e83c:	mov	r0, #11
   2e840:	add	sp, sp, #12
   2e844:	pop	{pc}		; (ldr pc, [sp], #4)
   2e848:	andeq	r6, r7, r3, ror r3
   2e84c:	andeq	r6, r7, r0, ror r6
   2e850:	strdeq	r6, [r7], -r8
   2e854:	asr	r3, r1, #3
   2e858:	bic	r1, r1, #8
   2e85c:	uxtb	r3, r3
   2e860:	rsb	r2, r3, #1
   2e864:	cmp	r1, #5
   2e868:	lsl	r2, r2, #2
   2e86c:	strb	r2, [r0, #6]
   2e870:	ldr	r2, [pc, #136]	; 2e900 <fputs@plt+0x1d838>
   2e874:	strb	r3, [r0, #4]
   2e878:	str	r2, [r0, #76]	; 0x4c
   2e87c:	ldr	r2, [r0, #52]	; 0x34
   2e880:	bne	2e8cc <fputs@plt+0x1d804>
   2e884:	cmp	r3, #0
   2e888:	strbeq	r3, [r0, #3]
   2e88c:	ldreq	r3, [pc, #112]	; 2e904 <fputs@plt+0x1d83c>
   2e890:	ldrne	r3, [pc, #112]	; 2e908 <fputs@plt+0x1d840>
   2e894:	streq	r3, [r0, #76]	; 0x4c
   2e898:	ldreq	r3, [pc, #108]	; 2e90c <fputs@plt+0x1d844>
   2e89c:	mov	r1, #1
   2e8a0:	strb	r1, [r0, #2]
   2e8a4:	strbne	r1, [r0, #3]
   2e8a8:	str	r3, [r0, #80]	; 0x50
   2e8ac:	ldrh	r3, [r2, #28]
   2e8b0:	strh	r3, [r0, #10]
   2e8b4:	ldrh	r3, [r2, #30]
   2e8b8:	strh	r3, [r0, #12]
   2e8bc:	ldrb	r3, [r2, #21]
   2e8c0:	strb	r3, [r0, #7]
   2e8c4:	mov	r0, #0
   2e8c8:	bx	lr
   2e8cc:	cmp	r1, #2
   2e8d0:	bne	2e8f8 <fputs@plt+0x1d830>
   2e8d4:	mov	r3, #0
   2e8d8:	strb	r3, [r0, #2]
   2e8dc:	strb	r3, [r0, #3]
   2e8e0:	ldr	r3, [pc, #40]	; 2e910 <fputs@plt+0x1d848>
   2e8e4:	str	r3, [r0, #80]	; 0x50
   2e8e8:	ldrh	r3, [r2, #24]
   2e8ec:	strh	r3, [r0, #10]
   2e8f0:	ldrh	r3, [r2, #26]
   2e8f4:	b	2e8b8 <fputs@plt+0x1d7f0>
   2e8f8:	ldr	r0, [pc, #20]	; 2e914 <fputs@plt+0x1d84c>
   2e8fc:	b	2e81c <fputs@plt+0x1d754>
   2e900:	andeq	r5, r1, r0, lsl #30
   2e904:	andeq	r5, r1, r8, asr #31
   2e908:	andeq	r5, r1, r4, ror #26
   2e90c:	andeq	r5, r1, r4, lsr sp
   2e910:	andeq	r5, r1, ip, ror #28
   2e914:	andeq	lr, r0, r7, lsr #1
   2e918:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2e91c:	mov	r4, r0
   2e920:	ldr	r6, [r0, #52]	; 0x34
   2e924:	ldrb	r8, [r0, #5]
   2e928:	ldr	r5, [r0, #56]	; 0x38
   2e92c:	ldrh	r3, [r6, #22]
   2e930:	mov	fp, r1
   2e934:	add	sl, r5, r8
   2e938:	tst	r3, #4
   2e93c:	beq	2e954 <fputs@plt+0x1d88c>
   2e940:	ldr	r2, [r6, #36]	; 0x24
   2e944:	mov	r1, #0
   2e948:	sub	r2, r2, r8
   2e94c:	mov	r0, sl
   2e950:	bl	10eac <memset@plt>
   2e954:	tst	fp, #8
   2e958:	moveq	r7, #12
   2e95c:	movne	r7, #8
   2e960:	strb	fp, [r5, r8]
   2e964:	add	r7, r7, r8
   2e968:	add	r8, r8, #1
   2e96c:	mov	r9, #0
   2e970:	str	r9, [r5, r8]
   2e974:	strb	r9, [sl, #7]
   2e978:	ldr	r3, [r6, #36]	; 0x24
   2e97c:	mov	r1, fp
   2e980:	mov	r0, r4
   2e984:	lsr	r3, r3, #8
   2e988:	strb	r3, [sl, #5]
   2e98c:	ldr	r3, [r6, #36]	; 0x24
   2e990:	strb	r3, [sl, #6]
   2e994:	ldr	r3, [r6, #36]	; 0x24
   2e998:	sub	r3, r3, r7
   2e99c:	strh	r3, [r4, #16]
   2e9a0:	bl	2e854 <fputs@plt+0x1d78c>
   2e9a4:	ldr	r3, [r6, #36]	; 0x24
   2e9a8:	strh	r7, [r4, #14]
   2e9ac:	add	r3, r5, r3
   2e9b0:	str	r3, [r4, #60]	; 0x3c
   2e9b4:	ldrb	r3, [r4, #6]
   2e9b8:	add	r7, r5, r7
   2e9bc:	strb	r9, [r4, #1]
   2e9c0:	add	r5, r5, r3
   2e9c4:	ldr	r3, [r6, #32]
   2e9c8:	str	r7, [r4, #64]	; 0x40
   2e9cc:	sub	r3, r3, #1
   2e9d0:	strh	r3, [r4, #20]
   2e9d4:	mov	r3, #1
   2e9d8:	str	r5, [r4, #68]	; 0x44
   2e9dc:	strh	r9, [r4, #18]
   2e9e0:	strb	r3, [r4]
   2e9e4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2e9e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2e9ec:	sub	sp, sp, #20
   2e9f0:	ldrb	r8, [r0, #5]
   2e9f4:	ldr	r7, [r0, #56]	; 0x38
   2e9f8:	mov	r4, r0
   2e9fc:	ldr	r5, [r0, #52]	; 0x34
   2ea00:	ldrb	r1, [r7, r8]
   2ea04:	bl	2e854 <fputs@plt+0x1d78c>
   2ea08:	subs	r3, r0, #0
   2ea0c:	ldrne	r0, [pc, #484]	; 2ebf8 <fputs@plt+0x1db30>
   2ea10:	bne	2eb40 <fputs@plt+0x1da78>
   2ea14:	ldr	r0, [r5, #32]
   2ea18:	strb	r3, [r4, #1]
   2ea1c:	sub	r2, r0, #1
   2ea20:	strh	r2, [r4, #20]
   2ea24:	ldrb	r2, [r4, #6]
   2ea28:	ldr	r9, [r5, #36]	; 0x24
   2ea2c:	str	r3, [sp, #12]
   2ea30:	add	r6, r8, r2
   2ea34:	add	r2, r7, r2
   2ea38:	str	r2, [r4, #68]	; 0x44
   2ea3c:	add	r6, r6, #8
   2ea40:	add	r2, r7, r8
   2ea44:	add	r3, r7, r6
   2ea48:	add	r1, r7, r9
   2ea4c:	strh	r6, [r4, #14]
   2ea50:	str	r1, [r4, #60]	; 0x3c
   2ea54:	str	r3, [r4, #64]	; 0x40
   2ea58:	str	r3, [sp]
   2ea5c:	ldrb	r1, [r2, #3]
   2ea60:	ldrb	r3, [r2, #5]
   2ea64:	ldrb	sl, [r2, #4]
   2ea68:	sub	r0, r0, #8
   2ea6c:	str	r3, [sp, #4]
   2ea70:	ldrb	r3, [r2, #6]
   2ea74:	orr	sl, sl, r1, lsl #8
   2ea78:	strh	sl, [r4, #18]
   2ea7c:	mov	r1, #6
   2ea80:	str	r3, [sp, #8]
   2ea84:	bl	6fcc0 <fputs@plt+0x5ebf8>
   2ea88:	ldr	r3, [sp, #12]
   2ea8c:	cmp	sl, r0
   2ea90:	ldrhi	r0, [pc, #356]	; 2ebfc <fputs@plt+0x1db34>
   2ea94:	bhi	2eb40 <fputs@plt+0x1da78>
   2ea98:	ldr	r2, [r5, #4]
   2ea9c:	add	r6, r6, sl, lsl #1
   2eaa0:	sub	sl, r9, #4
   2eaa4:	ldr	r2, [r2, #24]
   2eaa8:	tst	r2, #268435456	; 0x10000000
   2eaac:	beq	2ead8 <fputs@plt+0x1da10>
   2eab0:	ldrb	r2, [r4, #4]
   2eab4:	mov	fp, r3
   2eab8:	cmp	r2, #0
   2eabc:	subeq	sl, r9, #5
   2eac0:	ldrh	r2, [r4, #18]
   2eac4:	cmp	fp, r2
   2eac8:	blt	2eb1c <fputs@plt+0x1da54>
   2eacc:	ldrb	r2, [r4, #4]
   2ead0:	cmp	r2, #0
   2ead4:	addeq	sl, sl, #1
   2ead8:	add	r8, r7, r8
   2eadc:	ldrb	r2, [r8, #1]
   2eae0:	ldrb	r1, [r8, #2]
   2eae4:	orr	r1, r1, r2, lsl #8
   2eae8:	ldmib	sp, {r0, r2}
   2eaec:	orr	r2, r2, r0, lsl #8
   2eaf0:	sub	r2, r2, #1
   2eaf4:	ldrb	r0, [r8, #7]
   2eaf8:	uxth	r2, r2
   2eafc:	add	r2, r2, #1
   2eb00:	add	r2, r2, r0
   2eb04:	cmp	r1, #0
   2eb08:	bne	2eb7c <fputs@plt+0x1dab4>
   2eb0c:	cmp	r9, r2
   2eb10:	bge	2ebdc <fputs@plt+0x1db14>
   2eb14:	ldr	r0, [pc, #228]	; 2ec00 <fputs@plt+0x1db38>
   2eb18:	b	2eb40 <fputs@plt+0x1da78>
   2eb1c:	ldr	r1, [sp]
   2eb20:	lsl	r2, fp, #1
   2eb24:	ldrh	r5, [r1, r2]
   2eb28:	rev16	r5, r5
   2eb2c:	uxth	r5, r5
   2eb30:	cmp	r6, r5
   2eb34:	cmple	r5, sl
   2eb38:	ble	2eb4c <fputs@plt+0x1da84>
   2eb3c:	ldr	r0, [pc, #192]	; 2ec04 <fputs@plt+0x1db3c>
   2eb40:	add	sp, sp, #20
   2eb44:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2eb48:	b	2e81c <fputs@plt+0x1d754>
   2eb4c:	ldr	r2, [r4, #76]	; 0x4c
   2eb50:	add	r1, r7, r5
   2eb54:	mov	r0, r4
   2eb58:	str	r3, [sp, #12]
   2eb5c:	blx	r2
   2eb60:	ldr	r3, [sp, #12]
   2eb64:	add	r0, r0, r5
   2eb68:	cmp	r9, r0
   2eb6c:	ldrlt	r0, [pc, #148]	; 2ec08 <fputs@plt+0x1db40>
   2eb70:	blt	2eb40 <fputs@plt+0x1da78>
   2eb74:	add	fp, fp, #1
   2eb78:	b	2eac0 <fputs@plt+0x1d9f8>
   2eb7c:	cmp	r6, r1
   2eb80:	cmple	r1, sl
   2eb84:	mov	r0, r1
   2eb88:	ldrgt	r0, [pc, #124]	; 2ec0c <fputs@plt+0x1db44>
   2eb8c:	bgt	2eb40 <fputs@plt+0x1da78>
   2eb90:	mov	ip, r7
   2eb94:	add	r5, r7, r0
   2eb98:	ldrb	lr, [ip, r1]!
   2eb9c:	ldrb	r8, [r5, #2]
   2eba0:	ldrb	r1, [ip, #1]
   2eba4:	ldrb	ip, [r5, #3]
   2eba8:	orrs	r1, r1, lr, lsl #8
   2ebac:	orr	ip, ip, r8, lsl #8
   2ebb0:	add	r0, ip, r0
   2ebb4:	beq	2ebc4 <fputs@plt+0x1dafc>
   2ebb8:	add	lr, r0, #3
   2ebbc:	cmp	r1, lr
   2ebc0:	ble	2ebcc <fputs@plt+0x1db04>
   2ebc4:	cmp	r9, r0
   2ebc8:	bge	2ebd4 <fputs@plt+0x1db0c>
   2ebcc:	ldr	r0, [pc, #60]	; 2ec10 <fputs@plt+0x1db48>
   2ebd0:	b	2eb40 <fputs@plt+0x1da78>
   2ebd4:	add	r2, r2, ip
   2ebd8:	b	2eb04 <fputs@plt+0x1da3c>
   2ebdc:	sub	r6, r2, r6
   2ebe0:	mov	r2, #1
   2ebe4:	mov	r0, r3
   2ebe8:	strh	r6, [r4, #16]
   2ebec:	strb	r2, [r4]
   2ebf0:	add	sp, sp, #20
   2ebf4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2ebf8:	ldrdeq	lr, [r0], -r1
   2ebfc:	andeq	lr, r0, r3, ror #1
   2ec00:	andeq	lr, r0, sp, lsr #2
   2ec04:	strdeq	lr, [r0], -pc	; <UNPREDICTABLE>
   2ec08:	andeq	lr, r0, r4, lsl #2
   2ec0c:	andeq	lr, r0, r8, lsl r1
   2ec10:	andeq	lr, r0, pc, lsl r1
   2ec14:	ldrb	r3, [r0]
   2ec18:	cmp	r3, #0
   2ec1c:	bne	2ec24 <fputs@plt+0x1db5c>
   2ec20:	b	2e9e8 <fputs@plt+0x1d920>
   2ec24:	mov	r0, #0
   2ec28:	bx	lr
   2ec2c:	ldr	r3, [r0, #8]
   2ec30:	ldrb	r2, [r3]
   2ec34:	cmp	r2, #0
   2ec38:	bxeq	lr
   2ec3c:	mov	r2, #0
   2ec40:	strb	r2, [r3]
   2ec44:	ldrsh	r2, [r0, #26]
   2ec48:	cmp	r2, #1
   2ec4c:	bxle	lr
   2ec50:	mov	r0, r3
   2ec54:	b	2ec14 <fputs@plt+0x1db4c>
   2ec58:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2ec5c:	subs	r5, r1, #0
   2ec60:	ldr	r4, [sp, #32]
   2ec64:	bgt	2ec74 <fputs@plt+0x1dbac>
   2ec68:	ldr	r0, [pc, #336]	; 2edc0 <fputs@plt+0x1dcf8>
   2ec6c:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   2ec70:	b	2e81c <fputs@plt+0x1d754>
   2ec74:	mov	r9, r3
   2ec78:	ldm	r0, {r3, r6}
   2ec7c:	cmp	r2, #0
   2ec80:	mov	r8, r2
   2ec84:	mov	r7, r0
   2ec88:	str	r3, [r6, #4]
   2ec8c:	beq	2ed90 <fputs@plt+0x1dcc8>
   2ec90:	ldr	sl, [r6, #80]	; 0x50
   2ec94:	cmp	sl, #0
   2ec98:	bne	2eccc <fputs@plt+0x1dc04>
   2ec9c:	ldr	r0, [r6, #32]
   2eca0:	bl	215dc <fputs@plt+0x10514>
   2eca4:	cmp	r0, #0
   2eca8:	str	r0, [r6, #80]	; 0x50
   2ecac:	beq	2ed5c <fputs@plt+0x1dc94>
   2ecb0:	str	sl, [r0]
   2ecb4:	str	sl, [r0, #4]
   2ecb8:	ldr	r3, [r6, #80]	; 0x50
   2ecbc:	add	r3, r3, #4
   2ecc0:	cmp	r3, #0
   2ecc4:	str	r3, [r6, #80]	; 0x50
   2ecc8:	beq	2ed5c <fputs@plt+0x1dc94>
   2eccc:	cmp	r5, #1
   2ecd0:	bne	2ed64 <fputs@plt+0x1dc9c>
   2ecd4:	ldr	r1, [r6, #44]	; 0x2c
   2ecd8:	mvn	r3, #0
   2ecdc:	adds	r1, r1, #0
   2ece0:	movne	r1, #1
   2ece4:	cmp	r8, #0
   2ece8:	strb	r3, [r4, #68]	; 0x44
   2ecec:	movne	r3, #1
   2ecf0:	moveq	r3, #0
   2ecf4:	strb	r3, [r4, #64]	; 0x40
   2ecf8:	moveq	r3, #2
   2ecfc:	movne	r3, #0
   2ed00:	str	r1, [r4, #52]	; 0x34
   2ed04:	str	r9, [r4, #72]	; 0x48
   2ed08:	str	r7, [r4]
   2ed0c:	str	r6, [r4, #4]
   2ed10:	strb	r3, [r4, #65]	; 0x41
   2ed14:	ldr	r2, [r6, #8]
   2ed18:	mov	r0, r2
   2ed1c:	cmp	r0, #0
   2ed20:	bne	2ed34 <fputs@plt+0x1dc6c>
   2ed24:	str	r2, [r4, #8]
   2ed28:	str	r4, [r6, #8]
   2ed2c:	strb	r0, [r4, #66]	; 0x42
   2ed30:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2ed34:	ldr	r3, [r0, #52]	; 0x34
   2ed38:	cmp	r3, r1
   2ed3c:	ldrbeq	r3, [r0, #64]	; 0x40
   2ed40:	orreq	r3, r3, #32
   2ed44:	strbeq	r3, [r0, #64]	; 0x40
   2ed48:	ldrbeq	r3, [r4, #64]	; 0x40
   2ed4c:	orreq	r3, r3, #32
   2ed50:	strbeq	r3, [r4, #64]	; 0x40
   2ed54:	ldr	r0, [r0, #8]
   2ed58:	b	2ed1c <fputs@plt+0x1dc54>
   2ed5c:	mov	r0, #7
   2ed60:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2ed64:	mvn	r3, #0
   2ed68:	strb	r3, [r4, #68]	; 0x44
   2ed6c:	mov	r3, #1
   2ed70:	strb	r3, [r4, #64]	; 0x40
   2ed74:	mov	r1, r5
   2ed78:	str	r5, [r4, #52]	; 0x34
   2ed7c:	str	r9, [r4, #72]	; 0x48
   2ed80:	str	r7, [r4]
   2ed84:	str	r6, [r4, #4]
   2ed88:	mov	r3, #0
   2ed8c:	b	2ed10 <fputs@plt+0x1dc48>
   2ed90:	cmp	r5, #1
   2ed94:	beq	2ecd4 <fputs@plt+0x1dc0c>
   2ed98:	mvn	r3, #0
   2ed9c:	strb	r3, [r4, #68]	; 0x44
   2eda0:	mov	r1, r5
   2eda4:	str	r5, [r4, #52]	; 0x34
   2eda8:	str	r9, [r4, #72]	; 0x48
   2edac:	str	r7, [r4]
   2edb0:	str	r6, [r4, #4]
   2edb4:	strb	r8, [r4, #64]	; 0x40
   2edb8:	mov	r3, #2
   2edbc:	b	2ed10 <fputs@plt+0x1dc48>
   2edc0:	andeq	lr, r0, r4, lsr sl
   2edc4:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2edc8:	add	r9, r2, r1
   2edcc:	ldr	r3, [r0, #52]	; 0x34
   2edd0:	mov	r7, r0
   2edd4:	mov	r5, r1
   2edd8:	ldr	sl, [r3, #36]	; 0x24
   2eddc:	ldrh	r3, [r3, #22]
   2ede0:	mov	r6, r2
   2ede4:	mov	r8, r9
   2ede8:	tst	r3, #4
   2edec:	ldr	r4, [r0, #56]	; 0x38
   2edf0:	beq	2ee00 <fputs@plt+0x1dd38>
   2edf4:	mov	r1, #0
   2edf8:	add	r0, r4, r5
   2edfc:	bl	10eac <memset@plt>
   2ee00:	ldrb	ip, [r7, #5]
   2ee04:	add	lr, ip, #1
   2ee08:	uxth	r0, lr
   2ee0c:	add	r3, r4, r0
   2ee10:	ldrb	r3, [r3, #1]
   2ee14:	cmp	r3, #0
   2ee18:	bne	2ee28 <fputs@plt+0x1dd60>
   2ee1c:	ldrb	r3, [r4, r0]
   2ee20:	cmp	r3, #0
   2ee24:	beq	2ef7c <fputs@plt+0x1deb4>
   2ee28:	mov	fp, r4
   2ee2c:	ldrb	r3, [fp, r0]!
   2ee30:	ldrb	r2, [fp, #1]
   2ee34:	orr	r2, r2, r3, lsl #8
   2ee38:	sxth	r2, r2
   2ee3c:	uxth	r3, r2
   2ee40:	cmp	r3, #0
   2ee44:	beq	2ee50 <fputs@plt+0x1dd88>
   2ee48:	cmp	r5, r3
   2ee4c:	bhi	2ef54 <fputs@plt+0x1de8c>
   2ee50:	sub	sl, sl, #4
   2ee54:	cmp	sl, r3
   2ee58:	ldrcc	r0, [pc, #384]	; 2efe0 <fputs@plt+0x1df18>
   2ee5c:	bcc	2ef68 <fputs@plt+0x1dea0>
   2ee60:	cmp	r3, #0
   2ee64:	beq	2ef70 <fputs@plt+0x1dea8>
   2ee68:	add	r1, r9, #3
   2ee6c:	cmp	r3, r1
   2ee70:	bhi	2ef70 <fputs@plt+0x1dea8>
   2ee74:	cmp	r9, r3
   2ee78:	ldrhi	r0, [pc, #356]	; 2efe4 <fputs@plt+0x1df1c>
   2ee7c:	bhi	2ef68 <fputs@plt+0x1dea0>
   2ee80:	add	r1, r4, r3
   2ee84:	ldrb	sl, [r1, #2]
   2ee88:	ldrb	r8, [r1, #3]
   2ee8c:	orr	r8, r8, sl, lsl #8
   2ee90:	ldr	sl, [r7, #52]	; 0x34
   2ee94:	add	r8, r8, r3
   2ee98:	ldr	sl, [sl, #36]	; 0x24
   2ee9c:	cmp	r8, sl
   2eea0:	ldrhi	r0, [pc, #320]	; 2efe8 <fputs@plt+0x1df20>
   2eea4:	bhi	2ef68 <fputs@plt+0x1dea0>
   2eea8:	ldrb	sl, [r4, r3]
   2eeac:	ldrb	r3, [r1, #1]
   2eeb0:	sub	r2, r2, r9
   2eeb4:	sub	r9, r8, r5
   2eeb8:	uxtb	r2, r2
   2eebc:	uxth	r9, r9
   2eec0:	orr	r3, r3, sl, lsl #8
   2eec4:	cmp	r0, lr
   2eec8:	ble	2ef0c <fputs@plt+0x1de44>
   2eecc:	ldrb	sl, [fp, #2]
   2eed0:	ldrb	r1, [fp, #3]
   2eed4:	orr	r1, r1, sl, lsl #8
   2eed8:	add	r1, r1, r0
   2eedc:	add	sl, r1, #3
   2eee0:	cmp	r5, sl
   2eee4:	bgt	2ef0c <fputs@plt+0x1de44>
   2eee8:	cmp	r5, r1
   2eeec:	ldrlt	r0, [pc, #248]	; 2efec <fputs@plt+0x1df24>
   2eef0:	blt	2ef68 <fputs@plt+0x1dea0>
   2eef4:	sub	r5, r5, r1
   2eef8:	add	r2, r2, r5
   2eefc:	sub	r9, r8, r0
   2ef00:	uxtb	r2, r2
   2ef04:	uxth	r9, r9
   2ef08:	mov	r5, r0
   2ef0c:	add	sl, ip, #7
   2ef10:	ldrb	r1, [r4, sl]
   2ef14:	cmp	r2, r1
   2ef18:	subls	r2, r1, r2
   2ef1c:	ldrhi	r0, [pc, #204]	; 2eff0 <fputs@plt+0x1df28>
   2ef20:	strbls	r2, [r4, sl]
   2ef24:	bhi	2ef68 <fputs@plt+0x1dea0>
   2ef28:	add	sl, ip, #5
   2ef2c:	add	r1, ip, #6
   2ef30:	ldrb	fp, [r4, sl]
   2ef34:	ldrb	r2, [r4, r1]
   2ef38:	orr	r2, r2, fp, lsl #8
   2ef3c:	cmp	r5, r2
   2ef40:	bne	2efb4 <fputs@plt+0x1deec>
   2ef44:	cmp	r0, lr
   2ef48:	beq	2ef84 <fputs@plt+0x1debc>
   2ef4c:	ldr	r0, [pc, #160]	; 2eff4 <fputs@plt+0x1df2c>
   2ef50:	b	2ef68 <fputs@plt+0x1dea0>
   2ef54:	add	r2, r0, #3
   2ef58:	cmp	r2, r3
   2ef5c:	mov	r0, r3
   2ef60:	blt	2ee28 <fputs@plt+0x1dd60>
   2ef64:	ldr	r0, [pc, #140]	; 2eff8 <fputs@plt+0x1df30>
   2ef68:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2ef6c:	b	2e81c <fputs@plt+0x1d754>
   2ef70:	mov	r9, r6
   2ef74:	mov	r2, #0
   2ef78:	b	2eec4 <fputs@plt+0x1ddfc>
   2ef7c:	mov	r9, r6
   2ef80:	b	2ef28 <fputs@plt+0x1de60>
   2ef84:	add	ip, r4, ip
   2ef88:	lsr	r2, r3, #8
   2ef8c:	strb	r3, [ip, #2]
   2ef90:	lsr	r3, r8, #8
   2ef94:	strb	r2, [ip, #1]
   2ef98:	strb	r3, [r4, sl]
   2ef9c:	strb	r8, [r4, r1]
   2efa0:	ldrh	r3, [r7, #16]
   2efa4:	mov	r0, #0
   2efa8:	add	r6, r6, r3
   2efac:	strh	r6, [r7, #16]
   2efb0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2efb4:	mov	r2, r4
   2efb8:	lsr	r1, r5, #8
   2efbc:	strb	r1, [r2, r0]!
   2efc0:	strb	r5, [r2, #1]
   2efc4:	lsr	r2, r3, #8
   2efc8:	strb	r2, [r4, r5]!
   2efcc:	strb	r3, [r4, #1]
   2efd0:	lsr	r3, r9, #8
   2efd4:	strb	r3, [r4, #2]
   2efd8:	strb	r9, [r4, #3]
   2efdc:	b	2efa0 <fputs@plt+0x1ded8>
   2efe0:	andeq	lr, r0, sp, lsr r0
   2efe4:	andeq	lr, r0, r8, asr #32
   2efe8:	andeq	lr, r0, sl, asr #32
   2efec:	andeq	lr, r0, r6, asr r0
   2eff0:	andeq	lr, r0, ip, asr r0
   2eff4:	andeq	lr, r0, r3, rrx
   2eff8:	andeq	lr, r0, sl, lsr r0
   2effc:	ldr	ip, [r3]
   2f000:	cmp	ip, #0
   2f004:	bxne	lr
   2f008:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2f00c:	mov	r8, r3
   2f010:	ldr	r3, [r0, #64]	; 0x40
   2f014:	ldrb	r6, [r0, #5]
   2f018:	add	r9, r3, r1, lsl #1
   2f01c:	ldr	r5, [r0, #56]	; 0x38
   2f020:	ldrb	r3, [r3, r1, lsl #1]
   2f024:	mov	r7, r1
   2f028:	add	fp, r6, #5
   2f02c:	ldrb	r1, [r9, #1]
   2f030:	add	sl, r6, #6
   2f034:	ldrb	ip, [r5, fp]
   2f038:	orr	r1, r1, r3, lsl #8
   2f03c:	ldrb	r3, [r5, sl]
   2f040:	mov	r4, r0
   2f044:	orr	r3, r3, ip, lsl #8
   2f048:	cmp	r1, r3
   2f04c:	bcc	2f064 <fputs@plt+0x1df9c>
   2f050:	ldr	ip, [r0, #52]	; 0x34
   2f054:	add	r3, r2, r1
   2f058:	ldr	ip, [ip, #36]	; 0x24
   2f05c:	cmp	r3, ip
   2f060:	bls	2f074 <fputs@plt+0x1dfac>
   2f064:	ldr	r0, [pc, #180]	; 2f120 <fputs@plt+0x1e058>
   2f068:	bl	2e81c <fputs@plt+0x1d754>
   2f06c:	str	r0, [r8]
   2f070:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f074:	uxth	r2, r2
   2f078:	bl	2edc4 <fputs@plt+0x1dcfc>
   2f07c:	cmp	r0, #0
   2f080:	bne	2f06c <fputs@plt+0x1dfa4>
   2f084:	ldrh	r2, [r4, #18]
   2f088:	add	r8, r5, r6
   2f08c:	sub	r2, r2, #1
   2f090:	uxth	r2, r2
   2f094:	cmp	r2, #0
   2f098:	strh	r2, [r4, #18]
   2f09c:	bne	2f0ec <fputs@plt+0x1e024>
   2f0a0:	add	r6, r6, #1
   2f0a4:	str	r2, [r5, r6]
   2f0a8:	strb	r2, [r8, #7]
   2f0ac:	ldr	r3, [r4, #52]	; 0x34
   2f0b0:	ldr	r3, [r3, #36]	; 0x24
   2f0b4:	lsr	r3, r3, #8
   2f0b8:	strb	r3, [r5, fp]
   2f0bc:	ldr	r3, [r4, #52]	; 0x34
   2f0c0:	ldr	r3, [r3, #36]	; 0x24
   2f0c4:	strb	r3, [r5, sl]
   2f0c8:	ldr	r3, [r4, #52]	; 0x34
   2f0cc:	ldrb	r2, [r4, #5]
   2f0d0:	ldr	r3, [r3, #36]	; 0x24
   2f0d4:	sub	r3, r3, r2
   2f0d8:	ldrb	r2, [r4, #6]
   2f0dc:	sub	r3, r3, #8
   2f0e0:	sub	r3, r3, r2
   2f0e4:	strh	r3, [r4, #16]
   2f0e8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f0ec:	sub	r2, r2, r7
   2f0f0:	add	r1, r9, #2
   2f0f4:	lsl	r2, r2, #1
   2f0f8:	mov	r0, r9
   2f0fc:	bl	11014 <memmove@plt>
   2f100:	ldrh	r3, [r4, #18]
   2f104:	lsr	r3, r3, #8
   2f108:	strb	r3, [r8, #3]
   2f10c:	ldrh	r3, [r4, #18]
   2f110:	strb	r3, [r8, #4]
   2f114:	ldrh	r3, [r4, #16]
   2f118:	add	r3, r3, #2
   2f11c:	b	2f0e4 <fputs@plt+0x1e01c>
   2f120:	andeq	pc, r0, r0, lsl #5
   2f124:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2f128:	mov	r5, r2
   2f12c:	ldrb	r6, [r0, #5]
   2f130:	ldr	r2, [r0, #56]	; 0x38
   2f134:	add	r4, r6, #1
   2f138:	mov	ip, r2
   2f13c:	ldrb	lr, [ip, r4]!
   2f140:	ldrb	r3, [ip, #1]
   2f144:	ldr	ip, [r0, #52]	; 0x34
   2f148:	orr	r3, r3, lr, lsl #8
   2f14c:	ldr	r7, [ip, #36]	; 0x24
   2f150:	sub	r8, r7, #3
   2f154:	cmp	r3, r8
   2f158:	bge	2f168 <fputs@plt+0x1e0a0>
   2f15c:	add	ip, r4, #3
   2f160:	cmp	r3, ip
   2f164:	bgt	2f17c <fputs@plt+0x1e0b4>
   2f168:	ldr	r0, [pc, #188]	; 2f22c <fputs@plt+0x1e164>
   2f16c:	bl	2e81c <fputs@plt+0x1d754>
   2f170:	str	r0, [r5]
   2f174:	mov	r0, #0
   2f178:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f17c:	add	lr, r3, #2
   2f180:	add	ip, r3, #3
   2f184:	ldrb	fp, [r2, lr]
   2f188:	add	sl, r2, lr
   2f18c:	ldrb	lr, [r2, ip]
   2f190:	add	r9, r2, ip
   2f194:	orr	lr, lr, fp, lsl #8
   2f198:	subs	ip, lr, r1
   2f19c:	bmi	2f210 <fputs@plt+0x1e148>
   2f1a0:	ldrh	r8, [r0, #18]
   2f1a4:	ldrh	r1, [r0, #14]
   2f1a8:	add	r1, r1, r8, lsl #1
   2f1ac:	cmp	r3, r1
   2f1b0:	blt	2f1c0 <fputs@plt+0x1e0f8>
   2f1b4:	add	lr, r3, lr
   2f1b8:	cmp	r7, lr
   2f1bc:	bge	2f1c8 <fputs@plt+0x1e100>
   2f1c0:	ldr	r0, [pc, #104]	; 2f230 <fputs@plt+0x1e168>
   2f1c4:	b	2f16c <fputs@plt+0x1e0a4>
   2f1c8:	cmp	ip, #3
   2f1cc:	bgt	2f200 <fputs@plt+0x1e138>
   2f1d0:	add	r1, r6, #7
   2f1d4:	ldrb	r0, [r2, r1]
   2f1d8:	cmp	r0, #57	; 0x39
   2f1dc:	bhi	2f174 <fputs@plt+0x1e0ac>
   2f1e0:	ldrh	r0, [r2, r3]
   2f1e4:	strh	r0, [r2, r4]
   2f1e8:	ldrb	r0, [r2, r1]
   2f1ec:	add	r0, r0, ip
   2f1f0:	strb	r0, [r2, r1]
   2f1f4:	add	r3, r3, ip
   2f1f8:	add	r0, r2, r3
   2f1fc:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f200:	asr	r1, ip, #8
   2f204:	strb	r1, [sl]
   2f208:	strb	ip, [r9]
   2f20c:	b	2f1f4 <fputs@plt+0x1e12c>
   2f210:	mov	ip, r2
   2f214:	mov	r4, r3
   2f218:	ldrb	lr, [ip, r3]!
   2f21c:	ldrb	ip, [ip, #1]
   2f220:	orrs	r3, ip, lr, lsl #8
   2f224:	bne	2f154 <fputs@plt+0x1e08c>
   2f228:	b	2f174 <fputs@plt+0x1e0ac>
   2f22c:	andeq	sp, r0, lr, lsl #31
   2f230:	muleq	r0, r9, pc	; <UNPREDICTABLE>
   2f234:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2f238:	sub	sp, sp, #28
   2f23c:	ldrb	r3, [r0, #5]
   2f240:	ldrh	r8, [r0, #18]
   2f244:	ldrh	r4, [r0, #14]
   2f248:	str	r3, [sp, #4]
   2f24c:	ldr	r3, [r0, #52]	; 0x34
   2f250:	ldr	r6, [r0, #56]	; 0x38
   2f254:	add	r8, r4, r8, lsl #1
   2f258:	ldr	fp, [r3, #36]	; 0x24
   2f25c:	mov	r5, r0
   2f260:	sub	r3, fp, #4
   2f264:	str	r3, [sp, #12]
   2f268:	add	r3, r6, r8
   2f26c:	str	r3, [sp, #16]
   2f270:	mov	r3, #0
   2f274:	str	r3, [sp]
   2f278:	ldr	r3, [sp, #4]
   2f27c:	add	r4, r6, r4
   2f280:	mov	r9, r6
   2f284:	mov	r2, fp
   2f288:	add	r3, r6, r3
   2f28c:	str	r3, [sp, #8]
   2f290:	ldr	r3, [sp, #16]
   2f294:	cmp	r3, r4
   2f298:	bne	2f2e8 <fputs@plt+0x1e220>
   2f29c:	ldr	r3, [sp, #4]
   2f2a0:	mov	r7, #0
   2f2a4:	add	r3, r6, r3
   2f2a8:	asr	r1, r2, #8
   2f2ac:	sub	r4, r2, r8
   2f2b0:	strb	r1, [r3, #5]
   2f2b4:	strb	r2, [r3, #6]
   2f2b8:	strb	r7, [r3, #1]
   2f2bc:	strb	r7, [r3, #2]
   2f2c0:	strb	r7, [r3, #7]
   2f2c4:	mov	r2, r4
   2f2c8:	mov	r1, r7
   2f2cc:	add	r0, r6, r8
   2f2d0:	bl	10eac <memset@plt>
   2f2d4:	ldrh	r3, [r5, #16]
   2f2d8:	cmp	r4, r3
   2f2dc:	beq	2f3d4 <fputs@plt+0x1e30c>
   2f2e0:	ldr	r0, [pc, #248]	; 2f3e0 <fputs@plt+0x1e318>
   2f2e4:	b	2f318 <fputs@plt+0x1e250>
   2f2e8:	ldrb	r3, [r4]
   2f2ec:	ldrb	r7, [r4, #1]
   2f2f0:	orr	r7, r7, r3, lsl #8
   2f2f4:	ldr	r3, [sp, #12]
   2f2f8:	cmp	r3, r7
   2f2fc:	movge	r3, #0
   2f300:	movlt	r3, #1
   2f304:	cmp	r8, r7
   2f308:	orrgt	r3, r3, #1
   2f30c:	cmp	r3, #0
   2f310:	beq	2f324 <fputs@plt+0x1e25c>
   2f314:	ldr	r0, [pc, #200]	; 2f3e4 <fputs@plt+0x1e31c>
   2f318:	add	sp, sp, #28
   2f31c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2f320:	b	2e81c <fputs@plt+0x1d754>
   2f324:	ldr	r3, [r5, #76]	; 0x4c
   2f328:	add	r1, r9, r7
   2f32c:	mov	r0, r5
   2f330:	str	r2, [sp, #20]
   2f334:	blx	r3
   2f338:	ldr	r2, [sp, #20]
   2f33c:	sub	sl, r2, r0
   2f340:	cmp	r8, sl
   2f344:	mov	r3, r0
   2f348:	bgt	2f358 <fputs@plt+0x1e290>
   2f34c:	add	r1, r7, r0
   2f350:	cmp	fp, r1
   2f354:	bge	2f360 <fputs@plt+0x1e298>
   2f358:	ldr	r0, [pc, #136]	; 2f3e8 <fputs@plt+0x1e320>
   2f35c:	b	2f318 <fputs@plt+0x1e250>
   2f360:	asr	r1, sl, #8
   2f364:	strb	r1, [r4]
   2f368:	ldr	r1, [sp]
   2f36c:	strb	sl, [r4, #1]
   2f370:	cmp	r1, #0
   2f374:	bne	2f3b8 <fputs@plt+0x1e2f0>
   2f378:	cmp	r7, sl
   2f37c:	str	r0, [sp, #20]
   2f380:	beq	2f3c8 <fputs@plt+0x1e300>
   2f384:	ldr	r1, [r5, #52]	; 0x34
   2f388:	ldr	r3, [sp, #8]
   2f38c:	ldr	r1, [r1]
   2f390:	ldrb	r0, [r3, #6]
   2f394:	ldr	r9, [r1, #208]	; 0xd0
   2f398:	ldrb	r1, [r3, #5]
   2f39c:	orr	r0, r0, r1, lsl #8
   2f3a0:	sub	r2, r2, r0
   2f3a4:	add	r1, r6, r0
   2f3a8:	add	r0, r9, r0
   2f3ac:	bl	10f3c <memcpy@plt>
   2f3b0:	ldr	r3, [sp, #20]
   2f3b4:	str	r9, [sp]
   2f3b8:	mov	r2, r3
   2f3bc:	add	r1, r9, r7
   2f3c0:	add	r0, r6, sl
   2f3c4:	bl	10f3c <memcpy@plt>
   2f3c8:	add	r4, r4, #2
   2f3cc:	mov	r2, sl
   2f3d0:	b	2f290 <fputs@plt+0x1e1c8>
   2f3d4:	mov	r0, r7
   2f3d8:	add	sp, sp, #28
   2f3dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f3e0:	andeq	sp, r0, sp, ror #30
   2f3e4:	andeq	sp, r0, pc, asr #30
   2f3e8:	andeq	sp, r0, r5, asr pc
   2f3ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2f3f0:	mov	r9, r3
   2f3f4:	ldr	r3, [r0, #52]	; 0x34
   2f3f8:	sub	sp, sp, #28
   2f3fc:	ldrb	r5, [r0, #5]
   2f400:	str	r2, [sp, #8]
   2f404:	ldr	r2, [r3, #36]	; 0x24
   2f408:	ldr	r3, [r3]
   2f40c:	ldr	r4, [r0, #56]	; 0x38
   2f410:	mov	sl, r1
   2f414:	ldr	fp, [r3, #208]	; 0xd0
   2f418:	add	r3, r5, #5
   2f41c:	str	r3, [sp, #12]
   2f420:	add	r3, r5, #6
   2f424:	add	r1, r4, r2
   2f428:	str	r3, [sp, #16]
   2f42c:	add	r3, r5, #5
   2f430:	str	r1, [sp, #4]
   2f434:	add	r1, r5, #6
   2f438:	ldrb	r3, [r4, r3]
   2f43c:	ldr	r8, [r0, #64]	; 0x40
   2f440:	mov	r7, r0
   2f444:	ldrb	r0, [r4, r1]
   2f448:	add	r8, r8, #2
   2f44c:	sub	r9, r9, #2
   2f450:	orr	r0, r0, r3, lsl #8
   2f454:	sub	r2, r2, r0
   2f458:	add	r1, r4, r0
   2f45c:	add	r0, fp, r0
   2f460:	bl	10f3c <memcpy@plt>
   2f464:	ldr	r6, [sp, #4]
   2f468:	mov	r3, #0
   2f46c:	cmp	r3, sl
   2f470:	blt	2f4c4 <fputs@plt+0x1e3fc>
   2f474:	add	r5, r4, r5
   2f478:	mov	r0, #0
   2f47c:	strh	sl, [r7, #18]
   2f480:	strb	r0, [r7, #1]
   2f484:	strb	r0, [r5, #1]
   2f488:	strb	r0, [r5, #2]
   2f48c:	ldrh	r3, [r7, #18]
   2f490:	sub	r6, r6, r4
   2f494:	ldr	r2, [sp, #12]
   2f498:	lsr	r3, r3, #8
   2f49c:	strb	r3, [r5, #3]
   2f4a0:	ldrh	r3, [r7, #18]
   2f4a4:	strb	r3, [r5, #4]
   2f4a8:	asr	r3, r6, #8
   2f4ac:	strb	r3, [r4, r2]
   2f4b0:	ldr	r3, [sp, #16]
   2f4b4:	strb	r6, [r4, r3]
   2f4b8:	strb	r0, [r5, #7]
   2f4bc:	add	sp, sp, #28
   2f4c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f4c4:	ldr	r2, [sp, #8]
   2f4c8:	ldr	r0, [sp, #4]
   2f4cc:	ldr	r1, [r2, r3, lsl #2]
   2f4d0:	cmp	r4, r1
   2f4d4:	movls	r2, #1
   2f4d8:	movhi	r2, #0
   2f4dc:	cmp	r0, r1
   2f4e0:	movls	r2, #0
   2f4e4:	cmp	r2, #0
   2f4e8:	ldrh	r2, [r9, #2]!
   2f4ec:	subne	r1, r1, r4
   2f4f0:	addne	r1, fp, r1
   2f4f4:	sub	r6, r6, r2
   2f4f8:	sub	r0, r6, r4
   2f4fc:	cmp	r6, r8
   2f500:	asr	ip, r0, #8
   2f504:	strb	ip, [r8, #-2]
   2f508:	strb	r0, [r8, #-1]
   2f50c:	add	r8, r8, #2
   2f510:	bcs	2f524 <fputs@plt+0x1e45c>
   2f514:	ldr	r0, [pc, #36]	; 2f540 <fputs@plt+0x1e478>
   2f518:	add	sp, sp, #28
   2f51c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2f520:	b	2e81c <fputs@plt+0x1d754>
   2f524:	ldrh	r2, [r9]
   2f528:	mov	r0, r6
   2f52c:	str	r3, [sp, #20]
   2f530:	bl	10f3c <memcpy@plt>
   2f534:	ldr	r3, [sp, #20]
   2f538:	add	r3, r3, #1
   2f53c:	b	2f46c <fputs@plt+0x1e3a4>
   2f540:	andeq	pc, r0, pc, asr #6
   2f544:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2f548:	sub	sp, sp, #84	; 0x54
   2f54c:	subs	r9, r3, #0
   2f550:	str	r0, [sp, #4]
   2f554:	mov	r4, r1
   2f558:	mov	sl, r2
   2f55c:	ldr	r6, [r2, #4]
   2f560:	ldr	fp, [r2]
   2f564:	beq	2f5ec <fputs@plt+0x1e524>
   2f568:	ldrb	r3, [r1, #1]
   2f56c:	tst	r3, #128	; 0x80
   2f570:	streq	r3, [sp, #40]	; 0x28
   2f574:	moveq	r7, #2
   2f578:	beq	2f58c <fputs@plt+0x1e4c4>
   2f57c:	add	r1, sp, #40	; 0x28
   2f580:	add	r0, r4, #1
   2f584:	bl	1a460 <fputs@plt+0x9398>
   2f588:	add	r7, r0, #1
   2f58c:	ldrb	r5, [r4]
   2f590:	ldr	r0, [sp, #40]	; 0x28
   2f594:	add	r6, r6, #40	; 0x28
   2f598:	str	r5, [sp, #32]
   2f59c:	bl	1637c <fputs@plt+0x52b4>
   2f5a0:	mov	r9, #1
   2f5a4:	add	r5, r5, r0
   2f5a8:	add	r6, r6, #40	; 0x28
   2f5ac:	add	r3, fp, r9, lsl #2
   2f5b0:	str	r3, [sp, #24]
   2f5b4:	ldrh	r3, [r6, #-32]	; 0xffffffe0
   2f5b8:	sub	r8, r6, #40	; 0x28
   2f5bc:	tst	r3, #4
   2f5c0:	beq	2f808 <fputs@plt+0x1e740>
   2f5c4:	ldrb	r1, [r4, r7]
   2f5c8:	cmp	r1, #9
   2f5cc:	str	r1, [sp, #36]	; 0x24
   2f5d0:	bls	2f638 <fputs@plt+0x1e570>
   2f5d4:	mov	r0, #1
   2f5d8:	ldr	r3, [fp, #16]
   2f5dc:	ldrb	r3, [r3, r9]
   2f5e0:	cmp	r3, #0
   2f5e4:	rsbne	r0, r0, #0
   2f5e8:	b	2f8cc <fputs@plt+0x1e804>
   2f5ec:	ldrb	r3, [r1]
   2f5f0:	tst	r3, #128	; 0x80
   2f5f4:	streq	r3, [sp, #32]
   2f5f8:	moveq	r7, #1
   2f5fc:	beq	2f610 <fputs@plt+0x1e548>
   2f600:	add	r1, sp, #32
   2f604:	mov	r0, r4
   2f608:	bl	1a460 <fputs@plt+0x9398>
   2f60c:	mov	r7, r0
   2f610:	ldr	r5, [sp, #32]
   2f614:	ldr	r3, [sp, #4]
   2f618:	cmp	r5, r3
   2f61c:	bls	2f5a8 <fputs@plt+0x1e4e0>
   2f620:	ldr	r0, [pc, #1016]	; 2fa20 <fputs@plt+0x1e958>
   2f624:	bl	2e81c <fputs@plt+0x1d754>
   2f628:	strb	r0, [sl, #11]
   2f62c:	mov	r0, r9
   2f630:	add	sp, sp, #84	; 0x54
   2f634:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f638:	cmp	r1, #0
   2f63c:	bne	2f648 <fputs@plt+0x1e580>
   2f640:	mvn	r0, #0
   2f644:	b	2f5d8 <fputs@plt+0x1e510>
   2f648:	cmp	r1, #7
   2f64c:	add	r0, r4, r5
   2f650:	bne	2f678 <fputs@plt+0x1e5b0>
   2f654:	add	r2, sp, #40	; 0x28
   2f658:	bl	18b58 <fputs@plt+0x7a90>
   2f65c:	vldr	d0, [sp, #40]	; 0x28
   2f660:	ldrd	r0, [r6, #-40]	; 0xffffffd8
   2f664:	bl	1b1f8 <fputs@plt+0xa130>
   2f668:	rsb	r0, r0, #0
   2f66c:	cmp	r0, #0
   2f670:	beq	2f6c4 <fputs@plt+0x1e5fc>
   2f674:	b	2f5d8 <fputs@plt+0x1e510>
   2f678:	cmp	r1, #6
   2f67c:	ldrls	pc, [pc, r1, lsl #2]
   2f680:	b	2f7f8 <fputs@plt+0x1e730>
   2f684:	andeq	pc, r2, r0, lsr #13
   2f688:	andeq	pc, r2, r0, lsr #13
   2f68c:	andeq	pc, r2, r0, lsr #14
   2f690:	andeq	pc, r2, r0, lsr r7	; <UNPREDICTABLE>
   2f694:	andeq	pc, r2, r8, asr #14
   2f698:	andeq	pc, r2, r4, ror #14
   2f69c:	andeq	pc, r2, r8, lsr #15
   2f6a0:	ldrsb	r2, [r0]
   2f6a4:	asr	r3, r2, #31
   2f6a8:	ldrd	r0, [r6, #-40]	; 0xffffffd8
   2f6ac:	cmp	r2, r0
   2f6b0:	sbcs	ip, r3, r1
   2f6b4:	blt	2f640 <fputs@plt+0x1e578>
   2f6b8:	cmp	r0, r2
   2f6bc:	sbcs	r3, r1, r3
   2f6c0:	blt	2f5d4 <fputs@plt+0x1e50c>
   2f6c4:	ldr	r2, [sp, #36]	; 0x24
   2f6c8:	add	r9, r9, #1
   2f6cc:	mov	r0, r2
   2f6d0:	bl	1637c <fputs@plt+0x52b4>
   2f6d4:	mov	r1, #0
   2f6d8:	mov	r3, #1
   2f6dc:	add	r5, r5, r0
   2f6e0:	mov	r0, r2
   2f6e4:	lsr	r2, r0, #7
   2f6e8:	orr	r2, r2, r1, lsl #25
   2f6ec:	lsr	ip, r1, #7
   2f6f0:	mov	r0, r2
   2f6f4:	mov	r1, ip
   2f6f8:	orrs	r2, r0, r1
   2f6fc:	bne	2f9ec <fputs@plt+0x1e924>
   2f700:	add	r7, r7, r3
   2f704:	ldr	r3, [sp, #32]
   2f708:	cmp	r7, r3
   2f70c:	bcc	2f9f4 <fputs@plt+0x1e92c>
   2f710:	mov	r3, #1
   2f714:	strb	r3, [sl, #14]
   2f718:	ldrsb	r9, [sl, #10]
   2f71c:	b	2f62c <fputs@plt+0x1e564>
   2f720:	ldrsb	r1, [r0]
   2f724:	ldrb	r2, [r0, #1]
   2f728:	orr	r2, r2, r1, lsl #8
   2f72c:	b	2f6a4 <fputs@plt+0x1e5dc>
   2f730:	ldrb	r3, [r0, #1]
   2f734:	ldrb	r2, [r0, #2]
   2f738:	ldrsb	r1, [r0]
   2f73c:	orr	r2, r2, r3, lsl #8
   2f740:	orr	r2, r2, r1, lsl #16
   2f744:	b	2f6a4 <fputs@plt+0x1e5dc>
   2f748:	ldrb	r3, [r0]
   2f74c:	ldrb	r2, [r0, #3]
   2f750:	ldrb	r1, [r0, #2]
   2f754:	orr	r2, r2, r3, lsl #24
   2f758:	ldrb	r3, [r0, #1]
   2f75c:	orr	r2, r2, r3, lsl #16
   2f760:	b	2f728 <fputs@plt+0x1e660>
   2f764:	ldrb	r3, [r0, #2]
   2f768:	ldrb	r1, [r0, #5]
   2f76c:	ldrsb	r2, [r0]
   2f770:	orr	r1, r1, r3, lsl #24
   2f774:	ldrb	r3, [r0, #3]
   2f778:	orr	r1, r1, r3, lsl #16
   2f77c:	ldrb	r3, [r0, #4]
   2f780:	orr	r1, r1, r3, lsl #8
   2f784:	ldrb	r3, [r0, #1]
   2f788:	orr	r3, r3, r2, lsl #8
   2f78c:	str	r3, [sp, #12]
   2f790:	mov	r3, #0
   2f794:	str	r3, [sp, #8]
   2f798:	ldrd	r2, [sp, #8]
   2f79c:	adds	r2, r2, r1
   2f7a0:	adc	r3, r3, #0
   2f7a4:	b	2f6a8 <fputs@plt+0x1e5e0>
   2f7a8:	ldrb	r2, [r0]
   2f7ac:	ldrb	r3, [r0, #3]
   2f7b0:	ldrb	r1, [r0, #7]
   2f7b4:	orr	r3, r3, r2, lsl #24
   2f7b8:	ldrb	r2, [r0, #1]
   2f7bc:	orr	r3, r3, r2, lsl #16
   2f7c0:	ldrb	r2, [r0, #2]
   2f7c4:	orr	r3, r3, r2, lsl #8
   2f7c8:	str	r3, [sp, #20]
   2f7cc:	mov	r3, #0
   2f7d0:	str	r3, [sp, #16]
   2f7d4:	ldrb	r3, [r0, #4]
   2f7d8:	orr	r1, r1, r3, lsl #24
   2f7dc:	ldrb	r3, [r0, #5]
   2f7e0:	orr	r1, r1, r3, lsl #16
   2f7e4:	ldrb	r3, [r0, #6]
   2f7e8:	orr	r1, r1, r3, lsl #8
   2f7ec:	ldrd	r2, [sp, #16]
   2f7f0:	orr	r2, r2, r1
   2f7f4:	b	2f6a8 <fputs@plt+0x1e5e0>
   2f7f8:	sub	r1, r1, #8
   2f7fc:	mov	r2, r1
   2f800:	mov	r3, #0
   2f804:	b	2f6a8 <fputs@plt+0x1e5e0>
   2f808:	tst	r3, #8
   2f80c:	beq	2f868 <fputs@plt+0x1e7a0>
   2f810:	ldrb	r1, [r4, r7]
   2f814:	cmp	r1, #9
   2f818:	str	r1, [sp, #36]	; 0x24
   2f81c:	bhi	2f5d4 <fputs@plt+0x1e50c>
   2f820:	cmp	r1, #0
   2f824:	beq	2f640 <fputs@plt+0x1e578>
   2f828:	add	r2, sp, #40	; 0x28
   2f82c:	add	r0, r4, r5
   2f830:	bl	18b58 <fputs@plt+0x7a90>
   2f834:	ldr	r3, [sp, #36]	; 0x24
   2f838:	vldr	d0, [r6, #-40]	; 0xffffffd8
   2f83c:	cmp	r3, #7
   2f840:	bne	2f85c <fputs@plt+0x1e794>
   2f844:	vldr	d7, [sp, #40]	; 0x28
   2f848:	vcmpe.f64	d7, d0
   2f84c:	vmrs	APSR_nzcv, fpscr
   2f850:	bmi	2f640 <fputs@plt+0x1e578>
   2f854:	bgt	2f5d4 <fputs@plt+0x1e50c>
   2f858:	b	2f6c4 <fputs@plt+0x1e5fc>
   2f85c:	ldrd	r0, [sp, #40]	; 0x28
   2f860:	bl	1b1f8 <fputs@plt+0xa130>
   2f864:	b	2f66c <fputs@plt+0x1e5a4>
   2f868:	tst	r3, #2
   2f86c:	beq	2f94c <fputs@plt+0x1e884>
   2f870:	ldrb	r3, [r4, r7]
   2f874:	add	r0, r4, r7
   2f878:	tst	r3, #128	; 0x80
   2f87c:	streq	r3, [sp, #36]	; 0x24
   2f880:	beq	2f88c <fputs@plt+0x1e7c4>
   2f884:	add	r1, sp, #36	; 0x24
   2f888:	bl	1a460 <fputs@plt+0x9398>
   2f88c:	ldr	r3, [sp, #36]	; 0x24
   2f890:	cmp	r3, #11
   2f894:	bls	2f640 <fputs@plt+0x1e578>
   2f898:	tst	r3, #1
   2f89c:	beq	2f5d4 <fputs@plt+0x1e50c>
   2f8a0:	sub	r3, r3, #12
   2f8a4:	ldr	r1, [sp, #4]
   2f8a8:	lsr	r3, r3, #1
   2f8ac:	add	r2, r5, r3
   2f8b0:	cmp	r2, r1
   2f8b4:	str	r3, [sp, #52]	; 0x34
   2f8b8:	bls	2f8d4 <fputs@plt+0x1e80c>
   2f8bc:	ldr	r0, [pc, #352]	; 2fa24 <fputs@plt+0x1e95c>
   2f8c0:	bl	2e81c <fputs@plt+0x1d754>
   2f8c4:	strb	r0, [sl, #11]
   2f8c8:	mov	r0, #0
   2f8cc:	mov	r9, r0
   2f8d0:	b	2f62c <fputs@plt+0x1e564>
   2f8d4:	ldr	r2, [sp, #24]
   2f8d8:	ldr	r2, [r2, #20]
   2f8dc:	cmp	r2, #0
   2f8e0:	beq	2f918 <fputs@plt+0x1e850>
   2f8e4:	ldrb	r3, [fp, #4]
   2f8e8:	mov	r1, r8
   2f8ec:	add	r0, sp, #40	; 0x28
   2f8f0:	strb	r3, [sp, #50]	; 0x32
   2f8f4:	ldr	r3, [fp, #12]
   2f8f8:	str	r3, [sp, #72]	; 0x48
   2f8fc:	mov	r3, #2
   2f900:	strh	r3, [sp, #48]	; 0x30
   2f904:	add	r3, r4, r5
   2f908:	str	r3, [sp, #56]	; 0x38
   2f90c:	add	r3, sl, #11
   2f910:	bl	2c8f8 <fputs@plt+0x1b830>
   2f914:	b	2f66c <fputs@plt+0x1e5a4>
   2f918:	ldr	r8, [r6, #-28]	; 0xffffffe4
   2f91c:	ldr	r1, [r6, #-24]	; 0xffffffe8
   2f920:	cmp	r3, r8
   2f924:	movlt	r2, r3
   2f928:	movge	r2, r8
   2f92c:	add	r0, r4, r5
   2f930:	str	r3, [sp, #28]
   2f934:	bl	10e34 <memcmp@plt>
   2f938:	cmp	r0, #0
   2f93c:	bne	2f5d8 <fputs@plt+0x1e510>
   2f940:	ldr	r3, [sp, #28]
   2f944:	sub	r0, r3, r8
   2f948:	b	2f66c <fputs@plt+0x1e5a4>
   2f94c:	tst	r3, #16
   2f950:	beq	2f9d8 <fputs@plt+0x1e910>
   2f954:	ldrb	r3, [r4, r7]
   2f958:	add	r0, r4, r7
   2f95c:	tst	r3, #128	; 0x80
   2f960:	streq	r3, [sp, #36]	; 0x24
   2f964:	beq	2f970 <fputs@plt+0x1e8a8>
   2f968:	add	r1, sp, #36	; 0x24
   2f96c:	bl	1a460 <fputs@plt+0x9398>
   2f970:	ldr	r8, [sp, #36]	; 0x24
   2f974:	cmp	r8, #11
   2f978:	bls	2f640 <fputs@plt+0x1e578>
   2f97c:	ands	r3, r8, #1
   2f980:	bne	2f640 <fputs@plt+0x1e578>
   2f984:	sub	r8, r8, #12
   2f988:	ldr	r1, [sp, #4]
   2f98c:	lsr	r8, r8, #1
   2f990:	add	r2, r5, r8
   2f994:	cmp	r2, r1
   2f998:	strhi	r3, [sp, #4]
   2f99c:	ldrhi	r0, [pc, #132]	; 2fa28 <fputs@plt+0x1e960>
   2f9a0:	bhi	2f8c0 <fputs@plt+0x1e7f8>
   2f9a4:	ldr	r3, [r6, #-28]	; 0xffffffe4
   2f9a8:	ldr	r1, [r6, #-24]	; 0xffffffe8
   2f9ac:	cmp	r8, r3
   2f9b0:	movlt	r2, r8
   2f9b4:	movge	r2, r3
   2f9b8:	add	r0, r4, r5
   2f9bc:	str	r3, [sp, #28]
   2f9c0:	bl	10e34 <memcmp@plt>
   2f9c4:	cmp	r0, #0
   2f9c8:	bne	2f5d8 <fputs@plt+0x1e510>
   2f9cc:	ldr	r3, [sp, #28]
   2f9d0:	sub	r0, r8, r3
   2f9d4:	b	2f66c <fputs@plt+0x1e5a4>
   2f9d8:	ldrb	r0, [r4, r7]
   2f9dc:	str	r0, [sp, #36]	; 0x24
   2f9e0:	adds	r0, r0, #0
   2f9e4:	movne	r0, #1
   2f9e8:	b	2f66c <fputs@plt+0x1e5a4>
   2f9ec:	add	r3, r3, #1
   2f9f0:	b	2f6e4 <fputs@plt+0x1e61c>
   2f9f4:	ldrh	r3, [sl, #8]
   2f9f8:	cmp	r9, r3
   2f9fc:	bge	2f710 <fputs@plt+0x1e648>
   2fa00:	ldr	r3, [sp, #24]
   2fa04:	add	r6, r6, #40	; 0x28
   2fa08:	add	r3, r3, #4
   2fa0c:	str	r3, [sp, #24]
   2fa10:	ldr	r3, [sp, #4]
   2fa14:	cmp	r5, r3
   2fa18:	bls	2f5b4 <fputs@plt+0x1e4ec>
   2fa1c:	b	2f710 <fputs@plt+0x1e648>
   2fa20:	andeq	r1, r1, r5, lsl #18
   2fa24:	andeq	r1, r1, r0, asr r9
   2fa28:	andeq	r1, r1, sp, ror #18
   2fa2c:	mov	r3, #0
   2fa30:	b	2f544 <fputs@plt+0x1e47c>
   2fa34:	push	{r4, r5, r6, r7, r8, lr}
   2fa38:	mov	r5, r1
   2fa3c:	mov	r6, r3
   2fa40:	ldr	r3, [r5]
   2fa44:	mov	r7, r2
   2fa48:	cmp	r3, #0
   2fa4c:	ldr	r2, [sp, #24]
   2fa50:	ldr	r1, [sp, #28]
   2fa54:	ldr	r4, [r0, #12]
   2fa58:	bne	2fa74 <fputs@plt+0x1e9ac>
   2fa5c:	ldr	r0, [r0, #8]
   2fa60:	mov	r3, r4
   2fa64:	ldr	r0, [r0, #28]
   2fa68:	bl	1a4e8 <fputs@plt+0x9420>
   2fa6c:	mov	r3, #1
   2fa70:	str	r3, [r5]
   2fa74:	mov	r2, r4
   2fa78:	mov	r1, r7
   2fa7c:	mov	r0, r6
   2fa80:	pop	{r4, r5, r6, r7, r8, lr}
   2fa84:	b	2fa2c <fputs@plt+0x1e964>
   2fa88:	ldrb	r3, [r1]
   2fa8c:	ldrb	ip, [r1, #1]
   2fa90:	push	{r4, r5, r6, r7, lr}
   2fa94:	and	r3, r3, #63	; 0x3f
   2fa98:	add	lr, r1, r3
   2fa9c:	cmp	ip, #9
   2faa0:	ldrls	pc, [pc, ip, lsl #2]
   2faa4:	b	2fbc0 <fputs@plt+0x1eaf8>
   2faa8:	andeq	pc, r2, r0, asr #23
   2faac:	ldrdeq	pc, [r2], -ip
   2fab0:	andeq	pc, r2, r0, lsl #22
   2fab4:	andeq	pc, r2, r0, lsl fp	; <UNPREDICTABLE>
   2fab8:	andeq	pc, r2, r8, lsr #22
   2fabc:	andeq	pc, r2, r4, asr #22
   2fac0:	andeq	pc, r2, ip, ror fp	; <UNPREDICTABLE>
   2fac4:	andeq	pc, r2, r0, asr #23
   2fac8:	andeq	pc, r2, r8, asr #23
   2facc:	ldrdeq	pc, [r2], -r0
   2fad0:	mov	r4, #1
   2fad4:	mov	r5, #0
   2fad8:	b	2fae4 <fputs@plt+0x1ea1c>
   2fadc:	ldrsb	r4, [r1, r3]
   2fae0:	asr	r5, r4, #31
   2fae4:	ldr	r3, [r2, #4]
   2fae8:	ldrd	r6, [r3]
   2faec:	cmp	r4, r6
   2faf0:	sbcs	r3, r5, r7
   2faf4:	bge	2fbd0 <fputs@plt+0x1eb08>
   2faf8:	ldrsb	r0, [r2, #12]
   2fafc:	pop	{r4, r5, r6, r7, pc}
   2fb00:	ldrsb	r3, [r1, r3]
   2fb04:	ldrb	r4, [lr, #1]
   2fb08:	orr	r4, r4, r3, lsl #8
   2fb0c:	b	2fae0 <fputs@plt+0x1ea18>
   2fb10:	ldrb	ip, [lr, #1]
   2fb14:	ldrb	r4, [lr, #2]
   2fb18:	ldrsb	r3, [r1, r3]
   2fb1c:	orr	r4, r4, ip, lsl #8
   2fb20:	orr	r4, r4, r3, lsl #16
   2fb24:	b	2fae0 <fputs@plt+0x1ea18>
   2fb28:	ldrb	r3, [r1, r3]
   2fb2c:	ldrb	r4, [lr, #3]
   2fb30:	orr	r4, r4, r3, lsl #24
   2fb34:	ldrb	r3, [lr, #1]
   2fb38:	orr	r4, r4, r3, lsl #16
   2fb3c:	ldrb	r3, [lr, #2]
   2fb40:	b	2fb08 <fputs@plt+0x1ea40>
   2fb44:	ldrb	r4, [lr, #2]
   2fb48:	ldrb	ip, [lr, #5]
   2fb4c:	ldrsb	r6, [r1, r3]
   2fb50:	ldrb	r3, [lr, #1]
   2fb54:	orr	ip, ip, r4, lsl #24
   2fb58:	ldrb	r4, [lr, #3]
   2fb5c:	orr	r5, r3, r6, lsl #8
   2fb60:	orr	ip, ip, r4, lsl #16
   2fb64:	ldrb	r4, [lr, #4]
   2fb68:	orr	ip, ip, r4, lsl #8
   2fb6c:	mov	r4, #0
   2fb70:	adds	r4, r4, ip
   2fb74:	adc	r5, r5, #0
   2fb78:	b	2fae4 <fputs@plt+0x1ea1c>
   2fb7c:	ldrb	ip, [r1, r3]
   2fb80:	ldrb	r3, [lr, #3]
   2fb84:	mov	r4, #0
   2fb88:	orr	r3, r3, ip, lsl #24
   2fb8c:	ldrb	ip, [lr, #1]
   2fb90:	orr	r3, r3, ip, lsl #16
   2fb94:	ldrb	ip, [lr, #2]
   2fb98:	orr	r5, r3, ip, lsl #8
   2fb9c:	ldrb	ip, [lr, #4]
   2fba0:	ldrb	r3, [lr, #7]
   2fba4:	orr	r3, r3, ip, lsl #24
   2fba8:	ldrb	ip, [lr, #5]
   2fbac:	orr	r3, r3, ip, lsl #16
   2fbb0:	ldrb	ip, [lr, #6]
   2fbb4:	orr	r3, r3, ip, lsl #8
   2fbb8:	orr	r4, r4, r3
   2fbbc:	b	2fae4 <fputs@plt+0x1ea1c>
   2fbc0:	pop	{r4, r5, r6, r7, lr}
   2fbc4:	b	2fa2c <fputs@plt+0x1e964>
   2fbc8:	mov	r4, #0
   2fbcc:	b	2fad4 <fputs@plt+0x1ea0c>
   2fbd0:	cmp	r6, r4
   2fbd4:	sbcs	r3, r7, r5
   2fbd8:	bge	2fbe4 <fputs@plt+0x1eb1c>
   2fbdc:	ldrsb	r0, [r2, #13]
   2fbe0:	pop	{r4, r5, r6, r7, pc}
   2fbe4:	ldrh	r3, [r2, #8]
   2fbe8:	cmp	r3, #1
   2fbec:	bls	2fbfc <fputs@plt+0x1eb34>
   2fbf0:	mov	r3, #1
   2fbf4:	pop	{r4, r5, r6, r7, lr}
   2fbf8:	b	2f544 <fputs@plt+0x1e47c>
   2fbfc:	mov	r3, #1
   2fc00:	ldrsb	r0, [r2, #10]
   2fc04:	strb	r3, [r2, #14]
   2fc08:	pop	{r4, r5, r6, r7, pc}
   2fc0c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2fc10:	mov	r6, r0
   2fc14:	ldr	r5, [sp, #32]
   2fc18:	ldrb	r4, [r2, #1]
   2fc1c:	ldr	r7, [sp, #36]	; 0x24
   2fc20:	ldrb	ip, [r5, #1]
   2fc24:	cmp	r4, #7
   2fc28:	cmpgt	ip, #7
   2fc2c:	movgt	lr, #1
   2fc30:	movle	lr, #0
   2fc34:	subgt	ip, r4, ip
   2fc38:	bgt	2fd48 <fputs@plt+0x1ec80>
   2fc3c:	ldrb	r0, [r2]
   2fc40:	ldrb	sl, [r5]
   2fc44:	cmp	r4, ip
   2fc48:	add	r8, r2, r0
   2fc4c:	add	r9, r5, sl
   2fc50:	bne	2fd20 <fputs@plt+0x1ec58>
   2fc54:	ldrb	ip, [r2, r0]
   2fc58:	ldrb	r0, [r5, sl]
   2fc5c:	eor	r0, r0, ip
   2fc60:	tst	r0, #128	; 0x80
   2fc64:	bne	2fcdc <fputs@plt+0x1ec14>
   2fc68:	ldr	ip, [pc, #272]	; 2fd80 <fputs@plt+0x1ecb8>
   2fc6c:	add	ip, ip, r4
   2fc70:	ldrb	r4, [ip, #3497]	; 0xda9
   2fc74:	cmp	lr, r4
   2fc78:	blt	2fd08 <fputs@plt+0x1ec40>
   2fc7c:	ldr	r0, [r6, #8]
   2fc80:	ldr	r0, [r0, #28]
   2fc84:	ldrh	ip, [r0, #6]
   2fc88:	cmp	ip, #1
   2fc8c:	bls	2fd78 <fputs@plt+0x1ecb0>
   2fc90:	mov	r9, r3
   2fc94:	ldr	r3, [r1]
   2fc98:	mov	sl, r2
   2fc9c:	cmp	r3, #0
   2fca0:	mov	r8, r1
   2fca4:	ldr	r4, [r6, #12]
   2fca8:	bne	2fcc4 <fputs@plt+0x1ebfc>
   2fcac:	mov	r3, r4
   2fcb0:	mov	r2, r5
   2fcb4:	mov	r1, r7
   2fcb8:	bl	1a4e8 <fputs@plt+0x9420>
   2fcbc:	mov	r3, #1
   2fcc0:	str	r3, [r8]
   2fcc4:	mov	r2, r4
   2fcc8:	mov	r1, sl
   2fccc:	mov	r0, r9
   2fcd0:	mov	r3, #1
   2fcd4:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   2fcd8:	b	2f544 <fputs@plt+0x1e47c>
   2fcdc:	tst	ip, #128	; 0x80
   2fce0:	mvnne	ip, #0
   2fce4:	moveq	ip, #1
   2fce8:	ldr	r3, [r6, #8]
   2fcec:	ldr	r3, [r3, #28]
   2fcf0:	ldr	r3, [r3, #16]
   2fcf4:	ldrb	r3, [r3]
   2fcf8:	cmp	r3, #0
   2fcfc:	rsbne	ip, ip, #0
   2fd00:	mov	r0, ip
   2fd04:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2fd08:	ldrb	ip, [r8, lr]
   2fd0c:	ldrb	r0, [r9, lr]
   2fd10:	subs	ip, ip, r0
   2fd14:	bne	2fce8 <fputs@plt+0x1ec20>
   2fd18:	add	lr, lr, #1
   2fd1c:	b	2fc74 <fputs@plt+0x1ebac>
   2fd20:	cmp	ip, #7
   2fd24:	bgt	2fd54 <fputs@plt+0x1ec8c>
   2fd28:	cmp	r4, #7
   2fd2c:	bgt	2fd68 <fputs@plt+0x1eca0>
   2fd30:	sub	ip, r4, ip
   2fd34:	cmp	ip, #0
   2fd38:	bgt	2fd58 <fputs@plt+0x1ec90>
   2fd3c:	ldrsb	r0, [r5, sl]
   2fd40:	cmp	r0, #0
   2fd44:	blt	2fd70 <fputs@plt+0x1eca8>
   2fd48:	cmp	ip, #0
   2fd4c:	beq	2fc7c <fputs@plt+0x1ebb4>
   2fd50:	b	2fce8 <fputs@plt+0x1ec20>
   2fd54:	mov	ip, #1
   2fd58:	ldrsb	r3, [r2, r0]
   2fd5c:	cmp	r3, #0
   2fd60:	mvnlt	ip, #0
   2fd64:	b	2fce8 <fputs@plt+0x1ec20>
   2fd68:	mvn	ip, #0
   2fd6c:	b	2fd3c <fputs@plt+0x1ec74>
   2fd70:	mov	ip, #1
   2fd74:	b	2fce8 <fputs@plt+0x1ec20>
   2fd78:	mov	ip, #0
   2fd7c:	b	2fd00 <fputs@plt+0x1ec38>
   2fd80:			; <UNDEFINED> instruction: 0x00072ab8
   2fd84:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2fd88:	sub	sp, sp, #20
   2fd8c:	mov	fp, r3
   2fd90:	ldr	r6, [sp, #56]	; 0x38
   2fd94:	ldrb	r3, [r2, #1]
   2fd98:	ldrb	r7, [r2]
   2fd9c:	ldrb	r8, [r6]
   2fda0:	tst	r3, #128	; 0x80
   2fda4:	mov	sl, r0
   2fda8:	mov	r9, r1
   2fdac:	mov	r5, r2
   2fdb0:	add	r7, r2, r7
   2fdb4:	add	r8, r6, r8
   2fdb8:	streq	r3, [sp, #8]
   2fdbc:	beq	2fdcc <fputs@plt+0x1ed04>
   2fdc0:	add	r1, sp, #8
   2fdc4:	add	r0, r2, #1
   2fdc8:	bl	1a460 <fputs@plt+0x9398>
   2fdcc:	ldr	r3, [sp, #8]
   2fdd0:	sub	r3, r3, #13
   2fdd4:	add	r3, r3, r3, lsr #31
   2fdd8:	asr	r3, r3, #1
   2fddc:	str	r3, [sp, #8]
   2fde0:	ldrb	r3, [r6, #1]
   2fde4:	tst	r3, #128	; 0x80
   2fde8:	streq	r3, [sp, #12]
   2fdec:	beq	2fdfc <fputs@plt+0x1ed34>
   2fdf0:	add	r1, sp, #12
   2fdf4:	add	r0, r6, #1
   2fdf8:	bl	1a460 <fputs@plt+0x9398>
   2fdfc:	ldr	r4, [sp, #12]
   2fe00:	ldr	r3, [sp, #8]
   2fe04:	sub	r4, r4, #13
   2fe08:	mov	r1, r8
   2fe0c:	add	r4, r4, r4, lsr #31
   2fe10:	mov	r0, r7
   2fe14:	asr	r4, r4, #1
   2fe18:	cmp	r4, r3
   2fe1c:	movlt	r2, r4
   2fe20:	movge	r2, r3
   2fe24:	str	r4, [sp, #12]
   2fe28:	str	r3, [sp, #4]
   2fe2c:	bl	10e34 <memcmp@plt>
   2fe30:	ldr	r2, [sl, #8]
   2fe34:	cmp	r0, #0
   2fe38:	bne	2fea0 <fputs@plt+0x1edd8>
   2fe3c:	ldr	r3, [sp, #4]
   2fe40:	subs	r0, r3, r4
   2fe44:	bne	2fea0 <fputs@plt+0x1edd8>
   2fe48:	ldr	ip, [r2, #28]
   2fe4c:	ldrh	r3, [ip, #6]
   2fe50:	cmp	r3, #1
   2fe54:	bls	2fe98 <fputs@plt+0x1edd0>
   2fe58:	ldr	r3, [r9]
   2fe5c:	ldr	r4, [sl, #12]
   2fe60:	cmp	r3, #0
   2fe64:	bne	2fe84 <fputs@plt+0x1edbc>
   2fe68:	mov	r3, r4
   2fe6c:	mov	r2, r6
   2fe70:	ldr	r1, [sp, #60]	; 0x3c
   2fe74:	mov	r0, ip
   2fe78:	bl	1a4e8 <fputs@plt+0x9420>
   2fe7c:	mov	r3, #1
   2fe80:	str	r3, [r9]
   2fe84:	mov	r3, #1
   2fe88:	mov	r2, r4
   2fe8c:	mov	r1, r5
   2fe90:	mov	r0, fp
   2fe94:	bl	2f544 <fputs@plt+0x1e47c>
   2fe98:	add	sp, sp, #20
   2fe9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2fea0:	ldr	r3, [r2, #28]
   2fea4:	ldr	r3, [r3, #16]
   2fea8:	ldrb	r3, [r3]
   2feac:	cmp	r3, #0
   2feb0:	rsbne	r0, r0, #0
   2feb4:	b	2fe98 <fputs@plt+0x1edd0>
   2feb8:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   2febc:	mov	r8, r0
   2fec0:	ldrb	r3, [r1, #1]
   2fec4:	mov	r6, r1
   2fec8:	mov	r5, r2
   2fecc:	tst	r3, #128	; 0x80
   2fed0:	streq	r3, [sp, #4]
   2fed4:	beq	2fee4 <fputs@plt+0x1ee1c>
   2fed8:	add	r1, sp, #4
   2fedc:	add	r0, r6, #1
   2fee0:	bl	1a460 <fputs@plt+0x9398>
   2fee4:	ldr	r4, [sp, #4]
   2fee8:	cmp	r4, #11
   2feec:	bgt	2fefc <fputs@plt+0x1ee34>
   2fef0:	ldrsb	r0, [r5, #12]
   2fef4:	add	sp, sp, #8
   2fef8:	pop	{r4, r5, r6, r7, r8, pc}
   2fefc:	tst	r4, #1
   2ff00:	bne	2ff0c <fputs@plt+0x1ee44>
   2ff04:	ldrsb	r0, [r5, #13]
   2ff08:	b	2fef4 <fputs@plt+0x1ee2c>
   2ff0c:	ldrb	r0, [r6]
   2ff10:	sub	r4, r4, #12
   2ff14:	asr	r4, r4, #1
   2ff18:	add	r3, r0, r4
   2ff1c:	cmp	r3, r8
   2ff20:	ble	2ff38 <fputs@plt+0x1ee70>
   2ff24:	ldr	r0, [pc, #120]	; 2ffa4 <fputs@plt+0x1eedc>
   2ff28:	bl	2e81c <fputs@plt+0x1d754>
   2ff2c:	strb	r0, [r5, #11]
   2ff30:	mov	r0, #0
   2ff34:	b	2fef4 <fputs@plt+0x1ee2c>
   2ff38:	ldr	r3, [r5, #4]
   2ff3c:	add	r0, r6, r0
   2ff40:	ldr	r7, [r3, #12]
   2ff44:	ldr	r1, [r3, #16]
   2ff48:	cmp	r4, r7
   2ff4c:	movlt	r2, r4
   2ff50:	movge	r2, r7
   2ff54:	bl	10e34 <memcmp@plt>
   2ff58:	cmp	r0, #0
   2ff5c:	bne	2ff9c <fputs@plt+0x1eed4>
   2ff60:	sub	r4, r4, r7
   2ff64:	cmp	r4, #0
   2ff68:	bne	2ff9c <fputs@plt+0x1eed4>
   2ff6c:	ldrh	r3, [r5, #8]
   2ff70:	cmp	r3, #1
   2ff74:	movls	r3, #1
   2ff78:	ldrsbls	r0, [r5, #10]
   2ff7c:	strbls	r3, [r5, #14]
   2ff80:	bls	2fef4 <fputs@plt+0x1ee2c>
   2ff84:	mov	r3, #1
   2ff88:	mov	r2, r5
   2ff8c:	mov	r1, r6
   2ff90:	mov	r0, r8
   2ff94:	bl	2f544 <fputs@plt+0x1e47c>
   2ff98:	b	2fef4 <fputs@plt+0x1ee2c>
   2ff9c:	bgt	2ff04 <fputs@plt+0x1ee3c>
   2ffa0:	b	2fef0 <fputs@plt+0x1ee28>
   2ffa4:	andeq	r1, r1, pc, lsl sl
   2ffa8:	ldr	r3, [pc, #36]	; 2ffd4 <fputs@plt+0x1ef0c>
   2ffac:	push	{r0, r1, r2, lr}
   2ffb0:	ldr	r2, [pc, #32]	; 2ffd8 <fputs@plt+0x1ef10>
   2ffb4:	str	r3, [sp]
   2ffb8:	ldr	r1, [pc, #28]	; 2ffdc <fputs@plt+0x1ef14>
   2ffbc:	mov	r3, r0
   2ffc0:	mov	r0, #14
   2ffc4:	bl	2d7f8 <fputs@plt+0x1c730>
   2ffc8:	mov	r0, #14
   2ffcc:	add	sp, sp, #12
   2ffd0:	pop	{pc}		; (ldr pc, [sp], #4)
   2ffd4:	andeq	r6, r7, r3, ror r3
   2ffd8:	andeq	r6, r7, r4, lsl #13
   2ffdc:	strdeq	r6, [r7], -r8
   2ffe0:	push	{r4, r5, lr}
   2ffe4:	sub	sp, sp, #524	; 0x20c
   2ffe8:	add	r4, sp, #4
   2ffec:	mov	r3, r0
   2fff0:	mov	r5, r1
   2fff4:	ldr	r2, [pc, #152]	; 30094 <fputs@plt+0x1efcc>
   2fff8:	mov	r1, r4
   2fffc:	mov	r0, #512	; 0x200
   30000:	bl	2b038 <fputs@plt+0x19f70>
   30004:	mov	r0, r4
   30008:	bl	10f24 <strlen@plt>
   3000c:	cmp	r0, #0
   30010:	ble	30078 <fputs@plt+0x1efb0>
   30014:	ldrb	r3, [r4, r0]
   30018:	cmp	r3, #47	; 0x2f
   3001c:	bne	30070 <fputs@plt+0x1efa8>
   30020:	add	r3, sp, #520	; 0x208
   30024:	add	r0, r3, r0
   30028:	mov	r3, #0
   3002c:	strb	r3, [r0, #-516]	; 0xfffffdfc
   30030:	mov	r2, #0
   30034:	mov	r1, r2
   30038:	mov	r0, r4
   3003c:	bl	2db24 <fputs@plt+0x1ca5c>
   30040:	cmp	r0, #0
   30044:	str	r0, [r5]
   30048:	movge	r0, #0
   3004c:	bge	30068 <fputs@plt+0x1efa0>
   30050:	ldr	r0, [pc, #64]	; 30098 <fputs@plt+0x1efd0>
   30054:	bl	2ffa8 <fputs@plt+0x1eee0>
   30058:	ldr	r3, [pc, #56]	; 30098 <fputs@plt+0x1efd0>
   3005c:	mov	r2, r4
   30060:	ldr	r1, [pc, #52]	; 3009c <fputs@plt+0x1efd4>
   30064:	bl	2dc2c <fputs@plt+0x1cb64>
   30068:	add	sp, sp, #524	; 0x20c
   3006c:	pop	{r4, r5, pc}
   30070:	sub	r0, r0, #1
   30074:	b	3000c <fputs@plt+0x1ef44>
   30078:	ldrb	r3, [sp, #4]
   3007c:	cmp	r3, #47	; 0x2f
   30080:	movne	r3, #46	; 0x2e
   30084:	strbne	r3, [sp, #4]
   30088:	mov	r3, #0
   3008c:	strb	r3, [sp, #5]
   30090:	b	30030 <fputs@plt+0x1ef68>
   30094:	andeq	r6, r7, r2, ror #10
   30098:	andeq	r7, r0, fp, lsr r9
   3009c:	muleq	r7, r5, r6
   300a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   300a4:	mov	r4, r1
   300a8:	ldr	sl, [pc, #668]	; 3034c <fputs@plt+0x1f284>
   300ac:	sub	sp, sp, #116	; 0x74
   300b0:	mov	r9, r2
   300b4:	mov	r6, #0
   300b8:	mov	fp, sl
   300bc:	mov	r8, r3
   300c0:	mov	r3, #1
   300c4:	str	r3, [sp]
   300c8:	ldr	r3, [sl, #600]	; 0x258
   300cc:	add	r1, sp, #8
   300d0:	mov	r0, r4
   300d4:	blx	r3
   300d8:	subs	r5, r0, #0
   300dc:	beq	301a8 <fputs@plt+0x1f0e0>
   300e0:	bl	110bc <__errno_location@plt>
   300e4:	ldr	r3, [r0]
   300e8:	cmp	r3, #2
   300ec:	moveq	r7, #0
   300f0:	moveq	r5, r7
   300f4:	beq	30118 <fputs@plt+0x1f050>
   300f8:	ldr	r0, [pc, #592]	; 30350 <fputs@plt+0x1f288>
   300fc:	bl	2ffa8 <fputs@plt+0x1eee0>
   30100:	ldr	r3, [pc, #584]	; 30350 <fputs@plt+0x1f288>
   30104:	mov	r2, r4
   30108:	ldr	r1, [pc, #580]	; 30354 <fputs@plt+0x1f28c>
   3010c:	bl	2dc2c <fputs@plt+0x1cb64>
   30110:	mov	r5, r0
   30114:	mov	r7, #0
   30118:	cmp	r4, r8
   3011c:	clz	r3, r5
   30120:	lsr	r3, r3, #5
   30124:	moveq	r3, #0
   30128:	cmp	r3, #0
   3012c:	beq	3017c <fputs@plt+0x1f0b4>
   30130:	mov	r0, r4
   30134:	bl	1839c <fputs@plt+0x72d4>
   30138:	ldrb	r3, [r4]
   3013c:	cmp	r3, #47	; 0x2f
   30140:	mov	r5, r0
   30144:	beq	30320 <fputs@plt+0x1f258>
   30148:	ldr	r3, [fp, #312]	; 0x138
   3014c:	sub	r1, r9, #2
   30150:	mov	r0, r8
   30154:	blx	r3
   30158:	cmp	r0, #0
   3015c:	bne	302ec <fputs@plt+0x1f224>
   30160:	ldr	r0, [pc, #496]	; 30358 <fputs@plt+0x1f290>
   30164:	bl	2ffa8 <fputs@plt+0x1eee0>
   30168:	ldr	r3, [pc, #488]	; 30358 <fputs@plt+0x1f290>
   3016c:	mov	r2, r4
   30170:	ldr	r1, [pc, #484]	; 3035c <fputs@plt+0x1f294>
   30174:	bl	2dc2c <fputs@plt+0x1cb64>
   30178:	mov	r5, r0
   3017c:	cmp	r7, #0
   30180:	beq	3018c <fputs@plt+0x1f0c4>
   30184:	cmp	r5, #0
   30188:	beq	301a0 <fputs@plt+0x1f0d8>
   3018c:	mov	r0, r6
   30190:	bl	1a014 <fputs@plt+0x8f4c>
   30194:	mov	r0, r5
   30198:	add	sp, sp, #116	; 0x74
   3019c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   301a0:	mov	r4, r8
   301a4:	b	300c8 <fputs@plt+0x1f000>
   301a8:	ldr	r3, [sp, #24]
   301ac:	and	r3, r3, #61440	; 0xf000
   301b0:	cmp	r3, #40960	; 0xa000
   301b4:	bne	30114 <fputs@plt+0x1f04c>
   301b8:	cmp	r6, #0
   301bc:	bne	301e0 <fputs@plt+0x1f118>
   301c0:	mov	r0, r9
   301c4:	bl	2654c <fputs@plt+0x15484>
   301c8:	subs	r6, r0, #0
   301cc:	bne	3020c <fputs@plt+0x1f144>
   301d0:	mov	r7, #1
   301d4:	mov	r4, r6
   301d8:	mov	r5, #7
   301dc:	b	30118 <fputs@plt+0x1f050>
   301e0:	ldr	r3, [sp]
   301e4:	add	r3, r3, #1
   301e8:	cmp	r3, #100	; 0x64
   301ec:	str	r3, [sp]
   301f0:	ble	3020c <fputs@plt+0x1f144>
   301f4:	ldr	r0, [pc, #356]	; 30360 <fputs@plt+0x1f298>
   301f8:	bl	2ffa8 <fputs@plt+0x1eee0>
   301fc:	cmp	r0, #0
   30200:	movne	r4, r6
   30204:	movne	r5, r0
   30208:	bne	30248 <fputs@plt+0x1f180>
   3020c:	sub	r2, r9, #1
   30210:	ldr	r3, [fp, #588]	; 0x24c
   30214:	mov	r1, r6
   30218:	mov	r0, r4
   3021c:	blx	r3
   30220:	subs	r2, r0, #0
   30224:	bge	30250 <fputs@plt+0x1f188>
   30228:	ldr	r0, [pc, #308]	; 30364 <fputs@plt+0x1f29c>
   3022c:	bl	2ffa8 <fputs@plt+0x1eee0>
   30230:	ldr	r3, [pc, #300]	; 30364 <fputs@plt+0x1f29c>
   30234:	mov	r2, r4
   30238:	ldr	r1, [pc, #296]	; 30368 <fputs@plt+0x1f2a0>
   3023c:	bl	2dc2c <fputs@plt+0x1cb64>
   30240:	mov	r5, r0
   30244:	mov	r4, r6
   30248:	mov	r7, #1
   3024c:	b	30118 <fputs@plt+0x1f050>
   30250:	ldrb	r3, [r6]
   30254:	cmp	r3, #47	; 0x2f
   30258:	beq	302e0 <fputs@plt+0x1f218>
   3025c:	mov	r0, r4
   30260:	str	r2, [sp, #4]
   30264:	bl	1839c <fputs@plt+0x72d4>
   30268:	ldr	r2, [sp, #4]
   3026c:	mov	r7, r0
   30270:	add	r3, r4, r0
   30274:	cmp	r7, #0
   30278:	bgt	302b8 <fputs@plt+0x1f1f0>
   3027c:	add	r3, r7, r2
   30280:	cmp	r9, r3
   30284:	ble	302cc <fputs@plt+0x1f204>
   30288:	add	r2, r2, #1
   3028c:	mov	r1, r6
   30290:	add	r0, r6, r7
   30294:	str	r3, [sp, #4]
   30298:	bl	11014 <memmove@plt>
   3029c:	mov	r2, r7
   302a0:	mov	r1, r4
   302a4:	mov	r0, r6
   302a8:	bl	10f3c <memcpy@plt>
   302ac:	ldr	r3, [sp, #4]
   302b0:	mov	r2, r3
   302b4:	b	302e0 <fputs@plt+0x1f218>
   302b8:	ldrb	r1, [r3, #-1]!
   302bc:	cmp	r1, #47	; 0x2f
   302c0:	beq	3027c <fputs@plt+0x1f1b4>
   302c4:	sub	r7, r7, #1
   302c8:	b	30274 <fputs@plt+0x1f1ac>
   302cc:	ldr	r0, [pc, #152]	; 3036c <fputs@plt+0x1f2a4>
   302d0:	str	r2, [sp, #4]
   302d4:	bl	2ffa8 <fputs@plt+0x1eee0>
   302d8:	ldr	r2, [sp, #4]
   302dc:	mov	r5, r0
   302e0:	mov	r3, #0
   302e4:	strb	r3, [r6, r2]
   302e8:	b	30244 <fputs@plt+0x1f17c>
   302ec:	mov	r0, r8
   302f0:	bl	1839c <fputs@plt+0x72d4>
   302f4:	mov	r3, #47	; 0x2f
   302f8:	add	ip, r0, #1
   302fc:	strb	r3, [r8, r0]
   30300:	add	r5, r5, ip
   30304:	cmp	r9, r5
   30308:	bgt	30328 <fputs@plt+0x1f260>
   3030c:	mov	r3, #0
   30310:	strb	r3, [r8, ip]
   30314:	ldr	r0, [pc, #84]	; 30370 <fputs@plt+0x1f2a8>
   30318:	bl	2ffa8 <fputs@plt+0x1eee0>
   3031c:	b	30178 <fputs@plt+0x1f0b0>
   30320:	mov	ip, #0
   30324:	b	30300 <fputs@plt+0x1f238>
   30328:	mov	r3, r4
   3032c:	ldr	r2, [pc, #64]	; 30374 <fputs@plt+0x1f2ac>
   30330:	add	r1, r8, ip
   30334:	sub	r0, r9, ip
   30338:	bl	2b038 <fputs@plt+0x19f70>
   3033c:	cmp	r7, #0
   30340:	bne	301a0 <fputs@plt+0x1f0d8>
   30344:	mov	r5, r7
   30348:	b	3018c <fputs@plt+0x1f0c4>
   3034c:	andeq	fp, r8, r0, lsr #2
   30350:	strdeq	r8, [r0], -r8	; <UNPREDICTABLE>
   30354:	andeq	r6, r7, r3, lsr #13
   30358:			; <UNDEFINED> instruction: 0x000082bf
   3035c:			; <UNDEFINED> instruction: 0x000766b2
   30360:	andeq	r8, r0, r3, lsl #6
   30364:	andeq	r8, r0, r9, lsl #6
   30368:	andeq	r6, r7, r9, lsr #13
   3036c:	andeq	r8, r0, pc, lsl #6
   30370:	andeq	r8, r0, r8, asr #5
   30374:	andeq	r6, r7, r2, ror #10
   30378:	ldr	r3, [pc, #80]	; 303d0 <fputs@plt+0x1f308>
   3037c:	ldr	r2, [r0, #80]	; 0x50
   30380:	ldr	r1, [pc, #76]	; 303d4 <fputs@plt+0x1f30c>
   30384:	cmp	r2, r3
   30388:	cmpne	r2, r1
   3038c:	ldr	r1, [pc, #68]	; 303d8 <fputs@plt+0x1f310>
   30390:	movne	r3, #1
   30394:	moveq	r3, #0
   30398:	cmp	r2, r1
   3039c:	moveq	r3, #0
   303a0:	andne	r3, r3, #1
   303a4:	cmp	r3, #0
   303a8:	beq	303c8 <fputs@plt+0x1f300>
   303ac:	push	{r4, lr}
   303b0:	mov	r0, #21
   303b4:	ldr	r2, [pc, #32]	; 303dc <fputs@plt+0x1f314>
   303b8:	ldr	r1, [pc, #32]	; 303e0 <fputs@plt+0x1f318>
   303bc:	bl	2d7f8 <fputs@plt+0x1c730>
   303c0:	mov	r0, #0
   303c4:	pop	{r4, pc}
   303c8:	mov	r0, #1
   303cc:	bx	lr
   303d0:	blmi	1df4e18 <stderr@@GLIBC_2.4+0x1d690c8>
   303d4:	mlage	r9, r7, r6, sl
   303d8:			; <UNDEFINED> instruction: 0xf03b7906
   303dc:			; <UNDEFINED> instruction: 0x000766b9
   303e0:	andeq	r6, r7, r1, asr #13
   303e4:	push	{r4, lr}
   303e8:	subs	r4, r0, #0
   303ec:	ldreq	r2, [pc, #60]	; 30430 <fputs@plt+0x1f368>
   303f0:	beq	30414 <fputs@plt+0x1f34c>
   303f4:	ldr	r2, [r4, #80]	; 0x50
   303f8:	ldr	r3, [pc, #52]	; 30434 <fputs@plt+0x1f36c>
   303fc:	cmp	r2, r3
   30400:	beq	30428 <fputs@plt+0x1f360>
   30404:	bl	30378 <fputs@plt+0x1f2b0>
   30408:	cmp	r0, #0
   3040c:	popeq	{r4, pc}
   30410:	ldr	r2, [pc, #32]	; 30438 <fputs@plt+0x1f370>
   30414:	ldr	r1, [pc, #32]	; 3043c <fputs@plt+0x1f374>
   30418:	mov	r0, #21
   3041c:	bl	2d7f8 <fputs@plt+0x1c730>
   30420:	mov	r0, #0
   30424:	pop	{r4, pc}
   30428:	mov	r0, #1
   3042c:	pop	{r4, pc}
   30430:	andeq	r9, r7, sp, asr #18
   30434:	mlage	r9, r7, r6, sl
   30438:	andeq	r6, r7, lr, ror #13
   3043c:	andeq	r6, r7, r1, asr #13
   30440:	cmp	r0, #0
   30444:	push	{r4, lr}
   30448:	ldreq	r1, [pc, #40]	; 30478 <fputs@plt+0x1f3b0>
   3044c:	beq	30460 <fputs@plt+0x1f398>
   30450:	ldr	r3, [r0]
   30454:	cmp	r3, #0
   30458:	bne	30470 <fputs@plt+0x1f3a8>
   3045c:	ldr	r1, [pc, #24]	; 3047c <fputs@plt+0x1f3b4>
   30460:	mov	r0, #21
   30464:	bl	2d7f8 <fputs@plt+0x1c730>
   30468:	mov	r0, #1
   3046c:	pop	{r4, pc}
   30470:	mov	r0, #0
   30474:	pop	{r4, pc}
   30478:	strdeq	r6, [r7], -r7
   3047c:	andeq	r6, r7, pc, lsl r7
   30480:	push	{r4, r5, r6, r7, r8, lr}
   30484:	mov	r4, r0
   30488:	mov	r5, r1
   3048c:	bl	30440 <fputs@plt+0x1f378>
   30490:	subs	r7, r0, #0
   30494:	ldrne	r0, [pc, #212]	; 30570 <fputs@plt+0x1f4a8>
   30498:	bne	304d8 <fputs@plt+0x1f410>
   3049c:	ldr	r2, [r4, #40]	; 0x28
   304a0:	ldr	r3, [pc, #204]	; 30574 <fputs@plt+0x1f4ac>
   304a4:	cmp	r2, r3
   304a8:	bne	304b8 <fputs@plt+0x1f3f0>
   304ac:	ldr	r3, [r4, #76]	; 0x4c
   304b0:	cmp	r3, #0
   304b4:	blt	304e0 <fputs@plt+0x1f418>
   304b8:	mov	r1, #21
   304bc:	ldr	r0, [r4]
   304c0:	bl	23e7c <fputs@plt+0x12db4>
   304c4:	mov	r0, #21
   304c8:	ldr	r2, [r4, #168]	; 0xa8
   304cc:	ldr	r1, [pc, #164]	; 30578 <fputs@plt+0x1f4b0>
   304d0:	bl	2d7f8 <fputs@plt+0x1c730>
   304d4:	ldr	r0, [pc, #160]	; 3057c <fputs@plt+0x1f4b4>
   304d8:	pop	{r4, r5, r6, r7, r8, lr}
   304dc:	b	2d88c <fputs@plt+0x1c7c4>
   304e0:	cmp	r5, #0
   304e4:	ble	304f4 <fputs@plt+0x1f42c>
   304e8:	ldrsh	r3, [r4, #68]	; 0x44
   304ec:	cmp	r5, r3
   304f0:	ble	3050c <fputs@plt+0x1f444>
   304f4:	mov	r1, #25
   304f8:	ldr	r0, [r4]
   304fc:	bl	23e7c <fputs@plt+0x12db4>
   30500:	mov	r7, #25
   30504:	mov	r0, r7
   30508:	pop	{r4, r5, r6, r7, r8, pc}
   3050c:	ldr	r3, [r4, #60]	; 0x3c
   30510:	sub	r5, r5, #1
   30514:	mov	r6, #40	; 0x28
   30518:	mov	r8, #1
   3051c:	mla	r6, r6, r5, r3
   30520:	mov	r0, r6
   30524:	bl	23bac <fputs@plt+0x12ae4>
   30528:	strh	r8, [r6, #8]
   3052c:	mov	r1, r7
   30530:	ldr	r0, [r4]
   30534:	bl	23e7c <fputs@plt+0x12db4>
   30538:	ldrsb	r3, [r4, #89]	; 0x59
   3053c:	cmp	r3, #0
   30540:	bge	30504 <fputs@plt+0x1f43c>
   30544:	cmp	r5, #31
   30548:	ldr	r3, [r4, #188]	; 0xbc
   3054c:	bgt	30558 <fputs@plt+0x1f490>
   30550:	ands	r2, r3, r8, lsl r5
   30554:	bne	30560 <fputs@plt+0x1f498>
   30558:	cmn	r3, #1
   3055c:	bne	30504 <fputs@plt+0x1f43c>
   30560:	ldrb	r3, [r4, #87]	; 0x57
   30564:	orr	r3, r3, #1
   30568:	strb	r3, [r4, #87]	; 0x57
   3056c:	b	30504 <fputs@plt+0x1f43c>
   30570:	andeq	r2, r1, sl
   30574:	ldcllt	13, cr0, [r2, #652]!	; 0x28c
   30578:	andeq	r6, r7, ip, asr #14
   3057c:	andeq	r2, r1, r2, lsl r0
   30580:	push	{r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
   30584:	mov	r4, r0
   30588:	mov	sl, r1
   3058c:	mov	r8, r2
   30590:	mov	r9, r3
   30594:	ldr	r5, [sp, #40]	; 0x28
   30598:	ldrb	r7, [sp, #44]	; 0x2c
   3059c:	bl	30480 <fputs@plt+0x1f3b8>
   305a0:	subs	r6, r0, #0
   305a4:	bne	3062c <fputs@plt+0x1f564>
   305a8:	cmp	r8, #0
   305ac:	beq	30640 <fputs@plt+0x1f578>
   305b0:	mov	r1, #40	; 0x28
   305b4:	ldr	r6, [r4, #60]	; 0x3c
   305b8:	mul	r1, r1, sl
   305bc:	str	r5, [sp]
   305c0:	sub	r1, r1, #40	; 0x28
   305c4:	add	r6, r6, r1
   305c8:	mov	r3, r7
   305cc:	mov	r2, r9
   305d0:	mov	r1, r8
   305d4:	mov	r0, r6
   305d8:	bl	26dc0 <fputs@plt+0x15cf8>
   305dc:	cmp	r7, #0
   305e0:	clz	r3, r0
   305e4:	lsr	r3, r3, #5
   305e8:	moveq	r3, #0
   305ec:	cmp	r3, #0
   305f0:	mov	r5, r0
   305f4:	beq	3060c <fputs@plt+0x1f544>
   305f8:	ldr	r3, [r4]
   305fc:	mov	r0, r6
   30600:	ldrb	r1, [r3, #66]	; 0x42
   30604:	bl	27f28 <fputs@plt+0x16e60>
   30608:	mov	r5, r0
   3060c:	mov	r1, r5
   30610:	ldr	r0, [r4]
   30614:	bl	23e7c <fputs@plt+0x12db4>
   30618:	mov	r1, r5
   3061c:	ldr	r0, [r4]
   30620:	add	sp, sp, #8
   30624:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   30628:	b	23eb0 <fputs@plt+0x12de8>
   3062c:	sub	r3, r5, #1
   30630:	cmn	r3, #3
   30634:	bhi	30640 <fputs@plt+0x1f578>
   30638:	mov	r0, r8
   3063c:	blx	r5
   30640:	mov	r0, r6
   30644:	add	sp, sp, #8
   30648:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3064c:	push	{r0, r1, r2, lr}
   30650:	mov	ip, #0
   30654:	str	ip, [sp, #4]
   30658:	ldr	ip, [sp, #16]
   3065c:	str	ip, [sp]
   30660:	bl	30580 <fputs@plt+0x1f4b8>
   30664:	add	sp, sp, #12
   30668:	pop	{pc}		; (ldr pc, [sp], #4)
   3066c:	push	{r4, r5, r6, r7}
   30670:	mov	r7, #0
   30674:	ldrd	r4, [sp, #16]
   30678:	mvn	r6, #-2147483648	; 0x80000000
   3067c:	ldr	r3, [sp, #24]
   30680:	cmp	r5, r7
   30684:	cmpeq	r4, r6
   30688:	bls	306a4 <fputs@plt+0x1f5dc>
   3068c:	mov	ip, r2
   30690:	mov	r1, r3
   30694:	mov	r2, #0
   30698:	mov	r0, ip
   3069c:	pop	{r4, r5, r6, r7}
   306a0:	b	273f8 <fputs@plt+0x16330>
   306a4:	mov	ip, #0
   306a8:	str	r3, [sp, #16]
   306ac:	str	ip, [sp, #20]
   306b0:	mov	r3, r4
   306b4:	pop	{r4, r5, r6, r7}
   306b8:	b	30580 <fputs@plt+0x1f4b8>
   306bc:	push	{r0, r1, r2, lr}
   306c0:	mov	ip, #1
   306c4:	str	ip, [sp, #4]
   306c8:	ldr	ip, [sp, #16]
   306cc:	str	ip, [sp]
   306d0:	bl	30580 <fputs@plt+0x1f4b8>
   306d4:	add	sp, sp, #12
   306d8:	pop	{pc}		; (ldr pc, [sp], #4)
   306dc:	push	{r4, r5, r6, r7, lr}
   306e0:	mov	r7, #0
   306e4:	ldrd	r4, [sp, #20]
   306e8:	mvn	r6, #-2147483648	; 0x80000000
   306ec:	ldr	r3, [sp, #28]
   306f0:	cmp	r5, r7
   306f4:	cmpeq	r4, r6
   306f8:	ldrb	ip, [sp, #32]
   306fc:	bls	30718 <fputs@plt+0x1f650>
   30700:	mov	lr, r2
   30704:	mov	r0, lr
   30708:	mov	r2, #0
   3070c:	mov	r1, r3
   30710:	pop	{r4, r5, r6, r7, lr}
   30714:	b	273f8 <fputs@plt+0x16330>
   30718:	cmp	ip, #4
   3071c:	moveq	ip, #2
   30720:	str	r3, [sp, #20]
   30724:	str	ip, [sp, #24]
   30728:	mov	r3, r4
   3072c:	pop	{r4, r5, r6, r7, lr}
   30730:	b	30580 <fputs@plt+0x1f4b8>
   30734:	push	{r0, r1, r2, lr}
   30738:	mov	ip, #2
   3073c:	str	ip, [sp, #4]
   30740:	ldr	ip, [sp, #16]
   30744:	str	ip, [sp]
   30748:	bl	30580 <fputs@plt+0x1f4b8>
   3074c:	add	sp, sp, #12
   30750:	pop	{pc}		; (ldr pc, [sp], #4)
   30754:	push	{r4, r5, r6, r7, r8, lr}
   30758:	vpush	{d8}
   3075c:	mov	r6, r0
   30760:	mov	r7, r1
   30764:	vmov.f64	d8, d0
   30768:	bl	30480 <fputs@plt+0x1f3b8>
   3076c:	subs	r5, r0, #0
   30770:	bne	307a8 <fputs@plt+0x1f6e0>
   30774:	mov	r4, #40	; 0x28
   30778:	mul	r4, r4, r7
   3077c:	sub	r3, r4, #40	; 0x28
   30780:	ldr	r4, [r6, #60]	; 0x3c
   30784:	add	r4, r4, r3
   30788:	mov	r0, r4
   3078c:	bl	23e28 <fputs@plt+0x12d60>
   30790:	vmov.f64	d0, d8
   30794:	bl	13fb8 <fputs@plt+0x2ef0>
   30798:	cmp	r0, #0
   3079c:	moveq	r3, #8
   307a0:	vstreq	d8, [r4]
   307a4:	strheq	r3, [r4, #8]
   307a8:	vpop	{d8}
   307ac:	mov	r0, r5
   307b0:	pop	{r4, r5, r6, r7, r8, pc}
   307b4:	push	{r4, r5, r6, r7, r8, lr}
   307b8:	mov	r7, r0
   307bc:	mov	r8, r1
   307c0:	mov	r4, r2
   307c4:	mov	r5, r3
   307c8:	bl	30480 <fputs@plt+0x1f3b8>
   307cc:	subs	r6, r0, #0
   307d0:	bne	307f4 <fputs@plt+0x1f72c>
   307d4:	mov	r1, #40	; 0x28
   307d8:	ldr	r0, [r7, #60]	; 0x3c
   307dc:	mul	r1, r1, r8
   307e0:	mov	r2, r4
   307e4:	sub	r1, r1, #40	; 0x28
   307e8:	mov	r3, r5
   307ec:	add	r0, r0, r1
   307f0:	bl	23f90 <fputs@plt+0x12ec8>
   307f4:	mov	r0, r6
   307f8:	pop	{r4, r5, r6, r7, r8, pc}
   307fc:	asr	r3, r2, #31
   30800:	b	307b4 <fputs@plt+0x1f6ec>
   30804:	b	30480 <fputs@plt+0x1f3b8>
   30808:	push	{r4, r5, r6, r7, r8, lr}
   3080c:	mov	r5, r0
   30810:	mov	r8, r1
   30814:	mov	r7, r2
   30818:	bl	30480 <fputs@plt+0x1f3b8>
   3081c:	subs	r6, r0, #0
   30820:	bne	30860 <fputs@plt+0x1f798>
   30824:	mov	r4, #40	; 0x28
   30828:	bic	r7, r7, r7, asr #31
   3082c:	mul	r4, r4, r8
   30830:	ldr	r8, [r5, #60]	; 0x3c
   30834:	sub	r4, r4, #40	; 0x28
   30838:	add	r5, r8, r4
   3083c:	mov	r0, r5
   30840:	bl	23bac <fputs@plt+0x12ae4>
   30844:	ldr	r3, [pc, #28]	; 30868 <fputs@plt+0x1f7a0>
   30848:	str	r6, [r5, #12]
   3084c:	strh	r3, [r5, #8]
   30850:	mov	r3, #1
   30854:	str	r7, [r8, r4]
   30858:	strb	r3, [r5, #10]
   3085c:	str	r6, [r5, #16]
   30860:	mov	r0, r6
   30864:	pop	{r4, r5, r6, r7, r8, pc}
   30868:	andeq	r4, r0, r0, lsl r0
   3086c:	ldr	ip, [r0]
   30870:	push	{r4, r5, r6, lr}
   30874:	mov	r6, r0
   30878:	ldr	r4, [ip, #92]	; 0x5c
   3087c:	asr	r5, r4, #31
   30880:	cmp	r5, r3
   30884:	cmpeq	r4, r2
   30888:	movcc	r1, #18
   3088c:	bcc	30898 <fputs@plt+0x1f7d0>
   30890:	bl	30808 <fputs@plt+0x1f740>
   30894:	mov	r1, r0
   30898:	ldr	r0, [r6]
   3089c:	pop	{r4, r5, r6, lr}
   308a0:	b	23eb0 <fputs@plt+0x12de8>
   308a4:	ldrh	ip, [r2, #8]
   308a8:	ldr	r3, [pc, #172]	; 3095c <fputs@plt+0x1f894>
   308ac:	push	{r0, r1, r2, lr}
   308b0:	and	lr, ip, #31
   308b4:	add	r3, r3, lr
   308b8:	ldrb	r3, [r3, #3069]	; 0xbfd
   308bc:	sub	r3, r3, #1
   308c0:	cmp	r3, #3
   308c4:	ldrls	pc, [pc, r3, lsl #2]
   308c8:	b	30950 <fputs@plt+0x1f888>
   308cc:	ldrdeq	r0, [r3], -ip
   308d0:	andeq	r0, r3, ip, ror #17
   308d4:	andeq	r0, r3, r0, lsr r9
   308d8:	strdeq	r0, [r3], -ip
   308dc:	ldrd	r2, [r2]
   308e0:	add	sp, sp, #12
   308e4:	pop	{lr}		; (ldr lr, [sp], #4)
   308e8:	b	307b4 <fputs@plt+0x1f6ec>
   308ec:	vldr	d0, [r2]
   308f0:	add	sp, sp, #12
   308f4:	pop	{lr}		; (ldr lr, [sp], #4)
   308f8:	b	30754 <fputs@plt+0x1f68c>
   308fc:	tst	ip, #16384	; 0x4000
   30900:	beq	30914 <fputs@plt+0x1f84c>
   30904:	ldr	r2, [r2]
   30908:	add	sp, sp, #12
   3090c:	pop	{lr}		; (ldr lr, [sp], #4)
   30910:	b	30808 <fputs@plt+0x1f740>
   30914:	mvn	r3, #0
   30918:	str	r3, [sp]
   3091c:	ldr	r3, [r2, #12]
   30920:	ldr	r2, [r2, #16]
   30924:	bl	3064c <fputs@plt+0x1f584>
   30928:	add	sp, sp, #12
   3092c:	pop	{pc}		; (ldr pc, [sp], #4)
   30930:	ldrb	r3, [r2, #10]
   30934:	str	r3, [sp, #4]
   30938:	mvn	r3, #0
   3093c:	str	r3, [sp]
   30940:	ldr	r3, [r2, #12]
   30944:	ldr	r2, [r2, #16]
   30948:	bl	30580 <fputs@plt+0x1f4b8>
   3094c:	b	30928 <fputs@plt+0x1f860>
   30950:	add	sp, sp, #12
   30954:	pop	{lr}		; (ldr lr, [sp], #4)
   30958:	b	30480 <fputs@plt+0x1f3b8>
   3095c:			; <UNDEFINED> instruction: 0x00072ab8
   30960:	push	{r4, lr}
   30964:	sub	sp, sp, #104	; 0x68
   30968:	add	r3, sp, #32
   3096c:	mov	r4, r0
   30970:	ldr	r0, [r0, #92]	; 0x5c
   30974:	str	r3, [sp, #8]
   30978:	str	r3, [sp, #12]
   3097c:	mov	r3, #0
   30980:	mov	ip, #70	; 0x46
   30984:	str	r3, [sp, #16]
   30988:	str	r0, [sp, #24]
   3098c:	strb	r3, [sp, #28]
   30990:	add	r0, sp, #4
   30994:	mov	r3, #1
   30998:	strb	r3, [sp, #29]
   3099c:	str	ip, [sp, #20]
   309a0:	str	r4, [sp, #4]
   309a4:	bl	29f64 <fputs@plt+0x18e9c>
   309a8:	add	r0, sp, #4
   309ac:	bl	1f950 <fputs@plt+0xe888>
   309b0:	ldrb	r3, [sp, #28]
   309b4:	cmp	r3, #1
   309b8:	mov	r1, r0
   309bc:	bne	309c8 <fputs@plt+0x1f900>
   309c0:	mov	r0, r4
   309c4:	bl	1a2d0 <fputs@plt+0x9208>
   309c8:	mov	r0, r1
   309cc:	add	sp, sp, #104	; 0x68
   309d0:	pop	{r4, pc}
   309d4:	push	{r2, r3}
   309d8:	push	{r0, r1, r4, r5, r6, lr}
   309dc:	mov	r4, r0
   309e0:	ldr	r5, [sp, #24]
   309e4:	str	r1, [r0, #52]	; 0x34
   309e8:	mov	r6, r1
   309ec:	bl	1a38c <fputs@plt+0x92c4>
   309f0:	cmp	r5, #0
   309f4:	bne	30a14 <fputs@plt+0x1f94c>
   309f8:	mov	r1, r6
   309fc:	mov	r0, r4
   30a00:	bl	23e7c <fputs@plt+0x12db4>
   30a04:	add	sp, sp, #8
   30a08:	pop	{r4, r5, r6, lr}
   30a0c:	add	sp, sp, #8
   30a10:	bx	lr
   30a14:	ldr	r3, [r4, #240]	; 0xf0
   30a18:	cmp	r3, #0
   30a1c:	beq	30a4c <fputs@plt+0x1f984>
   30a20:	add	r2, sp, #28
   30a24:	mov	r1, r5
   30a28:	mov	r0, r4
   30a2c:	str	r2, [sp, #4]
   30a30:	bl	30960 <fputs@plt+0x1f898>
   30a34:	ldr	r3, [pc, #40]	; 30a64 <fputs@plt+0x1f99c>
   30a38:	mov	r2, #1
   30a3c:	mov	r1, r0
   30a40:	ldr	r0, [r4, #240]	; 0xf0
   30a44:	bl	27940 <fputs@plt+0x16878>
   30a48:	b	30a04 <fputs@plt+0x1f93c>
   30a4c:	mov	r0, r4
   30a50:	bl	1fa00 <fputs@plt+0xe938>
   30a54:	cmp	r0, #0
   30a58:	str	r0, [r4, #240]	; 0xf0
   30a5c:	bne	30a20 <fputs@plt+0x1f958>
   30a60:	b	30a04 <fputs@plt+0x1f93c>
   30a64:	muleq	r1, r8, lr
   30a68:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   30a6c:	sub	sp, sp, #44	; 0x2c
   30a70:	subs	r8, r1, #0
   30a74:	ldr	ip, [sp, #80]	; 0x50
   30a78:	ldr	r7, [sp, #84]	; 0x54
   30a7c:	str	ip, [sp, #32]
   30a80:	ldr	sl, [sp, #88]	; 0x58
   30a84:	ldr	r9, [sp, #92]	; 0x5c
   30a88:	ldr	fp, [sp, #96]	; 0x60
   30a8c:	beq	30aa4 <fputs@plt+0x1f9dc>
   30a90:	cmp	r7, #0
   30a94:	beq	30ab4 <fputs@plt+0x1f9ec>
   30a98:	cmp	sl, #0
   30a9c:	cmpeq	r9, #0
   30aa0:	beq	30ae4 <fputs@plt+0x1fa1c>
   30aa4:	ldr	r0, [pc, #488]	; 30c94 <fputs@plt+0x1fbcc>
   30aa8:	add	sp, sp, #44	; 0x2c
   30aac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   30ab0:	b	2d88c <fputs@plt+0x1c7c4>
   30ab4:	adds	r1, r9, #0
   30ab8:	movne	r1, #1
   30abc:	cmp	sl, #0
   30ac0:	movne	r1, #0
   30ac4:	cmp	r1, #0
   30ac8:	bne	30aa4 <fputs@plt+0x1f9dc>
   30acc:	cmp	sl, #0
   30ad0:	clz	r1, r9
   30ad4:	lsr	r1, r1, #5
   30ad8:	moveq	r1, #0
   30adc:	cmp	r1, #0
   30ae0:	bne	30aa4 <fputs@plt+0x1f9dc>
   30ae4:	add	r1, r2, #1
   30ae8:	cmp	r1, #128	; 0x80
   30aec:	bhi	30aa4 <fputs@plt+0x1f9dc>
   30af0:	mov	r5, r0
   30af4:	mov	r0, r8
   30af8:	mov	r4, r3
   30afc:	mov	r6, r2
   30b00:	bl	1839c <fputs@plt+0x72d4>
   30b04:	cmp	r0, #255	; 0xff
   30b08:	bgt	30aa4 <fputs@plt+0x1f9dc>
   30b0c:	and	r3, r4, #2048	; 0x800
   30b10:	and	r4, r4, #7
   30b14:	cmp	r4, #4
   30b18:	str	r3, [sp, #28]
   30b1c:	beq	30b9c <fputs@plt+0x1fad4>
   30b20:	cmp	r4, #5
   30b24:	bne	30ba0 <fputs@plt+0x1fad8>
   30b28:	ldr	r3, [sp, #32]
   30b2c:	str	fp, [sp, #16]
   30b30:	str	r3, [sp]
   30b34:	ldr	r3, [sp, #28]
   30b38:	str	r9, [sp, #12]
   30b3c:	stmib	sp, {r7, sl}
   30b40:	orr	r3, r3, #1
   30b44:	mov	r2, r6
   30b48:	mov	r1, r8
   30b4c:	mov	r0, r5
   30b50:	bl	30a68 <fputs@plt+0x1f9a0>
   30b54:	cmp	r0, #0
   30b58:	bne	30b94 <fputs@plt+0x1facc>
   30b5c:	ldr	r3, [sp, #32]
   30b60:	str	fp, [sp, #16]
   30b64:	str	r3, [sp]
   30b68:	ldr	r3, [sp, #28]
   30b6c:	str	r9, [sp, #12]
   30b70:	stmib	sp, {r7, sl}
   30b74:	orr	r3, r3, #2
   30b78:	mov	r2, r6
   30b7c:	mov	r1, r8
   30b80:	mov	r0, r5
   30b84:	bl	30a68 <fputs@plt+0x1f9a0>
   30b88:	cmp	r0, #0
   30b8c:	moveq	r4, #3
   30b90:	beq	30ba0 <fputs@plt+0x1fad8>
   30b94:	add	sp, sp, #44	; 0x2c
   30b98:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30b9c:	mov	r4, #2
   30ba0:	uxtb	r3, r4
   30ba4:	str	r3, [sp, #36]	; 0x24
   30ba8:	mov	r3, #0
   30bac:	str	r3, [sp]
   30bb0:	mov	r2, r6
   30bb4:	uxtb	r3, r4
   30bb8:	mov	r1, r8
   30bbc:	mov	r0, r5
   30bc0:	bl	1fb78 <fputs@plt+0xeab0>
   30bc4:	cmp	r0, #0
   30bc8:	beq	30c14 <fputs@plt+0x1fb4c>
   30bcc:	ldrh	r3, [r0, #2]
   30bd0:	and	r3, r3, #3
   30bd4:	cmp	r4, r3
   30bd8:	bne	30c14 <fputs@plt+0x1fb4c>
   30bdc:	ldrsb	r3, [r0]
   30be0:	cmp	r6, r3
   30be4:	bne	30c14 <fputs@plt+0x1fb4c>
   30be8:	ldr	r3, [r5, #152]	; 0x98
   30bec:	cmp	r3, #0
   30bf0:	beq	30c0c <fputs@plt+0x1fb44>
   30bf4:	mov	r0, r5
   30bf8:	ldr	r2, [pc, #152]	; 30c98 <fputs@plt+0x1fbd0>
   30bfc:	mov	r1, #5
   30c00:	bl	309d4 <fputs@plt+0x1f90c>
   30c04:	mov	r0, #5
   30c08:	b	30b94 <fputs@plt+0x1facc>
   30c0c:	mov	r0, r5
   30c10:	bl	1639c <fputs@plt+0x52d4>
   30c14:	mov	r3, #1
   30c18:	str	r3, [sp]
   30c1c:	mov	r2, r6
   30c20:	ldr	r3, [sp, #36]	; 0x24
   30c24:	mov	r1, r8
   30c28:	mov	r0, r5
   30c2c:	bl	1fb78 <fputs@plt+0xeab0>
   30c30:	subs	r4, r0, #0
   30c34:	moveq	r0, #7
   30c38:	beq	30b94 <fputs@plt+0x1facc>
   30c3c:	mov	r0, r5
   30c40:	ldr	r1, [r4, #24]
   30c44:	bl	1daa8 <fputs@plt+0xc9e0>
   30c48:	cmp	fp, #0
   30c4c:	ldr	r2, [sp, #28]
   30c50:	ldrne	r3, [fp]
   30c54:	mov	r0, #0
   30c58:	addne	r3, r3, #1
   30c5c:	strne	r3, [fp]
   30c60:	ldrh	r3, [r4, #2]
   30c64:	cmp	r7, #0
   30c68:	moveq	r7, sl
   30c6c:	and	r3, r3, #3
   30c70:	orr	r3, r3, r2
   30c74:	strh	r3, [r4, #2]
   30c78:	ldr	r3, [sp, #32]
   30c7c:	str	fp, [r4, #24]
   30c80:	str	r7, [r4, #12]
   30c84:	str	r9, [r4, #16]
   30c88:	str	r3, [r4, #4]
   30c8c:	strb	r6, [r4]
   30c90:	b	30b94 <fputs@plt+0x1facc>
   30c94:	andeq	r0, r2, r8, lsl #29
   30c98:	andeq	r6, r7, r4, ror r7
   30c9c:	sub	ip, r2, #4
   30ca0:	tst	ip, #251	; 0xfb
   30ca4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   30ca8:	movne	r5, r2
   30cac:	moveq	r5, #2
   30cb0:	sub	sp, sp, #20
   30cb4:	sub	ip, r5, #1
   30cb8:	cmp	ip, #2
   30cbc:	ldr	fp, [sp, #56]	; 0x38
   30cc0:	ldr	sl, [sp, #60]	; 0x3c
   30cc4:	bls	30cd8 <fputs@plt+0x1fc10>
   30cc8:	ldr	r0, [pc, #300]	; 30dfc <fputs@plt+0x1fd34>
   30ccc:	add	sp, sp, #20
   30cd0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   30cd4:	b	2d88c <fputs@plt+0x1c7c4>
   30cd8:	str	r2, [sp, #4]
   30cdc:	mov	r8, r3
   30ce0:	mov	r2, r1
   30ce4:	mov	r6, r1
   30ce8:	mov	r3, #0
   30cec:	mov	r1, r5
   30cf0:	mov	r4, r0
   30cf4:	bl	1fa80 <fputs@plt+0xe9b8>
   30cf8:	subs	r9, r0, #0
   30cfc:	bne	30d24 <fputs@plt+0x1fc5c>
   30d00:	mov	r3, #1
   30d04:	mov	r2, r6
   30d08:	mov	r1, r5
   30d0c:	mov	r0, r4
   30d10:	bl	1fa80 <fputs@plt+0xe9b8>
   30d14:	cmp	r0, #0
   30d18:	bne	30dcc <fputs@plt+0x1fd04>
   30d1c:	mov	r0, #7
   30d20:	b	30d50 <fputs@plt+0x1fc88>
   30d24:	ldr	r3, [r9, #12]
   30d28:	cmp	r3, #0
   30d2c:	beq	30d00 <fputs@plt+0x1fc38>
   30d30:	ldr	r7, [r4, #152]	; 0x98
   30d34:	cmp	r7, #0
   30d38:	beq	30d58 <fputs@plt+0x1fc90>
   30d3c:	mov	r0, r4
   30d40:	ldr	r2, [pc, #184]	; 30e00 <fputs@plt+0x1fd38>
   30d44:	mov	r1, #5
   30d48:	bl	309d4 <fputs@plt+0x1f90c>
   30d4c:	mov	r0, #5
   30d50:	add	sp, sp, #20
   30d54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30d58:	mov	r0, r4
   30d5c:	bl	1639c <fputs@plt+0x52d4>
   30d60:	ldrb	r3, [r9, #4]
   30d64:	bic	r3, r3, #8
   30d68:	cmp	r5, r3
   30d6c:	bne	30d00 <fputs@plt+0x1fc38>
   30d70:	mov	r1, r6
   30d74:	add	r0, r4, #364	; 0x16c
   30d78:	bl	14ef8 <fputs@plt+0x3e30>
   30d7c:	mov	r3, r0
   30d80:	add	r2, r0, #60	; 0x3c
   30d84:	ldrb	r0, [r3, #4]
   30d88:	ldrb	r1, [r9, #4]
   30d8c:	cmp	r0, r1
   30d90:	bne	30dbc <fputs@plt+0x1fcf4>
   30d94:	ldr	r1, [r3, #16]
   30d98:	cmp	r1, #0
   30d9c:	beq	30db8 <fputs@plt+0x1fcf0>
   30da0:	ldr	r0, [r3, #8]
   30da4:	str	r2, [sp, #12]
   30da8:	str	r3, [sp, #8]
   30dac:	blx	r1
   30db0:	ldr	r2, [sp, #12]
   30db4:	ldr	r3, [sp, #8]
   30db8:	str	r7, [r3, #12]
   30dbc:	add	r3, r3, #20
   30dc0:	cmp	r3, r2
   30dc4:	bne	30d84 <fputs@plt+0x1fcbc>
   30dc8:	b	30d00 <fputs@plt+0x1fc38>
   30dcc:	ldr	r3, [sp, #4]
   30dd0:	str	fp, [r0, #12]
   30dd4:	and	r2, r3, #8
   30dd8:	orr	r5, r2, r5
   30ddc:	str	r8, [r0, #8]
   30de0:	str	sl, [r0, #16]
   30de4:	strb	r5, [r0, #4]
   30de8:	mov	r1, #0
   30dec:	mov	r0, r4
   30df0:	bl	23e7c <fputs@plt+0x12db4>
   30df4:	mov	r0, #0
   30df8:	b	30d50 <fputs@plt+0x1fc88>
   30dfc:	andeq	r1, r2, r6, lsr r1
   30e00:			; <UNDEFINED> instruction: 0x000767b3
   30e04:	push	{r1, r2, r3}
   30e08:	push	{r0, r1, r2, r4, r5, r6, lr}
   30e0c:	mov	r4, r0
   30e10:	ldr	r5, [r0]
   30e14:	add	r2, sp, #32
   30e18:	ldr	r1, [sp, #28]
   30e1c:	mov	r0, r5
   30e20:	str	r2, [sp, #4]
   30e24:	bl	30960 <fputs@plt+0x1f898>
   30e28:	ldrb	r3, [r5, #73]	; 0x49
   30e2c:	cmp	r3, #0
   30e30:	mov	r6, r0
   30e34:	beq	30e54 <fputs@plt+0x1fd8c>
   30e38:	mov	r1, r0
   30e3c:	mov	r0, r5
   30e40:	bl	1d524 <fputs@plt+0xc45c>
   30e44:	add	sp, sp, #12
   30e48:	pop	{r4, r5, r6, lr}
   30e4c:	add	sp, sp, #12
   30e50:	bx	lr
   30e54:	ldr	r3, [r4, #68]	; 0x44
   30e58:	ldr	r1, [r4, #4]
   30e5c:	add	r3, r3, #1
   30e60:	str	r3, [r4, #68]	; 0x44
   30e64:	mov	r0, r5
   30e68:	bl	1d524 <fputs@plt+0xc45c>
   30e6c:	mov	r3, #1
   30e70:	str	r6, [r4, #4]
   30e74:	str	r3, [r4, #12]
   30e78:	b	30e44 <fputs@plt+0x1fd7c>
   30e7c:	push	{r4, r5, r6, lr}
   30e80:	mov	r4, r0
   30e84:	ldm	r0, {r3, r5}
   30e88:	sub	r3, r3, #1
   30e8c:	str	r3, [r0]
   30e90:	ldr	r3, [r4]
   30e94:	cmp	r3, #0
   30e98:	bge	30eb0 <fputs@plt+0x1fde8>
   30e9c:	ldr	r1, [pc, #24]	; 30ebc <fputs@plt+0x1fdf4>
   30ea0:	mov	r0, r5
   30ea4:	bl	30e04 <fputs@plt+0x1fd3c>
   30ea8:	str	r5, [r4, #4]
   30eac:	pop	{r4, r5, r6, pc}
   30eb0:	mov	r0, r4
   30eb4:	bl	1eb58 <fputs@plt+0xda90>
   30eb8:	b	30e90 <fputs@plt+0x1fdc8>
   30ebc:	strdeq	r6, [r7], -r7
   30ec0:	ldr	ip, [r0]
   30ec4:	push	{r0, r1, r2, r4, r5, lr}
   30ec8:	ldrb	r4, [ip, #149]	; 0x95
   30ecc:	cmp	r4, #0
   30ed0:	movne	r4, #0
   30ed4:	bne	30f2c <fputs@plt+0x1fe64>
   30ed8:	ldrb	lr, [r0, #454]	; 0x1c6
   30edc:	cmp	lr, #0
   30ee0:	bne	30f2c <fputs@plt+0x1fe64>
   30ee4:	ldr	r4, [ip, #296]	; 0x128
   30ee8:	cmp	r4, #0
   30eec:	beq	30f2c <fputs@plt+0x1fe64>
   30ef0:	mov	r5, r0
   30ef4:	ldr	r0, [r0, #496]	; 0x1f0
   30ef8:	str	r0, [sp, #4]
   30efc:	ldr	r0, [sp, #24]
   30f00:	str	r0, [sp]
   30f04:	ldr	r0, [ip, #300]	; 0x12c
   30f08:	blx	r4
   30f0c:	cmp	r0, #1
   30f10:	mov	r4, r0
   30f14:	bne	30f38 <fputs@plt+0x1fe70>
   30f18:	ldr	r1, [pc, #56]	; 30f58 <fputs@plt+0x1fe90>
   30f1c:	mov	r0, r5
   30f20:	bl	30e04 <fputs@plt+0x1fd3c>
   30f24:	mov	r3, #23
   30f28:	str	r3, [r5, #12]
   30f2c:	mov	r0, r4
   30f30:	add	sp, sp, #12
   30f34:	pop	{r4, r5, pc}
   30f38:	bics	r3, r0, #2
   30f3c:	beq	30f2c <fputs@plt+0x1fe64>
   30f40:	ldr	r1, [pc, #20]	; 30f5c <fputs@plt+0x1fe94>
   30f44:	mov	r0, r5
   30f48:	mov	r4, #1
   30f4c:	bl	30e04 <fputs@plt+0x1fd3c>
   30f50:	str	r4, [r5, #12]
   30f54:	b	30f2c <fputs@plt+0x1fe64>
   30f58:	andeq	r6, r7, sp, lsl #16
   30f5c:	andeq	r6, r7, ip, lsl r8
   30f60:	push	{r4, r5, r6, r7, lr}
   30f64:	mov	r4, r0
   30f68:	sub	sp, sp, #20
   30f6c:	mov	r6, r1
   30f70:	ldr	r0, [r0]
   30f74:	mov	r1, r2
   30f78:	bl	1ee10 <fputs@plt+0xdd48>
   30f7c:	subs	r5, r0, #0
   30f80:	beq	30ff0 <fputs@plt+0x1ff28>
   30f84:	mov	r0, r4
   30f88:	bl	283d4 <fputs@plt+0x1730c>
   30f8c:	subs	r7, r0, #0
   30f90:	bne	30fa8 <fputs@plt+0x1fee0>
   30f94:	mov	r1, r5
   30f98:	ldr	r0, [r4]
   30f9c:	add	sp, sp, #20
   30fa0:	pop	{r4, r5, r6, r7, lr}
   30fa4:	b	1d524 <fputs@plt+0xc45c>
   30fa8:	ldr	r2, [pc, #72]	; 30ff8 <fputs@plt+0x1ff30>
   30fac:	mov	r3, #0
   30fb0:	add	r2, r2, r6, lsl #2
   30fb4:	str	r3, [sp]
   30fb8:	ldr	r2, [r2, #3504]	; 0xdb0
   30fbc:	mov	r3, r5
   30fc0:	mov	r1, #32
   30fc4:	mov	r0, r4
   30fc8:	bl	30ec0 <fputs@plt+0x1fdf8>
   30fcc:	subs	r3, r0, #0
   30fd0:	bne	30f94 <fputs@plt+0x1fecc>
   30fd4:	mvn	r2, #0
   30fd8:	str	r2, [sp, #8]
   30fdc:	stm	sp, {r3, r5}
   30fe0:	mov	r2, r6
   30fe4:	mov	r1, r3
   30fe8:	mov	r0, r7
   30fec:	bl	28464 <fputs@plt+0x1739c>
   30ff0:	add	sp, sp, #20
   30ff4:	pop	{r4, r5, r6, r7, pc}
   30ff8:			; <UNDEFINED> instruction: 0x00072ab8
   30ffc:	push	{r4, r5, r6, r7, r8, lr}
   31000:	mov	r6, r1
   31004:	ldr	r4, [r2, #4]
   31008:	ldr	r5, [r0]
   3100c:	cmp	r4, #0
   31010:	ldrbeq	r4, [r5, #148]	; 0x94
   31014:	streq	r1, [r3]
   31018:	beq	31034 <fputs@plt+0x1ff6c>
   3101c:	ldrb	ip, [r5, #149]	; 0x95
   31020:	cmp	ip, #0
   31024:	beq	3103c <fputs@plt+0x1ff74>
   31028:	ldr	r1, [pc, #88]	; 31088 <fputs@plt+0x1ffc0>
   3102c:	bl	30e04 <fputs@plt+0x1fd3c>
   31030:	mvn	r4, #0
   31034:	mov	r0, r4
   31038:	pop	{r4, r5, r6, r7, r8, pc}
   3103c:	str	r2, [r3]
   31040:	mov	r7, r0
   31044:	mov	r0, r5
   31048:	bl	1ee10 <fputs@plt+0xdd48>
   3104c:	mov	r1, r0
   31050:	mov	r8, r0
   31054:	mov	r0, r5
   31058:	bl	16a2c <fputs@plt+0x5964>
   3105c:	mov	r1, r8
   31060:	mov	r4, r0
   31064:	mov	r0, r5
   31068:	bl	1d524 <fputs@plt+0xc45c>
   3106c:	cmp	r4, #0
   31070:	bge	31034 <fputs@plt+0x1ff6c>
   31074:	mov	r2, r6
   31078:	ldr	r1, [pc, #12]	; 3108c <fputs@plt+0x1ffc4>
   3107c:	mov	r0, r7
   31080:	bl	30e04 <fputs@plt+0x1fd3c>
   31084:	b	31030 <fputs@plt+0x1ff68>
   31088:	andeq	r6, r7, r3, lsr r8
   3108c:	andeq	r6, r7, r4, asr #16
   31090:	ldr	r2, [r0]
   31094:	push	{r4, r5, r6, lr}
   31098:	ldrb	r4, [r2, #149]	; 0x95
   3109c:	cmp	r4, #0
   310a0:	movne	r4, #0
   310a4:	bne	310f8 <fputs@plt+0x20030>
   310a8:	ldrb	r3, [r0, #18]
   310ac:	cmp	r3, #0
   310b0:	bne	310f8 <fputs@plt+0x20030>
   310b4:	ldr	r4, [r2, #24]
   310b8:	ands	r4, r4, #2048	; 0x800
   310bc:	movne	r4, r3
   310c0:	bne	310f8 <fputs@plt+0x20030>
   310c4:	mov	r6, r1
   310c8:	mov	r5, r0
   310cc:	mov	r2, #7
   310d0:	ldr	r1, [pc, #40]	; 31100 <fputs@plt+0x20038>
   310d4:	mov	r0, r6
   310d8:	bl	24e58 <fputs@plt+0x13d90>
   310dc:	cmp	r0, #0
   310e0:	bne	310f8 <fputs@plt+0x20030>
   310e4:	mov	r2, r6
   310e8:	ldr	r1, [pc, #20]	; 31104 <fputs@plt+0x2003c>
   310ec:	mov	r0, r5
   310f0:	bl	30e04 <fputs@plt+0x1fd3c>
   310f4:	mov	r4, #1
   310f8:	mov	r0, r4
   310fc:	pop	{r4, r5, r6, pc}
   31100:	andeq	r6, r7, r8, asr r8
   31104:	andeq	r6, r7, r0, ror #16
   31108:	ldr	ip, [r1, #16]
   3110c:	cmp	ip, #0
   31110:	beq	31160 <fputs@plt+0x20098>
   31114:	ldrb	r3, [r1, #37]	; 0x25
   31118:	ands	r3, r3, #2
   3111c:	beq	31168 <fputs@plt+0x200a0>
   31120:	push	{r4, r5, r6, r7, r8, lr}
   31124:	mov	r4, r1
   31128:	ldr	r7, [r1, #64]	; 0x40
   3112c:	ldr	r5, [ip, #8]
   31130:	mov	r6, r0
   31134:	cmp	r5, #0
   31138:	beq	31170 <fputs@plt+0x200a8>
   3113c:	mov	r1, r7
   31140:	ldr	r0, [r5]
   31144:	bl	1407c <fputs@plt+0x2fb4>
   31148:	cmp	r0, #0
   3114c:	bne	31158 <fputs@plt+0x20090>
   31150:	str	r5, [r4, #68]	; 0x44
   31154:	pop	{r4, r5, r6, r7, r8, pc}
   31158:	ldr	r5, [r5, #20]
   3115c:	b	31134 <fputs@plt+0x2006c>
   31160:	mov	r0, ip
   31164:	bx	lr
   31168:	mov	r0, r3
   3116c:	bx	lr
   31170:	mov	r0, r6
   31174:	mov	r3, r5
   31178:	mov	r2, r7
   3117c:	ldr	r1, [pc, #12]	; 31190 <fputs@plt+0x200c8>
   31180:	bl	30e04 <fputs@plt+0x1fd3c>
   31184:	mov	r0, #1
   31188:	strb	r0, [r6, #17]
   3118c:	pop	{r4, r5, r6, r7, r8, pc}
   31190:	andeq	r6, r7, sl, lsl #17
   31194:	tst	r1, r3
   31198:	bxeq	lr
   3119c:	tst	r1, #32
   311a0:	ldrne	r3, [pc, #24]	; 311c0 <fputs@plt+0x200f8>
   311a4:	bne	311b8 <fputs@plt+0x200f0>
   311a8:	tst	r1, #4
   311ac:	ldr	r1, [pc, #16]	; 311c4 <fputs@plt+0x200fc>
   311b0:	ldr	r3, [pc, #16]	; 311c8 <fputs@plt+0x20100>
   311b4:	movne	r3, r1
   311b8:	ldr	r1, [pc, #12]	; 311cc <fputs@plt+0x20104>
   311bc:	b	30e04 <fputs@plt+0x1fd3c>
   311c0:	muleq	r7, ip, r8
   311c4:	andeq	r6, r7, sl, asr #17
   311c8:	andeq	r6, r7, lr, lsr #17
   311cc:	ldrdeq	r6, [r7], -ip
   311d0:	ldr	r3, [r0]
   311d4:	ldr	r2, [r3, #104]	; 0x68
   311d8:	cmp	r2, r1
   311dc:	bge	311f4 <fputs@plt+0x2012c>
   311e0:	push	{r4, lr}
   311e4:	ldr	r1, [pc, #16]	; 311fc <fputs@plt+0x20134>
   311e8:	bl	30e04 <fputs@plt+0x1fd3c>
   311ec:	mov	r0, #1
   311f0:	pop	{r4, pc}
   311f4:	mov	r0, #0
   311f8:	bx	lr
   311fc:	strdeq	r6, [r7], -r0
   31200:	push	{r4, r5, r6, lr}
   31204:	subs	r4, r1, #0
   31208:	sub	sp, sp, #32
   3120c:	moveq	r0, r4
   31210:	beq	312fc <fputs@plt+0x20234>
   31214:	ldr	r6, [r0]
   31218:	ldr	r1, [r4, #24]
   3121c:	mov	r5, r0
   31220:	ldr	r3, [r6, #464]	; 0x1d0
   31224:	mov	r0, r6
   31228:	add	r1, r1, r3
   3122c:	bl	311d0 <fputs@plt+0x20108>
   31230:	cmp	r0, #0
   31234:	movne	r0, #1
   31238:	bne	312fc <fputs@plt+0x20234>
   3123c:	ldr	r3, [r6, #464]	; 0x1d0
   31240:	ldr	r2, [r4, #24]
   31244:	str	r0, [sp, #16]
   31248:	add	r3, r3, r2
   3124c:	ldrh	r2, [r5, #28]
   31250:	str	r3, [r6, #464]	; 0x1d0
   31254:	ldr	r3, [pc, #168]	; 31304 <fputs@plt+0x2023c>
   31258:	ldr	r6, [pc, #168]	; 31308 <fputs@plt+0x20240>
   3125c:	and	r3, r3, r2
   31260:	strh	r3, [r5, #28]
   31264:	ldr	r3, [r5]
   31268:	str	r0, [sp, #20]
   3126c:	str	r3, [sp, #4]
   31270:	ldr	r3, [pc, #148]	; 3130c <fputs@plt+0x20244>
   31274:	strb	r0, [sp, #24]
   31278:	str	r3, [sp, #8]
   3127c:	ldr	r3, [pc, #140]	; 31310 <fputs@plt+0x20248>
   31280:	mov	r1, r4
   31284:	add	r0, sp, #4
   31288:	and	r6, r6, r2
   3128c:	str	r3, [sp, #12]
   31290:	str	r5, [sp, #28]
   31294:	bl	1b570 <fputs@plt+0xa4a8>
   31298:	ldr	r2, [r5]
   3129c:	ldr	r1, [r4, #24]
   312a0:	ldr	r3, [r2, #464]	; 0x1d0
   312a4:	sub	r3, r3, r1
   312a8:	str	r3, [r2, #464]	; 0x1d0
   312ac:	ldr	r3, [r5, #24]
   312b0:	cmp	r3, #0
   312b4:	bgt	312c8 <fputs@plt+0x20200>
   312b8:	ldr	r3, [sp, #4]
   312bc:	ldr	r3, [r3, #68]	; 0x44
   312c0:	cmp	r3, #0
   312c4:	ble	312d4 <fputs@plt+0x2020c>
   312c8:	ldr	r3, [r4, #4]
   312cc:	orr	r3, r3, #8
   312d0:	str	r3, [r4, #4]
   312d4:	ldrh	r2, [r5, #28]
   312d8:	tst	r2, #2
   312dc:	orr	r6, r6, r2
   312e0:	ldrne	r3, [r4, #4]
   312e4:	orrne	r3, r3, #2
   312e8:	strne	r3, [r4, #4]
   312ec:	ldr	r0, [r4, #4]
   312f0:	strh	r6, [r5, #28]
   312f4:	lsr	r0, r0, #3
   312f8:	and	r0, r0, #1
   312fc:	add	sp, sp, #32
   31300:	pop	{r4, r5, r6, pc}
   31304:	strdeq	lr, [r0], -sp
   31308:	andeq	r1, r0, r2
   3130c:	andeq	r7, r3, ip, lsl #22
   31310:	andeq	r6, r3, r8, lsr sl
   31314:	push	{r4, r5, r6, r7, r8, lr}
   31318:	subs	r5, r1, #0
   3131c:	movne	r6, r0
   31320:	movne	r4, #0
   31324:	movne	r7, #20
   31328:	bne	31354 <fputs@plt+0x2028c>
   3132c:	mov	r0, #0
   31330:	pop	{r4, r5, r6, r7, r8, pc}
   31334:	mul	r3, r7, r4
   31338:	ldr	r2, [r5, #4]
   3133c:	mov	r0, r6
   31340:	ldr	r1, [r2, r3]
   31344:	bl	31200 <fputs@plt+0x20138>
   31348:	cmp	r0, #0
   3134c:	bne	31364 <fputs@plt+0x2029c>
   31350:	add	r4, r4, #1
   31354:	ldr	r3, [r5]
   31358:	cmp	r4, r3
   3135c:	blt	31334 <fputs@plt+0x2026c>
   31360:	b	3132c <fputs@plt+0x20264>
   31364:	mov	r0, #2
   31368:	pop	{r4, r5, r6, r7, r8, pc}
   3136c:	push	{r4, r5, r6, r7, r8, r9, lr}
   31370:	sub	sp, sp, #116	; 0x74
   31374:	mov	r6, r1
   31378:	mov	r9, r0
   3137c:	mov	r8, r2
   31380:	mov	r1, #0
   31384:	mov	r2, #32
   31388:	add	r5, sp, #32
   3138c:	mov	r0, sp
   31390:	mov	r7, r3
   31394:	ldr	r4, [sp, #144]	; 0x90
   31398:	bl	10eac <memset@plt>
   3139c:	mov	r2, #80	; 0x50
   313a0:	mov	r1, #0
   313a4:	mov	r0, r5
   313a8:	bl	10eac <memset@plt>
   313ac:	mov	r3, #1
   313b0:	str	r3, [sp, #32]
   313b4:	ldr	r3, [r6]
   313b8:	mov	r1, r7
   313bc:	str	r3, [sp, #48]	; 0x30
   313c0:	mov	r0, sp
   313c4:	mvn	r3, #0
   313c8:	str	r6, [sp, #56]	; 0x38
   313cc:	str	r3, [sp, #84]	; 0x54
   313d0:	str	r9, [sp]
   313d4:	str	r5, [sp, #4]
   313d8:	strh	r8, [sp, #28]
   313dc:	bl	31200 <fputs@plt+0x20138>
   313e0:	cmp	r0, #0
   313e4:	bne	313fc <fputs@plt+0x20334>
   313e8:	cmp	r4, #0
   313ec:	beq	313fc <fputs@plt+0x20334>
   313f0:	mov	r1, r4
   313f4:	mov	r0, sp
   313f8:	bl	31314 <fputs@plt+0x2024c>
   313fc:	add	sp, sp, #116	; 0x74
   31400:	pop	{r4, r5, r6, r7, r8, r9, pc}
   31404:	subs	r3, r1, #0
   31408:	beq	31424 <fputs@plt+0x2035c>
   3140c:	ldrb	r2, [r3]
   31410:	cmp	r2, #27
   31414:	moveq	r2, #97	; 0x61
   31418:	strbeq	r2, [r3]
   3141c:	beq	31424 <fputs@plt+0x2035c>
   31420:	b	31200 <fputs@plt+0x20138>
   31424:	mov	r0, #0
   31428:	bx	lr
   3142c:	ldr	r3, [r0, #68]	; 0x44
   31430:	cmp	r3, #0
   31434:	bxne	lr
   31438:	push	{r4, r5, r6, lr}
   3143c:	mov	r5, r1
   31440:	mov	r4, r0
   31444:	mov	r0, r1
   31448:	bl	16700 <fputs@plt+0x5638>
   3144c:	ldr	r1, [r5, #24]
   31450:	mov	r0, r4
   31454:	pop	{r4, r5, r6, lr}
   31458:	b	311d0 <fputs@plt+0x20108>
   3145c:	push	{r4, r5, r6, r7, r8, lr}
   31460:	mov	r3, #1
   31464:	ldr	r7, [r0]
   31468:	mov	r5, r0
   3146c:	mov	r6, r1
   31470:	mov	r0, r7
   31474:	mov	r1, #151	; 0x97
   31478:	bl	1efa8 <fputs@plt+0xdee0>
   3147c:	subs	r4, r0, #0
   31480:	bne	31498 <fputs@plt+0x203d0>
   31484:	mov	r1, r6
   31488:	mov	r0, r7
   3148c:	bl	1e4b4 <fputs@plt+0xd3ec>
   31490:	mov	r0, r4
   31494:	pop	{r4, r5, r6, r7, r8, pc}
   31498:	str	r6, [r4, #20]
   3149c:	mov	r1, r4
   314a0:	mov	r0, r5
   314a4:	bl	3142c <fputs@plt+0x20364>
   314a8:	b	31490 <fputs@plt+0x203c8>
   314ac:	cmp	r1, #72	; 0x48
   314b0:	push	{r4, r5, r6, r7, r8, lr}
   314b4:	mov	r5, r0
   314b8:	mov	r6, r2
   314bc:	mov	r7, r3
   314c0:	bne	31500 <fputs@plt+0x20438>
   314c4:	ldr	r3, [r0, #68]	; 0x44
   314c8:	cmp	r3, #0
   314cc:	bne	31500 <fputs@plt+0x20438>
   314d0:	mov	r2, r7
   314d4:	mov	r1, r6
   314d8:	ldr	r0, [r0]
   314dc:	bl	1f0f0 <fputs@plt+0xe028>
   314e0:	mov	r4, r0
   314e4:	cmp	r4, #0
   314e8:	beq	314f8 <fputs@plt+0x20430>
   314ec:	ldr	r1, [r4, #24]
   314f0:	mov	r0, r5
   314f4:	bl	311d0 <fputs@plt+0x20108>
   314f8:	mov	r0, r4
   314fc:	pop	{r4, r5, r6, r7, r8, pc}
   31500:	ldr	r2, [sp, #24]
   31504:	mov	r3, #1
   31508:	uxtb	r1, r1
   3150c:	ldr	r0, [r5]
   31510:	bl	1efa8 <fputs@plt+0xdee0>
   31514:	mov	r3, r7
   31518:	mov	r2, r6
   3151c:	mov	r4, r0
   31520:	mov	r1, r0
   31524:	ldr	r0, [r5]
   31528:	bl	1e66c <fputs@plt+0xd5a4>
   3152c:	b	314e4 <fputs@plt+0x2041c>
   31530:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   31534:	mov	r7, r0
   31538:	ldr	r4, [r0]
   3153c:	ldr	r5, [sp, #44]	; 0x2c
   31540:	mov	r0, r4
   31544:	mov	r6, r1
   31548:	bl	1f19c <fputs@plt+0xe0d4>
   3154c:	ldr	r3, [sp, #36]	; 0x24
   31550:	ldr	r2, [sp, #32]
   31554:	mov	r1, r6
   31558:	mov	r8, r0
   3155c:	mov	r0, r4
   31560:	bl	1f19c <fputs@plt+0xe0d4>
   31564:	mov	r3, #0
   31568:	str	r3, [sp]
   3156c:	mov	r2, r8
   31570:	mov	r1, #79	; 0x4f
   31574:	mov	r6, r0
   31578:	mov	r3, r0
   3157c:	mov	r0, r7
   31580:	bl	314ac <fputs@plt+0x203e4>
   31584:	ldr	r3, [sp, #40]	; 0x28
   31588:	ldr	r1, [r5]
   3158c:	cmp	r0, #0
   31590:	cmpne	r3, #0
   31594:	mov	r2, r0
   31598:	ldrne	r3, [r0, #4]
   3159c:	orrne	r3, r3, #1
   315a0:	strne	r3, [r0, #4]
   315a4:	ldrne	r3, [r6, #28]
   315a8:	strhne	r3, [r0, #36]	; 0x24
   315ac:	mov	r0, r4
   315b0:	bl	1f0f0 <fputs@plt+0xe028>
   315b4:	str	r0, [r5]
   315b8:	add	sp, sp, #8
   315bc:	pop	{r4, r5, r6, r7, r8, pc}
   315c0:	sub	sp, sp, #8
   315c4:	push	{r0, r1, r4, lr}
   315c8:	mov	r4, r0
   315cc:	mov	r0, r1
   315d0:	mov	r1, r2
   315d4:	add	r2, sp, #12
   315d8:	str	r3, [r2, #8]!
   315dc:	mov	r3, #0
   315e0:	str	r2, [sp]
   315e4:	mov	r2, r3
   315e8:	bl	314ac <fputs@plt+0x203e4>
   315ec:	ldr	r3, [sp, #20]
   315f0:	ldr	r2, [sp, #24]
   315f4:	str	r3, [r4, #4]
   315f8:	add	r3, r3, r2
   315fc:	str	r3, [r4, #8]
   31600:	str	r0, [r4]
   31604:	add	sp, sp, #8
   31608:	pop	{r4, lr}
   3160c:	add	sp, sp, #8
   31610:	bx	lr
   31614:	cmp	r1, #0
   31618:	bxeq	lr
   3161c:	mov	r3, #0
   31620:	push	{r0, r1, r4, lr}
   31624:	mov	r4, r2
   31628:	str	r3, [sp]
   3162c:	mov	r1, #19
   31630:	ldr	r2, [r2]
   31634:	bl	314ac <fputs@plt+0x203e4>
   31638:	str	r0, [r4]
   3163c:	add	sp, sp, #8
   31640:	pop	{r4, pc}
   31644:	ldr	r3, [r0, #488]	; 0x1e8
   31648:	push	{r4, r5, r6, r7, r8, r9, lr}
   3164c:	cmp	r3, #0
   31650:	sub	sp, sp, #52	; 0x34
   31654:	mov	r5, r1
   31658:	ldr	r4, [r0]
   3165c:	beq	316a0 <fputs@plt+0x205d8>
   31660:	ldrb	r1, [r4, #149]	; 0x95
   31664:	mov	r7, r0
   31668:	mov	r2, #0
   3166c:	add	r1, r1, #4
   31670:	ldr	r0, [r5]
   31674:	ldrsh	r6, [r3, #34]	; 0x22
   31678:	ldr	r9, [r3, #4]
   3167c:	bl	1b5dc <fputs@plt+0xa514>
   31680:	sub	r6, r6, #-268435455	; 0xf0000001
   31684:	add	r8, r9, r6, lsl #4
   31688:	cmp	r0, #0
   3168c:	bne	316b4 <fputs@plt+0x205ec>
   31690:	ldr	r2, [r9, r6, lsl #4]
   31694:	ldr	r1, [pc, #136]	; 31724 <fputs@plt+0x2065c>
   31698:	mov	r0, r7
   3169c:	bl	30e04 <fputs@plt+0x1fd3c>
   316a0:	ldr	r1, [r5]
   316a4:	mov	r0, r4
   316a8:	bl	1e430 <fputs@plt+0xd368>
   316ac:	add	sp, sp, #52	; 0x34
   316b0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   316b4:	ldr	r1, [r8, #4]
   316b8:	mov	r0, r4
   316bc:	bl	1e430 <fputs@plt+0xd368>
   316c0:	mov	r2, #48	; 0x30
   316c4:	mov	r1, #0
   316c8:	mov	r0, sp
   316cc:	bl	10eac <memset@plt>
   316d0:	ldmib	r5, {r1, r2}
   316d4:	mvn	r3, #96	; 0x60
   316d8:	strb	r3, [sp]
   316dc:	sub	r2, r2, r1
   316e0:	mov	r0, r4
   316e4:	asr	r3, r2, #31
   316e8:	bl	1edc4 <fputs@plt+0xdcfc>
   316ec:	ldr	r3, [r5]
   316f0:	mov	r1, sp
   316f4:	str	r3, [sp, #12]
   316f8:	mov	r2, #1
   316fc:	mov	r3, #4096	; 0x1000
   31700:	str	r3, [sp, #4]
   31704:	str	r0, [sp, #8]
   31708:	mov	r0, r4
   3170c:	bl	21e40 <fputs@plt+0x10d78>
   31710:	str	r0, [r8, #4]
   31714:	ldr	r1, [sp, #8]
   31718:	mov	r0, r4
   3171c:	bl	1d524 <fputs@plt+0xc45c>
   31720:	b	316a0 <fputs@plt+0x205d8>
   31724:	andeq	r6, r7, r0, lsr #18
   31728:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3172c:	sub	sp, sp, #36	; 0x24
   31730:	mov	r6, r3
   31734:	ldr	r3, [sp, #72]	; 0x48
   31738:	ldr	r7, [r0, #488]	; 0x1e8
   3173c:	str	r3, [sp, #16]
   31740:	ldr	r3, [r0]
   31744:	cmp	r7, #0
   31748:	str	r0, [sp, #8]
   3174c:	str	r1, [sp]
   31750:	str	r3, [sp, #4]
   31754:	bne	31760 <fputs@plt+0x20698>
   31758:	mov	r4, #0
   3175c:	b	317dc <fputs@plt+0x20714>
   31760:	ldr	r3, [sp, #8]
   31764:	ldrb	r4, [r3, #454]	; 0x1c6
   31768:	cmp	r4, #0
   3176c:	bne	31758 <fputs@plt+0x20690>
   31770:	ldr	r3, [sp]
   31774:	mov	r8, r2
   31778:	cmp	r3, #0
   3177c:	bne	317b8 <fputs@plt+0x206f0>
   31780:	ldrsh	r3, [r7, #34]	; 0x22
   31784:	subs	r2, r3, #1
   31788:	bmi	31758 <fputs@plt+0x20690>
   3178c:	cmp	r6, #0
   31790:	beq	31900 <fputs@plt+0x20838>
   31794:	ldr	fp, [r6]
   31798:	cmp	fp, #1
   3179c:	beq	3180c <fputs@plt+0x20744>
   317a0:	ldr	r1, [r7, #4]
   317a4:	mov	r3, r8
   317a8:	ldr	r2, [r1, r2, lsl #4]
   317ac:	ldr	r1, [pc, #660]	; 31a48 <fputs@plt+0x20980>
   317b0:	bl	30e04 <fputs@plt+0x1fd3c>
   317b4:	b	31758 <fputs@plt+0x20690>
   317b8:	ldr	r3, [sp]
   317bc:	cmp	r6, #0
   317c0:	ldr	r3, [r3]
   317c4:	beq	31808 <fputs@plt+0x20740>
   317c8:	ldr	r2, [r6]
   317cc:	cmp	r2, r3
   317d0:	beq	31808 <fputs@plt+0x20740>
   317d4:	ldr	r1, [pc, #624]	; 31a4c <fputs@plt+0x20984>
   317d8:	bl	30e04 <fputs@plt+0x1fd3c>
   317dc:	mov	r1, r4
   317e0:	ldr	r0, [sp, #4]
   317e4:	bl	1d524 <fputs@plt+0xc45c>
   317e8:	ldr	r1, [sp]
   317ec:	ldr	r0, [sp, #4]
   317f0:	bl	1e4b4 <fputs@plt+0xd3ec>
   317f4:	mov	r1, r6
   317f8:	ldr	r0, [sp, #4]
   317fc:	add	sp, sp, #36	; 0x24
   31800:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   31804:	b	1e4b4 <fputs@plt+0xd3ec>
   31808:	mov	fp, r3
   3180c:	sub	r5, fp, #1
   31810:	ldr	r4, [r8, #4]
   31814:	cmp	r6, #0
   31818:	lsl	r5, r5, #3
   3181c:	add	r4, r4, #45	; 0x2d
   31820:	add	r4, r4, r5
   31824:	ldrne	sl, [r6]
   31828:	movne	r9, #0
   3182c:	movne	r2, #20
   31830:	bne	3192c <fputs@plt+0x20864>
   31834:	mov	r2, r4
   31838:	asr	r3, r4, #31
   3183c:	ldr	r0, [sp, #4]
   31840:	bl	1f9d8 <fputs@plt+0xe910>
   31844:	subs	r4, r0, #0
   31848:	beq	31758 <fputs@plt+0x20690>
   3184c:	ldr	r3, [r7, #16]
   31850:	add	r5, r5, #44	; 0x2c
   31854:	add	r5, r4, r5
   31858:	ldm	r8, {r1, r2}
   3185c:	str	r3, [r4, #4]
   31860:	str	r7, [r4]
   31864:	str	r5, [r4, #8]
   31868:	mov	r0, r5
   3186c:	bl	10f3c <memcpy@plt>
   31870:	ldr	r3, [r8, #4]
   31874:	mov	r9, #0
   31878:	mov	r0, r5
   3187c:	strb	r9, [r5, r3]
   31880:	bl	13fe8 <fputs@plt+0x2f20>
   31884:	ldr	r3, [r8, #4]
   31888:	str	fp, [r4, #20]
   3188c:	str	r3, [sp, #20]
   31890:	ldr	r3, [sp]
   31894:	cmp	r3, r9
   31898:	movne	sl, r4
   3189c:	movne	r8, r9
   318a0:	movne	r2, #20
   318a4:	bne	31974 <fputs@plt+0x208ac>
   318a8:	ldrsh	r3, [r7, #34]	; 0x22
   318ac:	sub	r3, r3, #1
   318b0:	str	r3, [r4, #36]	; 0x24
   318b4:	cmp	r6, #0
   318b8:	bne	319c0 <fputs@plt+0x208f8>
   318bc:	mov	r3, #0
   318c0:	strb	r3, [r4, #24]
   318c4:	ldrb	r3, [sp, #16]
   318c8:	mov	r2, r4
   318cc:	ldr	r1, [r4, #8]
   318d0:	strb	r3, [r4, #25]
   318d4:	ldr	r3, [sp, #16]
   318d8:	asr	r3, r3, #8
   318dc:	strb	r3, [r4, #26]
   318e0:	ldr	r0, [r7, #64]	; 0x40
   318e4:	add	r0, r0, #56	; 0x38
   318e8:	bl	1df64 <fputs@plt+0xce9c>
   318ec:	cmp	r4, r0
   318f0:	bne	31a34 <fputs@plt+0x2096c>
   318f4:	ldr	r0, [sp, #4]
   318f8:	bl	1a2d0 <fputs@plt+0x9208>
   318fc:	b	317dc <fputs@plt+0x20714>
   31900:	mov	fp, #1
   31904:	b	3180c <fputs@plt+0x20744>
   31908:	ldr	r3, [r6, #4]
   3190c:	str	r2, [sp, #12]
   31910:	mla	r3, r2, r9, r3
   31914:	add	r9, r9, #1
   31918:	ldr	r0, [r3, #4]
   3191c:	bl	1839c <fputs@plt+0x72d4>
   31920:	ldr	r2, [sp, #12]
   31924:	add	r0, r0, #1
   31928:	add	r4, r4, r0
   3192c:	cmp	r9, sl
   31930:	blt	31908 <fputs@plt+0x20840>
   31934:	b	31834 <fputs@plt+0x2076c>
   31938:	str	r3, [sp, #24]
   3193c:	ldr	r3, [sp, #12]
   31940:	ldr	r0, [r7, #4]
   31944:	add	r1, r1, r3
   31948:	str	r2, [sp, #28]
   3194c:	ldr	r1, [r1, #4]
   31950:	ldr	r0, [r0, r9, lsl #4]
   31954:	bl	1407c <fputs@plt+0x2fb4>
   31958:	ldr	r3, [sp, #24]
   3195c:	ldr	r2, [sp, #28]
   31960:	cmp	r0, #0
   31964:	bne	31990 <fputs@plt+0x208c8>
   31968:	str	r9, [sl, #36]	; 0x24
   3196c:	add	r8, r8, #1
   31970:	add	sl, sl, #8
   31974:	cmp	r8, fp
   31978:	bge	318b4 <fputs@plt+0x207ec>
   3197c:	mul	r1, r2, r8
   31980:	ldrsh	r3, [r7, #34]	; 0x22
   31984:	str	r1, [sp, #12]
   31988:	mov	r9, #0
   3198c:	b	31994 <fputs@plt+0x208cc>
   31990:	add	r9, r9, #1
   31994:	ldr	r1, [sp]
   31998:	cmp	r9, r3
   3199c:	ldr	r1, [r1, #4]
   319a0:	blt	31938 <fputs@plt+0x20870>
   319a4:	ldr	r3, [sp, #12]
   319a8:	ldr	r0, [sp, #8]
   319ac:	add	fp, r1, r3
   319b0:	ldr	r1, [pc, #152]	; 31a50 <fputs@plt+0x20988>
   319b4:	ldr	r2, [fp, #4]
   319b8:	bl	30e04 <fputs@plt+0x1fd3c>
   319bc:	b	317dc <fputs@plt+0x20714>
   319c0:	ldr	r3, [sp, #20]
   319c4:	mov	r8, #0
   319c8:	add	r3, r3, #1
   319cc:	add	r5, r5, r3
   319d0:	add	sl, r4, #40	; 0x28
   319d4:	mov	r3, r8
   319d8:	cmp	r8, fp
   319dc:	add	sl, sl, #8
   319e0:	bge	318bc <fputs@plt+0x207f4>
   319e4:	ldr	r2, [r6, #4]
   319e8:	str	r3, [sp, #12]
   319ec:	mov	r3, #20
   319f0:	mla	r2, r3, r8, r2
   319f4:	add	r8, r8, #1
   319f8:	ldr	r1, [r2, #4]
   319fc:	mov	r0, r1
   31a00:	str	r1, [sp, #8]
   31a04:	bl	1839c <fputs@plt+0x72d4>
   31a08:	str	r5, [sl, #-8]
   31a0c:	ldr	r1, [sp, #8]
   31a10:	mov	r9, r0
   31a14:	mov	r2, r0
   31a18:	mov	r0, r5
   31a1c:	bl	10f3c <memcpy@plt>
   31a20:	ldr	r3, [sp, #12]
   31a24:	strb	r3, [r5, r9]
   31a28:	add	r9, r9, #1
   31a2c:	add	r5, r5, r9
   31a30:	b	319d8 <fputs@plt+0x20910>
   31a34:	cmp	r0, #0
   31a38:	strne	r0, [r4, #12]
   31a3c:	strne	r4, [r0, #16]
   31a40:	str	r4, [r7, #16]
   31a44:	b	31758 <fputs@plt+0x20690>
   31a48:	andeq	r6, r7, sp, asr #18
   31a4c:	andeq	r6, r7, ip, lsl #19
   31a50:	andeq	r6, r7, sl, ror #19
   31a54:	push	{r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
   31a58:	subs	r7, r1, #0
   31a5c:	bne	31a6c <fputs@plt+0x209a4>
   31a60:	mov	r0, #0
   31a64:	add	sp, sp, #8
   31a68:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   31a6c:	mov	r6, #0
   31a70:	ldr	r9, [r0, #12]
   31a74:	mov	r4, r0
   31a78:	add	r5, r7, #80	; 0x50
   31a7c:	mov	sl, r6
   31a80:	ldr	r3, [r7]
   31a84:	cmp	r6, r3
   31a88:	bge	31a60 <fputs@plt+0x20998>
   31a8c:	ldr	r3, [r4, #8]
   31a90:	cmp	r3, #0
   31a94:	bne	31af4 <fputs@plt+0x20a2c>
   31a98:	ldr	r8, [r5, #-68]	; 0xffffffbc
   31a9c:	cmp	r8, #0
   31aa0:	beq	31ad8 <fputs@plt+0x20a10>
   31aa4:	mov	r1, r9
   31aa8:	mov	r0, r8
   31aac:	bl	1407c <fputs@plt+0x2fb4>
   31ab0:	cmp	r0, #0
   31ab4:	beq	31ad8 <fputs@plt+0x20a10>
   31ab8:	str	r8, [sp]
   31abc:	ldr	r1, [pc, #100]	; 31b28 <fputs@plt+0x20a60>
   31ac0:	ldr	r3, [r4, #20]
   31ac4:	ldr	r2, [r4, #16]
   31ac8:	ldr	r0, [r4]
   31acc:	bl	30e04 <fputs@plt+0x1fd3c>
   31ad0:	mov	r0, #1
   31ad4:	b	31a64 <fputs@plt+0x2099c>
   31ad8:	ldr	r3, [r4]
   31adc:	mov	r1, r8
   31ae0:	ldr	r0, [r3]
   31ae4:	bl	1d524 <fputs@plt+0xc45c>
   31ae8:	ldr	r3, [r4, #4]
   31aec:	str	sl, [r5, #-68]	; 0xffffffbc
   31af0:	str	r3, [r5, #-72]	; 0xffffffb8
   31af4:	ldr	r1, [r5, #-52]	; 0xffffffcc
   31af8:	mov	r0, r4
   31afc:	bl	31b2c <fputs@plt+0x20a64>
   31b00:	cmp	r0, #0
   31b04:	bne	31ad0 <fputs@plt+0x20a08>
   31b08:	ldr	r1, [r5, #-24]	; 0xffffffe8
   31b0c:	mov	r0, r4
   31b10:	bl	31bf8 <fputs@plt+0x20b30>
   31b14:	add	r5, r5, #72	; 0x48
   31b18:	cmp	r0, #0
   31b1c:	bne	31ad0 <fputs@plt+0x20a08>
   31b20:	add	r6, r6, #1
   31b24:	b	31a80 <fputs@plt+0x209b8>
   31b28:	andeq	r6, r7, r8, lsl sl
   31b2c:	push	{r4, r5, r6, lr}
   31b30:	mov	r5, r0
   31b34:	mov	r4, r1
   31b38:	cmp	r4, #0
   31b3c:	bne	31b48 <fputs@plt+0x20a80>
   31b40:	mov	r0, r4
   31b44:	pop	{r4, r5, r6, pc}
   31b48:	ldr	r1, [r4]
   31b4c:	mov	r0, r5
   31b50:	bl	31ca0 <fputs@plt+0x20bd8>
   31b54:	cmp	r0, #0
   31b58:	beq	31b64 <fputs@plt+0x20a9c>
   31b5c:	mov	r0, #1
   31b60:	pop	{r4, r5, r6, pc}
   31b64:	ldr	r1, [r4, #28]
   31b68:	mov	r0, r5
   31b6c:	bl	31a54 <fputs@plt+0x2098c>
   31b70:	cmp	r0, #0
   31b74:	bne	31b5c <fputs@plt+0x20a94>
   31b78:	ldr	r1, [r4, #32]
   31b7c:	mov	r0, r5
   31b80:	bl	31bf8 <fputs@plt+0x20b30>
   31b84:	cmp	r0, #0
   31b88:	bne	31b5c <fputs@plt+0x20a94>
   31b8c:	ldr	r1, [r4, #36]	; 0x24
   31b90:	mov	r0, r5
   31b94:	bl	31ca0 <fputs@plt+0x20bd8>
   31b98:	cmp	r0, #0
   31b9c:	bne	31b5c <fputs@plt+0x20a94>
   31ba0:	ldr	r1, [r4, #40]	; 0x28
   31ba4:	mov	r0, r5
   31ba8:	bl	31bf8 <fputs@plt+0x20b30>
   31bac:	cmp	r0, #0
   31bb0:	bne	31b5c <fputs@plt+0x20a94>
   31bb4:	ldr	r1, [r4, #44]	; 0x2c
   31bb8:	mov	r0, r5
   31bbc:	bl	31ca0 <fputs@plt+0x20bd8>
   31bc0:	cmp	r0, #0
   31bc4:	bne	31b5c <fputs@plt+0x20a94>
   31bc8:	ldr	r1, [r4, #56]	; 0x38
   31bcc:	mov	r0, r5
   31bd0:	bl	31bf8 <fputs@plt+0x20b30>
   31bd4:	cmp	r0, #0
   31bd8:	bne	31b5c <fputs@plt+0x20a94>
   31bdc:	ldr	r1, [r4, #60]	; 0x3c
   31be0:	mov	r0, r5
   31be4:	bl	31bf8 <fputs@plt+0x20b30>
   31be8:	cmp	r0, #0
   31bec:	bne	31b5c <fputs@plt+0x20a94>
   31bf0:	ldr	r4, [r4, #48]	; 0x30
   31bf4:	b	31b38 <fputs@plt+0x20a70>
   31bf8:	push	{r4, r5, r6, lr}
   31bfc:	mov	r5, r0
   31c00:	mov	r4, r1
   31c04:	mov	r6, #101	; 0x65
   31c08:	cmp	r4, #0
   31c0c:	beq	31c40 <fputs@plt+0x20b78>
   31c10:	ldrb	r3, [r4]
   31c14:	cmp	r3, #135	; 0x87
   31c18:	bne	31c34 <fputs@plt+0x20b6c>
   31c1c:	ldr	r0, [r5]
   31c20:	ldr	r3, [r0]
   31c24:	ldrb	r3, [r3, #149]	; 0x95
   31c28:	cmp	r3, #0
   31c2c:	beq	31c48 <fputs@plt+0x20b80>
   31c30:	strb	r6, [r4]
   31c34:	ldr	r3, [r4, #4]
   31c38:	tst	r3, #16384	; 0x4000
   31c3c:	beq	31c5c <fputs@plt+0x20b94>
   31c40:	mov	r0, #0
   31c44:	pop	{r4, r5, r6, pc}
   31c48:	ldr	r2, [r5, #16]
   31c4c:	ldr	r1, [pc, #72]	; 31c9c <fputs@plt+0x20bd4>
   31c50:	bl	30e04 <fputs@plt+0x1fd3c>
   31c54:	mov	r0, #1
   31c58:	pop	{r4, r5, r6, pc}
   31c5c:	tst	r3, #2048	; 0x800
   31c60:	ldr	r1, [r4, #20]
   31c64:	mov	r0, r5
   31c68:	beq	31c94 <fputs@plt+0x20bcc>
   31c6c:	bl	31b2c <fputs@plt+0x20a64>
   31c70:	cmp	r0, #0
   31c74:	bne	31c54 <fputs@plt+0x20b8c>
   31c78:	ldr	r1, [r4, #16]
   31c7c:	mov	r0, r5
   31c80:	bl	31bf8 <fputs@plt+0x20b30>
   31c84:	cmp	r0, #0
   31c88:	bne	31c54 <fputs@plt+0x20b8c>
   31c8c:	ldr	r4, [r4, #12]
   31c90:	b	31c08 <fputs@plt+0x20b40>
   31c94:	bl	31ca0 <fputs@plt+0x20bd8>
   31c98:	b	31c70 <fputs@plt+0x20ba8>
   31c9c:	andeq	r6, r7, r6, asr #20
   31ca0:	push	{r4, r5, r6, r7, r8, lr}
   31ca4:	subs	r5, r1, #0
   31ca8:	bne	31cb4 <fputs@plt+0x20bec>
   31cac:	mov	r0, #0
   31cb0:	pop	{r4, r5, r6, r7, r8, pc}
   31cb4:	ldr	r7, [r5, #4]
   31cb8:	mov	r6, r0
   31cbc:	mov	r4, #0
   31cc0:	mov	r8, #20
   31cc4:	ldr	r3, [r5]
   31cc8:	cmp	r4, r3
   31ccc:	bge	31cac <fputs@plt+0x20be4>
   31cd0:	mul	r3, r8, r4
   31cd4:	mov	r0, r6
   31cd8:	ldr	r1, [r7, r3]
   31cdc:	bl	31bf8 <fputs@plt+0x20b30>
   31ce0:	cmp	r0, #0
   31ce4:	addeq	r4, r4, #1
   31ce8:	beq	31cc4 <fputs@plt+0x20bfc>
   31cec:	mov	r0, #1
   31cf0:	pop	{r4, r5, r6, r7, r8, pc}
   31cf4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   31cf8:	sub	sp, sp, #28
   31cfc:	ldr	r4, [r0, #12]
   31d00:	ldr	r5, [sp, #76]	; 0x4c
   31d04:	ldrh	r1, [sp, #72]	; 0x48
   31d08:	mov	ip, #0
   31d0c:	ldr	lr, [r5, #4]
   31d10:	str	r1, [sp, #8]
   31d14:	ldr	r1, [r5, #16]
   31d18:	mov	r8, #48	; 0x30
   31d1c:	str	r1, [sp, #12]
   31d20:	ldr	r1, [r0]
   31d24:	mov	r9, ip
   31d28:	mov	sl, #1
   31d2c:	ldr	r7, [r1]
   31d30:	ldr	r1, [r1, #4]
   31d34:	ldr	fp, [r0, #4]
   31d38:	str	r1, [sp, #16]
   31d3c:	ldrb	r1, [r4, #16]
   31d40:	str	r0, [sp, #4]
   31d44:	str	r1, [sp, #20]
   31d48:	ldr	r1, [r5]
   31d4c:	str	r1, [sp]
   31d50:	ldr	r1, [sp, #80]	; 0x50
   31d54:	str	ip, [r1]
   31d58:	strd	r2, [r4]
   31d5c:	ldr	r3, [sp]
   31d60:	cmp	ip, r3
   31d64:	blt	31e2c <fputs@plt+0x20d64>
   31d68:	lsl	r2, r3, #3
   31d6c:	mov	r1, #0
   31d70:	ldr	r0, [sp, #12]
   31d74:	bl	10eac <memset@plt>
   31d78:	ldr	r0, [pc, #872]	; 320e8 <fputs@plt+0x21020>
   31d7c:	ldr	r1, [pc, #872]	; 320ec <fputs@plt+0x21024>
   31d80:	mov	r3, #0
   31d84:	str	r3, [r5, #24]
   31d88:	strd	r0, [r5, #40]	; 0x28
   31d8c:	mov	r0, #25
   31d90:	mov	r1, #0
   31d94:	str	r3, [r5, #20]
   31d98:	str	r3, [r5, #32]
   31d9c:	str	r3, [r5, #56]	; 0x38
   31da0:	ldr	r3, [sp, #20]
   31da4:	strd	r0, [r5, #48]	; 0x30
   31da8:	ldr	r2, [sp, #16]
   31dac:	mov	r1, #72	; 0x48
   31db0:	ldr	r0, [r7]
   31db4:	mla	r1, r1, r3, r2
   31db8:	ldrd	r2, [r1, #64]	; 0x40
   31dbc:	strd	r2, [r5, #64]	; 0x40
   31dc0:	ldr	r3, [r1, #24]
   31dc4:	ldr	r1, [r3, #56]	; 0x38
   31dc8:	bl	1bfe0 <fputs@plt+0xaf18>
   31dcc:	mov	r1, r5
   31dd0:	ldr	r6, [r0, #8]
   31dd4:	mov	r0, r6
   31dd8:	ldr	r3, [r6]
   31ddc:	ldr	r3, [r3, #12]
   31de0:	blx	r3
   31de4:	subs	r3, r0, #0
   31de8:	beq	31dfc <fputs@plt+0x20d34>
   31dec:	cmp	r3, #7
   31df0:	bne	31e74 <fputs@plt+0x20dac>
   31df4:	ldr	r0, [r7]
   31df8:	bl	1a2d0 <fputs@plt+0x9208>
   31dfc:	ldr	r0, [r6, #8]
   31e00:	bl	1a014 <fputs@plt+0x8f4c>
   31e04:	mov	r3, #0
   31e08:	str	r3, [r6, #8]
   31e0c:	ldr	r6, [r7, #68]	; 0x44
   31e10:	cmp	r6, r3
   31e14:	moveq	r3, r6
   31e18:	moveq	r2, r6
   31e1c:	beq	31ea4 <fputs@plt+0x20ddc>
   31e20:	mov	r0, r6
   31e24:	add	sp, sp, #28
   31e28:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   31e2c:	ldr	r6, [lr, #8]
   31e30:	ldr	r3, [fp, #20]
   31e34:	ldrd	r0, [sp, #64]	; 0x40
   31e38:	mla	r6, r8, r6, r3
   31e3c:	strb	r9, [lr, #5]
   31e40:	ldrd	r2, [r6, #32]
   31e44:	and	r1, r1, r3
   31e48:	and	r0, r0, r2
   31e4c:	cmp	r3, r1
   31e50:	cmpeq	r2, r0
   31e54:	bne	31e68 <fputs@plt+0x20da0>
   31e58:	ldrh	r3, [r6, #18]
   31e5c:	ldr	r2, [sp, #8]
   31e60:	tst	r2, r3
   31e64:	strbeq	sl, [lr, #5]
   31e68:	add	ip, ip, #1
   31e6c:	add	lr, lr, #12
   31e70:	b	31d5c <fputs@plt+0x20c94>
   31e74:	ldr	r2, [r6, #8]
   31e78:	cmp	r2, #0
   31e7c:	bne	31e88 <fputs@plt+0x20dc0>
   31e80:	bl	1c354 <fputs@plt+0xb28c>
   31e84:	mov	r2, r0
   31e88:	ldr	r1, [pc, #608]	; 320f0 <fputs@plt+0x21028>
   31e8c:	mov	r0, r7
   31e90:	bl	30e04 <fputs@plt+0x1fd3c>
   31e94:	b	31dfc <fputs@plt+0x20d34>
   31e98:	ldr	r1, [r4, #48]	; 0x30
   31e9c:	str	r2, [r1, r3, lsl #2]
   31ea0:	add	r3, r3, #1
   31ea4:	ldr	r1, [sp]
   31ea8:	cmp	r3, r1
   31eac:	blt	31e98 <fputs@plt+0x20dd0>
   31eb0:	strh	r2, [r4, #30]
   31eb4:	ldr	r8, [r5, #4]
   31eb8:	ldr	r3, [sp, #12]
   31ebc:	mvn	sl, #0
   31ec0:	str	r3, [sp, #8]
   31ec4:	ldr	r3, [sp]
   31ec8:	cmp	r6, r3
   31ecc:	blt	31f98 <fputs@plt+0x20ed0>
   31ed0:	ldr	r3, [r5, #20]
   31ed4:	add	sl, sl, #1
   31ed8:	str	r3, [r4, #24]
   31edc:	ldr	r3, [r5, #28]
   31ee0:	strh	sl, [r4, #40]	; 0x28
   31ee4:	strb	r3, [r4, #28]
   31ee8:	ldr	r2, [r5, #24]
   31eec:	mov	r3, #0
   31ef0:	str	r3, [r5, #28]
   31ef4:	str	r2, [r4, #32]
   31ef8:	ldr	r2, [r5, #32]
   31efc:	vldr	d6, [pc, #468]	; 320d8 <fputs@plt+0x21010>
   31f00:	cmp	r2, r3
   31f04:	ldrne	r2, [r5, #8]
   31f08:	strh	r3, [r4, #18]
   31f0c:	strb	r2, [r4, #29]
   31f10:	vldr	d7, [r5, #40]	; 0x28
   31f14:	vcmpe.f64	d7, d6
   31f18:	vmrs	APSR_nzcv, fpscr
   31f1c:	movls	r0, #0
   31f20:	bls	31f40 <fputs@plt+0x20e78>
   31f24:	vldr	d6, [pc, #436]	; 320e0 <fputs@plt+0x21018>
   31f28:	vcmpe.f64	d7, d6
   31f2c:	vmrs	APSR_nzcv, fpscr
   31f30:	bhi	320b4 <fputs@plt+0x20fec>
   31f34:	vmov	r0, r1, d7
   31f38:	bl	70648 <fputs@plt+0x5f580>
   31f3c:	bl	14d98 <fputs@plt+0x3cd0>
   31f40:	strh	r0, [r4, #20]
   31f44:	ldrd	r0, [r5, #48]	; 0x30
   31f48:	bl	14d98 <fputs@plt+0x3cd0>
   31f4c:	ldr	r3, [r5, #56]	; 0x38
   31f50:	mov	r1, r4
   31f54:	tst	r3, #1
   31f58:	ldr	r3, [r4, #36]	; 0x24
   31f5c:	orrne	r3, r3, #4096	; 0x1000
   31f60:	biceq	r3, r3, #4096	; 0x1000
   31f64:	str	r3, [r4, #36]	; 0x24
   31f68:	strh	r0, [r4, #22]
   31f6c:	ldr	r0, [sp, #4]
   31f70:	bl	1f57c <fputs@plt+0xe4b4>
   31f74:	ldrb	r3, [r4, #28]
   31f78:	cmp	r3, #0
   31f7c:	mov	r6, r0
   31f80:	beq	31e20 <fputs@plt+0x20d58>
   31f84:	ldr	r0, [r4, #32]
   31f88:	bl	1a014 <fputs@plt+0x8f4c>
   31f8c:	mov	r3, #0
   31f90:	strb	r3, [r4, #28]
   31f94:	b	31e20 <fputs@plt+0x20d58>
   31f98:	ldr	r3, [sp, #12]
   31f9c:	ldr	ip, [r3, r6, lsl #3]
   31fa0:	subs	ip, ip, #1
   31fa4:	bmi	3209c <fputs@plt+0x20fd4>
   31fa8:	ldr	r3, [sp]
   31fac:	ldr	lr, [r8, #8]
   31fb0:	cmp	r3, ip
   31fb4:	movgt	r3, #0
   31fb8:	movle	r3, #1
   31fbc:	orrs	r3, r3, lr, lsr #31
   31fc0:	bne	31fec <fputs@plt+0x20f24>
   31fc4:	ldr	r3, [fp, #12]
   31fc8:	cmp	lr, r3
   31fcc:	bge	31fec <fputs@plt+0x20f24>
   31fd0:	ldr	r9, [r4, #48]	; 0x30
   31fd4:	ldr	r3, [r9, ip, lsl #2]
   31fd8:	cmp	r3, #0
   31fdc:	bne	31fec <fputs@plt+0x20f24>
   31fe0:	ldrb	r3, [r8, #5]
   31fe4:	cmp	r3, #0
   31fe8:	bne	32018 <fputs@plt+0x20f50>
   31fec:	ldr	r2, [sp, #20]
   31ff0:	ldr	r1, [sp, #16]
   31ff4:	mov	r3, #72	; 0x48
   31ff8:	mov	r0, r7
   31ffc:	mla	r3, r3, r2, r1
   32000:	ldr	r1, [pc, #236]	; 320f4 <fputs@plt+0x2102c>
   32004:	mov	r6, #1
   32008:	ldr	r3, [r3, #24]
   3200c:	ldr	r2, [r3]
   32010:	bl	30e04 <fputs@plt+0x1fd3c>
   32014:	b	31e20 <fputs@plt+0x20d58>
   32018:	ldr	r3, [fp, #20]
   3201c:	mov	r2, #48	; 0x30
   32020:	ldrd	r0, [r4]
   32024:	mla	lr, r2, lr, r3
   32028:	cmp	sl, ip
   3202c:	movlt	sl, ip
   32030:	ldrd	r2, [lr, #32]
   32034:	cmp	ip, #15
   32038:	orr	r0, r0, r2
   3203c:	orr	r1, r1, r3
   32040:	mov	r2, r0
   32044:	mov	r3, r1
   32048:	strd	r2, [r4]
   3204c:	str	lr, [r9, ip, lsl #2]
   32050:	bgt	32070 <fputs@plt+0x20fa8>
   32054:	ldr	r3, [sp, #8]
   32058:	ldrb	r3, [r3, #4]
   3205c:	cmp	r3, #0
   32060:	movne	r2, #1
   32064:	ldrhne	r3, [r4, #30]
   32068:	orrne	ip, r3, r2, lsl ip
   3206c:	strhne	ip, [r4, #30]
   32070:	ldrh	r3, [lr, #18]
   32074:	tst	r3, #1
   32078:	beq	3209c <fputs@plt+0x20fd4>
   3207c:	mov	r3, #0
   32080:	str	r3, [r5, #32]
   32084:	ldr	r3, [r5, #56]	; 0x38
   32088:	mov	r2, #1
   3208c:	bic	r3, r3, #1
   32090:	str	r3, [r5, #56]	; 0x38
   32094:	ldr	r3, [sp, #80]	; 0x50
   32098:	str	r2, [r3]
   3209c:	ldr	r3, [sp, #8]
   320a0:	add	r6, r6, #1
   320a4:	add	r3, r3, #8
   320a8:	add	r8, r8, #12
   320ac:	str	r3, [sp, #8]
   320b0:	b	31ec4 <fputs@plt+0x20dfc>
   320b4:	vmov	r3, s15
   320b8:	lsr	r0, r3, #20
   320bc:	sub	r0, r0, #1020	; 0x3fc
   320c0:	sub	r0, r0, #2
   320c4:	mov	r3, #10
   320c8:	smulbb	r0, r0, r3
   320cc:	sxth	r0, r0
   320d0:	b	31f40 <fputs@plt+0x20e78>
   320d4:	nop			; (mov r0, r0)
   320d8:	andeq	r0, r0, r0
   320dc:	svccc	0x00f00000	; IMB
   320e0:	andeq	r0, r0, r0
   320e4:	bicsmi	ip, sp, r5, ror #26
   320e8:	addge	r9, r7, #46, 30	; 0xb8
   320ec:	strbtpl	r4, [sp], #-686	; 0xfffffd52
   320f0:	andeq	r6, r7, r2, ror #10
   320f4:	andeq	r6, r7, lr, asr sl
   320f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   320fc:	sub	sp, sp, #92	; 0x5c
   32100:	ldr	r6, [r0, #12]
   32104:	strd	r2, [sp, #24]
   32108:	ldr	r2, [r0]
   3210c:	ldrb	r1, [r6, #16]
   32110:	mov	r9, #72	; 0x48
   32114:	ldr	r3, [r2]
   32118:	mov	fp, #0
   3211c:	str	r3, [sp, #40]	; 0x28
   32120:	ldr	r3, [r0, #4]
   32124:	mov	r7, r0
   32128:	str	r3, [sp, #44]	; 0x2c
   3212c:	mov	r3, #8
   32130:	smlabb	r3, r9, r1, r3
   32134:	ldr	r9, [r2, #4]
   32138:	add	r3, r9, r3
   3213c:	str	r3, [sp, #48]	; 0x30
   32140:	ldr	r3, [r0, #8]
   32144:	mov	r0, fp
   32148:	str	r3, [sp, #32]
   3214c:	ldr	r3, [sp, #44]	; 0x2c
   32150:	ldr	r1, [r3, #20]
   32154:	ldr	ip, [r3, #12]
   32158:	cmp	r0, ip
   3215c:	blt	32180 <fputs@plt+0x210b8>
   32160:	ldr	r3, [sp, #32]
   32164:	cmp	r3, #0
   32168:	movne	r5, #0
   3216c:	ldrne	r2, [r3]
   32170:	movne	r1, #20
   32174:	bne	32204 <fputs@plt+0x2113c>
   32178:	mov	r5, #0
   3217c:	b	32210 <fputs@plt+0x21148>
   32180:	ldr	r3, [sp, #48]	; 0x30
   32184:	ldr	r2, [r1, #8]
   32188:	ldr	r3, [r3, #44]	; 0x2c
   3218c:	cmp	r2, r3
   32190:	bne	321c4 <fputs@plt+0x210fc>
   32194:	ldrd	r2, [r1, #32]
   32198:	ldrd	r4, [sp, #128]	; 0x80
   3219c:	and	r4, r4, r2
   321a0:	and	r5, r5, r3
   321a4:	mov	r2, r4
   321a8:	mov	r3, r5
   321ac:	orrs	r3, r2, r3
   321b0:	bne	321c4 <fputs@plt+0x210fc>
   321b4:	ldrh	r3, [r1, #18]
   321b8:	bic	r3, r3, #2432	; 0x980
   321bc:	cmp	r3, #0
   321c0:	addne	fp, fp, #1
   321c4:	add	r0, r0, #1
   321c8:	add	r1, r1, #48	; 0x30
   321cc:	b	32158 <fputs@plt+0x21090>
   321d0:	ldr	r3, [sp, #32]
   321d4:	ldr	r0, [r3, #4]
   321d8:	mul	r3, r1, r5
   321dc:	ldr	r3, [r0, r3]
   321e0:	ldrb	r0, [r3]
   321e4:	cmp	r0, #152	; 0x98
   321e8:	bne	32178 <fputs@plt+0x210b0>
   321ec:	ldr	r0, [r3, #28]
   321f0:	ldr	r3, [sp, #48]	; 0x30
   321f4:	ldr	r3, [r3, #44]	; 0x2c
   321f8:	cmp	r0, r3
   321fc:	bne	32178 <fputs@plt+0x210b0>
   32200:	add	r5, r5, #1
   32204:	cmp	r2, r5
   32208:	bgt	321d0 <fputs@plt+0x21108>
   3220c:	bne	32178 <fputs@plt+0x210b0>
   32210:	mov	r2, #20
   32214:	lsl	r1, r5, #3
   32218:	mla	r2, r2, fp, r1
   3221c:	str	r1, [sp, #56]	; 0x38
   32220:	ldr	r1, [sp, #40]	; 0x28
   32224:	add	r2, r2, #72	; 0x48
   32228:	mov	r3, #0
   3222c:	ldr	r0, [r1]
   32230:	bl	1f9d8 <fputs@plt+0xe910>
   32234:	ldr	r1, [sp, #56]	; 0x38
   32238:	subs	r4, r0, #0
   3223c:	bne	3225c <fputs@plt+0x21194>
   32240:	ldr	r1, [pc, #1076]	; 3267c <fputs@plt+0x215b4>
   32244:	ldr	r0, [sp, #40]	; 0x28
   32248:	bl	30e04 <fputs@plt+0x1fd3c>
   3224c:	mov	r5, #7
   32250:	mov	r0, r5
   32254:	add	sp, sp, #92	; 0x5c
   32258:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3225c:	mov	r3, #12
   32260:	add	ip, r4, #72	; 0x48
   32264:	mla	sl, r3, fp, ip
   32268:	mov	lr, #0
   3226c:	add	r2, sl, r1
   32270:	str	r2, [r4, #16]
   32274:	ldr	r2, [sp, #44]	; 0x2c
   32278:	mov	r0, lr
   3227c:	str	fp, [r4]
   32280:	ldr	r1, [r2, #20]
   32284:	ldr	r2, [r2, #12]
   32288:	str	r5, [r4, #8]
   3228c:	str	ip, [r4, #4]
   32290:	str	sl, [r4, #12]
   32294:	str	r2, [sp, #56]	; 0x38
   32298:	str	r3, [sp, #64]	; 0x40
   3229c:	ldr	r3, [sp, #56]	; 0x38
   322a0:	cmp	r0, r3
   322a4:	blt	323d8 <fputs@plt+0x21310>
   322a8:	mov	r3, #0
   322ac:	mov	r0, #20
   322b0:	cmp	r5, r3
   322b4:	add	sl, sl, #8
   322b8:	bne	32464 <fputs@plt+0x2139c>
   322bc:	mov	r3, #0
   322c0:	strb	r3, [r6, #28]
   322c4:	strh	r3, [r6, #18]
   322c8:	strh	r3, [r6, #40]	; 0x28
   322cc:	ldr	r3, [sp, #40]	; 0x28
   322d0:	mov	r2, #1024	; 0x400
   322d4:	str	r2, [r6, #36]	; 0x24
   322d8:	mov	r1, r6
   322dc:	mov	r2, fp
   322e0:	ldr	r0, [r3]
   322e4:	bl	1f500 <fputs@plt+0xe438>
   322e8:	cmp	r0, #0
   322ec:	bne	32490 <fputs@plt+0x213c8>
   322f0:	mvn	r8, #0
   322f4:	mvn	r9, #0
   322f8:	add	sl, sp, #84	; 0x54
   322fc:	str	r0, [sp, #8]
   32300:	str	sl, [sp, #16]
   32304:	str	r4, [sp, #12]
   32308:	strd	r8, [sp]
   3230c:	ldrd	r2, [sp, #24]
   32310:	mov	r0, r7
   32314:	bl	31cf4 <fputs@plt+0x20c2c>
   32318:	subs	r5, r0, #0
   3231c:	bne	32654 <fputs@plt+0x2158c>
   32320:	ldrd	r2, [sp, #24]
   32324:	mvn	r2, r2
   32328:	mvn	r3, r3
   3232c:	strd	r2, [sp, #56]	; 0x38
   32330:	ldrd	r0, [sp, #56]	; 0x38
   32334:	ldrd	r2, [r6]
   32338:	and	r0, r0, r2
   3233c:	and	r1, r1, r3
   32340:	mov	r2, r0
   32344:	mov	r3, r1
   32348:	orrs	r3, r2, r3
   3234c:	strd	r0, [sp, #72]	; 0x48
   32350:	beq	32654 <fputs@plt+0x2158c>
   32354:	ldr	r5, [sp, #84]	; 0x54
   32358:	cmp	r5, #0
   3235c:	beq	324a4 <fputs@plt+0x213dc>
   32360:	mov	r3, #1
   32364:	strd	r8, [sp]
   32368:	str	r3, [sp, #8]
   3236c:	str	sl, [sp, #16]
   32370:	ldrd	r2, [sp, #24]
   32374:	str	r4, [sp, #12]
   32378:	mov	r0, r7
   3237c:	bl	31cf4 <fputs@plt+0x20c2c>
   32380:	ldrd	r2, [r6]
   32384:	mov	r5, r0
   32388:	ldrd	r0, [sp, #56]	; 0x38
   3238c:	and	r0, r0, r2
   32390:	and	r1, r1, r3
   32394:	strd	r0, [sp, #48]	; 0x30
   32398:	ldr	r3, [sp, #48]	; 0x30
   3239c:	ldr	r2, [sp, #52]	; 0x34
   323a0:	orrs	r3, r3, r2
   323a4:	moveq	r8, #1
   323a8:	movne	r8, #0
   323ac:	mov	r2, #0
   323b0:	mov	r3, #0
   323b4:	mov	r9, r8
   323b8:	mov	sl, #12
   323bc:	strd	r2, [sp, #64]	; 0x40
   323c0:	cmp	r5, #0
   323c4:	bne	325ec <fputs@plt+0x21524>
   323c8:	mov	lr, r5
   323cc:	mvn	r2, #0
   323d0:	mvn	r3, #0
   323d4:	b	32524 <fputs@plt+0x2145c>
   323d8:	ldr	r3, [sp, #48]	; 0x30
   323dc:	ldr	r2, [r1, #8]
   323e0:	ldr	r3, [r3, #44]	; 0x2c
   323e4:	cmp	r2, r3
   323e8:	bne	32458 <fputs@plt+0x21390>
   323ec:	ldrd	r2, [r1, #32]
   323f0:	ldrd	r8, [sp, #128]	; 0x80
   323f4:	and	r8, r8, r2
   323f8:	and	r9, r9, r3
   323fc:	mov	r2, r8
   32400:	mov	r3, r9
   32404:	orrs	r3, r2, r3
   32408:	bne	32458 <fputs@plt+0x21390>
   3240c:	ldrh	r3, [r1, #18]
   32410:	bic	r2, r3, #2432	; 0x980
   32414:	cmp	r2, #0
   32418:	beq	32458 <fputs@plt+0x21390>
   3241c:	ldr	r2, [sp, #64]	; 0x40
   32420:	ldr	r9, [r1, #12]
   32424:	uxtb	r3, r3
   32428:	mul	r2, r2, lr
   3242c:	cmp	r3, #1
   32430:	mov	r8, r2
   32434:	add	r2, ip, r2
   32438:	str	r9, [ip, r8]
   3243c:	moveq	r3, #2
   32440:	str	r0, [r2, #8]
   32444:	beq	32450 <fputs@plt+0x21388>
   32448:	cmp	r3, #64	; 0x40
   3244c:	ldrbeq	r3, [r1, #23]
   32450:	add	lr, lr, #1
   32454:	strb	r3, [r2, #4]
   32458:	add	r0, r0, #1
   3245c:	add	r1, r1, #48	; 0x30
   32460:	b	3229c <fputs@plt+0x211d4>
   32464:	ldr	r1, [sp, #32]
   32468:	mul	r2, r0, r3
   3246c:	ldr	r1, [r1, #4]
   32470:	add	r3, r3, #1
   32474:	add	ip, r1, r2
   32478:	ldr	r2, [r1, r2]
   3247c:	ldrsh	r2, [r2, #32]
   32480:	str	r2, [sl, #-8]
   32484:	ldrb	r2, [ip, #12]
   32488:	strb	r2, [sl, #-4]
   3248c:	b	322b0 <fputs@plt+0x211e8>
   32490:	ldr	r3, [sp, #40]	; 0x28
   32494:	mov	r1, r4
   32498:	ldr	r0, [r3]
   3249c:	bl	1d524 <fputs@plt+0xc45c>
   324a0:	b	3224c <fputs@plt+0x21184>
   324a4:	mov	r2, #0
   324a8:	mov	r3, #0
   324ac:	mov	r8, r5
   324b0:	strd	r2, [sp, #48]	; 0x30
   324b4:	b	323ac <fputs@plt+0x212e4>
   324b8:	ldr	r3, [r4, #4]
   324bc:	mov	r1, #48	; 0x30
   324c0:	mla	r3, sl, lr, r3
   324c4:	add	lr, lr, #1
   324c8:	ldr	r2, [r3, #8]
   324cc:	ldr	r3, [sp, #44]	; 0x2c
   324d0:	ldr	r3, [r3, #20]
   324d4:	mla	r3, r1, r2, r3
   324d8:	ldrd	r0, [sp, #56]	; 0x38
   324dc:	ldrd	r2, [r3, #32]
   324e0:	and	r0, r0, r2
   324e4:	and	r1, r1, r3
   324e8:	mov	r2, r0
   324ec:	mov	r3, r1
   324f0:	ldrd	r0, [sp, #64]	; 0x40
   324f4:	cmp	r1, r3
   324f8:	cmpeq	r0, r2
   324fc:	ldrd	r0, [sp, #32]
   32500:	movcc	ip, #1
   32504:	movcs	ip, #0
   32508:	cmp	r1, r3
   3250c:	cmpeq	r0, r2
   32510:	movls	ip, #0
   32514:	andhi	ip, ip, #1
   32518:	cmp	ip, #0
   3251c:	moveq	r2, r0
   32520:	moveq	r3, r1
   32524:	cmp	lr, fp
   32528:	strd	r2, [sp, #32]
   3252c:	bne	324b8 <fputs@plt+0x213f0>
   32530:	ldrd	r2, [sp, #32]
   32534:	mvn	r1, #0
   32538:	mvn	r0, #0
   3253c:	cmp	r3, r1
   32540:	cmpeq	r2, r0
   32544:	beq	325ec <fputs@plt+0x21524>
   32548:	ldrd	r0, [sp, #72]	; 0x48
   3254c:	cmp	r3, r1
   32550:	cmpeq	r2, r0
   32554:	mov	r1, r3
   32558:	mov	r0, r2
   3255c:	ldrd	r2, [sp, #48]	; 0x30
   32560:	moveq	ip, #1
   32564:	movne	ip, #0
   32568:	cmp	r1, r3
   3256c:	cmpeq	r0, r2
   32570:	movne	r3, ip
   32574:	orreq	r3, ip, #1
   32578:	cmp	r3, #0
   3257c:	bne	325e0 <fputs@plt+0x21518>
   32580:	add	r2, sp, #84	; 0x54
   32584:	str	r2, [sp, #16]
   32588:	str	r3, [sp, #8]
   3258c:	mov	r2, r0
   32590:	mov	r3, r1
   32594:	ldrd	r0, [sp, #24]
   32598:	str	r4, [sp, #12]
   3259c:	orr	r3, r3, r1
   325a0:	orr	r2, r2, r0
   325a4:	strd	r2, [sp]
   325a8:	mov	r2, r0
   325ac:	mov	r3, r1
   325b0:	mov	r0, r7
   325b4:	bl	31cf4 <fputs@plt+0x20c2c>
   325b8:	ldrd	r2, [r6]
   325bc:	mov	r5, r0
   325c0:	ldrd	r0, [sp, #24]
   325c4:	cmp	r1, r3
   325c8:	cmpeq	r0, r2
   325cc:	bne	325e0 <fputs@plt+0x21518>
   325d0:	ldr	r3, [sp, #84]	; 0x54
   325d4:	mov	r8, #1
   325d8:	cmp	r3, #0
   325dc:	moveq	r9, #1
   325e0:	ldrd	r2, [sp, #32]
   325e4:	strd	r2, [sp, #64]	; 0x40
   325e8:	b	323c0 <fputs@plt+0x212f8>
   325ec:	orrs	r8, r8, r5
   325f0:	bne	32624 <fputs@plt+0x2155c>
   325f4:	add	r3, sp, #84	; 0x54
   325f8:	str	r3, [sp, #16]
   325fc:	ldrd	r2, [sp, #24]
   32600:	str	r4, [sp, #12]
   32604:	str	r8, [sp, #8]
   32608:	strd	r2, [sp]
   3260c:	mov	r0, r7
   32610:	bl	31cf4 <fputs@plt+0x20c2c>
   32614:	ldr	r3, [sp, #84]	; 0x54
   32618:	cmp	r3, #0
   3261c:	moveq	r9, #1
   32620:	mov	r5, r0
   32624:	orrs	r3, r5, r9
   32628:	bne	32654 <fputs@plt+0x2158c>
   3262c:	add	r3, sp, #84	; 0x54
   32630:	str	r3, [sp, #16]
   32634:	mov	r3, #1
   32638:	str	r3, [sp, #8]
   3263c:	ldrd	r2, [sp, #24]
   32640:	str	r4, [sp, #12]
   32644:	mov	r0, r7
   32648:	strd	r2, [sp]
   3264c:	bl	31cf4 <fputs@plt+0x20c2c>
   32650:	mov	r5, r0
   32654:	ldr	r3, [r4, #28]
   32658:	cmp	r3, #0
   3265c:	beq	32668 <fputs@plt+0x215a0>
   32660:	ldr	r0, [r4, #24]
   32664:	bl	1a014 <fputs@plt+0x8f4c>
   32668:	ldr	r3, [sp, #40]	; 0x28
   3266c:	mov	r1, r4
   32670:	ldr	r0, [r3]
   32674:	bl	1d524 <fputs@plt+0xc45c>
   32678:	b	32250 <fputs@plt+0x21188>
   3267c:	andeq	r6, r7, r8, ror sl
   32680:	ldr	r3, [r1, #48]	; 0x30
   32684:	cmp	r3, #0
   32688:	bxeq	lr
   3268c:	mov	r2, #0
   32690:	mov	r3, r1
   32694:	mov	ip, r2
   32698:	str	ip, [r3, #52]	; 0x34
   3269c:	ldr	ip, [r3, #8]
   326a0:	add	r2, r2, #1
   326a4:	orr	ip, ip, #128	; 0x80
   326a8:	str	ip, [r3, #8]
   326ac:	mov	ip, r3
   326b0:	ldr	r3, [r3, #48]	; 0x30
   326b4:	cmp	r3, #0
   326b8:	bne	32698 <fputs@plt+0x215d0>
   326bc:	ldr	r3, [r1, #8]
   326c0:	tst	r3, #512	; 0x200
   326c4:	bxne	lr
   326c8:	ldr	r3, [r0]
   326cc:	ldr	r3, [r3, #108]	; 0x6c
   326d0:	cmp	r2, r3
   326d4:	cmpgt	r3, #0
   326d8:	bxle	lr
   326dc:	ldr	r1, [pc]	; 326e4 <fputs@plt+0x2161c>
   326e0:	b	30e04 <fputs@plt+0x1fd3c>
   326e4:	andeq	r6, r7, r6, lsl #21
   326e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   326ec:	mov	r6, #0
   326f0:	sub	sp, sp, #36	; 0x24
   326f4:	mov	r9, r0
   326f8:	mov	sl, r1
   326fc:	mov	fp, r2
   32700:	mov	r8, r3
   32704:	mov	r4, r6
   32708:	str	r1, [sp, #20]
   3270c:	str	r2, [sp, #24]
   32710:	str	r3, [sp, #28]
   32714:	add	r3, sp, #20
   32718:	ldr	r3, [r3, r6, lsl #2]
   3271c:	cmp	r3, #0
   32720:	beq	32794 <fputs@plt+0x216cc>
   32724:	ldr	r2, [r3, #4]
   32728:	mov	r5, #0
   3272c:	str	r2, [sp, #8]
   32730:	ldr	r2, [pc, #220]	; 32814 <fputs@plt+0x2174c>
   32734:	add	r7, r5, r5, lsl #1
   32738:	add	r2, r2, r7
   3273c:	ldr	r1, [sp, #8]
   32740:	ldrb	r2, [r2, #1]
   32744:	cmp	r1, r2
   32748:	bne	327dc <fputs@plt+0x21714>
   3274c:	ldr	r2, [pc, #192]	; 32814 <fputs@plt+0x2174c>
   32750:	ldr	r0, [pc, #192]	; 32818 <fputs@plt+0x21750>
   32754:	str	r3, [sp, #12]
   32758:	ldrb	r1, [r7, r2]
   3275c:	ldr	r2, [sp, #8]
   32760:	add	r1, r0, r1
   32764:	ldr	r0, [r3]
   32768:	bl	24e58 <fputs@plt+0x13d90>
   3276c:	ldr	r3, [sp, #12]
   32770:	cmp	r0, #0
   32774:	bne	327dc <fputs@plt+0x21714>
   32778:	ldr	r3, [pc, #156]	; 3281c <fputs@plt+0x21754>
   3277c:	add	r6, r6, #1
   32780:	add	r7, r3, r7
   32784:	cmp	r6, #3
   32788:	ldrb	r3, [r7, #3518]	; 0xdbe
   3278c:	orr	r4, r4, r3
   32790:	bne	32714 <fputs@plt+0x2164c>
   32794:	and	r3, r4, #33	; 0x21
   32798:	cmp	r3, #33	; 0x21
   3279c:	beq	327a8 <fputs@plt+0x216e0>
   327a0:	tst	r4, #64	; 0x40
   327a4:	beq	327f0 <fputs@plt+0x21728>
   327a8:	ldr	r3, [pc, #112]	; 32820 <fputs@plt+0x21758>
   327ac:	mov	r2, sl
   327b0:	cmp	r8, #0
   327b4:	addeq	r3, r3, #1
   327b8:	ldr	r1, [pc, #100]	; 32824 <fputs@plt+0x2175c>
   327bc:	stm	sp, {r3, r8}
   327c0:	mov	r0, r9
   327c4:	mov	r3, fp
   327c8:	bl	30e04 <fputs@plt+0x1fd3c>
   327cc:	mov	r4, #1
   327d0:	mov	r0, r4
   327d4:	add	sp, sp, #36	; 0x24
   327d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   327dc:	add	r5, r5, #1
   327e0:	cmp	r5, #7
   327e4:	bne	32730 <fputs@plt+0x21668>
   327e8:	orr	r4, r4, #64	; 0x40
   327ec:	b	32794 <fputs@plt+0x216cc>
   327f0:	tst	r4, #32
   327f4:	beq	327d0 <fputs@plt+0x21708>
   327f8:	and	r3, r4, #24
   327fc:	cmp	r3, #8
   32800:	beq	327d0 <fputs@plt+0x21708>
   32804:	ldr	r1, [pc, #28]	; 32828 <fputs@plt+0x21760>
   32808:	mov	r0, r9
   3280c:	bl	30e04 <fputs@plt+0x1fd3c>
   32810:	b	327cc <fputs@plt+0x21704>
   32814:	andeq	r3, r7, r4, ror r8
   32818:	andeq	r3, r7, r9, lsl #17
   3281c:			; <UNDEFINED> instruction: 0x00072ab8
   32820:	andeq	r9, r7, r5, ror r6
   32824:	andeq	r6, r7, r8, lsr #21
   32828:	ldrdeq	r6, [r7], -r4
   3282c:	push	{r4, r5, r6, lr}
   32830:	mov	r4, r0
   32834:	ldrb	r6, [r1, #42]	; 0x2a
   32838:	mov	r5, r1
   3283c:	tst	r6, #16
   32840:	beq	32864 <fputs@plt+0x2179c>
   32844:	ldr	r1, [r1, #56]	; 0x38
   32848:	ldr	r0, [r0]
   3284c:	bl	1bfe0 <fputs@plt+0xaf18>
   32850:	ldr	r3, [r0, #4]
   32854:	ldr	r3, [r3]
   32858:	ldr	r3, [r3, #52]	; 0x34
   3285c:	cmp	r3, #0
   32860:	beq	32888 <fputs@plt+0x217c0>
   32864:	tst	r6, #1
   32868:	beq	328a4 <fputs@plt+0x217dc>
   3286c:	ldr	r3, [r4]
   32870:	ldr	r3, [r3, #24]
   32874:	tst	r3, #2048	; 0x800
   32878:	bne	328a4 <fputs@plt+0x217dc>
   3287c:	ldrb	r3, [r4, #18]
   32880:	cmp	r3, #0
   32884:	bne	328a4 <fputs@plt+0x217dc>
   32888:	ldr	r2, [r5]
   3288c:	ldr	r1, [pc, #52]	; 328c8 <fputs@plt+0x21800>
   32890:	mov	r0, r4
   32894:	bl	30e04 <fputs@plt+0x1fd3c>
   32898:	mov	r2, #1
   3289c:	mov	r0, r2
   328a0:	pop	{r4, r5, r6, pc}
   328a4:	cmp	r2, #0
   328a8:	movne	r2, #0
   328ac:	bne	3289c <fputs@plt+0x217d4>
   328b0:	ldr	r3, [r5, #12]
   328b4:	cmp	r3, #0
   328b8:	beq	3289c <fputs@plt+0x217d4>
   328bc:	ldr	r2, [r5]
   328c0:	ldr	r1, [pc, #4]	; 328cc <fputs@plt+0x21804>
   328c4:	b	32890 <fputs@plt+0x217c8>
   328c8:	andeq	r6, r7, fp, lsl #22
   328cc:	andeq	r6, r7, r8, lsr #22
   328d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   328d4:	sub	sp, sp, #20
   328d8:	ldr	r7, [r2, #20]
   328dc:	str	r3, [sp, #4]
   328e0:	ldr	r3, [r2, #40]	; 0x28
   328e4:	cmp	r7, #1
   328e8:	mov	sl, r0
   328ec:	mov	fp, r1
   328f0:	mov	r5, r2
   328f4:	ldr	r6, [sp, #56]	; 0x38
   328f8:	str	r3, [sp]
   328fc:	bne	32974 <fputs@plt+0x218ac>
   32900:	ldrsh	r3, [r1, #32]
   32904:	cmp	r3, #0
   32908:	blt	32930 <fputs@plt+0x21868>
   3290c:	ldr	r2, [sp]
   32910:	cmp	r2, #0
   32914:	beq	329fc <fputs@plt+0x21934>
   32918:	ldr	r2, [r1, #4]
   3291c:	ldr	r1, [sp]
   32920:	ldr	r0, [r2, r3, lsl #4]
   32924:	bl	1407c <fputs@plt+0x2fb4>
   32928:	cmp	r0, #0
   3292c:	beq	3299c <fputs@plt+0x218d4>
   32930:	mov	r4, #0
   32934:	ldr	r6, [fp, #8]
   32938:	cmp	r6, #0
   3293c:	bne	329ac <fputs@plt+0x218e4>
   32940:	ldrb	r3, [sl, #442]	; 0x1ba
   32944:	cmp	r3, #0
   32948:	bne	32964 <fputs@plt+0x2189c>
   3294c:	ldr	r2, [r5]
   32950:	ldr	r3, [r5, #8]
   32954:	ldr	r1, [pc, #380]	; 32ad8 <fputs@plt+0x21a10>
   32958:	ldr	r2, [r2]
   3295c:	mov	r0, sl
   32960:	bl	30e04 <fputs@plt+0x1fd3c>
   32964:	mov	r1, r4
   32968:	ldr	r0, [sl]
   3296c:	bl	1d524 <fputs@plt+0xc45c>
   32970:	b	32998 <fputs@plt+0x218d0>
   32974:	cmp	r6, #0
   32978:	beq	329a4 <fputs@plt+0x218dc>
   3297c:	lsl	r2, r7, #2
   32980:	mov	r3, #0
   32984:	ldr	r0, [r0]
   32988:	bl	1ed14 <fputs@plt+0xdc4c>
   3298c:	subs	r4, r0, #0
   32990:	strne	r4, [r6]
   32994:	bne	32934 <fputs@plt+0x2186c>
   32998:	mov	r0, #1
   3299c:	add	sp, sp, #20
   329a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   329a4:	mov	r4, r6
   329a8:	b	32934 <fputs@plt+0x2186c>
   329ac:	ldrh	r3, [r6, #50]	; 0x32
   329b0:	cmp	r7, r3
   329b4:	bne	32ad0 <fputs@plt+0x21a08>
   329b8:	ldrb	r3, [r6, #54]	; 0x36
   329bc:	cmp	r3, #0
   329c0:	beq	32ad0 <fputs@plt+0x21a08>
   329c4:	ldr	r3, [sp]
   329c8:	cmp	r3, #0
   329cc:	movne	r8, #0
   329d0:	bne	32ab4 <fputs@plt+0x219ec>
   329d4:	ldrb	r3, [r6, #55]	; 0x37
   329d8:	and	r3, r3, #3
   329dc:	cmp	r3, #2
   329e0:	bne	32ad0 <fputs@plt+0x21a08>
   329e4:	cmp	r4, #0
   329e8:	addne	r5, r5, #36	; 0x24
   329ec:	addne	r7, r4, r7, lsl #2
   329f0:	bne	32a0c <fputs@plt+0x21944>
   329f4:	ldr	r3, [sp, #4]
   329f8:	str	r6, [r3]
   329fc:	mov	r0, #0
   32a00:	b	3299c <fputs@plt+0x218d4>
   32a04:	ldr	r3, [r5, #-8]
   32a08:	str	r3, [r4], #4
   32a0c:	cmp	r4, r7
   32a10:	add	r5, r5, #8
   32a14:	bne	32a04 <fputs@plt+0x2193c>
   32a18:	b	329f4 <fputs@plt+0x2192c>
   32a1c:	ldr	r2, [r6, #4]
   32a20:	lsl	r3, r8, #1
   32a24:	ldrsh	r3, [r2, r3]
   32a28:	cmp	r3, #0
   32a2c:	blt	32ad0 <fputs@plt+0x21a08>
   32a30:	ldr	r2, [fp, #4]
   32a34:	ldr	r0, [r6, #32]
   32a38:	add	r1, r2, r3, lsl #4
   32a3c:	str	r3, [sp, #12]
   32a40:	ldr	r1, [r1, #8]
   32a44:	ldr	r3, [pc, #144]	; 32adc <fputs@plt+0x21a14>
   32a48:	cmp	r1, #0
   32a4c:	moveq	r1, r3
   32a50:	ldr	r0, [r0, r8, lsl #2]
   32a54:	str	r2, [sp, #8]
   32a58:	bl	1407c <fputs@plt+0x2fb4>
   32a5c:	subs	r9, r0, #0
   32a60:	bne	32ad0 <fputs@plt+0x21a08>
   32a64:	ldr	r3, [sp, #12]
   32a68:	ldr	r2, [sp, #8]
   32a6c:	ldr	r2, [r2, r3, lsl #4]
   32a70:	mov	r3, r5
   32a74:	mov	r1, r2
   32a78:	ldr	r0, [r3, #40]	; 0x28
   32a7c:	str	r2, [sp, #12]
   32a80:	str	r3, [sp, #8]
   32a84:	bl	1407c <fputs@plt+0x2fb4>
   32a88:	ldr	r3, [sp, #8]
   32a8c:	ldr	r2, [sp, #12]
   32a90:	cmp	r0, #0
   32a94:	bne	32ac0 <fputs@plt+0x219f8>
   32a98:	cmp	r4, #0
   32a9c:	addne	r3, r5, r9, lsl #3
   32aa0:	ldrne	r3, [r3, #36]	; 0x24
   32aa4:	strne	r3, [r4, r8, lsl #2]
   32aa8:	cmp	r7, r9
   32aac:	beq	32ad0 <fputs@plt+0x21a08>
   32ab0:	add	r8, r8, #1
   32ab4:	cmp	r8, r7
   32ab8:	bne	32a1c <fputs@plt+0x21954>
   32abc:	b	329f4 <fputs@plt+0x2192c>
   32ac0:	add	r9, r9, #1
   32ac4:	cmp	r7, r9
   32ac8:	add	r3, r3, #8
   32acc:	bne	32a74 <fputs@plt+0x219ac>
   32ad0:	ldr	r6, [r6, #20]
   32ad4:	b	32938 <fputs@plt+0x21870>
   32ad8:	andeq	r6, r7, lr, asr #22
   32adc:	andeq	r3, r7, fp, lsr #17
   32ae0:	ldr	r3, [r1, #16]
   32ae4:	push	{r4, r5, r6, r7, r8, r9, lr}
   32ae8:	mov	r8, r0
   32aec:	sub	sp, sp, #20
   32af0:	mov	r7, r1
   32af4:	mov	r5, #0
   32af8:	mvn	lr, #0
   32afc:	mov	r4, #1
   32b00:	cmp	r3, #0
   32b04:	beq	32b44 <fputs@plt+0x21a7c>
   32b08:	ldr	ip, [r3, #20]
   32b0c:	mov	r0, r3
   32b10:	mov	r1, #0
   32b14:	b	32b34 <fputs@plt+0x21a6c>
   32b18:	ldr	r2, [r0, #36]	; 0x24
   32b1c:	add	r1, r1, #1
   32b20:	cmp	r2, #31
   32b24:	lslle	r2, r4, r2
   32b28:	movgt	r2, lr
   32b2c:	orr	r5, r5, r2
   32b30:	add	r0, r0, #8
   32b34:	cmp	r1, ip
   32b38:	blt	32b18 <fputs@plt+0x21a50>
   32b3c:	ldr	r3, [r3, #4]
   32b40:	b	32b00 <fputs@plt+0x21a38>
   32b44:	mov	r0, r7
   32b48:	bl	173a8 <fputs@plt+0x62e0>
   32b4c:	mvn	r9, #0
   32b50:	mov	r6, r0
   32b54:	cmp	r6, #0
   32b58:	bne	32b68 <fputs@plt+0x21aa0>
   32b5c:	mov	r0, r5
   32b60:	add	sp, sp, #20
   32b64:	pop	{r4, r5, r6, r7, r8, r9, pc}
   32b68:	mov	r4, #0
   32b6c:	add	r3, sp, #12
   32b70:	mov	r1, r7
   32b74:	str	r4, [sp]
   32b78:	mov	r2, r6
   32b7c:	mov	r0, r8
   32b80:	str	r4, [sp, #12]
   32b84:	bl	328d0 <fputs@plt+0x21808>
   32b88:	ldr	r1, [sp, #12]
   32b8c:	cmp	r1, r4
   32b90:	movne	r3, r4
   32b94:	ldrhne	r0, [r1, #50]	; 0x32
   32b98:	movne	ip, #1
   32b9c:	bne	32bc8 <fputs@plt+0x21b00>
   32ba0:	ldr	r6, [r6, #12]
   32ba4:	b	32b54 <fputs@plt+0x21a8c>
   32ba8:	ldr	lr, [r1, #4]
   32bac:	lsl	r2, r3, #1
   32bb0:	add	r3, r3, #1
   32bb4:	ldrsh	r2, [lr, r2]
   32bb8:	cmp	r2, #31
   32bbc:	lslle	r2, ip, r2
   32bc0:	movgt	r2, r9
   32bc4:	orr	r5, r5, r2
   32bc8:	cmp	r3, r0
   32bcc:	blt	32ba8 <fputs@plt+0x21ae0>
   32bd0:	b	32ba0 <fputs@plt+0x21ad8>
   32bd4:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   32bd8:	subs	r5, r2, #0
   32bdc:	mov	r8, r0
   32be0:	mov	r6, r1
   32be4:	mov	r7, r3
   32be8:	ldr	r4, [r0]
   32bec:	bne	32ca4 <fputs@plt+0x21bdc>
   32bf0:	mov	r3, r5
   32bf4:	mov	r2, r7
   32bf8:	mov	r0, r4
   32bfc:	bl	1fa80 <fputs@plt+0xe9b8>
   32c00:	subs	r5, r0, #0
   32c04:	bne	32ca4 <fputs@plt+0x21bdc>
   32c08:	ldr	r3, [r4, #228]	; 0xe4
   32c0c:	cmp	r3, #0
   32c10:	bne	32d0c <fputs@plt+0x21c44>
   32c14:	ldr	r3, [r4, #232]	; 0xe8
   32c18:	cmp	r3, #0
   32c1c:	beq	32c6c <fputs@plt+0x21ba4>
   32c20:	mov	r0, r4
   32c24:	bl	1fa00 <fputs@plt+0xe938>
   32c28:	mov	r3, #0
   32c2c:	mov	r2, #1
   32c30:	mov	r1, r7
   32c34:	mov	r5, r0
   32c38:	bl	27940 <fputs@plt+0x16878>
   32c3c:	mov	r1, #2
   32c40:	mov	r0, r5
   32c44:	bl	2b288 <fputs@plt+0x1a1c0>
   32c48:	subs	r3, r0, #0
   32c4c:	beq	32c64 <fputs@plt+0x21b9c>
   32c50:	ldr	r9, [r4, #232]	; 0xe8
   32c54:	ldrb	r2, [r4, #66]	; 0x42
   32c58:	mov	r1, r4
   32c5c:	ldr	r0, [r4, #236]	; 0xec
   32c60:	blx	r9
   32c64:	mov	r0, r5
   32c68:	bl	23cfc <fputs@plt+0x12c34>
   32c6c:	mov	r3, #0
   32c70:	mov	r2, r7
   32c74:	mov	r1, r6
   32c78:	mov	r0, r4
   32c7c:	bl	1fa80 <fputs@plt+0xe9b8>
   32c80:	subs	r5, r0, #0
   32c84:	bne	32cb0 <fputs@plt+0x21be8>
   32c88:	mov	r2, r7
   32c8c:	ldr	r1, [pc, #196]	; 32d58 <fputs@plt+0x21c90>
   32c90:	mov	r0, r8
   32c94:	bl	30e04 <fputs@plt+0x1fd3c>
   32c98:	mov	r5, #0
   32c9c:	mov	r0, r5
   32ca0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   32ca4:	ldr	r3, [r5, #12]
   32ca8:	cmp	r3, #0
   32cac:	beq	32c08 <fputs@plt+0x21b40>
   32cb0:	ldr	r6, [r5, #12]
   32cb4:	cmp	r6, #0
   32cb8:	bne	32c9c <fputs@plt+0x21bd4>
   32cbc:	ldr	r9, [r5]
   32cc0:	ldr	sl, [pc, #148]	; 32d5c <fputs@plt+0x21c94>
   32cc4:	mov	fp, r6
   32cc8:	mov	r3, fp
   32ccc:	mov	r2, r9
   32cd0:	ldrb	r1, [sl, r6]
   32cd4:	mov	r0, r4
   32cd8:	bl	1fa80 <fputs@plt+0xe9b8>
   32cdc:	ldr	r3, [r0, #12]
   32ce0:	cmp	r3, #0
   32ce4:	beq	32d48 <fputs@plt+0x21c80>
   32ce8:	mov	r3, r5
   32cec:	add	r2, r0, #20
   32cf0:	ldr	r1, [r0], #4
   32cf4:	cmp	r0, r2
   32cf8:	str	r1, [r3], #4
   32cfc:	bne	32cf0 <fputs@plt+0x21c28>
   32d00:	mov	r3, #0
   32d04:	str	r3, [r5, #16]
   32d08:	b	32c9c <fputs@plt+0x21bd4>
   32d0c:	mov	r1, r7
   32d10:	mov	r0, r4
   32d14:	bl	201a4 <fputs@plt+0xf0dc>
   32d18:	subs	r5, r0, #0
   32d1c:	beq	32c6c <fputs@plt+0x21ba4>
   32d20:	mov	r1, r4
   32d24:	ldr	r0, [r4, #236]	; 0xec
   32d28:	ldr	r9, [r4, #228]	; 0xe4
   32d2c:	mov	r3, r5
   32d30:	mov	r2, r6
   32d34:	blx	r9
   32d38:	mov	r1, r5
   32d3c:	mov	r0, r4
   32d40:	bl	1d524 <fputs@plt+0xc45c>
   32d44:	b	32c14 <fputs@plt+0x21b4c>
   32d48:	add	r6, r6, #1
   32d4c:	cmp	r6, #3
   32d50:	bne	32cc8 <fputs@plt+0x21c00>
   32d54:	b	32c88 <fputs@plt+0x21bc0>
   32d58:	muleq	r7, r7, fp
   32d5c:			; <UNDEFINED> instruction: 0x000738b2
   32d60:	push	{r4, r5, r6, r7, r8, lr}
   32d64:	mov	r4, r0
   32d68:	ldr	r0, [r0]
   32d6c:	mov	r2, r1
   32d70:	mov	r6, r1
   32d74:	ldrb	r7, [r0, #149]	; 0x95
   32d78:	ldrb	r5, [r0, #66]	; 0x42
   32d7c:	mov	r3, r7
   32d80:	mov	r1, r5
   32d84:	bl	1fa80 <fputs@plt+0xe9b8>
   32d88:	cmp	r7, #0
   32d8c:	popne	{r4, r5, r6, r7, r8, pc}
   32d90:	cmp	r0, #0
   32d94:	beq	32da4 <fputs@plt+0x21cdc>
   32d98:	ldr	r3, [r0, #12]
   32d9c:	cmp	r3, #0
   32da0:	popne	{r4, r5, r6, r7, r8, pc}
   32da4:	mov	r3, r6
   32da8:	mov	r2, r0
   32dac:	mov	r1, r5
   32db0:	mov	r0, r4
   32db4:	pop	{r4, r5, r6, r7, r8, lr}
   32db8:	b	32bd4 <fputs@plt+0x21b0c>
   32dbc:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   32dc0:	ldr	r5, [r0, #68]	; 0x44
   32dc4:	ldrh	r8, [r1, #52]	; 0x34
   32dc8:	cmp	r5, #0
   32dcc:	beq	32ddc <fputs@plt+0x21d14>
   32dd0:	mov	r4, #0
   32dd4:	mov	r0, r4
   32dd8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   32ddc:	ldrb	r3, [r1, #55]	; 0x37
   32de0:	mov	r7, r1
   32de4:	mov	r6, r0
   32de8:	tst	r3, #8
   32dec:	moveq	r2, r5
   32df0:	ldrhne	r1, [r1, #50]	; 0x32
   32df4:	moveq	r1, r8
   32df8:	ldr	r0, [r0]
   32dfc:	subne	r2, r8, r1
   32e00:	bl	20da8 <fputs@plt+0xfce0>
   32e04:	cmp	r0, #0
   32e08:	mov	r4, r0
   32e0c:	beq	32dd0 <fputs@plt+0x21d08>
   32e10:	ldr	sl, [pc, #92]	; 32e74 <fputs@plt+0x21dac>
   32e14:	add	r9, r0, #20
   32e18:	mov	fp, #0
   32e1c:	cmp	r5, r8
   32e20:	blt	32e3c <fputs@plt+0x21d74>
   32e24:	ldr	r3, [r6, #68]	; 0x44
   32e28:	cmp	r3, #0
   32e2c:	beq	32dd4 <fputs@plt+0x21d0c>
   32e30:	mov	r0, r4
   32e34:	bl	1d7e0 <fputs@plt+0xc718>
   32e38:	b	32dd0 <fputs@plt+0x21d08>
   32e3c:	ldr	r3, [r7, #32]
   32e40:	ldr	r1, [r3, r5, lsl #2]
   32e44:	cmp	r1, sl
   32e48:	moveq	r0, fp
   32e4c:	beq	32e58 <fputs@plt+0x21d90>
   32e50:	mov	r0, r6
   32e54:	bl	32d60 <fputs@plt+0x21c98>
   32e58:	ldr	r3, [r7, #28]
   32e5c:	str	r0, [r9], #4
   32e60:	ldrb	r2, [r3, r5]
   32e64:	ldr	r3, [r4, #16]
   32e68:	strb	r2, [r3, r5]
   32e6c:	add	r5, r5, #1
   32e70:	b	32e1c <fputs@plt+0x21d54>
   32e74:	andeq	r3, r7, fp, lsr #17
   32e78:	push	{r4, lr}
   32e7c:	ldr	r4, [r0, #8]
   32e80:	bl	32dbc <fputs@plt+0x21cf4>
   32e84:	mvn	r3, #5
   32e88:	mvn	r1, #0
   32e8c:	mov	r2, r0
   32e90:	mov	r0, r4
   32e94:	pop	{r4, lr}
   32e98:	b	24948 <fputs@plt+0x13880>
   32e9c:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   32ea0:	mov	r4, r3
   32ea4:	mov	r6, r2
   32ea8:	mov	r7, r0
   32eac:	mov	r9, r1
   32eb0:	ldr	r5, [sp, #40]	; 0x28
   32eb4:	bl	283d4 <fputs@plt+0x1730c>
   32eb8:	ldr	r3, [r4]
   32ebc:	mov	r1, r6
   32ec0:	str	r3, [sp]
   32ec4:	sub	r3, r5, #55	; 0x37
   32ec8:	ldr	r2, [r4, #28]
   32ecc:	clz	r3, r3
   32ed0:	lsr	r3, r3, #5
   32ed4:	mov	r8, r0
   32ed8:	mov	r0, r7
   32edc:	bl	28170 <fputs@plt+0x170a8>
   32ee0:	ldrb	r3, [r4, #42]	; 0x2a
   32ee4:	tst	r3, #32
   32ee8:	bne	32f14 <fputs@plt+0x21e4c>
   32eec:	ldrsh	r3, [r4, #34]	; 0x22
   32ef0:	mov	r2, r9
   32ef4:	str	r6, [sp]
   32ef8:	str	r3, [sp, #4]
   32efc:	mov	r1, r5
   32f00:	ldr	r3, [r4, #28]
   32f04:	mov	r0, r8
   32f08:	bl	2842c <fputs@plt+0x17364>
   32f0c:	add	sp, sp, #12
   32f10:	pop	{r4, r5, r6, r7, r8, r9, pc}
   32f14:	ldr	r0, [r4, #8]
   32f18:	bl	1be1c <fputs@plt+0xad54>
   32f1c:	str	r6, [sp]
   32f20:	mov	r1, r5
   32f24:	mov	r2, r9
   32f28:	mov	r4, r0
   32f2c:	ldr	r3, [r0, #44]	; 0x2c
   32f30:	mov	r0, r8
   32f34:	bl	28344 <fputs@plt+0x1727c>
   32f38:	mov	r1, r4
   32f3c:	mov	r0, r7
   32f40:	add	sp, sp, #12
   32f44:	pop	{r4, r5, r6, r7, r8, r9, lr}
   32f48:	b	32e78 <fputs@plt+0x21db0>
   32f4c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   32f50:	sub	sp, sp, #20
   32f54:	ldrb	ip, [r1, #42]	; 0x2a
   32f58:	ldr	r7, [sp, #56]	; 0x38
   32f5c:	ldr	r8, [sp, #68]	; 0x44
   32f60:	tst	ip, #16
   32f64:	movne	r0, #0
   32f68:	bne	33018 <fputs@plt+0x21f50>
   32f6c:	mov	r4, r0
   32f70:	mov	r5, r1
   32f74:	ldr	r0, [r0]
   32f78:	ldr	r1, [r1, #64]	; 0x40
   32f7c:	str	r3, [sp, #12]
   32f80:	mov	r9, r2
   32f84:	bl	17478 <fputs@plt+0x63b0>
   32f88:	mov	fp, r0
   32f8c:	mov	r0, r4
   32f90:	bl	283d4 <fputs@plt+0x1730c>
   32f94:	cmp	r7, #0
   32f98:	ldr	r3, [sp, #64]	; 0x40
   32f9c:	ldrlt	r7, [r4, #72]	; 0x48
   32fa0:	cmp	r3, #0
   32fa4:	strne	r7, [r3]
   32fa8:	ldrb	r3, [r5, #42]	; 0x2a
   32fac:	add	r6, r7, #1
   32fb0:	tst	r3, #32
   32fb4:	str	r0, [sp, #8]
   32fb8:	bne	33020 <fputs@plt+0x21f58>
   32fbc:	ldr	r3, [sp, #60]	; 0x3c
   32fc0:	cmp	r3, #0
   32fc4:	beq	32fd4 <fputs@plt+0x21f0c>
   32fc8:	ldrb	r3, [r3]
   32fcc:	cmp	r3, #0
   32fd0:	beq	33020 <fputs@plt+0x21f58>
   32fd4:	str	r9, [sp]
   32fd8:	mov	r3, r5
   32fdc:	mov	r2, fp
   32fe0:	mov	r1, r7
   32fe4:	mov	r0, r4
   32fe8:	bl	32e9c <fputs@plt+0x21dd4>
   32fec:	cmp	r8, #0
   32ff0:	strne	r6, [r8]
   32ff4:	ldr	r6, [r5, #8]
   32ff8:	mov	r8, #1
   32ffc:	cmp	r6, #0
   33000:	sub	r0, r8, #1
   33004:	add	sl, r7, r8
   33008:	bne	33048 <fputs@plt+0x21f80>
   3300c:	ldr	r3, [r4, #72]	; 0x48
   33010:	cmp	r3, sl
   33014:	strlt	sl, [r4, #72]	; 0x48
   33018:	add	sp, sp, #20
   3301c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   33020:	ldr	r3, [r5]
   33024:	mov	r1, fp
   33028:	str	r3, [sp]
   3302c:	mov	r0, r4
   33030:	sub	r3, r9, #55	; 0x37
   33034:	ldr	r2, [r5, #28]
   33038:	clz	r3, r3
   3303c:	lsr	r3, r3, #5
   33040:	bl	28170 <fputs@plt+0x170a8>
   33044:	b	32fec <fputs@plt+0x21f24>
   33048:	ldr	r3, [sp, #60]	; 0x3c
   3304c:	cmp	r3, #0
   33050:	beq	33060 <fputs@plt+0x21f98>
   33054:	ldrb	r3, [r3, r8]
   33058:	cmp	r3, #0
   3305c:	beq	33084 <fputs@plt+0x21fbc>
   33060:	str	fp, [sp]
   33064:	mov	r1, r9
   33068:	ldr	r3, [r6, #44]	; 0x2c
   3306c:	mov	r2, sl
   33070:	ldr	r0, [sp, #8]
   33074:	bl	28344 <fputs@plt+0x1727c>
   33078:	mov	r1, r6
   3307c:	mov	r0, r4
   33080:	bl	32e78 <fputs@plt+0x21db0>
   33084:	ldrb	r3, [r6, #55]	; 0x37
   33088:	and	r3, r3, #3
   3308c:	cmp	r3, #2
   33090:	bne	330b8 <fputs@plt+0x21ff0>
   33094:	ldrb	r3, [r5, #42]	; 0x2a
   33098:	tst	r3, #32
   3309c:	beq	330b8 <fputs@plt+0x21ff0>
   330a0:	ldr	r3, [sp, #64]	; 0x40
   330a4:	cmp	r3, #0
   330a8:	strne	sl, [r3]
   330ac:	ldr	r6, [r6, #20]
   330b0:	add	r8, r8, #1
   330b4:	b	32ffc <fputs@plt+0x21f34>
   330b8:	ldr	r1, [sp, #12]
   330bc:	ldr	r0, [sp, #8]
   330c0:	bl	1b1a0 <fputs@plt+0xa0d8>
   330c4:	b	330ac <fputs@plt+0x21fe4>
   330c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   330cc:	sub	sp, sp, #52	; 0x34
   330d0:	mov	r8, r3
   330d4:	ldr	r3, [sp, #92]	; 0x5c
   330d8:	mov	r5, r0
   330dc:	str	r3, [sp, #32]
   330e0:	ldr	r3, [sp, #96]	; 0x60
   330e4:	str	r1, [sp, #44]	; 0x2c
   330e8:	str	r3, [sp, #16]
   330ec:	ldr	r3, [sp, #100]	; 0x64
   330f0:	str	r2, [sp, #28]
   330f4:	str	r3, [sp, #24]
   330f8:	ldr	sl, [sp, #88]	; 0x58
   330fc:	ldr	r7, [sp, #104]	; 0x68
   33100:	bl	283d4 <fputs@plt+0x1730c>
   33104:	ldr	r3, [r5, #72]	; 0x48
   33108:	sub	r3, r3, #1
   3310c:	str	r3, [sp, #20]
   33110:	mov	r4, r0
   33114:	ldr	r0, [r0, #24]
   33118:	bl	2823c <fputs@plt+0x17174>
   3311c:	ldr	r3, [sp, #24]
   33120:	cmp	r3, #0
   33124:	mov	fp, r0
   33128:	bge	33140 <fputs@plt+0x22078>
   3312c:	mov	r3, r0
   33130:	ldrb	r2, [sl, #24]
   33134:	mov	r1, #136	; 0x88
   33138:	mov	r0, r4
   3313c:	bl	2883c <fputs@plt+0x17774>
   33140:	mov	r9, #0
   33144:	ldr	r6, [sl, #20]
   33148:	cmp	r9, r6
   3314c:	blt	332c0 <fputs@plt+0x221f8>
   33150:	cmp	r7, #0
   33154:	bne	3324c <fputs@plt+0x22184>
   33158:	cmp	r8, #0
   3315c:	bne	332ec <fputs@plt+0x22224>
   33160:	mov	r0, r5
   33164:	bl	168d0 <fputs@plt+0x5808>
   33168:	ldr	r3, [sp, #32]
   3316c:	ldr	r1, [sp, #16]
   33170:	ldr	r2, [r3]
   33174:	add	r2, r2, #1
   33178:	add	r2, r2, r1
   3317c:	mov	r1, #31
   33180:	mov	r3, r0
   33184:	mov	r6, r0
   33188:	mov	r0, r4
   3318c:	bl	2883c <fputs@plt+0x17774>
   33190:	mov	r3, r8
   33194:	mov	r2, r6
   33198:	mov	r1, #38	; 0x26
   3319c:	mov	r0, r4
   331a0:	bl	2883c <fputs@plt+0x17774>
   331a4:	ldr	r3, [sl]
   331a8:	ldr	r2, [sp, #28]
   331ac:	ldr	r1, [sp, #24]
   331b0:	cmp	r3, r2
   331b4:	cmpeq	r1, #1
   331b8:	mov	r7, r0
   331bc:	bne	331e4 <fputs@plt+0x2211c>
   331c0:	mov	r1, #79	; 0x4f
   331c4:	str	r6, [sp]
   331c8:	mov	r3, fp
   331cc:	ldr	r2, [sp, #16]
   331d0:	mov	r0, r4
   331d4:	bl	28344 <fputs@plt+0x1727c>
   331d8:	mov	r1, #144	; 0x90
   331dc:	mov	r0, r4
   331e0:	bl	1b1a0 <fputs@plt+0xa0d8>
   331e4:	mov	r3, #54	; 0x36
   331e8:	str	r3, [sp]
   331ec:	ldr	r2, [sp, #44]	; 0x2c
   331f0:	ldr	r3, [sp, #28]
   331f4:	ldr	r1, [sp, #20]
   331f8:	mov	r0, r5
   331fc:	bl	32e9c <fputs@plt+0x21dd4>
   33200:	mov	r3, #0
   33204:	ldr	r2, [sp, #20]
   33208:	mov	r1, #70	; 0x46
   3320c:	str	r6, [sp]
   33210:	mov	r0, r4
   33214:	bl	28344 <fputs@plt+0x1727c>
   33218:	mov	r1, fp
   3321c:	mov	r0, r4
   33220:	bl	289a4 <fputs@plt+0x178dc>
   33224:	ldr	r1, [r4, #32]
   33228:	mov	r0, r4
   3322c:	sub	r1, r1, #2
   33230:	bl	1d4a4 <fputs@plt+0xc3dc>
   33234:	mov	r1, r7
   33238:	mov	r0, r4
   3323c:	bl	1d4a4 <fputs@plt+0xc3dc>
   33240:	mov	r1, r6
   33244:	mov	r0, r5
   33248:	bl	1bdc4 <fputs@plt+0xacfc>
   3324c:	ldrb	r2, [sl, #24]
   33250:	cmp	r2, #0
   33254:	bne	33480 <fputs@plt+0x223b8>
   33258:	ldr	r3, [r5]
   3325c:	ldr	r3, [r3, #24]
   33260:	tst	r3, #16777216	; 0x1000000
   33264:	bne	33480 <fputs@plt+0x223b8>
   33268:	ldr	r3, [r5, #416]	; 0x1a0
   3326c:	cmp	r3, #0
   33270:	bne	33480 <fputs@plt+0x223b8>
   33274:	ldrb	r3, [r5, #20]
   33278:	cmp	r3, #0
   3327c:	bne	33480 <fputs@plt+0x223b8>
   33280:	mvn	r1, #1
   33284:	mov	r2, #4
   33288:	mov	r0, r5
   3328c:	stm	sp, {r1, r2}
   33290:	mov	r2, #2
   33294:	ldr	r1, [pc, #544]	; 334bc <fputs@plt+0x223f4>
   33298:	bl	284c4 <fputs@plt+0x173fc>
   3329c:	mov	r1, fp
   332a0:	mov	r0, r4
   332a4:	bl	16284 <fputs@plt+0x51bc>
   332a8:	ldr	r2, [sp, #20]
   332ac:	mov	r1, #61	; 0x3d
   332b0:	mov	r0, r4
   332b4:	add	sp, sp, #52	; 0x34
   332b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   332bc:	b	287d8 <fputs@plt+0x17710>
   332c0:	ldr	r3, [sp, #32]
   332c4:	mov	r1, #76	; 0x4c
   332c8:	mov	r0, r4
   332cc:	ldr	r2, [r3, r9, lsl #2]
   332d0:	ldr	r3, [sp, #16]
   332d4:	add	r9, r9, #1
   332d8:	add	r2, r3, r2
   332dc:	add	r2, r2, #1
   332e0:	mov	r3, fp
   332e4:	bl	2883c <fputs@plt+0x17774>
   332e8:	b	33144 <fputs@plt+0x2207c>
   332ec:	mov	r1, r6
   332f0:	mov	r0, r5
   332f4:	bl	16900 <fputs@plt+0x5838>
   332f8:	mov	r9, r7
   332fc:	str	r0, [sp, #36]	; 0x24
   33300:	mov	r0, r5
   33304:	bl	168d0 <fputs@plt+0x5808>
   33308:	ldr	r3, [sp, #44]	; 0x2c
   3330c:	ldr	r2, [sp, #20]
   33310:	str	r3, [sp]
   33314:	mov	r1, #54	; 0x36
   33318:	ldr	r3, [r8, #44]	; 0x2c
   3331c:	str	r0, [sp, #40]	; 0x28
   33320:	mov	r0, r4
   33324:	bl	28344 <fputs@plt+0x1727c>
   33328:	mov	r1, r8
   3332c:	mov	r0, r5
   33330:	bl	32e78 <fputs@plt+0x21db0>
   33334:	cmp	r9, r6
   33338:	blt	333ec <fputs@plt+0x22324>
   3333c:	ldr	r3, [sl]
   33340:	ldr	r2, [sp, #28]
   33344:	ldr	r1, [sp, #24]
   33348:	cmp	r3, r2
   3334c:	cmpeq	r1, #1
   33350:	bne	3337c <fputs@plt+0x222b4>
   33354:	ldr	r3, [r4, #32]
   33358:	mov	r9, #16
   3335c:	add	r3, r6, r3
   33360:	add	r3, r3, #1
   33364:	str	r3, [sp, #44]	; 0x2c
   33368:	cmp	r7, r6
   3336c:	blt	3341c <fputs@plt+0x22354>
   33370:	mov	r1, fp
   33374:	mov	r0, r4
   33378:	bl	289a4 <fputs@plt+0x178dc>
   3337c:	mov	r1, r8
   33380:	ldr	r0, [r5]
   33384:	bl	20560 <fputs@plt+0xf498>
   33388:	ldr	r3, [sp, #40]	; 0x28
   3338c:	ldr	r2, [sp, #36]	; 0x24
   33390:	str	r3, [sp]
   33394:	mov	r1, #49	; 0x31
   33398:	mov	r3, r6
   3339c:	stmib	sp, {r0, r6}
   333a0:	mov	r0, r4
   333a4:	bl	28464 <fputs@plt+0x1739c>
   333a8:	mov	r3, #0
   333ac:	str	r3, [sp, #4]
   333b0:	ldr	r3, [sp, #40]	; 0x28
   333b4:	ldr	r2, [sp, #20]
   333b8:	str	r3, [sp]
   333bc:	mov	r1, #69	; 0x45
   333c0:	mov	r3, fp
   333c4:	mov	r0, r4
   333c8:	bl	2842c <fputs@plt+0x17364>
   333cc:	ldr	r1, [sp, #40]	; 0x28
   333d0:	mov	r0, r5
   333d4:	bl	1bdc4 <fputs@plt+0xacfc>
   333d8:	mov	r2, r6
   333dc:	ldr	r1, [sp, #36]	; 0x24
   333e0:	mov	r0, r5
   333e4:	bl	1de10 <fputs@plt+0xcd48>
   333e8:	b	3324c <fputs@plt+0x22184>
   333ec:	ldr	r3, [sp, #32]
   333f0:	ldr	r1, [sp, #16]
   333f4:	mov	r0, r4
   333f8:	ldr	r2, [r3, r9, lsl #2]
   333fc:	ldr	r3, [sp, #36]	; 0x24
   33400:	add	r2, r2, #1
   33404:	add	r3, r3, r9
   33408:	add	r2, r2, r1
   3340c:	mov	r1, #30
   33410:	bl	2883c <fputs@plt+0x17774>
   33414:	add	r9, r9, #1
   33418:	b	33334 <fputs@plt+0x2226c>
   3341c:	ldr	r3, [sp, #32]
   33420:	ldr	r1, [r8, #4]
   33424:	mov	r0, r4
   33428:	ldr	r2, [r3, r7, lsl #2]
   3342c:	ldr	r3, [sp, #16]
   33430:	add	r2, r2, #1
   33434:	add	r2, r2, r3
   33438:	lsl	r3, r7, #1
   3343c:	add	r7, r7, #1
   33440:	ldrsh	r3, [r1, r3]
   33444:	ldr	r1, [sp, #28]
   33448:	ldrsh	r1, [r1, #32]
   3344c:	cmp	r1, r3
   33450:	addne	r3, r3, #1
   33454:	ldrne	r1, [sp, #16]
   33458:	ldreq	r3, [sp, #16]
   3345c:	addne	r3, r3, r1
   33460:	str	r3, [sp]
   33464:	mov	r1, #78	; 0x4e
   33468:	ldr	r3, [sp, #44]	; 0x2c
   3346c:	bl	28344 <fputs@plt+0x1727c>
   33470:	mov	r1, r9
   33474:	mov	r0, r4
   33478:	bl	1b1a0 <fputs@plt+0xa0d8>
   3347c:	b	33368 <fputs@plt+0x222a0>
   33480:	ldr	r3, [sp, #24]
   33484:	clz	r2, r2
   33488:	cmp	r3, #0
   3348c:	lsr	r2, r2, #5
   33490:	movle	r2, #0
   33494:	cmp	r2, #0
   33498:	beq	334a4 <fputs@plt+0x223dc>
   3349c:	mov	r0, r5
   334a0:	bl	16f34 <fputs@plt+0x5e6c>
   334a4:	ldr	r3, [sp, #24]
   334a8:	ldrb	r2, [sl, #24]
   334ac:	mov	r1, #135	; 0x87
   334b0:	mov	r0, r4
   334b4:	bl	2883c <fputs@plt+0x17774>
   334b8:	b	3329c <fputs@plt+0x221d4>
   334bc:	andeq	r0, r0, r3, lsl r3
   334c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   334c4:	sub	sp, sp, #108	; 0x6c
   334c8:	mov	r6, r1
   334cc:	str	r3, [sp, #36]	; 0x24
   334d0:	ldr	r3, [sp, #148]	; 0x94
   334d4:	ldr	fp, [sp, #144]	; 0x90
   334d8:	str	r3, [sp, #40]	; 0x28
   334dc:	ldr	r3, [r0]
   334e0:	str	r2, [sp, #88]	; 0x58
   334e4:	str	r3, [sp, #28]
   334e8:	add	r3, fp, #7
   334ec:	str	r3, [sp, #80]	; 0x50
   334f0:	ldr	r3, [r0, #76]	; 0x4c
   334f4:	add	r2, fp, #7
   334f8:	cmp	r3, r2
   334fc:	strge	r3, [r0, #76]	; 0x4c
   33500:	strlt	r2, [r0, #76]	; 0x4c
   33504:	mov	r7, r0
   33508:	bl	283d4 <fputs@plt+0x1730c>
   3350c:	cmp	r6, #0
   33510:	cmpne	r0, #0
   33514:	moveq	r5, #1
   33518:	movne	r5, #0
   3351c:	beq	33adc <fputs@plt+0x22a14>
   33520:	ldr	r3, [r6, #28]
   33524:	cmp	r3, #0
   33528:	beq	33adc <fputs@plt+0x22a14>
   3352c:	mov	r4, r0
   33530:	mov	r2, r5
   33534:	ldr	r1, [r6]
   33538:	ldr	r0, [pc, #1444]	; 33ae4 <fputs@plt+0x22a1c>
   3353c:	bl	25a94 <fputs@plt+0x149cc>
   33540:	cmp	r0, #0
   33544:	beq	33adc <fputs@plt+0x22a14>
   33548:	ldr	r1, [r6, #64]	; 0x40
   3354c:	ldr	r0, [sp, #28]
   33550:	bl	17478 <fputs@plt+0x63b0>
   33554:	ldr	r3, [sp, #28]
   33558:	mov	r1, #28
   3355c:	ldr	r3, [r3, #16]
   33560:	ldr	r3, [r3, r0, lsl #4]
   33564:	str	r0, [sp, #32]
   33568:	str	r3, [sp]
   3356c:	mov	r0, r7
   33570:	mov	r3, r5
   33574:	ldr	r2, [r6]
   33578:	bl	30ec0 <fputs@plt+0x1fdf8>
   3357c:	subs	r3, r0, #0
   33580:	str	r3, [sp, #60]	; 0x3c
   33584:	bne	33adc <fputs@plt+0x22a14>
   33588:	add	r3, fp, #1
   3358c:	str	r3, [sp, #52]	; 0x34
   33590:	add	r3, fp, #2
   33594:	str	r3, [sp, #20]
   33598:	add	r3, fp, #4
   3359c:	str	r3, [sp, #72]	; 0x48
   335a0:	add	r3, fp, #5
   335a4:	str	r3, [sp, #76]	; 0x4c
   335a8:	add	r3, fp, #6
   335ac:	str	r3, [sp, #56]	; 0x38
   335b0:	ldr	r3, [r6]
   335b4:	ldr	r1, [sp, #32]
   335b8:	str	r3, [sp]
   335bc:	mov	r3, r0
   335c0:	ldr	r2, [r6, #28]
   335c4:	mov	r0, r7
   335c8:	bl	28170 <fputs@plt+0x170a8>
   335cc:	ldr	r3, [sp, #40]	; 0x28
   335d0:	ldr	r2, [r7, #72]	; 0x48
   335d4:	add	r3, r3, #1
   335d8:	str	r3, [sp, #24]
   335dc:	ldr	r3, [sp, #40]	; 0x28
   335e0:	ldr	r1, [sp, #40]	; 0x28
   335e4:	add	r3, r3, #2
   335e8:	cmp	r2, r3
   335ec:	strge	r2, [r7, #72]	; 0x48
   335f0:	strlt	r3, [r7, #72]	; 0x48
   335f4:	mov	r3, #54	; 0x36
   335f8:	str	r3, [sp]
   335fc:	ldr	r2, [sp, #32]
   33600:	mov	r3, r6
   33604:	mov	r0, r7
   33608:	bl	32e9c <fputs@plt+0x21dd4>
   3360c:	ldr	r2, [r6]
   33610:	add	r1, fp, #4
   33614:	mov	r0, r4
   33618:	bl	2849c <fputs@plt+0x173d4>
   3361c:	mov	r3, #1
   33620:	str	r3, [sp, #44]	; 0x2c
   33624:	ldr	r5, [r6, #8]
   33628:	ldr	r3, [pc, #1208]	; 33ae8 <fputs@plt+0x22a20>
   3362c:	add	sl, fp, #3
   33630:	add	r3, r3, #32
   33634:	str	r3, [sp, #92]	; 0x5c
   33638:	cmp	r5, #0
   3363c:	bne	33708 <fputs@plt+0x22640>
   33640:	ldr	r3, [sp, #44]	; 0x2c
   33644:	ldr	r2, [sp, #88]	; 0x58
   33648:	cmp	r2, #0
   3364c:	movne	r3, #0
   33650:	andeq	r3, r3, #1
   33654:	cmp	r3, #0
   33658:	beq	33adc <fputs@plt+0x22a14>
   3365c:	ldr	r3, [sp, #56]	; 0x38
   33660:	ldr	r2, [sp, #40]	; 0x28
   33664:	mov	r1, #50	; 0x32
   33668:	mov	r0, r4
   3366c:	bl	2883c <fputs@plt+0x17774>
   33670:	ldr	r2, [sp, #56]	; 0x38
   33674:	mov	r1, #46	; 0x2e
   33678:	mov	r0, r4
   3367c:	bl	287d8 <fputs@plt+0x17710>
   33680:	ldr	r3, [sp, #76]	; 0x4c
   33684:	mov	r2, r5
   33688:	mov	r1, #25
   3368c:	mov	r6, r0
   33690:	mov	r0, r4
   33694:	bl	2883c <fputs@plt+0x17774>
   33698:	ldr	r3, [pc, #1100]	; 33aec <fputs@plt+0x22a24>
   3369c:	ldr	r2, [sp, #72]	; 0x48
   336a0:	str	r3, [sp, #4]
   336a4:	str	r5, [sp, #8]
   336a8:	str	sl, [sp]
   336ac:	mov	r3, #3
   336b0:	mov	r1, #49	; 0x31
   336b4:	mov	r0, r4
   336b8:	bl	28464 <fputs@plt+0x1739c>
   336bc:	mov	r3, fp
   336c0:	ldr	r2, [sp, #36]	; 0x24
   336c4:	mov	r1, #74	; 0x4a
   336c8:	mov	r0, r4
   336cc:	bl	2883c <fputs@plt+0x17774>
   336d0:	mov	r3, sl
   336d4:	ldr	r2, [sp, #36]	; 0x24
   336d8:	str	fp, [sp]
   336dc:	mov	r1, #75	; 0x4b
   336e0:	mov	r0, r4
   336e4:	bl	28344 <fputs@plt+0x1727c>
   336e8:	mov	r0, r4
   336ec:	mov	r1, #8
   336f0:	bl	1b1a0 <fputs@plt+0xa0d8>
   336f4:	mov	r1, r6
   336f8:	mov	r0, r4
   336fc:	add	sp, sp, #108	; 0x6c
   33700:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   33704:	b	1d4a4 <fputs@plt+0xc3dc>
   33708:	ldr	r3, [sp, #88]	; 0x58
   3370c:	cmp	r3, #0
   33710:	cmpne	r5, r3
   33714:	bne	33ad4 <fputs@plt+0x22a0c>
   33718:	ldr	r3, [r5, #36]	; 0x24
   3371c:	ldr	r2, [sp, #44]	; 0x2c
   33720:	cmp	r3, #0
   33724:	ldrb	r3, [r6, #42]	; 0x2a
   33728:	moveq	r2, #0
   3372c:	str	r2, [sp, #44]	; 0x2c
   33730:	tst	r3, #32
   33734:	beq	33750 <fputs@plt+0x22688>
   33738:	ldrb	r3, [r5, #55]	; 0x37
   3373c:	and	r3, r3, #3
   33740:	cmp	r3, #2
   33744:	ldrheq	r8, [r5, #50]	; 0x32
   33748:	ldreq	r2, [r6]
   3374c:	beq	3376c <fputs@plt+0x226a4>
   33750:	ldrb	r3, [r5, #55]	; 0x37
   33754:	ldrh	r8, [r5, #52]	; 0x34
   33758:	ldr	r2, [r5]
   3375c:	tst	r3, #8
   33760:	ldrhne	r9, [r5, #50]	; 0x32
   33764:	subne	r9, r9, #1
   33768:	bne	33770 <fputs@plt+0x226a8>
   3376c:	sub	r9, r8, #1
   33770:	ldr	r1, [sp, #76]	; 0x4c
   33774:	mov	r0, r4
   33778:	bl	2849c <fputs@plt+0x173d4>
   3377c:	ldr	r3, [sp, #80]	; 0x50
   33780:	ldr	r2, [r7, #76]	; 0x4c
   33784:	add	r3, r9, r3
   33788:	cmp	r2, r3
   3378c:	strge	r2, [r7, #76]	; 0x4c
   33790:	strlt	r3, [r7, #76]	; 0x4c
   33794:	ldr	r3, [sp, #32]
   33798:	ldr	r2, [sp, #24]
   3379c:	str	r3, [sp]
   337a0:	mov	r1, #54	; 0x36
   337a4:	ldr	r3, [r5, #44]	; 0x2c
   337a8:	mov	r0, r4
   337ac:	bl	28344 <fputs@plt+0x1727c>
   337b0:	mov	r1, r5
   337b4:	mov	r0, r7
   337b8:	bl	32e78 <fputs@plt+0x21db0>
   337bc:	ldr	r3, [sp, #20]
   337c0:	mov	r2, r8
   337c4:	mov	r1, #22
   337c8:	mov	r0, r4
   337cc:	bl	2883c <fputs@plt+0x17774>
   337d0:	mov	r3, sl
   337d4:	ldrh	r2, [r5, #50]	; 0x32
   337d8:	mov	r1, #22
   337dc:	mov	r0, r4
   337e0:	bl	2883c <fputs@plt+0x17774>
   337e4:	mvn	r3, #4
   337e8:	str	r3, [sp, #8]
   337ec:	ldr	r3, [pc, #764]	; 33af0 <fputs@plt+0x22a28>
   337f0:	mov	r2, #0
   337f4:	str	r3, [sp, #4]
   337f8:	ldr	r3, [sp, #52]	; 0x34
   337fc:	mov	r1, #35	; 0x23
   33800:	str	r3, [sp]
   33804:	mov	r0, r4
   33808:	ldr	r3, [sp, #20]
   3380c:	bl	28464 <fputs@plt+0x1739c>
   33810:	mov	r1, #2
   33814:	mov	r0, r4
   33818:	bl	1b1a0 <fputs@plt+0xa0d8>
   3381c:	ldr	r2, [sp, #24]
   33820:	mov	r1, #108	; 0x6c
   33824:	mov	r0, r4
   33828:	bl	287d8 <fputs@plt+0x17710>
   3382c:	ldr	r3, [sp, #20]
   33830:	mov	r2, #0
   33834:	mov	r1, #22
   33838:	str	r0, [sp, #96]	; 0x60
   3383c:	mov	r0, r4
   33840:	bl	2883c <fputs@plt+0x17774>
   33844:	cmp	r9, #0
   33848:	ldrle	r3, [r4, #32]
   3384c:	strle	r3, [sp, #48]	; 0x30
   33850:	ble	339e8 <fputs@plt+0x22920>
   33854:	ldr	r0, [r4, #24]
   33858:	bl	2823c <fputs@plt+0x17174>
   3385c:	mov	r3, #0
   33860:	lsl	r2, r9, #2
   33864:	str	r0, [sp, #64]	; 0x40
   33868:	ldr	r0, [sp, #28]
   3386c:	bl	1ed14 <fputs@plt+0xdc4c>
   33870:	subs	r3, r0, #0
   33874:	str	r3, [sp, #68]	; 0x44
   33878:	beq	33ad4 <fputs@plt+0x22a0c>
   3387c:	mov	r1, #13
   33880:	mov	r0, r4
   33884:	bl	283b8 <fputs@plt+0x172f0>
   33888:	ldr	r3, [r4, #32]
   3388c:	cmp	r9, #1
   33890:	str	r3, [sp, #48]	; 0x30
   33894:	bne	338c4 <fputs@plt+0x227fc>
   33898:	ldrh	r3, [r5, #50]	; 0x32
   3389c:	cmp	r3, #1
   338a0:	bne	338c4 <fputs@plt+0x227fc>
   338a4:	ldrb	r3, [r5, #54]	; 0x36
   338a8:	cmp	r3, #0
   338ac:	beq	338c4 <fputs@plt+0x227fc>
   338b0:	ldr	r3, [sp, #64]	; 0x40
   338b4:	ldr	r2, [sp, #80]	; 0x50
   338b8:	mov	r1, #77	; 0x4d
   338bc:	mov	r0, r4
   338c0:	bl	2883c <fputs@plt+0x17774>
   338c4:	ldr	r8, [sp, #60]	; 0x3c
   338c8:	add	r3, fp, #7
   338cc:	str	r3, [sp, #84]	; 0x54
   338d0:	ldr	r3, [r5, #32]
   338d4:	mov	r0, r7
   338d8:	ldr	r1, [r3, r8, lsl #2]
   338dc:	bl	32d60 <fputs@plt+0x21c98>
   338e0:	mov	r2, r8
   338e4:	ldr	r3, [sp, #20]
   338e8:	mov	r1, #22
   338ec:	str	r0, [sp, #100]	; 0x64
   338f0:	mov	r0, r4
   338f4:	bl	2883c <fputs@plt+0x17774>
   338f8:	mov	r3, r8
   338fc:	ldr	r2, [sp, #24]
   33900:	mov	r1, #47	; 0x2f
   33904:	str	sl, [sp]
   33908:	mov	r0, r4
   3390c:	bl	28344 <fputs@plt+0x1727c>
   33910:	mvn	r3, #3
   33914:	str	r3, [sp, #8]
   33918:	ldr	r3, [sp, #100]	; 0x64
   3391c:	mov	r2, sl
   33920:	str	r3, [sp, #4]
   33924:	ldr	r3, [sp, #84]	; 0x54
   33928:	mov	r1, #78	; 0x4e
   3392c:	add	r3, r3, r8
   33930:	str	r3, [sp]
   33934:	mov	r0, r4
   33938:	mov	r3, #0
   3393c:	bl	28464 <fputs@plt+0x1739c>
   33940:	ldr	r3, [sp, #68]	; 0x44
   33944:	mov	r1, #128	; 0x80
   33948:	str	r0, [r3, r8, lsl #2]
   3394c:	mov	r0, r4
   33950:	add	r8, r8, #1
   33954:	bl	1b1a0 <fputs@plt+0xa0d8>
   33958:	cmp	r9, r8
   3395c:	bne	338d0 <fputs@plt+0x22808>
   33960:	ldr	r3, [sp, #20]
   33964:	mov	r2, r8
   33968:	mov	r1, #22
   3396c:	mov	r0, r4
   33970:	bl	2883c <fputs@plt+0x17774>
   33974:	ldr	r1, [sp, #64]	; 0x40
   33978:	mov	r0, r4
   3397c:	bl	289a4 <fputs@plt+0x178dc>
   33980:	ldr	r3, [sp, #48]	; 0x30
   33984:	mov	r0, r4
   33988:	sub	r1, r3, #1
   3398c:	bl	1d4a4 <fputs@plt+0xc3dc>
   33990:	ldr	r9, [sp, #60]	; 0x3c
   33994:	ldr	r3, [sp, #68]	; 0x44
   33998:	mov	r0, r4
   3399c:	ldr	r1, [r3, r9, lsl #2]
   339a0:	bl	1d4a4 <fputs@plt+0xc3dc>
   339a4:	ldr	r3, [sp, #84]	; 0x54
   339a8:	ldr	r2, [sp, #24]
   339ac:	add	r3, r3, r9
   339b0:	str	r3, [sp]
   339b4:	mov	r1, #47	; 0x2f
   339b8:	mov	r3, r9
   339bc:	mov	r0, r4
   339c0:	add	r9, r9, #1
   339c4:	bl	28344 <fputs@plt+0x1727c>
   339c8:	cmp	r8, r9
   339cc:	bne	33994 <fputs@plt+0x228cc>
   339d0:	ldr	r1, [sp, #64]	; 0x40
   339d4:	mov	r0, r4
   339d8:	bl	16284 <fputs@plt+0x51bc>
   339dc:	ldr	r1, [sp, #68]	; 0x44
   339e0:	ldr	r0, [sp, #28]
   339e4:	bl	1d524 <fputs@plt+0xc45c>
   339e8:	ldr	r3, [sp, #92]	; 0x5c
   339ec:	mvn	r8, #4
   339f0:	mov	r2, #1
   339f4:	str	r3, [sp, #4]
   339f8:	mov	r1, #35	; 0x23
   339fc:	ldr	r3, [sp, #52]	; 0x34
   33a00:	str	r8, [sp, #8]
   33a04:	str	sl, [sp]
   33a08:	mov	r0, r4
   33a0c:	bl	28464 <fputs@plt+0x1739c>
   33a10:	mov	r1, #2
   33a14:	mov	r0, r4
   33a18:	bl	1b1a0 <fputs@plt+0xa0d8>
   33a1c:	ldr	r3, [sp, #48]	; 0x30
   33a20:	ldr	r2, [sp, #24]
   33a24:	mov	r1, #7
   33a28:	mov	r0, r4
   33a2c:	bl	2883c <fputs@plt+0x17774>
   33a30:	ldr	r3, [sp, #92]	; 0x5c
   33a34:	mov	r2, #0
   33a38:	add	r3, r3, #28
   33a3c:	str	r3, [sp, #4]
   33a40:	ldr	r3, [sp, #56]	; 0x38
   33a44:	mov	r1, #35	; 0x23
   33a48:	str	r3, [sp]
   33a4c:	str	r8, [sp, #8]
   33a50:	ldr	r3, [sp, #52]	; 0x34
   33a54:	mov	r0, r4
   33a58:	bl	28464 <fputs@plt+0x1739c>
   33a5c:	mov	r1, #1
   33a60:	mov	r0, r4
   33a64:	bl	1b1a0 <fputs@plt+0xa0d8>
   33a68:	mov	r3, #0
   33a6c:	str	r3, [sp, #8]
   33a70:	ldr	r3, [pc, #116]	; 33aec <fputs@plt+0x22a24>
   33a74:	ldr	r2, [sp, #72]	; 0x48
   33a78:	str	r3, [sp, #4]
   33a7c:	mov	r1, #49	; 0x31
   33a80:	mov	r3, #3
   33a84:	str	sl, [sp]
   33a88:	mov	r0, r4
   33a8c:	bl	28464 <fputs@plt+0x1739c>
   33a90:	mov	r3, fp
   33a94:	ldr	r2, [sp, #36]	; 0x24
   33a98:	mov	r1, #74	; 0x4a
   33a9c:	mov	r0, r4
   33aa0:	bl	2883c <fputs@plt+0x17774>
   33aa4:	mov	r3, sl
   33aa8:	ldr	r2, [sp, #36]	; 0x24
   33aac:	mov	r1, #75	; 0x4b
   33ab0:	str	fp, [sp]
   33ab4:	mov	r0, r4
   33ab8:	bl	28344 <fputs@plt+0x1727c>
   33abc:	mov	r1, #8
   33ac0:	mov	r0, r4
   33ac4:	bl	1b1a0 <fputs@plt+0xa0d8>
   33ac8:	ldr	r1, [sp, #96]	; 0x60
   33acc:	mov	r0, r4
   33ad0:	bl	1d4a4 <fputs@plt+0xc3dc>
   33ad4:	ldr	r5, [r5, #20]
   33ad8:	b	33638 <fputs@plt+0x22570>
   33adc:	add	sp, sp, #108	; 0x6c
   33ae0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   33ae4:			; <UNDEFINED> instruction: 0x00076bb6
   33ae8:	andeq	r3, r7, r8, asr #17
   33aec:			; <UNDEFINED> instruction: 0x00076bbf
   33af0:	andeq	r3, r7, ip, asr #17
   33af4:	push	{r4, r5, r6, lr}
   33af8:	mov	r5, r0
   33afc:	ldr	r0, [r0]
   33b00:	mov	lr, #20
   33b04:	cmp	r1, #0
   33b08:	beq	33b1c <fputs@plt+0x22a54>
   33b0c:	ldr	r3, [r1, #4]
   33b10:	ldrb	r2, [r1]
   33b14:	tst	r3, #512	; 0x200
   33b18:	beq	33b28 <fputs@plt+0x22a60>
   33b1c:	mov	r4, #0
   33b20:	mov	r0, r4
   33b24:	pop	{r4, r5, r6, pc}
   33b28:	cmp	r2, #156	; 0x9c
   33b2c:	cmpne	r2, #38	; 0x26
   33b30:	ldreq	r2, [r1, #12]
   33b34:	beq	33c20 <fputs@plt+0x22b58>
   33b38:	cmp	r2, #95	; 0x5f
   33b3c:	bne	33b84 <fputs@plt+0x22abc>
   33b40:	ldr	r3, [r1, #8]
   33b44:	mov	r2, #0
   33b48:	ldrb	r1, [r0, #66]	; 0x42
   33b4c:	mov	r0, r5
   33b50:	bl	32bd4 <fputs@plt+0x21b0c>
   33b54:	cmp	r0, #0
   33b58:	mov	r4, r0
   33b5c:	beq	33b1c <fputs@plt+0x22a54>
   33b60:	ldr	r1, [r5]
   33b64:	ldr	r3, [r0]
   33b68:	mov	r2, r0
   33b6c:	ldrb	r1, [r1, #66]	; 0x42
   33b70:	mov	r0, r5
   33b74:	bl	32bd4 <fputs@plt+0x21b0c>
   33b78:	cmp	r0, #0
   33b7c:	bne	33b20 <fputs@plt+0x22a58>
   33b80:	b	33b1c <fputs@plt+0x22a54>
   33b84:	cmp	r2, #157	; 0x9d
   33b88:	bne	33b98 <fputs@plt+0x22ad0>
   33b8c:	ldrb	ip, [r1, #38]	; 0x26
   33b90:	cmp	ip, #95	; 0x5f
   33b94:	beq	33b40 <fputs@plt+0x22a78>
   33b98:	and	ip, r2, #253	; 0xfd
   33b9c:	cmp	ip, #152	; 0x98
   33ba0:	beq	33bb0 <fputs@plt+0x22ae8>
   33ba4:	cmp	r2, #62	; 0x3e
   33ba8:	cmpne	r2, #157	; 0x9d
   33bac:	bne	33be4 <fputs@plt+0x22b1c>
   33bb0:	ldr	r2, [r1, #44]	; 0x2c
   33bb4:	cmp	r2, #0
   33bb8:	beq	33be4 <fputs@plt+0x22b1c>
   33bbc:	ldrsh	r3, [r1, #32]
   33bc0:	cmp	r3, #0
   33bc4:	blt	33b1c <fputs@plt+0x22a54>
   33bc8:	ldr	r2, [r2, #4]
   33bcc:	ldrb	r1, [r0, #66]	; 0x42
   33bd0:	add	r2, r2, r3, lsl #4
   33bd4:	mov	r3, #0
   33bd8:	ldr	r2, [r2, #8]
   33bdc:	bl	1fa80 <fputs@plt+0xe9b8>
   33be0:	b	33b54 <fputs@plt+0x22a8c>
   33be4:	tst	r3, #256	; 0x100
   33be8:	beq	33b1c <fputs@plt+0x22a54>
   33bec:	ldr	r2, [r1, #12]
   33bf0:	cmp	r2, #0
   33bf4:	beq	33c04 <fputs@plt+0x22b3c>
   33bf8:	ldr	ip, [r2, #4]
   33bfc:	tst	ip, #256	; 0x100
   33c00:	bne	33c20 <fputs@plt+0x22b58>
   33c04:	ldr	r2, [r1, #16]
   33c08:	ldr	r1, [r1, #20]
   33c0c:	cmp	r1, #0
   33c10:	beq	33c20 <fputs@plt+0x22b58>
   33c14:	ands	r3, r3, #2048	; 0x800
   33c18:	ldreq	r4, [r1]
   33c1c:	beq	33c44 <fputs@plt+0x22b7c>
   33c20:	mov	r1, r2
   33c24:	b	33b04 <fputs@plt+0x22a3c>
   33c28:	mul	ip, lr, r3
   33c2c:	ldr	r6, [r1, #4]
   33c30:	ldr	ip, [r6, ip]
   33c34:	ldr	r6, [ip, #4]
   33c38:	tst	r6, #256	; 0x100
   33c3c:	bne	33c50 <fputs@plt+0x22b88>
   33c40:	add	r3, r3, #1
   33c44:	cmp	r3, r4
   33c48:	blt	33c28 <fputs@plt+0x22b60>
   33c4c:	b	33c20 <fputs@plt+0x22b58>
   33c50:	mov	r2, ip
   33c54:	b	33c20 <fputs@plt+0x22b58>
   33c58:	ldr	ip, [r1, #4]
   33c5c:	tst	ip, #256	; 0x100
   33c60:	beq	33c68 <fputs@plt+0x22ba0>
   33c64:	b	33af4 <fputs@plt+0x22a2c>
   33c68:	cmp	r2, #0
   33c6c:	push	{r4, r5, r6, lr}
   33c70:	mov	r3, r1
   33c74:	mov	r5, r0
   33c78:	beq	33c8c <fputs@plt+0x22bc4>
   33c7c:	ldr	r1, [r2, #4]
   33c80:	tst	r1, #256	; 0x100
   33c84:	movne	r1, r2
   33c88:	bne	33cac <fputs@plt+0x22be4>
   33c8c:	mov	r1, r3
   33c90:	mov	r0, r5
   33c94:	mov	r4, r2
   33c98:	bl	33af4 <fputs@plt+0x22a2c>
   33c9c:	cmp	r0, #0
   33ca0:	popne	{r4, r5, r6, pc}
   33ca4:	mov	r1, r4
   33ca8:	mov	r0, r5
   33cac:	pop	{r4, r5, r6, lr}
   33cb0:	b	33c64 <fputs@plt+0x22b9c>
   33cb4:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   33cb8:	mov	r4, r0
   33cbc:	ldr	r6, [r0, #24]
   33cc0:	ldrb	r3, [r4, #18]
   33cc4:	ldrb	r2, [r4, #17]
   33cc8:	cmp	r2, r3
   33ccc:	movcc	r7, #0
   33cd0:	bcc	33cfc <fputs@plt+0x22c34>
   33cd4:	add	r2, r4, r3, lsl #2
   33cd8:	add	r3, r4, r3, lsl #1
   33cdc:	ldr	r2, [r2, #24]
   33ce0:	ldrsh	r9, [r3, #70]	; 0x46
   33ce4:	str	r2, [sp, #4]
   33ce8:	cmn	r9, #2
   33cec:	bne	33d3c <fputs@plt+0x22c74>
   33cf0:	ldr	r7, [r4, #12]
   33cf4:	cmp	r7, #0
   33cf8:	bne	33d3c <fputs@plt+0x22c74>
   33cfc:	mov	r0, r7
   33d00:	add	sp, sp, #12
   33d04:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   33d08:	mov	r3, #48	; 0x30
   33d0c:	mul	r5, r3, r6
   33d10:	add	r3, r5, r3
   33d14:	ldr	r5, [r8, #20]
   33d18:	add	r5, r5, r3
   33d1c:	ldr	r3, [r8, #12]
   33d20:	sub	r7, r5, #48	; 0x30
   33d24:	cmp	r6, r3
   33d28:	blt	33d64 <fputs@plt+0x22c9c>
   33d2c:	ldr	r3, [r4, #4]
   33d30:	mov	r6, #0
   33d34:	ldr	r3, [r3, #4]
   33d38:	str	r3, [r4, #4]
   33d3c:	ldr	r8, [r4, #4]
   33d40:	cmp	r8, #0
   33d44:	bne	33d08 <fputs@plt+0x22c40>
   33d48:	ldr	r3, [r4]
   33d4c:	mov	r6, r8
   33d50:	str	r3, [r4, #4]
   33d54:	ldrb	r3, [r4, #18]
   33d58:	add	r3, r3, #1
   33d5c:	strb	r3, [r4, #18]
   33d60:	b	33cc0 <fputs@plt+0x22bf8>
   33d64:	ldr	r3, [r5, #-40]	; 0xffffffd8
   33d68:	ldr	r2, [sp, #4]
   33d6c:	cmp	r2, r3
   33d70:	bne	33ed8 <fputs@plt+0x22e10>
   33d74:	ldr	r3, [r5, #-36]	; 0xffffffdc
   33d78:	cmp	r3, r9
   33d7c:	bne	33ed8 <fputs@plt+0x22e10>
   33d80:	cmn	r9, #2
   33d84:	bne	33da0 <fputs@plt+0x22cd8>
   33d88:	ldr	r3, [r5, #-48]	; 0xffffffd0
   33d8c:	ldr	r1, [r4, #12]
   33d90:	ldr	r0, [r3, #12]
   33d94:	bl	1c9dc <fputs@plt+0xb914>
   33d98:	cmp	r0, #0
   33d9c:	bne	33ed8 <fputs@plt+0x22e10>
   33da0:	ldrb	r3, [r4, #18]
   33da4:	cmp	r3, #1
   33da8:	bls	33dbc <fputs@plt+0x22cf4>
   33dac:	ldr	r3, [r5, #-48]	; 0xffffffd0
   33db0:	ldr	r3, [r3, #4]
   33db4:	tst	r3, #1
   33db8:	bne	33ed8 <fputs@plt+0x22e10>
   33dbc:	ldrh	r2, [r5, #-30]	; 0xffffffe2
   33dc0:	tst	r2, #2048	; 0x800
   33dc4:	beq	33df8 <fputs@plt+0x22d30>
   33dc8:	ldrb	sl, [r4, #17]
   33dcc:	cmp	sl, #10
   33dd0:	bhi	33df8 <fputs@plt+0x22d30>
   33dd4:	ldr	r3, [r5, #-48]	; 0xffffffd0
   33dd8:	ldr	r0, [r3, #16]
   33ddc:	bl	16584 <fputs@plt+0x54bc>
   33de0:	ldrb	r3, [r0]
   33de4:	cmp	r3, #152	; 0x98
   33de8:	addeq	r1, r4, #72	; 0x48
   33dec:	addeq	ip, r4, #28
   33df0:	moveq	r3, #0
   33df4:	beq	33e50 <fputs@plt+0x22d88>
   33df8:	ldr	r3, [r4, #20]
   33dfc:	tst	r2, r3
   33e00:	beq	33ed8 <fputs@plt+0x22e10>
   33e04:	ldr	r3, [r4, #8]
   33e08:	cmp	r3, #0
   33e0c:	bne	33e80 <fputs@plt+0x22db8>
   33e10:	ldrh	r3, [r5, #-30]	; 0xffffffe2
   33e14:	tst	r3, #130	; 0x82
   33e18:	bne	33ee4 <fputs@plt+0x22e1c>
   33e1c:	add	r6, r6, #1
   33e20:	str	r6, [r4, #24]
   33e24:	b	33cfc <fputs@plt+0x22c34>
   33e28:	ldr	fp, [ip], #4
   33e2c:	ldr	lr, [r0, #28]
   33e30:	cmp	fp, lr
   33e34:	bne	33e48 <fputs@plt+0x22d80>
   33e38:	ldrsh	fp, [r1]
   33e3c:	ldrsh	lr, [r0, #32]
   33e40:	cmp	fp, lr
   33e44:	beq	33df8 <fputs@plt+0x22d30>
   33e48:	add	r3, r3, #1
   33e4c:	add	r1, r1, #2
   33e50:	cmp	r3, sl
   33e54:	blt	33e28 <fputs@plt+0x22d60>
   33e58:	bne	33df8 <fputs@plt+0x22d30>
   33e5c:	ldr	ip, [r0, #28]
   33e60:	add	r1, r4, r3, lsl #2
   33e64:	ldrh	r0, [r0, #32]
   33e68:	str	ip, [r1, #28]
   33e6c:	add	r1, r4, r3, lsl #1
   33e70:	add	r3, r3, #1
   33e74:	strh	r0, [r1, #72]	; 0x48
   33e78:	strb	r3, [r4, #17]
   33e7c:	b	33df8 <fputs@plt+0x22d30>
   33e80:	tst	r2, #256	; 0x100
   33e84:	bne	33e10 <fputs@plt+0x22d48>
   33e88:	ldr	r3, [r8]
   33e8c:	ldr	fp, [r5, #-48]	; 0xffffffd0
   33e90:	ldrb	r1, [r4, #16]
   33e94:	mov	r0, fp
   33e98:	ldr	sl, [r3]
   33e9c:	bl	16dd8 <fputs@plt+0x5d10>
   33ea0:	cmp	r0, #0
   33ea4:	beq	33ed8 <fputs@plt+0x22e10>
   33ea8:	ldr	r2, [fp, #16]
   33eac:	ldr	r1, [fp, #12]
   33eb0:	mov	r0, sl
   33eb4:	bl	33c58 <fputs@plt+0x22b90>
   33eb8:	ldr	r1, [r4, #8]
   33ebc:	cmp	r0, #0
   33ec0:	ldreq	r3, [sl]
   33ec4:	ldreq	r0, [r3, #8]
   33ec8:	ldr	r0, [r0]
   33ecc:	bl	1407c <fputs@plt+0x2fb4>
   33ed0:	cmp	r0, #0
   33ed4:	beq	33e10 <fputs@plt+0x22d48>
   33ed8:	add	r6, r6, #1
   33edc:	add	r5, r5, #48	; 0x30
   33ee0:	b	33d1c <fputs@plt+0x22c54>
   33ee4:	ldr	r3, [r5, #-48]	; 0xffffffd0
   33ee8:	ldr	r3, [r3, #16]
   33eec:	ldrb	r2, [r3]
   33ef0:	cmp	r2, #152	; 0x98
   33ef4:	bne	33e1c <fputs@plt+0x22d54>
   33ef8:	ldr	r1, [r3, #28]
   33efc:	ldr	r2, [r4, #28]
   33f00:	cmp	r1, r2
   33f04:	bne	33e1c <fputs@plt+0x22d54>
   33f08:	ldrsh	r2, [r3, #32]
   33f0c:	ldrsh	r3, [r4, #72]	; 0x48
   33f10:	cmp	r2, r3
   33f14:	bne	33e1c <fputs@plt+0x22d54>
   33f18:	b	33ed8 <fputs@plt+0x22e10>
   33f1c:	push	{r4, r5, lr}
   33f20:	ldr	ip, [sp, #16]
   33f24:	str	r1, [r0]
   33f28:	str	r1, [r0, #4]
   33f2c:	mov	r1, #0
   33f30:	cmp	ip, r1
   33f34:	str	r1, [r0, #12]
   33f38:	ldr	r4, [sp, #12]
   33f3c:	moveq	r1, r3
   33f40:	moveq	r3, ip
   33f44:	beq	33f80 <fputs@plt+0x22eb8>
   33f48:	ldr	lr, [ip, #4]
   33f4c:	lsl	r1, r3, #1
   33f50:	ldrsh	r1, [lr, r1]
   33f54:	cmn	r1, #2
   33f58:	ldreq	lr, [ip, #40]	; 0x28
   33f5c:	ldreq	r5, [lr, #4]
   33f60:	moveq	lr, #20
   33f64:	muleq	lr, lr, r3
   33f68:	ldreq	lr, [r5, lr]
   33f6c:	streq	lr, [r0, #12]
   33f70:	ldr	lr, [ip, #12]
   33f74:	ldrsh	lr, [lr, #32]
   33f78:	cmp	r1, lr
   33f7c:	mvneq	r1, #0
   33f80:	adds	lr, ip, #0
   33f84:	movne	lr, #1
   33f88:	cmp	r1, #0
   33f8c:	movlt	lr, #0
   33f90:	cmp	lr, #0
   33f94:	strbeq	lr, [r0, #16]
   33f98:	ldrne	lr, [ip, #12]
   33f9c:	streq	lr, [r0, #8]
   33fa0:	ldrne	lr, [lr, #4]
   33fa4:	addne	lr, lr, r1, lsl #4
   33fa8:	ldrbne	lr, [lr, #13]
   33fac:	strbne	lr, [r0, #16]
   33fb0:	ldrne	ip, [ip, #32]
   33fb4:	ldrne	r3, [ip, r3, lsl #2]
   33fb8:	str	r4, [r0, #20]
   33fbc:	strne	r3, [r0, #8]
   33fc0:	mov	r3, #0
   33fc4:	str	r3, [r0, #24]
   33fc8:	mov	r3, #1
   33fcc:	strb	r3, [r0, #17]
   33fd0:	strb	r3, [r0, #18]
   33fd4:	str	r2, [r0, #28]
   33fd8:	strh	r1, [r0, #72]	; 0x48
   33fdc:	pop	{r4, r5, lr}
   33fe0:	b	33cb4 <fputs@plt+0x22bec>
   33fe4:	push	{r4, r5, r6, r7, r8, r9, lr}
   33fe8:	sub	sp, sp, #108	; 0x6c
   33fec:	mov	r6, #0
   33ff0:	ldr	r7, [sp, #144]	; 0x90
   33ff4:	ldr	r3, [sp, #148]	; 0x94
   33ff8:	str	r7, [sp]
   33ffc:	str	r3, [sp, #4]
   34000:	mov	r3, r2
   34004:	mov	r2, r1
   34008:	mov	r1, r0
   3400c:	add	r0, sp, #8
   34010:	ldrd	r4, [sp, #136]	; 0x88
   34014:	bl	33f1c <fputs@plt+0x22e54>
   34018:	and	r7, r7, #130	; 0x82
   3401c:	cmp	r0, #0
   34020:	bne	34030 <fputs@plt+0x22f68>
   34024:	mov	r0, r6
   34028:	add	sp, sp, #108	; 0x6c
   3402c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   34030:	ldrd	r2, [r0, #32]
   34034:	and	r8, r2, r4
   34038:	and	r9, r3, r5
   3403c:	orrs	r1, r8, r9
   34040:	bne	34060 <fputs@plt+0x22f98>
   34044:	orrs	r3, r2, r3
   34048:	bne	34058 <fputs@plt+0x22f90>
   3404c:	ldrh	r3, [r0, #18]
   34050:	tst	r3, r7
   34054:	bne	34028 <fputs@plt+0x22f60>
   34058:	cmp	r6, #0
   3405c:	moveq	r6, r0
   34060:	add	r0, sp, #8
   34064:	bl	33cb4 <fputs@plt+0x22bec>
   34068:	b	3401c <fputs@plt+0x22f54>
   3406c:	ldr	ip, [r0]
   34070:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   34074:	sub	sp, sp, #172	; 0xac
   34078:	ldr	ip, [ip]
   3407c:	ldr	ip, [ip]
   34080:	str	ip, [sp, #20]
   34084:	ldrb	ip, [ip, #69]	; 0x45
   34088:	cmp	ip, #0
   3408c:	movne	r7, #7
   34090:	bne	34344 <fputs@plt+0x2327c>
   34094:	ldr	r4, [r0, #12]
   34098:	ldr	ip, [r4, #36]	; 0x24
   3409c:	tst	ip, #32
   340a0:	str	ip, [sp, #24]
   340a4:	movne	ip, #24
   340a8:	bne	340bc <fputs@plt+0x22ff4>
   340ac:	ldrb	ip, [r1, #36]	; 0x24
   340b0:	tst	ip, #8
   340b4:	ldr	ip, [pc, #1624]	; 34714 <fputs@plt+0x2364c>
   340b8:	movne	ip, #63	; 0x3f
   340bc:	str	r3, [sp, #48]	; 0x30
   340c0:	ldrh	r3, [r4, #42]	; 0x2a
   340c4:	ldrb	lr, [r2, #55]	; 0x37
   340c8:	mov	r5, r2
   340cc:	str	r3, [sp, #52]	; 0x34
   340d0:	ldrh	r3, [r4, #40]	; 0x28
   340d4:	ldrh	sl, [r4, #24]
   340d8:	tst	lr, #4
   340dc:	str	r3, [sp, #28]
   340e0:	ldrd	r2, [r4]
   340e4:	bicne	ip, ip, #60	; 0x3c
   340e8:	str	r1, [sp, #36]	; 0x24
   340ec:	strd	r2, [sp, #56]	; 0x38
   340f0:	ldrsh	r3, [r4, #22]
   340f4:	str	r0, [sp, #16]
   340f8:	str	r5, [sp, #4]
   340fc:	str	ip, [sp]
   34100:	str	r3, [sp, #32]
   34104:	ldr	r2, [r1, #44]	; 0x2c
   34108:	mov	r3, sl
   3410c:	ldr	r1, [r0, #4]
   34110:	add	r0, sp, #72	; 0x48
   34114:	bl	33f1c <fputs@plt+0x22e54>
   34118:	ldr	r3, [r5, #8]
   3411c:	mov	r8, r0
   34120:	mov	r0, #0
   34124:	strh	r0, [r4, #18]
   34128:	ldrsh	r3, [r3]
   3412c:	cmp	r3, #10
   34130:	str	r3, [sp, #40]	; 0x28
   34134:	ble	3414c <fputs@plt+0x23084>
   34138:	ldrsh	r0, [sp, #40]	; 0x28
   3413c:	asr	r1, r0, #31
   34140:	bl	14d98 <fputs@plt+0x3cd0>
   34144:	sub	r0, r0, #33	; 0x21
   34148:	uxth	r0, r0
   3414c:	mov	r9, #0
   34150:	sxth	r3, r0
   34154:	mov	fp, r9
   34158:	mov	r7, r9
   3415c:	str	r3, [sp, #68]	; 0x44
   34160:	lsl	r3, sl, #1
   34164:	str	r3, [sp, #44]	; 0x2c
   34168:	cmp	r8, #0
   3416c:	clz	r3, r7
   34170:	lsr	r3, r3, #5
   34174:	moveq	r3, #0
   34178:	cmp	r3, #0
   3417c:	beq	3422c <fputs@plt+0x23164>
   34180:	ldrh	r3, [r8, #18]
   34184:	cmp	r3, #256	; 0x100
   34188:	str	r3, [sp, #12]
   3418c:	bne	341bc <fputs@plt+0x230f4>
   34190:	ldr	r3, [r5, #4]
   34194:	ldr	r2, [sp, #44]	; 0x2c
   34198:	ldrsh	r3, [r3, r2]
   3419c:	cmp	r3, #0
   341a0:	blt	34350 <fputs@plt+0x23288>
   341a4:	ldr	r2, [r5, #12]
   341a8:	ldr	r2, [r2, #4]
   341ac:	add	r3, r2, r3, lsl #4
   341b0:	ldrb	r3, [r3, #12]
   341b4:	cmp	r3, #0
   341b8:	bne	34358 <fputs@plt+0x23290>
   341bc:	ldrd	r2, [r4, #8]
   341c0:	ldrd	r0, [r8, #32]
   341c4:	and	r6, r0, r2
   341c8:	and	r7, r1, r3
   341cc:	mov	r2, r6
   341d0:	mov	r3, r7
   341d4:	orrs	r3, r2, r3
   341d8:	bne	34358 <fputs@plt+0x23290>
   341dc:	ldrh	r2, [r8, #20]
   341e0:	ldr	r3, [sp, #12]
   341e4:	sub	r3, r3, #16
   341e8:	clz	r3, r3
   341ec:	lsr	r3, r3, #5
   341f0:	ands	r3, r3, r2, lsr #8
   341f4:	bne	34358 <fputs@plt+0x23290>
   341f8:	ldr	r3, [sp, #24]
   341fc:	strh	sl, [r4, #24]
   34200:	str	r3, [r4, #36]	; 0x24
   34204:	ldrh	r3, [sp, #28]
   34208:	mov	r1, r4
   3420c:	ldr	r0, [sp, #20]
   34210:	strh	r3, [r4, #40]	; 0x28
   34214:	ldr	r3, [sp, #28]
   34218:	add	r2, r3, #1
   3421c:	bl	1f500 <fputs@plt+0xe438>
   34220:	subs	r6, r0, #0
   34224:	beq	34360 <fputs@plt+0x23298>
   34228:	mov	r7, #0
   3422c:	ldrd	r2, [sp, #56]	; 0x38
   34230:	strh	sl, [r4, #24]
   34234:	strd	r2, [r4]
   34238:	ldrh	r3, [sp, #52]	; 0x34
   3423c:	strh	r3, [r4, #42]	; 0x2a
   34240:	ldr	r3, [sp, #24]
   34244:	str	r3, [r4, #36]	; 0x24
   34248:	ldrh	r3, [sp, #32]
   3424c:	strh	r3, [r4, #22]
   34250:	ldrh	r3, [sp, #28]
   34254:	strh	r3, [r4, #40]	; 0x28
   34258:	ldr	r3, [sp, #52]	; 0x34
   3425c:	cmp	sl, r3
   34260:	bne	34344 <fputs@plt+0x2327c>
   34264:	ldrh	r3, [r5, #50]	; 0x32
   34268:	add	r6, sl, #1
   3426c:	cmp	r6, r3
   34270:	bge	34344 <fputs@plt+0x2327c>
   34274:	ldrb	r3, [r5, #55]	; 0x37
   34278:	tst	r3, #64	; 0x40
   3427c:	bne	34344 <fputs@plt+0x2327c>
   34280:	ldr	r3, [r5, #8]
   34284:	lsl	r6, r6, #1
   34288:	ldrsh	r3, [r3, r6]
   3428c:	cmp	r3, #41	; 0x29
   34290:	ble	34344 <fputs@plt+0x2327c>
   34294:	ldr	r3, [sp, #28]
   34298:	mov	r1, r4
   3429c:	add	r2, r3, #1
   342a0:	ldr	r0, [sp, #20]
   342a4:	bl	1f500 <fputs@plt+0xe438>
   342a8:	subs	r7, r0, #0
   342ac:	bne	34344 <fputs@plt+0x2327c>
   342b0:	ldrh	r3, [r4, #24]
   342b4:	ldr	r2, [r4, #48]	; 0x30
   342b8:	ldr	r0, [sp, #16]
   342bc:	add	r3, r3, #1
   342c0:	strh	r3, [r4, #24]
   342c4:	ldrh	r3, [r4, #42]	; 0x2a
   342c8:	add	r3, r3, #1
   342cc:	strh	r3, [r4, #42]	; 0x2a
   342d0:	ldrh	r3, [r4, #40]	; 0x28
   342d4:	add	r1, r3, #1
   342d8:	strh	r1, [r4, #40]	; 0x28
   342dc:	str	r7, [r2, r3, lsl #2]
   342e0:	ldr	r3, [r4, #36]	; 0x24
   342e4:	ldr	r1, [sp, #36]	; 0x24
   342e8:	orr	r3, r3, #32768	; 0x8000
   342ec:	str	r3, [r4, #36]	; 0x24
   342f0:	ldr	r3, [r5, #8]
   342f4:	add	r2, r3, r6
   342f8:	ldrh	r3, [r3, r6]
   342fc:	ldrh	r2, [r2, #-2]
   34300:	sub	r2, r2, r3
   34304:	ldrh	r3, [r4, #22]
   34308:	uxth	r2, r2
   3430c:	sub	r3, r3, r2
   34310:	strh	r3, [r4, #22]
   34314:	ldr	r3, [sp, #48]	; 0x30
   34318:	add	r3, r3, #5
   3431c:	add	r3, r2, r3
   34320:	mov	r2, r5
   34324:	sxth	r3, r3
   34328:	bl	3406c <fputs@plt+0x22fa4>
   3432c:	ldrh	r3, [sp, #32]
   34330:	strh	sl, [r4, #24]
   34334:	strh	sl, [r4, #42]	; 0x2a
   34338:	strh	r3, [r4, #22]
   3433c:	ldr	r3, [sp, #24]
   34340:	str	r3, [r4, #36]	; 0x24
   34344:	mov	r0, r7
   34348:	add	sp, sp, #172	; 0xac
   3434c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   34350:	cmn	r3, #1
   34354:	bne	341bc <fputs@plt+0x230f4>
   34358:	mov	r7, #0
   3435c:	b	34574 <fputs@plt+0x234ac>
   34360:	ldrh	r1, [r4, #40]	; 0x28
   34364:	ldr	lr, [r4, #48]	; 0x30
   34368:	add	r2, r1, #1
   3436c:	uxth	ip, r2
   34370:	strh	ip, [r4, #40]	; 0x28
   34374:	ldrd	r2, [sp, #56]	; 0x38
   34378:	str	r8, [lr, r1, lsl #2]
   3437c:	ldrd	r0, [r8, #32]
   34380:	orr	r2, r2, r0
   34384:	orr	r3, r3, r1
   34388:	mov	r0, r2
   3438c:	mov	r1, r3
   34390:	ldrd	r2, [r4, #8]
   34394:	bic	r3, r1, r3
   34398:	mov	r1, r3
   3439c:	bic	r2, r0, r2
   343a0:	ldr	r3, [sp, #12]
   343a4:	mov	r0, r2
   343a8:	tst	r3, #1
   343ac:	strd	r0, [r4]
   343b0:	beq	34584 <fputs@plt+0x234bc>
   343b4:	ldr	r2, [r8]
   343b8:	ldr	r3, [r4, #36]	; 0x24
   343bc:	orr	r3, r3, #4
   343c0:	str	r3, [r4, #36]	; 0x24
   343c4:	ldr	r3, [r2, #4]
   343c8:	tst	r3, #2048	; 0x800
   343cc:	movne	r6, #46	; 0x2e
   343d0:	bne	343fc <fputs@plt+0x23334>
   343d4:	ldr	r3, [r2, #20]
   343d8:	cmp	r3, #0
   343dc:	beq	343fc <fputs@plt+0x23334>
   343e0:	ldr	r6, [r3]
   343e4:	cmp	r6, #0
   343e8:	beq	343fc <fputs@plt+0x23334>
   343ec:	mov	r0, r6
   343f0:	asr	r1, r6, #31
   343f4:	bl	14d98 <fputs@plt+0x3cd0>
   343f8:	mov	r6, r0
   343fc:	ldr	r3, [r4, #36]	; 0x24
   34400:	tst	r3, #2
   34404:	str	r3, [sp, #64]	; 0x40
   34408:	beq	346a8 <fputs@plt+0x235e0>
   3440c:	ldrsh	r3, [r4, #22]
   34410:	cmp	r9, #0
   34414:	mov	r2, r3
   34418:	beq	34430 <fputs@plt+0x23368>
   3441c:	ldrsh	r1, [r9, #16]
   34420:	cmp	r1, #0
   34424:	addle	r3, r1, r3
   34428:	subgt	r3, r3, #20
   3442c:	sxth	r3, r3
   34430:	cmp	fp, #0
   34434:	beq	3446c <fputs@plt+0x233a4>
   34438:	ldrsh	r1, [fp, #16]
   3443c:	cmp	r1, #0
   34440:	addle	r3, r1, r3
   34444:	subgt	r3, r3, #20
   34448:	cmp	r9, #0
   3444c:	sxth	r3, r3
   34450:	beq	3446c <fputs@plt+0x233a4>
   34454:	ldrsh	r0, [r9, #16]
   34458:	cmp	r0, #0
   3445c:	ble	3446c <fputs@plt+0x233a4>
   34460:	cmp	r1, #0
   34464:	subgt	r3, r3, #20
   34468:	sxthgt	r3, r3
   3446c:	adds	r1, fp, #0
   34470:	movne	r1, #1
   34474:	cmp	r9, #0
   34478:	addne	r1, r1, #1
   3447c:	cmp	r3, #10
   34480:	sub	r2, r2, r1
   34484:	movlt	r3, #10
   34488:	cmp	r3, r2
   3448c:	movge	r3, r2
   34490:	strh	r3, [r4, #22]
   34494:	ldr	r3, [sp, #36]	; 0x24
   34498:	ldrsh	r0, [r5, #48]	; 0x30
   3449c:	ldrsh	r8, [r4, #22]
   344a0:	ldr	r3, [r3, #16]
   344a4:	rsb	r0, r0, r0, lsl #4
   344a8:	ldrsh	r1, [r3, #40]	; 0x28
   344ac:	bl	6fecc <fputs@plt+0x5ee04>
   344b0:	uxth	r7, r8
   344b4:	add	r1, r7, #1
   344b8:	add	r1, r0, r1
   344bc:	ldr	r0, [sp, #68]	; 0x44
   344c0:	sxth	r1, r1
   344c4:	bl	1a5d0 <fputs@plt+0x9508>
   344c8:	ldr	r2, [sp, #64]	; 0x40
   344cc:	tst	r2, #320	; 0x140
   344d0:	strhne	r0, [r4, #20]
   344d4:	bne	344e8 <fputs@plt+0x23420>
   344d8:	add	r1, r7, #16
   344dc:	sxth	r1, r1
   344e0:	bl	1a5d0 <fputs@plt+0x9508>
   344e4:	strh	r0, [r4, #20]
   344e8:	ldr	r3, [sp, #48]	; 0x30
   344ec:	ldr	r2, [sp, #40]	; 0x28
   344f0:	add	r6, r6, r3
   344f4:	ldrh	r3, [r4, #20]
   344f8:	uxth	r6, r6
   344fc:	add	r7, r7, r6
   34500:	add	r3, r6, r3
   34504:	strh	r3, [r4, #20]
   34508:	ldr	r3, [sp, #16]
   3450c:	strh	r7, [r4, #22]
   34510:	mov	r1, r4
   34514:	ldr	r0, [r3, #4]
   34518:	bl	1ba0c <fputs@plt+0xa944>
   3451c:	mov	r1, r4
   34520:	ldr	r0, [sp, #16]
   34524:	bl	1f57c <fputs@plt+0xe4b4>
   34528:	ldr	r3, [r4, #36]	; 0x24
   3452c:	ldr	r2, [sp, #32]
   34530:	tst	r3, #2
   34534:	movne	r8, r2
   34538:	tst	r3, #16
   3453c:	strh	r8, [r4, #22]
   34540:	mov	r7, r0
   34544:	bne	3456c <fputs@plt+0x234a4>
   34548:	ldrh	r2, [r4, #24]
   3454c:	ldrh	r3, [r5, #52]	; 0x34
   34550:	cmp	r2, r3
   34554:	bcs	3456c <fputs@plt+0x234a4>
   34558:	sxth	r3, r6
   3455c:	mov	r2, r5
   34560:	ldr	r1, [sp, #36]	; 0x24
   34564:	ldr	r0, [sp, #16]
   34568:	bl	3406c <fputs@plt+0x22fa4>
   3456c:	ldrh	r3, [sp, #32]
   34570:	strh	r3, [r4, #22]
   34574:	add	r0, sp, #72	; 0x48
   34578:	bl	33cb4 <fputs@plt+0x22bec>
   3457c:	mov	r8, r0
   34580:	b	34168 <fputs@plt+0x230a0>
   34584:	ldr	r3, [sp, #12]
   34588:	tst	r3, #130	; 0x82
   3458c:	beq	34600 <fputs@plt+0x23538>
   34590:	ldr	r3, [r5, #4]
   34594:	ldr	r2, [sp, #44]	; 0x2c
   34598:	ldrsh	r0, [r3, r2]
   3459c:	ldr	r3, [r4, #36]	; 0x24
   345a0:	cmn	r0, #1
   345a4:	orr	r1, r3, #1
   345a8:	str	r1, [r4, #36]	; 0x24
   345ac:	beq	345f0 <fputs@plt+0x23528>
   345b0:	ldr	r1, [sp, #48]	; 0x30
   345b4:	cmp	r0, #0
   345b8:	movle	r2, #0
   345bc:	movgt	r2, #1
   345c0:	cmp	r1, #0
   345c4:	movne	r2, #0
   345c8:	cmp	r2, #0
   345cc:	beq	343fc <fputs@plt+0x23334>
   345d0:	ldrh	r2, [r5, #50]	; 0x32
   345d4:	sub	r2, r2, #1
   345d8:	cmp	sl, r2
   345dc:	bne	343fc <fputs@plt+0x23334>
   345e0:	ldrb	r2, [r5, #55]	; 0x37
   345e4:	tst	r2, #8
   345e8:	orreq	r3, r3, #65536	; 0x10000
   345ec:	beq	345f4 <fputs@plt+0x2352c>
   345f0:	orr	r3, r3, #4096	; 0x1000
   345f4:	orr	r3, r3, #1
   345f8:	str	r3, [r4, #36]	; 0x24
   345fc:	b	343fc <fputs@plt+0x23334>
   34600:	ldr	r3, [sp, #12]
   34604:	tst	r3, #256	; 0x100
   34608:	ldrne	r3, [r4, #36]	; 0x24
   3460c:	orrne	r3, r3, #8
   34610:	bne	345f8 <fputs@plt+0x23530>
   34614:	ldr	r3, [sp, #12]
   34618:	ldr	r1, [r4, #36]	; 0x24
   3461c:	tst	r3, #36	; 0x24
   34620:	beq	34684 <fputs@plt+0x235bc>
   34624:	ldrh	r3, [r8, #20]
   34628:	orr	r1, r1, #34	; 0x22
   3462c:	str	r1, [r4, #36]	; 0x24
   34630:	tst	r3, #256	; 0x100
   34634:	moveq	r9, r8
   34638:	moveq	fp, r6
   3463c:	beq	343fc <fputs@plt+0x23334>
   34640:	add	r2, ip, #1
   34644:	mov	r1, r4
   34648:	ldr	r0, [sp, #20]
   3464c:	bl	1f500 <fputs@plt+0xe438>
   34650:	add	fp, r8, #48	; 0x30
   34654:	subs	r6, r0, #0
   34658:	bne	34228 <fputs@plt+0x23160>
   3465c:	ldrh	r3, [r4, #40]	; 0x28
   34660:	ldr	r2, [r4, #48]	; 0x30
   34664:	mov	r9, r8
   34668:	add	r1, r3, #1
   3466c:	strh	r1, [r4, #40]	; 0x28
   34670:	str	fp, [r2, r3, lsl #2]
   34674:	ldr	r3, [r4, #36]	; 0x24
   34678:	orr	r3, r3, #16
   3467c:	str	r3, [r4, #36]	; 0x24
   34680:	b	343fc <fputs@plt+0x23334>
   34684:	tst	r1, #32
   34688:	subne	r2, ip, #-1073741822	; 0xc0000002
   3468c:	orr	r0, r1, #18
   34690:	str	r0, [r4, #36]	; 0x24
   34694:	ldrne	r9, [lr, r2, lsl #2]
   34698:	movne	fp, r8
   3469c:	moveq	fp, r8
   346a0:	moveq	r9, r6
   346a4:	b	343fc <fputs@plt+0x23334>
   346a8:	ldrh	r3, [r4, #24]
   346ac:	add	r3, r3, #1
   346b0:	uxth	r3, r3
   346b4:	strh	r3, [r4, #24]
   346b8:	ldrsh	r2, [r8, #16]
   346bc:	cmp	r2, #0
   346c0:	bgt	346e4 <fputs@plt+0x2361c>
   346c4:	ldr	r1, [r5, #4]
   346c8:	ldr	r0, [sp, #44]	; 0x2c
   346cc:	ldrsh	r1, [r1, r0]
   346d0:	cmp	r1, #0
   346d4:	ldrhge	r3, [r4, #22]
   346d8:	addge	r3, r3, r2
   346dc:	subge	r3, r3, r6
   346e0:	bge	34490 <fputs@plt+0x233c8>
   346e4:	ldr	r2, [r5, #8]
   346e8:	lsl	r3, r3, #1
   346ec:	ldrh	r1, [r4, #22]
   346f0:	ldrh	r3, [r2, r3]!	; <UNPREDICTABLE>
   346f4:	add	r3, r3, r1
   346f8:	ldrh	r2, [r2, #-2]
   346fc:	sub	r3, r3, r2
   34700:	ldr	r2, [sp, #12]
   34704:	uxth	r3, r3
   34708:	tst	r2, #256	; 0x100
   3470c:	addne	r3, r3, #10
   34710:	b	34490 <fputs@plt+0x233c8>
   34714:			; <UNDEFINED> instruction: 0x000001bf
   34718:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3471c:	sub	sp, sp, #124	; 0x7c
   34720:	ldr	r4, [r0, #12]
   34724:	strd	r2, [sp, #32]
   34728:	mvn	r3, #0
   3472c:	strh	r3, [sp, #58]	; 0x3a
   34730:	ldr	r3, [r0]
   34734:	mov	r7, r0
   34738:	str	r3, [sp, #8]
   3473c:	ldr	sl, [r3, #4]
   34740:	add	r3, sl, #8
   34744:	ldrb	sl, [r4, #16]
   34748:	add	sl, sl, sl, lsl #3
   3474c:	add	sl, r3, sl, lsl #3
   34750:	ldr	r3, [r0, #4]
   34754:	ldr	r6, [sl, #68]	; 0x44
   34758:	ldr	fp, [sl, #16]
   3475c:	cmp	r6, #0
   34760:	str	r3, [sp, #12]
   34764:	movne	r5, r6
   34768:	bne	347e0 <fputs@plt+0x23718>
   3476c:	ldrb	r3, [fp, #42]	; 0x2a
   34770:	tst	r3, #32
   34774:	ldrne	r5, [fp, #8]
   34778:	bne	347e0 <fputs@plt+0x23718>
   3477c:	mov	r2, #56	; 0x38
   34780:	mov	r1, r6
   34784:	add	r0, sp, #64	; 0x40
   34788:	bl	10eac <memset@plt>
   3478c:	mov	r3, #1
   34790:	strh	r3, [sp, #114]	; 0x72
   34794:	strh	r3, [sp, #116]	; 0x74
   34798:	add	r3, sp, #58	; 0x3a
   3479c:	str	r3, [sp, #68]	; 0x44
   347a0:	add	r3, sp, #60	; 0x3c
   347a4:	str	r3, [sp, #72]	; 0x48
   347a8:	mov	r3, #5
   347ac:	strb	r3, [sp, #118]	; 0x76
   347b0:	ldrh	r3, [fp, #40]	; 0x28
   347b4:	add	r5, sp, #64	; 0x40
   347b8:	str	fp, [sp, #76]	; 0x4c
   347bc:	strh	r3, [sp, #112]	; 0x70
   347c0:	ldrh	r3, [fp, #38]	; 0x26
   347c4:	strh	r6, [sp, #62]	; 0x3e
   347c8:	strh	r3, [sp, #60]	; 0x3c
   347cc:	ldrb	r3, [sl, #37]	; 0x25
   347d0:	tst	r3, #1
   347d4:	ldreq	r3, [sl, #16]
   347d8:	ldreq	r3, [r3, #8]
   347dc:	streq	r3, [sp, #84]	; 0x54
   347e0:	ldrsh	r3, [fp, #38]	; 0x26
   347e4:	cmp	r3, #10
   347e8:	str	r3, [sp, #4]
   347ec:	movle	r9, #0
   347f0:	ble	34808 <fputs@plt+0x23740>
   347f4:	ldrsh	r0, [sp, #4]
   347f8:	asr	r1, r0, #31
   347fc:	bl	14d98 <fputs@plt+0x3cd0>
   34800:	sub	r0, r0, #33	; 0x21
   34804:	uxth	r9, r0
   34808:	ldr	r0, [r7, #16]
   3480c:	cmp	r0, #0
   34810:	beq	34964 <fputs@plt+0x2389c>
   34814:	mov	r0, #0
   34818:	mov	r3, #1
   3481c:	cmp	r5, #0
   34820:	str	r3, [sp, #16]
   34824:	clz	r3, r0
   34828:	lsr	r3, r3, #5
   3482c:	moveq	r3, #0
   34830:	cmp	r3, #0
   34834:	beq	3495c <fputs@plt+0x23894>
   34838:	ldr	r2, [r5, #36]	; 0x24
   3483c:	cmp	r2, #0
   34840:	beq	34858 <fputs@plt+0x23790>
   34844:	ldr	r1, [sp, #12]
   34848:	ldr	r0, [sl, #44]	; 0x2c
   3484c:	bl	1cc40 <fputs@plt+0xbb78>
   34850:	cmp	r0, #0
   34854:	beq	34cac <fputs@plt+0x23be4>
   34858:	ldr	r3, [r5, #8]
   3485c:	mov	r6, #0
   34860:	ldrsh	r3, [r3]
   34864:	strh	r6, [r4, #24]
   34868:	strb	r6, [r4, #17]
   3486c:	str	r3, [sp, #4]
   34870:	ldrd	r2, [sp, #32]
   34874:	str	r5, [r4, #28]
   34878:	strh	r6, [r4, #42]	; 0x2a
   3487c:	strd	r2, [r4]
   34880:	ldrh	r3, [sp, #4]
   34884:	strh	r6, [r4, #40]	; 0x28
   34888:	strh	r6, [r4, #18]
   3488c:	strh	r3, [r4, #22]
   34890:	ldrb	r3, [r5, #55]	; 0x37
   34894:	str	r3, [sp, #40]	; 0x28
   34898:	ands	r3, r3, #4
   3489c:	str	r3, [sp, #20]
   348a0:	bne	348e0 <fputs@plt+0x23818>
   348a4:	ldr	r3, [r7]
   348a8:	ldr	r3, [r3, #8]
   348ac:	cmp	r3, r6
   348b0:	str	r3, [sp, #24]
   348b4:	beq	348dc <fputs@plt+0x23814>
   348b8:	ldr	r3, [sl, #44]	; 0x2c
   348bc:	ldr	r9, [sp, #20]
   348c0:	str	r3, [sp, #28]
   348c4:	ldr	r3, [sp, #24]
   348c8:	ldr	r3, [r3]
   348cc:	str	r3, [sp, #44]	; 0x2c
   348d0:	ldr	r3, [sp, #44]	; 0x2c
   348d4:	cmp	r9, r3
   348d8:	blt	34ac0 <fputs@plt+0x239f8>
   348dc:	mov	r6, #0
   348e0:	ldr	r3, [r5, #44]	; 0x2c
   348e4:	cmp	r3, #0
   348e8:	bgt	34bac <fputs@plt+0x23ae4>
   348ec:	mov	r3, #256	; 0x100
   348f0:	str	r3, [r4, #36]	; 0x24
   348f4:	cmp	r6, #0
   348f8:	ldr	r3, [sp, #16]
   348fc:	moveq	r3, #0
   34900:	strb	r3, [r4, #17]
   34904:	ldr	r3, [sp, #4]
   34908:	add	r3, r3, #16
   3490c:	strh	r3, [r4, #20]
   34910:	ldr	r2, [sp, #4]
   34914:	mov	r1, r4
   34918:	ldr	r0, [sp, #12]
   3491c:	bl	1ba0c <fputs@plt+0xa944>
   34920:	mov	r1, r4
   34924:	mov	r0, r7
   34928:	bl	1f57c <fputs@plt+0xe4b4>
   3492c:	ldrh	r3, [sp, #4]
   34930:	strh	r3, [r4, #22]
   34934:	cmp	r0, #0
   34938:	bne	3495c <fputs@plt+0x23894>
   3493c:	mov	r3, #0
   34940:	mov	r2, r5
   34944:	mov	r1, sl
   34948:	mov	r0, r7
   3494c:	bl	3406c <fputs@plt+0x22fa4>
   34950:	ldr	r3, [sl, #68]	; 0x44
   34954:	cmp	r3, #0
   34958:	beq	34cac <fputs@plt+0x23be4>
   3495c:	add	sp, sp, #124	; 0x7c
   34960:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   34964:	ldr	r3, [sp, #8]
   34968:	ldrh	r2, [r3, #36]	; 0x24
   3496c:	ands	r2, r2, #128	; 0x80
   34970:	bne	34818 <fputs@plt+0x23750>
   34974:	ldr	r3, [r3]
   34978:	clz	r0, r6
   3497c:	lsr	r0, r0, #5
   34980:	ldr	r3, [r3]
   34984:	ldr	r3, [r3, #24]
   34988:	ands	r0, r0, r3, lsr #20
   3498c:	beq	34818 <fputs@plt+0x23750>
   34990:	ldrb	r3, [sl, #37]	; 0x25
   34994:	ands	r0, r3, #1
   34998:	bne	34814 <fputs@plt+0x2374c>
   3499c:	ldrb	r6, [fp, #42]	; 0x2a
   349a0:	ands	r6, r6, #32
   349a4:	bne	34818 <fputs@plt+0x23750>
   349a8:	ands	r0, r3, #40	; 0x28
   349ac:	movne	r0, r6
   349b0:	bne	34818 <fputs@plt+0x23750>
   349b4:	ldr	r3, [sp, #12]
   349b8:	mov	r2, #48	; 0x30
   349bc:	ldr	r8, [r3, #20]
   349c0:	ldr	r3, [r3, #12]
   349c4:	mla	r3, r2, r3, r8
   349c8:	str	r3, [sp, #16]
   349cc:	ldr	r3, [sp, #4]
   349d0:	add	r3, r9, r3
   349d4:	uxth	r6, r3
   349d8:	add	r3, r6, #4
   349dc:	str	r3, [sp, #4]
   349e0:	ldr	r2, [sp, #16]
   349e4:	clz	r3, r0
   349e8:	cmp	r8, r2
   349ec:	lsr	r3, r3, #5
   349f0:	movcs	r3, #0
   349f4:	cmp	r3, #0
   349f8:	beq	34818 <fputs@plt+0x23750>
   349fc:	ldrd	r0, [r4, #8]
   34a00:	ldrd	r2, [r8, #32]
   34a04:	and	r2, r2, r0
   34a08:	and	r3, r3, r1
   34a0c:	orrs	r1, r2, r3
   34a10:	beq	34a20 <fputs@plt+0x23958>
   34a14:	mov	r0, #0
   34a18:	add	r8, r8, #48	; 0x30
   34a1c:	b	349e0 <fputs@plt+0x23918>
   34a20:	mov	r1, sl
   34a24:	mov	r0, r8
   34a28:	bl	1c298 <fputs@plt+0xb1d0>
   34a2c:	cmp	r0, #0
   34a30:	beq	34a14 <fputs@plt+0x2394c>
   34a34:	mov	r3, #1
   34a38:	strh	r3, [r4, #24]
   34a3c:	strh	r3, [r4, #40]	; 0x28
   34a40:	ldr	r3, [r4, #48]	; 0x30
   34a44:	mov	r2, #0
   34a48:	str	r2, [r4, #28]
   34a4c:	strh	r2, [r4, #42]	; 0x2a
   34a50:	str	r8, [r3]
   34a54:	ldrh	r3, [sp, #4]
   34a58:	strh	r3, [r4, #18]
   34a5c:	ldr	r3, [fp, #12]
   34a60:	cmp	r3, r2
   34a64:	bne	34a78 <fputs@plt+0x239b0>
   34a68:	ldrb	r3, [fp, #42]	; 0x2a
   34a6c:	tst	r3, #2
   34a70:	addeq	r3, r6, #28
   34a74:	strheq	r3, [r4, #18]
   34a78:	mov	r1, #43	; 0x2b
   34a7c:	strh	r1, [r4, #22]
   34a80:	sxth	r0, r9
   34a84:	bl	1a5d0 <fputs@plt+0x9508>
   34a88:	mov	r3, #16384	; 0x4000
   34a8c:	str	r3, [r4, #36]	; 0x24
   34a90:	ldrd	r2, [r8, #32]
   34a94:	strh	r0, [r4, #20]
   34a98:	ldrd	r0, [sp, #32]
   34a9c:	orr	r0, r0, r2
   34aa0:	orr	r1, r1, r3
   34aa4:	mov	r2, r0
   34aa8:	mov	r3, r1
   34aac:	mov	r0, r7
   34ab0:	strd	r2, [r4]
   34ab4:	mov	r1, r4
   34ab8:	bl	1f57c <fputs@plt+0xe4b4>
   34abc:	b	34a18 <fputs@plt+0x23950>
   34ac0:	ldr	r3, [sp, #24]
   34ac4:	ldr	r2, [r3, #4]
   34ac8:	mov	r3, #20
   34acc:	mul	r3, r3, r9
   34ad0:	ldr	r0, [r2, r3]
   34ad4:	bl	16584 <fputs@plt+0x54bc>
   34ad8:	ldrb	r3, [r0]
   34adc:	mov	r8, r0
   34ae0:	cmp	r3, #152	; 0x98
   34ae4:	bne	34b38 <fputs@plt+0x23a70>
   34ae8:	ldr	r3, [r0, #28]
   34aec:	ldr	r2, [sp, #28]
   34af0:	cmp	r2, r3
   34af4:	bne	34b38 <fputs@plt+0x23a70>
   34af8:	ldrsh	r2, [r0, #32]
   34afc:	cmp	r2, #0
   34b00:	blt	34ba4 <fputs@plt+0x23adc>
   34b04:	ldrh	r1, [r5, #50]	; 0x32
   34b08:	mov	r3, #0
   34b0c:	cmp	r3, r1
   34b10:	blt	34b1c <fputs@plt+0x23a54>
   34b14:	add	r9, r9, #1
   34b18:	b	348d0 <fputs@plt+0x23808>
   34b1c:	ldr	ip, [r5, #4]
   34b20:	lsl	r0, r3, #1
   34b24:	ldrsh	r0, [ip, r0]
   34b28:	cmp	r0, r2
   34b2c:	beq	34ba4 <fputs@plt+0x23adc>
   34b30:	add	r3, r3, #1
   34b34:	b	34b0c <fputs@plt+0x23a44>
   34b38:	ldr	r3, [r5, #40]	; 0x28
   34b3c:	cmp	r3, #0
   34b40:	beq	34b14 <fputs@plt+0x23a4c>
   34b44:	ldrh	r2, [r5, #50]	; 0x32
   34b48:	mov	r6, #0
   34b4c:	lsl	r2, r2, #1
   34b50:	str	r2, [sp, #48]	; 0x30
   34b54:	ldr	r2, [sp, #48]	; 0x30
   34b58:	cmp	r2, r6
   34b5c:	beq	34b14 <fputs@plt+0x23a4c>
   34b60:	ldr	r2, [r5, #4]
   34b64:	ldrsh	r2, [r2, r6]
   34b68:	cmn	r2, #2
   34b6c:	bne	34b9c <fputs@plt+0x23ad4>
   34b70:	ldr	r0, [r3, #4]
   34b74:	str	r3, [sp, #52]	; 0x34
   34b78:	mov	r3, #10
   34b7c:	ldr	r2, [sp, #28]
   34b80:	mul	r1, r3, r6
   34b84:	ldr	r1, [r0, r1]
   34b88:	mov	r0, r8
   34b8c:	bl	1c9dc <fputs@plt+0xb914>
   34b90:	ldr	r3, [sp, #52]	; 0x34
   34b94:	cmp	r0, #0
   34b98:	beq	34ba4 <fputs@plt+0x23adc>
   34b9c:	add	r6, r6, #2
   34ba0:	b	34b54 <fputs@plt+0x23a8c>
   34ba4:	mov	r6, #1
   34ba8:	b	348e0 <fputs@plt+0x23818>
   34bac:	ldr	r3, [sp, #40]	; 0x28
   34bb0:	tst	r3, #32
   34bb4:	beq	34c6c <fputs@plt+0x23ba4>
   34bb8:	mov	r8, #0
   34bbc:	mov	r9, #0
   34bc0:	mov	r3, #576	; 0x240
   34bc4:	str	r3, [r4, #36]	; 0x24
   34bc8:	cmp	r6, #0
   34bcc:	bne	34c94 <fputs@plt+0x23bcc>
   34bd0:	ldrb	r3, [fp, #42]	; 0x2a
   34bd4:	tst	r3, #32
   34bd8:	bne	34c38 <fputs@plt+0x23b70>
   34bdc:	ldr	r2, [sp, #20]
   34be0:	orr	r3, r8, r9
   34be4:	cmp	r2, #0
   34be8:	cmpeq	r3, #0
   34bec:	bne	3493c <fputs@plt+0x23874>
   34bf0:	ldrsh	r2, [r5, #48]	; 0x30
   34bf4:	ldrsh	r3, [fp, #40]	; 0x28
   34bf8:	cmp	r2, r3
   34bfc:	bge	3493c <fputs@plt+0x23874>
   34c00:	ldr	r3, [sp, #8]
   34c04:	ldrh	r3, [r3, #36]	; 0x24
   34c08:	tst	r3, #4
   34c0c:	bne	3493c <fputs@plt+0x23874>
   34c10:	ldr	r3, [pc, #164]	; 34cbc <fputs@plt+0x23bf4>
   34c14:	ldr	r3, [r3, #16]
   34c18:	cmp	r3, #0
   34c1c:	beq	3493c <fputs@plt+0x23874>
   34c20:	ldr	r3, [sp, #8]
   34c24:	ldr	r3, [r3]
   34c28:	ldr	r3, [r3]
   34c2c:	ldrh	r3, [r3, #64]	; 0x40
   34c30:	tst	r3, #64	; 0x40
   34c34:	bne	3493c <fputs@plt+0x23874>
   34c38:	strb	r6, [r4, #17]
   34c3c:	ldrsh	r0, [r5, #48]	; 0x30
   34c40:	ldrsh	r1, [fp, #40]	; 0x28
   34c44:	ldrh	r6, [sp, #4]
   34c48:	rsb	r0, r0, r0, lsl #4
   34c4c:	bl	6fecc <fputs@plt+0x5ee04>
   34c50:	add	r3, r6, #1
   34c54:	add	r0, r0, r3
   34c58:	orrs	r3, r8, r9
   34c5c:	sxth	r0, r0
   34c60:	bne	34c9c <fputs@plt+0x23bd4>
   34c64:	strh	r0, [r4, #20]
   34c68:	b	34910 <fputs@plt+0x23848>
   34c6c:	mov	r0, r5
   34c70:	bl	17bfc <fputs@plt+0x6b34>
   34c74:	ldrd	r8, [sl, #56]	; 0x38
   34c78:	bic	r8, r8, r0
   34c7c:	bic	r9, r9, r1
   34c80:	orrs	r3, r8, r9
   34c84:	moveq	r3, #576	; 0x240
   34c88:	movne	r3, #512	; 0x200
   34c8c:	str	r3, [r4, #36]	; 0x24
   34c90:	b	34bc8 <fputs@plt+0x23b00>
   34c94:	ldrb	r6, [sp, #16]
   34c98:	b	34c38 <fputs@plt+0x23b70>
   34c9c:	add	r1, r6, #16
   34ca0:	sxth	r1, r1
   34ca4:	bl	1a5d0 <fputs@plt+0x9508>
   34ca8:	b	34c64 <fputs@plt+0x23b9c>
   34cac:	ldr	r3, [sp, #16]
   34cb0:	ldr	r5, [r5, #20]
   34cb4:	add	r3, r3, #1
   34cb8:	b	3481c <fputs@plt+0x23754>
   34cbc:	andeq	fp, r8, r0, lsr #2
   34cc0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   34cc4:	sub	sp, sp, #668	; 0x29c
   34cc8:	ldm	r0, {r5, r9}
   34ccc:	strd	r2, [sp, #32]
   34cd0:	mov	r1, #48	; 0x30
   34cd4:	ldr	r2, [r9, #12]
   34cd8:	ldr	r3, [r9, #20]
   34cdc:	ldr	fp, [r0, #12]
   34ce0:	mla	r3, r1, r2, r3
   34ce4:	add	sl, sp, #88	; 0x58
   34ce8:	str	r0, [sp, #20]
   34cec:	mov	r2, #56	; 0x38
   34cf0:	mov	r1, #0
   34cf4:	mov	r0, sl
   34cf8:	str	r3, [sp, #48]	; 0x30
   34cfc:	bl	10eac <memset@plt>
   34d00:	ldrb	r3, [fp, #16]
   34d04:	ldr	r2, [r5, #4]
   34d08:	ldr	r8, [r9, #20]
   34d0c:	add	r2, r2, #8
   34d10:	add	r3, r3, r3, lsl #3
   34d14:	mov	r7, #0
   34d18:	add	r3, r2, r3, lsl #3
   34d1c:	str	r3, [sp, #44]	; 0x2c
   34d20:	ldr	r3, [r3, #44]	; 0x2c
   34d24:	str	r3, [sp, #52]	; 0x34
   34d28:	ldr	r3, [sp, #48]	; 0x30
   34d2c:	cmp	r8, r3
   34d30:	movcs	r3, #0
   34d34:	movcc	r3, #1
   34d38:	cmp	r7, #0
   34d3c:	movne	r3, #0
   34d40:	cmp	r3, #0
   34d44:	bne	34d54 <fputs@plt+0x23c8c>
   34d48:	mov	r0, r7
   34d4c:	add	sp, sp, #668	; 0x29c
   34d50:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   34d54:	ldrh	r3, [r8, #18]
   34d58:	tst	r3, #512	; 0x200
   34d5c:	bne	34d6c <fputs@plt+0x23ca4>
   34d60:	mov	r7, #0
   34d64:	add	r8, r8, #48	; 0x30
   34d68:	b	34d28 <fputs@plt+0x23c60>
   34d6c:	ldr	ip, [r8, #12]
   34d70:	add	r3, ip, #416	; 0x1a0
   34d74:	ldrd	r0, [r3, #-8]
   34d78:	ldrd	r2, [fp, #8]
   34d7c:	and	r2, r2, r0
   34d80:	and	r3, r3, r1
   34d84:	orrs	r3, r2, r3
   34d88:	beq	34d60 <fputs@plt+0x23c98>
   34d8c:	ldr	r3, [ip, #12]
   34d90:	ldr	r6, [ip, #20]
   34d94:	mov	r2, #48	; 0x30
   34d98:	ldr	lr, [sp, #20]
   34d9c:	mla	r3, r2, r3, r6
   34da0:	add	ip, sp, #68	; 0x44
   34da4:	str	r3, [sp, #56]	; 0x38
   34da8:	ldm	lr!, {r0, r1, r2, r3}
   34dac:	mov	r7, #0
   34db0:	stmia	ip!, {r0, r1, r2, r3}
   34db4:	add	r3, sp, #144	; 0x90
   34db8:	str	r3, [sp, #84]	; 0x54
   34dbc:	mov	r3, #1
   34dc0:	str	r7, [sp, #76]	; 0x4c
   34dc4:	str	r3, [sp, #8]
   34dc8:	ldr	r3, [sp, #56]	; 0x38
   34dcc:	cmp	r6, r3
   34dd0:	bcs	34e8c <fputs@plt+0x23dc4>
   34dd4:	ldrh	r3, [r6, #18]
   34dd8:	tst	r3, #1024	; 0x400
   34ddc:	ldrne	r3, [r6, #12]
   34de0:	bne	34e18 <fputs@plt+0x23d50>
   34de4:	ldr	r3, [r6, #8]
   34de8:	ldr	r2, [sp, #52]	; 0x34
   34dec:	cmp	r2, r3
   34df0:	bne	34f48 <fputs@plt+0x23e80>
   34df4:	ldr	r3, [r9]
   34df8:	str	r9, [sp, #260]	; 0x104
   34dfc:	str	r3, [sp, #256]	; 0x100
   34e00:	mov	r3, #72	; 0x48
   34e04:	strb	r3, [sp, #264]	; 0x108
   34e08:	mov	r3, #1
   34e0c:	str	r3, [sp, #268]	; 0x10c
   34e10:	add	r3, sp, #256	; 0x100
   34e14:	str	r6, [sp, #276]	; 0x114
   34e18:	str	r3, [sp, #72]	; 0x48
   34e1c:	mov	r3, #0
   34e20:	strh	r3, [sp, #144]	; 0x90
   34e24:	ldr	r3, [sp, #44]	; 0x2c
   34e28:	ldr	r3, [r3, #16]
   34e2c:	ldrb	r3, [r3, #42]	; 0x2a
   34e30:	tst	r3, #16
   34e34:	beq	34f10 <fputs@plt+0x23e48>
   34e38:	add	r3, sp, #704	; 0x2c0
   34e3c:	add	r0, sp, #68	; 0x44
   34e40:	ldrd	r2, [r3]
   34e44:	strd	r2, [sp]
   34e48:	ldrd	r2, [sp, #32]
   34e4c:	bl	320f8 <fputs@plt+0x21030>
   34e50:	cmp	r0, #0
   34e54:	mov	r7, r0
   34e58:	bne	34e78 <fputs@plt+0x23db0>
   34e5c:	add	r3, sp, #704	; 0x2c0
   34e60:	add	r0, sp, #68	; 0x44
   34e64:	ldrd	r2, [r3]
   34e68:	strd	r2, [sp]
   34e6c:	ldrd	r2, [sp, #32]
   34e70:	bl	34cc0 <fputs@plt+0x23bf8>
   34e74:	mov	r7, r0
   34e78:	add	r5, sp, #144	; 0x90
   34e7c:	ldrh	r2, [r5]
   34e80:	cmp	r2, #0
   34e84:	bne	34f20 <fputs@plt+0x23e58>
   34e88:	strh	r2, [sl]
   34e8c:	mov	r3, #1
   34e90:	strh	r3, [fp, #40]	; 0x28
   34e94:	ldr	r3, [fp, #48]	; 0x30
   34e98:	add	r4, sp, #88	; 0x58
   34e9c:	str	r8, [r3]
   34ea0:	mov	r3, #8192	; 0x2000
   34ea4:	str	r3, [fp, #36]	; 0x24
   34ea8:	mov	r3, #0
   34eac:	mov	r5, r3
   34eb0:	strh	r3, [fp, #18]
   34eb4:	strb	r3, [fp, #17]
   34eb8:	str	r3, [fp, #24]
   34ebc:	str	r3, [fp, #28]
   34ec0:	str	r3, [fp, #32]
   34ec4:	cmp	r7, #0
   34ec8:	bne	34d64 <fputs@plt+0x23c9c>
   34ecc:	ldrh	r3, [sl]
   34ed0:	cmp	r5, r3
   34ed4:	bge	34d60 <fputs@plt+0x23c98>
   34ed8:	ldrh	r3, [r4, #16]
   34edc:	mov	r1, fp
   34ee0:	ldr	r0, [sp, #20]
   34ee4:	add	r3, r3, #1
   34ee8:	strh	r3, [fp, #20]
   34eec:	ldrsh	r3, [r4, #18]
   34ef0:	add	r5, r5, #1
   34ef4:	add	r4, r4, #16
   34ef8:	strh	r3, [fp, #22]
   34efc:	ldrd	r2, [r4, #-8]
   34f00:	strd	r2, [fp]
   34f04:	bl	1f57c <fputs@plt+0xe4b4>
   34f08:	mov	r7, r0
   34f0c:	b	34ec4 <fputs@plt+0x23dfc>
   34f10:	ldrd	r2, [sp, #32]
   34f14:	add	r0, sp, #68	; 0x44
   34f18:	bl	34718 <fputs@plt+0x23650>
   34f1c:	b	34e50 <fputs@plt+0x23d88>
   34f20:	ldr	r3, [sp, #8]
   34f24:	cmp	r3, #0
   34f28:	beq	34f50 <fputs@plt+0x23e88>
   34f2c:	strh	r2, [sl]
   34f30:	add	r1, sp, #152	; 0x98
   34f34:	lsl	r2, r2, #4
   34f38:	add	r0, sp, #96	; 0x60
   34f3c:	bl	10f3c <memcpy@plt>
   34f40:	mov	r3, #0
   34f44:	str	r3, [sp, #8]
   34f48:	add	r6, r6, #48	; 0x30
   34f4c:	b	34dc8 <fputs@plt+0x23d00>
   34f50:	ldrh	r3, [sl]
   34f54:	add	r1, sp, #96	; 0x60
   34f58:	add	r0, sp, #208	; 0xd0
   34f5c:	str	r3, [sp, #40]	; 0x28
   34f60:	ldrh	r3, [sp, #40]	; 0x28
   34f64:	add	r4, sp, #200	; 0xc8
   34f68:	strh	r3, [sp, #200]	; 0xc8
   34f6c:	ldr	r3, [sp, #40]	; 0x28
   34f70:	lsl	r2, r3, #4
   34f74:	bl	10f3c <memcpy@plt>
   34f78:	ldrh	r3, [sp, #8]
   34f7c:	str	r4, [sp, #16]
   34f80:	str	r5, [sp, #60]	; 0x3c
   34f84:	strh	r3, [sl]
   34f88:	ldr	r3, [sp, #8]
   34f8c:	str	r3, [sp, #24]
   34f90:	ldr	r3, [sp, #24]
   34f94:	ldr	r2, [sp, #40]	; 0x28
   34f98:	cmp	r3, r2
   34f9c:	bge	34f48 <fputs@plt+0x23e80>
   34fa0:	add	r3, sp, #144	; 0x90
   34fa4:	str	r3, [sp, #12]
   34fa8:	ldr	r3, [sp, #8]
   34fac:	str	r3, [sp, #28]
   34fb0:	b	35028 <fputs@plt+0x23f60>
   34fb4:	ldr	r3, [sp, #16]
   34fb8:	ldr	r1, [sp, #12]
   34fbc:	ldrd	r2, [r3, #8]
   34fc0:	ldrd	r0, [r1, #8]
   34fc4:	orr	r5, r3, r1
   34fc8:	ldr	r3, [sp, #12]
   34fcc:	orr	r4, r2, r0
   34fd0:	ldrsh	r1, [r3, #16]
   34fd4:	ldr	r3, [sp, #16]
   34fd8:	ldrsh	r0, [r3, #16]
   34fdc:	bl	1a5d0 <fputs@plt+0x9508>
   34fe0:	ldr	r3, [sp, #12]
   34fe4:	ldrsh	r1, [r3, #18]
   34fe8:	ldr	r3, [sp, #16]
   34fec:	mov	r2, r0
   34ff0:	ldrsh	r0, [r3, #18]
   34ff4:	bl	1a5d0 <fputs@plt+0x9508>
   34ff8:	mov	r3, r5
   34ffc:	str	r0, [sp, #4]
   35000:	str	r2, [sp]
   35004:	mov	r0, sl
   35008:	mov	r2, r4
   3500c:	bl	17820 <fputs@plt+0x6758>
   35010:	ldr	r3, [sp, #28]
   35014:	add	r3, r3, #1
   35018:	str	r3, [sp, #28]
   3501c:	ldr	r3, [sp, #12]
   35020:	add	r3, r3, #16
   35024:	str	r3, [sp, #12]
   35028:	ldr	r3, [sp, #60]	; 0x3c
   3502c:	ldr	r2, [sp, #28]
   35030:	ldrh	r3, [r3]
   35034:	cmp	r2, r3
   35038:	blt	34fb4 <fputs@plt+0x23eec>
   3503c:	ldr	r3, [sp, #24]
   35040:	add	r3, r3, #1
   35044:	str	r3, [sp, #24]
   35048:	ldr	r3, [sp, #16]
   3504c:	add	r3, r3, #16
   35050:	str	r3, [sp, #16]
   35054:	b	34f90 <fputs@plt+0x23ec8>
   35058:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
   3505c:	mov	r8, r2
   35060:	mov	r6, r3
   35064:	mov	r4, r1
   35068:	mov	r5, r0
   3506c:	bl	33c58 <fputs@plt+0x22b90>
   35070:	mov	r7, r0
   35074:	mov	r0, r8
   35078:	bl	16cac <fputs@plt+0x5be4>
   3507c:	mov	r1, r0
   35080:	mov	r0, r4
   35084:	bl	16d40 <fputs@plt+0x5c78>
   35088:	mvn	r3, #3
   3508c:	ldr	r4, [sp, #52]	; 0x34
   35090:	str	r3, [sp, #8]
   35094:	ldr	r3, [sp, #40]	; 0x28
   35098:	ldr	r2, [sp, #44]	; 0x2c
   3509c:	str	r3, [sp]
   350a0:	mov	r1, r6
   350a4:	ldr	r3, [sp, #48]	; 0x30
   350a8:	str	r7, [sp, #4]
   350ac:	orr	r4, r0, r4
   350b0:	ldr	r0, [r5, #8]
   350b4:	bl	28464 <fputs@plt+0x1739c>
   350b8:	uxtb	r4, r4
   350bc:	mov	r1, r4
   350c0:	mov	r6, r0
   350c4:	ldr	r0, [r5, #8]
   350c8:	bl	1b1a0 <fputs@plt+0xa0d8>
   350cc:	mov	r0, r6
   350d0:	add	sp, sp, #16
   350d4:	pop	{r4, r5, r6, r7, r8, pc}
   350d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   350dc:	sub	sp, sp, #44	; 0x2c
   350e0:	ldr	sl, [r0]
   350e4:	ldrb	r5, [sl, #69]	; 0x45
   350e8:	cmp	r5, #0
   350ec:	bne	35154 <fputs@plt+0x2408c>
   350f0:	mov	r4, r2
   350f4:	mov	r6, r1
   350f8:	str	r0, [sp, #4]
   350fc:	mov	r2, #32
   35100:	mov	r1, r5
   35104:	add	r0, sp, #8
   35108:	bl	10eac <memset@plt>
   3510c:	ldr	r3, [r4, #28]
   35110:	mov	r8, #0
   35114:	str	r3, [sp, #12]
   35118:	ldr	r3, [r4]
   3511c:	ldr	r4, [r6, #4]
   35120:	mov	r9, #0
   35124:	ldr	r3, [r3, #4]
   35128:	add	r4, r4, #14
   3512c:	mov	fp, #65	; 0x41
   35130:	str	r3, [sp]
   35134:	ldrsh	r3, [r6, #34]	; 0x22
   35138:	cmp	r5, r3
   3513c:	blt	3515c <fputs@plt+0x24094>
   35140:	lsl	r1, r9, #2
   35144:	lsl	r0, r8, #2
   35148:	orr	r1, r1, r8, lsr #30
   3514c:	bl	14d98 <fputs@plt+0x3cd0>
   35150:	strh	r0, [r6, #40]	; 0x28
   35154:	add	sp, sp, #44	; 0x2c
   35158:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3515c:	mov	r3, #20
   35160:	ldr	r2, [sp]
   35164:	mul	r3, r3, r5
   35168:	add	r0, sp, #8
   3516c:	ldr	r7, [r2, r3]
   35170:	mov	r2, r4
   35174:	mov	r1, r7
   35178:	bl	1c410 <fputs@plt+0xb348>
   3517c:	ldrb	r0, [r4]
   35180:	mov	r1, #0
   35184:	adds	r8, r8, r0
   35188:	mov	r0, r7
   3518c:	adc	r9, r9, r1
   35190:	bl	16cac <fputs@plt+0x5be4>
   35194:	mov	r1, r7
   35198:	cmp	r0, #0
   3519c:	strbne	r0, [r4, #-1]
   351a0:	strbeq	fp, [r4, #-1]
   351a4:	ldr	r0, [sp, #4]
   351a8:	bl	33af4 <fputs@plt+0x22a2c>
   351ac:	cmp	r0, #0
   351b0:	beq	351d0 <fputs@plt+0x24108>
   351b4:	ldr	r3, [r4, #-6]
   351b8:	cmp	r3, #0
   351bc:	bne	351d0 <fputs@plt+0x24108>
   351c0:	ldr	r1, [r0]
   351c4:	mov	r0, sl
   351c8:	bl	201a4 <fputs@plt+0xf0dc>
   351cc:	str	r0, [r4, #-6]
   351d0:	add	r5, r5, #1
   351d4:	add	r4, r4, #16
   351d8:	b	35134 <fputs@plt+0x2406c>
   351dc:	push	{r4, r5, r6, r7, r8, lr}
   351e0:	mov	r5, #0
   351e4:	ldr	r6, [r1, #28]
   351e8:	ldr	r3, [r1, #8]
   351ec:	ldr	r7, [r0]
   351f0:	add	r4, r6, #8
   351f4:	orr	r3, r3, #64	; 0x40
   351f8:	str	r3, [r1, #8]
   351fc:	ldr	r3, [r6]
   35200:	cmp	r5, r3
   35204:	blt	3520c <fputs@plt+0x24144>
   35208:	pop	{r4, r5, r6, r7, r8, pc}
   3520c:	ldr	r1, [r4, #16]
   35210:	ldrb	r3, [r1, #42]	; 0x2a
   35214:	tst	r3, #2
   35218:	beq	35228 <fputs@plt+0x24160>
   3521c:	ldr	r2, [r4, #20]
   35220:	cmp	r2, #0
   35224:	bne	35238 <fputs@plt+0x24170>
   35228:	add	r5, r5, #1
   3522c:	add	r4, r4, #72	; 0x48
   35230:	b	351fc <fputs@plt+0x24134>
   35234:	mov	r2, r3
   35238:	ldr	r3, [r2, #48]	; 0x30
   3523c:	cmp	r3, #0
   35240:	bne	35234 <fputs@plt+0x2416c>
   35244:	mov	r0, r7
   35248:	bl	350d8 <fputs@plt+0x24010>
   3524c:	b	35228 <fputs@plt+0x24160>
   35250:	push	{r4, r5, r6, lr}
   35254:	mov	r5, r1
   35258:	ldr	r1, [r1, #48]	; 0x30
   3525c:	mov	r6, r0
   35260:	cmp	r1, #0
   35264:	mov	r4, r2
   35268:	bne	35284 <fputs@plt+0x241bc>
   3526c:	ldr	r3, [r5]
   35270:	ldr	r2, [r3]
   35274:	cmp	r4, r2
   35278:	blt	35294 <fputs@plt+0x241cc>
   3527c:	mov	r0, #0
   35280:	pop	{r4, r5, r6, pc}
   35284:	bl	35250 <fputs@plt+0x24188>
   35288:	cmp	r0, #0
   3528c:	popne	{r4, r5, r6, pc}
   35290:	b	3526c <fputs@plt+0x241a4>
   35294:	mov	r2, #20
   35298:	ldr	r3, [r3, #4]
   3529c:	mul	r2, r2, r4
   352a0:	mov	r0, r6
   352a4:	pop	{r4, r5, r6, lr}
   352a8:	ldr	r1, [r3, r2]
   352ac:	b	33af4 <fputs@plt+0x22a2c>
   352b0:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   352b4:	mov	r4, r2
   352b8:	ldr	r8, [r0]
   352bc:	ldr	r7, [r1]
   352c0:	mov	r9, r0
   352c4:	mov	sl, r1
   352c8:	add	r2, r3, #1
   352cc:	sub	r1, r7, r4
   352d0:	mov	r0, r8
   352d4:	bl	20da8 <fputs@plt+0xfce0>
   352d8:	subs	r6, r0, #0
   352dc:	beq	35304 <fputs@plt+0x2423c>
   352e0:	mov	r5, #20
   352e4:	mov	fp, r4
   352e8:	mul	r5, r5, r4
   352ec:	add	r3, r5, #20
   352f0:	ldr	r5, [sl, #4]
   352f4:	add	sl, r6, #20
   352f8:	add	r5, r5, r3
   352fc:	cmp	r4, r7
   35300:	blt	3530c <fputs@plt+0x24244>
   35304:	mov	r0, r6
   35308:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3530c:	ldr	r1, [r5, #-20]	; 0xffffffec
   35310:	mov	r0, r9
   35314:	bl	33af4 <fputs@plt+0x22a2c>
   35318:	ldr	r2, [r6, #16]
   3531c:	sub	r3, r4, fp
   35320:	add	r5, r5, #20
   35324:	add	r4, r4, #1
   35328:	cmp	r0, #0
   3532c:	ldreq	r0, [r8, #8]
   35330:	str	r0, [sl], #4
   35334:	ldrb	r1, [r5, #-28]	; 0xffffffe4
   35338:	strb	r1, [r2, r3]
   3533c:	b	352fc <fputs@plt+0x24234>
   35340:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   35344:	sub	sp, sp, #148	; 0x94
   35348:	ldrh	ip, [sp, #184]	; 0xb8
   3534c:	str	ip, [sp, #96]	; 0x60
   35350:	ldr	ip, [r0]
   35354:	ldr	ip, [ip]
   35358:	str	ip, [sp, #52]	; 0x34
   3535c:	ldr	ip, [sp, #96]	; 0x60
   35360:	cmp	ip, #0
   35364:	beq	35384 <fputs@plt+0x242bc>
   35368:	ldr	ip, [sp, #52]	; 0x34
   3536c:	ldrh	ip, [ip, #64]	; 0x40
   35370:	tst	ip, #128	; 0x80
   35374:	beq	35384 <fputs@plt+0x242bc>
   35378:	mov	r0, #0
   3537c:	add	sp, sp, #148	; 0x94
   35380:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   35384:	ldr	ip, [r1]
   35388:	str	ip, [sp, #60]	; 0x3c
   3538c:	ldrh	ip, [sp, #60]	; 0x3c
   35390:	cmp	ip, #63	; 0x3f
   35394:	bhi	35378 <fputs@plt+0x242b0>
   35398:	str	r2, [sp, #140]	; 0x8c
   3539c:	str	r0, [sp, #44]	; 0x2c
   353a0:	mov	r2, ip
   353a4:	mov	fp, r1
   353a8:	mov	r0, #1
   353ac:	mov	r1, #0
   353b0:	str	r3, [sp, #116]	; 0x74
   353b4:	str	ip, [sp, #80]	; 0x50
   353b8:	bl	70128 <fputs@plt+0x5f060>
   353bc:	mov	r5, #1
   353c0:	mov	r7, #0
   353c4:	str	r7, [sp, #40]	; 0x28
   353c8:	subs	r2, r0, #1
   353cc:	sbc	r3, r1, #0
   353d0:	strd	r2, [sp, #64]	; 0x40
   353d4:	mov	r3, #0
   353d8:	mov	r2, #0
   353dc:	strd	r2, [sp, #72]	; 0x48
   353e0:	strd	r2, [sp, #88]	; 0x58
   353e4:	strd	r2, [sp, #16]
   353e8:	ldr	r3, [sp, #116]	; 0x74
   353ec:	and	r3, r3, #768	; 0x300
   353f0:	str	r3, [sp, #136]	; 0x88
   353f4:	ldrd	r2, [sp, #64]	; 0x40
   353f8:	ldrd	r0, [sp, #16]
   353fc:	cmp	r3, r1
   35400:	cmpeq	r2, r0
   35404:	movls	r3, #0
   35408:	andhi	r3, r5, #1
   3540c:	cmp	r3, #0
   35410:	beq	359b0 <fputs@plt+0x248e8>
   35414:	ldr	r3, [sp, #40]	; 0x28
   35418:	ldr	r2, [sp, #96]	; 0x60
   3541c:	cmp	r3, r2
   35420:	bgt	35478 <fputs@plt+0x243b0>
   35424:	ldr	r3, [sp, #40]	; 0x28
   35428:	cmp	r3, #0
   3542c:	ldrdne	r0, [sp, #72]	; 0x48
   35430:	ldrdne	r2, [r7, #8]
   35434:	orrne	r0, r0, r2
   35438:	orrne	r1, r1, r3
   3543c:	strdne	r0, [sp, #72]	; 0x48
   35440:	ldr	r3, [sp, #40]	; 0x28
   35444:	ldr	r2, [sp, #96]	; 0x60
   35448:	cmp	r3, r2
   3544c:	ldrlt	r3, [sp, #140]	; 0x8c
   35450:	ldrlt	r2, [sp, #40]	; 0x28
   35454:	ldrge	r7, [sp, #188]	; 0xbc
   35458:	ldrlt	r3, [r3]
   3545c:	ldrlt	r7, [r3, r2, lsl #2]
   35460:	ldr	r3, [r7, #36]	; 0x24
   35464:	ands	r3, r3, #1024	; 0x400
   35468:	beq	35494 <fputs@plt+0x243cc>
   3546c:	ldrsb	r3, [r7, #29]
   35470:	cmp	r3, #0
   35474:	bne	359c4 <fputs@plt+0x248fc>
   35478:	ldrd	r2, [sp, #64]	; 0x40
   3547c:	ldrd	r0, [sp, #16]
   35480:	cmp	r3, r1
   35484:	cmpeq	r2, r0
   35488:	beq	359c4 <fputs@plt+0x248fc>
   3548c:	mvn	r0, #0
   35490:	b	3537c <fputs@plt+0x242b4>
   35494:	ldr	r2, [sp, #44]	; 0x2c
   35498:	mov	r0, #72	; 0x48
   3549c:	ldrd	r8, [sp, #72]	; 0x48
   354a0:	ldr	r1, [r2, #4]
   354a4:	ldrb	r2, [r7, #16]
   354a8:	ldr	r6, [pc, #1524]	; 35aa4 <fputs@plt+0x249dc>
   354ac:	mov	r5, #20
   354b0:	mvn	r8, r8
   354b4:	mla	r2, r0, r2, r1
   354b8:	mvn	r9, r9
   354bc:	str	r3, [sp, #28]
   354c0:	ldr	r2, [r2, #52]	; 0x34
   354c4:	str	r2, [sp, #56]	; 0x38
   354c8:	ldr	r3, [sp, #80]	; 0x50
   354cc:	ldr	r2, [sp, #28]
   354d0:	cmp	r3, r2
   354d4:	bne	35594 <fputs@plt+0x244cc>
   354d8:	ldr	r3, [r7, #36]	; 0x24
   354dc:	ands	r4, r3, #4096	; 0x1000
   354e0:	bne	35880 <fputs@plt+0x247b8>
   354e4:	tst	r3, #256	; 0x100
   354e8:	bne	356b8 <fputs@plt+0x245f0>
   354ec:	ldr	r4, [r7, #28]
   354f0:	cmp	r4, #0
   354f4:	beq	35378 <fputs@plt+0x242b0>
   354f8:	ldrb	r3, [r4, #55]	; 0x37
   354fc:	tst	r3, #4
   35500:	bne	35378 <fputs@plt+0x242b0>
   35504:	ldrh	r3, [r4, #50]	; 0x32
   35508:	ldrb	r5, [r4, #54]	; 0x36
   3550c:	str	r3, [sp, #104]	; 0x68
   35510:	adds	r5, r5, #0
   35514:	ldrh	r3, [r4, #52]	; 0x34
   35518:	movne	r5, #1
   3551c:	str	r3, [sp, #108]	; 0x6c
   35520:	ldr	r2, [sp, #40]	; 0x28
   35524:	mov	r0, #1
   35528:	mov	r1, #0
   3552c:	bl	70128 <fputs@plt+0x5f060>
   35530:	mov	r6, #0
   35534:	str	r6, [sp, #48]	; 0x30
   35538:	str	r6, [sp, #100]	; 0x64
   3553c:	str	r6, [sp, #84]	; 0x54
   35540:	strd	r0, [sp, #120]	; 0x78
   35544:	ldr	r3, [sp, #108]	; 0x6c
   35548:	cmp	r6, r3
   3554c:	bge	3586c <fputs@plt+0x247a4>
   35550:	ldrh	r2, [r7, #24]
   35554:	cmp	r2, r6
   35558:	ble	356cc <fputs@plt+0x24604>
   3555c:	ldrh	r3, [r7, #42]	; 0x2a
   35560:	cmp	r3, #0
   35564:	bne	356cc <fputs@plt+0x24604>
   35568:	ldr	r3, [r7, #48]	; 0x30
   3556c:	ldr	r3, [r3, r6, lsl #2]
   35570:	ldrh	r1, [r3, #18]
   35574:	ldr	r3, [pc, #1320]	; 35aa4 <fputs@plt+0x249dc>
   35578:	and	r3, r3, r1
   3557c:	cmp	r3, #0
   35580:	beq	356cc <fputs@plt+0x24604>
   35584:	tst	r1, #256	; 0x100
   35588:	movne	r5, #0
   3558c:	add	r6, r6, #1
   35590:	b	35544 <fputs@plt+0x2447c>
   35594:	ldr	r2, [sp, #28]
   35598:	ldrd	r0, [sp, #16]
   3559c:	bl	7010c <fputs@plt+0x5f044>
   355a0:	mov	r1, #0
   355a4:	and	r0, r0, #1
   355a8:	orrs	r3, r0, r1
   355ac:	bne	3563c <fputs@plt+0x24574>
   355b0:	ldr	r3, [sp, #28]
   355b4:	mul	r4, r5, r3
   355b8:	ldr	r3, [fp, #4]
   355bc:	ldr	r0, [r3, r4]
   355c0:	bl	16584 <fputs@plt+0x54bc>
   355c4:	ldrb	r3, [r0]
   355c8:	mov	sl, r0
   355cc:	cmp	r3, #152	; 0x98
   355d0:	bne	3563c <fputs@plt+0x24574>
   355d4:	ldr	r3, [r0, #28]
   355d8:	ldr	r2, [sp, #56]	; 0x38
   355dc:	cmp	r2, r3
   355e0:	bne	3563c <fputs@plt+0x24574>
   355e4:	mov	r3, #0
   355e8:	ldrsh	r2, [r0, #32]
   355ec:	str	r3, [sp, #12]
   355f0:	ldr	r3, [sp, #44]	; 0x2c
   355f4:	str	r6, [sp, #8]
   355f8:	strd	r8, [sp]
   355fc:	ldr	r1, [sp, #56]	; 0x38
   35600:	add	r0, r3, #328	; 0x148
   35604:	bl	33fe4 <fputs@plt+0x22f1c>
   35608:	subs	r2, r0, #0
   3560c:	beq	3563c <fputs@plt+0x24574>
   35610:	ldrh	r3, [r2, #18]
   35614:	tst	r3, #130	; 0x82
   35618:	bne	3564c <fputs@plt+0x24584>
   3561c:	ldr	r2, [sp, #28]
   35620:	mov	r0, #1
   35624:	mov	r1, #0
   35628:	bl	70128 <fputs@plt+0x5f060>
   3562c:	ldrd	r2, [sp, #16]
   35630:	orr	r2, r2, r0
   35634:	orr	r3, r3, r1
   35638:	strd	r2, [sp, #16]
   3563c:	ldr	r3, [sp, #28]
   35640:	add	r3, r3, #1
   35644:	str	r3, [sp, #28]
   35648:	b	354c8 <fputs@plt+0x24400>
   3564c:	ldrsh	r3, [sl, #32]
   35650:	str	r2, [sp, #32]
   35654:	cmp	r3, #0
   35658:	blt	3561c <fputs@plt+0x24554>
   3565c:	ldr	r3, [fp, #4]
   35660:	ldr	r1, [r3, r4]
   35664:	ldr	r3, [sp, #44]	; 0x2c
   35668:	ldr	r0, [r3]
   3566c:	bl	33af4 <fputs@plt+0x22a2c>
   35670:	ldr	r2, [sp, #32]
   35674:	ldr	r1, [r2]
   35678:	cmp	r0, #0
   3567c:	ldreq	r3, [sp, #52]	; 0x34
   35680:	ldreq	r0, [r3, #8]
   35684:	ldr	r3, [sp, #44]	; 0x2c
   35688:	ldr	r4, [r0]
   3568c:	ldr	r0, [r3]
   35690:	bl	33af4 <fputs@plt+0x22a2c>
   35694:	cmp	r0, #0
   35698:	ldreq	r3, [sp, #52]	; 0x34
   3569c:	ldreq	r0, [r3, #8]
   356a0:	ldr	r1, [r0]
   356a4:	mov	r0, r4
   356a8:	bl	1407c <fputs@plt+0x2fb4>
   356ac:	cmp	r0, #0
   356b0:	beq	3561c <fputs@plt+0x24554>
   356b4:	b	3563c <fputs@plt+0x24574>
   356b8:	mov	r3, #1
   356bc:	str	r3, [sp, #108]	; 0x6c
   356c0:	str	r4, [sp, #104]	; 0x68
   356c4:	mov	r5, r3
   356c8:	b	35520 <fputs@plt+0x24458>
   356cc:	cmp	r4, #0
   356d0:	mvneq	r8, #0
   356d4:	moveq	r9, r4
   356d8:	beq	35700 <fputs@plt+0x24638>
   356dc:	ldr	r1, [r4, #4]
   356e0:	lsl	r3, r6, #1
   356e4:	ldrsh	r8, [r1, r3]
   356e8:	ldr	r1, [r4, #28]
   356ec:	ldrb	r9, [r1, r6]
   356f0:	ldr	r1, [r4, #12]
   356f4:	ldrsh	r1, [r1, #32]
   356f8:	cmp	r8, r1
   356fc:	mvneq	r8, #0
   35700:	cmp	r8, #0
   35704:	movlt	r1, #0
   35708:	andge	r1, r5, #1
   3570c:	cmp	r1, #0
   35710:	beq	35738 <fputs@plt+0x24670>
   35714:	cmp	r2, r6
   35718:	movgt	r5, #1
   3571c:	bgt	35738 <fputs@plt+0x24670>
   35720:	ldr	r2, [r4, #12]
   35724:	ldr	r2, [r2, #4]
   35728:	add	r2, r2, r8, lsl #4
   3572c:	ldrb	r5, [r2, #12]
   35730:	adds	r5, r5, #0
   35734:	movne	r5, #1
   35738:	mov	r2, #20
   3573c:	mul	r3, r2, r6
   35740:	str	r3, [sp, #132]	; 0x84
   35744:	lsl	r3, r6, #2
   35748:	str	r3, [sp, #128]	; 0x80
   3574c:	mov	r3, #0
   35750:	str	r3, [sp, #32]
   35754:	ldr	r3, [sp, #28]
   35758:	ldr	r2, [sp, #32]
   3575c:	cmp	r3, r2
   35760:	beq	35858 <fputs@plt+0x24790>
   35764:	ldr	r2, [sp, #32]
   35768:	ldrd	r0, [sp, #16]
   3576c:	bl	7010c <fputs@plt+0x5f044>
   35770:	mov	r1, #0
   35774:	and	r0, r0, #1
   35778:	orrs	r3, r0, r1
   3577c:	movne	r3, #1
   35780:	strne	r3, [sp, #112]	; 0x70
   35784:	bne	35840 <fputs@plt+0x24778>
   35788:	ldr	r3, [sp, #32]
   3578c:	mov	sl, #20
   35790:	ldr	r2, [fp, #4]
   35794:	mul	sl, sl, r3
   35798:	ldr	r1, [r2, sl]
   3579c:	mov	r0, r1
   357a0:	bl	16584 <fputs@plt+0x54bc>
   357a4:	ldr	r3, [sp, #136]	; 0x88
   357a8:	adds	r3, r3, #0
   357ac:	movne	r3, #1
   357b0:	cmn	r8, #1
   357b4:	str	r3, [sp, #112]	; 0x70
   357b8:	mov	r2, r0
   357bc:	blt	35820 <fputs@plt+0x24758>
   357c0:	ldrb	r0, [r0]
   357c4:	cmp	r0, #152	; 0x98
   357c8:	bne	35840 <fputs@plt+0x24778>
   357cc:	ldr	r0, [r2, #28]
   357d0:	ldr	r3, [sp, #56]	; 0x38
   357d4:	cmp	r3, r0
   357d8:	bne	35840 <fputs@plt+0x24778>
   357dc:	ldrsh	r2, [r2, #32]
   357e0:	cmp	r8, r2
   357e4:	bne	35840 <fputs@plt+0x24778>
   357e8:	cmp	r8, #0
   357ec:	blt	35a28 <fputs@plt+0x24960>
   357f0:	ldr	r3, [sp, #44]	; 0x2c
   357f4:	ldr	r0, [r3]
   357f8:	bl	33af4 <fputs@plt+0x22a2c>
   357fc:	ldr	r2, [r4, #32]
   35800:	cmp	r0, #0
   35804:	ldreq	r3, [sp, #52]	; 0x34
   35808:	ldreq	r0, [r3, #8]
   3580c:	ldr	r3, [sp, #128]	; 0x80
   35810:	ldr	r0, [r0]
   35814:	ldr	r1, [r2, r3]
   35818:	bl	1407c <fputs@plt+0x2fb4>
   3581c:	b	35838 <fputs@plt+0x24770>
   35820:	ldr	r2, [r4, #40]	; 0x28
   35824:	ldr	r3, [sp, #132]	; 0x84
   35828:	ldr	r1, [r2, #4]
   3582c:	ldr	r2, [sp, #56]	; 0x38
   35830:	ldr	r1, [r1, r3]
   35834:	bl	1c9dc <fputs@plt+0xb914>
   35838:	cmp	r0, #0
   3583c:	beq	35a28 <fputs@plt+0x24960>
   35840:	ldr	r3, [sp, #32]
   35844:	add	r3, r3, #1
   35848:	str	r3, [sp, #32]
   3584c:	ldr	r3, [sp, #112]	; 0x70
   35850:	cmp	r3, #0
   35854:	bne	35754 <fputs@plt+0x2468c>
   35858:	cmp	r6, #0
   3585c:	beq	35a90 <fputs@plt+0x249c8>
   35860:	ldr	r3, [sp, #104]	; 0x68
   35864:	cmp	r6, r3
   35868:	blt	35a90 <fputs@plt+0x249c8>
   3586c:	ldr	r3, [sp, #48]	; 0x30
   35870:	cmp	r3, #0
   35874:	bne	35880 <fputs@plt+0x247b8>
   35878:	cmp	r5, #0
   3587c:	beq	358c0 <fputs@plt+0x247f8>
   35880:	ldrd	r2, [r7, #8]
   35884:	ldrd	r0, [sp, #88]	; 0x58
   35888:	mov	r4, #0
   3588c:	mov	r5, #20
   35890:	orr	r1, r1, r3
   35894:	ldr	r3, [sp, #44]	; 0x2c
   35898:	orr	r0, r0, r2
   3589c:	add	r6, r3, #68	; 0x44
   358a0:	mvn	r2, r0
   358a4:	mvn	r3, r1
   358a8:	strd	r0, [sp, #88]	; 0x58
   358ac:	strd	r2, [sp, #32]
   358b0:	ldr	r3, [sp, #28]
   358b4:	cmp	r3, r4
   358b8:	bne	35910 <fputs@plt+0x24848>
   358bc:	mov	r5, #1
   358c0:	ldr	r3, [sp, #40]	; 0x28
   358c4:	add	r3, r3, #1
   358c8:	str	r3, [sp, #40]	; 0x28
   358cc:	b	353f4 <fputs@plt+0x2432c>
   358d0:	eor	r3, r9, r2
   358d4:	cmp	r9, r2
   358d8:	str	r3, [sp, #100]	; 0x64
   358dc:	beq	35904 <fputs@plt+0x2483c>
   358e0:	ldr	r3, [sp, #192]	; 0xc0
   358e4:	ldrd	r0, [r3]
   358e8:	ldrd	r2, [sp, #120]	; 0x78
   358ec:	orr	r3, r3, r1
   358f0:	mov	r1, r3
   358f4:	orr	r2, r2, r0
   358f8:	ldr	r3, [sp, #192]	; 0xc0
   358fc:	mov	r0, r2
   35900:	strd	r0, [r3]
   35904:	mov	r3, #1
   35908:	str	r3, [sp, #84]	; 0x54
   3590c:	b	35a5c <fputs@plt+0x24994>
   35910:	mov	r2, r4
   35914:	ldrd	r0, [sp, #16]
   35918:	bl	7010c <fputs@plt+0x5f044>
   3591c:	mov	r1, #0
   35920:	and	r0, r0, #1
   35924:	orrs	r3, r0, r1
   35928:	bne	35970 <fputs@plt+0x248a8>
   3592c:	mul	r3, r5, r4
   35930:	ldr	r2, [fp, #4]
   35934:	mov	r0, r6
   35938:	ldr	sl, [r2, r3]
   3593c:	mov	r1, sl
   35940:	bl	1c0b0 <fputs@plt+0xafe8>
   35944:	mov	r8, r0
   35948:	mov	r9, r1
   3594c:	orrs	r3, r8, r9
   35950:	beq	35978 <fputs@plt+0x248b0>
   35954:	ldrd	r2, [sp, #32]
   35958:	and	r3, r3, r9
   3595c:	and	r2, r2, r8
   35960:	mov	r8, r2
   35964:	mov	r9, r3
   35968:	orrs	r3, r8, r9
   3596c:	beq	3598c <fputs@plt+0x248c4>
   35970:	add	r4, r4, #1
   35974:	b	358b0 <fputs@plt+0x247e8>
   35978:	mov	r0, sl
   3597c:	bl	1b638 <fputs@plt+0xa570>
   35980:	cmp	r0, #0
   35984:	beq	35970 <fputs@plt+0x248a8>
   35988:	b	35954 <fputs@plt+0x2488c>
   3598c:	mov	r2, r4
   35990:	mov	r0, #1
   35994:	mov	r1, #0
   35998:	bl	70128 <fputs@plt+0x5f060>
   3599c:	ldrd	r2, [sp, #16]
   359a0:	orr	r2, r2, r0
   359a4:	orr	r3, r3, r1
   359a8:	strd	r2, [sp, #16]
   359ac:	b	35970 <fputs@plt+0x248a8>
   359b0:	ldrd	r2, [sp, #64]	; 0x40
   359b4:	ldrd	r0, [sp, #16]
   359b8:	cmp	r3, r1
   359bc:	cmpeq	r2, r0
   359c0:	bne	359cc <fputs@plt+0x24904>
   359c4:	ldrsb	r0, [sp, #60]	; 0x3c
   359c8:	b	3537c <fputs@plt+0x242b4>
   359cc:	cmp	r5, #0
   359d0:	bne	3548c <fputs@plt+0x243c4>
   359d4:	ldr	r3, [sp, #80]	; 0x50
   359d8:	mov	r6, #1
   359dc:	sub	r4, r3, #1
   359e0:	mov	r7, #0
   359e4:	cmp	r4, #0
   359e8:	ble	35378 <fputs@plt+0x242b0>
   359ec:	mov	r2, r4
   359f0:	mov	r0, r6
   359f4:	mov	r1, r7
   359f8:	bl	70128 <fputs@plt+0x5f060>
   359fc:	ldrd	r2, [sp, #16]
   35a00:	subs	r0, r0, #1
   35a04:	sbc	r1, r1, #0
   35a08:	and	r3, r3, r1
   35a0c:	and	r2, r2, r0
   35a10:	cmp	r1, r3
   35a14:	cmpeq	r0, r2
   35a18:	sxtbeq	r0, r4
   35a1c:	beq	3537c <fputs@plt+0x242b4>
   35a20:	sub	r4, r4, #1
   35a24:	b	359e4 <fputs@plt+0x2491c>
   35a28:	ldr	r3, [sp, #116]	; 0x74
   35a2c:	tst	r3, #256	; 0x100
   35a30:	bne	35a5c <fputs@plt+0x24994>
   35a34:	ldr	r2, [fp, #4]
   35a38:	ldr	r3, [sp, #84]	; 0x54
   35a3c:	add	sl, r2, sl
   35a40:	cmp	r3, #0
   35a44:	ldrb	r2, [sl, #12]
   35a48:	beq	358d0 <fputs@plt+0x24808>
   35a4c:	ldr	r3, [sp, #100]	; 0x64
   35a50:	eor	r9, r9, r3
   35a54:	cmp	r2, r9
   35a58:	bne	35858 <fputs@plt+0x24790>
   35a5c:	ldr	r3, [sp, #48]	; 0x30
   35a60:	cmp	r8, #0
   35a64:	movlt	r3, #1
   35a68:	ldr	r2, [sp, #32]
   35a6c:	mov	r0, #1
   35a70:	mov	r1, #0
   35a74:	str	r3, [sp, #48]	; 0x30
   35a78:	bl	70128 <fputs@plt+0x5f060>
   35a7c:	ldrd	r2, [sp, #16]
   35a80:	orr	r2, r2, r0
   35a84:	orr	r3, r3, r1
   35a88:	strd	r2, [sp, #16]
   35a8c:	b	3558c <fputs@plt+0x244c4>
   35a90:	ldr	r3, [sp, #48]	; 0x30
   35a94:	cmp	r3, #0
   35a98:	moveq	r5, r3
   35a9c:	beq	358c0 <fputs@plt+0x247f8>
   35aa0:	b	35880 <fputs@plt+0x247b8>
   35aa4:	andeq	r0, r0, r2, lsl #3
   35aa8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   35aac:	sub	sp, sp, #20
   35ab0:	ldr	r5, [r1, #44]	; 0x2c
   35ab4:	mov	r2, #1
   35ab8:	mov	r6, r0
   35abc:	ldr	r3, [r5]
   35ac0:	mov	fp, r1
   35ac4:	str	r3, [sp]
   35ac8:	ldr	r3, [r0]
   35acc:	str	r3, [sp, #4]
   35ad0:	ldr	r3, [sp]
   35ad4:	ldr	r0, [sp, #4]
   35ad8:	add	r1, r3, r2
   35adc:	bl	20da8 <fputs@plt+0xfce0>
   35ae0:	subs	r9, r0, #0
   35ae4:	addne	r3, r9, #20
   35ae8:	strne	r3, [sp, #8]
   35aec:	movne	r4, #0
   35af0:	bne	35b54 <fputs@plt+0x24a8c>
   35af4:	mov	r0, r9
   35af8:	add	sp, sp, #20
   35afc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   35b00:	mov	r3, #20
   35b04:	mul	r7, r3, r4
   35b08:	ldr	r3, [r5, #4]
   35b0c:	add	r2, r3, r7
   35b10:	ldr	sl, [r3, r7]
   35b14:	ldr	r3, [sl, #4]
   35b18:	tst	r3, #256	; 0x100
   35b1c:	beq	35b64 <fputs@plt+0x24a9c>
   35b20:	mov	r1, sl
   35b24:	mov	r0, r6
   35b28:	bl	33af4 <fputs@plt+0x22a2c>
   35b2c:	mov	r8, r0
   35b30:	ldr	r3, [sp, #8]
   35b34:	str	r8, [r3], #4
   35b38:	str	r3, [sp, #8]
   35b3c:	ldr	r3, [r5, #4]
   35b40:	add	r7, r3, r7
   35b44:	ldr	r3, [r9, #16]
   35b48:	ldrb	r2, [r7, #12]
   35b4c:	strb	r2, [r3, r4]
   35b50:	add	r4, r4, #1
   35b54:	ldr	r3, [sp]
   35b58:	cmp	r3, r4
   35b5c:	bgt	35b00 <fputs@plt+0x24a38>
   35b60:	b	35af4 <fputs@plt+0x24a2c>
   35b64:	ldrh	r2, [r2, #16]
   35b68:	mov	r1, fp
   35b6c:	mov	r0, r6
   35b70:	sub	r2, r2, #1
   35b74:	bl	35250 <fputs@plt+0x24188>
   35b78:	mov	r1, sl
   35b7c:	subs	r8, r0, #0
   35b80:	mov	r0, r6
   35b84:	ldreq	r3, [sp, #4]
   35b88:	ldreq	r8, [r3, #8]
   35b8c:	ldr	r3, [r5, #4]
   35b90:	ldr	r2, [r8]
   35b94:	str	r3, [sp, #12]
   35b98:	bl	1f270 <fputs@plt+0xe1a8>
   35b9c:	ldr	r3, [sp, #12]
   35ba0:	str	r0, [r3, r7]
   35ba4:	b	35b30 <fputs@plt+0x24a68>
   35ba8:	ldr	r3, [r0]
   35bac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   35bb0:	sub	sp, sp, #132	; 0x84
   35bb4:	ldrb	fp, [r0, #43]	; 0x2b
   35bb8:	str	r3, [sp, #80]	; 0x50
   35bbc:	ldr	r3, [r3]
   35bc0:	cmp	fp, #1
   35bc4:	str	r3, [sp, #84]	; 0x54
   35bc8:	mov	r4, r0
   35bcc:	str	r1, [sp, #48]	; 0x30
   35bd0:	movle	r3, #1
   35bd4:	ble	35be4 <fputs@plt+0x24b1c>
   35bd8:	cmp	fp, #2
   35bdc:	moveq	r3, #5
   35be0:	movne	r3, #10
   35be4:	str	r3, [sp, #28]
   35be8:	ldr	r2, [sp, #48]	; 0x30
   35bec:	ldr	r3, [r4, #8]
   35bf0:	ldr	r0, [sp, #84]	; 0x54
   35bf4:	cmp	r2, #0
   35bf8:	cmpne	r3, #0
   35bfc:	moveq	r3, #0
   35c00:	ldrne	r3, [r3]
   35c04:	add	r2, fp, #8
   35c08:	str	r3, [sp, #20]
   35c0c:	ldr	r3, [sp, #20]
   35c10:	lsl	r2, r2, #3
   35c14:	lsl	r6, r3, #1
   35c18:	ldr	r3, [sp, #28]
   35c1c:	mla	r2, r3, r2, r6
   35c20:	asr	r3, r2, #31
   35c24:	bl	1ed14 <fputs@plt+0xdc4c>
   35c28:	subs	r3, r0, #0
   35c2c:	str	r3, [sp, #40]	; 0x28
   35c30:	moveq	r0, #7
   35c34:	beq	36128 <fputs@plt+0x25060>
   35c38:	ldr	r3, [sp, #28]
   35c3c:	mov	r2, #32
   35c40:	mov	r1, #0
   35c44:	lsl	r7, r3, #5
   35c48:	add	r5, r0, r7
   35c4c:	mov	r0, r5
   35c50:	bl	10eac <memset@plt>
   35c54:	lsl	r2, fp, #2
   35c58:	str	r2, [sp, #64]	; 0x40
   35c5c:	ldr	r2, [sp, #28]
   35c60:	add	r3, r5, r7
   35c64:	mov	r1, r3
   35c68:	lsl	r7, r2, #1
   35c6c:	ldr	r2, [sp, #40]	; 0x28
   35c70:	str	r1, [r2, #24]
   35c74:	ldr	r0, [sp, #64]	; 0x40
   35c78:	add	r2, r2, #32
   35c7c:	cmp	r3, r2
   35c80:	add	r1, r1, r0
   35c84:	bne	35c70 <fputs@plt+0x24ba8>
   35c88:	mla	r7, r7, r0, r3
   35c8c:	ldr	r3, [sp, #20]
   35c90:	mov	r2, r0
   35c94:	cmp	r3, #0
   35c98:	ldreq	r3, [sp, #20]
   35c9c:	streq	r3, [sp, #76]	; 0x4c
   35ca0:	beq	35cb8 <fputs@plt+0x24bf0>
   35ca4:	mov	r2, r6
   35ca8:	mov	r1, #0
   35cac:	mov	r0, r7
   35cb0:	bl	10eac <memset@plt>
   35cb4:	str	r7, [sp, #76]	; 0x4c
   35cb8:	ldr	r3, [sp, #80]	; 0x50
   35cbc:	ldr	r3, [r3, #428]	; 0x1ac
   35cc0:	cmp	r3, #48	; 0x30
   35cc4:	movcs	r3, #48	; 0x30
   35cc8:	strh	r3, [r5, #16]
   35ccc:	ldr	r3, [sp, #20]
   35cd0:	cmp	r3, #0
   35cd4:	beq	35ce4 <fputs@plt+0x24c1c>
   35cd8:	cmp	fp, #0
   35cdc:	mvnne	r3, #0
   35ce0:	strb	r3, [r5, #22]
   35ce4:	ldr	r3, [sp, #40]	; 0x28
   35ce8:	mov	r7, #0
   35cec:	str	r3, [sp, #24]
   35cf0:	mov	r3, #1
   35cf4:	str	r3, [sp, #60]	; 0x3c
   35cf8:	str	r7, [sp, #52]	; 0x34
   35cfc:	str	r7, [sp, #72]	; 0x48
   35d00:	str	r7, [sp, #36]	; 0x24
   35d04:	ldr	r3, [sp, #36]	; 0x24
   35d08:	cmp	r3, fp
   35d0c:	bge	360f8 <fputs@plt+0x25030>
   35d10:	lsl	r3, r3, #2
   35d14:	str	r3, [sp, #108]	; 0x6c
   35d18:	mov	r3, #0
   35d1c:	str	r3, [sp, #56]	; 0x38
   35d20:	str	r3, [sp, #68]	; 0x44
   35d24:	ldr	r3, [sp, #48]	; 0x30
   35d28:	add	r9, r5, #24
   35d2c:	sub	r3, r3, #50	; 0x32
   35d30:	str	r3, [sp, #112]	; 0x70
   35d34:	b	35d54 <fputs@plt+0x24c8c>
   35d38:	ldr	r8, [r4, #16]
   35d3c:	cmp	r8, #0
   35d40:	bne	35d88 <fputs@plt+0x24cc0>
   35d44:	ldr	r3, [sp, #68]	; 0x44
   35d48:	add	r9, r9, #32
   35d4c:	add	r3, r3, #1
   35d50:	str	r3, [sp, #68]	; 0x44
   35d54:	ldr	r3, [sp, #68]	; 0x44
   35d58:	ldr	r2, [sp, #60]	; 0x3c
   35d5c:	cmp	r3, r2
   35d60:	bne	35d38 <fputs@plt+0x24c70>
   35d64:	ldr	r3, [sp, #36]	; 0x24
   35d68:	add	r3, r3, #1
   35d6c:	str	r3, [sp, #36]	; 0x24
   35d70:	mov	r3, r5
   35d74:	ldr	r5, [sp, #24]
   35d78:	str	r3, [sp, #24]
   35d7c:	ldr	r3, [sp, #56]	; 0x38
   35d80:	str	r3, [sp, #60]	; 0x3c
   35d84:	b	35d04 <fputs@plt+0x24c3c>
   35d88:	ldrsb	r3, [r9, #-2]
   35d8c:	mov	r2, #0
   35d90:	str	r3, [sp, #32]
   35d94:	mov	r3, #0
   35d98:	strd	r2, [sp, #120]	; 0x78
   35d9c:	ldrd	r2, [r9, #-24]	; 0xffffffe8
   35da0:	strd	r2, [sp, #88]	; 0x58
   35da4:	ldrd	r0, [sp, #88]	; 0x58
   35da8:	ldrd	r2, [r8]
   35dac:	bic	r0, r2, r0
   35db0:	bic	r1, r3, r1
   35db4:	mov	r2, r0
   35db8:	mov	r3, r1
   35dbc:	orrs	r3, r2, r3
   35dc0:	bne	35fb0 <fputs@plt+0x24ee8>
   35dc4:	ldrd	r2, [r8, #8]
   35dc8:	strd	r2, [sp, #96]	; 0x60
   35dcc:	ldrd	r0, [sp, #96]	; 0x60
   35dd0:	ldrd	r2, [sp, #88]	; 0x58
   35dd4:	and	r2, r2, r0
   35dd8:	and	r3, r3, r1
   35ddc:	orrs	r3, r2, r3
   35de0:	bne	35fb0 <fputs@plt+0x24ee8>
   35de4:	ldr	r3, [r8, #36]	; 0x24
   35de8:	tst	r3, #16384	; 0x4000
   35dec:	beq	35dfc <fputs@plt+0x24d34>
   35df0:	ldrsh	r3, [r9, #-8]
   35df4:	cmp	r3, #9
   35df8:	ble	35fb0 <fputs@plt+0x24ee8>
   35dfc:	ldrh	r6, [r9, #-8]
   35e00:	ldrh	r1, [r8, #20]
   35e04:	ldrsh	r0, [r8, #18]
   35e08:	add	r1, r6, r1
   35e0c:	sxth	r1, r1
   35e10:	bl	1a5d0 <fputs@plt+0x9508>
   35e14:	ldrsh	r1, [r9, #-4]
   35e18:	bl	1a5d0 <fputs@plt+0x9508>
   35e1c:	ldrh	r3, [r8, #22]
   35e20:	add	r2, r6, r3
   35e24:	sxth	r3, r2
   35e28:	str	r3, [sp, #104]	; 0x68
   35e2c:	ldrd	r2, [sp, #88]	; 0x58
   35e30:	str	r0, [sp, #44]	; 0x2c
   35e34:	ldrd	r0, [sp, #96]	; 0x60
   35e38:	orr	r3, r3, r1
   35e3c:	orr	r2, r2, r0
   35e40:	strd	r2, [sp, #96]	; 0x60
   35e44:	ldr	r3, [sp, #32]
   35e48:	cmp	r3, #0
   35e4c:	bge	35e8c <fputs@plt+0x24dc4>
   35e50:	add	r2, sp, #120	; 0x78
   35e54:	str	r2, [sp, #8]
   35e58:	ldrh	r2, [sp, #36]	; 0x24
   35e5c:	ldrh	r3, [r4, #36]	; 0x24
   35e60:	str	r8, [sp, #4]
   35e64:	str	r2, [sp]
   35e68:	ldr	r1, [r4, #8]
   35e6c:	mov	r2, r9
   35e70:	mov	r0, r4
   35e74:	bl	35340 <fputs@plt+0x24278>
   35e78:	subs	r3, r0, #0
   35e7c:	str	r3, [sp, #32]
   35e80:	bge	35e94 <fputs@plt+0x24dcc>
   35e84:	ldr	lr, [sp, #44]	; 0x2c
   35e88:	b	35f60 <fputs@plt+0x24e98>
   35e8c:	ldrd	r2, [r9, #-16]
   35e90:	strd	r2, [sp, #120]	; 0x78
   35e94:	ldr	r3, [sp, #20]
   35e98:	ldr	r2, [sp, #32]
   35e9c:	cmp	r3, r2
   35ea0:	ble	35e84 <fputs@plt+0x24dbc>
   35ea4:	ldrsh	r3, [sp, #32]
   35ea8:	ldr	r2, [sp, #76]	; 0x4c
   35eac:	lsl	r3, r3, #1
   35eb0:	add	r2, r2, r3
   35eb4:	str	r2, [sp, #88]	; 0x58
   35eb8:	ldr	r2, [sp, #76]	; 0x4c
   35ebc:	ldrsh	r6, [r2, r3]
   35ec0:	cmp	r6, #0
   35ec4:	bne	35f4c <fputs@plt+0x24e84>
   35ec8:	ldr	r2, [sp, #32]
   35ecc:	ldr	r3, [sp, #20]
   35ed0:	ldrsh	sl, [r4, #34]	; 0x22
   35ed4:	sub	r0, r3, r2
   35ed8:	mov	r1, r3
   35edc:	mov	r3, #100	; 0x64
   35ee0:	mul	r0, r3, r0
   35ee4:	bl	6fecc <fputs@plt+0x5ee04>
   35ee8:	asr	r1, r0, #31
   35eec:	bl	14d98 <fputs@plt+0x3cd0>
   35ef0:	ldr	r2, [sp, #48]	; 0x30
   35ef4:	ldrh	r1, [r4, #36]	; 0x24
   35ef8:	cmp	r2, sl
   35efc:	movle	r2, #0
   35f00:	movgt	r2, #1
   35f04:	ands	r2, r2, r1, lsr #14
   35f08:	ldr	r3, [sp, #112]	; 0x70
   35f0c:	ldr	r2, [sp, #48]	; 0x30
   35f10:	moveq	sl, r2
   35f14:	cmp	sl, #10
   35f18:	add	r0, r3, r0
   35f1c:	uxth	r3, r0
   35f20:	ble	35f40 <fputs@plt+0x24e78>
   35f24:	sxth	r0, sl
   35f28:	str	r3, [sp, #116]	; 0x74
   35f2c:	asr	r1, r0, #31
   35f30:	bl	14d98 <fputs@plt+0x3cd0>
   35f34:	ldr	r3, [sp, #116]	; 0x74
   35f38:	sub	r6, r0, #33	; 0x21
   35f3c:	uxth	r6, r6
   35f40:	add	r6, r6, r3
   35f44:	ldr	r3, [sp, #88]	; 0x58
   35f48:	strh	r6, [r3]
   35f4c:	ldr	r3, [sp, #88]	; 0x58
   35f50:	ldr	r0, [sp, #44]	; 0x2c
   35f54:	ldrsh	r1, [r3]
   35f58:	bl	1a5d0 <fputs@plt+0x9508>
   35f5c:	mov	lr, r0
   35f60:	ldr	sl, [sp, #24]
   35f64:	mov	ip, #0
   35f68:	ldr	r3, [sp, #56]	; 0x38
   35f6c:	cmp	ip, r3
   35f70:	bne	35fb8 <fputs@plt+0x24ef0>
   35f74:	ldr	r3, [sp, #28]
   35f78:	cmp	ip, r3
   35f7c:	blt	35fec <fputs@plt+0x24f24>
   35f80:	ldr	r3, [sp, #52]	; 0x34
   35f84:	cmp	r3, lr
   35f88:	blt	35fb0 <fputs@plt+0x24ee8>
   35f8c:	ldr	r2, [sp, #44]	; 0x2c
   35f90:	moveq	r3, #1
   35f94:	movne	r3, #0
   35f98:	cmp	r7, r2
   35f9c:	movgt	r3, #0
   35fa0:	andle	r3, r3, #1
   35fa4:	cmp	r3, #0
   35fa8:	ldreq	sl, [sp, #72]	; 0x48
   35fac:	beq	35ff4 <fputs@plt+0x24f2c>
   35fb0:	ldr	r8, [r8, #52]	; 0x34
   35fb4:	b	35d3c <fputs@plt+0x24c74>
   35fb8:	ldrd	r2, [sl]
   35fbc:	ldrd	r0, [sp, #96]	; 0x60
   35fc0:	cmp	r1, r3
   35fc4:	cmpeq	r0, r2
   35fc8:	bne	35fe0 <fputs@plt+0x24f18>
   35fcc:	ldrb	r3, [sl, #22]
   35fd0:	ldr	r2, [sp, #32]
   35fd4:	eor	r3, r3, r2
   35fd8:	tst	r3, #128	; 0x80
   35fdc:	beq	360d4 <fputs@plt+0x2500c>
   35fe0:	add	ip, ip, #1
   35fe4:	add	sl, sl, #32
   35fe8:	b	35f68 <fputs@plt+0x24ea0>
   35fec:	mov	sl, ip
   35ff0:	add	ip, ip, #1
   35ff4:	ldr	r3, [sp, #24]
   35ff8:	str	ip, [sp, #56]	; 0x38
   35ffc:	add	sl, r3, sl, lsl #5
   36000:	ldrd	r2, [r8, #8]
   36004:	ldrd	r0, [r9, #-24]	; 0xffffffe8
   36008:	orr	r0, r0, r2
   3600c:	orr	r1, r1, r3
   36010:	mov	r2, r0
   36014:	mov	r3, r1
   36018:	ldr	r0, [sl, #24]
   3601c:	strd	r2, [sl]
   36020:	ldrd	r2, [sp, #120]	; 0x78
   36024:	strh	lr, [sl, #18]
   36028:	strd	r2, [sl, #8]
   3602c:	ldrh	r3, [sp, #104]	; 0x68
   36030:	ldr	r2, [sp, #108]	; 0x6c
   36034:	strh	r3, [sl, #16]
   36038:	ldrh	r3, [sp, #44]	; 0x2c
   3603c:	strh	r3, [sl, #20]
   36040:	ldrb	r3, [sp, #32]
   36044:	strb	r3, [sl, #22]
   36048:	ldr	r1, [r9]
   3604c:	bl	10f3c <memcpy@plt>
   36050:	ldr	r3, [sl, #24]
   36054:	ldr	r2, [sp, #108]	; 0x6c
   36058:	str	r8, [r3, r2]
   3605c:	ldr	r3, [sp, #56]	; 0x38
   36060:	ldr	r2, [sp, #28]
   36064:	cmp	r3, r2
   36068:	blt	35fb0 <fputs@plt+0x24ee8>
   3606c:	ldr	r3, [sp, #24]
   36070:	mov	r2, #0
   36074:	str	r2, [sp, #72]	; 0x48
   36078:	ldrsh	r3, [r3, #18]
   3607c:	mov	r2, #1
   36080:	str	r3, [sp, #52]	; 0x34
   36084:	ldr	r3, [sp, #24]
   36088:	add	r3, r3, #32
   3608c:	ldrsh	r7, [r3, #-16]
   36090:	ldr	r1, [sp, #28]
   36094:	cmp	r2, r1
   36098:	beq	35fb0 <fputs@plt+0x24ee8>
   3609c:	ldrsh	r1, [r3, #18]
   360a0:	ldr	r0, [sp, #52]	; 0x34
   360a4:	cmp	r0, r1
   360a8:	blt	360bc <fputs@plt+0x24ff4>
   360ac:	bne	360c8 <fputs@plt+0x25000>
   360b0:	ldrsh	r0, [r3, #20]
   360b4:	cmp	r0, r7
   360b8:	ble	360c8 <fputs@plt+0x25000>
   360bc:	ldrsh	r7, [r3, #20]
   360c0:	str	r1, [sp, #52]	; 0x34
   360c4:	str	r2, [sp, #72]	; 0x48
   360c8:	add	r2, r2, #1
   360cc:	add	r3, r3, #32
   360d0:	b	36090 <fputs@plt+0x24fc8>
   360d4:	ldrsh	r3, [sl, #18]
   360d8:	cmp	lr, r3
   360dc:	bgt	35fb0 <fputs@plt+0x24ee8>
   360e0:	bne	36000 <fputs@plt+0x24f38>
   360e4:	ldrsh	r3, [sl, #16]
   360e8:	ldr	r2, [sp, #104]	; 0x68
   360ec:	cmp	r3, r2
   360f0:	ble	35fb0 <fputs@plt+0x24ee8>
   360f4:	b	36000 <fputs@plt+0x24f38>
   360f8:	ldr	r3, [sp, #60]	; 0x3c
   360fc:	cmp	r3, #0
   36100:	addne	r3, r5, #32
   36104:	movne	r2, #1
   36108:	bne	36148 <fputs@plt+0x25080>
   3610c:	ldr	r1, [pc, #496]	; 36304 <fputs@plt+0x2523c>
   36110:	ldr	r0, [sp, #80]	; 0x50
   36114:	bl	30e04 <fputs@plt+0x1fd3c>
   36118:	ldr	r0, [sp, #84]	; 0x54
   3611c:	ldr	r1, [sp, #40]	; 0x28
   36120:	bl	1d524 <fputs@plt+0xc45c>
   36124:	mov	r0, #1
   36128:	add	sp, sp, #132	; 0x84
   3612c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   36130:	ldrsh	r0, [r5, #18]
   36134:	ldrsh	r1, [r3, #18]
   36138:	add	r2, r2, #1
   3613c:	cmp	r0, r1
   36140:	movgt	r5, r3
   36144:	add	r3, r3, #32
   36148:	ldr	r1, [sp, #60]	; 0x3c
   3614c:	cmp	r2, r1
   36150:	bne	36130 <fputs@plt+0x25068>
   36154:	add	r3, r4, #740	; 0x2e4
   36158:	mov	r2, #0
   3615c:	mov	r0, #72	; 0x48
   36160:	cmp	r2, fp
   36164:	add	r3, r3, #80	; 0x50
   36168:	blt	362c0 <fputs@plt+0x251f8>
   3616c:	ldrh	r3, [r4, #36]	; 0x24
   36170:	and	r3, r3, #1536	; 0x600
   36174:	cmp	r3, #1024	; 0x400
   36178:	bne	361ec <fputs@plt+0x25124>
   3617c:	ldr	r2, [sp, #48]	; 0x30
   36180:	ldrb	r1, [r4, #42]	; 0x2a
   36184:	cmp	r2, #0
   36188:	clz	r3, r1
   3618c:	lsr	r3, r3, #5
   36190:	moveq	r3, #0
   36194:	cmp	r3, #0
   36198:	beq	361ec <fputs@plt+0x25124>
   3619c:	add	r3, sp, #120	; 0x78
   361a0:	str	r3, [sp, #8]
   361a4:	ldr	r2, [sp, #64]	; 0x40
   361a8:	ldr	r3, [r5, #24]
   361ac:	ldr	r1, [r4, #12]
   361b0:	add	r3, r3, r2
   361b4:	mov	r0, r4
   361b8:	ldr	r3, [r3, #-4]
   361bc:	add	r2, r5, #24
   361c0:	str	r3, [sp, #4]
   361c4:	sub	r3, fp, #1
   361c8:	uxth	r3, r3
   361cc:	str	r3, [sp]
   361d0:	mov	r3, #512	; 0x200
   361d4:	bl	35340 <fputs@plt+0x24278>
   361d8:	ldr	r3, [r4, #12]
   361dc:	ldr	r3, [r3]
   361e0:	cmp	r0, r3
   361e4:	moveq	r3, #2
   361e8:	strbeq	r3, [r4, #42]	; 0x2a
   361ec:	ldr	r1, [r4, #8]
   361f0:	cmp	r1, #0
   361f4:	beq	362a4 <fputs@plt+0x251dc>
   361f8:	ldrh	r0, [r4, #36]	; 0x24
   361fc:	ldrsb	r3, [r5, #22]
   36200:	ands	r2, r0, #512	; 0x200
   36204:	beq	362ec <fputs@plt+0x25224>
   36208:	ldr	r2, [r1]
   3620c:	cmp	r3, r2
   36210:	moveq	r3, #2
   36214:	strbeq	r3, [r4, #42]	; 0x2a
   36218:	tst	r0, #2048	; 0x800
   3621c:	beq	362a4 <fputs@plt+0x251dc>
   36220:	ldrsb	r0, [r4, #38]	; 0x26
   36224:	ldr	r2, [r1]
   36228:	cmp	fp, #0
   3622c:	sub	r3, r0, r2
   36230:	clz	r3, r3
   36234:	lsr	r3, r3, #5
   36238:	moveq	r3, #0
   3623c:	cmp	r3, #0
   36240:	beq	362a4 <fputs@plt+0x251dc>
   36244:	add	r0, sp, #128	; 0x80
   36248:	mov	r2, #0
   3624c:	mov	r3, #0
   36250:	strd	r2, [r0, #-8]!
   36254:	ldr	r2, [sp, #64]	; 0x40
   36258:	str	r0, [sp, #8]
   3625c:	ldr	r3, [r5, #24]
   36260:	mov	r0, r4
   36264:	add	r3, r3, r2
   36268:	add	r2, r5, #24
   3626c:	ldr	r3, [r3, #-4]
   36270:	str	r3, [sp, #4]
   36274:	sub	r3, fp, #1
   36278:	uxth	r3, r3
   3627c:	str	r3, [sp]
   36280:	mov	r3, #0
   36284:	bl	35340 <fputs@plt+0x24278>
   36288:	ldr	r3, [r4, #8]
   3628c:	ldr	r3, [r3]
   36290:	cmp	r0, r3
   36294:	moveq	r3, #1
   36298:	strbeq	r3, [r4, #39]	; 0x27
   3629c:	ldrdeq	r2, [sp, #120]	; 0x78
   362a0:	strdeq	r2, [r4, #24]
   362a4:	ldrh	r3, [r5, #16]
   362a8:	ldr	r0, [sp, #84]	; 0x54
   362ac:	ldr	r1, [sp, #40]	; 0x28
   362b0:	strh	r3, [r4, #32]
   362b4:	bl	1d524 <fputs@plt+0xc45c>
   362b8:	mov	r0, #0
   362bc:	b	36128 <fputs@plt+0x25060>
   362c0:	ldr	r1, [r5, #24]
   362c4:	ldr	r1, [r1, r2, lsl #2]
   362c8:	add	r2, r2, #1
   362cc:	str	r1, [r3, #-20]	; 0xffffffec
   362d0:	ldrb	r1, [r1, #16]
   362d4:	strb	r1, [r3, #-40]	; 0xffffffd8
   362d8:	ldr	ip, [r4, #4]
   362dc:	mla	r1, r0, r1, ip
   362e0:	ldr	r1, [r1, #52]	; 0x34
   362e4:	str	r1, [r3, #-80]	; 0xffffffb0
   362e8:	b	36160 <fputs@plt+0x25098>
   362ec:	cmp	r3, #0
   362f0:	strb	r3, [r4, #38]	; 0x26
   362f4:	strblt	r2, [r4, #38]	; 0x26
   362f8:	ldrd	r2, [r5, #8]
   362fc:	strd	r2, [r4, #24]
   36300:	b	36218 <fputs@plt+0x25150>
   36304:	andeq	r6, r7, r3, asr #23
   36308:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
   3630c:	mov	r7, r3
   36310:	ldr	r3, [r1, #4]
   36314:	mov	r5, r2
   36318:	tst	r3, #1024	; 0x400
   3631c:	ldr	r6, [r0, #8]
   36320:	beq	36348 <fputs@plt+0x25280>
   36324:	ldr	r2, [r1, #8]
   36328:	cmp	r5, #0
   3632c:	rsbne	r2, r2, #0
   36330:	mov	r3, r7
   36334:	mov	r1, #22
   36338:	mov	r0, r6
   3633c:	bl	2883c <fputs@plt+0x17774>
   36340:	add	sp, sp, #16
   36344:	pop	{r4, r5, r6, r7, r8, pc}
   36348:	ldr	r4, [r1, #8]
   3634c:	mov	r8, r0
   36350:	add	r1, sp, #8
   36354:	mov	r0, r4
   36358:	bl	1c834 <fputs@plt+0xb76c>
   3635c:	cmp	r0, #0
   36360:	beq	363ac <fputs@plt+0x252e4>
   36364:	cmp	r5, #0
   36368:	sub	r0, r0, #2
   3636c:	clz	r0, r0
   36370:	lsr	r0, r0, #5
   36374:	moveq	r0, #0
   36378:	cmp	r0, #0
   3637c:	bne	363e4 <fputs@plt+0x2531c>
   36380:	mov	r2, #2
   36384:	ldr	r1, [pc, #124]	; 36408 <fputs@plt+0x25340>
   36388:	mov	r0, r4
   3638c:	bl	24e58 <fputs@plt+0x13d90>
   36390:	cmp	r0, #0
   36394:	bne	363f0 <fputs@plt+0x25328>
   36398:	mov	r2, r4
   3639c:	ldr	r1, [pc, #104]	; 3640c <fputs@plt+0x25344>
   363a0:	mov	r0, r8
   363a4:	bl	30e04 <fputs@plt+0x1fd3c>
   363a8:	b	36340 <fputs@plt+0x25278>
   363ac:	cmp	r5, #0
   363b0:	beq	363c4 <fputs@plt+0x252fc>
   363b4:	ldrd	r2, [sp, #8]
   363b8:	rsbs	r2, r2, #0
   363bc:	rsc	r3, r3, #0
   363c0:	strd	r2, [sp, #8]
   363c4:	mvn	r3, #12
   363c8:	str	r3, [sp]
   363cc:	mov	r2, r7
   363d0:	add	r3, sp, #8
   363d4:	mov	r1, #23
   363d8:	mov	r0, r6
   363dc:	bl	28708 <fputs@plt+0x17640>
   363e0:	b	36340 <fputs@plt+0x25278>
   363e4:	mov	r2, #0
   363e8:	mov	r3, #-2147483648	; 0x80000000
   363ec:	b	363c0 <fputs@plt+0x252f8>
   363f0:	mov	r3, r7
   363f4:	mov	r2, r5
   363f8:	mov	r1, r4
   363fc:	mov	r0, r6
   36400:	bl	2876c <fputs@plt+0x176a4>
   36404:	b	36340 <fputs@plt+0x25278>
   36408:	ldrdeq	r6, [r7], -r5
   3640c:	ldrdeq	r6, [r7], -r8
   36410:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   36414:	cmp	r1, #0
   36418:	ldr	sl, [sp, #32]
   3641c:	ldr	r8, [sp, #36]	; 0x24
   36420:	ldr	r6, [sp, #40]	; 0x28
   36424:	ldr	r7, [sp, #44]	; 0x2c
   36428:	ldr	r5, [r0]
   3642c:	bne	36480 <fputs@plt+0x253b8>
   36430:	cmp	r7, #0
   36434:	cmpeq	r6, #0
   36438:	beq	36480 <fputs@plt+0x253b8>
   3643c:	ldr	r3, [pc, #156]	; 364e0 <fputs@plt+0x25418>
   36440:	cmp	r6, #0
   36444:	ldr	r2, [pc, #152]	; 364e4 <fputs@plt+0x2541c>
   36448:	ldr	r1, [pc, #152]	; 364e8 <fputs@plt+0x25420>
   3644c:	movne	r2, r3
   36450:	bl	30e04 <fputs@plt+0x1fd3c>
   36454:	mov	r1, r6
   36458:	mov	r0, r5
   3645c:	bl	1e430 <fputs@plt+0xd368>
   36460:	mov	r1, r7
   36464:	mov	r0, r5
   36468:	bl	1d78c <fputs@plt+0xc6c4>
   3646c:	mov	r1, r8
   36470:	mov	r0, r5
   36474:	bl	1e428 <fputs@plt+0xd360>
   36478:	mov	r9, #0
   3647c:	b	364d8 <fputs@plt+0x25410>
   36480:	mov	r0, r5
   36484:	bl	29488 <fputs@plt+0x183c0>
   36488:	subs	r9, r0, #0
   3648c:	beq	36454 <fputs@plt+0x2538c>
   36490:	ldr	r3, [r9]
   36494:	cmp	r3, #0
   36498:	beq	36454 <fputs@plt+0x2538c>
   3649c:	sub	r4, r3, #1
   364a0:	ldr	r3, [sl, #4]
   364a4:	cmp	r3, #0
   364a8:	beq	364c4 <fputs@plt+0x253fc>
   364ac:	mov	r1, sl
   364b0:	mov	r0, r5
   364b4:	bl	1ee10 <fputs@plt+0xdd48>
   364b8:	mov	r3, #72	; 0x48
   364bc:	mla	r3, r3, r4, r9
   364c0:	str	r0, [r3, #20]
   364c4:	mov	r3, #72	; 0x48
   364c8:	mla	r3, r3, r4, r9
   364cc:	str	r8, [r3, #28]
   364d0:	str	r6, [r3, #56]	; 0x38
   364d4:	str	r7, [r3, #60]	; 0x3c
   364d8:	mov	r0, r9
   364dc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   364e0:	andeq	r6, r7, fp, ror #25
   364e4:	andeq	r6, r7, r3, lsr #24
   364e8:	andeq	r6, r7, r9, lsr #24
   364ec:	push	{r4, r5, r6, r7, r8, r9, lr}
   364f0:	sub	sp, sp, #28
   364f4:	ldr	r4, [r1, #48]	; 0x30
   364f8:	cmp	r4, #0
   364fc:	beq	36510 <fputs@plt+0x25448>
   36500:	ldr	r4, [r1, #44]	; 0x2c
   36504:	cmp	r4, #0
   36508:	movne	r3, r1
   3650c:	bne	36530 <fputs@plt+0x25468>
   36510:	mov	r0, r4
   36514:	add	sp, sp, #28
   36518:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3651c:	ldr	r3, [r3, #48]	; 0x30
   36520:	cmp	r3, #0
   36524:	bne	36530 <fputs@plt+0x25468>
   36528:	mov	r4, #0
   3652c:	b	36510 <fputs@plt+0x25448>
   36530:	ldrb	r2, [r3, #4]
   36534:	cmp	r2, #119	; 0x77
   36538:	cmpne	r2, #116	; 0x74
   3653c:	beq	3651c <fputs@plt+0x25454>
   36540:	ldr	r3, [r4]
   36544:	ldr	ip, [r4, #4]
   36548:	mov	lr, #20
   3654c:	sub	r2, r3, #1
   36550:	mla	r3, lr, r3, ip
   36554:	b	3656c <fputs@plt+0x254a4>
   36558:	ldr	ip, [r3, #-20]!	; 0xffffffec
   3655c:	ldr	ip, [ip, #4]
   36560:	tst	ip, #256	; 0x100
   36564:	bne	365f8 <fputs@plt+0x25530>
   36568:	sub	r2, r2, #1
   3656c:	cmp	r2, #0
   36570:	bge	36558 <fputs@plt+0x25490>
   36574:	b	36528 <fputs@plt+0x25460>
   36578:	mov	r2, #68	; 0x44
   3657c:	mov	r1, r5
   36580:	mov	r0, r6
   36584:	bl	10f3c <memcpy@plt>
   36588:	mov	r2, r4
   3658c:	mov	r1, #158	; 0x9e
   36590:	str	r9, [r5, #28]
   36594:	mov	r0, r8
   36598:	bl	1f230 <fputs@plt+0xe168>
   3659c:	mov	r1, r4
   365a0:	mov	r2, r0
   365a4:	ldr	r0, [r7]
   365a8:	bl	2997c <fputs@plt+0x188b4>
   365ac:	mov	r3, #119	; 0x77
   365b0:	strb	r3, [r5, #4]
   365b4:	ldr	r3, [r5, #8]
   365b8:	str	r4, [r5, #32]
   365bc:	bic	r3, r3, #128	; 0x80
   365c0:	orr	r3, r3, #32768	; 0x8000
   365c4:	str	r0, [r5]
   365c8:	str	r4, [r6, #36]	; 0x24
   365cc:	str	r4, [r6, #40]	; 0x28
   365d0:	str	r4, [r6, #44]	; 0x2c
   365d4:	str	r4, [r5, #48]	; 0x30
   365d8:	str	r3, [r5, #8]
   365dc:	ldr	r3, [r6, #48]	; 0x30
   365e0:	str	r4, [r5, #52]	; 0x34
   365e4:	str	r4, [r5, #64]	; 0x40
   365e8:	str	r6, [r3, #52]	; 0x34
   365ec:	str	r4, [r6, #56]	; 0x38
   365f0:	str	r4, [r6, #60]	; 0x3c
   365f4:	b	36510 <fputs@plt+0x25448>
   365f8:	ldr	r7, [r0]
   365fc:	mov	r2, #68	; 0x44
   36600:	mov	r3, #0
   36604:	ldr	r8, [r7]
   36608:	mov	r5, r1
   3660c:	mov	r0, r8
   36610:	bl	1f9d8 <fputs@plt+0xe910>
   36614:	subs	r6, r0, #0
   36618:	beq	36658 <fputs@plt+0x25590>
   3661c:	mov	r4, #0
   36620:	add	r3, sp, #16
   36624:	str	r3, [sp]
   36628:	str	r4, [sp, #12]
   3662c:	str	r4, [sp, #8]
   36630:	str	r6, [sp, #4]
   36634:	mov	r3, r4
   36638:	mov	r2, r4
   3663c:	mov	r1, r4
   36640:	mov	r0, r7
   36644:	str	r4, [sp, #16]
   36648:	str	r4, [sp, #20]
   3664c:	bl	36410 <fputs@plt+0x25348>
   36650:	subs	r9, r0, #0
   36654:	bne	36578 <fputs@plt+0x254b0>
   36658:	mov	r4, #2
   3665c:	b	36510 <fputs@plt+0x25448>
   36660:	push	{r4, r5, r6, r7, r8, lr}
   36664:	mov	r4, r0
   36668:	mov	r5, r2
   3666c:	ldr	r0, [r0]
   36670:	mov	r2, #0
   36674:	mov	r7, r3
   36678:	bl	2997c <fputs@plt+0x188b4>
   3667c:	ldr	r2, [sp, #24]
   36680:	cmn	r2, #1
   36684:	cmpeq	r7, #0
   36688:	mov	r6, r0
   3668c:	beq	366b4 <fputs@plt+0x255ec>
   36690:	ldr	r3, [r4]
   36694:	ldrb	r3, [r3, #149]	; 0x95
   36698:	cmp	r3, #0
   3669c:	bne	366b4 <fputs@plt+0x255ec>
   366a0:	ldr	r3, [r5]
   366a4:	ldr	r2, [r5, #4]
   366a8:	ldr	r1, [pc, #32]	; 366d0 <fputs@plt+0x25608>
   366ac:	mov	r0, r4
   366b0:	bl	30e04 <fputs@plt+0x1fd3c>
   366b4:	mov	r0, r4
   366b8:	mov	r3, #1
   366bc:	mov	r2, r5
   366c0:	mov	r1, r6
   366c4:	bl	1eed0 <fputs@plt+0xde08>
   366c8:	mov	r0, r6
   366cc:	pop	{r4, r5, r6, r7, r8, pc}
   366d0:	andeq	r6, r7, sp, asr #24
   366d4:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   366d8:	mov	r4, r1
   366dc:	ldr	r5, [r0]
   366e0:	mov	sl, r0
   366e4:	mov	r1, r2
   366e8:	mov	r0, r5
   366ec:	mov	r7, r3
   366f0:	bl	1ee10 <fputs@plt+0xdd48>
   366f4:	cmp	r0, #0
   366f8:	cmpne	r4, #0
   366fc:	mov	r6, r0
   36700:	beq	367a0 <fputs@plt+0x256d8>
   36704:	ldr	fp, [pc, #216]	; 367e4 <fputs@plt+0x2571c>
   36708:	mov	r8, r4
   3670c:	mov	r9, #0
   36710:	ldr	r2, [r4]
   36714:	cmp	r9, r2
   36718:	blt	36770 <fputs@plt+0x256a8>
   3671c:	ldr	r2, [r4]
   36720:	mov	r1, r4
   36724:	mov	r0, r5
   36728:	lsl	r2, r2, #4
   3672c:	add	r2, r2, #24
   36730:	asr	r3, r2, #31
   36734:	bl	26894 <fputs@plt+0x157cc>
   36738:	ldrb	r1, [r5, #69]	; 0x45
   3673c:	cmp	r1, #0
   36740:	beq	367bc <fputs@plt+0x256f4>
   36744:	mov	r1, r7
   36748:	mov	r0, r5
   3674c:	bl	1e4b4 <fputs@plt+0xd3ec>
   36750:	ldr	r1, [sp, #40]	; 0x28
   36754:	mov	r0, r5
   36758:	bl	1e428 <fputs@plt+0xd360>
   3675c:	mov	r0, r5
   36760:	mov	r1, r6
   36764:	bl	1d524 <fputs@plt+0xc45c>
   36768:	mov	r0, r4
   3676c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   36770:	ldr	r1, [r8, #8]
   36774:	mov	r0, r6
   36778:	bl	1407c <fputs@plt+0x2fb4>
   3677c:	cmp	r0, #0
   36780:	bne	36794 <fputs@plt+0x256cc>
   36784:	mov	r2, r6
   36788:	mov	r1, fp
   3678c:	mov	r0, sl
   36790:	bl	30e04 <fputs@plt+0x1fd3c>
   36794:	add	r9, r9, #1
   36798:	add	r8, r8, #16
   3679c:	b	36710 <fputs@plt+0x25648>
   367a0:	cmp	r4, #0
   367a4:	bne	3671c <fputs@plt+0x25654>
   367a8:	mov	r2, #24
   367ac:	mov	r3, #0
   367b0:	mov	r0, r5
   367b4:	bl	1f9d8 <fputs@plt+0xe910>
   367b8:	b	36738 <fputs@plt+0x25670>
   367bc:	ldr	r3, [r0]
   367c0:	ldr	ip, [sp, #40]	; 0x28
   367c4:	add	r2, r0, r3, lsl #4
   367c8:	add	r3, r3, #1
   367cc:	str	ip, [r2, #16]
   367d0:	str	r7, [r2, #12]
   367d4:	str	r6, [r2, #8]
   367d8:	str	r1, [r2, #20]
   367dc:	str	r3, [r0]
   367e0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   367e4:	andeq	r6, r7, r3, ror ip
   367e8:	push	{r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
   367ec:	subs	r6, r2, #0
   367f0:	ldr	ip, [r0]
   367f4:	bne	36804 <fputs@plt+0x2573c>
   367f8:	mov	r0, #0
   367fc:	add	sp, sp, #8
   36800:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   36804:	ldrb	r2, [ip, #69]	; 0x45
   36808:	cmp	r2, #0
   3680c:	bne	367f8 <fputs@plt+0x25730>
   36810:	mov	r8, r3
   36814:	ldr	lr, [r6]
   36818:	ldr	r3, [ip, #100]	; 0x64
   3681c:	cmp	lr, r3
   36820:	ble	36838 <fputs@plt+0x25770>
   36824:	mov	r2, r8
   36828:	ldr	r1, [pc, #132]	; 368b4 <fputs@plt+0x257ec>
   3682c:	bl	30e04 <fputs@plt+0x1fd3c>
   36830:	mov	r0, #1
   36834:	b	367fc <fputs@plt+0x25734>
   36838:	ldr	r5, [r6, #4]
   3683c:	ldr	r9, [r1]
   36840:	mov	r7, r0
   36844:	add	r5, r5, #20
   36848:	mov	sl, r2
   3684c:	ldr	r3, [r6]
   36850:	cmp	r2, r3
   36854:	bge	367f8 <fputs@plt+0x25730>
   36858:	ldrh	r1, [r5, #-4]
   3685c:	add	r4, r2, #1
   36860:	cmp	r1, #0
   36864:	beq	368a8 <fputs@plt+0x257e0>
   36868:	ldr	r3, [r9]
   3686c:	cmp	r1, r3
   36870:	ble	36890 <fputs@plt+0x257c8>
   36874:	str	r3, [sp]
   36878:	mov	r2, r4
   3687c:	mov	r3, r8
   36880:	ldr	r1, [pc, #48]	; 368b8 <fputs@plt+0x257f0>
   36884:	mov	r0, r7
   36888:	bl	30e04 <fputs@plt+0x1fd3c>
   3688c:	b	36830 <fputs@plt+0x25768>
   36890:	stm	sp, {r8, sl}
   36894:	sub	r2, r1, #1
   36898:	ldr	r3, [r5, #-20]	; 0xffffffec
   3689c:	ldr	r1, [r9, #4]
   368a0:	mov	r0, r7
   368a4:	bl	225e8 <fputs@plt+0x11520>
   368a8:	mov	r2, r4
   368ac:	add	r5, r5, #20
   368b0:	b	3684c <fputs@plt+0x25784>
   368b4:	muleq	r7, r1, ip
   368b8:			; <UNDEFINED> instruction: 0x00076cb0
   368bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   368c0:	subs	r4, r2, #0
   368c4:	sub	sp, sp, #36	; 0x24
   368c8:	moveq	r0, r4
   368cc:	beq	36918 <fputs@plt+0x25850>
   368d0:	mov	r7, r3
   368d4:	ldr	r3, [r1]
   368d8:	ldr	r5, [r4, #4]
   368dc:	ldr	fp, [r0]
   368e0:	ldr	r3, [r3]
   368e4:	mov	r6, r1
   368e8:	add	r5, r5, #20
   368ec:	mov	r9, #0
   368f0:	str	r0, [sp, #8]
   368f4:	str	r3, [sp, #12]
   368f8:	ldr	r3, [r4]
   368fc:	cmp	r9, r3
   36900:	blt	36920 <fputs@plt+0x25858>
   36904:	mov	r3, r7
   36908:	mov	r2, r4
   3690c:	mov	r1, r6
   36910:	mov	r0, fp
   36914:	bl	367e8 <fputs@plt+0x25720>
   36918:	add	sp, sp, #36	; 0x24
   3691c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   36920:	ldr	sl, [r5, #-20]	; 0xffffffec
   36924:	mov	r0, sl
   36928:	bl	16584 <fputs@plt+0x54bc>
   3692c:	ldrb	r3, [r7]
   36930:	cmp	r3, #71	; 0x47
   36934:	mov	r8, r0
   36938:	beq	36968 <fputs@plt+0x258a0>
   3693c:	ldrb	r3, [r0]
   36940:	cmp	r3, #27
   36944:	movne	r0, #0
   36948:	bne	36958 <fputs@plt+0x25890>
   3694c:	mov	r1, r8
   36950:	ldr	r0, [r6]
   36954:	bl	1b814 <fputs@plt+0xa74c>
   36958:	cmp	r0, #0
   3695c:	str	r0, [sp, #28]
   36960:	strhgt	r0, [r5, #-4]
   36964:	bgt	369b8 <fputs@plt+0x258f0>
   36968:	add	r1, sp, #28
   3696c:	mov	r0, r8
   36970:	bl	1b91c <fputs@plt+0xa854>
   36974:	cmp	r0, #0
   36978:	beq	369c4 <fputs@plt+0x258fc>
   3697c:	ldr	r3, [sp, #28]
   36980:	ldr	r2, [pc, #168]	; 36a30 <fputs@plt+0x25968>
   36984:	sub	r1, r3, #1
   36988:	cmp	r1, r2
   3698c:	bls	369b4 <fputs@plt+0x258ec>
   36990:	ldr	r3, [sp, #12]
   36994:	add	r2, r9, #1
   36998:	str	r3, [sp]
   3699c:	ldr	r1, [pc, #144]	; 36a34 <fputs@plt+0x2596c>
   369a0:	mov	r3, r7
   369a4:	mov	r0, fp
   369a8:	bl	30e04 <fputs@plt+0x1fd3c>
   369ac:	mov	r0, #1
   369b0:	b	36918 <fputs@plt+0x25850>
   369b4:	strh	r3, [r5, #-4]
   369b8:	add	r9, r9, #1
   369bc:	add	r5, r5, #20
   369c0:	b	368f8 <fputs@plt+0x25830>
   369c4:	strh	r0, [r5, #-4]
   369c8:	mov	r1, sl
   369cc:	ldr	r0, [sp, #8]
   369d0:	bl	31200 <fputs@plt+0x20138>
   369d4:	cmp	r0, #0
   369d8:	bne	369ac <fputs@plt+0x258e4>
   369dc:	ldr	r3, [r6]
   369e0:	mov	r8, #1
   369e4:	ldr	r2, [r3]
   369e8:	str	r2, [sp, #16]
   369ec:	ldr	r1, [sp, #16]
   369f0:	sub	r2, r8, #1
   369f4:	cmp	r1, r2
   369f8:	ble	369b8 <fputs@plt+0x258f0>
   369fc:	ldr	r1, [r3, #4]
   36a00:	str	r3, [sp, #20]
   36a04:	mov	r3, #20
   36a08:	mvn	r2, #0
   36a0c:	mla	r1, r3, r8, r1
   36a10:	mov	r0, sl
   36a14:	ldr	r1, [r1, #-20]	; 0xffffffec
   36a18:	bl	1c9dc <fputs@plt+0xb914>
   36a1c:	ldr	r3, [sp, #20]
   36a20:	cmp	r0, #0
   36a24:	strheq	r8, [r5, #-4]
   36a28:	add	r8, r8, #1
   36a2c:	b	369ec <fputs@plt+0x25924>
   36a30:	strdeq	pc, [r0], -lr
   36a34:			; <UNDEFINED> instruction: 0x00076cb0
   36a38:	ldr	r3, [r1, #8]
   36a3c:	ands	r2, r3, #4
   36a40:	bne	371ac <fputs@plt+0x260e4>
   36a44:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   36a48:	tst	r3, #32
   36a4c:	ldr	r4, [r0]
   36a50:	sub	sp, sp, #124	; 0x7c
   36a54:	ldr	r9, [r0, #24]
   36a58:	ldr	sl, [r4]
   36a5c:	bne	36a98 <fputs@plt+0x259d0>
   36a60:	mov	r2, r9
   36a64:	mov	r0, r4
   36a68:	bl	1b6d8 <fputs@plt+0xa610>
   36a6c:	ldr	r3, [r4, #68]	; 0x44
   36a70:	cmp	r3, #0
   36a74:	beq	36a80 <fputs@plt+0x259b8>
   36a78:	mov	r0, #2
   36a7c:	b	36a90 <fputs@plt+0x259c8>
   36a80:	ldrb	r3, [sl, #69]	; 0x45
   36a84:	cmp	r3, #0
   36a88:	bne	36a78 <fputs@plt+0x259b0>
   36a8c:	mov	r0, #1
   36a90:	add	sp, sp, #124	; 0x7c
   36a94:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   36a98:	ldr	r3, [r1, #48]	; 0x30
   36a9c:	mov	r6, r1
   36aa0:	str	r3, [sp, #20]
   36aa4:	mov	r5, r1
   36aa8:	adds	r3, r3, #0
   36aac:	movne	r3, #1
   36ab0:	str	r3, [sp, #24]
   36ab4:	str	r2, [sp, #16]
   36ab8:	ldr	r3, [r5, #8]
   36abc:	mov	r2, #32
   36ac0:	orr	r3, r3, #4
   36ac4:	str	r3, [r5, #8]
   36ac8:	mov	r1, #0
   36acc:	add	r0, sp, #56	; 0x38
   36ad0:	bl	10eac <memset@plt>
   36ad4:	ldr	r1, [r5, #56]	; 0x38
   36ad8:	add	r0, sp, #56	; 0x38
   36adc:	str	r4, [sp, #56]	; 0x38
   36ae0:	bl	31200 <fputs@plt+0x20138>
   36ae4:	cmp	r0, #0
   36ae8:	bne	36a78 <fputs@plt+0x259b0>
   36aec:	ldr	r1, [r5, #60]	; 0x3c
   36af0:	add	r0, sp, #56	; 0x38
   36af4:	bl	31200 <fputs@plt+0x20138>
   36af8:	subs	r3, r0, #0
   36afc:	str	r3, [sp, #12]
   36b00:	bne	36a78 <fputs@plt+0x259b0>
   36b04:	ldr	r3, [r5, #8]
   36b08:	ldr	r8, [sp, #12]
   36b0c:	tst	r3, #32768	; 0x8000
   36b10:	ldrne	r3, [r5, #28]
   36b14:	ldrne	r2, [r5, #44]	; 0x2c
   36b18:	ldrne	r3, [r3, #28]
   36b1c:	strne	r2, [r3, #44]	; 0x2c
   36b20:	movne	r3, r0
   36b24:	strne	r3, [r5, #44]	; 0x2c
   36b28:	ldr	fp, [r5, #28]
   36b2c:	ldr	r3, [fp]
   36b30:	cmp	r8, r3
   36b34:	blt	36bbc <fputs@plt+0x25af4>
   36b38:	mov	r3, #1
   36b3c:	ldr	r1, [r5]
   36b40:	add	r0, sp, #56	; 0x38
   36b44:	strh	r3, [sp, #84]	; 0x54
   36b48:	str	fp, [sp, #60]	; 0x3c
   36b4c:	str	r9, [sp, #72]	; 0x48
   36b50:	bl	31314 <fputs@plt+0x2024c>
   36b54:	cmp	r0, #0
   36b58:	bne	36a78 <fputs@plt+0x259b0>
   36b5c:	ldr	r8, [r5, #36]	; 0x24
   36b60:	ldrh	r3, [sp, #84]	; 0x54
   36b64:	cmp	r8, #0
   36b68:	bne	36b7c <fputs@plt+0x25ab4>
   36b6c:	tst	r3, #2
   36b70:	biceq	r3, r3, #1
   36b74:	strheq	r3, [sp, #84]	; 0x54
   36b78:	beq	36b90 <fputs@plt+0x25ac8>
   36b7c:	ldr	r2, [r5, #8]
   36b80:	and	r3, r3, #4096	; 0x1000
   36b84:	orr	r3, r3, #8
   36b88:	orr	r3, r2, r3
   36b8c:	str	r3, [r5, #8]
   36b90:	ldr	r1, [r5, #40]	; 0x28
   36b94:	adds	r3, r1, #0
   36b98:	movne	r3, #1
   36b9c:	cmp	r8, #0
   36ba0:	movne	r3, #0
   36ba4:	cmp	r3, #0
   36ba8:	beq	36cb0 <fputs@plt+0x25be8>
   36bac:	ldr	r1, [pc, #1536]	; 371b4 <fputs@plt+0x260ec>
   36bb0:	mov	r0, r4
   36bb4:	bl	30e04 <fputs@plt+0x1fd3c>
   36bb8:	b	36a78 <fputs@plt+0x259b0>
   36bbc:	mov	r3, #72	; 0x48
   36bc0:	mla	r3, r3, r8, fp
   36bc4:	ldr	r3, [r3, #28]
   36bc8:	cmp	r3, #0
   36bcc:	beq	36c88 <fputs@plt+0x25bc0>
   36bd0:	ldr	r2, [r4, #496]	; 0x1f0
   36bd4:	ldr	r7, [sp, #12]
   36bd8:	str	r2, [sp, #28]
   36bdc:	mov	r2, r9
   36be0:	cmp	r2, #0
   36be4:	bne	36c90 <fputs@plt+0x25bc8>
   36be8:	mov	r2, #72	; 0x48
   36bec:	mov	r1, #0
   36bf0:	mla	r2, r2, r8, fp
   36bf4:	add	r0, sp, #88	; 0x58
   36bf8:	str	r3, [sp, #32]
   36bfc:	ldr	r2, [r2, #16]
   36c00:	cmp	r2, #0
   36c04:	strne	r2, [r4, #496]	; 0x1f0
   36c08:	mov	r2, #28
   36c0c:	bl	10eac <memset@plt>
   36c10:	ldr	r3, [pc, #1440]	; 371b8 <fputs@plt+0x260f0>
   36c14:	add	r0, sp, #88	; 0x58
   36c18:	str	r3, [sp, #92]	; 0x5c
   36c1c:	ldr	r3, [pc, #1432]	; 371bc <fputs@plt+0x260f4>
   36c20:	str	r4, [sp, #88]	; 0x58
   36c24:	str	r3, [sp, #96]	; 0x60
   36c28:	ldr	r3, [sp, #32]
   36c2c:	str	r9, [sp, #112]	; 0x70
   36c30:	mov	r1, r3
   36c34:	bl	1b350 <fputs@plt+0xa288>
   36c38:	ldr	r3, [sp, #28]
   36c3c:	str	r3, [r4, #496]	; 0x1f0
   36c40:	ldr	r3, [r4, #68]	; 0x44
   36c44:	cmp	r3, #0
   36c48:	bne	36a78 <fputs@plt+0x259b0>
   36c4c:	ldrb	r3, [sl, #69]	; 0x45
   36c50:	cmp	r3, #0
   36c54:	bne	36a78 <fputs@plt+0x259b0>
   36c58:	mov	r3, r9
   36c5c:	cmp	r3, #0
   36c60:	bne	36ca0 <fputs@plt+0x25bd8>
   36c64:	mov	r3, #72	; 0x48
   36c68:	cmp	r7, #0
   36c6c:	mla	fp, r3, r8, fp
   36c70:	movne	r7, #8
   36c74:	moveq	r7, #0
   36c78:	ldrb	r3, [fp, #45]	; 0x2d
   36c7c:	bic	r3, r3, #8
   36c80:	orr	r7, r7, r3
   36c84:	strb	r7, [fp, #45]	; 0x2d
   36c88:	add	r8, r8, #1
   36c8c:	b	36b28 <fputs@plt+0x25a60>
   36c90:	ldr	r1, [r2, #20]
   36c94:	ldr	r2, [r2, #16]
   36c98:	add	r7, r7, r1
   36c9c:	b	36be0 <fputs@plt+0x25b18>
   36ca0:	ldr	r2, [r3, #20]
   36ca4:	ldr	r3, [r3, #16]
   36ca8:	sub	r7, r7, r2
   36cac:	b	36c5c <fputs@plt+0x25b94>
   36cb0:	ldr	r3, [r5]
   36cb4:	add	r0, sp, #56	; 0x38
   36cb8:	str	r3, [sp, #64]	; 0x40
   36cbc:	bl	31200 <fputs@plt+0x20138>
   36cc0:	cmp	r0, #0
   36cc4:	bne	36a78 <fputs@plt+0x259b0>
   36cc8:	ldr	r1, [r5, #32]
   36ccc:	add	r0, sp, #56	; 0x38
   36cd0:	bl	31200 <fputs@plt+0x20138>
   36cd4:	subs	r7, r0, #0
   36cd8:	bne	36a78 <fputs@plt+0x259b0>
   36cdc:	mov	fp, r7
   36ce0:	mov	r3, #72	; 0x48
   36ce4:	ldr	r2, [r5, #28]
   36ce8:	ldr	r1, [r2]
   36cec:	cmp	fp, r1
   36cf0:	blt	36da4 <fputs@plt+0x25cdc>
   36cf4:	ldrh	r3, [sp, #84]	; 0x54
   36cf8:	mov	r1, #0
   36cfc:	str	r1, [sp, #72]	; 0x48
   36d00:	orr	r3, r3, #1
   36d04:	strh	r3, [sp, #84]	; 0x54
   36d08:	ldr	r3, [r5, #8]
   36d0c:	tst	r3, #32768	; 0x8000
   36d10:	ldrne	r3, [r2, #28]
   36d14:	ldrne	r2, [r3, #44]	; 0x2c
   36d18:	strne	r2, [r5, #44]	; 0x2c
   36d1c:	strne	r1, [r3, #44]	; 0x2c
   36d20:	ldr	r2, [sp, #16]
   36d24:	ldr	r3, [sp, #24]
   36d28:	cmp	r3, r2
   36d2c:	ble	36de4 <fputs@plt+0x25d1c>
   36d30:	ldrb	r3, [sl, #69]	; 0x45
   36d34:	cmp	r3, #0
   36d38:	bne	36a78 <fputs@plt+0x259b0>
   36d3c:	cmp	r8, #0
   36d40:	bne	36e04 <fputs@plt+0x25d3c>
   36d44:	ldr	r3, [r5, #52]	; 0x34
   36d48:	cmp	r3, #0
   36d4c:	bne	36e60 <fputs@plt+0x25d98>
   36d50:	ldr	r3, [sp, #16]
   36d54:	ldr	r5, [r5, #48]	; 0x30
   36d58:	add	r3, r3, #1
   36d5c:	cmp	r5, #0
   36d60:	str	r3, [sp, #16]
   36d64:	bne	36ab8 <fputs@plt+0x259f0>
   36d68:	ldr	r3, [sp, #20]
   36d6c:	cmp	r3, #0
   36d70:	beq	36a8c <fputs@plt+0x259c4>
   36d74:	ldr	r9, [r6, #44]	; 0x2c
   36d78:	cmp	r9, #0
   36d7c:	beq	36a8c <fputs@plt+0x259c4>
   36d80:	ldr	sl, [r4]
   36d84:	ldr	r0, [r9]
   36d88:	ldr	r3, [sl, #100]	; 0x64
   36d8c:	cmp	r0, r3
   36d90:	movle	r3, r7
   36d94:	movle	ip, #20
   36d98:	ble	36ecc <fputs@plt+0x25e04>
   36d9c:	ldr	r1, [pc, #1052]	; 371c0 <fputs@plt+0x260f8>
   36da0:	b	36bb0 <fputs@plt+0x25ae8>
   36da4:	mla	r1, r3, fp, r2
   36da8:	ldrb	r1, [r1, #45]	; 0x2d
   36dac:	tst	r1, #4
   36db0:	bne	36dbc <fputs@plt+0x25cf4>
   36db4:	add	fp, fp, #1
   36db8:	b	36ce4 <fputs@plt+0x25c1c>
   36dbc:	add	r1, fp, #1
   36dc0:	add	r0, sp, #56	; 0x38
   36dc4:	mul	r1, r3, r1
   36dc8:	str	r3, [sp, #12]
   36dcc:	ldr	r1, [r2, r1]
   36dd0:	bl	31314 <fputs@plt+0x2024c>
   36dd4:	ldr	r3, [sp, #12]
   36dd8:	cmp	r0, #0
   36ddc:	beq	36db4 <fputs@plt+0x25cec>
   36de0:	b	36a78 <fputs@plt+0x259b0>
   36de4:	ldr	r3, [pc, #984]	; 371c4 <fputs@plt+0x260fc>
   36de8:	ldr	r2, [r5, #44]	; 0x2c
   36dec:	mov	r1, r5
   36df0:	add	r0, sp, #56	; 0x38
   36df4:	bl	368bc <fputs@plt+0x257f4>
   36df8:	cmp	r0, #0
   36dfc:	beq	36d30 <fputs@plt+0x25c68>
   36e00:	b	36a78 <fputs@plt+0x259b0>
   36e04:	ldr	r3, [pc, #956]	; 371c8 <fputs@plt+0x26100>
   36e08:	mov	r2, r8
   36e0c:	mov	r1, r5
   36e10:	add	r0, sp, #56	; 0x38
   36e14:	bl	368bc <fputs@plt+0x257f4>
   36e18:	cmp	r0, #0
   36e1c:	bne	36a78 <fputs@plt+0x259b0>
   36e20:	ldrb	r3, [sl, #69]	; 0x45
   36e24:	cmp	r3, #0
   36e28:	bne	36a78 <fputs@plt+0x259b0>
   36e2c:	ldr	r2, [r8, #4]
   36e30:	ldr	r3, [r8]
   36e34:	mov	r1, #20
   36e38:	cmp	r0, r3
   36e3c:	bge	36d44 <fputs@plt+0x25c7c>
   36e40:	mul	ip, r1, r0
   36e44:	ldr	ip, [r2, ip]
   36e48:	ldr	ip, [ip, #4]
   36e4c:	tst	ip, #2
   36e50:	ldrne	r1, [pc, #884]	; 371cc <fputs@plt+0x26104>
   36e54:	bne	36bb0 <fputs@plt+0x25ae8>
   36e58:	add	r0, r0, #1
   36e5c:	b	36e38 <fputs@plt+0x25d70>
   36e60:	ldr	r1, [r5]
   36e64:	ldr	r2, [r3]
   36e68:	ldr	r1, [r1]
   36e6c:	ldr	r2, [r2]
   36e70:	cmp	r1, r2
   36e74:	beq	36d50 <fputs@plt+0x25c88>
   36e78:	ldr	r2, [r3, #8]
   36e7c:	tst	r2, #256	; 0x100
   36e80:	ldrne	r1, [pc, #840]	; 371d0 <fputs@plt+0x26108>
   36e84:	bne	36bb0 <fputs@plt+0x25ae8>
   36e88:	ldrb	r3, [r3, #4]
   36e8c:	ldr	r1, [pc, #832]	; 371d4 <fputs@plt+0x2610c>
   36e90:	sub	r3, r3, #116	; 0x74
   36e94:	cmp	r3, #2
   36e98:	ldrls	r2, [pc, #824]	; 371d8 <fputs@plt+0x26110>
   36e9c:	ldrhi	r2, [pc, #824]	; 371dc <fputs@plt+0x26114>
   36ea0:	addls	r3, r2, r3, lsl #2
   36ea4:	ldrls	r2, [r3, #3688]	; 0xe68
   36ea8:	mov	r0, r4
   36eac:	bl	30e04 <fputs@plt+0x1fd3c>
   36eb0:	b	36a78 <fputs@plt+0x259b0>
   36eb4:	ldr	r2, [r9, #4]
   36eb8:	mla	r2, ip, r3, r2
   36ebc:	add	r3, r3, #1
   36ec0:	ldrb	r1, [r2, #13]
   36ec4:	bic	r1, r1, #1
   36ec8:	strb	r1, [r2, #13]
   36ecc:	cmp	r0, r3
   36ed0:	bgt	36eb4 <fputs@plt+0x25dec>
   36ed4:	mov	r3, #0
   36ed8:	str	r3, [r6, #52]	; 0x34
   36edc:	ldr	r3, [r6, #48]	; 0x30
   36ee0:	cmp	r3, #0
   36ee4:	bne	36f38 <fputs@plt+0x25e70>
   36ee8:	mov	r3, #1
   36eec:	str	r3, [sp, #20]
   36ef0:	ldr	r3, [sp, #20]
   36ef4:	cmp	r6, #0
   36ef8:	moveq	r3, #0
   36efc:	andne	r3, r3, #1
   36f00:	cmp	r3, #0
   36f04:	bne	36f44 <fputs@plt+0x25e7c>
   36f08:	ldr	r1, [r9]
   36f0c:	mov	r0, #20
   36f10:	cmp	r7, r1
   36f14:	bge	36a8c <fputs@plt+0x259c4>
   36f18:	ldr	r3, [r9, #4]
   36f1c:	add	r2, r7, #1
   36f20:	mla	r3, r0, r7, r3
   36f24:	ldrb	r3, [r3, #13]
   36f28:	tst	r3, #1
   36f2c:	bne	371a4 <fputs@plt+0x260dc>
   36f30:	ldr	r1, [pc, #680]	; 371e0 <fputs@plt+0x26118>
   36f34:	b	36ea8 <fputs@plt+0x25de0>
   36f38:	str	r6, [r3, #52]	; 0x34
   36f3c:	mov	r6, r3
   36f40:	b	36edc <fputs@plt+0x25e14>
   36f44:	ldr	r8, [r9, #4]
   36f48:	ldr	r3, [r6]
   36f4c:	add	r8, r8, #20
   36f50:	str	r3, [sp, #32]
   36f54:	str	r7, [sp, #20]
   36f58:	str	r7, [sp, #12]
   36f5c:	sub	r3, r8, #20
   36f60:	str	r3, [sp, #28]
   36f64:	ldr	r2, [sp, #12]
   36f68:	ldr	r3, [r9]
   36f6c:	cmp	r2, r3
   36f70:	ldrge	r6, [r6, #52]	; 0x34
   36f74:	bge	36ef0 <fputs@plt+0x25e28>
   36f78:	mvn	r3, #0
   36f7c:	str	r3, [sp, #52]	; 0x34
   36f80:	ldrb	r3, [r8, #-7]
   36f84:	tst	r3, #1
   36f88:	bne	37188 <fputs@plt+0x260c0>
   36f8c:	ldr	r0, [r8, #-20]	; 0xffffffec
   36f90:	bl	16584 <fputs@plt+0x54bc>
   36f94:	add	r1, sp, #52	; 0x34
   36f98:	mov	fp, r0
   36f9c:	bl	1b91c <fputs@plt+0xa854>
   36fa0:	subs	r5, r0, #0
   36fa4:	beq	37060 <fputs@plt+0x25f98>
   36fa8:	ldr	r2, [sp, #52]	; 0x34
   36fac:	ldr	r3, [sp, #32]
   36fb0:	cmp	r2, #0
   36fb4:	ldr	r3, [r3]
   36fb8:	bgt	36fdc <fputs@plt+0x25f14>
   36fbc:	ldr	r2, [sp, #12]
   36fc0:	str	r3, [sp]
   36fc4:	add	r2, r2, #1
   36fc8:	ldr	r3, [pc, #500]	; 371c4 <fputs@plt+0x260fc>
   36fcc:	ldr	r1, [pc, #528]	; 371e4 <fputs@plt+0x2611c>
   36fd0:	mov	r0, r4
   36fd4:	bl	30e04 <fputs@plt+0x1fd3c>
   36fd8:	b	36a78 <fputs@plt+0x259b0>
   36fdc:	cmp	r2, r3
   36fe0:	bgt	36fbc <fputs@plt+0x25ef4>
   36fe4:	mov	r2, #0
   36fe8:	mov	r1, #132	; 0x84
   36fec:	mov	r0, sl
   36ff0:	bl	1f230 <fputs@plt+0xe168>
   36ff4:	cmp	r0, #0
   36ff8:	beq	36a78 <fputs@plt+0x259b0>
   36ffc:	ldr	r3, [r0, #4]
   37000:	orr	r3, r3, #1024	; 0x400
   37004:	str	r3, [r0, #4]
   37008:	ldr	r3, [sp, #52]	; 0x34
   3700c:	str	r3, [r0, #8]
   37010:	ldr	r3, [r8, #-20]	; 0xffffffec
   37014:	cmp	fp, r3
   37018:	streq	r0, [r8, #-20]	; 0xffffffec
   3701c:	beq	37034 <fputs@plt+0x25f6c>
   37020:	ldr	r2, [r3, #12]
   37024:	ldrb	r1, [r2]
   37028:	cmp	r1, #95	; 0x5f
   3702c:	beq	3719c <fputs@plt+0x260d4>
   37030:	str	r0, [r3, #12]
   37034:	mov	r1, fp
   37038:	mov	r0, sl
   3703c:	bl	1e430 <fputs@plt+0xd368>
   37040:	ldr	r3, [sp, #52]	; 0x34
   37044:	ldr	r2, [sp, #28]
   37048:	strh	r3, [r8, #-4]
   3704c:	ldr	r3, [sp, #28]
   37050:	ldrb	r3, [r3, #13]
   37054:	orr	r3, r3, #1
   37058:	strb	r3, [r2, #13]
   3705c:	b	37188 <fputs@plt+0x260c0>
   37060:	ldrb	r3, [fp]
   37064:	cmp	r3, #27
   37068:	bne	3707c <fputs@plt+0x25fb4>
   3706c:	mov	r1, fp
   37070:	ldr	r0, [sp, #32]
   37074:	bl	1b814 <fputs@plt+0xa74c>
   37078:	mov	r5, r0
   3707c:	cmp	r5, #0
   37080:	str	r5, [sp, #52]	; 0x34
   37084:	bne	37174 <fputs@plt+0x260ac>
   37088:	mov	r2, r5
   3708c:	mov	r1, fp
   37090:	mov	r0, sl
   37094:	bl	21e40 <fputs@plt+0x10d78>
   37098:	ldrb	r3, [sl, #69]	; 0x45
   3709c:	cmp	r3, #0
   370a0:	str	r0, [sp, #16]
   370a4:	bne	37168 <fputs@plt+0x260a0>
   370a8:	ldr	r3, [r6]
   370ac:	mov	r2, #32
   370b0:	mov	r1, r5
   370b4:	add	r0, sp, #88	; 0x58
   370b8:	str	r3, [sp, #24]
   370bc:	bl	10eac <memset@plt>
   370c0:	ldr	r3, [r6, #28]
   370c4:	mov	r1, #1
   370c8:	str	r3, [sp, #92]	; 0x5c
   370cc:	ldr	r3, [sp, #24]
   370d0:	strh	r1, [sp, #116]	; 0x74
   370d4:	str	r3, [sp, #96]	; 0x60
   370d8:	ldr	r3, [r4]
   370dc:	str	r4, [sp, #88]	; 0x58
   370e0:	add	r0, sp, #88	; 0x58
   370e4:	ldrb	r2, [r3, #73]	; 0x49
   370e8:	strb	r1, [r3, #73]	; 0x49
   370ec:	ldr	r1, [sp, #16]
   370f0:	str	r2, [sp, #40]	; 0x28
   370f4:	str	r3, [sp, #36]	; 0x24
   370f8:	bl	31200 <fputs@plt+0x20138>
   370fc:	ldr	r3, [sp, #36]	; 0x24
   37100:	ldr	r2, [sp, #40]	; 0x28
   37104:	strb	r2, [r3, #73]	; 0x49
   37108:	subs	r3, r0, #0
   3710c:	str	r3, [sp, #36]	; 0x24
   37110:	bne	37164 <fputs@plt+0x2609c>
   37114:	ldr	r3, [sp, #24]
   37118:	ldr	r3, [r3]
   3711c:	str	r3, [sp, #40]	; 0x28
   37120:	mov	r3, #20
   37124:	ldr	r2, [sp, #40]	; 0x28
   37128:	cmp	r5, r2
   3712c:	ldrge	r5, [sp, #36]	; 0x24
   37130:	bge	37164 <fputs@plt+0x2609c>
   37134:	ldr	r2, [sp, #24]
   37138:	mul	r0, r3, r5
   3713c:	ldr	ip, [r2, #4]
   37140:	ldr	r1, [sp, #16]
   37144:	mvn	r2, #0
   37148:	ldr	r0, [ip, r0]
   3714c:	str	r3, [sp, #44]	; 0x2c
   37150:	bl	1c9dc <fputs@plt+0xb914>
   37154:	add	r5, r5, #1
   37158:	ldr	r3, [sp, #44]	; 0x2c
   3715c:	cmp	r0, #1
   37160:	bgt	37124 <fputs@plt+0x2605c>
   37164:	str	r5, [sp, #52]	; 0x34
   37168:	ldr	r1, [sp, #16]
   3716c:	mov	r0, sl
   37170:	bl	1e430 <fputs@plt+0xd368>
   37174:	ldr	r3, [sp, #52]	; 0x34
   37178:	cmp	r3, #0
   3717c:	movle	r3, #1
   37180:	strle	r3, [sp, #20]
   37184:	bgt	36fe4 <fputs@plt+0x25f1c>
   37188:	ldr	r3, [sp, #12]
   3718c:	add	r8, r8, #20
   37190:	add	r3, r3, #1
   37194:	str	r3, [sp, #12]
   37198:	b	36f5c <fputs@plt+0x25e94>
   3719c:	mov	r3, r2
   371a0:	b	37020 <fputs@plt+0x25f58>
   371a4:	mov	r7, r2
   371a8:	b	36f10 <fputs@plt+0x25e48>
   371ac:	mov	r0, #1
   371b0:	bx	lr
   371b4:	andeq	r6, r7, lr, ror #25
   371b8:	andeq	r7, r3, ip, lsl #22
   371bc:	andeq	r6, r3, r8, lsr sl
   371c0:	andeq	r6, r7, r1, ror #27
   371c4:	andeq	r6, r7, sl, lsl sp
   371c8:	andeq	r6, r7, r0, lsr #26
   371cc:	andeq	r6, r7, r6, lsr #26
   371d0:	andeq	r6, r7, r1, ror #26
   371d4:	andeq	r6, r7, pc, lsl #27
   371d8:			; <UNDEFINED> instruction: 0x00072ab8
   371dc:	andeq	r6, r7, r8, ror #25
   371e0:	andeq	r6, r7, r3, lsl #28
   371e4:			; <UNDEFINED> instruction: 0x00076cb0
   371e8:	push	{r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
   371ec:	mov	sl, r3
   371f0:	ldr	r5, [r0]
   371f4:	mov	r4, r0
   371f8:	mov	r7, r1
   371fc:	ldr	r3, [r5, #16]
   37200:	mov	r8, r2
   37204:	ldr	r9, [r3, sl, lsl #4]
   37208:	ldr	r3, [r0, #496]	; 0x1f0
   3720c:	str	r9, [sp]
   37210:	str	r3, [sp, #4]
   37214:	mov	r3, r2
   37218:	ldr	r6, [r5, #296]	; 0x128
   3721c:	mov	r2, r1
   37220:	ldr	r0, [r5, #300]	; 0x12c
   37224:	mov	r1, #20
   37228:	blx	r6
   3722c:	cmp	r0, #1
   37230:	mov	r6, r0
   37234:	bne	3728c <fputs@plt+0x261c4>
   37238:	ldr	r3, [r5, #20]
   3723c:	cmp	r3, #2
   37240:	cmple	sl, #0
   37244:	beq	37274 <fputs@plt+0x261ac>
   37248:	str	r8, [sp]
   3724c:	mov	r3, r7
   37250:	mov	r2, r9
   37254:	ldr	r1, [pc, #76]	; 372a8 <fputs@plt+0x261e0>
   37258:	mov	r0, r4
   3725c:	bl	30e04 <fputs@plt+0x1fd3c>
   37260:	mov	r3, #23
   37264:	str	r3, [r4, #12]
   37268:	mov	r0, r6
   3726c:	add	sp, sp, #8
   37270:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   37274:	mov	r3, r8
   37278:	mov	r2, r7
   3727c:	ldr	r1, [pc, #40]	; 372ac <fputs@plt+0x261e4>
   37280:	mov	r0, r4
   37284:	bl	30e04 <fputs@plt+0x1fd3c>
   37288:	b	37260 <fputs@plt+0x26198>
   3728c:	bics	r3, r0, #2
   37290:	beq	37268 <fputs@plt+0x261a0>
   37294:	ldr	r1, [pc, #20]	; 372b0 <fputs@plt+0x261e8>
   37298:	mov	r0, r4
   3729c:	bl	30e04 <fputs@plt+0x1fd3c>
   372a0:	mov	r3, #1
   372a4:	b	37264 <fputs@plt+0x2619c>
   372a8:	andeq	r6, r7, r0, asr #28
   372ac:	andeq	r6, r7, r1, ror #28
   372b0:	andeq	r6, r7, ip, lsl r8
   372b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   372b8:	sub	sp, sp, #76	; 0x4c
   372bc:	mov	sl, r0
   372c0:	ldr	r5, [sp, #116]	; 0x74
   372c4:	str	r3, [sp, #16]
   372c8:	ldr	r3, [r0]
   372cc:	str	r2, [sp, #12]
   372d0:	str	r3, [sp, #36]	; 0x24
   372d4:	mvn	r3, #0
   372d8:	str	r3, [r5, #28]
   372dc:	mov	r2, #0
   372e0:	subs	r3, r1, #0
   372e4:	str	r2, [r5, #44]	; 0x2c
   372e8:	str	r3, [sp, #28]
   372ec:	beq	37494 <fputs@plt+0x263cc>
   372f0:	ldr	r3, [sp, #112]	; 0x70
   372f4:	ldrh	r3, [r3, #28]
   372f8:	ands	r3, r3, #20
   372fc:	moveq	r4, r3
   37300:	ldreq	r2, [sp, #36]	; 0x24
   37304:	ldreq	r6, [r2, #20]
   37308:	beq	374a0 <fputs@plt+0x263d8>
   3730c:	str	r2, [sp, #24]
   37310:	str	r2, [sp, #28]
   37314:	b	37340 <fputs@plt+0x26278>
   37318:	ldr	r3, [sp, #36]	; 0x24
   3731c:	ldr	r1, [sp, #28]
   37320:	ldr	r3, [r3, #16]
   37324:	add	r7, r3, r4, lsl #4
   37328:	ldr	r0, [r3, r4, lsl #4]
   3732c:	bl	1407c <fputs@plt+0x2fb4>
   37330:	cmp	r0, #0
   37334:	bne	3749c <fputs@plt+0x263d4>
   37338:	ldr	r3, [r7, #12]
   3733c:	str	r3, [sp, #24]
   37340:	ldr	r3, [sp, #112]	; 0x70
   37344:	str	r3, [sp, #20]
   37348:	mov	r3, #0
   3734c:	mov	fp, r3
   37350:	mov	r6, r3
   37354:	mov	r4, r3
   37358:	str	r3, [sp, #48]	; 0x30
   3735c:	str	r3, [sp, #44]	; 0x2c
   37360:	ldr	r2, [sp, #20]
   37364:	clz	r3, r4
   37368:	lsr	r3, r3, #5
   3736c:	cmp	r2, #0
   37370:	moveq	r2, #0
   37374:	andne	r2, r3, #1
   37378:	cmp	r2, #0
   3737c:	bne	374b0 <fputs@plt+0x263e8>
   37380:	ldr	r1, [sp, #12]
   37384:	cmp	r1, #0
   37388:	movne	r3, #0
   3738c:	andeq	r3, r3, #1
   37390:	cmp	r3, #0
   37394:	beq	373b0 <fputs@plt+0x262e8>
   37398:	ldr	r3, [r5, #4]
   3739c:	tst	r3, #64	; 0x40
   373a0:	movne	r3, #97	; 0x61
   373a4:	strbne	r3, [r5]
   373a8:	strne	r2, [r5, #44]	; 0x2c
   373ac:	bne	37ab4 <fputs@plt+0x269ec>
   373b0:	cmp	r4, #1
   373b4:	beq	37410 <fputs@plt+0x26348>
   373b8:	ldr	r3, [pc, #1828]	; 37ae4 <fputs@plt+0x26a1c>
   373bc:	cmp	r4, #0
   373c0:	ldr	r2, [pc, #1824]	; 37ae8 <fputs@plt+0x26a20>
   373c4:	movne	r2, r3
   373c8:	ldr	r3, [sp, #28]
   373cc:	cmp	r3, #0
   373d0:	beq	379e4 <fputs@plt+0x2691c>
   373d4:	ldr	r3, [sp, #16]
   373d8:	ldr	r1, [pc, #1804]	; 37aec <fputs@plt+0x26a24>
   373dc:	str	r3, [sp, #4]
   373e0:	ldr	r3, [sp, #12]
   373e4:	mov	r0, sl
   373e8:	str	r3, [sp]
   373ec:	ldr	r3, [sp, #28]
   373f0:	bl	30e04 <fputs@plt+0x1fd3c>
   373f4:	mov	r3, #1
   373f8:	strb	r3, [sl, #17]
   373fc:	ldr	r3, [sp, #112]	; 0x70
   37400:	ldr	r2, [sp, #112]	; 0x70
   37404:	ldr	r3, [r3, #24]
   37408:	add	r3, r3, #1
   3740c:	str	r3, [r2, #24]
   37410:	ldrsh	r2, [r5, #32]
   37414:	adds	r3, fp, #0
   37418:	movne	r3, #1
   3741c:	cmp	r2, #0
   37420:	movlt	r3, #0
   37424:	cmp	r3, #0
   37428:	beq	37450 <fputs@plt+0x26388>
   3742c:	cmp	r2, #63	; 0x3f
   37430:	movge	r2, #63	; 0x3f
   37434:	mov	r0, #1
   37438:	mov	r1, #0
   3743c:	bl	70128 <fputs@plt+0x5f060>
   37440:	ldrd	r2, [fp, #56]	; 0x38
   37444:	orr	r0, r0, r2
   37448:	orr	r1, r1, r3
   3744c:	strd	r0, [fp, #56]	; 0x38
   37450:	mov	r6, #0
   37454:	ldr	r1, [r5, #12]
   37458:	ldr	r0, [sp, #36]	; 0x24
   3745c:	bl	1e430 <fputs@plt+0xd368>
   37460:	str	r6, [r5, #12]
   37464:	ldr	r1, [r5, #16]
   37468:	ldr	r0, [sp, #36]	; 0x24
   3746c:	bl	1e430 <fputs@plt+0xd368>
   37470:	ldr	r3, [sp, #48]	; 0x30
   37474:	str	r6, [r5, #16]
   37478:	cmp	r3, r6
   3747c:	moveq	r3, #152	; 0x98
   37480:	movne	r3, #62	; 0x3e
   37484:	cmp	r4, #1
   37488:	strb	r3, [r5]
   3748c:	bne	37928 <fputs@plt+0x26860>
   37490:	b	37958 <fputs@plt+0x26890>
   37494:	ldr	r3, [sp, #28]
   37498:	b	3733c <fputs@plt+0x26274>
   3749c:	add	r4, r4, #1
   374a0:	cmp	r4, r6
   374a4:	blt	37318 <fputs@plt+0x26250>
   374a8:	mov	r3, #0
   374ac:	b	3733c <fputs@plt+0x26274>
   374b0:	ldr	r3, [sp, #20]
   374b4:	ldr	r4, [r3, #4]
   374b8:	cmp	r4, #0
   374bc:	beq	37518 <fputs@plt+0x26450>
   374c0:	ldr	r3, [r4]
   374c4:	add	r7, r4, #8
   374c8:	mov	r4, #0
   374cc:	str	r3, [sp, #56]	; 0x38
   374d0:	str	r4, [sp, #40]	; 0x28
   374d4:	ldr	r3, [sp, #40]	; 0x28
   374d8:	ldr	r2, [sp, #56]	; 0x38
   374dc:	cmp	r3, r2
   374e0:	blt	375a0 <fputs@plt+0x264d8>
   374e4:	cmp	fp, #0
   374e8:	beq	37518 <fputs@plt+0x26450>
   374ec:	ldr	r3, [fp, #44]	; 0x2c
   374f0:	ldr	r2, [fp, #16]
   374f4:	str	r3, [r5, #28]
   374f8:	str	r2, [r5, #44]	; 0x2c
   374fc:	ldrb	r3, [fp, #36]	; 0x24
   37500:	tst	r3, #8
   37504:	ldrne	r3, [r5, #4]
   37508:	orrne	r3, r3, #1048576	; 0x100000
   3750c:	strne	r3, [r5, #4]
   37510:	ldr	r3, [r2, #64]	; 0x40
   37514:	str	r3, [sp, #24]
   37518:	ldr	r2, [sp, #12]
   3751c:	ldr	r3, [sp, #28]
   37520:	cmp	r2, #0
   37524:	clz	r3, r3
   37528:	lsr	r3, r3, #5
   3752c:	moveq	r3, #0
   37530:	cmp	r6, #0
   37534:	movne	r3, #0
   37538:	andeq	r3, r3, #1
   3753c:	cmp	r3, #0
   37540:	beq	377b0 <fputs@plt+0x266e8>
   37544:	ldr	r6, [sl, #420]	; 0x1a4
   37548:	cmp	r6, #0
   3754c:	beq	377b0 <fputs@plt+0x266e8>
   37550:	ldrb	r7, [sl, #440]	; 0x1b8
   37554:	cmp	r7, #109	; 0x6d
   37558:	beq	37580 <fputs@plt+0x264b8>
   3755c:	mov	r1, r2
   37560:	ldr	r0, [pc, #1416]	; 37af0 <fputs@plt+0x26a28>
   37564:	bl	1407c <fputs@plt+0x2fb4>
   37568:	cmp	r0, #0
   3756c:	moveq	r3, #1
   37570:	streq	r3, [r5, #28]
   37574:	beq	37abc <fputs@plt+0x269f4>
   37578:	cmp	r7, #108	; 0x6c
   3757c:	beq	37598 <fputs@plt+0x264d0>
   37580:	ldr	r1, [sp, #12]
   37584:	ldr	r0, [pc, #1384]	; 37af4 <fputs@plt+0x26a2c>
   37588:	bl	1407c <fputs@plt+0x2fb4>
   3758c:	cmp	r0, #0
   37590:	streq	r0, [r5, #28]
   37594:	beq	37abc <fputs@plt+0x269f4>
   37598:	mov	r6, #0
   3759c:	b	377b0 <fputs@plt+0x266e8>
   375a0:	ldr	r3, [r7, #16]
   375a4:	str	r3, [sp, #32]
   375a8:	ldr	r3, [r7, #20]
   375ac:	cmp	r3, #0
   375b0:	beq	375fc <fputs@plt+0x26534>
   375b4:	ldr	r2, [r3, #8]
   375b8:	tst	r2, #1024	; 0x400
   375bc:	beq	375fc <fputs@plt+0x26534>
   375c0:	ldr	r9, [r3]
   375c4:	ldr	r3, [r9]
   375c8:	str	r3, [sp, #60]	; 0x3c
   375cc:	mov	r3, #0
   375d0:	mov	r8, r3
   375d4:	str	r3, [sp, #52]	; 0x34
   375d8:	ldr	r3, [sp, #60]	; 0x3c
   375dc:	cmp	r8, r3
   375e0:	blt	376fc <fputs@plt+0x26634>
   375e4:	ldr	r9, [sp, #52]	; 0x34
   375e8:	ldr	r3, [sp, #12]
   375ec:	cmp	r3, #0
   375f0:	orreq	r9, r9, #1
   375f4:	cmp	r9, #0
   375f8:	bne	376e8 <fputs@plt+0x26620>
   375fc:	ldr	r3, [sp, #28]
   37600:	cmp	r3, #0
   37604:	beq	3761c <fputs@plt+0x26554>
   37608:	ldr	r3, [sp, #32]
   3760c:	ldr	r2, [sp, #24]
   37610:	ldr	r3, [r3, #64]	; 0x40
   37614:	cmp	r2, r3
   37618:	bne	376e8 <fputs@plt+0x26620>
   3761c:	ldr	r3, [sp, #12]
   37620:	cmp	r3, #0
   37624:	beq	37648 <fputs@plt+0x26580>
   37628:	ldr	r0, [r7, #12]
   3762c:	ldr	r1, [sp, #12]
   37630:	cmp	r0, #0
   37634:	ldreq	r3, [sp, #32]
   37638:	ldreq	r0, [r3]
   3763c:	bl	1407c <fputs@plt+0x2fb4>
   37640:	cmp	r0, #0
   37644:	bne	376e8 <fputs@plt+0x26620>
   37648:	ldr	r3, [sp, #32]
   3764c:	cmp	r6, #0
   37650:	add	r8, r6, #1
   37654:	ldr	r3, [r3, #4]
   37658:	moveq	fp, r7
   3765c:	str	r3, [sp, #52]	; 0x34
   37660:	ldr	r3, [sp, #32]
   37664:	mov	r6, #0
   37668:	ldrsh	r3, [r3, #34]	; 0x22
   3766c:	str	r3, [sp, #60]	; 0x3c
   37670:	ldr	r3, [sp, #60]	; 0x3c
   37674:	cmp	r6, r3
   37678:	bge	376e4 <fputs@plt+0x2661c>
   3767c:	ldr	r3, [sp, #52]	; 0x34
   37680:	ldr	r1, [sp, #16]
   37684:	ldr	r0, [r3, r6, lsl #4]
   37688:	bl	1407c <fputs@plt+0x2fb4>
   3768c:	subs	r9, r0, #0
   37690:	bne	37764 <fputs@plt+0x2669c>
   37694:	cmp	r4, #1
   37698:	bne	376c8 <fputs@plt+0x26600>
   3769c:	ldrb	r3, [r7, #36]	; 0x24
   376a0:	tst	r3, #4
   376a4:	bne	37764 <fputs@plt+0x2669c>
   376a8:	ldr	r3, [r7, #52]	; 0x34
   376ac:	cmp	r3, #0
   376b0:	beq	376c8 <fputs@plt+0x26600>
   376b4:	ldr	r2, [r3, #4]
   376b8:	str	r2, [sp, #64]	; 0x40
   376bc:	ldr	r2, [sp, #64]	; 0x40
   376c0:	cmp	r9, r2
   376c4:	blt	37740 <fputs@plt+0x26678>
   376c8:	ldr	r3, [sp, #32]
   376cc:	add	r4, r4, #1
   376d0:	mov	fp, r7
   376d4:	ldrsh	r3, [r3, #32]
   376d8:	cmp	r6, r3
   376dc:	mvneq	r6, #0
   376e0:	strh	r6, [r5, #32]
   376e4:	mov	r6, r8
   376e8:	ldr	r3, [sp, #40]	; 0x28
   376ec:	add	r7, r7, #72	; 0x48
   376f0:	add	r3, r3, #1
   376f4:	str	r3, [sp, #40]	; 0x28
   376f8:	b	374d4 <fputs@plt+0x2640c>
   376fc:	ldr	r0, [r9, #4]
   37700:	mov	r3, #20
   37704:	ldr	r2, [sp, #12]
   37708:	mla	r0, r3, r8, r0
   3770c:	ldr	r1, [sp, #16]
   37710:	ldr	r3, [sp, #28]
   37714:	ldr	r0, [r0, #8]
   37718:	bl	24f90 <fputs@plt+0x13ec8>
   3771c:	cmp	r0, #0
   37720:	movne	r3, #1
   37724:	strhne	r8, [r5, #32]
   37728:	addne	r4, r4, #1
   3772c:	movne	fp, r7
   37730:	strne	r3, [sp, #52]	; 0x34
   37734:	movne	r6, #2
   37738:	add	r8, r8, #1
   3773c:	b	375d8 <fputs@plt+0x26510>
   37740:	ldr	r2, [r3]
   37744:	ldr	r1, [sp, #16]
   37748:	str	r3, [sp, #68]	; 0x44
   3774c:	ldr	r0, [r2, r9, lsl #3]
   37750:	bl	1407c <fputs@plt+0x2fb4>
   37754:	cmp	r0, #0
   37758:	addne	r9, r9, #1
   3775c:	ldrne	r3, [sp, #68]	; 0x44
   37760:	bne	376bc <fputs@plt+0x265f4>
   37764:	add	r6, r6, #1
   37768:	b	37670 <fputs@plt+0x265a8>
   3776c:	ldr	r1, [sp, #16]
   37770:	ldr	r0, [r9, r8, lsl #4]
   37774:	bl	1407c <fputs@plt+0x2fb4>
   37778:	cmp	r0, #0
   3777c:	bne	3783c <fputs@plt+0x26774>
   37780:	ldrsh	r3, [r6, #32]
   37784:	add	r4, r4, #1
   37788:	cmp	r8, r3
   3778c:	bne	3786c <fputs@plt+0x267a4>
   37790:	mvn	r8, #0
   37794:	mov	r3, #68	; 0x44
   37798:	strb	r3, [r5, #1]
   3779c:	mov	r3, #1
   377a0:	str	r6, [r5, #44]	; 0x2c
   377a4:	mov	r6, r3
   377a8:	strh	r8, [r5, #32]
   377ac:	str	r3, [sp, #48]	; 0x30
   377b0:	cmp	r4, #0
   377b4:	cmpeq	r6, #1
   377b8:	bne	37808 <fputs@plt+0x26740>
   377bc:	cmp	fp, #0
   377c0:	beq	378b4 <fputs@plt+0x267ec>
   377c4:	ldr	r3, [sp, #20]
   377c8:	ldrh	r3, [r3, #28]
   377cc:	ands	r7, r3, #32
   377d0:	bne	378b4 <fputs@plt+0x267ec>
   377d4:	ldr	r0, [sp, #16]
   377d8:	bl	1bb78 <fputs@plt+0xaab0>
   377dc:	subs	r4, r0, #0
   377e0:	beq	37808 <fputs@plt+0x26740>
   377e4:	ldr	r3, [fp, #16]
   377e8:	ldrb	r3, [r3, #42]	; 0x2a
   377ec:	tst	r3, #64	; 0x40
   377f0:	movne	r4, r7
   377f4:	mvneq	r3, #0
   377f8:	moveq	r4, #1
   377fc:	strheq	r3, [r5, #32]
   37800:	moveq	r3, #68	; 0x44
   37804:	strbeq	r3, [r5, #1]
   37808:	ldr	r3, [sp, #20]
   3780c:	ldr	r7, [r3, #8]
   37810:	cmp	r7, #0
   37814:	beq	37830 <fputs@plt+0x26768>
   37818:	ldr	r3, [sp, #12]
   3781c:	cmp	r3, #0
   37820:	cmpeq	r4, #0
   37824:	moveq	r4, #0
   37828:	ldreq	r3, [r7]
   3782c:	beq	379bc <fputs@plt+0x268f4>
   37830:	cmp	r4, #0
   37834:	bne	37360 <fputs@plt+0x26298>
   37838:	b	379c4 <fputs@plt+0x268fc>
   3783c:	add	r8, r8, #1
   37840:	cmp	r8, r7
   37844:	blt	3776c <fputs@plt+0x266a4>
   37848:	ldr	r0, [sp, #16]
   3784c:	bl	1bb78 <fputs@plt+0xaab0>
   37850:	cmp	r0, #0
   37854:	beq	37864 <fputs@plt+0x2679c>
   37858:	ldrb	r3, [r6, #42]	; 0x2a
   3785c:	tst	r3, #64	; 0x40
   37860:	beq	37ad4 <fputs@plt+0x26a0c>
   37864:	mov	r6, #1
   37868:	b	377b0 <fputs@plt+0x266e8>
   3786c:	ldr	r3, [r5, #28]
   37870:	cmp	r3, #0
   37874:	mov	r3, #1
   37878:	beq	37898 <fputs@plt+0x267d0>
   3787c:	cmp	r8, #31
   37880:	ldr	r2, [sl, #436]	; 0x1b4
   37884:	lslle	r3, r3, r8
   37888:	mvngt	r3, #0
   3788c:	orr	r3, r3, r2
   37890:	str	r3, [sl, #436]	; 0x1b4
   37894:	b	3779c <fputs@plt+0x266d4>
   37898:	cmp	r8, #31
   3789c:	ldr	r2, [sl, #432]	; 0x1b0
   378a0:	lslle	r3, r3, r8
   378a4:	mvngt	r3, #0
   378a8:	orr	r3, r3, r2
   378ac:	str	r3, [sl, #432]	; 0x1b0
   378b0:	b	3779c <fputs@plt+0x266d4>
   378b4:	mov	r4, #0
   378b8:	b	37808 <fputs@plt+0x26740>
   378bc:	ldr	r9, [r7, #4]
   378c0:	mov	r2, #20
   378c4:	mla	r2, r2, r4, r9
   378c8:	str	r2, [sp, #40]	; 0x28
   378cc:	ldr	r8, [r2, #4]
   378d0:	cmp	r8, #0
   378d4:	beq	379b8 <fputs@plt+0x268f0>
   378d8:	ldr	r1, [sp, #16]
   378dc:	mov	r0, r8
   378e0:	str	r3, [sp, #32]
   378e4:	bl	1407c <fputs@plt+0x2fb4>
   378e8:	ldr	r3, [sp, #32]
   378ec:	ldr	r2, [sp, #40]	; 0x28
   378f0:	cmp	r0, #0
   378f4:	bne	379b8 <fputs@plt+0x268f0>
   378f8:	ldr	r3, [sp, #20]
   378fc:	ldrh	r3, [r3, #28]
   37900:	tst	r3, #1
   37904:	bne	37934 <fputs@plt+0x2686c>
   37908:	ldr	r3, [r2]
   3790c:	ldr	r3, [r3, #4]
   37910:	tst	r3, #2
   37914:	beq	37934 <fputs@plt+0x2686c>
   37918:	mov	r2, r8
   3791c:	ldr	r1, [pc, #468]	; 37af8 <fputs@plt+0x26a30>
   37920:	mov	r0, sl
   37924:	bl	30e04 <fputs@plt+0x1fd3c>
   37928:	mov	r0, #2
   3792c:	add	sp, sp, #76	; 0x4c
   37930:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   37934:	ldr	r3, [sp, #44]	; 0x2c
   37938:	mov	r2, r4
   3793c:	str	r3, [sp, #4]
   37940:	ldr	r3, [pc, #436]	; 37afc <fputs@plt+0x26a34>
   37944:	mov	r1, r9
   37948:	str	r3, [sp]
   3794c:	mov	r0, sl
   37950:	mov	r3, r5
   37954:	bl	225e8 <fputs@plt+0x11520>
   37958:	ldr	r2, [r5, #4]
   3795c:	ands	r4, r2, #4194304	; 0x400000
   37960:	bne	37a8c <fputs@plt+0x269c4>
   37964:	ldr	r0, [sl]
   37968:	ldr	r3, [r0, #296]	; 0x128
   3796c:	cmp	r3, #0
   37970:	beq	37a8c <fputs@plt+0x269c4>
   37974:	ldr	r1, [sp, #24]
   37978:	bl	17478 <fputs@plt+0x63b0>
   3797c:	subs	r3, r0, #0
   37980:	blt	37a8c <fputs@plt+0x269c4>
   37984:	ldrb	r2, [r5]
   37988:	cmp	r2, #62	; 0x3e
   3798c:	ldreq	r1, [sl, #420]	; 0x1a4
   37990:	beq	37a3c <fputs@plt+0x26974>
   37994:	ldr	r2, [sp, #20]
   37998:	ldr	r1, [r2, #4]
   3799c:	mov	r2, r4
   379a0:	mov	ip, r1
   379a4:	ldr	r0, [r1]
   379a8:	cmp	r2, r0
   379ac:	blt	37a1c <fputs@plt+0x26954>
   379b0:	mov	r1, #0
   379b4:	b	37a3c <fputs@plt+0x26974>
   379b8:	add	r4, r4, #1
   379bc:	cmp	r4, r3
   379c0:	blt	378bc <fputs@plt+0x267f4>
   379c4:	ldr	r3, [sp, #20]
   379c8:	mov	r4, #0
   379cc:	ldr	r3, [r3, #16]
   379d0:	str	r3, [sp, #20]
   379d4:	ldr	r3, [sp, #44]	; 0x2c
   379d8:	add	r3, r3, #1
   379dc:	str	r3, [sp, #44]	; 0x2c
   379e0:	b	37360 <fputs@plt+0x26298>
   379e4:	ldr	r3, [sp, #12]
   379e8:	cmp	r3, #0
   379ec:	ldr	r3, [sp, #16]
   379f0:	beq	37a0c <fputs@plt+0x26944>
   379f4:	str	r3, [sp]
   379f8:	ldr	r1, [pc, #256]	; 37b00 <fputs@plt+0x26a38>
   379fc:	ldr	r3, [sp, #12]
   37a00:	mov	r0, sl
   37a04:	bl	30e04 <fputs@plt+0x1fd3c>
   37a08:	b	373f4 <fputs@plt+0x2632c>
   37a0c:	ldr	r1, [pc, #240]	; 37b04 <fputs@plt+0x26a3c>
   37a10:	mov	r0, sl
   37a14:	bl	30e04 <fputs@plt+0x1fd3c>
   37a18:	b	373f4 <fputs@plt+0x2632c>
   37a1c:	add	ip, ip, #72	; 0x48
   37a20:	ldr	r4, [r5, #28]
   37a24:	ldr	lr, [ip, #-20]	; 0xffffffec
   37a28:	cmp	r4, lr
   37a2c:	bne	37a5c <fputs@plt+0x26994>
   37a30:	mov	r0, #72	; 0x48
   37a34:	mla	r2, r0, r2, r1
   37a38:	ldr	r1, [r2, #24]
   37a3c:	cmp	r1, #0
   37a40:	ldrsh	r2, [r5, #32]
   37a44:	beq	37a8c <fputs@plt+0x269c4>
   37a48:	cmp	r2, #0
   37a4c:	blt	37a64 <fputs@plt+0x2699c>
   37a50:	ldr	r0, [r1, #4]
   37a54:	ldr	r2, [r0, r2, lsl #4]
   37a58:	b	37a74 <fputs@plt+0x269ac>
   37a5c:	add	r2, r2, #1
   37a60:	b	379a8 <fputs@plt+0x268e0>
   37a64:	ldrsh	r2, [r1, #32]
   37a68:	cmp	r2, #0
   37a6c:	ldrlt	r2, [pc, #148]	; 37b08 <fputs@plt+0x26a40>
   37a70:	bge	37a50 <fputs@plt+0x26988>
   37a74:	ldr	r1, [r1]
   37a78:	mov	r0, sl
   37a7c:	bl	371e8 <fputs@plt+0x26120>
   37a80:	cmp	r0, #2
   37a84:	moveq	r3, #101	; 0x65
   37a88:	strbeq	r3, [r5]
   37a8c:	ldr	r3, [sp, #112]	; 0x70
   37a90:	ldr	r2, [sp, #112]	; 0x70
   37a94:	ldr	r3, [r3, #20]
   37a98:	add	r3, r3, #1
   37a9c:	str	r3, [r2, #20]
   37aa0:	ldr	r3, [sp, #20]
   37aa4:	cmp	r3, r2
   37aa8:	ldrne	r3, [r2, #16]
   37aac:	strne	r3, [sp, #112]	; 0x70
   37ab0:	bne	37a8c <fputs@plt+0x269c4>
   37ab4:	mov	r0, #1
   37ab8:	b	3792c <fputs@plt+0x26864>
   37abc:	ldr	r3, [r6, #64]	; 0x40
   37ac0:	ldr	r9, [r6, #4]
   37ac4:	str	r3, [sp, #24]
   37ac8:	ldrsh	r7, [r6, #34]	; 0x22
   37acc:	mov	r8, #0
   37ad0:	b	37840 <fputs@plt+0x26778>
   37ad4:	cmp	r7, #0
   37ad8:	addge	r4, r4, #1
   37adc:	bge	37790 <fputs@plt+0x266c8>
   37ae0:	b	37864 <fputs@plt+0x2679c>
   37ae4:	andeq	r6, r7, lr, lsl #29
   37ae8:	andeq	r6, r7, pc, ror lr
   37aec:	andeq	r6, r7, fp, asr #29
   37af0:	andeq	r6, r7, r4, lsr #29
   37af4:	andeq	r6, r7, r8, lsr #29
   37af8:	andeq	r6, r7, ip, lsr #29
   37afc:	andeq	r8, r7, r5, lsr #18
   37b00:	ldrdeq	r6, [r7], -r8
   37b04:	andeq	r6, r7, r2, ror #29
   37b08:	ldrdeq	r6, [r7], -lr
   37b0c:	ldr	r2, [r1, #4]
   37b10:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   37b14:	ands	r7, r2, #4
   37b18:	sub	sp, sp, #68	; 0x44
   37b1c:	beq	37b28 <fputs@plt+0x26a60>
   37b20:	mov	sl, #1
   37b24:	b	37c58 <fputs@plt+0x26b90>
   37b28:	ldr	r5, [r0, #24]
   37b2c:	orr	r3, r2, #4
   37b30:	mov	r4, r1
   37b34:	ldr	r6, [r5]
   37b38:	str	r3, [r1, #4]
   37b3c:	ldrb	r3, [r1]
   37b40:	str	r0, [sp, #12]
   37b44:	cmp	r3, #119	; 0x77
   37b48:	beq	37b68 <fputs@plt+0x26aa0>
   37b4c:	bhi	37bd0 <fputs@plt+0x26b08>
   37b50:	cmp	r3, #27
   37b54:	beq	37c38 <fputs@plt+0x26b70>
   37b58:	cmp	r3, #75	; 0x4b
   37b5c:	beq	37b68 <fputs@plt+0x26aa0>
   37b60:	cmp	r3, #20
   37b64:	bne	37ba8 <fputs@plt+0x26ae0>
   37b68:	tst	r2, #2048	; 0x800
   37b6c:	beq	37ba8 <fputs@plt+0x26ae0>
   37b70:	mov	r3, #52	; 0x34
   37b74:	ldr	r2, [pc, #1068]	; 37fa8 <fputs@plt+0x26ee0>
   37b78:	ldrh	r1, [r5, #28]
   37b7c:	mov	r0, r6
   37b80:	ldr	r7, [r5, #20]
   37b84:	bl	31194 <fputs@plt+0x200cc>
   37b88:	ldr	r1, [r4, #20]
   37b8c:	ldr	r0, [sp, #12]
   37b90:	bl	1b350 <fputs@plt+0xa288>
   37b94:	ldr	r3, [r5, #20]
   37b98:	cmp	r7, r3
   37b9c:	ldrne	r3, [r4, #4]
   37ba0:	orrne	r3, r3, #32
   37ba4:	strne	r3, [r4, #4]
   37ba8:	ldr	sl, [r6, #68]	; 0x44
   37bac:	cmp	sl, #0
   37bb0:	movne	sl, #2
   37bb4:	bne	37c58 <fputs@plt+0x26b90>
   37bb8:	ldr	r3, [r6]
   37bbc:	ldrb	sl, [r3, #69]	; 0x45
   37bc0:	cmp	sl, #0
   37bc4:	movne	sl, #2
   37bc8:	moveq	sl, #0
   37bcc:	b	37c58 <fputs@plt+0x26b90>
   37bd0:	cmp	r3, #135	; 0x87
   37bd4:	beq	37f64 <fputs@plt+0x26e9c>
   37bd8:	cmp	r3, #151	; 0x97
   37bdc:	beq	37c64 <fputs@plt+0x26b9c>
   37be0:	cmp	r3, #122	; 0x7a
   37be4:	bne	37ba8 <fputs@plt+0x26ae0>
   37be8:	ldrh	r1, [r5, #28]
   37bec:	mov	r3, #32
   37bf0:	ldr	r2, [pc, #948]	; 37fac <fputs@plt+0x26ee4>
   37bf4:	mov	r0, r6
   37bf8:	bl	31194 <fputs@plt+0x200cc>
   37bfc:	ldr	r3, [r4, #16]
   37c00:	ldrb	r2, [r3]
   37c04:	cmp	r2, #27
   37c08:	ldr	r2, [r4, #12]
   37c0c:	ldreq	r3, [r3, #8]
   37c10:	moveq	r1, r7
   37c14:	ldrne	r1, [r2, #8]
   37c18:	ldrne	r2, [r3, #12]
   37c1c:	ldrne	r3, [r3, #16]
   37c20:	ldreq	r2, [r2, #8]
   37c24:	ldrne	r2, [r2, #8]
   37c28:	ldrne	r3, [r3, #8]
   37c2c:	str	r4, [sp, #4]
   37c30:	str	r5, [sp]
   37c34:	b	37c4c <fputs@plt+0x26b84>
   37c38:	str	r1, [sp, #4]
   37c3c:	str	r5, [sp]
   37c40:	mov	r2, r7
   37c44:	ldr	r3, [r1, #8]
   37c48:	mov	r1, r7
   37c4c:	mov	r0, r6
   37c50:	bl	372b4 <fputs@plt+0x261ec>
   37c54:	mov	sl, r0
   37c58:	mov	r0, sl
   37c5c:	add	sp, sp, #68	; 0x44
   37c60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   37c64:	ldr	r9, [r1, #20]
   37c68:	ldr	r3, [r6]
   37c6c:	cmp	r9, #0
   37c70:	ldr	r2, [pc, #824]	; 37fb0 <fputs@plt+0x26ee8>
   37c74:	ldrb	fp, [r3, #66]	; 0x42
   37c78:	ldrh	r1, [r5, #28]
   37c7c:	mov	r3, #16
   37c80:	mov	r0, r6
   37c84:	ldrne	sl, [r9]
   37c88:	moveq	sl, r9
   37c8c:	bl	31194 <fputs@plt+0x200cc>
   37c90:	ldr	r8, [r4, #8]
   37c94:	mov	r0, r8
   37c98:	bl	1839c <fputs@plt+0x72d4>
   37c9c:	mov	r3, #0
   37ca0:	str	r3, [sp]
   37ca4:	mov	r2, sl
   37ca8:	mov	r3, fp
   37cac:	mov	r1, r8
   37cb0:	str	r0, [sp, #8]
   37cb4:	ldr	r0, [r6]
   37cb8:	bl	1fb78 <fputs@plt+0xeab0>
   37cbc:	subs	r7, r0, #0
   37cc0:	bne	37d1c <fputs@plt+0x26c54>
   37cc4:	str	r7, [sp]
   37cc8:	mov	r3, fp
   37ccc:	mvn	r2, #1
   37cd0:	mov	r1, r8
   37cd4:	ldr	r0, [r6]
   37cd8:	bl	1fb78 <fputs@plt+0xeab0>
   37cdc:	subs	r7, r0, #0
   37ce0:	bne	37f54 <fputs@plt+0x26e8c>
   37ce4:	ldr	r3, [r6]
   37ce8:	ldrb	r3, [r3, #149]	; 0x95
   37cec:	cmp	r3, #0
   37cf0:	bne	37d14 <fputs@plt+0x26c4c>
   37cf4:	ldr	r2, [sp, #8]
   37cf8:	ldr	r1, [pc, #692]	; 37fb4 <fputs@plt+0x26eec>
   37cfc:	mov	r3, r8
   37d00:	mov	r0, r6
   37d04:	bl	30e04 <fputs@plt+0x1fd3c>
   37d08:	ldr	r3, [r5, #24]
   37d0c:	add	r3, r3, #1
   37d10:	str	r3, [r5, #24]
   37d14:	mov	sl, #0
   37d18:	b	37eac <fputs@plt+0x26de4>
   37d1c:	ldrh	r3, [r7, #2]
   37d20:	ldr	fp, [r7, #16]
   37d24:	tst	r3, #1024	; 0x400
   37d28:	beq	37d88 <fputs@plt+0x26cc0>
   37d2c:	ldr	r3, [r4, #4]
   37d30:	cmp	sl, #2
   37d34:	orr	r3, r3, #266240	; 0x41000
   37d38:	str	r3, [r4, #4]
   37d3c:	bne	37e20 <fputs@plt+0x26d58>
   37d40:	ldr	r3, [r9, #4]
   37d44:	ldr	r1, [pc, #620]	; 37fb8 <fputs@plt+0x26ef0>
   37d48:	mov	r0, #0
   37d4c:	ldr	r3, [r3, #20]
   37d50:	strd	r0, [sp, #32]
   37d54:	ldrb	r2, [r3]
   37d58:	cmp	r2, #133	; 0x85
   37d5c:	beq	37dd8 <fputs@plt+0x26d10>
   37d60:	mvn	r3, #0
   37d64:	cmp	r3, #0
   37d68:	str	r3, [r4, #28]
   37d6c:	bge	37d88 <fputs@plt+0x26cc0>
   37d70:	ldr	r1, [pc, #580]	; 37fbc <fputs@plt+0x26ef4>
   37d74:	mov	r0, r6
   37d78:	bl	30e04 <fputs@plt+0x1fd3c>
   37d7c:	ldr	r3, [r5, #24]
   37d80:	add	r3, r3, #1
   37d84:	str	r3, [r5, #24]
   37d88:	mov	r2, #0
   37d8c:	str	r2, [sp]
   37d90:	mov	r1, #31
   37d94:	ldr	r3, [r7, #20]
   37d98:	mov	r0, r6
   37d9c:	bl	30ec0 <fputs@plt+0x1fdf8>
   37da0:	subs	sl, r0, #0
   37da4:	beq	37e3c <fputs@plt+0x26d74>
   37da8:	cmp	sl, #1
   37dac:	bne	37dcc <fputs@plt+0x26d04>
   37db0:	ldr	r2, [r7, #20]
   37db4:	ldr	r1, [pc, #516]	; 37fc0 <fputs@plt+0x26ef8>
   37db8:	mov	r0, r6
   37dbc:	bl	30e04 <fputs@plt+0x1fd3c>
   37dc0:	ldr	r3, [r5, #24]
   37dc4:	add	r3, r3, #1
   37dc8:	str	r3, [r5, #24]
   37dcc:	mov	r3, #101	; 0x65
   37dd0:	strb	r3, [r4]
   37dd4:	b	37b20 <fputs@plt+0x26a58>
   37dd8:	ldr	sl, [r3, #8]
   37ddc:	mov	r0, sl
   37de0:	bl	1839c <fputs@plt+0x72d4>
   37de4:	mov	r3, #1
   37de8:	add	r1, sp, #32
   37dec:	mov	r2, r0
   37df0:	mov	r0, sl
   37df4:	bl	140bc <fputs@plt+0x2ff4>
   37df8:	vldr	d7, [sp, #32]
   37dfc:	vldr	d6, [pc, #404]	; 37f98 <fputs@plt+0x26ed0>
   37e00:	vcmpe.f64	d7, d6
   37e04:	vmrs	APSR_nzcv, fpscr
   37e08:	bgt	37d60 <fputs@plt+0x26c98>
   37e0c:	vldr	d6, [pc, #396]	; 37fa0 <fputs@plt+0x26ed8>
   37e10:	vmul.f64	d7, d7, d6
   37e14:	vcvt.s32.f64	s15, d7
   37e18:	vmov	r3, s15
   37e1c:	b	37d64 <fputs@plt+0x26c9c>
   37e20:	ldr	r3, [r7, #20]
   37e24:	ldrb	r3, [r3]
   37e28:	cmp	r3, #117	; 0x75
   37e2c:	moveq	r3, #8388608	; 0x800000
   37e30:	movne	r3, #125829120	; 0x7800000
   37e34:	str	r3, [r4, #28]
   37e38:	b	37d88 <fputs@plt+0x26cc0>
   37e3c:	ldrh	r2, [r7, #2]
   37e40:	tst	r2, #10240	; 0x2800
   37e44:	ldrne	r3, [r4, #4]
   37e48:	orrne	r3, r3, #524288	; 0x80000
   37e4c:	strne	r3, [r4, #4]
   37e50:	tst	r2, #2048	; 0x800
   37e54:	bne	37e6c <fputs@plt+0x26da4>
   37e58:	mov	r3, #32
   37e5c:	ldr	r2, [pc, #352]	; 37fc4 <fputs@plt+0x26efc>
   37e60:	ldrh	r1, [r5, #28]
   37e64:	mov	r0, r6
   37e68:	bl	31194 <fputs@plt+0x200cc>
   37e6c:	cmp	fp, #0
   37e70:	beq	37eac <fputs@plt+0x26de4>
   37e74:	ldrh	r3, [r5, #28]
   37e78:	tst	r3, #1
   37e7c:	bicne	r3, r3, #1
   37e80:	strhne	r3, [r5, #28]
   37e84:	movne	sl, #1
   37e88:	bne	37eac <fputs@plt+0x26de4>
   37e8c:	mov	r3, r8
   37e90:	ldr	r2, [sp, #8]
   37e94:	ldr	r1, [pc, #300]	; 37fc8 <fputs@plt+0x26f00>
   37e98:	mov	r0, r6
   37e9c:	bl	30e04 <fputs@plt+0x1fd3c>
   37ea0:	ldr	r3, [r5, #24]
   37ea4:	add	r3, r3, #1
   37ea8:	str	r3, [r5, #24]
   37eac:	mov	r1, r9
   37eb0:	ldr	r0, [sp, #12]
   37eb4:	bl	1b584 <fputs@plt+0xa4bc>
   37eb8:	cmp	sl, #0
   37ebc:	beq	37b20 <fputs@plt+0x26a58>
   37ec0:	ldr	r8, [pc, #260]	; 37fcc <fputs@plt+0x26f04>
   37ec4:	mvn	r3, #102	; 0x66
   37ec8:	mov	r6, r5
   37ecc:	add	r9, sp, #20
   37ed0:	strb	r3, [r4]
   37ed4:	mov	r3, #0
   37ed8:	strb	r3, [r4, #38]	; 0x26
   37edc:	ldr	fp, [r6, #4]
   37ee0:	mov	r2, #28
   37ee4:	mov	r1, #0
   37ee8:	add	r0, sp, #32
   37eec:	bl	10eac <memset@plt>
   37ef0:	mov	r3, #0
   37ef4:	ldr	r1, [r4, #20]
   37ef8:	add	r0, sp, #32
   37efc:	str	r3, [sp, #24]
   37f00:	str	r3, [sp, #28]
   37f04:	str	r8, [sp, #36]	; 0x24
   37f08:	str	r9, [sp, #56]	; 0x38
   37f0c:	str	fp, [sp, #20]
   37f10:	bl	1b584 <fputs@plt+0xa4bc>
   37f14:	ldr	r3, [sp, #24]
   37f18:	cmp	r3, #0
   37f1c:	bgt	37f2c <fputs@plt+0x26e64>
   37f20:	ldr	r3, [sp, #28]
   37f24:	cmp	r3, #0
   37f28:	bne	37f7c <fputs@plt+0x26eb4>
   37f2c:	ldrh	r3, [r7, #2]
   37f30:	ldrh	r2, [r6, #28]
   37f34:	and	r3, r3, #4096	; 0x1000
   37f38:	orr	r3, r3, #2
   37f3c:	orr	r3, r3, r2
   37f40:	strh	r3, [r6, #28]
   37f44:	ldrh	r3, [r5, #28]
   37f48:	orr	r3, r3, #1
   37f4c:	strh	r3, [r5, #28]
   37f50:	b	37c58 <fputs@plt+0x26b90>
   37f54:	mov	r3, r8
   37f58:	ldr	r2, [sp, #8]
   37f5c:	ldr	r1, [pc, #108]	; 37fd0 <fputs@plt+0x26f08>
   37f60:	b	37d00 <fputs@plt+0x26c38>
   37f64:	mov	r3, #52	; 0x34
   37f68:	ldr	r2, [pc, #100]	; 37fd4 <fputs@plt+0x26f0c>
   37f6c:	ldrh	r1, [r5, #28]
   37f70:	mov	r0, r6
   37f74:	bl	31194 <fputs@plt+0x200cc>
   37f78:	b	37ba8 <fputs@plt+0x26ae0>
   37f7c:	ldrb	r3, [r4, #38]	; 0x26
   37f80:	add	r3, r3, #1
   37f84:	strb	r3, [r4, #38]	; 0x26
   37f88:	ldr	r6, [r6, #16]
   37f8c:	cmp	r6, #0
   37f90:	bne	37edc <fputs@plt+0x26e14>
   37f94:	b	37f44 <fputs@plt+0x26e7c>
   37f98:	andeq	r0, r0, r0
   37f9c:	svccc	0x00f00000	; IMB
   37fa0:	andeq	r0, r0, r0
   37fa4:	movmi	r0, r0
   37fa8:	andeq	r6, r7, r8, ror #31
   37fac:	andeq	r6, r7, r9, ror #29
   37fb0:	andeq	r6, r7, r6, ror pc
   37fb4:	andeq	r6, r7, r4, lsr #31
   37fb8:	svclt	0x00f00000	; IMB
   37fbc:	strdeq	r6, [r7], -sl
   37fc0:	andeq	r6, r7, r1, asr #30
   37fc4:	andeq	r6, r7, r4, ror #30
   37fc8:	andeq	r6, r7, r0, lsl #31
   37fcc:	andeq	fp, r1, r8, lsr sp
   37fd0:			; <UNDEFINED> instruction: 0x00076fbb
   37fd4:	strdeq	r6, [r7], -r3
   37fd8:	push	{r1, r2, r3}
   37fdc:	push	{r0, r1, r2, r4, lr}
   37fe0:	mov	r4, r0
   37fe4:	ldr	r1, [r0, #44]	; 0x2c
   37fe8:	ldr	r0, [r0]
   37fec:	bl	1d524 <fputs@plt+0xc45c>
   37ff0:	add	r2, sp, #24
   37ff4:	ldr	r1, [sp, #20]
   37ff8:	ldr	r0, [r4]
   37ffc:	str	r2, [sp, #4]
   38000:	bl	30960 <fputs@plt+0x1f898>
   38004:	str	r0, [r4, #44]	; 0x2c
   38008:	add	sp, sp, #12
   3800c:	pop	{r4, lr}
   38010:	add	sp, sp, #12
   38014:	bx	lr
   38018:	cmp	r1, #0
   3801c:	push	{r4, r5, r6, lr}
   38020:	beq	3806c <fputs@plt+0x26fa4>
   38024:	ldr	r3, [r0]
   38028:	add	r3, r3, #448	; 0x1c0
   3802c:	ldrd	r4, [r3, #-8]
   38030:	ldrd	r2, [r3]
   38034:	adds	r2, r2, r4
   38038:	adc	r3, r3, r5
   3803c:	cmp	r2, #1
   38040:	sbcs	r3, r3, #0
   38044:	movlt	r1, #0
   38048:	blt	3807c <fputs@plt+0x26fb4>
   3804c:	ldr	r3, [pc, #48]	; 38084 <fputs@plt+0x26fbc>
   38050:	ldr	r1, [pc, #48]	; 38088 <fputs@plt+0x26fc0>
   38054:	str	r3, [r0, #80]	; 0x50
   38058:	mov	r3, #2
   3805c:	strb	r3, [r0, #86]	; 0x56
   38060:	bl	37fd8 <fputs@plt+0x26f10>
   38064:	mov	r1, #1
   38068:	b	3807c <fputs@plt+0x26fb4>
   3806c:	ldrd	r2, [r0, #144]	; 0x90
   38070:	cmp	r2, #1
   38074:	sbcs	r3, r3, #0
   38078:	bge	3804c <fputs@plt+0x26f84>
   3807c:	mov	r0, r1
   38080:	pop	{r4, r5, r6, pc}
   38084:	andeq	r0, r0, r3, lsl r3
   38088:	strdeq	r6, [r7], -lr
   3808c:	push	{r1, r2, r3}
   38090:	push	{r0, r1, lr}
   38094:	add	r2, sp, #16
   38098:	ldr	r1, [sp, #12]
   3809c:	str	r2, [sp, #4]
   380a0:	bl	30960 <fputs@plt+0x1f898>
   380a4:	add	sp, sp, #8
   380a8:	pop	{lr}		; (ldr lr, [sp], #4)
   380ac:	add	sp, sp, #12
   380b0:	bx	lr
   380b4:	push	{r4, r5, r6, r7, r8, lr}
   380b8:	mov	r5, r0
   380bc:	ldr	r4, [r0]
   380c0:	ldrb	r3, [r4, #69]	; 0x45
   380c4:	cmp	r3, #0
   380c8:	bne	38130 <fputs@plt+0x27068>
   380cc:	ldr	r3, [r4, #24]
   380d0:	tst	r3, #65536	; 0x10000
   380d4:	bne	38130 <fputs@plt+0x27068>
   380d8:	cmp	r1, #0
   380dc:	mov	r7, r2
   380e0:	mov	r0, r4
   380e4:	ldr	r2, [pc, #100]	; 38150 <fputs@plt+0x27088>
   380e8:	movne	r2, r1
   380ec:	ldr	r1, [pc, #96]	; 38154 <fputs@plt+0x2708c>
   380f0:	bl	3808c <fputs@plt+0x26fc4>
   380f4:	cmp	r7, #0
   380f8:	mov	r6, r0
   380fc:	beq	38118 <fputs@plt+0x27050>
   38100:	mov	r2, r0
   38104:	mov	r3, r7
   38108:	ldr	r1, [pc, #72]	; 38158 <fputs@plt+0x27090>
   3810c:	mov	r0, r4
   38110:	bl	3808c <fputs@plt+0x26fc4>
   38114:	mov	r6, r0
   38118:	ldr	r3, [r5, #4]
   3811c:	mov	r0, r4
   38120:	ldr	r1, [r3]
   38124:	bl	1d524 <fputs@plt+0xc45c>
   38128:	ldr	r3, [r5, #4]
   3812c:	str	r6, [r3]
   38130:	ldrb	r3, [r4, #69]	; 0x45
   38134:	cmp	r3, #0
   38138:	movne	r0, #7
   3813c:	bne	38148 <fputs@plt+0x27080>
   38140:	ldr	r0, [pc, #20]	; 3815c <fputs@plt+0x27094>
   38144:	bl	2e81c <fputs@plt+0x1d754>
   38148:	str	r0, [r5, #12]
   3814c:	pop	{r4, r5, r6, r7, r8, pc}
   38150:			; <UNDEFINED> instruction: 0x000771ba
   38154:	andeq	r7, r7, ip, lsl r0
   38158:	andeq	r7, r7, fp, lsr r0
   3815c:	andeq	sl, r1, r2, ror #24
   38160:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   38164:	sub	sp, sp, #52	; 0x34
   38168:	mov	r9, r3
   3816c:	ldr	r7, [sp, #88]	; 0x58
   38170:	ldr	r3, [r1, #52]	; 0x34
   38174:	ldr	sl, [r1, #48]	; 0x30
   38178:	ldr	r5, [r0, #336]	; 0x150
   3817c:	mov	r4, r0
   38180:	mov	fp, r1
   38184:	mov	r8, r2
   38188:	str	r3, [sp, #16]
   3818c:	mov	r3, #0
   38190:	str	r3, [sp, #28]
   38194:	cmp	r5, #0
   38198:	bne	381e4 <fputs@plt+0x2711c>
   3819c:	ldr	r2, [fp]
   381a0:	ldr	r1, [pc, #712]	; 38470 <fputs@plt+0x273a8>
   381a4:	mov	r0, r4
   381a8:	bl	3808c <fputs@plt+0x26fc4>
   381ac:	subs	r3, r0, #0
   381b0:	str	r3, [sp, #12]
   381b4:	beq	381dc <fputs@plt+0x27114>
   381b8:	mov	r2, #28
   381bc:	mov	r3, #0
   381c0:	mov	r0, r4
   381c4:	bl	1f9d8 <fputs@plt+0xe910>
   381c8:	subs	r6, r0, #0
   381cc:	bne	3821c <fputs@plt+0x27154>
   381d0:	ldr	r1, [sp, #12]
   381d4:	mov	r0, r4
   381d8:	bl	1d524 <fputs@plt+0xc45c>
   381dc:	mov	r9, #7
   381e0:	b	38208 <fputs@plt+0x27140>
   381e4:	ldr	r3, [r5, #4]
   381e8:	cmp	fp, r3
   381ec:	bne	38214 <fputs@plt+0x2714c>
   381f0:	ldr	r2, [fp]
   381f4:	ldr	r1, [pc, #632]	; 38474 <fputs@plt+0x273ac>
   381f8:	mov	r0, r4
   381fc:	bl	3808c <fputs@plt+0x26fc4>
   38200:	mov	r9, #6
   38204:	str	r0, [r7]
   38208:	mov	r0, r9
   3820c:	add	sp, sp, #52	; 0x34
   38210:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   38214:	ldr	r5, [r5, #8]
   38218:	b	38194 <fputs@plt+0x270cc>
   3821c:	ldr	r1, [fp, #64]	; 0x40
   38220:	stm	r6, {r4, r8}
   38224:	mov	r0, r4
   38228:	bl	17478 <fputs@plt+0x63b0>
   3822c:	ldr	r3, [r4, #16]
   38230:	ldr	r2, [r3, r0, lsl #4]
   38234:	ldr	r3, [fp, #52]	; 0x34
   38238:	mov	r0, r4
   3823c:	str	r6, [sp, #32]
   38240:	str	r2, [r3, #4]
   38244:	ldr	r3, [r4, #336]	; 0x150
   38248:	mov	r2, sl
   3824c:	str	r3, [sp, #40]	; 0x28
   38250:	add	r3, sp, #32
   38254:	str	r3, [r4, #336]	; 0x150
   38258:	add	r3, sp, #28
   3825c:	str	r3, [sp, #4]
   38260:	add	r3, r6, #8
   38264:	str	r3, [sp]
   38268:	ldr	r3, [sp, #16]
   3826c:	ldr	r1, [r8, #8]
   38270:	str	fp, [sp, #36]	; 0x24
   38274:	str	r5, [sp, #44]	; 0x2c
   38278:	blx	r9
   3827c:	ldr	r3, [sp, #40]	; 0x28
   38280:	str	r3, [r4, #336]	; 0x150
   38284:	cmp	r0, #7
   38288:	mov	r9, r0
   3828c:	bne	382d4 <fputs@plt+0x2720c>
   38290:	mov	r0, r4
   38294:	bl	1a2d0 <fputs@plt+0x9208>
   38298:	ldr	r2, [sp, #28]
   3829c:	cmp	r2, #0
   382a0:	bne	38338 <fputs@plt+0x27270>
   382a4:	ldr	r2, [sp, #12]
   382a8:	ldr	r1, [pc, #456]	; 38478 <fputs@plt+0x273b0>
   382ac:	mov	r0, r4
   382b0:	bl	3808c <fputs@plt+0x26fc4>
   382b4:	str	r0, [r7]
   382b8:	mov	r1, r6
   382bc:	mov	r0, r4
   382c0:	bl	1d524 <fputs@plt+0xc45c>
   382c4:	ldr	r1, [sp, #12]
   382c8:	mov	r0, r4
   382cc:	bl	1d524 <fputs@plt+0xc45c>
   382d0:	b	38208 <fputs@plt+0x27140>
   382d4:	cmp	r0, #0
   382d8:	bne	38298 <fputs@plt+0x271d0>
   382dc:	ldr	r3, [r6, #8]
   382e0:	cmp	r3, #0
   382e4:	beq	382c4 <fputs@plt+0x271fc>
   382e8:	str	r5, [r3]
   382ec:	str	r5, [r3, #4]
   382f0:	str	r5, [r3, #8]
   382f4:	ldr	r3, [r6, #8]
   382f8:	ldr	r2, [r8]
   382fc:	mov	r8, #1
   38300:	str	r2, [r3]
   38304:	ldr	r3, [sp, #44]	; 0x2c
   38308:	str	r8, [r6, #12]
   3830c:	cmp	r3, #0
   38310:	bne	38354 <fputs@plt+0x2728c>
   38314:	ldr	r2, [fp]
   38318:	ldr	r1, [pc, #348]	; 3847c <fputs@plt+0x273b4>
   3831c:	mov	r0, r4
   38320:	bl	3808c <fputs@plt+0x26fc4>
   38324:	mov	r9, r8
   38328:	str	r0, [r7]
   3832c:	mov	r0, r6
   38330:	bl	1d800 <fputs@plt+0xc738>
   38334:	b	382c4 <fputs@plt+0x271fc>
   38338:	ldr	r1, [pc, #304]	; 38470 <fputs@plt+0x273a8>
   3833c:	mov	r0, r4
   38340:	bl	3808c <fputs@plt+0x26fc4>
   38344:	str	r0, [r7]
   38348:	ldr	r0, [sp, #28]
   3834c:	bl	1a014 <fputs@plt+0x8f4c>
   38350:	b	382b8 <fputs@plt+0x271f0>
   38354:	ldr	r3, [fp, #56]	; 0x38
   38358:	mov	r8, r5
   3835c:	str	r3, [r6, #24]
   38360:	str	r6, [fp, #56]	; 0x38
   38364:	ldrsh	r3, [fp, #34]	; 0x22
   38368:	cmp	r5, r3
   3836c:	bge	382c4 <fputs@plt+0x271fc>
   38370:	ldr	r0, [fp, #4]
   38374:	lsl	r3, r5, #4
   38378:	ldr	r1, [pc, #256]	; 38480 <fputs@plt+0x273b8>
   3837c:	add	r0, r0, r3
   38380:	str	r3, [sp, #20]
   38384:	bl	1c3dc <fputs@plt+0xb314>
   38388:	mov	r6, r9
   3838c:	mov	sl, r0
   38390:	bl	1839c <fputs@plt+0x72d4>
   38394:	mov	r7, sl
   38398:	str	r0, [sp, #16]
   3839c:	ldr	r3, [sp, #16]
   383a0:	cmp	r6, r3
   383a4:	ldrbge	r3, [fp, #42]	; 0x2a
   383a8:	orrge	r3, r8, r3
   383ac:	strbge	r3, [fp, #42]	; 0x2a
   383b0:	bge	3844c <fputs@plt+0x27384>
   383b4:	mov	r2, #6
   383b8:	mov	r1, r7
   383bc:	ldr	r0, [pc, #192]	; 38484 <fputs@plt+0x273bc>
   383c0:	bl	24e58 <fputs@plt+0x13d90>
   383c4:	cmp	r0, #0
   383c8:	bne	383ec <fputs@plt+0x27324>
   383cc:	cmp	r6, #0
   383d0:	beq	383e0 <fputs@plt+0x27318>
   383d4:	ldrb	r3, [r7, #-1]
   383d8:	cmp	r3, #32
   383dc:	bne	383ec <fputs@plt+0x27324>
   383e0:	ldrb	r3, [r7, #6]
   383e4:	tst	r3, #223	; 0xdf
   383e8:	beq	38454 <fputs@plt+0x2738c>
   383ec:	add	r6, r6, #1
   383f0:	add	r7, r7, #1
   383f4:	b	3839c <fputs@plt+0x272d4>
   383f8:	ldrb	r0, [r2, r3]
   383fc:	strb	r0, [r2], #1
   38400:	ldr	ip, [sp, #16]
   38404:	add	r0, sl, r2
   38408:	cmp	ip, r0
   3840c:	bge	383f8 <fputs@plt+0x27330>
   38410:	cmp	r6, #0
   38414:	ldrb	r3, [r7]
   38418:	clz	r3, r3
   3841c:	lsr	r3, r3, #5
   38420:	movle	r3, #0
   38424:	cmp	r3, #0
   38428:	movne	r3, #0
   3842c:	strbne	r3, [r1, #-1]
   38430:	ldr	r2, [sp, #20]
   38434:	ldr	r3, [fp, #4]
   38438:	mov	r8, #128	; 0x80
   3843c:	add	r3, r3, r2
   38440:	ldrb	r2, [r3, #15]
   38444:	orr	r2, r2, #2
   38448:	strb	r2, [r3, #15]
   3844c:	add	r5, r5, #1
   38450:	b	38364 <fputs@plt+0x2729c>
   38454:	cmp	r3, #0
   38458:	add	r2, sl, r6
   3845c:	movne	r3, #7
   38460:	moveq	r3, #6
   38464:	mov	r1, r2
   38468:	sub	sl, r3, sl
   3846c:	b	38400 <fputs@plt+0x27338>
   38470:	andeq	r6, r7, r2, ror #10
   38474:	andeq	r7, r7, r3, asr #32
   38478:	andeq	r7, r7, sp, rrx
   3847c:	andeq	r7, r7, fp, lsl #1
   38480:	andeq	r8, r7, r5, lsr #18
   38484:	strheq	r7, [r7], -r9
   38488:	ldrb	r3, [r0, #453]	; 0x1c5
   3848c:	cmp	r3, #0
   38490:	bxne	lr
   38494:	ldrb	r3, [r0, #16]
   38498:	cmp	r3, #0
   3849c:	bxne	lr
   384a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   384a4:	sub	sp, sp, #60	; 0x3c
   384a8:	ldr	r9, [r0]
   384ac:	ldrb	r4, [r9, #69]	; 0x45
   384b0:	cmp	r4, #0
   384b4:	bne	3853c <fputs@plt+0x27474>
   384b8:	mov	r3, #1
   384bc:	strb	r3, [r0, #16]
   384c0:	ldr	r3, [r9, #24]
   384c4:	mov	r6, r2
   384c8:	ldr	r8, [r0, #8]
   384cc:	ands	r2, r3, #4
   384d0:	lsr	r3, r3, #6
   384d4:	and	r3, r3, #1
   384d8:	mov	r7, r1
   384dc:	mov	r5, r0
   384e0:	ldr	r1, [r6]
   384e4:	mov	r0, r8
   384e8:	movne	fp, #1
   384ec:	moveq	fp, #0
   384f0:	str	r3, [sp, #12]
   384f4:	str	r2, [sp, #16]
   384f8:	bl	23c7c <fputs@plt+0x12bb4>
   384fc:	ldr	r3, [sp, #12]
   38500:	ldr	sl, [pc, #420]	; 386ac <fputs@plt+0x275e4>
   38504:	orr	fp, fp, r3
   38508:	ldr	r3, [r6]
   3850c:	cmp	r4, r3
   38510:	blt	38544 <fputs@plt+0x2747c>
   38514:	str	r7, [sp, #28]
   38518:	add	r7, sp, #56	; 0x38
   3851c:	ldr	r8, [r5, #8]
   38520:	str	r5, [r7, #-32]!	; 0xffffffe0
   38524:	mov	r4, #0
   38528:	mov	r5, #20
   3852c:	mvn	r9, #0
   38530:	ldr	r3, [r6]
   38534:	cmp	r4, r3
   38538:	blt	38674 <fputs@plt+0x275ac>
   3853c:	add	sp, sp, #60	; 0x3c
   38540:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   38544:	mov	r3, #20
   38548:	ldr	r2, [r6, #4]
   3854c:	mul	r3, r3, r4
   38550:	add	r0, r2, r3
   38554:	ldr	r1, [r2, r3]
   38558:	cmp	r1, #0
   3855c:	beq	38584 <fputs@plt+0x274bc>
   38560:	ldr	r3, [r0, #4]
   38564:	cmp	r3, #0
   38568:	beq	3858c <fputs@plt+0x274c4>
   3856c:	mvn	r2, #0
   38570:	str	r2, [sp]
   38574:	mov	r2, #0
   38578:	mov	r1, r4
   3857c:	mov	r0, r8
   38580:	bl	278ac <fputs@plt+0x167e4>
   38584:	add	r4, r4, #1
   38588:	b	38508 <fputs@plt+0x27440>
   3858c:	ldrb	r2, [r1]
   38590:	and	r2, r2, #253	; 0xfd
   38594:	cmp	r2, #152	; 0x98
   38598:	bne	38648 <fputs@plt+0x27580>
   3859c:	ldrsh	r2, [r1, #32]
   385a0:	ldr	ip, [r7]
   385a4:	str	r7, [sp, #12]
   385a8:	str	ip, [sp, #20]
   385ac:	ldr	ip, [sp, #20]
   385b0:	cmp	r3, ip
   385b4:	bge	385e0 <fputs@plt+0x27518>
   385b8:	ldr	ip, [sp, #12]
   385bc:	ldr	lr, [ip, #52]	; 0x34
   385c0:	mov	ip, lr
   385c4:	ldr	lr, [sp, #12]
   385c8:	add	lr, lr, #72	; 0x48
   385cc:	str	lr, [sp, #12]
   385d0:	mov	lr, ip
   385d4:	ldr	ip, [r1, #28]
   385d8:	cmp	lr, ip
   385dc:	bne	38640 <fputs@plt+0x27578>
   385e0:	mov	r1, #72	; 0x48
   385e4:	cmp	r2, #0
   385e8:	mla	r3, r1, r3, r7
   385ec:	ldr	r1, [r3, #24]
   385f0:	bge	38604 <fputs@plt+0x2753c>
   385f4:	ldrsh	r2, [r1, #32]
   385f8:	cmp	r2, #0
   385fc:	ldrlt	r3, [pc, #172]	; 386b0 <fputs@plt+0x275e8>
   38600:	blt	3860c <fputs@plt+0x27544>
   38604:	ldr	r3, [r1, #4]
   38608:	ldr	r3, [r3, r2, lsl #4]
   3860c:	cmp	fp, #0
   38610:	ldreq	r1, [r0, #8]
   38614:	beq	38668 <fputs@plt+0x275a0>
   38618:	ldr	r2, [sp, #16]
   3861c:	cmp	r2, #0
   38620:	beq	3856c <fputs@plt+0x274a4>
   38624:	ldr	r2, [r1]
   38628:	mov	r0, r9
   3862c:	ldr	r1, [pc, #128]	; 386b4 <fputs@plt+0x275ec>
   38630:	bl	3808c <fputs@plt+0x26fc4>
   38634:	str	sl, [sp]
   38638:	mov	r3, r0
   3863c:	b	38574 <fputs@plt+0x274ac>
   38640:	add	r3, r3, #1
   38644:	b	385ac <fputs@plt+0x274e4>
   38648:	ldr	r1, [r0, #8]
   3864c:	cmp	r1, #0
   38650:	bne	38668 <fputs@plt+0x275a0>
   38654:	add	r2, r4, #1
   38658:	ldr	r1, [pc, #88]	; 386b8 <fputs@plt+0x275f0>
   3865c:	mov	r0, r9
   38660:	bl	3808c <fputs@plt+0x26fc4>
   38664:	b	38634 <fputs@plt+0x2756c>
   38668:	mov	r0, r9
   3866c:	bl	201a4 <fputs@plt+0xf0dc>
   38670:	b	38634 <fputs@plt+0x2756c>
   38674:	mul	r3, r5, r4
   38678:	ldr	r1, [r6, #4]
   3867c:	mov	r2, #0
   38680:	mov	r0, r7
   38684:	ldr	r1, [r1, r3]
   38688:	bl	1c410 <fputs@plt+0xb348>
   3868c:	mov	r1, r4
   38690:	str	r9, [sp]
   38694:	mov	r2, #1
   38698:	add	r4, r4, #1
   3869c:	mov	r3, r0
   386a0:	mov	r0, r8
   386a4:	bl	278ac <fputs@plt+0x167e4>
   386a8:	b	38530 <fputs@plt+0x27468>
   386ac:	muleq	r1, r8, lr
   386b0:	strdeq	r7, [r7], -pc	; <UNPREDICTABLE>
   386b4:	andeq	r9, r7, r1, asr #16
   386b8:	andeq	r7, r7, r0, asr #1
   386bc:	ldr	r3, [r0]
   386c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   386c4:	mov	sl, r0
   386c8:	sub	sp, sp, #28
   386cc:	ldr	r0, [r2]
   386d0:	mov	r4, r2
   386d4:	ldr	r7, [r3, #32]
   386d8:	bl	2b2cc <fputs@plt+0x1a204>
   386dc:	mov	r6, r0
   386e0:	ldr	r0, [r4, #4]
   386e4:	bl	2b2cc <fputs@plt+0x1a204>
   386e8:	mov	r9, r0
   386ec:	ldr	r0, [r4, #8]
   386f0:	bl	2b2cc <fputs@plt+0x1a204>
   386f4:	cmp	r9, #0
   386f8:	cmpne	r6, #0
   386fc:	moveq	r5, #1
   38700:	movne	r5, #0
   38704:	movne	r4, r6
   38708:	str	r0, [sp, #8]
   3870c:	bne	387a0 <fputs@plt+0x276d8>
   38710:	add	sp, sp, #28
   38714:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   38718:	mov	r2, r0
   3871c:	asr	r3, r0, #31
   38720:	mov	r1, r4
   38724:	mov	r0, r7
   38728:	bl	1edc4 <fputs@plt+0xdcfc>
   3872c:	subs	fp, r0, #0
   38730:	beq	387f0 <fputs@plt+0x27728>
   38734:	bl	13fe8 <fputs@plt+0x2f20>
   38738:	mov	r1, fp
   3873c:	mov	r0, r9
   38740:	bl	1407c <fputs@plt+0x2fb4>
   38744:	cmp	r0, #0
   38748:	bne	38790 <fputs@plt+0x276c8>
   3874c:	ldr	r3, [sp, #8]
   38750:	cmp	r5, #0
   38754:	ldr	r2, [pc, #212]	; 38830 <fputs@plt+0x27768>
   38758:	str	r3, [sp, #4]
   3875c:	movne	r2, r5
   38760:	sub	r3, r4, r6
   38764:	str	r6, [sp]
   38768:	ldr	r1, [pc, #196]	; 38834 <fputs@plt+0x2776c>
   3876c:	mov	r0, r7
   38770:	bl	3808c <fputs@plt+0x26fc4>
   38774:	mov	r1, r5
   38778:	add	r6, r4, r8
   3877c:	str	r0, [sp, #12]
   38780:	mov	r0, r7
   38784:	bl	1d524 <fputs@plt+0xc45c>
   38788:	ldr	r3, [sp, #12]
   3878c:	mov	r5, r3
   38790:	mov	r1, fp
   38794:	mov	r0, r7
   38798:	bl	1d524 <fputs@plt+0xc45c>
   3879c:	add	r4, r4, r8
   387a0:	ldrb	r3, [r4]
   387a4:	cmp	r3, #0
   387a8:	beq	387f0 <fputs@plt+0x27728>
   387ac:	add	r1, sp, #20
   387b0:	mov	r0, r4
   387b4:	bl	17d3c <fputs@plt+0x6c74>
   387b8:	ldr	r3, [sp, #20]
   387bc:	cmp	r3, #105	; 0x69
   387c0:	mov	r8, r0
   387c4:	bne	3879c <fputs@plt+0x276d4>
   387c8:	add	r4, r4, r8
   387cc:	add	r1, sp, #20
   387d0:	mov	r0, r4
   387d4:	bl	17d3c <fputs@plt+0x6c74>
   387d8:	ldr	r3, [sp, #20]
   387dc:	cmp	r3, #160	; 0xa0
   387e0:	mov	r8, r0
   387e4:	beq	387c8 <fputs@plt+0x27700>
   387e8:	cmp	r3, #161	; 0xa1
   387ec:	bne	38718 <fputs@plt+0x27650>
   387f0:	cmp	r5, #0
   387f4:	mov	r3, r6
   387f8:	ldr	r2, [pc, #48]	; 38830 <fputs@plt+0x27768>
   387fc:	ldr	r1, [pc, #52]	; 38838 <fputs@plt+0x27770>
   38800:	movne	r2, r5
   38804:	mov	r0, r7
   38808:	bl	3808c <fputs@plt+0x26fc4>
   3880c:	ldr	r3, [pc, #40]	; 3883c <fputs@plt+0x27774>
   38810:	mvn	r2, #0
   38814:	mov	r1, r0
   38818:	mov	r0, sl
   3881c:	bl	27564 <fputs@plt+0x1649c>
   38820:	mov	r1, r5
   38824:	mov	r0, r7
   38828:	bl	1d524 <fputs@plt+0xc45c>
   3882c:	b	38710 <fputs@plt+0x27648>
   38830:	andeq	r8, r7, r5, lsr #18
   38834:	andeq	r7, r7, pc, ror #1
   38838:	andeq	r8, r7, r4, lsr #5
   3883c:	muleq	r1, r8, lr
   38840:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   38844:	mov	r8, r0
   38848:	sub	sp, sp, #20
   3884c:	ldr	r0, [r2]
   38850:	mov	r4, r2
   38854:	bl	2b2cc <fputs@plt+0x1a204>
   38858:	mov	sl, r0
   3885c:	ldr	r0, [r4, #4]
   38860:	bl	2b2cc <fputs@plt+0x1a204>
   38864:	ldr	r3, [r8]
   38868:	cmp	sl, #0
   3886c:	ldr	r9, [r3, #32]
   38870:	beq	38924 <fputs@plt+0x2785c>
   38874:	mov	fp, r0
   38878:	mov	r4, sl
   3887c:	mov	r5, #0
   38880:	mov	r7, #3
   38884:	ldrb	r3, [r4]
   38888:	cmp	r3, #0
   3888c:	beq	38924 <fputs@plt+0x2785c>
   38890:	mov	r0, r5
   38894:	mov	r6, r4
   38898:	add	r6, r6, r0
   3889c:	add	r1, sp, #12
   388a0:	mov	r0, r6
   388a4:	bl	17d3c <fputs@plt+0x6c74>
   388a8:	ldr	r1, [sp, #12]
   388ac:	cmp	r1, #160	; 0xa0
   388b0:	beq	38898 <fputs@plt+0x277d0>
   388b4:	cmp	r1, #107	; 0x6b
   388b8:	cmpne	r1, #122	; 0x7a
   388bc:	beq	3892c <fputs@plt+0x27864>
   388c0:	add	r7, r7, #1
   388c4:	cmp	r7, #2
   388c8:	bne	38930 <fputs@plt+0x27868>
   388cc:	cmp	r1, #137	; 0x89
   388d0:	cmpne	r1, #46	; 0x2e
   388d4:	movne	r3, #1
   388d8:	moveq	r3, #0
   388dc:	cmp	r1, #5
   388e0:	moveq	r1, #0
   388e4:	andne	r1, r3, #1
   388e8:	cmp	r1, #0
   388ec:	bne	38930 <fputs@plt+0x27868>
   388f0:	add	r5, r4, r5
   388f4:	mov	r3, sl
   388f8:	sub	r2, r4, sl
   388fc:	ldr	r1, [pc, #56]	; 3893c <fputs@plt+0x27874>
   38900:	str	r5, [sp, #4]
   38904:	str	fp, [sp]
   38908:	mov	r0, r9
   3890c:	bl	3808c <fputs@plt+0x26fc4>
   38910:	ldr	r3, [pc, #40]	; 38940 <fputs@plt+0x27878>
   38914:	mvn	r2, #0
   38918:	mov	r1, r0
   3891c:	mov	r0, r8
   38920:	bl	27564 <fputs@plt+0x1649c>
   38924:	add	sp, sp, #20
   38928:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3892c:	mov	r7, #0
   38930:	mov	r5, r0
   38934:	mov	r4, r6
   38938:	b	38884 <fputs@plt+0x277bc>
   3893c:	strdeq	r7, [r7], -sl
   38940:	muleq	r1, r8, lr
   38944:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
   38948:	mov	r8, r0
   3894c:	ldr	r0, [r2]
   38950:	mov	r4, r2
   38954:	bl	2b2cc <fputs@plt+0x1a204>
   38958:	mov	r7, r0
   3895c:	ldr	r0, [r4, #4]
   38960:	bl	2b2cc <fputs@plt+0x1a204>
   38964:	ldr	r3, [r8]
   38968:	cmp	r7, #0
   3896c:	movne	r4, r7
   38970:	ldr	r9, [r3, #32]
   38974:	movne	r5, #0
   38978:	movne	sl, r0
   3897c:	bne	38990 <fputs@plt+0x278c8>
   38980:	add	sp, sp, #16
   38984:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   38988:	mov	r5, r0
   3898c:	mov	r4, r6
   38990:	ldrb	r3, [r4]
   38994:	cmp	r3, #0
   38998:	beq	38980 <fputs@plt+0x278b8>
   3899c:	mov	r0, r5
   389a0:	mov	r6, r4
   389a4:	add	r6, r6, r0
   389a8:	add	r1, sp, #12
   389ac:	mov	r0, r6
   389b0:	bl	17d3c <fputs@plt+0x6c74>
   389b4:	ldr	r3, [sp, #12]
   389b8:	cmp	r3, #160	; 0xa0
   389bc:	beq	389a4 <fputs@plt+0x278dc>
   389c0:	cmp	r3, #22
   389c4:	cmpne	r3, #125	; 0x7d
   389c8:	bne	38988 <fputs@plt+0x278c0>
   389cc:	add	r5, r4, r5
   389d0:	mov	r3, r7
   389d4:	sub	r2, r4, r7
   389d8:	str	r5, [sp, #4]
   389dc:	str	sl, [sp]
   389e0:	ldr	r1, [pc, #28]	; 38a04 <fputs@plt+0x2793c>
   389e4:	mov	r0, r9
   389e8:	bl	3808c <fputs@plt+0x26fc4>
   389ec:	ldr	r3, [pc, #20]	; 38a08 <fputs@plt+0x27940>
   389f0:	mvn	r2, #0
   389f4:	mov	r1, r0
   389f8:	mov	r0, r8
   389fc:	bl	27564 <fputs@plt+0x1649c>
   38a00:	b	38980 <fputs@plt+0x278b8>
   38a04:	strdeq	r7, [r7], -sl
   38a08:	muleq	r1, r8, lr
   38a0c:	ldrb	ip, [r0, #453]	; 0x1c5
   38a10:	cmp	ip, #2
   38a14:	bxne	lr
   38a18:	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   38a1c:	sub	r1, r1, #116	; 0x74
   38a20:	ldr	r6, [sp, #32]
   38a24:	ldr	r5, [pc, #100]	; 38a90 <fputs@plt+0x279c8>
   38a28:	cmp	r6, #0
   38a2c:	ldr	ip, [pc, #96]	; 38a94 <fputs@plt+0x279cc>
   38a30:	moveq	ip, r5
   38a34:	cmp	r1, #2
   38a38:	ldr	lr, [r0]
   38a3c:	ldrls	r5, [pc, #84]	; 38a98 <fputs@plt+0x279d0>
   38a40:	ldrhi	r1, [pc, #84]	; 38a9c <fputs@plt+0x279d4>
   38a44:	addls	r1, r5, r1, lsl #2
   38a48:	ldr	r4, [r0, #8]
   38a4c:	ldrls	r1, [r1, #3688]	; 0xe68
   38a50:	mov	r5, r0
   38a54:	str	r1, [sp, #4]
   38a58:	str	ip, [sp]
   38a5c:	mov	r0, lr
   38a60:	ldr	r1, [pc, #56]	; 38aa0 <fputs@plt+0x279d8>
   38a64:	bl	3808c <fputs@plt+0x26fc4>
   38a68:	mvn	r3, #0
   38a6c:	mov	r1, #161	; 0xa1
   38a70:	stmib	sp, {r0, r3}
   38a74:	mov	r3, #0
   38a78:	str	r3, [sp]
   38a7c:	mov	r0, r4
   38a80:	ldr	r2, [r5, #468]	; 0x1d4
   38a84:	bl	28464 <fputs@plt+0x1739c>
   38a88:	add	sp, sp, #16
   38a8c:	pop	{r4, r5, r6, pc}
   38a90:	andeq	r8, r7, r5, lsr #18
   38a94:	andeq	r7, r7, lr, lsl #2
   38a98:			; <UNDEFINED> instruction: 0x00072ab8
   38a9c:	andeq	r6, r7, r8, ror #25
   38aa0:	andeq	r7, r7, r1, lsr #2
   38aa4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   38aa8:	sub	sp, sp, #28
   38aac:	mov	r7, r3
   38ab0:	ldr	r6, [sp, #64]	; 0x40
   38ab4:	mov	r3, #0
   38ab8:	subs	r4, r1, #0
   38abc:	str	r3, [sp, #20]
   38ac0:	streq	r4, [r6]
   38ac4:	beq	38b4c <fputs@plt+0x27a84>
   38ac8:	mov	r5, r0
   38acc:	mov	r8, r2
   38ad0:	b	38ad8 <fputs@plt+0x27a10>
   38ad4:	ldr	r4, [r4, #12]
   38ad8:	ldrb	r3, [r4]
   38adc:	cmp	r3, #159	; 0x9f
   38ae0:	cmpne	r3, #156	; 0x9c
   38ae4:	beq	38ad4 <fputs@plt+0x27a0c>
   38ae8:	cmp	r3, #157	; 0x9d
   38aec:	ldrbeq	r3, [r4, #38]	; 0x26
   38af0:	cmp	r3, #38	; 0x26
   38af4:	bne	38b58 <fputs@plt+0x27a90>
   38af8:	mov	r1, #0
   38afc:	ldr	r0, [r4, #8]
   38b00:	bl	16ad0 <fputs@plt+0x5a08>
   38b04:	str	r6, [sp]
   38b08:	mov	r2, r8
   38b0c:	ldr	r1, [r4, #12]
   38b10:	mov	r3, r0
   38b14:	mov	r9, r0
   38b18:	mov	r0, r5
   38b1c:	bl	38aa4 <fputs@plt+0x279dc>
   38b20:	mov	r4, r0
   38b24:	ldr	r0, [r6]
   38b28:	cmp	r0, #0
   38b2c:	beq	38b4c <fputs@plt+0x27a84>
   38b30:	mov	r2, #1
   38b34:	mov	r1, r9
   38b38:	bl	2cd88 <fputs@plt+0x1bcc0>
   38b3c:	mov	r2, #1
   38b40:	mov	r1, r7
   38b44:	ldr	r0, [r6]
   38b48:	bl	2cd4c <fputs@plt+0x1bc84>
   38b4c:	mov	r0, r4
   38b50:	add	sp, sp, #28
   38b54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   38b58:	cmp	r3, #155	; 0x9b
   38b5c:	movne	r2, #1
   38b60:	ldrne	fp, [pc, #608]	; 38dc8 <fputs@plt+0x27d00>
   38b64:	bne	38b98 <fputs@plt+0x27ad0>
   38b68:	ldr	r1, [r4, #12]
   38b6c:	ldr	fp, [pc, #596]	; 38dc8 <fputs@plt+0x27d00>
   38b70:	ldrb	r3, [r1]
   38b74:	add	r2, r3, #124	; 0x7c
   38b78:	uxtb	r2, r2
   38b7c:	cmp	r2, #1
   38b80:	ldr	r2, [pc, #580]	; 38dcc <fputs@plt+0x27d04>
   38b84:	movhi	r3, #155	; 0x9b
   38b88:	movls	fp, r2
   38b8c:	movls	r4, r1
   38b90:	movhi	r2, #1
   38b94:	mvnls	r2, #0
   38b98:	sub	r9, r3, #132	; 0x84
   38b9c:	cmp	r9, #1
   38ba0:	movhi	r9, #0
   38ba4:	movls	r9, #1
   38ba8:	cmp	r3, #97	; 0x61
   38bac:	movne	sl, r9
   38bb0:	orreq	sl, r9, #1
   38bb4:	cmp	sl, #0
   38bb8:	beq	38c7c <fputs@plt+0x27bb4>
   38bbc:	mov	r0, r5
   38bc0:	str	r2, [sp, #12]
   38bc4:	bl	1fa00 <fputs@plt+0xe938>
   38bc8:	cmp	r0, #0
   38bcc:	str	r0, [sp, #20]
   38bd0:	beq	38d38 <fputs@plt+0x27c70>
   38bd4:	ldr	r3, [r4, #4]
   38bd8:	tst	r3, #1024	; 0x400
   38bdc:	ldr	r3, [r4, #8]
   38be0:	beq	38c40 <fputs@plt+0x27b78>
   38be4:	ldr	r2, [sp, #12]
   38be8:	smull	r2, r3, r2, r3
   38bec:	bl	23f90 <fputs@plt+0x12ec8>
   38bf0:	ldr	r0, [sp, #20]
   38bf4:	cmp	r7, #65	; 0x41
   38bf8:	movne	r9, #0
   38bfc:	andeq	r9, r9, #1
   38c00:	cmp	r9, #0
   38c04:	movne	r1, #67	; 0x43
   38c08:	moveq	r1, r7
   38c0c:	mov	r2, #1
   38c10:	bl	2cd4c <fputs@plt+0x1bc84>
   38c14:	ldr	r0, [sp, #20]
   38c18:	ldrh	r3, [r0, #8]
   38c1c:	tst	r3, #12
   38c20:	bicne	r3, r3, #2
   38c24:	strhne	r3, [r0, #8]
   38c28:	cmp	r8, #1
   38c2c:	bne	38c6c <fputs@plt+0x27ba4>
   38c30:	mov	r4, #0
   38c34:	ldr	r3, [sp, #20]
   38c38:	str	r3, [r6]
   38c3c:	b	38b4c <fputs@plt+0x27a84>
   38c40:	ldr	r1, [pc, #392]	; 38dd0 <fputs@plt+0x27d08>
   38c44:	mov	r2, fp
   38c48:	mov	r0, r5
   38c4c:	bl	3808c <fputs@plt+0x26fc4>
   38c50:	subs	r1, r0, #0
   38c54:	beq	38d38 <fputs@plt+0x27c70>
   38c58:	ldr	r3, [pc, #372]	; 38dd4 <fputs@plt+0x27d0c>
   38c5c:	mov	r2, #1
   38c60:	ldr	r0, [sp, #20]
   38c64:	bl	27940 <fputs@plt+0x16878>
   38c68:	b	38bf0 <fputs@plt+0x27b28>
   38c6c:	mov	r1, r8
   38c70:	bl	27f28 <fputs@plt+0x16e60>
   38c74:	mov	r4, r0
   38c78:	b	38c34 <fputs@plt+0x27b6c>
   38c7c:	cmp	r3, #155	; 0x9b
   38c80:	bne	38d1c <fputs@plt+0x27c54>
   38c84:	add	r3, sp, #20
   38c88:	str	r3, [sp]
   38c8c:	mov	r2, r8
   38c90:	ldr	r1, [r4, #12]
   38c94:	mov	r3, r7
   38c98:	mov	r0, r5
   38c9c:	bl	38aa4 <fputs@plt+0x279dc>
   38ca0:	subs	r4, r0, #0
   38ca4:	bne	38c30 <fputs@plt+0x27b68>
   38ca8:	ldr	r0, [sp, #20]
   38cac:	cmp	r0, #0
   38cb0:	beq	38c30 <fputs@plt+0x27b68>
   38cb4:	bl	1b124 <fputs@plt+0xa05c>
   38cb8:	ldr	r0, [sp, #20]
   38cbc:	ldrh	r1, [r0, #8]
   38cc0:	tst	r1, #8
   38cc4:	vldrne	d7, [r0]
   38cc8:	vnegne.f64	d7, d7
   38ccc:	vstrne	d7, [r0]
   38cd0:	bne	38cfc <fputs@plt+0x27c34>
   38cd4:	ldrd	r2, [r0]
   38cd8:	cmp	r3, #-2147483648	; 0x80000000
   38cdc:	cmpeq	r2, #0
   38ce0:	bne	38d0c <fputs@plt+0x27c44>
   38ce4:	ldr	r3, [pc, #236]	; 38dd8 <fputs@plt+0x27d10>
   38ce8:	mov	r2, #0
   38cec:	and	r1, r1, #15872	; 0x3e00
   38cf0:	orr	r1, r1, #8
   38cf4:	strd	r2, [r0]
   38cf8:	strh	r1, [r0, #8]
   38cfc:	mov	r2, r8
   38d00:	mov	r1, r7
   38d04:	bl	2cd4c <fputs@plt+0x1bc84>
   38d08:	b	38c34 <fputs@plt+0x27b6c>
   38d0c:	rsbs	r2, r2, #0
   38d10:	rsc	r3, r3, #0
   38d14:	strd	r2, [r0]
   38d18:	b	38cfc <fputs@plt+0x27c34>
   38d1c:	cmp	r3, #101	; 0x65
   38d20:	bne	38d5c <fputs@plt+0x27c94>
   38d24:	mov	r0, r5
   38d28:	bl	1fa00 <fputs@plt+0xe938>
   38d2c:	cmp	r0, #0
   38d30:	str	r0, [sp, #20]
   38d34:	bne	38c30 <fputs@plt+0x27b68>
   38d38:	mov	r0, r5
   38d3c:	bl	1a2d0 <fputs@plt+0x9208>
   38d40:	mov	r1, #0
   38d44:	mov	r0, r5
   38d48:	bl	1d524 <fputs@plt+0xc45c>
   38d4c:	ldr	r0, [sp, #20]
   38d50:	bl	23cfc <fputs@plt+0x12c34>
   38d54:	mov	r4, #7
   38d58:	b	38b4c <fputs@plt+0x27a84>
   38d5c:	cmp	r3, #134	; 0x86
   38d60:	bne	38c30 <fputs@plt+0x27b68>
   38d64:	mov	r0, r5
   38d68:	bl	1fa00 <fputs@plt+0xe938>
   38d6c:	cmp	r0, #0
   38d70:	mov	r8, r0
   38d74:	str	r0, [sp, #20]
   38d78:	beq	38d38 <fputs@plt+0x27c70>
   38d7c:	ldr	r7, [r4, #8]
   38d80:	add	r7, r7, #2
   38d84:	mov	r0, r7
   38d88:	bl	1839c <fputs@plt+0x72d4>
   38d8c:	mov	r1, r7
   38d90:	sub	r4, r0, #1
   38d94:	mov	r2, r4
   38d98:	mov	r0, r5
   38d9c:	bl	1ef28 <fputs@plt+0xde60>
   38da0:	add	r4, r4, r4, lsr #31
   38da4:	ldr	r3, [pc, #40]	; 38dd4 <fputs@plt+0x27d0c>
   38da8:	asr	r2, r4, #1
   38dac:	str	r3, [sp]
   38db0:	mov	r3, sl
   38db4:	mov	r4, sl
   38db8:	mov	r1, r0
   38dbc:	mov	r0, r8
   38dc0:	bl	26dc0 <fputs@plt+0x15cf8>
   38dc4:	b	38c34 <fputs@plt+0x27b6c>
   38dc8:	andeq	r8, r7, r5, lsr #18
   38dcc:	andeq	r7, r7, r9, ror #2
   38dd0:	andeq	r8, r7, r4, lsr #5
   38dd4:	muleq	r1, r8, lr
   38dd8:	mvnmi	r0, #0
   38ddc:	push	{r4, r5, r6, r7, lr}
   38de0:	mov	r7, r1
   38de4:	ldr	r1, [r1, #4]
   38de8:	sub	sp, sp, #20
   38dec:	lsl	r5, r2, #4
   38df0:	mov	r4, r0
   38df4:	ldr	r0, [r0]
   38df8:	add	ip, sp, #16
   38dfc:	add	r1, r1, r5
   38e00:	mov	r6, r3
   38e04:	mov	r3, #0
   38e08:	str	r3, [ip, #-4]!
   38e0c:	ldrb	r2, [r0, #66]	; 0x42
   38e10:	ldrb	r3, [r1, #13]
   38e14:	str	ip, [sp]
   38e18:	ldr	r1, [r1, #4]
   38e1c:	bl	38aa4 <fputs@plt+0x279dc>
   38e20:	ldr	r2, [sp, #12]
   38e24:	cmp	r2, #0
   38e28:	beq	38e3c <fputs@plt+0x27d74>
   38e2c:	mvn	r3, #7
   38e30:	mvn	r1, #0
   38e34:	mov	r0, r4
   38e38:	bl	24948 <fputs@plt+0x13880>
   38e3c:	ldr	r2, [r7, #4]
   38e40:	add	r2, r2, r5
   38e44:	ldrb	r3, [r2, #13]
   38e48:	cmp	r3, #69	; 0x45
   38e4c:	bne	38e60 <fputs@plt+0x27d98>
   38e50:	mov	r2, r6
   38e54:	mov	r1, #39	; 0x27
   38e58:	mov	r0, r4
   38e5c:	bl	287d8 <fputs@plt+0x17710>
   38e60:	add	sp, sp, #20
   38e64:	pop	{r4, r5, r6, r7, pc}
   38e68:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   38e6c:	subs	r5, r3, #0
   38e70:	mov	r6, r0
   38e74:	mov	r4, r1
   38e78:	mov	r8, r2
   38e7c:	ldr	r7, [sp, #40]	; 0x28
   38e80:	blt	38e90 <fputs@plt+0x27dc8>
   38e84:	ldrsh	r3, [r1, #32]
   38e88:	cmp	r5, r3
   38e8c:	bne	38ed4 <fputs@plt+0x27e0c>
   38e90:	mov	r3, r7
   38e94:	mov	r2, r8
   38e98:	mov	r1, #103	; 0x67
   38e9c:	mov	r0, r6
   38ea0:	bl	2883c <fputs@plt+0x17774>
   38ea4:	cmp	r5, #0
   38ea8:	blt	38f1c <fputs@plt+0x27e54>
   38eac:	ldr	r3, [r4, #12]
   38eb0:	cmp	r3, #0
   38eb4:	bne	38f1c <fputs@plt+0x27e54>
   38eb8:	mov	r3, r7
   38ebc:	mov	r2, r5
   38ec0:	mov	r1, r4
   38ec4:	mov	r0, r6
   38ec8:	add	sp, sp, #12
   38ecc:	pop	{r4, r5, r6, r7, r8, r9, lr}
   38ed0:	b	38ddc <fputs@plt+0x27d14>
   38ed4:	ldrb	r3, [r1, #42]	; 0x2a
   38ed8:	tst	r3, #16
   38edc:	movne	r9, #153	; 0x99
   38ee0:	moveq	r9, #47	; 0x2f
   38ee4:	tst	r3, #32
   38ee8:	moveq	r3, r5
   38eec:	beq	38f04 <fputs@plt+0x27e3c>
   38ef0:	ldr	r0, [r1, #8]
   38ef4:	bl	1be1c <fputs@plt+0xad54>
   38ef8:	sxth	r1, r5
   38efc:	bl	16a84 <fputs@plt+0x59bc>
   38f00:	mov	r3, r0
   38f04:	str	r7, [sp]
   38f08:	mov	r2, r8
   38f0c:	mov	r1, r9
   38f10:	mov	r0, r6
   38f14:	bl	28344 <fputs@plt+0x1727c>
   38f18:	b	38eac <fputs@plt+0x27de4>
   38f1c:	add	sp, sp, #12
   38f20:	pop	{r4, r5, r6, r7, r8, r9, pc}
   38f24:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   38f28:	add	lr, r0, #124	; 0x7c
   38f2c:	ldrb	r7, [sp, #44]	; 0x2c
   38f30:	ldr	r5, [sp, #40]	; 0x28
   38f34:	ldr	r6, [r0, #8]
   38f38:	add	r8, r0, #324	; 0x144
   38f3c:	mov	ip, lr
   38f40:	ldr	r4, [ip, #12]
   38f44:	cmp	r4, #0
   38f48:	ble	38f9c <fputs@plt+0x27ed4>
   38f4c:	ldr	r9, [ip]
   38f50:	cmp	r9, r3
   38f54:	bne	38f9c <fputs@plt+0x27ed4>
   38f58:	ldrsh	r9, [ip, #4]
   38f5c:	cmp	r9, r2
   38f60:	bne	38f9c <fputs@plt+0x27ed4>
   38f64:	ldr	r3, [r0, #112]	; 0x70
   38f68:	add	r2, r3, #1
   38f6c:	str	r2, [r0, #112]	; 0x70
   38f70:	str	r3, [ip, #16]
   38f74:	mov	r3, #0
   38f78:	ldr	r2, [lr, #12]
   38f7c:	add	lr, lr, #20
   38f80:	cmp	r4, r2
   38f84:	strbeq	r3, [lr, #-14]
   38f88:	cmp	lr, r8
   38f8c:	bne	38f78 <fputs@plt+0x27eb0>
   38f90:	mov	r0, r4
   38f94:	add	sp, sp, #12
   38f98:	pop	{r4, r5, r6, r7, r8, r9, pc}
   38f9c:	add	ip, ip, #20
   38fa0:	cmp	ip, r8
   38fa4:	bne	38f40 <fputs@plt+0x27e78>
   38fa8:	mov	r8, r3
   38fac:	mov	r9, r2
   38fb0:	mov	r3, r2
   38fb4:	mov	r4, r0
   38fb8:	str	r5, [sp]
   38fbc:	mov	r2, r8
   38fc0:	mov	r0, r6
   38fc4:	bl	38e68 <fputs@plt+0x27da0>
   38fc8:	cmp	r7, #0
   38fcc:	beq	38fe4 <fputs@plt+0x27f1c>
   38fd0:	mov	r1, r7
   38fd4:	mov	r0, r6
   38fd8:	bl	1b1a0 <fputs@plt+0xa0d8>
   38fdc:	mov	r4, r5
   38fe0:	b	38f90 <fputs@plt+0x27ec8>
   38fe4:	mov	r3, r5
   38fe8:	mov	r2, r9
   38fec:	mov	r1, r8
   38ff0:	mov	r0, r4
   38ff4:	bl	1bc68 <fputs@plt+0xaba0>
   38ff8:	b	38fdc <fputs@plt+0x27f14>
   38ffc:	push	{r0, r1, r2, r4, r5, lr}
   39000:	mov	ip, #0
   39004:	ldr	r4, [sp, #24]
   39008:	mov	r5, r0
   3900c:	stm	sp, {r4, ip}
   39010:	bl	38f24 <fputs@plt+0x27e5c>
   39014:	cmp	r4, r0
   39018:	beq	39038 <fputs@plt+0x27f70>
   3901c:	mov	r2, r0
   39020:	mov	r3, r4
   39024:	mov	r1, #31
   39028:	ldr	r0, [r5, #8]
   3902c:	add	sp, sp, #12
   39030:	pop	{r4, r5, lr}
   39034:	b	2883c <fputs@plt+0x17774>
   39038:	add	sp, sp, #12
   3903c:	pop	{r4, r5, pc}
   39040:	push	{r1, r2, r3}
   39044:	push	{r0, r1, lr}
   39048:	add	r2, sp, #16
   3904c:	ldr	r1, [sp, #12]
   39050:	str	r2, [sp, #4]
   39054:	bl	29f64 <fputs@plt+0x18e9c>
   39058:	add	sp, sp, #8
   3905c:	pop	{lr}		; (ldr lr, [sp], #4)
   39060:	add	sp, sp, #12
   39064:	bx	lr
   39068:	push	{r4, r5, r6, r7, lr}
   3906c:	subs	r5, r1, #0
   39070:	sub	sp, sp, #44	; 0x2c
   39074:	ble	39104 <fputs@plt+0x2803c>
   39078:	ldr	r3, [r0]
   3907c:	mov	r6, r0
   39080:	ldr	r0, [r2]
   39084:	mov	r4, r2
   39088:	ldr	r7, [r3, #32]
   3908c:	bl	2b2cc <fputs@plt+0x1a204>
   39090:	subs	r1, r0, #0
   39094:	beq	39104 <fputs@plt+0x2803c>
   39098:	ldr	r2, [r7, #92]	; 0x5c
   3909c:	mov	r3, #0
   390a0:	str	r3, [sp, #4]
   390a4:	add	r4, r4, #4
   390a8:	str	r3, [sp, #16]
   390ac:	str	r3, [sp, #20]
   390b0:	str	r3, [sp, #24]
   390b4:	str	r3, [sp, #28]
   390b8:	str	r2, [sp, #32]
   390bc:	strb	r3, [sp, #36]	; 0x24
   390c0:	mov	r2, sp
   390c4:	mov	r3, #2
   390c8:	add	r0, sp, #12
   390cc:	sub	r5, r5, #1
   390d0:	strb	r3, [sp, #37]	; 0x25
   390d4:	str	r4, [sp, #8]
   390d8:	str	r5, [sp]
   390dc:	str	r7, [sp, #12]
   390e0:	bl	39040 <fputs@plt+0x27f78>
   390e4:	add	r0, sp, #12
   390e8:	ldr	r4, [sp, #24]
   390ec:	bl	1f950 <fputs@plt+0xe888>
   390f0:	ldr	r3, [pc, #20]	; 3910c <fputs@plt+0x28044>
   390f4:	mov	r2, r4
   390f8:	mov	r1, r0
   390fc:	mov	r0, r6
   39100:	bl	27564 <fputs@plt+0x1649c>
   39104:	add	sp, sp, #44	; 0x2c
   39108:	pop	{r4, r5, r6, r7, pc}
   3910c:	muleq	r1, r8, lr
   39110:	push	{r1, r2, r3}
   39114:	ldr	r3, [r0, #16]
   39118:	push	{r0, r1, r4, r5, lr}
   3911c:	cmp	r3, #0
   39120:	beq	3919c <fputs@plt+0x280d4>
   39124:	sub	r3, r3, #1
   39128:	str	r3, [r0, #16]
   3912c:	ldr	r3, [r0, #20]
   39130:	mov	r4, r0
   39134:	add	r3, r3, #1
   39138:	str	r3, [r0, #20]
   3913c:	add	r3, sp, #24
   39140:	str	r3, [sp, #4]
   39144:	ldr	r3, [r0, #52]	; 0x34
   39148:	add	r5, r0, #40	; 0x28
   3914c:	cmp	r3, #0
   39150:	beq	39164 <fputs@plt+0x2809c>
   39154:	mov	r2, #1
   39158:	ldr	r1, [pc, #76]	; 391ac <fputs@plt+0x280e4>
   3915c:	mov	r0, r5
   39160:	bl	29eac <fputs@plt+0x18de4>
   39164:	ldr	r1, [r4, #28]
   39168:	cmp	r1, #0
   3916c:	beq	39180 <fputs@plt+0x280b8>
   39170:	ldr	r3, [r4, #36]	; 0x24
   39174:	ldr	r2, [r4, #32]
   39178:	mov	r0, r5
   3917c:	bl	39040 <fputs@plt+0x27f78>
   39180:	ldr	r2, [sp, #4]
   39184:	ldr	r1, [sp, #20]
   39188:	mov	r0, r5
   3918c:	bl	29f64 <fputs@plt+0x18e9c>
   39190:	ldrb	r3, [r4, #64]	; 0x40
   39194:	cmp	r3, #1
   39198:	streq	r3, [r4, #24]
   3919c:	add	sp, sp, #8
   391a0:	pop	{r4, r5, lr}
   391a4:	add	sp, sp, #12
   391a8:	bx	lr
   391ac:	andeq	r8, r7, r4, lsr #18
   391b0:	subs	r2, r1, #0
   391b4:	beq	39204 <fputs@plt+0x2813c>
   391b8:	ldr	r1, [r0, #12]
   391bc:	push	{r4, lr}
   391c0:	cmp	r2, r1
   391c4:	mov	r4, #1
   391c8:	ldrhi	r1, [pc, #64]	; 39210 <fputs@plt+0x28148>
   391cc:	bhi	391f4 <fputs@plt+0x2812c>
   391d0:	ldr	lr, [r0, #8]
   391d4:	and	r1, r2, #7
   391d8:	ldrb	r3, [lr, r2, lsr #3]
   391dc:	lsl	r1, r4, r1
   391e0:	ands	ip, r3, r1
   391e4:	orreq	r3, r3, r1
   391e8:	strbeq	r3, [lr, r2, lsr #3]
   391ec:	beq	391fc <fputs@plt+0x28134>
   391f0:	ldr	r1, [pc, #28]	; 39214 <fputs@plt+0x2814c>
   391f4:	bl	39110 <fputs@plt+0x28048>
   391f8:	mov	ip, r4
   391fc:	mov	r0, ip
   39200:	pop	{r4, pc}
   39204:	mov	ip, #1
   39208:	mov	r0, ip
   3920c:	bx	lr
   39210:	andeq	r7, r7, fp, ror #2
   39214:	andeq	r7, r7, r2, lsl #3
   39218:	ldr	r3, [r2]
   3921c:	ldrh	r3, [r3, #8]
   39220:	and	ip, r3, #31
   39224:	ldr	r3, [pc, #176]	; 392dc <fputs@plt+0x28214>
   39228:	add	r3, r3, ip
   3922c:	ldrb	r3, [r3, #3069]	; 0xbfd
   39230:	cmp	r3, #5
   39234:	bxeq	lr
   39238:	push	{r4, r5, r6, r7, r8, lr}
   3923c:	mov	r6, r1
   39240:	mov	r1, #28
   39244:	mov	r7, r0
   39248:	mov	r4, r2
   3924c:	bl	26adc <fputs@plt+0x15a14>
   39250:	subs	r5, r0, #0
   39254:	popeq	{r4, r5, r6, r7, r8, pc}
   39258:	ldr	r2, [r7]
   3925c:	ldr	r3, [r5, #20]
   39260:	ldr	r2, [r2, #32]
   39264:	cmp	r3, #0
   39268:	ldr	r2, [r2, #92]	; 0x5c
   3926c:	str	r2, [r5, #20]
   39270:	beq	392ac <fputs@plt+0x281e4>
   39274:	cmp	r6, #2
   39278:	movne	r2, #1
   3927c:	ldrne	r6, [pc, #92]	; 392e0 <fputs@plt+0x28218>
   39280:	bne	392a0 <fputs@plt+0x281d8>
   39284:	ldr	r0, [r4, #4]
   39288:	bl	2b2cc <fputs@plt+0x1a204>
   3928c:	mov	r6, r0
   39290:	ldr	r0, [r4, #4]
   39294:	bl	2b230 <fputs@plt+0x1a168>
   39298:	subs	r2, r0, #0
   3929c:	beq	392ac <fputs@plt+0x281e4>
   392a0:	mov	r1, r6
   392a4:	mov	r0, r5
   392a8:	bl	29eac <fputs@plt+0x18de4>
   392ac:	ldr	r0, [r4]
   392b0:	bl	2b2cc <fputs@plt+0x1a204>
   392b4:	mov	r6, r0
   392b8:	ldr	r0, [r4]
   392bc:	bl	2b230 <fputs@plt+0x1a168>
   392c0:	cmp	r6, #0
   392c4:	mov	r2, r0
   392c8:	popeq	{r4, r5, r6, r7, r8, pc}
   392cc:	mov	r1, r6
   392d0:	mov	r0, r5
   392d4:	pop	{r4, r5, r6, r7, r8, lr}
   392d8:	b	29eac <fputs@plt+0x18de4>
   392dc:			; <UNDEFINED> instruction: 0x00072ab8
   392e0:	muleq	r7, fp, r1
   392e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   392e8:	mov	r5, r2
   392ec:	sub	sp, sp, #52	; 0x34
   392f0:	ldr	r8, [r2, #12]
   392f4:	ldr	r4, [r5, #40]	; 0x28
   392f8:	ldr	r2, [r0]
   392fc:	mov	r3, #0
   39300:	str	r2, [sp, #20]
   39304:	cmp	r4, r3
   39308:	mov	r2, #200	; 0xc8
   3930c:	mov	r6, r0
   39310:	mov	r7, r1
   39314:	str	r3, [sp, #24]
   39318:	str	r3, [sp, #28]
   3931c:	str	r3, [sp, #32]
   39320:	str	r3, [sp, #36]	; 0x24
   39324:	str	r2, [sp, #40]	; 0x28
   39328:	strb	r3, [sp, #44]	; 0x2c
   3932c:	strb	r3, [sp, #45]	; 0x2d
   39330:	bne	39398 <fputs@plt+0x282d0>
   39334:	ldr	sl, [pc, #176]	; 393ec <fputs@plt+0x28324>
   39338:	ldr	fp, [pc, #176]	; 393f0 <fputs@plt+0x28328>
   3933c:	mov	r9, #2
   39340:	ldrh	r3, [r5, #50]	; 0x32
   39344:	cmp	r4, r3
   39348:	bge	393a8 <fputs@plt+0x282e0>
   3934c:	ldr	r2, [r5, #4]
   39350:	lsl	r3, r4, #1
   39354:	cmp	r4, #0
   39358:	ldrsh	r2, [r2, r3]
   3935c:	ldr	r3, [r8, #4]
   39360:	ldr	r3, [r3, r2, lsl #4]
   39364:	beq	39380 <fputs@plt+0x282b8>
   39368:	mov	r2, r9
   3936c:	mov	r1, sl
   39370:	add	r0, sp, #20
   39374:	str	r3, [sp, #12]
   39378:	bl	29eac <fputs@plt+0x18de4>
   3937c:	ldr	r3, [sp, #12]
   39380:	ldr	r2, [r8]
   39384:	mov	r1, fp
   39388:	add	r0, sp, #20
   3938c:	bl	39040 <fputs@plt+0x27f78>
   39390:	add	r4, r4, #1
   39394:	b	39340 <fputs@plt+0x28278>
   39398:	ldr	r2, [r5]
   3939c:	ldr	r1, [pc, #80]	; 393f4 <fputs@plt+0x2832c>
   393a0:	add	r0, sp, #20
   393a4:	bl	39040 <fputs@plt+0x27f78>
   393a8:	add	r0, sp, #20
   393ac:	bl	1f950 <fputs@plt+0xe888>
   393b0:	ldrb	ip, [r5, #55]	; 0x37
   393b4:	mvn	r2, #0
   393b8:	mov	r3, #2
   393bc:	and	ip, ip, #3
   393c0:	stm	sp, {r2, r3}
   393c4:	cmp	ip, #2
   393c8:	ldr	r1, [pc, #40]	; 393f8 <fputs@plt+0x28330>
   393cc:	mov	r2, r7
   393d0:	mov	r3, r0
   393d4:	ldr	r0, [pc, #32]	; 393fc <fputs@plt+0x28334>
   393d8:	moveq	r1, r0
   393dc:	mov	r0, r6
   393e0:	bl	284c4 <fputs@plt+0x173fc>
   393e4:	add	sp, sp, #52	; 0x34
   393e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   393ec:	andeq	r7, r7, r8, lsr #3
   393f0:	andeq	r9, r7, r1, asr #16
   393f4:	muleq	r7, sp, r1
   393f8:	andeq	r0, r0, r3, lsl r8
   393fc:	andeq	r0, r0, r3, lsl r6
   39400:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   39404:	sub	sp, sp, #164	; 0xa4
   39408:	ldr	r4, [r2, #64]	; 0x40
   3940c:	ldrh	r5, [sp, #204]	; 0xcc
   39410:	ldr	sl, [r4, #36]	; 0x24
   39414:	tst	sl, #8192	; 0x2000
   39418:	bne	39424 <fputs@plt+0x2835c>
   3941c:	tst	r5, #64	; 0x40
   39420:	beq	39430 <fputs@plt+0x28368>
   39424:	mov	r0, #0
   39428:	add	sp, sp, #164	; 0xa4
   3942c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   39430:	ands	r9, sl, #48	; 0x30
   39434:	bne	39570 <fputs@plt+0x284a8>
   39438:	tst	sl, #1024	; 0x400
   3943c:	bne	3944c <fputs@plt+0x28384>
   39440:	ldrh	ip, [r4, #24]
   39444:	cmp	ip, #0
   39448:	bne	39570 <fputs@plt+0x284a8>
   3944c:	ands	r5, r5, #3
   39450:	movne	r5, #1
   39454:	mov	r7, r3
   39458:	ldr	r3, [r0, #8]
   3945c:	ldrb	r6, [r2, #44]	; 0x2c
   39460:	str	r3, [sp, #20]
   39464:	ldr	r3, [r0, #468]	; 0x1d4
   39468:	ldr	r2, [r0]
   3946c:	str	r3, [sp, #24]
   39470:	add	r3, sp, #60	; 0x3c
   39474:	str	r3, [sp, #36]	; 0x24
   39478:	str	r3, [sp, #40]	; 0x28
   3947c:	mov	r3, #0
   39480:	str	r2, [sp, #32]
   39484:	str	r3, [sp, #44]	; 0x2c
   39488:	mov	r2, #100	; 0x64
   3948c:	strb	r3, [sp, #56]	; 0x38
   39490:	strb	r3, [sp, #57]	; 0x39
   39494:	ldr	r3, [pc, #668]	; 39738 <fputs@plt+0x28670>
   39498:	cmp	r5, #0
   3949c:	str	r2, [sp, #48]	; 0x30
   394a0:	ldr	r2, [pc, #660]	; 3973c <fputs@plt+0x28674>
   394a4:	mov	r8, r1
   394a8:	add	r0, sp, #32
   394ac:	ldr	r1, [pc, #652]	; 39740 <fputs@plt+0x28678>
   394b0:	moveq	r1, r3
   394b4:	str	r2, [sp, #52]	; 0x34
   394b8:	bl	29ee0 <fputs@plt+0x18e18>
   394bc:	mov	r3, #72	; 0x48
   394c0:	add	r0, sp, #32
   394c4:	mla	r3, r3, r6, r8
   394c8:	ldr	r2, [r3, #28]
   394cc:	cmp	r2, #0
   394d0:	ldrbne	r2, [r3, #48]	; 0x30
   394d4:	ldreq	r2, [r3, #16]
   394d8:	ldrne	r1, [pc, #612]	; 39744 <fputs@plt+0x2867c>
   394dc:	ldreq	r1, [pc, #612]	; 39748 <fputs@plt+0x28680>
   394e0:	bl	39040 <fputs@plt+0x27f78>
   394e4:	mov	r3, #72	; 0x48
   394e8:	mla	r3, r3, r6, r8
   394ec:	ldr	r2, [r3, #20]
   394f0:	cmp	r2, #0
   394f4:	beq	39504 <fputs@plt+0x2843c>
   394f8:	ldr	r1, [pc, #588]	; 3974c <fputs@plt+0x28684>
   394fc:	add	r0, sp, #32
   39500:	bl	39040 <fputs@plt+0x27f78>
   39504:	tst	sl, #1280	; 0x500
   39508:	bne	396c8 <fputs@plt+0x28600>
   3950c:	mov	r1, #72	; 0x48
   39510:	ldr	r9, [r4, #28]
   39514:	mla	r6, r1, r6, r8
   39518:	ldr	r3, [r6, #24]
   3951c:	ldrb	r3, [r3, #42]	; 0x2a
   39520:	tst	r3, #32
   39524:	beq	39578 <fputs@plt+0x284b0>
   39528:	ldrb	r3, [r9, #55]	; 0x37
   3952c:	and	r3, r3, #3
   39530:	cmp	r3, #2
   39534:	bne	39578 <fputs@plt+0x284b0>
   39538:	cmp	r5, #0
   3953c:	bne	39730 <fputs@plt+0x28668>
   39540:	add	r0, sp, #32
   39544:	bl	1f950 <fputs@plt+0xe888>
   39548:	mvn	r3, #0
   3954c:	ldr	r2, [sp, #24]
   39550:	mov	r1, #161	; 0xa1
   39554:	stmib	sp, {r0, r3}
   39558:	ldr	r3, [sp, #200]	; 0xc8
   3955c:	ldr	r0, [sp, #20]
   39560:	str	r3, [sp]
   39564:	mov	r3, r7
   39568:	bl	28464 <fputs@plt+0x1739c>
   3956c:	b	39428 <fputs@plt+0x28360>
   39570:	mov	r5, #1
   39574:	b	39454 <fputs@plt+0x2838c>
   39578:	tst	sl, #131072	; 0x20000
   3957c:	ldrne	r5, [pc, #460]	; 39750 <fputs@plt+0x28688>
   39580:	bne	395a0 <fputs@plt+0x284d8>
   39584:	tst	sl, #16384	; 0x4000
   39588:	ldrne	r5, [pc, #452]	; 39754 <fputs@plt+0x2868c>
   3958c:	bne	395a0 <fputs@plt+0x284d8>
   39590:	ldr	r3, [pc, #448]	; 39758 <fputs@plt+0x28690>
   39594:	tst	sl, #64	; 0x40
   39598:	ldr	r5, [pc, #444]	; 3975c <fputs@plt+0x28694>
   3959c:	moveq	r5, r3
   395a0:	mov	r2, #7
   395a4:	ldr	r1, [pc, #436]	; 39760 <fputs@plt+0x28698>
   395a8:	add	r0, sp, #32
   395ac:	bl	29eac <fputs@plt+0x18de4>
   395b0:	mov	r1, r5
   395b4:	ldr	r2, [r9]
   395b8:	add	r0, sp, #32
   395bc:	bl	39040 <fputs@plt+0x27f78>
   395c0:	ldrh	r5, [r4, #24]
   395c4:	cmp	r5, #0
   395c8:	bne	395d8 <fputs@plt+0x28510>
   395cc:	ldr	r3, [r4, #36]	; 0x24
   395d0:	tst	r3, #48	; 0x30
   395d4:	beq	39540 <fputs@plt+0x28478>
   395d8:	mov	r2, #2
   395dc:	ldr	r1, [pc, #384]	; 39764 <fputs@plt+0x2869c>
   395e0:	add	r0, sp, #32
   395e4:	ldr	r8, [r4, #28]
   395e8:	ldrh	r9, [r4, #42]	; 0x2a
   395ec:	bl	29eac <fputs@plt+0x18de4>
   395f0:	ldr	sl, [pc, #368]	; 39768 <fputs@plt+0x286a0>
   395f4:	ldr	fp, [pc, #368]	; 3976c <fputs@plt+0x286a4>
   395f8:	mov	r6, #0
   395fc:	cmp	r6, r5
   39600:	blt	39678 <fputs@plt+0x285b0>
   39604:	ldr	r3, [r4, #36]	; 0x24
   39608:	tst	r3, #32
   3960c:	moveq	r6, r5
   39610:	beq	39638 <fputs@plt+0x28570>
   39614:	mov	r1, r5
   39618:	mov	r0, r8
   3961c:	bl	17708 <fputs@plt+0x6640>
   39620:	ldr	r3, [pc, #328]	; 39770 <fputs@plt+0x286a8>
   39624:	mov	r1, r5
   39628:	add	r6, r5, #1
   3962c:	mov	r2, r0
   39630:	add	r0, sp, #32
   39634:	bl	29f08 <fputs@plt+0x18e40>
   39638:	ldr	r3, [r4, #36]	; 0x24
   3963c:	tst	r3, #16
   39640:	beq	39664 <fputs@plt+0x2859c>
   39644:	mov	r1, r5
   39648:	mov	r0, r8
   3964c:	bl	17708 <fputs@plt+0x6640>
   39650:	ldr	r3, [pc, #284]	; 39774 <fputs@plt+0x286ac>
   39654:	mov	r1, r6
   39658:	mov	r2, r0
   3965c:	add	r0, sp, #32
   39660:	bl	29f08 <fputs@plt+0x18e40>
   39664:	mov	r2, #1
   39668:	ldr	r1, [pc, #264]	; 39778 <fputs@plt+0x286b0>
   3966c:	add	r0, sp, #32
   39670:	bl	29eac <fputs@plt+0x18de4>
   39674:	b	39540 <fputs@plt+0x28478>
   39678:	mov	r1, r6
   3967c:	mov	r0, r8
   39680:	bl	17708 <fputs@plt+0x6640>
   39684:	cmp	r6, #0
   39688:	mov	r3, r0
   3968c:	beq	396a8 <fputs@plt+0x285e0>
   39690:	str	r0, [sp, #28]
   39694:	mov	r2, #5
   39698:	ldr	r1, [pc, #220]	; 3977c <fputs@plt+0x286b4>
   3969c:	add	r0, sp, #32
   396a0:	bl	29eac <fputs@plt+0x18de4>
   396a4:	ldr	r3, [sp, #28]
   396a8:	cmp	r6, r9
   396ac:	mov	r2, r3
   396b0:	movge	r1, sl
   396b4:	movlt	r1, fp
   396b8:	add	r0, sp, #32
   396bc:	bl	39040 <fputs@plt+0x27f78>
   396c0:	add	r6, r6, #1
   396c4:	b	395fc <fputs@plt+0x28534>
   396c8:	tst	sl, #256	; 0x100
   396cc:	beq	39710 <fputs@plt+0x28648>
   396d0:	tst	sl, #15
   396d4:	beq	39710 <fputs@plt+0x28648>
   396d8:	tst	sl, #5
   396dc:	ldrne	r2, [pc, #156]	; 39780 <fputs@plt+0x286b8>
   396e0:	bne	39700 <fputs@plt+0x28638>
   396e4:	cmp	r9, #48	; 0x30
   396e8:	ldreq	r2, [pc, #148]	; 39784 <fputs@plt+0x286bc>
   396ec:	beq	39700 <fputs@plt+0x28638>
   396f0:	ldr	r3, [pc, #124]	; 39774 <fputs@plt+0x286ac>
   396f4:	tst	sl, #32
   396f8:	ldr	r2, [pc, #112]	; 39770 <fputs@plt+0x286a8>
   396fc:	moveq	r2, r3
   39700:	ldr	r1, [pc, #128]	; 39788 <fputs@plt+0x286c0>
   39704:	add	r0, sp, #32
   39708:	bl	39040 <fputs@plt+0x27f78>
   3970c:	b	39540 <fputs@plt+0x28478>
   39710:	tst	sl, #1024	; 0x400
   39714:	beq	39540 <fputs@plt+0x28478>
   39718:	ldr	r3, [r4, #32]
   3971c:	ldr	r2, [r4, #24]
   39720:	ldr	r1, [pc, #100]	; 3978c <fputs@plt+0x286c4>
   39724:	add	r0, sp, #32
   39728:	bl	39040 <fputs@plt+0x27f78>
   3972c:	b	39540 <fputs@plt+0x28478>
   39730:	ldr	r5, [pc, #88]	; 39790 <fputs@plt+0x286c8>
   39734:	b	395a0 <fputs@plt+0x284d8>
   39738:			; <UNDEFINED> instruction: 0x000771b2
   3973c:	blcc	fe6ebf44 <stderr@@GLIBC_2.4+0xfe6601f4>
   39740:	andeq	r7, r7, fp, lsr #3
   39744:	ldrdeq	r7, [r7], -r5
   39748:	andeq	r7, r7, r0, lsr #4
   3974c:	andeq	r7, r7, sl, lsr #4
   39750:	strdeq	r7, [r7], -pc	; <UNPREDICTABLE>
   39754:	andeq	r7, r7, r6, ror #3
   39758:	ldrdeq	r7, [r7], -sp
   3975c:	ldrdeq	r7, [r7], -r4
   39760:	andeq	r7, r7, r5, ror r2
   39764:	andeq	r7, r7, r1, lsr r2
   39768:			; <UNDEFINED> instruction: 0x000771b7
   3976c:			; <UNDEFINED> instruction: 0x000771bc
   39770:	andeq	r6, r7, r4, asr #5
   39774:	ldrdeq	r7, [r7], -r2
   39778:	andeq	r9, r7, r0, ror r6
   3977c:	ldrdeq	r6, [r7], -fp
   39780:	andeq	r7, r7, r4, asr #3
   39784:	andeq	r7, r7, r6, asr #3
   39788:	andeq	r7, r7, r4, lsr r2
   3978c:	andeq	r7, r7, sl, asr r2
   39790:	andeq	r9, r7, r8, asr r6
   39794:	ldr	r3, [r0, #24]
   39798:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   3979c:	cmp	r3, r1
   397a0:	mov	r4, r0
   397a4:	mov	r5, r1
   397a8:	mov	r7, r2
   397ac:	bgt	397f4 <fputs@plt+0x2872c>
   397b0:	add	r6, r1, #1
   397b4:	ldr	r0, [r0, #32]
   397b8:	lsl	r2, r6, #2
   397bc:	asr	r3, r2, #31
   397c0:	bl	267cc <fputs@plt+0x15704>
   397c4:	subs	r8, r0, #0
   397c8:	streq	r8, [r7]
   397cc:	moveq	r0, #7
   397d0:	beq	39818 <fputs@plt+0x28750>
   397d4:	ldr	r0, [r4, #24]
   397d8:	mov	r1, #0
   397dc:	sub	r2, r6, r0
   397e0:	add	r0, r8, r0, lsl #2
   397e4:	lsl	r2, r2, #2
   397e8:	bl	10eac <memset@plt>
   397ec:	str	r8, [r4, #32]
   397f0:	str	r6, [r4, #24]
   397f4:	ldr	r6, [r4, #32]
   397f8:	add	r1, r6, r5, lsl #2
   397fc:	ldr	r8, [r6, r5, lsl #2]
   39800:	cmp	r8, #0
   39804:	beq	39820 <fputs@plt+0x28758>
   39808:	mov	r0, #0
   3980c:	ldr	r3, [r4, #32]
   39810:	ldr	r3, [r3, r5, lsl #2]
   39814:	str	r3, [r7]
   39818:	add	sp, sp, #8
   3981c:	pop	{r4, r5, r6, r7, r8, pc}
   39820:	ldrb	r3, [r4, #43]	; 0x2b
   39824:	cmp	r3, #2
   39828:	bne	39854 <fputs@plt+0x2878c>
   3982c:	mov	r0, #32768	; 0x8000
   39830:	mov	r1, #0
   39834:	bl	20638 <fputs@plt+0xf570>
   39838:	ldr	r3, [r4, #32]
   3983c:	str	r0, [r6, r5, lsl #2]
   39840:	ldr	r3, [r3, r5, lsl #2]
   39844:	cmp	r3, #0
   39848:	bne	39808 <fputs@plt+0x28740>
   3984c:	mov	r0, #7
   39850:	b	3980c <fputs@plt+0x28744>
   39854:	ldr	r0, [r4, #4]
   39858:	ldrb	r3, [r4, #44]	; 0x2c
   3985c:	ldr	r2, [r0]
   39860:	str	r1, [sp]
   39864:	mov	r1, r5
   39868:	ldr	r6, [r2, #52]	; 0x34
   3986c:	mov	r2, #32768	; 0x8000
   39870:	blx	r6
   39874:	cmp	r0, #8
   39878:	ldrbeq	r3, [r4, #46]	; 0x2e
   3987c:	orreq	r3, r3, #2
   39880:	strbeq	r3, [r4, #46]	; 0x2e
   39884:	bne	3980c <fputs@plt+0x28744>
   39888:	b	39808 <fputs@plt+0x28740>
   3988c:	push	{r0, r1, r4, r5, r6, lr}
   39890:	mov	r5, r2
   39894:	add	r2, sp, #4
   39898:	mov	r4, r1
   3989c:	mov	r6, r3
   398a0:	bl	39794 <fputs@plt+0x286cc>
   398a4:	cmp	r0, #0
   398a8:	bne	398e4 <fputs@plt+0x2881c>
   398ac:	ldr	r2, [sp, #4]
   398b0:	cmp	r4, #0
   398b4:	add	r3, r2, #16384	; 0x4000
   398b8:	addeq	r2, r2, #136	; 0x88
   398bc:	streq	r2, [sp, #4]
   398c0:	ldr	r2, [sp, #4]
   398c4:	lslne	r4, r4, #12
   398c8:	sub	r2, r2, #4
   398cc:	str	r2, [r6]
   398d0:	str	r3, [r5]
   398d4:	ldr	r3, [sp, #24]
   398d8:	moveq	r4, r0
   398dc:	subne	r4, r4, #34	; 0x22
   398e0:	str	r4, [r3]
   398e4:	add	sp, sp, #8
   398e8:	pop	{r4, r5, r6, pc}
   398ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   398f0:	sub	sp, sp, #44	; 0x2c
   398f4:	ldr	r8, [r0, #68]	; 0x44
   398f8:	cmp	r8, #0
   398fc:	beq	3990c <fputs@plt+0x28844>
   39900:	ldrsh	r3, [r0, #40]	; 0x28
   39904:	cmp	r3, #0
   39908:	bne	3991c <fputs@plt+0x28854>
   3990c:	mov	r0, #0
   39910:	str	r0, [r2]
   39914:	add	sp, sp, #44	; 0x2c
   39918:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3991c:	ldr	r3, [r0, #100]	; 0x64
   39920:	add	r4, r8, #33	; 0x21
   39924:	add	r3, r3, #33	; 0x21
   39928:	ldr	r6, [pc, #236]	; 39a1c <fputs@plt+0x28954>
   3992c:	lsr	r3, r3, #12
   39930:	str	r3, [sp, #12]
   39934:	ldr	r3, [pc, #228]	; 39a20 <fputs@plt+0x28958>
   39938:	mov	r5, r0
   3993c:	mov	fp, r2
   39940:	mul	r3, r3, r1
   39944:	mov	r7, r1
   39948:	lsr	r4, r4, #12
   3994c:	mov	r0, #0
   39950:	and	r3, r3, r6
   39954:	str	r3, [sp, #16]
   39958:	str	r6, [sp, #20]
   3995c:	ldr	r3, [sp, #12]
   39960:	cmp	r4, r3
   39964:	cmpge	r0, #0
   39968:	moveq	r3, #1
   3996c:	movne	r3, #0
   39970:	strne	r0, [fp]
   39974:	movne	r0, r3
   39978:	bne	39914 <fputs@plt+0x2884c>
   3997c:	add	r3, sp, #36	; 0x24
   39980:	str	r3, [sp]
   39984:	add	r2, sp, #28
   39988:	add	r3, sp, #32
   3998c:	mov	r1, r4
   39990:	mov	r0, r5
   39994:	bl	3988c <fputs@plt+0x287c4>
   39998:	cmp	r0, #0
   3999c:	bne	39914 <fputs@plt+0x2884c>
   399a0:	ldr	ip, [sp, #28]
   399a4:	ldr	r9, [sp, #36]	; 0x24
   399a8:	ldr	sl, [sp, #32]
   399ac:	ldr	r3, [sp, #16]
   399b0:	ldr	lr, [pc, #108]	; 39a24 <fputs@plt+0x2895c>
   399b4:	lsl	r1, r3, #1
   399b8:	ldrh	r2, [ip, r1]
   399bc:	cmp	r2, #0
   399c0:	subeq	r4, r4, #1
   399c4:	beq	3995c <fputs@plt+0x28894>
   399c8:	ldrh	r2, [ip, r1]
   399cc:	add	r2, r2, r9
   399d0:	cmp	r8, r2
   399d4:	bcc	399f8 <fputs@plt+0x28930>
   399d8:	ldr	r6, [r5, #100]	; 0x64
   399dc:	cmp	r2, r6
   399e0:	bcc	399f8 <fputs@plt+0x28930>
   399e4:	ldrh	r1, [ip, r1]
   399e8:	uxth	r1, r1
   399ec:	ldr	r1, [sl, r1, lsl #2]
   399f0:	cmp	r7, r1
   399f4:	moveq	r0, r2
   399f8:	subs	lr, lr, #1
   399fc:	bne	39a0c <fputs@plt+0x28944>
   39a00:	ldr	r0, [pc, #32]	; 39a28 <fputs@plt+0x28960>
   39a04:	bl	2e81c <fputs@plt+0x1d754>
   39a08:	b	39914 <fputs@plt+0x2884c>
   39a0c:	ldr	r2, [sp, #20]
   39a10:	add	r3, r3, #1
   39a14:	and	r3, r3, r2
   39a18:	b	399b4 <fputs@plt+0x288ec>
   39a1c:	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
   39a20:	andeq	r0, r0, pc, ror r1
   39a24:	andeq	r2, r0, r1
   39a28:	andeq	sp, r0, r3, lsr #5
   39a2c:	ldr	r1, [r0, #68]	; 0x44
   39a30:	push	{r4, r5, lr}
   39a34:	mov	r4, #0
   39a38:	sub	sp, sp, #28
   39a3c:	cmp	r1, r4
   39a40:	str	r4, [sp, #12]
   39a44:	str	r4, [sp, #16]
   39a48:	str	r4, [sp, #20]
   39a4c:	beq	39ab8 <fputs@plt+0x289f0>
   39a50:	add	r1, r1, #33	; 0x21
   39a54:	mov	r5, r0
   39a58:	add	r3, sp, #20
   39a5c:	str	r3, [sp]
   39a60:	add	r2, sp, #12
   39a64:	add	r3, sp, #16
   39a68:	lsr	r1, r1, #12
   39a6c:	bl	3988c <fputs@plt+0x287c4>
   39a70:	ldr	r3, [sp, #20]
   39a74:	ldr	r2, [sp, #12]
   39a78:	ldr	r0, [r5, #68]	; 0x44
   39a7c:	add	r1, r2, #16384	; 0x4000
   39a80:	sub	r0, r0, r3
   39a84:	mov	r3, r2
   39a88:	ldrh	ip, [r3]
   39a8c:	add	r3, r3, #2
   39a90:	cmp	r0, ip
   39a94:	strhlt	r4, [r3, #-2]
   39a98:	cmp	r1, r3
   39a9c:	bne	39a88 <fputs@plt+0x289c0>
   39aa0:	add	r0, r0, #1
   39aa4:	ldr	r3, [sp, #16]
   39aa8:	mov	r1, #0
   39aac:	add	r0, r3, r0, lsl #2
   39ab0:	sub	r2, r2, r0
   39ab4:	bl	10eac <memset@plt>
   39ab8:	add	sp, sp, #28
   39abc:	pop	{r4, r5, pc}
   39ac0:	push	{r4, r5, r6, r7, lr}
   39ac4:	sub	sp, sp, #28
   39ac8:	mov	r3, #0
   39acc:	mov	r4, r1
   39ad0:	add	r1, r1, #33	; 0x21
   39ad4:	str	r3, [sp, #12]
   39ad8:	str	r3, [sp, #16]
   39adc:	str	r3, [sp, #20]
   39ae0:	add	r3, sp, #12
   39ae4:	str	r3, [sp]
   39ae8:	mov	r6, r2
   39aec:	add	r3, sp, #16
   39af0:	add	r2, sp, #20
   39af4:	lsr	r1, r1, #12
   39af8:	mov	r7, r0
   39afc:	bl	3988c <fputs@plt+0x287c4>
   39b00:	subs	r5, r0, #0
   39b04:	bne	39b9c <fputs@plt+0x28ad4>
   39b08:	ldr	r3, [sp, #12]
   39b0c:	sub	r4, r4, r3
   39b10:	cmp	r4, #1
   39b14:	bne	39b34 <fputs@plt+0x28a6c>
   39b18:	ldr	r0, [sp, #16]
   39b1c:	ldr	r2, [sp, #20]
   39b20:	add	r0, r0, #4
   39b24:	add	r2, r2, #16384	; 0x4000
   39b28:	sub	r2, r2, r0
   39b2c:	mov	r1, r5
   39b30:	bl	10eac <memset@plt>
   39b34:	ldr	r3, [sp, #16]
   39b38:	ldr	r3, [r3, r4, lsl #2]
   39b3c:	cmp	r3, #0
   39b40:	beq	39b4c <fputs@plt+0x28a84>
   39b44:	mov	r0, r7
   39b48:	bl	39a2c <fputs@plt+0x28964>
   39b4c:	ldr	r3, [pc, #100]	; 39bb8 <fputs@plt+0x28af0>
   39b50:	ldr	r2, [pc, #100]	; 39bbc <fputs@plt+0x28af4>
   39b54:	ldr	ip, [sp, #20]
   39b58:	mul	r3, r3, r6
   39b5c:	mov	r1, #0
   39b60:	and	r3, r3, r2
   39b64:	lsl	r0, r3, #1
   39b68:	add	lr, ip, r0
   39b6c:	ldrh	r0, [ip, r0]
   39b70:	cmp	r0, #0
   39b74:	ldreq	r3, [sp, #16]
   39b78:	streq	r6, [r3, r4, lsl #2]
   39b7c:	uxtheq	r4, r4
   39b80:	strheq	r4, [lr]
   39b84:	beq	39b9c <fputs@plt+0x28ad4>
   39b88:	cmp	r4, r1
   39b8c:	bne	39ba8 <fputs@plt+0x28ae0>
   39b90:	ldr	r0, [pc, #40]	; 39bc0 <fputs@plt+0x28af8>
   39b94:	bl	2e81c <fputs@plt+0x1d754>
   39b98:	mov	r5, r0
   39b9c:	mov	r0, r5
   39ba0:	add	sp, sp, #28
   39ba4:	pop	{r4, r5, r6, r7, pc}
   39ba8:	add	r3, r3, #1
   39bac:	and	r3, r3, r2
   39bb0:	add	r1, r1, #1
   39bb4:	b	39b64 <fputs@plt+0x28a9c>
   39bb8:	andeq	r0, r0, pc, ror r1
   39bbc:	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
   39bc0:	andeq	ip, r0, pc, lsr #25
   39bc4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   39bc8:	sub	sp, sp, #132	; 0x84
   39bcc:	add	r2, sp, #84	; 0x54
   39bd0:	str	r1, [sp, #32]
   39bd4:	mov	r1, #0
   39bd8:	mov	r4, r0
   39bdc:	bl	39794 <fputs@plt+0x286cc>
   39be0:	subs	r5, r0, #0
   39be4:	bne	39c64 <fputs@plt+0x28b9c>
   39be8:	ldr	r3, [sp, #84]	; 0x54
   39bec:	cmp	r3, #0
   39bf0:	beq	39c2c <fputs@plt+0x28b64>
   39bf4:	ldr	r1, [sp, #32]
   39bf8:	mov	r0, r4
   39bfc:	bl	19580 <fputs@plt+0x84b8>
   39c00:	subs	r5, r0, #0
   39c04:	strne	r5, [sp, #12]
   39c08:	bne	39c34 <fputs@plt+0x28b6c>
   39c0c:	ldr	r2, [r4, #52]	; 0x34
   39c10:	ldr	r3, [pc, #1144]	; 3a090 <fputs@plt+0x28fc8>
   39c14:	cmp	r2, r3
   39c18:	beq	39c64 <fputs@plt+0x28b9c>
   39c1c:	ldr	r0, [pc, #1136]	; 3a094 <fputs@plt+0x28fcc>
   39c20:	bl	2ffa8 <fputs@plt+0x1eee0>
   39c24:	mov	r5, r0
   39c28:	b	39c64 <fputs@plt+0x28b9c>
   39c2c:	mov	r3, #1
   39c30:	str	r3, [sp, #12]
   39c34:	ldrb	r1, [r4, #46]	; 0x2e
   39c38:	ands	r1, r1, #2
   39c3c:	beq	39c70 <fputs@plt+0x28ba8>
   39c40:	mov	r1, #0
   39c44:	mov	r0, r4
   39c48:	bl	1add8 <fputs@plt+0x9d10>
   39c4c:	subs	r5, r0, #0
   39c50:	bne	39c64 <fputs@plt+0x28b9c>
   39c54:	mov	r1, r5
   39c58:	mov	r0, r4
   39c5c:	bl	1adfc <fputs@plt+0x9d34>
   39c60:	mov	r5, #264	; 0x108
   39c64:	mov	r0, r5
   39c68:	add	sp, sp, #132	; 0x84
   39c6c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   39c70:	mov	r2, #1
   39c74:	mov	r0, r4
   39c78:	bl	1ae18 <fputs@plt+0x9d50>
   39c7c:	subs	r5, r0, #0
   39c80:	bne	39c64 <fputs@plt+0x28b9c>
   39c84:	mov	r3, #1
   39c88:	mov	r1, r5
   39c8c:	strb	r3, [r4, #44]	; 0x2c
   39c90:	add	r2, sp, #84	; 0x54
   39c94:	mov	r0, r4
   39c98:	bl	39794 <fputs@plt+0x286cc>
   39c9c:	subs	r5, r0, #0
   39ca0:	bne	39f94 <fputs@plt+0x28ecc>
   39ca4:	ldr	r1, [sp, #32]
   39ca8:	mov	r0, r4
   39cac:	bl	19580 <fputs@plt+0x84b8>
   39cb0:	subs	r3, r0, #0
   39cb4:	str	r3, [sp, #12]
   39cb8:	ldreq	r5, [sp, #12]
   39cbc:	beq	39f94 <fputs@plt+0x28ecc>
   39cc0:	ldrb	r3, [r4, #45]	; 0x2d
   39cc4:	mov	r0, r4
   39cc8:	add	r3, r3, #1
   39ccc:	str	r3, [sp, #20]
   39cd0:	rsb	r3, r3, #8
   39cd4:	mov	r2, r3
   39cd8:	ldr	r1, [sp, #20]
   39cdc:	str	r3, [sp, #36]	; 0x24
   39ce0:	bl	1ae18 <fputs@plt+0x9d50>
   39ce4:	subs	r5, r0, #0
   39ce8:	bne	39f88 <fputs@plt+0x28ec0>
   39cec:	mov	r1, r5
   39cf0:	mov	r2, #48	; 0x30
   39cf4:	add	r0, r4, #52	; 0x34
   39cf8:	bl	10eac <memset@plt>
   39cfc:	add	r1, sp, #88	; 0x58
   39d00:	ldr	r0, [r4, #8]
   39d04:	bl	13d70 <fputs@plt+0x2ca8>
   39d08:	subs	r5, r0, #0
   39d0c:	bne	39f78 <fputs@plt+0x28eb0>
   39d10:	ldrd	r2, [sp, #88]	; 0x58
   39d14:	cmp	r2, #33	; 0x21
   39d18:	sbcs	r3, r3, #0
   39d1c:	movlt	r7, r5
   39d20:	movlt	sl, r5
   39d24:	blt	39f14 <fputs@plt+0x28e4c>
   39d28:	mov	r2, #0
   39d2c:	mov	r3, #0
   39d30:	add	r1, sp, #96	; 0x60
   39d34:	strd	r2, [sp]
   39d38:	ldr	r0, [r4, #8]
   39d3c:	mov	r2, #32
   39d40:	bl	13d40 <fputs@plt+0x2c78>
   39d44:	subs	r8, r0, #0
   39d48:	bne	3a088 <fputs@plt+0x28fc0>
   39d4c:	ldr	r3, [sp, #96]	; 0x60
   39d50:	ldr	r2, [pc, #832]	; 3a098 <fputs@plt+0x28fd0>
   39d54:	rev	r3, r3
   39d58:	ldr	r7, [sp, #104]	; 0x68
   39d5c:	bic	r1, r3, #1
   39d60:	cmp	r1, r2
   39d64:	rev	r7, r7
   39d68:	bne	39e20 <fputs@plt+0x28d58>
   39d6c:	sub	r2, r7, #1
   39d70:	ands	r2, r2, r7
   39d74:	str	r2, [sp, #40]	; 0x28
   39d78:	bne	39e20 <fputs@plt+0x28d58>
   39d7c:	sub	r2, r7, #512	; 0x200
   39d80:	cmp	r2, #65024	; 0xfe00
   39d84:	bhi	39e20 <fputs@plt+0x28d58>
   39d88:	uxtb	r3, r3
   39d8c:	and	r2, r3, #1
   39d90:	strb	r2, [r4, #65]	; 0x41
   39d94:	ldr	r2, [sp, #108]	; 0x6c
   39d98:	add	r9, r4, #76	; 0x4c
   39d9c:	rev	r2, r2
   39da0:	str	r2, [r4, #112]	; 0x70
   39da4:	add	r2, r4, #84	; 0x54
   39da8:	str	r2, [sp, #64]	; 0x40
   39dac:	add	r2, sp, #112	; 0x70
   39db0:	str	r7, [r4, #36]	; 0x24
   39db4:	ldm	r2!, {r0, r1}
   39db8:	mov	r2, #24
   39dbc:	str	r9, [sp]
   39dc0:	str	r0, [r4, #84]	; 0x54
   39dc4:	mvn	r0, r3
   39dc8:	str	r1, [r4, #88]	; 0x58
   39dcc:	mov	r3, #0
   39dd0:	add	r1, sp, #96	; 0x60
   39dd4:	and	r0, r0, #1
   39dd8:	bl	15950 <fputs@plt+0x4888>
   39ddc:	ldr	r3, [sp, #120]	; 0x78
   39de0:	ldr	r2, [r4, #76]	; 0x4c
   39de4:	rev	r3, r3
   39de8:	cmp	r2, r3
   39dec:	bne	39e20 <fputs@plt+0x28d58>
   39df0:	ldr	r3, [sp, #124]	; 0x7c
   39df4:	ldr	r2, [r4, #80]	; 0x50
   39df8:	rev	r3, r3
   39dfc:	cmp	r2, r3
   39e00:	bne	39e20 <fputs@plt+0x28d58>
   39e04:	ldr	r3, [pc, #656]	; 3a09c <fputs@plt+0x28fd4>
   39e08:	ldr	r2, [sp, #100]	; 0x64
   39e0c:	cmp	r2, r3
   39e10:	beq	39e2c <fputs@plt+0x28d64>
   39e14:	ldr	r0, [pc, #644]	; 3a0a0 <fputs@plt+0x28fd8>
   39e18:	bl	2ffa8 <fputs@plt+0x1eee0>
   39e1c:	mov	r8, r0
   39e20:	mov	r7, #0
   39e24:	mov	sl, r7
   39e28:	b	39f0c <fputs@plt+0x28e44>
   39e2c:	add	r3, r7, #24
   39e30:	mov	r2, r3
   39e34:	str	r3, [sp, #44]	; 0x2c
   39e38:	asr	r3, r3, #31
   39e3c:	mov	r0, r2
   39e40:	mov	r1, r3
   39e44:	strd	r2, [sp, #48]	; 0x30
   39e48:	bl	26768 <fputs@plt+0x156a0>
   39e4c:	subs	r6, r0, #0
   39e50:	beq	3a084 <fputs@plt+0x28fbc>
   39e54:	add	r3, r6, #24
   39e58:	str	r3, [sp, #68]	; 0x44
   39e5c:	bic	r3, r7, #255	; 0xff
   39e60:	orr	r7, r3, r7, asr #16
   39e64:	mov	r2, #32
   39e68:	uxth	r3, r7
   39e6c:	str	r3, [sp, #72]	; 0x48
   39e70:	ldr	r3, [sp, #40]	; 0x28
   39e74:	mov	r7, #0
   39e78:	str	r3, [sp, #16]
   39e7c:	mov	r3, #0
   39e80:	mov	sl, r7
   39e84:	strd	r2, [sp, #24]
   39e88:	add	r3, r6, #8
   39e8c:	str	r3, [sp, #76]	; 0x4c
   39e90:	ldrd	r2, [sp, #48]	; 0x30
   39e94:	ldrd	r0, [sp, #24]
   39e98:	adds	r0, r0, r2
   39e9c:	adc	r1, r1, r3
   39ea0:	mov	r2, r0
   39ea4:	mov	r3, r1
   39ea8:	strd	r2, [sp, #56]	; 0x38
   39eac:	ldrd	r2, [sp, #88]	; 0x58
   39eb0:	cmp	r2, r0
   39eb4:	sbcs	r3, r3, r1
   39eb8:	blt	39f00 <fputs@plt+0x28e38>
   39ebc:	ldr	r3, [sp, #16]
   39ec0:	mov	r1, r6
   39ec4:	add	r3, r3, #1
   39ec8:	str	r3, [sp, #16]
   39ecc:	ldrd	r2, [sp, #24]
   39ed0:	ldr	r0, [r4, #8]
   39ed4:	strd	r2, [sp]
   39ed8:	ldr	r2, [sp, #44]	; 0x2c
   39edc:	bl	13d40 <fputs@plt+0x2c78>
   39ee0:	subs	r8, r0, #0
   39ee4:	bne	39f04 <fputs@plt+0x28e3c>
   39ee8:	mov	r2, #8
   39eec:	ldr	r1, [sp, #76]	; 0x4c
   39ef0:	ldr	r0, [sp, #64]	; 0x40
   39ef4:	bl	10e34 <memcmp@plt>
   39ef8:	cmp	r0, #0
   39efc:	beq	39fb8 <fputs@plt+0x28ef0>
   39f00:	ldr	r8, [sp, #40]	; 0x28
   39f04:	mov	r0, r6
   39f08:	bl	1a014 <fputs@plt+0x8f4c>
   39f0c:	cmp	r8, #0
   39f10:	bne	3a088 <fputs@plt+0x28fc0>
   39f14:	str	sl, [r4, #76]	; 0x4c
   39f18:	str	r7, [r4, #80]	; 0x50
   39f1c:	mov	r0, r4
   39f20:	bl	18754 <fputs@plt+0x768c>
   39f24:	ldr	r3, [r4, #32]
   39f28:	ldr	r2, [r4, #68]	; 0x44
   39f2c:	mov	r1, #0
   39f30:	ldr	r3, [r3]
   39f34:	cmp	r2, #0
   39f38:	str	r1, [r3, #96]	; 0x60
   39f3c:	str	r2, [r3, #128]	; 0x80
   39f40:	str	r1, [r3, #100]	; 0x64
   39f44:	mvn	r1, #0
   39f48:	str	r1, [r3, #104]	; 0x68
   39f4c:	str	r1, [r3, #108]	; 0x6c
   39f50:	str	r1, [r3, #112]	; 0x70
   39f54:	str	r1, [r3, #116]	; 0x74
   39f58:	strne	r2, [r3, #104]	; 0x68
   39f5c:	ldr	r3, [r4, #72]	; 0x48
   39f60:	cmp	r3, #0
   39f64:	beq	39f78 <fputs@plt+0x28eb0>
   39f68:	ldr	r3, [r4, #108]	; 0x6c
   39f6c:	ldr	r1, [pc, #304]	; 3a0a4 <fputs@plt+0x28fdc>
   39f70:	ldr	r0, [pc, #304]	; 3a0a8 <fputs@plt+0x28fe0>
   39f74:	bl	2d7f8 <fputs@plt+0x1c730>
   39f78:	ldr	r2, [sp, #36]	; 0x24
   39f7c:	ldr	r1, [sp, #20]
   39f80:	mov	r0, r4
   39f84:	bl	1ae8c <fputs@plt+0x9dc4>
   39f88:	ldr	r2, [sp, #32]
   39f8c:	mov	r3, #1
   39f90:	str	r3, [r2]
   39f94:	mov	r1, #0
   39f98:	strb	r1, [r4, #44]	; 0x2c
   39f9c:	mov	r2, #1
   39fa0:	mov	r0, r4
   39fa4:	bl	1ae8c <fputs@plt+0x9dc4>
   39fa8:	ldr	r3, [sp, #12]
   39fac:	cmp	r3, #0
   39fb0:	beq	39c0c <fputs@plt+0x28b44>
   39fb4:	b	39c64 <fputs@plt+0x28b9c>
   39fb8:	ldr	fp, [r6]
   39fbc:	rev	fp, fp
   39fc0:	cmp	fp, #0
   39fc4:	beq	39f00 <fputs@plt+0x28e38>
   39fc8:	ldrb	r8, [r4, #65]	; 0x41
   39fcc:	clz	r8, r8
   39fd0:	lsr	r8, r8, #5
   39fd4:	mov	r3, r9
   39fd8:	mov	r2, #8
   39fdc:	mov	r1, r6
   39fe0:	mov	r0, r8
   39fe4:	str	r9, [sp]
   39fe8:	bl	15950 <fputs@plt+0x4888>
   39fec:	mov	r3, r9
   39ff0:	ldr	r2, [r4, #36]	; 0x24
   39ff4:	str	r9, [sp]
   39ff8:	ldr	r1, [sp, #68]	; 0x44
   39ffc:	mov	r0, r8
   3a000:	bl	15950 <fputs@plt+0x4888>
   3a004:	ldr	r3, [r6, #16]
   3a008:	ldr	r2, [r4, #76]	; 0x4c
   3a00c:	rev	r3, r3
   3a010:	cmp	r2, r3
   3a014:	bne	39f00 <fputs@plt+0x28e38>
   3a018:	ldr	r3, [r6, #20]
   3a01c:	ldr	r2, [r4, #80]	; 0x50
   3a020:	rev	r3, r3
   3a024:	cmp	r2, r3
   3a028:	bne	39f00 <fputs@plt+0x28e38>
   3a02c:	ldr	r3, [r6, #4]
   3a030:	mov	r2, fp
   3a034:	rev	r3, r3
   3a038:	ldr	r1, [sp, #16]
   3a03c:	mov	r0, r4
   3a040:	str	r3, [sp, #24]
   3a044:	bl	39ac0 <fputs@plt+0x289f8>
   3a048:	subs	r8, r0, #0
   3a04c:	bne	39f04 <fputs@plt+0x28e3c>
   3a050:	ldr	r3, [sp, #24]
   3a054:	cmp	r3, #0
   3a058:	beq	3a078 <fputs@plt+0x28fb0>
   3a05c:	str	r3, [r4, #72]	; 0x48
   3a060:	ldr	sl, [r4, #76]	; 0x4c
   3a064:	ldrh	r3, [sp, #72]	; 0x48
   3a068:	ldr	r7, [r4, #80]	; 0x50
   3a06c:	ldr	r2, [sp, #16]
   3a070:	strh	r3, [r4, #66]	; 0x42
   3a074:	str	r2, [r4, #68]	; 0x44
   3a078:	ldrd	r2, [sp, #56]	; 0x38
   3a07c:	strd	r2, [sp, #24]
   3a080:	b	39e90 <fputs@plt+0x28dc8>
   3a084:	mov	r8, #7
   3a088:	mov	r5, r8
   3a08c:	b	39f78 <fputs@plt+0x28eb0>
   3a090:	eoreq	lr, sp, r8, lsl r2
   3a094:	andeq	sp, r0, r4, ror #1
   3a098:	ldrbcc	r0, [pc, -r2, lsl #13]!
   3a09c:	stmiane	r2!, {r8, sl, fp, sp}^
   3a0a0:	andeq	ip, r0, r2, lsr sp
   3a0a4:	andeq	r7, r7, sp, ror r2
   3a0a8:	andeq	r0, r0, fp, lsl r1
   3a0ac:	cmp	r3, #5
   3a0b0:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3a0b4:	mov	r4, r0
   3a0b8:	mov	r6, r1
   3a0bc:	mov	r5, r2
   3a0c0:	ble	3a0f0 <fputs@plt+0x29028>
   3a0c4:	cmp	r3, #100	; 0x64
   3a0c8:	movgt	r2, #15
   3a0cc:	bgt	3a1c0 <fputs@plt+0x290f8>
   3a0d0:	cmp	r3, #9
   3a0d4:	subgt	r3, r3, #9
   3a0d8:	movgt	r1, #39	; 0x27
   3a0dc:	mulgt	r3, r3, r3
   3a0e0:	movle	r1, #1
   3a0e4:	ldr	r0, [r0]
   3a0e8:	mulgt	r1, r1, r3
   3a0ec:	bl	13dec <fputs@plt+0x2d24>
   3a0f0:	cmp	r5, #0
   3a0f4:	beq	3a16c <fputs@plt+0x290a4>
   3a0f8:	ldr	r3, [r4, #32]
   3a0fc:	cmp	r5, #0
   3a100:	movne	r2, #0
   3a104:	ldr	r6, [r3]
   3a108:	bne	3a1e0 <fputs@plt+0x29118>
   3a10c:	ldr	r2, [r6, #96]	; 0x60
   3a110:	ldr	r3, [r4, #68]	; 0x44
   3a114:	cmp	r2, r3
   3a118:	movne	r2, r5
   3a11c:	bne	3a1e0 <fputs@plt+0x29118>
   3a120:	mov	r1, #3
   3a124:	mov	r0, r4
   3a128:	bl	1add8 <fputs@plt+0x9d10>
   3a12c:	str	r0, [sp, #4]
   3a130:	mov	r0, r4
   3a134:	bl	15a08 <fputs@plt+0x4940>
   3a138:	ldr	r2, [sp, #4]
   3a13c:	cmp	r2, #0
   3a140:	bne	3a1d8 <fputs@plt+0x29110>
   3a144:	ldr	r3, [r4, #32]
   3a148:	mov	r2, #48	; 0x30
   3a14c:	add	r1, r4, #52	; 0x34
   3a150:	ldr	r0, [r3]
   3a154:	bl	10e34 <memcmp@plt>
   3a158:	subs	r2, r0, #0
   3a15c:	movne	r1, #3
   3a160:	bne	3a338 <fputs@plt+0x29270>
   3a164:	strh	r5, [r4, #40]	; 0x28
   3a168:	b	3a1c0 <fputs@plt+0x290f8>
   3a16c:	mov	r1, r6
   3a170:	mov	r0, r4
   3a174:	bl	39bc4 <fputs@plt+0x28afc>
   3a178:	cmp	r0, #5
   3a17c:	mov	r2, r0
   3a180:	bne	3a1cc <fputs@plt+0x29104>
   3a184:	ldr	r3, [r4, #32]
   3a188:	ldr	r3, [r3]
   3a18c:	cmp	r3, #0
   3a190:	bne	3a19c <fputs@plt+0x290d4>
   3a194:	mvn	r2, #0
   3a198:	b	3a1c0 <fputs@plt+0x290f8>
   3a19c:	mov	r1, #2
   3a1a0:	mov	r0, r4
   3a1a4:	bl	1add8 <fputs@plt+0x9d10>
   3a1a8:	subs	r2, r0, #0
   3a1ac:	moveq	r1, #2
   3a1b0:	beq	3a338 <fputs@plt+0x29270>
   3a1b4:	ldr	r3, [pc, #392]	; 3a344 <fputs@plt+0x2927c>
   3a1b8:	cmp	r2, #5
   3a1bc:	moveq	r2, r3
   3a1c0:	mov	r0, r2
   3a1c4:	add	sp, sp, #12
   3a1c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a1cc:	cmp	r0, #0
   3a1d0:	beq	3a0f8 <fputs@plt+0x29030>
   3a1d4:	b	3a1c0 <fputs@plt+0x290f8>
   3a1d8:	cmp	r2, #5
   3a1dc:	bne	3a1c0 <fputs@plt+0x290f8>
   3a1e0:	mov	r5, #0
   3a1e4:	ldr	r9, [r4, #68]	; 0x44
   3a1e8:	mov	r8, r5
   3a1ec:	mov	r3, #1
   3a1f0:	add	r1, r6, r3, lsl #2
   3a1f4:	ldr	r1, [r1, #100]	; 0x64
   3a1f8:	cmp	r1, r8
   3a1fc:	cmpcs	r9, r1
   3a200:	movcs	r0, #1
   3a204:	movcc	r0, #0
   3a208:	cmp	r0, #0
   3a20c:	movne	sl, r3
   3a210:	add	r3, r3, #1
   3a214:	moveq	sl, r5
   3a218:	movne	r8, r1
   3a21c:	cmp	r3, #5
   3a220:	mov	r5, sl
   3a224:	bne	3a1f0 <fputs@plt+0x29128>
   3a228:	ldrb	r3, [r4, #46]	; 0x2e
   3a22c:	tst	r3, #2
   3a230:	bne	3a2dc <fputs@plt+0x29214>
   3a234:	clz	r3, sl
   3a238:	lsr	r3, r3, #5
   3a23c:	cmp	r9, r8
   3a240:	orrhi	r3, r3, #1
   3a244:	cmp	r3, #0
   3a248:	beq	3a298 <fputs@plt+0x291d0>
   3a24c:	mov	r7, #1
   3a250:	mov	r3, r7
   3a254:	add	fp, r7, #3
   3a258:	mov	r2, r3
   3a25c:	mov	r1, fp
   3a260:	mov	r0, r4
   3a264:	str	r3, [sp, #4]
   3a268:	bl	1ae18 <fputs@plt+0x9d50>
   3a26c:	ldr	r3, [sp, #4]
   3a270:	subs	r2, r0, #0
   3a274:	bne	3a2bc <fputs@plt+0x291f4>
   3a278:	add	r3, r6, r7, lsl #2
   3a27c:	mov	r2, #1
   3a280:	str	r9, [r3, #100]	; 0x64
   3a284:	mov	r1, fp
   3a288:	mov	r0, r4
   3a28c:	bl	1ae8c <fputs@plt+0x9dc4>
   3a290:	mov	r8, r9
   3a294:	mov	r5, r7
   3a298:	add	r7, r5, #3
   3a29c:	mov	r1, r7
   3a2a0:	mov	r0, r4
   3a2a4:	bl	1add8 <fputs@plt+0x9d10>
   3a2a8:	subs	r2, r0, #0
   3a2ac:	beq	3a2f4 <fputs@plt+0x2922c>
   3a2b0:	cmp	r2, #5
   3a2b4:	bne	3a1c0 <fputs@plt+0x290f8>
   3a2b8:	b	3a194 <fputs@plt+0x290cc>
   3a2bc:	cmp	r2, #5
   3a2c0:	bne	3a1c0 <fputs@plt+0x290f8>
   3a2c4:	add	r7, r7, #1
   3a2c8:	cmp	r7, #5
   3a2cc:	bne	3a254 <fputs@plt+0x2918c>
   3a2d0:	cmp	sl, #0
   3a2d4:	bne	3a298 <fputs@plt+0x291d0>
   3a2d8:	b	3a194 <fputs@plt+0x290cc>
   3a2dc:	cmp	sl, #0
   3a2e0:	bne	3a298 <fputs@plt+0x291d0>
   3a2e4:	cmp	r2, #5
   3a2e8:	movne	r2, #520	; 0x208
   3a2ec:	bne	3a1c0 <fputs@plt+0x290f8>
   3a2f0:	b	3a194 <fputs@plt+0x290cc>
   3a2f4:	ldr	r3, [r6, #96]	; 0x60
   3a2f8:	add	r6, r6, r5, lsl #2
   3a2fc:	add	r3, r3, #1
   3a300:	str	r3, [r4, #100]	; 0x64
   3a304:	mov	r0, r4
   3a308:	bl	15a08 <fputs@plt+0x4940>
   3a30c:	ldr	r3, [r6, #100]	; 0x64
   3a310:	cmp	r3, r8
   3a314:	bne	3a334 <fputs@plt+0x2926c>
   3a318:	ldr	r3, [r4, #32]
   3a31c:	mov	r2, #48	; 0x30
   3a320:	add	r1, r4, #52	; 0x34
   3a324:	ldr	r0, [r3]
   3a328:	bl	10e34 <memcmp@plt>
   3a32c:	subs	r2, r0, #0
   3a330:	beq	3a164 <fputs@plt+0x2909c>
   3a334:	mov	r1, r7
   3a338:	mov	r0, r4
   3a33c:	bl	1adfc <fputs@plt+0x9d34>
   3a340:	b	3a194 <fputs@plt+0x290cc>
   3a344:	andeq	r0, r0, r5, lsl #2
   3a348:	ldr	r3, [r0, #416]	; 0x1a0
   3a34c:	push	{r4, r5, r6, lr}
   3a350:	cmp	r3, #0
   3a354:	mov	r4, r0
   3a358:	movne	r4, r3
   3a35c:	mov	r5, r1
   3a360:	ldr	r2, [r4, #456]	; 0x1c8
   3a364:	mov	r3, #0
   3a368:	cmp	r3, r2
   3a36c:	blt	3a3a4 <fputs@plt+0x292dc>
   3a370:	add	r2, r2, #1
   3a374:	ldr	r0, [r4, #524]	; 0x20c
   3a378:	lsl	r2, r2, #2
   3a37c:	asr	r3, r2, #31
   3a380:	bl	267cc <fputs@plt+0x15704>
   3a384:	cmp	r0, #0
   3a388:	beq	3a3bc <fputs@plt+0x292f4>
   3a38c:	ldr	r3, [r4, #456]	; 0x1c8
   3a390:	str	r0, [r4, #524]	; 0x20c
   3a394:	add	r2, r3, #1
   3a398:	str	r2, [r4, #456]	; 0x1c8
   3a39c:	str	r5, [r0, r3, lsl #2]
   3a3a0:	pop	{r4, r5, r6, pc}
   3a3a4:	ldr	r1, [r4, #524]	; 0x20c
   3a3a8:	ldr	r1, [r1, r3, lsl #2]
   3a3ac:	cmp	r1, r5
   3a3b0:	popeq	{r4, r5, r6, pc}
   3a3b4:	add	r3, r3, #1
   3a3b8:	b	3a368 <fputs@plt+0x292a0>
   3a3bc:	ldr	r0, [r4]
   3a3c0:	pop	{r4, r5, r6, lr}
   3a3c4:	b	1a2d0 <fputs@plt+0x9208>
   3a3c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3a3cc:	mov	r7, r0
   3a3d0:	sub	sp, sp, #44	; 0x2c
   3a3d4:	ldr	r0, [r2]
   3a3d8:	mov	r4, r2
   3a3dc:	bl	2b2cc <fputs@plt+0x1a204>
   3a3e0:	subs	r3, r0, #0
   3a3e4:	str	r3, [sp, #12]
   3a3e8:	beq	3a5d0 <fputs@plt+0x29508>
   3a3ec:	ldr	r0, [r4]
   3a3f0:	bl	2b230 <fputs@plt+0x1a168>
   3a3f4:	mov	r8, r0
   3a3f8:	ldr	r0, [r4, #4]
   3a3fc:	bl	2b2cc <fputs@plt+0x1a204>
   3a400:	subs	sl, r0, #0
   3a404:	beq	3a5d0 <fputs@plt+0x29508>
   3a408:	ldrb	r3, [sl]
   3a40c:	cmp	r3, #0
   3a410:	bne	3a428 <fputs@plt+0x29360>
   3a414:	ldr	r1, [r4]
   3a418:	mov	r0, r7
   3a41c:	add	sp, sp, #44	; 0x2c
   3a420:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3a424:	b	280e0 <fputs@plt+0x17018>
   3a428:	ldr	r0, [r4, #4]
   3a42c:	bl	2b230 <fputs@plt+0x1a168>
   3a430:	mov	r9, r0
   3a434:	ldr	r0, [r4, #8]
   3a438:	bl	2b2cc <fputs@plt+0x1a204>
   3a43c:	subs	r3, r0, #0
   3a440:	str	r3, [sp, #16]
   3a444:	beq	3a5d0 <fputs@plt+0x29508>
   3a448:	ldr	r0, [r4, #8]
   3a44c:	bl	2b230 <fputs@plt+0x1a168>
   3a450:	add	r3, r8, #1
   3a454:	mov	r2, r3
   3a458:	asr	r1, r3, #31
   3a45c:	mov	fp, r0
   3a460:	mov	r0, r3
   3a464:	mov	r3, r1
   3a468:	strd	r0, [sp]
   3a46c:	mov	r0, r7
   3a470:	bl	27428 <fputs@plt+0x16360>
   3a474:	subs	r5, r0, #0
   3a478:	beq	3a5d0 <fputs@plt+0x29508>
   3a47c:	sub	r3, r8, r9
   3a480:	str	r3, [sp, #20]
   3a484:	sub	r3, fp, r9
   3a488:	mov	r4, #0
   3a48c:	mov	r0, r3
   3a490:	asr	r1, r3, #31
   3a494:	mov	r6, r4
   3a498:	sub	r3, r9, #1
   3a49c:	strd	r0, [sp, #24]
   3a4a0:	str	r3, [sp, #32]
   3a4a4:	ldr	r3, [sp, #20]
   3a4a8:	cmp	r6, r3
   3a4ac:	ldr	r3, [sp, #12]
   3a4b0:	add	r0, r3, r6
   3a4b4:	ble	3a4f0 <fputs@plt+0x29428>
   3a4b8:	sub	r6, r8, r6
   3a4bc:	mov	r2, r6
   3a4c0:	mov	r1, r0
   3a4c4:	add	r0, r5, r4
   3a4c8:	bl	10f3c <memcpy@plt>
   3a4cc:	add	r2, r4, r6
   3a4d0:	mov	r3, #0
   3a4d4:	strb	r3, [r5, r2]
   3a4d8:	mov	r1, r5
   3a4dc:	ldr	r3, [pc, #244]	; 3a5d8 <fputs@plt+0x29510>
   3a4e0:	mov	r0, r7
   3a4e4:	add	sp, sp, #44	; 0x2c
   3a4e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3a4ec:	b	27564 <fputs@plt+0x1649c>
   3a4f0:	ldr	r3, [sp, #12]
   3a4f4:	ldrb	r2, [sl]
   3a4f8:	ldrb	r3, [r3, r6]
   3a4fc:	cmp	r2, r3
   3a500:	bne	3a520 <fputs@plt+0x29458>
   3a504:	mov	r2, r9
   3a508:	mov	r1, sl
   3a50c:	str	r3, [sp, #36]	; 0x24
   3a510:	bl	10e34 <memcmp@plt>
   3a514:	ldr	r3, [sp, #36]	; 0x24
   3a518:	cmp	r0, #0
   3a51c:	beq	3a530 <fputs@plt+0x29468>
   3a520:	strb	r3, [r5, r4]
   3a524:	add	r4, r4, #1
   3a528:	add	r6, r6, #1
   3a52c:	b	3a4a4 <fputs@plt+0x293dc>
   3a530:	ldrd	r0, [sp]
   3a534:	ldrd	r2, [sp, #24]
   3a538:	adds	r2, r2, r0
   3a53c:	adc	r3, r3, r1
   3a540:	subs	r0, r2, #1
   3a544:	sbc	r1, r3, #0
   3a548:	strd	r2, [sp]
   3a54c:	ldr	r3, [r7]
   3a550:	ldr	r3, [r3, #32]
   3a554:	ldr	r2, [r3, #92]	; 0x5c
   3a558:	cmp	r2, r0
   3a55c:	asr	r3, r2, #31
   3a560:	sbcs	r3, r3, r1
   3a564:	bge	3a580 <fputs@plt+0x294b8>
   3a568:	mov	r0, r7
   3a56c:	bl	273c0 <fputs@plt+0x162f8>
   3a570:	mov	r0, r5
   3a574:	add	sp, sp, #44	; 0x2c
   3a578:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3a57c:	b	1a014 <fputs@plt+0x8f4c>
   3a580:	ldr	r2, [sp]
   3a584:	mov	r0, r5
   3a588:	asr	r3, r2, #31
   3a58c:	bl	267cc <fputs@plt+0x15704>
   3a590:	subs	r3, r0, #0
   3a594:	bne	3a5a4 <fputs@plt+0x294dc>
   3a598:	mov	r0, r7
   3a59c:	bl	253d4 <fputs@plt+0x1430c>
   3a5a0:	b	3a570 <fputs@plt+0x294a8>
   3a5a4:	add	r0, r3, r4
   3a5a8:	mov	r2, fp
   3a5ac:	ldr	r1, [sp, #16]
   3a5b0:	str	r3, [sp, #36]	; 0x24
   3a5b4:	bl	10f3c <memcpy@plt>
   3a5b8:	ldr	r3, [sp, #32]
   3a5bc:	add	r4, r4, fp
   3a5c0:	add	r6, r6, r3
   3a5c4:	ldr	r3, [sp, #36]	; 0x24
   3a5c8:	mov	r5, r3
   3a5cc:	b	3a528 <fputs@plt+0x29460>
   3a5d0:	add	sp, sp, #44	; 0x2c
   3a5d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a5d8:	andeq	sl, r1, r4, lsl r0
   3a5dc:	push	{r4, r5, r6, r7, r8, lr}
   3a5e0:	mov	r4, r0
   3a5e4:	mov	r5, r1
   3a5e8:	bl	26130 <fputs@plt+0x15068>
   3a5ec:	cmp	r0, #0
   3a5f0:	mvnne	r6, #0
   3a5f4:	mvnne	r7, #0
   3a5f8:	bne	3a644 <fputs@plt+0x2957c>
   3a5fc:	ldr	r3, [pc, #76]	; 3a650 <fputs@plt+0x29588>
   3a600:	cmp	r4, #0
   3a604:	sbcs	r2, r5, #0
   3a608:	ldrd	r6, [r3, #224]	; 0xe0
   3a60c:	blt	3a644 <fputs@plt+0x2957c>
   3a610:	ldr	r0, [r3]
   3a614:	mov	r1, #0
   3a618:	cmp	r0, r4
   3a61c:	sbcs	r2, r1, r5
   3a620:	movge	r2, #1
   3a624:	movlt	r2, #0
   3a628:	cmp	r4, #1
   3a62c:	sbcs	r1, r5, #0
   3a630:	movlt	r2, #0
   3a634:	andge	r2, r2, #1
   3a638:	strd	r4, [r3, #224]	; 0xe0
   3a63c:	str	r2, [r3, #244]	; 0xf4
   3a640:	bl	2d950 <fputs@plt+0x1c888>
   3a644:	mov	r0, r6
   3a648:	mov	r1, r7
   3a64c:	pop	{r4, r5, r6, r7, r8, pc}
   3a650:	andeq	r1, r9, r0, lsr #15
   3a654:	bic	r0, r0, r0, asr #31
   3a658:	asr	r1, r0, #31
   3a65c:	b	3a5dc <fputs@plt+0x29514>
   3a660:	push	{r4, r5, lr}
   3a664:	sub	sp, sp, #108	; 0x6c
   3a668:	mov	r4, r0
   3a66c:	mov	r5, r1
   3a670:	bl	26130 <fputs@plt+0x15068>
   3a674:	cmp	r0, #0
   3a678:	movne	r0, #0
   3a67c:	bne	3a6c4 <fputs@plt+0x295fc>
   3a680:	add	r3, sp, #32
   3a684:	str	r3, [sp, #8]
   3a688:	str	r3, [sp, #12]
   3a68c:	mov	r3, #70	; 0x46
   3a690:	str	r3, [sp, #20]
   3a694:	ldr	r3, [pc, #48]	; 3a6cc <fputs@plt+0x29604>
   3a698:	str	r0, [sp, #4]
   3a69c:	str	r0, [sp, #16]
   3a6a0:	strb	r0, [sp, #28]
   3a6a4:	strb	r0, [sp, #29]
   3a6a8:	mov	r2, r5
   3a6ac:	add	r0, sp, #4
   3a6b0:	mov	r1, r4
   3a6b4:	str	r3, [sp, #24]
   3a6b8:	bl	29f64 <fputs@plt+0x18e9c>
   3a6bc:	add	r0, sp, #4
   3a6c0:	bl	1f950 <fputs@plt+0xe888>
   3a6c4:	add	sp, sp, #108	; 0x6c
   3a6c8:	pop	{r4, r5, pc}
   3a6cc:	blcc	fe6eced4 <stderr@@GLIBC_2.4+0xfe661184>
   3a6d0:	push	{r0, r1, r2, r3}
   3a6d4:	push	{r0, r1, r2, lr}
   3a6d8:	bl	26130 <fputs@plt+0x15068>
   3a6dc:	cmp	r0, #0
   3a6e0:	movne	r0, #0
   3a6e4:	bne	3a6f8 <fputs@plt+0x29630>
   3a6e8:	add	r1, sp, #20
   3a6ec:	ldr	r0, [sp, #16]
   3a6f0:	str	r1, [sp, #4]
   3a6f4:	bl	3a660 <fputs@plt+0x29598>
   3a6f8:	add	sp, sp, #12
   3a6fc:	pop	{lr}		; (ldr lr, [sp], #4)
   3a700:	add	sp, sp, #16
   3a704:	bx	lr
   3a708:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3a70c:	sub	sp, sp, #28
   3a710:	ldr	r8, [r2]
   3a714:	str	r0, [sp, #4]
   3a718:	mov	r0, r1
   3a71c:	mov	r4, r1
   3a720:	str	r2, [sp, #8]
   3a724:	str	r3, [sp, #12]
   3a728:	bl	1839c <fputs@plt+0x72d4>
   3a72c:	tst	r8, #64	; 0x40
   3a730:	mov	r7, r0
   3a734:	add	r6, r0, #2
   3a738:	bne	3a74c <fputs@plt+0x29684>
   3a73c:	ldr	r3, [pc, #1172]	; 3abd8 <fputs@plt+0x29b10>
   3a740:	ldr	r3, [r3, #12]
   3a744:	cmp	r3, #0
   3a748:	beq	3ab1c <fputs@plt+0x29a54>
   3a74c:	cmp	r7, #4
   3a750:	ble	3ab1c <fputs@plt+0x29a54>
   3a754:	mov	r2, #5
   3a758:	ldr	r1, [pc, #1148]	; 3abdc <fputs@plt+0x29b14>
   3a75c:	mov	r0, r4
   3a760:	bl	10e34 <memcmp@plt>
   3a764:	subs	r5, r0, #0
   3a768:	bne	3ab1c <fputs@plt+0x29a54>
   3a76c:	mov	r0, r6
   3a770:	asr	r1, r6, #31
   3a774:	add	r7, r4, r7
   3a778:	mov	r3, r4
   3a77c:	ldrb	r2, [r3], #1
   3a780:	sub	r2, r2, #38	; 0x26
   3a784:	clz	r2, r2
   3a788:	lsr	r2, r2, #5
   3a78c:	adds	r0, r0, r2
   3a790:	adc	r1, r1, #0
   3a794:	cmp	r7, r3
   3a798:	bne	3a77c <fputs@plt+0x296b4>
   3a79c:	bl	26768 <fputs@plt+0x156a0>
   3a7a0:	subs	r6, r0, #0
   3a7a4:	bne	3a7b8 <fputs@plt+0x296f0>
   3a7a8:	mov	r4, #7
   3a7ac:	mov	r0, r4
   3a7b0:	add	sp, sp, #28
   3a7b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a7b8:	ldrb	r3, [r4, #5]
   3a7bc:	orr	r8, r8, #64	; 0x40
   3a7c0:	cmp	r3, #47	; 0x2f
   3a7c4:	beq	3a864 <fputs@plt+0x2979c>
   3a7c8:	mov	r7, #5
   3a7cc:	ldr	fp, [pc, #1036]	; 3abe0 <fputs@plt+0x29b18>
   3a7d0:	mov	r1, r5
   3a7d4:	mov	r3, #0
   3a7d8:	ldrb	r2, [r4, r7]
   3a7dc:	add	sl, r4, r7
   3a7e0:	cmp	r2, #0
   3a7e4:	cmpne	r2, #35	; 0x23
   3a7e8:	movne	r0, #1
   3a7ec:	moveq	r0, #0
   3a7f0:	bne	3a8d4 <fputs@plt+0x2980c>
   3a7f4:	cmp	r5, #1
   3a7f8:	strbeq	r0, [r6, r1]
   3a7fc:	mov	r3, r6
   3a800:	addeq	r1, r1, #1
   3a804:	mov	r2, #0
   3a808:	strb	r2, [r3, r1]!
   3a80c:	mov	r0, r6
   3a810:	strb	r2, [r3, #1]
   3a814:	bl	1839c <fputs@plt+0x72d4>
   3a818:	ldr	r3, [pc, #964]	; 3abe4 <fputs@plt+0x29b1c>
   3a81c:	add	r3, r3, #44	; 0x2c
   3a820:	str	r3, [sp, #16]
   3a824:	add	r0, r0, #1
   3a828:	add	r5, r6, r0
   3a82c:	ldrb	r3, [r5]
   3a830:	cmp	r3, #0
   3a834:	bne	3aa38 <fputs@plt+0x29970>
   3a838:	ldr	r0, [sp, #4]
   3a83c:	bl	26454 <fputs@plt+0x1538c>
   3a840:	ldr	r3, [sp, #12]
   3a844:	cmp	r0, #0
   3a848:	str	r0, [r3]
   3a84c:	movne	r4, #0
   3a850:	bne	3aafc <fputs@plt+0x29a34>
   3a854:	ldr	r1, [sp, #4]
   3a858:	ldr	r0, [pc, #904]	; 3abe8 <fputs@plt+0x29b20>
   3a85c:	bl	3a6d0 <fputs@plt+0x29608>
   3a860:	b	3a8c4 <fputs@plt+0x297fc>
   3a864:	ldrb	r3, [r4, #6]
   3a868:	cmp	r3, #47	; 0x2f
   3a86c:	bne	3a7c8 <fputs@plt+0x29700>
   3a870:	add	r9, r4, #7
   3a874:	mov	r3, r9
   3a878:	sub	r7, r3, r4
   3a87c:	ldrb	r2, [r3], #1
   3a880:	cmp	r2, #0
   3a884:	cmpne	r2, #47	; 0x2f
   3a888:	bne	3a878 <fputs@plt+0x297b0>
   3a88c:	cmp	r7, #7
   3a890:	beq	3a7cc <fputs@plt+0x29704>
   3a894:	cmp	r7, #16
   3a898:	bne	3a8b4 <fputs@plt+0x297ec>
   3a89c:	mov	r2, #9
   3a8a0:	mov	r1, r9
   3a8a4:	ldr	r0, [pc, #832]	; 3abec <fputs@plt+0x29b24>
   3a8a8:	bl	10e34 <memcmp@plt>
   3a8ac:	cmp	r0, #0
   3a8b0:	beq	3a7cc <fputs@plt+0x29704>
   3a8b4:	ldr	r0, [pc, #820]	; 3abf0 <fputs@plt+0x29b28>
   3a8b8:	mov	r2, r9
   3a8bc:	sub	r1, r7, #7
   3a8c0:	bl	3a6d0 <fputs@plt+0x29608>
   3a8c4:	ldr	r3, [sp, #68]	; 0x44
   3a8c8:	mov	r4, #1
   3a8cc:	str	r0, [r3]
   3a8d0:	b	3aaf0 <fputs@plt+0x29a28>
   3a8d4:	cmp	r2, #37	; 0x25
   3a8d8:	add	r9, r7, #1
   3a8dc:	bne	3a990 <fputs@plt+0x298c8>
   3a8e0:	ldrb	r0, [r4, r9]
   3a8e4:	add	ip, fp, r0
   3a8e8:	ldrb	ip, [ip, #320]	; 0x140
   3a8ec:	tst	ip, #8
   3a8f0:	beq	3a990 <fputs@plt+0x298c8>
   3a8f4:	add	ip, r4, r9
   3a8f8:	ldrb	ip, [ip, #1]
   3a8fc:	add	ip, fp, ip
   3a900:	ldrb	ip, [ip, #320]	; 0x140
   3a904:	tst	ip, #8
   3a908:	beq	3a990 <fputs@plt+0x298c8>
   3a90c:	str	r3, [sp, #16]
   3a910:	bl	14b64 <fputs@plt+0x3a9c>
   3a914:	add	r9, r7, #3
   3a918:	lsl	r2, r0, #4
   3a91c:	ldrb	r0, [sl, #2]
   3a920:	bl	14b64 <fputs@plt+0x3a9c>
   3a924:	ldr	r3, [sp, #16]
   3a928:	adds	r2, r0, r2
   3a92c:	bne	3a980 <fputs@plt+0x298b8>
   3a930:	ldrb	ip, [r4, r9]
   3a934:	cmp	ip, #35	; 0x23
   3a938:	cmpne	ip, #0
   3a93c:	beq	3a970 <fputs@plt+0x298a8>
   3a940:	cmp	ip, #63	; 0x3f
   3a944:	cmpeq	r5, #0
   3a948:	beq	3aa30 <fputs@plt+0x29968>
   3a94c:	cmp	r5, #1
   3a950:	bne	3a960 <fputs@plt+0x29898>
   3a954:	cmp	ip, #61	; 0x3d
   3a958:	cmpne	ip, #38	; 0x26
   3a95c:	beq	3a970 <fputs@plt+0x298a8>
   3a960:	cmp	ip, #38	; 0x26
   3a964:	cmpeq	r5, #2
   3a968:	bne	3a978 <fputs@plt+0x298b0>
   3a96c:	mov	r5, #2
   3a970:	mov	r7, r9
   3a974:	b	3a7d8 <fputs@plt+0x29710>
   3a978:	add	r9, r9, #1
   3a97c:	b	3a930 <fputs@plt+0x29868>
   3a980:	uxtb	r2, r2
   3a984:	strb	r2, [r6, r1]
   3a988:	add	r1, r1, #1
   3a98c:	b	3a970 <fputs@plt+0x298a8>
   3a990:	cmp	r5, #1
   3a994:	bne	3a9fc <fputs@plt+0x29934>
   3a998:	cmp	r2, #61	; 0x3d
   3a99c:	cmpne	r2, #38	; 0x26
   3a9a0:	bne	3a9fc <fputs@plt+0x29934>
   3a9a4:	add	ip, r6, r1
   3a9a8:	mov	r0, r1
   3a9ac:	ldrb	ip, [ip, #-1]
   3a9b0:	cmp	ip, #0
   3a9b4:	bne	3a9e4 <fputs@plt+0x2991c>
   3a9b8:	ldrb	r2, [sl, #1]
   3a9bc:	mov	r0, sl
   3a9c0:	cmp	r2, #0
   3a9c4:	cmpne	r2, #35	; 0x23
   3a9c8:	beq	3a970 <fputs@plt+0x298a8>
   3a9cc:	ldrb	r2, [r0]
   3a9d0:	add	sl, sl, #1
   3a9d4:	cmp	r2, #38	; 0x26
   3a9d8:	beq	3a970 <fputs@plt+0x298a8>
   3a9dc:	add	r9, r9, #1
   3a9e0:	b	3a9b8 <fputs@plt+0x298f0>
   3a9e4:	cmp	r2, #38	; 0x26
   3a9e8:	addeq	r1, r1, #1
   3a9ec:	strbeq	r3, [r6, r0]
   3a9f0:	movne	r5, #2
   3a9f4:	mov	r2, #0
   3a9f8:	b	3a984 <fputs@plt+0x298bc>
   3a9fc:	cmp	r5, #0
   3aa00:	cmpeq	r2, #63	; 0x3f
   3aa04:	beq	3aa28 <fputs@plt+0x29960>
   3aa08:	cmp	r5, #2
   3aa0c:	cmpeq	r2, #38	; 0x26
   3aa10:	moveq	r0, #1
   3aa14:	movne	r0, #0
   3aa18:	cmp	r0, #0
   3aa1c:	movne	r5, #1
   3aa20:	movne	r2, #0
   3aa24:	b	3a984 <fputs@plt+0x298bc>
   3aa28:	mov	r5, #1
   3aa2c:	b	3a9f4 <fputs@plt+0x2992c>
   3aa30:	mov	r5, r2
   3aa34:	b	3a970 <fputs@plt+0x298a8>
   3aa38:	mov	r0, r5
   3aa3c:	bl	1839c <fputs@plt+0x72d4>
   3aa40:	add	r4, r0, #1
   3aa44:	add	r4, r5, r4
   3aa48:	mov	r7, r0
   3aa4c:	mov	r0, r4
   3aa50:	bl	1839c <fputs@plt+0x72d4>
   3aa54:	cmp	r7, #3
   3aa58:	mov	r9, r0
   3aa5c:	bne	3aa8c <fputs@plt+0x299c4>
   3aa60:	mov	r2, r7
   3aa64:	mov	r1, r5
   3aa68:	ldr	r0, [pc, #388]	; 3abf4 <fputs@plt+0x29b2c>
   3aa6c:	bl	10e34 <memcmp@plt>
   3aa70:	ldr	r3, [sp, #4]
   3aa74:	cmp	r0, #0
   3aa78:	moveq	r3, r4
   3aa7c:	str	r3, [sp, #4]
   3aa80:	add	r9, r9, #1
   3aa84:	add	r5, r4, r9
   3aa88:	b	3a82c <fputs@plt+0x29764>
   3aa8c:	cmp	r7, #5
   3aa90:	bne	3ab54 <fputs@plt+0x29a8c>
   3aa94:	mov	r2, r7
   3aa98:	mov	r1, r5
   3aa9c:	ldr	r0, [pc, #340]	; 3abf8 <fputs@plt+0x29b30>
   3aaa0:	bl	10e34 <memcmp@plt>
   3aaa4:	cmp	r0, #0
   3aaa8:	bne	3aa80 <fputs@plt+0x299b8>
   3aaac:	mov	sl, #393216	; 0x60000
   3aab0:	mov	r7, sl
   3aab4:	ldr	fp, [pc, #316]	; 3abf8 <fputs@plt+0x29b30>
   3aab8:	ldr	r5, [sp, #16]
   3aabc:	b	3ab84 <fputs@plt+0x29abc>
   3aac0:	add	r5, r5, #8
   3aac4:	b	3ab84 <fputs@plt+0x29abc>
   3aac8:	bic	r2, r3, #128	; 0x80
   3aacc:	cmp	r2, sl
   3aad0:	ble	3ab10 <fputs@plt+0x29a48>
   3aad4:	mov	r2, r4
   3aad8:	mov	r1, fp
   3aadc:	ldr	r0, [pc, #280]	; 3abfc <fputs@plt+0x29b34>
   3aae0:	bl	3a6d0 <fputs@plt+0x29608>
   3aae4:	ldr	r3, [sp, #68]	; 0x44
   3aae8:	mov	r4, #3
   3aaec:	str	r0, [r3]
   3aaf0:	mov	r0, r6
   3aaf4:	bl	1a014 <fputs@plt+0x8f4c>
   3aaf8:	mov	r6, #0
   3aafc:	ldr	r3, [sp, #8]
   3ab00:	str	r8, [r3]
   3ab04:	ldr	r3, [sp, #64]	; 0x40
   3ab08:	str	r6, [r3]
   3ab0c:	b	3a7ac <fputs@plt+0x296e4>
   3ab10:	bic	r8, r8, r7
   3ab14:	orr	r8, r3, r8
   3ab18:	b	3aa80 <fputs@plt+0x299b8>
   3ab1c:	mov	r0, r6
   3ab20:	asr	r1, r6, #31
   3ab24:	bl	26768 <fputs@plt+0x156a0>
   3ab28:	subs	r6, r0, #0
   3ab2c:	beq	3a7a8 <fputs@plt+0x296e0>
   3ab30:	mov	r2, r7
   3ab34:	mov	r1, r4
   3ab38:	bl	10f3c <memcpy@plt>
   3ab3c:	mov	r3, r6
   3ab40:	mov	r2, #0
   3ab44:	strb	r2, [r3, r7]!
   3ab48:	bic	r8, r8, #64	; 0x40
   3ab4c:	strb	r2, [r3, #1]
   3ab50:	b	3a838 <fputs@plt+0x29770>
   3ab54:	cmp	r7, #4
   3ab58:	bne	3aa80 <fputs@plt+0x299b8>
   3ab5c:	mov	r2, r7
   3ab60:	mov	r1, r5
   3ab64:	ldr	r0, [pc, #148]	; 3ac00 <fputs@plt+0x29b38>
   3ab68:	bl	10e34 <memcmp@plt>
   3ab6c:	cmp	r0, #0
   3ab70:	bne	3aa80 <fputs@plt+0x299b8>
   3ab74:	ldr	fp, [pc, #136]	; 3ac04 <fputs@plt+0x29b3c>
   3ab78:	ldr	r5, [pc, #136]	; 3ac08 <fputs@plt+0x29b40>
   3ab7c:	and	sl, r8, #135	; 0x87
   3ab80:	mov	r7, #135	; 0x87
   3ab84:	ldr	r1, [r5]
   3ab88:	cmp	r1, #0
   3ab8c:	beq	3abc8 <fputs@plt+0x29b00>
   3ab90:	mov	r0, r1
   3ab94:	str	r1, [sp, #20]
   3ab98:	bl	1839c <fputs@plt+0x72d4>
   3ab9c:	ldr	r1, [sp, #20]
   3aba0:	cmp	r9, r0
   3aba4:	bne	3aac0 <fputs@plt+0x299f8>
   3aba8:	mov	r2, r9
   3abac:	mov	r0, r4
   3abb0:	bl	10e34 <memcmp@plt>
   3abb4:	cmp	r0, #0
   3abb8:	bne	3aac0 <fputs@plt+0x299f8>
   3abbc:	ldr	r3, [r5, #4]
   3abc0:	cmp	r3, #0
   3abc4:	bne	3aac8 <fputs@plt+0x29a00>
   3abc8:	mov	r2, r4
   3abcc:	mov	r1, fp
   3abd0:	ldr	r0, [pc, #52]	; 3ac0c <fputs@plt+0x29b44>
   3abd4:	b	3a8c0 <fputs@plt+0x297f8>
   3abd8:	andeq	fp, r8, r0, lsr #2
   3abdc:	andeq	r7, r7, pc, lsr #5
   3abe0:			; <UNDEFINED> instruction: 0x00072ab8
   3abe4:	andeq	fp, r8, r0, asr ip
   3abe8:	andeq	r7, r7, fp, lsl #6
   3abec:			; <UNDEFINED> instruction: 0x000772b5
   3abf0:			; <UNDEFINED> instruction: 0x000772bf
   3abf4:	ldrdeq	r7, [r7], -fp
   3abf8:	andeq	r7, r7, r9, lsr #5
   3abfc:	strdeq	r7, [r7], -r3
   3ac00:	andeq	r8, r7, r4, lsl #16
   3ac04:	andeq	r7, r7, r2, lsr #5
   3ac08:	andeq	fp, r8, r4, asr ip
   3ac0c:	ldrdeq	r7, [r7], -pc	; <UNPREDICTABLE>
   3ac10:	cmp	r2, #0
   3ac14:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3ac18:	mov	r8, r3
   3ac1c:	ldr	r3, [r0, #12]
   3ac20:	clz	r3, r3
   3ac24:	lsr	r3, r3, #5
   3ac28:	moveq	r3, #0
   3ac2c:	cmp	r3, #0
   3ac30:	ldr	r3, [r0, #20]
   3ac34:	mov	r5, r2
   3ac38:	mov	r7, r1
   3ac3c:	lslne	r2, r1, #1
   3ac40:	moveq	r2, r1
   3ac44:	ldr	r1, [r0, #8]
   3ac48:	add	r3, r2, r3
   3ac4c:	cmp	r3, r1
   3ac50:	mov	r4, r0
   3ac54:	bls	3ac7c <fputs@plt+0x29bb4>
   3ac58:	add	r2, r2, r1, lsl #1
   3ac5c:	str	r2, [r0, #8]
   3ac60:	mov	r3, #0
   3ac64:	lsl	r2, r2, #2
   3ac68:	ldr	r0, [r0]
   3ac6c:	bl	267cc <fputs@plt+0x15704>
   3ac70:	cmp	r0, #0
   3ac74:	beq	3ad6c <fputs@plt+0x29ca4>
   3ac78:	str	r0, [r4]
   3ac7c:	ldr	r6, [r4, #12]
   3ac80:	cmp	r6, #0
   3ac84:	streq	r7, [r4, #16]
   3ac88:	ldreq	r9, [pc, #236]	; 3ad7c <fputs@plt+0x29cb4>
   3ac8c:	beq	3ace8 <fputs@plt+0x29c20>
   3ac90:	ldr	r3, [r4, #16]
   3ac94:	cmp	r7, r3
   3ac98:	beq	3acf0 <fputs@plt+0x29c28>
   3ac9c:	ldr	r0, [r4, #4]
   3aca0:	bl	1a014 <fputs@plt+0x8f4c>
   3aca4:	ldr	r0, [pc, #212]	; 3ad80 <fputs@plt+0x29cb8>
   3aca8:	bl	3a6d0 <fputs@plt+0x29608>
   3acac:	str	r0, [r4, #4]
   3acb0:	mov	r0, #1
   3acb4:	str	r0, [r4, #24]
   3acb8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3acbc:	ldr	r1, [r8, r6, lsl #2]
   3acc0:	mov	r0, r9
   3acc4:	bl	3a6d0 <fputs@plt+0x29608>
   3acc8:	cmp	r0, #0
   3accc:	beq	3ad6c <fputs@plt+0x29ca4>
   3acd0:	ldr	r3, [r4, #20]
   3acd4:	ldr	r2, [r4]
   3acd8:	add	r6, r6, #1
   3acdc:	add	r1, r3, #1
   3ace0:	str	r1, [r4, #20]
   3ace4:	str	r0, [r2, r3, lsl #2]
   3ace8:	cmp	r6, r7
   3acec:	blt	3acbc <fputs@plt+0x29bf4>
   3acf0:	cmp	r5, #0
   3acf4:	movne	r6, #0
   3acf8:	bne	3ad54 <fputs@plt+0x29c8c>
   3acfc:	mov	r0, #0
   3ad00:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3ad04:	ldr	r8, [r5, r6, lsl #2]
   3ad08:	cmp	r8, #0
   3ad0c:	beq	3ad3c <fputs@plt+0x29c74>
   3ad10:	mov	r0, r8
   3ad14:	bl	1839c <fputs@plt+0x72d4>
   3ad18:	add	r9, r0, #1
   3ad1c:	mov	r0, r9
   3ad20:	asr	r1, r9, #31
   3ad24:	bl	26768 <fputs@plt+0x156a0>
   3ad28:	subs	r8, r0, #0
   3ad2c:	beq	3ad6c <fputs@plt+0x29ca4>
   3ad30:	mov	r2, r9
   3ad34:	ldr	r1, [r5, r6, lsl #2]
   3ad38:	bl	10f3c <memcpy@plt>
   3ad3c:	ldr	r3, [r4, #20]
   3ad40:	ldr	r2, [r4]
   3ad44:	add	r6, r6, #1
   3ad48:	add	r1, r3, #1
   3ad4c:	str	r1, [r4, #20]
   3ad50:	str	r8, [r2, r3, lsl #2]
   3ad54:	cmp	r6, r7
   3ad58:	blt	3ad04 <fputs@plt+0x29c3c>
   3ad5c:	ldr	r3, [r4, #12]
   3ad60:	add	r3, r3, #1
   3ad64:	str	r3, [r4, #12]
   3ad68:	b	3acfc <fputs@plt+0x29c34>
   3ad6c:	mov	r3, #7
   3ad70:	str	r3, [r4, #24]
   3ad74:	mov	r0, #1
   3ad78:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3ad7c:	andeq	r6, r7, r2, ror #10
   3ad80:	andeq	r7, r7, fp, lsl r3
   3ad84:	cmp	r1, #2
   3ad88:	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   3ad8c:	mov	r6, r0
   3ad90:	mov	r7, r2
   3ad94:	ldr	r5, [pc, #332]	; 3aee8 <fputs@plt+0x29e20>
   3ad98:	movne	r4, #0
   3ad9c:	bne	3adcc <fputs@plt+0x29d04>
   3ada0:	ldr	r0, [r2, #4]
   3ada4:	ldrh	r3, [r0, #8]
   3ada8:	and	r3, r3, #31
   3adac:	add	r3, r5, r3
   3adb0:	ldrb	r3, [r3, #3069]	; 0xbfd
   3adb4:	cmp	r3, #5
   3adb8:	beq	3ae98 <fputs@plt+0x29dd0>
   3adbc:	bl	25248 <fputs@plt+0x14180>
   3adc0:	bic	r4, r0, r0, asr #31
   3adc4:	cmp	r4, #30
   3adc8:	movge	r4, #30
   3adcc:	ldr	r0, [r7]
   3add0:	ldrh	r3, [r0, #8]
   3add4:	and	r3, r3, #31
   3add8:	add	r5, r5, r3
   3addc:	ldrb	r3, [r5, #3069]	; 0xbfd
   3ade0:	cmp	r3, #5
   3ade4:	beq	3ae98 <fputs@plt+0x29dd0>
   3ade8:	bl	1b0bc <fputs@plt+0x9ff4>
   3adec:	cmp	r4, #0
   3adf0:	vstr	d0, [sp]
   3adf4:	bne	3ae78 <fputs@plt+0x29db0>
   3adf8:	vldr	d7, [pc, #200]	; 3aec8 <fputs@plt+0x29e00>
   3adfc:	vcmpe.f64	d0, d7
   3ae00:	vmrs	APSR_nzcv, fpscr
   3ae04:	blt	3ae40 <fputs@plt+0x29d78>
   3ae08:	vldr	d6, [pc, #192]	; 3aed0 <fputs@plt+0x29e08>
   3ae0c:	vcmpe.f64	d0, d6
   3ae10:	vmrs	APSR_nzcv, fpscr
   3ae14:	bpl	3ae40 <fputs@plt+0x29d78>
   3ae18:	vldr	d7, [pc, #184]	; 3aed8 <fputs@plt+0x29e10>
   3ae1c:	vadd.f64	d7, d0, d7
   3ae20:	vmov	r0, r1, d7
   3ae24:	bl	7061c <fputs@plt+0x5f554>
   3ae28:	bl	7049c <fputs@plt+0x5f3d4>
   3ae2c:	strd	r0, [sp]
   3ae30:	vldr	d0, [sp]
   3ae34:	mov	r0, r6
   3ae38:	bl	2528c <fputs@plt+0x141c4>
   3ae3c:	b	3ae98 <fputs@plt+0x29dd0>
   3ae40:	vcmpe.f64	d0, d7
   3ae44:	vmrs	APSR_nzcv, fpscr
   3ae48:	bpl	3ae78 <fputs@plt+0x29db0>
   3ae4c:	vldr	d7, [pc, #140]	; 3aee0 <fputs@plt+0x29e18>
   3ae50:	vcmpe.f64	d0, d7
   3ae54:	vmrs	APSR_nzcv, fpscr
   3ae58:	ble	3ae78 <fputs@plt+0x29db0>
   3ae5c:	vldr	d7, [pc, #116]	; 3aed8 <fputs@plt+0x29e10>
   3ae60:	vsub.f64	d7, d7, d0
   3ae64:	vmov	r0, r1, d7
   3ae68:	bl	7061c <fputs@plt+0x5f554>
   3ae6c:	bl	7049c <fputs@plt+0x5f3d4>
   3ae70:	eor	r1, r1, #-2147483648	; 0x80000000
   3ae74:	b	3ae2c <fputs@plt+0x29d64>
   3ae78:	mov	r1, r4
   3ae7c:	vmov	r2, r3, d0
   3ae80:	ldr	r0, [pc, #100]	; 3aeec <fputs@plt+0x29e24>
   3ae84:	bl	3a6d0 <fputs@plt+0x29608>
   3ae88:	subs	r4, r0, #0
   3ae8c:	bne	3aea0 <fputs@plt+0x29dd8>
   3ae90:	mov	r0, r6
   3ae94:	bl	253d4 <fputs@plt+0x1430c>
   3ae98:	add	sp, sp, #12
   3ae9c:	pop	{r4, r5, r6, r7, pc}
   3aea0:	bl	1839c <fputs@plt+0x72d4>
   3aea4:	mov	r3, #1
   3aea8:	mov	r1, sp
   3aeac:	mov	r2, r0
   3aeb0:	mov	r0, r4
   3aeb4:	bl	140bc <fputs@plt+0x2ff4>
   3aeb8:	mov	r0, r4
   3aebc:	bl	1a014 <fputs@plt+0x8f4c>
   3aec0:	b	3ae30 <fputs@plt+0x29d68>
   3aec4:	nop			; (mov r0, r0)
	...
   3aed4:	mvnmi	r0, #0
   3aed8:	andeq	r0, r0, r0
   3aedc:	svccc	0x00e00000
   3aee0:	andeq	r0, r0, r0
   3aee4:	mvngt	r0, #0
   3aee8:			; <UNDEFINED> instruction: 0x00072ab8
   3aeec:	andeq	r7, r7, ip, asr r3
   3aef0:	ldr	r3, [r0, #4]
   3aef4:	push	{r4, r5, r6, lr}
   3aef8:	mov	r5, r0
   3aefc:	ldr	r1, [r3, #20]
   3af00:	ldr	r0, [pc, #32]	; 3af28 <fputs@plt+0x29e60>
   3af04:	bl	3a6d0 <fputs@plt+0x29608>
   3af08:	mvn	r2, #0
   3af0c:	mov	r4, r0
   3af10:	mov	r1, r0
   3af14:	mov	r0, r5
   3af18:	bl	26fec <fputs@plt+0x15f24>
   3af1c:	mov	r0, r4
   3af20:	pop	{r4, r5, r6, lr}
   3af24:	b	1a014 <fputs@plt+0x8f4c>
   3af28:	andeq	r7, r7, r1, ror #6
   3af2c:	push	{r4, r5, r6, r7, r8, lr}
   3af30:	sub	sp, sp, #256	; 0x100
   3af34:	mov	r6, r0
   3af38:	mov	r5, r1
   3af3c:	bl	26130 <fputs@plt+0x15068>
   3af40:	subs	r7, r0, #0
   3af44:	bne	3b050 <fputs@plt+0x29f88>
   3af48:	ldr	r4, [pc, #264]	; 3b058 <fputs@plt+0x29f90>
   3af4c:	cmp	r5, #0
   3af50:	cmpne	r6, #0
   3af54:	strble	r7, [r4, #356]	; 0x164
   3af58:	ble	3b050 <fputs@plt+0x29f88>
   3af5c:	ldrb	r3, [r4, #356]	; 0x164
   3af60:	cmp	r3, #0
   3af64:	bne	3afe4 <fputs@plt+0x29f1c>
   3af68:	strb	r7, [r4, #358]	; 0x166
   3af6c:	strb	r7, [r4, #357]	; 0x165
   3af70:	bl	26454 <fputs@plt+0x1538c>
   3af74:	mov	r2, sp
   3af78:	mov	r1, #256	; 0x100
   3af7c:	ldr	r3, [r0, #56]	; 0x38
   3af80:	blx	r3
   3af84:	mov	r2, r7
   3af88:	add	r3, r4, #356	; 0x164
   3af8c:	add	r1, r3, r2
   3af90:	strb	r2, [r1, #3]
   3af94:	add	r2, r2, #1
   3af98:	cmp	r2, #256	; 0x100
   3af9c:	bne	3af8c <fputs@plt+0x29ec4>
   3afa0:	ldrb	r2, [r4, #358]	; 0x166
   3afa4:	add	r3, r3, #3
   3afa8:	ldrb	r0, [r3]
   3afac:	ldrb	r1, [sp, r7]
   3afb0:	add	r7, r7, #1
   3afb4:	cmp	r7, #256	; 0x100
   3afb8:	add	r1, r0, r1
   3afbc:	add	r2, r2, r1
   3afc0:	uxtb	r2, r2
   3afc4:	add	r1, r4, r2
   3afc8:	ldrb	ip, [r1, #359]	; 0x167
   3afcc:	strb	r0, [r1, #359]	; 0x167
   3afd0:	strb	ip, [r3], #1
   3afd4:	bne	3afa8 <fputs@plt+0x29ee0>
   3afd8:	mov	r3, #1
   3afdc:	strb	r2, [r4, #358]	; 0x166
   3afe0:	strb	r3, [r4, #356]	; 0x164
   3afe4:	ldrb	r3, [r4, #357]	; 0x165
   3afe8:	ldrb	ip, [r4, #358]	; 0x166
   3afec:	add	r7, r5, r6
   3aff0:	add	r3, r3, #1
   3aff4:	uxtb	r3, r3
   3aff8:	mov	r1, r3
   3affc:	add	r0, r4, r1
   3b000:	add	r1, r1, #1
   3b004:	ldrb	r2, [r0, #359]	; 0x167
   3b008:	uxtb	r1, r1
   3b00c:	add	ip, r2, ip
   3b010:	uxtb	ip, ip
   3b014:	add	lr, r4, ip
   3b018:	ldrb	r8, [lr, #359]	; 0x167
   3b01c:	strb	r8, [r0, #359]	; 0x167
   3b020:	strb	r2, [lr, #359]	; 0x167
   3b024:	ldrb	r0, [r0, #359]	; 0x167
   3b028:	add	r2, r2, r0
   3b02c:	uxtab	r2, r4, r2
   3b030:	ldrb	r2, [r2, #359]	; 0x167
   3b034:	strb	r2, [r5], #1
   3b038:	cmp	r5, r7
   3b03c:	bne	3affc <fputs@plt+0x29f34>
   3b040:	sub	r6, r6, #1
   3b044:	add	r6, r3, r6
   3b048:	strb	r6, [r4, #357]	; 0x165
   3b04c:	strb	ip, [r4, #358]	; 0x166
   3b050:	add	sp, sp, #256	; 0x100
   3b054:	pop	{r4, r5, r6, r7, r8, pc}
   3b058:	andeq	r1, r9, r0, lsr #15
   3b05c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3b060:	mov	sl, r0
   3b064:	ldr	r3, [pc, #288]	; 3b18c <fputs@plt+0x2a0c4>
   3b068:	ldr	r4, [pc, #288]	; 3b190 <fputs@plt+0x2a0c8>
   3b06c:	sub	sp, sp, #124	; 0x7c
   3b070:	ldr	r6, [r3, #616]	; 0x268
   3b074:	ldr	r3, [r4, #2932]	; 0xb74
   3b078:	mov	r8, r1
   3b07c:	cmp	r3, #0
   3b080:	bne	3b090 <fputs@plt+0x29fc8>
   3b084:	ldr	r0, [pc, #264]	; 3b194 <fputs@plt+0x2a0cc>
   3b088:	bl	10e7c <getenv@plt>
   3b08c:	str	r0, [r4, #2932]	; 0xb74
   3b090:	ldr	r3, [r4, #2936]	; 0xb78
   3b094:	cmp	r3, #0
   3b098:	bne	3b0a8 <fputs@plt+0x29fe0>
   3b09c:	ldr	r0, [pc, #244]	; 3b198 <fputs@plt+0x2a0d0>
   3b0a0:	bl	10e7c <getenv@plt>
   3b0a4:	str	r0, [r4, #2936]	; 0xb78
   3b0a8:	ldr	r7, [pc, #236]	; 3b19c <fputs@plt+0x2a0d4>
   3b0ac:	mov	r5, #0
   3b0b0:	cmp	r6, #0
   3b0b4:	bne	3b128 <fputs@plt+0x2a060>
   3b0b8:	ldr	r6, [r7, r5, lsl #2]
   3b0bc:	add	r5, r5, #1
   3b0c0:	cmp	r5, #6
   3b0c4:	bne	3b0b0 <fputs@plt+0x29fe8>
   3b0c8:	sub	r7, sl, #2
   3b0cc:	mov	fp, #12
   3b0d0:	add	r7, r8, r7
   3b0d4:	mov	r9, #0
   3b0d8:	add	r1, sp, #16
   3b0dc:	mov	r0, #8
   3b0e0:	bl	3af2c <fputs@plt+0x29e64>
   3b0e4:	ldrd	r2, [sp, #16]
   3b0e8:	strb	r9, [r7]
   3b0ec:	mov	r1, r8
   3b0f0:	strd	r2, [sp]
   3b0f4:	str	r9, [sp, #8]
   3b0f8:	mov	r3, r6
   3b0fc:	ldr	r2, [pc, #156]	; 3b1a0 <fputs@plt+0x2a0d8>
   3b100:	mov	r0, sl
   3b104:	bl	2b038 <fputs@plt+0x19f70>
   3b108:	ldrb	r5, [r7]
   3b10c:	cmp	r5, #0
   3b110:	bne	3b11c <fputs@plt+0x2a054>
   3b114:	subs	fp, fp, #1
   3b118:	bne	3b16c <fputs@plt+0x2a0a4>
   3b11c:	mov	r0, #1
   3b120:	add	sp, sp, #124	; 0x7c
   3b124:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3b128:	ldr	r3, [r4, #324]	; 0x144
   3b12c:	add	r1, sp, #16
   3b130:	mov	r0, r6
   3b134:	blx	r3
   3b138:	cmp	r0, #0
   3b13c:	bne	3b0b8 <fputs@plt+0x29ff0>
   3b140:	ldr	r3, [sp, #32]
   3b144:	and	r3, r3, #61440	; 0xf000
   3b148:	cmp	r3, #16384	; 0x4000
   3b14c:	bne	3b0b8 <fputs@plt+0x29ff0>
   3b150:	ldr	r3, [r4, #300]	; 0x12c
   3b154:	mov	r1, #7
   3b158:	mov	r0, r6
   3b15c:	blx	r3
   3b160:	cmp	r0, #0
   3b164:	bne	3b0b8 <fputs@plt+0x29ff0>
   3b168:	b	3b0c8 <fputs@plt+0x2a000>
   3b16c:	ldr	r3, [r4, #300]	; 0x12c
   3b170:	mov	r1, r9
   3b174:	mov	r0, r8
   3b178:	blx	r3
   3b17c:	cmp	r0, #0
   3b180:	beq	3b0d8 <fputs@plt+0x2a010>
   3b184:	mov	r0, r5
   3b188:	b	3b120 <fputs@plt+0x2a058>
   3b18c:	andeq	r1, r9, r0, lsr #15
   3b190:	andeq	fp, r8, r0, lsr #2
   3b194:	muleq	r7, r4, r3
   3b198:	muleq	r7, fp, r3
   3b19c:	muleq	r8, r4, ip
   3b1a0:	andeq	r7, r7, r2, lsr #7
   3b1a4:	sub	r1, r1, #1
   3b1a8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3b1ac:	mov	sl, r0
   3b1b0:	sub	sp, sp, #148	; 0x94
   3b1b4:	mov	r4, r2
   3b1b8:	cmp	r1, #19
   3b1bc:	ldrls	pc, [pc, r1, lsl #2]
   3b1c0:	b	3b528 <fputs@plt+0x2a460>
   3b1c4:	andeq	fp, r3, r4, lsl r2
   3b1c8:	andeq	fp, r3, r8, lsr #10
   3b1cc:	andeq	fp, r3, r8, lsr #10
   3b1d0:	andeq	fp, r3, r4, lsr #4
   3b1d4:	andeq	fp, r3, r8, lsr r2
   3b1d8:	andeq	fp, r3, ip, lsr #4
   3b1dc:	andeq	fp, r3, r8, lsr #10
   3b1e0:	andeq	fp, r3, r8, lsr #10
   3b1e4:	andeq	fp, r3, r8, lsr #10
   3b1e8:	andeq	fp, r3, r0, lsl #8
   3b1ec:	andeq	fp, r3, r8, lsr #10
   3b1f0:	andeq	fp, r3, r8, asr r4
   3b1f4:	andeq	fp, r3, r8, lsr #8
   3b1f8:	andeq	fp, r3, r8, lsr #10
   3b1fc:	andeq	fp, r3, r8, lsr #10
   3b200:	andeq	fp, r3, r0, ror r4
   3b204:	andeq	fp, r3, r8, lsr #10
   3b208:	andeq	fp, r3, r8, lsr #9
   3b20c:	andeq	fp, r3, r8, lsr #10
   3b210:	andeq	fp, r3, r0, lsr #9
   3b214:	ldrb	r3, [r0, #16]
   3b218:	str	r3, [r4]
   3b21c:	mov	r0, #0
   3b220:	b	3b3d8 <fputs@plt+0x2a310>
   3b224:	ldr	r3, [r0, #20]
   3b228:	b	3b218 <fputs@plt+0x2a150>
   3b22c:	ldr	r3, [r2]
   3b230:	str	r3, [r0, #40]	; 0x28
   3b234:	b	3b21c <fputs@plt+0x2a154>
   3b238:	ldr	r3, [r0, #40]	; 0x28
   3b23c:	ldrd	r8, [r2]
   3b240:	cmp	r3, #0
   3b244:	ble	3b314 <fputs@plt+0x2a24c>
   3b248:	ldr	r3, [pc, #736]	; 3b530 <fputs@plt+0x2a468>
   3b24c:	add	r1, sp, #40	; 0x28
   3b250:	ldr	r0, [r0, #12]
   3b254:	ldr	r3, [r3, #336]	; 0x150
   3b258:	blx	r3
   3b25c:	cmp	r0, #0
   3b260:	ldrne	r0, [pc, #716]	; 3b534 <fputs@plt+0x2a46c>
   3b264:	bne	3b3d8 <fputs@plt+0x2a310>
   3b268:	ldr	r6, [sl, #40]	; 0x28
   3b26c:	adds	r0, r8, r6
   3b270:	asr	r5, r6, #31
   3b274:	adc	r1, r9, r5
   3b278:	subs	r0, r0, #1
   3b27c:	mov	r2, r6
   3b280:	mov	r3, r5
   3b284:	sbc	r1, r1, #0
   3b288:	bl	704fc <fputs@plt+0x5f434>
   3b28c:	mul	r3, r0, r5
   3b290:	mla	r1, r6, r1, r3
   3b294:	umull	r6, r7, r0, r6
   3b298:	add	r7, r1, r7
   3b29c:	ldrd	r0, [sp, #88]	; 0x58
   3b2a0:	cmp	r0, r6
   3b2a4:	sbcs	r3, r1, r7
   3b2a8:	bge	3b314 <fputs@plt+0x2a24c>
   3b2ac:	ldr	r4, [sp, #96]	; 0x60
   3b2b0:	add	fp, sl, #20
   3b2b4:	mov	r2, r4
   3b2b8:	asr	r3, r4, #31
   3b2bc:	strd	r2, [sp, #16]
   3b2c0:	bl	704fc <fputs@plt+0x5f434>
   3b2c4:	ldr	r3, [sp, #20]
   3b2c8:	adds	r0, r0, #1
   3b2cc:	adc	r1, r1, #0
   3b2d0:	mul	r3, r0, r3
   3b2d4:	mla	r3, r4, r1, r3
   3b2d8:	umull	r4, r5, r0, r4
   3b2dc:	add	r5, r3, r5
   3b2e0:	ldrd	r2, [sp, #16]
   3b2e4:	subs	r4, r4, #1
   3b2e8:	sbc	r5, r5, #0
   3b2ec:	adds	r2, r2, r6
   3b2f0:	adc	r3, r3, r7
   3b2f4:	subs	r0, r2, #1
   3b2f8:	sbc	r1, r3, #0
   3b2fc:	strd	r0, [sp, #24]
   3b300:	ldr	r1, [pc, #560]	; 3b538 <fputs@plt+0x2a470>
   3b304:	ldrd	r2, [sp, #24]
   3b308:	cmp	r4, r2
   3b30c:	sbcs	r3, r5, r3
   3b310:	blt	3b37c <fputs@plt+0x2a2b4>
   3b314:	ldrd	r2, [sl, #64]	; 0x40
   3b318:	cmp	r2, #1
   3b31c:	sbcs	r3, r3, #0
   3b320:	blt	3b21c <fputs@plt+0x2a154>
   3b324:	ldrd	r2, [sl, #48]	; 0x30
   3b328:	cmp	r2, r8
   3b32c:	sbcs	r3, r3, r9
   3b330:	bge	3b21c <fputs@plt+0x2a154>
   3b334:	ldr	r3, [sl, #40]	; 0x28
   3b338:	cmp	r3, #0
   3b33c:	bgt	3b3e0 <fputs@plt+0x2a318>
   3b340:	mov	r2, r8
   3b344:	mov	r3, r9
   3b348:	ldr	r0, [sl, #12]
   3b34c:	bl	19220 <fputs@plt+0x8158>
   3b350:	cmp	r0, #0
   3b354:	beq	3b3e0 <fputs@plt+0x2a318>
   3b358:	bl	110bc <__errno_location@plt>
   3b35c:	ldr	r2, [sl, #32]
   3b360:	ldr	r1, [pc, #468]	; 3b53c <fputs@plt+0x2a474>
   3b364:	ldr	r3, [r0]
   3b368:	ldr	r0, [pc, #464]	; 3b540 <fputs@plt+0x2a478>
   3b36c:	str	r3, [sl, #20]
   3b370:	ldr	r3, [pc, #460]	; 3b544 <fputs@plt+0x2a47c>
   3b374:	bl	2dc2c <fputs@plt+0x1cb64>
   3b378:	b	3b3d8 <fputs@plt+0x2a310>
   3b37c:	cmp	r4, r6
   3b380:	sbcs	r3, r5, r7
   3b384:	blt	3b390 <fputs@plt+0x2a2c8>
   3b388:	subs	r4, r6, #1
   3b38c:	sbc	r5, r7, #0
   3b390:	mov	r3, #1
   3b394:	str	fp, [sp, #8]
   3b398:	stm	sp, {r1, r3}
   3b39c:	mov	r2, r4
   3b3a0:	mov	r3, r5
   3b3a4:	ldr	r0, [sl, #12]
   3b3a8:	str	r1, [sp, #36]	; 0x24
   3b3ac:	bl	1ced4 <fputs@plt+0xbe0c>
   3b3b0:	cmp	r0, #1
   3b3b4:	bne	3b3d4 <fputs@plt+0x2a30c>
   3b3b8:	ldrd	r2, [sp, #16]
   3b3bc:	ldr	r1, [sp, #36]	; 0x24
   3b3c0:	adds	r2, r2, r4
   3b3c4:	adc	r3, r3, r5
   3b3c8:	mov	r4, r2
   3b3cc:	mov	r5, r3
   3b3d0:	b	3b304 <fputs@plt+0x2a23c>
   3b3d4:	ldr	r0, [pc, #364]	; 3b548 <fputs@plt+0x2a480>
   3b3d8:	add	sp, sp, #148	; 0x94
   3b3dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3b3e0:	ldr	r3, [sl, #44]	; 0x2c
   3b3e4:	cmp	r3, #0
   3b3e8:	movle	r2, r8
   3b3ec:	movle	r3, r9
   3b3f0:	bgt	3b21c <fputs@plt+0x2a154>
   3b3f4:	mov	r0, sl
   3b3f8:	bl	2dc90 <fputs@plt+0x1cbc8>
   3b3fc:	b	3b3d8 <fputs@plt+0x2a310>
   3b400:	ldrh	r3, [sl, #18]
   3b404:	ldr	r0, [r2]
   3b408:	cmp	r0, #0
   3b40c:	lsrlt	r3, r3, #2
   3b410:	blt	3b43c <fputs@plt+0x2a374>
   3b414:	biceq	r3, r3, #4
   3b418:	orrne	r3, r3, #4
   3b41c:	bne	3b450 <fputs@plt+0x2a388>
   3b420:	strh	r3, [sl, #18]
   3b424:	b	3b3d8 <fputs@plt+0x2a310>
   3b428:	ldr	r0, [r2]
   3b42c:	ldrh	r3, [sl, #18]
   3b430:	cmp	r0, #0
   3b434:	bge	3b444 <fputs@plt+0x2a37c>
   3b438:	lsr	r3, r3, #4
   3b43c:	and	r3, r3, #1
   3b440:	b	3b218 <fputs@plt+0x2a150>
   3b444:	orrne	r3, r3, #16
   3b448:	biceq	r3, r3, #16
   3b44c:	beq	3b420 <fputs@plt+0x2a358>
   3b450:	strh	r3, [sl, #18]
   3b454:	b	3b21c <fputs@plt+0x2a154>
   3b458:	ldr	r3, [r0, #4]
   3b45c:	ldr	r0, [pc, #232]	; 3b54c <fputs@plt+0x2a484>
   3b460:	ldr	r1, [r3, #16]
   3b464:	bl	3a6d0 <fputs@plt+0x29608>
   3b468:	str	r0, [r4]
   3b46c:	b	3b21c <fputs@plt+0x2a154>
   3b470:	ldr	r3, [r0, #4]
   3b474:	ldr	r0, [r3, #8]
   3b478:	asr	r1, r0, #31
   3b47c:	bl	26768 <fputs@plt+0x156a0>
   3b480:	subs	r5, r0, #0
   3b484:	beq	3b21c <fputs@plt+0x2a154>
   3b488:	ldr	r3, [sl, #4]
   3b48c:	mov	r1, r5
   3b490:	ldr	r0, [r3, #8]
   3b494:	bl	3b05c <fputs@plt+0x29f94>
   3b498:	str	r5, [r4]
   3b49c:	b	3b21c <fputs@plt+0x2a154>
   3b4a0:	bl	14f14 <fputs@plt+0x3e4c>
   3b4a4:	b	3b468 <fputs@plt+0x2a3a0>
   3b4a8:	ldr	r1, [pc, #128]	; 3b530 <fputs@plt+0x2a468>
   3b4ac:	ldrd	r2, [r2]
   3b4b0:	ldrd	r0, [r1, #184]	; 0xb8
   3b4b4:	cmp	r2, r0
   3b4b8:	sbcs	ip, r3, r1
   3b4bc:	movlt	r1, r3
   3b4c0:	movlt	r0, r2
   3b4c4:	ldrd	r2, [sl, #64]	; 0x40
   3b4c8:	cmp	r0, #0
   3b4cc:	strd	r2, [r4]
   3b4d0:	sbcs	r3, r1, #0
   3b4d4:	blt	3b21c <fputs@plt+0x2a154>
   3b4d8:	ldrd	r2, [sl, #64]	; 0x40
   3b4dc:	cmp	r3, r1
   3b4e0:	cmpeq	r2, r0
   3b4e4:	beq	3b21c <fputs@plt+0x2a154>
   3b4e8:	ldr	r3, [sl, #44]	; 0x2c
   3b4ec:	cmp	r3, #0
   3b4f0:	bne	3b21c <fputs@plt+0x2a154>
   3b4f4:	ldrd	r2, [sl, #48]	; 0x30
   3b4f8:	strd	r0, [sl, #64]	; 0x40
   3b4fc:	cmp	r2, #1
   3b500:	sbcs	r3, r3, #0
   3b504:	blt	3b21c <fputs@plt+0x2a154>
   3b508:	mov	r0, sl
   3b50c:	bl	15000 <fputs@plt+0x3f38>
   3b510:	ldr	r3, [sl, #44]	; 0x2c
   3b514:	cmp	r3, #0
   3b518:	bgt	3b21c <fputs@plt+0x2a154>
   3b51c:	mvn	r2, #0
   3b520:	mvn	r3, #0
   3b524:	b	3b3f4 <fputs@plt+0x2a32c>
   3b528:	mov	r0, #12
   3b52c:	b	3b3d8 <fputs@plt+0x2a310>
   3b530:	andeq	fp, r8, r0, lsr #2
   3b534:	andeq	r0, r0, sl, lsl #14
   3b538:	andeq	r8, r7, r5, lsr #18
   3b53c:	andeq	r6, r7, pc, lsl #11
   3b540:	andeq	r0, r0, sl, lsl #12
   3b544:	andeq	r7, r0, sl, lsl #20
   3b548:	andeq	r0, r0, sl, lsl #6
   3b54c:	andeq	r6, r7, r2, ror #10
   3b550:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   3b554:	mov	r4, r0
   3b558:	ldr	r6, [r0, #160]	; 0xa0
   3b55c:	ldr	r3, [r0, #156]	; 0x9c
   3b560:	ldr	r5, [r0, #208]	; 0xd0
   3b564:	cmp	r6, r3
   3b568:	ldr	ip, [r0, #104]	; 0x68
   3b56c:	movcs	r6, r3
   3b570:	mov	r1, #0
   3b574:	mov	lr, #48	; 0x30
   3b578:	cmp	r1, ip
   3b57c:	blt	3b624 <fputs@plt+0x2a55c>
   3b580:	mov	r0, r4
   3b584:	bl	1578c <fputs@plt+0x46c4>
   3b588:	ldrb	r3, [r4, #7]
   3b58c:	cmp	r3, #0
   3b590:	strd	r0, [r4, #80]	; 0x50
   3b594:	strd	r0, [r4, #88]	; 0x58
   3b598:	beq	3b644 <fputs@plt+0x2a57c>
   3b59c:	ldr	r2, [pc, #264]	; 3b6ac <fputs@plt+0x2a5e4>
   3b5a0:	ldr	r3, [r2]
   3b5a4:	str	r3, [r5]
   3b5a8:	ldr	r3, [r2, #4]
   3b5ac:	str	r3, [r5, #4]
   3b5b0:	mvn	r3, #0
   3b5b4:	str	r3, [r5, #8]
   3b5b8:	add	r1, r4, #52	; 0x34
   3b5bc:	mov	r0, #4
   3b5c0:	bl	3af2c <fputs@plt+0x29e64>
   3b5c4:	ldr	r3, [r4, #52]	; 0x34
   3b5c8:	sub	r2, r6, #28
   3b5cc:	rev	r3, r3
   3b5d0:	str	r3, [r5, #12]
   3b5d4:	ldr	r3, [r4, #32]
   3b5d8:	mov	r1, #0
   3b5dc:	rev	r3, r3
   3b5e0:	str	r3, [r5, #16]
   3b5e4:	ldr	r3, [r4, #156]	; 0x9c
   3b5e8:	add	r0, r5, #28
   3b5ec:	rev	r3, r3
   3b5f0:	str	r3, [r5, #20]
   3b5f4:	ldr	r3, [r4, #160]	; 0xa0
   3b5f8:	mov	r7, #0
   3b5fc:	rev	r3, r3
   3b600:	str	r3, [r5, #24]
   3b604:	bl	10eac <memset@plt>
   3b608:	mov	r8, r6
   3b60c:	mov	r9, #0
   3b610:	ldr	r3, [r4, #156]	; 0x9c
   3b614:	cmp	r3, r7
   3b618:	bhi	3b670 <fputs@plt+0x2a5a8>
   3b61c:	mov	r0, #0
   3b620:	b	3b6a4 <fputs@plt+0x2a5dc>
   3b624:	ldr	r0, [r4, #100]	; 0x64
   3b628:	mla	r0, lr, r1, r0
   3b62c:	ldrd	r2, [r0, #8]
   3b630:	orrs	r3, r2, r3
   3b634:	ldrdeq	r2, [r4, #80]	; 0x50
   3b638:	strdeq	r2, [r0, #8]
   3b63c:	add	r1, r1, #1
   3b640:	b	3b578 <fputs@plt+0x2a4b0>
   3b644:	ldrb	r3, [r4, #5]
   3b648:	cmp	r3, #4
   3b64c:	beq	3b59c <fputs@plt+0x2a4d4>
   3b650:	ldr	r0, [r4, #64]	; 0x40
   3b654:	bl	13d94 <fputs@plt+0x2ccc>
   3b658:	ands	r0, r0, #512	; 0x200
   3b65c:	bne	3b59c <fputs@plt+0x2a4d4>
   3b660:	str	r0, [r5]
   3b664:	str	r0, [r5, #4]
   3b668:	str	r0, [r5, #8]
   3b66c:	b	3b5b8 <fputs@plt+0x2a4f0>
   3b670:	ldrd	r2, [r4, #80]	; 0x50
   3b674:	mov	r1, r5
   3b678:	ldr	r0, [r4, #68]	; 0x44
   3b67c:	strd	r2, [sp]
   3b680:	mov	r2, r6
   3b684:	bl	13d4c <fputs@plt+0x2c84>
   3b688:	ldrd	r2, [r4, #80]	; 0x50
   3b68c:	add	r7, r7, r6
   3b690:	adds	r2, r2, r8
   3b694:	adc	r3, r3, r9
   3b698:	strd	r2, [r4, #80]	; 0x50
   3b69c:	cmp	r0, #0
   3b6a0:	beq	3b610 <fputs@plt+0x2a548>
   3b6a4:	add	sp, sp, #12
   3b6a8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3b6ac:	muleq	r7, sl, r4
   3b6b0:	push	{r4, r5, r6, r7, r8, r9, lr}
   3b6b4:	mov	r6, r0
   3b6b8:	ldr	r4, [r0, #16]
   3b6bc:	sub	sp, sp, #20
   3b6c0:	ldrb	r3, [r4, #17]
   3b6c4:	cmp	r3, #2
   3b6c8:	bne	3b830 <fputs@plt+0x2a768>
   3b6cc:	ldr	r5, [r4, #44]	; 0x2c
   3b6d0:	cmp	r5, #0
   3b6d4:	bne	3b798 <fputs@plt+0x2a6d0>
   3b6d8:	ldr	r3, [r4, #216]	; 0xd8
   3b6dc:	cmp	r3, #0
   3b6e0:	bne	3b828 <fputs@plt+0x2a760>
   3b6e4:	ldrb	r3, [r4, #5]
   3b6e8:	cmp	r3, #2
   3b6ec:	beq	3b828 <fputs@plt+0x2a760>
   3b6f0:	ldr	r0, [r4, #28]
   3b6f4:	ldr	r9, [r4]
   3b6f8:	bl	20660 <fputs@plt+0xf598>
   3b6fc:	cmp	r0, #0
   3b700:	str	r0, [r4, #60]	; 0x3c
   3b704:	moveq	r5, #7
   3b708:	beq	3b798 <fputs@plt+0x2a6d0>
   3b70c:	ldr	r7, [r4, #68]	; 0x44
   3b710:	ldr	r8, [r7]
   3b714:	cmp	r8, #0
   3b718:	bne	3b75c <fputs@plt+0x2a694>
   3b71c:	ldrb	r3, [r4, #5]
   3b720:	cmp	r3, #4
   3b724:	bne	3b7a4 <fputs@plt+0x2a6dc>
   3b728:	mov	r2, #72	; 0x48
   3b72c:	mov	r1, r8
   3b730:	mov	r0, r7
   3b734:	bl	10eac <memset@plt>
   3b738:	mov	r3, #1020	; 0x3fc
   3b73c:	str	r3, [r7, #4]
   3b740:	ldr	r3, [pc, #384]	; 3b8c8 <fputs@plt+0x2a800>
   3b744:	str	r8, [r7, #56]	; 0x38
   3b748:	str	r3, [r7]
   3b74c:	mvn	r3, #0
   3b750:	str	r3, [r7, #8]
   3b754:	str	r8, [r7, #64]	; 0x40
   3b758:	str	r8, [r7, #60]	; 0x3c
   3b75c:	mov	r2, #0
   3b760:	mov	r3, #0
   3b764:	mov	r1, #0
   3b768:	str	r1, [r4, #48]	; 0x30
   3b76c:	strd	r2, [r4, #80]	; 0x50
   3b770:	strb	r1, [r4, #20]
   3b774:	strd	r2, [r4, #88]	; 0x58
   3b778:	mov	r0, r4
   3b77c:	bl	3b550 <fputs@plt+0x2a488>
   3b780:	subs	r5, r0, #0
   3b784:	beq	3b828 <fputs@plt+0x2a760>
   3b788:	ldr	r0, [r4, #60]	; 0x3c
   3b78c:	bl	1a0d4 <fputs@plt+0x900c>
   3b790:	mov	r3, #0
   3b794:	str	r3, [r4, #60]	; 0x3c
   3b798:	mov	r0, r5
   3b79c:	add	sp, sp, #20
   3b7a0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3b7a4:	ldrb	r3, [r4, #13]
   3b7a8:	ldr	r7, [pc, #284]	; 3b8cc <fputs@plt+0x2a804>
   3b7ac:	str	r5, [sp, #12]
   3b7b0:	cmp	r3, #0
   3b7b4:	ldr	r3, [pc, #276]	; 3b8d0 <fputs@plt+0x2a808>
   3b7b8:	moveq	r7, r3
   3b7bc:	bne	3b800 <fputs@plt+0x2a738>
   3b7c0:	ldr	r3, [r4, #28]
   3b7c4:	cmp	r3, #0
   3b7c8:	beq	3b800 <fputs@plt+0x2a738>
   3b7cc:	add	r2, sp, #12
   3b7d0:	mov	r1, #20
   3b7d4:	ldr	r0, [r4, #64]	; 0x40
   3b7d8:	bl	13d7c <fputs@plt+0x2cb4>
   3b7dc:	cmp	r0, #12
   3b7e0:	mov	r5, r0
   3b7e4:	beq	3b800 <fputs@plt+0x2a738>
   3b7e8:	cmp	r0, #0
   3b7ec:	bne	3b788 <fputs@plt+0x2a6c0>
   3b7f0:	ldr	r3, [sp, #12]
   3b7f4:	cmp	r3, #0
   3b7f8:	ldrne	r5, [pc, #212]	; 3b8d4 <fputs@plt+0x2a80c>
   3b7fc:	bne	3b788 <fputs@plt+0x2a6c0>
   3b800:	mov	r3, #0
   3b804:	str	r3, [sp]
   3b808:	mov	r0, r9
   3b80c:	mov	r3, r7
   3b810:	ldr	r2, [r4, #68]	; 0x44
   3b814:	ldr	r1, [r4, #180]	; 0xb4
   3b818:	bl	13dc4 <fputs@plt+0x2cfc>
   3b81c:	subs	r5, r0, #0
   3b820:	bne	3b788 <fputs@plt+0x2a6c0>
   3b824:	b	3b75c <fputs@plt+0x2a694>
   3b828:	mov	r3, #3
   3b82c:	strb	r3, [r4, #17]
   3b830:	mov	r0, r6
   3b834:	bl	15414 <fputs@plt+0x434c>
   3b838:	ldr	r0, [r4, #60]	; 0x3c
   3b83c:	cmp	r0, #0
   3b840:	beq	3b874 <fputs@plt+0x2a7ac>
   3b844:	ldr	r5, [r6, #20]
   3b848:	mov	r1, r5
   3b84c:	bl	15094 <fputs@plt+0x3fcc>
   3b850:	cmp	r0, #0
   3b854:	bne	3b874 <fputs@plt+0x2a7ac>
   3b858:	ldr	r3, [r4, #32]
   3b85c:	cmp	r5, r3
   3b860:	bhi	3b8b0 <fputs@plt+0x2a7e8>
   3b864:	mov	r0, r6
   3b868:	bl	22744 <fputs@plt+0x1167c>
   3b86c:	subs	r5, r0, #0
   3b870:	bne	3b798 <fputs@plt+0x2a6d0>
   3b874:	ldrh	r3, [r6, #24]
   3b878:	orr	r3, r3, #4
   3b87c:	strh	r3, [r6, #24]
   3b880:	ldr	r3, [r4, #104]	; 0x68
   3b884:	cmp	r3, #0
   3b888:	movle	r5, #0
   3b88c:	ble	3b89c <fputs@plt+0x2a7d4>
   3b890:	mov	r0, r6
   3b894:	bl	20c14 <fputs@plt+0xfb4c>
   3b898:	mov	r5, r0
   3b89c:	ldr	r3, [r6, #20]
   3b8a0:	ldr	r2, [r4, #28]
   3b8a4:	cmp	r2, r3
   3b8a8:	strcc	r3, [r4, #28]
   3b8ac:	b	3b798 <fputs@plt+0x2a6d0>
   3b8b0:	ldrb	r3, [r4, #17]
   3b8b4:	cmp	r3, #4
   3b8b8:	ldrhne	r3, [r6, #24]
   3b8bc:	orrne	r3, r3, #8
   3b8c0:	strhne	r3, [r6, #24]
   3b8c4:	b	3b874 <fputs@plt+0x2a7ac>
   3b8c8:	andeq	r3, r7, r4, lsr #9
   3b8cc:	andeq	r1, r0, lr
   3b8d0:	andeq	r0, r0, r6, lsl #16
   3b8d4:	andeq	r0, r0, r8, lsl #8
   3b8d8:	ldr	r2, [r0, #16]
   3b8dc:	mov	r3, r0
   3b8e0:	ldr	r1, [r2, #44]	; 0x2c
   3b8e4:	cmp	r1, #0
   3b8e8:	bne	3b934 <fputs@plt+0x2a86c>
   3b8ec:	ldrh	r1, [r0, #24]
   3b8f0:	tst	r1, #4
   3b8f4:	beq	3b918 <fputs@plt+0x2a850>
   3b8f8:	ldr	ip, [r2, #28]
   3b8fc:	ldr	r1, [r0, #20]
   3b900:	cmp	ip, r1
   3b904:	bcc	3b918 <fputs@plt+0x2a850>
   3b908:	ldr	r1, [r2, #104]	; 0x68
   3b90c:	cmp	r1, #0
   3b910:	beq	3b934 <fputs@plt+0x2a86c>
   3b914:	b	20c14 <fputs@plt+0xfb4c>
   3b918:	ldr	r1, [r2, #156]	; 0x9c
   3b91c:	ldr	r2, [r2, #160]	; 0xa0
   3b920:	mov	r0, r3
   3b924:	cmp	r1, r2
   3b928:	bls	3b930 <fputs@plt+0x2a868>
   3b92c:	b	3d894 <fputs@plt+0x2c7cc>
   3b930:	b	3b6b0 <fputs@plt+0x2a5e8>
   3b934:	mov	r0, r1
   3b938:	bx	lr
   3b93c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3b940:	sub	sp, sp, #44	; 0x2c
   3b944:	mov	r5, r0
   3b948:	str	r3, [sp, #28]
   3b94c:	ldr	r3, [r0, #4]
   3b950:	str	r2, [sp, #24]
   3b954:	ldr	r2, [r3, #4]
   3b958:	ldr	r3, [r0, #24]
   3b95c:	ldr	r9, [r2]
   3b960:	ldr	r3, [r3, #4]
   3b964:	ldr	r2, [r2, #32]
   3b968:	ldr	r3, [r3, #32]
   3b96c:	mov	r6, r3
   3b970:	asr	r7, r3, #31
   3b974:	cmp	r3, r2
   3b978:	movlt	r0, r3
   3b97c:	movge	r0, r2
   3b980:	strd	r6, [sp]
   3b984:	umull	sl, fp, r1, r3
   3b988:	str	r0, [sp, #20]
   3b98c:	ldr	r0, [sp, #4]
   3b990:	moveq	r4, #0
   3b994:	mla	fp, r1, r0, fp
   3b998:	beq	3b9ac <fputs@plt+0x2a8e4>
   3b99c:	ldrb	r4, [r9, #16]
   3b9a0:	cmp	r4, #0
   3b9a4:	movne	r4, #8
   3b9a8:	moveq	r4, #0
   3b9ac:	ldrd	r6, [sp]
   3b9b0:	mov	r0, r2
   3b9b4:	asr	r1, r2, #31
   3b9b8:	subs	r6, sl, r6
   3b9bc:	sbc	r7, fp, r7
   3b9c0:	strd	r0, [sp, #8]
   3b9c4:	cmp	r6, sl
   3b9c8:	sbcs	r3, r7, fp
   3b9cc:	movlt	r3, #1
   3b9d0:	movge	r3, #0
   3b9d4:	cmp	r4, #0
   3b9d8:	movne	r3, #0
   3b9dc:	andeq	r3, r3, #1
   3b9e0:	cmp	r3, #0
   3b9e4:	bne	3b9f4 <fputs@plt+0x2a92c>
   3b9e8:	mov	r0, r4
   3b9ec:	add	sp, sp, #44	; 0x2c
   3b9f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3b9f4:	ldrd	r2, [sp, #8]
   3b9f8:	mov	r4, #0
   3b9fc:	mov	r0, r6
   3ba00:	mov	r1, r7
   3ba04:	str	r4, [sp, #36]	; 0x24
   3ba08:	bl	704fc <fputs@plt+0x5f434>
   3ba0c:	ldr	r3, [r5, #4]
   3ba10:	ldr	r3, [r3, #4]
   3ba14:	ldr	r1, [r3, #32]
   3ba18:	ldr	r3, [pc, #208]	; 3baf0 <fputs@plt+0x2aa28>
   3ba1c:	add	r8, r0, #1
   3ba20:	ldr	r0, [r3, #608]	; 0x260
   3ba24:	bl	6fcc0 <fputs@plt+0x5ebf8>
   3ba28:	add	r0, r0, #1
   3ba2c:	cmp	r8, r0
   3ba30:	beq	3bad8 <fputs@plt+0x2aa10>
   3ba34:	mov	r3, r4
   3ba38:	add	r2, sp, #36	; 0x24
   3ba3c:	mov	r1, r8
   3ba40:	mov	r0, r9
   3ba44:	bl	3d410 <fputs@plt+0x2c348>
   3ba48:	subs	r4, r0, #0
   3ba4c:	bne	3bad0 <fputs@plt+0x2aa08>
   3ba50:	ldr	r0, [sp, #36]	; 0x24
   3ba54:	bl	3b8d8 <fputs@plt+0x2a810>
   3ba58:	subs	r4, r0, #0
   3ba5c:	bne	3bad0 <fputs@plt+0x2aa08>
   3ba60:	ldrd	r2, [sp, #8]
   3ba64:	mov	r0, r6
   3ba68:	mov	r1, r7
   3ba6c:	bl	704fc <fputs@plt+0x5f434>
   3ba70:	ldr	r8, [sp, #36]	; 0x24
   3ba74:	mov	r0, r6
   3ba78:	mov	r1, r7
   3ba7c:	ldr	r8, [r8, #4]
   3ba80:	add	r8, r8, r2
   3ba84:	ldrd	r2, [sp]
   3ba88:	bl	704fc <fputs@plt+0x5f434>
   3ba8c:	ldr	r3, [sp, #24]
   3ba90:	mov	r0, r8
   3ba94:	add	r1, r3, r2
   3ba98:	ldr	r2, [sp, #20]
   3ba9c:	bl	10f3c <memcpy@plt>
   3baa0:	ldr	r3, [sp, #36]	; 0x24
   3baa4:	ldr	r2, [sp, #28]
   3baa8:	ldr	r3, [r3, #8]
   3baac:	strb	r4, [r3]
   3bab0:	orr	r3, r6, r7
   3bab4:	cmp	r2, #0
   3bab8:	cmpeq	r3, #0
   3babc:	ldreq	r3, [r5, #24]
   3bac0:	ldreq	r3, [r3, #4]
   3bac4:	ldreq	r3, [r3, #44]	; 0x2c
   3bac8:	reveq	r3, r3
   3bacc:	streq	r3, [r8, #28]
   3bad0:	ldr	r0, [sp, #36]	; 0x24
   3bad4:	bl	3d11c <fputs@plt+0x2c054>
   3bad8:	ldrd	r2, [sp, #8]
   3badc:	adds	r2, r2, r6
   3bae0:	adc	r3, r3, r7
   3bae4:	mov	r6, r2
   3bae8:	mov	r7, r3
   3baec:	b	3b9c4 <fputs@plt+0x2a8fc>
   3baf0:	andeq	fp, r8, r0, lsr #2
   3baf4:	push	{r4, r5, r6, r7, r8, lr}
   3baf8:	mov	r4, r0
   3bafc:	mov	r5, r1
   3bb00:	mov	r6, r2
   3bb04:	mov	r7, #1
   3bb08:	ldr	r3, [r4, #28]
   3bb0c:	sub	r2, r3, #5
   3bb10:	cmp	r3, #0
   3bb14:	cmpne	r2, #1
   3bb18:	bhi	3bb44 <fputs@plt+0x2aa7c>
   3bb1c:	ldr	r3, [r4, #16]
   3bb20:	cmp	r3, r5
   3bb24:	bls	3bb44 <fputs@plt+0x2aa7c>
   3bb28:	mov	r3, r7
   3bb2c:	mov	r2, r6
   3bb30:	mov	r1, r5
   3bb34:	mov	r0, r4
   3bb38:	bl	3b93c <fputs@plt+0x2a874>
   3bb3c:	cmp	r0, #0
   3bb40:	strne	r0, [r4, #28]
   3bb44:	ldr	r4, [r4, #44]	; 0x2c
   3bb48:	cmp	r4, #0
   3bb4c:	bne	3bb08 <fputs@plt+0x2aa40>
   3bb50:	pop	{r4, r5, r6, r7, r8, pc}
   3bb54:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3bb58:	mov	fp, r2
   3bb5c:	ldr	r2, [r0, #68]	; 0x44
   3bb60:	sub	sp, sp, #44	; 0x2c
   3bb64:	ldr	sl, [r0, #72]	; 0x48
   3bb68:	subs	r6, r3, #0
   3bb6c:	movne	sl, r2
   3bb70:	add	r3, sp, #32
   3bb74:	ldr	r7, [r0, #208]	; 0xd0
   3bb78:	mov	r4, r0
   3bb7c:	str	r3, [sp]
   3bb80:	mov	r0, sl
   3bb84:	ldrd	r2, [r1]
   3bb88:	mov	r5, r1
   3bb8c:	bl	19824 <fputs@plt+0x875c>
   3bb90:	subs	r3, r0, #0
   3bb94:	str	r3, [sp, #12]
   3bb98:	bne	3bc04 <fputs@plt+0x2ab3c>
   3bb9c:	ldrd	r2, [r5]
   3bba0:	mov	r1, r7
   3bba4:	mov	r0, sl
   3bba8:	adds	r2, r2, #4
   3bbac:	adc	r3, r3, #0
   3bbb0:	strd	r2, [sp]
   3bbb4:	ldr	r2, [r4, #160]	; 0xa0
   3bbb8:	bl	13d40 <fputs@plt+0x2c78>
   3bbbc:	subs	r3, r0, #0
   3bbc0:	str	r3, [sp, #12]
   3bbc4:	bne	3bc04 <fputs@plt+0x2ab3c>
   3bbc8:	ldr	r1, [r4, #160]	; 0xa0
   3bbcc:	ldrd	r2, [r5]
   3bbd0:	add	r0, r1, #4
   3bbd4:	add	r0, r0, r6, lsl #2
   3bbd8:	adds	r8, r2, r0
   3bbdc:	adc	r9, r3, r0, asr #31
   3bbe0:	mov	r2, r8
   3bbe4:	strd	r8, [sp, #16]
   3bbe8:	ldr	r8, [sp, #32]
   3bbec:	mov	r3, r9
   3bbf0:	cmp	r8, #0
   3bbf4:	strd	r2, [r5]
   3bbf8:	bne	3bc10 <fputs@plt+0x2ab48>
   3bbfc:	mov	r3, #101	; 0x65
   3bc00:	str	r3, [sp, #12]
   3bc04:	ldr	r0, [sp, #12]
   3bc08:	add	sp, sp, #44	; 0x2c
   3bc0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3bc10:	ldr	r3, [pc, #696]	; 3bed0 <fputs@plt+0x2ae08>
   3bc14:	ldr	r0, [r3, #608]	; 0x260
   3bc18:	bl	6fecc <fputs@plt+0x5ee04>
   3bc1c:	add	r0, r0, #1
   3bc20:	cmp	r8, r0
   3bc24:	beq	3bbfc <fputs@plt+0x2ab34>
   3bc28:	ldr	r3, [r4, #28]
   3bc2c:	cmp	r8, r3
   3bc30:	bhi	3bc04 <fputs@plt+0x2ab3c>
   3bc34:	mov	r1, r8
   3bc38:	mov	r0, fp
   3bc3c:	bl	15164 <fputs@plt+0x409c>
   3bc40:	subs	r8, r0, #0
   3bc44:	bne	3bc04 <fputs@plt+0x2ab3c>
   3bc48:	cmp	r6, #0
   3bc4c:	bne	3bdc8 <fputs@plt+0x2ad00>
   3bc50:	cmp	fp, #0
   3bc54:	bne	3be2c <fputs@plt+0x2ad64>
   3bc58:	ldr	r1, [sp, #32]
   3bc5c:	cmp	r1, #1
   3bc60:	bne	3bc74 <fputs@plt+0x2abac>
   3bc64:	ldrb	r3, [r7, #20]
   3bc68:	ldrsh	r2, [r4, #150]	; 0x96
   3bc6c:	cmp	r2, r3
   3bc70:	strhne	r3, [r4, #150]	; 0x96
   3bc74:	ldr	r3, [r4, #216]	; 0xd8
   3bc78:	cmp	r3, #0
   3bc7c:	movne	r3, #0
   3bc80:	strne	r3, [sp, #28]
   3bc84:	bne	3bc94 <fputs@plt+0x2abcc>
   3bc88:	add	r0, r4, #212	; 0xd4
   3bc8c:	bl	21a98 <fputs@plt+0x109d0>
   3bc90:	str	r0, [sp, #28]
   3bc94:	cmp	r6, #0
   3bc98:	beq	3be48 <fputs@plt+0x2ad80>
   3bc9c:	ldrb	r3, [r4, #7]
   3bca0:	cmp	r3, #0
   3bca4:	bne	3be64 <fputs@plt+0x2ad9c>
   3bca8:	ldrd	r2, [r5]
   3bcac:	ldrd	r0, [r4, #88]	; 0x58
   3bcb0:	cmp	r0, r2
   3bcb4:	sbcs	r3, r1, r3
   3bcb8:	movge	r3, #1
   3bcbc:	movlt	r3, #0
   3bcc0:	ldr	r0, [r4, #64]	; 0x40
   3bcc4:	ldr	r2, [r0]
   3bcc8:	cmp	r2, #0
   3bccc:	beq	3be6c <fputs@plt+0x2ada4>
   3bcd0:	ldrb	r2, [r4, #17]
   3bcd4:	sub	r2, r2, #1
   3bcd8:	cmp	r2, #2
   3bcdc:	movls	r3, #0
   3bce0:	andhi	r3, r3, #1
   3bce4:	cmp	r3, #0
   3bce8:	beq	3be6c <fputs@plt+0x2ada4>
   3bcec:	ldr	r3, [sp, #32]
   3bcf0:	ldr	r2, [r4, #160]	; 0xa0
   3bcf4:	sub	r3, r3, #1
   3bcf8:	mov	r1, r7
   3bcfc:	umull	r8, r9, r3, r2
   3bd00:	asr	fp, r2, #31
   3bd04:	mla	r9, r3, fp, r9
   3bd08:	strd	r8, [sp]
   3bd0c:	bl	13d4c <fputs@plt+0x2c84>
   3bd10:	ldr	r1, [sp, #32]
   3bd14:	ldr	r3, [r4, #36]	; 0x24
   3bd18:	cmp	r3, r1
   3bd1c:	strcc	r1, [r4, #36]	; 0x24
   3bd20:	str	r0, [sp, #12]
   3bd24:	ldr	r0, [r4, #96]	; 0x60
   3bd28:	cmp	r0, #0
   3bd2c:	beq	3bd38 <fputs@plt+0x2ac70>
   3bd30:	mov	r2, r7
   3bd34:	bl	3baf4 <fputs@plt+0x2aa2c>
   3bd38:	ldr	r3, [sp, #28]
   3bd3c:	cmp	r3, #0
   3bd40:	beq	3bc04 <fputs@plt+0x2ab3c>
   3bd44:	ldr	r8, [r3, #4]
   3bd48:	ldr	r2, [r4, #160]	; 0xa0
   3bd4c:	mov	r1, r7
   3bd50:	mov	r0, r8
   3bd54:	bl	10f3c <memcpy@plt>
   3bd58:	ldr	r3, [r4, #204]	; 0xcc
   3bd5c:	ldr	r0, [sp, #28]
   3bd60:	blx	r3
   3bd64:	cmp	r6, #0
   3bd68:	beq	3bd94 <fputs@plt+0x2accc>
   3bd6c:	ldr	r3, [sp, #80]	; 0x50
   3bd70:	cmp	r3, #0
   3bd74:	beq	3bd8c <fputs@plt+0x2acc4>
   3bd78:	ldrd	r0, [r5]
   3bd7c:	ldrd	r2, [r4, #88]	; 0x58
   3bd80:	cmp	r2, r0
   3bd84:	sbcs	r3, r3, r1
   3bd88:	blt	3bd94 <fputs@plt+0x2accc>
   3bd8c:	ldr	r0, [sp, #28]
   3bd90:	bl	1a8a0 <fputs@plt+0x97d8>
   3bd94:	ldr	r3, [sp, #32]
   3bd98:	cmp	r3, #1
   3bd9c:	bne	3bdbc <fputs@plt+0x2acf4>
   3bda0:	add	r3, r8, #24
   3bda4:	add	r4, r4, #112	; 0x70
   3bda8:	add	r8, r8, #40	; 0x28
   3bdac:	ldr	r2, [r3], #4
   3bdb0:	cmp	r3, r8
   3bdb4:	str	r2, [r4], #4
   3bdb8:	bne	3bdac <fputs@plt+0x2ace4>
   3bdbc:	ldr	r0, [sp, #28]
   3bdc0:	bl	15378 <fputs@plt+0x42b0>
   3bdc4:	b	3bc04 <fputs@plt+0x2ab3c>
   3bdc8:	add	r3, sp, #36	; 0x24
   3bdcc:	str	r3, [sp]
   3bdd0:	ldrd	r2, [sp, #16]
   3bdd4:	mov	r0, sl
   3bdd8:	subs	r2, r2, #4
   3bddc:	sbc	r3, r3, #0
   3bde0:	bl	19824 <fputs@plt+0x875c>
   3bde4:	subs	r3, r0, #0
   3bde8:	str	r3, [sp, #12]
   3bdec:	bne	3bc04 <fputs@plt+0x2ab3c>
   3bdf0:	ldr	r3, [sp, #80]	; 0x50
   3bdf4:	cmp	r3, #0
   3bdf8:	ldreq	r2, [r4, #52]	; 0x34
   3bdfc:	ldreq	r3, [r4, #160]	; 0xa0
   3be00:	bne	3bc50 <fputs@plt+0x2ab88>
   3be04:	sub	r3, r3, #200	; 0xc8
   3be08:	cmp	r3, #0
   3be0c:	bgt	3be20 <fputs@plt+0x2ad58>
   3be10:	ldr	r3, [sp, #36]	; 0x24
   3be14:	cmp	r3, r2
   3be18:	bne	3bbfc <fputs@plt+0x2ab34>
   3be1c:	b	3bc50 <fputs@plt+0x2ab88>
   3be20:	ldrb	r1, [r7, r3]
   3be24:	add	r2, r2, r1
   3be28:	b	3be04 <fputs@plt+0x2ad3c>
   3be2c:	ldr	r1, [sp, #32]
   3be30:	mov	r0, fp
   3be34:	bl	20a0c <fputs@plt+0xf944>
   3be38:	subs	r3, r0, #0
   3be3c:	str	r3, [sp, #12]
   3be40:	beq	3bc58 <fputs@plt+0x2ab90>
   3be44:	b	3bc04 <fputs@plt+0x2ab3c>
   3be48:	ldr	r3, [sp, #28]
   3be4c:	cmp	r3, #0
   3be50:	ldrhne	r3, [r3, #24]
   3be54:	lsrne	r3, r3, #3
   3be58:	eorne	r3, r3, #1
   3be5c:	andne	r3, r3, #1
   3be60:	bne	3bcc0 <fputs@plt+0x2abf8>
   3be64:	mov	r3, #1
   3be68:	b	3bcc0 <fputs@plt+0x2abf8>
   3be6c:	ldr	r3, [sp, #28]
   3be70:	cmp	r3, #0
   3be74:	cmpeq	r6, #0
   3be78:	strne	r8, [sp, #12]
   3be7c:	bne	3bd38 <fputs@plt+0x2ac70>
   3be80:	ldrb	r3, [r4, #21]
   3be84:	add	r2, sp, #28
   3be88:	ldr	r1, [sp, #32]
   3be8c:	orr	r3, r3, #2
   3be90:	strb	r3, [r4, #21]
   3be94:	mov	r0, r4
   3be98:	mov	r3, #1
   3be9c:	bl	3d410 <fputs@plt+0x2c348>
   3bea0:	ldrb	r3, [r4, #21]
   3bea4:	bic	r3, r3, #2
   3bea8:	strb	r3, [r4, #21]
   3beac:	subs	r3, r0, #0
   3beb0:	str	r3, [sp, #12]
   3beb4:	bne	3bc04 <fputs@plt+0x2ab3c>
   3beb8:	ldr	r0, [sp, #28]
   3bebc:	ldrh	r3, [r0, #24]
   3bec0:	bic	r3, r3, #16
   3bec4:	strh	r3, [r0, #24]
   3bec8:	bl	15414 <fputs@plt+0x434c>
   3becc:	b	3bd38 <fputs@plt+0x2ac70>
   3bed0:	andeq	fp, r8, r0, lsr #2
   3bed4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3bed8:	sub	sp, sp, #68	; 0x44
   3bedc:	ldr	r8, [r0]
   3bee0:	str	r1, [sp, #12]
   3bee4:	mov	r3, #1
   3bee8:	mov	r5, r0
   3beec:	mov	r6, #0
   3bef0:	add	r1, sp, #48	; 0x30
   3bef4:	ldr	r0, [r0, #68]	; 0x44
   3bef8:	str	r6, [sp, #36]	; 0x24
   3befc:	str	r3, [sp, #40]	; 0x28
   3bf00:	bl	13d70 <fputs@plt+0x2ca8>
   3bf04:	subs	r4, r0, #0
   3bf08:	bne	3bf9c <fputs@plt+0x2aed4>
   3bf0c:	ldr	r3, [r5]
   3bf10:	ldr	r6, [r5, #208]	; 0xd0
   3bf14:	ldr	r0, [r5, #68]	; 0x44
   3bf18:	ldr	r2, [r3, #8]
   3bf1c:	mov	r1, r6
   3bf20:	add	r2, r2, #1
   3bf24:	bl	19854 <fputs@plt+0x878c>
   3bf28:	subs	r7, r0, #0
   3bf2c:	movne	r6, r4
   3bf30:	movne	r4, r7
   3bf34:	bne	3bf9c <fputs@plt+0x2aed4>
   3bf38:	ldrb	r3, [r6]
   3bf3c:	cmp	r3, #0
   3bf40:	bne	3c038 <fputs@plt+0x2af70>
   3bf44:	ldr	r4, [sp, #40]	; 0x28
   3bf48:	cmp	r4, #0
   3bf4c:	moveq	r6, r4
   3bf50:	beq	3bf9c <fputs@plt+0x2aed4>
   3bf54:	mov	r6, r7
   3bf58:	ldr	r7, [sp, #12]
   3bf5c:	mov	r9, r5
   3bf60:	mov	r2, #0
   3bf64:	mov	r3, #0
   3bf68:	strd	r2, [r9, #80]!	; 0x50
   3bf6c:	add	r3, sp, #36	; 0x24
   3bf70:	str	r3, [sp, #4]
   3bf74:	add	r3, sp, #32
   3bf78:	str	r3, [sp]
   3bf7c:	ldr	r1, [sp, #12]
   3bf80:	ldrd	r2, [sp, #48]	; 0x30
   3bf84:	mov	r0, r5
   3bf88:	bl	217d0 <fputs@plt+0x10708>
   3bf8c:	subs	r4, r0, #0
   3bf90:	beq	3c05c <fputs@plt+0x2af94>
   3bf94:	cmp	r4, #101	; 0x65
   3bf98:	moveq	r4, #0
   3bf9c:	ldrb	r3, [r5, #13]
   3bfa0:	cmp	r4, #0
   3bfa4:	strb	r3, [r5, #19]
   3bfa8:	bne	3c000 <fputs@plt+0x2af38>
   3bfac:	ldr	r3, [r5]
   3bfb0:	ldr	sl, [r5, #208]	; 0xd0
   3bfb4:	ldr	r0, [r5, #68]	; 0x44
   3bfb8:	ldr	r2, [r3, #8]
   3bfbc:	mov	r1, sl
   3bfc0:	add	r2, r2, #1
   3bfc4:	bl	19854 <fputs@plt+0x878c>
   3bfc8:	subs	r4, r0, #0
   3bfcc:	bne	3c000 <fputs@plt+0x2af38>
   3bfd0:	ldrb	r3, [r5, #17]
   3bfd4:	sub	r3, r3, #1
   3bfd8:	cmp	r3, #2
   3bfdc:	bhi	3c190 <fputs@plt+0x2b0c8>
   3bfe0:	ldrb	r1, [sl]
   3bfe4:	mov	r2, #0
   3bfe8:	mov	r0, r5
   3bfec:	subs	r1, r1, r2
   3bff0:	movne	r1, #1
   3bff4:	bl	23768 <fputs@plt+0x126a0>
   3bff8:	subs	r4, r0, #0
   3bffc:	beq	3c1a8 <fputs@plt+0x2b0e0>
   3c000:	ldr	r3, [sp, #12]
   3c004:	cmp	r3, #0
   3c008:	cmpne	r6, #0
   3c00c:	beq	3c024 <fputs@plt+0x2af5c>
   3c010:	ldr	r3, [r5, #180]	; 0xb4
   3c014:	mov	r2, r6
   3c018:	ldr	r1, [pc, #900]	; 3c3a4 <fputs@plt+0x2b2dc>
   3c01c:	ldr	r0, [pc, #900]	; 3c3a8 <fputs@plt+0x2b2e0>
   3c020:	bl	2d7f8 <fputs@plt+0x1c730>
   3c024:	mov	r0, r5
   3c028:	bl	21a2c <fputs@plt+0x10964>
   3c02c:	mov	r0, r4
   3c030:	add	sp, sp, #68	; 0x44
   3c034:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3c038:	mov	r2, r4
   3c03c:	add	r3, sp, #40	; 0x28
   3c040:	mov	r1, r6
   3c044:	mov	r0, r8
   3c048:	bl	13de4 <fputs@plt+0x2d1c>
   3c04c:	subs	r4, r0, #0
   3c050:	beq	3bf44 <fputs@plt+0x2ae7c>
   3c054:	mov	r6, r7
   3c058:	b	3bf9c <fputs@plt+0x2aed4>
   3c05c:	ldr	r3, [sp, #32]
   3c060:	ldr	r8, [r5, #156]	; 0x9c
   3c064:	cmn	r3, #1
   3c068:	bne	3c08c <fputs@plt+0x2afc4>
   3c06c:	ldrd	r0, [sp, #48]	; 0x30
   3c070:	ldr	r2, [r5, #160]	; 0xa0
   3c074:	add	r2, r2, #8
   3c078:	subs	r0, r0, r8
   3c07c:	asr	r3, r2, #31
   3c080:	sbc	r1, r1, #0
   3c084:	bl	704fc <fputs@plt+0x5f434>
   3c088:	str	r0, [sp, #32]
   3c08c:	ldr	r3, [sp, #32]
   3c090:	ldr	r2, [sp, #12]
   3c094:	ldrd	sl, [r5, #80]	; 0x50
   3c098:	cmp	r3, #0
   3c09c:	cmpeq	r2, #0
   3c0a0:	bne	3c0dc <fputs@plt+0x2b014>
   3c0a4:	ldrd	r2, [r5, #88]	; 0x58
   3c0a8:	adds	r2, r2, r8
   3c0ac:	adc	r3, r3, #0
   3c0b0:	cmp	r3, fp
   3c0b4:	cmpeq	r2, sl
   3c0b8:	bne	3c0dc <fputs@plt+0x2b014>
   3c0bc:	ldrd	r0, [sp, #48]	; 0x30
   3c0c0:	ldr	r2, [r5, #160]	; 0xa0
   3c0c4:	add	r2, r2, #8
   3c0c8:	subs	r0, r0, sl
   3c0cc:	asr	r3, r2, #31
   3c0d0:	sbc	r1, r1, fp
   3c0d4:	bl	704fc <fputs@plt+0x5f434>
   3c0d8:	str	r0, [sp, #32]
   3c0dc:	mov	r3, #0
   3c0e0:	cmp	fp, r3
   3c0e4:	cmpeq	sl, r8
   3c0e8:	bne	3c108 <fputs@plt+0x2b040>
   3c0ec:	ldr	r1, [sp, #36]	; 0x24
   3c0f0:	mov	r0, r5
   3c0f4:	bl	18460 <fputs@plt+0x7398>
   3c0f8:	cmp	r0, #0
   3c0fc:	bne	3c188 <fputs@plt+0x2b0c0>
   3c100:	ldr	r3, [sp, #36]	; 0x24
   3c104:	str	r3, [r5, #28]
   3c108:	mov	r8, r6
   3c10c:	mov	sl, #0
   3c110:	mov	fp, #1
   3c114:	ldr	r2, [sp, #32]
   3c118:	sub	r3, r8, r6
   3c11c:	cmp	r2, r3
   3c120:	bls	3c16c <fputs@plt+0x2b0a4>
   3c124:	cmp	r7, #0
   3c128:	beq	3c134 <fputs@plt+0x2b06c>
   3c12c:	mov	r0, r5
   3c130:	bl	1de38 <fputs@plt+0xcd70>
   3c134:	str	sl, [sp]
   3c138:	mov	r3, fp
   3c13c:	mov	r2, #0
   3c140:	mov	r1, r9
   3c144:	mov	r0, r5
   3c148:	bl	3bb54 <fputs@plt+0x2aa8c>
   3c14c:	subs	r7, r0, #0
   3c150:	addeq	r8, r8, #1
   3c154:	beq	3c114 <fputs@plt+0x2b04c>
   3c158:	cmp	r7, #101	; 0x65
   3c15c:	bne	3c174 <fputs@plt+0x2b0ac>
   3c160:	ldrd	r2, [sp, #48]	; 0x30
   3c164:	mov	r7, r4
   3c168:	strd	r2, [r5, #80]	; 0x50
   3c16c:	mov	r6, r8
   3c170:	b	3bf6c <fputs@plt+0x2aea4>
   3c174:	ldr	r4, [pc, #560]	; 3c3ac <fputs@plt+0x2b2e4>
   3c178:	mov	r6, r8
   3c17c:	cmp	r7, r4
   3c180:	movne	r4, r7
   3c184:	b	3bf98 <fputs@plt+0x2aed0>
   3c188:	mov	r4, r0
   3c18c:	b	3bf9c <fputs@plt+0x2aed4>
   3c190:	mov	r1, r4
   3c194:	mov	r0, r5
   3c198:	bl	1ad7c <fputs@plt+0x9cb4>
   3c19c:	subs	r4, r0, #0
   3c1a0:	bne	3c000 <fputs@plt+0x2af38>
   3c1a4:	b	3bfe0 <fputs@plt+0x2af18>
   3c1a8:	ldrb	r3, [sl]
   3c1ac:	cmp	r3, #0
   3c1b0:	beq	3c000 <fputs@plt+0x2af38>
   3c1b4:	ldr	r4, [sp, #40]	; 0x28
   3c1b8:	cmp	r4, #0
   3c1bc:	beq	3c000 <fputs@plt+0x2af38>
   3c1c0:	ldr	r9, [r5]
   3c1c4:	ldr	r0, [r9, #4]
   3c1c8:	lsl	r0, r0, #1
   3c1cc:	asr	r1, r0, #31
   3c1d0:	bl	20638 <fputs@plt+0xf570>
   3c1d4:	subs	r8, r0, #0
   3c1d8:	beq	3c398 <fputs@plt+0x2b2d0>
   3c1dc:	mov	r7, #0
   3c1e0:	ldr	fp, [r9, #4]
   3c1e4:	ldr	r3, [pc, #452]	; 3c3b0 <fputs@plt+0x2b2e8>
   3c1e8:	str	r7, [sp]
   3c1ec:	mov	r2, r8
   3c1f0:	mov	r1, sl
   3c1f4:	mov	r0, r9
   3c1f8:	bl	13dc4 <fputs@plt+0x2cfc>
   3c1fc:	subs	r4, r0, #0
   3c200:	bne	3c370 <fputs@plt+0x2b2a8>
   3c204:	add	r1, sp, #56	; 0x38
   3c208:	mov	r0, r8
   3c20c:	bl	13d70 <fputs@plt+0x2ca8>
   3c210:	subs	r4, r0, #0
   3c214:	bne	3c370 <fputs@plt+0x2b2a8>
   3c218:	ldrd	r0, [sp, #56]	; 0x38
   3c21c:	ldr	r3, [r9, #8]
   3c220:	add	r3, r3, #1
   3c224:	adds	r0, r0, r3
   3c228:	adc	r1, r1, r3, asr #31
   3c22c:	adds	r0, r0, #1
   3c230:	adc	r1, r1, #0
   3c234:	str	r3, [sp, #24]
   3c238:	bl	1de8c <fputs@plt+0xcdc4>
   3c23c:	subs	r7, r0, #0
   3c240:	beq	3c38c <fputs@plt+0x2b2c4>
   3c244:	ldr	r3, [sp, #56]	; 0x38
   3c248:	mov	r0, #0
   3c24c:	mov	r1, #0
   3c250:	mov	r2, r3
   3c254:	strd	r0, [sp]
   3c258:	mov	r1, r7
   3c25c:	mov	r0, r8
   3c260:	str	r3, [sp, #20]
   3c264:	bl	13d40 <fputs@plt+0x2c78>
   3c268:	subs	r4, r0, #0
   3c26c:	bne	3c370 <fputs@plt+0x2b2a8>
   3c270:	add	r3, r8, fp
   3c274:	str	r3, [sp, #16]
   3c278:	ldr	r3, [sp, #20]
   3c27c:	mov	fp, r7
   3c280:	add	r3, r3, #1
   3c284:	add	r3, r7, r3
   3c288:	str	r3, [sp, #20]
   3c28c:	ldr	r3, [sp, #56]	; 0x38
   3c290:	str	r4, [sp, #28]
   3c294:	strb	r4, [r7, r3]
   3c298:	ldrd	r2, [sp, #56]	; 0x38
   3c29c:	sub	r0, fp, r7
   3c2a0:	cmp	r0, r2
   3c2a4:	asr	r1, r0, #31
   3c2a8:	sbcs	r3, r1, r3
   3c2ac:	blt	3c2d0 <fputs@plt+0x2b208>
   3c2b0:	mov	r0, r8
   3c2b4:	bl	13d10 <fputs@plt+0x2c48>
   3c2b8:	mov	r2, #0
   3c2bc:	mov	r1, sl
   3c2c0:	mov	r0, r9
   3c2c4:	bl	13ddc <fputs@plt+0x2d14>
   3c2c8:	mov	r4, r0
   3c2cc:	b	3c370 <fputs@plt+0x2b2a8>
   3c2d0:	add	r3, sp, #44	; 0x2c
   3c2d4:	ldr	r2, [sp, #28]
   3c2d8:	mov	r1, fp
   3c2dc:	mov	r0, r9
   3c2e0:	bl	13de4 <fputs@plt+0x2d1c>
   3c2e4:	subs	r4, r0, #0
   3c2e8:	bne	3c370 <fputs@plt+0x2b2a8>
   3c2ec:	ldr	r3, [sp, #44]	; 0x2c
   3c2f0:	cmp	r3, #0
   3c2f4:	bne	3c30c <fputs@plt+0x2b244>
   3c2f8:	mov	r0, fp
   3c2fc:	bl	1839c <fputs@plt+0x72d4>
   3c300:	add	r0, r0, #1
   3c304:	add	fp, fp, r0
   3c308:	b	3c298 <fputs@plt+0x2b1d0>
   3c30c:	str	r4, [sp]
   3c310:	ldr	r3, [pc, #156]	; 3c3b4 <fputs@plt+0x2b2ec>
   3c314:	ldr	r2, [sp, #16]
   3c318:	mov	r1, fp
   3c31c:	mov	r0, r9
   3c320:	bl	13dc4 <fputs@plt+0x2cfc>
   3c324:	subs	r4, r0, #0
   3c328:	bne	3c370 <fputs@plt+0x2b2a8>
   3c32c:	add	r0, sp, #16
   3c330:	ldm	r0, {r0, r1, r2}
   3c334:	bl	19854 <fputs@plt+0x878c>
   3c338:	mov	r4, r0
   3c33c:	ldr	r0, [sp, #16]
   3c340:	bl	13d10 <fputs@plt+0x2c48>
   3c344:	cmp	r4, #0
   3c348:	bne	3c370 <fputs@plt+0x2b2a8>
   3c34c:	ldr	r3, [sp, #20]
   3c350:	ldrb	r3, [r3]
   3c354:	cmp	r3, #0
   3c358:	beq	3c2f8 <fputs@plt+0x2b230>
   3c35c:	mov	r1, sl
   3c360:	ldr	r0, [sp, #20]
   3c364:	bl	110a4 <strcmp@plt>
   3c368:	subs	r4, r0, #0
   3c36c:	bne	3c2f8 <fputs@plt+0x2b230>
   3c370:	mov	r0, r7
   3c374:	bl	1a014 <fputs@plt+0x8f4c>
   3c378:	mov	r0, r8
   3c37c:	bl	13d10 <fputs@plt+0x2c48>
   3c380:	mov	r0, r8
   3c384:	bl	1a014 <fputs@plt+0x8f4c>
   3c388:	b	3c000 <fputs@plt+0x2af38>
   3c38c:	bl	1a014 <fputs@plt+0x8f4c>
   3c390:	mov	r4, #7
   3c394:	b	3c378 <fputs@plt+0x2b2b0>
   3c398:	bl	1a014 <fputs@plt+0x8f4c>
   3c39c:	mov	r4, #7
   3c3a0:	b	3c000 <fputs@plt+0x2af38>
   3c3a4:			; <UNDEFINED> instruction: 0x000773b3
   3c3a8:	andeq	r0, r0, fp, lsl r2
   3c3ac:	andeq	r0, r0, sl, lsl #4
   3c3b0:	andeq	r4, r0, r1
   3c3b4:	andeq	r0, r0, r1, lsl #16
   3c3b8:	push	{r4, r5, r6, r7, r8, r9, lr}
   3c3bc:	sub	sp, sp, #44	; 0x2c
   3c3c0:	ldrb	r3, [r0, #16]
   3c3c4:	cmp	r3, #0
   3c3c8:	beq	3c3d8 <fputs@plt+0x2b310>
   3c3cc:	ldr	r5, [r0, #44]	; 0x2c
   3c3d0:	cmp	r5, #0
   3c3d4:	bne	3c8e8 <fputs@plt+0x2b820>
   3c3d8:	mov	r4, r0
   3c3dc:	ldr	r0, [r0, #216]	; 0xd8
   3c3e0:	cmp	r0, #0
   3c3e4:	bne	3c834 <fputs@plt+0x2b76c>
   3c3e8:	ldrb	r3, [r4, #17]
   3c3ec:	cmp	r3, #0
   3c3f0:	movne	r5, r0
   3c3f4:	bne	3c8b0 <fputs@plt+0x2b7e8>
   3c3f8:	mov	r1, #1
   3c3fc:	mov	r0, r4
   3c400:	bl	228c0 <fputs@plt+0x117f8>
   3c404:	subs	r7, r0, #0
   3c408:	bne	3c8f4 <fputs@plt+0x2b82c>
   3c40c:	ldrb	r3, [r4, #18]
   3c410:	cmp	r3, #1
   3c414:	bls	3c510 <fputs@plt+0x2b448>
   3c418:	ldrb	r3, [r4, #15]
   3c41c:	cmp	r3, #0
   3c420:	movne	r5, #776	; 0x308
   3c424:	bne	3c610 <fputs@plt+0x2b548>
   3c428:	mov	r1, #4
   3c42c:	mov	r0, r4
   3c430:	bl	2283c <fputs@plt+0x11774>
   3c434:	subs	r5, r0, #0
   3c438:	bne	3c610 <fputs@plt+0x2b548>
   3c43c:	ldr	r3, [r4, #68]	; 0x44
   3c440:	ldr	r8, [r3]
   3c444:	cmp	r8, #0
   3c448:	bne	3c4c0 <fputs@plt+0x2b3f8>
   3c44c:	ldr	r6, [r4]
   3c450:	mov	r2, r5
   3c454:	add	r3, sp, #20
   3c458:	ldr	r1, [r4, #180]	; 0xb4
   3c45c:	mov	r0, r6
   3c460:	bl	13de4 <fputs@plt+0x2d1c>
   3c464:	subs	r5, r0, #0
   3c468:	bne	3c4c0 <fputs@plt+0x2b3f8>
   3c46c:	ldr	r5, [sp, #20]
   3c470:	cmp	r5, #0
   3c474:	beq	3c4c0 <fputs@plt+0x2b3f8>
   3c478:	add	r3, sp, #40	; 0x28
   3c47c:	mov	r0, r6
   3c480:	str	r8, [r3, #-16]!
   3c484:	str	r3, [sp]
   3c488:	ldr	r3, [pc, #1132]	; 3c8fc <fputs@plt+0x2b834>
   3c48c:	ldr	r2, [r4, #68]	; 0x44
   3c490:	ldr	r1, [r4, #180]	; 0xb4
   3c494:	bl	13dc4 <fputs@plt+0x2cfc>
   3c498:	subs	r5, r0, #0
   3c49c:	bne	3c4c0 <fputs@plt+0x2b3f8>
   3c4a0:	ldr	r5, [sp, #24]
   3c4a4:	ands	r5, r5, #1
   3c4a8:	beq	3c4c0 <fputs@plt+0x2b3f8>
   3c4ac:	ldr	r0, [pc, #1100]	; 3c900 <fputs@plt+0x2b838>
   3c4b0:	bl	2ffa8 <fputs@plt+0x1eee0>
   3c4b4:	mov	r5, r0
   3c4b8:	ldr	r0, [r4, #68]	; 0x44
   3c4bc:	bl	13d10 <fputs@plt+0x2c48>
   3c4c0:	ldr	r3, [r4, #68]	; 0x44
   3c4c4:	ldr	r3, [r3]
   3c4c8:	cmp	r3, #0
   3c4cc:	beq	3c7b4 <fputs@plt+0x2b6ec>
   3c4d0:	mov	r0, r4
   3c4d4:	bl	1ad40 <fputs@plt+0x9c78>
   3c4d8:	subs	r5, r0, #0
   3c4dc:	bne	3c500 <fputs@plt+0x2b438>
   3c4e0:	mov	r1, #1
   3c4e4:	mov	r0, r4
   3c4e8:	bl	3bed4 <fputs@plt+0x2ae0c>
   3c4ec:	mov	r3, #0
   3c4f0:	strb	r3, [r4, #17]
   3c4f4:	mov	r5, r0
   3c4f8:	cmp	r5, #0
   3c4fc:	beq	3c660 <fputs@plt+0x2b598>
   3c500:	mov	r1, r5
   3c504:	mov	r0, r4
   3c508:	bl	157d4 <fputs@plt+0x470c>
   3c50c:	b	3c610 <fputs@plt+0x2b548>
   3c510:	mov	r3, #1
   3c514:	str	r3, [sp, #12]
   3c518:	ldr	r3, [r4, #68]	; 0x44
   3c51c:	ldr	r8, [r4]
   3c520:	ldr	r6, [r3]
   3c524:	cmp	r6, #0
   3c528:	beq	3c5f4 <fputs@plt+0x2b52c>
   3c52c:	ldr	r3, [sp, #12]
   3c530:	cmp	r3, #0
   3c534:	beq	3c660 <fputs@plt+0x2b598>
   3c538:	ldr	r0, [r4, #64]	; 0x40
   3c53c:	add	r1, sp, #40	; 0x28
   3c540:	mov	r3, #0
   3c544:	str	r3, [r1, #-24]!	; 0xffffffe8
   3c548:	ldr	r3, [r0]
   3c54c:	ldr	r3, [r3, #36]	; 0x24
   3c550:	blx	r3
   3c554:	subs	r5, r0, #0
   3c558:	bne	3c610 <fputs@plt+0x2b548>
   3c55c:	ldr	r3, [sp, #16]
   3c560:	cmp	r3, #0
   3c564:	bne	3c660 <fputs@plt+0x2b598>
   3c568:	add	r1, sp, #20
   3c56c:	mov	r0, r4
   3c570:	bl	15a24 <fputs@plt+0x495c>
   3c574:	subs	r5, r0, #0
   3c578:	bne	3c610 <fputs@plt+0x2b548>
   3c57c:	ldr	r3, [sp, #20]
   3c580:	cmp	r3, #0
   3c584:	bne	3c770 <fputs@plt+0x2b6a8>
   3c588:	cmp	r6, #0
   3c58c:	beq	3c61c <fputs@plt+0x2b554>
   3c590:	add	r1, sp, #40	; 0x28
   3c594:	mov	r3, #0
   3c598:	strb	r3, [r1, #-16]!
   3c59c:	mov	r2, #0
   3c5a0:	mov	r3, #0
   3c5a4:	ldr	r5, [pc, #856]	; 3c904 <fputs@plt+0x2b83c>
   3c5a8:	strd	r2, [sp]
   3c5ac:	mov	r2, #1
   3c5b0:	ldr	r0, [r4, #68]	; 0x44
   3c5b4:	bl	13d40 <fputs@plt+0x2c78>
   3c5b8:	cmp	r0, r5
   3c5bc:	movne	r5, r0
   3c5c0:	moveq	r5, #0
   3c5c4:	cmp	r6, #0
   3c5c8:	bne	3c5d4 <fputs@plt+0x2b50c>
   3c5cc:	ldr	r0, [r4, #68]	; 0x44
   3c5d0:	bl	13d10 <fputs@plt+0x2c48>
   3c5d4:	ldrb	r3, [sp, #24]
   3c5d8:	adds	r3, r3, #0
   3c5dc:	movne	r3, #1
   3c5e0:	cmp	r5, #0
   3c5e4:	bne	3c610 <fputs@plt+0x2b548>
   3c5e8:	cmp	r3, #0
   3c5ec:	beq	3c660 <fputs@plt+0x2b598>
   3c5f0:	b	3c418 <fputs@plt+0x2b350>
   3c5f4:	add	r3, sp, #12
   3c5f8:	mov	r2, r6
   3c5fc:	ldr	r1, [r4, #180]	; 0xb4
   3c600:	mov	r0, r8
   3c604:	bl	13de4 <fputs@plt+0x2d1c>
   3c608:	subs	r5, r0, #0
   3c60c:	beq	3c52c <fputs@plt+0x2b464>
   3c610:	mov	r0, r4
   3c614:	bl	214c8 <fputs@plt+0x10400>
   3c618:	b	3c8e8 <fputs@plt+0x2b820>
   3c61c:	bl	13e4c <fputs@plt+0x2d84>
   3c620:	mov	r1, #2
   3c624:	mov	r0, r4
   3c628:	bl	2283c <fputs@plt+0x11774>
   3c62c:	cmp	r0, #0
   3c630:	bne	3c65c <fputs@plt+0x2b594>
   3c634:	mov	r2, r6
   3c638:	ldr	r1, [r4, #180]	; 0xb4
   3c63c:	mov	r0, r8
   3c640:	bl	13ddc <fputs@plt+0x2d14>
   3c644:	ldrb	r3, [r4, #4]
   3c648:	cmp	r3, #0
   3c64c:	bne	3c65c <fputs@plt+0x2b594>
   3c650:	mov	r1, #1
   3c654:	mov	r0, r4
   3c658:	bl	15740 <fputs@plt+0x4678>
   3c65c:	bl	13e64 <fputs@plt+0x2d9c>
   3c660:	ldrb	r3, [r4, #13]
   3c664:	cmp	r3, #0
   3c668:	bne	3c710 <fputs@plt+0x2b648>
   3c66c:	ldrb	r2, [r4, #24]
   3c670:	cmp	r2, #0
   3c674:	beq	3c710 <fputs@plt+0x2b648>
   3c678:	add	r1, sp, #40	; 0x28
   3c67c:	mov	r0, r4
   3c680:	str	r3, [r1, #-20]!	; 0xffffffec
   3c684:	bl	15a24 <fputs@plt+0x495c>
   3c688:	subs	r5, r0, #0
   3c68c:	bne	3c610 <fputs@plt+0x2b548>
   3c690:	ldr	r1, [sp, #20]
   3c694:	cmp	r1, #0
   3c698:	beq	3c7d0 <fputs@plt+0x2b708>
   3c69c:	mov	r3, #0
   3c6a0:	mov	r2, #24
   3c6a4:	add	r1, sp, #24
   3c6a8:	strd	r2, [sp]
   3c6ac:	mov	r2, #16
   3c6b0:	ldr	r0, [r4, #64]	; 0x40
   3c6b4:	bl	13d40 <fputs@plt+0x2c78>
   3c6b8:	ldr	r3, [pc, #580]	; 3c904 <fputs@plt+0x2b83c>
   3c6bc:	cmp	r0, #0
   3c6c0:	cmpne	r0, r3
   3c6c4:	mov	r5, r0
   3c6c8:	bne	3c610 <fputs@plt+0x2b548>
   3c6cc:	mov	r2, #16
   3c6d0:	add	r1, sp, #24
   3c6d4:	add	r0, r4, #112	; 0x70
   3c6d8:	bl	10e34 <memcmp@plt>
   3c6dc:	cmp	r0, #0
   3c6e0:	beq	3c710 <fputs@plt+0x2b648>
   3c6e4:	mov	r0, r4
   3c6e8:	bl	1de38 <fputs@plt+0xcd70>
   3c6ec:	ldrb	r3, [r4, #23]
   3c6f0:	cmp	r3, #0
   3c6f4:	beq	3c710 <fputs@plt+0x2b648>
   3c6f8:	mov	r3, #0
   3c6fc:	str	r3, [sp]
   3c700:	mov	r2, #0
   3c704:	mov	r3, #0
   3c708:	ldr	r0, [r4, #64]	; 0x40
   3c70c:	bl	13db8 <fputs@plt+0x2cf0>
   3c710:	ldrb	r3, [r4, #13]
   3c714:	cmp	r3, #0
   3c718:	movne	r5, r7
   3c71c:	bne	3c828 <fputs@plt+0x2b760>
   3c720:	add	r1, sp, #24
   3c724:	mov	r0, r4
   3c728:	bl	15a24 <fputs@plt+0x495c>
   3c72c:	subs	r5, r0, #0
   3c730:	bne	3c828 <fputs@plt+0x2b760>
   3c734:	ldr	r3, [sp, #24]
   3c738:	cmp	r3, #0
   3c73c:	bne	3c7e0 <fputs@plt+0x2b718>
   3c740:	mov	r2, r5
   3c744:	ldr	r1, [r4, #220]	; 0xdc
   3c748:	ldr	r0, [r4]
   3c74c:	bl	13ddc <fputs@plt+0x2d14>
   3c750:	ldr	r3, [pc, #432]	; 3c908 <fputs@plt+0x2b840>
   3c754:	str	r5, [sp, #20]
   3c758:	cmp	r0, r3
   3c75c:	moveq	r0, #0
   3c760:	cmp	r0, #0
   3c764:	beq	3c818 <fputs@plt+0x2b750>
   3c768:	mov	r5, r0
   3c76c:	b	3c828 <fputs@plt+0x2b760>
   3c770:	cmp	r6, #0
   3c774:	bne	3c590 <fputs@plt+0x2b4c8>
   3c778:	add	r2, sp, #40	; 0x28
   3c77c:	ldr	r3, [pc, #392]	; 3c90c <fputs@plt+0x2b844>
   3c780:	mov	r0, r8
   3c784:	str	r3, [r2, #-16]!
   3c788:	str	r2, [sp]
   3c78c:	ldr	r2, [r4, #68]	; 0x44
   3c790:	ldr	r1, [r4, #180]	; 0xb4
   3c794:	bl	13dc4 <fputs@plt+0x2cfc>
   3c798:	cmp	r0, #0
   3c79c:	beq	3c590 <fputs@plt+0x2b4c8>
   3c7a0:	cmp	r0, #14
   3c7a4:	beq	3c418 <fputs@plt+0x2b350>
   3c7a8:	mov	r3, r5
   3c7ac:	mov	r5, r0
   3c7b0:	b	3c5e0 <fputs@plt+0x2b518>
   3c7b4:	ldrb	r3, [r4, #4]
   3c7b8:	cmp	r3, #0
   3c7bc:	bne	3c4f8 <fputs@plt+0x2b430>
   3c7c0:	mov	r1, #1
   3c7c4:	mov	r0, r4
   3c7c8:	bl	15740 <fputs@plt+0x4678>
   3c7cc:	b	3c4f8 <fputs@plt+0x2b430>
   3c7d0:	mov	r2, #16
   3c7d4:	add	r0, sp, #24
   3c7d8:	bl	10eac <memset@plt>
   3c7dc:	b	3c6cc <fputs@plt+0x2b604>
   3c7e0:	add	r3, sp, #20
   3c7e4:	mov	r2, r5
   3c7e8:	ldr	r1, [r4, #220]	; 0xdc
   3c7ec:	ldr	r0, [r4]
   3c7f0:	bl	13de4 <fputs@plt+0x2d1c>
   3c7f4:	cmp	r0, #0
   3c7f8:	bne	3c768 <fputs@plt+0x2b6a0>
   3c7fc:	ldr	r3, [sp, #20]
   3c800:	cmp	r3, #0
   3c804:	beq	3c818 <fputs@plt+0x2b750>
   3c808:	mov	r1, r5
   3c80c:	mov	r0, r4
   3c810:	bl	11290 <fputs@plt+0x1c8>
   3c814:	b	3c768 <fputs@plt+0x2b6a0>
   3c818:	ldrb	r3, [r4, #5]
   3c81c:	cmp	r3, #5
   3c820:	moveq	r3, #0
   3c824:	strbeq	r3, [r4, #5]
   3c828:	ldr	r0, [r4, #216]	; 0xd8
   3c82c:	cmp	r0, #0
   3c830:	beq	3c8b0 <fputs@plt+0x2b7e8>
   3c834:	add	r7, sp, #40	; 0x28
   3c838:	mov	r6, #0
   3c83c:	str	r6, [r7, #-16]!
   3c840:	bl	21474 <fputs@plt+0x103ac>
   3c844:	ldr	r8, [r4, #216]	; 0xd8
   3c848:	mov	r9, r6
   3c84c:	add	r6, r6, #1
   3c850:	mov	r3, r6
   3c854:	mov	r2, r9
   3c858:	mov	r1, r7
   3c85c:	mov	r0, r8
   3c860:	bl	3a0ac <fputs@plt+0x28fe4>
   3c864:	cmn	r0, #1
   3c868:	mov	r5, r0
   3c86c:	beq	3c84c <fputs@plt+0x2b784>
   3c870:	cmp	r0, #0
   3c874:	bne	3c884 <fputs@plt+0x2b7bc>
   3c878:	ldr	r3, [sp, #24]
   3c87c:	cmp	r3, #0
   3c880:	beq	3c8b0 <fputs@plt+0x2b7e8>
   3c884:	mov	r0, r4
   3c888:	bl	1de38 <fputs@plt+0xcd70>
   3c88c:	ldrb	r3, [r4, #23]
   3c890:	cmp	r3, #0
   3c894:	beq	3c8b0 <fputs@plt+0x2b7e8>
   3c898:	mov	r3, #0
   3c89c:	str	r3, [sp]
   3c8a0:	mov	r2, #0
   3c8a4:	mov	r3, #0
   3c8a8:	ldr	r0, [r4, #64]	; 0x40
   3c8ac:	bl	13db8 <fputs@plt+0x2cf0>
   3c8b0:	ldrb	r3, [r4, #17]
   3c8b4:	cmp	r3, #0
   3c8b8:	bne	3c8d4 <fputs@plt+0x2b80c>
   3c8bc:	cmp	r5, #0
   3c8c0:	bne	3c610 <fputs@plt+0x2b548>
   3c8c4:	add	r1, r4, #28
   3c8c8:	mov	r0, r4
   3c8cc:	bl	15a24 <fputs@plt+0x495c>
   3c8d0:	mov	r5, r0
   3c8d4:	cmp	r5, #0
   3c8d8:	moveq	r3, #1
   3c8dc:	strbeq	r3, [r4, #17]
   3c8e0:	strbeq	r3, [r4, #24]
   3c8e4:	bne	3c610 <fputs@plt+0x2b548>
   3c8e8:	mov	r0, r5
   3c8ec:	add	sp, sp, #44	; 0x2c
   3c8f0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3c8f4:	mov	r5, r7
   3c8f8:	b	3c610 <fputs@plt+0x2b548>
   3c8fc:	andeq	r0, r0, r2, lsl #16
   3c900:	andeq	fp, r0, r7, asr #31
   3c904:	andeq	r0, r0, sl, lsl #4
   3c908:	andeq	r1, r0, sl, lsl #14
   3c90c:	andeq	r0, r0, r1, lsl #16
   3c910:	push	{r4, r5, r6, lr}
   3c914:	mov	r4, r0
   3c918:	ldrb	r2, [r0, #16]
   3c91c:	ldrb	r3, [r0, #5]
   3c920:	cmp	r2, #0
   3c924:	beq	3c934 <fputs@plt+0x2b86c>
   3c928:	sub	r2, r1, #2
   3c92c:	bics	r2, r2, #2
   3c930:	movne	r1, r3
   3c934:	cmp	r1, r3
   3c938:	beq	3c984 <fputs@plt+0x2b8bc>
   3c93c:	ldrb	r2, [r4, #4]
   3c940:	strb	r1, [r4, #5]
   3c944:	cmp	r2, #0
   3c948:	bne	3ca08 <fputs@plt+0x2b940>
   3c94c:	and	r3, r3, #5
   3c950:	cmp	r3, #1
   3c954:	bne	3ca08 <fputs@plt+0x2b940>
   3c958:	ands	r5, r1, #1
   3c95c:	bne	3ca08 <fputs@plt+0x2b940>
   3c960:	ldr	r0, [r4, #68]	; 0x44
   3c964:	bl	13d10 <fputs@plt+0x2c48>
   3c968:	ldrb	r3, [r4, #18]
   3c96c:	cmp	r3, #1
   3c970:	bls	3c98c <fputs@plt+0x2b8c4>
   3c974:	mov	r2, r5
   3c978:	ldr	r1, [r4, #180]	; 0xb4
   3c97c:	ldr	r0, [r4]
   3c980:	bl	13ddc <fputs@plt+0x2d14>
   3c984:	ldrb	r0, [r4, #5]
   3c988:	pop	{r4, r5, r6, pc}
   3c98c:	ldrb	r6, [r4, #17]
   3c990:	cmp	r6, #0
   3c994:	bne	3c9a4 <fputs@plt+0x2b8dc>
   3c998:	mov	r0, r4
   3c99c:	bl	3c3b8 <fputs@plt+0x2b2f0>
   3c9a0:	mov	r5, r0
   3c9a4:	ldrb	r3, [r4, #17]
   3c9a8:	cmp	r3, #1
   3c9ac:	bne	3c9c0 <fputs@plt+0x2b8f8>
   3c9b0:	mov	r1, #2
   3c9b4:	mov	r0, r4
   3c9b8:	bl	2283c <fputs@plt+0x11774>
   3c9bc:	mov	r5, r0
   3c9c0:	cmp	r5, #0
   3c9c4:	bne	3c9d8 <fputs@plt+0x2b910>
   3c9c8:	mov	r2, r5
   3c9cc:	ldr	r1, [r4, #180]	; 0xb4
   3c9d0:	ldr	r0, [r4]
   3c9d4:	bl	13ddc <fputs@plt+0x2d14>
   3c9d8:	cmp	r5, #0
   3c9dc:	cmpeq	r6, #1
   3c9e0:	bne	3c9f4 <fputs@plt+0x2b92c>
   3c9e4:	mov	r1, #1
   3c9e8:	mov	r0, r4
   3c9ec:	bl	15740 <fputs@plt+0x4678>
   3c9f0:	b	3c984 <fputs@plt+0x2b8bc>
   3c9f4:	cmp	r6, #0
   3c9f8:	bne	3c984 <fputs@plt+0x2b8bc>
   3c9fc:	mov	r0, r4
   3ca00:	bl	214c8 <fputs@plt+0x10400>
   3ca04:	b	3c984 <fputs@plt+0x2b8bc>
   3ca08:	cmp	r1, #2
   3ca0c:	bne	3c984 <fputs@plt+0x2b8bc>
   3ca10:	ldr	r0, [r4, #68]	; 0x44
   3ca14:	bl	13d10 <fputs@plt+0x2c48>
   3ca18:	b	3c984 <fputs@plt+0x2b8bc>
   3ca1c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3ca20:	sub	sp, sp, #44	; 0x2c
   3ca24:	ldr	r7, [r0, #44]	; 0x2c
   3ca28:	cmp	r7, #0
   3ca2c:	bne	3ceac <fputs@plt+0x2bde4>
   3ca30:	ldr	r3, [r0, #104]	; 0x68
   3ca34:	cmp	r3, r2
   3ca38:	ble	3ceac <fputs@plt+0x2bde4>
   3ca3c:	cmp	r1, #1
   3ca40:	moveq	r6, r2
   3ca44:	addne	r6, r2, #1
   3ca48:	mov	r5, #48	; 0x30
   3ca4c:	mov	r8, r1
   3ca50:	mul	r5, r5, r6
   3ca54:	mov	r4, r0
   3ca58:	mov	sl, r5
   3ca5c:	mov	r9, r6
   3ca60:	ldr	r3, [r4, #104]	; 0x68
   3ca64:	cmp	r9, r3
   3ca68:	blt	3cabc <fputs@plt+0x2b9f4>
   3ca6c:	cmp	r8, #1
   3ca70:	str	r6, [r4, #104]	; 0x68
   3ca74:	bne	3cad8 <fputs@plt+0x2ba10>
   3ca78:	cmp	r6, #0
   3ca7c:	bne	3ceac <fputs@plt+0x2bde4>
   3ca80:	ldr	r0, [r4, #72]	; 0x48
   3ca84:	ldr	r3, [r0]
   3ca88:	cmp	r3, #0
   3ca8c:	beq	3ceac <fputs@plt+0x2bde4>
   3ca90:	ldr	r2, [pc, #1056]	; 3ceb8 <fputs@plt+0x2bdf0>
   3ca94:	cmp	r3, r2
   3ca98:	bne	3caac <fputs@plt+0x2b9e4>
   3ca9c:	mov	r2, #0
   3caa0:	mov	r3, #0
   3caa4:	bl	13d58 <fputs@plt+0x2c90>
   3caa8:	mov	r6, r0
   3caac:	mov	r3, #0
   3cab0:	str	r3, [r4, #56]	; 0x38
   3cab4:	mov	r7, r6
   3cab8:	b	3ceac <fputs@plt+0x2bde4>
   3cabc:	ldr	r3, [r4, #100]	; 0x64
   3cac0:	add	r9, r9, #1
   3cac4:	add	r3, r3, sl
   3cac8:	add	sl, sl, #48	; 0x30
   3cacc:	ldr	r0, [r3, #16]
   3cad0:	bl	1a0d4 <fputs@plt+0x900c>
   3cad4:	b	3ca60 <fputs@plt+0x2b998>
   3cad8:	ldr	r3, [r4, #216]	; 0xd8
   3cadc:	cmp	r3, #0
   3cae0:	bne	3caf4 <fputs@plt+0x2ba2c>
   3cae4:	ldr	r3, [r4, #68]	; 0x44
   3cae8:	ldr	r3, [r3]
   3caec:	cmp	r3, #0
   3caf0:	beq	3ceac <fputs@plt+0x2bde4>
   3caf4:	cmp	r6, #0
   3caf8:	beq	3cdf0 <fputs@plt+0x2bd28>
   3cafc:	ldr	r3, [r4, #100]	; 0x64
   3cb00:	sub	r5, r5, #48	; 0x30
   3cb04:	adds	r5, r3, r5
   3cb08:	beq	3cdf0 <fputs@plt+0x2bd28>
   3cb0c:	ldr	r0, [r5, #20]
   3cb10:	bl	20660 <fputs@plt+0xf598>
   3cb14:	subs	sl, r0, #0
   3cb18:	ldrne	r3, [r5, #20]
   3cb1c:	bne	3cdfc <fputs@plt+0x2bd34>
   3cb20:	mov	r7, #7
   3cb24:	b	3ceac <fputs@plt+0x2bde4>
   3cb28:	add	r3, r8, #33	; 0x21
   3cb2c:	ldr	r1, [r6, #32]
   3cb30:	lsrs	r2, r3, #12
   3cb34:	subne	r3, r8, #4048	; 0xfd0
   3cb38:	subne	r3, r3, #15
   3cb3c:	ldreq	r3, [r1]
   3cb40:	ldrne	r2, [r1, r2, lsl #2]
   3cb44:	andne	r3, r3, sl
   3cb48:	ldreq	r1, [r3, r5]
   3cb4c:	ldrne	r1, [r2, r3, lsl #2]
   3cb50:	mov	r0, r4
   3cb54:	bl	3d07c <fputs@plt+0x2bfb4>
   3cb58:	add	r8, r8, #1
   3cb5c:	add	r5, r5, #4
   3cb60:	mov	r7, r0
   3cb64:	b	3ce68 <fputs@plt+0x2bda0>
   3cb68:	ldr	r5, [r0, #12]
   3cb6c:	ldr	r1, [r0, #20]
   3cb70:	mov	r0, r4
   3cb74:	bl	3d07c <fputs@plt+0x2bfb4>
   3cb78:	mov	r7, r0
   3cb7c:	mov	r0, r5
   3cb80:	b	3ce94 <fputs@plt+0x2bdcc>
   3cb84:	ldrd	r2, [r4, #80]	; 0x50
   3cb88:	cmp	r5, #0
   3cb8c:	strd	r2, [sp, #8]
   3cb90:	beq	3ccd0 <fputs@plt+0x2bc08>
   3cb94:	ldr	r3, [r4, #216]	; 0xd8
   3cb98:	cmp	r3, #0
   3cb9c:	bne	3ccd0 <fputs@plt+0x2bc08>
   3cba0:	ldrd	r2, [r5, #8]
   3cba4:	strd	r2, [sp, #16]
   3cba8:	orrs	r3, r2, r3
   3cbac:	ldrdeq	r2, [sp, #8]
   3cbb0:	strdeq	r2, [sp, #16]
   3cbb4:	ldrd	r2, [r5]
   3cbb8:	mov	r8, r4
   3cbbc:	mov	r9, #1
   3cbc0:	strd	r2, [r8, #80]!	; 0x50
   3cbc4:	ldrd	r2, [r4, #80]	; 0x50
   3cbc8:	ldrd	r0, [sp, #16]
   3cbcc:	cmp	r2, r0
   3cbd0:	sbcs	r3, r3, r1
   3cbd4:	blt	3cc04 <fputs@plt+0x2bb3c>
   3cbd8:	ldrd	r2, [r4, #80]	; 0x50
   3cbdc:	ldrd	r0, [sp, #8]
   3cbe0:	cmp	r2, r0
   3cbe4:	sbcs	r3, r3, r1
   3cbe8:	blt	3cce0 <fputs@plt+0x2bc18>
   3cbec:	cmp	r5, #0
   3cbf0:	movne	r6, r7
   3cbf4:	bne	3cc24 <fputs@plt+0x2bb5c>
   3cbf8:	mov	r0, sl
   3cbfc:	bl	1a0d4 <fputs@plt+0x900c>
   3cc00:	b	3ccc4 <fputs@plt+0x2bbfc>
   3cc04:	str	r9, [sp]
   3cc08:	mov	r3, #1
   3cc0c:	mov	r2, sl
   3cc10:	mov	r1, r8
   3cc14:	mov	r0, r4
   3cc18:	bl	3bb54 <fputs@plt+0x2aa8c>
   3cc1c:	subs	r6, r0, #0
   3cc20:	beq	3cbc4 <fputs@plt+0x2bafc>
   3cc24:	ldr	r2, [r4, #160]	; 0xa0
   3cc28:	ldr	r0, [r5, #24]
   3cc2c:	add	r2, r2, #4
   3cc30:	asr	r9, r2, #31
   3cc34:	umull	r2, r3, r2, r0
   3cc38:	mla	r3, r0, r9, r3
   3cc3c:	ldr	r0, [r4, #216]	; 0xd8
   3cc40:	cmp	r0, #0
   3cc44:	strd	r2, [sp, #32]
   3cc48:	beq	3cc94 <fputs@plt+0x2bbcc>
   3cc4c:	ldr	r3, [r0, #112]	; 0x70
   3cc50:	ldr	r2, [r5, #40]	; 0x28
   3cc54:	cmp	r2, r3
   3cc58:	movne	r3, #0
   3cc5c:	strne	r3, [r5, #28]
   3cc60:	ldrne	r3, [r0, #112]	; 0x70
   3cc64:	strne	r3, [r5, #40]	; 0x28
   3cc68:	ldr	r3, [r5, #28]
   3cc6c:	ldr	r2, [r0, #68]	; 0x44
   3cc70:	cmp	r3, r2
   3cc74:	bcs	3cc90 <fputs@plt+0x2bbc8>
   3cc78:	str	r3, [r0, #68]	; 0x44
   3cc7c:	ldr	r3, [r5, #32]
   3cc80:	str	r3, [r0, #76]	; 0x4c
   3cc84:	ldr	r3, [r5, #36]	; 0x24
   3cc88:	str	r3, [r0, #80]	; 0x50
   3cc8c:	bl	39a2c <fputs@plt+0x28964>
   3cc90:	mov	r6, r7
   3cc94:	ldr	r5, [r5, #24]
   3cc98:	mov	r8, #1
   3cc9c:	mov	r9, #0
   3cca0:	cmp	r6, #0
   3cca4:	bne	3ccb4 <fputs@plt+0x2bbec>
   3cca8:	ldr	r3, [r4, #56]	; 0x38
   3ccac:	cmp	r5, r3
   3ccb0:	bcc	3cdcc <fputs@plt+0x2bd04>
   3ccb4:	mov	r0, sl
   3ccb8:	bl	1a0d4 <fputs@plt+0x900c>
   3ccbc:	cmp	r6, #0
   3ccc0:	bne	3cab4 <fputs@plt+0x2b9ec>
   3ccc4:	ldrd	r2, [sp, #8]
   3ccc8:	strd	r2, [r4, #80]	; 0x50
   3cccc:	b	3ceac <fputs@plt+0x2bde4>
   3ccd0:	mov	r2, #0
   3ccd4:	mov	r3, #0
   3ccd8:	strd	r2, [r4, #80]	; 0x50
   3ccdc:	b	3cbd8 <fputs@plt+0x2bb10>
   3cce0:	mov	r3, #0
   3cce4:	str	r3, [sp, #28]
   3cce8:	add	r3, sp, #32
   3ccec:	str	r3, [sp, #4]
   3ccf0:	add	r3, sp, #28
   3ccf4:	str	r3, [sp]
   3ccf8:	mov	r1, #0
   3ccfc:	ldrd	r2, [sp, #8]
   3cd00:	mov	r0, r4
   3cd04:	bl	217d0 <fputs@plt+0x10708>
   3cd08:	ldr	r3, [sp, #28]
   3cd0c:	cmp	r3, #0
   3cd10:	mov	r6, r0
   3cd14:	bne	3cd60 <fputs@plt+0x2bc98>
   3cd18:	ldrd	r0, [r4, #88]	; 0x58
   3cd1c:	ldr	r3, [r4, #156]	; 0x9c
   3cd20:	adds	r0, r0, r3
   3cd24:	ldrd	r2, [r4, #80]	; 0x50
   3cd28:	adc	r1, r1, #0
   3cd2c:	cmp	r1, r3
   3cd30:	cmpeq	r0, r2
   3cd34:	bne	3cd60 <fputs@plt+0x2bc98>
   3cd38:	ldrd	r8, [sp, #8]
   3cd3c:	ldr	r2, [r4, #160]	; 0xa0
   3cd40:	subs	r8, r8, r0
   3cd44:	add	r2, r2, #8
   3cd48:	sbc	r9, r9, r1
   3cd4c:	asr	r3, r2, #31
   3cd50:	mov	r0, r8
   3cd54:	mov	r1, r9
   3cd58:	bl	704fc <fputs@plt+0x5f434>
   3cd5c:	str	r0, [sp, #28]
   3cd60:	mov	r8, #0
   3cd64:	add	r9, r4, #80	; 0x50
   3cd68:	mov	fp, #1
   3cd6c:	cmp	r6, #0
   3cd70:	beq	3cd88 <fputs@plt+0x2bcc0>
   3cd74:	cmp	r5, #0
   3cd78:	bne	3cc24 <fputs@plt+0x2bb5c>
   3cd7c:	mov	r0, sl
   3cd80:	bl	1a0d4 <fputs@plt+0x900c>
   3cd84:	b	3cab4 <fputs@plt+0x2b9ec>
   3cd88:	ldr	r3, [sp, #28]
   3cd8c:	cmp	r8, r3
   3cd90:	bcs	3cbd8 <fputs@plt+0x2bb10>
   3cd94:	ldrd	r2, [r4, #80]	; 0x50
   3cd98:	ldrd	r0, [sp, #8]
   3cd9c:	cmp	r2, r0
   3cda0:	sbcs	r3, r3, r1
   3cda4:	bge	3cbd8 <fputs@plt+0x2bb10>
   3cda8:	str	fp, [sp]
   3cdac:	mov	r3, #1
   3cdb0:	mov	r2, sl
   3cdb4:	mov	r1, r9
   3cdb8:	mov	r0, r4
   3cdbc:	bl	3bb54 <fputs@plt+0x2aa8c>
   3cdc0:	add	r8, r8, #1
   3cdc4:	mov	r6, r0
   3cdc8:	b	3cd6c <fputs@plt+0x2bca4>
   3cdcc:	str	r8, [sp]
   3cdd0:	mov	r3, r9
   3cdd4:	mov	r2, sl
   3cdd8:	add	r1, sp, #32
   3cddc:	mov	r0, r4
   3cde0:	bl	3bb54 <fputs@plt+0x2aa8c>
   3cde4:	add	r5, r5, #1
   3cde8:	mov	r6, r0
   3cdec:	b	3cca0 <fputs@plt+0x2bbd8>
   3cdf0:	mov	sl, #0
   3cdf4:	ldr	r3, [r4, #32]
   3cdf8:	mov	r5, sl
   3cdfc:	str	r3, [r4, #28]
   3ce00:	ldrb	r3, [r4, #13]
   3ce04:	cmp	r5, #0
   3ce08:	strb	r3, [r4, #19]
   3ce0c:	bne	3cb84 <fputs@plt+0x2babc>
   3ce10:	ldr	r6, [r4, #216]	; 0xd8
   3ce14:	cmp	r6, #0
   3ce18:	beq	3cb84 <fputs@plt+0x2babc>
   3ce1c:	ldr	r3, [r4, #32]
   3ce20:	str	r3, [r4, #28]
   3ce24:	ldrb	r3, [r6, #44]	; 0x2c
   3ce28:	cmp	r3, #0
   3ce2c:	beq	3ce88 <fputs@plt+0x2bdc0>
   3ce30:	ldr	r3, [r6, #32]
   3ce34:	ldr	r9, [r6, #68]	; 0x44
   3ce38:	add	r2, r6, #52	; 0x34
   3ce3c:	ldr	r3, [r3]
   3ce40:	add	r1, r3, #48	; 0x30
   3ce44:	ldr	r0, [r3], #4
   3ce48:	cmp	r3, r1
   3ce4c:	str	r0, [r2], #4
   3ce50:	bne	3ce44 <fputs@plt+0x2bd7c>
   3ce54:	ldr	r5, [r6, #68]	; 0x44
   3ce58:	ldr	sl, [pc, #92]	; 3cebc <fputs@plt+0x2bdf4>
   3ce5c:	add	r8, r5, #1
   3ce60:	add	r5, r5, #34	; 0x22
   3ce64:	lsl	r5, r5, #2
   3ce68:	cmp	r9, r8
   3ce6c:	cmpcs	r7, #0
   3ce70:	beq	3cb28 <fputs@plt+0x2ba60>
   3ce74:	ldr	r3, [r6, #68]	; 0x44
   3ce78:	cmp	r9, r3
   3ce7c:	beq	3ce88 <fputs@plt+0x2bdc0>
   3ce80:	mov	r0, r6
   3ce84:	bl	39a2c <fputs@plt+0x28964>
   3ce88:	ldr	r3, [r4, #212]	; 0xd4
   3ce8c:	ldr	r0, [r3]
   3ce90:	bl	1c76c <fputs@plt+0xb6a4>
   3ce94:	adds	r3, r0, #0
   3ce98:	movne	r3, #1
   3ce9c:	cmp	r7, #0
   3cea0:	movne	r3, #0
   3cea4:	cmp	r3, #0
   3cea8:	bne	3cb68 <fputs@plt+0x2baa0>
   3ceac:	mov	r0, r7
   3ceb0:	add	sp, sp, #44	; 0x2c
   3ceb4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3ceb8:	andeq	r3, r7, r4, lsr #9
   3cebc:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   3cec0:	push	{r4, r5, r6, lr}
   3cec4:	mov	r4, r0
   3cec8:	ldrb	r6, [r0, #17]
   3cecc:	cmp	r6, #6
   3ced0:	ldreq	r5, [r0, #44]	; 0x2c
   3ced4:	beq	3cf78 <fputs@plt+0x2beb0>
   3ced8:	cmp	r6, #1
   3cedc:	bls	3cf8c <fputs@plt+0x2bec4>
   3cee0:	ldr	r2, [r0, #216]	; 0xd8
   3cee4:	cmp	r2, #0
   3cee8:	beq	3cf24 <fputs@plt+0x2be5c>
   3ceec:	mvn	r2, #0
   3cef0:	mov	r1, #2
   3cef4:	bl	3ca1c <fputs@plt+0x2b954>
   3cef8:	mov	r2, #0
   3cefc:	ldrb	r1, [r4, #20]
   3cf00:	mov	r5, r0
   3cf04:	mov	r0, r4
   3cf08:	bl	23768 <fputs@plt+0x126a0>
   3cf0c:	cmp	r5, #0
   3cf10:	moveq	r5, r0
   3cf14:	mov	r1, r5
   3cf18:	mov	r0, r4
   3cf1c:	pop	{r4, r5, r6, lr}
   3cf20:	b	157d4 <fputs@plt+0x470c>
   3cf24:	ldr	r3, [r0, #68]	; 0x44
   3cf28:	ldr	r1, [r3]
   3cf2c:	cmp	r6, #2
   3cf30:	cmpne	r1, #0
   3cf34:	moveq	r1, #1
   3cf38:	movne	r1, #0
   3cf3c:	bne	3cf80 <fputs@plt+0x2beb8>
   3cf40:	mov	r1, r2
   3cf44:	bl	23768 <fputs@plt+0x126a0>
   3cf48:	cmp	r6, #2
   3cf4c:	ldrb	r3, [r4, #16]
   3cf50:	clz	r3, r3
   3cf54:	lsr	r3, r3, #5
   3cf58:	moveq	r3, #0
   3cf5c:	cmp	r3, #0
   3cf60:	mov	r5, r0
   3cf64:	beq	3cf14 <fputs@plt+0x2be4c>
   3cf68:	mov	r3, #4
   3cf6c:	str	r3, [r4, #44]	; 0x2c
   3cf70:	mov	r3, #6
   3cf74:	strb	r3, [r4, #17]
   3cf78:	mov	r0, r5
   3cf7c:	pop	{r4, r5, r6, pc}
   3cf80:	bl	3bed4 <fputs@plt+0x2ae0c>
   3cf84:	mov	r5, r0
   3cf88:	b	3cf14 <fputs@plt+0x2be4c>
   3cf8c:	mov	r5, #0
   3cf90:	b	3cf78 <fputs@plt+0x2beb0>
   3cf94:	push	{r4, lr}
   3cf98:	mov	r4, r0
   3cf9c:	ldrb	r3, [r0, #17]
   3cfa0:	cmp	r3, #6
   3cfa4:	cmpne	r3, #0
   3cfa8:	beq	3cfc4 <fputs@plt+0x2befc>
   3cfac:	cmp	r3, #1
   3cfb0:	bls	3cfd0 <fputs@plt+0x2bf08>
   3cfb4:	bl	13e4c <fputs@plt+0x2d84>
   3cfb8:	mov	r0, r4
   3cfbc:	bl	3cec0 <fputs@plt+0x2bdf8>
   3cfc0:	bl	13e64 <fputs@plt+0x2d9c>
   3cfc4:	mov	r0, r4
   3cfc8:	pop	{r4, lr}
   3cfcc:	b	214c8 <fputs@plt+0x10400>
   3cfd0:	ldrb	r2, [r0, #4]
   3cfd4:	cmp	r2, #0
   3cfd8:	bne	3cfc4 <fputs@plt+0x2befc>
   3cfdc:	mov	r1, r2
   3cfe0:	bl	23768 <fputs@plt+0x126a0>
   3cfe4:	b	3cfc4 <fputs@plt+0x2befc>
   3cfe8:	ldrh	r3, [r0, #24]
   3cfec:	push	{r0, r1, r4, r6, r7, lr}
   3cff0:	tst	r3, #64	; 0x40
   3cff4:	ldr	r4, [r0, #16]
   3cff8:	beq	3d06c <fputs@plt+0x2bfa4>
   3cffc:	ldr	r3, [r4, #128]	; 0x80
   3d000:	mov	r1, r0
   3d004:	sub	r3, r3, #1
   3d008:	str	r3, [r4, #128]	; 0x80
   3d00c:	ldr	r3, [r4, #144]	; 0x90
   3d010:	ldr	r2, [r4, #160]	; 0xa0
   3d014:	str	r3, [r0, #12]
   3d018:	str	r0, [r4, #144]	; 0x90
   3d01c:	ldr	r0, [r0, #20]
   3d020:	asr	r7, r2, #31
   3d024:	sub	r0, r0, #1
   3d028:	ldr	r1, [r1, #4]
   3d02c:	umull	r2, r3, r0, r2
   3d030:	str	r1, [sp]
   3d034:	mla	r3, r0, r7, r3
   3d038:	ldr	r0, [r4, #64]	; 0x40
   3d03c:	bl	13db8 <fputs@plt+0x2cf0>
   3d040:	ldr	r3, [r4, #128]	; 0x80
   3d044:	cmp	r3, #0
   3d048:	bne	3d074 <fputs@plt+0x2bfac>
   3d04c:	ldr	r3, [r4, #212]	; 0xd4
   3d050:	ldr	r3, [r3, #12]
   3d054:	cmp	r3, #0
   3d058:	bne	3d074 <fputs@plt+0x2bfac>
   3d05c:	mov	r0, r4
   3d060:	add	sp, sp, #8
   3d064:	pop	{r4, r6, r7, lr}
   3d068:	b	3cf94 <fputs@plt+0x2becc>
   3d06c:	bl	15378 <fputs@plt+0x42b0>
   3d070:	b	3d040 <fputs@plt+0x2bf78>
   3d074:	add	sp, sp, #8
   3d078:	pop	{r4, r6, r7, pc}
   3d07c:	push	{r0, r1, r4, r5, r6, lr}
   3d080:	mov	r6, r0
   3d084:	add	r0, r0, #212	; 0xd4
   3d088:	bl	21a98 <fputs@plt+0x109d0>
   3d08c:	subs	r5, r0, #0
   3d090:	moveq	r4, r5
   3d094:	beq	3d0ac <fputs@plt+0x2bfe4>
   3d098:	ldrsh	r3, [r5, #26]
   3d09c:	mov	r4, #0
   3d0a0:	cmp	r3, #1
   3d0a4:	bne	3d0c8 <fputs@plt+0x2c000>
   3d0a8:	bl	153c4 <fputs@plt+0x42fc>
   3d0ac:	ldr	r3, [r6, #96]	; 0x60
   3d0b0:	mov	r2, #1
   3d0b4:	cmp	r3, #0
   3d0b8:	bne	3d110 <fputs@plt+0x2c048>
   3d0bc:	mov	r0, r4
   3d0c0:	add	sp, sp, #8
   3d0c4:	pop	{r4, r5, r6, pc}
   3d0c8:	add	r2, sp, #8
   3d0cc:	ldr	r1, [r5, #20]
   3d0d0:	str	r4, [r2, #-4]!
   3d0d4:	ldr	r0, [r6, #216]	; 0xd8
   3d0d8:	bl	398ec <fputs@plt+0x28824>
   3d0dc:	subs	r4, r0, #0
   3d0e0:	bne	3d104 <fputs@plt+0x2c03c>
   3d0e4:	ldr	r1, [sp, #4]
   3d0e8:	mov	r0, r5
   3d0ec:	bl	187d4 <fputs@plt+0x770c>
   3d0f0:	subs	r4, r0, #0
   3d0f4:	bne	3d104 <fputs@plt+0x2c03c>
   3d0f8:	ldr	r3, [r6, #204]	; 0xcc
   3d0fc:	mov	r0, r5
   3d100:	blx	r3
   3d104:	mov	r0, r5
   3d108:	bl	3cfe8 <fputs@plt+0x2bf20>
   3d10c:	b	3d0ac <fputs@plt+0x2bfe4>
   3d110:	str	r2, [r3, #16]
   3d114:	ldr	r3, [r3, #44]	; 0x2c
   3d118:	b	3d0b4 <fputs@plt+0x2bfec>
   3d11c:	cmp	r0, #0
   3d120:	bxeq	lr
   3d124:	b	3cfe8 <fputs@plt+0x2bf20>
   3d128:	cmp	r0, #0
   3d12c:	bxeq	lr
   3d130:	ldr	r0, [r0, #72]	; 0x48
   3d134:	b	3cfe8 <fputs@plt+0x2bf20>
   3d138:	ldrb	r2, [r0, #20]
   3d13c:	cmp	r2, #0
   3d140:	bxne	lr
   3d144:	ldr	r3, [r0, #12]
   3d148:	cmp	r3, #0
   3d14c:	bxeq	lr
   3d150:	str	r2, [r0, #12]
   3d154:	ldr	r0, [r3, #72]	; 0x48
   3d158:	b	3cfe8 <fputs@plt+0x2bf20>
   3d15c:	push	{r4, r5, r6, lr}
   3d160:	mov	r3, #0
   3d164:	ldm	r0, {r2, r4}
   3d168:	mov	r5, r0
   3d16c:	strb	r3, [r4, #19]
   3d170:	ldrb	r1, [r0, #8]
   3d174:	cmp	r1, r3
   3d178:	beq	3d244 <fputs@plt+0x2c17c>
   3d17c:	ldr	r2, [r2, #156]	; 0x9c
   3d180:	cmp	r2, #1
   3d184:	addle	r6, r4, #72	; 0x48
   3d188:	ble	3d1f8 <fputs@plt+0x2c130>
   3d18c:	ldr	r2, [r4, #76]	; 0x4c
   3d190:	cmp	r0, r2
   3d194:	beq	3d1a4 <fputs@plt+0x2c0dc>
   3d198:	mov	r3, #1
   3d19c:	strb	r3, [r5, #8]
   3d1a0:	pop	{r4, r5, r6, pc}
   3d1a4:	str	r3, [r4, #76]	; 0x4c
   3d1a8:	ldrh	r3, [r4, #22]
   3d1ac:	mov	r2, #1
   3d1b0:	bic	r3, r3, #96	; 0x60
   3d1b4:	strh	r3, [r4, #22]
   3d1b8:	ldr	r3, [r4, #72]	; 0x48
   3d1bc:	cmp	r3, #0
   3d1c0:	beq	3d198 <fputs@plt+0x2c0d0>
   3d1c4:	strb	r2, [r3, #8]
   3d1c8:	ldr	r3, [r3, #12]
   3d1cc:	b	3d1bc <fputs@plt+0x2c0f4>
   3d1d0:	ldr	r3, [r0]
   3d1d4:	cmp	r5, r3
   3d1d8:	addne	r6, r0, #12
   3d1dc:	bne	3d1f8 <fputs@plt+0x2c130>
   3d1e0:	ldr	r3, [r0, #12]
   3d1e4:	str	r3, [r6]
   3d1e8:	ldr	r3, [r0, #4]
   3d1ec:	cmp	r3, #1
   3d1f0:	beq	3d1f8 <fputs@plt+0x2c130>
   3d1f4:	bl	1a014 <fputs@plt+0x8f4c>
   3d1f8:	ldr	r0, [r6]
   3d1fc:	cmp	r0, #0
   3d200:	bne	3d1d0 <fputs@plt+0x2c108>
   3d204:	ldr	r3, [r4, #76]	; 0x4c
   3d208:	cmp	r5, r3
   3d20c:	streq	r0, [r4, #76]	; 0x4c
   3d210:	ldrheq	r2, [r4, #22]
   3d214:	ldr	r3, [r4, #40]	; 0x28
   3d218:	biceq	r2, r2, #96	; 0x60
   3d21c:	beq	3d230 <fputs@plt+0x2c168>
   3d220:	cmp	r3, #2
   3d224:	bne	3d234 <fputs@plt+0x2c16c>
   3d228:	ldrh	r2, [r4, #22]
   3d22c:	bic	r2, r2, #64	; 0x40
   3d230:	strh	r2, [r4, #22]
   3d234:	sub	r3, r3, #1
   3d238:	cmp	r3, #0
   3d23c:	str	r3, [r4, #40]	; 0x28
   3d240:	strbeq	r3, [r4, #20]
   3d244:	mov	r3, #0
   3d248:	strb	r3, [r5, #8]
   3d24c:	mov	r0, r4
   3d250:	pop	{r4, r5, r6, lr}
   3d254:	b	3d138 <fputs@plt+0x2c070>
   3d258:	ldrb	r3, [r0, #8]
   3d25c:	cmp	r3, #0
   3d260:	beq	3d328 <fputs@plt+0x2c260>
   3d264:	push	{r4, r5, r6, r7, r8, lr}
   3d268:	cmp	r3, #2
   3d26c:	ldm	r0, {r2, r6}
   3d270:	mov	r7, r1
   3d274:	mov	r5, r0
   3d278:	str	r2, [r6, #4]
   3d27c:	bne	3d318 <fputs@plt+0x2c250>
   3d280:	ldr	r4, [r6]
   3d284:	ldr	r0, [r4, #44]	; 0x2c
   3d288:	cmp	r0, #0
   3d28c:	bne	3d2e0 <fputs@plt+0x2c218>
   3d290:	ldrb	r3, [r4, #17]
   3d294:	cmp	r3, #2
   3d298:	bne	3d2b8 <fputs@plt+0x2c1f0>
   3d29c:	ldrb	r3, [r4, #4]
   3d2a0:	cmp	r3, #0
   3d2a4:	beq	3d2b8 <fputs@plt+0x2c1f0>
   3d2a8:	ldrb	r3, [r4, #5]
   3d2ac:	cmp	r3, #1
   3d2b0:	strbeq	r3, [r4, #17]
   3d2b4:	beq	3d2e0 <fputs@plt+0x2c218>
   3d2b8:	ldr	r3, [r4, #108]	; 0x6c
   3d2bc:	ldrb	r1, [r4, #20]
   3d2c0:	add	r3, r3, #1
   3d2c4:	str	r3, [r4, #108]	; 0x6c
   3d2c8:	mov	r2, #1
   3d2cc:	mov	r0, r4
   3d2d0:	bl	23768 <fputs@plt+0x126a0>
   3d2d4:	mov	r1, r0
   3d2d8:	mov	r0, r4
   3d2dc:	bl	157d4 <fputs@plt+0x470c>
   3d2e0:	adds	r4, r0, #0
   3d2e4:	movne	r4, #1
   3d2e8:	cmp	r7, #0
   3d2ec:	movne	r4, #0
   3d2f0:	cmp	r4, #0
   3d2f4:	popne	{r4, r5, r6, r7, r8, pc}
   3d2f8:	ldr	r3, [r5, #20]
   3d2fc:	ldr	r0, [r6, #60]	; 0x3c
   3d300:	sub	r3, r3, #1
   3d304:	str	r3, [r5, #20]
   3d308:	mov	r3, #1
   3d30c:	strb	r3, [r6, #20]
   3d310:	bl	1a0d4 <fputs@plt+0x900c>
   3d314:	str	r4, [r6, #60]	; 0x3c
   3d318:	mov	r0, r5
   3d31c:	bl	3d15c <fputs@plt+0x2c094>
   3d320:	mov	r0, #0
   3d324:	pop	{r4, r5, r6, r7, r8, pc}
   3d328:	mov	r0, r3
   3d32c:	bx	lr
   3d330:	ldr	r3, [r0]
   3d334:	cmp	r3, #0
   3d338:	beq	3d3d8 <fputs@plt+0x2c310>
   3d33c:	ldr	r2, [r3, #4]
   3d340:	ldr	r3, [r3]
   3d344:	push	{r4, r5, r6, r7, r8, lr}
   3d348:	mov	r4, r0
   3d34c:	ldr	r7, [r0, #4]
   3d350:	str	r3, [r2, #4]
   3d354:	ldr	r0, [r0, #48]	; 0x30
   3d358:	bl	1a014 <fputs@plt+0x8f4c>
   3d35c:	mov	r3, #0
   3d360:	str	r3, [r4, #48]	; 0x30
   3d364:	strb	r3, [r4, #66]	; 0x42
   3d368:	ldr	r3, [r7, #8]
   3d36c:	cmp	r4, r3
   3d370:	ldreq	r3, [r4, #8]
   3d374:	streq	r3, [r7, #8]
   3d378:	beq	3d390 <fputs@plt+0x2c2c8>
   3d37c:	ldr	r2, [r3, #8]
   3d380:	cmp	r4, r2
   3d384:	bne	3d3bc <fputs@plt+0x2c2f4>
   3d388:	ldr	r2, [r4, #8]
   3d38c:	str	r2, [r3, #8]
   3d390:	add	r6, r4, #120	; 0x78
   3d394:	mov	r5, #0
   3d398:	ldrsb	r3, [r4, #68]	; 0x44
   3d39c:	cmp	r5, r3
   3d3a0:	ble	3d3c8 <fputs@plt+0x2c300>
   3d3a4:	mov	r0, r7
   3d3a8:	bl	3d138 <fputs@plt+0x2c070>
   3d3ac:	ldr	r0, [r4, #12]
   3d3b0:	bl	1a014 <fputs@plt+0x8f4c>
   3d3b4:	mov	r0, #0
   3d3b8:	pop	{r4, r5, r6, r7, r8, pc}
   3d3bc:	subs	r3, r2, #0
   3d3c0:	bne	3d37c <fputs@plt+0x2c2b4>
   3d3c4:	b	3d390 <fputs@plt+0x2c2c8>
   3d3c8:	ldr	r0, [r6], #4
   3d3cc:	bl	3d128 <fputs@plt+0x2c060>
   3d3d0:	add	r5, r5, #1
   3d3d4:	b	3d398 <fputs@plt+0x2c2d0>
   3d3d8:	mov	r0, #0
   3d3dc:	bx	lr
   3d3e0:	mov	r3, #0
   3d3e4:	strh	r3, [r0, #34]	; 0x22
   3d3e8:	ldrb	r3, [r0, #64]	; 0x40
   3d3ec:	bic	r3, r3, #6
   3d3f0:	strb	r3, [r0, #64]	; 0x40
   3d3f4:	ldrsb	r3, [r0, #68]	; 0x44
   3d3f8:	sub	r2, r3, #1
   3d3fc:	add	r3, r3, #30
   3d400:	strb	r2, [r0, #68]	; 0x44
   3d404:	ldr	r3, [r0, r3, lsl #2]
   3d408:	ldr	r0, [r3, #72]	; 0x48
   3d40c:	b	3cfe8 <fputs@plt+0x2bf20>
   3d410:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3d414:	sub	sp, sp, #28
   3d418:	mov	r5, #0
   3d41c:	cmp	r1, #1
   3d420:	mov	r4, r0
   3d424:	mov	r6, r1
   3d428:	mov	fp, r2
   3d42c:	mov	r8, r3
   3d430:	str	r5, [sp, #16]
   3d434:	bls	3d574 <fputs@plt+0x2c4ac>
   3d438:	ldrb	r5, [r0, #23]
   3d43c:	cmp	r5, #0
   3d440:	beq	3d45c <fputs@plt+0x2c394>
   3d444:	ldrb	r5, [r0, #17]
   3d448:	cmp	r5, #1
   3d44c:	beq	3d45c <fputs@plt+0x2c394>
   3d450:	tst	r3, #2
   3d454:	movne	r5, #1
   3d458:	moveq	r5, #0
   3d45c:	ldr	r7, [r4, #44]	; 0x2c
   3d460:	cmp	r7, #0
   3d464:	bne	3d714 <fputs@plt+0x2c64c>
   3d468:	cmp	r5, #0
   3d46c:	beq	3d620 <fputs@plt+0x2c558>
   3d470:	ldr	r0, [r4, #216]	; 0xd8
   3d474:	cmp	r0, #0
   3d478:	beq	3d490 <fputs@plt+0x2c3c8>
   3d47c:	add	r2, sp, #16
   3d480:	mov	r1, r6
   3d484:	bl	398ec <fputs@plt+0x28824>
   3d488:	subs	r9, r0, #0
   3d48c:	bne	3d540 <fputs@plt+0x2c478>
   3d490:	ldr	r3, [sp, #16]
   3d494:	cmp	r3, #0
   3d498:	bne	3d620 <fputs@plt+0x2c558>
   3d49c:	ldr	lr, [r4, #160]	; 0xa0
   3d4a0:	add	r9, sp, #24
   3d4a4:	sub	sl, r6, #1
   3d4a8:	str	r3, [r9, #-4]!
   3d4ac:	umull	r2, r3, lr, sl
   3d4b0:	ldr	ip, [r4, #64]	; 0x40
   3d4b4:	asr	r1, lr, #31
   3d4b8:	mov	r0, ip
   3d4bc:	mla	r3, sl, r1, r3
   3d4c0:	ldr	r1, [ip]
   3d4c4:	str	r9, [sp, #4]
   3d4c8:	str	lr, [sp]
   3d4cc:	ldr	r1, [r1, #68]	; 0x44
   3d4d0:	blx	r1
   3d4d4:	subs	r9, r0, #0
   3d4d8:	bne	3d540 <fputs@plt+0x2c478>
   3d4dc:	ldr	r3, [sp, #20]
   3d4e0:	cmp	r3, #0
   3d4e4:	beq	3d620 <fputs@plt+0x2c558>
   3d4e8:	ldrb	r3, [r4, #17]
   3d4ec:	cmp	r3, #1
   3d4f0:	bhi	3d594 <fputs@plt+0x2c4cc>
   3d4f4:	ldr	r5, [r4, #144]	; 0x90
   3d4f8:	ldr	r7, [sp, #20]
   3d4fc:	cmp	r5, #0
   3d500:	ldrh	r2, [r4, #148]	; 0x94
   3d504:	bne	3d5cc <fputs@plt+0x2c504>
   3d508:	add	r2, r2, #40	; 0x28
   3d50c:	mov	r0, r2
   3d510:	mov	r1, #0
   3d514:	bl	20638 <fputs@plt+0xf570>
   3d518:	subs	r5, r0, #0
   3d51c:	bne	3d600 <fputs@plt+0x2c538>
   3d520:	ldr	r2, [r4, #160]	; 0xa0
   3d524:	str	r7, [sp]
   3d528:	ldr	r0, [r4, #64]	; 0x40
   3d52c:	asr	r1, r2, #31
   3d530:	umull	r2, r3, r2, sl
   3d534:	mla	r3, sl, r1, r3
   3d538:	bl	13db8 <fputs@plt+0x2cf0>
   3d53c:	mov	r9, #7
   3d540:	ldr	r3, [r4, #128]	; 0x80
   3d544:	cmp	r3, #0
   3d548:	bne	3d564 <fputs@plt+0x2c49c>
   3d54c:	ldr	r3, [r4, #212]	; 0xd4
   3d550:	ldr	r3, [r3, #12]
   3d554:	cmp	r3, #0
   3d558:	bne	3d564 <fputs@plt+0x2c49c>
   3d55c:	mov	r0, r4
   3d560:	bl	3cf94 <fputs@plt+0x2becc>
   3d564:	mov	r3, #0
   3d568:	str	r3, [fp]
   3d56c:	mov	r7, r9
   3d570:	b	3d588 <fputs@plt+0x2c4c0>
   3d574:	cmp	r1, #0
   3d578:	bne	3d45c <fputs@plt+0x2c394>
   3d57c:	ldr	r0, [pc, #772]	; 3d888 <fputs@plt+0x2c7c0>
   3d580:	bl	2e81c <fputs@plt+0x1d754>
   3d584:	mov	r7, r0
   3d588:	mov	r0, r7
   3d58c:	add	sp, sp, #28
   3d590:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3d594:	mov	r1, r6
   3d598:	add	r0, r4, #212	; 0xd4
   3d59c:	bl	21a98 <fputs@plt+0x109d0>
   3d5a0:	subs	r5, r0, #0
   3d5a4:	beq	3d4f4 <fputs@plt+0x2c42c>
   3d5a8:	ldr	r2, [r4, #160]	; 0xa0
   3d5ac:	ldr	r0, [r4, #64]	; 0x40
   3d5b0:	asr	r1, r2, #31
   3d5b4:	umull	r2, r3, r2, sl
   3d5b8:	mla	r3, sl, r1, r3
   3d5bc:	ldr	r1, [sp, #20]
   3d5c0:	str	r1, [sp]
   3d5c4:	bl	13db8 <fputs@plt+0x2cf0>
   3d5c8:	b	3d5f8 <fputs@plt+0x2c530>
   3d5cc:	ldr	r3, [r5, #12]
   3d5d0:	mov	r1, #0
   3d5d4:	str	r3, [r4, #144]	; 0x90
   3d5d8:	ldr	r0, [r5, #8]
   3d5dc:	str	r1, [r5, #12]
   3d5e0:	bl	10eac <memset@plt>
   3d5e4:	ldr	r3, [r4, #128]	; 0x80
   3d5e8:	str	r6, [r5, #20]
   3d5ec:	add	r3, r3, #1
   3d5f0:	str	r7, [r5, #4]
   3d5f4:	str	r3, [r4, #128]	; 0x80
   3d5f8:	str	r5, [fp]
   3d5fc:	b	3d56c <fputs@plt+0x2c4a4>
   3d600:	add	r3, r5, #40	; 0x28
   3d604:	str	r3, [r5, #8]
   3d608:	mov	r3, #64	; 0x40
   3d60c:	strh	r3, [r5, #24]
   3d610:	mov	r3, #1
   3d614:	strh	r3, [r5, #26]
   3d618:	str	r4, [r5, #16]
   3d61c:	b	3d5e4 <fputs@plt+0x2c51c>
   3d620:	ldr	r3, [r4, #212]	; 0xd4
   3d624:	ldr	sl, [pc, #608]	; 3d88c <fputs@plt+0x2c7c4>
   3d628:	mov	r1, r6
   3d62c:	ldrb	r2, [r3, #33]	; 0x21
   3d630:	ldr	r9, [sl, #136]	; 0x88
   3d634:	ldr	r0, [r3, #44]	; 0x2c
   3d638:	and	r2, r2, #3
   3d63c:	blx	r9
   3d640:	subs	r2, r0, #0
   3d644:	bne	3d698 <fputs@plt+0x2c5d0>
   3d648:	ldr	r3, [r4, #212]	; 0xd4
   3d64c:	ldrb	r1, [r3, #33]	; 0x21
   3d650:	cmp	r1, #2
   3d654:	beq	3d880 <fputs@plt+0x2c7b8>
   3d658:	ldr	r2, [sl, #132]	; 0x84
   3d65c:	ldr	r0, [r3, #44]	; 0x2c
   3d660:	str	r3, [sp, #12]
   3d664:	blx	r2
   3d668:	ldr	r3, [sp, #12]
   3d66c:	ldr	r2, [r3, #20]
   3d670:	cmp	r2, r0
   3d674:	ldrlt	r1, [r3, #8]
   3d678:	blt	3d720 <fputs@plt+0x2c658>
   3d67c:	mov	r2, #2
   3d680:	ldr	r9, [sl, #136]	; 0x88
   3d684:	mov	r1, r6
   3d688:	ldr	r0, [r3, #44]	; 0x2c
   3d68c:	blx	r9
   3d690:	subs	r2, r0, #0
   3d694:	beq	3d53c <fputs@plt+0x2c474>
   3d698:	and	r3, r8, #1
   3d69c:	mov	r1, r6
   3d6a0:	ldr	r0, [r4, #212]	; 0xd4
   3d6a4:	str	r3, [sp, #12]
   3d6a8:	bl	18424 <fputs@plt+0x735c>
   3d6ac:	mvn	r8, r8
   3d6b0:	ldr	r3, [r0, #16]
   3d6b4:	str	r0, [fp]
   3d6b8:	cmp	r3, #0
   3d6bc:	moveq	r8, #0
   3d6c0:	andne	r8, r8, #1
   3d6c4:	cmp	r8, #0
   3d6c8:	mov	r9, r0
   3d6cc:	ldrne	r3, [r4, #192]	; 0xc0
   3d6d0:	addne	r3, r3, #1
   3d6d4:	strne	r3, [r4, #192]	; 0xc0
   3d6d8:	bne	3d588 <fputs@plt+0x2c4c0>
   3d6dc:	cmp	r6, #0
   3d6e0:	str	r4, [r0, #16]
   3d6e4:	blt	3d700 <fputs@plt+0x2c638>
   3d6e8:	ldr	r1, [r4, #160]	; 0xa0
   3d6ec:	ldr	r0, [sl, #608]	; 0x260
   3d6f0:	bl	6fecc <fputs@plt+0x5ee04>
   3d6f4:	add	r0, r0, #1
   3d6f8:	cmp	r6, r0
   3d6fc:	bne	3d794 <fputs@plt+0x2c6cc>
   3d700:	ldr	r0, [pc, #392]	; 3d890 <fputs@plt+0x2c7c8>
   3d704:	bl	2e81c <fputs@plt+0x1d754>
   3d708:	mov	r7, r0
   3d70c:	mov	r0, r9
   3d710:	bl	153c4 <fputs@plt+0x42fc>
   3d714:	mov	r9, r7
   3d718:	b	3d540 <fputs@plt+0x2c478>
   3d71c:	ldr	r1, [r1, #36]	; 0x24
   3d720:	cmp	r1, #0
   3d724:	beq	3d740 <fputs@plt+0x2c678>
   3d728:	ldrsh	r2, [r1, #26]
   3d72c:	cmp	r2, #0
   3d730:	bne	3d71c <fputs@plt+0x2c654>
   3d734:	ldrh	r2, [r1, #24]
   3d738:	tst	r2, #8
   3d73c:	bne	3d71c <fputs@plt+0x2c654>
   3d740:	cmp	r1, #0
   3d744:	str	r1, [r3, #8]
   3d748:	ldreq	r1, [r3, #4]
   3d74c:	beq	3d77c <fputs@plt+0x2c6b4>
   3d750:	ldr	r2, [r3, #36]	; 0x24
   3d754:	ldr	r0, [r3, #40]	; 0x28
   3d758:	str	r3, [sp, #12]
   3d75c:	blx	r2
   3d760:	ldr	r3, [sp, #12]
   3d764:	cmp	r0, #0
   3d768:	cmpne	r0, #5
   3d76c:	mov	r9, r0
   3d770:	beq	3d67c <fputs@plt+0x2c5b4>
   3d774:	b	3d540 <fputs@plt+0x2c478>
   3d778:	ldr	r1, [r1, #36]	; 0x24
   3d77c:	cmp	r1, #0
   3d780:	beq	3d67c <fputs@plt+0x2c5b4>
   3d784:	ldrsh	r2, [r1, #26]
   3d788:	cmp	r2, #0
   3d78c:	bne	3d778 <fputs@plt+0x2c6b0>
   3d790:	b	3d750 <fputs@plt+0x2c688>
   3d794:	ldrb	r3, [r4, #16]
   3d798:	cmp	r3, #0
   3d79c:	bne	3d7c8 <fputs@plt+0x2c700>
   3d7a0:	ldr	r3, [r4, #28]
   3d7a4:	ldr	r2, [sp, #12]
   3d7a8:	cmp	r6, r3
   3d7ac:	orrhi	r2, r2, #1
   3d7b0:	cmp	r2, #0
   3d7b4:	bne	3d7c8 <fputs@plt+0x2c700>
   3d7b8:	ldr	r3, [r4, #64]	; 0x40
   3d7bc:	ldr	r3, [r3]
   3d7c0:	cmp	r3, #0
   3d7c4:	bne	3d820 <fputs@plt+0x2c758>
   3d7c8:	ldr	r3, [r4, #164]	; 0xa4
   3d7cc:	cmp	r6, r3
   3d7d0:	bhi	3d878 <fputs@plt+0x2c7b0>
   3d7d4:	ldr	r3, [sp, #12]
   3d7d8:	cmp	r3, #0
   3d7dc:	beq	3d80c <fputs@plt+0x2c744>
   3d7e0:	bl	13e4c <fputs@plt+0x2d84>
   3d7e4:	ldr	r3, [r4, #32]
   3d7e8:	cmp	r6, r3
   3d7ec:	bhi	3d7fc <fputs@plt+0x2c734>
   3d7f0:	mov	r1, r6
   3d7f4:	ldr	r0, [r4, #60]	; 0x3c
   3d7f8:	bl	20a0c <fputs@plt+0xf944>
   3d7fc:	mov	r1, r6
   3d800:	mov	r0, r4
   3d804:	bl	20bbc <fputs@plt+0xfaf4>
   3d808:	bl	13e64 <fputs@plt+0x2d9c>
   3d80c:	ldr	r2, [r4, #160]	; 0xa0
   3d810:	mov	r1, #0
   3d814:	ldr	r0, [r9, #4]
   3d818:	bl	10eac <memset@plt>
   3d81c:	b	3d588 <fputs@plt+0x2c4c0>
   3d820:	ldr	r0, [r4, #216]	; 0xd8
   3d824:	eor	r5, r5, #1
   3d828:	cmp	r0, #0
   3d82c:	moveq	r5, #0
   3d830:	andne	r5, r5, #1
   3d834:	cmp	r5, #0
   3d838:	bne	3d860 <fputs@plt+0x2c798>
   3d83c:	ldr	r3, [r4, #196]	; 0xc4
   3d840:	ldr	r1, [sp, #16]
   3d844:	add	r3, r3, #1
   3d848:	str	r3, [r4, #196]	; 0xc4
   3d84c:	mov	r0, r9
   3d850:	bl	187d4 <fputs@plt+0x770c>
   3d854:	subs	r7, r0, #0
   3d858:	bne	3d70c <fputs@plt+0x2c644>
   3d85c:	b	3d588 <fputs@plt+0x2c4c0>
   3d860:	add	r2, sp, #16
   3d864:	mov	r1, r6
   3d868:	bl	398ec <fputs@plt+0x28824>
   3d86c:	subs	r7, r0, #0
   3d870:	bne	3d70c <fputs@plt+0x2c644>
   3d874:	b	3d83c <fputs@plt+0x2c774>
   3d878:	mov	r7, #13
   3d87c:	b	3d70c <fputs@plt+0x2c644>
   3d880:	str	r2, [fp]
   3d884:	b	3d53c <fputs@plt+0x2c474>
   3d888:	andeq	ip, r0, r4, lsr #1
   3d88c:	andeq	fp, r8, r0, lsr #2
   3d890:	strdeq	ip, [r0], -sp
   3d894:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3d898:	mov	fp, r0
   3d89c:	ldr	r4, [r0, #16]
   3d8a0:	ldr	r1, [r4, #160]	; 0xa0
   3d8a4:	ldr	r0, [r4, #156]	; 0x9c
   3d8a8:	bl	6fcc0 <fputs@plt+0x5ebf8>
   3d8ac:	ldrb	r3, [r4, #21]
   3d8b0:	orr	r3, r3, #4
   3d8b4:	strb	r3, [r4, #21]
   3d8b8:	ldr	r2, [fp, #20]
   3d8bc:	sub	r5, r2, #1
   3d8c0:	rsb	r3, r0, #0
   3d8c4:	and	r5, r5, r3
   3d8c8:	ldr	r3, [r4, #28]
   3d8cc:	add	r5, r5, #1
   3d8d0:	cmp	r2, r3
   3d8d4:	addhi	r6, r2, #1
   3d8d8:	bhi	3d8f4 <fputs@plt+0x2c82c>
   3d8dc:	sub	r2, r0, #1
   3d8e0:	add	r2, r2, r5
   3d8e4:	cmp	r3, r2
   3d8e8:	movcs	r6, r0
   3d8ec:	bcs	3d8f8 <fputs@plt+0x2c830>
   3d8f0:	add	r6, r3, #1
   3d8f4:	sub	r6, r6, r5
   3d8f8:	mov	r7, #0
   3d8fc:	mov	r9, r7
   3d900:	mov	r8, r7
   3d904:	mov	sl, r7
   3d908:	clz	r2, r8
   3d90c:	lsr	r2, r2, #5
   3d910:	cmp	r6, r9
   3d914:	movle	r3, #0
   3d918:	andgt	r3, r2, #1
   3d91c:	cmp	r3, #0
   3d920:	bne	3d94c <fputs@plt+0x2c884>
   3d924:	tst	r7, r2
   3d928:	movne	r7, r3
   3d92c:	addne	r9, r4, #212	; 0xd4
   3d930:	bne	3da28 <fputs@plt+0x2c960>
   3d934:	ldrb	r3, [r4, #21]
   3d938:	mov	r0, r8
   3d93c:	bic	r3, r3, #4
   3d940:	strb	r3, [r4, #21]
   3d944:	add	sp, sp, #12
   3d948:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3d94c:	ldr	r3, [fp, #20]
   3d950:	add	r8, r9, r5
   3d954:	cmp	r3, r8
   3d958:	beq	3d970 <fputs@plt+0x2c8a8>
   3d95c:	mov	r1, r8
   3d960:	ldr	r0, [r4, #60]	; 0x3c
   3d964:	bl	15164 <fputs@plt+0x409c>
   3d968:	cmp	r0, #0
   3d96c:	bne	3d9d0 <fputs@plt+0x2c908>
   3d970:	ldr	r3, [pc, #188]	; 3da34 <fputs@plt+0x2c96c>
   3d974:	ldr	r1, [r4, #160]	; 0xa0
   3d978:	ldr	r0, [r3, #608]	; 0x260
   3d97c:	bl	6fecc <fputs@plt+0x5ee04>
   3d980:	add	r0, r0, #1
   3d984:	cmp	r0, r8
   3d988:	beq	3d9f8 <fputs@plt+0x2c930>
   3d98c:	mov	r1, r8
   3d990:	mov	r3, sl
   3d994:	add	r2, sp, #4
   3d998:	mov	r0, r4
   3d99c:	bl	3d410 <fputs@plt+0x2c348>
   3d9a0:	subs	r8, r0, #0
   3d9a4:	bne	3d9c8 <fputs@plt+0x2c900>
   3d9a8:	ldr	r0, [sp, #4]
   3d9ac:	bl	3b6b0 <fputs@plt+0x2a5e8>
   3d9b0:	mov	r8, r0
   3d9b4:	ldr	r0, [sp, #4]
   3d9b8:	ldrh	r3, [r0, #24]
   3d9bc:	tst	r3, #8
   3d9c0:	movne	r7, #1
   3d9c4:	bl	3cfe8 <fputs@plt+0x2bf20>
   3d9c8:	add	r9, r9, #1
   3d9cc:	b	3d908 <fputs@plt+0x2c840>
   3d9d0:	mov	r1, r8
   3d9d4:	add	r0, r4, #212	; 0xd4
   3d9d8:	bl	21a98 <fputs@plt+0x109d0>
   3d9dc:	cmp	r0, #0
   3d9e0:	str	r0, [sp, #4]
   3d9e4:	beq	3d9f8 <fputs@plt+0x2c930>
   3d9e8:	ldrh	r3, [r0, #24]
   3d9ec:	tst	r3, #8
   3d9f0:	movne	r7, #1
   3d9f4:	bl	3cfe8 <fputs@plt+0x2bf20>
   3d9f8:	mov	r8, sl
   3d9fc:	b	3d9c8 <fputs@plt+0x2c900>
   3da00:	add	r1, r7, r5
   3da04:	mov	r0, r9
   3da08:	bl	21a98 <fputs@plt+0x109d0>
   3da0c:	subs	r2, r0, #0
   3da10:	beq	3da24 <fputs@plt+0x2c95c>
   3da14:	ldrh	r3, [r2, #24]
   3da18:	orr	r3, r3, #8
   3da1c:	strh	r3, [r2, #24]
   3da20:	bl	3cfe8 <fputs@plt+0x2bf20>
   3da24:	add	r7, r7, #1
   3da28:	cmp	r6, r7
   3da2c:	bgt	3da00 <fputs@plt+0x2c938>
   3da30:	b	3d934 <fputs@plt+0x2c86c>
   3da34:	andeq	fp, r8, r0, lsr #2
   3da38:	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   3da3c:	mov	r4, r0
   3da40:	mov	r6, r2
   3da44:	ldr	r0, [r0]
   3da48:	add	r2, sp, #4
   3da4c:	mov	r7, r1
   3da50:	bl	3d410 <fputs@plt+0x2c348>
   3da54:	subs	r5, r0, #0
   3da58:	bne	3da70 <fputs@plt+0x2c9a8>
   3da5c:	mov	r2, r4
   3da60:	mov	r1, r7
   3da64:	ldr	r0, [sp, #4]
   3da68:	bl	15ff4 <fputs@plt+0x4f2c>
   3da6c:	str	r0, [r6]
   3da70:	mov	r0, r5
   3da74:	add	sp, sp, #12
   3da78:	pop	{r4, r5, r6, r7, pc}
   3da7c:	push	{r4, r5, r6, lr}
   3da80:	mov	r5, r2
   3da84:	bl	3da38 <fputs@plt+0x2c970>
   3da88:	subs	r4, r0, #0
   3da8c:	bne	3dac4 <fputs@plt+0x2c9fc>
   3da90:	ldr	r0, [r5]
   3da94:	ldr	r3, [r0, #72]	; 0x48
   3da98:	ldrsh	r3, [r3, #26]
   3da9c:	cmp	r3, #1
   3daa0:	ble	3dab8 <fputs@plt+0x2c9f0>
   3daa4:	bl	3d128 <fputs@plt+0x2c060>
   3daa8:	str	r4, [r5]
   3daac:	ldr	r0, [pc, #28]	; 3dad0 <fputs@plt+0x2ca08>
   3dab0:	pop	{r4, r5, r6, lr}
   3dab4:	b	2e81c <fputs@plt+0x1d754>
   3dab8:	strb	r4, [r0]
   3dabc:	mov	r0, r4
   3dac0:	pop	{r4, r5, r6, pc}
   3dac4:	mov	r3, #0
   3dac8:	str	r3, [r5]
   3dacc:	b	3dabc <fputs@plt+0x2c9f4>
   3dad0:	andeq	lr, r0, r7, lsl #4
   3dad4:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   3dad8:	mov	r5, r0
   3dadc:	mov	r4, r1
   3dae0:	mov	r6, r2
   3dae4:	mov	r7, r3
   3dae8:	bl	15c74 <fputs@plt+0x4bac>
   3daec:	mov	r3, #0
   3daf0:	add	r2, sp, #4
   3daf4:	mov	r1, r0
   3daf8:	mov	r8, r0
   3dafc:	ldr	r0, [r5]
   3db00:	bl	3d410 <fputs@plt+0x2c348>
   3db04:	subs	r5, r0, #0
   3db08:	bne	3db34 <fputs@plt+0x2ca6c>
   3db0c:	sub	r1, r4, r8
   3db10:	ldr	r0, [sp, #4]
   3db14:	add	r1, r1, r1, lsl #2
   3db18:	subs	r2, r1, #5
   3db1c:	ldr	r3, [r0, #4]
   3db20:	bpl	3db40 <fputs@plt+0x2ca78>
   3db24:	bl	3d11c <fputs@plt+0x2c054>
   3db28:	ldr	r0, [pc, #72]	; 3db78 <fputs@plt+0x2cab0>
   3db2c:	bl	2e81c <fputs@plt+0x1d754>
   3db30:	mov	r5, r0
   3db34:	mov	r0, r5
   3db38:	add	sp, sp, #8
   3db3c:	pop	{r4, r5, r6, r7, r8, pc}
   3db40:	ldrb	r2, [r3, r2]
   3db44:	cmp	r7, #0
   3db48:	addne	r1, r3, r1
   3db4c:	strb	r2, [r6]
   3db50:	ldrne	r3, [r1, #-4]
   3db54:	revne	r3, r3
   3db58:	strne	r3, [r7]
   3db5c:	bl	3d11c <fputs@plt+0x2c054>
   3db60:	ldrb	r3, [r6]
   3db64:	sub	r3, r3, #1
   3db68:	cmp	r3, #4
   3db6c:	bls	3db34 <fputs@plt+0x2ca6c>
   3db70:	ldr	r0, [pc, #4]	; 3db7c <fputs@plt+0x2cab4>
   3db74:	b	3db2c <fputs@plt+0x2ca64>
   3db78:	ldrdeq	sp, [r0], -r6
   3db7c:	ldrdeq	sp, [r0], -lr
   3db80:	push	{r4, r5, r6, r7, lr}
   3db84:	sub	sp, sp, #28
   3db88:	mov	r4, r0
   3db8c:	mov	r6, r2
   3db90:	mov	r7, r3
   3db94:	add	r2, sp, #19
   3db98:	add	r3, sp, #20
   3db9c:	ldr	r0, [r0]
   3dba0:	mov	r5, r1
   3dba4:	bl	3dad4 <fputs@plt+0x2ca0c>
   3dba8:	cmp	r0, #0
   3dbac:	beq	3dbdc <fputs@plt+0x2cb14>
   3dbb0:	ldr	r3, [pc, #96]	; 3dc18 <fputs@plt+0x2cb50>
   3dbb4:	mov	r2, r5
   3dbb8:	cmp	r0, r3
   3dbbc:	cmpne	r0, #7
   3dbc0:	moveq	r3, #1
   3dbc4:	streq	r3, [r4, #24]
   3dbc8:	ldr	r1, [pc, #76]	; 3dc1c <fputs@plt+0x2cb54>
   3dbcc:	mov	r0, r4
   3dbd0:	bl	39110 <fputs@plt+0x28048>
   3dbd4:	add	sp, sp, #28
   3dbd8:	pop	{r4, r5, r6, r7, pc}
   3dbdc:	ldrb	r3, [sp, #19]
   3dbe0:	ldr	r2, [sp, #20]
   3dbe4:	cmp	r3, r6
   3dbe8:	bne	3dbf4 <fputs@plt+0x2cb2c>
   3dbec:	cmp	r2, r7
   3dbf0:	beq	3dbd4 <fputs@plt+0x2cb0c>
   3dbf4:	str	r2, [sp, #8]
   3dbf8:	str	r3, [sp, #4]
   3dbfc:	str	r7, [sp]
   3dc00:	mov	r3, r6
   3dc04:	mov	r2, r5
   3dc08:	ldr	r1, [pc, #16]	; 3dc20 <fputs@plt+0x2cb58>
   3dc0c:	mov	r0, r4
   3dc10:	bl	39110 <fputs@plt+0x28048>
   3dc14:	b	3dbd4 <fputs@plt+0x2cb0c>
   3dc18:	andeq	r0, r0, sl, lsl #24
   3dc1c:	andeq	r7, r7, lr, asr #7
   3dc20:	andeq	r7, r7, fp, ror #7
   3dc24:	push	{r4, r5, r6, r7, r8, r9, lr}
   3dc28:	sub	sp, sp, #20
   3dc2c:	mov	r9, r3
   3dc30:	mov	r3, #0
   3dc34:	str	r3, [sp, #8]
   3dc38:	ldrb	r3, [r0, #17]
   3dc3c:	mov	r6, r0
   3dc40:	mov	r8, r1
   3dc44:	cmp	r3, #0
   3dc48:	mov	r7, r2
   3dc4c:	beq	3dccc <fputs@plt+0x2cc04>
   3dc50:	ldr	r3, [pc, #232]	; 3dd40 <fputs@plt+0x2cc78>
   3dc54:	add	r4, r1, #1
   3dc58:	ldr	r5, [r3, #608]	; 0x260
   3dc5c:	mov	r1, r4
   3dc60:	mov	r0, r6
   3dc64:	bl	15c74 <fputs@plt+0x4bac>
   3dc68:	cmp	r4, r0
   3dc6c:	beq	3dd30 <fputs@plt+0x2cc68>
   3dc70:	ldr	r1, [r6, #32]
   3dc74:	mov	r0, r5
   3dc78:	bl	6fcc0 <fputs@plt+0x5ebf8>
   3dc7c:	add	r0, r0, #1
   3dc80:	cmp	r4, r0
   3dc84:	beq	3dd30 <fputs@plt+0x2cc68>
   3dc88:	ldr	r3, [r6, #44]	; 0x2c
   3dc8c:	cmp	r4, r3
   3dc90:	bhi	3dccc <fputs@plt+0x2cc04>
   3dc94:	add	r3, sp, #12
   3dc98:	add	r2, sp, #7
   3dc9c:	mov	r1, r4
   3dca0:	mov	r0, r6
   3dca4:	bl	3dad4 <fputs@plt+0x2ca0c>
   3dca8:	subs	r5, r0, #0
   3dcac:	bne	3dd38 <fputs@plt+0x2cc70>
   3dcb0:	ldrb	r3, [sp, #7]
   3dcb4:	cmp	r3, #4
   3dcb8:	bne	3dccc <fputs@plt+0x2cc04>
   3dcbc:	ldr	r3, [sp, #12]
   3dcc0:	cmp	r8, r3
   3dcc4:	moveq	r5, #101	; 0x65
   3dcc8:	beq	3dd00 <fputs@plt+0x2cc38>
   3dccc:	cmp	r7, #0
   3dcd0:	moveq	r3, #2
   3dcd4:	movne	r3, #0
   3dcd8:	add	r2, sp, #8
   3dcdc:	mov	r1, r8
   3dce0:	mov	r0, r6
   3dce4:	bl	3da38 <fputs@plt+0x2c970>
   3dce8:	subs	r5, r0, #0
   3dcec:	bne	3dd38 <fputs@plt+0x2cc70>
   3dcf0:	ldr	r3, [sp, #8]
   3dcf4:	ldr	r3, [r3, #56]	; 0x38
   3dcf8:	ldr	r4, [r3]
   3dcfc:	rev	r4, r4
   3dd00:	cmp	r7, #0
   3dd04:	str	r4, [r9]
   3dd08:	ldrne	r3, [sp, #8]
   3dd0c:	strne	r3, [r7]
   3dd10:	bne	3dd1c <fputs@plt+0x2cc54>
   3dd14:	ldr	r0, [sp, #8]
   3dd18:	bl	3d128 <fputs@plt+0x2c060>
   3dd1c:	cmp	r5, #101	; 0x65
   3dd20:	moveq	r5, #0
   3dd24:	mov	r0, r5
   3dd28:	add	sp, sp, #20
   3dd2c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3dd30:	add	r4, r4, #1
   3dd34:	b	3dc5c <fputs@plt+0x2cb94>
   3dd38:	mov	r4, #0
   3dd3c:	b	3dd00 <fputs@plt+0x2cc38>
   3dd40:	andeq	fp, r8, r0, lsr #2
   3dd44:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3dd48:	mov	r4, r0
   3dd4c:	sub	sp, sp, #28
   3dd50:	mov	fp, r3
   3dd54:	mov	r7, r3
   3dd58:	mov	r5, r2
   3dd5c:	str	r1, [sp, #8]
   3dd60:	str	r2, [sp, #12]
   3dd64:	cmp	r7, #0
   3dd68:	sub	r6, r7, #1
   3dd6c:	ble	3dda0 <fputs@plt+0x2ccd8>
   3dd70:	ldr	r3, [r4, #16]
   3dd74:	cmp	r3, #0
   3dd78:	beq	3dda0 <fputs@plt+0x2ccd8>
   3dd7c:	cmp	r5, #0
   3dd80:	bgt	3dda8 <fputs@plt+0x2cce0>
   3dd84:	ldr	r3, [sp, #12]
   3dd88:	mov	r2, r7
   3dd8c:	str	r3, [sp]
   3dd90:	ldr	r1, [pc, #392]	; 3df20 <fputs@plt+0x2ce58>
   3dd94:	mov	r3, fp
   3dd98:	mov	r0, r4
   3dd9c:	bl	39110 <fputs@plt+0x28048>
   3dda0:	add	sp, sp, #28
   3dda4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3dda8:	mov	r1, r5
   3ddac:	mov	r0, r4
   3ddb0:	bl	391b0 <fputs@plt+0x280e8>
   3ddb4:	subs	r3, r0, #0
   3ddb8:	bne	3dda0 <fputs@plt+0x2ccd8>
   3ddbc:	add	r2, sp, #20
   3ddc0:	mov	r1, r5
   3ddc4:	ldr	r0, [r4, #4]
   3ddc8:	bl	3d410 <fputs@plt+0x2c348>
   3ddcc:	subs	sl, r0, #0
   3ddd0:	beq	3dde8 <fputs@plt+0x2cd20>
   3ddd4:	mov	r2, r5
   3ddd8:	ldr	r1, [pc, #324]	; 3df24 <fputs@plt+0x2ce5c>
   3dddc:	mov	r0, r4
   3dde0:	bl	39110 <fputs@plt+0x28048>
   3dde4:	b	3dda0 <fputs@plt+0x2ccd8>
   3dde8:	ldr	r3, [sp, #20]
   3ddec:	ldr	r9, [r3, #4]
   3ddf0:	ldr	r3, [sp, #8]
   3ddf4:	cmp	r3, #0
   3ddf8:	ldr	r3, [r4]
   3ddfc:	beq	3def4 <fputs@plt+0x2ce2c>
   3de00:	ldrb	r3, [r3, #17]
   3de04:	ldr	r8, [r9, #4]
   3de08:	cmp	r3, #0
   3de0c:	rev	r8, r8
   3de10:	beq	3de28 <fputs@plt+0x2cd60>
   3de14:	mov	r3, sl
   3de18:	mov	r2, #2
   3de1c:	mov	r1, r5
   3de20:	mov	r0, r4
   3de24:	bl	3db80 <fputs@plt+0x2cab8>
   3de28:	ldr	r3, [r4]
   3de2c:	ldr	r3, [r3, #36]	; 0x24
   3de30:	cmp	r3, #0
   3de34:	add	r2, r3, #3
   3de38:	movlt	r3, r2
   3de3c:	asr	r3, r3, #2
   3de40:	sub	r3, r3, #1
   3de44:	cmp	r8, r3
   3de48:	addlt	r7, r9, #8
   3de4c:	blt	3dee4 <fputs@plt+0x2ce1c>
   3de50:	mov	r2, r5
   3de54:	ldr	r1, [pc, #204]	; 3df28 <fputs@plt+0x2ce60>
   3de58:	mov	r0, r4
   3de5c:	bl	39110 <fputs@plt+0x28048>
   3de60:	sub	r6, r7, #2
   3de64:	ldr	r0, [sp, #20]
   3de68:	ldr	r5, [r9]
   3de6c:	bl	3d11c <fputs@plt+0x2c054>
   3de70:	ldr	r3, [sp, #8]
   3de74:	rev	r5, r5
   3de78:	cmp	r3, #0
   3de7c:	beq	3de9c <fputs@plt+0x2cdd4>
   3de80:	adds	r3, r5, #0
   3de84:	movne	r3, #1
   3de88:	cmp	r6, r3
   3de8c:	bge	3de9c <fputs@plt+0x2cdd4>
   3de90:	ldr	r1, [pc, #148]	; 3df2c <fputs@plt+0x2ce64>
   3de94:	mov	r0, r4
   3de98:	bl	39110 <fputs@plt+0x28048>
   3de9c:	mov	r7, r6
   3dea0:	b	3dd64 <fputs@plt+0x2cc9c>
   3dea4:	ldr	r3, [r4]
   3dea8:	ldr	r5, [r7]
   3deac:	ldrb	r3, [r3, #17]
   3deb0:	rev	r5, r5
   3deb4:	cmp	r3, #0
   3deb8:	beq	3ded0 <fputs@plt+0x2ce08>
   3debc:	mov	r3, #0
   3dec0:	mov	r2, #2
   3dec4:	mov	r1, r5
   3dec8:	mov	r0, r4
   3decc:	bl	3db80 <fputs@plt+0x2cab8>
   3ded0:	mov	r1, r5
   3ded4:	mov	r0, r4
   3ded8:	bl	391b0 <fputs@plt+0x280e8>
   3dedc:	add	sl, sl, #1
   3dee0:	add	r7, r7, #4
   3dee4:	cmp	sl, r8
   3dee8:	blt	3dea4 <fputs@plt+0x2cddc>
   3deec:	sub	r6, r6, r8
   3def0:	b	3de64 <fputs@plt+0x2cd9c>
   3def4:	ldrb	r3, [r3, #17]
   3def8:	cmp	r3, #0
   3defc:	cmpne	r6, #0
   3df00:	ble	3de64 <fputs@plt+0x2cd9c>
   3df04:	ldr	r1, [r9]
   3df08:	mov	r3, r5
   3df0c:	mov	r2, #4
   3df10:	rev	r1, r1
   3df14:	mov	r0, r4
   3df18:	bl	3db80 <fputs@plt+0x2cab8>
   3df1c:	b	3de64 <fputs@plt+0x2cd9c>
   3df20:	andeq	r7, r7, r1, lsr #8
   3df24:	andeq	r7, r7, sl, asr r4
   3df28:	andeq	r7, r7, r0, ror r4
   3df2c:	muleq	r7, r7, r4
   3df30:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3df34:	sub	sp, sp, #116	; 0x74
   3df38:	mov	r3, #0
   3df3c:	str	r3, [sp, #84]	; 0x54
   3df40:	subs	r3, r1, #0
   3df44:	bne	3df54 <fputs@plt+0x2ce8c>
   3df48:	mov	r0, #0
   3df4c:	add	sp, sp, #116	; 0x74
   3df50:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3df54:	str	r3, [sp, #8]
   3df58:	ldr	r3, [r0, #28]
   3df5c:	ldr	sl, [r0]
   3df60:	str	r3, [sp, #52]	; 0x34
   3df64:	ldr	r3, [r0, #32]
   3df68:	mov	r4, r0
   3df6c:	str	r3, [sp, #56]	; 0x38
   3df70:	ldr	r3, [r0, #36]	; 0x24
   3df74:	str	r2, [sp, #76]	; 0x4c
   3df78:	str	r3, [sp, #60]	; 0x3c
   3df7c:	ldr	r3, [sl, #36]	; 0x24
   3df80:	str	r3, [sp, #20]
   3df84:	bl	391b0 <fputs@plt+0x280e8>
   3df88:	subs	r3, r0, #0
   3df8c:	bne	3df48 <fputs@plt+0x2ce80>
   3df90:	ldr	r2, [pc, #1456]	; 3e548 <fputs@plt+0x2d480>
   3df94:	ldr	r1, [sp, #8]
   3df98:	str	r2, [r4, #28]
   3df9c:	ldr	r2, [sp, #8]
   3dfa0:	mov	r0, sl
   3dfa4:	str	r2, [r4, #32]
   3dfa8:	add	r2, sp, #84	; 0x54
   3dfac:	bl	3da38 <fputs@plt+0x2c970>
   3dfb0:	subs	r2, r0, #0
   3dfb4:	ldrne	r1, [pc, #1424]	; 3e54c <fputs@plt+0x2d484>
   3dfb8:	bne	3dfe0 <fputs@plt+0x2cf18>
   3dfbc:	ldr	r0, [sp, #84]	; 0x54
   3dfc0:	ldrb	r3, [r0]
   3dfc4:	strb	r2, [r0]
   3dfc8:	str	r3, [sp, #64]	; 0x40
   3dfcc:	bl	2e9e8 <fputs@plt+0x1d920>
   3dfd0:	subs	r8, r0, #0
   3dfd4:	beq	3e014 <fputs@plt+0x2cf4c>
   3dfd8:	ldr	r1, [pc, #1392]	; 3e550 <fputs@plt+0x2d488>
   3dfdc:	mov	r2, r8
   3dfe0:	mov	r0, r4
   3dfe4:	bl	39110 <fputs@plt+0x28048>
   3dfe8:	mvn	r9, #0
   3dfec:	ldr	r0, [sp, #84]	; 0x54
   3dff0:	bl	3d128 <fputs@plt+0x2c060>
   3dff4:	ldr	r3, [sp, #52]	; 0x34
   3dff8:	add	r0, r9, #1
   3dffc:	str	r3, [r4, #28]
   3e000:	ldr	r3, [sp, #56]	; 0x38
   3e004:	str	r3, [r4, #32]
   3e008:	ldr	r3, [sp, #60]	; 0x3c
   3e00c:	str	r3, [r4, #36]	; 0x24
   3e010:	b	3df4c <fputs@plt+0x2ce84>
   3e014:	ldr	r2, [sp, #84]	; 0x54
   3e018:	ldrb	r3, [r2, #5]
   3e01c:	ldr	fp, [r2, #56]	; 0x38
   3e020:	str	r3, [sp, #24]
   3e024:	ldr	r3, [pc, #1320]	; 3e554 <fputs@plt+0x2d48c>
   3e028:	str	r3, [r4, #28]
   3e02c:	ldr	r3, [sp, #24]
   3e030:	add	r3, fp, r3
   3e034:	ldrb	r1, [r3, #5]
   3e038:	ldrb	r7, [r3, #6]
   3e03c:	ldrb	r0, [r3, #3]
   3e040:	orr	r7, r7, r1, lsl #8
   3e044:	sub	r7, r7, #1
   3e048:	uxth	r7, r7
   3e04c:	add	r1, r7, #1
   3e050:	str	r1, [sp, #28]
   3e054:	ldrb	r1, [r2, #4]
   3e058:	ldr	r2, [sp, #24]
   3e05c:	add	r2, r2, #12
   3e060:	sub	r2, r2, r1, lsl #2
   3e064:	str	r2, [sp, #32]
   3e068:	ldrb	r2, [r3, #4]
   3e06c:	cmp	r1, #0
   3e070:	orr	r2, r2, r0, lsl #8
   3e074:	sub	r2, r2, #1
   3e078:	str	r2, [sp, #12]
   3e07c:	lsl	r2, r2, #1
   3e080:	str	r2, [sp, #48]	; 0x30
   3e084:	ldr	r0, [sp, #48]	; 0x30
   3e088:	ldr	r2, [sp, #32]
   3e08c:	add	r2, r2, r0
   3e090:	add	r2, fp, r2
   3e094:	str	r2, [sp, #44]	; 0x2c
   3e098:	bne	3e140 <fputs@plt+0x2d078>
   3e09c:	ldr	r5, [r3, #8]
   3e0a0:	ldrb	r3, [sl, #17]
   3e0a4:	rev	r5, r5
   3e0a8:	cmp	r3, #0
   3e0ac:	beq	3e0cc <fputs@plt+0x2d004>
   3e0b0:	ldr	r3, [pc, #1184]	; 3e558 <fputs@plt+0x2d490>
   3e0b4:	mov	r2, #5
   3e0b8:	str	r3, [r4, #28]
   3e0bc:	mov	r1, r5
   3e0c0:	ldr	r3, [sp, #8]
   3e0c4:	mov	r0, r4
   3e0c8:	bl	3db80 <fputs@plt+0x2cab8>
   3e0cc:	add	r2, sp, #148	; 0x94
   3e0d0:	ldrd	r0, [r2, #4]!
   3e0d4:	strd	r0, [sp]
   3e0d8:	mov	r1, r5
   3e0dc:	mov	r0, r4
   3e0e0:	bl	3df30 <fputs@plt+0x2ce68>
   3e0e4:	mov	r5, #0
   3e0e8:	str	r8, [sp, #16]
   3e0ec:	mov	r9, r0
   3e0f0:	mov	r3, #1
   3e0f4:	str	r3, [sp, #40]	; 0x28
   3e0f8:	ldr	r3, [sp, #20]
   3e0fc:	sub	r3, r3, #4
   3e100:	str	r3, [sp, #36]	; 0x24
   3e104:	ldr	r3, [sp, #12]
   3e108:	cmn	r3, #1
   3e10c:	bne	3e314 <fputs@plt+0x2d24c>
   3e110:	ldrd	r2, [sp, #152]	; 0x98
   3e114:	ldr	r1, [sp, #76]	; 0x4c
   3e118:	strd	r2, [r1]
   3e11c:	mov	r3, #0
   3e120:	str	r3, [r4, #28]
   3e124:	ldr	r3, [sp, #40]	; 0x28
   3e128:	cmp	r3, #0
   3e12c:	bne	3e378 <fputs@plt+0x2d2b0>
   3e130:	ldr	r3, [sp, #84]	; 0x54
   3e134:	ldrb	r2, [sp, #64]	; 0x40
   3e138:	strb	r2, [r3]
   3e13c:	b	3dfec <fputs@plt+0x2cf24>
   3e140:	ldr	r5, [r4, #68]	; 0x44
   3e144:	mov	r3, #1
   3e148:	str	r3, [sp, #16]
   3e14c:	str	r8, [r5]
   3e150:	mvn	r9, #0
   3e154:	b	3e0f0 <fputs@plt+0x2d028>
   3e158:	ldr	r0, [sp, #84]	; 0x54
   3e15c:	add	r3, fp, r6
   3e160:	str	r3, [sp, #68]	; 0x44
   3e164:	add	r2, sp, #88	; 0x58
   3e168:	ldr	r3, [r0, #80]	; 0x50
   3e16c:	add	r1, fp, r6
   3e170:	blx	r3
   3e174:	ldrh	r3, [sp, #106]	; 0x6a
   3e178:	ldr	r2, [sp, #20]
   3e17c:	add	r3, r3, r6
   3e180:	cmp	r2, r3
   3e184:	bcs	3e198 <fputs@plt+0x2d0d0>
   3e188:	ldr	r1, [pc, #972]	; 3e55c <fputs@plt+0x2d494>
   3e18c:	mov	r0, r4
   3e190:	bl	39110 <fputs@plt+0x28048>
   3e194:	b	3e370 <fputs@plt+0x2d2a8>
   3e198:	ldr	r3, [sp, #84]	; 0x54
   3e19c:	ldrb	r3, [r3, #2]
   3e1a0:	cmp	r3, #0
   3e1a4:	beq	3e1e8 <fputs@plt+0x2d120>
   3e1a8:	ldr	r3, [sp, #16]
   3e1ac:	ldrd	r0, [sp, #152]	; 0x98
   3e1b0:	cmp	r3, #0
   3e1b4:	ldrd	r2, [sp, #88]	; 0x58
   3e1b8:	beq	3e2d0 <fputs@plt+0x2d208>
   3e1bc:	cmp	r0, r2
   3e1c0:	sbcs	r1, r1, r3
   3e1c4:	movlt	r1, #1
   3e1c8:	movge	r1, #0
   3e1cc:	cmp	r1, #0
   3e1d0:	beq	3e1e0 <fputs@plt+0x2d118>
   3e1d4:	ldr	r1, [pc, #900]	; 3e560 <fputs@plt+0x2d498>
   3e1d8:	mov	r0, r4
   3e1dc:	bl	39110 <fputs@plt+0x28048>
   3e1e0:	ldrd	r2, [sp, #88]	; 0x58
   3e1e4:	strd	r2, [sp, #152]	; 0x98
   3e1e8:	ldrh	r0, [sp, #104]	; 0x68
   3e1ec:	ldr	r3, [sp, #100]	; 0x64
   3e1f0:	cmp	r3, r0
   3e1f4:	bls	3e25c <fputs@plt+0x2d194>
   3e1f8:	sub	r3, r3, #5
   3e1fc:	sub	r0, r3, r0
   3e200:	ldr	r3, [sp, #20]
   3e204:	ldr	r1, [sp, #36]	; 0x24
   3e208:	add	r0, r0, r3
   3e20c:	bl	6fcc0 <fputs@plt+0x5ebf8>
   3e210:	ldrh	r3, [sp, #106]	; 0x6a
   3e214:	add	r2, fp, r6
   3e218:	add	r3, r2, r3
   3e21c:	ldr	r7, [r3, #-4]
   3e220:	ldrb	r3, [sl, #17]
   3e224:	rev	r7, r7
   3e228:	cmp	r3, #0
   3e22c:	str	r0, [sp, #72]	; 0x48
   3e230:	beq	3e248 <fputs@plt+0x2d180>
   3e234:	ldr	r3, [sp, #8]
   3e238:	mov	r2, #3
   3e23c:	mov	r1, r7
   3e240:	mov	r0, r4
   3e244:	bl	3db80 <fputs@plt+0x2cab8>
   3e248:	ldr	r3, [sp, #72]	; 0x48
   3e24c:	mov	r2, r7
   3e250:	mov	r1, #0
   3e254:	mov	r0, r4
   3e258:	bl	3dd44 <fputs@plt+0x2cc7c>
   3e25c:	ldr	r3, [sp, #84]	; 0x54
   3e260:	ldrb	r3, [r3, #4]
   3e264:	cmp	r3, #0
   3e268:	bne	3e2e4 <fputs@plt+0x2d21c>
   3e26c:	ldr	r3, [sp, #68]	; 0x44
   3e270:	ldr	r6, [r3]
   3e274:	ldrb	r3, [sl, #17]
   3e278:	rev	r6, r6
   3e27c:	cmp	r3, #0
   3e280:	beq	3e298 <fputs@plt+0x2d1d0>
   3e284:	ldr	r3, [sp, #8]
   3e288:	mov	r2, #5
   3e28c:	mov	r1, r6
   3e290:	mov	r0, r4
   3e294:	bl	3db80 <fputs@plt+0x2cab8>
   3e298:	add	r2, sp, #148	; 0x94
   3e29c:	ldrd	r0, [r2, #4]!
   3e2a0:	strd	r0, [sp]
   3e2a4:	mov	r1, r6
   3e2a8:	mov	r0, r4
   3e2ac:	bl	3df30 <fputs@plt+0x2ce68>
   3e2b0:	cmp	r9, r0
   3e2b4:	mov	r6, r0
   3e2b8:	beq	3e2c8 <fputs@plt+0x2d200>
   3e2bc:	ldr	r1, [pc, #672]	; 3e564 <fputs@plt+0x2d49c>
   3e2c0:	mov	r0, r4
   3e2c4:	bl	39110 <fputs@plt+0x28048>
   3e2c8:	str	r8, [sp, #16]
   3e2cc:	b	3e300 <fputs@plt+0x2d238>
   3e2d0:	cmp	r2, r0
   3e2d4:	sbcs	r1, r3, r1
   3e2d8:	movge	r1, #1
   3e2dc:	movlt	r1, #0
   3e2e0:	b	3e1cc <fputs@plt+0x2d104>
   3e2e4:	ldrh	r1, [sp, #106]	; 0x6a
   3e2e8:	mov	r0, r5
   3e2ec:	sub	r1, r1, #1
   3e2f0:	add	r1, r1, r6
   3e2f4:	orr	r1, r1, r6, lsl #16
   3e2f8:	bl	1615c <fputs@plt+0x5094>
   3e2fc:	mov	r6, r9
   3e300:	mov	r9, r6
   3e304:	ldr	r3, [sp, #12]
   3e308:	sub	r3, r3, #1
   3e30c:	str	r3, [sp, #12]
   3e310:	b	3e104 <fputs@plt+0x2d03c>
   3e314:	ldr	r3, [r4, #16]
   3e318:	cmp	r3, #0
   3e31c:	beq	3e110 <fputs@plt+0x2d048>
   3e320:	ldr	r3, [sp, #12]
   3e324:	str	r3, [r4, #36]	; 0x24
   3e328:	ldr	r3, [sp, #44]	; 0x2c
   3e32c:	ldrh	r6, [r3], #-2
   3e330:	rev16	r6, r6
   3e334:	str	r3, [sp, #44]	; 0x2c
   3e338:	ldr	r3, [sp, #28]
   3e33c:	uxth	r6, r6
   3e340:	cmp	r3, r6
   3e344:	bhi	3e354 <fputs@plt+0x2d28c>
   3e348:	ldr	r3, [sp, #36]	; 0x24
   3e34c:	cmp	r6, r3
   3e350:	bls	3e158 <fputs@plt+0x2d090>
   3e354:	ldr	r3, [sp, #36]	; 0x24
   3e358:	mov	r2, r6
   3e35c:	str	r3, [sp]
   3e360:	ldr	r1, [pc, #512]	; 3e568 <fputs@plt+0x2d4a0>
   3e364:	ldr	r3, [sp, #28]
   3e368:	mov	r0, r4
   3e36c:	bl	39110 <fputs@plt+0x28048>
   3e370:	str	r8, [sp, #40]	; 0x28
   3e374:	b	3e304 <fputs@plt+0x2d23c>
   3e378:	ldr	r3, [r4, #16]
   3e37c:	cmp	r3, #0
   3e380:	ble	3dfec <fputs@plt+0x2cf24>
   3e384:	ldr	r3, [sp, #84]	; 0x54
   3e388:	ldrb	r3, [r3, #4]
   3e38c:	cmp	r3, #0
   3e390:	bne	3e3bc <fputs@plt+0x2d2f4>
   3e394:	ldr	r5, [r4, #68]	; 0x44
   3e398:	str	r3, [r5]
   3e39c:	ldr	r3, [sp, #48]	; 0x30
   3e3a0:	add	r6, r3, #2
   3e3a4:	ldr	r3, [sp, #32]
   3e3a8:	add	r6, r6, r3
   3e3ac:	add	r6, fp, r6
   3e3b0:	add	r8, fp, r3
   3e3b4:	cmp	r8, r6
   3e3b8:	bne	3e490 <fputs@plt+0x2d3c8>
   3e3bc:	ldr	r3, [sp, #24]
   3e3c0:	add	r3, fp, r3
   3e3c4:	ldrb	r2, [r3, #1]
   3e3c8:	ldrb	r6, [r3, #2]
   3e3cc:	orr	r6, r6, r2, lsl #8
   3e3d0:	cmp	r6, #0
   3e3d4:	bne	3e4c4 <fputs@plt+0x2d3fc>
   3e3d8:	ldr	r3, [sp, #28]
   3e3dc:	mov	r8, #1
   3e3e0:	sub	r7, r3, #1
   3e3e4:	ldr	r3, [r5]
   3e3e8:	cmp	r3, #0
   3e3ec:	beq	3e444 <fputs@plt+0x2d37c>
   3e3f0:	ldr	r2, [r5, r3, lsl #2]
   3e3f4:	ldr	r1, [r5, #4]
   3e3f8:	str	r2, [r5, #4]
   3e3fc:	mvn	r2, #0
   3e400:	str	r2, [r5, r3, lsl #2]
   3e404:	ldr	r3, [r5]
   3e408:	add	r3, r3, r2
   3e40c:	str	r3, [r5]
   3e410:	mov	r3, r8
   3e414:	ldr	r0, [r5]
   3e418:	lsl	r2, r3, #1
   3e41c:	cmp	r2, r0
   3e420:	bls	3e508 <fputs@plt+0x2d440>
   3e424:	uxth	r3, r7
   3e428:	lsr	r2, r1, #16
   3e42c:	cmp	r3, r2
   3e430:	bcc	3e4f4 <fputs@plt+0x2d42c>
   3e434:	ldr	r3, [sp, #8]
   3e438:	ldr	r1, [pc, #300]	; 3e56c <fputs@plt+0x2d4a4>
   3e43c:	mov	r0, r4
   3e440:	bl	39110 <fputs@plt+0x28048>
   3e444:	ldr	r3, [r5]
   3e448:	cmp	r3, #0
   3e44c:	bne	3dfec <fputs@plt+0x2cf24>
   3e450:	ldr	r3, [sp, #20]
   3e454:	sub	r2, r3, #1
   3e458:	ldr	r3, [sp, #24]
   3e45c:	add	r6, r2, r6
   3e460:	add	r3, fp, r3
   3e464:	uxth	r2, r7
   3e468:	ldrb	r3, [r3, #7]
   3e46c:	sub	r2, r6, r2
   3e470:	cmp	r2, r3
   3e474:	beq	3dfec <fputs@plt+0x2cf24>
   3e478:	ldr	r1, [sp, #8]
   3e47c:	mov	r0, r4
   3e480:	str	r1, [sp]
   3e484:	ldr	r1, [pc, #228]	; 3e570 <fputs@plt+0x2d4a8>
   3e488:	bl	39110 <fputs@plt+0x28048>
   3e48c:	b	3dfec <fputs@plt+0x2cf24>
   3e490:	ldrh	r7, [r6, #-2]!
   3e494:	ldr	r0, [sp, #84]	; 0x54
   3e498:	rev16	r7, r7
   3e49c:	ldr	r3, [r0, #76]	; 0x4c
   3e4a0:	uxth	r7, r7
   3e4a4:	add	r1, fp, r7
   3e4a8:	blx	r3
   3e4ac:	add	r1, r0, r7
   3e4b0:	sub	r1, r1, #1
   3e4b4:	orr	r1, r1, r7, lsl #16
   3e4b8:	mov	r0, r5
   3e4bc:	bl	1615c <fputs@plt+0x5094>
   3e4c0:	b	3e3b4 <fputs@plt+0x2d2ec>
   3e4c4:	add	r7, fp, r6
   3e4c8:	mov	r0, r5
   3e4cc:	ldrb	r3, [r7, #2]
   3e4d0:	ldrb	r1, [r7, #3]
   3e4d4:	orr	r1, r1, r3, lsl #8
   3e4d8:	add	r1, r1, r6
   3e4dc:	sub	r1, r1, #1
   3e4e0:	orr	r1, r1, r6, lsl #16
   3e4e4:	bl	1615c <fputs@plt+0x5094>
   3e4e8:	ldrb	r2, [fp, r6]
   3e4ec:	ldrb	r6, [r7, #1]
   3e4f0:	b	3e3cc <fputs@plt+0x2d304>
   3e4f4:	sub	r2, r2, #1
   3e4f8:	add	r2, r2, r6
   3e4fc:	sub	r6, r2, r3
   3e500:	mov	r7, r1
   3e504:	b	3e3e4 <fputs@plt+0x2d31c>
   3e508:	add	ip, r2, #1
   3e50c:	ldr	lr, [r5, r3, lsl #3]
   3e510:	ldr	sl, [r5, ip, lsl #2]
   3e514:	add	r0, r5, r3, lsl #3
   3e518:	cmp	lr, sl
   3e51c:	movhi	r2, ip
   3e520:	mvn	ip, #3
   3e524:	ldr	sl, [r5, r2, lsl #2]
   3e528:	mul	r3, ip, r3
   3e52c:	ldr	ip, [r0, r3]
   3e530:	cmp	ip, sl
   3e534:	bcc	3e424 <fputs@plt+0x2d35c>
   3e538:	str	sl, [r0, r3]
   3e53c:	str	ip, [r5, r2, lsl #2]
   3e540:	mov	r3, r2
   3e544:	b	3e414 <fputs@plt+0x2d34c>
   3e548:			; <UNDEFINED> instruction: 0x000774be
   3e54c:	andeq	r7, r7, r8, asr #9
   3e550:	andeq	r7, r7, lr, ror #9
   3e554:	andeq	r7, r7, r4, lsl r5
   3e558:	andeq	r7, r7, lr, lsr #10
   3e55c:	andeq	r7, r7, r8, ror #10
   3e560:	andeq	r7, r7, r0, lsl #11
   3e564:	muleq	r7, r8, r5
   3e568:	andeq	r7, r7, sl, asr #10
   3e56c:			; <UNDEFINED> instruction: 0x000775b1
   3e570:	ldrdeq	r7, [r7], -r6
   3e574:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   3e578:	mov	r4, r3
   3e57c:	ldr	r3, [r0, #44]	; 0x2c
   3e580:	cmp	r1, r3
   3e584:	bls	3e5a8 <fputs@plt+0x2d4e0>
   3e588:	ldr	r0, [pc, #204]	; 3e65c <fputs@plt+0x2d594>
   3e58c:	bl	2e81c <fputs@plt+0x1d754>
   3e590:	mov	r6, r0
   3e594:	cmp	r4, #0
   3e598:	bne	3e64c <fputs@plt+0x2d584>
   3e59c:	mov	r0, r6
   3e5a0:	add	sp, sp, #8
   3e5a4:	pop	{r4, r5, r6, r7, r8, pc}
   3e5a8:	mov	r7, r0
   3e5ac:	mov	r5, r2
   3e5b0:	ldr	r3, [sp, #32]
   3e5b4:	add	r2, sp, #4
   3e5b8:	ldr	r0, [r0]
   3e5bc:	mov	r8, r1
   3e5c0:	bl	3d410 <fputs@plt+0x2c348>
   3e5c4:	subs	r6, r0, #0
   3e5c8:	bne	3e594 <fputs@plt+0x2d4cc>
   3e5cc:	ldr	r0, [sp, #4]
   3e5d0:	ldr	r3, [r0, #8]
   3e5d4:	str	r3, [r5]
   3e5d8:	ldrb	r3, [r3]
   3e5dc:	cmp	r3, #0
   3e5e0:	bne	3e610 <fputs@plt+0x2d548>
   3e5e4:	mov	r2, r7
   3e5e8:	mov	r1, r8
   3e5ec:	bl	15ff4 <fputs@plt+0x4f2c>
   3e5f0:	ldr	r0, [r5]
   3e5f4:	bl	2ec14 <fputs@plt+0x1db4c>
   3e5f8:	subs	r7, r0, #0
   3e5fc:	beq	3e610 <fputs@plt+0x2d548>
   3e600:	ldr	r0, [r5]
   3e604:	bl	3d128 <fputs@plt+0x2c060>
   3e608:	mov	r6, r7
   3e60c:	b	3e594 <fputs@plt+0x2d4cc>
   3e610:	cmp	r4, #0
   3e614:	beq	3e59c <fputs@plt+0x2d4d4>
   3e618:	ldr	r3, [r5]
   3e61c:	ldrh	r2, [r3, #18]
   3e620:	cmp	r2, #0
   3e624:	beq	3e638 <fputs@plt+0x2d570>
   3e628:	ldrb	r2, [r3, #2]
   3e62c:	ldrb	r3, [r4, #69]	; 0x45
   3e630:	cmp	r2, r3
   3e634:	beq	3e59c <fputs@plt+0x2d4d4>
   3e638:	ldr	r0, [pc, #32]	; 3e660 <fputs@plt+0x2d598>
   3e63c:	bl	2e81c <fputs@plt+0x1d754>
   3e640:	mov	r6, r0
   3e644:	ldr	r0, [r5]
   3e648:	bl	3d128 <fputs@plt+0x2c060>
   3e64c:	ldrb	r3, [r4, #68]	; 0x44
   3e650:	sub	r3, r3, #1
   3e654:	strb	r3, [r4, #68]	; 0x44
   3e658:	b	3e59c <fputs@plt+0x2d4d4>
   3e65c:			; <UNDEFINED> instruction: 0x0000e1bf
   3e660:	ldrdeq	lr, [r0], -r5
   3e664:	push	{r0, r1, r2, lr}
   3e668:	ldrsb	r2, [r0, #68]	; 0x44
   3e66c:	cmp	r2, #18
   3e670:	ble	3e684 <fputs@plt+0x2d5bc>
   3e674:	ldr	r0, [pc, #88]	; 3e6d4 <fputs@plt+0x2d60c>
   3e678:	add	sp, sp, #12
   3e67c:	pop	{lr}		; (ldr lr, [sp], #4)
   3e680:	b	2e81c <fputs@plt+0x1d754>
   3e684:	mov	r3, r0
   3e688:	add	r2, r2, #1
   3e68c:	ldrb	ip, [r3, #64]	; 0x40
   3e690:	sxtb	r2, r2
   3e694:	ldr	r0, [r0, #4]
   3e698:	bic	ip, ip, #6
   3e69c:	strb	ip, [r3, #64]	; 0x40
   3e6a0:	add	ip, r2, #40	; 0x28
   3e6a4:	mov	lr, #0
   3e6a8:	lsl	ip, ip, #1
   3e6ac:	strb	r2, [r3, #68]	; 0x44
   3e6b0:	strh	lr, [r3, #34]	; 0x22
   3e6b4:	strh	lr, [r3, ip]
   3e6b8:	ldrb	ip, [r3, #65]	; 0x41
   3e6bc:	add	r2, r2, #30
   3e6c0:	str	ip, [sp]
   3e6c4:	add	r2, r3, r2, lsl #2
   3e6c8:	bl	3e574 <fputs@plt+0x2d4ac>
   3e6cc:	add	sp, sp, #12
   3e6d0:	pop	{pc}		; (ldr pc, [sp], #4)
   3e6d4:	muleq	r0, fp, ip
   3e6d8:	push	{r4, lr}
   3e6dc:	mov	r4, r0
   3e6e0:	ldrsb	r3, [r4, #68]	; 0x44
   3e6e4:	add	r2, r3, #30
   3e6e8:	add	r3, r3, #40	; 0x28
   3e6ec:	ldr	r1, [r4, r2, lsl #2]
   3e6f0:	ldrb	r2, [r1, #4]
   3e6f4:	cmp	r2, #0
   3e6f8:	ldrh	r2, [r1, #18]
   3e6fc:	beq	3e714 <fputs@plt+0x2d64c>
   3e700:	lsl	r3, r3, #1
   3e704:	sub	r2, r2, #1
   3e708:	strh	r2, [r4, r3]
   3e70c:	mov	r0, #0
   3e710:	pop	{r4, pc}
   3e714:	ldrb	r0, [r1, #5]
   3e718:	ldr	r1, [r1, #56]	; 0x38
   3e71c:	lsl	r3, r3, #1
   3e720:	add	r1, r1, r0
   3e724:	mov	r0, r4
   3e728:	ldr	r1, [r1, #8]
   3e72c:	strh	r2, [r4, r3]
   3e730:	rev	r1, r1
   3e734:	bl	3e664 <fputs@plt+0x2d59c>
   3e738:	cmp	r0, #0
   3e73c:	beq	3e6e0 <fputs@plt+0x2d618>
   3e740:	pop	{r4, pc}
   3e744:	push	{r4, lr}
   3e748:	mov	r4, r0
   3e74c:	ldrsb	r2, [r4, #68]	; 0x44
   3e750:	add	r3, r2, #30
   3e754:	ldr	r3, [r4, r3, lsl #2]
   3e758:	ldrb	r1, [r3, #4]
   3e75c:	cmp	r1, #0
   3e760:	beq	3e76c <fputs@plt+0x2d6a4>
   3e764:	mov	r0, #0
   3e768:	pop	{r4, pc}
   3e76c:	add	r2, r4, r2, lsl #1
   3e770:	ldr	r1, [r3, #64]	; 0x40
   3e774:	ldrh	r2, [r2, #80]	; 0x50
   3e778:	mov	r0, r4
   3e77c:	lsl	r2, r2, #1
   3e780:	ldrh	r2, [r1, r2]
   3e784:	rev16	r1, r2
   3e788:	ldrh	r2, [r3, #20]
   3e78c:	ldr	r3, [r3, #56]	; 0x38
   3e790:	and	r2, r2, r1
   3e794:	ldr	r1, [r3, r2]
   3e798:	rev	r1, r1
   3e79c:	bl	3e664 <fputs@plt+0x2d59c>
   3e7a0:	cmp	r0, #0
   3e7a4:	beq	3e74c <fputs@plt+0x2d684>
   3e7a8:	pop	{r4, pc}
   3e7ac:	push	{r0, r1, r4, lr}
   3e7b0:	mov	r4, r0
   3e7b4:	ldrb	r3, [r0, #66]	; 0x42
   3e7b8:	cmp	r3, #2
   3e7bc:	bls	3e7e0 <fputs@plt+0x2d718>
   3e7c0:	cmp	r3, #4
   3e7c4:	ldreq	r0, [r0, #60]	; 0x3c
   3e7c8:	beq	3e800 <fputs@plt+0x2d738>
   3e7cc:	ldr	r0, [r4, #48]	; 0x30
   3e7d0:	bl	1a014 <fputs@plt+0x8f4c>
   3e7d4:	mov	r3, #0
   3e7d8:	str	r3, [r4, #48]	; 0x30
   3e7dc:	strb	r3, [r4, #66]	; 0x42
   3e7e0:	ldrsb	r3, [r4, #68]	; 0x44
   3e7e4:	cmp	r3, #0
   3e7e8:	bge	3e820 <fputs@plt+0x2d758>
   3e7ec:	ldr	r1, [r4, #52]	; 0x34
   3e7f0:	cmp	r1, #0
   3e7f4:	bne	3e864 <fputs@plt+0x2d79c>
   3e7f8:	mov	r0, #0
   3e7fc:	strb	r0, [r4, #66]	; 0x42
   3e800:	add	sp, sp, #8
   3e804:	pop	{r4, pc}
   3e808:	sub	r2, r3, #1
   3e80c:	add	r3, r3, #30
   3e810:	strb	r2, [r4, #68]	; 0x44
   3e814:	ldr	r3, [r4, r3, lsl #2]
   3e818:	ldr	r0, [r3, #72]	; 0x48
   3e81c:	bl	3cfe8 <fputs@plt+0x2bf20>
   3e820:	ldrsb	r3, [r4, #68]	; 0x44
   3e824:	cmp	r3, #0
   3e828:	bne	3e808 <fputs@plt+0x2d740>
   3e82c:	ldr	r3, [r4, #120]	; 0x78
   3e830:	ldrb	r2, [r3]
   3e834:	cmp	r2, #0
   3e838:	beq	3e854 <fputs@plt+0x2d78c>
   3e83c:	ldrb	r1, [r3, #2]
   3e840:	ldr	r2, [r4, #72]	; 0x48
   3e844:	clz	r2, r2
   3e848:	lsr	r2, r2, #5
   3e84c:	cmp	r2, r1
   3e850:	beq	3e8a0 <fputs@plt+0x2d7d8>
   3e854:	ldr	r0, [pc, #184]	; 3e914 <fputs@plt+0x2d84c>
   3e858:	add	sp, sp, #8
   3e85c:	pop	{r4, lr}
   3e860:	b	2e81c <fputs@plt+0x1d754>
   3e864:	ldrb	r3, [r4, #65]	; 0x41
   3e868:	ldr	r0, [r4]
   3e86c:	add	r2, r4, #120	; 0x78
   3e870:	str	r3, [sp]
   3e874:	mov	r3, #0
   3e878:	ldr	r0, [r0, #4]
   3e87c:	bl	3e574 <fputs@plt+0x2d4ac>
   3e880:	cmp	r0, #0
   3e884:	movne	r3, #0
   3e888:	bne	3e8c8 <fputs@plt+0x2d800>
   3e88c:	ldr	r3, [r4, #120]	; 0x78
   3e890:	strb	r0, [r4, #68]	; 0x44
   3e894:	ldrb	r3, [r3, #2]
   3e898:	strb	r3, [r4, #69]	; 0x45
   3e89c:	b	3e82c <fputs@plt+0x2d764>
   3e8a0:	ldrb	r2, [r4, #64]	; 0x40
   3e8a4:	mov	r0, #0
   3e8a8:	strh	r0, [r4, #80]	; 0x50
   3e8ac:	bic	r2, r2, #14
   3e8b0:	strb	r2, [r4, #64]	; 0x40
   3e8b4:	ldrh	r2, [r3, #18]
   3e8b8:	strh	r0, [r4, #34]	; 0x22
   3e8bc:	cmp	r2, r0
   3e8c0:	beq	3e8d0 <fputs@plt+0x2d808>
   3e8c4:	mov	r3, #1
   3e8c8:	strb	r3, [r4, #66]	; 0x42
   3e8cc:	b	3e800 <fputs@plt+0x2d738>
   3e8d0:	ldrb	r2, [r3, #4]
   3e8d4:	cmp	r2, #0
   3e8d8:	bne	3e7f8 <fputs@plt+0x2d730>
   3e8dc:	ldr	r2, [r3, #84]	; 0x54
   3e8e0:	cmp	r2, #1
   3e8e4:	ldrne	r0, [pc, #44]	; 3e918 <fputs@plt+0x2d850>
   3e8e8:	bne	3e858 <fputs@plt+0x2d790>
   3e8ec:	ldrb	r1, [r3, #5]
   3e8f0:	ldr	r3, [r3, #56]	; 0x38
   3e8f4:	mov	r0, r4
   3e8f8:	add	r3, r3, r1
   3e8fc:	ldr	r1, [r3, #8]
   3e900:	strb	r2, [r4, #66]	; 0x42
   3e904:	rev	r1, r1
   3e908:	add	sp, sp, #8
   3e90c:	pop	{r4, lr}
   3e910:	b	3e664 <fputs@plt+0x2d59c>
   3e914:	andeq	lr, r0, sl, lsl sp
   3e918:	andeq	lr, r0, r5, lsr #26
   3e91c:	ldrb	r3, [r0, #66]	; 0x42
   3e920:	cmp	r3, #1
   3e924:	bne	3e934 <fputs@plt+0x2d86c>
   3e928:	ldrb	r3, [r0, #64]	; 0x40
   3e92c:	tst	r3, #8
   3e930:	bne	3e988 <fputs@plt+0x2d8c0>
   3e934:	push	{r4, r5, r6, lr}
   3e938:	mov	r5, r1
   3e93c:	mov	r4, r0
   3e940:	bl	3e7ac <fputs@plt+0x2d6e4>
   3e944:	cmp	r0, #0
   3e948:	popne	{r4, r5, r6, pc}
   3e94c:	ldrb	r3, [r4, #66]	; 0x42
   3e950:	cmp	r3, #0
   3e954:	bne	3e964 <fputs@plt+0x2d89c>
   3e958:	mov	r3, #1
   3e95c:	str	r3, [r5]
   3e960:	pop	{r4, r5, r6, pc}
   3e964:	str	r0, [r5]
   3e968:	mov	r0, r4
   3e96c:	bl	3e6d8 <fputs@plt+0x2d610>
   3e970:	ldrb	r3, [r4, #64]	; 0x40
   3e974:	cmp	r0, #0
   3e978:	orreq	r3, r3, #8
   3e97c:	bicne	r3, r3, #8
   3e980:	strb	r3, [r4, #64]	; 0x40
   3e984:	pop	{r4, r5, r6, pc}
   3e988:	mov	r0, #0
   3e98c:	bx	lr
   3e990:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3e994:	sub	sp, sp, #132	; 0x84
   3e998:	cmp	r3, #0
   3e99c:	str	r2, [sp, #44]	; 0x2c
   3e9a0:	str	r3, [sp, #32]
   3e9a4:	mov	fp, r0
   3e9a8:	str	r1, [sp, #68]	; 0x44
   3e9ac:	addne	r2, sp, #68	; 0x44
   3e9b0:	movne	r3, #0
   3e9b4:	bne	3e9d8 <fputs@plt+0x2d910>
   3e9b8:	mov	r3, #1
   3e9bc:	b	3e9e4 <fputs@plt+0x2d91c>
   3e9c0:	ldr	r0, [r1, #20]
   3e9c4:	ldr	ip, [sp, #44]	; 0x2c
   3e9c8:	cmp	r0, ip
   3e9cc:	addls	r2, r1, #12
   3e9d0:	ldr	r1, [r1, #12]
   3e9d4:	addls	r3, r3, #1
   3e9d8:	cmp	r1, #0
   3e9dc:	str	r1, [r2]
   3e9e0:	bne	3e9c0 <fputs@plt+0x2d8f8>
   3e9e4:	ldr	r2, [fp, #200]	; 0xc8
   3e9e8:	ldr	sl, [sp, #68]	; 0x44
   3e9ec:	add	r3, r2, r3
   3e9f0:	str	r3, [fp, #200]	; 0xc8
   3e9f4:	ldr	r3, [sl, #20]
   3e9f8:	cmp	r3, #1
   3e9fc:	bne	3ea08 <fputs@plt+0x2d940>
   3ea00:	mov	r0, sl
   3ea04:	bl	19790 <fputs@plt+0x86c8>
   3ea08:	ldr	r3, [fp, #160]	; 0xa0
   3ea0c:	ldr	r4, [fp, #216]	; 0xd8
   3ea10:	str	r3, [sp, #24]
   3ea14:	ldrb	r3, [fp, #11]
   3ea18:	mov	r2, #48	; 0x30
   3ea1c:	add	r0, r4, #52	; 0x34
   3ea20:	str	r3, [sp, #36]	; 0x24
   3ea24:	ldr	r3, [r4, #32]
   3ea28:	ldr	r5, [r3]
   3ea2c:	mov	r1, r5
   3ea30:	bl	10e34 <memcmp@plt>
   3ea34:	ldrsh	r3, [r4, #40]	; 0x28
   3ea38:	subs	r6, r0, #0
   3ea3c:	ldrne	r6, [r5, #16]
   3ea40:	addne	r6, r6, #1
   3ea44:	cmp	r3, #0
   3ea48:	beq	3ec6c <fputs@plt+0x2dba4>
   3ea4c:	ldr	r3, [r4, #68]	; 0x44
   3ea50:	cmp	r3, #0
   3ea54:	str	r3, [sp, #28]
   3ea58:	beq	3ed18 <fputs@plt+0x2dc50>
   3ea5c:	ldr	r3, [r4, #8]
   3ea60:	mov	r2, #0
   3ea64:	str	r3, [sp, #76]	; 0x4c
   3ea68:	mov	r3, #0
   3ea6c:	ldr	r0, [sp, #28]
   3ea70:	strd	r2, [sp, #80]	; 0x50
   3ea74:	ldr	r3, [sp, #36]	; 0x24
   3ea78:	mov	r8, sl
   3ea7c:	str	r3, [sp, #88]	; 0x58
   3ea80:	ldr	r3, [sp, #24]
   3ea84:	str	r4, [sp, #72]	; 0x48
   3ea88:	str	r3, [sp, #92]	; 0x5c
   3ea8c:	add	r3, r3, #24
   3ea90:	mov	r2, r3
   3ea94:	str	r3, [sp, #52]	; 0x34
   3ea98:	asr	r3, r3, #31
   3ea9c:	strd	r2, [sp, #16]
   3eaa0:	ldr	r3, [sp, #52]	; 0x34
   3eaa4:	ldr	ip, [sp, #20]
   3eaa8:	umull	r2, r3, r0, r3
   3eaac:	mla	r3, r0, ip, r3
   3eab0:	adds	r0, r2, #32
   3eab4:	adc	r1, r3, #0
   3eab8:	mov	r3, #0
   3eabc:	mov	r7, r3
   3eac0:	strd	r0, [sp, #8]
   3eac4:	str	r3, [sp, #48]	; 0x30
   3eac8:	cmp	r6, #0
   3eacc:	beq	3ee0c <fputs@plt+0x2dd44>
   3ead0:	ldr	r2, [r8, #12]
   3ead4:	ldr	r3, [sp, #32]
   3ead8:	clz	r3, r3
   3eadc:	lsr	r3, r3, #5
   3eae0:	cmp	r2, #0
   3eae4:	orrne	r3, r3, #1
   3eae8:	cmp	r3, #0
   3eaec:	beq	3ee0c <fputs@plt+0x2dd44>
   3eaf0:	str	r7, [sp, #96]	; 0x60
   3eaf4:	add	r2, sp, #96	; 0x60
   3eaf8:	ldr	r1, [r8, #20]
   3eafc:	mov	r0, r4
   3eb00:	bl	398ec <fputs@plt+0x28824>
   3eb04:	ldr	r1, [sp, #96]	; 0x60
   3eb08:	cmp	r6, r1
   3eb0c:	bhi	3ee0c <fputs@plt+0x2dd44>
   3eb10:	ldr	r3, [sp, #16]
   3eb14:	sub	r0, r1, #1
   3eb18:	ldr	ip, [sp, #20]
   3eb1c:	umull	r2, r3, r0, r3
   3eb20:	mla	r3, r0, ip, r3
   3eb24:	ldr	ip, [r4, #104]	; 0x68
   3eb28:	adds	r2, r2, #56	; 0x38
   3eb2c:	adc	r3, r3, #0
   3eb30:	cmp	r1, ip
   3eb34:	movcs	r0, #0
   3eb38:	movcc	r0, #1
   3eb3c:	cmp	ip, #0
   3eb40:	orreq	r0, r0, #1
   3eb44:	cmp	r0, #0
   3eb48:	strne	r1, [r4, #104]	; 0x68
   3eb4c:	strd	r2, [sp]
   3eb50:	ldr	r2, [sp, #24]
   3eb54:	ldr	r1, [r8, #4]
   3eb58:	ldr	r0, [r4, #8]
   3eb5c:	bl	13d4c <fputs@plt+0x2c84>
   3eb60:	subs	r5, r0, #0
   3eb64:	bne	3ed0c <fputs@plt+0x2dc44>
   3eb68:	ldrh	r3, [r8, #24]
   3eb6c:	bic	r3, r3, #128	; 0x80
   3eb70:	strh	r3, [r8, #24]
   3eb74:	ldr	r8, [r8, #12]
   3eb78:	cmp	r8, #0
   3eb7c:	bne	3eac8 <fputs@plt+0x2da00>
   3eb80:	ldr	r3, [sp, #32]
   3eb84:	cmp	r3, #0
   3eb88:	beq	3f118 <fputs@plt+0x2e050>
   3eb8c:	ldr	r3, [r4, #104]	; 0x68
   3eb90:	cmp	r3, #0
   3eb94:	beq	3ec58 <fputs@plt+0x2db90>
   3eb98:	ldr	r7, [r4, #36]	; 0x24
   3eb9c:	add	r7, r7, #24
   3eba0:	mov	r0, r7
   3eba4:	bl	2654c <fputs@plt+0x15484>
   3eba8:	subs	r6, r0, #0
   3ebac:	moveq	r5, #7
   3ebb0:	beq	3ed0c <fputs@plt+0x2dc44>
   3ebb4:	ldr	ip, [r4, #104]	; 0x68
   3ebb8:	cmp	ip, #1
   3ebbc:	moveq	r2, #24
   3ebc0:	moveq	r3, #0
   3ebc4:	beq	3ebe0 <fputs@plt+0x2db18>
   3ebc8:	sub	ip, ip, #2
   3ebcc:	asr	r1, r7, #31
   3ebd0:	umull	r2, r3, ip, r7
   3ebd4:	mla	r3, ip, r1, r3
   3ebd8:	adds	r2, r2, #48	; 0x30
   3ebdc:	adc	r3, r3, #0
   3ebe0:	strd	r2, [sp]
   3ebe4:	mov	r1, r6
   3ebe8:	mov	r2, #8
   3ebec:	ldr	r0, [r4, #8]
   3ebf0:	bl	13d40 <fputs@plt+0x2c78>
   3ebf4:	ldr	r3, [r6]
   3ebf8:	mov	r2, r7
   3ebfc:	rev	r3, r3
   3ec00:	str	r3, [r4, #76]	; 0x4c
   3ec04:	ldr	r3, [r6, #4]
   3ec08:	rev	r3, r3
   3ec0c:	str	r3, [r4, #80]	; 0x50
   3ec10:	ldr	r3, [r4, #104]	; 0x68
   3ec14:	str	r3, [sp, #40]	; 0x28
   3ec18:	mov	r3, #0
   3ec1c:	str	r3, [r4, #104]	; 0x68
   3ec20:	asr	r3, r7, #31
   3ec24:	strd	r2, [sp, #56]	; 0x38
   3ec28:	add	r3, r6, #24
   3ec2c:	str	r3, [sp, #64]	; 0x40
   3ec30:	mov	r5, r0
   3ec34:	ldr	r3, [sp, #28]
   3ec38:	ldr	r2, [sp, #40]	; 0x28
   3ec3c:	cmp	r3, r2
   3ec40:	cmpcs	r5, #0
   3ec44:	beq	3ee80 <fputs@plt+0x2ddb8>
   3ec48:	mov	r0, r6
   3ec4c:	bl	1a014 <fputs@plt+0x8f4c>
   3ec50:	cmp	r5, #0
   3ec54:	bne	3ed0c <fputs@plt+0x2dc44>
   3ec58:	ldr	r3, [sp, #36]	; 0x24
   3ec5c:	ands	r6, r3, #32
   3ec60:	bne	3ef04 <fputs@plt+0x2de3c>
   3ec64:	mov	r5, r6
   3ec68:	b	3ef94 <fputs@plt+0x2decc>
   3ec6c:	ldr	r3, [r5, #96]	; 0x60
   3ec70:	cmp	r3, #0
   3ec74:	beq	3ecb8 <fputs@plt+0x2dbf0>
   3ec78:	add	r1, sp, #96	; 0x60
   3ec7c:	mov	r0, #4
   3ec80:	bl	3af2c <fputs@plt+0x29e64>
   3ec84:	mov	r2, #4
   3ec88:	mov	r1, r2
   3ec8c:	mov	r0, r4
   3ec90:	bl	1ae18 <fputs@plt+0x9d50>
   3ec94:	subs	r5, r0, #0
   3ec98:	bne	3ed04 <fputs@plt+0x2dc3c>
   3ec9c:	ldr	r1, [sp, #96]	; 0x60
   3eca0:	mov	r0, r4
   3eca4:	bl	197c8 <fputs@plt+0x8700>
   3eca8:	mov	r2, #4
   3ecac:	mov	r1, r2
   3ecb0:	mov	r0, r4
   3ecb4:	bl	1ae8c <fputs@plt+0x9dc4>
   3ecb8:	mov	r1, #3
   3ecbc:	mov	r0, r4
   3ecc0:	mov	r7, #0
   3ecc4:	mov	r8, #1
   3ecc8:	bl	1adfc <fputs@plt+0x9d34>
   3eccc:	mvn	r3, #0
   3ecd0:	strh	r3, [r4, #40]	; 0x28
   3ecd4:	add	r7, r7, #1
   3ecd8:	mov	r3, r7
   3ecdc:	mov	r2, r8
   3ece0:	add	r1, sp, #96	; 0x60
   3ece4:	mov	r0, r4
   3ece8:	bl	3a0ac <fputs@plt+0x28fe4>
   3ecec:	cmn	r0, #1
   3ecf0:	mov	r5, r0
   3ecf4:	beq	3ecd4 <fputs@plt+0x2dc0c>
   3ecf8:	cmp	r0, #0
   3ecfc:	bne	3ed0c <fputs@plt+0x2dc44>
   3ed00:	b	3ea4c <fputs@plt+0x2d984>
   3ed04:	cmp	r5, #5
   3ed08:	beq	3ecb8 <fputs@plt+0x2dbf0>
   3ed0c:	mov	r0, r5
   3ed10:	add	sp, sp, #132	; 0x84
   3ed14:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3ed18:	ldr	r3, [pc, #1108]	; 3f174 <fputs@plt+0x2e0ac>
   3ed1c:	add	r5, r4, #84	; 0x54
   3ed20:	str	r3, [sp, #96]	; 0x60
   3ed24:	ldr	r3, [pc, #1100]	; 3f178 <fputs@plt+0x2e0b0>
   3ed28:	str	r3, [sp, #100]	; 0x64
   3ed2c:	ldr	r3, [sp, #24]
   3ed30:	rev	r3, r3
   3ed34:	str	r3, [sp, #104]	; 0x68
   3ed38:	ldr	r3, [r4, #112]	; 0x70
   3ed3c:	rev	r2, r3
   3ed40:	cmp	r3, #0
   3ed44:	str	r2, [sp, #108]	; 0x6c
   3ed48:	bne	3ed58 <fputs@plt+0x2dc90>
   3ed4c:	mov	r1, r5
   3ed50:	mov	r0, #8
   3ed54:	bl	3af2c <fputs@plt+0x29e64>
   3ed58:	ldr	r0, [r5]
   3ed5c:	ldr	r1, [r5, #4]
   3ed60:	add	r3, sp, #112	; 0x70
   3ed64:	mov	r2, #24
   3ed68:	stmia	r3!, {r0, r1}
   3ed6c:	add	r3, sp, #72	; 0x48
   3ed70:	str	r3, [sp]
   3ed74:	add	r1, sp, #96	; 0x60
   3ed78:	mov	r3, #0
   3ed7c:	mov	r0, #1
   3ed80:	bl	15950 <fputs@plt+0x4888>
   3ed84:	ldr	r2, [sp, #72]	; 0x48
   3ed88:	rev	r3, r2
   3ed8c:	str	r3, [sp, #120]	; 0x78
   3ed90:	ldr	r3, [sp, #76]	; 0x4c
   3ed94:	rev	r1, r3
   3ed98:	str	r1, [sp, #124]	; 0x7c
   3ed9c:	ldr	r1, [sp, #24]
   3eda0:	str	r3, [r4, #80]	; 0x50
   3eda4:	mov	r3, #1
   3eda8:	str	r2, [r4, #76]	; 0x4c
   3edac:	strb	r3, [r4, #47]	; 0x2f
   3edb0:	mov	r2, #0
   3edb4:	mov	r3, #0
   3edb8:	str	r1, [r4, #36]	; 0x24
   3edbc:	mov	r1, #0
   3edc0:	strb	r1, [r4, #65]	; 0x41
   3edc4:	strd	r2, [sp]
   3edc8:	add	r1, sp, #96	; 0x60
   3edcc:	mov	r2, #32
   3edd0:	ldr	r0, [r4, #8]
   3edd4:	bl	13d4c <fputs@plt+0x2c84>
   3edd8:	subs	r5, r0, #0
   3eddc:	bne	3ed0c <fputs@plt+0x2dc44>
   3ede0:	ldrb	r3, [r4, #48]	; 0x30
   3ede4:	ldr	r2, [sp, #36]	; 0x24
   3ede8:	cmp	r3, #0
   3edec:	cmpne	r2, #0
   3edf0:	beq	3ea5c <fputs@plt+0x2d994>
   3edf4:	and	r1, r2, #19
   3edf8:	ldr	r0, [r4, #8]
   3edfc:	bl	13d64 <fputs@plt+0x2c9c>
   3ee00:	subs	r5, r0, #0
   3ee04:	beq	3ea5c <fputs@plt+0x2d994>
   3ee08:	b	3ed0c <fputs@plt+0x2dc44>
   3ee0c:	ldr	r3, [sp, #28]
   3ee10:	add	r3, r3, #1
   3ee14:	str	r3, [sp, #28]
   3ee18:	ldr	r3, [sp, #32]
   3ee1c:	cmp	r3, #0
   3ee20:	moveq	r2, r7
   3ee24:	beq	3ee3c <fputs@plt+0x2dd74>
   3ee28:	ldr	r2, [r8, #12]
   3ee2c:	ldr	r3, [sp, #44]	; 0x2c
   3ee30:	cmp	r2, #0
   3ee34:	movne	r3, #0
   3ee38:	mov	r2, r3
   3ee3c:	ldrd	r0, [sp, #8]
   3ee40:	strd	r0, [sp]
   3ee44:	mov	r1, r8
   3ee48:	add	r0, sp, #72	; 0x48
   3ee4c:	bl	1d024 <fputs@plt+0xbf5c>
   3ee50:	subs	r5, r0, #0
   3ee54:	bne	3ed0c <fputs@plt+0x2dc44>
   3ee58:	ldrd	r0, [sp, #8]
   3ee5c:	ldrd	r2, [sp, #16]
   3ee60:	str	r8, [sp, #48]	; 0x30
   3ee64:	adds	r2, r2, r0
   3ee68:	adc	r3, r3, r1
   3ee6c:	strd	r2, [sp, #8]
   3ee70:	ldrh	r3, [r8, #24]
   3ee74:	orr	r3, r3, #128	; 0x80
   3ee78:	strh	r3, [r8, #24]
   3ee7c:	b	3eb74 <fputs@plt+0x2daac>
   3ee80:	ldr	r3, [sp, #40]	; 0x28
   3ee84:	ldr	r2, [sp, #60]	; 0x3c
   3ee88:	sub	r3, r3, #1
   3ee8c:	mov	r1, r6
   3ee90:	umull	r8, r9, r3, r7
   3ee94:	mla	r9, r3, r2, r9
   3ee98:	adds	r8, r8, #32
   3ee9c:	adc	r9, r9, #0
   3eea0:	mov	r2, r7
   3eea4:	strd	r8, [sp]
   3eea8:	ldr	r0, [r4, #8]
   3eeac:	bl	13d40 <fputs@plt+0x2c78>
   3eeb0:	subs	r5, r0, #0
   3eeb4:	bne	3eef4 <fputs@plt+0x2de2c>
   3eeb8:	ldr	r1, [r6]
   3eebc:	ldr	r2, [r6, #4]
   3eec0:	add	r3, sp, #96	; 0x60
   3eec4:	str	r3, [sp]
   3eec8:	rev	r2, r2
   3eecc:	ldr	r3, [sp, #64]	; 0x40
   3eed0:	rev	r1, r1
   3eed4:	mov	r0, r4
   3eed8:	bl	1cf6c <fputs@plt+0xbea4>
   3eedc:	strd	r8, [sp]
   3eee0:	mov	r2, #24
   3eee4:	add	r1, sp, #96	; 0x60
   3eee8:	ldr	r0, [r4, #8]
   3eeec:	bl	13d4c <fputs@plt+0x2c84>
   3eef0:	mov	r5, r0
   3eef4:	ldr	r3, [sp, #40]	; 0x28
   3eef8:	add	r3, r3, #1
   3eefc:	str	r3, [sp, #40]	; 0x28
   3ef00:	b	3ec34 <fputs@plt+0x2db6c>
   3ef04:	ldrb	r6, [r4, #49]	; 0x31
   3ef08:	cmp	r6, #0
   3ef0c:	beq	3f100 <fputs@plt+0x2e038>
   3ef10:	ldr	r0, [r4, #8]
   3ef14:	ldr	r3, [r0]
   3ef18:	ldr	r3, [r3, #44]	; 0x2c
   3ef1c:	cmp	r3, #0
   3ef20:	beq	3f0bc <fputs@plt+0x2dff4>
   3ef24:	blx	r3
   3ef28:	cmp	r0, #31
   3ef2c:	movle	r5, #512	; 0x200
   3ef30:	ble	3ef40 <fputs@plt+0x2de78>
   3ef34:	cmp	r0, #65536	; 0x10000
   3ef38:	movlt	r5, r0
   3ef3c:	movge	r5, #65536	; 0x10000
   3ef40:	ldrd	r0, [sp, #8]
   3ef44:	asr	r7, r5, #31
   3ef48:	mov	r3, r7
   3ef4c:	adds	r0, r0, r5
   3ef50:	adc	r1, r1, r7
   3ef54:	subs	r0, r0, #1
   3ef58:	mov	r2, r5
   3ef5c:	sbc	r1, r1, #0
   3ef60:	bl	704fc <fputs@plt+0x5f434>
   3ef64:	mov	r6, #0
   3ef68:	mul	r3, r0, r7
   3ef6c:	mla	r3, r5, r1, r3
   3ef70:	umull	r0, r1, r0, r5
   3ef74:	add	r1, r3, r1
   3ef78:	strd	r0, [sp, #80]	; 0x50
   3ef7c:	ldrd	r2, [sp, #80]	; 0x50
   3ef80:	ldrd	r0, [sp, #8]
   3ef84:	cmp	r0, r2
   3ef88:	sbcs	r3, r1, r3
   3ef8c:	blt	3f0c4 <fputs@plt+0x2dffc>
   3ef90:	mov	r5, #0
   3ef94:	ldrb	r3, [r4, #47]	; 0x2f
   3ef98:	cmp	r3, #0
   3ef9c:	beq	3effc <fputs@plt+0x2df34>
   3efa0:	ldrd	r8, [r4, #16]
   3efa4:	cmp	r8, #0
   3efa8:	sbcs	r3, r9, #0
   3efac:	blt	3effc <fputs@plt+0x2df34>
   3efb0:	ldr	r3, [sp, #28]
   3efb4:	ldr	r0, [sp, #20]
   3efb8:	add	r1, r6, r3
   3efbc:	ldr	r3, [sp, #52]	; 0x34
   3efc0:	umull	r2, r3, r1, r3
   3efc4:	mla	r3, r1, r0, r3
   3efc8:	adds	r0, r2, #31
   3efcc:	adc	r1, r3, #0
   3efd0:	cmp	r0, r8
   3efd4:	sbcs	r1, r1, r9
   3efd8:	blt	3efe4 <fputs@plt+0x2df1c>
   3efdc:	adds	r8, r2, #32
   3efe0:	adc	r9, r3, #0
   3efe4:	mov	r3, r9
   3efe8:	mov	r2, r8
   3efec:	mov	r0, r4
   3eff0:	bl	2e6dc <fputs@plt+0x1d614>
   3eff4:	mov	r3, #0
   3eff8:	strb	r3, [r4, #47]	; 0x2f
   3effc:	ldr	r7, [r4, #68]	; 0x44
   3f000:	mov	r8, sl
   3f004:	mov	r9, #0
   3f008:	adds	r3, r8, #0
   3f00c:	movne	r3, #1
   3f010:	cmp	r5, #0
   3f014:	movne	r3, #0
   3f018:	cmp	r3, #0
   3f01c:	bne	3f124 <fputs@plt+0x2e05c>
   3f020:	add	r6, r6, r7
   3f024:	sub	r2, r6, r7
   3f028:	cmp	r2, #0
   3f02c:	clz	r3, r5
   3f030:	lsr	r3, r3, #5
   3f034:	movle	r3, #0
   3f038:	cmp	r3, #0
   3f03c:	bne	3f154 <fputs@plt+0x2e08c>
   3f040:	cmp	r5, #0
   3f044:	bne	3ed0c <fputs@plt+0x2dc44>
   3f048:	ldr	r3, [sp, #24]
   3f04c:	ldr	r2, [sp, #24]
   3f050:	bic	r3, r3, #255	; 0xff
   3f054:	str	r7, [r4, #68]	; 0x44
   3f058:	orr	r3, r3, r2, asr #16
   3f05c:	strh	r3, [r4, #66]	; 0x42
   3f060:	ldr	r3, [sp, #32]
   3f064:	cmp	r3, #0
   3f068:	beq	3f08c <fputs@plt+0x2dfc4>
   3f06c:	ldr	r3, [r4, #60]	; 0x3c
   3f070:	mov	r0, r4
   3f074:	add	r3, r3, #1
   3f078:	str	r3, [r4, #60]	; 0x3c
   3f07c:	ldr	r3, [sp, #44]	; 0x2c
   3f080:	str	r3, [r4, #72]	; 0x48
   3f084:	bl	18754 <fputs@plt+0x768c>
   3f088:	str	r7, [r4, #12]
   3f08c:	ldr	r3, [fp, #96]	; 0x60
   3f090:	cmp	r3, #0
   3f094:	beq	3ed0c <fputs@plt+0x2dc44>
   3f098:	ldr	r0, [fp, #96]	; 0x60
   3f09c:	cmp	r0, #0
   3f0a0:	beq	3f0b0 <fputs@plt+0x2dfe8>
   3f0a4:	ldr	r2, [sl, #4]
   3f0a8:	ldr	r1, [sl, #20]
   3f0ac:	bl	3baf4 <fputs@plt+0x2aa2c>
   3f0b0:	ldr	sl, [sl, #12]
   3f0b4:	cmp	sl, #0
   3f0b8:	b	3f094 <fputs@plt+0x2dfcc>
   3f0bc:	mov	r0, #4096	; 0x1000
   3f0c0:	b	3ef34 <fputs@plt+0x2de6c>
   3f0c4:	ldrd	r2, [sp, #8]
   3f0c8:	ldr	r1, [sp, #48]	; 0x30
   3f0cc:	add	r0, sp, #72	; 0x48
   3f0d0:	strd	r2, [sp]
   3f0d4:	ldr	r2, [sp, #44]	; 0x2c
   3f0d8:	bl	1d024 <fputs@plt+0xbf5c>
   3f0dc:	subs	r5, r0, #0
   3f0e0:	bne	3ed0c <fputs@plt+0x2dc44>
   3f0e4:	ldrd	r0, [sp, #8]
   3f0e8:	ldrd	r2, [sp, #16]
   3f0ec:	add	r6, r6, #1
   3f0f0:	adds	r2, r2, r0
   3f0f4:	adc	r3, r3, r1
   3f0f8:	strd	r2, [sp, #8]
   3f0fc:	b	3ef7c <fputs@plt+0x2deb4>
   3f100:	ldr	r3, [sp, #36]	; 0x24
   3f104:	ldr	r0, [sp, #76]	; 0x4c
   3f108:	and	r1, r3, #19
   3f10c:	bl	13d64 <fputs@plt+0x2c9c>
   3f110:	mov	r5, r0
   3f114:	b	3ef94 <fputs@plt+0x2decc>
   3f118:	ldr	r5, [sp, #32]
   3f11c:	mov	r6, r5
   3f120:	b	3effc <fputs@plt+0x2df34>
   3f124:	ldrh	r3, [r8, #24]
   3f128:	tst	r3, #128	; 0x80
   3f12c:	moveq	r5, r9
   3f130:	beq	3f14c <fputs@plt+0x2e084>
   3f134:	add	r7, r7, #1
   3f138:	ldr	r2, [r8, #20]
   3f13c:	mov	r1, r7
   3f140:	mov	r0, r4
   3f144:	bl	39ac0 <fputs@plt+0x289f8>
   3f148:	mov	r5, r0
   3f14c:	ldr	r8, [r8, #12]
   3f150:	b	3f008 <fputs@plt+0x2df40>
   3f154:	ldr	r3, [sp, #48]	; 0x30
   3f158:	add	r7, r7, #1
   3f15c:	mov	r1, r7
   3f160:	ldr	r2, [r3, #20]
   3f164:	mov	r0, r4
   3f168:	bl	39ac0 <fputs@plt+0x289f8>
   3f16c:	mov	r5, r0
   3f170:	b	3f024 <fputs@plt+0x2df5c>
   3f174:	andhi	r7, r6, #55, 30	; 0xdc
   3f178:	stmiane	r2!, {r8, sl, fp, sp}^
   3f17c:	ldr	r2, [r0, #64]	; 0x40
   3f180:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3f184:	mov	r5, r1
   3f188:	ldr	r1, [r2]
   3f18c:	sub	sp, sp, #28
   3f190:	cmp	r1, #0
   3f194:	mov	r4, r0
   3f198:	beq	3f290 <fputs@plt+0x2e1c8>
   3f19c:	ldr	r3, [r4, #40]	; 0x28
   3f1a0:	ldr	r2, [r4, #28]
   3f1a4:	cmp	r3, r2
   3f1a8:	bcc	3f2b8 <fputs@plt+0x2e1f0>
   3f1ac:	mov	r6, #0
   3f1b0:	mov	sl, r6
   3f1b4:	add	fp, r4, #112	; 0x70
   3f1b8:	cmp	r5, #0
   3f1bc:	clz	r3, r6
   3f1c0:	lsr	r3, r3, #5
   3f1c4:	moveq	r3, #0
   3f1c8:	cmp	r3, #0
   3f1cc:	beq	3f2ac <fputs@plt+0x2e1e4>
   3f1d0:	ldr	r7, [r5, #20]
   3f1d4:	ldr	r3, [r4, #28]
   3f1d8:	cmp	r7, r3
   3f1dc:	bhi	3f300 <fputs@plt+0x2e238>
   3f1e0:	ldrh	r3, [r5, #24]
   3f1e4:	tst	r3, #32
   3f1e8:	bne	3f300 <fputs@plt+0x2e238>
   3f1ec:	ldr	r8, [r4, #160]	; 0xa0
   3f1f0:	sub	r1, r7, #1
   3f1f4:	cmp	r7, #1
   3f1f8:	asr	r3, r8, #31
   3f1fc:	umull	r8, r9, r1, r8
   3f200:	mla	r9, r1, r3, r9
   3f204:	bne	3f210 <fputs@plt+0x2e148>
   3f208:	mov	r0, r5
   3f20c:	bl	19790 <fputs@plt+0x86c8>
   3f210:	ldr	r3, [r5, #4]
   3f214:	ldr	r2, [r4, #160]	; 0xa0
   3f218:	mov	r1, r3
   3f21c:	strd	r8, [sp]
   3f220:	ldr	r0, [r4, #64]	; 0x40
   3f224:	str	r3, [sp, #12]
   3f228:	bl	13d4c <fputs@plt+0x2c84>
   3f22c:	cmp	r7, #1
   3f230:	ldr	r3, [sp, #12]
   3f234:	mov	r6, r0
   3f238:	bne	3f258 <fputs@plt+0x2e190>
   3f23c:	add	r2, r3, #24
   3f240:	mov	r1, fp
   3f244:	add	r3, r3, #40	; 0x28
   3f248:	ldr	r0, [r2], #4
   3f24c:	cmp	r2, r3
   3f250:	str	r0, [r1], #4
   3f254:	bne	3f248 <fputs@plt+0x2e180>
   3f258:	ldr	r3, [r4, #36]	; 0x24
   3f25c:	ldr	r0, [r4, #96]	; 0x60
   3f260:	cmp	r7, r3
   3f264:	ldr	r3, [r4, #200]	; 0xc8
   3f268:	strhi	r7, [r4, #36]	; 0x24
   3f26c:	add	r3, r3, #1
   3f270:	cmp	r0, #0
   3f274:	str	r3, [r4, #200]	; 0xc8
   3f278:	beq	3f288 <fputs@plt+0x2e1c0>
   3f27c:	ldr	r2, [r5, #4]
   3f280:	mov	r1, r7
   3f284:	bl	3baf4 <fputs@plt+0x2aa2c>
   3f288:	ldr	r5, [r5, #12]
   3f28c:	b	3f1b8 <fputs@plt+0x2e0f0>
   3f290:	ldr	r3, [r0, #152]	; 0x98
   3f294:	str	r1, [sp]
   3f298:	orr	r3, r3, #30
   3f29c:	ldr	r0, [r0]
   3f2a0:	bl	13dc4 <fputs@plt+0x2cfc>
   3f2a4:	subs	r6, r0, #0
   3f2a8:	beq	3f19c <fputs@plt+0x2e0d4>
   3f2ac:	mov	r0, r6
   3f2b0:	add	sp, sp, #28
   3f2b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f2b8:	ldr	r1, [r5, #12]
   3f2bc:	cmp	r1, #0
   3f2c0:	bne	3f2d0 <fputs@plt+0x2e208>
   3f2c4:	ldr	r1, [r5, #20]
   3f2c8:	cmp	r3, r1
   3f2cc:	bcs	3f1ac <fputs@plt+0x2e0e4>
   3f2d0:	ldr	r0, [r4, #160]	; 0xa0
   3f2d4:	asr	r7, r0, #31
   3f2d8:	umull	r0, r1, r0, r2
   3f2dc:	mla	r1, r2, r7, r1
   3f2e0:	add	r2, sp, #24
   3f2e4:	strd	r0, [r2, #-8]!
   3f2e8:	mov	r1, #5
   3f2ec:	ldr	r0, [r4, #64]	; 0x40
   3f2f0:	bl	13d88 <fputs@plt+0x2cc0>
   3f2f4:	ldr	r3, [r4, #28]
   3f2f8:	str	r3, [r4, #40]	; 0x28
   3f2fc:	b	3f1ac <fputs@plt+0x2e0e4>
   3f300:	mov	r6, sl
   3f304:	b	3f288 <fputs@plt+0x2e1c0>
   3f308:	push	{r4, r5, r6, r7, r8, lr}
   3f30c:	mov	r5, r0
   3f310:	ldr	r8, [r0, #12]
   3f314:	ldr	r0, [r8, #72]	; 0x48
   3f318:	ldr	r4, [r8, #56]	; 0x38
   3f31c:	bl	3b8d8 <fputs@plt+0x2a810>
   3f320:	subs	r7, r0, #0
   3f324:	bne	3f3d0 <fputs@plt+0x2e308>
   3f328:	ldr	r3, [pc, #168]	; 3f3d8 <fputs@plt+0x2e310>
   3f32c:	mov	r2, r4
   3f330:	add	r1, r3, #16
   3f334:	ldr	r0, [r3], #4
   3f338:	cmp	r3, r1
   3f33c:	str	r0, [r2], #4
   3f340:	bne	3f334 <fputs@plt+0x2e26c>
   3f344:	ldr	r3, [r5, #32]
   3f348:	mov	r6, #1
   3f34c:	mov	r1, #0
   3f350:	lsr	r3, r3, #8
   3f354:	strb	r3, [r4, #16]
   3f358:	ldrh	r3, [r5, #34]	; 0x22
   3f35c:	strb	r6, [r4, #18]
   3f360:	strb	r6, [r4, #19]
   3f364:	strb	r3, [r4, #17]
   3f368:	ldr	r2, [r5, #36]	; 0x24
   3f36c:	ldr	r3, [r5, #32]
   3f370:	add	r0, r4, #24
   3f374:	sub	r3, r3, r2
   3f378:	strb	r3, [r4, #20]
   3f37c:	mov	r3, #64	; 0x40
   3f380:	strb	r3, [r4, #21]
   3f384:	mov	r3, #32
   3f388:	strb	r3, [r4, #22]
   3f38c:	strb	r3, [r4, #23]
   3f390:	mov	r2, #76	; 0x4c
   3f394:	bl	10eac <memset@plt>
   3f398:	mov	r1, #13
   3f39c:	mov	r0, r8
   3f3a0:	bl	2e918 <fputs@plt+0x1d850>
   3f3a4:	ldrh	r3, [r5, #22]
   3f3a8:	orr	r3, r3, #2
   3f3ac:	strh	r3, [r5, #22]
   3f3b0:	ldrb	r3, [r5, #17]
   3f3b4:	rev	r3, r3
   3f3b8:	str	r3, [r4, #52]	; 0x34
   3f3bc:	ldrb	r3, [r5, #18]
   3f3c0:	rev	r3, r3
   3f3c4:	str	r3, [r4, #64]	; 0x40
   3f3c8:	str	r6, [r5, #44]	; 0x2c
   3f3cc:	strb	r6, [r4, #31]
   3f3d0:	mov	r0, r7
   3f3d4:	pop	{r4, r5, r6, r7, r8, pc}
   3f3d8:	andeq	r7, r7, sl, lsl #12
   3f3dc:	cmp	r0, #0
   3f3e0:	bxeq	lr
   3f3e4:	ldrb	r3, [r0, #8]
   3f3e8:	cmp	r3, #2
   3f3ec:	bne	3f450 <fputs@plt+0x2e388>
   3f3f0:	push	{r4, r5, r6, lr}
   3f3f4:	mov	r5, r2
   3f3f8:	ldm	r0, {r3, r4}
   3f3fc:	str	r3, [r4, #4]
   3f400:	ldr	r0, [r4]
   3f404:	bl	3ca1c <fputs@plt+0x2b954>
   3f408:	cmp	r0, #0
   3f40c:	popne	{r4, r5, r6, pc}
   3f410:	cmp	r5, #0
   3f414:	bge	3f424 <fputs@plt+0x2e35c>
   3f418:	ldrh	r3, [r4, #22]
   3f41c:	tst	r3, #8
   3f420:	strne	r0, [r4, #44]	; 0x2c
   3f424:	ldr	r3, [r4, #44]	; 0x2c
   3f428:	cmp	r3, #0
   3f42c:	bne	3f438 <fputs@plt+0x2e370>
   3f430:	mov	r0, r4
   3f434:	bl	3f308 <fputs@plt+0x2e240>
   3f438:	ldr	r3, [r4, #12]
   3f43c:	ldr	r3, [r3, #56]	; 0x38
   3f440:	ldr	r3, [r3, #28]
   3f444:	rev	r3, r3
   3f448:	str	r3, [r4, #44]	; 0x2c
   3f44c:	pop	{r4, r5, r6, pc}
   3f450:	mov	r0, #0
   3f454:	bx	lr
   3f458:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3f45c:	ldr	r5, [r0]
   3f460:	ldr	r4, [r5, #436]	; 0x1b4
   3f464:	cmp	r4, #0
   3f468:	beq	3f4e0 <fputs@plt+0x2e418>
   3f46c:	ldr	r4, [r0, #104]	; 0x68
   3f470:	cmp	r4, #0
   3f474:	beq	3f4e0 <fputs@plt+0x2e418>
   3f478:	sub	r8, r4, #1
   3f47c:	mov	r4, #0
   3f480:	mov	r7, r1
   3f484:	mov	r6, r0
   3f488:	mov	r9, r4
   3f48c:	mov	sl, #2
   3f490:	mov	fp, #1
   3f494:	ldr	r3, [r5, #20]
   3f498:	cmp	r9, r3
   3f49c:	blt	3f4ec <fputs@plt+0x2e424>
   3f4a0:	ldr	r3, [r5, #436]	; 0x1b4
   3f4a4:	sub	r3, r3, #1
   3f4a8:	str	r3, [r5, #436]	; 0x1b4
   3f4ac:	mov	r3, #0
   3f4b0:	cmp	r4, r3
   3f4b4:	str	r3, [r6, #104]	; 0x68
   3f4b8:	bne	3f4d8 <fputs@plt+0x2e410>
   3f4bc:	cmp	r7, #2
   3f4c0:	beq	3f54c <fputs@plt+0x2e484>
   3f4c4:	mov	r2, r8
   3f4c8:	mov	r1, #1
   3f4cc:	mov	r0, r5
   3f4d0:	bl	1764c <fputs@plt+0x6584>
   3f4d4:	mov	r4, r0
   3f4d8:	cmp	r7, #2
   3f4dc:	beq	3f564 <fputs@plt+0x2e49c>
   3f4e0:	mov	r0, r4
   3f4e4:	add	sp, sp, #12
   3f4e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f4ec:	ldr	r3, [r5, #16]
   3f4f0:	add	r3, r3, r9, lsl #4
   3f4f4:	ldr	r3, [r3, #4]
   3f4f8:	cmp	r3, #0
   3f4fc:	beq	3f520 <fputs@plt+0x2e458>
   3f500:	cmp	r7, #2
   3f504:	beq	3f528 <fputs@plt+0x2e460>
   3f508:	mov	r2, r8
   3f50c:	mov	r1, fp
   3f510:	mov	r0, r3
   3f514:	bl	3f3dc <fputs@plt+0x2e314>
   3f518:	cmp	r4, #0
   3f51c:	moveq	r4, r0
   3f520:	add	r9, r9, #1
   3f524:	b	3f494 <fputs@plt+0x2e3cc>
   3f528:	mov	r0, r3
   3f52c:	mov	r2, r8
   3f530:	mov	r1, sl
   3f534:	str	r3, [sp, #4]
   3f538:	bl	3f3dc <fputs@plt+0x2e314>
   3f53c:	ldr	r3, [sp, #4]
   3f540:	cmp	r0, #0
   3f544:	bne	3f518 <fputs@plt+0x2e450>
   3f548:	b	3f508 <fputs@plt+0x2e440>
   3f54c:	mov	r2, r8
   3f550:	mov	r1, r7
   3f554:	mov	r0, r5
   3f558:	bl	1764c <fputs@plt+0x6584>
   3f55c:	subs	r4, r0, #0
   3f560:	beq	3f4c4 <fputs@plt+0x2e3fc>
   3f564:	ldrd	r2, [r6, #152]	; 0x98
   3f568:	add	r5, r5, #448	; 0x1c0
   3f56c:	strd	r2, [r5, #-8]
   3f570:	ldrd	r2, [r6, #160]	; 0xa0
   3f574:	strd	r2, [r5]
   3f578:	b	3f4e0 <fputs@plt+0x2e418>
   3f57c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3f580:	mov	r6, r0
   3f584:	ldm	r0, {r3, r4}
   3f588:	sub	sp, sp, #28
   3f58c:	mov	r7, r1
   3f590:	str	r3, [r4, #4]
   3f594:	ldrb	r3, [r0, #8]
   3f598:	cmp	r3, #2
   3f59c:	beq	3fbb4 <fputs@plt+0x2eaec>
   3f5a0:	cmp	r1, #0
   3f5a4:	cmpeq	r3, #1
   3f5a8:	beq	3fbb4 <fputs@plt+0x2eaec>
   3f5ac:	ldrh	r3, [r4, #22]
   3f5b0:	tst	r3, #1
   3f5b4:	beq	3f708 <fputs@plt+0x2e640>
   3f5b8:	cmp	r1, #0
   3f5bc:	bne	3fbbc <fputs@plt+0x2eaf4>
   3f5c0:	tst	r3, #64	; 0x40
   3f5c4:	bne	3f71c <fputs@plt+0x2e654>
   3f5c8:	cmp	r7, #1
   3f5cc:	ldrgt	r3, [r4, #72]	; 0x48
   3f5d0:	bgt	3f784 <fputs@plt+0x2e6bc>
   3f5d4:	mov	r2, #1
   3f5d8:	mov	r1, r2
   3f5dc:	mov	r0, r6
   3f5e0:	bl	15bd8 <fputs@plt+0x4b10>
   3f5e4:	subs	r3, r0, #0
   3f5e8:	str	r3, [sp, #4]
   3f5ec:	bne	3fbc4 <fputs@plt+0x2eafc>
   3f5f0:	ldrh	r3, [r4, #22]
   3f5f4:	ldr	r2, [r4, #44]	; 0x2c
   3f5f8:	ldr	r5, [sp, #4]
   3f5fc:	bic	r3, r3, #8
   3f600:	cmp	r2, #0
   3f604:	uxth	r3, r3
   3f608:	strh	r3, [r4, #22]
   3f60c:	orreq	r3, r3, #8
   3f610:	strheq	r3, [r4, #22]
   3f614:	ldr	r3, [r4, #12]
   3f618:	cmp	r3, #0
   3f61c:	bne	3f838 <fputs@plt+0x2e770>
   3f620:	ldr	r0, [r4]
   3f624:	bl	3c3b8 <fputs@plt+0x2b2f0>
   3f628:	subs	r5, r0, #0
   3f62c:	bne	3f838 <fputs@plt+0x2e770>
   3f630:	mov	r3, r5
   3f634:	add	r2, sp, #16
   3f638:	mov	r1, #1
   3f63c:	mov	r0, r4
   3f640:	bl	3da38 <fputs@plt+0x2c970>
   3f644:	subs	r5, r0, #0
   3f648:	bne	3f838 <fputs@plt+0x2e770>
   3f64c:	ldr	r3, [sp, #16]
   3f650:	ldr	fp, [r4]
   3f654:	ldr	r9, [r3, #56]	; 0x38
   3f658:	ldr	sl, [fp, #28]
   3f65c:	ldr	r8, [r9, #28]
   3f660:	rev	r8, r8
   3f664:	cmp	r8, #0
   3f668:	moveq	r8, sl
   3f66c:	beq	3f688 <fputs@plt+0x2e5c0>
   3f670:	mov	r2, #4
   3f674:	add	r1, r9, #92	; 0x5c
   3f678:	add	r0, r9, #24
   3f67c:	bl	10e34 <memcmp@plt>
   3f680:	cmp	r0, #0
   3f684:	movne	r8, sl
   3f688:	cmp	r8, #0
   3f68c:	ble	3f8dc <fputs@plt+0x2e814>
   3f690:	mov	r2, #16
   3f694:	ldr	r1, [pc, #1336]	; 3fbd4 <fputs@plt+0x2eb0c>
   3f698:	mov	r0, r9
   3f69c:	bl	10e34 <memcmp@plt>
   3f6a0:	cmp	r0, #0
   3f6a4:	bne	3f94c <fputs@plt+0x2e884>
   3f6a8:	ldrb	r2, [r9, #18]
   3f6ac:	cmp	r2, #2
   3f6b0:	ldrhhi	r2, [r4, #22]
   3f6b4:	orrhi	r2, r2, #1
   3f6b8:	strhhi	r2, [r4, #22]
   3f6bc:	ldrb	r2, [r9, #19]
   3f6c0:	cmp	r2, #2
   3f6c4:	bhi	3f94c <fputs@plt+0x2e884>
   3f6c8:	bne	3f7a0 <fputs@plt+0x2e6d8>
   3f6cc:	ldrh	r2, [r4, #22]
   3f6d0:	ands	r2, r2, #16
   3f6d4:	bne	3f7a0 <fputs@plt+0x2e6d8>
   3f6d8:	add	r1, sp, #24
   3f6dc:	mov	r0, fp
   3f6e0:	str	r2, [r1, #-4]!
   3f6e4:	bl	11290 <fputs@plt+0x1c8>
   3f6e8:	subs	fp, r0, #0
   3f6ec:	bne	3f898 <fputs@plt+0x2e7d0>
   3f6f0:	ldr	r2, [sp, #20]
   3f6f4:	cmp	r2, #0
   3f6f8:	bne	3f7a0 <fputs@plt+0x2e6d8>
   3f6fc:	ldr	r0, [sp, #16]
   3f700:	bl	3d128 <fputs@plt+0x2c060>
   3f704:	b	3f614 <fputs@plt+0x2e54c>
   3f708:	cmp	r1, #0
   3f70c:	beq	3f5c0 <fputs@plt+0x2e4f8>
   3f710:	ldrb	r2, [r4, #20]
   3f714:	cmp	r2, #2
   3f718:	bne	3f5c0 <fputs@plt+0x2e4f8>
   3f71c:	ldr	r3, [r4, #76]	; 0x4c
   3f720:	ldr	r3, [r3]
   3f724:	cmp	r3, #0
   3f728:	ldrne	r5, [pc, #1192]	; 3fbd8 <fputs@plt+0x2eb10>
   3f72c:	beq	3f5d4 <fputs@plt+0x2e50c>
   3f730:	cmp	r7, #0
   3f734:	clz	r3, r5
   3f738:	lsr	r3, r3, #5
   3f73c:	moveq	r3, #0
   3f740:	cmp	r3, #0
   3f744:	beq	3f774 <fputs@plt+0x2e6ac>
   3f748:	ldr	r3, [r6]
   3f74c:	ldr	r0, [r4]
   3f750:	ldr	r1, [r3, #432]	; 0x1b0
   3f754:	ldr	r3, [r0, #104]	; 0x68
   3f758:	cmp	r1, r3
   3f75c:	ble	3fbcc <fputs@plt+0x2eb04>
   3f760:	ldrb	r5, [r0, #6]
   3f764:	cmp	r5, #0
   3f768:	beq	3f774 <fputs@plt+0x2e6ac>
   3f76c:	bl	210d8 <fputs@plt+0x10010>
   3f770:	mov	r5, r0
   3f774:	mov	r0, r5
   3f778:	add	sp, sp, #28
   3f77c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f780:	ldr	r3, [r3, #12]
   3f784:	cmp	r3, #0
   3f788:	beq	3f5d4 <fputs@plt+0x2e50c>
   3f78c:	ldr	r2, [r3]
   3f790:	cmp	r6, r2
   3f794:	beq	3f780 <fputs@plt+0x2e6b8>
   3f798:	ldr	r3, [r2]
   3f79c:	b	3f724 <fputs@plt+0x2e65c>
   3f7a0:	mov	r2, #3
   3f7a4:	ldr	r1, [pc, #1072]	; 3fbdc <fputs@plt+0x2eb14>
   3f7a8:	add	r0, r9, #21
   3f7ac:	bl	10e34 <memcmp@plt>
   3f7b0:	cmp	r0, #0
   3f7b4:	bne	3f94c <fputs@plt+0x2e884>
   3f7b8:	ldrb	fp, [r9, #17]
   3f7bc:	ldrb	r2, [r9, #16]
   3f7c0:	lsl	fp, fp, #16
   3f7c4:	orr	fp, fp, r2, lsl #8
   3f7c8:	sub	r2, fp, #1
   3f7cc:	tst	r2, fp
   3f7d0:	bne	3f94c <fputs@plt+0x2e884>
   3f7d4:	sub	r2, fp, #256	; 0x100
   3f7d8:	sub	r2, r2, #1
   3f7dc:	cmp	r2, #65280	; 0xff00
   3f7e0:	bcs	3f94c <fputs@plt+0x2e884>
   3f7e4:	ldrb	r2, [r9, #20]
   3f7e8:	ldr	r0, [r4, #32]
   3f7ec:	cmp	fp, r0
   3f7f0:	sub	r1, fp, r2
   3f7f4:	str	r2, [sp, #12]
   3f7f8:	beq	3f86c <fputs@plt+0x2e7a4>
   3f7fc:	ldr	r0, [sp, #16]
   3f800:	str	r1, [sp, #8]
   3f804:	bl	3d128 <fputs@plt+0x2c060>
   3f808:	ldr	r1, [sp, #8]
   3f80c:	add	r0, r4, #80	; 0x50
   3f810:	str	r1, [r4, #36]	; 0x24
   3f814:	str	fp, [r4, #32]
   3f818:	bl	1af8c <fputs@plt+0x9ec4>
   3f81c:	ldr	r2, [sp, #12]
   3f820:	add	r1, r4, #32
   3f824:	ldr	r0, [r4]
   3f828:	bl	21680 <fputs@plt+0x105b8>
   3f82c:	mov	r5, r0
   3f830:	cmp	r5, #0
   3f834:	beq	3f614 <fputs@plt+0x2e54c>
   3f838:	cmp	r7, #0
   3f83c:	clz	r3, r5
   3f840:	lsr	r3, r3, #5
   3f844:	moveq	r3, #0
   3f848:	cmp	r3, #0
   3f84c:	beq	3fa5c <fputs@plt+0x2e994>
   3f850:	ldrh	r3, [r4, #22]
   3f854:	tst	r3, #1
   3f858:	beq	3f954 <fputs@plt+0x2e88c>
   3f85c:	mov	r5, #8
   3f860:	mov	r0, r4
   3f864:	bl	3d138 <fputs@plt+0x2c070>
   3f868:	b	3fa68 <fputs@plt+0x2e9a0>
   3f86c:	ldr	r2, [r4, #4]
   3f870:	ldrh	r2, [r2, #26]
   3f874:	eor	r2, r2, #1
   3f878:	cmp	sl, r8
   3f87c:	movge	sl, #0
   3f880:	andlt	sl, r2, #1
   3f884:	cmp	sl, #0
   3f888:	beq	3f8b0 <fputs@plt+0x2e7e8>
   3f88c:	ldr	r0, [pc, #844]	; 3fbe0 <fputs@plt+0x2eb18>
   3f890:	bl	2e81c <fputs@plt+0x1d754>
   3f894:	mov	fp, r0
   3f898:	ldr	r0, [sp, #16]
   3f89c:	bl	3d128 <fputs@plt+0x2c060>
   3f8a0:	mov	r3, #0
   3f8a4:	str	r3, [r4, #12]
   3f8a8:	mov	r5, fp
   3f8ac:	b	3f830 <fputs@plt+0x2e768>
   3f8b0:	cmp	r1, #480	; 0x1e0
   3f8b4:	bcc	3f94c <fputs@plt+0x2e884>
   3f8b8:	str	r1, [r4, #36]	; 0x24
   3f8bc:	ldr	r2, [r9, #52]	; 0x34
   3f8c0:	adds	r2, r2, #0
   3f8c4:	movne	r2, #1
   3f8c8:	strb	r2, [r4, #17]
   3f8cc:	ldr	r3, [r9, #64]	; 0x40
   3f8d0:	adds	r3, r3, #0
   3f8d4:	movne	r3, #1
   3f8d8:	strb	r3, [r4, #18]
   3f8dc:	ldr	fp, [r4, #36]	; 0x24
   3f8e0:	mov	r1, #255	; 0xff
   3f8e4:	add	r0, fp, #67108864	; 0x4000000
   3f8e8:	sub	r0, r0, #12
   3f8ec:	lsl	r0, r0, #6
   3f8f0:	bl	6fcc0 <fputs@plt+0x5ebf8>
   3f8f4:	mov	r1, #255	; 0xff
   3f8f8:	sub	r0, r0, #23
   3f8fc:	uxth	sl, r0
   3f900:	add	r0, fp, #134217728	; 0x8000000
   3f904:	sub	r0, r0, #12
   3f908:	strh	sl, [r4, #24]
   3f90c:	lsl	r0, r0, #5
   3f910:	bl	6fcc0 <fputs@plt+0x5ebf8>
   3f914:	cmp	sl, #127	; 0x7f
   3f918:	movhi	r3, #127	; 0x7f
   3f91c:	sub	fp, fp, #35	; 0x23
   3f920:	strh	fp, [r4, #28]
   3f924:	strbls	sl, [r4, #21]
   3f928:	str	r8, [r4, #44]	; 0x2c
   3f92c:	sub	r0, r0, #23
   3f930:	strbhi	r3, [r4, #21]
   3f934:	ldr	r3, [sp, #16]
   3f938:	uxth	r0, r0
   3f93c:	strh	r0, [r4, #26]
   3f940:	strh	r0, [r4, #30]
   3f944:	str	r3, [r4, #12]
   3f948:	b	3f614 <fputs@plt+0x2e54c>
   3f94c:	mov	fp, #26
   3f950:	b	3f898 <fputs@plt+0x2e7d0>
   3f954:	ldr	r8, [r4]
   3f958:	ldr	r5, [r8, #44]	; 0x2c
   3f95c:	cmp	r5, #0
   3f960:	bne	3f860 <fputs@plt+0x2e798>
   3f964:	ldr	r3, [r6]
   3f968:	ldrb	sl, [r8, #17]
   3f96c:	ldrb	r3, [r3, #68]	; 0x44
   3f970:	cmp	sl, #1
   3f974:	sub	r3, r3, #2
   3f978:	clz	r3, r3
   3f97c:	lsr	r3, r3, #5
   3f980:	strb	r3, [r8, #22]
   3f984:	bne	3fa44 <fputs@plt+0x2e97c>
   3f988:	ldr	r3, [r8, #216]	; 0xd8
   3f98c:	cmp	r3, #0
   3f990:	beq	3fab0 <fputs@plt+0x2e9e8>
   3f994:	ldrb	r2, [r8, #4]
   3f998:	cmp	r2, #0
   3f99c:	beq	3f9d8 <fputs@plt+0x2e910>
   3f9a0:	ldrb	r3, [r3, #43]	; 0x2b
   3f9a4:	cmp	r3, #0
   3f9a8:	bne	3f9d8 <fputs@plt+0x2e910>
   3f9ac:	mov	r1, #4
   3f9b0:	mov	r0, r8
   3f9b4:	bl	2283c <fputs@plt+0x11774>
   3f9b8:	subs	r5, r0, #0
   3f9bc:	bne	3f860 <fputs@plt+0x2e798>
   3f9c0:	ldr	r5, [r8, #216]	; 0xd8
   3f9c4:	mov	r0, r5
   3f9c8:	ldrsh	r1, [r5, #40]	; 0x28
   3f9cc:	add	r1, r1, #3
   3f9d0:	bl	1adfc <fputs@plt+0x9d34>
   3f9d4:	strb	sl, [r5, #43]	; 0x2b
   3f9d8:	ldr	sl, [r8, #216]	; 0xd8
   3f9dc:	ldrb	r1, [sl, #46]	; 0x2e
   3f9e0:	cmp	r1, #0
   3f9e4:	bne	3f85c <fputs@plt+0x2e794>
   3f9e8:	mov	r2, #1
   3f9ec:	mov	r0, sl
   3f9f0:	bl	1ae18 <fputs@plt+0x9d50>
   3f9f4:	subs	r5, r0, #0
   3f9f8:	bne	3f860 <fputs@plt+0x2e798>
   3f9fc:	ldr	r3, [sl, #32]
   3fa00:	mov	fp, #1
   3fa04:	strb	fp, [sl, #44]	; 0x2c
   3fa08:	mov	r2, #48	; 0x30
   3fa0c:	ldr	r1, [r3]
   3fa10:	add	r0, sl, #52	; 0x34
   3fa14:	bl	10e34 <memcmp@plt>
   3fa18:	cmp	r0, #0
   3fa1c:	bne	3fa94 <fputs@plt+0x2e9cc>
   3fa20:	mov	r3, #2
   3fa24:	strb	r3, [r8, #17]
   3fa28:	ldr	r3, [r8, #28]
   3fa2c:	mov	r2, #0
   3fa30:	str	r3, [r8, #40]	; 0x28
   3fa34:	str	r3, [r8, #36]	; 0x24
   3fa38:	str	r3, [r8, #32]
   3fa3c:	mov	r3, #0
   3fa40:	strd	r2, [r8, #80]	; 0x50
   3fa44:	ldr	r3, [r4, #44]	; 0x2c
   3fa48:	cmp	r3, #0
   3fa4c:	bne	3fa64 <fputs@plt+0x2e99c>
   3fa50:	mov	r0, r4
   3fa54:	bl	3f308 <fputs@plt+0x2e240>
   3fa58:	mov	r5, r0
   3fa5c:	cmp	r5, #0
   3fa60:	bne	3f860 <fputs@plt+0x2e798>
   3fa64:	ldr	r5, [sp, #4]
   3fa68:	uxtb	r3, r5
   3fa6c:	cmp	r3, #5
   3fa70:	bne	3faf8 <fputs@plt+0x2ea30>
   3fa74:	ldrb	r3, [r4, #20]
   3fa78:	cmp	r3, #0
   3fa7c:	bne	3f730 <fputs@plt+0x2e668>
   3fa80:	mov	r0, r4
   3fa84:	bl	182e8 <fputs@plt+0x7220>
   3fa88:	cmp	r0, #0
   3fa8c:	bne	3f614 <fputs@plt+0x2e54c>
   3fa90:	b	3f730 <fputs@plt+0x2e668>
   3fa94:	mov	r1, r5
   3fa98:	mov	r2, fp
   3fa9c:	mov	r0, sl
   3faa0:	bl	1ae8c <fputs@plt+0x9dc4>
   3faa4:	strb	r5, [sl, #44]	; 0x2c
   3faa8:	ldr	r5, [pc, #308]	; 3fbe4 <fputs@plt+0x2eb1c>
   3faac:	b	3f860 <fputs@plt+0x2e798>
   3fab0:	mov	r1, #2
   3fab4:	mov	r0, r8
   3fab8:	bl	2283c <fputs@plt+0x11774>
   3fabc:	cmp	r7, #1
   3fac0:	movle	r3, #0
   3fac4:	movgt	r3, #1
   3fac8:	cmp	r0, #0
   3facc:	movne	r3, #0
   3fad0:	cmp	r3, #0
   3fad4:	mov	r5, r0
   3fad8:	beq	3faec <fputs@plt+0x2ea24>
   3fadc:	mov	r1, #4
   3fae0:	mov	r0, r8
   3fae4:	bl	228c0 <fputs@plt+0x117f8>
   3fae8:	mov	r5, r0
   3faec:	cmp	r5, #0
   3faf0:	beq	3fa20 <fputs@plt+0x2e958>
   3faf4:	b	3f860 <fputs@plt+0x2e798>
   3faf8:	cmp	r5, #0
   3fafc:	bne	3f730 <fputs@plt+0x2e668>
   3fb00:	ldrb	r3, [r6, #8]
   3fb04:	cmp	r3, #0
   3fb08:	bne	3fb38 <fputs@plt+0x2ea70>
   3fb0c:	ldr	r3, [r4, #40]	; 0x28
   3fb10:	add	r3, r3, #1
   3fb14:	str	r3, [r4, #40]	; 0x28
   3fb18:	ldrb	r3, [r6, #9]
   3fb1c:	cmp	r3, #0
   3fb20:	movne	r3, #1
   3fb24:	strbne	r3, [r6, #40]	; 0x28
   3fb28:	ldrne	r3, [r4, #72]	; 0x48
   3fb2c:	strne	r3, [r6, #44]	; 0x2c
   3fb30:	addne	r3, r6, #32
   3fb34:	strne	r3, [r4, #72]	; 0x48
   3fb38:	cmp	r7, #0
   3fb3c:	movne	r3, #2
   3fb40:	moveq	r3, #1
   3fb44:	strb	r3, [r6, #8]
   3fb48:	ldrb	r2, [r4, #20]
   3fb4c:	cmp	r2, r3
   3fb50:	strbcc	r3, [r4, #20]
   3fb54:	cmp	r7, #0
   3fb58:	beq	3fbcc <fputs@plt+0x2eb04>
   3fb5c:	ldrh	r3, [r4, #22]
   3fb60:	ldr	r8, [r4, #12]
   3fb64:	cmp	r7, #1
   3fb68:	bic	r3, r3, #32
   3fb6c:	str	r6, [r4, #76]	; 0x4c
   3fb70:	uxth	r3, r3
   3fb74:	orrgt	r3, r3, #32
   3fb78:	strh	r3, [r4, #22]
   3fb7c:	ldr	r3, [r8, #56]	; 0x38
   3fb80:	ldr	r2, [r4, #44]	; 0x2c
   3fb84:	ldr	r3, [r3, #28]
   3fb88:	rev	r3, r3
   3fb8c:	cmp	r2, r3
   3fb90:	beq	3f748 <fputs@plt+0x2e680>
   3fb94:	ldr	r0, [r8, #72]	; 0x48
   3fb98:	bl	3b8d8 <fputs@plt+0x2a810>
   3fb9c:	subs	r5, r0, #0
   3fba0:	ldreq	r3, [r4, #44]	; 0x2c
   3fba4:	ldreq	r2, [r8, #56]	; 0x38
   3fba8:	reveq	r3, r3
   3fbac:	streq	r3, [r2, #28]
   3fbb0:	b	3f730 <fputs@plt+0x2e668>
   3fbb4:	mov	r5, #0
   3fbb8:	b	3f730 <fputs@plt+0x2e668>
   3fbbc:	mov	r5, #8
   3fbc0:	b	3f730 <fputs@plt+0x2e668>
   3fbc4:	ldr	r5, [sp, #4]
   3fbc8:	b	3f730 <fputs@plt+0x2e668>
   3fbcc:	mov	r5, #0
   3fbd0:	b	3f774 <fputs@plt+0x2e6ac>
   3fbd4:	andeq	r3, r7, ip, lsr #18
   3fbd8:	andeq	r0, r0, r6, lsl #2
   3fbdc:	andeq	r7, r7, sl, lsl r6
   3fbe0:	andeq	lr, r0, r1, ror r5
   3fbe4:	andeq	r0, r0, r5, lsl #4
   3fbe8:	push	{r4, r5, r6, r7, r8, lr}
   3fbec:	mov	r6, r1
   3fbf0:	ldm	r0, {r3, r4}
   3fbf4:	mov	r5, r2
   3fbf8:	str	r3, [r4, #4]
   3fbfc:	ldr	r3, [r4, #12]
   3fc00:	ldr	r0, [r3, #72]	; 0x48
   3fc04:	ldr	r7, [r3, #56]	; 0x38
   3fc08:	bl	3b8d8 <fputs@plt+0x2a810>
   3fc0c:	cmp	r0, #0
   3fc10:	popne	{r4, r5, r6, r7, r8, pc}
   3fc14:	add	r2, r6, #9
   3fc18:	rev	r3, r5
   3fc1c:	cmp	r6, #7
   3fc20:	str	r3, [r7, r2, lsl #2]
   3fc24:	strbeq	r5, [r4, #18]
   3fc28:	pop	{r4, r5, r6, r7, r8, pc}
   3fc2c:	push	{r4, r5, r6, r7, r8, lr}
   3fc30:	cmp	r1, #1
   3fc34:	ldr	r4, [r0, #4]
   3fc38:	mov	r5, r1
   3fc3c:	mov	r1, #0
   3fc40:	ldrh	r3, [r4, #22]
   3fc44:	mov	r7, r0
   3fc48:	bic	r3, r3, #16
   3fc4c:	uxth	r3, r3
   3fc50:	orreq	r3, r3, #16
   3fc54:	strh	r3, [r4, #22]
   3fc58:	bl	3f57c <fputs@plt+0x2e4b4>
   3fc5c:	cmp	r0, #0
   3fc60:	bne	3fcb4 <fputs@plt+0x2ebec>
   3fc64:	ldr	r3, [r4, #12]
   3fc68:	uxtb	r5, r5
   3fc6c:	ldr	r6, [r3, #56]	; 0x38
   3fc70:	ldrb	r3, [r6, #18]
   3fc74:	cmp	r3, r5
   3fc78:	bne	3fc88 <fputs@plt+0x2ebc0>
   3fc7c:	ldrb	r3, [r6, #19]
   3fc80:	cmp	r3, r5
   3fc84:	beq	3fcb4 <fputs@plt+0x2ebec>
   3fc88:	mov	r1, #2
   3fc8c:	mov	r0, r7
   3fc90:	bl	3f57c <fputs@plt+0x2e4b4>
   3fc94:	cmp	r0, #0
   3fc98:	bne	3fcb4 <fputs@plt+0x2ebec>
   3fc9c:	ldr	r3, [r4, #12]
   3fca0:	ldr	r0, [r3, #72]	; 0x48
   3fca4:	bl	3b8d8 <fputs@plt+0x2a810>
   3fca8:	cmp	r0, #0
   3fcac:	strbeq	r5, [r6, #18]
   3fcb0:	strbeq	r5, [r6, #19]
   3fcb4:	ldrh	r3, [r4, #22]
   3fcb8:	bic	r3, r3, #16
   3fcbc:	strh	r3, [r4, #22]
   3fcc0:	pop	{r4, r5, r6, r7, r8, pc}
   3fcc4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3fcc8:	sub	sp, sp, #44	; 0x2c
   3fccc:	ldr	fp, [r0, #12]
   3fcd0:	str	r2, [sp, #12]
   3fcd4:	ldr	r2, [r0, #44]	; 0x2c
   3fcd8:	str	r3, [sp]
   3fcdc:	str	r2, [sp, #8]
   3fce0:	ldr	r2, [fp, #56]	; 0x38
   3fce4:	ldrb	r3, [sp, #80]	; 0x50
   3fce8:	mov	r9, r1
   3fcec:	ldr	r2, [r2, #36]	; 0x24
   3fcf0:	ldr	r1, [sp, #8]
   3fcf4:	rev	r2, r2
   3fcf8:	str	r3, [sp, #16]
   3fcfc:	cmp	r2, r1
   3fd00:	mov	r3, #0
   3fd04:	str	r3, [sp, #32]
   3fd08:	str	r2, [sp, #20]
   3fd0c:	bcc	3fd28 <fputs@plt+0x2ec60>
   3fd10:	ldr	r0, [pc, #1676]	; 403a4 <fputs@plt+0x2f2dc>
   3fd14:	bl	2e81c <fputs@plt+0x1d754>
   3fd18:	mov	r4, r0
   3fd1c:	mov	r0, r4
   3fd20:	add	sp, sp, #44	; 0x2c
   3fd24:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3fd28:	ldr	r2, [sp, #20]
   3fd2c:	mov	r5, r0
   3fd30:	cmp	r2, #0
   3fd34:	beq	401a8 <fputs@plt+0x2f0e0>
   3fd38:	ldr	r2, [sp, #16]
   3fd3c:	cmp	r2, #1
   3fd40:	bne	3fe18 <fputs@plt+0x2ed50>
   3fd44:	ldr	r2, [sp]
   3fd48:	ldr	r1, [sp, #8]
   3fd4c:	cmp	r2, r1
   3fd50:	movhi	r8, r3
   3fd54:	bhi	3fd7c <fputs@plt+0x2ecb4>
   3fd58:	add	r2, sp, #36	; 0x24
   3fd5c:	ldr	r1, [sp]
   3fd60:	bl	3dad4 <fputs@plt+0x2ca0c>
   3fd64:	subs	r4, r0, #0
   3fd68:	bne	3fd1c <fputs@plt+0x2ec54>
   3fd6c:	ldrb	r8, [sp, #36]	; 0x24
   3fd70:	cmp	r8, #2
   3fd74:	movne	r8, #0
   3fd78:	moveq	r8, #1
   3fd7c:	ldr	r0, [fp, #72]	; 0x48
   3fd80:	bl	3b8d8 <fputs@plt+0x2a810>
   3fd84:	subs	r4, r0, #0
   3fd88:	bne	3fd1c <fputs@plt+0x2ec54>
   3fd8c:	ldr	r3, [sp, #20]
   3fd90:	ldr	r2, [fp, #56]	; 0x38
   3fd94:	sub	r3, r3, #1
   3fd98:	mov	r7, r4
   3fd9c:	rev	r3, r3
   3fda0:	str	r3, [r2, #36]	; 0x24
   3fda4:	ldr	r6, [sp, #32]
   3fda8:	cmp	r6, #0
   3fdac:	ldrne	r3, [r6, #56]	; 0x38
   3fdb0:	ldreq	r3, [fp, #56]	; 0x38
   3fdb4:	ldrne	sl, [r3]
   3fdb8:	ldreq	sl, [r3, #32]
   3fdbc:	ldr	r3, [sp, #8]
   3fdc0:	rev	sl, sl
   3fdc4:	cmp	sl, r3
   3fdc8:	bhi	3fde4 <fputs@plt+0x2ed1c>
   3fdcc:	add	r3, r7, #1
   3fdd0:	str	r3, [sp, #24]
   3fdd4:	ldr	r3, [sp, #20]
   3fdd8:	cmp	r7, r3
   3fddc:	bls	3fe24 <fputs@plt+0x2ed5c>
   3fde0:	ldr	r7, [sp, #24]
   3fde4:	ldr	r0, [pc, #1468]	; 403a8 <fputs@plt+0x2f2e0>
   3fde8:	bl	2e81c <fputs@plt+0x1d754>
   3fdec:	str	r7, [sp, #24]
   3fdf0:	mov	r4, r0
   3fdf4:	cmp	r4, #0
   3fdf8:	beq	3fe40 <fputs@plt+0x2ed78>
   3fdfc:	mov	r3, #0
   3fe00:	str	r3, [sp, #32]
   3fe04:	ldr	r0, [sp, #32]
   3fe08:	bl	3d128 <fputs@plt+0x2c060>
   3fe0c:	mov	r0, r6
   3fe10:	bl	3d128 <fputs@plt+0x2c060>
   3fe14:	b	3fd1c <fputs@plt+0x2ec54>
   3fe18:	ldr	r3, [sp, #16]
   3fe1c:	cmp	r3, #2
   3fe20:	b	3fd74 <fputs@plt+0x2ecac>
   3fe24:	mov	r3, #0
   3fe28:	add	r2, sp, #32
   3fe2c:	mov	r1, sl
   3fe30:	mov	r0, r5
   3fe34:	bl	3da7c <fputs@plt+0x2c9b4>
   3fe38:	mov	r4, r0
   3fe3c:	b	3fdf4 <fputs@plt+0x2ed2c>
   3fe40:	ldr	r3, [sp, #32]
   3fe44:	ldr	r2, [r3, #56]	; 0x38
   3fe48:	str	r2, [sp, #4]
   3fe4c:	ldr	r7, [r2, #4]
   3fe50:	eor	r2, r8, #1
   3fe54:	rev	r7, r7
   3fe58:	str	r2, [sp, #28]
   3fe5c:	cmp	r7, #0
   3fe60:	movne	r2, #0
   3fe64:	andeq	r2, r2, #1
   3fe68:	cmp	r2, #0
   3fe6c:	beq	3feac <fputs@plt+0x2ede4>
   3fe70:	ldr	r0, [r3, #72]	; 0x48
   3fe74:	bl	3b8d8 <fputs@plt+0x2a810>
   3fe78:	subs	r4, r0, #0
   3fe7c:	bne	3fe04 <fputs@plt+0x2ed3c>
   3fe80:	ldr	r3, [sp, #12]
   3fe84:	ldr	r2, [fp, #56]	; 0x38
   3fe88:	str	sl, [r3]
   3fe8c:	ldr	r3, [sp, #32]
   3fe90:	ldr	r1, [r3, #56]	; 0x38
   3fe94:	ldr	r1, [r1]
   3fe98:	str	r4, [sp, #32]
   3fe9c:	str	r1, [r2, #32]
   3fea0:	str	r3, [r9]
   3fea4:	mov	r7, r4
   3fea8:	b	3ff50 <fputs@plt+0x2ee88>
   3feac:	ldr	r2, [r5, #36]	; 0x24
   3feb0:	lsr	r2, r2, #2
   3feb4:	sub	r2, r2, #2
   3feb8:	cmp	r7, r2
   3febc:	bls	3fed0 <fputs@plt+0x2ee08>
   3fec0:	ldr	r0, [pc, #1252]	; 403ac <fputs@plt+0x2f2e4>
   3fec4:	bl	2e81c <fputs@plt+0x1d754>
   3fec8:	mov	r4, r0
   3fecc:	b	3fe04 <fputs@plt+0x2ed3c>
   3fed0:	cmp	r8, #0
   3fed4:	beq	402e8 <fputs@plt+0x2f220>
   3fed8:	ldr	r2, [sp]
   3fedc:	cmp	sl, r2
   3fee0:	beq	3ff04 <fputs@plt+0x2ee3c>
   3fee4:	ldr	r1, [sp, #16]
   3fee8:	movcc	r2, #1
   3feec:	movcs	r2, #0
   3fef0:	cmp	r1, #2
   3fef4:	movne	r2, #0
   3fef8:	andeq	r2, r2, #1
   3fefc:	cmp	r2, #0
   3ff00:	beq	40314 <fputs@plt+0x2f24c>
   3ff04:	ldr	r2, [sp, #12]
   3ff08:	ldr	r0, [r3, #72]	; 0x48
   3ff0c:	str	sl, [r2]
   3ff10:	str	r3, [r9]
   3ff14:	bl	3b8d8 <fputs@plt+0x2a810>
   3ff18:	subs	r8, r0, #0
   3ff1c:	bne	402e0 <fputs@plt+0x2f218>
   3ff20:	cmp	r7, #0
   3ff24:	bne	3ff90 <fputs@plt+0x2eec8>
   3ff28:	cmp	r6, #0
   3ff2c:	bne	3ff68 <fputs@plt+0x2eea0>
   3ff30:	ldr	r2, [sp, #32]
   3ff34:	ldr	r3, [fp, #56]	; 0x38
   3ff38:	ldr	r2, [r2, #56]	; 0x38
   3ff3c:	ldr	r2, [r2]
   3ff40:	str	r2, [r3, #32]
   3ff44:	mov	r4, r8
   3ff48:	mov	r7, #0
   3ff4c:	str	r7, [sp, #32]
   3ff50:	mov	r0, r6
   3ff54:	bl	3d128 <fputs@plt+0x2c060>
   3ff58:	cmp	r7, #0
   3ff5c:	bne	40308 <fputs@plt+0x2f240>
   3ff60:	mov	r6, r7
   3ff64:	b	3fe04 <fputs@plt+0x2ed3c>
   3ff68:	ldr	r0, [r6, #72]	; 0x48
   3ff6c:	bl	3b8d8 <fputs@plt+0x2a810>
   3ff70:	subs	r4, r0, #0
   3ff74:	bne	3fe04 <fputs@plt+0x2ed3c>
   3ff78:	ldr	r2, [sp, #32]
   3ff7c:	ldr	r3, [r6, #56]	; 0x38
   3ff80:	ldr	r2, [r2, #56]	; 0x38
   3ff84:	ldr	r2, [r2]
   3ff88:	str	r2, [r3]
   3ff8c:	b	3ff44 <fputs@plt+0x2ee7c>
   3ff90:	ldr	r3, [sp, #32]
   3ff94:	ldr	r3, [r3, #56]	; 0x38
   3ff98:	ldr	sl, [r3, #8]
   3ff9c:	ldr	r3, [sp, #8]
   3ffa0:	rev	r1, sl
   3ffa4:	cmp	r1, r3
   3ffa8:	ldrhi	r0, [pc, #1024]	; 403b0 <fputs@plt+0x2f2e8>
   3ffac:	bhi	3fec4 <fputs@plt+0x2edfc>
   3ffb0:	mov	r3, r8
   3ffb4:	add	r2, sp, #36	; 0x24
   3ffb8:	mov	r0, r5
   3ffbc:	bl	3da7c <fputs@plt+0x2c9b4>
   3ffc0:	subs	r4, r0, #0
   3ffc4:	bne	3fe04 <fputs@plt+0x2ed3c>
   3ffc8:	ldr	r3, [sp, #36]	; 0x24
   3ffcc:	ldr	r0, [r3, #72]	; 0x48
   3ffd0:	bl	3b8d8 <fputs@plt+0x2a810>
   3ffd4:	subs	r4, r0, #0
   3ffd8:	beq	3ffe8 <fputs@plt+0x2ef20>
   3ffdc:	ldr	r0, [sp, #36]	; 0x24
   3ffe0:	bl	3d128 <fputs@plt+0x2c060>
   3ffe4:	b	3fe04 <fputs@plt+0x2ed3c>
   3ffe8:	ldr	r2, [sp, #32]
   3ffec:	ldr	r3, [sp, #36]	; 0x24
   3fff0:	ldr	r2, [r2, #56]	; 0x38
   3fff4:	ldr	r3, [r3, #56]	; 0x38
   3fff8:	ldr	r2, [r2]
   3fffc:	str	r2, [r3]
   40000:	ldr	r4, [sp, #36]	; 0x24
   40004:	sub	r3, r7, #1
   40008:	rev	r3, r3
   4000c:	ldr	r2, [r4, #56]	; 0x38
   40010:	str	r3, [r2, #4]
   40014:	ldr	r3, [sp, #32]
   40018:	ldr	r0, [r4, #56]	; 0x38
   4001c:	sub	r2, r7, #-1073741823	; 0xc0000001
   40020:	ldr	r1, [r3, #56]	; 0x38
   40024:	lsl	r2, r2, #2
   40028:	add	r1, r1, #12
   4002c:	add	r0, r0, #8
   40030:	bl	10f3c <memcpy@plt>
   40034:	mov	r0, r4
   40038:	bl	3d128 <fputs@plt+0x2c060>
   4003c:	cmp	r6, #0
   40040:	ldreq	r3, [fp, #56]	; 0x38
   40044:	streq	sl, [r3, #32]
   40048:	beq	3ff44 <fputs@plt+0x2ee7c>
   4004c:	ldr	r0, [r6, #72]	; 0x48
   40050:	bl	3b8d8 <fputs@plt+0x2a810>
   40054:	subs	r4, r0, #0
   40058:	bne	3fe04 <fputs@plt+0x2ed3c>
   4005c:	ldr	r3, [r6, #56]	; 0x38
   40060:	str	sl, [r3]
   40064:	b	3ff44 <fputs@plt+0x2ee7c>
   40068:	ldr	r2, [r1], #4
   4006c:	ldr	r0, [sp]
   40070:	rev	r2, r2
   40074:	cmp	r0, r2
   40078:	bcs	4008c <fputs@plt+0x2efc4>
   4007c:	add	r8, r8, #1
   40080:	cmp	r8, r7
   40084:	bne	40068 <fputs@plt+0x2efa0>
   40088:	mov	r8, #0
   4008c:	ldr	r2, [sp, #4]
   40090:	add	sl, r8, #2
   40094:	ldr	r1, [sp, #8]
   40098:	ldr	r2, [r2, sl, lsl #2]
   4009c:	rev	r2, r2
   400a0:	cmp	r1, r2
   400a4:	ldrcc	r0, [pc, #776]	; 403b4 <fputs@plt+0x2f2ec>
   400a8:	bcc	3fec4 <fputs@plt+0x2edfc>
   400ac:	ldr	r1, [sp, #28]
   400b0:	ldr	r0, [sp]
   400b4:	cmp	r0, r2
   400b8:	orreq	r1, r1, #1
   400bc:	cmp	r1, #0
   400c0:	bne	400e8 <fputs@plt+0x2f020>
   400c4:	mov	r1, r0
   400c8:	ldr	r0, [sp, #16]
   400cc:	cmp	r1, r2
   400d0:	movls	r1, #0
   400d4:	movhi	r1, #1
   400d8:	cmp	r0, #2
   400dc:	movne	r1, #0
   400e0:	cmp	r1, #0
   400e4:	beq	401a0 <fputs@plt+0x2f0d8>
   400e8:	ldr	r1, [sp, #12]
   400ec:	ldr	r0, [r3, #72]	; 0x48
   400f0:	str	r2, [r1]
   400f4:	bl	3b8d8 <fputs@plt+0x2a810>
   400f8:	subs	r4, r0, #0
   400fc:	bne	3fe04 <fputs@plt+0x2ed3c>
   40100:	sub	r1, r7, #1
   40104:	cmp	r8, r1
   40108:	addcc	r7, r7, #1
   4010c:	ldrcc	r3, [sp, #4]
   40110:	rev	r1, r1
   40114:	ldrcc	r2, [r3, r7, lsl #2]
   40118:	strcc	r2, [r3, sl, lsl #2]
   4011c:	ldr	r3, [sp, #4]
   40120:	str	r1, [r3, #4]
   40124:	ldr	r3, [sp, #12]
   40128:	ldr	r0, [r5, #60]	; 0x3c
   4012c:	cmp	r0, #0
   40130:	ldr	r7, [r3]
   40134:	beq	40158 <fputs@plt+0x2f090>
   40138:	ldr	r3, [r0]
   4013c:	cmp	r7, r3
   40140:	movhi	r4, #1
   40144:	bhi	40158 <fputs@plt+0x2f090>
   40148:	mov	r1, r7
   4014c:	bl	15164 <fputs@plt+0x409c>
   40150:	adds	r4, r0, #0
   40154:	movne	r4, #1
   40158:	eor	r3, r4, #1
   4015c:	mov	r1, r7
   40160:	mov	r2, r9
   40164:	mov	r0, r5
   40168:	bl	3da7c <fputs@plt+0x2c9b4>
   4016c:	subs	r4, r0, #0
   40170:	movne	r7, #0
   40174:	bne	3ff50 <fputs@plt+0x2ee88>
   40178:	ldr	r3, [r9]
   4017c:	mov	r7, #0
   40180:	ldr	r0, [r3, #72]	; 0x48
   40184:	bl	3b8d8 <fputs@plt+0x2a810>
   40188:	subs	r4, r0, #0
   4018c:	beq	3fea4 <fputs@plt+0x2eddc>
   40190:	ldr	r0, [r9]
   40194:	bl	3d128 <fputs@plt+0x2c060>
   40198:	str	r7, [r9]
   4019c:	b	3ff50 <fputs@plt+0x2ee88>
   401a0:	mov	r7, #1
   401a4:	b	3ff50 <fputs@plt+0x2ee88>
   401a8:	ldrb	r6, [r0, #19]
   401ac:	ldr	r0, [fp, #72]	; 0x48
   401b0:	bl	3b8d8 <fputs@plt+0x2a810>
   401b4:	subs	r4, r0, #0
   401b8:	bne	3fd1c <fputs@plt+0x2ec54>
   401bc:	ldr	r4, [r5, #44]	; 0x2c
   401c0:	ldr	r7, [pc, #496]	; 403b8 <fputs@plt+0x2f2f0>
   401c4:	add	r8, r4, #1
   401c8:	str	r8, [r5, #44]	; 0x2c
   401cc:	ldr	r1, [r5, #32]
   401d0:	ldr	r0, [r7, #608]	; 0x260
   401d4:	bl	6fcc0 <fputs@plt+0x5ebf8>
   401d8:	ldrb	r3, [r5, #17]
   401dc:	clz	r6, r6
   401e0:	lsr	r6, r6, #5
   401e4:	add	r0, r0, #1
   401e8:	cmp	r8, r0
   401ec:	addeq	r4, r4, #2
   401f0:	streq	r4, [r5, #44]	; 0x2c
   401f4:	cmp	r3, #0
   401f8:	beq	40280 <fputs@plt+0x2f1b8>
   401fc:	ldr	r4, [r5, #44]	; 0x2c
   40200:	mov	r0, r5
   40204:	mov	r1, r4
   40208:	bl	15c74 <fputs@plt+0x4bac>
   4020c:	cmp	r4, r0
   40210:	bne	40280 <fputs@plt+0x2f1b8>
   40214:	add	r2, sp, #40	; 0x28
   40218:	mov	r3, #0
   4021c:	str	r3, [r2, #-4]!
   40220:	mov	r1, r4
   40224:	mov	r3, r6
   40228:	mov	r0, r5
   4022c:	bl	3da7c <fputs@plt+0x2c9b4>
   40230:	subs	r4, r0, #0
   40234:	bne	3fd1c <fputs@plt+0x2ec54>
   40238:	ldr	r3, [sp, #36]	; 0x24
   4023c:	ldr	r0, [r3, #72]	; 0x48
   40240:	bl	3b8d8 <fputs@plt+0x2a810>
   40244:	mov	r4, r0
   40248:	ldr	r0, [sp, #36]	; 0x24
   4024c:	bl	3d128 <fputs@plt+0x2c060>
   40250:	cmp	r4, #0
   40254:	bne	3fd1c <fputs@plt+0x2ec54>
   40258:	ldr	r4, [r5, #44]	; 0x2c
   4025c:	ldr	r1, [r5, #32]
   40260:	add	r8, r4, #1
   40264:	str	r8, [r5, #44]	; 0x2c
   40268:	ldr	r0, [r7, #608]	; 0x260
   4026c:	bl	6fcc0 <fputs@plt+0x5ebf8>
   40270:	add	r0, r0, #1
   40274:	cmp	r8, r0
   40278:	addeq	r4, r4, #2
   4027c:	streq	r4, [r5, #44]	; 0x2c
   40280:	ldr	r3, [r5, #12]
   40284:	mov	r0, r5
   40288:	ldr	r2, [r3, #56]	; 0x38
   4028c:	ldr	r3, [r5, #44]	; 0x2c
   40290:	rev	r3, r3
   40294:	str	r3, [r2, #28]
   40298:	ldr	r3, [sp, #12]
   4029c:	ldr	r1, [r5, #44]	; 0x2c
   402a0:	mov	r2, r9
   402a4:	str	r1, [r3]
   402a8:	mov	r3, r6
   402ac:	bl	3da7c <fputs@plt+0x2c9b4>
   402b0:	subs	r4, r0, #0
   402b4:	bne	3fd1c <fputs@plt+0x2ec54>
   402b8:	ldr	r3, [r9]
   402bc:	mov	r6, #0
   402c0:	ldr	r0, [r3, #72]	; 0x48
   402c4:	bl	3b8d8 <fputs@plt+0x2a810>
   402c8:	subs	r4, r0, #0
   402cc:	beq	402f8 <fputs@plt+0x2f230>
   402d0:	ldr	r0, [r9]
   402d4:	bl	3d128 <fputs@plt+0x2c060>
   402d8:	str	r6, [r9]
   402dc:	b	3fe04 <fputs@plt+0x2ed3c>
   402e0:	mov	r4, r8
   402e4:	b	3fe04 <fputs@plt+0x2ed3c>
   402e8:	cmp	r7, #0
   402ec:	bne	4031c <fputs@plt+0x2f254>
   402f0:	mov	r0, r6
   402f4:	bl	3d128 <fputs@plt+0x2c060>
   402f8:	mov	r6, r4
   402fc:	b	3fe04 <fputs@plt+0x2ed3c>
   40300:	mov	r0, r6
   40304:	bl	3d128 <fputs@plt+0x2c060>
   40308:	mov	r8, #1
   4030c:	ldr	r7, [sp, #24]
   40310:	b	3fda4 <fputs@plt+0x2ecdc>
   40314:	cmp	r7, #0
   40318:	beq	40300 <fputs@plt+0x2f238>
   4031c:	ldr	r2, [sp]
   40320:	cmp	r2, #0
   40324:	ldreq	r8, [sp]
   40328:	beq	4008c <fputs@plt+0x2efc4>
   4032c:	ldr	r2, [sp, #16]
   40330:	cmp	r2, #2
   40334:	ldr	r2, [sp, #4]
   40338:	moveq	r8, #0
   4033c:	addeq	r1, r2, #8
   40340:	beq	40080 <fputs@plt+0x2efb8>
   40344:	ldr	r0, [r2, #8]
   40348:	ldr	r2, [sp]
   4034c:	rev	r0, r0
   40350:	sub	r0, r0, r2
   40354:	bl	14d80 <fputs@plt+0x3cb8>
   40358:	ldr	r2, [sp, #4]
   4035c:	mov	r8, #0
   40360:	add	sl, r2, #12
   40364:	mov	r2, #1
   40368:	mov	r1, r0
   4036c:	cmp	r2, r7
   40370:	bcs	4008c <fputs@plt+0x2efc4>
   40374:	ldr	r0, [sl]
   40378:	ldr	ip, [sp]
   4037c:	rev	r0, r0
   40380:	sub	r0, r0, ip
   40384:	bl	14d80 <fputs@plt+0x3cb8>
   40388:	add	sl, sl, #4
   4038c:	cmp	r1, r0
   40390:	movle	r0, r1
   40394:	movgt	r8, r2
   40398:	mov	r1, r0
   4039c:	add	r2, r2, #1
   403a0:	b	4036c <fputs@plt+0x2f2a4>
   403a4:	andeq	lr, r0, sl, lsr #31
   403a8:	andeq	lr, r0, r2, ror #31
   403ac:	strdeq	lr, [r0], -pc	; <UNPREDICTABLE>
   403b0:	andeq	pc, r0, r1, lsr #32
   403b4:	andeq	pc, r0, r2, rrx
   403b8:	andeq	fp, r8, r0, lsr #2
   403bc:	push	{r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
   403c0:	ldr	r7, [sp, #40]	; 0x28
   403c4:	ldr	sl, [r7]
   403c8:	cmp	sl, #0
   403cc:	bne	403f0 <fputs@plt+0x2f328>
   403d0:	cmp	r1, #0
   403d4:	mov	r4, r1
   403d8:	mov	r6, r3
   403dc:	mov	r8, r2
   403e0:	bne	403f8 <fputs@plt+0x2f330>
   403e4:	ldr	r0, [pc, #164]	; 40490 <fputs@plt+0x2f3c8>
   403e8:	bl	2e81c <fputs@plt+0x1d754>
   403ec:	str	r0, [r7]
   403f0:	add	sp, sp, #8
   403f4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   403f8:	mov	r5, r0
   403fc:	bl	15c74 <fputs@plt+0x4bac>
   40400:	mov	r3, sl
   40404:	add	r2, sp, #4
   40408:	mov	r1, r0
   4040c:	mov	r9, r0
   40410:	ldr	r0, [r5]
   40414:	bl	3d410 <fputs@plt+0x2c348>
   40418:	cmp	r0, #0
   4041c:	bne	403ec <fputs@plt+0x2f324>
   40420:	sub	r4, r4, r9
   40424:	add	r4, r4, r4, lsl #2
   40428:	subs	r9, r4, #5
   4042c:	bpl	40448 <fputs@plt+0x2f380>
   40430:	ldr	r0, [pc, #92]	; 40494 <fputs@plt+0x2f3cc>
   40434:	bl	2e81c <fputs@plt+0x1d754>
   40438:	str	r0, [r7]
   4043c:	ldr	r0, [sp, #4]
   40440:	bl	3d11c <fputs@plt+0x2c054>
   40444:	b	403f0 <fputs@plt+0x2f328>
   40448:	ldr	r0, [sp, #4]
   4044c:	ldr	r5, [r0, #4]
   40450:	ldrb	r3, [r5, r9]
   40454:	cmp	r3, r8
   40458:	bne	40470 <fputs@plt+0x2f3a8>
   4045c:	add	r3, r5, r4
   40460:	ldr	r3, [r3, #-4]
   40464:	rev	r3, r3
   40468:	cmp	r3, r6
   4046c:	beq	4043c <fputs@plt+0x2f374>
   40470:	bl	3b8d8 <fputs@plt+0x2a810>
   40474:	cmp	r0, #0
   40478:	addeq	r4, r5, r4
   4047c:	reveq	r6, r6
   40480:	str	r0, [r7]
   40484:	strbeq	r8, [r5, r9]
   40488:	streq	r6, [r4, #-4]
   4048c:	b	4043c <fputs@plt+0x2f374>
   40490:	muleq	r0, lr, sp
   40494:	andeq	sp, r0, r9, lsr #27
   40498:	ldr	r3, [r2]
   4049c:	cmp	r3, #0
   404a0:	bxne	lr
   404a4:	push	{r4, r5, r6, lr}
   404a8:	sub	sp, sp, #32
   404ac:	ldr	r3, [r0, #80]	; 0x50
   404b0:	mov	r6, r2
   404b4:	add	r2, sp, #8
   404b8:	mov	r4, r0
   404bc:	mov	r5, r1
   404c0:	blx	r3
   404c4:	ldrh	r2, [sp, #24]
   404c8:	ldr	r3, [sp, #20]
   404cc:	cmp	r2, r3
   404d0:	bcs	404f8 <fputs@plt+0x2f430>
   404d4:	ldrh	r3, [sp, #26]
   404d8:	mov	r2, #3
   404dc:	add	r5, r5, r3
   404e0:	ldr	r1, [r5, #-4]
   404e4:	str	r6, [sp]
   404e8:	rev	r1, r1
   404ec:	ldr	r3, [r4, #84]	; 0x54
   404f0:	ldr	r0, [r4, #52]	; 0x34
   404f4:	bl	403bc <fputs@plt+0x2f2f4>
   404f8:	add	sp, sp, #32
   404fc:	pop	{r4, r5, r6, pc}
   40500:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   40504:	sub	sp, sp, #28
   40508:	mov	r4, r0
   4050c:	ldr	r6, [r0, #52]	; 0x34
   40510:	ldrb	r9, [r0]
   40514:	ldr	r7, [r0, #84]	; 0x54
   40518:	bl	2ec14 <fputs@plt+0x1db4c>
   4051c:	cmp	r0, #0
   40520:	str	r0, [sp, #20]
   40524:	bne	40578 <fputs@plt+0x2f4b0>
   40528:	ldrh	sl, [r4, #18]
   4052c:	mov	r5, r0
   40530:	add	r8, sp, #20
   40534:	mov	fp, #5
   40538:	cmp	r5, sl
   4053c:	blt	40588 <fputs@plt+0x2f4c0>
   40540:	ldrb	r3, [r4, #4]
   40544:	cmp	r3, #0
   40548:	bne	40578 <fputs@plt+0x2f4b0>
   4054c:	ldrb	r2, [r4, #5]
   40550:	ldr	r3, [r4, #56]	; 0x38
   40554:	mov	r0, r6
   40558:	add	r3, r3, r2
   4055c:	mov	r2, #5
   40560:	ldr	r1, [r3, #8]
   40564:	add	r3, sp, #20
   40568:	str	r3, [sp]
   4056c:	rev	r1, r1
   40570:	mov	r3, r7
   40574:	bl	403bc <fputs@plt+0x2f2f4>
   40578:	ldr	r0, [sp, #20]
   4057c:	strb	r9, [r4]
   40580:	add	sp, sp, #28
   40584:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   40588:	ldr	r2, [r4, #64]	; 0x40
   4058c:	lsl	r3, r5, #1
   40590:	mov	r0, r4
   40594:	ldrh	r3, [r2, r3]
   40598:	rev16	r2, r3
   4059c:	ldrh	r3, [r4, #20]
   405a0:	and	r3, r3, r2
   405a4:	ldr	r2, [r4, #56]	; 0x38
   405a8:	add	r3, r2, r3
   405ac:	mov	r1, r3
   405b0:	mov	r2, r8
   405b4:	str	r3, [sp, #12]
   405b8:	bl	40498 <fputs@plt+0x2f3d0>
   405bc:	ldrb	r2, [r4, #4]
   405c0:	ldr	r3, [sp, #12]
   405c4:	cmp	r2, #0
   405c8:	bne	405e8 <fputs@plt+0x2f520>
   405cc:	ldr	r1, [r3]
   405d0:	mov	r2, fp
   405d4:	str	r8, [sp]
   405d8:	mov	r3, r7
   405dc:	rev	r1, r1
   405e0:	mov	r0, r6
   405e4:	bl	403bc <fputs@plt+0x2f2f4>
   405e8:	add	r5, r5, #1
   405ec:	b	40538 <fputs@plt+0x2f470>
   405f0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   405f4:	mov	r4, r1
   405f8:	ldrb	r5, [r0, #5]
   405fc:	ldr	r1, [r0, #56]	; 0x38
   40600:	ldr	r9, [r0, #52]	; 0x34
   40604:	add	r5, r1, r5
   40608:	mov	r6, r0
   4060c:	ldrb	r3, [r5, #5]
   40610:	ldrb	r0, [r5, #6]
   40614:	ldr	r7, [r4, #84]	; 0x54
   40618:	ldr	sl, [r4, #56]	; 0x38
   4061c:	mov	r8, r2
   40620:	ldr	r2, [r9, #36]	; 0x24
   40624:	orr	r0, r0, r3, lsl #8
   40628:	cmp	r7, #1
   4062c:	sub	r2, r2, r0
   40630:	add	r1, r1, r0
   40634:	add	r0, sl, r0
   40638:	moveq	r7, #100	; 0x64
   4063c:	movne	r7, #0
   40640:	bl	10f3c <memcpy@plt>
   40644:	ldrh	r2, [r6, #18]
   40648:	ldrh	r3, [r6, #14]
   4064c:	mov	r1, r5
   40650:	add	r0, sl, r7
   40654:	add	r2, r3, r2, lsl #1
   40658:	bl	10f3c <memcpy@plt>
   4065c:	mov	r3, #0
   40660:	strb	r3, [r4]
   40664:	mov	r0, r4
   40668:	bl	2e9e8 <fputs@plt+0x1d920>
   4066c:	cmp	r0, #0
   40670:	beq	4067c <fputs@plt+0x2f5b4>
   40674:	str	r0, [r8]
   40678:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4067c:	ldrb	r3, [r9, #17]
   40680:	cmp	r3, #0
   40684:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   40688:	mov	r0, r4
   4068c:	bl	40500 <fputs@plt+0x2f438>
   40690:	b	40674 <fputs@plt+0x2f5ac>
   40694:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   40698:	mov	r7, r2
   4069c:	ldr	r6, [r0]
   406a0:	sub	sp, sp, #60	; 0x3c
   406a4:	mov	sl, r1
   406a8:	ldrb	r2, [r6, #16]
   406ac:	str	r0, [sp, #12]
   406b0:	str	r3, [sp, #16]
   406b4:	cmp	r2, #0
   406b8:	ldr	r5, [sp, #96]	; 0x60
   406bc:	ldr	r9, [r1, #84]	; 0x54
   406c0:	ldr	r8, [r1, #72]	; 0x48
   406c4:	bne	407cc <fputs@plt+0x2f704>
   406c8:	ldrh	r2, [r8, #24]
   406cc:	tst	r2, #2
   406d0:	beq	406e4 <fputs@plt+0x2f61c>
   406d4:	mov	r0, r8
   406d8:	bl	20c14 <fputs@plt+0xfb4c>
   406dc:	subs	fp, r0, #0
   406e0:	bne	407dc <fputs@plt+0x2f714>
   406e4:	ldrh	r2, [r8, #24]
   406e8:	ldr	r4, [sp, #100]	; 0x64
   406ec:	clz	r4, r4
   406f0:	lsr	r4, r4, #5
   406f4:	ands	r4, r4, r2, lsr #3
   406f8:	bic	r2, r2, #8
   406fc:	strh	r2, [r8, #24]
   40700:	mov	r1, r5
   40704:	add	r0, r6, #212	; 0xd4
   40708:	ldrne	r4, [r8, #20]
   4070c:	bl	21a98 <fputs@plt+0x109d0>
   40710:	subs	fp, r0, #0
   40714:	beq	40744 <fputs@plt+0x2f67c>
   40718:	ldrh	r2, [fp, #24]
   4071c:	ldrh	r1, [r8, #24]
   40720:	and	r2, r2, #8
   40724:	orr	r2, r2, r1
   40728:	strh	r2, [r8, #24]
   4072c:	ldrb	r2, [r6, #16]
   40730:	cmp	r2, #0
   40734:	beq	40828 <fputs@plt+0x2f760>
   40738:	ldr	r1, [r6, #28]
   4073c:	add	r1, r1, #1
   40740:	bl	15448 <fputs@plt+0x4380>
   40744:	ldr	r2, [r8, #20]
   40748:	mov	r1, r5
   4074c:	mov	r0, r8
   40750:	str	r2, [sp, #20]
   40754:	bl	15448 <fputs@plt+0x4380>
   40758:	mov	r0, r8
   4075c:	bl	15414 <fputs@plt+0x434c>
   40760:	ldrb	r3, [r6, #16]
   40764:	ldr	r2, [sp, #20]
   40768:	cmp	r3, #0
   4076c:	beq	40784 <fputs@plt+0x2f6bc>
   40770:	mov	r0, fp
   40774:	mov	r1, r2
   40778:	bl	15448 <fputs@plt+0x4380>
   4077c:	mov	r0, fp
   40780:	bl	3cfe8 <fputs@plt+0x2bf20>
   40784:	cmp	r4, #0
   40788:	moveq	fp, r4
   4078c:	beq	407dc <fputs@plt+0x2f714>
   40790:	mov	r3, #0
   40794:	add	r2, sp, #32
   40798:	mov	r1, r4
   4079c:	mov	r0, r6
   407a0:	bl	3d410 <fputs@plt+0x2c348>
   407a4:	subs	fp, r0, #0
   407a8:	beq	40830 <fputs@plt+0x2f768>
   407ac:	ldr	r3, [r6, #32]
   407b0:	cmp	r4, r3
   407b4:	bhi	407dc <fputs@plt+0x2f714>
   407b8:	ldr	r2, [r6, #208]	; 0xd0
   407bc:	mov	r1, r4
   407c0:	ldr	r0, [r6, #60]	; 0x3c
   407c4:	bl	18998 <fputs@plt+0x78d0>
   407c8:	b	407dc <fputs@plt+0x2f714>
   407cc:	mov	r0, r8
   407d0:	bl	3b8d8 <fputs@plt+0x2a810>
   407d4:	subs	fp, r0, #0
   407d8:	beq	406c8 <fputs@plt+0x2f600>
   407dc:	cmp	fp, #0
   407e0:	str	fp, [sp, #28]
   407e4:	bne	4081c <fputs@plt+0x2f754>
   407e8:	and	r3, r7, #251	; 0xfb
   407ec:	cmp	r3, #1
   407f0:	str	r5, [sl, #84]	; 0x54
   407f4:	bne	40850 <fputs@plt+0x2f788>
   407f8:	mov	r0, sl
   407fc:	bl	40500 <fputs@plt+0x2f438>
   40800:	mov	fp, r0
   40804:	str	r0, [sp, #28]
   40808:	cmp	fp, #0
   4080c:	bne	4081c <fputs@plt+0x2f754>
   40810:	cmp	r7, #1
   40814:	bne	40884 <fputs@plt+0x2f7bc>
   40818:	ldr	fp, [sp, #28]
   4081c:	mov	r0, fp
   40820:	add	sp, sp, #60	; 0x3c
   40824:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   40828:	bl	153c4 <fputs@plt+0x42fc>
   4082c:	b	40744 <fputs@plt+0x2f67c>
   40830:	ldr	r0, [sp, #32]
   40834:	ldrh	r3, [r0, #24]
   40838:	orr	r3, r3, #8
   4083c:	strh	r3, [r0, #24]
   40840:	bl	15414 <fputs@plt+0x434c>
   40844:	ldr	r0, [sp, #32]
   40848:	bl	3cfe8 <fputs@plt+0x2bf20>
   4084c:	b	407dc <fputs@plt+0x2f714>
   40850:	ldr	r3, [sl, #56]	; 0x38
   40854:	ldr	r1, [r3]
   40858:	rev	r1, r1
   4085c:	cmp	r1, #0
   40860:	beq	40810 <fputs@plt+0x2f748>
   40864:	add	r3, sp, #28
   40868:	str	r3, [sp]
   4086c:	mov	r2, #4
   40870:	mov	r3, r5
   40874:	ldr	r0, [sp, #12]
   40878:	bl	403bc <fputs@plt+0x2f2f4>
   4087c:	ldr	fp, [sp, #28]
   40880:	b	40808 <fputs@plt+0x2f740>
   40884:	mov	r3, #0
   40888:	add	r2, sp, #24
   4088c:	ldr	r1, [sp, #16]
   40890:	ldr	r0, [sp, #12]
   40894:	bl	3da38 <fputs@plt+0x2c970>
   40898:	cmp	r0, #0
   4089c:	mov	fp, r0
   408a0:	str	r0, [sp, #28]
   408a4:	bne	4081c <fputs@plt+0x2f754>
   408a8:	ldr	r3, [sp, #24]
   408ac:	ldr	r0, [r3, #72]	; 0x48
   408b0:	bl	3b8d8 <fputs@plt+0x2a810>
   408b4:	cmp	r0, #0
   408b8:	mov	r6, r0
   408bc:	str	r0, [sp, #28]
   408c0:	beq	408d0 <fputs@plt+0x2f808>
   408c4:	ldr	r0, [sp, #24]
   408c8:	bl	3d128 <fputs@plt+0x2c060>
   408cc:	b	40818 <fputs@plt+0x2f750>
   408d0:	cmp	r7, #4
   408d4:	ldr	r4, [sp, #24]
   408d8:	bne	40908 <fputs@plt+0x2f840>
   408dc:	ldr	r2, [r4, #56]	; 0x38
   408e0:	ldr	r3, [r2]
   408e4:	rev	r3, r3
   408e8:	cmp	r9, r3
   408ec:	reveq	r3, r5
   408f0:	ldrne	r0, [pc, #332]	; 40a44 <fputs@plt+0x2f97c>
   408f4:	streq	r3, [r2]
   408f8:	beq	4092c <fputs@plt+0x2f864>
   408fc:	bl	2e81c <fputs@plt+0x1d754>
   40900:	mov	r6, r0
   40904:	b	4092c <fputs@plt+0x2f864>
   40908:	ldrb	r3, [r4]
   4090c:	mov	r0, r4
   40910:	mov	r8, r3
   40914:	bl	2ec14 <fputs@plt+0x1db4c>
   40918:	subs	r6, r0, #0
   4091c:	moveq	fp, r6
   40920:	ldrheq	r3, [r4, #18]
   40924:	streq	r3, [sp, #20]
   40928:	beq	409fc <fputs@plt+0x2f934>
   4092c:	ldr	r0, [sp, #24]
   40930:	str	r6, [sp, #28]
   40934:	bl	3d128 <fputs@plt+0x2c060>
   40938:	ldr	r3, [sp, #28]
   4093c:	cmp	r3, #0
   40940:	bne	40818 <fputs@plt+0x2f750>
   40944:	add	r3, sp, #28
   40948:	str	r3, [sp]
   4094c:	mov	r2, r7
   40950:	ldr	r3, [sp, #16]
   40954:	mov	r1, r5
   40958:	ldr	r0, [sp, #12]
   4095c:	bl	403bc <fputs@plt+0x2f2f4>
   40960:	b	40818 <fputs@plt+0x2f750>
   40964:	ldr	r2, [r4, #64]	; 0x40
   40968:	lsl	r3, fp, #1
   4096c:	ldrh	sl, [r4, #20]
   40970:	ldrh	r3, [r2, r3]
   40974:	cmp	r7, #3
   40978:	rev16	r3, r3
   4097c:	and	r3, r3, sl
   40980:	ldr	sl, [r4, #56]	; 0x38
   40984:	add	sl, sl, r3
   40988:	bne	409d8 <fputs@plt+0x2f910>
   4098c:	ldr	r3, [r4, #80]	; 0x50
   40990:	add	r2, sp, #32
   40994:	mov	r1, sl
   40998:	mov	r0, r4
   4099c:	blx	r3
   409a0:	ldrh	r2, [sp, #48]	; 0x30
   409a4:	ldr	r3, [sp, #44]	; 0x2c
   409a8:	cmp	r2, r3
   409ac:	bcs	409f8 <fputs@plt+0x2f930>
   409b0:	ldrh	r3, [sp, #50]	; 0x32
   409b4:	ldrh	r0, [r4, #20]
   409b8:	ldr	r2, [r4, #56]	; 0x38
   409bc:	sub	r1, r3, #1
   409c0:	add	r1, sl, r1
   409c4:	add	r2, r2, r0
   409c8:	cmp	r1, r2
   409cc:	bhi	409f8 <fputs@plt+0x2f930>
   409d0:	sub	r3, r3, #4
   409d4:	add	sl, sl, r3
   409d8:	ldr	r3, [sl]
   409dc:	rev	r3, r3
   409e0:	cmp	r9, r3
   409e4:	bne	409f8 <fputs@plt+0x2f930>
   409e8:	rev	r3, r5
   409ec:	str	r3, [sl]
   409f0:	strb	r8, [r4]
   409f4:	b	4092c <fputs@plt+0x2f864>
   409f8:	add	fp, fp, #1
   409fc:	ldr	r3, [sp, #20]
   40a00:	cmp	r3, fp
   40a04:	bgt	40964 <fputs@plt+0x2f89c>
   40a08:	bne	409f0 <fputs@plt+0x2f928>
   40a0c:	cmp	r7, #5
   40a10:	bne	40a30 <fputs@plt+0x2f968>
   40a14:	ldrb	r3, [r4, #5]
   40a18:	ldr	r1, [r4, #56]	; 0x38
   40a1c:	add	r3, r3, #8
   40a20:	ldr	r2, [r1, r3]
   40a24:	rev	r2, r2
   40a28:	cmp	r9, r2
   40a2c:	beq	40a38 <fputs@plt+0x2f970>
   40a30:	ldr	r0, [pc, #16]	; 40a48 <fputs@plt+0x2f980>
   40a34:	b	408fc <fputs@plt+0x2f834>
   40a38:	rev	r2, r5
   40a3c:	str	r2, [r1, r3]
   40a40:	b	409f0 <fputs@plt+0x2f928>
   40a44:	strdeq	lr, [r0], -r7
   40a48:	andeq	lr, r0, fp, lsl r7
   40a4c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   40a50:	mov	r9, r1
   40a54:	sub	sp, sp, #32
   40a58:	mov	r1, r2
   40a5c:	mov	r6, r2
   40a60:	mov	r5, r0
   40a64:	mov	r7, r3
   40a68:	bl	15c74 <fputs@plt+0x4bac>
   40a6c:	cmp	r6, r0
   40a70:	beq	40c14 <fputs@plt+0x2fb4c>
   40a74:	ldr	r3, [pc, #432]	; 40c2c <fputs@plt+0x2fb64>
   40a78:	ldr	r1, [r5, #32]
   40a7c:	ldr	r0, [r3, #608]	; 0x260
   40a80:	bl	6fcc0 <fputs@plt+0x5ebf8>
   40a84:	add	r0, r0, #1
   40a88:	cmp	r6, r0
   40a8c:	beq	40c14 <fputs@plt+0x2fb4c>
   40a90:	ldr	r3, [r5, #12]
   40a94:	ldr	r3, [r3, #56]	; 0x38
   40a98:	ldr	r3, [r3, #36]	; 0x24
   40a9c:	cmp	r3, #0
   40aa0:	moveq	r4, #101	; 0x65
   40aa4:	beq	40adc <fputs@plt+0x2fa14>
   40aa8:	add	r3, sp, #16
   40aac:	add	r2, sp, #15
   40ab0:	mov	r1, r6
   40ab4:	mov	r0, r5
   40ab8:	bl	3dad4 <fputs@plt+0x2ca0c>
   40abc:	subs	r4, r0, #0
   40ac0:	bne	40adc <fputs@plt+0x2fa14>
   40ac4:	ldrb	r3, [sp, #15]
   40ac8:	cmp	r3, #1
   40acc:	bne	40ae8 <fputs@plt+0x2fa20>
   40ad0:	ldr	r0, [pc, #344]	; 40c30 <fputs@plt+0x2fb68>
   40ad4:	bl	2e81c <fputs@plt+0x1d754>
   40ad8:	mov	r4, r0
   40adc:	mov	r0, r4
   40ae0:	add	sp, sp, #32
   40ae4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   40ae8:	cmp	r3, #2
   40aec:	bne	40b70 <fputs@plt+0x2faa8>
   40af0:	cmp	r7, #0
   40af4:	bne	40c1c <fputs@plt+0x2fb54>
   40af8:	mov	r3, #1
   40afc:	str	r3, [sp]
   40b00:	add	r2, sp, #24
   40b04:	mov	r3, r6
   40b08:	add	r1, sp, #28
   40b0c:	mov	r0, r5
   40b10:	bl	3fcc4 <fputs@plt+0x2ebfc>
   40b14:	subs	r4, r0, #0
   40b18:	bne	40adc <fputs@plt+0x2fa14>
   40b1c:	ldr	r0, [sp, #28]
   40b20:	bl	3d128 <fputs@plt+0x2c060>
   40b24:	ldr	r3, [pc, #256]	; 40c2c <fputs@plt+0x2fb64>
   40b28:	ldr	r1, [r5, #32]
   40b2c:	ldr	r0, [r3, #608]	; 0x260
   40b30:	bl	6fcc0 <fputs@plt+0x5ebf8>
   40b34:	add	r8, r0, #1
   40b38:	sub	r4, r6, #1
   40b3c:	cmp	r4, r8
   40b40:	beq	40c24 <fputs@plt+0x2fb5c>
   40b44:	mov	r1, r4
   40b48:	mov	r0, r5
   40b4c:	bl	15c74 <fputs@plt+0x4bac>
   40b50:	cmp	r4, r0
   40b54:	mov	r6, r0
   40b58:	beq	40b38 <fputs@plt+0x2fa70>
   40b5c:	mov	r3, #1
   40b60:	str	r4, [r5, #44]	; 0x2c
   40b64:	strb	r3, [r5, #19]
   40b68:	mov	r4, r7
   40b6c:	b	40adc <fputs@plt+0x2fa14>
   40b70:	mov	r3, r4
   40b74:	add	r2, sp, #24
   40b78:	mov	r1, r6
   40b7c:	mov	r0, r5
   40b80:	bl	3da38 <fputs@plt+0x2c970>
   40b84:	subs	r4, r0, #0
   40b88:	bne	40adc <fputs@plt+0x2fa14>
   40b8c:	cmp	r7, #0
   40b90:	movne	r8, r4
   40b94:	moveq	r8, r9
   40b98:	moveq	sl, #2
   40b9c:	movne	sl, r8
   40ba0:	str	sl, [sp]
   40ba4:	mov	r3, r8
   40ba8:	add	r2, sp, #20
   40bac:	add	r1, sp, #28
   40bb0:	mov	r0, r5
   40bb4:	bl	3fcc4 <fputs@plt+0x2ebfc>
   40bb8:	subs	r4, r0, #0
   40bbc:	beq	40bcc <fputs@plt+0x2fb04>
   40bc0:	ldr	r0, [sp, #24]
   40bc4:	bl	3d128 <fputs@plt+0x2c060>
   40bc8:	b	40adc <fputs@plt+0x2fa14>
   40bcc:	ldr	r0, [sp, #28]
   40bd0:	bl	3d128 <fputs@plt+0x2c060>
   40bd4:	cmp	r7, #0
   40bd8:	ldr	r3, [sp, #20]
   40bdc:	beq	40be8 <fputs@plt+0x2fb20>
   40be0:	cmp	r9, r3
   40be4:	bcc	40ba0 <fputs@plt+0x2fad8>
   40be8:	ldrb	r2, [sp, #15]
   40bec:	stm	sp, {r3, r7}
   40bf0:	ldr	r1, [sp, #24]
   40bf4:	ldr	r3, [sp, #16]
   40bf8:	mov	r0, r5
   40bfc:	bl	40694 <fputs@plt+0x2f5cc>
   40c00:	mov	r4, r0
   40c04:	ldr	r0, [sp, #24]
   40c08:	bl	3d128 <fputs@plt+0x2c060>
   40c0c:	cmp	r4, #0
   40c10:	bne	40adc <fputs@plt+0x2fa14>
   40c14:	cmp	r7, #0
   40c18:	beq	40b24 <fputs@plt+0x2fa5c>
   40c1c:	mov	r4, #0
   40c20:	b	40adc <fputs@plt+0x2fa14>
   40c24:	mov	r6, r8
   40c28:	b	40b38 <fputs@plt+0x2fa70>
   40c2c:	andeq	fp, r8, r0, lsr #2
   40c30:	andeq	lr, r0, r1, lsr #15
   40c34:	push	{r4, r5, r6, r7, r8, lr}
   40c38:	sub	sp, sp, #24
   40c3c:	mov	r3, #0
   40c40:	cmp	r2, #1
   40c44:	str	r3, [sp, #12]
   40c48:	ldr	r8, [r0, #12]
   40c4c:	bhi	40c60 <fputs@plt+0x2fb98>
   40c50:	ldr	r0, [pc, #740]	; 40f3c <fputs@plt+0x2fe74>
   40c54:	bl	2e81c <fputs@plt+0x1d754>
   40c58:	add	sp, sp, #24
   40c5c:	pop	{r4, r5, r6, r7, r8, pc}
   40c60:	cmp	r1, #0
   40c64:	mov	r4, r0
   40c68:	mov	r6, r2
   40c6c:	beq	40d6c <fputs@plt+0x2fca4>
   40c70:	ldr	r3, [r1, #72]	; 0x48
   40c74:	str	r1, [sp, #16]
   40c78:	ldrh	r2, [r3, #26]
   40c7c:	add	r2, r2, #1
   40c80:	strh	r2, [r3, #26]
   40c84:	ldr	r2, [r3, #28]
   40c88:	ldr	r3, [r2, #12]
   40c8c:	add	r3, r3, #1
   40c90:	str	r3, [r2, #12]
   40c94:	ldr	r0, [r8, #72]	; 0x48
   40c98:	bl	3b8d8 <fputs@plt+0x2a810>
   40c9c:	cmp	r0, #0
   40ca0:	str	r0, [sp, #20]
   40ca4:	bne	40d98 <fputs@plt+0x2fcd0>
   40ca8:	ldr	r2, [r8, #56]	; 0x38
   40cac:	ldr	r5, [r2, #36]	; 0x24
   40cb0:	rev	r5, r5
   40cb4:	add	r3, r5, #1
   40cb8:	rev	r3, r3
   40cbc:	str	r3, [r2, #36]	; 0x24
   40cc0:	ldrh	r3, [r4, #22]
   40cc4:	tst	r3, #4
   40cc8:	beq	40d08 <fputs@plt+0x2fc40>
   40ccc:	ldr	r3, [sp, #16]
   40cd0:	cmp	r3, #0
   40cd4:	beq	40d7c <fputs@plt+0x2fcb4>
   40cd8:	ldr	r3, [sp, #16]
   40cdc:	ldr	r0, [r3, #72]	; 0x48
   40ce0:	bl	3b8d8 <fputs@plt+0x2a810>
   40ce4:	cmp	r0, #0
   40ce8:	mov	r1, r0
   40cec:	str	r0, [sp, #20]
   40cf0:	bne	40d98 <fputs@plt+0x2fcd0>
   40cf4:	ldr	r3, [sp, #16]
   40cf8:	ldr	r2, [r3, #52]	; 0x34
   40cfc:	ldr	r0, [r3, #56]	; 0x38
   40d00:	ldr	r2, [r2, #32]
   40d04:	bl	10eac <memset@plt>
   40d08:	ldrb	r3, [r4, #17]
   40d0c:	cmp	r3, #0
   40d10:	bne	40dbc <fputs@plt+0x2fcf4>
   40d14:	cmp	r5, #0
   40d18:	bne	40de8 <fputs@plt+0x2fd20>
   40d1c:	ldr	r3, [sp, #16]
   40d20:	cmp	r3, #0
   40d24:	beq	40ef8 <fputs@plt+0x2fe30>
   40d28:	ldr	r3, [sp, #16]
   40d2c:	ldr	r0, [r3, #72]	; 0x48
   40d30:	bl	3b8d8 <fputs@plt+0x2a810>
   40d34:	cmp	r0, #0
   40d38:	str	r0, [sp, #20]
   40d3c:	bne	40d98 <fputs@plt+0x2fcd0>
   40d40:	ldr	r3, [sp, #16]
   40d44:	rev	r5, r5
   40d48:	rev	r6, r6
   40d4c:	ldr	r3, [r3, #56]	; 0x38
   40d50:	str	r5, [r3]
   40d54:	ldr	r3, [sp, #16]
   40d58:	ldr	r3, [r3, #56]	; 0x38
   40d5c:	str	r0, [r3, #4]
   40d60:	ldr	r3, [r8, #56]	; 0x38
   40d64:	str	r6, [r3, #32]
   40d68:	b	40d98 <fputs@plt+0x2fcd0>
   40d6c:	mov	r1, r2
   40d70:	bl	21ad8 <fputs@plt+0x10a10>
   40d74:	str	r0, [sp, #16]
   40d78:	b	40c94 <fputs@plt+0x2fbcc>
   40d7c:	add	r2, sp, #16
   40d80:	mov	r1, r6
   40d84:	mov	r0, r4
   40d88:	bl	3da38 <fputs@plt+0x2c970>
   40d8c:	cmp	r0, #0
   40d90:	str	r0, [sp, #20]
   40d94:	beq	40cd8 <fputs@plt+0x2fc10>
   40d98:	ldr	r0, [sp, #16]
   40d9c:	cmp	r0, #0
   40da0:	movne	r3, #0
   40da4:	strbne	r3, [r0]
   40da8:	bl	3d128 <fputs@plt+0x2c060>
   40dac:	ldr	r0, [sp, #12]
   40db0:	bl	3d128 <fputs@plt+0x2c060>
   40db4:	ldr	r0, [sp, #20]
   40db8:	b	40c58 <fputs@plt+0x2fb90>
   40dbc:	add	r3, sp, #20
   40dc0:	str	r3, [sp]
   40dc4:	mov	r2, #2
   40dc8:	mov	r3, #0
   40dcc:	mov	r1, r6
   40dd0:	mov	r0, r4
   40dd4:	bl	403bc <fputs@plt+0x2f2f4>
   40dd8:	ldr	r3, [sp, #20]
   40ddc:	cmp	r3, #0
   40de0:	bne	40d98 <fputs@plt+0x2fcd0>
   40de4:	b	40d14 <fputs@plt+0x2fc4c>
   40de8:	ldr	r3, [r8, #56]	; 0x38
   40dec:	add	r2, sp, #12
   40df0:	mov	r0, r4
   40df4:	ldr	r5, [r3, #32]
   40df8:	mov	r3, #0
   40dfc:	rev	r5, r5
   40e00:	mov	r1, r5
   40e04:	bl	3da38 <fputs@plt+0x2c970>
   40e08:	cmp	r0, #0
   40e0c:	str	r0, [sp, #20]
   40e10:	bne	40d98 <fputs@plt+0x2fcd0>
   40e14:	ldr	r2, [sp, #12]
   40e18:	ldr	r3, [r2, #56]	; 0x38
   40e1c:	ldr	r7, [r3, #4]
   40e20:	ldr	r3, [r4, #36]	; 0x24
   40e24:	rev	r7, r7
   40e28:	lsr	r3, r3, #2
   40e2c:	sub	r1, r3, #2
   40e30:	cmp	r1, r7
   40e34:	bcs	40e48 <fputs@plt+0x2fd80>
   40e38:	ldr	r0, [pc, #256]	; 40f40 <fputs@plt+0x2fe78>
   40e3c:	bl	2e81c <fputs@plt+0x1d754>
   40e40:	str	r0, [sp, #20]
   40e44:	b	40d98 <fputs@plt+0x2fcd0>
   40e48:	sub	r3, r3, #8
   40e4c:	cmp	r3, r7
   40e50:	bls	40d1c <fputs@plt+0x2fc54>
   40e54:	ldr	r0, [r2, #72]	; 0x48
   40e58:	bl	3b8d8 <fputs@plt+0x2a810>
   40e5c:	cmp	r0, #0
   40e60:	mov	r5, r0
   40e64:	str	r0, [sp, #20]
   40e68:	bne	40d98 <fputs@plt+0x2fcd0>
   40e6c:	ldr	r2, [sp, #12]
   40e70:	add	r3, r7, #1
   40e74:	rev	r3, r3
   40e78:	ldr	r1, [r2, #56]	; 0x38
   40e7c:	add	r7, r7, #2
   40e80:	str	r3, [r1, #4]
   40e84:	ldr	r2, [r2, #56]	; 0x38
   40e88:	rev	r3, r6
   40e8c:	str	r3, [r2, r7, lsl #2]
   40e90:	ldr	r3, [sp, #16]
   40e94:	cmp	r3, #0
   40e98:	beq	40ed0 <fputs@plt+0x2fe08>
   40e9c:	ldrh	r2, [r4, #22]
   40ea0:	tst	r2, #4
   40ea4:	bne	40ed0 <fputs@plt+0x2fe08>
   40ea8:	ldr	r2, [r3, #72]	; 0x48
   40eac:	ldrh	r3, [r2, #24]
   40eb0:	tst	r3, #2
   40eb4:	beq	40ed0 <fputs@plt+0x2fe08>
   40eb8:	ldr	r1, [r2, #16]
   40ebc:	ldr	r1, [r1, #104]	; 0x68
   40ec0:	cmp	r1, #0
   40ec4:	biceq	r3, r3, #4
   40ec8:	orreq	r3, r3, #32
   40ecc:	strheq	r3, [r2, #24]
   40ed0:	ldr	r3, [r4, #60]	; 0x3c
   40ed4:	cmp	r3, #0
   40ed8:	bne	40f18 <fputs@plt+0x2fe50>
   40edc:	ldr	r0, [r4, #44]	; 0x2c
   40ee0:	bl	20660 <fputs@plt+0xf598>
   40ee4:	cmp	r0, #0
   40ee8:	str	r0, [r4, #60]	; 0x3c
   40eec:	bne	40f18 <fputs@plt+0x2fe50>
   40ef0:	mov	r5, #7
   40ef4:	b	40f34 <fputs@plt+0x2fe6c>
   40ef8:	add	r2, sp, #16
   40efc:	mov	r1, r6
   40f00:	mov	r0, r4
   40f04:	bl	3da38 <fputs@plt+0x2c970>
   40f08:	cmp	r0, #0
   40f0c:	str	r0, [sp, #20]
   40f10:	bne	40d98 <fputs@plt+0x2fcd0>
   40f14:	b	40d28 <fputs@plt+0x2fc60>
   40f18:	ldr	r0, [r4, #60]	; 0x3c
   40f1c:	ldr	r3, [r0]
   40f20:	cmp	r6, r3
   40f24:	bhi	40f34 <fputs@plt+0x2fe6c>
   40f28:	mov	r1, r6
   40f2c:	bl	20a0c <fputs@plt+0xf944>
   40f30:	mov	r5, r0
   40f34:	str	r5, [sp, #20]
   40f38:	b	40d98 <fputs@plt+0x2fcd0>
   40f3c:	andeq	pc, r0, r0, ror #1
   40f40:	andeq	pc, r0, r5, lsl r1	; <UNPREDICTABLE>
   40f44:	push	{r4, r5, r6, r7, r8, lr}
   40f48:	sub	sp, sp, #32
   40f4c:	ldr	r3, [r0, #80]	; 0x50
   40f50:	mov	r7, r2
   40f54:	add	r2, sp, #8
   40f58:	mov	r5, r0
   40f5c:	ldr	r6, [r0, #52]	; 0x34
   40f60:	mov	r4, r1
   40f64:	blx	r3
   40f68:	ldrh	r0, [sp, #24]
   40f6c:	ldrh	r2, [sp, #26]
   40f70:	ldr	r3, [sp, #20]
   40f74:	cmp	r0, r3
   40f78:	strh	r2, [r7]
   40f7c:	bne	40f90 <fputs@plt+0x2fec8>
   40f80:	mov	r5, #0
   40f84:	mov	r0, r5
   40f88:	add	sp, sp, #32
   40f8c:	pop	{r4, r5, r6, r7, r8, pc}
   40f90:	ldrh	lr, [r5, #20]
   40f94:	ldr	r1, [r5, #56]	; 0x38
   40f98:	sub	ip, r2, #1
   40f9c:	add	ip, r4, ip
   40fa0:	add	r1, r1, lr
   40fa4:	cmp	ip, r1
   40fa8:	ldrhi	r0, [pc, #264]	; 410b8 <fputs@plt+0x2fff0>
   40fac:	bhi	41004 <fputs@plt+0x2ff3c>
   40fb0:	ldr	r1, [r6, #36]	; 0x24
   40fb4:	sub	r3, r3, #1
   40fb8:	sub	r1, r1, #4
   40fbc:	sub	r0, r3, r0
   40fc0:	add	r0, r0, r1
   40fc4:	add	r4, r4, r2
   40fc8:	bl	6fcc0 <fputs@plt+0x5ebf8>
   40fcc:	ldr	r4, [r4, #-4]
   40fd0:	mov	r8, #0
   40fd4:	rev	r4, r4
   40fd8:	sub	r7, r0, #1
   40fdc:	cmn	r7, #1
   40fe0:	beq	40f80 <fputs@plt+0x2feb8>
   40fe4:	cmp	r4, #1
   40fe8:	str	r8, [sp]
   40fec:	str	r8, [sp, #4]
   40ff0:	bls	41000 <fputs@plt+0x2ff38>
   40ff4:	ldr	r3, [r6, #44]	; 0x2c
   40ff8:	cmp	r4, r3
   40ffc:	bls	41010 <fputs@plt+0x2ff48>
   41000:	ldr	r0, [pc, #180]	; 410bc <fputs@plt+0x2fff4>
   41004:	bl	2e81c <fputs@plt+0x1d754>
   41008:	mov	r5, r0
   4100c:	b	40f84 <fputs@plt+0x2febc>
   41010:	cmp	r7, #0
   41014:	bne	41064 <fputs@plt+0x2ff9c>
   41018:	ldr	r3, [sp, #4]
   4101c:	cmp	r3, #0
   41020:	bne	4103c <fputs@plt+0x2ff74>
   41024:	mov	r1, r4
   41028:	mov	r0, r6
   4102c:	bl	21ad8 <fputs@plt+0x10a10>
   41030:	cmp	r0, #0
   41034:	str	r0, [sp, #4]
   41038:	beq	41050 <fputs@plt+0x2ff88>
   4103c:	ldr	r3, [sp, #4]
   41040:	ldr	r3, [r3, #72]	; 0x48
   41044:	ldrsh	r3, [r3, #26]
   41048:	cmp	r3, #1
   4104c:	bne	41084 <fputs@plt+0x2ffbc>
   41050:	mov	r2, r4
   41054:	ldr	r1, [sp, #4]
   41058:	mov	r0, r6
   4105c:	bl	40c34 <fputs@plt+0x2fb6c>
   41060:	b	4108c <fputs@plt+0x2ffc4>
   41064:	mov	r3, sp
   41068:	add	r2, sp, #4
   4106c:	mov	r1, r4
   41070:	mov	r0, r6
   41074:	bl	3dc24 <fputs@plt+0x2cb5c>
   41078:	subs	r5, r0, #0
   4107c:	beq	41018 <fputs@plt+0x2ff50>
   41080:	b	40f84 <fputs@plt+0x2febc>
   41084:	ldr	r0, [pc, #52]	; 410c0 <fputs@plt+0x2fff8>
   41088:	bl	2e81c <fputs@plt+0x1d754>
   4108c:	ldr	r3, [sp, #4]
   41090:	mov	r5, r0
   41094:	cmp	r3, #0
   41098:	beq	410a4 <fputs@plt+0x2ffdc>
   4109c:	ldr	r0, [r3, #72]	; 0x48
   410a0:	bl	3d11c <fputs@plt+0x2c054>
   410a4:	cmp	r5, #0
   410a8:	sub	r7, r7, #1
   410ac:	bne	40f84 <fputs@plt+0x2febc>
   410b0:	ldr	r4, [sp]
   410b4:	b	40fdc <fputs@plt+0x2ff14>
   410b8:	andeq	pc, r0, r2, ror r1	; <UNPREDICTABLE>
   410bc:	andeq	pc, r0, r2, lsl #3
   410c0:	muleq	r0, r6, r1
   410c4:	ldr	r3, [r1]
   410c8:	cmp	r3, #0
   410cc:	bxne	lr
   410d0:	push	{r4, lr}
   410d4:	mov	r4, r1
   410d8:	ldr	r2, [r0, #84]	; 0x54
   410dc:	mov	r1, r0
   410e0:	ldr	r0, [r0, #52]	; 0x34
   410e4:	bl	40c34 <fputs@plt+0x2fb6c>
   410e8:	str	r0, [r4]
   410ec:	pop	{r4, pc}
   410f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   410f4:	sub	sp, sp, #20
   410f8:	mov	sl, r3
   410fc:	ldr	r3, [sp, #64]	; 0x40
   41100:	mov	r9, r2
   41104:	ldr	r5, [sp, #56]	; 0x38
   41108:	ldr	r2, [r3]
   4110c:	cmp	r2, #0
   41110:	bne	41180 <fputs@plt+0x300b8>
   41114:	ldrb	r2, [r0, #1]
   41118:	mov	r4, r0
   4111c:	mov	fp, r1
   41120:	cmp	r2, #0
   41124:	bne	41138 <fputs@plt+0x30070>
   41128:	ldrh	r1, [r0, #16]
   4112c:	add	r2, sl, #1
   41130:	cmp	r2, r1
   41134:	blt	41188 <fputs@plt+0x300c0>
   41138:	cmp	r5, #0
   4113c:	beq	41154 <fputs@plt+0x3008c>
   41140:	mov	r1, r9
   41144:	mov	r2, sl
   41148:	mov	r0, r5
   4114c:	bl	10f3c <memcpy@plt>
   41150:	mov	r9, r5
   41154:	ldr	r3, [sp, #60]	; 0x3c
   41158:	cmp	r3, #0
   4115c:	revne	r3, r3
   41160:	strne	r3, [r9]
   41164:	ldrb	r3, [r4, #1]
   41168:	add	r2, r3, #1
   4116c:	add	r3, r3, #8
   41170:	strb	r2, [r4, #1]
   41174:	str	r9, [r4, r3, lsl #2]
   41178:	add	r4, r4, r3, lsl #1
   4117c:	strh	fp, [r4, #6]
   41180:	add	sp, sp, #20
   41184:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   41188:	ldr	r0, [r0, #72]	; 0x48
   4118c:	bl	3b8d8 <fputs@plt+0x2a810>
   41190:	cmp	r0, #0
   41194:	ldrne	r3, [sp, #64]	; 0x40
   41198:	strne	r0, [r3]
   4119c:	bne	41180 <fputs@plt+0x300b8>
   411a0:	ldrb	r2, [r4, #5]
   411a4:	ldrh	r1, [r4, #18]
   411a8:	ldr	r7, [r4, #56]	; 0x38
   411ac:	add	r3, r2, #5
   411b0:	ldrh	r8, [r4, #14]
   411b4:	str	r3, [sp]
   411b8:	add	r3, r2, #6
   411bc:	str	r3, [sp, #4]
   411c0:	add	r3, r2, #5
   411c4:	str	r0, [sp, #12]
   411c8:	add	r8, r8, r1, lsl #1
   411cc:	ldrb	r1, [r7, r3]
   411d0:	add	r3, r2, #6
   411d4:	ldrb	r5, [r7, r3]
   411d8:	orr	r5, r5, r1, lsl #8
   411dc:	cmp	r8, r5
   411e0:	ble	412c8 <fputs@plt+0x30200>
   411e4:	cmp	r5, #0
   411e8:	bne	411fc <fputs@plt+0x30134>
   411ec:	ldr	r1, [r4, #52]	; 0x34
   411f0:	ldr	r5, [r1, #36]	; 0x24
   411f4:	cmp	r5, #65536	; 0x10000
   411f8:	beq	412c8 <fputs@plt+0x30200>
   411fc:	ldr	r0, [pc, #388]	; 41388 <fputs@plt+0x302c0>
   41200:	bl	2e81c <fputs@plt+0x1d754>
   41204:	subs	r6, r0, #0
   41208:	bne	4137c <fputs@plt+0x302b4>
   4120c:	ldrh	r2, [r4, #16]
   41210:	mov	r1, r9
   41214:	add	r0, r7, r6
   41218:	sub	r2, r2, sl
   4121c:	sub	r2, r2, #2
   41220:	strh	r2, [r4, #16]
   41224:	mov	r2, sl
   41228:	bl	10f3c <memcpy@plt>
   4122c:	ldr	r3, [sp, #60]	; 0x3c
   41230:	cmp	r3, #0
   41234:	revne	r3, r3
   41238:	strne	r3, [r7, r6]
   4123c:	ldrh	r2, [r4, #18]
   41240:	ldr	r8, [r4, #64]	; 0x40
   41244:	sub	r2, r2, fp
   41248:	add	r5, r8, fp, lsl #1
   4124c:	lsl	r2, r2, #1
   41250:	mov	r1, r5
   41254:	add	r0, r5, #2
   41258:	bl	11014 <memmove@plt>
   4125c:	asr	r3, r6, #8
   41260:	strb	r3, [r8, fp, lsl #1]
   41264:	strb	r6, [r5, #1]
   41268:	ldrb	r2, [r4, #5]
   4126c:	ldrh	r3, [r4, #18]
   41270:	add	r2, r2, #4
   41274:	add	r3, r3, #1
   41278:	strh	r3, [r4, #18]
   4127c:	ldrb	r3, [r7, r2]
   41280:	add	r3, r3, #1
   41284:	uxtb	r3, r3
   41288:	cmp	r3, #0
   4128c:	strb	r3, [r7, r2]
   41290:	ldrbeq	r3, [r4, #5]
   41294:	addeq	r3, r3, #3
   41298:	ldrbeq	r2, [r7, r3]
   4129c:	addeq	r2, r2, #1
   412a0:	strbeq	r2, [r7, r3]
   412a4:	ldr	r3, [r4, #52]	; 0x34
   412a8:	ldrb	r3, [r3, #17]
   412ac:	cmp	r3, #0
   412b0:	beq	41180 <fputs@plt+0x300b8>
   412b4:	ldr	r2, [sp, #64]	; 0x40
   412b8:	mov	r1, r9
   412bc:	mov	r0, r4
   412c0:	bl	40498 <fputs@plt+0x2f3d0>
   412c4:	b	41180 <fputs@plt+0x300b8>
   412c8:	add	r2, r7, r2
   412cc:	ldrb	r1, [r2, #2]
   412d0:	cmp	r1, #0
   412d4:	bne	41348 <fputs@plt+0x30280>
   412d8:	ldrb	r2, [r2, #1]
   412dc:	cmp	r2, #0
   412e0:	bne	41348 <fputs@plt+0x30280>
   412e4:	add	r8, r8, #2
   412e8:	add	r8, r8, sl
   412ec:	cmp	r5, r8
   412f0:	bge	4132c <fputs@plt+0x30264>
   412f4:	mov	r0, r4
   412f8:	bl	2f234 <fputs@plt+0x1e16c>
   412fc:	cmp	r0, #0
   41300:	mov	r6, r0
   41304:	str	r0, [sp, #12]
   41308:	bne	4137c <fputs@plt+0x302b4>
   4130c:	ldr	r3, [sp]
   41310:	ldrb	r2, [r7, r3]
   41314:	ldr	r3, [sp, #4]
   41318:	ldrb	r5, [r7, r3]
   4131c:	orr	r5, r5, r2, lsl #8
   41320:	sub	r5, r5, #1
   41324:	uxth	r5, r5
   41328:	add	r5, r5, #1
   4132c:	sub	r6, r5, sl
   41330:	ldr	r3, [sp]
   41334:	asr	r2, r6, #8
   41338:	strb	r2, [r7, r3]
   4133c:	ldr	r3, [sp, #4]
   41340:	strb	r6, [r7, r3]
   41344:	b	4120c <fputs@plt+0x30144>
   41348:	add	r2, r8, #1
   4134c:	cmp	r2, r5
   41350:	bge	412e4 <fputs@plt+0x3021c>
   41354:	add	r2, sp, #12
   41358:	mov	r1, sl
   4135c:	mov	r0, r4
   41360:	bl	2f124 <fputs@plt+0x1e05c>
   41364:	cmp	r0, #0
   41368:	subne	r6, r0, r7
   4136c:	bne	4120c <fputs@plt+0x30144>
   41370:	ldr	r6, [sp, #12]
   41374:	cmp	r6, #0
   41378:	beq	412e4 <fputs@plt+0x3021c>
   4137c:	ldr	r3, [sp, #64]	; 0x40
   41380:	str	r6, [r3]
   41384:	b	41180 <fputs@plt+0x300b8>
   41388:	ldrdeq	sp, [r0], -ip
   4138c:	ldr	r3, [r0, #4]
   41390:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   41394:	sub	sp, sp, #332	; 0x14c
   41398:	mov	r1, #3
   4139c:	str	r0, [sp, #32]
   413a0:	ldr	r0, [r3, #36]	; 0x24
   413a4:	lsl	r0, r0, #1
   413a8:	bl	6fcc0 <fputs@plt+0x5ebf8>
   413ac:	mov	r3, #0
   413b0:	str	r3, [sp, #60]	; 0x3c
   413b4:	str	r0, [sp, #96]	; 0x60
   413b8:	ldr	r3, [sp, #32]
   413bc:	ldrsb	r3, [r3, #68]	; 0x44
   413c0:	str	r3, [sp, #24]
   413c4:	ldr	r2, [sp, #24]
   413c8:	ldr	r3, [sp, #32]
   413cc:	add	r2, r3, r2, lsl #2
   413d0:	ldr	r3, [r2, #120]	; 0x78
   413d4:	str	r3, [sp, #20]
   413d8:	ldr	r3, [sp, #24]
   413dc:	cmp	r3, #0
   413e0:	ldr	r3, [sp, #20]
   413e4:	ldrb	r3, [r3, #1]
   413e8:	bne	4154c <fputs@plt+0x30484>
   413ec:	cmp	r3, #0
   413f0:	beq	41620 <fputs@plt+0x30558>
   413f4:	ldr	r3, [sp, #24]
   413f8:	str	r3, [sp, #284]	; 0x11c
   413fc:	str	r3, [sp, #304]	; 0x130
   41400:	ldr	r3, [sp, #20]
   41404:	ldr	r0, [r3, #72]	; 0x48
   41408:	ldr	r4, [r3, #52]	; 0x34
   4140c:	bl	3b8d8 <fputs@plt+0x2a810>
   41410:	cmp	r0, #0
   41414:	str	r0, [sp, #264]	; 0x108
   41418:	bne	4148c <fputs@plt+0x303c4>
   4141c:	ldr	r3, [sp, #20]
   41420:	str	r0, [sp]
   41424:	add	r2, sp, #304	; 0x130
   41428:	ldr	r3, [r3, #84]	; 0x54
   4142c:	add	r1, sp, #284	; 0x11c
   41430:	mov	r0, r4
   41434:	bl	3fcc4 <fputs@plt+0x2ebfc>
   41438:	cmp	r0, #0
   4143c:	str	r0, [sp, #264]	; 0x108
   41440:	bne	41454 <fputs@plt+0x3038c>
   41444:	add	r2, sp, #264	; 0x108
   41448:	ldr	r1, [sp, #284]	; 0x11c
   4144c:	ldr	r0, [sp, #20]
   41450:	bl	405f0 <fputs@plt+0x2f528>
   41454:	ldrb	r3, [r4, #17]
   41458:	cmp	r3, #0
   4145c:	beq	41480 <fputs@plt+0x303b8>
   41460:	add	r3, sp, #264	; 0x108
   41464:	str	r3, [sp]
   41468:	ldr	r3, [sp, #20]
   4146c:	mov	r2, #5
   41470:	ldr	r1, [sp, #304]	; 0x130
   41474:	ldr	r3, [r3, #84]	; 0x54
   41478:	mov	r0, r4
   4147c:	bl	403bc <fputs@plt+0x2f2f4>
   41480:	ldr	r3, [sp, #264]	; 0x108
   41484:	cmp	r3, #0
   41488:	beq	414cc <fputs@plt+0x30404>
   4148c:	ldr	r2, [sp, #32]
   41490:	mov	r3, #0
   41494:	ldr	r0, [sp, #284]	; 0x11c
   41498:	str	r3, [r2, #124]	; 0x7c
   4149c:	bl	3d128 <fputs@plt+0x2c060>
   414a0:	ldr	r3, [sp, #264]	; 0x108
   414a4:	cmp	r3, #0
   414a8:	str	r3, [sp, #24]
   414ac:	bne	41620 <fputs@plt+0x30558>
   414b0:	ldr	r2, [sp, #32]
   414b4:	mov	r3, #1
   414b8:	strb	r3, [r2, #68]	; 0x44
   414bc:	mov	r3, #0
   414c0:	strh	r3, [r2, #80]	; 0x50
   414c4:	strh	r3, [r2, #82]	; 0x52
   414c8:	b	413b8 <fputs@plt+0x302f0>
   414cc:	ldr	r3, [sp, #20]
   414d0:	ldr	r4, [sp, #284]	; 0x11c
   414d4:	add	r1, r3, #22
   414d8:	ldrb	r2, [r3, #1]
   414dc:	add	r0, r4, #22
   414e0:	lsl	r2, r2, #1
   414e4:	bl	10f3c <memcpy@plt>
   414e8:	ldr	r3, [sp, #20]
   414ec:	add	r0, r4, #32
   414f0:	add	r1, r3, #32
   414f4:	ldrb	r2, [r3, #1]
   414f8:	lsl	r2, r2, #2
   414fc:	bl	10f3c <memcpy@plt>
   41500:	ldr	r3, [sp, #20]
   41504:	ldr	r0, [sp, #20]
   41508:	ldrb	r3, [r3, #1]
   4150c:	strb	r3, [r4, #1]
   41510:	ldr	r3, [r4, #56]	; 0x38
   41514:	ldrb	r1, [r3]
   41518:	and	r1, r1, #247	; 0xf7
   4151c:	bl	2e918 <fputs@plt+0x1d850>
   41520:	ldr	r3, [sp, #20]
   41524:	ldr	r2, [sp, #304]	; 0x130
   41528:	ldrb	r1, [r3, #5]
   4152c:	ldr	r3, [r3, #56]	; 0x38
   41530:	rev	r2, r2
   41534:	add	r3, r3, r1
   41538:	str	r2, [r3, #8]
   4153c:	ldr	r2, [sp, #32]
   41540:	ldr	r3, [sp, #284]	; 0x11c
   41544:	str	r3, [r2, #124]	; 0x7c
   41548:	b	414b0 <fputs@plt+0x303e8>
   4154c:	cmp	r3, #0
   41550:	bne	41568 <fputs@plt+0x304a0>
   41554:	ldr	r1, [sp, #20]
   41558:	ldr	r0, [sp, #96]	; 0x60
   4155c:	ldrh	r1, [r1, #16]
   41560:	cmp	r0, r1
   41564:	bge	42b74 <fputs@plt+0x31aac>
   41568:	ldr	fp, [r2, #116]	; 0x74
   4156c:	ldr	r2, [sp, #24]
   41570:	ldr	r3, [sp, #32]
   41574:	ldr	r0, [fp, #72]	; 0x48
   41578:	add	r3, r3, r2, lsl #1
   4157c:	ldrh	r4, [r3, #78]	; 0x4e
   41580:	bl	3b8d8 <fputs@plt+0x2a810>
   41584:	subs	r3, r0, #0
   41588:	str	r3, [sp, #36]	; 0x24
   4158c:	bne	42b6c <fputs@plt+0x31aa4>
   41590:	ldr	r3, [sp, #20]
   41594:	ldrb	r3, [r3, #3]
   41598:	cmp	r3, #0
   4159c:	beq	41804 <fputs@plt+0x3073c>
   415a0:	ldr	r3, [sp, #20]
   415a4:	ldrb	r5, [r3, #1]
   415a8:	cmp	r5, #1
   415ac:	bne	41804 <fputs@plt+0x3073c>
   415b0:	ldrh	r2, [r3, #22]
   415b4:	ldrh	r3, [r3, #18]
   415b8:	cmp	r3, r2
   415bc:	bne	41804 <fputs@plt+0x3073c>
   415c0:	ldr	r2, [fp, #84]	; 0x54
   415c4:	cmp	r2, #1
   415c8:	beq	41804 <fputs@plt+0x3073c>
   415cc:	ldrh	r2, [fp, #18]
   415d0:	cmp	r4, r2
   415d4:	bne	41804 <fputs@plt+0x3073c>
   415d8:	cmp	r3, #0
   415dc:	bne	41640 <fputs@plt+0x30578>
   415e0:	ldr	r0, [pc, #3836]	; 424e4 <fputs@plt+0x3141c>
   415e4:	bl	2e81c <fputs@plt+0x1d754>
   415e8:	str	r0, [sp, #24]
   415ec:	ldr	r2, [sp, #20]
   415f0:	mov	r3, #0
   415f4:	mov	r0, r2
   415f8:	strb	r3, [r2, #1]
   415fc:	bl	3d128 <fputs@plt+0x2c060>
   41600:	ldr	r3, [sp, #32]
   41604:	ldr	r2, [sp, #32]
   41608:	ldrb	r3, [r3, #68]	; 0x44
   4160c:	sub	r3, r3, #1
   41610:	strb	r3, [r2, #68]	; 0x44
   41614:	ldr	r3, [sp, #24]
   41618:	cmp	r3, #0
   4161c:	beq	413b8 <fputs@plt+0x302f0>
   41620:	ldr	r3, [sp, #60]	; 0x3c
   41624:	cmp	r3, #0
   41628:	beq	41634 <fputs@plt+0x3056c>
   4162c:	mov	r0, r3
   41630:	bl	1a9a0 <fputs@plt+0x98d8>
   41634:	ldr	r0, [sp, #24]
   41638:	add	sp, sp, #332	; 0x14c
   4163c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   41640:	ldr	r3, [sp, #20]
   41644:	add	r2, sp, #284	; 0x11c
   41648:	add	r1, sp, #244	; 0xf4
   4164c:	ldr	r4, [r3, #52]	; 0x34
   41650:	ldr	r3, [sp, #36]	; 0x24
   41654:	mov	r0, r4
   41658:	str	r3, [sp]
   4165c:	bl	3fcc4 <fputs@plt+0x2ebfc>
   41660:	cmp	r0, #0
   41664:	str	r0, [sp, #264]	; 0x108
   41668:	bne	417f8 <fputs@plt+0x30730>
   4166c:	ldr	r3, [sp, #20]
   41670:	ldr	r0, [sp, #20]
   41674:	ldr	r1, [r3, #32]
   41678:	ldr	r3, [r3, #76]	; 0x4c
   4167c:	str	r1, [sp, #304]	; 0x130
   41680:	blx	r3
   41684:	mov	r1, #13
   41688:	strh	r0, [sp, #224]	; 0xe0
   4168c:	ldr	r0, [sp, #244]	; 0xf4
   41690:	bl	2e918 <fputs@plt+0x1d850>
   41694:	add	r3, sp, #224	; 0xe0
   41698:	add	r2, sp, #304	; 0x130
   4169c:	mov	r1, r5
   416a0:	ldr	r0, [sp, #244]	; 0xf4
   416a4:	bl	2f3ec <fputs@plt+0x1e324>
   416a8:	cmp	r0, #0
   416ac:	str	r0, [sp, #24]
   416b0:	str	r0, [sp, #264]	; 0x108
   416b4:	bne	415ec <fputs@plt+0x30524>
   416b8:	ldrh	r1, [sp, #224]	; 0xe0
   416bc:	ldr	r2, [sp, #244]	; 0xf4
   416c0:	mvn	r3, #1
   416c4:	sub	r3, r3, r1
   416c8:	ldrh	r1, [r2, #14]
   416cc:	sub	r3, r3, r1
   416d0:	ldr	r1, [r4, #36]	; 0x24
   416d4:	add	r3, r3, r1
   416d8:	strh	r3, [r2, #16]
   416dc:	ldrb	r3, [r4, #17]
   416e0:	cmp	r3, #0
   416e4:	beq	41724 <fputs@plt+0x3065c>
   416e8:	add	r5, sp, #264	; 0x108
   416ec:	str	r5, [sp]
   416f0:	ldr	r3, [fp, #84]	; 0x54
   416f4:	mov	r2, #5
   416f8:	mov	r0, r4
   416fc:	ldr	r1, [sp, #284]	; 0x11c
   41700:	bl	403bc <fputs@plt+0x2f2f4>
   41704:	ldr	r0, [sp, #244]	; 0xf4
   41708:	ldrh	r3, [sp, #224]	; 0xe0
   4170c:	ldrh	r2, [r0, #12]
   41710:	cmp	r2, r3
   41714:	bcs	41724 <fputs@plt+0x3065c>
   41718:	mov	r2, r5
   4171c:	ldr	r1, [sp, #304]	; 0x130
   41720:	bl	40498 <fputs@plt+0x2f3d0>
   41724:	ldr	r3, [sp, #20]
   41728:	ldrh	r2, [r3, #18]
   4172c:	ldr	r3, [r3, #64]	; 0x40
   41730:	add	r3, r3, r2, lsl #1
   41734:	ldrh	r2, [r3, #-2]
   41738:	ldr	r3, [sp, #20]
   4173c:	rev16	r2, r2
   41740:	ldrh	r3, [r3, #20]
   41744:	and	r2, r2, r3
   41748:	ldr	r3, [sp, #20]
   4174c:	ldr	r3, [r3, #56]	; 0x38
   41750:	add	r3, r3, r2
   41754:	str	r3, [sp, #304]	; 0x130
   41758:	add	r3, r3, #9
   4175c:	ldr	r2, [sp, #304]	; 0x130
   41760:	add	r1, r2, #1
   41764:	str	r1, [sp, #304]	; 0x130
   41768:	ldrb	r0, [r2]
   4176c:	cmp	r3, r1
   41770:	movls	r1, #0
   41774:	movhi	r1, #1
   41778:	ands	r1, r1, r0, lsr #7
   4177c:	bne	4175c <fputs@plt+0x30694>
   41780:	add	ip, r2, #10
   41784:	add	r2, sp, #152	; 0x98
   41788:	add	r3, r2, #4
   4178c:	ldr	r0, [sp, #304]	; 0x130
   41790:	add	r1, r0, #1
   41794:	str	r1, [sp, #304]	; 0x130
   41798:	ldrb	r0, [r0]
   4179c:	cmp	ip, r1
   417a0:	movls	r1, #0
   417a4:	movhi	r1, #1
   417a8:	strb	r0, [r3], #1
   417ac:	ands	r0, r1, r0, lsr #7
   417b0:	bne	4178c <fputs@plt+0x306c4>
   417b4:	add	ip, sp, #264	; 0x108
   417b8:	ldrh	r1, [fp, #18]
   417bc:	str	ip, [sp, #8]
   417c0:	ldr	ip, [sp, #20]
   417c4:	sub	r3, r3, r2
   417c8:	ldr	ip, [ip, #84]	; 0x54
   417cc:	stm	sp, {r0, ip}
   417d0:	mov	r0, fp
   417d4:	bl	410f0 <fputs@plt+0x30028>
   417d8:	ldrb	r1, [fp, #5]
   417dc:	ldr	r3, [fp, #56]	; 0x38
   417e0:	ldr	r2, [sp, #284]	; 0x11c
   417e4:	add	r3, r3, r1
   417e8:	rev	r2, r2
   417ec:	str	r2, [r3, #8]
   417f0:	ldr	r0, [sp, #244]	; 0xf4
   417f4:	bl	3d128 <fputs@plt+0x2c060>
   417f8:	ldr	r3, [sp, #264]	; 0x108
   417fc:	str	r3, [sp, #24]
   41800:	b	415ec <fputs@plt+0x30524>
   41804:	ldr	r3, [sp, #32]
   41808:	ldr	r3, [r3, #4]
   4180c:	ldr	r0, [r3, #32]
   41810:	bl	215dc <fputs@plt+0x10514>
   41814:	ldr	r3, [sp, #32]
   41818:	ldrb	r2, [r3, #67]	; 0x43
   4181c:	mov	r3, #0
   41820:	str	r3, [sp, #104]	; 0x68
   41824:	str	r3, [sp, #112]	; 0x70
   41828:	strb	r3, [sp, #116]	; 0x74
   4182c:	str	r3, [sp, #168]	; 0xa8
   41830:	str	r3, [sp, #176]	; 0xb0
   41834:	subs	r3, r0, #0
   41838:	str	r3, [sp, #68]	; 0x44
   4183c:	moveq	r3, #7
   41840:	beq	419a0 <fputs@plt+0x308d8>
   41844:	and	r3, r2, #1
   41848:	ldrb	r1, [fp, #1]
   4184c:	ldrh	r2, [fp, #18]
   41850:	str	r3, [sp, #72]	; 0x48
   41854:	add	sl, r1, r2
   41858:	cmp	sl, #1
   4185c:	ldrle	r3, [sp, #36]	; 0x24
   41860:	strle	r3, [sp, #48]	; 0x30
   41864:	ble	41890 <fputs@plt+0x307c8>
   41868:	cmp	r4, #0
   4186c:	ldreq	r3, [sp, #36]	; 0x24
   41870:	beq	41884 <fputs@plt+0x307bc>
   41874:	cmp	r4, sl
   41878:	subeq	r4, r4, #2
   4187c:	addeq	r3, r4, r3
   41880:	subne	r3, r4, #1
   41884:	str	r3, [sp, #48]	; 0x30
   41888:	ldr	r3, [sp, #72]	; 0x48
   4188c:	rsb	sl, r3, #2
   41890:	add	r3, sl, #1
   41894:	str	r3, [sp, #40]	; 0x28
   41898:	ldr	r3, [sp, #48]	; 0x30
   4189c:	add	r3, sl, r3
   418a0:	sub	r3, r3, r1
   418a4:	cmp	r2, r3
   418a8:	ldrbeq	r3, [fp, #5]
   418ac:	addeq	r3, r3, #8
   418b0:	beq	418cc <fputs@plt+0x30804>
   418b4:	ldr	r2, [fp, #64]	; 0x40
   418b8:	lsl	r3, r3, #1
   418bc:	ldrh	r3, [r2, r3]
   418c0:	rev16	r2, r3
   418c4:	ldrh	r3, [fp, #20]
   418c8:	and	r3, r3, r2
   418cc:	ldr	r2, [fp, #56]	; 0x38
   418d0:	ldr	r5, [sp, #36]	; 0x24
   418d4:	add	r3, r2, r3
   418d8:	str	r3, [sp, #84]	; 0x54
   418dc:	ldr	r3, [fp, #52]	; 0x34
   418e0:	lsl	r2, sl, #2
   418e4:	str	r3, [sp, #28]
   418e8:	ldr	r3, [sp, #84]	; 0x54
   418ec:	mov	r4, sl
   418f0:	add	r9, sp, #120	; 0x78
   418f4:	ldr	r3, [r3]
   418f8:	rev	r3, r3
   418fc:	str	r3, [sp, #108]	; 0x6c
   41900:	lsl	r3, sl, #2
   41904:	str	r3, [sp, #88]	; 0x58
   41908:	add	r3, sp, #140	; 0x8c
   4190c:	add	r7, r3, r2
   41910:	str	r3, [sp, #44]	; 0x2c
   41914:	ldr	r3, [sp, #44]	; 0x2c
   41918:	mov	r6, #0
   4191c:	sub	r3, r7, r3
   41920:	str	r3, [sp, #52]	; 0x34
   41924:	str	r6, [sp]
   41928:	mov	r3, r6
   4192c:	mov	r2, r7
   41930:	ldr	r1, [sp, #108]	; 0x6c
   41934:	ldr	r0, [sp, #28]
   41938:	bl	3e574 <fputs@plt+0x2d4ac>
   4193c:	cmp	r0, r6
   41940:	str	r0, [sp, #16]
   41944:	str	r0, [sp, #104]	; 0x68
   41948:	beq	419c4 <fputs@plt+0x308fc>
   4194c:	add	r2, r4, #1
   41950:	mov	r1, r6
   41954:	lsl	r2, r2, #2
   41958:	ldr	r0, [sp, #44]	; 0x2c
   4195c:	bl	10eac <memset@plt>
   41960:	ldr	r9, [sp, #36]	; 0x24
   41964:	ldr	r0, [sp, #176]	; 0xb0
   41968:	bl	19f68 <fputs@plt+0x8ea0>
   4196c:	ldr	r4, [sp, #36]	; 0x24
   41970:	add	r5, sp, #140	; 0x8c
   41974:	ldr	r0, [r5, r4, lsl #2]
   41978:	bl	3d128 <fputs@plt+0x2c060>
   4197c:	ldr	r3, [sp, #40]	; 0x28
   41980:	add	r4, r4, #1
   41984:	cmp	r3, r4
   41988:	bgt	41974 <fputs@plt+0x308ac>
   4198c:	add	r4, sp, #184	; 0xb8
   41990:	ldr	r3, [sp, #36]	; 0x24
   41994:	cmp	r3, r9
   41998:	bne	42b50 <fputs@plt+0x31a88>
   4199c:	ldr	r3, [sp, #104]	; 0x68
   419a0:	str	r3, [sp, #24]
   419a4:	ldr	r3, [sp, #60]	; 0x3c
   419a8:	cmp	r3, #0
   419ac:	beq	419b8 <fputs@plt+0x308f0>
   419b0:	mov	r0, r3
   419b4:	bl	1a9a0 <fputs@plt+0x98d8>
   419b8:	ldr	r3, [sp, #68]	; 0x44
   419bc:	str	r3, [sp, #60]	; 0x3c
   419c0:	b	415ec <fputs@plt+0x30524>
   419c4:	ldr	r2, [r7], #-4
   419c8:	subs	r4, r4, #1
   419cc:	ldrh	r3, [r2, #18]
   419d0:	ldrb	r2, [r2, #1]
   419d4:	add	r3, r3, #1
   419d8:	add	r3, r3, r2
   419dc:	add	r5, r5, r3
   419e0:	bcc	41b2c <fputs@plt+0x30a64>
   419e4:	ldr	r3, [sp, #48]	; 0x30
   419e8:	add	r8, r3, r4
   419ec:	ldrh	r3, [fp, #22]
   419f0:	cmp	r3, r8
   419f4:	ldrb	r3, [fp, #1]
   419f8:	bne	41a38 <fputs@plt+0x30970>
   419fc:	cmp	r3, #0
   41a00:	beq	41a38 <fputs@plt+0x30970>
   41a04:	ldr	r1, [fp, #32]
   41a08:	mov	r0, fp
   41a0c:	str	r1, [r9, r4, lsl #2]
   41a10:	ldr	r3, [r1]
   41a14:	rev	r3, r3
   41a18:	str	r3, [sp, #108]	; 0x6c
   41a1c:	ldr	r3, [fp, #76]	; 0x4c
   41a20:	blx	r3
   41a24:	add	r3, sp, #244	; 0xf4
   41a28:	str	r0, [r3, r4, lsl #2]
   41a2c:	ldrb	r3, [sp, #16]
   41a30:	strb	r3, [fp, #1]
   41a34:	b	41914 <fputs@plt+0x3084c>
   41a38:	sub	r3, r8, r3
   41a3c:	ldr	r2, [fp, #64]	; 0x40
   41a40:	lsl	r3, r3, #1
   41a44:	mov	r0, fp
   41a48:	ldrh	r3, [r2, r3]
   41a4c:	rev16	r2, r3
   41a50:	ldrh	r3, [fp, #20]
   41a54:	and	r3, r3, r2
   41a58:	ldr	r2, [fp, #56]	; 0x38
   41a5c:	add	r3, r2, r3
   41a60:	mov	r1, r3
   41a64:	ldr	r2, [r3]
   41a68:	str	r3, [r9, r4, lsl #2]
   41a6c:	rev	r2, r2
   41a70:	str	r2, [sp, #108]	; 0x6c
   41a74:	ldr	r2, [fp, #76]	; 0x4c
   41a78:	str	r3, [sp, #56]	; 0x38
   41a7c:	blx	r2
   41a80:	add	r3, sp, #244	; 0xf4
   41a84:	str	r0, [r3, r4, lsl #2]
   41a88:	ldr	r3, [sp, #28]
   41a8c:	mov	r6, r0
   41a90:	ldrh	r2, [r3, #22]
   41a94:	tst	r2, #4
   41a98:	beq	41b10 <fputs@plt+0x30a48>
   41a9c:	ldr	r2, [sp, #28]
   41aa0:	ldr	r0, [fp, #56]	; 0x38
   41aa4:	ldr	r3, [sp, #56]	; 0x38
   41aa8:	ldr	r2, [r2, #36]	; 0x24
   41aac:	sub	r0, r3, r0
   41ab0:	add	r1, r6, r0
   41ab4:	cmp	r1, r2
   41ab8:	ble	41ae0 <fputs@plt+0x30a18>
   41abc:	ldr	r0, [pc, #2596]	; 424e8 <fputs@plt+0x31420>
   41ac0:	bl	2e81c <fputs@plt+0x1d754>
   41ac4:	ldr	r2, [sp, #52]	; 0x34
   41ac8:	mov	r1, #0
   41acc:	str	r0, [sp, #104]	; 0x68
   41ad0:	add	r0, sp, #140	; 0x8c
   41ad4:	bl	10eac <memset@plt>
   41ad8:	ldr	r9, [sp, #16]
   41adc:	b	41964 <fputs@plt+0x3089c>
   41ae0:	mov	r1, r3
   41ae4:	str	r3, [sp, #16]
   41ae8:	ldr	r3, [sp, #68]	; 0x44
   41aec:	mov	r2, r6
   41af0:	add	r0, r3, r0
   41af4:	bl	10f3c <memcpy@plt>
   41af8:	ldr	r2, [fp, #56]	; 0x38
   41afc:	ldr	r3, [sp, #16]
   41b00:	sub	r3, r3, r2
   41b04:	ldr	r2, [sp, #68]	; 0x44
   41b08:	add	r3, r2, r3
   41b0c:	str	r3, [r9, r4, lsl #2]
   41b10:	ldrb	r1, [fp, #1]
   41b14:	add	r3, sp, #104	; 0x68
   41b18:	mov	r2, r6
   41b1c:	sub	r1, r8, r1
   41b20:	mov	r0, fp
   41b24:	bl	2effc <fputs@plt+0x1df34>
   41b28:	b	41914 <fputs@plt+0x3084c>
   41b2c:	ldr	r3, [sp, #28]
   41b30:	add	r5, r5, #3
   41b34:	bic	r5, r5, #3
   41b38:	ldr	r3, [r3, #32]
   41b3c:	mov	r0, #6
   41b40:	mla	r0, r0, r5, r3
   41b44:	bl	20e20 <fputs@plt+0xfd58>
   41b48:	cmp	r0, #0
   41b4c:	moveq	r3, #7
   41b50:	str	r0, [sp, #176]	; 0xb0
   41b54:	streq	r3, [sp, #104]	; 0x68
   41b58:	moveq	r9, r0
   41b5c:	beq	41964 <fputs@plt+0x3089c>
   41b60:	ldr	r3, [sp, #140]	; 0x8c
   41b64:	add	r0, r0, r5, lsl #2
   41b68:	str	r0, [sp, #180]	; 0xb4
   41b6c:	str	r3, [sp, #172]	; 0xac
   41b70:	ldrb	r2, [r3, #4]
   41b74:	ldr	r7, [sp, #16]
   41b78:	ldrb	r3, [r3, #3]
   41b7c:	add	r9, r0, r5, lsl #1
   41b80:	mov	r6, r7
   41b84:	lsl	r2, r2, #2
   41b88:	str	r2, [sp, #52]	; 0x34
   41b8c:	str	r3, [sp, #56]	; 0x38
   41b90:	add	r3, sp, #140	; 0x8c
   41b94:	ldr	r4, [r3, r6, lsl #2]
   41b98:	ldrh	r2, [r4, #20]
   41b9c:	ldrh	r5, [r4, #14]
   41ba0:	ldr	r8, [r4, #56]	; 0x38
   41ba4:	str	r2, [sp, #64]	; 0x40
   41ba8:	add	r2, r8, r5
   41bac:	str	r2, [sp, #44]	; 0x2c
   41bb0:	ldr	r2, [sp, #140]	; 0x8c
   41bb4:	ldrb	r1, [r8]
   41bb8:	ldrh	r3, [r4, #18]
   41bbc:	ldr	r2, [r2, #56]	; 0x38
   41bc0:	ldrb	r2, [r2]
   41bc4:	cmp	r1, r2
   41bc8:	beq	41bdc <fputs@plt+0x30b14>
   41bcc:	ldr	r0, [pc, #2328]	; 424ec <fputs@plt+0x31424>
   41bd0:	bl	2e81c <fputs@plt+0x1d754>
   41bd4:	str	r0, [sp, #104]	; 0x68
   41bd8:	b	41ad8 <fputs@plt+0x30a10>
   41bdc:	ldrb	r2, [r4, #1]
   41be0:	ldr	r0, [sp, #168]	; 0xa8
   41be4:	mov	r1, #0
   41be8:	add	r2, r2, r3
   41bec:	ldr	r3, [sp, #180]	; 0xb4
   41bf0:	lsl	r2, r2, #1
   41bf4:	add	r0, r3, r0, lsl #1
   41bf8:	bl	10eac <memset@plt>
   41bfc:	ldrb	r3, [r4, #1]
   41c00:	cmp	r3, #0
   41c04:	beq	41c78 <fputs@plt+0x30bb0>
   41c08:	ldr	ip, [sp, #168]	; 0xa8
   41c0c:	ldr	r3, [sp, #44]	; 0x2c
   41c10:	ldr	r1, [sp, #176]	; 0xb0
   41c14:	ldrh	r2, [r4, #22]
   41c18:	sub	lr, r3, #2
   41c1c:	ldr	r0, [sp, #16]
   41c20:	add	r3, r1, ip, lsl #2
   41c24:	str	r3, [sp, #76]	; 0x4c
   41c28:	mov	r3, #0
   41c2c:	cmp	r2, r0
   41c30:	bgt	41e0c <fputs@plt+0x30d44>
   41c34:	ldr	r0, [sp, #44]	; 0x2c
   41c38:	cmp	r3, #0
   41c3c:	add	r0, r0, r2, lsl #1
   41c40:	add	r2, r2, ip
   41c44:	strne	r2, [sp, #168]	; 0xa8
   41c48:	str	r0, [sp, #44]	; 0x2c
   41c4c:	ldr	r0, [sp, #168]	; 0xa8
   41c50:	ldr	r3, [sp, #16]
   41c54:	add	ip, r4, #32
   41c58:	add	r1, r1, r0, lsl #2
   41c5c:	mov	r2, #0
   41c60:	ldrb	r5, [r4, #1]
   41c64:	add	lr, r0, r3
   41c68:	cmp	r3, r5
   41c6c:	blt	41e34 <fputs@plt+0x30d6c>
   41c70:	cmp	r2, #0
   41c74:	strne	lr, [sp, #168]	; 0xa8
   41c78:	ldrh	r2, [r4, #18]
   41c7c:	ldrh	r3, [r4, #14]
   41c80:	ldr	r0, [sp, #176]	; 0xb0
   41c84:	ldr	r5, [sp, #44]	; 0x2c
   41c88:	add	r3, r3, r2, lsl #1
   41c8c:	ldr	r2, [sp, #168]	; 0xa8
   41c90:	add	r3, r8, r3
   41c94:	mov	r1, #0
   41c98:	cmp	r3, r5
   41c9c:	mov	ip, r5
   41ca0:	bhi	41e48 <fputs@plt+0x30d80>
   41ca4:	cmp	r1, #0
   41ca8:	strne	r2, [sp, #168]	; 0xa8
   41cac:	add	r2, sp, #224	; 0xe0
   41cb0:	ldr	r3, [sp, #168]	; 0xa8
   41cb4:	str	r3, [r2, r6, lsl #2]
   41cb8:	ldr	r2, [sp, #56]	; 0x38
   41cbc:	clz	r2, r2
   41cc0:	lsr	r2, r2, #5
   41cc4:	str	r2, [sp, #64]	; 0x40
   41cc8:	cmp	sl, r6
   41ccc:	movle	r2, #0
   41cd0:	andgt	r2, r2, #1
   41cd4:	cmp	r2, #0
   41cd8:	beq	41d6c <fputs@plt+0x30ca4>
   41cdc:	add	r2, sp, #244	; 0xf4
   41ce0:	ldr	r1, [sp, #180]	; 0xb4
   41ce4:	ldr	r2, [r2, r6, lsl #2]
   41ce8:	lsl	r3, r3, #1
   41cec:	strh	r2, [r1, r3]
   41cf0:	add	r1, sp, #120	; 0x78
   41cf4:	add	r3, r9, r7
   41cf8:	uxth	r2, r2
   41cfc:	ldr	r1, [r1, r6, lsl #2]
   41d00:	mov	r0, r3
   41d04:	add	r7, r7, r2
   41d08:	bl	10f3c <memcpy@plt>
   41d0c:	ldr	r1, [sp, #52]	; 0x34
   41d10:	ldr	r2, [sp, #168]	; 0xa8
   41d14:	ldr	ip, [sp, #52]	; 0x34
   41d18:	mov	r3, r0
   41d1c:	add	r0, r0, r1
   41d20:	ldr	r1, [sp, #176]	; 0xb0
   41d24:	str	r0, [r1, r2, lsl #2]
   41d28:	ldr	r0, [sp, #180]	; 0xb4
   41d2c:	lsl	r2, r2, #1
   41d30:	ldrh	r1, [r0, r2]
   41d34:	sub	r1, r1, ip
   41d38:	strh	r1, [r0, r2]
   41d3c:	ldrb	r2, [r4, #4]
   41d40:	cmp	r2, #0
   41d44:	addne	r2, r9, r7
   41d48:	movne	r1, #0
   41d4c:	bne	41e8c <fputs@plt+0x30dc4>
   41d50:	ldr	r2, [r4, #56]	; 0x38
   41d54:	ldr	r1, [sp, #52]	; 0x34
   41d58:	ldr	r2, [r2, #8]
   41d5c:	str	r2, [r3, r1]
   41d60:	ldr	r3, [sp, #168]	; 0xa8
   41d64:	add	r3, r3, #1
   41d68:	str	r3, [sp, #168]	; 0xa8
   41d6c:	ldr	r3, [sp, #40]	; 0x28
   41d70:	add	r6, r6, #1
   41d74:	cmp	r3, r6
   41d78:	bgt	41b90 <fputs@plt+0x30ac8>
   41d7c:	ldr	r2, [sp, #28]
   41d80:	ldr	r3, [sp, #52]	; 0x34
   41d84:	ldr	r4, [sp, #16]
   41d88:	ldr	r2, [r2, #36]	; 0x24
   41d8c:	sub	r3, r3, #12
   41d90:	add	r9, sp, #140	; 0x8c
   41d94:	add	r6, sp, #244	; 0xf4
   41d98:	add	r3, r3, r2
   41d9c:	str	r3, [sp, #76]	; 0x4c
   41da0:	ldr	r5, [r9, r4, lsl #2]
   41da4:	ldr	r2, [sp, #76]	; 0x4c
   41da8:	ldrh	r3, [r5, #16]
   41dac:	sub	r3, r2, r3
   41db0:	cmp	r3, #0
   41db4:	str	r3, [r6, r4, lsl #2]
   41db8:	blt	41eac <fputs@plt+0x30de4>
   41dbc:	ldr	r7, [sp, #16]
   41dc0:	add	r8, r5, #32
   41dc4:	ldrb	r3, [r5, #1]
   41dc8:	cmp	r7, r3
   41dcc:	blt	41eb4 <fputs@plt+0x30dec>
   41dd0:	add	r3, sp, #224	; 0xe0
   41dd4:	add	r5, sp, #204	; 0xcc
   41dd8:	ldr	r3, [r3, r4, lsl #2]
   41ddc:	str	r3, [r5, r4, lsl #2]
   41de0:	ldr	r3, [sp, #40]	; 0x28
   41de4:	add	r4, r4, #1
   41de8:	cmp	r3, r4
   41dec:	bgt	41da0 <fputs@plt+0x30cd8>
   41df0:	ldr	r3, [sp, #40]	; 0x28
   41df4:	add	r4, sp, #244	; 0xf4
   41df8:	mov	r9, #1
   41dfc:	mov	r6, #0
   41e00:	str	r3, [sp, #44]	; 0x2c
   41e04:	add	r7, r9, #1
   41e08:	b	41f64 <fputs@plt+0x30e9c>
   41e0c:	ldrh	r3, [lr, #2]!
   41e10:	ldr	r5, [sp, #64]	; 0x40
   41e14:	rev16	r3, r3
   41e18:	and	r3, r3, r5
   41e1c:	ldr	r5, [sp, #76]	; 0x4c
   41e20:	add	r3, r8, r3
   41e24:	str	r3, [r5, r0, lsl #2]
   41e28:	add	r0, r0, #1
   41e2c:	mov	r3, #1
   41e30:	b	41c2c <fputs@plt+0x30b64>
   41e34:	ldr	r2, [ip], #4
   41e38:	str	r2, [r1, r3, lsl #2]
   41e3c:	add	r3, r3, #1
   41e40:	mov	r2, #1
   41e44:	b	41c60 <fputs@plt+0x30b98>
   41e48:	ldrh	r1, [ip]
   41e4c:	ldr	ip, [sp, #64]	; 0x40
   41e50:	add	r5, r5, #2
   41e54:	rev16	r1, r1
   41e58:	and	r1, r1, ip
   41e5c:	add	r1, r8, r1
   41e60:	str	r1, [r0, r2, lsl #2]
   41e64:	add	r2, r2, #1
   41e68:	mov	r1, #1
   41e6c:	b	41c98 <fputs@plt+0x30bd0>
   41e70:	strb	r1, [r2], #1
   41e74:	ldr	r3, [sp, #168]	; 0xa8
   41e78:	ldr	ip, [sp, #180]	; 0xb4
   41e7c:	lsl	r3, r3, #1
   41e80:	ldrh	r0, [ip, r3]
   41e84:	add	r0, r0, #1
   41e88:	strh	r0, [ip, r3]
   41e8c:	ldr	r3, [sp, #168]	; 0xa8
   41e90:	ldr	r0, [sp, #180]	; 0xb4
   41e94:	sub	r7, r2, r9
   41e98:	lsl	r3, r3, #1
   41e9c:	ldrh	r3, [r0, r3]
   41ea0:	cmp	r3, #3
   41ea4:	bls	41e70 <fputs@plt+0x30da8>
   41ea8:	b	41d60 <fputs@plt+0x30c98>
   41eac:	ldr	r0, [pc, #1596]	; 424f0 <fputs@plt+0x31428>
   41eb0:	b	41bd0 <fputs@plt+0x30b08>
   41eb4:	ldr	r3, [r5, #76]	; 0x4c
   41eb8:	ldr	r1, [r8], #4
   41ebc:	mov	r0, r5
   41ec0:	blx	r3
   41ec4:	ldr	r3, [r6, r4, lsl #2]
   41ec8:	add	r7, r7, #1
   41ecc:	add	r0, r0, #2
   41ed0:	add	r0, r0, r3
   41ed4:	str	r0, [r6, r4, lsl #2]
   41ed8:	b	41dc4 <fputs@plt+0x30cfc>
   41edc:	ldr	r3, [sp, #44]	; 0x2c
   41ee0:	cmp	r9, r3
   41ee4:	blt	41f04 <fputs@plt+0x30e3c>
   41ee8:	cmp	r7, #6
   41eec:	str	r7, [sp, #44]	; 0x2c
   41ef0:	ldreq	r0, [pc, #1532]	; 424f4 <fputs@plt+0x3142c>
   41ef4:	beq	41bd0 <fputs@plt+0x30b08>
   41ef8:	ldr	r3, [sp, #168]	; 0xa8
   41efc:	str	r6, [r4, #4]
   41f00:	str	r3, [r5, #4]
   41f04:	ldr	sl, [r5]
   41f08:	add	r0, sp, #168	; 0xa8
   41f0c:	sub	r8, sl, #1
   41f10:	mov	r1, r8
   41f14:	bl	1613c <fputs@plt+0x5074>
   41f18:	ldr	r3, [r4]
   41f1c:	add	r0, r0, #2
   41f20:	sub	r3, r3, r0
   41f24:	str	r3, [r4]
   41f28:	ldr	r3, [sp, #56]	; 0x38
   41f2c:	cmp	r3, #0
   41f30:	bne	41f54 <fputs@plt+0x30e8c>
   41f34:	ldr	r3, [sp, #168]	; 0xa8
   41f38:	cmp	sl, r3
   41f3c:	movge	r0, r6
   41f40:	bge	41f54 <fputs@plt+0x30e8c>
   41f44:	mov	r1, sl
   41f48:	add	r0, sp, #168	; 0xa8
   41f4c:	bl	1613c <fputs@plt+0x5074>
   41f50:	add	r0, r0, #2
   41f54:	ldr	r3, [r4, #4]
   41f58:	str	r8, [r5]
   41f5c:	add	r0, r3, r0
   41f60:	str	r0, [r4, #4]
   41f64:	ldr	r3, [r4]
   41f68:	ldr	r2, [sp, #76]	; 0x4c
   41f6c:	cmp	r2, r3
   41f70:	blt	41edc <fputs@plt+0x30e14>
   41f74:	ldr	r7, [r5]
   41f78:	ldr	r3, [sp, #168]	; 0xa8
   41f7c:	cmp	r7, r3
   41f80:	bge	41fa8 <fputs@plt+0x30ee0>
   41f84:	mov	r1, r7
   41f88:	add	r0, sp, #168	; 0xa8
   41f8c:	bl	1613c <fputs@plt+0x5074>
   41f90:	ldr	r3, [r4]
   41f94:	ldr	r2, [sp, #76]	; 0x4c
   41f98:	add	r0, r0, #2
   41f9c:	add	r3, r0, r3
   41fa0:	cmp	r2, r3
   41fa4:	bge	41fd0 <fputs@plt+0x30f08>
   41fa8:	ldr	r3, [sp, #168]	; 0xa8
   41fac:	cmp	r7, r3
   41fb0:	bge	42014 <fputs@plt+0x30f4c>
   41fb4:	cmp	r9, #1
   41fb8:	ldrne	r3, [r5, #-4]
   41fbc:	ldreq	r3, [sp, #16]
   41fc0:	cmp	r7, r3
   41fc4:	bgt	42018 <fputs@plt+0x30f50>
   41fc8:	ldr	r0, [pc, #1320]	; 424f8 <fputs@plt+0x31430>
   41fcc:	b	41bd0 <fputs@plt+0x30b08>
   41fd0:	str	r3, [r4]
   41fd4:	ldr	r3, [sp, #56]	; 0x38
   41fd8:	add	r1, r7, #1
   41fdc:	cmp	r3, #0
   41fe0:	str	r1, [r5]
   41fe4:	bne	42004 <fputs@plt+0x30f3c>
   41fe8:	ldr	r3, [sp, #168]	; 0xa8
   41fec:	cmp	r1, r3
   41ff0:	movge	r0, r6
   41ff4:	bge	42004 <fputs@plt+0x30f3c>
   41ff8:	add	r0, sp, #168	; 0xa8
   41ffc:	bl	1613c <fputs@plt+0x5074>
   42000:	add	r0, r0, #2
   42004:	ldr	r3, [r4, #4]
   42008:	sub	r0, r3, r0
   4200c:	str	r0, [r4, #4]
   42010:	b	41f74 <fputs@plt+0x30eac>
   42014:	str	r9, [sp, #44]	; 0x2c
   42018:	ldr	r2, [sp, #44]	; 0x2c
   4201c:	add	r5, r5, #4
   42020:	cmp	r9, r2
   42024:	add	r4, r4, #4
   42028:	add	r9, r9, #1
   4202c:	blt	41e04 <fputs@plt+0x30d3c>
   42030:	ldr	r3, [sp, #44]	; 0x2c
   42034:	sub	r6, r3, #-1073741822	; 0xc0000002
   42038:	sub	r4, r3, #1
   4203c:	lsl	r6, r6, #2
   42040:	add	r3, sp, #328	; 0x148
   42044:	add	r7, r3, r6
   42048:	add	r3, sp, #204	; 0xcc
   4204c:	sub	r7, r7, #80	; 0x50
   42050:	add	r6, r3, r6
   42054:	cmp	r4, #0
   42058:	bne	4211c <fputs@plt+0x31054>
   4205c:	ldr	r3, [sp, #140]	; 0x8c
   42060:	add	r6, sp, #184	; 0xb8
   42064:	ldr	r3, [r3, #56]	; 0x38
   42068:	ldrb	r5, [r3]
   4206c:	ldr	r3, [sp, #40]	; 0x28
   42070:	str	r4, [sp, #80]	; 0x50
   42074:	cmp	r3, r4
   42078:	ble	421fc <fputs@plt+0x31134>
   4207c:	add	r2, sp, #140	; 0x8c
   42080:	mov	r1, #0
   42084:	ldr	r3, [r2, r4, lsl #2]
   42088:	str	r1, [r2, r4, lsl #2]
   4208c:	str	r3, [r6, r4, lsl #2]
   42090:	ldr	r0, [r3, #72]	; 0x48
   42094:	str	r3, [sp, #304]	; 0x130
   42098:	bl	3b8d8 <fputs@plt+0x2a810>
   4209c:	add	r9, r4, #1
   420a0:	cmp	r0, #0
   420a4:	str	r0, [sp, #104]	; 0x68
   420a8:	bne	41964 <fputs@plt+0x3089c>
   420ac:	ldr	r3, [sp, #44]	; 0x2c
   420b0:	add	r4, r4, #1
   420b4:	cmp	r3, r9
   420b8:	bgt	4206c <fputs@plt+0x30fa4>
   420bc:	ldr	r3, [sp, #16]
   420c0:	add	ip, sp, #184	; 0xb8
   420c4:	add	r0, sp, #264	; 0x108
   420c8:	add	lr, sp, #128	; 0x80
   420cc:	ldr	r4, [ip, r3, lsl #2]
   420d0:	add	r2, sp, #284	; 0x11c
   420d4:	ldr	r1, [r4, #84]	; 0x54
   420d8:	ldr	r4, [r4, #72]	; 0x48
   420dc:	str	r1, [r2, r3, lsl #2]
   420e0:	lsl	r2, r3, #1
   420e4:	ldrh	r4, [r4, #24]
   420e8:	str	r1, [r0, r3, lsl #2]
   420ec:	strh	r4, [r2, lr]
   420f0:	ldr	r2, [sp, #16]
   420f4:	cmp	r2, r3
   420f8:	bne	42294 <fputs@plt+0x311cc>
   420fc:	add	r3, r2, #1
   42100:	cmp	r3, r9
   42104:	bne	420cc <fputs@plt+0x31004>
   42108:	ldr	r7, [sp, #16]
   4210c:	add	r6, sp, #184	; 0xb8
   42110:	ldr	r4, [sp, #16]
   42114:	mov	r2, #1
   42118:	b	422d8 <fputs@plt+0x31210>
   4211c:	ldr	r5, [r6], #-4
   42120:	ldr	r3, [sp, #56]	; 0x38
   42124:	sub	r8, r5, #1
   42128:	sub	r5, r5, r3
   4212c:	mov	r1, r5
   42130:	add	r0, sp, #168	; 0xa8
   42134:	lsl	r5, r5, #1
   42138:	ldr	r9, [r7]
   4213c:	ldr	sl, [r7, #-4]!
   42140:	bl	1613c <fputs@plt+0x5074>
   42144:	lsl	r3, r8, #1
   42148:	str	r3, [sp, #80]	; 0x50
   4214c:	mov	r1, r8
   42150:	add	r0, sp, #168	; 0xa8
   42154:	bl	1613c <fputs@plt+0x5074>
   42158:	cmp	r9, #0
   4215c:	beq	42194 <fputs@plt+0x310cc>
   42160:	ldr	r3, [sp, #72]	; 0x48
   42164:	cmp	r3, #0
   42168:	bne	421d0 <fputs@plt+0x31108>
   4216c:	ldr	r3, [sp, #180]	; 0xb4
   42170:	ldr	r1, [sp, #80]	; 0x50
   42174:	ldrh	r2, [r3, r5]
   42178:	ldrh	r3, [r3, r1]
   4217c:	add	r2, r2, r9
   42180:	add	r3, r3, #2
   42184:	add	r2, r2, #1
   42188:	sub	r3, sl, r3
   4218c:	cmp	r2, r3
   42190:	bge	421d0 <fputs@plt+0x31108>
   42194:	ldr	r2, [sp, #180]	; 0xb4
   42198:	str	r8, [r6, #4]
   4219c:	subs	r8, r8, #1
   421a0:	ldrh	r3, [r2, r5]
   421a4:	sub	r5, r5, #2
   421a8:	add	r3, r3, #2
   421ac:	add	r9, r9, r3
   421b0:	ldr	r3, [sp, #80]	; 0x50
   421b4:	ldrh	r3, [r2, r3]
   421b8:	add	r3, r3, #2
   421bc:	sub	sl, sl, r3
   421c0:	ldr	r3, [sp, #80]	; 0x50
   421c4:	sub	r3, r3, #2
   421c8:	str	r3, [sp, #80]	; 0x50
   421cc:	bpl	4214c <fputs@plt+0x31084>
   421d0:	cmp	r4, #1
   421d4:	ldr	r2, [r6, #4]
   421d8:	ldrne	r3, [r6]
   421dc:	ldreq	r3, [sp, #16]
   421e0:	str	r9, [r7, #4]
   421e4:	cmp	r2, r3
   421e8:	str	sl, [r7]
   421ec:	sub	r4, r4, #1
   421f0:	bgt	42054 <fputs@plt+0x30f8c>
   421f4:	ldr	r0, [pc, #768]	; 424fc <fputs@plt+0x31434>
   421f8:	b	41bd0 <fputs@plt+0x30b08>
   421fc:	ldr	r3, [sp, #72]	; 0x48
   42200:	mov	r2, #0
   42204:	cmp	r3, #0
   42208:	movne	r3, #1
   4220c:	ldreq	r3, [sp, #108]	; 0x6c
   42210:	str	r2, [sp]
   42214:	add	r1, sp, #304	; 0x130
   42218:	add	r2, sp, #108	; 0x6c
   4221c:	ldr	r0, [sp, #28]
   42220:	bl	3fcc4 <fputs@plt+0x2ebfc>
   42224:	cmp	r0, #0
   42228:	str	r0, [sp, #104]	; 0x68
   4222c:	bne	4228c <fputs@plt+0x311c4>
   42230:	mov	r1, r5
   42234:	ldr	r0, [sp, #304]	; 0x130
   42238:	bl	2e918 <fputs@plt+0x1d850>
   4223c:	add	r3, sp, #224	; 0xe0
   42240:	ldr	r2, [sp, #168]	; 0xa8
   42244:	ldr	r1, [sp, #304]	; 0x130
   42248:	str	r2, [r3, r4, lsl #2]
   4224c:	ldr	r3, [sp, #28]
   42250:	str	r1, [r6, r4, lsl #2]
   42254:	add	r9, r4, #1
   42258:	ldrb	r3, [r3, #17]
   4225c:	cmp	r3, #0
   42260:	beq	420ac <fputs@plt+0x30fe4>
   42264:	add	r3, sp, #104	; 0x68
   42268:	str	r3, [sp]
   4226c:	ldr	r3, [fp, #84]	; 0x54
   42270:	mov	r2, #5
   42274:	ldr	r1, [r1, #84]	; 0x54
   42278:	ldr	r0, [sp, #28]
   4227c:	bl	403bc <fputs@plt+0x2f2f4>
   42280:	ldr	r3, [sp, #104]	; 0x68
   42284:	cmp	r3, #0
   42288:	b	420a8 <fputs@plt+0x30fe0>
   4228c:	mov	r9, r4
   42290:	b	41964 <fputs@plt+0x3089c>
   42294:	ldr	r4, [r0, r2, lsl #2]
   42298:	cmp	r1, r4
   4229c:	bne	422b0 <fputs@plt+0x311e8>
   422a0:	ldr	r0, [pc, #600]	; 42500 <fputs@plt+0x31438>
   422a4:	bl	2e81c <fputs@plt+0x1d754>
   422a8:	str	r0, [sp, #104]	; 0x68
   422ac:	b	41964 <fputs@plt+0x3089c>
   422b0:	add	r2, r2, #1
   422b4:	b	420f4 <fputs@plt+0x3102c>
   422b8:	add	r1, sp, #328	; 0x148
   422bc:	add	r3, r1, r3
   422c0:	add	r1, sp, #284	; 0x11c
   422c4:	ldr	r3, [r3, #-44]	; 0xffffffd4
   422c8:	ldr	r1, [r1, r2, lsl #2]
   422cc:	cmp	r1, r3
   422d0:	movcc	r4, r2
   422d4:	add	r2, r2, #1
   422d8:	cmp	r2, r9
   422dc:	lsl	r3, r4, #2
   422e0:	bne	422b8 <fputs@plt+0x311f0>
   422e4:	add	r2, sp, #328	; 0x148
   422e8:	add	r3, r2, r3
   422ec:	cmp	r4, r7
   422f0:	ldr	r2, [r3, #-44]	; 0xffffffd4
   422f4:	str	r2, [sp, #108]	; 0x6c
   422f8:	mvn	r2, #0
   422fc:	str	r2, [r3, #-44]	; 0xffffffd4
   42300:	beq	42354 <fputs@plt+0x3128c>
   42304:	ble	4232c <fputs@plt+0x31264>
   42308:	ldr	r3, [r3, #-144]	; 0xffffff70
   4230c:	ldr	r0, [r3, #72]	; 0x48
   42310:	ldr	r3, [sp, #28]
   42314:	ldr	r1, [r3, #44]	; 0x2c
   42318:	mov	r3, #0
   4231c:	add	r1, r1, #1
   42320:	strh	r3, [r0, #24]
   42324:	add	r1, r1, r4
   42328:	bl	15448 <fputs@plt+0x4380>
   4232c:	ldr	r8, [r6, r7, lsl #2]
   42330:	add	r3, sp, #328	; 0x148
   42334:	add	r4, r3, r4, lsl #1
   42338:	ldr	r0, [r8, #72]	; 0x48
   4233c:	ldrh	r3, [r4, #-200]	; 0xffffff38
   42340:	ldr	r1, [sp, #108]	; 0x6c
   42344:	strh	r3, [r0, #24]
   42348:	bl	15448 <fputs@plt+0x4380>
   4234c:	ldr	r3, [sp, #108]	; 0x6c
   42350:	str	r3, [r8, #84]	; 0x54
   42354:	add	r7, r7, #1
   42358:	cmp	r7, r9
   4235c:	bne	42110 <fputs@plt+0x31048>
   42360:	ldr	r2, [sp, #80]	; 0x50
   42364:	add	r3, sp, #328	; 0x148
   42368:	ldr	r1, [sp, #84]	; 0x54
   4236c:	add	r3, r3, r2, lsl #2
   42370:	lsr	r5, r5, #3
   42374:	ldr	r2, [r3, #-144]	; 0xffffff70
   42378:	eor	r5, r5, #1
   4237c:	ldr	r3, [r2, #84]	; 0x54
   42380:	rev	r3, r3
   42384:	str	r3, [r1]
   42388:	ldr	r3, [sp, #40]	; 0x28
   4238c:	cmp	r3, r9
   42390:	moveq	r5, #0
   42394:	andne	r5, r5, #1
   42398:	cmp	r5, #0
   4239c:	beq	423c8 <fputs@plt+0x31300>
   423a0:	cmp	r3, r9
   423a4:	ldr	r1, [sp, #88]	; 0x58
   423a8:	addlt	r3, sp, #180	; 0xb4
   423ac:	addge	r3, sp, #136	; 0x88
   423b0:	add	r3, r3, r1
   423b4:	ldr	r2, [r2, #56]	; 0x38
   423b8:	ldr	r3, [r3, #4]
   423bc:	ldr	r3, [r3, #56]	; 0x38
   423c0:	ldr	r3, [r3, #8]
   423c4:	str	r3, [r2, #8]
   423c8:	ldr	r3, [sp, #28]
   423cc:	ldrb	r3, [r3, #17]
   423d0:	cmp	r3, #0
   423d4:	bne	42504 <fputs@plt+0x3143c>
   423d8:	ldr	r7, [sp, #16]
   423dc:	add	r8, sp, #204	; 0xcc
   423e0:	mov	r4, r7
   423e4:	ldr	r3, [sp, #80]	; 0x50
   423e8:	cmp	r4, r3
   423ec:	bne	42660 <fputs@plt+0x31598>
   423f0:	rsb	r3, r9, #1
   423f4:	str	r3, [sp, #56]	; 0x38
   423f8:	ldr	r3, [sp, #56]	; 0x38
   423fc:	cmp	r3, #0
   42400:	rsblt	r3, r3, #0
   42404:	str	r3, [sp, #44]	; 0x2c
   42408:	ldr	r2, [sp, #44]	; 0x2c
   4240c:	add	r3, sp, #328	; 0x148
   42410:	add	r3, r3, r2
   42414:	ldrb	r3, [r3, #-216]	; 0xffffff28
   42418:	cmp	r3, #0
   4241c:	bne	42448 <fputs@plt+0x31380>
   42420:	ldr	r3, [sp, #56]	; 0x38
   42424:	cmp	r3, #0
   42428:	bge	42754 <fputs@plt+0x3168c>
   4242c:	sub	r3, r2, #1
   42430:	add	r2, sp, #328	; 0x148
   42434:	add	r3, r2, r3, lsl #2
   42438:	ldr	r2, [r3, #-104]	; 0xffffff98
   4243c:	ldr	r3, [r3, #-124]	; 0xffffff84
   42440:	cmp	r2, r3
   42444:	bge	42764 <fputs@plt+0x3169c>
   42448:	ldr	r3, [sp, #56]	; 0x38
   4244c:	add	r3, r3, #1
   42450:	cmp	r3, r9
   42454:	str	r3, [sp, #56]	; 0x38
   42458:	bne	423f8 <fputs@plt+0x31330>
   4245c:	ldr	r3, [sp, #24]
   42460:	cmp	r3, #1
   42464:	bne	42ae0 <fputs@plt+0x31a18>
   42468:	ldrh	r3, [fp, #18]
   4246c:	cmp	r3, #0
   42470:	bne	42ae0 <fputs@plt+0x31a18>
   42474:	ldr	r4, [sp, #184]	; 0xb8
   42478:	ldrb	r2, [fp, #5]
   4247c:	ldrh	r3, [r4, #16]
   42480:	cmp	r2, r3
   42484:	bhi	42ae0 <fputs@plt+0x31a18>
   42488:	mov	r0, r4
   4248c:	bl	2f234 <fputs@plt+0x1e16c>
   42490:	add	r5, sp, #328	; 0x148
   42494:	cmp	r0, #0
   42498:	str	r0, [r5, #-224]!	; 0xffffff20
   4249c:	bne	424b0 <fputs@plt+0x313e8>
   424a0:	mov	r2, r5
   424a4:	mov	r1, fp
   424a8:	mov	r0, r4
   424ac:	bl	405f0 <fputs@plt+0x2f528>
   424b0:	mov	r1, r5
   424b4:	mov	r0, r4
   424b8:	bl	410c4 <fputs@plt+0x2fffc>
   424bc:	mov	r4, r9
   424c0:	add	r5, sp, #140	; 0x8c
   424c4:	ldr	r3, [sp, #40]	; 0x28
   424c8:	cmp	r3, r4
   424cc:	ble	41964 <fputs@plt+0x3089c>
   424d0:	ldr	r0, [r5, r4, lsl #2]
   424d4:	add	r1, sp, #104	; 0x68
   424d8:	bl	410c4 <fputs@plt+0x2fffc>
   424dc:	add	r4, r4, #1
   424e0:	b	424c4 <fputs@plt+0x313fc>
   424e4:	andeq	pc, r0, r1, ror r4	; <UNPREDICTABLE>
   424e8:	andeq	pc, r0, r4, asr #11
   424ec:	andeq	pc, r0, r7, lsl #12
   424f0:	andeq	pc, r0, r9, ror #12
   424f4:	andeq	pc, r0, r5, ror r6	; <UNPREDICTABLE>
   424f8:	muleq	r0, r6, r6
   424fc:	andeq	pc, r0, r0, asr #13
   42500:	andeq	pc, r0, sl, lsl #14
   42504:	ldr	r4, [sp, #184]	; 0xb8
   42508:	ldr	r6, [sp, #16]
   4250c:	ldr	r3, [r4, #56]	; 0x38
   42510:	ldrh	r7, [r4, #18]
   42514:	str	r3, [sp, #44]	; 0x2c
   42518:	ldrb	r3, [r4, #1]
   4251c:	mov	r8, r6
   42520:	mov	r5, r6
   42524:	add	r7, r7, r3
   42528:	ldr	r3, [sp, #28]
   4252c:	ldr	r3, [r3, #36]	; 0x24
   42530:	str	r3, [sp, #72]	; 0x48
   42534:	ldr	r3, [sp, #168]	; 0xa8
   42538:	cmp	r5, r3
   4253c:	bge	423d8 <fputs@plt+0x31310>
   42540:	ldr	r3, [sp, #176]	; 0xb0
   42544:	cmp	r5, r7
   42548:	ldr	sl, [r3, r5, lsl #2]
   4254c:	bne	4258c <fputs@plt+0x314c4>
   42550:	add	r6, r6, #1
   42554:	add	r2, sp, #328	; 0x148
   42558:	lsl	r3, r6, #2
   4255c:	add	r3, r2, r3
   42560:	cmp	r6, r9
   42564:	ldrlt	r2, [r3, #-144]	; 0xffffff70
   42568:	ldrge	r2, [r3, #-188]	; 0xffffff44
   4256c:	ldrb	r1, [r2, #1]
   42570:	ldrh	r3, [r2, #18]
   42574:	add	r3, r3, r1
   42578:	ldr	r1, [sp, #64]	; 0x40
   4257c:	add	r3, r3, r1
   42580:	add	r7, r7, r3
   42584:	ldr	r3, [r2, #56]	; 0x38
   42588:	str	r3, [sp, #44]	; 0x2c
   4258c:	add	r3, sp, #328	; 0x148
   42590:	add	r3, r3, r8, lsl #2
   42594:	ldr	r3, [r3, #-124]	; 0xffffff84
   42598:	cmp	r5, r3
   4259c:	bne	425bc <fputs@plt+0x314f4>
   425a0:	add	r8, r8, #1
   425a4:	add	r3, sp, #328	; 0x148
   425a8:	add	r3, r3, r8, lsl #2
   425ac:	ldr	r4, [r3, #-144]	; 0xffffff70
   425b0:	ldr	r3, [sp, #56]	; 0x38
   425b4:	cmp	r3, #0
   425b8:	beq	42658 <fputs@plt+0x31590>
   425bc:	cmp	r6, r9
   425c0:	bge	425f8 <fputs@plt+0x31530>
   425c4:	add	r3, sp, #328	; 0x148
   425c8:	add	r3, r3, r6, lsl #2
   425cc:	ldr	r2, [r4, #84]	; 0x54
   425d0:	ldr	r3, [r3, #-64]	; 0xffffffc0
   425d4:	cmp	r2, r3
   425d8:	bne	425f8 <fputs@plt+0x31530>
   425dc:	ldr	r3, [sp, #44]	; 0x2c
   425e0:	cmp	r3, sl
   425e4:	bhi	425f8 <fputs@plt+0x31530>
   425e8:	ldr	r2, [sp, #72]	; 0x48
   425ec:	add	r3, r3, r2
   425f0:	cmp	sl, r3
   425f4:	bcc	42658 <fputs@plt+0x31590>
   425f8:	ldr	r3, [sp, #52]	; 0x34
   425fc:	cmp	r3, #0
   42600:	bne	42624 <fputs@plt+0x3155c>
   42604:	ldr	r1, [sl]
   42608:	add	r3, sp, #104	; 0x68
   4260c:	str	r3, [sp]
   42610:	mov	r2, #5
   42614:	ldr	r3, [r4, #84]	; 0x54
   42618:	rev	r1, r1
   4261c:	ldr	r0, [sp, #28]
   42620:	bl	403bc <fputs@plt+0x2f2f4>
   42624:	mov	r1, r5
   42628:	add	r0, sp, #168	; 0xa8
   4262c:	bl	1613c <fputs@plt+0x5074>
   42630:	ldrh	r3, [r4, #12]
   42634:	cmp	r3, r0
   42638:	bcs	4264c <fputs@plt+0x31584>
   4263c:	add	r2, sp, #104	; 0x68
   42640:	mov	r1, sl
   42644:	mov	r0, r4
   42648:	bl	40498 <fputs@plt+0x2f3d0>
   4264c:	ldr	r3, [sp, #104]	; 0x68
   42650:	cmp	r3, #0
   42654:	bne	41964 <fputs@plt+0x3089c>
   42658:	add	r5, r5, #1
   4265c:	b	42534 <fputs@plt+0x3146c>
   42660:	add	r3, sp, #184	; 0xb8
   42664:	ldr	r1, [sp, #176]	; 0xb0
   42668:	ldr	r5, [r3, r4, lsl #2]
   4266c:	ldr	r3, [r8, r4, lsl #2]
   42670:	ldr	r0, [sp, #180]	; 0xb4
   42674:	ldr	ip, [sp, #68]	; 0x44
   42678:	lsl	r2, r3, #2
   4267c:	ldr	sl, [r1, r3, lsl #2]
   42680:	lsl	r3, r3, #1
   42684:	add	r6, ip, r7
   42688:	ldrb	ip, [r5, #4]
   4268c:	ldrh	r3, [r0, r3]
   42690:	ldr	r0, [sp, #52]	; 0x34
   42694:	cmp	ip, #0
   42698:	add	r0, r3, r0
   4269c:	bne	426f0 <fputs@plt+0x31628>
   426a0:	ldr	r3, [r5, #56]	; 0x38
   426a4:	ldr	r2, [sl]
   426a8:	str	r2, [r3, #8]
   426ac:	add	r3, sp, #104	; 0x68
   426b0:	str	r3, [sp, #8]
   426b4:	ldr	r1, [sp, #48]	; 0x30
   426b8:	ldr	r3, [r5, #84]	; 0x54
   426bc:	add	r7, r7, r0
   426c0:	str	r3, [sp, #4]
   426c4:	str	r6, [sp]
   426c8:	mov	r3, r0
   426cc:	mov	r2, sl
   426d0:	add	r1, r1, r4
   426d4:	mov	r0, fp
   426d8:	bl	410f0 <fputs@plt+0x30028>
   426dc:	ldr	r3, [sp, #104]	; 0x68
   426e0:	cmp	r3, #0
   426e4:	bne	41964 <fputs@plt+0x3089c>
   426e8:	add	r4, r4, #1
   426ec:	b	423e4 <fputs@plt+0x3131c>
   426f0:	ldr	ip, [sp, #56]	; 0x38
   426f4:	cmp	ip, #0
   426f8:	beq	42734 <fputs@plt+0x3166c>
   426fc:	add	r1, r1, r2
   42700:	ldr	r3, [r5, #80]	; 0x50
   42704:	add	r2, sp, #304	; 0x130
   42708:	ldr	r1, [r1, #-4]
   4270c:	mov	r0, r5
   42710:	blx	r3
   42714:	add	r3, sp, #304	; 0x130
   42718:	add	r0, r6, #4
   4271c:	ldrd	r2, [r3]
   42720:	bl	1a3d8 <fputs@plt+0x9310>
   42724:	mov	sl, r6
   42728:	mov	r6, #0
   4272c:	add	r0, r0, #4
   42730:	b	426ac <fputs@plt+0x315e4>
   42734:	cmp	r3, #4
   42738:	sub	sl, sl, #4
   4273c:	bne	426ac <fputs@plt+0x315e4>
   42740:	ldr	r3, [fp, #76]	; 0x4c
   42744:	mov	r1, sl
   42748:	mov	r0, fp
   4274c:	blx	r3
   42750:	b	426ac <fputs@plt+0x315e4>
   42754:	ldreq	r8, [sp, #56]	; 0x38
   42758:	ldreq	r5, [sp, #204]	; 0xcc
   4275c:	moveq	r6, r8
   42760:	beq	427b4 <fputs@plt+0x316ec>
   42764:	ldr	r2, [sp, #44]	; 0x2c
   42768:	ldr	r3, [sp, #40]	; 0x28
   4276c:	cmp	r3, r2
   42770:	sub	r3, r2, #1
   42774:	addgt	r2, sp, #328	; 0x148
   42778:	addgt	r2, r2, r3, lsl #2
   4277c:	ldrle	r8, [sp, #168]	; 0xa8
   42780:	ldrgt	r8, [r2, #-104]	; 0xffffff98
   42784:	ldrgt	r2, [sp, #64]	; 0x40
   42788:	addgt	r8, r2, r8
   4278c:	add	r2, sp, #328	; 0x148
   42790:	add	r3, r2, r3, lsl #2
   42794:	ldr	r6, [r3, #-124]	; 0xffffff84
   42798:	ldr	r3, [sp, #64]	; 0x40
   4279c:	add	r6, r3, r6
   427a0:	mov	r3, r2
   427a4:	ldr	r2, [sp, #44]	; 0x2c
   427a8:	add	r3, r3, r2, lsl #2
   427ac:	ldr	r5, [r3, #-124]	; 0xffffff84
   427b0:	sub	r5, r5, r6
   427b4:	ldr	r2, [sp, #44]	; 0x2c
   427b8:	add	r3, sp, #328	; 0x148
   427bc:	cmp	r8, r6
   427c0:	add	r3, r3, r2, lsl #2
   427c4:	ldr	r4, [r3, #-144]	; 0xffffff70
   427c8:	ldr	r3, [r4, #56]	; 0x38
   427cc:	ldrh	r7, [r4, #18]
   427d0:	str	r3, [sp, #48]	; 0x30
   427d4:	ldrb	r3, [r4, #5]
   427d8:	add	sl, r8, r7
   427dc:	str	r3, [sp, #80]	; 0x50
   427e0:	ldr	r3, [r4, #64]	; 0x40
   427e4:	add	r3, r3, r5, lsl #1
   427e8:	str	r3, [sp, #72]	; 0x48
   427ec:	ldrb	r3, [r4, #1]
   427f0:	add	r3, sl, r3
   427f4:	str	r3, [sp, #84]	; 0x54
   427f8:	add	sl, r6, r5
   427fc:	bge	42834 <fputs@plt+0x3176c>
   42800:	add	r3, sp, #168	; 0xa8
   42804:	sub	r2, r6, r8
   42808:	mov	r1, r8
   4280c:	mov	r0, r4
   42810:	bl	116a8 <fputs@plt+0x5e0>
   42814:	lsl	r2, r7, #1
   42818:	mov	r3, r0
   4281c:	ldr	r0, [r4, #64]	; 0x40
   42820:	str	r3, [sp, #88]	; 0x58
   42824:	add	r1, r0, r3, lsl #1
   42828:	bl	11014 <memmove@plt>
   4282c:	ldr	r3, [sp, #88]	; 0x58
   42830:	sub	r7, r7, r3
   42834:	ldr	r3, [sp, #84]	; 0x54
   42838:	cmp	r3, sl
   4283c:	ble	4285c <fputs@plt+0x31794>
   42840:	ldr	r2, [sp, #84]	; 0x54
   42844:	add	r3, sp, #168	; 0xa8
   42848:	sub	r2, r2, sl
   4284c:	mov	r1, sl
   42850:	mov	r0, r4
   42854:	bl	116a8 <fputs@plt+0x5e0>
   42858:	sub	r7, r7, r0
   4285c:	ldr	r3, [sp, #80]	; 0x50
   42860:	add	r3, r3, #5
   42864:	str	r3, [sp, #88]	; 0x58
   42868:	ldr	r3, [sp, #80]	; 0x50
   4286c:	ldr	r2, [sp, #88]	; 0x58
   42870:	add	r3, r3, #6
   42874:	str	r3, [sp, #92]	; 0x5c
   42878:	ldr	r3, [sp, #48]	; 0x30
   4287c:	ldr	r1, [sp, #92]	; 0x5c
   42880:	ldrb	r2, [r3, r2]
   42884:	ldrb	r3, [r3, r1]
   42888:	orr	r3, r3, r2, lsl #8
   4288c:	sub	r3, r3, #1
   42890:	ldr	r2, [sp, #48]	; 0x30
   42894:	uxth	r3, r3
   42898:	add	r3, r3, #1
   4289c:	add	r3, r2, r3
   428a0:	ldr	r2, [sp, #72]	; 0x48
   428a4:	str	r3, [sp, #304]	; 0x130
   428a8:	cmp	r2, r3
   428ac:	bls	428f4 <fputs@plt+0x3182c>
   428b0:	lsl	r3, r6, #1
   428b4:	lsl	r6, r6, #2
   428b8:	mov	sl, r6
   428bc:	mov	r7, r3
   428c0:	mov	r2, r5
   428c4:	str	r3, [sp, #48]	; 0x30
   428c8:	cmp	r2, #0
   428cc:	ldr	r8, [sp, #180]	; 0xb4
   428d0:	bgt	42aa4 <fputs@plt+0x319dc>
   428d4:	ldr	r3, [sp, #48]	; 0x30
   428d8:	ldr	r2, [sp, #176]	; 0xb0
   428dc:	add	r3, r8, r3
   428e0:	add	r2, r2, r6
   428e4:	mov	r1, r5
   428e8:	mov	r0, r4
   428ec:	bl	2f3ec <fputs@plt+0x1e324>
   428f0:	b	429e4 <fputs@plt+0x3191c>
   428f4:	cmp	r8, r6
   428f8:	ble	4294c <fputs@plt+0x31884>
   428fc:	sub	sl, r8, r6
   42900:	cmp	sl, r5
   42904:	movge	sl, r5
   42908:	ldr	r3, [r4, #64]	; 0x40
   4290c:	lsl	r2, r7, #1
   42910:	mov	r1, r3
   42914:	add	r0, r3, sl, lsl #1
   42918:	str	r3, [sp, #84]	; 0x54
   4291c:	bl	11014 <memmove@plt>
   42920:	add	r3, sp, #168	; 0xa8
   42924:	str	r3, [sp, #8]
   42928:	stm	sp, {r6, sl}
   4292c:	ldr	r3, [sp, #84]	; 0x54
   42930:	add	r2, sp, #304	; 0x130
   42934:	ldr	r1, [sp, #72]	; 0x48
   42938:	mov	r0, r4
   4293c:	bl	117b8 <fputs@plt+0x6f0>
   42940:	cmp	r0, #0
   42944:	bne	428b0 <fputs@plt+0x317e8>
   42948:	add	r7, r7, sl
   4294c:	ldr	sl, [sp, #16]
   42950:	ldrb	r3, [r4, #1]
   42954:	cmp	sl, r3
   42958:	blt	42a24 <fputs@plt+0x3195c>
   4295c:	add	r2, sp, #168	; 0xa8
   42960:	ldr	r3, [r4, #64]	; 0x40
   42964:	str	r2, [sp, #8]
   42968:	sub	r2, r5, r7
   4296c:	str	r2, [sp, #4]
   42970:	add	r2, r6, r7
   42974:	str	r2, [sp]
   42978:	add	r3, r3, r7, lsl #1
   4297c:	add	r2, sp, #304	; 0x130
   42980:	ldr	r1, [sp, #72]	; 0x48
   42984:	mov	r0, r4
   42988:	bl	117b8 <fputs@plt+0x6f0>
   4298c:	cmp	r0, #0
   42990:	bne	428b0 <fputs@plt+0x317e8>
   42994:	ldr	r2, [sp, #80]	; 0x50
   42998:	ldr	r3, [sp, #48]	; 0x30
   4299c:	uxth	r5, r5
   429a0:	add	r3, r3, r2
   429a4:	strh	r5, [r4, #18]
   429a8:	lsr	r5, r5, #8
   429ac:	strb	r0, [r4, #1]
   429b0:	strb	r5, [r3, #3]
   429b4:	ldrh	r2, [r4, #18]
   429b8:	ldr	r1, [sp, #88]	; 0x58
   429bc:	strb	r2, [r3, #4]
   429c0:	ldr	r3, [sp, #304]	; 0x130
   429c4:	ldr	r2, [sp, #48]	; 0x30
   429c8:	sub	r3, r3, r2
   429cc:	asr	r3, r3, #8
   429d0:	strb	r3, [r2, r1]
   429d4:	ldr	r3, [sp, #304]	; 0x130
   429d8:	ldr	r1, [sp, #92]	; 0x5c
   429dc:	sub	r3, r3, r2
   429e0:	strb	r3, [r2, r1]
   429e4:	cmp	r0, #0
   429e8:	str	r0, [sp, #104]	; 0x68
   429ec:	bne	41964 <fputs@plt+0x3089c>
   429f0:	ldr	r2, [sp, #44]	; 0x2c
   429f4:	add	r3, sp, #328	; 0x148
   429f8:	add	r3, r3, r2
   429fc:	mov	r2, #1
   42a00:	strb	r2, [r3, #-216]	; 0xffffff28
   42a04:	ldr	r2, [sp, #44]	; 0x2c
   42a08:	add	r3, sp, #328	; 0x148
   42a0c:	add	r3, r3, r2, lsl #2
   42a10:	ldr	r2, [sp, #76]	; 0x4c
   42a14:	ldr	r3, [r3, #-84]	; 0xffffffac
   42a18:	sub	r3, r2, r3
   42a1c:	strh	r3, [r4, #16]
   42a20:	b	42448 <fputs@plt+0x31380>
   42a24:	add	r3, r4, sl, lsl #1
   42a28:	ldrh	r3, [r3, #22]
   42a2c:	add	r3, r3, r8
   42a30:	sub	r2, r3, r6
   42a34:	cmp	r2, #0
   42a38:	cmpge	r5, r2
   42a3c:	str	r3, [sp, #84]	; 0x54
   42a40:	ble	42a9c <fputs@plt+0x319d4>
   42a44:	ldr	r3, [r4, #64]	; 0x40
   42a48:	add	r3, r3, r2, lsl #1
   42a4c:	sub	r2, r7, r2
   42a50:	mov	r1, r3
   42a54:	lsl	r2, r2, #1
   42a58:	add	r0, r3, #2
   42a5c:	str	r3, [sp, #100]	; 0x64
   42a60:	bl	11014 <memmove@plt>
   42a64:	add	r3, sp, #168	; 0xa8
   42a68:	str	r3, [sp, #8]
   42a6c:	mov	r3, #1
   42a70:	str	r3, [sp, #4]
   42a74:	ldr	r3, [sp, #84]	; 0x54
   42a78:	add	r2, sp, #304	; 0x130
   42a7c:	str	r3, [sp]
   42a80:	ldr	r1, [sp, #72]	; 0x48
   42a84:	ldr	r3, [sp, #100]	; 0x64
   42a88:	mov	r0, r4
   42a8c:	bl	117b8 <fputs@plt+0x6f0>
   42a90:	add	r7, r7, #1
   42a94:	cmp	r0, #0
   42a98:	bne	428b0 <fputs@plt+0x317e8>
   42a9c:	add	sl, sl, #1
   42aa0:	b	42950 <fputs@plt+0x31888>
   42aa4:	ldrh	r3, [r8, r7]
   42aa8:	cmp	r3, #0
   42aac:	bne	42ad0 <fputs@plt+0x31a08>
   42ab0:	ldr	r0, [sp, #172]	; 0xac
   42ab4:	ldr	r1, [sp, #176]	; 0xb0
   42ab8:	str	r2, [sp, #72]	; 0x48
   42abc:	ldr	r3, [r0, #76]	; 0x4c
   42ac0:	ldr	r1, [r1, sl]
   42ac4:	blx	r3
   42ac8:	ldr	r2, [sp, #72]	; 0x48
   42acc:	strh	r0, [r8, r7]
   42ad0:	sub	r2, r2, #1
   42ad4:	add	r7, r7, #2
   42ad8:	add	sl, sl, #4
   42adc:	b	428c8 <fputs@plt+0x31800>
   42ae0:	ldr	r3, [sp, #28]
   42ae4:	ldr	r2, [sp, #52]	; 0x34
   42ae8:	ldrb	r3, [r3, #17]
   42aec:	adds	r3, r3, #0
   42af0:	movne	r3, #1
   42af4:	cmp	r2, #0
   42af8:	movne	r3, #0
   42afc:	cmp	r3, #0
   42b00:	beq	424bc <fputs@plt+0x313f4>
   42b04:	add	r6, sp, #184	; 0xb8
   42b08:	add	r5, sp, #104	; 0x68
   42b0c:	mov	r4, #5
   42b10:	ldr	r3, [sp, #16]
   42b14:	ldr	r0, [sp, #28]
   42b18:	ldr	r3, [r6, r3, lsl #2]
   42b1c:	ldr	r2, [r3, #56]	; 0x38
   42b20:	ldr	r1, [r2, #8]
   42b24:	str	r5, [sp]
   42b28:	mov	r2, r4
   42b2c:	ldr	r3, [r3, #84]	; 0x54
   42b30:	rev	r1, r1
   42b34:	bl	403bc <fputs@plt+0x2f2f4>
   42b38:	ldr	r3, [sp, #16]
   42b3c:	add	r3, r3, #1
   42b40:	cmp	r3, r9
   42b44:	str	r3, [sp, #16]
   42b48:	bne	42b10 <fputs@plt+0x31a48>
   42b4c:	b	424bc <fputs@plt+0x313f4>
   42b50:	ldr	r3, [sp, #36]	; 0x24
   42b54:	ldr	r0, [r4, r3, lsl #2]
   42b58:	bl	3d128 <fputs@plt+0x2c060>
   42b5c:	ldr	r3, [sp, #36]	; 0x24
   42b60:	add	r3, r3, #1
   42b64:	str	r3, [sp, #36]	; 0x24
   42b68:	b	41990 <fputs@plt+0x308c8>
   42b6c:	ldr	r3, [sp, #36]	; 0x24
   42b70:	b	417fc <fputs@plt+0x30734>
   42b74:	str	r3, [sp, #24]
   42b78:	b	41620 <fputs@plt+0x30558>
   42b7c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   42b80:	mov	r5, r3
   42b84:	ldr	r3, [r0, #44]	; 0x2c
   42b88:	sub	sp, sp, #24
   42b8c:	cmp	r1, r3
   42b90:	bls	42bac <fputs@plt+0x31ae4>
   42b94:	ldr	r0, [pc, #396]	; 42d28 <fputs@plt+0x31c60>
   42b98:	bl	2e81c <fputs@plt+0x1d754>
   42b9c:	mov	r4, r0
   42ba0:	mov	r0, r4
   42ba4:	add	sp, sp, #24
   42ba8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   42bac:	mov	r3, #0
   42bb0:	mov	r9, r2
   42bb4:	str	r3, [sp]
   42bb8:	add	r2, sp, #16
   42bbc:	mov	sl, r0
   42bc0:	bl	3e574 <fputs@plt+0x2d4ac>
   42bc4:	cmp	r0, #0
   42bc8:	mov	r4, r0
   42bcc:	str	r0, [sp, #20]
   42bd0:	bne	42ba0 <fputs@plt+0x31ad8>
   42bd4:	ldr	r3, [sp, #16]
   42bd8:	ldrb	r2, [r3, #8]
   42bdc:	cmp	r2, #0
   42be0:	moveq	r6, #1
   42be4:	strbeq	r6, [r3, #8]
   42be8:	ldrbeq	r8, [r3, #5]
   42bec:	beq	42c5c <fputs@plt+0x31b94>
   42bf0:	ldr	r0, [pc, #308]	; 42d2c <fputs@plt+0x31c64>
   42bf4:	bl	2e81c <fputs@plt+0x1d754>
   42bf8:	str	r0, [sp, #20]
   42bfc:	ldr	r0, [sp, #16]
   42c00:	mov	r3, #0
   42c04:	strb	r3, [r0, #8]
   42c08:	bl	3d128 <fputs@plt+0x2c060>
   42c0c:	ldr	r4, [sp, #20]
   42c10:	b	42ba0 <fputs@plt+0x31ad8>
   42c14:	ldr	r0, [r3, #64]	; 0x40
   42c18:	lsl	r2, r4, #1
   42c1c:	ldrh	r7, [r3, #20]
   42c20:	ldrh	r2, [r0, r2]
   42c24:	cmp	r1, #0
   42c28:	rev16	r2, r2
   42c2c:	and	r2, r2, r7
   42c30:	ldr	r7, [r3, #56]	; 0x38
   42c34:	add	r7, r7, r2
   42c38:	beq	42cbc <fputs@plt+0x31bf4>
   42c3c:	add	r2, sp, #14
   42c40:	mov	r1, r7
   42c44:	ldr	r0, [sp, #16]
   42c48:	bl	40f44 <fputs@plt+0x2fe7c>
   42c4c:	cmp	r0, #0
   42c50:	str	r0, [sp, #20]
   42c54:	bne	42bfc <fputs@plt+0x31b34>
   42c58:	add	r4, r4, #1
   42c5c:	ldr	r3, [sp, #16]
   42c60:	ldrh	r2, [r3, #18]
   42c64:	ldrb	r1, [r3, #4]
   42c68:	cmp	r4, r2
   42c6c:	blt	42c14 <fputs@plt+0x31b4c>
   42c70:	cmp	r1, #0
   42c74:	bne	42ce4 <fputs@plt+0x31c1c>
   42c78:	ldr	r3, [r3, #56]	; 0x38
   42c7c:	mov	r2, #1
   42c80:	add	r3, r3, r8
   42c84:	mov	r0, sl
   42c88:	ldr	r1, [r3, #8]
   42c8c:	mov	r3, r5
   42c90:	rev	r1, r1
   42c94:	bl	42b7c <fputs@plt+0x31ab4>
   42c98:	cmp	r0, #0
   42c9c:	str	r0, [sp, #20]
   42ca0:	bne	42bfc <fputs@plt+0x31b34>
   42ca4:	cmp	r9, #0
   42ca8:	beq	42cf8 <fputs@plt+0x31c30>
   42cac:	add	r1, sp, #20
   42cb0:	ldr	r0, [sp, #16]
   42cb4:	bl	410c4 <fputs@plt+0x2fffc>
   42cb8:	b	42bfc <fputs@plt+0x31b34>
   42cbc:	ldr	r1, [r7]
   42cc0:	mov	r3, r5
   42cc4:	mov	r2, r6
   42cc8:	rev	r1, r1
   42ccc:	mov	r0, sl
   42cd0:	bl	42b7c <fputs@plt+0x31ab4>
   42cd4:	cmp	r0, #0
   42cd8:	str	r0, [sp, #20]
   42cdc:	beq	42c3c <fputs@plt+0x31b74>
   42ce0:	b	42bfc <fputs@plt+0x31b34>
   42ce4:	cmp	r5, #0
   42ce8:	ldrne	r3, [r5]
   42cec:	addne	r3, r3, r2
   42cf0:	strne	r3, [r5]
   42cf4:	b	42ca4 <fputs@plt+0x31bdc>
   42cf8:	ldr	r3, [sp, #16]
   42cfc:	ldr	r0, [r3, #72]	; 0x48
   42d00:	bl	3b8d8 <fputs@plt+0x2a810>
   42d04:	cmp	r0, #0
   42d08:	str	r0, [sp, #20]
   42d0c:	bne	42bfc <fputs@plt+0x31b34>
   42d10:	ldr	r0, [sp, #16]
   42d14:	ldr	r3, [r0, #56]	; 0x38
   42d18:	ldrb	r1, [r3, r8]
   42d1c:	orr	r1, r1, #8
   42d20:	bl	2e918 <fputs@plt+0x1d850>
   42d24:	b	42bfc <fputs@plt+0x31b34>
   42d28:	strdeq	pc, [r0], -r9
   42d2c:	strdeq	pc, [r0], -lr
   42d30:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   42d34:	mov	r9, r3
   42d38:	ldrsb	r3, [r0, #68]	; 0x44
   42d3c:	sub	sp, sp, #28
   42d40:	mov	r7, r2
   42d44:	add	r3, r3, #30
   42d48:	mov	r5, r0
   42d4c:	ldr	r2, [r0, r3, lsl #2]
   42d50:	ldr	r3, [r0, #4]
   42d54:	mov	r4, r1
   42d58:	str	r2, [sp, #8]
   42d5c:	str	r3, [sp, #4]
   42d60:	ldr	sl, [sp, #64]	; 0x40
   42d64:	bl	19700 <fputs@plt+0x8638>
   42d68:	ldr	r2, [sp, #8]
   42d6c:	ldr	r3, [sp, #4]
   42d70:	ldrh	r8, [r5, #32]
   42d74:	ldr	r6, [r5, #24]
   42d78:	ldr	r1, [r2, #56]	; 0x38
   42d7c:	ldr	r3, [r3, #36]	; 0x24
   42d80:	sub	r1, r6, r1
   42d84:	sub	r3, r3, r8
   42d88:	cmp	r1, r3
   42d8c:	ldrhi	r0, [pc, #728]	; 4306c <fputs@plt+0x31fa4>
   42d90:	bhi	42f18 <fputs@plt+0x31e50>
   42d94:	cmp	r8, r4
   42d98:	bls	42f40 <fputs@plt+0x31e78>
   42d9c:	add	r3, r4, r7
   42da0:	cmp	r8, r3
   42da4:	subcc	r8, r8, r4
   42da8:	movcs	r8, r7
   42dac:	ands	fp, sl, #1
   42db0:	add	r4, r6, r4
   42db4:	beq	42f2c <fputs@plt+0x31e64>
   42db8:	ldr	r0, [r2, #72]	; 0x48
   42dbc:	bl	3b8d8 <fputs@plt+0x2a810>
   42dc0:	subs	fp, r0, #0
   42dc4:	moveq	r2, r8
   42dc8:	moveq	r1, r9
   42dcc:	moveq	r0, r4
   42dd0:	beq	42f38 <fputs@plt+0x31e70>
   42dd4:	add	r9, r9, r8
   42dd8:	sub	r7, r7, r8
   42ddc:	mov	r4, #0
   42de0:	cmp	r7, #0
   42de4:	clz	r2, fp
   42de8:	lsr	r2, r2, #5
   42dec:	moveq	r2, #0
   42df0:	cmp	r2, #0
   42df4:	beq	42efc <fputs@plt+0x31e34>
   42df8:	ldrh	r0, [r5, #32]
   42dfc:	ldr	r3, [sp, #4]
   42e00:	cmp	sl, #2
   42e04:	ldr	r8, [r3, #36]	; 0x24
   42e08:	ldr	r3, [r6, r0]
   42e0c:	sub	r8, r8, #4
   42e10:	rev	r3, r3
   42e14:	str	r3, [sp, #16]
   42e18:	beq	43064 <fputs@plt+0x31f9c>
   42e1c:	ldrb	r3, [r5, #64]	; 0x40
   42e20:	tst	r3, #4
   42e24:	bne	43064 <fputs@plt+0x31f9c>
   42e28:	ldr	r3, [r5, #28]
   42e2c:	mov	r1, r8
   42e30:	sub	r3, r3, #1
   42e34:	add	r3, r3, r8
   42e38:	sub	r0, r3, r0
   42e3c:	bl	6fcc0 <fputs@plt+0x5ebf8>
   42e40:	ldr	r3, [r5, #56]	; 0x38
   42e44:	cmp	r0, r3
   42e48:	mov	r6, r0
   42e4c:	ble	43048 <fputs@plt+0x31f80>
   42e50:	mov	r3, #0
   42e54:	lsl	r2, r0, #3
   42e58:	ldr	r0, [r5, #12]
   42e5c:	bl	20fc8 <fputs@plt+0xff00>
   42e60:	cmp	r0, #0
   42e64:	lslne	r3, r6, #1
   42e68:	strne	r3, [r5, #56]	; 0x38
   42e6c:	strne	r0, [r5, #12]
   42e70:	bne	43048 <fputs@plt+0x31f80>
   42e74:	mov	fp, #7
   42e78:	ldrb	r6, [r5, #64]	; 0x40
   42e7c:	ands	r6, r6, #4
   42e80:	beq	42ebc <fputs@plt+0x31df4>
   42e84:	mov	r1, r8
   42e88:	mov	r0, r4
   42e8c:	bl	6fcc0 <fputs@plt+0x5ebf8>
   42e90:	ldr	r2, [r5, #12]
   42e94:	ldr	r2, [r2, r0, lsl #2]
   42e98:	cmp	r2, #0
   42e9c:	moveq	r6, r2
   42ea0:	beq	42ebc <fputs@plt+0x31df4>
   42ea4:	mov	r6, r0
   42ea8:	mov	r1, r8
   42eac:	mov	r0, r4
   42eb0:	str	r2, [sp, #16]
   42eb4:	bl	6feac <fputs@plt+0x5ede4>
   42eb8:	mov	r4, r1
   42ebc:	ands	r3, sl, #1
   42ec0:	lsl	r6, r6, #2
   42ec4:	str	r3, [sp, #12]
   42ec8:	moveq	r3, #2
   42ecc:	movne	r3, #0
   42ed0:	str	r3, [sp, #8]
   42ed4:	cmp	r7, #0
   42ed8:	clz	r2, fp
   42edc:	lsr	r2, r2, #5
   42ee0:	moveq	r2, #0
   42ee4:	cmp	r2, #0
   42ee8:	beq	42efc <fputs@plt+0x31e34>
   42eec:	ldr	r3, [sp, #16]
   42ef0:	cmp	r3, #0
   42ef4:	bne	42f4c <fputs@plt+0x31e84>
   42ef8:	mov	fp, r3
   42efc:	cmp	r7, #0
   42f00:	clz	r2, fp
   42f04:	lsr	r2, r2, #5
   42f08:	moveq	r2, #0
   42f0c:	cmp	r2, #0
   42f10:	beq	42f20 <fputs@plt+0x31e58>
   42f14:	ldr	r0, [pc, #340]	; 43070 <fputs@plt+0x31fa8>
   42f18:	bl	2e81c <fputs@plt+0x1d754>
   42f1c:	mov	fp, r0
   42f20:	mov	r0, fp
   42f24:	add	sp, sp, #28
   42f28:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   42f2c:	mov	r2, r8
   42f30:	mov	r1, r4
   42f34:	mov	r0, r9
   42f38:	bl	10f3c <memcpy@plt>
   42f3c:	b	42dd4 <fputs@plt+0x31d0c>
   42f40:	sub	r4, r4, r8
   42f44:	mov	fp, #0
   42f48:	b	42de0 <fputs@plt+0x31d18>
   42f4c:	ldrb	r2, [r5, #64]	; 0x40
   42f50:	tst	r2, #4
   42f54:	ldrne	r2, [r5, #12]
   42f58:	strne	r3, [r2, r6]
   42f5c:	cmp	r4, r8
   42f60:	bcc	42fa4 <fputs@plt+0x31edc>
   42f64:	ldr	r3, [r5, #12]
   42f68:	add	r3, r3, r6
   42f6c:	ldr	r3, [r3, #4]
   42f70:	cmp	r3, #0
   42f74:	strne	r3, [sp, #16]
   42f78:	movne	fp, #0
   42f7c:	bne	42f98 <fputs@plt+0x31ed0>
   42f80:	add	r3, sp, #16
   42f84:	mov	r2, #0
   42f88:	ldr	r1, [sp, #16]
   42f8c:	ldr	r0, [sp, #4]
   42f90:	bl	3dc24 <fputs@plt+0x2cb5c>
   42f94:	mov	fp, r0
   42f98:	sub	r4, r4, r8
   42f9c:	add	r6, r6, #4
   42fa0:	b	42ed4 <fputs@plt+0x31e0c>
   42fa4:	ldr	r0, [sp, #4]
   42fa8:	add	r3, r4, r7
   42fac:	cmp	r8, r3
   42fb0:	add	r2, sp, #20
   42fb4:	ldr	r3, [sp, #8]
   42fb8:	ldr	r1, [sp, #16]
   42fbc:	ldr	r0, [r0]
   42fc0:	subcc	sl, r8, r4
   42fc4:	movcs	sl, r7
   42fc8:	bl	3d410 <fputs@plt+0x2c348>
   42fcc:	subs	fp, r0, #0
   42fd0:	bne	43024 <fputs@plt+0x31f5c>
   42fd4:	ldr	r0, [sp, #20]
   42fd8:	add	r4, r4, #4
   42fdc:	ldr	r2, [r0, #4]
   42fe0:	add	r4, r2, r4
   42fe4:	ldr	r3, [r2]
   42fe8:	rev	r3, r3
   42fec:	str	r3, [sp, #16]
   42ff0:	ldr	r3, [sp, #12]
   42ff4:	cmp	r3, #0
   42ff8:	beq	43030 <fputs@plt+0x31f68>
   42ffc:	bl	3b8d8 <fputs@plt+0x2a810>
   43000:	subs	fp, r0, #0
   43004:	bne	43018 <fputs@plt+0x31f50>
   43008:	mov	r2, sl
   4300c:	mov	r1, r9
   43010:	mov	r0, r4
   43014:	bl	10f3c <memcpy@plt>
   43018:	ldr	r0, [sp, #20]
   4301c:	bl	3d11c <fputs@plt+0x2c054>
   43020:	mov	r4, #0
   43024:	sub	r7, r7, sl
   43028:	add	r9, r9, sl
   4302c:	b	42f9c <fputs@plt+0x31ed4>
   43030:	mov	r2, sl
   43034:	mov	r1, r4
   43038:	mov	r0, r9
   4303c:	bl	10f3c <memcpy@plt>
   43040:	mov	fp, #0
   43044:	b	43018 <fputs@plt+0x31f50>
   43048:	lsl	r2, r6, #2
   4304c:	mov	r1, #0
   43050:	ldr	r0, [r5, #12]
   43054:	bl	10eac <memset@plt>
   43058:	ldrb	r3, [r5, #64]	; 0x40
   4305c:	orr	r3, r3, #4
   43060:	strb	r3, [r5, #64]	; 0x40
   43064:	mov	fp, #0
   43068:	b	42e78 <fputs@plt+0x31db0>
   4306c:	andeq	lr, r0, sl, ror fp
   43070:	andeq	lr, r0, r7, lsl ip
   43074:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   43078:	mov	r5, r3
   4307c:	ldrb	r3, [r0, #66]	; 0x42
   43080:	sub	sp, sp, #44	; 0x2c
   43084:	mov	r4, r2
   43088:	cmp	r3, #1
   4308c:	bne	430f8 <fputs@plt+0x32030>
   43090:	ldrb	r3, [r0, #64]	; 0x40
   43094:	tst	r3, #2
   43098:	beq	430f8 <fputs@plt+0x32030>
   4309c:	ldrb	r2, [r0, #69]	; 0x45
   430a0:	cmp	r2, #0
   430a4:	beq	430f8 <fputs@plt+0x32030>
   430a8:	ldrd	r6, [r0, #16]
   430ac:	cmp	r7, r5
   430b0:	cmpeq	r6, r4
   430b4:	moveq	r7, #0
   430b8:	ldreq	r3, [sp, #84]	; 0x54
   430bc:	streq	r7, [r3]
   430c0:	beq	430ec <fputs@plt+0x32024>
   430c4:	cmp	r6, r4
   430c8:	sbcs	r2, r7, r5
   430cc:	movlt	r2, #1
   430d0:	movge	r2, #0
   430d4:	ands	r3, r2, r3, lsr #3
   430d8:	beq	430f8 <fputs@plt+0x32030>
   430dc:	ldr	r2, [sp, #84]	; 0x54
   430e0:	mov	r7, #0
   430e4:	mvn	r3, #0
   430e8:	str	r3, [r2]
   430ec:	mov	r0, r7
   430f0:	add	sp, sp, #44	; 0x2c
   430f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   430f8:	cmp	r1, #0
   430fc:	moveq	fp, r1
   43100:	beq	43178 <fputs@plt+0x320b0>
   43104:	ldr	r3, [r1]
   43108:	ldrh	r2, [r3, #6]
   4310c:	ldrh	ip, [r3, #8]
   43110:	add	r2, r2, ip
   43114:	cmp	r2, #13
   43118:	bgt	4316c <fputs@plt+0x320a4>
   4311c:	ldr	ip, [r3, #16]
   43120:	ldr	r2, [r1, #4]
   43124:	mvn	lr, #0
   43128:	ldrb	ip, [ip]
   4312c:	ldrh	r2, [r2, #8]
   43130:	cmp	ip, #0
   43134:	mov	ip, #1
   43138:	strbne	ip, [r1, #12]
   4313c:	strbne	lr, [r1, #13]
   43140:	strbeq	lr, [r1, #12]
   43144:	strbeq	ip, [r1, #13]
   43148:	tst	r2, #4
   4314c:	ldrne	fp, [pc, #924]	; 434f0 <fputs@plt+0x32428>
   43150:	bne	43170 <fputs@plt+0x320a8>
   43154:	tst	r2, #25
   43158:	bne	4316c <fputs@plt+0x320a4>
   4315c:	ldr	r3, [r3, #20]
   43160:	cmp	r3, #0
   43164:	ldreq	fp, [pc, #904]	; 434f4 <fputs@plt+0x3242c>
   43168:	beq	43170 <fputs@plt+0x320a8>
   4316c:	ldr	fp, [pc, #900]	; 434f8 <fputs@plt+0x32430>
   43170:	mov	r3, #0
   43174:	strb	r3, [r1, #11]
   43178:	strd	r4, [sp, #16]
   4317c:	str	r1, [sp, #12]
   43180:	mov	r4, r0
   43184:	bl	3e7ac <fputs@plt+0x2d6e4>
   43188:	subs	r7, r0, #0
   4318c:	bne	430ec <fputs@plt+0x32024>
   43190:	ldrb	r3, [r4, #66]	; 0x42
   43194:	cmp	r3, #0
   43198:	beq	430dc <fputs@plt+0x32014>
   4319c:	ldr	r3, [sp, #80]	; 0x50
   431a0:	rsb	r3, r3, #1
   431a4:	str	r3, [sp, #24]
   431a8:	ldrsb	r3, [r4, #68]	; 0x44
   431ac:	cmp	fp, #0
   431b0:	movne	r6, r7
   431b4:	add	r2, r3, #30
   431b8:	add	r3, r4, r3, lsl #1
   431bc:	ldr	r5, [r4, r2, lsl #2]
   431c0:	ldr	r2, [sp, #24]
   431c4:	ldrh	r9, [r5, #18]
   431c8:	sub	r9, r9, #1
   431cc:	asr	r8, r9, r2
   431d0:	strh	r8, [r3, #80]	; 0x50
   431d4:	addne	r3, r4, #16
   431d8:	strne	r3, [sp, #28]
   431dc:	bne	432f8 <fputs@plt+0x32230>
   431e0:	mov	sl, r7
   431e4:	mov	r6, r8
   431e8:	ldr	r2, [r5, #64]	; 0x40
   431ec:	lsl	r3, r6, #1
   431f0:	ldrh	r0, [r5, #20]
   431f4:	ldrh	r3, [r2, r3]
   431f8:	rev16	r3, r3
   431fc:	and	r3, r3, r0
   43200:	ldr	r0, [r5, #68]	; 0x44
   43204:	add	r0, r0, r3
   43208:	ldrb	r3, [r5, #3]
   4320c:	cmp	r3, #0
   43210:	bne	43264 <fputs@plt+0x3219c>
   43214:	add	r1, sp, #32
   43218:	bl	149ac <fputs@plt+0x38e4>
   4321c:	ldrd	r2, [sp, #32]
   43220:	ldrd	r0, [sp, #16]
   43224:	cmp	r2, r0
   43228:	sbcs	r1, r3, r1
   4322c:	bge	4328c <fputs@plt+0x321c4>
   43230:	add	sl, r6, #1
   43234:	cmp	r9, sl
   43238:	bge	432ec <fputs@plt+0x32224>
   4323c:	mvn	r3, #0
   43240:	mov	r8, r6
   43244:	mov	r6, sl
   43248:	ldrb	r2, [r5, #4]
   4324c:	cmp	r2, #0
   43250:	beq	43488 <fputs@plt+0x323c0>
   43254:	ldrsb	r2, [r4, #68]	; 0x44
   43258:	add	r2, r4, r2, lsl #1
   4325c:	strh	r8, [r2, #80]	; 0x50
   43260:	b	432dc <fputs@plt+0x32214>
   43264:	ldrsb	r3, [r0], #1
   43268:	cmp	r3, #0
   4326c:	bge	43214 <fputs@plt+0x3214c>
   43270:	ldr	r3, [r5, #60]	; 0x3c
   43274:	cmp	r0, r3
   43278:	bcc	43264 <fputs@plt+0x3219c>
   4327c:	ldr	r0, [pc, #632]	; 434fc <fputs@plt+0x32434>
   43280:	bl	2e81c <fputs@plt+0x1d754>
   43284:	mov	r7, r0
   43288:	b	430ec <fputs@plt+0x32024>
   4328c:	ldrd	r0, [sp, #16]
   43290:	cmp	r0, r2
   43294:	sbcs	r1, r1, r3
   43298:	bge	432b0 <fputs@plt+0x321e8>
   4329c:	sub	r9, r6, #1
   432a0:	cmp	sl, r9
   432a4:	ble	432ec <fputs@plt+0x32224>
   432a8:	mov	r3, #1
   432ac:	b	43240 <fputs@plt+0x32178>
   432b0:	strd	r2, [r4, #16]
   432b4:	ldrsb	r3, [r4, #68]	; 0x44
   432b8:	ldrb	r1, [r4, #64]	; 0x40
   432bc:	add	r3, r4, r3, lsl #1
   432c0:	orr	r1, r1, #2
   432c4:	strb	r1, [r4, #64]	; 0x40
   432c8:	strh	r6, [r3, #80]	; 0x50
   432cc:	ldrb	r3, [r5, #4]
   432d0:	cmp	r3, #0
   432d4:	beq	43488 <fputs@plt+0x323c0>
   432d8:	mov	r3, #0
   432dc:	ldr	r2, [sp, #84]	; 0x54
   432e0:	str	r3, [r2]
   432e4:	mov	r3, r7
   432e8:	b	433c0 <fputs@plt+0x322f8>
   432ec:	add	r6, sl, r9
   432f0:	asr	r6, r6, #1
   432f4:	b	431e8 <fputs@plt+0x32120>
   432f8:	ldr	r2, [r5, #64]	; 0x40
   432fc:	lsl	r3, r8, #1
   43300:	ldrh	r3, [r2, r3]
   43304:	rev16	r2, r3
   43308:	ldrh	r3, [r5, #20]
   4330c:	and	r3, r3, r2
   43310:	ldr	r2, [r5, #68]	; 0x44
   43314:	add	r1, r2, r3
   43318:	ldrb	r0, [r2, r3]
   4331c:	ldrb	r3, [r5, #7]
   43320:	cmp	r0, r3
   43324:	addle	r1, r1, #1
   43328:	ldrle	r2, [sp, #12]
   4332c:	ble	4335c <fputs@plt+0x32294>
   43330:	ldrb	r3, [r1, #1]
   43334:	tst	r3, #128	; 0x80
   43338:	bne	4338c <fputs@plt+0x322c4>
   4333c:	lsl	r0, r0, #7
   43340:	and	r0, r0, #16256	; 0x3f80
   43344:	add	r0, r3, r0
   43348:	ldrh	r3, [r5, #10]
   4334c:	cmp	r0, r3
   43350:	bgt	4338c <fputs@plt+0x322c4>
   43354:	ldr	r2, [sp, #12]
   43358:	add	r1, r1, #2
   4335c:	blx	fp
   43360:	mov	r3, r0
   43364:	cmp	r3, #0
   43368:	addlt	r6, r8, #1
   4336c:	blt	43378 <fputs@plt+0x322b0>
   43370:	beq	4345c <fputs@plt+0x32394>
   43374:	sub	r9, r8, #1
   43378:	cmp	r6, r9
   4337c:	bgt	43248 <fputs@plt+0x32180>
   43380:	add	r8, r6, r9
   43384:	asr	r8, r8, #1
   43388:	b	432f8 <fputs@plt+0x32230>
   4338c:	ldrb	r0, [r5, #6]
   43390:	ldr	r3, [r5, #80]	; 0x50
   43394:	ldr	r2, [sp, #28]
   43398:	sub	r1, r1, r0
   4339c:	mov	r0, r5
   433a0:	blx	r3
   433a4:	ldr	r3, [r4, #16]
   433a8:	cmp	r3, #1
   433ac:	str	r3, [sp, #8]
   433b0:	bgt	433dc <fputs@plt+0x32314>
   433b4:	ldr	r0, [pc, #324]	; 43500 <fputs@plt+0x32438>
   433b8:	bl	2e81c <fputs@plt+0x1d754>
   433bc:	mov	r3, r0
   433c0:	mov	r2, #0
   433c4:	strh	r2, [r4, #34]	; 0x22
   433c8:	ldrb	r2, [r4, #64]	; 0x40
   433cc:	mov	r7, r3
   433d0:	bic	r2, r2, #6
   433d4:	strb	r2, [r4, #64]	; 0x40
   433d8:	b	430ec <fputs@plt+0x32024>
   433dc:	ldr	r3, [sp, #8]
   433e0:	add	r0, r3, #18
   433e4:	asr	r1, r0, #31
   433e8:	bl	1de8c <fputs@plt+0xcdc4>
   433ec:	subs	sl, r0, #0
   433f0:	beq	434e8 <fputs@plt+0x32420>
   433f4:	ldrsb	r3, [r4, #68]	; 0x44
   433f8:	ldr	r2, [sp, #8]
   433fc:	mov	r1, #0
   43400:	mov	r0, r4
   43404:	add	r3, r4, r3, lsl #1
   43408:	strh	r8, [r3, #80]	; 0x50
   4340c:	mov	r3, #2
   43410:	str	r3, [sp]
   43414:	mov	r3, sl
   43418:	bl	42d30 <fputs@plt+0x31c68>
   4341c:	subs	r3, r0, #0
   43420:	beq	43438 <fputs@plt+0x32370>
   43424:	mov	r0, sl
   43428:	str	r3, [sp, #8]
   4342c:	bl	1a014 <fputs@plt+0x8f4c>
   43430:	ldr	r3, [sp, #8]
   43434:	b	433c0 <fputs@plt+0x322f8>
   43438:	ldr	r2, [sp, #12]
   4343c:	mov	r1, sl
   43440:	ldr	r0, [sp, #8]
   43444:	blx	fp
   43448:	str	r0, [sp, #8]
   4344c:	mov	r0, sl
   43450:	bl	1a014 <fputs@plt+0x8f4c>
   43454:	ldr	r3, [sp, #8]
   43458:	b	43364 <fputs@plt+0x3229c>
   4345c:	ldr	r2, [sp, #84]	; 0x54
   43460:	str	r3, [r2]
   43464:	ldrsb	r3, [r4, #68]	; 0x44
   43468:	add	r3, r4, r3, lsl #1
   4346c:	strh	r8, [r3, #80]	; 0x50
   43470:	ldr	r3, [sp, #12]
   43474:	ldrb	r3, [r3, #11]
   43478:	cmp	r3, #0
   4347c:	movne	r3, #11
   43480:	moveq	r3, #0
   43484:	b	433c0 <fputs@plt+0x322f8>
   43488:	ldrh	r3, [r5, #18]
   4348c:	ldr	r1, [r5, #56]	; 0x38
   43490:	cmp	r6, r3
   43494:	blt	434c8 <fputs@plt+0x32400>
   43498:	ldrb	r3, [r5, #5]
   4349c:	add	r3, r1, r3
   434a0:	ldr	r1, [r3, #8]
   434a4:	ldrsb	r3, [r4, #68]	; 0x44
   434a8:	rev	r1, r1
   434ac:	mov	r0, r4
   434b0:	add	r3, r4, r3, lsl #1
   434b4:	strh	r6, [r3, #80]	; 0x50
   434b8:	bl	3e664 <fputs@plt+0x2d59c>
   434bc:	subs	r3, r0, #0
   434c0:	beq	431a8 <fputs@plt+0x320e0>
   434c4:	b	433c0 <fputs@plt+0x322f8>
   434c8:	ldr	r2, [r5, #64]	; 0x40
   434cc:	lsl	r3, r6, #1
   434d0:	ldrh	r3, [r2, r3]
   434d4:	rev16	r2, r3
   434d8:	ldrh	r3, [r5, #20]
   434dc:	and	r3, r3, r2
   434e0:	ldr	r1, [r1, r3]
   434e4:	b	434a4 <fputs@plt+0x323dc>
   434e8:	mov	r3, #7
   434ec:	b	433c0 <fputs@plt+0x322f8>
   434f0:	andeq	pc, r2, r8, lsl #21
   434f4:			; <UNDEFINED> instruction: 0x0002feb8
   434f8:	andeq	pc, r2, ip, lsr #20
   434fc:	andeq	lr, r0, r4, lsl lr
   43500:	andeq	lr, r0, sp, asr lr
   43504:	push	{r4, r5, r6, r7, r8, lr}
   43508:	sub	sp, sp, #216	; 0xd8
   4350c:	mov	r8, r3
   43510:	subs	r7, r1, #0
   43514:	mov	r3, #0
   43518:	mov	r4, r0
   4351c:	mov	r6, r2
   43520:	str	r3, [sp, #12]
   43524:	beq	43590 <fputs@plt+0x324c8>
   43528:	add	r3, sp, #12
   4352c:	mov	r2, #200	; 0xc8
   43530:	add	r1, sp, #16
   43534:	ldr	r0, [r0, #72]	; 0x48
   43538:	bl	20484 <fputs@plt+0xf3bc>
   4353c:	subs	r5, r0, #0
   43540:	moveq	r5, #7
   43544:	beq	43584 <fputs@plt+0x324bc>
   43548:	mov	r3, r5
   4354c:	mov	r2, r7
   43550:	mov	r1, r6
   43554:	ldr	r0, [r4, #72]	; 0x48
   43558:	bl	1a4e8 <fputs@plt+0x9420>
   4355c:	ldrh	r3, [r5, #8]
   43560:	cmp	r3, #0
   43564:	bne	43594 <fputs@plt+0x324cc>
   43568:	ldr	r3, [r4, #72]	; 0x48
   4356c:	ldr	r1, [sp, #12]
   43570:	ldr	r0, [r3, #12]
   43574:	bl	1d524 <fputs@plt+0xc45c>
   43578:	ldr	r0, [pc, #88]	; 435d8 <fputs@plt+0x32510>
   4357c:	bl	2e81c <fputs@plt+0x1d754>
   43580:	mov	r5, r0
   43584:	mov	r0, r5
   43588:	add	sp, sp, #216	; 0xd8
   4358c:	pop	{r4, r5, r6, r7, r8, pc}
   43590:	mov	r5, r7
   43594:	ldr	r3, [sp, #244]	; 0xf4
   43598:	mov	r1, r5
   4359c:	str	r3, [sp, #4]
   435a0:	ldr	r3, [sp, #240]	; 0xf0
   435a4:	mov	r2, r6
   435a8:	str	r3, [sp]
   435ac:	mov	r0, r4
   435b0:	mov	r3, r8
   435b4:	bl	43074 <fputs@plt+0x31fac>
   435b8:	ldr	r1, [sp, #12]
   435bc:	cmp	r1, #0
   435c0:	mov	r5, r0
   435c4:	beq	43584 <fputs@plt+0x324bc>
   435c8:	ldr	r3, [r4, #72]	; 0x48
   435cc:	ldr	r0, [r3, #12]
   435d0:	bl	1d524 <fputs@plt+0xc45c>
   435d4:	b	43584 <fputs@plt+0x324bc>
   435d8:	strdeq	sp, [r0], -fp
   435dc:	push	{r4, r5, lr}
   435e0:	mov	r4, r0
   435e4:	ldrb	r3, [r0, #66]	; 0x42
   435e8:	sub	sp, sp, #20
   435ec:	cmp	r3, #4
   435f0:	ldreq	r5, [r0, #60]	; 0x3c
   435f4:	beq	43654 <fputs@plt+0x3258c>
   435f8:	mov	r3, #0
   435fc:	add	r2, sp, #12
   43600:	strb	r3, [r0, #66]	; 0x42
   43604:	str	r2, [sp, #4]
   43608:	str	r3, [sp]
   4360c:	ldrd	r2, [r0, #40]	; 0x28
   43610:	ldr	r1, [r0, #48]	; 0x30
   43614:	bl	43504 <fputs@plt+0x3243c>
   43618:	subs	r5, r0, #0
   4361c:	bne	43654 <fputs@plt+0x3258c>
   43620:	ldr	r0, [r4, #48]	; 0x30
   43624:	bl	1a014 <fputs@plt+0x8f4c>
   43628:	ldr	r3, [r4, #60]	; 0x3c
   4362c:	ldr	r2, [sp, #12]
   43630:	str	r5, [r4, #48]	; 0x30
   43634:	orr	r3, r3, r2
   43638:	cmp	r3, #0
   4363c:	str	r3, [r4, #60]	; 0x3c
   43640:	beq	43654 <fputs@plt+0x3258c>
   43644:	ldrb	r3, [r4, #66]	; 0x42
   43648:	cmp	r3, #1
   4364c:	moveq	r3, #2
   43650:	strbeq	r3, [r4, #66]	; 0x42
   43654:	mov	r0, r5
   43658:	add	sp, sp, #20
   4365c:	pop	{r4, r5, pc}
   43660:	push	{r4, r5, r6, lr}
   43664:	mov	r4, r0
   43668:	ldrb	r3, [r0, #66]	; 0x42
   4366c:	mov	r5, r1
   43670:	cmp	r3, #1
   43674:	beq	436cc <fputs@plt+0x32604>
   43678:	cmp	r3, #2
   4367c:	bhi	43698 <fputs@plt+0x325d0>
   43680:	ldrb	r0, [r4, #66]	; 0x42
   43684:	cmp	r0, #0
   43688:	bne	436a8 <fputs@plt+0x325e0>
   4368c:	mov	r3, #1
   43690:	str	r3, [r5]
   43694:	pop	{r4, r5, r6, pc}
   43698:	bl	435dc <fputs@plt+0x32514>
   4369c:	cmp	r0, #0
   436a0:	popne	{r4, r5, r6, pc}
   436a4:	b	43680 <fputs@plt+0x325b8>
   436a8:	ldr	r3, [r4, #60]	; 0x3c
   436ac:	cmp	r3, #0
   436b0:	beq	436cc <fputs@plt+0x32604>
   436b4:	mov	r3, #1
   436b8:	mov	r0, #0
   436bc:	strb	r3, [r4, #66]	; 0x42
   436c0:	str	r0, [r4, #60]	; 0x3c
   436c4:	bge	436cc <fputs@plt+0x32604>
   436c8:	pop	{r4, r5, r6, pc}
   436cc:	ldrsb	r2, [r4, #68]	; 0x44
   436d0:	add	r3, r2, #30
   436d4:	ldr	r3, [r4, r3, lsl #2]
   436d8:	ldrb	r1, [r3, #4]
   436dc:	cmp	r1, #0
   436e0:	bne	43740 <fputs@plt+0x32678>
   436e4:	add	r2, r4, r2, lsl #1
   436e8:	ldr	r1, [r3, #64]	; 0x40
   436ec:	ldrh	r2, [r2, #80]	; 0x50
   436f0:	mov	r0, r4
   436f4:	lsl	r2, r2, #1
   436f8:	ldrh	r2, [r1, r2]
   436fc:	rev16	r1, r2
   43700:	ldrh	r2, [r3, #20]
   43704:	ldr	r3, [r3, #56]	; 0x38
   43708:	and	r2, r2, r1
   4370c:	ldr	r1, [r3, r2]
   43710:	rev	r1, r1
   43714:	bl	3e664 <fputs@plt+0x2d59c>
   43718:	cmp	r0, #0
   4371c:	popne	{r4, r5, r6, pc}
   43720:	mov	r0, r4
   43724:	pop	{r4, r5, r6, lr}
   43728:	b	3e6d8 <fputs@plt+0x2d610>
   4372c:	cmp	r0, #0
   43730:	strbeq	r0, [r4, #66]	; 0x42
   43734:	beq	4368c <fputs@plt+0x325c4>
   43738:	mov	r0, r4
   4373c:	bl	3d3e0 <fputs@plt+0x2c318>
   43740:	ldrsb	r0, [r4, #68]	; 0x44
   43744:	add	r3, r0, #40	; 0x28
   43748:	lsl	r3, r3, #1
   4374c:	add	r2, r4, r3
   43750:	ldrh	r3, [r4, r3]
   43754:	cmp	r3, #0
   43758:	beq	4372c <fputs@plt+0x32664>
   4375c:	add	r0, r0, #30
   43760:	sub	r3, r3, #1
   43764:	strh	r3, [r2]
   43768:	ldr	r3, [r4, r0, lsl #2]
   4376c:	ldrb	r0, [r3, #2]
   43770:	cmp	r0, #0
   43774:	popeq	{r4, r5, r6, pc}
   43778:	ldrb	r3, [r3, #4]
   4377c:	cmp	r3, #0
   43780:	bne	43794 <fputs@plt+0x326cc>
   43784:	mov	r1, r5
   43788:	mov	r0, r4
   4378c:	pop	{r4, r5, r6, lr}
   43790:	b	4379c <fputs@plt+0x326d4>
   43794:	mov	r0, #0
   43798:	pop	{r4, r5, r6, pc}
   4379c:	mov	ip, #0
   437a0:	str	ip, [r1]
   437a4:	ldrb	r3, [r0, #64]	; 0x40
   437a8:	strh	ip, [r0, #34]	; 0x22
   437ac:	bic	r3, r3, #14
   437b0:	strb	r3, [r0, #64]	; 0x40
   437b4:	ldrb	r3, [r0, #66]	; 0x42
   437b8:	cmp	r3, #1
   437bc:	bne	437f0 <fputs@plt+0x32728>
   437c0:	push	{lr}		; (str lr, [sp, #-4]!)
   437c4:	ldrsb	r2, [r0, #68]	; 0x44
   437c8:	add	lr, r0, r2, lsl #1
   437cc:	ldrh	r3, [lr, #80]	; 0x50
   437d0:	cmp	r3, ip
   437d4:	beq	437ec <fputs@plt+0x32724>
   437d8:	add	r2, r2, #30
   437dc:	ldr	r2, [r0, r2, lsl #2]
   437e0:	ldrb	r2, [r2, #4]
   437e4:	cmp	r2, ip
   437e8:	bne	437f4 <fputs@plt+0x3272c>
   437ec:	pop	{lr}		; (ldr lr, [sp], #4)
   437f0:	b	43660 <fputs@plt+0x32598>
   437f4:	sub	r3, r3, #1
   437f8:	strh	r3, [lr, #80]	; 0x50
   437fc:	mov	r0, ip
   43800:	pop	{pc}		; (ldr pc, [sp], #4)
   43804:	push	{r4, r5, r6, lr}
   43808:	mov	r4, r0
   4380c:	ldrb	r3, [r0, #66]	; 0x42
   43810:	mov	r5, r1
   43814:	cmp	r3, #1
   43818:	beq	43870 <fputs@plt+0x327a8>
   4381c:	cmp	r3, #2
   43820:	bhi	4383c <fputs@plt+0x32774>
   43824:	ldrb	r0, [r4, #66]	; 0x42
   43828:	cmp	r0, #0
   4382c:	bne	4384c <fputs@plt+0x32784>
   43830:	mov	r3, #1
   43834:	str	r3, [r5]
   43838:	pop	{r4, r5, r6, pc}
   4383c:	bl	435dc <fputs@plt+0x32514>
   43840:	cmp	r0, #0
   43844:	popne	{r4, r5, r6, pc}
   43848:	b	43824 <fputs@plt+0x3275c>
   4384c:	ldr	r3, [r4, #60]	; 0x3c
   43850:	cmp	r3, #0
   43854:	beq	43870 <fputs@plt+0x327a8>
   43858:	mov	r3, #1
   4385c:	mov	r0, #0
   43860:	strb	r3, [r4, #66]	; 0x42
   43864:	str	r0, [r4, #60]	; 0x3c
   43868:	ble	43870 <fputs@plt+0x327a8>
   4386c:	pop	{r4, r5, r6, pc}
   43870:	ldrsb	r2, [r4, #68]	; 0x44
   43874:	add	r3, r2, #30
   43878:	add	r2, r4, r2, lsl #1
   4387c:	ldr	r1, [r4, r3, lsl #2]
   43880:	ldrh	r3, [r2, #80]	; 0x50
   43884:	add	r3, r3, #1
   43888:	uxth	r3, r3
   4388c:	strh	r3, [r2, #80]	; 0x50
   43890:	ldrh	r2, [r1, #18]
   43894:	cmp	r3, r2
   43898:	ldrb	r3, [r1, #4]
   4389c:	blt	43940 <fputs@plt+0x32878>
   438a0:	cmp	r3, #0
   438a4:	bne	438d8 <fputs@plt+0x32810>
   438a8:	ldrb	r2, [r1, #5]
   438ac:	ldr	r3, [r1, #56]	; 0x38
   438b0:	mov	r0, r4
   438b4:	add	r3, r3, r2
   438b8:	ldr	r1, [r3, #8]
   438bc:	rev	r1, r1
   438c0:	bl	3e664 <fputs@plt+0x2d59c>
   438c4:	cmp	r0, #0
   438c8:	popne	{r4, r5, r6, pc}
   438cc:	mov	r0, r4
   438d0:	pop	{r4, r5, r6, lr}
   438d4:	b	3e744 <fputs@plt+0x2d67c>
   438d8:	ldrsb	r0, [r4, #68]	; 0x44
   438dc:	cmp	r0, #0
   438e0:	bne	438f4 <fputs@plt+0x3282c>
   438e4:	mov	r3, #1
   438e8:	str	r3, [r5]
   438ec:	strb	r0, [r4, #66]	; 0x42
   438f0:	pop	{r4, r5, r6, pc}
   438f4:	mov	r0, r4
   438f8:	bl	3d3e0 <fputs@plt+0x2c318>
   438fc:	ldrsb	r3, [r4, #68]	; 0x44
   43900:	add	r2, r3, #30
   43904:	add	r3, r4, r3, lsl #1
   43908:	ldr	r2, [r4, r2, lsl #2]
   4390c:	ldrh	r1, [r3, #80]	; 0x50
   43910:	ldrh	r3, [r2, #18]
   43914:	cmp	r1, r3
   43918:	bcs	438d8 <fputs@plt+0x32810>
   4391c:	ldrb	r3, [r2, #2]
   43920:	cmp	r3, #0
   43924:	bne	43930 <fputs@plt+0x32868>
   43928:	mov	r0, #0
   4392c:	pop	{r4, r5, r6, pc}
   43930:	mov	r1, r5
   43934:	mov	r0, r4
   43938:	pop	{r4, r5, r6, lr}
   4393c:	b	4394c <fputs@plt+0x32884>
   43940:	cmp	r3, #0
   43944:	bne	43928 <fputs@plt+0x32860>
   43948:	b	438cc <fputs@plt+0x32804>
   4394c:	push	{r4, r5, lr}
   43950:	mov	ip, #0
   43954:	ldrb	r2, [r0, #64]	; 0x40
   43958:	strh	ip, [r0, #34]	; 0x22
   4395c:	bic	r2, r2, #6
   43960:	strb	r2, [r0, #64]	; 0x40
   43964:	str	ip, [r1]
   43968:	ldrb	r2, [r0, #66]	; 0x42
   4396c:	cmp	r2, #1
   43970:	beq	4397c <fputs@plt+0x328b4>
   43974:	pop	{r4, r5, lr}
   43978:	b	43804 <fputs@plt+0x3273c>
   4397c:	ldrsb	r2, [r0, #68]	; 0x44
   43980:	add	lr, r2, #30
   43984:	add	r3, r0, r2, lsl #1
   43988:	ldr	lr, [r0, lr, lsl #2]
   4398c:	ldrh	r4, [r3, #80]	; 0x50
   43990:	ldrh	r5, [lr, #18]
   43994:	add	r2, r4, #1
   43998:	uxth	r2, r2
   4399c:	cmp	r5, r2
   439a0:	strh	r2, [r3, #80]	; 0x50
   439a4:	strhls	r4, [r3, #80]	; 0x50
   439a8:	bls	43974 <fputs@plt+0x328ac>
   439ac:	ldrb	r3, [lr, #4]
   439b0:	cmp	r3, #0
   439b4:	bne	439c0 <fputs@plt+0x328f8>
   439b8:	pop	{r4, r5, lr}
   439bc:	b	3e744 <fputs@plt+0x2d67c>
   439c0:	mov	r0, ip
   439c4:	pop	{r4, r5, pc}
   439c8:	push	{r4, r5, r6, lr}
   439cc:	mov	r4, r0
   439d0:	ldr	r5, [r0, #16]
   439d4:	ldrb	r3, [r5, #66]	; 0x42
   439d8:	cmp	r3, #2
   439dc:	bhi	43a08 <fputs@plt+0x32940>
   439e0:	ldrb	r3, [r5, #66]	; 0x42
   439e4:	mov	r0, #0
   439e8:	subs	r3, r3, #1
   439ec:	movne	r3, #1
   439f0:	mov	r2, #0
   439f4:	cmp	r3, r2
   439f8:	movne	r3, #1
   439fc:	str	r2, [r4, #56]	; 0x38
   43a00:	strbne	r3, [r4, #2]
   43a04:	pop	{r4, r5, r6, pc}
   43a08:	mov	r0, r5
   43a0c:	bl	435dc <fputs@plt+0x32514>
   43a10:	cmp	r0, #0
   43a14:	beq	439e0 <fputs@plt+0x32918>
   43a18:	mov	r3, #1
   43a1c:	b	439f0 <fputs@plt+0x32928>
   43a20:	push	{r0, r1, r2, r3, r4, lr}
   43a24:	mov	r1, #0
   43a28:	add	r3, sp, #12
   43a2c:	str	r3, [sp, #4]
   43a30:	str	r1, [sp]
   43a34:	mov	r4, r0
   43a38:	ldrd	r2, [r0, #40]	; 0x28
   43a3c:	ldr	r0, [r0, #16]
   43a40:	bl	43074 <fputs@plt+0x31fac>
   43a44:	cmp	r0, #0
   43a48:	bne	43a68 <fputs@plt+0x329a0>
   43a4c:	ldr	r0, [sp, #12]
   43a50:	cmp	r0, #0
   43a54:	strbeq	r0, [r4, #3]
   43a58:	streq	r0, [r4, #56]	; 0x38
   43a5c:	beq	43a68 <fputs@plt+0x329a0>
   43a60:	ldr	r0, [pc, #8]	; 43a70 <fputs@plt+0x329a8>
   43a64:	bl	2e81c <fputs@plt+0x1d754>
   43a68:	add	sp, sp, #16
   43a6c:	pop	{r4, pc}
   43a70:	andeq	r1, r1, r7, ror #10
   43a74:	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   43a78:	ldrb	lr, [r0, #66]	; 0x42
   43a7c:	cmp	lr, #0
   43a80:	moveq	r0, #4
   43a84:	beq	43abc <fputs@plt+0x329f4>
   43a88:	cmp	lr, #2
   43a8c:	mov	r4, r0
   43a90:	mov	r7, r3
   43a94:	mov	r6, r2
   43a98:	mov	r5, r1
   43a9c:	bhi	43ac4 <fputs@plt+0x329fc>
   43aa0:	mov	r3, #0
   43aa4:	str	r3, [sp]
   43aa8:	mov	r2, r6
   43aac:	mov	r3, r7
   43ab0:	mov	r1, r5
   43ab4:	mov	r0, r4
   43ab8:	bl	42d30 <fputs@plt+0x31c68>
   43abc:	add	sp, sp, #12
   43ac0:	pop	{r4, r5, r6, r7, pc}
   43ac4:	bl	435dc <fputs@plt+0x32514>
   43ac8:	cmp	r0, #0
   43acc:	bne	43abc <fputs@plt+0x329f4>
   43ad0:	b	43aa0 <fputs@plt+0x329d8>
   43ad4:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   43ad8:	mov	r9, r3
   43adc:	ldr	r4, [sp, #40]	; 0x28
   43ae0:	mov	r3, #1
   43ae4:	mov	r7, r0
   43ae8:	mov	r8, r1
   43aec:	strh	r3, [r4, #8]
   43af0:	add	r1, r2, #2
   43af4:	mov	r0, r4
   43af8:	mov	r6, r2
   43afc:	bl	26a4c <fputs@plt+0x15984>
   43b00:	subs	r5, r0, #0
   43b04:	bne	43b54 <fputs@plt+0x32a8c>
   43b08:	cmp	r9, #0
   43b0c:	beq	43b60 <fputs@plt+0x32a98>
   43b10:	str	r5, [sp]
   43b14:	mov	r2, r6
   43b18:	ldr	r3, [r4, #16]
   43b1c:	mov	r1, r8
   43b20:	mov	r0, r7
   43b24:	bl	42d30 <fputs@plt+0x31c68>
   43b28:	cmp	r0, #0
   43b2c:	mov	r5, r0
   43b30:	bne	43b78 <fputs@plt+0x32ab0>
   43b34:	ldr	r3, [r4, #16]
   43b38:	strb	r0, [r3, r6]
   43b3c:	ldr	r3, [r4, #16]
   43b40:	add	r3, r3, r6
   43b44:	strb	r0, [r3, #1]
   43b48:	mov	r3, #528	; 0x210
   43b4c:	strh	r3, [r4, #8]
   43b50:	str	r6, [r4, #12]
   43b54:	mov	r0, r5
   43b58:	add	sp, sp, #12
   43b5c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   43b60:	ldr	r3, [r4, #16]
   43b64:	mov	r2, r6
   43b68:	mov	r1, r8
   43b6c:	mov	r0, r7
   43b70:	bl	43a74 <fputs@plt+0x329ac>
   43b74:	b	43b28 <fputs@plt+0x32a60>
   43b78:	mov	r0, r4
   43b7c:	bl	23bac <fputs@plt+0x12ae4>
   43b80:	b	43b54 <fputs@plt+0x32a8c>
   43b84:	push	{r4, r5, lr}
   43b88:	ldrsb	lr, [r0, #68]	; 0x44
   43b8c:	ldrh	ip, [r0, #32]
   43b90:	ldr	r4, [r0, #24]
   43b94:	add	lr, lr, #30
   43b98:	ldr	r5, [sp, #12]
   43b9c:	ldr	lr, [r0, lr, lsl #2]
   43ba0:	ldr	lr, [lr, #60]	; 0x3c
   43ba4:	sub	lr, lr, r4
   43ba8:	cmp	lr, ip
   43bac:	movcc	ip, lr
   43bb0:	add	lr, r1, r2
   43bb4:	cmp	lr, ip
   43bb8:	bls	43bc8 <fputs@plt+0x32b00>
   43bbc:	str	r5, [sp, #12]
   43bc0:	pop	{r4, r5, lr}
   43bc4:	b	43ad4 <fputs@plt+0x32a0c>
   43bc8:	ldr	r3, [pc, #20]	; 43be4 <fputs@plt+0x32b1c>
   43bcc:	add	r4, r4, r1
   43bd0:	str	r4, [r5, #16]
   43bd4:	strh	r3, [r5, #8]
   43bd8:	str	r2, [r5, #12]
   43bdc:	mov	r0, #0
   43be0:	pop	{r4, r5, pc}
   43be4:	andeq	r1, r0, r0, lsl r0
   43be8:	push	{r0, r1, r4, r5, r6, lr}
   43bec:	mov	r4, r0
   43bf0:	bl	19700 <fputs@plt+0x8638>
   43bf4:	ldrb	r5, [r4, #69]	; 0x45
   43bf8:	ldrd	r0, [r4, #16]
   43bfc:	cmp	r5, #0
   43c00:	strd	r0, [r4, #40]	; 0x28
   43c04:	movne	r5, #0
   43c08:	bne	43c48 <fputs@plt+0x32b80>
   43c0c:	bl	1de8c <fputs@plt+0xcdc4>
   43c10:	subs	r6, r0, #0
   43c14:	moveq	r5, #7
   43c18:	beq	43c48 <fputs@plt+0x32b80>
   43c1c:	str	r5, [sp]
   43c20:	mov	r1, r5
   43c24:	mov	r3, r6
   43c28:	ldr	r2, [r4, #40]	; 0x28
   43c2c:	mov	r0, r4
   43c30:	bl	42d30 <fputs@plt+0x31c68>
   43c34:	subs	r5, r0, #0
   43c38:	streq	r6, [r4, #48]	; 0x30
   43c3c:	beq	43c48 <fputs@plt+0x32b80>
   43c40:	mov	r0, r6
   43c44:	bl	1a014 <fputs@plt+0x8f4c>
   43c48:	mov	r0, r5
   43c4c:	add	sp, sp, #8
   43c50:	pop	{r4, r5, r6, pc}
   43c54:	push	{r4, r5, r6, r7, r8, lr}
   43c58:	mov	r4, r0
   43c5c:	ldrb	r3, [r0, #66]	; 0x42
   43c60:	cmp	r3, #2
   43c64:	moveq	r3, #1
   43c68:	movne	r3, #0
   43c6c:	strbeq	r3, [r0, #66]	; 0x42
   43c70:	strne	r3, [r0, #60]	; 0x3c
   43c74:	bl	43be8 <fputs@plt+0x32b20>
   43c78:	subs	r5, r0, #0
   43c7c:	addeq	r7, r4, #120	; 0x78
   43c80:	moveq	r6, r5
   43c84:	moveq	r8, r5
   43c88:	beq	43cb0 <fputs@plt+0x32be8>
   43c8c:	ldrb	r3, [r4, #64]	; 0x40
   43c90:	mov	r0, r5
   43c94:	bic	r3, r3, #14
   43c98:	strb	r3, [r4, #64]	; 0x40
   43c9c:	pop	{r4, r5, r6, r7, r8, pc}
   43ca0:	add	r6, r6, #1
   43ca4:	ldr	r0, [r7]
   43ca8:	bl	3d128 <fputs@plt+0x2c060>
   43cac:	str	r8, [r7], #4
   43cb0:	ldrsb	r3, [r4, #68]	; 0x44
   43cb4:	cmp	r6, r3
   43cb8:	ble	43ca0 <fputs@plt+0x32bd8>
   43cbc:	mvn	r3, #0
   43cc0:	strb	r3, [r4, #68]	; 0x44
   43cc4:	mov	r3, #3
   43cc8:	strb	r3, [r4, #66]	; 0x42
   43ccc:	b	43c8c <fputs@plt+0x32bc4>
   43cd0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   43cd4:	mov	r4, r0
   43cd8:	mov	r7, r1
   43cdc:	mov	r8, r2
   43ce0:	mov	r9, #0
   43ce4:	mvn	sl, #0
   43ce8:	cmp	r4, r8
   43cec:	beq	43d50 <fputs@plt+0x32c88>
   43cf0:	cmp	r7, #0
   43cf4:	beq	43d04 <fputs@plt+0x32c3c>
   43cf8:	ldr	r3, [r4, #52]	; 0x34
   43cfc:	cmp	r7, r3
   43d00:	bne	43d50 <fputs@plt+0x32c88>
   43d04:	ldrb	r3, [r4, #66]	; 0x42
   43d08:	sub	r3, r3, #1
   43d0c:	cmp	r3, #1
   43d10:	addhi	r6, r4, #120	; 0x78
   43d14:	movhi	r5, #0
   43d18:	bhi	43d40 <fputs@plt+0x32c78>
   43d1c:	mov	r0, r4
   43d20:	bl	43c54 <fputs@plt+0x32b8c>
   43d24:	cmp	r0, #0
   43d28:	beq	43d50 <fputs@plt+0x32c88>
   43d2c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   43d30:	add	r5, r5, #1
   43d34:	ldr	r0, [r6]
   43d38:	bl	3d128 <fputs@plt+0x2c060>
   43d3c:	str	r9, [r6], #4
   43d40:	ldrsb	r3, [r4, #68]	; 0x44
   43d44:	cmp	r5, r3
   43d48:	ble	43d30 <fputs@plt+0x32c68>
   43d4c:	strb	sl, [r4, #68]	; 0x44
   43d50:	ldr	r4, [r4, #8]
   43d54:	cmp	r4, #0
   43d58:	bne	43ce8 <fputs@plt+0x32c20>
   43d5c:	mov	r0, r4
   43d60:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   43d64:	cmp	r0, #0
   43d68:	bne	43d78 <fputs@plt+0x32cb0>
   43d6c:	cmp	r2, #0
   43d70:	bne	43d9c <fputs@plt+0x32cd4>
   43d74:	bx	lr
   43d78:	cmp	r0, r2
   43d7c:	beq	43d94 <fputs@plt+0x32ccc>
   43d80:	cmp	r1, #0
   43d84:	beq	43dac <fputs@plt+0x32ce4>
   43d88:	ldr	r3, [r0, #52]	; 0x34
   43d8c:	cmp	r1, r3
   43d90:	beq	43dac <fputs@plt+0x32ce4>
   43d94:	ldr	r0, [r0, #8]
   43d98:	b	43d64 <fputs@plt+0x32c9c>
   43d9c:	ldrb	r3, [r2, #64]	; 0x40
   43da0:	bic	r3, r3, #32
   43da4:	strb	r3, [r2, #64]	; 0x40
   43da8:	bx	lr
   43dac:	b	43cd0 <fputs@plt+0x32c08>
   43db0:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   43db4:	mov	r8, r3
   43db8:	ldrb	r3, [r0, #66]	; 0x42
   43dbc:	mov	r4, r0
   43dc0:	mov	r6, r1
   43dc4:	cmp	r3, #2
   43dc8:	mov	r7, r2
   43dcc:	bhi	43e20 <fputs@plt+0x32d58>
   43dd0:	ldrb	r5, [r4, #66]	; 0x42
   43dd4:	cmp	r5, #1
   43dd8:	movne	r0, #4
   43ddc:	bne	43e2c <fputs@plt+0x32d64>
   43de0:	ldr	r3, [r4, #4]
   43de4:	mov	r2, r4
   43de8:	ldr	r1, [r4, #52]	; 0x34
   43dec:	ldr	r0, [r3, #8]
   43df0:	bl	43d64 <fputs@plt+0x32c9c>
   43df4:	ldrb	r3, [r4, #64]	; 0x40
   43df8:	tst	r3, #1
   43dfc:	moveq	r0, #8
   43e00:	beq	43e2c <fputs@plt+0x32d64>
   43e04:	str	r5, [sp]
   43e08:	mov	r3, r8
   43e0c:	mov	r2, r7
   43e10:	mov	r1, r6
   43e14:	mov	r0, r4
   43e18:	bl	42d30 <fputs@plt+0x31c68>
   43e1c:	b	43e2c <fputs@plt+0x32d64>
   43e20:	bl	435dc <fputs@plt+0x32514>
   43e24:	cmp	r0, #0
   43e28:	beq	43dd0 <fputs@plt+0x32d08>
   43e2c:	add	sp, sp, #8
   43e30:	pop	{r4, r5, r6, r7, r8, pc}
   43e34:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   43e38:	sub	sp, sp, #68	; 0x44
   43e3c:	ldr	ip, [sp, #120]	; 0x78
   43e40:	ldr	r5, [sp, #116]	; 0x74
   43e44:	str	ip, [sp, #48]	; 0x30
   43e48:	ldrb	ip, [r0, #66]	; 0x42
   43e4c:	cmp	ip, #4
   43e50:	ldreq	r0, [r0, #60]	; 0x3c
   43e54:	beq	44018 <fputs@plt+0x32f50>
   43e58:	mov	r9, r3
   43e5c:	ldrb	r3, [r0, #64]	; 0x40
   43e60:	ldr	r7, [r0]
   43e64:	mov	r8, r2
   43e68:	tst	r3, #32
   43e6c:	str	r1, [sp, #20]
   43e70:	mov	r4, r0
   43e74:	ldr	r6, [r7, #4]
   43e78:	bne	43ffc <fputs@plt+0x32f34>
   43e7c:	ldr	r3, [r4, #72]	; 0x48
   43e80:	cmp	r3, #0
   43e84:	bne	44020 <fputs@plt+0x32f58>
   43e88:	str	r3, [sp]
   43e8c:	mov	r2, r8
   43e90:	mov	r3, r9
   43e94:	mov	r0, r7
   43e98:	bl	1af1c <fputs@plt+0x9e54>
   43e9c:	ldrb	r2, [r4, #64]	; 0x40
   43ea0:	cmp	r8, #1
   43ea4:	sbcs	r3, r9, #0
   43ea8:	movge	r3, #1
   43eac:	movlt	r3, #0
   43eb0:	ands	r3, r3, r2, lsr #1
   43eb4:	beq	43ed8 <fputs@plt+0x32e10>
   43eb8:	ldrd	r2, [r4, #16]
   43ebc:	subs	r0, r8, #1
   43ec0:	sbc	r1, r9, #0
   43ec4:	cmp	r3, r1
   43ec8:	cmpeq	r2, r0
   43ecc:	mvneq	r3, #0
   43ed0:	streq	r3, [sp, #48]	; 0x30
   43ed4:	beq	43f0c <fputs@plt+0x32e44>
   43ed8:	ldr	r1, [sp, #48]	; 0x30
   43edc:	cmp	r1, #0
   43ee0:	bne	43f0c <fputs@plt+0x32e44>
   43ee4:	add	r3, sp, #48	; 0x30
   43ee8:	str	r3, [sp, #4]
   43eec:	str	r5, [sp]
   43ef0:	mov	r2, r8
   43ef4:	mov	r3, r9
   43ef8:	mov	r0, r4
   43efc:	bl	43074 <fputs@plt+0x31fac>
   43f00:	cmp	r0, #0
   43f04:	str	r0, [sp, #44]	; 0x2c
   43f08:	bne	44018 <fputs@plt+0x32f50>
   43f0c:	ldrsb	r3, [r4, #68]	; 0x44
   43f10:	ldr	r7, [r6, #80]	; 0x50
   43f14:	ldr	r6, [sp, #112]	; 0x70
   43f18:	add	r3, r3, #30
   43f1c:	ldr	r5, [r4, r3, lsl #2]
   43f20:	mov	r3, #0
   43f24:	str	r3, [sp, #56]	; 0x38
   43f28:	ldr	sl, [r5, #52]	; 0x34
   43f2c:	str	r3, [sp, #60]	; 0x3c
   43f30:	ldr	r3, [sp, #108]	; 0x6c
   43f34:	ldrb	fp, [r5, #6]
   43f38:	add	r6, r3, r6
   43f3c:	ldrb	r3, [r5, #3]
   43f40:	cmp	r3, #0
   43f44:	beq	43f70 <fputs@plt+0x32ea8>
   43f48:	cmp	r6, #127	; 0x7f
   43f4c:	strbls	r6, [r7, fp]
   43f50:	movls	r0, #1
   43f54:	bls	43f6c <fputs@plt+0x32ea4>
   43f58:	mov	r2, r6
   43f5c:	asr	r3, r6, #31
   43f60:	add	r0, r7, fp
   43f64:	bl	1a3d8 <fputs@plt+0x9310>
   43f68:	uxtb	r0, r0
   43f6c:	add	fp, fp, r0
   43f70:	mov	r2, r8
   43f74:	mov	r3, r9
   43f78:	add	r0, r7, fp
   43f7c:	bl	1a3d8 <fputs@plt+0x9310>
   43f80:	ldrb	r2, [r5, #2]
   43f84:	cmp	r2, #0
   43f88:	moveq	r6, r8
   43f8c:	ldreq	r2, [sp, #20]
   43f90:	ldrne	r2, [sp, #104]	; 0x68
   43f94:	streq	r2, [sp, #24]
   43f98:	ldreq	r2, [sp, #108]	; 0x6c
   43f9c:	strne	r2, [sp, #24]
   43fa0:	movne	r2, #0
   43fa4:	streq	r2, [sp, #32]
   43fa8:	streq	r8, [sp, #108]	; 0x6c
   43fac:	strne	r2, [sp, #32]
   43fb0:	add	r3, fp, r0
   43fb4:	ldrh	fp, [r5, #10]
   43fb8:	cmp	fp, r6
   43fbc:	blt	44050 <fputs@plt+0x32f88>
   43fc0:	add	r2, r3, r6
   43fc4:	cmp	r2, #4
   43fc8:	mov	r9, r6
   43fcc:	movlt	r2, #4
   43fd0:	str	r2, [sp, #36]	; 0x24
   43fd4:	str	r7, [sp, #28]
   43fd8:	add	r8, r7, r3
   43fdc:	mov	r3, #0
   43fe0:	str	r3, [sp, #20]
   43fe4:	cmp	r6, #0
   43fe8:	bgt	44094 <fputs@plt+0x32fcc>
   43fec:	ldr	r0, [sp, #20]
   43ff0:	bl	3d128 <fputs@plt+0x2c060>
   43ff4:	mov	r3, #0
   43ff8:	b	44100 <fputs@plt+0x33038>
   43ffc:	mov	r2, r0
   44000:	ldr	r1, [r0, #52]	; 0x34
   44004:	ldr	r0, [r6, #8]
   44008:	bl	43d64 <fputs@plt+0x32c9c>
   4400c:	cmp	r0, #0
   44010:	str	r0, [sp, #44]	; 0x2c
   44014:	beq	43e7c <fputs@plt+0x32db4>
   44018:	add	sp, sp, #68	; 0x44
   4401c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   44020:	ldr	r3, [sp, #48]	; 0x30
   44024:	cmp	r3, #0
   44028:	bne	43f0c <fputs@plt+0x32e44>
   4402c:	add	r3, sp, #48	; 0x30
   44030:	str	r3, [sp, #4]
   44034:	str	r5, [sp]
   44038:	mov	r2, r8
   4403c:	mov	r3, r9
   44040:	ldr	r1, [sp, #20]
   44044:	mov	r0, r4
   44048:	bl	43504 <fputs@plt+0x3243c>
   4404c:	b	43f00 <fputs@plt+0x32e38>
   44050:	ldr	r2, [r5, #52]	; 0x34
   44054:	ldrh	r8, [r5, #12]
   44058:	str	r3, [sp, #20]
   4405c:	ldr	r1, [r2, #36]	; 0x24
   44060:	sub	r0, r6, r8
   44064:	sub	r1, r1, #4
   44068:	bl	6feac <fputs@plt+0x5ede4>
   4406c:	ldr	r3, [sp, #20]
   44070:	add	r9, r1, r8
   44074:	cmp	fp, r9
   44078:	movlt	r9, r8
   4407c:	add	r2, r3, r9
   44080:	add	r1, r2, #4
   44084:	add	r2, r7, r2
   44088:	str	r1, [sp, #36]	; 0x24
   4408c:	str	r2, [sp, #28]
   44090:	b	43fd8 <fputs@plt+0x32f10>
   44094:	cmp	r9, #0
   44098:	bne	442d8 <fputs@plt+0x33210>
   4409c:	ldrb	r3, [sl, #17]
   440a0:	ldr	r9, [sp, #60]	; 0x3c
   440a4:	cmp	r3, #0
   440a8:	bne	44210 <fputs@plt+0x33148>
   440ac:	mov	r3, #0
   440b0:	str	r3, [sp]
   440b4:	add	r2, sp, #60	; 0x3c
   440b8:	ldr	r3, [sp, #60]	; 0x3c
   440bc:	add	r1, sp, #56	; 0x38
   440c0:	mov	r0, sl
   440c4:	bl	3fcc4 <fputs@plt+0x2ebfc>
   440c8:	ldrb	r3, [sl, #17]
   440cc:	adds	r3, r3, #0
   440d0:	movne	r3, #1
   440d4:	cmp	r0, #0
   440d8:	movne	r3, #0
   440dc:	cmp	r3, #0
   440e0:	str	r0, [sp, #52]	; 0x34
   440e4:	bne	44254 <fputs@plt+0x3318c>
   440e8:	ldr	r3, [sp, #52]	; 0x34
   440ec:	cmp	r3, #0
   440f0:	beq	44290 <fputs@plt+0x331c8>
   440f4:	ldr	r0, [sp, #20]
   440f8:	bl	3d128 <fputs@plt+0x2c060>
   440fc:	ldr	r3, [sp, #52]	; 0x34
   44100:	cmp	r3, #0
   44104:	str	r3, [sp, #44]	; 0x2c
   44108:	bne	44208 <fputs@plt+0x33140>
   4410c:	ldrsb	r3, [r4, #68]	; 0x44
   44110:	ldr	r2, [sp, #48]	; 0x30
   44114:	cmp	r2, #0
   44118:	add	r3, r4, r3, lsl #1
   4411c:	ldrh	r6, [r3, #80]	; 0x50
   44120:	bne	44350 <fputs@plt+0x33288>
   44124:	ldr	r0, [r5, #72]	; 0x48
   44128:	bl	3b8d8 <fputs@plt+0x2a810>
   4412c:	cmp	r0, #0
   44130:	str	r0, [sp, #44]	; 0x2c
   44134:	bne	44208 <fputs@plt+0x33140>
   44138:	ldr	r2, [r5, #64]	; 0x40
   4413c:	lsl	r3, r6, #1
   44140:	ldrh	r1, [r5, #20]
   44144:	ldrh	r3, [r2, r3]
   44148:	mov	r0, r5
   4414c:	add	r2, sp, #60	; 0x3c
   44150:	rev16	r3, r3
   44154:	and	r3, r3, r1
   44158:	ldr	r1, [r5, #56]	; 0x38
   4415c:	add	r1, r1, r3
   44160:	ldrb	r3, [r5, #4]
   44164:	cmp	r3, #0
   44168:	ldreq	r3, [r1]
   4416c:	streq	r3, [r7]
   44170:	bl	40f44 <fputs@plt+0x2fe7c>
   44174:	add	r3, sp, #64	; 0x40
   44178:	ldrh	r2, [sp, #60]	; 0x3c
   4417c:	mov	r1, r6
   44180:	str	r0, [r3, #-20]!	; 0xffffffec
   44184:	mov	r0, r5
   44188:	bl	2effc <fputs@plt+0x1df34>
   4418c:	ldr	r3, [sp, #44]	; 0x2c
   44190:	cmp	r3, #0
   44194:	bne	44208 <fputs@plt+0x33140>
   44198:	mov	r8, #0
   4419c:	add	r3, sp, #44	; 0x2c
   441a0:	str	r3, [sp, #8]
   441a4:	mov	r1, r6
   441a8:	str	r8, [sp, #4]
   441ac:	str	r8, [sp]
   441b0:	ldr	r3, [sp, #36]	; 0x24
   441b4:	mov	r2, r7
   441b8:	mov	r0, r5
   441bc:	bl	410f0 <fputs@plt+0x30028>
   441c0:	ldr	r6, [sp, #44]	; 0x2c
   441c4:	strh	r8, [r4, #34]	; 0x22
   441c8:	cmp	r6, r8
   441cc:	bne	44208 <fputs@plt+0x33140>
   441d0:	ldrb	r3, [r5, #1]
   441d4:	cmp	r3, r8
   441d8:	beq	44208 <fputs@plt+0x33140>
   441dc:	ldrb	r3, [r4, #64]	; 0x40
   441e0:	mov	r0, r4
   441e4:	bic	r3, r3, #2
   441e8:	strb	r3, [r4, #64]	; 0x40
   441ec:	bl	4138c <fputs@plt+0x302c4>
   441f0:	ldrsb	r3, [r4, #68]	; 0x44
   441f4:	add	r3, r3, #30
   441f8:	ldr	r3, [r4, r3, lsl #2]
   441fc:	str	r0, [sp, #44]	; 0x2c
   44200:	strb	r6, [r3, #1]
   44204:	strb	r6, [r4, #66]	; 0x42
   44208:	ldr	r0, [sp, #44]	; 0x2c
   4420c:	b	44018 <fputs@plt+0x32f50>
   44210:	ldr	r3, [pc, #340]	; 4436c <fputs@plt+0x332a4>
   44214:	ldr	r8, [r3, #608]	; 0x260
   44218:	ldr	fp, [sp, #60]	; 0x3c
   4421c:	mov	r0, sl
   44220:	add	fp, fp, #1
   44224:	mov	r1, fp
   44228:	str	fp, [sp, #60]	; 0x3c
   4422c:	bl	15c74 <fputs@plt+0x4bac>
   44230:	cmp	fp, r0
   44234:	beq	44218 <fputs@plt+0x33150>
   44238:	ldr	r1, [sl, #32]
   4423c:	mov	r0, r8
   44240:	bl	6fcc0 <fputs@plt+0x5ebf8>
   44244:	add	r0, r0, #1
   44248:	cmp	fp, r0
   4424c:	beq	44218 <fputs@plt+0x33150>
   44250:	b	440ac <fputs@plt+0x32fe4>
   44254:	cmp	r9, #0
   44258:	add	r3, sp, #52	; 0x34
   4425c:	str	r3, [sp]
   44260:	movne	r2, #4
   44264:	mov	r3, r9
   44268:	moveq	r2, #3
   4426c:	ldr	r1, [sp, #60]	; 0x3c
   44270:	mov	r0, sl
   44274:	bl	403bc <fputs@plt+0x2f2f4>
   44278:	ldr	r3, [sp, #52]	; 0x34
   4427c:	cmp	r3, #0
   44280:	beq	44290 <fputs@plt+0x331c8>
   44284:	ldr	r0, [sp, #56]	; 0x38
   44288:	bl	3d128 <fputs@plt+0x2c060>
   4428c:	b	440e8 <fputs@plt+0x33020>
   44290:	ldr	r3, [sp, #60]	; 0x3c
   44294:	ldr	r2, [sp, #28]
   44298:	rev	r3, r3
   4429c:	ldr	r0, [sp, #20]
   442a0:	str	r3, [r2]
   442a4:	bl	3d128 <fputs@plt+0x2c060>
   442a8:	ldr	r3, [sp, #56]	; 0x38
   442ac:	str	r3, [sp, #20]
   442b0:	ldr	r3, [r3, #56]	; 0x38
   442b4:	str	r3, [sp, #28]
   442b8:	ldr	r2, [sp, #28]
   442bc:	mov	r3, #0
   442c0:	str	r3, [r2]
   442c4:	ldr	r3, [sp, #56]	; 0x38
   442c8:	ldr	r9, [sl, #36]	; 0x24
   442cc:	ldr	r8, [r3, #56]	; 0x38
   442d0:	sub	r9, r9, #4
   442d4:	add	r8, r8, #4
   442d8:	ldr	r3, [sp, #108]	; 0x6c
   442dc:	cmp	r6, r9
   442e0:	movlt	fp, r6
   442e4:	movge	fp, r9
   442e8:	cmp	r3, #0
   442ec:	ble	4433c <fputs@plt+0x33274>
   442f0:	cmp	fp, r3
   442f4:	movge	fp, r3
   442f8:	mov	r2, fp
   442fc:	ldr	r1, [sp, #24]
   44300:	mov	r0, r8
   44304:	bl	10f3c <memcpy@plt>
   44308:	ldr	r3, [sp, #108]	; 0x6c
   4430c:	sub	r6, r6, fp
   44310:	subs	r3, r3, fp
   44314:	str	r3, [sp, #108]	; 0x6c
   44318:	ldreq	r3, [sp, #32]
   4431c:	ldrne	r3, [sp, #24]
   44320:	streq	r3, [sp, #108]	; 0x6c
   44324:	ldreq	r3, [sp, #104]	; 0x68
   44328:	addne	r3, r3, fp
   4432c:	add	r8, r8, fp
   44330:	sub	r9, r9, fp
   44334:	str	r3, [sp, #24]
   44338:	b	43fe4 <fputs@plt+0x32f1c>
   4433c:	mov	r2, fp
   44340:	mov	r1, #0
   44344:	mov	r0, r8
   44348:	bl	10eac <memset@plt>
   4434c:	b	44308 <fputs@plt+0x33240>
   44350:	bge	44198 <fputs@plt+0x330d0>
   44354:	ldrh	r2, [r5, #18]
   44358:	cmp	r2, #0
   4435c:	addne	r6, r6, #1
   44360:	uxthne	r6, r6
   44364:	strhne	r6, [r3, #80]	; 0x50
   44368:	b	44198 <fputs@plt+0x330d0>
   4436c:	andeq	fp, r8, r0, lsr #2
   44370:	push	{r4, r5, r6, r7, r8, lr}
   44374:	mov	r4, r0
   44378:	ldm	r0, {r3, r5}
   4437c:	mov	r7, r2
   44380:	mov	r2, #0
   44384:	str	r3, [r5, #4]
   44388:	ldr	r0, [r5, #8]
   4438c:	mov	r6, r1
   44390:	bl	43d64 <fputs@plt+0x32c9c>
   44394:	subs	r1, r0, #0
   44398:	popne	{r4, r5, r6, r7, r8, pc}
   4439c:	ldrb	r3, [r4, #11]
   443a0:	cmp	r3, #0
   443a4:	bne	443c0 <fputs@plt+0x332f8>
   443a8:	mov	r3, r7
   443ac:	mov	r1, r6
   443b0:	mov	r0, r5
   443b4:	mov	r2, #0
   443b8:	pop	{r4, r5, r6, r7, r8, lr}
   443bc:	b	42b7c <fputs@plt+0x31ab4>
   443c0:	ldr	r3, [r4, #4]
   443c4:	strb	r1, [r4, #11]
   443c8:	ldr	r2, [r3, #8]
   443cc:	mov	r3, #1
   443d0:	cmp	r2, #0
   443d4:	beq	443a8 <fputs@plt+0x332e0>
   443d8:	ldrb	r0, [r2, #64]	; 0x40
   443dc:	tst	r0, #16
   443e0:	strbne	r3, [r4, #11]
   443e4:	strbne	r1, [r2, #66]	; 0x42
   443e8:	ldr	r2, [r2, #8]
   443ec:	b	443d0 <fputs@plt+0x33308>
   443f0:	push	{r4, r5, r6, r7, r8, r9, lr}
   443f4:	mov	r7, r1
   443f8:	ldm	r0, {r3, r4}
   443fc:	sub	sp, sp, #44	; 0x2c
   44400:	mov	r8, r2
   44404:	str	r3, [r4, #4]
   44408:	ldrb	r3, [r4, #17]
   4440c:	cmp	r3, #0
   44410:	beq	4464c <fputs@plt+0x33584>
   44414:	mov	r6, r0
   44418:	ldr	r0, [r4, #8]
   4441c:	bl	1aefc <fputs@plt+0x9e34>
   44420:	add	r2, sp, #20
   44424:	mov	r1, #4
   44428:	mov	r0, r6
   4442c:	bl	199c0 <fputs@plt+0x88f8>
   44430:	ldr	r3, [sp, #20]
   44434:	add	r3, r3, #1
   44438:	str	r3, [sp, #20]
   4443c:	ldr	r3, [pc, #560]	; 44674 <fputs@plt+0x335ac>
   44440:	ldr	r9, [r3, #608]	; 0x260
   44444:	ldr	r5, [sp, #20]
   44448:	mov	r0, r4
   4444c:	mov	r1, r5
   44450:	bl	15c74 <fputs@plt+0x4bac>
   44454:	cmp	r5, r0
   44458:	beq	44550 <fputs@plt+0x33488>
   4445c:	ldr	r1, [r4, #32]
   44460:	mov	r0, r9
   44464:	bl	6fcc0 <fputs@plt+0x5ebf8>
   44468:	add	r0, r0, #1
   4446c:	cmp	r5, r0
   44470:	beq	44550 <fputs@plt+0x33488>
   44474:	mov	r3, #1
   44478:	str	r3, [sp]
   4447c:	add	r2, sp, #28
   44480:	mov	r3, r5
   44484:	add	r1, sp, #32
   44488:	mov	r0, r4
   4448c:	bl	3fcc4 <fputs@plt+0x2ebfc>
   44490:	cmp	r0, #0
   44494:	str	r0, [sp, #24]
   44498:	bne	44548 <fputs@plt+0x33480>
   4449c:	ldr	r3, [sp, #20]
   444a0:	ldr	r2, [sp, #28]
   444a4:	cmp	r2, r3
   444a8:	beq	44640 <fputs@plt+0x33578>
   444ac:	mov	r2, r0
   444b0:	mov	r1, r0
   444b4:	strb	r0, [sp, #15]
   444b8:	str	r0, [sp, #36]	; 0x24
   444bc:	ldr	r0, [r4, #8]
   444c0:	bl	43d64 <fputs@plt+0x32c9c>
   444c4:	str	r0, [sp, #24]
   444c8:	ldr	r0, [sp, #32]
   444cc:	bl	3d128 <fputs@plt+0x2c060>
   444d0:	ldr	r0, [sp, #24]
   444d4:	cmp	r0, #0
   444d8:	bne	44548 <fputs@plt+0x33480>
   444dc:	mov	r3, r0
   444e0:	add	r2, sp, #16
   444e4:	ldr	r1, [sp, #20]
   444e8:	mov	r0, r4
   444ec:	bl	3da38 <fputs@plt+0x2c970>
   444f0:	cmp	r0, #0
   444f4:	str	r0, [sp, #24]
   444f8:	bne	44548 <fputs@plt+0x33480>
   444fc:	add	r3, sp, #36	; 0x24
   44500:	add	r2, sp, #15
   44504:	ldr	r1, [sp, #20]
   44508:	mov	r0, r4
   4450c:	bl	3dad4 <fputs@plt+0x2ca0c>
   44510:	ldrb	r3, [sp, #15]
   44514:	sub	r3, r3, #1
   44518:	cmp	r3, #1
   4451c:	str	r0, [sp, #24]
   44520:	bhi	44530 <fputs@plt+0x33468>
   44524:	ldr	r0, [pc, #332]	; 44678 <fputs@plt+0x335b0>
   44528:	bl	2e81c <fputs@plt+0x1d754>
   4452c:	str	r0, [sp, #24]
   44530:	ldr	r3, [sp, #24]
   44534:	cmp	r3, #0
   44538:	beq	4455c <fputs@plt+0x33494>
   4453c:	ldr	r0, [sp, #16]
   44540:	bl	3d128 <fputs@plt+0x2c060>
   44544:	ldr	r0, [sp, #24]
   44548:	add	sp, sp, #44	; 0x2c
   4454c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   44550:	add	r5, r5, #1
   44554:	str	r5, [sp, #20]
   44558:	b	44444 <fputs@plt+0x3337c>
   4455c:	str	r3, [sp, #4]
   44560:	ldr	r3, [sp, #28]
   44564:	ldrb	r2, [sp, #15]
   44568:	str	r3, [sp]
   4456c:	ldr	r1, [sp, #16]
   44570:	ldr	r3, [sp, #36]	; 0x24
   44574:	mov	r0, r4
   44578:	bl	40694 <fputs@plt+0x2f5cc>
   4457c:	str	r0, [sp, #24]
   44580:	ldr	r0, [sp, #16]
   44584:	bl	3d128 <fputs@plt+0x2c060>
   44588:	ldr	r0, [sp, #24]
   4458c:	cmp	r0, #0
   44590:	bne	44548 <fputs@plt+0x33480>
   44594:	mov	r3, r0
   44598:	add	r2, sp, #16
   4459c:	ldr	r1, [sp, #20]
   445a0:	mov	r0, r4
   445a4:	bl	3da38 <fputs@plt+0x2c970>
   445a8:	cmp	r0, #0
   445ac:	str	r0, [sp, #24]
   445b0:	bne	44548 <fputs@plt+0x33480>
   445b4:	ldr	r3, [sp, #16]
   445b8:	ldr	r0, [r3, #72]	; 0x48
   445bc:	bl	3b8d8 <fputs@plt+0x2a810>
   445c0:	cmp	r0, #0
   445c4:	str	r0, [sp, #24]
   445c8:	bne	4453c <fputs@plt+0x33474>
   445cc:	add	r3, sp, #24
   445d0:	str	r3, [sp]
   445d4:	mov	r2, #1
   445d8:	mov	r3, #0
   445dc:	ldr	r1, [sp, #20]
   445e0:	mov	r0, r4
   445e4:	bl	403bc <fputs@plt+0x2f2f4>
   445e8:	ldr	r3, [sp, #24]
   445ec:	cmp	r3, #0
   445f0:	bne	4453c <fputs@plt+0x33474>
   445f4:	ldr	r2, [sp, #20]
   445f8:	mov	r1, #4
   445fc:	mov	r0, r6
   44600:	bl	3fbe8 <fputs@plt+0x2eb20>
   44604:	cmp	r0, #0
   44608:	str	r0, [sp, #24]
   4460c:	bne	4453c <fputs@plt+0x33474>
   44610:	tst	r8, #1
   44614:	movne	r1, #13
   44618:	moveq	r1, #10
   4461c:	ldr	r0, [sp, #16]
   44620:	bl	2e918 <fputs@plt+0x1d850>
   44624:	ldr	r3, [sp, #16]
   44628:	ldr	r0, [r3, #72]	; 0x48
   4462c:	bl	3d11c <fputs@plt+0x2c054>
   44630:	ldr	r3, [sp, #20]
   44634:	mov	r0, #0
   44638:	str	r3, [r7]
   4463c:	b	44548 <fputs@plt+0x33480>
   44640:	ldr	r3, [sp, #32]
   44644:	str	r3, [sp, #16]
   44648:	b	445cc <fputs@plt+0x33504>
   4464c:	str	r3, [sp]
   44650:	add	r2, sp, #20
   44654:	mov	r3, #1
   44658:	add	r1, sp, #16
   4465c:	mov	r0, r4
   44660:	bl	3fcc4 <fputs@plt+0x2ebfc>
   44664:	cmp	r0, #0
   44668:	str	r0, [sp, #24]
   4466c:	beq	44610 <fputs@plt+0x33548>
   44670:	b	44548 <fputs@plt+0x33480>
   44674:	andeq	fp, r8, r0, lsr #2
   44678:	muleq	r0, pc, sl	; <UNPREDICTABLE>
   4467c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   44680:	subs	r5, r0, #0
   44684:	bne	44694 <fputs@plt+0x335cc>
   44688:	mov	fp, #0
   4468c:	mov	r0, fp
   44690:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   44694:	mov	r8, r2
   44698:	ldm	r5, {r2, r3}
   4469c:	mov	r7, r1
   446a0:	mov	r9, #0
   446a4:	ldr	r4, [r3, #8]
   446a8:	mov	sl, #4
   446ac:	str	r2, [r3, #4]
   446b0:	cmp	r4, #0
   446b4:	beq	44688 <fputs@plt+0x335c0>
   446b8:	cmp	r8, #0
   446bc:	beq	44700 <fputs@plt+0x33638>
   446c0:	ldrb	r3, [r4, #64]	; 0x40
   446c4:	ands	r6, r3, #1
   446c8:	bne	44700 <fputs@plt+0x33638>
   446cc:	ldrb	r3, [r4, #66]	; 0x42
   446d0:	sub	r3, r3, #1
   446d4:	cmp	r3, #1
   446d8:	bhi	44714 <fputs@plt+0x3364c>
   446dc:	mov	r0, r4
   446e0:	bl	43c54 <fputs@plt+0x32b8c>
   446e4:	subs	fp, r0, #0
   446e8:	beq	44714 <fputs@plt+0x3364c>
   446ec:	mov	r2, r6
   446f0:	mov	r1, fp
   446f4:	mov	r0, r5
   446f8:	bl	4467c <fputs@plt+0x335b4>
   446fc:	b	4468c <fputs@plt+0x335c4>
   44700:	ldr	r0, [r4, #48]	; 0x30
   44704:	bl	1a014 <fputs@plt+0x8f4c>
   44708:	str	r9, [r4, #48]	; 0x30
   4470c:	strb	sl, [r4, #66]	; 0x42
   44710:	str	r7, [r4, #60]	; 0x3c
   44714:	add	fp, r4, #120	; 0x78
   44718:	mov	r6, #0
   4471c:	ldrsb	r3, [r4, #68]	; 0x44
   44720:	cmp	r6, r3
   44724:	ldrgt	r4, [r4, #8]
   44728:	bgt	446b0 <fputs@plt+0x335e8>
   4472c:	ldr	r0, [fp]
   44730:	bl	3d128 <fputs@plt+0x2c060>
   44734:	add	r6, r6, #1
   44738:	str	r9, [fp], #4
   4473c:	b	4471c <fputs@plt+0x33654>
   44740:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   44744:	subs	r7, r1, #0
   44748:	ldm	r0, {r3, r4}
   4474c:	mov	r6, r0
   44750:	movne	r5, r7
   44754:	str	r3, [r4, #4]
   44758:	movne	r8, #0
   4475c:	bne	44804 <fputs@plt+0x3373c>
   44760:	mov	r2, r7
   44764:	ldr	r0, [r4, #8]
   44768:	bl	43d64 <fputs@plt+0x32c9c>
   4476c:	subs	r5, r0, #0
   44770:	bne	447fc <fputs@plt+0x33734>
   44774:	ldrb	r3, [r6, #8]
   44778:	cmp	r3, #2
   4477c:	bne	447e8 <fputs@plt+0x33720>
   44780:	ldr	r0, [r4]
   44784:	bl	3cec0 <fputs@plt+0x2bdf8>
   44788:	mov	r3, #0
   4478c:	add	r2, sp, #4
   44790:	mov	r1, #1
   44794:	cmp	r0, #0
   44798:	movne	r5, r0
   4479c:	mov	r0, r4
   447a0:	bl	3da38 <fputs@plt+0x2c970>
   447a4:	cmp	r0, #0
   447a8:	bne	447d0 <fputs@plt+0x33708>
   447ac:	ldr	r0, [sp, #4]
   447b0:	ldr	r3, [r0, #56]	; 0x38
   447b4:	ldr	r3, [r3, #28]
   447b8:	rev	r3, r3
   447bc:	cmp	r3, #0
   447c0:	ldreq	r3, [r4]
   447c4:	ldreq	r3, [r3, #28]
   447c8:	str	r3, [r4, #44]	; 0x2c
   447cc:	bl	3d128 <fputs@plt+0x2c060>
   447d0:	mov	r3, #1
   447d4:	strb	r3, [r4, #20]
   447d8:	ldr	r0, [r4, #60]	; 0x3c
   447dc:	bl	1a0d4 <fputs@plt+0x900c>
   447e0:	mov	r3, #0
   447e4:	str	r3, [r4, #60]	; 0x3c
   447e8:	mov	r0, r6
   447ec:	bl	3d15c <fputs@plt+0x2c094>
   447f0:	mov	r0, r5
   447f4:	add	sp, sp, #8
   447f8:	pop	{r4, r5, r6, r7, r8, pc}
   447fc:	mov	r8, r5
   44800:	mov	r2, r7
   44804:	mov	r1, r5
   44808:	mov	r0, r6
   4480c:	bl	4467c <fputs@plt+0x335b4>
   44810:	cmp	r0, #0
   44814:	movne	r5, r0
   44818:	moveq	r5, r8
   4481c:	b	44774 <fputs@plt+0x336ac>
   44820:	push	{r4, r5, r6, r7, r8, lr}
   44824:	mov	r4, r0
   44828:	mov	r7, r1
   4482c:	bl	13e4c <fputs@plt+0x2d84>
   44830:	mov	r0, r4
   44834:	bl	15ba4 <fputs@plt+0x4adc>
   44838:	ldr	r2, [r4, #24]
   4483c:	mov	r6, #0
   44840:	ands	r2, r2, #2
   44844:	mov	r8, r6
   44848:	ldrbne	r2, [r4, #149]	; 0x95
   4484c:	clzne	r2, r2
   44850:	lsrne	r2, r2, #5
   44854:	eor	r5, r2, #1
   44858:	ldr	r3, [r4, #20]
   4485c:	cmp	r8, r3
   44860:	blt	448e8 <fputs@plt+0x33820>
   44864:	mov	r1, #68	; 0x44
   44868:	mov	r0, r4
   4486c:	bl	1d92c <fputs@plt+0xc864>
   44870:	bl	13e64 <fputs@plt+0x2d9c>
   44874:	ldr	r3, [r4, #24]
   44878:	tst	r3, #2
   4487c:	beq	4489c <fputs@plt+0x337d4>
   44880:	ldrb	r3, [r4, #149]	; 0x95
   44884:	cmp	r3, #0
   44888:	bne	4489c <fputs@plt+0x337d4>
   4488c:	mov	r0, r4
   44890:	bl	1639c <fputs@plt+0x52d4>
   44894:	mov	r0, r4
   44898:	bl	1ec58 <fputs@plt+0xdb90>
   4489c:	add	r3, r4, #448	; 0x1c0
   448a0:	mov	r0, #0
   448a4:	mov	r1, #0
   448a8:	strd	r0, [r3, #-8]
   448ac:	strd	r0, [r3]
   448b0:	ldr	r3, [r4, #24]
   448b4:	bic	r3, r3, #16777216	; 0x1000000
   448b8:	str	r3, [r4, #24]
   448bc:	ldr	r3, [r4, #208]	; 0xd0
   448c0:	cmp	r3, #0
   448c4:	popeq	{r4, r5, r6, r7, r8, pc}
   448c8:	cmp	r6, #0
   448cc:	bne	448dc <fputs@plt+0x33814>
   448d0:	ldrb	r2, [r4, #67]	; 0x43
   448d4:	cmp	r2, #0
   448d8:	popne	{r4, r5, r6, r7, r8, pc}
   448dc:	ldr	r0, [r4, #204]	; 0xcc
   448e0:	pop	{r4, r5, r6, r7, r8, lr}
   448e4:	bx	r3
   448e8:	ldr	r3, [r4, #16]
   448ec:	add	r3, r3, r8, lsl #4
   448f0:	ldr	r0, [r3, #4]
   448f4:	cmp	r0, #0
   448f8:	beq	44914 <fputs@plt+0x3384c>
   448fc:	ldrb	r3, [r0, #8]
   44900:	mov	r2, r5
   44904:	mov	r1, r7
   44908:	cmp	r3, #2
   4490c:	moveq	r6, #1
   44910:	bl	44740 <fputs@plt+0x33678>
   44914:	add	r8, r8, #1
   44918:	b	44858 <fputs@plt+0x33790>
   4491c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   44920:	sub	sp, sp, #52	; 0x34
   44924:	ldrsb	sl, [r0, #68]	; 0x44
   44928:	and	r3, r1, #2
   4492c:	str	r3, [sp, #24]
   44930:	ldr	r7, [r0]
   44934:	sxth	r8, sl
   44938:	mov	r4, r0
   4493c:	add	r3, r0, r8, lsl #1
   44940:	add	r8, r0, r8, lsl #2
   44944:	ldrh	r9, [r3, #80]	; 0x50
   44948:	ldr	r5, [r8, #120]	; 0x78
   4494c:	str	r3, [sp, #32]
   44950:	ldr	fp, [r7, #4]
   44954:	ldr	r2, [r5, #64]	; 0x40
   44958:	lsl	r3, r9, #1
   4495c:	ldrh	r6, [r5, #20]
   44960:	ldrh	r3, [r2, r3]
   44964:	rev16	r3, r3
   44968:	and	r3, r3, r6
   4496c:	ldr	r6, [r5, #56]	; 0x38
   44970:	add	r6, r6, r3
   44974:	ldrb	r3, [r5, #4]
   44978:	cmp	r3, #0
   4497c:	bne	44998 <fputs@plt+0x338d0>
   44980:	add	r1, sp, #48	; 0x30
   44984:	str	r3, [r1, #-4]!
   44988:	bl	4379c <fputs@plt+0x326d4>
   4498c:	cmp	r0, #0
   44990:	str	r0, [sp, #40]	; 0x28
   44994:	bne	44aa8 <fputs@plt+0x339e0>
   44998:	ldrb	r3, [r4, #64]	; 0x40
   4499c:	tst	r3, #32
   449a0:	bne	44a8c <fputs@plt+0x339c4>
   449a4:	ldr	r3, [r4, #72]	; 0x48
   449a8:	cmp	r3, #0
   449ac:	bne	449c0 <fputs@plt+0x338f8>
   449b0:	str	r3, [sp]
   449b4:	mov	r0, r7
   449b8:	ldrd	r2, [r4, #16]
   449bc:	bl	1af1c <fputs@plt+0x9e54>
   449c0:	ldr	r3, [sp, #24]
   449c4:	cmp	r3, #0
   449c8:	bne	44ab0 <fputs@plt+0x339e8>
   449cc:	mov	r3, #0
   449d0:	ldr	r0, [r5, #72]	; 0x48
   449d4:	str	r3, [sp, #20]
   449d8:	bl	3b8d8 <fputs@plt+0x2a810>
   449dc:	cmp	r0, #0
   449e0:	str	r0, [sp, #40]	; 0x28
   449e4:	bne	44aa8 <fputs@plt+0x339e0>
   449e8:	add	r2, sp, #44	; 0x2c
   449ec:	mov	r1, r6
   449f0:	mov	r0, r5
   449f4:	bl	40f44 <fputs@plt+0x2fe7c>
   449f8:	add	r7, sp, #48	; 0x30
   449fc:	ldrh	r2, [sp, #44]	; 0x2c
   44a00:	mov	r1, r9
   44a04:	str	r0, [r7, #-8]!
   44a08:	mov	r0, r5
   44a0c:	mov	r3, r7
   44a10:	bl	2effc <fputs@plt+0x1df34>
   44a14:	ldr	r0, [sp, #40]	; 0x28
   44a18:	cmp	r0, #0
   44a1c:	bne	44aa8 <fputs@plt+0x339e0>
   44a20:	ldrb	r3, [r5, #4]
   44a24:	cmp	r3, #0
   44a28:	beq	44b0c <fputs@plt+0x33a44>
   44a2c:	mov	r0, r4
   44a30:	bl	4138c <fputs@plt+0x302c4>
   44a34:	cmp	r0, #0
   44a38:	str	r0, [sp, #40]	; 0x28
   44a3c:	beq	44bd8 <fputs@plt+0x33b10>
   44a40:	ldr	r3, [sp, #40]	; 0x28
   44a44:	cmp	r3, #0
   44a48:	bne	44a84 <fputs@plt+0x339bc>
   44a4c:	ldr	r3, [sp, #20]
   44a50:	cmp	r3, #0
   44a54:	beq	44c18 <fputs@plt+0x33b50>
   44a58:	mov	r3, #2
   44a5c:	strb	r3, [r4, #66]	; 0x42
   44a60:	ldrh	r3, [r5, #18]
   44a64:	cmp	r9, r3
   44a68:	mvnge	r2, #0
   44a6c:	strge	r2, [r4, #60]	; 0x3c
   44a70:	addge	r3, r3, r2
   44a74:	ldrge	r2, [sp, #32]
   44a78:	movlt	r3, #1
   44a7c:	strlt	r3, [r4, #60]	; 0x3c
   44a80:	strhge	r3, [r2, #80]	; 0x50
   44a84:	ldr	r0, [sp, #40]	; 0x28
   44a88:	b	44aa8 <fputs@plt+0x339e0>
   44a8c:	mov	r2, r4
   44a90:	ldr	r1, [r4, #52]	; 0x34
   44a94:	ldr	r0, [fp, #8]
   44a98:	bl	43d64 <fputs@plt+0x32c9c>
   44a9c:	cmp	r0, #0
   44aa0:	str	r0, [sp, #40]	; 0x28
   44aa4:	beq	449a4 <fputs@plt+0x338dc>
   44aa8:	add	sp, sp, #52	; 0x34
   44aac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   44ab0:	ldrb	r3, [r5, #4]
   44ab4:	cmp	r3, #0
   44ab8:	beq	44aec <fputs@plt+0x33a24>
   44abc:	mov	r1, r6
   44ac0:	mov	r0, r5
   44ac4:	bl	15f00 <fputs@plt+0x4e38>
   44ac8:	ldrh	r7, [r5, #16]
   44acc:	mov	r1, #3
   44ad0:	add	r7, r7, r0
   44ad4:	ldr	r0, [fp, #36]	; 0x24
   44ad8:	add	r7, r7, #1
   44adc:	lsl	r0, r0, #1
   44ae0:	bl	6fcc0 <fputs@plt+0x5ebf8>
   44ae4:	cmp	r7, r0
   44ae8:	blt	44b04 <fputs@plt+0x33a3c>
   44aec:	mov	r0, r4
   44af0:	bl	43be8 <fputs@plt+0x32b20>
   44af4:	cmp	r0, #0
   44af8:	str	r0, [sp, #40]	; 0x28
   44afc:	beq	449cc <fputs@plt+0x33904>
   44b00:	b	44aa8 <fputs@plt+0x339e0>
   44b04:	mov	r3, #1
   44b08:	b	449d0 <fputs@plt+0x33908>
   44b0c:	ldrsb	r3, [r4, #68]	; 0x44
   44b10:	add	r3, r3, #30
   44b14:	ldr	r6, [r4, r3, lsl #2]
   44b18:	ldrh	r1, [r6, #18]
   44b1c:	ldr	r2, [r6, #64]	; 0x40
   44b20:	ldr	r3, [r6, #56]	; 0x38
   44b24:	add	r2, r2, r1, lsl #1
   44b28:	ldrh	r2, [r2, #-2]
   44b2c:	rev16	r1, r2
   44b30:	ldrh	r2, [r6, #20]
   44b34:	and	r2, r2, r1
   44b38:	add	r2, r3, r2
   44b3c:	add	r3, r3, #4
   44b40:	cmp	r2, r3
   44b44:	bcs	44b54 <fputs@plt+0x33a8c>
   44b48:	ldr	r0, [pc, #232]	; 44c38 <fputs@plt+0x33b70>
   44b4c:	bl	2e81c <fputs@plt+0x1d754>
   44b50:	b	44aa8 <fputs@plt+0x339e0>
   44b54:	ldr	r3, [r8, #124]	; 0x7c
   44b58:	mov	r1, r2
   44b5c:	mov	r0, r6
   44b60:	ldr	r3, [r3, #84]	; 0x54
   44b64:	str	r2, [sp, #36]	; 0x24
   44b68:	str	r3, [sp, #28]
   44b6c:	ldr	r3, [r6, #76]	; 0x4c
   44b70:	blx	r3
   44b74:	ldr	fp, [fp, #80]	; 0x50
   44b78:	mov	r8, r0
   44b7c:	ldr	r0, [r6, #72]	; 0x48
   44b80:	bl	3b8d8 <fputs@plt+0x2a810>
   44b84:	ldr	r3, [sp, #28]
   44b88:	ldr	r2, [sp, #36]	; 0x24
   44b8c:	str	r3, [sp, #4]
   44b90:	sub	r2, r2, #4
   44b94:	add	r3, r8, #4
   44b98:	mov	r1, r9
   44b9c:	str	r7, [sp, #8]
   44ba0:	str	fp, [sp]
   44ba4:	str	r0, [sp, #40]	; 0x28
   44ba8:	mov	r0, r5
   44bac:	bl	410f0 <fputs@plt+0x30028>
   44bb0:	ldrh	r1, [r6, #18]
   44bb4:	mov	r0, r6
   44bb8:	mov	r3, r7
   44bbc:	mov	r2, r8
   44bc0:	sub	r1, r1, #1
   44bc4:	bl	2effc <fputs@plt+0x1df34>
   44bc8:	ldr	r0, [sp, #40]	; 0x28
   44bcc:	cmp	r0, #0
   44bd0:	beq	44a2c <fputs@plt+0x33964>
   44bd4:	b	44aa8 <fputs@plt+0x339e0>
   44bd8:	ldrsb	r3, [r4, #68]	; 0x44
   44bdc:	cmp	sl, r3
   44be0:	bge	44a40 <fputs@plt+0x33978>
   44be4:	ldrsb	r3, [r4, #68]	; 0x44
   44be8:	cmp	sl, r3
   44bec:	blt	44c00 <fputs@plt+0x33b38>
   44bf0:	mov	r0, r4
   44bf4:	bl	4138c <fputs@plt+0x302c4>
   44bf8:	str	r0, [sp, #40]	; 0x28
   44bfc:	b	44a40 <fputs@plt+0x33978>
   44c00:	sub	r2, r3, #1
   44c04:	add	r3, r3, #30
   44c08:	strb	r2, [r4, #68]	; 0x44
   44c0c:	ldr	r0, [r4, r3, lsl #2]
   44c10:	bl	3d128 <fputs@plt+0x2c060>
   44c14:	b	44be4 <fputs@plt+0x33b1c>
   44c18:	mov	r0, r4
   44c1c:	bl	3e7ac <fputs@plt+0x2d6e4>
   44c20:	ldr	r3, [sp, #24]
   44c24:	cmp	r3, #0
   44c28:	movne	r3, #3
   44c2c:	strbne	r3, [r4, #66]	; 0x42
   44c30:	str	r0, [sp, #40]	; 0x28
   44c34:	b	44a84 <fputs@plt+0x339bc>
   44c38:	andeq	pc, r0, ip, lsl #20
   44c3c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   44c40:	sub	sp, sp, #44	; 0x2c
   44c44:	ldr	r5, [r0, #44]	; 0x2c
   44c48:	cmp	r5, #0
   44c4c:	bne	44da0 <fputs@plt+0x33cd8>
   44c50:	ldr	r3, [r0, #216]	; 0xd8
   44c54:	mov	r4, r0
   44c58:	cmp	r3, #0
   44c5c:	mov	r7, r1
   44c60:	beq	44c94 <fputs@plt+0x33bcc>
   44c64:	ldrb	r3, [r4, #7]
   44c68:	cmp	r3, #0
   44c6c:	beq	44cac <fputs@plt+0x33be4>
   44c70:	ldr	r2, [r4, #212]	; 0xd4
   44c74:	ldr	r3, [r2]
   44c78:	cmp	r3, #0
   44c7c:	bne	44e44 <fputs@plt+0x33d7c>
   44c80:	ldr	r3, [r2, #4]
   44c84:	str	r3, [r2, #8]
   44c88:	mov	r3, #4
   44c8c:	strb	r3, [r4, #17]
   44c90:	b	44da0 <fputs@plt+0x33cd8>
   44c94:	mov	r1, #4
   44c98:	bl	228c0 <fputs@plt+0x117f8>
   44c9c:	cmp	r0, #0
   44ca0:	beq	44c64 <fputs@plt+0x33b9c>
   44ca4:	mov	r5, r0
   44ca8:	b	44da0 <fputs@plt+0x33cd8>
   44cac:	ldr	r3, [r4, #68]	; 0x44
   44cb0:	ldr	r3, [r3]
   44cb4:	cmp	r3, #0
   44cb8:	beq	44e38 <fputs@plt+0x33d70>
   44cbc:	ldrb	r3, [r4, #5]
   44cc0:	cmp	r3, #4
   44cc4:	beq	44e38 <fputs@plt+0x33d70>
   44cc8:	ldr	r0, [r4, #64]	; 0x40
   44ccc:	bl	13d94 <fputs@plt+0x2ccc>
   44cd0:	ands	fp, r0, #512	; 0x200
   44cd4:	mov	sl, r0
   44cd8:	bne	44dcc <fputs@plt+0x33d04>
   44cdc:	ldr	r3, [pc, #372]	; 44e58 <fputs@plt+0x33d90>
   44ce0:	add	r2, sp, #28
   44ce4:	str	r3, [sp, #12]
   44ce8:	ldr	r0, [r3]
   44cec:	ldr	r1, [r3, #4]
   44cf0:	stmia	r2!, {r0, r1}
   44cf4:	ldr	r2, [r4, #48]	; 0x30
   44cf8:	mov	r0, r4
   44cfc:	rev	r2, r2
   44d00:	str	r2, [sp, #36]	; 0x24
   44d04:	bl	1578c <fputs@plt+0x46c4>
   44d08:	mov	r2, #8
   44d0c:	mov	r8, r0
   44d10:	mov	r9, r1
   44d14:	add	r1, sp, #20
   44d18:	strd	r8, [sp]
   44d1c:	ldr	r0, [r4, #68]	; 0x44
   44d20:	bl	13d40 <fputs@plt+0x2c78>
   44d24:	subs	r6, r0, #0
   44d28:	bne	44d60 <fputs@plt+0x33c98>
   44d2c:	ldr	r3, [sp, #12]
   44d30:	mov	r2, #8
   44d34:	mov	r1, r3
   44d38:	add	r0, sp, #20
   44d3c:	bl	10e34 <memcmp@plt>
   44d40:	cmp	r0, #0
   44d44:	bne	44d60 <fputs@plt+0x33c98>
   44d48:	strd	r8, [sp]
   44d4c:	mov	r2, #1
   44d50:	ldr	r1, [pc, #260]	; 44e5c <fputs@plt+0x33d94>
   44d54:	ldr	r0, [r4, #68]	; 0x44
   44d58:	bl	13d4c <fputs@plt+0x2c84>
   44d5c:	mov	r6, r0
   44d60:	ldr	r3, [pc, #248]	; 44e60 <fputs@plt+0x33d98>
   44d64:	cmp	r6, #0
   44d68:	cmpne	r6, r3
   44d6c:	bne	44d9c <fputs@plt+0x33cd4>
   44d70:	ldrb	r3, [r4, #8]
   44d74:	cmp	r3, #0
   44d78:	bne	44dac <fputs@plt+0x33ce4>
   44d7c:	ldrd	r2, [r4, #88]	; 0x58
   44d80:	add	r1, sp, #28
   44d84:	strd	r2, [sp]
   44d88:	mov	r2, #12
   44d8c:	ldr	r0, [r4, #68]	; 0x44
   44d90:	bl	13d4c <fputs@plt+0x2c84>
   44d94:	subs	r6, r0, #0
   44d98:	beq	44dcc <fputs@plt+0x33d04>
   44d9c:	mov	r5, r6
   44da0:	mov	r0, r5
   44da4:	add	sp, sp, #44	; 0x2c
   44da8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   44dac:	tst	sl, #1024	; 0x400
   44db0:	bne	44d7c <fputs@plt+0x33cb4>
   44db4:	ldrb	r1, [r4, #12]
   44db8:	ldr	r0, [r4, #68]	; 0x44
   44dbc:	bl	13d64 <fputs@plt+0x2c9c>
   44dc0:	subs	r6, r0, #0
   44dc4:	beq	44d7c <fputs@plt+0x33cb4>
   44dc8:	b	44d9c <fputs@plt+0x33cd4>
   44dcc:	tst	sl, #1024	; 0x400
   44dd0:	beq	44e10 <fputs@plt+0x33d48>
   44dd4:	adds	r7, r7, #0
   44dd8:	movne	r7, #1
   44ddc:	ldrd	r2, [r4, #80]	; 0x50
   44de0:	cmp	fp, #0
   44de4:	movne	r7, #0
   44de8:	cmp	r7, #0
   44dec:	strd	r2, [r4, #88]	; 0x58
   44df0:	beq	44c70 <fputs@plt+0x33ba8>
   44df4:	mov	r3, #0
   44df8:	str	r3, [r4, #48]	; 0x30
   44dfc:	mov	r0, r4
   44e00:	bl	3b550 <fputs@plt+0x2a488>
   44e04:	cmp	r0, #0
   44e08:	beq	44c70 <fputs@plt+0x33ba8>
   44e0c:	b	44ca4 <fputs@plt+0x33bdc>
   44e10:	ldrb	r3, [r4, #12]
   44e14:	ldr	r0, [r4, #68]	; 0x44
   44e18:	cmp	r3, #3
   44e1c:	moveq	r1, #16
   44e20:	movne	r1, #0
   44e24:	orr	r1, r3, r1
   44e28:	bl	13d64 <fputs@plt+0x2c9c>
   44e2c:	cmp	r0, #0
   44e30:	beq	44dd4 <fputs@plt+0x33d0c>
   44e34:	b	44ca4 <fputs@plt+0x33bdc>
   44e38:	ldrd	r2, [r4, #80]	; 0x50
   44e3c:	strd	r2, [r4, #88]	; 0x58
   44e40:	b	44c70 <fputs@plt+0x33ba8>
   44e44:	ldrh	r1, [r3, #24]
   44e48:	bic	r1, r1, #8
   44e4c:	strh	r1, [r3, #24]
   44e50:	ldr	r3, [r3, #32]
   44e54:	b	44c78 <fputs@plt+0x33bb0>
   44e58:	muleq	r7, sl, r4
   44e5c:	andeq	r3, r7, ip, lsr r9
   44e60:	andeq	r0, r0, sl, lsl #4
   44e64:	push	{r4, r5, r6, lr}
   44e68:	mov	r4, r0
   44e6c:	ldr	r0, [r0, #44]	; 0x2c
   44e70:	cmp	r0, #0
   44e74:	bne	44f38 <fputs@plt+0x33e70>
   44e78:	ldrb	r3, [r4, #21]
   44e7c:	cmp	r3, #0
   44e80:	beq	44e98 <fputs@plt+0x33dd0>
   44e84:	tst	r3, #3
   44e88:	popne	{r4, r5, r6, pc}
   44e8c:	ldrh	r3, [r1, #24]
   44e90:	tst	r3, #8
   44e94:	popne	{r4, r5, r6, pc}
   44e98:	mov	r3, #0
   44e9c:	str	r3, [r1, #12]
   44ea0:	ldr	r3, [r4, #216]	; 0xd8
   44ea4:	mov	r5, r1
   44ea8:	cmp	r3, #0
   44eac:	beq	44eec <fputs@plt+0x33e24>
   44eb0:	mov	r0, r1
   44eb4:	bl	20c14 <fputs@plt+0xfb4c>
   44eb8:	subs	r6, r0, #0
   44ebc:	bne	44f28 <fputs@plt+0x33e60>
   44ec0:	mov	r3, r6
   44ec4:	mov	r2, r6
   44ec8:	mov	r1, r5
   44ecc:	mov	r0, r4
   44ed0:	bl	3e990 <fputs@plt+0x2d8c8>
   44ed4:	cmp	r0, #0
   44ed8:	mov	r6, r0
   44edc:	bne	44f28 <fputs@plt+0x33e60>
   44ee0:	mov	r0, r5
   44ee4:	bl	1a8a0 <fputs@plt+0x97d8>
   44ee8:	b	44f28 <fputs@plt+0x33e60>
   44eec:	ldrh	r3, [r1, #24]
   44ef0:	tst	r3, #8
   44ef4:	bne	44f14 <fputs@plt+0x33e4c>
   44ef8:	ldrb	r3, [r4, #17]
   44efc:	cmp	r3, #3
   44f00:	beq	44f14 <fputs@plt+0x33e4c>
   44f04:	mov	r1, r5
   44f08:	mov	r0, r4
   44f0c:	bl	3f17c <fputs@plt+0x2e0b4>
   44f10:	b	44ed4 <fputs@plt+0x33e0c>
   44f14:	mov	r1, #1
   44f18:	mov	r0, r4
   44f1c:	bl	44c3c <fputs@plt+0x33b74>
   44f20:	subs	r6, r0, #0
   44f24:	beq	44f04 <fputs@plt+0x33e3c>
   44f28:	mov	r1, r6
   44f2c:	mov	r0, r4
   44f30:	pop	{r4, r5, r6, lr}
   44f34:	b	157d4 <fputs@plt+0x470c>
   44f38:	mov	r0, #0
   44f3c:	pop	{r4, r5, r6, pc}
   44f40:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   44f44:	sub	sp, sp, #28
   44f48:	ldr	r5, [r0, #44]	; 0x2c
   44f4c:	cmp	r5, #0
   44f50:	bne	45010 <fputs@plt+0x33f48>
   44f54:	ldrb	r3, [r0, #17]
   44f58:	mov	r4, r0
   44f5c:	cmp	r3, #2
   44f60:	bls	45010 <fputs@plt+0x33f48>
   44f64:	ldrb	r6, [r0, #16]
   44f68:	str	r2, [sp, #12]
   44f6c:	mov	r7, r1
   44f70:	cmp	r6, #0
   44f74:	movne	r2, #1
   44f78:	ldrne	r3, [r0, #96]	; 0x60
   44f7c:	bne	44ff8 <fputs@plt+0x33f30>
   44f80:	ldr	r3, [r0, #216]	; 0xd8
   44f84:	cmp	r3, #0
   44f88:	beq	4501c <fputs@plt+0x33f54>
   44f8c:	ldr	r3, [r0, #212]	; 0xd4
   44f90:	ldr	r0, [r3]
   44f94:	bl	1c76c <fputs@plt+0xb6a4>
   44f98:	str	r5, [sp, #16]
   44f9c:	subs	r1, r0, #0
   44fa0:	bne	44fc0 <fputs@plt+0x33ef8>
   44fa4:	mov	r3, r1
   44fa8:	add	r2, sp, #16
   44fac:	mov	r1, #1
   44fb0:	mov	r0, r4
   44fb4:	bl	3d410 <fputs@plt+0x2c348>
   44fb8:	ldr	r1, [sp, #16]
   44fbc:	str	r6, [r1, #12]
   44fc0:	mov	r3, #1
   44fc4:	ldr	r2, [r4, #28]
   44fc8:	mov	r0, r4
   44fcc:	bl	3e990 <fputs@plt+0x2d8c8>
   44fd0:	mov	r6, r0
   44fd4:	ldr	r0, [sp, #16]
   44fd8:	bl	3d11c <fputs@plt+0x2c054>
   44fdc:	cmp	r6, #0
   44fe0:	bne	450f4 <fputs@plt+0x3402c>
   44fe4:	ldr	r0, [r4, #212]	; 0xd4
   44fe8:	bl	1a980 <fputs@plt+0x98b8>
   44fec:	b	45000 <fputs@plt+0x33f38>
   44ff0:	str	r2, [r3, #16]
   44ff4:	ldr	r3, [r3, #44]	; 0x2c
   44ff8:	cmp	r3, #0
   44ffc:	bne	44ff0 <fputs@plt+0x33f28>
   45000:	ldr	r3, [r4, #216]	; 0xd8
   45004:	cmp	r3, #0
   45008:	moveq	r3, #5
   4500c:	strbeq	r3, [r4, #17]
   45010:	mov	r0, r5
   45014:	add	sp, sp, #28
   45018:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4501c:	ldrb	r3, [r0, #19]
   45020:	cmp	r3, #0
   45024:	beq	450a0 <fputs@plt+0x33fd8>
   45028:	cmp	r7, #0
   4502c:	bne	450fc <fputs@plt+0x34034>
   45030:	mov	r1, #0
   45034:	mov	r0, r4
   45038:	bl	44c3c <fputs@plt+0x33b74>
   4503c:	cmp	r0, #0
   45040:	bne	45254 <fputs@plt+0x3418c>
   45044:	ldr	r3, [r4, #212]	; 0xd4
   45048:	ldr	r0, [r3]
   4504c:	bl	1c76c <fputs@plt+0xb6a4>
   45050:	mov	r1, r0
   45054:	mov	r0, r4
   45058:	bl	3f17c <fputs@plt+0x2e0b4>
   4505c:	cmp	r0, #0
   45060:	bne	45254 <fputs@plt+0x3418c>
   45064:	ldr	r0, [r4, #212]	; 0xd4
   45068:	bl	1a980 <fputs@plt+0x98b8>
   4506c:	ldr	r6, [r4, #28]
   45070:	ldr	r3, [r4, #36]	; 0x24
   45074:	cmp	r6, r3
   45078:	bhi	45268 <fputs@plt+0x341a0>
   4507c:	ldr	r3, [sp, #12]
   45080:	cmp	r3, #0
   45084:	bne	45000 <fputs@plt+0x33f38>
   45088:	mov	r1, r7
   4508c:	mov	r0, r4
   45090:	bl	1ad7c <fputs@plt+0x9cb4>
   45094:	subs	r6, r0, #0
   45098:	beq	45000 <fputs@plt+0x33f38>
   4509c:	b	450f4 <fputs@plt+0x3402c>
   450a0:	ldr	r3, [r0, #28]
   450a4:	cmp	r3, #0
   450a8:	beq	45028 <fputs@plt+0x33f60>
   450ac:	mov	r3, r5
   450b0:	add	r2, sp, #16
   450b4:	mov	r1, #1
   450b8:	bl	3d410 <fputs@plt+0x2c348>
   450bc:	subs	r6, r0, #0
   450c0:	bne	450e4 <fputs@plt+0x3401c>
   450c4:	ldr	r0, [sp, #16]
   450c8:	bl	3b8d8 <fputs@plt+0x2a810>
   450cc:	subs	r6, r0, #0
   450d0:	bne	450e4 <fputs@plt+0x3401c>
   450d4:	ldr	r0, [sp, #16]
   450d8:	bl	19790 <fputs@plt+0x86c8>
   450dc:	mov	r3, #1
   450e0:	strb	r3, [r4, #19]
   450e4:	ldr	r0, [sp, #16]
   450e8:	bl	3d11c <fputs@plt+0x2c054>
   450ec:	cmp	r6, #0
   450f0:	beq	45028 <fputs@plt+0x33f60>
   450f4:	mov	r5, r6
   450f8:	b	45010 <fputs@plt+0x33f48>
   450fc:	ldrb	r3, [r4, #5]
   45100:	cmp	r3, #4
   45104:	beq	45030 <fputs@plt+0x33f68>
   45108:	ldr	fp, [r4, #68]	; 0x44
   4510c:	ldr	r3, [fp]
   45110:	cmp	r3, #0
   45114:	beq	45030 <fputs@plt+0x33f68>
   45118:	mov	r6, r5
   4511c:	mov	sl, #0
   45120:	mov	r3, #1
   45124:	strb	r3, [r4, #20]
   45128:	ldrb	r3, [r7, r6]
   4512c:	cmp	r3, #0
   45130:	bne	4525c <fputs@plt+0x34194>
   45134:	ldrb	r3, [r4, #8]
   45138:	cmp	r3, #0
   4513c:	beq	4514c <fputs@plt+0x34084>
   45140:	mov	r0, r4
   45144:	bl	1578c <fputs@plt+0x46c4>
   45148:	strd	r0, [r4, #80]	; 0x50
   4514c:	ldr	r3, [pc, #328]	; 4529c <fputs@plt+0x341d4>
   45150:	ldr	r1, [r4, #160]	; 0xa0
   45154:	ldrd	r8, [r4, #80]	; 0x50
   45158:	ldr	r0, [r3, #608]	; 0x260
   4515c:	bl	6fecc <fputs@plt+0x5ee04>
   45160:	mov	r2, r8
   45164:	mov	r3, r9
   45168:	add	r0, r0, #1
   4516c:	str	r0, [sp]
   45170:	mov	r0, fp
   45174:	bl	19768 <fputs@plt+0x86a0>
   45178:	cmp	r0, #0
   4517c:	bne	45254 <fputs@plt+0x3418c>
   45180:	adds	r8, r8, #4
   45184:	adc	r9, r9, #0
   45188:	mov	r2, r6
   4518c:	strd	r8, [sp]
   45190:	mov	r1, r7
   45194:	ldr	r0, [r4, #68]	; 0x44
   45198:	bl	13d4c <fputs@plt+0x2c84>
   4519c:	cmp	r0, #0
   451a0:	bne	45254 <fputs@plt+0x3418c>
   451a4:	adds	r8, r8, r6
   451a8:	adc	r9, r9, r6, asr #31
   451ac:	str	r6, [sp]
   451b0:	mov	r2, r8
   451b4:	mov	r3, r9
   451b8:	ldr	r0, [r4, #68]	; 0x44
   451bc:	bl	19768 <fputs@plt+0x86a0>
   451c0:	cmp	r0, #0
   451c4:	bne	45254 <fputs@plt+0x3418c>
   451c8:	adds	r2, r8, #4
   451cc:	str	sl, [sp]
   451d0:	adc	r3, r9, #0
   451d4:	ldr	r0, [r4, #68]	; 0x44
   451d8:	bl	19768 <fputs@plt+0x86a0>
   451dc:	cmp	r0, #0
   451e0:	bne	45254 <fputs@plt+0x3418c>
   451e4:	adds	r8, r8, #8
   451e8:	adc	r9, r9, #0
   451ec:	mov	r2, #8
   451f0:	strd	r8, [sp]
   451f4:	ldr	r1, [pc, #164]	; 452a0 <fputs@plt+0x341d8>
   451f8:	ldr	r0, [r4, #68]	; 0x44
   451fc:	bl	13d4c <fputs@plt+0x2c84>
   45200:	cmp	r0, #0
   45204:	bne	45254 <fputs@plt+0x3418c>
   45208:	ldrd	r2, [r4, #80]	; 0x50
   4520c:	add	r6, r6, #20
   45210:	add	r1, sp, #16
   45214:	adds	r2, r2, r6
   45218:	adc	r3, r3, r6, asr #31
   4521c:	ldr	r0, [r4, #68]	; 0x44
   45220:	strd	r2, [r4, #80]	; 0x50
   45224:	bl	13d70 <fputs@plt+0x2ca8>
   45228:	cmp	r0, #0
   4522c:	bne	45254 <fputs@plt+0x3418c>
   45230:	ldrd	r2, [r4, #80]	; 0x50
   45234:	ldrd	r0, [sp, #16]
   45238:	cmp	r2, r0
   4523c:	sbcs	r1, r3, r1
   45240:	bge	45030 <fputs@plt+0x33f68>
   45244:	ldr	r0, [r4, #68]	; 0x44
   45248:	bl	13d58 <fputs@plt+0x2c90>
   4524c:	cmp	r0, #0
   45250:	beq	45030 <fputs@plt+0x33f68>
   45254:	mov	r5, r0
   45258:	b	45010 <fputs@plt+0x33f48>
   4525c:	add	sl, sl, r3
   45260:	add	r6, r6, #1
   45264:	b	45128 <fputs@plt+0x34060>
   45268:	ldr	r3, [pc, #44]	; 4529c <fputs@plt+0x341d4>
   4526c:	ldr	r1, [r4, #160]	; 0xa0
   45270:	ldr	r0, [r3, #608]	; 0x260
   45274:	bl	6fecc <fputs@plt+0x5ee04>
   45278:	add	r1, r0, #1
   4527c:	cmp	r1, r6
   45280:	movne	r1, r6
   45284:	subeq	r1, r6, #1
   45288:	mov	r0, r4
   4528c:	bl	18460 <fputs@plt+0x7398>
   45290:	cmp	r0, #0
   45294:	bne	45254 <fputs@plt+0x3418c>
   45298:	b	4507c <fputs@plt+0x33fb4>
   4529c:	andeq	fp, r8, r0, lsr #2
   452a0:	muleq	r7, sl, r4
   452a4:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   452a8:	ldrb	r3, [r0, #8]
   452ac:	cmp	r3, #2
   452b0:	movne	r5, #0
   452b4:	bne	4535c <fputs@plt+0x34294>
   452b8:	ldm	r0, {r3, r4}
   452bc:	mov	r9, r1
   452c0:	str	r3, [r4, #4]
   452c4:	ldrb	r3, [r4, #17]
   452c8:	cmp	r3, #0
   452cc:	bne	452fc <fputs@plt+0x34234>
   452d0:	ldrb	r3, [r4, #19]
   452d4:	cmp	r3, #0
   452d8:	beq	452e8 <fputs@plt+0x34220>
   452dc:	ldr	r3, [r4]
   452e0:	ldr	r2, [r4, #44]	; 0x2c
   452e4:	str	r2, [r3, #28]
   452e8:	mov	r1, r9
   452ec:	ldr	r0, [r4]
   452f0:	mov	r2, #0
   452f4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   452f8:	b	44f40 <fputs@plt+0x33e78>
   452fc:	ldr	r0, [r4, #8]
   45300:	ldr	sl, [r4]
   45304:	bl	1aefc <fputs@plt+0x9e34>
   45308:	ldrb	r5, [r4, #18]
   4530c:	cmp	r5, #0
   45310:	bne	452d0 <fputs@plt+0x34208>
   45314:	ldr	r6, [r4, #44]	; 0x2c
   45318:	mov	r0, r4
   4531c:	mov	r1, r6
   45320:	bl	15c74 <fputs@plt+0x4bac>
   45324:	cmp	r6, r0
   45328:	beq	45348 <fputs@plt+0x34280>
   4532c:	ldr	r3, [pc, #316]	; 45470 <fputs@plt+0x343a8>
   45330:	ldr	r1, [r4, #32]
   45334:	ldr	r0, [r3, #608]	; 0x260
   45338:	bl	6fcc0 <fputs@plt+0x5ebf8>
   4533c:	add	r0, r0, #1
   45340:	cmp	r6, r0
   45344:	bne	45364 <fputs@plt+0x3429c>
   45348:	ldr	r0, [pc, #292]	; 45474 <fputs@plt+0x343ac>
   4534c:	bl	2e81c <fputs@plt+0x1d754>
   45350:	cmp	r0, #0
   45354:	mov	r5, r0
   45358:	beq	452d0 <fputs@plt+0x34208>
   4535c:	mov	r0, r5
   45360:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   45364:	ldr	r3, [r4, #12]
   45368:	mov	r1, r6
   4536c:	mov	r0, r4
   45370:	ldr	r3, [r3, #56]	; 0x38
   45374:	ldr	r8, [r3, #36]	; 0x24
   45378:	rev	r8, r8
   4537c:	mov	r2, r8
   45380:	bl	16070 <fputs@plt+0x4fa8>
   45384:	cmp	r6, r0
   45388:	mov	r7, r0
   4538c:	ldrcc	r0, [pc, #228]	; 45478 <fputs@plt+0x343b0>
   45390:	bcc	4534c <fputs@plt+0x34284>
   45394:	movls	r3, #1
   45398:	bls	453d0 <fputs@plt+0x34308>
   4539c:	mov	r2, r5
   453a0:	mov	r1, r5
   453a4:	ldr	r0, [r4, #8]
   453a8:	bl	43d64 <fputs@plt+0x32c9c>
   453ac:	mov	fp, #1
   453b0:	mov	r5, r0
   453b4:	clz	r3, r5
   453b8:	lsr	r3, r3, #5
   453bc:	cmp	r7, r6
   453c0:	movcs	r2, #0
   453c4:	andcc	r2, r3, #1
   453c8:	cmp	r2, #0
   453cc:	bne	45444 <fputs@plt+0x3437c>
   453d0:	cmp	r5, #101	; 0x65
   453d4:	orreq	r3, r3, #1
   453d8:	cmp	r8, #0
   453dc:	moveq	r8, #0
   453e0:	andne	r8, r3, #1
   453e4:	cmp	r8, #0
   453e8:	beq	45464 <fputs@plt+0x3439c>
   453ec:	ldr	r3, [r4, #12]
   453f0:	ldr	r0, [r3, #72]	; 0x48
   453f4:	bl	3b8d8 <fputs@plt+0x2a810>
   453f8:	ldr	r3, [r4, #12]
   453fc:	ldr	r2, [r3, #56]	; 0x38
   45400:	mov	r3, #0
   45404:	str	r3, [r2, #32]
   45408:	ldr	r2, [r4, #12]
   4540c:	ldr	r2, [r2, #56]	; 0x38
   45410:	str	r3, [r2, #36]	; 0x24
   45414:	ldr	r3, [r4, #12]
   45418:	rev	r2, r7
   4541c:	ldr	r3, [r3, #56]	; 0x38
   45420:	str	r2, [r3, #28]
   45424:	mov	r3, #1
   45428:	strb	r3, [r4, #19]
   4542c:	str	r7, [r4, #44]	; 0x2c
   45430:	subs	r5, r0, #0
   45434:	beq	452dc <fputs@plt+0x34214>
   45438:	mov	r0, sl
   4543c:	bl	3cec0 <fputs@plt+0x2bdf8>
   45440:	b	4535c <fputs@plt+0x34294>
   45444:	mov	r2, r6
   45448:	mov	r3, fp
   4544c:	mov	r1, r7
   45450:	mov	r0, r4
   45454:	bl	40a4c <fputs@plt+0x2f984>
   45458:	sub	r6, r6, #1
   4545c:	mov	r5, r0
   45460:	b	453b4 <fputs@plt+0x342ec>
   45464:	cmp	r5, #0
   45468:	beq	452d0 <fputs@plt+0x34208>
   4546c:	b	45438 <fputs@plt+0x34370>
   45470:	andeq	fp, r8, r0, lsr #2
   45474:	andeq	lr, r0, r4, asr #16
   45478:	andeq	lr, r0, r9, asr #16
   4547c:	ldm	r0, {r2, r3}
   45480:	push	{r4, lr}
   45484:	mov	r1, #0
   45488:	str	r2, [r3, #4]
   4548c:	mov	r4, r0
   45490:	bl	452a4 <fputs@plt+0x341dc>
   45494:	subs	r1, r0, #0
   45498:	popne	{r4, pc}
   4549c:	mov	r0, r4
   454a0:	pop	{r4, lr}
   454a4:	b	3d258 <fputs@plt+0x2c190>
   454a8:	ldr	r3, [r0, #24]
   454ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   454b0:	sub	sp, sp, #60	; 0x3c
   454b4:	ldr	r6, [r0, #28]
   454b8:	ldm	r3, {r3, ip}
   454bc:	sub	r2, r6, #5
   454c0:	cmp	r6, #0
   454c4:	cmpne	r2, #1
   454c8:	str	r3, [ip, #4]
   454cc:	movhi	r2, #1
   454d0:	movls	r2, #0
   454d4:	bhi	4560c <fputs@plt+0x34544>
   454d8:	mov	r4, r0
   454dc:	ldr	r0, [r0, #4]
   454e0:	ldr	r3, [ip]
   454e4:	str	r1, [sp, #24]
   454e8:	str	r3, [sp, #40]	; 0x28
   454ec:	ldr	r3, [r0, #4]
   454f0:	ldr	r3, [r3]
   454f4:	str	r3, [sp, #12]
   454f8:	ldr	r3, [r4]
   454fc:	cmp	r3, #0
   45500:	bne	45618 <fputs@plt+0x34550>
   45504:	ldr	fp, [r4, #12]
   45508:	cmp	fp, #0
   4550c:	bne	45534 <fputs@plt+0x3446c>
   45510:	mov	r1, #2
   45514:	bl	3f57c <fputs@plt+0x2e4b4>
   45518:	subs	r6, r0, #0
   4551c:	bne	45558 <fputs@plt+0x34490>
   45520:	mov	r1, #1
   45524:	str	r1, [r4, #12]
   45528:	add	r2, r4, #8
   4552c:	ldr	r0, [r4, #4]
   45530:	bl	199c0 <fputs@plt+0x88f8>
   45534:	ldr	r0, [r4, #24]
   45538:	ldrb	r1, [r0, #8]
   4553c:	cmp	r1, #0
   45540:	movne	fp, #0
   45544:	movne	r6, fp
   45548:	bne	45558 <fputs@plt+0x34490>
   4554c:	bl	3f57c <fputs@plt+0x2e4b4>
   45550:	mov	fp, #1
   45554:	mov	r6, r0
   45558:	ldr	r1, [r4, #4]
   4555c:	ldr	r2, [r4, #24]
   45560:	ldr	r1, [r1, #4]
   45564:	ldr	r2, [r2, #4]
   45568:	ldr	r3, [r1, #32]
   4556c:	ldr	r1, [r1]
   45570:	ldr	sl, [r2, #32]
   45574:	str	r3, [sp, #16]
   45578:	ldrb	r9, [r1, #5]
   4557c:	cmp	r6, #0
   45580:	cmpeq	r9, #5
   45584:	bne	45594 <fputs@plt+0x344cc>
   45588:	cmp	r3, sl
   4558c:	movne	r6, #8
   45590:	moveq	r6, #0
   45594:	ldr	r3, [sp, #24]
   45598:	ldr	r5, [r2, #44]	; 0x2c
   4559c:	mov	r8, #0
   455a0:	lsr	r3, r3, #31
   455a4:	str	r3, [sp, #32]
   455a8:	ldr	r2, [sp, #32]
   455ac:	ldr	r3, [sp, #24]
   455b0:	cmp	r8, r3
   455b4:	orrlt	r2, r2, #1
   455b8:	cmp	r2, #0
   455bc:	beq	456a8 <fputs@plt+0x345e0>
   455c0:	ldr	r7, [r4, #16]
   455c4:	cmp	r7, r5
   455c8:	bhi	456a8 <fputs@plt+0x345e0>
   455cc:	cmp	r6, #0
   455d0:	beq	45630 <fputs@plt+0x34568>
   455d4:	cmp	r6, #101	; 0x65
   455d8:	beq	456cc <fputs@plt+0x34604>
   455dc:	cmp	fp, #0
   455e0:	beq	455fc <fputs@plt+0x34534>
   455e4:	mov	r1, #0
   455e8:	ldr	r0, [r4, #24]
   455ec:	bl	452a4 <fputs@plt+0x341dc>
   455f0:	mov	r1, #0
   455f4:	ldr	r0, [r4, #24]
   455f8:	bl	3d258 <fputs@plt+0x2c190>
   455fc:	ldr	r2, [pc, #1032]	; 45a0c <fputs@plt+0x34944>
   45600:	cmp	r6, r2
   45604:	moveq	r6, #7
   45608:	str	r6, [r4, #28]
   4560c:	mov	r0, r6
   45610:	add	sp, sp, #60	; 0x3c
   45614:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   45618:	ldrb	r3, [ip, #20]
   4561c:	cmp	r3, #2
   45620:	bne	45504 <fputs@plt+0x3443c>
   45624:	mov	fp, r2
   45628:	mov	r6, #5
   4562c:	b	45558 <fputs@plt+0x34490>
   45630:	ldr	r2, [r4, #24]
   45634:	ldr	r3, [pc, #980]	; 45a10 <fputs@plt+0x34948>
   45638:	ldr	r2, [r2, #4]
   4563c:	ldr	r0, [r3, #608]	; 0x260
   45640:	ldr	r1, [r2, #32]
   45644:	bl	6fcc0 <fputs@plt+0x5ebf8>
   45648:	add	r0, r0, #1
   4564c:	cmp	r7, r0
   45650:	beq	45694 <fputs@plt+0x345cc>
   45654:	mov	r3, #2
   45658:	add	r2, sp, #48	; 0x30
   4565c:	mov	r1, r7
   45660:	ldr	r0, [sp, #40]	; 0x28
   45664:	bl	3d410 <fputs@plt+0x2c348>
   45668:	subs	r6, r0, #0
   4566c:	bne	45694 <fputs@plt+0x345cc>
   45670:	ldr	r2, [sp, #48]	; 0x30
   45674:	mov	r3, r6
   45678:	mov	r1, r7
   4567c:	ldr	r2, [r2, #4]
   45680:	mov	r0, r4
   45684:	bl	3b93c <fputs@plt+0x2a874>
   45688:	mov	r6, r0
   4568c:	ldr	r0, [sp, #48]	; 0x30
   45690:	bl	3d11c <fputs@plt+0x2c054>
   45694:	ldr	r2, [r4, #16]
   45698:	add	r8, r8, #1
   4569c:	add	r2, r2, #1
   456a0:	str	r2, [r4, #16]
   456a4:	b	455a8 <fputs@plt+0x344e0>
   456a8:	cmp	r6, #0
   456ac:	bne	455d4 <fputs@plt+0x3450c>
   456b0:	ldr	r1, [r4, #16]
   456b4:	str	r5, [r4, #36]	; 0x24
   456b8:	rsb	r2, r1, #1
   456bc:	add	r2, r2, r5
   456c0:	cmp	r1, r5
   456c4:	str	r2, [r4, #32]
   456c8:	bls	4579c <fputs@plt+0x346d4>
   456cc:	subs	r7, r5, #0
   456d0:	movne	r6, #101	; 0x65
   456d4:	bne	456f8 <fputs@plt+0x34630>
   456d8:	ldr	r3, [r4, #4]
   456dc:	ldr	r0, [r3, #4]
   456e0:	ldr	r3, [r3]
   456e4:	str	r7, [r0, #44]	; 0x2c
   456e8:	str	r3, [r0, #4]
   456ec:	bl	3f308 <fputs@plt+0x2e240>
   456f0:	mov	r7, #1
   456f4:	mov	r6, r0
   456f8:	cmp	r6, #101	; 0x65
   456fc:	cmpne	r6, #0
   45700:	bne	455dc <fputs@plt+0x34514>
   45704:	ldr	r2, [r4, #8]
   45708:	mov	r1, #1
   4570c:	add	r2, r2, #1
   45710:	ldr	r0, [r4, #4]
   45714:	bl	3fbe8 <fputs@plt+0x2eb20>
   45718:	subs	r8, r0, #0
   4571c:	bne	45a04 <fputs@plt+0x3493c>
   45720:	ldr	r0, [r4]
   45724:	cmp	r0, #0
   45728:	beq	45730 <fputs@plt+0x34668>
   4572c:	bl	1ec58 <fputs@plt+0xdb90>
   45730:	cmp	r9, #5
   45734:	beq	457d8 <fputs@plt+0x34710>
   45738:	ldr	r3, [sp, #16]
   4573c:	cmp	r3, sl
   45740:	bgt	457f0 <fputs@plt+0x34728>
   45744:	ldr	r1, [sp, #16]
   45748:	mov	r0, sl
   4574c:	bl	6fecc <fputs@plt+0x5ee04>
   45750:	ldr	r3, [sp, #12]
   45754:	mov	r2, #0
   45758:	mov	r1, r2
   4575c:	mul	r0, r7, r0
   45760:	str	r0, [r3, #28]
   45764:	mov	r0, r3
   45768:	bl	44f40 <fputs@plt+0x33e78>
   4576c:	cmp	r0, #0
   45770:	mov	r6, r0
   45774:	bne	455dc <fputs@plt+0x34514>
   45778:	mov	r1, r0
   4577c:	ldr	r0, [r4, #4]
   45780:	bl	3d258 <fputs@plt+0x2c190>
   45784:	subs	r6, r0, #0
   45788:	bne	455dc <fputs@plt+0x34514>
   4578c:	cmp	fp, #0
   45790:	mov	r6, #101	; 0x65
   45794:	beq	45608 <fputs@plt+0x34540>
   45798:	b	455e4 <fputs@plt+0x3451c>
   4579c:	ldr	r2, [r4, #40]	; 0x28
   457a0:	cmp	r2, #0
   457a4:	bne	457c8 <fputs@plt+0x34700>
   457a8:	ldr	r2, [r4, #24]
   457ac:	ldr	r2, [r2, #4]
   457b0:	ldr	r2, [r2]
   457b4:	ldr	r1, [r2, #96]	; 0x60
   457b8:	str	r1, [r4, #44]	; 0x2c
   457bc:	str	r4, [r2, #96]	; 0x60
   457c0:	mov	r2, #1
   457c4:	str	r2, [r4, #40]	; 0x28
   457c8:	cmp	fp, #0
   457cc:	moveq	r6, fp
   457d0:	beq	45608 <fputs@plt+0x34540>
   457d4:	b	455e4 <fputs@plt+0x3451c>
   457d8:	mov	r1, #2
   457dc:	ldr	r0, [r4, #4]
   457e0:	bl	3fc2c <fputs@plt+0x2eb64>
   457e4:	subs	r6, r0, #0
   457e8:	beq	45738 <fputs@plt+0x34670>
   457ec:	b	455dc <fputs@plt+0x34514>
   457f0:	mov	r1, sl
   457f4:	ldr	r0, [sp, #16]
   457f8:	bl	6fecc <fputs@plt+0x5ee04>
   457fc:	ldr	r9, [pc, #524]	; 45a10 <fputs@plt+0x34948>
   45800:	mov	r1, r0
   45804:	add	r0, r7, r0
   45808:	sub	r0, r0, #1
   4580c:	bl	6fecc <fputs@plt+0x5ee04>
   45810:	ldr	r3, [r4, #4]
   45814:	ldr	r3, [r3, #4]
   45818:	ldr	r1, [r3, #32]
   4581c:	mov	r5, r0
   45820:	ldr	r0, [r9, #608]	; 0x260
   45824:	bl	6fcc0 <fputs@plt+0x5ebf8>
   45828:	mov	r2, sl
   4582c:	asr	r3, sl, #31
   45830:	strd	r2, [sp, #32]
   45834:	smull	r2, r3, sl, r7
   45838:	strd	r2, [sp, #24]
   4583c:	ldr	r3, [sp, #12]
   45840:	ldr	r7, [r3, #64]	; 0x40
   45844:	ldr	r3, [r3, #28]
   45848:	str	r3, [sp, #44]	; 0x2c
   4584c:	add	r1, r0, #1
   45850:	cmp	r1, r5
   45854:	moveq	r5, r0
   45858:	ldr	r3, [sp, #44]	; 0x2c
   4585c:	cmp	r3, r5
   45860:	bcs	4587c <fputs@plt+0x347b4>
   45864:	mov	r2, #1
   45868:	mov	r1, #0
   4586c:	ldr	r0, [sp, #12]
   45870:	bl	44f40 <fputs@plt+0x33e78>
   45874:	mov	r6, r0
   45878:	b	458dc <fputs@plt+0x34814>
   4587c:	ldr	r3, [r4, #4]
   45880:	ldr	r0, [r9, #608]	; 0x260
   45884:	ldr	r3, [r3, #4]
   45888:	ldr	r1, [r3, #32]
   4588c:	bl	6fcc0 <fputs@plt+0x5ebf8>
   45890:	add	r0, r0, #1
   45894:	cmp	r0, r5
   45898:	moveq	r6, r8
   4589c:	beq	458d0 <fputs@plt+0x34808>
   458a0:	mov	r3, #0
   458a4:	add	r2, sp, #48	; 0x30
   458a8:	mov	r1, r5
   458ac:	ldr	r0, [sp, #12]
   458b0:	bl	3d410 <fputs@plt+0x2c348>
   458b4:	subs	r6, r0, #0
   458b8:	bne	458d0 <fputs@plt+0x34808>
   458bc:	ldr	r0, [sp, #48]	; 0x30
   458c0:	bl	3b8d8 <fputs@plt+0x2a810>
   458c4:	mov	r6, r0
   458c8:	ldr	r0, [sp, #48]	; 0x30
   458cc:	bl	3d11c <fputs@plt+0x2c054>
   458d0:	cmp	r6, #0
   458d4:	add	r5, r5, #1
   458d8:	beq	45858 <fputs@plt+0x34790>
   458dc:	ldr	r2, [pc, #300]	; 45a10 <fputs@plt+0x34948>
   458e0:	ldr	r3, [sp, #16]
   458e4:	ldr	r8, [r2, #608]	; 0x260
   458e8:	add	r3, r8, r3
   458ec:	mov	r0, r3
   458f0:	asr	r1, r3, #31
   458f4:	ldrd	r2, [sp, #24]
   458f8:	strd	r0, [sp, #16]
   458fc:	cmp	r2, r0
   45900:	sbcs	r3, r3, r1
   45904:	ldrdlt	r2, [sp, #24]
   45908:	strdlt	r2, [sp, #16]
   4590c:	add	r8, r8, sl
   45910:	mov	r5, #0
   45914:	asr	r9, r8, #31
   45918:	ldrd	r2, [sp, #16]
   4591c:	cmp	r8, r2
   45920:	sbcs	r3, r9, r3
   45924:	movlt	r2, #1
   45928:	movge	r2, #0
   4592c:	cmp	r6, #0
   45930:	movne	r2, #0
   45934:	andeq	r2, r2, #1
   45938:	cmp	r2, #0
   4593c:	bne	45998 <fputs@plt+0x348d0>
   45940:	cmp	r6, #0
   45944:	bne	455dc <fputs@plt+0x34514>
   45948:	add	r1, sp, #48	; 0x30
   4594c:	mov	r0, r7
   45950:	bl	13d70 <fputs@plt+0x2ca8>
   45954:	subs	r6, r0, #0
   45958:	bne	455dc <fputs@plt+0x34514>
   4595c:	ldrd	r2, [sp, #48]	; 0x30
   45960:	ldrd	r0, [sp, #24]
   45964:	cmp	r0, r2
   45968:	sbcs	r3, r1, r3
   4596c:	bge	45988 <fputs@plt+0x348c0>
   45970:	mov	r2, r0
   45974:	mov	r3, r1
   45978:	mov	r0, r7
   4597c:	bl	13d58 <fputs@plt+0x2c90>
   45980:	subs	r6, r0, #0
   45984:	bne	455dc <fputs@plt+0x34514>
   45988:	mov	r1, #0
   4598c:	ldr	r0, [sp, #12]
   45990:	bl	1ad7c <fputs@plt+0x9cb4>
   45994:	b	4576c <fputs@plt+0x346a4>
   45998:	ldrd	r2, [sp, #32]
   4599c:	mov	r0, r8
   459a0:	mov	r1, r9
   459a4:	str	r5, [sp, #48]	; 0x30
   459a8:	bl	704fc <fputs@plt+0x5f434>
   459ac:	mov	r3, #0
   459b0:	add	r2, sp, #48	; 0x30
   459b4:	add	r1, r0, #1
   459b8:	ldr	r0, [sp, #40]	; 0x28
   459bc:	bl	3d410 <fputs@plt+0x2c348>
   459c0:	subs	r6, r0, #0
   459c4:	bne	459e4 <fputs@plt+0x3491c>
   459c8:	ldr	r3, [sp, #48]	; 0x30
   459cc:	strd	r8, [sp]
   459d0:	mov	r2, sl
   459d4:	ldr	r1, [r3, #4]
   459d8:	mov	r0, r7
   459dc:	bl	13d4c <fputs@plt+0x2c84>
   459e0:	mov	r6, r0
   459e4:	ldr	r0, [sp, #48]	; 0x30
   459e8:	bl	3d11c <fputs@plt+0x2c054>
   459ec:	ldrd	r2, [sp, #32]
   459f0:	adds	r2, r2, r8
   459f4:	adc	r3, r3, r9
   459f8:	mov	r8, r2
   459fc:	mov	r9, r3
   45a00:	b	45918 <fputs@plt+0x34850>
   45a04:	mov	r6, r8
   45a08:	b	455dc <fputs@plt+0x34514>
   45a0c:	andeq	r0, r0, sl, lsl #24
   45a10:	andeq	fp, r8, r0, lsr #2
   45a14:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   45a18:	sub	sp, sp, #212	; 0xd4
   45a1c:	str	r3, [sp, #44]	; 0x2c
   45a20:	mov	r3, #0
   45a24:	str	r3, [sp, #76]	; 0x4c
   45a28:	ldrb	r3, [r0, #46]	; 0x2e
   45a2c:	str	r1, [sp, #32]
   45a30:	str	r2, [sp, #24]
   45a34:	cmp	r3, #0
   45a38:	movne	fp, #8
   45a3c:	bne	45bd8 <fputs@plt+0x34b10>
   45a40:	mov	r2, #1
   45a44:	mov	r1, r2
   45a48:	mov	r5, r0
   45a4c:	bl	1ae18 <fputs@plt+0x9d50>
   45a50:	subs	fp, r0, #0
   45a54:	bne	45bd8 <fputs@plt+0x34b10>
   45a58:	ldr	r3, [sp, #32]
   45a5c:	mov	r6, #1
   45a60:	cmp	r3, #0
   45a64:	strb	r6, [r5, #45]	; 0x2d
   45a68:	beq	46128 <fputs@plt+0x35060>
   45a6c:	str	r6, [sp]
   45a70:	mov	r3, fp
   45a74:	ldr	r2, [sp, #44]	; 0x2c
   45a78:	ldr	r1, [sp, #24]
   45a7c:	mov	r0, r5
   45a80:	bl	1ae38 <fputs@plt+0x9d70>
   45a84:	subs	r4, r0, #0
   45a88:	strbeq	r6, [r5, #44]	; 0x2c
   45a8c:	beq	46128 <fputs@plt+0x35060>
   45a90:	cmp	r4, #5
   45a94:	ldrne	r3, [sp, #32]
   45a98:	strne	r3, [sp, #12]
   45a9c:	bne	45b50 <fputs@plt+0x34a88>
   45aa0:	str	fp, [sp, #12]
   45aa4:	str	fp, [sp, #24]
   45aa8:	b	46130 <fputs@plt+0x35068>
   45aac:	ldr	r0, [r5, #4]
   45ab0:	ldr	r3, [r0]
   45ab4:	ldr	r3, [r3]
   45ab8:	cmp	r3, #2
   45abc:	ble	462c4 <fputs@plt+0x351fc>
   45ac0:	mov	r3, #0
   45ac4:	str	r3, [sp]
   45ac8:	mov	r2, #0
   45acc:	mov	r3, #0
   45ad0:	bl	13db8 <fputs@plt+0x2cf0>
   45ad4:	cmp	r4, #0
   45ad8:	bne	45b50 <fputs@plt+0x34a88>
   45adc:	ldr	r8, [r5, #68]	; 0x44
   45ae0:	cmp	r8, #0
   45ae4:	beq	45be4 <fputs@plt+0x34b1c>
   45ae8:	ldrh	r2, [r5, #66]	; 0x42
   45aec:	lsl	r3, r2, #16
   45af0:	and	r3, r3, #65536	; 0x10000
   45af4:	and	r2, r2, #65024	; 0xfe00
   45af8:	orr	r3, r3, r2
   45afc:	ldr	r2, [sp, #252]	; 0xfc
   45b00:	cmp	r2, r3
   45b04:	beq	45be4 <fputs@plt+0x34b1c>
   45b08:	ldr	r0, [pc, #1984]	; 462d0 <fputs@plt+0x35208>
   45b0c:	bl	2e81c <fputs@plt+0x1d754>
   45b10:	mov	r4, r0
   45b14:	cmp	r4, #5
   45b18:	cmpne	r4, #0
   45b1c:	bne	45b50 <fputs@plt+0x34a88>
   45b20:	ldr	r3, [sp, #260]	; 0x104
   45b24:	cmp	r3, #0
   45b28:	ldrne	r2, [sp, #260]	; 0x104
   45b2c:	ldrne	r3, [r5, #68]	; 0x44
   45b30:	strne	r3, [r2]
   45b34:	ldr	r3, [sp, #264]	; 0x108
   45b38:	cmp	r3, #0
   45b3c:	ldrne	r3, [r5, #32]
   45b40:	ldrne	r2, [sp, #264]	; 0x108
   45b44:	ldrne	r3, [r3]
   45b48:	ldrne	r3, [r3, #96]	; 0x60
   45b4c:	strne	r3, [r2]
   45b50:	ldr	r3, [sp, #76]	; 0x4c
   45b54:	cmp	r3, #0
   45b58:	beq	45b6c <fputs@plt+0x34aa4>
   45b5c:	mov	r2, #48	; 0x30
   45b60:	mov	r1, #0
   45b64:	add	r0, r5, #52	; 0x34
   45b68:	bl	10eac <memset@plt>
   45b6c:	ldrb	r3, [r5, #44]	; 0x2c
   45b70:	cmp	r3, #0
   45b74:	beq	45b98 <fputs@plt+0x34ad0>
   45b78:	mov	r2, #1
   45b7c:	mov	r1, #0
   45b80:	mov	r0, r5
   45b84:	bl	1ae8c <fputs@plt+0x9dc4>
   45b88:	mov	r3, #0
   45b8c:	strb	r3, [r5, #44]	; 0x2c
   45b90:	str	r3, [r5, #104]	; 0x68
   45b94:	strb	r3, [r5, #47]	; 0x2f
   45b98:	mov	r2, #1
   45b9c:	mov	r1, r2
   45ba0:	mov	r0, r5
   45ba4:	bl	1ae8c <fputs@plt+0x9dc4>
   45ba8:	mov	r3, #0
   45bac:	strb	r3, [r5, #45]	; 0x2d
   45bb0:	ldr	r2, [sp, #12]
   45bb4:	ldr	r3, [sp, #32]
   45bb8:	sub	r3, r3, r2
   45bbc:	clz	r3, r3
   45bc0:	lsr	r3, r3, #5
   45bc4:	cmp	r4, #0
   45bc8:	orrne	r3, r3, #1
   45bcc:	cmp	r3, #0
   45bd0:	movne	fp, r4
   45bd4:	moveq	fp, #5
   45bd8:	mov	r0, fp
   45bdc:	add	sp, sp, #212	; 0xd4
   45be0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   45be4:	ldr	r3, [r5, #32]
   45be8:	ldr	r3, [r3]
   45bec:	str	r3, [sp, #8]
   45bf0:	ldr	r3, [r3, #96]	; 0x60
   45bf4:	cmp	r8, r3
   45bf8:	movls	r4, fp
   45bfc:	movls	sl, #0
   45c00:	bls	45ef0 <fputs@plt+0x34e28>
   45c04:	add	r6, r8, #33	; 0x21
   45c08:	mov	r2, #10
   45c0c:	lsr	r6, r6, #12
   45c10:	add	r4, r8, #14
   45c14:	mla	r4, r2, r6, r4
   45c18:	ldrh	r3, [r5, #66]	; 0x42
   45c1c:	lsl	r4, r4, #1
   45c20:	mov	r0, r4
   45c24:	asr	r1, r4, #31
   45c28:	str	r3, [sp, #64]	; 0x40
   45c2c:	bl	26768 <fputs@plt+0x156a0>
   45c30:	subs	sl, r0, #0
   45c34:	moveq	r4, #7
   45c38:	beq	45b14 <fputs@plt+0x34a4c>
   45c3c:	add	r3, r6, #1
   45c40:	mov	r2, r4
   45c44:	mov	r1, #0
   45c48:	str	r3, [sp, #56]	; 0x38
   45c4c:	bl	10eac <memset@plt>
   45c50:	cmp	r8, #4096	; 0x1000
   45c54:	ldr	r3, [sp, #56]	; 0x38
   45c58:	movcc	r0, r8
   45c5c:	movcs	r0, #4096	; 0x1000
   45c60:	str	r3, [sl, #4]
   45c64:	mov	r1, #0
   45c68:	lsl	r0, r0, #1
   45c6c:	bl	26768 <fputs@plt+0x156a0>
   45c70:	subs	r3, r0, #0
   45c74:	str	r3, [sp, #48]	; 0x30
   45c78:	strne	sl, [sp, #16]
   45c7c:	movne	r4, fp
   45c80:	strne	fp, [sp, #28]
   45c84:	bne	45db0 <fputs@plt+0x34ce8>
   45c88:	mov	r4, #7
   45c8c:	b	45dd0 <fputs@plt+0x34d08>
   45c90:	add	r3, sp, #84	; 0x54
   45c94:	str	r3, [sp]
   45c98:	add	r2, sp, #80	; 0x50
   45c9c:	add	r3, sp, #88	; 0x58
   45ca0:	ldr	r1, [sp, #28]
   45ca4:	mov	r0, r5
   45ca8:	bl	3988c <fputs@plt+0x287c4>
   45cac:	subs	r4, r0, #0
   45cb0:	bne	45d98 <fputs@plt+0x34cd0>
   45cb4:	ldr	r3, [sp, #88]	; 0x58
   45cb8:	ldr	r2, [sp, #56]	; 0x38
   45cbc:	add	r3, r3, #4
   45cc0:	str	r3, [sp, #36]	; 0x24
   45cc4:	str	r3, [sp, #88]	; 0x58
   45cc8:	ldr	r3, [sp, #28]
   45ccc:	add	r3, r3, #1
   45cd0:	cmp	r2, r3
   45cd4:	ldr	r2, [sp, #84]	; 0x54
   45cd8:	ldrne	r3, [sp, #80]	; 0x50
   45cdc:	ldrne	r1, [sp, #36]	; 0x24
   45ce0:	subeq	r3, r8, r2
   45ce4:	subne	r3, r3, r1
   45ce8:	ldr	r1, [sl, #4]
   45cec:	asrne	r3, r3, #2
   45cf0:	str	r3, [sp, #40]	; 0x28
   45cf4:	mov	r3, #20
   45cf8:	mul	r3, r3, r1
   45cfc:	add	r3, r3, #8
   45d00:	add	r3, r3, r2, lsl #1
   45d04:	add	r3, sl, r3
   45d08:	add	r2, r2, #1
   45d0c:	str	r3, [sp, #60]	; 0x3c
   45d10:	str	r2, [sp, #84]	; 0x54
   45d14:	sub	r2, r3, #2
   45d18:	mov	r3, r4
   45d1c:	ldr	r1, [sp, #40]	; 0x28
   45d20:	cmp	r3, r1
   45d24:	blt	45dec <fputs@plt+0x34d24>
   45d28:	mov	r6, #0
   45d2c:	add	r7, sp, #104	; 0x68
   45d30:	mov	r9, r4
   45d34:	mov	r2, #104	; 0x68
   45d38:	mov	r1, r6
   45d3c:	mov	r0, r7
   45d40:	str	r6, [sp, #92]	; 0x5c
   45d44:	str	r6, [sp, #96]	; 0x60
   45d48:	bl	10eac <memset@plt>
   45d4c:	str	r7, [sp, #68]	; 0x44
   45d50:	ldr	r3, [sp, #40]	; 0x28
   45d54:	cmp	r9, r3
   45d58:	blt	45df8 <fputs@plt+0x34d30>
   45d5c:	ldr	r3, [sp, #68]	; 0x44
   45d60:	add	r9, r6, #1
   45d64:	add	r7, sp, #92	; 0x5c
   45d68:	add	r6, r3, r6, lsl #3
   45d6c:	cmp	r9, #12
   45d70:	bls	45e70 <fputs@plt+0x34da8>
   45d74:	ldr	r1, [sp, #16]
   45d78:	ldr	r3, [sp, #92]	; 0x5c
   45d7c:	ldr	r2, [sp, #84]	; 0x54
   45d80:	str	r3, [r1, #20]
   45d84:	str	r2, [r1, #24]
   45d88:	ldr	r3, [sp, #88]	; 0x58
   45d8c:	ldr	r2, [sp, #60]	; 0x3c
   45d90:	str	r3, [r1, #16]
   45d94:	str	r2, [r1, #12]
   45d98:	ldr	r3, [sp, #28]
   45d9c:	add	r3, r3, #1
   45da0:	str	r3, [sp, #28]
   45da4:	ldr	r3, [sp, #16]
   45da8:	add	r3, r3, #20
   45dac:	str	r3, [sp, #16]
   45db0:	ldr	r2, [sp, #56]	; 0x38
   45db4:	ldr	r1, [sp, #28]
   45db8:	clz	r3, r4
   45dbc:	cmp	r2, r1
   45dc0:	lsr	r3, r3, #5
   45dc4:	movle	r3, #0
   45dc8:	cmp	r3, #0
   45dcc:	bne	45c90 <fputs@plt+0x34bc8>
   45dd0:	ldr	r0, [sp, #48]	; 0x30
   45dd4:	bl	1a014 <fputs@plt+0x8f4c>
   45dd8:	cmp	r4, #0
   45ddc:	beq	46158 <fputs@plt+0x35090>
   45de0:	mov	r0, sl
   45de4:	bl	1a014 <fputs@plt+0x8f4c>
   45de8:	b	45b14 <fputs@plt+0x34a4c>
   45dec:	strh	r3, [r2, #2]!
   45df0:	add	r3, r3, #1
   45df4:	b	45d1c <fputs@plt+0x34c54>
   45df8:	mov	r3, #1
   45dfc:	str	r3, [sp, #92]	; 0x5c
   45e00:	ldr	r7, [sp, #68]	; 0x44
   45e04:	ldr	r3, [sp, #60]	; 0x3c
   45e08:	mov	r6, #0
   45e0c:	add	r3, r3, r9, lsl #1
   45e10:	str	r3, [sp, #96]	; 0x60
   45e14:	asr	r3, r9, r6
   45e18:	tst	r3, #1
   45e1c:	add	r7, r7, #8
   45e20:	bne	45e44 <fputs@plt+0x34d7c>
   45e24:	add	r3, sp, #208	; 0xd0
   45e28:	ldr	r2, [sp, #96]	; 0x60
   45e2c:	add	r3, r3, r6, lsl #3
   45e30:	add	r9, r9, #1
   45e34:	str	r2, [r3, #-100]	; 0xffffff9c
   45e38:	ldr	r2, [sp, #92]	; 0x5c
   45e3c:	str	r2, [r3, #-104]	; 0xffffff98
   45e40:	b	45d50 <fputs@plt+0x34c88>
   45e44:	ldr	r3, [sp, #48]	; 0x30
   45e48:	ldr	r0, [sp, #36]	; 0x24
   45e4c:	str	r3, [sp, #4]
   45e50:	add	r3, sp, #92	; 0x5c
   45e54:	str	r3, [sp]
   45e58:	add	r3, sp, #96	; 0x60
   45e5c:	ldr	r2, [r7, #-8]
   45e60:	ldr	r1, [r7, #-4]
   45e64:	bl	188d4 <fputs@plt+0x780c>
   45e68:	add	r6, r6, #1
   45e6c:	b	45e14 <fputs@plt+0x34d4c>
   45e70:	ldr	r3, [sp, #40]	; 0x28
   45e74:	asr	r3, r3, r9
   45e78:	tst	r3, #1
   45e7c:	beq	45ea0 <fputs@plt+0x34dd8>
   45e80:	ldr	r3, [sp, #48]	; 0x30
   45e84:	str	r7, [sp]
   45e88:	str	r3, [sp, #4]
   45e8c:	ldr	r0, [sp, #36]	; 0x24
   45e90:	add	r3, sp, #96	; 0x60
   45e94:	ldr	r2, [r6, #8]
   45e98:	ldr	r1, [r6, #12]
   45e9c:	bl	188d4 <fputs@plt+0x780c>
   45ea0:	add	r9, r9, #1
   45ea4:	add	r6, r6, #8
   45ea8:	b	45d6c <fputs@plt+0x34ca4>
   45eac:	cmp	r4, #5
   45eb0:	bne	45de0 <fputs@plt+0x34d18>
   45eb4:	mov	r3, #0
   45eb8:	mov	r9, r8
   45ebc:	str	r3, [sp, #24]
   45ec0:	b	461cc <fputs@plt+0x35104>
   45ec4:	ldr	r1, [sp, #248]	; 0xf8
   45ec8:	ldr	r0, [r5, #8]
   45ecc:	bl	13d64 <fputs@plt+0x2c9c>
   45ed0:	subs	r4, r0, #0
   45ed4:	beq	4622c <fputs@plt+0x35164>
   45ed8:	mov	r2, #1
   45edc:	mov	r1, #3
   45ee0:	mov	r0, r5
   45ee4:	bl	1ae8c <fputs@plt+0x9dc4>
   45ee8:	cmp	r4, #5
   45eec:	moveq	r4, #0
   45ef0:	ldr	r2, [sp, #12]
   45ef4:	clz	r3, r4
   45ef8:	cmp	r2, #0
   45efc:	lsr	r3, r3, #5
   45f00:	moveq	r3, #0
   45f04:	cmp	r3, #0
   45f08:	beq	45de0 <fputs@plt+0x34d18>
   45f0c:	ldr	r3, [sp, #8]
   45f10:	ldr	r2, [r3, #96]	; 0x60
   45f14:	ldr	r3, [r5, #68]	; 0x44
   45f18:	cmp	r2, r3
   45f1c:	movcc	r4, #5
   45f20:	bcc	45de0 <fputs@plt+0x34d18>
   45f24:	ldr	r3, [sp, #12]
   45f28:	cmp	r3, #1
   45f2c:	movle	r4, fp
   45f30:	ble	45de0 <fputs@plt+0x34d18>
   45f34:	add	r1, sp, #104	; 0x68
   45f38:	mov	r0, #4
   45f3c:	bl	3af2c <fputs@plt+0x29e64>
   45f40:	mov	r3, #4
   45f44:	str	r3, [sp]
   45f48:	ldr	r2, [sp, #44]	; 0x2c
   45f4c:	ldr	r1, [sp, #24]
   45f50:	mov	r0, r5
   45f54:	bl	1ae38 <fputs@plt+0x9d70>
   45f58:	subs	r4, r0, #0
   45f5c:	bne	45de0 <fputs@plt+0x34d18>
   45f60:	ldr	r3, [sp, #12]
   45f64:	cmp	r3, #3
   45f68:	bne	45f8c <fputs@plt+0x34ec4>
   45f6c:	ldr	r1, [sp, #104]	; 0x68
   45f70:	mov	r0, r5
   45f74:	bl	197c8 <fputs@plt+0x8700>
   45f78:	mov	r2, #0
   45f7c:	mov	r3, #0
   45f80:	ldr	r0, [r5, #8]
   45f84:	bl	13d58 <fputs@plt+0x2c90>
   45f88:	mov	r4, r0
   45f8c:	mov	r2, #4
   45f90:	mov	r1, r2
   45f94:	mov	r0, r5
   45f98:	bl	1ae8c <fputs@plt+0x9dc4>
   45f9c:	b	45de0 <fputs@plt+0x34d18>
   45fa0:	ldrd	r0, [sp, #104]	; 0x68
   45fa4:	ldrd	r6, [sp, #96]	; 0x60
   45fa8:	cmp	r6, r0
   45fac:	sbcs	r3, r7, r1
   45fb0:	bge	46274 <fputs@plt+0x351ac>
   45fb4:	add	r2, sp, #104	; 0x68
   45fb8:	mov	r1, #5
   45fbc:	ldr	r0, [r5, #4]
   45fc0:	bl	13d88 <fputs@plt+0x2cc0>
   45fc4:	b	46274 <fputs@plt+0x351ac>
   45fc8:	ldr	r3, [sp, #40]	; 0x28
   45fcc:	ldr	r2, [sp, #28]
   45fd0:	cmp	r3, r7
   45fd4:	movcc	r3, #0
   45fd8:	movcs	r3, #1
   45fdc:	cmp	r9, r7
   45fe0:	orrcc	r3, r3, #1
   45fe4:	cmp	r2, r6
   45fe8:	orrcc	r3, r3, #1
   45fec:	cmp	r3, #0
   45ff0:	bne	46294 <fputs@plt+0x351cc>
   45ff4:	ldr	r3, [sp, #36]	; 0x24
   45ff8:	sub	r1, r7, #1
   45ffc:	ldr	r0, [sp, #52]	; 0x34
   46000:	umull	r2, r3, r1, r3
   46004:	mla	r3, r1, r0, r3
   46008:	adds	r2, r2, #56	; 0x38
   4600c:	adc	r3, r3, #0
   46010:	ldr	r1, [sp, #256]	; 0x100
   46014:	strd	r2, [sp]
   46018:	mov	r2, r8
   4601c:	ldr	r0, [r5, #8]
   46020:	bl	13d40 <fputs@plt+0x2c78>
   46024:	cmp	r0, #0
   46028:	bne	4605c <fputs@plt+0x34f94>
   4602c:	ldr	r3, [sp, #16]
   46030:	sub	r6, r6, #1
   46034:	ldr	r1, [sp, #20]
   46038:	umull	r2, r3, r6, r3
   4603c:	mla	r3, r6, r1, r3
   46040:	ldr	r1, [sp, #256]	; 0x100
   46044:	strd	r2, [sp]
   46048:	mov	r2, r8
   4604c:	ldr	r0, [r5, #4]
   46050:	bl	13d4c <fputs@plt+0x2c84>
   46054:	cmp	r0, #0
   46058:	beq	46294 <fputs@plt+0x351cc>
   4605c:	mov	r4, r0
   46060:	b	45ed8 <fputs@plt+0x34e10>
   46064:	add	r2, r2, #1
   46068:	str	r2, [r3, #-12]
   4606c:	ldr	r2, [r3, #-12]
   46070:	ldr	r0, [sp, #56]	; 0x38
   46074:	cmp	r2, r0
   46078:	bge	460a8 <fputs@plt+0x34fe0>
   4607c:	ldr	ip, [r3, #-8]
   46080:	lsl	r0, r2, #1
   46084:	ldrh	ip, [ip, r0]
   46088:	ldr	r0, [r3, #-4]
   4608c:	ldr	r0, [r0, ip, lsl #2]
   46090:	cmp	lr, r0
   46094:	bcs	46064 <fputs@plt+0x34f9c>
   46098:	cmp	r0, r6
   4609c:	movcc	r6, r0
   460a0:	ldrcc	r7, [r3, #4]
   460a4:	addcc	r7, ip, r7
   460a8:	sub	r1, r1, #1
   460ac:	sub	r3, r3, #20
   460b0:	b	462b0 <fputs@plt+0x351e8>
   460b4:	cmn	r6, #1
   460b8:	str	r6, [sl]
   460bc:	bne	45fc8 <fputs@plt+0x34f00>
   460c0:	ldr	r3, [r5, #32]
   460c4:	ldr	r3, [r3]
   460c8:	ldr	r3, [r3, #16]
   460cc:	cmp	r3, r9
   460d0:	bne	4611c <fputs@plt+0x35054>
   460d4:	ldr	r0, [r5, #72]	; 0x48
   460d8:	ldr	ip, [sp, #20]
   460dc:	umull	r2, r3, r0, r8
   460e0:	mla	r3, r0, ip, r3
   460e4:	ldr	r0, [r5, #4]
   460e8:	bl	13d58 <fputs@plt+0x2c90>
   460ec:	ldr	r2, [sp, #248]	; 0xf8
   460f0:	cmp	r2, #0
   460f4:	clz	r3, r0
   460f8:	lsr	r3, r3, #5
   460fc:	moveq	r3, #0
   46100:	cmp	r3, #0
   46104:	beq	46114 <fputs@plt+0x3504c>
   46108:	mov	r1, r2
   4610c:	ldr	r0, [r5, #4]
   46110:	bl	13d64 <fputs@plt+0x2c9c>
   46114:	cmp	r0, #0
   46118:	bne	4605c <fputs@plt+0x34f94>
   4611c:	ldr	r3, [sp, #8]
   46120:	str	r9, [r3, #96]	; 0x60
   46124:	b	45ed8 <fputs@plt+0x34e10>
   46128:	ldr	r3, [sp, #32]
   4612c:	str	r3, [sp, #12]
   46130:	add	r1, sp, #76	; 0x4c
   46134:	mov	r0, r5
   46138:	bl	39bc4 <fputs@plt+0x28afc>
   4613c:	ldr	r3, [sp, #76]	; 0x4c
   46140:	cmp	r3, #0
   46144:	mov	r4, r0
   46148:	bne	45aac <fputs@plt+0x349e4>
   4614c:	cmp	r0, #0
   46150:	beq	45adc <fputs@plt+0x34a14>
   46154:	b	45b6c <fputs@plt+0x34aa4>
   46158:	mov	r6, #1
   4615c:	ldr	r9, [r5, #68]	; 0x44
   46160:	ldr	r3, [r5, #72]	; 0x48
   46164:	mov	r7, r6
   46168:	str	r3, [sp, #28]
   4616c:	ldr	r3, [sp, #8]
   46170:	add	r3, r3, r6, lsl #2
   46174:	str	r3, [sp, #16]
   46178:	ldr	r8, [r3, #100]	; 0x64
   4617c:	cmp	r8, r9
   46180:	bcs	461cc <fputs@plt+0x35104>
   46184:	add	r3, r6, #3
   46188:	str	r7, [sp]
   4618c:	ldr	r2, [sp, #44]	; 0x2c
   46190:	ldr	r1, [sp, #24]
   46194:	mov	r0, r5
   46198:	str	r3, [sp, #36]	; 0x24
   4619c:	bl	1ae38 <fputs@plt+0x9d70>
   461a0:	subs	r4, r0, #0
   461a4:	bne	45eac <fputs@plt+0x34de4>
   461a8:	ldr	r2, [sp, #16]
   461ac:	cmp	r6, #1
   461b0:	moveq	r3, r9
   461b4:	mvnne	r3, #0
   461b8:	str	r3, [r2, #100]	; 0x64
   461bc:	ldr	r1, [sp, #36]	; 0x24
   461c0:	mov	r2, r7
   461c4:	mov	r0, r5
   461c8:	bl	1ae8c <fputs@plt+0x9dc4>
   461cc:	add	r6, r6, #1
   461d0:	cmp	r6, #5
   461d4:	bne	4616c <fputs@plt+0x350a4>
   461d8:	ldr	r3, [sp, #8]
   461dc:	ldr	r3, [r3, #96]	; 0x60
   461e0:	cmp	r3, r9
   461e4:	bcs	45ee8 <fputs@plt+0x34e20>
   461e8:	mov	r3, #1
   461ec:	str	r3, [sp]
   461f0:	ldr	r2, [sp, #44]	; 0x2c
   461f4:	mov	r3, #3
   461f8:	ldr	r1, [sp, #24]
   461fc:	mov	r0, r5
   46200:	bl	1ae38 <fputs@plt+0x9d70>
   46204:	subs	r4, r0, #0
   46208:	bne	45ee8 <fputs@plt+0x34e20>
   4620c:	ldr	r3, [sp, #8]
   46210:	ldr	r3, [r3, #96]	; 0x60
   46214:	str	r3, [sp, #40]	; 0x28
   46218:	ldr	r3, [sp, #8]
   4621c:	str	r9, [r3, #128]	; 0x80
   46220:	ldr	r3, [sp, #248]	; 0xf8
   46224:	cmp	r3, #0
   46228:	bne	45ec4 <fputs@plt+0x34dfc>
   4622c:	ldr	r3, [sp, #64]	; 0x40
   46230:	ldr	r0, [sp, #28]
   46234:	and	r2, r3, #65024	; 0xfe00
   46238:	lsl	r8, r3, #16
   4623c:	and	r8, r8, #65536	; 0x10000
   46240:	orr	r8, r8, r2
   46244:	mov	r2, r8
   46248:	asr	r3, r8, #31
   4624c:	add	r1, sp, #96	; 0x60
   46250:	strd	r2, [sp, #16]
   46254:	umull	r2, r3, r0, r8
   46258:	ldr	ip, [sp, #20]
   4625c:	mla	r3, r0, ip, r3
   46260:	ldr	r0, [r5, #4]
   46264:	strd	r2, [sp, #104]	; 0x68
   46268:	bl	13d70 <fputs@plt+0x2ca8>
   4626c:	subs	r4, r0, #0
   46270:	beq	45fa0 <fputs@plt+0x34ed8>
   46274:	add	r3, r8, #24
   46278:	mov	r2, r3
   4627c:	mov	r7, #0
   46280:	str	r3, [sp, #36]	; 0x24
   46284:	asr	r3, r3, #31
   46288:	cmp	r4, r7
   4628c:	strd	r2, [sp, #48]	; 0x30
   46290:	bne	45ed8 <fputs@plt+0x34e10>
   46294:	ldr	r3, [sl]
   46298:	mov	r2, #20
   4629c:	mov	lr, r3
   462a0:	ldr	r3, [sl, #4]
   462a4:	mvn	r6, #0
   462a8:	sub	r1, r3, #1
   462ac:	mla	r3, r2, r3, sl
   462b0:	cmp	r1, #0
   462b4:	blt	460b4 <fputs@plt+0x34fec>
   462b8:	ldr	r2, [r3]
   462bc:	str	r2, [sp, #56]	; 0x38
   462c0:	b	4606c <fputs@plt+0x34fa4>
   462c4:	cmp	r4, #0
   462c8:	beq	45adc <fputs@plt+0x34a14>
   462cc:	b	45b5c <fputs@plt+0x34a94>
   462d0:	andeq	sp, r0, pc, asr r5
   462d4:	push	{r4, r5, r6, r7, r8, lr}
   462d8:	subs	r4, r0, #0
   462dc:	sub	sp, sp, #32
   462e0:	moveq	r6, r4
   462e4:	beq	463dc <fputs@plt+0x35314>
   462e8:	ldr	r0, [r4, #4]
   462ec:	mov	r8, r3
   462f0:	mov	r6, r1
   462f4:	ldr	r3, [r0]
   462f8:	mov	r1, #4
   462fc:	mov	r7, r2
   46300:	ldr	r3, [r3, #28]
   46304:	blx	r3
   46308:	subs	r5, r0, #0
   4630c:	mov	r0, #0
   46310:	bne	463e8 <fputs@plt+0x35320>
   46314:	ldrb	r3, [r4, #43]	; 0x2b
   46318:	cmp	r3, r0
   4631c:	moveq	r3, #1
   46320:	strbeq	r3, [r4, #43]	; 0x2b
   46324:	mov	r3, #0
   46328:	str	r0, [sp, #16]
   4632c:	str	r0, [sp, #12]
   46330:	stm	sp, {r6, r7, r8}
   46334:	mov	r2, r3
   46338:	mov	r1, r3
   4633c:	mov	r0, r4
   46340:	bl	45a14 <fputs@plt+0x3494c>
   46344:	subs	r6, r0, #0
   46348:	bne	46398 <fputs@plt+0x352d0>
   4634c:	add	r2, sp, #32
   46350:	mvn	r3, #0
   46354:	str	r3, [r2, #-4]!
   46358:	mov	r1, #10
   4635c:	ldr	r0, [r4, #4]
   46360:	bl	13d88 <fputs@plt+0x2cc0>
   46364:	ldr	r3, [sp, #28]
   46368:	cmp	r3, #1
   4636c:	movne	r5, #1
   46370:	bne	46398 <fputs@plt+0x352d0>
   46374:	ldrd	r2, [r4, #16]
   46378:	cmp	r2, #0
   4637c:	sbcs	r3, r3, #0
   46380:	blt	46394 <fputs@plt+0x352cc>
   46384:	mov	r2, #0
   46388:	mov	r3, #0
   4638c:	mov	r0, r4
   46390:	bl	2e6dc <fputs@plt+0x1d614>
   46394:	mov	r5, r6
   46398:	mov	r1, r5
   4639c:	mov	r0, r4
   463a0:	bl	1aea4 <fputs@plt+0x9ddc>
   463a4:	ldr	r0, [r4, #8]
   463a8:	bl	13d10 <fputs@plt+0x2c48>
   463ac:	cmp	r5, #0
   463b0:	beq	463cc <fputs@plt+0x35304>
   463b4:	bl	13e4c <fputs@plt+0x2d84>
   463b8:	mov	r2, #0
   463bc:	ldr	r1, [r4, #108]	; 0x6c
   463c0:	ldr	r0, [r4]
   463c4:	bl	13ddc <fputs@plt+0x2d14>
   463c8:	bl	13e64 <fputs@plt+0x2d9c>
   463cc:	ldr	r0, [r4, #32]
   463d0:	bl	1a014 <fputs@plt+0x8f4c>
   463d4:	mov	r0, r4
   463d8:	bl	1a014 <fputs@plt+0x8f4c>
   463dc:	mov	r0, r6
   463e0:	add	sp, sp, #32
   463e4:	pop	{r4, r5, r6, r7, r8, pc}
   463e8:	mov	r6, r5
   463ec:	mov	r5, r0
   463f0:	b	46398 <fputs@plt+0x352d0>
   463f4:	push	{r4, r5, r6, r7, r8, lr}
   463f8:	mov	r4, r0
   463fc:	ldr	r6, [r0, #208]	; 0xd0
   46400:	bl	13e4c <fputs@plt+0x2d84>
   46404:	ldr	r5, [r4, #144]	; 0x90
   46408:	cmp	r5, #0
   4640c:	bne	46488 <fputs@plt+0x353c0>
   46410:	mov	r3, r6
   46414:	ldr	r2, [r4, #160]	; 0xa0
   46418:	ldrb	r1, [r4, #10]
   4641c:	strb	r5, [r4, #4]
   46420:	ldr	r0, [r4, #216]	; 0xd8
   46424:	bl	462d4 <fputs@plt+0x3520c>
   46428:	str	r5, [r4, #216]	; 0xd8
   4642c:	mov	r0, r4
   46430:	bl	1de38 <fputs@plt+0xcd70>
   46434:	ldrb	r3, [r4, #16]
   46438:	cmp	r3, #0
   4643c:	beq	4649c <fputs@plt+0x353d4>
   46440:	mov	r0, r4
   46444:	bl	214c8 <fputs@plt+0x10400>
   46448:	bl	13e64 <fputs@plt+0x2d9c>
   4644c:	ldr	r0, [r4, #68]	; 0x44
   46450:	bl	13d10 <fputs@plt+0x2c48>
   46454:	ldr	r0, [r4, #64]	; 0x40
   46458:	bl	13d10 <fputs@plt+0x2c48>
   4645c:	mov	r0, r6
   46460:	bl	1a9a0 <fputs@plt+0x98d8>
   46464:	ldr	r2, [r4, #212]	; 0xd4
   46468:	ldr	r3, [pc, #92]	; 464cc <fputs@plt+0x35404>
   4646c:	ldr	r0, [r2, #44]	; 0x2c
   46470:	ldr	r3, [r3, #152]	; 0x98
   46474:	blx	r3
   46478:	mov	r0, r4
   4647c:	bl	1a014 <fputs@plt+0x8f4c>
   46480:	mov	r0, #0
   46484:	pop	{r4, r5, r6, r7, r8, pc}
   46488:	ldr	r7, [r5, #12]
   4648c:	mov	r0, r5
   46490:	bl	1a014 <fputs@plt+0x8f4c>
   46494:	mov	r5, r7
   46498:	b	46408 <fputs@plt+0x35340>
   4649c:	ldr	r3, [r4, #68]	; 0x44
   464a0:	ldr	r3, [r3]
   464a4:	cmp	r3, #0
   464a8:	beq	464c0 <fputs@plt+0x353f8>
   464ac:	mov	r0, r4
   464b0:	bl	1ad40 <fputs@plt+0x9c78>
   464b4:	mov	r1, r0
   464b8:	mov	r0, r4
   464bc:	bl	157d4 <fputs@plt+0x470c>
   464c0:	mov	r0, r4
   464c4:	bl	3cf94 <fputs@plt+0x2becc>
   464c8:	b	46448 <fputs@plt+0x35380>
   464cc:	andeq	fp, r8, r0, lsr #2
   464d0:	push	{r4, r5, r6, lr}
   464d4:	mov	r5, r0
   464d8:	ldm	r0, {r3, r4}
   464dc:	ldr	r2, [r4, #8]
   464e0:	str	r3, [r4, #4]
   464e4:	cmp	r2, #0
   464e8:	bne	465b8 <fputs@plt+0x354f0>
   464ec:	mov	r1, r2
   464f0:	mov	r0, r5
   464f4:	bl	44740 <fputs@plt+0x33678>
   464f8:	ldrb	r3, [r5, #9]
   464fc:	cmp	r3, #0
   46500:	beq	4654c <fputs@plt+0x35484>
   46504:	ldr	r3, [r4, #64]	; 0x40
   46508:	sub	r3, r3, #1
   4650c:	cmp	r3, #0
   46510:	str	r3, [r4, #64]	; 0x40
   46514:	bgt	4658c <fputs@plt+0x354c4>
   46518:	ldr	r2, [pc, #192]	; 465e0 <fputs@plt+0x35518>
   4651c:	ldr	r3, [r2, #620]	; 0x26c
   46520:	cmp	r4, r3
   46524:	ldreq	r3, [r4, #68]	; 0x44
   46528:	streq	r3, [r2, #620]	; 0x26c
   4652c:	beq	4654c <fputs@plt+0x35484>
   46530:	cmp	r3, #0
   46534:	beq	4654c <fputs@plt+0x35484>
   46538:	ldr	r2, [r3, #68]	; 0x44
   4653c:	cmp	r4, r2
   46540:	bne	465d8 <fputs@plt+0x35510>
   46544:	ldr	r2, [r4, #68]	; 0x44
   46548:	str	r2, [r3, #68]	; 0x44
   4654c:	ldr	r0, [r4]
   46550:	bl	463f4 <fputs@plt+0x3532c>
   46554:	ldr	r3, [r4, #52]	; 0x34
   46558:	cmp	r3, #0
   4655c:	beq	46570 <fputs@plt+0x354a8>
   46560:	ldr	r0, [r4, #48]	; 0x30
   46564:	cmp	r0, #0
   46568:	beq	46570 <fputs@plt+0x354a8>
   4656c:	blx	r3
   46570:	ldr	r1, [r4, #48]	; 0x30
   46574:	mov	r0, #0
   46578:	bl	1d524 <fputs@plt+0xc45c>
   4657c:	add	r0, r4, #80	; 0x50
   46580:	bl	1af8c <fputs@plt+0x9ec4>
   46584:	mov	r0, r4
   46588:	bl	1a014 <fputs@plt+0x8f4c>
   4658c:	ldr	r3, [r5, #28]
   46590:	mov	r0, r5
   46594:	cmp	r3, #0
   46598:	ldrne	r2, [r5, #24]
   4659c:	strne	r2, [r3, #24]
   465a0:	ldr	r2, [r5, #24]
   465a4:	cmp	r2, #0
   465a8:	strne	r3, [r2, #28]
   465ac:	bl	1a014 <fputs@plt+0x8f4c>
   465b0:	mov	r0, #0
   465b4:	pop	{r4, r5, r6, pc}
   465b8:	ldr	r3, [r2]
   465bc:	ldr	r6, [r2, #8]
   465c0:	cmp	r5, r3
   465c4:	bne	465d0 <fputs@plt+0x35508>
   465c8:	mov	r0, r2
   465cc:	bl	3d330 <fputs@plt+0x2c268>
   465d0:	mov	r2, r6
   465d4:	b	464e4 <fputs@plt+0x3541c>
   465d8:	mov	r3, r2
   465dc:	b	46530 <fputs@plt+0x35468>
   465e0:	andeq	r1, r9, r0, lsr #15
   465e4:	ldr	r2, [r0, #80]	; 0x50
   465e8:	ldr	r3, [pc, #460]	; 467bc <fputs@plt+0x356f4>
   465ec:	cmp	r2, r3
   465f0:	bxne	lr
   465f4:	ldr	r3, [r0, #4]
   465f8:	push	{r4, r5, r6, r7, r8, lr}
   465fc:	cmp	r3, #0
   46600:	mov	r4, r0
   46604:	popne	{r4, r5, r6, r7, r8, pc}
   46608:	bl	1c30c <fputs@plt+0xb244>
   4660c:	subs	r5, r0, #0
   46610:	popne	{r4, r5, r6, r7, r8, pc}
   46614:	mov	r1, r5
   46618:	mov	r0, r4
   4661c:	bl	44820 <fputs@plt+0x33758>
   46620:	mov	r0, r4
   46624:	bl	1da70 <fputs@plt+0xc9a8>
   46628:	mov	r7, r5
   4662c:	ldr	r3, [r4, #20]
   46630:	ldr	r6, [r4, #16]
   46634:	cmp	r5, r3
   46638:	blt	466ec <fputs@plt+0x35624>
   4663c:	ldr	r0, [r6, #28]
   46640:	cmp	r0, #0
   46644:	beq	4664c <fputs@plt+0x35584>
   46648:	bl	1eb80 <fputs@plt+0xdab8>
   4664c:	mov	r0, r4
   46650:	bl	1d884 <fputs@plt+0xc7bc>
   46654:	mov	r0, r4
   46658:	bl	1dba0 <fputs@plt+0xcad8>
   4665c:	ldr	r5, [r4, #356]	; 0x164
   46660:	cmp	r5, #0
   46664:	bne	46714 <fputs@plt+0x3564c>
   46668:	add	r0, r4, #348	; 0x15c
   4666c:	bl	1a08c <fputs@plt+0x8fc4>
   46670:	ldr	r6, [r4, #372]	; 0x174
   46674:	cmp	r6, #0
   46678:	bne	46744 <fputs@plt+0x3567c>
   4667c:	add	r0, r4, #364	; 0x16c
   46680:	bl	1a08c <fputs@plt+0x8fc4>
   46684:	ldr	r5, [r4, #328]	; 0x148
   46688:	cmp	r5, #0
   4668c:	bne	46784 <fputs@plt+0x356bc>
   46690:	add	r0, r4, #320	; 0x140
   46694:	bl	1a08c <fputs@plt+0x8fc4>
   46698:	mov	r1, r5
   4669c:	mov	r0, r4
   466a0:	bl	23e7c <fputs@plt+0x12db4>
   466a4:	ldr	r0, [r4, #240]	; 0xf0
   466a8:	bl	23cfc <fputs@plt+0x12c34>
   466ac:	ldr	r3, [pc, #268]	; 467c0 <fputs@plt+0x356f8>
   466b0:	mov	r0, r4
   466b4:	str	r3, [r4, #80]	; 0x50
   466b8:	ldr	r3, [r4, #16]
   466bc:	ldr	r1, [r3, #28]
   466c0:	bl	1d524 <fputs@plt+0xc45c>
   466c4:	ldr	r3, [pc, #248]	; 467c4 <fputs@plt+0x356fc>
   466c8:	str	r3, [r4, #80]	; 0x50
   466cc:	ldrb	r3, [r4, #262]	; 0x106
   466d0:	cmp	r3, #0
   466d4:	beq	466e0 <fputs@plt+0x35618>
   466d8:	ldr	r0, [r4, #288]	; 0x120
   466dc:	bl	1a014 <fputs@plt+0x8f4c>
   466e0:	mov	r0, r4
   466e4:	pop	{r4, r5, r6, r7, r8, lr}
   466e8:	b	1a014 <fputs@plt+0x8f4c>
   466ec:	add	r6, r6, r5, lsl #4
   466f0:	ldr	r0, [r6, #4]
   466f4:	cmp	r0, #0
   466f8:	beq	4670c <fputs@plt+0x35644>
   466fc:	bl	464d0 <fputs@plt+0x35408>
   46700:	cmp	r5, #1
   46704:	str	r7, [r6, #4]
   46708:	strne	r7, [r6, #12]
   4670c:	add	r5, r5, #1
   46710:	b	4662c <fputs@plt+0x35564>
   46714:	ldr	r6, [r5, #8]
   46718:	ldr	r1, [r6, #24]
   4671c:	mov	r0, r4
   46720:	bl	1daa8 <fputs@plt+0xc9e0>
   46724:	ldr	r7, [r6, #8]
   46728:	mov	r1, r6
   4672c:	mov	r0, r4
   46730:	bl	1d524 <fputs@plt+0xc45c>
   46734:	subs	r6, r7, #0
   46738:	bne	46718 <fputs@plt+0x35650>
   4673c:	ldr	r5, [r5]
   46740:	b	46660 <fputs@plt+0x35598>
   46744:	ldr	r7, [r6, #8]
   46748:	mov	r5, r7
   4674c:	add	r8, r7, #60	; 0x3c
   46750:	ldr	r3, [r5, #16]
   46754:	cmp	r3, #0
   46758:	beq	46764 <fputs@plt+0x3569c>
   4675c:	ldr	r0, [r5, #8]
   46760:	blx	r3
   46764:	add	r5, r5, #20
   46768:	cmp	r8, r5
   4676c:	bne	46750 <fputs@plt+0x35688>
   46770:	mov	r1, r7
   46774:	mov	r0, r4
   46778:	bl	1d524 <fputs@plt+0xc45c>
   4677c:	ldr	r6, [r6]
   46780:	b	46674 <fputs@plt+0x355ac>
   46784:	ldr	r6, [r5, #8]
   46788:	ldr	r3, [r6, #12]
   4678c:	cmp	r3, #0
   46790:	beq	4679c <fputs@plt+0x356d4>
   46794:	ldr	r0, [r6, #8]
   46798:	blx	r3
   4679c:	add	r1, r6, #16
   467a0:	mov	r0, r4
   467a4:	bl	1e628 <fputs@plt+0xd560>
   467a8:	mov	r1, r6
   467ac:	mov	r0, r4
   467b0:	bl	1d524 <fputs@plt+0xc45c>
   467b4:	ldr	r5, [r5]
   467b8:	b	46688 <fputs@plt+0x355c0>
   467bc:	strbvs	pc, [pc], #3199	; 467c4 <fputs@plt+0x356fc>	; <UNPREDICTABLE>
   467c0:	ldrlt	r7, [r5, #-2352]!	; 0xfffff6d0
   467c4:	svcls	0x003c2d33
   467c8:	push	{r4, r5, r6, lr}
   467cc:	subs	r4, r0, #0
   467d0:	beq	4686c <fputs@plt+0x357a4>
   467d4:	ldr	r3, [r4, #24]
   467d8:	ldr	r6, [r4, #20]
   467dc:	ldr	r1, [r3, #4]
   467e0:	ldr	r2, [r3]
   467e4:	str	r2, [r1, #4]
   467e8:	ldr	r2, [r4]
   467ec:	cmp	r2, #0
   467f0:	ldrne	r2, [r3, #16]
   467f4:	subne	r2, r2, #1
   467f8:	strne	r2, [r3, #16]
   467fc:	ldr	r3, [r4, #40]	; 0x28
   46800:	cmp	r3, #0
   46804:	ldrne	r3, [r1]
   46808:	addne	r2, r3, #96	; 0x60
   4680c:	ldrne	r3, [r3, #96]	; 0x60
   46810:	bne	4687c <fputs@plt+0x357b4>
   46814:	mov	r2, #0
   46818:	mov	r5, r4
   4681c:	ldr	r0, [r4, #4]
   46820:	mov	r1, r2
   46824:	bl	44740 <fputs@plt+0x33678>
   46828:	ldr	r4, [r4, #28]
   4682c:	ldr	r0, [r5]
   46830:	cmp	r4, #101	; 0x65
   46834:	moveq	r4, #0
   46838:	cmp	r0, #0
   4683c:	beq	46850 <fputs@plt+0x35788>
   46840:	mov	r1, r4
   46844:	bl	23e7c <fputs@plt+0x12db4>
   46848:	ldr	r0, [r5]
   4684c:	bl	465e4 <fputs@plt+0x3551c>
   46850:	ldr	r3, [r5]
   46854:	cmp	r3, #0
   46858:	beq	46864 <fputs@plt+0x3579c>
   4685c:	mov	r0, r5
   46860:	bl	1a014 <fputs@plt+0x8f4c>
   46864:	mov	r0, r6
   46868:	bl	465e4 <fputs@plt+0x3551c>
   4686c:	mov	r0, r4
   46870:	pop	{r4, r5, r6, pc}
   46874:	add	r2, r3, #44	; 0x2c
   46878:	ldr	r3, [r3, #44]	; 0x2c
   4687c:	cmp	r4, r3
   46880:	bne	46874 <fputs@plt+0x357ac>
   46884:	ldr	r3, [r4, #44]	; 0x2c
   46888:	str	r3, [r2]
   4688c:	b	46814 <fputs@plt+0x3574c>
   46890:	push	{r4, r5, r6, r7, r8, lr}
   46894:	subs	r4, r0, #0
   46898:	beq	469a4 <fputs@plt+0x358dc>
   4689c:	mov	r7, r1
   468a0:	bl	30378 <fputs@plt+0x1f2b0>
   468a4:	cmp	r0, #0
   468a8:	bne	468b8 <fputs@plt+0x357f0>
   468ac:	ldr	r0, [pc, #248]	; 469ac <fputs@plt+0x358e4>
   468b0:	pop	{r4, r5, r6, r7, r8, lr}
   468b4:	b	2d88c <fputs@plt+0x1c7c4>
   468b8:	mov	r0, r4
   468bc:	bl	15ba4 <fputs@plt+0x4adc>
   468c0:	mov	r5, #0
   468c4:	ldr	r3, [r4, #20]
   468c8:	cmp	r5, r3
   468cc:	blt	4692c <fputs@plt+0x35864>
   468d0:	ldr	r5, [r4, #328]	; 0x148
   468d4:	cmp	r5, #0
   468d8:	bne	46974 <fputs@plt+0x358ac>
   468dc:	mov	r0, r4
   468e0:	bl	1d884 <fputs@plt+0xc7bc>
   468e4:	mov	r1, #68	; 0x44
   468e8:	mov	r0, r4
   468ec:	bl	1d92c <fputs@plt+0xc864>
   468f0:	cmp	r7, #0
   468f4:	bne	46994 <fputs@plt+0x358cc>
   468f8:	ldr	r3, [r4, #4]
   468fc:	cmp	r3, #0
   46900:	bne	46914 <fputs@plt+0x3584c>
   46904:	mov	r0, r4
   46908:	bl	1c30c <fputs@plt+0xb244>
   4690c:	cmp	r0, #0
   46910:	beq	46994 <fputs@plt+0x358cc>
   46914:	mov	r0, r4
   46918:	ldr	r2, [pc, #144]	; 469b0 <fputs@plt+0x358e8>
   4691c:	mov	r1, #5
   46920:	bl	309d4 <fputs@plt+0x1f90c>
   46924:	mov	r0, #5
   46928:	pop	{r4, r5, r6, r7, r8, pc}
   4692c:	ldr	r3, [r4, #16]
   46930:	add	r3, r3, r5, lsl #4
   46934:	ldr	r3, [r3, #12]
   46938:	cmp	r3, #0
   4693c:	ldrne	r6, [r3, #16]
   46940:	bne	46968 <fputs@plt+0x358a0>
   46944:	add	r5, r5, #1
   46948:	b	468c4 <fputs@plt+0x357fc>
   4694c:	ldr	r1, [r6, #8]
   46950:	ldrb	r3, [r1, #42]	; 0x2a
   46954:	tst	r3, #16
   46958:	beq	46964 <fputs@plt+0x3589c>
   4695c:	mov	r0, r4
   46960:	bl	1d848 <fputs@plt+0xc780>
   46964:	ldr	r6, [r6]
   46968:	cmp	r6, #0
   4696c:	bne	4694c <fputs@plt+0x35884>
   46970:	b	46944 <fputs@plt+0x3587c>
   46974:	ldr	r3, [r5, #8]
   46978:	ldr	r1, [r3, #16]
   4697c:	cmp	r1, #0
   46980:	beq	4698c <fputs@plt+0x358c4>
   46984:	mov	r0, r4
   46988:	bl	1d848 <fputs@plt+0xc780>
   4698c:	ldr	r5, [r5]
   46990:	b	468d4 <fputs@plt+0x3580c>
   46994:	ldr	r3, [pc, #24]	; 469b4 <fputs@plt+0x358ec>
   46998:	mov	r0, r4
   4699c:	str	r3, [r4, #80]	; 0x50
   469a0:	bl	465e4 <fputs@plt+0x3551c>
   469a4:	mov	r0, #0
   469a8:	pop	{r4, r5, r6, r7, r8, pc}
   469ac:	andeq	r0, r2, r2, asr ip
   469b0:	andeq	r7, r7, lr, lsl r6
   469b4:	strbvs	pc, [pc], #3199	; 469bc <fputs@plt+0x358f4>	; <UNPREDICTABLE>
   469b8:	push	{r4, r5, r6, lr}
   469bc:	subs	r4, r1, #0
   469c0:	popeq	{r4, r5, r6, pc}
   469c4:	ldrb	r3, [r4]
   469c8:	cmp	r3, #1
   469cc:	beq	469e0 <fputs@plt+0x35918>
   469d0:	bcc	46a1c <fputs@plt+0x35954>
   469d4:	cmp	r3, #2
   469d8:	beq	46a3c <fputs@plt+0x35974>
   469dc:	pop	{r4, r5, r6, pc}
   469e0:	ldr	r5, [r4, #16]
   469e4:	cmp	r5, #0
   469e8:	popeq	{r4, r5, r6, pc}
   469ec:	ldr	r6, [r0]
   469f0:	mov	r1, r5
   469f4:	mov	r0, r6
   469f8:	bl	2366c <fputs@plt+0x125a4>
   469fc:	ldr	r0, [r5, #40]	; 0x28
   46a00:	bl	1a014 <fputs@plt+0x8f4c>
   46a04:	mov	r1, r5
   46a08:	mov	r0, r6
   46a0c:	bl	1d524 <fputs@plt+0xc45c>
   46a10:	mov	r3, #0
   46a14:	str	r3, [r4, #16]
   46a18:	pop	{r4, r5, r6, pc}
   46a1c:	ldr	r0, [r4, #20]
   46a20:	cmp	r0, #0
   46a24:	beq	46a30 <fputs@plt+0x35968>
   46a28:	pop	{r4, r5, r6, lr}
   46a2c:	b	464d0 <fputs@plt+0x35408>
   46a30:	ldr	r0, [r4, #16]
   46a34:	pop	{r4, r5, r6, lr}
   46a38:	b	3d330 <fputs@plt+0x2c268>
   46a3c:	ldr	r0, [r4, #16]
   46a40:	pop	{r4, r5, r6, lr}
   46a44:	ldr	r3, [r0]
   46a48:	ldm	r3, {r1, r2}
   46a4c:	sub	r2, r2, #1
   46a50:	str	r2, [r3, #4]
   46a54:	ldr	r3, [r1, #28]
   46a58:	bx	r3
   46a5c:	ldr	r3, [r0, #56]	; 0x38
   46a60:	cmp	r3, #0
   46a64:	bxeq	lr
   46a68:	push	{r4, r5, r6, lr}
   46a6c:	mov	r5, #0
   46a70:	mov	r4, r0
   46a74:	mov	r6, r5
   46a78:	ldr	r3, [r4, #36]	; 0x24
   46a7c:	cmp	r5, r3
   46a80:	blt	46a88 <fputs@plt+0x359c0>
   46a84:	pop	{r4, r5, r6, pc}
   46a88:	ldr	r3, [r4, #56]	; 0x38
   46a8c:	ldr	r1, [r3, r5, lsl #2]
   46a90:	cmp	r1, #0
   46a94:	beq	46aa8 <fputs@plt+0x359e0>
   46a98:	mov	r0, r4
   46a9c:	bl	469b8 <fputs@plt+0x358f0>
   46aa0:	ldr	r3, [r4, #56]	; 0x38
   46aa4:	str	r6, [r3, r5, lsl #2]
   46aa8:	add	r5, r5, #1
   46aac:	b	46a78 <fputs@plt+0x359b0>
   46ab0:	push	{r4, r5, r6, lr}
   46ab4:	mov	r4, r0
   46ab8:	ldr	r5, [r0]
   46abc:	mov	r0, r5
   46ac0:	bl	46a5c <fputs@plt+0x35994>
   46ac4:	ldr	r3, [r4, #20]
   46ac8:	ldr	r0, [r5]
   46acc:	str	r3, [r5, #200]	; 0xc8
   46ad0:	ldr	r3, [r4, #60]	; 0x3c
   46ad4:	add	r1, r5, #204	; 0xcc
   46ad8:	str	r3, [r5, #196]	; 0xc4
   46adc:	ldr	r3, [r4, #8]
   46ae0:	str	r3, [r5, #4]
   46ae4:	ldr	r3, [r4, #52]	; 0x34
   46ae8:	str	r3, [r5, #32]
   46aec:	ldr	r3, [r4, #16]
   46af0:	str	r3, [r5, #8]
   46af4:	ldr	r3, [r4, #56]	; 0x38
   46af8:	str	r3, [r5, #28]
   46afc:	ldr	r3, [r4, #24]
   46b00:	str	r3, [r5, #56]	; 0x38
   46b04:	ldr	r3, [r4, #44]	; 0x2c
   46b08:	str	r3, [r5, #36]	; 0x24
   46b0c:	ldrd	r2, [r4, #32]
   46b10:	strd	r2, [r0, #32]
   46b14:	ldr	r3, [r4, #72]	; 0x48
   46b18:	mvn	r2, #0
   46b1c:	str	r3, [r5, #92]	; 0x5c
   46b20:	ldr	r3, [r4, #76]	; 0x4c
   46b24:	str	r3, [r0, #84]	; 0x54
   46b28:	mov	r3, #0
   46b2c:	bl	1d6fc <fputs@plt+0xc634>
   46b30:	ldr	r3, [r4, #40]	; 0x28
   46b34:	ldr	r0, [r4, #48]	; 0x30
   46b38:	str	r3, [r5, #204]	; 0xcc
   46b3c:	mov	r3, #0
   46b40:	str	r3, [r4, #40]	; 0x28
   46b44:	pop	{r4, r5, r6, pc}
   46b48:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   46b4c:	subs	sl, r1, #0
   46b50:	mov	fp, r3
   46b54:	ldrgt	r3, [r0, #28]
   46b58:	mov	r7, r0
   46b5c:	subgt	r3, r3, sl
   46b60:	mov	r6, r2
   46b64:	ldr	r5, [r0, #8]
   46b68:	movgt	r2, #40	; 0x28
   46b6c:	ldrb	r8, [sp, #40]	; 0x28
   46b70:	mlagt	r5, r2, r3, r5
   46b74:	ldr	r3, [r7, #56]	; 0x38
   46b78:	add	r0, r6, #11
   46b7c:	cmp	r8, #0
   46b80:	ldr	r1, [r3, sl, lsl #2]
   46b84:	moveq	r4, #200	; 0xc8
   46b88:	movne	r4, #0
   46b8c:	lsl	r9, r0, #3
   46b90:	cmp	r1, #0
   46b94:	add	r4, r4, r9
   46b98:	beq	46bb0 <fputs@plt+0x35ae8>
   46b9c:	mov	r0, r7
   46ba0:	bl	469b8 <fputs@plt+0x358f0>
   46ba4:	ldr	r3, [r7, #56]	; 0x38
   46ba8:	mov	r2, #0
   46bac:	str	r2, [r3, sl, lsl #2]
   46bb0:	mov	r1, r4
   46bb4:	mov	r0, r5
   46bb8:	bl	26a4c <fputs@plt+0x15984>
   46bbc:	subs	r1, r0, #0
   46bc0:	movne	r4, #0
   46bc4:	bne	46c18 <fputs@plt+0x35b50>
   46bc8:	ldr	r3, [r7, #56]	; 0x38
   46bcc:	ldr	r4, [r5, #16]
   46bd0:	mov	r2, #88	; 0x58
   46bd4:	str	r4, [r3, sl, lsl #2]
   46bd8:	mov	r0, r4
   46bdc:	bl	10eac <memset@plt>
   46be0:	strh	r6, [r4, #12]
   46be4:	add	r6, r6, #20
   46be8:	cmp	r8, #0
   46bec:	add	r6, r4, r6, lsl #2
   46bf0:	strb	r8, [r4]
   46bf4:	strb	fp, [r4, #1]
   46bf8:	str	r6, [r4, #76]	; 0x4c
   46bfc:	bne	46c18 <fputs@plt+0x35b50>
   46c00:	ldr	r0, [r5, #16]
   46c04:	mov	r2, #68	; 0x44
   46c08:	add	r0, r0, r9
   46c0c:	str	r0, [r4, #16]
   46c10:	mov	r1, r8
   46c14:	bl	10eac <memset@plt>
   46c18:	mov	r0, r4
   46c1c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   46c20:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   46c24:	mov	r9, r0
   46c28:	sub	sp, sp, #128	; 0x80
   46c2c:	ldr	r0, [r2]
   46c30:	bl	2b2cc <fputs@plt+0x1a204>
   46c34:	ldr	r3, [r9]
   46c38:	ldr	r4, [pc, #228]	; 46d24 <fputs@plt+0x35c5c>
   46c3c:	mov	r5, #0
   46c40:	ldr	r7, [r3, #32]
   46c44:	ldr	sl, [r7, #20]
   46c48:	cmp	r0, #0
   46c4c:	movne	r4, r0
   46c50:	cmp	r5, sl
   46c54:	movge	r3, r4
   46c58:	ldrge	r2, [pc, #200]	; 46d28 <fputs@plt+0x35c60>
   46c5c:	bge	46d14 <fputs@plt+0x35c4c>
   46c60:	ldr	r3, [r7, #16]
   46c64:	add	r8, r3, r5, lsl #4
   46c68:	ldr	r6, [r8, #4]
   46c6c:	cmp	r6, #0
   46c70:	beq	46c88 <fputs@plt+0x35bc0>
   46c74:	mov	r1, r4
   46c78:	ldr	r0, [r3, r5, lsl #4]
   46c7c:	bl	1407c <fputs@plt+0x2fb4>
   46c80:	cmp	r0, #0
   46c84:	beq	46d04 <fputs@plt+0x35c3c>
   46c88:	add	r5, r5, #1
   46c8c:	b	46c50 <fputs@plt+0x35b88>
   46c90:	ldrb	r3, [r7, #67]	; 0x43
   46c94:	cmp	r3, #0
   46c98:	bne	46cc0 <fputs@plt+0x35bf8>
   46c9c:	ldr	r2, [pc, #136]	; 46d2c <fputs@plt+0x35c64>
   46ca0:	mov	r1, sp
   46ca4:	mov	r0, #128	; 0x80
   46ca8:	bl	2b038 <fputs@plt+0x19f70>
   46cac:	mvn	r2, #0
   46cb0:	mov	r1, sp
   46cb4:	mov	r0, r9
   46cb8:	bl	26fec <fputs@plt+0x15f24>
   46cbc:	b	46cfc <fputs@plt+0x35c34>
   46cc0:	ldrb	r3, [r6, #8]
   46cc4:	cmp	r3, #0
   46cc8:	bne	46cd8 <fputs@plt+0x35c10>
   46ccc:	ldr	r5, [r6, #16]
   46cd0:	cmp	r5, #0
   46cd4:	beq	46ce4 <fputs@plt+0x35c1c>
   46cd8:	mov	r3, r4
   46cdc:	ldr	r2, [pc, #76]	; 46d30 <fputs@plt+0x35c68>
   46ce0:	b	46d14 <fputs@plt+0x35c4c>
   46ce4:	mov	r0, r6
   46ce8:	bl	464d0 <fputs@plt+0x35408>
   46cec:	str	r5, [r8, #4]
   46cf0:	str	r5, [r8, #12]
   46cf4:	mov	r0, r7
   46cf8:	bl	1dba0 <fputs@plt+0xcad8>
   46cfc:	add	sp, sp, #128	; 0x80
   46d00:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   46d04:	cmp	r5, #1
   46d08:	bgt	46c90 <fputs@plt+0x35bc8>
   46d0c:	ldr	r2, [pc, #32]	; 46d34 <fputs@plt+0x35c6c>
   46d10:	mov	r3, r4
   46d14:	mov	r1, sp
   46d18:	mov	r0, #128	; 0x80
   46d1c:	bl	2b038 <fputs@plt+0x19f70>
   46d20:	b	46cac <fputs@plt+0x35be4>
   46d24:	andeq	r8, r7, r5, lsr #18
   46d28:	strdeq	r7, [r7], -sl
   46d2c:			; <UNDEFINED> instruction: 0x000776ba
   46d30:	andeq	r7, r7, r4, ror #13
   46d34:	andeq	r7, r7, r0, lsr #13
   46d38:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   46d3c:	sub	sp, sp, #28
   46d40:	mov	r4, #0
   46d44:	ldr	ip, [sp, #64]	; 0x40
   46d48:	mov	r9, r0
   46d4c:	mov	r6, r1
   46d50:	mov	sl, r2
   46d54:	mov	r5, r4
   46d58:	mov	r0, r4
   46d5c:	mov	r7, r4
   46d60:	mov	r8, r4
   46d64:	mov	fp, #1
   46d68:	ldr	r2, [r9, #20]
   46d6c:	cmp	r5, r2
   46d70:	movge	r2, #0
   46d74:	movlt	r2, #1
   46d78:	cmp	r0, #0
   46d7c:	movne	r2, #0
   46d80:	cmp	r2, #0
   46d84:	bne	46da4 <fputs@plt+0x35cdc>
   46d88:	eor	r4, r4, #1
   46d8c:	cmp	r0, #0
   46d90:	orrne	r4, r4, #1
   46d94:	cmp	r4, #0
   46d98:	moveq	r0, #5
   46d9c:	add	sp, sp, #28
   46da0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   46da4:	cmp	r6, #10
   46da8:	cmpne	r5, r6
   46dac:	moveq	r0, #1
   46db0:	movne	r0, #0
   46db4:	bne	46e54 <fputs@plt+0x35d8c>
   46db8:	ldr	r2, [r9, #16]
   46dbc:	add	r2, r2, r5, lsl #4
   46dc0:	ldr	r0, [r2, #4]
   46dc4:	cmp	r0, #0
   46dc8:	beq	46e4c <fputs@plt+0x35d84>
   46dcc:	ldm	r0, {r1, r2}
   46dd0:	str	r1, [r2, #4]
   46dd4:	ldrb	r1, [r2, #20]
   46dd8:	cmp	r1, #0
   46ddc:	movne	r0, #6
   46de0:	bne	46e40 <fputs@plt+0x35d78>
   46de4:	ldr	r1, [r2]
   46de8:	ldr	r0, [r1, #216]	; 0xd8
   46dec:	cmp	r0, #0
   46df0:	beq	46e4c <fputs@plt+0x35d84>
   46df4:	cmp	sl, #0
   46df8:	moveq	r2, r7
   46dfc:	ldrne	r2, [r1, #184]	; 0xb8
   46e00:	str	ip, [sp, #16]
   46e04:	str	r3, [sp, #12]
   46e08:	ldr	r3, [r1, #208]	; 0xd0
   46e0c:	str	r3, [sp, #8]
   46e10:	ldr	r3, [r1, #160]	; 0xa0
   46e14:	str	r3, [sp, #4]
   46e18:	ldrb	r3, [r1, #10]
   46e1c:	str	r3, [sp]
   46e20:	ldr	r3, [r1, #188]	; 0xbc
   46e24:	mov	r1, sl
   46e28:	bl	45a14 <fputs@plt+0x3494c>
   46e2c:	cmp	r0, #5
   46e30:	moveq	r4, fp
   46e34:	moveq	ip, r7
   46e38:	moveq	r0, #0
   46e3c:	beq	46e44 <fputs@plt+0x35d7c>
   46e40:	mov	ip, r7
   46e44:	mov	r3, r8
   46e48:	b	46e54 <fputs@plt+0x35d8c>
   46e4c:	mov	ip, r0
   46e50:	mov	r3, r0
   46e54:	add	r5, r5, #1
   46e58:	b	46d68 <fputs@plt+0x35ca0>
   46e5c:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   46e60:	subs	r5, r1, #0
   46e64:	mov	r4, r0
   46e68:	mov	r6, r2
   46e6c:	mov	r7, r3
   46e70:	ldr	r8, [sp, #32]
   46e74:	beq	46ebc <fputs@plt+0x35df4>
   46e78:	ldrb	r3, [r5]
   46e7c:	cmp	r3, #0
   46e80:	beq	46ebc <fputs@plt+0x35df4>
   46e84:	bl	16a2c <fputs@plt+0x5964>
   46e88:	subs	r1, r0, #0
   46e8c:	bge	46ec0 <fputs@plt+0x35df8>
   46e90:	mov	r3, r5
   46e94:	ldr	r2, [pc, #84]	; 46ef0 <fputs@plt+0x35e28>
   46e98:	mov	r1, #1
   46e9c:	mov	r0, r4
   46ea0:	bl	309d4 <fputs@plt+0x1f90c>
   46ea4:	mov	r5, #1
   46ea8:	mov	r1, r5
   46eac:	mov	r0, r4
   46eb0:	add	sp, sp, #8
   46eb4:	pop	{r4, r5, r6, r7, r8, lr}
   46eb8:	b	23eb0 <fputs@plt+0x12de8>
   46ebc:	mov	r1, #10
   46ec0:	mov	r3, #0
   46ec4:	str	r3, [r4, #388]	; 0x184
   46ec8:	str	r8, [sp]
   46ecc:	mov	r3, r7
   46ed0:	mov	r2, r6
   46ed4:	mov	r0, r4
   46ed8:	bl	46d38 <fputs@plt+0x35c70>
   46edc:	mov	r5, r0
   46ee0:	mov	r1, r0
   46ee4:	mov	r0, r4
   46ee8:	bl	23e7c <fputs@plt+0x12db4>
   46eec:	b	46ea8 <fputs@plt+0x35de0>
   46ef0:	andeq	r7, r7, pc, lsl #14
   46ef4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   46ef8:	mov	r5, r0
   46efc:	ldr	r4, [r0]
   46f00:	sub	sp, sp, #36	; 0x24
   46f04:	ldrb	r3, [r4, #69]	; 0x45
   46f08:	cmp	r3, #0
   46f0c:	movne	r3, #7
   46f10:	strne	r3, [r0, #80]	; 0x50
   46f14:	ldr	r0, [r0, #200]	; 0xc8
   46f18:	cmp	r0, #0
   46f1c:	beq	46f2c <fputs@plt+0x35e64>
   46f20:	ldr	r2, [r5, #196]	; 0xc4
   46f24:	mov	r1, #0
   46f28:	bl	10eac <memset@plt>
   46f2c:	ldr	r0, [r5, #176]	; 0xb0
   46f30:	cmp	r0, #0
   46f34:	bne	470f0 <fputs@plt+0x36028>
   46f38:	mov	r0, r5
   46f3c:	bl	46a5c <fputs@plt+0x35994>
   46f40:	ldr	r0, [r5, #8]
   46f44:	cmp	r0, #0
   46f48:	beq	46f54 <fputs@plt+0x35e8c>
   46f4c:	ldr	r1, [r5, #28]
   46f50:	bl	23bd4 <fputs@plt+0x12b0c>
   46f54:	mov	r8, #40	; 0x28
   46f58:	mov	r9, #0
   46f5c:	mvn	sl, #0
   46f60:	ldr	r6, [r5, #180]	; 0xb4
   46f64:	cmp	r6, #0
   46f68:	bne	4710c <fputs@plt+0x36044>
   46f6c:	ldr	r3, [r5, #204]	; 0xcc
   46f70:	cmp	r3, #0
   46f74:	beq	46f8c <fputs@plt+0x35ec4>
   46f78:	mov	r3, r6
   46f7c:	mvn	r2, #0
   46f80:	add	r1, r5, #204	; 0xcc
   46f84:	ldr	r0, [r5]
   46f88:	bl	1d6fc <fputs@plt+0xc634>
   46f8c:	ldr	r2, [r5, #40]	; 0x28
   46f90:	ldr	r3, [pc, #2264]	; 47870 <fputs@plt+0x367a8>
   46f94:	cmp	r2, r3
   46f98:	bne	47850 <fputs@plt+0x36788>
   46f9c:	ldr	r3, [r5, #76]	; 0x4c
   46fa0:	cmp	r3, #0
   46fa4:	blt	4782c <fputs@plt+0x36764>
   46fa8:	ldrb	r3, [r5, #89]	; 0x59
   46fac:	tst	r3, #64	; 0x40
   46fb0:	beq	477fc <fputs@plt+0x36734>
   46fb4:	mov	r0, r5
   46fb8:	bl	16320 <fputs@plt+0x5258>
   46fbc:	ldrb	r3, [r5, #80]	; 0x50
   46fc0:	cmp	r3, #13
   46fc4:	movls	r2, #9856	; 0x2680
   46fc8:	movhi	r2, #1
   46fcc:	mvnls	r2, r2, lsr r3
   46fd0:	tst	r2, #1
   46fd4:	movne	r7, #0
   46fd8:	movne	r6, r7
   46fdc:	bne	47044 <fputs@plt+0x35f7c>
   46fe0:	ldrb	r2, [r5, #89]	; 0x59
   46fe4:	lsr	r6, r2, #5
   46fe8:	eor	r6, r6, #1
   46fec:	and	r6, r6, #1
   46ff0:	cmp	r3, #9
   46ff4:	orrne	r6, r6, #1
   46ff8:	cmp	r6, #0
   46ffc:	moveq	r7, #1
   47000:	beq	47044 <fputs@plt+0x35f7c>
   47004:	cmp	r3, #13
   47008:	cmpne	r3, #7
   4700c:	bne	47020 <fputs@plt+0x35f58>
   47010:	tst	r2, #16
   47014:	movne	r7, #1
   47018:	movne	r6, #2
   4701c:	bne	47044 <fputs@plt+0x35f7c>
   47020:	mov	r1, #516	; 0x204
   47024:	mov	r0, r4
   47028:	bl	44820 <fputs@plt+0x33758>
   4702c:	mov	r7, #1
   47030:	mov	r0, r4
   47034:	mov	r6, #0
   47038:	bl	1da70 <fputs@plt+0xc9a8>
   4703c:	strb	r7, [r4, #67]	; 0x43
   47040:	str	r6, [r5, #92]	; 0x5c
   47044:	ldr	r1, [r5, #80]	; 0x50
   47048:	cmp	r1, #0
   4704c:	bne	47058 <fputs@plt+0x35f90>
   47050:	mov	r0, r5
   47054:	bl	38018 <fputs@plt+0x26f50>
   47058:	ldr	r3, [r4, #316]	; 0x13c
   4705c:	cmp	r3, #0
   47060:	ble	47070 <fputs@plt+0x35fa8>
   47064:	ldr	r3, [r4, #340]	; 0x154
   47068:	cmp	r3, #0
   4706c:	beq	47774 <fputs@plt+0x366ac>
   47070:	ldrb	r3, [r4, #67]	; 0x43
   47074:	cmp	r3, #0
   47078:	beq	47774 <fputs@plt+0x366ac>
   4707c:	ldrb	r3, [r5, #89]	; 0x59
   47080:	ldr	r2, [r4, #160]	; 0xa0
   47084:	lsr	r3, r3, #5
   47088:	eor	r3, r3, #1
   4708c:	and	r3, r3, #1
   47090:	cmp	r2, r3
   47094:	bne	47774 <fputs@plt+0x366ac>
   47098:	ldr	r3, [r5, #80]	; 0x50
   4709c:	cmp	r3, #0
   470a0:	beq	470c0 <fputs@plt+0x35ff8>
   470a4:	ldrb	r3, [r5, #86]	; 0x56
   470a8:	eor	r7, r7, #1
   470ac:	cmp	r3, #3
   470b0:	movne	r7, #0
   470b4:	andeq	r7, r7, #1
   470b8:	cmp	r7, #0
   470bc:	beq	47760 <fputs@plt+0x36698>
   470c0:	mov	r1, #1
   470c4:	mov	r0, r5
   470c8:	bl	38018 <fputs@plt+0x26f50>
   470cc:	subs	r7, r0, #0
   470d0:	beq	47184 <fputs@plt+0x360bc>
   470d4:	ldrb	r3, [r5, #89]	; 0x59
   470d8:	tst	r3, #32
   470dc:	ldreq	sl, [pc, #1936]	; 47874 <fputs@plt+0x367ac>
   470e0:	beq	47360 <fputs@plt+0x36298>
   470e4:	mov	r0, #1
   470e8:	b	4743c <fputs@plt+0x36374>
   470ec:	mov	r0, r6
   470f0:	ldr	r6, [r0, #4]
   470f4:	cmp	r6, #0
   470f8:	bne	470ec <fputs@plt+0x36024>
   470fc:	bl	46ab0 <fputs@plt+0x359e8>
   47100:	str	r6, [r5, #176]	; 0xb0
   47104:	str	r6, [r5, #184]	; 0xb8
   47108:	b	46f38 <fputs@plt+0x35e70>
   4710c:	ldr	r3, [r6, #4]
   47110:	ldr	r7, [r6, #64]	; 0x40
   47114:	str	r3, [r5, #180]	; 0xb4
   47118:	add	r3, r6, #80	; 0x50
   4711c:	mla	r7, r8, r7, r3
   47120:	mov	fp, #0
   47124:	ldr	r2, [r6, #68]	; 0x44
   47128:	cmp	fp, r2
   4712c:	blt	47168 <fputs@plt+0x360a0>
   47130:	ldr	r1, [r6, #64]	; 0x40
   47134:	mov	r0, r3
   47138:	bl	23bd4 <fputs@plt+0x12b0c>
   4713c:	ldr	r0, [r6]
   47140:	mov	r3, r9
   47144:	add	r1, r6, #40	; 0x28
   47148:	mov	r2, sl
   4714c:	ldr	r0, [r0]
   47150:	bl	1d6fc <fputs@plt+0xc634>
   47154:	ldr	r3, [r6]
   47158:	mov	r1, r6
   4715c:	ldr	r0, [r3]
   47160:	bl	1d524 <fputs@plt+0xc45c>
   47164:	b	46f60 <fputs@plt+0x35e98>
   47168:	ldr	r1, [r7], #4
   4716c:	ldr	r0, [r6]
   47170:	str	r3, [sp, #8]
   47174:	add	fp, fp, #1
   47178:	bl	469b8 <fputs@plt+0x358f0>
   4717c:	ldr	r3, [sp, #8]
   47180:	b	47124 <fputs@plt+0x3605c>
   47184:	mov	r9, r7
   47188:	ldr	fp, [r4, #340]	; 0x154
   4718c:	str	r7, [r4, #340]	; 0x154
   47190:	ldr	r3, [r4, #316]	; 0x13c
   47194:	cmp	r3, r9
   47198:	movle	r8, r7
   4719c:	ble	471e4 <fputs@plt+0x3611c>
   471a0:	ldr	r3, [fp, r9, lsl #2]
   471a4:	ldr	sl, [r3, #8]
   471a8:	cmp	sl, #0
   471ac:	beq	472b8 <fputs@plt+0x361f0>
   471b0:	ldr	r3, [sl]
   471b4:	ldr	r3, [r3, #60]	; 0x3c
   471b8:	cmp	r3, #0
   471bc:	beq	472b8 <fputs@plt+0x361f0>
   471c0:	mov	r0, sl
   471c4:	blx	r3
   471c8:	add	r1, sl, #8
   471cc:	mov	r8, r0
   471d0:	mov	r0, r5
   471d4:	bl	201f0 <fputs@plt+0xf128>
   471d8:	cmp	r8, #0
   471dc:	add	r9, r9, #1
   471e0:	beq	47190 <fputs@plt+0x360c8>
   471e4:	ldr	r2, [pc, #1676]	; 47878 <fputs@plt+0x367b0>
   471e8:	str	fp, [r4, #340]	; 0x154
   471ec:	mov	r3, r7
   471f0:	mov	r9, r7
   471f4:	mov	sl, #1
   471f8:	mov	fp, #4
   471fc:	cmp	r8, #0
   47200:	bne	47868 <fputs@plt+0x367a0>
   47204:	ldr	r1, [r4, #20]
   47208:	cmp	r9, r1
   4720c:	blt	472c0 <fputs@plt+0x361f8>
   47210:	cmp	r3, #0
   47214:	beq	47224 <fputs@plt+0x3615c>
   47218:	ldr	r3, [r4, #200]	; 0xc8
   4721c:	cmp	r3, #0
   47220:	bne	4734c <fputs@plt+0x36284>
   47224:	ldr	r3, [r4, #16]
   47228:	ldr	r3, [r3, #4]
   4722c:	ldr	r3, [r3, #4]
   47230:	ldr	r3, [r3]
   47234:	ldrb	r2, [r3, #16]
   47238:	cmp	r2, #0
   4723c:	ldrne	fp, [pc, #1592]	; 4787c <fputs@plt+0x367b4>
   47240:	ldreq	fp, [r3, #176]	; 0xb0
   47244:	mov	r0, fp
   47248:	bl	1839c <fputs@plt+0x72d4>
   4724c:	cmp	r0, #0
   47250:	cmpne	r7, #1
   47254:	mov	sl, r0
   47258:	bgt	47478 <fputs@plt+0x363b0>
   4725c:	mov	r7, r8
   47260:	mov	r9, #0
   47264:	ldr	r3, [r4, #20]
   47268:	cmp	r3, r7
   4726c:	bgt	473f4 <fputs@plt+0x3632c>
   47270:	mov	r7, r8
   47274:	mov	r9, #0
   47278:	ldr	r3, [r4, #20]
   4727c:	cmp	r3, r7
   47280:	bgt	47444 <fputs@plt+0x3637c>
   47284:	mov	r1, #64	; 0x40
   47288:	mov	r0, r4
   4728c:	bl	1d92c <fputs@plt+0xc864>
   47290:	add	r3, r4, #448	; 0x1c0
   47294:	mov	r0, #0
   47298:	mov	r1, #0
   4729c:	strd	r0, [r3, #-8]
   472a0:	strd	r0, [r3]
   472a4:	ldr	r3, [r4, #24]
   472a8:	bic	r3, r3, #16777216	; 0x1000000
   472ac:	bic	r3, r3, #2
   472b0:	str	r3, [r4, #24]
   472b4:	b	47378 <fputs@plt+0x362b0>
   472b8:	mov	r8, r7
   472bc:	b	471d8 <fputs@plt+0x36110>
   472c0:	ldr	r1, [r4, #16]
   472c4:	add	r1, r1, r9, lsl #4
   472c8:	ldr	r0, [r1, #4]
   472cc:	cmp	r0, #0
   472d0:	beq	4733c <fputs@plt+0x36274>
   472d4:	ldrb	ip, [r0, #8]
   472d8:	cmp	ip, #2
   472dc:	bne	4733c <fputs@plt+0x36274>
   472e0:	ldm	r0, {r0, r3}
   472e4:	str	r0, [r3, #4]
   472e8:	ldr	r0, [r3]
   472ec:	ldrb	r3, [r1, #8]
   472f0:	cmp	r3, #1
   472f4:	beq	4730c <fputs@plt+0x36244>
   472f8:	ldrb	r3, [r0, #5]
   472fc:	add	r3, r2, r3
   47300:	ldrb	r3, [r3, #3717]	; 0xe85
   47304:	cmp	r3, #0
   47308:	addne	r7, r7, #1
   4730c:	ldr	r8, [r0, #44]	; 0x2c
   47310:	cmp	r8, #0
   47314:	bne	47344 <fputs@plt+0x3627c>
   47318:	ldr	r3, [r0, #216]	; 0xd8
   4731c:	cmp	r3, #0
   47320:	bne	47344 <fputs@plt+0x3627c>
   47324:	mov	r1, fp
   47328:	str	r2, [sp, #8]
   4732c:	bl	228c0 <fputs@plt+0x117f8>
   47330:	ldr	r2, [sp, #8]
   47334:	mov	r3, sl
   47338:	mov	r8, r0
   4733c:	add	r9, r9, #1
   47340:	b	471fc <fputs@plt+0x36134>
   47344:	mov	r3, sl
   47348:	b	4733c <fputs@plt+0x36274>
   4734c:	ldr	r0, [r4, #196]	; 0xc4
   47350:	blx	r3
   47354:	cmp	r0, #0
   47358:	ldrne	sl, [pc, #1312]	; 47880 <fputs@plt+0x367b8>
   4735c:	beq	47224 <fputs@plt+0x3615c>
   47360:	str	sl, [r5, #80]	; 0x50
   47364:	mov	r1, #0
   47368:	mov	r0, r4
   4736c:	bl	44820 <fputs@plt+0x33758>
   47370:	mov	r3, #0
   47374:	str	r3, [r5, #92]	; 0x5c
   47378:	mov	r3, #0
   4737c:	cmp	r6, r3
   47380:	str	r3, [r4, #436]	; 0x1b4
   47384:	beq	477bc <fputs@plt+0x366f4>
   47388:	mov	r1, r6
   4738c:	mov	r0, r5
   47390:	bl	3f458 <fputs@plt+0x2e390>
   47394:	cmp	r0, #0
   47398:	beq	477bc <fputs@plt+0x366f4>
   4739c:	ldr	r3, [r5, #80]	; 0x50
   473a0:	cmp	r3, #0
   473a4:	beq	473b4 <fputs@plt+0x362ec>
   473a8:	uxtb	r3, r3
   473ac:	cmp	r3, #19
   473b0:	bne	473cc <fputs@plt+0x36304>
   473b4:	str	r0, [r5, #80]	; 0x50
   473b8:	ldr	r1, [r5, #44]	; 0x2c
   473bc:	mov	r0, r4
   473c0:	bl	1d524 <fputs@plt+0xc45c>
   473c4:	mov	r3, #0
   473c8:	str	r3, [r5, #44]	; 0x2c
   473cc:	mov	r1, #516	; 0x204
   473d0:	mov	r0, r4
   473d4:	bl	44820 <fputs@plt+0x33758>
   473d8:	mov	r0, r4
   473dc:	bl	1da70 <fputs@plt+0xc9a8>
   473e0:	mov	r3, #1
   473e4:	strb	r3, [r4, #67]	; 0x43
   473e8:	mov	r3, #0
   473ec:	str	r3, [r5, #92]	; 0x5c
   473f0:	b	477bc <fputs@plt+0x366f4>
   473f4:	ldr	r3, [r4, #16]
   473f8:	add	r3, r3, r7, lsl #4
   473fc:	ldr	r0, [r3, #4]
   47400:	cmp	r0, #0
   47404:	moveq	sl, r8
   47408:	beq	47418 <fputs@plt+0x36350>
   4740c:	mov	r1, r9
   47410:	bl	452a4 <fputs@plt+0x341dc>
   47414:	mov	sl, r0
   47418:	cmp	sl, #0
   4741c:	add	r7, r7, #1
   47420:	beq	47264 <fputs@plt+0x3619c>
   47424:	cmp	sl, #5
   47428:	bne	47360 <fputs@plt+0x36298>
   4742c:	ldrb	r3, [r5, #89]	; 0x59
   47430:	tst	r3, #32
   47434:	beq	47758 <fputs@plt+0x36690>
   47438:	mov	r0, #5
   4743c:	add	sp, sp, #36	; 0x24
   47440:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   47444:	ldr	r3, [r4, #16]
   47448:	add	r3, r3, r7, lsl #4
   4744c:	ldr	r0, [r3, #4]
   47450:	cmp	r0, #0
   47454:	moveq	sl, r8
   47458:	beq	47468 <fputs@plt+0x363a0>
   4745c:	mov	r1, r9
   47460:	bl	3d258 <fputs@plt+0x2c190>
   47464:	mov	sl, r0
   47468:	cmp	sl, #0
   4746c:	add	r7, r7, #1
   47470:	beq	47278 <fputs@plt+0x361b0>
   47474:	b	47424 <fputs@plt+0x3635c>
   47478:	ldr	r3, [r4]
   4747c:	mov	r2, fp
   47480:	ldr	r1, [pc, #1020]	; 47884 <fputs@plt+0x367bc>
   47484:	mov	r0, r4
   47488:	str	r3, [sp, #12]
   4748c:	bl	3808c <fputs@plt+0x26fc4>
   47490:	subs	r7, r0, #0
   47494:	addne	fp, r7, sl
   47498:	bne	474bc <fputs@plt+0x363f4>
   4749c:	mov	sl, #7
   474a0:	b	47360 <fputs@plt+0x36298>
   474a4:	cmp	r8, #1
   474a8:	bne	474bc <fputs@plt+0x363f4>
   474ac:	mov	r2, r7
   474b0:	ldr	r1, [pc, #976]	; 47888 <fputs@plt+0x367c0>
   474b4:	mov	r0, #13
   474b8:	bl	2d7f8 <fputs@plt+0x1c730>
   474bc:	add	r1, sp, #28
   474c0:	mov	r0, #4
   474c4:	bl	3af2c <fputs@plt+0x29e64>
   474c8:	ldr	r3, [sp, #28]
   474cc:	mov	r1, fp
   474d0:	mov	r0, #13
   474d4:	uxtb	r2, r3
   474d8:	str	r2, [sp]
   474dc:	lsr	r3, r3, #8
   474e0:	ldr	r2, [pc, #932]	; 4788c <fputs@plt+0x367c4>
   474e4:	bl	2b038 <fputs@plt+0x19f70>
   474e8:	add	r3, sp, #24
   474ec:	mov	r2, #0
   474f0:	mov	r1, r7
   474f4:	ldr	r0, [sp, #12]
   474f8:	bl	13de4 <fputs@plt+0x2d1c>
   474fc:	add	r8, r8, #1
   47500:	subs	sl, r0, #0
   47504:	bne	475f0 <fputs@plt+0x36528>
   47508:	ldr	r2, [sp, #24]
   4750c:	cmp	r2, #0
   47510:	beq	4753c <fputs@plt+0x36474>
   47514:	cmp	r8, #100	; 0x64
   47518:	ble	474a4 <fputs@plt+0x363dc>
   4751c:	mov	r2, r7
   47520:	ldr	r1, [pc, #872]	; 47890 <fputs@plt+0x367c8>
   47524:	mov	r0, #13
   47528:	bl	2d7f8 <fputs@plt+0x1c730>
   4752c:	mov	r2, sl
   47530:	mov	r1, r7
   47534:	ldr	r0, [sp, #12]
   47538:	bl	13ddc <fputs@plt+0x2d14>
   4753c:	ldr	r3, [sp, #12]
   47540:	ldr	r0, [r3, #4]
   47544:	asr	r1, r0, #31
   47548:	bl	20638 <fputs@plt+0xf570>
   4754c:	subs	r3, r0, #0
   47550:	str	r3, [sp, #8]
   47554:	moveq	sl, #7
   47558:	beq	475f0 <fputs@plt+0x36528>
   4755c:	mov	r3, #0
   47560:	str	r3, [sp]
   47564:	ldr	r2, [sp, #8]
   47568:	ldr	r3, [pc, #804]	; 47894 <fputs@plt+0x367cc>
   4756c:	mov	r1, r7
   47570:	ldr	r0, [sp, #12]
   47574:	bl	13dc4 <fputs@plt+0x2cfc>
   47578:	subs	r3, r0, #0
   4757c:	str	r3, [sp, #16]
   47580:	bne	475e4 <fputs@plt+0x3651c>
   47584:	str	r3, [sp, #20]
   47588:	mov	r2, #0
   4758c:	mov	r3, #0
   47590:	mov	r8, r2
   47594:	mov	r9, r3
   47598:	ldr	r3, [r4, #20]
   4759c:	ldr	r2, [sp, #20]
   475a0:	cmp	r2, r3
   475a4:	blt	47600 <fputs@plt+0x36538>
   475a8:	ldr	r0, [sp, #8]
   475ac:	bl	13d94 <fputs@plt+0x2ccc>
   475b0:	ands	fp, r0, #1024	; 0x400
   475b4:	bne	475cc <fputs@plt+0x36504>
   475b8:	mov	r1, #2
   475bc:	ldr	r0, [sp, #8]
   475c0:	bl	13d64 <fputs@plt+0x2c9c>
   475c4:	subs	sl, r0, #0
   475c8:	bne	47694 <fputs@plt+0x365cc>
   475cc:	ldr	fp, [sp, #16]
   475d0:	ldr	r3, [r4, #20]
   475d4:	cmp	r3, fp
   475d8:	bgt	476b0 <fputs@plt+0x365e8>
   475dc:	ldr	sl, [sp, #16]
   475e0:	b	476e0 <fputs@plt+0x36618>
   475e4:	ldr	r0, [sp, #8]
   475e8:	bl	1a014 <fputs@plt+0x8f4c>
   475ec:	ldr	sl, [sp, #16]
   475f0:	mov	r1, r7
   475f4:	mov	r0, r4
   475f8:	bl	1d524 <fputs@plt+0xc45c>
   475fc:	b	47424 <fputs@plt+0x3635c>
   47600:	ldr	r2, [sp, #20]
   47604:	ldr	r3, [r4, #16]
   47608:	add	r3, r3, r2, lsl #4
   4760c:	ldr	r3, [r3, #4]
   47610:	cmp	r3, #0
   47614:	beq	47638 <fputs@plt+0x36570>
   47618:	ldrb	r2, [r3, #8]
   4761c:	cmp	r2, #2
   47620:	bne	47638 <fputs@plt+0x36570>
   47624:	ldr	r3, [r3, #4]
   47628:	ldr	r3, [r3]
   4762c:	ldr	fp, [r3, #180]	; 0xb4
   47630:	cmp	fp, #0
   47634:	bne	47648 <fputs@plt+0x36580>
   47638:	ldr	r3, [sp, #20]
   4763c:	add	r3, r3, #1
   47640:	str	r3, [sp, #20]
   47644:	b	47598 <fputs@plt+0x364d0>
   47648:	mov	r0, fp
   4764c:	bl	1839c <fputs@plt+0x72d4>
   47650:	mov	r3, r9
   47654:	mov	r2, r8
   47658:	mov	r1, fp
   4765c:	strd	r2, [sp]
   47660:	add	r2, r0, #1
   47664:	ldr	r0, [sp, #8]
   47668:	bl	13d4c <fputs@plt+0x2c84>
   4766c:	mov	sl, r0
   47670:	mov	r0, fp
   47674:	bl	1839c <fputs@plt+0x72d4>
   47678:	add	r0, r0, #1
   4767c:	adds	r2, r8, r0
   47680:	adc	r3, r9, r0, asr #31
   47684:	cmp	sl, #0
   47688:	mov	r8, r2
   4768c:	mov	r9, r3
   47690:	beq	47638 <fputs@plt+0x36570>
   47694:	ldr	r0, [sp, #8]
   47698:	bl	1a06c <fputs@plt+0x8fa4>
   4769c:	mov	r2, #0
   476a0:	mov	r1, r7
   476a4:	ldr	r0, [sp, #12]
   476a8:	bl	13ddc <fputs@plt+0x2d14>
   476ac:	b	475f0 <fputs@plt+0x36528>
   476b0:	ldr	r3, [r4, #16]
   476b4:	add	r3, r3, fp, lsl #4
   476b8:	ldr	r0, [r3, #4]
   476bc:	cmp	r0, #0
   476c0:	ldreq	sl, [sp, #16]
   476c4:	beq	476d4 <fputs@plt+0x3660c>
   476c8:	mov	r1, r7
   476cc:	bl	452a4 <fputs@plt+0x341dc>
   476d0:	mov	sl, r0
   476d4:	cmp	sl, #0
   476d8:	add	fp, fp, #1
   476dc:	beq	475d0 <fputs@plt+0x36508>
   476e0:	ldr	r0, [sp, #8]
   476e4:	bl	1a06c <fputs@plt+0x8fa4>
   476e8:	cmp	sl, #0
   476ec:	bne	475f0 <fputs@plt+0x36528>
   476f0:	mov	r2, #1
   476f4:	mov	r1, r7
   476f8:	ldr	r0, [sp, #12]
   476fc:	bl	13ddc <fputs@plt+0x2d14>
   47700:	mov	r1, r7
   47704:	mov	sl, r0
   47708:	mov	r0, r4
   4770c:	bl	1d524 <fputs@plt+0xc45c>
   47710:	cmp	sl, #0
   47714:	bne	47424 <fputs@plt+0x3635c>
   47718:	bl	13e4c <fputs@plt+0x2d84>
   4771c:	mov	r7, #1
   47720:	ldr	r2, [r4, #20]
   47724:	cmp	sl, r2
   47728:	blt	47734 <fputs@plt+0x3666c>
   4772c:	bl	13e64 <fputs@plt+0x2d9c>
   47730:	b	47284 <fputs@plt+0x361bc>
   47734:	ldr	r2, [r4, #16]
   47738:	add	r2, r2, sl, lsl #4
   4773c:	ldr	r0, [r2, #4]
   47740:	cmp	r0, #0
   47744:	beq	47750 <fputs@plt+0x36688>
   47748:	mov	r1, r7
   4774c:	bl	3d258 <fputs@plt+0x2c190>
   47750:	add	sl, sl, #1
   47754:	b	47720 <fputs@plt+0x36658>
   47758:	mov	sl, #5
   4775c:	b	47360 <fputs@plt+0x36298>
   47760:	mov	r1, r7
   47764:	mov	r0, r4
   47768:	bl	44820 <fputs@plt+0x33758>
   4776c:	str	r7, [r5, #92]	; 0x5c
   47770:	b	47378 <fputs@plt+0x362b0>
   47774:	cmp	r6, #0
   47778:	bne	47388 <fputs@plt+0x362c0>
   4777c:	ldr	r3, [r5, #80]	; 0x50
   47780:	cmp	r3, #0
   47784:	beq	47858 <fputs@plt+0x36790>
   47788:	ldrb	r3, [r5, #86]	; 0x56
   4778c:	cmp	r3, #3
   47790:	beq	47858 <fputs@plt+0x36790>
   47794:	cmp	r3, #2
   47798:	beq	47860 <fputs@plt+0x36798>
   4779c:	mov	r1, #516	; 0x204
   477a0:	mov	r0, r4
   477a4:	bl	44820 <fputs@plt+0x33758>
   477a8:	mov	r0, r4
   477ac:	bl	1da70 <fputs@plt+0xc9a8>
   477b0:	mov	r3, #1
   477b4:	strb	r3, [r4, #67]	; 0x43
   477b8:	str	r6, [r5, #92]	; 0x5c
   477bc:	ldrb	r3, [r5, #89]	; 0x59
   477c0:	tst	r3, #4
   477c4:	beq	477f0 <fputs@plt+0x36728>
   477c8:	cmp	r6, #2
   477cc:	moveq	r3, #0
   477d0:	ldrne	r2, [r5, #92]	; 0x5c
   477d4:	ldrne	r3, [r4, #88]	; 0x58
   477d8:	streq	r3, [r4, #84]	; 0x54
   477dc:	addne	r3, r3, r2
   477e0:	strne	r3, [r4, #88]	; 0x58
   477e4:	mov	r3, #0
   477e8:	strne	r2, [r4, #84]	; 0x54
   477ec:	str	r3, [r5, #92]	; 0x5c
   477f0:	ldr	r3, [r5, #76]	; 0x4c
   477f4:	cmp	r3, #0
   477f8:	blt	4782c <fputs@plt+0x36764>
   477fc:	ldrb	r2, [r5, #89]	; 0x59
   47800:	ldr	r3, [r4, #152]	; 0x98
   47804:	tst	r2, #32
   47808:	sub	r3, r3, #1
   4780c:	str	r3, [r4, #152]	; 0x98
   47810:	ldreq	r3, [r4, #160]	; 0xa0
   47814:	subeq	r3, r3, #1
   47818:	streq	r3, [r4, #160]	; 0xa0
   4781c:	tst	r2, #64	; 0x40
   47820:	ldrne	r3, [r4, #156]	; 0x9c
   47824:	subne	r3, r3, #1
   47828:	strne	r3, [r4, #156]	; 0x9c
   4782c:	ldr	r3, [pc, #100]	; 47898 <fputs@plt+0x367d0>
   47830:	str	r3, [r5, #40]	; 0x28
   47834:	ldrb	r3, [r4, #69]	; 0x45
   47838:	cmp	r3, #0
   4783c:	movne	r3, #7
   47840:	strne	r3, [r5, #80]	; 0x50
   47844:	ldr	r3, [r5, #80]	; 0x50
   47848:	cmp	r3, #5
   4784c:	beq	47438 <fputs@plt+0x36370>
   47850:	mov	r0, #0
   47854:	b	4743c <fputs@plt+0x36374>
   47858:	mov	r6, #1
   4785c:	b	47388 <fputs@plt+0x362c0>
   47860:	mov	r6, r3
   47864:	b	47388 <fputs@plt+0x362c0>
   47868:	mov	sl, r8
   4786c:	b	47424 <fputs@plt+0x3635c>
   47870:	ldcllt	13, cr0, [r2, #652]!	; 0x28c
   47874:	andeq	r0, r0, r3, lsl r3
   47878:			; <UNDEFINED> instruction: 0x00072ab8
   4787c:	andeq	r8, r7, r5, lsr #18
   47880:	andeq	r0, r0, r3, lsl r2
   47884:	andeq	r7, r7, r4, lsr #14
   47888:	andeq	r7, r7, r2, asr #14
   4788c:	andeq	r7, r7, r1, asr r7
   47890:	andeq	r7, r7, r4, lsr r7
   47894:	andeq	r4, r0, r6, lsl r0
   47898:	orrspl	r2, ip, r3, ror r9
   4789c:	push	{r4, r5, r6, lr}
   478a0:	mov	r4, r0
   478a4:	ldr	r5, [r0]
   478a8:	bl	46ef4 <fputs@plt+0x35e2c>
   478ac:	ldr	r3, [r4, #76]	; 0x4c
   478b0:	cmp	r3, #0
   478b4:	blt	47924 <fputs@plt+0x3685c>
   478b8:	mov	r0, r4
   478bc:	bl	27968 <fputs@plt+0x168a0>
   478c0:	ldr	r1, [r4, #44]	; 0x2c
   478c4:	mov	r0, r5
   478c8:	bl	1d524 <fputs@plt+0xc45c>
   478cc:	mov	r3, #0
   478d0:	str	r3, [r4, #44]	; 0x2c
   478d4:	ldrb	r3, [r4, #89]	; 0x59
   478d8:	tst	r3, #8
   478dc:	ldrbne	r3, [r4, #87]	; 0x57
   478e0:	orrne	r3, r3, #1
   478e4:	strbne	r3, [r4, #87]	; 0x57
   478e8:	ldr	r0, [r4]
   478ec:	ldr	r1, [r4, #44]	; 0x2c
   478f0:	bl	1d524 <fputs@plt+0xc45c>
   478f4:	mov	r3, #0
   478f8:	str	r3, [r4, #44]	; 0x2c
   478fc:	str	r3, [r4, #20]
   47900:	mov	r2, #0
   47904:	mov	r3, #0
   47908:	ldr	r0, [r4, #80]	; 0x50
   4790c:	strd	r2, [r4, #136]	; 0x88
   47910:	ldr	r3, [pc, #84]	; 4796c <fputs@plt+0x368a4>
   47914:	str	r3, [r4, #40]	; 0x28
   47918:	ldr	r3, [r5, #56]	; 0x38
   4791c:	and	r0, r0, r3
   47920:	pop	{r4, r5, r6, pc}
   47924:	ldr	r1, [r4, #80]	; 0x50
   47928:	cmp	r1, #0
   4792c:	beq	478e8 <fputs@plt+0x36820>
   47930:	ldrb	r3, [r4, #87]	; 0x57
   47934:	tst	r3, #1
   47938:	beq	478e8 <fputs@plt+0x36820>
   4793c:	ldr	r3, [r4, #44]	; 0x2c
   47940:	ldr	r2, [pc, #40]	; 47970 <fputs@plt+0x368a8>
   47944:	cmp	r3, #0
   47948:	moveq	r2, #0
   4794c:	mov	r0, r5
   47950:	bl	309d4 <fputs@plt+0x1f90c>
   47954:	ldr	r1, [r4, #44]	; 0x2c
   47958:	mov	r0, r5
   4795c:	bl	1d524 <fputs@plt+0xc45c>
   47960:	mov	r3, #0
   47964:	str	r3, [r4, #44]	; 0x2c
   47968:	b	478e8 <fputs@plt+0x36820>
   4796c:	ldrtcs	lr, [ip], r5, lsr #21
   47970:	andeq	r6, r7, r2, ror #10
   47974:	push	{r4, r5, r6, lr}
   47978:	mov	r5, r0
   4797c:	ldr	r4, [pc, #48]	; 479b4 <fputs@plt+0x368ec>
   47980:	ldr	r3, [r0, #40]	; 0x28
   47984:	ldr	r2, [pc, #44]	; 479b8 <fputs@plt+0x368f0>
   47988:	cmp	r3, r4
   4798c:	cmpne	r3, r2
   47990:	moveq	r4, #1
   47994:	movne	r4, #0
   47998:	bne	479a4 <fputs@plt+0x368dc>
   4799c:	bl	4789c <fputs@plt+0x367d4>
   479a0:	mov	r4, r0
   479a4:	mov	r0, r5
   479a8:	bl	2484c <fputs@plt+0x13784>
   479ac:	mov	r0, r4
   479b0:	pop	{r4, r5, r6, pc}
   479b4:	orrspl	r2, ip, r3, ror r9
   479b8:	ldcllt	13, cr0, [r2, #652]!	; 0x28c
   479bc:	push	{r4, r5, r6, lr}
   479c0:	subs	r4, r0, #0
   479c4:	beq	47a28 <fputs@plt+0x36960>
   479c8:	ldr	r5, [r4]
   479cc:	cmp	r5, #0
   479d0:	bne	479ec <fputs@plt+0x36924>
   479d4:	mov	r0, #21
   479d8:	ldr	r1, [pc, #80]	; 47a30 <fputs@plt+0x36968>
   479dc:	bl	2d7f8 <fputs@plt+0x1c730>
   479e0:	ldr	r0, [pc, #76]	; 47a34 <fputs@plt+0x3696c>
   479e4:	pop	{r4, r5, r6, lr}
   479e8:	b	2d88c <fputs@plt+0x1c7c4>
   479ec:	ldrd	r2, [r4, #128]	; 0x80
   479f0:	cmp	r2, #1
   479f4:	sbcs	r3, r3, #0
   479f8:	blt	47a08 <fputs@plt+0x36940>
   479fc:	mov	r1, r4
   47a00:	mov	r0, r5
   47a04:	bl	19eb8 <fputs@plt+0x8df0>
   47a08:	mov	r0, r4
   47a0c:	bl	47974 <fputs@plt+0x368ac>
   47a10:	mov	r1, r0
   47a14:	mov	r0, r5
   47a18:	bl	23eb0 <fputs@plt+0x12de8>
   47a1c:	mov	r4, r0
   47a20:	mov	r0, r5
   47a24:	bl	465e4 <fputs@plt+0x3551c>
   47a28:	mov	r0, r4
   47a2c:	pop	{r4, r5, r6, pc}
   47a30:	andeq	r6, r7, pc, lsl r7
   47a34:	andeq	r1, r1, r7, lsr #23
   47a38:	push	{r4, r5, r6, lr}
   47a3c:	subs	r4, r0, #0
   47a40:	beq	47a64 <fputs@plt+0x3699c>
   47a44:	ldr	r0, [r4, #20]
   47a48:	ldr	r6, [r4, #24]
   47a4c:	bl	479bc <fputs@plt+0x368f4>
   47a50:	mov	r5, r4
   47a54:	mov	r1, r5
   47a58:	mov	r4, r0
   47a5c:	mov	r0, r6
   47a60:	bl	1d524 <fputs@plt+0xc45c>
   47a64:	mov	r0, r4
   47a68:	pop	{r4, r5, r6, pc}
   47a6c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   47a70:	subs	r6, r0, #0
   47a74:	ldr	r9, [sp, #32]
   47a78:	bne	47a88 <fputs@plt+0x369c0>
   47a7c:	ldr	r0, [pc, #168]	; 47b2c <fputs@plt+0x36a64>
   47a80:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   47a84:	b	2d88c <fputs@plt+0x1c7c4>
   47a88:	mov	ip, r3
   47a8c:	ldr	r8, [r6, #24]
   47a90:	lsr	r7, ip, #31
   47a94:	orrs	r7, r7, r2, lsr #31
   47a98:	mov	r3, r1
   47a9c:	bne	47b24 <fputs@plt+0x36a5c>
   47aa0:	ldr	r0, [r6, #4]
   47aa4:	adds	r4, r2, ip
   47aa8:	asr	r5, r2, #31
   47aac:	adc	r5, r5, ip, asr #31
   47ab0:	asr	r1, r0, #31
   47ab4:	cmp	r0, r4
   47ab8:	sbcs	r1, r1, r5
   47abc:	blt	47b24 <fputs@plt+0x36a5c>
   47ac0:	ldr	r5, [r6, #20]
   47ac4:	cmp	r5, #0
   47ac8:	moveq	r4, #4
   47acc:	beq	47b08 <fputs@plt+0x36a40>
   47ad0:	ldr	r0, [r6, #16]
   47ad4:	ldr	r1, [r0]
   47ad8:	ldm	r1, {r1, lr}
   47adc:	str	r1, [lr, #4]
   47ae0:	ldr	r1, [r6, #8]
   47ae4:	add	r1, ip, r1
   47ae8:	blx	r9
   47aec:	cmp	r0, #4
   47af0:	mov	r4, r0
   47af4:	strne	r0, [r5, #80]	; 0x50
   47af8:	bne	47b08 <fputs@plt+0x36a40>
   47afc:	mov	r0, r5
   47b00:	bl	47974 <fputs@plt+0x368ac>
   47b04:	str	r7, [r6, #20]
   47b08:	mov	r1, r4
   47b0c:	mov	r0, r8
   47b10:	bl	23e7c <fputs@plt+0x12db4>
   47b14:	mov	r1, r4
   47b18:	mov	r0, r8
   47b1c:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   47b20:	b	23eb0 <fputs@plt+0x12de8>
   47b24:	mov	r4, #1
   47b28:	b	47b08 <fputs@plt+0x36a40>
   47b2c:	andeq	r3, r1, r7, asr #30
   47b30:	ldr	ip, [pc, #16]	; 47b48 <fputs@plt+0x36a80>
   47b34:	push	{r0, r1, r2, lr}
   47b38:	str	ip, [sp]
   47b3c:	bl	47a6c <fputs@plt+0x369a4>
   47b40:	add	sp, sp, #12
   47b44:	pop	{pc}		; (ldr pc, [sp], #4)
   47b48:	andeq	r3, r4, r4, ror sl
   47b4c:	ldr	ip, [pc, #16]	; 47b64 <fputs@plt+0x36a9c>
   47b50:	push	{r0, r1, r2, lr}
   47b54:	str	ip, [sp]
   47b58:	bl	47a6c <fputs@plt+0x369a4>
   47b5c:	add	sp, sp, #12
   47b60:	pop	{pc}		; (ldr pc, [sp], #4)
   47b64:			; <UNDEFINED> instruction: 0x00043db0
   47b68:	push	{r4, r5, r6, lr}
   47b6c:	subs	r4, r0, #0
   47b70:	popeq	{r4, r5, r6, pc}
   47b74:	ldrd	r2, [r4, #128]	; 0x80
   47b78:	ldr	r5, [r4]
   47b7c:	cmp	r2, #1
   47b80:	sbcs	r3, r3, #0
   47b84:	blt	47b94 <fputs@plt+0x36acc>
   47b88:	mov	r1, r4
   47b8c:	mov	r0, r5
   47b90:	bl	19eb8 <fputs@plt+0x8df0>
   47b94:	mov	r0, r4
   47b98:	bl	4789c <fputs@plt+0x367d4>
   47b9c:	ldr	r3, [pc, #72]	; 47bec <fputs@plt+0x36b24>
   47ba0:	mvn	r2, #0
   47ba4:	str	r3, [r4, #40]	; 0x28
   47ba8:	mov	r3, #0
   47bac:	str	r2, [r4, #76]	; 0x4c
   47bb0:	str	r3, [r4, #80]	; 0x50
   47bb4:	mov	r1, #2
   47bb8:	str	r3, [r4, #92]	; 0x5c
   47bbc:	strb	r2, [r4, #88]	; 0x58
   47bc0:	str	r3, [r4, #104]	; 0x68
   47bc4:	mov	r2, #0
   47bc8:	mov	r3, #0
   47bcc:	strb	r1, [r4, #86]	; 0x56
   47bd0:	mov	r1, #1
   47bd4:	str	r1, [r4, #72]	; 0x48
   47bd8:	strd	r2, [r4, #144]	; 0x90
   47bdc:	mov	r1, r0
   47be0:	mov	r0, r5
   47be4:	pop	{r4, r5, r6, lr}
   47be8:	b	23eb0 <fputs@plt+0x12de8>
   47bec:	ldcllt	13, cr0, [r2, #652]!	; 0x28c
   47bf0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   47bf4:	sub	sp, sp, #44	; 0x2c
   47bf8:	subs	r9, r1, #0
   47bfc:	mov	fp, r3
   47c00:	mov	r3, #0
   47c04:	mov	r4, r0
   47c08:	str	r2, [sp, #12]
   47c0c:	str	r3, [sp, #32]
   47c10:	str	r3, [sp, #28]
   47c14:	str	r3, [sp, #24]
   47c18:	str	r3, [sp, #36]	; 0x24
   47c1c:	moveq	r8, r9
   47c20:	moveq	r5, r9
   47c24:	beq	47c3c <fputs@plt+0x36b74>
   47c28:	ldr	r8, [r9]
   47c2c:	mov	r3, #0
   47c30:	lsl	r2, r8, #4
   47c34:	bl	1f9d8 <fputs@plt+0xe910>
   47c38:	mov	r5, r0
   47c3c:	ldr	r3, [sp, #12]
   47c40:	mov	r7, r5
   47c44:	mov	r6, #0
   47c48:	strh	r8, [r3]
   47c4c:	str	r5, [fp]
   47c50:	cmp	r8, r6
   47c54:	bgt	47d1c <fputs@plt+0x36c54>
   47c58:	add	r0, sp, #24
   47c5c:	bl	1a08c <fputs@plt+0x8fc4>
   47c60:	ldrb	r0, [r4, #69]	; 0x45
   47c64:	cmp	r0, #0
   47c68:	movne	r7, #0
   47c6c:	bne	47e0c <fputs@plt+0x36d44>
   47c70:	add	sp, sp, #44	; 0x2c
   47c74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   47c78:	ldr	r0, [r0, #16]
   47c7c:	b	47d4c <fputs@plt+0x36c84>
   47c80:	cmp	r3, #27
   47c84:	ldreq	r2, [r0, #8]
   47c88:	beq	47d90 <fputs@plt+0x36cc8>
   47c8c:	ldr	r2, [r1, #8]
   47c90:	b	47d90 <fputs@plt+0x36cc8>
   47c94:	mov	r0, sl
   47c98:	bl	1839c <fputs@plt+0x72d4>
   47c9c:	subs	r2, r0, #0
   47ca0:	subgt	r1, r2, #1
   47ca4:	bgt	47cec <fputs@plt+0x36c24>
   47ca8:	ldr	r1, [sp, #20]
   47cac:	mov	r3, sl
   47cb0:	add	r1, r1, #1
   47cb4:	str	r1, [sp, #20]
   47cb8:	str	r1, [sp]
   47cbc:	mov	r0, r4
   47cc0:	ldr	r1, [pc, #368]	; 47e38 <fputs@plt+0x36d70>
   47cc4:	bl	3808c <fputs@plt+0x26fc4>
   47cc8:	ldr	r2, [sp, #20]
   47ccc:	cmp	r2, #3
   47cd0:	mov	sl, r0
   47cd4:	bls	47da8 <fputs@plt+0x36ce0>
   47cd8:	add	r1, sp, #20
   47cdc:	mov	r0, #4
   47ce0:	bl	3af2c <fputs@plt+0x29e64>
   47ce4:	b	47da8 <fputs@plt+0x36ce0>
   47ce8:	sub	r1, r1, #1
   47cec:	cmp	r1, #0
   47cf0:	beq	47d0c <fputs@plt+0x36c44>
   47cf4:	ldrb	r0, [sl, r1]
   47cf8:	ldr	r3, [pc, #316]	; 47e3c <fputs@plt+0x36d74>
   47cfc:	add	r0, r3, r0
   47d00:	ldrb	r0, [r0, #320]	; 0x140
   47d04:	tst	r0, #4
   47d08:	bne	47ce8 <fputs@plt+0x36c20>
   47d0c:	ldrb	r0, [sl, r1]
   47d10:	cmp	r0, #58	; 0x3a
   47d14:	moveq	r2, r1
   47d18:	b	47ca8 <fputs@plt+0x36be0>
   47d1c:	ldrb	r3, [r4, #69]	; 0x45
   47d20:	cmp	r3, #0
   47d24:	bne	47c58 <fputs@plt+0x36b90>
   47d28:	mov	r3, #20
   47d2c:	ldr	r2, [r9, #4]
   47d30:	mul	r3, r3, r6
   47d34:	add	r1, r2, r3
   47d38:	ldr	r0, [r2, r3]
   47d3c:	bl	16584 <fputs@plt+0x54bc>
   47d40:	ldr	r2, [r1, #4]
   47d44:	cmp	r2, #0
   47d48:	bne	47d90 <fputs@plt+0x36cc8>
   47d4c:	ldrb	r3, [r0]
   47d50:	cmp	r3, #122	; 0x7a
   47d54:	beq	47c78 <fputs@plt+0x36bb0>
   47d58:	cmp	r3, #152	; 0x98
   47d5c:	bne	47c80 <fputs@plt+0x36bb8>
   47d60:	ldr	r2, [r0, #44]	; 0x2c
   47d64:	cmp	r2, #0
   47d68:	beq	47c8c <fputs@plt+0x36bc4>
   47d6c:	ldrsh	r3, [r0, #32]
   47d70:	cmp	r3, #0
   47d74:	bge	47d88 <fputs@plt+0x36cc0>
   47d78:	ldrsh	r3, [r2, #32]
   47d7c:	cmp	r3, #0
   47d80:	ldrlt	r2, [pc, #184]	; 47e40 <fputs@plt+0x36d78>
   47d84:	blt	47d90 <fputs@plt+0x36cc8>
   47d88:	ldr	r2, [r2, #4]
   47d8c:	ldr	r2, [r2, r3, lsl #4]
   47d90:	ldr	r1, [pc, #172]	; 47e44 <fputs@plt+0x36d7c>
   47d94:	mov	r0, r4
   47d98:	bl	3808c <fputs@plt+0x26fc4>
   47d9c:	mov	r2, #0
   47da0:	str	r2, [sp, #20]
   47da4:	mov	sl, r0
   47da8:	cmp	sl, #0
   47dac:	beq	47dc4 <fputs@plt+0x36cfc>
   47db0:	mov	r1, sl
   47db4:	add	r0, sp, #24
   47db8:	bl	14ef8 <fputs@plt+0x3e30>
   47dbc:	cmp	r0, #0
   47dc0:	bne	47c94 <fputs@plt+0x36bcc>
   47dc4:	cmp	sl, #0
   47dc8:	str	sl, [r7]
   47dcc:	beq	47df0 <fputs@plt+0x36d28>
   47dd0:	mov	r2, r7
   47dd4:	mov	r1, sl
   47dd8:	add	r0, sp, #24
   47ddc:	bl	1df64 <fputs@plt+0xce9c>
   47de0:	cmp	r7, r0
   47de4:	bne	47df0 <fputs@plt+0x36d28>
   47de8:	mov	r0, r4
   47dec:	bl	1a2d0 <fputs@plt+0x9208>
   47df0:	add	r6, r6, #1
   47df4:	add	r7, r7, #16
   47df8:	b	47c50 <fputs@plt+0x36b88>
   47dfc:	ldr	r1, [r5, r7, lsl #4]
   47e00:	mov	r0, r4
   47e04:	bl	1d524 <fputs@plt+0xc45c>
   47e08:	add	r7, r7, #1
   47e0c:	cmp	r6, r7
   47e10:	bne	47dfc <fputs@plt+0x36d34>
   47e14:	mov	r0, r4
   47e18:	mov	r1, r5
   47e1c:	bl	1d524 <fputs@plt+0xc45c>
   47e20:	ldr	r2, [sp, #12]
   47e24:	mov	r3, #0
   47e28:	str	r3, [fp]
   47e2c:	mov	r0, #7
   47e30:	strh	r3, [r2]
   47e34:	b	47c70 <fputs@plt+0x36ba8>
   47e38:	andeq	r7, r7, lr, asr r7
   47e3c:			; <UNDEFINED> instruction: 0x00072ab8
   47e40:	strdeq	r7, [r7], -pc	; <UNPREDICTABLE>
   47e44:	andeq	r6, r7, r2, ror #10
   47e48:	push	{r4, r5, r6, r7, r8, lr}
   47e4c:	mov	r7, r0
   47e50:	ldr	r5, [r0]
   47e54:	mov	r2, #0
   47e58:	mov	r8, r1
   47e5c:	ldr	r4, [r5, #24]
   47e60:	bic	r3, r4, #4
   47e64:	orr	r3, r3, #64	; 0x40
   47e68:	str	r3, [r5, #24]
   47e6c:	bl	1b6d8 <fputs@plt+0xa610>
   47e70:	ldr	r3, [r7, #68]	; 0x44
   47e74:	cmp	r3, #0
   47e78:	beq	47e8c <fputs@plt+0x36dc4>
   47e7c:	mov	r4, #0
   47e80:	mov	r0, r4
   47e84:	pop	{r4, r5, r6, r7, r8, pc}
   47e88:	mov	r8, r6
   47e8c:	ldr	r6, [r8, #48]	; 0x30
   47e90:	cmp	r6, #0
   47e94:	bne	47e88 <fputs@plt+0x36dc0>
   47e98:	str	r4, [r5, #24]
   47e9c:	mov	r2, #72	; 0x48
   47ea0:	mov	r3, #0
   47ea4:	mov	r0, r5
   47ea8:	bl	1f9d8 <fputs@plt+0xe910>
   47eac:	subs	r4, r0, #0
   47eb0:	beq	47e7c <fputs@plt+0x36db4>
   47eb4:	mov	r3, #1
   47eb8:	strh	r3, [r4, #36]	; 0x24
   47ebc:	mov	r3, #200	; 0xc8
   47ec0:	strh	r3, [r4, #38]	; 0x26
   47ec4:	add	r2, r4, #34	; 0x22
   47ec8:	add	r3, r4, #4
   47ecc:	ldr	r1, [r8]
   47ed0:	str	r6, [r4]
   47ed4:	ldr	r0, [r7]
   47ed8:	bl	47bf0 <fputs@plt+0x36b28>
   47edc:	mov	r2, r8
   47ee0:	mov	r1, r4
   47ee4:	mov	r0, r7
   47ee8:	bl	350d8 <fputs@plt+0x24010>
   47eec:	mvn	r3, #0
   47ef0:	strh	r3, [r4, #32]
   47ef4:	ldrb	r3, [r5, #69]	; 0x45
   47ef8:	cmp	r3, #0
   47efc:	beq	47e80 <fputs@plt+0x36db8>
   47f00:	mov	r1, r4
   47f04:	mov	r0, r5
   47f08:	bl	1e140 <fputs@plt+0xd078>
   47f0c:	mov	r4, r6
   47f10:	b	47e80 <fputs@plt+0x36db8>
   47f14:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
   47f18:	mov	r7, r0
   47f1c:	ldrb	r3, [r1, #42]	; 0x2a
   47f20:	mov	r6, r1
   47f24:	ldr	r5, [r0]
   47f28:	tst	r3, #16
   47f2c:	bne	47f44 <fputs@plt+0x36e7c>
   47f30:	ldrb	r4, [r6, #42]	; 0x2a
   47f34:	ands	r4, r4, #16
   47f38:	beq	47fdc <fputs@plt+0x36f14>
   47f3c:	mov	r4, #0
   47f40:	b	48040 <fputs@plt+0x36f78>
   47f44:	ldr	r1, [r1, #56]	; 0x38
   47f48:	mov	r0, r5
   47f4c:	bl	1bfe0 <fputs@plt+0xaf18>
   47f50:	subs	r4, r0, #0
   47f54:	bne	47f30 <fputs@plt+0x36e68>
   47f58:	ldr	r3, [r6, #52]	; 0x34
   47f5c:	add	r0, r5, #320	; 0x140
   47f60:	ldr	r1, [r3]
   47f64:	bl	14ef8 <fputs@plt+0x3e30>
   47f68:	subs	r2, r0, #0
   47f6c:	bne	47f88 <fputs@plt+0x36ec0>
   47f70:	ldr	r3, [r6, #52]	; 0x34
   47f74:	ldr	r1, [pc, #376]	; 480f4 <fputs@plt+0x3702c>
   47f78:	ldr	r2, [r3]
   47f7c:	mov	r0, r7
   47f80:	bl	30e04 <fputs@plt+0x1fd3c>
   47f84:	b	47fd4 <fputs@plt+0x36f0c>
   47f88:	ldr	r1, [r2]
   47f8c:	add	r3, sp, #16
   47f90:	mov	r0, r5
   47f94:	str	r4, [r3, #-4]!
   47f98:	str	r3, [sp]
   47f9c:	ldr	r3, [r1, #8]
   47fa0:	mov	r1, r6
   47fa4:	bl	38160 <fputs@plt+0x27098>
   47fa8:	subs	r4, r0, #0
   47fac:	beq	47fc0 <fputs@plt+0x36ef8>
   47fb0:	ldr	r2, [sp, #12]
   47fb4:	ldr	r1, [pc, #316]	; 480f8 <fputs@plt+0x37030>
   47fb8:	mov	r0, r7
   47fbc:	bl	30e04 <fputs@plt+0x1fd3c>
   47fc0:	ldr	r1, [sp, #12]
   47fc4:	mov	r0, r5
   47fc8:	bl	1d524 <fputs@plt+0xc45c>
   47fcc:	cmp	r4, #0
   47fd0:	beq	47f30 <fputs@plt+0x36e68>
   47fd4:	mov	r4, #1
   47fd8:	b	48040 <fputs@plt+0x36f78>
   47fdc:	ldrsh	r8, [r6, #34]	; 0x22
   47fe0:	cmp	r8, #0
   47fe4:	bgt	48040 <fputs@plt+0x36f78>
   47fe8:	ldrne	r2, [r6]
   47fec:	ldrne	r1, [pc, #264]	; 480fc <fputs@plt+0x37034>
   47ff0:	bne	47f7c <fputs@plt+0x36eb4>
   47ff4:	ldr	r4, [r6, #24]
   47ff8:	cmp	r4, #0
   47ffc:	beq	4804c <fputs@plt+0x36f84>
   48000:	ldr	r3, [r5, #256]	; 0x100
   48004:	mov	r1, r4
   48008:	add	r3, r3, #1
   4800c:	str	r3, [r5, #256]	; 0x100
   48010:	add	r2, r6, #34	; 0x22
   48014:	add	r3, r6, #4
   48018:	ldr	r0, [r7]
   4801c:	bl	47bf0 <fputs@plt+0x36b28>
   48020:	ldr	r3, [r5, #256]	; 0x100
   48024:	mov	r4, r8
   48028:	sub	r3, r3, #1
   4802c:	str	r3, [r5, #256]	; 0x100
   48030:	ldr	r2, [r6, #64]	; 0x40
   48034:	ldrh	r3, [r2, #78]	; 0x4e
   48038:	orr	r3, r3, #2
   4803c:	strh	r3, [r2, #78]	; 0x4e
   48040:	mov	r0, r4
   48044:	add	sp, sp, #16
   48048:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4804c:	mov	r2, r4
   48050:	ldr	r1, [r6, #12]
   48054:	mov	r0, r5
   48058:	bl	22420 <fputs@plt+0x11358>
   4805c:	subs	r8, r0, #0
   48060:	moveq	r4, #1
   48064:	beq	48030 <fputs@plt+0x36f68>
   48068:	ldr	r1, [r8, #28]
   4806c:	mov	r0, r7
   48070:	ldr	r9, [r7, #72]	; 0x48
   48074:	bl	16ecc <fputs@plt+0x5e04>
   48078:	mvn	r3, #0
   4807c:	strh	r3, [r6, #34]	; 0x22
   48080:	ldr	r3, [r5, #256]	; 0x100
   48084:	ldr	sl, [r5, #296]	; 0x128
   48088:	add	r3, r3, #1
   4808c:	str	r3, [r5, #256]	; 0x100
   48090:	str	r4, [r5, #296]	; 0x128
   48094:	mov	r1, r8
   48098:	mov	r0, r7
   4809c:	bl	47e48 <fputs@plt+0x36d80>
   480a0:	ldr	r3, [r5, #256]	; 0x100
   480a4:	str	sl, [r5, #296]	; 0x128
   480a8:	sub	r3, r3, #1
   480ac:	str	r3, [r5, #256]	; 0x100
   480b0:	str	r9, [r7, #72]	; 0x48
   480b4:	subs	r1, r0, #0
   480b8:	strheq	r1, [r6, #34]	; 0x22
   480bc:	moveq	r4, #1
   480c0:	beq	480e4 <fputs@plt+0x3701c>
   480c4:	ldrsh	r3, [r1, #34]	; 0x22
   480c8:	mov	r0, r5
   480cc:	strh	r3, [r6, #34]	; 0x22
   480d0:	ldr	r3, [r1, #4]
   480d4:	str	r3, [r6, #4]
   480d8:	strh	r4, [r1, #34]	; 0x22
   480dc:	str	r4, [r1, #4]
   480e0:	bl	1e140 <fputs@plt+0xd078>
   480e4:	mov	r1, r8
   480e8:	mov	r0, r5
   480ec:	bl	1e428 <fputs@plt+0xd360>
   480f0:	b	48030 <fputs@plt+0x36f68>
   480f4:	andeq	r7, r7, r6, ror #14
   480f8:	andeq	r6, r7, r2, ror #10
   480fc:	andeq	r7, r7, r9, ror r7
   48100:	push	{r4, r5, r6, lr}
   48104:	mov	r5, r0
   48108:	ldr	r0, [r2]
   4810c:	bl	25248 <fputs@plt+0x14180>
   48110:	cmp	r0, #1
   48114:	movge	r4, r0
   48118:	movlt	r4, #1
   4811c:	mov	r2, r4
   48120:	asr	r3, r4, #31
   48124:	mov	r0, r5
   48128:	bl	27428 <fputs@plt+0x16360>
   4812c:	subs	r6, r0, #0
   48130:	popeq	{r4, r5, r6, pc}
   48134:	mov	r1, r6
   48138:	mov	r0, r4
   4813c:	bl	3af2c <fputs@plt+0x29e64>
   48140:	mov	r2, r4
   48144:	mov	r1, r6
   48148:	mov	r0, r5
   4814c:	ldr	r3, [pc, #4]	; 48158 <fputs@plt+0x37090>
   48150:	pop	{r4, r5, r6, lr}
   48154:	b	274b4 <fputs@plt+0x163ec>
   48158:	andeq	sl, r1, r4, lsl r0
   4815c:	push	{r0, r1, r4, lr}
   48160:	mov	r4, r0
   48164:	mov	r1, sp
   48168:	mov	r0, #8
   4816c:	bl	3af2c <fputs@plt+0x29e64>
   48170:	ldrd	r2, [sp]
   48174:	cmp	r2, #0
   48178:	sbcs	r1, r3, #0
   4817c:	bge	48190 <fputs@plt+0x370c8>
   48180:	rsbs	r2, r2, #0
   48184:	bic	r3, r3, #-2147483648	; 0x80000000
   48188:	rsc	r3, r3, #0
   4818c:	strd	r2, [sp]
   48190:	ldrd	r2, [sp]
   48194:	mov	r0, r4
   48198:	bl	252f4 <fputs@plt+0x1422c>
   4819c:	add	sp, sp, #8
   481a0:	pop	{r4, pc}
   481a4:	push	{r4, r5, r6, lr}
   481a8:	mov	r6, r0
   481ac:	bl	26130 <fputs@plt+0x15068>
   481b0:	subs	r5, r0, #0
   481b4:	bne	481fc <fputs@plt+0x37134>
   481b8:	ldr	r4, [pc, #88]	; 48218 <fputs@plt+0x37150>
   481bc:	mov	r2, r5
   481c0:	ldr	r3, [r4, #340]	; 0x154
   481c4:	ldr	r0, [r4, #344]	; 0x158
   481c8:	cmp	r2, r3
   481cc:	bne	48204 <fputs@plt+0x3713c>
   481d0:	add	r2, r2, #1
   481d4:	mov	r3, #0
   481d8:	lsl	r2, r2, #2
   481dc:	bl	267cc <fputs@plt+0x15704>
   481e0:	cmp	r0, #0
   481e4:	moveq	r5, #7
   481e8:	ldrne	r3, [r4, #340]	; 0x154
   481ec:	strne	r0, [r4, #344]	; 0x158
   481f0:	strne	r6, [r0, r3, lsl #2]
   481f4:	addne	r3, r3, #1
   481f8:	strne	r3, [r4, #340]	; 0x154
   481fc:	mov	r0, r5
   48200:	pop	{r4, r5, r6, pc}
   48204:	ldr	r1, [r0, r2, lsl #2]
   48208:	cmp	r1, r6
   4820c:	beq	481fc <fputs@plt+0x37134>
   48210:	add	r2, r2, #1
   48214:	b	481c8 <fputs@plt+0x37100>
   48218:	andeq	r1, r9, r0, lsr #15
   4821c:	push	{r4, r5, r6, lr}
   48220:	bl	26130 <fputs@plt+0x15068>
   48224:	subs	r5, r0, #0
   48228:	popne	{r4, r5, r6, pc}
   4822c:	ldr	r4, [pc, #16]	; 48244 <fputs@plt+0x3717c>
   48230:	ldr	r0, [r4, #344]	; 0x158
   48234:	bl	1a014 <fputs@plt+0x8f4c>
   48238:	str	r5, [r4, #344]	; 0x158
   4823c:	str	r5, [r4, #340]	; 0x154
   48240:	pop	{r4, r5, r6, pc}
   48244:	andeq	r1, r9, r0, lsr #15
   48248:	push	{r4, r5, r6, lr}
   4824c:	ldr	r4, [pc, #152]	; 482ec <fputs@plt+0x37224>
   48250:	ldr	r3, [r4, #228]	; 0xe4
   48254:	cmp	r3, #0
   48258:	beq	48268 <fputs@plt+0x371a0>
   4825c:	bl	4821c <fputs@plt+0x37154>
   48260:	mov	r3, #0
   48264:	str	r3, [r4, #228]	; 0xe4
   48268:	ldr	r3, [r4, #244]	; 0xf4
   4826c:	cmp	r3, #0
   48270:	beq	48290 <fputs@plt+0x371c8>
   48274:	ldr	r3, [r4, #120]	; 0x78
   48278:	cmp	r3, #0
   4827c:	beq	48288 <fputs@plt+0x371c0>
   48280:	ldr	r0, [r4, #112]	; 0x70
   48284:	blx	r3
   48288:	mov	r3, #0
   4828c:	str	r3, [r4, #244]	; 0xf4
   48290:	ldr	r3, [r4, #240]	; 0xf0
   48294:	cmp	r3, #0
   48298:	beq	482d4 <fputs@plt+0x3720c>
   4829c:	ldr	r3, [r4, #64]	; 0x40
   482a0:	cmp	r3, #0
   482a4:	beq	482b0 <fputs@plt+0x371e8>
   482a8:	ldr	r0, [r4, #68]	; 0x44
   482ac:	blx	r3
   482b0:	ldr	r5, [pc, #56]	; 482f0 <fputs@plt+0x37228>
   482b4:	mov	r2, #32
   482b8:	mov	r1, #0
   482bc:	add	r0, r5, #216	; 0xd8
   482c0:	bl	10eac <memset@plt>
   482c4:	mov	r3, #0
   482c8:	str	r3, [r4, #240]	; 0xf0
   482cc:	str	r3, [r5, #624]	; 0x270
   482d0:	str	r3, [r5, #616]	; 0x268
   482d4:	ldr	r3, [r4, #236]	; 0xec
   482d8:	mov	r0, #0
   482dc:	cmp	r3, #0
   482e0:	movne	r3, #0
   482e4:	strne	r3, [r4, #236]	; 0xec
   482e8:	pop	{r4, r5, r6, pc}
   482ec:	andeq	fp, r8, r0, lsr #2
   482f0:	andeq	r1, r9, r0, lsr #15
   482f4:	push	{r4, r5, r6, lr}
   482f8:	mov	r6, r0
   482fc:	bl	26130 <fputs@plt+0x15068>
   48300:	subs	r4, r0, #0
   48304:	bne	4834c <fputs@plt+0x37284>
   48308:	bl	1fa00 <fputs@plt+0xe938>
   4830c:	mov	r3, r4
   48310:	mov	r2, #2
   48314:	mov	r1, r6
   48318:	mov	r5, r0
   4831c:	bl	27940 <fputs@plt+0x16878>
   48320:	mov	r1, #1
   48324:	mov	r0, r5
   48328:	bl	2b288 <fputs@plt+0x1a1c0>
   4832c:	cmp	r0, #0
   48330:	moveq	r4, #7
   48334:	beq	48340 <fputs@plt+0x37278>
   48338:	bl	25b74 <fputs@plt+0x14aac>
   4833c:	mov	r4, r0
   48340:	mov	r0, r5
   48344:	bl	23cfc <fputs@plt+0x12c34>
   48348:	uxtb	r4, r4
   4834c:	mov	r0, r4
   48350:	pop	{r4, r5, r6, pc}
   48354:	ldr	r0, [r0, #12]
   48358:	bx	lr
   4835c:	push	{r4, r5, r6, lr}
   48360:	mov	r5, r0
   48364:	bl	15ba4 <fputs@plt+0x4adc>
   48368:	ldr	r6, [pc, #72]	; 483b8 <fputs@plt+0x372f0>
   4836c:	mov	r4, #0
   48370:	ldr	r3, [r5, #20]
   48374:	cmp	r4, r3
   48378:	blt	48384 <fputs@plt+0x372bc>
   4837c:	mov	r0, #0
   48380:	pop	{r4, r5, r6, pc}
   48384:	ldr	r3, [r5, #16]
   48388:	add	r3, r3, r4, lsl #4
   4838c:	ldr	r3, [r3, #4]
   48390:	cmp	r3, #0
   48394:	beq	483b0 <fputs@plt+0x372e8>
   48398:	ldr	r3, [r3, #4]
   4839c:	ldr	r3, [r3]
   483a0:	ldr	r3, [r3, #212]	; 0xd4
   483a4:	ldr	r0, [r3, #44]	; 0x2c
   483a8:	ldr	r3, [r6, #156]	; 0x9c
   483ac:	blx	r3
   483b0:	add	r4, r4, #1
   483b4:	b	48370 <fputs@plt+0x372a8>
   483b8:	andeq	fp, r8, r0, lsr #2
   483bc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   483c0:	mov	r8, r0
   483c4:	bl	15ba4 <fputs@plt+0x4adc>
   483c8:	mov	r6, #0
   483cc:	mov	r7, r6
   483d0:	mov	r9, #1
   483d4:	ldr	r3, [r8, #20]
   483d8:	cmp	r3, r7
   483dc:	movle	r4, #0
   483e0:	ble	48414 <fputs@plt+0x3734c>
   483e4:	ldr	r3, [r8, #16]
   483e8:	add	r3, r3, r7, lsl #4
   483ec:	ldr	r4, [r3, #4]
   483f0:	cmp	r4, #0
   483f4:	beq	48408 <fputs@plt+0x37340>
   483f8:	ldrb	r3, [r4, #8]
   483fc:	cmp	r3, #2
   48400:	beq	48458 <fputs@plt+0x37390>
   48404:	mov	r4, #0
   48408:	cmp	r4, #0
   4840c:	add	r7, r7, #1
   48410:	beq	483d4 <fputs@plt+0x3730c>
   48414:	eor	r6, r6, #1
   48418:	cmp	r4, #0
   4841c:	orrne	r6, r6, #1
   48420:	cmp	r6, #0
   48424:	moveq	r4, #5
   48428:	mov	r0, r4
   4842c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   48430:	ldrsh	r3, [r1, #26]
   48434:	ldr	sl, [r1, #12]
   48438:	cmp	r3, #0
   4843c:	movne	r4, #0
   48440:	bne	48450 <fputs@plt+0x37388>
   48444:	mov	r0, r5
   48448:	bl	44e64 <fputs@plt+0x33d9c>
   4844c:	mov	r4, r0
   48450:	mov	r1, sl
   48454:	b	48480 <fputs@plt+0x373b8>
   48458:	ldr	r3, [r4, #4]
   4845c:	ldr	r5, [r3]
   48460:	ldrb	r3, [r5, #16]
   48464:	ldr	r4, [r5, #44]	; 0x2c
   48468:	cmp	r3, #0
   4846c:	bne	48498 <fputs@plt+0x373d0>
   48470:	ldr	r3, [r5, #212]	; 0xd4
   48474:	ldr	r0, [r3]
   48478:	bl	1c76c <fputs@plt+0xb6a4>
   4847c:	mov	r1, r0
   48480:	cmp	r1, #0
   48484:	clz	r3, r4
   48488:	lsr	r3, r3, #5
   4848c:	moveq	r3, #0
   48490:	cmp	r3, #0
   48494:	bne	48430 <fputs@plt+0x37368>
   48498:	cmp	r4, #5
   4849c:	bne	48408 <fputs@plt+0x37340>
   484a0:	mov	r6, r9
   484a4:	b	48404 <fputs@plt+0x3733c>
   484a8:	push	{r1, r2, r3}
   484ac:	push	{r0, r1, r4, r5, lr}
   484b0:	add	ip, sp, #24
   484b4:	ldr	r3, [sp, #20]
   484b8:	ldr	r2, [pc, #272]	; 485d0 <fputs@plt+0x37508>
   484bc:	mov	r4, r0
   484c0:	cmp	r3, r2
   484c4:	str	ip, [sp, #4]
   484c8:	beq	484f8 <fputs@plt+0x37430>
   484cc:	add	r2, r2, #1
   484d0:	cmp	r3, r2
   484d4:	beq	48530 <fputs@plt+0x37468>
   484d8:	add	r2, r2, #1
   484dc:	cmp	r3, r2
   484e0:	beq	485b0 <fputs@plt+0x374e8>
   484e4:	cmp	r3, #1004	; 0x3ec
   484e8:	movne	r0, #1
   484ec:	bne	48520 <fputs@plt+0x37458>
   484f0:	mov	r5, #2
   484f4:	b	48534 <fputs@plt+0x3746c>
   484f8:	add	r3, sp, #36	; 0x24
   484fc:	str	r3, [sp, #4]
   48500:	ldr	r3, [r0, #264]	; 0x108
   48504:	ldr	r1, [sp, #24]
   48508:	cmp	r3, #0
   4850c:	ldr	r2, [ip, #4]
   48510:	movne	r0, #5
   48514:	bne	48520 <fputs@plt+0x37458>
   48518:	ldr	r3, [ip, #8]
   4851c:	bl	20eb0 <fputs@plt+0xfde8>
   48520:	add	sp, sp, #8
   48524:	pop	{r4, r5, lr}
   48528:	add	sp, sp, #12
   4852c:	bx	lr
   48530:	mov	r5, #0
   48534:	ldr	r2, [sp, #4]
   48538:	mov	r3, r2
   4853c:	ldr	r1, [r2, #4]
   48540:	ldr	r0, [r3], #8
   48544:	cmp	r0, #0
   48548:	str	r3, [sp, #4]
   4854c:	ldr	r3, [r4, #24]
   48550:	ble	485b8 <fputs@plt+0x374f0>
   48554:	ldr	r2, [pc, #120]	; 485d4 <fputs@plt+0x3750c>
   48558:	add	r2, r2, r5, lsl #3
   4855c:	ldr	r2, [r2, #3728]	; 0xe90
   48560:	orr	r2, r2, r3
   48564:	str	r2, [r4, #24]
   48568:	ldr	r2, [r4, #24]
   4856c:	cmp	r3, r2
   48570:	beq	4857c <fputs@plt+0x374b4>
   48574:	mov	r0, r4
   48578:	bl	1639c <fputs@plt+0x52d4>
   4857c:	cmp	r1, #0
   48580:	moveq	r0, r1
   48584:	beq	48520 <fputs@plt+0x37458>
   48588:	ldr	r3, [pc, #68]	; 485d4 <fputs@plt+0x3750c>
   4858c:	ldr	r2, [r4, #24]
   48590:	add	r5, r3, r5, lsl #3
   48594:	mov	r0, #0
   48598:	ldr	r3, [r5, #3728]	; 0xe90
   4859c:	tst	r2, r3
   485a0:	movne	r3, #1
   485a4:	moveq	r3, #0
   485a8:	str	r3, [r1]
   485ac:	b	48520 <fputs@plt+0x37458>
   485b0:	mov	r5, #1
   485b4:	b	48534 <fputs@plt+0x3746c>
   485b8:	bne	48568 <fputs@plt+0x374a0>
   485bc:	ldr	r2, [pc, #16]	; 485d4 <fputs@plt+0x3750c>
   485c0:	add	r2, r2, r5, lsl #3
   485c4:	ldr	r2, [r2, #3728]	; 0xe90
   485c8:	bic	r2, r3, r2
   485cc:	b	48564 <fputs@plt+0x3749c>
   485d0:	andeq	r0, r0, r9, ror #7
   485d4:			; <UNDEFINED> instruction: 0x00072ab8
   485d8:	ldrd	r0, [r0, #32]
   485dc:	bx	lr
   485e0:	ldr	r0, [r0, #84]	; 0x54
   485e4:	bx	lr
   485e8:	ldr	r0, [r0, #88]	; 0x58
   485ec:	bx	lr
   485f0:	mov	r1, #0
   485f4:	b	46890 <fputs@plt+0x357c8>
   485f8:	mov	r1, #1
   485fc:	b	46890 <fputs@plt+0x357c8>
   48600:	mov	r3, r0
   48604:	str	r1, [r0, #380]	; 0x17c
   48608:	str	r2, [r0, #384]	; 0x180
   4860c:	mov	r0, #0
   48610:	str	r0, [r3, #388]	; 0x184
   48614:	str	r0, [r3, #428]	; 0x1ac
   48618:	bx	lr
   4861c:	cmp	r1, #0
   48620:	movle	r3, #0
   48624:	strgt	r2, [r0, #304]	; 0x130
   48628:	strgt	r1, [r0, #312]	; 0x138
   4862c:	strle	r3, [r0, #304]	; 0x130
   48630:	strle	r3, [r0, #312]	; 0x138
   48634:	str	r3, [r0, #308]	; 0x134
   48638:	bx	lr
   4863c:	cmp	r1, #0
   48640:	mov	r3, #0
   48644:	ldrgt	r2, [pc, #36]	; 48670 <fputs@plt+0x375a8>
   48648:	strgt	r0, [r0, #384]	; 0x180
   4864c:	strgt	r2, [r0, #380]	; 0x17c
   48650:	strgt	r3, [r0, #388]	; 0x184
   48654:	strgt	r1, [r0, #428]	; 0x1ac
   48658:	strle	r3, [r0, #380]	; 0x17c
   4865c:	strle	r3, [r0, #384]	; 0x180
   48660:	strle	r3, [r0, #388]	; 0x184
   48664:	strle	r3, [r0, #428]	; 0x1ac
   48668:	mov	r0, #0
   4866c:	bx	lr
   48670:	andeq	ip, r1, r0, lsr #7
   48674:	mov	r3, #1
   48678:	str	r3, [r0, #248]	; 0xf8
   4867c:	bx	lr
   48680:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   48684:	sub	sp, sp, #36	; 0x24
   48688:	mov	r9, r3
   4868c:	ldr	r5, [sp, #88]	; 0x58
   48690:	add	r6, sp, #72	; 0x48
   48694:	ldr	r3, [sp, #84]	; 0x54
   48698:	cmp	r5, #0
   4869c:	mov	r7, r0
   486a0:	mov	r8, r2
   486a4:	ldm	r6, {r6, sl, fp}
   486a8:	str	r3, [sp, #24]
   486ac:	beq	48740 <fputs@plt+0x37678>
   486b0:	mov	r2, #12
   486b4:	mov	r3, #0
   486b8:	str	r1, [sp, #28]
   486bc:	bl	1f9d8 <fputs@plt+0xe910>
   486c0:	ldr	r1, [sp, #28]
   486c4:	subs	r4, r0, #0
   486c8:	bne	486ec <fputs@plt+0x37624>
   486cc:	mov	r0, r6
   486d0:	blx	r5
   486d4:	mov	r8, #1
   486d8:	mov	r1, r8
   486dc:	mov	r0, r7
   486e0:	add	sp, sp, #36	; 0x24
   486e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   486e8:	b	23eb0 <fputs@plt+0x12de8>
   486ec:	stmib	r4, {r5, r6}
   486f0:	ldr	r3, [sp, #24]
   486f4:	mov	r2, r8
   486f8:	str	r3, [sp, #12]
   486fc:	str	r4, [sp, #16]
   48700:	stm	sp, {r6, sl, fp}
   48704:	mov	r3, r9
   48708:	mov	r0, r7
   4870c:	bl	30a68 <fputs@plt+0x1f9a0>
   48710:	cmp	r4, #0
   48714:	mov	r8, r0
   48718:	beq	486d8 <fputs@plt+0x37610>
   4871c:	ldr	r3, [r4]
   48720:	cmp	r3, #0
   48724:	bne	486d8 <fputs@plt+0x37610>
   48728:	mov	r0, r6
   4872c:	blx	r5
   48730:	mov	r1, r4
   48734:	mov	r0, r7
   48738:	bl	1d524 <fputs@plt+0xc45c>
   4873c:	b	486d8 <fputs@plt+0x37610>
   48740:	mov	r4, r5
   48744:	b	486f0 <fputs@plt+0x37628>
   48748:	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   4874c:	mov	ip, #0
   48750:	str	ip, [sp, #16]
   48754:	ldr	ip, [sp, #44]	; 0x2c
   48758:	str	ip, [sp, #12]
   4875c:	ldr	ip, [sp, #40]	; 0x28
   48760:	str	ip, [sp, #8]
   48764:	ldr	ip, [sp, #36]	; 0x24
   48768:	str	ip, [sp, #4]
   4876c:	ldr	ip, [sp, #32]
   48770:	str	ip, [sp]
   48774:	bl	48680 <fputs@plt+0x375b8>
   48778:	add	sp, sp, #28
   4877c:	pop	{pc}		; (ldr pc, [sp], #4)
   48780:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   48784:	sub	sp, sp, #28
   48788:	add	r8, sp, #64	; 0x40
   4878c:	mov	r6, r2
   48790:	mvn	r2, #0
   48794:	mov	r4, r0
   48798:	mov	r7, r3
   4879c:	ldm	r8, {r8, r9, sl, fp}
   487a0:	bl	27f50 <fputs@plt+0x16e88>
   487a4:	mov	r3, #0
   487a8:	mov	r2, r6
   487ac:	str	r3, [sp, #16]
   487b0:	stm	sp, {r8, r9, sl, fp}
   487b4:	mov	r3, r7
   487b8:	mov	r5, r0
   487bc:	mov	r1, r0
   487c0:	mov	r0, r4
   487c4:	bl	30a68 <fputs@plt+0x1f9a0>
   487c8:	mov	r1, r5
   487cc:	mov	r6, r0
   487d0:	mov	r0, r4
   487d4:	bl	1d524 <fputs@plt+0xc45c>
   487d8:	mov	r1, r6
   487dc:	mov	r0, r4
   487e0:	add	sp, sp, #28
   487e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   487e8:	b	23eb0 <fputs@plt+0x12de8>
   487ec:	push	{r4, r5, r6, r7, lr}
   487f0:	sub	sp, sp, #28
   487f4:	mov	r4, #0
   487f8:	str	r4, [sp]
   487fc:	mov	r3, #1
   48800:	mov	r6, r1
   48804:	mov	r5, r0
   48808:	mov	r7, r2
   4880c:	bl	1fb78 <fputs@plt+0xeab0>
   48810:	cmp	r0, #0
   48814:	movne	r1, r4
   48818:	bne	48848 <fputs@plt+0x37780>
   4881c:	ldr	r3, [pc, #52]	; 48858 <fputs@plt+0x37790>
   48820:	str	r0, [sp, #16]
   48824:	str	r0, [sp, #12]
   48828:	stm	sp, {r0, r3}
   4882c:	str	r0, [sp, #8]
   48830:	mov	r1, r6
   48834:	mov	r3, #1
   48838:	mov	r2, r7
   4883c:	mov	r0, r5
   48840:	bl	30a68 <fputs@plt+0x1f9a0>
   48844:	mov	r1, r0
   48848:	mov	r0, r5
   4884c:	add	sp, sp, #28
   48850:	pop	{r4, r5, r6, r7, lr}
   48854:	b	23eb0 <fputs@plt+0x12de8>
   48858:	strdeq	sl, [r3], -r0
   4885c:	mov	r3, r0
   48860:	ldr	r0, [r0, #184]	; 0xb8
   48864:	str	r1, [r3, #180]	; 0xb4
   48868:	str	r2, [r3, #184]	; 0xb8
   4886c:	bx	lr
   48870:	mov	r3, r0
   48874:	ldr	r0, [r0, #192]	; 0xc0
   48878:	str	r1, [r3, #188]	; 0xbc
   4887c:	str	r2, [r3, #192]	; 0xc0
   48880:	bx	lr
   48884:	mov	r3, r0
   48888:	ldr	r0, [r0, #196]	; 0xc4
   4888c:	str	r1, [r3, #200]	; 0xc8
   48890:	str	r2, [r3, #196]	; 0xc4
   48894:	bx	lr
   48898:	mov	r3, r0
   4889c:	ldr	r0, [r0, #212]	; 0xd4
   488a0:	str	r1, [r3, #216]	; 0xd8
   488a4:	str	r2, [r3, #212]	; 0xd4
   488a8:	bx	lr
   488ac:	mov	r3, r0
   488b0:	ldr	r0, [r0, #204]	; 0xcc
   488b4:	str	r1, [r3, #208]	; 0xd0
   488b8:	str	r2, [r3, #204]	; 0xcc
   488bc:	bx	lr
   488c0:	cmp	r1, #0
   488c4:	movle	r3, #0
   488c8:	ldrgt	r3, [pc, #20]	; 488e4 <fputs@plt+0x3781c>
   488cc:	strgt	r1, [r0, #224]	; 0xe0
   488d0:	strgt	r3, [r0, #220]	; 0xdc
   488d4:	strle	r3, [r0, #220]	; 0xdc
   488d8:	strle	r3, [r0, #224]	; 0xe0
   488dc:	mov	r0, #0
   488e0:	bx	lr
   488e4:	andeq	r8, r4, r4, asr r9
   488e8:	mov	r3, r0
   488ec:	ldr	r0, [r0, #224]	; 0xe0
   488f0:	str	r1, [r3, #220]	; 0xdc
   488f4:	str	r2, [r3, #224]	; 0xe0
   488f8:	bx	lr
   488fc:	push	{lr}		; (str lr, [sp, #-4]!)
   48900:	cmp	r3, #0
   48904:	ldr	ip, [sp, #4]
   48908:	mvnne	lr, #0
   4890c:	strne	lr, [r3]
   48910:	cmp	ip, #0
   48914:	mvnne	lr, #0
   48918:	strne	lr, [ip]
   4891c:	cmp	r2, #3
   48920:	bhi	48930 <fputs@plt+0x37868>
   48924:	str	ip, [sp, #4]
   48928:	pop	{lr}		; (ldr lr, [sp], #4)
   4892c:	b	46e5c <fputs@plt+0x35d94>
   48930:	mov	r0, #21
   48934:	pop	{pc}		; (ldr pc, [sp], #4)
   48938:	mov	r3, #0
   4893c:	push	{r0, r1, r2, lr}
   48940:	mov	r2, r3
   48944:	str	r3, [sp]
   48948:	bl	46e5c <fputs@plt+0x35d94>
   4894c:	add	sp, sp, #12
   48950:	pop	{pc}		; (ldr pc, [sp], #4)
   48954:	cmp	r0, r3
   48958:	bgt	48984 <fputs@plt+0x378bc>
   4895c:	push	{r4, r5, r6, lr}
   48960:	mov	r5, r2
   48964:	mov	r4, r1
   48968:	bl	13e4c <fputs@plt+0x2d84>
   4896c:	mov	r1, r5
   48970:	mov	r0, r4
   48974:	bl	48938 <fputs@plt+0x37870>
   48978:	bl	13e64 <fputs@plt+0x2d9c>
   4897c:	mov	r0, #0
   48980:	pop	{r4, r5, r6, pc}
   48984:	mov	r0, #0
   48988:	bx	lr
   4898c:	push	{r4, lr}
   48990:	subs	r4, r0, #0
   48994:	bne	489a0 <fputs@plt+0x378d8>
   48998:	ldr	r0, [pc, #64]	; 489e0 <fputs@plt+0x37918>
   4899c:	pop	{r4, pc}
   489a0:	bl	30378 <fputs@plt+0x1f2b0>
   489a4:	cmp	r0, #0
   489a8:	bne	489bc <fputs@plt+0x378f4>
   489ac:	ldr	r0, [pc, #48]	; 489e4 <fputs@plt+0x3791c>
   489b0:	bl	2d88c <fputs@plt+0x1c7c4>
   489b4:	pop	{r4, lr}
   489b8:	b	1c354 <fputs@plt+0xb28c>
   489bc:	ldrb	r3, [r4, #69]	; 0x45
   489c0:	cmp	r3, #0
   489c4:	bne	48998 <fputs@plt+0x378d0>
   489c8:	ldr	r0, [r4, #240]	; 0xf0
   489cc:	bl	2b2cc <fputs@plt+0x1a204>
   489d0:	cmp	r0, #0
   489d4:	popne	{r4, pc}
   489d8:	ldr	r0, [r4, #52]	; 0x34
   489dc:	b	489b4 <fputs@plt+0x378ec>
   489e0:	andeq	r6, r7, r8, ror sl
   489e4:	strheq	r1, [r2], -r8
   489e8:	push	{r4, r5, r6, lr}
   489ec:	mov	r4, r0
   489f0:	mov	r0, r1
   489f4:	mov	r6, r2
   489f8:	bl	47974 <fputs@plt+0x368ac>
   489fc:	subs	r5, r0, #0
   48a00:	beq	48a1c <fputs@plt+0x37954>
   48a04:	mov	r0, r4
   48a08:	bl	4898c <fputs@plt+0x378c4>
   48a0c:	mov	r1, r4
   48a10:	mov	r2, r0
   48a14:	mov	r0, r6
   48a18:	bl	20454 <fputs@plt+0xf38c>
   48a1c:	mov	r0, r5
   48a20:	pop	{r4, r5, r6, pc}
   48a24:	push	{r4, lr}
   48a28:	subs	r4, r0, #0
   48a2c:	bne	48a3c <fputs@plt+0x37974>
   48a30:	ldr	r2, [pc, #96]	; 48a98 <fputs@plt+0x379d0>
   48a34:	mov	r0, r2
   48a38:	pop	{r4, pc}
   48a3c:	bl	30378 <fputs@plt+0x1f2b0>
   48a40:	cmp	r0, #0
   48a44:	ldreq	r2, [pc, #80]	; 48a9c <fputs@plt+0x379d4>
   48a48:	beq	48a34 <fputs@plt+0x3796c>
   48a4c:	ldrb	r3, [r4, #69]	; 0x45
   48a50:	cmp	r3, #0
   48a54:	bne	48a30 <fputs@plt+0x37968>
   48a58:	ldr	r0, [r4, #240]	; 0xf0
   48a5c:	bl	2c8c8 <fputs@plt+0x1b800>
   48a60:	subs	r2, r0, #0
   48a64:	bne	48a8c <fputs@plt+0x379c4>
   48a68:	ldr	r1, [r4, #52]	; 0x34
   48a6c:	mov	r0, r1
   48a70:	bl	1c354 <fputs@plt+0xb28c>
   48a74:	mov	r2, r0
   48a78:	mov	r0, r4
   48a7c:	bl	309d4 <fputs@plt+0x1f90c>
   48a80:	ldr	r0, [r4, #240]	; 0xf0
   48a84:	bl	2c8c8 <fputs@plt+0x1b800>
   48a88:	mov	r2, r0
   48a8c:	mov	r0, r4
   48a90:	bl	1a308 <fputs@plt+0x9240>
   48a94:	b	48a34 <fputs@plt+0x3796c>
   48a98:	andeq	r3, r7, ip, asr r9
   48a9c:	andeq	r3, r7, r8, ror r9
   48aa0:	push	{r4, lr}
   48aa4:	subs	r4, r0, #0
   48aa8:	bne	48ab4 <fputs@plt+0x379ec>
   48aac:	mov	r0, #7
   48ab0:	pop	{r4, pc}
   48ab4:	bl	30378 <fputs@plt+0x1f2b0>
   48ab8:	cmp	r0, #0
   48abc:	bne	48acc <fputs@plt+0x37a04>
   48ac0:	ldr	r0, [pc, #32]	; 48ae8 <fputs@plt+0x37a20>
   48ac4:	pop	{r4, lr}
   48ac8:	b	2d88c <fputs@plt+0x1c7c4>
   48acc:	ldrb	r3, [r4, #69]	; 0x45
   48ad0:	cmp	r3, #0
   48ad4:	bne	48aac <fputs@plt+0x379e4>
   48ad8:	ldr	r0, [r4, #52]	; 0x34
   48adc:	ldr	r3, [r4, #56]	; 0x38
   48ae0:	and	r0, r0, r3
   48ae4:	pop	{r4, pc}
   48ae8:	strdeq	r1, [r2], -sp
   48aec:	push	{r4, lr}
   48af0:	subs	r4, r0, #0
   48af4:	bne	48b00 <fputs@plt+0x37a38>
   48af8:	mov	r0, #7
   48afc:	pop	{r4, pc}
   48b00:	bl	30378 <fputs@plt+0x1f2b0>
   48b04:	cmp	r0, #0
   48b08:	bne	48b18 <fputs@plt+0x37a50>
   48b0c:	ldr	r0, [pc, #24]	; 48b2c <fputs@plt+0x37a64>
   48b10:	pop	{r4, lr}
   48b14:	b	2d88c <fputs@plt+0x1c7c4>
   48b18:	ldrb	r3, [r4, #69]	; 0x45
   48b1c:	cmp	r3, #0
   48b20:	bne	48af8 <fputs@plt+0x37a30>
   48b24:	ldr	r0, [r4, #52]	; 0x34
   48b28:	pop	{r4, pc}
   48b2c:	andeq	r1, r2, r6, lsl #2
   48b30:	cmp	r0, #0
   48b34:	ldrne	r0, [r0, #60]	; 0x3c
   48b38:	bx	lr
   48b3c:	b	1c354 <fputs@plt+0xb28c>
   48b40:	cmp	r1, #11
   48b44:	bhi	48b78 <fputs@plt+0x37ab0>
   48b48:	lsl	r1, r1, #2
   48b4c:	add	r3, r0, r1
   48b50:	cmp	r2, #0
   48b54:	ldr	r0, [r3, #92]	; 0x5c
   48b58:	bxlt	lr
   48b5c:	ldr	ip, [pc, #28]	; 48b80 <fputs@plt+0x37ab8>
   48b60:	add	r1, ip, r1
   48b64:	ldr	r1, [r1, #3856]	; 0xf10
   48b68:	cmp	r1, r2
   48b6c:	strle	r1, [r3, #92]	; 0x5c
   48b70:	strgt	r2, [r3, #92]	; 0x5c
   48b74:	bx	lr
   48b78:	mvn	r0, #0
   48b7c:	bx	lr
   48b80:			; <UNDEFINED> instruction: 0x00072ab8
   48b84:	push	{r0, r1, r4, lr}
   48b88:	uxtb	r2, r2
   48b8c:	ldr	ip, [sp, #20]
   48b90:	mov	r4, r0
   48b94:	str	ip, [sp, #4]
   48b98:	ldr	ip, [sp, #16]
   48b9c:	str	ip, [sp]
   48ba0:	bl	30c9c <fputs@plt+0x1fbd4>
   48ba4:	mov	r1, r0
   48ba8:	mov	r0, r4
   48bac:	add	sp, sp, #8
   48bb0:	pop	{r4, lr}
   48bb4:	b	23eb0 <fputs@plt+0x12de8>
   48bb8:	push	{r0, r1, r2, lr}
   48bbc:	mov	ip, #0
   48bc0:	str	ip, [sp, #4]
   48bc4:	ldr	ip, [sp, #16]
   48bc8:	str	ip, [sp]
   48bcc:	bl	48b84 <fputs@plt+0x37abc>
   48bd0:	add	sp, sp, #12
   48bd4:	pop	{pc}		; (ldr pc, [sp], #4)
   48bd8:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   48bdc:	mov	r6, r2
   48be0:	mvn	r2, #0
   48be4:	mov	r4, r0
   48be8:	mov	r7, r3
   48bec:	ldr	r8, [sp, #32]
   48bf0:	bl	27f50 <fputs@plt+0x16e88>
   48bf4:	subs	r5, r0, #0
   48bf8:	moveq	r6, r5
   48bfc:	beq	48c30 <fputs@plt+0x37b68>
   48c00:	mov	r3, #0
   48c04:	str	r3, [sp, #4]
   48c08:	uxtb	r2, r6
   48c0c:	mov	r1, r5
   48c10:	str	r8, [sp]
   48c14:	mov	r3, r7
   48c18:	mov	r0, r4
   48c1c:	bl	30c9c <fputs@plt+0x1fbd4>
   48c20:	mov	r1, r5
   48c24:	mov	r6, r0
   48c28:	mov	r0, r4
   48c2c:	bl	1d524 <fputs@plt+0xc45c>
   48c30:	mov	r1, r6
   48c34:	mov	r0, r4
   48c38:	add	sp, sp, #8
   48c3c:	pop	{r4, r5, r6, r7, r8, lr}
   48c40:	b	23eb0 <fputs@plt+0x12de8>
   48c44:	mov	r3, r0
   48c48:	str	r2, [r0, #228]	; 0xe4
   48c4c:	mov	r0, #0
   48c50:	str	r0, [r3, #232]	; 0xe8
   48c54:	str	r1, [r3, #236]	; 0xec
   48c58:	bx	lr
   48c5c:	mov	r3, r0
   48c60:	mov	r0, #0
   48c64:	str	r0, [r3, #228]	; 0xe4
   48c68:	str	r2, [r3, #232]	; 0xe8
   48c6c:	str	r1, [r3, #236]	; 0xec
   48c70:	bx	lr
   48c74:	mov	r0, #0
   48c78:	bx	lr
   48c7c:	ldrb	r0, [r0, #67]	; 0x43
   48c80:	bx	lr
   48c84:	bx	lr
   48c88:	push	{r4, r5, r6, lr}
   48c8c:	mov	r5, r0
   48c90:	mov	r0, #0
   48c94:	bl	26454 <fputs@plt+0x1538c>
   48c98:	subs	r3, r0, #0
   48c9c:	beq	48cb8 <fputs@plt+0x37bf0>
   48ca0:	mov	r4, #1000	; 0x3e8
   48ca4:	mul	r1, r4, r5
   48ca8:	bl	13dec <fputs@plt+0x2d24>
   48cac:	mov	r1, r4
   48cb0:	bl	6fecc <fputs@plt+0x5ee04>
   48cb4:	pop	{r4, r5, r6, pc}
   48cb8:	mov	r0, r3
   48cbc:	pop	{r4, r5, r6, pc}
   48cc0:	cmp	r1, #0
   48cc4:	mvnne	r3, #0
   48cc8:	moveq	r3, #255	; 0xff
   48ccc:	str	r3, [r0, #56]	; 0x38
   48cd0:	mov	r0, #0
   48cd4:	bx	lr
   48cd8:	push	{r4, r5, r6, lr}
   48cdc:	mov	r4, r2
   48ce0:	mov	r5, r3
   48ce4:	bl	18338 <fputs@plt+0x7270>
   48ce8:	cmp	r0, #0
   48cec:	beq	48d58 <fputs@plt+0x37c90>
   48cf0:	ldm	r0, {r2, r3}
   48cf4:	cmp	r4, #7
   48cf8:	str	r2, [r3, #4]
   48cfc:	ldr	r3, [r3]
   48d00:	ldr	r0, [r3, #64]	; 0x40
   48d04:	streq	r0, [r5]
   48d08:	beq	48d34 <fputs@plt+0x37c6c>
   48d0c:	cmp	r4, #27
   48d10:	ldreq	r3, [r3]
   48d14:	beq	48d30 <fputs@plt+0x37c68>
   48d18:	cmp	r4, #28
   48d1c:	bne	48d3c <fputs@plt+0x37c74>
   48d20:	ldr	r2, [r3, #216]	; 0xd8
   48d24:	cmp	r2, #0
   48d28:	ldrne	r3, [r2, #8]
   48d2c:	ldreq	r3, [r3, #68]	; 0x44
   48d30:	str	r3, [r5]
   48d34:	mov	r0, #0
   48d38:	pop	{r4, r5, r6, pc}
   48d3c:	ldr	r3, [r0]
   48d40:	cmp	r3, #0
   48d44:	beq	48d60 <fputs@plt+0x37c98>
   48d48:	mov	r2, r5
   48d4c:	mov	r1, r4
   48d50:	pop	{r4, r5, r6, lr}
   48d54:	b	13d7c <fputs@plt+0x2cb4>
   48d58:	mov	r0, #1
   48d5c:	pop	{r4, r5, r6, pc}
   48d60:	mov	r0, #12
   48d64:	pop	{r4, r5, r6, pc}
   48d68:	push	{r0, r1, r2, r3}
   48d6c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   48d70:	sub	sp, sp, #20
   48d74:	add	r3, sp, #60	; 0x3c
   48d78:	str	r3, [sp, #8]
   48d7c:	ldr	r3, [sp, #56]	; 0x38
   48d80:	sub	r3, r3, #5
   48d84:	cmp	r3, #20
   48d88:	ldrls	pc, [pc, r3, lsl #2]
   48d8c:	b	48df4 <fputs@plt+0x37d2c>
   48d90:	andeq	r8, r4, r4, ror #27
   48d94:	strdeq	r8, [r4], -ip
   48d98:	andeq	r8, r4, ip, lsl #28
   48d9c:	andeq	r8, r4, ip, lsl lr
   48da0:	andeq	r9, r4, ip, lsr #32
   48da4:	andeq	r9, r4, ip, asr #32
   48da8:	andeq	r9, r4, r8, rrx
   48dac:	andeq	r9, r4, ip, lsl #1
   48db0:	muleq	r4, ip, r0
   48db4:	andeq	r9, r4, r8, lsr #1
   48db8:	andeq	r9, r4, ip, asr #1
   48dbc:	ldrdeq	r9, [r4], -ip
   48dc0:	andeq	r9, r4, r0, lsr #2
   48dc4:	andeq	r9, r4, r0, asr r1
   48dc8:	strdeq	r8, [r4], -r4
   48dcc:	andeq	r9, r4, r4, ror #2
   48dd0:	strdeq	r8, [r4], -r4
   48dd4:	strdeq	r9, [r4], -r8
   48dd8:	andeq	r9, r4, ip, lsl #3
   48ddc:	andeq	r9, r4, r8, ror r1
   48de0:	andeq	r9, r4, r0, lsr #3
   48de4:	ldr	r1, [pc, #1044]	; 49200 <fputs@plt+0x38138>
   48de8:	ldr	r2, [pc, #1044]	; 49204 <fputs@plt+0x3813c>
   48dec:	add	r0, r1, #272	; 0x110
   48df0:	bl	10f3c <memcpy@plt>
   48df4:	mov	r4, #0
   48df8:	b	48ea8 <fputs@plt+0x37de0>
   48dfc:	ldr	r1, [pc, #1028]	; 49208 <fputs@plt+0x38140>
   48e00:	ldr	r2, [pc, #1020]	; 49204 <fputs@plt+0x3813c>
   48e04:	sub	r0, r1, #272	; 0x110
   48e08:	b	48df0 <fputs@plt+0x37d28>
   48e0c:	mov	r1, #0
   48e10:	mov	r0, r1
   48e14:	bl	3af2c <fputs@plt+0x29e64>
   48e18:	b	48df4 <fputs@plt+0x37d2c>
   48e1c:	ldr	r2, [sp, #8]
   48e20:	mov	r3, r2
   48e24:	ldr	r4, [r2, #4]
   48e28:	ldr	r7, [r3], #8
   48e2c:	mov	r0, r7
   48e30:	str	r3, [sp, #8]
   48e34:	bl	20660 <fputs@plt+0xf598>
   48e38:	mov	r6, r0
   48e3c:	adds	r0, r7, #7
   48e40:	addmi	r0, r7, #14
   48e44:	asr	r0, r0, #3
   48e48:	add	r0, r0, #1
   48e4c:	asr	r1, r0, #31
   48e50:	bl	20638 <fputs@plt+0xf570>
   48e54:	mov	r1, #0
   48e58:	mov	r8, r0
   48e5c:	mov	r0, #512	; 0x200
   48e60:	bl	26768 <fputs@plt+0x156a0>
   48e64:	cmp	r8, #0
   48e68:	cmpne	r6, #0
   48e6c:	moveq	r5, #1
   48e70:	movne	r5, #0
   48e74:	cmp	r0, #0
   48e78:	orreq	r5, r5, #1
   48e7c:	cmp	r5, #0
   48e80:	mov	r9, r0
   48e84:	moveq	sl, #1
   48e88:	beq	48f60 <fputs@plt+0x37e98>
   48e8c:	mvn	r4, #0
   48e90:	mov	r0, r9
   48e94:	bl	1a014 <fputs@plt+0x8f4c>
   48e98:	mov	r0, r8
   48e9c:	bl	1a014 <fputs@plt+0x8f4c>
   48ea0:	mov	r0, r6
   48ea4:	bl	1a0d4 <fputs@plt+0x900c>
   48ea8:	mov	r0, r4
   48eac:	add	sp, sp, #20
   48eb0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   48eb4:	add	sp, sp, #16
   48eb8:	bx	lr
   48ebc:	cmp	fp, #5
   48ec0:	bhi	48fb8 <fputs@plt+0x37ef0>
   48ec4:	lsl	r1, sl, fp
   48ec8:	tst	r1, #38	; 0x26
   48ecc:	beq	48fb8 <fputs@plt+0x37ef0>
   48ed0:	add	r0, r2, #8
   48ed4:	ldr	ip, [r4, r0]
   48ed8:	sub	r1, ip, #1
   48edc:	str	r1, [sp, #12]
   48ee0:	add	r1, r4, r2
   48ee4:	ldr	r1, [r1, #12]
   48ee8:	add	r1, r1, ip
   48eec:	str	r1, [r4, r0]
   48ef0:	mov	r1, #4
   48ef4:	add	r2, r2, #4
   48ef8:	ldr	r0, [r4, r2]
   48efc:	sub	r0, r0, #1
   48f00:	str	r0, [r4, r2]
   48f04:	cmp	r0, #0
   48f08:	ldr	r0, [sp, #12]
   48f0c:	movgt	r1, #0
   48f10:	add	r5, r5, r1
   48f14:	bic	r0, r0, #-2147483648	; 0x80000000
   48f18:	mov	r1, r7
   48f1c:	bl	700ec <fputs@plt+0x5f024>
   48f20:	tst	fp, #1
   48f24:	str	r1, [sp, #12]
   48f28:	add	r1, r1, #1
   48f2c:	beq	48fd4 <fputs@plt+0x37f0c>
   48f30:	ldrb	r2, [r8, r1, asr #3]
   48f34:	and	r0, r1, #7
   48f38:	cmp	fp, #5
   48f3c:	orr	r2, r2, sl, lsl r0
   48f40:	strb	r2, [r8, r1, asr #3]
   48f44:	beq	48f60 <fputs@plt+0x37e98>
   48f48:	ldr	r1, [sp, #12]
   48f4c:	mov	r0, r6
   48f50:	add	r1, r1, #1
   48f54:	bl	20a0c <fputs@plt+0xf944>
   48f58:	cmp	r0, #0
   48f5c:	bne	48e8c <fputs@plt+0x37dc4>
   48f60:	ldr	fp, [r4, r5, lsl #2]
   48f64:	lsl	r2, r5, #2
   48f68:	cmp	fp, #0
   48f6c:	bne	48ebc <fputs@plt+0x37df4>
   48f70:	add	r1, r7, #1
   48f74:	mov	r0, r6
   48f78:	bl	15164 <fputs@plt+0x409c>
   48f7c:	mov	r1, fp
   48f80:	mov	r5, r0
   48f84:	mov	r0, r6
   48f88:	bl	15164 <fputs@plt+0x409c>
   48f8c:	mov	r3, #1
   48f90:	ldr	sl, [r6]
   48f94:	str	r3, [sp, #12]
   48f98:	mov	fp, r0
   48f9c:	ldr	r4, [sp, #12]
   48fa0:	cmp	r7, r4
   48fa4:	bge	48ffc <fputs@plt+0x37f34>
   48fa8:	add	r4, r5, fp
   48fac:	sub	r7, sl, r7
   48fb0:	add	r4, r4, r7
   48fb4:	b	48e90 <fputs@plt+0x37dc8>
   48fb8:	add	r1, sp, #12
   48fbc:	mov	r0, #4
   48fc0:	str	r2, [sp, #4]
   48fc4:	bl	3af2c <fputs@plt+0x29e64>
   48fc8:	mov	r1, #2
   48fcc:	ldr	r2, [sp, #4]
   48fd0:	b	48ef4 <fputs@plt+0x37e2c>
   48fd4:	ldrb	r3, [r8, r1, asr #3]
   48fd8:	and	r2, r1, #7
   48fdc:	mov	r0, r6
   48fe0:	bic	r3, r3, sl, lsl r2
   48fe4:	strb	r3, [r8, r1, asr #3]
   48fe8:	ldr	r1, [sp, #12]
   48fec:	mov	r2, r9
   48ff0:	add	r1, r1, #1
   48ff4:	bl	18998 <fputs@plt+0x78d0>
   48ff8:	b	48f60 <fputs@plt+0x37e98>
   48ffc:	mov	r1, r4
   49000:	mov	r0, r6
   49004:	bl	15164 <fputs@plt+0x409c>
   49008:	ldrb	r3, [r8, r4, asr #3]
   4900c:	and	r2, r4, #7
   49010:	asr	r3, r3, r2
   49014:	and	r3, r3, #1
   49018:	cmp	r0, r3
   4901c:	bne	48e90 <fputs@plt+0x37dc8>
   49020:	add	r4, r4, #1
   49024:	str	r4, [sp, #12]
   49028:	b	48f9c <fputs@plt+0x37ed4>
   4902c:	ldr	r3, [sp, #8]
   49030:	mov	r0, #0
   49034:	ldr	r2, [r3]
   49038:	ldr	r3, [pc, #460]	; 4920c <fputs@plt+0x38144>
   4903c:	str	r2, [r3, #264]	; 0x108
   49040:	bl	13f98 <fputs@plt+0x2ed0>
   49044:	mov	r4, r0
   49048:	b	48ea8 <fputs@plt+0x37de0>
   4904c:	ldr	r2, [sp, #8]
   49050:	ldr	r3, [pc, #440]	; 49210 <fputs@plt+0x38148>
   49054:	ldr	r1, [r2, #4]
   49058:	ldr	r2, [r2]
   4905c:	str	r1, [r3, #88]	; 0x58
   49060:	str	r2, [r3, #84]	; 0x54
   49064:	b	48df4 <fputs@plt+0x37d2c>
   49068:	ldr	r2, [sp, #8]
   4906c:	ldr	r3, [pc, #408]	; 4920c <fputs@plt+0x38144>
   49070:	add	r1, r2, #4
   49074:	ldr	r2, [r2]
   49078:	ldr	r4, [r3, #608]	; 0x260
   4907c:	cmp	r2, #0
   49080:	str	r1, [sp, #8]
   49084:	strne	r2, [r3, #608]	; 0x260
   49088:	b	48ea8 <fputs@plt+0x37de0>
   4908c:	mov	r3, #0
   49090:	str	r3, [sp, #12]
   49094:	ldr	r4, [sp, #12]
   49098:	b	48ea8 <fputs@plt+0x37de0>
   4909c:	ldr	r3, [sp, #8]
   490a0:	ldr	r4, [r3]
   490a4:	b	48ea8 <fputs@plt+0x37de0>
   490a8:	ldr	r2, [sp, #8]
   490ac:	ldr	r3, [r2]
   490b0:	ldr	r2, [r2, #4]
   490b4:	ldr	r0, [r3, #16]
   490b8:	mov	r3, #0
   490bc:	mov	r1, r3
   490c0:	ldr	r0, [r0, #4]
   490c4:	bl	2199c <fputs@plt+0x108d4>
   490c8:	b	48df4 <fputs@plt+0x37d2c>
   490cc:	ldr	r3, [sp, #8]
   490d0:	ldm	r3, {r2, r3}
   490d4:	strh	r3, [r2, #64]	; 0x40
   490d8:	b	48df4 <fputs@plt+0x37d2c>
   490dc:	ldr	r3, [sp, #8]
   490e0:	add	r2, r3, #4
   490e4:	ldr	r4, [r3]
   490e8:	str	r2, [sp, #8]
   490ec:	mov	r0, r4
   490f0:	bl	1839c <fputs@plt+0x72d4>
   490f4:	add	r2, sp, #16
   490f8:	mov	r3, #27
   490fc:	str	r3, [r2, #-4]!
   49100:	mov	r1, r0
   49104:	mov	r0, r4
   49108:	bl	17c60 <fputs@plt+0x6b98>
   4910c:	ldr	r3, [sp, #12]
   49110:	cmp	r3, #27
   49114:	movne	r4, #124	; 0x7c
   49118:	bne	48ea8 <fputs@plt+0x37de0>
   4911c:	b	48df4 <fputs@plt+0x37d2c>
   49120:	ldr	r3, [sp, #8]
   49124:	add	r2, r3, #12
   49128:	ldm	r3, {r0, r5}
   4912c:	str	r2, [sp, #8]
   49130:	ldr	r4, [r3, #8]
   49134:	cmp	r0, #0
   49138:	beq	49144 <fputs@plt+0x3807c>
   4913c:	bl	20e20 <fputs@plt+0xfd58>
   49140:	str	r0, [r5]
   49144:	mov	r0, r4
   49148:	bl	19f68 <fputs@plt+0x8ea0>
   4914c:	b	48df4 <fputs@plt+0x37d2c>
   49150:	ldr	r3, [sp, #8]
   49154:	ldr	r2, [r3]
   49158:	ldr	r3, [pc, #172]	; 4920c <fputs@plt+0x38144>
   4915c:	str	r2, [r3, #268]	; 0x10c
   49160:	b	48df4 <fputs@plt+0x37d2c>
   49164:	ldr	r3, [sp, #8]
   49168:	ldr	r2, [r3]
   4916c:	ldr	r3, [pc, #152]	; 4920c <fputs@plt+0x38144>
   49170:	str	r2, [r3, #24]
   49174:	b	48df4 <fputs@plt+0x37d2c>
   49178:	ldr	r3, [sp, #8]
   4917c:	ldr	r2, [r3, #4]
   49180:	ldr	r3, [r3]
   49184:	str	r2, [r3, #140]	; 0x8c
   49188:	b	48df4 <fputs@plt+0x37d2c>
   4918c:	ldr	r3, [pc, #120]	; 4920c <fputs@plt+0x38144>
   49190:	ldr	r4, [r3, #228]	; 0xe4
   49194:	clz	r4, r4
   49198:	lsr	r4, r4, #5
   4919c:	b	48ea8 <fputs@plt+0x37de0>
   491a0:	ldr	r5, [sp, #8]
   491a4:	ldr	r4, [r5]
   491a8:	ldr	r1, [r5, #4]
   491ac:	mov	r0, r4
   491b0:	bl	16a2c <fputs@plt+0x5964>
   491b4:	add	r2, r5, #16
   491b8:	str	r2, [sp, #8]
   491bc:	strb	r0, [r4, #148]	; 0x94
   491c0:	ldrb	r3, [r5, #8]
   491c4:	strb	r3, [r4, #151]	; 0x97
   491c8:	strb	r3, [r4, #149]	; 0x95
   491cc:	ldr	r2, [r5, #12]
   491d0:	clz	r3, r3
   491d4:	cmp	r2, #0
   491d8:	lsr	r3, r3, #5
   491dc:	movle	r3, #0
   491e0:	cmp	r3, #0
   491e4:	str	r2, [r4, #144]	; 0x90
   491e8:	beq	48df4 <fputs@plt+0x37d2c>
   491ec:	mov	r0, r4
   491f0:	bl	1ec58 <fputs@plt+0xdb90>
   491f4:	b	48df4 <fputs@plt+0x37d2c>
   491f8:	ldr	r4, [pc, #20]	; 49214 <fputs@plt+0x3814c>
   491fc:	b	48ea8 <fputs@plt+0x37de0>
   49200:	andeq	r1, r9, r4, lsl #18
   49204:	andeq	r0, r0, r3, lsl #2
   49208:	andeq	r1, r9, r4, lsl sl
   4920c:	andeq	fp, r8, r0, lsr #2
   49210:	andeq	r1, r9, r0, lsr #15
   49214:	andeq	lr, r1, r2, lsl r2
   49218:	cmp	r1, #0
   4921c:	cmpne	r0, #0
   49220:	push	{r4, r5, r6, lr}
   49224:	movne	r4, r0
   49228:	movne	r5, r1
   4922c:	bne	49268 <fputs@plt+0x381a0>
   49230:	mov	r4, #0
   49234:	mov	r0, r4
   49238:	pop	{r4, r5, r6, pc}
   4923c:	mov	r1, r5
   49240:	mov	r0, r4
   49244:	bl	110a4 <strcmp@plt>
   49248:	mov	r6, r0
   4924c:	mov	r0, r4
   49250:	bl	1839c <fputs@plt+0x72d4>
   49254:	cmp	r6, #0
   49258:	add	r0, r0, #1
   4925c:	add	r4, r4, r0
   49260:	beq	49234 <fputs@plt+0x3816c>
   49264:	mov	r0, r4
   49268:	bl	1839c <fputs@plt+0x72d4>
   4926c:	add	r0, r0, #1
   49270:	add	r4, r4, r0
   49274:	ldrb	r0, [r4]
   49278:	cmp	r0, #0
   4927c:	bne	4923c <fputs@plt+0x38174>
   49280:	b	49230 <fputs@plt+0x38168>
   49284:	push	{r4, lr}
   49288:	mov	r4, r2
   4928c:	bl	49218 <fputs@plt+0x38150>
   49290:	adds	r1, r4, #0
   49294:	movne	r1, #1
   49298:	cmp	r0, #0
   4929c:	bne	492a8 <fputs@plt+0x381e0>
   492a0:	mov	r0, r1
   492a4:	pop	{r4, pc}
   492a8:	bl	25140 <fputs@plt+0x14078>
   492ac:	pop	{r4, pc}
   492b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   492b4:	sub	sp, sp, #1184	; 0x4a0
   492b8:	sub	sp, sp, #4
   492bc:	mov	r6, r3
   492c0:	bic	r3, r3, #255	; 0xff
   492c4:	str	r3, [sp, #20]
   492c8:	and	r3, r6, #16
   492cc:	str	r3, [sp, #4]
   492d0:	and	r3, r6, #1
   492d4:	str	r3, [sp, #8]
   492d8:	ands	sl, r6, #4
   492dc:	and	r3, r6, #2
   492e0:	str	r0, [sp]
   492e4:	mov	fp, r1
   492e8:	mov	r4, r2
   492ec:	and	r5, r6, #8
   492f0:	str	r3, [sp, #12]
   492f4:	streq	sl, [sp, #16]
   492f8:	beq	49320 <fputs@plt+0x38258>
   492fc:	bic	r3, r6, #255	; 0xff
   49300:	cmp	r3, #2048	; 0x800
   49304:	cmpne	r3, #16384	; 0x4000
   49308:	moveq	r3, #1
   4930c:	movne	r3, #0
   49310:	bic	r2, r6, #255	; 0xff
   49314:	cmp	r2, #524288	; 0x80000
   49318:	orreq	r3, r3, #1
   4931c:	str	r3, [sp, #16]
   49320:	bl	1102c <getpid@plt>
   49324:	ldr	r7, [pc, #1384]	; 49894 <fputs@plt+0x387cc>
   49328:	ldr	r3, [r7, #348]	; 0x15c
   4932c:	cmp	r0, r3
   49330:	beq	49348 <fputs@plt+0x38280>
   49334:	bl	1102c <getpid@plt>
   49338:	mov	r1, #0
   4933c:	str	r0, [r7, #348]	; 0x15c
   49340:	mov	r0, r1
   49344:	bl	3af2c <fputs@plt+0x29e64>
   49348:	mov	r2, #80	; 0x50
   4934c:	mov	r1, #0
   49350:	mov	r0, r4
   49354:	bl	10eac <memset@plt>
   49358:	bic	r3, r6, #255	; 0xff
   4935c:	cmp	r3, #256	; 0x100
   49360:	bne	4953c <fputs@plt+0x38474>
   49364:	ldr	r3, [pc, #1324]	; 49898 <fputs@plt+0x387d0>
   49368:	add	r1, sp, #664	; 0x298
   4936c:	mov	r0, fp
   49370:	ldr	r3, [r3, #324]	; 0x144
   49374:	blx	r3
   49378:	cmp	r0, #0
   4937c:	bne	49408 <fputs@plt+0x38340>
   49380:	ldr	r3, [pc, #1292]	; 49894 <fputs@plt+0x387cc>
   49384:	ldr	r1, [r3, #352]	; 0x160
   49388:	add	r3, sp, #672	; 0x2a0
   4938c:	ldrd	r8, [r3, #-8]
   49390:	ldrd	r2, [r3, #88]	; 0x58
   49394:	strd	r8, [sp, #24]
   49398:	strd	r2, [sp, #32]
   4939c:	cmp	r1, #0
   493a0:	beq	49408 <fputs@plt+0x38340>
   493a4:	ldrd	r2, [r1]
   493a8:	ldrd	r8, [sp, #24]
   493ac:	cmp	r3, r9
   493b0:	cmpeq	r2, r8
   493b4:	bne	493d4 <fputs@plt+0x3830c>
   493b8:	ldrd	r2, [r1, #8]
   493bc:	ldrd	r8, [sp, #32]
   493c0:	cmp	r3, r9
   493c4:	cmpeq	r2, r8
   493c8:	addeq	r3, r1, #36	; 0x24
   493cc:	ldreq	r0, [r1, #36]	; 0x24
   493d0:	beq	493e4 <fputs@plt+0x3831c>
   493d4:	ldr	r1, [r1, #40]	; 0x28
   493d8:	b	4939c <fputs@plt+0x382d4>
   493dc:	add	r3, r0, #8
   493e0:	ldr	r0, [r0, #8]
   493e4:	cmp	r0, #0
   493e8:	beq	49408 <fputs@plt+0x38340>
   493ec:	ldr	r2, [r0, #4]
   493f0:	cmp	r6, r2
   493f4:	bne	493dc <fputs@plt+0x38314>
   493f8:	ldr	r2, [r0, #8]
   493fc:	ldr	r7, [r0]
   49400:	str	r2, [r3]
   49404:	b	49424 <fputs@plt+0x3835c>
   49408:	mov	r0, #12
   4940c:	mov	r1, #0
   49410:	bl	26768 <fputs@plt+0x156a0>
   49414:	cmp	r0, #0
   49418:	moveq	r8, #7
   4941c:	beq	49564 <fputs@plt+0x3849c>
   49420:	mvn	r7, #0
   49424:	mov	r8, fp
   49428:	str	r0, [r4, #28]
   4942c:	ldr	r9, [sp, #12]
   49430:	ldr	r3, [sp, #4]
   49434:	cmp	sl, #0
   49438:	orrne	r9, r9, #64	; 0x40
   4943c:	cmp	r3, #0
   49440:	orrne	r9, r9, #32768	; 0x8000
   49444:	orrne	r9, r9, #128	; 0x80
   49448:	cmp	r7, #0
   4944c:	bge	495ec <fputs@plt+0x38524>
   49450:	ldr	sl, [pc, #1092]	; 4989c <fputs@plt+0x387d4>
   49454:	and	sl, sl, r6
   49458:	cmp	sl, #0
   4945c:	beq	49584 <fputs@plt+0x384bc>
   49460:	mov	r0, r8
   49464:	bl	1839c <fputs@plt+0x72d4>
   49468:	sub	r7, r0, #1
   4946c:	ldrb	r3, [r8, r7]
   49470:	cmp	r3, #45	; 0x2d
   49474:	bne	4957c <fputs@plt+0x384b4>
   49478:	mov	r2, r7
   4947c:	mov	r1, r8
   49480:	add	r0, sp, #144	; 0x90
   49484:	bl	10f3c <memcpy@plt>
   49488:	add	r3, sp, #1184	; 0x4a0
   4948c:	add	r7, r3, r7
   49490:	mov	r3, #0
   49494:	strb	r3, [r7, #-1040]	; 0xfffffbf0
   49498:	ldr	r3, [pc, #1016]	; 49898 <fputs@plt+0x387d0>
   4949c:	add	r1, sp, #40	; 0x28
   494a0:	add	r0, sp, #144	; 0x90
   494a4:	ldr	r3, [r3, #324]	; 0x144
   494a8:	blx	r3
   494ac:	cmp	r0, #0
   494b0:	ldrne	r8, [pc, #1000]	; 498a0 <fputs@plt+0x387d8>
   494b4:	bne	49564 <fputs@plt+0x3849c>
   494b8:	ldr	r3, [sp, #56]	; 0x38
   494bc:	ldr	sl, [sp, #68]	; 0x44
   494c0:	ldr	r2, [sp, #64]	; 0x40
   494c4:	lsl	r3, r3, #23
   494c8:	str	r2, [sp, #4]
   494cc:	lsr	r3, r3, #23
   494d0:	mov	r2, r3
   494d4:	orr	r1, r9, #131072	; 0x20000
   494d8:	mov	r0, r8
   494dc:	str	r3, [sp, #24]
   494e0:	bl	2db24 <fputs@plt+0x1ca5c>
   494e4:	ldr	r3, [sp, #24]
   494e8:	subs	r7, r0, #0
   494ec:	bge	495cc <fputs@plt+0x38504>
   494f0:	str	r3, [sp, #8]
   494f4:	bl	110bc <__errno_location@plt>
   494f8:	ldr	r3, [sp, #12]
   494fc:	ldr	r2, [r0]
   49500:	cmp	r2, #21
   49504:	cmpne	r3, #0
   49508:	ldr	r3, [sp, #8]
   4950c:	bne	495a0 <fputs@plt+0x384d8>
   49510:	ldr	r0, [pc, #908]	; 498a4 <fputs@plt+0x387dc>
   49514:	bl	2ffa8 <fputs@plt+0x1eee0>
   49518:	mov	r2, r8
   4951c:	ldr	r3, [pc, #896]	; 498a4 <fputs@plt+0x387dc>
   49520:	ldr	r1, [pc, #896]	; 498a8 <fputs@plt+0x387e0>
   49524:	bl	2dc2c <fputs@plt+0x1cb64>
   49528:	subs	r8, r0, #0
   4952c:	beq	49564 <fputs@plt+0x3849c>
   49530:	ldr	r0, [r4, #28]
   49534:	bl	1a014 <fputs@plt+0x8f4c>
   49538:	b	49564 <fputs@plt+0x3849c>
   4953c:	cmp	fp, #0
   49540:	movne	r8, fp
   49544:	bne	49574 <fputs@plt+0x384ac>
   49548:	ldr	r3, [sp]
   4954c:	add	r1, sp, #664	; 0x298
   49550:	ldr	r0, [r3, #8]
   49554:	bl	3b05c <fputs@plt+0x29f94>
   49558:	subs	r8, r0, #0
   4955c:	addeq	r8, sp, #664	; 0x298
   49560:	beq	49574 <fputs@plt+0x384ac>
   49564:	mov	r0, r8
   49568:	add	sp, sp, #1184	; 0x4a0
   4956c:	add	sp, sp, #4
   49570:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   49574:	mvn	r7, #0
   49578:	b	4942c <fputs@plt+0x38364>
   4957c:	sub	r7, r7, #1
   49580:	b	4946c <fputs@plt+0x383a4>
   49584:	cmp	r5, #0
   49588:	strne	sl, [sp, #4]
   4958c:	movne	r3, #384	; 0x180
   49590:	moveq	sl, r5
   49594:	streq	r5, [sp, #4]
   49598:	moveq	r3, r5
   4959c:	b	494d0 <fputs@plt+0x38408>
   495a0:	bic	r1, r9, #66	; 0x42
   495a4:	mov	r2, r3
   495a8:	orr	r1, r1, #131072	; 0x20000
   495ac:	mov	r0, r8
   495b0:	bl	2db24 <fputs@plt+0x1ca5c>
   495b4:	bic	r6, r6, #6
   495b8:	orr	r6, r6, #1
   495bc:	subs	r7, r0, #0
   495c0:	blt	49510 <fputs@plt+0x38448>
   495c4:	mov	r3, #1
   495c8:	str	r3, [sp, #8]
   495cc:	ldr	r3, [pc, #712]	; 4989c <fputs@plt+0x387d4>
   495d0:	and	r3, r3, r6
   495d4:	cmp	r3, #0
   495d8:	beq	495ec <fputs@plt+0x38524>
   495dc:	mov	r2, sl
   495e0:	ldr	r1, [sp, #4]
   495e4:	mov	r0, r7
   495e8:	bl	1a6c0 <fputs@plt+0x95f8>
   495ec:	ldr	r3, [sp, #1224]	; 0x4c8
   495f0:	ldr	r9, [pc, #672]	; 49898 <fputs@plt+0x387d0>
   495f4:	cmp	r3, #0
   495f8:	strne	r6, [r3]
   495fc:	ldr	r3, [r4, #28]
   49600:	cmp	r3, #0
   49604:	strne	r7, [r3]
   49608:	strne	r6, [r3, #4]
   4960c:	cmp	r5, #0
   49610:	beq	49624 <fputs@plt+0x3855c>
   49614:	ldr	r3, [r9, #468]	; 0x1d4
   49618:	mov	r0, r8
   4961c:	blx	r3
   49620:	mov	r5, #32
   49624:	ldr	r3, [sp, #8]
   49628:	ldr	r1, [pc, #636]	; 498ac <fputs@plt+0x387e4>
   4962c:	cmp	r3, #0
   49630:	ldr	r3, [sp, #20]
   49634:	orrne	r5, r5, #2
   49638:	cmp	r3, #256	; 0x100
   4963c:	ldr	r3, [sp, #16]
   49640:	orrne	r5, r5, #128	; 0x80
   49644:	cmp	r3, #0
   49648:	ldr	r3, [sp]
   4964c:	orrne	r5, r5, #8
   49650:	str	r3, [r4, #4]
   49654:	tst	r6, #64	; 0x40
   49658:	ldrd	r2, [r9, #176]	; 0xb0
   4965c:	orrne	r5, r5, #64	; 0x40
   49660:	ands	r0, r5, #64	; 0x40
   49664:	strd	r2, [r4, #64]	; 0x40
   49668:	movne	r0, fp
   4966c:	mov	r2, #1
   49670:	str	r7, [r4, #12]
   49674:	str	fp, [r4, #32]
   49678:	strh	r5, [r4, #18]
   4967c:	bl	49284 <fputs@plt+0x381bc>
   49680:	ldr	r1, [pc, #552]	; 498b0 <fputs@plt+0x387e8>
   49684:	cmp	r0, #0
   49688:	ldrhne	r3, [r4, #18]
   4968c:	orrne	r3, r3, #16
   49690:	strhne	r3, [r4, #18]
   49694:	ldr	r3, [sp]
   49698:	ldr	r0, [r3, #16]
   4969c:	bl	110a4 <strcmp@plt>
   496a0:	cmp	r0, #0
   496a4:	ldrheq	r3, [r4, #18]
   496a8:	orreq	r3, r3, #1
   496ac:	strheq	r3, [r4, #18]
   496b0:	ands	r8, r5, #128	; 0x80
   496b4:	movne	r8, #0
   496b8:	ldrne	r0, [pc, #500]	; 498b4 <fputs@plt+0x387ec>
   496bc:	bne	497ec <fputs@plt+0x38724>
   496c0:	ldr	r3, [sp]
   496c4:	mov	r1, r4
   496c8:	mov	r0, fp
   496cc:	ldr	r3, [r3, #20]
   496d0:	ldr	r3, [r3]
   496d4:	blx	r3
   496d8:	ldr	r3, [pc, #472]	; 498b8 <fputs@plt+0x387f0>
   496dc:	cmp	r0, r3
   496e0:	bne	49818 <fputs@plt+0x38750>
   496e4:	ldr	r3, [r9, #336]	; 0x150
   496e8:	add	r1, sp, #144	; 0x90
   496ec:	ldr	r0, [r4, #12]
   496f0:	blx	r3
   496f4:	subs	r8, r0, #0
   496f8:	beq	49728 <fputs@plt+0x38660>
   496fc:	bl	110bc <__errno_location@plt>
   49700:	mov	r8, #10
   49704:	ldr	r3, [r0]
   49708:	str	r3, [r4, #20]
   4970c:	mov	r1, r7
   49710:	mov	r0, r4
   49714:	ldr	r2, [pc, #416]	; 498bc <fputs@plt+0x387f4>
   49718:	bl	2dea0 <fputs@plt+0x1cdd8>
   4971c:	mvn	r7, #0
   49720:	ldr	r0, [pc, #400]	; 498b8 <fputs@plt+0x387f0>
   49724:	b	497ec <fputs@plt+0x38724>
   49728:	mov	r2, #16
   4972c:	mov	r1, r8
   49730:	add	r0, sp, #40	; 0x28
   49734:	bl	10eac <memset@plt>
   49738:	ldr	r6, [pc, #340]	; 49894 <fputs@plt+0x387cc>
   4973c:	ldrd	r2, [sp, #144]	; 0x90
   49740:	mov	r9, #16
   49744:	ldr	r5, [r6, #352]	; 0x160
   49748:	strd	r2, [sp, #40]	; 0x28
   4974c:	ldrd	r2, [sp, #240]	; 0xf0
   49750:	strd	r2, [sp, #48]	; 0x30
   49754:	cmp	r5, #0
   49758:	beq	49878 <fputs@plt+0x387b0>
   4975c:	mov	r2, r9
   49760:	mov	r1, r5
   49764:	add	r0, sp, #40	; 0x28
   49768:	bl	10e34 <memcmp@plt>
   4976c:	cmp	r0, #0
   49770:	ldreq	r3, [r5, #24]
   49774:	addeq	r3, r3, #1
   49778:	streq	r3, [r5, #24]
   4977c:	beq	497e4 <fputs@plt+0x3871c>
   49780:	ldr	r5, [r5, #40]	; 0x28
   49784:	b	49754 <fputs@plt+0x3868c>
   49788:	mov	r2, #48	; 0x30
   4978c:	mov	r1, #0
   49790:	bl	10eac <memset@plt>
   49794:	add	ip, sp, #40	; 0x28
   49798:	mov	r2, r5
   4979c:	add	lr, sp, #56	; 0x38
   497a0:	mov	r3, ip
   497a4:	add	r2, r2, #8
   497a8:	ldm	r3!, {r0, r1}
   497ac:	cmp	r3, lr
   497b0:	str	r0, [r2, #-8]
   497b4:	str	r1, [r2, #-4]
   497b8:	mov	ip, r3
   497bc:	bne	497a0 <fputs@plt+0x386d8>
   497c0:	mov	r3, #1
   497c4:	str	r3, [r5, #24]
   497c8:	ldr	r3, [r6, #352]	; 0x160
   497cc:	mov	r2, #0
   497d0:	cmp	r3, r2
   497d4:	str	r3, [r5, #40]	; 0x28
   497d8:	str	r2, [r5, #44]	; 0x2c
   497dc:	str	r5, [r6, #352]	; 0x160
   497e0:	strne	r5, [r3, #44]	; 0x2c
   497e4:	ldr	r0, [pc, #204]	; 498b8 <fputs@plt+0x387f0>
   497e8:	str	r5, [r4, #8]
   497ec:	mov	r3, #0
   497f0:	cmp	r8, r3
   497f4:	str	r3, [r4, #20]
   497f8:	beq	49868 <fputs@plt+0x387a0>
   497fc:	cmn	r7, #1
   49800:	beq	49530 <fputs@plt+0x38468>
   49804:	ldr	r2, [pc, #180]	; 498c0 <fputs@plt+0x387f8>
   49808:	mov	r1, r7
   4980c:	mov	r0, r4
   49810:	bl	2dea0 <fputs@plt+0x1cdd8>
   49814:	b	49530 <fputs@plt+0x38468>
   49818:	add	r3, r3, #152	; 0x98
   4981c:	cmp	r0, r3
   49820:	bne	497ec <fputs@plt+0x38724>
   49824:	mov	r0, fp
   49828:	bl	10f24 <strlen@plt>
   4982c:	add	r6, r0, #6
   49830:	mov	r0, r6
   49834:	asr	r1, r6, #31
   49838:	bl	26768 <fputs@plt+0x156a0>
   4983c:	subs	r5, r0, #0
   49840:	moveq	r8, #7
   49844:	beq	4985c <fputs@plt+0x38794>
   49848:	mov	r3, fp
   4984c:	ldr	r2, [pc, #112]	; 498c4 <fputs@plt+0x387fc>
   49850:	mov	r1, r5
   49854:	mov	r0, r6
   49858:	bl	2b038 <fputs@plt+0x19f70>
   4985c:	str	r5, [r4, #24]
   49860:	ldr	r0, [pc, #96]	; 498c8 <fputs@plt+0x38800>
   49864:	b	497ec <fputs@plt+0x38724>
   49868:	str	r0, [r4]
   4986c:	mov	r0, r4
   49870:	bl	2e598 <fputs@plt+0x1d4d0>
   49874:	b	49564 <fputs@plt+0x3849c>
   49878:	mov	r0, #48	; 0x30
   4987c:	mov	r1, #0
   49880:	bl	26768 <fputs@plt+0x156a0>
   49884:	subs	r5, r0, #0
   49888:	bne	49788 <fputs@plt+0x386c0>
   4988c:	mov	r8, #7
   49890:	b	4970c <fputs@plt+0x38644>
   49894:	andeq	r1, r9, r0, lsr #15
   49898:	andeq	fp, r8, r0, lsr #2
   4989c:	andeq	r0, r8, r0, lsl #16
   498a0:	andeq	r0, r0, sl, lsl #14
   498a4:	strdeq	r8, [r0], -lr
   498a8:	muleq	r7, r7, r7
   498ac:	muleq	r7, ip, r7
   498b0:	andeq	r7, r7, r1, lsr #15
   498b4:	andeq	r2, r7, r4, asr sp
   498b8:	andeq	r2, r7, r8, lsl #26
   498bc:	andeq	r8, r0, sp, lsr #32
   498c0:	andeq	r8, r0, r2, lsl #1
   498c4:	andeq	r7, r7, fp, lsr #15
   498c8:	andeq	r2, r7, r0, lsr #27
   498cc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   498d0:	sub	sp, sp, #156	; 0x9c
   498d4:	mov	r5, r0
   498d8:	str	r1, [sp, #28]
   498dc:	mov	sl, r2
   498e0:	mov	r6, r3
   498e4:	bl	14fd8 <fputs@plt+0x3f10>
   498e8:	ldr	r4, [r5, #36]	; 0x24
   498ec:	cmp	r4, #0
   498f0:	mov	fp, r0
   498f4:	bne	49ab8 <fputs@plt+0x389f0>
   498f8:	mov	r0, #16
   498fc:	mov	r1, #0
   49900:	bl	26768 <fputs@plt+0x156a0>
   49904:	subs	r7, r0, #0
   49908:	moveq	r8, #7
   4990c:	beq	49a48 <fputs@plt+0x38980>
   49910:	mov	r1, r4
   49914:	mov	r2, #16
   49918:	bl	10eac <memset@plt>
   4991c:	ldr	r3, [r5, #8]
   49920:	str	r3, [sp, #16]
   49924:	ldr	r4, [r3, #28]
   49928:	cmp	r4, #0
   4992c:	bne	49a98 <fputs@plt+0x389d0>
   49930:	ldr	r3, [r5, #32]
   49934:	add	r1, sp, #48	; 0x30
   49938:	str	r3, [sp, #32]
   4993c:	ldr	r3, [pc, #1072]	; 49d74 <fputs@plt+0x38cac>
   49940:	ldr	r0, [r5, #12]
   49944:	ldr	r3, [r3, #336]	; 0x150
   49948:	blx	r3
   4994c:	subs	r9, r0, #0
   49950:	bne	49b44 <fputs@plt+0x38a7c>
   49954:	ldr	r0, [sp, #32]
   49958:	bl	10f24 <strlen@plt>
   4995c:	mov	r1, #0
   49960:	add	r8, r0, #42	; 0x2a
   49964:	add	r3, r0, #6
   49968:	mov	r0, r8
   4996c:	str	r3, [sp, #36]	; 0x24
   49970:	bl	26768 <fputs@plt+0x156a0>
   49974:	subs	r4, r0, #0
   49978:	beq	49b4c <fputs@plt+0x38a84>
   4997c:	mov	r2, r8
   49980:	mov	r1, r9
   49984:	add	r8, r4, #36	; 0x24
   49988:	bl	10eac <memset@plt>
   4998c:	ldr	r3, [sp, #32]
   49990:	str	r8, [r4, #8]
   49994:	ldr	r2, [pc, #988]	; 49d78 <fputs@plt+0x38cb0>
   49998:	mov	r1, r8
   4999c:	ldr	r0, [sp, #36]	; 0x24
   499a0:	bl	2b038 <fputs@plt+0x19f70>
   499a4:	mvn	r3, #0
   499a8:	str	r3, [r4, #12]
   499ac:	ldr	r3, [r5, #8]
   499b0:	str	r4, [r3, #28]
   499b4:	str	r3, [r4]
   499b8:	mov	r3, #8
   499bc:	str	r3, [r4, #4]
   499c0:	ldr	r3, [sp, #16]
   499c4:	ldrb	r3, [r3, #21]
   499c8:	cmp	r3, #0
   499cc:	bne	49a98 <fputs@plt+0x389d0>
   499d0:	mov	r2, r9
   499d4:	ldr	r1, [pc, #928]	; 49d7c <fputs@plt+0x38cb4>
   499d8:	ldr	r0, [r5, #32]
   499dc:	bl	49284 <fputs@plt+0x381bc>
   499e0:	cmp	r0, #0
   499e4:	movne	r3, #1
   499e8:	strbne	r3, [r4, #22]
   499ec:	ldr	r2, [sp, #64]	; 0x40
   499f0:	moveq	r9, #66	; 0x42
   499f4:	mov	r1, r9
   499f8:	lsl	r2, r2, #23
   499fc:	mov	r0, r8
   49a00:	lsr	r2, r2, #23
   49a04:	bl	2db24 <fputs@plt+0x1ca5c>
   49a08:	cmp	r0, #0
   49a0c:	str	r0, [r4, #12]
   49a10:	bge	49a54 <fputs@plt+0x3898c>
   49a14:	ldr	r0, [pc, #868]	; 49d80 <fputs@plt+0x38cb8>
   49a18:	bl	2ffa8 <fputs@plt+0x1eee0>
   49a1c:	mov	r2, r8
   49a20:	ldr	r3, [pc, #856]	; 49d80 <fputs@plt+0x38cb8>
   49a24:	ldr	r1, [pc, #856]	; 49d84 <fputs@plt+0x38cbc>
   49a28:	bl	2dc2c <fputs@plt+0x1cb64>
   49a2c:	mov	r8, r0
   49a30:	mov	r0, r5
   49a34:	bl	2def0 <fputs@plt+0x1ce28>
   49a38:	mov	r0, r7
   49a3c:	bl	1a014 <fputs@plt+0x8f4c>
   49a40:	cmp	r8, #0
   49a44:	beq	49ab8 <fputs@plt+0x389f0>
   49a48:	mov	r0, r8
   49a4c:	add	sp, sp, #156	; 0x9c
   49a50:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   49a54:	ldr	r2, [sp, #76]	; 0x4c
   49a58:	ldr	r1, [sp, #72]	; 0x48
   49a5c:	bl	1a6c0 <fputs@plt+0x95f8>
   49a60:	mov	r3, #1
   49a64:	mov	r2, #128	; 0x80
   49a68:	mov	r1, r3
   49a6c:	ldr	r0, [r5, #8]
   49a70:	bl	1c584 <fputs@plt+0xb4bc>
   49a74:	cmp	r0, #0
   49a78:	beq	49b0c <fputs@plt+0x38a44>
   49a7c:	mov	r3, #1
   49a80:	mov	r2, #128	; 0x80
   49a84:	mov	r1, #0
   49a88:	ldr	r0, [r5, #8]
   49a8c:	bl	1c584 <fputs@plt+0xb4bc>
   49a90:	subs	r8, r0, #0
   49a94:	bne	49a30 <fputs@plt+0x38968>
   49a98:	ldr	r3, [r4, #28]
   49a9c:	str	r4, [r7]
   49aa0:	add	r3, r3, #1
   49aa4:	str	r3, [r4, #28]
   49aa8:	ldr	r3, [r4, #32]
   49aac:	str	r7, [r5, #36]	; 0x24
   49ab0:	str	r3, [r7, #4]
   49ab4:	str	r7, [r4, #32]
   49ab8:	ldr	r3, [r5, #36]	; 0x24
   49abc:	mov	r1, fp
   49ac0:	ldr	r4, [r3]
   49ac4:	ldr	r3, [sp, #28]
   49ac8:	add	r0, fp, r3
   49acc:	bl	6fecc <fputs@plt+0x5ee04>
   49ad0:	ldrh	r3, [r4, #20]
   49ad4:	mul	r5, fp, r0
   49ad8:	cmp	r5, r3
   49adc:	ble	49cb4 <fputs@plt+0x38bec>
   49ae0:	ldr	r0, [r4, #12]
   49ae4:	str	sl, [r4, #16]
   49ae8:	cmp	r0, #0
   49aec:	bge	49b54 <fputs@plt+0x38a8c>
   49af0:	lsl	r1, r5, #2
   49af4:	ldr	r0, [r4, #24]
   49af8:	bl	26798 <fputs@plt+0x156d0>
   49afc:	cmp	r0, #0
   49b00:	bne	49c8c <fputs@plt+0x38bc4>
   49b04:	ldr	r6, [pc, #636]	; 49d88 <fputs@plt+0x38cc0>
   49b08:	b	49c48 <fputs@plt+0x38b80>
   49b0c:	mov	r2, #0
   49b10:	mov	r3, #0
   49b14:	ldr	r0, [r4, #12]
   49b18:	bl	19220 <fputs@plt+0x8158>
   49b1c:	cmp	r0, #0
   49b20:	beq	49a7c <fputs@plt+0x389b4>
   49b24:	mov	r2, r8
   49b28:	ldr	r3, [pc, #604]	; 49d8c <fputs@plt+0x38cc4>
   49b2c:	ldr	r1, [pc, #604]	; 49d90 <fputs@plt+0x38cc8>
   49b30:	ldr	r0, [pc, #604]	; 49d94 <fputs@plt+0x38ccc>
   49b34:	bl	2dc2c <fputs@plt+0x1cb64>
   49b38:	subs	r8, r0, #0
   49b3c:	bne	49a30 <fputs@plt+0x38968>
   49b40:	b	49a7c <fputs@plt+0x389b4>
   49b44:	ldr	r8, [pc, #588]	; 49d98 <fputs@plt+0x38cd0>
   49b48:	b	49a30 <fputs@plt+0x38968>
   49b4c:	mov	r8, #7
   49b50:	b	49a30 <fputs@plt+0x38968>
   49b54:	ldr	r3, [pc, #536]	; 49d74 <fputs@plt+0x38cac>
   49b58:	add	r1, sp, #48	; 0x30
   49b5c:	ldr	r3, [r3, #336]	; 0x150
   49b60:	blx	r3
   49b64:	cmp	r0, #0
   49b68:	bne	49d64 <fputs@plt+0x38c9c>
   49b6c:	mul	r1, sl, r5
   49b70:	ldrd	r8, [sp, #96]	; 0x60
   49b74:	asr	r3, r1, #31
   49b78:	cmp	r8, r1
   49b7c:	sbcs	r3, r9, r3
   49b80:	bge	49af0 <fputs@plt+0x38a28>
   49b84:	cmp	r6, #0
   49b88:	beq	49c48 <fputs@plt+0x38b80>
   49b8c:	asr	r2, r9, #31
   49b90:	ldr	r6, [pc, #516]	; 49d9c <fputs@plt+0x38cd4>
   49b94:	asr	r3, r2, #31
   49b98:	mov	r7, #0
   49b9c:	and	r2, r2, r6
   49ba0:	adds	r2, r2, r8
   49ba4:	and	r3, r3, r7
   49ba8:	adc	r3, r3, r9
   49bac:	lsr	r7, r2, #12
   49bb0:	orr	r7, r7, r3, lsl #20
   49bb4:	add	r2, r7, #1
   49bb8:	add	r6, r1, #4080	; 0xff0
   49bbc:	lsl	r2, r2, #12
   49bc0:	cmp	r1, #0
   49bc4:	addlt	r1, r6, #15
   49bc8:	asr	r3, r2, #31
   49bcc:	subs	r8, r2, #1
   49bd0:	sbc	r9, r3, #0
   49bd4:	asr	r6, r1, #12
   49bd8:	ldr	r1, [pc, #448]	; 49da0 <fputs@plt+0x38cd8>
   49bdc:	strd	r8, [sp, #16]
   49be0:	mov	r8, r0
   49be4:	add	r9, sp, #44	; 0x2c
   49be8:	cmp	r7, r6
   49bec:	bge	49af0 <fputs@plt+0x38a28>
   49bf0:	mov	r3, #1
   49bf4:	str	r9, [sp, #8]
   49bf8:	stm	sp, {r1, r3}
   49bfc:	ldrd	r2, [sp, #16]
   49c00:	ldr	r0, [r4, #12]
   49c04:	str	r1, [sp, #32]
   49c08:	str	r8, [sp, #44]	; 0x2c
   49c0c:	bl	1ced4 <fputs@plt+0xbe0c>
   49c10:	ldrd	r2, [sp, #16]
   49c14:	add	r7, r7, #1
   49c18:	ldr	r1, [sp, #32]
   49c1c:	adds	r2, r2, #4096	; 0x1000
   49c20:	adc	r3, r3, #0
   49c24:	strd	r2, [sp, #16]
   49c28:	cmp	r0, #1
   49c2c:	beq	49be8 <fputs@plt+0x38b20>
   49c30:	ldr	r3, [pc, #364]	; 49da4 <fputs@plt+0x38cdc>
   49c34:	ldr	r2, [r4, #8]
   49c38:	ldr	r1, [pc, #360]	; 49da8 <fputs@plt+0x38ce0>
   49c3c:	ldr	r0, [pc, #360]	; 49dac <fputs@plt+0x38ce4>
   49c40:	bl	2dc2c <fputs@plt+0x1cb64>
   49c44:	mov	r6, r0
   49c48:	mov	r8, r6
   49c4c:	ldrh	r3, [r4, #20]
   49c50:	ldr	r2, [sp, #28]
   49c54:	cmp	r2, r3
   49c58:	movge	r3, #0
   49c5c:	ldrlt	r3, [r4, #24]
   49c60:	ldrlt	r3, [r3, r2, lsl #2]
   49c64:	ldr	r2, [sp, #192]	; 0xc0
   49c68:	str	r3, [r2]
   49c6c:	ldrb	r3, [r4, #22]
   49c70:	adds	r3, r3, #0
   49c74:	movne	r3, #1
   49c78:	cmp	r8, #0
   49c7c:	movne	r3, #0
   49c80:	cmp	r3, #0
   49c84:	movne	r8, #8
   49c88:	b	49a48 <fputs@plt+0x38980>
   49c8c:	mul	r9, sl, fp
   49c90:	ldr	r7, [pc, #220]	; 49d74 <fputs@plt+0x38cac>
   49c94:	mov	r2, sl
   49c98:	asr	r3, sl, #31
   49c9c:	mov	r6, #0
   49ca0:	str	r0, [r4, #24]
   49ca4:	strd	r2, [sp, #16]
   49ca8:	ldrh	r0, [r4, #20]
   49cac:	cmp	r5, r0
   49cb0:	bgt	49cbc <fputs@plt+0x38bf4>
   49cb4:	mov	r8, #0
   49cb8:	b	49c4c <fputs@plt+0x38b84>
   49cbc:	ldr	r3, [r4, #12]
   49cc0:	cmp	r3, #0
   49cc4:	blt	49d18 <fputs@plt+0x38c50>
   49cc8:	smull	r0, r1, r0, sl
   49ccc:	ldrb	r2, [r4, #22]
   49cd0:	str	r3, [sp]
   49cd4:	mov	r3, #1
   49cd8:	cmp	r2, #0
   49cdc:	strd	r0, [sp, #8]
   49ce0:	movne	r2, r3
   49ce4:	moveq	r2, #3
   49ce8:	ldr	r8, [r7, #540]	; 0x21c
   49cec:	mov	r1, r9
   49cf0:	mov	r0, r6
   49cf4:	blx	r8
   49cf8:	cmn	r0, #1
   49cfc:	mov	r8, r0
   49d00:	bne	49d34 <fputs@plt+0x38c6c>
   49d04:	ldr	r3, [pc, #164]	; 49db0 <fputs@plt+0x38ce8>
   49d08:	ldr	r2, [r4, #8]
   49d0c:	ldr	r1, [pc, #160]	; 49db4 <fputs@plt+0x38cec>
   49d10:	ldr	r0, [pc, #160]	; 49db8 <fputs@plt+0x38cf0>
   49d14:	b	49c40 <fputs@plt+0x38b78>
   49d18:	ldrd	r0, [sp, #16]
   49d1c:	bl	26768 <fputs@plt+0x156a0>
   49d20:	subs	r8, r0, #0
   49d24:	beq	49d6c <fputs@plt+0x38ca4>
   49d28:	mov	r2, sl
   49d2c:	mov	r1, r6
   49d30:	bl	10eac <memset@plt>
   49d34:	mov	r2, #0
   49d38:	cmp	r2, fp
   49d3c:	ldrh	r3, [r4, #20]
   49d40:	addge	r3, r3, fp
   49d44:	strhge	r3, [r4, #20]
   49d48:	bge	49ca8 <fputs@plt+0x38be0>
   49d4c:	ldr	r1, [r4, #24]
   49d50:	add	r3, r3, r2
   49d54:	add	r2, r2, #1
   49d58:	str	r8, [r1, r3, lsl #2]
   49d5c:	add	r8, r8, sl
   49d60:	b	49d38 <fputs@plt+0x38c70>
   49d64:	ldr	r6, [pc, #64]	; 49dac <fputs@plt+0x38ce4>
   49d68:	b	49c48 <fputs@plt+0x38b80>
   49d6c:	mov	r6, #7
   49d70:	b	49c48 <fputs@plt+0x38b80>
   49d74:	andeq	fp, r8, r0, lsr #2
   49d78:			; <UNDEFINED> instruction: 0x000777b3
   49d7c:			; <UNDEFINED> instruction: 0x000777ba
   49d80:	andeq	r7, r0, r4, asr #24
   49d84:	muleq	r7, r7, r7
   49d88:	andeq	r0, r0, sl, lsl #24
   49d8c:	andeq	r7, r0, r4, asr ip
   49d90:	andeq	r6, r7, pc, lsl #11
   49d94:	andeq	r1, r0, sl, lsl #4
   49d98:	andeq	r0, r0, sl, lsl #14
   49d9c:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   49da0:	andeq	r8, r7, r5, lsr #18
   49da4:	ldrdeq	r7, [r0], -r8
   49da8:	muleq	r7, r6, r6
   49dac:	andeq	r1, r0, sl, lsl #6
   49db0:	strdeq	r7, [r0], -r3
   49db4:	andeq	r6, r7, ip, ror #10
   49db8:	andeq	r1, r0, sl, lsl #10
   49dbc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   49dc0:	sub	sp, sp, #156	; 0x9c
   49dc4:	subs	r6, r1, #0
   49dc8:	mov	sl, r0
   49dcc:	str	r2, [sp, #16]
   49dd0:	str	r3, [sp, #36]	; 0x24
   49dd4:	beq	49e04 <fputs@plt+0x38d3c>
   49dd8:	ldr	r1, [pc, #2704]	; 4a870 <fputs@plt+0x397a8>
   49ddc:	mov	r0, r6
   49de0:	bl	110a4 <strcmp@plt>
   49de4:	ldrb	r5, [r6]
   49de8:	clz	r4, r5
   49dec:	lsr	r4, r4, #5
   49df0:	cmp	r0, #0
   49df4:	beq	4a858 <fputs@plt+0x39790>
   49df8:	cmp	r5, #0
   49dfc:	movne	r4, #0
   49e00:	bne	49e18 <fputs@plt+0x38d50>
   49e04:	ldr	r3, [sp, #16]
   49e08:	mov	r4, #1
   49e0c:	ldrb	r3, [r3, #68]	; 0x44
   49e10:	cmp	r3, #2
   49e14:	beq	4a858 <fputs@plt+0x39790>
   49e18:	ldr	r3, [sp, #196]	; 0xc4
   49e1c:	ands	r3, r3, #128	; 0x80
   49e20:	str	r3, [sp, #28]
   49e24:	bne	4a858 <fputs@plt+0x39790>
   49e28:	ldr	r3, [sp, #196]	; 0xc4
   49e2c:	tst	r3, #256	; 0x100
   49e30:	beq	49e4c <fputs@plt+0x38d84>
   49e34:	ldr	r3, [sp, #28]
   49e38:	orrs	r3, r4, r3
   49e3c:	ldrne	r3, [sp, #196]	; 0xc4
   49e40:	bicne	r3, r3, #768	; 0x300
   49e44:	orrne	r3, r3, #512	; 0x200
   49e48:	strne	r3, [sp, #196]	; 0xc4
   49e4c:	mov	r0, #48	; 0x30
   49e50:	mov	r1, #0
   49e54:	bl	20638 <fputs@plt+0xf570>
   49e58:	subs	r7, r0, #0
   49e5c:	beq	49f04 <fputs@plt+0x38e3c>
   49e60:	mov	r3, #0
   49e64:	strb	r3, [r7, #8]
   49e68:	ldr	r3, [sp, #16]
   49e6c:	cmp	r4, #0
   49e70:	str	r3, [r7]
   49e74:	mov	r3, #1
   49e78:	str	r7, [r7, #32]
   49e7c:	str	r3, [r7, #36]	; 0x24
   49e80:	beq	49ea0 <fputs@plt+0x38dd8>
   49e84:	mov	r0, #84	; 0x54
   49e88:	mov	r1, #0
   49e8c:	bl	20638 <fputs@plt+0xf570>
   49e90:	subs	r5, r0, #0
   49e94:	bne	4a08c <fputs@plt+0x38fc4>
   49e98:	mov	r8, #7
   49e9c:	b	4a244 <fputs@plt+0x3917c>
   49ea0:	ldr	r3, [sp, #28]
   49ea4:	cmp	r3, #0
   49ea8:	beq	49eb8 <fputs@plt+0x38df0>
   49eac:	ldr	r3, [sp, #196]	; 0xc4
   49eb0:	tst	r3, #64	; 0x40
   49eb4:	beq	49e84 <fputs@plt+0x38dbc>
   49eb8:	ldr	r3, [sp, #196]	; 0xc4
   49ebc:	tst	r3, #131072	; 0x20000
   49ec0:	beq	49e84 <fputs@plt+0x38dbc>
   49ec4:	mov	r0, r6
   49ec8:	bl	1839c <fputs@plt+0x72d4>
   49ecc:	ldr	r8, [sl, #8]
   49ed0:	add	r8, r8, #1
   49ed4:	add	r5, r0, #1
   49ed8:	cmp	r5, r8
   49edc:	movge	r0, r5
   49ee0:	movlt	r0, r8
   49ee4:	asr	r1, r0, #31
   49ee8:	bl	1de8c <fputs@plt+0xcdc4>
   49eec:	mov	r3, #1
   49ef0:	strb	r3, [r7, #9]
   49ef4:	subs	r4, r0, #0
   49ef8:	bne	49f0c <fputs@plt+0x38e44>
   49efc:	mov	r0, r7
   49f00:	bl	1a014 <fputs@plt+0x8f4c>
   49f04:	mov	r8, #7
   49f08:	b	4a030 <fputs@plt+0x38f68>
   49f0c:	ldr	r3, [sp, #28]
   49f10:	cmp	r3, #0
   49f14:	beq	49ff8 <fputs@plt+0x38f30>
   49f18:	mov	r2, r5
   49f1c:	mov	r1, r6
   49f20:	bl	10f3c <memcpy@plt>
   49f24:	ldr	r3, [pc, #2376]	; 4a874 <fputs@plt+0x397ac>
   49f28:	ldr	r5, [r3, #620]	; 0x26c
   49f2c:	cmp	r5, #0
   49f30:	beq	49f80 <fputs@plt+0x38eb8>
   49f34:	ldr	r8, [r5]
   49f38:	mov	r0, r4
   49f3c:	ldr	r1, [r8, #176]	; 0xb0
   49f40:	bl	110a4 <strcmp@plt>
   49f44:	cmp	r0, #0
   49f48:	bne	4a084 <fputs@plt+0x38fbc>
   49f4c:	ldr	r3, [r8]
   49f50:	cmp	sl, r3
   49f54:	bne	4a084 <fputs@plt+0x38fbc>
   49f58:	ldr	r3, [sp, #16]
   49f5c:	ldr	r3, [r3, #20]
   49f60:	sub	r3, r3, #1
   49f64:	lsl	r2, r3, #4
   49f68:	cmp	r3, #0
   49f6c:	bge	4a03c <fputs@plt+0x38f74>
   49f70:	ldr	r3, [r5, #64]	; 0x40
   49f74:	str	r5, [r7, #4]
   49f78:	add	r3, r3, #1
   49f7c:	str	r3, [r5, #64]	; 0x40
   49f80:	mov	r0, r4
   49f84:	bl	1a014 <fputs@plt+0x8f4c>
   49f88:	cmp	r5, #0
   49f8c:	beq	49e84 <fputs@plt+0x38dbc>
   49f90:	ldrb	r3, [r7, #9]
   49f94:	cmp	r3, #0
   49f98:	movne	r2, #0
   49f9c:	ldrne	r3, [sp, #16]
   49fa0:	ldrne	r1, [r3, #20]
   49fa4:	bne	4a7d4 <fputs@plt+0x3970c>
   49fa8:	ldr	r3, [sp, #36]	; 0x24
   49fac:	str	r7, [r3]
   49fb0:	ldm	r7, {r2, r3}
   49fb4:	ldr	r8, [r3, #48]	; 0x30
   49fb8:	str	r2, [r3, #4]
   49fbc:	cmp	r8, #0
   49fc0:	movne	r8, #0
   49fc4:	bne	4a030 <fputs@plt+0x38f68>
   49fc8:	ldr	r3, [r3]
   49fcc:	ldr	r4, [r3, #212]	; 0xd4
   49fd0:	ldr	r3, [pc, #2208]	; 4a878 <fputs@plt+0x397b0>
   49fd4:	mov	r0, r4
   49fd8:	str	r3, [r4, #16]
   49fdc:	ldr	r3, [pc, #2200]	; 4a87c <fputs@plt+0x397b4>
   49fe0:	ldr	r5, [r3, #128]	; 0x80
   49fe4:	bl	15340 <fputs@plt+0x4278>
   49fe8:	mov	r1, r0
   49fec:	ldr	r0, [r4, #44]	; 0x2c
   49ff0:	blx	r5
   49ff4:	b	4a030 <fputs@plt+0x38f68>
   49ff8:	ldrb	r3, [sp, #28]
   49ffc:	mov	r2, r8
   4a000:	mov	r1, r6
   4a004:	strb	r3, [r4]
   4a008:	mov	r0, sl
   4a00c:	ldr	r5, [sl, #36]	; 0x24
   4a010:	mov	r3, r4
   4a014:	blx	r5
   4a018:	subs	r8, r0, #0
   4a01c:	beq	49f24 <fputs@plt+0x38e5c>
   4a020:	mov	r0, r4
   4a024:	bl	1a014 <fputs@plt+0x8f4c>
   4a028:	mov	r0, r7
   4a02c:	bl	1a014 <fputs@plt+0x8f4c>
   4a030:	mov	r0, r8
   4a034:	add	sp, sp, #156	; 0x9c
   4a038:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4a03c:	ldr	r1, [sp, #16]
   4a040:	ldr	r1, [r1, #16]
   4a044:	add	r1, r1, r2
   4a048:	ldr	r1, [r1, #4]
   4a04c:	cmp	r1, #0
   4a050:	beq	4a078 <fputs@plt+0x38fb0>
   4a054:	ldr	r1, [r1, #4]
   4a058:	cmp	r5, r1
   4a05c:	bne	4a078 <fputs@plt+0x38fb0>
   4a060:	mov	r0, r4
   4a064:	bl	1a014 <fputs@plt+0x8f4c>
   4a068:	mov	r0, r7
   4a06c:	bl	1a014 <fputs@plt+0x8f4c>
   4a070:	mov	r8, #19
   4a074:	b	4a030 <fputs@plt+0x38f68>
   4a078:	sub	r3, r3, #1
   4a07c:	sub	r2, r2, #16
   4a080:	b	49f68 <fputs@plt+0x38ea0>
   4a084:	ldr	r5, [r5, #68]	; 0x44
   4a088:	b	49f2c <fputs@plt+0x38e64>
   4a08c:	ldr	r0, [sl, #4]
   4a090:	ldr	r3, [sp, #192]	; 0xc0
   4a094:	cmp	r0, #72	; 0x48
   4a098:	mvn	r3, r3
   4a09c:	movlt	r0, #72	; 0x48
   4a0a0:	str	r3, [sp, #40]	; 0x28
   4a0a4:	add	r0, r0, #7
   4a0a8:	mov	r3, #4096	; 0x1000
   4a0ac:	str	r3, [sp, #48]	; 0x30
   4a0b0:	bic	r3, r0, #7
   4a0b4:	str	r3, [sp, #32]
   4a0b8:	ldr	r3, [sp, #192]	; 0xc0
   4a0bc:	mov	r4, #0
   4a0c0:	ands	r3, r3, #2
   4a0c4:	str	r4, [r5]
   4a0c8:	str	r3, [sp, #24]
   4a0cc:	beq	4a164 <fputs@plt+0x3909c>
   4a0d0:	cmp	r6, r4
   4a0d4:	beq	4a288 <fputs@plt+0x391c0>
   4a0d8:	ldrb	r3, [r6]
   4a0dc:	cmp	r3, r4
   4a0e0:	moveq	r3, #1
   4a0e4:	streq	r3, [sp, #24]
   4a0e8:	beq	4a178 <fputs@plt+0x390b0>
   4a0ec:	mov	r1, r6
   4a0f0:	mov	r0, r4
   4a0f4:	bl	201a4 <fputs@plt+0xf0dc>
   4a0f8:	subs	r8, r0, #0
   4a0fc:	beq	4a15c <fputs@plt+0x39094>
   4a100:	bl	1839c <fputs@plt+0x72d4>
   4a104:	mov	r9, r4
   4a108:	mov	r3, #1
   4a10c:	str	r3, [sp, #24]
   4a110:	str	r4, [sp, #12]
   4a114:	str	r4, [sp, #20]
   4a118:	mov	fp, r0
   4a11c:	ldr	r0, [sl, #4]
   4a120:	ldr	r3, [sp, #32]
   4a124:	add	r0, r0, #7
   4a128:	bic	r0, r0, #7
   4a12c:	add	r0, r0, #288	; 0x120
   4a130:	add	r0, r0, #1
   4a134:	add	r0, r0, r3, lsl #1
   4a138:	add	r0, r0, fp, lsl #1
   4a13c:	add	r0, r0, fp
   4a140:	add	r0, r0, r9
   4a144:	mov	r1, #0
   4a148:	bl	20638 <fputs@plt+0xf570>
   4a14c:	subs	r4, r0, #0
   4a150:	bne	4a2c8 <fputs@plt+0x39200>
   4a154:	mov	r1, r8
   4a158:	bl	1d524 <fputs@plt+0xc45c>
   4a15c:	mov	r8, #7
   4a160:	b	4a234 <fputs@plt+0x3916c>
   4a164:	cmp	r6, #0
   4a168:	streq	r6, [sp, #12]
   4a16c:	moveq	r9, r6
   4a170:	streq	r6, [sp, #20]
   4a174:	beq	4a29c <fputs@plt+0x391d4>
   4a178:	ldrb	r9, [r6]
   4a17c:	cmp	r9, #0
   4a180:	beq	4a2a8 <fputs@plt+0x391e0>
   4a184:	ldr	r9, [sl, #8]
   4a188:	add	r9, r9, #1
   4a18c:	lsl	r0, r9, #1
   4a190:	asr	r1, r0, #31
   4a194:	bl	1de8c <fputs@plt+0xcdc4>
   4a198:	subs	r4, r0, #0
   4a19c:	beq	4a15c <fputs@plt+0x39094>
   4a1a0:	mov	r3, #0
   4a1a4:	mov	r2, r9
   4a1a8:	strb	r3, [r4]
   4a1ac:	mov	r1, r6
   4a1b0:	mov	r3, r4
   4a1b4:	ldr	r8, [sl, #36]	; 0x24
   4a1b8:	mov	r0, sl
   4a1bc:	blx	r8
   4a1c0:	mov	r8, r0
   4a1c4:	mov	r0, r4
   4a1c8:	bl	1839c <fputs@plt+0x72d4>
   4a1cc:	mov	fp, r0
   4a1d0:	mov	r0, r6
   4a1d4:	bl	1839c <fputs@plt+0x72d4>
   4a1d8:	add	r0, r0, #1
   4a1dc:	add	r3, r6, r0
   4a1e0:	mov	r9, r3
   4a1e4:	str	r3, [sp, #20]
   4a1e8:	ldrb	r3, [r9]
   4a1ec:	cmp	r3, #0
   4a1f0:	bne	4a264 <fputs@plt+0x3919c>
   4a1f4:	ldr	r3, [sp, #20]
   4a1f8:	add	r9, r9, #1
   4a1fc:	cmp	r8, #0
   4a200:	sub	r9, r9, r3
   4a204:	bne	4a228 <fputs@plt+0x39160>
   4a208:	ldr	r2, [sl, #8]
   4a20c:	add	r3, fp, #7
   4a210:	cmp	r3, r2
   4a214:	blt	4a2bc <fputs@plt+0x391f4>
   4a218:	ldr	r0, [pc, #1632]	; 4a880 <fputs@plt+0x397b8>
   4a21c:	bl	2ffa8 <fputs@plt+0x1eee0>
   4a220:	subs	r8, r0, #0
   4a224:	beq	4a2bc <fputs@plt+0x391f4>
   4a228:	mov	r1, r4
   4a22c:	mov	r0, #0
   4a230:	bl	1d524 <fputs@plt+0xc45c>
   4a234:	ldr	r0, [r5]
   4a238:	cmp	r0, #0
   4a23c:	beq	4a244 <fputs@plt+0x3917c>
   4a240:	bl	463f4 <fputs@plt+0x3532c>
   4a244:	mov	r0, r5
   4a248:	bl	1a014 <fputs@plt+0x8f4c>
   4a24c:	mov	r0, r7
   4a250:	bl	1a014 <fputs@plt+0x8f4c>
   4a254:	ldr	r2, [sp, #36]	; 0x24
   4a258:	mov	r3, #0
   4a25c:	str	r3, [r2]
   4a260:	b	4a030 <fputs@plt+0x38f68>
   4a264:	mov	r0, r9
   4a268:	bl	1839c <fputs@plt+0x72d4>
   4a26c:	add	r0, r0, #1
   4a270:	add	r9, r9, r0
   4a274:	mov	r0, r9
   4a278:	bl	1839c <fputs@plt+0x72d4>
   4a27c:	add	r0, r0, #1
   4a280:	add	r9, r9, r0
   4a284:	b	4a1e8 <fputs@plt+0x39120>
   4a288:	mov	r9, r6
   4a28c:	mov	r3, #1
   4a290:	str	r6, [sp, #12]
   4a294:	str	r6, [sp, #20]
   4a298:	str	r3, [sp, #24]
   4a29c:	mov	fp, r6
   4a2a0:	mov	r8, r6
   4a2a4:	b	4a11c <fputs@plt+0x39054>
   4a2a8:	str	r6, [sp, #12]
   4a2ac:	str	r9, [sp, #20]
   4a2b0:	mov	fp, r9
   4a2b4:	mov	r8, r9
   4a2b8:	b	4a11c <fputs@plt+0x39054>
   4a2bc:	str	r6, [sp, #12]
   4a2c0:	mov	r8, r4
   4a2c4:	b	4a11c <fputs@plt+0x39054>
   4a2c8:	add	r3, r4, #224	; 0xe0
   4a2cc:	str	r3, [r4, #212]	; 0xd4
   4a2d0:	ldr	r3, [sl, #4]
   4a2d4:	add	r0, r4, #272	; 0x110
   4a2d8:	add	r3, r3, #7
   4a2dc:	bic	r3, r3, #7
   4a2e0:	str	r0, [r4, #64]	; 0x40
   4a2e4:	add	r0, r0, r3
   4a2e8:	ldr	r3, [sp, #32]
   4a2ec:	str	r0, [r4, #72]	; 0x48
   4a2f0:	add	r0, r0, r3
   4a2f4:	str	r0, [r4, #68]	; 0x44
   4a2f8:	cmp	r8, #0
   4a2fc:	add	r0, r0, r3
   4a300:	str	r0, [r4, #176]	; 0xb0
   4a304:	beq	4a3bc <fputs@plt+0x392f4>
   4a308:	add	r3, fp, #1
   4a30c:	add	r2, r3, r9
   4a310:	add	r2, r0, r2
   4a314:	str	r2, [r4, #180]	; 0xb4
   4a318:	mov	r1, r8
   4a31c:	mov	r2, fp
   4a320:	str	r3, [sp, #32]
   4a324:	bl	10f3c <memcpy@plt>
   4a328:	cmp	r9, #0
   4a32c:	ldr	r3, [sp, #32]
   4a330:	beq	4a348 <fputs@plt+0x39280>
   4a334:	ldr	r0, [r4, #176]	; 0xb0
   4a338:	mov	r2, r9
   4a33c:	ldr	r1, [sp, #20]
   4a340:	add	r0, r0, r3
   4a344:	bl	10f3c <memcpy@plt>
   4a348:	ldr	r9, [pc, #1332]	; 4a884 <fputs@plt+0x397bc>
   4a34c:	mov	r2, fp
   4a350:	mov	r1, r8
   4a354:	ldr	r0, [r4, #180]	; 0xb4
   4a358:	bl	10f3c <memcpy@plt>
   4a35c:	ldr	r1, [r4, #180]	; 0xb4
   4a360:	ldr	r3, [r9]
   4a364:	add	r2, r1, fp
   4a368:	str	r3, [r1, fp]
   4a36c:	ldr	r3, [r9, #4]
   4a370:	mov	r1, r8
   4a374:	str	r3, [r2, #4]
   4a378:	ldrh	r3, [r9, #8]
   4a37c:	strh	r3, [r2, #8]
   4a380:	ldr	r0, [r4, #180]	; 0xb4
   4a384:	add	r3, fp, #9
   4a388:	add	r0, r0, r3
   4a38c:	mov	r2, fp
   4a390:	str	r0, [r4, #220]	; 0xdc
   4a394:	bl	10f3c <memcpy@plt>
   4a398:	ldr	r3, [r4, #220]	; 0xdc
   4a39c:	ldr	r1, [r9, #10]!
   4a3a0:	add	r2, r3, fp
   4a3a4:	str	r1, [r3, fp]
   4a3a8:	ldrb	r3, [r9, #4]
   4a3ac:	mov	r1, r8
   4a3b0:	mov	r0, #0
   4a3b4:	strb	r3, [r2, #4]
   4a3b8:	bl	1d524 <fputs@plt+0xc45c>
   4a3bc:	ldr	r3, [sp, #196]	; 0xc4
   4a3c0:	str	sl, [r4]
   4a3c4:	str	r3, [r4, #152]	; 0x98
   4a3c8:	ldr	r3, [sp, #12]
   4a3cc:	cmp	r3, #0
   4a3d0:	beq	4a47c <fputs@plt+0x393b4>
   4a3d4:	ldrb	r3, [r3]
   4a3d8:	cmp	r3, #0
   4a3dc:	beq	4a47c <fputs@plt+0x393b4>
   4a3e0:	add	r3, sp, #152	; 0x98
   4a3e4:	mov	r2, #0
   4a3e8:	str	r2, [r3, #-100]!	; 0xffffff9c
   4a3ec:	mov	r0, sl
   4a3f0:	str	r3, [sp]
   4a3f4:	ldr	r3, [sp, #196]	; 0xc4
   4a3f8:	ldr	r2, [r4, #64]	; 0x40
   4a3fc:	ldr	r1, [r4, #176]	; 0xb0
   4a400:	bl	13dc4 <fputs@plt+0x2cfc>
   4a404:	subs	r8, r0, #0
   4a408:	bne	4a55c <fputs@plt+0x39494>
   4a40c:	ldr	r3, [sp, #52]	; 0x34
   4a410:	ldr	r0, [r4, #64]	; 0x40
   4a414:	and	r3, r3, #1
   4a418:	str	r3, [sp, #20]
   4a41c:	bl	13d94 <fputs@plt+0x2ccc>
   4a420:	ldr	r3, [sp, #20]
   4a424:	cmp	r3, #0
   4a428:	mov	r8, r0
   4a42c:	bne	4a454 <fputs@plt+0x3938c>
   4a430:	mov	r0, r4
   4a434:	bl	21a2c <fputs@plt+0x10964>
   4a438:	ldr	r3, [r4, #156]	; 0x9c
   4a43c:	ldr	r2, [sp, #48]	; 0x30
   4a440:	cmp	r3, r2
   4a444:	bls	4a454 <fputs@plt+0x3938c>
   4a448:	cmp	r3, #8192	; 0x2000
   4a44c:	movhi	r3, #8192	; 0x2000
   4a450:	str	r3, [sp, #48]	; 0x30
   4a454:	mov	r2, #0
   4a458:	ldr	r1, [pc, #1064]	; 4a888 <fputs@plt+0x397c0>
   4a45c:	ldr	r0, [sp, #12]
   4a460:	bl	49284 <fputs@plt+0x381bc>
   4a464:	ands	r2, r8, #8192	; 0x2000
   4a468:	strb	r0, [r4, #14]
   4a46c:	beq	4a4a0 <fputs@plt+0x393d8>
   4a470:	ldr	r3, [sp, #196]	; 0xc4
   4a474:	orr	r3, r3, #1
   4a478:	str	r3, [sp, #196]	; 0xc4
   4a47c:	mov	r3, #4
   4a480:	strb	r3, [r4, #18]
   4a484:	ldr	r3, [sp, #196]	; 0xc4
   4a488:	mov	sl, #1
   4a48c:	and	r3, r3, sl
   4a490:	strb	sl, [r4, #17]
   4a494:	strb	sl, [r4, #14]
   4a498:	str	r3, [sp, #20]
   4a49c:	b	4a4b4 <fputs@plt+0x393ec>
   4a4a0:	ldr	r1, [pc, #996]	; 4a88c <fputs@plt+0x397c4>
   4a4a4:	ldr	r0, [sp, #12]
   4a4a8:	bl	49284 <fputs@plt+0x381bc>
   4a4ac:	subs	sl, r0, #0
   4a4b0:	bne	4a470 <fputs@plt+0x393a8>
   4a4b4:	mvn	r2, #0
   4a4b8:	add	r1, sp, #48	; 0x30
   4a4bc:	mov	r0, r4
   4a4c0:	bl	21680 <fputs@plt+0x105b8>
   4a4c4:	subs	r8, r0, #0
   4a4c8:	bne	4a55c <fputs@plt+0x39494>
   4a4cc:	ldr	r3, [sp, #48]	; 0x30
   4a4d0:	ldr	r9, [r4, #212]	; 0xd4
   4a4d4:	str	r3, [sp, #12]
   4a4d8:	ldr	r3, [sp, #24]
   4a4dc:	mov	r1, r8
   4a4e0:	eor	r3, r3, #1
   4a4e4:	str	r3, [sp, #32]
   4a4e8:	ldr	r3, [sp, #24]
   4a4ec:	mov	r2, #48	; 0x30
   4a4f0:	cmp	r3, #0
   4a4f4:	mov	r0, r9
   4a4f8:	ldr	fp, [pc, #912]	; 4a890 <fputs@plt+0x397c8>
   4a4fc:	movne	fp, #0
   4a500:	bl	10eac <memset@plt>
   4a504:	ldr	r3, [sp, #32]
   4a508:	mov	r1, #88	; 0x58
   4a50c:	mov	r2, #1
   4a510:	str	r1, [r9, #28]
   4a514:	strb	r3, [r9, #32]
   4a518:	mov	r1, #100	; 0x64
   4a51c:	mov	r3, #2
   4a520:	str	r2, [r9, #24]
   4a524:	strb	r3, [r9, #33]	; 0x21
   4a528:	str	r1, [r9, #16]
   4a52c:	str	r2, [r9, #20]
   4a530:	str	fp, [r9, #36]	; 0x24
   4a534:	str	r4, [r9, #40]	; 0x28
   4a538:	ldr	r1, [sp, #12]
   4a53c:	mov	r0, r9
   4a540:	str	r3, [sp, #44]	; 0x2c
   4a544:	str	r2, [sp, #32]
   4a548:	bl	1a828 <fputs@plt+0x9760>
   4a54c:	ldr	r2, [sp, #32]
   4a550:	ldr	r3, [sp, #44]	; 0x2c
   4a554:	subs	r8, r0, #0
   4a558:	beq	4a578 <fputs@plt+0x394b0>
   4a55c:	ldr	r0, [r4, #64]	; 0x40
   4a560:	bl	13d10 <fputs@plt+0x2c48>
   4a564:	ldr	r0, [r4, #208]	; 0xd0
   4a568:	bl	1a9a0 <fputs@plt+0x98d8>
   4a56c:	mov	r0, r4
   4a570:	bl	1a014 <fputs@plt+0x8f4c>
   4a574:	b	4a234 <fputs@plt+0x3916c>
   4a578:	ldrb	r0, [sp, #24]
   4a57c:	ldr	r1, [sp, #40]	; 0x28
   4a580:	cmp	sl, #0
   4a584:	strbeq	r2, [r4, #8]
   4a588:	strbeq	r3, [r4, #12]
   4a58c:	moveq	r2, #34	; 0x22
   4a590:	strbeq	r3, [r4, #10]
   4a594:	and	r1, r1, #1
   4a598:	strb	r0, [r4, #16]
   4a59c:	mov	r3, #88	; 0x58
   4a5a0:	ldrb	r0, [sp, #20]
   4a5a4:	strbeq	r2, [r4, #11]
   4a5a8:	strb	r1, [r4, #6]
   4a5ac:	strh	r3, [r4, #148]	; 0x94
   4a5b0:	mvn	r1, #-1073741824	; 0xc0000000
   4a5b4:	mvn	r3, #0
   4a5b8:	mvn	r2, #0
   4a5bc:	str	r1, [r4, #164]	; 0xa4
   4a5c0:	uxtb	r1, sl
   4a5c4:	strb	r0, [r4, #15]
   4a5c8:	strbeq	sl, [r4, #9]
   4a5cc:	strd	r2, [r4, #168]	; 0xa8
   4a5d0:	strb	r1, [r4, #13]
   4a5d4:	strb	r1, [r4, #4]
   4a5d8:	strb	r1, [r4, #19]
   4a5dc:	strb	r1, [r4, #7]
   4a5e0:	mov	r0, r4
   4a5e4:	bl	21a2c <fputs@plt+0x10964>
   4a5e8:	ldr	r3, [sp, #192]	; 0xc0
   4a5ec:	tst	r3, #1
   4a5f0:	movne	r3, #2
   4a5f4:	bne	4a608 <fputs@plt+0x39540>
   4a5f8:	ldr	r3, [sp, #24]
   4a5fc:	cmp	r3, #0
   4a600:	beq	4a60c <fputs@plt+0x39544>
   4a604:	mov	r3, #4
   4a608:	strb	r3, [r4, #5]
   4a60c:	ldr	r3, [pc, #640]	; 4a894 <fputs@plt+0x397cc>
   4a610:	mov	r0, r4
   4a614:	str	r3, [r4, #204]	; 0xcc
   4a618:	ldr	r3, [sp, #16]
   4a61c:	str	r4, [r5]
   4a620:	ldrd	r2, [r3, #40]	; 0x28
   4a624:	strd	r2, [r4, #136]	; 0x88
   4a628:	bl	157f4 <fputs@plt+0x472c>
   4a62c:	ldr	r4, [r5]
   4a630:	mov	r2, #100	; 0x64
   4a634:	mov	r1, #0
   4a638:	add	r0, sp, #52	; 0x34
   4a63c:	bl	10eac <memset@plt>
   4a640:	ldr	r0, [r4, #64]	; 0x40
   4a644:	ldr	r3, [r0]
   4a648:	cmp	r3, #0
   4a64c:	bne	4a748 <fputs@plt+0x39680>
   4a650:	ldrb	r3, [sp, #192]	; 0xc0
   4a654:	ldr	r2, [r5]
   4a658:	strb	r3, [r5, #16]
   4a65c:	ldr	r3, [sp, #16]
   4a660:	ldr	r0, [r2, #64]	; 0x40
   4a664:	str	r3, [r5, #4]
   4a668:	ldr	r3, [pc, #552]	; 4a898 <fputs@plt+0x397d0>
   4a66c:	str	r5, [r2, #188]	; 0xbc
   4a670:	str	r3, [r2, #184]	; 0xb8
   4a674:	ldr	r3, [r0]
   4a678:	cmp	r3, #0
   4a67c:	bne	4a77c <fputs@plt+0x396b4>
   4a680:	ldr	r0, [r5]
   4a684:	mov	r3, #0
   4a688:	str	r5, [r7, #4]
   4a68c:	str	r3, [r5, #8]
   4a690:	str	r3, [r5, #12]
   4a694:	ldrb	r3, [r0, #15]
   4a698:	cmp	r3, #0
   4a69c:	ldrhne	r3, [r5, #22]
   4a6a0:	orrne	r3, r3, #1
   4a6a4:	strhne	r3, [r5, #22]
   4a6a8:	ldrb	r3, [sp, #69]	; 0x45
   4a6ac:	ldrb	r2, [sp, #68]	; 0x44
   4a6b0:	lsl	r3, r3, #16
   4a6b4:	orr	r3, r3, r2, lsl #8
   4a6b8:	sub	r2, r3, #512	; 0x200
   4a6bc:	cmp	r2, #65024	; 0xfe00
   4a6c0:	str	r3, [r5, #32]
   4a6c4:	bhi	4a6d4 <fputs@plt+0x3960c>
   4a6c8:	sub	r2, r3, #1
   4a6cc:	tst	r2, r3
   4a6d0:	beq	4a78c <fputs@plt+0x396c4>
   4a6d4:	ldr	r3, [sp, #28]
   4a6d8:	mov	r2, #0
   4a6dc:	eor	r3, r3, #1
   4a6e0:	cmp	r6, r2
   4a6e4:	moveq	r6, #0
   4a6e8:	andne	r6, r3, #1
   4a6ec:	cmp	r6, r2
   4a6f0:	movne	r6, r2
   4a6f4:	str	r2, [r5, #32]
   4a6f8:	strbne	r2, [r5, #17]
   4a6fc:	strbne	r2, [r5, #18]
   4a700:	mov	r2, r6
   4a704:	add	r1, r5, #32
   4a708:	bl	21680 <fputs@plt+0x105b8>
   4a70c:	subs	r8, r0, #0
   4a710:	bne	4a234 <fputs@plt+0x3916c>
   4a714:	ldr	r3, [r5, #32]
   4a718:	sub	r6, r3, r6
   4a71c:	str	r6, [r5, #36]	; 0x24
   4a720:	ldrb	r3, [r7, #9]
   4a724:	cmp	r3, #0
   4a728:	beq	49fa8 <fputs@plt+0x38ee0>
   4a72c:	mov	r3, #1
   4a730:	str	r3, [r5, #64]	; 0x40
   4a734:	ldr	r3, [pc, #312]	; 4a874 <fputs@plt+0x397ac>
   4a738:	ldr	r2, [r3, #620]	; 0x26c
   4a73c:	str	r5, [r3, #620]	; 0x26c
   4a740:	str	r2, [r5, #68]	; 0x44
   4a744:	b	49f90 <fputs@plt+0x38ec8>
   4a748:	mov	r3, #0
   4a74c:	mov	r2, #0
   4a750:	add	r1, sp, #52	; 0x34
   4a754:	strd	r2, [sp]
   4a758:	mov	r2, #100	; 0x64
   4a75c:	bl	13d40 <fputs@plt+0x2c78>
   4a760:	ldr	r3, [pc, #308]	; 4a89c <fputs@plt+0x397d4>
   4a764:	cmp	r0, r3
   4a768:	mov	r8, r0
   4a76c:	beq	4a650 <fputs@plt+0x39588>
   4a770:	cmp	r0, #0
   4a774:	beq	4a650 <fputs@plt+0x39588>
   4a778:	b	4a234 <fputs@plt+0x3916c>
   4a77c:	add	r2, r2, #184	; 0xb8
   4a780:	mov	r1, #15
   4a784:	bl	13d88 <fputs@plt+0x2cc0>
   4a788:	b	4a680 <fputs@plt+0x395b8>
   4a78c:	ldrh	r3, [r5, #22]
   4a790:	ldrb	r6, [sp, #72]	; 0x48
   4a794:	orr	r3, r3, #2
   4a798:	strh	r3, [r5, #22]
   4a79c:	ldr	r3, [sp, #104]	; 0x68
   4a7a0:	adds	r3, r3, #0
   4a7a4:	movne	r3, #1
   4a7a8:	strb	r3, [r5, #17]
   4a7ac:	ldr	r3, [sp, #116]	; 0x74
   4a7b0:	adds	r3, r3, #0
   4a7b4:	movne	r3, #1
   4a7b8:	strb	r3, [r5, #18]
   4a7bc:	b	4a700 <fputs@plt+0x39638>
   4a7c0:	mov	r3, r2
   4a7c4:	b	4a800 <fputs@plt+0x39738>
   4a7c8:	mov	r3, r2
   4a7cc:	b	4a828 <fputs@plt+0x39760>
   4a7d0:	add	r2, r2, #1
   4a7d4:	cmp	r2, r1
   4a7d8:	bge	49fa8 <fputs@plt+0x38ee0>
   4a7dc:	ldr	r3, [sp, #16]
   4a7e0:	ldr	r3, [r3, #16]
   4a7e4:	add	r3, r3, r2, lsl #4
   4a7e8:	ldr	r3, [r3, #4]
   4a7ec:	cmp	r3, #0
   4a7f0:	beq	4a7d0 <fputs@plt+0x39708>
   4a7f4:	ldrb	r0, [r3, #9]
   4a7f8:	cmp	r0, #0
   4a7fc:	beq	4a7d0 <fputs@plt+0x39708>
   4a800:	ldr	r2, [r3, #28]
   4a804:	cmp	r2, #0
   4a808:	bne	4a7c0 <fputs@plt+0x396f8>
   4a80c:	ldr	r0, [r3, #4]
   4a810:	ldr	r1, [r7, #4]
   4a814:	cmp	r0, r1
   4a818:	strhi	r3, [r7, #24]
   4a81c:	strhi	r2, [r7, #28]
   4a820:	strhi	r7, [r3, #28]
   4a824:	bhi	49fa8 <fputs@plt+0x38ee0>
   4a828:	ldr	r2, [r3, #24]
   4a82c:	cmp	r2, #0
   4a830:	beq	4a840 <fputs@plt+0x39778>
   4a834:	ldr	r0, [r2, #4]
   4a838:	cmp	r1, r0
   4a83c:	bhi	4a7c8 <fputs@plt+0x39700>
   4a840:	cmp	r2, #0
   4a844:	str	r2, [r7, #24]
   4a848:	str	r3, [r7, #28]
   4a84c:	strne	r7, [r2, #28]
   4a850:	str	r7, [r3, #24]
   4a854:	b	49fa8 <fputs@plt+0x38ee0>
   4a858:	ldr	r3, [sp, #192]	; 0xc0
   4a85c:	orr	r3, r3, #2
   4a860:	str	r3, [sp, #192]	; 0xc0
   4a864:	mov	r3, #1
   4a868:	str	r3, [sp, #28]
   4a86c:	b	49e28 <fputs@plt+0x38d60>
   4a870:	andeq	r7, r7, r7, asr #15
   4a874:	andeq	r1, r9, r0, lsr #15
   4a878:			; <UNDEFINED> instruction: 0xfffff830
   4a87c:	andeq	fp, r8, r0, lsr #2
   4a880:	andeq	fp, r0, fp, ror #27
   4a884:	strdeq	r3, [r7], -r8
   4a888:	ldrdeq	r7, [r7], -r0
   4a88c:	ldrdeq	r7, [r7], -r7	; <UNPREDICTABLE>
   4a890:	andeq	r4, r4, r4, ror #28
   4a894:	andeq	lr, r2, ip, lsr #24
   4a898:	andeq	r8, r1, r8, ror #5
   4a89c:	andeq	r0, r0, sl, lsl #4
   4a8a0:	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   4a8a4:	ldr	r5, [r0]
   4a8a8:	ldr	r3, [r5, #16]
   4a8ac:	ldr	r4, [r3, #20]
   4a8b0:	cmp	r4, #0
   4a8b4:	movne	r4, #0
   4a8b8:	bne	4a900 <fputs@plt+0x39838>
   4a8bc:	ldrb	r1, [r0, #453]	; 0x1c5
   4a8c0:	cmp	r1, #0
   4a8c4:	bne	4a900 <fputs@plt+0x39838>
   4a8c8:	ldr	r3, [pc, #108]	; 4a93c <fputs@plt+0x39874>
   4a8cc:	mov	r6, r0
   4a8d0:	mov	r2, r5
   4a8d4:	stm	sp, {r1, r3}
   4a8d8:	add	r3, sp, #12
   4a8dc:	ldr	r0, [r5]
   4a8e0:	bl	49dbc <fputs@plt+0x38cf4>
   4a8e4:	subs	r4, r0, #0
   4a8e8:	beq	4a90c <fputs@plt+0x39844>
   4a8ec:	ldr	r1, [pc, #76]	; 4a940 <fputs@plt+0x39878>
   4a8f0:	mov	r0, r6
   4a8f4:	bl	30e04 <fputs@plt+0x1fd3c>
   4a8f8:	str	r4, [r6, #12]
   4a8fc:	mov	r4, #1
   4a900:	mov	r0, r4
   4a904:	add	sp, sp, #16
   4a908:	pop	{r4, r5, r6, pc}
   4a90c:	ldr	r3, [r5, #16]
   4a910:	ldr	r0, [sp, #12]
   4a914:	mvn	r2, #0
   4a918:	str	r0, [r3, #20]
   4a91c:	ldr	r1, [r5, #76]	; 0x4c
   4a920:	mov	r3, r4
   4a924:	bl	2199c <fputs@plt+0x108d4>
   4a928:	cmp	r0, #7
   4a92c:	bne	4a900 <fputs@plt+0x39838>
   4a930:	mov	r0, r5
   4a934:	bl	1a2d0 <fputs@plt+0x9208>
   4a938:	b	4a8fc <fputs@plt+0x39834>
   4a93c:	andeq	r0, r0, lr, lsl r2
   4a940:	andeq	r7, r7, r1, ror #15
   4a944:	push	{r4, r5, r6, r7, r8, lr}
   4a948:	mov	r7, r1
   4a94c:	mov	r5, r0
   4a950:	mov	r1, r2
   4a954:	mov	r0, r7
   4a958:	mov	r4, r2
   4a95c:	bl	16a2c <fputs@plt+0x5964>
   4a960:	cmp	r0, #1
   4a964:	mov	r6, r0
   4a968:	bne	4a9fc <fputs@plt+0x39934>
   4a96c:	mov	r2, #544	; 0x220
   4a970:	mov	r3, #0
   4a974:	mov	r0, r5
   4a978:	bl	1f9d8 <fputs@plt+0xe910>
   4a97c:	subs	r4, r0, #0
   4a980:	bne	4a99c <fputs@plt+0x398d4>
   4a984:	ldr	r2, [pc, #144]	; 4aa1c <fputs@plt+0x39954>
   4a988:	mov	r1, #7
   4a98c:	mov	r0, r5
   4a990:	bl	309d4 <fputs@plt+0x1f90c>
   4a994:	mov	r0, #0
   4a998:	pop	{r4, r5, r6, r7, r8, pc}
   4a99c:	str	r7, [r4]
   4a9a0:	bl	4a8a0 <fputs@plt+0x397d8>
   4a9a4:	subs	r8, r0, #0
   4a9a8:	beq	4a9c4 <fputs@plt+0x398fc>
   4a9ac:	ldr	r3, [r4, #4]
   4a9b0:	ldr	r2, [pc, #104]	; 4aa20 <fputs@plt+0x39958>
   4a9b4:	ldr	r1, [r4, #12]
   4a9b8:	mov	r0, r5
   4a9bc:	bl	309d4 <fputs@plt+0x1f90c>
   4a9c0:	mov	r8, r6
   4a9c4:	ldr	r1, [r4, #4]
   4a9c8:	mov	r0, r5
   4a9cc:	bl	1d524 <fputs@plt+0xc45c>
   4a9d0:	mov	r0, r4
   4a9d4:	bl	1e524 <fputs@plt+0xd45c>
   4a9d8:	mov	r1, r4
   4a9dc:	mov	r0, r5
   4a9e0:	bl	1d524 <fputs@plt+0xc45c>
   4a9e4:	cmp	r8, #0
   4a9e8:	bne	4a994 <fputs@plt+0x398cc>
   4a9ec:	ldr	r3, [r7, #16]
   4a9f0:	add	r6, r3, r6, lsl #4
   4a9f4:	ldr	r0, [r6, #4]
   4a9f8:	pop	{r4, r5, r6, r7, r8, pc}
   4a9fc:	cmp	r0, #0
   4aa00:	bge	4a9ec <fputs@plt+0x39924>
   4aa04:	mov	r3, r4
   4aa08:	ldr	r2, [pc, #20]	; 4aa24 <fputs@plt+0x3995c>
   4aa0c:	mov	r1, #1
   4aa10:	mov	r0, r5
   4aa14:	bl	309d4 <fputs@plt+0x1f90c>
   4aa18:	b	4a994 <fputs@plt+0x398cc>
   4aa1c:	andeq	r6, r7, r8, ror sl
   4aa20:	andeq	r6, r7, r2, ror #10
   4aa24:	andeq	r7, r7, r7, lsr #16
   4aa28:	cmp	r2, r0
   4aa2c:	push	{r4, r5, r6, r7, r8, lr}
   4aa30:	bne	4aa48 <fputs@plt+0x39980>
   4aa34:	ldr	r2, [pc, #248]	; 4ab34 <fputs@plt+0x39a6c>
   4aa38:	mov	r1, #1
   4aa3c:	bl	309d4 <fputs@plt+0x1f90c>
   4aa40:	mov	r4, #0
   4aa44:	b	4aa78 <fputs@plt+0x399b0>
   4aa48:	mov	r5, r0
   4aa4c:	mov	r7, r1
   4aa50:	mov	r0, #48	; 0x30
   4aa54:	mov	r1, #0
   4aa58:	mov	r6, r2
   4aa5c:	mov	r8, r3
   4aa60:	bl	20638 <fputs@plt+0xf570>
   4aa64:	subs	r4, r0, #0
   4aa68:	bne	4aa94 <fputs@plt+0x399cc>
   4aa6c:	mov	r1, #7
   4aa70:	mov	r0, r5
   4aa74:	bl	23e7c <fputs@plt+0x12db4>
   4aa78:	mov	r0, r4
   4aa7c:	pop	{r4, r5, r6, r7, r8, pc}
   4aa80:	ldr	r2, [r4, #24]
   4aa84:	ldr	r3, [r2, #16]
   4aa88:	add	r3, r3, #1
   4aa8c:	str	r3, [r2, #16]
   4aa90:	b	4aa78 <fputs@plt+0x399b0>
   4aa94:	mov	r1, r6
   4aa98:	mov	r2, r8
   4aa9c:	mov	r0, r5
   4aaa0:	bl	4a944 <fputs@plt+0x3987c>
   4aaa4:	mov	r2, r7
   4aaa8:	mov	r1, r5
   4aaac:	str	r0, [r4, #24]
   4aab0:	mov	r0, r5
   4aab4:	bl	4a944 <fputs@plt+0x3987c>
   4aab8:	mov	r2, #0
   4aabc:	str	r2, [r4, #40]	; 0x28
   4aac0:	ldr	r2, [r4, #24]
   4aac4:	str	r6, [r4, #20]
   4aac8:	mov	r6, #1
   4aacc:	str	r5, [r4]
   4aad0:	str	r6, [r4, #16]
   4aad4:	cmp	r0, #0
   4aad8:	cmpne	r2, #0
   4aadc:	mov	r3, r0
   4aae0:	str	r0, [r4, #4]
   4aae4:	moveq	r3, #1
   4aae8:	movne	r3, #0
   4aaec:	beq	4ab28 <fputs@plt+0x39a60>
   4aaf0:	ldr	r1, [r2, #4]
   4aaf4:	mvn	r2, #0
   4aaf8:	ldr	r1, [r1, #32]
   4aafc:	bl	2199c <fputs@plt+0x108d4>
   4ab00:	cmp	r0, #7
   4ab04:	beq	4ab28 <fputs@plt+0x39a60>
   4ab08:	ldr	r3, [r4, #4]
   4ab0c:	ldrb	r3, [r3, #8]
   4ab10:	cmp	r3, #0
   4ab14:	beq	4aa80 <fputs@plt+0x399b8>
   4ab18:	ldr	r2, [pc, #24]	; 4ab38 <fputs@plt+0x39a70>
   4ab1c:	mov	r1, r6
   4ab20:	mov	r0, r5
   4ab24:	bl	309d4 <fputs@plt+0x1f90c>
   4ab28:	mov	r0, r4
   4ab2c:	bl	1a014 <fputs@plt+0x8f4c>
   4ab30:	b	4aa40 <fputs@plt+0x39978>
   4ab34:	andeq	r7, r7, fp, lsr r8
   4ab38:	andeq	r7, r7, r3, ror #16
   4ab3c:	ldr	r3, [r0, #416]	; 0x1a0
   4ab40:	mov	r2, #1
   4ab44:	cmp	r3, #0
   4ab48:	movne	r0, r3
   4ab4c:	lsl	r2, r2, r1
   4ab50:	ldr	r3, [r0, #340]	; 0x154
   4ab54:	tst	r3, r2
   4ab58:	bxne	lr
   4ab5c:	ldr	ip, [r0]
   4ab60:	orr	r3, r3, r2
   4ab64:	str	r3, [r0, #340]	; 0x154
   4ab68:	ldr	r3, [ip, #16]
   4ab6c:	add	r2, r1, #86	; 0x56
   4ab70:	add	r3, r3, r1, lsl #4
   4ab74:	cmp	r1, #1
   4ab78:	ldr	r3, [r3, #12]
   4ab7c:	ldr	r3, [r3]
   4ab80:	str	r3, [r0, r2, lsl #2]
   4ab84:	bxne	lr
   4ab88:	b	4a8a0 <fputs@plt+0x397d8>
   4ab8c:	push	{r4, r5, r6, lr}
   4ab90:	mov	r6, r1
   4ab94:	ldr	r4, [r0, #416]	; 0x1a0
   4ab98:	mov	r1, r2
   4ab9c:	cmp	r4, #0
   4aba0:	moveq	r4, r0
   4aba4:	mov	r5, r2
   4aba8:	bl	4ab3c <fputs@plt+0x39a74>
   4abac:	ldr	r3, [r4, #336]	; 0x150
   4abb0:	ldrb	r1, [r4, #20]
   4abb4:	mov	r2, #1
   4abb8:	orr	r2, r3, r2, lsl r5
   4abbc:	orr	r1, r1, r6
   4abc0:	str	r2, [r4, #336]	; 0x150
   4abc4:	strb	r1, [r4, #20]
   4abc8:	pop	{r4, r5, r6, pc}
   4abcc:	push	{r4, r5, r6, r7, r8, lr}
   4abd0:	mov	r6, r0
   4abd4:	ldr	r5, [r0]
   4abd8:	mov	r7, r1
   4abdc:	mov	r4, #0
   4abe0:	ldr	r3, [r5, #20]
   4abe4:	cmp	r4, r3
   4abe8:	blt	4abf0 <fputs@plt+0x39b28>
   4abec:	pop	{r4, r5, r6, r7, r8, pc}
   4abf0:	ldr	r2, [r5, #16]
   4abf4:	lsl	r3, r4, #4
   4abf8:	add	r1, r2, r3
   4abfc:	ldr	r1, [r1, #4]
   4ac00:	cmp	r1, #0
   4ac04:	beq	4ac30 <fputs@plt+0x39b68>
   4ac08:	cmp	r7, #0
   4ac0c:	beq	4ac24 <fputs@plt+0x39b5c>
   4ac10:	ldr	r1, [r2, r3]
   4ac14:	mov	r0, r7
   4ac18:	bl	1407c <fputs@plt+0x2fb4>
   4ac1c:	cmp	r0, #0
   4ac20:	bne	4ac30 <fputs@plt+0x39b68>
   4ac24:	mov	r1, r4
   4ac28:	mov	r0, r6
   4ac2c:	bl	4ab3c <fputs@plt+0x39a74>
   4ac30:	add	r4, r4, #1
   4ac34:	b	4abe0 <fputs@plt+0x39b18>
   4ac38:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4ac3c:	mov	fp, r3
   4ac40:	ldr	r9, [r0, #72]	; 0x48
   4ac44:	sub	sp, sp, #52	; 0x34
   4ac48:	add	r3, r9, #1
   4ac4c:	str	r3, [r0, #72]	; 0x48
   4ac50:	mov	r4, r0
   4ac54:	mov	r6, r1
   4ac58:	str	r2, [sp, #32]
   4ac5c:	bl	283d4 <fputs@plt+0x1730c>
   4ac60:	ldr	r3, [sp, #32]
   4ac64:	and	r3, r3, #4
   4ac68:	str	r3, [sp, #24]
   4ac6c:	ldr	r3, [r4, #68]	; 0x44
   4ac70:	cmp	r3, #0
   4ac74:	str	r3, [sp, #12]
   4ac78:	beq	4acb4 <fputs@plt+0x39bec>
   4ac7c:	ldr	r3, [sp, #32]
   4ac80:	tst	r3, #1
   4ac84:	bne	4af50 <fputs@plt+0x39e88>
   4ac88:	ldr	r3, [sp, #24]
   4ac8c:	ldr	r7, [r4, #428]	; 0x1ac
   4ac90:	cmp	r3, #0
   4ac94:	bne	4af90 <fputs@plt+0x39ec8>
   4ac98:	cmp	fp, #0
   4ac9c:	beq	4afa8 <fputs@plt+0x39ee0>
   4aca0:	ldr	r2, [r4, #76]	; 0x4c
   4aca4:	add	r2, r2, #1
   4aca8:	str	r2, [r4, #76]	; 0x4c
   4acac:	str	r2, [fp]
   4acb0:	b	4afac <fputs@plt+0x39ee4>
   4acb4:	ldr	r3, [r6, #4]
   4acb8:	tst	r3, #2048	; 0x800
   4acbc:	beq	4ac7c <fputs@plt+0x39bb4>
   4acc0:	tst	r3, #32
   4acc4:	bne	4ac7c <fputs@plt+0x39bb4>
   4acc8:	ldr	r3, [r6, #20]
   4accc:	ldr	r2, [r3, #48]	; 0x30
   4acd0:	cmp	r2, #0
   4acd4:	bne	4ac7c <fputs@plt+0x39bb4>
   4acd8:	ldr	r2, [r3, #8]
   4acdc:	tst	r2, #9
   4ace0:	bne	4ac7c <fputs@plt+0x39bb4>
   4ace4:	ldr	r2, [r3, #56]	; 0x38
   4ace8:	cmp	r2, #0
   4acec:	bne	4ac7c <fputs@plt+0x39bb4>
   4acf0:	ldr	r2, [r3, #32]
   4acf4:	cmp	r2, #0
   4acf8:	bne	4ac7c <fputs@plt+0x39bb4>
   4acfc:	ldr	r2, [r3, #28]
   4ad00:	ldr	r1, [r2]
   4ad04:	cmp	r1, #1
   4ad08:	bne	4ac7c <fputs@plt+0x39bb4>
   4ad0c:	ldr	r1, [r2, #28]
   4ad10:	cmp	r1, #0
   4ad14:	bne	4ac7c <fputs@plt+0x39bb4>
   4ad18:	ldr	r8, [r2, #24]
   4ad1c:	ldrb	r2, [r8, #42]	; 0x2a
   4ad20:	tst	r2, #16
   4ad24:	bne	4ac7c <fputs@plt+0x39bb4>
   4ad28:	ldr	r3, [r3]
   4ad2c:	ldr	r5, [r3]
   4ad30:	cmp	r5, #1
   4ad34:	bne	4ac7c <fputs@plt+0x39bb4>
   4ad38:	ldr	r3, [r3, #4]
   4ad3c:	ldr	r7, [r3]
   4ad40:	ldrb	r3, [r7]
   4ad44:	cmp	r3, #152	; 0x98
   4ad48:	bne	4ac7c <fputs@plt+0x39bb4>
   4ad4c:	ldr	r3, [r4]
   4ad50:	ldr	r1, [r8, #64]	; 0x40
   4ad54:	str	r3, [sp, #16]
   4ad58:	ldrsh	r3, [r7, #32]
   4ad5c:	mov	sl, r0
   4ad60:	ldr	r0, [sp, #16]
   4ad64:	str	r3, [sp, #20]
   4ad68:	bl	17478 <fputs@plt+0x63b0>
   4ad6c:	sxth	r3, r0
   4ad70:	mov	r1, r3
   4ad74:	mov	r0, r4
   4ad78:	str	r3, [sp, #8]
   4ad7c:	bl	4ab3c <fputs@plt+0x39a74>
   4ad80:	ldr	r3, [r8]
   4ad84:	ldr	r1, [sp, #8]
   4ad88:	str	r3, [sp]
   4ad8c:	mov	r0, r4
   4ad90:	mov	r3, #0
   4ad94:	ldr	r2, [r8, #28]
   4ad98:	bl	28170 <fputs@plt+0x170a8>
   4ad9c:	ldr	r3, [sp, #20]
   4ada0:	cmp	r3, #0
   4ada4:	bge	4ade4 <fputs@plt+0x39d1c>
   4ada8:	mov	r0, r4
   4adac:	bl	287f0 <fputs@plt+0x17728>
   4adb0:	mov	r3, #54	; 0x36
   4adb4:	str	r3, [sp]
   4adb8:	mov	r1, r9
   4adbc:	mov	r3, r8
   4adc0:	ldr	r2, [sp, #8]
   4adc4:	mov	r7, r0
   4adc8:	mov	r0, r4
   4adcc:	bl	32e9c <fputs@plt+0x21dd4>
   4add0:	mov	r1, r7
   4add4:	mov	r0, sl
   4add8:	bl	1d4a4 <fputs@plt+0xc3dc>
   4addc:	str	r9, [r6, #28]
   4ade0:	b	4afe0 <fputs@plt+0x39f18>
   4ade4:	mov	r2, r7
   4ade8:	ldr	r1, [r6, #12]
   4adec:	mov	r0, r4
   4adf0:	bl	33c58 <fputs@plt+0x22b90>
   4adf4:	ldr	r3, [sp, #20]
   4adf8:	lsl	r3, r3, #4
   4adfc:	str	r3, [sp, #28]
   4ae00:	ldr	r2, [sp, #28]
   4ae04:	ldr	r3, [r8, #4]
   4ae08:	add	r3, r3, r2
   4ae0c:	ldrb	r1, [r3, #13]
   4ae10:	str	r0, [sp, #36]	; 0x24
   4ae14:	mov	r0, r6
   4ae18:	bl	16dd8 <fputs@plt+0x5d10>
   4ae1c:	ldr	r7, [r8, #8]
   4ae20:	ldr	r5, [sp, #12]
   4ae24:	str	r0, [sp, #40]	; 0x28
   4ae28:	adds	r3, r7, #0
   4ae2c:	movne	r3, #1
   4ae30:	cmp	r5, #0
   4ae34:	movne	r3, #0
   4ae38:	cmp	r3, #0
   4ae3c:	beq	4af44 <fputs@plt+0x39e7c>
   4ae40:	ldr	r3, [sp, #40]	; 0x28
   4ae44:	cmp	r3, #0
   4ae48:	beq	4ac7c <fputs@plt+0x39bb4>
   4ae4c:	ldr	r3, [r7, #4]
   4ae50:	ldr	r2, [sp, #20]
   4ae54:	ldrsh	r3, [r3]
   4ae58:	cmp	r3, r2
   4ae5c:	beq	4ae6c <fputs@plt+0x39da4>
   4ae60:	ldr	r5, [sp, #12]
   4ae64:	ldr	r7, [r7, #20]
   4ae68:	b	4ae28 <fputs@plt+0x39d60>
   4ae6c:	ldr	r2, [r7, #32]
   4ae70:	ldr	r1, [sp, #16]
   4ae74:	mov	r3, #0
   4ae78:	ldr	r2, [r2]
   4ae7c:	ldrb	r1, [r1, #66]	; 0x42
   4ae80:	ldr	r0, [sp, #16]
   4ae84:	bl	1fa80 <fputs@plt+0xe9b8>
   4ae88:	ldr	r3, [sp, #36]	; 0x24
   4ae8c:	cmp	r3, r0
   4ae90:	bne	4ae60 <fputs@plt+0x39d98>
   4ae94:	ldr	r3, [sp, #24]
   4ae98:	cmp	r3, #0
   4ae9c:	beq	4aeb8 <fputs@plt+0x39df0>
   4aea0:	ldrh	r3, [r7, #50]	; 0x32
   4aea4:	cmp	r3, #1
   4aea8:	bne	4ae60 <fputs@plt+0x39d98>
   4aeac:	ldrb	r3, [r7, #54]	; 0x36
   4aeb0:	cmp	r3, #0
   4aeb4:	beq	4ae60 <fputs@plt+0x39d98>
   4aeb8:	mov	r0, r4
   4aebc:	bl	287f0 <fputs@plt+0x17728>
   4aec0:	ldr	r3, [sp, #8]
   4aec4:	mov	r2, r9
   4aec8:	str	r3, [sp]
   4aecc:	mov	r1, #54	; 0x36
   4aed0:	ldr	r3, [r7, #44]	; 0x2c
   4aed4:	str	r0, [sp, #44]	; 0x2c
   4aed8:	mov	r0, sl
   4aedc:	bl	28344 <fputs@plt+0x1727c>
   4aee0:	mov	r1, r7
   4aee4:	mov	r0, r4
   4aee8:	bl	32e78 <fputs@plt+0x21db0>
   4aeec:	ldr	r3, [r7, #28]
   4aef0:	cmp	fp, #0
   4aef4:	ldrb	r5, [r3]
   4aef8:	add	r5, r5, #3
   4aefc:	beq	4af34 <fputs@plt+0x39e6c>
   4af00:	ldr	r3, [r8, #4]
   4af04:	ldr	r2, [sp, #28]
   4af08:	add	r3, r3, r2
   4af0c:	ldrb	r3, [r3, #12]
   4af10:	cmp	r3, #0
   4af14:	bne	4af34 <fputs@plt+0x39e6c>
   4af18:	ldr	r2, [r4, #76]	; 0x4c
   4af1c:	mov	r1, r9
   4af20:	add	r2, r2, #1
   4af24:	str	r2, [r4, #76]	; 0x4c
   4af28:	mov	r0, sl
   4af2c:	str	r2, [fp]
   4af30:	bl	28938 <fputs@plt+0x17870>
   4af34:	ldr	r1, [sp, #44]	; 0x2c
   4af38:	mov	r0, sl
   4af3c:	bl	1d4a4 <fputs@plt+0xc3dc>
   4af40:	b	4ae64 <fputs@plt+0x39d9c>
   4af44:	cmp	r5, #0
   4af48:	bne	4addc <fputs@plt+0x39d14>
   4af4c:	b	4ac7c <fputs@plt+0x39bb4>
   4af50:	ldr	r3, [r6, #4]
   4af54:	ands	r3, r3, #2048	; 0x800
   4af58:	bne	4ac88 <fputs@plt+0x39bc0>
   4af5c:	ldr	r5, [r6, #12]
   4af60:	mov	r0, r6
   4af64:	str	r3, [r6, #12]
   4af68:	bl	1b638 <fputs@plt+0xa570>
   4af6c:	str	r5, [r6, #12]
   4af70:	cmp	r0, #0
   4af74:	beq	4af88 <fputs@plt+0x39ec0>
   4af78:	ldr	r3, [r6, #20]
   4af7c:	ldr	r3, [r3]
   4af80:	cmp	r3, #2
   4af84:	bgt	4ac88 <fputs@plt+0x39bc0>
   4af88:	mov	r5, #5
   4af8c:	b	4addc <fputs@plt+0x39d14>
   4af90:	mov	r3, #0
   4af94:	str	r3, [r4, #428]	; 0x1ac
   4af98:	ldr	r3, [r6, #12]
   4af9c:	ldrsh	r3, [r3, #32]
   4afa0:	cmp	r3, #0
   4afa4:	blt	4afb4 <fputs@plt+0x39eec>
   4afa8:	mov	r2, #0
   4afac:	mov	r5, #2
   4afb0:	b	4afc4 <fputs@plt+0x39efc>
   4afb4:	ldr	r2, [r6, #4]
   4afb8:	ands	r2, r2, #2048	; 0x800
   4afbc:	moveq	r5, #1
   4afc0:	bne	4afa8 <fputs@plt+0x39ee0>
   4afc4:	sub	r3, r5, #1
   4afc8:	mov	r1, r6
   4afcc:	clz	r3, r3
   4afd0:	mov	r0, r4
   4afd4:	lsr	r3, r3, #5
   4afd8:	bl	50028 <fputs@plt+0x3ef60>
   4afdc:	str	r7, [r4, #428]	; 0x1ac
   4afe0:	mov	r0, r5
   4afe4:	add	sp, sp, #52	; 0x34
   4afe8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4afec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4aff0:	mov	fp, r1
   4aff4:	ldr	r9, [r1]
   4aff8:	sub	sp, sp, #20
   4affc:	mov	r5, r2
   4b000:	ldrb	r1, [r9]
   4b004:	ldr	r4, [sp, #56]	; 0x38
   4b008:	ldr	r6, [sp, #60]	; 0x3c
   4b00c:	cmp	r1, #73	; 0x49
   4b010:	cmpne	r1, #79	; 0x4f
   4b014:	moveq	r2, #1
   4b018:	movne	r2, #0
   4b01c:	bne	4b048 <fputs@plt+0x39f80>
   4b020:	mov	r2, r6
   4b024:	ldr	r1, [r9, #16]
   4b028:	bl	50494 <fputs@plt+0x3f3cc>
   4b02c:	mov	r6, r0
   4b030:	mov	r0, r5
   4b034:	mov	r1, fp
   4b038:	bl	1774c <fputs@plt+0x6684>
   4b03c:	mov	r0, r6
   4b040:	add	sp, sp, #20
   4b044:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4b048:	cmp	r1, #76	; 0x4c
   4b04c:	mov	sl, r0
   4b050:	ldr	r8, [r0, #8]
   4b054:	bne	4b06c <fputs@plt+0x39fa4>
   4b058:	mov	r3, r6
   4b05c:	mov	r1, #25
   4b060:	mov	r0, r8
   4b064:	bl	2883c <fputs@plt+0x17774>
   4b068:	b	4b030 <fputs@plt+0x39f68>
   4b06c:	ldr	r7, [r5, #64]	; 0x40
   4b070:	ldr	r2, [r7, #36]	; 0x24
   4b074:	tst	r2, #1024	; 0x400
   4b078:	bne	4b09c <fputs@plt+0x39fd4>
   4b07c:	ldr	r2, [r7, #28]
   4b080:	cmp	r2, #0
   4b084:	beq	4b09c <fputs@plt+0x39fd4>
   4b088:	ldr	r2, [r2, #28]
   4b08c:	ldrb	r3, [r2, r3]
   4b090:	cmp	r3, #0
   4b094:	clzne	r4, r4
   4b098:	lsrne	r4, r4, #5
   4b09c:	mov	r1, r9
   4b0a0:	mov	r3, #0
   4b0a4:	mov	r2, #4
   4b0a8:	mov	r0, sl
   4b0ac:	bl	4ac38 <fputs@plt+0x39b70>
   4b0b0:	mov	r3, #0
   4b0b4:	ldr	r9, [r9, #28]
   4b0b8:	mov	r2, r9
   4b0bc:	cmp	r0, #4
   4b0c0:	clzeq	r4, r4
   4b0c4:	lsreq	r4, r4, #5
   4b0c8:	cmp	r4, r3
   4b0cc:	str	r0, [sp, #12]
   4b0d0:	movne	r1, #105	; 0x69
   4b0d4:	moveq	r1, #108	; 0x6c
   4b0d8:	mov	r0, r8
   4b0dc:	bl	2883c <fputs@plt+0x17774>
   4b0e0:	ldr	r3, [r7, #36]	; 0x24
   4b0e4:	orr	r3, r3, #2048	; 0x800
   4b0e8:	str	r3, [r7, #36]	; 0x24
   4b0ec:	ldr	r3, [r5, #56]	; 0x38
   4b0f0:	cmp	r3, #0
   4b0f4:	bne	4b104 <fputs@plt+0x3a03c>
   4b0f8:	ldr	r0, [r8, #24]
   4b0fc:	bl	2823c <fputs@plt+0x17174>
   4b100:	str	r0, [r5, #16]
   4b104:	ldr	r2, [r5, #56]	; 0x38
   4b108:	mov	r7, #12
   4b10c:	add	r2, r2, #1
   4b110:	str	r2, [r5, #56]	; 0x38
   4b114:	mov	r3, #0
   4b118:	mul	r2, r7, r2
   4b11c:	ldr	r1, [r5, #60]	; 0x3c
   4b120:	ldr	r0, [sl]
   4b124:	bl	26900 <fputs@plt+0x15838>
   4b128:	cmp	r0, #0
   4b12c:	str	r0, [r5, #60]	; 0x3c
   4b130:	streq	r0, [r5, #56]	; 0x38
   4b134:	beq	4b030 <fputs@plt+0x39f68>
   4b138:	ldr	r3, [r5, #56]	; 0x38
   4b13c:	mul	r7, r7, r3
   4b140:	ldr	r3, [sp, #12]
   4b144:	sub	r7, r7, #12
   4b148:	cmp	r3, #1
   4b14c:	add	sl, r0, r7
   4b150:	str	r9, [r0, r7]
   4b154:	bne	4b194 <fputs@plt+0x3a0cc>
   4b158:	mov	r3, r6
   4b15c:	mov	r2, r9
   4b160:	mov	r1, #103	; 0x67
   4b164:	mov	r0, r8
   4b168:	bl	2883c <fputs@plt+0x17774>
   4b16c:	cmp	r4, #0
   4b170:	movne	r4, #4
   4b174:	moveq	r4, #5
   4b178:	str	r0, [sl, #4]
   4b17c:	strb	r4, [sl, #8]
   4b180:	mov	r2, r6
   4b184:	mov	r1, #76	; 0x4c
   4b188:	mov	r0, r8
   4b18c:	bl	287d8 <fputs@plt+0x17710>
   4b190:	b	4b030 <fputs@plt+0x39f68>
   4b194:	str	r6, [sp]
   4b198:	mov	r3, #0
   4b19c:	mov	r2, r9
   4b1a0:	mov	r1, #47	; 0x2f
   4b1a4:	mov	r0, r8
   4b1a8:	bl	28344 <fputs@plt+0x1727c>
   4b1ac:	b	4b16c <fputs@plt+0x3a0a4>
   4b1b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4b1b4:	sub	sp, sp, #220	; 0xdc
   4b1b8:	mov	r9, r3
   4b1bc:	add	r3, sp, #260	; 0x104
   4b1c0:	str	r0, [sp, #20]
   4b1c4:	ldrh	r3, [r3]
   4b1c8:	str	r1, [sp, #40]	; 0x28
   4b1cc:	mov	r6, r2
   4b1d0:	str	r3, [sp, #68]	; 0x44
   4b1d4:	ldr	r3, [r0, #8]
   4b1d8:	mov	r2, #20
   4b1dc:	str	r3, [sp, #104]	; 0x68
   4b1e0:	ldr	r3, [r0]
   4b1e4:	mov	r1, #0
   4b1e8:	add	r0, sp, #196	; 0xc4
   4b1ec:	str	r3, [sp, #44]	; 0x2c
   4b1f0:	bl	10eac <memset@plt>
   4b1f4:	cmp	r9, #0
   4b1f8:	beq	4b208 <fputs@plt+0x3a140>
   4b1fc:	ldr	r3, [r9]
   4b200:	cmp	r3, #63	; 0x3f
   4b204:	movgt	r9, #0
   4b208:	ldr	r3, [sp, #44]	; 0x2c
   4b20c:	str	r9, [sp, #204]	; 0xcc
   4b210:	ldrh	r3, [r3, #64]	; 0x40
   4b214:	tst	r3, #32
   4b218:	ldrne	r3, [sp, #68]	; 0x44
   4b21c:	bicne	r3, r3, #1024	; 0x400
   4b220:	uxthne	r3, r3
   4b224:	strne	r3, [sp, #68]	; 0x44
   4b228:	ldr	r3, [sp, #40]	; 0x28
   4b22c:	ldr	r3, [r3]
   4b230:	cmp	r3, #64	; 0x40
   4b234:	str	r3, [sp, #64]	; 0x40
   4b238:	ble	4b254 <fputs@plt+0x3a18c>
   4b23c:	mov	r2, #64	; 0x40
   4b240:	ldr	r1, [pc, #3684]	; 4c0ac <fputs@plt+0x3afe4>
   4b244:	ldr	r0, [sp, #20]
   4b248:	bl	30e04 <fputs@plt+0x1fd3c>
   4b24c:	mov	fp, #0
   4b250:	b	4b6d0 <fputs@plt+0x3a608>
   4b254:	ldr	r3, [sp, #68]	; 0x44
   4b258:	mov	r5, #80	; 0x50
   4b25c:	ands	r3, r3, #64	; 0x40
   4b260:	str	r3, [sp, #48]	; 0x30
   4b264:	ldr	r3, [sp, #64]	; 0x40
   4b268:	movne	r3, #1
   4b26c:	str	r3, [sp, #64]	; 0x40
   4b270:	sub	r3, r3, #1
   4b274:	ldr	r0, [sp, #44]	; 0x2c
   4b278:	mul	r5, r5, r3
   4b27c:	mov	r3, #0
   4b280:	add	r5, r5, #816	; 0x330
   4b284:	add	r2, r5, #72	; 0x48
   4b288:	bl	1f9d8 <fputs@plt+0xe910>
   4b28c:	ldr	r3, [sp, #44]	; 0x2c
   4b290:	ldrb	r4, [r3, #69]	; 0x45
   4b294:	cmp	r4, #0
   4b298:	mov	fp, r0
   4b29c:	beq	4b2b0 <fputs@plt+0x3a1e8>
   4b2a0:	mov	r1, r0
   4b2a4:	mov	r0, r3
   4b2a8:	bl	1d524 <fputs@plt+0xc45c>
   4b2ac:	b	4b24c <fputs@plt+0x3a184>
   4b2b0:	mvn	r3, #0
   4b2b4:	str	r3, [r0, #64]	; 0x40
   4b2b8:	str	r3, [r0, #60]	; 0x3c
   4b2bc:	ldrb	r3, [sp, #64]	; 0x40
   4b2c0:	add	r5, fp, r5
   4b2c4:	mov	r7, r4
   4b2c8:	strb	r3, [r0, #43]	; 0x2b
   4b2cc:	ldr	r3, [sp, #20]
   4b2d0:	mov	r8, #2
   4b2d4:	str	r3, [r0]
   4b2d8:	ldr	r3, [sp, #40]	; 0x28
   4b2dc:	stmib	r0, {r3, r9}
   4b2e0:	ldr	r3, [sp, #256]	; 0x100
   4b2e4:	str	r3, [r0, #12]
   4b2e8:	ldr	r3, [sp, #104]	; 0x68
   4b2ec:	ldr	r0, [r3, #24]
   4b2f0:	bl	2823c <fputs@plt+0x17174>
   4b2f4:	ldrh	r3, [sp, #68]	; 0x44
   4b2f8:	mov	r1, r6
   4b2fc:	mov	r2, #72	; 0x48
   4b300:	strh	r3, [fp, #36]	; 0x24
   4b304:	add	r3, sp, #264	; 0x108
   4b308:	str	fp, [sp, #196]	; 0xc4
   4b30c:	ldrh	r3, [r3]
   4b310:	str	r5, [sp, #208]	; 0xd0
   4b314:	mov	r6, #48	; 0x30
   4b318:	strh	r3, [fp, #34]	; 0x22
   4b31c:	ldr	r3, [sp, #20]
   4b320:	ldr	r3, [r3, #428]	; 0x1ac
   4b324:	str	r3, [fp, #56]	; 0x38
   4b328:	add	r3, fp, #328	; 0x148
   4b32c:	str	r3, [sp, #144]	; 0x90
   4b330:	str	r3, [sp, #200]	; 0xc8
   4b334:	add	r3, r5, #56	; 0x38
   4b338:	str	r0, [fp, #48]	; 0x30
   4b33c:	str	r0, [fp, #52]	; 0x34
   4b340:	str	r3, [r5, #48]	; 0x30
   4b344:	mov	r3, #3
   4b348:	strh	r3, [r5, #44]	; 0x2c
   4b34c:	mov	r3, #8
   4b350:	strh	r4, [r5, #40]	; 0x28
   4b354:	str	r4, [r5, #36]	; 0x24
   4b358:	str	r3, [fp, #344]	; 0x158
   4b35c:	add	r3, fp, #352	; 0x160
   4b360:	str	r4, [fp, #68]	; 0x44
   4b364:	str	fp, [fp, #328]	; 0x148
   4b368:	str	r4, [fp, #332]	; 0x14c
   4b36c:	str	r4, [fp, #340]	; 0x154
   4b370:	str	r3, [fp, #348]	; 0x15c
   4b374:	add	r0, fp, #328	; 0x148
   4b378:	bl	1f4ac <fputs@plt+0xe3e4>
   4b37c:	ldr	r3, [sp, #200]	; 0xc8
   4b380:	ldr	r2, [r3, #12]
   4b384:	cmp	r4, r2
   4b388:	blt	4b6dc <fputs@plt+0x3a614>
   4b38c:	ldr	r3, [sp, #64]	; 0x40
   4b390:	cmp	r3, #0
   4b394:	bne	4b3b4 <fputs@plt+0x3a2ec>
   4b398:	cmp	r9, #0
   4b39c:	ldrne	r3, [r9]
   4b3a0:	strbne	r3, [fp, #38]	; 0x26
   4b3a4:	ldr	r3, [sp, #68]	; 0x44
   4b3a8:	tst	r3, #1024	; 0x400
   4b3ac:	movne	r3, #1
   4b3b0:	strbne	r3, [fp, #42]	; 0x2a
   4b3b4:	mov	r3, #0
   4b3b8:	ldr	r5, [sp, #40]	; 0x28
   4b3bc:	mov	r6, r3
   4b3c0:	str	r3, [sp, #24]
   4b3c4:	ldr	r3, [sp, #40]	; 0x28
   4b3c8:	ldr	r2, [sp, #24]
   4b3cc:	ldr	r3, [r3]
   4b3d0:	cmp	r2, r3
   4b3d4:	blt	4b74c <fputs@plt+0x3a684>
   4b3d8:	ldr	r1, [sp, #144]	; 0x90
   4b3dc:	ldr	r0, [sp, #40]	; 0x28
   4b3e0:	bl	5445c <fputs@plt+0x43394>
   4b3e4:	ldr	r3, [sp, #44]	; 0x2c
   4b3e8:	ldrb	r3, [r3, #69]	; 0x45
   4b3ec:	cmp	r3, #0
   4b3f0:	str	r3, [sp, #32]
   4b3f4:	bne	4bcec <fputs@plt+0x3ac24>
   4b3f8:	ldr	r3, [sp, #68]	; 0x44
   4b3fc:	ands	r3, r3, #1024	; 0x400
   4b400:	str	r3, [sp, #84]	; 0x54
   4b404:	beq	4b464 <fputs@plt+0x3a39c>
   4b408:	ldr	r3, [sp, #40]	; 0x28
   4b40c:	ldr	r3, [r3]
   4b410:	cmp	r3, #1
   4b414:	bne	4b44c <fputs@plt+0x3a384>
   4b418:	ldr	r3, [sp, #40]	; 0x28
   4b41c:	ldr	r2, [sp, #32]
   4b420:	mov	r5, #20
   4b424:	ldr	r6, [r3, #52]	; 0x34
   4b428:	ldr	r1, [r3, #24]
   4b42c:	ldr	r3, [sp, #256]	; 0x100
   4b430:	ldr	r4, [r3]
   4b434:	cmp	r2, r4
   4b438:	blt	4b88c <fputs@plt+0x3a7c4>
   4b43c:	ldr	r4, [r1, #8]
   4b440:	mov	r8, #20
   4b444:	cmp	r4, #0
   4b448:	bne	4b8cc <fputs@plt+0x3a804>
   4b44c:	cmp	r9, #0
   4b450:	ldrheq	r3, [fp, #36]	; 0x24
   4b454:	orreq	r3, r3, #512	; 0x200
   4b458:	strheq	r3, [fp, #36]	; 0x24
   4b45c:	ldreq	r3, [sp, #256]	; 0x100
   4b460:	streq	r3, [fp, #8]
   4b464:	ldr	r3, [sp, #64]	; 0x40
   4b468:	cmp	r3, #1
   4b46c:	bne	4bafc <fputs@plt+0x3aa34>
   4b470:	ldr	r7, [sp, #196]	; 0xc4
   4b474:	ldrh	r3, [r7, #36]	; 0x24
   4b478:	tst	r3, #32
   4b47c:	bne	4bafc <fputs@plt+0x3aa34>
   4b480:	ldr	r9, [r7, #4]
   4b484:	ldr	r5, [r9, #24]
   4b488:	ldrb	r3, [r5, #42]	; 0x2a
   4b48c:	tst	r3, #16
   4b490:	bne	4bafc <fputs@plt+0x3aa34>
   4b494:	ldrb	r3, [r9, #45]	; 0x2d
   4b498:	ands	r3, r3, #2
   4b49c:	bne	4bafc <fputs@plt+0x3aa34>
   4b4a0:	ldr	r4, [sp, #208]	; 0xd0
   4b4a4:	mov	r6, #0
   4b4a8:	ldr	r8, [r9, #52]	; 0x34
   4b4ac:	mov	sl, r6
   4b4b0:	str	r3, [r4, #36]	; 0x24
   4b4b4:	strh	r3, [r4, #42]	; 0x2a
   4b4b8:	add	r2, r7, #328	; 0x148
   4b4bc:	str	r3, [sp, #12]
   4b4c0:	mov	r3, #130	; 0x82
   4b4c4:	str	r2, [sp, #24]
   4b4c8:	str	r3, [sp, #8]
   4b4cc:	stm	sp, {r6, sl}
   4b4d0:	mvn	r2, #0
   4b4d4:	mov	r1, r8
   4b4d8:	add	r0, r7, #328	; 0x148
   4b4dc:	bl	33fe4 <fputs@plt+0x22f1c>
   4b4e0:	cmp	r0, #0
   4b4e4:	beq	4ba08 <fputs@plt+0x3a940>
   4b4e8:	ldr	r3, [pc, #3008]	; 4c0b0 <fputs@plt+0x3afe8>
   4b4ec:	str	r3, [r4, #36]	; 0x24
   4b4f0:	ldr	r3, [r4, #48]	; 0x30
   4b4f4:	str	r0, [r3]
   4b4f8:	ldrh	r3, [sp, #64]	; 0x40
   4b4fc:	strh	r3, [r4, #40]	; 0x28
   4b500:	strh	r3, [r4, #24]
   4b504:	mov	r3, #33	; 0x21
   4b508:	strh	r3, [r4, #20]
   4b50c:	ldr	r3, [r4, #36]	; 0x24
   4b510:	cmp	r3, #0
   4b514:	beq	4bafc <fputs@plt+0x3aa34>
   4b518:	mov	r5, #1
   4b51c:	strh	r5, [r4, #22]
   4b520:	mov	r1, r8
   4b524:	str	r4, [r7, #800]	; 0x320
   4b528:	add	r0, r7, #68	; 0x44
   4b52c:	bl	17934 <fputs@plt+0x686c>
   4b530:	ldr	r3, [r7, #8]
   4b534:	cmp	r3, #0
   4b538:	ldrne	r3, [r3]
   4b53c:	strd	r0, [r4, #8]
   4b540:	strbne	r3, [r7, #38]	; 0x26
   4b544:	ldrh	r3, [r7, #36]	; 0x24
   4b548:	str	r8, [r7, #740]	; 0x2e4
   4b54c:	strh	r5, [r7, #32]
   4b550:	tst	r3, #1024	; 0x400
   4b554:	movne	r3, #1
   4b558:	strbne	r3, [r7, #42]	; 0x2a
   4b55c:	ldr	r3, [fp, #8]
   4b560:	cmp	r3, #0
   4b564:	bne	4b580 <fputs@plt+0x3a4b8>
   4b568:	ldr	r3, [sp, #44]	; 0x2c
   4b56c:	ldr	r3, [r3, #24]
   4b570:	tst	r3, #131072	; 0x20000
   4b574:	mvnne	r2, #0
   4b578:	mvnne	r3, #0
   4b57c:	strdne	r2, [fp, #24]
   4b580:	ldr	r3, [sp, #20]
   4b584:	ldr	r3, [r3, #68]	; 0x44
   4b588:	cmp	r3, #0
   4b58c:	str	r3, [sp, #24]
   4b590:	bne	4bcec <fputs@plt+0x3ac24>
   4b594:	ldr	r3, [sp, #44]	; 0x2c
   4b598:	ldrb	r3, [r3, #69]	; 0x45
   4b59c:	cmp	r3, #0
   4b5a0:	str	r3, [sp, #32]
   4b5a4:	bne	4bcec <fputs@plt+0x3ac24>
   4b5a8:	add	r3, fp, #68	; 0x44
   4b5ac:	str	r3, [sp, #180]	; 0xb4
   4b5b0:	ldrb	r3, [fp, #43]	; 0x2b
   4b5b4:	ldr	r2, [sp, #256]	; 0x100
   4b5b8:	cmp	r2, #0
   4b5bc:	cmpne	r3, #1
   4b5c0:	bls	4b620 <fputs@plt+0x3a558>
   4b5c4:	ldr	r3, [sp, #44]	; 0x2c
   4b5c8:	ldrh	r3, [r3, #64]	; 0x40
   4b5cc:	tst	r3, #1024	; 0x400
   4b5d0:	bne	4b620 <fputs@plt+0x3a558>
   4b5d4:	mov	r1, r2
   4b5d8:	add	r0, fp, #68	; 0x44
   4b5dc:	bl	1c134 <fputs@plt+0xb06c>
   4b5e0:	mov	r9, r1
   4b5e4:	ldr	r1, [sp, #204]	; 0xcc
   4b5e8:	mov	r8, r0
   4b5ec:	cmp	r1, #0
   4b5f0:	beq	4b604 <fputs@plt+0x3a53c>
   4b5f4:	add	r0, fp, #68	; 0x44
   4b5f8:	bl	1c134 <fputs@plt+0xb06c>
   4b5fc:	orr	r8, r8, r0
   4b600:	orr	r9, r9, r1
   4b604:	ldr	r2, [sp, #200]	; 0xc8
   4b608:	mov	ip, #80	; 0x50
   4b60c:	mov	lr, #72	; 0x48
   4b610:	mov	r6, #48	; 0x30
   4b614:	ldrb	r3, [fp, #43]	; 0x2b
   4b618:	cmp	r3, #1
   4b61c:	bhi	4bd1c <fputs@plt+0x3ac54>
   4b620:	ldr	r2, [fp]
   4b624:	ldrsh	r1, [fp, #32]
   4b628:	ldr	r3, [r2, #428]	; 0x1ac
   4b62c:	add	r3, r3, r1
   4b630:	str	r3, [r2, #428]	; 0x1ac
   4b634:	ldr	r3, [sp, #68]	; 0x44
   4b638:	tst	r3, #4
   4b63c:	beq	4b668 <fputs@plt+0x3a5a0>
   4b640:	ldr	r2, [fp, #800]	; 0x320
   4b644:	ldr	r3, [r2, #36]	; 0x24
   4b648:	tst	r3, #4096	; 0x1000
   4b64c:	bne	4bdc4 <fputs@plt+0x3acfc>
   4b650:	ldr	r1, [sp, #68]	; 0x44
   4b654:	tst	r1, #8192	; 0x2000
   4b658:	beq	4b668 <fputs@plt+0x3a5a0>
   4b65c:	tst	r3, #1024	; 0x400
   4b660:	moveq	r1, #2
   4b664:	beq	4bdc8 <fputs@plt+0x3ad00>
   4b668:	ldr	r3, [sp, #68]	; 0x44
   4b66c:	ldr	sl, [sp, #24]
   4b670:	add	r5, fp, #736	; 0x2e0
   4b674:	and	r3, r3, #16
   4b678:	str	r3, [sp, #36]	; 0x24
   4b67c:	ldr	r3, [sp, #64]	; 0x40
   4b680:	cmp	r3, sl
   4b684:	bgt	4be08 <fputs@plt+0x3ad40>
   4b688:	ldr	r3, [sp, #104]	; 0x68
   4b68c:	ldr	r3, [r3, #32]
   4b690:	str	r3, [fp, #44]	; 0x2c
   4b694:	ldr	r3, [sp, #44]	; 0x2c
   4b698:	ldrb	r3, [r3, #69]	; 0x45
   4b69c:	cmp	r3, #0
   4b6a0:	str	r3, [sp, #108]	; 0x6c
   4b6a4:	bne	4bcec <fputs@plt+0x3ac24>
   4b6a8:	ldr	r3, [sp, #24]
   4b6ac:	mvn	r2, #0
   4b6b0:	str	r3, [sp, #116]	; 0x74
   4b6b4:	add	r9, fp, #860	; 0x35c
   4b6b8:	mvn	r3, #0
   4b6bc:	strd	r2, [sp, #128]	; 0x80
   4b6c0:	ldr	r3, [sp, #64]	; 0x40
   4b6c4:	ldr	r2, [sp, #116]	; 0x74
   4b6c8:	cmp	r3, r2
   4b6cc:	bgt	4c0d8 <fputs@plt+0x3b010>
   4b6d0:	mov	r0, fp
   4b6d4:	add	sp, sp, #220	; 0xdc
   4b6d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4b6dc:	ldr	r2, [sp, #64]	; 0x40
   4b6e0:	cmp	r2, #0
   4b6e4:	bne	4b728 <fputs@plt+0x3a660>
   4b6e8:	ldr	r3, [sp, #200]	; 0xc8
   4b6ec:	mul	r5, r6, r4
   4b6f0:	ldr	r1, [r3, #20]
   4b6f4:	ldr	r2, [fp, #52]	; 0x34
   4b6f8:	mov	r3, #16
   4b6fc:	ldr	r1, [r1, r5]
   4b700:	ldr	r0, [sp, #20]
   4b704:	bl	52578 <fputs@plt+0x414b0>
   4b708:	ldr	r3, [sp, #200]	; 0xc8
   4b70c:	ldr	r3, [r3, #20]
   4b710:	add	r5, r3, r5
   4b714:	ldrh	r3, [r5, #20]
   4b718:	orr	r3, r3, #4
   4b71c:	strh	r3, [r5, #20]
   4b720:	add	r4, r4, #1
   4b724:	b	4b37c <fputs@plt+0x3a2b4>
   4b728:	ldr	r0, [r3, #20]
   4b72c:	mul	r3, r6, r4
   4b730:	mov	r2, r7
   4b734:	mov	r1, r8
   4b738:	ldr	r0, [r0, r3]
   4b73c:	bl	1b5dc <fputs@plt+0xa514>
   4b740:	cmp	r0, #0
   4b744:	bne	4b6e8 <fputs@plt+0x3a620>
   4b748:	b	4b720 <fputs@plt+0x3a658>
   4b74c:	ldr	r3, [fp, #68]	; 0x44
   4b750:	ldr	r2, [r5, #52]	; 0x34
   4b754:	add	r1, r3, #1
   4b758:	add	r3, fp, r3, lsl #2
   4b75c:	str	r1, [fp, #68]	; 0x44
   4b760:	str	r2, [r3, #72]	; 0x48
   4b764:	ldr	r3, [sp, #24]
   4b768:	mov	r2, #72	; 0x48
   4b76c:	ldr	r1, [sp, #40]	; 0x28
   4b770:	mla	r3, r2, r3, r1
   4b774:	ldrb	r3, [r3, #45]	; 0x2d
   4b778:	tst	r3, #4
   4b77c:	beq	4b798 <fputs@plt+0x3a6d0>
   4b780:	ldr	sl, [r5, #72]	; 0x48
   4b784:	ldr	r8, [r5, #24]
   4b788:	cmp	sl, #0
   4b78c:	movne	r4, #0
   4b790:	movne	r7, r4
   4b794:	bne	4b85c <fputs@plt+0x3a794>
   4b798:	ldr	r3, [sp, #24]
   4b79c:	add	r5, r5, #72	; 0x48
   4b7a0:	add	r3, r3, #1
   4b7a4:	str	r3, [sp, #24]
   4b7a8:	b	4b3c4 <fputs@plt+0x3a2fc>
   4b7ac:	add	r4, r4, #1
   4b7b0:	cmp	r4, r1
   4b7b4:	bge	4b874 <fputs@plt+0x3a7ac>
   4b7b8:	ldr	r2, [r8, #4]
   4b7bc:	add	r2, r2, r3
   4b7c0:	add	r3, r3, #16
   4b7c4:	ldrb	r2, [r2, #15]
   4b7c8:	tst	r2, #2
   4b7cc:	beq	4b7ac <fputs@plt+0x3a6e4>
   4b7d0:	mov	r3, r6
   4b7d4:	str	r6, [sp]
   4b7d8:	mov	r2, r6
   4b7dc:	mov	r1, #152	; 0x98
   4b7e0:	ldr	r0, [sp, #20]
   4b7e4:	bl	314ac <fputs@plt+0x203e4>
   4b7e8:	subs	r3, r0, #0
   4b7ec:	str	r3, [sp, #32]
   4b7f0:	beq	4b798 <fputs@plt+0x3a6d0>
   4b7f4:	ldr	r3, [r5, #52]	; 0x34
   4b7f8:	ldr	r1, [sl, #4]
   4b7fc:	str	r3, [r0, #28]
   4b800:	add	r3, r4, #1
   4b804:	str	r3, [sp, #36]	; 0x24
   4b808:	mov	r3, #20
   4b80c:	strh	r4, [r0, #32]
   4b810:	mul	r3, r3, r7
   4b814:	str	r8, [r0, #44]	; 0x2c
   4b818:	mov	r2, r6
   4b81c:	ldr	r1, [r1, r3]
   4b820:	ldr	r3, [sp, #20]
   4b824:	add	r7, r7, #1
   4b828:	ldr	r0, [r3]
   4b82c:	bl	21e40 <fputs@plt+0x10d78>
   4b830:	ldr	r2, [sp, #32]
   4b834:	mov	r1, #79	; 0x4f
   4b838:	str	r6, [sp]
   4b83c:	mov	r3, r0
   4b840:	ldr	r0, [sp, #20]
   4b844:	bl	314ac <fputs@plt+0x203e4>
   4b848:	mov	r2, #1
   4b84c:	mov	r1, r0
   4b850:	ldr	r0, [sp, #144]	; 0x90
   4b854:	bl	1f360 <fputs@plt+0xe298>
   4b858:	ldr	r4, [sp, #36]	; 0x24
   4b85c:	ldr	r3, [sl]
   4b860:	cmp	r7, r3
   4b864:	bge	4b798 <fputs@plt+0x3a6d0>
   4b868:	ldrsh	r1, [r8, #34]	; 0x22
   4b86c:	lsl	r3, r4, #4
   4b870:	b	4b7b0 <fputs@plt+0x3a6e8>
   4b874:	mov	r3, r7
   4b878:	ldr	r2, [r8]
   4b87c:	ldr	r1, [pc, #2096]	; 4c0b4 <fputs@plt+0x3afec>
   4b880:	ldr	r0, [sp, #20]
   4b884:	bl	30e04 <fputs@plt+0x1fd3c>
   4b888:	b	4b798 <fputs@plt+0x3a6d0>
   4b88c:	ldr	r3, [sp, #256]	; 0x100
   4b890:	ldr	r0, [r3, #4]
   4b894:	mul	r3, r5, r2
   4b898:	ldr	r0, [r0, r3]
   4b89c:	bl	16584 <fputs@plt+0x54bc>
   4b8a0:	ldrb	r3, [r0]
   4b8a4:	cmp	r3, #152	; 0x98
   4b8a8:	bne	4b8c4 <fputs@plt+0x3a7fc>
   4b8ac:	ldr	r3, [r0, #28]
   4b8b0:	cmp	r6, r3
   4b8b4:	bne	4b8c4 <fputs@plt+0x3a7fc>
   4b8b8:	ldrsh	r3, [r0, #32]
   4b8bc:	cmp	r3, #0
   4b8c0:	blt	4b954 <fputs@plt+0x3a88c>
   4b8c4:	add	r2, r2, #1
   4b8c8:	b	4b434 <fputs@plt+0x3a36c>
   4b8cc:	ldrb	r3, [r4, #54]	; 0x36
   4b8d0:	cmp	r3, #0
   4b8d4:	movne	sl, #0
   4b8d8:	bne	4b918 <fputs@plt+0x3a850>
   4b8dc:	ldr	r4, [r4, #20]
   4b8e0:	b	4b444 <fputs@plt+0x3a37c>
   4b8e4:	mov	r3, #2
   4b8e8:	str	r3, [sp, #8]
   4b8ec:	mvn	r2, #0
   4b8f0:	mvn	r3, #0
   4b8f4:	str	r4, [sp, #12]
   4b8f8:	strd	r2, [sp]
   4b8fc:	mov	r1, r6
   4b900:	mov	r2, sl
   4b904:	ldr	r0, [sp, #144]	; 0x90
   4b908:	bl	33fe4 <fputs@plt+0x22f1c>
   4b90c:	subs	r5, r0, #0
   4b910:	beq	4b928 <fputs@plt+0x3a860>
   4b914:	add	sl, sl, #1
   4b918:	ldrh	r3, [r4, #50]	; 0x32
   4b91c:	cmp	sl, r3
   4b920:	blt	4b8e4 <fputs@plt+0x3a81c>
   4b924:	b	4b948 <fputs@plt+0x3a880>
   4b928:	ldr	r3, [r4, #32]
   4b92c:	lsl	r7, sl, #1
   4b930:	ldr	r3, [r3, sl, lsl #2]
   4b934:	str	r3, [sp, #24]
   4b938:	ldr	r3, [sp, #256]	; 0x100
   4b93c:	ldr	r3, [r3]
   4b940:	cmp	r5, r3
   4b944:	blt	4b960 <fputs@plt+0x3a898>
   4b948:	ldrh	r3, [r4, #50]	; 0x32
   4b94c:	cmp	sl, r3
   4b950:	bne	4b8dc <fputs@plt+0x3a814>
   4b954:	mov	r3, #1
   4b958:	strb	r3, [fp, #42]	; 0x2a
   4b95c:	b	4b464 <fputs@plt+0x3a39c>
   4b960:	ldr	r3, [sp, #256]	; 0x100
   4b964:	ldr	r2, [r3, #4]
   4b968:	mul	r3, r8, r5
   4b96c:	ldr	r1, [r2, r3]
   4b970:	mov	r0, r1
   4b974:	bl	16584 <fputs@plt+0x54bc>
   4b978:	ldrb	r3, [r0]
   4b97c:	cmp	r3, #152	; 0x98
   4b980:	beq	4b98c <fputs@plt+0x3a8c4>
   4b984:	add	r5, r5, #1
   4b988:	b	4b938 <fputs@plt+0x3a870>
   4b98c:	ldr	r3, [r4, #4]
   4b990:	ldrsh	r2, [r0, #32]
   4b994:	ldrsh	r3, [r3, r7]
   4b998:	cmp	r2, r3
   4b99c:	bne	4b984 <fputs@plt+0x3a8bc>
   4b9a0:	ldr	r3, [r0, #28]
   4b9a4:	cmp	r6, r3
   4b9a8:	bne	4b984 <fputs@plt+0x3a8bc>
   4b9ac:	ldr	r0, [sp, #20]
   4b9b0:	bl	33af4 <fputs@plt+0x22a2c>
   4b9b4:	cmp	r0, #0
   4b9b8:	beq	4b984 <fputs@plt+0x3a8bc>
   4b9bc:	ldr	r1, [sp, #24]
   4b9c0:	ldr	r0, [r0]
   4b9c4:	bl	1407c <fputs@plt+0x2fb4>
   4b9c8:	cmp	r0, #0
   4b9cc:	bne	4b984 <fputs@plt+0x3a8bc>
   4b9d0:	ldr	r3, [r4, #4]
   4b9d4:	ldrsh	r3, [r3, r7]
   4b9d8:	cmp	r3, #0
   4b9dc:	bge	4b9ec <fputs@plt+0x3a924>
   4b9e0:	cmn	r3, #1
   4b9e4:	bne	4b948 <fputs@plt+0x3a880>
   4b9e8:	b	4b914 <fputs@plt+0x3a84c>
   4b9ec:	ldr	r2, [r4, #12]
   4b9f0:	ldr	r2, [r2, #4]
   4b9f4:	add	r3, r2, r3, lsl #4
   4b9f8:	ldrb	r3, [r3, #12]
   4b9fc:	cmp	r3, #0
   4ba00:	bne	4b914 <fputs@plt+0x3a84c>
   4ba04:	b	4b948 <fputs@plt+0x3a880>
   4ba08:	ldr	r5, [r5, #8]
   4ba0c:	str	r6, [sp, #36]	; 0x24
   4ba10:	cmp	r5, #0
   4ba14:	beq	4b50c <fputs@plt+0x3a444>
   4ba18:	ldrb	r3, [r5, #54]	; 0x36
   4ba1c:	cmp	r3, #0
   4ba20:	beq	4baf4 <fputs@plt+0x3aa2c>
   4ba24:	ldr	r6, [r5, #36]	; 0x24
   4ba28:	cmp	r6, #0
   4ba2c:	bne	4baf4 <fputs@plt+0x3aa2c>
   4ba30:	ldrh	r3, [r5, #50]	; 0x32
   4ba34:	cmp	r3, #3
   4ba38:	bhi	4baf4 <fputs@plt+0x3aa2c>
   4ba3c:	ldrb	r3, [r5, #55]	; 0x37
   4ba40:	tst	r3, #8
   4ba44:	moveq	r3, #2
   4ba48:	movne	r3, #130	; 0x82
   4ba4c:	ldrh	r2, [r5, #50]	; 0x32
   4ba50:	cmp	r6, r2
   4ba54:	bge	4ba88 <fputs@plt+0x3a9c0>
   4ba58:	str	r3, [sp, #8]
   4ba5c:	str	r3, [sp, #56]	; 0x38
   4ba60:	ldr	r3, [sp, #36]	; 0x24
   4ba64:	str	r5, [sp, #12]
   4ba68:	mov	r2, r6
   4ba6c:	stm	sp, {r3, sl}
   4ba70:	mov	r1, r8
   4ba74:	ldr	r0, [sp, #24]
   4ba78:	bl	33fe4 <fputs@plt+0x22f1c>
   4ba7c:	ldr	r3, [sp, #56]	; 0x38
   4ba80:	cmp	r0, #0
   4ba84:	bne	4bae4 <fputs@plt+0x3aa1c>
   4ba88:	ldrh	r3, [r5, #50]	; 0x32
   4ba8c:	cmp	r6, r3
   4ba90:	bne	4baf4 <fputs@plt+0x3aa2c>
   4ba94:	ldr	r3, [pc, #1564]	; 4c0b8 <fputs@plt+0x3aff0>
   4ba98:	str	r3, [r4, #36]	; 0x24
   4ba9c:	ldrb	r3, [r5, #55]	; 0x37
   4baa0:	tst	r3, #32
   4baa4:	bne	4bac4 <fputs@plt+0x3a9fc>
   4baa8:	mov	r0, r5
   4baac:	bl	17bfc <fputs@plt+0x6b34>
   4bab0:	ldrd	r2, [r9, #64]	; 0x40
   4bab4:	bic	r0, r2, r0
   4bab8:	bic	r1, r3, r1
   4babc:	orrs	r3, r0, r1
   4bac0:	bne	4bacc <fputs@plt+0x3aa04>
   4bac4:	ldr	r3, [pc, #1520]	; 4c0bc <fputs@plt+0x3aff4>
   4bac8:	str	r3, [r4, #36]	; 0x24
   4bacc:	uxth	r6, r6
   4bad0:	strh	r6, [r4, #40]	; 0x28
   4bad4:	strh	r6, [r4, #24]
   4bad8:	str	r5, [r4, #28]
   4badc:	mov	r3, #39	; 0x27
   4bae0:	b	4b508 <fputs@plt+0x3a440>
   4bae4:	ldr	r2, [r4, #48]	; 0x30
   4bae8:	str	r0, [r2, r6, lsl #2]
   4baec:	add	r6, r6, #1
   4baf0:	b	4ba4c <fputs@plt+0x3a984>
   4baf4:	ldr	r5, [r5, #20]
   4baf8:	b	4ba10 <fputs@plt+0x3a948>
   4bafc:	ldr	r3, [sp, #196]	; 0xc4
   4bb00:	mov	r1, #72	; 0x48
   4bb04:	ldr	r5, [sp, #208]	; 0xd0
   4bb08:	ldrb	r2, [r3, #43]	; 0x2b
   4bb0c:	ldr	r4, [r3, #4]
   4bb10:	mov	r6, #0
   4bb14:	mla	r2, r1, r2, r4
   4bb18:	add	r4, r4, #8
   4bb1c:	add	r2, r2, #8
   4bb20:	str	r2, [sp, #56]	; 0x38
   4bb24:	mov	r2, r3
   4bb28:	ldr	r3, [r2], #68	; 0x44
   4bb2c:	str	r2, [sp, #36]	; 0x24
   4bb30:	ldr	r3, [r3]
   4bb34:	mov	r2, #0
   4bb38:	str	r3, [sp, #72]	; 0x48
   4bb3c:	add	r3, r5, #56	; 0x38
   4bb40:	str	r3, [r5, #48]	; 0x30
   4bb44:	mov	r3, #3
   4bb48:	strh	r3, [r5, #44]	; 0x2c
   4bb4c:	mov	r3, #0
   4bb50:	strh	r6, [r5, #40]	; 0x28
   4bb54:	strd	r2, [sp, #24]
   4bb58:	ldr	r7, [sp, #24]
   4bb5c:	ldr	sl, [sp, #28]
   4bb60:	str	r6, [r5, #36]	; 0x24
   4bb64:	ldr	r3, [sp, #56]	; 0x38
   4bb68:	cmp	r3, r4
   4bb6c:	bls	4bc80 <fputs@plt+0x3abb8>
   4bb70:	strb	r6, [r5, #16]
   4bb74:	ldr	r0, [sp, #36]	; 0x24
   4bb78:	ldr	r1, [r4, #44]	; 0x2c
   4bb7c:	bl	17934 <fputs@plt+0x686c>
   4bb80:	ldr	r2, [sp, #32]
   4bb84:	strd	r0, [r5, #8]
   4bb88:	ldrb	r3, [r4, #36]	; 0x24
   4bb8c:	str	r3, [sp, #80]	; 0x50
   4bb90:	orr	r3, r3, r2
   4bb94:	tst	r3, #10
   4bb98:	ldr	r3, [r4, #16]
   4bb9c:	ldrne	r7, [sp, #24]
   4bba0:	ldrne	sl, [sp, #28]
   4bba4:	ldrb	r3, [r3, #42]	; 0x2a
   4bba8:	tst	r3, #16
   4bbac:	addne	r2, r4, #72	; 0x48
   4bbb0:	movne	r8, #0
   4bbb4:	movne	r9, #0
   4bbb8:	bne	4bc10 <fputs@plt+0x3ab48>
   4bbbc:	mov	r3, sl
   4bbc0:	mov	r2, r7
   4bbc4:	add	r0, sp, #196	; 0xc4
   4bbc8:	bl	34718 <fputs@plt+0x23650>
   4bbcc:	mov	r8, #0
   4bbd0:	mov	r9, #0
   4bbd4:	mov	r3, r0
   4bbd8:	b	4bc34 <fputs@plt+0x3ab6c>
   4bbdc:	orrs	r3, r8, r9
   4bbe0:	bne	4bbf0 <fputs@plt+0x3ab28>
   4bbe4:	ldrb	r3, [r2, #36]	; 0x24
   4bbe8:	tst	r3, #10
   4bbec:	beq	4bc0c <fputs@plt+0x3ab44>
   4bbf0:	ldr	r1, [r2, #44]	; 0x2c
   4bbf4:	ldr	r0, [sp, #36]	; 0x24
   4bbf8:	str	r2, [sp, #32]
   4bbfc:	bl	17934 <fputs@plt+0x686c>
   4bc00:	ldr	r2, [sp, #32]
   4bc04:	orr	r8, r8, r0
   4bc08:	orr	r9, r9, r1
   4bc0c:	add	r2, r2, #72	; 0x48
   4bc10:	ldr	r3, [sp, #56]	; 0x38
   4bc14:	cmp	r3, r2
   4bc18:	bhi	4bbdc <fputs@plt+0x3ab14>
   4bc1c:	mov	r3, sl
   4bc20:	strd	r8, [sp]
   4bc24:	mov	r2, r7
   4bc28:	add	r0, sp, #196	; 0xc4
   4bc2c:	bl	320f8 <fputs@plt+0x21030>
   4bc30:	mov	r3, r0
   4bc34:	cmp	r3, #0
   4bc38:	bne	4bc54 <fputs@plt+0x3ab8c>
   4bc3c:	mov	r3, sl
   4bc40:	strd	r8, [sp]
   4bc44:	mov	r2, r7
   4bc48:	add	r0, sp, #196	; 0xc4
   4bc4c:	bl	34cc0 <fputs@plt+0x23bf8>
   4bc50:	mov	r3, r0
   4bc54:	ldrd	r8, [sp, #24]
   4bc58:	ldrd	r0, [r5, #8]
   4bc5c:	cmp	r3, #0
   4bc60:	orr	r8, r8, r0
   4bc64:	orr	r9, r9, r1
   4bc68:	strd	r8, [sp, #24]
   4bc6c:	bne	4bc84 <fputs@plt+0x3abbc>
   4bc70:	ldr	r3, [sp, #72]	; 0x48
   4bc74:	ldrb	r3, [r3, #69]	; 0x45
   4bc78:	cmp	r3, #0
   4bc7c:	beq	4bd08 <fputs@plt+0x3ac40>
   4bc80:	mov	r3, #0
   4bc84:	mov	r1, r5
   4bc88:	ldr	r0, [sp, #72]	; 0x48
   4bc8c:	str	r3, [sp, #24]
   4bc90:	bl	1da28 <fputs@plt+0xc960>
   4bc94:	ldr	r3, [sp, #24]
   4bc98:	cmp	r3, #0
   4bc9c:	bne	4bcec <fputs@plt+0x3ac24>
   4bca0:	mov	r1, r3
   4bca4:	mov	r0, fp
   4bca8:	bl	35ba8 <fputs@plt+0x24ae0>
   4bcac:	ldr	r3, [sp, #44]	; 0x2c
   4bcb0:	ldrb	r3, [r3, #69]	; 0x45
   4bcb4:	cmp	r3, #0
   4bcb8:	bne	4bcec <fputs@plt+0x3ac24>
   4bcbc:	ldr	r3, [fp, #8]
   4bcc0:	cmp	r3, #0
   4bcc4:	beq	4b568 <fputs@plt+0x3a4a0>
   4bcc8:	ldrh	r1, [fp, #32]
   4bccc:	mov	r0, fp
   4bcd0:	add	r1, r1, #1
   4bcd4:	sxth	r1, r1
   4bcd8:	bl	35ba8 <fputs@plt+0x24ae0>
   4bcdc:	ldr	r3, [sp, #44]	; 0x2c
   4bce0:	ldrb	r3, [r3, #69]	; 0x45
   4bce4:	cmp	r3, #0
   4bce8:	beq	4b55c <fputs@plt+0x3a494>
   4bcec:	ldr	r2, [sp, #20]
   4bcf0:	ldr	r3, [fp, #56]	; 0x38
   4bcf4:	mov	r1, fp
   4bcf8:	str	r3, [r2, #428]	; 0x1ac
   4bcfc:	ldr	r0, [sp, #44]	; 0x2c
   4bd00:	bl	1e784 <fputs@plt+0xd6bc>
   4bd04:	b	4b24c <fputs@plt+0x3a184>
   4bd08:	ldr	r3, [sp, #80]	; 0x50
   4bd0c:	add	r6, r6, #1
   4bd10:	add	r4, r4, #72	; 0x48
   4bd14:	str	r3, [sp, #32]
   4bd18:	b	4bb64 <fputs@plt+0x3aa9c>
   4bd1c:	sub	r1, r3, #1
   4bd20:	ldr	r4, [fp, #4]
   4bd24:	mla	r1, ip, r1, fp
   4bd28:	ldr	r1, [r1, #800]	; 0x320
   4bd2c:	ldrb	r0, [r1, #16]
   4bd30:	mla	r0, lr, r0, r4
   4bd34:	ldrb	r0, [r0, #44]	; 0x2c
   4bd38:	tst	r0, #8
   4bd3c:	beq	4b620 <fputs@plt+0x3a558>
   4bd40:	ldr	r0, [sp, #84]	; 0x54
   4bd44:	cmp	r0, #0
   4bd48:	bne	4bd58 <fputs@plt+0x3ac90>
   4bd4c:	ldr	r0, [r1, #36]	; 0x24
   4bd50:	tst	r0, #4096	; 0x1000
   4bd54:	beq	4b620 <fputs@plt+0x3a558>
   4bd58:	ldrd	r4, [r1, #8]
   4bd5c:	and	r0, r8, r4
   4bd60:	and	r1, r9, r5
   4bd64:	orrs	r1, r0, r1
   4bd68:	bne	4b620 <fputs@plt+0x3a558>
   4bd6c:	ldr	r1, [r2, #12]
   4bd70:	ldr	r7, [r2, #20]
   4bd74:	mla	sl, r6, r1, r7
   4bd78:	cmp	r7, sl
   4bd7c:	bcc	4bd98 <fputs@plt+0x3acd0>
   4bd80:	sub	r3, r3, #1
   4bd84:	strb	r3, [fp, #43]	; 0x2b
   4bd88:	ldr	r3, [sp, #64]	; 0x40
   4bd8c:	sub	r3, r3, #1
   4bd90:	str	r3, [sp, #64]	; 0x40
   4bd94:	b	4b614 <fputs@plt+0x3a54c>
   4bd98:	ldrd	r0, [r7, #40]	; 0x28
   4bd9c:	and	r0, r0, r4
   4bda0:	and	r1, r1, r5
   4bda4:	orrs	r1, r0, r1
   4bda8:	beq	4bdbc <fputs@plt+0x3acf4>
   4bdac:	ldr	r1, [r7]
   4bdb0:	ldr	r1, [r1, #4]
   4bdb4:	tst	r1, #1
   4bdb8:	beq	4b620 <fputs@plt+0x3a558>
   4bdbc:	add	r7, r7, #48	; 0x30
   4bdc0:	b	4bd78 <fputs@plt+0x3acb0>
   4bdc4:	mov	r1, #1
   4bdc8:	strb	r1, [fp, #40]	; 0x28
   4bdcc:	ldr	r1, [sp, #40]	; 0x28
   4bdd0:	ldr	r1, [r1, #24]
   4bdd4:	ldrb	r1, [r1, #42]	; 0x2a
   4bdd8:	tst	r1, #32
   4bddc:	bne	4b668 <fputs@plt+0x3a5a0>
   4bde0:	tst	r3, #64	; 0x40
   4bde4:	beq	4b668 <fputs@plt+0x3a5a0>
   4bde8:	ldr	r1, [sp, #68]	; 0x44
   4bdec:	bic	r3, r3, #64	; 0x40
   4bdf0:	tst	r1, #8192	; 0x2000
   4bdf4:	moveq	r1, #0
   4bdf8:	movne	r1, #8
   4bdfc:	str	r1, [sp, #32]
   4be00:	str	r3, [r2, #36]	; 0x24
   4be04:	b	4b668 <fputs@plt+0x3a5a0>
   4be08:	ldrb	r7, [r5, #44]	; 0x2c
   4be0c:	ldr	r3, [sp, #40]	; 0x28
   4be10:	mov	r9, #72	; 0x48
   4be14:	ldr	r0, [sp, #44]	; 0x2c
   4be18:	mla	r9, r9, r7, r3
   4be1c:	ldr	r4, [r9, #24]
   4be20:	ldr	r1, [r4, #64]	; 0x40
   4be24:	bl	17478 <fputs@plt+0x63b0>
   4be28:	ldrb	r1, [r4, #42]	; 0x2a
   4be2c:	ldr	r8, [r5, #64]	; 0x40
   4be30:	tst	r1, #2
   4be34:	mov	r6, r0
   4be38:	bne	4be80 <fputs@plt+0x3adb8>
   4be3c:	ldr	r2, [r4, #12]
   4be40:	cmp	r2, #0
   4be44:	bne	4be80 <fputs@plt+0x3adb8>
   4be48:	ldr	r3, [r8, #36]	; 0x24
   4be4c:	tst	r3, #1024	; 0x400
   4be50:	beq	4bf7c <fputs@plt+0x3aeb4>
   4be54:	ldr	r1, [r4, #56]	; 0x38
   4be58:	ldr	r0, [sp, #44]	; 0x2c
   4be5c:	bl	1bfe0 <fputs@plt+0xaf18>
   4be60:	mvn	r3, #9
   4be64:	mov	r1, #152	; 0x98
   4be68:	stmib	sp, {r0, r3}
   4be6c:	str	r2, [sp]
   4be70:	mov	r3, r2
   4be74:	ldr	r0, [sp, #104]	; 0x68
   4be78:	ldr	r2, [r9, #52]	; 0x34
   4be7c:	bl	28464 <fputs@plt+0x1739c>
   4be80:	ldr	r3, [r8, #36]	; 0x24
   4be84:	tst	r3, #512	; 0x200
   4be88:	beq	4bf5c <fputs@plt+0x3ae94>
   4be8c:	ldrb	r3, [r4, #42]	; 0x2a
   4be90:	ldr	r9, [r8, #28]
   4be94:	tst	r3, #32
   4be98:	beq	4becc <fputs@plt+0x3ae04>
   4be9c:	ldrb	r3, [r9, #55]	; 0x37
   4bea0:	ldr	r2, [sp, #48]	; 0x30
   4bea4:	and	r3, r3, #3
   4bea8:	cmp	r2, #0
   4beac:	sub	r3, r3, #2
   4beb0:	clz	r3, r3
   4beb4:	lsr	r3, r3, #5
   4beb8:	moveq	r3, #0
   4bebc:	cmp	r3, #0
   4bec0:	ldrne	r2, [r5, #4]
   4bec4:	ldrne	r1, [sp, #24]
   4bec8:	bne	4bf04 <fputs@plt+0x3ae3c>
   4becc:	ldrb	r3, [fp, #40]	; 0x28
   4bed0:	cmp	r3, #0
   4bed4:	beq	4c064 <fputs@plt+0x3af9c>
   4bed8:	mov	r3, #72	; 0x48
   4bedc:	ldr	r2, [sp, #40]	; 0x28
   4bee0:	mla	r7, r3, r7, r2
   4bee4:	ldr	r2, [sp, #264]	; 0x108
   4bee8:	ldr	r3, [r7, #24]
   4beec:	ldr	r3, [r3, #8]
   4bef0:	cmp	r3, #0
   4bef4:	cmpne	r3, r9
   4bef8:	bne	4c058 <fputs@plt+0x3af90>
   4befc:	mov	r1, #55	; 0x37
   4bf00:	str	r2, [fp, #64]	; 0x40
   4bf04:	cmp	r1, #0
   4bf08:	str	r2, [r5, #8]
   4bf0c:	beq	4bf5c <fputs@plt+0x3ae94>
   4bf10:	str	r6, [sp]
   4bf14:	ldr	r0, [sp, #104]	; 0x68
   4bf18:	ldr	r3, [r9, #44]	; 0x2c
   4bf1c:	bl	28344 <fputs@plt+0x1727c>
   4bf20:	mov	r1, r9
   4bf24:	ldr	r0, [sp, #20]
   4bf28:	bl	32e78 <fputs@plt+0x21db0>
   4bf2c:	ldr	r3, [r8, #36]	; 0x24
   4bf30:	tst	r3, #15
   4bf34:	beq	4bf5c <fputs@plt+0x3ae94>
   4bf38:	ldr	r2, [pc, #384]	; 4c0c0 <fputs@plt+0x3aff8>
   4bf3c:	tst	r3, r2
   4bf40:	bne	4bf5c <fputs@plt+0x3ae94>
   4bf44:	ldrh	r3, [fp, #36]	; 0x24
   4bf48:	tst	r3, #1
   4bf4c:	bne	4bf5c <fputs@plt+0x3ae94>
   4bf50:	mov	r1, #2
   4bf54:	ldr	r0, [sp, #104]	; 0x68
   4bf58:	bl	1b1a0 <fputs@plt+0xa0d8>
   4bf5c:	cmp	r6, #0
   4bf60:	blt	4bf70 <fputs@plt+0x3aea8>
   4bf64:	mov	r1, r6
   4bf68:	ldr	r0, [sp, #20]
   4bf6c:	bl	4ab3c <fputs@plt+0x39a74>
   4bf70:	add	sl, sl, #1
   4bf74:	add	r5, r5, #80	; 0x50
   4bf78:	b	4b67c <fputs@plt+0x3a5b4>
   4bf7c:	tst	r1, #16
   4bf80:	bne	4be80 <fputs@plt+0x3adb8>
   4bf84:	tst	r3, #64	; 0x40
   4bf88:	bne	4c038 <fputs@plt+0x3af70>
   4bf8c:	ldr	r3, [sp, #36]	; 0x24
   4bf90:	cmp	r3, #0
   4bf94:	bne	4c038 <fputs@plt+0x3af70>
   4bf98:	ldrb	r3, [fp, #40]	; 0x28
   4bf9c:	ldr	r2, [sp, #40]	; 0x28
   4bfa0:	cmp	r3, #0
   4bfa4:	moveq	r3, #54	; 0x36
   4bfa8:	ldrne	r3, [r9, #52]	; 0x34
   4bfac:	mov	r9, #72	; 0x48
   4bfb0:	strne	r3, [fp, #60]	; 0x3c
   4bfb4:	mla	r9, r9, r7, r2
   4bfb8:	movne	r3, #55	; 0x37
   4bfbc:	str	r3, [sp]
   4bfc0:	mov	r2, r0
   4bfc4:	mov	r3, r4
   4bfc8:	ldr	r1, [r9, #52]	; 0x34
   4bfcc:	ldr	r0, [sp, #20]
   4bfd0:	bl	32e9c <fputs@plt+0x21dd4>
   4bfd4:	ldrb	r3, [fp, #40]	; 0x28
   4bfd8:	cmp	r3, #0
   4bfdc:	bne	4c018 <fputs@plt+0x3af50>
   4bfe0:	ldrsh	r3, [r4, #34]	; 0x22
   4bfe4:	cmp	r3, #63	; 0x3f
   4bfe8:	bgt	4c018 <fputs@plt+0x3af50>
   4bfec:	ldrb	r3, [r4, #42]	; 0x2a
   4bff0:	tst	r3, #32
   4bff4:	bne	4c018 <fputs@plt+0x3af50>
   4bff8:	ldrd	r0, [r9, #64]	; 0x40
   4bffc:	ldr	r2, [sp, #24]
   4c000:	orrs	r3, r0, r1
   4c004:	bne	4c028 <fputs@plt+0x3af60>
   4c008:	mvn	r3, #13
   4c00c:	mvn	r1, #0
   4c010:	ldr	r0, [sp, #104]	; 0x68
   4c014:	bl	24948 <fputs@plt+0x13880>
   4c018:	ldr	r1, [sp, #32]
   4c01c:	ldr	r0, [sp, #104]	; 0x68
   4c020:	bl	1b1a0 <fputs@plt+0xa0d8>
   4c024:	b	4be80 <fputs@plt+0x3adb8>
   4c028:	lsrs	r1, r1, #1
   4c02c:	rrx	r0, r0
   4c030:	add	r2, r2, #1
   4c034:	b	4c000 <fputs@plt+0x3af38>
   4c038:	ldr	r3, [r4]
   4c03c:	mov	r1, r6
   4c040:	str	r3, [sp]
   4c044:	ldr	r0, [sp, #20]
   4c048:	mov	r3, #0
   4c04c:	ldr	r2, [r4, #28]
   4c050:	bl	28170 <fputs@plt+0x170a8>
   4c054:	b	4be80 <fputs@plt+0x3adb8>
   4c058:	add	r2, r2, #1
   4c05c:	ldr	r3, [r3, #20]
   4c060:	b	4bef0 <fputs@plt+0x3ae28>
   4c064:	ldr	r3, [sp, #264]	; 0x108
   4c068:	ldr	r2, [sp, #48]	; 0x30
   4c06c:	cmp	r3, #0
   4c070:	cmpne	r2, #0
   4c074:	beq	4c090 <fputs@plt+0x3afc8>
   4c078:	ldr	r3, [sp, #68]	; 0x44
   4c07c:	ldr	r2, [sp, #264]	; 0x108
   4c080:	tst	r3, #4096	; 0x1000
   4c084:	movne	r1, #53	; 0x35
   4c088:	moveq	r1, #54	; 0x36
   4c08c:	b	4bf04 <fputs@plt+0x3ae3c>
   4c090:	ldr	r3, [sp, #20]
   4c094:	ldr	r1, [sp, #20]
   4c098:	ldr	r2, [r3, #72]	; 0x48
   4c09c:	add	r3, r2, #1
   4c0a0:	str	r3, [r1, #72]	; 0x48
   4c0a4:	mov	r1, #54	; 0x36
   4c0a8:	b	4bf04 <fputs@plt+0x3ae3c>
   4c0ac:	andeq	r7, r7, r2, lsl #17
   4c0b0:	andeq	r1, r0, r1, lsl #2
   4c0b4:	muleq	r7, lr, r8
   4c0b8:	andeq	r1, r0, r1, lsl #4
   4c0bc:	andeq	r1, r0, r1, asr #4
   4c0c0:	andeq	r8, r0, r2
   4c0c4:	andeq	r4, r0, r1, asr #4
   4c0c8:	ldrdeq	r7, [r7], -ip
   4c0cc:	andeq	r7, r7, r2, asr #17
   4c0d0:	andeq	r3, r7, fp, lsr #17
   4c0d4:	andeq	r0, r0, r2, lsl #2
   4c0d8:	sub	r3, r9, #124	; 0x7c
   4c0dc:	str	r3, [sp, #96]	; 0x60
   4c0e0:	ldr	r3, [r9, #-60]	; 0xffffffc4
   4c0e4:	ldr	r3, [r3, #36]	; 0x24
   4c0e8:	tst	r3, #16384	; 0x4000
   4c0ec:	bne	4c274 <fputs@plt+0x3b1ac>
   4c0f0:	ldr	r3, [sp, #20]
   4c0f4:	ldrb	r3, [r3, #453]	; 0x1c5
   4c0f8:	cmp	r3, #2
   4c0fc:	bne	4c124 <fputs@plt+0x3b05c>
   4c100:	ldr	r3, [sp, #68]	; 0x44
   4c104:	ldr	r2, [sp, #96]	; 0x60
   4c108:	str	r3, [sp, #4]
   4c10c:	ldrb	r3, [r9, #-80]	; 0xffffffb0
   4c110:	ldr	r1, [sp, #40]	; 0x28
   4c114:	ldr	r0, [sp, #20]
   4c118:	str	r3, [sp]
   4c11c:	ldr	r3, [sp, #116]	; 0x74
   4c120:	bl	39400 <fputs@plt+0x28338>
   4c124:	ldr	r3, [sp, #104]	; 0x68
   4c128:	ldr	r4, [fp]
   4c12c:	ldrb	r6, [r9, #-80]	; 0xffffffb0
   4c130:	ldr	r3, [r3, #32]
   4c134:	ldr	r7, [fp, #4]
   4c138:	str	r3, [r9, #-92]	; 0xffffffa4
   4c13c:	ldr	r3, [r4]
   4c140:	ldr	r0, [sp, #180]	; 0xb4
   4c144:	str	r3, [sp, #72]	; 0x48
   4c148:	ldr	r3, [r9, #-60]	; 0xffffffc4
   4c14c:	ldr	sl, [r4, #8]
   4c150:	str	r3, [sp, #36]	; 0x24
   4c154:	mov	r3, #72	; 0x48
   4c158:	mla	r3, r3, r6, r7
   4c15c:	ldr	r3, [r3, #52]	; 0x34
   4c160:	mov	r1, r3
   4c164:	str	r3, [sp, #32]
   4c168:	bl	17934 <fputs@plt+0x686c>
   4c16c:	ldrd	r2, [sp, #128]	; 0x80
   4c170:	bic	r2, r2, r0
   4c174:	bic	r3, r3, r1
   4c178:	mov	r1, r3
   4c17c:	mov	r0, r2
   4c180:	strd	r0, [r9, #-52]	; 0xffffffcc
   4c184:	ldrd	r2, [fp, #24]
   4c188:	ldr	r0, [sl, #24]
   4c18c:	strd	r2, [sp, #48]	; 0x30
   4c190:	ldr	r3, [sp, #36]	; 0x24
   4c194:	ldr	r3, [r3, #36]	; 0x24
   4c198:	ands	r3, r3, #64	; 0x40
   4c19c:	ldrhne	r3, [fp, #36]	; 0x24
   4c1a0:	lsrne	r3, r3, #5
   4c1a4:	eorne	r3, r3, #1
   4c1a8:	andne	r3, r3, #1
   4c1ac:	str	r3, [sp, #136]	; 0x88
   4c1b0:	ldr	r3, [sp, #136]	; 0x88
   4c1b4:	str	r3, [sp, #100]	; 0x64
   4c1b8:	bl	2823c <fputs@plt+0x17174>
   4c1bc:	str	r0, [r9, #-108]	; 0xffffff94
   4c1c0:	str	r0, [r9, #-112]	; 0xffffff90
   4c1c4:	mov	r5, r0
   4c1c8:	ldr	r0, [sl, #24]
   4c1cc:	bl	2823c <fputs@plt+0x17174>
   4c1d0:	ldrb	r3, [r9, #-80]	; 0xffffffb0
   4c1d4:	cmp	r3, #0
   4c1d8:	str	r0, [sp, #140]	; 0x8c
   4c1dc:	str	r0, [r9, #-100]	; 0xffffff9c
   4c1e0:	beq	4c218 <fputs@plt+0x3b150>
   4c1e4:	mov	r3, #72	; 0x48
   4c1e8:	mla	r3, r3, r6, r7
   4c1ec:	ldrb	r3, [r3, #44]	; 0x2c
   4c1f0:	tst	r3, #8
   4c1f4:	beq	4c218 <fputs@plt+0x3b150>
   4c1f8:	ldr	r3, [r4, #76]	; 0x4c
   4c1fc:	mov	r2, #0
   4c200:	add	r3, r3, #1
   4c204:	str	r3, [r4, #76]	; 0x4c
   4c208:	mov	r1, #22
   4c20c:	str	r3, [r9, #-124]	; 0xffffff84
   4c210:	mov	r0, sl
   4c214:	bl	2883c <fputs@plt+0x17774>
   4c218:	mov	r3, #72	; 0x48
   4c21c:	mla	r3, r3, r6, r7
   4c220:	ldrb	r2, [r3, #45]	; 0x2d
   4c224:	tst	r2, #16
   4c228:	str	r2, [sp, #56]	; 0x38
   4c22c:	beq	4c938 <fputs@plt+0x3b870>
   4c230:	ldr	r6, [r3, #36]	; 0x24
   4c234:	ldr	r3, [r3, #32]
   4c238:	mov	r2, r6
   4c23c:	str	r3, [sp]
   4c240:	mov	r1, #16
   4c244:	mov	r3, #0
   4c248:	mov	r0, sl
   4c24c:	bl	28344 <fputs@plt+0x1727c>
   4c250:	mov	r3, r5
   4c254:	mov	r2, r6
   4c258:	mov	r1, #18
   4c25c:	mov	r0, sl
   4c260:	bl	2883c <fputs@plt+0x17774>
   4c264:	mov	r3, #13
   4c268:	str	r0, [r9, #-72]	; 0xffffffb8
   4c26c:	strb	r3, [r9, #-79]	; 0xffffffb1
   4c270:	b	4ca78 <fputs@plt+0x3b9b0>
   4c274:	ldrb	r3, [r9, #-80]	; 0xffffffb0
   4c278:	mov	r4, #72	; 0x48
   4c27c:	ldr	r2, [sp, #40]	; 0x28
   4c280:	str	r3, [sp, #48]	; 0x30
   4c284:	mla	r3, r4, r3, r2
   4c288:	add	r3, r3, #8
   4c28c:	str	r3, [sp, #80]	; 0x50
   4c290:	ldr	r3, [sp, #20]
   4c294:	mov	r0, r3
   4c298:	ldr	r5, [r3, #8]
   4c29c:	bl	287f0 <fputs@plt+0x17728>
   4c2a0:	ldr	r3, [sp, #48]	; 0x30
   4c2a4:	ldr	r2, [sp, #40]	; 0x28
   4c2a8:	mov	r1, #48	; 0x30
   4c2ac:	mla	r3, r4, r3, r2
   4c2b0:	ldr	r4, [fp, #348]	; 0x15c
   4c2b4:	ldr	sl, [r9, #-60]	; 0xffffffc4
   4c2b8:	ldr	r2, [r3, #24]
   4c2bc:	ldr	r7, [sp, #108]	; 0x6c
   4c2c0:	str	r2, [sp, #36]	; 0x24
   4c2c4:	ldr	r2, [fp, #340]	; 0x154
   4c2c8:	ldr	r8, [sp, #24]
   4c2cc:	str	r3, [sp, #88]	; 0x58
   4c2d0:	mla	r2, r1, r2, r4
   4c2d4:	mov	r1, #0
   4c2d8:	str	r2, [sp, #84]	; 0x54
   4c2dc:	mov	r2, #0
   4c2e0:	str	r2, [sp, #32]
   4c2e4:	str	r0, [sp, #112]	; 0x70
   4c2e8:	mov	r0, #0
   4c2ec:	strd	r0, [sp, #56]	; 0x38
   4c2f0:	ldr	r3, [sp, #84]	; 0x54
   4c2f4:	cmp	r3, r4
   4c2f8:	bhi	4c668 <fputs@plt+0x3b5a0>
   4c2fc:	uxth	r3, r8
   4c300:	strh	r3, [sl, #24]
   4c304:	strh	r3, [sl, #40]	; 0x28
   4c308:	ldr	r3, [pc, #-588]	; 4c0c4 <fputs@plt+0x3affc>
   4c30c:	ldr	r2, [sp, #48]	; 0x30
   4c310:	ldr	r1, [sp, #40]	; 0x28
   4c314:	str	r3, [sl, #36]	; 0x24
   4c318:	mov	r3, #72	; 0x48
   4c31c:	ldr	r6, [sp, #24]
   4c320:	mla	r3, r3, r2, r1
   4c324:	ldrd	r2, [r3, #64]	; 0x40
   4c328:	strd	r2, [sp, #72]	; 0x48
   4c32c:	ldrd	r2, [sp, #56]	; 0x38
   4c330:	ldrd	r0, [sp, #72]	; 0x48
   4c334:	mvn	r3, r3
   4c338:	orr	r3, r3, #-2147483648	; 0x80000000
   4c33c:	and	r1, r1, r3
   4c340:	ldr	r3, [sp, #36]	; 0x24
   4c344:	mvn	r2, r2
   4c348:	and	r0, r0, r2
   4c34c:	ldrsh	r4, [r3, #34]	; 0x22
   4c350:	strd	r0, [sp, #88]	; 0x58
   4c354:	cmp	r4, #63	; 0x3f
   4c358:	movlt	r3, r4
   4c35c:	movge	r3, #63	; 0x3f
   4c360:	str	r3, [sp, #100]	; 0x64
   4c364:	ldr	r3, [sp, #100]	; 0x64
   4c368:	cmp	r3, r6
   4c36c:	bgt	4c7b8 <fputs@plt+0x3b6f0>
   4c370:	ldrd	r2, [sp, #72]	; 0x48
   4c374:	ldr	r0, [sp, #20]
   4c378:	cmp	r2, #0
   4c37c:	sbcs	r3, r3, #0
   4c380:	sublt	r4, r4, #63	; 0x3f
   4c384:	addlt	r8, r8, r4
   4c388:	add	r1, r8, #1
   4c38c:	add	r3, sp, #192	; 0xc0
   4c390:	mov	r2, #0
   4c394:	sxth	r1, r1
   4c398:	ldr	r0, [r0]
   4c39c:	bl	200cc <fputs@plt+0xf004>
   4c3a0:	subs	r6, r0, #0
   4c3a4:	beq	4c644 <fputs@plt+0x3b57c>
   4c3a8:	ldr	r3, [pc, #-744]	; 4c0c8 <fputs@plt+0x3b000>
   4c3ac:	str	r6, [sl, #28]
   4c3b0:	str	r3, [r6]
   4c3b4:	ldr	r3, [sp, #36]	; 0x24
   4c3b8:	ldr	r7, [fp, #348]	; 0x15c
   4c3bc:	ldr	r4, [sp, #24]
   4c3c0:	str	r3, [r6, #12]
   4c3c4:	mov	r2, #0
   4c3c8:	mov	r3, #0
   4c3cc:	strd	r2, [sp, #72]	; 0x48
   4c3d0:	ldr	r3, [sp, #84]	; 0x54
   4c3d4:	cmp	r3, r7
   4c3d8:	bhi	4c7dc <fputs@plt+0x3b714>
   4c3dc:	ldr	r7, [sp, #24]
   4c3e0:	ldr	r3, [sp, #100]	; 0x64
   4c3e4:	cmp	r3, r7
   4c3e8:	bgt	4c888 <fputs@plt+0x3b7c0>
   4c3ec:	ldr	r2, [sp, #48]	; 0x30
   4c3f0:	ldr	r1, [sp, #40]	; 0x28
   4c3f4:	mov	r3, #72	; 0x48
   4c3f8:	mla	r3, r3, r2, r1
   4c3fc:	ldrd	r2, [r3, #64]	; 0x40
   4c400:	cmp	r2, #0
   4c404:	sbcs	r3, r3, #0
   4c408:	lsllt	r1, r4, #1
   4c40c:	lsllt	r2, r4, #2
   4c410:	movlt	r3, #63	; 0x3f
   4c414:	blt	4c8ec <fputs@plt+0x3b824>
   4c418:	ldr	r2, [r6, #4]
   4c41c:	lsl	r3, r4, #1
   4c420:	mvn	r1, #0
   4c424:	strh	r1, [r2, r3]
   4c428:	ldr	r3, [r6, #32]
   4c42c:	ldr	r2, [pc, #-868]	; 4c0d0 <fputs@plt+0x3b008>
   4c430:	ldr	r1, [sp, #20]
   4c434:	str	r2, [r3, r4, lsl #2]
   4c438:	ldr	r3, [sp, #20]
   4c43c:	mov	r0, r5
   4c440:	mov	r7, #72	; 0x48
   4c444:	ldr	r2, [r3, #72]	; 0x48
   4c448:	add	r3, r2, #1
   4c44c:	str	r3, [r1, #72]	; 0x48
   4c450:	str	r2, [r9, #-116]	; 0xffffff8c
   4c454:	add	r3, r8, #1
   4c458:	mov	r1, #56	; 0x38
   4c45c:	bl	2883c <fputs@plt+0x17774>
   4c460:	mov	r1, r6
   4c464:	ldr	r0, [sp, #20]
   4c468:	bl	32e78 <fputs@plt+0x21db0>
   4c46c:	ldr	r3, [sp, #20]
   4c470:	ldr	r2, [sp, #20]
   4c474:	ldr	r3, [r3, #108]	; 0x6c
   4c478:	add	r3, r3, #1
   4c47c:	str	r3, [r2, #108]	; 0x6c
   4c480:	ldr	r3, [fp, #328]	; 0x148
   4c484:	ldr	r3, [r3, #4]
   4c488:	str	r3, [sp, #36]	; 0x24
   4c48c:	ldrb	r3, [r9, #-80]	; 0xffffffb0
   4c490:	ldr	r2, [sp, #36]	; 0x24
   4c494:	str	r3, [sp, #48]	; 0x30
   4c498:	mla	r7, r7, r3, r2
   4c49c:	ldrb	r3, [r7, #45]	; 0x2d
   4c4a0:	tst	r3, #16
   4c4a4:	beq	4c900 <fputs@plt+0x3b838>
   4c4a8:	mov	r3, #0
   4c4ac:	mov	r2, r3
   4c4b0:	mov	r1, #22
   4c4b4:	mov	r0, r5
   4c4b8:	ldr	r8, [r7, #36]	; 0x24
   4c4bc:	bl	2883c <fputs@plt+0x17774>
   4c4c0:	ldr	r3, [r7, #32]
   4c4c4:	mov	r2, r8
   4c4c8:	str	r3, [sp]
   4c4cc:	mov	r1, #16
   4c4d0:	mov	r3, #0
   4c4d4:	str	r0, [sp, #56]	; 0x38
   4c4d8:	mov	r0, r5
   4c4dc:	bl	28344 <fputs@plt+0x1727c>
   4c4e0:	mov	r2, r8
   4c4e4:	mov	r1, #18
   4c4e8:	mov	r0, r5
   4c4ec:	bl	287d8 <fputs@plt+0x17710>
   4c4f0:	mov	r7, r0
   4c4f4:	ldr	r3, [sp, #32]
   4c4f8:	cmp	r3, #0
   4c4fc:	ldreq	r8, [sp, #24]
   4c500:	beq	4c530 <fputs@plt+0x3b468>
   4c504:	ldr	r0, [r5, #24]
   4c508:	bl	2823c <fputs@plt+0x17174>
   4c50c:	mov	r3, #16
   4c510:	ldr	r1, [sp, #32]
   4c514:	mov	r2, r0
   4c518:	mov	r8, r0
   4c51c:	ldr	r0, [sp, #20]
   4c520:	bl	52578 <fputs@plt+0x414b0>
   4c524:	ldr	r3, [sl, #36]	; 0x24
   4c528:	orr	r3, r3, #131072	; 0x20000
   4c52c:	str	r3, [sl, #36]	; 0x24
   4c530:	ldr	r0, [sp, #20]
   4c534:	bl	168d0 <fputs@plt+0x5808>
   4c538:	mov	r3, #0
   4c53c:	str	r3, [sp, #12]
   4c540:	str	r3, [sp, #8]
   4c544:	str	r3, [sp, #4]
   4c548:	str	r3, [sp]
   4c54c:	mov	r1, r6
   4c550:	ldr	r2, [r9, #-120]	; 0xffffff88
   4c554:	mov	r3, r0
   4c558:	mov	sl, r0
   4c55c:	ldr	r0, [sp, #20]
   4c560:	bl	52b98 <fputs@plt+0x41ad0>
   4c564:	mov	r3, sl
   4c568:	ldr	r2, [r9, #-116]	; 0xffffff8c
   4c56c:	mov	r1, #110	; 0x6e
   4c570:	str	r0, [sp, #72]	; 0x48
   4c574:	mov	r0, r5
   4c578:	bl	2883c <fputs@plt+0x17774>
   4c57c:	mov	r1, #16
   4c580:	mov	r0, r5
   4c584:	bl	1b1a0 <fputs@plt+0xa0d8>
   4c588:	ldr	r3, [sp, #32]
   4c58c:	cmp	r3, #0
   4c590:	beq	4c5a0 <fputs@plt+0x3b4d8>
   4c594:	mov	r1, r8
   4c598:	mov	r0, r5
   4c59c:	bl	16284 <fputs@plt+0x51bc>
   4c5a0:	ldr	r2, [sp, #48]	; 0x30
   4c5a4:	mov	r3, #72	; 0x48
   4c5a8:	ldr	r1, [sp, #36]	; 0x24
   4c5ac:	mla	r2, r3, r2, r1
   4c5b0:	add	r6, r2, #40	; 0x28
   4c5b4:	ldrb	r3, [r2, #45]	; 0x2d
   4c5b8:	tst	r3, #16
   4c5bc:	beq	4c920 <fputs@plt+0x3b858>
   4c5c0:	ldr	r3, [sp, #72]	; 0x48
   4c5c4:	ldr	r1, [sp, #56]	; 0x38
   4c5c8:	mov	r0, r5
   4c5cc:	add	r4, r4, r3
   4c5d0:	bl	162ac <fputs@plt+0x51e4>
   4c5d4:	mov	r3, #1
   4c5d8:	mov	r1, r7
   4c5dc:	str	r4, [r0, #8]
   4c5e0:	str	r3, [sp]
   4c5e4:	mov	r0, r5
   4c5e8:	ldr	r3, [r2, #40]	; 0x28
   4c5ec:	ldr	r2, [r9, #-120]	; 0xffffff88
   4c5f0:	bl	17978 <fputs@plt+0x68b0>
   4c5f4:	mov	r1, r7
   4c5f8:	mov	r0, r5
   4c5fc:	bl	289a4 <fputs@plt+0x178dc>
   4c600:	ldrb	r3, [r6, #5]
   4c604:	bic	r3, r3, #16
   4c608:	strb	r3, [r6, #5]
   4c60c:	mov	r1, #3
   4c610:	mov	r0, r5
   4c614:	bl	1b1a0 <fputs@plt+0xa0d8>
   4c618:	mov	r1, r7
   4c61c:	mov	r0, r5
   4c620:	bl	1d4a4 <fputs@plt+0xc3dc>
   4c624:	mov	r1, sl
   4c628:	ldr	r0, [sp, #20]
   4c62c:	bl	1bdc4 <fputs@plt+0xacfc>
   4c630:	ldr	r0, [sp, #20]
   4c634:	bl	1bbd0 <fputs@plt+0xab08>
   4c638:	ldr	r1, [sp, #112]	; 0x70
   4c63c:	mov	r0, r5
   4c640:	bl	1d4a4 <fputs@plt+0xc3dc>
   4c644:	ldr	r3, [sp, #20]
   4c648:	ldr	r1, [sp, #32]
   4c64c:	ldr	r0, [r3]
   4c650:	bl	1e430 <fputs@plt+0xd368>
   4c654:	ldr	r3, [sp, #44]	; 0x2c
   4c658:	ldrb	r3, [r3, #69]	; 0x45
   4c65c:	cmp	r3, #0
   4c660:	beq	4c0f0 <fputs@plt+0x3b028>
   4c664:	b	4bcec <fputs@plt+0x3ac24>
   4c668:	ldrd	r2, [sl]
   4c66c:	orrs	r3, r2, r3
   4c670:	bne	4c6e4 <fputs@plt+0x3b61c>
   4c674:	ldrh	r3, [r4, #20]
   4c678:	tst	r3, #2
   4c67c:	bne	4c6e4 <fputs@plt+0x3b61c>
   4c680:	ldr	r6, [r4]
   4c684:	ldr	r3, [r6, #4]
   4c688:	ands	r3, r3, #1
   4c68c:	str	r3, [sp, #72]	; 0x48
   4c690:	bne	4c6e4 <fputs@plt+0x3b61c>
   4c694:	ldr	r3, [sp, #88]	; 0x58
   4c698:	mov	r1, #3
   4c69c:	mov	r0, r6
   4c6a0:	ldr	r2, [r3, #52]	; 0x34
   4c6a4:	bl	1b5dc <fputs@plt+0xa514>
   4c6a8:	cmp	r0, #0
   4c6ac:	beq	4c6e4 <fputs@plt+0x3b61c>
   4c6b0:	ldr	r3, [sp, #20]
   4c6b4:	ldr	r2, [sp, #72]	; 0x48
   4c6b8:	mov	r1, r6
   4c6bc:	ldr	r3, [r3]
   4c6c0:	mov	r0, r3
   4c6c4:	str	r3, [sp, #72]	; 0x48
   4c6c8:	bl	21e40 <fputs@plt+0x10d78>
   4c6cc:	ldr	r3, [sp, #72]	; 0x48
   4c6d0:	ldr	r1, [sp, #32]
   4c6d4:	mov	r2, r0
   4c6d8:	mov	r0, r3
   4c6dc:	bl	1f0f0 <fputs@plt+0xe028>
   4c6e0:	str	r0, [sp, #32]
   4c6e4:	ldrd	r2, [sp, #128]	; 0x80
   4c6e8:	ldr	r1, [sp, #80]	; 0x50
   4c6ec:	mov	r0, r4
   4c6f0:	bl	1c298 <fputs@plt+0xb1d0>
   4c6f4:	cmp	r0, #0
   4c6f8:	beq	4c7a0 <fputs@plt+0x3b6d8>
   4c6fc:	ldr	r6, [r4, #12]
   4c700:	cmp	r6, #63	; 0x3f
   4c704:	bgt	4c7a8 <fputs@plt+0x3b6e0>
   4c708:	mov	r2, r6
   4c70c:	mov	r0, #1
   4c710:	mov	r1, #0
   4c714:	bl	70128 <fputs@plt+0x5f060>
   4c718:	strd	r0, [sp, #72]	; 0x48
   4c71c:	cmp	r7, #0
   4c720:	bne	4c744 <fputs@plt+0x3b67c>
   4c724:	ldr	r3, [sp, #36]	; 0x24
   4c728:	ldr	r2, [sp, #36]	; 0x24
   4c72c:	ldr	r1, [pc, #-1640]	; 4c0cc <fputs@plt+0x3b004>
   4c730:	ldr	r3, [r3, #4]
   4c734:	ldr	r2, [r2]
   4c738:	mov	r0, #284	; 0x11c
   4c73c:	ldr	r3, [r3, r6, lsl #4]
   4c740:	bl	2d7f8 <fputs@plt+0x1c730>
   4c744:	ldrd	r2, [sp, #56]	; 0x38
   4c748:	ldrd	r0, [sp, #72]	; 0x48
   4c74c:	and	r2, r2, r0
   4c750:	and	r3, r3, r1
   4c754:	orrs	r3, r2, r3
   4c758:	bne	4c79c <fputs@plt+0x3b6d4>
   4c75c:	ldr	r3, [sp, #20]
   4c760:	add	r6, r8, #1
   4c764:	mov	r2, r6
   4c768:	mov	r1, sl
   4c76c:	ldr	r0, [r3]
   4c770:	bl	1f500 <fputs@plt+0xe438>
   4c774:	cmp	r0, #0
   4c778:	bne	4c644 <fputs@plt+0x3b57c>
   4c77c:	ldr	r3, [sl, #48]	; 0x30
   4c780:	ldrd	r0, [sp, #56]	; 0x38
   4c784:	str	r4, [r3, r8, lsl #2]
   4c788:	ldrd	r2, [sp, #72]	; 0x48
   4c78c:	mov	r8, r6
   4c790:	orr	r2, r2, r0
   4c794:	orr	r3, r3, r1
   4c798:	strd	r2, [sp, #56]	; 0x38
   4c79c:	mov	r7, #1
   4c7a0:	add	r4, r4, #48	; 0x30
   4c7a4:	b	4c2f0 <fputs@plt+0x3b228>
   4c7a8:	mov	r2, #0
   4c7ac:	mov	r3, #-2147483648	; 0x80000000
   4c7b0:	strd	r2, [sp, #72]	; 0x48
   4c7b4:	b	4c71c <fputs@plt+0x3b654>
   4c7b8:	mov	r2, r6
   4c7bc:	ldrd	r0, [sp, #88]	; 0x58
   4c7c0:	bl	7010c <fputs@plt+0x5f044>
   4c7c4:	mov	r1, #0
   4c7c8:	add	r6, r6, #1
   4c7cc:	and	r0, r0, #1
   4c7d0:	orrs	r3, r0, r1
   4c7d4:	addne	r8, r8, #1
   4c7d8:	b	4c364 <fputs@plt+0x3b29c>
   4c7dc:	ldrd	r2, [sp, #128]	; 0x80
   4c7e0:	ldr	r1, [sp, #80]	; 0x50
   4c7e4:	mov	r0, r7
   4c7e8:	bl	1c298 <fputs@plt+0xb1d0>
   4c7ec:	cmp	r0, #0
   4c7f0:	beq	4c880 <fputs@plt+0x3b7b8>
   4c7f4:	ldr	r3, [r7, #12]
   4c7f8:	cmp	r3, #63	; 0x3f
   4c7fc:	str	r3, [sp, #56]	; 0x38
   4c800:	movgt	r0, #0
   4c804:	movgt	r1, #-2147483648	; 0x80000000
   4c808:	bgt	4c81c <fputs@plt+0x3b754>
   4c80c:	mov	r2, r3
   4c810:	mov	r0, #1
   4c814:	mov	r1, #0
   4c818:	bl	70128 <fputs@plt+0x5f060>
   4c81c:	ldrd	r2, [sp, #72]	; 0x48
   4c820:	and	r2, r2, r0
   4c824:	and	r3, r3, r1
   4c828:	orrs	r3, r2, r3
   4c82c:	bne	4c880 <fputs@plt+0x3b7b8>
   4c830:	ldrd	r2, [sp, #72]	; 0x48
   4c834:	ldr	ip, [r7]
   4c838:	orr	r2, r2, r0
   4c83c:	orr	r3, r3, r1
   4c840:	ldr	r1, [r6, #4]
   4c844:	strd	r2, [sp, #72]	; 0x48
   4c848:	ldrh	r3, [sp, #56]	; 0x38
   4c84c:	lsl	r2, r4, #1
   4c850:	ldr	r0, [sp, #20]
   4c854:	strh	r3, [r1, r2]
   4c858:	ldr	r2, [ip, #16]
   4c85c:	ldr	r1, [ip, #12]
   4c860:	bl	33c58 <fputs@plt+0x22b90>
   4c864:	ldr	r1, [r6, #32]
   4c868:	lsl	r2, r4, #2
   4c86c:	add	r4, r4, #1
   4c870:	cmp	r0, #0
   4c874:	ldrne	r3, [r0]
   4c878:	ldreq	r3, [pc, #-1968]	; 4c0d0 <fputs@plt+0x3b008>
   4c87c:	str	r3, [r1, r2]
   4c880:	add	r7, r7, #48	; 0x30
   4c884:	b	4c3d0 <fputs@plt+0x3b308>
   4c888:	mov	r2, r7
   4c88c:	ldrd	r0, [sp, #88]	; 0x58
   4c890:	bl	7010c <fputs@plt+0x5f044>
   4c894:	mov	r1, #0
   4c898:	and	r0, r0, #1
   4c89c:	orrs	r3, r0, r1
   4c8a0:	beq	4c8c0 <fputs@plt+0x3b7f8>
   4c8a4:	ldr	r2, [r6, #4]
   4c8a8:	lsl	r3, r4, #1
   4c8ac:	strh	r7, [r2, r3]
   4c8b0:	ldr	r3, [r6, #32]
   4c8b4:	ldr	r2, [pc, #-2028]	; 4c0d0 <fputs@plt+0x3b008>
   4c8b8:	str	r2, [r3, r4, lsl #2]
   4c8bc:	add	r4, r4, #1
   4c8c0:	add	r7, r7, #1
   4c8c4:	b	4c3e0 <fputs@plt+0x3b318>
   4c8c8:	ldr	r0, [r6, #4]
   4c8cc:	ldr	ip, [pc, #-2052]	; 4c0d0 <fputs@plt+0x3b008>
   4c8d0:	add	r4, r4, #1
   4c8d4:	strh	r3, [r0, r1]
   4c8d8:	ldr	r0, [r6, #32]
   4c8dc:	add	r3, r3, #1
   4c8e0:	add	r1, r1, #2
   4c8e4:	str	ip, [r0, r2]
   4c8e8:	add	r2, r2, #4
   4c8ec:	ldr	r0, [sp, #36]	; 0x24
   4c8f0:	ldrsh	r0, [r0, #34]	; 0x22
   4c8f4:	cmp	r3, r0
   4c8f8:	blt	4c8c8 <fputs@plt+0x3b800>
   4c8fc:	b	4c418 <fputs@plt+0x3b350>
   4c900:	ldr	r2, [r9, #-120]	; 0xffffff88
   4c904:	mov	r1, #108	; 0x6c
   4c908:	mov	r0, r5
   4c90c:	bl	287d8 <fputs@plt+0x17710>
   4c910:	ldr	r3, [sp, #24]
   4c914:	str	r3, [sp, #56]	; 0x38
   4c918:	mov	r7, r0
   4c91c:	b	4c4f4 <fputs@plt+0x3b42c>
   4c920:	add	r3, r7, #1
   4c924:	ldr	r2, [r9, #-120]	; 0xffffff88
   4c928:	mov	r1, #7
   4c92c:	mov	r0, r5
   4c930:	bl	2883c <fputs@plt+0x17774>
   4c934:	b	4c60c <fputs@plt+0x3b544>
   4c938:	ldr	r2, [sp, #116]	; 0x74
   4c93c:	ldrd	r0, [sp, #48]	; 0x30
   4c940:	bl	7010c <fputs@plt+0x5f044>
   4c944:	and	r3, r0, #1
   4c948:	str	r3, [sp, #48]	; 0x30
   4c94c:	ldr	r3, [sp, #36]	; 0x24
   4c950:	mov	r8, r0
   4c954:	ldr	r2, [r3, #36]	; 0x24
   4c958:	ands	r3, r2, #1024	; 0x400
   4c95c:	beq	4cc64 <fputs@plt+0x3bb9c>
   4c960:	ldr	r3, [sp, #36]	; 0x24
   4c964:	mov	r0, r4
   4c968:	ldrh	r5, [r3, #40]	; 0x28
   4c96c:	ldr	r3, [r4, #108]	; 0x6c
   4c970:	add	r3, r3, #1
   4c974:	str	r3, [r4, #108]	; 0x6c
   4c978:	add	r3, r5, #2
   4c97c:	mov	r1, r3
   4c980:	str	r3, [sp, #84]	; 0x54
   4c984:	bl	16900 <fputs@plt+0x5838>
   4c988:	ldr	r8, [r9, #-112]	; 0xffffff90
   4c98c:	ldr	r6, [sp, #24]
   4c990:	mov	r7, r0
   4c994:	add	r3, r0, #2
   4c998:	str	r3, [sp, #56]	; 0x38
   4c99c:	cmp	r5, r6
   4c9a0:	bgt	4cad0 <fputs@plt+0x3ba08>
   4c9a4:	ldr	r2, [sp, #36]	; 0x24
   4c9a8:	mov	r3, r7
   4c9ac:	mov	r1, #22
   4c9b0:	ldr	r2, [r2, #24]
   4c9b4:	mov	r0, sl
   4c9b8:	bl	2883c <fputs@plt+0x17774>
   4c9bc:	mov	r2, r5
   4c9c0:	add	r3, r7, #1
   4c9c4:	mov	r1, #22
   4c9c8:	mov	r0, sl
   4c9cc:	bl	2883c <fputs@plt+0x17774>
   4c9d0:	ldr	r2, [sp, #36]	; 0x24
   4c9d4:	ldr	r3, [sp, #36]	; 0x24
   4c9d8:	mov	r1, #11
   4c9dc:	ldrb	r2, [r2, #28]
   4c9e0:	ldr	r3, [r3, #32]
   4c9e4:	mov	r0, sl
   4c9e8:	cmp	r2, #0
   4c9ec:	mvneq	r2, #1
   4c9f0:	mvnne	r2, #10
   4c9f4:	str	r2, [sp, #8]
   4c9f8:	str	r3, [sp, #4]
   4c9fc:	str	r7, [sp]
   4ca00:	mov	r3, r8
   4ca04:	ldr	r2, [sp, #32]
   4ca08:	bl	28464 <fputs@plt+0x1739c>
   4ca0c:	ldr	r3, [sp, #36]	; 0x24
   4ca10:	mov	r6, #0
   4ca14:	sub	r5, r5, #1
   4ca18:	strb	r6, [r3, #28]
   4ca1c:	ldr	r3, [sp, #32]
   4ca20:	str	r3, [r9, #-76]	; 0xffffffb4
   4ca24:	ldrb	r3, [fp, #40]	; 0x28
   4ca28:	cmp	r3, r6
   4ca2c:	moveq	r3, #154	; 0x9a
   4ca30:	movne	r3, #160	; 0xa0
   4ca34:	strb	r3, [r9, #-79]	; 0xffffffb1
   4ca38:	ldr	r3, [sl, #32]
   4ca3c:	str	r3, [r9, #-72]	; 0xffffffb8
   4ca40:	ldr	r3, [r9, #-68]	; 0xffffffbc
   4ca44:	str	r3, [sp, #56]	; 0x38
   4ca48:	lsl	r3, r5, #2
   4ca4c:	str	r3, [sp, #80]	; 0x50
   4ca50:	add	r3, r7, #2
   4ca54:	str	r3, [sp, #88]	; 0x58
   4ca58:	cmn	r5, #1
   4ca5c:	bne	4cb34 <fputs@plt+0x3ba6c>
   4ca60:	mov	r0, r4
   4ca64:	ldr	r2, [sp, #84]	; 0x54
   4ca68:	mov	r1, r7
   4ca6c:	bl	1de10 <fputs@plt+0xcd48>
   4ca70:	mov	r0, r4
   4ca74:	bl	1bbd0 <fputs@plt+0xab08>
   4ca78:	ldr	r6, [fp, #340]	; 0x154
   4ca7c:	ldr	r5, [fp, #348]	; 0x15c
   4ca80:	cmp	r6, #0
   4ca84:	add	r5, r5, #48	; 0x30
   4ca88:	bgt	4dd9c <fputs@plt+0x3ccd4>
   4ca8c:	ldr	r7, [fp, #340]	; 0x154
   4ca90:	ldr	r5, [fp, #348]	; 0x15c
   4ca94:	cmp	r7, #0
   4ca98:	add	r5, r5, #48	; 0x30
   4ca9c:	bgt	4de40 <fputs@plt+0x3cd78>
   4caa0:	ldr	r3, [r9, #-124]	; 0xffffff84
   4caa4:	cmp	r3, #0
   4caa8:	bne	4df28 <fputs@plt+0x3ce60>
   4caac:	ldrd	r2, [r9, #-52]	; 0xffffffcc
   4cab0:	strd	r2, [sp, #128]	; 0x80
   4cab4:	ldr	r3, [r9, #-100]	; 0xffffff9c
   4cab8:	add	r9, r9, #80	; 0x50
   4cabc:	str	r3, [fp, #48]	; 0x30
   4cac0:	ldr	r3, [sp, #116]	; 0x74
   4cac4:	add	r3, r3, #1
   4cac8:	str	r3, [sp, #116]	; 0x74
   4cacc:	b	4b6c0 <fputs@plt+0x3a5f8>
   4cad0:	ldr	r3, [sp, #56]	; 0x38
   4cad4:	add	r2, r3, r6
   4cad8:	ldr	r3, [sp, #36]	; 0x24
   4cadc:	ldr	r3, [r3, #48]	; 0x30
   4cae0:	ldr	r1, [r3, r6, lsl #2]
   4cae4:	cmp	r1, #0
   4cae8:	beq	4cb18 <fputs@plt+0x3ba50>
   4caec:	ldrh	r3, [r1, #18]
   4caf0:	tst	r3, #1
   4caf4:	beq	4cb20 <fputs@plt+0x3ba58>
   4caf8:	ldr	r3, [sp, #48]	; 0x30
   4cafc:	str	r2, [sp, #4]
   4cb00:	str	r3, [sp]
   4cb04:	ldr	r2, [sp, #96]	; 0x60
   4cb08:	mov	r3, r6
   4cb0c:	mov	r0, r4
   4cb10:	bl	4afec <fputs@plt+0x39f24>
   4cb14:	ldr	r8, [r9, #-108]	; 0xffffff94
   4cb18:	add	r6, r6, #1
   4cb1c:	b	4c99c <fputs@plt+0x3b8d4>
   4cb20:	ldr	r3, [r1]
   4cb24:	mov	r0, r4
   4cb28:	ldr	r1, [r3, #16]
   4cb2c:	bl	510e0 <fputs@plt+0x40018>
   4cb30:	b	4cb18 <fputs@plt+0x3ba50>
   4cb34:	ldr	r3, [sp, #36]	; 0x24
   4cb38:	ldr	r2, [sp, #80]	; 0x50
   4cb3c:	cmp	r5, #15
   4cb40:	ldr	r3, [r3, #48]	; 0x30
   4cb44:	ldr	r3, [r3, r2]
   4cb48:	str	r3, [sp, #48]	; 0x30
   4cb4c:	bgt	4cb84 <fputs@plt+0x3babc>
   4cb50:	ldr	r3, [sp, #36]	; 0x24
   4cb54:	ldrh	r3, [r3, #30]
   4cb58:	asr	r3, r3, r5
   4cb5c:	tst	r3, #1
   4cb60:	beq	4cb84 <fputs@plt+0x3babc>
   4cb64:	ldr	r1, [sp, #48]	; 0x30
   4cb68:	ldr	r0, [sp, #96]	; 0x60
   4cb6c:	bl	1774c <fputs@plt+0x6684>
   4cb70:	ldr	r3, [sp, #80]	; 0x50
   4cb74:	sub	r5, r5, #1
   4cb78:	sub	r3, r3, #4
   4cb7c:	str	r3, [sp, #80]	; 0x50
   4cb80:	b	4ca58 <fputs@plt+0x3b990>
   4cb84:	ldr	r3, [sp, #48]	; 0x30
   4cb88:	ldrh	r3, [r3, #18]
   4cb8c:	tst	r3, #1
   4cb90:	beq	4cb70 <fputs@plt+0x3baa8>
   4cb94:	ldr	r3, [sp, #72]	; 0x48
   4cb98:	ldrb	r3, [r3, #69]	; 0x45
   4cb9c:	cmp	r3, #0
   4cba0:	bne	4cbe4 <fputs@plt+0x3bb1c>
   4cba4:	ldr	r3, [sp, #56]	; 0x38
   4cba8:	mov	r1, #12
   4cbac:	sub	r3, r3, #1
   4cbb0:	str	r3, [sp, #56]	; 0x38
   4cbb4:	ldr	r2, [sp, #56]	; 0x38
   4cbb8:	ldr	r3, [r9, #-64]	; 0xffffffc0
   4cbbc:	mov	r0, sl
   4cbc0:	mla	r3, r1, r2, r3
   4cbc4:	ldr	r1, [r3, #4]
   4cbc8:	bl	162ac <fputs@plt+0x51e4>
   4cbcc:	ldr	r3, [r0, #12]
   4cbd0:	ldrb	r1, [r0]
   4cbd4:	str	r3, [sp]
   4cbd8:	ldmib	r0, {r2, r3}
   4cbdc:	mov	r0, sl
   4cbe0:	bl	28344 <fputs@plt+0x1727c>
   4cbe4:	mov	r3, #0
   4cbe8:	str	r6, [sp]
   4cbec:	mov	r2, r3
   4cbf0:	mov	r1, #79	; 0x4f
   4cbf4:	mov	r0, r4
   4cbf8:	bl	314ac <fputs@plt+0x203e4>
   4cbfc:	subs	r8, r0, #0
   4cc00:	beq	4cb70 <fputs@plt+0x3baa8>
   4cc04:	ldr	r3, [sp, #48]	; 0x30
   4cc08:	mov	r2, r6
   4cc0c:	mov	r1, #157	; 0x9d
   4cc10:	ldr	r3, [r3]
   4cc14:	ldr	r0, [sp, #72]	; 0x48
   4cc18:	ldr	r3, [r3, #12]
   4cc1c:	str	r3, [r8, #12]
   4cc20:	bl	1f230 <fputs@plt+0xe168>
   4cc24:	cmp	r0, #0
   4cc28:	str	r0, [r8, #16]
   4cc2c:	beq	4cc50 <fputs@plt+0x3bb88>
   4cc30:	ldr	r3, [sp, #88]	; 0x58
   4cc34:	ldr	r2, [r9, #-100]	; 0xffffff9c
   4cc38:	add	r3, r3, r5
   4cc3c:	str	r3, [r0, #28]
   4cc40:	mov	r1, r8
   4cc44:	mov	r3, r6
   4cc48:	mov	r0, r4
   4cc4c:	bl	52578 <fputs@plt+0x414b0>
   4cc50:	str	r6, [r8, #12]
   4cc54:	mov	r1, r8
   4cc58:	ldr	r0, [sp, #72]	; 0x48
   4cc5c:	bl	1e430 <fputs@plt+0xd368>
   4cc60:	b	4cb70 <fputs@plt+0x3baa8>
   4cc64:	tst	r2, #256	; 0x100
   4cc68:	beq	4cd18 <fputs@plt+0x3bc50>
   4cc6c:	tst	r2, #5
   4cc70:	beq	4cd18 <fputs@plt+0x3bc50>
   4cc74:	ldr	r2, [sp, #36]	; 0x24
   4cc78:	ldr	r5, [r4, #76]	; 0x4c
   4cc7c:	mov	r0, r4
   4cc80:	ldr	r2, [r2, #48]	; 0x30
   4cc84:	add	r5, r5, #1
   4cc88:	ldr	r1, [r2]
   4cc8c:	ldr	r2, [sp, #48]	; 0x30
   4cc90:	str	r5, [r4, #76]	; 0x4c
   4cc94:	str	r2, [sp]
   4cc98:	str	r5, [sp, #4]
   4cc9c:	ldr	r2, [sp, #96]	; 0x60
   4cca0:	bl	4afec <fputs@plt+0x39f24>
   4cca4:	cmp	r5, r0
   4cca8:	mov	r6, r0
   4ccac:	beq	4ccbc <fputs@plt+0x3bbf4>
   4ccb0:	mov	r1, r5
   4ccb4:	mov	r0, r4
   4ccb8:	bl	1bdc4 <fputs@plt+0xacfc>
   4ccbc:	ldr	r5, [r9, #-108]	; 0xffffff94
   4ccc0:	mov	r2, r6
   4ccc4:	mov	r3, r5
   4ccc8:	mov	r1, #38	; 0x26
   4cccc:	mov	r0, sl
   4ccd0:	bl	2883c <fputs@plt+0x17774>
   4ccd4:	mov	r3, r5
   4ccd8:	ldr	r2, [sp, #32]
   4ccdc:	mov	r1, #70	; 0x46
   4cce0:	str	r6, [sp]
   4cce4:	mov	r0, sl
   4cce8:	bl	28344 <fputs@plt+0x1727c>
   4ccec:	mov	r2, #1
   4ccf0:	mov	r1, r6
   4ccf4:	mov	r0, r4
   4ccf8:	bl	1dd9c <fputs@plt+0xccd4>
   4ccfc:	mov	r3, r6
   4cd00:	mvn	r2, #0
   4cd04:	ldr	r1, [sp, #32]
   4cd08:	mov	r0, r4
   4cd0c:	bl	1bc68 <fputs@plt+0xaba0>
   4cd10:	mvn	r3, #95	; 0x5f
   4cd14:	b	4c26c <fputs@plt+0x3b1a4>
   4cd18:	ldr	r3, [pc, #-3148]	; 4c0d4 <fputs@plt+0x3b00c>
   4cd1c:	bics	r3, r3, r2
   4cd20:	bne	4cd94 <fputs@plt+0x3bccc>
   4cd24:	ands	r6, r2, #32
   4cd28:	ldrne	r3, [sp, #36]	; 0x24
   4cd2c:	ldreq	r3, [sp, #24]
   4cd30:	ldrne	r3, [r3, #48]	; 0x30
   4cd34:	ldrne	r6, [r3]
   4cd38:	movne	r3, #1
   4cd3c:	tst	r2, #16
   4cd40:	beq	4dfc4 <fputs@plt+0x3cefc>
   4cd44:	ldr	r2, [sp, #36]	; 0x24
   4cd48:	ldr	r2, [r2, #48]	; 0x30
   4cd4c:	ldr	r7, [r2, r3, lsl #2]
   4cd50:	ldr	r3, [sp, #48]	; 0x30
   4cd54:	cmp	r3, #0
   4cd58:	moveq	r8, r7
   4cd5c:	beq	4dfd4 <fputs@plt+0x3cf0c>
   4cd60:	cmp	r7, #0
   4cd64:	movne	r8, r6
   4cd68:	bne	4dfe8 <fputs@plt+0x3cf20>
   4cd6c:	mov	r1, #105	; 0x69
   4cd70:	mov	r3, r5
   4cd74:	ldr	r2, [sp, #32]
   4cd78:	mov	r0, sl
   4cd7c:	bl	2883c <fputs@plt+0x17774>
   4cd80:	b	4e078 <fputs@plt+0x3cfb0>
   4cd84:	cmp	r3, #0
   4cd88:	moveq	r8, #80	; 0x50
   4cd8c:	movne	r8, #82	; 0x52
   4cd90:	b	4e0c8 <fputs@plt+0x3d000>
   4cd94:	tst	r2, #512	; 0x200
   4cd98:	beq	4d718 <fputs@plt+0x3c650>
   4cd9c:	ldr	r3, [sp, #36]	; 0x24
   4cda0:	ldrh	r5, [r3, #24]
   4cda4:	mov	r3, #0
   4cda8:	strb	r3, [sp, #192]	; 0xc0
   4cdac:	ldr	r3, [sp, #36]	; 0x24
   4cdb0:	ldr	r3, [r3, #28]
   4cdb4:	str	r3, [sp, #80]	; 0x50
   4cdb8:	ldr	r3, [r9, #-116]	; 0xffffff8c
   4cdbc:	str	r3, [sp, #120]	; 0x78
   4cdc0:	ldrh	r3, [fp, #36]	; 0x24
   4cdc4:	tst	r3, #1
   4cdc8:	beq	4cdf0 <fputs@plt+0x3bd28>
   4cdcc:	ldrsb	r3, [fp, #38]	; 0x26
   4cdd0:	cmp	r3, #0
   4cdd4:	ble	4cdf0 <fputs@plt+0x3bd28>
   4cdd8:	ldr	r3, [sp, #80]	; 0x50
   4cddc:	ldrh	r3, [r3, #50]	; 0x32
   4cde0:	cmp	r3, r5
   4cde4:	movhi	r3, #1
   4cde8:	strhi	r3, [sp, #112]	; 0x70
   4cdec:	bhi	4cdfc <fputs@plt+0x3bd34>
   4cdf0:	ldr	r3, [sp, #108]	; 0x6c
   4cdf4:	str	r3, [sp, #112]	; 0x70
   4cdf8:	ldr	r3, [sp, #24]
   4cdfc:	ands	r0, r2, #32
   4ce00:	addne	r1, r5, #1
   4ce04:	ldrne	r3, [sp, #36]	; 0x24
   4ce08:	moveq	r1, r5
   4ce0c:	streq	r0, [sp, #84]	; 0x54
   4ce10:	ldrne	r3, [r3, #48]	; 0x30
   4ce14:	str	r5, [sp, #148]	; 0x94
   4ce18:	ldrne	r3, [r3, r5, lsl #2]
   4ce1c:	strne	r3, [sp, #84]	; 0x54
   4ce20:	movne	r3, #1
   4ce24:	ands	r2, r2, #16
   4ce28:	streq	r2, [sp, #56]	; 0x38
   4ce2c:	beq	4ced0 <fputs@plt+0x3be08>
   4ce30:	ldr	r3, [sp, #36]	; 0x24
   4ce34:	ldr	r3, [r3, #48]	; 0x30
   4ce38:	ldr	r3, [r3, r1, lsl #2]
   4ce3c:	str	r3, [sp, #56]	; 0x38
   4ce40:	ldrh	r3, [r3, #20]
   4ce44:	tst	r3, #256	; 0x100
   4ce48:	beq	4ce8c <fputs@plt+0x3bdc4>
   4ce4c:	ldr	r2, [sp, #80]	; 0x50
   4ce50:	ldr	r3, [r4, #76]	; 0x4c
   4ce54:	and	r1, r8, #1
   4ce58:	ldr	r2, [r2, #28]
   4ce5c:	add	r3, r3, #1
   4ce60:	str	r3, [r4, #76]	; 0x4c
   4ce64:	str	r3, [r9, #-88]	; 0xffffffa8
   4ce68:	ldrb	r2, [r2, r5]
   4ce6c:	mov	r0, sl
   4ce70:	cmp	r2, #1
   4ce74:	eoreq	r1, r1, #1
   4ce78:	mov	r2, r1
   4ce7c:	mov	r1, #22
   4ce80:	bl	2883c <fputs@plt+0x17774>
   4ce84:	ldr	r3, [sl, #32]
   4ce88:	str	r3, [r9, #-84]	; 0xffffffac
   4ce8c:	ldr	r3, [sp, #84]	; 0x54
   4ce90:	cmp	r3, #0
   4ce94:	bne	4d34c <fputs@plt+0x3c284>
   4ce98:	ldr	r3, [sp, #80]	; 0x50
   4ce9c:	ldr	r2, [r3, #4]
   4cea0:	lsl	r3, r5, #1
   4cea4:	ldrsh	r2, [r2, r3]
   4cea8:	cmp	r2, #0
   4ceac:	blt	4d34c <fputs@plt+0x3c284>
   4ceb0:	ldr	r3, [sp, #80]	; 0x50
   4ceb4:	ldr	r3, [r3, #12]
   4ceb8:	ldr	r3, [r3, #4]
   4cebc:	add	r3, r3, r2, lsl #4
   4cec0:	ldrb	r3, [r3, #12]
   4cec4:	cmp	r3, #0
   4cec8:	mov	r3, #1
   4cecc:	streq	r3, [sp, #112]	; 0x70
   4ced0:	ldr	r2, [sp, #80]	; 0x50
   4ced4:	ldrh	r1, [r2, #50]	; 0x32
   4ced8:	cmp	r5, r1
   4cedc:	bcs	4cefc <fputs@plt+0x3be34>
   4cee0:	ldr	r2, [r2, #28]
   4cee4:	and	r0, r8, #1
   4cee8:	ldrb	r2, [r2, r5]
   4ceec:	clz	r2, r2
   4cef0:	lsr	r2, r2, #5
   4cef4:	cmp	r0, r2
   4cef8:	beq	4d354 <fputs@plt+0x3c28c>
   4cefc:	cmp	r5, r1
   4cf00:	movne	r8, #0
   4cf04:	andeq	r8, r8, #1
   4cf08:	cmp	r8, #0
   4cf0c:	bne	4d354 <fputs@plt+0x3c28c>
   4cf10:	ldr	r2, [sp, #112]	; 0x70
   4cf14:	ldr	r1, [sp, #84]	; 0x54
   4cf18:	str	r2, [sp, #152]	; 0x98
   4cf1c:	ldr	r2, [sp, #108]	; 0x6c
   4cf20:	str	r2, [sp, #112]	; 0x70
   4cf24:	ldr	r2, [sp, #56]	; 0x38
   4cf28:	str	r1, [sp, #56]	; 0x38
   4cf2c:	str	r2, [sp, #84]	; 0x54
   4cf30:	ldr	r2, [r4, #8]
   4cf34:	ldr	r7, [r4]
   4cf38:	str	r2, [sp, #124]	; 0x7c
   4cf3c:	ldr	r2, [r9, #-60]	; 0xffffffc4
   4cf40:	str	r2, [sp, #156]	; 0x9c
   4cf44:	ldr	r0, [sp, #156]	; 0x9c
   4cf48:	ldrh	r6, [r2, #42]	; 0x2a
   4cf4c:	ldr	r1, [r2, #28]
   4cf50:	ldrh	r0, [r0, #24]
   4cf54:	ldr	r2, [r4, #76]	; 0x4c
   4cf58:	add	r3, r3, r0
   4cf5c:	add	r8, r2, #1
   4cf60:	add	r2, r2, r3
   4cf64:	str	r0, [sp, #172]	; 0xac
   4cf68:	str	r2, [r4, #76]	; 0x4c
   4cf6c:	mov	r0, r7
   4cf70:	str	r3, [sp, #176]	; 0xb0
   4cf74:	bl	20560 <fputs@plt+0xf498>
   4cf78:	mov	r1, r0
   4cf7c:	mov	r0, r7
   4cf80:	bl	201a4 <fputs@plt+0xf0dc>
   4cf84:	cmp	r6, #0
   4cf88:	str	r0, [sp, #88]	; 0x58
   4cf8c:	bne	4d360 <fputs@plt+0x3c298>
   4cf90:	ldr	r3, [sp, #88]	; 0x58
   4cf94:	add	r7, r3, r6
   4cf98:	lsl	r3, r6, #2
   4cf9c:	str	r3, [sp, #168]	; 0xa8
   4cfa0:	ldr	r3, [sp, #172]	; 0xac
   4cfa4:	cmp	r3, r6
   4cfa8:	bgt	4d404 <fputs@plt+0x3c33c>
   4cfac:	ldr	r3, [sp, #88]	; 0x58
   4cfb0:	cmp	r3, #0
   4cfb4:	ldrbne	r3, [r3, r5]
   4cfb8:	strbne	r3, [sp, #192]	; 0xc0
   4cfbc:	ldr	r3, [r9, #-108]	; 0xffffff94
   4cfc0:	str	r3, [sp, #124]	; 0x7c
   4cfc4:	ldr	r3, [sp, #56]	; 0x38
   4cfc8:	cmp	r3, #0
   4cfcc:	moveq	r3, #1
   4cfd0:	beq	4cfe4 <fputs@plt+0x3bf1c>
   4cfd4:	ldrh	r3, [r3, #18]
   4cfd8:	tst	r3, #40	; 0x28
   4cfdc:	movne	r3, #1
   4cfe0:	moveq	r3, #0
   4cfe4:	str	r3, [sp, #160]	; 0xa0
   4cfe8:	ldr	r3, [sp, #84]	; 0x54
   4cfec:	cmp	r3, #0
   4cff0:	moveq	r3, #1
   4cff4:	beq	4d008 <fputs@plt+0x3bf40>
   4cff8:	ldrh	r3, [r3, #18]
   4cffc:	tst	r3, #40	; 0x28
   4d000:	movne	r3, #1
   4d004:	moveq	r3, #0
   4d008:	str	r3, [sp, #164]	; 0xa4
   4d00c:	ldr	r3, [sp, #56]	; 0x38
   4d010:	cmp	r5, #0
   4d014:	cmpeq	r3, #0
   4d018:	movne	r3, #1
   4d01c:	moveq	r3, #0
   4d020:	str	r3, [sp, #156]	; 0x9c
   4d024:	ldr	r3, [sp, #56]	; 0x38
   4d028:	cmp	r3, #0
   4d02c:	beq	4d52c <fputs@plt+0x3c464>
   4d030:	ldr	r3, [r3]
   4d034:	add	r7, r5, r8
   4d038:	mov	r2, r7
   4d03c:	ldr	r6, [r3, #16]
   4d040:	mov	r0, r4
   4d044:	mov	r1, r6
   4d048:	bl	510e0 <fputs@plt+0x40018>
   4d04c:	ldr	r3, [sp, #56]	; 0x38
   4d050:	ldrh	r3, [r3, #20]
   4d054:	tst	r3, #256	; 0x100
   4d058:	beq	4d078 <fputs@plt+0x3bfb0>
   4d05c:	mvn	r1, #0
   4d060:	mov	r0, sl
   4d064:	bl	162ac <fputs@plt+0x51e4>
   4d068:	ldr	r3, [r9, #-88]	; 0xffffffa8
   4d06c:	str	r3, [r0, #12]
   4d070:	mov	r3, #1
   4d074:	strb	r3, [r0, #3]
   4d078:	mov	r0, r6
   4d07c:	bl	167a0 <fputs@plt+0x56d8>
   4d080:	cmp	r0, #0
   4d084:	beq	4d09c <fputs@plt+0x3bfd4>
   4d088:	ldr	r3, [sp, #124]	; 0x7c
   4d08c:	mov	r2, r7
   4d090:	mov	r1, #76	; 0x4c
   4d094:	mov	r0, sl
   4d098:	bl	2883c <fputs@plt+0x17774>
   4d09c:	ldr	r3, [sp, #88]	; 0x58
   4d0a0:	cmp	r3, #0
   4d0a4:	beq	4d0e0 <fputs@plt+0x3c018>
   4d0a8:	ldrb	r1, [r3, r5]
   4d0ac:	mov	r0, r6
   4d0b0:	bl	16d40 <fputs@plt+0x5c78>
   4d0b4:	cmp	r0, #65	; 0x41
   4d0b8:	ldreq	r3, [sp, #88]	; 0x58
   4d0bc:	strbeq	r0, [r3, r5]
   4d0c0:	ldr	r3, [sp, #88]	; 0x58
   4d0c4:	mov	r0, r6
   4d0c8:	ldrb	r1, [r3, r5]
   4d0cc:	bl	16828 <fputs@plt+0x5760>
   4d0d0:	cmp	r0, #0
   4d0d4:	movne	r3, #65	; 0x41
   4d0d8:	ldrne	r2, [sp, #88]	; 0x58
   4d0dc:	strbne	r3, [r2, r5]
   4d0e0:	add	r6, r5, #1
   4d0e4:	ldr	r2, [sp, #152]	; 0x98
   4d0e8:	ldr	r3, [sp, #88]	; 0x58
   4d0ec:	sub	r2, r6, r2
   4d0f0:	mov	r1, r8
   4d0f4:	mov	r0, r4
   4d0f8:	bl	2866c <fputs@plt+0x175a4>
   4d0fc:	ldr	r3, [sp, #36]	; 0x24
   4d100:	ldrh	r3, [r3, #42]	; 0x2a
   4d104:	cmp	r3, #0
   4d108:	beq	4d114 <fputs@plt+0x3c04c>
   4d10c:	cmp	r6, r3
   4d110:	beq	4d14c <fputs@plt+0x3c084>
   4d114:	ldr	r2, [sp, #48]	; 0x30
   4d118:	ldr	r3, [pc, #3732]	; 4dfb4 <fputs@plt+0x3ceec>
   4d11c:	str	r6, [sp, #4]
   4d120:	add	r3, r3, r2
   4d124:	ldr	r2, [sp, #156]	; 0x9c
   4d128:	str	r8, [sp]
   4d12c:	mov	r0, sl
   4d130:	add	r3, r3, r2, lsl #2
   4d134:	ldr	r2, [sp, #160]	; 0xa0
   4d138:	add	r3, r3, r2, lsl #1
   4d13c:	ldr	r2, [sp, #120]	; 0x78
   4d140:	ldrb	r1, [r3, #3920]	; 0xf50
   4d144:	ldr	r3, [sp, #124]	; 0x7c
   4d148:	bl	2842c <fputs@plt+0x17364>
   4d14c:	ldr	r3, [sp, #84]	; 0x54
   4d150:	cmp	r3, #0
   4d154:	beq	4d568 <fputs@plt+0x3c4a0>
   4d158:	ldr	r3, [r3]
   4d15c:	add	r6, r5, r8
   4d160:	mov	r2, #1
   4d164:	ldr	r7, [r3, #16]
   4d168:	mov	r1, r6
   4d16c:	mov	r0, r4
   4d170:	bl	1dd9c <fputs@plt+0xccd4>
   4d174:	mov	r2, r6
   4d178:	mov	r1, r7
   4d17c:	mov	r0, r4
   4d180:	bl	510e0 <fputs@plt+0x40018>
   4d184:	ldr	r3, [sp, #84]	; 0x54
   4d188:	ldrh	r3, [r3, #20]
   4d18c:	tst	r3, #256	; 0x100
   4d190:	beq	4d1b0 <fputs@plt+0x3c0e8>
   4d194:	mvn	r1, #0
   4d198:	mov	r0, sl
   4d19c:	bl	162ac <fputs@plt+0x51e4>
   4d1a0:	ldr	r3, [r9, #-88]	; 0xffffffa8
   4d1a4:	str	r3, [r0, #12]
   4d1a8:	mov	r3, #1
   4d1ac:	strb	r3, [r0, #3]
   4d1b0:	mov	r0, r7
   4d1b4:	bl	167a0 <fputs@plt+0x56d8>
   4d1b8:	cmp	r0, #0
   4d1bc:	beq	4d1d4 <fputs@plt+0x3c10c>
   4d1c0:	ldr	r3, [sp, #124]	; 0x7c
   4d1c4:	mov	r2, r6
   4d1c8:	mov	r1, #76	; 0x4c
   4d1cc:	mov	r0, sl
   4d1d0:	bl	2883c <fputs@plt+0x17774>
   4d1d4:	ldrb	r1, [sp, #192]	; 0xc0
   4d1d8:	mov	r0, r7
   4d1dc:	bl	16d40 <fputs@plt+0x5c78>
   4d1e0:	cmp	r0, #65	; 0x41
   4d1e4:	beq	4d210 <fputs@plt+0x3c148>
   4d1e8:	ldrb	r1, [sp, #192]	; 0xc0
   4d1ec:	mov	r0, r7
   4d1f0:	bl	16828 <fputs@plt+0x5760>
   4d1f4:	cmp	r0, #0
   4d1f8:	bne	4d210 <fputs@plt+0x3c148>
   4d1fc:	add	r3, sp, #192	; 0xc0
   4d200:	mov	r2, #1
   4d204:	mov	r1, r6
   4d208:	mov	r0, r4
   4d20c:	bl	2866c <fputs@plt+0x175a4>
   4d210:	add	r3, r5, #1
   4d214:	str	r3, [sp, #148]	; 0x94
   4d218:	ldr	r1, [sp, #88]	; 0x58
   4d21c:	ldr	r0, [sp, #72]	; 0x48
   4d220:	bl	1d524 <fputs@plt+0xc45c>
   4d224:	ldr	r3, [sl, #32]
   4d228:	str	r3, [r9, #-72]	; 0xffffffb8
   4d22c:	ldr	r3, [sp, #148]	; 0x94
   4d230:	cmp	r3, #0
   4d234:	beq	4d26c <fputs@plt+0x3c1a4>
   4d238:	ldr	r2, [sp, #48]	; 0x30
   4d23c:	ldr	r3, [pc, #3440]	; 4dfb4 <fputs@plt+0x3ceec>
   4d240:	str	r8, [sp]
   4d244:	add	r3, r3, r2, lsl #1
   4d248:	ldr	r2, [sp, #164]	; 0xa4
   4d24c:	mov	r0, sl
   4d250:	add	r3, r3, r2
   4d254:	ldr	r2, [sp, #120]	; 0x78
   4d258:	ldrb	r1, [r3, #3928]	; 0xf58
   4d25c:	ldr	r3, [sp, #148]	; 0x94
   4d260:	str	r3, [sp, #4]
   4d264:	ldr	r3, [sp, #124]	; 0x7c
   4d268:	bl	2842c <fputs@plt+0x17364>
   4d26c:	ldr	r1, [sp, #56]	; 0x38
   4d270:	ldr	r0, [sp, #96]	; 0x60
   4d274:	bl	1774c <fputs@plt+0x6684>
   4d278:	ldr	r1, [sp, #84]	; 0x54
   4d27c:	ldr	r0, [sp, #96]	; 0x60
   4d280:	bl	1774c <fputs@plt+0x6684>
   4d284:	ldr	r3, [sp, #136]	; 0x88
   4d288:	cmp	r3, #0
   4d28c:	bne	4d2fc <fputs@plt+0x3c234>
   4d290:	ldr	r3, [sp, #80]	; 0x50
   4d294:	ldr	r3, [r3, #12]
   4d298:	ldrb	r2, [r3, #42]	; 0x2a
   4d29c:	tst	r2, #32
   4d2a0:	bne	4d670 <fputs@plt+0x3c5a8>
   4d2a4:	ldrb	r3, [fp, #40]	; 0x28
   4d2a8:	cmp	r3, #0
   4d2ac:	beq	4d59c <fputs@plt+0x3c4d4>
   4d2b0:	ldr	r5, [r4, #76]	; 0x4c
   4d2b4:	ldr	r2, [sp, #120]	; 0x78
   4d2b8:	add	r5, r5, #1
   4d2bc:	mov	r3, r5
   4d2c0:	mov	r1, #113	; 0x71
   4d2c4:	str	r5, [r4, #76]	; 0x4c
   4d2c8:	mov	r0, sl
   4d2cc:	bl	2883c <fputs@plt+0x17774>
   4d2d0:	mov	r3, r5
   4d2d4:	mvn	r2, #0
   4d2d8:	ldr	r1, [sp, #32]
   4d2dc:	mov	r0, r4
   4d2e0:	bl	1bc68 <fputs@plt+0xaba0>
   4d2e4:	str	r5, [sp]
   4d2e8:	ldr	r3, [sp, #136]	; 0x88
   4d2ec:	ldr	r2, [sp, #32]
   4d2f0:	mov	r1, #70	; 0x46
   4d2f4:	mov	r0, sl
   4d2f8:	bl	28344 <fputs@plt+0x1727c>
   4d2fc:	ldr	r3, [sp, #36]	; 0x24
   4d300:	ldr	r3, [r3, #36]	; 0x24
   4d304:	tst	r3, #4096	; 0x1000
   4d308:	mvnne	r2, #95	; 0x5f
   4d30c:	bne	4d320 <fputs@plt+0x3c258>
   4d310:	ldr	r2, [sp, #48]	; 0x30
   4d314:	cmp	r2, #0
   4d318:	movne	r2, #6
   4d31c:	moveq	r2, #7
   4d320:	strb	r2, [r9, #-79]	; 0xffffffb1
   4d324:	ldr	r2, [sp, #120]	; 0x78
   4d328:	tst	r3, #15
   4d32c:	str	r2, [r9, #-76]	; 0xffffffb4
   4d330:	lsr	r2, r3, #16
   4d334:	and	r2, r2, #1
   4d338:	strb	r2, [r9, #-78]	; 0xffffffb2
   4d33c:	bne	4ca78 <fputs@plt+0x3b9b0>
   4d340:	mov	r3, #1
   4d344:	strb	r3, [r9, #-77]	; 0xffffffb3
   4d348:	b	4ca78 <fputs@plt+0x3b9b0>
   4d34c:	mov	r3, #1
   4d350:	b	4ced0 <fputs@plt+0x3be08>
   4d354:	ldr	r2, [sp, #108]	; 0x6c
   4d358:	str	r2, [sp, #152]	; 0x98
   4d35c:	b	4cf30 <fputs@plt+0x3be68>
   4d360:	ldr	r3, [r9, #-116]	; 0xffffff8c
   4d364:	ldr	r0, [sp, #124]	; 0x7c
   4d368:	mov	r2, r3
   4d36c:	str	r3, [sp, #160]	; 0xa0
   4d370:	ldr	r3, [sp, #48]	; 0x30
   4d374:	cmp	r3, #0
   4d378:	moveq	r1, #108	; 0x6c
   4d37c:	movne	r1, #105	; 0x69
   4d380:	bl	287d8 <fputs@plt+0x17710>
   4d384:	mov	r1, #13
   4d388:	ldr	r0, [sp, #124]	; 0x7c
   4d38c:	bl	283b8 <fputs@plt+0x172f0>
   4d390:	ldr	r1, [sp, #48]	; 0x30
   4d394:	mov	r3, #0
   4d398:	cmp	r1, r3
   4d39c:	moveq	r1, #66	; 0x42
   4d3a0:	movne	r1, #63	; 0x3f
   4d3a4:	ldr	r2, [sp, #160]	; 0xa0
   4d3a8:	str	r6, [sp, #4]
   4d3ac:	str	r8, [sp]
   4d3b0:	mov	r7, r0
   4d3b4:	ldr	r0, [sp, #124]	; 0x7c
   4d3b8:	bl	2842c <fputs@plt+0x17364>
   4d3bc:	mov	r1, r7
   4d3c0:	str	r0, [r9, #-104]	; 0xffffff98
   4d3c4:	ldr	r0, [sp, #124]	; 0x7c
   4d3c8:	bl	1d4a4 <fputs@plt+0xc3dc>
   4d3cc:	ldr	r7, [sp, #24]
   4d3d0:	str	r8, [sp, #164]	; 0xa4
   4d3d4:	ldr	r3, [sp, #164]	; 0xa4
   4d3d8:	ldr	r2, [sp, #160]	; 0xa0
   4d3dc:	add	r3, r3, r7
   4d3e0:	str	r3, [sp]
   4d3e4:	mov	r1, #47	; 0x2f
   4d3e8:	mov	r3, r7
   4d3ec:	ldr	r0, [sp, #124]	; 0x7c
   4d3f0:	add	r7, r7, #1
   4d3f4:	bl	28344 <fputs@plt+0x1727c>
   4d3f8:	cmp	r6, r7
   4d3fc:	bgt	4d3d4 <fputs@plt+0x3c30c>
   4d400:	b	4cf90 <fputs@plt+0x3bec8>
   4d404:	ldr	r3, [sp, #156]	; 0x9c
   4d408:	ldr	r2, [sp, #168]	; 0xa8
   4d40c:	mov	r0, r4
   4d410:	ldr	r3, [r3, #48]	; 0x30
   4d414:	ldr	r3, [r3, r2]
   4d418:	ldr	r2, [sp, #96]	; 0x60
   4d41c:	str	r3, [sp, #160]	; 0xa0
   4d420:	add	r3, r6, r8
   4d424:	str	r3, [sp, #164]	; 0xa4
   4d428:	str	r3, [sp, #4]
   4d42c:	ldr	r3, [sp, #48]	; 0x30
   4d430:	ldr	r1, [sp, #160]	; 0xa0
   4d434:	str	r3, [sp]
   4d438:	mov	r3, r6
   4d43c:	bl	4afec <fputs@plt+0x39f24>
   4d440:	add	r3, r6, r8
   4d444:	cmp	r3, r0
   4d448:	mov	r2, r0
   4d44c:	beq	4d474 <fputs@plt+0x3c3ac>
   4d450:	ldr	r3, [sp, #176]	; 0xb0
   4d454:	cmp	r3, #1
   4d458:	bne	4d518 <fputs@plt+0x3c450>
   4d45c:	str	r0, [sp, #164]	; 0xa4
   4d460:	mov	r1, r8
   4d464:	mov	r0, r4
   4d468:	bl	1bdc4 <fputs@plt+0xacfc>
   4d46c:	ldr	r2, [sp, #164]	; 0xa4
   4d470:	mov	r8, r2
   4d474:	ldr	r3, [sp, #160]	; 0xa0
   4d478:	ldr	r2, [pc, #2872]	; 4dfb8 <fputs@plt+0x3cef0>
   4d47c:	ldrh	r3, [r3, #18]
   4d480:	tst	r3, r2
   4d484:	bne	4d504 <fputs@plt+0x3c43c>
   4d488:	ldr	r3, [sp, #160]	; 0xa0
   4d48c:	ldr	r3, [r3]
   4d490:	ldr	r3, [r3, #16]
   4d494:	str	r3, [sp, #164]	; 0xa4
   4d498:	ldr	r3, [sp, #160]	; 0xa0
   4d49c:	ldrh	r3, [r3, #20]
   4d4a0:	tst	r3, #2048	; 0x800
   4d4a4:	bne	4d4cc <fputs@plt+0x3c404>
   4d4a8:	ldr	r0, [sp, #164]	; 0xa4
   4d4ac:	bl	167a0 <fputs@plt+0x56d8>
   4d4b0:	cmp	r0, #0
   4d4b4:	beq	4d4cc <fputs@plt+0x3c404>
   4d4b8:	ldr	r3, [r9, #-112]	; 0xffffff90
   4d4bc:	add	r2, r6, r8
   4d4c0:	mov	r1, #76	; 0x4c
   4d4c4:	ldr	r0, [sp, #124]	; 0x7c
   4d4c8:	bl	2883c <fputs@plt+0x17774>
   4d4cc:	ldr	r3, [sp, #88]	; 0x58
   4d4d0:	cmp	r3, #0
   4d4d4:	beq	4d504 <fputs@plt+0x3c43c>
   4d4d8:	ldrb	r1, [r7]
   4d4dc:	ldr	r0, [sp, #164]	; 0xa4
   4d4e0:	bl	16d40 <fputs@plt+0x5c78>
   4d4e4:	cmp	r0, #65	; 0x41
   4d4e8:	strbeq	r0, [r7]
   4d4ec:	ldr	r0, [sp, #164]	; 0xa4
   4d4f0:	ldrb	r1, [r7]
   4d4f4:	bl	16828 <fputs@plt+0x5760>
   4d4f8:	cmp	r0, #0
   4d4fc:	movne	r3, #65	; 0x41
   4d500:	strbne	r3, [r7]
   4d504:	ldr	r3, [sp, #168]	; 0xa8
   4d508:	add	r6, r6, #1
   4d50c:	add	r7, r7, #1
   4d510:	add	r3, r3, #4
   4d514:	b	4cf9c <fputs@plt+0x3bed4>
   4d518:	add	r3, r6, r8
   4d51c:	mov	r1, #31
   4d520:	ldr	r0, [sp, #124]	; 0x7c
   4d524:	bl	2883c <fputs@plt+0x17774>
   4d528:	b	4d474 <fputs@plt+0x3c3ac>
   4d52c:	ldr	r3, [sp, #152]	; 0x98
   4d530:	cmp	r3, #0
   4d534:	moveq	r6, r5
   4d538:	beq	4d0e4 <fputs@plt+0x3c01c>
   4d53c:	add	r3, r5, r8
   4d540:	ldr	r2, [sp, #56]	; 0x38
   4d544:	mov	r1, #25
   4d548:	mov	r0, sl
   4d54c:	bl	2883c <fputs@plt+0x17774>
   4d550:	ldr	r3, [sp, #24]
   4d554:	add	r6, r5, #1
   4d558:	str	r3, [sp, #160]	; 0xa0
   4d55c:	mov	r3, #1
   4d560:	str	r3, [sp, #156]	; 0x9c
   4d564:	b	4d0e4 <fputs@plt+0x3c01c>
   4d568:	ldr	r3, [sp, #112]	; 0x70
   4d56c:	cmp	r3, #0
   4d570:	beq	4d218 <fputs@plt+0x3c150>
   4d574:	add	r3, r5, r8
   4d578:	ldr	r2, [sp, #84]	; 0x54
   4d57c:	mov	r1, #25
   4d580:	mov	r0, sl
   4d584:	bl	2883c <fputs@plt+0x17774>
   4d588:	add	r3, r5, #1
   4d58c:	str	r3, [sp, #148]	; 0x94
   4d590:	ldr	r3, [sp, #24]
   4d594:	str	r3, [sp, #164]	; 0xa4
   4d598:	b	4d218 <fputs@plt+0x3c150>
   4d59c:	ldr	r5, [fp]
   4d5a0:	ldr	r3, [sp, #32]
   4d5a4:	ldr	r2, [sp, #120]	; 0x78
   4d5a8:	ldr	r6, [r5, #8]
   4d5ac:	mov	r1, #112	; 0x70
   4d5b0:	str	r3, [sp]
   4d5b4:	mov	r0, r6
   4d5b8:	ldr	r3, [sp, #136]	; 0x88
   4d5bc:	bl	28344 <fputs@plt+0x1727c>
   4d5c0:	ldrh	r3, [fp, #36]	; 0x24
   4d5c4:	tst	r3, #32
   4d5c8:	beq	4d2fc <fputs@plt+0x3c234>
   4d5cc:	ldr	r3, [r5, #416]	; 0x1a0
   4d5d0:	cmp	r3, #0
   4d5d4:	moveq	r3, r5
   4d5d8:	ldr	r3, [r3, #336]	; 0x150
   4d5dc:	cmp	r3, #0
   4d5e0:	bne	4d2fc <fputs@plt+0x3c234>
   4d5e4:	ldr	r3, [sp, #80]	; 0x50
   4d5e8:	ldr	r0, [r5]
   4d5ec:	ldr	r7, [r3, #12]
   4d5f0:	mov	r3, #0
   4d5f4:	ldrsh	r2, [r7, #34]	; 0x22
   4d5f8:	add	r2, r2, #1
   4d5fc:	lsl	r2, r2, #2
   4d600:	bl	1f9d8 <fputs@plt+0xe910>
   4d604:	subs	r2, r0, #0
   4d608:	beq	4d2fc <fputs@plt+0x3c234>
   4d60c:	ldrsh	r3, [r7, #34]	; 0x22
   4d610:	str	r3, [r2]
   4d614:	ldr	r3, [sp, #80]	; 0x50
   4d618:	ldrh	r1, [r3, #52]	; 0x34
   4d61c:	sub	r1, r1, #1
   4d620:	ldr	r3, [sp, #100]	; 0x64
   4d624:	cmp	r3, r1
   4d628:	blt	4d640 <fputs@plt+0x3c578>
   4d62c:	mvn	r3, #14
   4d630:	mvn	r1, #0
   4d634:	mov	r0, r6
   4d638:	bl	24948 <fputs@plt+0x13880>
   4d63c:	b	4d2fc <fputs@plt+0x3c234>
   4d640:	ldr	r3, [sp, #80]	; 0x50
   4d644:	ldr	r0, [r3, #4]
   4d648:	ldr	r3, [sp, #100]	; 0x64
   4d64c:	lsl	r3, r3, #1
   4d650:	ldrsh	r3, [r0, r3]
   4d654:	ldr	r0, [sp, #100]	; 0x64
   4d658:	cmp	r3, #0
   4d65c:	addge	r3, r3, #1
   4d660:	add	r0, r0, #1
   4d664:	strge	r0, [r2, r3, lsl #2]
   4d668:	str	r0, [sp, #100]	; 0x64
   4d66c:	b	4d620 <fputs@plt+0x3c558>
   4d670:	ldr	r2, [sp, #32]
   4d674:	ldr	r1, [sp, #120]	; 0x78
   4d678:	cmp	r2, r1
   4d67c:	beq	4d2fc <fputs@plt+0x3c234>
   4d680:	ldr	r0, [r3, #8]
   4d684:	bl	1be1c <fputs@plt+0xad54>
   4d688:	mov	r7, #47	; 0x2f
   4d68c:	ldrh	r1, [r0, #50]	; 0x32
   4d690:	mov	r5, r0
   4d694:	mov	r0, r4
   4d698:	bl	16900 <fputs@plt+0x5838>
   4d69c:	mov	r6, r0
   4d6a0:	ldrh	r3, [r5, #50]	; 0x32
   4d6a4:	ldr	r2, [sp, #100]	; 0x64
   4d6a8:	cmp	r2, r3
   4d6ac:	blt	4d6d0 <fputs@plt+0x3c608>
   4d6b0:	str	r3, [sp, #4]
   4d6b4:	str	r6, [sp]
   4d6b8:	ldr	r3, [sp, #140]	; 0x8c
   4d6bc:	ldr	r2, [sp, #32]
   4d6c0:	mov	r1, #68	; 0x44
   4d6c4:	mov	r0, sl
   4d6c8:	bl	2842c <fputs@plt+0x17364>
   4d6cc:	b	4d2fc <fputs@plt+0x3c234>
   4d6d0:	ldr	r3, [sp, #100]	; 0x64
   4d6d4:	ldr	r2, [r5, #4]
   4d6d8:	ldr	r0, [sp, #80]	; 0x50
   4d6dc:	lsl	r3, r3, #1
   4d6e0:	ldrsh	r1, [r2, r3]
   4d6e4:	bl	16a84 <fputs@plt+0x59bc>
   4d6e8:	ldr	r3, [sp, #100]	; 0x64
   4d6ec:	ldr	r2, [sp, #120]	; 0x78
   4d6f0:	add	r3, r6, r3
   4d6f4:	str	r3, [sp]
   4d6f8:	mov	r1, r7
   4d6fc:	mov	r3, r0
   4d700:	mov	r0, sl
   4d704:	bl	28344 <fputs@plt+0x1727c>
   4d708:	ldr	r3, [sp, #100]	; 0x64
   4d70c:	add	r3, r3, #1
   4d710:	str	r3, [sp, #100]	; 0x64
   4d714:	b	4d6a0 <fputs@plt+0x3c5d8>
   4d718:	tst	r2, #8192	; 0x2000
   4d71c:	beq	4dd54 <fputs@plt+0x3cc8c>
   4d720:	ldr	r3, [r4, #72]	; 0x48
   4d724:	ldr	r0, [sl, #24]
   4d728:	str	r3, [sp, #136]	; 0x88
   4d72c:	add	r3, r3, #1
   4d730:	str	r3, [r4, #72]	; 0x48
   4d734:	ldr	r3, [r4, #76]	; 0x4c
   4d738:	mov	r5, #72	; 0x48
   4d73c:	add	r3, r3, #1
   4d740:	str	r3, [r4, #76]	; 0x4c
   4d744:	str	r3, [sp, #100]	; 0x64
   4d748:	bl	2823c <fputs@plt+0x17174>
   4d74c:	mla	r3, r5, r6, r7
   4d750:	ldr	r3, [r3, #24]
   4d754:	str	r3, [sp, #48]	; 0x30
   4d758:	ldr	r3, [sp, #36]	; 0x24
   4d75c:	ldr	r3, [r3, #48]	; 0x30
   4d760:	ldr	r3, [r3]
   4d764:	str	r3, [sp, #148]	; 0x94
   4d768:	ldr	r3, [r3, #12]
   4d76c:	str	r3, [sp, #152]	; 0x98
   4d770:	mov	r3, #15
   4d774:	strb	r3, [r9, #-79]	; 0xffffffb1
   4d778:	ldr	r3, [sp, #100]	; 0x64
   4d77c:	str	r3, [r9, #-76]	; 0xffffffb4
   4d780:	ldrb	r8, [fp, #43]	; 0x2b
   4d784:	cmp	r8, #1
   4d788:	str	r0, [sp, #160]	; 0xa0
   4d78c:	bls	4d8e8 <fputs@plt+0x3c820>
   4d790:	ldr	r3, [sp, #116]	; 0x74
   4d794:	ldr	r0, [sp, #72]	; 0x48
   4d798:	sub	r8, r8, r3
   4d79c:	sub	r3, r8, #1
   4d7a0:	str	r3, [sp, #36]	; 0x24
   4d7a4:	mul	r2, r5, r3
   4d7a8:	mov	r3, #0
   4d7ac:	add	r2, r2, #80	; 0x50
   4d7b0:	bl	1f930 <fputs@plt+0xe868>
   4d7b4:	subs	r3, r0, #0
   4d7b8:	str	r3, [sp, #56]	; 0x38
   4d7bc:	beq	4cab4 <fputs@plt+0x3b9ec>
   4d7c0:	mla	r1, r5, r6, r7
   4d7c4:	mov	r0, r3
   4d7c8:	uxtb	r8, r8
   4d7cc:	str	r8, [r3, #4]
   4d7d0:	mov	r2, r5
   4d7d4:	str	r8, [r0], #8
   4d7d8:	add	r1, r1, #8
   4d7dc:	bl	10f3c <memcpy@plt>
   4d7e0:	ldr	r8, [fp, #4]
   4d7e4:	ldr	r3, [sp, #56]	; 0x38
   4d7e8:	add	r8, r8, #8
   4d7ec:	add	r3, r3, #80	; 0x50
   4d7f0:	mov	r7, r9
   4d7f4:	mov	r6, #1
   4d7f8:	ldr	r2, [sp, #36]	; 0x24
   4d7fc:	add	r7, r7, #80	; 0x50
   4d800:	cmp	r2, r6
   4d804:	bge	4d8c4 <fputs@plt+0x3c7fc>
   4d808:	ldrh	r3, [fp, #36]	; 0x24
   4d80c:	tst	r3, #8
   4d810:	ldrne	r3, [sp, #24]
   4d814:	strne	r3, [sp, #84]	; 0x54
   4d818:	strne	r3, [sp, #36]	; 0x24
   4d81c:	bne	4d85c <fputs@plt+0x3c794>
   4d820:	ldr	r3, [sp, #48]	; 0x30
   4d824:	ldrb	r2, [r3, #42]	; 0x2a
   4d828:	ands	r2, r2, #32
   4d82c:	bne	4d8f4 <fputs@plt+0x3c82c>
   4d830:	ldr	r3, [r4, #76]	; 0x4c
   4d834:	mov	r1, #25
   4d838:	add	r3, r3, #1
   4d83c:	str	r3, [r4, #76]	; 0x4c
   4d840:	mov	r0, sl
   4d844:	str	r3, [sp, #36]	; 0x24
   4d848:	bl	2883c <fputs@plt+0x17774>
   4d84c:	ldr	r3, [r4, #76]	; 0x4c
   4d850:	add	r3, r3, #1
   4d854:	str	r3, [sp, #84]	; 0x54
   4d858:	str	r3, [r4, #76]	; 0x4c
   4d85c:	ldr	r3, [sp, #100]	; 0x64
   4d860:	mov	r2, #0
   4d864:	mov	r1, #22
   4d868:	mov	r0, sl
   4d86c:	bl	2883c <fputs@plt+0x17774>
   4d870:	ldr	r3, [fp, #340]	; 0x154
   4d874:	cmp	r3, #1
   4d878:	str	r0, [sp, #172]	; 0xac
   4d87c:	ble	4d938 <fputs@plt+0x3c870>
   4d880:	ldr	r6, [sp, #24]
   4d884:	ldr	r8, [pc, #1840]	; 4dfbc <fputs@plt+0x3cef4>
   4d888:	mov	r5, #0
   4d88c:	mov	r7, #48	; 0x30
   4d890:	ldr	r3, [fp, #340]	; 0x154
   4d894:	cmp	r6, r3
   4d898:	blt	4d9f8 <fputs@plt+0x3c930>
   4d89c:	cmp	r5, #0
   4d8a0:	beq	4d938 <fputs@plt+0x3c870>
   4d8a4:	mov	r2, #0
   4d8a8:	str	r2, [sp]
   4d8ac:	mov	r3, r5
   4d8b0:	mov	r1, #328	; 0x148
   4d8b4:	mov	r0, r4
   4d8b8:	bl	314ac <fputs@plt+0x203e4>
   4d8bc:	mov	r7, r0
   4d8c0:	b	4d93c <fputs@plt+0x3c874>
   4d8c4:	ldrb	r1, [r7, #-80]	; 0xffffffb0
   4d8c8:	mov	r0, r3
   4d8cc:	mov	r2, r5
   4d8d0:	add	r6, r6, #1
   4d8d4:	add	r1, r1, r1, lsl #3
   4d8d8:	add	r1, r8, r1, lsl #3
   4d8dc:	bl	10f3c <memcpy@plt>
   4d8e0:	add	r3, r0, #72	; 0x48
   4d8e4:	b	4d7f8 <fputs@plt+0x3c730>
   4d8e8:	ldr	r3, [fp, #4]
   4d8ec:	str	r3, [sp, #56]	; 0x38
   4d8f0:	b	4d808 <fputs@plt+0x3c740>
   4d8f4:	ldr	r3, [sp, #48]	; 0x30
   4d8f8:	ldr	r0, [r3, #8]
   4d8fc:	bl	1be1c <fputs@plt+0xad54>
   4d900:	ldr	r3, [r4, #72]	; 0x48
   4d904:	mov	r1, #57	; 0x39
   4d908:	str	r3, [sp, #36]	; 0x24
   4d90c:	add	r3, r3, #1
   4d910:	str	r3, [r4, #72]	; 0x48
   4d914:	ldr	r2, [sp, #36]	; 0x24
   4d918:	mov	r5, r0
   4d91c:	ldrh	r3, [r0, #50]	; 0x32
   4d920:	mov	r0, sl
   4d924:	bl	2883c <fputs@plt+0x17774>
   4d928:	mov	r1, r5
   4d92c:	mov	r0, r4
   4d930:	bl	32e78 <fputs@plt+0x21db0>
   4d934:	b	4d84c <fputs@plt+0x3c784>
   4d938:	mov	r7, #0
   4d93c:	ldr	r3, [sp, #24]
   4d940:	mov	r6, #0
   4d944:	mov	r5, r6
   4d948:	str	r3, [sp, #80]	; 0x50
   4d94c:	str	r3, [sp, #156]	; 0x9c
   4d950:	mov	r3, #240	; 0xf0
   4d954:	str	r3, [sp, #164]	; 0xa4
   4d958:	ldr	r3, [sp, #152]	; 0x98
   4d95c:	ldr	r2, [sp, #80]	; 0x50
   4d960:	ldr	r3, [r3, #12]
   4d964:	cmp	r2, r3
   4d968:	blt	4da60 <fputs@plt+0x3c998>
   4d96c:	cmp	r6, #0
   4d970:	str	r6, [r9, #-68]	; 0xffffffbc
   4d974:	ldrne	r3, [sp, #136]	; 0x88
   4d978:	strne	r3, [r9, #-116]	; 0xffffff8c
   4d97c:	cmp	r7, #0
   4d980:	beq	4d998 <fputs@plt+0x3c8d0>
   4d984:	mov	r3, #0
   4d988:	str	r3, [r7, #12]
   4d98c:	mov	r1, r7
   4d990:	ldr	r0, [sp, #72]	; 0x48
   4d994:	bl	1e430 <fputs@plt+0xd368>
   4d998:	ldr	r1, [sp, #172]	; 0xac
   4d99c:	mov	r0, sl
   4d9a0:	ldr	r2, [sl, #32]
   4d9a4:	bl	162ac <fputs@plt+0x51e4>
   4d9a8:	ldr	r1, [r9, #-112]	; 0xffffff90
   4d9ac:	str	r2, [r0, #4]
   4d9b0:	mov	r0, sl
   4d9b4:	bl	289a4 <fputs@plt+0x178dc>
   4d9b8:	ldr	r1, [sp, #160]	; 0xa0
   4d9bc:	mov	r0, sl
   4d9c0:	bl	16284 <fputs@plt+0x51bc>
   4d9c4:	ldrb	r3, [fp, #43]	; 0x2b
   4d9c8:	cmp	r3, #1
   4d9cc:	bls	4d9dc <fputs@plt+0x3c914>
   4d9d0:	ldr	r1, [sp, #56]	; 0x38
   4d9d4:	ldr	r0, [sp, #72]	; 0x48
   4d9d8:	bl	1d524 <fputs@plt+0xc45c>
   4d9dc:	ldr	r3, [sp, #156]	; 0x9c
   4d9e0:	cmp	r3, #0
   4d9e4:	bne	4ca78 <fputs@plt+0x3b9b0>
   4d9e8:	ldr	r1, [sp, #148]	; 0x94
   4d9ec:	ldr	r0, [sp, #96]	; 0x60
   4d9f0:	bl	1774c <fputs@plt+0x6684>
   4d9f4:	b	4ca78 <fputs@plt+0x3b9b0>
   4d9f8:	mul	r3, r7, r6
   4d9fc:	ldr	r1, [fp, #348]	; 0x15c
   4da00:	add	r2, r1, r3
   4da04:	ldr	r1, [r1, r3]
   4da08:	ldr	r3, [sp, #148]	; 0x94
   4da0c:	cmp	r3, r2
   4da10:	beq	4da58 <fputs@plt+0x3c990>
   4da14:	ldr	r3, [r1, #4]
   4da18:	tst	r3, #1
   4da1c:	bne	4da58 <fputs@plt+0x3c990>
   4da20:	ldrh	r3, [r2, #20]
   4da24:	tst	r3, #6
   4da28:	bne	4da58 <fputs@plt+0x3c990>
   4da2c:	ldrh	r3, [r2, #18]
   4da30:	tst	r3, r8
   4da34:	beq	4da58 <fputs@plt+0x3c990>
   4da38:	mov	r2, #0
   4da3c:	ldr	r0, [sp, #72]	; 0x48
   4da40:	bl	21e40 <fputs@plt+0x10d78>
   4da44:	mov	r1, r5
   4da48:	mov	r2, r0
   4da4c:	ldr	r0, [sp, #72]	; 0x48
   4da50:	bl	1f0f0 <fputs@plt+0xe028>
   4da54:	mov	r5, r0
   4da58:	add	r6, r6, #1
   4da5c:	b	4d890 <fputs@plt+0x3c7c8>
   4da60:	ldr	r2, [sp, #80]	; 0x50
   4da64:	mov	r3, #48	; 0x30
   4da68:	ldr	ip, [sp, #32]
   4da6c:	mul	r3, r3, r2
   4da70:	ldr	r2, [sp, #152]	; 0x98
   4da74:	ldr	r2, [r2, #20]
   4da78:	add	r1, r2, r3
   4da7c:	ldr	r0, [r1, #8]
   4da80:	cmp	ip, r0
   4da84:	beq	4da94 <fputs@plt+0x3c9cc>
   4da88:	ldrh	r1, [r1, #18]
   4da8c:	tst	r1, #1024	; 0x400
   4da90:	beq	4dc28 <fputs@plt+0x3cb60>
   4da94:	cmp	r7, #0
   4da98:	ldr	r2, [r2, r3]
   4da9c:	beq	4dab0 <fputs@plt+0x3c9e8>
   4daa0:	ldr	r3, [r2, #4]
   4daa4:	tst	r3, #1
   4daa8:	streq	r2, [r7, #12]
   4daac:	moveq	r2, r7
   4dab0:	ldr	r3, [sp, #136]	; 0x88
   4dab4:	str	r5, [sp]
   4dab8:	str	r3, [sp, #8]
   4dabc:	ldr	r3, [sp, #164]	; 0xa4
   4dac0:	ldr	r1, [sp, #56]	; 0x38
   4dac4:	str	r3, [sp, #4]
   4dac8:	mov	r0, r4
   4dacc:	mov	r3, #0
   4dad0:	bl	4b1b0 <fputs@plt+0x3a0e8>
   4dad4:	subs	r3, r0, #0
   4dad8:	str	r3, [sp, #112]	; 0x70
   4dadc:	beq	4dc28 <fputs@plt+0x3cb60>
   4dae0:	ldrb	r1, [r4, #453]	; 0x1c5
   4dae4:	add	r2, r3, #736	; 0x2e0
   4dae8:	ldrb	r3, [r9, #-80]	; 0xffffffb0
   4daec:	cmp	r1, #2
   4daf0:	bne	4db08 <fputs@plt+0x3ca40>
   4daf4:	stm	sp, {r3, r5}
   4daf8:	ldr	r1, [sp, #56]	; 0x38
   4dafc:	ldr	r3, [sp, #116]	; 0x74
   4db00:	mov	r0, r4
   4db04:	bl	39400 <fputs@plt+0x28338>
   4db08:	ldrh	r3, [fp, #36]	; 0x24
   4db0c:	tst	r3, #8
   4db10:	ldrne	r8, [sp, #24]
   4db14:	bne	4db88 <fputs@plt+0x3cac0>
   4db18:	ldr	r3, [sp, #152]	; 0x98
   4db1c:	ldr	r2, [sp, #80]	; 0x50
   4db20:	ldr	r3, [r3, #12]
   4db24:	sub	r3, r3, #1
   4db28:	cmp	r2, r3
   4db2c:	mov	r3, r2
   4db30:	mvneq	r3, #0
   4db34:	str	r3, [sp, #120]	; 0x78
   4db38:	ldr	r3, [sp, #48]	; 0x30
   4db3c:	ldrb	r3, [r3, #42]	; 0x2a
   4db40:	ands	r3, r3, #32
   4db44:	bne	4dc38 <fputs@plt+0x3cb70>
   4db48:	str	r3, [sp, #4]
   4db4c:	ldr	r3, [sp, #84]	; 0x54
   4db50:	mvn	r2, #0
   4db54:	str	r3, [sp]
   4db58:	ldr	r1, [sp, #48]	; 0x30
   4db5c:	ldr	r3, [sp, #32]
   4db60:	mov	r0, r4
   4db64:	bl	38f24 <fputs@plt+0x27e5c>
   4db68:	ldr	r3, [sp, #120]	; 0x78
   4db6c:	ldr	r2, [sp, #36]	; 0x24
   4db70:	mov	r1, #131	; 0x83
   4db74:	stm	sp, {r0, r3}
   4db78:	mov	r3, r5
   4db7c:	mov	r0, sl
   4db80:	bl	2842c <fputs@plt+0x17364>
   4db84:	mov	r8, r0
   4db88:	ldr	r3, [sp, #160]	; 0xa0
   4db8c:	ldr	r2, [sp, #100]	; 0x64
   4db90:	mov	r1, #14
   4db94:	mov	r0, sl
   4db98:	bl	2883c <fputs@plt+0x17774>
   4db9c:	cmp	r8, #0
   4dba0:	beq	4dbb0 <fputs@plt+0x3cae8>
   4dba4:	mov	r1, r8
   4dba8:	mov	r0, sl
   4dbac:	bl	1d4a4 <fputs@plt+0xc3dc>
   4dbb0:	ldr	r3, [sp, #112]	; 0x70
   4dbb4:	ldr	r2, [sp, #156]	; 0x9c
   4dbb8:	ldrb	r3, [r3, #41]	; 0x29
   4dbbc:	cmp	r3, #0
   4dbc0:	ldr	r3, [sp, #112]	; 0x70
   4dbc4:	movne	r2, #1
   4dbc8:	str	r2, [sp, #156]	; 0x9c
   4dbcc:	ldr	r3, [r3, #800]	; 0x320
   4dbd0:	ldr	r2, [r3, #36]	; 0x24
   4dbd4:	tst	r2, #512	; 0x200
   4dbd8:	beq	4dd4c <fputs@plt+0x3cc84>
   4dbdc:	ldr	r2, [sp, #80]	; 0x50
   4dbe0:	cmp	r2, #0
   4dbe4:	ldr	r2, [r3, #28]
   4dbe8:	beq	4dbf4 <fputs@plt+0x3cb2c>
   4dbec:	cmp	r2, r6
   4dbf0:	bne	4dd4c <fputs@plt+0x3cc84>
   4dbf4:	ldr	r1, [sp, #48]	; 0x30
   4dbf8:	ldrb	r1, [r1, #42]	; 0x2a
   4dbfc:	tst	r1, #32
   4dc00:	beq	4dc14 <fputs@plt+0x3cb4c>
   4dc04:	ldrb	r2, [r2, #55]	; 0x37
   4dc08:	and	r2, r2, #3
   4dc0c:	cmp	r2, #2
   4dc10:	beq	4dd4c <fputs@plt+0x3cc84>
   4dc14:	ldr	r6, [r3, #28]
   4dc18:	ldr	r3, [pc, #928]	; 4dfc0 <fputs@plt+0x3cef8>
   4dc1c:	str	r3, [sp, #164]	; 0xa4
   4dc20:	ldr	r0, [sp, #112]	; 0x70
   4dc24:	bl	28dd8 <fputs@plt+0x17d10>
   4dc28:	ldr	r3, [sp, #80]	; 0x50
   4dc2c:	add	r3, r3, #1
   4dc30:	str	r3, [sp, #80]	; 0x50
   4dc34:	b	4d958 <fputs@plt+0x3c890>
   4dc38:	ldr	r3, [sp, #48]	; 0x30
   4dc3c:	ldr	r0, [r3, #8]
   4dc40:	bl	1be1c <fputs@plt+0xad54>
   4dc44:	ldrh	r3, [r0, #50]	; 0x32
   4dc48:	str	r0, [sp, #168]	; 0xa8
   4dc4c:	mov	r0, r4
   4dc50:	mov	r1, r3
   4dc54:	str	r3, [sp, #88]	; 0x58
   4dc58:	bl	16900 <fputs@plt+0x5838>
   4dc5c:	ldr	r8, [sp, #24]
   4dc60:	str	r0, [sp, #124]	; 0x7c
   4dc64:	ldr	r3, [sp, #88]	; 0x58
   4dc68:	cmp	r3, r8
   4dc6c:	bgt	4dcc8 <fputs@plt+0x3cc00>
   4dc70:	ldr	r3, [sp, #120]	; 0x78
   4dc74:	cmp	r3, #0
   4dc78:	moveq	r8, r5
   4dc7c:	beq	4dcfc <fputs@plt+0x3cc34>
   4dc80:	ldr	r3, [sp, #88]	; 0x58
   4dc84:	ldr	r2, [sp, #36]	; 0x24
   4dc88:	str	r3, [sp, #4]
   4dc8c:	ldr	r3, [sp, #124]	; 0x7c
   4dc90:	mov	r1, #69	; 0x45
   4dc94:	str	r3, [sp]
   4dc98:	mov	r0, sl
   4dc9c:	mov	r3, r5
   4dca0:	bl	2842c <fputs@plt+0x17364>
   4dca4:	ldr	r3, [sp, #120]	; 0x78
   4dca8:	cmp	r3, #0
   4dcac:	mov	r8, r0
   4dcb0:	bge	4dcfc <fputs@plt+0x3cc34>
   4dcb4:	ldr	r2, [sp, #88]	; 0x58
   4dcb8:	ldr	r1, [sp, #124]	; 0x7c
   4dcbc:	mov	r0, r4
   4dcc0:	bl	1de10 <fputs@plt+0xcd48>
   4dcc4:	b	4db88 <fputs@plt+0x3cac0>
   4dcc8:	ldr	r3, [sp, #168]	; 0xa8
   4dccc:	ldr	r1, [sp, #48]	; 0x30
   4dcd0:	mov	r0, r4
   4dcd4:	ldr	r2, [r3, #4]
   4dcd8:	lsl	r3, r8, #1
   4dcdc:	ldrsh	r2, [r2, r3]
   4dce0:	ldr	r3, [sp, #124]	; 0x7c
   4dce4:	add	r3, r3, r8
   4dce8:	str	r3, [sp]
   4dcec:	ldr	r3, [sp, #32]
   4dcf0:	bl	38ffc <fputs@plt+0x27f34>
   4dcf4:	add	r8, r8, #1
   4dcf8:	b	4dc64 <fputs@plt+0x3cb9c>
   4dcfc:	ldr	r3, [sp, #84]	; 0x54
   4dd00:	ldr	r2, [sp, #124]	; 0x7c
   4dd04:	str	r3, [sp]
   4dd08:	mov	r1, #49	; 0x31
   4dd0c:	ldr	r3, [sp, #88]	; 0x58
   4dd10:	mov	r0, sl
   4dd14:	bl	28344 <fputs@plt+0x1727c>
   4dd18:	ldr	r3, [sp, #84]	; 0x54
   4dd1c:	str	r5, [sp]
   4dd20:	ldr	r2, [sp, #36]	; 0x24
   4dd24:	mov	r1, #110	; 0x6e
   4dd28:	mov	r0, sl
   4dd2c:	bl	28344 <fputs@plt+0x1727c>
   4dd30:	ldr	r3, [sp, #120]	; 0x78
   4dd34:	cmp	r3, #0
   4dd38:	beq	4dcb4 <fputs@plt+0x3cbec>
   4dd3c:	mov	r1, #16
   4dd40:	mov	r0, sl
   4dd44:	bl	1b1a0 <fputs@plt+0xa0d8>
   4dd48:	b	4dcb4 <fputs@plt+0x3cbec>
   4dd4c:	mov	r6, r5
   4dd50:	b	4dc20 <fputs@plt+0x3cb58>
   4dd54:	ldr	r3, [sp, #56]	; 0x38
   4dd58:	tst	r3, #32
   4dd5c:	bne	4cd10 <fputs@plt+0x3bc48>
   4dd60:	ldr	r3, [sp, #48]	; 0x30
   4dd64:	ldr	r1, [pc, #584]	; 4dfb4 <fputs@plt+0x3ceec>
   4dd68:	ldr	r2, [sp, #32]
   4dd6c:	add	r1, r1, r3
   4dd70:	mov	r0, sl
   4dd74:	ldrb	r3, [r1, #3932]	; 0xf5c
   4dd78:	ldrb	r1, [r1, #3934]	; 0xf5e
   4dd7c:	strb	r3, [r9, #-79]	; 0xffffffb1
   4dd80:	ldr	r3, [sp, #32]
   4dd84:	str	r3, [r9, #-76]	; 0xffffffb4
   4dd88:	mov	r3, r5
   4dd8c:	bl	2883c <fputs@plt+0x17774>
   4dd90:	add	r0, r0, #1
   4dd94:	str	r0, [r9, #-72]	; 0xffffffb8
   4dd98:	b	4d340 <fputs@plt+0x3c278>
   4dd9c:	ldrh	ip, [r5, #-28]	; 0xffffffe4
   4dda0:	tst	ip, #6
   4dda4:	bne	4de38 <fputs@plt+0x3cd70>
   4dda8:	ldrd	r2, [r5, #-8]
   4ddac:	ldrd	r0, [r9, #-52]	; 0xffffffcc
   4ddb0:	and	r3, r3, r1
   4ddb4:	and	r2, r2, r0
   4ddb8:	orrs	r3, r2, r3
   4ddbc:	movne	r3, #1
   4ddc0:	strbne	r3, [fp, #41]	; 0x29
   4ddc4:	bne	4de38 <fputs@plt+0x3cd70>
   4ddc8:	ldr	r3, [r9, #-124]	; 0xffffff84
   4ddcc:	ldr	r8, [r5, #-48]	; 0xffffffd0
   4ddd0:	cmp	r3, #0
   4ddd4:	beq	4dde4 <fputs@plt+0x3cd1c>
   4ddd8:	ldr	r3, [r8, #4]
   4dddc:	tst	r3, #1
   4dde0:	beq	4de38 <fputs@plt+0x3cd70>
   4dde4:	tst	ip, #512	; 0x200
   4dde8:	ldreq	r7, [sp, #24]
   4ddec:	beq	4de04 <fputs@plt+0x3cd3c>
   4ddf0:	ldr	r2, [r9, #-88]	; 0xffffffa8
   4ddf4:	mov	r1, #46	; 0x2e
   4ddf8:	mov	r0, sl
   4ddfc:	bl	287d8 <fputs@plt+0x17710>
   4de00:	mov	r7, r0
   4de04:	mov	r3, #16
   4de08:	ldr	r2, [sp, #140]	; 0x8c
   4de0c:	mov	r1, r8
   4de10:	mov	r0, r4
   4de14:	bl	52578 <fputs@plt+0x414b0>
   4de18:	cmp	r7, #0
   4de1c:	beq	4de2c <fputs@plt+0x3cd64>
   4de20:	mov	r1, r7
   4de24:	mov	r0, sl
   4de28:	bl	1d4a4 <fputs@plt+0xc3dc>
   4de2c:	ldrh	r3, [r5, #-28]	; 0xffffffe4
   4de30:	orr	r3, r3, #4
   4de34:	strh	r3, [r5, #-28]	; 0xffffffe4
   4de38:	sub	r6, r6, #1
   4de3c:	b	4ca80 <fputs@plt+0x3b9b8>
   4de40:	ldrh	r3, [r5, #-28]	; 0xffffffe4
   4de44:	tst	r3, #6
   4de48:	bne	4df20 <fputs@plt+0x3ce58>
   4de4c:	ldrh	r3, [r5, #-30]	; 0xffffffe2
   4de50:	tst	r3, #130	; 0x82
   4de54:	beq	4df20 <fputs@plt+0x3ce58>
   4de58:	tst	r3, #2048	; 0x800
   4de5c:	beq	4df20 <fputs@plt+0x3ce58>
   4de60:	ldr	r3, [r5, #-40]	; 0xffffffd8
   4de64:	ldr	r2, [sp, #32]
   4de68:	cmp	r2, r3
   4de6c:	bne	4df20 <fputs@plt+0x3ce58>
   4de70:	ldr	r3, [r9, #-124]	; 0xffffff84
   4de74:	cmp	r3, #0
   4de78:	bne	4df20 <fputs@plt+0x3ce58>
   4de7c:	ldr	r8, [r5, #-48]	; 0xffffffd0
   4de80:	str	r3, [sp, #12]
   4de84:	mov	r3, #131	; 0x83
   4de88:	str	r3, [sp, #8]
   4de8c:	ldrd	r2, [sp, #128]	; 0x80
   4de90:	ldr	r1, [sp, #32]
   4de94:	ldr	r0, [sp, #144]	; 0x90
   4de98:	strd	r2, [sp]
   4de9c:	ldr	r2, [r5, #-36]	; 0xffffffdc
   4dea0:	bl	33fe4 <fputs@plt+0x22f1c>
   4dea4:	subs	r1, r0, #0
   4dea8:	beq	4df20 <fputs@plt+0x3ce58>
   4deac:	ldrh	r3, [r1, #20]
   4deb0:	tst	r3, #4
   4deb4:	bne	4df20 <fputs@plt+0x3ce58>
   4deb8:	mov	r2, #48	; 0x30
   4debc:	mov	r3, #0
   4dec0:	ldr	r0, [sp, #72]	; 0x48
   4dec4:	str	r1, [sp, #36]	; 0x24
   4dec8:	bl	1f930 <fputs@plt+0xe868>
   4decc:	subs	r6, r0, #0
   4ded0:	beq	4df20 <fputs@plt+0x3ce58>
   4ded4:	ldr	r1, [sp, #36]	; 0x24
   4ded8:	mov	ip, r6
   4dedc:	ldr	lr, [r1]
   4dee0:	ldm	lr!, {r0, r1, r2, r3}
   4dee4:	stmia	ip!, {r0, r1, r2, r3}
   4dee8:	ldm	lr!, {r0, r1, r2, r3}
   4deec:	stmia	ip!, {r0, r1, r2, r3}
   4def0:	ldm	lr, {r0, r1, r2, r3}
   4def4:	stm	ip, {r0, r1, r2, r3}
   4def8:	mov	r1, r6
   4defc:	ldr	r3, [r8, #12]
   4df00:	mov	r0, r4
   4df04:	str	r3, [r6, #12]
   4df08:	ldr	r2, [sp, #140]	; 0x8c
   4df0c:	mov	r3, #16
   4df10:	bl	52578 <fputs@plt+0x414b0>
   4df14:	mov	r1, r6
   4df18:	ldr	r0, [sp, #72]	; 0x48
   4df1c:	bl	1d524 <fputs@plt+0xc45c>
   4df20:	sub	r7, r7, #1
   4df24:	b	4ca94 <fputs@plt+0x3b9cc>
   4df28:	ldr	r2, [sl, #32]
   4df2c:	mov	r1, #22
   4df30:	str	r2, [r9, #-96]	; 0xffffffa0
   4df34:	mov	r0, sl
   4df38:	mov	r2, #1
   4df3c:	bl	2883c <fputs@plt+0x17774>
   4df40:	mov	r0, r4
   4df44:	bl	1dc48 <fputs@plt+0xcb80>
   4df48:	ldr	r5, [fp, #348]	; 0x15c
   4df4c:	ldr	r6, [sp, #24]
   4df50:	add	r5, r5, #48	; 0x30
   4df54:	mov	r7, #16
   4df58:	ldr	r3, [fp, #340]	; 0x154
   4df5c:	cmp	r6, r3
   4df60:	bge	4caac <fputs@plt+0x3b9e4>
   4df64:	ldrh	r3, [r5, #-28]	; 0xffffffe4
   4df68:	tst	r3, #6
   4df6c:	bne	4dfa8 <fputs@plt+0x3cee0>
   4df70:	ldrd	r2, [r5, #-8]
   4df74:	ldrd	r0, [r9, #-52]	; 0xffffffcc
   4df78:	and	r2, r2, r0
   4df7c:	and	r3, r3, r1
   4df80:	orrs	r3, r2, r3
   4df84:	bne	4dfa8 <fputs@plt+0x3cee0>
   4df88:	mov	r3, r7
   4df8c:	ldr	r2, [sp, #140]	; 0x8c
   4df90:	ldr	r1, [r5, #-48]	; 0xffffffd0
   4df94:	mov	r0, r4
   4df98:	bl	52578 <fputs@plt+0x414b0>
   4df9c:	ldrh	r3, [r5, #-28]	; 0xffffffe4
   4dfa0:	orr	r3, r3, #4
   4dfa4:	strh	r3, [r5, #-28]	; 0xffffffe4
   4dfa8:	add	r6, r6, #1
   4dfac:	add	r5, r5, #48	; 0x30
   4dfb0:	b	4df58 <fputs@plt+0x3ce90>
   4dfb4:			; <UNDEFINED> instruction: 0x00072ab8
   4dfb8:	andeq	r0, r0, r1, lsl #2
   4dfbc:	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
   4dfc0:	strdeq	r1, [r0], -r0
   4dfc4:	ldr	r3, [sp, #48]	; 0x30
   4dfc8:	cmp	r3, #0
   4dfcc:	moveq	r8, r3
   4dfd0:	bne	4cd6c <fputs@plt+0x3bca4>
   4dfd4:	cmp	r6, #0
   4dfd8:	moveq	r6, r8
   4dfdc:	moveq	r1, #108	; 0x6c
   4dfe0:	beq	4cd70 <fputs@plt+0x3bca8>
   4dfe4:	mov	r7, r6
   4dfe8:	mov	r3, #66	; 0x42
   4dfec:	strb	r3, [sp, #192]	; 0xc0
   4dff0:	mov	r3, #64	; 0x40
   4dff4:	strb	r3, [sp, #193]	; 0xc1
   4dff8:	mov	r3, #63	; 0x3f
   4dffc:	strb	r3, [sp, #194]	; 0xc2
   4e000:	mov	r3, #65	; 0x41
   4e004:	strb	r3, [sp, #195]	; 0xc3
   4e008:	ldr	r3, [r7]
   4e00c:	add	r2, sp, #188	; 0xbc
   4e010:	mov	r0, r4
   4e014:	ldr	r1, [r3, #16]
   4e018:	str	r3, [sp, #36]	; 0x24
   4e01c:	bl	5211c <fputs@plt+0x41054>
   4e020:	ldr	r3, [sp, #36]	; 0x24
   4e024:	add	r2, sp, #216	; 0xd8
   4e028:	ldrb	r3, [r3]
   4e02c:	add	r3, r2, r3
   4e030:	ldr	r2, [sp, #32]
   4e034:	ldrb	r1, [r3, #-104]	; 0xffffff98
   4e038:	mov	r3, r5
   4e03c:	mov	r6, r0
   4e040:	str	r0, [sp]
   4e044:	mov	r0, sl
   4e048:	bl	28344 <fputs@plt+0x1727c>
   4e04c:	mov	r2, #1
   4e050:	mov	r1, r6
   4e054:	mov	r0, r4
   4e058:	bl	1dd9c <fputs@plt+0xccd4>
   4e05c:	ldr	r1, [sp, #188]	; 0xbc
   4e060:	mov	r0, r4
   4e064:	bl	1bdc4 <fputs@plt+0xacfc>
   4e068:	mov	r1, r7
   4e06c:	ldr	r0, [sp, #96]	; 0x60
   4e070:	bl	1774c <fputs@plt+0x6684>
   4e074:	mov	r6, r8
   4e078:	cmp	r6, #0
   4e07c:	moveq	r8, #160	; 0xa0
   4e080:	ldreq	r7, [sp, #24]
   4e084:	beq	4e0d4 <fputs@plt+0x3d00c>
   4e088:	ldr	r8, [r6]
   4e08c:	ldr	r7, [r4, #76]	; 0x4c
   4e090:	mov	r0, r4
   4e094:	add	r7, r7, #1
   4e098:	str	r7, [r4, #76]	; 0x4c
   4e09c:	mov	r2, r7
   4e0a0:	ldr	r1, [r8, #16]
   4e0a4:	bl	510e0 <fputs@plt+0x40018>
   4e0a8:	ldrb	r3, [r8]
   4e0ac:	and	r3, r3, #253	; 0xfd
   4e0b0:	cmp	r3, #80	; 0x50
   4e0b4:	ldr	r3, [sp, #48]	; 0x30
   4e0b8:	bne	4cd84 <fputs@plt+0x3bcbc>
   4e0bc:	cmp	r3, #0
   4e0c0:	moveq	r8, #83	; 0x53
   4e0c4:	movne	r8, #81	; 0x51
   4e0c8:	mov	r1, r6
   4e0cc:	ldr	r0, [sp, #96]	; 0x60
   4e0d0:	bl	1774c <fputs@plt+0x6684>
   4e0d4:	ldr	r2, [sp, #48]	; 0x30
   4e0d8:	ldr	r3, [sl, #32]
   4e0dc:	cmp	r2, #0
   4e0e0:	moveq	r2, #7
   4e0e4:	movne	r2, #6
   4e0e8:	strb	r2, [r9, #-79]	; 0xffffffb1
   4e0ec:	ldr	r2, [sp, #32]
   4e0f0:	cmp	r8, #160	; 0xa0
   4e0f4:	str	r2, [r9, #-76]	; 0xffffffb4
   4e0f8:	str	r3, [r9, #-72]	; 0xffffffb8
   4e0fc:	beq	4ca78 <fputs@plt+0x3b9b0>
   4e100:	ldr	r6, [r4, #76]	; 0x4c
   4e104:	mov	r1, #103	; 0x67
   4e108:	add	r6, r6, #1
   4e10c:	mov	r3, r6
   4e110:	str	r6, [r4, #76]	; 0x4c
   4e114:	mov	r0, sl
   4e118:	bl	2883c <fputs@plt+0x17774>
   4e11c:	mov	r3, r6
   4e120:	ldr	r1, [sp, #32]
   4e124:	mov	r0, r4
   4e128:	mvn	r2, #0
   4e12c:	bl	1bc68 <fputs@plt+0xaba0>
   4e130:	mov	r1, r8
   4e134:	str	r6, [sp]
   4e138:	mov	r3, r5
   4e13c:	mov	r2, r7
   4e140:	mov	r0, sl
   4e144:	bl	28344 <fputs@plt+0x1727c>
   4e148:	mov	r1, #83	; 0x53
   4e14c:	mov	r0, sl
   4e150:	bl	1b1a0 <fputs@plt+0xa0d8>
   4e154:	b	4ca78 <fputs@plt+0x3b9b0>
   4e158:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4e15c:	sub	sp, sp, #244	; 0xf4
   4e160:	ldr	r3, [r0, #468]	; 0x1d4
   4e164:	subs	sl, r1, #0
   4e168:	str	r3, [sp, #96]	; 0x60
   4e16c:	ldr	r3, [r0, #472]	; 0x1d8
   4e170:	add	ip, r3, #1
   4e174:	str	r3, [r0, #468]	; 0x1d4
   4e178:	ldr	r3, [r0]
   4e17c:	str	ip, [r0, #472]	; 0x1d8
   4e180:	str	r3, [sp, #40]	; 0x28
   4e184:	bne	4e198 <fputs@plt+0x3d0d0>
   4e188:	mov	r6, #1
   4e18c:	mov	r0, r6
   4e190:	add	sp, sp, #244	; 0xf4
   4e194:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4e198:	ldr	r3, [sp, #40]	; 0x28
   4e19c:	ldrb	r3, [r3, #69]	; 0x45
   4e1a0:	cmp	r3, #0
   4e1a4:	bne	4e188 <fputs@plt+0x3d0c0>
   4e1a8:	ldr	r3, [r0, #68]	; 0x44
   4e1ac:	mov	r4, r0
   4e1b0:	cmp	r3, #0
   4e1b4:	bne	4e188 <fputs@plt+0x3d0c0>
   4e1b8:	str	r2, [sp, #32]
   4e1bc:	str	r3, [sp]
   4e1c0:	mov	r2, r3
   4e1c4:	mov	r1, #21
   4e1c8:	bl	30ec0 <fputs@plt+0x1fdf8>
   4e1cc:	subs	r5, r0, #0
   4e1d0:	bne	4e188 <fputs@plt+0x3d0c0>
   4e1d4:	mov	r2, #48	; 0x30
   4e1d8:	mov	r1, r5
   4e1dc:	add	r0, sp, #192	; 0xc0
   4e1e0:	bl	10eac <memset@plt>
   4e1e4:	ldr	r3, [sp, #32]
   4e1e8:	ldrb	r3, [r3]
   4e1ec:	cmp	r3, #8
   4e1f0:	bhi	4e210 <fputs@plt+0x3d148>
   4e1f4:	ldr	r1, [sl, #44]	; 0x2c
   4e1f8:	ldr	r0, [sp, #40]	; 0x28
   4e1fc:	bl	1e4b4 <fputs@plt+0xd3ec>
   4e200:	ldr	r3, [sl, #8]
   4e204:	str	r5, [sl, #44]	; 0x2c
   4e208:	bic	r3, r3, #1
   4e20c:	str	r3, [sl, #8]
   4e210:	mov	r2, #0
   4e214:	mov	r1, sl
   4e218:	mov	r0, r4
   4e21c:	bl	1b6d8 <fputs@plt+0xa610>
   4e220:	mov	r2, #32
   4e224:	mov	r1, #0
   4e228:	add	r0, sp, #128	; 0x80
   4e22c:	bl	10eac <memset@plt>
   4e230:	ldr	r3, [sl, #44]	; 0x2c
   4e234:	str	r3, [sp, #128]	; 0x80
   4e238:	ldr	r3, [sl, #28]
   4e23c:	str	r3, [sp, #28]
   4e240:	ldr	r3, [r4, #68]	; 0x44
   4e244:	cmp	r3, #0
   4e248:	str	r3, [sp, #24]
   4e24c:	bne	4fb6c <fputs@plt+0x3eaa4>
   4e250:	ldr	r3, [sp, #40]	; 0x28
   4e254:	ldrb	r3, [r3, #69]	; 0x45
   4e258:	cmp	r3, #0
   4e25c:	str	r3, [sp, #48]	; 0x30
   4e260:	movne	r6, #1
   4e264:	ldrne	r3, [sp, #24]
   4e268:	bne	4e324 <fputs@plt+0x3d25c>
   4e26c:	ldr	r3, [sl, #8]
   4e270:	lsr	r3, r3, #3
   4e274:	and	r3, r3, #1
   4e278:	str	r3, [sp, #44]	; 0x2c
   4e27c:	ldr	r3, [sl]
   4e280:	ldr	r3, [r3]
   4e284:	cmp	r3, #1
   4e288:	ble	4e2a0 <fputs@plt+0x3d1d8>
   4e28c:	ldr	r3, [sp, #32]
   4e290:	ldrb	r3, [r3]
   4e294:	sub	r3, r3, #10
   4e298:	cmp	r3, #1
   4e29c:	bls	4e310 <fputs@plt+0x3d248>
   4e2a0:	ldr	r3, [sp, #48]	; 0x30
   4e2a4:	mov	r9, #0
   4e2a8:	str	r3, [sp, #36]	; 0x24
   4e2ac:	ldr	r5, [sl, #48]	; 0x30
   4e2b0:	cmp	r5, #0
   4e2b4:	bne	4e2cc <fputs@plt+0x3d204>
   4e2b8:	ldr	r3, [sp, #28]
   4e2bc:	ldr	r2, [sp, #36]	; 0x24
   4e2c0:	ldr	r3, [r3]
   4e2c4:	cmp	r2, r3
   4e2c8:	blt	4e32c <fputs@plt+0x3d264>
   4e2cc:	mov	r0, r4
   4e2d0:	bl	283d4 <fputs@plt+0x1730c>
   4e2d4:	subs	r9, r0, #0
   4e2d8:	beq	4fb78 <fputs@plt+0x3eab0>
   4e2dc:	ldr	r3, [sl, #48]	; 0x30
   4e2e0:	cmp	r3, #0
   4e2e4:	ldreq	r5, [sp, #28]
   4e2e8:	ldreq	r7, [sp, #24]
   4e2ec:	beq	4eacc <fputs@plt+0x3da04>
   4e2f0:	ldr	r2, [sp, #32]
   4e2f4:	mov	r1, sl
   4e2f8:	mov	r0, r4
   4e2fc:	bl	54490 <fputs@plt+0x433c8>
   4e300:	ldr	r3, [sp, #96]	; 0x60
   4e304:	str	r3, [r4, #468]	; 0x1d4
   4e308:	mov	r6, r0
   4e30c:	b	4e18c <fputs@plt+0x3d0c4>
   4e310:	ldr	r1, [pc, #3864]	; 4f230 <fputs@plt+0x3e168>
   4e314:	mov	r0, r4
   4e318:	bl	30e04 <fputs@plt+0x1fd3c>
   4e31c:	ldr	r3, [sp, #48]	; 0x30
   4e320:	mov	r6, #1
   4e324:	str	r3, [sp, #36]	; 0x24
   4e328:	b	4e37c <fputs@plt+0x3d2b4>
   4e32c:	ldr	r3, [sp, #36]	; 0x24
   4e330:	ldr	r1, [sp, #28]
   4e334:	mov	r2, #72	; 0x48
   4e338:	mla	r2, r2, r3, r1
   4e33c:	ldr	r3, [r2, #28]
   4e340:	ldr	r1, [r2, #24]
   4e344:	cmp	r3, #0
   4e348:	beq	4e520 <fputs@plt+0x3d458>
   4e34c:	ldr	r0, [r3]
   4e350:	ldrsh	r2, [r1, #34]	; 0x22
   4e354:	ldr	r0, [r0]
   4e358:	cmp	r2, r0
   4e35c:	beq	4e3c8 <fputs@plt+0x3d300>
   4e360:	mov	r6, #1
   4e364:	str	r0, [sp]
   4e368:	mov	r0, r4
   4e36c:	ldr	r3, [r1]
   4e370:	ldr	r1, [pc, #3772]	; 4f234 <fputs@plt+0x3e16c>
   4e374:	bl	30e04 <fputs@plt+0x1fd3c>
   4e378:	str	r5, [sp, #36]	; 0x24
   4e37c:	ldr	r3, [sp, #96]	; 0x60
   4e380:	cmp	r6, #0
   4e384:	str	r3, [r4, #468]	; 0x1d4
   4e388:	bne	4e3ac <fputs@plt+0x3d2e4>
   4e38c:	ldr	r3, [sp, #32]
   4e390:	ldrb	r3, [r3]
   4e394:	cmp	r3, #9
   4e398:	bne	4e3ac <fputs@plt+0x3d2e4>
   4e39c:	ldr	r2, [sp, #36]	; 0x24
   4e3a0:	ldr	r1, [sp, #28]
   4e3a4:	mov	r0, r4
   4e3a8:	bl	38488 <fputs@plt+0x273c0>
   4e3ac:	ldr	r1, [sp, #220]	; 0xdc
   4e3b0:	ldr	r0, [sp, #40]	; 0x28
   4e3b4:	bl	1d524 <fputs@plt+0xc45c>
   4e3b8:	ldr	r1, [sp, #232]	; 0xe8
   4e3bc:	ldr	r0, [sp, #40]	; 0x28
   4e3c0:	bl	1d524 <fputs@plt+0xc45c>
   4e3c4:	b	4e18c <fputs@plt+0x3d0c4>
   4e3c8:	ldr	fp, [r4]
   4e3cc:	ldrh	r2, [fp, #64]	; 0x40
   4e3d0:	tst	r2, #1
   4e3d4:	bne	4e4f4 <fputs@plt+0x3d42c>
   4e3d8:	ldr	r3, [r3, #8]
   4e3dc:	ldr	r7, [sl, #28]
   4e3e0:	ands	r3, r3, #8
   4e3e4:	str	r3, [sp, #52]	; 0x34
   4e3e8:	beq	4e43c <fputs@plt+0x3d374>
   4e3ec:	ldr	r3, [sp, #44]	; 0x2c
   4e3f0:	cmp	r3, #0
   4e3f4:	bne	4e4f4 <fputs@plt+0x3d42c>
   4e3f8:	ldr	r3, [r7]
   4e3fc:	cmp	r3, #1
   4e400:	bgt	4e4f4 <fputs@plt+0x3d42c>
   4e404:	ldr	r3, [sl, #32]
   4e408:	cmp	r3, #0
   4e40c:	beq	4e41c <fputs@plt+0x3d354>
   4e410:	ldr	r3, [r3, #4]
   4e414:	tst	r3, #2097152	; 0x200000
   4e418:	bne	4e4f4 <fputs@plt+0x3d42c>
   4e41c:	ldr	r0, [sl]
   4e420:	bl	166ac <fputs@plt+0x55e4>
   4e424:	tst	r0, #2097152	; 0x200000
   4e428:	bne	4e4f4 <fputs@plt+0x3d42c>
   4e42c:	ldr	r0, [sl, #44]	; 0x2c
   4e430:	bl	166ac <fputs@plt+0x55e4>
   4e434:	tst	r0, #2097152	; 0x200000
   4e438:	bne	4e4f4 <fputs@plt+0x3d42c>
   4e43c:	ldr	r3, [sp, #36]	; 0x24
   4e440:	mov	r2, #72	; 0x48
   4e444:	mla	r3, r2, r3, r7
   4e448:	ldr	r5, [r3, #28]
   4e44c:	ldr	r1, [r5, #56]	; 0x38
   4e450:	cmp	r1, #0
   4e454:	beq	4e464 <fputs@plt+0x3d39c>
   4e458:	ldr	r3, [sl, #56]	; 0x38
   4e45c:	cmp	r3, #0
   4e460:	bne	4e4f4 <fputs@plt+0x3d42c>
   4e464:	ldr	r3, [r5, #60]	; 0x3c
   4e468:	cmp	r3, #0
   4e46c:	bne	4e4f4 <fputs@plt+0x3d42c>
   4e470:	ldr	r0, [sl, #8]
   4e474:	adds	r3, r1, #0
   4e478:	movne	r3, #1
   4e47c:	ands	r3, r3, r0, lsr #7
   4e480:	bne	4e4f4 <fputs@plt+0x3d42c>
   4e484:	ldr	r3, [r5, #28]
   4e488:	ldr	r3, [r3]
   4e48c:	cmp	r3, #0
   4e490:	beq	4e4f4 <fputs@plt+0x3d42c>
   4e494:	ldr	ip, [r5, #8]
   4e498:	tst	ip, #1
   4e49c:	bne	4e4f4 <fputs@plt+0x3d42c>
   4e4a0:	cmp	r1, #0
   4e4a4:	beq	4e4c0 <fputs@plt+0x3d3f8>
   4e4a8:	ldr	r3, [r7]
   4e4ac:	ldr	r2, [sp, #44]	; 0x2c
   4e4b0:	cmp	r3, #1
   4e4b4:	orrgt	r2, r2, #1
   4e4b8:	tst	r2, #1
   4e4bc:	bne	4e4f4 <fputs@plt+0x3d42c>
   4e4c0:	ldr	r2, [sp, #52]	; 0x34
   4e4c4:	and	r3, r0, #1
   4e4c8:	cmp	r2, #0
   4e4cc:	moveq	r2, #0
   4e4d0:	andne	r2, r3, #1
   4e4d4:	cmp	r2, #0
   4e4d8:	bne	4e4f4 <fputs@plt+0x3d42c>
   4e4dc:	ldr	r2, [sl, #44]	; 0x2c
   4e4e0:	cmp	r2, #0
   4e4e4:	beq	4e530 <fputs@plt+0x3d468>
   4e4e8:	ldr	lr, [r5, #44]	; 0x2c
   4e4ec:	cmp	lr, #0
   4e4f0:	beq	4e53c <fputs@plt+0x3d474>
   4e4f4:	ldr	r3, [sl, #28]
   4e4f8:	str	r3, [sp, #28]
   4e4fc:	ldr	r3, [sp, #40]	; 0x28
   4e500:	ldrb	r3, [r3, #69]	; 0x45
   4e504:	cmp	r3, #0
   4e508:	bne	4fb6c <fputs@plt+0x3eaa4>
   4e50c:	ldr	r3, [sp, #32]
   4e510:	ldrb	r3, [r3]
   4e514:	cmp	r3, #8
   4e518:	ldrhi	r3, [sl, #44]	; 0x2c
   4e51c:	strhi	r3, [sp, #128]	; 0x80
   4e520:	ldr	r3, [sp, #36]	; 0x24
   4e524:	add	r3, r3, #1
   4e528:	str	r3, [sp, #36]	; 0x24
   4e52c:	b	4e2ac <fputs@plt+0x3d1e4>
   4e530:	ldr	lr, [sp, #44]	; 0x2c
   4e534:	cmp	lr, #0
   4e538:	bne	4e4e8 <fputs@plt+0x3d420>
   4e53c:	cmp	r1, #0
   4e540:	beq	4e55c <fputs@plt+0x3d494>
   4e544:	ldr	r1, [sl, #32]
   4e548:	cmp	r1, #0
   4e54c:	moveq	r1, r3
   4e550:	orrne	r1, r3, #1
   4e554:	cmp	r1, #0
   4e558:	bne	4e4f4 <fputs@plt+0x3d42c>
   4e55c:	tst	ip, #12288	; 0x3000
   4e560:	bne	4e4f4 <fputs@plt+0x3d42c>
   4e564:	tst	r0, #8192	; 0x2000
   4e568:	beq	4e578 <fputs@plt+0x3d4b0>
   4e56c:	ldr	r1, [r5, #48]	; 0x30
   4e570:	cmp	r1, #0
   4e574:	bne	4e4f4 <fputs@plt+0x3d42c>
   4e578:	ldr	r1, [sp, #36]	; 0x24
   4e57c:	mov	r0, #72	; 0x48
   4e580:	mla	r1, r0, r1, r7
   4e584:	ldrb	r1, [r1, #44]	; 0x2c
   4e588:	tst	r1, #32
   4e58c:	bne	4e4f4 <fputs@plt+0x3d42c>
   4e590:	ldr	r1, [r5, #48]	; 0x30
   4e594:	cmp	r1, #0
   4e598:	beq	4e620 <fputs@plt+0x3d558>
   4e59c:	ldr	r0, [sp, #44]	; 0x2c
   4e5a0:	ldr	r1, [r5, #44]	; 0x2c
   4e5a4:	and	r0, r0, #1
   4e5a8:	orr	r3, r3, r0
   4e5ac:	cmp	r1, #0
   4e5b0:	orrne	r3, r3, #1
   4e5b4:	cmp	r3, #0
   4e5b8:	bne	4e4f4 <fputs@plt+0x3d42c>
   4e5bc:	ldr	r3, [r7]
   4e5c0:	cmp	r3, #1
   4e5c4:	bne	4ea74 <fputs@plt+0x3d9ac>
   4e5c8:	mov	r3, r5
   4e5cc:	ldr	r1, [r3, #8]
   4e5d0:	tst	r1, #9
   4e5d4:	bne	4ea74 <fputs@plt+0x3d9ac>
   4e5d8:	ldr	r1, [r3, #48]	; 0x30
   4e5dc:	cmp	r1, #0
   4e5e0:	beq	4e5f0 <fputs@plt+0x3d528>
   4e5e4:	ldrb	r0, [r3, #4]
   4e5e8:	cmp	r0, #116	; 0x74
   4e5ec:	bne	4ea74 <fputs@plt+0x3d9ac>
   4e5f0:	ldr	r3, [r3, #28]
   4e5f4:	ldr	r3, [r3]
   4e5f8:	cmp	r3, #0
   4e5fc:	ble	4ea74 <fputs@plt+0x3d9ac>
   4e600:	cmp	r1, #0
   4e604:	mov	r3, r1
   4e608:	bne	4e5cc <fputs@plt+0x3d504>
   4e60c:	cmp	r2, #0
   4e610:	movne	ip, #20
   4e614:	ldrne	r0, [r2]
   4e618:	ldrne	r3, [sp, #24]
   4e61c:	bne	4e788 <fputs@plt+0x3d6c0>
   4e620:	ldr	r3, [sp, #36]	; 0x24
   4e624:	mov	r2, #72	; 0x48
   4e628:	ldr	r6, [r4, #496]	; 0x1f0
   4e62c:	mla	r3, r2, r3, r7
   4e630:	mov	r1, #21
   4e634:	mov	r0, r4
   4e638:	ldr	r2, [r3, #52]	; 0x34
   4e63c:	ldr	r3, [r3, #16]
   4e640:	str	r2, [sp, #72]	; 0x48
   4e644:	str	r3, [r4, #496]	; 0x1f0
   4e648:	mov	r3, #0
   4e64c:	str	r9, [sp]
   4e650:	mov	r2, r3
   4e654:	bl	30ec0 <fputs@plt+0x1fdf8>
   4e658:	str	r6, [r4, #496]	; 0x1f0
   4e65c:	ldr	r5, [r5, #48]	; 0x30
   4e660:	cmp	r5, #0
   4e664:	bne	4e794 <fputs@plt+0x3d6cc>
   4e668:	ldr	r3, [sp, #36]	; 0x24
   4e66c:	mov	r2, #72	; 0x48
   4e670:	mov	r0, fp
   4e674:	mla	r6, r2, r3, r7
   4e678:	ldr	r3, [r6, #28]
   4e67c:	ldr	r1, [r6, #12]
   4e680:	str	r3, [sp, #64]	; 0x40
   4e684:	bl	1d524 <fputs@plt+0xc45c>
   4e688:	ldr	r1, [r6, #16]
   4e68c:	mov	r0, fp
   4e690:	bl	1d524 <fputs@plt+0xc45c>
   4e694:	ldr	r1, [r6, #20]
   4e698:	mov	r0, fp
   4e69c:	bl	1d524 <fputs@plt+0xc45c>
   4e6a0:	ldr	r3, [r6, #24]
   4e6a4:	str	r5, [r6, #12]
   4e6a8:	cmp	r3, #0
   4e6ac:	str	r5, [r6, #16]
   4e6b0:	str	r5, [r6, #20]
   4e6b4:	str	r5, [r6, #28]
   4e6b8:	beq	4e6f8 <fputs@plt+0x3d630>
   4e6bc:	ldrh	r2, [r3, #36]	; 0x24
   4e6c0:	cmp	r2, #1
   4e6c4:	subne	r2, r2, #1
   4e6c8:	strhne	r2, [r3, #36]	; 0x24
   4e6cc:	bne	4e6e8 <fputs@plt+0x3d620>
   4e6d0:	ldr	r2, [r4, #416]	; 0x1a0
   4e6d4:	cmp	r2, #0
   4e6d8:	moveq	r2, r4
   4e6dc:	ldr	r1, [r2, #528]	; 0x210
   4e6e0:	str	r1, [r3, #68]	; 0x44
   4e6e4:	str	r3, [r2, #528]	; 0x210
   4e6e8:	ldr	r3, [sp, #36]	; 0x24
   4e6ec:	mov	r2, #72	; 0x48
   4e6f0:	mla	r3, r2, r3, r7
   4e6f4:	str	r9, [r3, #24]
   4e6f8:	ldr	r2, [sp, #36]	; 0x24
   4e6fc:	mov	r3, #72	; 0x48
   4e700:	ldr	r6, [sp, #64]	; 0x40
   4e704:	mul	r3, r3, r2
   4e708:	mov	r5, sl
   4e70c:	str	r3, [sp, #60]	; 0x3c
   4e710:	str	r3, [sp, #76]	; 0x4c
   4e714:	add	r3, r7, r3
   4e718:	str	r3, [sp, #80]	; 0x50
   4e71c:	ldr	r8, [r6, #28]
   4e720:	ldr	r7, [r5, #28]
   4e724:	ldr	r3, [r8]
   4e728:	cmp	r7, #0
   4e72c:	str	r3, [sp, #56]	; 0x38
   4e730:	ldrne	r3, [sp, #80]	; 0x50
   4e734:	ldrbne	r3, [r3, #44]	; 0x2c
   4e738:	bne	4e848 <fputs@plt+0x3d780>
   4e73c:	mov	r3, r7
   4e740:	mov	r2, r7
   4e744:	mov	r1, r7
   4e748:	mov	r0, fp
   4e74c:	bl	29488 <fputs@plt+0x183c0>
   4e750:	cmp	r0, #0
   4e754:	mov	r7, r0
   4e758:	str	r0, [r5, #28]
   4e75c:	bne	4e844 <fputs@plt+0x3d77c>
   4e760:	ldr	r1, [sp, #64]	; 0x40
   4e764:	mov	r0, fp
   4e768:	bl	1e428 <fputs@plt+0xd360>
   4e76c:	b	4e81c <fputs@plt+0x3d754>
   4e770:	ldr	r1, [r2, #4]
   4e774:	mla	r1, ip, r3, r1
   4e778:	ldrh	r1, [r1, #16]
   4e77c:	cmp	r1, #0
   4e780:	beq	4ea74 <fputs@plt+0x3d9ac>
   4e784:	add	r3, r3, #1
   4e788:	cmp	r3, r0
   4e78c:	blt	4e770 <fputs@plt+0x3d6a8>
   4e790:	b	4e620 <fputs@plt+0x3d558>
   4e794:	ldr	r3, [sl, #56]	; 0x38
   4e798:	ldr	r8, [sl, #44]	; 0x2c
   4e79c:	str	r3, [sp, #56]	; 0x38
   4e7a0:	ldr	r3, [sl, #60]	; 0x3c
   4e7a4:	ldr	r6, [sl, #48]	; 0x30
   4e7a8:	str	r9, [sl, #44]	; 0x2c
   4e7ac:	str	r9, [sl, #28]
   4e7b0:	str	r9, [sl, #48]	; 0x30
   4e7b4:	str	r9, [sl, #56]	; 0x38
   4e7b8:	str	r9, [sl, #60]	; 0x3c
   4e7bc:	mov	r2, #0
   4e7c0:	mov	r1, sl
   4e7c4:	mov	r0, fp
   4e7c8:	str	r3, [sp, #28]
   4e7cc:	bl	22420 <fputs@plt+0x11358>
   4e7d0:	ldr	r3, [sp, #28]
   4e7d4:	str	r8, [sl, #44]	; 0x2c
   4e7d8:	str	r3, [sl, #60]	; 0x3c
   4e7dc:	ldr	r3, [sp, #56]	; 0x38
   4e7e0:	str	r7, [sl, #28]
   4e7e4:	str	r3, [sl, #56]	; 0x38
   4e7e8:	mov	r3, #116	; 0x74
   4e7ec:	strb	r3, [sl, #4]
   4e7f0:	cmp	r0, #0
   4e7f4:	streq	r6, [sl, #48]	; 0x30
   4e7f8:	beq	4e810 <fputs@plt+0x3d748>
   4e7fc:	cmp	r6, #0
   4e800:	str	r6, [r0, #48]	; 0x30
   4e804:	strne	r0, [r6, #52]	; 0x34
   4e808:	str	sl, [r0, #52]	; 0x34
   4e80c:	str	r0, [sl, #48]	; 0x30
   4e810:	ldrb	r3, [fp, #69]	; 0x45
   4e814:	cmp	r3, #0
   4e818:	beq	4e65c <fputs@plt+0x3d594>
   4e81c:	ldr	r3, [sp, #52]	; 0x34
   4e820:	cmp	r3, #0
   4e824:	ldrne	r3, [sl, #8]
   4e828:	orrne	r3, r3, #8
   4e82c:	strne	r3, [sl, #8]
   4e830:	movne	r3, #1
   4e834:	strne	r3, [sp, #44]	; 0x2c
   4e838:	mvn	r3, #0
   4e83c:	str	r3, [sp, #36]	; 0x24
   4e840:	b	4e4f4 <fputs@plt+0x3d42c>
   4e844:	ldr	r3, [sp, #48]	; 0x30
   4e848:	str	r3, [sp, #68]	; 0x44
   4e84c:	ldr	r3, [sp, #56]	; 0x38
   4e850:	cmp	r3, #1
   4e854:	ble	4e888 <fputs@plt+0x3d7c0>
   4e858:	ldr	r3, [sp, #36]	; 0x24
   4e85c:	ldr	r2, [sp, #56]	; 0x38
   4e860:	add	r3, r3, #1
   4e864:	mov	r1, r7
   4e868:	sub	r2, r2, #1
   4e86c:	mov	r0, fp
   4e870:	bl	29390 <fputs@plt+0x182c8>
   4e874:	str	r0, [r5, #28]
   4e878:	ldrb	r3, [fp, #69]	; 0x45
   4e87c:	mov	r7, r0
   4e880:	cmp	r3, #0
   4e884:	bne	4e760 <fputs@plt+0x3d698>
   4e888:	ldr	r3, [sp, #60]	; 0x3c
   4e88c:	add	r8, r8, #8
   4e890:	add	r3, r7, r3
   4e894:	str	r3, [sp, #28]
   4e898:	ldr	r3, [sp, #24]
   4e89c:	ldr	r2, [sp, #28]
   4e8a0:	add	r2, r2, #72	; 0x48
   4e8a4:	str	r2, [sp, #28]
   4e8a8:	ldr	r2, [sp, #56]	; 0x38
   4e8ac:	cmp	r2, r3
   4e8b0:	bgt	4e9a4 <fputs@plt+0x3d8dc>
   4e8b4:	ldr	r3, [sp, #76]	; 0x4c
   4e8b8:	add	r7, r7, r3
   4e8bc:	ldrb	r3, [sp, #68]	; 0x44
   4e8c0:	strb	r3, [r7, #44]	; 0x2c
   4e8c4:	ldr	r7, [sp, #24]
   4e8c8:	ldr	r8, [r5]
   4e8cc:	ldr	r3, [r8]
   4e8d0:	cmp	r7, r3
   4e8d4:	blt	4e9ec <fputs@plt+0x3d924>
   4e8d8:	ldr	r3, [r6, #44]	; 0x2c
   4e8dc:	cmp	r3, #0
   4e8e0:	movne	ip, #20
   4e8e4:	ldrne	r0, [r3]
   4e8e8:	ldrne	r2, [sp, #24]
   4e8ec:	bne	4ea4c <fputs@plt+0x3d984>
   4e8f0:	mov	r2, r9
   4e8f4:	ldr	r1, [r6, #32]
   4e8f8:	mov	r0, fp
   4e8fc:	bl	21e40 <fputs@plt+0x10d78>
   4e900:	ldr	r3, [sp, #52]	; 0x34
   4e904:	cmp	r3, #0
   4e908:	mov	r2, r0
   4e90c:	beq	4ea60 <fputs@plt+0x3d998>
   4e910:	ldr	r7, [r5, #32]
   4e914:	mov	r2, r9
   4e918:	str	r7, [r5, #40]	; 0x28
   4e91c:	str	r0, [r5, #32]
   4e920:	ldr	r1, [r6, #40]	; 0x28
   4e924:	mov	r0, fp
   4e928:	bl	21e40 <fputs@plt+0x10d78>
   4e92c:	mov	r1, r7
   4e930:	mov	r2, r0
   4e934:	mov	r0, fp
   4e938:	bl	1f0f0 <fputs@plt+0xe028>
   4e93c:	mov	r2, r9
   4e940:	ldr	r1, [r6, #36]	; 0x24
   4e944:	str	r0, [r5, #40]	; 0x28
   4e948:	mov	r0, fp
   4e94c:	bl	21e48 <fputs@plt+0x10d80>
   4e950:	str	r0, [r5, #36]	; 0x24
   4e954:	str	r9, [sp]
   4e958:	ldr	r2, [sp, #72]	; 0x48
   4e95c:	ldr	r3, [r6]
   4e960:	mov	r1, r5
   4e964:	mov	r0, fp
   4e968:	bl	220bc <fputs@plt+0x10ff4>
   4e96c:	ldr	r3, [r6, #8]
   4e970:	and	r2, r3, #1
   4e974:	ldr	r3, [r5, #8]
   4e978:	orr	r3, r3, r2
   4e97c:	str	r3, [r5, #8]
   4e980:	ldr	r3, [r6, #56]	; 0x38
   4e984:	cmp	r3, #0
   4e988:	strne	r3, [r5, #56]	; 0x38
   4e98c:	ldr	r5, [r5, #48]	; 0x30
   4e990:	strne	r9, [r6, #56]	; 0x38
   4e994:	cmp	r5, #0
   4e998:	ldr	r6, [r6, #48]	; 0x30
   4e99c:	bne	4e71c <fputs@plt+0x3d654>
   4e9a0:	b	4e760 <fputs@plt+0x3d698>
   4e9a4:	str	r3, [sp, #84]	; 0x54
   4e9a8:	ldr	r3, [sp, #28]
   4e9ac:	mov	r0, fp
   4e9b0:	ldr	r1, [r3, #-12]
   4e9b4:	bl	1d78c <fputs@plt+0xc6c4>
   4e9b8:	ldr	r3, [sp, #28]
   4e9bc:	mov	r1, r8
   4e9c0:	sub	r0, r3, #64	; 0x40
   4e9c4:	mov	r2, #72	; 0x48
   4e9c8:	bl	10f3c <memcpy@plt>
   4e9cc:	mov	r0, r8
   4e9d0:	mov	r2, #72	; 0x48
   4e9d4:	mov	r1, r9
   4e9d8:	bl	10eac <memset@plt>
   4e9dc:	ldr	r3, [sp, #84]	; 0x54
   4e9e0:	add	r8, r8, #72	; 0x48
   4e9e4:	add	r3, r3, #1
   4e9e8:	b	4e89c <fputs@plt+0x3d7d4>
   4e9ec:	mov	r3, #20
   4e9f0:	mul	r2, r3, r7
   4e9f4:	ldr	r3, [r8, #4]
   4e9f8:	add	r3, r3, r2
   4e9fc:	ldr	r1, [r3, #4]
   4ea00:	cmp	r1, #0
   4ea04:	bne	4ea34 <fputs@plt+0x3d96c>
   4ea08:	ldr	r1, [r3, #8]
   4ea0c:	mov	r0, fp
   4ea10:	str	r2, [sp, #56]	; 0x38
   4ea14:	bl	201a4 <fputs@plt+0xf0dc>
   4ea18:	str	r0, [sp, #28]
   4ea1c:	bl	13fe8 <fputs@plt+0x2f20>
   4ea20:	ldr	r3, [r8, #4]
   4ea24:	ldr	r2, [sp, #56]	; 0x38
   4ea28:	ldr	r1, [sp, #28]
   4ea2c:	add	r3, r3, r2
   4ea30:	str	r1, [r3, #4]
   4ea34:	add	r7, r7, #1
   4ea38:	b	4e8cc <fputs@plt+0x3d804>
   4ea3c:	ldr	r1, [r3, #4]
   4ea40:	mla	r1, ip, r2, r1
   4ea44:	add	r2, r2, #1
   4ea48:	strh	r9, [r1, #16]
   4ea4c:	cmp	r2, r0
   4ea50:	blt	4ea3c <fputs@plt+0x3d974>
   4ea54:	str	r3, [r5, #44]	; 0x2c
   4ea58:	str	r9, [r6, #44]	; 0x2c
   4ea5c:	b	4e8f0 <fputs@plt+0x3d828>
   4ea60:	ldr	r1, [r5, #32]
   4ea64:	mov	r0, fp
   4ea68:	bl	1f0f0 <fputs@plt+0xe028>
   4ea6c:	str	r0, [r5, #32]
   4ea70:	b	4e954 <fputs@plt+0x3d88c>
   4ea74:	ldr	r3, [sp, #24]
   4ea78:	str	r3, [sp, #44]	; 0x2c
   4ea7c:	b	4e4f4 <fputs@plt+0x3d42c>
   4ea80:	ldr	r8, [r5, #28]
   4ea84:	cmp	r8, #0
   4ea88:	beq	4eac4 <fputs@plt+0x3d9fc>
   4ea8c:	ldr	fp, [r5, #32]
   4ea90:	cmp	fp, #0
   4ea94:	beq	4efc0 <fputs@plt+0x3def8>
   4ea98:	mov	r3, #72	; 0x48
   4ea9c:	ldr	r2, [sp, #28]
   4eaa0:	mla	r3, r3, r7, r2
   4eaa4:	ldrb	r3, [r3, #45]	; 0x2d
   4eaa8:	tst	r3, #16
   4eaac:	bne	4eac4 <fputs@plt+0x3d9fc>
   4eab0:	mov	r3, fp
   4eab4:	ldr	r2, [r5, #36]	; 0x24
   4eab8:	mov	r1, #14
   4eabc:	mov	r0, r9
   4eac0:	bl	2883c <fputs@plt+0x17774>
   4eac4:	add	r7, r7, #1
   4eac8:	add	r5, r5, #72	; 0x48
   4eacc:	ldr	r3, [sp, #28]
   4ead0:	ldr	r3, [r3]
   4ead4:	cmp	r7, r3
   4ead8:	blt	4ea80 <fputs@plt+0x3d9b8>
   4eadc:	ldr	r3, [sl]
   4eae0:	ldr	r5, [sl, #8]
   4eae4:	str	r3, [sp, #36]	; 0x24
   4eae8:	ldr	r3, [sl, #32]
   4eaec:	ldr	fp, [sl, #36]	; 0x24
   4eaf0:	str	r3, [sp, #56]	; 0x38
   4eaf4:	ldr	r3, [sl, #40]	; 0x28
   4eaf8:	str	r3, [sp, #60]	; 0x3c
   4eafc:	and	r3, r5, #1
   4eb00:	strb	r3, [sp, #116]	; 0x74
   4eb04:	and	r3, r5, #9
   4eb08:	cmp	r3, #1
   4eb0c:	bne	4eb44 <fputs@plt+0x3da7c>
   4eb10:	mvn	r2, #0
   4eb14:	ldr	r1, [sp, #36]	; 0x24
   4eb18:	ldr	r0, [sp, #128]	; 0x80
   4eb1c:	bl	1115c <fputs@plt+0x94>
   4eb20:	subs	r2, r0, #0
   4eb24:	bne	4eb44 <fputs@plt+0x3da7c>
   4eb28:	bic	r5, r5, #1
   4eb2c:	str	r5, [sl, #8]
   4eb30:	ldr	r1, [sp, #36]	; 0x24
   4eb34:	ldr	r0, [sp, #40]	; 0x28
   4eb38:	bl	21e48 <fputs@plt+0x10d80>
   4eb3c:	mov	fp, r0
   4eb40:	str	r0, [sl, #36]	; 0x24
   4eb44:	ldr	r1, [sp, #128]	; 0x80
   4eb48:	cmp	r1, #0
   4eb4c:	mvneq	r3, #0
   4eb50:	streq	r3, [sp, #148]	; 0x94
   4eb54:	beq	4ebb4 <fputs@plt+0x3daec>
   4eb58:	ldr	r3, [sp, #36]	; 0x24
   4eb5c:	mov	r2, #0
   4eb60:	mov	r0, r4
   4eb64:	ldr	r3, [r3]
   4eb68:	bl	352b0 <fputs@plt+0x241e8>
   4eb6c:	ldr	r2, [r4, #72]	; 0x48
   4eb70:	ldr	r1, [sp, #36]	; 0x24
   4eb74:	add	r3, r2, #1
   4eb78:	str	r3, [r4, #72]	; 0x48
   4eb7c:	ldr	r3, [sp, #128]	; 0x80
   4eb80:	mvn	ip, #5
   4eb84:	ldr	r1, [r1]
   4eb88:	ldr	r3, [r3]
   4eb8c:	str	r2, [sp, #136]	; 0x88
   4eb90:	add	r3, r3, #1
   4eb94:	add	r3, r3, r1
   4eb98:	mov	r1, #57	; 0x39
   4eb9c:	stmib	sp, {r0, ip}
   4eba0:	mov	r0, #0
   4eba4:	str	r0, [sp]
   4eba8:	mov	r0, r9
   4ebac:	bl	28464 <fputs@plt+0x1739c>
   4ebb0:	str	r0, [sp, #148]	; 0x94
   4ebb4:	ldr	r3, [sp, #32]
   4ebb8:	ldrb	r3, [r3]
   4ebbc:	cmp	r3, #12
   4ebc0:	bne	4ebe0 <fputs@plt+0x3db18>
   4ebc4:	ldr	r3, [sp, #36]	; 0x24
   4ebc8:	ldr	r2, [sp, #32]
   4ebcc:	mov	r1, #57	; 0x39
   4ebd0:	ldr	r3, [r3]
   4ebd4:	ldr	r2, [r2, #4]
   4ebd8:	mov	r0, r9
   4ebdc:	bl	2883c <fputs@plt+0x17774>
   4ebe0:	ldr	r0, [r9, #24]
   4ebe4:	bl	2823c <fputs@plt+0x17174>
   4ebe8:	mov	r3, #320	; 0x140
   4ebec:	strh	r3, [sl, #6]
   4ebf0:	mov	r1, sl
   4ebf4:	str	r0, [sp, #100]	; 0x64
   4ebf8:	mov	r2, r0
   4ebfc:	mov	r0, r4
   4ec00:	bl	51140 <fputs@plt+0x40078>
   4ec04:	ldr	r3, [sl, #12]
   4ec08:	cmp	r3, #0
   4ec0c:	bne	4ec38 <fputs@plt+0x3db70>
   4ec10:	ldr	r1, [sp, #148]	; 0x94
   4ec14:	cmp	r1, #0
   4ec18:	blt	4ec38 <fputs@plt+0x3db70>
   4ec1c:	mov	r0, r9
   4ec20:	bl	162ac <fputs@plt+0x51e4>
   4ec24:	mov	r3, #58	; 0x3a
   4ec28:	strb	r3, [r0]
   4ec2c:	ldrb	r3, [sp, #156]	; 0x9c
   4ec30:	orr	r3, r3, #1
   4ec34:	strb	r3, [sp, #156]	; 0x9c
   4ec38:	ldr	r3, [sl, #8]
   4ec3c:	ands	r3, r3, #1
   4ec40:	beq	4ec9c <fputs@plt+0x3dbd4>
   4ec44:	ldr	r5, [r4, #72]	; 0x48
   4ec48:	ldr	r1, [sl]
   4ec4c:	add	r3, r5, #1
   4ec50:	str	r3, [r4, #72]	; 0x48
   4ec54:	mov	r3, #0
   4ec58:	mov	r2, r3
   4ec5c:	mov	r0, r4
   4ec60:	str	r5, [sp, #120]	; 0x78
   4ec64:	bl	352b0 <fputs@plt+0x241e8>
   4ec68:	mvn	r3, #5
   4ec6c:	mov	r2, r5
   4ec70:	mov	r1, #57	; 0x39
   4ec74:	stmib	sp, {r0, r3}
   4ec78:	mov	r3, #0
   4ec7c:	str	r3, [sp]
   4ec80:	mov	r0, r9
   4ec84:	bl	28464 <fputs@plt+0x1739c>
   4ec88:	mov	r1, #8
   4ec8c:	str	r0, [sp, #124]	; 0x7c
   4ec90:	mov	r0, r9
   4ec94:	bl	1b1a0 <fputs@plt+0xa0d8>
   4ec98:	mov	r3, #3
   4ec9c:	strb	r3, [sp, #117]	; 0x75
   4eca0:	ldr	r3, [sp, #44]	; 0x2c
   4eca4:	eor	r3, r3, #1
   4eca8:	cmp	fp, #0
   4ecac:	movne	r3, #0
   4ecb0:	andeq	r3, r3, #1
   4ecb4:	cmp	r3, #0
   4ecb8:	beq	4f214 <fputs@plt+0x3e14c>
   4ecbc:	ldrsh	r2, [sl, #6]
   4ecc0:	ldrb	r3, [sp, #116]	; 0x74
   4ecc4:	ldr	r1, [sp, #28]
   4ecc8:	str	r2, [sp, #8]
   4eccc:	ldr	r2, [sl, #8]
   4ecd0:	cmp	r3, #0
   4ecd4:	movne	r3, #1024	; 0x400
   4ecd8:	moveq	r3, #0
   4ecdc:	and	r2, r2, #16384	; 0x4000
   4ece0:	orr	r3, r3, r2
   4ece4:	str	r3, [sp, #4]
   4ece8:	ldr	r3, [sl]
   4ecec:	ldr	r2, [sp, #56]	; 0x38
   4ecf0:	str	r3, [sp]
   4ecf4:	mov	r0, r4
   4ecf8:	ldr	r3, [sp, #128]	; 0x80
   4ecfc:	bl	4b1b0 <fputs@plt+0x3a0e8>
   4ed00:	subs	r5, r0, #0
   4ed04:	beq	4f8d4 <fputs@plt+0x3e80c>
   4ed08:	ldrsh	r3, [r5, #32]
   4ed0c:	ldrsh	r2, [sl, #6]
   4ed10:	cmp	r2, r3
   4ed14:	strhgt	r3, [sl, #6]
   4ed18:	ldrb	r3, [sp, #116]	; 0x74
   4ed1c:	cmp	r3, #0
   4ed20:	beq	4ed30 <fputs@plt+0x3dc68>
   4ed24:	ldrb	r3, [r5, #42]	; 0x2a
   4ed28:	cmp	r3, #0
   4ed2c:	strbne	r3, [sp, #117]	; 0x75
   4ed30:	ldr	r2, [sp, #128]	; 0x80
   4ed34:	cmp	r2, #0
   4ed38:	beq	4ed54 <fputs@plt+0x3dc8c>
   4ed3c:	ldrsb	r3, [r5, #38]	; 0x26
   4ed40:	ldr	r2, [r2]
   4ed44:	cmp	r2, r3
   4ed48:	str	r3, [sp, #132]	; 0x84
   4ed4c:	moveq	r3, #0
   4ed50:	streq	r3, [sp, #128]	; 0x80
   4ed54:	ldr	r1, [sp, #148]	; 0x94
   4ed58:	cmp	r1, #0
   4ed5c:	blt	4ed74 <fputs@plt+0x3dcac>
   4ed60:	ldr	r3, [sp, #128]	; 0x80
   4ed64:	cmp	r3, #0
   4ed68:	bne	4ed74 <fputs@plt+0x3dcac>
   4ed6c:	mov	r0, r9
   4ed70:	bl	248ac <fputs@plt+0x137e4>
   4ed74:	ldr	r3, [r5, #52]	; 0x34
   4ed78:	mov	r0, r4
   4ed7c:	str	r3, [sp, #16]
   4ed80:	ldr	r3, [r5, #48]	; 0x30
   4ed84:	ldr	r2, [sp, #36]	; 0x24
   4ed88:	str	r3, [sp, #12]
   4ed8c:	ldr	r3, [sp, #32]
   4ed90:	mov	r1, sl
   4ed94:	str	r3, [sp, #8]
   4ed98:	add	r3, sp, #116	; 0x74
   4ed9c:	str	r3, [sp, #4]
   4eda0:	add	r3, sp, #128	; 0x80
   4eda4:	str	r3, [sp]
   4eda8:	mvn	r3, #0
   4edac:	bl	518f0 <fputs@plt+0x40828>
   4edb0:	mov	r0, r5
   4edb4:	bl	28dd8 <fputs@plt+0x17d10>
   4edb8:	ldrb	r3, [sp, #117]	; 0x75
   4edbc:	cmp	r3, #3
   4edc0:	bne	4edd0 <fputs@plt+0x3dd08>
   4edc4:	ldr	r1, [pc, #1144]	; 4f244 <fputs@plt+0x3e17c>
   4edc8:	mov	r0, r4
   4edcc:	bl	11c0c <fputs@plt+0xb44>
   4edd0:	ldr	r3, [sp, #128]	; 0x80
   4edd4:	cmp	r3, #0
   4edd8:	beq	4faa4 <fputs@plt+0x3e9dc>
   4eddc:	ldr	r1, [sp, #132]	; 0x84
   4ede0:	ldr	r3, [pc, #1104]	; 4f238 <fputs@plt+0x3e170>
   4ede4:	ldr	r2, [pc, #1104]	; 4f23c <fputs@plt+0x3e174>
   4ede8:	cmp	r1, #0
   4edec:	movgt	r1, r3
   4edf0:	movle	r1, r2
   4edf4:	mov	r0, r4
   4edf8:	bl	11c0c <fputs@plt+0xb44>
   4edfc:	ldr	r3, [sp, #36]	; 0x24
   4ee00:	ldr	r5, [r4, #8]
   4ee04:	ldr	r3, [r3]
   4ee08:	ldr	r0, [r5, #24]
   4ee0c:	str	r3, [sp, #60]	; 0x3c
   4ee10:	ldr	r3, [sp, #152]	; 0x98
   4ee14:	str	r3, [sp, #52]	; 0x34
   4ee18:	bl	2823c <fputs@plt+0x17174>
   4ee1c:	ldr	r3, [sp, #32]
   4ee20:	ldr	r7, [sp, #128]	; 0x80
   4ee24:	ldrb	r3, [r3]
   4ee28:	str	r3, [sp, #48]	; 0x30
   4ee2c:	ldr	r3, [sp, #32]
   4ee30:	ldr	r3, [r3, #4]
   4ee34:	str	r3, [sp, #56]	; 0x38
   4ee38:	ldr	r3, [sp, #144]	; 0x90
   4ee3c:	cmp	r3, #0
   4ee40:	str	r0, [sp, #64]	; 0x40
   4ee44:	beq	4ee70 <fputs@plt+0x3dda8>
   4ee48:	ldr	r2, [sp, #140]	; 0x8c
   4ee4c:	mov	r1, #14
   4ee50:	mov	r0, r5
   4ee54:	bl	2883c <fputs@plt+0x17774>
   4ee58:	ldr	r1, [sp, #52]	; 0x34
   4ee5c:	mov	r0, r5
   4ee60:	bl	289a4 <fputs@plt+0x178dc>
   4ee64:	ldr	r1, [sp, #144]	; 0x90
   4ee68:	mov	r0, r5
   4ee6c:	bl	16284 <fputs@plt+0x51bc>
   4ee70:	ldr	r3, [sp, #136]	; 0x88
   4ee74:	str	r3, [sp, #44]	; 0x2c
   4ee78:	ldr	r3, [sp, #48]	; 0x30
   4ee7c:	and	r3, r3, #251	; 0xfb
   4ee80:	cmp	r3, #9
   4ee84:	bne	4f96c <fputs@plt+0x3e8a4>
   4ee88:	ldr	r3, [sp, #32]
   4ee8c:	ldr	fp, [sp, #24]
   4ee90:	ldr	r6, [r3, #8]
   4ee94:	ldr	r3, [sp, #60]	; 0x3c
   4ee98:	str	r3, [sp, #72]	; 0x48
   4ee9c:	ldr	r3, [r7]
   4eea0:	ldr	r8, [sp, #132]	; 0x84
   4eea4:	sub	r3, r3, r8
   4eea8:	str	r3, [sp, #80]	; 0x50
   4eeac:	ldrb	r3, [sp, #156]	; 0x9c
   4eeb0:	tst	r3, #1
   4eeb4:	beq	4f990 <fputs@plt+0x3e8c8>
   4eeb8:	ldr	r8, [r4, #76]	; 0x4c
   4eebc:	ldr	r7, [r4, #72]	; 0x48
   4eec0:	add	r3, r8, #1
   4eec4:	ldr	r8, [sp, #144]	; 0x90
   4eec8:	str	r3, [sp, #68]	; 0x44
   4eecc:	str	r3, [r4, #76]	; 0x4c
   4eed0:	cmp	r8, #0
   4eed4:	add	r3, r7, #1
   4eed8:	str	r3, [r4, #72]	; 0x48
   4eedc:	beq	4eeec <fputs@plt+0x3de24>
   4eee0:	mov	r0, r4
   4eee4:	bl	287f0 <fputs@plt+0x17728>
   4eee8:	mov	r8, r0
   4eeec:	ldr	r3, [sp, #80]	; 0x50
   4eef0:	ldr	r2, [sp, #72]	; 0x48
   4eef4:	add	r3, r3, #1
   4eef8:	add	r3, r3, r2
   4eefc:	str	r3, [sp]
   4ef00:	mov	r2, r7
   4ef04:	ldr	r3, [sp, #68]	; 0x44
   4ef08:	mov	r1, #60	; 0x3c
   4ef0c:	mov	r0, r5
   4ef10:	bl	28344 <fputs@plt+0x1727c>
   4ef14:	cmp	r8, #0
   4ef18:	beq	4ef28 <fputs@plt+0x3de60>
   4ef1c:	mov	r1, r8
   4ef20:	mov	r0, r5
   4ef24:	bl	1d4a4 <fputs@plt+0xc3dc>
   4ef28:	ldr	r3, [sp, #52]	; 0x34
   4ef2c:	ldr	r2, [sp, #44]	; 0x2c
   4ef30:	mov	r1, #106	; 0x6a
   4ef34:	mov	r0, r5
   4ef38:	bl	2883c <fputs@plt+0x17774>
   4ef3c:	ldr	r2, [sp, #64]	; 0x40
   4ef40:	ldr	r1, [sl, #16]
   4ef44:	add	r3, r0, #1
   4ef48:	mov	r0, r5
   4ef4c:	str	r3, [sp, #76]	; 0x4c
   4ef50:	bl	28a00 <fputs@plt+0x17938>
   4ef54:	str	r7, [sp]
   4ef58:	ldr	r3, [sp, #68]	; 0x44
   4ef5c:	ldr	r2, [sp, #44]	; 0x2c
   4ef60:	mov	r1, #100	; 0x64
   4ef64:	mov	r0, r5
   4ef68:	bl	28344 <fputs@plt+0x1727c>
   4ef6c:	ldr	r8, [sp, #24]
   4ef70:	ldr	r3, [sp, #80]	; 0x50
   4ef74:	mov	sl, #47	; 0x2f
   4ef78:	add	r8, r8, r3
   4ef7c:	ldr	r3, [sp, #72]	; 0x48
   4ef80:	ldr	r2, [sp, #24]
   4ef84:	cmp	r3, r2
   4ef88:	bgt	4f9c8 <fputs@plt+0x3e900>
   4ef8c:	ldr	r3, [sp, #48]	; 0x30
   4ef90:	cmp	r3, #11
   4ef94:	beq	4fac4 <fputs@plt+0x3e9fc>
   4ef98:	cmp	r3, #12
   4ef9c:	beq	4f9fc <fputs@plt+0x3e934>
   4efa0:	cmp	r3, #10
   4efa4:	bne	4fb18 <fputs@plt+0x3ea50>
   4efa8:	mov	r3, #1
   4efac:	ldr	r2, [sp, #56]	; 0x38
   4efb0:	mov	r1, r6
   4efb4:	mov	r0, r4
   4efb8:	bl	28a2c <fputs@plt+0x17964>
   4efbc:	b	4fa34 <fputs@plt+0x3e96c>
   4efc0:	add	r1, sp, #160	; 0xa0
   4efc4:	mov	r0, sl
   4efc8:	str	fp, [sp, #160]	; 0xa0
   4efcc:	bl	16614 <fputs@plt+0x554c>
   4efd0:	ldr	r3, [r4, #464]	; 0x1d0
   4efd4:	ldr	r2, [sp, #160]	; 0xa0
   4efd8:	add	r3, r3, r2
   4efdc:	str	r3, [r4, #464]	; 0x1d0
   4efe0:	ldrb	r3, [r5, #44]	; 0x2c
   4efe4:	tst	r3, #32
   4efe8:	bne	4f000 <fputs@plt+0x3df38>
   4efec:	ldr	r3, [r5, #52]	; 0x34
   4eff0:	ldr	r2, [sl, #32]
   4eff4:	mov	r1, r8
   4eff8:	ldr	r0, [sp, #40]	; 0x28
   4effc:	bl	221b8 <fputs@plt+0x110f0>
   4f000:	cmp	r7, #0
   4f004:	bne	4f138 <fputs@plt+0x3e070>
   4f008:	ldr	r3, [sp, #28]
   4f00c:	ldr	r3, [r3]
   4f010:	cmp	r3, #1
   4f014:	beq	4f028 <fputs@plt+0x3df60>
   4f018:	ldr	r3, [sp, #28]
   4f01c:	ldrb	r3, [r3, #116]	; 0x74
   4f020:	tst	r3, #10
   4f024:	beq	4f138 <fputs@plt+0x3e070>
   4f028:	ldr	r3, [sl, #8]
   4f02c:	tst	r3, #2
   4f030:	bne	4f138 <fputs@plt+0x3e070>
   4f034:	ldr	r3, [sp, #40]	; 0x28
   4f038:	ldrh	r6, [r3, #64]	; 0x40
   4f03c:	ands	r6, r6, #256	; 0x100
   4f040:	bne	4f138 <fputs@plt+0x3e070>
   4f044:	ldr	r2, [r4, #76]	; 0x4c
   4f048:	ldr	r3, [sp, #28]
   4f04c:	ldr	fp, [r9, #32]
   4f050:	add	r2, r2, #1
   4f054:	str	r2, [r4, #76]	; 0x4c
   4f058:	str	r2, [r3, #36]	; 0x24
   4f05c:	add	r3, fp, #1
   4f060:	str	r3, [sp]
   4f064:	mov	r1, #16
   4f068:	mov	r3, r6
   4f06c:	mov	r0, r9
   4f070:	bl	28344 <fputs@plt+0x1727c>
   4f074:	ldr	r3, [sp, #28]
   4f078:	add	r2, fp, #1
   4f07c:	mov	r1, r8
   4f080:	str	r2, [r3, #32]
   4f084:	ldr	r3, [r3, #36]	; 0x24
   4f088:	mov	r2, #13
   4f08c:	strb	r2, [sp, #160]	; 0xa0
   4f090:	ldr	r2, [sp, #28]
   4f094:	str	r3, [sp, #164]	; 0xa4
   4f098:	ldr	r3, [r4, #472]	; 0x1d8
   4f09c:	strb	r6, [sp, #161]	; 0xa1
   4f0a0:	str	r6, [sp, #168]	; 0xa8
   4f0a4:	str	r6, [sp, #172]	; 0xac
   4f0a8:	mov	r0, r4
   4f0ac:	strb	r3, [r2, #48]	; 0x30
   4f0b0:	add	r2, sp, #160	; 0xa0
   4f0b4:	bl	4e158 <fputs@plt+0x3d090>
   4f0b8:	ldr	r3, [sp, #28]
   4f0bc:	ldrh	r2, [r8, #6]
   4f0c0:	mov	r0, r9
   4f0c4:	ldr	r3, [r3, #24]
   4f0c8:	strh	r2, [r3, #38]	; 0x26
   4f0cc:	ldr	r3, [sp, #28]
   4f0d0:	ldr	r2, [sp, #28]
   4f0d4:	ldrb	r3, [r3, #45]	; 0x2d
   4f0d8:	ldr	r1, [r2, #36]	; 0x24
   4f0dc:	orr	r3, r3, #16
   4f0e0:	strb	r3, [r2, #45]	; 0x2d
   4f0e4:	ldr	r3, [sp, #168]	; 0xa8
   4f0e8:	str	r3, [r2, #40]	; 0x28
   4f0ec:	bl	28814 <fputs@plt+0x1774c>
   4f0f0:	mov	r1, fp
   4f0f4:	mov	r0, r9
   4f0f8:	bl	1d4a4 <fputs@plt+0xc3dc>
   4f0fc:	strb	r6, [r4, #19]
   4f100:	str	r6, [r4, #60]	; 0x3c
   4f104:	ldr	r3, [sp, #40]	; 0x28
   4f108:	ldrb	r3, [r3, #69]	; 0x45
   4f10c:	cmp	r3, #0
   4f110:	bne	4fb6c <fputs@plt+0x3eaa4>
   4f114:	add	r1, sp, #116	; 0x74
   4f118:	mov	r0, sl
   4f11c:	str	r3, [sp, #116]	; 0x74
   4f120:	bl	16614 <fputs@plt+0x554c>
   4f124:	ldr	r3, [r4, #464]	; 0x1d0
   4f128:	ldr	r2, [sp, #116]	; 0x74
   4f12c:	sub	r3, r3, r2
   4f130:	str	r3, [r4, #464]	; 0x1d0
   4f134:	b	4eac4 <fputs@plt+0x3d9fc>
   4f138:	ldr	r3, [r4, #76]	; 0x4c
   4f13c:	mov	r2, #0
   4f140:	add	r3, r3, #1
   4f144:	str	r3, [r4, #76]	; 0x4c
   4f148:	mov	r1, #22
   4f14c:	str	r3, [r5, #36]	; 0x24
   4f150:	mov	r0, r9
   4f154:	bl	2883c <fputs@plt+0x17774>
   4f158:	ldr	r2, [sp, #28]
   4f15c:	add	r3, r0, #1
   4f160:	str	r3, [r5, #32]
   4f164:	mov	r3, #72	; 0x48
   4f168:	mov	r6, r0
   4f16c:	mla	r3, r3, r7, r2
   4f170:	ldrb	r3, [r3, #45]	; 0x2d
   4f174:	tst	r3, #8
   4f178:	bne	4f188 <fputs@plt+0x3e0c0>
   4f17c:	mov	r0, r4
   4f180:	bl	287f0 <fputs@plt+0x17728>
   4f184:	mov	fp, r0
   4f188:	ldr	r3, [r5, #52]	; 0x34
   4f18c:	mov	r2, #12
   4f190:	str	r3, [sp, #164]	; 0xa4
   4f194:	mov	r3, #0
   4f198:	strb	r3, [sp, #161]	; 0xa1
   4f19c:	str	r3, [sp, #168]	; 0xa8
   4f1a0:	str	r3, [sp, #172]	; 0xac
   4f1a4:	ldr	r3, [r4, #472]	; 0x1d8
   4f1a8:	strb	r2, [sp, #160]	; 0xa0
   4f1ac:	mov	r1, r8
   4f1b0:	strb	r3, [r5, #48]	; 0x30
   4f1b4:	add	r2, sp, #160	; 0xa0
   4f1b8:	mov	r0, r4
   4f1bc:	bl	4e158 <fputs@plt+0x3d090>
   4f1c0:	ldr	r3, [r5, #24]
   4f1c4:	ldrh	r2, [r8, #6]
   4f1c8:	cmp	fp, #0
   4f1cc:	strh	r2, [r3, #38]	; 0x26
   4f1d0:	beq	4f1e0 <fputs@plt+0x3e118>
   4f1d4:	mov	r1, fp
   4f1d8:	mov	r0, r9
   4f1dc:	bl	1d4a4 <fputs@plt+0xc3dc>
   4f1e0:	ldr	r2, [r5, #36]	; 0x24
   4f1e4:	mov	r1, #15
   4f1e8:	mov	r0, r9
   4f1ec:	bl	287d8 <fputs@plt+0x17710>
   4f1f0:	mov	r1, r6
   4f1f4:	mov	r2, r0
   4f1f8:	mov	r0, r9
   4f1fc:	bl	162ac <fputs@plt+0x51e4>
   4f200:	mov	r3, #0
   4f204:	str	r2, [r0, #4]
   4f208:	strb	r3, [r4, #19]
   4f20c:	str	r3, [r4, #60]	; 0x3c
   4f210:	b	4f104 <fputs@plt+0x3e03c>
   4f214:	cmp	fp, #0
   4f218:	ldrne	r1, [sl]
   4f21c:	ldrne	r2, [r1]
   4f220:	ldrne	r1, [r1, #4]
   4f224:	bne	4f268 <fputs@plt+0x3e1a0>
   4f228:	strh	fp, [sl, #6]
   4f22c:	b	4f294 <fputs@plt+0x3e1cc>
   4f230:	andeq	r7, r7, r7, lsr #18
   4f234:	andeq	r7, r7, pc, ror #18
   4f238:	andeq	r7, r7, r0, lsl r9
   4f23c:	andeq	r7, r7, lr, lsl r9
   4f240:	strdeq	r7, [r7], -r0
   4f244:	andeq	r7, r7, r7, ror #17
   4f248:	andeq	r7, r7, r9, lsr #19
   4f24c:	andeq	r7, r7, sp, lsr #19
   4f250:	andeq	r8, r7, r5, lsr #18
   4f254:	strdeq	r7, [r7], -r9
   4f258:	muleq	r7, r7, r9
   4f25c:	strh	r3, [r1, #18]
   4f260:	sub	r2, r2, #1
   4f264:	add	r1, r1, #20
   4f268:	cmp	r2, #0
   4f26c:	bgt	4f25c <fputs@plt+0x3e194>
   4f270:	ldr	r3, [fp]
   4f274:	ldr	r2, [fp, #4]
   4f278:	mov	r1, #0
   4f27c:	cmp	r3, #0
   4f280:	bgt	4f624 <fputs@plt+0x3e55c>
   4f284:	ldrsh	r3, [sl, #6]
   4f288:	cmp	r3, #66	; 0x42
   4f28c:	movgt	r3, #66	; 0x42
   4f290:	strhgt	r3, [sl, #6]
   4f294:	mvn	r2, #0
   4f298:	ldr	r1, [sp, #128]	; 0x80
   4f29c:	mov	r0, fp
   4f2a0:	bl	1115c <fputs@plt+0x94>
   4f2a4:	mov	r8, r0
   4f2a8:	ldr	r0, [r9, #24]
   4f2ac:	bl	2823c <fputs@plt+0x17174>
   4f2b0:	mov	r2, #32
   4f2b4:	mov	r1, #0
   4f2b8:	str	r0, [sp, #44]	; 0x2c
   4f2bc:	add	r0, sp, #160	; 0xa0
   4f2c0:	bl	10eac <memset@plt>
   4f2c4:	ldr	r3, [sp, #28]
   4f2c8:	cmp	fp, #0
   4f2cc:	str	r3, [sp, #164]	; 0xa4
   4f2d0:	add	r3, sp, #192	; 0xc0
   4f2d4:	str	r3, [sp, #172]	; 0xac
   4f2d8:	ldr	r3, [r4, #76]	; 0x4c
   4f2dc:	ldr	r1, [sp, #36]	; 0x24
   4f2e0:	add	r3, r3, #1
   4f2e4:	str	r3, [sp, #208]	; 0xd0
   4f2e8:	ldrne	r3, [fp]
   4f2ec:	ldreq	r3, [sp, #24]
   4f2f0:	add	r0, sp, #160	; 0xa0
   4f2f4:	str	r3, [sp, #204]	; 0xcc
   4f2f8:	str	r4, [sp, #160]	; 0xa0
   4f2fc:	str	fp, [sp, #216]	; 0xd8
   4f300:	bl	1b694 <fputs@plt+0xa5cc>
   4f304:	ldr	r1, [sp, #128]	; 0x80
   4f308:	add	r0, sp, #160	; 0xa0
   4f30c:	bl	1b694 <fputs@plt+0xa5cc>
   4f310:	ldr	r3, [sp, #60]	; 0x3c
   4f314:	cmp	r3, #0
   4f318:	beq	4f328 <fputs@plt+0x3e260>
   4f31c:	mov	r1, r3
   4f320:	add	r0, sp, #160	; 0xa0
   4f324:	bl	1b644 <fputs@plt+0xa57c>
   4f328:	ldr	r5, [sp, #24]
   4f32c:	ldr	r3, [sp, #224]	; 0xe0
   4f330:	str	r3, [sp, #228]	; 0xe4
   4f334:	ldr	r2, [sp, #236]	; 0xec
   4f338:	cmp	r5, r2
   4f33c:	blt	4f634 <fputs@plt+0x3e56c>
   4f340:	ldr	r3, [r4, #76]	; 0x4c
   4f344:	str	r3, [sp, #212]	; 0xd4
   4f348:	ldr	r3, [sp, #40]	; 0x28
   4f34c:	ldrb	r5, [r3, #69]	; 0x45
   4f350:	cmp	r5, #0
   4f354:	bne	4f8d4 <fputs@plt+0x3e80c>
   4f358:	cmp	fp, #0
   4f35c:	beq	4f738 <fputs@plt+0x3e670>
   4f360:	ldr	r3, [r4, #72]	; 0x48
   4f364:	mov	r1, fp
   4f368:	add	r2, r3, #1
   4f36c:	str	r2, [r4, #72]	; 0x48
   4f370:	str	r3, [sp, #196]	; 0xc4
   4f374:	mov	r2, r5
   4f378:	ldr	r3, [sp, #224]	; 0xe0
   4f37c:	mov	r0, r4
   4f380:	bl	352b0 <fputs@plt+0x241e8>
   4f384:	mvn	r3, #5
   4f388:	mov	r1, #58	; 0x3a
   4f38c:	str	r3, [sp, #8]
   4f390:	ldr	r2, [sp, #196]	; 0xc4
   4f394:	ldr	r3, [sp, #204]	; 0xcc
   4f398:	str	r5, [sp]
   4f39c:	str	r0, [sp, #52]	; 0x34
   4f3a0:	str	r0, [sp, #4]
   4f3a4:	mov	r0, r9
   4f3a8:	bl	28464 <fputs@plt+0x1739c>
   4f3ac:	ldr	r3, [r4, #76]	; 0x4c
   4f3b0:	add	r2, r3, #1
   4f3b4:	str	r2, [sp, #76]	; 0x4c
   4f3b8:	add	r2, r3, #2
   4f3bc:	add	r3, r3, #3
   4f3c0:	str	r3, [r4, #76]	; 0x4c
   4f3c4:	str	r2, [sp, #80]	; 0x50
   4f3c8:	str	r3, [sp, #48]	; 0x30
   4f3cc:	str	r0, [sp, #108]	; 0x6c
   4f3d0:	ldr	r0, [r9, #24]
   4f3d4:	bl	2823c <fputs@plt+0x17174>
   4f3d8:	ldr	r3, [r4, #76]	; 0x4c
   4f3dc:	add	r3, r3, #1
   4f3e0:	str	r3, [r4, #76]	; 0x4c
   4f3e4:	str	r3, [sp, #64]	; 0x40
   4f3e8:	str	r0, [sp, #84]	; 0x54
   4f3ec:	ldr	r0, [r9, #24]
   4f3f0:	bl	2823c <fputs@plt+0x17174>
   4f3f4:	ldr	r2, [r4, #76]	; 0x4c
   4f3f8:	mov	r1, #22
   4f3fc:	add	r3, r2, #1
   4f400:	str	r3, [sp, #68]	; 0x44
   4f404:	ldr	r3, [fp]
   4f408:	add	r2, r2, r3
   4f40c:	add	r3, r3, r2
   4f410:	str	r2, [sp, #104]	; 0x68
   4f414:	str	r3, [r4, #76]	; 0x4c
   4f418:	mov	r2, r5
   4f41c:	ldr	r3, [sp, #80]	; 0x50
   4f420:	str	r0, [sp, #88]	; 0x58
   4f424:	mov	r0, r9
   4f428:	bl	2883c <fputs@plt+0x17774>
   4f42c:	ldr	r3, [sp, #76]	; 0x4c
   4f430:	mov	r2, r5
   4f434:	mov	r1, #22
   4f438:	mov	r0, r9
   4f43c:	bl	2883c <fputs@plt+0x17774>
   4f440:	ldr	r2, [sp, #68]	; 0x44
   4f444:	ldr	r3, [fp]
   4f448:	mov	r1, #25
   4f44c:	add	r3, r2, r3
   4f450:	sub	r3, r3, #1
   4f454:	str	r3, [sp]
   4f458:	mov	r0, r9
   4f45c:	mov	r3, r2
   4f460:	mov	r2, r5
   4f464:	bl	28344 <fputs@plt+0x1727c>
   4f468:	ldr	r3, [sp, #88]	; 0x58
   4f46c:	ldr	r2, [sp, #64]	; 0x40
   4f470:	mov	r1, #14
   4f474:	mov	r0, r9
   4f478:	bl	2883c <fputs@plt+0x17774>
   4f47c:	cmp	r8, #0
   4f480:	movne	r3, #256	; 0x100
   4f484:	moveq	r3, #2304	; 0x900
   4f488:	str	r5, [sp]
   4f48c:	ldr	r2, [sp, #56]	; 0x38
   4f490:	ldr	r1, [sp, #28]
   4f494:	mov	r0, r4
   4f498:	stmib	sp, {r3, r5}
   4f49c:	mov	r3, fp
   4f4a0:	bl	4b1b0 <fputs@plt+0x3a0e8>
   4f4a4:	subs	r3, r0, #0
   4f4a8:	str	r3, [sp, #72]	; 0x48
   4f4ac:	beq	4f8d4 <fputs@plt+0x3e80c>
   4f4b0:	ldrsb	r2, [r3, #38]	; 0x26
   4f4b4:	ldr	r3, [fp]
   4f4b8:	cmp	r2, r3
   4f4bc:	beq	4fba0 <fputs@plt+0x3ead8>
   4f4c0:	ldrb	r3, [sp, #116]	; 0x74
   4f4c4:	cmp	r3, #0
   4f4c8:	ldreq	r1, [pc, #-656]	; 4f240 <fputs@plt+0x3e178>
   4f4cc:	beq	4f4e4 <fputs@plt+0x3e41c>
   4f4d0:	ldr	r3, [sl, #8]
   4f4d4:	ldr	r1, [pc, #-668]	; 4f240 <fputs@plt+0x3e178>
   4f4d8:	tst	r3, #1
   4f4dc:	ldr	r3, [pc, #-672]	; 4f244 <fputs@plt+0x3e17c>
   4f4e0:	moveq	r1, r3
   4f4e4:	mov	r0, r4
   4f4e8:	bl	11c0c <fputs@plt+0xb44>
   4f4ec:	ldr	r5, [fp]
   4f4f0:	ldr	r1, [sp, #224]	; 0xe0
   4f4f4:	ldr	r2, [sp, #220]	; 0xdc
   4f4f8:	ldr	r3, [sp, #24]
   4f4fc:	mov	r6, r5
   4f500:	cmp	r3, r1
   4f504:	blt	4f668 <fputs@plt+0x3e5a0>
   4f508:	mov	r1, r6
   4f50c:	mov	r0, r4
   4f510:	bl	16900 <fputs@plt+0x5838>
   4f514:	mov	r7, r0
   4f518:	mov	r0, r4
   4f51c:	bl	1dc48 <fputs@plt+0xcb80>
   4f520:	mov	r3, #0
   4f524:	str	r3, [sp]
   4f528:	mov	r2, r7
   4f52c:	mov	r1, fp
   4f530:	mov	r0, r4
   4f534:	bl	51440 <fputs@plt+0x40378>
   4f538:	ldr	r3, [sp, #24]
   4f53c:	str	r3, [sp, #56]	; 0x38
   4f540:	ldr	r2, [sp, #56]	; 0x38
   4f544:	ldr	r3, [sp, #224]	; 0xe0
   4f548:	cmp	r2, r3
   4f54c:	blt	4f680 <fputs@plt+0x3e5b8>
   4f550:	mov	r0, r4
   4f554:	bl	168d0 <fputs@plt+0x5808>
   4f558:	mov	r3, r6
   4f55c:	mov	r2, r7
   4f560:	mov	r1, #49	; 0x31
   4f564:	mov	r5, r0
   4f568:	str	r0, [sp]
   4f56c:	mov	r0, r9
   4f570:	bl	28344 <fputs@plt+0x1727c>
   4f574:	mov	r3, r5
   4f578:	ldr	r2, [sp, #196]	; 0xc4
   4f57c:	mov	r1, #109	; 0x6d
   4f580:	mov	r0, r9
   4f584:	bl	2883c <fputs@plt+0x17774>
   4f588:	mov	r1, r5
   4f58c:	mov	r0, r4
   4f590:	bl	1bdc4 <fputs@plt+0xacfc>
   4f594:	mov	r2, r6
   4f598:	mov	r1, r7
   4f59c:	mov	r0, r4
   4f5a0:	bl	1de10 <fputs@plt+0xcd48>
   4f5a4:	ldr	r0, [sp, #72]	; 0x48
   4f5a8:	bl	28dd8 <fputs@plt+0x17d10>
   4f5ac:	ldr	r5, [r4, #72]	; 0x48
   4f5b0:	mov	r0, r4
   4f5b4:	add	r3, r5, #1
   4f5b8:	str	r3, [r4, #72]	; 0x48
   4f5bc:	str	r5, [sp, #200]	; 0xc8
   4f5c0:	bl	168d0 <fputs@plt+0x5808>
   4f5c4:	str	r6, [sp]
   4f5c8:	mov	r2, r5
   4f5cc:	mov	r1, #60	; 0x3c
   4f5d0:	mov	r6, #1
   4f5d4:	mov	r3, r0
   4f5d8:	mov	r7, r0
   4f5dc:	mov	r0, r9
   4f5e0:	bl	28344 <fputs@plt+0x1727c>
   4f5e4:	ldr	r3, [sp, #44]	; 0x2c
   4f5e8:	ldr	r2, [sp, #196]	; 0xc4
   4f5ec:	mov	r1, #106	; 0x6a
   4f5f0:	mov	r0, r9
   4f5f4:	bl	2883c <fputs@plt+0x17774>
   4f5f8:	mov	r0, r4
   4f5fc:	strb	r6, [sp, #193]	; 0xc1
   4f600:	bl	1dc48 <fputs@plt+0xcb80>
   4f604:	cmp	r8, #0
   4f608:	moveq	r8, r6
   4f60c:	beq	4fbb0 <fputs@plt+0x3eae8>
   4f610:	ldr	r3, [r9, #32]
   4f614:	mov	r0, r4
   4f618:	str	r3, [sp, #92]	; 0x5c
   4f61c:	bl	1dc48 <fputs@plt+0xcb80>
   4f620:	b	4fc04 <fputs@plt+0x3eb3c>
   4f624:	strh	r1, [r2, #18]
   4f628:	sub	r3, r3, #1
   4f62c:	add	r2, r2, #20
   4f630:	b	4f27c <fputs@plt+0x3e1b4>
   4f634:	ldrh	r3, [sp, #188]	; 0xbc
   4f638:	add	r0, sp, #160	; 0xa0
   4f63c:	orr	r3, r3, #8
   4f640:	strh	r3, [sp, #188]	; 0xbc
   4f644:	ldr	r3, [sp, #232]	; 0xe8
   4f648:	ldr	r3, [r3, r5, lsl #4]
   4f64c:	add	r5, r5, #1
   4f650:	ldr	r1, [r3, #20]
   4f654:	bl	1b694 <fputs@plt+0xa5cc>
   4f658:	ldrh	r3, [sp, #188]	; 0xbc
   4f65c:	bic	r3, r3, #8
   4f660:	strh	r3, [sp, #188]	; 0xbc
   4f664:	b	4f334 <fputs@plt+0x3e26c>
   4f668:	ldr	r0, [r2, #12]
   4f66c:	add	r3, r3, #1
   4f670:	cmp	r6, r0
   4f674:	addle	r6, r6, #1
   4f678:	add	r2, r2, #24
   4f67c:	b	4f500 <fputs@plt+0x3e438>
   4f680:	ldr	r2, [sp, #56]	; 0x38
   4f684:	mov	r3, #24
   4f688:	ldr	r0, [sp, #220]	; 0xdc
   4f68c:	mul	r1, r3, r2
   4f690:	add	r2, r0, r1
   4f694:	ldr	r3, [r2, #12]
   4f698:	cmp	r5, r3
   4f69c:	bgt	4f6c0 <fputs@plt+0x3e5f8>
   4f6a0:	add	r3, r5, r7
   4f6a4:	str	r3, [sp]
   4f6a8:	ldr	r3, [r2, #4]
   4f6ac:	ldr	r1, [r0, r1]
   4f6b0:	ldr	r2, [r2, #8]
   4f6b4:	mov	r0, r4
   4f6b8:	bl	38ffc <fputs@plt+0x27f34>
   4f6bc:	add	r5, r5, #1
   4f6c0:	ldr	r3, [sp, #56]	; 0x38
   4f6c4:	add	r3, r3, #1
   4f6c8:	b	4f53c <fputs@plt+0x3e474>
   4f6cc:	cmp	r8, #0
   4f6d0:	beq	4f6f8 <fputs@plt+0x3e630>
   4f6d4:	str	r7, [sp]
   4f6d8:	mov	r3, r6
   4f6dc:	mov	r2, r5
   4f6e0:	mov	r1, #47	; 0x2f
   4f6e4:	mov	r0, r9
   4f6e8:	bl	28344 <fputs@plt+0x1727c>
   4f6ec:	add	r6, r6, #1
   4f6f0:	add	r7, r7, #1
   4f6f4:	b	4fc34 <fputs@plt+0x3eb6c>
   4f6f8:	mov	r3, #1
   4f6fc:	strb	r3, [sp, #192]	; 0xc0
   4f700:	mov	r3, #20
   4f704:	ldr	r1, [fp, #4]
   4f708:	mul	r3, r3, r6
   4f70c:	mov	r2, r7
   4f710:	mov	r0, r4
   4f714:	ldr	r1, [r1, r3]
   4f718:	bl	510e0 <fputs@plt+0x40018>
   4f71c:	b	4f6ec <fputs@plt+0x3e624>
   4f720:	ldr	r0, [sp, #72]	; 0x48
   4f724:	bl	28dd8 <fputs@plt+0x17d10>
   4f728:	ldr	r1, [sp, #108]	; 0x6c
   4f72c:	mov	r0, r9
   4f730:	bl	248ac <fputs@plt+0x137e4>
   4f734:	b	4fd30 <fputs@plt+0x3ec68>
   4f738:	ldr	r3, [sl, #32]
   4f73c:	cmp	r3, #0
   4f740:	bne	4f7c4 <fputs@plt+0x3e6fc>
   4f744:	ldr	r1, [sl]
   4f748:	ldr	r3, [r1]
   4f74c:	cmp	r3, #1
   4f750:	bne	4f7c4 <fputs@plt+0x3e6fc>
   4f754:	ldr	r3, [sl, #28]
   4f758:	ldr	r8, [r3]
   4f75c:	cmp	r8, #1
   4f760:	bne	4f7c4 <fputs@plt+0x3e6fc>
   4f764:	ldr	r0, [r3, #28]
   4f768:	cmp	r0, #0
   4f76c:	bne	4f7c4 <fputs@plt+0x3e6fc>
   4f770:	ldr	r6, [r3, #24]
   4f774:	ldr	r3, [r1, #4]
   4f778:	ldr	r1, [r3]
   4f77c:	ldrb	r3, [r6, #42]	; 0x2a
   4f780:	tst	r3, #16
   4f784:	bne	4f7c4 <fputs@plt+0x3e6fc>
   4f788:	ldrb	r0, [r1]
   4f78c:	clz	r3, r2
   4f790:	lsr	r3, r3, #5
   4f794:	cmp	r0, #153	; 0x99
   4f798:	orrne	r3, r3, #1
   4f79c:	cmp	r3, #0
   4f7a0:	bne	4f7c4 <fputs@plt+0x3e6fc>
   4f7a4:	ldr	r3, [sp, #232]	; 0xe8
   4f7a8:	ldr	r3, [r3, #4]
   4f7ac:	ldrh	r3, [r3, #2]
   4f7b0:	tst	r3, #256	; 0x100
   4f7b4:	beq	4f7c4 <fputs@plt+0x3e6fc>
   4f7b8:	ldr	r3, [r1, #4]
   4f7bc:	ands	r3, r3, #16
   4f7c0:	beq	4fe4c <fputs@plt+0x3ed84>
   4f7c4:	ldr	r3, [sl, #40]	; 0x28
   4f7c8:	cmp	r3, #0
   4f7cc:	bne	4f890 <fputs@plt+0x3e7c8>
   4f7d0:	cmp	r2, #1
   4f7d4:	bne	4f924 <fputs@plt+0x3e85c>
   4f7d8:	ldr	r3, [sp, #232]	; 0xe8
   4f7dc:	ldr	r3, [r3]
   4f7e0:	ldr	r6, [r3, #20]
   4f7e4:	cmp	r6, #0
   4f7e8:	beq	4f928 <fputs@plt+0x3e860>
   4f7ec:	ldr	r8, [r6]
   4f7f0:	cmp	r8, #1
   4f7f4:	bne	4f924 <fputs@plt+0x3e85c>
   4f7f8:	ldr	r2, [r6, #4]
   4f7fc:	ldr	r2, [r2]
   4f800:	ldrb	r2, [r2]
   4f804:	cmp	r2, #154	; 0x9a
   4f808:	bne	4f924 <fputs@plt+0x3e85c>
   4f80c:	ldr	r7, [r3, #8]
   4f810:	ldr	r1, [pc, #-1488]	; 4f248 <fputs@plt+0x3e180>
   4f814:	mov	r0, r7
   4f818:	bl	1407c <fputs@plt+0x2fb4>
   4f81c:	cmp	r0, #0
   4f820:	beq	4f840 <fputs@plt+0x3e778>
   4f824:	ldr	r1, [pc, #-1504]	; 4f24c <fputs@plt+0x3e184>
   4f828:	mov	r0, r7
   4f82c:	bl	1407c <fputs@plt+0x2fb4>
   4f830:	cmp	r0, #0
   4f834:	movne	r8, #0
   4f838:	moveq	r8, #2
   4f83c:	movne	r6, #0
   4f840:	cmp	r8, #0
   4f844:	uxtb	r7, r8
   4f848:	beq	4f894 <fputs@plt+0x3e7cc>
   4f84c:	mov	r2, #0
   4f850:	mov	r1, r6
   4f854:	ldr	r0, [sp, #40]	; 0x28
   4f858:	bl	21e48 <fputs@plt+0x10d80>
   4f85c:	ldr	r3, [sp, #40]	; 0x28
   4f860:	ldrb	r3, [r3, #69]	; 0x45
   4f864:	cmp	r3, #0
   4f868:	mov	fp, r0
   4f86c:	bne	4f88c <fputs@plt+0x3e7c4>
   4f870:	ldr	r3, [r0, #4]
   4f874:	subs	r2, r7, #1
   4f878:	movne	r2, #1
   4f87c:	strb	r2, [r3, #12]
   4f880:	ldr	r3, [r3]
   4f884:	mvn	r2, #103	; 0x67
   4f888:	strb	r2, [r3]
   4f88c:	mov	r5, r7
   4f890:	mov	r6, fp
   4f894:	add	r1, sp, #192	; 0xc0
   4f898:	mov	r0, r4
   4f89c:	bl	119c4 <fputs@plt+0x8fc>
   4f8a0:	mov	r3, #0
   4f8a4:	str	r3, [sp, #8]
   4f8a8:	stm	sp, {r3, r5}
   4f8ac:	ldr	r2, [sp, #56]	; 0x38
   4f8b0:	mov	r3, r6
   4f8b4:	ldr	r1, [sp, #28]
   4f8b8:	mov	r0, r4
   4f8bc:	bl	4b1b0 <fputs@plt+0x3a0e8>
   4f8c0:	subs	r5, r0, #0
   4f8c4:	bne	4f930 <fputs@plt+0x3e868>
   4f8c8:	mov	r1, fp
   4f8cc:	ldr	r0, [sp, #40]	; 0x28
   4f8d0:	bl	1e4b4 <fputs@plt+0xd3ec>
   4f8d4:	mov	r6, #1
   4f8d8:	b	4e37c <fputs@plt+0x3d2b4>
   4f8dc:	ldrb	r2, [r3, #55]	; 0x37
   4f8e0:	tst	r2, #4
   4f8e4:	bne	4f91c <fputs@plt+0x3e854>
   4f8e8:	ldrsh	r2, [r3, #48]	; 0x30
   4f8ec:	ldrsh	r1, [r6, #40]	; 0x28
   4f8f0:	cmp	r1, r2
   4f8f4:	ble	4f91c <fputs@plt+0x3e854>
   4f8f8:	ldr	r1, [r3, #36]	; 0x24
   4f8fc:	cmp	r1, #0
   4f900:	bne	4f91c <fputs@plt+0x3e854>
   4f904:	cmp	r5, #0
   4f908:	moveq	r5, r3
   4f90c:	beq	4f91c <fputs@plt+0x3e854>
   4f910:	ldrsh	r1, [r5, #48]	; 0x30
   4f914:	cmp	r1, r2
   4f918:	movgt	r5, r3
   4f91c:	ldr	r3, [r3, #20]
   4f920:	b	4feb8 <fputs@plt+0x3edf0>
   4f924:	mov	r6, fp
   4f928:	ldr	r8, [sp, #24]
   4f92c:	b	4f840 <fputs@plt+0x3e778>
   4f930:	add	r1, sp, #192	; 0xc0
   4f934:	mov	r0, r4
   4f938:	bl	11dd4 <fputs@plt+0xd0c>
   4f93c:	ldrsb	r3, [r5, #38]	; 0x26
   4f940:	cmp	r3, #0
   4f944:	ble	4f954 <fputs@plt+0x3e88c>
   4f948:	ldr	r1, [r5, #52]	; 0x34
   4f94c:	mov	r0, r9
   4f950:	bl	289a4 <fputs@plt+0x178dc>
   4f954:	mov	r0, r5
   4f958:	bl	28dd8 <fputs@plt+0x17d10>
   4f95c:	add	r1, sp, #192	; 0xc0
   4f960:	ldr	r0, [r4, #8]
   4f964:	bl	113f4 <fputs@plt+0x32c>
   4f968:	b	4ffcc <fputs@plt+0x3ef04>
   4f96c:	mov	r0, r4
   4f970:	bl	168d0 <fputs@plt+0x5808>
   4f974:	mov	fp, r0
   4f978:	mov	r0, r4
   4f97c:	bl	168d0 <fputs@plt+0x5808>
   4f980:	mov	r3, #1
   4f984:	str	r3, [sp, #72]	; 0x48
   4f988:	mov	r6, r0
   4f98c:	b	4ee9c <fputs@plt+0x3ddd4>
   4f990:	ldr	r3, [sp, #52]	; 0x34
   4f994:	ldr	r2, [sp, #44]	; 0x2c
   4f998:	mov	r1, #107	; 0x6b
   4f99c:	mov	r0, r5
   4f9a0:	bl	2883c <fputs@plt+0x17774>
   4f9a4:	ldr	r2, [sp, #64]	; 0x40
   4f9a8:	ldr	r1, [sl, #16]
   4f9ac:	mov	r8, #1
   4f9b0:	add	r3, r0, #1
   4f9b4:	mov	r0, r5
   4f9b8:	str	r3, [sp, #76]	; 0x4c
   4f9bc:	bl	28a00 <fputs@plt+0x17938>
   4f9c0:	ldr	r7, [sp, #44]	; 0x2c
   4f9c4:	b	4ef70 <fputs@plt+0x3dea8>
   4f9c8:	ldr	r3, [sp, #24]
   4f9cc:	mov	r2, r7
   4f9d0:	add	r3, r6, r3
   4f9d4:	str	r3, [sp]
   4f9d8:	ldr	r3, [sp, #24]
   4f9dc:	mov	r1, sl
   4f9e0:	add	r3, r8, r3
   4f9e4:	mov	r0, r5
   4f9e8:	bl	28344 <fputs@plt+0x1727c>
   4f9ec:	ldr	r3, [sp, #24]
   4f9f0:	add	r3, r3, #1
   4f9f4:	str	r3, [sp, #24]
   4f9f8:	b	4ef7c <fputs@plt+0x3deb4>
   4f9fc:	mov	r3, fp
   4fa00:	ldr	r2, [sp, #56]	; 0x38
   4fa04:	mov	r1, #74	; 0x4a
   4fa08:	mov	r0, r5
   4fa0c:	bl	2883c <fputs@plt+0x17774>
   4fa10:	mov	r1, #75	; 0x4b
   4fa14:	str	fp, [sp]
   4fa18:	mov	r3, r6
   4fa1c:	ldr	r2, [sp, #56]	; 0x38
   4fa20:	mov	r0, r5
   4fa24:	bl	28344 <fputs@plt+0x1727c>
   4fa28:	mov	r1, #8
   4fa2c:	mov	r0, r5
   4fa30:	bl	1b1a0 <fputs@plt+0xa0d8>
   4fa34:	cmp	fp, #0
   4fa38:	beq	4fa54 <fputs@plt+0x3e98c>
   4fa3c:	mov	r1, r6
   4fa40:	mov	r0, r4
   4fa44:	bl	1bdc4 <fputs@plt+0xacfc>
   4fa48:	mov	r1, fp
   4fa4c:	mov	r0, r4
   4fa50:	bl	1bdc4 <fputs@plt+0xacfc>
   4fa54:	ldr	r1, [sp, #64]	; 0x40
   4fa58:	mov	r0, r5
   4fa5c:	bl	16284 <fputs@plt+0x51bc>
   4fa60:	ldrb	r3, [sp, #156]	; 0x9c
   4fa64:	ldr	r2, [sp, #44]	; 0x2c
   4fa68:	mov	r0, r5
   4fa6c:	tst	r3, #1
   4fa70:	movne	r1, #3
   4fa74:	moveq	r1, #7
   4fa78:	ldr	r3, [sp, #76]	; 0x4c
   4fa7c:	bl	2883c <fputs@plt+0x17774>
   4fa80:	ldr	r2, [sp, #140]	; 0x8c
   4fa84:	cmp	r2, #0
   4fa88:	beq	4fa98 <fputs@plt+0x3e9d0>
   4fa8c:	mov	r1, #15
   4fa90:	mov	r0, r5
   4fa94:	bl	287d8 <fputs@plt+0x17710>
   4fa98:	ldr	r1, [sp, #52]	; 0x34
   4fa9c:	mov	r0, r5
   4faa0:	bl	16284 <fputs@plt+0x51bc>
   4faa4:	ldr	r1, [sp, #100]	; 0x64
   4faa8:	mov	r0, r9
   4faac:	bl	16284 <fputs@plt+0x51bc>
   4fab0:	ldr	r6, [r4, #68]	; 0x44
   4fab4:	cmp	r6, #0
   4fab8:	movle	r6, #0
   4fabc:	movgt	r6, #1
   4fac0:	b	4e37c <fputs@plt+0x3d2b4>
   4fac4:	ldr	r3, [sp, #32]
   4fac8:	mov	r7, #1
   4facc:	add	r3, r3, r7
   4fad0:	str	r3, [sp, #4]
   4fad4:	mov	r2, r6
   4fad8:	mov	r3, r7
   4fadc:	str	r7, [sp, #8]
   4fae0:	str	fp, [sp]
   4fae4:	mov	r1, #49	; 0x31
   4fae8:	mov	r0, r5
   4faec:	bl	28464 <fputs@plt+0x1739c>
   4faf0:	mov	r2, r7
   4faf4:	mov	r1, r6
   4faf8:	mov	r0, r4
   4fafc:	bl	1dd9c <fputs@plt+0xccd4>
   4fb00:	mov	r3, fp
   4fb04:	ldr	r2, [sp, #56]	; 0x38
   4fb08:	mov	r1, #110	; 0x6e
   4fb0c:	mov	r0, r5
   4fb10:	bl	2883c <fputs@plt+0x17774>
   4fb14:	b	4fa34 <fputs@plt+0x3e96c>
   4fb18:	ldr	r3, [sp, #48]	; 0x30
   4fb1c:	cmp	r3, #9
   4fb20:	bne	4fb54 <fputs@plt+0x3ea8c>
   4fb24:	ldr	r2, [sp, #32]
   4fb28:	ldr	r3, [sp, #60]	; 0x3c
   4fb2c:	mov	r1, #33	; 0x21
   4fb30:	ldr	r2, [r2, #8]
   4fb34:	mov	r0, r5
   4fb38:	bl	2883c <fputs@plt+0x17774>
   4fb3c:	ldr	r3, [sp, #32]
   4fb40:	ldr	r2, [sp, #60]	; 0x3c
   4fb44:	mov	r0, r4
   4fb48:	ldr	r1, [r3, #8]
   4fb4c:	bl	1dd9c <fputs@plt+0xccd4>
   4fb50:	b	4fa34 <fputs@plt+0x3e96c>
   4fb54:	ldr	r3, [sp, #32]
   4fb58:	mov	r1, #18
   4fb5c:	mov	r0, r5
   4fb60:	ldr	r2, [r3, #4]
   4fb64:	bl	287d8 <fputs@plt+0x17710>
   4fb68:	b	4fa34 <fputs@plt+0x3e96c>
   4fb6c:	mov	r6, #1
   4fb70:	mov	r3, #0
   4fb74:	b	4e324 <fputs@plt+0x3d25c>
   4fb78:	mov	r6, #1
   4fb7c:	str	r9, [sp, #36]	; 0x24
   4fb80:	b	4e37c <fputs@plt+0x3d2b4>
   4fb84:	ldr	r3, [r9, #32]
   4fb88:	mov	r0, r4
   4fb8c:	str	r3, [sp, #92]	; 0x5c
   4fb90:	bl	1dc48 <fputs@plt+0xcb80>
   4fb94:	ldr	r5, [sp, #24]
   4fb98:	mov	r8, r5
   4fb9c:	b	4fc20 <fputs@plt+0x3eb58>
   4fba0:	cmp	r8, #0
   4fba4:	bne	4fb84 <fputs@plt+0x3eabc>
   4fba8:	mov	r7, r8
   4fbac:	mov	r5, r8
   4fbb0:	ldr	r3, [sp, #40]	; 0x28
   4fbb4:	ldrh	r3, [r3, #64]	; 0x40
   4fbb8:	tst	r3, #4
   4fbbc:	bne	4fbec <fputs@plt+0x3eb24>
   4fbc0:	cmp	r8, #0
   4fbc4:	bne	4fbd8 <fputs@plt+0x3eb10>
   4fbc8:	ldr	r3, [sp, #72]	; 0x48
   4fbcc:	ldrb	r3, [r3, #39]	; 0x27
   4fbd0:	cmp	r3, #0
   4fbd4:	beq	4fbec <fputs@plt+0x3eb24>
   4fbd8:	mov	r3, #0
   4fbdc:	ldr	r1, [sp, #148]	; 0x94
   4fbe0:	mov	r0, r9
   4fbe4:	str	r3, [sp, #128]	; 0x80
   4fbe8:	bl	248ac <fputs@plt+0x137e4>
   4fbec:	ldr	r3, [r9, #32]
   4fbf0:	mov	r0, r4
   4fbf4:	str	r3, [sp, #92]	; 0x5c
   4fbf8:	bl	1dc48 <fputs@plt+0xcb80>
   4fbfc:	cmp	r8, #0
   4fc00:	beq	4fc20 <fputs@plt+0x3eb58>
   4fc04:	str	r5, [sp]
   4fc08:	mov	r3, r7
   4fc0c:	ldr	r2, [sp, #196]	; 0xc4
   4fc10:	mov	r1, #100	; 0x64
   4fc14:	mov	r0, r9
   4fc18:	bl	28344 <fputs@plt+0x1727c>
   4fc1c:	mov	r8, #1
   4fc20:	ldr	r3, [sp, #104]	; 0x68
   4fc24:	ldr	r6, [sp, #24]
   4fc28:	add	r3, r3, #1
   4fc2c:	mov	r7, r3
   4fc30:	str	r3, [sp, #56]	; 0x38
   4fc34:	ldr	r2, [fp]
   4fc38:	cmp	r6, r2
   4fc3c:	blt	4f6cc <fputs@plt+0x3e604>
   4fc40:	ldr	r3, [sp, #52]	; 0x34
   4fc44:	mov	r0, r9
   4fc48:	cmp	r3, #0
   4fc4c:	ldrne	r3, [r3]
   4fc50:	ldrne	r1, [sp, #52]	; 0x34
   4fc54:	addne	r3, r3, #1
   4fc58:	strne	r3, [r1]
   4fc5c:	mvn	r3, #5
   4fc60:	str	r3, [sp, #8]
   4fc64:	ldr	r3, [sp, #52]	; 0x34
   4fc68:	mov	r1, #42	; 0x2a
   4fc6c:	stm	sp, {r2, r3}
   4fc70:	ldr	r3, [sp, #56]	; 0x38
   4fc74:	ldr	r2, [sp, #68]	; 0x44
   4fc78:	bl	28464 <fputs@plt+0x1739c>
   4fc7c:	ldr	r5, [r9, #32]
   4fc80:	mov	r3, #0
   4fc84:	add	r2, r5, #1
   4fc88:	str	r2, [sp]
   4fc8c:	mov	r1, #43	; 0x2b
   4fc90:	mov	r0, r9
   4fc94:	bl	28344 <fputs@plt+0x1727c>
   4fc98:	ldr	r3, [fp]
   4fc9c:	ldr	r2, [sp, #68]	; 0x44
   4fca0:	ldr	r1, [sp, #56]	; 0x38
   4fca4:	mov	r0, r4
   4fca8:	bl	28a2c <fputs@plt+0x17964>
   4fcac:	ldr	r3, [sp, #84]	; 0x54
   4fcb0:	ldr	r2, [sp, #48]	; 0x30
   4fcb4:	mov	r1, #14
   4fcb8:	mov	r0, r9
   4fcbc:	bl	2883c <fputs@plt+0x17774>
   4fcc0:	ldr	r3, [sp, #44]	; 0x2c
   4fcc4:	ldr	r2, [sp, #80]	; 0x50
   4fcc8:	mov	r1, #138	; 0x8a
   4fccc:	mov	r0, r9
   4fcd0:	bl	2883c <fputs@plt+0x17774>
   4fcd4:	ldr	r3, [sp, #88]	; 0x58
   4fcd8:	ldr	r2, [sp, #64]	; 0x40
   4fcdc:	mov	r1, #14
   4fce0:	mov	r0, r9
   4fce4:	bl	2883c <fputs@plt+0x17774>
   4fce8:	mov	r1, r5
   4fcec:	mov	r0, r9
   4fcf0:	bl	1d4a4 <fputs@plt+0xc3dc>
   4fcf4:	add	r1, sp, #192	; 0xc0
   4fcf8:	mov	r0, r4
   4fcfc:	bl	11dd4 <fputs@plt+0xd0c>
   4fd00:	ldr	r3, [sp, #76]	; 0x4c
   4fd04:	mov	r2, #1
   4fd08:	mov	r1, #22
   4fd0c:	mov	r0, r9
   4fd10:	bl	2883c <fputs@plt+0x17774>
   4fd14:	cmp	r8, #0
   4fd18:	beq	4f720 <fputs@plt+0x3e658>
   4fd1c:	ldr	r3, [sp, #92]	; 0x5c
   4fd20:	ldr	r2, [sp, #196]	; 0xc4
   4fd24:	mov	r1, #3
   4fd28:	mov	r0, r9
   4fd2c:	bl	2883c <fputs@plt+0x17774>
   4fd30:	ldr	r3, [sp, #84]	; 0x54
   4fd34:	ldr	r2, [sp, #48]	; 0x30
   4fd38:	mov	r1, #14
   4fd3c:	mov	r0, r9
   4fd40:	bl	2883c <fputs@plt+0x17774>
   4fd44:	ldr	r1, [sp, #44]	; 0x2c
   4fd48:	mov	r0, r9
   4fd4c:	bl	289a4 <fputs@plt+0x178dc>
   4fd50:	ldr	r3, [sp, #80]	; 0x50
   4fd54:	mov	r2, #1
   4fd58:	mov	r1, #22
   4fd5c:	mov	r0, r9
   4fd60:	ldr	r6, [r9, #32]
   4fd64:	bl	2883c <fputs@plt+0x17774>
   4fd68:	ldr	r2, [sp, #48]	; 0x30
   4fd6c:	mov	r1, #15
   4fd70:	mov	r0, r9
   4fd74:	bl	287d8 <fputs@plt+0x17710>
   4fd78:	ldr	r1, [sp, #84]	; 0x54
   4fd7c:	mov	r0, r9
   4fd80:	bl	16284 <fputs@plt+0x51bc>
   4fd84:	ldr	r5, [r9, #32]
   4fd88:	ldr	r2, [sp, #76]	; 0x4c
   4fd8c:	add	r3, r5, #2
   4fd90:	mov	r1, #138	; 0x8a
   4fd94:	mov	r0, r9
   4fd98:	bl	2883c <fputs@plt+0x17774>
   4fd9c:	ldr	r2, [sp, #48]	; 0x30
   4fda0:	mov	r1, #15
   4fda4:	mov	r0, r9
   4fda8:	bl	287d8 <fputs@plt+0x17710>
   4fdac:	add	r5, r5, #1
   4fdb0:	add	r1, sp, #192	; 0xc0
   4fdb4:	ldr	r0, [r4, #8]
   4fdb8:	bl	113f4 <fputs@plt+0x32c>
   4fdbc:	mov	r3, #16
   4fdc0:	mov	r2, r5
   4fdc4:	ldr	r1, [sp, #60]	; 0x3c
   4fdc8:	mov	r0, r4
   4fdcc:	bl	52578 <fputs@plt+0x414b0>
   4fdd0:	ldr	r3, [sp, #32]
   4fdd4:	str	r6, [sp, #16]
   4fdd8:	str	r3, [sp, #8]
   4fddc:	add	r3, sp, #116	; 0x74
   4fde0:	str	r3, [sp, #4]
   4fde4:	add	r3, sp, #128	; 0x80
   4fde8:	str	r3, [sp]
   4fdec:	str	r5, [sp, #12]
   4fdf0:	mvn	r3, #0
   4fdf4:	ldr	r2, [sl]
   4fdf8:	mov	r1, sl
   4fdfc:	mov	r0, r4
   4fe00:	bl	518f0 <fputs@plt+0x40828>
   4fe04:	ldr	r2, [sp, #48]	; 0x30
   4fe08:	mov	r1, #15
   4fe0c:	mov	r0, r9
   4fe10:	bl	287d8 <fputs@plt+0x17710>
   4fe14:	ldr	r1, [sp, #88]	; 0x58
   4fe18:	mov	r0, r9
   4fe1c:	bl	16284 <fputs@plt+0x51bc>
   4fe20:	add	r1, sp, #192	; 0xc0
   4fe24:	mov	r0, r4
   4fe28:	bl	119c4 <fputs@plt+0x8fc>
   4fe2c:	ldr	r2, [sp, #64]	; 0x40
   4fe30:	mov	r1, #15
   4fe34:	mov	r0, r9
   4fe38:	bl	287d8 <fputs@plt+0x17710>
   4fe3c:	ldr	r1, [sp, #44]	; 0x2c
   4fe40:	mov	r0, r9
   4fe44:	bl	16284 <fputs@plt+0x51bc>
   4fe48:	b	4edb8 <fputs@plt+0x3dcf0>
   4fe4c:	ldr	r1, [r6, #64]	; 0x40
   4fe50:	ldr	r0, [r4]
   4fe54:	str	r3, [sp, #48]	; 0x30
   4fe58:	bl	17478 <fputs@plt+0x63b0>
   4fe5c:	ldr	r7, [r4, #72]	; 0x48
   4fe60:	ldr	r3, [r6, #28]
   4fe64:	add	r2, r7, #1
   4fe68:	str	r2, [r4, #72]	; 0x48
   4fe6c:	str	r3, [sp, #56]	; 0x38
   4fe70:	mov	r1, r0
   4fe74:	str	r0, [sp, #52]	; 0x34
   4fe78:	mov	r0, r4
   4fe7c:	bl	4ab3c <fputs@plt+0x39a74>
   4fe80:	ldr	r2, [r6]
   4fe84:	ldr	r3, [sp, #48]	; 0x30
   4fe88:	str	r2, [sp]
   4fe8c:	ldr	r1, [sp, #52]	; 0x34
   4fe90:	ldr	r2, [r6, #28]
   4fe94:	mov	r0, r4
   4fe98:	bl	28170 <fputs@plt+0x170a8>
   4fe9c:	ldrb	r5, [r6, #42]	; 0x2a
   4fea0:	ands	r5, r5, #32
   4fea4:	beq	4feb4 <fputs@plt+0x3edec>
   4fea8:	ldr	r0, [r6, #8]
   4feac:	bl	1be1c <fputs@plt+0xad54>
   4feb0:	mov	r5, r0
   4feb4:	ldr	r3, [r6, #8]
   4feb8:	cmp	r3, #0
   4febc:	bne	4f8dc <fputs@plt+0x3e814>
   4fec0:	cmp	r5, #0
   4fec4:	streq	r5, [sp, #48]	; 0x30
   4fec8:	beq	4fee4 <fputs@plt+0x3ee1c>
   4fecc:	ldr	r3, [r5, #44]	; 0x2c
   4fed0:	mov	r1, r5
   4fed4:	mov	r0, r4
   4fed8:	str	r3, [sp, #56]	; 0x38
   4fedc:	bl	32dbc <fputs@plt+0x21cf4>
   4fee0:	str	r0, [sp, #48]	; 0x30
   4fee4:	mov	r3, #1
   4fee8:	str	r3, [sp, #4]
   4feec:	ldr	r3, [sp, #52]	; 0x34
   4fef0:	mov	r2, r7
   4fef4:	str	r3, [sp]
   4fef8:	mov	r1, #54	; 0x36
   4fefc:	ldr	r3, [sp, #56]	; 0x38
   4ff00:	mov	r0, r9
   4ff04:	bl	2842c <fputs@plt+0x17364>
   4ff08:	ldr	r3, [sp, #48]	; 0x30
   4ff0c:	cmp	r3, #0
   4ff10:	beq	4ff28 <fputs@plt+0x3ee60>
   4ff14:	mvn	r3, #5
   4ff18:	ldr	r2, [sp, #48]	; 0x30
   4ff1c:	mvn	r1, #0
   4ff20:	mov	r0, r9
   4ff24:	bl	24948 <fputs@plt+0x13880>
   4ff28:	ldr	r3, [sp, #232]	; 0xe8
   4ff2c:	mov	r2, r7
   4ff30:	mov	r1, #50	; 0x32
   4ff34:	ldr	r3, [r3, #8]
   4ff38:	mov	r0, r9
   4ff3c:	bl	2883c <fputs@plt+0x17774>
   4ff40:	mov	r2, r7
   4ff44:	mov	r1, #61	; 0x3d
   4ff48:	mov	r0, r9
   4ff4c:	bl	287d8 <fputs@plt+0x17710>
   4ff50:	ldrb	r3, [r4, #453]	; 0x1c5
   4ff54:	cmp	r3, #2
   4ff58:	bne	4ffcc <fputs@plt+0x3ef04>
   4ff5c:	cmp	r5, #0
   4ff60:	ldreq	r8, [sp, #24]
   4ff64:	beq	4ff84 <fputs@plt+0x3eebc>
   4ff68:	ldrb	r3, [r6, #42]	; 0x2a
   4ff6c:	tst	r3, #32
   4ff70:	beq	4ff84 <fputs@plt+0x3eebc>
   4ff74:	ldrb	r3, [r5, #55]	; 0x37
   4ff78:	and	r3, r3, #3
   4ff7c:	subs	r8, r3, #2
   4ff80:	movne	r8, #1
   4ff84:	cmp	r8, #0
   4ff88:	ldr	r2, [r6]
   4ff8c:	ldreq	r3, [pc, #-3396]	; 4f250 <fputs@plt+0x3e188>
   4ff90:	ldrne	r1, [r5]
   4ff94:	moveq	r1, r3
   4ff98:	ldr	r0, [r4]
   4ff9c:	ldrne	r3, [pc, #-3408]	; 4f254 <fputs@plt+0x3e18c>
   4ffa0:	str	r1, [sp]
   4ffa4:	ldr	r1, [pc, #-3412]	; 4f258 <fputs@plt+0x3e190>
   4ffa8:	bl	3808c <fputs@plt+0x26fc4>
   4ffac:	mvn	r3, #0
   4ffb0:	mov	r1, #161	; 0xa1
   4ffb4:	stmib	sp, {r0, r3}
   4ffb8:	mov	r3, #0
   4ffbc:	str	r3, [sp]
   4ffc0:	ldr	r2, [r4, #468]	; 0x1d4
   4ffc4:	ldr	r0, [r4, #8]
   4ffc8:	bl	28464 <fputs@plt+0x1739c>
   4ffcc:	mov	r5, #0
   4ffd0:	ldr	r2, [sp, #44]	; 0x2c
   4ffd4:	ldr	r1, [sp, #60]	; 0x3c
   4ffd8:	mov	r0, r4
   4ffdc:	mov	r3, #16
   4ffe0:	str	r5, [sp, #128]	; 0x80
   4ffe4:	bl	52578 <fputs@plt+0x414b0>
   4ffe8:	ldr	r3, [sp, #44]	; 0x2c
   4ffec:	str	r5, [sp, #4]
   4fff0:	str	r3, [sp, #16]
   4fff4:	str	r3, [sp, #12]
   4fff8:	ldr	r3, [sp, #32]
   4fffc:	str	r5, [sp]
   50000:	str	r3, [sp, #8]
   50004:	mov	r1, sl
   50008:	mov	r0, r4
   5000c:	mvn	r3, #0
   50010:	ldr	r2, [sl]
   50014:	bl	518f0 <fputs@plt+0x40828>
   50018:	mov	r1, fp
   5001c:	ldr	r0, [sp, #40]	; 0x28
   50020:	bl	1e4b4 <fputs@plt+0xd3ec>
   50024:	b	4fe3c <fputs@plt+0x3ed74>
   50028:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5002c:	sub	sp, sp, #68	; 0x44
   50030:	mov	r4, r0
   50034:	mov	r6, r1
   50038:	str	r2, [sp, #32]
   5003c:	mov	fp, r3
   50040:	bl	283d4 <fputs@plt+0x1730c>
   50044:	subs	r5, r0, #0
   50048:	moveq	r8, r5
   5004c:	beq	50198 <fputs@plt+0x3f0d0>
   50050:	ldr	r3, [r4, #108]	; 0x6c
   50054:	add	r3, r3, #1
   50058:	str	r3, [r4, #108]	; 0x6c
   5005c:	ldr	r3, [r6, #4]
   50060:	tst	r3, #32
   50064:	mvnne	r7, #0
   50068:	bne	50078 <fputs@plt+0x3efb0>
   5006c:	mov	r0, r4
   50070:	bl	287f0 <fputs@plt+0x17728>
   50074:	mov	r7, r0
   50078:	ldrb	r3, [r4, #453]	; 0x1c5
   5007c:	cmp	r3, #2
   50080:	bne	500dc <fputs@plt+0x3f014>
   50084:	ldrb	r1, [r6]
   50088:	ldr	r3, [r4, #472]	; 0x1d8
   5008c:	ldr	r2, [pc, #1000]	; 5047c <fputs@plt+0x3f3b4>
   50090:	cmp	r1, #75	; 0x4b
   50094:	ldr	r1, [pc, #996]	; 50480 <fputs@plt+0x3f3b8>
   50098:	str	r3, [sp]
   5009c:	ldr	r3, [pc, #992]	; 50484 <fputs@plt+0x3f3bc>
   500a0:	movne	r3, r2
   500a4:	cmp	r7, #0
   500a8:	ldr	r2, [pc, #984]	; 50488 <fputs@plt+0x3f3c0>
   500ac:	ldr	r0, [r4]
   500b0:	movge	r2, r1
   500b4:	ldr	r1, [pc, #976]	; 5048c <fputs@plt+0x3f3c4>
   500b8:	bl	3808c <fputs@plt+0x26fc4>
   500bc:	mvn	r3, #0
   500c0:	ldr	r2, [r4, #468]	; 0x1d4
   500c4:	mov	r1, #161	; 0xa1
   500c8:	stmib	sp, {r0, r3}
   500cc:	mov	r3, #0
   500d0:	str	r3, [sp]
   500d4:	mov	r0, r5
   500d8:	bl	28464 <fputs@plt+0x1739c>
   500dc:	ldrb	r1, [r6]
   500e0:	cmp	r1, #75	; 0x4b
   500e4:	bne	503d0 <fputs@plt+0x3f308>
   500e8:	ldr	r0, [r6, #12]
   500ec:	bl	16cac <fputs@plt+0x5be4>
   500f0:	ldr	r2, [r4, #72]	; 0x48
   500f4:	mov	r1, #57	; 0x39
   500f8:	add	r3, r2, #1
   500fc:	str	r3, [r4, #72]	; 0x48
   50100:	str	r2, [r6, #28]
   50104:	clz	r3, fp
   50108:	lsr	r3, r3, #5
   5010c:	strb	r0, [sp, #43]	; 0x2b
   50110:	mov	r0, r5
   50114:	bl	2883c <fputs@plt+0x17774>
   50118:	cmp	fp, #0
   5011c:	movne	r8, #0
   50120:	str	r0, [sp, #36]	; 0x24
   50124:	bne	5013c <fputs@plt+0x3f074>
   50128:	mov	r2, #1
   5012c:	mov	r1, r2
   50130:	ldr	r0, [r4]
   50134:	bl	20da8 <fputs@plt+0xfce0>
   50138:	mov	r8, r0
   5013c:	ldr	r3, [r6, #4]
   50140:	ldr	sl, [r6, #20]
   50144:	tst	r3, #2048	; 0x800
   50148:	beq	501d8 <fputs@plt+0x3f110>
   5014c:	ldr	r3, [r6, #28]
   50150:	mov	r9, #0
   50154:	str	r3, [sp, #48]	; 0x30
   50158:	ldrb	r3, [sp, #43]	; 0x2b
   5015c:	mov	r2, #11
   50160:	strb	r2, [sp, #44]	; 0x2c
   50164:	str	r9, [sp, #52]	; 0x34
   50168:	str	r9, [sp, #56]	; 0x38
   5016c:	strb	r3, [sp, #45]	; 0x2d
   50170:	add	r2, sp, #44	; 0x2c
   50174:	str	r9, [sl, #12]
   50178:	mov	r1, sl
   5017c:	mov	r0, r4
   50180:	bl	4e158 <fputs@plt+0x3d090>
   50184:	cmp	r0, r9
   50188:	beq	501a4 <fputs@plt+0x3f0dc>
   5018c:	mov	r0, r8
   50190:	bl	1d7e0 <fputs@plt+0xc718>
   50194:	mov	r8, r9
   50198:	mov	r0, r8
   5019c:	add	sp, sp, #68	; 0x44
   501a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   501a4:	ldr	r3, [sl]
   501a8:	ldr	r1, [r6, #12]
   501ac:	mov	r0, r4
   501b0:	ldr	r3, [r3, #4]
   501b4:	ldr	r2, [r3]
   501b8:	bl	33c58 <fputs@plt+0x22b90>
   501bc:	str	r0, [r8, #20]
   501c0:	mvn	r3, #5
   501c4:	mov	r2, r8
   501c8:	ldr	r1, [sp, #36]	; 0x24
   501cc:	mov	r0, r5
   501d0:	bl	24948 <fputs@plt+0x13880>
   501d4:	b	5027c <fputs@plt+0x3f1b4>
   501d8:	cmp	sl, #0
   501dc:	beq	50274 <fputs@plt+0x3f1ac>
   501e0:	ldrb	r3, [sp, #43]	; 0x2b
   501e4:	cmp	r3, #0
   501e8:	moveq	r3, #65	; 0x41
   501ec:	strbeq	r3, [sp, #43]	; 0x2b
   501f0:	cmp	r8, #0
   501f4:	beq	50208 <fputs@plt+0x3f140>
   501f8:	ldr	r1, [r6, #12]
   501fc:	mov	r0, r4
   50200:	bl	33af4 <fputs@plt+0x22a2c>
   50204:	str	r0, [r8, #20]
   50208:	mov	r0, r4
   5020c:	bl	168d0 <fputs@plt+0x5808>
   50210:	str	r0, [sp, #28]
   50214:	mov	r0, r4
   50218:	bl	168d0 <fputs@plt+0x5808>
   5021c:	cmp	fp, #0
   50220:	mov	r9, r0
   50224:	beq	5023c <fputs@plt+0x3f174>
   50228:	mov	r3, r0
   5022c:	mov	r2, #0
   50230:	mov	r1, #25
   50234:	mov	r0, r5
   50238:	bl	2883c <fputs@plt+0x17774>
   5023c:	ldr	r3, [sl]
   50240:	str	r3, [sp, #20]
   50244:	ldr	r3, [sl, #4]
   50248:	add	r3, r3, #20
   5024c:	str	r3, [sp, #24]
   50250:	ldr	r3, [sp, #20]
   50254:	cmp	r3, #0
   50258:	bgt	502bc <fputs@plt+0x3f1f4>
   5025c:	ldr	r1, [sp, #28]
   50260:	mov	r0, r4
   50264:	bl	1bdc4 <fputs@plt+0xacfc>
   50268:	mov	r1, r9
   5026c:	mov	r0, r4
   50270:	bl	1bdc4 <fputs@plt+0xacfc>
   50274:	cmp	r8, #0
   50278:	bne	501c0 <fputs@plt+0x3f0f8>
   5027c:	mov	r8, #0
   50280:	ldr	r3, [sp, #32]
   50284:	cmp	r3, #0
   50288:	beq	5029c <fputs@plt+0x3f1d4>
   5028c:	mov	r2, r3
   50290:	ldr	r1, [r6, #28]
   50294:	mov	r0, r5
   50298:	bl	28938 <fputs@plt+0x17870>
   5029c:	cmp	r7, #0
   502a0:	blt	502b0 <fputs@plt+0x3f1e8>
   502a4:	mov	r1, r7
   502a8:	mov	r0, r5
   502ac:	bl	1d4a4 <fputs@plt+0xc3dc>
   502b0:	mov	r0, r4
   502b4:	bl	1bbd0 <fputs@plt+0xab08>
   502b8:	b	50198 <fputs@plt+0x3f0d0>
   502bc:	ldr	r3, [sp, #24]
   502c0:	cmp	r7, #0
   502c4:	ldr	sl, [r3, #-20]	; 0xffffffec
   502c8:	blt	502ec <fputs@plt+0x3f224>
   502cc:	mov	r0, sl
   502d0:	bl	1b638 <fputs@plt+0xa570>
   502d4:	cmp	r0, #0
   502d8:	bne	502ec <fputs@plt+0x3f224>
   502dc:	mov	r1, r7
   502e0:	mov	r0, r5
   502e4:	bl	248ac <fputs@plt+0x137e4>
   502e8:	mvn	r7, #0
   502ec:	cmp	fp, #0
   502f0:	beq	50338 <fputs@plt+0x3f270>
   502f4:	add	r1, sp, #44	; 0x2c
   502f8:	mov	r0, sl
   502fc:	bl	1b91c <fputs@plt+0xa854>
   50300:	cmp	r0, #0
   50304:	beq	50338 <fputs@plt+0x3f270>
   50308:	ldr	r3, [sp, #44]	; 0x2c
   5030c:	ldr	r2, [r6, #28]
   50310:	str	r3, [sp]
   50314:	mov	r1, #84	; 0x54
   50318:	mov	r3, r9
   5031c:	mov	r0, r5
   50320:	bl	28344 <fputs@plt+0x1727c>
   50324:	ldr	r3, [sp, #20]
   50328:	sub	r3, r3, #1
   5032c:	str	r3, [sp, #20]
   50330:	ldr	r3, [sp, #24]
   50334:	b	50248 <fputs@plt+0x3f180>
   50338:	mov	r1, sl
   5033c:	ldr	r2, [sp, #28]
   50340:	mov	r0, r4
   50344:	bl	50494 <fputs@plt+0x3f3cc>
   50348:	cmp	fp, #0
   5034c:	mov	sl, r0
   50350:	beq	50380 <fputs@plt+0x3f2b8>
   50354:	ldr	r3, [r5, #32]
   50358:	mov	r2, r0
   5035c:	add	r3, r3, #2
   50360:	mov	r1, #38	; 0x26
   50364:	mov	r0, r5
   50368:	bl	2883c <fputs@plt+0x17774>
   5036c:	str	sl, [sp]
   50370:	mov	r3, r9
   50374:	ldr	r2, [r6, #28]
   50378:	mov	r1, #75	; 0x4b
   5037c:	b	5031c <fputs@plt+0x3f254>
   50380:	mov	r3, #1
   50384:	str	r3, [sp, #8]
   50388:	add	r3, sp, #43	; 0x2b
   5038c:	str	r3, [sp, #4]
   50390:	mov	r2, r0
   50394:	mov	r3, #1
   50398:	str	r9, [sp]
   5039c:	mov	r1, #49	; 0x31
   503a0:	mov	r0, r5
   503a4:	bl	28464 <fputs@plt+0x1739c>
   503a8:	mov	r1, sl
   503ac:	mov	r0, r4
   503b0:	mov	r2, #1
   503b4:	bl	1dd9c <fputs@plt+0xccd4>
   503b8:	mov	r3, r9
   503bc:	ldr	r2, [r6, #28]
   503c0:	mov	r1, #110	; 0x6e
   503c4:	mov	r0, r5
   503c8:	bl	2883c <fputs@plt+0x17774>
   503cc:	b	50324 <fputs@plt+0x3f25c>
   503d0:	ldr	r3, [r4, #76]	; 0x4c
   503d4:	cmp	r1, #119	; 0x77
   503d8:	ldr	r9, [r6, #20]
   503dc:	moveq	r1, #10
   503e0:	movne	r1, #3
   503e4:	add	r3, r3, #1
   503e8:	strbeq	r1, [sp, #44]	; 0x2c
   503ec:	strbne	r1, [sp, #44]	; 0x2c
   503f0:	mov	r2, #0
   503f4:	moveq	r1, #25
   503f8:	movne	r1, #22
   503fc:	str	r3, [r4, #76]	; 0x4c
   50400:	mov	r0, r5
   50404:	str	r2, [sp, #52]	; 0x34
   50408:	str	r3, [sp, #48]	; 0x30
   5040c:	streq	r3, [sp, #52]	; 0x34
   50410:	strb	r2, [sp, #45]	; 0x2d
   50414:	str	r2, [sp, #56]	; 0x38
   50418:	bl	2883c <fputs@plt+0x17774>
   5041c:	ldr	r1, [r9, #56]	; 0x38
   50420:	ldr	r0, [r4]
   50424:	bl	1e430 <fputs@plt+0xd368>
   50428:	ldr	r3, [pc, #96]	; 50490 <fputs@plt+0x3f3c8>
   5042c:	mov	r1, #132	; 0x84
   50430:	str	r3, [sp]
   50434:	mov	r3, #0
   50438:	mov	r2, r3
   5043c:	mov	r0, r4
   50440:	bl	314ac <fputs@plt+0x203e4>
   50444:	ldr	r3, [r9, #8]
   50448:	mov	r8, #0
   5044c:	bic	r3, r3, #512	; 0x200
   50450:	str	r8, [r9, #12]
   50454:	str	r3, [r9, #8]
   50458:	add	r2, sp, #44	; 0x2c
   5045c:	mov	r1, r9
   50460:	str	r0, [r9, #56]	; 0x38
   50464:	mov	r0, r4
   50468:	bl	4e158 <fputs@plt+0x3d090>
   5046c:	cmp	r0, r8
   50470:	bne	50198 <fputs@plt+0x3f0d0>
   50474:	ldr	r8, [sp, #48]	; 0x30
   50478:	b	50280 <fputs@plt+0x3f1b8>
   5047c:	andeq	r7, r7, r2, asr #19
   50480:	andeq	r8, r7, r5, lsr #18
   50484:			; <UNDEFINED> instruction: 0x000779bd
   50488:			; <UNDEFINED> instruction: 0x000779b1
   5048c:	andeq	r7, r7, r9, asr #19
   50490:	andeq	r3, r7, r8, lsr #12
   50494:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   50498:	mov	r7, #0
   5049c:	ldr	fp, [r0, #8]
   504a0:	sub	sp, sp, #140	; 0x8c
   504a4:	cmp	fp, r7
   504a8:	str	r7, [sp, #32]
   504ac:	str	r7, [sp, #36]	; 0x24
   504b0:	moveq	r0, fp
   504b4:	beq	51070 <fputs@plt+0x3ffa8>
   504b8:	cmp	r1, r7
   504bc:	mov	r4, r0
   504c0:	mov	r5, r1
   504c4:	mov	r9, r2
   504c8:	beq	506c8 <fputs@plt+0x3f600>
   504cc:	ldrb	r6, [r1]
   504d0:	cmp	r6, #95	; 0x5f
   504d4:	beq	50810 <fputs@plt+0x3f748>
   504d8:	bhi	5069c <fputs@plt+0x3f5d4>
   504dc:	cmp	r6, #73	; 0x49
   504e0:	beq	509e4 <fputs@plt+0x3f91c>
   504e4:	bhi	50578 <fputs@plt+0x3f4b0>
   504e8:	cmp	r6, #57	; 0x39
   504ec:	beq	51058 <fputs@plt+0x3ff90>
   504f0:	bhi	5052c <fputs@plt+0x3f464>
   504f4:	cmp	r6, #20
   504f8:	beq	50dec <fputs@plt+0x3fd24>
   504fc:	cmp	r6, #38	; 0x26
   50500:	beq	50944 <fputs@plt+0x3f87c>
   50504:	cmp	r6, #19
   50508:	bne	50598 <fputs@plt+0x3f4d0>
   5050c:	add	r2, sp, #32
   50510:	ldr	r1, [r5, #12]
   50514:	mov	r0, r4
   50518:	bl	5211c <fputs@plt+0x41054>
   5051c:	mov	r3, r9
   50520:	mov	r1, r6
   50524:	mov	r2, r0
   50528:	b	506d4 <fputs@plt+0x3f60c>
   5052c:	cmp	r6, #62	; 0x3e
   50530:	beq	50f6c <fputs@plt+0x3fea4>
   50534:	bcc	50598 <fputs@plt+0x3f4d0>
   50538:	cmp	r6, #71	; 0x47
   5053c:	bcc	50598 <fputs@plt+0x3f4d0>
   50540:	add	r2, sp, #32
   50544:	ldr	r1, [r5, #12]
   50548:	mov	r0, r4
   5054c:	bl	5211c <fputs@plt+0x41054>
   50550:	add	r2, sp, #36	; 0x24
   50554:	ldr	r1, [r5, #16]
   50558:	mov	r7, r0
   5055c:	mov	r0, r4
   50560:	bl	5211c <fputs@plt+0x41054>
   50564:	str	r9, [sp]
   50568:	mov	r3, r7
   5056c:	mov	r1, r6
   50570:	mov	r2, r0
   50574:	b	5085c <fputs@plt+0x3f794>
   50578:	cmp	r6, #77	; 0x4d
   5057c:	bhi	5068c <fputs@plt+0x3f5c4>
   50580:	cmp	r6, #76	; 0x4c
   50584:	bcs	50aa0 <fputs@plt+0x3f9d8>
   50588:	cmp	r6, #74	; 0x4a
   5058c:	beq	50e80 <fputs@plt+0x3fdb8>
   50590:	cmp	r6, #75	; 0x4b
   50594:	beq	50e04 <fputs@plt+0x3fd3c>
   50598:	ldr	r8, [r5, #20]
   5059c:	ldr	r0, [fp, #24]
   505a0:	ldr	r6, [r8, #4]
   505a4:	ldr	sl, [r8]
   505a8:	bl	2823c <fputs@plt+0x17174>
   505ac:	ldr	r7, [r5, #12]
   505b0:	cmp	r7, #0
   505b4:	streq	r7, [sp, #16]
   505b8:	str	r0, [sp, #20]
   505bc:	beq	50630 <fputs@plt+0x3f568>
   505c0:	mov	lr, r7
   505c4:	add	ip, sp, #40	; 0x28
   505c8:	ldm	lr!, {r0, r1, r2, r3}
   505cc:	stmia	ip!, {r0, r1, r2, r3}
   505d0:	ldm	lr!, {r0, r1, r2, r3}
   505d4:	stmia	ip!, {r0, r1, r2, r3}
   505d8:	ldm	lr, {r0, r1, r2, r3}
   505dc:	stm	ip, {r0, r1, r2, r3}
   505e0:	add	r2, sp, #32
   505e4:	mov	r1, r7
   505e8:	mov	r0, r4
   505ec:	bl	5211c <fputs@plt+0x41054>
   505f0:	ldrb	r3, [sp, #40]	; 0x28
   505f4:	strb	r3, [sp, #78]	; 0x4e
   505f8:	mvn	r3, #98	; 0x62
   505fc:	strb	r3, [sp, #40]	; 0x28
   50600:	ldr	r3, [sp, #44]	; 0x2c
   50604:	bic	r3, r3, #4096	; 0x1000
   50608:	str	r3, [sp, #44]	; 0x2c
   5060c:	mov	r3, #79	; 0x4f
   50610:	strb	r3, [sp, #88]	; 0x58
   50614:	add	r3, sp, #40	; 0x28
   50618:	str	r3, [sp, #100]	; 0x64
   5061c:	mov	r3, #0
   50620:	str	r3, [sp, #32]
   50624:	add	r3, sp, #88	; 0x58
   50628:	str	r3, [sp, #16]
   5062c:	str	r0, [sp, #68]	; 0x44
   50630:	add	r5, r6, #20
   50634:	mov	r6, #0
   50638:	sub	r3, sl, #1
   5063c:	str	r3, [sp, #28]
   50640:	ldr	r3, [sp, #28]
   50644:	cmp	r6, r3
   50648:	blt	50fd0 <fputs@plt+0x3ff08>
   5064c:	ands	r2, sl, #1
   50650:	beq	51044 <fputs@plt+0x3ff7c>
   50654:	ldr	r3, [r4, #108]	; 0x6c
   50658:	mov	r2, #20
   5065c:	add	r3, r3, #1
   50660:	str	r3, [r4, #108]	; 0x6c
   50664:	ldr	r3, [r8, #4]
   50668:	mov	r0, r4
   5066c:	mla	sl, r2, sl, r3
   50670:	mov	r2, r9
   50674:	ldr	r1, [sl, #-20]	; 0xffffffec
   50678:	bl	510e0 <fputs@plt+0x40018>
   5067c:	mov	r0, r4
   50680:	bl	1bbd0 <fputs@plt+0xab08>
   50684:	ldr	r1, [sp, #20]
   50688:	b	50b6c <fputs@plt+0x3faa4>
   5068c:	cmp	r6, #83	; 0x53
   50690:	bls	5099c <fputs@plt+0x3f8d4>
   50694:	cmp	r6, #85	; 0x55
   50698:	b	5053c <fputs@plt+0x3f474>
   5069c:	cmp	r6, #148	; 0x94
   506a0:	beq	509e4 <fputs@plt+0x3f91c>
   506a4:	bhi	50760 <fputs@plt+0x3f698>
   506a8:	cmp	r6, #119	; 0x77
   506ac:	beq	50dec <fputs@plt+0x3fd24>
   506b0:	bhi	506e0 <fputs@plt+0x3f618>
   506b4:	cmp	r6, #97	; 0x61
   506b8:	beq	508c4 <fputs@plt+0x3f7fc>
   506bc:	bcc	5050c <fputs@plt+0x3f444>
   506c0:	cmp	r6, #101	; 0x65
   506c4:	bne	50598 <fputs@plt+0x3f4d0>
   506c8:	mov	r3, r9
   506cc:	mov	r2, #0
   506d0:	mov	r1, #25
   506d4:	mov	r0, fp
   506d8:	bl	2883c <fputs@plt+0x17774>
   506dc:	b	508d4 <fputs@plt+0x3f80c>
   506e0:	cmp	r6, #133	; 0x85
   506e4:	beq	508ac <fputs@plt+0x3f7e4>
   506e8:	bhi	50708 <fputs@plt+0x3f640>
   506ec:	cmp	r6, #132	; 0x84
   506f0:	moveq	r3, r2
   506f4:	moveq	r2, #0
   506f8:	bne	50598 <fputs@plt+0x3f4d0>
   506fc:	mov	r0, r4
   50700:	bl	36308 <fputs@plt+0x25240>
   50704:	b	508d4 <fputs@plt+0x3f80c>
   50708:	cmp	r6, #134	; 0x86
   5070c:	beq	508f4 <fputs@plt+0x3f82c>
   50710:	cmp	r6, #135	; 0x87
   50714:	bne	50598 <fputs@plt+0x3f4d0>
   50718:	mov	r3, r2
   5071c:	mov	r0, fp
   50720:	ldrsh	r2, [r1, #32]
   50724:	mov	r1, #28
   50728:	bl	2883c <fputs@plt+0x17774>
   5072c:	ldr	r3, [r5, #8]
   50730:	ldrb	r3, [r3, #1]
   50734:	cmp	r3, #0
   50738:	beq	508d4 <fputs@plt+0x3f80c>
   5073c:	ldrsh	r2, [r5, #32]
   50740:	ldr	r1, [r4, #476]	; 0x1dc
   50744:	mvn	r3, #1
   50748:	sub	r2, r2, #-1073741823	; 0xc0000001
   5074c:	mov	r0, fp
   50750:	ldr	r2, [r1, r2, lsl #2]
   50754:	mvn	r1, #0
   50758:	bl	24948 <fputs@plt+0x13880>
   5075c:	b	508d4 <fputs@plt+0x3f80c>
   50760:	cmp	r6, #154	; 0x9a
   50764:	beq	5081c <fputs@plt+0x3f754>
   50768:	bhi	507f0 <fputs@plt+0x3f728>
   5076c:	cmp	r6, #152	; 0x98
   50770:	beq	50868 <fputs@plt+0x3f7a0>
   50774:	bhi	50afc <fputs@plt+0x3fa34>
   50778:	cmp	r6, #151	; 0x97
   5077c:	bne	50598 <fputs@plt+0x3f4d0>
   50780:	ldr	r3, [r0]
   50784:	ldr	r2, [r1, #4]
   50788:	str	r3, [sp, #24]
   5078c:	tst	r2, #16384	; 0x4000
   50790:	ldrb	r3, [r3, #66]	; 0x42
   50794:	bne	50b24 <fputs@plt+0x3fa5c>
   50798:	ldr	r6, [r1, #20]
   5079c:	cmp	r6, #0
   507a0:	ldrne	r7, [r6]
   507a4:	bne	507ac <fputs@plt+0x3f6e4>
   507a8:	mov	r7, r6
   507ac:	ldr	sl, [r5, #8]
   507b0:	mov	r2, #0
   507b4:	str	r2, [sp]
   507b8:	mov	r1, sl
   507bc:	mov	r2, r7
   507c0:	ldr	r0, [sp, #24]
   507c4:	bl	1fb78 <fputs@plt+0xeab0>
   507c8:	subs	r8, r0, #0
   507cc:	beq	507dc <fputs@plt+0x3f714>
   507d0:	ldr	r3, [r8, #16]
   507d4:	cmp	r3, #0
   507d8:	beq	50b2c <fputs@plt+0x3fa64>
   507dc:	ldr	r1, [pc, #2284]	; 510d0 <fputs@plt+0x40008>
   507e0:	mov	r2, sl
   507e4:	mov	r0, r4
   507e8:	bl	30e04 <fputs@plt+0x1fd3c>
   507ec:	b	508d4 <fputs@plt+0x3f80c>
   507f0:	cmp	r6, #156	; 0x9c
   507f4:	beq	50810 <fputs@plt+0x3f748>
   507f8:	bcc	50a28 <fputs@plt+0x3f960>
   507fc:	cmp	r6, #157	; 0x9d
   50800:	ldreq	r9, [r1, #28]
   50804:	beq	508d4 <fputs@plt+0x3f80c>
   50808:	cmp	r6, #159	; 0x9f
   5080c:	bne	50598 <fputs@plt+0x3f4d0>
   50810:	mov	r2, r9
   50814:	ldr	r1, [r5, #12]
   50818:	b	50bf0 <fputs@plt+0x3fb28>
   5081c:	ldrsh	r3, [r1, #34]	; 0x22
   50820:	ldr	r2, [r1, #40]	; 0x28
   50824:	add	r1, r3, r3, lsl #1
   50828:	ldr	r3, [r2, #28]
   5082c:	add	r3, r3, r1, lsl #3
   50830:	ldrb	r1, [r2]
   50834:	cmp	r1, #0
   50838:	ldreq	r9, [r3, #16]
   5083c:	beq	508d4 <fputs@plt+0x3f80c>
   50840:	ldrb	r1, [r2, #1]
   50844:	cmp	r1, #0
   50848:	beq	50868 <fputs@plt+0x3f7a0>
   5084c:	str	r9, [sp]
   50850:	ldr	r3, [r3, #12]
   50854:	ldr	r2, [r2, #8]
   50858:	mov	r1, #47	; 0x2f
   5085c:	mov	r0, fp
   50860:	bl	28344 <fputs@plt+0x1727c>
   50864:	b	508d4 <fputs@plt+0x3f80c>
   50868:	ldr	r3, [r5, #28]
   5086c:	ldrsh	r2, [r5, #32]
   50870:	cmp	r3, #0
   50874:	bge	5088c <fputs@plt+0x3f7c4>
   50878:	ldr	r3, [r4, #100]	; 0x64
   5087c:	cmp	r3, #0
   50880:	addgt	r9, r2, r3
   50884:	bgt	508d4 <fputs@plt+0x3f80c>
   50888:	ldr	r3, [r4, #104]	; 0x68
   5088c:	ldrb	r1, [r5, #38]	; 0x26
   50890:	mov	r0, r4
   50894:	str	r9, [sp]
   50898:	str	r1, [sp, #4]
   5089c:	ldr	r1, [r5, #44]	; 0x2c
   508a0:	bl	38f24 <fputs@plt+0x27e5c>
   508a4:	mov	r9, r0
   508a8:	b	508d4 <fputs@plt+0x3f80c>
   508ac:	ldr	r1, [r1, #8]
   508b0:	mov	r3, r2
   508b4:	mov	r2, r7
   508b8:	mov	r0, fp
   508bc:	bl	2876c <fputs@plt+0x176a4>
   508c0:	b	508d4 <fputs@plt+0x3f80c>
   508c4:	ldr	r2, [r1, #8]
   508c8:	mov	r0, fp
   508cc:	mov	r1, r9
   508d0:	bl	2849c <fputs@plt+0x173d4>
   508d4:	ldr	r1, [sp, #32]
   508d8:	mov	r0, r4
   508dc:	bl	1bdc4 <fputs@plt+0xacfc>
   508e0:	mov	r0, r4
   508e4:	ldr	r1, [sp, #36]	; 0x24
   508e8:	bl	1bdc4 <fputs@plt+0xacfc>
   508ec:	mov	r0, r9
   508f0:	b	51070 <fputs@plt+0x3ffa8>
   508f4:	ldr	r6, [r1, #8]
   508f8:	add	r6, r6, #2
   508fc:	mov	r0, r6
   50900:	bl	1839c <fputs@plt+0x72d4>
   50904:	mov	r1, r6
   50908:	sub	r5, r0, #1
   5090c:	mov	r2, r5
   50910:	ldr	r0, [fp]
   50914:	bl	1ef28 <fputs@plt+0xde60>
   50918:	mvn	r3, #0
   5091c:	add	r5, r5, r5, lsr #31
   50920:	mov	r1, #27
   50924:	asr	r2, r5, #1
   50928:	stmib	sp, {r0, r3}
   5092c:	mov	r3, #0
   50930:	str	r3, [sp]
   50934:	mov	r3, r9
   50938:	mov	r0, fp
   5093c:	bl	28464 <fputs@plt+0x1739c>
   50940:	b	508d4 <fputs@plt+0x3f80c>
   50944:	ldr	r1, [r1, #12]
   50948:	bl	50494 <fputs@plt+0x3f3cc>
   5094c:	cmp	r9, r0
   50950:	mov	r2, r0
   50954:	beq	50968 <fputs@plt+0x3f8a0>
   50958:	mov	r3, r9
   5095c:	mov	r1, #31
   50960:	mov	r0, fp
   50964:	bl	2883c <fputs@plt+0x17774>
   50968:	mov	r1, #0
   5096c:	ldr	r0, [r5, #8]
   50970:	bl	16ad0 <fputs@plt+0x5a08>
   50974:	mov	r2, r9
   50978:	mov	r1, #40	; 0x28
   5097c:	mov	r3, r0
   50980:	mov	r0, fp
   50984:	bl	2883c <fputs@plt+0x17774>
   50988:	mov	r2, #1
   5098c:	mov	r1, r9
   50990:	mov	r0, r4
   50994:	bl	1dd9c <fputs@plt+0xccd4>
   50998:	b	508d4 <fputs@plt+0x3f80c>
   5099c:	add	r2, sp, #32
   509a0:	ldr	r1, [r1, #12]
   509a4:	bl	5211c <fputs@plt+0x41054>
   509a8:	add	r2, sp, #36	; 0x24
   509ac:	ldr	r1, [r5, #16]
   509b0:	mov	r7, r0
   509b4:	mov	r0, r4
   509b8:	bl	5211c <fputs@plt+0x41054>
   509bc:	mov	r3, #32
   509c0:	str	r3, [sp, #12]
   509c4:	mov	r3, r6
   509c8:	str	r7, [sp]
   509cc:	stmib	sp, {r0, r9}
   509d0:	ldr	r2, [r5, #16]
   509d4:	ldr	r1, [r5, #12]
   509d8:	mov	r0, r4
   509dc:	bl	35058 <fputs@plt+0x23f90>
   509e0:	b	508d4 <fputs@plt+0x3f80c>
   509e4:	add	r2, sp, #32
   509e8:	ldr	r1, [r5, #12]
   509ec:	mov	r0, r4
   509f0:	bl	5211c <fputs@plt+0x41054>
   509f4:	add	r2, sp, #36	; 0x24
   509f8:	ldr	r1, [r5, #16]
   509fc:	mov	r7, r0
   50a00:	mov	r0, r4
   50a04:	bl	5211c <fputs@plt+0x41054>
   50a08:	mov	r3, #160	; 0xa0
   50a0c:	cmp	r6, #73	; 0x49
   50a10:	str	r3, [sp, #12]
   50a14:	str	r7, [sp]
   50a18:	moveq	r3, #79	; 0x4f
   50a1c:	movne	r3, #78	; 0x4e
   50a20:	stmib	sp, {r0, r9}
   50a24:	b	509d0 <fputs@plt+0x3f908>
   50a28:	ldr	r1, [r1, #12]
   50a2c:	ldrb	r3, [r1]
   50a30:	cmp	r3, #132	; 0x84
   50a34:	moveq	r3, r2
   50a38:	moveq	r2, #1
   50a3c:	beq	506fc <fputs@plt+0x3f634>
   50a40:	cmp	r3, #133	; 0x85
   50a44:	moveq	r3, r2
   50a48:	ldreq	r1, [r1, #8]
   50a4c:	moveq	r2, #1
   50a50:	beq	508b8 <fputs@plt+0x3f7f0>
   50a54:	mvn	r3, #123	; 0x7b
   50a58:	strb	r3, [sp, #40]	; 0x28
   50a5c:	mov	r3, #17408	; 0x4400
   50a60:	str	r3, [sp, #44]	; 0x2c
   50a64:	add	r2, sp, #32
   50a68:	mov	r3, #0
   50a6c:	add	r1, sp, #40	; 0x28
   50a70:	str	r3, [sp, #48]	; 0x30
   50a74:	bl	5211c <fputs@plt+0x41054>
   50a78:	add	r2, sp, #36	; 0x24
   50a7c:	ldr	r1, [r5, #12]
   50a80:	mov	r6, r0
   50a84:	mov	r0, r4
   50a88:	bl	5211c <fputs@plt+0x41054>
   50a8c:	str	r9, [sp]
   50a90:	mov	r3, r6
   50a94:	mov	r1, #90	; 0x5a
   50a98:	mov	r2, r0
   50a9c:	b	5085c <fputs@plt+0x3f794>
   50aa0:	mov	r3, r2
   50aa4:	mov	r1, #22
   50aa8:	mov	r2, #1
   50aac:	mov	r0, fp
   50ab0:	bl	2883c <fputs@plt+0x17774>
   50ab4:	add	r2, sp, #32
   50ab8:	ldr	r1, [r5, #12]
   50abc:	mov	r0, r4
   50ac0:	bl	5211c <fputs@plt+0x41054>
   50ac4:	mov	r1, r6
   50ac8:	mov	r2, r0
   50acc:	mov	r0, fp
   50ad0:	bl	287d8 <fputs@plt+0x17710>
   50ad4:	mov	r3, r9
   50ad8:	mov	r2, r7
   50adc:	mov	r1, #22
   50ae0:	mov	r5, r0
   50ae4:	mov	r0, fp
   50ae8:	bl	2883c <fputs@plt+0x17774>
   50aec:	mov	r1, r5
   50af0:	mov	r0, fp
   50af4:	bl	1d4a4 <fputs@plt+0xc3dc>
   50af8:	b	508d4 <fputs@plt+0x3f80c>
   50afc:	ldr	r2, [r1, #40]	; 0x28
   50b00:	cmp	r2, #0
   50b04:	ldreq	r2, [r1, #8]
   50b08:	ldreq	r1, [pc, #1476]	; 510d4 <fputs@plt+0x4000c>
   50b0c:	beq	507e4 <fputs@plt+0x3f71c>
   50b10:	ldrsh	r1, [r5, #34]	; 0x22
   50b14:	ldr	r3, [r2, #40]	; 0x28
   50b18:	add	r3, r3, r1, lsl #4
   50b1c:	ldr	r9, [r3, #8]
   50b20:	b	508d4 <fputs@plt+0x3f80c>
   50b24:	mov	r6, #0
   50b28:	b	507a8 <fputs@plt+0x3f6e0>
   50b2c:	ldrh	sl, [r8, #2]
   50b30:	tst	sl, #512	; 0x200
   50b34:	beq	50bd4 <fputs@plt+0x3fb0c>
   50b38:	ldr	r0, [fp, #24]
   50b3c:	bl	2823c <fputs@plt+0x17174>
   50b40:	ldr	r3, [r6, #4]
   50b44:	mov	r2, r9
   50b48:	mov	r5, #1
   50b4c:	ldr	r1, [r3]
   50b50:	mov	sl, r5
   50b54:	mov	r8, r0
   50b58:	mov	r0, r4
   50b5c:	bl	510e0 <fputs@plt+0x40018>
   50b60:	cmp	r5, r7
   50b64:	blt	50b78 <fputs@plt+0x3fab0>
   50b68:	mov	r1, r8
   50b6c:	mov	r0, fp
   50b70:	bl	16284 <fputs@plt+0x51bc>
   50b74:	b	508d4 <fputs@plt+0x3f80c>
   50b78:	mov	r3, r8
   50b7c:	mov	r2, r9
   50b80:	mov	r1, #77	; 0x4d
   50b84:	mov	r0, fp
   50b88:	bl	2883c <fputs@plt+0x17774>
   50b8c:	mov	r2, sl
   50b90:	mov	r1, r9
   50b94:	mov	r0, r4
   50b98:	bl	1dd9c <fputs@plt+0xccd4>
   50b9c:	ldr	r3, [r4, #108]	; 0x6c
   50ba0:	ldr	r1, [r6, #4]
   50ba4:	add	r3, r3, #1
   50ba8:	str	r3, [r4, #108]	; 0x6c
   50bac:	mov	r3, #20
   50bb0:	mov	r2, r9
   50bb4:	mul	r3, r3, r5
   50bb8:	mov	r0, r4
   50bbc:	add	r5, r5, #1
   50bc0:	ldr	r1, [r1, r3]
   50bc4:	bl	510e0 <fputs@plt+0x40018>
   50bc8:	mov	r0, r4
   50bcc:	bl	1bbd0 <fputs@plt+0xab08>
   50bd0:	b	50b60 <fputs@plt+0x3fa98>
   50bd4:	ands	sl, sl, #1024	; 0x400
   50bd8:	moveq	r3, sl
   50bdc:	streq	sl, [sp, #20]
   50be0:	beq	50c70 <fputs@plt+0x3fba8>
   50be4:	ldr	r3, [r6, #4]
   50be8:	mov	r2, r9
   50bec:	ldr	r1, [r3]
   50bf0:	mov	r0, r4
   50bf4:	bl	50494 <fputs@plt+0x3f3cc>
   50bf8:	b	508a4 <fputs@plt+0x3f7dc>
   50bfc:	cmp	r3, #31
   50c00:	bgt	50c34 <fputs@plt+0x3fb6c>
   50c04:	mov	r2, #20
   50c08:	ldr	r1, [r6, #4]
   50c0c:	mul	r2, r2, r3
   50c10:	str	r3, [sp, #16]
   50c14:	ldr	r0, [r1, r2]
   50c18:	bl	1b638 <fputs@plt+0xa570>
   50c1c:	ldr	r3, [sp, #16]
   50c20:	cmp	r0, #0
   50c24:	movne	r1, #1
   50c28:	ldrne	r2, [sp, #20]
   50c2c:	orrne	r2, r2, r1, lsl r3
   50c30:	strne	r2, [sp, #20]
   50c34:	ldrh	r1, [r8, #2]
   50c38:	clz	r2, sl
   50c3c:	lsr	r2, r2, #5
   50c40:	ands	r2, r2, r1, lsr #5
   50c44:	beq	50c6c <fputs@plt+0x3fba4>
   50c48:	mov	r2, #20
   50c4c:	ldr	r1, [r6, #4]
   50c50:	mul	r2, r2, r3
   50c54:	mov	r0, r4
   50c58:	str	r3, [sp, #16]
   50c5c:	ldr	r1, [r1, r2]
   50c60:	bl	33af4 <fputs@plt+0x22a2c>
   50c64:	ldr	r3, [sp, #16]
   50c68:	mov	sl, r0
   50c6c:	add	r3, r3, #1
   50c70:	cmp	r3, r7
   50c74:	blt	50bfc <fputs@plt+0x3fb34>
   50c78:	cmp	r6, #0
   50c7c:	streq	r6, [sp, #16]
   50c80:	beq	50cfc <fputs@plt+0x3fc34>
   50c84:	ldr	r3, [sp, #20]
   50c88:	cmp	r3, #0
   50c8c:	beq	50d38 <fputs@plt+0x3fc70>
   50c90:	ldr	r3, [r4, #76]	; 0x4c
   50c94:	add	r2, r3, #1
   50c98:	add	r3, r7, r3
   50c9c:	str	r2, [sp, #16]
   50ca0:	str	r3, [r4, #76]	; 0x4c
   50ca4:	ldrh	r3, [r8, #2]
   50ca8:	tst	r3, #192	; 0xc0
   50cac:	beq	50ccc <fputs@plt+0x3fc04>
   50cb0:	ldr	r2, [r6, #4]
   50cb4:	ldr	r1, [r2]
   50cb8:	ldrb	r2, [r1]
   50cbc:	and	r2, r2, #253	; 0xfd
   50cc0:	cmp	r2, #152	; 0x98
   50cc4:	biceq	r3, r3, #63	; 0x3f
   50cc8:	strbeq	r3, [r1, #38]	; 0x26
   50ccc:	ldr	r3, [r4, #108]	; 0x6c
   50cd0:	ldr	r2, [sp, #16]
   50cd4:	add	r3, r3, #1
   50cd8:	str	r3, [r4, #108]	; 0x6c
   50cdc:	mov	r3, #3
   50ce0:	str	r3, [sp]
   50ce4:	mov	r1, r6
   50ce8:	mov	r3, #0
   50cec:	mov	r0, r4
   50cf0:	bl	51440 <fputs@plt+0x40378>
   50cf4:	mov	r0, r4
   50cf8:	bl	1bbd0 <fputs@plt+0xab08>
   50cfc:	cmp	r7, #1
   50d00:	ble	50d4c <fputs@plt+0x3fc84>
   50d04:	ldr	r3, [r5, #4]
   50d08:	tst	r3, #128	; 0x80
   50d0c:	ldrne	r3, [r6, #4]
   50d10:	ldrne	r3, [r3, #20]
   50d14:	bne	50d20 <fputs@plt+0x3fc58>
   50d18:	ldr	r3, [r6, #4]
   50d1c:	ldr	r3, [r3]
   50d20:	mov	r1, r8
   50d24:	mov	r2, r7
   50d28:	ldr	r0, [sp, #24]
   50d2c:	bl	202ec <fputs@plt+0xf224>
   50d30:	mov	r8, r0
   50d34:	b	50d50 <fputs@plt+0x3fc88>
   50d38:	mov	r1, r7
   50d3c:	mov	r0, r4
   50d40:	bl	16900 <fputs@plt+0x5838>
   50d44:	str	r0, [sp, #16]
   50d48:	b	50ca4 <fputs@plt+0x3fbdc>
   50d4c:	beq	50d18 <fputs@plt+0x3fc50>
   50d50:	ldrh	r3, [r8, #2]
   50d54:	tst	r3, #32
   50d58:	beq	50d8c <fputs@plt+0x3fcc4>
   50d5c:	cmp	sl, #0
   50d60:	mov	r1, #34	; 0x22
   50d64:	ldreq	r3, [sp, #24]
   50d68:	mov	r0, fp
   50d6c:	ldreq	sl, [r3, #8]
   50d70:	mvn	r3, #3
   50d74:	str	r3, [sp, #8]
   50d78:	mov	r3, #0
   50d7c:	str	sl, [sp, #4]
   50d80:	str	r3, [sp]
   50d84:	mov	r2, r3
   50d88:	bl	28464 <fputs@plt+0x1739c>
   50d8c:	mvn	r3, #4
   50d90:	ldr	r2, [sp, #20]
   50d94:	str	r3, [sp, #8]
   50d98:	mov	r1, #35	; 0x23
   50d9c:	ldr	r3, [sp, #16]
   50da0:	str	r8, [sp, #4]
   50da4:	str	r9, [sp]
   50da8:	mov	r0, fp
   50dac:	bl	28464 <fputs@plt+0x1739c>
   50db0:	uxtb	r1, r7
   50db4:	mov	r0, fp
   50db8:	bl	1b1a0 <fputs@plt+0xa0d8>
   50dbc:	ldr	r2, [sp, #20]
   50dc0:	adds	r3, r7, #0
   50dc4:	movne	r3, #1
   50dc8:	cmp	r2, #0
   50dcc:	movne	r3, #0
   50dd0:	cmp	r3, #0
   50dd4:	beq	508d4 <fputs@plt+0x3f80c>
   50dd8:	mov	r2, r7
   50ddc:	ldr	r1, [sp, #16]
   50de0:	mov	r0, r4
   50de4:	bl	1de10 <fputs@plt+0xcd48>
   50de8:	b	508d4 <fputs@plt+0x3f80c>
   50dec:	mov	r3, #0
   50df0:	mov	r2, r3
   50df4:	mov	r1, r5
   50df8:	mov	r0, r4
   50dfc:	bl	50028 <fputs@plt+0x3ef60>
   50e00:	b	508a4 <fputs@plt+0x3f7dc>
   50e04:	ldr	r0, [fp, #24]
   50e08:	bl	2823c <fputs@plt+0x17174>
   50e0c:	mov	r7, r0
   50e10:	ldr	r0, [fp, #24]
   50e14:	bl	2823c <fputs@plt+0x17174>
   50e18:	mov	r3, r9
   50e1c:	mov	r2, #0
   50e20:	mov	r1, #25
   50e24:	mov	r6, r0
   50e28:	mov	r0, fp
   50e2c:	bl	2883c <fputs@plt+0x17774>
   50e30:	mov	r3, r6
   50e34:	mov	r2, r7
   50e38:	mov	r1, r5
   50e3c:	mov	r0, r4
   50e40:	bl	52228 <fputs@plt+0x41160>
   50e44:	mov	r3, r9
   50e48:	mov	r2, #1
   50e4c:	mov	r1, #22
   50e50:	mov	r0, fp
   50e54:	bl	2883c <fputs@plt+0x17774>
   50e58:	mov	r1, r7
   50e5c:	mov	r0, fp
   50e60:	bl	16284 <fputs@plt+0x51bc>
   50e64:	mov	r1, #37	; 0x25
   50e68:	mov	r3, #0
   50e6c:	mov	r2, r9
   50e70:	mov	r0, fp
   50e74:	bl	2883c <fputs@plt+0x17774>
   50e78:	mov	r1, r6
   50e7c:	b	50b6c <fputs@plt+0x3faa4>
   50e80:	ldr	r3, [r1, #20]
   50e84:	ldr	r7, [r1, #12]
   50e88:	add	r2, sp, #32
   50e8c:	ldr	sl, [r3, #4]
   50e90:	mov	r1, r7
   50e94:	ldr	r3, [sl]
   50e98:	str	r3, [sp, #16]
   50e9c:	bl	5211c <fputs@plt+0x41054>
   50ea0:	ldr	r1, [sp, #16]
   50ea4:	add	r2, sp, #36	; 0x24
   50ea8:	mov	r8, r0
   50eac:	mov	r0, r4
   50eb0:	bl	5211c <fputs@plt+0x41054>
   50eb4:	mov	r2, r0
   50eb8:	mov	r0, r4
   50ebc:	bl	168d0 <fputs@plt+0x5808>
   50ec0:	mov	r6, r0
   50ec4:	mov	r0, r4
   50ec8:	bl	168d0 <fputs@plt+0x5808>
   50ecc:	mov	r3, #32
   50ed0:	str	r3, [sp, #12]
   50ed4:	mov	r1, r7
   50ed8:	mov	r3, #83	; 0x53
   50edc:	str	r8, [sp]
   50ee0:	mov	r5, r0
   50ee4:	stmib	sp, {r2, r6}
   50ee8:	mov	r0, r4
   50eec:	ldr	r2, [sp, #16]
   50ef0:	bl	35058 <fputs@plt+0x23f90>
   50ef4:	ldr	sl, [sl, #20]
   50ef8:	ldr	r1, [sp, #36]	; 0x24
   50efc:	mov	r0, r4
   50f00:	bl	1bdc4 <fputs@plt+0xacfc>
   50f04:	add	r2, sp, #36	; 0x24
   50f08:	mov	r1, sl
   50f0c:	mov	r0, r4
   50f10:	bl	5211c <fputs@plt+0x41054>
   50f14:	mov	r3, #32
   50f18:	str	r3, [sp, #12]
   50f1c:	mov	r2, sl
   50f20:	mov	r1, r7
   50f24:	str	r8, [sp]
   50f28:	mov	r3, #81	; 0x51
   50f2c:	stmib	sp, {r0, r5}
   50f30:	mov	r0, r4
   50f34:	bl	35058 <fputs@plt+0x23f90>
   50f38:	mov	r3, r5
   50f3c:	mov	r2, r6
   50f40:	str	r9, [sp]
   50f44:	mov	r1, #72	; 0x48
   50f48:	mov	r0, fp
   50f4c:	bl	28344 <fputs@plt+0x1727c>
   50f50:	mov	r1, r6
   50f54:	mov	r0, r4
   50f58:	bl	1bdc4 <fputs@plt+0xacfc>
   50f5c:	mov	r1, r5
   50f60:	mov	r0, r4
   50f64:	bl	1bdc4 <fputs@plt+0xacfc>
   50f68:	b	508d4 <fputs@plt+0x3f80c>
   50f6c:	ldr	r6, [r1, #44]	; 0x2c
   50f70:	mov	r0, fp
   50f74:	ldrsh	r2, [r6, #34]	; 0x22
   50f78:	add	r3, r2, #1
   50f7c:	ldr	r2, [r1, #28]
   50f80:	ldrsh	r1, [r1, #32]
   50f84:	mul	r2, r2, r3
   50f88:	mov	r3, r9
   50f8c:	add	r2, r2, #1
   50f90:	add	r2, r2, r1
   50f94:	mov	r1, #134	; 0x86
   50f98:	bl	2883c <fputs@plt+0x17774>
   50f9c:	ldrsh	r2, [r5, #32]
   50fa0:	cmp	r2, #0
   50fa4:	blt	508d4 <fputs@plt+0x3f80c>
   50fa8:	ldr	r3, [r6, #4]
   50fac:	add	r3, r3, r2, lsl #4
   50fb0:	ldrb	r3, [r3, #13]
   50fb4:	cmp	r3, #69	; 0x45
   50fb8:	bne	508d4 <fputs@plt+0x3f80c>
   50fbc:	mov	r2, r9
   50fc0:	mov	r1, #39	; 0x27
   50fc4:	mov	r0, fp
   50fc8:	bl	287d8 <fputs@plt+0x17710>
   50fcc:	b	508d4 <fputs@plt+0x3f80c>
   50fd0:	ldr	r3, [r4, #108]	; 0x6c
   50fd4:	cmp	r7, #0
   50fd8:	add	r3, r3, #1
   50fdc:	str	r3, [r4, #108]	; 0x6c
   50fe0:	ldr	r3, [r5, #-20]	; 0xffffffec
   50fe4:	ldr	r0, [fp, #24]
   50fe8:	strne	r3, [sp, #104]	; 0x68
   50fec:	streq	r3, [sp, #16]
   50ff0:	bl	2823c <fputs@plt+0x17174>
   50ff4:	mov	r3, #16
   50ff8:	ldr	r1, [sp, #16]
   50ffc:	add	r6, r6, #2
   51000:	mov	r2, r0
   51004:	str	r0, [sp, #24]
   51008:	mov	r0, r4
   5100c:	bl	52578 <fputs@plt+0x414b0>
   51010:	mov	r2, r9
   51014:	ldr	r1, [r5], #40	; 0x28
   51018:	mov	r0, r4
   5101c:	bl	510e0 <fputs@plt+0x40018>
   51020:	ldr	r1, [sp, #20]
   51024:	mov	r0, fp
   51028:	bl	289a4 <fputs@plt+0x178dc>
   5102c:	mov	r0, r4
   51030:	bl	1bbd0 <fputs@plt+0xab08>
   51034:	ldr	r1, [sp, #24]
   51038:	mov	r0, fp
   5103c:	bl	16284 <fputs@plt+0x51bc>
   51040:	b	50640 <fputs@plt+0x3f578>
   51044:	mov	r3, r9
   51048:	mov	r1, #25
   5104c:	mov	r0, fp
   51050:	bl	2883c <fputs@plt+0x17774>
   51054:	b	50684 <fputs@plt+0x3f5bc>
   51058:	ldr	r6, [r0, #420]	; 0x1a4
   5105c:	cmp	r6, #0
   51060:	bne	51078 <fputs@plt+0x3ffb0>
   51064:	ldr	r1, [pc, #108]	; 510d8 <fputs@plt+0x40010>
   51068:	bl	30e04 <fputs@plt+0x1fd3c>
   5106c:	mov	r0, r6
   51070:	add	sp, sp, #140	; 0x8c
   51074:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   51078:	ldrb	r3, [r1, #1]
   5107c:	cmp	r3, #2
   51080:	bne	51088 <fputs@plt+0x3ffc0>
   51084:	bl	16f34 <fputs@plt+0x5e6c>
   51088:	ldrb	r1, [r5, #1]
   5108c:	mov	r2, #0
   51090:	cmp	r1, #4
   51094:	bne	510b0 <fputs@plt+0x3ffe8>
   51098:	str	r2, [sp, #8]
   5109c:	ldr	r3, [r5, #8]
   510a0:	stm	sp, {r2, r3}
   510a4:	mov	r3, r1
   510a8:	mov	r1, #21
   510ac:	b	50938 <fputs@plt+0x3f870>
   510b0:	str	r2, [sp, #4]
   510b4:	str	r2, [sp]
   510b8:	mov	r0, r4
   510bc:	mov	r2, r1
   510c0:	ldr	r3, [r5, #8]
   510c4:	ldr	r1, [pc, #16]	; 510dc <fputs@plt+0x40014>
   510c8:	bl	284c4 <fputs@plt+0x173fc>
   510cc:	b	508d4 <fputs@plt+0x3f80c>
   510d0:	strdeq	r7, [r7], -ip
   510d4:	andeq	r7, r7, r2, ror #19
   510d8:	andeq	r7, r7, r3, lsl sl
   510dc:	andeq	r0, r0, r3, lsl r7
   510e0:	cmp	r1, #0
   510e4:	mov	r3, r2
   510e8:	beq	51104 <fputs@plt+0x4003c>
   510ec:	ldrb	r2, [r1]
   510f0:	cmp	r2, #157	; 0x9d
   510f4:	ldreq	r2, [r1, #28]
   510f8:	ldreq	r0, [r0, #8]
   510fc:	moveq	r1, #30
   51100:	beq	5113c <fputs@plt+0x40074>
   51104:	push	{r4, r5, r6, lr}
   51108:	mov	r2, r3
   5110c:	mov	r4, r3
   51110:	mov	r5, r0
   51114:	bl	50494 <fputs@plt+0x3f3cc>
   51118:	cmp	r4, r0
   5111c:	mov	r2, r0
   51120:	popeq	{r4, r5, r6, pc}
   51124:	ldr	r0, [r5, #8]
   51128:	cmp	r0, #0
   5112c:	popeq	{r4, r5, r6, pc}
   51130:	mov	r3, r4
   51134:	pop	{r4, r5, r6, lr}
   51138:	mov	r1, #31
   5113c:	b	2883c <fputs@plt+0x17774>
   51140:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
   51144:	ldr	r3, [r1, #12]
   51148:	cmp	r3, #0
   5114c:	bne	51218 <fputs@plt+0x40150>
   51150:	mov	r4, r1
   51154:	mov	r8, r2
   51158:	bl	1dc48 <fputs@plt+0xcb80>
   5115c:	ldr	r3, [r4, #56]	; 0x38
   51160:	cmp	r3, #0
   51164:	beq	51218 <fputs@plt+0x40150>
   51168:	ldr	r5, [r0, #76]	; 0x4c
   5116c:	mov	r6, r0
   51170:	add	r5, r5, #1
   51174:	str	r5, [r0, #76]	; 0x4c
   51178:	str	r5, [r4, #12]
   5117c:	bl	283d4 <fputs@plt+0x1730c>
   51180:	add	r1, sp, #12
   51184:	mov	r7, r0
   51188:	ldr	r0, [r4, #56]	; 0x38
   5118c:	bl	1b91c <fputs@plt+0xa854>
   51190:	cmp	r0, #0
   51194:	beq	51248 <fputs@plt+0x40180>
   51198:	mov	r3, r5
   5119c:	ldr	r2, [sp, #12]
   511a0:	mov	r1, #22
   511a4:	mov	r0, r7
   511a8:	bl	2883c <fputs@plt+0x17774>
   511ac:	ldr	r0, [sp, #12]
   511b0:	cmp	r0, #0
   511b4:	bne	51220 <fputs@plt+0x40158>
   511b8:	mov	r1, r8
   511bc:	mov	r0, r7
   511c0:	bl	289a4 <fputs@plt+0x178dc>
   511c4:	ldr	r1, [r4, #60]	; 0x3c
   511c8:	cmp	r1, #0
   511cc:	beq	51218 <fputs@plt+0x40150>
   511d0:	ldr	r3, [r6, #76]	; 0x4c
   511d4:	mov	r0, r6
   511d8:	add	r8, r3, #1
   511dc:	str	r8, [r4, #16]
   511e0:	add	r4, r3, #2
   511e4:	mov	r2, r8
   511e8:	str	r4, [r6, #76]	; 0x4c
   511ec:	bl	510e0 <fputs@plt+0x40018>
   511f0:	mov	r2, r8
   511f4:	mov	r1, #38	; 0x26
   511f8:	mov	r0, r7
   511fc:	bl	287d8 <fputs@plt+0x17710>
   51200:	str	r8, [sp]
   51204:	mov	r3, r4
   51208:	mov	r2, r5
   5120c:	mov	r1, #139	; 0x8b
   51210:	mov	r0, r7
   51214:	bl	28344 <fputs@plt+0x1727c>
   51218:	add	sp, sp, #16
   5121c:	pop	{r4, r5, r6, r7, r8, pc}
   51220:	blt	511c4 <fputs@plt+0x400fc>
   51224:	asr	r1, r0, #31
   51228:	bl	14d98 <fputs@plt+0x3cd0>
   5122c:	ldrsh	r3, [r4, #6]
   51230:	cmp	r3, r0
   51234:	ldrgt	r3, [r4, #8]
   51238:	strhgt	r0, [r4, #6]
   5123c:	orrgt	r3, r3, #16384	; 0x4000
   51240:	strgt	r3, [r4, #8]
   51244:	b	511c4 <fputs@plt+0x400fc>
   51248:	mov	r2, r5
   5124c:	ldr	r1, [r4, #56]	; 0x38
   51250:	mov	r0, r6
   51254:	bl	510e0 <fputs@plt+0x40018>
   51258:	mov	r2, r5
   5125c:	mov	r1, #38	; 0x26
   51260:	mov	r0, r7
   51264:	bl	287d8 <fputs@plt+0x17710>
   51268:	mov	r3, r8
   5126c:	mov	r2, r5
   51270:	mov	r1, #46	; 0x2e
   51274:	mov	r0, r7
   51278:	bl	2883c <fputs@plt+0x17774>
   5127c:	b	511c4 <fputs@plt+0x400fc>
   51280:	push	{r4, r5, r6, r7, r8, lr}
   51284:	mov	r6, r0
   51288:	ldr	r4, [r0]
   5128c:	mov	r7, r2
   51290:	mov	r0, r4
   51294:	mov	r2, #0
   51298:	bl	21e40 <fputs@plt+0x10d78>
   5129c:	ldrb	r3, [r4, #69]	; 0x45
   512a0:	cmp	r3, #0
   512a4:	mov	r5, r0
   512a8:	bne	512bc <fputs@plt+0x401f4>
   512ac:	mov	r1, r0
   512b0:	mov	r2, r7
   512b4:	mov	r0, r6
   512b8:	bl	510e0 <fputs@plt+0x40018>
   512bc:	mov	r1, r5
   512c0:	mov	r0, r4
   512c4:	pop	{r4, r5, r6, r7, r8, lr}
   512c8:	b	1e430 <fputs@plt+0xd368>
   512cc:	push	{r4, r5, r6, r7, r8, r9, lr}
   512d0:	sub	sp, sp, #52	; 0x34
   512d4:	mov	r4, r0
   512d8:	ldr	r7, [r0]
   512dc:	mov	r9, r1
   512e0:	mov	r8, r2
   512e4:	mov	r1, #0
   512e8:	mov	r2, #32
   512ec:	add	r0, sp, #16
   512f0:	mov	r5, r3
   512f4:	bl	10eac <memset@plt>
   512f8:	ldr	r1, [sp, #80]	; 0x50
   512fc:	add	r0, sp, #16
   51300:	str	r4, [sp, #16]
   51304:	bl	31404 <fputs@plt+0x2033c>
   51308:	cmp	r0, #0
   5130c:	bne	51394 <fputs@plt+0x402cc>
   51310:	ldr	r1, [sp, #84]	; 0x54
   51314:	add	r0, sp, #16
   51318:	bl	31404 <fputs@plt+0x2033c>
   5131c:	cmp	r0, #0
   51320:	bne	51394 <fputs@plt+0x402cc>
   51324:	ldr	r1, [sp, #88]	; 0x58
   51328:	add	r0, sp, #16
   5132c:	bl	31404 <fputs@plt+0x2033c>
   51330:	cmp	r0, #0
   51334:	bne	51394 <fputs@plt+0x402cc>
   51338:	cmp	r5, #0
   5133c:	bne	513c0 <fputs@plt+0x402f8>
   51340:	mov	r0, r4
   51344:	bl	283d4 <fputs@plt+0x1730c>
   51348:	mov	r1, #4
   5134c:	mov	r6, r0
   51350:	mov	r0, r4
   51354:	bl	16900 <fputs@plt+0x5838>
   51358:	ldr	r1, [sp, #80]	; 0x50
   5135c:	mov	r5, r0
   51360:	mov	r2, r0
   51364:	mov	r0, r4
   51368:	bl	510e0 <fputs@plt+0x40018>
   5136c:	add	r2, r5, #1
   51370:	ldr	r1, [sp, #84]	; 0x54
   51374:	mov	r0, r4
   51378:	bl	510e0 <fputs@plt+0x40018>
   5137c:	add	r2, r5, #2
   51380:	ldr	r1, [sp, #88]	; 0x58
   51384:	mov	r0, r4
   51388:	bl	510e0 <fputs@plt+0x40018>
   5138c:	cmp	r6, #0
   51390:	bne	513f0 <fputs@plt+0x40328>
   51394:	ldr	r1, [sp, #80]	; 0x50
   51398:	mov	r0, r7
   5139c:	bl	1e430 <fputs@plt+0xd368>
   513a0:	ldr	r1, [sp, #84]	; 0x54
   513a4:	mov	r0, r7
   513a8:	bl	1e430 <fputs@plt+0xd368>
   513ac:	ldr	r1, [sp, #88]	; 0x58
   513b0:	mov	r0, r7
   513b4:	bl	1e430 <fputs@plt+0xd368>
   513b8:	add	sp, sp, #52	; 0x34
   513bc:	pop	{r4, r5, r6, r7, r8, r9, pc}
   513c0:	ldrb	r3, [r5]
   513c4:	mov	r1, r9
   513c8:	cmp	r3, #97	; 0x61
   513cc:	movne	r2, r0
   513d0:	ldreq	r2, [r5, #8]
   513d4:	mov	r3, #0
   513d8:	str	r0, [sp]
   513dc:	mov	r0, r4
   513e0:	bl	30ec0 <fputs@plt+0x1fdf8>
   513e4:	cmp	r0, #0
   513e8:	beq	51340 <fputs@plt+0x40278>
   513ec:	b	51394 <fputs@plt+0x402cc>
   513f0:	ldrsb	r3, [r8]
   513f4:	add	r5, r5, #3
   513f8:	mvn	r2, #4
   513fc:	str	r2, [sp, #8]
   51400:	sub	r3, r5, r3
   51404:	mov	r2, #0
   51408:	stm	sp, {r5, r8}
   5140c:	mov	r1, #35	; 0x23
   51410:	mov	r0, r6
   51414:	bl	28464 <fputs@plt+0x1739c>
   51418:	ldrb	r1, [r8]
   5141c:	mov	r0, r6
   51420:	bl	1b1a0 <fputs@plt+0xa0d8>
   51424:	sub	r2, r9, #24
   51428:	mov	r1, #147	; 0x93
   5142c:	clz	r2, r2
   51430:	mov	r0, r6
   51434:	lsr	r2, r2, #5
   51438:	bl	287d8 <fputs@plt+0x17710>
   5143c:	b	51394 <fputs@plt+0x402cc>
   51440:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   51444:	sub	sp, sp, #20
   51448:	ldr	r9, [r0, #8]
   5144c:	ldrb	r6, [sp, #56]	; 0x38
   51450:	str	r3, [sp, #4]
   51454:	ldrb	r3, [r0, #23]
   51458:	tst	r6, #1
   5145c:	movne	r8, #30
   51460:	moveq	r8, #31
   51464:	ldr	fp, [r1]
   51468:	cmp	r3, #0
   5146c:	ldr	r3, [r1, #4]
   51470:	andeq	r6, r6, #253	; 0xfd
   51474:	mov	r7, r0
   51478:	mov	sl, r1
   5147c:	mov	r4, r2
   51480:	mov	r5, #0
   51484:	str	r3, [sp]
   51488:	and	r3, r6, #4
   5148c:	str	r3, [sp, #8]
   51490:	cmp	r5, fp
   51494:	blt	514a4 <fputs@plt+0x403dc>
   51498:	mov	r0, fp
   5149c:	add	sp, sp, #20
   514a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   514a4:	ldr	r3, [sp, #8]
   514a8:	cmp	r3, #0
   514ac:	beq	514e8 <fputs@plt+0x40420>
   514b0:	mov	r2, #20
   514b4:	ldr	r3, [sl, #4]
   514b8:	mla	r3, r2, r5, r3
   514bc:	ldrh	r2, [r3, #16]
   514c0:	cmp	r2, #0
   514c4:	beq	514e8 <fputs@plt+0x40420>
   514c8:	ldr	r3, [sp, #4]
   514cc:	add	r2, r2, r3
   514d0:	sub	r2, r2, #1
   514d4:	mov	r3, r4
   514d8:	mov	r1, r8
   514dc:	mov	r0, r9
   514e0:	bl	2883c <fputs@plt+0x17774>
   514e4:	b	51528 <fputs@plt+0x40460>
   514e8:	mov	r3, #20
   514ec:	ldr	r2, [sp]
   514f0:	mul	r3, r3, r5
   514f4:	tst	r6, #2
   514f8:	ldr	r1, [r2, r3]
   514fc:	beq	51534 <fputs@plt+0x4046c>
   51500:	mov	r0, r1
   51504:	str	r1, [sp, #12]
   51508:	bl	1b638 <fputs@plt+0xa570>
   5150c:	ldr	r1, [sp, #12]
   51510:	cmp	r0, #0
   51514:	beq	51534 <fputs@plt+0x4046c>
   51518:	mov	r3, #0
   5151c:	mov	r2, r4
   51520:	mov	r0, r7
   51524:	bl	29a44 <fputs@plt+0x1897c>
   51528:	add	r5, r5, #1
   5152c:	add	r4, r4, #1
   51530:	b	51490 <fputs@plt+0x403c8>
   51534:	mov	r2, r4
   51538:	mov	r0, r7
   5153c:	bl	50494 <fputs@plt+0x3f3cc>
   51540:	cmp	r4, r0
   51544:	mov	r2, r0
   51548:	beq	51528 <fputs@plt+0x40460>
   5154c:	cmp	r8, #30
   51550:	bne	515a0 <fputs@plt+0x404d8>
   51554:	mvn	r1, #0
   51558:	mov	r0, r9
   5155c:	bl	162ac <fputs@plt+0x51e4>
   51560:	ldrb	r3, [r0]
   51564:	cmp	r3, #30
   51568:	bne	515a0 <fputs@plt+0x404d8>
   5156c:	ldr	r3, [r0, #12]
   51570:	ldr	r1, [r0, #4]
   51574:	add	r1, r3, r1
   51578:	add	r1, r1, #1
   5157c:	cmp	r2, r1
   51580:	bne	515a0 <fputs@plt+0x404d8>
   51584:	ldr	r1, [r0, #8]
   51588:	add	r1, r3, r1
   5158c:	add	r1, r1, #1
   51590:	cmp	r4, r1
   51594:	addeq	r3, r3, #1
   51598:	streq	r3, [r0, #12]
   5159c:	beq	51528 <fputs@plt+0x40460>
   515a0:	mov	r3, r4
   515a4:	b	514d8 <fputs@plt+0x40410>
   515a8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   515ac:	mov	r5, r1
   515b0:	sub	sp, sp, #44	; 0x2c
   515b4:	ldrb	r7, [r5, #28]
   515b8:	mov	r8, r3
   515bc:	ldr	r3, [sp, #84]	; 0x54
   515c0:	ldr	r9, [sp, #88]	; 0x58
   515c4:	str	r3, [sp, #28]
   515c8:	and	r3, r7, #1
   515cc:	mvn	r7, r7
   515d0:	str	r3, [sp, #32]
   515d4:	and	r3, r7, #1
   515d8:	str	r3, [sp, #16]
   515dc:	ldr	r3, [r5]
   515e0:	mov	r6, r0
   515e4:	cmp	r9, #0
   515e8:	ldr	fp, [r3]
   515ec:	ldr	r3, [sp, #16]
   515f0:	ldr	r4, [r0, #8]
   515f4:	add	r7, r3, fp
   515f8:	ldr	r3, [sp, #28]
   515fc:	ldr	r1, [sp, #80]	; 0x50
   51600:	add	r7, r7, r3
   51604:	ldr	r3, [r0, #76]	; 0x4c
   51608:	str	r1, [sp, #36]	; 0x24
   5160c:	add	r0, r3, #1
   51610:	str	r0, [sp, #24]
   51614:	str	r0, [r6, #76]	; 0x4c
   51618:	ldr	r0, [r5, #4]
   5161c:	addeq	sl, r3, #2
   51620:	ldreq	r3, [sp, #24]
   51624:	str	r0, [sp, #20]
   51628:	ldrne	r0, [sp, #16]
   5162c:	subne	r3, r8, fp
   51630:	addeq	r3, r7, r3
   51634:	subne	sl, r3, r0
   51638:	streq	r3, [r6, #76]	; 0x4c
   5163c:	ldr	r3, [r2, #16]
   51640:	ldr	r0, [r4, #24]
   51644:	cmp	r3, #0
   51648:	addne	r3, r3, #1
   5164c:	ldreq	r3, [r2, #12]
   51650:	str	r3, [sp, #12]
   51654:	bl	2823c <fputs@plt+0x17174>
   51658:	ldr	r1, [sp, #36]	; 0x24
   5165c:	mov	r3, #5
   51660:	str	r3, [sp]
   51664:	mov	r2, sl
   51668:	mov	r3, r1
   5166c:	ldr	r1, [r5]
   51670:	str	r0, [r5, #24]
   51674:	mov	r0, r6
   51678:	bl	51440 <fputs@plt+0x40378>
   5167c:	ldr	r3, [sp, #32]
   51680:	cmp	r3, #0
   51684:	bne	5169c <fputs@plt+0x405d4>
   51688:	add	r3, sl, fp
   5168c:	ldr	r2, [r5, #8]
   51690:	mov	r1, #73	; 0x49
   51694:	mov	r0, r4
   51698:	bl	2883c <fputs@plt+0x17774>
   5169c:	cmp	r9, #0
   516a0:	bne	516c0 <fputs@plt+0x405f8>
   516a4:	ldr	r1, [sp, #16]
   516a8:	add	r2, sl, fp
   516ac:	add	r2, r2, r1
   516b0:	ldr	r3, [sp, #28]
   516b4:	mov	r1, r8
   516b8:	mov	r0, r6
   516bc:	bl	28a2c <fputs@plt+0x17964>
   516c0:	ldr	r3, [sp, #24]
   516c4:	ldr	r2, [sp, #20]
   516c8:	str	r3, [sp]
   516cc:	ldr	r3, [sp, #20]
   516d0:	add	r2, sl, r2
   516d4:	sub	r3, r7, r3
   516d8:	mov	r1, #49	; 0x31
   516dc:	mov	r0, r4
   516e0:	bl	28344 <fputs@plt+0x1727c>
   516e4:	ldr	r3, [sp, #20]
   516e8:	cmp	r3, #0
   516ec:	ble	51868 <fputs@plt+0x407a0>
   516f0:	ldr	r3, [r6, #76]	; 0x4c
   516f4:	ldr	r7, [r5, #4]
   516f8:	add	r2, r3, #1
   516fc:	add	r3, r3, r7
   51700:	str	r3, [r6, #76]	; 0x4c
   51704:	ldr	r3, [sp, #32]
   51708:	str	r2, [sp, #36]	; 0x24
   5170c:	cmp	r3, #0
   51710:	addeq	r2, sl, fp
   51714:	moveq	r1, #46	; 0x2e
   51718:	ldrne	r2, [r5, #8]
   5171c:	movne	r1, #59	; 0x3b
   51720:	mov	r0, r4
   51724:	bl	287d8 <fputs@plt+0x17710>
   51728:	ldr	r3, [r5, #4]
   5172c:	ldr	r2, [sp, #36]	; 0x24
   51730:	str	r3, [sp]
   51734:	mov	r1, #42	; 0x2a
   51738:	mov	r3, sl
   5173c:	str	r0, [sp, #32]
   51740:	mov	r0, r4
   51744:	bl	28344 <fputs@plt+0x1727c>
   51748:	ldr	r1, [r5, #20]
   5174c:	mov	r0, r4
   51750:	bl	162ac <fputs@plt+0x51e4>
   51754:	ldr	r3, [r6]
   51758:	ldrb	r8, [r3, #69]	; 0x45
   5175c:	cmp	r8, #0
   51760:	mov	r9, r0
   51764:	bne	518e8 <fputs@plt+0x40820>
   51768:	ldr	r3, [sp, #16]
   5176c:	sub	r7, fp, r7
   51770:	add	r7, r7, r3
   51774:	ldr	r3, [sp, #28]
   51778:	mov	r1, r8
   5177c:	add	r7, r7, r3
   51780:	str	r7, [r0, #8]
   51784:	ldr	r7, [r0, #16]
   51788:	ldrh	r2, [r7, #6]
   5178c:	ldr	r0, [r7, #16]
   51790:	bl	10eac <memset@plt>
   51794:	mov	r2, r7
   51798:	mvn	r3, #5
   5179c:	mvn	r1, #0
   517a0:	mov	r0, r4
   517a4:	bl	24948 <fputs@plt+0x13880>
   517a8:	ldrh	r3, [r7, #8]
   517ac:	ldr	r2, [sp, #20]
   517b0:	ldr	r1, [r5]
   517b4:	sub	r3, r3, #1
   517b8:	mov	r0, r6
   517bc:	bl	352b0 <fputs@plt+0x241e8>
   517c0:	mov	r3, r8
   517c4:	mov	r1, #43	; 0x2b
   517c8:	str	r0, [r9, #16]
   517cc:	ldr	r7, [r4, #32]
   517d0:	mov	r0, r4
   517d4:	add	r2, r7, #1
   517d8:	str	r2, [sp]
   517dc:	bl	28344 <fputs@plt+0x1727c>
   517e0:	ldr	r0, [r4, #24]
   517e4:	bl	2823c <fputs@plt+0x17174>
   517e8:	ldr	r2, [r6, #76]	; 0x4c
   517ec:	mov	r1, #14
   517f0:	add	r2, r2, #1
   517f4:	mov	r3, r0
   517f8:	str	r0, [r5, #16]
   517fc:	str	r2, [r6, #76]	; 0x4c
   51800:	mov	r0, r4
   51804:	str	r2, [r5, #12]
   51808:	bl	2883c <fputs@plt+0x17774>
   5180c:	ldr	r2, [r5, #8]
   51810:	mov	r1, #120	; 0x78
   51814:	mov	r0, r4
   51818:	bl	287d8 <fputs@plt+0x17710>
   5181c:	ldr	r3, [sp, #12]
   51820:	cmp	r3, #0
   51824:	beq	5183c <fputs@plt+0x40774>
   51828:	ldr	r3, [r5, #24]
   5182c:	ldr	r2, [sp, #12]
   51830:	mov	r1, #46	; 0x2e
   51834:	mov	r0, r4
   51838:	bl	2883c <fputs@plt+0x17774>
   5183c:	ldr	r1, [sp, #32]
   51840:	mov	r0, r4
   51844:	bl	1d4a4 <fputs@plt+0xc3dc>
   51848:	mov	r1, sl
   5184c:	mov	r0, r6
   51850:	ldr	r3, [r5, #4]
   51854:	ldr	r2, [sp, #36]	; 0x24
   51858:	bl	28a2c <fputs@plt+0x17964>
   5185c:	mov	r1, r7
   51860:	mov	r0, r4
   51864:	bl	1d4a4 <fputs@plt+0xc3dc>
   51868:	ldrb	r3, [r5, #28]
   5186c:	ldr	r2, [r5, #8]
   51870:	mov	r0, r4
   51874:	tst	r3, #1
   51878:	movne	r1, #109	; 0x6d
   5187c:	ldr	r3, [sp, #24]
   51880:	moveq	r1, #110	; 0x6e
   51884:	bl	2883c <fputs@plt+0x17774>
   51888:	ldr	r3, [sp, #12]
   5188c:	cmp	r3, #0
   51890:	beq	518e8 <fputs@plt+0x40820>
   51894:	mov	r3, #1
   51898:	str	r3, [sp]
   5189c:	ldr	r2, [sp, #12]
   518a0:	mov	r3, #0
   518a4:	mov	r1, #140	; 0x8c
   518a8:	mov	r0, r4
   518ac:	bl	28344 <fputs@plt+0x1727c>
   518b0:	ldr	r2, [r5, #8]
   518b4:	mov	r1, #105	; 0x69
   518b8:	mov	r6, r0
   518bc:	mov	r0, r4
   518c0:	bl	287d8 <fputs@plt+0x17710>
   518c4:	ldr	r2, [r5, #8]
   518c8:	mov	r1, #95	; 0x5f
   518cc:	mov	r0, r4
   518d0:	bl	287d8 <fputs@plt+0x17710>
   518d4:	mov	r1, r6
   518d8:	mov	r0, r4
   518dc:	add	sp, sp, #44	; 0x2c
   518e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   518e4:	b	1d4a4 <fputs@plt+0xc3dc>
   518e8:	add	sp, sp, #44	; 0x2c
   518ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   518f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   518f4:	sub	sp, sp, #68	; 0x44
   518f8:	add	r7, sp, #104	; 0x68
   518fc:	str	r3, [sp, #48]	; 0x30
   51900:	ldm	r7, {r7, r9, sl}
   51904:	mov	r5, r0
   51908:	ldr	r3, [sp, #116]	; 0x74
   5190c:	str	r1, [sp, #28]
   51910:	str	r3, [sp, #44]	; 0x2c
   51914:	ldr	r3, [sp, #120]	; 0x78
   51918:	cmp	r9, #0
   5191c:	str	r3, [sp, #56]	; 0x38
   51920:	ldrb	r3, [sl]
   51924:	streq	r9, [sp, #36]	; 0x24
   51928:	str	r2, [sp, #40]	; 0x28
   5192c:	str	r3, [sp, #24]
   51930:	ldr	r3, [sl, #4]
   51934:	ldr	r4, [r0, #8]
   51938:	str	r3, [sp, #20]
   5193c:	ldrbne	r3, [r9, #1]
   51940:	strne	r3, [sp, #36]	; 0x24
   51944:	cmp	r7, #0
   51948:	beq	51958 <fputs@plt+0x40890>
   5194c:	ldr	r3, [r7]
   51950:	cmp	r3, #0
   51954:	moveq	r7, #0
   51958:	ldr	r3, [sp, #36]	; 0x24
   5195c:	cmp	r7, #0
   51960:	cmpeq	r3, #0
   51964:	bne	5197c <fputs@plt+0x408b4>
   51968:	ldr	r3, [sp, #28]
   5196c:	ldr	r2, [sp, #44]	; 0x2c
   51970:	mov	r0, r4
   51974:	ldr	r1, [r3, #16]
   51978:	bl	28a00 <fputs@plt+0x17938>
   5197c:	ldr	r3, [sp, #40]	; 0x28
   51980:	ldr	fp, [sl, #8]
   51984:	cmp	fp, #0
   51988:	ldr	r8, [r3]
   5198c:	bne	51a24 <fputs@plt+0x4095c>
   51990:	cmp	r7, #0
   51994:	beq	519b8 <fputs@plt+0x408f0>
   51998:	ldr	r3, [r7]
   5199c:	ldr	fp, [r3]
   519a0:	ldrb	r3, [r7, #28]
   519a4:	tst	r3, #1
   519a8:	ldr	r3, [r5, #76]	; 0x4c
   519ac:	addeq	fp, fp, #1
   519b0:	add	r3, r3, fp
   519b4:	str	r3, [r5, #76]	; 0x4c
   519b8:	ldr	r3, [r5, #76]	; 0x4c
   519bc:	add	r2, r3, #1
   519c0:	add	r3, r8, r3
   519c4:	str	r2, [sl, #8]
   519c8:	str	r3, [r5, #76]	; 0x4c
   519cc:	ldr	r3, [sp, #48]	; 0x30
   519d0:	str	r8, [sl, #12]
   519d4:	cmp	r3, #0
   519d8:	ldr	r6, [sl, #8]
   519dc:	movge	r3, #0
   519e0:	bge	51a68 <fputs@plt+0x409a0>
   519e4:	ldr	r3, [sp, #24]
   519e8:	cmp	r3, #3
   519ec:	beq	520b4 <fputs@plt+0x40fec>
   519f0:	ldr	r2, [sp, #24]
   519f4:	sub	r3, r3, #9
   519f8:	cmp	r2, #13
   519fc:	cmpne	r3, #1
   51a00:	movls	r3, #1
   51a04:	movhi	r3, #0
   51a08:	str	r3, [sp]
   51a0c:	mov	r2, r6
   51a10:	mov	r3, #0
   51a14:	ldr	r1, [sp, #40]	; 0x28
   51a18:	mov	r0, r5
   51a1c:	bl	51440 <fputs@plt+0x40378>
   51a20:	b	51a78 <fputs@plt+0x409b0>
   51a24:	ldr	r3, [r5, #76]	; 0x4c
   51a28:	add	r2, r8, fp
   51a2c:	cmp	r2, r3
   51a30:	addgt	r3, r8, r3
   51a34:	strgt	r3, [r5, #76]	; 0x4c
   51a38:	mov	fp, #0
   51a3c:	b	519cc <fputs@plt+0x40904>
   51a40:	ldr	r3, [sp, #32]
   51a44:	ldr	r2, [sp, #48]	; 0x30
   51a48:	add	r3, r3, r6
   51a4c:	str	r3, [sp]
   51a50:	mov	r1, #47	; 0x2f
   51a54:	ldr	r3, [sp, #32]
   51a58:	mov	r0, r4
   51a5c:	bl	28344 <fputs@plt+0x1727c>
   51a60:	ldr	r3, [sp, #32]
   51a64:	add	r3, r3, #1
   51a68:	str	r3, [sp, #32]
   51a6c:	ldr	r3, [sp, #32]
   51a70:	cmp	r3, r8
   51a74:	blt	51a40 <fputs@plt+0x40978>
   51a78:	ldr	r3, [sp, #36]	; 0x24
   51a7c:	cmp	r3, #0
   51a80:	beq	51c34 <fputs@plt+0x40b6c>
   51a84:	ldrb	r3, [r9, #1]
   51a88:	cmp	r3, #1
   51a8c:	beq	51c08 <fputs@plt+0x40b40>
   51a90:	cmp	r3, #2
   51a94:	bne	51c18 <fputs@plt+0x40b50>
   51a98:	ldr	r3, [r5, #76]	; 0x4c
   51a9c:	ldr	r1, [r9, #8]
   51aa0:	add	r2, r3, #1
   51aa4:	add	r3, r8, r3
   51aa8:	str	r3, [r5, #76]	; 0x4c
   51aac:	mov	r0, r4
   51ab0:	str	r2, [sp, #36]	; 0x24
   51ab4:	bl	248ac <fputs@plt+0x137e4>
   51ab8:	ldr	r1, [r9, #8]
   51abc:	mov	r0, r4
   51ac0:	bl	162ac <fputs@plt+0x51e4>
   51ac4:	mov	r3, #25
   51ac8:	mov	r9, #0
   51acc:	strb	r3, [r0]
   51ad0:	mov	r3, #1
   51ad4:	str	r3, [r0, #4]
   51ad8:	ldr	r3, [sp, #36]	; 0x24
   51adc:	str	r3, [r0, #8]
   51ae0:	ldr	r3, [r4, #32]
   51ae4:	add	r3, r8, r3
   51ae8:	str	r3, [sp, #48]	; 0x30
   51aec:	ldr	r3, [sp, #36]	; 0x24
   51af0:	str	r3, [sp, #32]
   51af4:	sub	r3, r8, #1
   51af8:	str	r3, [sp, #60]	; 0x3c
   51afc:	cmp	r9, r8
   51b00:	blt	51b88 <fputs@plt+0x40ac0>
   51b04:	sub	r3, r8, #1
   51b08:	str	r3, [sp]
   51b0c:	mov	r2, r6
   51b10:	ldr	r3, [sp, #36]	; 0x24
   51b14:	mov	r1, #30
   51b18:	mov	r0, r4
   51b1c:	bl	28344 <fputs@plt+0x1727c>
   51b20:	ldr	r3, [sp, #24]
   51b24:	cmp	r7, #0
   51b28:	sub	r9, r3, #1
   51b2c:	bne	520d8 <fputs@plt+0x41010>
   51b30:	ldr	r3, [sp, #28]
   51b34:	ldr	r2, [sp, #44]	; 0x2c
   51b38:	mov	r0, r4
   51b3c:	ldr	r1, [r3, #16]
   51b40:	bl	28a00 <fputs@plt+0x17938>
   51b44:	cmp	r9, #13
   51b48:	ldrls	pc, [pc, r9, lsl #2]
   51b4c:	b	51e94 <fputs@plt+0x40dcc>
   51b50:	andeq	r1, r5, r0, lsl #25
   51b54:	ldrdeq	r1, [r5], -r4
   51b58:	andeq	r2, r5, r0, asr #1
   51b5c:	muleq	r5, r4, lr
   51b60:	strdeq	r1, [r5], -r0
   51b64:	strdeq	r1, [r5], -r0
   51b68:	andeq	r1, r5, r0, asr #30
   51b6c:	andeq	r1, r5, r0, asr #30
   51b70:	strdeq	r1, [r5], -r8
   51b74:	muleq	r5, r4, lr
   51b78:	andeq	r1, r5, r4, lsl #28
   51b7c:	strdeq	r1, [r5], -r0
   51b80:	strdeq	r1, [r5], -r8
   51b84:	strdeq	r1, [r5], -r0
   51b88:	ldr	r3, [sp, #40]	; 0x28
   51b8c:	mov	r0, r5
   51b90:	ldr	r2, [r3, #4]
   51b94:	mov	r3, #20
   51b98:	mul	r3, r3, r9
   51b9c:	ldr	r1, [r2, r3]
   51ba0:	bl	33af4 <fputs@plt+0x22a2c>
   51ba4:	ldr	r3, [sp, #60]	; 0x3c
   51ba8:	add	r2, r6, r9
   51bac:	cmp	r9, r3
   51bb0:	ldr	r3, [sp, #32]
   51bb4:	movlt	r1, #78	; 0x4e
   51bb8:	str	r3, [sp]
   51bbc:	movge	r1, #79	; 0x4f
   51bc0:	ldrlt	r3, [sp, #48]	; 0x30
   51bc4:	ldrge	r3, [sp, #44]	; 0x2c
   51bc8:	add	r9, r9, #1
   51bcc:	str	r0, [sp, #52]	; 0x34
   51bd0:	mov	r0, r4
   51bd4:	bl	28344 <fputs@plt+0x1727c>
   51bd8:	mvn	r3, #3
   51bdc:	ldr	r2, [sp, #52]	; 0x34
   51be0:	mvn	r1, #0
   51be4:	mov	r0, r4
   51be8:	bl	24948 <fputs@plt+0x13880>
   51bec:	mov	r1, #128	; 0x80
   51bf0:	mov	r0, r4
   51bf4:	bl	1b1a0 <fputs@plt+0xa0d8>
   51bf8:	ldr	r3, [sp, #32]
   51bfc:	add	r3, r3, #1
   51c00:	str	r3, [sp, #32]
   51c04:	b	51afc <fputs@plt+0x40a34>
   51c08:	ldr	r1, [r9, #8]
   51c0c:	mov	r0, r4
   51c10:	bl	248ac <fputs@plt+0x137e4>
   51c14:	b	51b20 <fputs@plt+0x40a58>
   51c18:	str	r6, [sp]
   51c1c:	mov	r3, r8
   51c20:	ldr	r2, [sp, #44]	; 0x2c
   51c24:	ldr	r1, [r9, #4]
   51c28:	mov	r0, r5
   51c2c:	bl	28d60 <fputs@plt+0x17c98>
   51c30:	b	51b20 <fputs@plt+0x40a58>
   51c34:	ldr	r3, [sp, #24]
   51c38:	sub	r3, r3, #1
   51c3c:	cmp	r3, #13
   51c40:	ldrls	pc, [pc, r3, lsl #2]
   51c44:	b	51cc4 <fputs@plt+0x40bfc>
   51c48:	andeq	r1, r5, r0, lsl #25
   51c4c:	ldrdeq	r1, [r5], -r4
   51c50:	andeq	r2, r5, r0, asr #1
   51c54:	andeq	r1, r5, r4, asr #25
   51c58:	strdeq	r1, [r5], -r0
   51c5c:	strdeq	r1, [r5], -r0
   51c60:	andeq	r1, r5, r0, asr #30
   51c64:	andeq	r1, r5, r0, asr #30
   51c68:	strdeq	r1, [r5], -r0
   51c6c:			; <UNDEFINED> instruction: 0x00051ebc
   51c70:	andeq	r1, r5, r4, lsl #28
   51c74:	strdeq	r1, [r5], -r0
   51c78:	strdeq	r1, [r5], -r0
   51c7c:	strdeq	r1, [r5], -r0
   51c80:	mov	r0, r5
   51c84:	bl	168d0 <fputs@plt+0x5808>
   51c88:	mov	r3, r8
   51c8c:	mov	r2, r6
   51c90:	mov	r1, #49	; 0x31
   51c94:	mov	r9, r0
   51c98:	str	r0, [sp]
   51c9c:	mov	r0, r4
   51ca0:	bl	28344 <fputs@plt+0x1727c>
   51ca4:	mov	r1, #110	; 0x6e
   51ca8:	mov	r3, r9
   51cac:	ldr	r2, [sp, #20]
   51cb0:	mov	r0, r4
   51cb4:	bl	2883c <fputs@plt+0x17774>
   51cb8:	mov	r1, r9
   51cbc:	mov	r0, r5
   51cc0:	bl	1bdc4 <fputs@plt+0xacfc>
   51cc4:	cmp	r7, #0
   51cc8:	beq	51e94 <fputs@plt+0x40dcc>
   51ccc:	add	sp, sp, #68	; 0x44
   51cd0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   51cd4:	str	r8, [sp]
   51cd8:	mov	r3, r6
   51cdc:	ldr	r2, [sp, #20]
   51ce0:	mov	r1, #111	; 0x6f
   51ce4:	mov	r0, r4
   51ce8:	bl	28344 <fputs@plt+0x1727c>
   51cec:	b	51cc4 <fputs@plt+0x40bfc>
   51cf0:	add	sl, fp, #1
   51cf4:	mov	r1, sl
   51cf8:	mov	r0, r5
   51cfc:	bl	16900 <fputs@plt+0x5838>
   51d00:	mov	r2, r6
   51d04:	mov	r1, #49	; 0x31
   51d08:	add	r3, fp, r0
   51d0c:	str	r3, [sp, #32]
   51d10:	str	r3, [sp]
   51d14:	mov	r9, r0
   51d18:	mov	r3, r8
   51d1c:	mov	r0, r4
   51d20:	bl	28344 <fputs@plt+0x1727c>
   51d24:	ldr	r3, [sp, #24]
   51d28:	cmp	r3, #6
   51d2c:	bne	51d70 <fputs@plt+0x40ca8>
   51d30:	ldr	r3, [sp, #20]
   51d34:	mov	r2, #0
   51d38:	add	r8, r3, #1
   51d3c:	ldr	r3, [r4, #32]
   51d40:	mov	r1, #69	; 0x45
   51d44:	str	r2, [sp, #4]
   51d48:	add	r3, r3, #4
   51d4c:	mov	r2, r8
   51d50:	str	r9, [sp]
   51d54:	mov	r0, r4
   51d58:	bl	2842c <fputs@plt+0x17364>
   51d5c:	mov	r3, r9
   51d60:	mov	r2, r8
   51d64:	mov	r1, #110	; 0x6e
   51d68:	mov	r0, r4
   51d6c:	bl	2883c <fputs@plt+0x17774>
   51d70:	cmp	r7, #0
   51d74:	beq	51db0 <fputs@plt+0x40ce8>
   51d78:	mov	r3, #1
   51d7c:	str	r3, [sp, #4]
   51d80:	str	fp, [sp, #8]
   51d84:	str	r6, [sp]
   51d88:	ldr	r3, [sp, #32]
   51d8c:	ldr	r2, [sp, #28]
   51d90:	mov	r1, r7
   51d94:	mov	r0, r5
   51d98:	bl	515a8 <fputs@plt+0x404e0>
   51d9c:	mov	r2, sl
   51da0:	mov	r1, r9
   51da4:	mov	r0, r5
   51da8:	bl	1de10 <fputs@plt+0xcd48>
   51dac:	b	51cc4 <fputs@plt+0x40bfc>
   51db0:	mov	r0, r5
   51db4:	bl	168d0 <fputs@plt+0x5808>
   51db8:	ldr	r2, [sp, #20]
   51dbc:	mov	r1, #74	; 0x4a
   51dc0:	mov	r6, r0
   51dc4:	mov	r3, r0
   51dc8:	mov	r0, r4
   51dcc:	bl	2883c <fputs@plt+0x17774>
   51dd0:	mov	r3, r9
   51dd4:	ldr	r2, [sp, #20]
   51dd8:	str	r6, [sp]
   51ddc:	mov	r1, #75	; 0x4b
   51de0:	mov	r0, r4
   51de4:	bl	28344 <fputs@plt+0x1727c>
   51de8:	mov	r0, r4
   51dec:	mov	r1, #8
   51df0:	bl	1b1a0 <fputs@plt+0xa0d8>
   51df4:	mov	r1, r6
   51df8:	mov	r0, r5
   51dfc:	bl	1bdc4 <fputs@plt+0xacfc>
   51e00:	b	51d9c <fputs@plt+0x40cd4>
   51e04:	ldr	r3, [sp, #40]	; 0x28
   51e08:	ldrb	r1, [sl, #1]
   51e0c:	mov	r8, #1
   51e10:	ldr	r3, [r3, #4]
   51e14:	ldr	r0, [r3]
   51e18:	bl	16d40 <fputs@plt+0x5c78>
   51e1c:	cmp	r7, #0
   51e20:	strb	r0, [sl, #1]
   51e24:	beq	51e34 <fputs@plt+0x40d6c>
   51e28:	str	fp, [sp, #112]	; 0x70
   51e2c:	str	r8, [sp, #108]	; 0x6c
   51e30:	b	51ed0 <fputs@plt+0x40e08>
   51e34:	mov	r0, r5
   51e38:	bl	168d0 <fputs@plt+0x5808>
   51e3c:	add	r3, sl, #1
   51e40:	str	r3, [sp, #4]
   51e44:	mov	r2, r6
   51e48:	mov	r3, r8
   51e4c:	mov	r1, #49	; 0x31
   51e50:	str	r8, [sp, #8]
   51e54:	mov	r7, r0
   51e58:	str	r0, [sp]
   51e5c:	mov	r0, r4
   51e60:	bl	28464 <fputs@plt+0x1739c>
   51e64:	mov	r2, r8
   51e68:	mov	r1, r6
   51e6c:	mov	r0, r5
   51e70:	bl	1dd9c <fputs@plt+0xccd4>
   51e74:	mov	r1, #110	; 0x6e
   51e78:	mov	r3, r7
   51e7c:	ldr	r2, [sp, #20]
   51e80:	mov	r0, r4
   51e84:	bl	2883c <fputs@plt+0x17774>
   51e88:	mov	r1, r7
   51e8c:	mov	r0, r5
   51e90:	bl	1bdc4 <fputs@plt+0xacfc>
   51e94:	ldr	r3, [sp, #28]
   51e98:	ldr	r2, [r3, #12]
   51e9c:	cmp	r2, #0
   51ea0:	beq	51ccc <fputs@plt+0x40c04>
   51ea4:	ldr	r3, [sp, #56]	; 0x38
   51ea8:	mov	r1, #141	; 0x8d
   51eac:	mov	r0, r4
   51eb0:	add	sp, sp, #68	; 0x44
   51eb4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   51eb8:	b	2883c <fputs@plt+0x17774>
   51ebc:	cmp	r7, #0
   51ec0:	beq	51e94 <fputs@plt+0x40dcc>
   51ec4:	mov	r3, #1
   51ec8:	str	fp, [sp, #112]	; 0x70
   51ecc:	str	r3, [sp, #108]	; 0x6c
   51ed0:	str	r6, [sp, #104]	; 0x68
   51ed4:	mov	r3, r6
   51ed8:	ldr	r2, [sp, #28]
   51edc:	mov	r1, r7
   51ee0:	mov	r0, r5
   51ee4:	add	sp, sp, #68	; 0x44
   51ee8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   51eec:	b	515a8 <fputs@plt+0x404e0>
   51ef0:	cmp	r7, #0
   51ef4:	bne	51e28 <fputs@plt+0x40d60>
   51ef8:	ldr	r3, [sp, #24]
   51efc:	cmp	r3, #13
   51f00:	bne	51f18 <fputs@plt+0x40e50>
   51f04:	ldr	r2, [sl, #4]
   51f08:	mov	r1, #18
   51f0c:	mov	r0, r4
   51f10:	bl	287d8 <fputs@plt+0x17710>
   51f14:	b	51e94 <fputs@plt+0x40dcc>
   51f18:	mov	r2, r6
   51f1c:	mov	r3, r8
   51f20:	mov	r1, #33	; 0x21
   51f24:	mov	r0, r4
   51f28:	bl	2883c <fputs@plt+0x17774>
   51f2c:	mov	r2, r8
   51f30:	mov	r1, r6
   51f34:	mov	r0, r5
   51f38:	bl	1dd9c <fputs@plt+0xccd4>
   51f3c:	b	51e94 <fputs@plt+0x40dcc>
   51f40:	ldr	r3, [sl, #16]
   51f44:	mov	r0, r5
   51f48:	str	r3, [sp, #44]	; 0x2c
   51f4c:	ldr	r3, [r3]
   51f50:	str	r3, [sp, #32]
   51f54:	bl	168d0 <fputs@plt+0x5808>
   51f58:	ldr	r3, [sp, #32]
   51f5c:	add	r3, r3, #2
   51f60:	mov	r1, r3
   51f64:	str	r3, [sp, #40]	; 0x28
   51f68:	str	r0, [sp, #36]	; 0x24
   51f6c:	mov	r0, r5
   51f70:	bl	16900 <fputs@plt+0x5838>
   51f74:	ldr	r3, [sp, #32]
   51f78:	add	r3, r3, r0
   51f7c:	str	r3, [sp, #48]	; 0x30
   51f80:	add	sl, r3, #1
   51f84:	ldr	r3, [sp, #24]
   51f88:	mov	fp, r0
   51f8c:	cmp	r3, #8
   51f90:	movne	r9, #0
   51f94:	bne	51fb8 <fputs@plt+0x40ef0>
   51f98:	ldr	r2, [sp, #20]
   51f9c:	stm	sp, {r6, r8}
   51fa0:	mov	r3, #0
   51fa4:	add	r2, r2, #1
   51fa8:	mov	r1, #69	; 0x45
   51fac:	mov	r0, r4
   51fb0:	bl	2842c <fputs@plt+0x17364>
   51fb4:	mov	r9, r0
   51fb8:	mov	r3, r8
   51fbc:	str	sl, [sp]
   51fc0:	mov	r2, r6
   51fc4:	mov	r1, #49	; 0x31
   51fc8:	mov	r0, r4
   51fcc:	bl	28344 <fputs@plt+0x1727c>
   51fd0:	ldr	r3, [sp, #24]
   51fd4:	cmp	r3, #8
   51fd8:	bne	52000 <fputs@plt+0x40f38>
   51fdc:	ldr	r2, [sp, #20]
   51fe0:	mov	r1, #110	; 0x6e
   51fe4:	mov	r3, sl
   51fe8:	add	r2, r2, #1
   51fec:	mov	r0, r4
   51ff0:	bl	2883c <fputs@plt+0x17774>
   51ff4:	mov	r1, #16
   51ff8:	mov	r0, r4
   51ffc:	bl	1b1a0 <fputs@plt+0xa0d8>
   52000:	mov	r8, #0
   52004:	mov	sl, #20
   52008:	ldr	r3, [sp, #32]
   5200c:	cmp	r8, r3
   52010:	blt	52084 <fputs@plt+0x40fbc>
   52014:	ldr	r3, [sp, #48]	; 0x30
   52018:	ldr	r2, [sp, #20]
   5201c:	mov	r1, #73	; 0x49
   52020:	mov	r0, r4
   52024:	bl	2883c <fputs@plt+0x17774>
   52028:	ldr	r3, [sp, #36]	; 0x24
   5202c:	mov	r2, fp
   52030:	str	r3, [sp]
   52034:	mov	r1, #49	; 0x31
   52038:	ldr	r3, [sp, #40]	; 0x28
   5203c:	mov	r0, r4
   52040:	bl	28344 <fputs@plt+0x1727c>
   52044:	ldr	r3, [sp, #36]	; 0x24
   52048:	ldr	r2, [sp, #20]
   5204c:	mov	r1, #110	; 0x6e
   52050:	mov	r0, r4
   52054:	bl	2883c <fputs@plt+0x17774>
   52058:	cmp	r9, #0
   5205c:	beq	5206c <fputs@plt+0x40fa4>
   52060:	mov	r1, r9
   52064:	mov	r0, r4
   52068:	bl	1d4a4 <fputs@plt+0xc3dc>
   5206c:	ldr	r1, [sp, #36]	; 0x24
   52070:	mov	r0, r5
   52074:	bl	1bdc4 <fputs@plt+0xacfc>
   52078:	ldr	r2, [sp, #40]	; 0x28
   5207c:	mov	r1, fp
   52080:	b	51da4 <fputs@plt+0x40cdc>
   52084:	ldr	r3, [sp, #44]	; 0x2c
   52088:	mov	r1, #31
   5208c:	mov	r0, r4
   52090:	ldr	r3, [r3, #4]
   52094:	mla	r3, sl, r8, r3
   52098:	ldrh	r2, [r3, #16]
   5209c:	add	r3, fp, r8
   520a0:	add	r8, r8, #1
   520a4:	add	r2, r2, r6
   520a8:	sub	r2, r2, #1
   520ac:	bl	2883c <fputs@plt+0x17774>
   520b0:	b	52008 <fputs@plt+0x40f40>
   520b4:	ldr	r3, [sp, #36]	; 0x24
   520b8:	cmp	r3, #0
   520bc:	bne	51a84 <fputs@plt+0x409bc>
   520c0:	ldr	r3, [sp, #20]
   520c4:	mov	r2, #1
   520c8:	mov	r1, #22
   520cc:	mov	r0, r4
   520d0:	bl	2883c <fputs@plt+0x17774>
   520d4:	b	51cc4 <fputs@plt+0x40bfc>
   520d8:	cmp	r9, #13
   520dc:	ldrls	pc, [pc, r9, lsl #2]
   520e0:	b	51ccc <fputs@plt+0x40c04>
   520e4:	andeq	r1, r5, r0, lsl #25
   520e8:	ldrdeq	r1, [r5], -r4
   520ec:	andeq	r2, r5, r0, asr #1
   520f0:	andeq	r1, r5, ip, asr #25
   520f4:	strdeq	r1, [r5], -r0
   520f8:	strdeq	r1, [r5], -r0
   520fc:	andeq	r1, r5, r0, asr #30
   52100:	andeq	r1, r5, r0, asr #30
   52104:	strdeq	r1, [r5], -r0
   52108:			; <UNDEFINED> instruction: 0x00051ebc
   5210c:	andeq	r1, r5, r4, lsl #28
   52110:	strdeq	r1, [r5], -r0
   52114:	strdeq	r1, [r5], -r0
   52118:	strdeq	r1, [r5], -r0
   5211c:	push	{r4, r5, r6, r7, r8, lr}
   52120:	mov	r5, r0
   52124:	mov	r0, r1
   52128:	mov	r7, r2
   5212c:	bl	16584 <fputs@plt+0x54bc>
   52130:	ldrb	r3, [r5, #23]
   52134:	cmp	r3, #0
   52138:	mov	r6, r0
   5213c:	beq	521e4 <fputs@plt+0x4111c>
   52140:	ldrb	r3, [r0]
   52144:	cmp	r3, #157	; 0x9d
   52148:	beq	521e4 <fputs@plt+0x4111c>
   5214c:	mov	r2, #0
   52150:	mov	r1, #2
   52154:	bl	1b5dc <fputs@plt+0xa514>
   52158:	cmp	r0, #0
   5215c:	beq	521e4 <fputs@plt+0x4111c>
   52160:	ldr	r3, [r5, #324]	; 0x144
   52164:	mov	r2, #0
   52168:	cmp	r3, r2
   5216c:	str	r2, [r7]
   52170:	ldrne	r4, [r3, #4]
   52174:	ldrne	r7, [r3]
   52178:	mvnne	r8, #0
   5217c:	bne	521ac <fputs@plt+0x410e4>
   52180:	ldr	r4, [r5, #76]	; 0x4c
   52184:	mov	r3, #1
   52188:	add	r4, r4, #1
   5218c:	str	r4, [r5, #76]	; 0x4c
   52190:	mov	r2, r4
   52194:	mov	r1, r6
   52198:	mov	r0, r5
   5219c:	bl	29a44 <fputs@plt+0x1897c>
   521a0:	b	521dc <fputs@plt+0x41114>
   521a4:	add	r4, r4, #20
   521a8:	sub	r7, r7, #1
   521ac:	cmp	r7, #0
   521b0:	ble	52180 <fputs@plt+0x410b8>
   521b4:	ldrb	r3, [r4, #13]
   521b8:	tst	r3, #4
   521bc:	beq	521a4 <fputs@plt+0x410dc>
   521c0:	mov	r2, r8
   521c4:	mov	r1, r6
   521c8:	ldr	r0, [r4]
   521cc:	bl	1c9dc <fputs@plt+0xb914>
   521d0:	cmp	r0, #0
   521d4:	bne	521a4 <fputs@plt+0x410dc>
   521d8:	ldr	r4, [r4, #16]
   521dc:	mov	r0, r4
   521e0:	pop	{r4, r5, r6, r7, r8, pc}
   521e4:	mov	r0, r5
   521e8:	bl	168d0 <fputs@plt+0x5808>
   521ec:	mov	r1, r6
   521f0:	mov	r8, r0
   521f4:	mov	r2, r0
   521f8:	mov	r0, r5
   521fc:	bl	50494 <fputs@plt+0x3f3cc>
   52200:	cmp	r8, r0
   52204:	mov	r4, r0
   52208:	streq	r0, [r7]
   5220c:	beq	521dc <fputs@plt+0x41114>
   52210:	mov	r1, r8
   52214:	mov	r0, r5
   52218:	bl	1bdc4 <fputs@plt+0xacfc>
   5221c:	mov	r3, #0
   52220:	str	r3, [r7]
   52224:	b	521dc <fputs@plt+0x41114>
   52228:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5222c:	mov	r9, r3
   52230:	sub	sp, sp, #52	; 0x34
   52234:	cmp	r2, r9
   52238:	mov	r3, #0
   5223c:	str	r3, [sp, #40]	; 0x28
   52240:	mov	r7, r2
   52244:	addne	r3, sp, #40	; 0x28
   52248:	mov	r2, #3
   5224c:	mov	r5, r0
   52250:	mov	r8, r1
   52254:	ldr	r4, [r0, #8]
   52258:	bl	4ac38 <fputs@plt+0x39b70>
   5225c:	mov	sl, r0
   52260:	mov	r0, r8
   52264:	bl	16d84 <fputs@plt+0x5cbc>
   52268:	ldr	r3, [r5, #108]	; 0x6c
   5226c:	add	r3, r3, #1
   52270:	str	r3, [r5, #108]	; 0x6c
   52274:	strb	r0, [sp, #39]	; 0x27
   52278:	mov	r0, r5
   5227c:	bl	168d0 <fputs@plt+0x5808>
   52280:	ldr	r1, [r8, #12]
   52284:	mov	r2, r0
   52288:	mov	r6, r0
   5228c:	mov	r0, r5
   52290:	bl	510e0 <fputs@plt+0x40018>
   52294:	cmp	sl, #5
   52298:	bne	52434 <fputs@plt+0x4136c>
   5229c:	ldr	r1, [r8, #12]
   522a0:	mov	r0, r5
   522a4:	ldr	sl, [r8, #20]
   522a8:	bl	33af4 <fputs@plt+0x22a2c>
   522ac:	str	r0, [sp, #20]
   522b0:	ldr	r0, [r4, #24]
   522b4:	bl	2823c <fputs@plt+0x17174>
   522b8:	cmp	r7, r9
   522bc:	moveq	r8, #0
   522c0:	str	r0, [sp, #24]
   522c4:	beq	522ec <fputs@plt+0x41224>
   522c8:	mov	r0, r5
   522cc:	bl	168d0 <fputs@plt+0x5808>
   522d0:	mov	r3, r6
   522d4:	mov	r2, r6
   522d8:	mov	r1, #85	; 0x55
   522dc:	mov	r8, r0
   522e0:	str	r0, [sp]
   522e4:	mov	r0, r4
   522e8:	bl	28344 <fputs@plt+0x1727c>
   522ec:	mov	fp, #0
   522f0:	ldr	r3, [sl]
   522f4:	cmp	fp, r3
   522f8:	blt	52358 <fputs@plt+0x41290>
   522fc:	cmp	r8, #0
   52300:	beq	52324 <fputs@plt+0x4125c>
   52304:	mov	r1, #76	; 0x4c
   52308:	mov	r3, r9
   5230c:	mov	r2, r8
   52310:	mov	r0, r4
   52314:	bl	2883c <fputs@plt+0x17774>
   52318:	mov	r1, r7
   5231c:	mov	r0, r4
   52320:	bl	289a4 <fputs@plt+0x178dc>
   52324:	ldr	r1, [sp, #24]
   52328:	mov	r0, r4
   5232c:	bl	16284 <fputs@plt+0x51bc>
   52330:	mov	r1, r8
   52334:	mov	r0, r5
   52338:	bl	1bdc4 <fputs@plt+0xacfc>
   5233c:	mov	r1, r6
   52340:	mov	r0, r5
   52344:	bl	1bdc4 <fputs@plt+0xacfc>
   52348:	mov	r0, r5
   5234c:	bl	1bbd0 <fputs@plt+0xab08>
   52350:	add	sp, sp, #52	; 0x34
   52354:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   52358:	mov	r3, #20
   5235c:	ldr	r1, [sl, #4]
   52360:	mul	r3, r3, fp
   52364:	add	r2, sp, #44	; 0x2c
   52368:	mov	r0, r5
   5236c:	ldr	r1, [r1, r3]
   52370:	str	r3, [sp, #28]
   52374:	bl	5211c <fputs@plt+0x41054>
   52378:	cmp	r8, #0
   5237c:	ldr	r3, [sp, #28]
   52380:	str	r0, [sp, #16]
   52384:	beq	523b4 <fputs@plt+0x412ec>
   52388:	ldr	r2, [sl, #4]
   5238c:	ldr	r0, [r2, r3]
   52390:	bl	167a0 <fputs@plt+0x56d8>
   52394:	cmp	r0, #0
   52398:	beq	523b4 <fputs@plt+0x412ec>
   5239c:	str	r8, [sp]
   523a0:	ldr	r3, [sp, #16]
   523a4:	mov	r2, r8
   523a8:	mov	r1, #85	; 0x55
   523ac:	mov	r0, r4
   523b0:	bl	28344 <fputs@plt+0x1727c>
   523b4:	ldr	r3, [sl]
   523b8:	sub	r3, r3, #1
   523bc:	cmp	fp, r3
   523c0:	cmpge	r7, r9
   523c4:	mvn	r3, #3
   523c8:	str	r3, [sp, #8]
   523cc:	ldr	r3, [sp, #20]
   523d0:	str	r3, [sp, #4]
   523d4:	ldr	r3, [sp, #16]
   523d8:	str	r3, [sp]
   523dc:	beq	52414 <fputs@plt+0x4134c>
   523e0:	mov	r1, #79	; 0x4f
   523e4:	ldr	r3, [sp, #24]
   523e8:	mov	r2, r6
   523ec:	mov	r0, r4
   523f0:	bl	28464 <fputs@plt+0x1739c>
   523f4:	ldrb	r1, [sp, #39]	; 0x27
   523f8:	mov	r0, r4
   523fc:	bl	1b1a0 <fputs@plt+0xa0d8>
   52400:	ldr	r1, [sp, #44]	; 0x2c
   52404:	mov	r0, r5
   52408:	bl	1bdc4 <fputs@plt+0xacfc>
   5240c:	add	fp, fp, #1
   52410:	b	522f0 <fputs@plt+0x41228>
   52414:	mov	r1, #78	; 0x4e
   52418:	mov	r3, r7
   5241c:	mov	r2, r6
   52420:	mov	r0, r4
   52424:	bl	28464 <fputs@plt+0x1739c>
   52428:	ldrb	r1, [sp, #39]	; 0x27
   5242c:	orr	r1, r1, #16
   52430:	b	523f8 <fputs@plt+0x41330>
   52434:	ldr	r0, [r8, #12]
   52438:	bl	167a0 <fputs@plt+0x56d8>
   5243c:	cmp	r0, #0
   52440:	beq	52460 <fputs@plt+0x41398>
   52444:	cmp	r7, r9
   52448:	bne	52498 <fputs@plt+0x413d0>
   5244c:	mov	r3, r7
   52450:	mov	r2, r6
   52454:	mov	r1, #76	; 0x4c
   52458:	mov	r0, r4
   5245c:	bl	2883c <fputs@plt+0x17774>
   52460:	cmp	sl, #1
   52464:	bne	524dc <fputs@plt+0x41414>
   52468:	mov	r3, r7
   5246c:	mov	r2, r6
   52470:	mov	r1, #38	; 0x26
   52474:	mov	r0, r4
   52478:	bl	2883c <fputs@plt+0x17774>
   5247c:	str	r6, [sp]
   52480:	mov	r3, r7
   52484:	ldr	r2, [r8, #28]
   52488:	mov	r1, #70	; 0x46
   5248c:	mov	r0, r4
   52490:	bl	28344 <fputs@plt+0x1727c>
   52494:	b	5233c <fputs@plt+0x41274>
   52498:	mov	r2, r6
   5249c:	mov	r1, #77	; 0x4d
   524a0:	mov	r0, r4
   524a4:	bl	287d8 <fputs@plt+0x17710>
   524a8:	mov	r3, r7
   524ac:	ldr	r2, [r8, #28]
   524b0:	mov	r1, #108	; 0x6c
   524b4:	mov	fp, r0
   524b8:	mov	r0, r4
   524bc:	bl	2883c <fputs@plt+0x17774>
   524c0:	mov	r1, r9
   524c4:	mov	r0, r4
   524c8:	bl	289a4 <fputs@plt+0x178dc>
   524cc:	mov	r1, fp
   524d0:	mov	r0, r4
   524d4:	bl	1d4a4 <fputs@plt+0xc3dc>
   524d8:	b	52460 <fputs@plt+0x41398>
   524dc:	mov	sl, #1
   524e0:	add	r3, sp, #39	; 0x27
   524e4:	mov	fp, #0
   524e8:	str	r3, [sp, #4]
   524ec:	str	sl, [sp, #8]
   524f0:	mov	r3, sl
   524f4:	str	fp, [sp]
   524f8:	mov	r2, r6
   524fc:	mov	r1, #48	; 0x30
   52500:	mov	r0, r4
   52504:	bl	28464 <fputs@plt+0x1739c>
   52508:	ldr	r3, [sp, #40]	; 0x28
   5250c:	stm	sp, {r6, sl}
   52510:	cmp	r3, fp
   52514:	bne	52530 <fputs@plt+0x41468>
   52518:	mov	r3, r7
   5251c:	ldr	r2, [r8, #28]
   52520:	mov	r1, #68	; 0x44
   52524:	mov	r0, r4
   52528:	bl	2842c <fputs@plt+0x17364>
   5252c:	b	5233c <fputs@plt+0x41274>
   52530:	mov	r3, fp
   52534:	ldr	r2, [r8, #28]
   52538:	mov	r1, #69	; 0x45
   5253c:	mov	r0, r4
   52540:	bl	2842c <fputs@plt+0x17364>
   52544:	mov	r3, r9
   52548:	ldr	r2, [sp, #40]	; 0x28
   5254c:	mov	r1, #76	; 0x4c
   52550:	mov	r8, r0
   52554:	mov	r0, r4
   52558:	bl	2883c <fputs@plt+0x17774>
   5255c:	mov	r1, r7
   52560:	mov	r0, r4
   52564:	bl	289a4 <fputs@plt+0x178dc>
   52568:	mov	r1, r8
   5256c:	mov	r0, r4
   52570:	bl	1d4a4 <fputs@plt+0xc3dc>
   52574:	b	5233c <fputs@plt+0x41274>
   52578:	push	{r4, r5, r6, r7, r8, r9, lr}
   5257c:	mov	ip, #0
   52580:	ldr	r7, [r0, #8]
   52584:	sub	sp, sp, #28
   52588:	cmp	r7, ip
   5258c:	cmpne	r1, ip
   52590:	str	ip, [sp, #16]
   52594:	str	ip, [sp, #20]
   52598:	moveq	lr, #1
   5259c:	movne	lr, #0
   525a0:	beq	526d8 <fputs@plt+0x41610>
   525a4:	ldrb	ip, [r1]
   525a8:	mov	r4, r0
   525ac:	mov	r8, r2
   525b0:	cmp	ip, #75	; 0x4b
   525b4:	mov	r6, r3
   525b8:	mov	r5, r1
   525bc:	eor	r9, ip, #1
   525c0:	beq	52768 <fputs@plt+0x416a0>
   525c4:	bhi	52624 <fputs@plt+0x4155c>
   525c8:	cmp	ip, #72	; 0x48
   525cc:	beq	52690 <fputs@plt+0x415c8>
   525d0:	bhi	52604 <fputs@plt+0x4153c>
   525d4:	cmp	ip, #19
   525d8:	beq	52730 <fputs@plt+0x41668>
   525dc:	cmp	ip, #71	; 0x47
   525e0:	beq	526e0 <fputs@plt+0x41618>
   525e4:	mov	r0, r5
   525e8:	bl	1b984 <fputs@plt+0xa8bc>
   525ec:	cmp	r0, #0
   525f0:	beq	527ac <fputs@plt+0x416e4>
   525f4:	mov	r1, r8
   525f8:	mov	r0, r7
   525fc:	bl	289a4 <fputs@plt+0x178dc>
   52600:	b	526c0 <fputs@plt+0x415f8>
   52604:	cmp	ip, #73	; 0x49
   52608:	beq	5273c <fputs@plt+0x41674>
   5260c:	cmp	ip, #74	; 0x4a
   52610:	bne	525e4 <fputs@plt+0x4151c>
   52614:	str	r3, [sp]
   52618:	mov	r3, lr
   5261c:	bl	527f0 <fputs@plt+0x41728>
   52620:	b	526c0 <fputs@plt+0x415f8>
   52624:	cmp	ip, #83	; 0x53
   52628:	bhi	5267c <fputs@plt+0x415b4>
   5262c:	cmp	ip, #78	; 0x4e
   52630:	bcc	52744 <fputs@plt+0x4167c>
   52634:	add	r2, sp, #16
   52638:	ldr	r1, [r5, #12]
   5263c:	mov	r0, r4
   52640:	bl	5211c <fputs@plt+0x41054>
   52644:	add	r2, sp, #20
   52648:	ldr	r1, [r5, #16]
   5264c:	mov	r7, r0
   52650:	mov	r0, r4
   52654:	bl	5211c <fputs@plt+0x41054>
   52658:	str	r6, [sp, #12]
   5265c:	str	r7, [sp]
   52660:	mov	r3, r9
   52664:	stmib	sp, {r0, r8}
   52668:	mov	r0, r4
   5266c:	ldr	r2, [r5, #16]
   52670:	ldr	r1, [r5, #12]
   52674:	bl	35058 <fputs@plt+0x23f90>
   52678:	b	526c0 <fputs@plt+0x415f8>
   5267c:	cmp	ip, #148	; 0x94
   52680:	moveq	r9, #79	; 0x4f
   52684:	bne	525e4 <fputs@plt+0x4151c>
   52688:	mov	r6, #128	; 0x80
   5268c:	b	52634 <fputs@plt+0x4156c>
   52690:	ldr	r1, [r1, #12]
   52694:	bl	52578 <fputs@plt+0x414b0>
   52698:	ldr	r3, [r4, #108]	; 0x6c
   5269c:	mov	r2, r8
   526a0:	add	r3, r3, #1
   526a4:	str	r3, [r4, #108]	; 0x6c
   526a8:	ldr	r1, [r5, #16]
   526ac:	mov	r3, r6
   526b0:	mov	r0, r4
   526b4:	bl	52578 <fputs@plt+0x414b0>
   526b8:	mov	r0, r4
   526bc:	bl	1bbd0 <fputs@plt+0xab08>
   526c0:	ldr	r1, [sp, #16]
   526c4:	mov	r0, r4
   526c8:	bl	1bdc4 <fputs@plt+0xacfc>
   526cc:	ldr	r1, [sp, #20]
   526d0:	mov	r0, r4
   526d4:	bl	1bdc4 <fputs@plt+0xacfc>
   526d8:	add	sp, sp, #28
   526dc:	pop	{r4, r5, r6, r7, r8, r9, pc}
   526e0:	ldr	r0, [r7, #24]
   526e4:	bl	2823c <fputs@plt+0x17174>
   526e8:	eor	r3, r6, #16
   526ec:	ldr	r1, [r5, #12]
   526f0:	mov	r9, r0
   526f4:	mov	r2, r0
   526f8:	mov	r0, r4
   526fc:	bl	528e0 <fputs@plt+0x41818>
   52700:	ldr	r3, [r4, #108]	; 0x6c
   52704:	ldr	r1, [r5, #16]
   52708:	add	r3, r3, #1
   5270c:	str	r3, [r4, #108]	; 0x6c
   52710:	mov	r0, r4
   52714:	mov	r3, r6
   52718:	mov	r2, r8
   5271c:	bl	52578 <fputs@plt+0x414b0>
   52720:	mov	r1, r9
   52724:	mov	r0, r7
   52728:	bl	16284 <fputs@plt+0x51bc>
   5272c:	b	526b8 <fputs@plt+0x415f0>
   52730:	ldr	r1, [r1, #12]
   52734:	bl	528e0 <fputs@plt+0x41818>
   52738:	b	526c0 <fputs@plt+0x415f8>
   5273c:	mov	r9, #78	; 0x4e
   52740:	b	52688 <fputs@plt+0x415c0>
   52744:	add	r2, sp, #16
   52748:	ldr	r1, [r1, #12]
   5274c:	bl	5211c <fputs@plt+0x41054>
   52750:	mov	r3, r8
   52754:	mov	r1, r9
   52758:	mov	r2, r0
   5275c:	mov	r0, r7
   52760:	bl	2883c <fputs@plt+0x17774>
   52764:	b	526c0 <fputs@plt+0x415f8>
   52768:	cmp	r3, #0
   5276c:	beq	5277c <fputs@plt+0x416b4>
   52770:	mov	r3, r2
   52774:	bl	52228 <fputs@plt+0x41160>
   52778:	b	526c0 <fputs@plt+0x415f8>
   5277c:	ldr	r0, [r7, #24]
   52780:	bl	2823c <fputs@plt+0x17174>
   52784:	mov	r1, r5
   52788:	mov	r2, r8
   5278c:	mov	r6, r0
   52790:	mov	r3, r0
   52794:	mov	r0, r4
   52798:	bl	52228 <fputs@plt+0x41160>
   5279c:	mov	r1, r6
   527a0:	mov	r0, r7
   527a4:	bl	16284 <fputs@plt+0x51bc>
   527a8:	b	526c0 <fputs@plt+0x415f8>
   527ac:	mov	r0, r5
   527b0:	bl	1b9c8 <fputs@plt+0xa900>
   527b4:	cmp	r0, #0
   527b8:	bne	526c0 <fputs@plt+0x415f8>
   527bc:	add	r2, sp, #16
   527c0:	mov	r1, r5
   527c4:	mov	r0, r4
   527c8:	bl	5211c <fputs@plt+0x41054>
   527cc:	adds	r6, r6, #0
   527d0:	movne	r6, #1
   527d4:	str	r6, [sp]
   527d8:	mov	r3, r8
   527dc:	mov	r1, #46	; 0x2e
   527e0:	mov	r2, r0
   527e4:	mov	r0, r7
   527e8:	bl	28344 <fputs@plt+0x1727c>
   527ec:	b	526c0 <fputs@plt+0x415f8>
   527f0:	push	{r4, r5, r6, r7, lr}
   527f4:	sub	sp, sp, #204	; 0xcc
   527f8:	ldr	lr, [r1, #12]
   527fc:	mov	r6, r3
   52800:	mov	r3, #0
   52804:	mov	r4, r0
   52808:	mov	r7, r1
   5280c:	mov	r5, r2
   52810:	str	r3, [sp, #4]
   52814:	ldm	lr!, {r0, r1, r2, r3}
   52818:	add	ip, sp, #152	; 0x98
   5281c:	stmia	ip!, {r0, r1, r2, r3}
   52820:	ldm	lr!, {r0, r1, r2, r3}
   52824:	stmia	ip!, {r0, r1, r2, r3}
   52828:	ldm	lr, {r0, r1, r2, r3}
   5282c:	stm	ip, {r0, r1, r2, r3}
   52830:	mov	r3, #72	; 0x48
   52834:	strb	r3, [sp, #8]
   52838:	add	r3, sp, #56	; 0x38
   5283c:	str	r3, [sp, #20]
   52840:	add	r3, sp, #104	; 0x68
   52844:	add	r1, sp, #152	; 0x98
   52848:	str	r3, [sp, #24]
   5284c:	mov	r3, #83	; 0x53
   52850:	str	r1, [sp, #68]	; 0x44
   52854:	strb	r3, [sp, #56]	; 0x38
   52858:	ldr	r3, [r7, #20]
   5285c:	mov	r0, r4
   52860:	ldr	r3, [r3, #4]
   52864:	ldr	r2, [r3]
   52868:	ldr	r3, [r3, #20]
   5286c:	str	r2, [sp, #72]	; 0x48
   52870:	mov	r2, #81	; 0x51
   52874:	strb	r2, [sp, #104]	; 0x68
   52878:	add	r2, sp, #4
   5287c:	str	r1, [sp, #116]	; 0x74
   52880:	str	r3, [sp, #120]	; 0x78
   52884:	bl	5211c <fputs@plt+0x41054>
   52888:	ldrb	r3, [sp, #152]	; 0x98
   5288c:	cmp	r6, #0
   52890:	mov	r2, r5
   52894:	strb	r3, [sp, #190]	; 0xbe
   52898:	mvn	r3, #98	; 0x62
   5289c:	strb	r3, [sp, #152]	; 0x98
   528a0:	ldr	r3, [sp, #156]	; 0x9c
   528a4:	add	r1, sp, #8
   528a8:	bic	r3, r3, #4096	; 0x1000
   528ac:	str	r3, [sp, #156]	; 0x9c
   528b0:	ldr	r3, [sp, #224]	; 0xe0
   528b4:	str	r0, [sp, #180]	; 0xb4
   528b8:	mov	r0, r4
   528bc:	beq	528d8 <fputs@plt+0x41810>
   528c0:	bl	528e0 <fputs@plt+0x41818>
   528c4:	ldr	r1, [sp, #4]
   528c8:	mov	r0, r4
   528cc:	bl	1bdc4 <fputs@plt+0xacfc>
   528d0:	add	sp, sp, #204	; 0xcc
   528d4:	pop	{r4, r5, r6, r7, pc}
   528d8:	bl	52578 <fputs@plt+0x414b0>
   528dc:	b	528c4 <fputs@plt+0x417fc>
   528e0:	push	{r4, r5, r6, r7, r8, r9, lr}
   528e4:	mov	ip, #0
   528e8:	ldr	r8, [r0, #8]
   528ec:	sub	sp, sp, #28
   528f0:	cmp	r8, ip
   528f4:	cmpne	r1, ip
   528f8:	str	ip, [sp, #16]
   528fc:	str	ip, [sp, #20]
   52900:	beq	52a5c <fputs@plt+0x41994>
   52904:	ldrb	r6, [r1]
   52908:	mov	r4, r0
   5290c:	mov	r9, r2
   52910:	cmp	r6, #75	; 0x4b
   52914:	mov	r7, r3
   52918:	mov	r5, r1
   5291c:	beq	52ac0 <fputs@plt+0x419f8>
   52920:	bhi	52984 <fputs@plt+0x418bc>
   52924:	cmp	r6, #72	; 0x48
   52928:	beq	529f0 <fputs@plt+0x41928>
   5292c:	bhi	52960 <fputs@plt+0x41898>
   52930:	cmp	r6, #19
   52934:	beq	52a90 <fputs@plt+0x419c8>
   52938:	cmp	r6, #71	; 0x47
   5293c:	beq	52a64 <fputs@plt+0x4199c>
   52940:	mov	r0, r5
   52944:	bl	1b9c8 <fputs@plt+0xa900>
   52948:	cmp	r0, #0
   5294c:	beq	52b04 <fputs@plt+0x41a3c>
   52950:	mov	r1, r9
   52954:	mov	r0, r8
   52958:	bl	289a4 <fputs@plt+0x178dc>
   5295c:	b	52a44 <fputs@plt+0x4197c>
   52960:	cmp	r6, #73	; 0x49
   52964:	moveq	r6, #79	; 0x4f
   52968:	beq	529e8 <fputs@plt+0x41920>
   5296c:	cmp	r6, #74	; 0x4a
   52970:	bne	52940 <fputs@plt+0x41878>
   52974:	str	r3, [sp]
   52978:	mov	r3, #1
   5297c:	bl	527f0 <fputs@plt+0x41728>
   52980:	b	52a44 <fputs@plt+0x4197c>
   52984:	cmp	r6, #83	; 0x53
   52988:	bhi	529dc <fputs@plt+0x41914>
   5298c:	cmp	r6, #78	; 0x4e
   52990:	bcc	52a9c <fputs@plt+0x419d4>
   52994:	add	r2, sp, #16
   52998:	ldr	r1, [r5, #12]
   5299c:	mov	r0, r4
   529a0:	bl	5211c <fputs@plt+0x41054>
   529a4:	add	r2, sp, #20
   529a8:	ldr	r1, [r5, #16]
   529ac:	mov	r8, r0
   529b0:	mov	r0, r4
   529b4:	bl	5211c <fputs@plt+0x41054>
   529b8:	str	r7, [sp, #12]
   529bc:	str	r8, [sp]
   529c0:	mov	r3, r6
   529c4:	stmib	sp, {r0, r9}
   529c8:	mov	r0, r4
   529cc:	ldr	r2, [r5, #16]
   529d0:	ldr	r1, [r5, #12]
   529d4:	bl	35058 <fputs@plt+0x23f90>
   529d8:	b	52a44 <fputs@plt+0x4197c>
   529dc:	cmp	r6, #148	; 0x94
   529e0:	bne	52940 <fputs@plt+0x41878>
   529e4:	mov	r6, #78	; 0x4e
   529e8:	mov	r7, #128	; 0x80
   529ec:	b	52994 <fputs@plt+0x418cc>
   529f0:	ldr	r0, [r8, #24]
   529f4:	bl	2823c <fputs@plt+0x17174>
   529f8:	eor	r3, r7, #16
   529fc:	ldr	r1, [r5, #12]
   52a00:	mov	r2, r0
   52a04:	mov	r6, r0
   52a08:	mov	r0, r4
   52a0c:	bl	52578 <fputs@plt+0x414b0>
   52a10:	ldr	r3, [r4, #108]	; 0x6c
   52a14:	ldr	r1, [r5, #16]
   52a18:	add	r3, r3, #1
   52a1c:	str	r3, [r4, #108]	; 0x6c
   52a20:	mov	r0, r4
   52a24:	mov	r3, r7
   52a28:	mov	r2, r9
   52a2c:	bl	528e0 <fputs@plt+0x41818>
   52a30:	mov	r1, r6
   52a34:	mov	r0, r8
   52a38:	bl	16284 <fputs@plt+0x51bc>
   52a3c:	mov	r0, r4
   52a40:	bl	1bbd0 <fputs@plt+0xab08>
   52a44:	ldr	r1, [sp, #16]
   52a48:	mov	r0, r4
   52a4c:	bl	1bdc4 <fputs@plt+0xacfc>
   52a50:	ldr	r1, [sp, #20]
   52a54:	mov	r0, r4
   52a58:	bl	1bdc4 <fputs@plt+0xacfc>
   52a5c:	add	sp, sp, #28
   52a60:	pop	{r4, r5, r6, r7, r8, r9, pc}
   52a64:	ldr	r1, [r1, #12]
   52a68:	bl	528e0 <fputs@plt+0x41818>
   52a6c:	ldr	r3, [r4, #108]	; 0x6c
   52a70:	mov	r2, r9
   52a74:	add	r3, r3, #1
   52a78:	str	r3, [r4, #108]	; 0x6c
   52a7c:	ldr	r1, [r5, #16]
   52a80:	mov	r3, r7
   52a84:	mov	r0, r4
   52a88:	bl	528e0 <fputs@plt+0x41818>
   52a8c:	b	52a3c <fputs@plt+0x41974>
   52a90:	ldr	r1, [r1, #12]
   52a94:	bl	52578 <fputs@plt+0x414b0>
   52a98:	b	52a44 <fputs@plt+0x4197c>
   52a9c:	add	r2, sp, #16
   52aa0:	ldr	r1, [r1, #12]
   52aa4:	bl	5211c <fputs@plt+0x41054>
   52aa8:	mov	r3, r9
   52aac:	mov	r1, r6
   52ab0:	mov	r2, r0
   52ab4:	mov	r0, r8
   52ab8:	bl	2883c <fputs@plt+0x17774>
   52abc:	b	52a44 <fputs@plt+0x4197c>
   52ac0:	ldr	r0, [r8, #24]
   52ac4:	bl	2823c <fputs@plt+0x17174>
   52ac8:	cmp	r7, #0
   52acc:	movne	r3, r9
   52ad0:	mov	r1, r5
   52ad4:	moveq	r3, r0
   52ad8:	mov	r2, r0
   52adc:	mov	r6, r0
   52ae0:	mov	r0, r4
   52ae4:	bl	52228 <fputs@plt+0x41160>
   52ae8:	mov	r1, r9
   52aec:	mov	r0, r8
   52af0:	bl	289a4 <fputs@plt+0x178dc>
   52af4:	mov	r1, r6
   52af8:	mov	r0, r8
   52afc:	bl	16284 <fputs@plt+0x51bc>
   52b00:	b	52a44 <fputs@plt+0x4197c>
   52b04:	mov	r0, r5
   52b08:	bl	1b984 <fputs@plt+0xa8bc>
   52b0c:	cmp	r0, #0
   52b10:	bne	52a44 <fputs@plt+0x4197c>
   52b14:	add	r2, sp, #16
   52b18:	mov	r1, r5
   52b1c:	mov	r0, r4
   52b20:	bl	5211c <fputs@plt+0x41054>
   52b24:	adds	r7, r7, #0
   52b28:	movne	r7, #1
   52b2c:	str	r7, [sp]
   52b30:	mov	r3, r9
   52b34:	mov	r1, #45	; 0x2d
   52b38:	mov	r2, r0
   52b3c:	mov	r0, r8
   52b40:	bl	28344 <fputs@plt+0x1727c>
   52b44:	b	52a44 <fputs@plt+0x4197c>
   52b48:	push	{r4, r5, r6, r7, r8, lr}
   52b4c:	mov	r6, r0
   52b50:	ldr	r4, [r0]
   52b54:	mov	r7, r2
   52b58:	mov	r0, r4
   52b5c:	mov	r2, #0
   52b60:	bl	21e40 <fputs@plt+0x10d78>
   52b64:	ldrb	r3, [r4, #69]	; 0x45
   52b68:	cmp	r3, #0
   52b6c:	mov	r5, r0
   52b70:	bne	52b88 <fputs@plt+0x41ac0>
   52b74:	mov	r1, r0
   52b78:	mov	r3, #16
   52b7c:	mov	r2, r7
   52b80:	mov	r0, r6
   52b84:	bl	52578 <fputs@plt+0x414b0>
   52b88:	mov	r1, r5
   52b8c:	mov	r0, r4
   52b90:	pop	{r4, r5, r6, r7, r8, lr}
   52b94:	b	1e430 <fputs@plt+0xd368>
   52b98:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   52b9c:	sub	sp, sp, #20
   52ba0:	mov	r4, r0
   52ba4:	ldr	r5, [sp, #60]	; 0x3c
   52ba8:	mov	r6, r1
   52bac:	cmp	r5, #0
   52bb0:	mov	fp, r2
   52bb4:	str	r3, [sp, #12]
   52bb8:	ldr	r7, [sp, #64]	; 0x40
   52bbc:	ldr	r9, [r0, #8]
   52bc0:	beq	52c00 <fputs@plt+0x41b38>
   52bc4:	ldr	r3, [r1, #36]	; 0x24
   52bc8:	cmp	r3, #0
   52bcc:	streq	r3, [r5]
   52bd0:	beq	52c00 <fputs@plt+0x41b38>
   52bd4:	ldr	r0, [r9, #24]
   52bd8:	bl	2823c <fputs@plt+0x17174>
   52bdc:	ldr	r1, [r6, #36]	; 0x24
   52be0:	str	r0, [r5]
   52be4:	ldr	r3, [r4, #108]	; 0x6c
   52be8:	str	fp, [r4, #104]	; 0x68
   52bec:	add	r3, r3, #1
   52bf0:	str	r3, [r4, #108]	; 0x6c
   52bf4:	mov	r0, r4
   52bf8:	ldr	r2, [r5]
   52bfc:	bl	52b48 <fputs@plt+0x41a80>
   52c00:	ldr	r3, [sp, #56]	; 0x38
   52c04:	cmp	r3, #0
   52c08:	beq	52c1c <fputs@plt+0x41b54>
   52c0c:	ldrb	r3, [r6, #55]	; 0x37
   52c10:	tst	r3, #8
   52c14:	ldrhne	sl, [r6, #50]	; 0x32
   52c18:	bne	52c20 <fputs@plt+0x41b58>
   52c1c:	ldrh	sl, [r6, #52]	; 0x34
   52c20:	mov	r1, sl
   52c24:	mov	r0, r4
   52c28:	bl	16900 <fputs@plt+0x5838>
   52c2c:	cmp	r7, #0
   52c30:	mov	r8, r0
   52c34:	beq	52c54 <fputs@plt+0x41b8c>
   52c38:	ldr	r3, [sp, #68]	; 0x44
   52c3c:	cmp	r0, r3
   52c40:	movne	r7, #0
   52c44:	bne	52c54 <fputs@plt+0x41b8c>
   52c48:	ldr	r3, [r7, #36]	; 0x24
   52c4c:	cmp	r3, #0
   52c50:	movne	r7, #0
   52c54:	mov	r5, #0
   52c58:	cmp	r5, sl
   52c5c:	bne	52ca0 <fputs@plt+0x41bd8>
   52c60:	ldr	r3, [sp, #12]
   52c64:	cmp	r3, #0
   52c68:	beq	52c84 <fputs@plt+0x41bbc>
   52c6c:	str	r3, [sp]
   52c70:	mov	r2, r8
   52c74:	mov	r3, r5
   52c78:	mov	r1, #49	; 0x31
   52c7c:	mov	r0, r9
   52c80:	bl	28344 <fputs@plt+0x1727c>
   52c84:	mov	r0, r4
   52c88:	mov	r2, r5
   52c8c:	mov	r1, r8
   52c90:	bl	1de10 <fputs@plt+0xcd48>
   52c94:	mov	r0, r8
   52c98:	add	sp, sp, #20
   52c9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   52ca0:	cmp	r7, #0
   52ca4:	lsl	r3, r5, #1
   52ca8:	ldr	r1, [r6, #4]
   52cac:	beq	52cd8 <fputs@plt+0x41c10>
   52cb0:	ldr	r2, [r7, #4]
   52cb4:	ldrsh	r0, [r2, r3]
   52cb8:	ldrsh	r2, [r1, r3]
   52cbc:	cmn	r0, #2
   52cc0:	sub	r2, r2, r0
   52cc4:	clz	r2, r2
   52cc8:	lsr	r2, r2, #5
   52ccc:	moveq	r2, #0
   52cd0:	cmp	r2, #0
   52cd4:	bne	52d14 <fputs@plt+0x41c4c>
   52cd8:	ldrsh	r3, [r1, r3]
   52cdc:	add	r2, r8, r5
   52ce0:	cmn	r3, #2
   52ce4:	bne	52d1c <fputs@plt+0x41c54>
   52ce8:	ldr	r3, [r6, #40]	; 0x28
   52cec:	str	fp, [r4, #104]	; 0x68
   52cf0:	mov	r0, r4
   52cf4:	ldr	r1, [r3, #4]
   52cf8:	mov	r3, #20
   52cfc:	mul	r3, r3, r5
   52d00:	ldr	r1, [r1, r3]
   52d04:	bl	51280 <fputs@plt+0x401b8>
   52d08:	mov	r1, #39	; 0x27
   52d0c:	mov	r0, r9
   52d10:	bl	24900 <fputs@plt+0x13838>
   52d14:	add	r5, r5, #1
   52d18:	b	52c58 <fputs@plt+0x41b90>
   52d1c:	str	r2, [sp]
   52d20:	ldr	r1, [r6, #12]
   52d24:	mov	r2, fp
   52d28:	ldr	r0, [r4, #8]
   52d2c:	bl	38e68 <fputs@plt+0x27da0>
   52d30:	b	52d08 <fputs@plt+0x41c40>
   52d34:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   52d38:	mov	r5, r3
   52d3c:	ldrb	r6, [r1, #42]	; 0x2a
   52d40:	sub	sp, sp, #36	; 0x24
   52d44:	ldr	r3, [r0, #8]
   52d48:	ands	r6, r6, #32
   52d4c:	mov	r7, r0
   52d50:	mov	sl, r2
   52d54:	str	r3, [sp, #20]
   52d58:	beq	52d68 <fputs@plt+0x41ca0>
   52d5c:	ldr	r0, [r1, #8]
   52d60:	bl	1be1c <fputs@plt+0xad54>
   52d64:	mov	r6, r0
   52d68:	ldr	r3, [sp, #72]	; 0x48
   52d6c:	ldr	r4, [r1, #8]
   52d70:	sub	r9, r3, r5, lsl #2
   52d74:	mov	r3, #0
   52d78:	mvn	r8, #0
   52d7c:	mov	fp, r3
   52d80:	cmp	r4, #0
   52d84:	bne	52d90 <fputs@plt+0x41cc8>
   52d88:	add	sp, sp, #36	; 0x24
   52d8c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   52d90:	ldr	r2, [sp, #72]	; 0x48
   52d94:	cmp	r2, #0
   52d98:	beq	52da8 <fputs@plt+0x41ce0>
   52d9c:	ldr	r2, [r9, r5, lsl #2]
   52da0:	cmp	r2, #0
   52da4:	beq	52e34 <fputs@plt+0x41d6c>
   52da8:	cmp	r4, r6
   52dac:	beq	52e34 <fputs@plt+0x41d6c>
   52db0:	ldr	r2, [sp, #76]	; 0x4c
   52db4:	cmp	r5, r2
   52db8:	beq	52e34 <fputs@plt+0x41d6c>
   52dbc:	str	r3, [sp, #8]
   52dc0:	add	r3, sp, #28
   52dc4:	str	r3, [sp, #4]
   52dc8:	mov	r3, #1
   52dcc:	str	r8, [sp, #12]
   52dd0:	str	r3, [sp]
   52dd4:	mov	r2, sl
   52dd8:	mov	r3, fp
   52ddc:	mov	r1, r4
   52de0:	mov	r0, r7
   52de4:	bl	52b98 <fputs@plt+0x41ad0>
   52de8:	ldrb	r3, [r4, #55]	; 0x37
   52dec:	mov	r1, #111	; 0x6f
   52df0:	mov	r2, r5
   52df4:	tst	r3, #8
   52df8:	ldrhne	r3, [r4, #50]	; 0x32
   52dfc:	ldrheq	r3, [r4, #52]	; 0x34
   52e00:	str	r3, [sp]
   52e04:	mov	r8, r0
   52e08:	mov	r3, r0
   52e0c:	ldr	r0, [sp, #20]
   52e10:	bl	28344 <fputs@plt+0x1727c>
   52e14:	ldr	r1, [sp, #28]
   52e18:	cmp	r1, #0
   52e1c:	beq	52e30 <fputs@plt+0x41d68>
   52e20:	ldr	r0, [r7, #8]
   52e24:	bl	16284 <fputs@plt+0x51bc>
   52e28:	mov	r0, r7
   52e2c:	bl	1bbd0 <fputs@plt+0xab08>
   52e30:	mov	r3, r4
   52e34:	ldr	r4, [r4, #20]
   52e38:	add	r5, r5, #1
   52e3c:	b	52d80 <fputs@plt+0x41cb8>
   52e40:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   52e44:	sub	sp, sp, #44	; 0x2c
   52e48:	ldr	fp, [r0, #72]	; 0x48
   52e4c:	ldr	r4, [r0]
   52e50:	add	r3, fp, #2
   52e54:	ldr	r8, [r1, #12]
   52e58:	mov	r5, r0
   52e5c:	str	r3, [r0, #72]	; 0x48
   52e60:	mov	r6, r1
   52e64:	mov	r0, r4
   52e68:	ldr	r1, [r1, #24]
   52e6c:	str	r2, [sp, #24]
   52e70:	bl	17478 <fputs@plt+0x63b0>
   52e74:	ldr	r3, [r4, #16]
   52e78:	ldr	r2, [r6]
   52e7c:	mov	r1, #27
   52e80:	ldr	r3, [r3, r0, lsl #4]
   52e84:	mov	sl, r0
   52e88:	str	r3, [sp]
   52e8c:	mov	r0, r5
   52e90:	mov	r3, #0
   52e94:	bl	30ec0 <fputs@plt+0x1fdf8>
   52e98:	cmp	r0, #0
   52e9c:	bne	53188 <fputs@plt+0x420c0>
   52ea0:	ldr	r3, [r8]
   52ea4:	mov	r1, sl
   52ea8:	str	r3, [sp]
   52eac:	mov	r0, r5
   52eb0:	mov	r3, #1
   52eb4:	ldr	r2, [r8, #28]
   52eb8:	bl	28170 <fputs@plt+0x170a8>
   52ebc:	mov	r0, r5
   52ec0:	bl	283d4 <fputs@plt+0x1730c>
   52ec4:	subs	r4, r0, #0
   52ec8:	beq	53188 <fputs@plt+0x420c0>
   52ecc:	ldr	r3, [sp, #24]
   52ed0:	mov	r1, r6
   52ed4:	cmp	r3, #0
   52ed8:	mov	r0, r5
   52edc:	ldrlt	r3, [r6, #44]	; 0x2c
   52ee0:	ldrge	r3, [sp, #24]
   52ee4:	str	r3, [sp, #28]
   52ee8:	bl	32dbc <fputs@plt+0x21cf4>
   52eec:	ldr	r7, [r5, #72]	; 0x48
   52ef0:	ldrh	r2, [r6, #50]	; 0x32
   52ef4:	add	r3, r7, #1
   52ef8:	str	r3, [r5, #72]	; 0x48
   52efc:	subs	r3, r0, #0
   52f00:	str	r3, [sp, #20]
   52f04:	ldrne	r3, [r3]
   52f08:	movne	r1, r0
   52f0c:	addne	r3, r3, #1
   52f10:	strne	r3, [r1]
   52f14:	mvn	r3, #5
   52f18:	str	r3, [sp, #8]
   52f1c:	ldr	r3, [sp, #20]
   52f20:	mov	r1, #58	; 0x3a
   52f24:	mov	r0, r4
   52f28:	stm	sp, {r2, r3}
   52f2c:	mov	r3, #0
   52f30:	mov	r2, r7
   52f34:	bl	28464 <fputs@plt+0x1739c>
   52f38:	mov	r3, #54	; 0x36
   52f3c:	str	r3, [sp]
   52f40:	mov	r2, sl
   52f44:	mov	r3, r8
   52f48:	mov	r1, fp
   52f4c:	mov	r0, r5
   52f50:	bl	32e9c <fputs@plt+0x21dd4>
   52f54:	mov	r3, #0
   52f58:	mov	r2, fp
   52f5c:	mov	r1, #108	; 0x6c
   52f60:	mov	r0, r4
   52f64:	bl	2883c <fputs@plt+0x17774>
   52f68:	mov	r9, r0
   52f6c:	mov	r0, r5
   52f70:	bl	168d0 <fputs@plt+0x5808>
   52f74:	mov	r3, #0
   52f78:	add	r2, sp, #36	; 0x24
   52f7c:	str	r3, [sp, #12]
   52f80:	str	r3, [sp, #8]
   52f84:	str	r2, [sp, #4]
   52f88:	str	r3, [sp]
   52f8c:	mov	r2, fp
   52f90:	mov	r1, r6
   52f94:	mov	r3, r0
   52f98:	mov	r8, r0
   52f9c:	mov	r0, r5
   52fa0:	bl	52b98 <fputs@plt+0x41ad0>
   52fa4:	mov	r1, #109	; 0x6d
   52fa8:	mov	r3, r8
   52fac:	mov	r2, r7
   52fb0:	mov	r0, r4
   52fb4:	bl	2883c <fputs@plt+0x17774>
   52fb8:	ldr	r1, [sp, #36]	; 0x24
   52fbc:	cmp	r1, #0
   52fc0:	beq	52fd4 <fputs@plt+0x41f0c>
   52fc4:	ldr	r0, [r5, #8]
   52fc8:	bl	16284 <fputs@plt+0x51bc>
   52fcc:	mov	r0, r5
   52fd0:	bl	1bbd0 <fputs@plt+0xab08>
   52fd4:	add	r3, r9, #1
   52fd8:	mov	r2, fp
   52fdc:	mov	r1, #7
   52fe0:	mov	r0, r4
   52fe4:	bl	2883c <fputs@plt+0x17774>
   52fe8:	mov	r1, r9
   52fec:	mov	r0, r4
   52ff0:	bl	1d4a4 <fputs@plt+0xc3dc>
   52ff4:	ldr	r3, [sp, #24]
   52ff8:	cmp	r3, #0
   52ffc:	bge	53014 <fputs@plt+0x41f4c>
   53000:	mov	r3, sl
   53004:	ldr	r2, [sp, #28]
   53008:	mov	r1, #119	; 0x77
   5300c:	mov	r0, r4
   53010:	bl	2883c <fputs@plt+0x17774>
   53014:	mvn	r3, #5
   53018:	str	r3, [sp, #8]
   5301c:	ldr	r3, [sp, #20]
   53020:	add	r9, fp, #1
   53024:	mov	r1, #55	; 0x37
   53028:	mov	r2, r9
   5302c:	str	r3, [sp, #4]
   53030:	str	sl, [sp]
   53034:	ldr	r3, [sp, #28]
   53038:	mov	r0, r4
   5303c:	bl	28464 <fputs@plt+0x1739c>
   53040:	ldr	r3, [sp, #24]
   53044:	mov	r0, r4
   53048:	cmp	r3, #0
   5304c:	movge	r1, #17
   53050:	movlt	r1, #1
   53054:	bl	1b1a0 <fputs@plt+0xa0d8>
   53058:	mov	r3, #0
   5305c:	mov	r2, r7
   53060:	mov	r1, #106	; 0x6a
   53064:	mov	r0, r4
   53068:	bl	2883c <fputs@plt+0x17774>
   5306c:	ldrb	r3, [r6, #54]	; 0x36
   53070:	ldr	r2, [sp, #20]
   53074:	ldr	sl, [r4, #32]
   53078:	cmp	r3, #0
   5307c:	cmpne	r2, #0
   53080:	str	r0, [sp, #24]
   53084:	beq	530d0 <fputs@plt+0x42008>
   53088:	add	r3, sl, #3
   5308c:	mov	r1, r3
   53090:	mov	r0, r4
   53094:	str	r3, [sp, #20]
   53098:	bl	289a4 <fputs@plt+0x178dc>
   5309c:	ldrh	r2, [r6, #50]	; 0x32
   530a0:	ldr	sl, [r4, #32]
   530a4:	mov	r1, #99	; 0x63
   530a8:	str	r2, [sp, #4]
   530ac:	str	r8, [sp]
   530b0:	mov	r2, r7
   530b4:	ldr	r3, [sp, #20]
   530b8:	mov	r0, r4
   530bc:	bl	2842c <fputs@plt+0x17364>
   530c0:	mov	r2, r6
   530c4:	mov	r1, #2
   530c8:	mov	r0, r5
   530cc:	bl	392e4 <fputs@plt+0x2821c>
   530d0:	mov	r3, r8
   530d4:	mov	r2, r7
   530d8:	mov	r1, #100	; 0x64
   530dc:	str	r9, [sp]
   530e0:	mov	r0, r4
   530e4:	bl	28344 <fputs@plt+0x1727c>
   530e8:	mvn	r3, #0
   530ec:	str	r3, [sp]
   530f0:	mov	r2, r9
   530f4:	mov	r3, #0
   530f8:	mov	r1, #105	; 0x69
   530fc:	mov	r0, r4
   53100:	bl	28344 <fputs@plt+0x1727c>
   53104:	mov	r3, #0
   53108:	mov	r2, r9
   5310c:	str	r3, [sp]
   53110:	mov	r1, #110	; 0x6e
   53114:	mov	r3, r8
   53118:	mov	r0, r4
   5311c:	bl	28344 <fputs@plt+0x1727c>
   53120:	mov	r1, #16
   53124:	mov	r0, r4
   53128:	bl	1b1a0 <fputs@plt+0xa0d8>
   5312c:	mov	r1, r8
   53130:	mov	r0, r5
   53134:	bl	1bdc4 <fputs@plt+0xacfc>
   53138:	mov	r3, sl
   5313c:	mov	r2, r7
   53140:	mov	r1, #3
   53144:	mov	r0, r4
   53148:	bl	2883c <fputs@plt+0x17774>
   5314c:	ldr	r1, [sp, #24]
   53150:	mov	r0, r4
   53154:	bl	1d4a4 <fputs@plt+0xc3dc>
   53158:	mov	r2, fp
   5315c:	mov	r1, #61	; 0x3d
   53160:	mov	r0, r4
   53164:	bl	287d8 <fputs@plt+0x17710>
   53168:	mov	r2, r9
   5316c:	mov	r1, #61	; 0x3d
   53170:	mov	r0, r4
   53174:	bl	287d8 <fputs@plt+0x17710>
   53178:	mov	r2, r7
   5317c:	mov	r1, #61	; 0x3d
   53180:	mov	r0, r4
   53184:	bl	287d8 <fputs@plt+0x17710>
   53188:	add	sp, sp, #44	; 0x2c
   5318c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   53190:	ldr	r3, [r1]
   53194:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   53198:	sub	sp, sp, #124	; 0x7c
   5319c:	str	r3, [sp, #72]	; 0x48
   531a0:	ldr	r3, [r3]
   531a4:	str	r3, [sp, #24]
   531a8:	ldr	r3, [r3]
   531ac:	str	r3, [sp, #28]
   531b0:	ldrb	r3, [r3, #69]	; 0x45
   531b4:	cmp	r3, #0
   531b8:	bne	533fc <fputs@plt+0x42334>
   531bc:	mov	r3, #48	; 0x30
   531c0:	str	r2, [sp, #60]	; 0x3c
   531c4:	mul	r3, r3, r2
   531c8:	str	r1, [sp, #20]
   531cc:	str	r3, [sp, #56]	; 0x38
   531d0:	ldr	r2, [sp, #56]	; 0x38
   531d4:	ldr	r3, [r1, #20]
   531d8:	str	r0, [sp, #36]	; 0x24
   531dc:	add	r4, r3, r2
   531e0:	ldr	r2, [sp, #72]	; 0x48
   531e4:	add	r2, r2, #68	; 0x44
   531e8:	str	r2, [sp, #32]
   531ec:	ldr	r2, [sp, #56]	; 0x38
   531f0:	ldr	r0, [sp, #32]
   531f4:	ldr	r3, [r3, r2]
   531f8:	str	r3, [sp, #16]
   531fc:	ldr	r5, [r3, #12]
   53200:	mov	r1, r5
   53204:	bl	1c0b0 <fputs@plt+0xafe8>
   53208:	ldr	r3, [sp, #16]
   5320c:	ldrb	r7, [r3]
   53210:	cmp	r7, #75	; 0x4b
   53214:	strd	r0, [sp, #40]	; 0x28
   53218:	bne	53248 <fputs@plt+0x42180>
   5321c:	ldr	r3, [r3, #4]
   53220:	ldr	r0, [sp, #32]
   53224:	tst	r3, #2048	; 0x800
   53228:	ldr	r3, [sp, #16]
   5322c:	ldr	r1, [r3, #20]
   53230:	beq	53240 <fputs@plt+0x42178>
   53234:	bl	1c198 <fputs@plt+0xb0d0>
   53238:	strd	r0, [r4, #32]
   5323c:	b	5325c <fputs@plt+0x42194>
   53240:	bl	1c134 <fputs@plt+0xb06c>
   53244:	b	53238 <fputs@plt+0x42170>
   53248:	cmp	r7, #76	; 0x4c
   5324c:	bne	53404 <fputs@plt+0x4233c>
   53250:	mov	r2, #0
   53254:	mov	r3, #0
   53258:	strd	r2, [r4, #32]
   5325c:	ldr	r1, [sp, #16]
   53260:	ldr	r0, [sp, #32]
   53264:	bl	1c0b0 <fputs@plt+0xafe8>
   53268:	ldr	r3, [sp, #16]
   5326c:	ldr	r3, [r3, #4]
   53270:	tst	r3, #1
   53274:	moveq	r2, #0
   53278:	moveq	r3, #0
   5327c:	mov	sl, r0
   53280:	mov	fp, r1
   53284:	beq	532a8 <fputs@plt+0x421e0>
   53288:	ldr	r3, [sp, #16]
   5328c:	ldr	r0, [sp, #32]
   53290:	ldrsh	r1, [r3, #36]	; 0x24
   53294:	bl	17934 <fputs@plt+0x686c>
   53298:	subs	r2, r0, #1
   5329c:	orr	sl, sl, r0
   532a0:	orr	fp, fp, r1
   532a4:	sbc	r3, r1, #0
   532a8:	strd	r2, [sp, #64]	; 0x40
   532ac:	mvn	r3, #0
   532b0:	str	r3, [r4, #8]
   532b4:	str	r3, [r4, #4]
   532b8:	mov	r3, #0
   532bc:	strd	sl, [r4, #40]	; 0x28
   532c0:	strh	r3, [r4, #18]
   532c4:	mov	r0, r7
   532c8:	bl	1c058 <fputs@plt+0xaf90>
   532cc:	subs	r6, r0, #0
   532d0:	beq	53784 <fputs@plt+0x426bc>
   532d4:	mov	r0, r5
   532d8:	bl	16584 <fputs@plt+0x54bc>
   532dc:	ldr	r3, [sp, #16]
   532e0:	mov	r2, r0
   532e4:	ldr	r0, [r3, #16]
   532e8:	bl	16584 <fputs@plt+0x54bc>
   532ec:	ldrd	r8, [sp, #40]	; 0x28
   532f0:	mov	r5, r0
   532f4:	ldrd	r0, [r4, #32]
   532f8:	and	r8, r8, r0
   532fc:	and	r9, r9, r1
   53300:	mov	r0, r8
   53304:	mov	r1, r9
   53308:	orrs	r3, r0, r1
   5330c:	add	r3, sp, #88	; 0x58
   53310:	str	r3, [sp, #8]
   53314:	add	r3, sp, #84	; 0x54
   53318:	ldr	r0, [sp, #36]	; 0x24
   5331c:	stm	sp, {r2, r3}
   53320:	ldrd	r2, [sp, #40]	; 0x28
   53324:	ldr	r8, [pc, #3128]	; 53f64 <fputs@plt+0x42e9c>
   53328:	movne	r8, #2048	; 0x800
   5332c:	bl	1cce4 <fputs@plt+0xbc1c>
   53330:	cmp	r0, #0
   53334:	beq	53380 <fputs@plt+0x422b8>
   53338:	ldr	r3, [sp, #84]	; 0x54
   5333c:	cmp	r7, #75	; 0x4b
   53340:	str	r3, [r4, #8]
   53344:	ldr	r3, [sp, #88]	; 0x58
   53348:	str	r3, [r4, #12]
   5334c:	moveq	r3, #1
   53350:	beq	53378 <fputs@plt+0x422b0>
   53354:	cmp	r7, #76	; 0x4c
   53358:	moveq	r3, #256	; 0x100
   5335c:	beq	53378 <fputs@plt+0x422b0>
   53360:	cmp	r7, #73	; 0x49
   53364:	movne	r3, #2
   53368:	subne	r2, r7, #79	; 0x4f
   5336c:	moveq	r3, #128	; 0x80
   53370:	lslne	r3, r3, r2
   53374:	uxthne	r3, r3
   53378:	and	r3, r3, r8
   5337c:	strh	r3, [r4, #18]
   53380:	cmp	r7, #73	; 0x49
   53384:	ldrheq	r3, [r4, #20]
   53388:	orreq	r3, r3, #2048	; 0x800
   5338c:	strheq	r3, [r4, #20]
   53390:	cmp	r5, #0
   53394:	beq	535dc <fputs@plt+0x42514>
   53398:	add	r1, sp, #88	; 0x58
   5339c:	ldrd	r2, [r4, #32]
   533a0:	str	r1, [sp, #8]
   533a4:	add	r1, sp, #84	; 0x54
   533a8:	str	r1, [sp, #4]
   533ac:	str	r5, [sp]
   533b0:	ldr	r0, [sp, #36]	; 0x24
   533b4:	bl	1cce4 <fputs@plt+0xbc1c>
   533b8:	cmp	r0, #0
   533bc:	beq	535dc <fputs@plt+0x42514>
   533c0:	ldr	r3, [r4, #8]
   533c4:	cmp	r3, #0
   533c8:	blt	53778 <fputs@plt+0x426b0>
   533cc:	mov	r2, #0
   533d0:	ldr	r1, [sp, #16]
   533d4:	ldr	r0, [sp, #28]
   533d8:	bl	21e40 <fputs@plt+0x10d78>
   533dc:	ldr	r3, [sp, #28]
   533e0:	ldrb	r3, [r3, #69]	; 0x45
   533e4:	cmp	r3, #0
   533e8:	mov	r6, r0
   533ec:	beq	53418 <fputs@plt+0x42350>
   533f0:	mov	r1, r0
   533f4:	ldr	r0, [sp, #28]
   533f8:	bl	1e430 <fputs@plt+0xd368>
   533fc:	add	sp, sp, #124	; 0x7c
   53400:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   53404:	ldr	r3, [sp, #16]
   53408:	ldr	r0, [sp, #32]
   5340c:	ldr	r1, [r3, #16]
   53410:	bl	1c0b0 <fputs@plt+0xafe8>
   53414:	b	53238 <fputs@plt+0x42170>
   53418:	mov	r1, r0
   5341c:	mov	r2, #3
   53420:	ldr	r0, [sp, #20]
   53424:	bl	1f360 <fputs@plt+0xe298>
   53428:	subs	r1, r0, #0
   5342c:	beq	533fc <fputs@plt+0x42334>
   53430:	ldr	r3, [sp, #20]
   53434:	mov	r5, #48	; 0x30
   53438:	ldr	r2, [sp, #60]	; 0x3c
   5343c:	ldr	r0, [r3, #20]
   53440:	mla	r5, r5, r1, r0
   53444:	bl	1c088 <fputs@plt+0xafc0>
   53448:	cmp	r7, #73	; 0x49
   5344c:	ldrheq	r3, [r5, #20]
   53450:	orreq	r3, r3, #2048	; 0x800
   53454:	strheq	r3, [r5, #20]
   53458:	ldr	r3, [sp, #20]
   5345c:	ldr	r4, [r3, #20]
   53460:	ldr	r3, [sp, #56]	; 0x38
   53464:	add	r4, r4, r3
   53468:	ldrh	r3, [r4, #20]
   5346c:	orr	r3, r3, #8
   53470:	strh	r3, [r4, #20]
   53474:	ldr	r3, [sp, #24]
   53478:	ldr	r3, [r3]
   5347c:	ldrh	r7, [r3, #64]	; 0x40
   53480:	ands	r7, r7, #512	; 0x200
   53484:	bne	53770 <fputs@plt+0x426a8>
   53488:	ldrb	r3, [r6]
   5348c:	cmp	r3, #79	; 0x4f
   53490:	cmpne	r3, #73	; 0x49
   53494:	movne	r3, #1
   53498:	moveq	r3, #0
   5349c:	bne	53500 <fputs@plt+0x42438>
   534a0:	ldr	r7, [r6, #4]
   534a4:	ands	r7, r7, #1
   534a8:	movne	r7, r3
   534ac:	bne	53500 <fputs@plt+0x42438>
   534b0:	ldr	r0, [r6, #12]
   534b4:	bl	16cac <fputs@plt+0x5be4>
   534b8:	mov	r9, r0
   534bc:	ldr	r0, [r6, #16]
   534c0:	bl	16cac <fputs@plt+0x5be4>
   534c4:	cmp	r9, r0
   534c8:	beq	534d8 <fputs@plt+0x42410>
   534cc:	cmp	r0, #66	; 0x42
   534d0:	cmphi	r9, #66	; 0x42
   534d4:	bls	53500 <fputs@plt+0x42438>
   534d8:	ldr	r2, [r6, #16]
   534dc:	ldr	r1, [r6, #12]
   534e0:	ldr	r0, [sp, #24]
   534e4:	bl	33c58 <fputs@plt+0x22b90>
   534e8:	cmp	r0, #0
   534ec:	bne	53724 <fputs@plt+0x4265c>
   534f0:	ldrh	r3, [r4, #18]
   534f4:	mov	r7, #2048	; 0x800
   534f8:	orr	r3, r3, #2048	; 0x800
   534fc:	strh	r3, [r4, #18]
   53500:	ldr	r0, [r6, #16]
   53504:	ldr	r1, [r6, #12]
   53508:	ldr	r3, [r0, #4]
   5350c:	ldr	r2, [r1, #4]
   53510:	and	ip, r3, #256	; 0x100
   53514:	and	r2, r2, #256	; 0x100
   53518:	cmp	ip, r2
   5351c:	bne	5354c <fputs@plt+0x42484>
   53520:	cmp	ip, #0
   53524:	bicne	r3, r3, #256	; 0x100
   53528:	strne	r3, [r0, #4]
   5352c:	bne	5354c <fputs@plt+0x42484>
   53530:	ldr	r0, [sp, #24]
   53534:	bl	33af4 <fputs@plt+0x22a2c>
   53538:	cmp	r0, #0
   5353c:	ldrne	r2, [r6, #12]
   53540:	ldrne	r3, [r2, #4]
   53544:	orrne	r3, r3, #256	; 0x100
   53548:	strne	r3, [r2, #4]
   5354c:	ldr	r3, [r6, #16]
   53550:	ldr	r2, [r6, #12]
   53554:	str	r3, [r6, #12]
   53558:	ldrb	r3, [r6]
   5355c:	str	r2, [r6, #16]
   53560:	ldrd	r0, [sp, #40]	; 0x28
   53564:	cmp	r3, #79	; 0x4f
   53568:	subhi	r3, r3, #80	; 0x50
   5356c:	eorhi	r3, r3, #2
   53570:	addhi	r3, r3, #80	; 0x50
   53574:	strbhi	r3, [r6]
   53578:	ldr	r3, [sp, #84]	; 0x54
   5357c:	str	r3, [r5, #8]
   53580:	ldr	r3, [sp, #88]	; 0x58
   53584:	strd	sl, [r5, #40]	; 0x28
   53588:	str	r3, [r5, #12]
   5358c:	ldrd	r2, [sp, #64]	; 0x40
   53590:	orr	r3, r3, r1
   53594:	orr	r2, r2, r0
   53598:	strd	r2, [r5, #32]
   5359c:	ldrb	r3, [r6]
   535a0:	cmp	r3, #75	; 0x4b
   535a4:	moveq	r3, #1
   535a8:	beq	535d0 <fputs@plt+0x42508>
   535ac:	cmp	r3, #76	; 0x4c
   535b0:	moveq	r3, #256	; 0x100
   535b4:	beq	535d0 <fputs@plt+0x42508>
   535b8:	cmp	r3, #73	; 0x49
   535bc:	subne	r2, r3, #79	; 0x4f
   535c0:	movne	r3, #2
   535c4:	moveq	r3, #128	; 0x80
   535c8:	lslne	r3, r3, r2
   535cc:	uxthne	r3, r3
   535d0:	add	r7, r7, r3
   535d4:	and	r8, r8, r7
   535d8:	strh	r8, [r5, #18]
   535dc:	ldr	r3, [sp, #20]
   535e0:	ldrb	r3, [r3, #8]
   535e4:	cmp	r3, #72	; 0x48
   535e8:	bne	54204 <fputs@plt+0x4313c>
   535ec:	ldr	r3, [sp, #16]
   535f0:	ldrb	r3, [r3]
   535f4:	cmp	r3, #151	; 0x97
   535f8:	bne	54204 <fputs@plt+0x4313c>
   535fc:	ldr	r3, [sp, #16]
   53600:	ldr	r3, [r3, #20]
   53604:	cmp	r3, #0
   53608:	beq	54204 <fputs@plt+0x4313c>
   5360c:	ldr	r2, [r3]
   53610:	cmp	r2, #2
   53614:	bne	54204 <fputs@plt+0x4313c>
   53618:	ldr	r3, [sp, #24]
   5361c:	ldr	r1, [sp, #16]
   53620:	ldr	r3, [r3]
   53624:	str	r3, [sp, #48]	; 0x30
   53628:	mov	r3, #0
   5362c:	str	r3, [sp]
   53630:	ldr	r0, [sp, #48]	; 0x30
   53634:	mov	r3, #1
   53638:	ldr	r1, [r1, #8]
   5363c:	bl	1fb78 <fputs@plt+0xeab0>
   53640:	cmp	r0, #0
   53644:	beq	54204 <fputs@plt+0x4313c>
   53648:	ldrh	r3, [r0, #2]
   5364c:	tst	r3, #4
   53650:	beq	54204 <fputs@plt+0x4313c>
   53654:	and	r3, r3, #8
   53658:	str	r3, [sp, #40]	; 0x28
   5365c:	ldr	r3, [sp, #16]
   53660:	ldr	r6, [r3, #20]
   53664:	ldr	r3, [r6, #4]
   53668:	ldr	r5, [r3, #20]
   5366c:	ldrb	r3, [r5]
   53670:	cmp	r3, #152	; 0x98
   53674:	bne	54204 <fputs@plt+0x4313c>
   53678:	ldr	r3, [r0, #4]
   5367c:	mov	r0, r5
   53680:	ldrb	r2, [r3, #1]
   53684:	ldrb	r8, [r3]
   53688:	ldrb	r9, [r3, #2]
   5368c:	str	r2, [sp, #72]	; 0x48
   53690:	bl	16cac <fputs@plt+0x5be4>
   53694:	cmp	r0, #66	; 0x42
   53698:	bne	54204 <fputs@plt+0x4313c>
   5369c:	ldr	r3, [r5, #44]	; 0x2c
   536a0:	ldrb	r3, [r3, #42]	; 0x2a
   536a4:	tst	r3, #16
   536a8:	bne	54204 <fputs@plt+0x4313c>
   536ac:	ldr	r3, [r6, #4]
   536b0:	ldr	r0, [r3]
   536b4:	bl	16584 <fputs@plt+0x54bc>
   536b8:	ldrb	fp, [r0]
   536bc:	mov	sl, r0
   536c0:	cmp	fp, #135	; 0x87
   536c4:	bne	53f50 <fputs@plt+0x42e88>
   536c8:	ldr	r3, [sp, #24]
   536cc:	ldrsh	r5, [r0, #32]
   536d0:	ldr	r3, [r3, #480]	; 0x1e0
   536d4:	cmp	r3, #0
   536d8:	bne	53ee8 <fputs@plt+0x42e20>
   536dc:	mov	r7, #0
   536e0:	mov	r6, r7
   536e4:	ldr	r3, [sp, #24]
   536e8:	cmp	r5, #32
   536ec:	suble	r5, r5, #1
   536f0:	ldr	r3, [r3, #8]
   536f4:	movle	r1, #1
   536f8:	mvngt	r2, #0
   536fc:	ldrle	r2, [r3, #188]	; 0xbc
   53700:	strgt	r2, [r3, #188]	; 0xbc
   53704:	orrle	r5, r2, r1, lsl r5
   53708:	strle	r5, [r3, #188]	; 0xbc
   5370c:	cmp	r6, #0
   53710:	movne	r5, #0
   53714:	bne	53f88 <fputs@plt+0x42ec0>
   53718:	mov	r5, r6
   5371c:	mov	r8, r6
   53720:	b	54094 <fputs@plt+0x42fcc>
   53724:	ldr	r1, [pc, #2120]	; 53f74 <fputs@plt+0x42eac>
   53728:	ldr	r0, [r0]
   5372c:	bl	1407c <fputs@plt+0x2fb4>
   53730:	cmp	r0, #0
   53734:	beq	534f0 <fputs@plt+0x42428>
   53738:	ldr	r1, [r6, #12]
   5373c:	ldr	r0, [sp, #24]
   53740:	bl	33af4 <fputs@plt+0x22a2c>
   53744:	ldr	r1, [r6, #16]
   53748:	subs	r7, r0, #0
   5374c:	ldr	r0, [sp, #24]
   53750:	ldrne	r7, [r7]
   53754:	bl	33af4 <fputs@plt+0x22a2c>
   53758:	subs	r1, r0, #0
   5375c:	mov	r0, r7
   53760:	ldrne	r1, [r1]
   53764:	bl	1407c <fputs@plt+0x2fb4>
   53768:	cmp	r0, #0
   5376c:	beq	534f0 <fputs@plt+0x42428>
   53770:	mov	r7, #0
   53774:	b	53500 <fputs@plt+0x42438>
   53778:	ldr	r6, [sp, #16]
   5377c:	mov	r5, r4
   53780:	b	53770 <fputs@plt+0x426a8>
   53784:	cmp	r7, #74	; 0x4a
   53788:	bne	5385c <fputs@plt+0x42794>
   5378c:	ldr	r3, [sp, #20]
   53790:	ldrb	r3, [r3, #8]
   53794:	cmp	r3, #72	; 0x48
   53798:	bne	535dc <fputs@plt+0x42514>
   5379c:	ldr	r3, [sp, #16]
   537a0:	ldr	sl, [pc, #1984]	; 53f68 <fputs@plt+0x42ea0>
   537a4:	mov	r5, r6
   537a8:	ldr	r9, [r3, #20]
   537ac:	mov	r8, #20
   537b0:	ldr	r3, [sp, #16]
   537b4:	mov	r2, r5
   537b8:	ldr	r0, [sp, #28]
   537bc:	ldr	r1, [r3, #12]
   537c0:	ldrb	r4, [r6, sl]
   537c4:	bl	21e40 <fputs@plt+0x10d78>
   537c8:	mul	r3, r8, r6
   537cc:	ldr	r1, [r9, #4]
   537d0:	mov	r2, r5
   537d4:	add	r6, r6, #1
   537d8:	ldr	r1, [r1, r3]
   537dc:	mov	r7, r0
   537e0:	ldr	r0, [sp, #28]
   537e4:	bl	21e40 <fputs@plt+0x10d78>
   537e8:	mov	r2, r7
   537ec:	mov	r1, r4
   537f0:	str	r5, [sp]
   537f4:	mov	r3, r0
   537f8:	ldr	r0, [sp, #24]
   537fc:	bl	314ac <fputs@plt+0x203e4>
   53800:	ldr	r1, [sp, #16]
   53804:	mov	r4, r0
   53808:	bl	177f8 <fputs@plt+0x6730>
   5380c:	mov	r1, r4
   53810:	mov	r2, #3
   53814:	ldr	r0, [sp, #20]
   53818:	bl	1f360 <fputs@plt+0xe298>
   5381c:	ldr	r1, [sp, #20]
   53820:	mov	r2, r0
   53824:	mov	r7, r0
   53828:	ldr	r0, [sp, #36]	; 0x24
   5382c:	bl	53190 <fputs@plt+0x420c8>
   53830:	ldr	r3, [sp, #20]
   53834:	ldr	r2, [sp, #60]	; 0x3c
   53838:	mov	r1, r7
   5383c:	ldr	r4, [r3, #20]
   53840:	mov	r0, r4
   53844:	bl	1c088 <fputs@plt+0xafc0>
   53848:	cmp	r6, #2
   5384c:	bne	537b0 <fputs@plt+0x426e8>
   53850:	ldr	r3, [sp, #56]	; 0x38
   53854:	add	r4, r4, r3
   53858:	b	535dc <fputs@plt+0x42514>
   5385c:	cmp	r7, #71	; 0x47
   53860:	bne	535dc <fputs@plt+0x42514>
   53864:	mov	r2, #416	; 0x1a0
   53868:	mov	r3, #0
   5386c:	ldr	r0, [sp, #28]
   53870:	bl	1f9d8 <fputs@plt+0xe910>
   53874:	cmp	r0, #0
   53878:	mov	r5, r0
   5387c:	str	r0, [r4, #12]
   53880:	beq	53d84 <fputs@plt+0x42cbc>
   53884:	ldrh	r3, [r4, #20]
   53888:	add	r8, r0, #24
   5388c:	mov	r2, #384	; 0x180
   53890:	orr	r3, r3, #16
   53894:	strh	r3, [r4, #20]
   53898:	mov	r1, r6
   5389c:	mov	r0, r8
   538a0:	bl	10eac <memset@plt>
   538a4:	ldr	r3, [sp, #72]	; 0x48
   538a8:	mov	r2, r7
   538ac:	ldr	r1, [sp, #16]
   538b0:	stm	r5, {r3, r6}
   538b4:	mov	r3, #8
   538b8:	str	r3, [r5, #16]
   538bc:	mov	r0, r5
   538c0:	str	r6, [r5, #12]
   538c4:	str	r8, [r5, #20]
   538c8:	bl	1f4ac <fputs@plt+0xe3e4>
   538cc:	mov	r1, r5
   538d0:	ldr	r0, [sp, #36]	; 0x24
   538d4:	bl	5445c <fputs@plt+0x43394>
   538d8:	ldr	r3, [sp, #28]
   538dc:	ldrb	r3, [r3, #69]	; 0x45
   538e0:	cmp	r3, #0
   538e4:	bne	53d84 <fputs@plt+0x42cbc>
   538e8:	ldr	r3, [r5, #12]
   538ec:	ldr	r7, [r5, #20]
   538f0:	sub	r3, r3, #1
   538f4:	mvn	r2, #0
   538f8:	str	r3, [sp, #76]	; 0x4c
   538fc:	add	r7, r7, #48	; 0x30
   53900:	mvn	r3, #0
   53904:	strd	r2, [sp, #40]	; 0x28
   53908:	strd	r2, [sp, #48]	; 0x30
   5390c:	ldr	r3, [sp, #40]	; 0x28
   53910:	ldr	r2, [sp, #44]	; 0x2c
   53914:	ldr	r8, [sp, #76]	; 0x4c
   53918:	orr	r3, r3, r2
   5391c:	mvn	r8, r8
   53920:	cmp	r3, #0
   53924:	lsr	r8, r8, #31
   53928:	moveq	r8, #0
   5392c:	cmp	r8, #0
   53930:	bne	53a4c <fputs@plt+0x42984>
   53934:	ldrd	r0, [sp, #40]	; 0x28
   53938:	add	r3, r5, #416	; 0x1a0
   5393c:	mov	r2, r0
   53940:	strd	r0, [r3, #-8]
   53944:	mov	r3, r1
   53948:	orrs	r3, r2, r3
   5394c:	moveq	r3, #0
   53950:	movne	r3, #512	; 0x200
   53954:	strh	r3, [r4, #18]
   53958:	beq	5396c <fputs@plt+0x428a4>
   5395c:	ldr	r3, [r5, #12]
   53960:	cmp	r3, #2
   53964:	streq	r3, [sp, #40]	; 0x28
   53968:	beq	53cd0 <fputs@plt+0x42c08>
   5396c:	ldrd	r2, [sp, #48]	; 0x30
   53970:	orrs	r3, r2, r3
   53974:	beq	53d84 <fputs@plt+0x42cbc>
   53978:	mov	sl, r6
   5397c:	mov	r2, r6
   53980:	mvn	r3, #0
   53984:	mov	fp, #1
   53988:	eor	r1, r2, #1
   5398c:	cmp	sl, #1
   53990:	movgt	r1, #0
   53994:	andle	r1, r1, #1
   53998:	cmp	r1, #0
   5399c:	bne	53d70 <fputs@plt+0x42ca8>
   539a0:	cmp	r2, #0
   539a4:	beq	53d84 <fputs@plt+0x42cbc>
   539a8:	ldr	r6, [r5, #12]
   539ac:	ldr	r5, [r5, #20]
   539b0:	sub	r6, r6, #1
   539b4:	add	r5, r5, #48	; 0x30
   539b8:	mov	r7, r1
   539bc:	mov	r8, r1
   539c0:	cmp	r6, #0
   539c4:	bge	53e88 <fputs@plt+0x42dc0>
   539c8:	mov	r2, #0
   539cc:	ldr	r0, [sp, #28]
   539d0:	bl	21e40 <fputs@plt+0x10d78>
   539d4:	mov	r3, #0
   539d8:	str	r3, [sp]
   539dc:	mov	r1, #75	; 0x4b
   539e0:	mov	r2, r0
   539e4:	ldr	r0, [sp, #24]
   539e8:	bl	314ac <fputs@plt+0x203e4>
   539ec:	subs	r5, r0, #0
   539f0:	beq	53ed8 <fputs@plt+0x42e10>
   539f4:	ldr	r1, [sp, #16]
   539f8:	bl	177f8 <fputs@plt+0x6730>
   539fc:	mov	r1, r5
   53a00:	str	r7, [r5, #20]
   53a04:	mov	r2, #3
   53a08:	ldr	r0, [sp, #20]
   53a0c:	bl	1f360 <fputs@plt+0xe298>
   53a10:	ldr	r1, [sp, #20]
   53a14:	mov	r2, r0
   53a18:	mov	r5, r0
   53a1c:	ldr	r0, [sp, #36]	; 0x24
   53a20:	bl	53190 <fputs@plt+0x420c8>
   53a24:	ldr	r3, [sp, #20]
   53a28:	ldr	r2, [sp, #60]	; 0x3c
   53a2c:	mov	r1, r5
   53a30:	ldr	r0, [r3, #20]
   53a34:	ldr	r3, [sp, #56]	; 0x38
   53a38:	add	r4, r0, r3
   53a3c:	bl	1c088 <fputs@plt+0xafc0>
   53a40:	mov	r3, #4096	; 0x1000
   53a44:	strh	r3, [r4, #18]
   53a48:	b	53d84 <fputs@plt+0x42cbc>
   53a4c:	ldrh	r8, [r7, #-30]	; 0xffffffe2
   53a50:	ldr	r3, [pc, #1300]	; 53f6c <fputs@plt+0x42ea4>
   53a54:	ands	r9, r8, r3
   53a58:	bne	53b70 <fputs@plt+0x42aa8>
   53a5c:	mov	r2, #408	; 0x198
   53a60:	mov	r3, #0
   53a64:	ldr	r0, [sp, #28]
   53a68:	bl	1ed14 <fputs@plt+0xdc4c>
   53a6c:	subs	r8, r0, #0
   53a70:	beq	53b30 <fputs@plt+0x42a68>
   53a74:	ldrh	r3, [r7, #-28]	; 0xffffffe4
   53a78:	add	sl, r8, #24
   53a7c:	mov	r1, r9
   53a80:	orr	r3, r3, #32
   53a84:	strh	r3, [r7, #-28]	; 0xffffffe4
   53a88:	mov	r3, #1024	; 0x400
   53a8c:	str	r8, [r7, #-36]	; 0xffffffdc
   53a90:	strh	r3, [r7, #-30]	; 0xffffffe2
   53a94:	mov	r2, #384	; 0x180
   53a98:	mov	r0, sl
   53a9c:	bl	10eac <memset@plt>
   53aa0:	ldr	r3, [sp, #20]
   53aa4:	mov	r0, r8
   53aa8:	mov	r2, #72	; 0x48
   53aac:	ldr	r3, [r3]
   53ab0:	ldr	r1, [r7, #-48]	; 0xffffffd0
   53ab4:	str	r9, [r8, #12]
   53ab8:	stm	r8, {r3, r9}
   53abc:	mov	r3, #8
   53ac0:	str	r3, [r8, #16]
   53ac4:	str	sl, [r8, #20]
   53ac8:	bl	1f4ac <fputs@plt+0xe3e4>
   53acc:	mov	r1, r8
   53ad0:	ldr	r0, [sp, #36]	; 0x24
   53ad4:	bl	5445c <fputs@plt+0x43394>
   53ad8:	ldr	r3, [sp, #20]
   53adc:	str	r3, [r8, #4]
   53ae0:	ldr	r3, [sp, #28]
   53ae4:	ldrb	r3, [r3, #69]	; 0x45
   53ae8:	cmp	r3, #0
   53aec:	movne	r8, #0
   53af0:	movne	r9, #0
   53af4:	bne	53b20 <fputs@plt+0x42a58>
   53af8:	ldr	fp, [r8, #20]
   53afc:	ldr	r3, [r8, #12]
   53b00:	add	fp, fp, #48	; 0x30
   53b04:	mov	sl, r6
   53b08:	mov	r8, #0
   53b0c:	mov	r9, #0
   53b10:	str	r3, [sp, #48]	; 0x30
   53b14:	ldr	r3, [sp, #48]	; 0x30
   53b18:	cmp	sl, r3
   53b1c:	blt	53b3c <fputs@plt+0x42a74>
   53b20:	ldrd	r2, [sp, #40]	; 0x28
   53b24:	and	r2, r2, r8
   53b28:	and	r3, r3, r9
   53b2c:	strd	r2, [sp, #40]	; 0x28
   53b30:	mov	r2, #0
   53b34:	mov	r3, #0
   53b38:	b	53be0 <fputs@plt+0x42b18>
   53b3c:	ldr	r2, [fp, #-48]	; 0xffffffd0
   53b40:	ldrb	r0, [r2]
   53b44:	bl	1c058 <fputs@plt+0xaf90>
   53b48:	cmp	r0, #0
   53b4c:	beq	53b64 <fputs@plt+0x42a9c>
   53b50:	ldr	r1, [fp, #-40]	; 0xffffffd8
   53b54:	ldr	r0, [sp, #32]
   53b58:	bl	17934 <fputs@plt+0x686c>
   53b5c:	orr	r8, r8, r0
   53b60:	orr	r9, r9, r1
   53b64:	add	sl, sl, #1
   53b68:	add	fp, fp, #48	; 0x30
   53b6c:	b	53b14 <fputs@plt+0x42a4c>
   53b70:	ldrh	r9, [r7, #-28]	; 0xffffffe4
   53b74:	tst	r9, #8
   53b78:	bne	53be4 <fputs@plt+0x42b1c>
   53b7c:	ldr	r1, [r7, #-40]	; 0xffffffd8
   53b80:	ldr	r0, [sp, #32]
   53b84:	bl	17934 <fputs@plt+0x686c>
   53b88:	tst	r9, #2
   53b8c:	mov	sl, r0
   53b90:	mov	fp, r1
   53b94:	beq	53bbc <fputs@plt+0x42af4>
   53b98:	ldr	r3, [r7, #-44]	; 0xffffffd4
   53b9c:	ldr	r2, [r5, #20]
   53ba0:	mov	r1, #48	; 0x30
   53ba4:	ldr	r0, [sp, #32]
   53ba8:	mla	r3, r1, r3, r2
   53bac:	ldr	r1, [r3, #8]
   53bb0:	bl	17934 <fputs@plt+0x686c>
   53bb4:	orr	sl, sl, r0
   53bb8:	orr	fp, fp, r1
   53bbc:	ldrd	r2, [sp, #40]	; 0x28
   53bc0:	tst	r8, #2
   53bc4:	and	r2, r2, sl
   53bc8:	and	r3, r3, fp
   53bcc:	strd	r2, [sp, #40]	; 0x28
   53bd0:	beq	53b30 <fputs@plt+0x42a68>
   53bd4:	ldrd	r2, [sp, #48]	; 0x30
   53bd8:	and	r2, r2, sl
   53bdc:	and	r3, r3, fp
   53be0:	strd	r2, [sp, #48]	; 0x30
   53be4:	ldr	r3, [sp, #76]	; 0x4c
   53be8:	add	r7, r7, #48	; 0x30
   53bec:	sub	r3, r3, #1
   53bf0:	str	r3, [sp, #76]	; 0x4c
   53bf4:	b	5390c <fputs@plt+0x42844>
   53bf8:	ldrh	r7, [r9, #18]
   53bfc:	tst	r7, #62	; 0x3e
   53c00:	beq	53ca4 <fputs@plt+0x42bdc>
   53c04:	ldrh	r2, [r3, #18]
   53c08:	tst	r2, #62	; 0x3e
   53c0c:	beq	53ca4 <fputs@plt+0x42bdc>
   53c10:	orr	r7, r7, r2
   53c14:	bics	r2, r7, #26
   53c18:	beq	53c24 <fputs@plt+0x42b5c>
   53c1c:	bics	r2, r7, #38	; 0x26
   53c20:	bne	53ca4 <fputs@plt+0x42bdc>
   53c24:	ldr	r3, [r3]
   53c28:	ldr	fp, [r9]
   53c2c:	mvn	r2, #0
   53c30:	ldr	r1, [r3, #12]
   53c34:	ldr	r0, [fp, #12]
   53c38:	str	r3, [sp, #76]	; 0x4c
   53c3c:	bl	1c9dc <fputs@plt+0xb914>
   53c40:	ldr	r3, [sp, #76]	; 0x4c
   53c44:	cmp	r0, #0
   53c48:	bne	53ca4 <fputs@plt+0x42bdc>
   53c4c:	mvn	r2, #0
   53c50:	ldr	r1, [r3, #16]
   53c54:	ldr	r0, [fp, #16]
   53c58:	bl	1c9dc <fputs@plt+0xb914>
   53c5c:	cmp	r0, #0
   53c60:	bne	53ca4 <fputs@plt+0x42bdc>
   53c64:	sub	r3, r7, #1
   53c68:	tst	r3, r7
   53c6c:	beq	53c7c <fputs@plt+0x42bb4>
   53c70:	tst	r7, #24
   53c74:	moveq	r7, #32
   53c78:	movne	r7, #8
   53c7c:	ldr	r3, [sp, #20]
   53c80:	mov	r1, fp
   53c84:	mov	r2, #0
   53c88:	ldr	r3, [r3]
   53c8c:	ldr	r3, [r3]
   53c90:	ldr	r0, [r3]
   53c94:	bl	21e40 <fputs@plt+0x10d78>
   53c98:	subs	r1, r0, #0
   53c9c:	movne	r3, #79	; 0x4f
   53ca0:	bne	53cf4 <fputs@plt+0x42c2c>
   53ca4:	add	sl, sl, #1
   53ca8:	ldr	r3, [r5, #20]
   53cac:	ldrh	r2, [r3, #66]	; 0x42
   53cb0:	cmp	r2, #1024	; 0x400
   53cb4:	beq	53d28 <fputs@plt+0x42c60>
   53cb8:	cmp	sl, #0
   53cbc:	bne	53ccc <fputs@plt+0x42c04>
   53cc0:	add	r3, r3, #48	; 0x30
   53cc4:	cmp	r3, #0
   53cc8:	bne	53bf8 <fputs@plt+0x42b30>
   53ccc:	add	r8, r8, #1
   53cd0:	ldr	r9, [r5, #20]
   53cd4:	ldrh	r3, [r9, #18]
   53cd8:	cmp	r3, #1024	; 0x400
   53cdc:	beq	53d48 <fputs@plt+0x42c80>
   53ce0:	cmp	r8, #0
   53ce4:	bne	5396c <fputs@plt+0x428a4>
   53ce8:	mov	sl, #0
   53cec:	b	53ca8 <fputs@plt+0x42be0>
   53cf0:	add	r3, r3, #1
   53cf4:	ldr	r0, [sp, #40]	; 0x28
   53cf8:	sub	r2, r3, #79	; 0x4f
   53cfc:	cmp	r7, r0, lsl r2
   53d00:	bne	53cf0 <fputs@plt+0x42c28>
   53d04:	strb	r3, [r1]
   53d08:	mov	r2, #3
   53d0c:	ldr	r0, [sp, #20]
   53d10:	bl	1f360 <fputs@plt+0xe298>
   53d14:	ldr	r1, [sp, #20]
   53d18:	mov	r2, r0
   53d1c:	ldr	r0, [sp, #36]	; 0x24
   53d20:	bl	53190 <fputs@plt+0x420c8>
   53d24:	b	53ca4 <fputs@plt+0x42bdc>
   53d28:	ldr	r3, [r3, #60]	; 0x3c
   53d2c:	ldr	r2, [r3, #12]
   53d30:	cmp	sl, r2
   53d34:	bge	53ccc <fputs@plt+0x42c04>
   53d38:	ldr	r3, [r3, #20]
   53d3c:	mov	r2, #48	; 0x30
   53d40:	mla	r3, r2, sl, r3
   53d44:	b	53cc4 <fputs@plt+0x42bfc>
   53d48:	ldr	r3, [r9, #12]
   53d4c:	ldr	r2, [r3, #12]
   53d50:	cmp	r8, r2
   53d54:	bge	5396c <fputs@plt+0x428a4>
   53d58:	ldr	r9, [r3, #20]
   53d5c:	mov	r3, #48	; 0x30
   53d60:	mlas	r3, r8, r3, r9
   53d64:	mov	r9, r3
   53d68:	bne	53ce8 <fputs@plt+0x42c20>
   53d6c:	b	5396c <fputs@plt+0x428a4>
   53d70:	ldr	r8, [r5, #12]
   53d74:	ldr	r7, [r5, #20]
   53d78:	sub	r8, r8, #1
   53d7c:	cmp	r8, #0
   53d80:	bge	53d90 <fputs@plt+0x42cc8>
   53d84:	ldr	r3, [sp, #20]
   53d88:	ldr	r4, [r3, #20]
   53d8c:	b	53850 <fputs@plt+0x42788>
   53d90:	ldrh	r2, [r7, #20]
   53d94:	ldr	r9, [r7, #8]
   53d98:	bic	r2, r2, #64	; 0x40
   53d9c:	cmp	r9, r3
   53da0:	strh	r2, [r7, #20]
   53da4:	beq	53e04 <fputs@plt+0x42d3c>
   53da8:	mov	r1, r9
   53dac:	ldr	r0, [sp, #32]
   53db0:	str	r3, [sp, #40]	; 0x28
   53db4:	bl	17934 <fputs@plt+0x686c>
   53db8:	ldrd	r2, [sp, #48]	; 0x30
   53dbc:	and	r3, r3, r1
   53dc0:	and	r2, r2, r0
   53dc4:	mov	r1, r3
   53dc8:	mov	r0, r2
   53dcc:	orrs	r3, r0, r1
   53dd0:	ldr	r3, [sp, #40]	; 0x28
   53dd4:	beq	53e04 <fputs@plt+0x42d3c>
   53dd8:	ldr	r3, [r7, #12]
   53ddc:	mov	r2, fp
   53de0:	add	r7, r7, #48	; 0x30
   53de4:	cmp	r8, #0
   53de8:	movlt	r1, #0
   53dec:	andge	r1, r2, #1
   53df0:	cmp	r1, #0
   53df4:	bne	53e10 <fputs@plt+0x42d48>
   53df8:	add	sl, sl, #1
   53dfc:	mov	r3, r9
   53e00:	b	53988 <fputs@plt+0x428c0>
   53e04:	sub	r8, r8, #1
   53e08:	add	r7, r7, #48	; 0x30
   53e0c:	b	53d7c <fputs@plt+0x42cb4>
   53e10:	ldr	r2, [r7, #-40]	; 0xffffffd8
   53e14:	cmp	r9, r2
   53e18:	ldrhne	r2, [r7, #-28]	; 0xffffffe4
   53e1c:	bicne	r2, r2, #64	; 0x40
   53e20:	bne	53e7c <fputs@plt+0x42db4>
   53e24:	ldr	r2, [r7, #-36]	; 0xffffffdc
   53e28:	cmp	r3, r2
   53e2c:	beq	53e40 <fputs@plt+0x42d78>
   53e30:	mov	r2, r6
   53e34:	sub	r8, r8, #1
   53e38:	add	r7, r7, #48	; 0x30
   53e3c:	b	53de4 <fputs@plt+0x42d1c>
   53e40:	ldr	r2, [r7, #-48]	; 0xffffffd0
   53e44:	str	r3, [sp, #76]	; 0x4c
   53e48:	ldr	r0, [r2, #16]
   53e4c:	bl	16cac <fputs@plt+0x5be4>
   53e50:	ldr	r1, [r7, #-48]	; 0xffffffd0
   53e54:	str	r0, [sp, #40]	; 0x28
   53e58:	ldr	r0, [r1, #12]
   53e5c:	bl	16cac <fputs@plt+0x5be4>
   53e60:	ldr	r2, [sp, #40]	; 0x28
   53e64:	ldr	r3, [sp, #76]	; 0x4c
   53e68:	cmp	r2, #0
   53e6c:	cmpne	r0, r2
   53e70:	bne	53e30 <fputs@plt+0x42d68>
   53e74:	ldrh	r2, [r7, #-28]	; 0xffffffe4
   53e78:	orr	r2, r2, #64	; 0x40
   53e7c:	strh	r2, [r7, #-28]	; 0xffffffe4
   53e80:	mov	r2, fp
   53e84:	b	53e34 <fputs@plt+0x42d6c>
   53e88:	ldrh	r3, [r5, #-28]	; 0xffffffe4
   53e8c:	tst	r3, #64	; 0x40
   53e90:	beq	53ecc <fputs@plt+0x42e04>
   53e94:	ldr	r3, [r5, #-48]	; 0xffffffd0
   53e98:	mov	r2, r8
   53e9c:	ldr	r0, [sp, #28]
   53ea0:	ldr	r1, [r3, #16]
   53ea4:	bl	21e40 <fputs@plt+0x10d78>
   53ea8:	ldr	r3, [sp, #72]	; 0x48
   53eac:	mov	r1, r7
   53eb0:	ldr	r3, [r3]
   53eb4:	mov	r2, r0
   53eb8:	ldr	r0, [r3]
   53ebc:	bl	2997c <fputs@plt+0x188b4>
   53ec0:	ldr	r3, [r5, #-48]	; 0xffffffd0
   53ec4:	ldr	r1, [r3, #12]
   53ec8:	mov	r7, r0
   53ecc:	sub	r6, r6, #1
   53ed0:	add	r5, r5, #48	; 0x30
   53ed4:	b	539c0 <fputs@plt+0x428f8>
   53ed8:	mov	r1, r7
   53edc:	ldr	r0, [sp, #28]
   53ee0:	bl	1e4b4 <fputs@plt+0xd3ec>
   53ee4:	b	53a40 <fputs@plt+0x42978>
   53ee8:	mov	r1, #40	; 0x28
   53eec:	mvn	r2, #39	; 0x27
   53ef0:	smlabb	r1, r5, r1, r2
   53ef4:	ldr	r2, [r3, #60]	; 0x3c
   53ef8:	add	r1, r2, r1
   53efc:	str	r1, [sp, #76]	; 0x4c
   53f00:	ldrh	r6, [r1, #8]
   53f04:	ands	r6, r6, #1
   53f08:	bne	536dc <fputs@plt+0x42614>
   53f0c:	ldr	r0, [r3]
   53f10:	bl	1fa00 <fputs@plt+0xe938>
   53f14:	subs	r7, r0, #0
   53f18:	beq	536dc <fputs@plt+0x42614>
   53f1c:	ldr	r1, [sp, #76]	; 0x4c
   53f20:	bl	2805c <fputs@plt+0x16f94>
   53f24:	ldrh	r3, [r7, #8]
   53f28:	and	r2, r3, #31
   53f2c:	ldr	r3, [pc, #76]	; 53f80 <fputs@plt+0x42eb8>
   53f30:	add	r3, r3, r2
   53f34:	ldrb	r3, [r3, #3069]	; 0xbfd
   53f38:	cmp	r3, #3
   53f3c:	bne	536e4 <fputs@plt+0x4261c>
   53f40:	mov	r0, r7
   53f44:	bl	2b2cc <fputs@plt+0x1a204>
   53f48:	mov	r6, r0
   53f4c:	b	536e4 <fputs@plt+0x4261c>
   53f50:	cmp	fp, #97	; 0x61
   53f54:	bne	5436c <fputs@plt+0x432a4>
   53f58:	ldr	r6, [r0, #8]
   53f5c:	mov	r7, #0
   53f60:	b	5370c <fputs@plt+0x42644>
   53f64:	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
   53f68:	andeq	r3, r7, r8, lsl sl
   53f6c:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   53f70:	andeq	r7, r7, r5, asr #20
   53f74:	andeq	r7, r7, ip, asr #20
   53f78:	andeq	r0, r0, r3, lsl #2
   53f7c:	andeq	r3, r7, ip, lsl sl
   53f80:			; <UNDEFINED> instruction: 0x00072ab8
   53f84:	add	r5, r5, #1
   53f88:	ldrb	r2, [r6, r5]
   53f8c:	mov	r3, r5
   53f90:	cmp	r2, #0
   53f94:	beq	53fb4 <fputs@plt+0x42eec>
   53f98:	cmp	r2, r8
   53f9c:	beq	53fb4 <fputs@plt+0x42eec>
   53fa0:	ldr	r1, [sp, #72]	; 0x48
   53fa4:	cmp	r2, r1
   53fa8:	beq	53fb4 <fputs@plt+0x42eec>
   53fac:	cmp	r2, r9
   53fb0:	bne	53f84 <fputs@plt+0x42ebc>
   53fb4:	cmp	r5, #0
   53fb8:	beq	54384 <fputs@plt+0x432bc>
   53fbc:	add	r5, r6, r5
   53fc0:	ldrb	r1, [r5, #-1]
   53fc4:	cmp	r1, #255	; 0xff
   53fc8:	beq	54380 <fputs@plt+0x432b8>
   53fcc:	cmp	r2, r8
   53fd0:	mov	r1, #97	; 0x61
   53fd4:	ldrbeq	r9, [r5, #1]
   53fd8:	mov	r2, r6
   53fdc:	ldr	r0, [sp, #48]	; 0x30
   53fe0:	clzeq	r9, r9
   53fe4:	movne	r9, #0
   53fe8:	lsreq	r9, r9, #5
   53fec:	str	r3, [sp, #72]	; 0x48
   53ff0:	bl	1f230 <fputs@plt+0xe168>
   53ff4:	mov	r5, r9
   53ff8:	subs	r8, r0, #0
   53ffc:	movne	r1, #0
   54000:	ldrne	r2, [r8, #8]
   54004:	ldrne	r3, [sp, #72]	; 0x48
   54008:	strbne	r1, [r2, r3]
   5400c:	cmp	fp, #135	; 0x87
   54010:	bne	54094 <fputs@plt+0x42fcc>
   54014:	ldr	r3, [sp, #24]
   54018:	ldr	fp, [r3, #8]
   5401c:	ldrsh	r3, [sl, #32]
   54020:	cmp	r3, #32
   54024:	suble	r3, r3, #1
   54028:	ldrle	r2, [fp, #188]	; 0xbc
   5402c:	movle	r1, #1
   54030:	mvngt	r3, #0
   54034:	orrle	r3, r2, r1, lsl r3
   54038:	cmp	r9, #0
   5403c:	str	r3, [fp, #188]	; 0xbc
   54040:	beq	54094 <fputs@plt+0x42fcc>
   54044:	ldr	r3, [sl, #8]
   54048:	ldrb	r3, [r3, #1]
   5404c:	cmp	r3, #0
   54050:	beq	54094 <fputs@plt+0x42fcc>
   54054:	ldr	r0, [sp, #24]
   54058:	bl	168d0 <fputs@plt+0x5808>
   5405c:	mov	r1, sl
   54060:	mov	r2, r0
   54064:	mov	r9, r0
   54068:	ldr	r0, [sp, #24]
   5406c:	bl	50494 <fputs@plt+0x3f3cc>
   54070:	ldr	r1, [fp, #32]
   54074:	mov	r0, fp
   54078:	sub	r1, r1, #1
   5407c:	bl	162ac <fputs@plt+0x51e4>
   54080:	mov	r3, #0
   54084:	mov	r1, r9
   54088:	str	r3, [r0, #12]
   5408c:	ldr	r0, [sp, #24]
   54090:	bl	1bdc4 <fputs@plt+0xacfc>
   54094:	mov	r0, r7
   54098:	bl	23cfc <fputs@plt+0x12c34>
   5409c:	cmp	r6, #0
   540a0:	beq	54204 <fputs@plt+0x4313c>
   540a4:	ldr	r3, [sp, #16]
   540a8:	mov	r2, #0
   540ac:	mov	r1, r8
   540b0:	ldr	r3, [r3, #20]
   540b4:	ldr	r0, [sp, #28]
   540b8:	ldr	r3, [r3, #4]
   540bc:	ldr	r9, [r3, #20]
   540c0:	bl	21e40 <fputs@plt+0x10d78>
   540c4:	ldr	r3, [sp, #40]	; 0x28
   540c8:	cmp	r3, #0
   540cc:	mov	r6, r0
   540d0:	beq	54390 <fputs@plt+0x432c8>
   540d4:	ldr	r3, [sp, #28]
   540d8:	ldrb	r3, [r3, #69]	; 0x45
   540dc:	cmp	r3, #0
   540e0:	beq	543f0 <fputs@plt+0x43328>
   540e4:	ldr	r2, [sp, #40]	; 0x28
   540e8:	ldr	r3, [pc, #-384]	; 53f70 <fputs@plt+0x42ea8>
   540ec:	cmp	r2, #0
   540f0:	mov	r1, r9
   540f4:	mov	r2, #0
   540f8:	ldr	r0, [sp, #28]
   540fc:	ldr	r4, [pc, #-400]	; 53f74 <fputs@plt+0x42eac>
   54100:	moveq	r4, r3
   54104:	bl	21e40 <fputs@plt+0x10d78>
   54108:	mov	r2, r4
   5410c:	mov	r7, #0
   54110:	mov	r1, r0
   54114:	ldr	r0, [sp, #24]
   54118:	bl	1f270 <fputs@plt+0xe1a8>
   5411c:	mov	r3, r8
   54120:	mov	r1, #83	; 0x53
   54124:	str	r7, [sp]
   54128:	mov	r2, r0
   5412c:	ldr	r0, [sp, #24]
   54130:	bl	314ac <fputs@plt+0x203e4>
   54134:	ldr	r1, [sp, #16]
   54138:	mov	r8, r0
   5413c:	bl	177f8 <fputs@plt+0x6730>
   54140:	mov	r1, r8
   54144:	ldr	r2, [pc, #-468]	; 53f78 <fputs@plt+0x42eb0>
   54148:	ldr	r0, [sp, #20]
   5414c:	bl	1f360 <fputs@plt+0xe298>
   54150:	ldr	r1, [sp, #20]
   54154:	mov	r2, r0
   54158:	mov	r8, r0
   5415c:	ldr	r0, [sp, #36]	; 0x24
   54160:	bl	53190 <fputs@plt+0x420c8>
   54164:	mov	r2, r7
   54168:	mov	r1, r9
   5416c:	ldr	r0, [sp, #28]
   54170:	bl	21e40 <fputs@plt+0x10d78>
   54174:	mov	r2, r4
   54178:	mov	r1, r0
   5417c:	ldr	r0, [sp, #24]
   54180:	bl	1f270 <fputs@plt+0xe1a8>
   54184:	mov	r3, r6
   54188:	mov	r1, #82	; 0x52
   5418c:	str	r7, [sp]
   54190:	mov	r2, r0
   54194:	ldr	r0, [sp, #24]
   54198:	bl	314ac <fputs@plt+0x203e4>
   5419c:	ldr	r1, [sp, #16]
   541a0:	mov	r4, r0
   541a4:	bl	177f8 <fputs@plt+0x6730>
   541a8:	mov	r1, r4
   541ac:	ldr	r2, [pc, #-572]	; 53f78 <fputs@plt+0x42eb0>
   541b0:	ldr	r0, [sp, #20]
   541b4:	bl	1f360 <fputs@plt+0xe298>
   541b8:	ldr	r1, [sp, #20]
   541bc:	mov	r2, r0
   541c0:	mov	r6, r0
   541c4:	ldr	r0, [sp, #36]	; 0x24
   541c8:	bl	53190 <fputs@plt+0x420c8>
   541cc:	ldr	r3, [sp, #20]
   541d0:	cmp	r5, r7
   541d4:	ldr	r0, [r3, #20]
   541d8:	ldr	r3, [sp, #56]	; 0x38
   541dc:	add	r4, r0, r3
   541e0:	beq	54204 <fputs@plt+0x4313c>
   541e4:	ldr	r2, [sp, #60]	; 0x3c
   541e8:	mov	r1, r8
   541ec:	bl	1c088 <fputs@plt+0xafc0>
   541f0:	ldr	r3, [sp, #20]
   541f4:	ldr	r2, [sp, #60]	; 0x3c
   541f8:	mov	r1, r6
   541fc:	ldr	r0, [r3, #20]
   54200:	bl	1c088 <fputs@plt+0xafc0>
   54204:	ldr	lr, [pc, #-656]	; 53f7c <fputs@plt+0x42eb4>
   54208:	add	ip, sp, #88	; 0x58
   5420c:	add	r9, sp, #88	; 0x58
   54210:	ldm	lr!, {r0, r1, r2, r3}
   54214:	stmia	ip!, {r0, r1, r2, r3}
   54218:	ldm	lr, {r0, r1, r2, r3}
   5421c:	stm	ip, {r0, r1, r2, r3}
   54220:	ldr	r3, [sp, #16]
   54224:	ldrb	r3, [r3]
   54228:	cmp	r3, #151	; 0x97
   5422c:	bne	5443c <fputs@plt+0x43374>
   54230:	ldr	r3, [sp, #16]
   54234:	ldr	r3, [r3, #20]
   54238:	cmp	r3, #0
   5423c:	beq	5443c <fputs@plt+0x43374>
   54240:	ldr	r2, [r3]
   54244:	cmp	r2, #2
   54248:	bne	5443c <fputs@plt+0x43374>
   5424c:	ldr	r7, [r3, #4]
   54250:	ldr	r5, [r7, #20]
   54254:	ldrb	r3, [r5]
   54258:	cmp	r3, #152	; 0x98
   5425c:	bne	5443c <fputs@plt+0x43374>
   54260:	ldr	r3, [r5, #44]	; 0x2c
   54264:	ldrb	r3, [r3, #42]	; 0x2a
   54268:	tst	r3, #16
   5426c:	beq	5443c <fputs@plt+0x43374>
   54270:	ldr	r3, [sp, #16]
   54274:	mov	r6, #0
   54278:	ldr	sl, [r3, #8]
   5427c:	ldr	r1, [r9, r6, lsl #3]
   54280:	mov	r0, sl
   54284:	bl	1407c <fputs@plt+0x2fb4>
   54288:	subs	r8, r0, #0
   5428c:	bne	54430 <fputs@plt+0x43368>
   54290:	ldr	sl, [r7]
   54294:	add	r3, sp, #120	; 0x78
   54298:	mov	r1, sl
   5429c:	ldr	r0, [sp, #32]
   542a0:	add	r6, r3, r6, lsl #3
   542a4:	bl	1c0b0 <fputs@plt+0xafe8>
   542a8:	ldrb	r9, [r6, #-28]	; 0xffffffe4
   542ac:	mov	r7, r1
   542b0:	mov	r6, r0
   542b4:	mov	r1, r5
   542b8:	ldr	r0, [sp, #32]
   542bc:	bl	1c0b0 <fputs@plt+0xafe8>
   542c0:	and	r0, r0, r6
   542c4:	and	r1, r1, r7
   542c8:	orrs	r3, r0, r1
   542cc:	bne	5443c <fputs@plt+0x43374>
   542d0:	mov	r2, r8
   542d4:	mov	r1, sl
   542d8:	ldr	r0, [sp, #28]
   542dc:	bl	21e40 <fputs@plt+0x10d78>
   542e0:	mov	r2, r8
   542e4:	str	r8, [sp]
   542e8:	mov	r1, #51	; 0x33
   542ec:	mov	r8, #48	; 0x30
   542f0:	mov	r3, r0
   542f4:	ldr	r0, [sp, #24]
   542f8:	bl	314ac <fputs@plt+0x203e4>
   542fc:	mov	r2, #3
   54300:	mov	r1, r0
   54304:	ldr	r0, [sp, #20]
   54308:	bl	1f360 <fputs@plt+0xe298>
   5430c:	ldr	r3, [sp, #20]
   54310:	ldr	r2, [r5, #28]
   54314:	mov	r1, r0
   54318:	ldr	r0, [r3, #20]
   5431c:	mla	r8, r8, r1, r0
   54320:	str	r2, [r8, #8]
   54324:	ldrsh	r2, [r5, #32]
   54328:	strd	r6, [r8, #32]
   5432c:	strb	r9, [r8, #23]
   54330:	str	r2, [r8, #12]
   54334:	mov	r2, #64	; 0x40
   54338:	strh	r2, [r8, #18]
   5433c:	ldr	r2, [sp, #60]	; 0x3c
   54340:	bl	1c088 <fputs@plt+0xafc0>
   54344:	ldr	r3, [sp, #20]
   54348:	ldr	r4, [r3, #20]
   5434c:	ldr	r3, [sp, #56]	; 0x38
   54350:	add	r4, r4, r3
   54354:	ldrh	r3, [r4, #20]
   54358:	orr	r3, r3, #8
   5435c:	strh	r3, [r4, #20]
   54360:	ldrd	r2, [r4, #40]	; 0x28
   54364:	strd	r2, [r8, #40]	; 0x28
   54368:	b	5443c <fputs@plt+0x43374>
   5436c:	mov	r7, #0
   54370:	mov	r5, r7
   54374:	mov	r8, r7
   54378:	mov	r6, r7
   5437c:	b	54094 <fputs@plt+0x42fcc>
   54380:	mov	r5, #0
   54384:	mov	r8, r5
   54388:	mov	r6, r5
   5438c:	b	54094 <fputs@plt+0x42fcc>
   54390:	ldr	r3, [sp, #24]
   54394:	ldr	r3, [r3]
   54398:	ldrb	r3, [r3, #69]	; 0x45
   5439c:	cmp	r3, #0
   543a0:	bne	540d4 <fputs@plt+0x4300c>
   543a4:	ldrh	r3, [r4, #20]
   543a8:	ldr	lr, [pc, #-1072]	; 53f80 <fputs@plt+0x42eb8>
   543ac:	orr	r3, r3, #1024	; 0x400
   543b0:	strh	r3, [r4, #20]
   543b4:	ldr	r3, [sp, #40]	; 0x28
   543b8:	ldr	r0, [r8, #8]
   543bc:	ldrb	r1, [r0, r3]
   543c0:	cmp	r1, #0
   543c4:	beq	540d4 <fputs@plt+0x4300c>
   543c8:	add	ip, lr, r1
   543cc:	ldrb	r2, [ip, #320]	; 0x140
   543d0:	and	r2, r2, #32
   543d4:	bic	r2, r1, r2
   543d8:	strb	r2, [r0, r3]
   543dc:	ldrb	r1, [ip, #64]	; 0x40
   543e0:	ldr	r2, [r6, #8]
   543e4:	strb	r1, [r2, r3]
   543e8:	add	r3, r3, #1
   543ec:	b	543b8 <fputs@plt+0x432f0>
   543f0:	ldr	r4, [r6, #8]
   543f4:	mov	r0, r4
   543f8:	bl	1839c <fputs@plt+0x72d4>
   543fc:	ldr	r2, [sp, #40]	; 0x28
   54400:	cmp	r2, #0
   54404:	sub	r0, r0, #1
   54408:	ldrb	r3, [r4, r0]
   5440c:	bne	54424 <fputs@plt+0x4335c>
   54410:	ldr	r2, [pc, #-1176]	; 53f80 <fputs@plt+0x42eb8>
   54414:	cmp	r3, #64	; 0x40
   54418:	add	r3, r2, r3
   5441c:	moveq	r5, #0
   54420:	ldrb	r3, [r3, #64]	; 0x40
   54424:	add	r3, r3, #1
   54428:	strb	r3, [r4, r0]
   5442c:	b	540e4 <fputs@plt+0x4301c>
   54430:	add	r6, r6, #1
   54434:	cmp	r6, #4
   54438:	bne	5427c <fputs@plt+0x431b4>
   5443c:	ldrd	r0, [r4, #32]
   54440:	ldrd	r2, [sp, #64]	; 0x40
   54444:	orr	r2, r2, r0
   54448:	orr	r3, r3, r1
   5444c:	mov	r0, r2
   54450:	mov	r1, r3
   54454:	strd	r0, [r4, #32]
   54458:	b	533fc <fputs@plt+0x42334>
   5445c:	push	{r4, r5, r6, lr}
   54460:	mov	r6, r0
   54464:	ldr	r4, [r1, #12]
   54468:	mov	r5, r1
   5446c:	sub	r4, r4, #1
   54470:	cmp	r4, #0
   54474:	bge	5447c <fputs@plt+0x433b4>
   54478:	pop	{r4, r5, r6, pc}
   5447c:	mov	r2, r4
   54480:	mov	r1, r5
   54484:	mov	r0, r6
   54488:	bl	53190 <fputs@plt+0x420c8>
   5448c:	b	5446c <fputs@plt+0x433a4>
   54490:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   54494:	mov	lr, r2
   54498:	sub	sp, sp, #164	; 0xa4
   5449c:	ldr	r3, [r0]
   544a0:	ldr	r6, [r1, #48]	; 0x30
   544a4:	mov	sl, r0
   544a8:	mov	fp, r1
   544ac:	str	r2, [sp, #52]	; 0x34
   544b0:	str	r3, [sp, #32]
   544b4:	ldm	lr!, {r0, r1, r2, r3}
   544b8:	add	ip, sp, #100	; 0x64
   544bc:	stmia	ip!, {r0, r1, r2, r3}
   544c0:	ldr	r3, [lr]
   544c4:	str	r3, [ip]
   544c8:	ldr	r3, [r6, #44]	; 0x2c
   544cc:	cmp	r3, #0
   544d0:	beq	5450c <fputs@plt+0x43444>
   544d4:	ldrb	r3, [fp, #4]
   544d8:	ldr	r1, [pc, #4068]	; 554c4 <fputs@plt+0x443fc>
   544dc:	sub	r3, r3, #116	; 0x74
   544e0:	cmp	r3, #2
   544e4:	ldrls	r2, [pc, #4060]	; 554c8 <fputs@plt+0x44400>
   544e8:	ldrhi	r2, [pc, #4060]	; 554cc <fputs@plt+0x44404>
   544ec:	addls	r3, r2, r3, lsl #2
   544f0:	ldrls	r2, [r3, #3688]	; 0xe68
   544f4:	mov	r0, sl
   544f8:	bl	30e04 <fputs@plt+0x1fd3c>
   544fc:	mov	r4, #0
   54500:	mov	r3, #1
   54504:	str	r3, [sp, #28]
   54508:	b	545d4 <fputs@plt+0x4350c>
   5450c:	ldr	r3, [r6, #56]	; 0x38
   54510:	cmp	r3, #0
   54514:	beq	5453c <fputs@plt+0x43474>
   54518:	ldrb	r3, [fp, #4]
   5451c:	ldr	r1, [pc, #4012]	; 554d0 <fputs@plt+0x44408>
   54520:	sub	r3, r3, #116	; 0x74
   54524:	cmp	r3, #2
   54528:	ldrls	r2, [pc, #3992]	; 554c8 <fputs@plt+0x44400>
   5452c:	ldrhi	r2, [pc, #3992]	; 554cc <fputs@plt+0x44404>
   54530:	addls	r3, r2, r3, lsl #2
   54534:	ldrls	r2, [r3, #3688]	; 0xe68
   54538:	b	544f4 <fputs@plt+0x4342c>
   5453c:	mov	r0, sl
   54540:	bl	283d4 <fputs@plt+0x1730c>
   54544:	ldrb	r3, [sp, #100]	; 0x64
   54548:	cmp	r3, #12
   5454c:	mov	r9, r0
   54550:	bne	54570 <fputs@plt+0x434a8>
   54554:	ldr	r3, [fp]
   54558:	ldr	r2, [sp, #104]	; 0x68
   5455c:	mov	r1, #57	; 0x39
   54560:	ldr	r3, [r3]
   54564:	bl	2883c <fputs@plt+0x17774>
   54568:	mov	r3, #14
   5456c:	strb	r3, [sp, #100]	; 0x64
   54570:	ldr	r2, [fp, #8]
   54574:	ands	r3, r2, #512	; 0x200
   54578:	beq	545f8 <fputs@plt+0x43530>
   5457c:	mov	r6, #1
   54580:	mov	r4, fp
   54584:	ldr	r5, [r4, #48]	; 0x30
   54588:	cmp	r5, #0
   5458c:	addne	r6, r6, #1
   54590:	movne	r4, r5
   54594:	bne	54584 <fputs@plt+0x434bc>
   54598:	mov	r7, r5
   5459c:	ldr	r8, [r4, #48]	; 0x30
   545a0:	add	r2, sp, #100	; 0x64
   545a4:	str	r7, [r4, #48]	; 0x30
   545a8:	mov	r1, r4
   545ac:	mov	r0, sl
   545b0:	bl	4e158 <fputs@plt+0x3d090>
   545b4:	str	r8, [r4, #48]	; 0x30
   545b8:	subs	r3, r0, #0
   545bc:	str	r3, [sp, #28]
   545c0:	bne	557f0 <fputs@plt+0x44728>
   545c4:	strh	r6, [r4, #6]
   545c8:	ldr	r4, [r4, #52]	; 0x34
   545cc:	cmp	r4, #0
   545d0:	bne	5459c <fputs@plt+0x434d4>
   545d4:	ldr	r2, [sp, #52]	; 0x34
   545d8:	ldr	r3, [sp, #108]	; 0x6c
   545dc:	mov	r1, r4
   545e0:	str	r3, [r2, #8]
   545e4:	ldr	r3, [sp, #112]	; 0x70
   545e8:	ldr	r0, [sp, #32]
   545ec:	str	r3, [r2, #12]
   545f0:	bl	1e428 <fputs@plt+0xd360>
   545f4:	b	55034 <fputs@plt+0x43f6c>
   545f8:	ands	r7, r2, #8192	; 0x2000
   545fc:	beq	549cc <fputs@plt+0x43904>
   54600:	ldr	r2, [fp]
   54604:	ldr	r5, [fp, #28]
   54608:	ldr	r4, [sl, #8]
   5460c:	ldr	r2, [r2]
   54610:	mov	r1, #33	; 0x21
   54614:	str	r2, [sp, #44]	; 0x2c
   54618:	ldr	r2, [fp, #48]	; 0x30
   5461c:	mov	r0, sl
   54620:	str	r2, [sp, #28]
   54624:	str	r3, [sp]
   54628:	mov	r2, r3
   5462c:	bl	30ec0 <fputs@plt+0x1fdf8>
   54630:	subs	r6, r0, #0
   54634:	bne	548f4 <fputs@plt+0x4382c>
   54638:	ldr	r0, [r4, #24]
   5463c:	bl	2823c <fputs@plt+0x17174>
   54640:	mov	r1, fp
   54644:	mov	r2, r0
   54648:	mov	r7, r0
   5464c:	mov	r0, sl
   54650:	bl	51140 <fputs@plt+0x40078>
   54654:	ldr	r3, [fp, #56]	; 0x38
   54658:	ldr	r8, [fp, #44]	; 0x2c
   5465c:	str	r3, [sp, #56]	; 0x38
   54660:	ldr	r3, [fp, #60]	; 0x3c
   54664:	ldr	r1, [r5]
   54668:	str	r3, [sp, #60]	; 0x3c
   5466c:	ldr	r3, [fp, #12]
   54670:	mov	r0, #72	; 0x48
   54674:	str	r3, [sp, #48]	; 0x30
   54678:	ldr	r3, [fp, #16]
   5467c:	str	r6, [fp, #60]	; 0x3c
   54680:	str	r3, [sp, #64]	; 0x40
   54684:	mov	r3, r6
   54688:	str	r6, [fp, #56]	; 0x38
   5468c:	str	r6, [fp, #16]
   54690:	str	r6, [fp, #12]
   54694:	cmp	r3, r1
   54698:	strge	r6, [sp, #40]	; 0x28
   5469c:	bge	546b8 <fputs@plt+0x435f0>
   546a0:	mla	r2, r0, r3, r5
   546a4:	ldrb	ip, [r2, #45]	; 0x2d
   546a8:	tst	ip, #32
   546ac:	beq	54964 <fputs@plt+0x4389c>
   546b0:	ldr	r3, [r2, #52]	; 0x34
   546b4:	str	r3, [sp, #40]	; 0x28
   546b8:	ldr	r5, [sl, #72]	; 0x48
   546bc:	add	r2, r5, #1
   546c0:	str	r2, [sl, #72]	; 0x48
   546c4:	ldrb	r3, [fp, #4]
   546c8:	cmp	r3, #115	; 0x73
   546cc:	bne	5496c <fputs@plt+0x438a4>
   546d0:	cmp	r8, #0
   546d4:	movne	r3, #8
   546d8:	moveq	r3, #6
   546dc:	mov	r6, r2
   546e0:	add	r1, r5, #2
   546e4:	str	r1, [sl, #72]	; 0x48
   546e8:	strb	r3, [sp, #140]	; 0x8c
   546ec:	mov	r3, #0
   546f0:	strb	r3, [sp, #141]	; 0x8d
   546f4:	mov	r3, #0
   546f8:	str	r3, [sp, #148]	; 0x94
   546fc:	str	r3, [sp, #152]	; 0x98
   54700:	ldr	r3, [sl, #76]	; 0x4c
   54704:	ldr	r2, [sp, #40]	; 0x28
   54708:	add	r3, r3, #1
   5470c:	str	r3, [sp, #36]	; 0x24
   54710:	str	r3, [sl, #76]	; 0x4c
   54714:	ldr	r3, [sp, #44]	; 0x2c
   54718:	mov	r1, #60	; 0x3c
   5471c:	str	r3, [sp]
   54720:	mov	r0, r4
   54724:	ldr	r3, [sp, #36]	; 0x24
   54728:	str	r5, [sp, #144]	; 0x90
   5472c:	bl	28344 <fputs@plt+0x1727c>
   54730:	cmp	r8, #0
   54734:	beq	5497c <fputs@plt+0x438b4>
   54738:	mov	r1, fp
   5473c:	mov	r0, sl
   54740:	bl	35aa8 <fputs@plt+0x249e0>
   54744:	mvn	r2, #5
   54748:	ldr	r3, [r8]
   5474c:	mov	r1, #57	; 0x39
   54750:	add	r3, r3, #2
   54754:	stmib	sp, {r0, r2}
   54758:	mov	r2, #0
   5475c:	str	r2, [sp]
   54760:	mov	r0, r4
   54764:	mov	r2, r5
   54768:	bl	28464 <fputs@plt+0x1739c>
   5476c:	str	r8, [sp, #156]	; 0x9c
   54770:	cmp	r6, #0
   54774:	beq	5479c <fputs@plt+0x436d4>
   54778:	mov	r3, #0
   5477c:	mov	r2, r6
   54780:	mov	r1, #57	; 0x39
   54784:	mov	r0, r4
   54788:	bl	2883c <fputs@plt+0x17774>
   5478c:	ldr	r3, [fp, #8]
   54790:	orr	r3, r3, #16
   54794:	str	r3, [fp, #8]
   54798:	str	r0, [fp, #20]
   5479c:	ldr	r2, [sp, #28]
   547a0:	mov	r3, #0
   547a4:	str	r3, [fp, #44]	; 0x2c
   547a8:	ldr	r1, [sp, #28]
   547ac:	str	r3, [r2, #52]	; 0x34
   547b0:	mov	r0, sl
   547b4:	add	r2, sp, #140	; 0x8c
   547b8:	bl	4e158 <fputs@plt+0x3d090>
   547bc:	ldr	r3, [sp, #28]
   547c0:	str	fp, [r3, #52]	; 0x34
   547c4:	cmp	r0, #0
   547c8:	bne	548d4 <fputs@plt+0x4380c>
   547cc:	mov	r3, r7
   547d0:	mov	r2, r5
   547d4:	mov	r1, #108	; 0x6c
   547d8:	mov	r0, r4
   547dc:	bl	2883c <fputs@plt+0x17774>
   547e0:	ldr	r2, [sp, #40]	; 0x28
   547e4:	mov	r1, #104	; 0x68
   547e8:	mov	r6, r0
   547ec:	mov	r0, r4
   547f0:	bl	287d8 <fputs@plt+0x17710>
   547f4:	cmp	r8, #0
   547f8:	beq	54994 <fputs@plt+0x438cc>
   547fc:	ldr	r3, [r8]
   54800:	ldr	r2, [sp, #36]	; 0x24
   54804:	add	r3, r3, #1
   54808:	str	r2, [sp]
   5480c:	mov	r1, #47	; 0x2f
   54810:	mov	r2, r5
   54814:	mov	r0, r4
   54818:	bl	28344 <fputs@plt+0x1727c>
   5481c:	mov	r2, r5
   54820:	mov	r1, #95	; 0x5f
   54824:	mov	r0, r4
   54828:	bl	287d8 <fputs@plt+0x17710>
   5482c:	ldr	r0, [r4, #24]
   54830:	bl	2823c <fputs@plt+0x17174>
   54834:	ldr	r1, [sp, #64]	; 0x40
   54838:	mov	r2, r0
   5483c:	mov	r5, r0
   54840:	mov	r0, r4
   54844:	bl	28a00 <fputs@plt+0x17938>
   54848:	add	r3, sp, #100	; 0x64
   5484c:	str	r3, [sp, #8]
   54850:	mov	r3, #0
   54854:	str	r3, [sp, #4]
   54858:	str	r3, [sp]
   5485c:	str	r7, [sp, #16]
   54860:	str	r5, [sp, #12]
   54864:	ldr	r3, [sp, #40]	; 0x28
   54868:	ldr	r2, [fp]
   5486c:	mov	r1, fp
   54870:	mov	r0, sl
   54874:	bl	518f0 <fputs@plt+0x40828>
   54878:	ldr	r3, [sp, #48]	; 0x30
   5487c:	cmp	r3, #0
   54880:	beq	54898 <fputs@plt+0x437d0>
   54884:	mov	r3, r7
   54888:	ldr	r2, [sp, #48]	; 0x30
   5488c:	mov	r1, #141	; 0x8d
   54890:	mov	r0, r4
   54894:	bl	2883c <fputs@plt+0x17774>
   54898:	mov	r1, r5
   5489c:	mov	r0, r4
   548a0:	bl	16284 <fputs@plt+0x51bc>
   548a4:	ldr	r3, [fp, #8]
   548a8:	ands	r3, r3, #8
   548ac:	beq	549ac <fputs@plt+0x438e4>
   548b0:	ldr	r1, [pc, #3100]	; 554d4 <fputs@plt+0x4440c>
   548b4:	mov	r0, sl
   548b8:	bl	30e04 <fputs@plt+0x1fd3c>
   548bc:	mov	r1, r6
   548c0:	mov	r0, r4
   548c4:	bl	289a4 <fputs@plt+0x178dc>
   548c8:	mov	r1, r7
   548cc:	mov	r0, r4
   548d0:	bl	16284 <fputs@plt+0x51bc>
   548d4:	ldr	r1, [fp, #44]	; 0x2c
   548d8:	ldr	r0, [sl]
   548dc:	bl	1e4b4 <fputs@plt+0xd3ec>
   548e0:	ldr	r3, [sp, #56]	; 0x38
   548e4:	str	r8, [fp, #44]	; 0x2c
   548e8:	str	r3, [fp, #56]	; 0x38
   548ec:	ldr	r3, [sp, #60]	; 0x3c
   548f0:	str	r3, [fp, #60]	; 0x3c
   548f4:	mov	r3, #0
   548f8:	mov	r4, r3
   548fc:	str	r3, [sp, #40]	; 0x28
   54900:	str	r3, [sp, #36]	; 0x24
   54904:	str	r3, [sp, #28]
   54908:	ldrb	r1, [fp, #4]
   5490c:	ldr	r2, [sp, #36]	; 0x24
   54910:	mov	r0, sl
   54914:	subs	r3, r1, #116	; 0x74
   54918:	movne	r3, #1
   5491c:	str	r3, [sp]
   54920:	ldr	r3, [sp, #40]	; 0x28
   54924:	bl	38a0c <fputs@plt+0x27944>
   54928:	ldr	r3, [fp, #8]
   5492c:	tst	r3, #16
   54930:	beq	545d4 <fputs@plt+0x4350c>
   54934:	ldr	r3, [fp]
   54938:	mov	r2, #1
   5493c:	ldr	r0, [sp, #32]
   54940:	ldr	r7, [r3]
   54944:	mov	r1, r7
   54948:	bl	20da8 <fputs@plt+0xfce0>
   5494c:	subs	r5, r0, #0
   54950:	addne	r8, r5, #20
   54954:	movne	r6, #0
   54958:	bne	5576c <fputs@plt+0x446a4>
   5495c:	mov	r3, #7
   54960:	b	54504 <fputs@plt+0x4343c>
   54964:	add	r3, r3, #1
   54968:	b	54694 <fputs@plt+0x435cc>
   5496c:	cmp	r8, #0
   54970:	movne	r3, #7
   54974:	moveq	r3, #5
   54978:	b	546e8 <fputs@plt+0x43620>
   5497c:	ldr	r3, [sp, #44]	; 0x2c
   54980:	mov	r2, r5
   54984:	mov	r1, #57	; 0x39
   54988:	mov	r0, r4
   5498c:	bl	2883c <fputs@plt+0x17774>
   54990:	b	54770 <fputs@plt+0x436a8>
   54994:	ldr	r3, [sp, #36]	; 0x24
   54998:	mov	r2, r5
   5499c:	mov	r1, #102	; 0x66
   549a0:	mov	r0, r4
   549a4:	bl	2883c <fputs@plt+0x17774>
   549a8:	b	5481c <fputs@plt+0x43754>
   549ac:	str	r3, [fp, #48]	; 0x30
   549b0:	add	r2, sp, #140	; 0x8c
   549b4:	mov	r1, fp
   549b8:	mov	r0, sl
   549bc:	bl	4e158 <fputs@plt+0x3d090>
   549c0:	ldr	r3, [sp, #28]
   549c4:	str	r3, [fp, #48]	; 0x30
   549c8:	b	548bc <fputs@plt+0x437f4>
   549cc:	ldr	r4, [fp, #44]	; 0x2c
   549d0:	cmp	r4, #0
   549d4:	beq	55174 <fputs@plt+0x440ac>
   549d8:	ldr	r4, [sl, #8]
   549dc:	ldr	r3, [sl]
   549e0:	ldr	r0, [r4, #24]
   549e4:	str	r3, [sp, #44]	; 0x2c
   549e8:	bl	2823c <fputs@plt+0x17174>
   549ec:	str	r0, [sp, #32]
   549f0:	ldr	r0, [r4, #24]
   549f4:	bl	2823c <fputs@plt+0x17174>
   549f8:	ldrb	r3, [fp, #4]
   549fc:	ldr	r5, [fp, #44]	; 0x2c
   54a00:	str	r3, [sp, #36]	; 0x24
   54a04:	ldr	r3, [fp, #48]	; 0x30
   54a08:	str	r3, [sp, #28]
   54a0c:	ldr	r3, [r5]
   54a10:	str	r3, [sp, #40]	; 0x28
   54a14:	ldr	r3, [sp, #36]	; 0x24
   54a18:	cmp	r3, #116	; 0x74
   54a1c:	str	r0, [sp, #56]	; 0x38
   54a20:	beq	54a54 <fputs@plt+0x4398c>
   54a24:	mov	r6, r7
   54a28:	mov	r9, #1
   54a2c:	mov	r7, #132	; 0x84
   54a30:	mov	r8, #20
   54a34:	ldr	r3, [sp, #44]	; 0x2c
   54a38:	ldrb	r3, [r3, #69]	; 0x45
   54a3c:	cmp	r3, #0
   54a40:	bne	54a54 <fputs@plt+0x4398c>
   54a44:	ldr	r2, [fp]
   54a48:	ldr	r2, [r2]
   54a4c:	cmp	r9, r2
   54a50:	ble	55040 <fputs@plt+0x43f78>
   54a54:	ldr	r3, [sp, #40]	; 0x28
   54a58:	ldr	r0, [sp, #44]	; 0x2c
   54a5c:	add	r2, r3, #1
   54a60:	mov	r3, #0
   54a64:	lsl	r2, r2, #2
   54a68:	bl	1ed14 <fputs@plt+0xdc4c>
   54a6c:	subs	r3, r0, #0
   54a70:	str	r3, [sp, #60]	; 0x3c
   54a74:	ldreq	r3, [sp, #60]	; 0x3c
   54a78:	streq	r3, [sp, #80]	; 0x50
   54a7c:	beq	54aac <fputs@plt+0x439e4>
   54a80:	ldr	r2, [sp, #40]	; 0x28
   54a84:	str	r2, [r3]
   54a88:	ldr	r2, [r5, #4]
   54a8c:	mov	r3, #1
   54a90:	ldr	r1, [sp, #40]	; 0x28
   54a94:	cmp	r1, r3
   54a98:	bge	550c4 <fputs@plt+0x43ffc>
   54a9c:	mov	r1, fp
   54aa0:	mov	r0, sl
   54aa4:	bl	35aa8 <fputs@plt+0x249e0>
   54aa8:	str	r0, [sp, #80]	; 0x50
   54aac:	str	r5, [fp, #44]	; 0x2c
   54ab0:	mov	r2, #0
   54ab4:	mov	r1, r5
   54ab8:	ldr	r0, [sl]
   54abc:	bl	21e48 <fputs@plt+0x10d80>
   54ac0:	ldr	r3, [sp, #28]
   54ac4:	str	r0, [r3, #44]	; 0x2c
   54ac8:	ldr	r3, [sp, #36]	; 0x24
   54acc:	cmp	r3, #116	; 0x74
   54ad0:	moveq	r8, #0
   54ad4:	streq	r8, [sp, #64]	; 0x40
   54ad8:	beq	54b34 <fputs@plt+0x43a6c>
   54adc:	ldr	r3, [fp]
   54ae0:	ldr	r2, [sl, #76]	; 0x4c
   54ae4:	mov	r1, #22
   54ae8:	ldr	r6, [r3]
   54aec:	add	r3, r2, #1
   54af0:	str	r3, [sp, #64]	; 0x40
   54af4:	add	r3, r6, #1
   54af8:	add	r3, r3, r2
   54afc:	str	r3, [sl, #76]	; 0x4c
   54b00:	mov	r2, #0
   54b04:	ldr	r3, [sp, #64]	; 0x40
   54b08:	mov	r0, r4
   54b0c:	bl	2883c <fputs@plt+0x17774>
   54b10:	mov	r2, #1
   54b14:	mov	r1, r6
   54b18:	ldr	r0, [sp, #44]	; 0x2c
   54b1c:	bl	20da8 <fputs@plt+0xfce0>
   54b20:	subs	r8, r0, #0
   54b24:	movne	r5, #0
   54b28:	addne	r7, r8, #20
   54b2c:	movne	r9, r5
   54b30:	bne	55100 <fputs@plt+0x44038>
   54b34:	ldr	r2, [sp, #28]
   54b38:	mov	r3, #0
   54b3c:	str	r3, [fp, #48]	; 0x30
   54b40:	mov	r1, fp
   54b44:	str	r3, [r2, #52]	; 0x34
   54b48:	mov	r0, sl
   54b4c:	ldr	r3, [pc, #2436]	; 554d8 <fputs@plt+0x44410>
   54b50:	ldr	r2, [fp, #44]	; 0x2c
   54b54:	bl	367e8 <fputs@plt+0x25720>
   54b58:	ldr	r3, [sp, #28]
   54b5c:	ldr	r3, [r3, #48]	; 0x30
   54b60:	cmp	r3, #0
   54b64:	bne	54b80 <fputs@plt+0x43ab8>
   54b68:	ldr	r2, [sp, #28]
   54b6c:	ldr	r3, [pc, #2404]	; 554d8 <fputs@plt+0x44410>
   54b70:	ldr	r1, [sp, #28]
   54b74:	ldr	r2, [r2, #44]	; 0x2c
   54b78:	mov	r0, sl
   54b7c:	bl	367e8 <fputs@plt+0x25720>
   54b80:	ldr	r2, [sp, #32]
   54b84:	mov	r1, fp
   54b88:	mov	r0, sl
   54b8c:	bl	51140 <fputs@plt+0x40078>
   54b90:	ldr	r2, [fp, #12]
   54b94:	ldr	r3, [sp, #36]	; 0x24
   54b98:	adds	r7, r2, #0
   54b9c:	movne	r7, #1
   54ba0:	cmp	r3, #116	; 0x74
   54ba4:	movne	r7, #0
   54ba8:	cmp	r7, #0
   54bac:	moveq	r9, r7
   54bb0:	beq	54bf4 <fputs@plt+0x43b2c>
   54bb4:	ldr	r7, [sl, #76]	; 0x4c
   54bb8:	ldr	r3, [fp, #16]
   54bbc:	add	r9, r7, #1
   54bc0:	cmp	r3, #0
   54bc4:	add	r7, r7, #2
   54bc8:	addne	r2, r3, #1
   54bcc:	mov	r1, #30
   54bd0:	mov	r3, r9
   54bd4:	str	r7, [sl, #76]	; 0x4c
   54bd8:	mov	r0, r4
   54bdc:	bl	2883c <fputs@plt+0x17774>
   54be0:	mov	r3, r7
   54be4:	mov	r2, r9
   54be8:	mov	r1, #30
   54bec:	mov	r0, r4
   54bf0:	bl	2883c <fputs@plt+0x17774>
   54bf4:	mov	r5, #0
   54bf8:	ldr	r1, [fp, #56]	; 0x38
   54bfc:	ldr	r0, [sp, #44]	; 0x2c
   54c00:	bl	1e430 <fputs@plt+0xd368>
   54c04:	ldr	r1, [fp, #60]	; 0x3c
   54c08:	ldr	r0, [sp, #44]	; 0x2c
   54c0c:	str	r5, [fp, #56]	; 0x38
   54c10:	bl	1e430 <fputs@plt+0xd368>
   54c14:	ldr	r3, [sl, #76]	; 0x4c
   54c18:	str	r5, [fp, #60]	; 0x3c
   54c1c:	add	r2, r3, #2
   54c20:	add	r6, r3, #1
   54c24:	str	r2, [sp, #48]	; 0x30
   54c28:	add	r2, r3, #3
   54c2c:	add	r3, r3, #4
   54c30:	str	r3, [sl, #76]	; 0x4c
   54c34:	str	r3, [sp, #68]	; 0x44
   54c38:	mov	r3, #13
   54c3c:	strb	r3, [sp, #140]	; 0x8c
   54c40:	strb	r3, [sp, #120]	; 0x78
   54c44:	ldr	r3, [sp, #48]	; 0x30
   54c48:	strb	r5, [sp, #141]	; 0x8d
   54c4c:	str	r3, [sp, #144]	; 0x90
   54c50:	str	r5, [sp, #148]	; 0x94
   54c54:	str	r5, [sp, #152]	; 0x98
   54c58:	ldr	r3, [r4, #32]
   54c5c:	str	r2, [sp, #72]	; 0x48
   54c60:	add	r3, r3, #1
   54c64:	str	r3, [sp]
   54c68:	mov	r2, r6
   54c6c:	mov	r3, r5
   54c70:	mov	r1, #16
   54c74:	mov	r0, r4
   54c78:	str	r6, [sp, #124]	; 0x7c
   54c7c:	strb	r5, [sp, #121]	; 0x79
   54c80:	str	r5, [sp, #128]	; 0x80
   54c84:	str	r5, [sp, #132]	; 0x84
   54c88:	bl	28344 <fputs@plt+0x1727c>
   54c8c:	ldr	r3, [sp, #28]
   54c90:	add	r2, sp, #120	; 0x78
   54c94:	ldr	r1, [sp, #28]
   54c98:	str	r9, [r3, #12]
   54c9c:	ldr	r3, [sl, #472]	; 0x1d8
   54ca0:	str	r3, [sp, #84]	; 0x54
   54ca4:	str	r0, [sp, #76]	; 0x4c
   54ca8:	mov	r0, sl
   54cac:	bl	4e158 <fputs@plt+0x3d090>
   54cb0:	mov	r1, r6
   54cb4:	mov	r0, r4
   54cb8:	bl	28814 <fputs@plt+0x1774c>
   54cbc:	ldr	r3, [sp, #76]	; 0x4c
   54cc0:	mov	r0, r4
   54cc4:	mov	r1, r3
   54cc8:	bl	1d4a4 <fputs@plt+0xc3dc>
   54ccc:	ldr	r3, [r4, #32]
   54cd0:	ldr	r2, [sp, #48]	; 0x30
   54cd4:	add	r3, r3, #1
   54cd8:	str	r3, [sp]
   54cdc:	mov	r1, #16
   54ce0:	mov	r3, r5
   54ce4:	mov	r0, r4
   54ce8:	bl	28344 <fputs@plt+0x1727c>
   54cec:	ldr	r3, [fp, #12]
   54cf0:	ldr	r9, [fp, #16]
   54cf4:	str	r3, [sp, #76]	; 0x4c
   54cf8:	ldr	r3, [sl, #472]	; 0x1d8
   54cfc:	add	r2, sp, #140	; 0x8c
   54d00:	str	r7, [fp, #12]
   54d04:	mov	r1, fp
   54d08:	str	r5, [fp, #16]
   54d0c:	str	r3, [sp, #92]	; 0x5c
   54d10:	str	r0, [sp, #88]	; 0x58
   54d14:	mov	r0, sl
   54d18:	bl	4e158 <fputs@plt+0x3d090>
   54d1c:	ldr	r3, [sp, #76]	; 0x4c
   54d20:	ldr	r1, [sp, #48]	; 0x30
   54d24:	str	r3, [fp, #12]
   54d28:	mov	r0, r4
   54d2c:	str	r9, [fp, #16]
   54d30:	bl	28814 <fputs@plt+0x1774c>
   54d34:	ldr	r3, [sp, #32]
   54d38:	str	r8, [sp, #8]
   54d3c:	str	r3, [sp, #12]
   54d40:	ldr	r3, [sp, #64]	; 0x40
   54d44:	add	r2, sp, #120	; 0x78
   54d48:	str	r3, [sp, #4]
   54d4c:	ldr	r3, [sp, #72]	; 0x48
   54d50:	mov	r1, fp
   54d54:	str	r3, [sp]
   54d58:	mov	r0, sl
   54d5c:	ldr	r3, [sp, #52]	; 0x34
   54d60:	bl	28a6c <fputs@plt+0x179a4>
   54d64:	ldr	r3, [sp, #36]	; 0x24
   54d68:	sub	r3, r3, #115	; 0x73
   54d6c:	cmp	r3, #1
   54d70:	str	r3, [sp, #76]	; 0x4c
   54d74:	mov	r7, r0
   54d78:	bhi	54db0 <fputs@plt+0x43ce8>
   54d7c:	ldr	r3, [sp, #32]
   54d80:	str	r8, [sp, #8]
   54d84:	str	r3, [sp, #12]
   54d88:	ldr	r3, [sp, #64]	; 0x40
   54d8c:	add	r2, sp, #140	; 0x8c
   54d90:	str	r3, [sp, #4]
   54d94:	ldr	r3, [sp, #68]	; 0x44
   54d98:	mov	r1, fp
   54d9c:	str	r3, [sp]
   54da0:	mov	r0, sl
   54da4:	ldr	r3, [sp, #52]	; 0x34
   54da8:	bl	28a6c <fputs@plt+0x179a4>
   54dac:	mov	r5, r0
   54db0:	mov	r0, r8
   54db4:	bl	1d7e0 <fputs@plt+0xc718>
   54db8:	ldr	r3, [sp, #36]	; 0x24
   54dbc:	sub	r3, r3, #117	; 0x75
   54dc0:	cmp	r3, #1
   54dc4:	ldrls	r3, [sp, #32]
   54dc8:	strls	r3, [sp, #64]	; 0x40
   54dcc:	movls	r9, r3
   54dd0:	bls	54e24 <fputs@plt+0x43d5c>
   54dd4:	mov	r3, r5
   54dd8:	ldr	r2, [sp, #68]	; 0x44
   54ddc:	mov	r1, #14
   54de0:	mov	r0, r4
   54de4:	bl	2883c <fputs@plt+0x17774>
   54de8:	ldr	r3, [sp, #32]
   54dec:	ldr	r2, [sp, #48]	; 0x30
   54df0:	mov	r1, #18
   54df4:	mov	r9, r0
   54df8:	mov	r0, r4
   54dfc:	bl	2883c <fputs@plt+0x17774>
   54e00:	mov	r1, r9
   54e04:	str	r0, [sp, #64]	; 0x40
   54e08:	mov	r0, r4
   54e0c:	bl	289a4 <fputs@plt+0x178dc>
   54e10:	ldr	r3, [sp, #28]
   54e14:	ldrsh	r0, [fp, #6]
   54e18:	ldrsh	r1, [r3, #6]
   54e1c:	bl	1a5d0 <fputs@plt+0x9508>
   54e20:	strh	r0, [fp, #6]
   54e24:	ldr	r3, [sp, #36]	; 0x24
   54e28:	cmp	r3, #118	; 0x76
   54e2c:	bne	5510c <fputs@plt+0x44044>
   54e30:	ldr	r3, [sp, #28]
   54e34:	ldrsh	r2, [fp, #6]
   54e38:	mov	r8, r9
   54e3c:	ldrsh	r3, [r3, #6]
   54e40:	cmp	r2, r3
   54e44:	strhgt	r3, [fp, #6]
   54e48:	mov	r3, r7
   54e4c:	ldr	r2, [sp, #72]	; 0x48
   54e50:	mov	r1, #14
   54e54:	mov	r0, r4
   54e58:	bl	2883c <fputs@plt+0x17774>
   54e5c:	mov	r3, r9
   54e60:	mov	r2, r6
   54e64:	mov	r1, #18
   54e68:	mov	r7, r0
   54e6c:	mov	r0, r4
   54e70:	bl	2883c <fputs@plt+0x17774>
   54e74:	ldr	r1, [sp, #56]	; 0x38
   54e78:	mov	r0, r4
   54e7c:	bl	289a4 <fputs@plt+0x178dc>
   54e80:	ldr	r3, [sp, #36]	; 0x24
   54e84:	cmp	r3, #116	; 0x74
   54e88:	moveq	r9, r7
   54e8c:	beq	54ec4 <fputs@plt+0x43dfc>
   54e90:	cmp	r3, #118	; 0x76
   54e94:	moveq	r9, r7
   54e98:	addeq	r7, r7, #1
   54e9c:	beq	54ec4 <fputs@plt+0x43dfc>
   54ea0:	mov	r3, r9
   54ea4:	mov	r1, #18
   54ea8:	mov	r2, r6
   54eac:	mov	r0, r4
   54eb0:	bl	2883c <fputs@plt+0x17774>
   54eb4:	ldr	r1, [sp, #56]	; 0x38
   54eb8:	mov	r9, r0
   54ebc:	mov	r0, r4
   54ec0:	bl	289a4 <fputs@plt+0x178dc>
   54ec4:	ldr	r3, [r4, #32]
   54ec8:	str	r3, [sp, #36]	; 0x24
   54ecc:	ldr	r3, [sp, #76]	; 0x4c
   54ed0:	cmp	r3, #1
   54ed4:	bhi	54eec <fputs@plt+0x43e24>
   54ed8:	mov	r3, r5
   54edc:	ldr	r2, [sp, #68]	; 0x44
   54ee0:	mov	r1, #14
   54ee4:	mov	r0, r4
   54ee8:	bl	2883c <fputs@plt+0x17774>
   54eec:	mov	r3, r8
   54ef0:	ldr	r2, [sp, #48]	; 0x30
   54ef4:	mov	r1, #18
   54ef8:	mov	r0, r4
   54efc:	bl	2883c <fputs@plt+0x17774>
   54f00:	ldr	r1, [sp, #56]	; 0x38
   54f04:	mov	r0, r4
   54f08:	bl	289a4 <fputs@plt+0x178dc>
   54f0c:	ldr	r1, [sp, #88]	; 0x58
   54f10:	mov	r0, r4
   54f14:	bl	1d4a4 <fputs@plt+0xc3dc>
   54f18:	ldr	r3, [sp, #64]	; 0x40
   54f1c:	mov	r2, r6
   54f20:	mov	r1, #18
   54f24:	mov	r0, r4
   54f28:	bl	2883c <fputs@plt+0x17774>
   54f2c:	mov	r3, r8
   54f30:	ldr	r2, [sp, #48]	; 0x30
   54f34:	mov	r1, #18
   54f38:	mov	r0, r4
   54f3c:	bl	2883c <fputs@plt+0x17774>
   54f40:	ldr	r1, [sp, #56]	; 0x38
   54f44:	mov	r0, r4
   54f48:	bl	16284 <fputs@plt+0x51bc>
   54f4c:	mvn	r3, #14
   54f50:	str	r3, [sp, #8]
   54f54:	ldr	r3, [sp, #60]	; 0x3c
   54f58:	mov	r1, #41	; 0x29
   54f5c:	str	r3, [sp, #4]
   54f60:	mov	r3, #0
   54f64:	mov	r2, r3
   54f68:	str	r3, [sp]
   54f6c:	mov	r0, r4
   54f70:	bl	28464 <fputs@plt+0x1739c>
   54f74:	mvn	r3, #5
   54f78:	str	r3, [sp, #8]
   54f7c:	ldr	r3, [sp, #80]	; 0x50
   54f80:	ldr	r2, [sp, #128]	; 0x80
   54f84:	str	r3, [sp, #4]
   54f88:	ldr	r3, [sp, #40]	; 0x28
   54f8c:	mov	r1, #42	; 0x2a
   54f90:	str	r3, [sp]
   54f94:	mov	r0, r4
   54f98:	ldr	r3, [sp, #148]	; 0x94
   54f9c:	bl	28464 <fputs@plt+0x1739c>
   54fa0:	mov	r1, #1
   54fa4:	mov	r0, r4
   54fa8:	bl	1b1a0 <fputs@plt+0xa0d8>
   54fac:	ldr	r3, [sp, #36]	; 0x24
   54fb0:	mov	r2, r7
   54fb4:	str	r3, [sp]
   54fb8:	mov	r1, #43	; 0x2b
   54fbc:	mov	r3, r9
   54fc0:	mov	r0, r4
   54fc4:	bl	28344 <fputs@plt+0x1727c>
   54fc8:	ldr	r1, [sp, #32]
   54fcc:	mov	r0, r4
   54fd0:	bl	16284 <fputs@plt+0x51bc>
   54fd4:	ldr	r3, [sp, #52]	; 0x34
   54fd8:	ldrb	r3, [r3]
   54fdc:	cmp	r3, #9
   54fe0:	ldreq	r3, [sp, #28]
   54fe4:	beq	5514c <fputs@plt+0x44084>
   54fe8:	ldr	r1, [fp, #48]	; 0x30
   54fec:	cmp	r1, #0
   54ff0:	beq	54ffc <fputs@plt+0x43f34>
   54ff4:	ldr	r0, [sp, #44]	; 0x2c
   54ff8:	bl	1e428 <fputs@plt+0xd360>
   54ffc:	ldr	r3, [sp, #28]
   55000:	ldr	r2, [sp, #84]	; 0x54
   55004:	str	r3, [fp, #48]	; 0x30
   55008:	str	fp, [r3, #52]	; 0x34
   5500c:	mov	r3, #0
   55010:	ldrb	r1, [fp, #4]
   55014:	mov	r0, sl
   55018:	str	r3, [sp]
   5501c:	ldr	r3, [sp, #92]	; 0x5c
   55020:	bl	38a0c <fputs@plt+0x27944>
   55024:	ldr	r3, [sl, #68]	; 0x44
   55028:	adds	r3, r3, #0
   5502c:	movne	r3, #1
   55030:	str	r3, [sp, #28]
   55034:	ldr	r0, [sp, #28]
   55038:	add	sp, sp, #164	; 0xa4
   5503c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   55040:	ldr	r2, [r5, #4]
   55044:	ldr	r1, [sp, #40]	; 0x28
   55048:	cmp	r3, r1
   5504c:	blt	550ac <fputs@plt+0x43fe4>
   55050:	bne	550a4 <fputs@plt+0x43fdc>
   55054:	mov	r2, r6
   55058:	mov	r1, r7
   5505c:	ldr	r0, [sp, #44]	; 0x2c
   55060:	bl	1f230 <fputs@plt+0xe168>
   55064:	subs	r2, r0, #0
   55068:	beq	5516c <fputs@plt+0x440a4>
   5506c:	ldr	r3, [r2, #4]
   55070:	mov	r1, r5
   55074:	orr	r3, r3, #1024	; 0x400
   55078:	stmib	r2, {r3, r9}
   5507c:	ldr	r0, [sl]
   55080:	bl	2997c <fputs@plt+0x188b4>
   55084:	subs	r5, r0, #0
   55088:	beq	550a4 <fputs@plt+0x43fdc>
   5508c:	ldr	r2, [sp, #40]	; 0x28
   55090:	ldr	r3, [r5, #4]
   55094:	mla	r3, r8, r2, r3
   55098:	strh	r9, [r3, #16]
   5509c:	add	r3, r2, #1
   550a0:	str	r3, [sp, #40]	; 0x28
   550a4:	add	r9, r9, #1
   550a8:	b	54a34 <fputs@plt+0x4396c>
   550ac:	ldrh	r1, [r2, #16]
   550b0:	cmp	r1, r9
   550b4:	beq	550a4 <fputs@plt+0x43fdc>
   550b8:	add	r3, r3, #1
   550bc:	add	r2, r2, #20
   550c0:	b	55044 <fputs@plt+0x43f7c>
   550c4:	ldrh	r1, [r2, #16]
   550c8:	ldr	r0, [sp, #60]	; 0x3c
   550cc:	add	r2, r2, #20
   550d0:	sub	r1, r1, #1
   550d4:	str	r1, [r0, r3, lsl #2]
   550d8:	add	r3, r3, #1
   550dc:	b	54a90 <fputs@plt+0x439c8>
   550e0:	mov	r2, r5
   550e4:	mov	r1, fp
   550e8:	mov	r0, sl
   550ec:	bl	35250 <fputs@plt+0x24188>
   550f0:	ldr	r3, [r8, #16]
   550f4:	str	r0, [r7], #4
   550f8:	strb	r9, [r3, r5]
   550fc:	add	r5, r5, #1
   55100:	cmp	r6, r5
   55104:	bgt	550e0 <fputs@plt+0x44018>
   55108:	b	54b34 <fputs@plt+0x43a6c>
   5510c:	mov	r3, r7
   55110:	ldr	r2, [sp, #72]	; 0x48
   55114:	mov	r1, #14
   55118:	mov	r0, r4
   5511c:	bl	2883c <fputs@plt+0x17774>
   55120:	ldr	r3, [sp, #32]
   55124:	mov	r2, r6
   55128:	mov	r1, #18
   5512c:	mov	r8, r0
   55130:	mov	r0, r4
   55134:	bl	2883c <fputs@plt+0x17774>
   55138:	mov	r1, r8
   5513c:	mov	r0, r4
   55140:	bl	289a4 <fputs@plt+0x178dc>
   55144:	b	54e48 <fputs@plt+0x43d80>
   55148:	mov	r3, r2
   5514c:	ldr	r2, [r3, #48]	; 0x30
   55150:	cmp	r2, #0
   55154:	bne	55148 <fputs@plt+0x44080>
   55158:	ldr	r2, [r3]
   5515c:	ldr	r1, [r3, #28]
   55160:	mov	r0, sl
   55164:	bl	38488 <fputs@plt+0x273c0>
   55168:	b	54fe8 <fputs@plt+0x43f20>
   5516c:	mov	r3, #7
   55170:	b	55030 <fputs@plt+0x43f68>
   55174:	ldrb	r3, [fp, #4]
   55178:	cmp	r3, #116	; 0x74
   5517c:	beq	55394 <fputs@plt+0x442cc>
   55180:	cmp	r3, #117	; 0x75
   55184:	beq	55190 <fputs@plt+0x440c8>
   55188:	cmp	r3, #115	; 0x73
   5518c:	bne	55500 <fputs@plt+0x44438>
   55190:	ldrb	r3, [sp, #100]	; 0x64
   55194:	cmp	r3, #1
   55198:	ldreq	r5, [sp, #104]	; 0x68
   5519c:	beq	551e0 <fputs@plt+0x44118>
   551a0:	ldr	r5, [sl, #72]	; 0x48
   551a4:	mov	r1, #57	; 0x39
   551a8:	add	r3, r5, #1
   551ac:	str	r3, [sl, #72]	; 0x48
   551b0:	mov	r2, r5
   551b4:	mov	r3, #0
   551b8:	mov	r0, r9
   551bc:	bl	2883c <fputs@plt+0x17774>
   551c0:	mov	r3, fp
   551c4:	str	r0, [fp, #20]
   551c8:	ldr	r2, [r3, #52]	; 0x34
   551cc:	cmp	r2, #0
   551d0:	bne	554bc <fputs@plt+0x443f4>
   551d4:	ldr	r2, [r3, #8]
   551d8:	orr	r2, r2, #16
   551dc:	str	r2, [r3, #8]
   551e0:	mov	r3, #1
   551e4:	strb	r3, [sp, #140]	; 0x8c
   551e8:	ldr	r3, [sl, #472]	; 0x1d8
   551ec:	mov	r7, #0
   551f0:	add	r2, sp, #140	; 0x8c
   551f4:	mov	r1, r6
   551f8:	mov	r0, sl
   551fc:	str	r3, [sp, #36]	; 0x24
   55200:	str	r5, [sp, #144]	; 0x90
   55204:	strb	r7, [sp, #141]	; 0x8d
   55208:	str	r7, [sp, #148]	; 0x94
   5520c:	str	r7, [sp, #152]	; 0x98
   55210:	bl	4e158 <fputs@plt+0x3d090>
   55214:	subs	r3, r0, #0
   55218:	str	r3, [sp, #28]
   5521c:	movne	r4, r7
   55220:	bne	545d4 <fputs@plt+0x4350c>
   55224:	ldrb	r3, [fp, #4]
   55228:	ldr	r2, [fp, #60]	; 0x3c
   5522c:	str	r0, [fp, #48]	; 0x30
   55230:	cmp	r3, #117	; 0x75
   55234:	moveq	r3, #2
   55238:	movne	r3, #1
   5523c:	strb	r3, [sp, #140]	; 0x8c
   55240:	ldr	r3, [sl, #472]	; 0x1d8
   55244:	ldr	r8, [fp, #56]	; 0x38
   55248:	str	r2, [sp, #44]	; 0x2c
   5524c:	str	r0, [fp, #56]	; 0x38
   55250:	str	r0, [fp, #60]	; 0x3c
   55254:	add	r2, sp, #140	; 0x8c
   55258:	mov	r1, fp
   5525c:	mov	r0, sl
   55260:	str	r3, [sp, #40]	; 0x28
   55264:	bl	4e158 <fputs@plt+0x3d090>
   55268:	ldr	r1, [fp, #44]	; 0x2c
   5526c:	str	r0, [sp, #28]
   55270:	ldr	r0, [sp, #32]
   55274:	bl	1e4b4 <fputs@plt+0xd3ec>
   55278:	ldrb	r3, [fp, #4]
   5527c:	ldr	r4, [fp, #48]	; 0x30
   55280:	str	r7, [fp, #44]	; 0x2c
   55284:	cmp	r3, #115	; 0x73
   55288:	str	r6, [fp, #48]	; 0x30
   5528c:	bne	552a0 <fputs@plt+0x441d8>
   55290:	ldrsh	r1, [r6, #6]
   55294:	ldrsh	r0, [fp, #6]
   55298:	bl	1a5d0 <fputs@plt+0x9508>
   5529c:	strh	r0, [fp, #6]
   552a0:	ldr	r1, [fp, #56]	; 0x38
   552a4:	ldr	r0, [sp, #32]
   552a8:	bl	1e430 <fputs@plt+0xd368>
   552ac:	ldr	r3, [sp, #44]	; 0x2c
   552b0:	str	r8, [fp, #56]	; 0x38
   552b4:	str	r3, [fp, #60]	; 0x3c
   552b8:	mov	r3, #0
   552bc:	str	r3, [fp, #12]
   552c0:	str	r3, [fp, #16]
   552c4:	ldrb	r3, [sp, #100]	; 0x64
   552c8:	cmp	r3, #1
   552cc:	beq	54908 <fputs@plt+0x43840>
   552d0:	cmp	r3, #9
   552d4:	moveq	r3, fp
   552d8:	beq	554e0 <fputs@plt+0x44418>
   552dc:	ldr	r0, [r9, #24]
   552e0:	bl	2823c <fputs@plt+0x17174>
   552e4:	mov	r7, #0
   552e8:	mov	r6, r0
   552ec:	ldr	r0, [r9, #24]
   552f0:	bl	2823c <fputs@plt+0x17174>
   552f4:	mov	r2, r6
   552f8:	mov	r1, fp
   552fc:	mov	r8, r0
   55300:	mov	r0, sl
   55304:	bl	51140 <fputs@plt+0x40078>
   55308:	mov	r3, r6
   5530c:	mov	r2, r5
   55310:	mov	r1, #108	; 0x6c
   55314:	mov	r0, r9
   55318:	bl	2883c <fputs@plt+0x17774>
   5531c:	ldr	r3, [r9, #32]
   55320:	str	r6, [sp, #16]
   55324:	str	r3, [sp, #44]	; 0x2c
   55328:	add	r3, sp, #100	; 0x64
   5532c:	str	r3, [sp, #8]
   55330:	str	r8, [sp, #12]
   55334:	str	r7, [sp, #4]
   55338:	str	r7, [sp]
   5533c:	mov	r3, r5
   55340:	ldr	r2, [fp]
   55344:	mov	r1, fp
   55348:	mov	r0, sl
   5534c:	bl	518f0 <fputs@plt+0x40828>
   55350:	mov	r1, r8
   55354:	mov	r0, r9
   55358:	bl	16284 <fputs@plt+0x51bc>
   5535c:	ldr	r3, [sp, #44]	; 0x2c
   55360:	mov	r2, r5
   55364:	mov	r1, #7
   55368:	mov	r0, r9
   5536c:	bl	2883c <fputs@plt+0x17774>
   55370:	mov	r1, r6
   55374:	mov	r0, r9
   55378:	bl	16284 <fputs@plt+0x51bc>
   5537c:	mov	r3, r7
   55380:	mov	r2, r5
   55384:	mov	r1, #61	; 0x3d
   55388:	mov	r0, r9
   5538c:	bl	2883c <fputs@plt+0x17774>
   55390:	b	54908 <fputs@plt+0x43840>
   55394:	ldr	r3, [fp, #12]
   55398:	add	r2, sp, #100	; 0x64
   5539c:	str	r3, [r6, #12]
   553a0:	ldr	r3, [fp, #16]
   553a4:	mov	r1, r6
   553a8:	str	r3, [r6, #16]
   553ac:	ldr	r3, [fp, #56]	; 0x38
   553b0:	mov	r0, sl
   553b4:	str	r3, [r6, #56]	; 0x38
   553b8:	ldr	r3, [fp, #60]	; 0x3c
   553bc:	str	r3, [r6, #60]	; 0x3c
   553c0:	ldr	r3, [sl, #472]	; 0x1d8
   553c4:	str	r3, [sp, #36]	; 0x24
   553c8:	bl	4e158 <fputs@plt+0x3d090>
   553cc:	str	r4, [fp, #56]	; 0x38
   553d0:	str	r4, [fp, #60]	; 0x3c
   553d4:	subs	r3, r0, #0
   553d8:	str	r3, [sp, #28]
   553dc:	bne	545d4 <fputs@plt+0x4350c>
   553e0:	ldr	r5, [r6, #12]
   553e4:	str	r3, [fp, #48]	; 0x30
   553e8:	ldr	r3, [r6, #16]
   553ec:	cmp	r5, #0
   553f0:	str	r5, [fp, #12]
   553f4:	str	r3, [fp, #16]
   553f8:	beq	55434 <fputs@plt+0x4436c>
   553fc:	mov	r2, r5
   55400:	mov	r1, #46	; 0x2e
   55404:	mov	r0, r9
   55408:	bl	287d8 <fputs@plt+0x17710>
   5540c:	ldr	r3, [fp, #16]
   55410:	cmp	r3, #0
   55414:	mov	r5, r0
   55418:	beq	55434 <fputs@plt+0x4436c>
   5541c:	str	r3, [sp]
   55420:	ldr	r2, [fp, #12]
   55424:	add	r3, r3, #1
   55428:	mov	r1, #139	; 0x8b
   5542c:	mov	r0, r9
   55430:	bl	28344 <fputs@plt+0x1727c>
   55434:	ldr	r3, [sl, #472]	; 0x1d8
   55438:	add	r2, sp, #100	; 0x64
   5543c:	mov	r1, fp
   55440:	mov	r0, sl
   55444:	str	r3, [sp, #40]	; 0x28
   55448:	bl	4e158 <fputs@plt+0x3d090>
   5544c:	ldrsh	r1, [r6, #6]
   55450:	ldr	r4, [fp, #48]	; 0x30
   55454:	str	r6, [fp, #48]	; 0x30
   55458:	str	r0, [sp, #28]
   5545c:	ldrsh	r0, [fp, #6]
   55460:	bl	1a5d0 <fputs@plt+0x9508>
   55464:	strh	r0, [fp, #6]
   55468:	ldr	r0, [r6, #56]	; 0x38
   5546c:	cmp	r0, #0
   55470:	beq	554a4 <fputs@plt+0x443dc>
   55474:	add	r1, sp, #140	; 0x8c
   55478:	bl	1b91c <fputs@plt+0xa854>
   5547c:	cmp	r0, #0
   55480:	beq	554a4 <fputs@plt+0x443dc>
   55484:	ldr	r0, [sp, #140]	; 0x8c
   55488:	cmp	r0, #0
   5548c:	ble	554a4 <fputs@plt+0x443dc>
   55490:	asr	r1, r0, #31
   55494:	bl	14d98 <fputs@plt+0x3cd0>
   55498:	ldrsh	r3, [fp, #6]
   5549c:	cmp	r3, r0
   554a0:	strhgt	r0, [fp, #6]
   554a4:	cmp	r5, #0
   554a8:	beq	54908 <fputs@plt+0x43840>
   554ac:	mov	r1, r5
   554b0:	mov	r0, r9
   554b4:	bl	1d4a4 <fputs@plt+0xc3dc>
   554b8:	b	54908 <fputs@plt+0x43840>
   554bc:	mov	r3, r2
   554c0:	b	551c8 <fputs@plt+0x44100>
   554c4:	andeq	r7, r7, r3, asr sl
   554c8:			; <UNDEFINED> instruction: 0x00072ab8
   554cc:	andeq	r6, r7, r8, ror #25
   554d0:	andeq	r7, r7, r3, lsl #21
   554d4:			; <UNDEFINED> instruction: 0x00077ab0
   554d8:	andeq	r6, r7, sl, lsl sp
   554dc:	mov	r3, r2
   554e0:	ldr	r2, [r3, #48]	; 0x30
   554e4:	cmp	r2, #0
   554e8:	bne	554dc <fputs@plt+0x44414>
   554ec:	ldr	r2, [r3]
   554f0:	ldr	r1, [r3, #28]
   554f4:	mov	r0, sl
   554f8:	bl	38488 <fputs@plt+0x273c0>
   554fc:	b	552dc <fputs@plt+0x44214>
   55500:	ldr	r5, [sl, #72]	; 0x48
   55504:	mov	r1, #57	; 0x39
   55508:	add	r3, r5, #2
   5550c:	str	r3, [sl, #72]	; 0x48
   55510:	mov	r2, r5
   55514:	mov	r3, r4
   55518:	mov	r0, r9
   5551c:	bl	2883c <fputs@plt+0x17774>
   55520:	mov	r3, fp
   55524:	str	r0, [fp, #20]
   55528:	ldr	r4, [r3, #52]	; 0x34
   5552c:	cmp	r4, #0
   55530:	bne	55718 <fputs@plt+0x44650>
   55534:	ldr	r2, [r3, #8]
   55538:	mov	r1, r6
   5553c:	orr	r2, r2, #16
   55540:	str	r2, [r3, #8]
   55544:	mov	r3, #1
   55548:	strb	r3, [sp, #140]	; 0x8c
   5554c:	ldr	r3, [sl, #472]	; 0x1d8
   55550:	add	r2, sp, #140	; 0x8c
   55554:	mov	r0, sl
   55558:	str	r3, [sp, #36]	; 0x24
   5555c:	str	r5, [sp, #144]	; 0x90
   55560:	strb	r4, [sp, #141]	; 0x8d
   55564:	str	r4, [sp, #148]	; 0x94
   55568:	str	r4, [sp, #152]	; 0x98
   5556c:	bl	4e158 <fputs@plt+0x3d090>
   55570:	subs	r3, r0, #0
   55574:	str	r3, [sp, #28]
   55578:	bne	545d4 <fputs@plt+0x4350c>
   5557c:	add	r3, r5, #1
   55580:	str	r3, [sp, #48]	; 0x30
   55584:	add	r2, r5, #1
   55588:	mov	r3, r0
   5558c:	mov	r1, #57	; 0x39
   55590:	mov	r0, r9
   55594:	bl	2883c <fputs@plt+0x17774>
   55598:	ldr	r3, [sp, #28]
   5559c:	ldr	r8, [fp, #56]	; 0x38
   555a0:	ldr	r7, [fp, #60]	; 0x3c
   555a4:	str	r3, [fp, #48]	; 0x30
   555a8:	str	r3, [fp, #56]	; 0x38
   555ac:	str	r3, [fp, #60]	; 0x3c
   555b0:	add	r3, r5, #1
   555b4:	str	r3, [sp, #144]	; 0x90
   555b8:	ldr	r3, [sl, #472]	; 0x1d8
   555bc:	add	r2, sp, #140	; 0x8c
   555c0:	mov	r1, fp
   555c4:	str	r3, [sp, #40]	; 0x28
   555c8:	str	r0, [fp, #24]
   555cc:	mov	r0, sl
   555d0:	bl	4e158 <fputs@plt+0x3d090>
   555d4:	ldrsh	r3, [r6, #6]
   555d8:	ldrsh	r2, [fp, #6]
   555dc:	ldr	r4, [fp, #48]	; 0x30
   555e0:	ldr	r1, [fp, #56]	; 0x38
   555e4:	cmp	r2, r3
   555e8:	strhgt	r3, [fp, #6]
   555ec:	str	r6, [fp, #48]	; 0x30
   555f0:	str	r0, [sp, #28]
   555f4:	ldr	r0, [sp, #32]
   555f8:	bl	1e430 <fputs@plt+0xd368>
   555fc:	ldrb	r3, [sp, #100]	; 0x64
   55600:	str	r8, [fp, #56]	; 0x38
   55604:	str	r7, [fp, #60]	; 0x3c
   55608:	cmp	r3, #9
   5560c:	moveq	r3, fp
   55610:	beq	55724 <fputs@plt+0x4465c>
   55614:	ldr	r0, [r9, #24]
   55618:	bl	2823c <fputs@plt+0x17174>
   5561c:	mov	r6, #0
   55620:	mov	r7, r0
   55624:	ldr	r0, [r9, #24]
   55628:	bl	2823c <fputs@plt+0x17174>
   5562c:	mov	r2, r7
   55630:	mov	r1, fp
   55634:	str	r0, [sp, #44]	; 0x2c
   55638:	mov	r0, sl
   5563c:	bl	51140 <fputs@plt+0x40078>
   55640:	mov	r3, r7
   55644:	mov	r2, r5
   55648:	mov	r1, #108	; 0x6c
   5564c:	mov	r0, r9
   55650:	bl	2883c <fputs@plt+0x17774>
   55654:	mov	r0, sl
   55658:	bl	168d0 <fputs@plt+0x5808>
   5565c:	mov	r2, r5
   55660:	mov	r1, #101	; 0x65
   55664:	mov	r8, r0
   55668:	mov	r3, r0
   5566c:	mov	r0, r9
   55670:	bl	2883c <fputs@plt+0x17774>
   55674:	ldr	r3, [sp, #44]	; 0x2c
   55678:	ldr	r2, [sp, #48]	; 0x30
   5567c:	mov	r1, #68	; 0x44
   55680:	str	r6, [sp, #4]
   55684:	str	r8, [sp]
   55688:	str	r0, [sp, #56]	; 0x38
   5568c:	mov	r0, r9
   55690:	bl	2842c <fputs@plt+0x17364>
   55694:	mov	r1, r8
   55698:	mov	r0, sl
   5569c:	bl	1bdc4 <fputs@plt+0xacfc>
   556a0:	ldr	r3, [sp, #44]	; 0x2c
   556a4:	str	r7, [sp, #16]
   556a8:	str	r3, [sp, #12]
   556ac:	add	r3, sp, #100	; 0x64
   556b0:	str	r3, [sp, #8]
   556b4:	str	r6, [sp, #4]
   556b8:	str	r6, [sp]
   556bc:	mov	r3, r5
   556c0:	ldr	r2, [fp]
   556c4:	mov	r1, fp
   556c8:	mov	r0, sl
   556cc:	bl	518f0 <fputs@plt+0x40828>
   556d0:	ldr	r1, [sp, #44]	; 0x2c
   556d4:	mov	r0, r9
   556d8:	bl	16284 <fputs@plt+0x51bc>
   556dc:	ldr	r3, [sp, #56]	; 0x38
   556e0:	mov	r2, r5
   556e4:	mov	r1, #7
   556e8:	mov	r0, r9
   556ec:	bl	2883c <fputs@plt+0x17774>
   556f0:	mov	r1, r7
   556f4:	mov	r0, r9
   556f8:	bl	16284 <fputs@plt+0x51bc>
   556fc:	mov	r3, r6
   55700:	ldr	r2, [sp, #48]	; 0x30
   55704:	mov	r1, #61	; 0x3d
   55708:	mov	r0, r9
   5570c:	bl	2883c <fputs@plt+0x17774>
   55710:	mov	r3, r6
   55714:	b	55380 <fputs@plt+0x442b8>
   55718:	mov	r3, r4
   5571c:	b	55528 <fputs@plt+0x44460>
   55720:	mov	r3, r2
   55724:	ldr	r2, [r3, #48]	; 0x30
   55728:	cmp	r2, #0
   5572c:	bne	55720 <fputs@plt+0x44658>
   55730:	ldr	r2, [r3]
   55734:	ldr	r1, [r3, #28]
   55738:	mov	r0, sl
   5573c:	bl	38488 <fputs@plt+0x273c0>
   55740:	b	55614 <fputs@plt+0x4454c>
   55744:	mov	r2, r6
   55748:	mov	r1, fp
   5574c:	mov	r0, sl
   55750:	bl	35250 <fputs@plt+0x24188>
   55754:	cmp	r0, #0
   55758:	str	r0, [r8, r6, lsl #2]
   5575c:	ldreq	r3, [sp, #32]
   55760:	ldreq	r3, [r3, #8]
   55764:	streq	r3, [r8, r6, lsl #2]
   55768:	add	r6, r6, #1
   5576c:	cmp	r6, r7
   55770:	blt	55744 <fputs@plt+0x4467c>
   55774:	mvn	sl, #5
   55778:	add	r3, fp, #28
   5577c:	add	r6, fp, #20
   55780:	str	r3, [sp, #36]	; 0x24
   55784:	b	557cc <fputs@plt+0x44704>
   55788:	mov	r1, r8
   5578c:	mov	r0, r9
   55790:	bl	162ac <fputs@plt+0x51e4>
   55794:	ldr	r3, [r5]
   55798:	mov	r2, r5
   5579c:	add	r3, r3, #1
   557a0:	mov	r1, r8
   557a4:	str	r7, [r0, #8]
   557a8:	str	r3, [r5]
   557ac:	mov	r0, r9
   557b0:	mov	r3, sl
   557b4:	bl	24948 <fputs@plt+0x13880>
   557b8:	mvn	r3, #0
   557bc:	str	r3, [r6], #4
   557c0:	ldr	r3, [sp, #36]	; 0x24
   557c4:	cmp	r3, r6
   557c8:	beq	557d8 <fputs@plt+0x44710>
   557cc:	ldr	r8, [r6]
   557d0:	cmp	r8, #0
   557d4:	bge	55788 <fputs@plt+0x446c0>
   557d8:	ldr	fp, [fp, #48]	; 0x30
   557dc:	cmp	fp, #0
   557e0:	bne	55778 <fputs@plt+0x446b0>
   557e4:	mov	r0, r5
   557e8:	bl	1d7e0 <fputs@plt+0xc718>
   557ec:	b	545d4 <fputs@plt+0x4350c>
   557f0:	mov	r4, r5
   557f4:	b	545d4 <fputs@plt+0x4350c>
   557f8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   557fc:	mov	r6, r0
   55800:	ldr	r5, [r0]
   55804:	sub	sp, sp, #48	; 0x30
   55808:	mov	r4, r1
   5580c:	mov	r0, r5
   55810:	ldr	r1, [r1, #64]	; 0x40
   55814:	mov	r7, r2
   55818:	mov	r8, r3
   5581c:	bl	17478 <fputs@plt+0x63b0>
   55820:	mov	r1, r7
   55824:	mov	r2, #0
   55828:	mov	sl, r0
   5582c:	mov	r0, r5
   55830:	bl	21e40 <fputs@plt+0x10d78>
   55834:	mov	r3, #0
   55838:	mov	r2, r3
   5583c:	mov	r1, r3
   55840:	mov	r9, r0
   55844:	mov	r0, r5
   55848:	bl	29488 <fputs@plt+0x183c0>
   5584c:	subs	r7, r0, #0
   55850:	beq	55878 <fputs@plt+0x447b0>
   55854:	ldr	r1, [r4]
   55858:	mov	r0, r5
   5585c:	bl	201a4 <fputs@plt+0xf0dc>
   55860:	ldr	r3, [r5, #16]
   55864:	ldr	r1, [r3, sl, lsl #4]
   55868:	str	r0, [r7, #16]
   5586c:	mov	r0, r5
   55870:	bl	201a4 <fputs@plt+0xf0dc>
   55874:	str	r0, [r7, #12]
   55878:	mov	r4, #0
   5587c:	mov	r3, #65536	; 0x10000
   55880:	str	r3, [sp, #12]
   55884:	mov	r2, r7
   55888:	mov	r3, r9
   5588c:	mov	r1, r4
   55890:	str	r4, [sp, #20]
   55894:	str	r4, [sp, #16]
   55898:	str	r4, [sp, #8]
   5589c:	str	r4, [sp, #4]
   558a0:	str	r4, [sp]
   558a4:	mov	r0, r6
   558a8:	bl	29b34 <fputs@plt+0x18a6c>
   558ac:	mov	r3, #12
   558b0:	add	r2, sp, #28
   558b4:	strb	r3, [sp, #28]
   558b8:	str	r8, [sp, #32]
   558bc:	strb	r4, [sp, #29]
   558c0:	str	r4, [sp, #36]	; 0x24
   558c4:	str	r4, [sp, #40]	; 0x28
   558c8:	mov	r7, r0
   558cc:	mov	r1, r0
   558d0:	mov	r0, r6
   558d4:	bl	4e158 <fputs@plt+0x3d090>
   558d8:	mov	r1, r7
   558dc:	mov	r0, r5
   558e0:	bl	1e428 <fputs@plt+0xd360>
   558e4:	add	sp, sp, #48	; 0x30
   558e8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   558ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   558f0:	sub	sp, sp, #84	; 0x54
   558f4:	mov	sl, r3
   558f8:	mov	r4, r0
   558fc:	str	r1, [sp, #20]
   55900:	mov	r6, r2
   55904:	ldr	fp, [sp, #120]	; 0x78
   55908:	ldr	r7, [r0]
   5590c:	bl	283d4 <fputs@plt+0x1730c>
   55910:	ldr	r3, [sp, #132]	; 0x84
   55914:	cmp	r3, #0
   55918:	mov	r3, #0
   5591c:	strge	r3, [sp, #24]
   55920:	str	r0, [sp, #28]
   55924:	bge	55938 <fputs@plt+0x44870>
   55928:	ldrb	r2, [fp, #24]
   5592c:	mov	r1, #136	; 0x88
   55930:	bl	2883c <fputs@plt+0x17774>
   55934:	str	r0, [sp, #24]
   55938:	mov	r5, #0
   5593c:	mov	r8, r5
   55940:	ldr	r3, [fp, #20]
   55944:	cmp	r8, r3
   55948:	blt	55a88 <fputs@plt+0x449c0>
   5594c:	ldr	r2, [sp, #132]	; 0x84
   55950:	ldr	r3, [fp]
   55954:	cmp	r2, #0
   55958:	sub	r3, r3, r6
   5595c:	clz	r3, r3
   55960:	lsr	r3, r3, #5
   55964:	movle	r3, #0
   55968:	cmp	r3, #0
   5596c:	beq	559ec <fputs@plt+0x44924>
   55970:	ldrb	r8, [r6, #42]	; 0x2a
   55974:	ands	r8, r8, #32
   55978:	bne	55b18 <fputs@plt+0x44a50>
   5597c:	mvn	r3, #0
   55980:	ldr	r2, [sp, #128]	; 0x80
   55984:	mov	r1, r6
   55988:	mov	r0, r4
   5598c:	bl	1f2d0 <fputs@plt+0xe208>
   55990:	ldr	r3, [sp, #20]
   55994:	mov	r2, r8
   55998:	mov	r1, #152	; 0x98
   5599c:	ldr	sl, [r3, #52]	; 0x34
   559a0:	mov	r9, r0
   559a4:	mov	r0, r7
   559a8:	bl	1f230 <fputs@plt+0xe168>
   559ac:	mov	r1, #78	; 0x4e
   559b0:	subs	r3, r0, #0
   559b4:	mvnne	r2, #0
   559b8:	strhne	r2, [r3, #32]
   559bc:	mov	r2, #0
   559c0:	strne	r6, [r3, #44]	; 0x2c
   559c4:	strne	sl, [r3, #28]
   559c8:	str	r2, [sp]
   559cc:	mov	r2, r9
   559d0:	mov	r0, r4
   559d4:	bl	314ac <fputs@plt+0x203e4>
   559d8:	mov	r1, r5
   559dc:	mov	r2, r0
   559e0:	mov	r0, r7
   559e4:	bl	1f0f0 <fputs@plt+0xe028>
   559e8:	mov	r5, r0
   559ec:	mov	r2, #32
   559f0:	mov	r1, #0
   559f4:	add	r0, sp, #48	; 0x30
   559f8:	bl	10eac <memset@plt>
   559fc:	ldr	r3, [sp, #20]
   55a00:	mov	r1, r5
   55a04:	add	r0, sp, #48	; 0x30
   55a08:	str	r3, [sp, #52]	; 0x34
   55a0c:	str	r4, [sp, #48]	; 0x30
   55a10:	bl	31200 <fputs@plt+0x20138>
   55a14:	mov	r3, #0
   55a18:	str	r3, [sp, #8]
   55a1c:	str	r3, [sp, #4]
   55a20:	str	r3, [sp]
   55a24:	mov	r2, r5
   55a28:	ldr	r1, [sp, #20]
   55a2c:	mov	r0, r4
   55a30:	bl	4b1b0 <fputs@plt+0x3a0e8>
   55a34:	ldr	r3, [sp, #132]	; 0x84
   55a38:	ldrb	r2, [fp, #24]
   55a3c:	mov	r1, #135	; 0x87
   55a40:	mov	r4, r0
   55a44:	ldr	r0, [sp, #28]
   55a48:	bl	2883c <fputs@plt+0x17774>
   55a4c:	cmp	r4, #0
   55a50:	beq	55a5c <fputs@plt+0x44994>
   55a54:	mov	r0, r4
   55a58:	bl	28dd8 <fputs@plt+0x17d10>
   55a5c:	mov	r1, r5
   55a60:	mov	r0, r7
   55a64:	bl	1e430 <fputs@plt+0xd368>
   55a68:	ldr	r3, [sp, #24]
   55a6c:	cmp	r3, #0
   55a70:	beq	55a80 <fputs@plt+0x449b8>
   55a74:	mov	r1, r3
   55a78:	ldr	r0, [sp, #28]
   55a7c:	bl	1d4a4 <fputs@plt+0xc3dc>
   55a80:	add	sp, sp, #84	; 0x54
   55a84:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   55a88:	cmp	sl, #0
   55a8c:	lslne	r3, r8, #1
   55a90:	ldrne	r2, [sl, #4]
   55a94:	mvneq	r3, #0
   55a98:	mov	r1, r6
   55a9c:	ldrshne	r3, [r2, r3]
   55aa0:	mov	r0, r4
   55aa4:	ldr	r2, [sp, #128]	; 0x80
   55aa8:	bl	1f2d0 <fputs@plt+0xe208>
   55aac:	ldr	r3, [sp, #124]	; 0x7c
   55ab0:	ldr	r2, [fp]
   55ab4:	cmp	r3, #0
   55ab8:	mov	r1, #27
   55abc:	ldrne	r3, [r3, r8, lsl #2]
   55ac0:	ldrsheq	r3, [fp, #36]	; 0x24
   55ac4:	strne	r3, [sp, #32]
   55ac8:	ldrshne	r3, [sp, #32]
   55acc:	ldr	r2, [r2, #4]
   55ad0:	add	r8, r8, #1
   55ad4:	ldr	r2, [r2, r3, lsl #4]
   55ad8:	mov	r9, r0
   55adc:	mov	r0, r7
   55ae0:	bl	1f230 <fputs@plt+0xe168>
   55ae4:	mov	r3, #0
   55ae8:	str	r3, [sp]
   55aec:	mov	r2, r9
   55af0:	mov	r1, #79	; 0x4f
   55af4:	mov	r3, r0
   55af8:	mov	r0, r4
   55afc:	bl	314ac <fputs@plt+0x203e4>
   55b00:	mov	r1, r5
   55b04:	mov	r2, r0
   55b08:	mov	r0, r7
   55b0c:	bl	1f0f0 <fputs@plt+0xe028>
   55b10:	mov	r5, r0
   55b14:	b	55940 <fputs@plt+0x44878>
   55b18:	ldr	r0, [r6, #8]
   55b1c:	bl	1be1c <fputs@plt+0xad54>
   55b20:	mov	r8, #0
   55b24:	mov	r9, r8
   55b28:	str	r0, [sp, #36]	; 0x24
   55b2c:	ldr	r3, [sp, #36]	; 0x24
   55b30:	ldrh	r3, [r3, #50]	; 0x32
   55b34:	cmp	r9, r3
   55b38:	movge	r3, #0
   55b3c:	strge	r3, [sp]
   55b40:	movge	r2, r8
   55b44:	movge	r1, #19
   55b48:	bge	559d0 <fputs@plt+0x44908>
   55b4c:	ldr	r2, [sl, #4]
   55b50:	lsl	r3, r9, #1
   55b54:	mov	r1, r6
   55b58:	ldrsh	r3, [r2, r3]
   55b5c:	mov	r0, r4
   55b60:	ldr	r2, [sp, #128]	; 0x80
   55b64:	str	r3, [sp, #32]
   55b68:	bl	1f2d0 <fputs@plt+0xe208>
   55b6c:	ldr	r3, [sp, #20]
   55b70:	mov	r2, #0
   55b74:	mov	r1, #152	; 0x98
   55b78:	ldr	r3, [r3, #52]	; 0x34
   55b7c:	add	r9, r9, #1
   55b80:	str	r3, [sp, #44]	; 0x2c
   55b84:	str	r0, [sp, #40]	; 0x28
   55b88:	mov	r0, r7
   55b8c:	bl	1f230 <fputs@plt+0xe168>
   55b90:	mov	r1, #79	; 0x4f
   55b94:	subs	r3, r0, #0
   55b98:	mov	r0, r4
   55b9c:	ldrne	r2, [sp, #44]	; 0x2c
   55ba0:	strne	r6, [r3, #44]	; 0x2c
   55ba4:	strne	r2, [r3, #28]
   55ba8:	ldrhne	r2, [sp, #32]
   55bac:	strhne	r2, [r3, #32]
   55bb0:	mov	r2, #0
   55bb4:	str	r2, [sp]
   55bb8:	ldr	r2, [sp, #40]	; 0x28
   55bbc:	bl	314ac <fputs@plt+0x203e4>
   55bc0:	mov	r1, r8
   55bc4:	mov	r2, r0
   55bc8:	mov	r0, r7
   55bcc:	bl	1f0f0 <fputs@plt+0xe028>
   55bd0:	mov	r8, r0
   55bd4:	b	55b2c <fputs@plt+0x44a64>
   55bd8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   55bdc:	vpush	{d8-d10}
   55be0:	ldr	fp, [r0]
   55be4:	ldr	r3, [r0, #4]
   55be8:	mov	sl, r0
   55bec:	sub	sp, sp, #436	; 0x1b4
   55bf0:	str	r3, [sp, #32]
   55bf4:	ldrb	r3, [fp, #66]	; 0x42
   55bf8:	str	r3, [sp, #36]	; 0x24
   55bfc:	ldr	r3, [r0, #8]
   55c00:	str	r3, [sp, #28]
   55c04:	ldr	r3, [fp, #32]
   55c08:	str	r3, [sp, #64]	; 0x40
   55c0c:	ldr	r3, [fp, #36]	; 0x24
   55c10:	str	r3, [sp, #68]	; 0x44
   55c14:	bl	16320 <fputs@plt+0x5258>
   55c18:	ldr	r3, [sl, #80]	; 0x50
   55c1c:	cmp	r3, #7
   55c20:	mov	r3, #0
   55c24:	beq	5cdc0 <fputs@plt+0x4bcf8>
   55c28:	mov	r0, #0
   55c2c:	mov	r1, #0
   55c30:	str	r3, [sl, #80]	; 0x50
   55c34:	strd	r0, [sl, #136]	; 0x88
   55c38:	str	r3, [sl, #20]
   55c3c:	ldr	r2, [fp, #248]	; 0xf8
   55c40:	str	r3, [fp, #388]	; 0x184
   55c44:	cmp	r2, r3
   55c48:	bne	5cdd0 <fputs@plt+0x4bd08>
   55c4c:	ldr	r3, [fp, #304]	; 0x130
   55c50:	cmp	r3, #0
   55c54:	beq	55c6c <fputs@plt+0x44ba4>
   55c58:	ldr	r4, [fp, #312]	; 0x138
   55c5c:	ldr	r0, [sl, #124]	; 0x7c
   55c60:	mov	r1, r4
   55c64:	bl	6feac <fputs@plt+0x5ede4>
   55c68:	sub	r3, r4, r1
   55c6c:	ldr	r4, [sl, #76]	; 0x4c
   55c70:	str	r3, [sp, #96]	; 0x60
   55c74:	mov	r2, #20
   55c78:	ldr	r3, [sp, #32]
   55c7c:	vldr	d10, [pc, #948]	; 56038 <fputs@plt+0x44f70>
   55c80:	mla	r4, r2, r4, r3
   55c84:	mov	r3, #0
   55c88:	mov	r5, r3
   55c8c:	str	r3, [sp, #52]	; 0x34
   55c90:	str	r3, [sp, #48]	; 0x30
   55c94:	str	r3, [sp, #92]	; 0x5c
   55c98:	str	r3, [sp, #88]	; 0x58
   55c9c:	ldr	r3, [sp, #48]	; 0x30
   55ca0:	ldrb	r7, [r4]
   55ca4:	add	r3, r3, #1
   55ca8:	str	r3, [sp, #48]	; 0x30
   55cac:	cmp	r7, #158	; 0x9e
   55cb0:	ldrls	pc, [pc, r7, lsl #2]
   55cb4:	b	55f84 <fputs@plt+0x44ebc>
   55cb8:	andeq	r8, r5, ip, lsl #6
   55cbc:			; <UNDEFINED> instruction: 0x000586b0
   55cc0:	andeq	r8, r5, r4, lsr #15
   55cc4:	andeq	r9, r5, r8, asr #29
   55cc8:	andeq	sl, r5, r0
   55ccc:	andeq	sl, r5, r0
   55cd0:	andeq	sl, r5, r4, lsl r0
   55cd4:	andeq	sl, r5, r4, lsl r0
   55cd8:	ldrdeq	fp, [r5], -r8
   55cdc:	andeq	fp, r5, ip, asr sl
   55ce0:	andeq	fp, r5, ip, asr ip
   55ce4:	andeq	ip, r5, r8, ror #12
   55ce8:	andeq	ip, r5, r8, lsl #17
   55cec:	andeq	r9, r5, r8, lsr pc
   55cf0:	andeq	r5, r5, r4, lsr pc
   55cf4:	andeq	r5, r5, ip, lsl #31
   55cf8:			; <UNDEFINED> instruction: 0x00055fbc
   55cfc:	strdeq	r5, [r5], -r4
   55d00:	andeq	r6, r5, r4, ror r0
   55d04:	andeq	r7, r5, ip, lsr #11
   55d08:	andeq	r6, r5, r8, asr #1
   55d0c:	andeq	r6, r5, r4, ror #1
   55d10:	andeq	r6, r5, r4, ror r2
   55d14:	muleq	r5, r0, r2
   55d18:	andeq	r6, r5, ip, lsl #7
   55d1c:	andeq	r6, r5, ip, ror #7
   55d20:	andeq	r6, r5, ip, lsr r4
   55d24:	andeq	r6, r5, r0, ror #8
   55d28:	muleq	r5, r0, r4
   55d2c:	ldrdeq	r6, [r5], -r4
   55d30:	andeq	r6, r5, r0, ror r5
   55d34:	andeq	r6, r5, r4, ror #11
   55d38:	andeq	r6, r5, r8, lsl #12
   55d3c:	andeq	r6, r5, r4, lsr r6
   55d40:	andeq	r6, r5, r8, asr #25
   55d44:	strdeq	r6, [r5], -r0
   55d48:	andeq	r6, r5, r4, asr sp
   55d4c:	muleq	r5, ip, r0
   55d50:	ldrdeq	r7, [r5], -r4
   55d54:	andeq	r7, r5, r4, lsr r1
   55d58:	andeq	r7, r5, r0, ror r1
   55d5c:	ldrdeq	r7, [r5], -ip
   55d60:	andeq	r7, r5, ip, ror #7
   55d64:	andeq	r7, r5, r8, lsr #9
   55d68:	andeq	r7, r5, r4, ror #12
   55d6c:	andeq	r7, r5, r4, lsl #13
   55d70:	andeq	r7, r5, r4, lsl #13
   55d74:	andeq	r7, r5, r8, lsl r7
   55d78:	andeq	r7, r5, ip, lsl #26
   55d7c:	andeq	r7, r5, r0, asr #26
   55d80:	andeq	r8, r5, r8, asr #3
   55d84:	andeq	r8, r5, r4, lsl #19
   55d88:			; <UNDEFINED> instruction: 0x000589bc
   55d8c:	andeq	r8, r5, r0, asr #20
   55d90:	andeq	r8, r5, r4, ror #20
   55d94:	andeq	r8, r5, r4, ror #20
   55d98:	muleq	r5, r0, fp
   55d9c:	muleq	r5, r0, fp
   55da0:	andeq	r8, r5, ip, lsr #25
   55da4:	andeq	r8, r5, r8, lsr #28
   55da8:	andeq	r8, r5, r0, asr lr
   55dac:	andeq	r8, r5, ip, lsl #29
   55db0:	andeq	r5, r5, r4, lsl #31
   55db4:			; <UNDEFINED> instruction: 0x00058eb4
   55db8:			; <UNDEFINED> instruction: 0x00058eb4
   55dbc:			; <UNDEFINED> instruction: 0x00058eb4
   55dc0:			; <UNDEFINED> instruction: 0x00058eb4
   55dc4:	strdeq	r9, [r5], -r0
   55dc8:	strdeq	r9, [r5], -r0
   55dcc:	strdeq	r9, [r5], -r0
   55dd0:	andeq	r9, r5, r8, ror r2
   55dd4:	andeq	r7, r5, r0, ror #9
   55dd8:	andeq	r7, r5, r0, ror #9
   55ddc:	andeq	r9, r5, r8, lsl #6
   55de0:	andeq	r9, r5, r8, lsr r3
   55de4:	andeq	r9, r5, ip, lsl #10
   55de8:	ldrdeq	r7, [r5], -ip
   55dec:	strdeq	r7, [r5], -r8
   55df0:			; <UNDEFINED> instruction: 0x000571b4
   55df4:			; <UNDEFINED> instruction: 0x000571b4
   55df8:			; <UNDEFINED> instruction: 0x000571b4
   55dfc:			; <UNDEFINED> instruction: 0x000571b4
   55e00:			; <UNDEFINED> instruction: 0x000571b4
   55e04:			; <UNDEFINED> instruction: 0x000571b4
   55e08:	andeq	r9, r5, ip, lsl #10
   55e0c:	andeq	r6, r5, r8, lsr pc
   55e10:	andeq	r6, r5, r8, lsr pc
   55e14:	andeq	r6, r5, r8, lsr pc
   55e18:	andeq	r6, r5, r8, lsr pc
   55e1c:			; <UNDEFINED> instruction: 0x000568b0
   55e20:			; <UNDEFINED> instruction: 0x000568b0
   55e24:			; <UNDEFINED> instruction: 0x000568b0
   55e28:			; <UNDEFINED> instruction: 0x000568b0
   55e2c:			; <UNDEFINED> instruction: 0x000568b0
   55e30:	andeq	r6, r5, r8, lsr r7
   55e34:	andeq	r9, r5, ip, lsl r6
   55e38:	andeq	r7, r5, ip, lsl #12
   55e3c:	ldrdeq	r6, [r5], -r0
   55e40:	andeq	r9, r5, r0, ror #13
   55e44:	andeq	r9, r5, r0, lsl #14
   55e48:	andeq	r9, r5, r4, ror #15
   55e4c:	andeq	r9, r5, r0, lsl #17
   55e50:	andeq	r9, r5, r0, lsl #17
   55e54:	andeq	r9, r5, r4, ror #18
   55e58:	andeq	r9, r5, r4, asr #20
   55e5c:	andeq	r9, r5, r4, lsl #21
   55e60:	ldrdeq	r9, [r5], -r8
   55e64:	ldrdeq	r9, [r5], -r8
   55e68:	andeq	r9, r5, r4, ror #21
   55e6c:	andeq	sl, r5, r4, asr #32
   55e70:	andeq	sl, r5, r4, asr #32
   55e74:	andeq	sl, r5, ip, lsr #6
   55e78:	andeq	sl, r5, r4, asr #7
   55e7c:	andeq	sl, r5, r4, asr #7
   55e80:	muleq	r5, r0, r5
   55e84:	muleq	r5, r0, r5
   55e88:	muleq	r5, r0, r5
   55e8c:	muleq	r5, r0, r5
   55e90:	andeq	sl, r5, r4, lsl #13
   55e94:	andeq	sl, r5, r0, ror r9
   55e98:	andeq	sl, r5, ip, ror #19
   55e9c:	andeq	sl, r5, r4, lsr sl
   55ea0:	andeq	sl, r5, r4, lsr sl
   55ea4:	andeq	sl, r5, ip, lsl #21
   55ea8:	andeq	sl, r5, ip, lsr fp
   55eac:	andeq	sl, r5, r4, asr fp
   55eb0:	muleq	r5, r0, fp
   55eb4:	andeq	sl, r5, ip, lsl #24
   55eb8:	muleq	r5, r0, ip
   55ebc:	andeq	sl, r5, r8, ror #31
   55ec0:	andeq	fp, r5, r4, lsr r0
   55ec4:	andeq	fp, r5, r8, lsr #3
   55ec8:	andeq	fp, r5, r0, ror r3
   55ecc:	andeq	r6, r5, ip, lsr #5
   55ed0:	muleq	r5, r0, r5
   55ed4:	ldrdeq	fp, [r5], -r4
   55ed8:	andeq	fp, r5, r4, lsr r6
   55edc:	andeq	fp, r5, r0, ror r6
   55ee0:	andeq	fp, r5, ip, ror #13
   55ee4:	andeq	fp, r5, r4, lsr #14
   55ee8:	andeq	fp, r5, r8, lsl #15
   55eec:	andeq	fp, r5, r8, lsr #15
   55ef0:	ldrdeq	fp, [r5], -r0
   55ef4:	strdeq	fp, [r5], -r8
   55ef8:	andeq	fp, r5, ip, asr r8
   55efc:	andeq	fp, r5, ip, ror r9
   55f00:	andeq	ip, r5, r0, lsl #2
   55f04:	andeq	ip, r5, r0, ror #3
   55f08:	andeq	ip, r5, r4, lsl #4
   55f0c:	andeq	ip, r5, ip, ror #5
   55f10:	ldrdeq	ip, [r5], -r0
   55f14:	andeq	ip, r5, r0, lsl #10
   55f18:			; <UNDEFINED> instruction: 0x0005c5b8
   55f1c:	andeq	ip, r5, r8, lsl #14
   55f20:	andeq	ip, r5, r0, asr #15
   55f24:	andeq	ip, r5, r0, lsr #16
   55f28:			; <UNDEFINED> instruction: 0x0005c9b0
   55f2c:	andeq	ip, r5, r0, ror #19
   55f30:	andeq	ip, r5, r0, asr #20
   55f34:	ldr	r3, [r4, #4]
   55f38:	mov	r1, #40	; 0x28
   55f3c:	mov	r2, #4
   55f40:	mul	r1, r1, r3
   55f44:	ldr	r3, [sp, #28]
   55f48:	ldr	r0, [sp, #28]
   55f4c:	add	r3, r3, r1
   55f50:	strh	r2, [r3, #8]
   55f54:	ldr	r3, [sp, #32]
   55f58:	sub	r2, r4, r3
   55f5c:	asr	r3, r2, #2
   55f60:	ldr	r2, [pc, #256]	; 56068 <fputs@plt+0x44fa0>
   55f64:	mul	r2, r2, r3
   55f68:	asr	r3, r2, #31
   55f6c:	strd	r2, [r0, r1]
   55f70:	ldr	r4, [r4, #8]
   55f74:	mov	r2, #20
   55f78:	ldr	r3, [sp, #32]
   55f7c:	mla	r4, r2, r4, r3
   55f80:	sub	r4, r4, #20
   55f84:	add	r4, r4, #20
   55f88:	b	55c9c <fputs@plt+0x44bd4>
   55f8c:	ldr	r2, [r4, #4]
   55f90:	mov	r3, #40	; 0x28
   55f94:	mul	r3, r3, r2
   55f98:	ldr	r2, [sp, #28]
   55f9c:	add	r1, r2, r3
   55fa0:	ldr	r4, [r2, r3]
   55fa4:	ldr	r3, [sp, #32]
   55fa8:	mov	r2, #20
   55fac:	mla	r4, r2, r4, r3
   55fb0:	mov	r3, #128	; 0x80
   55fb4:	strh	r3, [r1, #8]
   55fb8:	b	55f84 <fputs@plt+0x44ebc>
   55fbc:	ldr	r3, [r4, #4]
   55fc0:	mov	r1, #40	; 0x28
   55fc4:	ldr	r2, [r4, #12]
   55fc8:	mul	r1, r1, r3
   55fcc:	sub	r2, r2, #1
   55fd0:	ldr	r3, [sp, #28]
   55fd4:	ldr	ip, [sp, #28]
   55fd8:	add	r0, r3, r1
   55fdc:	asr	r3, r2, #31
   55fe0:	strd	r2, [ip, r1]
   55fe4:	mov	r3, #4
   55fe8:	strh	r3, [r0, #8]
   55fec:	ldr	r3, [r4, #8]
   55ff0:	b	576c4 <fputs@plt+0x465fc>
   55ff4:	ldr	r2, [r4, #4]
   55ff8:	mov	r3, #40	; 0x28
   55ffc:	ldr	r1, [sp, #28]
   56000:	mul	r3, r3, r2
   56004:	ldr	r2, [sp, #28]
   56008:	ldr	r0, [sp, #32]
   5600c:	add	r2, r2, r3
   56010:	ldr	r3, [r1, r3]
   56014:	mov	r1, #20
   56018:	mla	r3, r1, r3, r0
   5601c:	ldr	r4, [r3, #8]
   56020:	mov	r3, #128	; 0x80
   56024:	strh	r3, [r2, #8]
   56028:	mla	r4, r1, r4, r0
   5602c:	sub	r4, r4, #20
   56030:	b	55f84 <fputs@plt+0x44ebc>
   56034:	nop			; (mov r0, r0)
	...
   56040:			; <UNDEFINED> instruction: 0x00072ab8
   56044:	andeq	r7, r7, r3, asr #23
   56048:	strdeq	r7, [r7], -r1
   5604c:	ldrdeq	r7, [r7], -ip
   56050:	andeq	r0, r0, r2, lsl #20
   56054:	andeq	r0, r0, r1, lsl #2
   56058:	andeq	r6, r7, r8, ror sl
   5605c:	andeq	r0, r0, r2, lsl #4
   56060:	andeq	r6, r7, r4, asr #7
   56064:	andeq	r6, r7, r2, ror #10
   56068:	stclgt	12, cr12, [ip], {205}	; 0xcd
   5606c:	andeq	r8, r7, r5, asr r2
   56070:	andeq	r0, r0, sl, lsl #24
   56074:	ldr	r3, [r4, #4]
   56078:	mov	r2, #40	; 0x28
   5607c:	mov	r1, #4
   56080:	mul	r3, r2, r3
   56084:	ldr	r2, [sp, #28]
   56088:	ldr	r0, [pc, #-40]	; 56068 <fputs@plt+0x44fa0>
   5608c:	add	r2, r2, r3
   56090:	strh	r1, [r2, #8]
   56094:	ldr	r2, [sp, #28]
   56098:	ldr	ip, [r2, r3]
   5609c:	ldr	r2, [sp, #32]
   560a0:	sub	r4, r4, r2
   560a4:	ldr	r2, [sp, #28]
   560a8:	asr	r4, r4, #2
   560ac:	mul	r0, r0, r4
   560b0:	mov	r4, #20
   560b4:	asr	r1, r0, #31
   560b8:	strd	r0, [r2, r3]
   560bc:	ldr	r3, [sp, #32]
   560c0:	mla	r4, r4, ip, r3
   560c4:	b	55f84 <fputs@plt+0x44ebc>
   560c8:	ldr	r3, [r4, #12]
   560cc:	mov	r2, #40	; 0x28
   560d0:	ldr	r1, [sp, #28]
   560d4:	mla	r3, r2, r3, r1
   560d8:	ldrh	r3, [r3, #8]
   560dc:	tst	r3, #1
   560e0:	beq	55f84 <fputs@plt+0x44ebc>
   560e4:	ldr	r3, [r4, #4]
   560e8:	cmp	r3, #0
   560ec:	bne	56174 <fputs@plt+0x450ac>
   560f0:	ldr	r0, [sl, #176]	; 0xb0
   560f4:	cmp	r0, #0
   560f8:	beq	56174 <fputs@plt+0x450ac>
   560fc:	ldr	r3, [r0, #4]
   56100:	ldr	r2, [sl, #92]	; 0x5c
   56104:	str	r3, [sl, #176]	; 0xb0
   56108:	ldr	r3, [sl, #184]	; 0xb8
   5610c:	sub	r3, r3, #1
   56110:	str	r3, [sl, #184]	; 0xb8
   56114:	ldr	r3, [fp, #88]	; 0x58
   56118:	str	r2, [fp, #84]	; 0x54
   5611c:	add	r3, r3, r2
   56120:	str	r3, [fp, #88]	; 0x58
   56124:	bl	46ab0 <fputs@plt+0x359e8>
   56128:	ldr	r3, [fp, #32]
   5612c:	str	r3, [sp, #64]	; 0x40
   56130:	ldr	r3, [fp, #36]	; 0x24
   56134:	str	r3, [sp, #68]	; 0x44
   56138:	ldr	r3, [r4, #8]
   5613c:	mov	r4, #20
   56140:	cmp	r3, #4
   56144:	moveq	r2, #20
   56148:	ldreq	r3, [sl, #4]
   5614c:	mlaeq	r0, r2, r0, r3
   56150:	ldr	r3, [sl, #4]
   56154:	ldreq	r0, [r0, #8]
   56158:	str	r3, [sp, #32]
   5615c:	ldr	r3, [sl, #8]
   56160:	subeq	r0, r0, #1
   56164:	str	r3, [sp, #28]
   56168:	ldr	r3, [sp, #32]
   5616c:	mla	r4, r4, r0, r3
   56170:	b	55f84 <fputs@plt+0x44ebc>
   56174:	ldr	r2, [sp, #32]
   56178:	cmp	r3, #0
   5617c:	sub	r5, r4, r2
   56180:	str	r3, [sl, #80]	; 0x50
   56184:	asr	r2, r5, #2
   56188:	ldr	r5, [pc, #-296]	; 56068 <fputs@plt+0x44fa0>
   5618c:	mul	r5, r5, r2
   56190:	ldr	r2, [r4, #8]
   56194:	str	r5, [sl, #76]	; 0x4c
   56198:	strb	r2, [sl, #86]	; 0x56
   5619c:	beq	561f4 <fputs@plt+0x4512c>
   561a0:	ldrb	r1, [r4, #3]
   561a4:	ldr	r3, [r4, #16]
   561a8:	cmp	r1, #0
   561ac:	beq	56210 <fputs@plt+0x45148>
   561b0:	ldr	r2, [pc, #-376]	; 56040 <fputs@plt+0x44f78>
   561b4:	add	r2, r2, r1, lsl #2
   561b8:	ldr	r2, [r2, #3968]	; 0xf80
   561bc:	cmp	r2, #0
   561c0:	beq	56214 <fputs@plt+0x4514c>
   561c4:	cmp	r3, #0
   561c8:	beq	56224 <fputs@plt+0x4515c>
   561cc:	ldr	r1, [pc, #-400]	; 56044 <fputs@plt+0x44f7c>
   561d0:	mov	r0, sl
   561d4:	bl	37fd8 <fputs@plt+0x26f10>
   561d8:	ldr	r3, [sl, #44]	; 0x2c
   561dc:	mov	r2, r5
   561e0:	str	r3, [sp]
   561e4:	ldr	r1, [pc, #-420]	; 56048 <fputs@plt+0x44f80>
   561e8:	ldr	r3, [sl, #168]	; 0xa8
   561ec:	ldr	r0, [r4, #4]
   561f0:	bl	2d7f8 <fputs@plt+0x1c730>
   561f4:	mov	r0, sl
   561f8:	bl	46ef4 <fputs@plt+0x35e2c>
   561fc:	cmp	r0, #5
   56200:	mov	r5, r0
   56204:	bne	56234 <fputs@plt+0x4516c>
   56208:	str	r5, [sl, #80]	; 0x50
   5620c:	b	56244 <fputs@plt+0x4517c>
   56210:	mov	r2, r1
   56214:	cmp	r3, #0
   56218:	movne	r2, r3
   5621c:	ldrne	r1, [pc, #-448]	; 56064 <fputs@plt+0x44f9c>
   56220:	bne	56228 <fputs@plt+0x45160>
   56224:	ldr	r1, [pc, #-480]	; 5604c <fputs@plt+0x44f84>
   56228:	mov	r0, sl
   5622c:	bl	37fd8 <fputs@plt+0x26f10>
   56230:	b	561d8 <fputs@plt+0x45110>
   56234:	ldr	r5, [sl, #80]	; 0x50
   56238:	cmp	r5, #0
   5623c:	movne	r5, #1
   56240:	moveq	r5, #101	; 0x65
   56244:	ldr	r3, [sp, #64]	; 0x40
   56248:	ldr	r2, [sp, #48]	; 0x30
   5624c:	str	r3, [fp, #32]
   56250:	ldr	r3, [sp, #68]	; 0x44
   56254:	mov	r0, r5
   56258:	str	r3, [fp, #36]	; 0x24
   5625c:	ldr	r3, [sl, #124]	; 0x7c
   56260:	add	r3, r3, r2
   56264:	str	r3, [sl, #124]	; 0x7c
   56268:	add	sp, sp, #436	; 0x1b4
   5626c:	vpop	{d8-d10}
   56270:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   56274:	ldr	r1, [r4, #8]
   56278:	ldr	r0, [sl, #8]
   5627c:	bl	23fe8 <fputs@plt+0x12f20>
   56280:	ldr	r2, [r4, #4]
   56284:	asr	r3, r2, #31
   56288:	strd	r2, [r0]
   5628c:	b	55f84 <fputs@plt+0x44ebc>
   56290:	ldr	r1, [r4, #8]
   56294:	ldr	r0, [sl, #8]
   56298:	bl	23fe8 <fputs@plt+0x12f20>
   5629c:	ldr	r3, [r4, #16]
   562a0:	ldrd	r2, [r3]
   562a4:	strd	r2, [r0]
   562a8:	b	55f84 <fputs@plt+0x44ebc>
   562ac:	ldr	r1, [r4, #8]
   562b0:	ldr	r0, [sl, #8]
   562b4:	bl	23fe8 <fputs@plt+0x12f20>
   562b8:	mov	r3, #8
   562bc:	strh	r3, [r0, #8]
   562c0:	ldr	r3, [r4, #16]
   562c4:	ldrd	r2, [r3]
   562c8:	strd	r2, [r0]
   562cc:	b	55f84 <fputs@plt+0x44ebc>
   562d0:	ldr	r1, [r4, #8]
   562d4:	ldr	r0, [sl, #8]
   562d8:	bl	23fe8 <fputs@plt+0x12f20>
   562dc:	ldr	r7, [r4, #16]
   562e0:	mov	r3, #24
   562e4:	strb	r3, [r4]
   562e8:	mov	r6, r0
   562ec:	mov	r0, r7
   562f0:	bl	1839c <fputs@plt+0x72d4>
   562f4:	ldr	r3, [sp, #36]	; 0x24
   562f8:	cmp	r3, #1
   562fc:	str	r0, [r4, #4]
   56300:	beq	5637c <fputs@plt+0x452b4>
   56304:	mov	r3, #0
   56308:	str	r3, [sp]
   5630c:	mvn	r2, #0
   56310:	mov	r3, #1
   56314:	mov	r1, r7
   56318:	mov	r0, r6
   5631c:	bl	26dc0 <fputs@plt+0x15cf8>
   56320:	cmp	r0, #0
   56324:	bne	567f4 <fputs@plt+0x4572c>
   56328:	ldr	r1, [sp, #36]	; 0x24
   5632c:	mov	r0, r6
   56330:	bl	27f28 <fputs@plt+0x16e60>
   56334:	subs	r5, r0, #0
   56338:	bne	56554 <fputs@plt+0x4548c>
   5633c:	ldrh	r3, [r6, #8]
   56340:	str	r5, [r6, #24]
   56344:	orr	r3, r3, #2048	; 0x800
   56348:	strh	r3, [r6, #8]
   5634c:	ldrsb	r3, [r4, #1]
   56350:	cmn	r3, #1
   56354:	bne	56364 <fputs@plt+0x4529c>
   56358:	ldr	r1, [r4, #16]
   5635c:	mov	r0, fp
   56360:	bl	1d524 <fputs@plt+0xc45c>
   56364:	mvn	r3, #0
   56368:	strb	r3, [r4, #1]
   5636c:	ldr	r3, [r6, #16]
   56370:	str	r3, [r4, #16]
   56374:	ldr	r3, [r6, #12]
   56378:	str	r3, [r4, #4]
   5637c:	ldr	r2, [r4, #4]
   56380:	ldr	r3, [fp, #92]	; 0x5c
   56384:	cmp	r2, r3
   56388:	bgt	567f4 <fputs@plt+0x4572c>
   5638c:	ldr	r1, [r4, #8]
   56390:	ldr	r0, [sl, #8]
   56394:	bl	23fe8 <fputs@plt+0x12f20>
   56398:	ldr	r3, [pc, #-848]	; 56050 <fputs@plt+0x44f88>
   5639c:	strh	r3, [r0, #8]
   563a0:	ldr	r3, [r4, #16]
   563a4:	str	r3, [r0, #16]
   563a8:	ldr	r3, [r4, #4]
   563ac:	str	r3, [r0, #12]
   563b0:	ldrb	r3, [sp, #36]	; 0x24
   563b4:	strb	r3, [r0, #10]
   563b8:	ldrb	r3, [r4, #3]
   563bc:	cmp	r3, #0
   563c0:	beq	55f84 <fputs@plt+0x44ebc>
   563c4:	ldr	r2, [r4, #12]
   563c8:	mov	r3, #40	; 0x28
   563cc:	mul	r3, r3, r2
   563d0:	ldr	r2, [sp, #28]
   563d4:	add	r2, r2, r3
   563d8:	ldrd	r2, [r2]
   563dc:	orrs	r3, r2, r3
   563e0:	movne	r3, #2576	; 0xa10
   563e4:	strhne	r3, [r0, #8]
   563e8:	b	55f84 <fputs@plt+0x44ebc>
   563ec:	ldr	r1, [r4, #8]
   563f0:	ldr	r0, [sl, #8]
   563f4:	bl	23fe8 <fputs@plt+0x12f20>
   563f8:	ldr	r3, [r4, #8]
   563fc:	ldr	r6, [r4, #12]
   56400:	ldr	r8, [pc, #-948]	; 56054 <fputs@plt+0x44f8c>
   56404:	sub	r6, r6, r3
   56408:	ldr	r3, [r4, #4]
   5640c:	cmp	r3, #0
   56410:	moveq	r8, #1
   56414:	mov	r7, r0
   56418:	strh	r8, [r0, #8]
   5641c:	cmp	r6, #0
   56420:	ble	55f84 <fputs@plt+0x44ebc>
   56424:	add	r7, r7, #40	; 0x28
   56428:	mov	r0, r7
   5642c:	bl	23e28 <fputs@plt+0x12d60>
   56430:	sub	r6, r6, #1
   56434:	strh	r8, [r7, #8]
   56438:	b	5641c <fputs@plt+0x45354>
   5643c:	ldr	r2, [r4, #4]
   56440:	mov	r3, #40	; 0x28
   56444:	ldr	r1, [sp, #28]
   56448:	mla	r2, r3, r2, r1
   5644c:	ldrh	r3, [r2, #8]
   56450:	bic	r3, r3, #128	; 0x80
   56454:	orr	r3, r3, #1
   56458:	strh	r3, [r2, #8]
   5645c:	b	55f84 <fputs@plt+0x44ebc>
   56460:	ldr	r1, [r4, #8]
   56464:	ldr	r0, [sl, #8]
   56468:	bl	23fe8 <fputs@plt+0x12f20>
   5646c:	mov	r3, #0
   56470:	str	r3, [sp]
   56474:	ldr	r2, [r4, #4]
   56478:	ldr	r1, [r4, #16]
   5647c:	mov	r6, r0
   56480:	bl	26dc0 <fputs@plt+0x15cf8>
   56484:	ldrb	r3, [sp, #36]	; 0x24
   56488:	strb	r3, [r6, #10]
   5648c:	b	55f84 <fputs@plt+0x44ebc>
   56490:	ldr	r3, [r4, #4]
   56494:	mov	r6, #40	; 0x28
   56498:	mul	r6, r6, r3
   5649c:	sub	r3, r6, #40	; 0x28
   564a0:	ldr	r6, [sl, #60]	; 0x3c
   564a4:	add	r6, r6, r3
   564a8:	mov	r0, r6
   564ac:	bl	16248 <fputs@plt+0x5180>
   564b0:	cmp	r0, #0
   564b4:	bne	567f4 <fputs@plt+0x4572c>
   564b8:	ldr	r1, [r4, #8]
   564bc:	ldr	r0, [sl, #8]
   564c0:	bl	23fe8 <fputs@plt+0x12f20>
   564c4:	mov	r2, #2048	; 0x800
   564c8:	mov	r1, r6
   564cc:	bl	24040 <fputs@plt+0x12f78>
   564d0:	b	55f84 <fputs@plt+0x44ebc>
   564d4:	ldr	r2, [r4, #4]
   564d8:	ldr	r9, [r4, #8]
   564dc:	mov	r3, #40	; 0x28
   564e0:	ldr	r1, [sp, #28]
   564e4:	ldr	r6, [r4, #12]
   564e8:	mla	r7, r3, r2, r1
   564ec:	mla	r9, r3, r9, r1
   564f0:	mov	r8, #0
   564f4:	mov	r0, r9
   564f8:	bl	23bac <fputs@plt+0x12ae4>
   564fc:	mov	r3, r7
   56500:	mov	r2, r9
   56504:	add	r1, r7, #40	; 0x28
   56508:	ldr	r0, [r3], #4
   5650c:	cmp	r3, r1
   56510:	str	r0, [r2], #4
   56514:	bne	56508 <fputs@plt+0x45440>
   56518:	mov	r3, #1
   5651c:	strh	r3, [r7, #8]
   56520:	ldrh	r3, [r9, #8]
   56524:	str	r8, [r7, #24]
   56528:	tst	r3, #4096	; 0x1000
   5652c:	bne	56544 <fputs@plt+0x4547c>
   56530:	subs	r6, r6, #1
   56534:	add	r7, r7, #40	; 0x28
   56538:	add	r9, r9, #40	; 0x28
   5653c:	bne	564f4 <fputs@plt+0x4542c>
   56540:	b	55f84 <fputs@plt+0x44ebc>
   56544:	mov	r0, r9
   56548:	bl	26d20 <fputs@plt+0x15c58>
   5654c:	cmp	r0, #0
   56550:	beq	56530 <fputs@plt+0x45468>
   56554:	mov	r0, fp
   56558:	bl	1a2d0 <fputs@plt+0x9208>
   5655c:	ldr	r1, [pc, #-1292]	; 56058 <fputs@plt+0x44f90>
   56560:	mov	r0, sl
   56564:	bl	37fd8 <fputs@plt+0x26f10>
   56568:	mov	r5, #7
   5656c:	b	56e7c <fputs@plt+0x45db4>
   56570:	ldr	r7, [r4, #4]
   56574:	ldr	r6, [r4, #8]
   56578:	mov	r3, #40	; 0x28
   5657c:	ldr	r2, [sp, #28]
   56580:	mov	r8, #0
   56584:	mla	r7, r3, r7, r2
   56588:	mla	r6, r3, r6, r2
   5658c:	mov	r9, #4096	; 0x1000
   56590:	ldr	r3, [r4, #12]
   56594:	str	r3, [sp, #40]	; 0x28
   56598:	mov	r2, r9
   5659c:	mov	r1, r7
   565a0:	mov	r0, r6
   565a4:	bl	24040 <fputs@plt+0x12f78>
   565a8:	ldrh	r3, [r6, #8]
   565ac:	tst	r3, #4096	; 0x1000
   565b0:	bne	565d0 <fputs@plt+0x45508>
   565b4:	ldr	r3, [sp, #40]	; 0x28
   565b8:	cmp	r8, r3
   565bc:	beq	55f84 <fputs@plt+0x44ebc>
   565c0:	add	r6, r6, #40	; 0x28
   565c4:	add	r7, r7, #40	; 0x28
   565c8:	add	r8, r8, #1
   565cc:	b	56598 <fputs@plt+0x454d0>
   565d0:	mov	r0, r6
   565d4:	bl	26d20 <fputs@plt+0x15c58>
   565d8:	cmp	r0, #0
   565dc:	beq	565b4 <fputs@plt+0x454ec>
   565e0:	b	56554 <fputs@plt+0x4548c>
   565e4:	ldr	r1, [r4, #4]
   565e8:	ldr	r0, [r4, #8]
   565ec:	mov	r3, #40	; 0x28
   565f0:	ldr	ip, [sp, #28]
   565f4:	mov	r2, #4096	; 0x1000
   565f8:	mla	r1, r3, r1, ip
   565fc:	mla	r0, r3, r0, ip
   56600:	bl	24040 <fputs@plt+0x12f78>
   56604:	b	55f84 <fputs@plt+0x44ebc>
   56608:	ldr	r3, [r4, #4]
   5660c:	mov	r1, #40	; 0x28
   56610:	ldr	r2, [sp, #28]
   56614:	mul	r3, r1, r3
   56618:	ldr	r0, [r4, #8]
   5661c:	ldr	ip, [sp, #28]
   56620:	add	r2, r2, r3
   56624:	mla	r0, r1, r0, ip
   56628:	ldrd	r2, [r2]
   5662c:	bl	23f90 <fputs@plt+0x12ec8>
   56630:	b	55f84 <fputs@plt+0x44ebc>
   56634:	ldr	r3, [fp, #304]	; 0x130
   56638:	ldr	r1, [sp, #96]	; 0x60
   5663c:	ldr	r0, [sp, #48]	; 0x30
   56640:	adds	r2, r3, #0
   56644:	movne	r2, #1
   56648:	cmp	r1, r0
   5664c:	movhi	r2, #0
   56650:	cmp	r2, #0
   56654:	bne	566dc <fputs@plt+0x45614>
   56658:	mov	r1, #0
   5665c:	mov	r0, sl
   56660:	bl	38018 <fputs@plt+0x26f50>
   56664:	subs	r5, r0, #0
   56668:	bne	56e7c <fputs@plt+0x45db4>
   5666c:	mov	r1, #1
   56670:	mov	r0, sl
   56674:	bl	3f458 <fputs@plt+0x2e390>
   56678:	ldr	r3, [sl, #72]	; 0x48
   5667c:	ldr	r7, [r4, #4]
   56680:	add	r3, r3, #2
   56684:	orr	r3, r3, #1
   56688:	str	r3, [sl, #72]	; 0x48
   5668c:	ldr	r2, [sp, #28]
   56690:	mov	r3, #40	; 0x28
   56694:	ldr	r6, [pc, #-1600]	; 5605c <fputs@plt+0x44f94>
   56698:	mla	r7, r3, r7, r2
   5669c:	str	r7, [sl, #20]
   566a0:	ldr	r3, [r4, #8]
   566a4:	cmp	r5, r3
   566a8:	blt	566f4 <fputs@plt+0x4562c>
   566ac:	ldrb	r3, [fp, #69]	; 0x45
   566b0:	cmp	r3, #0
   566b4:	bne	56554 <fputs@plt+0x4548c>
   566b8:	ldr	r3, [sp, #32]
   566bc:	mov	r5, #100	; 0x64
   566c0:	sub	r4, r4, r3
   566c4:	asr	r2, r4, #2
   566c8:	ldr	r4, [pc, #-1640]	; 56068 <fputs@plt+0x44fa0>
   566cc:	mul	r4, r4, r2
   566d0:	add	r4, r4, #1
   566d4:	str	r4, [sl, #76]	; 0x4c
   566d8:	b	56244 <fputs@plt+0x4517c>
   566dc:	ldr	r0, [fp, #308]	; 0x134
   566e0:	blx	r3
   566e4:	cmp	r0, #0
   566e8:	beq	56658 <fputs@plt+0x45590>
   566ec:	mov	r5, #9
   566f0:	b	56e7c <fputs@plt+0x45db4>
   566f4:	ldrh	r3, [r7, #8]
   566f8:	tst	r3, #4096	; 0x1000
   566fc:	bne	56724 <fputs@plt+0x4565c>
   56700:	ldrh	r3, [r7, #8]
   56704:	and	r3, r3, r6
   56708:	cmp	r3, #2
   5670c:	bne	56718 <fputs@plt+0x45650>
   56710:	mov	r0, r7
   56714:	bl	28124 <fputs@plt+0x1705c>
   56718:	add	r5, r5, #1
   5671c:	add	r7, r7, #40	; 0x28
   56720:	b	566a0 <fputs@plt+0x455d8>
   56724:	mov	r0, r7
   56728:	bl	26d20 <fputs@plt+0x15c58>
   5672c:	cmp	r0, #0
   56730:	beq	56700 <fputs@plt+0x45638>
   56734:	b	56554 <fputs@plt+0x4548c>
   56738:	ldr	r8, [r4, #4]
   5673c:	ldr	r7, [r4, #8]
   56740:	mov	r3, #40	; 0x28
   56744:	ldr	r2, [sp, #28]
   56748:	ldr	r6, [r4, #12]
   5674c:	mla	r8, r3, r8, r2
   56750:	mla	r7, r3, r7, r2
   56754:	mla	r6, r3, r6, r2
   56758:	ldrh	r2, [r8, #8]
   5675c:	ldrh	r3, [r7, #8]
   56760:	orr	r3, r2, r3
   56764:	tst	r3, #1
   56768:	beq	56778 <fputs@plt+0x456b0>
   5676c:	mov	r0, r6
   56770:	bl	23e28 <fputs@plt+0x12d60>
   56774:	b	55f84 <fputs@plt+0x44ebc>
   56778:	tst	r2, #16384	; 0x4000
   5677c:	bne	56808 <fputs@plt+0x45740>
   56780:	ldrh	r3, [r7, #8]
   56784:	tst	r3, #16384	; 0x4000
   56788:	beq	5679c <fputs@plt+0x456d4>
   5678c:	mov	r0, r7
   56790:	bl	26ca8 <fputs@plt+0x15be0>
   56794:	cmp	r0, #0
   56798:	bne	56554 <fputs@plt+0x4548c>
   5679c:	ldrh	r2, [r8, #8]
   567a0:	ands	r2, r2, #18
   567a4:	bne	567bc <fputs@plt+0x456f4>
   567a8:	ldr	r1, [sp, #36]	; 0x24
   567ac:	mov	r0, r8
   567b0:	bl	2b060 <fputs@plt+0x19f98>
   567b4:	cmp	r0, #0
   567b8:	bne	56554 <fputs@plt+0x4548c>
   567bc:	ldrh	r2, [r7, #8]
   567c0:	ands	r2, r2, #18
   567c4:	bne	567dc <fputs@plt+0x45714>
   567c8:	ldr	r1, [sp, #36]	; 0x24
   567cc:	mov	r0, r7
   567d0:	bl	2b060 <fputs@plt+0x19f98>
   567d4:	cmp	r0, #0
   567d8:	bne	56554 <fputs@plt+0x4548c>
   567dc:	ldr	r3, [r7, #12]
   567e0:	ldr	r9, [r8, #12]
   567e4:	add	r9, r9, r3
   567e8:	ldr	r3, [fp, #92]	; 0x5c
   567ec:	cmp	r9, r3
   567f0:	ble	5681c <fputs@plt+0x45754>
   567f4:	ldr	r1, [pc, #-1948]	; 56060 <fputs@plt+0x44f98>
   567f8:	mov	r0, sl
   567fc:	bl	37fd8 <fputs@plt+0x26f10>
   56800:	mov	r5, #18
   56804:	b	56e7c <fputs@plt+0x45db4>
   56808:	mov	r0, r8
   5680c:	bl	26ca8 <fputs@plt+0x15be0>
   56810:	cmp	r0, #0
   56814:	beq	56780 <fputs@plt+0x456b8>
   56818:	b	56554 <fputs@plt+0x4548c>
   5681c:	sub	r2, r7, r6
   56820:	add	r1, r9, #2
   56824:	clz	r2, r2
   56828:	mov	r0, r6
   5682c:	lsr	r2, r2, #5
   56830:	bl	2692c <fputs@plt+0x15864>
   56834:	cmp	r0, #0
   56838:	bne	56554 <fputs@plt+0x4548c>
   5683c:	ldrh	r3, [r6, #8]
   56840:	cmp	r7, r6
   56844:	and	r3, r3, #15872	; 0x3e00
   56848:	orr	r3, r3, #2
   5684c:	strh	r3, [r6, #8]
   56850:	beq	56864 <fputs@plt+0x4579c>
   56854:	ldr	r2, [r7, #12]
   56858:	ldr	r1, [r7, #16]
   5685c:	ldr	r0, [r6, #16]
   56860:	bl	10f3c <memcpy@plt>
   56864:	ldr	r3, [r7, #12]
   56868:	ldr	r0, [r6, #16]
   5686c:	ldr	r2, [r8, #12]
   56870:	add	r0, r0, r3
   56874:	ldr	r1, [r8, #16]
   56878:	bl	10f3c <memcpy@plt>
   5687c:	ldr	r3, [r6, #16]
   56880:	mov	r2, #0
   56884:	strb	r2, [r3, r9]
   56888:	ldr	r3, [r6, #16]
   5688c:	add	r3, r3, r9
   56890:	strb	r2, [r3, #1]
   56894:	ldrh	r3, [r6, #8]
   56898:	str	r9, [r6, #12]
   5689c:	orr	r3, r3, #512	; 0x200
   568a0:	strh	r3, [r6, #8]
   568a4:	ldrb	r3, [sp, #36]	; 0x24
   568a8:	strb	r3, [r6, #10]
   568ac:	b	55f84 <fputs@plt+0x44ebc>
   568b0:	ldr	r3, [r4, #4]
   568b4:	mov	r6, #40	; 0x28
   568b8:	ldr	r2, [sp, #28]
   568bc:	mla	r3, r6, r3, r2
   568c0:	mov	r0, r3
   568c4:	str	r3, [sp, #80]	; 0x50
   568c8:	bl	16490 <fputs@plt+0x53c8>
   568cc:	ldr	r3, [r4, #8]
   568d0:	ldr	r2, [sp, #28]
   568d4:	mla	r3, r6, r3, r2
   568d8:	str	r3, [sp, #100]	; 0x64
   568dc:	str	r0, [sp, #104]	; 0x68
   568e0:	mov	r0, r3
   568e4:	bl	16490 <fputs@plt+0x53c8>
   568e8:	ldr	r3, [r4, #12]
   568ec:	ldr	r2, [sp, #28]
   568f0:	mla	r3, r6, r3, r2
   568f4:	ldr	r2, [sp, #100]	; 0x64
   568f8:	str	r3, [sp, #56]	; 0x38
   568fc:	ldr	r3, [sp, #80]	; 0x50
   56900:	ldrh	r2, [r2, #8]
   56904:	ldrh	r3, [r3, #8]
   56908:	orr	r3, r3, r2
   5690c:	tst	r3, #1
   56910:	str	r0, [sp, #108]	; 0x6c
   56914:	bne	56c60 <fputs@plt+0x45b98>
   56918:	ldr	r3, [sp, #104]	; 0x68
   5691c:	and	r8, r3, r0
   56920:	ands	r8, r8, #4
   56924:	beq	56980 <fputs@plt+0x458b8>
   56928:	ldr	r3, [sp, #80]	; 0x50
   5692c:	ldrd	r8, [r3]
   56930:	ldr	r3, [sp, #100]	; 0x64
   56934:	ldrd	r2, [r3]
   56938:	strd	r2, [sp, #40]	; 0x28
   5693c:	strd	r2, [sp, #176]	; 0xb0
   56940:	ldrb	r3, [r4]
   56944:	sub	r3, r3, #89	; 0x59
   56948:	cmp	r3, #3
   5694c:	ldrls	pc, [pc, r3, lsl #2]
   56950:	b	56bb0 <fputs@plt+0x45ae8>
   56954:	andeq	r6, r5, r4, ror #18
   56958:			; <UNDEFINED> instruction: 0x000569bc
   5695c:	strdeq	r6, [r5], -r8
   56960:	andeq	r6, r5, r4, ror #22
   56964:	mov	r2, r8
   56968:	mov	r3, r9
   5696c:	add	r0, sp, #176	; 0xb0
   56970:	bl	14cf8 <fputs@plt+0x3c30>
   56974:	cmp	r0, #0
   56978:	beq	56ab4 <fputs@plt+0x459ec>
   5697c:	mov	r8, #1
   56980:	ldr	r0, [sp, #80]	; 0x50
   56984:	bl	1b0bc <fputs@plt+0x9ff4>
   56988:	ldr	r0, [sp, #100]	; 0x64
   5698c:	vmov.f64	d8, d0
   56990:	bl	1b0bc <fputs@plt+0x9ff4>
   56994:	ldrb	r3, [r4]
   56998:	sub	r3, r3, #89	; 0x59
   5699c:	vmov.f64	d9, d0
   569a0:	cmp	r3, #3
   569a4:	ldrls	pc, [pc, r3, lsl #2]
   569a8:	b	56c6c <fputs@plt+0x45ba4>
   569ac:	andeq	r6, r5, r4, ror #23
   569b0:	andeq	r6, r5, r0, asr #24
   569b4:	andeq	r6, r5, r8, asr #24
   569b8:	andeq	r6, r5, r0, asr ip
   569bc:	cmp	r9, #-2147483648	; 0x80000000
   569c0:	cmpeq	r8, #0
   569c4:	bne	569ec <fputs@plt+0x45924>
   569c8:	ldrd	r2, [sp, #40]	; 0x28
   569cc:	cmp	r2, #0
   569d0:	sbcs	r3, r3, #0
   569d4:	bge	5697c <fputs@plt+0x458b4>
   569d8:	ldrd	r2, [sp, #40]	; 0x28
   569dc:	adds	r2, r2, #0
   569e0:	adc	r3, r3, #-2147483648	; 0x80000000
   569e4:	strd	r2, [sp, #176]	; 0xb0
   569e8:	b	56ab4 <fputs@plt+0x459ec>
   569ec:	rsbs	r2, r8, #0
   569f0:	rsc	r3, r9, #0
   569f4:	b	5696c <fputs@plt+0x458a4>
   569f8:	ldr	r3, [sp, #44]	; 0x2c
   569fc:	asr	r1, r3, #31
   56a00:	ldrd	r2, [sp, #40]	; 0x28
   56a04:	adds	r2, r2, r1
   56a08:	ldrd	r0, [sp, #40]	; 0x28
   56a0c:	adc	r3, r3, #0
   56a10:	str	r3, [sp, #72]	; 0x48
   56a14:	and	r1, r1, #-2147483648	; 0x80000000
   56a18:	asr	r3, r3, #31
   56a1c:	cmp	r0, #0
   56a20:	str	r3, [sp, #76]	; 0x4c
   56a24:	sbcs	r3, r1, #0
   56a28:	bge	56a3c <fputs@plt+0x45974>
   56a2c:	subs	r0, r0, #1
   56a30:	mvn	r1, #0
   56a34:	adds	r0, r0, #1
   56a38:	adc	r1, r1, #0
   56a3c:	asr	r2, r9, #31
   56a40:	adds	r6, r8, r2
   56a44:	adc	r7, r9, #0
   56a48:	mov	r3, r0
   56a4c:	mov	lr, r1
   56a50:	mov	r0, r7
   56a54:	asr	r1, r7, #31
   56a58:	cmp	r8, #0
   56a5c:	and	r7, r9, #-2147483648	; 0x80000000
   56a60:	sbcs	r2, r7, #0
   56a64:	mov	r6, r8
   56a68:	bge	56a7c <fputs@plt+0x459b4>
   56a6c:	subs	r6, r8, #1
   56a70:	mvn	r7, #0
   56a74:	adds	r6, r6, #1
   56a78:	adc	r7, r7, #0
   56a7c:	mov	r2, r6
   56a80:	mov	ip, r7
   56a84:	ldrd	r6, [sp, #72]	; 0x48
   56a88:	orrs	r6, r6, r7
   56a8c:	bne	56b40 <fputs@plt+0x45a78>
   56a90:	orrs	r6, r0, r1
   56a94:	bne	56ad8 <fputs@plt+0x45a10>
   56a98:	ldr	r3, [sp, #44]	; 0x2c
   56a9c:	ldr	r2, [sp, #40]	; 0x28
   56aa0:	mul	r3, r8, r3
   56aa4:	mla	r3, r2, r9, r3
   56aa8:	umull	r8, r9, r8, r2
   56aac:	add	r9, r3, r9
   56ab0:	strd	r8, [sp, #176]	; 0xb0
   56ab4:	ldrd	r2, [sp, #176]	; 0xb0
   56ab8:	ldr	r1, [sp, #56]	; 0x38
   56abc:	strd	r2, [r1]
   56ac0:	ldrh	r3, [r1, #8]
   56ac4:	mov	r2, r1
   56ac8:	and	r3, r3, #15872	; 0x3e00
   56acc:	orr	r3, r3, #4
   56ad0:	strh	r3, [r1, #8]
   56ad4:	b	55f84 <fputs@plt+0x44ebc>
   56ad8:	mul	r6, r3, r1
   56adc:	mla	r6, lr, r0, r6
   56ae0:	umull	r0, r1, r3, r0
   56ae4:	add	r1, r6, r1
   56ae8:	mov	r7, #0
   56aec:	strd	r0, [sp, #248]	; 0xf8
   56af0:	ldrd	r0, [sp, #248]	; 0xf8
   56af4:	mvn	r6, #0
   56af8:	adds	r8, r0, #-2147483648	; 0x80000000
   56afc:	adc	r9, r1, #0
   56b00:	cmp	r9, r7
   56b04:	cmpeq	r8, r6
   56b08:	bhi	5697c <fputs@plt+0x458b4>
   56b0c:	mul	ip, r3, ip
   56b10:	str	r0, [sp, #252]	; 0xfc
   56b14:	mla	lr, r2, lr, ip
   56b18:	umull	r2, r3, r3, r2
   56b1c:	add	r0, sp, #432	; 0x1b0
   56b20:	mov	r1, #0
   56b24:	add	r3, lr, r3
   56b28:	str	r1, [r0, #-184]!	; 0xffffff48
   56b2c:	bl	14cf8 <fputs@plt+0x3c30>
   56b30:	ldrd	r2, [sp, #248]	; 0xf8
   56b34:	cmp	r0, #0
   56b38:	beq	569e4 <fputs@plt+0x4591c>
   56b3c:	b	5697c <fputs@plt+0x458b4>
   56b40:	orrs	r1, r0, r1
   56b44:	bne	5697c <fputs@plt+0x458b4>
   56b48:	ldr	r1, [sp, #72]	; 0x48
   56b4c:	mul	r6, r1, ip
   56b50:	ldr	r1, [sp, #76]	; 0x4c
   56b54:	mla	r6, r2, r1, r6
   56b58:	ldr	r1, [sp, #72]	; 0x48
   56b5c:	umull	r0, r1, r1, r2
   56b60:	b	56ae4 <fputs@plt+0x45a1c>
   56b64:	orrs	r3, r8, r9
   56b68:	beq	56c60 <fputs@plt+0x45b98>
   56b6c:	ldrd	r2, [sp, #40]	; 0x28
   56b70:	cmp	r3, #-2147483648	; 0x80000000
   56b74:	cmpeq	r2, #0
   56b78:	and	r3, r8, r9
   56b7c:	moveq	r2, #1
   56b80:	movne	r2, #0
   56b84:	cmn	r3, #1
   56b88:	movne	r3, #0
   56b8c:	moveq	r3, #1
   56b90:	tst	r2, r3
   56b94:	bne	5697c <fputs@plt+0x458b4>
   56b98:	mov	r2, r8
   56b9c:	mov	r3, r9
   56ba0:	ldrd	r0, [sp, #40]	; 0x28
   56ba4:	bl	704fc <fputs@plt+0x5f434>
   56ba8:	strd	r0, [sp, #176]	; 0xb0
   56bac:	b	56ab4 <fputs@plt+0x459ec>
   56bb0:	orrs	r3, r8, r9
   56bb4:	beq	56c60 <fputs@plt+0x45b98>
   56bb8:	mvn	r3, #0
   56bbc:	cmp	r9, r3
   56bc0:	mvn	r2, #0
   56bc4:	cmpeq	r8, r2
   56bc8:	moveq	r8, #1
   56bcc:	moveq	r9, #0
   56bd0:	mov	r2, r8
   56bd4:	mov	r3, r9
   56bd8:	ldrd	r0, [sp, #40]	; 0x28
   56bdc:	bl	704fc <fputs@plt+0x5f434>
   56be0:	b	569e4 <fputs@plt+0x4591c>
   56be4:	vadd.f64	d5, d8, d0
   56be8:	vmov.f64	d0, d5
   56bec:	bl	13fb8 <fputs@plt+0x2ef0>
   56bf0:	cmp	r0, #0
   56bf4:	bne	56c60 <fputs@plt+0x45b98>
   56bf8:	ldr	r3, [sp, #56]	; 0x38
   56bfc:	ldr	r2, [sp, #56]	; 0x38
   56c00:	eor	r8, r8, #1
   56c04:	vstr	d5, [r3]
   56c08:	ldrh	r3, [r3, #8]
   56c0c:	and	r3, r3, #15872	; 0x3e00
   56c10:	orr	r3, r3, #8
   56c14:	strh	r3, [r2, #8]
   56c18:	ldr	r3, [sp, #104]	; 0x68
   56c1c:	ldr	r2, [sp, #108]	; 0x6c
   56c20:	orr	r3, r3, r2
   56c24:	uxth	r3, r3
   56c28:	eor	r3, r3, #8
   56c2c:	ands	r3, r8, r3, lsr #3
   56c30:	beq	55f84 <fputs@plt+0x44ebc>
   56c34:	ldr	r0, [sp, #56]	; 0x38
   56c38:	bl	16198 <fputs@plt+0x50d0>
   56c3c:	b	55f84 <fputs@plt+0x44ebc>
   56c40:	vsub.f64	d5, d0, d8
   56c44:	b	56be8 <fputs@plt+0x45b20>
   56c48:	vmul.f64	d5, d8, d0
   56c4c:	b	56be8 <fputs@plt+0x45b20>
   56c50:	vcmp.f64	d8, d10
   56c54:	vmrs	APSR_nzcv, fpscr
   56c58:	vdivne.f64	d5, d0, d8
   56c5c:	bne	56be8 <fputs@plt+0x45b20>
   56c60:	ldr	r0, [sp, #56]	; 0x38
   56c64:	bl	23e28 <fputs@plt+0x12d60>
   56c68:	b	55f84 <fputs@plt+0x44ebc>
   56c6c:	vmov	r0, r1, d8
   56c70:	bl	7061c <fputs@plt+0x5f554>
   56c74:	mov	r6, r0
   56c78:	mov	r7, r1
   56c7c:	vmov	r0, r1, d9
   56c80:	bl	7061c <fputs@plt+0x5f554>
   56c84:	orrs	r3, r6, r7
   56c88:	strd	r0, [sp, #176]	; 0xb0
   56c8c:	beq	56c60 <fputs@plt+0x45b98>
   56c90:	mvn	r3, #0
   56c94:	cmp	r7, r3
   56c98:	mvn	r2, #0
   56c9c:	cmpeq	r6, r2
   56ca0:	moveq	r6, #1
   56ca4:	moveq	r7, #0
   56ca8:	mov	r2, r6
   56cac:	mov	r3, r7
   56cb0:	bl	704fc <fputs@plt+0x5f434>
   56cb4:	mov	r0, r2
   56cb8:	mov	r1, r3
   56cbc:	bl	7049c <fputs@plt+0x5f3d4>
   56cc0:	vmov	d5, r0, r1
   56cc4:	b	56be8 <fputs@plt+0x45b20>
   56cc8:	ldr	r1, [r4, #4]
   56ccc:	cmp	r1, #0
   56cd0:	beq	55f84 <fputs@plt+0x44ebc>
   56cd4:	ldr	ip, [sp, #28]
   56cd8:	mov	r0, #40	; 0x28
   56cdc:	mov	r2, #0
   56ce0:	mov	r3, #0
   56ce4:	mla	r0, r0, r1, ip
   56ce8:	bl	23f90 <fputs@plt+0x12ec8>
   56cec:	b	55f84 <fputs@plt+0x44ebc>
   56cf0:	ldrb	r6, [r4, #3]
   56cf4:	mov	r3, #0
   56cf8:	mov	r0, fp
   56cfc:	add	r2, r6, #7
   56d00:	lsl	r2, r2, #2
   56d04:	bl	1ed14 <fputs@plt+0xdc4c>
   56d08:	cmp	r0, #0
   56d0c:	beq	56554 <fputs@plt+0x4548c>
   56d10:	mov	r3, #0
   56d14:	str	r3, [r0]
   56d18:	ldr	r3, [r4, #16]
   56d1c:	str	sl, [r0, #12]
   56d20:	str	r3, [r0, #4]
   56d24:	ldr	r3, [sp, #32]
   56d28:	strb	r6, [r0, #26]
   56d2c:	sub	r3, r4, r3
   56d30:	asr	r2, r3, #2
   56d34:	ldr	r3, [pc, #-3284]	; 56068 <fputs@plt+0x44fa0>
   56d38:	mul	r3, r3, r2
   56d3c:	str	r3, [r0, #16]
   56d40:	mvn	r3, #19
   56d44:	strb	r3, [r4, #1]
   56d48:	mov	r3, #36	; 0x24
   56d4c:	str	r0, [r4, #16]
   56d50:	strb	r3, [r4]
   56d54:	ldr	r7, [r4, #12]
   56d58:	ldr	r3, [sp, #28]
   56d5c:	ldr	r6, [r4, #16]
   56d60:	mov	r2, #40	; 0x28
   56d64:	mla	r7, r2, r7, r3
   56d68:	ldr	r3, [r6]
   56d6c:	cmp	r7, r3
   56d70:	bne	56e00 <fputs@plt+0x45d38>
   56d74:	ldr	r2, [r6]
   56d78:	mov	r0, r6
   56d7c:	ldrh	r3, [r2, #8]
   56d80:	and	r3, r3, #15872	; 0x3e00
   56d84:	orr	r3, r3, #1
   56d88:	strh	r3, [r2, #8]
   56d8c:	mov	r3, #0
   56d90:	strb	r3, [r6, #25]
   56d94:	ldr	r3, [sp, #64]	; 0x40
   56d98:	add	r2, r6, #28
   56d9c:	str	r3, [fp, #32]
   56da0:	ldr	r3, [sp, #68]	; 0x44
   56da4:	str	r3, [fp, #36]	; 0x24
   56da8:	ldr	r3, [r6, #4]
   56dac:	ldrb	r1, [r6, #26]
   56db0:	ldr	r3, [r3, #12]
   56db4:	blx	r3
   56db8:	ldr	r3, [fp, #32]
   56dbc:	str	r3, [sp, #64]	; 0x40
   56dc0:	ldr	r3, [fp, #36]	; 0x24
   56dc4:	str	r3, [sp, #68]	; 0x44
   56dc8:	ldrb	r3, [r6, #25]
   56dcc:	cmp	r3, #0
   56dd0:	bne	56e38 <fputs@plt+0x45d70>
   56dd4:	ldrh	r3, [r7, #8]
   56dd8:	tst	r3, #18
   56ddc:	beq	55f84 <fputs@plt+0x44ebc>
   56de0:	ldr	r1, [sp, #36]	; 0x24
   56de4:	ldr	r0, [r6]
   56de8:	bl	27f28 <fputs@plt+0x16e60>
   56dec:	ldr	r0, [r6]
   56df0:	bl	16248 <fputs@plt+0x5180>
   56df4:	cmp	r0, #0
   56df8:	beq	55f84 <fputs@plt+0x44ebc>
   56dfc:	b	567f4 <fputs@plt+0x4572c>
   56e00:	ldrb	r3, [r6, #26]
   56e04:	str	r7, [r6]
   56e08:	sub	r1, r3, #1
   56e0c:	add	r3, r3, #6
   56e10:	add	r0, r6, r3, lsl #2
   56e14:	cmn	r1, #1
   56e18:	beq	56d74 <fputs@plt+0x45cac>
   56e1c:	ldr	r3, [r4, #8]
   56e20:	ldr	ip, [sp, #28]
   56e24:	add	r3, r1, r3
   56e28:	sub	r1, r1, #1
   56e2c:	mla	r3, r2, r3, ip
   56e30:	str	r3, [r0], #-4
   56e34:	b	56e14 <fputs@plt+0x45d4c>
   56e38:	ldr	r3, [r6, #20]
   56e3c:	cmp	r3, #0
   56e40:	beq	56e60 <fputs@plt+0x45d98>
   56e44:	ldr	r0, [r6]
   56e48:	bl	2b2cc <fputs@plt+0x1a204>
   56e4c:	ldr	r1, [pc, #-3568]	; 56064 <fputs@plt+0x44f9c>
   56e50:	mov	r2, r0
   56e54:	mov	r0, sl
   56e58:	bl	37fd8 <fputs@plt+0x26f10>
   56e5c:	ldr	r5, [r6, #20]
   56e60:	ldr	r3, [r4, #4]
   56e64:	ldr	r2, [r6, #16]
   56e68:	add	r1, sl, #204	; 0xcc
   56e6c:	mov	r0, fp
   56e70:	bl	1d6fc <fputs@plt+0xc634>
   56e74:	cmp	r5, #0
   56e78:	beq	56dd4 <fputs@plt+0x45d0c>
   56e7c:	ldrb	r3, [fp, #69]	; 0x45
   56e80:	ldr	r2, [pc, #-3608]	; 56070 <fputs@plt+0x44fa8>
   56e84:	cmp	r3, #0
   56e88:	movne	r5, #7
   56e8c:	cmp	r5, r2
   56e90:	ldr	r3, [sl, #44]	; 0x2c
   56e94:	clz	r3, r3
   56e98:	lsr	r3, r3, #5
   56e9c:	moveq	r3, #0
   56ea0:	cmp	r3, #0
   56ea4:	beq	56ec0 <fputs@plt+0x45df8>
   56ea8:	mov	r0, r5
   56eac:	bl	1c354 <fputs@plt+0xb28c>
   56eb0:	ldr	r1, [pc, #-3668]	; 56064 <fputs@plt+0x44f9c>
   56eb4:	mov	r2, r0
   56eb8:	mov	r0, sl
   56ebc:	bl	37fd8 <fputs@plt+0x26f10>
   56ec0:	mov	r1, r5
   56ec4:	mov	r0, fp
   56ec8:	str	r5, [sl, #80]	; 0x50
   56ecc:	bl	1a38c <fputs@plt+0x92c4>
   56ed0:	ldr	r3, [sp, #32]
   56ed4:	ldr	r2, [pc, #-3700]	; 56068 <fputs@plt+0x44fa0>
   56ed8:	sub	r4, r4, r3
   56edc:	ldr	r3, [sl, #44]	; 0x2c
   56ee0:	asr	r4, r4, #2
   56ee4:	str	r3, [sp]
   56ee8:	mul	r2, r2, r4
   56eec:	ldr	r3, [sl, #168]	; 0xa8
   56ef0:	ldr	r1, [pc, #-3724]	; 5606c <fputs@plt+0x44fa4>
   56ef4:	mov	r0, r5
   56ef8:	bl	2d7f8 <fputs@plt+0x1c730>
   56efc:	mov	r0, sl
   56f00:	bl	46ef4 <fputs@plt+0x35e2c>
   56f04:	ldr	r3, [pc, #-3740]	; 56070 <fputs@plt+0x44fa8>
   56f08:	cmp	r5, r3
   56f0c:	bne	56f18 <fputs@plt+0x45e50>
   56f10:	mov	r0, fp
   56f14:	bl	1a2d0 <fputs@plt+0x9208>
   56f18:	ldr	r3, [sp, #88]	; 0x58
   56f1c:	cmp	r3, #0
   56f20:	beq	56f30 <fputs@plt+0x45e68>
   56f24:	sub	r1, r3, #1
   56f28:	mov	r0, fp
   56f2c:	bl	1ecb4 <fputs@plt+0xdbec>
   56f30:	mov	r5, #1
   56f34:	b	56244 <fputs@plt+0x4517c>
   56f38:	ldr	r6, [r4, #4]
   56f3c:	ldr	r0, [r4, #8]
   56f40:	mov	r3, #40	; 0x28
   56f44:	ldr	r2, [sp, #28]
   56f48:	ldr	r1, [sp, #28]
   56f4c:	mla	r6, r3, r6, r2
   56f50:	mla	r0, r3, r0, r2
   56f54:	ldr	r2, [r4, #12]
   56f58:	mla	r3, r3, r2, r1
   56f5c:	ldrh	r2, [r0, #8]
   56f60:	str	r3, [sp, #40]	; 0x28
   56f64:	ldrh	r3, [r6, #8]
   56f68:	orr	r3, r3, r2
   56f6c:	tst	r3, #1
   56f70:	beq	56f80 <fputs@plt+0x45eb8>
   56f74:	ldr	r0, [sp, #40]	; 0x28
   56f78:	bl	23e28 <fputs@plt+0x12d60>
   56f7c:	b	55f84 <fputs@plt+0x44ebc>
   56f80:	bl	1afb8 <fputs@plt+0x9ef0>
   56f84:	mov	r8, r0
   56f88:	mov	r0, r6
   56f8c:	mov	r9, r1
   56f90:	bl	1afb8 <fputs@plt+0x9ef0>
   56f94:	ldrb	r3, [r4]
   56f98:	cmp	r3, #85	; 0x55
   56f9c:	mov	r6, r0
   56fa0:	mov	r7, r1
   56fa4:	andeq	r8, r8, r0
   56fa8:	andeq	r9, r9, r1
   56fac:	beq	57044 <fputs@plt+0x45f7c>
   56fb0:	cmp	r3, #86	; 0x56
   56fb4:	orreq	r8, r8, r0
   56fb8:	orreq	r9, r9, r1
   56fbc:	beq	57044 <fputs@plt+0x45f7c>
   56fc0:	orrs	r2, r6, r7
   56fc4:	beq	57044 <fputs@plt+0x45f7c>
   56fc8:	cmp	r0, #0
   56fcc:	sbcs	r2, r1, #0
   56fd0:	bge	5701c <fputs@plt+0x45f54>
   56fd4:	mvn	r2, #80	; 0x50
   56fd8:	sub	r2, r2, r3
   56fdc:	mvn	r0, #62	; 0x3e
   56fe0:	mvn	r1, #0
   56fe4:	cmp	r6, r0
   56fe8:	uxtb	r3, r2
   56fec:	sbcs	r2, r7, r1
   56ff0:	blt	57028 <fputs@plt+0x45f60>
   56ff4:	rsbs	r6, r6, #0
   56ff8:	cmp	r3, #87	; 0x57
   56ffc:	mov	r2, r6
   57000:	mov	r0, r8
   57004:	mov	r1, r9
   57008:	bne	57064 <fputs@plt+0x45f9c>
   5700c:	bl	70128 <fputs@plt+0x5f060>
   57010:	strd	r0, [sp, #56]	; 0x38
   57014:	ldrd	r8, [sp, #56]	; 0x38
   57018:	b	57044 <fputs@plt+0x45f7c>
   5701c:	cmp	r0, #64	; 0x40
   57020:	sbcs	r2, r1, #0
   57024:	blt	56ff8 <fputs@plt+0x45f30>
   57028:	cmp	r3, #87	; 0x57
   5702c:	cmpne	r9, #0
   57030:	movge	r3, #1
   57034:	movlt	r3, #0
   57038:	eor	r3, r3, #1
   5703c:	rsbs	r8, r3, #0
   57040:	sbc	r9, r9, r9
   57044:	ldr	r3, [sp, #40]	; 0x28
   57048:	ldr	r2, [sp, #40]	; 0x28
   5704c:	strd	r8, [r3]
   57050:	ldrh	r3, [r3, #8]
   57054:	and	r3, r3, #15872	; 0x3e00
   57058:	orr	r3, r3, #4
   5705c:	strh	r3, [r2, #8]
   57060:	b	55f84 <fputs@plt+0x44ebc>
   57064:	bl	7010c <fputs@plt+0x5f044>
   57068:	cmp	r8, #0
   5706c:	sbcs	r3, r9, #0
   57070:	strd	r0, [sp, #56]	; 0x38
   57074:	bge	57014 <fputs@plt+0x45f4c>
   57078:	rsb	r2, r6, #64	; 0x40
   5707c:	mvn	r0, #0
   57080:	mvn	r1, #0
   57084:	bl	70128 <fputs@plt+0x5f060>
   57088:	ldrd	r2, [sp, #56]	; 0x38
   5708c:	orr	r2, r2, r0
   57090:	orr	r3, r3, r1
   57094:	strd	r2, [sp, #56]	; 0x38
   57098:	b	57014 <fputs@plt+0x45f4c>
   5709c:	ldr	r3, [r4, #4]
   570a0:	mov	r6, #40	; 0x28
   570a4:	mul	r6, r6, r3
   570a8:	ldr	r3, [sp, #28]
   570ac:	add	r0, r3, r6
   570b0:	bl	1b068 <fputs@plt+0x9fa0>
   570b4:	ldr	r3, [sp, #28]
   570b8:	ldr	r1, [r4, #8]
   570bc:	ldrd	r2, [r3, r6]
   570c0:	adds	r2, r2, r1
   570c4:	adc	r3, r3, r1, asr #31
   570c8:	ldr	r1, [sp, #28]
   570cc:	strd	r2, [r1, r6]
   570d0:	b	55f84 <fputs@plt+0x44ebc>
   570d4:	ldr	r6, [r4, #4]
   570d8:	mov	r3, #40	; 0x28
   570dc:	ldr	r2, [sp, #28]
   570e0:	mla	r6, r3, r6, r2
   570e4:	ldrh	r3, [r6, #8]
   570e8:	tst	r3, #4
   570ec:	bne	57120 <fputs@plt+0x46058>
   570f0:	ldr	r2, [sp, #36]	; 0x24
   570f4:	mov	r1, #67	; 0x43
   570f8:	mov	r0, r6
   570fc:	bl	2cd4c <fputs@plt+0x1bc84>
   57100:	ldrh	r3, [r6, #8]
   57104:	tst	r3, #4
   57108:	bne	57120 <fputs@plt+0x46058>
   5710c:	ldr	r3, [r4, #8]
   57110:	cmp	r3, #0
   57114:	bne	55f70 <fputs@plt+0x44ea8>
   57118:	mov	r5, #20
   5711c:	b	56e7c <fputs@plt+0x45db4>
   57120:	ldrh	r3, [r6, #8]
   57124:	and	r3, r3, #15872	; 0x3e00
   57128:	orr	r3, r3, #4
   5712c:	strh	r3, [r6, #8]
   57130:	b	55f84 <fputs@plt+0x44ebc>
   57134:	ldr	r6, [r4, #4]
   57138:	mov	r3, #40	; 0x28
   5713c:	ldr	r2, [sp, #28]
   57140:	mla	r6, r3, r6, r2
   57144:	ldrh	r3, [r6, #8]
   57148:	tst	r3, #4
   5714c:	beq	55f84 <fputs@plt+0x44ebc>
   57150:	mov	r0, r6
   57154:	bl	1b0bc <fputs@plt+0x9ff4>
   57158:	ldrh	r3, [r6, #8]
   5715c:	and	r3, r3, #15872	; 0x3e00
   57160:	orr	r3, r3, #8
   57164:	strh	r3, [r6, #8]
   57168:	vstr	d0, [r6]
   5716c:	b	55f84 <fputs@plt+0x44ebc>
   57170:	ldr	r6, [r4, #4]
   57174:	mov	r3, #40	; 0x28
   57178:	ldr	r2, [sp, #28]
   5717c:	mla	r6, r3, r6, r2
   57180:	ldrh	r5, [r6, #8]
   57184:	ands	r5, r5, #16384	; 0x4000
   57188:	beq	57198 <fputs@plt+0x460d0>
   5718c:	mov	r0, r6
   57190:	bl	26ca8 <fputs@plt+0x15be0>
   57194:	mov	r5, r0
   57198:	ldr	r2, [sp, #36]	; 0x24
   5719c:	ldrb	r1, [r4, #8]
   571a0:	mov	r0, r6
   571a4:	bl	2cd88 <fputs@plt+0x1bcc0>
   571a8:	cmp	r5, #0
   571ac:	beq	55f84 <fputs@plt+0x44ebc>
   571b0:	b	56e7c <fputs@plt+0x45db4>
   571b4:	ldr	r9, [r4, #4]
   571b8:	ldr	r8, [r4, #12]
   571bc:	ldr	r3, [sp, #28]
   571c0:	mov	r0, #40	; 0x28
   571c4:	mla	r9, r0, r9, r3
   571c8:	mla	r8, r0, r8, r3
   571cc:	ldrh	r7, [r9, #8]
   571d0:	ldrb	r3, [r4, #3]
   571d4:	ldrh	r6, [r8, #8]
   571d8:	orr	r1, r7, r6
   571dc:	ands	r1, r1, #1
   571e0:	beq	57264 <fputs@plt+0x4619c>
   571e4:	tst	r3, #128	; 0x80
   571e8:	beq	57230 <fputs@plt+0x46168>
   571ec:	tst	r7, #1
   571f0:	moveq	r0, #1
   571f4:	beq	57208 <fputs@plt+0x46140>
   571f8:	add	r0, r0, #217	; 0xd9
   571fc:	and	r0, r0, r6
   57200:	subs	r0, r0, #1
   57204:	movne	r0, #1
   57208:	ldrb	r3, [r4]
   5720c:	sub	r3, r3, #78	; 0x4e
   57210:	cmp	r3, #4
   57214:	ldrls	pc, [pc, r3, lsl #2]
   57218:	b	573c4 <fputs@plt+0x462fc>
   5721c:	muleq	r5, r8, r3
   57220:	andeq	r7, r5, r8, asr #6
   57224:			; <UNDEFINED> instruction: 0x000573b4
   57228:	andeq	r7, r5, r4, lsr #7
   5722c:	andeq	r7, r5, r8, asr #7
   57230:	tst	r3, #32
   57234:	beq	57258 <fputs@plt+0x46190>
   57238:	ldr	r2, [r4, #8]
   5723c:	ldr	r3, [sp, #28]
   57240:	mla	r2, r0, r2, r3
   57244:	ldrh	r3, [r2, #8]
   57248:	and	r3, r3, #15872	; 0x3e00
   5724c:	orr	r3, r3, #1
   57250:	strh	r3, [r2, #8]
   57254:	b	55f84 <fputs@plt+0x44ebc>
   57258:	tst	r3, #16
   5725c:	bne	55f70 <fputs@plt+0x44ea8>
   57260:	b	55f84 <fputs@plt+0x44ebc>
   57264:	and	r3, r3, #71	; 0x47
   57268:	cmp	r3, #66	; 0x42
   5726c:	bls	572e0 <fputs@plt+0x46218>
   57270:	and	r3, r7, #14
   57274:	cmp	r3, #2
   57278:	bne	57284 <fputs@plt+0x461bc>
   5727c:	mov	r0, r9
   57280:	bl	163c0 <fputs@plt+0x52f8>
   57284:	and	r3, r6, #14
   57288:	cmp	r3, #2
   5728c:	bne	5729c <fputs@plt+0x461d4>
   57290:	mov	r1, #0
   57294:	mov	r0, r8
   57298:	bl	163c0 <fputs@plt+0x52f8>
   5729c:	tst	r7, #16384	; 0x4000
   572a0:	beq	572b4 <fputs@plt+0x461ec>
   572a4:	mov	r0, r9
   572a8:	bl	26ca8 <fputs@plt+0x15be0>
   572ac:	bic	r7, r7, #16384	; 0x4000
   572b0:	uxth	r7, r7
   572b4:	tst	r6, #16384	; 0x4000
   572b8:	beq	572cc <fputs@plt+0x46204>
   572bc:	mov	r0, r8
   572c0:	bl	26ca8 <fputs@plt+0x15be0>
   572c4:	bic	r6, r6, #16384	; 0x4000
   572c8:	uxth	r6, r6
   572cc:	ldr	r2, [r4, #16]
   572d0:	mov	r1, r9
   572d4:	mov	r0, r8
   572d8:	bl	2ca18 <fputs@plt+0x1b950>
   572dc:	b	57208 <fputs@plt+0x46140>
   572e0:	bne	5729c <fputs@plt+0x461d4>
   572e4:	tst	r7, #2
   572e8:	bne	57314 <fputs@plt+0x4624c>
   572ec:	tst	r7, #12
   572f0:	beq	57314 <fputs@plt+0x4624c>
   572f4:	mov	r2, #1
   572f8:	ldr	r1, [sp, #36]	; 0x24
   572fc:	mov	r0, r9
   57300:	bl	2b060 <fputs@plt+0x19f98>
   57304:	ldrh	r3, [r9, #8]
   57308:	bic	r7, r7, #32256	; 0x7e00
   5730c:	and	r3, r3, #32256	; 0x7e00
   57310:	orr	r7, r3, r7
   57314:	tst	r6, #2
   57318:	bne	5729c <fputs@plt+0x461d4>
   5731c:	tst	r6, #12
   57320:	beq	5729c <fputs@plt+0x461d4>
   57324:	mov	r2, #1
   57328:	ldr	r1, [sp, #36]	; 0x24
   5732c:	mov	r0, r8
   57330:	bl	2b060 <fputs@plt+0x19f98>
   57334:	ldrh	r3, [r8, #8]
   57338:	bic	r6, r6, #32256	; 0x7e00
   5733c:	and	r3, r3, #32256	; 0x7e00
   57340:	orr	r6, r3, r6
   57344:	b	5729c <fputs@plt+0x461d4>
   57348:	clz	r0, r0
   5734c:	lsr	r0, r0, #5
   57350:	strh	r7, [r9, #8]
   57354:	strh	r6, [r8, #8]
   57358:	ldrb	r3, [r4, #3]
   5735c:	tst	r3, #32
   57360:	beq	573d0 <fputs@plt+0x46308>
   57364:	ldr	r3, [r4, #8]
   57368:	mov	r2, #40	; 0x28
   5736c:	mul	r2, r2, r3
   57370:	ldr	r3, [sp, #28]
   57374:	add	r1, r3, r2
   57378:	ldrh	r3, [r1, #8]
   5737c:	and	r3, r3, #15872	; 0x3e00
   57380:	orr	r3, r3, #4
   57384:	strh	r3, [r1, #8]
   57388:	ldr	r3, [sp, #28]
   5738c:	asr	r1, r0, #31
   57390:	strd	r0, [r3, r2]
   57394:	b	55f84 <fputs@plt+0x44ebc>
   57398:	adds	r0, r0, #0
   5739c:	movne	r0, #1
   573a0:	b	57350 <fputs@plt+0x46288>
   573a4:	cmp	r0, #0
   573a8:	movgt	r0, #0
   573ac:	movle	r0, #1
   573b0:	b	57350 <fputs@plt+0x46288>
   573b4:	cmp	r0, #0
   573b8:	movle	r0, #0
   573bc:	movgt	r0, #1
   573c0:	b	57350 <fputs@plt+0x46288>
   573c4:	mvn	r0, r0
   573c8:	lsr	r0, r0, #31
   573cc:	b	57350 <fputs@plt+0x46288>
   573d0:	cmp	r0, #0
   573d4:	bne	55f70 <fputs@plt+0x44ea8>
   573d8:	b	55f84 <fputs@plt+0x44ebc>
   573dc:	ldr	r3, [r4, #16]
   573e0:	add	r3, r3, #4
   573e4:	str	r3, [sp, #52]	; 0x34
   573e8:	b	55f84 <fputs@plt+0x44ebc>
   573ec:	ldrb	r3, [r4, #3]
   573f0:	ldr	r8, [r4, #16]
   573f4:	mov	r6, #0
   573f8:	tst	r3, #1
   573fc:	ldr	r3, [sp, #52]	; 0x34
   57400:	moveq	r3, #0
   57404:	str	r3, [sp, #52]	; 0x34
   57408:	ldr	r3, [r4, #12]
   5740c:	mov	r9, #40	; 0x28
   57410:	str	r3, [sp, #40]	; 0x28
   57414:	ldr	r3, [r4, #4]
   57418:	str	r3, [sp, #56]	; 0x38
   5741c:	ldr	r3, [r4, #8]
   57420:	ldr	r2, [sp, #40]	; 0x28
   57424:	cmp	r6, r2
   57428:	movge	r3, #0
   5742c:	strge	r3, [sp, #52]	; 0x34
   57430:	bge	55f84 <fputs@plt+0x44ebc>
   57434:	ldr	r2, [sp, #52]	; 0x34
   57438:	str	r3, [sp, #72]	; 0x48
   5743c:	cmp	r2, #0
   57440:	moveq	r0, r6
   57444:	ldrne	r0, [r2, r6, lsl #2]
   57448:	ldr	r2, [r8, #16]
   5744c:	add	r1, r0, r3
   57450:	ldr	r3, [sp, #56]	; 0x38
   57454:	ldrb	r7, [r2, r6]
   57458:	add	r0, r0, r3
   5745c:	add	r2, r8, r6, lsl #2
   57460:	ldr	r3, [sp, #28]
   57464:	ldr	r2, [r2, #20]
   57468:	mla	r1, r9, r1, r3
   5746c:	mla	r0, r9, r0, r3
   57470:	bl	2ca18 <fputs@plt+0x1b950>
   57474:	subs	r3, r0, #0
   57478:	str	r3, [sp, #92]	; 0x5c
   5747c:	ldr	r3, [sp, #72]	; 0x48
   57480:	beq	574a0 <fputs@plt+0x463d8>
   57484:	cmp	r7, #0
   57488:	streq	r7, [sp, #52]	; 0x34
   5748c:	rsbne	r3, r0, #0
   57490:	strne	r3, [sp, #92]	; 0x5c
   57494:	movne	r3, #0
   57498:	strne	r3, [sp, #52]	; 0x34
   5749c:	b	55f84 <fputs@plt+0x44ebc>
   574a0:	add	r6, r6, #1
   574a4:	b	57420 <fputs@plt+0x46358>
   574a8:	ldr	r3, [sp, #92]	; 0x5c
   574ac:	mov	r2, #20
   574b0:	cmp	r3, #0
   574b4:	ldrlt	r4, [r4, #4]
   574b8:	ldrlt	r3, [sp, #32]
   574bc:	mlalt	r4, r2, r4, r3
   574c0:	sublt	r4, r4, #20
   574c4:	blt	55f84 <fputs@plt+0x44ebc>
   574c8:	ldreq	r4, [r4, #8]
   574cc:	ldrne	r4, [r4, #12]
   574d0:	ldr	r3, [sp, #32]
   574d4:	mla	r4, r2, r4, r3
   574d8:	sub	r4, r4, #20
   574dc:	b	55f84 <fputs@plt+0x44ebc>
   574e0:	ldr	r0, [r4, #4]
   574e4:	mov	r3, #40	; 0x28
   574e8:	ldr	r2, [sp, #28]
   574ec:	mla	r0, r3, r0, r2
   574f0:	ldrh	r3, [r0, #8]
   574f4:	tst	r3, #1
   574f8:	movne	r6, #2
   574fc:	bne	57510 <fputs@plt+0x46448>
   57500:	bl	1afb8 <fputs@plt+0x9ef0>
   57504:	orrs	r3, r0, r1
   57508:	movne	r6, #1
   5750c:	moveq	r6, #0
   57510:	ldr	r0, [r4, #8]
   57514:	mov	r3, #40	; 0x28
   57518:	ldr	r2, [sp, #28]
   5751c:	mla	r0, r3, r0, r2
   57520:	ldrh	r3, [r0, #8]
   57524:	tst	r3, #1
   57528:	movne	r1, #2
   5752c:	bne	57540 <fputs@plt+0x46478>
   57530:	bl	1afb8 <fputs@plt+0x9ef0>
   57534:	orrs	r3, r0, r1
   57538:	movne	r1, #1
   5753c:	moveq	r1, #0
   57540:	ldrb	r3, [r4]
   57544:	lsl	r2, r6, #1
   57548:	add	r6, r2, r6
   5754c:	cmp	r3, #72	; 0x48
   57550:	ldr	r3, [pc, #3956]	; 584cc <fputs@plt+0x47404>
   57554:	mov	ip, #40	; 0x28
   57558:	add	r3, r3, r6
   5755c:	add	r3, r3, r1
   57560:	ldrbeq	r0, [r3, #3988]	; 0xf94
   57564:	ldrbne	r0, [r3, #3997]	; 0xf9d
   57568:	ldr	r3, [r4, #12]
   5756c:	cmp	r0, #2
   57570:	mul	ip, ip, r3
   57574:	ldr	r3, [sp, #28]
   57578:	add	r2, r3, ip
   5757c:	ldrh	r3, [r2, #8]
   57580:	andeq	r3, r3, #15872	; 0x3e00
   57584:	orreq	r3, r3, #1
   57588:	strheq	r3, [r2, #8]
   5758c:	beq	55f84 <fputs@plt+0x44ebc>
   57590:	ldr	lr, [sp, #28]
   57594:	asr	r1, r0, #31
   57598:	and	r3, r3, #15872	; 0x3e00
   5759c:	orr	r3, r3, #4
   575a0:	strd	r0, [lr, ip]
   575a4:	strh	r3, [r2, #8]
   575a8:	b	55f84 <fputs@plt+0x44ebc>
   575ac:	ldr	r7, [r4, #4]
   575b0:	ldr	r3, [sp, #28]
   575b4:	mov	r6, #40	; 0x28
   575b8:	mla	r7, r6, r7, r3
   575bc:	ldr	r3, [r4, #8]
   575c0:	mul	r6, r6, r3
   575c4:	ldr	r3, [sp, #28]
   575c8:	add	r8, r3, r6
   575cc:	mov	r0, r8
   575d0:	bl	23e28 <fputs@plt+0x12d60>
   575d4:	ldrh	r3, [r7, #8]
   575d8:	tst	r3, #1
   575dc:	bne	55f84 <fputs@plt+0x44ebc>
   575e0:	mov	r3, #4
   575e4:	strh	r3, [r8, #8]
   575e8:	mov	r0, r7
   575ec:	bl	1afb8 <fputs@plt+0x9ef0>
   575f0:	orrs	r3, r0, r1
   575f4:	ldr	r1, [sp, #28]
   575f8:	moveq	r2, #1
   575fc:	movne	r2, #0
   57600:	mov	r3, #0
   57604:	strd	r2, [r1, r6]
   57608:	b	55f84 <fputs@plt+0x44ebc>
   5760c:	ldr	r7, [r4, #4]
   57610:	ldr	r3, [sp, #28]
   57614:	mov	r6, #40	; 0x28
   57618:	mla	r7, r6, r7, r3
   5761c:	ldr	r3, [r4, #8]
   57620:	mul	r6, r6, r3
   57624:	ldr	r3, [sp, #28]
   57628:	add	r8, r3, r6
   5762c:	mov	r0, r8
   57630:	bl	23e28 <fputs@plt+0x12d60>
   57634:	ldrh	r3, [r7, #8]
   57638:	tst	r3, #1
   5763c:	bne	55f84 <fputs@plt+0x44ebc>
   57640:	mov	r3, #4
   57644:	strh	r3, [r8, #8]
   57648:	mov	r0, r7
   5764c:	bl	1afb8 <fputs@plt+0x9ef0>
   57650:	ldr	r3, [sp, #28]
   57654:	mvn	r0, r0
   57658:	mvn	r1, r1
   5765c:	strd	r0, [r3, r6]
   57660:	b	55f84 <fputs@plt+0x44ebc>
   57664:	ldr	r2, [sl, #200]	; 0xc8
   57668:	ldr	r3, [r4, #4]
   5766c:	ldrb	r1, [r2, r3]
   57670:	cmp	r1, #0
   57674:	moveq	r1, #1
   57678:	strbeq	r1, [r2, r3]
   5767c:	beq	55f84 <fputs@plt+0x44ebc>
   57680:	b	55f70 <fputs@plt+0x44ea8>
   57684:	ldr	r0, [r4, #4]
   57688:	mov	r3, #40	; 0x28
   5768c:	ldr	r2, [sp, #28]
   57690:	mla	r0, r3, r0, r2
   57694:	ldrh	r3, [r0, #8]
   57698:	tst	r3, #1
   5769c:	ldrne	r3, [r4, #12]
   576a0:	bne	576c4 <fputs@plt+0x465fc>
   576a4:	bl	1b0bc <fputs@plt+0x9ff4>
   576a8:	ldrb	r3, [r4]
   576ac:	cmp	r3, #46	; 0x2e
   576b0:	vcmp.f64	d0, #0.0
   576b4:	beq	576cc <fputs@plt+0x46604>
   576b8:	vmrs	APSR_nzcv, fpscr
   576bc:	movne	r3, #1
   576c0:	moveq	r3, #0
   576c4:	cmp	r3, #0
   576c8:	b	573d4 <fputs@plt+0x4630c>
   576cc:	vmrs	APSR_nzcv, fpscr
   576d0:	moveq	r3, #1
   576d4:	movne	r3, #0
   576d8:	b	576c4 <fputs@plt+0x465fc>
   576dc:	ldr	r3, [r4, #4]
   576e0:	mov	r2, #40	; 0x28
   576e4:	ldr	r1, [sp, #28]
   576e8:	mla	r3, r2, r3, r1
   576ec:	ldrh	r3, [r3, #8]
   576f0:	tst	r3, #1
   576f4:	b	5725c <fputs@plt+0x46194>
   576f8:	ldr	r3, [r4, #4]
   576fc:	mov	r2, #40	; 0x28
   57700:	ldr	r1, [sp, #28]
   57704:	mla	r3, r2, r3, r1
   57708:	ldrh	r3, [r3, #8]
   5770c:	tst	r3, #1
   57710:	beq	55f70 <fputs@plt+0x44ea8>
   57714:	b	55f84 <fputs@plt+0x44ebc>
   57718:	ldr	r3, [sl, #56]	; 0x38
   5771c:	ldr	r2, [r4, #4]
   57720:	ldr	r6, [r3, r2, lsl #2]
   57724:	ldr	r3, [r4, #8]
   57728:	str	r3, [sp, #80]	; 0x50
   5772c:	ldrb	r3, [r6]
   57730:	cmp	r3, #0
   57734:	bne	57770 <fputs@plt+0x466a8>
   57738:	ldrb	r5, [r6, #3]
   5773c:	cmp	r5, #0
   57740:	beq	57858 <fputs@plt+0x46790>
   57744:	ldr	r2, [r6, #52]	; 0x34
   57748:	cmp	r2, #0
   5774c:	beq	57778 <fputs@plt+0x466b0>
   57750:	ldr	r1, [sp, #80]	; 0x50
   57754:	add	r1, r1, #1
   57758:	ldr	r2, [r2, r1, lsl #2]
   5775c:	cmp	r2, #0
   57760:	ble	57778 <fputs@plt+0x466b0>
   57764:	ldr	r6, [r6, #48]	; 0x30
   57768:	sub	r2, r2, #1
   5776c:	str	r2, [sp, #80]	; 0x50
   57770:	mov	r5, #0
   57774:	b	57784 <fputs@plt+0x466bc>
   57778:	mov	r0, r6
   5777c:	bl	43a20 <fputs@plt+0x32958>
   57780:	mov	r5, r0
   57784:	ldr	r7, [r4, #12]
   57788:	ldr	r2, [sp, #28]
   5778c:	mov	r3, #40	; 0x28
   57790:	cmp	r5, #0
   57794:	mla	r7, r3, r7, r2
   57798:	ldr	r2, [r6, #76]	; 0x4c
   5779c:	ldr	r8, [r6, #16]
   577a0:	str	r2, [sp, #40]	; 0x28
   577a4:	bne	57d04 <fputs@plt+0x46c3c>
   577a8:	ldr	r1, [r6, #56]	; 0x38
   577ac:	ldr	r2, [sl, #72]	; 0x48
   577b0:	cmp	r1, r2
   577b4:	beq	57954 <fputs@plt+0x4688c>
   577b8:	ldrb	r2, [r6, #2]
   577bc:	cmp	r2, #0
   577c0:	beq	57880 <fputs@plt+0x467b8>
   577c4:	ldrb	r2, [r6]
   577c8:	cmp	r2, #3
   577cc:	bne	57874 <fputs@plt+0x467ac>
   577d0:	ldr	r2, [sp, #28]
   577d4:	mla	r3, r8, r3, r2
   577d8:	ldr	r9, [r3, #12]
   577dc:	ldr	r3, [r3, #16]
   577e0:	str	r9, [r6, #64]	; 0x40
   577e4:	str	r9, [r6, #60]	; 0x3c
   577e8:	str	r3, [r6, #72]	; 0x48
   577ec:	ldr	r0, [r6, #72]	; 0x48
   577f0:	ldr	r3, [sl, #72]	; 0x48
   577f4:	str	r3, [r6, #56]	; 0x38
   577f8:	ldrb	r3, [r0]
   577fc:	tst	r3, #128	; 0x80
   57800:	streq	r3, [sp, #144]	; 0x90
   57804:	moveq	r0, #1
   57808:	beq	57814 <fputs@plt+0x4674c>
   5780c:	add	r1, sp, #144	; 0x90
   57810:	bl	1a460 <fputs@plt+0x9398>
   57814:	str	r0, [r6, #68]	; 0x44
   57818:	ldr	r1, [sp, #40]	; 0x28
   5781c:	ldr	r3, [sp, #144]	; 0x90
   57820:	mov	r2, #0
   57824:	strh	r2, [r6, #14]
   57828:	str	r3, [r1]
   5782c:	ldr	r3, [sp, #144]	; 0x90
   57830:	cmp	r3, r9
   57834:	bhi	57920 <fputs@plt+0x46858>
   57838:	ldr	r3, [sp, #40]	; 0x28
   5783c:	ldr	r2, [r6, #68]	; 0x44
   57840:	ldr	r3, [r3]
   57844:	cmp	r2, r3
   57848:	bcc	579e4 <fputs@plt+0x4691c>
   5784c:	mov	r3, #0
   57850:	str	r3, [sp, #176]	; 0xb0
   57854:	b	57ba8 <fputs@plt+0x46ae0>
   57858:	ldr	r3, [r6, #16]
   5785c:	ldrb	r3, [r3, #66]	; 0x42
   57860:	cmp	r3, #1
   57864:	beq	57784 <fputs@plt+0x466bc>
   57868:	mov	r0, r6
   5786c:	bl	439c8 <fputs@plt+0x32900>
   57870:	b	57780 <fputs@plt+0x466b8>
   57874:	mov	r0, r7
   57878:	bl	23e28 <fputs@plt+0x12d60>
   5787c:	b	55f84 <fputs@plt+0x44ebc>
   57880:	ldrb	r3, [r6, #4]
   57884:	mov	r0, r8
   57888:	cmp	r3, #0
   5788c:	bne	578e8 <fputs@plt+0x46820>
   57890:	bl	19700 <fputs@plt+0x8638>
   57894:	ldrsb	r3, [r8, #68]	; 0x44
   57898:	ldr	r2, [r8, #24]
   5789c:	ldr	r1, [r8, #16]
   578a0:	add	r3, r3, #30
   578a4:	ldr	r3, [r8, r3, lsl #2]
   578a8:	ldr	r9, [r3, #60]	; 0x3c
   578ac:	sub	r3, r9, r2
   578b0:	ldrh	r9, [r8, #32]
   578b4:	str	r2, [r6, #72]	; 0x48
   578b8:	str	r1, [r6, #60]	; 0x3c
   578bc:	cmp	r9, r3
   578c0:	movcs	r9, r3
   578c4:	ldr	r3, [r6, #60]	; 0x3c
   578c8:	cmp	r3, r9
   578cc:	strls	r3, [r6, #64]	; 0x40
   578d0:	bls	577ec <fputs@plt+0x46724>
   578d4:	ldr	r2, [fp, #92]	; 0x5c
   578d8:	cmp	r3, r2
   578dc:	bhi	567f4 <fputs@plt+0x4572c>
   578e0:	str	r9, [r6, #64]	; 0x40
   578e4:	b	577ec <fputs@plt+0x46724>
   578e8:	bl	19700 <fputs@plt+0x8638>
   578ec:	ldr	r3, [r8, #28]
   578f0:	ldr	r2, [r8, #24]
   578f4:	str	r3, [r6, #60]	; 0x3c
   578f8:	ldrsb	r3, [r8, #68]	; 0x44
   578fc:	add	r3, r3, #30
   57900:	ldr	r3, [r8, r3, lsl #2]
   57904:	ldr	r9, [r3, #60]	; 0x3c
   57908:	sub	r3, r9, r2
   5790c:	ldrh	r9, [r8, #32]
   57910:	str	r2, [r6, #72]	; 0x48
   57914:	cmp	r9, r3
   57918:	movcs	r9, r3
   5791c:	b	578c4 <fputs@plt+0x467fc>
   57920:	str	r2, [r6, #72]	; 0x48
   57924:	str	r2, [r6, #64]	; 0x40
   57928:	ldr	r2, [pc, #2976]	; 584d0 <fputs@plt+0x47408>
   5792c:	cmp	r3, r2
   57930:	bls	57944 <fputs@plt+0x4687c>
   57934:	ldr	r0, [pc, #2968]	; 584d4 <fputs@plt+0x4740c>
   57938:	bl	2e81c <fputs@plt+0x1d754>
   5793c:	mov	r5, r0
   57940:	b	56e7c <fputs@plt+0x45db4>
   57944:	ldr	r2, [r6, #60]	; 0x3c
   57948:	cmp	r3, r2
   5794c:	bls	57838 <fputs@plt+0x46770>
   57950:	b	57934 <fputs@plt+0x4686c>
   57954:	ldrh	r3, [r6, #14]
   57958:	ldr	r2, [sp, #80]	; 0x50
   5795c:	cmp	r3, r2
   57960:	ble	57838 <fputs@plt+0x46770>
   57964:	ldr	r3, [sp, #80]	; 0x50
   57968:	add	r3, r3, #20
   5796c:	ldr	r3, [r6, r3, lsl #2]
   57970:	str	r3, [sp, #176]	; 0xb0
   57974:	ldrh	r2, [r7, #8]
   57978:	ldr	r3, [pc, #2904]	; 584d8 <fputs@plt+0x47410>
   5797c:	and	r3, r3, r2
   57980:	cmp	r3, #0
   57984:	beq	57990 <fputs@plt+0x468c8>
   57988:	mov	r0, r7
   5798c:	bl	23e28 <fputs@plt+0x12d60>
   57990:	ldrb	r3, [sp, #36]	; 0x24
   57994:	ldr	r0, [sp, #40]	; 0x28
   57998:	strb	r3, [r7, #10]
   5799c:	ldr	r3, [sp, #80]	; 0x50
   579a0:	ldr	r2, [r6, #64]	; 0x40
   579a4:	add	r3, r3, #1
   579a8:	lsl	r1, r3, #2
   579ac:	ldr	r3, [r0, r3, lsl #2]
   579b0:	cmp	r2, r3
   579b4:	bcc	57c6c <fputs@plt+0x46ba4>
   579b8:	add	r1, r0, r1
   579bc:	ldr	r9, [r6, #72]	; 0x48
   579c0:	ldr	r3, [r1, #-4]
   579c4:	ldr	r1, [sp, #176]	; 0xb0
   579c8:	add	r9, r9, r3
   579cc:	cmp	r1, #11
   579d0:	bhi	57be4 <fputs@plt+0x46b1c>
   579d4:	mov	r2, r7
   579d8:	mov	r0, r9
   579dc:	bl	18b58 <fputs@plt+0x7a90>
   579e0:	b	55f84 <fputs@plt+0x44ebc>
   579e4:	ldr	r3, [r6, #72]	; 0x48
   579e8:	cmp	r3, #0
   579ec:	str	r3, [sp, #56]	; 0x38
   579f0:	bne	57a3c <fputs@plt+0x46974>
   579f4:	add	r9, sp, #248	; 0xf8
   579f8:	mov	r1, r3
   579fc:	mov	r2, #40	; 0x28
   57a00:	mov	r0, r9
   57a04:	bl	10eac <memset@plt>
   57a08:	ldr	r2, [sp, #40]	; 0x28
   57a0c:	ldrb	r3, [r6, #4]
   57a10:	ldr	r1, [sp, #56]	; 0x38
   57a14:	str	r9, [sp]
   57a18:	clz	r3, r3
   57a1c:	ldr	r2, [r2]
   57a20:	lsr	r3, r3, #5
   57a24:	mov	r0, r8
   57a28:	bl	43b84 <fputs@plt+0x32abc>
   57a2c:	cmp	r0, #0
   57a30:	bne	5793c <fputs@plt+0x46874>
   57a34:	ldr	r3, [sp, #264]	; 0x108
   57a38:	str	r3, [sp, #56]	; 0x38
   57a3c:	ldrh	ip, [r6, #14]
   57a40:	ldr	r3, [sp, #40]	; 0x28
   57a44:	ldr	r9, [r6, #68]	; 0x44
   57a48:	ldr	r2, [sp, #56]	; 0x38
   57a4c:	ldr	r3, [r3, ip, lsl #2]
   57a50:	mov	r1, #0
   57a54:	mov	r0, r3
   57a58:	ldr	r3, [sp, #56]	; 0x38
   57a5c:	strd	r0, [sp, #72]	; 0x48
   57a60:	add	r9, r3, r9
   57a64:	ldr	r3, [sp, #40]	; 0x28
   57a68:	ldr	r3, [r3]
   57a6c:	add	r3, r2, r3
   57a70:	str	r3, [sp, #100]	; 0x64
   57a74:	add	r3, ip, #20
   57a78:	add	lr, r6, r3, lsl #2
   57a7c:	ldrb	r1, [r9]
   57a80:	cmp	r1, #127	; 0x7f
   57a84:	str	r1, [sp, #176]	; 0xb0
   57a88:	bhi	57b28 <fputs@plt+0x46a60>
   57a8c:	ldr	r3, [pc, #2616]	; 584cc <fputs@plt+0x47404>
   57a90:	add	r9, r9, #1
   57a94:	add	r1, r3, r1
   57a98:	ldrd	r2, [sp, #72]	; 0x48
   57a9c:	ldrb	r0, [r1, #820]	; 0x334
   57aa0:	mov	r1, #0
   57aa4:	adds	r2, r2, r0
   57aa8:	adc	r3, r3, r1
   57aac:	strd	r2, [sp, #72]	; 0x48
   57ab0:	ldr	r1, [sp, #176]	; 0xb0
   57ab4:	ldr	r3, [sp, #40]	; 0x28
   57ab8:	add	ip, ip, #1
   57abc:	ldr	r2, [sp, #72]	; 0x48
   57ac0:	str	r1, [lr], #4
   57ac4:	ldr	r1, [sp, #80]	; 0x50
   57ac8:	str	r2, [r3, ip, lsl #2]
   57acc:	ldr	r3, [sp, #100]	; 0x64
   57ad0:	cmp	ip, r1
   57ad4:	movgt	r1, #0
   57ad8:	movle	r1, #1
   57adc:	cmp	r9, r3
   57ae0:	movcs	r1, #0
   57ae4:	cmp	r1, #0
   57ae8:	bne	57a7c <fputs@plt+0x469b4>
   57aec:	ldr	r3, [sp, #56]	; 0x38
   57af0:	strh	ip, [r6, #14]
   57af4:	sub	r3, r9, r3
   57af8:	str	r3, [r6, #68]	; 0x44
   57afc:	ldr	r3, [sp, #100]	; 0x64
   57b00:	cmp	r9, r3
   57b04:	bcc	57b7c <fputs@plt+0x46ab4>
   57b08:	bls	57b64 <fputs@plt+0x46a9c>
   57b0c:	ldr	r3, [r6, #72]	; 0x48
   57b10:	cmp	r3, #0
   57b14:	bne	57b20 <fputs@plt+0x46a58>
   57b18:	add	r0, sp, #248	; 0xf8
   57b1c:	bl	23bac <fputs@plt+0x12ae4>
   57b20:	ldr	r0, [pc, #2484]	; 584dc <fputs@plt+0x47414>
   57b24:	b	57938 <fputs@plt+0x46870>
   57b28:	add	r1, sp, #176	; 0xb0
   57b2c:	mov	r0, r9
   57b30:	str	lr, [sp, #108]	; 0x6c
   57b34:	str	ip, [sp, #104]	; 0x68
   57b38:	bl	1a460 <fputs@plt+0x9398>
   57b3c:	add	r9, r9, r0
   57b40:	ldr	r0, [sp, #176]	; 0xb0
   57b44:	bl	1637c <fputs@plt+0x52b4>
   57b48:	ldrd	r2, [sp, #72]	; 0x48
   57b4c:	ldr	lr, [sp, #108]	; 0x6c
   57b50:	ldr	ip, [sp, #104]	; 0x68
   57b54:	adds	r2, r2, r0
   57b58:	adc	r3, r3, #0
   57b5c:	strd	r2, [sp, #72]	; 0x48
   57b60:	b	57ab0 <fputs@plt+0x469e8>
   57b64:	ldrd	r0, [sp, #72]	; 0x48
   57b68:	ldr	r2, [r6, #60]	; 0x3c
   57b6c:	mov	r3, #0
   57b70:	cmp	r1, r3
   57b74:	cmpeq	r0, r2
   57b78:	bne	57b0c <fputs@plt+0x46a44>
   57b7c:	ldrd	r0, [sp, #72]	; 0x48
   57b80:	ldr	r2, [r6, #60]	; 0x3c
   57b84:	mov	r3, #0
   57b88:	cmp	r1, r3
   57b8c:	cmpeq	r0, r2
   57b90:	bhi	57b0c <fputs@plt+0x46a44>
   57b94:	ldr	r3, [r6, #72]	; 0x48
   57b98:	cmp	r3, #0
   57b9c:	bne	57ba8 <fputs@plt+0x46ae0>
   57ba0:	add	r0, sp, #248	; 0xf8
   57ba4:	bl	23bac <fputs@plt+0x12ae4>
   57ba8:	ldrh	r3, [r6, #14]
   57bac:	ldr	r2, [sp, #80]	; 0x50
   57bb0:	cmp	r3, r2
   57bb4:	bgt	57974 <fputs@plt+0x468ac>
   57bb8:	ldrsb	r3, [r4, #1]
   57bbc:	cmn	r3, #8
   57bc0:	bne	57bd8 <fputs@plt+0x46b10>
   57bc4:	mov	r2, #2048	; 0x800
   57bc8:	ldr	r1, [r4, #16]
   57bcc:	mov	r0, r7
   57bd0:	bl	24040 <fputs@plt+0x12f78>
   57bd4:	b	55f84 <fputs@plt+0x44ebc>
   57bd8:	mov	r0, r7
   57bdc:	bl	23e28 <fputs@plt+0x12d60>
   57be0:	b	55f84 <fputs@plt+0x44ebc>
   57be4:	sub	r6, r1, #12
   57be8:	ldr	r3, [r7, #24]
   57bec:	lsr	r8, r6, #1
   57bf0:	add	r2, r8, #1
   57bf4:	cmp	r2, r3
   57bf8:	str	r8, [r7, #12]
   57bfc:	ldrlt	r3, [r7, #20]
   57c00:	strlt	r3, [r7, #16]
   57c04:	blt	57c28 <fputs@plt+0x46b60>
   57c08:	mov	r3, #1
   57c0c:	strh	r3, [r7, #8]
   57c10:	mov	r2, #0
   57c14:	add	r1, r8, #2
   57c18:	mov	r0, r7
   57c1c:	bl	2692c <fputs@plt+0x15864>
   57c20:	cmp	r0, #0
   57c24:	bne	56554 <fputs@plt+0x4548c>
   57c28:	mov	r2, r8
   57c2c:	mov	r1, r9
   57c30:	ldr	r0, [r7, #16]
   57c34:	bl	10f3c <memcpy@plt>
   57c38:	ldr	r3, [r7, #16]
   57c3c:	mov	r2, #0
   57c40:	strb	r2, [r3, r6, lsr #1]
   57c44:	ldr	r3, [r7, #16]
   57c48:	add	r8, r3, r8
   57c4c:	strb	r2, [r8, #1]
   57c50:	ldr	r3, [sp, #176]	; 0xb0
   57c54:	ldr	r2, [pc, #2180]	; 584e0 <fputs@plt+0x47418>
   57c58:	and	r3, r3, #1
   57c5c:	lsl	r3, r3, #1
   57c60:	ldrh	r3, [r2, r3]
   57c64:	strh	r3, [r7, #8]
   57c68:	b	55f84 <fputs@plt+0x44ebc>
   57c6c:	ldrb	r3, [r4, #3]
   57c70:	tst	r3, #192	; 0xc0
   57c74:	beq	57c94 <fputs@plt+0x46bcc>
   57c78:	ldr	r2, [sp, #176]	; 0xb0
   57c7c:	cmp	r2, #11
   57c80:	bls	57c8c <fputs@plt+0x46bc4>
   57c84:	tst	r2, #1
   57c88:	beq	57ca4 <fputs@plt+0x46bdc>
   57c8c:	tst	r3, #128	; 0x80
   57c90:	bne	57ca4 <fputs@plt+0x46bdc>
   57c94:	ldr	r0, [sp, #176]	; 0xb0
   57c98:	bl	1637c <fputs@plt+0x52b4>
   57c9c:	subs	r2, r0, #0
   57ca0:	bne	57cb8 <fputs@plt+0x46bf0>
   57ca4:	mov	r2, r7
   57ca8:	ldr	r1, [sp, #176]	; 0xb0
   57cac:	ldr	r0, [pc, #2096]	; 584e4 <fputs@plt+0x4741c>
   57cb0:	bl	18b58 <fputs@plt+0x7a90>
   57cb4:	b	55f84 <fputs@plt+0x44ebc>
   57cb8:	ldr	r0, [sp, #40]	; 0x28
   57cbc:	ldrb	r3, [r6, #4]
   57cc0:	add	r1, r0, r1
   57cc4:	str	r7, [sp]
   57cc8:	clz	r3, r3
   57ccc:	ldr	r1, [r1, #-4]
   57cd0:	lsr	r3, r3, #5
   57cd4:	mov	r0, r8
   57cd8:	bl	43b84 <fputs@plt+0x32abc>
   57cdc:	cmp	r0, #0
   57ce0:	bne	5793c <fputs@plt+0x46874>
   57ce4:	mov	r2, r7
   57ce8:	ldr	r1, [sp, #176]	; 0xb0
   57cec:	ldr	r0, [r7, #16]
   57cf0:	bl	18b58 <fputs@plt+0x7a90>
   57cf4:	ldrh	r3, [r7, #8]
   57cf8:	bic	r3, r3, #4096	; 0x1000
   57cfc:	strh	r3, [r7, #8]
   57d00:	b	55f84 <fputs@plt+0x44ebc>
   57d04:	mov	r0, r5
   57d08:	b	5793c <fputs@plt+0x46874>
   57d0c:	ldr	r6, [r4, #4]
   57d10:	mov	r3, #40	; 0x28
   57d14:	ldr	r2, [sp, #28]
   57d18:	ldr	r7, [r4, #16]
   57d1c:	mla	r6, r3, r6, r2
   57d20:	ldrb	r1, [r7], #1
   57d24:	cmp	r1, #0
   57d28:	beq	55f84 <fputs@plt+0x44ebc>
   57d2c:	mov	r0, r6
   57d30:	ldr	r2, [sp, #36]	; 0x24
   57d34:	bl	2cd4c <fputs@plt+0x1bc84>
   57d38:	add	r6, r6, #40	; 0x28
   57d3c:	b	57d20 <fputs@plt+0x46c58>
   57d40:	ldr	r8, [r4, #4]
   57d44:	mov	r3, #40	; 0x28
   57d48:	ldr	r2, [sp, #28]
   57d4c:	ldr	r1, [sp, #28]
   57d50:	mla	r8, r3, r8, r2
   57d54:	ldr	r2, [r4, #8]
   57d58:	ldr	r6, [r4, #16]
   57d5c:	mla	r2, r3, r2, r8
   57d60:	cmp	r6, #0
   57d64:	sub	r2, r2, #40	; 0x28
   57d68:	str	r2, [sp, #100]	; 0x64
   57d6c:	ldrb	r2, [sl, #88]	; 0x58
   57d70:	movne	r0, r8
   57d74:	str	r2, [sp, #104]	; 0x68
   57d78:	ldr	r2, [r4, #12]
   57d7c:	mla	r3, r3, r2, r1
   57d80:	str	r3, [sp, #40]	; 0x28
   57d84:	bne	57e34 <fputs@plt+0x46d6c>
   57d88:	ldr	r3, [sp, #100]	; 0x64
   57d8c:	mov	r2, #0
   57d90:	sub	r9, r3, #40	; 0x28
   57d94:	mov	r3, #0
   57d98:	strd	r2, [sp, #72]	; 0x48
   57d9c:	mov	r3, #0
   57da0:	str	r3, [sp, #56]	; 0x38
   57da4:	mov	r2, #0
   57da8:	mov	r3, #0
   57dac:	strd	r2, [sp, #80]	; 0x50
   57db0:	ldrh	ip, [r9, #48]	; 0x30
   57db4:	add	r3, r9, #40	; 0x28
   57db8:	str	r3, [sp, #108]	; 0x6c
   57dbc:	ands	lr, ip, #1
   57dc0:	bne	57f4c <fputs@plt+0x46e84>
   57dc4:	tst	ip, #4
   57dc8:	beq	57f18 <fputs@plt+0x46e50>
   57dcc:	ldrd	r0, [r9, #40]	; 0x28
   57dd0:	asr	r3, r1, #31
   57dd4:	str	r3, [sp, #120]	; 0x78
   57dd8:	str	r3, [sp, #124]	; 0x7c
   57ddc:	ldrd	r2, [sp, #120]	; 0x78
   57de0:	eor	r3, r3, r1
   57de4:	eor	r2, r2, r0
   57de8:	cmp	r3, #0
   57dec:	cmpeq	r2, #127	; 0x7f
   57df0:	bhi	57e60 <fputs@plt+0x46d98>
   57df4:	mov	r7, #0
   57df8:	cmp	r7, r1
   57dfc:	and	r6, r0, #1
   57e00:	cmpeq	r6, r0
   57e04:	ldr	r0, [sp, #104]	; 0x68
   57e08:	moveq	r1, #1
   57e0c:	movne	r1, #0
   57e10:	cmp	r0, #3
   57e14:	movle	r1, #0
   57e18:	andgt	r1, r1, #1
   57e1c:	cmp	r1, #0
   57e20:	addne	r6, r2, #8
   57e24:	movne	r7, lr
   57e28:	bne	57ec8 <fputs@plt+0x46e00>
   57e2c:	mov	r7, #1
   57e30:	b	57f50 <fputs@plt+0x46e88>
   57e34:	ldrb	r1, [r6], #1
   57e38:	ldr	r2, [sp, #36]	; 0x24
   57e3c:	add	r7, r0, #40	; 0x28
   57e40:	bl	2cd4c <fputs@plt+0x1bc84>
   57e44:	ldrb	r3, [r6]
   57e48:	mov	r0, r7
   57e4c:	cmp	r3, #0
   57e50:	bne	57e34 <fputs@plt+0x46d6c>
   57e54:	b	57d88 <fputs@plt+0x46cc0>
   57e58:	mov	r9, r3
   57e5c:	b	57db0 <fputs@plt+0x46ce8>
   57e60:	ldr	r0, [pc, #1664]	; 584e8 <fputs@plt+0x47420>
   57e64:	mov	r1, #0
   57e68:	cmp	r3, r1
   57e6c:	cmpeq	r2, r0
   57e70:	movls	r7, #2
   57e74:	bls	57f50 <fputs@plt+0x46e88>
   57e78:	ldr	r0, [pc, #1644]	; 584ec <fputs@plt+0x47424>
   57e7c:	mov	r1, #0
   57e80:	cmp	r3, r1
   57e84:	cmpeq	r2, r0
   57e88:	movls	r7, #3
   57e8c:	bls	57f50 <fputs@plt+0x46e88>
   57e90:	mov	r1, #0
   57e94:	cmp	r3, r1
   57e98:	mvn	r0, #-2147483648	; 0x80000000
   57e9c:	cmpeq	r2, r0
   57ea0:	movls	r7, #4
   57ea4:	bls	57f50 <fputs@plt+0x46e88>
   57ea8:	ldr	r1, [pc, #1592]	; 584e8 <fputs@plt+0x47420>
   57eac:	mvn	r0, #0
   57eb0:	cmp	r3, r1
   57eb4:	cmpeq	r2, r0
   57eb8:	movls	r7, #6
   57ebc:	movhi	r7, #8
   57ec0:	movls	r6, #5
   57ec4:	movhi	r6, #6
   57ec8:	tst	ip, #16384	; 0x4000
   57ecc:	str	r6, [r9, #68]	; 0x44
   57ed0:	beq	57ef0 <fputs@plt+0x46e28>
   57ed4:	ldrd	r2, [sp, #80]	; 0x50
   57ed8:	orrs	r3, r2, r3
   57edc:	beq	57f58 <fputs@plt+0x46e90>
   57ee0:	add	r0, r9, #40	; 0x28
   57ee4:	bl	26ca8 <fputs@plt+0x15be0>
   57ee8:	cmp	r0, #0
   57eec:	bne	56554 <fputs@plt+0x4548c>
   57ef0:	ldrd	r2, [sp, #80]	; 0x50
   57ef4:	adds	r2, r2, r7
   57ef8:	adc	r3, r3, #0
   57efc:	cmp	r6, #127	; 0x7f
   57f00:	strd	r2, [sp, #80]	; 0x50
   57f04:	movhi	r7, #0
   57f08:	movhi	r1, #1
   57f0c:	bhi	57f78 <fputs@plt+0x46eb0>
   57f10:	mov	r1, #1
   57f14:	b	57f94 <fputs@plt+0x46ecc>
   57f18:	tst	ip, #8
   57f1c:	movne	r7, #8
   57f20:	movne	r6, #7
   57f24:	bne	57ec8 <fputs@plt+0x46e00>
   57f28:	tst	ip, #16384	; 0x4000
   57f2c:	ldr	r7, [r9, #52]	; 0x34
   57f30:	ldrne	r3, [r9, #40]	; 0x28
   57f34:	lsr	r6, ip, #1
   57f38:	addne	r7, r7, r3
   57f3c:	add	r2, r7, #6
   57f40:	and	r3, r6, #1
   57f44:	add	r6, r3, r2, lsl #1
   57f48:	b	57ec8 <fputs@plt+0x46e00>
   57f4c:	mov	r7, #0
   57f50:	mov	r6, r7
   57f54:	b	57ec8 <fputs@plt+0x46e00>
   57f58:	ldrd	r0, [sp, #72]	; 0x48
   57f5c:	ldr	r3, [r9, #40]	; 0x28
   57f60:	adds	r0, r0, r3
   57f64:	adc	r1, r1, r3, asr #31
   57f68:	sub	r7, r7, r3
   57f6c:	strd	r0, [sp, #72]	; 0x48
   57f70:	b	57ef0 <fputs@plt+0x46e28>
   57f74:	add	r1, r1, #1
   57f78:	lsr	r0, r6, #7
   57f7c:	orr	r0, r0, r7, lsl #25
   57f80:	lsr	ip, r7, #7
   57f84:	mov	r6, r0
   57f88:	mov	r7, ip
   57f8c:	orrs	r3, r6, r7
   57f90:	bne	57f74 <fputs@plt+0x46eac>
   57f94:	ldr	r3, [sp, #56]	; 0x38
   57f98:	cmp	r8, r9
   57f9c:	add	r3, r3, r1
   57fa0:	str	r3, [sp, #56]	; 0x38
   57fa4:	sub	r3, r9, #40	; 0x28
   57fa8:	bls	57e58 <fputs@plt+0x46d90>
   57fac:	ldr	r3, [sp, #56]	; 0x38
   57fb0:	cmp	r3, #126	; 0x7e
   57fb4:	addle	r9, r3, #1
   57fb8:	ldrgt	r2, [sp, #56]	; 0x38
   57fbc:	movgt	r1, #1
   57fc0:	asrgt	r3, r2, #31
   57fc4:	bgt	58130 <fputs@plt+0x47068>
   57fc8:	ldrd	r2, [sp, #80]	; 0x50
   57fcc:	ldrd	r0, [sp, #72]	; 0x48
   57fd0:	asr	r7, r9, #31
   57fd4:	adds	r2, r2, r9
   57fd8:	adc	r3, r3, r7
   57fdc:	adds	r0, r0, r2
   57fe0:	strd	r2, [sp, #80]	; 0x50
   57fe4:	ldr	r2, [fp, #92]	; 0x5c
   57fe8:	adc	r1, r1, r3
   57fec:	cmp	r2, r0
   57ff0:	asr	r3, r2, #31
   57ff4:	sbcs	r3, r3, r1
   57ff8:	blt	567f4 <fputs@plt+0x4572c>
   57ffc:	ldr	r1, [sp, #80]	; 0x50
   58000:	ldr	r0, [sp, #40]	; 0x28
   58004:	bl	26a4c <fputs@plt+0x15984>
   58008:	cmp	r0, #0
   5800c:	bne	56554 <fputs@plt+0x4548c>
   58010:	ldr	r3, [sp, #40]	; 0x28
   58014:	cmp	r9, #127	; 0x7f
   58018:	movle	r7, #1
   5801c:	ldr	r3, [r3, #16]
   58020:	str	r3, [sp, #56]	; 0x38
   58024:	strble	r9, [r3]
   58028:	ble	58040 <fputs@plt+0x46f78>
   5802c:	mov	r3, r7
   58030:	mov	r2, r9
   58034:	ldr	r0, [sp, #56]	; 0x38
   58038:	bl	1a3d8 <fputs@plt+0x9310>
   5803c:	uxtb	r7, r0
   58040:	ldr	r6, [r8, #28]
   58044:	cmp	r6, #127	; 0x7f
   58048:	movls	r0, #1
   5804c:	ldrls	r3, [sp, #56]	; 0x38
   58050:	strbls	r6, [r3, r7]
   58054:	bls	58070 <fputs@plt+0x46fa8>
   58058:	ldr	r1, [sp, #56]	; 0x38
   5805c:	mov	r2, r6
   58060:	mov	r3, #0
   58064:	add	r0, r1, r7
   58068:	bl	1a3d8 <fputs@plt+0x9310>
   5806c:	uxtb	r0, r0
   58070:	ldr	r3, [sp, #56]	; 0x38
   58074:	add	r7, r7, r0
   58078:	add	ip, r3, r9
   5807c:	sub	r3, r6, #1
   58080:	cmp	r3, #6
   58084:	bhi	5819c <fputs@plt+0x470d4>
   58088:	cmp	r6, #7
   5808c:	bne	58190 <fputs@plt+0x470c8>
   58090:	ldr	r0, [r8]
   58094:	ldr	r1, [r8, #4]
   58098:	add	r3, sp, #248	; 0xf8
   5809c:	stmia	r3!, {r0, r1}
   580a0:	ldr	r3, [pc, #1060]	; 584cc <fputs@plt+0x47404>
   580a4:	ldr	r1, [sp, #252]	; 0xfc
   580a8:	add	r6, r3, r6
   580ac:	ldr	r3, [sp, #248]	; 0xf8
   580b0:	ldrb	r6, [r6, #820]	; 0x334
   580b4:	add	r2, ip, r6
   580b8:	strb	r3, [r2, #-1]!
   580bc:	lsr	r3, r3, #8
   580c0:	cmp	ip, r2
   580c4:	orr	r3, r3, r1, lsl #24
   580c8:	lsr	r1, r1, #8
   580cc:	bne	580b8 <fputs@plt+0x46ff0>
   580d0:	ldr	r3, [sp, #100]	; 0x64
   580d4:	add	r8, r8, #40	; 0x28
   580d8:	cmp	r3, r8
   580dc:	add	r9, r9, r6
   580e0:	bcs	58040 <fputs@plt+0x46f78>
   580e4:	ldr	r3, [sp, #40]	; 0x28
   580e8:	ldr	r2, [sp, #80]	; 0x50
   580ec:	str	r2, [r3, #12]
   580f0:	ldr	r2, [sp, #40]	; 0x28
   580f4:	mov	r3, #16
   580f8:	strh	r3, [r2, #8]
   580fc:	ldrd	r2, [sp, #72]	; 0x48
   58100:	orrs	r3, r2, r3
   58104:	ldrne	r3, [sp, #40]	; 0x28
   58108:	ldrne	r2, [sp, #72]	; 0x48
   5810c:	strne	r2, [r3]
   58110:	ldrne	r2, [sp, #40]	; 0x28
   58114:	ldrne	r3, [pc, #980]	; 584f0 <fputs@plt+0x47428>
   58118:	strhne	r3, [r2, #8]
   5811c:	ldr	r2, [sp, #40]	; 0x28
   58120:	mov	r3, #1
   58124:	strb	r3, [r2, #10]
   58128:	b	55f84 <fputs@plt+0x44ebc>
   5812c:	add	r1, r1, #1
   58130:	lsr	r0, r2, #7
   58134:	orr	r0, r0, r3, lsl #25
   58138:	lsr	ip, r3, #7
   5813c:	mov	r2, r0
   58140:	mov	r3, ip
   58144:	orrs	r0, r2, r3
   58148:	bne	5812c <fputs@plt+0x47064>
   5814c:	ldr	r3, [sp, #56]	; 0x38
   58150:	mov	r0, #1
   58154:	add	r9, r1, r3
   58158:	mov	r2, r9
   5815c:	asr	r3, r9, #31
   58160:	lsr	ip, r2, #7
   58164:	orr	ip, ip, r3, lsl #25
   58168:	lsr	lr, r3, #7
   5816c:	mov	r2, ip
   58170:	mov	r3, lr
   58174:	orrs	ip, r2, r3
   58178:	bne	58188 <fputs@plt+0x470c0>
   5817c:	cmp	r1, r0
   58180:	addlt	r9, r9, #1
   58184:	b	57fc8 <fputs@plt+0x46f00>
   58188:	add	r0, r0, #1
   5818c:	b	58160 <fputs@plt+0x47098>
   58190:	ldrd	r2, [r8]
   58194:	strd	r2, [sp, #248]	; 0xf8
   58198:	b	580a0 <fputs@plt+0x46fd8>
   5819c:	cmp	r6, #11
   581a0:	movls	r6, #0
   581a4:	bls	580d0 <fputs@plt+0x47008>
   581a8:	ldr	r6, [r8, #12]
   581ac:	cmp	r6, #0
   581b0:	beq	580d0 <fputs@plt+0x47008>
   581b4:	mov	r2, r6
   581b8:	ldr	r1, [r8, #16]
   581bc:	mov	r0, ip
   581c0:	bl	10f3c <memcpy@plt>
   581c4:	b	580d0 <fputs@plt+0x47008>
   581c8:	ldr	r2, [r4, #4]
   581cc:	ldr	r3, [sl, #56]	; 0x38
   581d0:	ldr	r3, [r3, r2, lsl #2]
   581d4:	ldr	r8, [r3, #16]
   581d8:	ldr	r3, [r8, #52]	; 0x34
   581dc:	cmp	r3, #0
   581e0:	moveq	r6, #0
   581e4:	moveq	r7, #0
   581e8:	beq	58260 <fputs@plt+0x47198>
   581ec:	mov	r0, r8
   581f0:	bl	3e7ac <fputs@plt+0x2d6e4>
   581f4:	mov	r6, #0
   581f8:	mov	r7, #0
   581fc:	mov	r5, r0
   58200:	cmp	r5, #0
   58204:	bne	56e7c <fputs@plt+0x45db4>
   58208:	ldrsb	r3, [r8, #68]	; 0x44
   5820c:	add	r3, r3, #30
   58210:	ldr	r1, [r8, r3, lsl #2]
   58214:	ldrb	r0, [r1, #4]
   58218:	cmp	r0, #0
   5821c:	bne	5822c <fputs@plt+0x47164>
   58220:	ldrb	r3, [r1, #2]
   58224:	cmp	r3, #0
   58228:	bne	582ac <fputs@plt+0x471e4>
   5822c:	ldrh	r2, [r1, #18]
   58230:	mov	r3, #0
   58234:	adds	r6, r6, r2
   58238:	adc	r7, r7, r3
   5823c:	cmp	r0, #0
   58240:	beq	582ac <fputs@plt+0x471e4>
   58244:	ldrsb	r3, [r8, #68]	; 0x44
   58248:	mov	r0, r8
   5824c:	cmp	r3, #0
   58250:	bne	58278 <fputs@plt+0x471b0>
   58254:	bl	3e7ac <fputs@plt+0x2d6e4>
   58258:	subs	r5, r0, #0
   5825c:	bne	56e7c <fputs@plt+0x45db4>
   58260:	ldr	r1, [r4, #8]
   58264:	ldr	r0, [sl, #8]
   58268:	bl	23fe8 <fputs@plt+0x12f20>
   5826c:	mov	r5, #0
   58270:	strd	r6, [r0]
   58274:	b	55f84 <fputs@plt+0x44ebc>
   58278:	bl	3d3e0 <fputs@plt+0x2c318>
   5827c:	ldrsb	r2, [r8, #68]	; 0x44
   58280:	add	r3, r2, #40	; 0x28
   58284:	add	r2, r2, #30
   58288:	lsl	r3, r3, #1
   5828c:	ldr	r1, [r8, r2, lsl #2]
   58290:	add	r0, r8, r3
   58294:	ldrh	r3, [r8, r3]
   58298:	ldrh	r2, [r1, #18]
   5829c:	cmp	r2, r3
   582a0:	bls	58244 <fputs@plt+0x4717c>
   582a4:	add	r3, r3, #1
   582a8:	strh	r3, [r0]
   582ac:	ldrsb	r3, [r8, #68]	; 0x44
   582b0:	ldrh	r2, [r1, #18]
   582b4:	add	r3, r8, r3, lsl #1
   582b8:	ldrh	r3, [r3, #80]	; 0x50
   582bc:	cmp	r3, r2
   582c0:	bne	582e8 <fputs@plt+0x47220>
   582c4:	ldrb	r2, [r1, #5]
   582c8:	ldr	r3, [r1, #56]	; 0x38
   582cc:	add	r3, r3, r2
   582d0:	ldr	r1, [r3, #8]
   582d4:	rev	r1, r1
   582d8:	mov	r0, r8
   582dc:	bl	3e664 <fputs@plt+0x2d59c>
   582e0:	mov	r5, r0
   582e4:	b	58200 <fputs@plt+0x47138>
   582e8:	ldr	r2, [r1, #64]	; 0x40
   582ec:	lsl	r3, r3, #1
   582f0:	ldrh	r3, [r2, r3]
   582f4:	rev16	r2, r3
   582f8:	ldrh	r3, [r1, #20]
   582fc:	and	r3, r3, r2
   58300:	ldr	r2, [r1, #56]	; 0x38
   58304:	ldr	r1, [r2, r3]
   58308:	b	582d4 <fputs@plt+0x4720c>
   5830c:	ldr	r7, [r4, #4]
   58310:	ldr	r8, [r4, #16]
   58314:	cmp	r7, #0
   58318:	bne	583d8 <fputs@plt+0x47310>
   5831c:	ldr	r3, [fp, #160]	; 0xa0
   58320:	cmp	r3, #0
   58324:	ble	5833c <fputs@plt+0x47274>
   58328:	ldr	r1, [pc, #452]	; 584f4 <fputs@plt+0x4742c>
   5832c:	mov	r0, sl
   58330:	bl	37fd8 <fputs@plt+0x26f10>
   58334:	mov	r5, #5
   58338:	b	56e7c <fputs@plt+0x45db4>
   5833c:	mov	r0, r8
   58340:	bl	1839c <fputs@plt+0x72d4>
   58344:	ldr	r2, [fp, #436]	; 0x1b4
   58348:	ldr	r3, [fp, #432]	; 0x1b0
   5834c:	mov	r1, r7
   58350:	add	r2, r2, r3
   58354:	mov	r6, r0
   58358:	mov	r0, fp
   5835c:	bl	1764c <fputs@plt+0x6584>
   58360:	subs	r5, r0, #0
   58364:	bne	56e7c <fputs@plt+0x45db4>
   58368:	add	r2, r6, #33	; 0x21
   5836c:	mov	r3, #0
   58370:	mov	r0, fp
   58374:	bl	1ed14 <fputs@plt+0xdc4c>
   58378:	subs	r7, r0, #0
   5837c:	beq	55f84 <fputs@plt+0x44ebc>
   58380:	add	r0, r7, #32
   58384:	add	r2, r6, #1
   58388:	mov	r1, r8
   5838c:	str	r0, [r7]
   58390:	bl	10f3c <memcpy@plt>
   58394:	ldrb	r3, [fp, #67]	; 0x43
   58398:	add	r1, fp, #448	; 0x1c0
   5839c:	cmp	r3, #0
   583a0:	movne	r3, #1
   583a4:	ldreq	r3, [fp, #432]	; 0x1b0
   583a8:	strbne	r3, [fp, #75]	; 0x4b
   583ac:	addeq	r3, r3, #1
   583b0:	streq	r3, [fp, #432]	; 0x1b0
   583b4:	ldr	r3, [fp, #424]	; 0x1a8
   583b8:	strbne	r5, [fp, #67]	; 0x43
   583bc:	str	r3, [r7, #24]
   583c0:	ldrd	r2, [r1, #-8]
   583c4:	str	r7, [fp, #424]	; 0x1a8
   583c8:	strd	r2, [r7, #8]
   583cc:	ldrd	r2, [r1]
   583d0:	strd	r2, [r7, #16]
   583d4:	b	55f84 <fputs@plt+0x44ebc>
   583d8:	ldr	r6, [fp, #424]	; 0x1a8
   583dc:	mov	r3, #0
   583e0:	str	r3, [sp, #40]	; 0x28
   583e4:	cmp	r6, #0
   583e8:	beq	5ce0c <fputs@plt+0x4bd44>
   583ec:	mov	r1, r8
   583f0:	ldr	r0, [r6]
   583f4:	bl	1407c <fputs@plt+0x2fb4>
   583f8:	subs	r9, r0, #0
   583fc:	bne	5843c <fputs@plt+0x47374>
   58400:	ldr	r2, [fp, #160]	; 0xa0
   58404:	sub	r3, r7, #1
   58408:	clz	r3, r3
   5840c:	lsr	r3, r3, #5
   58410:	cmp	r2, #0
   58414:	movle	r2, #0
   58418:	andgt	r2, r3, #1
   5841c:	cmp	r2, #0
   58420:	str	r2, [sp, #56]	; 0x38
   58424:	beq	58450 <fputs@plt+0x47388>
   58428:	ldr	r1, [pc, #200]	; 584f8 <fputs@plt+0x47430>
   5842c:	mov	r0, sl
   58430:	bl	37fd8 <fputs@plt+0x26f10>
   58434:	mov	r5, #5
   58438:	b	56e7c <fputs@plt+0x45db4>
   5843c:	ldr	r3, [sp, #40]	; 0x28
   58440:	ldr	r6, [r6, #24]
   58444:	add	r3, r3, #1
   58448:	str	r3, [sp, #40]	; 0x28
   5844c:	b	583e4 <fputs@plt+0x4731c>
   58450:	ldr	r2, [r6, #24]
   58454:	cmp	r2, #0
   58458:	bne	5846c <fputs@plt+0x473a4>
   5845c:	ldrb	r2, [fp, #75]	; 0x4b
   58460:	adds	r2, r2, #0
   58464:	movne	r2, #1
   58468:	str	r2, [sp, #56]	; 0x38
   5846c:	ldr	r2, [sp, #56]	; 0x38
   58470:	tst	r3, r2
   58474:	beq	5859c <fputs@plt+0x474d4>
   58478:	mov	r1, #1
   5847c:	mov	r0, sl
   58480:	bl	38018 <fputs@plt+0x26f50>
   58484:	subs	r5, r0, #0
   58488:	bne	56244 <fputs@plt+0x4517c>
   5848c:	mov	r3, #1
   58490:	strb	r3, [fp, #67]	; 0x43
   58494:	mov	r0, sl
   58498:	bl	46ef4 <fputs@plt+0x35e2c>
   5849c:	cmp	r0, #5
   584a0:	mov	r5, r0
   584a4:	bne	58520 <fputs@plt+0x47458>
   584a8:	ldr	r3, [sp, #32]
   584ac:	sub	r4, r4, r3
   584b0:	mov	r3, #0
   584b4:	asr	r2, r4, #2
   584b8:	ldr	r4, [pc, #76]	; 5850c <fputs@plt+0x47444>
   584bc:	mul	r4, r4, r2
   584c0:	str	r4, [sl, #76]	; 0x4c
   584c4:	strb	r3, [fp, #67]	; 0x43
   584c8:	b	56208 <fputs@plt+0x45140>
   584cc:			; <UNDEFINED> instruction: 0x00072ab8
   584d0:	andeq	r8, r1, r3
   584d4:	muleq	r1, r5, ip
   584d8:	andeq	r2, r0, r0, ror #8
   584dc:	ldrdeq	r2, [r1], -r2	; <UNPREDICTABLE>
   584e0:	andeq	r3, r7, lr, asr sl
   584e4:	andeq	r1, r9, r7, lsl fp
   584e8:	strdeq	r7, [r0], -pc	; <UNPREDICTABLE>
   584ec:	ldrshteq	pc, [pc], #-255	; <UNPREDICTABLE>
   584f0:	andeq	r4, r0, r0, lsl r0
   584f4:	andeq	r7, r7, r9, lsl #24
   584f8:	andeq	r7, r7, ip, lsr ip
   584fc:	andeq	r7, r7, r2, ror ip
   58500:	andeq	r7, r7, r3, lsl #22
   58504:	ldrdeq	r7, [r7], -sl
   58508:	andeq	r7, r7, r3, lsr fp
   5850c:	stclgt	12, cr12, [ip], {205}	; 0xcd
   58510:	andeq	r7, r7, r9, lsr #25
   58514:	andeq	r0, r0, lr, lsl r4
   58518:	andeq	fp, r8, r0, lsr #2
   5851c:	andeq	r3, r1, r7, asr #5
   58520:	mov	r3, #0
   58524:	strb	r3, [fp, #75]	; 0x4b
   58528:	ldr	r5, [sl, #80]	; 0x50
   5852c:	ldr	r1, [fp, #424]	; 0x1a8
   58530:	cmp	r6, r1
   58534:	bne	5866c <fputs@plt+0x475a4>
   58538:	cmp	r7, #1
   5853c:	bne	5868c <fputs@plt+0x475c4>
   58540:	ldr	r3, [r6, #24]
   58544:	mov	r1, r6
   58548:	str	r3, [fp, #424]	; 0x1a8
   5854c:	mov	r0, fp
   58550:	bl	1d524 <fputs@plt+0xc45c>
   58554:	ldr	r3, [sp, #56]	; 0x38
   58558:	cmp	r3, #0
   5855c:	ldreq	r3, [fp, #432]	; 0x1b0
   58560:	subeq	r3, r3, #1
   58564:	streq	r3, [fp, #432]	; 0x1b0
   58568:	ldr	r3, [sp, #56]	; 0x38
   5856c:	eor	r3, r3, #1
   58570:	cmp	r7, #2
   58574:	orreq	r3, r3, #1
   58578:	cmp	r3, #0
   5857c:	beq	586a4 <fputs@plt+0x475dc>
   58580:	ldr	r2, [sp, #40]	; 0x28
   58584:	mov	r1, r7
   58588:	mov	r0, fp
   5858c:	bl	1764c <fputs@plt+0x6584>
   58590:	subs	r5, r0, #0
   58594:	beq	55f84 <fputs@plt+0x44ebc>
   58598:	b	56e7c <fputs@plt+0x45db4>
   5859c:	cmp	r7, #2
   585a0:	ldr	r2, [sp, #40]	; 0x28
   585a4:	ldr	r3, [fp, #432]	; 0x1b0
   585a8:	ldreq	r8, [fp, #24]
   585ac:	sub	r3, r3, r2
   585b0:	sub	r3, r3, #1
   585b4:	str	r3, [sp, #40]	; 0x28
   585b8:	andeq	r8, r8, #2
   585bc:	moveq	r3, r9
   585c0:	beq	585fc <fputs@plt+0x47534>
   585c4:	mov	r8, r9
   585c8:	b	58610 <fputs@plt+0x47548>
   585cc:	ldr	r0, [fp, #16]
   585d0:	clz	r2, r8
   585d4:	add	r0, r0, r3, lsl #4
   585d8:	lsr	r2, r2, #5
   585dc:	mov	r1, #516	; 0x204
   585e0:	ldr	r0, [r0, #4]
   585e4:	str	r3, [sp, #72]	; 0x48
   585e8:	bl	4467c <fputs@plt+0x335b4>
   585ec:	subs	r5, r0, #0
   585f0:	bne	56e7c <fputs@plt+0x45db4>
   585f4:	ldr	r3, [sp, #72]	; 0x48
   585f8:	add	r3, r3, #1
   585fc:	ldr	r2, [fp, #20]
   58600:	cmp	r3, r2
   58604:	blt	585cc <fputs@plt+0x47504>
   58608:	adds	r8, r8, #0
   5860c:	movne	r8, #1
   58610:	ldr	r3, [fp, #20]
   58614:	cmp	r9, r3
   58618:	blt	58644 <fputs@plt+0x4757c>
   5861c:	cmp	r8, #0
   58620:	beq	5852c <fputs@plt+0x47464>
   58624:	mov	r0, fp
   58628:	bl	1639c <fputs@plt+0x52d4>
   5862c:	mov	r0, fp
   58630:	bl	1ec58 <fputs@plt+0xdb90>
   58634:	ldr	r3, [fp, #24]
   58638:	orr	r3, r3, #2
   5863c:	str	r3, [fp, #24]
   58640:	b	5852c <fputs@plt+0x47464>
   58644:	ldr	r3, [fp, #16]
   58648:	ldr	r2, [sp, #40]	; 0x28
   5864c:	add	r3, r3, r9, lsl #4
   58650:	mov	r1, r7
   58654:	ldr	r0, [r3, #4]
   58658:	bl	3f3dc <fputs@plt+0x2e314>
   5865c:	subs	r5, r0, #0
   58660:	bne	56e7c <fputs@plt+0x45db4>
   58664:	add	r9, r9, #1
   58668:	b	58610 <fputs@plt+0x47548>
   5866c:	ldr	r3, [r1, #24]
   58670:	mov	r0, fp
   58674:	str	r3, [fp, #424]	; 0x1a8
   58678:	bl	1d524 <fputs@plt+0xc45c>
   5867c:	ldr	r3, [fp, #432]	; 0x1b0
   58680:	sub	r3, r3, #1
   58684:	str	r3, [fp, #432]	; 0x1b0
   58688:	b	5852c <fputs@plt+0x47464>
   5868c:	ldrd	r2, [r6, #8]
   58690:	add	r1, fp, #448	; 0x1c0
   58694:	strd	r2, [r1, #-8]
   58698:	ldrd	r2, [r6, #16]
   5869c:	strd	r2, [r1]
   586a0:	b	58568 <fputs@plt+0x474a0>
   586a4:	cmp	r5, #0
   586a8:	beq	55f84 <fputs@plt+0x44ebc>
   586ac:	b	56e7c <fputs@plt+0x45db4>
   586b0:	ldrb	r2, [fp, #67]	; 0x43
   586b4:	ldr	r6, [r4, #4]
   586b8:	ldr	r3, [r4, #8]
   586bc:	cmp	r6, r2
   586c0:	beq	58778 <fputs@plt+0x476b0>
   586c4:	cmp	r3, #0
   586c8:	beq	58718 <fputs@plt+0x47650>
   586cc:	mov	r1, #516	; 0x204
   586d0:	mov	r0, fp
   586d4:	bl	44820 <fputs@plt+0x33758>
   586d8:	mov	r3, #1
   586dc:	strb	r3, [fp, #67]	; 0x43
   586e0:	mov	r0, sl
   586e4:	bl	46ef4 <fputs@plt+0x35e2c>
   586e8:	cmp	r0, #5
   586ec:	mov	r5, r0
   586f0:	bne	5875c <fputs@plt+0x47694>
   586f4:	ldr	r3, [sp, #32]
   586f8:	rsb	r6, r6, #1
   586fc:	sub	r4, r4, r3
   58700:	asr	r2, r4, #2
   58704:	ldr	r4, [pc, #-512]	; 5850c <fputs@plt+0x47444>
   58708:	mul	r4, r4, r2
   5870c:	str	r4, [sl, #76]	; 0x4c
   58710:	strb	r6, [fp, #67]	; 0x43
   58714:	b	56208 <fputs@plt+0x45140>
   58718:	cmp	r6, #0
   5871c:	beq	58740 <fputs@plt+0x47678>
   58720:	ldr	r3, [fp, #160]	; 0xa0
   58724:	cmp	r3, #0
   58728:	ble	58740 <fputs@plt+0x47678>
   5872c:	ldr	r1, [pc, #-568]	; 584fc <fputs@plt+0x47434>
   58730:	mov	r0, sl
   58734:	bl	37fd8 <fputs@plt+0x26f10>
   58738:	mov	r5, #5
   5873c:	b	56e7c <fputs@plt+0x45db4>
   58740:	mov	r1, #1
   58744:	mov	r0, sl
   58748:	bl	38018 <fputs@plt+0x26f50>
   5874c:	subs	r5, r0, #0
   58750:	bne	56244 <fputs@plt+0x4517c>
   58754:	strb	r6, [fp, #67]	; 0x43
   58758:	b	586e0 <fputs@plt+0x47618>
   5875c:	mov	r0, fp
   58760:	bl	1da70 <fputs@plt+0xc9a8>
   58764:	ldr	r5, [sl, #80]	; 0x50
   58768:	cmp	r5, #0
   5876c:	moveq	r5, #101	; 0x65
   58770:	movne	r5, #1
   58774:	b	56244 <fputs@plt+0x4517c>
   58778:	cmp	r6, #0
   5877c:	ldreq	r1, [pc, #-644]	; 58500 <fputs@plt+0x47438>
   58780:	beq	58794 <fputs@plt+0x476cc>
   58784:	ldr	r2, [pc, #-648]	; 58504 <fputs@plt+0x4743c>
   58788:	cmp	r3, #0
   5878c:	ldr	r1, [pc, #-652]	; 58508 <fputs@plt+0x47440>
   58790:	moveq	r1, r2
   58794:	mov	r0, sl
   58798:	bl	37fd8 <fputs@plt+0x26f10>
   5879c:	mov	r5, #1
   587a0:	b	56e7c <fputs@plt+0x45db4>
   587a4:	ldr	r1, [r4, #8]
   587a8:	cmp	r1, #0
   587ac:	beq	587bc <fputs@plt+0x476f4>
   587b0:	ldr	r3, [fp, #24]
   587b4:	tst	r3, #33554432	; 0x2000000
   587b8:	bne	5897c <fputs@plt+0x478b4>
   587bc:	ldr	r2, [r4, #4]
   587c0:	ldr	r3, [fp, #16]
   587c4:	add	r3, r3, r2, lsl #4
   587c8:	ldr	r6, [r3, #4]
   587cc:	cmp	r6, #0
   587d0:	beq	58950 <fputs@plt+0x47888>
   587d4:	mov	r0, r6
   587d8:	bl	3f57c <fputs@plt+0x2e4b4>
   587dc:	uxtb	r3, r0
   587e0:	cmp	r3, #5
   587e4:	mov	r5, r0
   587e8:	bne	58808 <fputs@plt+0x47740>
   587ec:	ldr	r3, [sp, #32]
   587f0:	sub	r4, r4, r3
   587f4:	asr	r2, r4, #2
   587f8:	ldr	r4, [pc, #-756]	; 5850c <fputs@plt+0x47444>
   587fc:	mul	r4, r4, r2
   58800:	str	r4, [sl, #76]	; 0x4c
   58804:	b	56208 <fputs@plt+0x45140>
   58808:	cmp	r0, #0
   5880c:	bne	56e7c <fputs@plt+0x45db4>
   58810:	ldr	r3, [r4, #8]
   58814:	cmp	r3, #0
   58818:	beq	588c0 <fputs@plt+0x477f8>
   5881c:	ldrb	r3, [sl, #89]	; 0x59
   58820:	tst	r3, #16
   58824:	beq	588c0 <fputs@plt+0x477f8>
   58828:	ldrb	r3, [fp, #67]	; 0x43
   5882c:	cmp	r3, #0
   58830:	beq	58840 <fputs@plt+0x47778>
   58834:	ldr	r3, [fp, #156]	; 0x9c
   58838:	cmp	r3, #1
   5883c:	ble	588c0 <fputs@plt+0x477f8>
   58840:	ldr	r3, [sl, #104]	; 0x68
   58844:	mov	r1, #0
   58848:	cmp	r3, #0
   5884c:	mov	r0, fp
   58850:	ldreq	r3, [fp, #436]	; 0x1b4
   58854:	ldreq	r2, [fp, #432]	; 0x1b0
   58858:	addeq	r3, r3, #1
   5885c:	streq	r3, [fp, #436]	; 0x1b4
   58860:	addeq	r3, r2, r3
   58864:	streq	r3, [sl, #104]	; 0x68
   58868:	ldr	r2, [sl, #104]	; 0x68
   5886c:	sub	r2, r2, #1
   58870:	bl	1764c <fputs@plt+0x6584>
   58874:	subs	r5, r0, #0
   58878:	bne	588ac <fputs@plt+0x477e4>
   5887c:	ldm	r6, {r2, r3}
   58880:	ldr	r1, [sl, #104]	; 0x68
   58884:	ldr	r0, [r3]
   58888:	str	r2, [r3, #4]
   5888c:	ldr	r3, [r0, #104]	; 0x68
   58890:	cmp	r1, r3
   58894:	ble	588ac <fputs@plt+0x477e4>
   58898:	ldrb	r3, [r0, #6]
   5889c:	cmp	r3, #0
   588a0:	beq	588ac <fputs@plt+0x477e4>
   588a4:	bl	210d8 <fputs@plt+0x10010>
   588a8:	mov	r5, r0
   588ac:	add	r1, fp, #448	; 0x1c0
   588b0:	ldrd	r2, [r1, #-8]
   588b4:	strd	r2, [sl, #152]	; 0x98
   588b8:	ldrd	r2, [r1]
   588bc:	strd	r2, [sl, #160]	; 0xa0
   588c0:	add	r2, sp, #248	; 0xf8
   588c4:	mov	r0, r6
   588c8:	mov	r1, #1
   588cc:	bl	199c0 <fputs@plt+0x88f8>
   588d0:	ldr	r2, [r4, #4]
   588d4:	ldr	r3, [fp, #16]
   588d8:	add	r3, r3, r2, lsl #4
   588dc:	ldr	r3, [r3, #12]
   588e0:	ldr	r6, [r3, #4]
   588e4:	ldrb	r3, [r4, #3]
   588e8:	cmp	r3, #0
   588ec:	beq	58964 <fputs@plt+0x4789c>
   588f0:	ldr	r2, [r4, #12]
   588f4:	ldr	r3, [sp, #248]	; 0xf8
   588f8:	cmp	r2, r3
   588fc:	beq	58958 <fputs@plt+0x47890>
   58900:	ldr	r1, [sl, #44]	; 0x2c
   58904:	mov	r0, fp
   58908:	bl	1d524 <fputs@plt+0xc45c>
   5890c:	ldr	r1, [pc, #-1028]	; 58510 <fputs@plt+0x47448>
   58910:	mov	r0, fp
   58914:	bl	201a4 <fputs@plt+0xf0dc>
   58918:	ldr	r1, [r4, #4]
   5891c:	ldr	r3, [fp, #16]
   58920:	add	r3, r3, r1, lsl #4
   58924:	ldr	r3, [r3, #12]
   58928:	ldr	r2, [r3]
   5892c:	ldr	r3, [sp, #248]	; 0xf8
   58930:	cmp	r2, r3
   58934:	str	r0, [sl, #44]	; 0x2c
   58938:	bne	58970 <fputs@plt+0x478a8>
   5893c:	ldrb	r3, [sl, #87]	; 0x57
   58940:	mov	r5, #17
   58944:	orr	r3, r3, #1
   58948:	strb	r3, [sl, #87]	; 0x57
   5894c:	b	56e7c <fputs@plt+0x45db4>
   58950:	str	r6, [sp, #248]	; 0xf8
   58954:	b	588e4 <fputs@plt+0x4781c>
   58958:	ldr	r3, [r4, #16]
   5895c:	cmp	r6, r3
   58960:	bne	58900 <fputs@plt+0x47838>
   58964:	cmp	r5, #0
   58968:	beq	55f84 <fputs@plt+0x44ebc>
   5896c:	b	56e7c <fputs@plt+0x45db4>
   58970:	mov	r0, fp
   58974:	bl	1ecb4 <fputs@plt+0xdbec>
   58978:	b	5893c <fputs@plt+0x47874>
   5897c:	mov	r5, #8
   58980:	b	56e7c <fputs@plt+0x45db4>
   58984:	ldr	r2, [r4, #4]
   58988:	ldr	r3, [fp, #16]
   5898c:	ldr	r1, [r4, #12]
   58990:	add	r3, r3, r2, lsl #4
   58994:	add	r2, sp, #248	; 0xf8
   58998:	ldr	r0, [r3, #4]
   5899c:	bl	199c0 <fputs@plt+0x88f8>
   589a0:	ldr	r1, [r4, #8]
   589a4:	ldr	r0, [sl, #8]
   589a8:	bl	23fe8 <fputs@plt+0x12f20>
   589ac:	ldr	r2, [sp, #248]	; 0xf8
   589b0:	asr	r3, r2, #31
   589b4:	strd	r2, [r0]
   589b8:	b	55f84 <fputs@plt+0x44ebc>
   589bc:	ldr	r3, [r4, #4]
   589c0:	ldr	r6, [fp, #16]
   589c4:	ldr	r2, [r4, #12]
   589c8:	add	r6, r6, r3, lsl #4
   589cc:	ldr	r1, [r4, #8]
   589d0:	ldr	r0, [r6, #4]
   589d4:	bl	3fbe8 <fputs@plt+0x2eb20>
   589d8:	ldr	r3, [r4, #8]
   589dc:	cmp	r3, #1
   589e0:	mov	r5, r0
   589e4:	bne	58a2c <fputs@plt+0x47964>
   589e8:	ldr	r3, [r6, #12]
   589ec:	ldr	r2, [r4, #12]
   589f0:	str	r2, [r3]
   589f4:	ldr	r3, [fp, #24]
   589f8:	orr	r3, r3, #2
   589fc:	str	r3, [fp, #24]
   58a00:	ldr	r3, [r4, #4]
   58a04:	cmp	r3, #1
   58a08:	bne	58a20 <fputs@plt+0x47958>
   58a0c:	mov	r0, fp
   58a10:	bl	1639c <fputs@plt+0x52d4>
   58a14:	ldrb	r3, [sl, #87]	; 0x57
   58a18:	bic	r3, r3, #1
   58a1c:	strb	r3, [sl, #87]	; 0x57
   58a20:	cmp	r5, #0
   58a24:	beq	55f84 <fputs@plt+0x44ebc>
   58a28:	b	56e7c <fputs@plt+0x45db4>
   58a2c:	cmp	r3, #2
   58a30:	ldreq	r3, [r6, #12]
   58a34:	ldreq	r2, [r4, #12]
   58a38:	strbeq	r2, [r3, #76]	; 0x4c
   58a3c:	b	58a00 <fputs@plt+0x47938>
   58a40:	ldr	r2, [r4, #4]
   58a44:	ldr	r3, [sl, #56]	; 0x38
   58a48:	ldr	r6, [r3, r2, lsl #2]
   58a4c:	cmp	r6, #0
   58a50:	beq	58a64 <fputs@plt+0x4799c>
   58a54:	ldr	r2, [r6, #8]
   58a58:	ldr	r3, [r4, #8]
   58a5c:	cmp	r2, r3
   58a60:	beq	58b5c <fputs@plt+0x47a94>
   58a64:	ldrb	r5, [sl, #87]	; 0x57
   58a68:	ands	r5, r5, #1
   58a6c:	bne	5cd80 <fputs@plt+0x4bcb8>
   58a70:	ldr	r6, [r4, #12]
   58a74:	ldr	r3, [fp, #16]
   58a78:	cmp	r7, #55	; 0x37
   58a7c:	add	r3, r3, r6, lsl #4
   58a80:	ldr	r8, [r4, #8]
   58a84:	ldr	r9, [r3, #4]
   58a88:	bne	58aac <fputs@plt+0x479e4>
   58a8c:	ldr	r3, [r3, #12]
   58a90:	ldrb	r5, [r4, #3]
   58a94:	ldrb	r2, [sl, #88]	; 0x58
   58a98:	ldrb	r3, [r3, #76]	; 0x4c
   58a9c:	and	r5, r5, #8
   58aa0:	orr	r5, r5, #4
   58aa4:	cmp	r2, r3
   58aa8:	strbhi	r3, [sl, #88]	; 0x58
   58aac:	ldrb	r3, [r4, #3]
   58ab0:	tst	r3, #16
   58ab4:	beq	58ad4 <fputs@plt+0x47a0c>
   58ab8:	mov	r3, #40	; 0x28
   58abc:	mul	r8, r3, r8
   58ac0:	ldr	r3, [sp, #28]
   58ac4:	add	r0, r3, r8
   58ac8:	bl	1b068 <fputs@plt+0x9fa0>
   58acc:	ldr	r3, [sp, #28]
   58ad0:	ldr	r8, [r3, r8]
   58ad4:	ldrsb	r3, [r4, #1]
   58ad8:	cmn	r3, #6
   58adc:	bne	58b78 <fputs@plt+0x47ab0>
   58ae0:	ldr	r7, [r4, #16]
   58ae4:	ldrh	r2, [r7, #6]
   58ae8:	ldrh	r3, [r7, #8]
   58aec:	add	r2, r2, r3
   58af0:	mov	r3, #0
   58af4:	str	r3, [sp]
   58af8:	mov	r0, sl
   58afc:	mov	r3, r6
   58b00:	ldr	r1, [r4, #4]
   58b04:	bl	46b48 <fputs@plt+0x35a80>
   58b08:	subs	r6, r0, #0
   58b0c:	beq	56554 <fputs@plt+0x4548c>
   58b10:	mov	r3, #1
   58b14:	strb	r3, [r6, #2]
   58b18:	ldrb	r3, [r6, #5]
   58b1c:	str	r8, [r6, #8]
   58b20:	mov	r2, r5
   58b24:	orr	r3, r3, #4
   58b28:	strb	r3, [r6, #5]
   58b2c:	ldr	r3, [r6, #16]
   58b30:	mov	r1, r8
   58b34:	str	r3, [sp]
   58b38:	mov	r0, r9
   58b3c:	mov	r3, r7
   58b40:	bl	2ec58 <fputs@plt+0x1db90>
   58b44:	str	r7, [r6, #24]
   58b48:	ldrsb	r3, [r4, #1]
   58b4c:	adds	r3, r3, #6
   58b50:	movne	r3, #1
   58b54:	strb	r3, [r6, #4]
   58b58:	mov	r5, r0
   58b5c:	ldrb	r3, [r4, #3]
   58b60:	ldr	r2, [r6, #16]
   58b64:	cmp	r5, #0
   58b68:	and	r3, r3, #3
   58b6c:	strb	r3, [r2, #67]	; 0x43
   58b70:	beq	55f84 <fputs@plt+0x44ebc>
   58b74:	b	56e7c <fputs@plt+0x45db4>
   58b78:	cmn	r3, #14
   58b7c:	movne	r7, #0
   58b80:	ldreq	r2, [r4, #16]
   58b84:	moveq	r7, #0
   58b88:	movne	r2, r7
   58b8c:	b	58af0 <fputs@plt+0x47a28>
   58b90:	mov	r5, #0
   58b94:	str	r5, [sp]
   58b98:	mvn	r3, #0
   58b9c:	ldmib	r4, {r1, r2}
   58ba0:	mov	r0, sl
   58ba4:	bl	46b48 <fputs@plt+0x35a80>
   58ba8:	subs	r6, r0, #0
   58bac:	beq	56554 <fputs@plt+0x4548c>
   58bb0:	ldrb	r3, [r6, #5]
   58bb4:	mov	r7, #1
   58bb8:	strb	r7, [r6, #2]
   58bbc:	orr	r3, r3, r7
   58bc0:	strb	r3, [r6, #5]
   58bc4:	ldr	r3, [pc, #-1720]	; 58514 <fputs@plt+0x4744c>
   58bc8:	mov	r1, r5
   58bcc:	str	r3, [sp, #4]
   58bd0:	ldrb	r3, [r4, #3]
   58bd4:	mov	r2, fp
   58bd8:	orr	r3, r3, #5
   58bdc:	str	r3, [sp]
   58be0:	ldr	r0, [fp]
   58be4:	add	r3, r6, #20
   58be8:	bl	49dbc <fputs@plt+0x38cf4>
   58bec:	subs	r5, r0, #0
   58bf0:	bne	56e7c <fputs@plt+0x45db4>
   58bf4:	mov	r1, r7
   58bf8:	ldr	r0, [r6, #20]
   58bfc:	bl	3f57c <fputs@plt+0x2e4b4>
   58c00:	subs	r5, r0, #0
   58c04:	bne	56e7c <fputs@plt+0x45db4>
   58c08:	ldr	r8, [r4, #16]
   58c0c:	cmp	r8, #0
   58c10:	beq	58c84 <fputs@plt+0x47bbc>
   58c14:	ldrb	r2, [r4, #3]
   58c18:	add	r1, sp, #248	; 0xf8
   58c1c:	ldr	r0, [r6, #20]
   58c20:	orr	r2, r2, #2
   58c24:	bl	443f0 <fputs@plt+0x33328>
   58c28:	subs	r5, r0, #0
   58c2c:	bne	58c54 <fputs@plt+0x47b8c>
   58c30:	ldr	r3, [r6, #16]
   58c34:	str	r8, [r6, #24]
   58c38:	mov	r2, #4
   58c3c:	str	r3, [sp]
   58c40:	ldr	r1, [sp, #248]	; 0xf8
   58c44:	mov	r3, r8
   58c48:	ldr	r0, [r6, #20]
   58c4c:	bl	2ec58 <fputs@plt+0x1db90>
   58c50:	mov	r5, r0
   58c54:	mov	r3, #0
   58c58:	strb	r3, [r6, #4]
   58c5c:	cmp	r5, #0
   58c60:	bne	56e7c <fputs@plt+0x45db4>
   58c64:	ldrb	r2, [r4, #3]
   58c68:	ldrb	r3, [r6, #5]
   58c6c:	subs	r2, r2, #8
   58c70:	movne	r2, #1
   58c74:	bic	r3, r3, #4
   58c78:	orr	r3, r3, r2, lsl #2
   58c7c:	strb	r3, [r6, #5]
   58c80:	b	55f84 <fputs@plt+0x44ebc>
   58c84:	ldr	r3, [r6, #16]
   58c88:	mov	r2, #4
   58c8c:	str	r3, [sp]
   58c90:	mov	r1, r7
   58c94:	mov	r3, r5
   58c98:	ldr	r0, [r6, #20]
   58c9c:	bl	2ec58 <fputs@plt+0x1db90>
   58ca0:	strb	r7, [r6, #4]
   58ca4:	mov	r5, r0
   58ca8:	b	58c5c <fputs@plt+0x47b94>
   58cac:	mov	r3, #1
   58cb0:	str	r3, [sp]
   58cb4:	mov	r0, sl
   58cb8:	mvn	r3, #0
   58cbc:	ldmib	r4, {r1, r2}
   58cc0:	bl	46b48 <fputs@plt+0x35a80>
   58cc4:	subs	r8, r0, #0
   58cc8:	beq	56554 <fputs@plt+0x4548c>
   58ccc:	ldr	r3, [r4, #16]
   58cd0:	mov	r0, fp
   58cd4:	str	r3, [r8, #24]
   58cd8:	ldrh	r5, [r3, #6]
   58cdc:	ldr	r7, [r4, #12]
   58ce0:	add	r5, r5, #5
   58ce4:	lsl	r5, r5, #2
   58ce8:	add	r2, r5, #136	; 0x88
   58cec:	asr	r3, r2, #31
   58cf0:	bl	1f9d8 <fputs@plt+0xe910>
   58cf4:	cmp	r0, #0
   58cf8:	mov	r6, r0
   58cfc:	str	r0, [r8, #16]
   58d00:	beq	5cd88 <fputs@plt+0x4bcc0>
   58d04:	add	r0, r0, #136	; 0x88
   58d08:	str	r0, [r6, #28]
   58d0c:	mov	r2, r5
   58d10:	ldr	r1, [r8, #24]
   58d14:	bl	10f3c <memcpy@plt>
   58d18:	mov	r3, #0
   58d1c:	cmp	r7, r3
   58d20:	str	r3, [r6, #148]	; 0x94
   58d24:	beq	58d44 <fputs@plt+0x47c7c>
   58d28:	ldrh	r3, [r6, #144]	; 0x90
   58d2c:	ldrh	r2, [r6, #142]	; 0x8e
   58d30:	uxth	r7, r7
   58d34:	strh	r7, [r6, #142]	; 0x8e
   58d38:	add	r3, r3, r2
   58d3c:	sub	r3, r3, r7
   58d40:	strh	r3, [r6, #144]	; 0x90
   58d44:	ldr	r2, [fp, #16]
   58d48:	ldr	r3, [r2, #4]
   58d4c:	ldr	r3, [r3, #4]
   58d50:	ldr	r0, [r3, #32]
   58d54:	mov	r3, #1
   58d58:	strb	r3, [r6, #59]	; 0x3b
   58d5c:	mvn	r3, #0
   58d60:	strb	r3, [r6, #58]	; 0x3a
   58d64:	mov	r3, #0
   58d68:	str	r0, [r6, #12]
   58d6c:	strb	r3, [r6, #57]	; 0x39
   58d70:	str	fp, [r6, #24]
   58d74:	str	r6, [r6, #72]	; 0x48
   58d78:	ldrb	r3, [fp, #68]	; 0x44
   58d7c:	cmp	r3, #2
   58d80:	bne	58dc8 <fputs@plt+0x47d00>
   58d84:	mov	r5, #0
   58d88:	ldrh	r3, [r6, #142]	; 0x8e
   58d8c:	ldrh	r2, [r6, #144]	; 0x90
   58d90:	add	r3, r3, r2
   58d94:	cmp	r3, #12
   58d98:	bgt	58dbc <fputs@plt+0x47cf4>
   58d9c:	ldr	r3, [r6, #156]	; 0x9c
   58da0:	cmp	r3, #0
   58da4:	beq	58db4 <fputs@plt+0x47cec>
   58da8:	ldr	r2, [fp, #8]
   58dac:	cmp	r3, r2
   58db0:	bne	58dbc <fputs@plt+0x47cf4>
   58db4:	mov	r3, #3
   58db8:	strb	r3, [r6, #60]	; 0x3c
   58dbc:	cmp	r5, #0
   58dc0:	beq	55f84 <fputs@plt+0x44ebc>
   58dc4:	b	56e7c <fputs@plt+0x45db4>
   58dc8:	ldr	r1, [pc, #-2232]	; 58518 <fputs@plt+0x47450>
   58dcc:	ldr	r2, [r2, #12]
   58dd0:	ldr	r3, [r1, #224]	; 0xe0
   58dd4:	ldr	r2, [r2, #80]	; 0x50
   58dd8:	cmp	r3, r2
   58ddc:	mul	ip, r3, r0
   58de0:	movlt	r3, r2
   58de4:	str	ip, [r6]
   58de8:	smull	r2, r3, r3, r0
   58dec:	cmp	r2, #536870913	; 0x20000001
   58df0:	sbcs	ip, r3, #0
   58df4:	ldr	r3, [r1, #192]	; 0xc0
   58df8:	movge	r2, #536870912	; 0x20000000
   58dfc:	cmp	r3, #0
   58e00:	str	r2, [r6, #4]
   58e04:	bne	58d84 <fputs@plt+0x47cbc>
   58e08:	str	r0, [r6, #52]	; 0x34
   58e0c:	asr	r1, r0, #31
   58e10:	bl	1de8c <fputs@plt+0xcdc4>
   58e14:	cmp	r0, #0
   58e18:	str	r0, [r6, #40]	; 0x28
   58e1c:	bne	58d84 <fputs@plt+0x47cbc>
   58e20:	mov	r5, #7
   58e24:	b	58d88 <fputs@plt+0x47cc0>
   58e28:	ldr	r2, [r4, #4]
   58e2c:	ldr	r3, [sl, #56]	; 0x38
   58e30:	ldr	ip, [r3, r2, lsl #2]
   58e34:	ldrd	r2, [ip, #32]
   58e38:	adds	r0, r2, #1
   58e3c:	adc	r1, r3, #0
   58e40:	strd	r0, [ip, #32]
   58e44:	orrs	r3, r2, r3
   58e48:	beq	55f70 <fputs@plt+0x44ea8>
   58e4c:	b	55f84 <fputs@plt+0x44ebc>
   58e50:	mov	r3, #3
   58e54:	str	r3, [sp]
   58e58:	mov	r0, sl
   58e5c:	mvn	r3, #0
   58e60:	ldr	r2, [r4, #12]
   58e64:	ldr	r1, [r4, #4]
   58e68:	bl	46b48 <fputs@plt+0x35a80>
   58e6c:	cmp	r0, #0
   58e70:	beq	56554 <fputs@plt+0x4548c>
   58e74:	mov	r3, #1
   58e78:	strb	r3, [r0, #2]
   58e7c:	ldr	r2, [r4, #8]
   58e80:	strb	r3, [r0, #4]
   58e84:	str	r2, [r0, #16]
   58e88:	b	55f84 <fputs@plt+0x44ebc>
   58e8c:	ldr	r2, [r4, #4]
   58e90:	ldr	r3, [sl, #56]	; 0x38
   58e94:	mov	r0, sl
   58e98:	ldr	r1, [r3, r2, lsl #2]
   58e9c:	bl	469b8 <fputs@plt+0x358f0>
   58ea0:	ldr	r2, [r4, #4]
   58ea4:	ldr	r3, [sl, #56]	; 0x38
   58ea8:	mov	r1, #0
   58eac:	str	r1, [r3, r2, lsl #2]
   58eb0:	b	55f84 <fputs@plt+0x44ebc>
   58eb4:	ldr	r3, [sl, #56]	; 0x38
   58eb8:	ldr	r2, [r4, #4]
   58ebc:	mov	r1, #0
   58ec0:	mov	r9, r7
   58ec4:	ldr	r8, [r3, r2, lsl #2]
   58ec8:	ldrb	r3, [r8, #4]
   58ecc:	strb	r1, [r8, #2]
   58ed0:	cmp	r3, r1
   58ed4:	beq	58fe0 <fputs@plt+0x47f18>
   58ed8:	ldr	r2, [r4, #12]
   58edc:	mov	r3, #40	; 0x28
   58ee0:	ldr	r0, [sp, #28]
   58ee4:	mla	r6, r3, r2, r0
   58ee8:	ldrh	r3, [r6, #8]
   58eec:	and	r3, r3, #14
   58ef0:	cmp	r3, #2
   58ef4:	bne	58f00 <fputs@plt+0x47e38>
   58ef8:	mov	r0, r6
   58efc:	bl	163c0 <fputs@plt+0x52f8>
   58f00:	mov	r0, r6
   58f04:	bl	1afb8 <fputs@plt+0x9ef0>
   58f08:	ldrh	r3, [r6, #8]
   58f0c:	tst	r3, #4
   58f10:	strd	r0, [sp, #40]	; 0x28
   58f14:	bne	58f40 <fputs@plt+0x47e78>
   58f18:	tst	r3, #8
   58f1c:	beq	55f70 <fputs@plt+0x44ea8>
   58f20:	bl	7049c <fputs@plt+0x5f3d4>
   58f24:	vldr	d8, [r6]
   58f28:	vmov	d7, r0, r1
   58f2c:	vcmpe.f64	d8, d7
   58f30:	vmrs	APSR_nzcv, fpscr
   58f34:	bpl	58fd0 <fputs@plt+0x47f08>
   58f38:	tst	r7, #1
   58f3c:	subeq	r9, r7, #1
   58f40:	add	r3, sp, #176	; 0xb0
   58f44:	mov	r1, #0
   58f48:	str	r3, [sp, #4]
   58f4c:	str	r1, [sp]
   58f50:	ldrd	r2, [sp, #40]	; 0x28
   58f54:	ldr	r0, [r8, #16]
   58f58:	bl	43074 <fputs@plt+0x31fac>
   58f5c:	ldrd	r2, [sp, #40]	; 0x28
   58f60:	strd	r2, [r8, #40]	; 0x28
   58f64:	subs	r5, r0, #0
   58f68:	bne	56e7c <fputs@plt+0x45db4>
   58f6c:	mov	r6, r5
   58f70:	mov	r3, #0
   58f74:	strb	r3, [r8, #3]
   58f78:	str	r3, [r8, #56]	; 0x38
   58f7c:	cmp	r9, #64	; 0x40
   58f80:	ldr	r3, [sp, #176]	; 0xb0
   58f84:	ble	59094 <fputs@plt+0x47fcc>
   58f88:	cmp	r3, #0
   58f8c:	blt	58fb0 <fputs@plt+0x47ee8>
   58f90:	moveq	r3, #1
   58f94:	movne	r3, #0
   58f98:	cmp	r9, #66	; 0x42
   58f9c:	movne	r9, #0
   58fa0:	andeq	r9, r3, #1
   58fa4:	cmp	r9, #0
   58fa8:	streq	r9, [sp, #176]	; 0xb0
   58fac:	beq	5907c <fputs@plt+0x47fb4>
   58fb0:	add	r1, sp, #432	; 0x1b0
   58fb4:	mov	r3, #0
   58fb8:	str	r3, [r1, #-256]!	; 0xffffff00
   58fbc:	ldr	r0, [r8, #16]
   58fc0:	bl	4394c <fputs@plt+0x32884>
   58fc4:	subs	r5, r0, #0
   58fc8:	beq	5907c <fputs@plt+0x47fb4>
   58fcc:	b	56e7c <fputs@plt+0x45db4>
   58fd0:	ble	58f40 <fputs@plt+0x47e78>
   58fd4:	tst	r7, #1
   58fd8:	addne	r9, r7, #1
   58fdc:	b	58f40 <fputs@plt+0x47e78>
   58fe0:	ldr	r3, [r8, #16]
   58fe4:	ldr	r2, [r8, #24]
   58fe8:	tst	r7, #1
   58fec:	ldrb	r6, [r3, #67]	; 0x43
   58ff0:	ldr	r3, [r4, #16]
   58ff4:	str	r2, [sp, #248]	; 0xf8
   58ff8:	add	r2, sp, #256	; 0x100
   58ffc:	and	r6, r6, #2
   59000:	strh	r3, [r2]
   59004:	mvneq	r3, #0
   59008:	movne	r3, #1
   5900c:	strb	r3, [sp, #258]	; 0x102
   59010:	ldr	r0, [r4, #12]
   59014:	mov	r3, #40	; 0x28
   59018:	ldr	r2, [sp, #28]
   5901c:	mla	r0, r3, r0, r2
   59020:	str	r0, [sp, #252]	; 0xfc
   59024:	ldrh	r3, [r0, #8]
   59028:	tst	r3, #16384	; 0x4000
   5902c:	beq	59034 <fputs@plt+0x47f6c>
   59030:	bl	26ca8 <fputs@plt+0x15be0>
   59034:	mov	r3, #0
   59038:	add	r2, sp, #176	; 0xb0
   5903c:	strb	r3, [sp, #262]	; 0x106
   59040:	str	r2, [sp, #4]
   59044:	str	r3, [sp]
   59048:	mov	r2, #0
   5904c:	mov	r3, #0
   59050:	add	r1, sp, #248	; 0xf8
   59054:	ldr	r0, [r8, #16]
   59058:	bl	43074 <fputs@plt+0x31fac>
   5905c:	subs	r5, r0, #0
   59060:	bne	56e7c <fputs@plt+0x45db4>
   59064:	cmp	r6, #0
   59068:	beq	58f70 <fputs@plt+0x47ea8>
   5906c:	ldrb	r3, [sp, #262]	; 0x106
   59070:	mov	r6, #1
   59074:	cmp	r3, #0
   59078:	bne	58f70 <fputs@plt+0x47ea8>
   5907c:	ldr	r5, [sp, #176]	; 0xb0
   59080:	cmp	r5, #0
   59084:	bne	597d4 <fputs@plt+0x4870c>
   59088:	cmp	r6, #0
   5908c:	addne	r4, r4, #20
   59090:	b	55f84 <fputs@plt+0x44ebc>
   59094:	cmp	r3, #0
   59098:	bgt	590b8 <fputs@plt+0x47ff0>
   5909c:	moveq	r3, #1
   590a0:	movne	r3, #0
   590a4:	cmp	r9, #63	; 0x3f
   590a8:	movne	r9, #0
   590ac:	andeq	r9, r3, #1
   590b0:	cmp	r9, #0
   590b4:	beq	590d8 <fputs@plt+0x48010>
   590b8:	add	r1, sp, #432	; 0x1b0
   590bc:	mov	r3, #0
   590c0:	str	r3, [r1, #-256]!	; 0xffffff00
   590c4:	ldr	r0, [r8, #16]
   590c8:	bl	4379c <fputs@plt+0x326d4>
   590cc:	subs	r5, r0, #0
   590d0:	beq	5907c <fputs@plt+0x47fb4>
   590d4:	b	56e7c <fputs@plt+0x45db4>
   590d8:	ldr	r3, [r8, #16]
   590dc:	ldrb	r3, [r3, #66]	; 0x42
   590e0:	subs	r3, r3, #1
   590e4:	movne	r3, #1
   590e8:	str	r3, [sp, #176]	; 0xb0
   590ec:	b	5907c <fputs@plt+0x47fb4>
   590f0:	ldr	r2, [r4, #4]
   590f4:	ldr	r3, [sl, #56]	; 0x38
   590f8:	ldr	r6, [r4, #12]
   590fc:	mov	r8, #40	; 0x28
   59100:	ldr	r7, [r3, r2, lsl #2]
   59104:	ldr	r3, [sp, #28]
   59108:	mla	r6, r8, r6, r3
   5910c:	mov	r3, #0
   59110:	str	r3, [sp, #144]	; 0x90
   59114:	ldr	r2, [r4, #16]
   59118:	cmp	r2, r3
   5911c:	ble	591f0 <fputs@plt+0x48128>
   59120:	ldr	r1, [r7, #24]
   59124:	add	r5, sp, #432	; 0x1b0
   59128:	str	r6, [sp, #180]	; 0xb4
   5912c:	mov	r6, r3
   59130:	str	r1, [r5, #-256]!	; 0xffffff00
   59134:	strh	r2, [sp, #184]	; 0xb8
   59138:	ldrh	r3, [r5, #8]
   5913c:	cmp	r6, r3
   59140:	blt	591d0 <fputs@plt+0x48108>
   59144:	mov	r6, #0
   59148:	strb	r6, [r5, #10]
   5914c:	ldrb	r3, [r4]
   59150:	cmp	r3, #67	; 0x43
   59154:	moveq	r1, #40	; 0x28
   59158:	ldrheq	r2, [r5, #8]
   5915c:	beq	59250 <fputs@plt+0x48188>
   59160:	add	r3, sp, #140	; 0x8c
   59164:	str	r3, [sp, #4]
   59168:	mov	r3, #0
   5916c:	str	r3, [sp]
   59170:	mov	r1, r5
   59174:	mov	r2, #0
   59178:	mov	r3, #0
   5917c:	ldr	r0, [r7, #16]
   59180:	bl	43074 <fputs@plt+0x31fac>
   59184:	ldr	r1, [sp, #144]	; 0x90
   59188:	mov	r5, r0
   5918c:	mov	r0, fp
   59190:	bl	1d524 <fputs@plt+0xc45c>
   59194:	cmp	r5, #0
   59198:	bne	56e7c <fputs@plt+0x45db4>
   5919c:	ldr	r3, [sp, #140]	; 0x8c
   591a0:	strb	r5, [r7, #3]
   591a4:	adds	r2, r3, #0
   591a8:	movne	r2, #1
   591ac:	str	r3, [r7, #28]
   591b0:	strb	r2, [r7, #2]
   591b4:	str	r5, [r7, #56]	; 0x38
   591b8:	ldrb	r2, [r4]
   591bc:	cmp	r2, #69	; 0x45
   591c0:	bne	59268 <fputs@plt+0x481a0>
   591c4:	cmp	r3, #0
   591c8:	beq	55f70 <fputs@plt+0x44ea8>
   591cc:	b	55f84 <fputs@plt+0x44ebc>
   591d0:	ldr	r0, [sp, #180]	; 0xb4
   591d4:	mla	r0, r8, r6, r0
   591d8:	ldrh	r3, [r0, #8]
   591dc:	tst	r3, #16384	; 0x4000
   591e0:	beq	591e8 <fputs@plt+0x48120>
   591e4:	bl	26ca8 <fputs@plt+0x15be0>
   591e8:	add	r6, r6, #1
   591ec:	b	59138 <fputs@plt+0x48070>
   591f0:	add	r3, sp, #144	; 0x90
   591f4:	mov	r2, #183	; 0xb7
   591f8:	add	r1, sp, #248	; 0xf8
   591fc:	ldr	r0, [r7, #24]
   59200:	bl	20484 <fputs@plt+0xf3bc>
   59204:	subs	r5, r0, #0
   59208:	beq	56554 <fputs@plt+0x4548c>
   5920c:	ldrh	r3, [r6, #8]
   59210:	tst	r3, #16384	; 0x4000
   59214:	beq	59220 <fputs@plt+0x48158>
   59218:	mov	r0, r6
   5921c:	bl	26ca8 <fputs@plt+0x15be0>
   59220:	mov	r3, r5
   59224:	ldr	r2, [r6, #16]
   59228:	ldr	r1, [r6, #12]
   5922c:	ldr	r0, [r7, #24]
   59230:	bl	1a4e8 <fputs@plt+0x9420>
   59234:	b	59144 <fputs@plt+0x4807c>
   59238:	ldr	r3, [r5, #4]
   5923c:	mla	r3, r1, r6, r3
   59240:	ldrh	r3, [r3, #8]
   59244:	tst	r3, #1
   59248:	bne	59260 <fputs@plt+0x48198>
   5924c:	add	r6, r6, #1
   59250:	cmp	r6, r2
   59254:	blt	59238 <fputs@plt+0x48170>
   59258:	mov	r6, #0
   5925c:	b	59160 <fputs@plt+0x48098>
   59260:	mov	r6, #1
   59264:	b	59160 <fputs@plt+0x48098>
   59268:	cmp	r3, #0
   5926c:	orrne	r6, r6, #1
   59270:	cmp	r6, #0
   59274:	b	573d4 <fputs@plt+0x4630c>
   59278:	ldr	r3, [r4, #12]
   5927c:	mov	r2, #40	; 0x28
   59280:	ldr	r1, [r4, #4]
   59284:	mul	r2, r2, r3
   59288:	ldr	r3, [sl, #56]	; 0x38
   5928c:	mov	r9, #0
   59290:	ldr	r8, [r3, r1, lsl #2]
   59294:	ldr	r1, [sp, #28]
   59298:	add	r3, sp, #432	; 0x1b0
   5929c:	ldr	r0, [r8, #16]
   592a0:	str	r9, [r3, #-184]!	; 0xffffff48
   592a4:	ldrd	r6, [r1, r2]
   592a8:	str	r3, [sp, #4]
   592ac:	str	r9, [sp]
   592b0:	mov	r3, r7
   592b4:	mov	r2, r6
   592b8:	mov	r1, r9
   592bc:	bl	43074 <fputs@plt+0x31fac>
   592c0:	strb	r9, [r8, #2]
   592c4:	str	r9, [r8, #56]	; 0x38
   592c8:	strb	r9, [r8, #3]
   592cc:	ldr	r3, [sp, #248]	; 0xf8
   592d0:	strd	r6, [r8, #40]	; 0x28
   592d4:	cmp	r3, r9
   592d8:	str	r3, [r8, #28]
   592dc:	mov	r5, r0
   592e0:	beq	592fc <fputs@plt+0x48234>
   592e4:	ldr	r3, [r4, #8]
   592e8:	cmp	r3, r9
   592ec:	bne	55f70 <fputs@plt+0x44ea8>
   592f0:	ldr	r0, [pc, #-3548]	; 5851c <fputs@plt+0x47454>
   592f4:	bl	2e81c <fputs@plt+0x1d754>
   592f8:	mov	r5, r0
   592fc:	cmp	r5, #0
   59300:	beq	55f84 <fputs@plt+0x44ebc>
   59304:	b	56e7c <fputs@plt+0x45db4>
   59308:	ldr	r1, [r4, #8]
   5930c:	ldr	r0, [sl, #8]
   59310:	bl	23fe8 <fputs@plt+0x12f20>
   59314:	ldr	r2, [r4, #4]
   59318:	ldr	r3, [sl, #56]	; 0x38
   5931c:	ldr	r1, [r3, r2, lsl #2]
   59320:	ldrd	r2, [r1, #32]
   59324:	adds	r6, r2, #1
   59328:	adc	r7, r3, #0
   5932c:	strd	r6, [r1, #32]
   59330:	strd	r2, [r0]
   59334:	b	55f84 <fputs@plt+0x44ebc>
   59338:	mov	r2, #0
   5933c:	mov	r3, #0
   59340:	ldr	r0, [sl, #8]
   59344:	strd	r2, [sp, #248]	; 0xf8
   59348:	mov	r3, #0
   5934c:	str	r3, [sp, #176]	; 0xb0
   59350:	ldr	r1, [r4, #8]
   59354:	bl	23fe8 <fputs@plt+0x12f20>
   59358:	ldr	r3, [sl, #56]	; 0x38
   5935c:	ldr	r2, [r4, #4]
   59360:	ldr	r6, [r3, r2, lsl #2]
   59364:	ldrb	r3, [r6, #5]
   59368:	tst	r3, #2
   5936c:	mov	r7, r0
   59370:	bne	593a4 <fputs@plt+0x482dc>
   59374:	add	r1, sp, #176	; 0xb0
   59378:	ldr	r0, [r6, #16]
   5937c:	bl	3e91c <fputs@plt+0x2d854>
   59380:	cmp	r0, #0
   59384:	bne	59504 <fputs@plt+0x4843c>
   59388:	ldr	r5, [sp, #176]	; 0xb0
   5938c:	cmp	r5, #0
   59390:	beq	593cc <fputs@plt+0x48304>
   59394:	mov	r2, #1
   59398:	mov	r3, #0
   5939c:	mov	r5, r0
   593a0:	strd	r2, [sp, #248]	; 0xf8
   593a4:	ldr	r8, [r4, #12]
   593a8:	cmp	r8, #0
   593ac:	beq	59484 <fputs@plt+0x483bc>
   593b0:	ldr	r3, [sl, #176]	; 0xb0
   593b4:	cmp	r3, #0
   593b8:	bne	59414 <fputs@plt+0x4834c>
   593bc:	mov	r3, #40	; 0x28
   593c0:	ldr	r2, [sp, #28]
   593c4:	mla	r8, r3, r8, r2
   593c8:	b	5942c <fputs@plt+0x48364>
   593cc:	ldr	r8, [r6, #16]
   593d0:	mov	r0, r8
   593d4:	bl	19700 <fputs@plt+0x8638>
   593d8:	ldrd	r2, [r8, #16]
   593dc:	mvn	r1, #-2147483648	; 0x80000000
   593e0:	mvn	r0, #0
   593e4:	cmp	r3, r1
   593e8:	cmpeq	r2, r0
   593ec:	strd	r2, [sp, #248]	; 0xf8
   593f0:	ldrbeq	r3, [r6, #5]
   593f4:	orreq	r3, r3, #2
   593f8:	strbeq	r3, [r6, #5]
   593fc:	beq	593a4 <fputs@plt+0x482dc>
   59400:	adds	r2, r2, #1
   59404:	adc	r3, r3, #0
   59408:	strd	r2, [sp, #248]	; 0xf8
   5940c:	b	593a4 <fputs@plt+0x482dc>
   59410:	mov	r3, r2
   59414:	ldr	r2, [r3, #4]
   59418:	cmp	r2, #0
   5941c:	bne	59410 <fputs@plt+0x48348>
   59420:	ldr	r3, [r3, #16]
   59424:	mov	r2, #40	; 0x28
   59428:	mla	r8, r2, r8, r3
   5942c:	mov	r0, r8
   59430:	bl	1b068 <fputs@plt+0x9fa0>
   59434:	ldrd	r0, [r8]
   59438:	mvn	r3, #-2147483648	; 0x80000000
   5943c:	mvn	r2, #0
   59440:	cmp	r1, r3
   59444:	cmpeq	r0, r2
   59448:	bne	59454 <fputs@plt+0x4838c>
   5944c:	mov	r5, #13
   59450:	b	56e7c <fputs@plt+0x45db4>
   59454:	ldrb	r3, [r6, #5]
   59458:	tst	r3, #2
   5945c:	bne	5944c <fputs@plt+0x48384>
   59460:	ldrd	r2, [sp, #248]	; 0xf8
   59464:	cmp	r0, r2
   59468:	sbcs	r3, r1, r3
   5946c:	blt	5947c <fputs@plt+0x483b4>
   59470:	adds	r0, r0, #1
   59474:	adc	r1, r1, #0
   59478:	strd	r0, [sp, #248]	; 0xf8
   5947c:	ldrd	r2, [sp, #248]	; 0xf8
   59480:	strd	r2, [r8]
   59484:	ldrb	r3, [r6, #5]
   59488:	tst	r3, #2
   5948c:	beq	594ec <fputs@plt+0x48424>
   59490:	mov	r8, #100	; 0x64
   59494:	add	r9, sp, #176	; 0xb0
   59498:	add	r1, sp, #248	; 0xf8
   5949c:	mov	r0, #8
   594a0:	bl	3af2c <fputs@plt+0x29e64>
   594a4:	ldrd	r2, [sp, #248]	; 0xf8
   594a8:	mov	r1, #0
   594ac:	str	r9, [sp, #4]
   594b0:	adds	r2, r2, #1
   594b4:	bic	r3, r3, #-1073741824	; 0xc0000000
   594b8:	adc	r3, r3, #0
   594bc:	str	r1, [sp]
   594c0:	strd	r2, [sp, #248]	; 0xf8
   594c4:	ldr	r0, [r6, #16]
   594c8:	bl	43074 <fputs@plt+0x31fac>
   594cc:	subs	r5, r0, #0
   594d0:	bne	56e7c <fputs@plt+0x45db4>
   594d4:	ldr	r3, [sp, #176]	; 0xb0
   594d8:	cmp	r3, #0
   594dc:	bne	594ec <fputs@plt+0x48424>
   594e0:	subs	r8, r8, #1
   594e4:	bne	59498 <fputs@plt+0x483d0>
   594e8:	b	5944c <fputs@plt+0x48384>
   594ec:	mov	r3, #0
   594f0:	strb	r3, [r6, #3]
   594f4:	str	r3, [r6, #56]	; 0x38
   594f8:	ldrd	r2, [sp, #248]	; 0xf8
   594fc:	strd	r2, [r7]
   59500:	b	55f84 <fputs@plt+0x44ebc>
   59504:	mov	r5, r0
   59508:	b	56e7c <fputs@plt+0x45db4>
   5950c:	ldr	r2, [r4, #8]
   59510:	mov	r6, #40	; 0x28
   59514:	ldr	r3, [sp, #28]
   59518:	ldr	r1, [r4, #4]
   5951c:	mla	r2, r6, r2, r3
   59520:	ldr	r3, [sl, #56]	; 0x38
   59524:	cmp	r7, #75	; 0x4b
   59528:	ldr	r8, [r3, r1, lsl #2]
   5952c:	ldr	r3, [r4, #12]
   59530:	movne	r6, r3
   59534:	asrne	r7, r6, #31
   59538:	muleq	r6, r6, r3
   5953c:	ldreq	r3, [sp, #28]
   59540:	ldrdeq	r6, [r6, r3]
   59544:	ldrb	r3, [r4, #3]
   59548:	tst	r3, #1
   5954c:	ldrne	r1, [sl, #92]	; 0x5c
   59550:	addne	r1, r1, #1
   59554:	strne	r1, [sl, #92]	; 0x5c
   59558:	tst	r3, #2
   5955c:	strdne	r6, [fp, #32]
   59560:	strne	r6, [sp, #64]	; 0x40
   59564:	strne	r7, [sp, #68]	; 0x44
   59568:	ldrh	r1, [r2, #8]
   5956c:	tst	r1, #1
   59570:	movne	r0, #0
   59574:	strne	r0, [r2, #16]
   59578:	strne	r0, [r2, #12]
   5957c:	ands	r0, r3, #16
   59580:	lsr	r3, r3, #3
   59584:	ldrne	r0, [r8, #28]
   59588:	ands	r1, r1, #16384	; 0x4000
   5958c:	and	r3, r3, #1
   59590:	ldrne	r1, [r2]
   59594:	str	r0, [sp, #16]
   59598:	str	r1, [sp, #8]
   5959c:	str	r3, [sp, #12]
   595a0:	ldr	r3, [r2, #12]
   595a4:	mov	r1, #0
   595a8:	str	r3, [sp, #4]
   595ac:	ldr	r3, [r2, #16]
   595b0:	mov	r2, r6
   595b4:	str	r3, [sp]
   595b8:	mov	r3, r7
   595bc:	ldr	r0, [r8, #16]
   595c0:	bl	43e34 <fputs@plt+0x32d6c>
   595c4:	mov	r3, #0
   595c8:	strb	r3, [r8, #3]
   595cc:	str	r3, [r8, #56]	; 0x38
   595d0:	subs	r5, r0, #0
   595d4:	bne	56e7c <fputs@plt+0x45db4>
   595d8:	ldr	r9, [fp, #216]	; 0xd8
   595dc:	cmp	r9, r3
   595e0:	beq	55f84 <fputs@plt+0x44ebc>
   595e4:	ldr	r3, [r4, #16]
   595e8:	cmp	r3, #0
   595ec:	beq	55f84 <fputs@plt+0x44ebc>
   595f0:	ldrsb	r1, [r8, #1]
   595f4:	ldr	r2, [fp, #16]
   595f8:	ldr	r2, [r2, r1, lsl #4]
   595fc:	ldrb	r1, [r4, #3]
   59600:	strd	r6, [sp]
   59604:	ldr	r0, [fp, #212]	; 0xd4
   59608:	tst	r1, #4
   5960c:	movne	r1, #23
   59610:	moveq	r1, #18
   59614:	blx	r9
   59618:	b	55f84 <fputs@plt+0x44ebc>
   5961c:	ldr	r2, [r4, #4]
   59620:	ldr	r3, [sl, #56]	; 0x38
   59624:	ldr	r5, [fp, #216]	; 0xd8
   59628:	cmp	r5, #0
   5962c:	ldr	r7, [r3, r2, lsl #2]
   59630:	beq	5964c <fputs@plt+0x48584>
   59634:	ldr	r5, [r4, #16]
   59638:	cmp	r5, #0
   5963c:	beq	5964c <fputs@plt+0x48584>
   59640:	ldrb	r5, [r7, #4]
   59644:	adds	r5, r5, #0
   59648:	movne	r5, #1
   5964c:	ldrb	r3, [r4, #3]
   59650:	cmp	r3, #0
   59654:	moveq	r3, #0
   59658:	andne	r3, r5, #1
   5965c:	cmp	r3, #0
   59660:	beq	59678 <fputs@plt+0x485b0>
   59664:	ldr	r6, [r7, #16]
   59668:	mov	r0, r6
   5966c:	bl	19700 <fputs@plt+0x8638>
   59670:	ldrd	r2, [r6, #16]
   59674:	strd	r2, [r7, #40]	; 0x28
   59678:	ldrb	r1, [r4, #3]
   5967c:	ldr	r0, [r7, #16]
   59680:	bl	4491c <fputs@plt+0x33854>
   59684:	mov	r3, #0
   59688:	str	r3, [r7, #56]	; 0x38
   5968c:	subs	r6, r0, #0
   59690:	bne	5cd90 <fputs@plt+0x4bcc8>
   59694:	cmp	r5, r3
   59698:	beq	596c4 <fputs@plt+0x485fc>
   5969c:	ldrsb	r0, [r7, #1]
   596a0:	ldrd	r2, [r7, #40]	; 0x28
   596a4:	ldr	r1, [fp, #16]
   596a8:	strd	r2, [sp]
   596ac:	ldr	r5, [fp, #216]	; 0xd8
   596b0:	ldr	r2, [r1, r0, lsl #4]
   596b4:	ldr	r3, [r4, #16]
   596b8:	mov	r1, #9
   596bc:	ldr	r0, [fp, #212]	; 0xd4
   596c0:	blx	r5
   596c4:	ldr	r5, [r4, #8]
   596c8:	ands	r5, r5, #1
   596cc:	ldrne	r3, [sl, #92]	; 0x5c
   596d0:	movne	r5, r6
   596d4:	addne	r3, r3, #1
   596d8:	strne	r3, [sl, #92]	; 0x5c
   596dc:	b	55f84 <fputs@plt+0x44ebc>
   596e0:	ldr	r2, [sl, #92]	; 0x5c
   596e4:	ldr	r3, [fp, #88]	; 0x58
   596e8:	str	r2, [fp, #84]	; 0x54
   596ec:	add	r3, r3, r2
   596f0:	str	r3, [fp, #88]	; 0x58
   596f4:	mov	r3, #0
   596f8:	str	r3, [sl, #92]	; 0x5c
   596fc:	b	55f84 <fputs@plt+0x44ebc>
   59700:	ldr	r2, [r4, #4]
   59704:	ldr	r3, [sl, #56]	; 0x38
   59708:	ldr	r7, [r4, #12]
   5970c:	ldr	r8, [r4, #16]
   59710:	ldr	r3, [r3, r2, lsl #2]
   59714:	ldr	r6, [r3, #16]
   59718:	ldr	r9, [r3, #24]
   5971c:	ldr	r5, [r6, #32]
   59720:	cmp	r5, #0
   59724:	bne	59754 <fputs@plt+0x4868c>
   59728:	mov	r2, r5
   5972c:	mov	r1, r5
   59730:	add	r3, sp, #248	; 0xf8
   59734:	mov	r0, r9
   59738:	bl	20484 <fputs@plt+0xf3bc>
   5973c:	cmp	r0, #0
   59740:	mov	r5, r0
   59744:	str	r0, [r6, #32]
   59748:	moveq	r5, #7
   5974c:	beq	56e7c <fputs@plt+0x45db4>
   59750:	strh	r8, [r0, #8]
   59754:	ldrb	r3, [r6, #56]	; 0x38
   59758:	mov	r0, r9
   5975c:	cmp	r3, #0
   59760:	movne	r1, #56	; 0x38
   59764:	ldrne	r2, [r6, #20]
   59768:	ldreq	r2, [r6, #36]	; 0x24
   5976c:	ldrne	r3, [r2, #8]
   59770:	ldrne	r2, [r2, #12]
   59774:	ldreq	r1, [r2], #8
   59778:	ldrne	r3, [r3, #4]
   5977c:	mlane	r3, r1, r3, r2
   59780:	ldrne	r1, [r3, #20]
   59784:	ldrne	r2, [r3, #32]
   59788:	mov	r3, r5
   5978c:	bl	1a4e8 <fputs@plt+0x9420>
   59790:	mov	r3, #0
   59794:	mov	r1, #40	; 0x28
   59798:	cmp	r8, r3
   5979c:	bgt	597c0 <fputs@plt+0x486f8>
   597a0:	ldr	r3, [sp, #28]
   597a4:	mov	r2, r5
   597a8:	mla	r7, r1, r7, r3
   597ac:	ldr	r1, [r7, #16]
   597b0:	ldr	r0, [r7, #12]
   597b4:	bl	2fa2c <fputs@plt+0x1e964>
   597b8:	subs	r5, r0, #0
   597bc:	b	59eb8 <fputs@plt+0x48df0>
   597c0:	ldr	r2, [r5, #4]
   597c4:	mla	r2, r1, r3, r2
   597c8:	ldrh	r2, [r2, #8]
   597cc:	tst	r2, #1
   597d0:	beq	597dc <fputs@plt+0x48714>
   597d4:	mov	r5, #0
   597d8:	b	55f70 <fputs@plt+0x44ea8>
   597dc:	add	r3, r3, #1
   597e0:	b	59798 <fputs@plt+0x486d0>
   597e4:	ldr	r6, [r4, #8]
   597e8:	ldr	r2, [sp, #28]
   597ec:	mov	r3, #40	; 0x28
   597f0:	mla	r6, r3, r6, r2
   597f4:	ldr	r2, [r4, #4]
   597f8:	ldr	r3, [sl, #56]	; 0x38
   597fc:	mov	r0, r6
   59800:	ldr	r3, [r3, r2, lsl #2]
   59804:	ldr	r3, [r3, #16]
   59808:	ldrb	r2, [r3, #56]	; 0x38
   5980c:	cmp	r2, #0
   59810:	movne	r1, #56	; 0x38
   59814:	ldrne	r2, [r3, #20]
   59818:	ldreq	r7, [r3, #36]	; 0x24
   5981c:	ldrne	r3, [r2, #8]
   59820:	ldrne	r2, [r2, #12]
   59824:	ldreq	r8, [r7], #8
   59828:	ldrne	r3, [r3, #4]
   5982c:	mlane	r3, r1, r3, r2
   59830:	ldrne	r8, [r3, #20]
   59834:	ldrne	r7, [r3, #32]
   59838:	mov	r1, r8
   5983c:	bl	26a4c <fputs@plt+0x15984>
   59840:	subs	r5, r0, #0
   59844:	bne	5cd98 <fputs@plt+0x4bcd0>
   59848:	ldrh	r3, [r6, #8]
   5984c:	mov	r2, r8
   59850:	str	r8, [r6, #12]
   59854:	and	r3, r3, #15872	; 0x3e00
   59858:	orr	r3, r3, #16
   5985c:	strh	r3, [r6, #8]
   59860:	mov	r1, r7
   59864:	ldr	r0, [r6, #16]
   59868:	bl	10f3c <memcpy@plt>
   5986c:	ldr	r2, [r4, #12]
   59870:	ldr	r3, [sl, #56]	; 0x38
   59874:	ldr	r3, [r3, r2, lsl #2]
   59878:	str	r5, [r3, #56]	; 0x38
   5987c:	b	55f84 <fputs@plt+0x44ebc>
   59880:	ldr	r6, [r4, #8]
   59884:	mov	r3, #40	; 0x28
   59888:	ldr	r2, [sp, #28]
   5988c:	mla	r6, r3, r6, r2
   59890:	ldr	r3, [sl, #56]	; 0x38
   59894:	ldr	r2, [r4, #4]
   59898:	ldr	r7, [r3, r2, lsl #2]
   5989c:	ldrb	r3, [r7, #4]
   598a0:	ldr	r5, [r7, #16]
   598a4:	cmp	r3, #0
   598a8:	mov	r0, r5
   598ac:	bne	59934 <fputs@plt+0x4886c>
   598b0:	bl	19700 <fputs@plt+0x8638>
   598b4:	ldrd	r8, [r5, #16]
   598b8:	ldr	r0, [fp, #92]	; 0x5c
   598bc:	cmp	r0, r8
   598c0:	asr	r1, r0, #31
   598c4:	sbcs	r3, r1, r9
   598c8:	blt	567f4 <fputs@plt+0x4572c>
   598cc:	cmp	r8, #32
   598d0:	movcs	r1, r8
   598d4:	movcc	r1, #32
   598d8:	mov	r0, r6
   598dc:	bl	26a4c <fputs@plt+0x15984>
   598e0:	cmp	r0, #0
   598e4:	bne	56554 <fputs@plt+0x4548c>
   598e8:	ldrh	r3, [r6, #8]
   598ec:	str	r8, [r6, #12]
   598f0:	and	r3, r3, #15872	; 0x3e00
   598f4:	orr	r3, r3, #16
   598f8:	strh	r3, [r6, #8]
   598fc:	ldrb	r1, [r7, #4]
   59900:	cmp	r1, #0
   59904:	bne	5994c <fputs@plt+0x48884>
   59908:	str	r1, [sp]
   5990c:	mov	r2, r8
   59910:	ldr	r3, [r6, #16]
   59914:	mov	r0, r5
   59918:	bl	42d30 <fputs@plt+0x31c68>
   5991c:	cmp	r0, #0
   59920:	mov	r5, r0
   59924:	bne	56e7c <fputs@plt+0x45db4>
   59928:	mov	r3, #1
   5992c:	strb	r3, [r6, #10]
   59930:	b	55f84 <fputs@plt+0x44ebc>
   59934:	bl	19700 <fputs@plt+0x8638>
   59938:	ldr	r8, [r5, #28]
   5993c:	ldr	r3, [fp, #92]	; 0x5c
   59940:	cmp	r3, r8
   59944:	bcs	598cc <fputs@plt+0x48804>
   59948:	b	567f4 <fputs@plt+0x4572c>
   5994c:	mov	r1, r0
   59950:	ldr	r3, [r6, #16]
   59954:	mov	r2, r8
   59958:	mov	r0, r5
   5995c:	bl	43a74 <fputs@plt+0x329ac>
   59960:	b	5991c <fputs@plt+0x48854>
   59964:	ldr	r1, [r4, #8]
   59968:	ldr	r0, [sl, #8]
   5996c:	bl	23fe8 <fputs@plt+0x12f20>
   59970:	ldr	r3, [sl, #56]	; 0x38
   59974:	ldr	r2, [r4, #4]
   59978:	ldr	r7, [r3, r2, lsl #2]
   5997c:	ldrb	r3, [r7, #2]
   59980:	cmp	r3, #0
   59984:	movne	r3, #1
   59988:	mov	r6, r0
   5998c:	strhne	r3, [r0, #8]
   59990:	bne	55f84 <fputs@plt+0x44ebc>
   59994:	ldrb	r3, [r7, #3]
   59998:	cmp	r3, #0
   5999c:	beq	599ac <fputs@plt+0x488e4>
   599a0:	ldrd	r2, [r7, #40]	; 0x28
   599a4:	strd	r2, [sp, #248]	; 0xf8
   599a8:	b	599e8 <fputs@plt+0x48920>
   599ac:	ldrb	r3, [r7]
   599b0:	cmp	r3, #2
   599b4:	bne	599f4 <fputs@plt+0x4892c>
   599b8:	ldr	r0, [r7, #16]
   599bc:	add	r1, sp, #248	; 0xf8
   599c0:	ldr	r7, [r0]
   599c4:	ldr	r3, [r7], #8
   599c8:	ldr	r3, [r3, #48]	; 0x30
   599cc:	blx	r3
   599d0:	mov	r1, r7
   599d4:	mov	r5, r0
   599d8:	mov	r0, sl
   599dc:	bl	201f0 <fputs@plt+0xf128>
   599e0:	cmp	r5, #0
   599e4:	bne	56e7c <fputs@plt+0x45db4>
   599e8:	ldrd	r2, [sp, #248]	; 0xf8
   599ec:	strd	r2, [r6]
   599f0:	b	55f84 <fputs@plt+0x44ebc>
   599f4:	ldr	r3, [r7, #16]
   599f8:	ldrb	r3, [r3, #66]	; 0x42
   599fc:	cmp	r3, #1
   59a00:	bne	59a30 <fputs@plt+0x48968>
   59a04:	ldrb	r5, [r7, #2]
   59a08:	cmp	r5, #0
   59a0c:	movne	r3, #1
   59a10:	strhne	r3, [r6, #8]
   59a14:	movne	r5, #0
   59a18:	bne	55f84 <fputs@plt+0x44ebc>
   59a1c:	ldr	r7, [r7, #16]
   59a20:	mov	r0, r7
   59a24:	bl	19700 <fputs@plt+0x8638>
   59a28:	ldrd	r2, [r7, #16]
   59a2c:	b	599a4 <fputs@plt+0x488dc>
   59a30:	mov	r0, r7
   59a34:	bl	439c8 <fputs@plt+0x32900>
   59a38:	subs	r5, r0, #0
   59a3c:	beq	59a04 <fputs@plt+0x4893c>
   59a40:	b	56e7c <fputs@plt+0x45db4>
   59a44:	ldr	r2, [r4, #4]
   59a48:	ldr	r3, [sl, #56]	; 0x38
   59a4c:	ldr	r3, [r3, r2, lsl #2]
   59a50:	mov	r2, #1
   59a54:	ldrb	r7, [r3]
   59a58:	strb	r2, [r3, #2]
   59a5c:	mov	r2, #0
   59a60:	cmp	r7, r2
   59a64:	str	r2, [r3, #56]	; 0x38
   59a68:	bne	55f84 <fputs@plt+0x44ebc>
   59a6c:	ldr	r6, [r3, #16]
   59a70:	ldr	r0, [r6, #48]	; 0x30
   59a74:	bl	1a014 <fputs@plt+0x8f4c>
   59a78:	str	r7, [r6, #48]	; 0x30
   59a7c:	strb	r7, [r6, #66]	; 0x42
   59a80:	b	55f84 <fputs@plt+0x44ebc>
   59a84:	ldr	r2, [r4, #4]
   59a88:	ldr	r3, [sl, #56]	; 0x38
   59a8c:	add	r1, sp, #432	; 0x1b0
   59a90:	mov	r6, #0
   59a94:	ldr	r5, [r3, r2, lsl #2]
   59a98:	ldr	r0, [r5, #16]
   59a9c:	str	r6, [r1, #-184]!	; 0xffffff48
   59aa0:	bl	3e91c <fputs@plt+0x2d854>
   59aa4:	ldr	r3, [sp, #248]	; 0xf8
   59aa8:	strb	r6, [r5, #3]
   59aac:	strb	r3, [r5, #2]
   59ab0:	ldr	r2, [r4, #12]
   59ab4:	str	r6, [r5, #56]	; 0x38
   59ab8:	str	r2, [r5, #28]
   59abc:	subs	r5, r0, #0
   59ac0:	bne	56e7c <fputs@plt+0x45db4>
   59ac4:	ldr	r2, [r4, #8]
   59ac8:	cmp	r3, r6
   59acc:	cmpne	r2, r6
   59ad0:	bgt	55f70 <fputs@plt+0x44ea8>
   59ad4:	b	55f84 <fputs@plt+0x44ebc>
   59ad8:	ldr	r3, [sl, #116]	; 0x74
   59adc:	add	r3, r3, #1
   59ae0:	str	r3, [sl, #116]	; 0x74
   59ae4:	ldr	r2, [r4, #4]
   59ae8:	ldr	r3, [sl, #56]	; 0x38
   59aec:	ldr	r3, [r3, r2, lsl #2]
   59af0:	str	r3, [sp, #56]	; 0x38
   59af4:	ldrb	r5, [r3]
   59af8:	cmp	r5, #1
   59afc:	bne	59e60 <fputs@plt+0x48d98>
   59b00:	ldr	r8, [r3, #16]
   59b04:	ldrb	r3, [r8, #56]	; 0x38
   59b08:	cmp	r3, #0
   59b0c:	bne	59b50 <fputs@plt+0x48a88>
   59b10:	ldr	r3, [r8, #36]	; 0x24
   59b14:	cmp	r3, #0
   59b18:	beq	59eac <fputs@plt+0x48de4>
   59b1c:	add	r6, r8, #64	; 0x40
   59b20:	mov	r0, r6
   59b24:	bl	20500 <fputs@plt+0xf438>
   59b28:	subs	r5, r0, #0
   59b2c:	bne	56e7c <fputs@plt+0x45db4>
   59b30:	add	r1, r8, #36	; 0x24
   59b34:	mov	r0, r6
   59b38:	bl	20680 <fputs@plt+0xf5b8>
   59b3c:	subs	r5, r0, #0
   59b40:	bne	56e7c <fputs@plt+0x45db4>
   59b44:	ldr	r3, [sp, #56]	; 0x38
   59b48:	strb	r5, [r3, #2]
   59b4c:	b	55f84 <fputs@plt+0x44ebc>
   59b50:	add	r3, r8, #64	; 0x40
   59b54:	strb	r5, [r8, #56]	; 0x38
   59b58:	add	r1, r8, #36	; 0x24
   59b5c:	mov	r0, r3
   59b60:	str	r3, [sp, #128]	; 0x80
   59b64:	bl	234bc <fputs@plt+0x123f4>
   59b68:	subs	r5, r0, #0
   59b6c:	bne	56e7c <fputs@plt+0x45db4>
   59b70:	add	r3, r8, #64	; 0x40
   59b74:	str	r3, [sp, #40]	; 0x28
   59b78:	str	r5, [sp, #108]	; 0x6c
   59b7c:	str	r5, [sp, #100]	; 0x64
   59b80:	ldrb	r3, [r8, #59]	; 0x3b
   59b84:	ldr	r2, [sp, #108]	; 0x6c
   59b88:	cmp	r3, r2
   59b8c:	bgt	59bb8 <fputs@plt+0x48af0>
   59b90:	ldr	r1, [sp, #100]	; 0x64
   59b94:	ldr	r0, [sp, #128]	; 0x80
   59b98:	bl	240a8 <fputs@plt+0x12fe0>
   59b9c:	ldr	r3, [sp, #100]	; 0x64
   59ba0:	str	r3, [r8, #20]
   59ba4:	subs	r5, r0, #0
   59ba8:	beq	59eac <fputs@plt+0x48de4>
   59bac:	mov	r0, #0
   59bb0:	bl	1a1fc <fputs@plt+0x9134>
   59bb4:	b	56e7c <fputs@plt+0x45db4>
   59bb8:	mov	r3, #0
   59bbc:	str	r3, [sp, #140]	; 0x8c
   59bc0:	ldr	r3, [sp, #40]	; 0x28
   59bc4:	mov	r2, #16
   59bc8:	str	r5, [sp, #104]	; 0x68
   59bcc:	ldr	ip, [r3, #28]
   59bd0:	mov	r3, #0
   59bd4:	mov	r0, ip
   59bd8:	asr	r1, ip, #31
   59bdc:	cmp	r2, r0
   59be0:	sbcs	lr, r3, r1
   59be4:	blt	59c54 <fputs@plt+0x48b8c>
   59be8:	mov	r2, #0
   59bec:	mov	r3, #0
   59bf0:	cmp	ip, #16
   59bf4:	strd	r2, [sp, #248]	; 0xf8
   59bf8:	bgt	59c78 <fputs@plt+0x48bb0>
   59bfc:	add	r3, sp, #140	; 0x8c
   59c00:	add	r2, sp, #248	; 0xf8
   59c04:	mov	r1, ip
   59c08:	ldr	r0, [sp, #40]	; 0x28
   59c0c:	bl	230e0 <fputs@plt+0x12018>
   59c10:	mov	r6, r0
   59c14:	cmp	r6, #0
   59c18:	ldreq	r3, [sp, #140]	; 0x8c
   59c1c:	streq	r3, [sp, #100]	; 0x64
   59c20:	bne	59cb4 <fputs@plt+0x48bec>
   59c24:	ldr	r3, [sp, #108]	; 0x6c
   59c28:	cmp	r6, #0
   59c2c:	add	r3, r3, #1
   59c30:	str	r3, [sp, #108]	; 0x6c
   59c34:	ldr	r3, [sp, #40]	; 0x28
   59c38:	add	r3, r3, #72	; 0x48
   59c3c:	str	r3, [sp, #40]	; 0x28
   59c40:	beq	59b80 <fputs@plt+0x48ab8>
   59c44:	ldr	r0, [sp, #100]	; 0x64
   59c48:	bl	1a1fc <fputs@plt+0x9134>
   59c4c:	mov	r5, r6
   59c50:	b	59bac <fputs@plt+0x48ae4>
   59c54:	lsl	lr, r3, #4
   59c58:	orr	lr, lr, r2, lsr #28
   59c5c:	mov	r3, lr
   59c60:	ldr	lr, [sp, #104]	; 0x68
   59c64:	lsl	r6, r2, #4
   59c68:	add	lr, lr, #1
   59c6c:	mov	r2, r6
   59c70:	str	lr, [sp, #104]	; 0x68
   59c74:	b	59bdc <fputs@plt+0x48b14>
   59c78:	mov	r0, #16
   59c7c:	bl	20790 <fputs@plt+0xf6c8>
   59c80:	str	r5, [sp, #80]	; 0x50
   59c84:	str	r5, [sp, #72]	; 0x48
   59c88:	cmp	r0, #0
   59c8c:	moveq	r6, #7
   59c90:	movne	r6, #0
   59c94:	str	r0, [sp, #140]	; 0x8c
   59c98:	ldr	r3, [sp, #40]	; 0x28
   59c9c:	ldr	r1, [r3, #28]
   59ca0:	ldr	r3, [sp, #72]	; 0x48
   59ca4:	cmp	r1, r3
   59ca8:	ble	59c14 <fputs@plt+0x48b4c>
   59cac:	cmp	r6, #0
   59cb0:	beq	59cc0 <fputs@plt+0x48bf8>
   59cb4:	ldr	r0, [sp, #140]	; 0x8c
   59cb8:	bl	1a1fc <fputs@plt+0x9134>
   59cbc:	b	59c24 <fputs@plt+0x48b5c>
   59cc0:	ldr	r3, [sp, #72]	; 0x48
   59cc4:	add	r2, sp, #248	; 0xf8
   59cc8:	sub	r1, r1, r3
   59ccc:	cmp	r1, #16
   59cd0:	movge	r1, #16
   59cd4:	add	r3, sp, #144	; 0x90
   59cd8:	ldr	r0, [sp, #40]	; 0x28
   59cdc:	str	r6, [sp, #144]	; 0x90
   59ce0:	bl	230e0 <fputs@plt+0x12018>
   59ce4:	subs	r6, r0, #0
   59ce8:	bne	59d88 <fputs@plt+0x48cc0>
   59cec:	ldr	r3, [sp, #80]	; 0x50
   59cf0:	add	r2, sp, #176	; 0xb0
   59cf4:	add	r3, r3, #1
   59cf8:	str	r3, [sp, #132]	; 0x84
   59cfc:	ldr	r3, [sp, #140]	; 0x8c
   59d00:	ldr	r1, [sp, #144]	; 0x90
   59d04:	ldr	r0, [sp, #40]	; 0x28
   59d08:	str	r3, [sp, #112]	; 0x70
   59d0c:	bl	207f8 <fputs@plt+0xf730>
   59d10:	mov	r2, #1
   59d14:	mov	r9, r2
   59d18:	mov	r1, r0
   59d1c:	ldr	r3, [sp, #104]	; 0x68
   59d20:	cmp	r3, r2
   59d24:	bgt	59d98 <fputs@plt+0x48cd0>
   59d28:	mov	r3, #1
   59d2c:	str	r3, [sp, #116]	; 0x74
   59d30:	ldr	r2, [sp, #116]	; 0x74
   59d34:	ldr	r3, [sp, #104]	; 0x68
   59d38:	cmp	r3, r2
   59d3c:	movle	r2, #0
   59d40:	movgt	r2, #1
   59d44:	cmp	r1, #0
   59d48:	movne	r2, #0
   59d4c:	cmp	r2, #0
   59d50:	bne	59da4 <fputs@plt+0x48cdc>
   59d54:	cmp	r1, #0
   59d58:	bne	59e38 <fputs@plt+0x48d70>
   59d5c:	ldr	r3, [sp, #80]	; 0x50
   59d60:	mov	r2, #56	; 0x38
   59d64:	and	r9, r3, #15
   59d68:	ldr	r3, [sp, #112]	; 0x70
   59d6c:	ldr	r3, [r3, #12]
   59d70:	mla	r9, r2, r9, r3
   59d74:	ldr	r3, [sp, #176]	; 0xb0
   59d78:	str	r3, [r9, #48]	; 0x30
   59d7c:	ldr	r3, [sp, #132]	; 0x84
   59d80:	mov	r6, r1
   59d84:	str	r3, [sp, #80]	; 0x50
   59d88:	ldr	r3, [sp, #72]	; 0x48
   59d8c:	add	r3, r3, #16
   59d90:	str	r3, [sp, #72]	; 0x48
   59d94:	b	59c98 <fputs@plt+0x48bd0>
   59d98:	lsl	r9, r9, #4
   59d9c:	add	r2, r2, #1
   59da0:	b	59d1c <fputs@plt+0x48c54>
   59da4:	mov	r1, r9
   59da8:	ldr	r0, [sp, #80]	; 0x50
   59dac:	bl	6fecc <fputs@plt+0x5ee04>
   59db0:	ldr	r3, [sp, #112]	; 0x70
   59db4:	rsbs	r2, r0, #0
   59db8:	and	r2, r2, #15
   59dbc:	and	r7, r0, #15
   59dc0:	rsbpl	r7, r2, #0
   59dc4:	ldr	r0, [r3, #12]
   59dc8:	mov	r3, #56	; 0x38
   59dcc:	mla	r7, r3, r7, r0
   59dd0:	ldr	r2, [r7, #48]	; 0x30
   59dd4:	cmp	r2, #0
   59dd8:	beq	59e0c <fputs@plt+0x48d44>
   59ddc:	ldr	r2, [r7, #48]	; 0x30
   59de0:	cmp	r9, #0
   59de4:	mov	r1, r6
   59de8:	ldr	r3, [r2, #4]
   59dec:	add	r2, r9, #15
   59df0:	str	r3, [sp, #112]	; 0x70
   59df4:	movge	r3, r9
   59df8:	movlt	r3, r2
   59dfc:	asr	r9, r3, #4
   59e00:	ldr	r3, [sp, #116]	; 0x74
   59e04:	add	r3, r3, #1
   59e08:	b	59d2c <fputs@plt+0x48c64>
   59e0c:	mov	r0, #16
   59e10:	bl	20790 <fputs@plt+0xf6c8>
   59e14:	subs	r1, r0, #0
   59e18:	moveq	r1, #7
   59e1c:	beq	59e00 <fputs@plt+0x48d38>
   59e20:	add	r2, r7, #48	; 0x30
   59e24:	ldr	r0, [sp, #40]	; 0x28
   59e28:	bl	207f8 <fputs@plt+0xf730>
   59e2c:	subs	r1, r0, #0
   59e30:	bne	59e00 <fputs@plt+0x48d38>
   59e34:	b	59ddc <fputs@plt+0x48d14>
   59e38:	ldr	r6, [sp, #176]	; 0xb0
   59e3c:	cmp	r6, #0
   59e40:	beq	59d7c <fputs@plt+0x48cb4>
   59e44:	ldr	r0, [r6, #4]
   59e48:	str	r1, [sp, #80]	; 0x50
   59e4c:	bl	1a1fc <fputs@plt+0x9134>
   59e50:	mov	r0, r6
   59e54:	bl	1a014 <fputs@plt+0x8f4c>
   59e58:	ldr	r1, [sp, #80]	; 0x50
   59e5c:	b	59d7c <fputs@plt+0x48cb4>
   59e60:	ldr	r3, [sp, #56]	; 0x38
   59e64:	ldr	r5, [r3, #16]
   59e68:	mov	r0, r5
   59e6c:	bl	3e7ac <fputs@plt+0x2d6e4>
   59e70:	subs	r6, r0, #0
   59e74:	bne	59ec0 <fputs@plt+0x48df8>
   59e78:	ldrb	r3, [r5, #66]	; 0x42
   59e7c:	cmp	r3, #0
   59e80:	beq	59ec0 <fputs@plt+0x48df8>
   59e84:	mov	r0, r5
   59e88:	bl	3e744 <fputs@plt+0x2d67c>
   59e8c:	mov	r5, r6
   59e90:	mov	r6, r0
   59e94:	ldr	r2, [sp, #56]	; 0x38
   59e98:	mov	r3, #0
   59e9c:	cmp	r6, r3
   59ea0:	strb	r3, [r2, #3]
   59ea4:	str	r3, [r2, #56]	; 0x38
   59ea8:	bne	5cda0 <fputs@plt+0x4bcd8>
   59eac:	ldr	r3, [sp, #56]	; 0x38
   59eb0:	cmp	r5, #0
   59eb4:	strb	r5, [r3, #2]
   59eb8:	beq	55f84 <fputs@plt+0x44ebc>
   59ebc:	b	597d4 <fputs@plt+0x4870c>
   59ec0:	mov	r5, #1
   59ec4:	b	59e94 <fputs@plt+0x48dcc>
   59ec8:	ldr	r2, [r4, #4]
   59ecc:	ldr	r3, [sl, #56]	; 0x38
   59ed0:	ldr	r6, [r3, r2, lsl #2]
   59ed4:	mov	r3, #0
   59ed8:	str	r3, [sp, #248]	; 0xf8
   59edc:	ldr	r5, [r6, #16]
   59ee0:	ldrb	r3, [r5, #56]	; 0x38
   59ee4:	cmp	r3, #0
   59ee8:	beq	59fb4 <fputs@plt+0x48eec>
   59eec:	add	r1, sp, #248	; 0xf8
   59ef0:	ldr	r0, [r5, #20]
   59ef4:	bl	22f58 <fputs@plt+0x11e90>
   59ef8:	mov	r3, #0
   59efc:	cmp	r0, r3
   59f00:	str	r3, [r6, #56]	; 0x38
   59f04:	bne	5a03c <fputs@plt+0x48f74>
   59f08:	ldr	r5, [sp, #248]	; 0xf8
   59f0c:	cmp	r5, r3
   59f10:	movne	r3, #1
   59f14:	strbne	r3, [r6, #2]
   59f18:	movne	r5, r0
   59f1c:	bne	59f4c <fputs@plt+0x48e84>
   59f20:	strb	r0, [r6, #2]
   59f24:	ldrb	r3, [r4, #3]
   59f28:	add	r3, sl, r3, lsl #2
   59f2c:	ldr	r2, [r3, #108]	; 0x6c
   59f30:	add	r2, r2, #1
   59f34:	str	r2, [r3, #108]	; 0x6c
   59f38:	ldr	r4, [r4, #8]
   59f3c:	mov	r2, #20
   59f40:	ldr	r3, [sp, #32]
   59f44:	mla	r4, r2, r4, r3
   59f48:	sub	r4, r4, #20
   59f4c:	ldr	r3, [fp, #248]	; 0xf8
   59f50:	cmp	r3, #0
   59f54:	bne	5cddc <fputs@plt+0x4bd14>
   59f58:	ldr	r3, [sp, #48]	; 0x30
   59f5c:	ldr	r2, [sp, #96]	; 0x60
   59f60:	ldr	r6, [fp, #304]	; 0x130
   59f64:	cmp	r2, r3
   59f68:	movhi	r3, #0
   59f6c:	movls	r3, #1
   59f70:	cmp	r6, #0
   59f74:	moveq	r3, #0
   59f78:	cmp	r3, #0
   59f7c:	beq	55f84 <fputs@plt+0x44ebc>
   59f80:	ldr	r3, [sp, #48]	; 0x30
   59f84:	ldr	r1, [fp, #312]	; 0x138
   59f88:	mov	r0, r3
   59f8c:	add	r7, r3, r1
   59f90:	bl	6feac <fputs@plt+0x5ede4>
   59f94:	ldr	r0, [fp, #308]	; 0x134
   59f98:	sub	r3, r7, r1
   59f9c:	str	r3, [sp, #96]	; 0x60
   59fa0:	blx	r6
   59fa4:	cmp	r0, #0
   59fa8:	beq	55f84 <fputs@plt+0x44ebc>
   59fac:	mov	r5, #9
   59fb0:	b	56e7c <fputs@plt+0x45db4>
   59fb4:	ldr	r1, [r5, #36]	; 0x24
   59fb8:	ldr	r2, [r1, #4]
   59fbc:	str	r2, [r5, #36]	; 0x24
   59fc0:	str	r3, [r1, #4]
   59fc4:	ldr	r3, [r5, #40]	; 0x28
   59fc8:	cmp	r3, #0
   59fcc:	beq	59fe8 <fputs@plt+0x48f20>
   59fd0:	ldr	r3, [r5, #36]	; 0x24
   59fd4:	clz	r3, r3
   59fd8:	lsr	r3, r3, #5
   59fdc:	str	r3, [sp, #248]	; 0xf8
   59fe0:	mov	r0, #0
   59fe4:	b	59ef8 <fputs@plt+0x48e30>
   59fe8:	ldr	r7, [r1, #4]
   59fec:	mov	r0, fp
   59ff0:	bl	1d524 <fputs@plt+0xc45c>
   59ff4:	subs	r1, r7, #0
   59ff8:	bne	59fe8 <fputs@plt+0x48f20>
   59ffc:	b	59fd0 <fputs@plt+0x48f08>
   5a000:	ldr	r2, [r4, #4]
   5a004:	ldr	r3, [sl, #56]	; 0x38
   5a008:	ldr	r3, [r3, r2, lsl #2]
   5a00c:	cmp	r3, #0
   5a010:	beq	55f84 <fputs@plt+0x44ebc>
   5a014:	ldr	r2, [r4, #4]
   5a018:	ldr	r3, [sl, #56]	; 0x38
   5a01c:	add	r1, sp, #432	; 0x1b0
   5a020:	ldr	r6, [r3, r2, lsl #2]
   5a024:	ldr	r3, [r4, #12]
   5a028:	str	r3, [r1, #-184]!	; 0xffffff48
   5a02c:	ldr	r3, [r4, #16]
   5a030:	ldr	r0, [r6, #16]
   5a034:	blx	r3
   5a038:	b	59ef8 <fputs@plt+0x48e30>
   5a03c:	mov	r5, r0
   5a040:	b	56e7c <fputs@plt+0x45db4>
   5a044:	ldr	r2, [r4, #4]
   5a048:	ldr	r3, [sl, #56]	; 0x38
   5a04c:	ldr	r7, [r4, #8]
   5a050:	ldr	r6, [r3, r2, lsl #2]
   5a054:	mov	r3, #40	; 0x28
   5a058:	ldr	r2, [sp, #28]
   5a05c:	mla	r7, r3, r7, r2
   5a060:	ldrb	r3, [r4, #3]
   5a064:	tst	r3, #1
   5a068:	ldrne	r3, [sl, #92]	; 0x5c
   5a06c:	addne	r3, r3, #1
   5a070:	strne	r3, [sl, #92]	; 0x5c
   5a074:	ldrh	r3, [r7, #8]
   5a078:	tst	r3, #16384	; 0x4000
   5a07c:	bne	5a190 <fputs@plt+0x490c8>
   5a080:	ldrb	r3, [r4]
   5a084:	ldr	ip, [r7, #16]
   5a088:	cmp	r3, #109	; 0x6d
   5a08c:	bne	5a2dc <fputs@plt+0x49214>
   5a090:	ldrb	r3, [ip, #1]
   5a094:	ldr	r6, [r6, #16]
   5a098:	tst	r3, #128	; 0x80
   5a09c:	streq	r3, [sp, #248]	; 0xf8
   5a0a0:	beq	5a0b0 <fputs@plt+0x48fe8>
   5a0a4:	add	r1, sp, #248	; 0xf8
   5a0a8:	add	r0, ip, #1
   5a0ac:	bl	1a460 <fputs@plt+0x9398>
   5a0b0:	ldr	r3, [sp, #248]	; 0xf8
   5a0b4:	sub	r2, r3, #1
   5a0b8:	cmp	r2, #8
   5a0bc:	movhi	r2, #0
   5a0c0:	movls	r2, #1
   5a0c4:	cmp	r3, #7
   5a0c8:	moveq	r2, #0
   5a0cc:	cmp	r2, #0
   5a0d0:	ldrbne	r3, [r6, #60]	; 0x3c
   5a0d4:	andne	r3, r3, #1
   5a0d8:	bne	5a0f8 <fputs@plt+0x49030>
   5a0dc:	cmp	r3, #10
   5a0e0:	ble	5a0f4 <fputs@plt+0x4902c>
   5a0e4:	tst	r3, #1
   5a0e8:	ldrbne	r3, [r6, #60]	; 0x3c
   5a0ec:	andne	r3, r3, #2
   5a0f0:	bne	5a0f8 <fputs@plt+0x49030>
   5a0f4:	mov	r3, #0
   5a0f8:	strb	r3, [r6, #60]	; 0x3c
   5a0fc:	ldr	r9, [r7, #12]
   5a100:	mov	r1, #1
   5a104:	add	r8, r9, #8
   5a108:	mov	r2, r9
   5a10c:	asr	r3, r9, #31
   5a110:	lsr	r0, r2, #7
   5a114:	orr	r0, r0, r3, lsl #25
   5a118:	lsr	ip, r3, #7
   5a11c:	mov	r2, r0
   5a120:	mov	r3, ip
   5a124:	orrs	r0, r2, r3
   5a128:	bne	5a1a4 <fputs@plt+0x490dc>
   5a12c:	ldr	r3, [r6, #4]
   5a130:	add	r9, r9, r1
   5a134:	cmp	r3, #0
   5a138:	moveq	r5, r3
   5a13c:	beq	5a1d4 <fputs@plt+0x4910c>
   5a140:	ldr	r5, [r6, #40]	; 0x28
   5a144:	cmp	r5, #0
   5a148:	beq	5a1ac <fputs@plt+0x490e4>
   5a14c:	ldr	r5, [r6, #48]	; 0x30
   5a150:	cmp	r5, #0
   5a154:	beq	5a1d4 <fputs@plt+0x4910c>
   5a158:	add	r5, r8, r5
   5a15c:	cmp	r3, r5
   5a160:	movge	r5, #0
   5a164:	bge	5a1d4 <fputs@plt+0x4910c>
   5a168:	mov	r3, #1
   5a16c:	strb	r3, [r6, #56]	; 0x38
   5a170:	add	r1, r6, #36	; 0x24
   5a174:	add	r0, r6, #64	; 0x40
   5a178:	bl	234bc <fputs@plt+0x123f4>
   5a17c:	mov	r3, #0
   5a180:	str	r3, [r6, #44]	; 0x2c
   5a184:	str	r3, [r6, #48]	; 0x30
   5a188:	mov	r5, r0
   5a18c:	b	5a1d4 <fputs@plt+0x4910c>
   5a190:	mov	r0, r7
   5a194:	bl	26ca8 <fputs@plt+0x15be0>
   5a198:	subs	r5, r0, #0
   5a19c:	beq	5a080 <fputs@plt+0x48fb8>
   5a1a0:	b	56e7c <fputs@plt+0x45db4>
   5a1a4:	add	r1, r1, #1
   5a1a8:	b	5a110 <fputs@plt+0x49048>
   5a1ac:	ldr	r2, [r6, #44]	; 0x2c
   5a1b0:	cmp	r3, r2
   5a1b4:	blt	5a168 <fputs@plt+0x490a0>
   5a1b8:	ldr	r3, [r6]
   5a1bc:	cmp	r2, r3
   5a1c0:	ble	5a1d4 <fputs@plt+0x4910c>
   5a1c4:	ldr	r3, [pc, #3908]	; 5b110 <fputs@plt+0x4a048>
   5a1c8:	ldr	r5, [r3, #244]	; 0xf4
   5a1cc:	cmp	r5, #0
   5a1d0:	bne	5a168 <fputs@plt+0x490a0>
   5a1d4:	ldr	r3, [r6, #44]	; 0x2c
   5a1d8:	ldr	r0, [r6, #40]	; 0x28
   5a1dc:	add	r3, r3, r9
   5a1e0:	str	r3, [r6, #44]	; 0x2c
   5a1e4:	ldr	r3, [r6, #8]
   5a1e8:	cmp	r9, r3
   5a1ec:	strgt	r9, [r6, #8]
   5a1f0:	cmp	r0, #0
   5a1f4:	beq	5a2bc <fputs@plt+0x491f4>
   5a1f8:	ldr	r9, [r6, #48]	; 0x30
   5a1fc:	ldr	r3, [r6, #52]	; 0x34
   5a200:	add	r9, r8, r9
   5a204:	cmp	r9, r3
   5a208:	ble	5a268 <fputs@plt+0x491a0>
   5a20c:	ldr	r2, [r6, #36]	; 0x24
   5a210:	sub	r1, r2, r0
   5a214:	lsl	r3, r3, #1
   5a218:	cmp	r9, r3
   5a21c:	bgt	5a214 <fputs@plt+0x4914c>
   5a220:	ldr	r2, [r6, #4]
   5a224:	str	r1, [sp, #40]	; 0x28
   5a228:	cmp	r3, r2
   5a22c:	movge	r3, r2
   5a230:	cmp	r9, r3
   5a234:	movlt	r9, r3
   5a238:	mov	r2, r9
   5a23c:	asr	r3, r9, #31
   5a240:	bl	20fc8 <fputs@plt+0xff00>
   5a244:	ldr	r1, [sp, #40]	; 0x28
   5a248:	cmp	r0, #0
   5a24c:	bne	5a258 <fputs@plt+0x49190>
   5a250:	mov	r5, #7
   5a254:	b	56e7c <fputs@plt+0x45db4>
   5a258:	add	r3, r0, r1
   5a25c:	str	r3, [r6, #36]	; 0x24
   5a260:	str	r0, [r6, #40]	; 0x28
   5a264:	str	r9, [r6, #52]	; 0x34
   5a268:	ldr	r3, [r6, #48]	; 0x30
   5a26c:	ldr	r2, [r6, #40]	; 0x28
   5a270:	add	r8, r8, #7
   5a274:	bic	r8, r8, #7
   5a278:	add	r8, r8, r3
   5a27c:	add	r9, r2, r3
   5a280:	ldr	r3, [r6, #36]	; 0x24
   5a284:	str	r8, [r6, #48]	; 0x30
   5a288:	cmp	r3, #0
   5a28c:	subne	r3, r3, r2
   5a290:	bne	5a2d4 <fputs@plt+0x4920c>
   5a294:	ldr	r2, [r7, #12]
   5a298:	ldr	r1, [r7, #16]
   5a29c:	add	r0, r9, #8
   5a2a0:	bl	10f3c <memcpy@plt>
   5a2a4:	ldr	r3, [r7, #12]
   5a2a8:	str	r3, [r9]
   5a2ac:	str	r9, [r6, #36]	; 0x24
   5a2b0:	cmp	r5, #0
   5a2b4:	beq	55f84 <fputs@plt+0x44ebc>
   5a2b8:	b	56e7c <fputs@plt+0x45db4>
   5a2bc:	mov	r0, r8
   5a2c0:	asr	r1, r8, #31
   5a2c4:	bl	1de8c <fputs@plt+0xcdc4>
   5a2c8:	subs	r9, r0, #0
   5a2cc:	beq	5a250 <fputs@plt+0x49188>
   5a2d0:	ldr	r3, [r6, #36]	; 0x24
   5a2d4:	str	r3, [r9, #4]
   5a2d8:	b	5a294 <fputs@plt+0x491cc>
   5a2dc:	ldrb	r1, [r4, #3]
   5a2e0:	ldr	r2, [r7, #12]
   5a2e4:	mov	r7, #0
   5a2e8:	tst	r1, #16
   5a2ec:	moveq	r1, r7
   5a2f0:	ldrne	r1, [r6, #28]
   5a2f4:	ldr	r0, [r6, #16]
   5a2f8:	ldr	lr, [r4, #12]
   5a2fc:	str	r1, [sp, #16]
   5a300:	ldr	r1, [pc, #3664]	; 5b158 <fputs@plt+0x4a090>
   5a304:	asr	r3, r2, #31
   5a308:	str	r1, [sp]
   5a30c:	str	lr, [sp, #12]
   5a310:	str	r7, [sp, #8]
   5a314:	str	r7, [sp, #4]
   5a318:	mov	r1, ip
   5a31c:	bl	43e34 <fputs@plt+0x32d6c>
   5a320:	str	r7, [r6, #56]	; 0x38
   5a324:	mov	r5, r0
   5a328:	b	5a2b0 <fputs@plt+0x491e8>
   5a32c:	ldr	r2, [r4, #4]
   5a330:	ldr	r3, [sl, #56]	; 0x38
   5a334:	ldr	r0, [sp, #28]
   5a338:	mov	r1, #40	; 0x28
   5a33c:	ldr	r6, [r3, r2, lsl #2]
   5a340:	add	r2, sp, #256	; 0x100
   5a344:	ldr	r3, [r6, #24]
   5a348:	ldr	r7, [r6, #16]
   5a34c:	str	r3, [sp, #248]	; 0xf8
   5a350:	ldr	r3, [r4, #12]
   5a354:	strh	r3, [r2]
   5a358:	mov	r2, #0
   5a35c:	strb	r2, [sp, #258]	; 0x102
   5a360:	ldr	r3, [r4, #8]
   5a364:	mla	r3, r1, r3, r0
   5a368:	add	r1, sp, #248	; 0xf8
   5a36c:	str	r3, [sp, #252]	; 0xfc
   5a370:	add	r3, sp, #176	; 0xb0
   5a374:	mov	r0, r7
   5a378:	stm	sp, {r2, r3}
   5a37c:	mov	r2, #0
   5a380:	mov	r3, #0
   5a384:	bl	43074 <fputs@plt+0x31fac>
   5a388:	subs	r5, r0, #0
   5a38c:	bne	56e7c <fputs@plt+0x45db4>
   5a390:	ldr	r3, [sp, #176]	; 0xb0
   5a394:	cmp	r3, #0
   5a398:	beq	5a3a8 <fputs@plt+0x492e0>
   5a39c:	mov	r3, #0
   5a3a0:	str	r3, [r6, #56]	; 0x38
   5a3a4:	b	55f84 <fputs@plt+0x44ebc>
   5a3a8:	mov	r1, #4
   5a3ac:	mov	r0, r7
   5a3b0:	bl	4491c <fputs@plt+0x33854>
   5a3b4:	cmp	r0, #0
   5a3b8:	beq	5a39c <fputs@plt+0x492d4>
   5a3bc:	mov	r5, r0
   5a3c0:	b	56e7c <fputs@plt+0x45db4>
   5a3c4:	ldr	r3, [sl, #56]	; 0x38
   5a3c8:	ldr	r2, [r4, #4]
   5a3cc:	ldr	r8, [r3, r2, lsl #2]
   5a3d0:	ldr	r3, [r8, #16]
   5a3d4:	ldrb	r3, [r3, #66]	; 0x42
   5a3d8:	cmp	r3, #1
   5a3dc:	bne	5a408 <fputs@plt+0x49340>
   5a3e0:	ldrb	r6, [r8, #2]
   5a3e4:	cmp	r6, #0
   5a3e8:	beq	5a41c <fputs@plt+0x49354>
   5a3ec:	ldr	r3, [r4, #8]
   5a3f0:	ldr	r2, [sp, #28]
   5a3f4:	mov	r0, #40	; 0x28
   5a3f8:	mov	r5, #0
   5a3fc:	mla	r0, r0, r3, r2
   5a400:	bl	23e28 <fputs@plt+0x12d60>
   5a404:	b	55f84 <fputs@plt+0x44ebc>
   5a408:	mov	r0, r8
   5a40c:	bl	439c8 <fputs@plt+0x32900>
   5a410:	subs	r5, r0, #0
   5a414:	beq	5a3e0 <fputs@plt+0x49318>
   5a418:	b	56e7c <fputs@plt+0x45db4>
   5a41c:	ldr	r5, [r8, #16]
   5a420:	mov	r0, r5
   5a424:	bl	19700 <fputs@plt+0x8638>
   5a428:	add	r3, sp, #176	; 0xb0
   5a42c:	ldr	r2, [r5, #16]
   5a430:	mov	r0, r5
   5a434:	str	r3, [sp]
   5a438:	mov	r1, r6
   5a43c:	mov	r3, #1
   5a440:	strh	r6, [sp, #184]	; 0xb8
   5a444:	str	fp, [sp, #208]	; 0xd0
   5a448:	str	r6, [sp, #200]	; 0xc8
   5a44c:	bl	43b84 <fputs@plt+0x32abc>
   5a450:	subs	r5, r0, #0
   5a454:	bne	56e7c <fputs@plt+0x45db4>
   5a458:	ldr	r0, [sp, #192]	; 0xc0
   5a45c:	ldrb	r3, [r0]
   5a460:	tst	r3, #128	; 0x80
   5a464:	streq	r3, [sp, #140]	; 0x8c
   5a468:	beq	5a474 <fputs@plt+0x493ac>
   5a46c:	add	r1, sp, #140	; 0x8c
   5a470:	bl	1a460 <fputs@plt+0x9398>
   5a474:	ldr	r3, [sp, #140]	; 0x8c
   5a478:	cmp	r3, #2
   5a47c:	bls	5a550 <fputs@plt+0x49488>
   5a480:	ldr	r2, [sp, #188]	; 0xbc
   5a484:	cmp	r2, r3
   5a488:	blt	5a550 <fputs@plt+0x49488>
   5a48c:	ldr	r2, [sp, #192]	; 0xc0
   5a490:	sub	r3, r3, #1
   5a494:	add	r0, r2, r3
   5a498:	ldrb	r3, [r2, r3]
   5a49c:	tst	r3, #128	; 0x80
   5a4a0:	streq	r3, [sp, #144]	; 0x90
   5a4a4:	beq	5a4b0 <fputs@plt+0x493e8>
   5a4a8:	add	r1, sp, #144	; 0x90
   5a4ac:	bl	1a460 <fputs@plt+0x9398>
   5a4b0:	ldr	r1, [sp, #144]	; 0x90
   5a4b4:	sub	r2, r1, #1
   5a4b8:	sub	r3, r1, #7
   5a4bc:	clz	r3, r3
   5a4c0:	lsr	r3, r3, #5
   5a4c4:	cmp	r2, #8
   5a4c8:	orrhi	r3, r3, #1
   5a4cc:	cmp	r3, #0
   5a4d0:	bne	5a550 <fputs@plt+0x49488>
   5a4d4:	ldr	r3, [pc, #3216]	; 5b16c <fputs@plt+0x4a0a4>
   5a4d8:	ldr	r0, [sp, #188]	; 0xbc
   5a4dc:	add	r3, r3, r1
   5a4e0:	ldrb	r2, [r3, #820]	; 0x334
   5a4e4:	ldr	r3, [sp, #140]	; 0x8c
   5a4e8:	add	r3, r2, r3
   5a4ec:	cmp	r0, r3
   5a4f0:	bcc	5a550 <fputs@plt+0x49488>
   5a4f4:	ldr	r3, [sp, #192]	; 0xc0
   5a4f8:	sub	r0, r0, r2
   5a4fc:	add	r0, r3, r0
   5a500:	add	r2, sp, #248	; 0xf8
   5a504:	bl	18b58 <fputs@plt+0x7a90>
   5a508:	add	r0, sp, #176	; 0xb0
   5a50c:	ldrd	r6, [sp, #248]	; 0xf8
   5a510:	bl	23bac <fputs@plt+0x12ae4>
   5a514:	ldrb	r3, [r4]
   5a518:	cmp	r3, #112	; 0x70
   5a51c:	bne	5a574 <fputs@plt+0x494ac>
   5a520:	ldr	r2, [r4, #12]
   5a524:	ldr	r3, [sl, #56]	; 0x38
   5a528:	ldr	r3, [r3, r2, lsl #2]
   5a52c:	mov	r2, #0
   5a530:	strb	r2, [r3, #2]
   5a534:	mov	r2, #1
   5a538:	strd	r6, [r3, #40]	; 0x28
   5a53c:	strb	r2, [r3, #3]
   5a540:	ldr	r2, [r4, #16]
   5a544:	str	r8, [r3, #48]	; 0x30
   5a548:	str	r2, [r3, #52]	; 0x34
   5a54c:	b	55f84 <fputs@plt+0x44ebc>
   5a550:	add	r0, sp, #176	; 0xb0
   5a554:	bl	23bac <fputs@plt+0x12ae4>
   5a558:	ldr	r0, [pc, #2996]	; 5b114 <fputs@plt+0x4a04c>
   5a55c:	bl	2e81c <fputs@plt+0x1d754>
   5a560:	cmp	r0, #0
   5a564:	bne	5cda8 <fputs@plt+0x4bce0>
   5a568:	mov	r6, #0
   5a56c:	mov	r7, #0
   5a570:	b	5a514 <fputs@plt+0x4944c>
   5a574:	ldr	r1, [r4, #8]
   5a578:	ldr	r0, [sl, #8]
   5a57c:	bl	23fe8 <fputs@plt+0x12f20>
   5a580:	mov	r3, #4
   5a584:	strd	r6, [r0]
   5a588:	strh	r3, [r0, #8]
   5a58c:	b	55f84 <fputs@plt+0x44ebc>
   5a590:	ldr	r2, [r4, #4]
   5a594:	ldr	r3, [sl, #56]	; 0x38
   5a598:	cmp	r7, #115	; 0x73
   5a59c:	mov	r1, #40	; 0x28
   5a5a0:	ldr	r2, [r3, r2, lsl #2]
   5a5a4:	ldr	r0, [sp, #28]
   5a5a8:	mov	r8, #0
   5a5ac:	ldr	r3, [r2, #24]
   5a5b0:	str	r3, [sp, #176]	; 0xb0
   5a5b4:	ldr	r3, [r4, #16]
   5a5b8:	strh	r3, [sp, #184]	; 0xb8
   5a5bc:	mvnls	r3, #0
   5a5c0:	movhi	r3, #0
   5a5c4:	strb	r3, [sp, #186]	; 0xba
   5a5c8:	ldr	r3, [r4, #12]
   5a5cc:	mla	r3, r1, r3, r0
   5a5d0:	str	r3, [sp, #180]	; 0xb4
   5a5d4:	ldr	r5, [r2, #16]
   5a5d8:	mov	r0, r5
   5a5dc:	bl	19700 <fputs@plt+0x8638>
   5a5e0:	ldrd	r6, [r5, #16]
   5a5e4:	mov	r3, #0
   5a5e8:	mvn	r2, #-2147483647	; 0x80000001
   5a5ec:	subs	r0, r6, #1
   5a5f0:	sbc	r1, r7, #0
   5a5f4:	cmp	r1, r3
   5a5f8:	cmpeq	r0, r2
   5a5fc:	bls	5a630 <fputs@plt+0x49568>
   5a600:	ldr	r0, [pc, #2832]	; 5b118 <fputs@plt+0x4a050>
   5a604:	bl	2e81c <fputs@plt+0x1d754>
   5a608:	mov	r5, r0
   5a60c:	ldrb	r3, [r4]
   5a610:	tst	r3, #1
   5a614:	rsbeq	r8, r8, #0
   5a618:	addne	r8, r8, #1
   5a61c:	cmp	r5, #0
   5a620:	bne	56e7c <fputs@plt+0x45db4>
   5a624:	cmp	r8, #0
   5a628:	bgt	55f70 <fputs@plt+0x44ea8>
   5a62c:	b	55f84 <fputs@plt+0x44ebc>
   5a630:	add	r3, sp, #256	; 0x100
   5a634:	add	r7, sp, #248	; 0xf8
   5a638:	strh	r8, [r3]
   5a63c:	mov	r0, r5
   5a640:	str	r7, [sp]
   5a644:	mov	r3, #1
   5a648:	mov	r2, r6
   5a64c:	mov	r1, r8
   5a650:	str	fp, [sp, #280]	; 0x118
   5a654:	str	r8, [sp, #272]	; 0x110
   5a658:	bl	43b84 <fputs@plt+0x32abc>
   5a65c:	subs	r5, r0, #0
   5a660:	bne	5a60c <fputs@plt+0x49544>
   5a664:	add	r2, sp, #176	; 0xb0
   5a668:	ldr	r1, [sp, #264]	; 0x108
   5a66c:	ldr	r0, [sp, #260]	; 0x104
   5a670:	bl	2fa2c <fputs@plt+0x1e964>
   5a674:	mov	r8, r0
   5a678:	mov	r0, r7
   5a67c:	bl	23bac <fputs@plt+0x12ae4>
   5a680:	b	5a60c <fputs@plt+0x49544>
   5a684:	ldr	r1, [r4, #8]
   5a688:	ldr	r0, [sl, #8]
   5a68c:	bl	23fe8 <fputs@plt+0x12f20>
   5a690:	mov	r2, #1
   5a694:	ldr	r3, [fp, #168]	; 0xa8
   5a698:	add	r3, r3, #1
   5a69c:	strh	r2, [r0, #8]
   5a6a0:	ldr	r2, [fp, #156]	; 0x9c
   5a6a4:	str	r0, [sp, #40]	; 0x28
   5a6a8:	cmp	r2, r3
   5a6ac:	movgt	r3, #2
   5a6b0:	strbgt	r3, [sl, #86]	; 0x56
   5a6b4:	movgt	r5, #6
   5a6b8:	bgt	56e7c <fputs@plt+0x45db4>
   5a6bc:	ldr	r3, [r4, #12]
   5a6c0:	ldr	r8, [r4, #4]
   5a6c4:	str	r3, [sp, #56]	; 0x38
   5a6c8:	lsl	r3, r3, #4
   5a6cc:	str	r3, [sp, #72]	; 0x48
   5a6d0:	ldr	r2, [sp, #72]	; 0x48
   5a6d4:	ldr	r3, [fp, #16]
   5a6d8:	add	r3, r3, r2
   5a6dc:	ldr	r7, [r3, #4]
   5a6e0:	ldm	r7, {r3, r6}
   5a6e4:	ldr	r5, [r6, #8]
   5a6e8:	str	r3, [r6, #4]
   5a6ec:	mov	r3, #0
   5a6f0:	cmp	r5, r3
   5a6f4:	str	r3, [sp, #144]	; 0x90
   5a6f8:	movne	r5, r3
   5a6fc:	ldrne	r9, [pc, #2584]	; 5b11c <fputs@plt+0x4a054>
   5a700:	bne	5a718 <fputs@plt+0x49650>
   5a704:	cmp	r8, #1
   5a708:	bhi	5a784 <fputs@plt+0x496bc>
   5a70c:	ldr	r0, [pc, #2572]	; 5b120 <fputs@plt+0x4a058>
   5a710:	bl	2e81c <fputs@plt+0x1d754>
   5a714:	mov	r9, r0
   5a718:	ldr	r3, [sp, #40]	; 0x28
   5a71c:	mov	r0, r5
   5a720:	asr	r1, r5, #31
   5a724:	mov	r2, #4
   5a728:	cmp	r9, #0
   5a72c:	strh	r2, [r3, #8]
   5a730:	strd	r0, [r3]
   5a734:	bne	5cdb0 <fputs@plt+0x4bce8>
   5a738:	cmp	r5, #0
   5a73c:	beq	55f84 <fputs@plt+0x44ebc>
   5a740:	ldr	r2, [fp, #16]
   5a744:	ldr	r3, [sp, #72]	; 0x48
   5a748:	ldr	r1, [r4, #4]
   5a74c:	add	r3, r2, r3
   5a750:	ldr	r0, [r3, #12]
   5a754:	ldr	r2, [r0, #16]
   5a758:	cmp	r2, #0
   5a75c:	bne	5a940 <fputs@plt+0x49878>
   5a760:	ldr	r2, [r0, #32]
   5a764:	cmp	r2, #0
   5a768:	bne	5a958 <fputs@plt+0x49890>
   5a76c:	ldr	r3, [sp, #56]	; 0x38
   5a770:	mov	r5, r9
   5a774:	add	r2, r3, #1
   5a778:	uxtb	r3, r2
   5a77c:	str	r3, [sp, #88]	; 0x58
   5a780:	b	55f84 <fputs@plt+0x44ebc>
   5a784:	mov	r3, r5
   5a788:	add	r2, sp, #144	; 0x90
   5a78c:	mov	r1, r8
   5a790:	mov	r0, r6
   5a794:	bl	3da38 <fputs@plt+0x2c970>
   5a798:	cmp	r0, #0
   5a79c:	mov	r9, r0
   5a7a0:	str	r0, [sp, #140]	; 0x8c
   5a7a4:	bne	5a718 <fputs@plt+0x49650>
   5a7a8:	mov	r2, r0
   5a7ac:	mov	r1, r8
   5a7b0:	mov	r0, r7
   5a7b4:	bl	44370 <fputs@plt+0x332a8>
   5a7b8:	cmp	r0, #0
   5a7bc:	mov	r5, r0
   5a7c0:	str	r0, [sp, #140]	; 0x8c
   5a7c4:	beq	5a7dc <fputs@plt+0x49714>
   5a7c8:	ldr	r0, [sp, #144]	; 0x90
   5a7cc:	bl	3d128 <fputs@plt+0x2c060>
   5a7d0:	mov	r5, r9
   5a7d4:	ldr	r9, [sp, #140]	; 0x8c
   5a7d8:	b	5a718 <fputs@plt+0x49650>
   5a7dc:	ldrb	r3, [r6, #17]
   5a7e0:	cmp	r3, #0
   5a7e4:	beq	5a928 <fputs@plt+0x49860>
   5a7e8:	add	r2, sp, #176	; 0xb0
   5a7ec:	mov	r1, #4
   5a7f0:	mov	r0, r7
   5a7f4:	bl	199c0 <fputs@plt+0x88f8>
   5a7f8:	ldr	r3, [sp, #176]	; 0xb0
   5a7fc:	cmp	r8, r3
   5a800:	bne	5a87c <fputs@plt+0x497b4>
   5a804:	add	r1, sp, #140	; 0x8c
   5a808:	ldr	r0, [sp, #144]	; 0x90
   5a80c:	bl	410c4 <fputs@plt+0x2fffc>
   5a810:	ldr	r0, [sp, #144]	; 0x90
   5a814:	bl	3d128 <fputs@plt+0x2c060>
   5a818:	ldr	r9, [sp, #140]	; 0x8c
   5a81c:	cmp	r9, #0
   5a820:	bne	5a718 <fputs@plt+0x49650>
   5a824:	ldr	r2, [sp, #176]	; 0xb0
   5a828:	sub	r2, r2, #1
   5a82c:	str	r2, [sp, #176]	; 0xb0
   5a830:	ldr	r2, [pc, #2284]	; 5b124 <fputs@plt+0x4a05c>
   5a834:	ldr	r1, [r6, #32]
   5a838:	ldr	r0, [r2, #608]	; 0x260
   5a83c:	bl	6fcc0 <fputs@plt+0x5ebf8>
   5a840:	add	r8, r0, #1
   5a844:	ldr	r5, [sp, #176]	; 0xb0
   5a848:	cmp	r5, r8
   5a84c:	beq	5a91c <fputs@plt+0x49854>
   5a850:	mov	r1, r5
   5a854:	mov	r0, r6
   5a858:	bl	15c74 <fputs@plt+0x4bac>
   5a85c:	cmp	r5, r0
   5a860:	beq	5a91c <fputs@plt+0x49854>
   5a864:	mov	r2, r5
   5a868:	mov	r1, #4
   5a86c:	mov	r0, r7
   5a870:	bl	3fbe8 <fputs@plt+0x2eb20>
   5a874:	str	r0, [sp, #140]	; 0x8c
   5a878:	b	5a7d0 <fputs@plt+0x49708>
   5a87c:	ldr	r0, [sp, #144]	; 0x90
   5a880:	bl	3d128 <fputs@plt+0x2c060>
   5a884:	mov	r3, r5
   5a888:	add	r2, sp, #248	; 0xf8
   5a88c:	ldr	r1, [sp, #176]	; 0xb0
   5a890:	mov	r0, r6
   5a894:	bl	3da38 <fputs@plt+0x2c970>
   5a898:	cmp	r0, #0
   5a89c:	mov	r9, r0
   5a8a0:	str	r0, [sp, #140]	; 0x8c
   5a8a4:	bne	5a718 <fputs@plt+0x49650>
   5a8a8:	mov	r3, r0
   5a8ac:	stm	sp, {r8, r9}
   5a8b0:	mov	r2, #1
   5a8b4:	ldr	r1, [sp, #248]	; 0xf8
   5a8b8:	mov	r0, r6
   5a8bc:	bl	40694 <fputs@plt+0x2f5cc>
   5a8c0:	str	r0, [sp, #140]	; 0x8c
   5a8c4:	ldr	r0, [sp, #248]	; 0xf8
   5a8c8:	bl	3d128 <fputs@plt+0x2c060>
   5a8cc:	ldr	r9, [sp, #140]	; 0x8c
   5a8d0:	cmp	r9, #0
   5a8d4:	bne	5a718 <fputs@plt+0x49650>
   5a8d8:	mov	r3, r9
   5a8dc:	add	r2, sp, #248	; 0xf8
   5a8e0:	ldr	r1, [sp, #176]	; 0xb0
   5a8e4:	mov	r0, r6
   5a8e8:	str	r9, [sp, #248]	; 0xf8
   5a8ec:	bl	3da38 <fputs@plt+0x2c970>
   5a8f0:	add	r1, sp, #432	; 0x1b0
   5a8f4:	str	r0, [r1, #-292]!	; 0xfffffedc
   5a8f8:	ldr	r0, [sp, #248]	; 0xf8
   5a8fc:	bl	410c4 <fputs@plt+0x2fffc>
   5a900:	ldr	r0, [sp, #248]	; 0xf8
   5a904:	bl	3d128 <fputs@plt+0x2c060>
   5a908:	ldr	r9, [sp, #140]	; 0x8c
   5a90c:	cmp	r9, #0
   5a910:	bne	5a718 <fputs@plt+0x49650>
   5a914:	ldr	r9, [sp, #176]	; 0xb0
   5a918:	b	5a824 <fputs@plt+0x4975c>
   5a91c:	sub	r5, r5, #1
   5a920:	str	r5, [sp, #176]	; 0xb0
   5a924:	b	5a844 <fputs@plt+0x4977c>
   5a928:	ldr	r0, [sp, #144]	; 0x90
   5a92c:	add	r1, sp, #140	; 0x8c
   5a930:	bl	410c4 <fputs@plt+0x2fffc>
   5a934:	ldr	r0, [sp, #144]	; 0x90
   5a938:	bl	3d128 <fputs@plt+0x2c060>
   5a93c:	b	5a7d4 <fputs@plt+0x4970c>
   5a940:	ldr	ip, [r2, #8]
   5a944:	ldr	r2, [r2]
   5a948:	ldr	lr, [ip, #28]
   5a94c:	cmp	lr, r5
   5a950:	streq	r1, [ip, #28]
   5a954:	b	5a758 <fputs@plt+0x49690>
   5a958:	ldr	r0, [r2, #8]
   5a95c:	ldr	r2, [r2]
   5a960:	ldr	ip, [r0, #44]	; 0x2c
   5a964:	cmp	ip, r5
   5a968:	streq	r1, [r0, #44]	; 0x2c
   5a96c:	b	5a764 <fputs@plt+0x4969c>
   5a970:	mov	r3, #0
   5a974:	str	r3, [sp, #248]	; 0xf8
   5a978:	ldr	r2, [r4, #8]
   5a97c:	ldr	r3, [fp, #16]
   5a980:	ldr	r1, [r4, #4]
   5a984:	add	r3, r3, r2, lsl #4
   5a988:	ldr	r2, [r4, #12]
   5a98c:	ldr	r0, [r3, #4]
   5a990:	cmp	r2, #0
   5a994:	addne	r2, sp, #248	; 0xf8
   5a998:	bl	44370 <fputs@plt+0x332a8>
   5a99c:	ldr	r2, [r4, #12]
   5a9a0:	cmp	r2, #0
   5a9a4:	mov	r5, r0
   5a9a8:	beq	5a9e0 <fputs@plt+0x49918>
   5a9ac:	ldr	r3, [sl, #92]	; 0x5c
   5a9b0:	ldr	r0, [sp, #248]	; 0xf8
   5a9b4:	add	r3, r3, r0
   5a9b8:	str	r3, [sl, #92]	; 0x5c
   5a9bc:	ble	5a9e0 <fputs@plt+0x49918>
   5a9c0:	mov	r1, #40	; 0x28
   5a9c4:	ldr	r3, [sp, #28]
   5a9c8:	mul	r1, r1, r2
   5a9cc:	ldrd	r2, [r3, r1]
   5a9d0:	adds	r2, r2, r0
   5a9d4:	adc	r3, r3, r0, asr #31
   5a9d8:	ldr	r0, [sp, #28]
   5a9dc:	strd	r2, [r0, r1]
   5a9e0:	cmp	r5, #0
   5a9e4:	beq	55f84 <fputs@plt+0x44ebc>
   5a9e8:	b	56e7c <fputs@plt+0x45db4>
   5a9ec:	ldr	r2, [r4, #4]
   5a9f0:	ldr	r3, [sl, #56]	; 0x38
   5a9f4:	ldr	r3, [r3, r2, lsl #2]
   5a9f8:	ldrb	r2, [r3]
   5a9fc:	cmp	r2, #1
   5aa00:	bne	5aa14 <fputs@plt+0x4994c>
   5aa04:	ldr	r1, [r3, #16]
   5aa08:	mov	r0, fp
   5aa0c:	bl	2366c <fputs@plt+0x125a4>
   5aa10:	b	55f84 <fputs@plt+0x44ebc>
   5aa14:	ldr	r3, [r3, #16]
   5aa18:	mov	r2, #0
   5aa1c:	ldr	r1, [r3, #52]	; 0x34
   5aa20:	ldr	r0, [r3]
   5aa24:	bl	44370 <fputs@plt+0x332a8>
   5aa28:	subs	r5, r0, #0
   5aa2c:	beq	55f84 <fputs@plt+0x44ebc>
   5aa30:	b	56e7c <fputs@plt+0x45db4>
   5aa34:	ldr	r1, [r4, #8]
   5aa38:	ldr	r0, [sl, #8]
   5aa3c:	bl	23fe8 <fputs@plt+0x12f20>
   5aa40:	add	r1, sp, #432	; 0x1b0
   5aa44:	mov	r3, #0
   5aa48:	str	r3, [r1, #-184]!	; 0xffffff48
   5aa4c:	ldr	r2, [r4, #4]
   5aa50:	ldr	r3, [fp, #16]
   5aa54:	add	r3, r3, r2, lsl #4
   5aa58:	ldrb	r2, [r4]
   5aa5c:	cmp	r2, #122	; 0x7a
   5aa60:	moveq	r2, #1
   5aa64:	movne	r2, #2
   5aa68:	mov	r6, r0
   5aa6c:	ldr	r0, [r3, #4]
   5aa70:	bl	443f0 <fputs@plt+0x33328>
   5aa74:	subs	r5, r0, #0
   5aa78:	bne	56e7c <fputs@plt+0x45db4>
   5aa7c:	ldr	r2, [sp, #248]	; 0xf8
   5aa80:	asr	r3, r2, #31
   5aa84:	strd	r2, [r6]
   5aa88:	b	55f84 <fputs@plt+0x44ebc>
   5aa8c:	ldr	r2, [r4, #4]
   5aa90:	ldr	r1, [fp, #16]
   5aa94:	add	r3, sl, #44	; 0x2c
   5aa98:	str	r2, [sp, #256]	; 0x100
   5aa9c:	str	fp, [sp, #248]	; 0xf8
   5aaa0:	str	r3, [sp, #252]	; 0xfc
   5aaa4:	ldr	r0, [pc, #1660]	; 5b128 <fputs@plt+0x4a060>
   5aaa8:	ldr	r3, [r4, #16]
   5aaac:	cmp	r2, #1
   5aab0:	str	r3, [sp]
   5aab4:	ldr	r3, [pc, #1648]	; 5b12c <fputs@plt+0x4a064>
   5aab8:	ldr	r2, [r1, r2, lsl #4]
   5aabc:	moveq	r3, r0
   5aac0:	ldr	r1, [pc, #1640]	; 5b130 <fputs@plt+0x4a068>
   5aac4:	mov	r0, fp
   5aac8:	bl	3808c <fputs@plt+0x26fc4>
   5aacc:	subs	r6, r0, #0
   5aad0:	beq	5ab34 <fputs@plt+0x49a6c>
   5aad4:	mov	r3, #1
   5aad8:	strb	r3, [fp, #149]	; 0x95
   5aadc:	mov	r3, #0
   5aae0:	str	r3, [sp, #260]	; 0x104
   5aae4:	str	r3, [sp]
   5aae8:	ldr	r2, [pc, #1604]	; 5b134 <fputs@plt+0x4a06c>
   5aaec:	add	r3, sp, #248	; 0xf8
   5aaf0:	mov	r1, r6
   5aaf4:	mov	r0, fp
   5aaf8:	bl	5da68 <fputs@plt+0x4c9a0>
   5aafc:	mov	r1, r6
   5ab00:	subs	r5, r0, #0
   5ab04:	mov	r0, fp
   5ab08:	ldreq	r5, [sp, #260]	; 0x104
   5ab0c:	bl	1d524 <fputs@plt+0xc45c>
   5ab10:	mov	r3, #0
   5ab14:	cmp	r5, r3
   5ab18:	strb	r3, [fp, #149]	; 0x95
   5ab1c:	beq	55f84 <fputs@plt+0x44ebc>
   5ab20:	mov	r0, fp
   5ab24:	bl	1ec58 <fputs@plt+0xdb90>
   5ab28:	cmp	r5, #7
   5ab2c:	bne	56e7c <fputs@plt+0x45db4>
   5ab30:	b	56554 <fputs@plt+0x4548c>
   5ab34:	mov	r5, #7
   5ab38:	b	5ab20 <fputs@plt+0x49a58>
   5ab3c:	ldr	r1, [r4, #4]
   5ab40:	mov	r0, fp
   5ab44:	bl	5dd90 <fputs@plt+0x4ccc8>
   5ab48:	subs	r5, r0, #0
   5ab4c:	beq	55f84 <fputs@plt+0x44ebc>
   5ab50:	b	56e7c <fputs@plt+0x45db4>
   5ab54:	ldr	r2, [r4, #4]
   5ab58:	ldr	r3, [fp, #16]
   5ab5c:	ldr	r1, [r4, #16]
   5ab60:	add	r3, r3, r2, lsl #4
   5ab64:	mov	r2, #0
   5ab68:	ldr	r0, [r3, #12]
   5ab6c:	add	r0, r0, #8
   5ab70:	bl	1df64 <fputs@plt+0xce9c>
   5ab74:	mov	r1, r0
   5ab78:	mov	r0, fp
   5ab7c:	bl	1e140 <fputs@plt+0xd078>
   5ab80:	ldr	r3, [fp, #24]
   5ab84:	orr	r3, r3, #2
   5ab88:	str	r3, [fp, #24]
   5ab8c:	b	55f84 <fputs@plt+0x44ebc>
   5ab90:	ldr	r2, [r4, #4]
   5ab94:	ldr	r3, [fp, #16]
   5ab98:	ldr	r1, [r4, #16]
   5ab9c:	add	r3, r3, r2, lsl #4
   5aba0:	mov	r2, #0
   5aba4:	ldr	r0, [r3, #12]
   5aba8:	add	r0, r0, #24
   5abac:	bl	1df64 <fputs@plt+0xce9c>
   5abb0:	subs	r1, r0, #0
   5abb4:	beq	5abf4 <fputs@plt+0x49b2c>
   5abb8:	ldr	r2, [r1, #12]
   5abbc:	ldr	r3, [r2, #8]
   5abc0:	cmp	r1, r3
   5abc4:	ldreq	r3, [r1, #20]
   5abc8:	streq	r3, [r2, #8]
   5abcc:	beq	5abec <fputs@plt+0x49b24>
   5abd0:	cmp	r3, #0
   5abd4:	beq	5abec <fputs@plt+0x49b24>
   5abd8:	ldr	r2, [r3, #20]
   5abdc:	cmp	r1, r2
   5abe0:	bne	5ac04 <fputs@plt+0x49b3c>
   5abe4:	ldr	r2, [r1, #20]
   5abe8:	str	r2, [r3, #20]
   5abec:	mov	r0, fp
   5abf0:	bl	1e56c <fputs@plt+0xd4a4>
   5abf4:	ldr	r3, [fp, #24]
   5abf8:	orr	r3, r3, #2
   5abfc:	str	r3, [fp, #24]
   5ac00:	b	55f84 <fputs@plt+0x44ebc>
   5ac04:	mov	r3, r2
   5ac08:	b	5abd0 <fputs@plt+0x49b08>
   5ac0c:	ldr	r2, [r4, #4]
   5ac10:	ldr	r3, [fp, #16]
   5ac14:	ldr	r1, [r4, #16]
   5ac18:	add	r3, r3, r2, lsl #4
   5ac1c:	mov	r2, #0
   5ac20:	ldr	r0, [r3, #12]
   5ac24:	add	r0, r0, #40	; 0x28
   5ac28:	bl	1df64 <fputs@plt+0xce9c>
   5ac2c:	subs	r6, r0, #0
   5ac30:	beq	55f84 <fputs@plt+0x44ebc>
   5ac34:	ldr	r0, [r6, #20]
   5ac38:	ldr	r3, [r6, #24]
   5ac3c:	cmp	r0, r3
   5ac40:	bne	5ac68 <fputs@plt+0x49ba0>
   5ac44:	ldr	r1, [r6, #4]
   5ac48:	add	r0, r0, #8
   5ac4c:	bl	14ef8 <fputs@plt+0x3e30>
   5ac50:	ldr	r3, [r0, #60]	; 0x3c
   5ac54:	add	r2, r0, #60	; 0x3c
   5ac58:	cmp	r6, r3
   5ac5c:	bne	5ac84 <fputs@plt+0x49bbc>
   5ac60:	ldr	r3, [r6, #32]
   5ac64:	str	r3, [r2]
   5ac68:	mov	r1, r6
   5ac6c:	mov	r0, fp
   5ac70:	bl	1e880 <fputs@plt+0xd7b8>
   5ac74:	ldr	r3, [fp, #24]
   5ac78:	orr	r3, r3, #2
   5ac7c:	str	r3, [fp, #24]
   5ac80:	b	55f84 <fputs@plt+0x44ebc>
   5ac84:	add	r2, r3, #32
   5ac88:	ldr	r3, [r3, #32]
   5ac8c:	b	5ac58 <fputs@plt+0x49b90>
   5ac90:	ldr	r3, [r4, #8]
   5ac94:	ldr	r2, [r4, #12]
   5ac98:	str	r3, [sp, #72]	; 0x48
   5ac9c:	mov	r3, #40	; 0x28
   5aca0:	ldr	r1, [sp, #28]
   5aca4:	mul	r2, r3, r2
   5aca8:	ldr	r0, [sp, #28]
   5acac:	add	r1, r1, r2
   5acb0:	str	r1, [sp, #56]	; 0x38
   5acb4:	ldr	r1, [r4, #4]
   5acb8:	ldr	r2, [r0, r2]
   5acbc:	ldr	r8, [r4, #16]
   5acc0:	mla	r3, r3, r1, r0
   5acc4:	ldrb	r1, [r4, #3]
   5acc8:	str	r3, [sp, #40]	; 0x28
   5accc:	ldr	r3, [fp, #16]
   5acd0:	mov	r7, #1
   5acd4:	add	r3, r3, r1, lsl #4
   5acd8:	ldr	r3, [r3, #4]
   5acdc:	ldr	r6, [r3, #4]
   5ace0:	ldr	r3, [r3]
   5ace4:	ldr	r1, [r6, #4]
   5ace8:	ldr	r0, [r6, #44]	; 0x2c
   5acec:	ldr	r1, [r1, #24]
   5acf0:	str	r3, [r6, #4]
   5acf4:	ldr	r3, [r6]
   5acf8:	str	r2, [sp, #192]	; 0xc0
   5acfc:	str	r3, [sp, #180]	; 0xb4
   5ad00:	add	r2, sp, #248	; 0xf8
   5ad04:	mov	r3, #0
   5ad08:	str	r1, [sp, #80]	; 0x50
   5ad0c:	str	r6, [sp, #176]	; 0xb0
   5ad10:	str	r0, [sp, #188]	; 0xbc
   5ad14:	str	r3, [sp, #196]	; 0xc4
   5ad18:	str	r3, [sp, #200]	; 0xc8
   5ad1c:	str	r3, [sp, #204]	; 0xcc
   5ad20:	str	r3, [sp, #208]	; 0xd0
   5ad24:	str	r3, [sp, #212]	; 0xd4
   5ad28:	str	r3, [sp, #184]	; 0xb8
   5ad2c:	str	r3, [sp, #244]	; 0xf4
   5ad30:	str	r2, [sp, #220]	; 0xdc
   5ad34:	str	r2, [sp, #224]	; 0xe0
   5ad38:	mov	r2, #100	; 0x64
   5ad3c:	str	r2, [sp, #232]	; 0xe8
   5ad40:	ldr	r2, [pc, #1008]	; 5b138 <fputs@plt+0x4a070>
   5ad44:	cmp	r0, r3
   5ad48:	str	r3, [sp, #216]	; 0xd8
   5ad4c:	str	r3, [sp, #228]	; 0xe4
   5ad50:	str	r2, [sp, #236]	; 0xec
   5ad54:	strb	r3, [sp, #240]	; 0xf0
   5ad58:	strb	r7, [sp, #241]	; 0xf1
   5ad5c:	beq	5ad84 <fputs@plt+0x49cbc>
   5ad60:	lsr	r0, r0, #3
   5ad64:	add	r0, r0, r7
   5ad68:	mov	r1, #0
   5ad6c:	bl	20638 <fputs@plt+0xf570>
   5ad70:	cmp	r0, #0
   5ad74:	str	r0, [sp, #184]	; 0xb8
   5ad78:	bne	5ae30 <fputs@plt+0x49d68>
   5ad7c:	mov	r3, #1
   5ad80:	str	r3, [sp, #200]	; 0xc8
   5ad84:	ldr	r0, [sp, #244]	; 0xf4
   5ad88:	bl	1a9a0 <fputs@plt+0x98d8>
   5ad8c:	ldr	r0, [sp, #184]	; 0xb8
   5ad90:	bl	1a014 <fputs@plt+0x8f4c>
   5ad94:	ldr	r3, [sp, #200]	; 0xc8
   5ad98:	cmp	r3, #0
   5ad9c:	beq	5adb4 <fputs@plt+0x49cec>
   5ada0:	add	r0, sp, #216	; 0xd8
   5ada4:	bl	1d580 <fputs@plt+0xc4b8>
   5ada8:	ldr	r3, [sp, #196]	; 0xc4
   5adac:	add	r3, r3, #1
   5adb0:	str	r3, [sp, #196]	; 0xc4
   5adb4:	ldr	r6, [sp, #196]	; 0xc4
   5adb8:	cmp	r6, #0
   5adbc:	bne	5adc8 <fputs@plt+0x49d00>
   5adc0:	add	r0, sp, #216	; 0xd8
   5adc4:	bl	1d580 <fputs@plt+0xc4b8>
   5adc8:	add	r0, sp, #216	; 0xd8
   5adcc:	bl	1f950 <fputs@plt+0xe888>
   5add0:	ldr	r3, [sp, #56]	; 0x38
   5add4:	ldr	r1, [sp, #56]	; 0x38
   5add8:	ldrd	r2, [r3]
   5addc:	subs	r2, r2, r6
   5ade0:	sbc	r3, r3, r6, asr #31
   5ade4:	strd	r2, [r1]
   5ade8:	mov	r7, r0
   5adec:	ldr	r0, [sp, #40]	; 0x28
   5adf0:	bl	23e28 <fputs@plt+0x12d60>
   5adf4:	cmp	r6, #0
   5adf8:	beq	5ae20 <fputs@plt+0x49d58>
   5adfc:	cmp	r7, #0
   5ae00:	beq	56554 <fputs@plt+0x4548c>
   5ae04:	ldr	r3, [pc, #816]	; 5b13c <fputs@plt+0x4a074>
   5ae08:	mvn	r2, #0
   5ae0c:	str	r3, [sp]
   5ae10:	mov	r1, r7
   5ae14:	mov	r3, #1
   5ae18:	ldr	r0, [sp, #40]	; 0x28
   5ae1c:	bl	26dc0 <fputs@plt+0x15cf8>
   5ae20:	ldr	r1, [sp, #36]	; 0x24
   5ae24:	ldr	r0, [sp, #40]	; 0x28
   5ae28:	bl	27f28 <fputs@plt+0x16e60>
   5ae2c:	b	55f84 <fputs@plt+0x44ebc>
   5ae30:	ldr	r0, [r6, #32]
   5ae34:	bl	215dc <fputs@plt+0x10514>
   5ae38:	cmp	r0, #0
   5ae3c:	str	r0, [sp, #244]	; 0xf4
   5ae40:	beq	5ad7c <fputs@plt+0x49cb4>
   5ae44:	ldr	r3, [pc, #728]	; 5b124 <fputs@plt+0x4a05c>
   5ae48:	ldr	r1, [r6, #32]
   5ae4c:	add	r9, sp, #176	; 0xb0
   5ae50:	ldr	r0, [r3, #608]	; 0x260
   5ae54:	bl	6fcc0 <fputs@plt+0x5ebf8>
   5ae58:	ldr	r3, [sp, #188]	; 0xbc
   5ae5c:	sub	r8, r8, #4
   5ae60:	add	r0, r0, #1
   5ae64:	cmp	r0, r3
   5ae68:	andls	r1, r0, #7
   5ae6c:	ldrls	r2, [sp, #184]	; 0xb8
   5ae70:	ldrbls	r3, [r2, r0, lsr #3]
   5ae74:	orrls	r7, r3, r7, lsl r1
   5ae78:	ldr	r3, [pc, #704]	; 5b140 <fputs@plt+0x4a078>
   5ae7c:	strbls	r7, [r2, r0, lsr #3]
   5ae80:	str	r3, [sp, #204]	; 0xcc
   5ae84:	ldr	r3, [r6, #12]
   5ae88:	mov	r1, #1
   5ae8c:	mov	r0, r9
   5ae90:	ldr	r3, [r3, #56]	; 0x38
   5ae94:	mov	r7, #0
   5ae98:	ldr	r2, [r3, #32]
   5ae9c:	ldr	r3, [r3, #36]	; 0x24
   5aea0:	rev	r2, r2
   5aea4:	rev	r3, r3
   5aea8:	bl	3dd44 <fputs@plt+0x2cc7c>
   5aeac:	ldr	r2, [r6, #4]
   5aeb0:	str	r7, [sp, #204]	; 0xcc
   5aeb4:	ldr	r3, [r2, #24]
   5aeb8:	bic	r3, r3, #268435456	; 0x10000000
   5aebc:	str	r3, [r2, #24]
   5aec0:	ldr	r3, [sp, #72]	; 0x48
   5aec4:	cmp	r3, r7
   5aec8:	ble	5aed8 <fputs@plt+0x49e10>
   5aecc:	ldr	r3, [sp, #192]	; 0xc0
   5aed0:	cmp	r3, #0
   5aed4:	bne	5af98 <fputs@plt+0x49ed0>
   5aed8:	ldr	r3, [r6, #4]
   5aedc:	ldr	r2, [sp, #80]	; 0x50
   5aee0:	mov	r8, #1
   5aee4:	str	r2, [r3, #24]
   5aee8:	ldr	r2, [sp, #188]	; 0xbc
   5aeec:	cmp	r8, r2
   5aef0:	bhi	5ad84 <fputs@plt+0x49cbc>
   5aef4:	ldr	r2, [sp, #192]	; 0xc0
   5aef8:	cmp	r2, #0
   5aefc:	beq	5ad84 <fputs@plt+0x49cbc>
   5af00:	ldr	r2, [sp, #184]	; 0xb8
   5af04:	and	r7, r8, #7
   5af08:	mov	r3, #1
   5af0c:	ldrb	r2, [r2, r8, lsr #3]
   5af10:	lsl	r7, r3, r7
   5af14:	tst	r2, r7
   5af18:	lsr	r9, r8, #3
   5af1c:	bne	5af50 <fputs@plt+0x49e88>
   5af20:	mov	r1, r8
   5af24:	mov	r0, r6
   5af28:	bl	15c74 <fputs@plt+0x4bac>
   5af2c:	cmp	r8, r0
   5af30:	bne	5af40 <fputs@plt+0x49e78>
   5af34:	ldrb	r2, [r6, #17]
   5af38:	cmp	r2, #0
   5af3c:	bne	5af50 <fputs@plt+0x49e88>
   5af40:	mov	r2, r8
   5af44:	ldr	r1, [pc, #504]	; 5b144 <fputs@plt+0x4a07c>
   5af48:	add	r0, sp, #176	; 0xb0
   5af4c:	bl	39110 <fputs@plt+0x28048>
   5af50:	ldr	r2, [sp, #184]	; 0xb8
   5af54:	ldrb	r2, [r2, r9]
   5af58:	tst	r2, r7
   5af5c:	beq	5af90 <fputs@plt+0x49ec8>
   5af60:	mov	r1, r8
   5af64:	mov	r0, r6
   5af68:	bl	15c74 <fputs@plt+0x4bac>
   5af6c:	cmp	r8, r0
   5af70:	bne	5af90 <fputs@plt+0x49ec8>
   5af74:	ldrb	r2, [r6, #17]
   5af78:	cmp	r2, #0
   5af7c:	beq	5af90 <fputs@plt+0x49ec8>
   5af80:	mov	r2, r8
   5af84:	ldr	r1, [pc, #444]	; 5b148 <fputs@plt+0x4a080>
   5af88:	add	r0, sp, #176	; 0xb0
   5af8c:	bl	39110 <fputs@plt+0x28048>
   5af90:	add	r8, r8, #1
   5af94:	b	5aee8 <fputs@plt+0x49e20>
   5af98:	ldr	r1, [r8, #4]!
   5af9c:	cmp	r1, #0
   5afa0:	beq	5afe0 <fputs@plt+0x49f18>
   5afa4:	ldrb	r3, [r6, #17]
   5afa8:	cmp	r3, #0
   5afac:	cmpne	r1, #1
   5afb0:	ble	5afc4 <fputs@plt+0x49efc>
   5afb4:	mov	r3, #0
   5afb8:	mov	r2, #1
   5afbc:	mov	r0, r9
   5afc0:	bl	3db80 <fputs@plt+0x2cab8>
   5afc4:	mvn	r2, #0
   5afc8:	mvn	r3, #-2147483648	; 0x80000000
   5afcc:	mov	r0, r9
   5afd0:	strd	r2, [sp]
   5afd4:	add	r2, sp, #144	; 0x90
   5afd8:	ldr	r1, [r8]
   5afdc:	bl	3df30 <fputs@plt+0x2ce68>
   5afe0:	add	r7, r7, #1
   5afe4:	b	5aec0 <fputs@plt+0x49df8>
   5afe8:	ldr	r6, [r4, #4]
   5afec:	mov	r3, #40	; 0x28
   5aff0:	ldr	r2, [sp, #28]
   5aff4:	ldr	r7, [r4, #8]
   5aff8:	mla	r6, r3, r6, r2
   5affc:	mla	r7, r3, r7, r2
   5b000:	ldrh	r3, [r6, #8]
   5b004:	tst	r3, #32
   5b008:	beq	5b01c <fputs@plt+0x49f54>
   5b00c:	ldrd	r2, [r7]
   5b010:	ldr	r0, [r6]
   5b014:	bl	1f8cc <fputs@plt+0xe804>
   5b018:	b	55f84 <fputs@plt+0x44ebc>
   5b01c:	mov	r0, r6
   5b020:	bl	23d1c <fputs@plt+0x12c54>
   5b024:	ldrh	r3, [r6, #8]
   5b028:	tst	r3, #32
   5b02c:	bne	5b00c <fputs@plt+0x49f44>
   5b030:	b	56554 <fputs@plt+0x4548c>
   5b034:	ldr	r2, [r4, #4]
   5b038:	mov	r3, #40	; 0x28
   5b03c:	mul	r3, r3, r2
   5b040:	ldr	r2, [sp, #28]
   5b044:	add	r6, r2, r3
   5b048:	ldrh	r2, [r6, #8]
   5b04c:	tst	r2, #32
   5b050:	beq	5b104 <fputs@plt+0x4a03c>
   5b054:	ldr	r2, [sp, #28]
   5b058:	ldr	r8, [r2, r3]
   5b05c:	ldrh	r3, [r8, #26]
   5b060:	tst	r3, #2
   5b064:	bne	5b088 <fputs@plt+0x49fc0>
   5b068:	tst	r3, #1
   5b06c:	bne	5b07c <fputs@plt+0x49fb4>
   5b070:	ldr	r0, [r8, #8]
   5b074:	bl	18550 <fputs@plt+0x7488>
   5b078:	str	r0, [r8, #8]
   5b07c:	ldrh	r3, [r8, #26]
   5b080:	orr	r3, r3, #2
   5b084:	strh	r3, [r8, #26]
   5b088:	ldr	r3, [r8, #8]
   5b08c:	cmp	r3, #0
   5b090:	beq	5b104 <fputs@plt+0x4a03c>
   5b094:	ldrd	r6, [r3]
   5b098:	ldr	r3, [r3, #8]
   5b09c:	cmp	r3, #0
   5b0a0:	str	r3, [r8, #8]
   5b0a4:	ldreq	r1, [r8]
   5b0a8:	beq	5b0dc <fputs@plt+0x4a014>
   5b0ac:	ldr	r1, [r4, #12]
   5b0b0:	ldr	ip, [sp, #28]
   5b0b4:	mov	r0, #40	; 0x28
   5b0b8:	mov	r2, r6
   5b0bc:	mov	r3, r7
   5b0c0:	mla	r0, r0, r1, ip
   5b0c4:	bl	23f90 <fputs@plt+0x12ec8>
   5b0c8:	b	59f4c <fputs@plt+0x48e84>
   5b0cc:	ldr	r9, [r1]
   5b0d0:	ldr	r0, [r8, #4]
   5b0d4:	bl	1d524 <fputs@plt+0xc45c>
   5b0d8:	mov	r1, r9
   5b0dc:	cmp	r1, #0
   5b0e0:	bne	5b0cc <fputs@plt+0x4a004>
   5b0e4:	mov	r3, #1
   5b0e8:	str	r1, [r8]
   5b0ec:	strh	r1, [r8, #24]
   5b0f0:	str	r1, [r8, #8]
   5b0f4:	str	r1, [r8, #12]
   5b0f8:	str	r1, [r8, #20]
   5b0fc:	strh	r3, [r8, #26]
   5b100:	b	5b0ac <fputs@plt+0x49fe4>
   5b104:	mov	r0, r6
   5b108:	bl	23e28 <fputs@plt+0x12d60>
   5b10c:	b	59f38 <fputs@plt+0x48e70>
   5b110:	andeq	r1, r9, r0, lsr #15
   5b114:			; <UNDEFINED> instruction: 0x00011ab4
   5b118:	ldrdeq	r1, [r1], -r6
   5b11c:	andeq	r0, r0, r6, lsl #2
   5b120:	andeq	pc, r0, r7, ror fp	; <UNPREDICTABLE>
   5b124:	andeq	fp, r8, r0, lsr #2
   5b128:	andeq	r7, r7, lr, asr fp
   5b12c:	andeq	r7, r7, r1, ror fp
   5b130:	andeq	r7, r7, r5, asr #25
   5b134:	andeq	ip, r6, ip, lsr #4
   5b138:	blcc	fe70d940 <stderr@@GLIBC_2.4+0xfe681bf0>
   5b13c:	andeq	sl, r1, r4, lsl r0
   5b140:	andeq	r7, r7, r5, lsl #26
   5b144:	andeq	r7, r7, r5, lsl sp
   5b148:	andeq	r7, r7, fp, lsr #26
   5b14c:	andeq	r7, r7, sp, asr #26
   5b150:	stclgt	12, cr12, [ip], {205}	; 0xcd
   5b154:	andeq	r6, r7, r2, ror #10
   5b158:	andeq	r8, r7, r5, lsr #18
   5b15c:	andeq	r7, r7, r4, lsl #23
   5b160:	andeq	r7, r7, pc, ror fp
   5b164:	andeq	r7, r7, r2, ror sp
   5b168:	andeq	r0, r0, r2, lsl #20
   5b16c:			; <UNDEFINED> instruction: 0x00072ab8
   5b170:	andeq	r7, r7, r6, lsr #27
   5b174:	andeq	r7, r7, lr, asr #27
   5b178:	andeq	r7, r7, fp, lsl #23
   5b17c:	andeq	r7, r7, fp, lsr #23
   5b180:	strdeq	r7, [r7], -r9
   5b184:	andeq	r7, r7, sl, lsl lr
   5b188:	andeq	r7, r7, r1, lsr #28
   5b18c:			; <UNDEFINED> instruction: 0x00077eb5
   5b190:	andeq	r7, r7, sp, lsl pc
   5b194:	muleq	r7, r3, pc	; <UNPREDICTABLE>
   5b198:	andeq	r8, r7, r7, asr r0
   5b19c:	andeq	r8, r7, r8, asr #1
   5b1a0:	andeq	r8, r7, r3, ror #2
   5b1a4:	andeq	r3, r7, ip, ror sl
   5b1a8:	ldr	r8, [r4, #4]
   5b1ac:	mov	r3, #40	; 0x28
   5b1b0:	ldr	r2, [sp, #28]
   5b1b4:	ldr	r1, [sp, #28]
   5b1b8:	mla	r8, r3, r8, r2
   5b1bc:	ldr	r2, [r4, #12]
   5b1c0:	ldr	r9, [r4, #16]
   5b1c4:	mla	r3, r3, r2, r1
   5b1c8:	str	r3, [sp, #40]	; 0x28
   5b1cc:	ldrh	r3, [r8, #8]
   5b1d0:	tst	r3, #32
   5b1d4:	beq	5b280 <fputs@plt+0x4a1b8>
   5b1d8:	cmp	r9, #0
   5b1dc:	beq	5b2e8 <fputs@plt+0x4a220>
   5b1e0:	ldr	r3, [sp, #40]	; 0x28
   5b1e4:	ldr	r6, [r8]
   5b1e8:	ldrd	r2, [r3]
   5b1ec:	strd	r2, [sp, #56]	; 0x38
   5b1f0:	ldr	r3, [r6, #28]
   5b1f4:	cmp	r9, r3
   5b1f8:	beq	5b2d4 <fputs@plt+0x4a20c>
   5b1fc:	ldr	r3, [r6, #8]
   5b200:	cmp	r3, #0
   5b204:	beq	5b2d0 <fputs@plt+0x4a208>
   5b208:	add	r2, r6, #20
   5b20c:	str	r2, [sp, #72]	; 0x48
   5b210:	ldrh	r2, [r6, #26]
   5b214:	tst	r2, #1
   5b218:	bne	5b228 <fputs@plt+0x4a160>
   5b21c:	mov	r0, r3
   5b220:	bl	18550 <fputs@plt+0x7488>
   5b224:	mov	r3, r0
   5b228:	ldr	r7, [r6, #20]
   5b22c:	cmp	r7, #0
   5b230:	bne	5b298 <fputs@plt+0x4a1d0>
   5b234:	mov	r0, r6
   5b238:	str	r3, [sp, #80]	; 0x50
   5b23c:	bl	1f868 <fputs@plt+0xe7a0>
   5b240:	ldr	r3, [sp, #72]	; 0x48
   5b244:	cmp	r0, #0
   5b248:	str	r0, [r3]
   5b24c:	mov	r2, r0
   5b250:	ldr	r3, [sp, #80]	; 0x50
   5b254:	beq	5b2b8 <fputs@plt+0x4a1f0>
   5b258:	mov	r0, #0
   5b25c:	mov	r1, #0
   5b260:	str	r7, [r2, #8]
   5b264:	strd	r0, [r2]
   5b268:	mov	r0, r3
   5b26c:	str	r2, [sp, #72]	; 0x48
   5b270:	bl	156e4 <fputs@plt+0x461c>
   5b274:	ldr	r2, [sp, #72]	; 0x48
   5b278:	str	r0, [r2, #12]
   5b27c:	b	5b2b8 <fputs@plt+0x4a1f0>
   5b280:	mov	r0, r8
   5b284:	bl	23d1c <fputs@plt+0x12c54>
   5b288:	ldrh	r3, [r8, #8]
   5b28c:	tst	r3, #32
   5b290:	bne	5b1d8 <fputs@plt+0x4a110>
   5b294:	b	56554 <fputs@plt+0x4548c>
   5b298:	ldr	r0, [r7, #12]
   5b29c:	add	r2, r7, #8
   5b2a0:	cmp	r0, #0
   5b2a4:	str	r2, [sp, #72]	; 0x48
   5b2a8:	bne	5b2fc <fputs@plt+0x4a234>
   5b2ac:	mov	r0, r3
   5b2b0:	bl	156e4 <fputs@plt+0x461c>
   5b2b4:	str	r0, [r7, #12]
   5b2b8:	mov	r3, #0
   5b2bc:	str	r3, [r6, #8]
   5b2c0:	str	r3, [r6, #12]
   5b2c4:	ldrh	r3, [r6, #26]
   5b2c8:	orr	r3, r3, #1
   5b2cc:	strh	r3, [r6, #26]
   5b2d0:	str	r9, [r6, #28]
   5b2d4:	ldr	r2, [r6, #20]
   5b2d8:	cmp	r2, #0
   5b2dc:	bne	5b330 <fputs@plt+0x4a268>
   5b2e0:	cmp	r9, #0
   5b2e4:	blt	55f84 <fputs@plt+0x44ebc>
   5b2e8:	ldr	r3, [sp, #40]	; 0x28
   5b2ec:	ldr	r0, [r8]
   5b2f0:	ldrd	r2, [r3]
   5b2f4:	bl	1f8cc <fputs@plt+0xe804>
   5b2f8:	b	55f84 <fputs@plt+0x44ebc>
   5b2fc:	add	r2, sp, #248	; 0xf8
   5b300:	add	r1, sp, #176	; 0xb0
   5b304:	str	r3, [sp, #80]	; 0x50
   5b308:	bl	15610 <fputs@plt+0x4548>
   5b30c:	mov	r3, #0
   5b310:	str	r3, [r7, #12]
   5b314:	ldr	r3, [sp, #80]	; 0x50
   5b318:	ldr	r0, [sp, #176]	; 0xb0
   5b31c:	mov	r1, r3
   5b320:	bl	155a4 <fputs@plt+0x44dc>
   5b324:	ldr	r7, [r7, #8]
   5b328:	mov	r3, r0
   5b32c:	b	5b22c <fputs@plt+0x4a164>
   5b330:	ldr	r3, [r2, #12]
   5b334:	cmp	r3, #0
   5b338:	ldreq	r2, [r2, #8]
   5b33c:	beq	5b2d8 <fputs@plt+0x4a210>
   5b340:	ldrd	r0, [r3]
   5b344:	ldrd	r6, [sp, #56]	; 0x38
   5b348:	cmp	r0, r6
   5b34c:	sbcs	ip, r1, r7
   5b350:	ldrlt	r3, [r3, #8]
   5b354:	blt	5b334 <fputs@plt+0x4a26c>
   5b358:	ldrd	r6, [sp, #56]	; 0x38
   5b35c:	cmp	r6, r0
   5b360:	sbcs	r1, r7, r1
   5b364:	bge	55f70 <fputs@plt+0x44ea8>
   5b368:	ldr	r3, [r3, #12]
   5b36c:	b	5b334 <fputs@plt+0x4a26c>
   5b370:	ldrb	r3, [r4, #3]
   5b374:	ldr	r6, [r4, #16]
   5b378:	cmp	r3, #0
   5b37c:	ldrne	r1, [r6, #20]
   5b380:	ldrne	r3, [sl, #176]	; 0xb0
   5b384:	bne	5b3b0 <fputs@plt+0x4a2e8>
   5b388:	ldr	r2, [sl, #184]	; 0xb8
   5b38c:	ldr	r3, [fp, #132]	; 0x84
   5b390:	cmp	r2, r3
   5b394:	blt	5b3c8 <fputs@plt+0x4a300>
   5b398:	ldr	r1, [pc, #-596]	; 5b14c <fputs@plt+0x4a084>
   5b39c:	mov	r0, sl
   5b3a0:	bl	37fd8 <fputs@plt+0x26f10>
   5b3a4:	mov	r5, #1
   5b3a8:	b	56e7c <fputs@plt+0x45db4>
   5b3ac:	ldr	r3, [r3, #4]
   5b3b0:	cmp	r3, #0
   5b3b4:	beq	5b388 <fputs@plt+0x4a2c0>
   5b3b8:	ldr	r2, [r3, #28]
   5b3bc:	cmp	r1, r2
   5b3c0:	bne	5b3ac <fputs@plt+0x4a2e4>
   5b3c4:	b	55f84 <fputs@plt+0x44ebc>
   5b3c8:	ldr	r2, [r4, #12]
   5b3cc:	mov	r3, #40	; 0x28
   5b3d0:	mul	r3, r3, r2
   5b3d4:	ldr	r2, [sp, #28]
   5b3d8:	add	r7, r2, r3
   5b3dc:	ldrh	r2, [r7, #8]
   5b3e0:	tst	r2, #64	; 0x40
   5b3e4:	bne	5b584 <fputs@plt+0x4a4bc>
   5b3e8:	ldr	r2, [r6, #12]
   5b3ec:	ldr	r8, [r6, #8]
   5b3f0:	cmp	r2, #0
   5b3f4:	add	r8, r2, r8
   5b3f8:	addeq	r8, r8, #1
   5b3fc:	mov	r3, #10
   5b400:	add	r2, r2, #20
   5b404:	mla	r3, r3, r8, r2
   5b408:	ldr	r2, [r6, #16]
   5b40c:	mov	r0, fp
   5b410:	add	r2, r2, r3, lsl #2
   5b414:	asr	r3, r2, #31
   5b418:	bl	1f9d8 <fputs@plt+0xe910>
   5b41c:	subs	r9, r0, #0
   5b420:	beq	56554 <fputs@plt+0x4548c>
   5b424:	mov	r0, r7
   5b428:	bl	23bac <fputs@plt+0x12ae4>
   5b42c:	mov	r3, #64	; 0x40
   5b430:	str	r9, [r7]
   5b434:	strh	r3, [r7, #8]
   5b438:	ldr	r3, [r6, #12]
   5b43c:	str	r8, [r9, #64]	; 0x40
   5b440:	str	r3, [r9, #68]	; 0x44
   5b444:	ldr	r3, [sp, #32]
   5b448:	str	sl, [r9]
   5b44c:	sub	r4, r4, r3
   5b450:	ldr	r3, [sl, #8]
   5b454:	asr	r2, r4, #2
   5b458:	str	r3, [r9, #16]
   5b45c:	ldr	r3, [sl, #28]
   5b460:	ldr	r4, [pc, #-792]	; 5b150 <fputs@plt+0x4a088>
   5b464:	str	r3, [r9, #56]	; 0x38
   5b468:	ldr	r3, [sl, #56]	; 0x38
   5b46c:	mul	r4, r4, r2
   5b470:	str	r3, [r9, #24]
   5b474:	ldr	r3, [sl, #36]	; 0x24
   5b478:	mov	r2, #128	; 0x80
   5b47c:	str	r3, [r9, #44]	; 0x2c
   5b480:	ldr	r3, [sl, #4]
   5b484:	str	r4, [r9, #48]	; 0x30
   5b488:	str	r3, [r9, #8]
   5b48c:	ldr	r3, [sl, #32]
   5b490:	str	r3, [r9, #52]	; 0x34
   5b494:	ldr	r3, [r6, #20]
   5b498:	str	r3, [r9, #28]
   5b49c:	ldr	r3, [sl, #200]	; 0xc8
   5b4a0:	str	r3, [r9, #20]
   5b4a4:	ldr	r3, [sl, #196]	; 0xc4
   5b4a8:	str	r3, [r9, #60]	; 0x3c
   5b4ac:	mov	r3, #40	; 0x28
   5b4b0:	mla	r8, r3, r8, r9
   5b4b4:	add	r3, r9, #80	; 0x50
   5b4b8:	add	r8, r8, #80	; 0x50
   5b4bc:	cmp	r3, r8
   5b4c0:	bne	5b574 <fputs@plt+0x4a4ac>
   5b4c4:	ldr	r3, [sl, #184]	; 0xb8
   5b4c8:	ldr	r0, [r9, #64]	; 0x40
   5b4cc:	add	r3, r3, #1
   5b4d0:	str	r3, [sl, #184]	; 0xb8
   5b4d4:	ldr	r3, [sl, #176]	; 0xb0
   5b4d8:	mov	r2, #40	; 0x28
   5b4dc:	str	r3, [r9, #4]
   5b4e0:	ldr	r3, [sp, #64]	; 0x40
   5b4e4:	mov	r1, #0
   5b4e8:	str	r3, [r9, #32]
   5b4ec:	ldr	r3, [sp, #68]	; 0x44
   5b4f0:	str	r3, [r9, #36]	; 0x24
   5b4f4:	ldr	r3, [sl, #92]	; 0x5c
   5b4f8:	str	r3, [r9, #72]	; 0x48
   5b4fc:	ldr	r3, [sl]
   5b500:	ldr	r3, [r3, #84]	; 0x54
   5b504:	str	r3, [r9, #76]	; 0x4c
   5b508:	ldr	r3, [sl, #204]	; 0xcc
   5b50c:	str	r3, [r9, #40]	; 0x28
   5b510:	add	r3, r9, #80	; 0x50
   5b514:	str	r3, [sp, #28]
   5b518:	ldr	ip, [sp, #28]
   5b51c:	str	r3, [sl, #8]
   5b520:	ldrh	r3, [r9, #68]	; 0x44
   5b524:	str	r0, [sl, #28]
   5b528:	mla	r0, r2, r0, ip
   5b52c:	ldr	r2, [r6]
   5b530:	str	r0, [sl, #56]	; 0x38
   5b534:	str	r2, [sp, #32]
   5b538:	str	r2, [sl, #4]
   5b53c:	ldr	r2, [r6, #4]
   5b540:	add	r0, r0, r3, lsl #2
   5b544:	str	r3, [sl, #36]	; 0x24
   5b548:	str	r1, [sl, #204]	; 0xcc
   5b54c:	str	r1, [sl, #92]	; 0x5c
   5b550:	str	r9, [sl, #176]	; 0xb0
   5b554:	str	r2, [sl, #32]
   5b558:	str	r0, [sl, #200]	; 0xc8
   5b55c:	ldr	r2, [r6, #16]
   5b560:	ldr	r3, [sp, #32]
   5b564:	str	r2, [sl, #196]	; 0xc4
   5b568:	sub	r4, r3, #20
   5b56c:	bl	10eac <memset@plt>
   5b570:	b	55f84 <fputs@plt+0x44ebc>
   5b574:	strh	r2, [r3, #8]
   5b578:	str	fp, [r3, #32]
   5b57c:	add	r3, r3, #40	; 0x28
   5b580:	b	5b4bc <fputs@plt+0x4a3f4>
   5b584:	ldr	r2, [sp, #28]
   5b588:	ldr	r9, [r2, r3]
   5b58c:	b	5b4c4 <fputs@plt+0x4a3fc>
   5b590:	ldr	r1, [r4, #8]
   5b594:	ldr	r0, [sl, #8]
   5b598:	bl	23fe8 <fputs@plt+0x12f20>
   5b59c:	ldr	r2, [sl, #176]	; 0xb0
   5b5a0:	mov	ip, #20
   5b5a4:	ldr	r3, [r2, #48]	; 0x30
   5b5a8:	ldr	r1, [r2, #8]
   5b5ac:	mla	r3, ip, r3, r1
   5b5b0:	ldr	r1, [r4, #4]
   5b5b4:	mov	ip, #40	; 0x28
   5b5b8:	ldr	r3, [r3, #4]
   5b5bc:	add	r3, r3, r1
   5b5c0:	ldr	r1, [r2, #16]
   5b5c4:	mov	r2, #4096	; 0x1000
   5b5c8:	mla	r1, ip, r3, r1
   5b5cc:	bl	24040 <fputs@plt+0x12f78>
   5b5d0:	b	55f84 <fputs@plt+0x44ebc>
   5b5d4:	ldr	r3, [fp, #24]
   5b5d8:	ldr	r1, [r4, #8]
   5b5dc:	tst	r3, #16777216	; 0x1000000
   5b5e0:	beq	5b5fc <fputs@plt+0x4a534>
   5b5e4:	add	r0, fp, #448	; 0x1c0
   5b5e8:	ldrd	r2, [r0]
   5b5ec:	adds	r2, r2, r1
   5b5f0:	adc	r3, r3, r1, asr #31
   5b5f4:	strd	r2, [r0]
   5b5f8:	b	55f84 <fputs@plt+0x44ebc>
   5b5fc:	ldr	r3, [r4, #4]
   5b600:	cmp	r3, #0
   5b604:	beq	5b620 <fputs@plt+0x4a558>
   5b608:	add	r0, fp, #448	; 0x1c0
   5b60c:	ldrd	r2, [r0, #-8]
   5b610:	adds	r2, r2, r1
   5b614:	adc	r3, r3, r1, asr #31
   5b618:	strd	r2, [r0, #-8]
   5b61c:	b	55f84 <fputs@plt+0x44ebc>
   5b620:	ldrd	r2, [sl, #144]	; 0x90
   5b624:	adds	r2, r2, r1
   5b628:	adc	r3, r3, r1, asr #31
   5b62c:	strd	r2, [sl, #144]	; 0x90
   5b630:	b	55f84 <fputs@plt+0x44ebc>
   5b634:	ldr	r3, [r4, #4]
   5b638:	cmp	r3, #0
   5b63c:	beq	5b658 <fputs@plt+0x4a590>
   5b640:	add	r1, fp, #448	; 0x1c0
   5b644:	ldrd	r2, [r1, #-8]
   5b648:	orrs	r3, r2, r3
   5b64c:	bne	55f84 <fputs@plt+0x44ebc>
   5b650:	ldrd	r2, [r1]
   5b654:	b	58e44 <fputs@plt+0x47d7c>
   5b658:	ldrd	r2, [sl, #144]	; 0x90
   5b65c:	orrs	r3, r2, r3
   5b660:	bne	55f84 <fputs@plt+0x44ebc>
   5b664:	add	r3, fp, #448	; 0x1c0
   5b668:	ldrd	r2, [r3]
   5b66c:	b	58e44 <fputs@plt+0x47d7c>
   5b670:	ldr	r3, [sl, #176]	; 0xb0
   5b674:	cmp	r3, #0
   5b678:	bne	5b694 <fputs@plt+0x4a5cc>
   5b67c:	ldr	r6, [r4, #4]
   5b680:	mov	r3, #40	; 0x28
   5b684:	ldr	r2, [sp, #28]
   5b688:	mla	r6, r3, r6, r2
   5b68c:	b	5b6b0 <fputs@plt+0x4a5e8>
   5b690:	mov	r3, r2
   5b694:	ldr	r2, [r3, #4]
   5b698:	cmp	r2, #0
   5b69c:	bne	5b690 <fputs@plt+0x4a5c8>
   5b6a0:	ldr	r6, [r4, #4]
   5b6a4:	ldr	r3, [r3, #16]
   5b6a8:	mov	r2, #40	; 0x28
   5b6ac:	mla	r6, r2, r6, r3
   5b6b0:	mov	r0, r6
   5b6b4:	bl	1b068 <fputs@plt+0x9fa0>
   5b6b8:	ldr	r3, [r4, #8]
   5b6bc:	mov	r7, #40	; 0x28
   5b6c0:	mul	r7, r7, r3
   5b6c4:	ldr	r3, [sp, #28]
   5b6c8:	add	r0, r3, r7
   5b6cc:	bl	1b068 <fputs@plt+0x9fa0>
   5b6d0:	ldr	r3, [sp, #28]
   5b6d4:	ldrd	r0, [r3, r7]
   5b6d8:	ldrd	r2, [r6]
   5b6dc:	cmp	r2, r0
   5b6e0:	sbcs	r3, r3, r1
   5b6e4:	strdlt	r0, [r6]
   5b6e8:	b	55f84 <fputs@plt+0x44ebc>
   5b6ec:	ldr	r2, [r4, #4]
   5b6f0:	mov	r3, #40	; 0x28
   5b6f4:	mul	r3, r3, r2
   5b6f8:	ldr	r2, [sp, #28]
   5b6fc:	ldrd	r0, [r2, r3]
   5b700:	cmp	r0, #1
   5b704:	sbcs	r2, r1, #0
   5b708:	blt	55f84 <fputs@plt+0x44ebc>
   5b70c:	ldr	r2, [r4, #12]
   5b710:	subs	r0, r0, r2
   5b714:	sbc	r1, r1, r2, asr #31
   5b718:	ldr	r2, [sp, #28]
   5b71c:	strd	r0, [r2, r3]
   5b720:	b	55f70 <fputs@plt+0x44ea8>
   5b724:	ldr	r7, [r4, #4]
   5b728:	mov	r6, #40	; 0x28
   5b72c:	ldr	r1, [r4, #8]
   5b730:	mul	r7, r6, r7
   5b734:	ldr	r0, [sl, #8]
   5b738:	ldr	r8, [r4, #12]
   5b73c:	bl	23fe8 <fputs@plt+0x12f20>
   5b740:	ldr	r3, [sp, #28]
   5b744:	ldrd	r2, [r3, r7]
   5b748:	cmp	r2, #1
   5b74c:	sbcs	r1, r3, #0
   5b750:	mvnlt	r2, #0
   5b754:	mvnlt	r3, #0
   5b758:	blt	5b780 <fputs@plt+0x4a6b8>
   5b75c:	mul	r6, r6, r8
   5b760:	ldr	r1, [sp, #28]
   5b764:	ldrd	r6, [r6, r1]
   5b768:	cmp	r6, #0
   5b76c:	sbcs	r1, r7, #0
   5b770:	movlt	r6, #0
   5b774:	movlt	r7, #0
   5b778:	adds	r2, r2, r6
   5b77c:	adc	r3, r3, r7
   5b780:	strd	r2, [r0]
   5b784:	b	55f84 <fputs@plt+0x44ebc>
   5b788:	ldr	r2, [r4, #4]
   5b78c:	mov	r3, #40	; 0x28
   5b790:	mul	r3, r3, r2
   5b794:	ldr	r2, [sp, #28]
   5b798:	ldrd	r0, [r2, r3]
   5b79c:	orrs	r2, r0, r1
   5b7a0:	beq	55f84 <fputs@plt+0x44ebc>
   5b7a4:	b	5b70c <fputs@plt+0x4a644>
   5b7a8:	ldr	r3, [r4, #4]
   5b7ac:	mov	r1, #40	; 0x28
   5b7b0:	ldr	r0, [sp, #28]
   5b7b4:	mul	r1, r1, r3
   5b7b8:	ldr	r3, [sp, #28]
   5b7bc:	ldrd	r2, [r3, r1]
   5b7c0:	subs	r2, r2, #1
   5b7c4:	sbc	r3, r3, #0
   5b7c8:	strd	r2, [r0, r1]
   5b7cc:	b	58e44 <fputs@plt+0x47d7c>
   5b7d0:	ldr	r3, [r4, #4]
   5b7d4:	mov	ip, #40	; 0x28
   5b7d8:	ldr	lr, [sp, #28]
   5b7dc:	mul	ip, ip, r3
   5b7e0:	ldr	r3, [sp, #28]
   5b7e4:	ldrd	r2, [r3, ip]
   5b7e8:	adds	r0, r2, #1
   5b7ec:	adc	r1, r3, #0
   5b7f0:	strd	r0, [lr, ip]
   5b7f4:	b	58e44 <fputs@plt+0x47d7c>
   5b7f8:	ldrb	r6, [r4, #3]
   5b7fc:	mov	r3, #0
   5b800:	mov	r0, fp
   5b804:	add	r2, r6, #7
   5b808:	lsl	r2, r2, #2
   5b80c:	bl	1ed14 <fputs@plt+0xdc4c>
   5b810:	cmp	r0, #0
   5b814:	beq	56554 <fputs@plt+0x4548c>
   5b818:	mov	r3, #0
   5b81c:	str	r3, [r0, #8]
   5b820:	ldr	r3, [r4, #16]
   5b824:	str	sl, [r0, #12]
   5b828:	str	r3, [r0, #4]
   5b82c:	ldr	r3, [sp, #32]
   5b830:	strb	r6, [r0, #26]
   5b834:	sub	r3, r4, r3
   5b838:	asr	r2, r3, #2
   5b83c:	ldr	r3, [pc, #-1780]	; 5b150 <fputs@plt+0x4a088>
   5b840:	mul	r3, r3, r2
   5b844:	str	r3, [r0, #16]
   5b848:	mvn	r3, #19
   5b84c:	strb	r3, [r4, #1]
   5b850:	mvn	r3, #111	; 0x6f
   5b854:	str	r0, [r4, #16]
   5b858:	strb	r3, [r4]
   5b85c:	ldr	r2, [r4, #12]
   5b860:	ldr	r3, [sp, #28]
   5b864:	ldr	r6, [r4, #16]
   5b868:	mov	ip, #40	; 0x28
   5b86c:	mla	r2, ip, r2, r3
   5b870:	ldr	r3, [r6, #8]
   5b874:	cmp	r2, r3
   5b878:	bne	5b908 <fputs@plt+0x4a840>
   5b87c:	ldr	r3, [r2, #12]
   5b880:	add	r7, sp, #248	; 0xf8
   5b884:	add	r3, r3, #1
   5b888:	str	r3, [r2, #12]
   5b88c:	add	r2, sp, #256	; 0x100
   5b890:	mov	r3, #1
   5b894:	strh	r3, [r2]
   5b898:	mov	r3, #0
   5b89c:	str	r3, [sp, #272]	; 0x110
   5b8a0:	str	fp, [sp, #280]	; 0x118
   5b8a4:	strb	r3, [r6, #25]
   5b8a8:	strb	r3, [r6, #24]
   5b8ac:	ldr	r3, [r6, #4]
   5b8b0:	str	r7, [r6]
   5b8b4:	add	r2, r6, #28
   5b8b8:	ldr	r3, [r3, #12]
   5b8bc:	ldrb	r1, [r6, #26]
   5b8c0:	mov	r0, r6
   5b8c4:	blx	r3
   5b8c8:	ldrb	r3, [r6, #25]
   5b8cc:	cmp	r3, #0
   5b8d0:	bne	5b940 <fputs@plt+0x4a878>
   5b8d4:	ldrb	r3, [r6, #24]
   5b8d8:	cmp	r3, #0
   5b8dc:	beq	55f84 <fputs@plt+0x44ebc>
   5b8e0:	ldr	r1, [r4, #-16]
   5b8e4:	cmp	r1, #0
   5b8e8:	beq	55f84 <fputs@plt+0x44ebc>
   5b8ec:	ldr	ip, [sp, #28]
   5b8f0:	mov	r0, #40	; 0x28
   5b8f4:	mov	r2, #1
   5b8f8:	mov	r3, #0
   5b8fc:	mla	r0, r0, r1, ip
   5b900:	bl	23f90 <fputs@plt+0x12ec8>
   5b904:	b	55f84 <fputs@plt+0x44ebc>
   5b908:	ldrb	r3, [r6, #26]
   5b90c:	str	r2, [r6, #8]
   5b910:	sub	r0, r3, #1
   5b914:	add	r3, r3, #6
   5b918:	add	r3, r6, r3, lsl #2
   5b91c:	cmn	r0, #1
   5b920:	beq	5b87c <fputs@plt+0x4a7b4>
   5b924:	ldr	r1, [r4, #8]
   5b928:	ldr	lr, [sp, #28]
   5b92c:	add	r1, r0, r1
   5b930:	sub	r0, r0, #1
   5b934:	mla	r1, ip, r1, lr
   5b938:	str	r1, [r3], #-4
   5b93c:	b	5b91c <fputs@plt+0x4a854>
   5b940:	ldr	r3, [r6, #20]
   5b944:	cmp	r3, #0
   5b948:	beq	5b968 <fputs@plt+0x4a8a0>
   5b94c:	mov	r0, r7
   5b950:	bl	2b2cc <fputs@plt+0x1a204>
   5b954:	ldr	r1, [pc, #-2056]	; 5b154 <fputs@plt+0x4a08c>
   5b958:	mov	r2, r0
   5b95c:	mov	r0, sl
   5b960:	bl	37fd8 <fputs@plt+0x26f10>
   5b964:	ldr	r5, [r6, #20]
   5b968:	add	r0, sp, #248	; 0xf8
   5b96c:	bl	23bac <fputs@plt+0x12ae4>
   5b970:	cmp	r5, #0
   5b974:	beq	5b8d4 <fputs@plt+0x4a80c>
   5b978:	b	56e7c <fputs@plt+0x45db4>
   5b97c:	ldr	r6, [r4, #4]
   5b980:	mov	r3, #40	; 0x28
   5b984:	ldr	r2, [sp, #28]
   5b988:	ldr	r1, [r4, #16]
   5b98c:	mla	r6, r3, r6, r2
   5b990:	mov	r0, r6
   5b994:	bl	1dae8 <fputs@plt+0xca20>
   5b998:	subs	r5, r0, #0
   5b99c:	beq	5b9bc <fputs@plt+0x4a8f4>
   5b9a0:	mov	r0, r6
   5b9a4:	bl	2b2cc <fputs@plt+0x1a204>
   5b9a8:	ldr	r1, [pc, #-2140]	; 5b154 <fputs@plt+0x4a08c>
   5b9ac:	mov	r2, r0
   5b9b0:	mov	r0, sl
   5b9b4:	bl	37fd8 <fputs@plt+0x26f10>
   5b9b8:	b	56e7c <fputs@plt+0x45db4>
   5b9bc:	ldr	r1, [sp, #36]	; 0x24
   5b9c0:	mov	r0, r6
   5b9c4:	bl	27f28 <fputs@plt+0x16e60>
   5b9c8:	mov	r0, r6
   5b9cc:	bl	16248 <fputs@plt+0x5180>
   5b9d0:	subs	r5, r0, #0
   5b9d4:	b	56df8 <fputs@plt+0x45d30>
   5b9d8:	mov	r3, #0
   5b9dc:	str	r3, [sp, #248]	; 0xf8
   5b9e0:	mvn	r3, #0
   5b9e4:	str	r3, [sp, #256]	; 0x100
   5b9e8:	str	r3, [sp, #252]	; 0xfc
   5b9ec:	add	r3, sp, #256	; 0x100
   5b9f0:	str	r3, [sp]
   5b9f4:	mov	r0, fp
   5b9f8:	add	r3, sp, #252	; 0xfc
   5b9fc:	ldmib	r4, {r1, r2}
   5ba00:	bl	46d38 <fputs@plt+0x35c70>
   5ba04:	subs	r5, r0, #0
   5ba08:	beq	5ba1c <fputs@plt+0x4a954>
   5ba0c:	cmp	r5, #5
   5ba10:	bne	56e7c <fputs@plt+0x45db4>
   5ba14:	mov	r3, #1
   5ba18:	str	r3, [sp, #248]	; 0xf8
   5ba1c:	ldr	r7, [r4, #12]
   5ba20:	mov	r6, #40	; 0x28
   5ba24:	mov	r5, #0
   5ba28:	mul	r7, r6, r7
   5ba2c:	add	r8, sp, #248	; 0xf8
   5ba30:	ldr	r2, [r8, r5, lsl #2]
   5ba34:	mla	r0, r6, r5, r7
   5ba38:	ldr	r1, [sp, #28]
   5ba3c:	asr	r3, r2, #31
   5ba40:	add	r0, r1, r0
   5ba44:	add	r5, r5, #1
   5ba48:	bl	23f90 <fputs@plt+0x12ec8>
   5ba4c:	cmp	r5, #3
   5ba50:	bne	5ba30 <fputs@plt+0x4a968>
   5ba54:	mov	r5, #0
   5ba58:	b	55f84 <fputs@plt+0x44ebc>
   5ba5c:	ldr	r1, [r4, #8]
   5ba60:	ldr	r0, [sl, #8]
   5ba64:	bl	23fe8 <fputs@plt+0x12f20>
   5ba68:	ldr	r2, [r4, #4]
   5ba6c:	ldr	r3, [fp, #16]
   5ba70:	ldr	r7, [r4, #12]
   5ba74:	add	r3, r3, r2, lsl #4
   5ba78:	cmn	r7, #1
   5ba7c:	ldr	r3, [r3, #4]
   5ba80:	str	r3, [sp, #40]	; 0x28
   5ba84:	ldr	r3, [r3, #4]
   5ba88:	ldr	r6, [r3]
   5ba8c:	ldrb	r8, [r6, #5]
   5ba90:	ldrb	r3, [r6, #17]
   5ba94:	moveq	r7, r8
   5ba98:	cmp	r3, #2
   5ba9c:	movhi	r7, r8
   5baa0:	mov	r9, r0
   5baa4:	bhi	5bac8 <fputs@plt+0x4aa00>
   5baa8:	ldr	r3, [r6, #68]	; 0x44
   5baac:	ldr	r3, [r3]
   5bab0:	cmp	r3, #0
   5bab4:	beq	5bac8 <fputs@plt+0x4aa00>
   5bab8:	ldrd	r2, [r6, #80]	; 0x50
   5babc:	cmp	r2, #1
   5bac0:	sbcs	r3, r3, #0
   5bac4:	movge	r7, r8
   5bac8:	ldrb	r3, [r6, #16]
   5bacc:	cmp	r3, #0
   5bad0:	ldreq	r0, [r6, #176]	; 0xb0
   5bad4:	ldrne	r0, [pc, #-2436]	; 5b158 <fputs@plt+0x4a090>
   5bad8:	cmp	r7, #5
   5badc:	bne	5bb0c <fputs@plt+0x4aa44>
   5bae0:	bl	1839c <fputs@plt+0x72d4>
   5bae4:	cmp	r0, #0
   5bae8:	beq	5bb04 <fputs@plt+0x4aa3c>
   5baec:	mov	r0, r6
   5baf0:	bl	15904 <fputs@plt+0x483c>
   5baf4:	cmp	r0, #0
   5baf8:	beq	5bb04 <fputs@plt+0x4aa3c>
   5bafc:	cmp	r8, #5
   5bb00:	bne	5bb1c <fputs@plt+0x4aa54>
   5bb04:	mov	r7, r8
   5bb08:	b	5ce78 <fputs@plt+0x4bdb0>
   5bb0c:	cmp	r7, r8
   5bb10:	beq	5ce78 <fputs@plt+0x4bdb0>
   5bb14:	cmp	r8, #5
   5bb18:	bne	5ce78 <fputs@plt+0x4bdb0>
   5bb1c:	ldrb	r3, [fp, #67]	; 0x43
   5bb20:	cmp	r3, #0
   5bb24:	bne	5bb4c <fputs@plt+0x4aa84>
   5bb28:	ldr	r3, [pc, #-2516]	; 5b15c <fputs@plt+0x4a094>
   5bb2c:	cmp	r7, #5
   5bb30:	ldr	r2, [pc, #-2520]	; 5b160 <fputs@plt+0x4a098>
   5bb34:	ldr	r1, [pc, #-2520]	; 5b164 <fputs@plt+0x4a09c>
   5bb38:	movne	r2, r3
   5bb3c:	mov	r0, sl
   5bb40:	bl	37fd8 <fputs@plt+0x26f10>
   5bb44:	mov	r5, #1
   5bb48:	b	56e7c <fputs@plt+0x45db4>
   5bb4c:	ldr	r3, [fp, #156]	; 0x9c
   5bb50:	cmp	r3, #1
   5bb54:	bgt	5bb28 <fputs@plt+0x4aa60>
   5bb58:	cmp	r8, #5
   5bb5c:	bne	5bc3c <fputs@plt+0x4ab74>
   5bb60:	ldr	r3, [r6, #216]	; 0xd8
   5bb64:	cmp	r3, #0
   5bb68:	bne	5bbc8 <fputs@plt+0x4ab00>
   5bb6c:	mov	r1, #1
   5bb70:	mov	r0, r6
   5bb74:	str	r3, [sp, #248]	; 0xf8
   5bb78:	bl	2283c <fputs@plt+0x11774>
   5bb7c:	subs	r5, r0, #0
   5bb80:	bne	5bbe8 <fputs@plt+0x4ab20>
   5bb84:	mov	r2, r5
   5bb88:	add	r3, sp, #248	; 0xf8
   5bb8c:	ldr	r1, [r6, #220]	; 0xdc
   5bb90:	ldr	r0, [r6]
   5bb94:	bl	13de4 <fputs@plt+0x2d1c>
   5bb98:	subs	r5, r0, #0
   5bb9c:	bne	5bbe8 <fputs@plt+0x4ab20>
   5bba0:	ldr	r3, [sp, #248]	; 0xf8
   5bba4:	cmp	r3, #0
   5bba8:	beq	5bbbc <fputs@plt+0x4aaf4>
   5bbac:	mov	r0, r6
   5bbb0:	bl	2320c <fputs@plt+0x12144>
   5bbb4:	subs	r5, r0, #0
   5bbb8:	bne	5bbe8 <fputs@plt+0x4ab20>
   5bbbc:	ldr	r3, [r6, #216]	; 0xd8
   5bbc0:	cmp	r3, #0
   5bbc4:	beq	5ce54 <fputs@plt+0x4bd8c>
   5bbc8:	mov	r1, #4
   5bbcc:	mov	r0, r6
   5bbd0:	bl	2283c <fputs@plt+0x11774>
   5bbd4:	subs	r5, r0, #0
   5bbd8:	beq	5ce24 <fputs@plt+0x4bd5c>
   5bbdc:	mov	r1, #1
   5bbe0:	mov	r0, r6
   5bbe4:	bl	15740 <fputs@plt+0x4678>
   5bbe8:	mov	r1, r8
   5bbec:	mov	r0, r6
   5bbf0:	bl	3c910 <fputs@plt+0x2b848>
   5bbf4:	ldr	r3, [pc, #-2708]	; 5b168 <fputs@plt+0x4a0a0>
   5bbf8:	strh	r3, [r9, #8]
   5bbfc:	cmp	r0, #6
   5bc00:	moveq	r0, #0
   5bc04:	ldrne	r3, [pc, #-2720]	; 5b16c <fputs@plt+0x4a0a4>
   5bc08:	addne	r0, r3, r0, lsl #2
   5bc0c:	ldrne	r0, [r0, #4012]	; 0xfac
   5bc10:	str	r0, [r9, #16]
   5bc14:	bl	1839c <fputs@plt+0x72d4>
   5bc18:	mov	r3, #1
   5bc1c:	strb	r3, [r9, #10]
   5bc20:	ldr	r1, [sp, #36]	; 0x24
   5bc24:	str	r0, [r9, #12]
   5bc28:	mov	r0, r9
   5bc2c:	bl	27f28 <fputs@plt+0x16e60>
   5bc30:	cmp	r5, #0
   5bc34:	beq	55f84 <fputs@plt+0x44ebc>
   5bc38:	b	56e7c <fputs@plt+0x45db4>
   5bc3c:	cmp	r8, #4
   5bc40:	bne	5bc50 <fputs@plt+0x4ab88>
   5bc44:	mov	r1, #2
   5bc48:	mov	r0, r6
   5bc4c:	bl	3c910 <fputs@plt+0x2b848>
   5bc50:	cmp	r5, #0
   5bc54:	beq	5ce60 <fputs@plt+0x4bd98>
   5bc58:	b	5bbe8 <fputs@plt+0x4ab20>
   5bc5c:	ldrb	r3, [fp, #67]	; 0x43
   5bc60:	add	r8, sl, #44	; 0x2c
   5bc64:	cmp	r3, #0
   5bc68:	bne	5bc84 <fputs@plt+0x4abbc>
   5bc6c:	ldr	r2, [pc, #-2820]	; 5b170 <fputs@plt+0x4a0a8>
   5bc70:	mov	r1, fp
   5bc74:	mov	r0, r8
   5bc78:	bl	20454 <fputs@plt+0xf38c>
   5bc7c:	mov	r5, #1
   5bc80:	b	56e7c <fputs@plt+0x45db4>
   5bc84:	ldr	r3, [fp, #152]	; 0x98
   5bc88:	cmp	r3, #1
   5bc8c:	ble	5bca8 <fputs@plt+0x4abe0>
   5bc90:	ldr	r2, [pc, #-2852]	; 5b174 <fputs@plt+0x4a0ac>
   5bc94:	mov	r1, fp
   5bc98:	mov	r0, r8
   5bc9c:	bl	20454 <fputs@plt+0xf38c>
   5bca0:	mov	r5, #1
   5bca4:	b	56e7c <fputs@plt+0x45db4>
   5bca8:	ldr	r3, [fp, #24]
   5bcac:	mov	r7, #0
   5bcb0:	str	r3, [sp, #72]	; 0x48
   5bcb4:	ldr	r3, [fp, #84]	; 0x54
   5bcb8:	ldrb	r1, [fp, #68]	; 0x44
   5bcbc:	str	r3, [sp, #80]	; 0x50
   5bcc0:	ldr	r3, [fp, #88]	; 0x58
   5bcc4:	cmp	r1, #2
   5bcc8:	str	r3, [sp, #100]	; 0x64
   5bccc:	ldr	r3, [fp, #180]	; 0xb4
   5bcd0:	str	r7, [fp, #180]	; 0xb4
   5bcd4:	str	r3, [sp, #104]	; 0x68
   5bcd8:	ldr	r3, [sp, #72]	; 0x48
   5bcdc:	ldr	r2, [pc, #-2924]	; 5b178 <fputs@plt+0x4a0b0>
   5bce0:	bic	r3, r3, #655360	; 0xa0000
   5bce4:	orr	r3, r3, #2097152	; 0x200000
   5bce8:	orr	r3, r3, #10240	; 0x2800
   5bcec:	str	r3, [fp, #24]
   5bcf0:	ldr	r3, [fp, #16]
   5bcf4:	mov	r1, r8
   5bcf8:	mov	r0, fp
   5bcfc:	ldr	r6, [r3, #4]
   5bd00:	ldr	r3, [r6, #4]
   5bd04:	ldr	r3, [r3]
   5bd08:	ldrb	r9, [r3, #16]
   5bd0c:	ldr	r3, [fp, #20]
   5bd10:	str	r3, [sp, #40]	; 0x28
   5bd14:	ldr	r3, [pc, #-2976]	; 5b17c <fputs@plt+0x4a0b4>
   5bd18:	movne	r2, r3
   5bd1c:	bl	6f1fc <fputs@plt+0x5e134>
   5bd20:	ldr	r3, [sp, #40]	; 0x28
   5bd24:	ldr	r2, [fp, #20]
   5bd28:	cmp	r3, r2
   5bd2c:	sublt	r3, r2, #-268435455	; 0xf0000001
   5bd30:	ldrlt	r1, [fp, #16]
   5bd34:	strge	r7, [sp, #40]	; 0x28
   5bd38:	addlt	r3, r1, r3, lsl #4
   5bd3c:	strlt	r3, [sp, #40]	; 0x28
   5bd40:	cmp	r0, #0
   5bd44:	mov	r5, r0
   5bd48:	bne	5be00 <fputs@plt+0x4ad38>
   5bd4c:	ldr	r3, [fp, #16]
   5bd50:	add	r3, r3, r2, lsl #4
   5bd54:	ldr	r7, [r3, #-12]
   5bd58:	mov	r0, r7
   5bd5c:	bl	4547c <fputs@plt+0x343b4>
   5bd60:	ldm	r6, {r2, r3}
   5bd64:	mov	r1, r8
   5bd68:	mov	r0, fp
   5bd6c:	str	r2, [r3, #4]
   5bd70:	ldr	r2, [r3, #32]
   5bd74:	ldr	r3, [r3, #36]	; 0x24
   5bd78:	str	r2, [sp, #56]	; 0x38
   5bd7c:	ldr	r2, [pc, #-3076]	; 5b180 <fputs@plt+0x4a0b8>
   5bd80:	str	r3, [sp, #108]	; 0x6c
   5bd84:	bl	6f1fc <fputs@plt+0x5e134>
   5bd88:	subs	r5, r0, #0
   5bd8c:	bne	5be00 <fputs@plt+0x4ad38>
   5bd90:	ldr	r2, [pc, #-3092]	; 5b184 <fputs@plt+0x4a0bc>
   5bd94:	mov	r1, r8
   5bd98:	mov	r0, fp
   5bd9c:	bl	6f1fc <fputs@plt+0x5e134>
   5bda0:	subs	r5, r0, #0
   5bda4:	bne	5be00 <fputs@plt+0x4ad38>
   5bda8:	mov	r1, #2
   5bdac:	mov	r0, r6
   5bdb0:	bl	3f57c <fputs@plt+0x2e4b4>
   5bdb4:	subs	r5, r0, #0
   5bdb8:	bne	5be00 <fputs@plt+0x4ad38>
   5bdbc:	ldr	r1, [r6, #4]
   5bdc0:	ldr	r2, [sp, #108]	; 0x6c
   5bdc4:	mov	r0, r7
   5bdc8:	ldr	r3, [r1]
   5bdcc:	ldr	r1, [r1, #32]
   5bdd0:	ldrb	r3, [r3, #5]
   5bdd4:	cmp	r3, #5
   5bdd8:	ldr	r3, [sp, #56]	; 0x38
   5bddc:	streq	r5, [fp, #76]	; 0x4c
   5bde0:	sub	r3, r3, r2
   5bde4:	str	r3, [sp, #56]	; 0x38
   5bde8:	ldr	r2, [sp, #56]	; 0x38
   5bdec:	mov	r3, #0
   5bdf0:	bl	2199c <fputs@plt+0x108d4>
   5bdf4:	cmp	r0, #0
   5bdf8:	beq	5be74 <fputs@plt+0x4adac>
   5bdfc:	mov	r5, #7
   5be00:	ldr	r3, [sp, #72]	; 0x48
   5be04:	mvn	r2, #0
   5be08:	str	r3, [fp, #24]
   5be0c:	ldr	r3, [sp, #80]	; 0x50
   5be10:	mov	r1, r2
   5be14:	str	r3, [fp, #84]	; 0x54
   5be18:	ldr	r3, [sp, #100]	; 0x64
   5be1c:	mov	r0, r6
   5be20:	str	r3, [fp, #88]	; 0x58
   5be24:	ldr	r3, [sp, #104]	; 0x68
   5be28:	str	r3, [fp, #180]	; 0xb4
   5be2c:	mov	r3, #1
   5be30:	bl	2199c <fputs@plt+0x108d4>
   5be34:	mov	r3, #1
   5be38:	strb	r3, [fp, #67]	; 0x43
   5be3c:	ldr	r3, [sp, #40]	; 0x28
   5be40:	cmp	r3, #0
   5be44:	beq	5be60 <fputs@plt+0x4ad98>
   5be48:	ldr	r0, [r3, #4]
   5be4c:	bl	464d0 <fputs@plt+0x35408>
   5be50:	ldr	r2, [sp, #40]	; 0x28
   5be54:	mov	r3, #0
   5be58:	str	r3, [r2, #4]
   5be5c:	str	r3, [r2, #12]
   5be60:	mov	r0, fp
   5be64:	bl	1ec58 <fputs@plt+0xdb90>
   5be68:	cmp	r5, #0
   5be6c:	beq	55f84 <fputs@plt+0x44ebc>
   5be70:	b	56e7c <fputs@plt+0x45db4>
   5be74:	cmp	r9, #0
   5be78:	beq	5c0b4 <fputs@plt+0x4afec>
   5be7c:	ldrb	r3, [fp, #69]	; 0x45
   5be80:	cmp	r3, #0
   5be84:	bne	5bdfc <fputs@plt+0x4ad34>
   5be88:	ldrsb	r1, [fp, #72]	; 0x48
   5be8c:	cmp	r1, #0
   5be90:	bge	5bea0 <fputs@plt+0x4add8>
   5be94:	mov	r0, r6
   5be98:	bl	11134 <fputs@plt+0x6c>
   5be9c:	mov	r1, r0
   5bea0:	mov	r0, r7
   5bea4:	bl	110d8 <fputs@plt+0x10>
   5bea8:	ldr	r2, [pc, #-3368]	; 5b188 <fputs@plt+0x4a0c0>
   5beac:	mov	r1, r8
   5beb0:	mov	r0, fp
   5beb4:	bl	12c74 <fputs@plt+0x1bac>
   5beb8:	subs	r5, r0, #0
   5bebc:	bne	5be00 <fputs@plt+0x4ad38>
   5bec0:	ldr	r2, [pc, #-3388]	; 5b18c <fputs@plt+0x4a0c4>
   5bec4:	mov	r1, r8
   5bec8:	mov	r0, fp
   5becc:	bl	12c74 <fputs@plt+0x1bac>
   5bed0:	subs	r5, r0, #0
   5bed4:	bne	5be00 <fputs@plt+0x4ad38>
   5bed8:	ldr	r2, [pc, #-3408]	; 5b190 <fputs@plt+0x4a0c8>
   5bedc:	mov	r1, r8
   5bee0:	mov	r0, fp
   5bee4:	bl	12c74 <fputs@plt+0x1bac>
   5bee8:	subs	r5, r0, #0
   5beec:	bne	5be00 <fputs@plt+0x4ad38>
   5bef0:	ldr	r3, [fp, #24]
   5bef4:	ldr	r2, [pc, #-3432]	; 5b194 <fputs@plt+0x4a0cc>
   5bef8:	orr	r3, r3, #134217728	; 0x8000000
   5befc:	str	r3, [fp, #24]
   5bf00:	mov	r1, r8
   5bf04:	mov	r0, fp
   5bf08:	bl	12c74 <fputs@plt+0x1bac>
   5bf0c:	ldr	r3, [fp, #24]
   5bf10:	bic	r3, r3, #134217728	; 0x8000000
   5bf14:	str	r3, [fp, #24]
   5bf18:	subs	r5, r0, #0
   5bf1c:	bne	5be00 <fputs@plt+0x4ad38>
   5bf20:	ldr	r2, [pc, #-3472]	; 5b198 <fputs@plt+0x4a0d0>
   5bf24:	mov	r1, r8
   5bf28:	mov	r0, fp
   5bf2c:	bl	12c74 <fputs@plt+0x1bac>
   5bf30:	subs	r5, r0, #0
   5bf34:	bne	5be00 <fputs@plt+0x4ad38>
   5bf38:	ldr	r2, [pc, #-3492]	; 5b19c <fputs@plt+0x4a0d4>
   5bf3c:	mov	r1, r8
   5bf40:	mov	r0, fp
   5bf44:	bl	12c74 <fputs@plt+0x1bac>
   5bf48:	subs	r5, r0, #0
   5bf4c:	bne	5be00 <fputs@plt+0x4ad38>
   5bf50:	ldr	r2, [pc, #-3512]	; 5b1a0 <fputs@plt+0x4a0d8>
   5bf54:	mov	r1, r8
   5bf58:	mov	r0, fp
   5bf5c:	bl	6f1fc <fputs@plt+0x5e134>
   5bf60:	subs	r5, r0, #0
   5bf64:	bne	5be00 <fputs@plt+0x4ad38>
   5bf68:	ldr	r9, [pc, #-3532]	; 5b1a4 <fputs@plt+0x4a0dc>
   5bf6c:	mov	r8, r5
   5bf70:	mov	r5, r9
   5bf74:	add	r2, sp, #176	; 0xb0
   5bf78:	ldrb	r3, [r5, r8]!
   5bf7c:	mov	r0, r6
   5bf80:	mov	r1, r3
   5bf84:	str	r3, [sp, #108]	; 0x6c
   5bf88:	bl	199c0 <fputs@plt+0x88f8>
   5bf8c:	ldrb	r2, [r5, #1]
   5bf90:	ldr	r1, [sp, #176]	; 0xb0
   5bf94:	ldr	r3, [sp, #108]	; 0x6c
   5bf98:	add	r2, r2, r1
   5bf9c:	mov	r0, r7
   5bfa0:	mov	r1, r3
   5bfa4:	bl	3fbe8 <fputs@plt+0x2eb20>
   5bfa8:	subs	r5, r0, #0
   5bfac:	bne	5be00 <fputs@plt+0x4ad38>
   5bfb0:	add	r8, r8, #2
   5bfb4:	cmp	r8, #10
   5bfb8:	bne	5bf70 <fputs@plt+0x4aea8>
   5bfbc:	ldr	r2, [r6, #4]
   5bfc0:	ldr	r3, [r6]
   5bfc4:	str	r3, [r2, #4]
   5bfc8:	ldr	r2, [r2]
   5bfcc:	ldm	r7, {r1, r3}
   5bfd0:	ldr	ip, [r2, #64]	; 0x40
   5bfd4:	str	r1, [r3, #4]
   5bfd8:	ldr	r2, [ip]
   5bfdc:	cmp	r2, #0
   5bfe0:	beq	5c01c <fputs@plt+0x4af54>
   5bfe4:	ldr	r2, [r3, #44]	; 0x2c
   5bfe8:	ldr	r8, [r3, #32]
   5bfec:	mov	r0, ip
   5bff0:	asr	r1, r8, #31
   5bff4:	umull	r8, r9, r8, r2
   5bff8:	mla	r9, r2, r1, r9
   5bffc:	add	r2, sp, #432	; 0x1b0
   5c000:	mov	r1, #11
   5c004:	strd	r8, [r2, #-184]!	; 0xffffff48
   5c008:	bl	13d7c <fputs@plt+0x2cb4>
   5c00c:	cmp	r0, #0
   5c010:	cmpne	r0, #12
   5c014:	mov	r5, r0
   5c018:	bne	5be00 <fputs@plt+0x4ad38>
   5c01c:	mov	r2, #48	; 0x30
   5c020:	mov	r1, #0
   5c024:	add	r0, sp, #248	; 0xf8
   5c028:	bl	10eac <memset@plt>
   5c02c:	ldr	r3, [r7]
   5c030:	mvn	r1, #-2147483648	; 0x80000000
   5c034:	mov	r8, #1
   5c038:	add	r0, sp, #248	; 0xf8
   5c03c:	str	r3, [sp, #268]	; 0x10c
   5c040:	str	r7, [sp, #272]	; 0x110
   5c044:	str	r6, [sp, #252]	; 0xfc
   5c048:	str	r8, [sp, #264]	; 0x108
   5c04c:	bl	454a8 <fputs@plt+0x343e0>
   5c050:	add	r0, sp, #248	; 0xf8
   5c054:	bl	467c8 <fputs@plt+0x35700>
   5c058:	subs	r5, r0, #0
   5c05c:	bne	5c0d4 <fputs@plt+0x4b00c>
   5c060:	ldr	r2, [r6, #4]
   5c064:	mov	r0, r7
   5c068:	ldrh	r3, [r2, #22]
   5c06c:	bic	r3, r3, #2
   5c070:	strh	r3, [r2, #22]
   5c074:	bl	4547c <fputs@plt+0x343b4>
   5c078:	subs	r5, r0, #0
   5c07c:	bne	5be00 <fputs@plt+0x4ad38>
   5c080:	mov	r0, r7
   5c084:	bl	11134 <fputs@plt+0x6c>
   5c088:	mov	r1, r0
   5c08c:	mov	r0, r6
   5c090:	bl	110d8 <fputs@plt+0x10>
   5c094:	ldr	r1, [r7, #4]
   5c098:	mov	r3, r8
   5c09c:	ldr	r2, [sp, #56]	; 0x38
   5c0a0:	ldr	r1, [r1, #32]
   5c0a4:	mov	r0, r6
   5c0a8:	bl	2199c <fputs@plt+0x108d4>
   5c0ac:	mov	r5, r0
   5c0b0:	b	5be00 <fputs@plt+0x4ad38>
   5c0b4:	mov	r3, r9
   5c0b8:	ldr	r2, [sp, #56]	; 0x38
   5c0bc:	ldr	r1, [fp, #76]	; 0x4c
   5c0c0:	mov	r0, r7
   5c0c4:	bl	2199c <fputs@plt+0x108d4>
   5c0c8:	cmp	r0, #0
   5c0cc:	bne	5bdfc <fputs@plt+0x4ad34>
   5c0d0:	b	5be7c <fputs@plt+0x4adb4>
   5c0d4:	ldr	r3, [sp, #252]	; 0xfc
   5c0d8:	ldr	r3, [r3, #4]
   5c0dc:	ldr	r0, [r3]
   5c0e0:	ldrb	r3, [r0, #16]
   5c0e4:	cmp	r3, #0
   5c0e8:	bne	5be00 <fputs@plt+0x4ad38>
   5c0ec:	ldrb	r3, [r0, #13]
   5c0f0:	cmp	r3, #0
   5c0f4:	bne	5be00 <fputs@plt+0x4ad38>
   5c0f8:	bl	1de38 <fputs@plt+0xcd70>
   5c0fc:	b	5be00 <fputs@plt+0x4ad38>
   5c100:	ldr	r2, [r4, #4]
   5c104:	ldr	r3, [fp, #16]
   5c108:	add	r3, r3, r2, lsl #4
   5c10c:	ldr	r3, [r3, #4]
   5c110:	ldm	r3, {r3, r6}
   5c114:	str	r3, [r6, #4]
   5c118:	ldrb	r3, [r6, #17]
   5c11c:	cmp	r3, #0
   5c120:	beq	597d4 <fputs@plt+0x4870c>
   5c124:	ldr	r3, [r6, #12]
   5c128:	ldr	r7, [r6, #44]	; 0x2c
   5c12c:	mov	r0, r6
   5c130:	ldr	r3, [r3, #56]	; 0x38
   5c134:	mov	r1, r7
   5c138:	ldr	r5, [r3, #36]	; 0x24
   5c13c:	rev	r5, r5
   5c140:	mov	r2, r5
   5c144:	bl	16070 <fputs@plt+0x4fa8>
   5c148:	cmp	r7, r0
   5c14c:	mov	r8, r0
   5c150:	bcs	5c174 <fputs@plt+0x4b0ac>
   5c154:	ldr	r0, [pc, #3384]	; 5ce94 <fputs@plt+0x4bdcc>
   5c158:	bl	2e81c <fputs@plt+0x1d754>
   5c15c:	mov	r5, r0
   5c160:	cmp	r5, #0
   5c164:	beq	55f84 <fputs@plt+0x44ebc>
   5c168:	cmp	r5, #101	; 0x65
   5c16c:	bne	56e7c <fputs@plt+0x45db4>
   5c170:	b	597d4 <fputs@plt+0x4870c>
   5c174:	cmp	r5, #0
   5c178:	beq	597d4 <fputs@plt+0x4870c>
   5c17c:	mov	r2, #0
   5c180:	mov	r1, r2
   5c184:	ldr	r0, [r6, #8]
   5c188:	bl	43d64 <fputs@plt+0x32c9c>
   5c18c:	subs	r5, r0, #0
   5c190:	bne	5c168 <fputs@plt+0x4b0a0>
   5c194:	ldr	r0, [r6, #8]
   5c198:	bl	1aefc <fputs@plt+0x9e34>
   5c19c:	mov	r3, r5
   5c1a0:	mov	r2, r7
   5c1a4:	mov	r1, r8
   5c1a8:	mov	r0, r6
   5c1ac:	bl	40a4c <fputs@plt+0x2f984>
   5c1b0:	subs	r5, r0, #0
   5c1b4:	bne	5c168 <fputs@plt+0x4b0a0>
   5c1b8:	ldr	r3, [r6, #12]
   5c1bc:	ldr	r0, [r3, #72]	; 0x48
   5c1c0:	bl	3b8d8 <fputs@plt+0x2a810>
   5c1c4:	ldr	r3, [r6, #12]
   5c1c8:	ldr	r2, [r3, #56]	; 0x38
   5c1cc:	ldr	r3, [r6, #44]	; 0x2c
   5c1d0:	rev	r3, r3
   5c1d4:	str	r3, [r2, #28]
   5c1d8:	mov	r5, r0
   5c1dc:	b	5c160 <fputs@plt+0x4b098>
   5c1e0:	ldr	r3, [r4, #4]
   5c1e4:	cmp	r3, #0
   5c1e8:	ldrbne	r3, [sl, #87]	; 0x57
   5c1ec:	orrne	r3, r3, #1
   5c1f0:	strbne	r3, [sl, #87]	; 0x57
   5c1f4:	bne	55f84 <fputs@plt+0x44ebc>
   5c1f8:	mov	r0, fp
   5c1fc:	bl	1639c <fputs@plt+0x52d4>
   5c200:	b	55f84 <fputs@plt+0x44ebc>
   5c204:	ldrb	r6, [r4, #12]
   5c208:	cmp	r6, #0
   5c20c:	bne	5c21c <fputs@plt+0x4b154>
   5c210:	ldr	r3, [fp, #24]
   5c214:	tst	r3, #16384	; 0x4000
   5c218:	bne	55f84 <fputs@plt+0x44ebc>
   5c21c:	ldr	r2, [r4, #4]
   5c220:	ldr	r3, [fp, #16]
   5c224:	add	r3, r3, r2, lsl #4
   5c228:	ldr	r7, [r3, #4]
   5c22c:	ldrb	r5, [r7, #9]
   5c230:	cmp	r5, #0
   5c234:	beq	55f84 <fputs@plt+0x44ebc>
   5c238:	ldm	r7, {r2, r3}
   5c23c:	add	r6, r6, #1
   5c240:	ldr	r8, [r4, #8]
   5c244:	uxtb	r6, r6
   5c248:	str	r2, [r3, #4]
   5c24c:	mov	r1, r8
   5c250:	mov	r2, r6
   5c254:	mov	r0, r7
   5c258:	bl	15bd8 <fputs@plt+0x4b10>
   5c25c:	subs	r5, r0, #0
   5c260:	bne	5c28c <fputs@plt+0x4b1c4>
   5c264:	ldr	r9, [r7, #4]
   5c268:	ldr	r0, [r9, #72]	; 0x48
   5c26c:	cmp	r0, #0
   5c270:	bne	5c2ac <fputs@plt+0x4b1e4>
   5c274:	mov	r0, #16
   5c278:	mov	r1, #0
   5c27c:	bl	20638 <fputs@plt+0xf570>
   5c280:	cmp	r0, #0
   5c284:	bne	5c2cc <fputs@plt+0x4b204>
   5c288:	mov	r5, #7
   5c28c:	uxtb	r3, r5
   5c290:	cmp	r3, #6
   5c294:	bne	56e7c <fputs@plt+0x45db4>
   5c298:	ldr	r2, [r4, #16]
   5c29c:	ldr	r1, [pc, #3060]	; 5ce98 <fputs@plt+0x4bdd0>
   5c2a0:	mov	r0, sl
   5c2a4:	bl	37fd8 <fputs@plt+0x26f10>
   5c2a8:	b	56e7c <fputs@plt+0x45db4>
   5c2ac:	ldr	r3, [r0, #4]
   5c2b0:	cmp	r8, r3
   5c2b4:	bne	5c2c4 <fputs@plt+0x4b1fc>
   5c2b8:	ldr	r3, [r0]
   5c2bc:	cmp	r7, r3
   5c2c0:	beq	5c2dc <fputs@plt+0x4b214>
   5c2c4:	ldr	r0, [r0, #12]
   5c2c8:	b	5c26c <fputs@plt+0x4b1a4>
   5c2cc:	ldr	r3, [r9, #72]	; 0x48
   5c2d0:	stm	r0, {r7, r8}
   5c2d4:	str	r3, [r0, #12]
   5c2d8:	str	r0, [r9, #72]	; 0x48
   5c2dc:	ldrb	r3, [r0, #8]
   5c2e0:	cmp	r3, r6
   5c2e4:	strbcc	r6, [r0, #8]
   5c2e8:	b	55f84 <fputs@plt+0x44ebc>
   5c2ec:	ldr	r2, [fp, #316]	; 0x13c
   5c2f0:	ldr	r6, [r4, #16]
   5c2f4:	cmp	r2, #0
   5c2f8:	ble	5c308 <fputs@plt+0x4b240>
   5c2fc:	ldr	r3, [fp, #340]	; 0x154
   5c300:	cmp	r3, #0
   5c304:	beq	5ce84 <fputs@plt+0x4bdbc>
   5c308:	cmp	r6, #0
   5c30c:	beq	5cd78 <fputs@plt+0x4bcb0>
   5c310:	ldr	r3, [r6, #8]
   5c314:	ldr	r7, [r3]
   5c318:	ldr	r3, [r7, #56]	; 0x38
   5c31c:	cmp	r3, #0
   5c320:	movne	r3, #0
   5c324:	bne	5c35c <fputs@plt+0x4b294>
   5c328:	mov	r5, #0
   5c32c:	ldr	r1, [r6, #8]
   5c330:	mov	r0, sl
   5c334:	add	r1, r1, #8
   5c338:	bl	201f0 <fputs@plt+0xf128>
   5c33c:	cmp	r5, #0
   5c340:	beq	55f84 <fputs@plt+0x44ebc>
   5c344:	b	56e7c <fputs@plt+0x45db4>
   5c348:	ldr	r1, [fp, #340]	; 0x154
   5c34c:	ldr	r1, [r1, r3, lsl #2]
   5c350:	cmp	r6, r1
   5c354:	beq	5c328 <fputs@plt+0x4b260>
   5c358:	add	r3, r3, #1
   5c35c:	cmp	r2, r3
   5c360:	bgt	5c348 <fputs@plt+0x4b280>
   5c364:	mov	r0, fp
   5c368:	bl	29c54 <fputs@plt+0x18b8c>
   5c36c:	subs	r5, r0, #0
   5c370:	bne	5c32c <fputs@plt+0x4b264>
   5c374:	ldr	r3, [r7, #56]	; 0x38
   5c378:	ldr	r0, [r6, #8]
   5c37c:	blx	r3
   5c380:	subs	r5, r0, #0
   5c384:	bne	5c32c <fputs@plt+0x4b264>
   5c388:	ldr	r3, [fp, #316]	; 0x13c
   5c38c:	ldr	r0, [fp, #340]	; 0x154
   5c390:	add	ip, r3, #1
   5c394:	ldr	r2, [fp, #436]	; 0x1b4
   5c398:	ldr	r1, [fp, #432]	; 0x1b0
   5c39c:	str	ip, [fp, #316]	; 0x13c
   5c3a0:	str	r6, [r0, r3, lsl #2]
   5c3a4:	ldr	r3, [r6, #12]
   5c3a8:	adds	r2, r2, r1
   5c3ac:	add	r3, r3, #1
   5c3b0:	str	r3, [r6, #12]
   5c3b4:	beq	5c328 <fputs@plt+0x4b260>
   5c3b8:	mov	r1, r5
   5c3bc:	sub	r2, r2, #1
   5c3c0:	mov	r0, fp
   5c3c4:	bl	1764c <fputs@plt+0x6584>
   5c3c8:	mov	r5, r0
   5c3cc:	b	5c32c <fputs@plt+0x4b264>
   5c3d0:	mov	r5, #40	; 0x28
   5c3d4:	mov	r2, r5
   5c3d8:	mov	r1, #0
   5c3dc:	add	r0, sp, #248	; 0xf8
   5c3e0:	bl	10eac <memset@plt>
   5c3e4:	ldr	r1, [r4, #8]
   5c3e8:	ldr	r3, [sp, #28]
   5c3ec:	add	r0, sp, #248	; 0xf8
   5c3f0:	mla	r1, r5, r1, r3
   5c3f4:	str	fp, [sp, #280]	; 0x118
   5c3f8:	bl	2805c <fputs@plt+0x16f94>
   5c3fc:	mov	r5, r0
   5c400:	add	r0, sp, #248	; 0xf8
   5c404:	bl	2b2cc <fputs@plt+0x1a204>
   5c408:	subs	r1, r0, #0
   5c40c:	beq	5c478 <fputs@plt+0x4b3b0>
   5c410:	ldr	r3, [fp, #16]
   5c414:	ldr	r2, [r4, #4]
   5c418:	mov	r0, fp
   5c41c:	ldr	r2, [r3, r2, lsl #4]
   5c420:	bl	16934 <fputs@plt+0x586c>
   5c424:	ldr	r3, [r0, #52]	; 0x34
   5c428:	mov	r6, r0
   5c42c:	add	r0, fp, #320	; 0x140
   5c430:	ldr	r5, [r3]
   5c434:	mov	r1, r5
   5c438:	bl	14ef8 <fputs@plt+0x3e30>
   5c43c:	cmp	r0, #0
   5c440:	beq	5c460 <fputs@plt+0x4b398>
   5c444:	ldr	r2, [r0]
   5c448:	ldr	r3, [r2, #4]
   5c44c:	cmp	r3, #0
   5c450:	beq	5c460 <fputs@plt+0x4b398>
   5c454:	ldr	r2, [r2, #20]
   5c458:	cmp	r2, #0
   5c45c:	bne	5c48c <fputs@plt+0x4b3c4>
   5c460:	mov	r2, r5
   5c464:	ldr	r1, [pc, #2608]	; 5ce9c <fputs@plt+0x4bdd4>
   5c468:	mov	r0, fp
   5c46c:	bl	3808c <fputs@plt+0x26fc4>
   5c470:	mov	r5, #1
   5c474:	str	r0, [sl, #44]	; 0x2c
   5c478:	add	r0, sp, #248	; 0xf8
   5c47c:	bl	23bac <fputs@plt+0x12ae4>
   5c480:	cmp	r5, #0
   5c484:	beq	55f84 <fputs@plt+0x44ebc>
   5c488:	b	56e7c <fputs@plt+0x45db4>
   5c48c:	add	r2, sl, #44	; 0x2c
   5c490:	str	r2, [sp]
   5c494:	mov	r1, r6
   5c498:	mov	r2, r0
   5c49c:	mov	r0, fp
   5c4a0:	bl	38160 <fputs@plt+0x27098>
   5c4a4:	subs	r5, r0, #0
   5c4a8:	bne	5c478 <fputs@plt+0x4b3b0>
   5c4ac:	ldr	r1, [r6, #56]	; 0x38
   5c4b0:	mov	r0, fp
   5c4b4:	bl	1bfe0 <fputs@plt+0xaf18>
   5c4b8:	cmp	r0, #0
   5c4bc:	beq	5c478 <fputs@plt+0x4b3b0>
   5c4c0:	mov	r0, fp
   5c4c4:	bl	29c54 <fputs@plt+0x18b8c>
   5c4c8:	subs	r5, r0, #0
   5c4cc:	bne	5c478 <fputs@plt+0x4b3b0>
   5c4d0:	ldr	r1, [r6, #56]	; 0x38
   5c4d4:	mov	r0, fp
   5c4d8:	bl	1bfe0 <fputs@plt+0xaf18>
   5c4dc:	ldr	r3, [fp, #316]	; 0x13c
   5c4e0:	ldr	r2, [fp, #340]	; 0x154
   5c4e4:	add	r1, r3, #1
   5c4e8:	str	r1, [fp, #316]	; 0x13c
   5c4ec:	str	r0, [r2, r3, lsl #2]
   5c4f0:	ldr	r3, [r0, #12]
   5c4f4:	add	r3, r3, #1
   5c4f8:	str	r3, [r0, #12]
   5c4fc:	b	5c478 <fputs@plt+0x4b3b0>
   5c500:	ldr	r3, [fp, #168]	; 0xa8
   5c504:	ldr	r2, [r4, #4]
   5c508:	add	r3, r3, #1
   5c50c:	str	r3, [fp, #168]	; 0xa8
   5c510:	ldr	r3, [fp, #16]
   5c514:	ldr	r1, [r4, #16]
   5c518:	mov	r0, fp
   5c51c:	ldr	r2, [r3, r2, lsl #4]
   5c520:	bl	16934 <fputs@plt+0x586c>
   5c524:	subs	r7, r0, #0
   5c528:	moveq	r5, r7
   5c52c:	beq	5c598 <fputs@plt+0x4b4d0>
   5c530:	ldr	r6, [r7, #56]	; 0x38
   5c534:	cmp	r6, #0
   5c538:	moveq	r5, r6
   5c53c:	beq	5c598 <fputs@plt+0x4b4d0>
   5c540:	ldr	r3, [r6, #8]
   5c544:	ldr	r3, [r3, #4]
   5c548:	cmp	r3, #0
   5c54c:	bgt	5c5b0 <fputs@plt+0x4b4e8>
   5c550:	ldr	r6, [r6, #24]
   5c554:	cmp	r6, #0
   5c558:	bne	5c540 <fputs@plt+0x4b478>
   5c55c:	add	r1, r7, #56	; 0x38
   5c560:	mov	r0, fp
   5c564:	bl	1c004 <fputs@plt+0xaf3c>
   5c568:	ldr	r3, [r0, #4]
   5c56c:	mov	r8, r0
   5c570:	ldr	r0, [r0, #8]
   5c574:	ldr	r3, [r3]
   5c578:	ldr	r3, [r3, #20]
   5c57c:	blx	r3
   5c580:	subs	r5, r0, #0
   5c584:	bne	5c598 <fputs@plt+0x4b4d0>
   5c588:	str	r6, [r8, #8]
   5c58c:	mov	r0, r8
   5c590:	str	r6, [r7, #56]	; 0x38
   5c594:	bl	1d800 <fputs@plt+0xc738>
   5c598:	ldr	r3, [fp, #168]	; 0xa8
   5c59c:	cmp	r5, #0
   5c5a0:	sub	r3, r3, #1
   5c5a4:	str	r3, [fp, #168]	; 0xa8
   5c5a8:	beq	55f84 <fputs@plt+0x44ebc>
   5c5ac:	b	56e7c <fputs@plt+0x45db4>
   5c5b0:	mov	r5, #6
   5c5b4:	b	5c598 <fputs@plt+0x4b4d0>
   5c5b8:	mov	r3, #0
   5c5bc:	str	r3, [sp, #248]	; 0xf8
   5c5c0:	ldr	r3, [r4, #16]
   5c5c4:	ldr	r6, [r3, #8]
   5c5c8:	cmp	r6, #0
   5c5cc:	beq	5c658 <fputs@plt+0x4b590>
   5c5d0:	ldr	r7, [r6]
   5c5d4:	cmp	r7, #0
   5c5d8:	beq	5c660 <fputs@plt+0x4b598>
   5c5dc:	ldr	r3, [r7, #24]
   5c5e0:	add	r1, sp, #248	; 0xf8
   5c5e4:	mov	r0, r6
   5c5e8:	blx	r3
   5c5ec:	add	r1, r6, #8
   5c5f0:	mov	r5, r0
   5c5f4:	mov	r0, sl
   5c5f8:	bl	201f0 <fputs@plt+0xf128>
   5c5fc:	cmp	r5, #0
   5c600:	bne	56e7c <fputs@plt+0x45db4>
   5c604:	ldr	r3, [sp, #248]	; 0xf8
   5c608:	mov	r2, r5
   5c60c:	mov	r0, sl
   5c610:	str	r6, [r3]
   5c614:	mov	r3, #2
   5c618:	str	r3, [sp]
   5c61c:	mvn	r3, #0
   5c620:	ldr	r1, [r4, #4]
   5c624:	bl	46b48 <fputs@plt+0x35a80>
   5c628:	cmp	r0, #0
   5c62c:	beq	5c648 <fputs@plt+0x4b580>
   5c630:	ldr	r3, [sp, #248]	; 0xf8
   5c634:	str	r3, [r0, #16]
   5c638:	ldr	r3, [r6, #4]
   5c63c:	add	r3, r3, #1
   5c640:	str	r3, [r6, #4]
   5c644:	b	55f84 <fputs@plt+0x44ebc>
   5c648:	ldr	r3, [r7, #28]
   5c64c:	ldr	r0, [sp, #248]	; 0xf8
   5c650:	blx	r3
   5c654:	b	56554 <fputs@plt+0x4548c>
   5c658:	mov	r5, #6
   5c65c:	b	56e7c <fputs@plt+0x45db4>
   5c660:	mov	r5, #6
   5c664:	b	56e7c <fputs@plt+0x45db4>
   5c668:	ldr	r3, [r4, #12]
   5c66c:	mov	r1, #40	; 0x28
   5c670:	ldr	r0, [r4, #4]
   5c674:	mul	r1, r1, r3
   5c678:	ldr	r3, [sp, #28]
   5c67c:	ldr	ip, [sl, #12]
   5c680:	add	r2, r3, r1
   5c684:	ldr	r3, [sl, #56]	; 0x38
   5c688:	add	r2, r2, #80	; 0x50
   5c68c:	ldr	r7, [r3, r0, lsl #2]
   5c690:	ldr	r0, [sp, #28]
   5c694:	ldr	r3, [r2, #-40]	; 0xffffffd8
   5c698:	ldr	r6, [r7, #16]
   5c69c:	ldr	r1, [r0, r1]
   5c6a0:	mov	r0, #0
   5c6a4:	ldr	r9, [r6]
   5c6a8:	ldr	r8, [r9]
   5c6ac:	cmp	r0, r3
   5c6b0:	blt	5c6f8 <fputs@plt+0x4b630>
   5c6b4:	str	ip, [sp]
   5c6b8:	mov	r0, r6
   5c6bc:	ldr	r5, [r8, #32]
   5c6c0:	ldr	r2, [r4, #16]
   5c6c4:	blx	r5
   5c6c8:	add	r1, r9, #8
   5c6cc:	mov	r5, r0
   5c6d0:	mov	r0, sl
   5c6d4:	bl	201f0 <fputs@plt+0xf128>
   5c6d8:	cmp	r5, #0
   5c6dc:	bne	56e7c <fputs@plt+0x45db4>
   5c6e0:	ldr	r3, [r8, #40]	; 0x28
   5c6e4:	mov	r0, r6
   5c6e8:	blx	r3
   5c6ec:	mov	r3, #0
   5c6f0:	strb	r3, [r7, #2]
   5c6f4:	b	597b8 <fputs@plt+0x486f0>
   5c6f8:	str	r2, [ip, r0, lsl #2]
   5c6fc:	add	r0, r0, #1
   5c700:	add	r2, r2, #40	; 0x28
   5c704:	b	5c6ac <fputs@plt+0x4b5e4>
   5c708:	ldr	r2, [r4, #4]
   5c70c:	ldr	r3, [sl, #56]	; 0x38
   5c710:	ldr	r6, [r4, #12]
   5c714:	ldr	r8, [r3, r2, lsl #2]
   5c718:	mov	r3, #40	; 0x28
   5c71c:	ldr	r2, [sp, #28]
   5c720:	ldrb	r1, [r8, #2]
   5c724:	mla	r6, r3, r6, r2
   5c728:	cmp	r1, #0
   5c72c:	beq	5c73c <fputs@plt+0x4b674>
   5c730:	mov	r0, r6
   5c734:	bl	23e28 <fputs@plt+0x12d60>
   5c738:	b	55f84 <fputs@plt+0x44ebc>
   5c73c:	ldr	r3, [r8, #16]
   5c740:	mov	r2, #32
   5c744:	add	r0, sp, #248	; 0xf8
   5c748:	ldr	r7, [r3]
   5c74c:	ldr	r5, [r7], #8
   5c750:	bl	10eac <memset@plt>
   5c754:	ldrh	r3, [r6, #8]
   5c758:	ldr	r2, [r4, #8]
   5c75c:	str	r6, [sp, #248]	; 0xf8
   5c760:	and	r3, r3, #15872	; 0x3e00
   5c764:	orr	r3, r3, #1
   5c768:	strh	r3, [r6, #8]
   5c76c:	add	r1, sp, #248	; 0xf8
   5c770:	ldr	r3, [r5, #44]	; 0x2c
   5c774:	ldr	r0, [r8, #16]
   5c778:	blx	r3
   5c77c:	mov	r1, r7
   5c780:	mov	r5, r0
   5c784:	mov	r0, sl
   5c788:	bl	201f0 <fputs@plt+0xf128>
   5c78c:	ldr	r3, [sp, #268]	; 0x10c
   5c790:	ldr	r1, [sp, #36]	; 0x24
   5c794:	cmp	r3, #0
   5c798:	mov	r0, r6
   5c79c:	movne	r5, r3
   5c7a0:	bl	27f28 <fputs@plt+0x16e60>
   5c7a4:	mov	r0, r6
   5c7a8:	bl	16248 <fputs@plt+0x5180>
   5c7ac:	cmp	r0, #0
   5c7b0:	bne	567f4 <fputs@plt+0x4572c>
   5c7b4:	cmp	r5, #0
   5c7b8:	beq	55f84 <fputs@plt+0x44ebc>
   5c7bc:	b	56e7c <fputs@plt+0x45db4>
   5c7c0:	ldr	r3, [sl, #56]	; 0x38
   5c7c4:	ldr	r2, [r4, #4]
   5c7c8:	ldr	r7, [r3, r2, lsl #2]
   5c7cc:	ldrb	r3, [r7, #2]
   5c7d0:	cmp	r3, #0
   5c7d4:	bne	55f84 <fputs@plt+0x44ebc>
   5c7d8:	ldr	r0, [r7, #16]
   5c7dc:	ldr	r8, [r0]
   5c7e0:	ldr	r5, [r8], #8
   5c7e4:	ldr	r3, [r5, #36]	; 0x24
   5c7e8:	blx	r3
   5c7ec:	mov	r1, r8
   5c7f0:	mov	r6, r0
   5c7f4:	mov	r0, sl
   5c7f8:	bl	201f0 <fputs@plt+0xf128>
   5c7fc:	cmp	r6, #0
   5c800:	bne	5cdb8 <fputs@plt+0x4bcf0>
   5c804:	ldr	r3, [r5, #40]	; 0x28
   5c808:	ldr	r0, [r7, #16]
   5c80c:	blx	r3
   5c810:	subs	r5, r0, #0
   5c814:	movne	r5, r6
   5c818:	bne	59f4c <fputs@plt+0x48e84>
   5c81c:	b	59f38 <fputs@plt+0x48e70>
   5c820:	ldr	r3, [r4, #16]
   5c824:	ldr	r6, [r4, #4]
   5c828:	ldr	r2, [sp, #28]
   5c82c:	ldr	r7, [r3, #8]
   5c830:	mov	r3, #40	; 0x28
   5c834:	mov	r1, #1
   5c838:	mla	r6, r3, r6, r2
   5c83c:	mov	r0, r6
   5c840:	bl	27f28 <fputs@plt+0x16e60>
   5c844:	subs	r5, r0, #0
   5c848:	bne	56e7c <fputs@plt+0x45db4>
   5c84c:	ldr	r3, [r7]
   5c850:	ldr	r1, [r6, #16]
   5c854:	mov	r0, r7
   5c858:	ldr	r3, [r3, #76]	; 0x4c
   5c85c:	blx	r3
   5c860:	add	r1, r7, #8
   5c864:	mov	r5, r0
   5c868:	mov	r0, sl
   5c86c:	bl	201f0 <fputs@plt+0xf128>
   5c870:	ldrb	r3, [sl, #87]	; 0x57
   5c874:	cmp	r5, #0
   5c878:	bic	r3, r3, #1
   5c87c:	strb	r3, [sl, #87]	; 0x57
   5c880:	beq	55f84 <fputs@plt+0x44ebc>
   5c884:	b	56e7c <fputs@plt+0x45db4>
   5c888:	ldr	r3, [r4, #16]
   5c88c:	ldr	r6, [r3, #8]
   5c890:	cmp	r6, #0
   5c894:	beq	5c998 <fputs@plt+0x4b8d0>
   5c898:	ldr	r3, [r6]
   5c89c:	cmp	r3, #0
   5c8a0:	beq	5c9a0 <fputs@plt+0x4b8d8>
   5c8a4:	ldr	r7, [r3, #52]	; 0x34
   5c8a8:	ldr	r1, [r4, #8]
   5c8ac:	cmp	r7, #0
   5c8b0:	beq	55f84 <fputs@plt+0x44ebc>
   5c8b4:	ldr	lr, [r4, #12]
   5c8b8:	mov	r0, #40	; 0x28
   5c8bc:	ldrb	r8, [fp, #74]	; 0x4a
   5c8c0:	mul	lr, r0, lr
   5c8c4:	ldr	r2, [sl, #12]
   5c8c8:	mov	r3, #0
   5c8cc:	mla	ip, r0, r3, lr
   5c8d0:	ldr	r5, [sp, #28]
   5c8d4:	cmp	r3, r1
   5c8d8:	add	ip, r5, ip
   5c8dc:	blt	5c974 <fputs@plt+0x4b8ac>
   5c8e0:	ldrb	r3, [r4, #3]
   5c8e4:	mov	r0, r6
   5c8e8:	strb	r3, [fp, #74]	; 0x4a
   5c8ec:	add	r3, sp, #248	; 0xf8
   5c8f0:	blx	r7
   5c8f4:	strb	r8, [fp, #74]	; 0x4a
   5c8f8:	add	r1, r6, #8
   5c8fc:	mov	r5, r0
   5c900:	mov	r0, sl
   5c904:	bl	201f0 <fputs@plt+0xf128>
   5c908:	cmp	r5, #0
   5c90c:	bne	5c93c <fputs@plt+0x4b874>
   5c910:	ldr	r3, [r4, #4]
   5c914:	cmp	r3, #0
   5c918:	beq	5c93c <fputs@plt+0x4b874>
   5c91c:	ldr	r3, [sp, #248]	; 0xf8
   5c920:	str	r3, [sp, #64]	; 0x40
   5c924:	ldr	r3, [sp, #252]	; 0xfc
   5c928:	str	r3, [sp, #68]	; 0x44
   5c92c:	ldr	r3, [sp, #64]	; 0x40
   5c930:	str	r3, [fp, #32]
   5c934:	ldr	r3, [sp, #68]	; 0x44
   5c938:	str	r3, [fp, #36]	; 0x24
   5c93c:	uxtb	r3, r5
   5c940:	cmp	r3, #19
   5c944:	bne	5c980 <fputs@plt+0x4b8b8>
   5c948:	ldr	r3, [r4, #16]
   5c94c:	ldrb	r3, [r3, #16]
   5c950:	cmp	r3, #0
   5c954:	beq	5c980 <fputs@plt+0x4b8b8>
   5c958:	ldrb	r3, [r4, #3]
   5c95c:	cmp	r3, #4
   5c960:	beq	5c9a8 <fputs@plt+0x4b8e0>
   5c964:	cmp	r3, #5
   5c968:	moveq	r3, #2
   5c96c:	strb	r3, [sl, #86]	; 0x56
   5c970:	b	56e7c <fputs@plt+0x45db4>
   5c974:	str	ip, [r2, r3, lsl #2]
   5c978:	add	r3, r3, #1
   5c97c:	b	5c8cc <fputs@plt+0x4b804>
   5c980:	ldr	r3, [sl, #92]	; 0x5c
   5c984:	cmp	r5, #0
   5c988:	add	r3, r3, #1
   5c98c:	str	r3, [sl, #92]	; 0x5c
   5c990:	beq	55f84 <fputs@plt+0x44ebc>
   5c994:	b	56e7c <fputs@plt+0x45db4>
   5c998:	mov	r5, #6
   5c99c:	b	56e7c <fputs@plt+0x45db4>
   5c9a0:	mov	r5, #6
   5c9a4:	b	56e7c <fputs@plt+0x45db4>
   5c9a8:	mov	r5, #0
   5c9ac:	b	55f84 <fputs@plt+0x44ebc>
   5c9b0:	ldr	r1, [r4, #8]
   5c9b4:	ldr	r0, [sl, #8]
   5c9b8:	bl	23fe8 <fputs@plt+0x12f20>
   5c9bc:	ldr	r2, [r4, #4]
   5c9c0:	ldr	r3, [fp, #16]
   5c9c4:	add	r3, r3, r2, lsl #4
   5c9c8:	ldr	r3, [r3, #4]
   5c9cc:	ldr	r3, [r3, #4]
   5c9d0:	ldr	r2, [r3, #44]	; 0x2c
   5c9d4:	mov	r3, #0
   5c9d8:	strd	r2, [r0]
   5c9dc:	b	55f84 <fputs@plt+0x44ebc>
   5c9e0:	ldr	r1, [r4, #8]
   5c9e4:	ldr	r0, [sl, #8]
   5c9e8:	bl	23fe8 <fputs@plt+0x12f20>
   5c9ec:	ldr	r2, [r4, #4]
   5c9f0:	ldr	r3, [fp, #16]
   5c9f4:	add	r3, r3, r2, lsl #4
   5c9f8:	ldr	r2, [r3, #4]
   5c9fc:	ldr	r3, [r4, #12]
   5ca00:	cmp	r3, #0
   5ca04:	beq	5ca18 <fputs@plt+0x4b950>
   5ca08:	ldr	r1, [r2, #4]
   5ca0c:	ldr	r1, [r1, #44]	; 0x2c
   5ca10:	cmp	r3, r1
   5ca14:	movcc	r3, r1
   5ca18:	ldr	r1, [r2, #4]
   5ca1c:	ldr	r2, [r2]
   5ca20:	cmp	r3, #0
   5ca24:	str	r2, [r1, #4]
   5ca28:	ldr	r2, [r1]
   5ca2c:	strgt	r3, [r2, #164]	; 0xa4
   5ca30:	ldr	r2, [r2, #164]	; 0xa4
   5ca34:	asr	r3, r2, #31
   5ca38:	strd	r2, [r0]
   5ca3c:	b	55f84 <fputs@plt+0x44ebc>
   5ca40:	ldr	r3, [fp, #180]	; 0xb4
   5ca44:	cmp	r3, #0
   5ca48:	beq	55fec <fputs@plt+0x44f24>
   5ca4c:	ldrb	r3, [sl, #87]	; 0x57
   5ca50:	tst	r3, #2
   5ca54:	bne	55fec <fputs@plt+0x44f24>
   5ca58:	ldr	r6, [r4, #16]
   5ca5c:	cmp	r6, #0
   5ca60:	bne	5ca70 <fputs@plt+0x4b9a8>
   5ca64:	ldr	r6, [sl, #168]	; 0xa8
   5ca68:	cmp	r6, #0
   5ca6c:	beq	55fec <fputs@plt+0x44f24>
   5ca70:	ldr	r2, [sl]
   5ca74:	mov	r3, #0
   5ca78:	str	r2, [sp, #40]	; 0x28
   5ca7c:	str	r3, [sp, #140]	; 0x8c
   5ca80:	ldr	r1, [r2, #92]	; 0x5c
   5ca84:	strb	r3, [sp, #168]	; 0xa8
   5ca88:	strb	r3, [sp, #169]	; 0xa9
   5ca8c:	str	r3, [sp, #156]	; 0x9c
   5ca90:	ldr	r3, [sp, #40]	; 0x28
   5ca94:	add	r2, sp, #248	; 0xf8
   5ca98:	str	r2, [sp, #148]	; 0x94
   5ca9c:	ldr	r3, [r3, #164]	; 0xa4
   5caa0:	str	r2, [sp, #152]	; 0x98
   5caa4:	ldr	r2, [sp, #40]	; 0x28
   5caa8:	cmp	r3, #1
   5caac:	str	r2, [sp, #144]	; 0x90
   5cab0:	mov	r2, #100	; 0x64
   5cab4:	str	r2, [sp, #160]	; 0xa0
   5cab8:	str	r1, [sp, #164]	; 0xa4
   5cabc:	movgt	r8, #3
   5cac0:	ldrgt	r9, [pc, #984]	; 5cea0 <fputs@plt+0x4bdd8>
   5cac4:	bgt	5cb2c <fputs@plt+0x4ba64>
   5cac8:	ldrsh	r3, [sl, #68]	; 0x44
   5cacc:	cmp	r3, #0
   5cad0:	movne	r3, #1
   5cad4:	strne	r3, [sp, #56]	; 0x38
   5cad8:	bne	5cc5c <fputs@plt+0x4bb94>
   5cadc:	mov	r0, r6
   5cae0:	bl	1839c <fputs@plt+0x72d4>
   5cae4:	mov	r1, r6
   5cae8:	mov	r2, r0
   5caec:	add	r0, sp, #144	; 0x90
   5caf0:	bl	29eac <fputs@plt+0x18de4>
   5caf4:	b	5cb38 <fputs@plt+0x4ba70>
   5caf8:	mov	r7, r6
   5cafc:	ldrb	r3, [r7], #1
   5cb00:	cmp	r3, #10
   5cb04:	bne	5cb64 <fputs@plt+0x4ba9c>
   5cb08:	mov	r2, r8
   5cb0c:	mov	r1, r9
   5cb10:	add	r0, sp, #144	; 0x90
   5cb14:	bl	29eac <fputs@plt+0x18de4>
   5cb18:	sub	r2, r7, r6
   5cb1c:	mov	r1, r6
   5cb20:	add	r0, sp, #144	; 0x90
   5cb24:	bl	29eac <fputs@plt+0x18de4>
   5cb28:	mov	r6, r7
   5cb2c:	ldrb	r3, [r6]
   5cb30:	cmp	r3, #0
   5cb34:	bne	5caf8 <fputs@plt+0x4ba30>
   5cb38:	add	r0, sp, #144	; 0x90
   5cb3c:	bl	1f950 <fputs@plt+0xe888>
   5cb40:	ldr	r3, [fp, #180]	; 0xb4
   5cb44:	mov	r6, r0
   5cb48:	mov	r1, r0
   5cb4c:	ldr	r0, [fp, #184]	; 0xb8
   5cb50:	blx	r3
   5cb54:	mov	r1, r6
   5cb58:	mov	r0, fp
   5cb5c:	bl	1d524 <fputs@plt+0xc45c>
   5cb60:	b	55fec <fputs@plt+0x44f24>
   5cb64:	ldrb	r3, [r7]
   5cb68:	cmp	r3, #0
   5cb6c:	bne	5cafc <fputs@plt+0x4ba34>
   5cb70:	b	5cb08 <fputs@plt+0x4ba40>
   5cb74:	add	r1, sp, #176	; 0xb0
   5cb78:	mov	r0, r9
   5cb7c:	bl	17d3c <fputs@plt+0x6c74>
   5cb80:	ldr	r3, [sp, #176]	; 0xb0
   5cb84:	cmp	r3, #135	; 0x87
   5cb88:	mov	r7, r0
   5cb8c:	beq	5cba4 <fputs@plt+0x4badc>
   5cb90:	add	r8, r8, r0
   5cb94:	add	r9, r9, r0
   5cb98:	ldrb	r7, [r9]
   5cb9c:	cmp	r7, #0
   5cba0:	bne	5cb74 <fputs@plt+0x4baac>
   5cba4:	mov	r2, r8
   5cba8:	mov	r1, r6
   5cbac:	add	r0, sp, #144	; 0x90
   5cbb0:	bl	29eac <fputs@plt+0x18de4>
   5cbb4:	cmp	r7, #0
   5cbb8:	add	r9, r6, r8
   5cbbc:	beq	5cb38 <fputs@plt+0x4ba70>
   5cbc0:	ldrb	r3, [r6, r8]
   5cbc4:	cmp	r3, #63	; 0x3f
   5cbc8:	bne	5cc2c <fputs@plt+0x4bb64>
   5cbcc:	cmp	r7, #1
   5cbd0:	ldrle	r3, [sp, #56]	; 0x38
   5cbd4:	strle	r3, [sp, #140]	; 0x8c
   5cbd8:	ble	5cbe8 <fputs@plt+0x4bb20>
   5cbdc:	add	r1, sp, #140	; 0x8c
   5cbe0:	add	r0, r9, #1
   5cbe4:	bl	14b7c <fputs@plt+0x3ab4>
   5cbe8:	ldr	r3, [sp, #140]	; 0x8c
   5cbec:	ldr	r1, [sl, #60]	; 0x3c
   5cbf0:	add	r2, r3, #1
   5cbf4:	str	r2, [sp, #56]	; 0x38
   5cbf8:	mov	r2, #40	; 0x28
   5cbfc:	add	r6, r9, r7
   5cc00:	mul	r3, r2, r3
   5cc04:	sub	r3, r3, #40	; 0x28
   5cc08:	add	r8, r1, r3
   5cc0c:	ldrh	r7, [r8, #8]
   5cc10:	tst	r7, #1
   5cc14:	beq	5cc44 <fputs@plt+0x4bb7c>
   5cc18:	ldr	r1, [pc, #644]	; 5cea4 <fputs@plt+0x4bddc>
   5cc1c:	mov	r2, #4
   5cc20:	add	r0, sp, #144	; 0x90
   5cc24:	bl	29eac <fputs@plt+0x18de4>
   5cc28:	b	5cc5c <fputs@plt+0x4bb94>
   5cc2c:	mov	r2, r7
   5cc30:	mov	r1, r9
   5cc34:	mov	r0, sl
   5cc38:	bl	199fc <fputs@plt+0x8934>
   5cc3c:	str	r0, [sp, #140]	; 0x8c
   5cc40:	b	5cbe8 <fputs@plt+0x4bb20>
   5cc44:	tst	r7, #4
   5cc48:	beq	5cc74 <fputs@plt+0x4bbac>
   5cc4c:	ldrd	r2, [r3, r1]
   5cc50:	add	r0, sp, #144	; 0x90
   5cc54:	ldr	r1, [pc, #588]	; 5cea8 <fputs@plt+0x4bde0>
   5cc58:	bl	39040 <fputs@plt+0x27f78>
   5cc5c:	ldrb	r3, [r6]
   5cc60:	cmp	r3, #0
   5cc64:	beq	5cb38 <fputs@plt+0x4ba70>
   5cc68:	mov	r9, r6
   5cc6c:	mov	r8, #0
   5cc70:	b	5cb98 <fputs@plt+0x4bad0>
   5cc74:	ands	r9, r7, #8
   5cc78:	beq	5cc90 <fputs@plt+0x4bbc8>
   5cc7c:	ldrd	r2, [r8]
   5cc80:	ldr	r1, [pc, #548]	; 5ceac <fputs@plt+0x4bde4>
   5cc84:	add	r0, sp, #144	; 0x90
   5cc88:	bl	39040 <fputs@plt+0x27f78>
   5cc8c:	b	5cc5c <fputs@plt+0x4bb94>
   5cc90:	tst	r7, #2
   5cc94:	beq	5cd0c <fputs@plt+0x4bc44>
   5cc98:	ldr	r3, [sp, #40]	; 0x28
   5cc9c:	ldrb	r7, [r3, #66]	; 0x42
   5cca0:	cmp	r7, #1
   5cca4:	beq	5cce4 <fputs@plt+0x4bc1c>
   5cca8:	mov	r1, r9
   5ccac:	add	r0, sp, #176	; 0xb0
   5ccb0:	bl	10eac <memset@plt>
   5ccb4:	ldr	r3, [sp, #40]	; 0x28
   5ccb8:	str	r9, [sp]
   5ccbc:	str	r3, [sp, #208]	; 0xd0
   5ccc0:	ldr	r2, [r8, #12]
   5ccc4:	ldr	r1, [r8, #16]
   5ccc8:	mov	r3, r7
   5cccc:	add	r0, sp, #176	; 0xb0
   5ccd0:	bl	26dc0 <fputs@plt+0x15cf8>
   5ccd4:	mov	r1, #1
   5ccd8:	add	r0, sp, #176	; 0xb0
   5ccdc:	bl	27f28 <fputs@plt+0x16e60>
   5cce0:	add	r8, sp, #176	; 0xb0
   5cce4:	ldr	r3, [r8, #16]
   5cce8:	ldr	r2, [r8, #12]
   5ccec:	ldr	r1, [pc, #444]	; 5ceb0 <fputs@plt+0x4bde8>
   5ccf0:	add	r0, sp, #144	; 0x90
   5ccf4:	bl	39040 <fputs@plt+0x27f78>
   5ccf8:	cmp	r7, #1
   5ccfc:	beq	5cc5c <fputs@plt+0x4bb94>
   5cd00:	add	r0, sp, #176	; 0xb0
   5cd04:	bl	23bac <fputs@plt+0x12ae4>
   5cd08:	b	5cc5c <fputs@plt+0x4bb94>
   5cd0c:	ands	r7, r7, #16384	; 0x4000
   5cd10:	add	r9, sp, #144	; 0x90
   5cd14:	beq	5cd2c <fputs@plt+0x4bc64>
   5cd18:	ldr	r2, [r1, r3]
   5cd1c:	mov	r0, r9
   5cd20:	ldr	r1, [pc, #396]	; 5ceb4 <fputs@plt+0x4bdec>
   5cd24:	bl	39040 <fputs@plt+0x27f78>
   5cd28:	b	5cc5c <fputs@plt+0x4bb94>
   5cd2c:	mov	r2, #2
   5cd30:	ldr	r1, [pc, #384]	; 5ceb8 <fputs@plt+0x4bdf0>
   5cd34:	mov	r0, r9
   5cd38:	bl	29eac <fputs@plt+0x18de4>
   5cd3c:	ldr	r3, [r8, #12]
   5cd40:	str	r3, [sp, #72]	; 0x48
   5cd44:	ldr	r3, [sp, #72]	; 0x48
   5cd48:	cmp	r3, r7
   5cd4c:	movle	r2, #1
   5cd50:	ldrle	r1, [pc, #356]	; 5cebc <fputs@plt+0x4bdf4>
   5cd54:	movle	r0, r9
   5cd58:	ble	5cc24 <fputs@plt+0x4bb5c>
   5cd5c:	ldr	r3, [r8, #16]
   5cd60:	ldr	r1, [pc, #344]	; 5cec0 <fputs@plt+0x4bdf8>
   5cd64:	mov	r0, r9
   5cd68:	ldrb	r2, [r3, r7]
   5cd6c:	bl	39040 <fputs@plt+0x27f78>
   5cd70:	add	r7, r7, #1
   5cd74:	b	5cd44 <fputs@plt+0x4bc7c>
   5cd78:	mov	r5, r6
   5cd7c:	b	55f84 <fputs@plt+0x44ebc>
   5cd80:	mov	r5, #516	; 0x204
   5cd84:	b	56e7c <fputs@plt+0x45db4>
   5cd88:	mov	r5, #7
   5cd8c:	b	56e7c <fputs@plt+0x45db4>
   5cd90:	mov	r5, r6
   5cd94:	b	56e7c <fputs@plt+0x45db4>
   5cd98:	mov	r5, #7
   5cd9c:	b	56e7c <fputs@plt+0x45db4>
   5cda0:	mov	r5, r6
   5cda4:	b	56e7c <fputs@plt+0x45db4>
   5cda8:	mov	r5, r0
   5cdac:	b	56e7c <fputs@plt+0x45db4>
   5cdb0:	mov	r5, r9
   5cdb4:	b	56e7c <fputs@plt+0x45db4>
   5cdb8:	mov	r5, r6
   5cdbc:	b	56e7c <fputs@plt+0x45db4>
   5cdc0:	ldr	r4, [sp, #32]
   5cdc4:	str	r3, [sp, #48]	; 0x30
   5cdc8:	str	r3, [sp, #88]	; 0x58
   5cdcc:	b	56554 <fputs@plt+0x4548c>
   5cdd0:	ldr	r4, [sp, #32]
   5cdd4:	str	r3, [sp, #48]	; 0x30
   5cdd8:	str	r3, [sp, #88]	; 0x58
   5cddc:	ldrb	r5, [fp, #69]	; 0x45
   5cde0:	cmp	r5, #0
   5cde4:	movne	r5, #7
   5cde8:	moveq	r5, #9
   5cdec:	str	r5, [sl, #80]	; 0x50
   5cdf0:	mov	r0, r5
   5cdf4:	bl	1c354 <fputs@plt+0xb28c>
   5cdf8:	ldr	r1, [pc, #196]	; 5cec4 <fputs@plt+0x4bdfc>
   5cdfc:	mov	r2, r0
   5ce00:	mov	r0, sl
   5ce04:	bl	37fd8 <fputs@plt+0x26f10>
   5ce08:	b	56e7c <fputs@plt+0x45db4>
   5ce0c:	mov	r2, r8
   5ce10:	ldr	r1, [pc, #176]	; 5cec8 <fputs@plt+0x4be00>
   5ce14:	mov	r0, sl
   5ce18:	bl	37fd8 <fputs@plt+0x26f10>
   5ce1c:	mov	r5, #1
   5ce20:	b	56e7c <fputs@plt+0x45db4>
   5ce24:	ldr	r3, [r6, #208]	; 0xd0
   5ce28:	ldr	r2, [r6, #160]	; 0xa0
   5ce2c:	ldrb	r1, [r6, #10]
   5ce30:	ldr	r0, [r6, #216]	; 0xd8
   5ce34:	bl	462d4 <fputs@plt+0x3520c>
   5ce38:	mov	r3, #0
   5ce3c:	str	r3, [r6, #216]	; 0xd8
   5ce40:	mov	r5, r0
   5ce44:	mov	r0, r6
   5ce48:	bl	157f4 <fputs@plt+0x472c>
   5ce4c:	cmp	r5, #0
   5ce50:	bne	5bbe8 <fputs@plt+0x4ab20>
   5ce54:	mov	r1, r7
   5ce58:	mov	r0, r6
   5ce5c:	bl	3c910 <fputs@plt+0x2b848>
   5ce60:	cmp	r7, #5
   5ce64:	moveq	r1, #2
   5ce68:	movne	r1, #1
   5ce6c:	ldr	r0, [sp, #40]	; 0x28
   5ce70:	bl	3fc2c <fputs@plt+0x2eb64>
   5ce74:	mov	r5, r0
   5ce78:	cmp	r5, #0
   5ce7c:	moveq	r8, r7
   5ce80:	b	5bbe8 <fputs@plt+0x4ab20>
   5ce84:	cmp	r6, #0
   5ce88:	mov	r5, #6
   5ce8c:	bne	5c32c <fputs@plt+0x4b264>
   5ce90:	b	56e7c <fputs@plt+0x45db4>
   5ce94:	andeq	lr, r0, r4, lsl r8
   5ce98:	andeq	r8, r7, fp, lsl r2
   5ce9c:	andeq	r7, r7, r6, ror #14
   5cea0:	andeq	r8, r7, r8, lsr r2
   5cea4:	andeq	r9, r7, sp, asr #18
   5cea8:	andeq	r8, r7, r2, lsl #6
   5ceac:	strdeq	r6, [r7], -r2
   5ceb0:	andeq	r8, r7, ip, lsr r2
   5ceb4:	andeq	r8, r7, r3, asr #4
   5ceb8:	andeq	r9, r7, r0, lsl #12
   5cebc:	muleq	r7, r1, pc	; <UNPREDICTABLE>
   5cec0:	andeq	r8, r7, r0, asr r2
   5cec4:	andeq	r6, r7, r2, ror #10
   5cec8:	andeq	r8, r7, r5, ror r2
   5cecc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5ced0:	sub	sp, sp, #260	; 0x104
   5ced4:	mov	r4, r0
   5ced8:	bl	30440 <fputs@plt+0x1f378>
   5cedc:	subs	r3, r0, #0
   5cee0:	str	r3, [sp, #20]
   5cee4:	beq	5cef8 <fputs@plt+0x4be30>
   5cee8:	ldr	r0, [pc, #2344]	; 5d818 <fputs@plt+0x4c750>
   5ceec:	bl	2d88c <fputs@plt+0x1c7c4>
   5cef0:	add	sp, sp, #260	; 0x104
   5cef4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5cef8:	ldr	r3, [r4]
   5cefc:	str	r3, [sp, #24]
   5cf00:	ldrb	r3, [r4, #87]	; 0x57
   5cf04:	bic	r3, r3, #2
   5cf08:	strb	r3, [r4, #87]	; 0x57
   5cf0c:	mov	r3, #51	; 0x33
   5cf10:	str	r3, [sp, #32]
   5cf14:	ldr	r3, [r4, #40]	; 0x28
   5cf18:	ldr	r2, [pc, #2300]	; 5d81c <fputs@plt+0x4c754>
   5cf1c:	cmp	r3, r2
   5cf20:	beq	5cf2c <fputs@plt+0x4be64>
   5cf24:	mov	r0, r4
   5cf28:	bl	47b68 <fputs@plt+0x36aa0>
   5cf2c:	ldr	r5, [r4]
   5cf30:	ldrb	r3, [r5, #69]	; 0x45
   5cf34:	cmp	r3, #0
   5cf38:	beq	5d084 <fputs@plt+0x4bfbc>
   5cf3c:	mov	r6, #7
   5cf40:	b	5cfcc <fputs@plt+0x4bf04>
   5cf44:	ldr	r5, [r4]
   5cf48:	mov	r3, #0
   5cf4c:	add	r2, sp, #44	; 0x2c
   5cf50:	str	r2, [sp, #4]
   5cf54:	str	r3, [sp, #8]
   5cf58:	str	r4, [sp]
   5cf5c:	mvn	r2, #0
   5cf60:	ldr	r1, [r4, #168]	; 0xa8
   5cf64:	mov	r0, r5
   5cf68:	ldr	r7, [r4, #76]	; 0x4c
   5cf6c:	bl	6c15c <fputs@plt+0x5b094>
   5cf70:	subs	r6, r0, #0
   5cf74:	beq	5cfd4 <fputs@plt+0x4bf0c>
   5cf78:	cmp	r6, #7
   5cf7c:	bne	5cf88 <fputs@plt+0x4bec0>
   5cf80:	mov	r0, r5
   5cf84:	bl	1a2d0 <fputs@plt+0x9208>
   5cf88:	ldr	r3, [sp, #24]
   5cf8c:	ldr	r0, [r3, #240]	; 0xf0
   5cf90:	bl	2b2cc <fputs@plt+0x1a204>
   5cf94:	ldr	r1, [r4, #44]	; 0x2c
   5cf98:	mov	r5, r0
   5cf9c:	ldr	r0, [sp, #24]
   5cfa0:	bl	1d524 <fputs@plt+0xc45c>
   5cfa4:	ldr	r3, [sp, #24]
   5cfa8:	ldrb	r3, [r3, #69]	; 0x45
   5cfac:	cmp	r3, #0
   5cfb0:	movne	r3, #0
   5cfb4:	strne	r3, [r4, #44]	; 0x2c
   5cfb8:	bne	5cf3c <fputs@plt+0x4be74>
   5cfbc:	mov	r1, r5
   5cfc0:	ldr	r0, [sp, #24]
   5cfc4:	bl	201a4 <fputs@plt+0xf0dc>
   5cfc8:	str	r0, [r4, #44]	; 0x2c
   5cfcc:	str	r6, [r4, #80]	; 0x50
   5cfd0:	b	5d62c <fputs@plt+0x4c564>
   5cfd4:	ldr	r5, [sp, #44]	; 0x2c
   5cfd8:	mov	r2, #208	; 0xd0
   5cfdc:	mov	r1, r5
   5cfe0:	add	r0, sp, #48	; 0x30
   5cfe4:	bl	10f3c <memcpy@plt>
   5cfe8:	mov	r2, #208	; 0xd0
   5cfec:	mov	r1, r4
   5cff0:	mov	r0, r5
   5cff4:	bl	10f3c <memcpy@plt>
   5cff8:	mov	r2, #208	; 0xd0
   5cffc:	add	r1, sp, #48	; 0x30
   5d000:	mov	r0, r4
   5d004:	bl	10f3c <memcpy@plt>
   5d008:	ldr	r3, [r5, #52]	; 0x34
   5d00c:	ldr	r2, [r4, #52]	; 0x34
   5d010:	mov	r1, r4
   5d014:	str	r2, [r5, #52]	; 0x34
   5d018:	ldr	r2, [r4, #48]	; 0x30
   5d01c:	str	r3, [r4, #52]	; 0x34
   5d020:	ldr	r3, [r5, #48]	; 0x30
   5d024:	str	r2, [r5, #48]	; 0x30
   5d028:	ldr	r2, [r4, #168]	; 0xa8
   5d02c:	str	r3, [r4, #48]	; 0x30
   5d030:	ldr	r3, [r5, #168]	; 0xa8
   5d034:	str	r2, [r5, #168]	; 0xa8
   5d038:	str	r3, [r4, #168]	; 0xa8
   5d03c:	ldrb	r2, [r4, #89]	; 0x59
   5d040:	ldrb	r3, [r5, #89]	; 0x59
   5d044:	mov	r0, r5
   5d048:	bic	r2, r2, #128	; 0x80
   5d04c:	and	r3, r3, #128	; 0x80
   5d050:	orr	r3, r3, r2
   5d054:	strb	r3, [r4, #89]	; 0x59
   5d058:	bl	23db4 <fputs@plt+0x12cec>
   5d05c:	ldr	r0, [sp, #44]	; 0x2c
   5d060:	str	r6, [r0, #80]	; 0x50
   5d064:	bl	47974 <fputs@plt+0x368ac>
   5d068:	mov	r0, r4
   5d06c:	bl	47b68 <fputs@plt+0x36aa0>
   5d070:	cmp	r7, #0
   5d074:	ldrbge	r3, [r4, #87]	; 0x57
   5d078:	orrge	r3, r3, #2
   5d07c:	strbge	r3, [r4, #87]	; 0x57
   5d080:	b	5cf14 <fputs@plt+0x4be4c>
   5d084:	ldr	r3, [r4, #76]	; 0x4c
   5d088:	cmp	r3, #0
   5d08c:	bgt	5d124 <fputs@plt+0x4c05c>
   5d090:	ldrb	r2, [r4, #87]	; 0x57
   5d094:	tst	r2, #1
   5d098:	movne	r3, #17
   5d09c:	strne	r3, [r4, #80]	; 0x50
   5d0a0:	movne	r6, #1
   5d0a4:	bne	5d5e8 <fputs@plt+0x4c520>
   5d0a8:	cmp	r3, #0
   5d0ac:	beq	5d124 <fputs@plt+0x4c05c>
   5d0b0:	ldr	r3, [r5, #152]	; 0x98
   5d0b4:	cmp	r3, #0
   5d0b8:	streq	r3, [r5, #248]	; 0xf8
   5d0bc:	ldr	r3, [r5, #188]	; 0xbc
   5d0c0:	cmp	r3, #0
   5d0c4:	beq	5d0ec <fputs@plt+0x4c024>
   5d0c8:	ldrb	r3, [r5, #149]	; 0x95
   5d0cc:	cmp	r3, #0
   5d0d0:	bne	5d0ec <fputs@plt+0x4c024>
   5d0d4:	ldr	r3, [r4, #168]	; 0xa8
   5d0d8:	cmp	r3, #0
   5d0dc:	beq	5d0ec <fputs@plt+0x4c024>
   5d0e0:	add	r1, r4, #128	; 0x80
   5d0e4:	ldr	r0, [r5]
   5d0e8:	bl	19e48 <fputs@plt+0x8d80>
   5d0ec:	ldrb	r2, [r4, #89]	; 0x59
   5d0f0:	ldr	r3, [r5, #152]	; 0x98
   5d0f4:	tst	r2, #32
   5d0f8:	add	r3, r3, #1
   5d0fc:	str	r3, [r5, #152]	; 0x98
   5d100:	ldreq	r3, [r5, #160]	; 0xa0
   5d104:	addeq	r3, r3, #1
   5d108:	streq	r3, [r5, #160]	; 0xa0
   5d10c:	tst	r2, #64	; 0x40
   5d110:	ldrne	r3, [r5, #156]	; 0x9c
   5d114:	addne	r3, r3, #1
   5d118:	strne	r3, [r5, #156]	; 0x9c
   5d11c:	mov	r3, #0
   5d120:	str	r3, [r4, #76]	; 0x4c
   5d124:	ldrb	r3, [r4, #89]	; 0x59
   5d128:	tst	r3, #3
   5d12c:	beq	5d758 <fputs@plt+0x4c690>
   5d130:	ldr	sl, [r4, #8]
   5d134:	mov	r1, #8
   5d138:	add	r7, sl, #40	; 0x28
   5d13c:	mov	r0, r7
   5d140:	ldr	r6, [r4]
   5d144:	bl	23bd4 <fputs@plt+0x12b0c>
   5d148:	ldr	r3, [r4, #80]	; 0x50
   5d14c:	mov	r8, #0
   5d150:	cmp	r3, #7
   5d154:	str	r8, [r4, #20]
   5d158:	bne	5d1b8 <fputs@plt+0x4c0f0>
   5d15c:	mov	r0, r6
   5d160:	bl	1a2d0 <fputs@plt+0x9208>
   5d164:	mov	r6, #1
   5d168:	ldrd	r2, [r4, #128]	; 0x80
   5d16c:	cmp	r2, #1
   5d170:	sbcs	r3, r3, #0
   5d174:	blt	5d184 <fputs@plt+0x4c0bc>
   5d178:	mov	r1, r4
   5d17c:	mov	r0, r5
   5d180:	bl	19eb8 <fputs@plt+0x8df0>
   5d184:	cmp	r6, #101	; 0x65
   5d188:	moveq	r7, #0
   5d18c:	ldreq	r6, [sp, #20]
   5d190:	moveq	r0, r6
   5d194:	bne	5d5d0 <fputs@plt+0x4c508>
   5d198:	ldr	r3, [r5, #20]
   5d19c:	cmp	r6, r3
   5d1a0:	blt	5d788 <fputs@plt+0x4c6c0>
   5d1a4:	cmp	r0, #0
   5d1a8:	str	r0, [r4, #80]	; 0x50
   5d1ac:	moveq	r6, #101	; 0x65
   5d1b0:	movne	r6, #1
   5d1b4:	b	5d5d0 <fputs@plt+0x4c508>
   5d1b8:	ldrb	r3, [r4, #89]	; 0x59
   5d1bc:	ldr	r2, [r4, #32]
   5d1c0:	and	r3, r3, #3
   5d1c4:	cmp	r3, #1
   5d1c8:	str	r3, [sp, #28]
   5d1cc:	ldrne	fp, [sp, #20]
   5d1d0:	movne	r0, r2
   5d1d4:	movne	r9, r8
   5d1d8:	bne	5d214 <fputs@plt+0x4c14c>
   5d1dc:	ldr	r3, [r4, #8]
   5d1e0:	add	r8, r3, #360	; 0x168
   5d1e4:	ldrh	r9, [r8, #8]
   5d1e8:	ands	r9, r9, #16
   5d1ec:	moveq	r0, r2
   5d1f0:	ldreq	fp, [sp, #20]
   5d1f4:	beq	5d214 <fputs@plt+0x4c14c>
   5d1f8:	ldr	fp, [r3, #372]	; 0x174
   5d1fc:	ldr	r9, [r3, #376]	; 0x178
   5d200:	ldr	r3, [sp, #20]
   5d204:	lsr	fp, fp, #2
   5d208:	mov	r0, r2
   5d20c:	cmp	fp, r3
   5d210:	bgt	5d274 <fputs@plt+0x4c1ac>
   5d214:	ldr	r3, [r4, #76]	; 0x4c
   5d218:	mov	r1, #20
   5d21c:	mul	r1, r1, r3
   5d220:	cmp	r3, r0
   5d224:	add	ip, r3, #1
   5d228:	bge	5d804 <fputs@plt+0x4c73c>
   5d22c:	ldr	lr, [sp, #28]
   5d230:	cmp	lr, #2
   5d234:	bne	5d24c <fputs@plt+0x4c184>
   5d238:	ldr	lr, [r4, #4]
   5d23c:	ldrb	lr, [lr, r1]
   5d240:	add	r1, r1, #20
   5d244:	cmp	lr, #161	; 0xa1
   5d248:	bne	5d288 <fputs@plt+0x4c1c0>
   5d24c:	str	ip, [r4, #76]	; 0x4c
   5d250:	ldr	r1, [r6, #248]	; 0xf8
   5d254:	cmp	r1, #0
   5d258:	beq	5d290 <fputs@plt+0x4c1c8>
   5d25c:	mov	r3, #9
   5d260:	str	r3, [r4, #80]	; 0x50
   5d264:	ldr	r1, [pc, #1460]	; 5d820 <fputs@plt+0x4c758>
   5d268:	mov	r0, r4
   5d26c:	bl	37fd8 <fputs@plt+0x26f10>
   5d270:	b	5d164 <fputs@plt+0x4c09c>
   5d274:	ldr	r1, [r9, r3, lsl #2]
   5d278:	add	r3, r3, #1
   5d27c:	ldr	r1, [r1, #4]
   5d280:	add	r0, r0, r1
   5d284:	b	5d20c <fputs@plt+0x4c144>
   5d288:	mov	r3, ip
   5d28c:	b	5d220 <fputs@plt+0x4c158>
   5d290:	cmp	r2, r3
   5d294:	suble	r3, r3, r2
   5d298:	ldrgt	r2, [r4, #4]
   5d29c:	suble	r0, r9, #4
   5d2a0:	ble	5d3e4 <fputs@plt+0x4c31c>
   5d2a4:	mov	r6, #20
   5d2a8:	mla	r6, r6, r3, r2
   5d2ac:	ldr	r2, [sp, #28]
   5d2b0:	cmp	r2, #1
   5d2b4:	bne	5d30c <fputs@plt+0x4c244>
   5d2b8:	mov	r2, #4
   5d2bc:	strh	r2, [sl, #48]	; 0x30
   5d2c0:	mov	r2, r3
   5d2c4:	asr	r3, r3, #31
   5d2c8:	add	r7, sl, #120	; 0x78
   5d2cc:	strd	r2, [sl, #40]	; 0x28
   5d2d0:	ldr	r3, [pc, #1356]	; 5d824 <fputs@plt+0x4c75c>
   5d2d4:	strh	r3, [sl, #88]	; 0x58
   5d2d8:	ldrb	r2, [r6]
   5d2dc:	ldr	r3, [pc, #1348]	; 5d828 <fputs@plt+0x4c760>
   5d2e0:	add	r3, r3, r2, lsl #2
   5d2e4:	ldr	r0, [r3, #4048]	; 0xfd0
   5d2e8:	str	r0, [sl, #96]	; 0x60
   5d2ec:	bl	1839c <fputs@plt+0x72d4>
   5d2f0:	ldrb	r3, [sp, #28]
   5d2f4:	strb	r3, [sl, #90]	; 0x5a
   5d2f8:	str	r0, [sl, #92]	; 0x5c
   5d2fc:	ldrsb	r3, [r6, #1]
   5d300:	cmn	r3, #18
   5d304:	ldreq	sl, [sp, #20]
   5d308:	beq	5d410 <fputs@plt+0x4c348>
   5d30c:	ldr	r0, [r6, #4]
   5d310:	mov	r3, #4
   5d314:	strh	r3, [r7, #8]
   5d318:	asr	r1, r0, #31
   5d31c:	strh	r3, [r7, #48]	; 0x30
   5d320:	strd	r0, [r7]
   5d324:	ldr	r0, [r6, #8]
   5d328:	strh	r3, [r7, #88]	; 0x58
   5d32c:	asr	r1, r0, #31
   5d330:	strd	r0, [r7, #40]	; 0x28
   5d334:	ldr	r2, [r6, #12]
   5d338:	mov	r1, #100	; 0x64
   5d33c:	asr	r3, r2, #31
   5d340:	strd	r2, [r7, #80]	; 0x50
   5d344:	add	r3, r7, #120	; 0x78
   5d348:	mov	r0, r3
   5d34c:	str	r3, [sp, #28]
   5d350:	bl	26a4c <fputs@plt+0x15984>
   5d354:	subs	r9, r0, #0
   5d358:	bne	5d164 <fputs@plt+0x4c09c>
   5d35c:	ldr	r3, [pc, #1224]	; 5d82c <fputs@plt+0x4c764>
   5d360:	ldr	r8, [r7, #136]	; 0x88
   5d364:	strh	r3, [r7, #128]	; 0x80
   5d368:	ldr	r3, [r7, #144]	; 0x90
   5d36c:	str	r8, [sp, #52]	; 0x34
   5d370:	str	r8, [sp, #56]	; 0x38
   5d374:	str	r9, [sp, #48]	; 0x30
   5d378:	str	r9, [sp, #60]	; 0x3c
   5d37c:	str	r3, [sp, #64]	; 0x40
   5d380:	str	r9, [sp, #68]	; 0x44
   5d384:	strb	r9, [sp, #72]	; 0x48
   5d388:	strb	r9, [sp, #73]	; 0x49
   5d38c:	ldrsb	r3, [r6, #1]
   5d390:	add	r3, r3, #19
   5d394:	cmp	r3, #15
   5d398:	ldrls	pc, [pc, r3, lsl #2]
   5d39c:	b	5d72c <fputs@plt+0x4c664>
   5d3a0:	andeq	sp, r5, r0, lsr #14
   5d3a4:	andeq	sp, r5, r0, lsl r7
   5d3a8:	andeq	sp, r5, ip, lsr #14
   5d3ac:	andeq	sp, r5, ip, lsr #14
   5d3b0:	andeq	sp, r5, r8, asr #13
   5d3b4:	andeq	sp, r5, r4, asr r6
   5d3b8:	andeq	sp, r5, ip, lsr r6
   5d3bc:	andeq	sp, r5, r0, ror #12
   5d3c0:	andeq	sp, r5, ip, lsr #14
   5d3c4:			; <UNDEFINED> instruction: 0x0005d6b8
   5d3c8:	andeq	sp, r5, ip, lsr #14
   5d3cc:	andeq	sp, r5, r8, ror r6
   5d3d0:	andeq	sp, r5, ip, lsr #14
   5d3d4:	andeq	sp, r5, ip, asr r4
   5d3d8:	andeq	sp, r5, ip, lsl #10
   5d3dc:	strdeq	sp, [r5], -r4
   5d3e0:	sub	r3, r3, r1
   5d3e4:	ldr	r2, [r0, #4]!
   5d3e8:	ldr	r1, [r2, #4]
   5d3ec:	cmp	r3, r1
   5d3f0:	bge	5d3e0 <fputs@plt+0x4c318>
   5d3f4:	ldr	r2, [r2]
   5d3f8:	b	5d2a4 <fputs@plt+0x4c1dc>
   5d3fc:	ldr	r2, [r9, sl, lsl #2]
   5d400:	ldr	r3, [r6, #16]
   5d404:	cmp	r2, r3
   5d408:	beq	5d30c <fputs@plt+0x4c244>
   5d40c:	add	sl, sl, #1
   5d410:	cmp	sl, fp
   5d414:	bne	5d3fc <fputs@plt+0x4c334>
   5d418:	add	r9, sl, #1
   5d41c:	adds	r2, sl, #0
   5d420:	lsl	r9, r9, #2
   5d424:	movne	r2, #1
   5d428:	mov	r1, r9
   5d42c:	mov	r0, r8
   5d430:	bl	2692c <fputs@plt+0x15864>
   5d434:	cmp	r0, #0
   5d438:	bne	5d30c <fputs@plt+0x4c244>
   5d43c:	ldr	r3, [r8, #16]
   5d440:	ldr	r2, [r6, #16]
   5d444:	str	r2, [r3, sl, lsl #2]
   5d448:	ldrh	r3, [r8, #8]
   5d44c:	str	r9, [r8, #12]
   5d450:	orr	r3, r3, #16
   5d454:	strh	r3, [r8, #8]
   5d458:	b	5d30c <fputs@plt+0x4c244>
   5d45c:	ldr	sl, [r6, #16]
   5d460:	ldr	r1, [pc, #968]	; 5d830 <fputs@plt+0x4c768>
   5d464:	add	r0, sp, #48	; 0x30
   5d468:	ldrh	r2, [sl, #6]
   5d46c:	bl	39040 <fputs@plt+0x27f78>
   5d470:	add	fp, sl, #20
   5d474:	ldrh	r3, [sl, #6]
   5d478:	cmp	r9, r3
   5d47c:	blt	5d494 <fputs@plt+0x4c3cc>
   5d480:	ldr	r1, [pc, #940]	; 5d834 <fputs@plt+0x4c76c>
   5d484:	mov	r2, #1
   5d488:	add	r0, sp, #48	; 0x30
   5d48c:	bl	29eac <fputs@plt+0x18de4>
   5d490:	b	5d524 <fputs@plt+0x4c45c>
   5d494:	ldr	r3, [fp], #4
   5d498:	ldr	r1, [pc, #920]	; 5d838 <fputs@plt+0x4c770>
   5d49c:	cmp	r3, #0
   5d4a0:	ldrne	r3, [r3]
   5d4a4:	ldreq	r3, [pc, #912]	; 5d83c <fputs@plt+0x4c774>
   5d4a8:	mov	r0, r3
   5d4ac:	str	r3, [sp, #36]	; 0x24
   5d4b0:	bl	110a4 <strcmp@plt>
   5d4b4:	ldr	r2, [sl, #16]
   5d4b8:	ldr	r1, [pc, #896]	; 5d840 <fputs@plt+0x4c778>
   5d4bc:	ldr	r3, [sp, #36]	; 0x24
   5d4c0:	ldrb	r2, [r2, r9]
   5d4c4:	add	r9, r9, #1
   5d4c8:	cmp	r0, #0
   5d4cc:	ldr	r0, [pc, #872]	; 5d83c <fputs@plt+0x4c774>
   5d4d0:	moveq	r3, r1
   5d4d4:	ldr	r1, [pc, #872]	; 5d844 <fputs@plt+0x4c77c>
   5d4d8:	cmp	r2, #0
   5d4dc:	moveq	r1, r0
   5d4e0:	mov	r2, r1
   5d4e4:	add	r0, sp, #48	; 0x30
   5d4e8:	ldr	r1, [pc, #856]	; 5d848 <fputs@plt+0x4c780>
   5d4ec:	bl	39040 <fputs@plt+0x27f78>
   5d4f0:	b	5d474 <fputs@plt+0x4c3ac>
   5d4f4:	ldr	r3, [r6, #16]
   5d4f8:	ldr	r1, [pc, #844]	; 5d84c <fputs@plt+0x4c784>
   5d4fc:	ldr	r2, [r3]
   5d500:	add	r0, sp, #48	; 0x30
   5d504:	bl	39040 <fputs@plt+0x27f78>
   5d508:	b	5d524 <fputs@plt+0x4c45c>
   5d50c:	ldr	r2, [r6, #16]
   5d510:	ldr	r1, [pc, #824]	; 5d850 <fputs@plt+0x4c788>
   5d514:	add	r0, sp, #48	; 0x30
   5d518:	ldrsb	r3, [r2]
   5d51c:	ldr	r2, [r2, #20]
   5d520:	bl	39040 <fputs@plt+0x27f78>
   5d524:	add	r0, sp, #48	; 0x30
   5d528:	bl	1f950 <fputs@plt+0xe888>
   5d52c:	ldr	r3, [r7, #136]	; 0x88
   5d530:	cmp	r3, r8
   5d534:	beq	5d740 <fputs@plt+0x4c678>
   5d538:	mov	r3, #0
   5d53c:	str	r3, [sp]
   5d540:	mvn	r2, #0
   5d544:	mov	r3, #1
   5d548:	mov	r1, r8
   5d54c:	ldr	r0, [sp, #28]
   5d550:	bl	26dc0 <fputs@plt+0x15cf8>
   5d554:	ldrb	r8, [r4, #89]	; 0x59
   5d558:	and	r8, r8, #3
   5d55c:	cmp	r8, #1
   5d560:	bne	5d5a4 <fputs@plt+0x4c4dc>
   5d564:	mov	r1, #4
   5d568:	add	r0, r7, #160	; 0xa0
   5d56c:	bl	26a4c <fputs@plt+0x15984>
   5d570:	cmp	r0, #0
   5d574:	bne	5d164 <fputs@plt+0x4c09c>
   5d578:	ldr	r3, [pc, #684]	; 5d82c <fputs@plt+0x4c764>
   5d57c:	ldr	r2, [pc, #720]	; 5d854 <fputs@plt+0x4c78c>
   5d580:	strh	r3, [r7, #168]	; 0xa8
   5d584:	mov	r3, #2
   5d588:	str	r3, [r7, #172]	; 0xac
   5d58c:	ldr	r1, [r7, #176]	; 0xb0
   5d590:	ldrb	r3, [r6, #3]
   5d594:	mov	r0, #3
   5d598:	bl	2b038 <fputs@plt+0x19f70>
   5d59c:	strb	r8, [r7, #170]	; 0xaa
   5d5a0:	strh	r8, [r7, #208]	; 0xd0
   5d5a4:	ldrb	r3, [r4, #89]	; 0x59
   5d5a8:	mov	r6, #100	; 0x64
   5d5ac:	and	r3, r3, #3
   5d5b0:	rsb	r3, r3, #3
   5d5b4:	lsl	r3, r3, #2
   5d5b8:	strh	r3, [r4, #84]	; 0x54
   5d5bc:	ldr	r3, [r4, #8]
   5d5c0:	add	r3, r3, #40	; 0x28
   5d5c4:	str	r3, [r4, #20]
   5d5c8:	mov	r3, #0
   5d5cc:	str	r3, [r4, #80]	; 0x50
   5d5d0:	str	r6, [r5, #52]	; 0x34
   5d5d4:	ldr	r1, [r4, #80]	; 0x50
   5d5d8:	ldr	r0, [r4]
   5d5dc:	bl	23eb0 <fputs@plt+0x12de8>
   5d5e0:	cmp	r0, #7
   5d5e4:	streq	r0, [r4, #80]	; 0x50
   5d5e8:	ldrsb	r3, [r4, #89]	; 0x59
   5d5ec:	cmp	r3, #0
   5d5f0:	bge	5d60c <fputs@plt+0x4c544>
   5d5f4:	sub	r3, r6, #100	; 0x64
   5d5f8:	cmp	r3, #1
   5d5fc:	bls	5d60c <fputs@plt+0x4c544>
   5d600:	mov	r0, r4
   5d604:	bl	27968 <fputs@plt+0x168a0>
   5d608:	mov	r6, r0
   5d60c:	ldr	r0, [r5, #56]	; 0x38
   5d610:	and	r6, r6, r0
   5d614:	cmp	r6, #17
   5d618:	bne	5d62c <fputs@plt+0x4c564>
   5d61c:	ldr	r3, [sp, #32]
   5d620:	subs	r3, r3, #1
   5d624:	str	r3, [sp, #32]
   5d628:	bne	5cf44 <fputs@plt+0x4be7c>
   5d62c:	mov	r1, r6
   5d630:	ldr	r0, [sp, #24]
   5d634:	bl	23eb0 <fputs@plt+0x12de8>
   5d638:	b	5cef0 <fputs@plt+0x4be28>
   5d63c:	ldr	r3, [r6, #16]
   5d640:	ldrd	r2, [r3]
   5d644:	ldr	r1, [pc, #524]	; 5d858 <fputs@plt+0x4c790>
   5d648:	add	r0, sp, #48	; 0x30
   5d64c:	bl	39040 <fputs@plt+0x27f78>
   5d650:	b	5d524 <fputs@plt+0x4c45c>
   5d654:	ldr	r2, [r6, #16]
   5d658:	ldr	r1, [pc, #508]	; 5d85c <fputs@plt+0x4c794>
   5d65c:	b	5d500 <fputs@plt+0x4c438>
   5d660:	ldr	r3, [r6, #16]
   5d664:	ldrd	r2, [r3]
   5d668:	ldr	r1, [pc, #496]	; 5d860 <fputs@plt+0x4c798>
   5d66c:	add	r0, sp, #48	; 0x30
   5d670:	bl	39040 <fputs@plt+0x27f78>
   5d674:	b	5d524 <fputs@plt+0x4c45c>
   5d678:	ldr	r2, [r6, #16]
   5d67c:	ldrh	r3, [r2, #8]
   5d680:	tst	r3, #2
   5d684:	ldrne	r8, [r2, #16]
   5d688:	bne	5d524 <fputs@plt+0x4c45c>
   5d68c:	tst	r3, #4
   5d690:	ldrdne	r2, [r2]
   5d694:	bne	5d644 <fputs@plt+0x4c57c>
   5d698:	tst	r3, #8
   5d69c:	ldrdne	r2, [r2]
   5d6a0:	bne	5d668 <fputs@plt+0x4c5a0>
   5d6a4:	tst	r3, #1
   5d6a8:	ldr	r3, [pc, #436]	; 5d864 <fputs@plt+0x4c79c>
   5d6ac:	ldr	r8, [pc, #436]	; 5d868 <fputs@plt+0x4c7a0>
   5d6b0:	moveq	r8, r3
   5d6b4:	b	5d524 <fputs@plt+0x4c45c>
   5d6b8:	ldr	r3, [r6, #16]
   5d6bc:	ldr	r1, [pc, #424]	; 5d86c <fputs@plt+0x4c7a4>
   5d6c0:	ldr	r2, [r3, #8]
   5d6c4:	b	5d500 <fputs@plt+0x4c438>
   5d6c8:	ldr	sl, [r6, #16]
   5d6cc:	ldr	r3, [pc, #412]	; 5d870 <fputs@plt+0x4c7a8>
   5d6d0:	mov	r9, #1
   5d6d4:	ldr	fp, [sl]
   5d6d8:	cmp	fp, r9
   5d6dc:	movle	r3, #91	; 0x5b
   5d6e0:	strble	r3, [r8]
   5d6e4:	movle	r2, #1
   5d6e8:	ldrle	r1, [pc, #388]	; 5d874 <fputs@plt+0x4c7ac>
   5d6ec:	ble	5d488 <fputs@plt+0x4c3c0>
   5d6f0:	ldr	r2, [sl, r9, lsl #2]
   5d6f4:	mov	r1, r3
   5d6f8:	add	r0, sp, #48	; 0x30
   5d6fc:	str	r3, [sp, #36]	; 0x24
   5d700:	add	r9, r9, #1
   5d704:	bl	39040 <fputs@plt+0x27f78>
   5d708:	ldr	r3, [sp, #36]	; 0x24
   5d70c:	b	5d6d8 <fputs@plt+0x4c610>
   5d710:	ldr	r1, [pc, #352]	; 5d878 <fputs@plt+0x4c7b0>
   5d714:	add	r0, sp, #48	; 0x30
   5d718:	bl	39040 <fputs@plt+0x27f78>
   5d71c:	b	5d524 <fputs@plt+0x4c45c>
   5d720:	mov	r3, #0
   5d724:	strb	r3, [r8]
   5d728:	b	5d524 <fputs@plt+0x4c45c>
   5d72c:	ldr	r3, [r6, #16]
   5d730:	cmp	r3, #0
   5d734:	movne	r8, r3
   5d738:	bne	5d524 <fputs@plt+0x4c45c>
   5d73c:	b	5d724 <fputs@plt+0x4c65c>
   5d740:	mov	r0, r8
   5d744:	bl	1839c <fputs@plt+0x72d4>
   5d748:	mov	r3, #1
   5d74c:	strb	r3, [r7, #130]	; 0x82
   5d750:	str	r0, [r7, #132]	; 0x84
   5d754:	b	5d554 <fputs@plt+0x4c48c>
   5d758:	ldr	r3, [r5, #164]	; 0xa4
   5d75c:	mov	r0, r4
   5d760:	add	r3, r3, #1
   5d764:	str	r3, [r5, #164]	; 0xa4
   5d768:	bl	55bd8 <fputs@plt+0x44b10>
   5d76c:	ldr	r3, [r5, #164]	; 0xa4
   5d770:	sub	r3, r3, #1
   5d774:	str	r3, [r5, #164]	; 0xa4
   5d778:	cmp	r0, #100	; 0x64
   5d77c:	mov	r6, r0
   5d780:	bne	5d168 <fputs@plt+0x4c0a0>
   5d784:	b	5d5d0 <fputs@plt+0x4c508>
   5d788:	ldr	ip, [r5, #16]
   5d78c:	lsl	r1, r6, #4
   5d790:	add	r3, ip, r1
   5d794:	ldr	r3, [r3, #4]
   5d798:	cmp	r3, #0
   5d79c:	beq	5d7fc <fputs@plt+0x4c734>
   5d7a0:	ldr	r2, [r3, #4]
   5d7a4:	ldr	r3, [r3]
   5d7a8:	ldr	r8, [r5, #220]	; 0xdc
   5d7ac:	str	r3, [r2, #4]
   5d7b0:	ldr	r3, [r2]
   5d7b4:	ldr	r2, [r3, #216]	; 0xd8
   5d7b8:	cmp	r2, #0
   5d7bc:	moveq	r3, r7
   5d7c0:	ldrne	r3, [r2, #12]
   5d7c4:	strne	r7, [r2, #12]
   5d7c8:	cmp	r8, #0
   5d7cc:	beq	5d7fc <fputs@plt+0x4c734>
   5d7d0:	cmp	r3, #0
   5d7d4:	movle	r2, #0
   5d7d8:	movgt	r2, #1
   5d7dc:	cmp	r0, #0
   5d7e0:	movne	r2, #0
   5d7e4:	cmp	r2, #0
   5d7e8:	beq	5d7fc <fputs@plt+0x4c734>
   5d7ec:	ldr	r2, [ip, r1]
   5d7f0:	ldr	r0, [r5, #224]	; 0xe0
   5d7f4:	mov	r1, r5
   5d7f8:	blx	r8
   5d7fc:	add	r6, r6, #1
   5d800:	b	5d198 <fputs@plt+0x4c0d0>
   5d804:	mov	r3, #0
   5d808:	str	ip, [r4, #76]	; 0x4c
   5d80c:	str	r3, [r4, #80]	; 0x50
   5d810:	mov	r6, #101	; 0x65
   5d814:	b	5d168 <fputs@plt+0x4c0a0>
   5d818:	andeq	r1, r1, lr, asr #27
   5d81c:	ldcllt	13, cr0, [r2, #652]!	; 0x28c
   5d820:	muleq	r7, r2, r2
   5d824:	andeq	r0, r0, r2, lsl #20
   5d828:			; <UNDEFINED> instruction: 0x00072ab8
   5d82c:	andeq	r0, r0, r2, lsl #4
   5d830:	muleq	r7, lr, r2
   5d834:	andeq	r9, r7, r0, ror r6
   5d838:	andeq	r7, r7, ip, asr #20
   5d83c:	andeq	r8, r7, r5, lsr #18
   5d840:	andeq	r6, r7, r1, asr #23
   5d844:	andeq	r7, r7, r9, ror #2
   5d848:	andeq	r8, r7, r3, lsr #5
   5d84c:	andeq	r8, r7, r9, lsr #5
   5d850:			; <UNDEFINED> instruction: 0x000782b1
   5d854:	andeq	r8, r7, r4, asr #5
   5d858:	andeq	r8, r7, r2, lsl #6
   5d85c:	ldrdeq	r7, [r7], -pc	; <UNPREDICTABLE>
   5d860:			; <UNDEFINED> instruction: 0x000764b2
   5d864:	andeq	r8, r7, fp, lsl #5
   5d868:	andeq	r9, r7, sp, asr #18
   5d86c:			; <UNDEFINED> instruction: 0x000782b8
   5d870:	andeq	r8, r7, r0, asr #5
   5d874:	andeq	r6, r7, r2, ror r7
   5d878:	andeq	r7, r7, sp, lsr sl
   5d87c:	push	{r4, r5, r6, r8, r9, lr}
   5d880:	mov	r9, r3
   5d884:	ldr	r6, [r0, #20]
   5d888:	mov	r8, r2
   5d88c:	mov	r4, r0
   5d890:	ldr	r3, [r6, #60]	; 0x3c
   5d894:	mov	r0, r6
   5d898:	strd	r8, [r3]
   5d89c:	bl	5cecc <fputs@plt+0x4be04>
   5d8a0:	cmp	r0, #100	; 0x64
   5d8a4:	movne	r5, r0
   5d8a8:	movne	r6, #0
   5d8ac:	bne	5d90c <fputs@plt+0x4c844>
   5d8b0:	ldr	r3, [r6, #56]	; 0x38
   5d8b4:	ldr	r1, [r3]
   5d8b8:	ldr	r3, [r4, #12]
   5d8bc:	add	r2, r3, #20
   5d8c0:	ldr	ip, [r1, r2, lsl #2]
   5d8c4:	cmp	ip, #11
   5d8c8:	bhi	5d94c <fputs@plt+0x4c884>
   5d8cc:	cmp	ip, #0
   5d8d0:	ldr	r0, [r4, #24]
   5d8d4:	ldreq	r2, [pc, #236]	; 5d9c8 <fputs@plt+0x4c900>
   5d8d8:	beq	5d8ec <fputs@plt+0x4c824>
   5d8dc:	ldr	r3, [pc, #232]	; 5d9cc <fputs@plt+0x4c904>
   5d8e0:	cmp	ip, #7
   5d8e4:	ldr	r2, [pc, #228]	; 5d9d0 <fputs@plt+0x4c908>
   5d8e8:	movne	r2, r3
   5d8ec:	ldr	r1, [pc, #224]	; 5d9d4 <fputs@plt+0x4c90c>
   5d8f0:	bl	3808c <fputs@plt+0x26fc4>
   5d8f4:	mov	r5, #1
   5d8f8:	mov	r6, r0
   5d8fc:	ldr	r0, [r4, #20]
   5d900:	bl	479bc <fputs@plt+0x368f4>
   5d904:	mov	r3, #0
   5d908:	str	r3, [r4, #20]
   5d90c:	ldr	r0, [r4, #20]
   5d910:	cmp	r0, #0
   5d914:	beq	5d994 <fputs@plt+0x4c8cc>
   5d918:	bl	479bc <fputs@plt+0x368f4>
   5d91c:	mov	r3, #0
   5d920:	str	r3, [r4, #20]
   5d924:	subs	r5, r0, #0
   5d928:	bne	5d9a4 <fputs@plt+0x4c8dc>
   5d92c:	mov	r2, r8
   5d930:	mov	r3, r9
   5d934:	ldr	r1, [pc, #156]	; 5d9d8 <fputs@plt+0x4c910>
   5d938:	ldr	r0, [r4, #24]
   5d93c:	bl	3808c <fputs@plt+0x26fc4>
   5d940:	mov	r5, #1
   5d944:	mov	r6, r0
   5d948:	b	5d994 <fputs@plt+0x4c8cc>
   5d94c:	ldrsh	r2, [r1, #12]
   5d950:	mov	r0, ip
   5d954:	mov	r6, #0
   5d958:	add	r3, r3, r2
   5d95c:	add	r3, r3, #20
   5d960:	mov	r5, r6
   5d964:	ldr	r3, [r1, r3, lsl #2]
   5d968:	str	r3, [r4, #8]
   5d96c:	bl	1637c <fputs@plt+0x52b4>
   5d970:	str	r0, [r4, #4]
   5d974:	ldr	r3, [r1, #16]
   5d978:	str	r3, [r4, #16]
   5d97c:	ldrb	r2, [r3, #64]	; 0x40
   5d980:	orr	r2, r2, #16
   5d984:	strb	r2, [r3, #64]	; 0x40
   5d988:	ldr	r3, [r3]
   5d98c:	mov	r2, #1
   5d990:	strb	r2, [r3, #11]
   5d994:	ldr	r3, [sp, #24]
   5d998:	mov	r0, r5
   5d99c:	str	r6, [r3]
   5d9a0:	pop	{r4, r5, r6, r8, r9, pc}
   5d9a4:	ldr	r4, [r4, #24]
   5d9a8:	mov	r0, r4
   5d9ac:	bl	4898c <fputs@plt+0x378c4>
   5d9b0:	ldr	r1, [pc, #36]	; 5d9dc <fputs@plt+0x4c914>
   5d9b4:	mov	r2, r0
   5d9b8:	mov	r0, r4
   5d9bc:	bl	3808c <fputs@plt+0x26fc4>
   5d9c0:	mov	r6, r0
   5d9c4:	b	5d994 <fputs@plt+0x4c8cc>
   5d9c8:	andeq	r6, r7, r1, asr #10
   5d9cc:	andeq	r8, r7, r9, asr #5
   5d9d0:	ldrdeq	r8, [r7], -r1
   5d9d4:	ldrdeq	r8, [r7], -r6
   5d9d8:	strdeq	r8, [r7], -r3
   5d9dc:	andeq	r6, r7, r2, ror #10
   5d9e0:	subs	r1, r0, #0
   5d9e4:	push	{r4, r5, lr}
   5d9e8:	sub	sp, sp, #20
   5d9ec:	bne	5da00 <fputs@plt+0x4c938>
   5d9f0:	ldr	r0, [pc, #104]	; 5da60 <fputs@plt+0x4c998>
   5d9f4:	bl	2d88c <fputs@plt+0x1c7c4>
   5d9f8:	add	sp, sp, #20
   5d9fc:	pop	{r4, r5, pc}
   5da00:	ldr	r4, [r1, #24]
   5da04:	ldr	r1, [r1, #20]
   5da08:	cmp	r1, #0
   5da0c:	moveq	r5, #4
   5da10:	beq	5da50 <fputs@plt+0x4c988>
   5da14:	add	r1, sp, #12
   5da18:	str	r1, [sp]
   5da1c:	bl	5d87c <fputs@plt+0x4c7b4>
   5da20:	subs	r5, r0, #0
   5da24:	beq	5da50 <fputs@plt+0x4c988>
   5da28:	ldr	r3, [sp, #12]
   5da2c:	ldr	r2, [pc, #48]	; 5da64 <fputs@plt+0x4c99c>
   5da30:	cmp	r3, #0
   5da34:	mov	r1, r5
   5da38:	mov	r0, r4
   5da3c:	moveq	r2, #0
   5da40:	bl	309d4 <fputs@plt+0x1f90c>
   5da44:	ldr	r1, [sp, #12]
   5da48:	mov	r0, r4
   5da4c:	bl	1d524 <fputs@plt+0xc45c>
   5da50:	mov	r1, r5
   5da54:	mov	r0, r4
   5da58:	bl	23eb0 <fputs@plt+0x12de8>
   5da5c:	b	5d9f8 <fputs@plt+0x4c930>
   5da60:	muleq	r1, r1, pc	; <UNPREDICTABLE>
   5da64:	andeq	r6, r7, r2, ror #10
   5da68:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5da6c:	sub	sp, sp, #44	; 0x2c
   5da70:	mov	r4, #0
   5da74:	mov	r5, r0
   5da78:	mov	r7, r1
   5da7c:	mov	fp, r2
   5da80:	str	r3, [sp, #24]
   5da84:	str	r4, [sp, #36]	; 0x24
   5da88:	bl	303e4 <fputs@plt+0x1f31c>
   5da8c:	cmp	r0, r4
   5da90:	bne	5daac <fputs@plt+0x4c9e4>
   5da94:	ldr	r0, [pc, #744]	; 5dd84 <fputs@plt+0x4ccbc>
   5da98:	bl	2d88c <fputs@plt+0x1c7c4>
   5da9c:	mov	r4, r0
   5daa0:	mov	r0, r4
   5daa4:	add	sp, sp, #44	; 0x2c
   5daa8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5daac:	ldr	r3, [pc, #724]	; 5dd88 <fputs@plt+0x4ccc0>
   5dab0:	cmp	r7, #0
   5dab4:	mov	r1, r4
   5dab8:	mov	r0, r5
   5dabc:	moveq	r7, r3
   5dac0:	bl	23e7c <fputs@plt+0x12db4>
   5dac4:	ldrb	r3, [r7]
   5dac8:	mov	r4, #0
   5dacc:	cmp	r3, #0
   5dad0:	moveq	r4, r3
   5dad4:	moveq	r6, r3
   5dad8:	beq	5dcb0 <fputs@plt+0x4cbe8>
   5dadc:	add	r3, sp, #32
   5dae0:	str	r3, [sp]
   5dae4:	mov	r1, r7
   5dae8:	add	r3, sp, #36	; 0x24
   5daec:	mvn	r2, #0
   5daf0:	mov	r0, r5
   5daf4:	str	r4, [sp, #36]	; 0x24
   5daf8:	bl	6c3d0 <fputs@plt+0x5b308>
   5dafc:	subs	r7, r0, #0
   5db00:	bne	5dd58 <fputs@plt+0x4cc90>
   5db04:	ldr	r3, [sp, #36]	; 0x24
   5db08:	cmp	r3, #0
   5db0c:	ldreq	r7, [sp, #32]
   5db10:	beq	5dac4 <fputs@plt+0x4c9fc>
   5db14:	ldrh	r9, [r3, #84]	; 0x54
   5db18:	mov	r1, #0
   5db1c:	mov	sl, r7
   5db20:	mov	r4, r7
   5db24:	lsl	r3, r9, #3
   5db28:	add	r3, r3, #1
   5db2c:	mov	r0, r3
   5db30:	lsl	r3, r9, #2
   5db34:	str	r3, [sp, #12]
   5db38:	mov	r3, r7
   5db3c:	strd	r0, [sp, #16]
   5db40:	ldr	r0, [sp, #36]	; 0x24
   5db44:	str	r3, [sp, #28]
   5db48:	bl	5cecc <fputs@plt+0x4be04>
   5db4c:	cmp	fp, #0
   5db50:	ldr	r3, [sp, #28]
   5db54:	mov	r6, r0
   5db58:	beq	5dd4c <fputs@plt+0x4cc84>
   5db5c:	cmp	r0, #100	; 0x64
   5db60:	beq	5dbdc <fputs@plt+0x4cb14>
   5db64:	eor	r3, r3, #1
   5db68:	cmp	r0, #101	; 0x65
   5db6c:	movne	r3, #0
   5db70:	andeq	r3, r3, #1
   5db74:	cmp	r3, #0
   5db78:	beq	5db88 <fputs@plt+0x4cac0>
   5db7c:	ldr	r3, [r5, #24]
   5db80:	tst	r3, #256	; 0x100
   5db84:	bne	5dbe4 <fputs@plt+0x4cb1c>
   5db88:	ldr	r0, [sp, #36]	; 0x24
   5db8c:	bl	47974 <fputs@plt+0x368ac>
   5db90:	ldr	r2, [sp, #32]
   5db94:	mov	r3, #0
   5db98:	str	r3, [sp, #36]	; 0x24
   5db9c:	mov	r6, r0
   5dba0:	mov	r7, r2
   5dba4:	ldr	r1, [pc, #480]	; 5dd8c <fputs@plt+0x4ccc4>
   5dba8:	ldrb	r3, [r7]
   5dbac:	add	r2, r2, #1
   5dbb0:	add	r3, r1, r3
   5dbb4:	ldrb	r3, [r3, #320]	; 0x140
   5dbb8:	ands	r9, r3, #1
   5dbbc:	bne	5dba0 <fputs@plt+0x4cad8>
   5dbc0:	mov	r1, r4
   5dbc4:	mov	r0, r5
   5dbc8:	bl	1d524 <fputs@plt+0xc45c>
   5dbcc:	cmp	r6, #0
   5dbd0:	beq	5dac4 <fputs@plt+0x4c9fc>
   5dbd4:	mov	r4, r9
   5dbd8:	b	5dcb0 <fputs@plt+0x4cbe8>
   5dbdc:	cmp	r3, #0
   5dbe0:	bne	5dc0c <fputs@plt+0x4cb44>
   5dbe4:	ldrd	r2, [sp, #16]
   5dbe8:	mov	r0, r5
   5dbec:	bl	1f9d8 <fputs@plt+0xe910>
   5dbf0:	subs	r4, r0, #0
   5dbf4:	beq	5dcb0 <fputs@plt+0x4cbe8>
   5dbf8:	mov	r8, r7
   5dbfc:	cmp	r8, r9
   5dc00:	blt	5dc60 <fputs@plt+0x4cb98>
   5dc04:	cmp	r6, #100	; 0x64
   5dc08:	bne	5dc20 <fputs@plt+0x4cb58>
   5dc0c:	ldr	r3, [sp, #12]
   5dc10:	mov	r8, r7
   5dc14:	add	sl, r4, r3
   5dc18:	cmp	r8, r9
   5dc1c:	blt	5dc78 <fputs@plt+0x4cbb0>
   5dc20:	mov	r3, r4
   5dc24:	mov	r2, sl
   5dc28:	mov	r1, r9
   5dc2c:	ldr	r0, [sp, #24]
   5dc30:	blx	fp
   5dc34:	cmp	r0, #0
   5dc38:	beq	5dd48 <fputs@plt+0x4cc80>
   5dc3c:	ldr	r0, [sp, #36]	; 0x24
   5dc40:	bl	47974 <fputs@plt+0x368ac>
   5dc44:	mov	r3, #0
   5dc48:	mov	r1, #4
   5dc4c:	mov	r0, r5
   5dc50:	str	r3, [sp, #36]	; 0x24
   5dc54:	mov	r6, #4
   5dc58:	bl	23e7c <fputs@plt+0x12db4>
   5dc5c:	b	5dcb0 <fputs@plt+0x4cbe8>
   5dc60:	mov	r1, r8
   5dc64:	ldr	r0, [sp, #36]	; 0x24
   5dc68:	bl	25640 <fputs@plt+0x14578>
   5dc6c:	str	r0, [r4, r8, lsl #2]
   5dc70:	add	r8, r8, #1
   5dc74:	b	5dbfc <fputs@plt+0x4cb34>
   5dc78:	mov	r1, r8
   5dc7c:	ldr	r0, [sp, #36]	; 0x24
   5dc80:	bl	2b5a4 <fputs@plt+0x1a4dc>
   5dc84:	cmp	r0, #0
   5dc88:	str	r0, [sl, r8, lsl #2]
   5dc8c:	bne	5dd40 <fputs@plt+0x4cc78>
   5dc90:	mov	r1, r8
   5dc94:	ldr	r0, [sp, #36]	; 0x24
   5dc98:	bl	2560c <fputs@plt+0x14544>
   5dc9c:	cmp	r0, #5
   5dca0:	beq	5dd40 <fputs@plt+0x4cc78>
   5dca4:	mov	r0, r5
   5dca8:	bl	1a2d0 <fputs@plt+0x9208>
   5dcac:	mov	r6, #100	; 0x64
   5dcb0:	ldr	r0, [sp, #36]	; 0x24
   5dcb4:	cmp	r0, #0
   5dcb8:	beq	5dcc0 <fputs@plt+0x4cbf8>
   5dcbc:	bl	47974 <fputs@plt+0x368ac>
   5dcc0:	mov	r1, r4
   5dcc4:	mov	r0, r5
   5dcc8:	bl	1d524 <fputs@plt+0xc45c>
   5dccc:	mov	r1, r6
   5dcd0:	mov	r0, r5
   5dcd4:	bl	23eb0 <fputs@plt+0x12de8>
   5dcd8:	ldr	r3, [sp, #80]	; 0x50
   5dcdc:	cmp	r0, #0
   5dce0:	cmpne	r3, #0
   5dce4:	mov	r4, r0
   5dce8:	movne	r3, #1
   5dcec:	moveq	r3, #0
   5dcf0:	beq	5dd74 <fputs@plt+0x4ccac>
   5dcf4:	mov	r0, r5
   5dcf8:	bl	4898c <fputs@plt+0x378c4>
   5dcfc:	bl	1839c <fputs@plt+0x72d4>
   5dd00:	add	r7, r0, #1
   5dd04:	mov	r0, r7
   5dd08:	asr	r1, r7, #31
   5dd0c:	bl	1de8c <fputs@plt+0xcdc4>
   5dd10:	ldr	r3, [sp, #80]	; 0x50
   5dd14:	cmp	r0, #0
   5dd18:	mov	r6, r0
   5dd1c:	str	r0, [r3]
   5dd20:	beq	5dd60 <fputs@plt+0x4cc98>
   5dd24:	mov	r0, r5
   5dd28:	bl	4898c <fputs@plt+0x378c4>
   5dd2c:	mov	r2, r7
   5dd30:	mov	r1, r0
   5dd34:	mov	r0, r6
   5dd38:	bl	10f3c <memcpy@plt>
   5dd3c:	b	5daa0 <fputs@plt+0x4c9d8>
   5dd40:	add	r8, r8, #1
   5dd44:	b	5dc18 <fputs@plt+0x4cb50>
   5dd48:	mov	r3, #1
   5dd4c:	cmp	r6, #100	; 0x64
   5dd50:	beq	5db40 <fputs@plt+0x4ca78>
   5dd54:	b	5db88 <fputs@plt+0x4cac0>
   5dd58:	mov	r6, r7
   5dd5c:	b	5dcb0 <fputs@plt+0x4cbe8>
   5dd60:	mov	r1, #7
   5dd64:	mov	r0, r5
   5dd68:	bl	23e7c <fputs@plt+0x12db4>
   5dd6c:	mov	r4, #7
   5dd70:	b	5daa0 <fputs@plt+0x4c9d8>
   5dd74:	ldr	r2, [sp, #80]	; 0x50
   5dd78:	cmp	r2, #0
   5dd7c:	strne	r3, [r2]
   5dd80:	b	5daa0 <fputs@plt+0x4c9d8>
   5dd84:	strdeq	r9, [r1], -lr
   5dd88:	andeq	r8, r7, r5, lsr #18
   5dd8c:			; <UNDEFINED> instruction: 0x00072ab8
   5dd90:	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   5dd94:	mov	r4, r0
   5dd98:	ldr	r3, [r0, #16]
   5dd9c:	mov	r6, r1
   5dda0:	add	r3, r3, r1, lsl #4
   5dda4:	ldr	r3, [r3, #12]
   5dda8:	ldr	r5, [r3, #32]
   5ddac:	cmp	r5, #0
   5ddb0:	bne	5de0c <fputs@plt+0x4cd44>
   5ddb4:	ldr	r3, [r4, #16]
   5ddb8:	ldr	r1, [pc, #144]	; 5de50 <fputs@plt+0x4cd88>
   5ddbc:	mov	r0, r4
   5ddc0:	ldr	r2, [r3, r6, lsl #4]
   5ddc4:	str	r4, [sp, #8]
   5ddc8:	str	r2, [sp, #12]
   5ddcc:	bl	16934 <fputs@plt+0x586c>
   5ddd0:	cmp	r0, #0
   5ddd4:	moveq	r5, #1
   5ddd8:	beq	5de00 <fputs@plt+0x4cd38>
   5dddc:	ldr	r2, [sp, #12]
   5dde0:	ldr	r1, [pc, #108]	; 5de54 <fputs@plt+0x4cd8c>
   5dde4:	mov	r0, r4
   5dde8:	bl	3808c <fputs@plt+0x26fc4>
   5ddec:	subs	r6, r0, #0
   5ddf0:	bne	5de1c <fputs@plt+0x4cd54>
   5ddf4:	mov	r0, r4
   5ddf8:	bl	1a2d0 <fputs@plt+0x9208>
   5ddfc:	mov	r5, #7
   5de00:	mov	r0, r5
   5de04:	add	sp, sp, #16
   5de08:	pop	{r4, r5, r6, pc}
   5de0c:	ldr	r0, [r5, #8]
   5de10:	bl	18ca8 <fputs@plt+0x7be0>
   5de14:	ldr	r5, [r5]
   5de18:	b	5ddac <fputs@plt+0x4cce4>
   5de1c:	str	r5, [sp]
   5de20:	add	r3, sp, #8
   5de24:	ldr	r2, [pc, #44]	; 5de58 <fputs@plt+0x4cd90>
   5de28:	mov	r1, r6
   5de2c:	mov	r0, r4
   5de30:	bl	5da68 <fputs@plt+0x4c9a0>
   5de34:	mov	r1, r6
   5de38:	mov	r5, r0
   5de3c:	mov	r0, r4
   5de40:	bl	1d524 <fputs@plt+0xc45c>
   5de44:	cmp	r5, #7
   5de48:	bne	5de00 <fputs@plt+0x4cd38>
   5de4c:	b	5ddf4 <fputs@plt+0x4cd2c>
   5de50:	andeq	r8, r7, r3, lsr #6
   5de54:	andeq	r8, r7, r7, lsl #6
   5de58:	andeq	r5, r2, r8, lsr #19
   5de5c:	ldr	r3, [pc, #752]	; 5e154 <fputs@plt+0x4d08c>
   5de60:	cmp	r1, #1
   5de64:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5de68:	sub	sp, sp, #76	; 0x4c
   5de6c:	ldr	r8, [pc, #740]	; 5e158 <fputs@plt+0x4d090>
   5de70:	movne	r8, r3
   5de74:	ldr	r3, [pc, #736]	; 5e15c <fputs@plt+0x4d094>
   5de78:	str	r0, [sp, #36]	; 0x24
   5de7c:	str	r3, [sp, #24]
   5de80:	ldr	r3, [pc, #728]	; 5e160 <fputs@plt+0x4d098>
   5de84:	str	r1, [sp, #44]	; 0x2c
   5de88:	str	r3, [sp, #28]
   5de8c:	str	r2, [sp, #40]	; 0x28
   5de90:	mov	r3, #0
   5de94:	mov	r4, r0
   5de98:	mov	r6, r1
   5de9c:	mov	r9, r2
   5dea0:	mov	r1, #3
   5dea4:	add	r2, sp, #20
   5dea8:	add	r0, sp, #36	; 0x24
   5deac:	str	r8, [sp, #20]
   5deb0:	str	r3, [sp, #32]
   5deb4:	str	r3, [sp, #48]	; 0x30
   5deb8:	bl	6c22c <fputs@plt+0x5b164>
   5debc:	ldr	r5, [sp, #48]	; 0x30
   5dec0:	cmp	r5, #0
   5dec4:	bne	5df44 <fputs@plt+0x4ce7c>
   5dec8:	ldr	r3, [r4, #16]
   5decc:	lsl	fp, r6, #4
   5ded0:	add	r7, r3, fp
   5ded4:	ldr	r0, [r7, #4]
   5ded8:	cmp	r0, #0
   5dedc:	bne	5df00 <fputs@plt+0x4ce38>
   5dee0:	cmp	r6, #1
   5dee4:	ldreq	r2, [r3, #28]
   5dee8:	ldrheq	r3, [r2, #78]	; 0x4e
   5deec:	orreq	r3, r3, #1
   5def0:	strheq	r3, [r2, #78]	; 0x4e
   5def4:	mov	r0, r5
   5def8:	add	sp, sp, #76	; 0x4c
   5defc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5df00:	ldm	r0, {r2, r3}
   5df04:	str	r2, [r3, #4]
   5df08:	ldrb	r3, [r0, #8]
   5df0c:	cmp	r3, #0
   5df10:	movne	sl, r5
   5df14:	bne	5df60 <fputs@plt+0x4ce98>
   5df18:	mov	r1, r5
   5df1c:	bl	3f57c <fputs@plt+0x2e4b4>
   5df20:	subs	sl, r0, #0
   5df24:	moveq	sl, #1
   5df28:	beq	5df60 <fputs@plt+0x4ce98>
   5df2c:	bl	1c354 <fputs@plt+0xb28c>
   5df30:	mov	r1, r4
   5df34:	mov	r5, sl
   5df38:	mov	r2, r0
   5df3c:	mov	r0, r9
   5df40:	bl	20454 <fputs@plt+0xf38c>
   5df44:	ldr	r3, [pc, #536]	; 5e164 <fputs@plt+0x4d09c>
   5df48:	cmp	r5, r3
   5df4c:	cmpne	r5, #7
   5df50:	bne	5def4 <fputs@plt+0x4ce2c>
   5df54:	mov	r0, r4
   5df58:	bl	1a2d0 <fputs@plt+0x9208>
   5df5c:	b	5def4 <fputs@plt+0x4ce2c>
   5df60:	mov	r3, r5
   5df64:	add	r2, r3, #1073741824	; 0x40000000
   5df68:	add	r1, sp, #52	; 0x34
   5df6c:	add	r3, r3, #1
   5df70:	add	r2, r1, r2, lsl #2
   5df74:	ldr	r0, [r7, #4]
   5df78:	mov	r1, r3
   5df7c:	str	r3, [sp, #12]
   5df80:	bl	199c0 <fputs@plt+0x88f8>
   5df84:	ldr	r3, [sp, #12]
   5df88:	cmp	r3, #5
   5df8c:	bne	5df64 <fputs@plt+0x4ce9c>
   5df90:	ldr	r3, [r7, #12]
   5df94:	ldr	r2, [sp, #52]	; 0x34
   5df98:	str	r2, [r3]
   5df9c:	ldr	r3, [sp, #68]	; 0x44
   5dfa0:	cmp	r3, #0
   5dfa4:	beq	5e048 <fputs@plt+0x4cf80>
   5dfa8:	cmp	r6, #0
   5dfac:	bne	5e01c <fputs@plt+0x4cf54>
   5dfb0:	ands	r3, r3, #3
   5dfb4:	moveq	r3, #1
   5dfb8:	strb	r3, [r4, #66]	; 0x42
   5dfbc:	ldr	r3, [r7, #12]
   5dfc0:	ldrb	r2, [r4, #66]	; 0x42
   5dfc4:	strb	r2, [r3, #77]	; 0x4d
   5dfc8:	ldr	r2, [r3, #80]	; 0x50
   5dfcc:	cmp	r2, #0
   5dfd0:	bne	5dff4 <fputs@plt+0x4cf2c>
   5dfd4:	ldr	r0, [sp, #60]	; 0x3c
   5dfd8:	bl	14d80 <fputs@plt+0x3cb8>
   5dfdc:	ldr	r1, [pc, #388]	; 5e168 <fputs@plt+0x4d0a0>
   5dfe0:	cmp	r0, #0
   5dfe4:	movne	r1, r0
   5dfe8:	str	r1, [r3, #80]	; 0x50
   5dfec:	ldr	r0, [r7, #4]
   5dff0:	bl	22704 <fputs@plt+0x1163c>
   5dff4:	ldr	r3, [sp, #56]	; 0x38
   5dff8:	ldr	r2, [r7, #12]
   5dffc:	ands	r1, r3, #255	; 0xff
   5e000:	moveq	r1, #1
   5e004:	strb	r1, [r2, #76]	; 0x4c
   5e008:	ldrb	r2, [r2, #76]	; 0x4c
   5e00c:	cmp	r2, #4
   5e010:	bls	5e064 <fputs@plt+0x4cf9c>
   5e014:	ldr	r2, [pc, #336]	; 5e16c <fputs@plt+0x4d0a4>
   5e018:	b	5e02c <fputs@plt+0x4cf64>
   5e01c:	ldrb	r2, [r4, #66]	; 0x42
   5e020:	cmp	r3, r2
   5e024:	ldrne	r2, [pc, #324]	; 5e170 <fputs@plt+0x4d0a8>
   5e028:	beq	5dfbc <fputs@plt+0x4cef4>
   5e02c:	mov	r1, r4
   5e030:	mov	r0, r9
   5e034:	bl	20454 <fputs@plt+0xf38c>
   5e038:	mov	r5, #1
   5e03c:	cmp	sl, #0
   5e040:	beq	5def4 <fputs@plt+0x4ce2c>
   5e044:	b	5e124 <fputs@plt+0x4d05c>
   5e048:	ldr	r3, [r4, #16]
   5e04c:	add	r3, r3, fp
   5e050:	ldr	r2, [r3, #12]
   5e054:	ldrh	r3, [r2, #78]	; 0x4e
   5e058:	orr	r3, r3, #4
   5e05c:	strh	r3, [r2, #78]	; 0x4e
   5e060:	b	5dfbc <fputs@plt+0x4cef4>
   5e064:	cmp	r3, #3
   5e068:	movle	r3, #0
   5e06c:	movgt	r3, #1
   5e070:	cmp	r6, #0
   5e074:	movne	r3, #0
   5e078:	cmp	r3, #0
   5e07c:	ldr	r2, [r4, #16]
   5e080:	ldrne	r3, [r4, #24]
   5e084:	ldr	r1, [pc, #232]	; 5e174 <fputs@plt+0x4d0ac>
   5e088:	bicne	r3, r3, #32768	; 0x8000
   5e08c:	strne	r3, [r4, #24]
   5e090:	ldr	r2, [r2, r6, lsl #4]
   5e094:	mov	r3, r8
   5e098:	mov	r0, r4
   5e09c:	bl	3808c <fputs@plt+0x26fc4>
   5e0a0:	mov	r3, #0
   5e0a4:	ldr	r8, [r4, #296]	; 0x128
   5e0a8:	str	r3, [sp]
   5e0ac:	str	r3, [r4, #296]	; 0x128
   5e0b0:	ldr	r2, [pc, #192]	; 5e178 <fputs@plt+0x4d0b0>
   5e0b4:	add	r3, sp, #36	; 0x24
   5e0b8:	mov	r1, r0
   5e0bc:	mov	r9, r0
   5e0c0:	mov	r0, r4
   5e0c4:	bl	5da68 <fputs@plt+0x4c9a0>
   5e0c8:	str	r8, [r4, #296]	; 0x128
   5e0cc:	mov	r1, r9
   5e0d0:	subs	r8, r0, #0
   5e0d4:	mov	r0, r4
   5e0d8:	ldreq	r8, [sp, #48]	; 0x30
   5e0dc:	bl	1d524 <fputs@plt+0xc45c>
   5e0e0:	cmp	r8, #0
   5e0e4:	bne	5e0f4 <fputs@plt+0x4d02c>
   5e0e8:	mov	r1, r6
   5e0ec:	mov	r0, r4
   5e0f0:	bl	5dd90 <fputs@plt+0x4ccc8>
   5e0f4:	ldrb	r3, [r4, #69]	; 0x45
   5e0f8:	cmp	r3, #0
   5e0fc:	beq	5e130 <fputs@plt+0x4d068>
   5e100:	mov	r0, r4
   5e104:	bl	1ec58 <fputs@plt+0xdb90>
   5e108:	mov	r8, #7
   5e10c:	ldr	r3, [r4, #24]
   5e110:	tst	r3, #65536	; 0x10000
   5e114:	bne	5e138 <fputs@plt+0x4d070>
   5e118:	cmp	sl, #0
   5e11c:	mov	r5, r8
   5e120:	beq	5df44 <fputs@plt+0x4ce7c>
   5e124:	ldr	r0, [r7, #4]
   5e128:	bl	4547c <fputs@plt+0x343b4>
   5e12c:	b	5df44 <fputs@plt+0x4ce7c>
   5e130:	cmp	r8, #0
   5e134:	bne	5e10c <fputs@plt+0x4d044>
   5e138:	ldr	r3, [r4, #16]
   5e13c:	add	fp, r3, fp
   5e140:	ldr	r2, [fp, #12]
   5e144:	ldrh	r3, [r2, #78]	; 0x4e
   5e148:	orr	r3, r3, #1
   5e14c:	strh	r3, [r2, #78]	; 0x4e
   5e150:	b	5e03c <fputs@plt+0x4cf74>
   5e154:	andeq	r7, r7, r1, ror fp
   5e158:	andeq	r7, r7, lr, asr fp
   5e15c:	andeq	r0, r7, lr, lsr r9
   5e160:	andeq	r8, r7, r0, lsr r3
   5e164:	andeq	r0, r0, sl, lsl #24
   5e168:			; <UNDEFINED> instruction: 0xfffff830
   5e16c:	andeq	r8, r7, r0, asr #7
   5e170:	andeq	r8, r7, ip, ror r3
   5e174:	ldrdeq	r8, [r7], -r8	; <UNPREDICTABLE>
   5e178:	andeq	ip, r6, ip, lsr #4
   5e17c:	mov	r3, #1
   5e180:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   5e184:	mov	r6, #0
   5e188:	strb	r3, [r0, #149]	; 0x95
   5e18c:	ldr	r3, [r0, #16]
   5e190:	ldr	r5, [r0, #24]
   5e194:	mov	r4, r0
   5e198:	ldr	r3, [r3, #12]
   5e19c:	lsr	r5, r5, #1
   5e1a0:	eor	r5, r5, #1
   5e1a4:	ldrb	r3, [r3, #77]	; 0x4d
   5e1a8:	mov	r8, r1
   5e1ac:	and	r5, r5, #1
   5e1b0:	mov	r9, r6
   5e1b4:	strb	r3, [r0, #66]	; 0x42
   5e1b8:	ldr	r3, [r4, #20]
   5e1bc:	cmp	r3, r6
   5e1c0:	ldr	r3, [r4, #16]
   5e1c4:	bgt	5e204 <fputs@plt+0x4d13c>
   5e1c8:	ldr	r3, [r3, #28]
   5e1cc:	ldrh	r3, [r3, #78]	; 0x4e
   5e1d0:	tst	r3, #1
   5e1d4:	movne	r7, #0
   5e1d8:	bne	5e254 <fputs@plt+0x4d18c>
   5e1dc:	mov	r2, r8
   5e1e0:	mov	r1, #1
   5e1e4:	mov	r0, r4
   5e1e8:	bl	5de5c <fputs@plt+0x4cd94>
   5e1ec:	subs	r7, r0, #0
   5e1f0:	beq	5e254 <fputs@plt+0x4d18c>
   5e1f4:	mov	r1, #1
   5e1f8:	mov	r0, r4
   5e1fc:	bl	1ecb4 <fputs@plt+0xdbec>
   5e200:	b	5e254 <fputs@plt+0x4d18c>
   5e204:	add	r3, r3, r6, lsl #4
   5e208:	ldr	r3, [r3, #12]
   5e20c:	ldrh	r3, [r3, #78]	; 0x4e
   5e210:	cmp	r6, #1
   5e214:	orreq	r3, r3, #1
   5e218:	tst	r3, #1
   5e21c:	movne	r7, r9
   5e220:	bne	5e248 <fputs@plt+0x4d180>
   5e224:	mov	r2, r8
   5e228:	mov	r1, r6
   5e22c:	mov	r0, r4
   5e230:	bl	5de5c <fputs@plt+0x4cd94>
   5e234:	subs	r7, r0, #0
   5e238:	beq	5e248 <fputs@plt+0x4d180>
   5e23c:	mov	r1, r6
   5e240:	mov	r0, r4
   5e244:	bl	1ecb4 <fputs@plt+0xdbec>
   5e248:	cmp	r7, #0
   5e24c:	add	r6, r6, #1
   5e250:	beq	5e1b8 <fputs@plt+0x4d0f0>
   5e254:	mov	r3, #0
   5e258:	cmp	r7, r3
   5e25c:	movne	r5, #0
   5e260:	andeq	r5, r5, #1
   5e264:	cmp	r5, r3
   5e268:	strb	r3, [r4, #149]	; 0x95
   5e26c:	ldrne	r3, [r4, #24]
   5e270:	mov	r0, r7
   5e274:	bicne	r3, r3, #2
   5e278:	strne	r3, [r4, #24]
   5e27c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   5e280:	push	{r4, lr}
   5e284:	mov	r4, r0
   5e288:	ldr	r0, [r0]
   5e28c:	ldrb	r3, [r0, #149]	; 0x95
   5e290:	cmp	r3, #0
   5e294:	bne	5e2b8 <fputs@plt+0x4d1f0>
   5e298:	add	r1, r4, #4
   5e29c:	bl	5e17c <fputs@plt+0x4d0b4>
   5e2a0:	cmp	r0, #0
   5e2a4:	strne	r0, [r4, #12]
   5e2a8:	ldrne	r3, [r4, #68]	; 0x44
   5e2ac:	addne	r3, r3, #1
   5e2b0:	strne	r3, [r4, #68]	; 0x44
   5e2b4:	pop	{r4, pc}
   5e2b8:	mov	r0, #0
   5e2bc:	pop	{r4, pc}
   5e2c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5e2c4:	mov	r8, r3
   5e2c8:	ldr	r5, [r0]
   5e2cc:	sub	sp, sp, #36	; 0x24
   5e2d0:	mov	r4, r0
   5e2d4:	ldrb	r3, [r5, #149]	; 0x95
   5e2d8:	mov	r9, r1
   5e2dc:	mov	r7, r2
   5e2e0:	cmp	r3, #0
   5e2e4:	beq	5e3cc <fputs@plt+0x4d304>
   5e2e8:	ldr	r3, [r5, #144]	; 0x90
   5e2ec:	cmp	r3, #1
   5e2f0:	bne	5e3cc <fputs@plt+0x4d304>
   5e2f4:	ldrb	r6, [r5, #148]	; 0x94
   5e2f8:	ldr	r3, [pc, #1084]	; 5e73c <fputs@plt+0x4d674>
   5e2fc:	ldr	r1, [pc, #1084]	; 5e740 <fputs@plt+0x4d678>
   5e300:	cmp	r6, #1
   5e304:	movne	r1, r3
   5e308:	mov	r0, r5
   5e30c:	bl	201a4 <fputs@plt+0xf0dc>
   5e310:	str	r9, [sp, #28]
   5e314:	mov	r7, r0
   5e318:	ldr	r2, [sp, #28]
   5e31c:	add	r3, r4, #500	; 0x1f4
   5e320:	cmp	r7, #0
   5e324:	ldm	r2, {r0, r1}
   5e328:	stm	r3, {r0, r1}
   5e32c:	beq	5e410 <fputs@plt+0x4d348>
   5e330:	mov	r1, r7
   5e334:	mov	r0, r4
   5e338:	bl	31090 <fputs@plt+0x1ffc8>
   5e33c:	subs	r3, r0, #0
   5e340:	bne	5e45c <fputs@plt+0x4d394>
   5e344:	ldrb	r2, [r5, #148]	; 0x94
   5e348:	ldr	r1, [pc, #1008]	; 5e740 <fputs@plt+0x4d678>
   5e34c:	mov	r0, r4
   5e350:	cmp	r2, #1
   5e354:	ldr	r2, [r5, #16]
   5e358:	moveq	r8, #1
   5e35c:	cmp	r8, #1
   5e360:	ldr	sl, [r2, r6, lsl #4]
   5e364:	ldr	r2, [pc, #976]	; 5e73c <fputs@plt+0x4d674>
   5e368:	str	sl, [sp]
   5e36c:	moveq	r2, r1
   5e370:	mov	r1, #18
   5e374:	bl	30ec0 <fputs@plt+0x1fdf8>
   5e378:	lsl	r9, r6, #4
   5e37c:	cmp	r0, #0
   5e380:	bne	5e45c <fputs@plt+0x4d394>
   5e384:	ldr	r3, [sp, #76]	; 0x4c
   5e388:	cmp	r3, #0
   5e38c:	beq	5e42c <fputs@plt+0x4d364>
   5e390:	ldrb	r3, [r4, #454]	; 0x1c6
   5e394:	cmp	r3, #0
   5e398:	beq	5e46c <fputs@plt+0x4d3a4>
   5e39c:	mov	r2, #72	; 0x48
   5e3a0:	mov	r3, #0
   5e3a4:	mov	r0, r5
   5e3a8:	bl	1f9d8 <fputs@plt+0xe910>
   5e3ac:	subs	r8, r0, #0
   5e3b0:	bne	5e4ec <fputs@plt+0x4d424>
   5e3b4:	mov	r3, #7
   5e3b8:	str	r3, [r4, #12]
   5e3bc:	ldr	r3, [r4, #68]	; 0x44
   5e3c0:	add	r3, r3, #1
   5e3c4:	str	r3, [r4, #68]	; 0x44
   5e3c8:	b	5e45c <fputs@plt+0x4d394>
   5e3cc:	add	r3, sp, #28
   5e3d0:	mov	r2, r7
   5e3d4:	mov	r1, r9
   5e3d8:	mov	r0, r4
   5e3dc:	bl	30ffc <fputs@plt+0x1ff34>
   5e3e0:	subs	r6, r0, #0
   5e3e4:	blt	5e410 <fputs@plt+0x4d348>
   5e3e8:	cmp	r8, #0
   5e3ec:	beq	5e418 <fputs@plt+0x4d350>
   5e3f0:	ldr	r3, [r7, #4]
   5e3f4:	cmp	r3, #0
   5e3f8:	cmpne	r6, #1
   5e3fc:	moveq	r6, #1
   5e400:	beq	5e418 <fputs@plt+0x4d350>
   5e404:	ldr	r1, [pc, #824]	; 5e744 <fputs@plt+0x4d67c>
   5e408:	mov	r0, r4
   5e40c:	bl	30e04 <fputs@plt+0x1fd3c>
   5e410:	add	sp, sp, #36	; 0x24
   5e414:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5e418:	ldr	r1, [sp, #28]
   5e41c:	mov	r0, r5
   5e420:	bl	1ee10 <fputs@plt+0xdd48>
   5e424:	mov	r7, r0
   5e428:	b	5e318 <fputs@plt+0x4d250>
   5e42c:	ldr	r2, [sp, #72]	; 0x48
   5e430:	ldr	r3, [pc, #784]	; 5e748 <fputs@plt+0x4d680>
   5e434:	str	sl, [sp]
   5e438:	add	r3, r3, r2, lsl #1
   5e43c:	add	r8, r3, r8
   5e440:	mov	r2, r7
   5e444:	ldrb	r1, [r8, #-3488]	; 0xfffff260
   5e448:	ldr	r3, [sp, #76]	; 0x4c
   5e44c:	mov	r0, r4
   5e450:	bl	30ec0 <fputs@plt+0x1fdf8>
   5e454:	cmp	r0, #0
   5e458:	beq	5e390 <fputs@plt+0x4d2c8>
   5e45c:	mov	r1, r7
   5e460:	mov	r0, r5
   5e464:	bl	1d524 <fputs@plt+0xc45c>
   5e468:	b	5e410 <fputs@plt+0x4d348>
   5e46c:	ldr	r3, [r5, #16]
   5e470:	mov	r0, r4
   5e474:	ldr	r8, [r3, r9]
   5e478:	bl	5e280 <fputs@plt+0x4d1b8>
   5e47c:	cmp	r0, #0
   5e480:	bne	5e45c <fputs@plt+0x4d394>
   5e484:	mov	r2, r8
   5e488:	mov	r1, r7
   5e48c:	mov	r0, r5
   5e490:	bl	16934 <fputs@plt+0x586c>
   5e494:	cmp	r0, #0
   5e498:	beq	5e4c0 <fputs@plt+0x4d3f8>
   5e49c:	ldr	r3, [sp, #80]	; 0x50
   5e4a0:	cmp	r3, #0
   5e4a4:	ldreq	r2, [sp, #28]
   5e4a8:	ldreq	r1, [pc, #668]	; 5e74c <fputs@plt+0x4d684>
   5e4ac:	beq	5e4e0 <fputs@plt+0x4d418>
   5e4b0:	mov	r1, r6
   5e4b4:	mov	r0, r4
   5e4b8:	bl	4ab3c <fputs@plt+0x39a74>
   5e4bc:	b	5e45c <fputs@plt+0x4d394>
   5e4c0:	mov	r2, r8
   5e4c4:	mov	r1, r7
   5e4c8:	mov	r0, r5
   5e4cc:	bl	169b0 <fputs@plt+0x58e8>
   5e4d0:	cmp	r0, #0
   5e4d4:	beq	5e39c <fputs@plt+0x4d2d4>
   5e4d8:	ldr	r1, [pc, #624]	; 5e750 <fputs@plt+0x4d688>
   5e4dc:	mov	r2, r7
   5e4e0:	mov	r0, r4
   5e4e4:	bl	30e04 <fputs@plt+0x1fd3c>
   5e4e8:	b	5e45c <fputs@plt+0x4d394>
   5e4ec:	mvn	r3, #0
   5e4f0:	strh	r3, [r8, #32]
   5e4f4:	ldr	r3, [r5, #16]
   5e4f8:	str	r7, [r8]
   5e4fc:	add	r9, r3, r9
   5e500:	mov	r3, #1
   5e504:	ldr	r9, [r9, #12]
   5e508:	strh	r3, [r8, #36]	; 0x24
   5e50c:	mov	r3, #200	; 0xc8
   5e510:	str	r9, [r8, #64]	; 0x40
   5e514:	strh	r3, [r8, #38]	; 0x26
   5e518:	ldrb	r3, [r4, #18]
   5e51c:	str	r8, [r4, #488]	; 0x1e8
   5e520:	cmp	r3, #0
   5e524:	bne	5e53c <fputs@plt+0x4d474>
   5e528:	ldr	r1, [pc, #548]	; 5e754 <fputs@plt+0x4d68c>
   5e52c:	mov	r0, r7
   5e530:	bl	110a4 <strcmp@plt>
   5e534:	cmp	r0, #0
   5e538:	streq	r8, [r9, #72]	; 0x48
   5e53c:	ldrb	r3, [r5, #149]	; 0x95
   5e540:	cmp	r3, #0
   5e544:	bne	5e410 <fputs@plt+0x4d348>
   5e548:	mov	r0, r4
   5e54c:	bl	283d4 <fputs@plt+0x1730c>
   5e550:	subs	r7, r0, #0
   5e554:	beq	5e410 <fputs@plt+0x4d348>
   5e558:	mov	r2, r6
   5e55c:	mov	r1, #1
   5e560:	mov	r0, r4
   5e564:	bl	4ab8c <fputs@plt+0x39ac4>
   5e568:	ldr	r3, [sp, #76]	; 0x4c
   5e56c:	cmp	r3, #0
   5e570:	beq	5e580 <fputs@plt+0x4d4b8>
   5e574:	mov	r1, #149	; 0x95
   5e578:	mov	r0, r7
   5e57c:	bl	283b8 <fputs@plt+0x172f0>
   5e580:	ldr	r8, [r4, #76]	; 0x4c
   5e584:	mov	fp, #2
   5e588:	add	sl, r8, #2
   5e58c:	add	r9, r8, #1
   5e590:	add	r8, r8, #3
   5e594:	mov	r3, r8
   5e598:	mov	r2, r6
   5e59c:	str	r9, [r4, #392]	; 0x188
   5e5a0:	str	sl, [r4, #396]	; 0x18c
   5e5a4:	str	r8, [r4, #76]	; 0x4c
   5e5a8:	mov	r1, #51	; 0x33
   5e5ac:	str	fp, [sp]
   5e5b0:	mov	r0, r7
   5e5b4:	bl	28344 <fputs@plt+0x1727c>
   5e5b8:	mov	r1, r6
   5e5bc:	mov	r0, r7
   5e5c0:	bl	162dc <fputs@plt+0x5214>
   5e5c4:	mov	r2, r8
   5e5c8:	mov	r1, #45	; 0x2d
   5e5cc:	mov	r0, r7
   5e5d0:	bl	287d8 <fputs@plt+0x17710>
   5e5d4:	ldr	r3, [r5, #24]
   5e5d8:	mov	r2, r6
   5e5dc:	tst	r3, #32768	; 0x8000
   5e5e0:	movne	r3, #1
   5e5e4:	moveq	r3, #4
   5e5e8:	str	r3, [sp]
   5e5ec:	mov	r1, #52	; 0x34
   5e5f0:	mov	r3, fp
   5e5f4:	str	r0, [sp, #20]
   5e5f8:	mov	r0, r7
   5e5fc:	bl	28344 <fputs@plt+0x1727c>
   5e600:	ldrb	r3, [r5, #66]	; 0x42
   5e604:	mov	r2, r6
   5e608:	mov	r1, #52	; 0x34
   5e60c:	str	r3, [sp]
   5e610:	mov	r0, r7
   5e614:	mov	r3, #5
   5e618:	bl	28344 <fputs@plt+0x1727c>
   5e61c:	ldr	r1, [sp, #20]
   5e620:	mov	r0, r7
   5e624:	bl	1d4a4 <fputs@plt+0xc3dc>
   5e628:	ldr	r3, [sp, #76]	; 0x4c
   5e62c:	ldr	r2, [sp, #72]	; 0x48
   5e630:	orrs	r3, r3, r2
   5e634:	mov	r3, sl
   5e638:	beq	5e724 <fputs@plt+0x4d65c>
   5e63c:	mov	r2, #0
   5e640:	mov	r1, #22
   5e644:	mov	r0, r7
   5e648:	bl	2883c <fputs@plt+0x17774>
   5e64c:	mov	r0, r4
   5e650:	bl	283d4 <fputs@plt+0x1730c>
   5e654:	ldr	r2, [pc, #224]	; 5e73c <fputs@plt+0x4d674>
   5e658:	cmp	r6, #1
   5e65c:	ldr	r3, [pc, #220]	; 5e740 <fputs@plt+0x4d678>
   5e660:	movne	r3, r2
   5e664:	str	r3, [sp]
   5e668:	mov	r3, #1
   5e66c:	mov	r2, r3
   5e670:	mov	r1, r6
   5e674:	mov	r5, r0
   5e678:	mov	r0, r4
   5e67c:	bl	28170 <fputs@plt+0x170a8>
   5e680:	mov	r3, #5
   5e684:	str	r3, [sp, #4]
   5e688:	str	r6, [sp]
   5e68c:	mov	r3, #1
   5e690:	mov	r2, #0
   5e694:	mov	r1, #55	; 0x37
   5e698:	mov	r0, r5
   5e69c:	bl	2842c <fputs@plt+0x17364>
   5e6a0:	ldr	r3, [r4, #72]	; 0x48
   5e6a4:	mov	r2, #0
   5e6a8:	cmp	r3, #0
   5e6ac:	moveq	r3, #1
   5e6b0:	streq	r3, [r4, #72]	; 0x48
   5e6b4:	mov	r1, #74	; 0x4a
   5e6b8:	mov	r3, r9
   5e6bc:	mov	r0, r7
   5e6c0:	bl	2883c <fputs@plt+0x17774>
   5e6c4:	mvn	r3, #1
   5e6c8:	str	r3, [sp, #8]
   5e6cc:	ldr	r3, [pc, #132]	; 5e758 <fputs@plt+0x4d690>
   5e6d0:	mov	r4, #0
   5e6d4:	str	r3, [sp, #4]
   5e6d8:	str	r4, [sp]
   5e6dc:	mov	r3, r8
   5e6e0:	mov	r2, #6
   5e6e4:	mov	r1, #27
   5e6e8:	mov	r0, r7
   5e6ec:	bl	28464 <fputs@plt+0x1739c>
   5e6f0:	mov	r3, r8
   5e6f4:	mov	r2, r4
   5e6f8:	str	r9, [sp]
   5e6fc:	mov	r1, #75	; 0x4b
   5e700:	mov	r0, r7
   5e704:	bl	28344 <fputs@plt+0x1727c>
   5e708:	mov	r0, r7
   5e70c:	mov	r1, #8
   5e710:	bl	1b1a0 <fputs@plt+0xa0d8>
   5e714:	mov	r1, #61	; 0x3d
   5e718:	mov	r0, r7
   5e71c:	bl	283b8 <fputs@plt+0x172f0>
   5e720:	b	5e410 <fputs@plt+0x4d348>
   5e724:	mov	r2, r6
   5e728:	mov	r1, #122	; 0x7a
   5e72c:	mov	r0, r7
   5e730:	bl	2883c <fputs@plt+0x17774>
   5e734:	str	r0, [r4, #424]	; 0x1a8
   5e738:	b	5e64c <fputs@plt+0x4d584>
   5e73c:	andeq	r7, r7, r1, ror fp
   5e740:	andeq	r7, r7, lr, asr fp
   5e744:	andeq	r8, r7, pc, lsl #8
   5e748:			; <UNDEFINED> instruction: 0x00074ab0
   5e74c:	andeq	r8, r7, r8, lsr r4
   5e750:	andeq	r8, r7, r0, asr r4
   5e754:	andeq	r8, r7, r3, ror r4
   5e758:	andeq	r3, r7, r4, lsl sp
   5e75c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5e760:	sub	sp, sp, #28
   5e764:	mov	r7, r0
   5e768:	mov	r4, r1
   5e76c:	mov	r9, r2
   5e770:	mov	sl, r3
   5e774:	bl	5e280 <fputs@plt+0x4d1b8>
   5e778:	cmp	r0, #0
   5e77c:	movne	r8, #0
   5e780:	bne	5e948 <fputs@plt+0x4d880>
   5e784:	mov	r2, sl
   5e788:	mov	r1, r9
   5e78c:	ldr	r0, [r7]
   5e790:	bl	16934 <fputs@plt+0x586c>
   5e794:	subs	r8, r0, #0
   5e798:	bne	5e948 <fputs@plt+0x4d880>
   5e79c:	cmp	r4, #0
   5e7a0:	ldr	r3, [pc, #460]	; 5e974 <fputs@plt+0x4d8ac>
   5e7a4:	ldr	r4, [r7]
   5e7a8:	ldr	r2, [pc, #456]	; 5e978 <fputs@plt+0x4d8b0>
   5e7ac:	mov	r1, sl
   5e7b0:	moveq	r2, r3
   5e7b4:	mov	r0, r4
   5e7b8:	str	r2, [sp, #12]
   5e7bc:	bl	16a2c <fputs@plt+0x5964>
   5e7c0:	cmp	r0, #0
   5e7c4:	bgt	5e920 <fputs@plt+0x4d858>
   5e7c8:	mov	r1, r9
   5e7cc:	add	r0, r4, #320	; 0x140
   5e7d0:	bl	14ef8 <fputs@plt+0x3e30>
   5e7d4:	subs	r6, r0, #0
   5e7d8:	beq	5e920 <fputs@plt+0x4d858>
   5e7dc:	ldr	r3, [r6]
   5e7e0:	str	r8, [sp, #20]
   5e7e4:	str	r3, [sp, #8]
   5e7e8:	ldr	r3, [r6, #16]
   5e7ec:	cmp	r3, #0
   5e7f0:	bne	5e96c <fputs@plt+0x4d8a4>
   5e7f4:	ldr	r3, [sp, #8]
   5e7f8:	ldr	r3, [r3, #4]
   5e7fc:	cmp	r3, #0
   5e800:	beq	5e814 <fputs@plt+0x4d74c>
   5e804:	ldr	r2, [sp, #8]
   5e808:	ldr	r2, [r2, #8]
   5e80c:	cmp	r3, r2
   5e810:	bne	5e920 <fputs@plt+0x4d858>
   5e814:	ldr	r0, [r6, #4]
   5e818:	bl	1839c <fputs@plt+0x72d4>
   5e81c:	ldr	r5, [r7]
   5e820:	mov	r3, #0
   5e824:	add	r2, r0, #73	; 0x49
   5e828:	add	fp, r0, #1
   5e82c:	mov	r0, r5
   5e830:	bl	1f9d8 <fputs@plt+0xe910>
   5e834:	subs	r4, r0, #0
   5e838:	beq	5e920 <fputs@plt+0x4d858>
   5e83c:	add	r3, r4, #72	; 0x48
   5e840:	mov	r0, r3
   5e844:	mov	r2, fp
   5e848:	str	r4, [r6, #16]
   5e84c:	ldr	r1, [r6, #4]
   5e850:	str	r3, [r4]
   5e854:	bl	10f3c <memcpy@plt>
   5e858:	mov	r2, #1
   5e85c:	strh	r2, [r4, #36]	; 0x24
   5e860:	ldr	r2, [r5, #16]
   5e864:	mov	fp, #0
   5e868:	ldr	r2, [r2, #12]
   5e86c:	str	fp, [r4, #48]	; 0x30
   5e870:	str	r2, [r4, #64]	; 0x40
   5e874:	ldrb	r2, [r4, #42]	; 0x2a
   5e878:	orr	r2, r2, #16
   5e87c:	strb	r2, [r4, #42]	; 0x2a
   5e880:	mvn	r2, #0
   5e884:	strh	r2, [r4, #32]
   5e888:	mov	r1, r0
   5e88c:	mov	r0, r5
   5e890:	bl	201a4 <fputs@plt+0xf0dc>
   5e894:	mov	r1, r4
   5e898:	mov	r2, r0
   5e89c:	mov	r0, r5
   5e8a0:	bl	292e8 <fputs@plt+0x18220>
   5e8a4:	mov	r2, fp
   5e8a8:	mov	r1, r4
   5e8ac:	mov	r0, r5
   5e8b0:	bl	292e8 <fputs@plt+0x18220>
   5e8b4:	ldr	r1, [r4]
   5e8b8:	mov	r0, r5
   5e8bc:	bl	201a4 <fputs@plt+0xf0dc>
   5e8c0:	mov	r1, r4
   5e8c4:	mov	r2, r0
   5e8c8:	mov	r0, r5
   5e8cc:	bl	292e8 <fputs@plt+0x18220>
   5e8d0:	add	r3, sp, #20
   5e8d4:	str	r3, [sp]
   5e8d8:	ldr	r3, [sp, #8]
   5e8dc:	mov	r2, r6
   5e8e0:	mov	r1, r4
   5e8e4:	ldr	r3, [r3, #8]
   5e8e8:	mov	r0, r5
   5e8ec:	bl	38160 <fputs@plt+0x27098>
   5e8f0:	cmp	r0, fp
   5e8f4:	beq	5e96c <fputs@plt+0x4d8a4>
   5e8f8:	ldr	r2, [sp, #20]
   5e8fc:	ldr	r1, [pc, #120]	; 5e97c <fputs@plt+0x4d8b4>
   5e900:	mov	r0, r7
   5e904:	bl	30e04 <fputs@plt+0x1fd3c>
   5e908:	ldr	r1, [sp, #20]
   5e90c:	mov	r0, r5
   5e910:	bl	1d524 <fputs@plt+0xc45c>
   5e914:	add	r1, r6, #16
   5e918:	mov	r0, r5
   5e91c:	bl	1e628 <fputs@plt+0xd560>
   5e920:	cmp	sl, #0
   5e924:	beq	5e954 <fputs@plt+0x4d88c>
   5e928:	str	r9, [sp]
   5e92c:	mov	r3, sl
   5e930:	ldr	r2, [sp, #12]
   5e934:	ldr	r1, [pc, #68]	; 5e980 <fputs@plt+0x4d8b8>
   5e938:	mov	r0, r7
   5e93c:	bl	30e04 <fputs@plt+0x1fd3c>
   5e940:	mov	r3, #1
   5e944:	strb	r3, [r7, #17]
   5e948:	mov	r0, r8
   5e94c:	add	sp, sp, #28
   5e950:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5e954:	mov	r3, r9
   5e958:	ldr	r2, [sp, #12]
   5e95c:	ldr	r1, [pc, #32]	; 5e984 <fputs@plt+0x4d8bc>
   5e960:	mov	r0, r7
   5e964:	bl	30e04 <fputs@plt+0x1fd3c>
   5e968:	b	5e940 <fputs@plt+0x4d878>
   5e96c:	ldr	r8, [r6, #16]
   5e970:	b	5e948 <fputs@plt+0x4d880>
   5e974:	muleq	r7, r0, r4
   5e978:	andeq	r8, r7, r3, lsl #9
   5e97c:	andeq	r6, r7, r2, ror #10
   5e980:	ldrdeq	r6, [r7], -r8
   5e984:	andeq	r6, r7, r2, ror #29
   5e988:	push	{r4, r5, r6, r7, r8, lr}
   5e98c:	mov	r7, r1
   5e990:	ldr	r1, [r2]
   5e994:	mov	r5, r0
   5e998:	cmp	r1, #0
   5e99c:	mov	r4, r2
   5e9a0:	ldreq	r3, [r2, #4]
   5e9a4:	beq	5e9bc <fputs@plt+0x4d8f4>
   5e9a8:	ldr	r6, [r0]
   5e9ac:	mov	r0, r6
   5e9b0:	bl	17478 <fputs@plt+0x63b0>
   5e9b4:	ldr	r3, [r6, #16]
   5e9b8:	ldr	r3, [r3, r0, lsl #4]
   5e9bc:	ldr	r2, [r4, #8]
   5e9c0:	mov	r1, r7
   5e9c4:	mov	r0, r5
   5e9c8:	pop	{r4, r5, r6, r7, r8, lr}
   5e9cc:	b	5e75c <fputs@plt+0x4d694>
   5e9d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5e9d4:	sub	sp, sp, #92	; 0x5c
   5e9d8:	ldr	r9, [r0]
   5e9dc:	ldr	r3, [r9]
   5e9e0:	str	r3, [sp, #24]
   5e9e4:	ldr	r3, [r1, #8]
   5e9e8:	orr	r2, r3, #32
   5e9ec:	str	r2, [r1, #8]
   5e9f0:	ldr	r2, [sp, #24]
   5e9f4:	ldrb	r2, [r2, #69]	; 0x45
   5e9f8:	cmp	r2, #0
   5e9fc:	beq	5ea14 <fputs@plt+0x4d94c>
   5ea00:	mov	r3, #2
   5ea04:	str	r3, [sp, #20]
   5ea08:	ldr	r0, [sp, #20]
   5ea0c:	add	sp, sp, #92	; 0x5c
   5ea10:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5ea14:	ldr	r2, [r1, #28]
   5ea18:	cmp	r2, #0
   5ea1c:	str	r2, [sp, #36]	; 0x24
   5ea20:	beq	5f5a8 <fputs@plt+0x4e4e0>
   5ea24:	ands	r3, r3, #32
   5ea28:	str	r3, [sp, #20]
   5ea2c:	bne	5f5a8 <fputs@plt+0x4e4e0>
   5ea30:	ldr	r3, [r1]
   5ea34:	ldr	r2, [r0, #12]
   5ea38:	str	r3, [sp, #56]	; 0x38
   5ea3c:	ldr	r3, [pc, #3236]	; 5f6e8 <fputs@plt+0x4e620>
   5ea40:	cmp	r2, r3
   5ea44:	moveq	r3, r1
   5ea48:	beq	5eb20 <fputs@plt+0x4da58>
   5ea4c:	str	r1, [sp, #32]
   5ea50:	str	r0, [sp, #44]	; 0x2c
   5ea54:	ldr	r1, [sp, #36]	; 0x24
   5ea58:	mov	r0, r9
   5ea5c:	bl	16ecc <fputs@plt+0x5e04>
   5ea60:	ldr	r3, [sp, #36]	; 0x24
   5ea64:	add	r3, r3, #8
   5ea68:	str	r3, [sp, #68]	; 0x44
   5ea6c:	mov	r4, r3
   5ea70:	ldr	r3, [sp, #20]
   5ea74:	str	r3, [sp, #48]	; 0x30
   5ea78:	ldr	r3, [sp, #36]	; 0x24
   5ea7c:	ldr	r2, [sp, #48]	; 0x30
   5ea80:	ldr	r3, [r3]
   5ea84:	cmp	r2, r3
   5ea88:	blt	5eb44 <fputs@plt+0x4da7c>
   5ea8c:	ldr	r3, [sp, #24]
   5ea90:	ldrb	r3, [r3, #69]	; 0x45
   5ea94:	cmp	r3, #0
   5ea98:	bne	5ea00 <fputs@plt+0x4d938>
   5ea9c:	ldr	r2, [sp, #32]
   5eaa0:	mov	r6, #1
   5eaa4:	str	r3, [sp, #60]	; 0x3c
   5eaa8:	ldr	r5, [r2, #28]
   5eaac:	add	r2, r5, #8
   5eab0:	str	r2, [sp, #40]	; 0x28
   5eab4:	ldr	r2, [sp, #32]
   5eab8:	add	r4, r5, #80	; 0x50
   5eabc:	add	r2, r2, #32
   5eac0:	str	r2, [sp, #48]	; 0x30
   5eac4:	ldr	r3, [r5]
   5eac8:	sub	r2, r6, #1
   5eacc:	sub	r3, r3, #1
   5ead0:	cmp	r3, r2
   5ead4:	bgt	5ef2c <fputs@plt+0x4de64>
   5ead8:	ldr	r3, [sp, #56]	; 0x38
   5eadc:	mov	ip, #20
   5eae0:	ldr	r0, [r3]
   5eae4:	ldr	r3, [sp, #20]
   5eae8:	cmp	r3, r0
   5eaec:	blt	5f0e8 <fputs@plt+0x4e020>
   5eaf0:	ldr	r3, [sp, #32]
   5eaf4:	ldr	r3, [r3]
   5eaf8:	cmp	r3, #0
   5eafc:	beq	5ea08 <fputs@plt+0x4d940>
   5eb00:	ldr	r2, [r3]
   5eb04:	ldr	r3, [sp, #24]
   5eb08:	ldr	r3, [r3, #100]	; 0x64
   5eb0c:	cmp	r2, r3
   5eb10:	ble	5ea08 <fputs@plt+0x4d940>
   5eb14:	ldr	r1, [pc, #3024]	; 5f6ec <fputs@plt+0x4e624>
   5eb18:	b	5f07c <fputs@plt+0x4dfb4>
   5eb1c:	mov	r3, r2
   5eb20:	ldr	r2, [r3, #52]	; 0x34
   5eb24:	cmp	r2, #0
   5eb28:	bne	5eb1c <fputs@plt+0x4da54>
   5eb2c:	ldr	r3, [r3, #64]	; 0x40
   5eb30:	cmp	r3, #0
   5eb34:	ldrne	r2, [r9, #536]	; 0x218
   5eb38:	strne	r2, [r3, #4]
   5eb3c:	strne	r3, [r9, #536]	; 0x218
   5eb40:	b	5ea4c <fputs@plt+0x4d984>
   5eb44:	ldrb	fp, [r4, #37]	; 0x25
   5eb48:	tst	fp, #32
   5eb4c:	beq	5eb64 <fputs@plt+0x4da9c>
   5eb50:	ldr	r3, [sp, #48]	; 0x30
   5eb54:	add	r4, r4, #72	; 0x48
   5eb58:	add	r3, r3, #1
   5eb5c:	str	r3, [sp, #48]	; 0x30
   5eb60:	b	5ea78 <fputs@plt+0x4d9b0>
   5eb64:	ldr	r3, [r4, #4]
   5eb68:	cmp	r3, #0
   5eb6c:	bne	5eb88 <fputs@plt+0x4dac0>
   5eb70:	ldr	r6, [r4, #8]
   5eb74:	cmp	r6, #0
   5eb78:	ldrne	r3, [sp, #44]	; 0x2c
   5eb7c:	ldrne	r7, [r3]
   5eb80:	ldrne	r5, [r7, #536]	; 0x218
   5eb84:	bne	5ecc4 <fputs@plt+0x4dbfc>
   5eb88:	ldr	r6, [r4, #16]
   5eb8c:	cmp	r6, #0
   5eb90:	bne	5ec30 <fputs@plt+0x4db68>
   5eb94:	ldr	r3, [r4, #8]
   5eb98:	cmp	r3, #0
   5eb9c:	bne	5ee64 <fputs@plt+0x4dd9c>
   5eba0:	ldr	r6, [r4, #20]
   5eba4:	ldr	r0, [sp, #44]	; 0x2c
   5eba8:	mov	r1, r6
   5ebac:	bl	1b350 <fputs@plt+0xa288>
   5ebb0:	cmp	r0, #0
   5ebb4:	bne	5ea00 <fputs@plt+0x4d938>
   5ebb8:	mov	r2, #72	; 0x48
   5ebbc:	mov	r3, #0
   5ebc0:	ldr	r0, [sp, #24]
   5ebc4:	bl	1f9d8 <fputs@plt+0xe910>
   5ebc8:	cmp	r0, #0
   5ebcc:	mov	r5, r0
   5ebd0:	str	r0, [r4, #16]
   5ebd4:	beq	5ea00 <fputs@plt+0x4d938>
   5ebd8:	mov	r3, #1
   5ebdc:	strh	r3, [r0, #36]	; 0x24
   5ebe0:	mov	r2, r0
   5ebe4:	ldr	r1, [pc, #2820]	; 5f6f0 <fputs@plt+0x4e628>
   5ebe8:	ldr	r0, [sp, #24]
   5ebec:	bl	3808c <fputs@plt+0x26fc4>
   5ebf0:	str	r0, [r5]
   5ebf4:	ldr	r3, [r6, #48]	; 0x30
   5ebf8:	cmp	r3, #0
   5ebfc:	bne	5ee5c <fputs@plt+0x4dd94>
   5ec00:	add	r3, r5, #4
   5ec04:	add	r2, r5, #34	; 0x22
   5ec08:	ldr	r1, [r6]
   5ec0c:	ldr	r0, [r9]
   5ec10:	bl	47bf0 <fputs@plt+0x36b28>
   5ec14:	mvn	r3, #0
   5ec18:	strh	r3, [r5, #32]
   5ec1c:	mov	r3, #200	; 0xc8
   5ec20:	strh	r3, [r5, #38]	; 0x26
   5ec24:	ldrb	r3, [r5, #42]	; 0x2a
   5ec28:	orr	r3, r3, #2
   5ec2c:	strb	r3, [r5, #42]	; 0x2a
   5ec30:	mov	r1, r4
   5ec34:	mov	r0, r9
   5ec38:	bl	31108 <fputs@plt+0x20040>
   5ec3c:	cmp	r0, #0
   5ec40:	beq	5eb50 <fputs@plt+0x4da88>
   5ec44:	b	5ea00 <fputs@plt+0x4d938>
   5ec48:	ldr	r2, [r8, #8]
   5ec4c:	mov	r0, r6
   5ec50:	mov	r1, r2
   5ec54:	str	r3, [sp, #52]	; 0x34
   5ec58:	str	r2, [sp, #28]
   5ec5c:	bl	1407c <fputs@plt+0x2fb4>
   5ec60:	add	r8, r8, #16
   5ec64:	ldr	r2, [sp, #28]
   5ec68:	ldr	r3, [sp, #52]	; 0x34
   5ec6c:	subs	sl, r0, #0
   5ec70:	bne	5eca8 <fputs@plt+0x4dbe0>
   5ec74:	ldr	r3, [sp, #40]	; 0x28
   5ec78:	add	r3, r5, r3, lsl #4
   5ec7c:	str	r3, [sp, #28]
   5ec80:	ldr	r1, [r3, #20]
   5ec84:	cmp	r1, #0
   5ec88:	bne	5ec9c <fputs@plt+0x4dbd4>
   5ec8c:	tst	fp, #4
   5ec90:	beq	5f5b0 <fputs@plt+0x4e4e8>
   5ec94:	ldr	r1, [pc, #2648]	; 5f6f4 <fputs@plt+0x4e62c>
   5ec98:	mov	r2, r6
   5ec9c:	mov	r0, r7
   5eca0:	bl	30e04 <fputs@plt+0x1fd3c>
   5eca4:	b	5ea00 <fputs@plt+0x4d938>
   5eca8:	ldr	r2, [sp, #40]	; 0x28
   5ecac:	add	r2, r2, #1
   5ecb0:	str	r2, [sp, #40]	; 0x28
   5ecb4:	ldr	r2, [sp, #40]	; 0x28
   5ecb8:	cmp	r2, r3
   5ecbc:	blt	5ec48 <fputs@plt+0x4db80>
   5ecc0:	ldr	r5, [r5, #4]
   5ecc4:	cmp	r5, #0
   5ecc8:	beq	5eb88 <fputs@plt+0x4dac0>
   5eccc:	ldr	r3, [r5]
   5ecd0:	mov	r8, r5
   5ecd4:	ldr	r2, [sp, #20]
   5ecd8:	b	5ecb0 <fputs@plt+0x4dbe8>
   5ecdc:	ldr	r3, [r0, #28]
   5ece0:	mov	fp, r3
   5ece4:	ldr	r2, [r3]
   5ece8:	str	r2, [sp, #60]	; 0x3c
   5ecec:	ldr	r2, [sp, #28]
   5ecf0:	ldr	r1, [sp, #60]	; 0x3c
   5ecf4:	cmp	sl, r1
   5ecf8:	bge	5f64c <fputs@plt+0x4e584>
   5ecfc:	ldr	r1, [fp, #12]
   5ed00:	cmp	r1, #0
   5ed04:	bne	5ed64 <fputs@plt+0x4dc9c>
   5ed08:	ldr	r0, [fp, #16]
   5ed0c:	cmp	r0, #0
   5ed10:	beq	5ed64 <fputs@plt+0x4dc9c>
   5ed14:	ldr	r1, [r2, #8]
   5ed18:	str	r3, [sp, #72]	; 0x48
   5ed1c:	str	r2, [sp, #64]	; 0x40
   5ed20:	bl	1407c <fputs@plt+0x2fb4>
   5ed24:	ldr	r2, [sp, #64]	; 0x40
   5ed28:	ldr	r3, [sp, #72]	; 0x48
   5ed2c:	cmp	r0, #0
   5ed30:	bne	5ed64 <fputs@plt+0x4dc9c>
   5ed34:	mov	r1, #72	; 0x48
   5ed38:	str	r6, [fp, #24]
   5ed3c:	mla	r1, r1, sl, r3
   5ed40:	ldrb	r0, [r1, #45]	; 0x2d
   5ed44:	orr	r0, r0, #32
   5ed48:	strb	r0, [r1, #45]	; 0x2d
   5ed4c:	ldrh	r1, [r6, #36]	; 0x24
   5ed50:	add	r1, r1, #1
   5ed54:	strh	r1, [r6, #36]	; 0x24
   5ed58:	ldr	r1, [r8, #8]
   5ed5c:	orr	r1, r1, #8192	; 0x2000
   5ed60:	str	r1, [r8, #8]
   5ed64:	add	sl, sl, #1
   5ed68:	add	fp, fp, #72	; 0x48
   5ed6c:	b	5ecf0 <fputs@plt+0x4dc28>
   5ed70:	ldr	r2, [sp, #28]
   5ed74:	ldr	r3, [pc, #2428]	; 5f6f8 <fputs@plt+0x4e630>
   5ed78:	ldr	sl, [r7, #536]	; 0x218
   5ed7c:	str	r3, [r2, #20]
   5ed80:	ldr	r3, [sp, #52]	; 0x34
   5ed84:	str	r5, [r7, #536]	; 0x218
   5ed88:	cmp	r3, #1
   5ed8c:	movhi	r1, r8
   5ed90:	ldrls	r1, [r8, #48]	; 0x30
   5ed94:	ldr	r0, [sp, #44]	; 0x2c
   5ed98:	bl	1b350 <fputs@plt+0xa288>
   5ed9c:	mov	r3, r8
   5eda0:	str	r5, [r7, #536]	; 0x218
   5eda4:	ldr	r2, [r3, #48]	; 0x30
   5eda8:	cmp	r2, #0
   5edac:	bne	5edfc <fputs@plt+0x4dd34>
   5edb0:	ldr	r2, [sp, #40]	; 0x28
   5edb4:	ldr	r3, [r3]
   5edb8:	add	r5, r5, r2, lsl #4
   5edbc:	ldr	r1, [r5, #12]
   5edc0:	cmp	r1, #0
   5edc4:	beq	5ee04 <fputs@plt+0x4dd3c>
   5edc8:	cmp	r3, #0
   5edcc:	beq	5ee08 <fputs@plt+0x4dd40>
   5edd0:	ldr	r3, [r3]
   5edd4:	ldr	r2, [r1]
   5edd8:	cmp	r3, r2
   5eddc:	beq	5ee08 <fputs@plt+0x4dd40>
   5ede0:	str	r2, [sp]
   5ede4:	ldr	r1, [pc, #2320]	; 5f6fc <fputs@plt+0x4e634>
   5ede8:	ldr	r2, [r5, #8]
   5edec:	mov	r0, r7
   5edf0:	bl	30e04 <fputs@plt+0x1fd3c>
   5edf4:	str	sl, [r7, #536]	; 0x218
   5edf8:	b	5ea00 <fputs@plt+0x4d938>
   5edfc:	mov	r3, r2
   5ee00:	b	5eda4 <fputs@plt+0x4dcdc>
   5ee04:	mov	r1, r3
   5ee08:	add	r3, r6, #4
   5ee0c:	add	r2, r6, #34	; 0x22
   5ee10:	ldr	r0, [r7]
   5ee14:	bl	47bf0 <fputs@plt+0x36b28>
   5ee18:	ldr	r3, [sp, #52]	; 0x34
   5ee1c:	cmp	r3, #1
   5ee20:	bhi	5ee48 <fputs@plt+0x4dd80>
   5ee24:	ldr	r3, [r8, #8]
   5ee28:	ldr	r2, [sp, #28]
   5ee2c:	tst	r3, #8192	; 0x2000
   5ee30:	mov	r1, r8
   5ee34:	ldrne	r3, [pc, #2244]	; 5f700 <fputs@plt+0x4e638>
   5ee38:	ldreq	r3, [pc, #2244]	; 5f704 <fputs@plt+0x4e63c>
   5ee3c:	ldr	r0, [sp, #44]	; 0x2c
   5ee40:	str	r3, [r2, #20]
   5ee44:	bl	1b350 <fputs@plt+0xa288>
   5ee48:	ldr	r2, [sp, #28]
   5ee4c:	mov	r3, #0
   5ee50:	str	r3, [r2, #20]
   5ee54:	str	sl, [r7, #536]	; 0x218
   5ee58:	b	5eb88 <fputs@plt+0x4dac0>
   5ee5c:	mov	r6, r3
   5ee60:	b	5ebf4 <fputs@plt+0x4db2c>
   5ee64:	mov	r2, r4
   5ee68:	mov	r1, r6
   5ee6c:	mov	r0, r9
   5ee70:	bl	5e988 <fputs@plt+0x4d8c0>
   5ee74:	cmp	r0, #0
   5ee78:	mov	r5, r0
   5ee7c:	str	r0, [r4, #16]
   5ee80:	beq	5ea00 <fputs@plt+0x4d938>
   5ee84:	ldrh	r3, [r0, #36]	; 0x24
   5ee88:	ldr	r2, [pc, #2168]	; 5f708 <fputs@plt+0x4e640>
   5ee8c:	cmp	r3, r2
   5ee90:	bne	5eeac <fputs@plt+0x4dde4>
   5ee94:	ldr	r2, [r0]
   5ee98:	ldr	r1, [pc, #2156]	; 5f70c <fputs@plt+0x4e644>
   5ee9c:	mov	r0, r9
   5eea0:	bl	30e04 <fputs@plt+0x1fd3c>
   5eea4:	str	r6, [r4, #16]
   5eea8:	b	5ea00 <fputs@plt+0x4d938>
   5eeac:	add	r3, r3, #1
   5eeb0:	strh	r3, [r0, #36]	; 0x24
   5eeb4:	ldrb	r3, [r0, #42]	; 0x2a
   5eeb8:	tst	r3, #16
   5eebc:	bne	5eee8 <fputs@plt+0x4de20>
   5eec0:	ldrb	r3, [r4, #37]	; 0x25
   5eec4:	tst	r3, #4
   5eec8:	beq	5eedc <fputs@plt+0x4de14>
   5eecc:	ldr	r2, [r4, #8]
   5eed0:	ldr	r1, [pc, #2076]	; 5f6f4 <fputs@plt+0x4e62c>
   5eed4:	mov	r0, r9
   5eed8:	b	5eca0 <fputs@plt+0x4dbd8>
   5eedc:	ldr	r3, [r0, #12]
   5eee0:	cmp	r3, #0
   5eee4:	beq	5ec30 <fputs@plt+0x4db68>
   5eee8:	mov	r1, r5
   5eeec:	mov	r0, r9
   5eef0:	bl	47f14 <fputs@plt+0x36e4c>
   5eef4:	subs	r2, r0, #0
   5eef8:	bne	5ea00 <fputs@plt+0x4d938>
   5eefc:	ldr	r1, [r5, #12]
   5ef00:	ldr	r0, [sp, #24]
   5ef04:	bl	22420 <fputs@plt+0x11358>
   5ef08:	ldrsh	r6, [r5, #34]	; 0x22
   5ef0c:	mvn	r3, #0
   5ef10:	str	r0, [r4, #20]
   5ef14:	mov	r1, r0
   5ef18:	strh	r3, [r5, #34]	; 0x22
   5ef1c:	ldr	r0, [sp, #44]	; 0x2c
   5ef20:	bl	1b350 <fputs@plt+0xa288>
   5ef24:	strh	r6, [r5, #34]	; 0x22
   5ef28:	b	5ec30 <fputs@plt+0x4db68>
   5ef2c:	ldr	r3, [r4, #16]
   5ef30:	str	r3, [sp, #28]
   5ef34:	ldr	r3, [sp, #40]	; 0x28
   5ef38:	ldr	r2, [sp, #28]
   5ef3c:	ldr	r3, [r3, #16]
   5ef40:	cmp	r2, #0
   5ef44:	cmpne	r3, #0
   5ef48:	bne	5ef64 <fputs@plt+0x4de9c>
   5ef4c:	ldr	r3, [sp, #40]	; 0x28
   5ef50:	add	r4, r4, #72	; 0x48
   5ef54:	add	r3, r3, #72	; 0x48
   5ef58:	str	r3, [sp, #40]	; 0x28
   5ef5c:	add	r6, r6, #1
   5ef60:	b	5eac4 <fputs@plt+0x4d9fc>
   5ef64:	ldrb	r3, [r4, #36]	; 0x24
   5ef68:	ands	fp, r3, #32
   5ef6c:	movne	r2, #1
   5ef70:	moveq	r2, #0
   5ef74:	tst	r3, #4
   5ef78:	str	r2, [sp, #44]	; 0x2c
   5ef7c:	bne	5efe8 <fputs@plt+0x4df20>
   5ef80:	ldr	r0, [r4, #48]	; 0x30
   5ef84:	cmp	r0, #0
   5ef88:	bne	5f06c <fputs@plt+0x4dfa4>
   5ef8c:	ldr	sl, [r4, #52]	; 0x34
   5ef90:	cmp	sl, #0
   5ef94:	ldrne	r7, [sp, #20]
   5ef98:	beq	5ef4c <fputs@plt+0x4de84>
   5ef9c:	ldr	r3, [sl, #4]
   5efa0:	cmp	r7, r3
   5efa4:	bge	5ef4c <fputs@plt+0x4de84>
   5efa8:	ldr	r3, [sl]
   5efac:	ldr	r0, [sp, #28]
   5efb0:	ldr	r2, [r3, r7, lsl #3]
   5efb4:	mov	r1, r2
   5efb8:	str	r2, [sp, #64]	; 0x40
   5efbc:	bl	174bc <fputs@plt+0x63f4>
   5efc0:	ldr	r2, [sp, #64]	; 0x40
   5efc4:	subs	r3, r0, #0
   5efc8:	str	r3, [sp, #52]	; 0x34
   5efcc:	blt	5efe0 <fputs@plt+0x4df18>
   5efd0:	ldr	r8, [sp, #20]
   5efd4:	mov	fp, r5
   5efd8:	cmp	r6, r8
   5efdc:	bgt	5f0c0 <fputs@plt+0x4dff8>
   5efe0:	ldr	r1, [pc, #1832]	; 5f710 <fputs@plt+0x4e648>
   5efe4:	b	5eed4 <fputs@plt+0x4de0c>
   5efe8:	ldr	r3, [r4, #48]	; 0x30
   5efec:	cmp	r3, #0
   5eff0:	bne	5f038 <fputs@plt+0x4df70>
   5eff4:	ldr	r3, [r4, #52]	; 0x34
   5eff8:	cmp	r3, #0
   5effc:	bne	5f038 <fputs@plt+0x4df70>
   5f000:	ldr	r7, [sp, #20]
   5f004:	ldr	r3, [sp, #28]
   5f008:	ldrsh	r3, [r3, #34]	; 0x22
   5f00c:	cmp	r7, r3
   5f010:	bge	5ef80 <fputs@plt+0x4deb8>
   5f014:	ldr	r3, [sp, #28]
   5f018:	ldr	r8, [sp, #20]
   5f01c:	mov	r2, r5
   5f020:	ldr	r3, [r3, #4]
   5f024:	ldr	sl, [r3, r7, lsl #4]
   5f028:	cmp	r6, r8
   5f02c:	bgt	5f044 <fputs@plt+0x4df7c>
   5f030:	add	r7, r7, #1
   5f034:	b	5f004 <fputs@plt+0x4df3c>
   5f038:	mov	r2, #0
   5f03c:	ldr	r1, [pc, #1744]	; 5f714 <fputs@plt+0x4e64c>
   5f040:	b	5eed4 <fputs@plt+0x4de0c>
   5f044:	ldr	r0, [r2, #24]
   5f048:	mov	r1, sl
   5f04c:	str	r2, [sp, #52]	; 0x34
   5f050:	bl	174bc <fputs@plt+0x63f4>
   5f054:	ldr	r2, [sp, #52]	; 0x34
   5f058:	add	r2, r2, #72	; 0x48
   5f05c:	subs	r3, r0, #0
   5f060:	bge	5f66c <fputs@plt+0x4e5a4>
   5f064:	add	r8, r8, #1
   5f068:	b	5f028 <fputs@plt+0x4df60>
   5f06c:	ldr	r3, [r4, #52]	; 0x34
   5f070:	cmp	r3, #0
   5f074:	beq	5f088 <fputs@plt+0x4dfc0>
   5f078:	ldr	r1, [pc, #1688]	; 5f718 <fputs@plt+0x4e650>
   5f07c:	mov	r0, r9
   5f080:	bl	30e04 <fputs@plt+0x1fd3c>
   5f084:	b	5ea00 <fputs@plt+0x4d938>
   5f088:	cmp	fp, #0
   5f08c:	beq	5f098 <fputs@plt+0x4dfd0>
   5f090:	ldr	r1, [r4, #44]	; 0x2c
   5f094:	bl	17504 <fputs@plt+0x643c>
   5f098:	ldr	r3, [sp, #32]
   5f09c:	ldr	r2, [r4, #48]	; 0x30
   5f0a0:	ldr	r0, [r9]
   5f0a4:	ldr	r1, [r3, #32]
   5f0a8:	bl	1f0f0 <fputs@plt+0xe028>
   5f0ac:	ldr	r3, [sp, #32]
   5f0b0:	str	r0, [r3, #32]
   5f0b4:	ldr	r3, [sp, #60]	; 0x3c
   5f0b8:	str	r3, [r4, #48]	; 0x30
   5f0bc:	b	5ef8c <fputs@plt+0x4dec4>
   5f0c0:	ldr	r0, [fp, #24]
   5f0c4:	mov	r1, r2
   5f0c8:	str	r2, [sp, #64]	; 0x40
   5f0cc:	bl	174bc <fputs@plt+0x63f4>
   5f0d0:	add	fp, fp, #72	; 0x48
   5f0d4:	subs	r3, r0, #0
   5f0d8:	bge	5f694 <fputs@plt+0x4e5cc>
   5f0dc:	add	r8, r8, #1
   5f0e0:	ldr	r2, [sp, #64]	; 0x40
   5f0e4:	b	5efd8 <fputs@plt+0x4df10>
   5f0e8:	ldr	r2, [sp, #56]	; 0x38
   5f0ec:	ldr	sl, [r2, #4]
   5f0f0:	mul	r2, ip, r3
   5f0f4:	ldr	r2, [sl, r2]
   5f0f8:	ldrb	r1, [r2]
   5f0fc:	cmp	r1, #158	; 0x9e
   5f100:	beq	5f6c8 <fputs@plt+0x4e600>
   5f104:	cmp	r1, #122	; 0x7a
   5f108:	bne	5f11c <fputs@plt+0x4e054>
   5f10c:	ldr	r2, [r2, #16]
   5f110:	ldrb	r2, [r2]
   5f114:	cmp	r2, #158	; 0x9e
   5f118:	beq	5f6c8 <fputs@plt+0x4e600>
   5f11c:	add	r3, r3, #1
   5f120:	b	5eae8 <fputs@plt+0x4da20>
   5f124:	ldr	r2, [sl]
   5f128:	ldrb	r3, [r2]
   5f12c:	cmp	r3, #158	; 0x9e
   5f130:	beq	5f228 <fputs@plt+0x4e160>
   5f134:	cmp	r3, #122	; 0x7a
   5f138:	bne	5f14c <fputs@plt+0x4e084>
   5f13c:	ldr	r3, [r2, #16]
   5f140:	ldrb	r3, [r3]
   5f144:	cmp	r3, #158	; 0x9e
   5f148:	beq	5f1d8 <fputs@plt+0x4e110>
   5f14c:	mov	r1, r4
   5f150:	ldr	r0, [r9]
   5f154:	bl	2997c <fputs@plt+0x188b4>
   5f158:	subs	r4, r0, #0
   5f15c:	beq	5f194 <fputs@plt+0x4e0cc>
   5f160:	ldr	r2, [r4]
   5f164:	mov	r3, #20
   5f168:	mul	r3, r3, r2
   5f16c:	ldr	r2, [r4, #4]
   5f170:	sub	r3, r3, #20
   5f174:	add	r3, r2, r3
   5f178:	ldr	r2, [sl, #4]
   5f17c:	str	r2, [r3, #4]
   5f180:	ldr	r2, [sl, #8]
   5f184:	str	r2, [r3, #8]
   5f188:	mov	r3, #0
   5f18c:	str	r3, [sl, #4]
   5f190:	str	r3, [sl, #8]
   5f194:	mov	r3, #0
   5f198:	str	r3, [sl]
   5f19c:	ldr	r3, [sp, #64]	; 0x40
   5f1a0:	add	sl, sl, #20
   5f1a4:	add	r3, r3, #1
   5f1a8:	str	r3, [sp, #64]	; 0x40
   5f1ac:	ldr	r3, [sp, #56]	; 0x38
   5f1b0:	ldr	r2, [sp, #64]	; 0x40
   5f1b4:	ldr	r3, [r3]
   5f1b8:	cmp	r2, r3
   5f1bc:	blt	5f124 <fputs@plt+0x4e05c>
   5f1c0:	ldr	r1, [sp, #56]	; 0x38
   5f1c4:	ldr	r0, [sp, #24]
   5f1c8:	bl	1e4b4 <fputs@plt+0xd3ec>
   5f1cc:	ldr	r3, [sp, #32]
   5f1d0:	str	r4, [r3]
   5f1d4:	b	5eaf0 <fputs@plt+0x4da28>
   5f1d8:	ldr	r3, [r2, #12]
   5f1dc:	ldr	fp, [r3, #8]
   5f1e0:	ldr	r6, [sp, #20]
   5f1e4:	ldr	r3, [sp, #68]	; 0x44
   5f1e8:	str	r6, [sp, #48]	; 0x30
   5f1ec:	str	r3, [sp, #28]
   5f1f0:	ldr	r3, [sp, #36]	; 0x24
   5f1f4:	ldr	r2, [sp, #48]	; 0x30
   5f1f8:	ldr	r3, [r3]
   5f1fc:	cmp	r2, r3
   5f200:	blt	5f230 <fputs@plt+0x4e168>
   5f204:	cmp	r6, #0
   5f208:	bne	5f19c <fputs@plt+0x4e0d4>
   5f20c:	cmp	fp, #0
   5f210:	beq	5f598 <fputs@plt+0x4e4d0>
   5f214:	mov	r2, fp
   5f218:	ldr	r1, [pc, #1276]	; 5f71c <fputs@plt+0x4e654>
   5f21c:	mov	r0, r9
   5f220:	bl	30e04 <fputs@plt+0x1fd3c>
   5f224:	b	5f19c <fputs@plt+0x4e0d4>
   5f228:	mov	fp, #0
   5f22c:	b	5f1e0 <fputs@plt+0x4e118>
   5f230:	ldr	r3, [sp, #28]
   5f234:	ldr	r3, [r3, #16]
   5f238:	str	r3, [sp, #60]	; 0x3c
   5f23c:	ldr	r3, [sp, #28]
   5f240:	ldr	r5, [r3, #20]
   5f244:	ldr	r3, [r3, #12]
   5f248:	cmp	r3, #0
   5f24c:	str	r3, [sp, #44]	; 0x2c
   5f250:	ldreq	r3, [sp, #60]	; 0x3c
   5f254:	ldreq	r3, [r3]
   5f258:	streq	r3, [sp, #44]	; 0x2c
   5f25c:	ldr	r3, [sp, #24]
   5f260:	ldrb	r3, [r3, #69]	; 0x45
   5f264:	cmp	r3, #0
   5f268:	bne	5f204 <fputs@plt+0x4e13c>
   5f26c:	cmp	r5, #0
   5f270:	beq	5f280 <fputs@plt+0x4e1b8>
   5f274:	ldr	r2, [r5, #8]
   5f278:	tst	r2, #1024	; 0x400
   5f27c:	bne	5f2cc <fputs@plt+0x4e204>
   5f280:	cmp	fp, #0
   5f284:	beq	5f29c <fputs@plt+0x4e1d4>
   5f288:	ldr	r1, [sp, #44]	; 0x2c
   5f28c:	mov	r0, fp
   5f290:	bl	1407c <fputs@plt+0x2fb4>
   5f294:	cmp	r0, #0
   5f298:	bne	5f2ec <fputs@plt+0x4e224>
   5f29c:	ldr	r3, [sp, #60]	; 0x3c
   5f2a0:	ldr	r0, [sp, #24]
   5f2a4:	ldr	r1, [r3, #64]	; 0x40
   5f2a8:	bl	17478 <fputs@plt+0x63b0>
   5f2ac:	cmp	r0, #0
   5f2b0:	ldrge	r3, [sp, #24]
   5f2b4:	ldrge	r3, [r3, #16]
   5f2b8:	ldrge	r3, [r3, r0, lsl #4]
   5f2bc:	ldrlt	r3, [pc, #1116]	; 5f720 <fputs@plt+0x4e658>
   5f2c0:	str	r3, [sp, #52]	; 0x34
   5f2c4:	mov	r5, #0
   5f2c8:	b	5f2d0 <fputs@plt+0x4e208>
   5f2cc:	str	r3, [sp, #52]	; 0x34
   5f2d0:	ldr	r3, [sp, #20]
   5f2d4:	str	r3, [sp, #40]	; 0x28
   5f2d8:	ldr	r3, [sp, #60]	; 0x3c
   5f2dc:	ldr	r2, [sp, #40]	; 0x28
   5f2e0:	ldrsh	r3, [r3, #34]	; 0x22
   5f2e4:	cmp	r2, r3
   5f2e8:	blt	5f308 <fputs@plt+0x4e240>
   5f2ec:	ldr	r3, [sp, #48]	; 0x30
   5f2f0:	add	r3, r3, #1
   5f2f4:	str	r3, [sp, #48]	; 0x30
   5f2f8:	ldr	r3, [sp, #28]
   5f2fc:	add	r3, r3, #72	; 0x48
   5f300:	str	r3, [sp, #28]
   5f304:	b	5f1f0 <fputs@plt+0x4e128>
   5f308:	ldr	r3, [sp, #40]	; 0x28
   5f30c:	cmp	fp, #0
   5f310:	cmpne	r5, #0
   5f314:	lsl	r7, r3, #4
   5f318:	ldr	r3, [sp, #60]	; 0x3c
   5f31c:	ldr	r8, [r3, #4]
   5f320:	add	r3, r8, r7
   5f324:	str	r3, [sp, #76]	; 0x4c
   5f328:	beq	5f35c <fputs@plt+0x4e294>
   5f32c:	ldr	r3, [r5]
   5f330:	mov	r2, #20
   5f334:	ldr	r0, [r3, #4]
   5f338:	ldr	r3, [sp, #40]	; 0x28
   5f33c:	mla	r0, r2, r3, r0
   5f340:	mov	r3, #0
   5f344:	mov	r2, fp
   5f348:	mov	r1, r3
   5f34c:	ldr	r0, [r0, #8]
   5f350:	bl	24f90 <fputs@plt+0x13ec8>
   5f354:	cmp	r0, #0
   5f358:	beq	5f568 <fputs@plt+0x4e4a0>
   5f35c:	ldr	r3, [sp, #32]
   5f360:	ldr	r3, [r3, #8]
   5f364:	tst	r3, #65536	; 0x10000
   5f368:	bne	5f37c <fputs@plt+0x4e2b4>
   5f36c:	add	r3, r8, r7
   5f370:	ldrb	r3, [r3, #15]
   5f374:	tst	r3, #2
   5f378:	bne	5f568 <fputs@plt+0x4e4a0>
   5f37c:	ldr	r3, [sp, #48]	; 0x30
   5f380:	ldr	r6, [r8, r7]
   5f384:	cmp	r3, #0
   5f388:	movle	r3, #0
   5f38c:	movgt	r3, #1
   5f390:	cmp	fp, #0
   5f394:	movne	r3, #0
   5f398:	cmp	r3, #0
   5f39c:	beq	5f3f8 <fputs@plt+0x4e330>
   5f3a0:	ldr	r3, [sp, #28]
   5f3a4:	ldrb	r3, [r3, #36]	; 0x24
   5f3a8:	tst	r3, #4
   5f3ac:	beq	5f3e0 <fputs@plt+0x4e318>
   5f3b0:	ldr	r8, [sp, #36]	; 0x24
   5f3b4:	ldr	r7, [sp, #20]
   5f3b8:	mov	r1, r6
   5f3bc:	ldr	r0, [r8, #24]
   5f3c0:	bl	174bc <fputs@plt+0x63f4>
   5f3c4:	cmp	r0, #0
   5f3c8:	bge	5f564 <fputs@plt+0x4e49c>
   5f3cc:	ldr	r3, [sp, #48]	; 0x30
   5f3d0:	add	r7, r7, #1
   5f3d4:	cmp	r3, r7
   5f3d8:	add	r8, r8, #72	; 0x48
   5f3dc:	bgt	5f3b8 <fputs@plt+0x4e2f0>
   5f3e0:	ldr	r3, [sp, #28]
   5f3e4:	mov	r1, r6
   5f3e8:	ldr	r0, [r3, #52]	; 0x34
   5f3ec:	bl	16e80 <fputs@plt+0x5db8>
   5f3f0:	cmp	r0, #0
   5f3f4:	bge	5f564 <fputs@plt+0x4e49c>
   5f3f8:	mov	r2, r6
   5f3fc:	mov	r1, #27
   5f400:	ldr	r0, [sp, #24]
   5f404:	bl	1f230 <fputs@plt+0xe168>
   5f408:	ldr	r3, [sp, #72]	; 0x48
   5f40c:	cmp	r3, #4
   5f410:	mov	r7, r0
   5f414:	beq	5f428 <fputs@plt+0x4e360>
   5f418:	ldr	r3, [sp, #36]	; 0x24
   5f41c:	ldr	r3, [r3]
   5f420:	cmp	r3, #1
   5f424:	ble	5f574 <fputs@plt+0x4e4ac>
   5f428:	ldr	r2, [sp, #44]	; 0x2c
   5f42c:	mov	r1, #27
   5f430:	ldr	r0, [sp, #24]
   5f434:	bl	1f230 <fputs@plt+0xe168>
   5f438:	mov	r8, #0
   5f43c:	mov	r3, r7
   5f440:	str	r8, [sp]
   5f444:	mov	r1, #122	; 0x7a
   5f448:	mov	r2, r0
   5f44c:	mov	r0, r9
   5f450:	bl	314ac <fputs@plt+0x203e4>
   5f454:	ldr	r3, [sp, #52]	; 0x34
   5f458:	cmp	r3, r8
   5f45c:	mov	r7, r0
   5f460:	beq	5f490 <fputs@plt+0x4e3c8>
   5f464:	mov	r2, r3
   5f468:	mov	r1, #27
   5f46c:	ldr	r0, [sp, #24]
   5f470:	bl	1f230 <fputs@plt+0xe168>
   5f474:	mov	r3, r7
   5f478:	str	r8, [sp]
   5f47c:	mov	r1, #122	; 0x7a
   5f480:	mov	r2, r0
   5f484:	mov	r0, r9
   5f488:	bl	314ac <fputs@plt+0x203e4>
   5f48c:	mov	r7, r0
   5f490:	ldr	r3, [sp, #72]	; 0x48
   5f494:	cmp	r3, #4
   5f498:	bne	5f574 <fputs@plt+0x4e4ac>
   5f49c:	mov	r3, r6
   5f4a0:	ldr	r2, [sp, #44]	; 0x2c
   5f4a4:	ldr	r1, [pc, #632]	; 5f724 <fputs@plt+0x4e65c>
   5f4a8:	ldr	r0, [sp, #24]
   5f4ac:	bl	3808c <fputs@plt+0x26fc4>
   5f4b0:	mov	r6, r0
   5f4b4:	mov	r8, r0
   5f4b8:	mov	r1, r4
   5f4bc:	mov	r2, r7
   5f4c0:	ldr	r0, [r9]
   5f4c4:	bl	2997c <fputs@plt+0x188b4>
   5f4c8:	str	r6, [sp, #80]	; 0x50
   5f4cc:	mov	r4, r0
   5f4d0:	mov	r0, r6
   5f4d4:	bl	1839c <fputs@plt+0x72d4>
   5f4d8:	mov	r3, #0
   5f4dc:	add	r2, sp, #80	; 0x50
   5f4e0:	mov	r1, r4
   5f4e4:	str	r0, [sp, #84]	; 0x54
   5f4e8:	mov	r0, r9
   5f4ec:	bl	1eed0 <fputs@plt+0xde08>
   5f4f0:	cmp	r4, #0
   5f4f4:	beq	5f558 <fputs@plt+0x4e490>
   5f4f8:	ldr	r3, [sp, #32]
   5f4fc:	ldr	r3, [r3, #8]
   5f500:	tst	r3, #1024	; 0x400
   5f504:	beq	5f558 <fputs@plt+0x4e490>
   5f508:	ldr	r7, [r4]
   5f50c:	mov	r3, #20
   5f510:	cmp	r5, #0
   5f514:	mul	r7, r3, r7
   5f518:	sub	r3, r7, #20
   5f51c:	ldr	r7, [r4, #4]
   5f520:	add	r7, r7, r3
   5f524:	beq	5f57c <fputs@plt+0x4e4b4>
   5f528:	ldr	r3, [r5]
   5f52c:	ldr	r2, [sp, #40]	; 0x28
   5f530:	mov	r1, #20
   5f534:	ldr	r3, [r3, #4]
   5f538:	ldr	r0, [sp, #24]
   5f53c:	mla	r3, r1, r2, r3
   5f540:	ldr	r1, [r3, #8]
   5f544:	bl	201a4 <fputs@plt+0xf0dc>
   5f548:	ldrb	r3, [r7, #13]
   5f54c:	str	r0, [r7, #8]
   5f550:	orr	r3, r3, #2
   5f554:	strb	r3, [r7, #13]
   5f558:	mov	r1, r8
   5f55c:	ldr	r0, [sp, #24]
   5f560:	bl	1d524 <fputs@plt+0xc45c>
   5f564:	mov	r6, #1
   5f568:	ldr	r3, [sp, #40]	; 0x28
   5f56c:	add	r3, r3, #1
   5f570:	b	5f2d4 <fputs@plt+0x4e20c>
   5f574:	mov	r8, #0
   5f578:	b	5f4b8 <fputs@plt+0x4e3f0>
   5f57c:	str	r6, [sp]
   5f580:	ldr	r3, [sp, #44]	; 0x2c
   5f584:	ldr	r2, [sp, #52]	; 0x34
   5f588:	ldr	r1, [pc, #408]	; 5f728 <fputs@plt+0x4e660>
   5f58c:	ldr	r0, [sp, #24]
   5f590:	bl	3808c <fputs@plt+0x26fc4>
   5f594:	b	5f548 <fputs@plt+0x4e480>
   5f598:	ldr	r1, [pc, #396]	; 5f72c <fputs@plt+0x4e664>
   5f59c:	mov	r0, r9
   5f5a0:	bl	30e04 <fputs@plt+0x1fd3c>
   5f5a4:	b	5f19c <fputs@plt+0x4e0d4>
   5f5a8:	mov	r3, #1
   5f5ac:	b	5ea04 <fputs@plt+0x4d93c>
   5f5b0:	ldr	fp, [r7]
   5f5b4:	mov	r2, #72	; 0x48
   5f5b8:	mov	r3, #0
   5f5bc:	mov	r0, fp
   5f5c0:	bl	1f9d8 <fputs@plt+0xe910>
   5f5c4:	cmp	r0, #0
   5f5c8:	mov	r6, r0
   5f5cc:	str	r0, [r4, #16]
   5f5d0:	beq	5ea00 <fputs@plt+0x4d938>
   5f5d4:	mov	r3, #1
   5f5d8:	strh	r3, [r6, #36]	; 0x24
   5f5dc:	ldr	r3, [sp, #28]
   5f5e0:	mov	r0, fp
   5f5e4:	ldr	r1, [r3, #8]
   5f5e8:	bl	201a4 <fputs@plt+0xf0dc>
   5f5ec:	mvn	r3, #0
   5f5f0:	strh	r3, [r6, #32]
   5f5f4:	mov	r3, #200	; 0xc8
   5f5f8:	strh	r3, [r6, #38]	; 0x26
   5f5fc:	ldrb	r3, [r6, #42]	; 0x2a
   5f600:	mov	r2, sl
   5f604:	orr	r3, r3, #66	; 0x42
   5f608:	strb	r3, [r6, #42]	; 0x2a
   5f60c:	ldr	r3, [sp, #28]
   5f610:	ldr	r1, [r3, #16]
   5f614:	str	r0, [r6]
   5f618:	mov	r0, fp
   5f61c:	bl	22420 <fputs@plt+0x11358>
   5f620:	str	r0, [r4, #20]
   5f624:	ldrb	r3, [fp, #69]	; 0x45
   5f628:	mov	r8, r0
   5f62c:	cmp	r3, #0
   5f630:	bne	5ea00 <fputs@plt+0x4d938>
   5f634:	ldrb	r3, [r0, #4]
   5f638:	sub	r3, r3, #115	; 0x73
   5f63c:	uxtb	r3, r3
   5f640:	cmp	r3, #1
   5f644:	str	r3, [sp, #52]	; 0x34
   5f648:	bls	5ecdc <fputs@plt+0x4dc14>
   5f64c:	ldrh	r3, [r6, #36]	; 0x24
   5f650:	cmp	r3, #2
   5f654:	bls	5ed70 <fputs@plt+0x4dca8>
   5f658:	ldr	r3, [sp, #40]	; 0x28
   5f65c:	ldr	r1, [pc, #204]	; 5f730 <fputs@plt+0x4e668>
   5f660:	add	r5, r5, r3, lsl #4
   5f664:	ldr	r2, [r5, #8]
   5f668:	b	5ec9c <fputs@plt+0x4dbd4>
   5f66c:	ldr	r2, [sp, #48]	; 0x30
   5f670:	stm	sp, {r6, r7}
   5f674:	str	r2, [sp, #12]
   5f678:	ldr	r2, [sp, #44]	; 0x2c
   5f67c:	mov	r1, r5
   5f680:	str	r2, [sp, #8]
   5f684:	mov	r0, r9
   5f688:	mov	r2, r8
   5f68c:	bl	31530 <fputs@plt+0x20468>
   5f690:	b	5f030 <fputs@plt+0x4df68>
   5f694:	ldr	r2, [sp, #48]	; 0x30
   5f698:	str	r6, [sp]
   5f69c:	str	r2, [sp, #12]
   5f6a0:	ldr	r2, [sp, #44]	; 0x2c
   5f6a4:	mov	r1, r5
   5f6a8:	str	r2, [sp, #8]
   5f6ac:	ldr	r2, [sp, #52]	; 0x34
   5f6b0:	mov	r0, r9
   5f6b4:	str	r2, [sp, #4]
   5f6b8:	mov	r2, r8
   5f6bc:	bl	31530 <fputs@plt+0x20468>
   5f6c0:	add	r7, r7, #1
   5f6c4:	b	5ef9c <fputs@plt+0x4ded4>
   5f6c8:	ldr	r3, [r9]
   5f6cc:	mov	r4, #0
   5f6d0:	ldr	r3, [r3, #24]
   5f6d4:	and	r3, r3, #68	; 0x44
   5f6d8:	str	r3, [sp, #72]	; 0x48
   5f6dc:	ldr	r3, [sp, #20]
   5f6e0:	str	r3, [sp, #64]	; 0x40
   5f6e4:	b	5f1ac <fputs@plt+0x4e0e4>
   5f6e8:	andeq	r7, r1, ip, lsl #11
   5f6ec:	andeq	r8, r7, r8, ror #12
   5f6f0:	andeq	r8, r7, r5, ror #10
   5f6f4:	muleq	r7, lr, r4
   5f6f8:	andeq	r8, r7, r0, ror #9
   5f6fc:	strdeq	r8, [r7], -r7
   5f700:	andeq	r8, r7, sp, lsl r5
   5f704:	andeq	r8, r7, pc, lsr r5
   5f708:	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   5f70c:	andeq	r8, r7, r2, ror r5
   5f710:	andeq	r8, r7, r2, lsl #12
   5f714:	muleq	r7, r9, r5
   5f718:	andeq	r8, r7, fp, asr #11
   5f71c:	andeq	r8, r7, r2, asr #12
   5f720:	andeq	r6, r7, pc, lsr #6
   5f724:	andeq	r9, r7, r1, asr #16
   5f728:	andeq	r6, r7, pc, asr #29
   5f72c:	andeq	r8, r7, r4, asr r6
   5f730:			; <UNDEFINED> instruction: 0x000784b5
   5f734:	push	{r4, r5, r6, r7, r8, lr}
   5f738:	add	r7, r1, #8
   5f73c:	mov	r5, r1
   5f740:	mov	r2, r7
   5f744:	mov	r1, #0
   5f748:	mov	r6, r0
   5f74c:	bl	5e988 <fputs@plt+0x4d8c0>
   5f750:	ldr	r1, [r5, #24]
   5f754:	mov	r4, r0
   5f758:	ldr	r0, [r6]
   5f75c:	bl	1e140 <fputs@plt+0xd078>
   5f760:	cmp	r4, #0
   5f764:	str	r4, [r5, #24]
   5f768:	ldrhne	r3, [r4, #36]	; 0x24
   5f76c:	mov	r1, r7
   5f770:	mov	r0, r6
   5f774:	addne	r3, r3, #1
   5f778:	strhne	r3, [r4, #36]	; 0x24
   5f77c:	bl	31108 <fputs@plt+0x20040>
   5f780:	cmp	r0, #0
   5f784:	moveq	r0, r4
   5f788:	movne	r0, #0
   5f78c:	pop	{r4, r5, r6, r7, r8, pc}
   5f790:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5f794:	sub	sp, sp, #68	; 0x44
   5f798:	ldr	r7, [r0]
   5f79c:	ldr	ip, [r7, #24]
   5f7a0:	tst	ip, #524288	; 0x80000
   5f7a4:	beq	5f908 <fputs@plt+0x4e840>
   5f7a8:	str	r3, [sp, #36]	; 0x24
   5f7ac:	ldrb	r3, [r0, #442]	; 0x1ba
   5f7b0:	mov	r8, r1
   5f7b4:	mov	r5, r0
   5f7b8:	ldr	r1, [r1, #64]	; 0x40
   5f7bc:	mov	r0, r7
   5f7c0:	str	r3, [sp, #40]	; 0x28
   5f7c4:	str	r2, [sp, #32]
   5f7c8:	bl	17478 <fputs@plt+0x63b0>
   5f7cc:	ldr	r3, [r7, #16]
   5f7d0:	ldr	r4, [r8, #16]
   5f7d4:	ldr	r3, [r3, r0, lsl #4]
   5f7d8:	str	r0, [sp, #28]
   5f7dc:	str	r3, [sp, #44]	; 0x2c
   5f7e0:	cmp	r4, #0
   5f7e4:	bne	5f8a0 <fputs@plt+0x4e7d8>
   5f7e8:	mov	r0, r8
   5f7ec:	bl	173a8 <fputs@plt+0x62e0>
   5f7f0:	add	fp, sp, #60	; 0x3c
   5f7f4:	mov	r6, r0
   5f7f8:	cmp	r6, #0
   5f7fc:	beq	5f908 <fputs@plt+0x4e840>
   5f800:	ldr	r3, [sp, #104]	; 0x68
   5f804:	str	r4, [sp, #56]	; 0x38
   5f808:	cmp	r3, #0
   5f80c:	str	r4, [sp, #60]	; 0x3c
   5f810:	beq	5f830 <fputs@plt+0x4e768>
   5f814:	ldr	r3, [sp, #108]	; 0x6c
   5f818:	ldr	r2, [sp, #104]	; 0x68
   5f81c:	mov	r1, r6
   5f820:	mov	r0, r8
   5f824:	bl	173b8 <fputs@plt+0x62f0>
   5f828:	cmp	r0, #0
   5f82c:	beq	5f898 <fputs@plt+0x4e7d0>
   5f830:	ldrb	r3, [r6, #24]
   5f834:	cmp	r3, #0
   5f838:	bne	5f860 <fputs@plt+0x4e798>
   5f83c:	ldr	r3, [r7, #24]
   5f840:	tst	r3, #16777216	; 0x1000000
   5f844:	bne	5f860 <fputs@plt+0x4e798>
   5f848:	ldr	r3, [r5, #416]	; 0x1a0
   5f84c:	cmp	r3, #0
   5f850:	bne	5f860 <fputs@plt+0x4e798>
   5f854:	ldrb	r3, [r5, #20]
   5f858:	cmp	r3, #0
   5f85c:	beq	5f898 <fputs@plt+0x4e7d0>
   5f860:	mov	r2, r6
   5f864:	str	fp, [sp]
   5f868:	add	r3, sp, #56	; 0x38
   5f86c:	mov	r1, r8
   5f870:	mov	r0, r5
   5f874:	bl	328d0 <fputs@plt+0x21808>
   5f878:	subs	r2, r0, #0
   5f87c:	beq	5fb70 <fputs@plt+0x4eaa8>
   5f880:	ldr	r3, [sp, #40]	; 0x28
   5f884:	cmp	r3, #0
   5f888:	beq	5f908 <fputs@plt+0x4e840>
   5f88c:	ldrb	r3, [r7, #69]	; 0x45
   5f890:	cmp	r3, #0
   5f894:	bne	5f908 <fputs@plt+0x4e840>
   5f898:	ldr	r6, [r6, #12]
   5f89c:	b	5f7f8 <fputs@plt+0x4e730>
   5f8a0:	ldr	r3, [sp, #104]	; 0x68
   5f8a4:	mov	r6, #0
   5f8a8:	cmp	r3, r6
   5f8ac:	str	r6, [sp, #52]	; 0x34
   5f8b0:	str	r6, [sp, #56]	; 0x38
   5f8b4:	beq	5f8d4 <fputs@plt+0x4e80c>
   5f8b8:	ldr	r1, [r4, #8]
   5f8bc:	ldr	r0, [r8]
   5f8c0:	bl	24e30 <fputs@plt+0x13d68>
   5f8c4:	cmp	r0, r6
   5f8c8:	movne	r3, r4
   5f8cc:	ldrne	r1, [r4, #20]
   5f8d0:	bne	5f950 <fputs@plt+0x4e888>
   5f8d4:	ldrb	r1, [r5, #442]	; 0x1ba
   5f8d8:	cmp	r1, #0
   5f8dc:	beq	5f960 <fputs@plt+0x4e898>
   5f8e0:	ldr	r2, [sp, #44]	; 0x2c
   5f8e4:	ldr	r1, [r4, #8]
   5f8e8:	mov	r0, r7
   5f8ec:	bl	16934 <fputs@plt+0x586c>
   5f8f0:	cmp	r0, #0
   5f8f4:	mov	r6, r0
   5f8f8:	bne	5f974 <fputs@plt+0x4e8ac>
   5f8fc:	ldr	r3, [sp, #40]	; 0x28
   5f900:	cmp	r3, #0
   5f904:	bne	5fa84 <fputs@plt+0x4e9bc>
   5f908:	add	sp, sp, #68	; 0x44
   5f90c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5f910:	ldr	r0, [r3, #36]	; 0x24
   5f914:	ldr	r2, [sp, #104]	; 0x68
   5f918:	ldr	r2, [r2, r0, lsl #2]
   5f91c:	cmp	r2, #0
   5f920:	bge	5f8d4 <fputs@plt+0x4e80c>
   5f924:	ldrsh	r2, [r8, #32]
   5f928:	ldr	ip, [sp, #108]	; 0x6c
   5f92c:	add	r3, r3, #8
   5f930:	cmp	ip, #0
   5f934:	sub	r2, r2, r0
   5f938:	clz	r2, r2
   5f93c:	lsr	r2, r2, #5
   5f940:	moveq	r2, #0
   5f944:	cmp	r2, #0
   5f948:	bne	5f8d4 <fputs@plt+0x4e80c>
   5f94c:	add	r6, r6, #1
   5f950:	cmp	r6, r1
   5f954:	blt	5f910 <fputs@plt+0x4e848>
   5f958:	ldr	r4, [r4, #4]
   5f95c:	b	5f7e0 <fputs@plt+0x4e718>
   5f960:	ldr	r3, [sp, #44]	; 0x2c
   5f964:	ldr	r2, [r4, #8]
   5f968:	mov	r0, r5
   5f96c:	bl	5e75c <fputs@plt+0x4d694>
   5f970:	b	5f8f0 <fputs@plt+0x4e828>
   5f974:	add	r3, sp, #56	; 0x38
   5f978:	str	r3, [sp]
   5f97c:	mov	r1, r0
   5f980:	add	r3, sp, #52	; 0x34
   5f984:	mov	r2, r4
   5f988:	mov	r0, r5
   5f98c:	bl	328d0 <fputs@plt+0x21808>
   5f990:	subs	fp, r0, #0
   5f994:	bne	5f8fc <fputs@plt+0x4e834>
   5f998:	ldr	r9, [sp, #56]	; 0x38
   5f99c:	mov	sl, fp
   5f9a0:	cmp	r9, #0
   5f9a4:	addeq	r9, sp, #60	; 0x3c
   5f9a8:	ldreq	r3, [r4, #36]	; 0x24
   5f9ac:	streq	r3, [sp, #60]	; 0x3c
   5f9b0:	ldr	r3, [r4, #20]
   5f9b4:	cmp	sl, r3
   5f9b8:	blt	5fb08 <fputs@plt+0x4ea40>
   5f9bc:	ldr	r3, [r6]
   5f9c0:	ldr	r1, [sp, #28]
   5f9c4:	str	r3, [sp]
   5f9c8:	mov	r0, r5
   5f9cc:	mov	r3, #0
   5f9d0:	ldr	r2, [r6, #28]
   5f9d4:	bl	28170 <fputs@plt+0x170a8>
   5f9d8:	ldr	r3, [r5, #72]	; 0x48
   5f9dc:	add	r3, r3, #1
   5f9e0:	str	r3, [r5, #72]	; 0x48
   5f9e4:	ldr	r3, [sp, #32]
   5f9e8:	cmp	r3, #0
   5f9ec:	beq	5fa1c <fputs@plt+0x4e954>
   5f9f0:	mvn	r3, #0
   5f9f4:	str	r3, [sp, #12]
   5f9f8:	ldr	r3, [sp, #32]
   5f9fc:	str	fp, [sp, #16]
   5fa00:	str	r3, [sp, #8]
   5fa04:	stm	sp, {r4, r9}
   5fa08:	ldr	r3, [sp, #52]	; 0x34
   5fa0c:	mov	r2, r6
   5fa10:	ldr	r1, [sp, #28]
   5fa14:	mov	r0, r5
   5fa18:	bl	330c8 <fputs@plt+0x22000>
   5fa1c:	ldr	r3, [sp, #36]	; 0x24
   5fa20:	cmp	r3, #0
   5fa24:	beq	5fa74 <fputs@plt+0x4e9ac>
   5fa28:	ldr	r3, [r5, #416]	; 0x1a0
   5fa2c:	cmp	r3, #0
   5fa30:	moveq	r3, r5
   5fa34:	ldr	r3, [r3, #532]	; 0x214
   5fa38:	cmp	r3, #0
   5fa3c:	beq	5fc80 <fputs@plt+0x4ebb8>
   5fa40:	ldr	r3, [r3]
   5fa44:	ldr	r2, [r4, #28]
   5fa48:	cmp	r3, r2
   5fa4c:	bne	5fa5c <fputs@plt+0x4e994>
   5fa50:	ldrb	r2, [r4, #25]
   5fa54:	cmp	r2, #7
   5fa58:	beq	5fa74 <fputs@plt+0x4e9ac>
   5fa5c:	ldr	r2, [r4, #32]
   5fa60:	cmp	r3, r2
   5fa64:	bne	5fc80 <fputs@plt+0x4ebb8>
   5fa68:	ldrb	r3, [r4, #26]
   5fa6c:	cmp	r3, #7
   5fa70:	bne	5fc80 <fputs@plt+0x4ebb8>
   5fa74:	ldr	r1, [sp, #56]	; 0x38
   5fa78:	mov	r0, r7
   5fa7c:	bl	1d524 <fputs@plt+0xc45c>
   5fa80:	b	5f958 <fputs@plt+0x4e890>
   5fa84:	ldrb	r3, [r7, #69]	; 0x45
   5fa88:	cmp	r3, #0
   5fa8c:	bne	5f908 <fputs@plt+0x4e840>
   5fa90:	cmp	r6, #0
   5fa94:	bne	5f958 <fputs@plt+0x4e890>
   5fa98:	mov	r0, r5
   5fa9c:	bl	283d4 <fputs@plt+0x1730c>
   5faa0:	ldr	r9, [r4, #20]
   5faa4:	mov	fp, #76	; 0x4c
   5faa8:	ldr	r3, [r0, #32]
   5faac:	mov	sl, r0
   5fab0:	add	r9, r9, r3
   5fab4:	add	r9, r9, #1
   5fab8:	ldr	r3, [r4, #20]
   5fabc:	cmp	r6, r3
   5fac0:	blt	5fadc <fputs@plt+0x4ea14>
   5fac4:	mvn	r3, #0
   5fac8:	ldrb	r2, [r4, #24]
   5facc:	mov	r1, #135	; 0x87
   5fad0:	mov	r0, sl
   5fad4:	bl	2883c <fputs@plt+0x17774>
   5fad8:	b	5f958 <fputs@plt+0x4e890>
   5fadc:	add	r3, r4, r6, lsl #3
   5fae0:	mov	r1, fp
   5fae4:	ldr	r2, [r3, #36]	; 0x24
   5fae8:	ldr	r3, [sp, #32]
   5faec:	mov	r0, sl
   5faf0:	add	r2, r3, r2
   5faf4:	add	r2, r2, #1
   5faf8:	mov	r3, r9
   5fafc:	bl	2883c <fputs@plt+0x17774>
   5fb00:	add	r6, r6, #1
   5fb04:	b	5fab8 <fputs@plt+0x4e9f0>
   5fb08:	ldrsh	r3, [r8, #32]
   5fb0c:	ldr	r2, [r9, sl, lsl #2]
   5fb10:	cmp	r2, r3
   5fb14:	mvneq	r3, #0
   5fb18:	streq	r3, [r9, sl, lsl #2]
   5fb1c:	ldr	r3, [r7, #296]	; 0x128
   5fb20:	cmp	r3, #0
   5fb24:	beq	5fb68 <fputs@plt+0x4eaa0>
   5fb28:	ldr	r3, [sp, #52]	; 0x34
   5fb2c:	ldr	r1, [r6, #4]
   5fb30:	cmp	r3, #0
   5fb34:	mov	r0, r5
   5fb38:	ldrne	r2, [r3, #4]
   5fb3c:	lslne	r3, sl, #1
   5fb40:	ldrsheq	r2, [r6, #32]
   5fb44:	ldrshne	r2, [r2, r3]
   5fb48:	ldr	r3, [sp, #28]
   5fb4c:	lsl	r2, r2, #4
   5fb50:	ldr	r2, [r1, r2]
   5fb54:	ldr	r1, [r6]
   5fb58:	bl	371e8 <fputs@plt+0x26120>
   5fb5c:	sub	fp, r0, #2
   5fb60:	clz	fp, fp
   5fb64:	lsr	fp, fp, #5
   5fb68:	add	sl, sl, #1
   5fb6c:	b	5f9b0 <fputs@plt+0x4e8e8>
   5fb70:	mov	r3, r4
   5fb74:	mov	r1, r2
   5fb78:	mov	r0, r7
   5fb7c:	bl	29488 <fputs@plt+0x183c0>
   5fb80:	subs	r9, r0, #0
   5fb84:	beq	5fc70 <fputs@plt+0x4eba8>
   5fb88:	ldr	r3, [r6]
   5fb8c:	str	r3, [r9, #24]
   5fb90:	ldr	r2, [r3]
   5fb94:	str	r2, [r9, #16]
   5fb98:	ldrh	r2, [r3, #36]	; 0x24
   5fb9c:	add	r2, r2, #1
   5fba0:	strh	r2, [r3, #36]	; 0x24
   5fba4:	ldr	r3, [r5, #72]	; 0x48
   5fba8:	add	r2, r3, #1
   5fbac:	str	r2, [r5, #72]	; 0x48
   5fbb0:	str	r3, [r9, #52]	; 0x34
   5fbb4:	ldr	r3, [sp, #36]	; 0x24
   5fbb8:	cmp	r3, #0
   5fbbc:	beq	5fbf0 <fputs@plt+0x4eb28>
   5fbc0:	mvn	r3, #0
   5fbc4:	str	r3, [sp, #12]
   5fbc8:	ldr	r3, [sp, #36]	; 0x24
   5fbcc:	str	r6, [sp]
   5fbd0:	str	r3, [sp, #8]
   5fbd4:	ldr	r3, [sp, #60]	; 0x3c
   5fbd8:	mov	r2, r8
   5fbdc:	str	r3, [sp, #4]
   5fbe0:	mov	r1, r9
   5fbe4:	ldr	r3, [sp, #56]	; 0x38
   5fbe8:	mov	r0, r5
   5fbec:	bl	558ec <fputs@plt+0x44824>
   5fbf0:	ldr	r3, [sp, #32]
   5fbf4:	cmp	r3, #0
   5fbf8:	beq	5fc60 <fputs@plt+0x4eb98>
   5fbfc:	ldr	r3, [sp, #104]	; 0x68
   5fc00:	mov	r2, r8
   5fc04:	cmp	r3, #0
   5fc08:	moveq	r3, r6
   5fc0c:	addne	r3, r6, #1
   5fc10:	mov	r1, r9
   5fc14:	ldrb	sl, [r3, #25]
   5fc18:	mov	r3, #1
   5fc1c:	str	r3, [sp, #12]
   5fc20:	ldr	r3, [sp, #32]
   5fc24:	str	r6, [sp]
   5fc28:	str	r3, [sp, #8]
   5fc2c:	ldr	r3, [sp, #60]	; 0x3c
   5fc30:	mov	r0, r5
   5fc34:	str	r3, [sp, #4]
   5fc38:	ldr	r3, [sp, #56]	; 0x38
   5fc3c:	bl	558ec <fputs@plt+0x44824>
   5fc40:	ldrb	r3, [r6, #24]
   5fc44:	cmp	r3, #0
   5fc48:	bne	5fc60 <fputs@plt+0x4eb98>
   5fc4c:	sub	sl, sl, #7
   5fc50:	tst	sl, #253	; 0xfd
   5fc54:	beq	5fc60 <fputs@plt+0x4eb98>
   5fc58:	mov	r0, r5
   5fc5c:	bl	16f34 <fputs@plt+0x5e6c>
   5fc60:	str	r4, [r9, #16]
   5fc64:	mov	r1, r9
   5fc68:	mov	r0, r7
   5fc6c:	bl	1e2b4 <fputs@plt+0xd1ec>
   5fc70:	ldr	r1, [sp, #60]	; 0x3c
   5fc74:	mov	r0, r7
   5fc78:	bl	1d524 <fputs@plt+0xc45c>
   5fc7c:	b	5f898 <fputs@plt+0x4e7d0>
   5fc80:	mov	r3, #1
   5fc84:	str	r3, [sp, #12]
   5fc88:	ldr	r3, [sp, #36]	; 0x24
   5fc8c:	str	fp, [sp, #16]
   5fc90:	str	r3, [sp, #8]
   5fc94:	stm	sp, {r4, r9}
   5fc98:	ldr	r3, [sp, #52]	; 0x34
   5fc9c:	mov	r2, r6
   5fca0:	ldr	r1, [sp, #28]
   5fca4:	mov	r0, r5
   5fca8:	bl	330c8 <fputs@plt+0x22000>
   5fcac:	b	5fa74 <fputs@plt+0x4e9ac>
   5fcb0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5fcb4:	sub	sp, sp, #212	; 0xd4
   5fcb8:	str	r3, [sp, #116]	; 0x74
   5fcbc:	mov	r3, #0
   5fcc0:	str	r3, [sp, #160]	; 0xa0
   5fcc4:	str	r3, [sp, #164]	; 0xa4
   5fcc8:	ldr	r3, [r0]
   5fccc:	str	r1, [sp, #88]	; 0x58
   5fcd0:	str	r3, [sp, #60]	; 0x3c
   5fcd4:	ldr	r3, [r0, #68]	; 0x44
   5fcd8:	str	r2, [sp, #48]	; 0x30
   5fcdc:	cmp	r3, #0
   5fce0:	beq	5fd3c <fputs@plt+0x4ec74>
   5fce4:	mov	r3, #0
   5fce8:	str	r3, [sp, #40]	; 0x28
   5fcec:	ldr	r3, [sp, #164]	; 0xa4
   5fcf0:	ldr	r1, [sp, #40]	; 0x28
   5fcf4:	cmp	r3, #0
   5fcf8:	ldr	r0, [sp, #60]	; 0x3c
   5fcfc:	ldrne	r2, [sp, #160]	; 0xa0
   5fd00:	strne	r2, [r3, #496]	; 0x1f0
   5fd04:	movne	r3, #0
   5fd08:	strne	r3, [sp, #164]	; 0xa4
   5fd0c:	bl	1d524 <fputs@plt+0xc45c>
   5fd10:	ldr	r1, [sp, #88]	; 0x58
   5fd14:	ldr	r0, [sp, #60]	; 0x3c
   5fd18:	bl	1e2b4 <fputs@plt+0xd1ec>
   5fd1c:	ldr	r1, [sp, #48]	; 0x30
   5fd20:	ldr	r0, [sp, #60]	; 0x3c
   5fd24:	bl	1e4b4 <fputs@plt+0xd3ec>
   5fd28:	ldr	r1, [sp, #116]	; 0x74
   5fd2c:	ldr	r0, [sp, #60]	; 0x3c
   5fd30:	bl	1e430 <fputs@plt+0xd368>
   5fd34:	add	sp, sp, #212	; 0xd4
   5fd38:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5fd3c:	ldr	r3, [sp, #60]	; 0x3c
   5fd40:	ldrb	r3, [r3, #69]	; 0x45
   5fd44:	cmp	r3, #0
   5fd48:	str	r3, [sp, #92]	; 0x5c
   5fd4c:	bne	5fce4 <fputs@plt+0x4ec1c>
   5fd50:	mov	r4, r0
   5fd54:	bl	5f734 <fputs@plt+0x4e66c>
   5fd58:	subs	r5, r0, #0
   5fd5c:	beq	5fce4 <fputs@plt+0x4ec1c>
   5fd60:	ldr	r1, [r5, #64]	; 0x40
   5fd64:	ldr	r0, [r4]
   5fd68:	bl	17478 <fputs@plt+0x63b0>
   5fd6c:	add	r3, sp, #152	; 0x98
   5fd70:	str	r3, [sp]
   5fd74:	mov	r2, #110	; 0x6e
   5fd78:	ldr	r3, [sp, #48]	; 0x30
   5fd7c:	mov	r1, r5
   5fd80:	mov	sl, r0
   5fd84:	mov	r0, r4
   5fd88:	bl	1bf4c <fputs@plt+0xae84>
   5fd8c:	ldr	r3, [r5, #12]
   5fd90:	mov	r1, r5
   5fd94:	str	r3, [sp, #128]	; 0x80
   5fd98:	str	r0, [sp, #108]	; 0x6c
   5fd9c:	mov	r0, r4
   5fda0:	bl	47f14 <fputs@plt+0x36e4c>
   5fda4:	cmp	r0, #0
   5fda8:	bne	5fce4 <fputs@plt+0x4ec1c>
   5fdac:	ldr	r2, [sp, #152]	; 0x98
   5fdb0:	mov	r1, r5
   5fdb4:	mov	r0, r4
   5fdb8:	bl	3282c <fputs@plt+0x21764>
   5fdbc:	subs	r8, r0, #0
   5fdc0:	bne	5fce4 <fputs@plt+0x4ec1c>
   5fdc4:	ldr	r3, [r4, #72]	; 0x48
   5fdc8:	str	r3, [sp, #72]	; 0x48
   5fdcc:	add	r3, r3, #1
   5fdd0:	str	r3, [r4, #72]	; 0x48
   5fdd4:	str	r3, [sp, #100]	; 0x64
   5fdd8:	ldr	r3, [sp, #88]	; 0x58
   5fddc:	ldr	r2, [sp, #72]	; 0x48
   5fde0:	str	r2, [r3, #52]	; 0x34
   5fde4:	ldrb	r3, [r5, #42]	; 0x2a
   5fde8:	tst	r3, #32
   5fdec:	streq	r8, [sp, #36]	; 0x24
   5fdf0:	beq	5fe00 <fputs@plt+0x4ed38>
   5fdf4:	ldr	r0, [r5, #8]
   5fdf8:	bl	1be1c <fputs@plt+0xad54>
   5fdfc:	str	r0, [sp, #36]	; 0x24
   5fe00:	ldr	r7, [r5, #8]
   5fe04:	ldr	fp, [sp, #72]	; 0x48
   5fe08:	mov	r6, r8
   5fe0c:	cmp	r7, #0
   5fe10:	bne	60224 <fputs@plt+0x4f15c>
   5fe14:	ldrsh	r2, [r5, #34]	; 0x22
   5fe18:	ldr	r0, [sp, #60]	; 0x3c
   5fe1c:	add	r3, r2, r6
   5fe20:	add	r2, r6, #2
   5fe24:	add	r2, r2, r3, lsl #2
   5fe28:	mov	r3, #0
   5fe2c:	bl	1ed14 <fputs@plt+0xdc4c>
   5fe30:	subs	r3, r0, #0
   5fe34:	str	r3, [sp, #40]	; 0x28
   5fe38:	beq	5fce4 <fputs@plt+0x4ec1c>
   5fe3c:	ldrsh	r3, [r5, #34]	; 0x22
   5fe40:	mov	r1, #1
   5fe44:	add	r3, r0, r3, lsl #2
   5fe48:	str	r3, [sp, #132]	; 0x84
   5fe4c:	add	r3, r3, r6, lsl #2
   5fe50:	str	r3, [sp, #44]	; 0x2c
   5fe54:	add	r3, r6, #1
   5fe58:	mov	r2, r3
   5fe5c:	ldr	r0, [sp, #44]	; 0x2c
   5fe60:	str	r3, [sp, #140]	; 0x8c
   5fe64:	bl	10eac <memset@plt>
   5fe68:	ldr	r3, [sp, #44]	; 0x2c
   5fe6c:	mvn	r1, #0
   5fe70:	add	r6, r3, r6
   5fe74:	mov	r3, r8
   5fe78:	strb	r7, [r6, #1]
   5fe7c:	ldrsh	r2, [r5, #34]	; 0x22
   5fe80:	cmp	r3, r2
   5fe84:	blt	6026c <fputs@plt+0x4f1a4>
   5fe88:	add	r6, sp, #176	; 0xb0
   5fe8c:	mov	r2, #32
   5fe90:	mov	r1, #0
   5fe94:	mov	r0, r6
   5fe98:	bl	10eac <memset@plt>
   5fe9c:	ldr	r3, [sp, #88]	; 0x58
   5fea0:	mov	r9, r8
   5fea4:	str	r3, [sp, #180]	; 0xb4
   5fea8:	lsl	r3, sl, #4
   5feac:	str	r3, [sp, #64]	; 0x40
   5feb0:	ldr	r3, [sp, #92]	; 0x5c
   5feb4:	str	r4, [sp, #176]	; 0xb0
   5feb8:	str	r3, [sp, #120]	; 0x78
   5febc:	mov	r3, #0
   5fec0:	str	r3, [sp, #124]	; 0x7c
   5fec4:	str	r6, [sp, #68]	; 0x44
   5fec8:	ldr	r3, [sp, #48]	; 0x30
   5fecc:	ldr	r3, [r3]
   5fed0:	cmp	r9, r3
   5fed4:	blt	6027c <fputs@plt+0x4f1b4>
   5fed8:	ldr	r2, [sp, #120]	; 0x78
   5fedc:	ldr	r3, [sp, #92]	; 0x5c
   5fee0:	ldr	r1, [sp, #88]	; 0x58
   5fee4:	add	r3, r3, r2
   5fee8:	ldrb	r2, [r5, #42]	; 0x2a
   5feec:	uxtb	r3, r3
   5fef0:	str	r3, [sp, #76]	; 0x4c
   5fef4:	mov	r3, #0
   5fef8:	lsr	r2, r2, #4
   5fefc:	uxtb	r2, r2
   5ff00:	and	r2, r2, #1
   5ff04:	rsbs	r2, r2, #0
   5ff08:	rsc	r3, r3, #0
   5ff0c:	strd	r2, [r1, #64]	; 0x40
   5ff10:	ldr	r3, [r4]
   5ff14:	ldr	r3, [r3, #24]
   5ff18:	tst	r3, #524288	; 0x80000
   5ff1c:	ldrne	r3, [r5, #16]
   5ff20:	bne	60448 <fputs@plt+0x4f380>
   5ff24:	str	r8, [sp, #84]	; 0x54
   5ff28:	ldr	r2, [sp, #132]	; 0x84
   5ff2c:	ldr	r3, [r5, #8]
   5ff30:	sub	r0, r2, #4
   5ff34:	ldr	r2, [sp, #44]	; 0x2c
   5ff38:	mov	lr, #0
   5ff3c:	add	r1, r2, #1
   5ff40:	ldr	r2, [sp, #84]	; 0x54
   5ff44:	and	ip, r2, #1
   5ff48:	cmp	r3, #0
   5ff4c:	bne	60494 <fputs@plt+0x4f3cc>
   5ff50:	mov	r0, r4
   5ff54:	bl	283d4 <fputs@plt+0x1730c>
   5ff58:	subs	r6, r0, #0
   5ff5c:	beq	5fcec <fputs@plt+0x4ec24>
   5ff60:	ldrb	r3, [r4, #18]
   5ff64:	mov	r2, sl
   5ff68:	mov	r1, #1
   5ff6c:	cmp	r3, #0
   5ff70:	mov	r0, r4
   5ff74:	ldrbeq	r3, [r6, #89]	; 0x59
   5ff78:	orreq	r3, r3, #4
   5ff7c:	strbeq	r3, [r6, #89]	; 0x59
   5ff80:	bl	4ab8c <fputs@plt+0x39ac4>
   5ff84:	ldrb	r3, [r5, #42]	; 0x2a
   5ff88:	tst	r3, #16
   5ff8c:	bne	60538 <fputs@plt+0x4f470>
   5ff90:	ldr	r3, [sp, #108]	; 0x6c
   5ff94:	ldr	ip, [sp, #92]	; 0x5c
   5ff98:	adds	r3, r3, #0
   5ff9c:	ldr	r0, [sp, #84]	; 0x54
   5ffa0:	movne	r3, #1
   5ffa4:	and	ip, ip, #1
   5ffa8:	and	r0, r0, #1
   5ffac:	orr	ip, r3, ip
   5ffb0:	ldr	r2, [r4, #76]	; 0x4c
   5ffb4:	orrs	ip, r0, ip
   5ffb8:	addne	r8, r2, #3
   5ffbc:	add	r9, r2, #2
   5ffc0:	add	r1, r2, #1
   5ffc4:	ldrshne	r2, [r5, #34]	; 0x22
   5ffc8:	str	r9, [r4, #76]	; 0x4c
   5ffcc:	str	r8, [sp, #144]	; 0x90
   5ffd0:	addne	r2, r2, r9
   5ffd4:	strne	r2, [r4, #76]	; 0x4c
   5ffd8:	ldr	r2, [sp, #76]	; 0x4c
   5ffdc:	mov	r8, r1
   5ffe0:	cmp	r2, #0
   5ffe4:	orrne	r3, r3, #1
   5ffe8:	orrs	r3, r0, r3
   5ffec:	streq	r9, [sp, #80]	; 0x50
   5fff0:	ldrne	r3, [r4, #76]	; 0x4c
   5fff4:	addne	r3, r3, #1
   5fff8:	strne	r3, [r4, #76]	; 0x4c
   5fffc:	ldr	r2, [r4, #76]	; 0x4c
   60000:	strne	r3, [sp, #80]	; 0x50
   60004:	add	r3, r2, #1
   60008:	str	r3, [sp, #136]	; 0x88
   6000c:	ldrsh	r3, [r5, #34]	; 0x22
   60010:	add	r3, r3, r2
   60014:	str	r3, [r4, #76]	; 0x4c
   60018:	ldr	r3, [sp, #128]	; 0x80
   6001c:	cmp	r3, #0
   60020:	beq	6004c <fputs@plt+0x4ef84>
   60024:	ldr	r3, [r5]
   60028:	ldr	r2, [r4, #496]	; 0x1f0
   6002c:	mov	r1, r5
   60030:	str	r2, [sp, #160]	; 0xa0
   60034:	str	r3, [r4, #496]	; 0x1f0
   60038:	ldr	r2, [sp, #116]	; 0x74
   6003c:	mov	r3, fp
   60040:	mov	r0, r4
   60044:	str	r4, [sp, #164]	; 0xa4
   60048:	bl	557f8 <fputs@plt+0x44730>
   6004c:	ldr	r1, [sp, #116]	; 0x74
   60050:	add	r0, sp, #176	; 0xb0
   60054:	bl	31200 <fputs@plt+0x20138>
   60058:	subs	sl, r0, #0
   6005c:	bne	5fcec <fputs@plt+0x4ec24>
   60060:	ldrb	r3, [r5, #42]	; 0x2a
   60064:	tst	r3, #16
   60068:	beq	60664 <fputs@plt+0x4f59c>
   6006c:	ldr	r1, [r5, #56]	; 0x38
   60070:	ldr	r0, [r4]
   60074:	bl	1bfe0 <fputs@plt+0xaf18>
   60078:	ldrsh	r3, [r5, #34]	; 0x22
   6007c:	ldr	r7, [r4, #72]	; 0x48
   60080:	ldr	r6, [r4, #8]
   60084:	add	fp, r3, #2
   60088:	ldr	r3, [sp, #88]	; 0x58
   6008c:	mov	r2, r7
   60090:	mov	r1, #57	; 0x39
   60094:	ldr	r3, [r3, #52]	; 0x34
   60098:	str	r3, [sp, #52]	; 0x34
   6009c:	add	r3, r7, #1
   600a0:	str	r3, [r4, #72]	; 0x48
   600a4:	mov	r3, fp
   600a8:	str	r0, [sp, #68]	; 0x44
   600ac:	mov	r0, r6
   600b0:	bl	2883c <fputs@plt+0x17774>
   600b4:	ldr	r8, [r4, #76]	; 0x4c
   600b8:	ldr	r2, [sp, #116]	; 0x74
   600bc:	add	r3, fp, r8
   600c0:	str	r3, [sp, #72]	; 0x48
   600c4:	add	r3, r3, #2
   600c8:	str	r3, [r4, #76]	; 0x4c
   600cc:	str	r3, [sp, #56]	; 0x38
   600d0:	mov	r3, #4
   600d4:	str	r3, [sp, #4]
   600d8:	str	sl, [sp, #8]
   600dc:	mov	r3, sl
   600e0:	str	sl, [sp]
   600e4:	ldr	r1, [sp, #88]	; 0x58
   600e8:	str	r0, [sp, #36]	; 0x24
   600ec:	mov	r0, r4
   600f0:	bl	4b1b0 <fputs@plt+0x3a0e8>
   600f4:	subs	r3, r0, #0
   600f8:	str	r3, [sp, #44]	; 0x2c
   600fc:	beq	5fcec <fputs@plt+0x4ec24>
   60100:	add	r3, r8, #1
   60104:	ldr	r2, [sp, #52]	; 0x34
   60108:	mov	r1, #103	; 0x67
   6010c:	mov	r0, r6
   60110:	str	r3, [sp, #64]	; 0x40
   60114:	bl	2883c <fputs@plt+0x17774>
   60118:	ldr	r3, [sp, #124]	; 0x7c
   6011c:	cmp	r3, #0
   60120:	add	r3, r8, #2
   60124:	beq	6054c <fputs@plt+0x4f484>
   60128:	mov	r2, r3
   6012c:	ldr	r1, [sp, #124]	; 0x7c
   60130:	mov	r0, r4
   60134:	bl	510e0 <fputs@plt+0x40018>
   60138:	add	r9, r8, #3
   6013c:	ldrsh	r3, [r5, #34]	; 0x22
   60140:	cmp	sl, r3
   60144:	blt	60560 <fputs@plt+0x4f498>
   60148:	ldr	r2, [sp, #44]	; 0x2c
   6014c:	add	r3, sp, #168	; 0xa8
   60150:	ldr	r0, [r2, #60]!	; 0x3c
   60154:	ldr	r1, [r2, #4]
   60158:	stmia	r3!, {r0, r1}
   6015c:	ldr	r3, [sp, #44]	; 0x2c
   60160:	ldrb	sl, [r3, #40]	; 0x28
   60164:	cmp	sl, #0
   60168:	beq	605b8 <fputs@plt+0x4f4f0>
   6016c:	ldr	r1, [sp, #36]	; 0x24
   60170:	mov	r0, r6
   60174:	bl	248ac <fputs@plt+0x137e4>
   60178:	ldr	r3, [r4, #416]	; 0x1a0
   6017c:	cmp	r3, #0
   60180:	strbeq	r3, [r4, #20]
   60184:	mov	r1, r5
   60188:	mov	r0, r4
   6018c:	bl	3a348 <fputs@plt+0x29280>
   60190:	mvn	r3, #9
   60194:	str	r3, [sp, #8]
   60198:	ldr	r3, [sp, #68]	; 0x44
   6019c:	mov	r2, #0
   601a0:	str	r3, [sp, #4]
   601a4:	ldr	r3, [sp, #64]	; 0x40
   601a8:	mov	r1, #12
   601ac:	str	r3, [sp]
   601b0:	mov	r0, r6
   601b4:	mov	r3, fp
   601b8:	bl	28464 <fputs@plt+0x1739c>
   601bc:	ldr	r3, [sp, #248]	; 0xf8
   601c0:	mov	r0, r6
   601c4:	cmp	r3, #10
   601c8:	moveq	r3, #2
   601cc:	str	r3, [sp, #248]	; 0xf8
   601d0:	ldrb	r1, [sp, #248]	; 0xf8
   601d4:	bl	1b1a0 <fputs@plt+0xa0d8>
   601d8:	mov	r0, r4
   601dc:	bl	16f34 <fputs@plt+0x5e6c>
   601e0:	cmp	sl, #0
   601e4:	bne	60658 <fputs@plt+0x4f590>
   601e8:	ldr	r3, [sp, #36]	; 0x24
   601ec:	mov	r2, r7
   601f0:	add	r3, r3, #1
   601f4:	mov	r1, #7
   601f8:	mov	r0, r6
   601fc:	bl	2883c <fputs@plt+0x17774>
   60200:	ldr	r1, [sp, #36]	; 0x24
   60204:	mov	r0, r6
   60208:	bl	1d4a4 <fputs@plt+0xc3dc>
   6020c:	mov	r3, sl
   60210:	mov	r2, r7
   60214:	mov	r1, #61	; 0x3d
   60218:	mov	r0, r6
   6021c:	bl	2883c <fputs@plt+0x17774>
   60220:	b	5fcec <fputs@plt+0x4ec24>
   60224:	ldrb	r3, [r7, #55]	; 0x37
   60228:	ldr	r2, [sp, #36]	; 0x24
   6022c:	ldr	r7, [r7, #20]
   60230:	cmp	r2, #0
   60234:	and	r3, r3, #3
   60238:	sub	r3, r3, #2
   6023c:	clz	r3, r3
   60240:	lsr	r3, r3, #5
   60244:	moveq	r3, #0
   60248:	cmp	r3, #0
   6024c:	ldr	r3, [r4, #72]	; 0x48
   60250:	ldrne	r2, [sp, #88]	; 0x58
   60254:	movne	fp, r3
   60258:	add	r3, r3, #1
   6025c:	strne	fp, [r2, #52]	; 0x34
   60260:	add	r6, r6, #1
   60264:	str	r3, [r4, #72]	; 0x48
   60268:	b	5fe0c <fputs@plt+0x4ed44>
   6026c:	ldr	r0, [sp, #40]	; 0x28
   60270:	str	r1, [r0, r3, lsl #2]
   60274:	add	r3, r3, #1
   60278:	b	5fe80 <fputs@plt+0x4edb8>
   6027c:	mov	r3, #20
   60280:	ldr	r0, [sp, #68]	; 0x44
   60284:	mul	r7, r3, r9
   60288:	ldr	r3, [sp, #48]	; 0x30
   6028c:	ldr	r3, [r3, #4]
   60290:	ldr	r1, [r3, r7]
   60294:	bl	31200 <fputs@plt+0x20138>
   60298:	subs	r6, r0, #0
   6029c:	bne	5fcec <fputs@plt+0x4ec24>
   602a0:	ldrsh	r3, [r5, #34]	; 0x22
   602a4:	str	r3, [sp, #52]	; 0x34
   602a8:	ldr	r3, [sp, #52]	; 0x34
   602ac:	cmp	r6, r3
   602b0:	blt	602e8 <fputs@plt+0x4f220>
   602b4:	ldr	r3, [sp, #36]	; 0x24
   602b8:	cmp	r3, #0
   602bc:	ldr	r3, [sp, #48]	; 0x30
   602c0:	ldr	r6, [r3, #4]
   602c4:	beq	603c4 <fputs@plt+0x4f2fc>
   602c8:	add	r7, r6, r7
   602cc:	ldr	r1, [pc, #3880]	; 611fc <fputs@plt+0x50134>
   602d0:	ldr	r2, [r7, #4]
   602d4:	mov	r0, r4
   602d8:	bl	30e04 <fputs@plt+0x1fd3c>
   602dc:	mov	r3, #1
   602e0:	strb	r3, [r4, #17]
   602e4:	b	5fcec <fputs@plt+0x4ec24>
   602e8:	ldr	r2, [r5, #4]
   602ec:	add	r3, r2, r6, lsl #4
   602f0:	str	r3, [sp, #56]	; 0x38
   602f4:	ldr	r3, [sp, #48]	; 0x30
   602f8:	ldr	r0, [r2, r6, lsl #4]
   602fc:	ldr	r3, [r3, #4]
   60300:	add	r3, r3, r7
   60304:	str	r3, [sp, #76]	; 0x4c
   60308:	ldr	r1, [r3, #4]
   6030c:	bl	1407c <fputs@plt+0x2fb4>
   60310:	ldr	r3, [sp, #76]	; 0x4c
   60314:	cmp	r0, #0
   60318:	bne	603bc <fputs@plt+0x4f2f4>
   6031c:	ldrsh	r2, [r5, #32]
   60320:	cmp	r6, r2
   60324:	bne	60394 <fputs@plt+0x4f2cc>
   60328:	ldr	r3, [r3]
   6032c:	str	r3, [sp, #124]	; 0x7c
   60330:	mov	r3, #1
   60334:	str	r3, [sp, #120]	; 0x78
   60338:	ldr	r3, [sp, #40]	; 0x28
   6033c:	str	r9, [r3, r6, lsl #2]
   60340:	ldr	r1, [sp, #60]	; 0x3c
   60344:	cmn	r6, #1
   60348:	ldr	r0, [sp, #64]	; 0x40
   6034c:	ldr	r1, [r1, #16]
   60350:	ldrne	r3, [r5, #4]
   60354:	ldr	r2, [r5]
   60358:	ldr	r1, [r1, r0]
   6035c:	ldrne	r3, [r3, r6, lsl #4]
   60360:	ldreq	r3, [pc, #3736]	; 61200 <fputs@plt+0x50138>
   60364:	str	r1, [sp]
   60368:	mov	r0, r4
   6036c:	mov	r1, #23
   60370:	bl	30ec0 <fputs@plt+0x1fdf8>
   60374:	cmp	r0, #1
   60378:	beq	5fcec <fputs@plt+0x4ec24>
   6037c:	cmp	r0, #2
   60380:	mvneq	r3, #0
   60384:	ldreq	r2, [sp, #40]	; 0x28
   60388:	add	r9, r9, #1
   6038c:	streq	r3, [r2, r6, lsl #2]
   60390:	b	5fec8 <fputs@plt+0x4ee00>
   60394:	ldr	r3, [sp, #36]	; 0x24
   60398:	cmp	r3, #0
   6039c:	beq	60338 <fputs@plt+0x4f270>
   603a0:	ldr	r3, [sp, #56]	; 0x38
   603a4:	ldrb	r3, [r3, #15]
   603a8:	tst	r3, #1
   603ac:	ldr	r3, [sp, #92]	; 0x5c
   603b0:	movne	r3, #1
   603b4:	str	r3, [sp, #92]	; 0x5c
   603b8:	b	60338 <fputs@plt+0x4f270>
   603bc:	add	r6, r6, #1
   603c0:	b	602a8 <fputs@plt+0x4f1e0>
   603c4:	add	r3, r6, r7
   603c8:	ldr	r0, [r3, #4]
   603cc:	bl	1bb78 <fputs@plt+0xaab0>
   603d0:	cmp	r0, #0
   603d4:	beq	602c8 <fputs@plt+0x4f200>
   603d8:	ldr	r3, [r6, r7]
   603dc:	mvn	r6, #0
   603e0:	str	r3, [sp, #124]	; 0x7c
   603e4:	mov	r3, #1
   603e8:	str	r3, [sp, #120]	; 0x78
   603ec:	b	60340 <fputs@plt+0x4f278>
   603f0:	ldr	lr, [r1, #36]	; 0x24
   603f4:	ldr	r0, [sp, #40]	; 0x28
   603f8:	ldr	r0, [r0, lr, lsl #2]
   603fc:	cmp	r0, #0
   60400:	blt	60410 <fputs@plt+0x4f348>
   60404:	mov	r3, #1
   60408:	str	r3, [sp, #84]	; 0x54
   6040c:	b	5ff28 <fputs@plt+0x4ee60>
   60410:	ldrsh	r0, [r5, #32]
   60414:	ldr	r6, [sp, #76]	; 0x4c
   60418:	add	r1, r1, #8
   6041c:	cmp	r6, #0
   60420:	sub	r0, r0, lr
   60424:	clz	r0, r0
   60428:	lsr	r0, r0, #5
   6042c:	moveq	r0, #0
   60430:	cmp	r0, #0
   60434:	bne	60404 <fputs@plt+0x4f33c>
   60438:	add	r2, r2, #1
   6043c:	cmp	r2, ip
   60440:	blt	603f0 <fputs@plt+0x4f328>
   60444:	ldr	r3, [r3, #4]
   60448:	cmp	r3, #0
   6044c:	ldrne	ip, [r3, #20]
   60450:	movne	r1, r3
   60454:	movne	r2, r8
   60458:	bne	6043c <fputs@plt+0x4f374>
   6045c:	mov	r0, r5
   60460:	bl	173a8 <fputs@plt+0x62e0>
   60464:	mov	r6, r0
   60468:	cmp	r6, #0
   6046c:	beq	5ff24 <fputs@plt+0x4ee5c>
   60470:	ldr	r3, [sp, #76]	; 0x4c
   60474:	ldr	r2, [sp, #40]	; 0x28
   60478:	mov	r1, r6
   6047c:	mov	r0, r5
   60480:	bl	173b8 <fputs@plt+0x62f0>
   60484:	cmp	r0, #0
   60488:	bne	60404 <fputs@plt+0x4f33c>
   6048c:	ldr	r6, [r6, #12]
   60490:	b	60468 <fputs@plt+0x4f3a0>
   60494:	ldr	r2, [sp, #76]	; 0x4c
   60498:	cmp	r2, #0
   6049c:	moveq	r2, ip
   604a0:	orrne	r2, ip, #1
   604a4:	cmp	r2, #0
   604a8:	bne	604d8 <fputs@plt+0x4f410>
   604ac:	ldr	r2, [sp, #36]	; 0x24
   604b0:	ldr	r6, [r3, #36]	; 0x24
   604b4:	sub	r2, r3, r2
   604b8:	clz	r2, r2
   604bc:	lsr	r2, r2, #5
   604c0:	cmp	r6, #0
   604c4:	orrne	r2, r2, #1
   604c8:	cmp	r2, #0
   604cc:	moveq	r2, r8
   604d0:	ldrheq	r6, [r3, #50]	; 0x32
   604d4:	beq	6052c <fputs@plt+0x4f464>
   604d8:	ldr	r2, [r4, #76]	; 0x4c
   604dc:	add	r2, r2, #1
   604e0:	cmp	r2, #0
   604e4:	str	r2, [r4, #76]	; 0x4c
   604e8:	bne	604f4 <fputs@plt+0x4f42c>
   604ec:	mov	r2, r8
   604f0:	strb	lr, [r1]
   604f4:	str	r2, [r0, #4]!
   604f8:	ldr	r3, [r3, #20]
   604fc:	add	r1, r1, #1
   60500:	b	5ff48 <fputs@plt+0x4ee80>
   60504:	ldr	r9, [r3, #4]
   60508:	lsl	r7, r2, #1
   6050c:	ldrsh	r7, [r9, r7]
   60510:	cmp	r7, #0
   60514:	blt	604d8 <fputs@plt+0x4f410>
   60518:	ldr	r9, [sp, #40]	; 0x28
   6051c:	ldr	r7, [r9, r7, lsl #2]
   60520:	cmp	r7, #0
   60524:	bge	604d8 <fputs@plt+0x4f410>
   60528:	add	r2, r2, #1
   6052c:	cmp	r2, r6
   60530:	blt	60504 <fputs@plt+0x4f43c>
   60534:	b	604ec <fputs@plt+0x4f424>
   60538:	str	r8, [sp, #144]	; 0x90
   6053c:	str	r8, [sp, #136]	; 0x88
   60540:	str	r8, [sp, #80]	; 0x50
   60544:	mov	r9, r8
   60548:	b	60018 <fputs@plt+0x4ef50>
   6054c:	ldr	r2, [sp, #52]	; 0x34
   60550:	mov	r1, #103	; 0x67
   60554:	mov	r0, r6
   60558:	bl	2883c <fputs@plt+0x17774>
   6055c:	b	60138 <fputs@plt+0x4f070>
   60560:	ldr	r3, [sp, #40]	; 0x28
   60564:	ldr	r3, [r3, sl, lsl #2]
   60568:	cmp	r3, #0
   6056c:	blt	6059c <fputs@plt+0x4f4d4>
   60570:	ldr	r2, [sp, #48]	; 0x30
   60574:	mov	r0, r4
   60578:	ldr	r1, [r2, #4]
   6057c:	mov	r2, #20
   60580:	mul	r3, r2, r3
   60584:	mov	r2, r9
   60588:	ldr	r1, [r1, r3]
   6058c:	bl	510e0 <fputs@plt+0x40018>
   60590:	add	sl, sl, #1
   60594:	add	r9, r9, #1
   60598:	b	6013c <fputs@plt+0x4f074>
   6059c:	str	r9, [sp]
   605a0:	mov	r3, sl
   605a4:	ldr	r2, [sp, #52]	; 0x34
   605a8:	mov	r1, #153	; 0x99
   605ac:	mov	r0, r6
   605b0:	bl	28344 <fputs@plt+0x1727c>
   605b4:	b	60590 <fputs@plt+0x4f4c8>
   605b8:	ldr	r3, [sp, #72]	; 0x48
   605bc:	ldr	r2, [sp, #64]	; 0x40
   605c0:	add	r9, r3, #1
   605c4:	str	r9, [sp]
   605c8:	mov	r3, fp
   605cc:	mov	r1, #49	; 0x31
   605d0:	mov	r0, r6
   605d4:	bl	28344 <fputs@plt+0x1727c>
   605d8:	ldr	r3, [sp, #56]	; 0x38
   605dc:	mov	r2, r7
   605e0:	mov	r1, #74	; 0x4a
   605e4:	mov	r0, r6
   605e8:	bl	2883c <fputs@plt+0x17774>
   605ec:	ldr	r3, [sp, #56]	; 0x38
   605f0:	mov	r2, r7
   605f4:	mov	r1, #75	; 0x4b
   605f8:	str	r3, [sp]
   605fc:	mov	r0, r6
   60600:	mov	r3, r9
   60604:	bl	28344 <fputs@plt+0x1727c>
   60608:	ldr	r0, [sp, #44]	; 0x2c
   6060c:	bl	28dd8 <fputs@plt+0x17d10>
   60610:	mov	r2, r7
   60614:	mov	r1, #108	; 0x6c
   60618:	mov	r0, r6
   6061c:	bl	287d8 <fputs@plt+0x17710>
   60620:	mov	r9, sl
   60624:	add	r8, r8, #1
   60628:	str	r0, [sp, #36]	; 0x24
   6062c:	cmp	fp, r9
   60630:	ble	60184 <fputs@plt+0x4f0bc>
   60634:	add	r3, r8, r9
   60638:	str	r3, [sp]
   6063c:	mov	r2, r7
   60640:	mov	r3, r9
   60644:	mov	r1, #47	; 0x2f
   60648:	mov	r0, r6
   6064c:	bl	28344 <fputs@plt+0x1727c>
   60650:	add	r9, r9, #1
   60654:	b	6062c <fputs@plt+0x4f564>
   60658:	ldr	r0, [sp, #44]	; 0x2c
   6065c:	bl	28dd8 <fputs@plt+0x17d10>
   60660:	b	5fcec <fputs@plt+0x4ec24>
   60664:	tst	r3, #32
   60668:	bne	60878 <fputs@plt+0x4f7b0>
   6066c:	mov	r3, r8
   60670:	mov	r2, sl
   60674:	mov	r1, #25
   60678:	str	r9, [sp]
   6067c:	mov	r0, r6
   60680:	bl	28344 <fputs@plt+0x1727c>
   60684:	ldr	r3, [sp, #100]	; 0x64
   60688:	str	sl, [sp]
   6068c:	str	r3, [sp, #8]
   60690:	mov	r3, #4
   60694:	str	r3, [sp, #4]
   60698:	ldr	r2, [sp, #116]	; 0x74
   6069c:	mov	r3, sl
   606a0:	ldr	r1, [sp, #88]	; 0x58
   606a4:	mov	r0, r4
   606a8:	bl	4b1b0 <fputs@plt+0x3a0e8>
   606ac:	subs	r7, r0, #0
   606b0:	beq	5fcec <fputs@plt+0x4ec24>
   606b4:	mov	r2, r7
   606b8:	add	r3, sp, #168	; 0xa8
   606bc:	ldr	r0, [r2, #60]!	; 0x3c
   606c0:	ldr	r1, [r2, #4]
   606c4:	mov	r2, fp
   606c8:	stmia	r3!, {r0, r1}
   606cc:	ldrb	r3, [r7, #40]	; 0x28
   606d0:	mov	r1, #103	; 0x67
   606d4:	mov	r0, r6
   606d8:	str	r3, [sp, #64]	; 0x40
   606dc:	mov	r3, r9
   606e0:	bl	2883c <fputs@plt+0x17774>
   606e4:	ldr	r3, [sp, #64]	; 0x40
   606e8:	cmp	r3, #0
   606ec:	bne	60704 <fputs@plt+0x4f63c>
   606f0:	mov	r3, r9
   606f4:	mov	r2, r8
   606f8:	mov	r1, #129	; 0x81
   606fc:	mov	r0, r6
   60700:	bl	2883c <fputs@plt+0x17774>
   60704:	mov	r0, r7
   60708:	bl	28dd8 <fputs@plt+0x17d10>
   6070c:	str	sl, [sp, #56]	; 0x38
   60710:	str	sl, [sp, #68]	; 0x44
   60714:	str	sl, [sp, #96]	; 0x60
   60718:	ldr	r3, [sp, #60]	; 0x3c
   6071c:	ldr	r3, [r3, #24]
   60720:	ands	r3, r3, #128	; 0x80
   60724:	str	r3, [sp, #104]	; 0x68
   60728:	beq	60758 <fputs@plt+0x4f690>
   6072c:	ldr	r2, [r4, #420]	; 0x1a4
   60730:	cmp	r2, #0
   60734:	strne	sl, [sp, #104]	; 0x68
   60738:	bne	60758 <fputs@plt+0x4f690>
   6073c:	ldr	r3, [r4, #76]	; 0x4c
   60740:	mov	r1, #22
   60744:	add	r3, r3, #1
   60748:	str	r3, [r4, #76]	; 0x4c
   6074c:	mov	r0, r6
   60750:	str	r3, [sp, #104]	; 0x68
   60754:	bl	2883c <fputs@plt+0x17774>
   60758:	ldr	r0, [r6, #24]
   6075c:	bl	2823c <fputs@plt+0x17174>
   60760:	ldr	r3, [sp, #128]	; 0x80
   60764:	cmp	r3, #0
   60768:	str	r0, [sp, #112]	; 0x70
   6076c:	bne	60d4c <fputs@plt+0x4fc84>
   60770:	ldr	r3, [sp, #248]	; 0xf8
   60774:	cmp	r3, #5
   60778:	ldrne	r3, [r5, #8]
   6077c:	bne	60a14 <fputs@plt+0x4f94c>
   60780:	ldr	r2, [sp, #140]	; 0x8c
   60784:	mov	r1, #1
   60788:	ldr	r0, [sp, #44]	; 0x2c
   6078c:	bl	10eac <memset@plt>
   60790:	ldr	r3, [sp, #64]	; 0x40
   60794:	cmp	r3, #0
   60798:	beq	611c8 <fputs@plt+0x50100>
   6079c:	ldr	r3, [sp, #168]	; 0xa8
   607a0:	cmp	r3, #0
   607a4:	ldrge	r2, [sp, #72]	; 0x48
   607a8:	ldrge	r1, [sp, #44]	; 0x2c
   607ac:	subge	r3, r3, r2
   607b0:	movge	r2, #0
   607b4:	strbge	r2, [r1, r3]
   607b8:	ldr	r2, [sp, #172]	; 0xac
   607bc:	mov	r3, #0
   607c0:	cmp	r2, #0
   607c4:	strlt	r3, [sp, #12]
   607c8:	strlt	r3, [sp, #8]
   607cc:	ldrlt	r2, [sp, #44]	; 0x2c
   607d0:	blt	607f0 <fputs@plt+0x4f728>
   607d4:	ldr	r1, [sp, #72]	; 0x48
   607d8:	sub	r2, r2, r1
   607dc:	ldr	r1, [sp, #44]	; 0x2c
   607e0:	strb	r3, [r1, r2]
   607e4:	mov	r2, r1
   607e8:	str	r3, [sp, #12]
   607ec:	str	r3, [sp, #8]
   607f0:	str	r2, [sp, #4]
   607f4:	ldr	r2, [sp, #72]	; 0x48
   607f8:	mov	r1, r5
   607fc:	str	r2, [sp]
   60800:	mov	r0, r4
   60804:	mov	r2, #55	; 0x37
   60808:	bl	32f4c <fputs@plt+0x21e84>
   6080c:	ldr	r3, [sp, #72]	; 0x48
   60810:	ldr	r2, [sp, #44]	; 0x2c
   60814:	sub	r3, fp, r3
   60818:	ldrb	r3, [r2, r3]
   6081c:	cmp	r3, #0
   60820:	beq	60848 <fputs@plt+0x4f780>
   60824:	ldr	r3, [sp, #68]	; 0x44
   60828:	mov	r2, fp
   6082c:	str	r3, [sp, #4]
   60830:	ldr	r3, [sp, #56]	; 0x38
   60834:	mov	r1, #68	; 0x44
   60838:	str	r3, [sp]
   6083c:	mov	r0, r6
   60840:	ldr	r3, [sp, #112]	; 0x70
   60844:	bl	2842c <fputs@plt+0x17364>
   60848:	ldr	r1, [sp, #36]	; 0x24
   6084c:	ldr	r3, [sp, #112]	; 0x70
   60850:	cmp	r1, #0
   60854:	ldr	r2, [sp, #56]	; 0x38
   60858:	mov	r1, #76	; 0x4c
   6085c:	moveq	r2, r9
   60860:	mov	r0, r6
   60864:	bl	2883c <fputs@plt+0x17774>
   60868:	ldr	r3, [sp, #112]	; 0x70
   6086c:	str	r3, [sp, #52]	; 0x34
   60870:	str	sl, [sp, #140]	; 0x8c
   60874:	b	60dc0 <fputs@plt+0x4fcf8>
   60878:	ldr	r7, [r4, #76]	; 0x4c
   6087c:	mov	r2, sl
   60880:	add	r3, r7, #1
   60884:	str	r3, [sp, #56]	; 0x38
   60888:	ldr	r3, [sp, #36]	; 0x24
   6088c:	mov	r1, #25
   60890:	mov	r0, r6
   60894:	ldrsh	r3, [r3, #50]	; 0x32
   60898:	add	r7, r7, r3
   6089c:	str	r3, [sp, #68]	; 0x44
   608a0:	add	r3, r7, #1
   608a4:	str	r3, [sp, #52]	; 0x34
   608a8:	str	r3, [r4, #76]	; 0x4c
   608ac:	ldr	r3, [r4, #72]	; 0x48
   608b0:	str	r3, [sp, #96]	; 0x60
   608b4:	add	r3, r3, #1
   608b8:	str	r3, [r4, #72]	; 0x48
   608bc:	ldr	r3, [sp, #56]	; 0x38
   608c0:	bl	2883c <fputs@plt+0x17774>
   608c4:	ldr	r3, [sp, #68]	; 0x44
   608c8:	ldr	r2, [sp, #96]	; 0x60
   608cc:	mov	r1, #57	; 0x39
   608d0:	mov	r0, r6
   608d4:	bl	2883c <fputs@plt+0x17774>
   608d8:	ldr	r1, [sp, #36]	; 0x24
   608dc:	str	r0, [sp, #112]	; 0x70
   608e0:	mov	r0, r4
   608e4:	bl	32e78 <fputs@plt+0x21db0>
   608e8:	ldr	r3, [sp, #100]	; 0x64
   608ec:	str	sl, [sp]
   608f0:	str	r3, [sp, #8]
   608f4:	mov	r3, #4
   608f8:	str	r3, [sp, #4]
   608fc:	ldr	r2, [sp, #116]	; 0x74
   60900:	mov	r3, sl
   60904:	ldr	r1, [sp, #88]	; 0x58
   60908:	mov	r0, r4
   6090c:	bl	4b1b0 <fputs@plt+0x3a0e8>
   60910:	subs	r3, r0, #0
   60914:	str	r3, [sp, #104]	; 0x68
   60918:	beq	5fcec <fputs@plt+0x4ec24>
   6091c:	mov	r2, r3
   60920:	add	r3, sp, #168	; 0xa8
   60924:	ldr	r0, [r2, #60]!	; 0x3c
   60928:	mov	r7, sl
   6092c:	ldr	r1, [r2, #4]
   60930:	stmia	r3!, {r0, r1}
   60934:	ldr	r3, [sp, #104]	; 0x68
   60938:	ldrb	r3, [r3, #40]	; 0x28
   6093c:	str	r3, [sp, #64]	; 0x40
   60940:	ldr	r3, [sp, #56]	; 0x38
   60944:	str	r3, [sp, #148]	; 0x94
   60948:	ldr	r3, [sp, #68]	; 0x44
   6094c:	cmp	r7, r3
   60950:	blt	60978 <fputs@plt+0x4f8b0>
   60954:	ldr	r3, [sp, #64]	; 0x40
   60958:	cmp	r3, #0
   6095c:	beq	609ac <fputs@plt+0x4f8e4>
   60960:	ldr	r1, [sp, #112]	; 0x70
   60964:	mov	r0, r6
   60968:	bl	248ac <fputs@plt+0x137e4>
   6096c:	ldr	r0, [sp, #104]	; 0x68
   60970:	bl	28dd8 <fputs@plt+0x17d10>
   60974:	b	60718 <fputs@plt+0x4f650>
   60978:	ldr	r3, [sp, #36]	; 0x24
   6097c:	mov	r1, r5
   60980:	mov	r0, r6
   60984:	ldr	r2, [r3, #4]
   60988:	lsl	r3, r7, #1
   6098c:	ldrsh	r3, [r2, r3]
   60990:	ldr	r2, [sp, #148]	; 0x94
   60994:	add	r2, r2, r7
   60998:	str	r2, [sp]
   6099c:	mov	r2, fp
   609a0:	bl	38e68 <fputs@plt+0x27da0>
   609a4:	add	r7, r7, #1
   609a8:	b	60948 <fputs@plt+0x4f880>
   609ac:	ldr	r1, [sp, #36]	; 0x24
   609b0:	ldr	r0, [sp, #60]	; 0x3c
   609b4:	bl	20560 <fputs@plt+0xf498>
   609b8:	ldr	r3, [sp, #68]	; 0x44
   609bc:	ldr	r2, [sp, #56]	; 0x38
   609c0:	mov	r1, #49	; 0x31
   609c4:	stmib	sp, {r0, r3}
   609c8:	ldr	r3, [sp, #52]	; 0x34
   609cc:	mov	r0, r6
   609d0:	str	r3, [sp]
   609d4:	ldr	r3, [sp, #68]	; 0x44
   609d8:	bl	28464 <fputs@plt+0x1739c>
   609dc:	ldr	r3, [sp, #52]	; 0x34
   609e0:	ldr	r2, [sp, #96]	; 0x60
   609e4:	mov	r1, #110	; 0x6e
   609e8:	mov	r0, r6
   609ec:	bl	2883c <fputs@plt+0x17774>
   609f0:	ldr	r3, [sp, #52]	; 0x34
   609f4:	str	r3, [sp, #56]	; 0x38
   609f8:	ldr	r3, [sp, #64]	; 0x40
   609fc:	str	r3, [sp, #68]	; 0x44
   60a00:	b	6096c <fputs@plt+0x4f8a4>
   60a04:	ldrb	r2, [r3, #54]	; 0x36
   60a08:	cmp	r2, #5
   60a0c:	beq	60780 <fputs@plt+0x4f6b8>
   60a10:	ldr	r3, [r3, #20]
   60a14:	cmp	r3, #0
   60a18:	bne	60a04 <fputs@plt+0x4f93c>
   60a1c:	b	60790 <fputs@plt+0x4f6c8>
   60a20:	ldr	r3, [sp, #112]	; 0x70
   60a24:	mov	r2, r8
   60a28:	str	r9, [sp]
   60a2c:	mov	r1, #130	; 0x82
   60a30:	mov	r0, r6
   60a34:	bl	28344 <fputs@plt+0x1727c>
   60a38:	str	r9, [sp]
   60a3c:	mov	r2, fp
   60a40:	mov	r1, #70	; 0x46
   60a44:	str	r0, [sp, #52]	; 0x34
   60a48:	mov	r3, r0
   60a4c:	mov	r0, r6
   60a50:	bl	28344 <fputs@plt+0x1727c>
   60a54:	b	60870 <fputs@plt+0x4f7a8>
   60a58:	ldr	r3, [sp, #84]	; 0x54
   60a5c:	cmp	r3, #0
   60a60:	ldreq	r7, [sp, #84]	; 0x54
   60a64:	beq	60a88 <fputs@plt+0x4f9c0>
   60a68:	ldr	r3, [r4]
   60a6c:	ldr	r7, [r3, #24]
   60a70:	ands	r7, r7, #524288	; 0x80000
   60a74:	beq	60a88 <fputs@plt+0x4f9c0>
   60a78:	mov	r1, r5
   60a7c:	mov	r0, r4
   60a80:	bl	32ae0 <fputs@plt+0x21a18>
   60a84:	mov	r7, r0
   60a88:	ldr	r3, [sp, #248]	; 0xf8
   60a8c:	str	r5, [sp, #4]
   60a90:	str	r3, [sp, #8]
   60a94:	mov	r3, #3
   60a98:	str	r3, [sp]
   60a9c:	ldr	r2, [sp, #48]	; 0x30
   60aa0:	mov	r3, #0
   60aa4:	ldr	r1, [sp, #108]	; 0x6c
   60aa8:	mov	r0, r4
   60aac:	bl	6166c <fputs@plt+0x505a4>
   60ab0:	mov	r8, sl
   60ab4:	orr	r7, r7, r0
   60ab8:	ldrsh	r3, [r5, #34]	; 0x22
   60abc:	cmp	r8, r3
   60ac0:	blt	60afc <fputs@plt+0x4fa34>
   60ac4:	ldr	r3, [sp, #120]	; 0x78
   60ac8:	ldr	r2, [sp, #36]	; 0x24
   60acc:	eor	r3, r3, #1
   60ad0:	cmp	r2, #0
   60ad4:	movne	r3, #0
   60ad8:	andeq	r3, r3, #1
   60adc:	cmp	r3, #0
   60ae0:	beq	60e18 <fputs@plt+0x4fd50>
   60ae4:	ldr	r3, [sp, #80]	; 0x50
   60ae8:	mov	r2, r9
   60aec:	mov	r1, #30
   60af0:	mov	r0, r6
   60af4:	bl	2883c <fputs@plt+0x17774>
   60af8:	b	60e18 <fputs@plt+0x4fd50>
   60afc:	cmn	r7, #1
   60b00:	beq	60b2c <fputs@plt+0x4fa64>
   60b04:	cmp	r8, #31
   60b08:	bgt	60b18 <fputs@plt+0x4fa50>
   60b0c:	mov	r3, #1
   60b10:	ands	r3, r7, r3, lsl r8
   60b14:	bne	60b2c <fputs@plt+0x4fa64>
   60b18:	ldr	r3, [r5, #4]
   60b1c:	add	r3, r3, r8, lsl #4
   60b20:	ldrb	r3, [r3, #15]
   60b24:	tst	r3, #1
   60b28:	beq	60b54 <fputs@plt+0x4fa8c>
   60b2c:	ldr	r3, [sp, #144]	; 0x90
   60b30:	mov	r2, fp
   60b34:	add	r3, r3, r8
   60b38:	str	r3, [sp]
   60b3c:	mov	r1, r5
   60b40:	mov	r3, r8
   60b44:	mov	r0, r6
   60b48:	bl	38e68 <fputs@plt+0x27da0>
   60b4c:	add	r8, r8, #1
   60b50:	b	60ab8 <fputs@plt+0x4f9f0>
   60b54:	ldr	r3, [sp, #144]	; 0x90
   60b58:	mov	r2, #0
   60b5c:	add	r3, r3, r8
   60b60:	mov	r1, #25
   60b64:	mov	r0, r6
   60b68:	bl	2883c <fputs@plt+0x17774>
   60b6c:	b	60b4c <fputs@plt+0x4fa84>
   60b70:	ldrsh	r3, [r5, #32]
   60b74:	cmp	r7, r3
   60b78:	bne	60b94 <fputs@plt+0x4facc>
   60b7c:	mov	r3, r8
   60b80:	mov	r2, #0
   60b84:	mov	r1, #25
   60b88:	mov	r0, r6
   60b8c:	bl	2883c <fputs@plt+0x17774>
   60b90:	b	60bc4 <fputs@plt+0x4fafc>
   60b94:	ldr	r3, [sp, #40]	; 0x28
   60b98:	ldr	r3, [r3, r7, lsl #2]
   60b9c:	cmp	r3, #0
   60ba0:	blt	60bd0 <fputs@plt+0x4fb08>
   60ba4:	ldr	r2, [sp, #48]	; 0x30
   60ba8:	mov	r0, r4
   60bac:	ldr	r1, [r2, #4]
   60bb0:	mov	r2, #20
   60bb4:	mul	r3, r2, r3
   60bb8:	mov	r2, r8
   60bbc:	ldr	r1, [r1, r3]
   60bc0:	bl	510e0 <fputs@plt+0x40018>
   60bc4:	add	r7, r7, #1
   60bc8:	add	r8, r8, #1
   60bcc:	b	60e48 <fputs@plt+0x4fd80>
   60bd0:	ldr	r3, [sp, #152]	; 0x98
   60bd4:	mvn	r3, r3
   60bd8:	cmp	r7, #31
   60bdc:	orrgt	r3, r3, #1
   60be0:	tst	r3, #1
   60be4:	bne	60bf8 <fputs@plt+0x4fb30>
   60be8:	ldr	r3, [sp, #92]	; 0x5c
   60bec:	lsr	r3, r3, r7
   60bf0:	tst	r3, #1
   60bf4:	beq	60b7c <fputs@plt+0x4fab4>
   60bf8:	str	r8, [sp]
   60bfc:	mov	r3, fp
   60c00:	mov	r2, r7
   60c04:	mov	r1, r5
   60c08:	mov	r0, r4
   60c0c:	bl	38ffc <fputs@plt+0x27f34>
   60c10:	b	60bc4 <fputs@plt+0x4fafc>
   60c14:	ldr	r2, [sp, #136]	; 0x88
   60c18:	mov	r1, r5
   60c1c:	mov	r0, r6
   60c20:	bl	2852c <fputs@plt+0x17464>
   60c24:	ldr	r3, [sp, #52]	; 0x34
   60c28:	stmib	sp, {r5, r9}
   60c2c:	str	r3, [sp, #16]
   60c30:	ldr	r3, [sp, #248]	; 0xf8
   60c34:	mov	r2, #110	; 0x6e
   60c38:	str	r3, [sp, #12]
   60c3c:	mov	r3, #1
   60c40:	str	r3, [sp]
   60c44:	ldr	r1, [sp, #108]	; 0x6c
   60c48:	ldr	r3, [sp, #48]	; 0x30
   60c4c:	mov	r0, r4
   60c50:	bl	61db4 <fputs@plt+0x50cec>
   60c54:	ldr	r3, [sp, #36]	; 0x24
   60c58:	cmp	r3, #0
   60c5c:	beq	60cd8 <fputs@plt+0x4fc10>
   60c60:	ldr	r3, [sp, #68]	; 0x44
   60c64:	mov	r2, fp
   60c68:	str	r3, [sp, #4]
   60c6c:	ldr	r3, [sp, #56]	; 0x38
   60c70:	mov	r1, #68	; 0x44
   60c74:	str	r3, [sp]
   60c78:	mov	r0, r6
   60c7c:	ldr	r3, [sp, #52]	; 0x34
   60c80:	bl	2842c <fputs@plt+0x17364>
   60c84:	mov	r7, sl
   60c88:	ldrsh	r3, [r5, #34]	; 0x22
   60c8c:	cmp	r7, r3
   60c90:	bge	60e60 <fputs@plt+0x4fd98>
   60c94:	ldr	r3, [sp, #40]	; 0x28
   60c98:	ldr	r3, [r3, r7, lsl #2]
   60c9c:	cmp	r3, #0
   60ca0:	bge	60cd0 <fputs@plt+0x4fc08>
   60ca4:	ldrsh	r3, [r5, #32]
   60ca8:	cmp	r7, r3
   60cac:	beq	60cd0 <fputs@plt+0x4fc08>
   60cb0:	ldr	r3, [sp, #136]	; 0x88
   60cb4:	mov	r2, fp
   60cb8:	add	r3, r3, r7
   60cbc:	str	r3, [sp]
   60cc0:	mov	r1, r5
   60cc4:	mov	r3, r7
   60cc8:	mov	r0, r6
   60ccc:	bl	38e68 <fputs@plt+0x27da0>
   60cd0:	add	r7, r7, #1
   60cd4:	b	60c88 <fputs@plt+0x4fbc0>
   60cd8:	str	r9, [sp]
   60cdc:	ldr	r3, [sp, #52]	; 0x34
   60ce0:	mov	r2, fp
   60ce4:	mov	r1, #70	; 0x46
   60ce8:	mov	r0, r6
   60cec:	bl	28344 <fputs@plt+0x1727c>
   60cf0:	b	60c84 <fputs@plt+0x4fbbc>
   60cf4:	str	r9, [sp]
   60cf8:	ldr	r3, [sp, #36]	; 0x24
   60cfc:	mov	r2, fp
   60d00:	mov	r1, #70	; 0x46
   60d04:	mov	r0, r6
   60d08:	bl	28344 <fputs@plt+0x1727c>
   60d0c:	b	60f44 <fputs@plt+0x4fe7c>
   60d10:	bl	289a4 <fputs@plt+0x178dc>
   60d14:	b	61100 <fputs@plt+0x50038>
   60d18:	ldrb	r3, [r7, #1]!
   60d1c:	cmp	r3, #0
   60d20:	beq	60d44 <fputs@plt+0x4fc7c>
   60d24:	ldr	r3, [sp, #72]	; 0x48
   60d28:	ldr	r1, [sp, #44]	; 0x2c
   60d2c:	add	r2, r3, r7
   60d30:	sub	r2, r2, r1
   60d34:	mov	r3, r8
   60d38:	mov	r1, r9
   60d3c:	mov	r0, r6
   60d40:	bl	2883c <fputs@plt+0x17774>
   60d44:	ldr	r5, [r5, #20]
   60d48:	b	6111c <fputs@plt+0x50054>
   60d4c:	ldr	r3, [sp, #64]	; 0x40
   60d50:	cmp	r3, #0
   60d54:	bne	60848 <fputs@plt+0x4f780>
   60d58:	ldr	r3, [sp, #36]	; 0x24
   60d5c:	cmp	r3, #0
   60d60:	beq	60a20 <fputs@plt+0x4f958>
   60d64:	ldr	r0, [r6, #24]
   60d68:	bl	2823c <fputs@plt+0x17174>
   60d6c:	ldr	r3, [sp, #112]	; 0x70
   60d70:	ldr	r2, [sp, #96]	; 0x60
   60d74:	mov	r1, #108	; 0x6c
   60d78:	str	r0, [sp, #52]	; 0x34
   60d7c:	mov	r0, r6
   60d80:	bl	2883c <fputs@plt+0x17774>
   60d84:	ldr	r3, [sp, #56]	; 0x38
   60d88:	ldr	r2, [sp, #96]	; 0x60
   60d8c:	mov	r1, #101	; 0x65
   60d90:	mov	r0, r6
   60d94:	bl	2883c <fputs@plt+0x17774>
   60d98:	mov	r3, #0
   60d9c:	str	r3, [sp, #4]
   60da0:	ldr	r3, [sp, #56]	; 0x38
   60da4:	mov	r2, fp
   60da8:	str	r3, [sp]
   60dac:	mov	r1, #68	; 0x44
   60db0:	ldr	r3, [sp, #52]	; 0x34
   60db4:	str	r0, [sp, #140]	; 0x8c
   60db8:	mov	r0, r6
   60dbc:	bl	2842c <fputs@plt+0x17364>
   60dc0:	ldr	r3, [sp, #120]	; 0x78
   60dc4:	cmp	r3, #0
   60dc8:	beq	60dec <fputs@plt+0x4fd24>
   60dcc:	ldr	r2, [sp, #80]	; 0x50
   60dd0:	ldr	r1, [sp, #124]	; 0x7c
   60dd4:	mov	r0, r4
   60dd8:	bl	510e0 <fputs@plt+0x40018>
   60ddc:	ldr	r2, [sp, #80]	; 0x50
   60de0:	mov	r1, #38	; 0x26
   60de4:	mov	r0, r6
   60de8:	bl	287d8 <fputs@plt+0x17710>
   60dec:	ldr	r3, [sp, #84]	; 0x54
   60df0:	and	r3, r3, #1
   60df4:	str	r3, [sp, #124]	; 0x7c
   60df8:	ldr	r3, [sp, #92]	; 0x5c
   60dfc:	and	r7, r3, #1
   60e00:	ldr	r3, [sp, #124]	; 0x7c
   60e04:	orrs	r7, r3, r7
   60e08:	bne	60a58 <fputs@plt+0x4f990>
   60e0c:	ldr	r3, [sp, #108]	; 0x6c
   60e10:	cmp	r3, #0
   60e14:	bne	60a88 <fputs@plt+0x4f9c0>
   60e18:	ldr	r3, [sp, #248]	; 0xf8
   60e1c:	str	r5, [sp, #4]
   60e20:	str	r3, [sp, #8]
   60e24:	mov	r3, #1
   60e28:	str	r3, [sp]
   60e2c:	ldr	r2, [sp, #48]	; 0x30
   60e30:	ldr	r1, [sp, #108]	; 0x6c
   60e34:	mov	r0, r4
   60e38:	bl	6166c <fputs@plt+0x505a4>
   60e3c:	ldr	r8, [sp, #136]	; 0x88
   60e40:	mov	r7, sl
   60e44:	str	r0, [sp, #92]	; 0x5c
   60e48:	ldrsh	r3, [r5, #34]	; 0x22
   60e4c:	cmp	r7, r3
   60e50:	blt	60b70 <fputs@plt+0x4faa8>
   60e54:	ldr	r3, [sp, #152]	; 0x98
   60e58:	tst	r3, #1
   60e5c:	bne	60c14 <fputs@plt+0x4fb4c>
   60e60:	ldr	r3, [sp, #128]	; 0x80
   60e64:	cmp	r3, #0
   60e68:	bne	61068 <fputs@plt+0x4ffa0>
   60e6c:	add	r3, sp, #208	; 0xd0
   60e70:	ldr	r2, [sp, #128]	; 0x80
   60e74:	mov	r1, r5
   60e78:	str	r2, [r3, #-52]!	; 0xffffffcc
   60e7c:	str	r3, [sp, #24]
   60e80:	ldr	r3, [sp, #52]	; 0x34
   60e84:	ldr	r2, [sp, #40]	; 0x28
   60e88:	str	r3, [sp, #20]
   60e8c:	ldrb	r3, [sp, #248]	; 0xf8
   60e90:	str	r2, [sp, #28]
   60e94:	str	r9, [sp, #8]
   60e98:	str	r3, [sp, #16]
   60e9c:	ldr	r3, [sp, #76]	; 0x4c
   60ea0:	ldr	r2, [sp, #132]	; 0x84
   60ea4:	str	r3, [sp, #12]
   60ea8:	ldr	r3, [sp, #80]	; 0x50
   60eac:	mov	r0, r4
   60eb0:	str	r3, [sp, #4]
   60eb4:	ldr	r3, [sp, #100]	; 0x64
   60eb8:	str	r3, [sp]
   60ebc:	mov	r3, fp
   60ec0:	bl	12150 <fputs@plt+0x1088>
   60ec4:	ldr	r3, [sp, #84]	; 0x54
   60ec8:	cmp	r3, #0
   60ecc:	beq	60ef4 <fputs@plt+0x4fe2c>
   60ed0:	ldr	r3, [sp, #76]	; 0x4c
   60ed4:	mov	r2, r9
   60ed8:	str	r3, [sp, #4]
   60edc:	ldr	r3, [sp, #40]	; 0x28
   60ee0:	mov	r1, r5
   60ee4:	str	r3, [sp]
   60ee8:	mov	r0, r4
   60eec:	ldr	r3, [sp, #128]	; 0x80
   60ef0:	bl	5f790 <fputs@plt+0x4e6c8>
   60ef4:	ldr	r3, [sp, #76]	; 0x4c
   60ef8:	ldr	r2, [sp, #76]	; 0x4c
   60efc:	adds	r7, r3, #0
   60f00:	ldr	r3, [sp, #156]	; 0x9c
   60f04:	movne	r7, #1
   60f08:	cmp	r2, #0
   60f0c:	cmpeq	r3, #0
   60f10:	beq	60f48 <fputs@plt+0x4fe80>
   60f14:	ldr	r3, [sp, #36]	; 0x24
   60f18:	cmp	r3, #0
   60f1c:	beq	60cf4 <fputs@plt+0x4fc2c>
   60f20:	ldr	r3, [sp, #68]	; 0x44
   60f24:	mov	r2, fp
   60f28:	str	r3, [sp, #4]
   60f2c:	ldr	r3, [sp, #56]	; 0x38
   60f30:	mov	r1, #68	; 0x44
   60f34:	str	r3, [sp]
   60f38:	mov	r0, r6
   60f3c:	mov	r3, #0
   60f40:	bl	2842c <fputs@plt+0x17364>
   60f44:	mov	sl, r0
   60f48:	mvn	r3, #0
   60f4c:	str	r3, [sp, #4]
   60f50:	ldr	r3, [sp, #132]	; 0x84
   60f54:	mov	r2, fp
   60f58:	str	r3, [sp]
   60f5c:	mov	r1, r5
   60f60:	ldr	r3, [sp, #100]	; 0x64
   60f64:	mov	r0, r4
   60f68:	bl	52d34 <fputs@plt+0x41c6c>
   60f6c:	ldr	r3, [sp, #36]	; 0x24
   60f70:	ldr	r2, [sp, #124]	; 0x7c
   60f74:	cmp	r3, #0
   60f78:	moveq	r3, r7
   60f7c:	orrne	r3, r7, #1
   60f80:	orr	r3, r2, r3
   60f84:	tst	r3, #255	; 0xff
   60f88:	beq	60fa0 <fputs@plt+0x4fed8>
   60f8c:	mov	r3, #0
   60f90:	mov	r2, fp
   60f94:	mov	r1, #95	; 0x5f
   60f98:	mov	r0, r6
   60f9c:	bl	2883c <fputs@plt+0x17774>
   60fa0:	ldr	r3, [sp, #156]	; 0x9c
   60fa4:	cmp	r3, #0
   60fa8:	orrne	r7, r7, #1
   60fac:	cmp	r7, #0
   60fb0:	beq	60fc0 <fputs@plt+0x4fef8>
   60fb4:	mov	r1, sl
   60fb8:	mov	r0, r6
   60fbc:	bl	1d4a4 <fputs@plt+0xc3dc>
   60fc0:	ldr	r3, [sp, #84]	; 0x54
   60fc4:	cmp	r3, #0
   60fc8:	beq	60ff0 <fputs@plt+0x4ff28>
   60fcc:	ldr	r3, [sp, #76]	; 0x4c
   60fd0:	mov	r2, #0
   60fd4:	str	r3, [sp, #4]
   60fd8:	ldr	r3, [sp, #40]	; 0x28
   60fdc:	mov	r1, r5
   60fe0:	str	r3, [sp]
   60fe4:	mov	r0, r4
   60fe8:	ldr	r3, [sp, #80]	; 0x50
   60fec:	bl	5f790 <fputs@plt+0x4e6c8>
   60ff0:	mov	r3, #0
   60ff4:	str	r3, [sp, #16]
   60ff8:	str	r3, [sp, #12]
   60ffc:	mov	r3, #1
   61000:	str	r3, [sp, #8]
   61004:	ldr	r3, [sp, #132]	; 0x84
   61008:	mov	r2, fp
   6100c:	str	r3, [sp, #4]
   61010:	ldr	r3, [sp, #80]	; 0x50
   61014:	mov	r1, r5
   61018:	str	r3, [sp]
   6101c:	mov	r0, r4
   61020:	ldr	r3, [sp, #100]	; 0x64
   61024:	bl	114cc <fputs@plt+0x404>
   61028:	ldr	r3, [sp, #84]	; 0x54
   6102c:	cmp	r3, #0
   61030:	beq	61068 <fputs@plt+0x4ffa0>
   61034:	ldr	r3, [r4]
   61038:	ldr	r3, [r3, #24]
   6103c:	tst	r3, #524288	; 0x80000
   61040:	beq	61068 <fputs@plt+0x4ffa0>
   61044:	ldr	r3, [sp, #76]	; 0x4c
   61048:	ldr	r2, [sp, #48]	; 0x30
   6104c:	str	r3, [sp, #4]
   61050:	ldr	r3, [sp, #40]	; 0x28
   61054:	mov	r1, r5
   61058:	str	r3, [sp]
   6105c:	mov	r0, r4
   61060:	mov	r3, r9
   61064:	bl	617a0 <fputs@plt+0x506d8>
   61068:	ldr	r3, [sp, #60]	; 0x3c
   6106c:	ldr	r3, [r3, #24]
   61070:	tst	r3, #128	; 0x80
   61074:	beq	61098 <fputs@plt+0x4ffd0>
   61078:	ldr	r3, [r4, #420]	; 0x1a4
   6107c:	cmp	r3, #0
   61080:	bne	61098 <fputs@plt+0x4ffd0>
   61084:	mov	r3, #1
   61088:	ldr	r2, [sp, #104]	; 0x68
   6108c:	mov	r1, #37	; 0x25
   61090:	mov	r0, r6
   61094:	bl	2883c <fputs@plt+0x17774>
   61098:	ldr	r3, [sp, #52]	; 0x34
   6109c:	stmib	sp, {r5, r9}
   610a0:	str	r3, [sp, #16]
   610a4:	ldr	r3, [sp, #248]	; 0xf8
   610a8:	mov	r2, #110	; 0x6e
   610ac:	str	r3, [sp, #12]
   610b0:	mov	r3, #2
   610b4:	str	r3, [sp]
   610b8:	ldr	r1, [sp, #108]	; 0x6c
   610bc:	ldr	r3, [sp, #48]	; 0x30
   610c0:	mov	r0, r4
   610c4:	bl	61db4 <fputs@plt+0x50cec>
   610c8:	ldr	r3, [sp, #64]	; 0x40
   610cc:	cmp	r3, #0
   610d0:	bne	61100 <fputs@plt+0x50038>
   610d4:	ldr	r3, [sp, #36]	; 0x24
   610d8:	ldr	r1, [sp, #52]	; 0x34
   610dc:	cmp	r3, #0
   610e0:	mov	r0, r6
   610e4:	beq	60d10 <fputs@plt+0x4fc48>
   610e8:	bl	16284 <fputs@plt+0x51bc>
   610ec:	ldr	r3, [sp, #140]	; 0x8c
   610f0:	ldr	r2, [sp, #96]	; 0x60
   610f4:	mov	r1, #7
   610f8:	mov	r0, r6
   610fc:	bl	2883c <fputs@plt+0x17774>
   61100:	ldr	r1, [sp, #112]	; 0x70
   61104:	mov	r0, r6
   61108:	bl	16284 <fputs@plt+0x51bc>
   6110c:	ldr	r5, [r5, #8]
   61110:	ldr	r7, [sp, #44]	; 0x2c
   61114:	mov	r8, #0
   61118:	mov	r9, #61	; 0x3d
   6111c:	cmp	r5, #0
   61120:	bne	60d18 <fputs@plt+0x4fc50>
   61124:	ldr	r3, [sp, #100]	; 0x64
   61128:	cmp	fp, r3
   6112c:	bge	61144 <fputs@plt+0x5007c>
   61130:	mov	r3, r5
   61134:	mov	r2, fp
   61138:	mov	r1, #61	; 0x3d
   6113c:	mov	r0, r6
   61140:	bl	2883c <fputs@plt+0x17774>
   61144:	ldrb	r3, [r4, #18]
   61148:	cmp	r3, #0
   6114c:	bne	61164 <fputs@plt+0x5009c>
   61150:	ldr	r3, [r4, #420]	; 0x1a4
   61154:	cmp	r3, #0
   61158:	bne	61164 <fputs@plt+0x5009c>
   6115c:	mov	r0, r4
   61160:	bl	119b4 <fputs@plt+0x8ec>
   61164:	ldr	r3, [sp, #60]	; 0x3c
   61168:	ldr	r3, [r3, #24]
   6116c:	tst	r3, #128	; 0x80
   61170:	beq	5fcec <fputs@plt+0x4ec24>
   61174:	ldr	r3, [r4, #420]	; 0x1a4
   61178:	cmp	r3, #0
   6117c:	bne	5fcec <fputs@plt+0x4ec24>
   61180:	ldrb	r4, [r4, #18]
   61184:	cmp	r4, #0
   61188:	bne	5fcec <fputs@plt+0x4ec24>
   6118c:	ldr	r2, [sp, #104]	; 0x68
   61190:	mov	r3, #1
   61194:	mov	r1, #33	; 0x21
   61198:	mov	r0, r6
   6119c:	bl	2883c <fputs@plt+0x17774>
   611a0:	mov	r0, r6
   611a4:	mov	r1, #1
   611a8:	bl	23c7c <fputs@plt+0x12bb4>
   611ac:	str	r4, [sp]
   611b0:	ldr	r3, [pc, #76]	; 61204 <fputs@plt+0x5013c>
   611b4:	mov	r2, r4
   611b8:	mov	r1, r4
   611bc:	mov	r0, r6
   611c0:	bl	278ac <fputs@plt+0x167e4>
   611c4:	b	5fcec <fputs@plt+0x4ec24>
   611c8:	ldr	r3, [sp, #64]	; 0x40
   611cc:	mov	r2, #55	; 0x37
   611d0:	str	r3, [sp, #12]
   611d4:	str	r3, [sp, #8]
   611d8:	ldr	r3, [sp, #44]	; 0x2c
   611dc:	mov	r1, r5
   611e0:	str	r3, [sp, #4]
   611e4:	ldr	r3, [sp, #72]	; 0x48
   611e8:	mov	r0, r4
   611ec:	str	r3, [sp]
   611f0:	ldr	r3, [sp, #64]	; 0x40
   611f4:	bl	32f4c <fputs@plt+0x21e84>
   611f8:	b	60d58 <fputs@plt+0x4fc90>
   611fc:	andeq	r8, r7, r7, lsl #13
   61200:	ldrdeq	r6, [r7], -lr
   61204:	muleq	r7, sl, r6
   61208:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6120c:	sub	sp, sp, #100	; 0x64
   61210:	ldr	r7, [r0, #416]	; 0x1a0
   61214:	cmp	r7, #0
   61218:	movne	ip, r7
   6121c:	moveq	ip, r0
   61220:	ldr	r5, [ip, #532]	; 0x214
   61224:	cmp	r5, #0
   61228:	beq	613d8 <fputs@plt+0x50310>
   6122c:	ldr	ip, [r5]
   61230:	cmp	ip, r1
   61234:	bne	61250 <fputs@plt+0x50188>
   61238:	ldr	ip, [r5, #12]
   6123c:	cmp	ip, r3
   61240:	bne	61250 <fputs@plt+0x50188>
   61244:	mov	r0, r5
   61248:	add	sp, sp, #100	; 0x64
   6124c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   61250:	ldr	r5, [r5, #4]
   61254:	b	61224 <fputs@plt+0x5015c>
   61258:	ldr	r3, [sp, #24]
   6125c:	cmp	r3, #10
   61260:	ldrbeq	r3, [r5, #1]
   61264:	ldrne	r3, [sp, #36]	; 0x24
   61268:	strb	r3, [r4, #441]	; 0x1b9
   6126c:	ldrb	r3, [r5]
   61270:	cmp	r3, #109	; 0x6d
   61274:	beq	61348 <fputs@plt+0x50280>
   61278:	cmp	r3, #110	; 0x6e
   6127c:	beq	612d8 <fputs@plt+0x50210>
   61280:	cmp	r3, #108	; 0x6c
   61284:	bne	6137c <fputs@plt+0x502b4>
   61288:	mov	r1, r5
   6128c:	ldr	r0, [r4]
   61290:	bl	2954c <fputs@plt+0x18484>
   61294:	mov	r2, #0
   61298:	ldr	r1, [r5, #8]
   6129c:	mov	sl, r0
   612a0:	ldr	r0, [sp, #8]
   612a4:	bl	22420 <fputs@plt+0x11358>
   612a8:	ldr	r1, [r5, #24]
   612ac:	str	r0, [sp, #32]
   612b0:	ldr	r0, [sp, #8]
   612b4:	bl	2023c <fputs@plt+0xf174>
   612b8:	ldrb	r3, [r4, #441]	; 0x1b9
   612bc:	ldr	r2, [sp, #32]
   612c0:	mov	r1, sl
   612c4:	str	r3, [sp]
   612c8:	mov	r3, r0
   612cc:	mov	r0, r4
   612d0:	bl	62adc <fputs@plt+0x51a14>
   612d4:	b	61328 <fputs@plt+0x50260>
   612d8:	mov	r1, r5
   612dc:	ldr	r0, [r4]
   612e0:	bl	2954c <fputs@plt+0x18484>
   612e4:	mov	r2, #0
   612e8:	ldr	r1, [r5, #20]
   612ec:	mov	sl, r0
   612f0:	ldr	r0, [sp, #8]
   612f4:	bl	21e48 <fputs@plt+0x10d80>
   612f8:	mov	r2, #0
   612fc:	ldr	r1, [r5, #16]
   61300:	str	r0, [sp, #32]
   61304:	ldr	r0, [sp, #8]
   61308:	bl	21e40 <fputs@plt+0x10d78>
   6130c:	ldrb	r3, [r4, #441]	; 0x1b9
   61310:	ldr	r2, [sp, #32]
   61314:	mov	r1, sl
   61318:	str	r3, [sp]
   6131c:	mov	r3, r0
   61320:	mov	r0, r4
   61324:	bl	5fcb0 <fputs@plt+0x4ebe8>
   61328:	ldrb	r3, [r5]
   6132c:	cmp	r3, #119	; 0x77
   61330:	beq	61340 <fputs@plt+0x50278>
   61334:	mov	r1, #98	; 0x62
   61338:	ldr	r0, [sp, #28]
   6133c:	bl	283b8 <fputs@plt+0x172f0>
   61340:	ldr	r5, [r5, #28]
   61344:	b	61590 <fputs@plt+0x504c8>
   61348:	mov	r1, r5
   6134c:	ldr	r0, [r4]
   61350:	bl	2954c <fputs@plt+0x18484>
   61354:	ldr	r1, [r5, #16]
   61358:	mov	r2, #0
   6135c:	mov	sl, r0
   61360:	ldr	r0, [sp, #8]
   61364:	bl	21e40 <fputs@plt+0x10d78>
   61368:	mov	r1, sl
   6136c:	mov	r2, r0
   61370:	mov	r0, r4
   61374:	bl	6218c <fputs@plt+0x510c4>
   61378:	b	61328 <fputs@plt+0x50260>
   6137c:	ldr	r1, [r5, #8]
   61380:	mov	r2, #0
   61384:	ldr	r0, [sp, #8]
   61388:	bl	22420 <fputs@plt+0x11358>
   6138c:	mov	r3, #4
   61390:	strb	r3, [sp, #44]	; 0x2c
   61394:	add	r2, sp, #44	; 0x2c
   61398:	mov	r3, #0
   6139c:	str	r3, [sp, #48]	; 0x30
   613a0:	strb	r3, [sp, #45]	; 0x2d
   613a4:	str	r3, [sp, #52]	; 0x34
   613a8:	str	r3, [sp, #56]	; 0x38
   613ac:	mov	sl, r0
   613b0:	mov	r1, r0
   613b4:	mov	r0, r4
   613b8:	bl	4e158 <fputs@plt+0x3d090>
   613bc:	mov	r1, sl
   613c0:	ldr	r0, [sp, #8]
   613c4:	bl	1e428 <fputs@plt+0xd360>
   613c8:	b	61328 <fputs@plt+0x50260>
   613cc:	ldm	r4, {r0, r1}
   613d0:	bl	1d524 <fputs@plt+0xc45c>
   613d4:	b	615e8 <fputs@plt+0x50520>
   613d8:	ldr	r6, [r0]
   613dc:	cmp	r7, #0
   613e0:	moveq	r7, r0
   613e4:	str	r3, [sp, #24]
   613e8:	str	r0, [sp, #12]
   613ec:	mov	r9, r2
   613f0:	mov	r3, #0
   613f4:	mov	r2, #24
   613f8:	mov	r0, r6
   613fc:	str	r1, [sp, #16]
   61400:	bl	1f9d8 <fputs@plt+0xe910>
   61404:	subs	fp, r0, #0
   61408:	beq	61244 <fputs@plt+0x5017c>
   6140c:	ldr	r3, [r7, #532]	; 0x214
   61410:	mov	r2, #28
   61414:	str	r3, [fp, #4]
   61418:	mov	r0, r6
   6141c:	str	fp, [r7, #532]	; 0x214
   61420:	mov	r3, #0
   61424:	bl	1f9d8 <fputs@plt+0xe910>
   61428:	cmp	r0, #0
   6142c:	mov	r8, r0
   61430:	str	r0, [fp, #8]
   61434:	beq	61244 <fputs@plt+0x5017c>
   61438:	ldr	r3, [r7, #8]
   6143c:	mvn	sl, #0
   61440:	ldr	r2, [r3, #192]	; 0xc0
   61444:	str	r2, [r0, #24]
   61448:	str	r0, [r3, #192]	; 0xc0
   6144c:	ldr	r3, [sp, #16]
   61450:	str	sl, [fp, #16]
   61454:	str	r3, [fp]
   61458:	ldr	r3, [sp, #24]
   6145c:	str	sl, [fp, #20]
   61460:	str	r3, [fp, #12]
   61464:	mov	r2, #544	; 0x220
   61468:	mov	r3, #0
   6146c:	mov	r0, r6
   61470:	bl	1f9d8 <fputs@plt+0xe910>
   61474:	subs	r4, r0, #0
   61478:	beq	61244 <fputs@plt+0x5017c>
   6147c:	mov	r2, #32
   61480:	mov	r1, r5
   61484:	add	r0, sp, #64	; 0x40
   61488:	bl	10eac <memset@plt>
   6148c:	ldr	r3, [sp, #16]
   61490:	str	r9, [r4, #420]	; 0x1a4
   61494:	str	r4, [sp, #64]	; 0x40
   61498:	ldr	r3, [r3]
   6149c:	str	r6, [r4]
   614a0:	str	r3, [r4, #496]	; 0x1f0
   614a4:	ldr	r3, [sp, #16]
   614a8:	str	r7, [r4, #416]	; 0x1a0
   614ac:	mov	r0, r4
   614b0:	ldrb	r3, [r3, #8]
   614b4:	strb	r3, [r4, #440]	; 0x1b8
   614b8:	ldr	r3, [sp, #12]
   614bc:	ldr	r3, [r3, #428]	; 0x1ac
   614c0:	str	r3, [r4, #428]	; 0x1ac
   614c4:	bl	283d4 <fputs@plt+0x1730c>
   614c8:	subs	r9, r0, #0
   614cc:	beq	6164c <fputs@plt+0x50584>
   614d0:	ldr	r3, [sp, #16]
   614d4:	ldr	r1, [pc, #396]	; 61668 <fputs@plt+0x505a0>
   614d8:	mov	r0, r6
   614dc:	ldr	r2, [r3]
   614e0:	bl	3808c <fputs@plt+0x26fc4>
   614e4:	mov	r3, sl
   614e8:	mov	r1, sl
   614ec:	mov	r2, r0
   614f0:	mov	r0, r9
   614f4:	bl	24948 <fputs@plt+0x13880>
   614f8:	ldr	r3, [sp, #16]
   614fc:	ldr	r1, [r3, #12]
   61500:	cmp	r1, #0
   61504:	streq	r5, [sp, #20]
   61508:	beq	61570 <fputs@plt+0x504a8>
   6150c:	mov	r2, r5
   61510:	mov	r0, r6
   61514:	bl	21e40 <fputs@plt+0x10d78>
   61518:	mov	r1, r0
   6151c:	mov	sl, r0
   61520:	add	r0, sp, #64	; 0x40
   61524:	bl	31200 <fputs@plt+0x20138>
   61528:	subs	r3, r0, #0
   6152c:	str	r3, [sp, #20]
   61530:	strne	r5, [sp, #20]
   61534:	bne	61564 <fputs@plt+0x5049c>
   61538:	ldrb	r3, [r6, #69]	; 0x45
   6153c:	cmp	r3, #0
   61540:	bne	61564 <fputs@plt+0x5049c>
   61544:	ldr	r0, [r9, #24]
   61548:	bl	2823c <fputs@plt+0x17174>
   6154c:	mov	r3, #16
   61550:	mov	r1, sl
   61554:	str	r0, [sp, #20]
   61558:	mov	r2, r0
   6155c:	mov	r0, r4
   61560:	bl	52578 <fputs@plt+0x414b0>
   61564:	mov	r1, sl
   61568:	mov	r0, r6
   6156c:	bl	1e430 <fputs@plt+0xd368>
   61570:	ldr	r3, [sp, #16]
   61574:	ldr	r5, [r3, #28]
   61578:	ldr	r3, [r4, #8]
   6157c:	str	r3, [sp, #28]
   61580:	ldr	r3, [r4]
   61584:	str	r3, [sp, #8]
   61588:	ldrb	r3, [sp, #24]
   6158c:	str	r3, [sp, #36]	; 0x24
   61590:	cmp	r5, #0
   61594:	bne	61258 <fputs@plt+0x50190>
   61598:	ldr	r3, [sp, #20]
   6159c:	cmp	r3, #0
   615a0:	beq	615b0 <fputs@plt+0x504e8>
   615a4:	mov	r1, r3
   615a8:	mov	r0, r9
   615ac:	bl	16284 <fputs@plt+0x51bc>
   615b0:	mov	r1, #21
   615b4:	mov	r0, r9
   615b8:	bl	283b8 <fputs@plt+0x172f0>
   615bc:	ldr	r3, [sp, #12]
   615c0:	ldr	r3, [r3, #68]	; 0x44
   615c4:	cmp	r3, #0
   615c8:	bne	613cc <fputs@plt+0x50304>
   615cc:	ldr	r2, [sp, #12]
   615d0:	ldr	r3, [r4, #4]
   615d4:	str	r3, [r2, #4]
   615d8:	ldr	r3, [r4, #68]	; 0x44
   615dc:	str	r3, [r2, #68]	; 0x44
   615e0:	ldr	r3, [r4, #12]
   615e4:	str	r3, [r2, #12]
   615e8:	ldrb	r5, [r6, #69]	; 0x45
   615ec:	cmp	r5, #0
   615f0:	bne	61614 <fputs@plt+0x5054c>
   615f4:	add	r1, r7, #400	; 0x190
   615f8:	mov	r0, r9
   615fc:	ldr	sl, [r9, #4]
   61600:	bl	1d5b8 <fputs@plt+0xc4f0>
   61604:	ldr	r3, [r9, #32]
   61608:	str	r3, [r8, #4]
   6160c:	str	r5, [r9, #4]
   61610:	str	sl, [r8]
   61614:	ldr	r3, [r4, #76]	; 0x4c
   61618:	mov	r0, r9
   6161c:	str	r3, [r8, #8]
   61620:	ldr	r3, [r4, #72]	; 0x48
   61624:	str	r3, [r8, #12]
   61628:	ldr	r3, [r4, #84]	; 0x54
   6162c:	str	r3, [r8, #16]
   61630:	ldr	r3, [sp, #16]
   61634:	str	r3, [r8, #20]
   61638:	ldr	r3, [r4, #432]	; 0x1b0
   6163c:	str	r3, [fp, #16]
   61640:	ldr	r3, [r4, #436]	; 0x1b4
   61644:	str	r3, [fp, #20]
   61648:	bl	2484c <fputs@plt+0x13784>
   6164c:	mov	r0, r4
   61650:	bl	1e524 <fputs@plt+0xd45c>
   61654:	mov	r1, r4
   61658:	mov	r0, r6
   6165c:	bl	1d524 <fputs@plt+0xc45c>
   61660:	mov	r5, fp
   61664:	b	61244 <fputs@plt+0x5017c>
   61668:	andeq	r8, r7, r7, lsr #13
   6166c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   61670:	subs	r6, r2, #0
   61674:	ldr	r9, [sp, #32]
   61678:	mov	r8, r0
   6167c:	mov	r4, r1
   61680:	movne	r7, #110	; 0x6e
   61684:	moveq	r7, #109	; 0x6d
   61688:	mov	r5, #0
   6168c:	add	sl, r3, #4
   61690:	cmp	r4, #0
   61694:	bne	616a0 <fputs@plt+0x505d8>
   61698:	mov	r0, r5
   6169c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   616a0:	ldrb	r3, [r4, #8]
   616a4:	cmp	r7, r3
   616a8:	bne	616ec <fputs@plt+0x50624>
   616ac:	ldrb	r3, [r4, #9]
   616b0:	tst	r3, r9
   616b4:	beq	616ec <fputs@plt+0x50624>
   616b8:	mov	r1, r6
   616bc:	ldr	r0, [r4, #16]
   616c0:	bl	1beec <fputs@plt+0xae24>
   616c4:	cmp	r0, #0
   616c8:	beq	616ec <fputs@plt+0x50624>
   616cc:	ldr	r3, [sp, #40]	; 0x28
   616d0:	ldr	r2, [sp, #36]	; 0x24
   616d4:	mov	r1, r4
   616d8:	mov	r0, r8
   616dc:	bl	61208 <fputs@plt+0x50140>
   616e0:	cmp	r0, #0
   616e4:	ldrne	r3, [r0, sl, lsl #2]
   616e8:	orrne	r5, r5, r3
   616ec:	ldr	r4, [r4, #32]
   616f0:	b	61690 <fputs@plt+0x505c8>
   616f4:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
   616f8:	mov	r5, r0
   616fc:	mov	r4, r1
   61700:	mov	r9, r2
   61704:	mov	r7, r3
   61708:	ldr	sl, [sp, #48]	; 0x30
   6170c:	ldr	r8, [sp, #52]	; 0x34
   61710:	bl	283d4 <fputs@plt+0x1730c>
   61714:	mov	r3, sl
   61718:	mov	r2, r9
   6171c:	mov	r1, r4
   61720:	mov	r6, r0
   61724:	mov	r0, r5
   61728:	bl	61208 <fputs@plt+0x50140>
   6172c:	cmp	r0, #0
   61730:	beq	61798 <fputs@plt+0x506d0>
   61734:	ldr	r4, [r4]
   61738:	mvn	r2, #17
   6173c:	cmp	r4, #0
   61740:	mov	r1, #132	; 0x84
   61744:	ldrne	r3, [r5]
   61748:	ldrne	r4, [r3, #24]
   6174c:	ldr	r3, [r5, #76]	; 0x4c
   61750:	str	r2, [sp, #8]
   61754:	ldr	r2, [r0, #8]
   61758:	lsrne	r4, r4, #18
   6175c:	add	r3, r3, #1
   61760:	eorne	r4, r4, #1
   61764:	str	r3, [r5, #76]	; 0x4c
   61768:	str	r2, [sp, #4]
   6176c:	str	r3, [sp]
   61770:	mov	r2, r7
   61774:	mov	r3, r8
   61778:	mov	r0, r6
   6177c:	andne	r4, r4, #1
   61780:	bl	28464 <fputs@plt+0x1739c>
   61784:	mov	r1, r4
   61788:	mov	r0, r6
   6178c:	add	sp, sp, #16
   61790:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   61794:	b	1b1a0 <fputs@plt+0xa0d8>
   61798:	add	sp, sp, #16
   6179c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   617a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   617a4:	sub	sp, sp, #108	; 0x6c
   617a8:	mov	r6, r0
   617ac:	mov	r0, r1
   617b0:	str	r3, [sp, #60]	; 0x3c
   617b4:	mov	sl, r1
   617b8:	str	r2, [sp, #40]	; 0x28
   617bc:	bl	173a8 <fputs@plt+0x62e0>
   617c0:	ldr	r3, [sp, #40]	; 0x28
   617c4:	cmp	r3, #0
   617c8:	movne	r3, #110	; 0x6e
   617cc:	moveq	r3, #109	; 0x6d
   617d0:	str	r3, [sp, #56]	; 0x38
   617d4:	mov	r7, r0
   617d8:	cmp	r7, #0
   617dc:	bne	617e8 <fputs@plt+0x50720>
   617e0:	add	sp, sp, #108	; 0x6c
   617e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   617e8:	ldr	r3, [sp, #144]	; 0x90
   617ec:	cmp	r3, #0
   617f0:	beq	61810 <fputs@plt+0x50748>
   617f4:	ldr	r3, [sp, #148]	; 0x94
   617f8:	ldr	r2, [sp, #144]	; 0x90
   617fc:	mov	r1, r7
   61800:	mov	r0, sl
   61804:	bl	173b8 <fputs@plt+0x62f0>
   61808:	cmp	r0, #0
   6180c:	beq	6189c <fputs@plt+0x507d4>
   61810:	ldr	r3, [sp, #40]	; 0x28
   61814:	ldr	r4, [r6]
   61818:	adds	r3, r3, #0
   6181c:	movne	r3, #1
   61820:	add	r2, r7, r3
   61824:	ldrb	fp, [r2, #25]
   61828:	cmp	fp, #6
   6182c:	bne	6183c <fputs@plt+0x50774>
   61830:	ldr	r2, [r4, #24]
   61834:	tst	r2, #16777216	; 0x1000000
   61838:	bne	6189c <fputs@plt+0x507d4>
   6183c:	add	r3, r7, r3, lsl #2
   61840:	str	r3, [sp, #52]	; 0x34
   61844:	ldr	r5, [r3, #28]
   61848:	adds	r3, fp, #0
   6184c:	movne	r3, #1
   61850:	cmp	r5, #0
   61854:	movne	r3, #0
   61858:	cmp	r3, #0
   6185c:	beq	61d9c <fputs@plt+0x50cd4>
   61860:	mov	r3, #0
   61864:	str	r3, [sp, #64]	; 0x40
   61868:	str	r3, [sp, #68]	; 0x44
   6186c:	add	r3, sp, #68	; 0x44
   61870:	str	r3, [sp]
   61874:	mov	r2, r7
   61878:	add	r3, sp, #64	; 0x40
   6187c:	mov	r1, sl
   61880:	mov	r0, r6
   61884:	bl	328d0 <fputs@plt+0x21808>
   61888:	subs	r8, r0, #0
   6188c:	streq	r8, [sp, #28]
   61890:	streq	r8, [sp, #36]	; 0x24
   61894:	streq	r8, [sp, #32]
   61898:	beq	61a80 <fputs@plt+0x509b8>
   6189c:	ldr	r7, [r7, #12]
   618a0:	b	617d8 <fputs@plt+0x50710>
   618a4:	ldr	r3, [pc, #1276]	; 61da8 <fputs@plt+0x50ce0>
   618a8:	ldr	r2, [pc, #1276]	; 61dac <fputs@plt+0x50ce4>
   618ac:	ldm	r3, {r0, r1}
   618b0:	add	r3, sp, #72	; 0x48
   618b4:	stm	r3, {r0, r1}
   618b8:	ldm	r2, {r0, r1}
   618bc:	add	r3, sp, #80	; 0x50
   618c0:	ldr	r2, [sl, #4]
   618c4:	stm	r3, {r0, r1}
   618c8:	ldr	r3, [sp, #68]	; 0x44
   618cc:	cmp	r3, #0
   618d0:	ldrne	r5, [r3, r8, lsl #2]
   618d4:	ldr	r3, [sp, #64]	; 0x40
   618d8:	ldreq	r5, [r7, #36]	; 0x24
   618dc:	cmp	r3, #0
   618e0:	ldrne	r1, [r3, #4]
   618e4:	lslne	r3, r8, #1
   618e8:	ldrsheq	r3, [sl, #32]
   618ec:	ldrshne	r3, [r1, r3]
   618f0:	lsl	r3, r3, #4
   618f4:	ldr	r0, [r2, r3]
   618f8:	str	r0, [sp, #96]	; 0x60
   618fc:	bl	1839c <fputs@plt+0x72d4>
   61900:	lsl	r3, r5, #4
   61904:	str	r3, [sp, #44]	; 0x2c
   61908:	ldr	r3, [r7]
   6190c:	ldr	r3, [r3, #4]
   61910:	str	r0, [sp, #100]	; 0x64
   61914:	ldr	r0, [r3, r5, lsl #4]
   61918:	mov	r5, #0
   6191c:	str	r0, [sp, #88]	; 0x58
   61920:	bl	1839c <fputs@plt+0x72d4>
   61924:	mov	r3, #0
   61928:	add	r2, sp, #72	; 0x48
   6192c:	mov	r1, #27
   61930:	str	r0, [sp, #92]	; 0x5c
   61934:	mov	r0, r4
   61938:	bl	1efa8 <fputs@plt+0xdee0>
   6193c:	mov	r3, #0
   61940:	add	r2, sp, #96	; 0x60
   61944:	mov	r1, #27
   61948:	mov	r9, r0
   6194c:	mov	r0, r4
   61950:	bl	1efa8 <fputs@plt+0xdee0>
   61954:	mov	r2, r9
   61958:	mov	r1, #122	; 0x7a
   6195c:	str	r5, [sp]
   61960:	mov	r3, r0
   61964:	mov	r0, r6
   61968:	bl	314ac <fputs@plt+0x203e4>
   6196c:	mov	r3, r5
   61970:	add	r2, sp, #88	; 0x58
   61974:	mov	r1, #27
   61978:	mov	r9, r0
   6197c:	mov	r0, r4
   61980:	bl	1efa8 <fputs@plt+0xdee0>
   61984:	mov	r2, r9
   61988:	mov	r1, #79	; 0x4f
   6198c:	str	r5, [sp]
   61990:	mov	r3, r0
   61994:	mov	r0, r6
   61998:	bl	314ac <fputs@plt+0x203e4>
   6199c:	ldr	r1, [sp, #32]
   619a0:	mov	r2, r0
   619a4:	mov	r0, r4
   619a8:	bl	1f0f0 <fputs@plt+0xe028>
   619ac:	ldr	r3, [sp, #40]	; 0x28
   619b0:	cmp	r3, r5
   619b4:	str	r0, [sp, #32]
   619b8:	beq	61c58 <fputs@plt+0x50b90>
   619bc:	mov	r3, r5
   619c0:	add	r2, sp, #72	; 0x48
   619c4:	mov	r1, #27
   619c8:	mov	r0, r4
   619cc:	bl	1efa8 <fputs@plt+0xdee0>
   619d0:	mov	r3, r5
   619d4:	add	r2, sp, #96	; 0x60
   619d8:	mov	r1, #27
   619dc:	mov	r9, r0
   619e0:	mov	r0, r4
   619e4:	bl	1efa8 <fputs@plt+0xdee0>
   619e8:	mov	r2, r9
   619ec:	mov	r1, #122	; 0x7a
   619f0:	str	r5, [sp]
   619f4:	mov	r3, r0
   619f8:	mov	r0, r6
   619fc:	bl	314ac <fputs@plt+0x203e4>
   61a00:	mov	r3, r5
   61a04:	add	r2, sp, #80	; 0x50
   61a08:	mov	r1, #27
   61a0c:	mov	r9, r0
   61a10:	mov	r0, r4
   61a14:	bl	1efa8 <fputs@plt+0xdee0>
   61a18:	mov	r3, r5
   61a1c:	add	r2, sp, #96	; 0x60
   61a20:	mov	r1, #27
   61a24:	str	r0, [sp, #48]	; 0x30
   61a28:	mov	r0, r4
   61a2c:	bl	1efa8 <fputs@plt+0xdee0>
   61a30:	ldr	r2, [sp, #48]	; 0x30
   61a34:	mov	r1, #122	; 0x7a
   61a38:	str	r5, [sp]
   61a3c:	mov	r3, r0
   61a40:	mov	r0, r6
   61a44:	bl	314ac <fputs@plt+0x203e4>
   61a48:	mov	r2, r9
   61a4c:	mov	r1, #73	; 0x49
   61a50:	str	r5, [sp]
   61a54:	mov	r3, r0
   61a58:	mov	r0, r6
   61a5c:	bl	314ac <fputs@plt+0x203e4>
   61a60:	ldr	r1, [sp, #28]
   61a64:	mov	r2, r0
   61a68:	mov	r0, r4
   61a6c:	bl	1f0f0 <fputs@plt+0xe028>
   61a70:	cmp	fp, #6
   61a74:	str	r0, [sp, #28]
   61a78:	bne	61cc4 <fputs@plt+0x50bfc>
   61a7c:	add	r8, r8, #1
   61a80:	ldr	r3, [r7, #20]
   61a84:	cmp	r8, r3
   61a88:	blt	618a4 <fputs@plt+0x507dc>
   61a8c:	ldr	r1, [sp, #68]	; 0x44
   61a90:	mov	r0, r4
   61a94:	bl	1d524 <fputs@plt+0xc45c>
   61a98:	ldr	r3, [r7]
   61a9c:	ldr	r3, [r3]
   61aa0:	mov	r0, r3
   61aa4:	str	r3, [sp, #44]	; 0x2c
   61aa8:	bl	1839c <fputs@plt+0x72d4>
   61aac:	cmp	fp, #6
   61ab0:	movne	r9, #0
   61ab4:	str	r0, [sp, #48]	; 0x30
   61ab8:	bne	61b40 <fputs@plt+0x50a78>
   61abc:	ldr	r3, [sp, #44]	; 0x2c
   61ac0:	str	r0, [sp, #100]	; 0x64
   61ac4:	ldr	r2, [pc, #740]	; 61db0 <fputs@plt+0x50ce8>
   61ac8:	mov	r1, #57	; 0x39
   61acc:	mov	r0, r4
   61ad0:	str	r3, [sp, #96]	; 0x60
   61ad4:	bl	1f230 <fputs@plt+0xe168>
   61ad8:	mov	r1, #0
   61adc:	mov	r5, #0
   61ae0:	subs	r2, r0, #0
   61ae4:	movne	r3, #2
   61ae8:	strbne	r3, [r2, #1]
   61aec:	ldr	r0, [r6]
   61af0:	bl	2997c <fputs@plt+0x188b4>
   61af4:	mov	r3, #0
   61af8:	mov	r1, r3
   61afc:	add	r2, sp, #96	; 0x60
   61b00:	mov	r8, r0
   61b04:	mov	r0, r4
   61b08:	bl	29488 <fputs@plt+0x183c0>
   61b0c:	str	r5, [sp, #20]
   61b10:	str	r5, [sp, #16]
   61b14:	str	r5, [sp, #12]
   61b18:	str	r5, [sp, #8]
   61b1c:	str	r5, [sp, #4]
   61b20:	str	r5, [sp]
   61b24:	ldr	r3, [sp, #32]
   61b28:	mov	r1, r8
   61b2c:	mov	r2, r0
   61b30:	mov	r0, r6
   61b34:	bl	29b34 <fputs@plt+0x18a6c>
   61b38:	str	r5, [sp, #32]
   61b3c:	mov	r9, r0
   61b40:	ldr	r3, [r4, #256]	; 0x100
   61b44:	mov	r0, r4
   61b48:	add	r3, r3, #1
   61b4c:	str	r3, [r4, #256]	; 0x100
   61b50:	ldr	r3, [sp, #48]	; 0x30
   61b54:	add	r2, r3, #73	; 0x49
   61b58:	mov	r3, #0
   61b5c:	bl	1f9d8 <fputs@plt+0xe910>
   61b60:	subs	r5, r0, #0
   61b64:	moveq	r8, r5
   61b68:	beq	61c00 <fputs@plt+0x50b38>
   61b6c:	add	r0, r5, #72	; 0x48
   61b70:	add	r8, r5, #36	; 0x24
   61b74:	ldr	r2, [sp, #48]	; 0x30
   61b78:	ldr	r1, [sp, #44]	; 0x2c
   61b7c:	str	r8, [r5, #28]
   61b80:	str	r0, [r5, #48]	; 0x30
   61b84:	bl	10f3c <memcpy@plt>
   61b88:	mov	r2, #1
   61b8c:	ldr	r1, [sp, #32]
   61b90:	mov	r0, r4
   61b94:	bl	21e40 <fputs@plt+0x10d78>
   61b98:	mov	r2, #1
   61b9c:	ldr	r1, [sp, #36]	; 0x24
   61ba0:	str	r0, [r5, #52]	; 0x34
   61ba4:	mov	r0, r4
   61ba8:	bl	21e48 <fputs@plt+0x10d80>
   61bac:	mov	r2, #1
   61bb0:	mov	r1, r9
   61bb4:	str	r0, [r5, #56]	; 0x38
   61bb8:	mov	r0, r4
   61bbc:	bl	22420 <fputs@plt+0x11358>
   61bc0:	ldr	r3, [sp, #28]
   61bc4:	cmp	r3, #0
   61bc8:	str	r0, [r5, #44]	; 0x2c
   61bcc:	beq	61c00 <fputs@plt+0x50b38>
   61bd0:	mov	r3, #0
   61bd4:	str	r3, [sp]
   61bd8:	ldr	r2, [sp, #28]
   61bdc:	mov	r1, #19
   61be0:	mov	r0, r6
   61be4:	bl	314ac <fputs@plt+0x203e4>
   61be8:	mov	r2, #1
   61bec:	str	r0, [sp, #28]
   61bf0:	mov	r1, r0
   61bf4:	mov	r0, r4
   61bf8:	bl	21e40 <fputs@plt+0x10d78>
   61bfc:	str	r0, [r5, #12]
   61c00:	ldr	r3, [r4, #256]	; 0x100
   61c04:	ldr	r1, [sp, #32]
   61c08:	sub	r3, r3, #1
   61c0c:	str	r3, [r4, #256]	; 0x100
   61c10:	mov	r0, r4
   61c14:	bl	1e430 <fputs@plt+0xd368>
   61c18:	ldr	r1, [sp, #28]
   61c1c:	mov	r0, r4
   61c20:	bl	1e430 <fputs@plt+0xd368>
   61c24:	ldr	r1, [sp, #36]	; 0x24
   61c28:	mov	r0, r4
   61c2c:	bl	1e4b4 <fputs@plt+0xd3ec>
   61c30:	mov	r1, r9
   61c34:	mov	r0, r4
   61c38:	bl	1e428 <fputs@plt+0xd360>
   61c3c:	ldrb	r3, [r4, #69]	; 0x45
   61c40:	cmp	r3, #1
   61c44:	bne	61d28 <fputs@plt+0x50c60>
   61c48:	mov	r1, r5
   61c4c:	mov	r0, r4
   61c50:	bl	1e93c <fputs@plt+0xd874>
   61c54:	b	6189c <fputs@plt+0x507d4>
   61c58:	cmp	fp, #6
   61c5c:	beq	61a7c <fputs@plt+0x509b4>
   61c60:	cmp	fp, #9
   61c64:	beq	61a7c <fputs@plt+0x509b4>
   61c68:	cmp	fp, #8
   61c6c:	bne	61d14 <fputs@plt+0x50c4c>
   61c70:	ldr	r3, [r7]
   61c74:	ldr	r2, [sp, #44]	; 0x2c
   61c78:	ldr	r3, [r3, #4]
   61c7c:	add	r3, r3, r2
   61c80:	ldr	r1, [r3, #4]
   61c84:	cmp	r1, #0
   61c88:	beq	61d14 <fputs@plt+0x50c4c>
   61c8c:	mov	r2, #0
   61c90:	mov	r0, r4
   61c94:	bl	21e40 <fputs@plt+0x10d78>
   61c98:	mov	r2, r0
   61c9c:	ldr	r1, [sp, #36]	; 0x24
   61ca0:	ldr	r0, [r6]
   61ca4:	bl	2997c <fputs@plt+0x188b4>
   61ca8:	mov	r3, #0
   61cac:	add	r2, sp, #88	; 0x58
   61cb0:	str	r0, [sp, #36]	; 0x24
   61cb4:	mov	r1, r0
   61cb8:	mov	r0, r6
   61cbc:	bl	1eed0 <fputs@plt+0xde08>
   61cc0:	b	61a7c <fputs@plt+0x509b4>
   61cc4:	cmp	fp, #9
   61cc8:	bne	61c68 <fputs@plt+0x50ba0>
   61ccc:	mov	r3, r5
   61cd0:	add	r2, sp, #80	; 0x50
   61cd4:	mov	r1, #27
   61cd8:	mov	r0, r4
   61cdc:	bl	1efa8 <fputs@plt+0xdee0>
   61ce0:	mov	r3, r5
   61ce4:	add	r2, sp, #96	; 0x60
   61ce8:	mov	r1, #27
   61cec:	mov	r9, r0
   61cf0:	mov	r0, r4
   61cf4:	bl	1efa8 <fputs@plt+0xdee0>
   61cf8:	mov	r2, r9
   61cfc:	mov	r1, #122	; 0x7a
   61d00:	str	r5, [sp]
   61d04:	mov	r3, r0
   61d08:	mov	r0, r6
   61d0c:	bl	314ac <fputs@plt+0x203e4>
   61d10:	b	61c98 <fputs@plt+0x50bd0>
   61d14:	mov	r3, #0
   61d18:	str	r3, [sp]
   61d1c:	mov	r2, r3
   61d20:	mov	r1, #101	; 0x65
   61d24:	b	61d08 <fputs@plt+0x50c40>
   61d28:	cmp	fp, #6
   61d2c:	moveq	r3, #119	; 0x77
   61d30:	beq	61d54 <fputs@plt+0x50c8c>
   61d34:	cmp	fp, #9
   61d38:	beq	61d44 <fputs@plt+0x50c7c>
   61d3c:	mov	r3, #110	; 0x6e
   61d40:	b	61d54 <fputs@plt+0x50c8c>
   61d44:	ldr	r3, [sp, #40]	; 0x28
   61d48:	cmp	r3, #0
   61d4c:	moveq	r3, #109	; 0x6d
   61d50:	bne	61d3c <fputs@plt+0x50c74>
   61d54:	strb	r3, [r8]
   61d58:	ldr	r3, [sl, #64]	; 0x40
   61d5c:	str	r5, [r8, #4]
   61d60:	str	r3, [r5, #20]
   61d64:	str	r3, [r5, #24]
   61d68:	ldr	r3, [sp, #52]	; 0x34
   61d6c:	str	r5, [r3, #28]
   61d70:	ldrb	r3, [sp, #56]	; 0x38
   61d74:	strb	r3, [r5, #8]
   61d78:	mov	r2, #2
   61d7c:	mov	r3, #0
   61d80:	mov	r1, r5
   61d84:	stm	sp, {r2, r3}
   61d88:	mov	r0, r6
   61d8c:	ldr	r3, [sp, #60]	; 0x3c
   61d90:	mov	r2, sl
   61d94:	bl	616f4 <fputs@plt+0x5062c>
   61d98:	b	6189c <fputs@plt+0x507d4>
   61d9c:	cmp	r5, #0
   61da0:	bne	61d78 <fputs@plt+0x50cb0>
   61da4:	b	6189c <fputs@plt+0x507d4>
   61da8:	andeq	r3, r7, ip, lsl sp
   61dac:	andeq	r3, r7, r4, lsr #26
   61db0:	strdeq	r6, [r7], -lr
   61db4:	push	{r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
   61db8:	mov	r5, r0
   61dbc:	ldr	r8, [sp, #40]	; 0x28
   61dc0:	ldr	r9, [sp, #52]	; 0x34
   61dc4:	ldr	sl, [sp, #56]	; 0x38
   61dc8:	mov	r4, r1
   61dcc:	mov	r6, r2
   61dd0:	mov	r7, r3
   61dd4:	cmp	r4, #0
   61dd8:	bne	61de4 <fputs@plt+0x50d1c>
   61ddc:	add	sp, sp, #8
   61de0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   61de4:	ldrb	r3, [r4, #8]
   61de8:	cmp	r3, r6
   61dec:	bne	61e28 <fputs@plt+0x50d60>
   61df0:	ldrb	r3, [r4, #9]
   61df4:	cmp	r3, r8
   61df8:	bne	61e28 <fputs@plt+0x50d60>
   61dfc:	mov	r1, r7
   61e00:	ldr	r0, [r4, #16]
   61e04:	bl	1beec <fputs@plt+0xae24>
   61e08:	cmp	r0, #0
   61e0c:	beq	61e28 <fputs@plt+0x50d60>
   61e10:	stm	sp, {r9, sl}
   61e14:	ldr	r3, [sp, #48]	; 0x30
   61e18:	ldr	r2, [sp, #44]	; 0x2c
   61e1c:	mov	r1, r4
   61e20:	mov	r0, r5
   61e24:	bl	616f4 <fputs@plt+0x5062c>
   61e28:	ldr	r4, [r4, #32]
   61e2c:	b	61dd4 <fputs@plt+0x50d0c>
   61e30:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   61e34:	sub	sp, sp, #68	; 0x44
   61e38:	ldr	r5, [r0, #8]
   61e3c:	str	r3, [sp, #28]
   61e40:	ldr	r3, [sp, #104]	; 0x68
   61e44:	mov	r6, r0
   61e48:	str	r3, [sp, #60]	; 0x3c
   61e4c:	ldr	r3, [sp, #108]	; 0x6c
   61e50:	ldr	r0, [r5, #24]
   61e54:	str	r3, [sp, #40]	; 0x28
   61e58:	ldrsh	r3, [sp, #112]	; 0x70
   61e5c:	mov	r4, r1
   61e60:	str	r2, [sp, #24]
   61e64:	str	r3, [sp, #52]	; 0x34
   61e68:	ldrb	r3, [sp, #116]	; 0x74
   61e6c:	str	r3, [sp, #56]	; 0x38
   61e70:	ldrb	r3, [sp, #120]	; 0x78
   61e74:	str	r3, [sp, #44]	; 0x2c
   61e78:	ldrb	r3, [sp, #124]	; 0x7c
   61e7c:	str	r3, [sp, #32]
   61e80:	ldr	r3, [sp, #128]	; 0x80
   61e84:	str	r3, [sp, #36]	; 0x24
   61e88:	bl	2823c <fputs@plt+0x17174>
   61e8c:	ldrb	r3, [r4, #42]	; 0x2a
   61e90:	tst	r3, #32
   61e94:	moveq	r3, #70	; 0x46
   61e98:	movne	r3, #68	; 0x44
   61e9c:	str	r3, [sp, #48]	; 0x30
   61ea0:	ldr	r3, [sp, #32]
   61ea4:	cmp	r3, #0
   61ea8:	mov	fp, r0
   61eac:	bne	61ed4 <fputs@plt+0x50e0c>
   61eb0:	ldr	r3, [sp, #52]	; 0x34
   61eb4:	ldr	r2, [sp, #28]
   61eb8:	str	r3, [sp, #4]
   61ebc:	ldr	r3, [sp, #40]	; 0x28
   61ec0:	ldr	r1, [sp, #48]	; 0x30
   61ec4:	str	r3, [sp]
   61ec8:	mov	r3, r0
   61ecc:	mov	r0, r5
   61ed0:	bl	2842c <fputs@plt+0x17364>
   61ed4:	ldr	r3, [r6]
   61ed8:	ldr	r3, [r3, #24]
   61edc:	tst	r3, #524288	; 0x80000
   61ee0:	bne	62128 <fputs@plt+0x51060>
   61ee4:	ldr	r3, [sp, #24]
   61ee8:	cmp	r3, #0
   61eec:	moveq	r8, r3
   61ef0:	beq	62000 <fputs@plt+0x50f38>
   61ef4:	ldr	r3, [sp, #44]	; 0x2c
   61ef8:	str	r4, [sp, #4]
   61efc:	str	r3, [sp, #8]
   61f00:	mov	r3, #3
   61f04:	str	r3, [sp]
   61f08:	mov	r3, #0
   61f0c:	mov	r2, r3
   61f10:	ldr	r1, [sp, #24]
   61f14:	mov	r0, r6
   61f18:	bl	6166c <fputs@plt+0x505a4>
   61f1c:	ldr	r3, [r6]
   61f20:	ldr	sl, [r3, #24]
   61f24:	ands	sl, sl, #524288	; 0x80000
   61f28:	mov	r7, r0
   61f2c:	moveq	r0, sl
   61f30:	beq	61f40 <fputs@plt+0x50e78>
   61f34:	mov	r1, r4
   61f38:	mov	r0, r6
   61f3c:	bl	32ae0 <fputs@plt+0x21a18>
   61f40:	ldrsh	r3, [r4, #34]	; 0x22
   61f44:	ldr	r9, [r6, #76]	; 0x4c
   61f48:	orr	sl, r7, r0
   61f4c:	add	r3, r3, #1
   61f50:	add	r3, r3, r9
   61f54:	add	r8, r9, #1
   61f58:	str	r3, [r6, #76]	; 0x4c
   61f5c:	ldr	r2, [sp, #40]	; 0x28
   61f60:	mov	r3, r8
   61f64:	mov	r1, #30
   61f68:	mov	r0, r5
   61f6c:	bl	2883c <fputs@plt+0x17774>
   61f70:	mov	r7, #0
   61f74:	add	r9, r9, #2
   61f78:	ldrsh	r3, [r4, #34]	; 0x22
   61f7c:	cmp	r7, r3
   61f80:	blt	6213c <fputs@plt+0x51074>
   61f84:	ldr	r3, [sp, #44]	; 0x2c
   61f88:	ldr	r7, [r5, #32]
   61f8c:	str	r3, [sp, #12]
   61f90:	mov	r3, #1
   61f94:	str	r3, [sp]
   61f98:	str	fp, [sp, #16]
   61f9c:	mov	r3, #0
   61fa0:	stmib	sp, {r4, r8}
   61fa4:	mov	r2, #109	; 0x6d
   61fa8:	ldr	r1, [sp, #24]
   61fac:	mov	r0, r6
   61fb0:	bl	61db4 <fputs@plt+0x50cec>
   61fb4:	ldr	r3, [r5, #32]
   61fb8:	cmp	r7, r3
   61fbc:	bge	61fe4 <fputs@plt+0x50f1c>
   61fc0:	ldr	r3, [sp, #52]	; 0x34
   61fc4:	ldr	r2, [sp, #28]
   61fc8:	str	r3, [sp, #4]
   61fcc:	ldr	r3, [sp, #40]	; 0x28
   61fd0:	ldr	r1, [sp, #48]	; 0x30
   61fd4:	str	r3, [sp]
   61fd8:	mov	r0, r5
   61fdc:	mov	r3, fp
   61fe0:	bl	2842c <fputs@plt+0x17364>
   61fe4:	mov	r3, #0
   61fe8:	str	r3, [sp, #4]
   61fec:	str	r3, [sp]
   61ff0:	mov	r2, r8
   61ff4:	mov	r1, r4
   61ff8:	mov	r0, r6
   61ffc:	bl	5f790 <fputs@plt+0x4e6c8>
   62000:	ldr	r7, [r4, #12]
   62004:	cmp	r7, #0
   62008:	bne	620bc <fputs@plt+0x50ff4>
   6200c:	ldr	r3, [sp, #36]	; 0x24
   62010:	ldr	r2, [sp, #28]
   62014:	str	r3, [sp, #4]
   62018:	mov	r1, r4
   6201c:	ldr	r3, [sp, #60]	; 0x3c
   62020:	mov	r0, r6
   62024:	str	r7, [sp]
   62028:	bl	52d34 <fputs@plt+0x41c6c>
   6202c:	ldr	r3, [sp, #56]	; 0x38
   62030:	ldr	r2, [sp, #28]
   62034:	adds	r3, r3, #0
   62038:	movne	r3, #1
   6203c:	mov	r1, #95	; 0x5f
   62040:	mov	r0, r5
   62044:	bl	2883c <fputs@plt+0x17774>
   62048:	ldr	r3, [sp, #56]	; 0x38
   6204c:	cmp	r3, #0
   62050:	beq	62068 <fputs@plt+0x50fa0>
   62054:	mov	r3, r7
   62058:	ldr	r2, [r4]
   6205c:	mvn	r1, #0
   62060:	mov	r0, r5
   62064:	bl	24948 <fputs@plt+0x13880>
   62068:	ldr	r3, [sp, #32]
   6206c:	cmp	r3, #0
   62070:	beq	6217c <fputs@plt+0x510b4>
   62074:	mov	r1, #4
   62078:	mov	r0, r5
   6207c:	bl	1b1a0 <fputs@plt+0xa0d8>
   62080:	ldr	r3, [sp, #36]	; 0x24
   62084:	cmp	r3, #0
   62088:	blt	6209c <fputs@plt+0x50fd4>
   6208c:	ldr	r2, [sp, #36]	; 0x24
   62090:	mov	r1, #95	; 0x5f
   62094:	mov	r0, r5
   62098:	bl	287d8 <fputs@plt+0x17710>
   6209c:	ldr	r3, [sp, #32]
   620a0:	cmp	r3, #2
   620a4:	beq	620b0 <fputs@plt+0x50fe8>
   620a8:	mov	r3, #0
   620ac:	str	r3, [sp, #32]
   620b0:	ldr	r1, [sp, #32]
   620b4:	mov	r0, r5
   620b8:	bl	1b1a0 <fputs@plt+0xa0d8>
   620bc:	ldr	r3, [r6]
   620c0:	ldr	r3, [r3, #24]
   620c4:	tst	r3, #524288	; 0x80000
   620c8:	beq	620e8 <fputs@plt+0x51020>
   620cc:	mov	r2, #0
   620d0:	str	r2, [sp, #4]
   620d4:	str	r2, [sp]
   620d8:	mov	r3, r8
   620dc:	mov	r1, r4
   620e0:	mov	r0, r6
   620e4:	bl	617a0 <fputs@plt+0x506d8>
   620e8:	ldr	r3, [sp, #44]	; 0x2c
   620ec:	ldr	r1, [sp, #24]
   620f0:	str	r3, [sp, #12]
   620f4:	mov	r3, #2
   620f8:	str	r3, [sp]
   620fc:	mov	r0, r6
   62100:	str	fp, [sp, #16]
   62104:	stmib	sp, {r4, r8}
   62108:	mov	r3, #0
   6210c:	mov	r2, #109	; 0x6d
   62110:	bl	61db4 <fputs@plt+0x50cec>
   62114:	mov	r1, fp
   62118:	mov	r0, r5
   6211c:	add	sp, sp, #68	; 0x44
   62120:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   62124:	b	16284 <fputs@plt+0x51bc>
   62128:	mov	r0, r4
   6212c:	bl	1be78 <fputs@plt+0xadb0>
   62130:	cmp	r0, #0
   62134:	beq	61ee4 <fputs@plt+0x50e1c>
   62138:	b	61ef4 <fputs@plt+0x50e2c>
   6213c:	cmn	sl, #1
   62140:	beq	62158 <fputs@plt+0x51090>
   62144:	cmp	r7, #31
   62148:	bgt	62174 <fputs@plt+0x510ac>
   6214c:	mov	r3, #1
   62150:	ands	r3, sl, r3, lsl r7
   62154:	beq	62174 <fputs@plt+0x510ac>
   62158:	add	r3, r9, r7
   6215c:	str	r3, [sp]
   62160:	ldr	r2, [sp, #28]
   62164:	mov	r3, r7
   62168:	mov	r1, r4
   6216c:	mov	r0, r5
   62170:	bl	38e68 <fputs@plt+0x27da0>
   62174:	add	r7, r7, #1
   62178:	b	61f78 <fputs@plt+0x50eb0>
   6217c:	ldr	r3, [sp, #36]	; 0x24
   62180:	cmp	r3, #0
   62184:	bge	6208c <fputs@plt+0x50fc4>
   62188:	b	620a8 <fputs@plt+0x50fe0>
   6218c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   62190:	sub	sp, sp, #148	; 0x94
   62194:	mov	r3, #0
   62198:	str	r3, [sp, #88]	; 0x58
   6219c:	str	r3, [sp, #92]	; 0x5c
   621a0:	str	r3, [sp, #96]	; 0x60
   621a4:	str	r3, [sp, #100]	; 0x64
   621a8:	ldr	r3, [r0]
   621ac:	str	r1, [sp, #76]	; 0x4c
   621b0:	str	r3, [sp, #32]
   621b4:	ldr	r3, [r0, #68]	; 0x44
   621b8:	str	r2, [sp, #72]	; 0x48
   621bc:	cmp	r3, #0
   621c0:	beq	6220c <fputs@plt+0x51144>
   621c4:	mov	r7, #0
   621c8:	ldr	r3, [sp, #100]	; 0x64
   621cc:	ldr	r1, [sp, #76]	; 0x4c
   621d0:	cmp	r3, #0
   621d4:	ldr	r0, [sp, #32]
   621d8:	ldrne	r2, [sp, #96]	; 0x60
   621dc:	strne	r2, [r3, #496]	; 0x1f0
   621e0:	movne	r3, #0
   621e4:	strne	r3, [sp, #100]	; 0x64
   621e8:	bl	1e2b4 <fputs@plt+0xd1ec>
   621ec:	ldr	r1, [sp, #72]	; 0x48
   621f0:	ldr	r0, [sp, #32]
   621f4:	bl	1e430 <fputs@plt+0xd368>
   621f8:	mov	r1, r7
   621fc:	ldr	r0, [sp, #32]
   62200:	bl	1d524 <fputs@plt+0xc45c>
   62204:	add	sp, sp, #148	; 0x94
   62208:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6220c:	ldr	r3, [sp, #32]
   62210:	ldrb	r5, [r3, #69]	; 0x45
   62214:	cmp	r5, #0
   62218:	bne	621c4 <fputs@plt+0x510fc>
   6221c:	mov	r4, r0
   62220:	bl	5f734 <fputs@plt+0x4e66c>
   62224:	subs	r6, r0, #0
   62228:	beq	621c4 <fputs@plt+0x510fc>
   6222c:	mov	r3, r5
   62230:	str	r5, [sp]
   62234:	mov	r2, #109	; 0x6d
   62238:	mov	r1, r6
   6223c:	mov	r0, r4
   62240:	bl	1bf4c <fputs@plt+0xae84>
   62244:	ldr	r3, [r6, #12]
   62248:	str	r3, [sp, #56]	; 0x38
   6224c:	subs	r3, r0, #0
   62250:	str	r3, [sp, #84]	; 0x54
   62254:	movne	r3, #1
   62258:	bne	62280 <fputs@plt+0x511b8>
   6225c:	ldr	r3, [r4]
   62260:	ldr	r3, [r3, #24]
   62264:	ands	r3, r3, #524288	; 0x80000
   62268:	str	r3, [sp, #64]	; 0x40
   6226c:	beq	62284 <fputs@plt+0x511bc>
   62270:	mov	r0, r6
   62274:	bl	1be78 <fputs@plt+0xadb0>
   62278:	adds	r3, r0, #0
   6227c:	movne	r3, #1
   62280:	str	r3, [sp, #64]	; 0x40
   62284:	mov	r1, r6
   62288:	mov	r0, r4
   6228c:	bl	47f14 <fputs@plt+0x36e4c>
   62290:	cmp	r0, #0
   62294:	bne	621c4 <fputs@plt+0x510fc>
   62298:	ldr	r3, [sp, #84]	; 0x54
   6229c:	mov	r1, r6
   622a0:	adds	r2, r3, #0
   622a4:	movne	r2, #1
   622a8:	mov	r0, r4
   622ac:	bl	3282c <fputs@plt+0x21764>
   622b0:	subs	r3, r0, #0
   622b4:	str	r3, [sp, #48]	; 0x30
   622b8:	bne	621c4 <fputs@plt+0x510fc>
   622bc:	ldr	r1, [r6, #64]	; 0x40
   622c0:	ldr	r0, [sp, #32]
   622c4:	bl	17478 <fputs@plt+0x63b0>
   622c8:	ldr	r3, [sp, #32]
   622cc:	mov	r1, #9
   622d0:	ldr	r3, [r3, #16]
   622d4:	ldr	r3, [r3, r0, lsl #4]
   622d8:	mov	r9, r0
   622dc:	str	r3, [sp]
   622e0:	mov	r0, r4
   622e4:	ldr	r3, [sp, #48]	; 0x30
   622e8:	ldr	r2, [r6]
   622ec:	bl	30ec0 <fputs@plt+0x1fdf8>
   622f0:	cmp	r0, #1
   622f4:	mov	r7, r0
   622f8:	beq	621c4 <fputs@plt+0x510fc>
   622fc:	ldr	fp, [r4, #72]	; 0x48
   62300:	ldr	sl, [r6, #8]
   62304:	add	r3, fp, #1
   62308:	str	r3, [r4, #72]	; 0x48
   6230c:	str	r3, [sp, #40]	; 0x28
   62310:	ldr	r3, [sp, #76]	; 0x4c
   62314:	str	fp, [r3, #52]	; 0x34
   62318:	cmp	sl, #0
   6231c:	bne	62514 <fputs@plt+0x5144c>
   62320:	ldr	r3, [sp, #56]	; 0x38
   62324:	mov	r0, r4
   62328:	cmp	r3, #0
   6232c:	ldrne	r3, [r6]
   62330:	ldrne	r2, [r4, #496]	; 0x1f0
   62334:	strne	r3, [r4, #496]	; 0x1f0
   62338:	strne	r4, [sp, #100]	; 0x64
   6233c:	strne	r2, [sp, #96]	; 0x60
   62340:	bl	283d4 <fputs@plt+0x1730c>
   62344:	subs	r5, r0, #0
   62348:	beq	621c4 <fputs@plt+0x510fc>
   6234c:	ldrb	r3, [r4, #18]
   62350:	mov	r2, r9
   62354:	mov	r1, #1
   62358:	cmp	r3, #0
   6235c:	mov	r0, r4
   62360:	ldrbeq	r3, [r5, #89]	; 0x59
   62364:	orreq	r3, r3, #4
   62368:	strbeq	r3, [r5, #89]	; 0x59
   6236c:	bl	4ab8c <fputs@plt+0x39ac4>
   62370:	ldr	r3, [sp, #56]	; 0x38
   62374:	cmp	r3, #0
   62378:	beq	62398 <fputs@plt+0x512d0>
   6237c:	mov	r3, fp
   62380:	ldr	r2, [sp, #72]	; 0x48
   62384:	mov	r1, r6
   62388:	mov	r0, r4
   6238c:	bl	557f8 <fputs@plt+0x44730>
   62390:	str	fp, [sp, #92]	; 0x5c
   62394:	str	fp, [sp, #88]	; 0x58
   62398:	mov	r2, #32
   6239c:	mov	r1, #0
   623a0:	add	r0, sp, #112	; 0x70
   623a4:	bl	10eac <memset@plt>
   623a8:	ldr	r3, [sp, #76]	; 0x4c
   623ac:	ldr	r1, [sp, #72]	; 0x48
   623b0:	add	r0, sp, #112	; 0x70
   623b4:	str	r4, [sp, #112]	; 0x70
   623b8:	str	r3, [sp, #116]	; 0x74
   623bc:	bl	31200 <fputs@plt+0x20138>
   623c0:	subs	r8, r0, #0
   623c4:	bne	621c4 <fputs@plt+0x510fc>
   623c8:	ldr	r3, [sp, #32]
   623cc:	ldr	r3, [r3, #24]
   623d0:	tst	r3, #128	; 0x80
   623d4:	mvneq	r3, #0
   623d8:	streq	r3, [sp, #52]	; 0x34
   623dc:	beq	62400 <fputs@plt+0x51338>
   623e0:	ldr	r3, [r4, #76]	; 0x4c
   623e4:	mov	r2, r8
   623e8:	add	r3, r3, #1
   623ec:	str	r3, [r4, #76]	; 0x4c
   623f0:	mov	r1, #22
   623f4:	mov	r0, r5
   623f8:	str	r3, [sp, #52]	; 0x34
   623fc:	bl	2883c <fputs@plt+0x17774>
   62400:	ldr	r3, [sp, #72]	; 0x48
   62404:	cmp	r7, #0
   62408:	cmpeq	r3, #0
   6240c:	ldr	r3, [sp, #64]	; 0x40
   62410:	bne	62550 <fputs@plt+0x51488>
   62414:	cmp	r3, #0
   62418:	bne	62680 <fputs@plt+0x515b8>
   6241c:	ldrb	r3, [r6, #42]	; 0x2a
   62420:	tst	r3, #16
   62424:	movne	r7, #8192	; 0x2000
   62428:	bne	6255c <fputs@plt+0x51494>
   6242c:	ldr	r3, [r6]
   62430:	mov	r1, r9
   62434:	str	r3, [sp]
   62438:	mov	r0, r4
   6243c:	mov	r3, #1
   62440:	ldr	r2, [r6, #28]
   62444:	bl	28170 <fputs@plt+0x170a8>
   62448:	ldrb	r3, [r6, #42]	; 0x2a
   6244c:	tst	r3, #32
   62450:	bne	62480 <fputs@plt+0x513b8>
   62454:	mvn	r3, #1
   62458:	str	r3, [sp, #8]
   6245c:	ldr	r3, [r6]
   62460:	mov	r1, #119	; 0x77
   62464:	str	r3, [sp, #4]
   62468:	ldr	r3, [sp, #52]	; 0x34
   6246c:	mov	r0, r5
   62470:	str	r3, [sp]
   62474:	mov	r3, r9
   62478:	ldr	r2, [r6, #28]
   6247c:	bl	28464 <fputs@plt+0x1739c>
   62480:	ldr	r7, [r6, #8]
   62484:	mov	r6, #119	; 0x77
   62488:	cmp	r7, #0
   6248c:	bne	62534 <fputs@plt+0x5146c>
   62490:	ldrb	r3, [r4, #18]
   62494:	cmp	r3, #0
   62498:	bne	624b0 <fputs@plt+0x513e8>
   6249c:	ldr	r3, [r4, #420]	; 0x1a4
   624a0:	cmp	r3, #0
   624a4:	bne	624b0 <fputs@plt+0x513e8>
   624a8:	mov	r0, r4
   624ac:	bl	119b4 <fputs@plt+0x8ec>
   624b0:	ldr	r3, [sp, #32]
   624b4:	ldr	r3, [r3, #24]
   624b8:	tst	r3, #128	; 0x80
   624bc:	beq	621c8 <fputs@plt+0x51100>
   624c0:	ldrb	r3, [r4, #18]
   624c4:	cmp	r3, #0
   624c8:	bne	621c8 <fputs@plt+0x51100>
   624cc:	ldr	r4, [r4, #420]	; 0x1a4
   624d0:	cmp	r4, #0
   624d4:	bne	621c8 <fputs@plt+0x51100>
   624d8:	ldr	r2, [sp, #52]	; 0x34
   624dc:	mov	r3, #1
   624e0:	mov	r1, #33	; 0x21
   624e4:	mov	r0, r5
   624e8:	bl	2883c <fputs@plt+0x17774>
   624ec:	mov	r0, r5
   624f0:	mov	r1, #1
   624f4:	bl	23c7c <fputs@plt+0x12bb4>
   624f8:	str	r4, [sp]
   624fc:	ldr	r3, [pc, #1492]	; 62ad8 <fputs@plt+0x51a10>
   62500:	mov	r2, r4
   62504:	mov	r1, r4
   62508:	mov	r0, r5
   6250c:	bl	278ac <fputs@plt+0x167e4>
   62510:	b	621c8 <fputs@plt+0x51100>
   62514:	ldr	r3, [r4, #72]	; 0x48
   62518:	ldr	sl, [sl, #20]
   6251c:	add	r3, r3, #1
   62520:	str	r3, [r4, #72]	; 0x48
   62524:	ldr	r3, [sp, #48]	; 0x30
   62528:	add	r3, r3, #1
   6252c:	str	r3, [sp, #48]	; 0x30
   62530:	b	62318 <fputs@plt+0x51250>
   62534:	ldr	r2, [r7, #44]	; 0x2c
   62538:	mov	r3, r9
   6253c:	mov	r1, r6
   62540:	mov	r0, r5
   62544:	bl	2883c <fputs@plt+0x17774>
   62548:	ldr	r7, [r7, #20]
   6254c:	b	62488 <fputs@plt+0x513c0>
   62550:	cmp	r3, #0
   62554:	moveq	r7, #8192	; 0x2000
   62558:	movne	r7, #0
   6255c:	ldrb	r2, [r6, #42]	; 0x2a
   62560:	orr	r7, r7, #12
   62564:	ands	r2, r2, #32
   62568:	bne	62688 <fputs@plt+0x515c0>
   6256c:	ldr	r3, [r4, #76]	; 0x4c
   62570:	mov	r1, #25
   62574:	add	r3, r3, #1
   62578:	str	r3, [r4, #76]	; 0x4c
   6257c:	mov	r0, r5
   62580:	mov	r9, r8
   62584:	str	r3, [sp, #60]	; 0x3c
   62588:	bl	2883c <fputs@plt+0x17774>
   6258c:	mov	r3, #1
   62590:	str	r8, [sp, #80]	; 0x50
   62594:	str	r8, [sp, #44]	; 0x2c
   62598:	str	r3, [sp, #36]	; 0x24
   6259c:	ldr	r3, [sp, #40]	; 0x28
   625a0:	str	r7, [sp, #4]
   625a4:	str	r3, [sp, #8]
   625a8:	mov	r3, #0
   625ac:	str	r3, [sp]
   625b0:	ldr	r2, [sp, #72]	; 0x48
   625b4:	ldr	r1, [sp, #76]	; 0x4c
   625b8:	mov	r0, r4
   625bc:	bl	4b1b0 <fputs@plt+0x3a0e8>
   625c0:	subs	r3, r0, #0
   625c4:	str	r3, [sp, #68]	; 0x44
   625c8:	beq	621c4 <fputs@plt+0x510fc>
   625cc:	mov	r2, r3
   625d0:	add	r3, sp, #104	; 0x68
   625d4:	ldr	r0, [r2, #60]!	; 0x3c
   625d8:	ldr	r1, [r2, #4]
   625dc:	stmia	r3!, {r0, r1}
   625e0:	ldr	r3, [sp, #68]	; 0x44
   625e4:	ldrb	r3, [r3, #40]	; 0x28
   625e8:	str	r3, [sp, #40]	; 0x28
   625ec:	ldr	r3, [sp, #32]
   625f0:	ldr	r3, [r3, #24]
   625f4:	tst	r3, #128	; 0x80
   625f8:	beq	62610 <fputs@plt+0x51548>
   625fc:	mov	r3, #1
   62600:	ldr	r2, [sp, #52]	; 0x34
   62604:	mov	r1, #37	; 0x25
   62608:	mov	r0, r5
   6260c:	bl	2883c <fputs@plt+0x17774>
   62610:	cmp	sl, #0
   62614:	movne	r7, r8
   62618:	bne	62714 <fputs@plt+0x5164c>
   6261c:	ldr	r3, [r4, #76]	; 0x4c
   62620:	mvn	r2, #0
   62624:	add	r3, r3, #1
   62628:	mov	r1, r6
   6262c:	stm	sp, {r3, sl}
   62630:	mov	r0, r4
   62634:	mov	r3, fp
   62638:	bl	38f24 <fputs@plt+0x27e5c>
   6263c:	ldr	r3, [r4, #76]	; 0x4c
   62640:	cmp	r0, r3
   62644:	ldr	r3, [sp, #40]	; 0x28
   62648:	strgt	r0, [r4, #76]	; 0x4c
   6264c:	cmp	r3, #0
   62650:	mov	r9, r0
   62654:	beq	628bc <fputs@plt+0x517f4>
   62658:	ldr	r3, [sp, #48]	; 0x30
   6265c:	ldr	r0, [sp, #32]
   62660:	add	r2, r3, #2
   62664:	asr	r3, r2, #31
   62668:	bl	1ed14 <fputs@plt+0xdc4c>
   6266c:	subs	r7, r0, #0
   62670:	bne	627a8 <fputs@plt+0x516e0>
   62674:	ldr	r0, [sp, #68]	; 0x44
   62678:	bl	28dd8 <fputs@plt+0x17d10>
   6267c:	b	621c8 <fputs@plt+0x51100>
   62680:	mov	r7, #0
   62684:	b	6255c <fputs@plt+0x51494>
   62688:	ldr	r0, [r6, #8]
   6268c:	bl	1be1c <fputs@plt+0xad54>
   62690:	mov	r1, #57	; 0x39
   62694:	ldrsh	r3, [r0, #50]	; 0x32
   62698:	mov	sl, r0
   6269c:	mov	r0, r5
   626a0:	str	r3, [sp, #36]	; 0x24
   626a4:	ldr	r2, [sp, #36]	; 0x24
   626a8:	ldr	r3, [r4, #76]	; 0x4c
   626ac:	add	r9, r3, #1
   626b0:	add	r3, r3, r2
   626b4:	str	r3, [r4, #76]	; 0x4c
   626b8:	ldr	r3, [r4, #72]	; 0x48
   626bc:	str	r3, [sp, #44]	; 0x2c
   626c0:	add	r3, r3, #1
   626c4:	str	r3, [r4, #72]	; 0x48
   626c8:	mov	r3, r2
   626cc:	ldr	r2, [sp, #44]	; 0x2c
   626d0:	bl	2883c <fputs@plt+0x17774>
   626d4:	mov	r1, sl
   626d8:	str	r0, [sp, #80]	; 0x50
   626dc:	mov	r0, r4
   626e0:	bl	32e78 <fputs@plt+0x21db0>
   626e4:	str	r8, [sp, #60]	; 0x3c
   626e8:	b	6259c <fputs@plt+0x514d4>
   626ec:	ldr	r2, [sl, #4]
   626f0:	lsl	r3, r7, #1
   626f4:	mov	r1, r6
   626f8:	ldrsh	r3, [r2, r3]
   626fc:	add	r2, r9, r7
   62700:	str	r2, [sp]
   62704:	mov	r0, r5
   62708:	mov	r2, fp
   6270c:	bl	38e68 <fputs@plt+0x27da0>
   62710:	add	r7, r7, #1
   62714:	ldr	r3, [sp, #36]	; 0x24
   62718:	cmp	r7, r3
   6271c:	blt	626ec <fputs@plt+0x51624>
   62720:	ldr	r3, [sp, #40]	; 0x28
   62724:	cmp	r3, #0
   62728:	bne	62658 <fputs@plt+0x51590>
   6272c:	ldr	r7, [r4, #76]	; 0x4c
   62730:	mov	r1, sl
   62734:	add	r7, r7, #1
   62738:	str	r7, [r4, #76]	; 0x4c
   6273c:	ldr	r0, [r4]
   62740:	bl	20560 <fputs@plt+0xf498>
   62744:	ldr	r3, [sp, #36]	; 0x24
   62748:	mov	r2, r9
   6274c:	mov	r1, #49	; 0x31
   62750:	str	r7, [sp]
   62754:	mov	r9, r7
   62758:	stmib	sp, {r0, r3}
   6275c:	mov	r0, r5
   62760:	bl	28464 <fputs@plt+0x1739c>
   62764:	mov	r3, r7
   62768:	ldr	r2, [sp, #44]	; 0x2c
   6276c:	mov	r1, #110	; 0x6e
   62770:	mov	r0, r5
   62774:	bl	2883c <fputs@plt+0x17774>
   62778:	ldr	r3, [sp, #40]	; 0x28
   6277c:	ldr	r0, [sp, #68]	; 0x44
   62780:	str	r3, [sp, #36]	; 0x24
   62784:	bl	28dd8 <fputs@plt+0x17d10>
   62788:	ldr	r3, [sp, #56]	; 0x38
   6278c:	str	r8, [sp, #48]	; 0x30
   62790:	cmp	r3, #0
   62794:	movne	r7, #0
   62798:	bne	628e4 <fputs@plt+0x5181c>
   6279c:	ldr	r7, [sp, #56]	; 0x38
   627a0:	str	r8, [sp, #80]	; 0x50
   627a4:	b	62834 <fputs@plt+0x5176c>
   627a8:	ldr	r3, [sp, #48]	; 0x30
   627ac:	mov	r1, #1
   627b0:	add	r2, r3, #1
   627b4:	bl	10eac <memset@plt>
   627b8:	ldr	r3, [sp, #48]	; 0x30
   627bc:	mov	r2, #0
   627c0:	add	r3, r7, r3
   627c4:	strb	r2, [r3, #1]
   627c8:	ldr	r3, [sp, #104]	; 0x68
   627cc:	cmp	r3, r2
   627d0:	subge	r3, r3, fp
   627d4:	strbge	r2, [r7, r3]
   627d8:	ldr	r3, [sp, #108]	; 0x6c
   627dc:	cmp	r3, #0
   627e0:	subge	r3, r3, fp
   627e4:	movge	r2, #0
   627e8:	strbge	r2, [r7, r3]
   627ec:	ldr	r3, [sp, #80]	; 0x50
   627f0:	cmp	r3, #0
   627f4:	beq	62804 <fputs@plt+0x5173c>
   627f8:	mov	r1, r3
   627fc:	mov	r0, r5
   62800:	bl	248ac <fputs@plt+0x137e4>
   62804:	ldr	r0, [r5, #24]
   62808:	bl	2823c <fputs@plt+0x17174>
   6280c:	ldr	r3, [sp, #56]	; 0x38
   62810:	cmp	r3, #0
   62814:	str	r0, [sp, #48]	; 0x30
   62818:	bne	62878 <fputs@plt+0x517b0>
   6281c:	ldr	r3, [sp, #40]	; 0x28
   62820:	cmp	r3, #2
   62824:	bne	627a0 <fputs@plt+0x516d8>
   62828:	mov	r0, r4
   6282c:	bl	287f0 <fputs@plt+0x17728>
   62830:	str	r0, [sp, #80]	; 0x50
   62834:	add	r3, sp, #92	; 0x5c
   62838:	str	r3, [sp, #12]
   6283c:	add	r3, sp, #88	; 0x58
   62840:	str	r3, [sp, #8]
   62844:	str	r7, [sp, #4]
   62848:	mov	r3, #8
   6284c:	str	fp, [sp]
   62850:	mov	r2, #55	; 0x37
   62854:	mov	r1, r6
   62858:	mov	r0, r4
   6285c:	bl	32f4c <fputs@plt+0x21e84>
   62860:	ldr	r3, [sp, #40]	; 0x28
   62864:	cmp	r3, #2
   62868:	bne	628d8 <fputs@plt+0x51810>
   6286c:	ldr	r1, [sp, #80]	; 0x50
   62870:	mov	r0, r5
   62874:	bl	1d4a4 <fputs@plt+0xc3dc>
   62878:	ldrb	r3, [r6, #42]	; 0x2a
   6287c:	tst	r3, #16
   62880:	bne	628b4 <fputs@plt+0x517ec>
   62884:	ldr	r2, [sp, #88]	; 0x58
   62888:	sub	r3, r2, fp
   6288c:	ldrb	r3, [r7, r3]
   62890:	cmp	r3, #0
   62894:	beq	628b4 <fputs@plt+0x517ec>
   62898:	ldr	r3, [sp, #36]	; 0x24
   6289c:	str	r9, [sp]
   628a0:	str	r3, [sp, #4]
   628a4:	mov	r1, #68	; 0x44
   628a8:	ldr	r3, [sp, #48]	; 0x30
   628ac:	mov	r0, r5
   628b0:	bl	2842c <fputs@plt+0x17364>
   628b4:	mov	fp, r8
   628b8:	b	62914 <fputs@plt+0x5184c>
   628bc:	mov	r3, r9
   628c0:	ldr	r2, [sp, #60]	; 0x3c
   628c4:	mov	r1, #129	; 0x81
   628c8:	mov	r0, r5
   628cc:	bl	2883c <fputs@plt+0x17774>
   628d0:	mov	r3, #1
   628d4:	b	6277c <fputs@plt+0x516b4>
   628d8:	ldr	r3, [sp, #40]	; 0x28
   628dc:	cmp	r3, #0
   628e0:	bne	62878 <fputs@plt+0x517b0>
   628e4:	cmp	sl, #0
   628e8:	beq	62a04 <fputs@plt+0x5193c>
   628ec:	ldr	r2, [sp, #44]	; 0x2c
   628f0:	mov	r1, #108	; 0x6c
   628f4:	mov	r0, r5
   628f8:	bl	287d8 <fputs@plt+0x17710>
   628fc:	mov	r3, r9
   62900:	ldr	r2, [sp, #44]	; 0x2c
   62904:	mov	r1, #101	; 0x65
   62908:	mov	fp, r0
   6290c:	mov	r0, r5
   62910:	bl	2883c <fputs@plt+0x17774>
   62914:	ldrb	r3, [r6, #42]	; 0x2a
   62918:	tst	r3, #16
   6291c:	beq	62a24 <fputs@plt+0x5195c>
   62920:	ldr	r1, [r6, #56]	; 0x38
   62924:	ldr	r0, [sp, #32]
   62928:	bl	1bfe0 <fputs@plt+0xaf18>
   6292c:	mov	r1, r6
   62930:	str	r0, [sp, #36]	; 0x24
   62934:	mov	r0, r4
   62938:	bl	3a348 <fputs@plt+0x29280>
   6293c:	ldr	r2, [sp, #36]	; 0x24
   62940:	mvn	r3, #9
   62944:	str	r3, [sp, #8]
   62948:	str	r2, [sp, #4]
   6294c:	mov	r3, #1
   62950:	mov	r2, #0
   62954:	mov	r1, #12
   62958:	str	r9, [sp]
   6295c:	mov	r0, r5
   62960:	bl	28464 <fputs@plt+0x1739c>
   62964:	mov	r1, #2
   62968:	mov	r0, r5
   6296c:	bl	1b1a0 <fputs@plt+0xa0d8>
   62970:	mov	r0, r4
   62974:	bl	16f34 <fputs@plt+0x5e6c>
   62978:	ldr	r3, [sp, #40]	; 0x28
   6297c:	cmp	r3, #1
   62980:	bne	62a90 <fputs@plt+0x519c8>
   62984:	ldr	r3, [r4, #416]	; 0x1a0
   62988:	cmp	r3, #0
   6298c:	strbeq	r3, [r4, #20]
   62990:	mov	r0, r5
   62994:	ldr	r1, [sp, #48]	; 0x30
   62998:	bl	16284 <fputs@plt+0x51bc>
   6299c:	ldr	r0, [sp, #68]	; 0x44
   629a0:	bl	28dd8 <fputs@plt+0x17d10>
   629a4:	ldr	r3, [sp, #56]	; 0x38
   629a8:	cmp	r3, #0
   629ac:	bne	62490 <fputs@plt+0x513c8>
   629b0:	ldrb	r3, [r6, #42]	; 0x2a
   629b4:	tst	r3, #16
   629b8:	bne	62490 <fputs@plt+0x513c8>
   629bc:	cmp	sl, #0
   629c0:	bne	629d4 <fputs@plt+0x5190c>
   629c4:	ldr	r2, [sp, #88]	; 0x58
   629c8:	mov	r1, #61	; 0x3d
   629cc:	mov	r0, r5
   629d0:	bl	287d8 <fputs@plt+0x17710>
   629d4:	ldr	r6, [r6, #8]
   629d8:	mov	r9, #61	; 0x3d
   629dc:	cmp	r6, #0
   629e0:	beq	62490 <fputs@plt+0x513c8>
   629e4:	ldr	r2, [sp, #92]	; 0x5c
   629e8:	mov	r1, r9
   629ec:	add	r2, r8, r2
   629f0:	mov	r0, r5
   629f4:	bl	287d8 <fputs@plt+0x17710>
   629f8:	add	r8, r8, #1
   629fc:	ldr	r6, [r6, #20]
   62a00:	b	629dc <fputs@plt+0x51914>
   62a04:	str	r9, [sp]
   62a08:	mov	r3, sl
   62a0c:	ldr	r2, [sp, #60]	; 0x3c
   62a10:	mov	r1, #130	; 0x82
   62a14:	mov	r0, r5
   62a18:	bl	28344 <fputs@plt+0x1727c>
   62a1c:	mov	fp, r0
   62a20:	b	62914 <fputs@plt+0x5184c>
   62a24:	ldr	r2, [sp, #64]	; 0x40
   62a28:	ldrb	r3, [r4, #18]
   62a2c:	cmp	r2, #0
   62a30:	clz	r3, r3
   62a34:	mvnne	r2, #0
   62a38:	lsr	r3, r3, #5
   62a3c:	bne	62a50 <fputs@plt+0x51988>
   62a40:	ldr	r2, [sp, #108]	; 0x6c
   62a44:	ldr	r1, [sp, #88]	; 0x58
   62a48:	cmp	r2, r1
   62a4c:	mvneq	r2, #0
   62a50:	str	r3, [sp, #12]
   62a54:	ldr	r3, [sp, #36]	; 0x24
   62a58:	str	r2, [sp, #24]
   62a5c:	ldr	r2, [sp, #40]	; 0x28
   62a60:	str	r3, [sp, #8]
   62a64:	ldr	r3, [sp, #92]	; 0x5c
   62a68:	str	r2, [sp, #20]
   62a6c:	mov	r2, #10
   62a70:	str	r2, [sp, #16]
   62a74:	str	r3, [sp]
   62a78:	str	r9, [sp, #4]
   62a7c:	ldr	r3, [sp, #88]	; 0x58
   62a80:	ldr	r2, [sp, #84]	; 0x54
   62a84:	mov	r1, r6
   62a88:	mov	r0, r4
   62a8c:	bl	61e30 <fputs@plt+0x50d68>
   62a90:	ldr	r3, [sp, #40]	; 0x28
   62a94:	cmp	r3, #0
   62a98:	bne	62990 <fputs@plt+0x518c8>
   62a9c:	cmp	sl, #0
   62aa0:	beq	62ac8 <fputs@plt+0x51a00>
   62aa4:	add	r3, fp, #1
   62aa8:	ldr	r2, [sp, #44]	; 0x2c
   62aac:	mov	r1, #7
   62ab0:	mov	r0, r5
   62ab4:	bl	2883c <fputs@plt+0x17774>
   62ab8:	mov	r1, fp
   62abc:	mov	r0, r5
   62ac0:	bl	1d4a4 <fputs@plt+0xc3dc>
   62ac4:	b	629a4 <fputs@plt+0x518dc>
   62ac8:	mov	r1, fp
   62acc:	mov	r0, r5
   62ad0:	bl	289a4 <fputs@plt+0x178dc>
   62ad4:	b	62ab8 <fputs@plt+0x519f0>
   62ad8:			; <UNDEFINED> instruction: 0x000786b5
   62adc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   62ae0:	sub	sp, sp, #212	; 0xd4
   62ae4:	mov	r8, #0
   62ae8:	mov	r4, r0
   62aec:	str	r3, [sp, #36]	; 0x24
   62af0:	ldr	r3, [r0]
   62af4:	str	r1, [sp, #112]	; 0x70
   62af8:	mov	sl, r2
   62afc:	mov	r1, r8
   62b00:	mov	r2, #20
   62b04:	add	r0, sp, #156	; 0x9c
   62b08:	str	r8, [sp, #144]	; 0x90
   62b0c:	str	r8, [sp, #148]	; 0x94
   62b10:	str	r3, [sp, #48]	; 0x30
   62b14:	bl	10eac <memset@plt>
   62b18:	ldr	r0, [r4, #68]	; 0x44
   62b1c:	cmp	r0, r8
   62b20:	bne	64414 <fputs@plt+0x5334c>
   62b24:	ldr	r3, [sp, #48]	; 0x30
   62b28:	ldrb	r3, [r3, #69]	; 0x45
   62b2c:	cmp	r3, r8
   62b30:	str	r3, [sp, #68]	; 0x44
   62b34:	bne	64410 <fputs@plt+0x53348>
   62b38:	cmp	sl, r8
   62b3c:	streq	sl, [sp, #60]	; 0x3c
   62b40:	beq	62b7c <fputs@plt+0x51ab4>
   62b44:	ldr	r3, [sl, #8]
   62b48:	tst	r3, #256	; 0x100
   62b4c:	beq	62ec4 <fputs@plt+0x51dfc>
   62b50:	ldr	r3, [sl, #48]	; 0x30
   62b54:	cmp	r3, r8
   62b58:	bne	62ec4 <fputs@plt+0x51dfc>
   62b5c:	ldr	r3, [sl]
   62b60:	mov	r1, sl
   62b64:	str	r3, [sp, #60]	; 0x3c
   62b68:	ldr	r3, [sp, #68]	; 0x44
   62b6c:	ldr	r0, [sp, #48]	; 0x30
   62b70:	str	r3, [sl]
   62b74:	bl	1e428 <fputs@plt+0xd360>
   62b78:	ldr	sl, [sp, #68]	; 0x44
   62b7c:	ldr	r3, [sp, #112]	; 0x70
   62b80:	ldr	r0, [r3, #16]
   62b84:	cmp	r0, #0
   62b88:	beq	635f0 <fputs@plt+0x52528>
   62b8c:	mov	r1, r3
   62b90:	mov	r0, r4
   62b94:	bl	5f734 <fputs@plt+0x4e66c>
   62b98:	subs	r9, r0, #0
   62b9c:	beq	635f0 <fputs@plt+0x52528>
   62ba0:	ldr	r1, [r9, #64]	; 0x40
   62ba4:	ldr	r0, [sp, #48]	; 0x30
   62ba8:	bl	17478 <fputs@plt+0x63b0>
   62bac:	ldr	r3, [sp, #48]	; 0x30
   62bb0:	mov	r1, #18
   62bb4:	ldr	r3, [r3, #16]
   62bb8:	ldr	r3, [r3, r0, lsl #4]
   62bbc:	str	r0, [sp, #80]	; 0x50
   62bc0:	str	r3, [sp]
   62bc4:	mov	r0, r4
   62bc8:	mov	r3, #0
   62bcc:	ldr	r2, [r9]
   62bd0:	bl	30ec0 <fputs@plt+0x1fdf8>
   62bd4:	subs	r5, r0, #0
   62bd8:	bne	635f0 <fputs@plt+0x52528>
   62bdc:	ldrb	r3, [r9, #42]	; 0x2a
   62be0:	mov	r2, #108	; 0x6c
   62be4:	mov	r1, r9
   62be8:	str	r3, [sp, #116]	; 0x74
   62bec:	add	r3, sp, #152	; 0x98
   62bf0:	str	r3, [sp]
   62bf4:	mov	r0, r4
   62bf8:	mov	r3, r5
   62bfc:	bl	1bf4c <fputs@plt+0xae84>
   62c00:	ldr	r3, [r9, #12]
   62c04:	mov	r1, r9
   62c08:	str	r3, [sp, #84]	; 0x54
   62c0c:	str	r0, [sp, #88]	; 0x58
   62c10:	mov	r0, r4
   62c14:	bl	47f14 <fputs@plt+0x36e4c>
   62c18:	subs	r8, r0, #0
   62c1c:	bne	635f0 <fputs@plt+0x52528>
   62c20:	ldr	r2, [sp, #152]	; 0x98
   62c24:	mov	r1, r9
   62c28:	mov	r0, r4
   62c2c:	bl	3282c <fputs@plt+0x21764>
   62c30:	subs	r3, r0, #0
   62c34:	str	r3, [sp, #40]	; 0x28
   62c38:	bne	63998 <fputs@plt+0x528d0>
   62c3c:	mov	r0, r4
   62c40:	bl	283d4 <fputs@plt+0x1730c>
   62c44:	subs	fp, r0, #0
   62c48:	beq	635f0 <fputs@plt+0x52528>
   62c4c:	ldrb	r3, [r4, #18]
   62c50:	ldr	r2, [sp, #80]	; 0x50
   62c54:	mov	r0, r4
   62c58:	cmp	r3, #0
   62c5c:	ldrbeq	r3, [fp, #89]	; 0x59
   62c60:	orreq	r3, r3, #4
   62c64:	strbeq	r3, [fp, #89]	; 0x59
   62c68:	ldr	r3, [sp, #88]	; 0x58
   62c6c:	cmp	r3, #0
   62c70:	cmpeq	sl, #0
   62c74:	movne	r1, #1
   62c78:	moveq	r1, #0
   62c7c:	bl	4ab8c <fputs@plt+0x39ac4>
   62c80:	ldr	r3, [sp, #36]	; 0x24
   62c84:	cmp	r3, #0
   62c88:	bne	62e14 <fputs@plt+0x51d4c>
   62c8c:	cmp	sl, #0
   62c90:	beq	62e14 <fputs@plt+0x51d4c>
   62c94:	ldr	r3, [r4, #536]	; 0x218
   62c98:	cmp	r3, #0
   62c9c:	bne	62e14 <fputs@plt+0x51d4c>
   62ca0:	ldr	r3, [sl, #64]	; 0x40
   62ca4:	cmp	r3, #0
   62ca8:	bne	62e14 <fputs@plt+0x51d4c>
   62cac:	ldr	r3, [r4]
   62cb0:	mov	r1, r9
   62cb4:	mov	r0, r4
   62cb8:	str	r3, [sp, #76]	; 0x4c
   62cbc:	bl	175c0 <fputs@plt+0x64f8>
   62cc0:	cmp	r0, #0
   62cc4:	bne	62e14 <fputs@plt+0x51d4c>
   62cc8:	ldrb	r3, [r9, #42]	; 0x2a
   62ccc:	tst	r3, #16
   62cd0:	bne	62e14 <fputs@plt+0x51d4c>
   62cd4:	ldr	r3, [sp, #248]	; 0xf8
   62cd8:	cmp	r3, #10
   62cdc:	ldrne	r3, [sp, #248]	; 0xf8
   62ce0:	bne	62d00 <fputs@plt+0x51c38>
   62ce4:	ldrsh	r3, [r9, #32]
   62ce8:	cmp	r3, #0
   62cec:	movlt	r3, #2
   62cf0:	blt	62d00 <fputs@plt+0x51c38>
   62cf4:	ldrb	r3, [r9, #43]	; 0x2b
   62cf8:	cmp	r3, #10
   62cfc:	moveq	r3, #2
   62d00:	ldr	r2, [sl, #28]
   62d04:	str	r3, [sp, #44]	; 0x2c
   62d08:	ldr	r3, [r2]
   62d0c:	cmp	r3, #1
   62d10:	bne	62e14 <fputs@plt+0x51d4c>
   62d14:	ldr	r3, [r2, #28]
   62d18:	cmp	r3, #0
   62d1c:	bne	62e14 <fputs@plt+0x51d4c>
   62d20:	ldr	r3, [sl, #32]
   62d24:	cmp	r3, #0
   62d28:	bne	62e14 <fputs@plt+0x51d4c>
   62d2c:	ldr	r3, [sl, #44]	; 0x2c
   62d30:	cmp	r3, #0
   62d34:	bne	62e14 <fputs@plt+0x51d4c>
   62d38:	ldr	r3, [sl, #36]	; 0x24
   62d3c:	cmp	r3, #0
   62d40:	bne	62e14 <fputs@plt+0x51d4c>
   62d44:	ldr	r3, [sl, #56]	; 0x38
   62d48:	cmp	r3, #0
   62d4c:	bne	62e14 <fputs@plt+0x51d4c>
   62d50:	ldr	r3, [sl, #48]	; 0x30
   62d54:	cmp	r3, #0
   62d58:	bne	62e14 <fputs@plt+0x51d4c>
   62d5c:	ldr	r3, [sl, #8]
   62d60:	tst	r3, #1
   62d64:	bne	62e14 <fputs@plt+0x51d4c>
   62d68:	ldr	r3, [sl]
   62d6c:	ldr	r1, [r3]
   62d70:	cmp	r1, #1
   62d74:	bne	62e14 <fputs@plt+0x51d4c>
   62d78:	ldr	r3, [r3, #4]
   62d7c:	ldr	r3, [r3]
   62d80:	ldrb	r3, [r3]
   62d84:	cmp	r3, #158	; 0x9e
   62d88:	bne	62e14 <fputs@plt+0x51d4c>
   62d8c:	add	r2, r2, #8
   62d90:	mov	r1, #0
   62d94:	mov	r0, r4
   62d98:	bl	5e988 <fputs@plt+0x4d8c0>
   62d9c:	cmp	r9, r0
   62da0:	cmpne	r0, #0
   62da4:	mov	r8, r0
   62da8:	beq	62e14 <fputs@plt+0x51d4c>
   62dac:	ldrb	r1, [r0, #42]	; 0x2a
   62db0:	ldrb	r3, [r9, #42]	; 0x2a
   62db4:	lsr	r2, r1, #5
   62db8:	lsr	r3, r3, #5
   62dbc:	eor	r3, r3, #1
   62dc0:	eor	r2, r2, #1
   62dc4:	and	r3, r3, #1
   62dc8:	and	r2, r2, #1
   62dcc:	cmp	r3, r2
   62dd0:	bne	62e14 <fputs@plt+0x51d4c>
   62dd4:	tst	r1, #16
   62dd8:	bne	62e14 <fputs@plt+0x51d4c>
   62ddc:	ldr	r3, [r0, #12]
   62de0:	cmp	r3, #0
   62de4:	bne	62e14 <fputs@plt+0x51d4c>
   62de8:	ldrsh	r3, [r9, #34]	; 0x22
   62dec:	str	r3, [sp, #52]	; 0x34
   62df0:	ldrsh	r3, [r0, #34]	; 0x22
   62df4:	ldr	r2, [sp, #52]	; 0x34
   62df8:	cmp	r3, r2
   62dfc:	bne	62e14 <fputs@plt+0x51d4c>
   62e00:	ldrsh	r2, [r9, #32]
   62e04:	ldrsh	r3, [r0, #32]
   62e08:	cmp	r2, r3
   62e0c:	ldreq	r6, [sp, #40]	; 0x28
   62e10:	beq	62f68 <fputs@plt+0x51ea0>
   62e14:	mov	r2, r9
   62e18:	ldr	r1, [sp, #80]	; 0x50
   62e1c:	mov	r0, r4
   62e20:	bl	1f7cc <fputs@plt+0xe704>
   62e24:	ldr	r2, [r4, #76]	; 0x4c
   62e28:	ldrsh	r8, [r9, #34]	; 0x22
   62e2c:	add	r3, r2, #1
   62e30:	str	r3, [sp, #92]	; 0x5c
   62e34:	add	r3, r8, #1
   62e38:	add	r3, r3, r2
   62e3c:	str	r3, [r4, #76]	; 0x4c
   62e40:	ldrb	r5, [r9, #42]	; 0x2a
   62e44:	tst	r5, #16
   62e48:	addne	r3, r3, #1
   62e4c:	ldreq	r3, [sp, #92]	; 0x5c
   62e50:	strne	r3, [r4, #76]	; 0x4c
   62e54:	streq	r3, [sp, #44]	; 0x2c
   62e58:	ldr	r3, [sp, #116]	; 0x74
   62e5c:	addne	r2, r2, #2
   62e60:	and	r3, r3, #32
   62e64:	str	r3, [sp, #128]	; 0x80
   62e68:	ldr	r3, [sp, #36]	; 0x24
   62e6c:	eor	r5, r5, #128	; 0x80
   62e70:	strne	r2, [sp, #44]	; 0x2c
   62e74:	cmp	r3, #0
   62e78:	lsr	r5, r5, #7
   62e7c:	str	r0, [sp, #108]	; 0x6c
   62e80:	beq	63604 <fputs@plt+0x5253c>
   62e84:	ldr	r3, [r3, #4]
   62e88:	mvn	r1, #0
   62e8c:	str	r3, [sp, #56]	; 0x38
   62e90:	ldr	r3, [sp, #40]	; 0x28
   62e94:	ldr	r2, [sp, #56]	; 0x38
   62e98:	cmp	r3, r2
   62e9c:	blt	63528 <fputs@plt+0x52460>
   62ea0:	ldr	r6, [sp, #40]	; 0x28
   62ea4:	mvn	r3, #0
   62ea8:	str	r3, [sp, #52]	; 0x34
   62eac:	ldr	r3, [sp, #56]	; 0x38
   62eb0:	cmp	r6, r3
   62eb4:	bge	6360c <fputs@plt+0x52544>
   62eb8:	lsl	r2, r6, #3
   62ebc:	ldr	r7, [sp, #40]	; 0x28
   62ec0:	b	63598 <fputs@plt+0x524d0>
   62ec4:	ldr	r3, [sp, #68]	; 0x44
   62ec8:	str	r3, [sp, #60]	; 0x3c
   62ecc:	b	62b7c <fputs@plt+0x51ab4>
   62ed0:	ldr	r3, [r8, #4]
   62ed4:	ldr	r7, [r9, #4]
   62ed8:	lsl	r5, r6, #4
   62edc:	add	r7, r7, r5
   62ee0:	add	r5, r3, r5
   62ee4:	ldrb	r2, [r7, #13]
   62ee8:	ldrb	r3, [r5, #13]
   62eec:	cmp	r2, r3
   62ef0:	bne	62e14 <fputs@plt+0x51d4c>
   62ef4:	ldr	r1, [r5, #8]
   62ef8:	ldr	r0, [r7, #8]
   62efc:	bl	24e30 <fputs@plt+0x13d68>
   62f00:	cmp	r0, #0
   62f04:	bne	62e14 <fputs@plt+0x51d4c>
   62f08:	ldrb	r3, [r7, #12]
   62f0c:	cmp	r3, #0
   62f10:	beq	62f20 <fputs@plt+0x51e58>
   62f14:	ldrb	r3, [r5, #12]
   62f18:	cmp	r3, #0
   62f1c:	beq	62e14 <fputs@plt+0x51d4c>
   62f20:	cmp	r6, #0
   62f24:	ble	62f64 <fputs@plt+0x51e9c>
   62f28:	ldr	r3, [r7, #4]
   62f2c:	ldr	r0, [r5, #4]
   62f30:	clz	r1, r3
   62f34:	clz	r2, r0
   62f38:	lsr	r1, r1, #5
   62f3c:	lsr	r2, r2, #5
   62f40:	cmp	r1, r2
   62f44:	bne	62e14 <fputs@plt+0x51d4c>
   62f48:	cmp	r3, #0
   62f4c:	beq	62f64 <fputs@plt+0x51e9c>
   62f50:	ldr	r1, [r0, #8]
   62f54:	ldr	r0, [r3, #8]
   62f58:	bl	110a4 <strcmp@plt>
   62f5c:	cmp	r0, #0
   62f60:	bne	62e14 <fputs@plt+0x51d4c>
   62f64:	add	r6, r6, #1
   62f68:	ldr	r3, [sp, #52]	; 0x34
   62f6c:	cmp	r6, r3
   62f70:	blt	62ed0 <fputs@plt+0x51e08>
   62f74:	ldr	r5, [r9, #8]
   62f78:	ldr	r3, [sp, #40]	; 0x28
   62f7c:	str	r3, [sp, #64]	; 0x40
   62f80:	cmp	r5, #0
   62f84:	bne	632a8 <fputs@plt+0x521e0>
   62f88:	ldr	r1, [r9, #24]
   62f8c:	cmp	r1, #0
   62f90:	beq	62fa8 <fputs@plt+0x51ee0>
   62f94:	mvn	r2, #0
   62f98:	ldr	r0, [r8, #24]
   62f9c:	bl	1115c <fputs@plt+0x94>
   62fa0:	cmp	r0, #0
   62fa4:	bne	62e14 <fputs@plt+0x51d4c>
   62fa8:	ldr	r3, [sp, #76]	; 0x4c
   62fac:	ldr	r3, [r3, #24]
   62fb0:	tst	r3, #524288	; 0x80000
   62fb4:	beq	62fc4 <fputs@plt+0x51efc>
   62fb8:	ldr	r2, [r9, #16]
   62fbc:	cmp	r2, #0
   62fc0:	bne	62e14 <fputs@plt+0x51d4c>
   62fc4:	ands	r3, r3, #128	; 0x80
   62fc8:	str	r3, [sp, #96]	; 0x60
   62fcc:	bne	62e14 <fputs@plt+0x51d4c>
   62fd0:	ldr	r1, [r8, #64]	; 0x40
   62fd4:	ldr	r0, [sp, #76]	; 0x4c
   62fd8:	bl	17478 <fputs@plt+0x63b0>
   62fdc:	str	r0, [sp, #92]	; 0x5c
   62fe0:	mov	r0, r4
   62fe4:	bl	283d4 <fputs@plt+0x1730c>
   62fe8:	ldr	r1, [sp, #92]	; 0x5c
   62fec:	mov	r5, r0
   62ff0:	mov	r0, r4
   62ff4:	bl	4ab3c <fputs@plt+0x39a74>
   62ff8:	ldr	r6, [r4, #72]	; 0x48
   62ffc:	mov	r2, r9
   63000:	add	r3, r6, #1
   63004:	str	r3, [sp, #56]	; 0x38
   63008:	add	r3, r6, #2
   6300c:	str	r3, [r4, #72]	; 0x48
   63010:	ldr	r1, [sp, #80]	; 0x50
   63014:	mov	r0, r4
   63018:	bl	1f7cc <fputs@plt+0xe704>
   6301c:	str	r0, [sp, #108]	; 0x6c
   63020:	mov	r0, r4
   63024:	bl	168d0 <fputs@plt+0x5808>
   63028:	str	r0, [sp, #72]	; 0x48
   6302c:	mov	r0, r4
   63030:	bl	168d0 <fputs@plt+0x5808>
   63034:	mov	r3, #55	; 0x37
   63038:	str	r3, [sp]
   6303c:	ldr	r2, [sp, #80]	; 0x50
   63040:	mov	r3, r9
   63044:	add	r1, r6, #1
   63048:	str	r0, [sp, #52]	; 0x34
   6304c:	mov	r0, r4
   63050:	bl	32e9c <fputs@plt+0x21dd4>
   63054:	ldr	r3, [sp, #76]	; 0x4c
   63058:	ldr	r3, [r3, #24]
   6305c:	tst	r3, #134217728	; 0x8000000
   63060:	ldrne	r3, [sp, #96]	; 0x60
   63064:	strne	r3, [sp, #64]	; 0x40
   63068:	bne	630d4 <fputs@plt+0x5200c>
   6306c:	ldrsh	r3, [r9, #32]
   63070:	cmp	r3, #0
   63074:	bge	63084 <fputs@plt+0x51fbc>
   63078:	ldr	r3, [r9, #8]
   6307c:	cmp	r3, #0
   63080:	bne	630a0 <fputs@plt+0x51fd8>
   63084:	ldr	r3, [sp, #64]	; 0x40
   63088:	cmp	r3, #0
   6308c:	bne	630a0 <fputs@plt+0x51fd8>
   63090:	ldr	r3, [sp, #44]	; 0x2c
   63094:	sub	r3, r3, #1
   63098:	cmp	r3, #1
   6309c:	bls	630d4 <fputs@plt+0x5200c>
   630a0:	mov	r3, #0
   630a4:	add	r2, r6, #1
   630a8:	mov	r1, #108	; 0x6c
   630ac:	mov	r0, r5
   630b0:	bl	2883c <fputs@plt+0x17774>
   630b4:	mov	r1, #13
   630b8:	mov	r7, r0
   630bc:	mov	r0, r5
   630c0:	bl	283b8 <fputs@plt+0x172f0>
   630c4:	mov	r1, r7
   630c8:	str	r0, [sp, #64]	; 0x40
   630cc:	mov	r0, r5
   630d0:	bl	1d4a4 <fputs@plt+0xc3dc>
   630d4:	ldrb	r7, [r8, #42]	; 0x2a
   630d8:	ands	r7, r7, #32
   630dc:	bne	63310 <fputs@plt+0x52248>
   630e0:	mov	r3, #54	; 0x36
   630e4:	str	r3, [sp]
   630e8:	ldr	r2, [sp, #92]	; 0x5c
   630ec:	mov	r3, r8
   630f0:	mov	r1, r6
   630f4:	mov	r0, r4
   630f8:	bl	32e9c <fputs@plt+0x21dd4>
   630fc:	mov	r3, r7
   63100:	mov	r2, r6
   63104:	mov	r1, #108	; 0x6c
   63108:	mov	r0, r5
   6310c:	bl	2883c <fputs@plt+0x17774>
   63110:	ldrsh	r3, [r9, #32]
   63114:	cmp	r3, #0
   63118:	str	r0, [sp, #104]	; 0x68
   6311c:	blt	632e4 <fputs@plt+0x5221c>
   63120:	ldr	r3, [sp, #52]	; 0x34
   63124:	mov	r2, r6
   63128:	mov	r1, #103	; 0x67
   6312c:	mov	r0, r5
   63130:	bl	2883c <fputs@plt+0x17774>
   63134:	ldr	r3, [sp, #52]	; 0x34
   63138:	add	r2, r6, #1
   6313c:	str	r3, [sp]
   63140:	mov	r1, #70	; 0x46
   63144:	mov	r3, r7
   63148:	str	r0, [sp, #100]	; 0x64
   6314c:	mov	r0, r5
   63150:	bl	28344 <fputs@plt+0x1727c>
   63154:	mov	r2, r9
   63158:	ldr	r1, [sp, #44]	; 0x2c
   6315c:	mov	r7, r0
   63160:	mov	r0, r4
   63164:	bl	11b8c <fputs@plt+0xac4>
   63168:	mov	r1, r7
   6316c:	mov	r0, r5
   63170:	bl	1d4a4 <fputs@plt+0xc3dc>
   63174:	ldr	r3, [sp, #108]	; 0x6c
   63178:	cmp	r3, #0
   6317c:	ble	63194 <fputs@plt+0x520cc>
   63180:	ldr	r3, [sp, #52]	; 0x34
   63184:	ldr	r2, [sp, #108]	; 0x6c
   63188:	mov	r1, #137	; 0x89
   6318c:	ldr	r0, [r4, #8]
   63190:	bl	2883c <fputs@plt+0x17774>
   63194:	mov	r7, #0
   63198:	ldr	r3, [sp, #72]	; 0x48
   6319c:	mov	r2, r6
   631a0:	mov	r1, #102	; 0x66
   631a4:	mov	r0, r5
   631a8:	bl	2883c <fputs@plt+0x17774>
   631ac:	str	r7, [sp, #8]
   631b0:	ldr	r3, [r9]
   631b4:	add	r2, r6, #1
   631b8:	str	r3, [sp, #4]
   631bc:	ldr	r3, [sp, #52]	; 0x34
   631c0:	mov	r1, #75	; 0x4b
   631c4:	str	r3, [sp]
   631c8:	mov	r0, r5
   631cc:	ldr	r3, [sp, #72]	; 0x48
   631d0:	bl	28464 <fputs@plt+0x1739c>
   631d4:	mov	r1, #11
   631d8:	mov	r0, r5
   631dc:	bl	1b1a0 <fputs@plt+0xa0d8>
   631e0:	ldr	r3, [sp, #100]	; 0x64
   631e4:	mov	r2, r6
   631e8:	mov	r1, #7
   631ec:	mov	r0, r5
   631f0:	bl	2883c <fputs@plt+0x17774>
   631f4:	mov	r3, r7
   631f8:	mov	r2, r6
   631fc:	mov	r1, #61	; 0x3d
   63200:	mov	r0, r5
   63204:	bl	2883c <fputs@plt+0x17774>
   63208:	mov	r3, r7
   6320c:	add	r2, r6, #1
   63210:	mov	r1, #61	; 0x3d
   63214:	mov	r0, r5
   63218:	bl	2883c <fputs@plt+0x17774>
   6321c:	ldr	r3, [r9, #8]
   63220:	str	r3, [sp, #44]	; 0x2c
   63224:	ldr	r3, [sp, #44]	; 0x2c
   63228:	cmp	r3, #0
   6322c:	bne	63354 <fputs@plt+0x5228c>
   63230:	ldr	r3, [sp, #104]	; 0x68
   63234:	cmp	r3, #0
   63238:	beq	63248 <fputs@plt+0x52180>
   6323c:	mov	r1, r3
   63240:	mov	r0, r5
   63244:	bl	1d4a4 <fputs@plt+0xc3dc>
   63248:	ldr	r1, [sp, #52]	; 0x34
   6324c:	mov	r0, r4
   63250:	bl	1bdc4 <fputs@plt+0xacfc>
   63254:	ldr	r1, [sp, #72]	; 0x48
   63258:	mov	r0, r4
   6325c:	bl	1bdc4 <fputs@plt+0xacfc>
   63260:	ldr	r3, [sp, #64]	; 0x40
   63264:	cmp	r3, #0
   63268:	ldreq	r8, [sp, #64]	; 0x40
   6326c:	beq	640f8 <fputs@plt+0x53030>
   63270:	mov	r3, #0
   63274:	mov	r2, r3
   63278:	mov	r1, #21
   6327c:	mov	r0, r5
   63280:	bl	2883c <fputs@plt+0x17774>
   63284:	ldr	r1, [sp, #64]	; 0x40
   63288:	mov	r0, r5
   6328c:	bl	1d4a4 <fputs@plt+0xc3dc>
   63290:	mov	r3, #0
   63294:	ldr	r2, [sp, #56]	; 0x38
   63298:	mov	r1, #61	; 0x3d
   6329c:	mov	r0, r5
   632a0:	bl	2883c <fputs@plt+0x17774>
   632a4:	b	62e14 <fputs@plt+0x51d4c>
   632a8:	ldrb	r3, [r5, #54]	; 0x36
   632ac:	ldr	r6, [r8, #8]
   632b0:	ldr	r2, [sp, #64]	; 0x40
   632b4:	cmp	r3, #0
   632b8:	movne	r2, #1
   632bc:	str	r2, [sp, #64]	; 0x40
   632c0:	cmp	r6, #0
   632c4:	beq	62e14 <fputs@plt+0x51d4c>
   632c8:	mov	r1, r6
   632cc:	mov	r0, r5
   632d0:	bl	11308 <fputs@plt+0x240>
   632d4:	cmp	r0, #0
   632d8:	bne	6441c <fputs@plt+0x53354>
   632dc:	ldr	r6, [r6, #20]
   632e0:	b	632c0 <fputs@plt+0x521f8>
   632e4:	ldr	r3, [r9, #8]
   632e8:	mov	r0, r5
   632ec:	cmp	r3, #0
   632f0:	addeq	r2, r6, #1
   632f4:	ldr	r3, [sp, #52]	; 0x34
   632f8:	moveq	r1, #74	; 0x4a
   632fc:	movne	r2, r6
   63300:	movne	r1, #103	; 0x67
   63304:	bl	2883c <fputs@plt+0x17774>
   63308:	str	r0, [sp, #100]	; 0x64
   6330c:	b	63194 <fputs@plt+0x520cc>
   63310:	ldr	r3, [r9]
   63314:	ldr	r1, [sp, #80]	; 0x50
   63318:	str	r3, [sp]
   6331c:	mov	r0, r4
   63320:	mov	r3, #1
   63324:	ldr	r2, [r9, #28]
   63328:	bl	28170 <fputs@plt+0x170a8>
   6332c:	ldr	r3, [r8]
   63330:	ldr	r1, [sp, #92]	; 0x5c
   63334:	str	r3, [sp]
   63338:	mov	r0, r4
   6333c:	mov	r3, #0
   63340:	ldr	r2, [r8, #28]
   63344:	bl	28170 <fputs@plt+0x170a8>
   63348:	ldr	r3, [sp, #96]	; 0x60
   6334c:	str	r3, [sp, #104]	; 0x68
   63350:	b	6321c <fputs@plt+0x52154>
   63354:	ldr	r7, [r8, #8]
   63358:	cmp	r7, #0
   6335c:	bne	63368 <fputs@plt+0x522a0>
   63360:	ldr	r3, [r7, #44]	; 0x2c
   63364:	udf	#0
   63368:	mov	r1, r7
   6336c:	ldr	r0, [sp, #44]	; 0x2c
   63370:	bl	11308 <fputs@plt+0x240>
   63374:	cmp	r0, #0
   63378:	ldreq	r7, [r7, #20]
   6337c:	beq	63358 <fputs@plt+0x52290>
   63380:	ldr	r3, [sp, #92]	; 0x5c
   63384:	mov	r2, r6
   63388:	str	r3, [sp]
   6338c:	mov	r1, #54	; 0x36
   63390:	ldr	r3, [r7, #44]	; 0x2c
   63394:	mov	r0, r5
   63398:	bl	28344 <fputs@plt+0x1727c>
   6339c:	mov	r1, r7
   633a0:	mov	r0, r4
   633a4:	bl	32e78 <fputs@plt+0x21db0>
   633a8:	ldr	r3, [sp, #80]	; 0x50
   633ac:	ldr	r2, [sp, #56]	; 0x38
   633b0:	str	r3, [sp]
   633b4:	ldr	r3, [sp, #44]	; 0x2c
   633b8:	mov	r1, #55	; 0x37
   633bc:	mov	r0, r5
   633c0:	ldr	r3, [r3, #44]	; 0x2c
   633c4:	bl	28344 <fputs@plt+0x1727c>
   633c8:	ldr	r1, [sp, #44]	; 0x2c
   633cc:	mov	r0, r4
   633d0:	bl	32e78 <fputs@plt+0x21db0>
   633d4:	mov	r1, #1
   633d8:	mov	r0, r5
   633dc:	bl	1b1a0 <fputs@plt+0xa0d8>
   633e0:	mov	r3, #0
   633e4:	mov	r2, r6
   633e8:	mov	r1, #108	; 0x6c
   633ec:	mov	r0, r5
   633f0:	bl	2883c <fputs@plt+0x17774>
   633f4:	ldr	r3, [sp, #72]	; 0x48
   633f8:	mov	r2, r6
   633fc:	mov	r1, #101	; 0x65
   63400:	str	r0, [sp, #100]	; 0x64
   63404:	mov	r0, r5
   63408:	bl	2883c <fputs@plt+0x17774>
   6340c:	ldr	r3, [sp, #76]	; 0x4c
   63410:	ldr	r3, [r3, #24]
   63414:	tst	r3, #134217728	; 0x8000000
   63418:	ldrhne	r2, [r7, #52]	; 0x34
   6341c:	ldrne	r3, [sp, #96]	; 0x60
   63420:	bne	63458 <fputs@plt+0x52390>
   63424:	ldr	r7, [sp, #68]	; 0x44
   63428:	b	63484 <fputs@plt+0x523bc>
   6342c:	ldr	r1, [r7, #32]
   63430:	ldr	r0, [pc, #4076]	; 64424 <fputs@plt+0x5335c>
   63434:	str	r2, [sp, #120]	; 0x78
   63438:	ldr	r1, [r1, r3, lsl #2]
   6343c:	str	r3, [sp, #108]	; 0x6c
   63440:	bl	24e30 <fputs@plt+0x13d68>
   63444:	cmp	r0, #0
   63448:	bne	63424 <fputs@plt+0x5235c>
   6344c:	ldr	r3, [sp, #108]	; 0x6c
   63450:	ldr	r2, [sp, #120]	; 0x78
   63454:	add	r3, r3, #1
   63458:	cmp	r3, r2
   6345c:	blt	6342c <fputs@plt+0x52364>
   63460:	bne	63424 <fputs@plt+0x5235c>
   63464:	mvn	r3, #0
   63468:	str	r3, [sp]
   6346c:	ldr	r2, [sp, #56]	; 0x38
   63470:	mov	r3, #0
   63474:	mov	r1, #105	; 0x69
   63478:	mov	r0, r5
   6347c:	bl	28344 <fputs@plt+0x1727c>
   63480:	mov	r7, #16
   63484:	ldrb	r3, [r8, #42]	; 0x2a
   63488:	tst	r3, #32
   6348c:	beq	634a8 <fputs@plt+0x523e0>
   63490:	ldr	r3, [sp, #44]	; 0x2c
   63494:	ldrb	r3, [r3, #55]	; 0x37
   63498:	and	r3, r3, #3
   6349c:	cmp	r3, #2
   634a0:	orreq	r7, r7, #1
   634a4:	uxtbeq	r7, r7
   634a8:	mov	r3, #1
   634ac:	ldr	r2, [sp, #56]	; 0x38
   634b0:	str	r3, [sp]
   634b4:	mov	r1, #110	; 0x6e
   634b8:	ldr	r3, [sp, #72]	; 0x48
   634bc:	mov	r0, r5
   634c0:	bl	28344 <fputs@plt+0x1727c>
   634c4:	mov	r1, r7
   634c8:	mov	r0, r5
   634cc:	bl	1b1a0 <fputs@plt+0xa0d8>
   634d0:	ldr	r3, [sp, #100]	; 0x64
   634d4:	mov	r2, r6
   634d8:	add	r3, r3, #1
   634dc:	mov	r1, #7
   634e0:	mov	r0, r5
   634e4:	bl	2883c <fputs@plt+0x17774>
   634e8:	ldr	r1, [sp, #100]	; 0x64
   634ec:	mov	r0, r5
   634f0:	bl	1d4a4 <fputs@plt+0xc3dc>
   634f4:	mov	r3, #0
   634f8:	mov	r2, r6
   634fc:	mov	r1, #61	; 0x3d
   63500:	mov	r0, r5
   63504:	bl	2883c <fputs@plt+0x17774>
   63508:	mov	r3, #0
   6350c:	ldr	r2, [sp, #56]	; 0x38
   63510:	mov	r1, #61	; 0x3d
   63514:	mov	r0, r5
   63518:	bl	2883c <fputs@plt+0x17774>
   6351c:	ldr	r3, [sp, #44]	; 0x2c
   63520:	ldr	r3, [r3, #20]
   63524:	b	63220 <fputs@plt+0x52158>
   63528:	ldr	r2, [sp, #36]	; 0x24
   6352c:	ldr	r2, [r2]
   63530:	add	r2, r2, r3, lsl #3
   63534:	add	r3, r3, #1
   63538:	str	r1, [r2, #4]
   6353c:	b	62e94 <fputs@plt+0x51dcc>
   63540:	add	r1, r3, r2
   63544:	str	r1, [sp, #64]	; 0x40
   63548:	ldr	r1, [r9, #4]
   6354c:	ldr	r0, [r3, r2]
   63550:	str	r2, [sp, #72]	; 0x48
   63554:	ldr	r1, [r1, r7, lsl #4]
   63558:	bl	1407c <fputs@plt+0x2fb4>
   6355c:	ldr	r2, [sp, #72]	; 0x48
   63560:	cmp	r0, #0
   63564:	bne	63594 <fputs@plt+0x524cc>
   63568:	ldr	r3, [sp, #64]	; 0x40
   6356c:	cmp	r6, r7
   63570:	ldr	r2, [sp, #52]	; 0x34
   63574:	str	r7, [r3, #4]
   63578:	ldrsh	r3, [r9, #32]
   6357c:	movne	r5, #0
   63580:	cmp	r7, r3
   63584:	moveq	r2, r6
   63588:	str	r2, [sp, #52]	; 0x34
   6358c:	add	r6, r6, #1
   63590:	b	62eac <fputs@plt+0x51de4>
   63594:	add	r7, r7, #1
   63598:	ldr	r3, [sp, #36]	; 0x24
   6359c:	cmp	r7, r8
   635a0:	ldr	r3, [r3]
   635a4:	blt	63540 <fputs@plt+0x52478>
   635a8:	ldr	r7, [r3, r2]
   635ac:	mov	r0, r7
   635b0:	bl	1bb78 <fputs@plt+0xaab0>
   635b4:	ldr	r3, [sp, #128]	; 0x80
   635b8:	adds	r5, r0, #0
   635bc:	movne	r5, #1
   635c0:	cmp	r3, #0
   635c4:	movne	r5, #0
   635c8:	cmp	r5, #0
   635cc:	bne	635f8 <fputs@plt+0x52530>
   635d0:	mov	r3, r5
   635d4:	str	r7, [sp]
   635d8:	ldr	r2, [sp, #112]	; 0x70
   635dc:	ldr	r1, [pc, #3652]	; 64428 <fputs@plt+0x53360>
   635e0:	mov	r0, r4
   635e4:	bl	30e04 <fputs@plt+0x1fd3c>
   635e8:	mov	r3, #1
   635ec:	strb	r3, [r4, #17]
   635f0:	mov	r8, #0
   635f4:	b	63998 <fputs@plt+0x528d0>
   635f8:	ldr	r5, [sp, #68]	; 0x44
   635fc:	str	r6, [sp, #52]	; 0x34
   63600:	b	6358c <fputs@plt+0x524c4>
   63604:	mvn	r3, #0
   63608:	str	r3, [sp, #52]	; 0x34
   6360c:	ldr	r3, [sp, #44]	; 0x2c
   63610:	cmp	sl, #0
   63614:	add	r3, r3, #1
   63618:	str	r3, [sp, #132]	; 0x84
   6361c:	beq	638f0 <fputs@plt+0x52828>
   63620:	ldr	r6, [r4, #76]	; 0x4c
   63624:	mov	r1, #16
   63628:	add	r6, r6, #1
   6362c:	str	r6, [r4, #76]	; 0x4c
   63630:	ldr	r7, [fp, #32]
   63634:	mov	r2, r6
   63638:	add	r3, r7, #1
   6363c:	str	r3, [sp]
   63640:	mov	r0, fp
   63644:	mov	r3, #0
   63648:	bl	28344 <fputs@plt+0x1727c>
   6364c:	mov	r8, #0
   63650:	mov	r3, #13
   63654:	cmp	r5, r8
   63658:	strb	r3, [sp, #156]	; 0x9c
   6365c:	ldr	r3, [sp, #132]	; 0x84
   63660:	moveq	r3, r8
   63664:	str	r3, [sp, #164]	; 0xa4
   63668:	ldrsh	r3, [r9, #34]	; 0x22
   6366c:	add	r2, sp, #156	; 0x9c
   63670:	mov	r1, sl
   63674:	mov	r0, r4
   63678:	str	r6, [sp, #160]	; 0xa0
   6367c:	strb	r8, [sp, #157]	; 0x9d
   63680:	str	r3, [sp, #168]	; 0xa8
   63684:	bl	4e158 <fputs@plt+0x3d090>
   63688:	cmp	r0, #0
   6368c:	bne	63998 <fputs@plt+0x528d0>
   63690:	ldr	r3, [sp, #48]	; 0x30
   63694:	ldrb	r3, [r3, #69]	; 0x45
   63698:	cmp	r3, r8
   6369c:	str	r3, [sp, #76]	; 0x4c
   636a0:	bne	635f0 <fputs@plt+0x52528>
   636a4:	ldr	r3, [r4, #68]	; 0x44
   636a8:	cmp	r3, r8
   636ac:	str	r3, [sp, #56]	; 0x38
   636b0:	ldrne	r8, [sp, #76]	; 0x4c
   636b4:	bne	63998 <fputs@plt+0x528d0>
   636b8:	ldr	r3, [sp, #164]	; 0xa4
   636bc:	mov	r1, r6
   636c0:	mov	r0, fp
   636c4:	str	r3, [sp, #104]	; 0x68
   636c8:	bl	28814 <fputs@plt+0x1774c>
   636cc:	mov	r1, r7
   636d0:	mov	r0, fp
   636d4:	bl	1d4a4 <fputs@plt+0xc3dc>
   636d8:	ldr	r3, [sl]
   636dc:	ldr	r3, [r3]
   636e0:	str	r3, [sp, #72]	; 0x48
   636e4:	ldr	r3, [sp, #88]	; 0x58
   636e8:	cmp	r3, r8
   636ec:	bne	63820 <fputs@plt+0x52758>
   636f0:	mov	r0, r4
   636f4:	bl	283d4 <fputs@plt+0x1730c>
   636f8:	ldrb	r3, [r9, #42]	; 0x2a
   636fc:	tst	r3, #16
   63700:	ldreq	r7, [sp, #88]	; 0x58
   63704:	mov	r5, r0
   63708:	ldr	r6, [r0, #32]
   6370c:	beq	63720 <fputs@plt+0x52658>
   63710:	ldr	r1, [r9, #56]	; 0x38
   63714:	ldr	r0, [r4]
   63718:	bl	1bfe0 <fputs@plt+0xaf18>
   6371c:	mov	r7, r0
   63720:	mov	r2, #1
   63724:	cmp	r6, r2
   63728:	bgt	637ac <fputs@plt+0x526e4>
   6372c:	ldr	r3, [sp, #36]	; 0x24
   63730:	clz	r5, r3
   63734:	ldr	r3, [sp, #72]	; 0x48
   63738:	lsr	r5, r5, #5
   6373c:	cmp	r3, #0
   63740:	movle	r3, #0
   63744:	andgt	r3, r5, #1
   63748:	cmp	r3, #0
   6374c:	ldr	r1, [sp, #40]	; 0x28
   63750:	ldrshne	r3, [r9, #32]
   63754:	mov	r2, r1
   63758:	strne	r3, [sp, #52]	; 0x34
   6375c:	ldrsh	r3, [r9, #34]	; 0x22
   63760:	cmp	r2, r3
   63764:	blt	63954 <fputs@plt+0x5288c>
   63768:	ldr	r2, [sp, #72]	; 0x48
   6376c:	cmp	r2, #0
   63770:	moveq	r8, #0
   63774:	andne	r8, r5, #1
   63778:	cmp	r8, #0
   6377c:	beq	63970 <fputs@plt+0x528a8>
   63780:	sub	r3, r3, r1
   63784:	cmp	r2, r3
   63788:	beq	639dc <fputs@plt+0x52914>
   6378c:	str	r2, [sp, #4]
   63790:	str	r3, [sp]
   63794:	ldr	r2, [sp, #112]	; 0x70
   63798:	mov	r3, #0
   6379c:	ldr	r1, [pc, #3208]	; 6442c <fputs@plt+0x53364>
   637a0:	mov	r0, r4
   637a4:	bl	30e04 <fputs@plt+0x1fd3c>
   637a8:	b	635f0 <fputs@plt+0x52528>
   637ac:	mov	r1, r2
   637b0:	mov	r0, r5
   637b4:	bl	162ac <fputs@plt+0x51e4>
   637b8:	ldrb	r3, [r0]
   637bc:	cmp	r3, #54	; 0x36
   637c0:	bne	6380c <fputs@plt+0x52744>
   637c4:	ldr	r3, [r0, #12]
   637c8:	ldr	r1, [sp, #80]	; 0x50
   637cc:	cmp	r1, r3
   637d0:	bne	637f0 <fputs@plt+0x52728>
   637d4:	ldr	r1, [r0, #8]
   637d8:	ldr	r3, [r9, #28]
   637dc:	cmp	r1, r3
   637e0:	beq	63820 <fputs@plt+0x52758>
   637e4:	ldr	r3, [r9, #8]
   637e8:	cmp	r3, #0
   637ec:	bne	637f8 <fputs@plt+0x52730>
   637f0:	add	r2, r2, #1
   637f4:	b	63724 <fputs@plt+0x5265c>
   637f8:	ldr	r0, [r3, #44]	; 0x2c
   637fc:	cmp	r1, r0
   63800:	beq	63820 <fputs@plt+0x52758>
   63804:	ldr	r3, [r3, #20]
   63808:	b	637e8 <fputs@plt+0x52720>
   6380c:	cmp	r3, #152	; 0x98
   63810:	bne	637f0 <fputs@plt+0x52728>
   63814:	ldr	r3, [r0, #16]
   63818:	cmp	r3, r7
   6381c:	bne	637f0 <fputs@plt+0x52728>
   63820:	ldr	r3, [r4, #72]	; 0x48
   63824:	mov	r0, r4
   63828:	str	r3, [sp, #56]	; 0x38
   6382c:	add	r3, r3, #1
   63830:	str	r3, [r4, #72]	; 0x48
   63834:	bl	168d0 <fputs@plt+0x5808>
   63838:	mov	r6, r0
   6383c:	mov	r0, r4
   63840:	bl	168d0 <fputs@plt+0x5808>
   63844:	ldr	r3, [sp, #72]	; 0x48
   63848:	ldr	r2, [sp, #56]	; 0x38
   6384c:	mov	r1, #57	; 0x39
   63850:	mov	r5, r0
   63854:	mov	r0, fp
   63858:	bl	2883c <fputs@plt+0x17774>
   6385c:	ldr	r2, [sp, #160]	; 0xa0
   63860:	mov	r1, #18
   63864:	mov	r0, fp
   63868:	bl	287d8 <fputs@plt+0x17710>
   6386c:	ldr	r3, [sp, #72]	; 0x48
   63870:	ldr	r2, [sp, #104]	; 0x68
   63874:	mov	r1, #49	; 0x31
   63878:	str	r6, [sp]
   6387c:	mov	r7, r0
   63880:	mov	r0, fp
   63884:	bl	28344 <fputs@plt+0x1727c>
   63888:	mov	r3, r5
   6388c:	ldr	r2, [sp, #56]	; 0x38
   63890:	mov	r1, #74	; 0x4a
   63894:	mov	r0, fp
   63898:	bl	2883c <fputs@plt+0x17774>
   6389c:	mov	r3, r6
   638a0:	ldr	r2, [sp, #56]	; 0x38
   638a4:	mov	r1, #75	; 0x4b
   638a8:	str	r5, [sp]
   638ac:	mov	r0, fp
   638b0:	bl	28344 <fputs@plt+0x1727c>
   638b4:	mov	r1, r7
   638b8:	mov	r0, fp
   638bc:	bl	289a4 <fputs@plt+0x178dc>
   638c0:	mov	r1, r7
   638c4:	mov	r0, fp
   638c8:	bl	1d4a4 <fputs@plt+0xc3dc>
   638cc:	mov	r1, r6
   638d0:	mov	r0, r4
   638d4:	bl	1bdc4 <fputs@plt+0xacfc>
   638d8:	mov	r1, r5
   638dc:	mov	r0, r4
   638e0:	bl	1bdc4 <fputs@plt+0xacfc>
   638e4:	mov	r3, #1
   638e8:	str	r3, [sp, #76]	; 0x4c
   638ec:	b	6372c <fputs@plt+0x52664>
   638f0:	mov	r2, #32
   638f4:	mov	r1, sl
   638f8:	add	r0, sp, #176	; 0xb0
   638fc:	bl	10eac <memset@plt>
   63900:	ldr	r3, [sp, #60]	; 0x3c
   63904:	str	r4, [sp, #176]	; 0xb0
   63908:	cmp	r3, #0
   6390c:	beq	63948 <fputs@plt+0x52880>
   63910:	ldr	r3, [r3]
   63914:	ldr	r1, [sp, #60]	; 0x3c
   63918:	add	r0, sp, #176	; 0xb0
   6391c:	str	r3, [sp, #72]	; 0x48
   63920:	bl	31314 <fputs@plt+0x2024c>
   63924:	cmp	r0, #0
   63928:	bne	635f0 <fputs@plt+0x52528>
   6392c:	ldr	r3, [sp, #40]	; 0x28
   63930:	str	r3, [sp, #104]	; 0x68
   63934:	ldr	r3, [sp, #68]	; 0x44
   63938:	str	r3, [sp, #76]	; 0x4c
   6393c:	mvn	r3, #0
   63940:	str	r3, [sp, #56]	; 0x38
   63944:	b	6372c <fputs@plt+0x52664>
   63948:	ldr	r3, [sp, #40]	; 0x28
   6394c:	str	r3, [sp, #72]	; 0x48
   63950:	b	6392c <fputs@plt+0x52864>
   63954:	ldr	r0, [r9, #4]
   63958:	add	r0, r0, r2, lsl #4
   6395c:	add	r2, r2, #1
   63960:	ldrb	r0, [r0, #15]
   63964:	lsl	r0, r0, #30
   63968:	add	r1, r1, r0, lsr #31
   6396c:	b	63760 <fputs@plt+0x52698>
   63970:	ldr	r3, [sp, #36]	; 0x24
   63974:	cmp	r3, #0
   63978:	beq	639dc <fputs@plt+0x52914>
   6397c:	ldr	r3, [r3, #4]
   63980:	ldr	r2, [sp, #72]	; 0x48
   63984:	cmp	r2, r3
   63988:	beq	639dc <fputs@plt+0x52914>
   6398c:	ldr	r1, [pc, #2716]	; 64430 <fputs@plt+0x53368>
   63990:	mov	r0, r4
   63994:	bl	30e04 <fputs@plt+0x1fd3c>
   63998:	ldr	r1, [sp, #112]	; 0x70
   6399c:	ldr	r0, [sp, #48]	; 0x30
   639a0:	bl	1e2b4 <fputs@plt+0xd1ec>
   639a4:	ldr	r1, [sp, #60]	; 0x3c
   639a8:	ldr	r0, [sp, #48]	; 0x30
   639ac:	bl	1e4b4 <fputs@plt+0xd3ec>
   639b0:	mov	r1, sl
   639b4:	ldr	r0, [sp, #48]	; 0x30
   639b8:	bl	1e428 <fputs@plt+0xd360>
   639bc:	ldr	r1, [sp, #36]	; 0x24
   639c0:	ldr	r0, [sp, #48]	; 0x30
   639c4:	bl	1d78c <fputs@plt+0xc6c4>
   639c8:	mov	r1, r8
   639cc:	ldr	r0, [sp, #48]	; 0x30
   639d0:	bl	1d524 <fputs@plt+0xc45c>
   639d4:	add	sp, sp, #212	; 0xd4
   639d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   639dc:	ldr	r3, [sp, #48]	; 0x30
   639e0:	ldr	r3, [r3, #24]
   639e4:	ands	r3, r3, #128	; 0x80
   639e8:	str	r3, [sp, #64]	; 0x40
   639ec:	beq	63a10 <fputs@plt+0x52948>
   639f0:	ldr	r3, [r4, #76]	; 0x4c
   639f4:	mov	r2, #0
   639f8:	add	r3, r3, #1
   639fc:	str	r3, [r4, #76]	; 0x4c
   63a00:	mov	r1, #22
   63a04:	mov	r0, fp
   63a08:	str	r3, [sp, #64]	; 0x40
   63a0c:	bl	2883c <fputs@plt+0x17774>
   63a10:	ldr	r3, [sp, #84]	; 0x54
   63a14:	cmp	r3, #0
   63a18:	movne	r8, #0
   63a1c:	bne	63a80 <fputs@plt+0x529b8>
   63a20:	add	r3, sp, #148	; 0x94
   63a24:	str	r3, [sp, #12]
   63a28:	add	r3, sp, #144	; 0x90
   63a2c:	str	r3, [sp, #8]
   63a30:	ldr	r3, [sp, #84]	; 0x54
   63a34:	mov	r2, #55	; 0x37
   63a38:	str	r3, [sp, #4]
   63a3c:	mvn	r3, #0
   63a40:	str	r3, [sp]
   63a44:	mov	r1, r9
   63a48:	ldr	r3, [sp, #84]	; 0x54
   63a4c:	mov	r0, r4
   63a50:	bl	32f4c <fputs@plt+0x21e84>
   63a54:	mov	r3, #0
   63a58:	add	r2, r0, #1
   63a5c:	mov	r5, r0
   63a60:	lsl	r2, r2, #2
   63a64:	ldr	r0, [sp, #48]	; 0x30
   63a68:	bl	1ed14 <fputs@plt+0xdc4c>
   63a6c:	subs	r8, r0, #0
   63a70:	ldrne	r3, [sp, #40]	; 0x28
   63a74:	beq	63998 <fputs@plt+0x528d0>
   63a78:	cmp	r3, r5
   63a7c:	blt	63c1c <fputs@plt+0x52b54>
   63a80:	ldr	r3, [sp, #76]	; 0x4c
   63a84:	cmp	r3, #0
   63a88:	beq	63c34 <fputs@plt+0x52b6c>
   63a8c:	ldr	r2, [sp, #56]	; 0x38
   63a90:	mov	r1, #108	; 0x6c
   63a94:	mov	r0, fp
   63a98:	bl	287d8 <fputs@plt+0x17710>
   63a9c:	ldr	r3, [fp, #32]
   63aa0:	str	r0, [sp, #100]	; 0x64
   63aa4:	str	r3, [sp, #116]	; 0x74
   63aa8:	ldr	r0, [fp, #24]
   63aac:	bl	2823c <fputs@plt+0x17174>
   63ab0:	ldr	r3, [sp, #152]	; 0x98
   63ab4:	tst	r3, #1
   63ab8:	str	r0, [sp, #120]	; 0x78
   63abc:	beq	63b94 <fputs@plt+0x52acc>
   63ac0:	ldrsh	r1, [r9, #34]	; 0x22
   63ac4:	mov	r0, r4
   63ac8:	add	r1, r1, #1
   63acc:	bl	16900 <fputs@plt+0x5838>
   63ad0:	ldr	r3, [sp, #52]	; 0x34
   63ad4:	cmp	r3, #0
   63ad8:	mov	r5, r0
   63adc:	bge	63c64 <fputs@plt+0x52b9c>
   63ae0:	mov	r3, r0
   63ae4:	mvn	r2, #0
   63ae8:	mov	r1, #22
   63aec:	mov	r0, fp
   63af0:	bl	2883c <fputs@plt+0x17774>
   63af4:	add	r3, r5, #1
   63af8:	str	r3, [sp, #80]	; 0x50
   63afc:	ldr	r3, [sp, #76]	; 0x4c
   63b00:	ldr	r6, [sp, #40]	; 0x28
   63b04:	eor	r3, r3, #1
   63b08:	and	r3, r3, #1
   63b0c:	str	r6, [sp, #96]	; 0x60
   63b10:	str	r3, [sp, #140]	; 0x8c
   63b14:	ldrsh	r3, [r9, #34]	; 0x22
   63b18:	ldr	r2, [sp, #96]	; 0x60
   63b1c:	cmp	r2, r3
   63b20:	blt	63cf8 <fputs@plt+0x52c30>
   63b24:	ldr	r3, [sp, #84]	; 0x54
   63b28:	cmp	r3, #0
   63b2c:	bne	63b40 <fputs@plt+0x52a78>
   63b30:	add	r2, r5, #1
   63b34:	mov	r1, r9
   63b38:	mov	r0, fp
   63b3c:	bl	2852c <fputs@plt+0x17464>
   63b40:	ldr	r3, [sp, #120]	; 0x78
   63b44:	mov	r2, #108	; 0x6c
   63b48:	str	r3, [sp, #16]
   63b4c:	ldr	r3, [sp, #248]	; 0xf8
   63b50:	ldr	r1, [sp, #88]	; 0x58
   63b54:	str	r3, [sp, #12]
   63b58:	ldrsh	r3, [r9, #34]	; 0x22
   63b5c:	mov	r0, r4
   63b60:	str	r9, [sp, #4]
   63b64:	sub	r3, r5, r3
   63b68:	sub	r3, r3, #1
   63b6c:	str	r3, [sp, #8]
   63b70:	mov	r3, #1
   63b74:	str	r3, [sp]
   63b78:	mov	r3, #0
   63b7c:	bl	61db4 <fputs@plt+0x50cec>
   63b80:	ldrsh	r2, [r9, #34]	; 0x22
   63b84:	mov	r1, r5
   63b88:	mov	r0, r4
   63b8c:	add	r2, r2, #1
   63b90:	bl	1de10 <fputs@plt+0xcd48>
   63b94:	ldr	r3, [sp, #84]	; 0x54
   63b98:	cmp	r3, #0
   63b9c:	bne	63ff4 <fputs@plt+0x52f2c>
   63ba0:	ldrb	r3, [r9, #42]	; 0x2a
   63ba4:	tst	r3, #16
   63ba8:	beq	64438 <fputs@plt+0x53370>
   63bac:	ldr	r3, [sp, #92]	; 0x5c
   63bb0:	ldr	r2, [sp, #84]	; 0x54
   63bb4:	mov	r1, #25
   63bb8:	mov	r0, fp
   63bbc:	bl	2883c <fputs@plt+0x17774>
   63bc0:	ldr	r3, [sp, #52]	; 0x34
   63bc4:	cmp	r3, #0
   63bc8:	blt	6417c <fputs@plt+0x530b4>
   63bcc:	ldr	r3, [sp, #76]	; 0x4c
   63bd0:	cmp	r3, #0
   63bd4:	beq	63e50 <fputs@plt+0x52d88>
   63bd8:	ldr	r3, [sp, #44]	; 0x2c
   63bdc:	ldr	r2, [sp, #56]	; 0x38
   63be0:	str	r3, [sp]
   63be4:	mov	r1, #47	; 0x2f
   63be8:	ldr	r3, [sp, #52]	; 0x34
   63bec:	mov	r0, fp
   63bf0:	bl	28344 <fputs@plt+0x1727c>
   63bf4:	ldrb	r3, [r9, #42]	; 0x2a
   63bf8:	tst	r3, #16
   63bfc:	beq	63ef4 <fputs@plt+0x52e2c>
   63c00:	ldr	r3, [fp, #32]
   63c04:	ldr	r2, [sp, #44]	; 0x2c
   63c08:	add	r3, r3, #2
   63c0c:	mov	r1, #76	; 0x4c
   63c10:	mov	r0, fp
   63c14:	bl	2883c <fputs@plt+0x17774>
   63c18:	b	63f30 <fputs@plt+0x52e68>
   63c1c:	ldr	r2, [r4, #76]	; 0x4c
   63c20:	add	r2, r2, #1
   63c24:	str	r2, [r4, #76]	; 0x4c
   63c28:	str	r2, [r8, r3, lsl #2]
   63c2c:	add	r3, r3, #1
   63c30:	b	63a78 <fputs@plt+0x529b0>
   63c34:	cmp	sl, #0
   63c38:	ldreq	r3, [sp, #40]	; 0x28
   63c3c:	streq	r3, [sp, #116]	; 0x74
   63c40:	streq	r3, [sp, #100]	; 0x64
   63c44:	beq	63aa8 <fputs@plt+0x529e0>
   63c48:	ldr	r2, [sp, #160]	; 0xa0
   63c4c:	mov	r1, #18
   63c50:	mov	r0, fp
   63c54:	bl	287d8 <fputs@plt+0x17710>
   63c58:	str	r0, [sp, #100]	; 0x64
   63c5c:	mov	r3, r0
   63c60:	b	63aa4 <fputs@plt+0x529dc>
   63c64:	ldr	r3, [sp, #76]	; 0x4c
   63c68:	cmp	r3, #0
   63c6c:	beq	63cd0 <fputs@plt+0x52c08>
   63c70:	str	r0, [sp]
   63c74:	ldr	r3, [sp, #52]	; 0x34
   63c78:	ldr	r2, [sp, #56]	; 0x38
   63c7c:	mov	r1, #47	; 0x2f
   63c80:	mov	r0, fp
   63c84:	bl	28344 <fputs@plt+0x1727c>
   63c88:	mov	r2, r5
   63c8c:	mov	r1, #77	; 0x4d
   63c90:	mov	r0, fp
   63c94:	bl	287d8 <fputs@plt+0x17710>
   63c98:	mov	r3, r5
   63c9c:	mvn	r2, #0
   63ca0:	mov	r1, #22
   63ca4:	mov	r6, r0
   63ca8:	mov	r0, fp
   63cac:	bl	2883c <fputs@plt+0x17774>
   63cb0:	mov	r1, r6
   63cb4:	mov	r0, fp
   63cb8:	bl	1d4a4 <fputs@plt+0xc3dc>
   63cbc:	mov	r2, r5
   63cc0:	mov	r1, #38	; 0x26
   63cc4:	mov	r0, fp
   63cc8:	bl	287d8 <fputs@plt+0x17710>
   63ccc:	b	63af4 <fputs@plt+0x52a2c>
   63cd0:	ldr	r3, [sp, #60]	; 0x3c
   63cd4:	ldr	r2, [sp, #52]	; 0x34
   63cd8:	ldr	r1, [r3, #4]
   63cdc:	mov	r3, #20
   63ce0:	mul	r3, r3, r2
   63ce4:	mov	r2, r0
   63ce8:	mov	r0, r4
   63cec:	ldr	r1, [r1, r3]
   63cf0:	bl	510e0 <fputs@plt+0x40018>
   63cf4:	b	63c88 <fputs@plt+0x52bc0>
   63cf8:	ldr	r3, [sp, #36]	; 0x24
   63cfc:	cmp	r3, #0
   63d00:	ldrne	r2, [r3, #4]
   63d04:	ldrne	r6, [sp, #40]	; 0x28
   63d08:	bne	63da4 <fputs@plt+0x52cdc>
   63d0c:	ldr	r3, [sp, #140]	; 0x8c
   63d10:	ldr	r2, [sp, #60]	; 0x3c
   63d14:	cmp	r2, #0
   63d18:	movne	r3, #0
   63d1c:	andeq	r3, r3, #1
   63d20:	cmp	r3, #0
   63d24:	bne	63d40 <fputs@plt+0x52c78>
   63d28:	ldr	r3, [sp, #36]	; 0x24
   63d2c:	cmp	r3, #0
   63d30:	beq	63db0 <fputs@plt+0x52ce8>
   63d34:	ldr	r3, [r3, #4]
   63d38:	cmp	r6, r3
   63d3c:	blt	63db0 <fputs@plt+0x52ce8>
   63d40:	ldr	r2, [sp, #96]	; 0x60
   63d44:	ldr	r3, [r9, #4]
   63d48:	mov	r0, r4
   63d4c:	add	r3, r3, r2, lsl #4
   63d50:	ldr	r2, [sp, #80]	; 0x50
   63d54:	ldr	r1, [r3, #4]
   63d58:	bl	510e0 <fputs@plt+0x40018>
   63d5c:	ldr	r3, [sp, #36]	; 0x24
   63d60:	cmp	r3, #0
   63d64:	ldr	r3, [sp, #96]	; 0x60
   63d68:	addeq	r6, r6, #1
   63d6c:	add	r3, r3, #1
   63d70:	str	r3, [sp, #96]	; 0x60
   63d74:	ldr	r3, [sp, #80]	; 0x50
   63d78:	add	r3, r3, #1
   63d7c:	str	r3, [sp, #80]	; 0x50
   63d80:	b	63b14 <fputs@plt+0x52a4c>
   63d84:	ldr	r3, [sp, #36]	; 0x24
   63d88:	ldr	r1, [sp, #96]	; 0x60
   63d8c:	ldr	r3, [r3]
   63d90:	add	r3, r3, r6, lsl #3
   63d94:	ldr	r3, [r3, #4]
   63d98:	cmp	r1, r3
   63d9c:	beq	63d0c <fputs@plt+0x52c44>
   63da0:	add	r6, r6, #1
   63da4:	cmp	r6, r2
   63da8:	blt	63d84 <fputs@plt+0x52cbc>
   63dac:	b	63d0c <fputs@plt+0x52c44>
   63db0:	ldr	r3, [sp, #76]	; 0x4c
   63db4:	cmp	r3, #0
   63db8:	beq	63ddc <fputs@plt+0x52d14>
   63dbc:	ldr	r3, [sp, #80]	; 0x50
   63dc0:	ldr	r2, [sp, #56]	; 0x38
   63dc4:	str	r3, [sp]
   63dc8:	mov	r1, #47	; 0x2f
   63dcc:	mov	r3, r6
   63dd0:	mov	r0, fp
   63dd4:	bl	28344 <fputs@plt+0x1727c>
   63dd8:	b	63d5c <fputs@plt+0x52c94>
   63ddc:	ldr	r3, [sp, #60]	; 0x3c
   63de0:	mov	r0, r4
   63de4:	ldr	r2, [r3, #4]
   63de8:	mov	r3, #20
   63dec:	mul	r3, r3, r6
   63df0:	ldr	r7, [r2, r3]
   63df4:	ldr	r3, [r4, #8]
   63df8:	ldr	r2, [sp, #80]	; 0x50
   63dfc:	mov	r1, r7
   63e00:	str	r3, [sp, #136]	; 0x88
   63e04:	bl	510e0 <fputs@plt+0x40018>
   63e08:	ldr	r3, [r4, #76]	; 0x4c
   63e0c:	ldr	r2, [sp, #80]	; 0x50
   63e10:	add	r3, r3, #1
   63e14:	str	r3, [r4, #76]	; 0x4c
   63e18:	mov	r1, #30
   63e1c:	ldr	r0, [sp, #136]	; 0x88
   63e20:	str	r3, [sp, #124]	; 0x7c
   63e24:	bl	2883c <fputs@plt+0x17774>
   63e28:	ldrb	r3, [r7]
   63e2c:	strb	r3, [r7, #38]	; 0x26
   63e30:	mvn	r3, #98	; 0x62
   63e34:	strb	r3, [r7]
   63e38:	ldr	r3, [sp, #124]	; 0x7c
   63e3c:	str	r3, [r7, #28]
   63e40:	ldr	r3, [r7, #4]
   63e44:	bic	r3, r3, #4096	; 0x1000
   63e48:	str	r3, [r7, #4]
   63e4c:	b	63d5c <fputs@plt+0x52c94>
   63e50:	cmp	sl, #0
   63e54:	beq	63e78 <fputs@plt+0x52db0>
   63e58:	ldr	r1, [sp, #104]	; 0x68
   63e5c:	ldr	r2, [sp, #52]	; 0x34
   63e60:	ldr	r3, [sp, #44]	; 0x2c
   63e64:	add	r2, r2, r1
   63e68:	mov	r0, fp
   63e6c:	mov	r1, #30
   63e70:	bl	2883c <fputs@plt+0x17774>
   63e74:	b	63bf4 <fputs@plt+0x52b2c>
   63e78:	ldr	r3, [sp, #60]	; 0x3c
   63e7c:	ldr	r2, [sp, #52]	; 0x34
   63e80:	mov	r0, r4
   63e84:	ldr	r1, [r3, #4]
   63e88:	mov	r3, #20
   63e8c:	mul	r3, r3, r2
   63e90:	ldr	r2, [sp, #44]	; 0x2c
   63e94:	ldr	r1, [r1, r3]
   63e98:	bl	510e0 <fputs@plt+0x40018>
   63e9c:	mvn	r1, #0
   63ea0:	mov	r0, fp
   63ea4:	bl	162ac <fputs@plt+0x51e4>
   63ea8:	cmp	r0, #0
   63eac:	beq	63bf4 <fputs@plt+0x52b2c>
   63eb0:	ldrb	r3, [r0]
   63eb4:	cmp	r3, #25
   63eb8:	bne	63bf4 <fputs@plt+0x52b2c>
   63ebc:	ldrb	r3, [r9, #42]	; 0x2a
   63ec0:	tst	r3, #16
   63ec4:	bne	63bf4 <fputs@plt+0x52b2c>
   63ec8:	mov	r3, #74	; 0x4a
   63ecc:	strb	r3, [r0]
   63ed0:	ldr	r3, [sp, #144]	; 0x90
   63ed4:	str	r3, [r0, #4]
   63ed8:	ldr	r3, [sp, #44]	; 0x2c
   63edc:	str	r3, [r0, #8]
   63ee0:	ldr	r3, [sp, #108]	; 0x6c
   63ee4:	str	r3, [r0, #12]
   63ee8:	mov	r3, #1
   63eec:	str	r3, [sp, #68]	; 0x44
   63ef0:	b	63f40 <fputs@plt+0x52e78>
   63ef4:	ldr	r2, [sp, #44]	; 0x2c
   63ef8:	mov	r1, #77	; 0x4d
   63efc:	mov	r0, fp
   63f00:	bl	287d8 <fputs@plt+0x17710>
   63f04:	ldr	r3, [sp, #108]	; 0x6c
   63f08:	mov	r1, #74	; 0x4a
   63f0c:	str	r3, [sp]
   63f10:	ldr	r2, [sp, #144]	; 0x90
   63f14:	ldr	r3, [sp, #44]	; 0x2c
   63f18:	mov	r5, r0
   63f1c:	mov	r0, fp
   63f20:	bl	28344 <fputs@plt+0x1727c>
   63f24:	mov	r1, r5
   63f28:	mov	r0, fp
   63f2c:	bl	1d4a4 <fputs@plt+0xc3dc>
   63f30:	ldr	r2, [sp, #44]	; 0x2c
   63f34:	mov	r1, #38	; 0x26
   63f38:	mov	r0, fp
   63f3c:	bl	287d8 <fputs@plt+0x17710>
   63f40:	ldr	r3, [sp, #108]	; 0x6c
   63f44:	cmp	r3, #0
   63f48:	ble	63f60 <fputs@plt+0x52e98>
   63f4c:	ldr	r3, [sp, #44]	; 0x2c
   63f50:	ldr	r2, [sp, #108]	; 0x6c
   63f54:	mov	r1, #137	; 0x89
   63f58:	ldr	r0, [r4, #8]
   63f5c:	bl	2883c <fputs@plt+0x17774>
   63f60:	ldr	r6, [sp, #40]	; 0x28
   63f64:	ldr	r3, [sp, #44]	; 0x2c
   63f68:	mov	r5, r6
   63f6c:	add	r3, r3, #1
   63f70:	str	r3, [sp, #80]	; 0x50
   63f74:	ldrsh	r3, [r9, #34]	; 0x22
   63f78:	cmp	r5, r3
   63f7c:	blt	641a0 <fputs@plt+0x530d8>
   63f80:	ldrb	r5, [r9, #42]	; 0x2a
   63f84:	ands	r5, r5, #16
   63f88:	beq	6431c <fputs@plt+0x53254>
   63f8c:	ldr	r1, [r9, #56]	; 0x38
   63f90:	ldr	r0, [sp, #48]	; 0x30
   63f94:	bl	1bfe0 <fputs@plt+0xaf18>
   63f98:	mov	r1, r9
   63f9c:	mov	r5, r0
   63fa0:	mov	r0, r4
   63fa4:	bl	3a348 <fputs@plt+0x29280>
   63fa8:	ldrsh	r3, [r9, #34]	; 0x22
   63fac:	mvn	r2, #9
   63fb0:	str	r2, [sp, #8]
   63fb4:	ldr	r2, [sp, #92]	; 0x5c
   63fb8:	add	r3, r3, #2
   63fbc:	str	r2, [sp]
   63fc0:	mov	r1, #12
   63fc4:	mov	r2, #1
   63fc8:	str	r5, [sp, #4]
   63fcc:	mov	r0, fp
   63fd0:	bl	28464 <fputs@plt+0x1739c>
   63fd4:	ldr	r1, [sp, #248]	; 0xf8
   63fd8:	mov	r0, fp
   63fdc:	cmp	r1, #10
   63fe0:	moveq	r1, #2
   63fe4:	uxtb	r1, r1
   63fe8:	bl	1b1a0 <fputs@plt+0xa0d8>
   63fec:	mov	r0, r4
   63ff0:	bl	16f34 <fputs@plt+0x5e6c>
   63ff4:	ldr	r3, [sp, #48]	; 0x30
   63ff8:	ldr	r3, [r3, #24]
   63ffc:	tst	r3, #128	; 0x80
   64000:	beq	64018 <fputs@plt+0x52f50>
   64004:	mov	r3, #1
   64008:	ldr	r2, [sp, #64]	; 0x40
   6400c:	mov	r1, #37	; 0x25
   64010:	mov	r0, fp
   64014:	bl	2883c <fputs@plt+0x17774>
   64018:	ldr	r3, [sp, #88]	; 0x58
   6401c:	cmp	r3, #0
   64020:	beq	64068 <fputs@plt+0x52fa0>
   64024:	ldr	r3, [sp, #120]	; 0x78
   64028:	ldr	r1, [sp, #88]	; 0x58
   6402c:	str	r3, [sp, #16]
   64030:	ldr	r3, [sp, #248]	; 0xf8
   64034:	mov	r0, r4
   64038:	str	r3, [sp, #12]
   6403c:	ldr	r3, [sp, #44]	; 0x2c
   64040:	ldrsh	r2, [r9, #34]	; 0x22
   64044:	sub	r3, r3, #1
   64048:	str	r9, [sp, #4]
   6404c:	sub	r3, r3, r2
   64050:	str	r3, [sp, #8]
   64054:	mov	r3, #2
   64058:	str	r3, [sp]
   6405c:	mov	r2, #108	; 0x6c
   64060:	mov	r3, #0
   64064:	bl	61db4 <fputs@plt+0x50cec>
   64068:	ldr	r1, [sp, #120]	; 0x78
   6406c:	mov	r0, fp
   64070:	bl	16284 <fputs@plt+0x51bc>
   64074:	ldr	r3, [sp, #76]	; 0x4c
   64078:	cmp	r3, #0
   6407c:	beq	643cc <fputs@plt+0x53304>
   64080:	ldr	r2, [sp, #56]	; 0x38
   64084:	ldr	r3, [sp, #116]	; 0x74
   64088:	mov	r1, #7
   6408c:	mov	r0, fp
   64090:	bl	2883c <fputs@plt+0x17774>
   64094:	ldr	r1, [sp, #100]	; 0x64
   64098:	mov	r0, fp
   6409c:	bl	1d4a4 <fputs@plt+0xc3dc>
   640a0:	ldr	r2, [sp, #56]	; 0x38
   640a4:	mov	r1, #61	; 0x3d
   640a8:	mov	r0, fp
   640ac:	bl	287d8 <fputs@plt+0x17710>
   640b0:	ldrb	r5, [r9, #42]	; 0x2a
   640b4:	ldr	r3, [sp, #84]	; 0x54
   640b8:	and	r5, r5, #16
   640bc:	cmp	r3, #0
   640c0:	orrne	r5, r5, #1
   640c4:	cmp	r5, #0
   640c8:	bne	640f8 <fputs@plt+0x53030>
   640cc:	ldr	r2, [sp, #144]	; 0x90
   640d0:	ldr	r3, [sp, #148]	; 0x94
   640d4:	cmp	r2, r3
   640d8:	bge	640e8 <fputs@plt+0x53020>
   640dc:	mov	r1, #61	; 0x3d
   640e0:	mov	r0, fp
   640e4:	bl	287d8 <fputs@plt+0x17710>
   640e8:	ldr	r6, [r9, #8]
   640ec:	mov	r7, #61	; 0x3d
   640f0:	cmp	r6, #0
   640f4:	bne	643f0 <fputs@plt+0x53328>
   640f8:	ldrb	r3, [r4, #18]
   640fc:	cmp	r3, #0
   64100:	bne	64118 <fputs@plt+0x53050>
   64104:	ldr	r3, [r4, #420]	; 0x1a4
   64108:	cmp	r3, #0
   6410c:	bne	64118 <fputs@plt+0x53050>
   64110:	mov	r0, r4
   64114:	bl	119b4 <fputs@plt+0x8ec>
   64118:	ldr	r3, [sp, #48]	; 0x30
   6411c:	ldr	r3, [r3, #24]
   64120:	tst	r3, #128	; 0x80
   64124:	beq	63998 <fputs@plt+0x528d0>
   64128:	ldrb	r3, [r4, #18]
   6412c:	cmp	r3, #0
   64130:	bne	63998 <fputs@plt+0x528d0>
   64134:	ldr	r4, [r4, #420]	; 0x1a4
   64138:	cmp	r4, #0
   6413c:	bne	63998 <fputs@plt+0x528d0>
   64140:	ldr	r2, [sp, #64]	; 0x40
   64144:	mov	r3, #1
   64148:	mov	r1, #33	; 0x21
   6414c:	mov	r0, fp
   64150:	bl	2883c <fputs@plt+0x17774>
   64154:	mov	r0, fp
   64158:	mov	r1, #1
   6415c:	bl	23c7c <fputs@plt+0x12bb4>
   64160:	str	r4, [sp]
   64164:	ldr	r3, [pc, #712]	; 64434 <fputs@plt+0x5336c>
   64168:	mov	r2, r4
   6416c:	mov	r1, r4
   64170:	mov	r0, fp
   64174:	bl	278ac <fputs@plt+0x167e4>
   64178:	b	63998 <fputs@plt+0x528d0>
   6417c:	ldrb	r3, [r9, #42]	; 0x2a
   64180:	tst	r3, #16
   64184:	beq	64444 <fputs@plt+0x5337c>
   64188:	ldr	r3, [sp, #44]	; 0x2c
   6418c:	mov	r2, #0
   64190:	mov	r1, #25
   64194:	mov	r0, fp
   64198:	bl	2883c <fputs@plt+0x17774>
   6419c:	b	63f40 <fputs@plt+0x52e78>
   641a0:	ldr	r3, [sp, #80]	; 0x50
   641a4:	add	r7, r3, r5
   641a8:	ldrsh	r3, [r9, #32]
   641ac:	cmp	r5, r3
   641b0:	bne	641cc <fputs@plt+0x53104>
   641b4:	mov	r2, r7
   641b8:	mov	r1, #26
   641bc:	mov	r0, fp
   641c0:	bl	287d8 <fputs@plt+0x17710>
   641c4:	add	r5, r5, #1
   641c8:	b	63f74 <fputs@plt+0x52eac>
   641cc:	ldr	r3, [sp, #36]	; 0x24
   641d0:	cmp	r3, #0
   641d4:	ldrne	r1, [r3, #4]
   641d8:	ldrne	r2, [sp, #40]	; 0x28
   641dc:	bne	64288 <fputs@plt+0x531c0>
   641e0:	ldr	r3, [r9, #4]
   641e4:	add	r3, r3, r5, lsl #4
   641e8:	ldrb	r3, [r3, #15]
   641ec:	tst	r3, #2
   641f0:	addne	r6, r6, #1
   641f4:	mvnne	r2, #0
   641f8:	subeq	r2, r5, r6
   641fc:	ldr	r3, [sp, #72]	; 0x48
   64200:	clz	r3, r3
   64204:	lsr	r3, r3, #5
   64208:	orrs	r3, r3, r2, lsr #31
   6420c:	bne	64228 <fputs@plt+0x53160>
   64210:	ldr	r3, [sp, #36]	; 0x24
   64214:	cmp	r3, #0
   64218:	beq	642a4 <fputs@plt+0x531dc>
   6421c:	ldr	r3, [r3, #4]
   64220:	cmp	r2, r3
   64224:	blt	642a4 <fputs@plt+0x531dc>
   64228:	ldr	r3, [r9, #4]
   6422c:	add	r3, r3, r5, lsl #4
   64230:	ldr	r1, [r3, #4]
   64234:	ldrb	r3, [r4, #23]
   64238:	cmp	r3, #0
   6423c:	beq	64294 <fputs@plt+0x531cc>
   64240:	mov	r0, r1
   64244:	str	r1, [sp, #96]	; 0x60
   64248:	bl	1b638 <fputs@plt+0xa570>
   6424c:	ldr	r1, [sp, #96]	; 0x60
   64250:	cmp	r0, #0
   64254:	beq	64294 <fputs@plt+0x531cc>
   64258:	mov	r3, #0
   6425c:	mov	r2, r7
   64260:	mov	r0, r4
   64264:	bl	29a44 <fputs@plt+0x1897c>
   64268:	b	641c4 <fputs@plt+0x530fc>
   6426c:	ldr	r3, [sp, #36]	; 0x24
   64270:	ldr	r3, [r3]
   64274:	add	r3, r3, r2, lsl #3
   64278:	ldr	r3, [r3, #4]
   6427c:	cmp	r5, r3
   64280:	beq	641fc <fputs@plt+0x53134>
   64284:	add	r2, r2, #1
   64288:	cmp	r2, r1
   6428c:	blt	6426c <fputs@plt+0x531a4>
   64290:	b	641fc <fputs@plt+0x53134>
   64294:	mov	r2, r7
   64298:	mov	r0, r4
   6429c:	bl	510e0 <fputs@plt+0x40018>
   642a0:	b	641c4 <fputs@plt+0x530fc>
   642a4:	ldr	r3, [sp, #76]	; 0x4c
   642a8:	cmp	r3, #0
   642ac:	beq	642cc <fputs@plt+0x53204>
   642b0:	mov	r3, r2
   642b4:	str	r7, [sp]
   642b8:	ldr	r2, [sp, #56]	; 0x38
   642bc:	mov	r1, #47	; 0x2f
   642c0:	mov	r0, fp
   642c4:	bl	28344 <fputs@plt+0x1727c>
   642c8:	b	641c4 <fputs@plt+0x530fc>
   642cc:	cmp	sl, #0
   642d0:	beq	64300 <fputs@plt+0x53238>
   642d4:	ldr	r3, [sp, #104]	; 0x68
   642d8:	ldr	r1, [sp, #132]	; 0x84
   642dc:	cmp	r3, r1
   642e0:	beq	641c4 <fputs@plt+0x530fc>
   642e4:	ldr	r1, [sp, #104]	; 0x68
   642e8:	mov	r3, r7
   642ec:	add	r2, r2, r1
   642f0:	mov	r0, fp
   642f4:	mov	r1, #31
   642f8:	bl	2883c <fputs@plt+0x17774>
   642fc:	b	641c4 <fputs@plt+0x530fc>
   64300:	ldr	r3, [sp, #60]	; 0x3c
   64304:	ldr	r1, [r3, #4]
   64308:	mov	r3, #20
   6430c:	mul	r3, r3, r2
   64310:	mov	r2, r7
   64314:	ldr	r1, [r1, r3]
   64318:	b	64298 <fputs@plt+0x531d0>
   6431c:	add	r3, sp, #176	; 0xb0
   64320:	str	r3, [sp, #24]
   64324:	ldr	r3, [sp, #120]	; 0x78
   64328:	mov	r2, r8
   6432c:	str	r3, [sp, #20]
   64330:	ldrb	r3, [sp, #248]	; 0xf8
   64334:	mov	r1, r9
   64338:	mov	r0, r4
   6433c:	str	r3, [sp, #16]
   64340:	ldr	r3, [sp, #52]	; 0x34
   64344:	str	r5, [sp, #28]
   64348:	mvn	r3, r3
   6434c:	str	r5, [sp, #8]
   64350:	lsr	r3, r3, #31
   64354:	str	r3, [sp, #12]
   64358:	ldr	r3, [sp, #92]	; 0x5c
   6435c:	str	r3, [sp, #4]
   64360:	ldr	r3, [sp, #148]	; 0x94
   64364:	str	r3, [sp]
   64368:	ldr	r3, [sp, #144]	; 0x90
   6436c:	bl	12150 <fputs@plt+0x1088>
   64370:	ldr	r3, [sp, #92]	; 0x5c
   64374:	mov	r2, r5
   64378:	mov	r1, r9
   6437c:	mov	r0, r4
   64380:	str	r5, [sp, #4]
   64384:	str	r5, [sp]
   64388:	bl	5f790 <fputs@plt+0x4e6c8>
   6438c:	ldr	r3, [sp, #176]	; 0xb0
   64390:	clz	r3, r3
   64394:	lsr	r3, r3, #5
   64398:	str	r3, [sp, #16]
   6439c:	ldr	r3, [sp, #68]	; 0x44
   643a0:	str	r5, [sp, #8]
   643a4:	str	r3, [sp, #12]
   643a8:	ldr	r3, [sp, #92]	; 0x5c
   643ac:	str	r8, [sp, #4]
   643b0:	str	r3, [sp]
   643b4:	ldr	r2, [sp, #144]	; 0x90
   643b8:	ldr	r3, [sp, #148]	; 0x94
   643bc:	mov	r1, r9
   643c0:	mov	r0, r4
   643c4:	bl	114cc <fputs@plt+0x404>
   643c8:	b	63ff4 <fputs@plt+0x52f2c>
   643cc:	cmp	sl, #0
   643d0:	beq	640b0 <fputs@plt+0x52fe8>
   643d4:	ldr	r1, [sp, #116]	; 0x74
   643d8:	mov	r0, fp
   643dc:	bl	289a4 <fputs@plt+0x178dc>
   643e0:	ldr	r1, [sp, #100]	; 0x64
   643e4:	mov	r0, fp
   643e8:	bl	1d4a4 <fputs@plt+0xc3dc>
   643ec:	b	640b0 <fputs@plt+0x52fe8>
   643f0:	ldr	r2, [sp, #148]	; 0x94
   643f4:	mov	r1, r7
   643f8:	add	r2, r5, r2
   643fc:	mov	r0, fp
   64400:	bl	287d8 <fputs@plt+0x17710>
   64404:	add	r5, r5, #1
   64408:	ldr	r6, [r6, #20]
   6440c:	b	640f0 <fputs@plt+0x53028>
   64410:	mov	r8, r0
   64414:	str	r8, [sp, #60]	; 0x3c
   64418:	b	63998 <fputs@plt+0x528d0>
   6441c:	ldr	r5, [r5, #20]
   64420:	b	62f80 <fputs@plt+0x51eb8>
   64424:	andeq	r3, r7, fp, lsr #17
   64428:	andeq	r8, r7, r2, asr #13
   6442c:	andeq	r8, r7, r2, ror #13
   64430:	andeq	r8, r7, r4, lsl #10
   64434:	andeq	r8, r7, r6, lsl r7
   64438:	ldr	r3, [sp, #52]	; 0x34
   6443c:	cmp	r3, #0
   64440:	bge	63bcc <fputs@plt+0x52b04>
   64444:	ldr	r3, [sp, #128]	; 0x80
   64448:	cmp	r3, #0
   6444c:	bne	64188 <fputs@plt+0x530c0>
   64450:	ldr	r3, [sp, #108]	; 0x6c
   64454:	ldr	r2, [sp, #144]	; 0x90
   64458:	str	r3, [sp]
   6445c:	mov	r1, #74	; 0x4a
   64460:	ldr	r3, [sp, #44]	; 0x2c
   64464:	mov	r0, fp
   64468:	bl	28344 <fputs@plt+0x1727c>
   6446c:	b	63ee8 <fputs@plt+0x52e20>
   64470:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   64474:	sub	sp, sp, #44	; 0x2c
   64478:	mov	r5, #0
   6447c:	str	r3, [sp, #24]
   64480:	ldr	r3, [sp, #92]	; 0x5c
   64484:	str	r2, [sp, #12]
   64488:	mov	r2, #28
   6448c:	str	r5, [r3]
   64490:	mov	r3, #0
   64494:	mov	r4, r0
   64498:	str	r1, [sp, #28]
   6449c:	str	r5, [sp, #36]	; 0x24
   644a0:	bl	1f9d8 <fputs@plt+0xe910>
   644a4:	subs	r7, r0, #0
   644a8:	bne	644d8 <fputs@plt+0x53410>
   644ac:	mov	r6, #0
   644b0:	ldrb	r5, [r4, #69]	; 0x45
   644b4:	cmp	r5, #0
   644b8:	ldreq	r3, [sp, #92]	; 0x5c
   644bc:	streq	r7, [r3]
   644c0:	beq	64870 <fputs@plt+0x537a8>
   644c4:	cmp	r7, #0
   644c8:	moveq	r5, r7
   644cc:	beq	64864 <fputs@plt+0x5379c>
   644d0:	mov	r5, #0
   644d4:	b	64854 <fputs@plt+0x5378c>
   644d8:	mov	r2, #544	; 0x220
   644dc:	mov	r3, #0
   644e0:	mov	r0, r4
   644e4:	bl	1f930 <fputs@plt+0xe868>
   644e8:	subs	r6, r0, #0
   644ec:	beq	644ac <fputs@plt+0x533e4>
   644f0:	ldr	r3, [sp, #88]	; 0x58
   644f4:	str	r5, [sp, #16]
   644f8:	adds	r3, r3, #0
   644fc:	movne	r3, #1
   64500:	str	r3, [sp, #20]
   64504:	mov	r2, #544	; 0x220
   64508:	mov	r1, #0
   6450c:	mov	r0, r6
   64510:	bl	10eac <memset@plt>
   64514:	ldr	r1, [sp, #36]	; 0x24
   64518:	mov	r0, r4
   6451c:	str	r4, [r6]
   64520:	bl	1d524 <fputs@plt+0xc45c>
   64524:	mov	r8, #0
   64528:	mov	r0, r4
   6452c:	str	r8, [sp, #36]	; 0x24
   64530:	bl	15ba4 <fputs@plt+0x4adc>
   64534:	mov	r1, r8
   64538:	ldr	r3, [sp, #28]
   6453c:	ldr	r2, [sp, #12]
   64540:	mov	r0, r6
   64544:	bl	5e75c <fputs@plt+0x4d694>
   64548:	subs	r8, r0, #0
   6454c:	beq	6456c <fputs@plt+0x534a4>
   64550:	ldrb	r3, [r8, #42]	; 0x2a
   64554:	tst	r3, #16
   64558:	beq	648c0 <fputs@plt+0x537f8>
   6455c:	ldr	r2, [sp, #12]
   64560:	ldr	r1, [pc, #888]	; 648e0 <fputs@plt+0x53818>
   64564:	mov	r0, r6
   64568:	bl	30e04 <fputs@plt+0x1fd3c>
   6456c:	ldr	r3, [r6, #4]
   64570:	cmp	r3, #0
   64574:	beq	64594 <fputs@plt+0x534cc>
   64578:	ldr	r1, [sp, #36]	; 0x24
   6457c:	mov	r0, r4
   64580:	bl	1d524 <fputs@plt+0xc45c>
   64584:	ldr	r3, [r6, #4]
   64588:	str	r3, [sp, #36]	; 0x24
   6458c:	mov	r3, #0
   64590:	str	r3, [r6, #4]
   64594:	mov	r5, #1
   64598:	b	64854 <fputs@plt+0x5378c>
   6459c:	ldr	r2, [sp, #12]
   645a0:	ldr	r1, [pc, #828]	; 648e4 <fputs@plt+0x5381c>
   645a4:	b	64564 <fputs@plt+0x5349c>
   645a8:	ldr	r2, [sp, #12]
   645ac:	ldr	r1, [pc, #820]	; 648e8 <fputs@plt+0x53820>
   645b0:	b	64564 <fputs@plt+0x5349c>
   645b4:	ldr	r3, [r8, #4]
   645b8:	ldr	r1, [sp, #24]
   645bc:	ldr	r0, [r3, fp, lsl #4]
   645c0:	bl	1407c <fputs@plt+0x2fb4>
   645c4:	cmp	r0, #0
   645c8:	beq	64600 <fputs@plt+0x53538>
   645cc:	add	fp, fp, #1
   645d0:	cmp	fp, r9
   645d4:	blt	645b4 <fputs@plt+0x534ec>
   645d8:	bne	64600 <fputs@plt+0x53538>
   645dc:	ldr	r1, [sp, #36]	; 0x24
   645e0:	mov	r0, r4
   645e4:	bl	1d524 <fputs@plt+0xc45c>
   645e8:	ldr	r2, [sp, #24]
   645ec:	ldr	r1, [pc, #760]	; 648ec <fputs@plt+0x53824>
   645f0:	mov	r0, r4
   645f4:	bl	3808c <fputs@plt+0x26fc4>
   645f8:	str	r0, [sp, #36]	; 0x24
   645fc:	b	64594 <fputs@plt+0x534cc>
   64600:	ldr	r3, [sp, #88]	; 0x58
   64604:	cmp	r3, #0
   64608:	beq	646c8 <fputs@plt+0x53600>
   6460c:	ldr	r9, [r4, #24]
   64610:	ands	r9, r9, #524288	; 0x80000
   64614:	beq	64660 <fputs@plt+0x53598>
   64618:	ldr	r3, [r8, #16]
   6461c:	ldr	ip, [pc, #716]	; 648f0 <fputs@plt+0x53828>
   64620:	mov	r9, #0
   64624:	cmp	r3, #0
   64628:	beq	64660 <fputs@plt+0x53598>
   6462c:	ldr	r0, [r3, #20]
   64630:	mov	r1, r3
   64634:	mov	r2, #0
   64638:	b	64650 <fputs@plt+0x53588>
   6463c:	ldr	lr, [r1, #36]	; 0x24
   64640:	add	r2, r2, #1
   64644:	cmp	fp, lr
   64648:	moveq	r9, ip
   6464c:	add	r1, r1, #8
   64650:	cmp	r2, r0
   64654:	blt	6463c <fputs@plt+0x53574>
   64658:	ldr	r3, [r3, #4]
   6465c:	b	64624 <fputs@plt+0x5355c>
   64660:	ldr	r3, [r8, #8]
   64664:	cmp	r3, #0
   64668:	beq	646a8 <fputs@plt+0x535e0>
   6466c:	ldrh	r0, [r3, #50]	; 0x32
   64670:	mov	r2, #0
   64674:	b	64698 <fputs@plt+0x535d0>
   64678:	ldr	ip, [r3, #4]
   6467c:	lsl	r1, r2, #1
   64680:	add	r2, r2, #1
   64684:	ldrsh	r1, [ip, r1]
   64688:	cmn	r1, #2
   6468c:	cmpne	r1, fp
   64690:	ldr	r1, [pc, #604]	; 648f4 <fputs@plt+0x5382c>
   64694:	moveq	r9, r1
   64698:	cmp	r2, r0
   6469c:	blt	64678 <fputs@plt+0x535b0>
   646a0:	ldr	r3, [r3, #20]
   646a4:	b	64664 <fputs@plt+0x5359c>
   646a8:	cmp	r9, #0
   646ac:	beq	646c8 <fputs@plt+0x53600>
   646b0:	ldr	r1, [sp, #36]	; 0x24
   646b4:	mov	r0, r4
   646b8:	bl	1d524 <fputs@plt+0xc45c>
   646bc:	mov	r2, r9
   646c0:	ldr	r1, [pc, #560]	; 648f8 <fputs@plt+0x53830>
   646c4:	b	645f0 <fputs@plt+0x53528>
   646c8:	mov	r0, r6
   646cc:	bl	1fa28 <fputs@plt+0xe960>
   646d0:	cmp	r0, #0
   646d4:	mov	sl, r0
   646d8:	str	r0, [r7, #20]
   646dc:	beq	647dc <fputs@plt+0x53714>
   646e0:	ldr	r9, [r8, #64]	; 0x40
   646e4:	mov	r0, r4
   646e8:	mov	r1, r9
   646ec:	bl	17478 <fputs@plt+0x63b0>
   646f0:	ldr	r3, [r9, #4]
   646f4:	mov	r1, #2
   646f8:	str	r3, [sp, #4]
   646fc:	ldr	r3, [r9]
   64700:	str	r3, [sp]
   64704:	ldr	r3, [sp, #20]
   64708:	mov	r2, r0
   6470c:	str	r0, [sp, #8]
   64710:	mov	r0, sl
   64714:	bl	2842c <fputs@plt+0x17364>
   64718:	mov	r1, #1
   6471c:	mov	r0, sl
   64720:	bl	1b1a0 <fputs@plt+0xa0d8>
   64724:	ldr	r2, [pc, #464]	; 648fc <fputs@plt+0x53834>
   64728:	mov	r1, #9
   6472c:	mov	r0, sl
   64730:	bl	29214 <fputs@plt+0x1814c>
   64734:	ldr	r1, [sp, #8]
   64738:	mov	r9, r0
   6473c:	mov	r0, sl
   64740:	bl	162dc <fputs@plt+0x5214>
   64744:	ldrb	r3, [r4, #69]	; 0x45
   64748:	cmp	r3, #0
   6474c:	bne	64778 <fputs@plt+0x536b0>
   64750:	ldr	r2, [sp, #8]
   64754:	mov	r1, #1
   64758:	str	r2, [r9, #4]
   6475c:	ldr	r2, [r8, #28]
   64760:	mov	r0, sl
   64764:	str	r2, [r9, #8]
   64768:	ldr	r2, [sp, #20]
   6476c:	str	r2, [r9, #12]
   64770:	ldr	r2, [r8]
   64774:	bl	24948 <fputs@plt+0x13880>
   64778:	ldrb	r3, [r4, #69]	; 0x45
   6477c:	cmp	r3, #0
   64780:	bne	647dc <fputs@plt+0x53714>
   64784:	ldr	r3, [sp, #88]	; 0x58
   64788:	mov	r1, r6
   6478c:	cmp	r3, #0
   64790:	movne	r3, #55	; 0x37
   64794:	strbne	r3, [r9, #20]
   64798:	ldr	r3, [r8, #28]
   6479c:	mov	r0, sl
   647a0:	str	r3, [r9, #28]
   647a4:	ldr	r3, [sp, #8]
   647a8:	str	r3, [r9, #32]
   647ac:	mvn	r3, #13
   647b0:	strb	r3, [r9, #21]
   647b4:	ldrsh	r3, [r8, #34]	; 0x22
   647b8:	add	r2, r3, #1
   647bc:	str	r2, [r9, #36]	; 0x24
   647c0:	add	r2, r6, #444	; 0x1bc
   647c4:	str	r3, [r9, #88]	; 0x58
   647c8:	mov	r3, #1
   647cc:	strh	r3, [r2]
   647d0:	str	r3, [r6, #76]	; 0x4c
   647d4:	str	r3, [r6, #72]	; 0x48
   647d8:	bl	1fd58 <fputs@plt+0xec90>
   647dc:	ldr	r3, [sp, #20]
   647e0:	str	fp, [r7, #12]
   647e4:	str	r3, [r7]
   647e8:	str	r4, [r7, #24]
   647ec:	ldrb	r3, [r4, #69]	; 0x45
   647f0:	cmp	r3, #0
   647f4:	bne	6484c <fputs@plt+0x53784>
   647f8:	ldrd	r2, [sp, #80]	; 0x50
   647fc:	mov	r1, #1
   64800:	ldr	r0, [r7, #20]
   64804:	bl	307b4 <fputs@plt+0x1f6ec>
   64808:	add	r3, sp, #36	; 0x24
   6480c:	str	r3, [sp]
   64810:	mov	r0, r7
   64814:	ldrd	r2, [sp, #80]	; 0x50
   64818:	bl	5d87c <fputs@plt+0x4c7b4>
   6481c:	ldr	r3, [sp, #16]
   64820:	add	r3, r3, #1
   64824:	mov	r2, r3
   64828:	cmp	r2, #50	; 0x32
   6482c:	str	r3, [sp, #16]
   64830:	sub	r3, r0, #17
   64834:	clz	r3, r3
   64838:	lsr	r3, r3, #5
   6483c:	moveq	r3, #0
   64840:	cmp	r3, #0
   64844:	mov	r5, r0
   64848:	bne	64504 <fputs@plt+0x5343c>
   6484c:	cmp	r5, #0
   64850:	beq	644b0 <fputs@plt+0x533e8>
   64854:	ldr	r0, [r7, #20]
   64858:	cmp	r0, #0
   6485c:	beq	64864 <fputs@plt+0x5379c>
   64860:	bl	47974 <fputs@plt+0x368ac>
   64864:	mov	r1, r7
   64868:	mov	r0, r4
   6486c:	bl	1d524 <fputs@plt+0xc45c>
   64870:	ldr	r3, [sp, #36]	; 0x24
   64874:	ldr	r2, [pc, #132]	; 64900 <fputs@plt+0x53838>
   64878:	cmp	r3, #0
   6487c:	moveq	r2, #0
   64880:	mov	r1, r5
   64884:	mov	r0, r4
   64888:	bl	309d4 <fputs@plt+0x1f90c>
   6488c:	ldr	r1, [sp, #36]	; 0x24
   64890:	mov	r0, r4
   64894:	bl	1d524 <fputs@plt+0xc45c>
   64898:	mov	r0, r6
   6489c:	bl	1e524 <fputs@plt+0xd45c>
   648a0:	mov	r1, r6
   648a4:	mov	r0, r4
   648a8:	bl	1d524 <fputs@plt+0xc45c>
   648ac:	mov	r1, r5
   648b0:	mov	r0, r4
   648b4:	bl	23eb0 <fputs@plt+0x12de8>
   648b8:	add	sp, sp, #44	; 0x2c
   648bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   648c0:	tst	r3, #32
   648c4:	bne	6459c <fputs@plt+0x534d4>
   648c8:	ldr	r3, [r8, #12]
   648cc:	cmp	r3, #0
   648d0:	bne	645a8 <fputs@plt+0x534e0>
   648d4:	ldrsh	r9, [r8, #34]	; 0x22
   648d8:	mov	fp, r3
   648dc:	b	645d0 <fputs@plt+0x53508>
   648e0:	andeq	r8, r7, r0, lsr r7
   648e4:	andeq	r8, r7, lr, asr #14
   648e8:	andeq	r8, r7, r2, ror r7
   648ec:	andeq	r8, r7, r7, lsl #15
   648f0:	andeq	r8, r7, r4, lsr #14
   648f4:	andeq	r9, r7, r9, lsr #9
   648f8:	muleq	r7, ip, r7
   648fc:	andeq	r3, r7, ip, lsr #26
   64900:	andeq	r6, r7, r2, ror #10
   64904:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   64908:	sub	sp, sp, #156	; 0x9c
   6490c:	mov	r8, r0
   64910:	mov	r6, r1
   64914:	mov	r7, r2
   64918:	mov	r5, r3
   6491c:	ldr	sl, [r0]
   64920:	bl	283d4 <fputs@plt+0x1730c>
   64924:	subs	r4, r0, #0
   64928:	beq	64984 <fputs@plt+0x538bc>
   6492c:	ldrb	r3, [r4, #89]	; 0x59
   64930:	mov	r2, r7
   64934:	mov	r1, r6
   64938:	orr	r3, r3, #8
   6493c:	strb	r3, [r4, #89]	; 0x59
   64940:	mov	r3, #2
   64944:	str	r3, [r8, #76]	; 0x4c
   64948:	mov	r0, r8
   6494c:	add	r3, sp, #100	; 0x64
   64950:	bl	30ffc <fputs@plt+0x1ff34>
   64954:	subs	r3, r0, #0
   64958:	str	r3, [sp, #36]	; 0x24
   6495c:	blt	64984 <fputs@plt+0x538bc>
   64960:	cmp	r3, #1
   64964:	ldr	r6, [sl, #16]
   64968:	beq	6498c <fputs@plt+0x538c4>
   6496c:	ldr	r1, [sp, #100]	; 0x64
   64970:	mov	r0, sl
   64974:	bl	1ee10 <fputs@plt+0xdd48>
   64978:	subs	r3, r0, #0
   6497c:	str	r3, [sp, #48]	; 0x30
   64980:	bne	649a0 <fputs@plt+0x538d8>
   64984:	add	sp, sp, #156	; 0x9c
   64988:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6498c:	mov	r0, r8
   64990:	bl	4a8a0 <fputs@plt+0x397d8>
   64994:	cmp	r0, #0
   64998:	bne	64984 <fputs@plt+0x538bc>
   6499c:	b	6496c <fputs@plt+0x538a4>
   649a0:	ldr	r3, [sp, #192]	; 0xc0
   649a4:	cmp	r3, #0
   649a8:	beq	64a70 <fputs@plt+0x539a8>
   649ac:	mov	r2, r5
   649b0:	ldr	r1, [pc, #3752]	; 65860 <fputs@plt+0x54798>
   649b4:	mov	r0, sl
   649b8:	bl	3808c <fputs@plt+0x26fc4>
   649bc:	ldr	r3, [sp, #36]	; 0x24
   649c0:	mov	fp, r0
   649c4:	ldr	r2, [sp, #48]	; 0x30
   649c8:	lsl	r3, r3, #4
   649cc:	str	r3, [sp, #56]	; 0x38
   649d0:	add	r5, r6, r3
   649d4:	ldr	r3, [r7, #4]
   649d8:	mov	r1, #19
   649dc:	cmp	r3, #0
   649e0:	ldrne	r3, [sp, #36]	; 0x24
   649e4:	ldrne	r3, [r6, r3, lsl #4]
   649e8:	str	r3, [sp, #40]	; 0x28
   649ec:	ldr	r3, [sp, #40]	; 0x28
   649f0:	str	r3, [sp]
   649f4:	mov	r3, r0
   649f8:	mov	r0, r8
   649fc:	bl	30ec0 <fputs@plt+0x1fdf8>
   64a00:	subs	r9, r0, #0
   64a04:	bne	64a54 <fputs@plt+0x5398c>
   64a08:	ldr	r3, [sp, #48]	; 0x30
   64a0c:	str	r9, [sl, #388]	; 0x184
   64a10:	str	r3, [sp, #140]	; 0x8c
   64a14:	mov	r2, #14
   64a18:	add	r3, sp, #136	; 0x88
   64a1c:	ldr	r1, [sp, #40]	; 0x28
   64a20:	mov	r0, sl
   64a24:	str	r9, [sp, #136]	; 0x88
   64a28:	str	fp, [sp, #144]	; 0x90
   64a2c:	str	r9, [sp, #148]	; 0x94
   64a30:	bl	48cd8 <fputs@plt+0x37c10>
   64a34:	subs	r6, r0, #0
   64a38:	bne	64a80 <fputs@plt+0x539b8>
   64a3c:	mov	r0, r4
   64a40:	ldr	r2, [sp, #136]	; 0x88
   64a44:	ldr	r1, [pc, #3608]	; 65864 <fputs@plt+0x5479c>
   64a48:	bl	288ec <fputs@plt+0x17824>
   64a4c:	ldr	r0, [sp, #136]	; 0x88
   64a50:	bl	1a014 <fputs@plt+0x8f4c>
   64a54:	ldr	r1, [sp, #48]	; 0x30
   64a58:	mov	r0, sl
   64a5c:	bl	1d524 <fputs@plt+0xc45c>
   64a60:	mov	r1, fp
   64a64:	mov	r0, sl
   64a68:	bl	1d524 <fputs@plt+0xc45c>
   64a6c:	b	64984 <fputs@plt+0x538bc>
   64a70:	mov	r1, r5
   64a74:	mov	r0, sl
   64a78:	bl	1ee10 <fputs@plt+0xdd48>
   64a7c:	b	649bc <fputs@plt+0x538f4>
   64a80:	cmp	r6, #12
   64a84:	beq	64abc <fputs@plt+0x539f4>
   64a88:	ldr	r2, [sp, #136]	; 0x88
   64a8c:	cmp	r2, #0
   64a90:	beq	64aa8 <fputs@plt+0x539e0>
   64a94:	mov	r0, r8
   64a98:	ldr	r1, [pc, #3528]	; 65868 <fputs@plt+0x547a0>
   64a9c:	bl	30e04 <fputs@plt+0x1fd3c>
   64aa0:	ldr	r0, [sp, #136]	; 0x88
   64aa4:	bl	1a014 <fputs@plt+0x8f4c>
   64aa8:	ldr	r3, [r8, #68]	; 0x44
   64aac:	str	r6, [r8, #12]
   64ab0:	add	r3, r3, #1
   64ab4:	str	r3, [r8, #68]	; 0x44
   64ab8:	b	64a54 <fputs@plt+0x5398c>
   64abc:	ldr	r2, [pc, #3676]	; 65920 <fputs@plt+0x54858>
   64ac0:	mov	r3, #57	; 0x39
   64ac4:	str	r6, [sp, #60]	; 0x3c
   64ac8:	add	r6, r9, r3
   64acc:	str	r3, [sp, #68]	; 0x44
   64ad0:	ldr	r3, [sp, #60]	; 0x3c
   64ad4:	asr	r6, r6, #1
   64ad8:	ldr	r0, [sp, #48]	; 0x30
   64adc:	mla	r3, r3, r6, r2
   64ae0:	str	r2, [sp, #64]	; 0x40
   64ae4:	str	r3, [sp, #52]	; 0x34
   64ae8:	ldr	r3, [r3, #-3348]	; 0xfffff2ec
   64aec:	mov	r1, r3
   64af0:	str	r3, [sp, #44]	; 0x2c
   64af4:	bl	24e30 <fputs@plt+0x13d68>
   64af8:	subs	r3, r0, #0
   64afc:	str	r3, [sp, #32]
   64b00:	ldr	r3, [sp, #68]	; 0x44
   64b04:	beq	64b20 <fputs@plt+0x53a58>
   64b08:	sublt	r3, r6, #1
   64b0c:	addge	r9, r6, #1
   64b10:	cmp	r9, r3
   64b14:	ldr	r2, [sp, #64]	; 0x40
   64b18:	ble	64ac8 <fputs@plt+0x53a00>
   64b1c:	b	64a54 <fputs@plt+0x5398c>
   64b20:	cmp	r9, r3
   64b24:	bgt	64a54 <fputs@plt+0x5398c>
   64b28:	ldr	r3, [sp, #52]	; 0x34
   64b2c:	ldrb	r9, [r3, #-3343]	; 0xfffff2f1
   64b30:	tst	r9, #1
   64b34:	bne	64be8 <fputs@plt+0x53b20>
   64b38:	mov	r3, #12
   64b3c:	ldr	r2, [pc, #3548]	; 65920 <fputs@plt+0x54858>
   64b40:	mla	r2, r3, r6, r2
   64b44:	ldrb	r2, [r2, #-3344]	; 0xfffff2f0
   64b48:	cmp	r2, #36	; 0x24
   64b4c:	ldrls	pc, [pc, r2, lsl #2]
   64b50:	b	66f40 <fputs@plt+0x55e78>
   64b54:	andeq	r6, r6, ip, lsr #26
   64b58:	andeq	r5, r6, r8, lsl #1
   64b5c:	andeq	r5, r6, r4, lsr #11
   64b60:	andeq	r6, r6, r0, asr #30
   64b64:	andeq	r5, r6, r4, lsr #4
   64b68:	andeq	r5, r6, r4, asr r2
   64b6c:	andeq	r6, r6, r4, lsl #5
   64b70:	andeq	r5, r6, r8, lsl ip
   64b74:	andeq	r6, r6, r0, ror #27
   64b78:	andeq	r6, r6, r0, asr #30
   64b7c:	andeq	r5, r6, r4, ror fp
   64b80:	strdeq	r4, [r6], -ip
   64b84:	andeq	r6, r6, ip, lsl #25
   64b88:	andeq	r5, r6, r4, asr #27
   64b8c:	andeq	r5, r6, ip, lsl #25
   64b90:	andeq	r5, r6, r0, ror r1
   64b94:	andeq	r5, r6, ip, ror #18
   64b98:	andeq	r5, r6, r8, lsl #21
   64b9c:	andeq	r6, r6, r0, asr r3
   64ba0:	andeq	r4, r6, ip, lsl #30
   64ba4:	andeq	r5, r6, r4, lsl r0
   64ba8:	andeq	r6, r6, r0, asr #30
   64bac:	andeq	r4, r6, r0, asr lr
   64bb0:	andeq	r4, r6, r0, lsr #27
   64bb4:	andeq	r5, r6, r8, lsr r3
   64bb8:	andeq	r4, r6, ip, lsr #25
   64bbc:	andeq	r4, r6, r0, lsl sp
   64bc0:	andeq	r6, r6, r4, lsr pc
   64bc4:	andeq	r6, r6, ip, ror #30
   64bc8:	andeq	r5, r6, r0, lsl #15
   64bcc:	andeq	r5, r6, r0, asr r5
   64bd0:	andeq	r5, r6, r8, lsr r6
   64bd4:	andeq	r5, r6, r8, lsr #8
   64bd8:			; <UNDEFINED> instruction: 0x000654b4
   64bdc:	andeq	r6, r6, ip, lsr #31
   64be0:	strdeq	r6, [r6], -r4
   64be4:	andeq	r6, r6, ip, asr #28
   64be8:	mov	r0, r8
   64bec:	bl	5e280 <fputs@plt+0x4d1b8>
   64bf0:	cmp	r0, #0
   64bf4:	beq	64b38 <fputs@plt+0x53a70>
   64bf8:	b	64a54 <fputs@plt+0x5398c>
   64bfc:	ldr	r1, [sp, #36]	; 0x24
   64c00:	mov	r0, r4
   64c04:	bl	162dc <fputs@plt+0x5214>
   64c08:	cmp	fp, #0
   64c0c:	bne	64c5c <fputs@plt+0x53b94>
   64c10:	add	r2, sp, #152	; 0x98
   64c14:	ldr	r3, [pc, #3152]	; 6586c <fputs@plt+0x547a4>
   64c18:	mov	r1, #1
   64c1c:	str	r3, [r2, #-44]!	; 0xffffffd4
   64c20:	mov	r0, r4
   64c24:	bl	278f4 <fputs@plt+0x1682c>
   64c28:	ldr	r3, [r8, #76]	; 0x4c
   64c2c:	ldr	r2, [pc, #3132]	; 65870 <fputs@plt+0x547a8>
   64c30:	add	r3, r3, #2
   64c34:	str	r3, [r8, #76]	; 0x4c
   64c38:	mov	r1, #9
   64c3c:	mov	r0, r4
   64c40:	bl	29214 <fputs@plt+0x1814c>
   64c44:	ldr	r3, [sp, #36]	; 0x24
   64c48:	str	r3, [r0, #4]
   64c4c:	str	r3, [r0, #24]
   64c50:	ldr	r3, [pc, #3100]	; 65874 <fputs@plt+0x547ac>
   64c54:	str	r3, [r0, #124]	; 0x7c
   64c58:	b	64a54 <fputs@plt+0x5398c>
   64c5c:	mov	r0, fp
   64c60:	bl	14cd0 <fputs@plt+0x3c08>
   64c64:	bl	14d80 <fputs@plt+0x3cb8>
   64c68:	ldr	r2, [sp, #36]	; 0x24
   64c6c:	mov	r1, #0
   64c70:	mov	r6, r0
   64c74:	mov	r0, r8
   64c78:	bl	4ab8c <fputs@plt+0x39ac4>
   64c7c:	mov	r3, #3
   64c80:	mov	r1, #52	; 0x34
   64c84:	str	r6, [sp]
   64c88:	ldr	r2, [sp, #36]	; 0x24
   64c8c:	mov	r0, r4
   64c90:	bl	28344 <fputs@plt+0x1727c>
   64c94:	ldr	r3, [r5, #12]
   64c98:	mov	r1, r6
   64c9c:	str	r6, [r3, #80]	; 0x50
   64ca0:	ldr	r0, [r5, #4]
   64ca4:	bl	22704 <fputs@plt+0x1163c>
   64ca8:	b	64a54 <fputs@plt+0x5398c>
   64cac:	cmp	fp, #0
   64cb0:	ldr	r5, [r5, #4]
   64cb4:	bne	64cdc <fputs@plt+0x53c14>
   64cb8:	cmp	r5, #0
   64cbc:	moveq	r2, fp
   64cc0:	ldrne	r3, [r5, #4]
   64cc4:	ldr	r1, [pc, #2988]	; 65878 <fputs@plt+0x547b0>
   64cc8:	ldrne	r2, [r3, #32]
   64ccc:	asr	r3, r2, #31
   64cd0:	mov	r0, r4
   64cd4:	bl	1146c <fputs@plt+0x3a4>
   64cd8:	b	64a54 <fputs@plt+0x5398c>
   64cdc:	mov	r0, fp
   64ce0:	bl	14cd0 <fputs@plt+0x3c08>
   64ce4:	mov	r3, #0
   64ce8:	mvn	r2, #0
   64cec:	mov	r1, r0
   64cf0:	str	r0, [sl, #76]	; 0x4c
   64cf4:	mov	r0, r5
   64cf8:	bl	2199c <fputs@plt+0x108d4>
   64cfc:	cmp	r0, #7
   64d00:	bne	64a54 <fputs@plt+0x5398c>
   64d04:	mov	r0, sl
   64d08:	bl	1a2d0 <fputs@plt+0x9208>
   64d0c:	b	64a54 <fputs@plt+0x5398c>
   64d10:	cmp	fp, #0
   64d14:	ldr	r6, [r5, #4]
   64d18:	mvneq	r5, #0
   64d1c:	beq	64d30 <fputs@plt+0x53c68>
   64d20:	mov	r1, #0
   64d24:	mov	r0, fp
   64d28:	bl	25140 <fputs@plt+0x14078>
   64d2c:	mov	r5, r0
   64d30:	cmn	r5, #1
   64d34:	ldr	r3, [r7, #4]
   64d38:	clz	r3, r3
   64d3c:	lsr	r3, r3, #5
   64d40:	moveq	r3, #0
   64d44:	cmp	r3, #0
   64d48:	bne	64d8c <fputs@plt+0x53cc4>
   64d4c:	mov	r1, r5
   64d50:	mov	r0, r6
   64d54:	bl	16030 <fputs@plt+0x4f68>
   64d58:	ldr	r1, [pc, #2844]	; 6587c <fputs@plt+0x547b4>
   64d5c:	mov	r2, r0
   64d60:	asr	r3, r0, #31
   64d64:	b	64cd0 <fputs@plt+0x53c08>
   64d68:	ldr	r2, [sp, #32]
   64d6c:	ldr	r3, [sl, #16]
   64d70:	mov	r1, r5
   64d74:	add	r3, r3, r2, lsl #4
   64d78:	ldr	r0, [r3, #4]
   64d7c:	bl	16030 <fputs@plt+0x4f68>
   64d80:	ldr	r3, [sp, #32]
   64d84:	add	r3, r3, #1
   64d88:	str	r3, [sp, #32]
   64d8c:	ldr	r3, [sl, #20]
   64d90:	ldr	r2, [sp, #32]
   64d94:	cmp	r2, r3
   64d98:	blt	64d68 <fputs@plt+0x53ca0>
   64d9c:	b	64d4c <fputs@plt+0x53c84>
   64da0:	ldr	r1, [sp, #36]	; 0x24
   64da4:	mov	r0, r8
   64da8:	bl	4ab3c <fputs@plt+0x39a74>
   64dac:	ldr	r5, [r8, #76]	; 0x4c
   64db0:	ldr	r3, [sp, #48]	; 0x30
   64db4:	add	r5, r5, #1
   64db8:	str	r5, [r8, #76]	; 0x4c
   64dbc:	ldrb	r2, [r3]
   64dc0:	ldr	r3, [pc, #2952]	; 65950 <fputs@plt+0x54888>
   64dc4:	add	r3, r3, r2
   64dc8:	ldrb	r3, [r3, #64]	; 0x40
   64dcc:	cmp	r3, #112	; 0x70
   64dd0:	bne	64e28 <fputs@plt+0x53d60>
   64dd4:	mov	r3, r5
   64dd8:	ldr	r2, [sp, #36]	; 0x24
   64ddc:	mov	r1, #156	; 0x9c
   64de0:	mov	r0, r4
   64de4:	bl	2883c <fputs@plt+0x17774>
   64de8:	mov	r2, r5
   64dec:	mov	r3, #1
   64df0:	mov	r1, #33	; 0x21
   64df4:	mov	r0, r4
   64df8:	bl	2883c <fputs@plt+0x17774>
   64dfc:	mov	r0, r4
   64e00:	mov	r1, #1
   64e04:	bl	23c7c <fputs@plt+0x12bb4>
   64e08:	mvn	r3, #0
   64e0c:	mov	r2, #0
   64e10:	str	r3, [sp]
   64e14:	mov	r1, r2
   64e18:	ldr	r3, [sp, #48]	; 0x30
   64e1c:	mov	r0, r4
   64e20:	bl	278ac <fputs@plt+0x167e4>
   64e24:	b	64a54 <fputs@plt+0x5398c>
   64e28:	mov	r0, fp
   64e2c:	bl	14cd0 <fputs@plt+0x3c08>
   64e30:	bl	14d80 <fputs@plt+0x3cb8>
   64e34:	mov	r3, r5
   64e38:	ldr	r2, [sp, #36]	; 0x24
   64e3c:	mov	r1, #157	; 0x9d
   64e40:	str	r0, [sp]
   64e44:	mov	r0, r4
   64e48:	bl	28344 <fputs@plt+0x1727c>
   64e4c:	b	64de8 <fputs@plt+0x53d20>
   64e50:	cmp	fp, #0
   64e54:	mvneq	r2, #0
   64e58:	beq	64e88 <fputs@plt+0x53dc0>
   64e5c:	ldr	r1, [pc, #2588]	; 65880 <fputs@plt+0x547b8>
   64e60:	mov	r0, fp
   64e64:	bl	1407c <fputs@plt+0x2fb4>
   64e68:	cmp	r0, #0
   64e6c:	moveq	r2, #1
   64e70:	beq	64e88 <fputs@plt+0x53dc0>
   64e74:	ldr	r1, [pc, #2568]	; 65884 <fputs@plt+0x547bc>
   64e78:	mov	r0, fp
   64e7c:	bl	1407c <fputs@plt+0x2fb4>
   64e80:	adds	r2, r0, #0
   64e84:	mvnne	r2, #0
   64e88:	ldr	r3, [r7, #4]
   64e8c:	cmp	r3, #0
   64e90:	bne	64eb4 <fputs@plt+0x53dec>
   64e94:	cmn	r2, #1
   64e98:	movne	r6, #2
   64e9c:	ldrbeq	r0, [sl, #71]	; 0x47
   64ea0:	beq	64ec8 <fputs@plt+0x53e00>
   64ea4:	ldr	r3, [sl, #20]
   64ea8:	cmp	r6, r3
   64eac:	blt	64ee8 <fputs@plt+0x53e20>
   64eb0:	strb	r2, [sl, #71]	; 0x47
   64eb4:	ldr	r3, [r5, #4]
   64eb8:	mov	r1, r2
   64ebc:	ldr	r3, [r3, #4]
   64ec0:	ldr	r0, [r3]
   64ec4:	bl	15b6c <fputs@plt+0x4aa4>
   64ec8:	ldr	r3, [pc, #2484]	; 65884 <fputs@plt+0x547bc>
   64ecc:	cmp	r0, #1
   64ed0:	ldr	r1, [pc, #2480]	; 65888 <fputs@plt+0x547c0>
   64ed4:	ldr	r2, [pc, #2468]	; 65880 <fputs@plt+0x547b8>
   64ed8:	movne	r2, r3
   64edc:	mov	r0, r4
   64ee0:	bl	288ec <fputs@plt+0x17824>
   64ee4:	b	64a54 <fputs@plt+0x5398c>
   64ee8:	ldr	r3, [sl, #16]
   64eec:	mov	r1, r2
   64ef0:	add	r3, r3, r6, lsl #4
   64ef4:	add	r6, r6, #1
   64ef8:	ldr	r3, [r3, #4]
   64efc:	ldr	r3, [r3, #4]
   64f00:	ldr	r0, [r3]
   64f04:	bl	15b6c <fputs@plt+0x4aa4>
   64f08:	b	64ea4 <fputs@plt+0x53ddc>
   64f0c:	add	r2, sp, #152	; 0x98
   64f10:	ldr	r3, [pc, #2420]	; 6588c <fputs@plt+0x547c4>
   64f14:	mov	r1, #1
   64f18:	str	r3, [r2, #-40]!	; 0xffffffd8
   64f1c:	mov	r0, r4
   64f20:	bl	278f4 <fputs@plt+0x1682c>
   64f24:	cmp	fp, #0
   64f28:	beq	64f6c <fputs@plt+0x53ea4>
   64f2c:	mov	r0, fp
   64f30:	bl	1839c <fputs@plt+0x72d4>
   64f34:	ldr	r5, [pc, #2388]	; 65890 <fputs@plt+0x547c8>
   64f38:	ldr	r6, [sp, #32]
   64f3c:	mov	r8, r0
   64f40:	ldr	r1, [r5, r6, lsl #2]
   64f44:	cmp	r1, #0
   64f48:	beq	64f6c <fputs@plt+0x53ea4>
   64f4c:	mov	r2, r8
   64f50:	mov	r0, fp
   64f54:	bl	24e58 <fputs@plt+0x13d90>
   64f58:	cmp	r0, #0
   64f5c:	beq	64f88 <fputs@plt+0x53ec0>
   64f60:	add	r6, r6, #1
   64f64:	cmp	r6, #6
   64f68:	bne	64f40 <fputs@plt+0x53e78>
   64f6c:	ldr	r3, [r7, #4]
   64f70:	mvn	r6, #0
   64f74:	cmp	r3, #0
   64f78:	moveq	r3, #1
   64f7c:	streq	r3, [r7, #4]
   64f80:	ldreq	r3, [sp, #32]
   64f84:	streq	r3, [sp, #36]	; 0x24
   64f88:	ldr	r5, [sl, #20]
   64f8c:	mov	r9, #1
   64f90:	sub	r5, r5, #1
   64f94:	lsl	r8, r5, #4
   64f98:	cmp	r5, #0
   64f9c:	bge	64fb8 <fputs@plt+0x53ef0>
   64fa0:	mov	r3, #1
   64fa4:	mov	r2, r3
   64fa8:	mov	r1, #33	; 0x21
   64fac:	mov	r0, r4
   64fb0:	bl	2883c <fputs@plt+0x17774>
   64fb4:	b	64a54 <fputs@plt+0x5398c>
   64fb8:	ldr	r3, [sl, #16]
   64fbc:	add	r3, r3, r8
   64fc0:	ldr	r3, [r3, #4]
   64fc4:	cmp	r3, #0
   64fc8:	beq	65008 <fputs@plt+0x53f40>
   64fcc:	ldr	r3, [sp, #36]	; 0x24
   64fd0:	cmp	r3, r5
   64fd4:	beq	64fe4 <fputs@plt+0x53f1c>
   64fd8:	ldr	r3, [r7, #4]
   64fdc:	cmp	r3, #0
   64fe0:	bne	65008 <fputs@plt+0x53f40>
   64fe4:	mov	r1, r5
   64fe8:	mov	r0, r4
   64fec:	bl	162dc <fputs@plt+0x5214>
   64ff0:	str	r6, [sp]
   64ff4:	mov	r3, r9
   64ff8:	mov	r2, r5
   64ffc:	mov	r1, #9
   65000:	mov	r0, r4
   65004:	bl	28344 <fputs@plt+0x1727c>
   65008:	sub	r5, r5, #1
   6500c:	sub	r8, r8, #16
   65010:	b	64f98 <fputs@plt+0x53ed0>
   65014:	ldr	r3, [r5, #4]
   65018:	mvn	r2, #1
   6501c:	cmp	fp, #0
   65020:	ldr	r3, [r3, #4]
   65024:	ldr	r5, [r3]
   65028:	mvn	r3, #0
   6502c:	strd	r2, [sp, #120]	; 0x78
   65030:	beq	65078 <fputs@plt+0x53fb0>
   65034:	add	r1, sp, #120	; 0x78
   65038:	mov	r0, fp
   6503c:	bl	1c834 <fputs@plt+0xb76c>
   65040:	ldrd	r0, [sp, #120]	; 0x78
   65044:	mvn	r2, #0
   65048:	mvn	r3, #0
   6504c:	cmp	r0, r2
   65050:	sbcs	ip, r1, r3
   65054:	movge	r2, r0
   65058:	movge	r3, r1
   6505c:	strdlt	r2, [sp, #120]	; 0x78
   65060:	ldr	r1, [r5, #216]	; 0xd8
   65064:	str	r2, [r5, #168]	; 0xa8
   65068:	cmp	r1, #0
   6506c:	str	r3, [r5, #172]	; 0xac
   65070:	strne	r2, [r1, #16]
   65074:	strne	r3, [r1, #20]
   65078:	ldrd	r2, [r5, #168]	; 0xa8
   6507c:	ldr	r1, [pc, #2064]	; 65894 <fputs@plt+0x547cc>
   65080:	strd	r2, [sp, #120]	; 0x78
   65084:	b	64cd0 <fputs@plt+0x53c08>
   65088:	cmp	fp, #0
   6508c:	ldr	r6, [r5, #4]
   65090:	bne	650ac <fputs@plt+0x53fe4>
   65094:	mov	r0, r6
   65098:	bl	11134 <fputs@plt+0x6c>
   6509c:	ldr	r1, [pc, #2036]	; 65898 <fputs@plt+0x547d0>
   650a0:	mov	r2, r0
   650a4:	asr	r3, r0, #31
   650a8:	b	64cd0 <fputs@plt+0x53c08>
   650ac:	ldr	r1, [pc, #2024]	; 6589c <fputs@plt+0x547d4>
   650b0:	mov	r0, fp
   650b4:	bl	1407c <fputs@plt+0x2fb4>
   650b8:	cmp	r0, #0
   650bc:	bne	65128 <fputs@plt+0x54060>
   650c0:	ldr	r5, [sp, #32]
   650c4:	strb	r5, [sl, #72]	; 0x48
   650c8:	mov	r1, r5
   650cc:	mov	r0, r6
   650d0:	bl	110d8 <fputs@plt+0x10>
   650d4:	cmp	r0, #0
   650d8:	bne	64a54 <fputs@plt+0x5398c>
   650dc:	sub	r5, r5, #1
   650e0:	cmp	r5, #1
   650e4:	bhi	64a54 <fputs@plt+0x5398c>
   650e8:	ldr	r2, [pc, #1968]	; 658a0 <fputs@plt+0x547d8>
   650ec:	mov	r1, #5
   650f0:	mov	r0, r4
   650f4:	ldr	r6, [r4, #32]
   650f8:	bl	29214 <fputs@plt+0x1814c>
   650fc:	ldr	r3, [sp, #36]	; 0x24
   65100:	add	r6, r6, #4
   65104:	mov	r1, r3
   65108:	str	r3, [r0, #4]
   6510c:	str	r3, [r0, #24]
   65110:	str	r6, [r0, #48]	; 0x30
   65114:	str	r3, [r0, #84]	; 0x54
   65118:	str	r5, [r0, #92]	; 0x5c
   6511c:	mov	r0, r4
   65120:	bl	162dc <fputs@plt+0x5214>
   65124:	b	64a54 <fputs@plt+0x5398c>
   65128:	ldr	r1, [pc, #1908]	; 658a4 <fputs@plt+0x547dc>
   6512c:	mov	r0, fp
   65130:	bl	1407c <fputs@plt+0x2fb4>
   65134:	cmp	r0, #0
   65138:	moveq	r5, #1
   6513c:	beq	650c4 <fputs@plt+0x53ffc>
   65140:	ldr	r1, [pc, #1888]	; 658a8 <fputs@plt+0x547e0>
   65144:	mov	r0, fp
   65148:	bl	1407c <fputs@plt+0x2fb4>
   6514c:	cmp	r0, #0
   65150:	moveq	r5, #2
   65154:	beq	650c4 <fputs@plt+0x53ffc>
   65158:	mov	r0, fp
   6515c:	bl	14cd0 <fputs@plt+0x3c08>
   65160:	cmp	r0, #2
   65164:	mov	r5, r0
   65168:	bls	650c4 <fputs@plt+0x53ffc>
   6516c:	b	650c0 <fputs@plt+0x53ff8>
   65170:	cmp	fp, #0
   65174:	bne	65200 <fputs@plt+0x54138>
   65178:	mvn	r3, #-2147483648	; 0x80000000
   6517c:	str	r3, [sp, #120]	; 0x78
   65180:	ldr	r2, [sp, #36]	; 0x24
   65184:	mov	r0, r8
   65188:	mov	r1, #0
   6518c:	bl	4ab8c <fputs@plt+0x39ac4>
   65190:	mov	r3, #1
   65194:	ldr	r2, [sp, #120]	; 0x78
   65198:	mov	r1, #22
   6519c:	mov	r0, r4
   651a0:	bl	2883c <fputs@plt+0x17774>
   651a4:	ldr	r2, [sp, #36]	; 0x24
   651a8:	mov	r1, #146	; 0x92
   651ac:	mov	r0, r4
   651b0:	bl	287d8 <fputs@plt+0x17710>
   651b4:	mov	r2, #1
   651b8:	mov	r1, #33	; 0x21
   651bc:	mov	r5, r0
   651c0:	mov	r0, r4
   651c4:	bl	287d8 <fputs@plt+0x17710>
   651c8:	mvn	r3, #0
   651cc:	mov	r2, #1
   651d0:	mov	r1, #37	; 0x25
   651d4:	mov	r0, r4
   651d8:	bl	2883c <fputs@plt+0x17774>
   651dc:	mov	r3, r5
   651e0:	mov	r2, #1
   651e4:	mov	r1, #138	; 0x8a
   651e8:	mov	r0, r4
   651ec:	bl	2883c <fputs@plt+0x17774>
   651f0:	mov	r1, r5
   651f4:	mov	r0, r4
   651f8:	bl	1d4a4 <fputs@plt+0xc3dc>
   651fc:	b	64a54 <fputs@plt+0x5398c>
   65200:	add	r1, sp, #120	; 0x78
   65204:	mov	r0, fp
   65208:	bl	14b7c <fputs@plt+0x3ab4>
   6520c:	cmp	r0, #0
   65210:	beq	65178 <fputs@plt+0x540b0>
   65214:	ldr	r3, [sp, #120]	; 0x78
   65218:	cmp	r3, #0
   6521c:	bgt	65180 <fputs@plt+0x540b8>
   65220:	b	65178 <fputs@plt+0x540b0>
   65224:	cmp	fp, #0
   65228:	ldreq	r3, [r5, #12]
   6522c:	ldreq	r1, [pc, #1592]	; 6586c <fputs@plt+0x547a4>
   65230:	ldreq	r2, [r3, #80]	; 0x50
   65234:	asreq	r3, r2, #31
   65238:	beq	64cd0 <fputs@plt+0x53c08>
   6523c:	mov	r0, fp
   65240:	bl	14cd0 <fputs@plt+0x3c08>
   65244:	ldr	r3, [r5, #12]
   65248:	mov	r1, r0
   6524c:	str	r0, [r3, #80]	; 0x50
   65250:	b	64ca0 <fputs@plt+0x53bd8>
   65254:	cmp	fp, #0
   65258:	bne	652a4 <fputs@plt+0x541dc>
   6525c:	ldr	r3, [sl, #24]
   65260:	tst	r3, #32
   65264:	moveq	r2, #0
   65268:	moveq	r3, #0
   6526c:	beq	6529c <fputs@plt+0x541d4>
   65270:	ldr	r2, [r5, #4]
   65274:	ldm	r2, {r2, r3}
   65278:	str	r2, [r3, #4]
   6527c:	ldr	r3, [r3]
   65280:	ldr	r5, [r3, #212]	; 0xd4
   65284:	mov	r0, r5
   65288:	bl	15340 <fputs@plt+0x4278>
   6528c:	ldr	r2, [r5, #20]
   65290:	cmp	r0, r2
   65294:	movge	r2, r0
   65298:	asr	r3, r2, #31
   6529c:	ldr	r1, [pc, #1544]	; 658ac <fputs@plt+0x547e4>
   652a0:	b	64cd0 <fputs@plt+0x53c08>
   652a4:	add	r1, sp, #152	; 0x98
   652a8:	mov	r3, #1
   652ac:	str	r3, [r1, #-32]!	; 0xffffffe0
   652b0:	mov	r0, fp
   652b4:	bl	14b7c <fputs@plt+0x3ab4>
   652b8:	cmp	r0, #0
   652bc:	beq	65304 <fputs@plt+0x5423c>
   652c0:	ldr	r2, [r5, #4]
   652c4:	ldr	r0, [sp, #120]	; 0x78
   652c8:	ldm	r2, {r2, r3}
   652cc:	cmp	r0, #0
   652d0:	str	r2, [r3, #4]
   652d4:	beq	65304 <fputs@plt+0x5423c>
   652d8:	ldr	r3, [r3]
   652dc:	ldr	r4, [r3, #212]	; 0xd4
   652e0:	bge	65300 <fputs@plt+0x54238>
   652e4:	ldr	r3, [r4, #28]
   652e8:	ldr	r2, [r4, #24]
   652ec:	ldr	r1, [pc, #1468]	; 658b0 <fputs@plt+0x547e8>
   652f0:	add	r2, r2, r3
   652f4:	smull	r0, r1, r0, r1
   652f8:	asr	r3, r2, #31
   652fc:	bl	704fc <fputs@plt+0x5f434>
   65300:	str	r0, [r4, #20]
   65304:	ldr	r1, [sp, #120]	; 0x78
   65308:	mov	r0, fp
   6530c:	adds	r1, r1, #0
   65310:	movne	r1, #1
   65314:	bl	25140 <fputs@plt+0x14078>
   65318:	ldr	r3, [sl, #24]
   6531c:	cmp	r0, #0
   65320:	orrne	r3, r3, #32
   65324:	biceq	r3, r3, #32
   65328:	str	r3, [sl, #24]
   6532c:	mov	r0, sl
   65330:	bl	111f8 <fputs@plt+0x130>
   65334:	b	64a54 <fputs@plt+0x5398c>
   65338:	cmp	fp, #0
   6533c:	bne	65374 <fputs@plt+0x542ac>
   65340:	mvn	r2, #0
   65344:	mvn	r3, #0
   65348:	ldr	r1, [sp, #40]	; 0x28
   6534c:	strd	r2, [sp, #120]	; 0x78
   65350:	mov	r0, sl
   65354:	add	r3, sp, #120	; 0x78
   65358:	mov	r2, #18
   6535c:	bl	48cd8 <fputs@plt+0x37c10>
   65360:	cmp	r0, #0
   65364:	bne	65410 <fputs@plt+0x54348>
   65368:	ldrd	r2, [sp, #120]	; 0x78
   6536c:	ldr	r1, [pc, #1344]	; 658b4 <fputs@plt+0x547ec>
   65370:	b	64cd0 <fputs@plt+0x53c08>
   65374:	add	r1, sp, #120	; 0x78
   65378:	mov	r0, fp
   6537c:	bl	1c834 <fputs@plt+0xb76c>
   65380:	ldrd	r2, [sp, #120]	; 0x78
   65384:	cmp	r2, #0
   65388:	sbcs	r3, r3, #0
   6538c:	ldrlt	r3, [pc, #1316]	; 658b8 <fputs@plt+0x547f0>
   65390:	ldrdlt	r2, [r3, #176]	; 0xb0
   65394:	strdlt	r2, [sp, #120]	; 0x78
   65398:	ldr	r3, [r7, #4]
   6539c:	cmp	r3, #0
   653a0:	ldrdeq	r2, [sp, #120]	; 0x78
   653a4:	strdeq	r2, [sl, #40]	; 0x28
   653a8:	ldr	r5, [sl, #20]
   653ac:	sub	r5, r5, #1
   653b0:	lsl	r6, r5, #4
   653b4:	cmp	r5, #0
   653b8:	blt	65340 <fputs@plt+0x54278>
   653bc:	ldr	r3, [sl, #16]
   653c0:	add	r3, r3, r6
   653c4:	ldr	r1, [r3, #4]
   653c8:	cmp	r1, #0
   653cc:	beq	65404 <fputs@plt+0x5433c>
   653d0:	ldr	r3, [sp, #36]	; 0x24
   653d4:	cmp	r5, r3
   653d8:	beq	653e8 <fputs@plt+0x54320>
   653dc:	ldr	r3, [r7, #4]
   653e0:	cmp	r3, #0
   653e4:	bne	65404 <fputs@plt+0x5433c>
   653e8:	ldr	r0, [r1, #4]
   653ec:	ldr	r1, [r1]
   653f0:	ldrd	r2, [sp, #120]	; 0x78
   653f4:	str	r1, [r0, #4]
   653f8:	ldr	r0, [r0]
   653fc:	strd	r2, [r0, #136]	; 0x88
   65400:	bl	157f4 <fputs@plt+0x472c>
   65404:	sub	r5, r5, #1
   65408:	sub	r6, r6, #16
   6540c:	b	653b4 <fputs@plt+0x542ec>
   65410:	cmp	r0, #12
   65414:	ldrne	r3, [r8, #68]	; 0x44
   65418:	strne	r0, [r8, #12]
   6541c:	addne	r3, r3, #1
   65420:	strne	r3, [r8, #68]	; 0x44
   65424:	b	64a54 <fputs@plt+0x5398c>
   65428:	cmp	fp, #0
   6542c:	ldrbeq	r2, [sl, #68]	; 0x44
   65430:	moveq	r3, #0
   65434:	ldreq	r1, [pc, #1152]	; 658bc <fputs@plt+0x547f4>
   65438:	beq	64cd0 <fputs@plt+0x53c08>
   6543c:	ldrb	r3, [fp]
   65440:	sub	r3, r3, #48	; 0x30
   65444:	uxtb	r2, r3
   65448:	cmp	r2, #2
   6544c:	bhi	65480 <fputs@plt+0x543b8>
   65450:	ldr	r4, [r8]
   65454:	str	r3, [sp, #32]
   65458:	ldr	r2, [sp, #32]
   6545c:	ldrb	r3, [r4, #68]	; 0x44
   65460:	cmp	r3, r2
   65464:	beq	64a54 <fputs@plt+0x5398c>
   65468:	mov	r0, r8
   6546c:	bl	11d68 <fputs@plt+0xca0>
   65470:	cmp	r0, #0
   65474:	ldrbeq	r3, [sp, #32]
   65478:	strbeq	r3, [r4, #68]	; 0x44
   6547c:	b	64a54 <fputs@plt+0x5398c>
   65480:	ldr	r1, [pc, #1080]	; 658c0 <fputs@plt+0x547f8>
   65484:	mov	r0, fp
   65488:	bl	1407c <fputs@plt+0x2fb4>
   6548c:	cmp	r0, #0
   65490:	moveq	r3, #1
   65494:	beq	65450 <fputs@plt+0x54388>
   65498:	ldr	r1, [pc, #1060]	; 658c4 <fputs@plt+0x547fc>
   6549c:	mov	r0, fp
   654a0:	bl	1407c <fputs@plt+0x2fb4>
   654a4:	cmp	r0, #0
   654a8:	moveq	r3, #2
   654ac:	movne	r3, #0
   654b0:	b	65450 <fputs@plt+0x54388>
   654b4:	cmp	fp, #0
   654b8:	ldreq	r3, [pc, #1032]	; 658c8 <fputs@plt+0x54800>
   654bc:	ldreq	r1, [pc, #1032]	; 658cc <fputs@plt+0x54804>
   654c0:	ldreq	r2, [r3, #616]	; 0x268
   654c4:	beq	64edc <fputs@plt+0x53e14>
   654c8:	ldrb	r3, [fp]
   654cc:	cmp	r3, #0
   654d0:	beq	6550c <fputs@plt+0x54444>
   654d4:	add	r3, sp, #120	; 0x78
   654d8:	mov	r2, #1
   654dc:	mov	r1, fp
   654e0:	ldr	r0, [sl]
   654e4:	bl	13de4 <fputs@plt+0x2d1c>
   654e8:	cmp	r0, #0
   654ec:	bne	654fc <fputs@plt+0x54434>
   654f0:	ldr	r3, [sp, #120]	; 0x78
   654f4:	cmp	r3, #0
   654f8:	bne	6550c <fputs@plt+0x54444>
   654fc:	ldr	r1, [pc, #972]	; 658d0 <fputs@plt+0x54808>
   65500:	mov	r0, r8
   65504:	bl	30e04 <fputs@plt+0x1fd3c>
   65508:	b	64a54 <fputs@plt+0x5398c>
   6550c:	ldrb	r3, [sl, #68]	; 0x44
   65510:	cmp	r3, #1
   65514:	bhi	65520 <fputs@plt+0x54458>
   65518:	mov	r0, r8
   6551c:	bl	11d68 <fputs@plt+0xca0>
   65520:	ldr	r4, [pc, #928]	; 658c8 <fputs@plt+0x54800>
   65524:	ldr	r0, [r4, #616]	; 0x268
   65528:	bl	1a014 <fputs@plt+0x8f4c>
   6552c:	ldrb	r3, [fp]
   65530:	cmp	r3, #0
   65534:	streq	r3, [r4, #616]	; 0x268
   65538:	beq	64a54 <fputs@plt+0x5398c>
   6553c:	mov	r1, fp
   65540:	ldr	r0, [pc, #800]	; 65868 <fputs@plt+0x547a0>
   65544:	bl	3a6d0 <fputs@plt+0x29608>
   65548:	str	r0, [r4, #616]	; 0x268
   6554c:	b	64a54 <fputs@plt+0x5398c>
   65550:	cmp	fp, #0
   65554:	ldrbeq	r2, [r5, #8]
   65558:	ldreq	r1, [pc, #884]	; 658d4 <fputs@plt+0x5480c>
   6555c:	subeq	r2, r2, #1
   65560:	asreq	r3, r2, #31
   65564:	beq	64cd0 <fputs@plt+0x53c08>
   65568:	ldrb	r3, [sl, #67]	; 0x43
   6556c:	cmp	r3, #0
   65570:	ldreq	r1, [pc, #864]	; 658d8 <fputs@plt+0x54810>
   65574:	beq	65500 <fputs@plt+0x54438>
   65578:	mov	r2, #1
   6557c:	mov	r1, #0
   65580:	mov	r0, fp
   65584:	bl	25080 <fputs@plt+0x13fb8>
   65588:	mov	r3, #1
   6558c:	strb	r3, [r5, #9]
   65590:	add	r0, r0, #1
   65594:	ands	r0, r0, #7
   65598:	moveq	r0, #1
   6559c:	strb	r0, [r5, #8]
   655a0:	b	6532c <fputs@plt+0x54264>
   655a4:	ldr	r2, [pc, #884]	; 65920 <fputs@plt+0x54858>
   655a8:	cmp	fp, #0
   655ac:	mla	r6, r3, r6, r2
   655b0:	bne	655d4 <fputs@plt+0x5450c>
   655b4:	ldr	r2, [sl, #24]
   655b8:	ldr	r3, [r6, #-3340]	; 0xfffff2f4
   655bc:	ldr	r1, [sp, #44]	; 0x2c
   655c0:	tst	r2, r3
   655c4:	movne	r2, #1
   655c8:	moveq	r2, #0
   655cc:	mov	r3, #0
   655d0:	b	64cd0 <fputs@plt+0x53c08>
   655d4:	ldrb	r3, [sl, #67]	; 0x43
   655d8:	ldr	r5, [r6, #-3340]	; 0xfffff2f4
   655dc:	mov	r1, #0
   655e0:	cmp	r3, #0
   655e4:	mov	r0, fp
   655e8:	biceq	r5, r5, #524288	; 0x80000
   655ec:	bl	25140 <fputs@plt+0x14078>
   655f0:	ldr	r3, [sl, #24]
   655f4:	cmp	r0, #0
   655f8:	orrne	r3, r3, r5
   655fc:	strne	r3, [sl, #24]
   65600:	bne	65620 <fputs@plt+0x54558>
   65604:	bic	r3, r3, r5
   65608:	cmp	r5, #16777216	; 0x1000000
   6560c:	str	r3, [sl, #24]
   65610:	addeq	r3, sl, #448	; 0x1c0
   65614:	moveq	r0, #0
   65618:	moveq	r1, #0
   6561c:	strdeq	r0, [r3]
   65620:	mov	r3, #0
   65624:	mov	r2, r3
   65628:	mov	r1, #147	; 0x93
   6562c:	mov	r0, r4
   65630:	bl	2883c <fputs@plt+0x17774>
   65634:	b	6532c <fputs@plt+0x54264>
   65638:	cmp	fp, #0
   6563c:	beq	64a54 <fputs@plt+0x5398c>
   65640:	ldr	r2, [sp, #40]	; 0x28
   65644:	mov	r1, fp
   65648:	mov	r0, sl
   6564c:	bl	16934 <fputs@plt+0x586c>
   65650:	subs	r9, r0, #0
   65654:	beq	64a54 <fputs@plt+0x5398c>
   65658:	ldr	r0, [r9, #8]
   6565c:	bl	1be1c <fputs@plt+0xad54>
   65660:	mov	r5, #6
   65664:	str	r5, [r8, #76]	; 0x4c
   65668:	ldr	r1, [sp, #36]	; 0x24
   6566c:	str	r0, [sp, #40]	; 0x28
   65670:	mov	r0, r8
   65674:	bl	4ab3c <fputs@plt+0x39a74>
   65678:	mov	r1, r5
   6567c:	ldr	r2, [pc, #600]	; 658dc <fputs@plt+0x54814>
   65680:	mov	r0, r4
   65684:	bl	278f4 <fputs@plt+0x1682c>
   65688:	mov	r0, r8
   6568c:	mov	r1, r9
   65690:	bl	47f14 <fputs@plt+0x36e4c>
   65694:	ldr	r8, [sp, #32]
   65698:	ldr	r5, [r9, #4]
   6569c:	mov	r7, r8
   656a0:	ldrsh	r2, [r9, #34]	; 0x22
   656a4:	cmp	r7, r2
   656a8:	bge	64a54 <fputs@plt+0x5398c>
   656ac:	ldrb	r3, [r5, #15]
   656b0:	tst	r3, #2
   656b4:	addne	r8, r8, #1
   656b8:	bne	65774 <fputs@plt+0x546ac>
   656bc:	tst	r3, #1
   656c0:	ldreq	r6, [sp, #32]
   656c4:	beq	65700 <fputs@plt+0x54638>
   656c8:	ldr	r3, [sp, #40]	; 0x28
   656cc:	cmp	r3, #0
   656d0:	moveq	r6, #1
   656d4:	beq	65700 <fputs@plt+0x54638>
   656d8:	ldr	r3, [sp, #40]	; 0x28
   656dc:	mov	r6, #1
   656e0:	ldr	r3, [r3, #4]
   656e4:	sub	r3, r3, #2
   656e8:	ldrsh	r1, [r3, #2]!
   656ec:	cmp	r7, r1
   656f0:	beq	65700 <fputs@plt+0x54638>
   656f4:	add	r6, r6, #1
   656f8:	cmp	r2, r6
   656fc:	bge	656e8 <fputs@plt+0x54620>
   65700:	sub	r3, r7, r8
   65704:	str	r3, [sp, #44]	; 0x2c
   65708:	ldr	r3, [r5]
   6570c:	ldr	r1, [pc, #508]	; 65910 <fputs@plt+0x54848>
   65710:	mov	r0, r5
   65714:	str	r3, [sp, #36]	; 0x24
   65718:	bl	1c3dc <fputs@plt+0xb314>
   6571c:	ldrb	r2, [r5, #12]
   65720:	ldr	r1, [r5, #4]
   65724:	ldr	r3, [sp, #44]	; 0x2c
   65728:	adds	r2, r2, #0
   6572c:	movne	r2, #1
   65730:	cmp	r1, #0
   65734:	moveq	r1, #0
   65738:	ldrne	r1, [r1, #8]
   6573c:	str	r6, [sp, #16]
   65740:	str	r1, [sp, #12]
   65744:	mov	r1, #1
   65748:	stmib	sp, {r0, r2}
   6574c:	ldr	r2, [sp, #36]	; 0x24
   65750:	mov	r0, r4
   65754:	str	r2, [sp]
   65758:	ldr	r2, [pc, #384]	; 658e0 <fputs@plt+0x54818>
   6575c:	bl	28854 <fputs@plt+0x1778c>
   65760:	mov	r3, #6
   65764:	mov	r2, #1
   65768:	mov	r1, #33	; 0x21
   6576c:	mov	r0, r4
   65770:	bl	2883c <fputs@plt+0x17774>
   65774:	add	r7, r7, #1
   65778:	add	r5, r5, #16
   6577c:	b	656a0 <fputs@plt+0x545d8>
   65780:	mov	r0, r8
   65784:	bl	283d4 <fputs@plt+0x1730c>
   65788:	mov	r4, #4
   6578c:	str	r4, [r8, #76]	; 0x4c
   65790:	ldr	r1, [sp, #36]	; 0x24
   65794:	ldr	r9, [pc, #328]	; 658e4 <fputs@plt+0x5481c>
   65798:	mov	r7, #0
   6579c:	mov	r6, r0
   657a0:	mov	r0, r8
   657a4:	bl	4ab3c <fputs@plt+0x39a74>
   657a8:	ldr	r2, [pc, #312]	; 658e8 <fputs@plt+0x54820>
   657ac:	mov	r1, r4
   657b0:	mov	r0, r6
   657b4:	bl	278f4 <fputs@plt+0x1682c>
   657b8:	ldr	r3, [r5, #12]
   657bc:	ldr	r8, [pc, #296]	; 658ec <fputs@plt+0x54824>
   657c0:	ldr	r5, [r3, #16]
   657c4:	cmp	r5, #0
   657c8:	beq	64a54 <fputs@plt+0x5398c>
   657cc:	ldr	r4, [r5, #8]
   657d0:	mov	r2, r8
   657d4:	mov	r1, #1
   657d8:	ldrsh	r3, [r4, #38]	; 0x26
   657dc:	mov	r0, r6
   657e0:	str	r3, [sp, #8]
   657e4:	ldrsh	r3, [r4, #40]	; 0x28
   657e8:	str	r7, [sp]
   657ec:	str	r3, [sp, #4]
   657f0:	ldr	r3, [r4]
   657f4:	bl	28854 <fputs@plt+0x1778c>
   657f8:	mov	r3, #4
   657fc:	mov	r2, #1
   65800:	mov	r1, #33	; 0x21
   65804:	mov	r0, r6
   65808:	bl	2883c <fputs@plt+0x17774>
   6580c:	ldr	r4, [r4, #8]
   65810:	cmp	r4, #0
   65814:	ldreq	r5, [r5]
   65818:	beq	657c4 <fputs@plt+0x546fc>
   6581c:	ldr	r3, [r4, #8]
   65820:	mov	r2, r9
   65824:	mov	r1, #2
   65828:	ldrsh	r3, [r3]
   6582c:	mov	r0, r6
   65830:	str	r3, [sp, #4]
   65834:	ldrsh	r3, [r4, #48]	; 0x30
   65838:	str	r3, [sp]
   6583c:	ldr	r3, [r4]
   65840:	bl	28854 <fputs@plt+0x1778c>
   65844:	mov	r3, #4
   65848:	mov	r2, #1
   6584c:	mov	r1, #33	; 0x21
   65850:	mov	r0, r6
   65854:	bl	2883c <fputs@plt+0x17774>
   65858:	ldr	r4, [r4, #20]
   6585c:	b	65810 <fputs@plt+0x54748>
   65860:	ldrdeq	r8, [r7], -r9
   65864:	ldrdeq	r8, [r7], -sp
   65868:	andeq	r6, r7, r2, ror #10
   6586c:			; <UNDEFINED> instruction: 0x0007a4b3
   65870:	andeq	r4, r7, r4, asr r0
   65874:			; <UNDEFINED> instruction: 0xfffff830
   65878:	andeq	r8, r7, r4, ror #15
   6587c:	andeq	r8, r7, lr, ror #15
   65880:	andeq	r8, r7, r5, asr #15
   65884:			; <UNDEFINED> instruction: 0x000787be
   65888:	strdeq	r8, [r7], -ip
   6588c:	andeq	r8, r7, r9, lsl #16
   65890:	andeq	r3, r7, r4, ror #20
   65894:	andeq	r8, r7, r6, lsl r8
   65898:	andeq	r8, r7, r9, lsr #16
   6589c:	andeq	sl, r7, ip, ror #7
   658a0:	andeq	r4, r7, r8, ror r0
   658a4:			; <UNDEFINED> instruction: 0x0007a2b0
   658a8:	andeq	r8, r7, r5, lsr r8
   658ac:	andeq	r8, r7, r1, asr #16
   658b0:			; <UNDEFINED> instruction: 0xfffffc00
   658b4:	andeq	r8, r7, sp, asr #16
   658b8:	andeq	fp, r8, r0, lsr #2
   658bc:	andeq	r8, r7, r7, asr r8
   658c0:	andeq	sl, r7, sp, asr #5
   658c4:	andeq	r6, r7, r9, ror #12
   658c8:	andeq	r1, r9, r0, lsr #15
   658cc:	andeq	r8, r7, r2, ror #16
   658d0:	andeq	r8, r7, r7, ror r8
   658d4:	muleq	r7, r0, r8
   658d8:	muleq	r7, ip, r8
   658dc:	andeq	fp, r8, ip, lsr #25
   658e0:	ldrdeq	r8, [r7], -r1
   658e4:	ldrdeq	r8, [r7], -r9
   658e8:	andeq	fp, r8, r4, asr #25
   658ec:	ldrdeq	r8, [r7], -r8	; <UNPREDICTABLE>
   658f0:	ldrdeq	fp, [r8], -r4
   658f4:	ldrdeq	r8, [r7], -sp
   658f8:	andeq	r8, r7, r3, ror #17
   658fc:	andeq	r4, r7, ip, lsl #1
   65900:	andeq	r8, r7, r1, ror #17
   65904:	andeq	fp, r8, ip, ror #25
   65908:	andeq	fp, r8, r0, lsl #26
   6590c:	andeq	r8, r7, r7, ror #17
   65910:	andeq	r8, r7, r5, lsr #18
   65914:	andeq	fp, r8, ip, lsl #26
   65918:	ldrdeq	r8, [r7], -lr
   6591c:	andeq	fp, r8, r4, lsl sp
   65920:			; <UNDEFINED> instruction: 0x00074ab0
   65924:	strdeq	r8, [r7], -r4
   65928:	andeq	r8, r7, pc, asr #15
   6592c:	andeq	r8, r7, fp, ror #17
   65930:	andeq	fp, r8, r4, lsr sp
   65934:	andeq	r8, r7, r4, ror #17
   65938:	andeq	r3, r7, r0, asr sp
   6593c:	ldrdeq	r3, [r7], -r9
   65940:	andeq	fp, r2, r8, asr #9
   65944:	ldrdeq	r3, [r7], -r5
   65948:	strdeq	r8, [r7], -r9
   6594c:	andeq	sl, r7, r9, lsr r4
   65950:			; <UNDEFINED> instruction: 0x00072ab8
   65954:	strdeq	r8, [r7], -lr
   65958:	andeq	r4, r7, r8, lsr #1
   6595c:	andeq	r8, r7, ip, lsl #19
   65960:	andeq	r8, r7, lr, lsl #18
   65964:	andeq	r8, r7, pc, ror #18
   65968:	andeq	r8, r7, r6, lsr #18
   6596c:	cmp	fp, #0
   65970:	beq	64a54 <fputs@plt+0x5398c>
   65974:	ldr	r2, [sp, #40]	; 0x28
   65978:	mov	r1, fp
   6597c:	mov	r0, sl
   65980:	bl	169b0 <fputs@plt+0x58e8>
   65984:	subs	r5, r0, #0
   65988:	beq	64a54 <fputs@plt+0x5398c>
   6598c:	mov	r3, #12
   65990:	ldr	r2, [pc, #-120]	; 65920 <fputs@plt+0x54858>
   65994:	ldr	r1, [sp, #36]	; 0x24
   65998:	mla	r6, r3, r6, r2
   6599c:	mov	r0, r8
   659a0:	ldr	r9, [r5, #12]
   659a4:	ldr	r7, [r6, #-3340]	; 0xfffff2f4
   659a8:	cmp	r7, #0
   659ac:	movne	r3, #6
   659b0:	moveq	r3, #3
   659b4:	ldrhne	r6, [r5, #52]	; 0x34
   659b8:	ldrheq	r6, [r5, #50]	; 0x32
   659bc:	str	r3, [r8, #76]	; 0x4c
   659c0:	bl	4ab3c <fputs@plt+0x39a74>
   659c4:	ldr	r2, [pc, #-220]	; 658f0 <fputs@plt+0x54828>
   659c8:	ldr	r1, [r8, #76]	; 0x4c
   659cc:	mov	r0, r4
   659d0:	bl	278f4 <fputs@plt+0x1682c>
   659d4:	ldr	r3, [sp, #32]
   659d8:	cmp	r3, r6
   659dc:	beq	64a54 <fputs@plt+0x5398c>
   659e0:	ldr	r3, [sp, #32]
   659e4:	ldr	r2, [r5, #4]
   659e8:	mov	r1, #1
   659ec:	lsl	r3, r3, #1
   659f0:	mov	r0, r4
   659f4:	ldrsh	r3, [r2, r3]
   659f8:	cmp	r3, #0
   659fc:	movlt	r2, #0
   65a00:	ldrge	r2, [r9, #4]
   65a04:	ldrge	r2, [r2, r3, lsl #4]
   65a08:	str	r3, [sp]
   65a0c:	str	r2, [sp, #4]
   65a10:	ldr	r3, [sp, #32]
   65a14:	ldr	r2, [pc, #-296]	; 658f4 <fputs@plt+0x5482c>
   65a18:	bl	28854 <fputs@plt+0x1778c>
   65a1c:	cmp	r7, #0
   65a20:	beq	65a64 <fputs@plt+0x5499c>
   65a24:	ldr	r3, [r5, #28]
   65a28:	ldr	r2, [sp, #32]
   65a2c:	ldr	r1, [sp, #32]
   65a30:	mov	r0, r4
   65a34:	ldrb	r3, [r3, r2]
   65a38:	ldrh	r2, [r5, #50]	; 0x32
   65a3c:	cmp	r1, r2
   65a40:	movge	r2, #0
   65a44:	movlt	r2, #1
   65a48:	str	r2, [sp, #4]
   65a4c:	ldr	r2, [r5, #32]
   65a50:	ldr	r2, [r2, r1, lsl #2]
   65a54:	mov	r1, #4
   65a58:	str	r2, [sp]
   65a5c:	ldr	r2, [pc, #-364]	; 658f8 <fputs@plt+0x54830>
   65a60:	bl	28854 <fputs@plt+0x1778c>
   65a64:	ldr	r3, [r8, #76]	; 0x4c
   65a68:	mov	r2, #1
   65a6c:	mov	r1, #33	; 0x21
   65a70:	mov	r0, r4
   65a74:	bl	2883c <fputs@plt+0x17774>
   65a78:	ldr	r3, [sp, #32]
   65a7c:	add	r3, r3, #1
   65a80:	str	r3, [sp, #32]
   65a84:	b	659d4 <fputs@plt+0x5490c>
   65a88:	cmp	fp, #0
   65a8c:	beq	64a54 <fputs@plt+0x5398c>
   65a90:	ldr	r2, [sp, #40]	; 0x28
   65a94:	mov	r1, fp
   65a98:	mov	r0, sl
   65a9c:	bl	16934 <fputs@plt+0x586c>
   65aa0:	subs	r6, r0, #0
   65aa4:	beq	64a54 <fputs@plt+0x5398c>
   65aa8:	mov	r0, r8
   65aac:	bl	283d4 <fputs@plt+0x1730c>
   65ab0:	mov	r4, #5
   65ab4:	str	r4, [r8, #76]	; 0x4c
   65ab8:	ldr	r1, [sp, #36]	; 0x24
   65abc:	ldr	r7, [pc, #-456]	; 658fc <fputs@plt+0x54834>
   65ac0:	mov	r5, r0
   65ac4:	mov	r0, r8
   65ac8:	bl	4ab3c <fputs@plt+0x39a74>
   65acc:	ldr	r8, [pc, #-468]	; 65900 <fputs@plt+0x54838>
   65ad0:	mov	r1, r4
   65ad4:	ldr	r2, [pc, #-472]	; 65904 <fputs@plt+0x5483c>
   65ad8:	mov	r0, r5
   65adc:	bl	278f4 <fputs@plt+0x1682c>
   65ae0:	ldr	r4, [r6, #8]
   65ae4:	add	r6, sp, #120	; 0x78
   65ae8:	cmp	r4, #0
   65aec:	beq	64a54 <fputs@plt+0x5398c>
   65af0:	ldr	r3, [r4, #36]	; 0x24
   65af4:	ldm	r7, {r0, r1, r2}
   65af8:	adds	r3, r3, #0
   65afc:	movne	r3, #1
   65b00:	stm	r6, {r0, r1, r2}
   65b04:	add	r2, sp, #152	; 0x98
   65b08:	str	r3, [sp, #12]
   65b0c:	ldrb	r3, [r4, #55]	; 0x37
   65b10:	mov	r1, #1
   65b14:	mov	r0, r5
   65b18:	and	r3, r3, #3
   65b1c:	add	r3, r2, r3, lsl #2
   65b20:	mov	r2, r8
   65b24:	ldr	r3, [r3, #-32]	; 0xffffffe0
   65b28:	str	r3, [sp, #8]
   65b2c:	ldrb	r3, [r4, #54]	; 0x36
   65b30:	adds	r3, r3, #0
   65b34:	movne	r3, #1
   65b38:	str	r3, [sp, #4]
   65b3c:	ldr	r3, [r4]
   65b40:	str	r3, [sp]
   65b44:	ldr	r3, [sp, #32]
   65b48:	bl	28854 <fputs@plt+0x1778c>
   65b4c:	mov	r3, #5
   65b50:	mov	r2, #1
   65b54:	mov	r1, #33	; 0x21
   65b58:	mov	r0, r5
   65b5c:	bl	2883c <fputs@plt+0x17774>
   65b60:	ldr	r3, [sp, #32]
   65b64:	ldr	r4, [r4, #20]
   65b68:	add	r3, r3, #1
   65b6c:	str	r3, [sp, #32]
   65b70:	b	65ae8 <fputs@plt+0x54a20>
   65b74:	mov	r1, #3
   65b78:	str	r1, [r8, #76]	; 0x4c
   65b7c:	ldr	r2, [pc, #-636]	; 65908 <fputs@plt+0x54840>
   65b80:	mov	r0, r4
   65b84:	bl	278f4 <fputs@plt+0x1682c>
   65b88:	ldr	r6, [pc, #-644]	; 6590c <fputs@plt+0x54844>
   65b8c:	ldr	r7, [pc, #-644]	; 65910 <fputs@plt+0x54848>
   65b90:	mov	r5, #1
   65b94:	ldr	r3, [sl, #20]
   65b98:	ldr	r2, [sp, #32]
   65b9c:	cmp	r2, r3
   65ba0:	bge	64a54 <fputs@plt+0x5398c>
   65ba4:	ldr	r3, [sp, #32]
   65ba8:	ldr	r2, [sl, #16]
   65bac:	add	r3, r2, r3, lsl #4
   65bb0:	ldr	r3, [r3, #4]
   65bb4:	cmp	r3, #0
   65bb8:	beq	65c08 <fputs@plt+0x54b40>
   65bbc:	ldr	r3, [r3, #4]
   65bc0:	ldr	r1, [sp, #32]
   65bc4:	mov	r0, r4
   65bc8:	ldr	r3, [r3]
   65bcc:	ldr	r2, [r2, r1, lsl #4]
   65bd0:	ldrb	r1, [r3, #16]
   65bd4:	cmp	r1, #0
   65bd8:	movne	r3, r7
   65bdc:	ldreq	r3, [r3, #176]	; 0xb0
   65be0:	mov	r1, r5
   65be4:	stm	sp, {r2, r3}
   65be8:	ldr	r3, [sp, #32]
   65bec:	mov	r2, r6
   65bf0:	bl	28854 <fputs@plt+0x1778c>
   65bf4:	mov	r3, #3
   65bf8:	mov	r2, r5
   65bfc:	mov	r1, #33	; 0x21
   65c00:	mov	r0, r4
   65c04:	bl	2883c <fputs@plt+0x17774>
   65c08:	ldr	r3, [sp, #32]
   65c0c:	add	r3, r3, #1
   65c10:	str	r3, [sp, #32]
   65c14:	b	65b94 <fputs@plt+0x54acc>
   65c18:	mov	r5, #2
   65c1c:	str	r5, [r8, #76]	; 0x4c
   65c20:	ldr	r2, [pc, #-788]	; 65914 <fputs@plt+0x5484c>
   65c24:	mov	r1, r5
   65c28:	mov	r0, r4
   65c2c:	bl	278f4 <fputs@plt+0x1682c>
   65c30:	ldr	r8, [pc, #-800]	; 65918 <fputs@plt+0x54850>
   65c34:	ldr	r6, [sl, #372]	; 0x174
   65c38:	mov	r7, #1
   65c3c:	cmp	r6, #0
   65c40:	beq	64a54 <fputs@plt+0x5398c>
   65c44:	ldr	r3, [sp, #32]
   65c48:	mov	r2, r8
   65c4c:	add	r9, r3, #1
   65c50:	ldr	r3, [r6, #8]
   65c54:	mov	r1, r7
   65c58:	mov	r0, r4
   65c5c:	ldr	r3, [r3]
   65c60:	str	r3, [sp]
   65c64:	ldr	r3, [sp, #32]
   65c68:	bl	28854 <fputs@plt+0x1778c>
   65c6c:	mov	r3, r5
   65c70:	mov	r2, r7
   65c74:	mov	r1, #33	; 0x21
   65c78:	mov	r0, r4
   65c7c:	bl	2883c <fputs@plt+0x17774>
   65c80:	ldr	r6, [r6]
   65c84:	str	r9, [sp, #32]
   65c88:	b	65c3c <fputs@plt+0x54b74>
   65c8c:	cmp	fp, #0
   65c90:	beq	64a54 <fputs@plt+0x5398c>
   65c94:	ldr	r2, [sp, #40]	; 0x28
   65c98:	mov	r1, fp
   65c9c:	mov	r0, sl
   65ca0:	bl	16934 <fputs@plt+0x586c>
   65ca4:	subs	r3, r0, #0
   65ca8:	str	r3, [sp, #40]	; 0x28
   65cac:	beq	64a54 <fputs@plt+0x5398c>
   65cb0:	mov	r0, r8
   65cb4:	bl	283d4 <fputs@plt+0x1730c>
   65cb8:	ldr	r3, [sp, #40]	; 0x28
   65cbc:	ldr	r4, [r3, #16]
   65cc0:	cmp	r4, #0
   65cc4:	mov	r7, r0
   65cc8:	beq	64a54 <fputs@plt+0x5398c>
   65ccc:	mov	r5, #8
   65cd0:	ldr	r1, [sp, #36]	; 0x24
   65cd4:	mov	r0, r8
   65cd8:	str	r5, [r8, #76]	; 0x4c
   65cdc:	bl	4ab3c <fputs@plt+0x39a74>
   65ce0:	ldr	r2, [pc, #-972]	; 6591c <fputs@plt+0x54854>
   65ce4:	mov	r1, r5
   65ce8:	mov	r0, r7
   65cec:	bl	278f4 <fputs@plt+0x1682c>
   65cf0:	ldr	r9, [sp, #32]
   65cf4:	mov	r6, r4
   65cf8:	ldr	r5, [sp, #32]
   65cfc:	ldr	r8, [pc, #-996]	; 65920 <fputs@plt+0x54858>
   65d00:	b	65da4 <fputs@plt+0x54cdc>
   65d04:	ldr	r3, [sp, #40]	; 0x28
   65d08:	ldr	r2, [r6, #36]	; 0x24
   65d0c:	ldr	ip, [r6, #40]	; 0x28
   65d10:	ldr	r3, [r3, #4]
   65d14:	ldr	r1, [r4, #8]
   65d18:	ldr	lr, [pc, #-1020]	; 65924 <fputs@plt+0x5485c>
   65d1c:	ldr	r0, [r3, r2, lsl #4]
   65d20:	ldrb	r3, [r4, #26]
   65d24:	add	r6, r6, #8
   65d28:	sub	r3, r3, #6
   65d2c:	uxtb	r3, r3
   65d30:	cmp	r3, #3
   65d34:	addls	r3, r8, r3, lsl #2
   65d38:	ldrhi	r2, [pc, #-1048]	; 65928 <fputs@plt+0x54860>
   65d3c:	ldrls	r2, [r3, #-2584]	; 0xfffff5e8
   65d40:	ldrb	r3, [r4, #25]
   65d44:	str	lr, [sp, #24]
   65d48:	str	r2, [sp, #16]
   65d4c:	sub	r3, r3, #6
   65d50:	str	ip, [sp, #12]
   65d54:	uxtb	r3, r3
   65d58:	cmp	r3, #3
   65d5c:	addls	r3, r8, r3, lsl #2
   65d60:	ldrhi	r3, [pc, #-1088]	; 65928 <fputs@plt+0x54860>
   65d64:	ldrls	r3, [r3, #-2584]	; 0xfffff5e8
   65d68:	str	r0, [sp, #8]
   65d6c:	str	r3, [sp, #20]
   65d70:	str	r1, [sp, #4]
   65d74:	str	r5, [sp]
   65d78:	mov	r3, r9
   65d7c:	ldr	r2, [pc, #-1112]	; 6592c <fputs@plt+0x54864>
   65d80:	mov	r1, #1
   65d84:	mov	r0, r7
   65d88:	bl	28854 <fputs@plt+0x1778c>
   65d8c:	mov	r3, #8
   65d90:	mov	r2, #1
   65d94:	mov	r1, #33	; 0x21
   65d98:	mov	r0, r7
   65d9c:	bl	2883c <fputs@plt+0x17774>
   65da0:	add	r5, r5, #1
   65da4:	ldr	r3, [r4, #20]
   65da8:	cmp	r5, r3
   65dac:	blt	65d04 <fputs@plt+0x54c3c>
   65db0:	ldr	r4, [r4, #4]
   65db4:	add	r9, r9, #1
   65db8:	cmp	r4, #0
   65dbc:	bne	65cf4 <fputs@plt+0x54c2c>
   65dc0:	b	64a54 <fputs@plt+0x5398c>
   65dc4:	ldr	r3, [r8, #76]	; 0x4c
   65dc8:	mov	r0, r8
   65dcc:	str	r3, [sp, #52]	; 0x34
   65dd0:	add	r3, r3, #1
   65dd4:	str	r3, [sp, #76]	; 0x4c
   65dd8:	ldr	r3, [sp, #52]	; 0x34
   65ddc:	add	r3, r3, #5
   65de0:	str	r3, [sp, #80]	; 0x50
   65de4:	ldr	r3, [sp, #52]	; 0x34
   65de8:	add	r3, r3, #6
   65dec:	str	r3, [r8, #76]	; 0x4c
   65df0:	str	r3, [sp, #44]	; 0x2c
   65df4:	bl	283d4 <fputs@plt+0x1730c>
   65df8:	ldr	r2, [pc, #-1232]	; 65930 <fputs@plt+0x54868>
   65dfc:	mov	r1, #4
   65e00:	mov	r4, r0
   65e04:	bl	278f4 <fputs@plt+0x1682c>
   65e08:	ldr	r1, [sp, #36]	; 0x24
   65e0c:	mov	r0, r8
   65e10:	bl	4ab3c <fputs@plt+0x39a74>
   65e14:	ldr	r3, [sl, #16]
   65e18:	ldr	r2, [sp, #56]	; 0x38
   65e1c:	add	r3, r3, r2
   65e20:	ldr	r3, [r3, #12]
   65e24:	ldr	r3, [r3, #16]
   65e28:	str	r3, [sp, #60]	; 0x3c
   65e2c:	ldr	r3, [sp, #60]	; 0x3c
   65e30:	cmp	r3, #0
   65e34:	beq	64a54 <fputs@plt+0x5398c>
   65e38:	cmp	fp, #0
   65e3c:	ldreq	r3, [sp, #60]	; 0x3c
   65e40:	ldreq	r9, [r3, #8]
   65e44:	ldreq	r3, [r3]
   65e48:	beq	65e68 <fputs@plt+0x54da0>
   65e4c:	ldr	r3, [sp, #40]	; 0x28
   65e50:	mov	r2, fp
   65e54:	mov	r1, #0
   65e58:	mov	r0, r8
   65e5c:	bl	5e75c <fputs@plt+0x4d694>
   65e60:	mov	r3, #0
   65e64:	mov	r9, r0
   65e68:	cmp	r9, #0
   65e6c:	str	r3, [sp, #60]	; 0x3c
   65e70:	beq	65e2c <fputs@plt+0x54d64>
   65e74:	ldr	r3, [r9, #16]
   65e78:	cmp	r3, #0
   65e7c:	beq	65e2c <fputs@plt+0x54d64>
   65e80:	ldr	r3, [r9]
   65e84:	ldr	r1, [sp, #36]	; 0x24
   65e88:	str	r3, [sp]
   65e8c:	mov	r0, r8
   65e90:	mov	r3, #0
   65e94:	ldr	r2, [r9, #28]
   65e98:	bl	28170 <fputs@plt+0x170a8>
   65e9c:	ldrsh	r3, [r9, #34]	; 0x22
   65ea0:	ldr	r2, [sp, #44]	; 0x2c
   65ea4:	mov	r7, #54	; 0x36
   65ea8:	add	r3, r3, r2
   65eac:	ldr	r2, [r8, #76]	; 0x4c
   65eb0:	mov	r1, #0
   65eb4:	cmp	r3, r2
   65eb8:	strgt	r3, [r8, #76]	; 0x4c
   65ebc:	ldr	r2, [sp, #36]	; 0x24
   65ec0:	mov	r3, r9
   65ec4:	mov	r0, r8
   65ec8:	str	r7, [sp]
   65ecc:	bl	32e9c <fputs@plt+0x21dd4>
   65ed0:	ldr	r2, [r9]
   65ed4:	ldr	r1, [sp, #76]	; 0x4c
   65ed8:	mov	r0, r4
   65edc:	bl	2849c <fputs@plt+0x173d4>
   65ee0:	ldr	r6, [r9, #16]
   65ee4:	mov	r5, #1
   65ee8:	str	r7, [sp, #56]	; 0x38
   65eec:	cmp	r6, #0
   65ef0:	bne	65f28 <fputs@plt+0x54e60>
   65ef4:	ldr	r3, [r8, #72]	; 0x48
   65ef8:	mov	r2, #0
   65efc:	cmp	r5, r3
   65f00:	strgt	r5, [r8, #72]	; 0x48
   65f04:	mov	r1, #108	; 0x6c
   65f08:	mov	r0, r4
   65f0c:	bl	287d8 <fputs@plt+0x17710>
   65f10:	mov	r3, #1
   65f14:	ldr	r5, [r9, #16]
   65f18:	str	r3, [sp, #56]	; 0x38
   65f1c:	mov	r7, #0
   65f20:	str	r0, [sp, #84]	; 0x54
   65f24:	b	661f8 <fputs@plt+0x55130>
   65f28:	ldr	r2, [sp, #40]	; 0x28
   65f2c:	ldr	r1, [r6, #8]
   65f30:	mov	r0, sl
   65f34:	bl	16934 <fputs@plt+0x586c>
   65f38:	subs	r7, r0, #0
   65f3c:	beq	65fb0 <fputs@plt+0x54ee8>
   65f40:	mov	r3, #0
   65f44:	str	r3, [sp, #116]	; 0x74
   65f48:	ldr	r3, [r7]
   65f4c:	ldr	r1, [sp, #36]	; 0x24
   65f50:	str	r3, [sp]
   65f54:	mov	r0, r8
   65f58:	mov	r3, #0
   65f5c:	ldr	r2, [r7, #28]
   65f60:	bl	28170 <fputs@plt+0x170a8>
   65f64:	mov	r3, #0
   65f68:	str	r3, [sp]
   65f6c:	mov	r2, r6
   65f70:	add	r3, sp, #116	; 0x74
   65f74:	mov	r1, r7
   65f78:	mov	r0, r8
   65f7c:	bl	328d0 <fputs@plt+0x21808>
   65f80:	cmp	r0, #0
   65f84:	bne	64a54 <fputs@plt+0x5398c>
   65f88:	ldr	r3, [sp, #116]	; 0x74
   65f8c:	cmp	r3, #0
   65f90:	bne	65fbc <fputs@plt+0x54ef4>
   65f94:	ldr	r3, [sp, #56]	; 0x38
   65f98:	ldr	r2, [sp, #36]	; 0x24
   65f9c:	str	r3, [sp]
   65fa0:	mov	r1, r5
   65fa4:	mov	r3, r7
   65fa8:	mov	r0, r8
   65fac:	bl	32e9c <fputs@plt+0x21dd4>
   65fb0:	add	r5, r5, #1
   65fb4:	ldr	r6, [r6, #4]
   65fb8:	b	65eec <fputs@plt+0x54e24>
   65fbc:	ldr	r2, [sp, #36]	; 0x24
   65fc0:	ldr	r1, [sp, #56]	; 0x38
   65fc4:	str	r2, [sp]
   65fc8:	mov	r0, r4
   65fcc:	ldr	r3, [r3, #44]	; 0x2c
   65fd0:	mov	r2, r5
   65fd4:	bl	28344 <fputs@plt+0x1727c>
   65fd8:	ldr	r1, [sp, #116]	; 0x74
   65fdc:	mov	r0, r8
   65fe0:	bl	32e78 <fputs@plt+0x21db0>
   65fe4:	b	65fb0 <fputs@plt+0x54ee8>
   65fe8:	ldr	r2, [sp, #40]	; 0x28
   65fec:	ldr	r1, [r5, #8]
   65ff0:	mov	r0, sl
   65ff4:	bl	16934 <fputs@plt+0x586c>
   65ff8:	str	r7, [sp, #116]	; 0x74
   65ffc:	str	r7, [sp, #120]	; 0x78
   66000:	subs	r3, r0, #0
   66004:	str	r3, [sp, #68]	; 0x44
   66008:	beq	66028 <fputs@plt+0x54f60>
   6600c:	add	r3, sp, #120	; 0x78
   66010:	str	r3, [sp]
   66014:	mov	r1, r0
   66018:	add	r3, sp, #116	; 0x74
   6601c:	mov	r2, r5
   66020:	mov	r0, r8
   66024:	bl	328d0 <fputs@plt+0x21808>
   66028:	ldr	r0, [r4, #24]
   6602c:	bl	2823c <fputs@plt+0x17174>
   66030:	ldr	r3, [sp, #68]	; 0x44
   66034:	cmp	r3, #0
   66038:	str	r0, [sp, #64]	; 0x40
   6603c:	beq	6604c <fputs@plt+0x54f84>
   66040:	ldr	r3, [sp, #116]	; 0x74
   66044:	cmp	r3, #0
   66048:	beq	660c8 <fputs@plt+0x55000>
   6604c:	ldr	r3, [sp, #52]	; 0x34
   66050:	ldr	r6, [sp, #32]
   66054:	add	r3, r3, #6
   66058:	str	r5, [sp, #72]	; 0x48
   6605c:	str	r3, [sp, #92]	; 0x5c
   66060:	ldr	r3, [r5, #20]
   66064:	cmp	r6, r3
   66068:	blt	66228 <fputs@plt+0x55160>
   6606c:	ldr	r3, [sp, #68]	; 0x44
   66070:	cmp	r3, #0
   66074:	beq	66180 <fputs@plt+0x550b8>
   66078:	ldr	r1, [sp, #116]	; 0x74
   6607c:	mov	r0, sl
   66080:	bl	20560 <fputs@plt+0xf498>
   66084:	ldr	r3, [r5, #20]
   66088:	ldr	r2, [sp, #80]	; 0x50
   6608c:	mov	r1, #49	; 0x31
   66090:	str	r2, [sp]
   66094:	ldr	r2, [sp, #44]	; 0x2c
   66098:	stmib	sp, {r0, r3}
   6609c:	mov	r0, r4
   660a0:	bl	28464 <fputs@plt+0x1739c>
   660a4:	ldr	r3, [sp, #80]	; 0x50
   660a8:	str	r7, [sp, #4]
   660ac:	str	r3, [sp]
   660b0:	ldr	r2, [sp, #56]	; 0x38
   660b4:	ldr	r3, [sp, #64]	; 0x40
   660b8:	mov	r1, #69	; 0x45
   660bc:	mov	r0, r4
   660c0:	bl	2842c <fputs@plt+0x17364>
   660c4:	b	66180 <fputs@plt+0x550b8>
   660c8:	ldrsh	r3, [r9, #32]
   660cc:	ldr	r6, [r5, #36]	; 0x24
   660d0:	cmp	r6, r3
   660d4:	moveq	r2, r7
   660d8:	ldr	r3, [sp, #44]	; 0x2c
   660dc:	moveq	r1, #103	; 0x67
   660e0:	beq	66140 <fputs@plt+0x55078>
   660e4:	str	r3, [sp]
   660e8:	mov	r2, r7
   660ec:	mov	r3, r6
   660f0:	mov	r1, #47	; 0x2f
   660f4:	mov	r0, r4
   660f8:	bl	28344 <fputs@plt+0x1727c>
   660fc:	ldr	r3, [r9, #12]
   66100:	cmp	r3, #0
   66104:	bne	6611c <fputs@plt+0x55054>
   66108:	ldr	r3, [sp, #44]	; 0x2c
   6610c:	mov	r2, r6
   66110:	mov	r1, r9
   66114:	mov	r0, r4
   66118:	bl	38ddc <fputs@plt+0x27d14>
   6611c:	ldr	r3, [sp, #64]	; 0x40
   66120:	ldr	r2, [sp, #44]	; 0x2c
   66124:	mov	r1, #76	; 0x4c
   66128:	mov	r0, r4
   6612c:	bl	2883c <fputs@plt+0x17774>
   66130:	ldr	r3, [r4, #32]
   66134:	ldr	r2, [sp, #44]	; 0x2c
   66138:	add	r3, r3, #3
   6613c:	mov	r1, #38	; 0x26
   66140:	mov	r0, r4
   66144:	bl	2883c <fputs@plt+0x17774>
   66148:	ldr	r3, [sp, #44]	; 0x2c
   6614c:	ldr	r2, [sp, #56]	; 0x38
   66150:	str	r3, [sp]
   66154:	mov	r1, #70	; 0x46
   66158:	mov	r3, r7
   6615c:	mov	r0, r4
   66160:	bl	28344 <fputs@plt+0x1727c>
   66164:	ldr	r1, [sp, #64]	; 0x40
   66168:	mov	r0, r4
   6616c:	bl	289a4 <fputs@plt+0x178dc>
   66170:	ldr	r1, [r4, #32]
   66174:	mov	r0, r4
   66178:	sub	r1, r1, #2
   6617c:	bl	1d4a4 <fputs@plt+0xc3dc>
   66180:	ldr	r3, [sp, #52]	; 0x34
   66184:	mov	r2, r7
   66188:	add	r3, r3, #2
   6618c:	mov	r1, #103	; 0x67
   66190:	mov	r0, r4
   66194:	bl	2883c <fputs@plt+0x17774>
   66198:	ldr	r3, [sp, #56]	; 0x38
   6619c:	ldr	r1, [sp, #52]	; 0x34
   661a0:	sub	r3, r3, #1
   661a4:	str	r3, [sp]
   661a8:	ldr	r2, [pc, #-2172]	; 65934 <fputs@plt+0x5486c>
   661ac:	ldr	r3, [r5, #8]
   661b0:	add	r1, r1, #3
   661b4:	mov	r0, r4
   661b8:	bl	28854 <fputs@plt+0x1778c>
   661bc:	mov	r3, #4
   661c0:	ldr	r2, [sp, #76]	; 0x4c
   661c4:	mov	r1, #33	; 0x21
   661c8:	mov	r0, r4
   661cc:	bl	2883c <fputs@plt+0x17774>
   661d0:	ldr	r1, [sp, #64]	; 0x40
   661d4:	mov	r0, r4
   661d8:	bl	16284 <fputs@plt+0x51bc>
   661dc:	ldr	r1, [sp, #120]	; 0x78
   661e0:	mov	r0, sl
   661e4:	bl	1d524 <fputs@plt+0xc45c>
   661e8:	ldr	r3, [sp, #56]	; 0x38
   661ec:	ldr	r5, [r5, #4]
   661f0:	add	r3, r3, #1
   661f4:	str	r3, [sp, #56]	; 0x38
   661f8:	cmp	r5, #0
   661fc:	bne	65fe8 <fputs@plt+0x54f20>
   66200:	ldr	r3, [sp, #84]	; 0x54
   66204:	mov	r2, r5
   66208:	add	r3, r3, #1
   6620c:	mov	r1, #7
   66210:	mov	r0, r4
   66214:	bl	2883c <fputs@plt+0x17774>
   66218:	ldr	r1, [sp, #84]	; 0x54
   6621c:	mov	r0, r4
   66220:	bl	1d4a4 <fputs@plt+0xc3dc>
   66224:	b	65e2c <fputs@plt+0x54d64>
   66228:	ldr	r3, [sp, #120]	; 0x78
   6622c:	ldr	r2, [sp, #92]	; 0x5c
   66230:	cmp	r3, #0
   66234:	add	r2, r2, r6
   66238:	ldreq	r3, [sp, #72]	; 0x48
   6623c:	ldrne	r3, [r3, r6, lsl #2]
   66240:	str	r2, [sp, #88]	; 0x58
   66244:	ldreq	r3, [r3, #36]	; 0x24
   66248:	mov	r1, r9
   6624c:	str	r2, [sp]
   66250:	mov	r0, r4
   66254:	mov	r2, r7
   66258:	bl	38e68 <fputs@plt+0x27da0>
   6625c:	ldr	r3, [sp, #64]	; 0x40
   66260:	ldr	r2, [sp, #88]	; 0x58
   66264:	mov	r1, #76	; 0x4c
   66268:	mov	r0, r4
   6626c:	bl	2883c <fputs@plt+0x17774>
   66270:	ldr	r3, [sp, #72]	; 0x48
   66274:	add	r6, r6, #1
   66278:	add	r3, r3, #8
   6627c:	str	r3, [sp, #72]	; 0x48
   66280:	b	66060 <fputs@plt+0x54f98>
   66284:	cmp	fp, #0
   66288:	beq	64a54 <fputs@plt+0x5398c>
   6628c:	mov	r1, #0
   66290:	mov	r0, fp
   66294:	bl	25140 <fputs@plt+0x14078>
   66298:	ldr	r3, [pc, #-2408]	; 65938 <fputs@plt+0x54870>
   6629c:	ldr	r5, [pc, #-2408]	; 6593c <fputs@plt+0x54874>
   662a0:	ldr	r6, [pc, #-2408]	; 65940 <fputs@plt+0x54878>
   662a4:	mov	r4, #0
   662a8:	str	r4, [sp, #16]
   662ac:	str	r4, [sp, #12]
   662b0:	str	r4, [sp, #8]
   662b4:	mov	r2, #2
   662b8:	ldr	r1, [pc, #-2420]	; 6594c <fputs@plt+0x54884>
   662bc:	subs	r7, r0, #0
   662c0:	movne	r5, r3
   662c4:	mov	r0, sl
   662c8:	stm	sp, {r5, r6}
   662cc:	mov	r3, #1
   662d0:	bl	30a68 <fputs@plt+0x1f9a0>
   662d4:	str	r4, [sp, #16]
   662d8:	str	r4, [sp, #12]
   662dc:	str	r4, [sp, #8]
   662e0:	stm	sp, {r5, r6}
   662e4:	mov	r3, #1
   662e8:	mov	r2, #3
   662ec:	ldr	r1, [pc, #-2472]	; 6594c <fputs@plt+0x54884>
   662f0:	mov	r0, sl
   662f4:	bl	30a68 <fputs@plt+0x1f9a0>
   662f8:	ldr	r3, [pc, #-2492]	; 65944 <fputs@plt+0x5487c>
   662fc:	str	r4, [sp, #16]
   66300:	str	r3, [sp]
   66304:	str	r4, [sp, #12]
   66308:	mov	r3, #1
   6630c:	str	r4, [sp, #8]
   66310:	str	r6, [sp, #4]
   66314:	mov	r2, #2
   66318:	ldr	r1, [pc, #-2520]	; 65948 <fputs@plt+0x54880>
   6631c:	mov	r0, sl
   66320:	bl	30a68 <fputs@plt+0x1f9a0>
   66324:	mov	r2, #12
   66328:	mov	r0, sl
   6632c:	ldr	r1, [pc, #-2540]	; 65948 <fputs@plt+0x54880>
   66330:	bl	1125c <fputs@plt+0x194>
   66334:	cmp	r7, r4
   66338:	moveq	r2, #4
   6633c:	movne	r2, #12
   66340:	ldr	r1, [pc, #-2556]	; 6594c <fputs@plt+0x54884>
   66344:	mov	r0, sl
   66348:	bl	1125c <fputs@plt+0x194>
   6634c:	b	64a54 <fputs@plt+0x5398c>
   66350:	ldr	r3, [sp, #48]	; 0x30
   66354:	mov	r1, #1
   66358:	mov	r0, r4
   6635c:	ldrb	r2, [r3]
   66360:	ldr	r3, [pc, #-2584]	; 65950 <fputs@plt+0x54888>
   66364:	mov	r5, #100	; 0x64
   66368:	add	r3, r3, r2
   6636c:	add	r2, sp, #152	; 0x98
   66370:	ldrb	r3, [r3, #64]	; 0x40
   66374:	str	r3, [sp, #68]	; 0x44
   66378:	ldr	r3, [r7]
   6637c:	cmp	r3, #0
   66380:	ldr	r3, [sp, #36]	; 0x24
   66384:	mvneq	r3, #0
   66388:	str	r3, [sp, #36]	; 0x24
   6638c:	mov	r3, #6
   66390:	str	r3, [r8, #76]	; 0x4c
   66394:	ldr	r3, [pc, #-2632]	; 65954 <fputs@plt+0x5488c>
   66398:	str	r3, [r2, #-36]!	; 0xffffffdc
   6639c:	bl	278f4 <fputs@plt+0x1682c>
   663a0:	cmp	fp, #0
   663a4:	str	r5, [sp, #104]	; 0x68
   663a8:	beq	663c4 <fputs@plt+0x552fc>
   663ac:	add	r1, sp, #104	; 0x68
   663b0:	mov	r0, fp
   663b4:	bl	14b7c <fputs@plt+0x3ab4>
   663b8:	ldr	r3, [sp, #104]	; 0x68
   663bc:	cmp	r3, #0
   663c0:	strle	r5, [sp, #104]	; 0x68
   663c4:	mov	r3, #1
   663c8:	ldr	r2, [sp, #104]	; 0x68
   663cc:	mov	r1, #22
   663d0:	mov	r0, r4
   663d4:	bl	2883c <fputs@plt+0x17774>
   663d8:	ldr	r3, [sp, #32]
   663dc:	str	r3, [sp, #40]	; 0x28
   663e0:	ldr	r2, [sp, #40]	; 0x28
   663e4:	ldr	r3, [sl, #20]
   663e8:	cmp	r2, r3
   663ec:	blt	66428 <fputs@plt+0x55360>
   663f0:	ldr	r2, [pc, #-2720]	; 65958 <fputs@plt+0x54890>
   663f4:	mov	r1, #4
   663f8:	mov	r0, r4
   663fc:	bl	29214 <fputs@plt+0x1814c>
   66400:	cmp	r0, #0
   66404:	beq	64a54 <fputs@plt+0x5398c>
   66408:	ldr	r3, [sp, #104]	; 0x68
   6640c:	rsb	r3, r3, #0
   66410:	str	r3, [r0, #8]
   66414:	mvn	r3, #1
   66418:	strb	r3, [r0, #41]	; 0x29
   6641c:	ldr	r3, [pc, #-2760]	; 6595c <fputs@plt+0x54894>
   66420:	str	r3, [r0, #56]	; 0x38
   66424:	b	64a54 <fputs@plt+0x5398c>
   66428:	ldr	r6, [sp, #36]	; 0x24
   6642c:	ldr	r2, [sp, #40]	; 0x28
   66430:	mov	r3, r6
   66434:	mvn	r6, r6
   66438:	cmp	r3, r2
   6643c:	lsr	r6, r6, #31
   66440:	moveq	r6, #0
   66444:	cmp	r6, #0
   66448:	beq	66458 <fputs@plt+0x55390>
   6644c:	ldr	r3, [sp, #40]	; 0x28
   66450:	add	r3, r3, #1
   66454:	b	663dc <fputs@plt+0x55314>
   66458:	ldr	r1, [sp, #40]	; 0x28
   6645c:	mov	r0, r8
   66460:	bl	4ab3c <fputs@plt+0x39a74>
   66464:	mov	r2, #1
   66468:	mov	r1, #138	; 0x8a
   6646c:	mov	r0, r4
   66470:	bl	287d8 <fputs@plt+0x17710>
   66474:	mov	r3, r6
   66478:	mov	r2, r6
   6647c:	mov	r1, #21
   66480:	mov	r5, r0
   66484:	mov	r0, r4
   66488:	bl	2883c <fputs@plt+0x17774>
   6648c:	mov	r1, r5
   66490:	mov	r0, r4
   66494:	bl	1d4a4 <fputs@plt+0xc3dc>
   66498:	ldr	r3, [sp, #40]	; 0x28
   6649c:	ldr	r6, [sp, #32]
   664a0:	lsl	r9, r3, #4
   664a4:	ldr	r3, [sl, #16]
   664a8:	mov	r2, r6
   664ac:	add	r3, r3, r9
   664b0:	ldr	r7, [r3, #12]
   664b4:	ldr	r3, [r7, #16]
   664b8:	cmp	r3, #0
   664bc:	bne	66608 <fputs@plt+0x55540>
   664c0:	add	r2, r2, #1
   664c4:	mov	r3, #0
   664c8:	lsl	r2, r2, #2
   664cc:	mov	r0, sl
   664d0:	bl	1ed14 <fputs@plt+0xdc4c>
   664d4:	cmp	r0, #0
   664d8:	beq	663f0 <fputs@plt+0x55328>
   664dc:	ldr	r5, [r7, #16]
   664e0:	ldr	r3, [sp, #32]
   664e4:	cmp	r5, #0
   664e8:	bne	6664c <fputs@plt+0x55584>
   664ec:	str	r5, [r0, r3, lsl #2]
   664f0:	ldr	r2, [r8, #76]	; 0x4c
   664f4:	add	r6, r6, #8
   664f8:	cmp	r2, r6
   664fc:	strge	r2, [r8, #76]	; 0x4c
   66500:	strlt	r6, [r8, #76]	; 0x4c
   66504:	mvn	r2, #14
   66508:	mov	r6, #1
   6650c:	stmib	sp, {r0, r2}
   66510:	mov	r1, #128	; 0x80
   66514:	mov	r2, #2
   66518:	str	r6, [sp]
   6651c:	mov	r0, r4
   66520:	bl	28464 <fputs@plt+0x1739c>
   66524:	ldrb	r1, [sp, #40]	; 0x28
   66528:	mov	r0, r4
   6652c:	bl	1b1a0 <fputs@plt+0xa0d8>
   66530:	mov	r2, #2
   66534:	mov	r1, #76	; 0x4c
   66538:	mov	r0, r4
   6653c:	bl	287d8 <fputs@plt+0x17710>
   66540:	ldr	r3, [sl, #16]
   66544:	ldr	r1, [pc, #-3052]	; 65960 <fputs@plt+0x54898>
   66548:	ldr	r2, [r3, r9]
   6654c:	str	r0, [sp, #44]	; 0x2c
   66550:	mov	r0, sl
   66554:	bl	3808c <fputs@plt+0x26fc4>
   66558:	mvn	r3, #0
   6655c:	mov	r2, r5
   66560:	str	r5, [sp]
   66564:	mov	r1, #97	; 0x61
   66568:	mov	r5, #2
   6656c:	stmib	sp, {r0, r3}
   66570:	mov	r3, #3
   66574:	mov	r0, r4
   66578:	bl	28464 <fputs@plt+0x1739c>
   6657c:	mov	r3, #4
   66580:	mov	r2, #2
   66584:	mov	r1, #29
   66588:	str	r6, [sp]
   6658c:	mov	r0, r4
   66590:	bl	28344 <fputs@plt+0x1727c>
   66594:	mov	r3, #3
   66598:	mov	r2, #4
   6659c:	mov	r1, #94	; 0x5e
   665a0:	str	r5, [sp]
   665a4:	mov	r0, r4
   665a8:	bl	28344 <fputs@plt+0x1727c>
   665ac:	mov	r3, r6
   665b0:	mov	r2, r5
   665b4:	mov	r1, #33	; 0x21
   665b8:	mov	r0, r4
   665bc:	bl	2883c <fputs@plt+0x17774>
   665c0:	ldr	r1, [sp, #44]	; 0x2c
   665c4:	mov	r0, r4
   665c8:	bl	1d4a4 <fputs@plt+0xc3dc>
   665cc:	ldr	r3, [r7, #16]
   665d0:	str	r3, [sp, #56]	; 0x38
   665d4:	ldr	r3, [sp, #56]	; 0x38
   665d8:	ldr	r2, [sp, #68]	; 0x44
   665dc:	cmp	r3, #0
   665e0:	cmpne	r2, #113	; 0x71
   665e4:	beq	6644c <fputs@plt+0x55384>
   665e8:	ldr	r3, [sp, #56]	; 0x38
   665ec:	ldr	r9, [r3, #8]
   665f0:	ldr	r0, [r9, #8]
   665f4:	cmp	r0, #0
   665f8:	bne	66690 <fputs@plt+0x555c8>
   665fc:	ldr	r3, [sp, #56]	; 0x38
   66600:	ldr	r3, [r3]
   66604:	b	665d0 <fputs@plt+0x55508>
   66608:	ldr	r1, [r3, #8]
   6660c:	ldrb	r0, [r1, #42]	; 0x2a
   66610:	tst	r0, #32
   66614:	addeq	r2, r2, #1
   66618:	ldr	r0, [r1, #8]
   6661c:	mov	r1, r2
   66620:	cmp	r0, #0
   66624:	sub	ip, r1, r2
   66628:	bne	66640 <fputs@plt+0x55578>
   6662c:	cmp	r6, ip
   66630:	movlt	r6, ip
   66634:	ldr	r3, [r3]
   66638:	mov	r2, r1
   6663c:	b	664b8 <fputs@plt+0x553f0>
   66640:	add	r1, r1, #1
   66644:	ldr	r0, [r0, #20]
   66648:	b	66620 <fputs@plt+0x55558>
   6664c:	ldr	r2, [r5, #8]
   66650:	ldrb	r1, [r2, #42]	; 0x2a
   66654:	tst	r1, #32
   66658:	ldreq	r1, [r2, #28]
   6665c:	ldr	r2, [r2, #8]
   66660:	streq	r1, [r0, r3, lsl #2]
   66664:	addeq	r3, r3, #1
   66668:	mov	r1, r3
   6666c:	cmp	r2, #0
   66670:	mov	r3, r1
   66674:	ldreq	r5, [r5]
   66678:	beq	664e4 <fputs@plt+0x5541c>
   6667c:	ldr	r3, [r2, #44]	; 0x2c
   66680:	ldr	r2, [r2, #20]
   66684:	str	r3, [r0, r1, lsl #2]
   66688:	add	r1, r1, #1
   6668c:	b	6666c <fputs@plt+0x555a4>
   66690:	ldrb	r3, [r9, #42]	; 0x2a
   66694:	ands	r3, r3, #32
   66698:	streq	r3, [sp, #60]	; 0x3c
   6669c:	beq	666a8 <fputs@plt+0x555e0>
   666a0:	bl	1be1c <fputs@plt+0xad54>
   666a4:	str	r0, [sp, #60]	; 0x3c
   666a8:	mov	r2, #1
   666ac:	mov	r1, #138	; 0x8a
   666b0:	mov	r0, r4
   666b4:	bl	287d8 <fputs@plt+0x17710>
   666b8:	mov	r3, #0
   666bc:	mov	r2, r3
   666c0:	mov	r1, #21
   666c4:	mov	r7, #8
   666c8:	mov	r5, r0
   666cc:	mov	r0, r4
   666d0:	bl	2883c <fputs@plt+0x17774>
   666d4:	mov	r1, r5
   666d8:	mov	r0, r4
   666dc:	bl	1d4a4 <fputs@plt+0xc3dc>
   666e0:	mov	r0, r8
   666e4:	bl	1dc48 <fputs@plt+0xcb80>
   666e8:	add	r3, sp, #112	; 0x70
   666ec:	str	r3, [sp, #12]
   666f0:	add	r3, sp, #108	; 0x6c
   666f4:	mov	r5, #0
   666f8:	str	r3, [sp, #8]
   666fc:	mov	r3, #1
   66700:	mov	r2, #54	; 0x36
   66704:	stm	sp, {r3, r5}
   66708:	mov	r1, r9
   6670c:	mov	r3, r5
   66710:	mov	r0, r8
   66714:	bl	32f4c <fputs@plt+0x21e84>
   66718:	mov	r3, #7
   6671c:	mov	r2, r5
   66720:	mov	r1, #22
   66724:	mov	r0, r4
   66728:	bl	2883c <fputs@plt+0x17774>
   6672c:	ldr	r6, [r9, #8]
   66730:	cmp	r6, #0
   66734:	bne	668b8 <fputs@plt+0x557f0>
   66738:	mov	r3, r6
   6673c:	ldr	r2, [sp, #108]	; 0x6c
   66740:	mov	r1, #108	; 0x6c
   66744:	mov	r0, r4
   66748:	bl	2883c <fputs@plt+0x17774>
   6674c:	mov	r3, #1
   66750:	mov	r2, #7
   66754:	mov	r1, #37	; 0x25
   66758:	mov	r0, r4
   6675c:	bl	2883c <fputs@plt+0x17774>
   66760:	ldr	r5, [sp, #32]
   66764:	str	r0, [sp, #64]	; 0x40
   66768:	ldrsh	r3, [r9, #34]	; 0x22
   6676c:	cmp	r5, r3
   66770:	blt	668d8 <fputs@plt+0x55810>
   66774:	ldr	r3, [sp, #32]
   66778:	ldr	r5, [r9, #8]
   6677c:	str	r3, [sp, #44]	; 0x2c
   66780:	mvn	r3, #0
   66784:	str	r3, [sp, #52]	; 0x34
   66788:	cmp	r5, #0
   6678c:	bne	669dc <fputs@plt+0x55914>
   66790:	ldr	r2, [sp, #108]	; 0x6c
   66794:	ldr	r3, [sp, #64]	; 0x40
   66798:	mov	r1, #7
   6679c:	mov	r0, r4
   667a0:	bl	2883c <fputs@plt+0x17774>
   667a4:	ldr	r3, [sp, #64]	; 0x40
   667a8:	mov	r0, r4
   667ac:	sub	r1, r3, #1
   667b0:	bl	1d4a4 <fputs@plt+0xc3dc>
   667b4:	ldr	r2, [pc, #-3672]	; 65964 <fputs@plt+0x5489c>
   667b8:	mov	r1, #2
   667bc:	mov	r0, r4
   667c0:	bl	2849c <fputs@plt+0x173d4>
   667c4:	ldr	r6, [sp, #32]
   667c8:	ldr	r5, [r9, #8]
   667cc:	mov	r9, #1
   667d0:	cmp	r5, #0
   667d4:	beq	665fc <fputs@plt+0x55534>
   667d8:	ldr	r3, [sp, #60]	; 0x3c
   667dc:	cmp	r5, r3
   667e0:	beq	668ac <fputs@plt+0x557e4>
   667e4:	ldr	r3, [r4, #32]
   667e8:	mov	r2, r9
   667ec:	str	r3, [sp, #44]	; 0x2c
   667f0:	mov	r1, #138	; 0x8a
   667f4:	add	r3, r3, #2
   667f8:	mov	r0, r4
   667fc:	bl	2883c <fputs@plt+0x17774>
   66800:	mov	r3, #0
   66804:	mov	r2, r3
   66808:	mov	r1, #21
   6680c:	mov	r0, r4
   66810:	bl	2883c <fputs@plt+0x17774>
   66814:	ldr	r2, [sp, #112]	; 0x70
   66818:	mov	r3, #3
   6681c:	add	r2, r6, r2
   66820:	mov	r1, #50	; 0x32
   66824:	mov	r0, r4
   66828:	bl	2883c <fputs@plt+0x17774>
   6682c:	ldr	r3, [sp, #44]	; 0x2c
   66830:	mov	r7, #3
   66834:	add	r3, r3, #8
   66838:	add	r2, r6, #8
   6683c:	mov	r1, #79	; 0x4f
   66840:	str	r7, [sp]
   66844:	mov	r0, r4
   66848:	bl	28344 <fputs@plt+0x1727c>
   6684c:	mov	r1, #144	; 0x90
   66850:	mov	r0, r4
   66854:	bl	1b1a0 <fputs@plt+0xa0d8>
   66858:	mvn	r3, #0
   6685c:	mov	r2, r9
   66860:	mov	r1, #37	; 0x25
   66864:	mov	r0, r4
   66868:	bl	2883c <fputs@plt+0x17774>
   6686c:	ldr	r2, [r5]
   66870:	mov	r1, r7
   66874:	mov	r0, r4
   66878:	bl	2849c <fputs@plt+0x173d4>
   6687c:	mov	r3, #7
   66880:	str	r3, [sp]
   66884:	mov	r2, r7
   66888:	mov	r3, #2
   6688c:	mov	r1, #94	; 0x5e
   66890:	mov	r0, r4
   66894:	bl	28344 <fputs@plt+0x1727c>
   66898:	mov	r3, r9
   6689c:	mov	r2, #7
   668a0:	mov	r1, #33	; 0x21
   668a4:	mov	r0, r4
   668a8:	bl	2883c <fputs@plt+0x17774>
   668ac:	ldr	r5, [r5, #20]
   668b0:	add	r6, r6, #1
   668b4:	b	667d0 <fputs@plt+0x55708>
   668b8:	mov	r3, r7
   668bc:	mov	r2, r5
   668c0:	mov	r1, #22
   668c4:	mov	r0, r4
   668c8:	bl	2883c <fputs@plt+0x17774>
   668cc:	add	r7, r7, #1
   668d0:	ldr	r6, [r6, #20]
   668d4:	b	66730 <fputs@plt+0x55668>
   668d8:	ldrsh	r3, [r9, #32]
   668dc:	cmp	r5, r3
   668e0:	beq	669d4 <fputs@plt+0x5590c>
   668e4:	ldr	r3, [r9, #4]
   668e8:	add	r3, r3, r5, lsl #4
   668ec:	ldrb	r3, [r3, #12]
   668f0:	cmp	r3, #0
   668f4:	beq	669d4 <fputs@plt+0x5590c>
   668f8:	mov	r3, #3
   668fc:	ldr	r2, [sp, #108]	; 0x6c
   66900:	str	r3, [sp]
   66904:	mov	r1, r9
   66908:	mov	r3, r5
   6690c:	mov	r0, r4
   66910:	bl	38e68 <fputs@plt+0x27da0>
   66914:	mov	r1, #128	; 0x80
   66918:	mov	r0, r4
   6691c:	bl	1b1a0 <fputs@plt+0xa0d8>
   66920:	mov	r2, #3
   66924:	mov	r1, #77	; 0x4d
   66928:	mov	r0, r4
   6692c:	bl	287d8 <fputs@plt+0x17710>
   66930:	mvn	r3, #0
   66934:	mov	r2, #1
   66938:	mov	r1, #37	; 0x25
   6693c:	mov	r7, r0
   66940:	mov	r0, r4
   66944:	bl	2883c <fputs@plt+0x17774>
   66948:	ldr	r3, [r9, #4]
   6694c:	ldr	r2, [r9]
   66950:	ldr	r1, [pc, #-4080]	; 65968 <fputs@plt+0x548a0>
   66954:	ldr	r3, [r3, r5, lsl #4]
   66958:	mov	r0, sl
   6695c:	bl	3808c <fputs@plt+0x26fc4>
   66960:	mvn	r3, #0
   66964:	mov	r2, #0
   66968:	mov	r1, #97	; 0x61
   6696c:	stmib	sp, {r0, r3}
   66970:	mov	r3, #0
   66974:	str	r3, [sp]
   66978:	mov	r0, r4
   6697c:	mov	r3, #3
   66980:	bl	28464 <fputs@plt+0x1739c>
   66984:	mov	r3, #1
   66988:	mov	r2, #3
   6698c:	mov	r1, #33	; 0x21
   66990:	mov	r0, r4
   66994:	bl	2883c <fputs@plt+0x17774>
   66998:	mov	r2, #1
   6699c:	mov	r1, #138	; 0x8a
   669a0:	mov	r0, r4
   669a4:	bl	287d8 <fputs@plt+0x17710>
   669a8:	mov	r1, #21
   669ac:	str	r0, [sp, #44]	; 0x2c
   669b0:	mov	r0, r4
   669b4:	bl	283b8 <fputs@plt+0x172f0>
   669b8:	mov	r1, r7
   669bc:	mov	r0, r4
   669c0:	bl	1d4a4 <fputs@plt+0xc3dc>
   669c4:	ldr	r3, [sp, #44]	; 0x2c
   669c8:	mov	r0, r4
   669cc:	mov	r1, r3
   669d0:	bl	1d4a4 <fputs@plt+0xc3dc>
   669d4:	add	r5, r5, #1
   669d8:	b	66768 <fputs@plt+0x556a0>
   669dc:	ldr	r0, [r4, #24]
   669e0:	bl	2823c <fputs@plt+0x17174>
   669e4:	ldr	r3, [sp, #60]	; 0x3c
   669e8:	cmp	r5, r3
   669ec:	mov	r7, r0
   669f0:	beq	66c30 <fputs@plt+0x55b68>
   669f4:	ldr	r3, [sp, #52]	; 0x34
   669f8:	str	r6, [sp, #8]
   669fc:	str	r3, [sp, #12]
   66a00:	add	r3, sp, #120	; 0x78
   66a04:	str	r3, [sp, #4]
   66a08:	mov	r3, #0
   66a0c:	str	r3, [sp]
   66a10:	ldr	r2, [sp, #108]	; 0x6c
   66a14:	mov	r1, r5
   66a18:	mov	r0, r8
   66a1c:	bl	52b98 <fputs@plt+0x41ad0>
   66a20:	ldr	r2, [sp, #44]	; 0x2c
   66a24:	mov	r3, #1
   66a28:	add	r2, r2, #8
   66a2c:	mov	r1, #37	; 0x25
   66a30:	mov	r6, #3
   66a34:	str	r0, [sp, #52]	; 0x34
   66a38:	mov	r0, r4
   66a3c:	bl	2883c <fputs@plt+0x17774>
   66a40:	ldrh	r3, [r5, #52]	; 0x34
   66a44:	ldr	r1, [sp, #44]	; 0x2c
   66a48:	ldr	r2, [sp, #112]	; 0x70
   66a4c:	str	r3, [sp, #4]
   66a50:	ldr	r3, [sp, #52]	; 0x34
   66a54:	add	r2, r1, r2
   66a58:	str	r3, [sp]
   66a5c:	mov	r1, #69	; 0x45
   66a60:	mov	r3, r7
   66a64:	mov	r0, r4
   66a68:	bl	2842c <fputs@plt+0x17364>
   66a6c:	mvn	r3, #0
   66a70:	mov	r2, #1
   66a74:	mov	r1, #37	; 0x25
   66a78:	mov	r7, r0
   66a7c:	mov	r0, r4
   66a80:	bl	2883c <fputs@plt+0x17774>
   66a84:	ldr	r2, [pc, #1388]	; 66ff8 <fputs@plt+0x55f30>
   66a88:	mov	r1, #3
   66a8c:	mov	r0, r4
   66a90:	bl	2849c <fputs@plt+0x173d4>
   66a94:	mov	r3, r6
   66a98:	mov	r2, #7
   66a9c:	mov	r1, #94	; 0x5e
   66aa0:	str	r6, [sp]
   66aa4:	mov	r0, r4
   66aa8:	bl	28344 <fputs@plt+0x1727c>
   66aac:	ldr	r2, [pc, #1352]	; 66ffc <fputs@plt+0x55f34>
   66ab0:	mov	r1, #4
   66ab4:	mov	r0, r4
   66ab8:	bl	2849c <fputs@plt+0x173d4>
   66abc:	mov	r3, r6
   66ac0:	mov	r2, #4
   66ac4:	mov	r1, #94	; 0x5e
   66ac8:	str	r6, [sp]
   66acc:	mov	r0, r4
   66ad0:	bl	28344 <fputs@plt+0x1727c>
   66ad4:	ldr	r2, [r5]
   66ad8:	mov	r1, #4
   66adc:	mov	r0, r4
   66ae0:	bl	2849c <fputs@plt+0x173d4>
   66ae4:	mov	r3, r6
   66ae8:	mov	r2, #4
   66aec:	mov	r1, #94	; 0x5e
   66af0:	str	r6, [sp]
   66af4:	str	r0, [sp, #72]	; 0x48
   66af8:	mov	r0, r4
   66afc:	bl	28344 <fputs@plt+0x1727c>
   66b00:	mov	r3, #1
   66b04:	mov	r2, r6
   66b08:	mov	r1, #33	; 0x21
   66b0c:	mov	r0, r4
   66b10:	bl	2883c <fputs@plt+0x17774>
   66b14:	mov	r2, #1
   66b18:	mov	r1, #138	; 0x8a
   66b1c:	mov	r0, r4
   66b20:	bl	287d8 <fputs@plt+0x17710>
   66b24:	mov	r1, #21
   66b28:	str	r0, [sp, #76]	; 0x4c
   66b2c:	mov	r0, r4
   66b30:	bl	283b8 <fputs@plt+0x172f0>
   66b34:	mov	r1, r7
   66b38:	mov	r0, r4
   66b3c:	bl	1d4a4 <fputs@plt+0xc3dc>
   66b40:	ldrb	r3, [r5, #54]	; 0x36
   66b44:	cmp	r3, #0
   66b48:	beq	66c04 <fputs@plt+0x55b3c>
   66b4c:	ldr	r0, [r4, #24]
   66b50:	bl	2823c <fputs@plt+0x17174>
   66b54:	ldr	r6, [sp, #32]
   66b58:	mov	r7, r0
   66b5c:	ldrh	r3, [r5, #50]	; 0x32
   66b60:	cmp	r6, r3
   66b64:	blt	66c44 <fputs@plt+0x55b7c>
   66b68:	ldr	r3, [sp, #44]	; 0x2c
   66b6c:	ldr	r2, [sp, #112]	; 0x70
   66b70:	mov	r1, #7
   66b74:	add	r2, r3, r2
   66b78:	mov	r0, r4
   66b7c:	bl	287d8 <fputs@plt+0x17710>
   66b80:	mov	r1, r7
   66b84:	mov	r6, r0
   66b88:	mov	r0, r4
   66b8c:	bl	289a4 <fputs@plt+0x178dc>
   66b90:	mov	r1, r6
   66b94:	mov	r0, r4
   66b98:	bl	1d4a4 <fputs@plt+0xc3dc>
   66b9c:	ldrh	r3, [r5, #50]	; 0x32
   66ba0:	ldr	r1, [sp, #44]	; 0x2c
   66ba4:	ldr	r2, [sp, #112]	; 0x70
   66ba8:	str	r3, [sp, #4]
   66bac:	ldr	r3, [sp, #52]	; 0x34
   66bb0:	add	r2, r1, r2
   66bb4:	str	r3, [sp]
   66bb8:	mov	r1, #115	; 0x73
   66bbc:	mov	r3, r7
   66bc0:	mov	r0, r4
   66bc4:	bl	2842c <fputs@plt+0x17364>
   66bc8:	mvn	r3, #0
   66bcc:	mov	r2, #1
   66bd0:	mov	r1, #37	; 0x25
   66bd4:	mov	r0, r4
   66bd8:	bl	2883c <fputs@plt+0x17774>
   66bdc:	ldr	r2, [pc, #1052]	; 67000 <fputs@plt+0x55f38>
   66be0:	mov	r1, #3
   66be4:	mov	r0, r4
   66be8:	bl	2849c <fputs@plt+0x173d4>
   66bec:	ldr	r1, [sp, #72]	; 0x48
   66bf0:	mov	r0, r4
   66bf4:	bl	289a4 <fputs@plt+0x178dc>
   66bf8:	mov	r1, r7
   66bfc:	mov	r0, r4
   66c00:	bl	16284 <fputs@plt+0x51bc>
   66c04:	ldr	r1, [sp, #76]	; 0x4c
   66c08:	mov	r0, r4
   66c0c:	bl	1d4a4 <fputs@plt+0xc3dc>
   66c10:	ldr	r1, [sp, #120]	; 0x78
   66c14:	cmp	r1, #0
   66c18:	beq	66c2c <fputs@plt+0x55b64>
   66c1c:	ldr	r0, [r8, #8]
   66c20:	bl	16284 <fputs@plt+0x51bc>
   66c24:	mov	r0, r8
   66c28:	bl	1bbd0 <fputs@plt+0xab08>
   66c2c:	mov	r6, r5
   66c30:	ldr	r3, [sp, #44]	; 0x2c
   66c34:	ldr	r5, [r5, #20]
   66c38:	add	r3, r3, #1
   66c3c:	str	r3, [sp, #44]	; 0x2c
   66c40:	b	66788 <fputs@plt+0x556c0>
   66c44:	ldr	r2, [r5, #4]
   66c48:	lsl	r3, r6, #1
   66c4c:	ldrsh	r2, [r2, r3]
   66c50:	cmp	r2, #0
   66c54:	blt	66c6c <fputs@plt+0x55ba4>
   66c58:	ldr	r3, [r9, #4]
   66c5c:	add	r3, r3, r2, lsl #4
   66c60:	ldrb	r3, [r3, #12]
   66c64:	cmp	r3, #0
   66c68:	bne	66c84 <fputs@plt+0x55bbc>
   66c6c:	ldr	r2, [sp, #52]	; 0x34
   66c70:	mov	r3, r7
   66c74:	add	r2, r2, r6
   66c78:	mov	r1, #76	; 0x4c
   66c7c:	mov	r0, r4
   66c80:	bl	2883c <fputs@plt+0x17774>
   66c84:	add	r6, r6, #1
   66c88:	b	66b5c <fputs@plt+0x55a94>
   66c8c:	cmp	fp, #0
   66c90:	bne	66cc0 <fputs@plt+0x55bf8>
   66c94:	mov	r0, r8
   66c98:	bl	5e280 <fputs@plt+0x4d1b8>
   66c9c:	cmp	r0, #0
   66ca0:	bne	64a54 <fputs@plt+0x5398c>
   66ca4:	ldr	r3, [r8]
   66ca8:	ldr	r1, [pc, #852]	; 67004 <fputs@plt+0x55f3c>
   66cac:	ldrb	r6, [r3, #66]	; 0x42
   66cb0:	ldr	r3, [pc, #848]	; 67008 <fputs@plt+0x55f40>
   66cb4:	add	r6, r3, r6, lsl #3
   66cb8:	ldr	r2, [r6, #-3420]	; 0xfffff2a4
   66cbc:	b	64edc <fputs@plt+0x53e14>
   66cc0:	ldr	r3, [sl, #16]
   66cc4:	ldr	r5, [r3, #12]
   66cc8:	ldrh	r3, [r5, #78]	; 0x4e
   66ccc:	and	r3, r3, #5
   66cd0:	cmp	r3, #1
   66cd4:	ldrne	r4, [pc, #816]	; 6700c <fputs@plt+0x55f44>
   66cd8:	beq	64a54 <fputs@plt+0x5398c>
   66cdc:	ldr	r1, [r4]
   66ce0:	cmp	r1, #0
   66ce4:	bne	66cfc <fputs@plt+0x55c34>
   66ce8:	mov	r2, fp
   66cec:	ldr	r1, [pc, #796]	; 67010 <fputs@plt+0x55f48>
   66cf0:	mov	r0, r8
   66cf4:	bl	30e04 <fputs@plt+0x1fd3c>
   66cf8:	b	64a54 <fputs@plt+0x5398c>
   66cfc:	mov	r0, fp
   66d00:	bl	1407c <fputs@plt+0x2fb4>
   66d04:	cmp	r0, #0
   66d08:	bne	66d24 <fputs@plt+0x55c5c>
   66d0c:	ldrb	r3, [r4, #4]
   66d10:	cmp	r3, #0
   66d14:	moveq	r3, #2
   66d18:	strb	r3, [sl, #66]	; 0x42
   66d1c:	strb	r3, [r5, #77]	; 0x4d
   66d20:	b	64a54 <fputs@plt+0x5398c>
   66d24:	add	r4, r4, #8
   66d28:	b	66cdc <fputs@plt+0x55c14>
   66d2c:	ldr	r2, [pc, #724]	; 67008 <fputs@plt+0x55f40>
   66d30:	ldr	r1, [sp, #36]	; 0x24
   66d34:	mla	r6, r3, r6, r2
   66d38:	mov	r0, r4
   66d3c:	ldr	r5, [r6, #-3340]	; 0xfffff2f4
   66d40:	bl	162dc <fputs@plt+0x5214>
   66d44:	cmp	fp, #0
   66d48:	beq	66d88 <fputs@plt+0x55cc0>
   66d4c:	tst	r9, #2
   66d50:	bne	66d88 <fputs@plt+0x55cc0>
   66d54:	ldr	r2, [pc, #696]	; 67014 <fputs@plt+0x55f4c>
   66d58:	mov	r1, #2
   66d5c:	mov	r0, r4
   66d60:	bl	29214 <fputs@plt+0x1814c>
   66d64:	ldr	r3, [sp, #36]	; 0x24
   66d68:	mov	r4, r0
   66d6c:	str	r3, [r0, #4]
   66d70:	str	r3, [r0, #24]
   66d74:	str	r5, [r0, #28]
   66d78:	mov	r0, fp
   66d7c:	bl	14cd0 <fputs@plt+0x3c08>
   66d80:	str	r0, [r4, #32]
   66d84:	b	64a54 <fputs@plt+0x5398c>
   66d88:	ldr	r2, [pc, #648]	; 67018 <fputs@plt+0x55f50>
   66d8c:	mov	r1, #3
   66d90:	mov	r0, r4
   66d94:	bl	29214 <fputs@plt+0x1814c>
   66d98:	ldr	r3, [sp, #36]	; 0x24
   66d9c:	mov	r1, #1
   66da0:	str	r3, [r0, #4]
   66da4:	str	r3, [r0, #24]
   66da8:	str	r5, [r0, #32]
   66dac:	mov	r0, r4
   66db0:	bl	23c7c <fputs@plt+0x12bb4>
   66db4:	mvn	r3, #0
   66db8:	mov	r2, #0
   66dbc:	str	r3, [sp]
   66dc0:	mov	r1, r2
   66dc4:	ldr	r3, [sp, #48]	; 0x30
   66dc8:	mov	r0, r4
   66dcc:	bl	278ac <fputs@plt+0x167e4>
   66dd0:	ldrb	r3, [r4, #89]	; 0x59
   66dd4:	bic	r3, r3, #8
   66dd8:	strb	r3, [r4, #89]	; 0x59
   66ddc:	b	64a54 <fputs@plt+0x5398c>
   66de0:	add	r2, sp, #152	; 0x98
   66de4:	ldr	r3, [pc, #560]	; 6701c <fputs@plt+0x55f54>
   66de8:	mov	r5, #1
   66dec:	str	r5, [r8, #76]	; 0x4c
   66df0:	str	r3, [r2, #-32]!	; 0xffffffe0
   66df4:	mov	r1, r5
   66df8:	mov	r0, r4
   66dfc:	bl	278f4 <fputs@plt+0x1682c>
   66e00:	ldr	r7, [pc, #536]	; 67020 <fputs@plt+0x55f58>
   66e04:	mov	r6, #0
   66e08:	mov	r8, #33	; 0x21
   66e0c:	add	r6, r6, #1
   66e10:	add	r3, r7, r6, lsl #2
   66e14:	ldr	r2, [r3, #-4]
   66e18:	cmp	r2, #0
   66e1c:	beq	66dd0 <fputs@plt+0x55d08>
   66e20:	mov	r1, r5
   66e24:	mov	r0, r4
   66e28:	bl	2849c <fputs@plt+0x173d4>
   66e2c:	mov	r3, r5
   66e30:	mov	r2, #1
   66e34:	mov	r1, r8
   66e38:	mov	r0, r4
   66e3c:	bl	2883c <fputs@plt+0x17774>
   66e40:	cmp	r6, #3
   66e44:	bne	66e0c <fputs@plt+0x55d44>
   66e48:	b	66dd0 <fputs@plt+0x55d08>
   66e4c:	ldr	r3, [r7]
   66e50:	ldr	r2, [sp, #36]	; 0x24
   66e54:	cmp	r3, #0
   66e58:	moveq	r2, #10
   66e5c:	cmp	fp, #0
   66e60:	str	r2, [sp, #36]	; 0x24
   66e64:	beq	66eb4 <fputs@plt+0x55dec>
   66e68:	ldr	r1, [pc, #436]	; 67024 <fputs@plt+0x55f5c>
   66e6c:	mov	r0, fp
   66e70:	bl	1407c <fputs@plt+0x2fb4>
   66e74:	cmp	r0, #0
   66e78:	moveq	r3, #1
   66e7c:	beq	66eb0 <fputs@plt+0x55de8>
   66e80:	ldr	r1, [pc, #416]	; 67028 <fputs@plt+0x55f60>
   66e84:	mov	r0, fp
   66e88:	bl	1407c <fputs@plt+0x2fb4>
   66e8c:	cmp	r0, #0
   66e90:	moveq	r3, #2
   66e94:	beq	66eb0 <fputs@plt+0x55de8>
   66e98:	ldr	r1, [pc, #396]	; 6702c <fputs@plt+0x55f64>
   66e9c:	mov	r0, fp
   66ea0:	bl	1407c <fputs@plt+0x2fb4>
   66ea4:	cmp	r0, #0
   66ea8:	moveq	r3, #3
   66eac:	movne	r3, #0
   66eb0:	str	r3, [sp, #32]
   66eb4:	ldr	r2, [pc, #372]	; 67030 <fputs@plt+0x55f68>
   66eb8:	mov	r1, #3
   66ebc:	mov	r0, r4
   66ec0:	mov	r5, #3
   66ec4:	mov	r6, #1
   66ec8:	bl	278f4 <fputs@plt+0x1682c>
   66ecc:	str	r5, [r8, #76]	; 0x4c
   66ed0:	ldr	r3, [sp, #32]
   66ed4:	ldr	r2, [sp, #36]	; 0x24
   66ed8:	str	r6, [sp]
   66edc:	mov	r1, #8
   66ee0:	mov	r0, r4
   66ee4:	bl	28344 <fputs@plt+0x1727c>
   66ee8:	mov	r3, r5
   66eec:	mov	r2, r6
   66ef0:	b	64fa8 <fputs@plt+0x53ee0>
   66ef4:	cmp	fp, #0
   66ef8:	beq	66f10 <fputs@plt+0x55e48>
   66efc:	mov	r0, fp
   66f00:	bl	14cd0 <fputs@plt+0x3c08>
   66f04:	mov	r1, r0
   66f08:	mov	r0, sl
   66f0c:	bl	488c0 <fputs@plt+0x377f8>
   66f10:	ldr	r3, [pc, #284]	; 67034 <fputs@plt+0x55f6c>
   66f14:	ldr	r2, [sl, #220]	; 0xdc
   66f18:	ldr	r1, [pc, #280]	; 67038 <fputs@plt+0x55f70>
   66f1c:	cmp	r2, r3
   66f20:	ldreq	r3, [sl, #224]	; 0xe0
   66f24:	streq	r3, [sp, #32]
   66f28:	ldr	r2, [sp, #32]
   66f2c:	asr	r3, r2, #31
   66f30:	b	64cd0 <fputs@plt+0x53c08>
   66f34:	mov	r0, sl
   66f38:	bl	4835c <fputs@plt+0x37294>
   66f3c:	b	64a54 <fputs@plt+0x5398c>
   66f40:	cmp	fp, #0
   66f44:	beq	66f5c <fputs@plt+0x55e94>
   66f48:	mov	r0, fp
   66f4c:	bl	14cd0 <fputs@plt+0x3c08>
   66f50:	mov	r1, r0
   66f54:	mov	r0, sl
   66f58:	bl	4863c <fputs@plt+0x37574>
   66f5c:	ldr	r2, [sl, #428]	; 0x1ac
   66f60:	ldr	r1, [pc, #212]	; 6703c <fputs@plt+0x55f74>
   66f64:	asr	r3, r2, #31
   66f68:	b	64cd0 <fputs@plt+0x53c08>
   66f6c:	cmp	fp, #0
   66f70:	beq	66f90 <fputs@plt+0x55ec8>
   66f74:	add	r1, sp, #120	; 0x78
   66f78:	mov	r0, fp
   66f7c:	bl	1c834 <fputs@plt+0xb76c>
   66f80:	cmp	r0, #0
   66f84:	bne	66f90 <fputs@plt+0x55ec8>
   66f88:	ldrd	r0, [sp, #120]	; 0x78
   66f8c:	bl	3a5dc <fputs@plt+0x29514>
   66f90:	mvn	r0, #0
   66f94:	mvn	r1, #0
   66f98:	bl	3a5dc <fputs@plt+0x29514>
   66f9c:	mov	r3, r1
   66fa0:	mov	r2, r0
   66fa4:	ldr	r1, [pc, #148]	; 67040 <fputs@plt+0x55f78>
   66fa8:	b	64cd0 <fputs@plt+0x53c08>
   66fac:	cmp	fp, #0
   66fb0:	beq	66fe8 <fputs@plt+0x55f20>
   66fb4:	add	r1, sp, #120	; 0x78
   66fb8:	mov	r0, fp
   66fbc:	bl	1c834 <fputs@plt+0xb76c>
   66fc0:	cmp	r0, #0
   66fc4:	bne	66fe8 <fputs@plt+0x55f20>
   66fc8:	ldrd	r2, [sp, #120]	; 0x78
   66fcc:	cmp	r2, #0
   66fd0:	sbcs	r1, r3, #0
   66fd4:	blt	66fe8 <fputs@plt+0x55f20>
   66fd8:	bic	r2, r2, #-2147483648	; 0x80000000
   66fdc:	mov	r1, #11
   66fe0:	mov	r0, sl
   66fe4:	bl	48b40 <fputs@plt+0x37a78>
   66fe8:	ldr	r2, [sl, #136]	; 0x88
   66fec:	ldr	r1, [pc, #80]	; 67044 <fputs@plt+0x55f7c>
   66ff0:	asr	r3, r2, #31
   66ff4:	b	64cd0 <fputs@plt+0x53c08>
   66ff8:	andeq	r8, r7, sl, lsr r9
   66ffc:	andeq	r8, r7, pc, lsr r9
   67000:	andeq	r8, r7, r4, asr r9
   67004:	andeq	r8, r7, pc, lsl #19
   67008:			; <UNDEFINED> instruction: 0x00074ab0
   6700c:	andeq	r3, r7, r4, asr sp
   67010:	ldrdeq	r8, [r7], -sl
   67014:	strheq	r4, [r7], -r8
   67018:	andeq	r4, r7, r0, asr #1
   6701c:	muleq	r7, r8, r9
   67020:	andeq	r3, r7, r8, ror r6
   67024:			; <UNDEFINED> instruction: 0x0007a2b0
   67028:	andeq	r8, r7, r7, lsr #19
   6702c:	muleq	r7, r0, r5
   67030:	andeq	fp, r8, r4, asr #26
   67034:	andeq	r8, r4, r4, asr r9
   67038:	andeq	r8, r7, pc, lsr #19
   6703c:	andeq	sl, r7, r2, lsr #8
   67040:	andeq	r8, r7, r2, asr #19
   67044:	ldrdeq	r8, [r7], -r2
   67048:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6704c:	sub	sp, sp, #132	; 0x84
   67050:	mov	r6, r0
   67054:	str	r1, [sp, #60]	; 0x3c
   67058:	add	r1, sp, #80	; 0x50
   6705c:	stm	r1, {r2, r3}
   67060:	ldr	r3, [r0]
   67064:	cmp	r3, #0
   67068:	movlt	r3, #0
   6706c:	strlt	r3, [r0]
   67070:	strhlt	r3, [r0, #8]
   67074:	strblt	r3, [r0, #10]
   67078:	ldr	r3, [sp, #168]	; 0xa8
   6707c:	str	r3, [r0, #4]
   67080:	ldr	r3, [pc, #4064]	; 68068 <fputs@plt+0x56fa0>
   67084:	str	r3, [sp, #76]	; 0x4c
   67088:	ldr	r7, [r6]
   6708c:	ldr	r2, [pc, #4056]	; 6806c <fputs@plt+0x56fa4>
   67090:	ldrb	r4, [sp, #60]	; 0x3c
   67094:	lsl	sl, r7, #4
   67098:	add	r3, r6, sl
   6709c:	ldrh	r3, [r3, #8]
   670a0:	cmp	r3, r2
   670a4:	bgt	67140 <fputs@plt+0x56078>
   670a8:	ldr	r2, [pc, #4032]	; 68070 <fputs@plt+0x56fa8>
   670ac:	lsl	r3, r3, #1
   670b0:	ldr	ip, [pc, #4028]	; 68074 <fputs@plt+0x56fac>
   670b4:	ldrsh	r2, [r2, r3]
   670b8:	mov	r1, r4
   670bc:	cmn	r2, #72	; 0x48
   670c0:	bne	670cc <fputs@plt+0x56004>
   670c4:	ldr	r2, [pc, #4012]	; 68078 <fputs@plt+0x56fb0>
   670c8:	b	6713c <fputs@plt+0x56074>
   670cc:	add	r0, r2, r1
   670d0:	cmp	r0, ip
   670d4:	bhi	670ec <fputs@plt+0x56024>
   670d8:	ldr	lr, [pc, #3996]	; 6807c <fputs@plt+0x56fb4>
   670dc:	add	lr, lr, r0
   670e0:	ldrb	lr, [lr, #-772]	; 0xfffffcfc
   670e4:	cmp	lr, r1
   670e8:	beq	67180 <fputs@plt+0x560b8>
   670ec:	cmp	r1, #0
   670f0:	beq	670c4 <fputs@plt+0x55ffc>
   670f4:	cmp	r1, #69	; 0x45
   670f8:	bhi	67110 <fputs@plt+0x56048>
   670fc:	ldr	r0, [pc, #3960]	; 6807c <fputs@plt+0x56fb4>
   67100:	add	r1, r0, r1
   67104:	ldrb	r1, [r1, #727]	; 0x2d7
   67108:	cmp	r1, #0
   6710c:	bne	670bc <fputs@plt+0x55ff4>
   67110:	ldr	r1, [pc, #3932]	; 68074 <fputs@plt+0x56fac>
   67114:	add	r2, r2, #70	; 0x46
   67118:	cmp	r2, r1
   6711c:	bhi	670c4 <fputs@plt+0x55ffc>
   67120:	ldr	r1, [pc, #3924]	; 6807c <fputs@plt+0x56fb4>
   67124:	add	r1, r1, r2
   67128:	ldrb	r1, [r1, #-772]	; 0xfffffcfc
   6712c:	cmp	r1, #70	; 0x46
   67130:	bne	670c4 <fputs@plt+0x55ffc>
   67134:	ldr	r3, [pc, #3884]	; 68068 <fputs@plt+0x56fa0>
   67138:	lsl	r2, r2, #1
   6713c:	ldrh	r3, [r3, r2]
   67140:	ldr	r2, [pc, #3876]	; 6806c <fputs@plt+0x56fa4>
   67144:	cmp	r3, r2
   67148:	bhi	671b4 <fputs@plt+0x560ec>
   6714c:	cmp	r3, #440	; 0x1b8
   67150:	addcs	r3, r3, #324	; 0x144
   67154:	add	r7, r7, #1
   67158:	addcs	r3, r3, #2
   6715c:	cmp	r7, #99	; 0x63
   67160:	ldr	r0, [sp, #80]	; 0x50
   67164:	ldr	r1, [sp, #84]	; 0x54
   67168:	str	r7, [r6]
   6716c:	ble	67190 <fputs@plt+0x560c8>
   67170:	mov	r0, r6
   67174:	bl	30e7c <fputs@plt+0x1fdb4>
   67178:	add	sp, sp, #132	; 0x84
   6717c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   67180:	ldr	r3, [pc, #3808]	; 68068 <fputs@plt+0x56fa0>
   67184:	lsl	r0, r0, #1
   67188:	ldrh	r3, [r3, r0]
   6718c:	b	67140 <fputs@plt+0x56078>
   67190:	lsl	r7, r7, #4
   67194:	add	r2, r6, r7
   67198:	add	r7, r7, #12
   6719c:	strh	r3, [r2, #8]
   671a0:	add	r3, r6, r7
   671a4:	strb	r4, [r2, #10]
   671a8:	str	r0, [r6, r7]
   671ac:	str	r1, [r3, #4]
   671b0:	b	67178 <fputs@plt+0x560b0>
   671b4:	ldr	r2, [pc, #3780]	; 68080 <fputs@plt+0x56fb8>
   671b8:	cmp	r3, r2
   671bc:	bhi	6b9b8 <fputs@plt+0x5a8f0>
   671c0:	sub	r3, r3, #972	; 0x3cc
   671c4:	sub	r3, r3, #3
   671c8:	str	r3, [sp, #40]	; 0x28
   671cc:	ldr	r2, [sp, #40]	; 0x28
   671d0:	ldr	r3, [pc, #3748]	; 6807c <fputs@plt+0x56fb4>
   671d4:	cmp	r7, #98	; 0x62
   671d8:	add	r3, r3, r2, lsl #1
   671dc:	add	r4, sl, #8
   671e0:	ldrb	r3, [r3, #3797]	; 0xed5
   671e4:	clz	r3, r3
   671e8:	lsr	r3, r3, #5
   671ec:	movle	r3, #0
   671f0:	cmp	r3, #0
   671f4:	ldr	r5, [r6, #4]
   671f8:	add	r4, r6, r4
   671fc:	beq	67224 <fputs@plt+0x5615c>
   67200:	mov	r0, r6
   67204:	bl	30e7c <fputs@plt+0x1fdb4>
   67208:	ldr	r3, [sp, #60]	; 0x3c
   6720c:	cmp	r3, #251	; 0xfb
   67210:	beq	67178 <fputs@plt+0x560b0>
   67214:	ldr	r3, [r6]
   67218:	cmp	r3, #0
   6721c:	bge	67088 <fputs@plt+0x55fc0>
   67220:	b	67178 <fputs@plt+0x560b0>
   67224:	ldr	r3, [pc, #3672]	; 68084 <fputs@plt+0x56fbc>
   67228:	ldr	r2, [sp, #40]	; 0x28
   6722c:	cmp	r2, r3
   67230:	ldrls	pc, [pc, r2, lsl #2]
   67234:	b	67678 <fputs@plt+0x565b0>
   67238:	andeq	r7, r6, r0, ror r6
   6723c:	strdeq	r7, [r6], -r0
   67240:	strdeq	r7, [r6], -ip
   67244:	andeq	r7, r6, ip, asr sl
   67248:	strdeq	r7, [r6], -r0
   6724c:	strdeq	r7, [r6], -ip
   67250:	strdeq	r7, [r6], -ip
   67254:	strdeq	r7, [r6], -ip
   67258:	andeq	r7, r6, ip, lsl #22
   6725c:	andeq	r7, r6, ip, lsl #22
   67260:	andeq	r7, r6, ip, asr #22
   67264:	muleq	r6, r0, fp
   67268:	andeq	r7, r6, r8, lsr #23
   6726c:	andeq	r7, r6, r0, asr #23
   67270:	ldrdeq	r7, [r6], -r8
   67274:	andeq	r7, r6, r8, lsl #24
   67278:	andeq	r7, r6, r8, lsr #24
   6727c:	andeq	r7, r6, r4, lsr ip
   67280:	andeq	r7, r6, r0, asr #24
   67284:	andeq	r7, r6, r8, lsr #24
   67288:	andeq	r7, r6, r0, asr ip
   6728c:	andeq	r7, r6, r4, ror ip
   67290:	andeq	r7, r6, r8, lsr #24
   67294:	andeq	r7, r6, r4, lsr #25
   67298:	strdeq	r7, [r6], -r4
   6729c:			; <UNDEFINED> instruction: 0x00067eb4
   672a0:	andeq	r7, r6, r4, asr #29
   672a4:	andeq	r7, r6, r4, ror #29
   672a8:	andeq	r7, r6, r4, lsl #30
   672ac:	andeq	r7, r6, r4, lsr #30
   672b0:	andeq	r7, r6, ip, lsr pc
   672b4:	andeq	r7, r6, r0, asr pc
   672b8:	andeq	r7, r6, ip, lsr pc
   672bc:	andeq	r7, r6, r0, ror #30
   672c0:	andeq	r7, r6, r4, lsr #31
   672c4:	ldrdeq	r7, [r6], -r0
   672c8:	strdeq	r7, [r6], -ip
   672cc:	andeq	r8, r6, r0, lsr #32
   672d0:	andeq	r8, r6, r8, asr r0
   672d4:	andeq	r8, r6, r0, asr #1
   672d8:	andeq	r8, r6, r4, ror #1
   672dc:	andeq	r8, r6, r8, lsl #2
   672e0:	andeq	r7, r6, r8, lsr #24
   672e4:	andeq	r7, r6, r0, asr #24
   672e8:	andeq	r8, r6, ip, lsr #3
   672ec:			; <UNDEFINED> instruction: 0x000681b8
   672f0:	ldrdeq	r8, [r6], -r8	; <UNPREDICTABLE>
   672f4:	andeq	r8, r6, r8, ror #3
   672f8:	strdeq	r8, [r6], -r8	; <UNPREDICTABLE>
   672fc:	andeq	r8, r6, r0, lsl r2
   67300:	andeq	r8, r6, ip, lsr #4
   67304:	andeq	r8, r6, r8, lsr r2
   67308:	andeq	r8, r6, r4, asr #4
   6730c:	andeq	r8, r6, r4, asr r2
   67310:	andeq	r8, r6, r4, ror #4
   67314:	andeq	r8, r6, r0, ror r2
   67318:	andeq	r8, r6, ip, ror r2
   6731c:	andeq	r7, r6, r8, lsr #24
   67320:	andeq	r8, r6, ip, lsl #5
   67324:	muleq	r6, r8, r2
   67328:			; <UNDEFINED> instruction: 0x00067eb4
   6732c:	andeq	r8, r6, r4, lsr #5
   67330:	andeq	r7, r6, r4, lsr #30
   67334:			; <UNDEFINED> instruction: 0x000682b0
   67338:	ldrdeq	r8, [r6], -r4
   6733c:	andeq	r8, r6, r0, lsl r3
   67340:	andeq	r8, r6, r0, lsr #6
   67344:	andeq	r7, r6, r8, lsr #24
   67348:	andeq	r8, r6, r0, ror #6
   6734c:	andeq	r8, r6, ip, ror #6
   67350:	andeq	r8, r6, r0, ror #6
   67354:	andeq	r8, r6, ip, ror r2
   67358:	andeq	r8, r6, ip, ror r3
   6735c:	andeq	r8, r6, ip, lsl #7
   67360:	muleq	r6, ip, r3
   67364:	andeq	r8, r6, ip, lsl #5
   67368:	andeq	r7, r6, r8, lsr #24
   6736c:			; <UNDEFINED> instruction: 0x000683b8
   67370:	andeq	r8, r6, r8, ror r5
   67374:	muleq	r6, r4, r5
   67378:	ldrdeq	r8, [r6], -r8	; <UNPREDICTABLE>
   6737c:	andeq	r8, r6, r4, lsl r6
   67380:	strdeq	r8, [r6], -r4
   67384:	andeq	r8, r6, r4, lsl #14
   67388:	strdeq	r8, [r6], -r4
   6738c:	andeq	r8, r6, r0, lsl r7
   67390:	andeq	r8, r6, r0, ror #14
   67394:	muleq	r6, r8, r7
   67398:	strdeq	r8, [r6], -r8	; <UNPREDICTABLE>
   6739c:	andeq	r8, r6, r8, lsl #16
   673a0:	andeq	r7, r6, r8, lsr #24
   673a4:	andeq	r8, r6, r8, lsl r8
   673a8:	andeq	r8, r6, r4, lsr #16
   673ac:			; <UNDEFINED> instruction: 0x000688b0
   673b0:	ldrdeq	r8, [r6], -r8	; <UNPREDICTABLE>
   673b4:	andeq	r8, r6, ip, asr #18
   673b8:			; <UNDEFINED> instruction: 0x00067eb4
   673bc:	andeq	r8, r6, r4, ror #18
   673c0:	andeq	r8, r6, ip, ror r9
   673c4:	andeq	r8, r6, r4, asr #19
   673c8:	strdeq	r8, [r6], -r8	; <UNPREDICTABLE>
   673cc:	andeq	r8, r6, r4, lsl #20
   673d0:	andeq	r8, r6, r4, asr sl
   673d4:	ldrdeq	r8, [r6], -r0
   673d8:	andeq	r8, r6, r0, lsl fp
   673dc:	andeq	r8, r6, r4, ror ip
   673e0:	andeq	r8, r6, ip, asr #18
   673e4:	andeq	r8, r6, r4, lsl #25
   673e8:	andeq	r8, r6, r4, lsr #25
   673ec:			; <UNDEFINED> instruction: 0x00068cb4
   673f0:	ldrdeq	r8, [r6], -r0
   673f4:	andeq	r8, r6, ip, ror #25
   673f8:	andeq	r8, r6, r8, lsl #26
   673fc:	andeq	r8, r6, r8, lsl sp
   67400:	andeq	r8, r6, r4, ror ip
   67404:	andeq	r8, r6, r4, lsr #26
   67408:	andeq	r8, r6, ip, lsr sp
   6740c:	andeq	r8, r6, r0, asr sp
   67410:	andeq	r8, r6, ip, asr sp
   67414:	andeq	r8, r6, r8, lsl r8
   67418:	andeq	r8, r6, r8, ror #26
   6741c:	andeq	r8, r6, r8, ror sp
   67420:	muleq	r6, ip, sp
   67424:	andeq	r8, r6, r0, asr #27
   67428:	ldrdeq	r8, [r6], -r0
   6742c:	andeq	r8, r6, r0, ror #27
   67430:	andeq	r8, r6, r8, lsl r8
   67434:	andeq	r8, r6, r8, ror #26
   67438:	andeq	r8, r6, r8, lsl sp
   6743c:	andeq	r8, r6, r8, lsl #26
   67440:	andeq	r8, r6, ip, ror #27
   67444:	strdeq	r8, [r6], -ip
   67448:	andeq	r8, r6, r4, lsl lr
   6744c:	andeq	r8, r6, ip, lsr #28
   67450:	andeq	r8, r6, r4, asr #28
   67454:	andeq	r8, r6, r8, lsl sp
   67458:	andeq	r8, r6, r8, lsl #26
   6745c:	andeq	r8, r6, r4, lsl #29
   67460:	andeq	r8, r6, r0, lsl #30
   67464:	andeq	r8, r6, r0, lsr pc
   67468:	andeq	r8, r6, r4, ror #30
   6746c:	andeq	r8, r6, r0, lsr #31
   67470:	andeq	r8, r6, ip, ror r2
   67474:	andeq	r8, r6, ip, lsl #7
   67478:	andeq	r8, r6, ip, asr sp
   6747c:	ldrdeq	r8, [r6], -r8	; <UNPREDICTABLE>
   67480:	andeq	r8, r6, r4, ror #31
   67484:	andeq	r9, r6, r0
   67488:	andeq	r9, r6, r0, lsr #32
   6748c:	andeq	r9, r6, r8, asr #32
   67490:	andeq	r9, r6, r0, ror r0
   67494:	andeq	r9, r6, r0, ror r0
   67498:	muleq	r6, r4, r0
   6749c:	andeq	r9, r6, r4, lsl r1
   674a0:	andeq	r9, r6, r8, asr #32
   674a4:	andeq	r9, r6, r8, asr #32
   674a8:	andeq	r9, r6, ip, asr #3
   674ac:	andeq	r9, r6, ip, lsr #9
   674b0:	andeq	r9, r6, ip, lsl #10
   674b4:	andeq	r9, r6, ip, asr #10
   674b8:	ldrdeq	r9, [r6], -ip
   674bc:	andeq	r9, r6, r0, lsl r6
   674c0:	andeq	r9, r6, r8, asr #12
   674c4:	andeq	r9, r6, r8, asr #12
   674c8:	andeq	r9, r6, r8, asr #12
   674cc:	andeq	r9, r6, r8, asr #12
   674d0:	andeq	r9, r6, r8, asr #12
   674d4:	andeq	r9, r6, r8, asr #12
   674d8:	andeq	r9, r6, r8, asr #12
   674dc:	andeq	r9, r6, r8, asr #12
   674e0:	andeq	r9, r6, ip, ror r6
   674e4:	muleq	r6, r0, r6
   674e8:			; <UNDEFINED> instruction: 0x000696b0
   674ec:	andeq	r9, r6, ip, lsl r7
   674f0:	muleq	r6, r8, r7
   674f4:	andeq	r9, r6, ip, asr #15
   674f8:	andeq	r9, r6, r0, lsl #16
   674fc:	andeq	r9, r6, ip, ror #16
   67500:	ldrdeq	r9, [r6], -r8
   67504:	ldrdeq	r9, [r6], -r8
   67508:	andeq	r9, r6, r0, lsl r9
   6750c:	andeq	r9, r6, r8, asr #18
   67510:	andeq	r9, r6, r0, lsl #19
   67514:	andeq	r8, r6, ip, lsl #5
   67518:	muleq	r6, r0, r9
   6751c:	andeq	r9, r6, r0, lsl #19
   67520:	andeq	r8, r6, ip, lsl #5
   67524:	andeq	r9, r6, ip, lsl #20
   67528:	andeq	r9, r6, ip, lsl fp
   6752c:	muleq	r6, r4, fp
   67530:	andeq	r9, r6, r4, lsl ip
   67534:	strdeq	r9, [r6], -r0
   67538:	andeq	r9, r6, r8, ror #26
   6753c:	strdeq	r9, [r6], -r8
   67540:	andeq	r9, r6, r8, lsr #28
   67544:	andeq	r8, r6, r8, lsl #26
   67548:	andeq	r8, r6, r8, lsl sp
   6754c:	andeq	r7, r6, r8, ror r6
   67550:	andeq	r8, r6, r8, lsl sp
   67554:	andeq	r8, r6, r8, lsl r8
   67558:	andeq	r9, r6, r8, asr lr
   6755c:	andeq	r9, r6, r4, ror lr
   67560:	muleq	r6, r0, lr
   67564:	strdeq	r9, [r6], -r0
   67568:	andeq	r9, r6, r0, lsl #30
   6756c:	andeq	r8, r6, r8, lsl r8
   67570:	andeq	r9, r6, ip, lsl #30
   67574:	andeq	r9, r6, r8, lsl pc
   67578:	andeq	r9, r6, r0, asr #30
   6757c:	andeq	r7, r6, r8, lsr #24
   67580:	andeq	r8, r6, ip, lsl #5
   67584:	andeq	r9, r6, r8, ror #30
   67588:	andeq	sl, r6, r0, lsr r1
   6758c:	andeq	sl, r6, r0, lsr r1
   67590:	andeq	sl, r6, r0, ror #2
   67594:	andeq	sl, r6, r0, lsl #3
   67598:	andeq	sl, r6, r4, lsr #3
   6759c:	andeq	sl, r6, r4, asr #3
   675a0:	andeq	sl, r6, r4, ror r2
   675a4:	andeq	r8, r6, ip, asr #18
   675a8:	andeq	r8, r6, ip, asr #18
   675ac:	muleq	r6, r4, r2
   675b0:	andeq	sl, r6, ip, lsl r5
   675b4:	muleq	r6, r0, r9
   675b8:	andeq	sl, r6, r0, lsr #19
   675bc:			; <UNDEFINED> instruction: 0x0006a9b0
   675c0:			; <UNDEFINED> instruction: 0x0006a9bc
   675c4:	andeq	sl, r6, r8, asr #19
   675c8:	andeq	sl, r6, r8, asr #19
   675cc:	andeq	sl, r6, r0, ror #19
   675d0:	strdeq	sl, [r6], -r8
   675d4:	andeq	sl, r6, r4, lsl #20
   675d8:	andeq	sl, r6, r4, lsl sl
   675dc:	andeq	sl, r6, ip, lsr #20
   675e0:	andeq	sl, r6, r8, lsr sl
   675e4:	andeq	sl, r6, ip, asr sl
   675e8:	andeq	sl, r6, ip, ror #20
   675ec:	andeq	sl, r6, ip, ror sl
   675f0:	strdeq	sl, [r6], -r4
   675f4:	andeq	sl, r6, r0, ror #22
   675f8:			; <UNDEFINED> instruction: 0x0006abb4
   675fc:	andeq	sl, r6, r8, lsl #24
   67600:	andeq	sl, r6, r0, asr ip
   67604:	muleq	r6, ip, ip
   67608:	strdeq	r9, [r6], -r0
   6760c:	andeq	sl, r6, ip, lsr #25
   67610:			; <UNDEFINED> instruction: 0x0006acbc
   67614:			; <UNDEFINED> instruction: 0x0006adb0
   67618:	andeq	sl, r6, r0, ror #27
   6761c:	strdeq	sl, [r6], -r8
   67620:	andeq	sl, r6, r4, lsl #20
   67624:	andeq	sl, r6, ip, lsl #28
   67628:	andeq	sl, r6, r8, lsr #28
   6762c:	andeq	sl, r6, r4, ror pc
   67630:	andeq	sl, r6, r8, lsl #31
   67634:	andeq	sl, r6, r0, lsr #31
   67638:	andeq	fp, r6, ip, asr r3
   6763c:	strdeq	fp, [r6], -r0
   67640:			; <UNDEFINED> instruction: 0x0006b7b4
   67644:	andeq	fp, r6, r4, asr #15
   67648:	ldrdeq	fp, [r6], -r8
   6764c:	ldrdeq	fp, [r6], -r8
   67650:	strdeq	fp, [r6], -r0
   67654:	strdeq	fp, [r6], -r0
   67658:	strdeq	fp, [r6], -r0
   6765c:	andeq	fp, r6, ip, lsl r9
   67660:	andeq	fp, r6, r8, lsr #18
   67664:	andeq	fp, r6, r8, lsr r9
   67668:	andeq	fp, r6, r8, asr #18
   6766c:	andeq	fp, r6, ip, ror #18
   67670:	mov	r3, #1
   67674:	strb	r3, [r5, #453]	; 0x1c5
   67678:	ldr	r2, [sp, #40]	; 0x28
   6767c:	ldr	r3, [pc, #2552]	; 6807c <fputs@plt+0x56fb4>
   67680:	add	r3, r3, r2, lsl #1
   67684:	ldr	r2, [pc, #2556]	; 68088 <fputs@plt+0x56fc0>
   67688:	ldrb	ip, [r3, #3797]	; 0xed5
   6768c:	ldrb	r1, [r3, #3796]	; 0xed4
   67690:	mvn	r3, #15
   67694:	mul	r0, r3, ip
   67698:	ldrh	r3, [r4, r0]
   6769c:	lsl	r3, r3, #1
   676a0:	ldrsh	r2, [r2, r3]
   676a4:	ldr	r3, [sp, #76]	; 0x4c
   676a8:	add	r2, r1, r2
   676ac:	lsl	r2, r2, #1
   676b0:	ldrh	r2, [r3, r2]
   676b4:	ldr	r3, [pc, #2480]	; 6806c <fputs@plt+0x56fa4>
   676b8:	cmp	r2, r3
   676bc:	ldr	r3, [r6]
   676c0:	bgt	6b990 <fputs@plt+0x5a8c8>
   676c4:	sub	ip, ip, #1
   676c8:	sub	r3, r3, ip
   676cc:	str	r3, [r6]
   676d0:	cmp	r2, #440	; 0x1b8
   676d4:	add	r3, r0, #16
   676d8:	addge	r2, r2, #324	; 0x144
   676dc:	add	r0, r4, r3
   676e0:	addge	r2, r2, #2
   676e4:	strh	r2, [r4, r3]
   676e8:	strb	r1, [r0, #2]
   676ec:	b	67208 <fputs@plt+0x56140>
   676f0:	mov	r3, #2
   676f4:	strb	r3, [r5, #453]	; 0x1c5
   676f8:	b	67678 <fputs@plt+0x565b0>
   676fc:	ldrb	r3, [r5, #18]
   67700:	cmp	r3, #0
   67704:	bne	67678 <fputs@plt+0x565b0>
   67708:	ldr	fp, [r5]
   6770c:	ldrb	r3, [fp, #69]	; 0x45
   67710:	cmp	r3, #0
   67714:	bne	67724 <fputs@plt+0x5665c>
   67718:	ldr	r3, [r5, #68]	; 0x44
   6771c:	cmp	r3, #0
   67720:	beq	67738 <fputs@plt+0x56670>
   67724:	ldr	r3, [r5, #12]
   67728:	cmp	r3, #0
   6772c:	moveq	r3, #1
   67730:	streq	r3, [r5, #12]
   67734:	b	67678 <fputs@plt+0x565b0>
   67738:	mov	r0, r5
   6773c:	bl	283d4 <fputs@plt+0x1730c>
   67740:	subs	r7, r0, #0
   67744:	beq	678a8 <fputs@plt+0x567e0>
   67748:	mov	r8, #61	; 0x3d
   6774c:	mov	r1, r8
   67750:	mov	r0, r7
   67754:	bl	24900 <fputs@plt+0x13838>
   67758:	subs	r3, r0, #0
   6775c:	str	r3, [sp, #32]
   67760:	bne	6774c <fputs@plt+0x56684>
   67764:	mov	r1, #21
   67768:	mov	r0, r7
   6776c:	bl	283b8 <fputs@plt+0x172f0>
   67770:	ldrb	r3, [fp, #69]	; 0x45
   67774:	cmp	r3, #0
   67778:	bne	6789c <fputs@plt+0x567d4>
   6777c:	ldr	r3, [r5, #340]	; 0x154
   67780:	cmp	r3, #0
   67784:	bne	67794 <fputs@plt+0x566cc>
   67788:	ldr	r3, [r5, #324]	; 0x144
   6778c:	cmp	r3, #0
   67790:	beq	6789c <fputs@plt+0x567d4>
   67794:	mov	r1, #0
   67798:	mov	r0, r7
   6779c:	bl	1d4a4 <fputs@plt+0xc3dc>
   677a0:	ldr	r8, [sp, #32]
   677a4:	add	r9, r5, #344	; 0x158
   677a8:	mov	sl, #1
   677ac:	ldr	r3, [fp, #20]
   677b0:	cmp	r8, r3
   677b4:	blt	678b4 <fputs@plt+0x567ec>
   677b8:	ldr	r8, [sp, #32]
   677bc:	mvn	r9, #9
   677c0:	mov	sl, #0
   677c4:	ldr	r3, [r5, #456]	; 0x1c8
   677c8:	cmp	r8, r3
   677cc:	blt	67938 <fputs@plt+0x56870>
   677d0:	mov	r3, #0
   677d4:	str	r3, [r5, #456]	; 0x1c8
   677d8:	mov	r0, r5
   677dc:	bl	283d4 <fputs@plt+0x1730c>
   677e0:	ldr	r8, [sp, #32]
   677e4:	mvn	sl, #1
   677e8:	mov	r9, r0
   677ec:	ldr	r3, [r5, #404]	; 0x194
   677f0:	cmp	r8, r3
   677f4:	blt	67970 <fputs@plt+0x568a8>
   677f8:	ldr	sl, [r5, #8]
   677fc:	ldr	r9, [r5, #412]	; 0x19c
   67800:	ldr	r3, [r5]
   67804:	str	r3, [sp, #36]	; 0x24
   67808:	cmp	r9, #0
   6780c:	beq	67878 <fputs@plt+0x567b0>
   67810:	ldr	r3, [sp, #36]	; 0x24
   67814:	ldr	r2, [r9, #8]
   67818:	mov	r1, #54	; 0x36
   6781c:	ldr	r3, [r3, #16]
   67820:	ldr	r8, [r9, #12]
   67824:	add	r3, r3, r2, lsl #4
   67828:	mov	r0, r5
   6782c:	ldr	r3, [r3, #12]
   67830:	str	r1, [sp]
   67834:	mov	r1, #0
   67838:	ldr	r3, [r3, #72]	; 0x48
   6783c:	bl	32e9c <fputs@plt+0x21dd4>
   67840:	ldr	r2, [r9, #4]
   67844:	sub	r3, r8, #1
   67848:	mov	r1, r3
   6784c:	ldr	r2, [r2]
   67850:	mov	r0, sl
   67854:	str	r3, [sp, #44]	; 0x2c
   67858:	bl	2849c <fputs@plt+0x173d4>
   6785c:	ldr	r2, [pc, #2088]	; 6808c <fputs@plt+0x56fc4>
   67860:	mov	r1, #10
   67864:	mov	r0, sl
   67868:	bl	29214 <fputs@plt+0x1814c>
   6786c:	ldr	r3, [sp, #44]	; 0x2c
   67870:	cmp	r0, #0
   67874:	bne	679a8 <fputs@plt+0x568e0>
   67878:	ldr	r8, [r5, #324]	; 0x144
   6787c:	cmp	r8, #0
   67880:	movne	r3, #0
   67884:	strbne	r3, [r5, #23]
   67888:	movne	r9, #20
   6788c:	bne	67a08 <fputs@plt+0x56940>
   67890:	mov	r1, #1
   67894:	mov	r0, r7
   67898:	bl	289a4 <fputs@plt+0x178dc>
   6789c:	ldr	r3, [r5, #68]	; 0x44
   678a0:	cmp	r3, #0
   678a4:	beq	67a1c <fputs@plt+0x56954>
   678a8:	mov	r3, #1
   678ac:	str	r3, [r5, #12]
   678b0:	b	67678 <fputs@plt+0x565b0>
   678b4:	lsl	r3, sl, r8
   678b8:	ldr	r2, [r5, #340]	; 0x154
   678bc:	tst	r3, r2
   678c0:	beq	6792c <fputs@plt+0x56864>
   678c4:	mov	r1, r8
   678c8:	mov	r0, r7
   678cc:	str	r3, [sp, #36]	; 0x24
   678d0:	bl	162dc <fputs@plt+0x5214>
   678d4:	ldr	r2, [r5, #336]	; 0x150
   678d8:	ldr	r3, [sp, #36]	; 0x24
   678dc:	mov	r1, #2
   678e0:	tst	r3, r2
   678e4:	ldr	r3, [fp, #16]
   678e8:	mov	r2, r8
   678ec:	add	r3, r3, r8, lsl #4
   678f0:	mov	r0, r7
   678f4:	ldr	r3, [r3, #12]
   678f8:	ldr	r3, [r3, #4]
   678fc:	str	r3, [sp, #4]
   67900:	ldr	r3, [r9]
   67904:	str	r3, [sp]
   67908:	movne	r3, #1
   6790c:	moveq	r3, #0
   67910:	bl	2842c <fputs@plt+0x17364>
   67914:	ldrb	r3, [fp, #149]	; 0x95
   67918:	cmp	r3, #0
   6791c:	bne	6792c <fputs@plt+0x56864>
   67920:	mov	r1, sl
   67924:	mov	r0, r7
   67928:	bl	1b1a0 <fputs@plt+0xa0d8>
   6792c:	add	r8, r8, #1
   67930:	add	r9, r9, #4
   67934:	b	677ac <fputs@plt+0x566e4>
   67938:	ldr	r3, [r5, #524]	; 0x20c
   6793c:	mov	r0, fp
   67940:	ldr	r3, [r3, r8, lsl #2]
   67944:	add	r8, r8, #1
   67948:	ldr	r1, [r3, #56]	; 0x38
   6794c:	bl	1bfe0 <fputs@plt+0xaf18>
   67950:	mov	r3, #0
   67954:	str	sl, [sp]
   67958:	mov	r2, r3
   6795c:	mov	r1, #149	; 0x95
   67960:	stmib	sp, {r0, r9}
   67964:	mov	r0, r7
   67968:	bl	28464 <fputs@plt+0x1739c>
   6796c:	b	677c4 <fputs@plt+0x566fc>
   67970:	ldr	r2, [r5, #408]	; 0x198
   67974:	str	sl, [sp, #8]
   67978:	add	r3, r2, r8, lsl #4
   6797c:	mov	r0, r9
   67980:	ldr	r1, [r3, #12]
   67984:	str	r1, [sp, #4]
   67988:	ldrb	r1, [r3, #8]
   6798c:	str	r1, [sp]
   67990:	mov	r1, #148	; 0x94
   67994:	ldr	r2, [r2, r8, lsl #4]
   67998:	ldr	r3, [r3, #4]
   6799c:	bl	28464 <fputs@plt+0x1739c>
   679a0:	add	r8, r8, #1
   679a4:	b	677ec <fputs@plt+0x56724>
   679a8:	add	r2, r8, #1
   679ac:	str	r3, [r0, #64]	; 0x40
   679b0:	mov	r3, #16
   679b4:	strb	r3, [r0, #63]	; 0x3f
   679b8:	str	r8, [r0, #8]
   679bc:	str	r2, [r0, #12]
   679c0:	str	r8, [r0, #52]	; 0x34
   679c4:	str	r8, [r0, #72]	; 0x48
   679c8:	str	r2, [r0, #88]	; 0x58
   679cc:	str	r8, [r0, #112]	; 0x70
   679d0:	str	r8, [r0, #168]	; 0xa8
   679d4:	ldr	r9, [r9]
   679d8:	b	67808 <fputs@plt+0x56740>
   679dc:	ldr	r3, [sp, #32]
   679e0:	ldr	r1, [r8, #4]
   679e4:	mov	r0, r5
   679e8:	mul	r3, r9, r3
   679ec:	add	r2, r1, r3
   679f0:	ldr	r1, [r1, r3]
   679f4:	ldr	r2, [r2, #16]
   679f8:	bl	510e0 <fputs@plt+0x40018>
   679fc:	ldr	r3, [sp, #32]
   67a00:	add	r3, r3, #1
   67a04:	str	r3, [sp, #32]
   67a08:	ldr	r3, [r8]
   67a0c:	ldr	r2, [sp, #32]
   67a10:	cmp	r2, r3
   67a14:	blt	679dc <fputs@plt+0x56914>
   67a18:	b	67890 <fputs@plt+0x567c8>
   67a1c:	ldrb	r3, [fp, #69]	; 0x45
   67a20:	cmp	r3, #0
   67a24:	bne	678a8 <fputs@plt+0x567e0>
   67a28:	ldr	r3, [r5, #412]	; 0x19c
   67a2c:	cmp	r3, #0
   67a30:	beq	67a44 <fputs@plt+0x5697c>
   67a34:	ldr	r3, [r5, #72]	; 0x48
   67a38:	cmp	r3, #0
   67a3c:	moveq	r3, #1
   67a40:	streq	r3, [r5, #72]	; 0x48
   67a44:	mov	r1, r5
   67a48:	mov	r0, r7
   67a4c:	bl	1fd58 <fputs@plt+0xec90>
   67a50:	mov	r3, #101	; 0x65
   67a54:	str	r3, [r5, #12]
   67a58:	b	67678 <fputs@plt+0x565b0>
   67a5c:	mov	r3, #0
   67a60:	ldr	r8, [r4, #-12]
   67a64:	ldr	r9, [r5]
   67a68:	ldr	r2, [pc, #1568]	; 68090 <fputs@plt+0x56fc8>
   67a6c:	str	r3, [sp]
   67a70:	mov	r1, #22
   67a74:	mov	r0, r5
   67a78:	bl	30ec0 <fputs@plt+0x1fdf8>
   67a7c:	subs	r7, r0, #0
   67a80:	bne	67678 <fputs@plt+0x565b0>
   67a84:	mov	r0, r5
   67a88:	bl	283d4 <fputs@plt+0x1730c>
   67a8c:	subs	r5, r0, #0
   67a90:	beq	67678 <fputs@plt+0x565b0>
   67a94:	cmp	r8, #7
   67a98:	beq	67ab8 <fputs@plt+0x569f0>
   67a9c:	cmp	r8, #9
   67aa0:	moveq	r8, #2
   67aa4:	movne	r8, #1
   67aa8:	mov	sl, #2
   67aac:	ldr	r3, [r9, #20]
   67ab0:	cmp	r7, r3
   67ab4:	blt	67ac8 <fputs@plt+0x56a00>
   67ab8:	mov	r1, #1
   67abc:	mov	r0, r5
   67ac0:	bl	283b8 <fputs@plt+0x172f0>
   67ac4:	b	67678 <fputs@plt+0x565b0>
   67ac8:	mov	r2, r7
   67acc:	mov	r3, r8
   67ad0:	mov	r1, sl
   67ad4:	mov	r0, r5
   67ad8:	bl	2883c <fputs@plt+0x17774>
   67adc:	mov	r1, r7
   67ae0:	mov	r0, r5
   67ae4:	bl	162dc <fputs@plt+0x5214>
   67ae8:	add	r7, r7, #1
   67aec:	b	67aac <fputs@plt+0x569e4>
   67af0:	mov	r3, #7
   67af4:	str	r3, [r4, #20]
   67af8:	b	67678 <fputs@plt+0x565b0>
   67afc:	add	r2, r6, sl
   67b00:	ldrb	r3, [r2, #10]
   67b04:	str	r3, [r2, #12]
   67b08:	b	67678 <fputs@plt+0x565b0>
   67b0c:	mov	r3, #0
   67b10:	str	r3, [sp]
   67b14:	ldr	r2, [pc, #1400]	; 68094 <fputs@plt+0x56fcc>
   67b18:	mov	r1, #22
   67b1c:	mov	r0, r5
   67b20:	bl	30ec0 <fputs@plt+0x1fdf8>
   67b24:	cmp	r0, #0
   67b28:	bne	67678 <fputs@plt+0x565b0>
   67b2c:	mov	r0, r5
   67b30:	bl	283d4 <fputs@plt+0x1730c>
   67b34:	cmp	r0, #0
   67b38:	beq	67678 <fputs@plt+0x565b0>
   67b3c:	mov	r2, #1
   67b40:	mov	r1, r2
   67b44:	bl	287d8 <fputs@plt+0x17710>
   67b48:	b	67678 <fputs@plt+0x565b0>
   67b4c:	mov	r3, #0
   67b50:	str	r3, [sp]
   67b54:	ldr	r2, [pc, #1340]	; 68098 <fputs@plt+0x56fd0>
   67b58:	mov	r1, #22
   67b5c:	mov	r0, r5
   67b60:	bl	30ec0 <fputs@plt+0x1fdf8>
   67b64:	cmp	r0, #0
   67b68:	bne	67678 <fputs@plt+0x565b0>
   67b6c:	mov	r0, r5
   67b70:	bl	283d4 <fputs@plt+0x1730c>
   67b74:	cmp	r0, #0
   67b78:	beq	67678 <fputs@plt+0x565b0>
   67b7c:	mov	r3, #1
   67b80:	mov	r2, r3
   67b84:	mov	r1, r3
   67b88:	bl	2883c <fputs@plt+0x17774>
   67b8c:	b	67678 <fputs@plt+0x565b0>
   67b90:	add	r2, sl, #12
   67b94:	add	r2, r6, r2
   67b98:	mov	r1, #0
   67b9c:	mov	r0, r5
   67ba0:	bl	30f60 <fputs@plt+0x1fe98>
   67ba4:	b	67678 <fputs@plt+0x565b0>
   67ba8:	add	r2, sl, #12
   67bac:	add	r2, r6, r2
   67bb0:	mov	r1, #1
   67bb4:	mov	r0, r5
   67bb8:	bl	30f60 <fputs@plt+0x1fe98>
   67bbc:	b	67678 <fputs@plt+0x565b0>
   67bc0:	add	r2, sl, #12
   67bc4:	add	r2, r6, r2
   67bc8:	mov	r1, #2
   67bcc:	mov	r0, r5
   67bd0:	bl	30f60 <fputs@plt+0x1fe98>
   67bd4:	b	67678 <fputs@plt+0x565b0>
   67bd8:	ldr	r3, [r4, #-28]	; 0xffffffe4
   67bdc:	add	r2, sl, #12
   67be0:	str	r3, [sp, #8]
   67be4:	mov	r3, #0
   67be8:	str	r3, [sp, #4]
   67bec:	str	r3, [sp]
   67bf0:	add	r2, r6, r2
   67bf4:	ldr	r3, [r4, #-60]	; 0xffffffc4
   67bf8:	sub	r1, r4, #12
   67bfc:	mov	r0, r5
   67c00:	bl	5e2c0 <fputs@plt+0x4d1f8>
   67c04:	b	67678 <fputs@plt+0x565b0>
   67c08:	ldrb	r3, [r5, #24]
   67c0c:	ldr	r2, [r5]
   67c10:	add	r3, r3, #1
   67c14:	strb	r3, [r5, #24]
   67c18:	ldr	r3, [r2, #256]	; 0x100
   67c1c:	add	r3, r3, #1
   67c20:	str	r3, [r2, #256]	; 0x100
   67c24:	b	67678 <fputs@plt+0x565b0>
   67c28:	mov	r3, #0
   67c2c:	str	r3, [r4, #20]
   67c30:	b	67678 <fputs@plt+0x565b0>
   67c34:	mov	r3, #1
   67c38:	str	r3, [r4, #-28]	; 0xffffffe4
   67c3c:	b	67678 <fputs@plt+0x565b0>
   67c40:	add	r2, r6, sl
   67c44:	mov	r3, #1
   67c48:	str	r3, [r2, #12]
   67c4c:	b	67678 <fputs@plt+0x565b0>
   67c50:	add	r2, r6, sl
   67c54:	sub	r1, r4, #28
   67c58:	ldrb	r3, [r2, #12]
   67c5c:	mov	r2, #0
   67c60:	str	r2, [sp]
   67c64:	mov	r0, r5
   67c68:	sub	r2, r4, #12
   67c6c:	bl	6dc80 <fputs@plt+0x5cbb8>
   67c70:	b	67678 <fputs@plt+0x565b0>
   67c74:	add	sl, r6, sl
   67c78:	mov	r0, r5
   67c7c:	ldr	r3, [sl, #12]
   67c80:	str	r3, [sp]
   67c84:	mov	r3, #0
   67c88:	mov	r1, r3
   67c8c:	mov	r2, r3
   67c90:	bl	6dc80 <fputs@plt+0x5cbb8>
   67c94:	ldr	r1, [sl, #12]
   67c98:	ldr	r0, [r5]
   67c9c:	bl	1e428 <fputs@plt+0xd360>
   67ca0:	b	67678 <fputs@plt+0x565b0>
   67ca4:	add	r3, r6, sl
   67ca8:	ldr	r2, [r3, #16]
   67cac:	cmp	r2, #5
   67cb0:	bne	67cd0 <fputs@plt+0x56c08>
   67cb4:	ldr	r0, [r3, #12]
   67cb8:	ldr	r1, [pc, #988]	; 6809c <fputs@plt+0x56fd4>
   67cbc:	bl	24e58 <fputs@plt+0x13d90>
   67cc0:	cmp	r0, #0
   67cc4:	moveq	r3, #96	; 0x60
   67cc8:	streq	r3, [r4, #-12]
   67ccc:	beq	67678 <fputs@plt+0x565b0>
   67cd0:	add	r2, r6, sl
   67cd4:	mov	r3, #0
   67cd8:	str	r3, [r4, #-12]
   67cdc:	ldr	r1, [pc, #956]	; 680a0 <fputs@plt+0x56fd8>
   67ce0:	ldr	r3, [r2, #12]
   67ce4:	mov	r0, r5
   67ce8:	ldr	r2, [r2, #16]
   67cec:	bl	30e04 <fputs@plt+0x1fd3c>
   67cf0:	b	67678 <fputs@plt+0x565b0>
   67cf4:	ldr	r7, [r5, #488]	; 0x1e8
   67cf8:	ldr	r9, [r5]
   67cfc:	cmp	r7, #0
   67d00:	beq	67678 <fputs@plt+0x565b0>
   67d04:	ldrsh	r2, [r7, #34]	; 0x22
   67d08:	ldr	r3, [r9, #100]	; 0x64
   67d0c:	cmp	r2, r3
   67d10:	blt	67d28 <fputs@plt+0x56c60>
   67d14:	ldr	r2, [r7]
   67d18:	ldr	r1, [pc, #900]	; 680a4 <fputs@plt+0x56fdc>
   67d1c:	mov	r0, r5
   67d20:	bl	30e04 <fputs@plt+0x1fd3c>
   67d24:	b	67678 <fputs@plt+0x565b0>
   67d28:	add	r3, r6, sl
   67d2c:	mov	r0, r9
   67d30:	ldr	r2, [r3, #16]
   67d34:	ldr	r3, [r4, #-8]
   67d38:	add	r2, r2, #2
   67d3c:	add	r2, r2, r3
   67d40:	mov	r3, #0
   67d44:	bl	1f930 <fputs@plt+0xe868>
   67d48:	subs	r8, r0, #0
   67d4c:	beq	67678 <fputs@plt+0x565b0>
   67d50:	ldr	r2, [r4, #-8]
   67d54:	ldr	r1, [r4, #-12]
   67d58:	bl	10f3c <memcpy@plt>
   67d5c:	ldr	r2, [r4, #-8]
   67d60:	mov	r3, #0
   67d64:	mov	r0, r8
   67d68:	strb	r3, [r8, r2]
   67d6c:	str	r3, [sp, #32]
   67d70:	bl	13fe8 <fputs@plt+0x2f20>
   67d74:	ldrsh	fp, [r7, #34]	; 0x22
   67d78:	ldr	r3, [sp, #32]
   67d7c:	cmp	r3, fp
   67d80:	blt	67dc0 <fputs@plt+0x56cf8>
   67d84:	tst	fp, #7
   67d88:	bne	67e08 <fputs@plt+0x56d40>
   67d8c:	add	r2, fp, #8
   67d90:	mov	r3, #0
   67d94:	lsl	r2, r2, #4
   67d98:	ldr	r1, [r7, #4]
   67d9c:	mov	r0, r9
   67da0:	bl	26894 <fputs@plt+0x157cc>
   67da4:	cmp	r0, #0
   67da8:	strne	r0, [r7, #4]
   67dac:	bne	67e08 <fputs@plt+0x56d40>
   67db0:	mov	r1, r8
   67db4:	mov	r0, r9
   67db8:	bl	1d524 <fputs@plt+0xc45c>
   67dbc:	b	67678 <fputs@plt+0x565b0>
   67dc0:	ldr	r2, [r7, #4]
   67dc4:	mov	r0, r8
   67dc8:	str	r3, [sp, #32]
   67dcc:	ldr	r1, [r2, r3, lsl #4]
   67dd0:	bl	24e30 <fputs@plt+0x13d68>
   67dd4:	ldr	r3, [sp, #32]
   67dd8:	cmp	r0, #0
   67ddc:	bne	67e00 <fputs@plt+0x56d38>
   67de0:	mov	r0, r5
   67de4:	mov	r2, r8
   67de8:	ldr	r1, [pc, #696]	; 680a8 <fputs@plt+0x56fe0>
   67dec:	bl	30e04 <fputs@plt+0x1fd3c>
   67df0:	mov	r1, r8
   67df4:	mov	r0, r9
   67df8:	bl	1d524 <fputs@plt+0xc45c>
   67dfc:	b	67678 <fputs@plt+0x565b0>
   67e00:	add	r3, r3, #1
   67e04:	b	67d7c <fputs@plt+0x56cb4>
   67e08:	ldrsh	r3, [r7, #34]	; 0x22
   67e0c:	ldr	fp, [r7, #4]
   67e10:	mov	r2, #16
   67e14:	mov	r1, #0
   67e18:	add	r9, fp, r3, lsl #4
   67e1c:	mov	r0, r9
   67e20:	str	r3, [sp, #32]
   67e24:	bl	10eac <memset@plt>
   67e28:	ldr	r3, [sp, #32]
   67e2c:	add	sl, r6, sl
   67e30:	str	r8, [fp, r3, lsl #4]
   67e34:	ldr	fp, [sl, #16]
   67e38:	cmp	fp, #0
   67e3c:	bne	67e68 <fputs@plt+0x56da0>
   67e40:	mov	r3, #65	; 0x41
   67e44:	strb	r3, [r9, #13]
   67e48:	mov	r3, #1
   67e4c:	strb	r3, [r9, #14]
   67e50:	ldrh	r3, [r7, #34]	; 0x22
   67e54:	add	r3, r3, #1
   67e58:	strh	r3, [r7, #34]	; 0x22
   67e5c:	mov	r3, #0
   67e60:	str	r3, [r5, #332]	; 0x14c
   67e64:	b	67678 <fputs@plt+0x565b0>
   67e68:	mov	r0, r8
   67e6c:	bl	1839c <fputs@plt+0x72d4>
   67e70:	mov	r2, fp
   67e74:	ldr	r1, [sl, #12]
   67e78:	add	r0, r0, #1
   67e7c:	add	r8, r8, r0
   67e80:	mov	r0, r8
   67e84:	bl	10f3c <memcpy@plt>
   67e88:	ldr	r3, [sl, #16]
   67e8c:	mov	r2, #0
   67e90:	add	r1, r9, #14
   67e94:	strb	r2, [r8, r3]
   67e98:	mov	r0, r8
   67e9c:	bl	16ad0 <fputs@plt+0x5a08>
   67ea0:	ldrb	r3, [r9, #15]
   67ea4:	orr	r3, r3, #4
   67ea8:	strb	r3, [r9, #15]
   67eac:	strb	r0, [r9, #13]
   67eb0:	b	67e50 <fputs@plt+0x56d88>
   67eb4:	mov	r3, #0
   67eb8:	str	r3, [r4, #24]
   67ebc:	str	r3, [r4, #20]
   67ec0:	b	67678 <fputs@plt+0x565b0>
   67ec4:	add	r2, r6, sl
   67ec8:	ldr	r3, [r2, #12]
   67ecc:	ldr	r2, [r2, #16]
   67ed0:	add	r3, r3, r2
   67ed4:	ldr	r2, [r4, #-44]	; 0xffffffd4
   67ed8:	sub	r3, r3, r2
   67edc:	str	r3, [r4, #-40]	; 0xffffffd8
   67ee0:	b	67678 <fputs@plt+0x565b0>
   67ee4:	add	r2, r6, sl
   67ee8:	ldr	r3, [r2, #12]
   67eec:	ldr	r2, [r2, #16]
   67ef0:	add	r3, r3, r2
   67ef4:	ldr	r2, [r4, #-76]	; 0xffffffb4
   67ef8:	sub	r3, r3, r2
   67efc:	str	r3, [r4, #-72]	; 0xffffffb8
   67f00:	b	67678 <fputs@plt+0x565b0>
   67f04:	add	r2, r6, sl
   67f08:	ldr	r3, [r4, #-12]
   67f0c:	ldr	ip, [r2, #12]
   67f10:	sub	ip, ip, r3
   67f14:	ldr	r3, [r2, #16]
   67f18:	add	r3, ip, r3
   67f1c:	str	r3, [r4, #-8]
   67f20:	b	67678 <fputs@plt+0x565b0>
   67f24:	add	r2, r6, sl
   67f28:	add	sl, r2, #12
   67f2c:	add	r5, r5, #328	; 0x148
   67f30:	ldm	sl, {r0, r1}
   67f34:	stm	r5, {r0, r1}
   67f38:	b	67678 <fputs@plt+0x565b0>
   67f3c:	add	r1, sl, #12
   67f40:	add	r1, r6, r1
   67f44:	mov	r0, r5
   67f48:	bl	31644 <fputs@plt+0x2057c>
   67f4c:	b	67678 <fputs@plt+0x565b0>
   67f50:	sub	r1, r4, #12
   67f54:	mov	r0, r5
   67f58:	bl	31644 <fputs@plt+0x2057c>
   67f5c:	b	67678 <fputs@plt+0x565b0>
   67f60:	add	r2, r6, sl
   67f64:	mov	r3, #0
   67f68:	str	r3, [sp]
   67f6c:	mov	r1, #155	; 0x9b
   67f70:	ldr	r2, [r2, #12]
   67f74:	mov	r0, r5
   67f78:	bl	314ac <fputs@plt+0x203e4>
   67f7c:	add	r7, r6, r7, lsl #4
   67f80:	ldr	r3, [r4, #-12]
   67f84:	add	r1, sp, #104	; 0x68
   67f88:	str	r3, [sp, #108]	; 0x6c
   67f8c:	ldr	r3, [r7, #20]
   67f90:	str	r3, [sp, #112]	; 0x70
   67f94:	str	r0, [sp, #104]	; 0x68
   67f98:	mov	r0, r5
   67f9c:	bl	31644 <fputs@plt+0x2057c>
   67fa0:	b	67678 <fputs@plt+0x565b0>
   67fa4:	ldr	r3, [r4, #8]
   67fa8:	mov	r1, r5
   67fac:	str	r3, [sp]
   67fb0:	add	r0, sp, #104	; 0x68
   67fb4:	ldr	r3, [r4, #4]
   67fb8:	mov	r2, #97	; 0x61
   67fbc:	bl	315c0 <fputs@plt+0x204f8>
   67fc0:	add	r1, sp, #104	; 0x68
   67fc4:	mov	r0, r5
   67fc8:	bl	31644 <fputs@plt+0x2057c>
   67fcc:	b	67678 <fputs@plt+0x565b0>
   67fd0:	ldr	r3, [r5, #488]	; 0x1e8
   67fd4:	cmp	r3, #0
   67fd8:	beq	67678 <fputs@plt+0x565b0>
   67fdc:	ldrsh	r2, [r3, #34]	; 0x22
   67fe0:	cmp	r2, #0
   67fe4:	ldrgt	ip, [r3, #4]
   67fe8:	addgt	ip, ip, r2, lsl #4
   67fec:	addgt	r2, r6, sl
   67ff0:	ldrgt	r3, [r2, #12]
   67ff4:	strbgt	r3, [ip, #-4]
   67ff8:	b	67678 <fputs@plt+0x565b0>
   67ffc:	add	r2, r6, sl
   68000:	ldr	r3, [r4, #-28]	; 0xffffffe4
   68004:	mov	r1, #0
   68008:	str	r3, [sp]
   6800c:	mov	r0, r5
   68010:	ldr	r3, [r2, #12]
   68014:	ldr	r2, [r4, #-12]
   68018:	bl	6da60 <fputs@plt+0x5c998>
   6801c:	b	67678 <fputs@plt+0x565b0>
   68020:	add	r2, r6, sl
   68024:	mov	r3, #0
   68028:	str	r3, [sp, #20]
   6802c:	str	r3, [sp, #16]
   68030:	str	r3, [sp, #12]
   68034:	str	r3, [sp, #8]
   68038:	ldr	r2, [r2, #12]
   6803c:	mov	r1, r3
   68040:	str	r2, [sp, #4]
   68044:	str	r3, [sp]
   68048:	mov	r2, r3
   6804c:	mov	r0, r5
   68050:	bl	6ce0c <fputs@plt+0x5bd44>
   68054:	b	67678 <fputs@plt+0x565b0>
   68058:	ldr	r1, [r4, #-12]
   6805c:	mov	r0, r5
   68060:	bl	29ab4 <fputs@plt+0x189ec>
   68064:	b	67678 <fputs@plt+0x565b0>
   68068:	andeq	r4, r7, lr, asr #27
   6806c:	andeq	r0, r0, lr, asr #7
   68070:	andeq	r4, r7, ip, asr #1
   68074:	ldrdeq	r0, [r0], -sl
   68078:	andeq	r4, r7, ip, lsr r4
   6807c:			; <UNDEFINED> instruction: 0x00074ab0
   68080:	andeq	r0, r0, r4, lsl r5
   68084:	andeq	r0, r0, sp, lsl #2
   68088:	andeq	r5, r7, r0, ror ip
   6808c:	andeq	r5, r7, r0, lsl ip
   68090:	andeq	r8, r7, r0, lsl #20
   68094:	andeq	r8, r7, r6, lsl #20
   68098:	strdeq	r6, [r7], -r5
   6809c:	strdeq	r7, [r7], -pc	; <UNPREDICTABLE>
   680a0:	andeq	r8, r7, sp, lsl #20
   680a4:	andeq	r8, r7, r8, lsr #20
   680a8:	andeq	r8, r7, pc, lsr sl
   680ac:	andeq	r8, r7, r9, asr sl
   680b0:	andeq	r9, r7, ip, ror #4
   680b4:			; <UNDEFINED> instruction: 0x00072ab8
   680b8:	andeq	r8, r7, sp, ror sl
   680bc:	andeq	r8, r7, r6, lsl #21
   680c0:	add	r2, r6, sl
   680c4:	mov	r1, #0
   680c8:	ldr	r3, [r2, #12]
   680cc:	mov	r0, r5
   680d0:	str	r3, [sp]
   680d4:	sub	r2, r4, #28
   680d8:	ldr	r3, [r4, #-12]
   680dc:	bl	31728 <fputs@plt+0x20660>
   680e0:	b	67678 <fputs@plt+0x565b0>
   680e4:	ldr	r3, [r5, #488]	; 0x1e8
   680e8:	add	r2, r6, sl
   680ec:	cmp	r3, #0
   680f0:	ldr	r2, [r2, #12]
   680f4:	beq	67678 <fputs@plt+0x565b0>
   680f8:	ldr	r3, [r3, #16]
   680fc:	cmp	r3, #0
   68100:	strbne	r2, [r3, #24]
   68104:	b	67678 <fputs@plt+0x565b0>
   68108:	ldr	r7, [r5, #488]	; 0x1e8
   6810c:	add	r2, sl, #12
   68110:	cmp	r7, #0
   68114:	add	r1, r6, r2
   68118:	beq	67678 <fputs@plt+0x565b0>
   6811c:	ldr	r9, [r5]
   68120:	ldrsh	r8, [r7, #34]	; 0x22
   68124:	mov	r0, r9
   68128:	bl	1ee10 <fputs@plt+0xdd48>
   6812c:	subs	sl, r0, #0
   68130:	beq	67678 <fputs@plt+0x565b0>
   68134:	mov	r1, sl
   68138:	mov	r0, r5
   6813c:	bl	32d60 <fputs@plt+0x21c98>
   68140:	cmp	r0, #0
   68144:	beq	6819c <fputs@plt+0x570d4>
   68148:	sub	r8, r8, #1
   6814c:	ldr	r3, [r7, #4]
   68150:	lsl	r5, r8, #4
   68154:	add	r3, r3, r5
   68158:	mov	r0, r9
   6815c:	ldr	r1, [r3, #8]
   68160:	bl	1d524 <fputs@plt+0xc45c>
   68164:	ldr	r3, [r7, #4]
   68168:	add	r5, r3, r5
   6816c:	ldr	r3, [r7, #8]
   68170:	str	sl, [r5, #8]
   68174:	cmp	r3, #0
   68178:	beq	67678 <fputs@plt+0x565b0>
   6817c:	ldr	r2, [r3, #4]
   68180:	ldrsh	r2, [r2]
   68184:	cmp	r8, r2
   68188:	ldreq	r2, [r3, #32]
   6818c:	ldreq	r1, [r5, #8]
   68190:	ldr	r3, [r3, #20]
   68194:	streq	r1, [r2]
   68198:	b	68174 <fputs@plt+0x570ac>
   6819c:	mov	r1, sl
   681a0:	mov	r0, r9
   681a4:	bl	1d524 <fputs@plt+0xc45c>
   681a8:	b	67678 <fputs@plt+0x565b0>
   681ac:	mov	r3, #0
   681b0:	str	r3, [r4, #20]
   681b4:	b	67678 <fputs@plt+0x565b0>
   681b8:	add	r2, r6, sl
   681bc:	ldr	ip, [r4, #-12]
   681c0:	ldr	r3, [r2, #16]
   681c4:	bic	ip, ip, r3
   681c8:	ldr	r3, [r2, #12]
   681cc:	orr	r3, ip, r3
   681d0:	str	r3, [r4, #-12]
   681d4:	b	67678 <fputs@plt+0x565b0>
   681d8:	mov	r3, #0
   681dc:	str	r3, [r4, #-12]
   681e0:	str	r3, [r4, #-8]
   681e4:	b	67678 <fputs@plt+0x565b0>
   681e8:	mov	r3, #0
   681ec:	str	r3, [r4, #-28]	; 0xffffffe4
   681f0:	str	r3, [r4, #-24]	; 0xffffffe8
   681f4:	b	67678 <fputs@plt+0x565b0>
   681f8:	add	r2, r6, sl
   681fc:	ldr	r3, [r2, #12]
   68200:	str	r3, [r4, #-28]	; 0xffffffe4
   68204:	mov	r3, #255	; 0xff
   68208:	str	r3, [r4, #-24]	; 0xffffffe8
   6820c:	b	67678 <fputs@plt+0x565b0>
   68210:	add	r2, r6, sl
   68214:	ldr	r3, [r2, #12]
   68218:	lsl	r3, r3, #8
   6821c:	str	r3, [r4, #-28]	; 0xffffffe4
   68220:	mov	r3, #65280	; 0xff00
   68224:	str	r3, [r4, #-24]	; 0xffffffe8
   68228:	b	67678 <fputs@plt+0x565b0>
   6822c:	mov	r3, #7
   68230:	str	r3, [r4, #-12]
   68234:	b	67678 <fputs@plt+0x565b0>
   68238:	mov	r3, #8
   6823c:	str	r3, [r4, #-12]
   68240:	b	67678 <fputs@plt+0x565b0>
   68244:	add	r2, r6, sl
   68248:	mov	r3, #9
   6824c:	str	r3, [r2, #12]
   68250:	b	67678 <fputs@plt+0x565b0>
   68254:	add	r2, r6, sl
   68258:	mov	r3, #6
   6825c:	str	r3, [r2, #12]
   68260:	b	67678 <fputs@plt+0x565b0>
   68264:	mov	r3, #0
   68268:	str	r3, [r4, #-12]
   6826c:	b	67678 <fputs@plt+0x565b0>
   68270:	mov	r3, #0
   68274:	str	r3, [r4, #-28]	; 0xffffffe4
   68278:	b	67678 <fputs@plt+0x565b0>
   6827c:	add	r2, r6, sl
   68280:	ldr	r3, [r2, #12]
   68284:	str	r3, [r4, #-12]
   68288:	b	67678 <fputs@plt+0x565b0>
   6828c:	mov	r3, #1
   68290:	str	r3, [r4, #-12]
   68294:	b	67678 <fputs@plt+0x565b0>
   68298:	mov	r3, #0
   6829c:	str	r3, [r4, #-12]
   682a0:	b	67678 <fputs@plt+0x565b0>
   682a4:	mov	r3, #0
   682a8:	str	r3, [r5, #332]	; 0x14c
   682ac:	b	67678 <fputs@plt+0x565b0>
   682b0:	add	r2, r6, sl
   682b4:	mov	r3, #0
   682b8:	str	r3, [sp]
   682bc:	mov	r0, r5
   682c0:	ldr	r3, [r4, #-28]	; 0xffffffe4
   682c4:	ldr	r2, [r2, #12]
   682c8:	ldr	r1, [r4, #-44]	; 0xffffffd4
   682cc:	bl	6da60 <fputs@plt+0x5c998>
   682d0:	b	67678 <fputs@plt+0x565b0>
   682d4:	add	r2, r6, sl
   682d8:	mov	r3, #0
   682dc:	str	r3, [sp, #20]
   682e0:	str	r3, [sp, #16]
   682e4:	str	r3, [sp, #12]
   682e8:	str	r3, [sp, #8]
   682ec:	ldr	r2, [r2, #12]
   682f0:	mov	r1, r3
   682f4:	str	r2, [sp, #4]
   682f8:	ldr	r2, [r4, #-28]	; 0xffffffe4
   682fc:	mov	r0, r5
   68300:	str	r2, [sp]
   68304:	mov	r2, r3
   68308:	bl	6ce0c <fputs@plt+0x5bd44>
   6830c:	b	67678 <fputs@plt+0x565b0>
   68310:	ldr	r1, [r4, #-28]	; 0xffffffe4
   68314:	mov	r0, r5
   68318:	bl	29ab4 <fputs@plt+0x189ec>
   6831c:	b	67678 <fputs@plt+0x565b0>
   68320:	ldr	r3, [r4, #-12]
   68324:	sub	r2, r4, #44	; 0x2c
   68328:	str	r3, [sp]
   6832c:	mov	r0, r5
   68330:	ldr	r3, [r4, #-28]	; 0xffffffe4
   68334:	ldr	r1, [r4, #-92]	; 0xffffffa4
   68338:	bl	31728 <fputs@plt+0x20660>
   6833c:	ldr	r3, [r5, #488]	; 0x1e8
   68340:	add	r2, r6, sl
   68344:	cmp	r3, #0
   68348:	ldr	r2, [r2, #12]
   6834c:	beq	67678 <fputs@plt+0x565b0>
   68350:	ldr	r3, [r3, #16]
   68354:	cmp	r3, #0
   68358:	strbne	r2, [r3, #24]
   6835c:	b	67678 <fputs@plt+0x565b0>
   68360:	mov	r3, #10
   68364:	str	r3, [r4, #20]
   68368:	b	67678 <fputs@plt+0x565b0>
   6836c:	add	r2, r6, sl
   68370:	ldr	r3, [r2, #12]
   68374:	str	r3, [r4, #-28]	; 0xffffffe4
   68378:	b	67678 <fputs@plt+0x565b0>
   6837c:	add	r2, r6, sl
   68380:	mov	r3, #4
   68384:	str	r3, [r2, #12]
   68388:	b	67678 <fputs@plt+0x565b0>
   6838c:	add	r2, r6, sl
   68390:	mov	r3, #5
   68394:	str	r3, [r2, #12]
   68398:	b	67678 <fputs@plt+0x565b0>
   6839c:	add	sl, r6, sl
   683a0:	ldr	r3, [r4, #-12]
   683a4:	mov	r2, #0
   683a8:	ldr	r1, [sl, #12]
   683ac:	mov	r0, r5
   683b0:	bl	6c860 <fputs@plt+0x5b798>
   683b4:	b	67678 <fputs@plt+0x565b0>
   683b8:	add	r2, r6, sl
   683bc:	ldr	r3, [r4, #-28]	; 0xffffffe4
   683c0:	ldr	sl, [r2, #12]
   683c4:	mov	r2, r5
   683c8:	mov	r1, #0
   683cc:	ldr	r7, [r2], #444	; 0x1bc
   683d0:	str	r3, [sp, #32]
   683d4:	ldr	r0, [r4, #-76]	; 0xffffffb4
   683d8:	ldrsh	r2, [r2]
   683dc:	ldr	r3, [r4, #-108]	; 0xffffff94
   683e0:	str	r1, [sp, #92]	; 0x5c
   683e4:	cmp	r2, r1
   683e8:	ble	68414 <fputs@plt+0x5734c>
   683ec:	ldr	r1, [pc, #-840]	; 680ac <fputs@plt+0x56fe4>
   683f0:	mov	r0, r5
   683f4:	bl	30e04 <fputs@plt+0x1fd3c>
   683f8:	mov	r1, sl
   683fc:	mov	r0, r7
   68400:	bl	1e428 <fputs@plt+0xd360>
   68404:	ldr	r1, [sp, #32]
   68408:	mov	r0, r7
   6840c:	bl	1e4b4 <fputs@plt+0xd3ec>
   68410:	b	67678 <fputs@plt+0x565b0>
   68414:	sub	r2, r4, #60	; 0x3c
   68418:	sub	fp, r4, #44	; 0x2c
   6841c:	mov	r9, #1
   68420:	str	r2, [sp, #36]	; 0x24
   68424:	str	r0, [sp, #8]
   68428:	str	r1, [sp, #4]
   6842c:	str	r9, [sp]
   68430:	mov	r2, fp
   68434:	sub	r1, r4, #60	; 0x3c
   68438:	mov	r0, r5
   6843c:	bl	5e2c0 <fputs@plt+0x4d1f8>
   68440:	ldr	r8, [r5, #488]	; 0x1e8
   68444:	cmp	r8, #0
   68448:	beq	683f8 <fputs@plt+0x57330>
   6844c:	ldr	r3, [r5, #68]	; 0x44
   68450:	cmp	r3, #0
   68454:	bne	683f8 <fputs@plt+0x57330>
   68458:	add	r3, sp, #92	; 0x5c
   6845c:	mov	r2, fp
   68460:	sub	r1, r4, #60	; 0x3c
   68464:	mov	r0, r5
   68468:	bl	30ffc <fputs@plt+0x1ff34>
   6846c:	ldr	r1, [r8, #64]	; 0x40
   68470:	mov	r0, r7
   68474:	bl	17478 <fputs@plt+0x63b0>
   68478:	ldr	r3, [r5]
   6847c:	mov	r1, sl
   68480:	str	r5, [sp, #104]	; 0x68
   68484:	ldr	r3, [r3, #16]
   68488:	add	r2, r3, r0, lsl #4
   6848c:	ldr	r3, [r3, r0, lsl #4]
   68490:	sub	r0, r0, r9
   68494:	str	r3, [sp, #116]	; 0x74
   68498:	ldr	r3, [r2, #12]
   6849c:	clz	r0, r0
   684a0:	str	r3, [sp, #108]	; 0x6c
   684a4:	ldr	r3, [pc, #-1020]	; 680b0 <fputs@plt+0x56fe8>
   684a8:	lsr	r0, r0, #5
   684ac:	str	r3, [sp, #120]	; 0x78
   684b0:	ldr	r3, [sp, #92]	; 0x5c
   684b4:	str	r0, [sp, #112]	; 0x70
   684b8:	add	r0, sp, #104	; 0x68
   684bc:	str	r3, [sp, #124]	; 0x7c
   684c0:	bl	31b2c <fputs@plt+0x20a64>
   684c4:	cmp	r0, #0
   684c8:	bne	683f8 <fputs@plt+0x57330>
   684cc:	mov	r2, r9
   684d0:	mov	r1, sl
   684d4:	mov	r0, r7
   684d8:	bl	22420 <fputs@plt+0x11358>
   684dc:	mov	r2, r9
   684e0:	ldr	r1, [sp, #32]
   684e4:	str	r0, [r8, #12]
   684e8:	mov	r0, r7
   684ec:	bl	21e48 <fputs@plt+0x10d80>
   684f0:	str	r0, [r8, #24]
   684f4:	ldrb	r3, [r7, #69]	; 0x45
   684f8:	cmp	r3, #0
   684fc:	bne	683f8 <fputs@plt+0x57330>
   68500:	add	r3, r5, #508	; 0x1fc
   68504:	add	r2, sp, #96	; 0x60
   68508:	ldm	r3, {r0, r1}
   6850c:	ldr	ip, [pc, #-1120]	; 680b4 <fputs@plt+0x56fec>
   68510:	stm	r2, {r0, r1}
   68514:	ldrb	r1, [r0]
   68518:	mov	r3, r0
   6851c:	cmp	r1, #59	; 0x3b
   68520:	ldrne	r1, [sp, #100]	; 0x64
   68524:	addne	r3, r0, r1
   68528:	strne	r3, [sp, #96]	; 0x60
   6852c:	ldr	r1, [sp, #96]	; 0x60
   68530:	mov	r3, #0
   68534:	sub	r1, r1, #1
   68538:	str	r3, [sp, #100]	; 0x64
   6853c:	mov	r0, r1
   68540:	sub	r1, r1, #1
   68544:	ldrb	r3, [r0]
   68548:	add	r3, ip, r3
   6854c:	ldrb	r3, [r3, #320]	; 0x140
   68550:	ands	r3, r3, #1
   68554:	bne	6853c <fputs@plt+0x57474>
   68558:	mov	r1, #1
   6855c:	str	r0, [sp, #96]	; 0x60
   68560:	str	r1, [sp, #100]	; 0x64
   68564:	str	r3, [sp]
   68568:	mov	r1, r3
   6856c:	mov	r0, r5
   68570:	bl	6dc80 <fputs@plt+0x5cbb8>
   68574:	b	683f8 <fputs@plt+0x57330>
   68578:	add	sl, r6, sl
   6857c:	ldr	r3, [r4, #-12]
   68580:	mov	r2, #1
   68584:	ldr	r1, [sl, #12]
   68588:	mov	r0, r5
   6858c:	bl	6c860 <fputs@plt+0x5b798>
   68590:	b	67678 <fputs@plt+0x565b0>
   68594:	add	sl, r6, sl
   68598:	mov	r3, #9
   6859c:	strb	r3, [sp, #104]	; 0x68
   685a0:	ldr	r1, [sl, #12]
   685a4:	mov	r3, #0
   685a8:	add	r2, sp, #104	; 0x68
   685ac:	mov	r0, r5
   685b0:	strb	r3, [sp, #105]	; 0x69
   685b4:	str	r3, [sp, #108]	; 0x6c
   685b8:	str	r3, [sp, #112]	; 0x70
   685bc:	str	r3, [sp, #116]	; 0x74
   685c0:	str	r3, [sp, #120]	; 0x78
   685c4:	bl	4e158 <fputs@plt+0x3d090>
   685c8:	ldr	r1, [sl, #12]
   685cc:	ldr	r0, [r5]
   685d0:	bl	1e428 <fputs@plt+0xd360>
   685d4:	b	67678 <fputs@plt+0x565b0>
   685d8:	add	r2, r6, sl
   685dc:	ldr	r7, [r2, #12]
   685e0:	cmp	r7, #0
   685e4:	beq	68604 <fputs@plt+0x5753c>
   685e8:	ldr	r3, [r4, #-12]
   685ec:	mov	r1, r7
   685f0:	str	r3, [r7, #64]	; 0x40
   685f4:	mov	r0, r5
   685f8:	bl	32680 <fputs@plt+0x215b8>
   685fc:	str	r7, [r4, #-12]
   68600:	b	67678 <fputs@plt+0x565b0>
   68604:	ldr	r1, [r4, #-12]
   68608:	ldr	r0, [r5]
   6860c:	bl	1e8d8 <fputs@plt+0xd810>
   68610:	b	685fc <fputs@plt+0x57534>
   68614:	add	r2, r6, sl
   68618:	ldr	r8, [r4, #-28]	; 0xffffffe4
   6861c:	ldr	r9, [r2, #12]
   68620:	cmp	r9, #0
   68624:	beq	686e0 <fputs@plt+0x57618>
   68628:	ldr	r3, [r9, #48]	; 0x30
   6862c:	cmp	r3, #0
   68630:	beq	686a4 <fputs@plt+0x575dc>
   68634:	mov	r7, #0
   68638:	mov	r1, r9
   6863c:	mov	r0, r5
   68640:	str	r7, [sp, #108]	; 0x6c
   68644:	bl	32680 <fputs@plt+0x215b8>
   68648:	add	r3, sp, #104	; 0x68
   6864c:	str	r9, [sp, #4]
   68650:	str	r3, [sp]
   68654:	mov	r2, r7
   68658:	mov	r3, r7
   6865c:	mov	r1, r7
   68660:	str	r7, [sp, #12]
   68664:	str	r7, [sp, #8]
   68668:	mov	r0, r5
   6866c:	bl	36410 <fputs@plt+0x25348>
   68670:	str	r7, [sp, #20]
   68674:	str	r7, [sp, #16]
   68678:	str	r7, [sp, #12]
   6867c:	str	r7, [sp, #8]
   68680:	str	r7, [sp, #4]
   68684:	str	r7, [sp]
   68688:	mov	r3, r7
   6868c:	mov	r1, r7
   68690:	mov	r2, r0
   68694:	mov	r0, r5
   68698:	bl	29b34 <fputs@plt+0x18a6c>
   6869c:	subs	r9, r0, #0
   686a0:	beq	686e0 <fputs@plt+0x57618>
   686a4:	ldr	r2, [r4, #-12]
   686a8:	cmp	r8, #0
   686ac:	strb	r2, [r9, #4]
   686b0:	ldrne	r3, [r8, #8]
   686b4:	str	r8, [r9, #48]	; 0x30
   686b8:	bicne	r3, r3, #512	; 0x200
   686bc:	strne	r3, [r8, #8]
   686c0:	ldr	r3, [r9, #8]
   686c4:	cmp	r2, #116	; 0x74
   686c8:	bic	r3, r3, #512	; 0x200
   686cc:	str	r3, [r9, #8]
   686d0:	movne	r3, #1
   686d4:	strbne	r3, [r5, #22]
   686d8:	str	r9, [r4, #-28]	; 0xffffffe4
   686dc:	b	67678 <fputs@plt+0x565b0>
   686e0:	mov	r1, r8
   686e4:	ldr	r0, [r5]
   686e8:	bl	1e428 <fputs@plt+0xd360>
   686ec:	mov	r9, #0
   686f0:	b	686d8 <fputs@plt+0x57610>
   686f4:	add	r2, r6, sl
   686f8:	ldrb	r3, [r2, #10]
   686fc:	str	r3, [r2, #12]
   68700:	b	67678 <fputs@plt+0x565b0>
   68704:	mov	r3, #116	; 0x74
   68708:	str	r3, [r4, #-12]
   6870c:	b	67678 <fputs@plt+0x565b0>
   68710:	add	r2, r6, sl
   68714:	mov	r0, r5
   68718:	ldr	r3, [r2, #16]
   6871c:	str	r3, [sp, #20]
   68720:	ldr	r3, [r2, #12]
   68724:	str	r3, [sp, #16]
   68728:	ldr	r3, [r4, #-108]	; 0xffffff94
   6872c:	str	r3, [sp, #12]
   68730:	ldr	r3, [r4, #-12]
   68734:	str	r3, [sp, #8]
   68738:	ldr	r3, [r4, #-28]	; 0xffffffe4
   6873c:	str	r3, [sp, #4]
   68740:	ldr	r3, [r4, #-44]	; 0xffffffd4
   68744:	str	r3, [sp]
   68748:	ldr	r3, [r4, #-60]	; 0xffffffc4
   6874c:	ldr	r2, [r4, #-76]	; 0xffffffb4
   68750:	ldr	r1, [r4, #-92]	; 0xffffffa4
   68754:	bl	29b34 <fputs@plt+0x18a6c>
   68758:	str	r0, [r4, #-124]	; 0xffffff84
   6875c:	b	67678 <fputs@plt+0x565b0>
   68760:	mov	r3, #0
   68764:	mov	r2, #256	; 0x100
   68768:	str	r2, [sp, #12]
   6876c:	str	r3, [sp, #20]
   68770:	str	r3, [sp, #16]
   68774:	str	r3, [sp, #8]
   68778:	str	r3, [sp, #4]
   6877c:	str	r3, [sp]
   68780:	mov	r2, r3
   68784:	ldr	r1, [r4, #-12]
   68788:	mov	r0, r5
   6878c:	bl	29b34 <fputs@plt+0x18a6c>
   68790:	str	r0, [r4, #-44]	; 0xffffffd4
   68794:	b	67678 <fputs@plt+0x565b0>
   68798:	mov	r3, #0
   6879c:	mov	r2, #768	; 0x300
   687a0:	ldr	r7, [r4, #-60]	; 0xffffffc4
   687a4:	mov	r0, r5
   687a8:	str	r3, [sp, #20]
   687ac:	str	r3, [sp, #16]
   687b0:	str	r3, [sp, #8]
   687b4:	str	r3, [sp, #4]
   687b8:	str	r3, [sp]
   687bc:	str	r2, [sp, #12]
   687c0:	mov	r2, r3
   687c4:	ldr	r1, [r4, #-12]
   687c8:	bl	29b34 <fputs@plt+0x18a6c>
   687cc:	cmp	r7, #0
   687d0:	ldrne	r3, [r7, #8]
   687d4:	bicne	r3, r3, #512	; 0x200
   687d8:	strne	r3, [r7, #8]
   687dc:	cmp	r0, #0
   687e0:	movne	r3, #116	; 0x74
   687e4:	strbne	r3, [r0, #4]
   687e8:	strne	r7, [r0, #48]	; 0x30
   687ec:	streq	r7, [r4, #-60]	; 0xffffffc4
   687f0:	strne	r0, [r4, #-60]	; 0xffffffc4
   687f4:	b	67678 <fputs@plt+0x565b0>
   687f8:	add	r2, r6, sl
   687fc:	mov	r3, #1
   68800:	str	r3, [r2, #12]
   68804:	b	67678 <fputs@plt+0x565b0>
   68808:	add	r2, r6, sl
   6880c:	mov	r3, #2
   68810:	str	r3, [r2, #12]
   68814:	b	67678 <fputs@plt+0x565b0>
   68818:	mov	r3, #0
   6881c:	str	r3, [r4, #20]
   68820:	b	67678 <fputs@plt+0x565b0>
   68824:	ldr	r2, [r4, #-12]
   68828:	ldr	r1, [r4, #-28]	; 0xffffffe4
   6882c:	ldr	r0, [r5]
   68830:	bl	2997c <fputs@plt+0x188b4>
   68834:	add	r3, r6, sl
   68838:	str	r0, [r4, #-28]	; 0xffffffe4
   6883c:	ldr	r3, [r3, #16]
   68840:	cmp	r3, #0
   68844:	beq	68860 <fputs@plt+0x57798>
   68848:	add	r2, sl, #12
   6884c:	mov	r1, r0
   68850:	mov	r3, #1
   68854:	add	r2, r6, r2
   68858:	mov	r0, r5
   6885c:	bl	1eed0 <fputs@plt+0xde08>
   68860:	ldr	r2, [r4, #-28]	; 0xffffffe4
   68864:	cmp	r2, #0
   68868:	beq	67678 <fputs@plt+0x565b0>
   6886c:	ldr	r3, [r2]
   68870:	ldr	r7, [r5]
   68874:	mov	r5, #20
   68878:	mov	r0, r7
   6887c:	mul	r5, r5, r3
   68880:	sub	r3, r5, #20
   68884:	ldr	r5, [r2, #4]
   68888:	add	r5, r5, r3
   6888c:	ldr	r1, [r5, #8]
   68890:	bl	1d524 <fputs@plt+0xc45c>
   68894:	ldmdb	r4, {r1, r2}
   68898:	mov	r0, r7
   6889c:	sub	r2, r2, r1
   688a0:	asr	r3, r2, #31
   688a4:	bl	1edc4 <fputs@plt+0xdcfc>
   688a8:	str	r0, [r5, #8]
   688ac:	b	67678 <fputs@plt+0x565b0>
   688b0:	mov	r2, #0
   688b4:	mov	r1, #158	; 0x9e
   688b8:	ldr	r0, [r5]
   688bc:	bl	1f230 <fputs@plt+0xe168>
   688c0:	ldr	r1, [r4, #-12]
   688c4:	mov	r2, r0
   688c8:	ldr	r0, [r5]
   688cc:	bl	2997c <fputs@plt+0x188b4>
   688d0:	str	r0, [r4, #-12]
   688d4:	b	67678 <fputs@plt+0x565b0>
   688d8:	add	r2, sl, #12
   688dc:	mov	r3, #0
   688e0:	add	sl, r6, r2
   688e4:	mov	r1, #158	; 0x9e
   688e8:	mov	r2, r3
   688ec:	str	sl, [sp]
   688f0:	mov	r0, r5
   688f4:	bl	314ac <fputs@plt+0x203e4>
   688f8:	sub	r3, r4, #28
   688fc:	str	r3, [sp]
   68900:	mov	r3, #0
   68904:	mov	r2, r3
   68908:	mov	r1, #27
   6890c:	mov	r7, r0
   68910:	mov	r0, r5
   68914:	bl	314ac <fputs@plt+0x203e4>
   68918:	mov	r3, #0
   6891c:	str	r3, [sp]
   68920:	mov	r1, #122	; 0x7a
   68924:	mov	r3, r7
   68928:	mov	r2, r0
   6892c:	mov	r0, r5
   68930:	bl	314ac <fputs@plt+0x203e4>
   68934:	ldr	r1, [r4, #-44]	; 0xffffffd4
   68938:	mov	r2, r0
   6893c:	ldr	r0, [r5]
   68940:	bl	2997c <fputs@plt+0x188b4>
   68944:	str	r0, [r4, #-44]	; 0xffffffd4
   68948:	b	67678 <fputs@plt+0x565b0>
   6894c:	add	r2, r6, sl
   68950:	add	sl, r2, #12
   68954:	sub	r3, r4, #12
   68958:	ldm	sl, {r0, r1}
   6895c:	stm	r3, {r0, r1}
   68960:	b	67678 <fputs@plt+0x565b0>
   68964:	mov	r2, #80	; 0x50
   68968:	mov	r3, #0
   6896c:	ldr	r0, [r5]
   68970:	bl	1f9d8 <fputs@plt+0xe910>
   68974:	str	r0, [r4, #20]
   68978:	b	67678 <fputs@plt+0x565b0>
   6897c:	add	r2, r6, sl
   68980:	ldr	r1, [r2, #12]
   68984:	cmp	r1, #0
   68988:	str	r1, [r4, #-12]
   6898c:	beq	67678 <fputs@plt+0x565b0>
   68990:	ldr	r3, [r1]
   68994:	mov	r0, #72	; 0x48
   68998:	sub	r2, r3, #1
   6899c:	mla	r3, r0, r3, r1
   689a0:	cmp	r2, #0
   689a4:	sub	r3, r3, #72	; 0x48
   689a8:	movle	r3, #0
   689ac:	strble	r3, [r1, #44]	; 0x2c
   689b0:	ble	67678 <fputs@plt+0x565b0>
   689b4:	ldrb	r0, [r3, #-28]	; 0xffffffe4
   689b8:	sub	r2, r2, #1
   689bc:	strb	r0, [r3, #44]	; 0x2c
   689c0:	b	689a0 <fputs@plt+0x578d8>
   689c4:	ldr	ip, [r4, #-12]
   689c8:	cmp	ip, #0
   689cc:	beq	67678 <fputs@plt+0x565b0>
   689d0:	ldr	r3, [ip]
   689d4:	cmp	r3, #0
   689d8:	ble	67678 <fputs@plt+0x565b0>
   689dc:	sub	r3, r3, #1
   689e0:	mov	r2, #72	; 0x48
   689e4:	mla	ip, r2, r3, ip
   689e8:	add	r2, r6, sl
   689ec:	ldr	r3, [r2, #12]
   689f0:	strb	r3, [ip, #44]	; 0x2c
   689f4:	b	67678 <fputs@plt+0x565b0>
   689f8:	mov	r3, #0
   689fc:	str	r3, [r4, #20]
   68a00:	b	67678 <fputs@plt+0x565b0>
   68a04:	add	r2, r6, sl
   68a08:	mov	r0, r5
   68a0c:	ldr	r3, [r2, #12]
   68a10:	sub	r2, r4, #76	; 0x4c
   68a14:	str	r3, [sp, #12]
   68a18:	ldr	r3, [r4, #-12]
   68a1c:	str	r3, [sp, #8]
   68a20:	mov	r3, #0
   68a24:	str	r3, [sp, #4]
   68a28:	sub	r3, r4, #44	; 0x2c
   68a2c:	str	r3, [sp]
   68a30:	sub	r3, r4, #60	; 0x3c
   68a34:	ldr	r1, [r4, #-92]	; 0xffffffa4
   68a38:	bl	36410 <fputs@plt+0x25348>
   68a3c:	sub	r2, r4, #28
   68a40:	mov	r1, r0
   68a44:	str	r0, [r4, #-92]	; 0xffffffa4
   68a48:	mov	r0, r5
   68a4c:	bl	1ee40 <fputs@plt+0xdd78>
   68a50:	b	67678 <fputs@plt+0x565b0>
   68a54:	add	r2, r6, sl
   68a58:	mov	r0, r5
   68a5c:	ldr	r3, [r2, #12]
   68a60:	sub	r2, r4, #108	; 0x6c
   68a64:	str	r3, [sp, #12]
   68a68:	ldr	r3, [r4, #-12]
   68a6c:	str	r3, [sp, #8]
   68a70:	mov	r3, #0
   68a74:	str	r3, [sp, #4]
   68a78:	sub	r3, r4, #28
   68a7c:	str	r3, [sp]
   68a80:	sub	r3, r4, #92	; 0x5c
   68a84:	ldr	r1, [r4, #-124]	; 0xffffff84
   68a88:	bl	36410 <fputs@plt+0x25348>
   68a8c:	ldr	r1, [r4, #-60]	; 0xffffffc4
   68a90:	cmp	r0, #0
   68a94:	str	r0, [r4, #-124]	; 0xffffff84
   68a98:	beq	68ac4 <fputs@plt+0x579fc>
   68a9c:	ldr	r2, [r0]
   68aa0:	mov	ip, #72	; 0x48
   68aa4:	sub	r3, r2, #1
   68aa8:	mul	r2, ip, r2
   68aac:	str	r1, [r0, r2]
   68ab0:	mla	r0, ip, r3, r0
   68ab4:	ldrb	r3, [r0, #45]	; 0x2d
   68ab8:	orr	r3, r3, #4
   68abc:	strb	r3, [r0, #45]	; 0x2d
   68ac0:	b	67678 <fputs@plt+0x565b0>
   68ac4:	ldr	r0, [r5]
   68ac8:	bl	1e4b4 <fputs@plt+0xd3ec>
   68acc:	b	67678 <fputs@plt+0x565b0>
   68ad0:	add	r2, r6, sl
   68ad4:	mov	r0, r5
   68ad8:	ldr	r3, [r2, #12]
   68adc:	str	r3, [sp, #12]
   68ae0:	ldr	r3, [r4, #-12]
   68ae4:	str	r3, [sp, #8]
   68ae8:	ldr	r3, [r4, #-60]	; 0xffffffc4
   68aec:	str	r3, [sp, #4]
   68af0:	sub	r3, r4, #28
   68af4:	str	r3, [sp]
   68af8:	mov	r3, #0
   68afc:	mov	r2, r3
   68b00:	ldr	r1, [r4, #-92]	; 0xffffffa4
   68b04:	bl	36410 <fputs@plt+0x25348>
   68b08:	str	r0, [r4, #-92]	; 0xffffffa4
   68b0c:	b	67678 <fputs@plt+0x565b0>
   68b10:	ldr	r1, [r4, #-92]	; 0xffffffa4
   68b14:	ldr	r2, [r4, #-60]	; 0xffffffc4
   68b18:	cmp	r1, #0
   68b1c:	bne	68b4c <fputs@plt+0x57a84>
   68b20:	ldr	r3, [r4, #-24]	; 0xffffffe8
   68b24:	cmp	r3, #0
   68b28:	bne	68b4c <fputs@plt+0x57a84>
   68b2c:	ldr	r3, [r4, #-12]
   68b30:	cmp	r3, #0
   68b34:	bne	68b4c <fputs@plt+0x57a84>
   68b38:	add	r3, r6, sl
   68b3c:	ldr	r3, [r3, #12]
   68b40:	cmp	r3, #0
   68b44:	streq	r2, [r4, #-92]	; 0xffffffa4
   68b48:	beq	67678 <fputs@plt+0x565b0>
   68b4c:	ldr	r3, [r2]
   68b50:	cmp	r3, #1
   68b54:	bne	68be0 <fputs@plt+0x57b18>
   68b58:	add	r2, r6, sl
   68b5c:	mov	r7, #0
   68b60:	ldr	r3, [r2, #12]
   68b64:	mov	r0, r5
   68b68:	str	r3, [sp, #12]
   68b6c:	ldr	r3, [r4, #-12]
   68b70:	mov	r2, r7
   68b74:	str	r3, [sp, #8]
   68b78:	sub	r3, r4, #28
   68b7c:	str	r3, [sp]
   68b80:	str	r7, [sp, #4]
   68b84:	mov	r3, r7
   68b88:	bl	36410 <fputs@plt+0x25348>
   68b8c:	cmp	r0, r7
   68b90:	str	r0, [r4, #-92]	; 0xffffffa4
   68b94:	beq	68bd0 <fputs@plt+0x57b08>
   68b98:	ldr	r3, [r0]
   68b9c:	mov	ip, #72	; 0x48
   68ba0:	sub	r3, r3, #1
   68ba4:	ldr	r2, [r4, #-60]	; 0xffffffc4
   68ba8:	mla	r0, ip, r3, r0
   68bac:	ldr	r1, [r2, #16]
   68bb0:	str	r1, [r0, #16]
   68bb4:	ldr	r3, [r2, #12]
   68bb8:	str	r3, [r0, #12]
   68bbc:	ldr	r3, [r2, #28]
   68bc0:	str	r3, [r0, #28]
   68bc4:	str	r7, [r2, #12]
   68bc8:	str	r7, [r2, #16]
   68bcc:	str	r7, [r2, #28]
   68bd0:	ldr	r1, [r4, #-60]	; 0xffffffc4
   68bd4:	ldr	r0, [r5]
   68bd8:	bl	1e2b4 <fputs@plt+0xd1ec>
   68bdc:	b	67678 <fputs@plt+0x565b0>
   68be0:	mov	r0, #72	; 0x48
   68be4:	sub	r1, r3, #1
   68be8:	mla	r3, r0, r3, r2
   68bec:	cmp	r1, #0
   68bf0:	sub	r3, r3, #72	; 0x48
   68bf4:	bgt	68c64 <fputs@plt+0x57b9c>
   68bf8:	mov	r7, #0
   68bfc:	mov	r3, #1024	; 0x400
   68c00:	strb	r7, [r2, #44]	; 0x2c
   68c04:	mov	r1, r7
   68c08:	str	r3, [sp, #12]
   68c0c:	str	r7, [sp, #20]
   68c10:	mov	r3, r7
   68c14:	str	r7, [sp, #16]
   68c18:	str	r7, [sp, #8]
   68c1c:	str	r7, [sp, #4]
   68c20:	str	r7, [sp]
   68c24:	mov	r0, r5
   68c28:	bl	29b34 <fputs@plt+0x18a6c>
   68c2c:	add	r2, r6, sl
   68c30:	ldr	r3, [r2, #12]
   68c34:	mov	r2, r7
   68c38:	str	r3, [sp, #12]
   68c3c:	ldr	r3, [r4, #-12]
   68c40:	stmib	sp, {r0, r3}
   68c44:	sub	r3, r4, #28
   68c48:	str	r3, [sp]
   68c4c:	mov	r0, r5
   68c50:	mov	r3, r7
   68c54:	ldr	r1, [r4, #-92]	; 0xffffffa4
   68c58:	bl	36410 <fputs@plt+0x25348>
   68c5c:	str	r0, [r4, #-92]	; 0xffffffa4
   68c60:	b	67678 <fputs@plt+0x565b0>
   68c64:	ldrb	r0, [r3, #-28]	; 0xffffffe4
   68c68:	sub	r1, r1, #1
   68c6c:	strb	r0, [r3, #44]	; 0x2c
   68c70:	b	68bec <fputs@plt+0x57b24>
   68c74:	mov	r3, #0
   68c78:	str	r3, [r4, #20]
   68c7c:	str	r3, [r4, #24]
   68c80:	b	67678 <fputs@plt+0x565b0>
   68c84:	add	r3, sl, #12
   68c88:	add	r3, r6, r3
   68c8c:	sub	r2, r4, #12
   68c90:	mov	r1, #0
   68c94:	ldr	r0, [r5]
   68c98:	bl	29488 <fputs@plt+0x183c0>
   68c9c:	str	r0, [r4, #-12]
   68ca0:	b	67678 <fputs@plt+0x565b0>
   68ca4:	add	r2, r6, sl
   68ca8:	mov	r3, #1
   68cac:	str	r3, [r2, #12]
   68cb0:	b	67678 <fputs@plt+0x565b0>
   68cb4:	mov	r3, #0
   68cb8:	mov	r2, r3
   68cbc:	sub	r1, r4, #12
   68cc0:	mov	r0, r5
   68cc4:	bl	326e8 <fputs@plt+0x21620>
   68cc8:	str	r0, [r4, #-12]
   68ccc:	b	67678 <fputs@plt+0x565b0>
   68cd0:	mov	r3, #0
   68cd4:	sub	r2, r4, #12
   68cd8:	sub	r1, r4, #28
   68cdc:	mov	r0, r5
   68ce0:	bl	326e8 <fputs@plt+0x21620>
   68ce4:	str	r0, [r4, #-28]	; 0xffffffe4
   68ce8:	b	67678 <fputs@plt+0x565b0>
   68cec:	sub	r3, r4, #12
   68cf0:	sub	r2, r4, #28
   68cf4:	sub	r1, r4, #44	; 0x2c
   68cf8:	mov	r0, r5
   68cfc:	bl	326e8 <fputs@plt+0x21620>
   68d00:	str	r0, [r4, #-44]	; 0xffffffd4
   68d04:	b	67678 <fputs@plt+0x565b0>
   68d08:	add	r2, r6, sl
   68d0c:	ldr	r3, [r2, #12]
   68d10:	str	r3, [r4, #-12]
   68d14:	b	67678 <fputs@plt+0x565b0>
   68d18:	mov	r3, #0
   68d1c:	str	r3, [r4, #20]
   68d20:	b	67678 <fputs@plt+0x565b0>
   68d24:	add	r2, r6, sl
   68d28:	add	sl, r2, #12
   68d2c:	sub	r3, r4, #28
   68d30:	ldm	sl, {r0, r1}
   68d34:	stm	r3, {r0, r1}
   68d38:	b	67678 <fputs@plt+0x565b0>
   68d3c:	mov	r3, #0
   68d40:	str	r3, [r4, #-12]
   68d44:	mov	r3, #1
   68d48:	str	r3, [r4, #-8]
   68d4c:	b	67678 <fputs@plt+0x565b0>
   68d50:	ldr	r3, [r4, #-12]
   68d54:	str	r3, [r4, #-44]	; 0xffffffd4
   68d58:	b	67678 <fputs@plt+0x565b0>
   68d5c:	mov	r3, #0
   68d60:	str	r3, [r4, #20]
   68d64:	b	67678 <fputs@plt+0x565b0>
   68d68:	add	r2, r6, sl
   68d6c:	ldr	r3, [r2, #12]
   68d70:	str	r3, [r4, #-28]	; 0xffffffe4
   68d74:	b	67678 <fputs@plt+0x565b0>
   68d78:	ldr	r2, [r4, #-12]
   68d7c:	ldr	r1, [r4, #-44]	; 0xffffffd4
   68d80:	ldr	r0, [r5]
   68d84:	bl	2997c <fputs@plt+0x188b4>
   68d88:	add	r2, r6, sl
   68d8c:	str	r0, [r4, #-44]	; 0xffffffd4
   68d90:	ldr	r1, [r2, #12]
   68d94:	bl	16684 <fputs@plt+0x55bc>
   68d98:	b	67678 <fputs@plt+0x565b0>
   68d9c:	ldr	r2, [r4, #-12]
   68da0:	mov	r1, #0
   68da4:	ldr	r0, [r5]
   68da8:	bl	2997c <fputs@plt+0x188b4>
   68dac:	add	r2, r6, sl
   68db0:	str	r0, [r4, #-12]
   68db4:	ldr	r1, [r2, #12]
   68db8:	bl	16684 <fputs@plt+0x55bc>
   68dbc:	b	67678 <fputs@plt+0x565b0>
   68dc0:	add	r2, r6, sl
   68dc4:	mov	r3, #0
   68dc8:	str	r3, [r2, #12]
   68dcc:	b	67678 <fputs@plt+0x565b0>
   68dd0:	add	r2, r6, sl
   68dd4:	mov	r3, #1
   68dd8:	str	r3, [r2, #12]
   68ddc:	b	67678 <fputs@plt+0x565b0>
   68de0:	mvn	r3, #0
   68de4:	str	r3, [r4, #20]
   68de8:	b	67678 <fputs@plt+0x565b0>
   68dec:	mov	r3, #0
   68df0:	str	r3, [r4, #20]
   68df4:	str	r3, [r4, #24]
   68df8:	b	67678 <fputs@plt+0x565b0>
   68dfc:	add	r2, r6, sl
   68e00:	ldr	r3, [r2, #12]
   68e04:	str	r3, [r4, #-12]
   68e08:	mov	r3, #0
   68e0c:	str	r3, [r4, #-8]
   68e10:	b	67678 <fputs@plt+0x565b0>
   68e14:	ldr	r3, [r4, #-28]	; 0xffffffe4
   68e18:	add	r2, r6, sl
   68e1c:	str	r3, [r4, #-44]	; 0xffffffd4
   68e20:	ldr	r3, [r2, #12]
   68e24:	str	r3, [r4, #-40]	; 0xffffffd8
   68e28:	b	67678 <fputs@plt+0x565b0>
   68e2c:	ldr	r3, [r4, #-28]	; 0xffffffe4
   68e30:	add	r2, r6, sl
   68e34:	str	r3, [r4, #-40]	; 0xffffffd8
   68e38:	ldr	r3, [r2, #12]
   68e3c:	str	r3, [r4, #-44]	; 0xffffffd4
   68e40:	b	67678 <fputs@plt+0x565b0>
   68e44:	ldr	r3, [r4, #-76]	; 0xffffffb4
   68e48:	mov	r0, r5
   68e4c:	cmp	r3, #0
   68e50:	ldrne	r2, [r5, #536]	; 0x218
   68e54:	strne	r2, [r3, #4]
   68e58:	strne	r3, [r5, #536]	; 0x218
   68e5c:	strne	r3, [r5, #540]	; 0x21c
   68e60:	sub	r2, r4, #12
   68e64:	ldr	r1, [r4, #-28]	; 0xffffffe4
   68e68:	bl	1ee40 <fputs@plt+0xdd78>
   68e6c:	add	r2, r6, sl
   68e70:	ldr	r1, [r4, #-28]	; 0xffffffe4
   68e74:	ldr	r2, [r2, #12]
   68e78:	mov	r0, r5
   68e7c:	bl	6218c <fputs@plt+0x510c4>
   68e80:	b	67678 <fputs@plt+0x565b0>
   68e84:	ldr	r3, [r4, #-108]	; 0xffffff94
   68e88:	mov	r0, r5
   68e8c:	cmp	r3, #0
   68e90:	ldrne	r2, [r5, #536]	; 0x218
   68e94:	strne	r2, [r3, #4]
   68e98:	strne	r3, [r5, #536]	; 0x218
   68e9c:	strne	r3, [r5, #540]	; 0x21c
   68ea0:	sub	r2, r4, #44	; 0x2c
   68ea4:	ldr	r1, [r4, #-60]	; 0xffffffc4
   68ea8:	bl	1ee40 <fputs@plt+0xdd78>
   68eac:	ldr	r3, [r4, #-12]
   68eb0:	ldr	r2, [r5]
   68eb4:	cmp	r3, #0
   68eb8:	ldr	r2, [r2, #100]	; 0x64
   68ebc:	beq	68edc <fputs@plt+0x57e14>
   68ec0:	ldr	r3, [r3]
   68ec4:	cmp	r2, r3
   68ec8:	bge	68edc <fputs@plt+0x57e14>
   68ecc:	ldr	r2, [pc, #-3612]	; 680b8 <fputs@plt+0x56ff0>
   68ed0:	ldr	r1, [pc, #-3612]	; 680bc <fputs@plt+0x56ff4>
   68ed4:	mov	r0, r5
   68ed8:	bl	30e04 <fputs@plt+0x1fd3c>
   68edc:	add	r2, r6, sl
   68ee0:	ldr	r3, [r4, #-76]	; 0xffffffb4
   68ee4:	mov	r0, r5
   68ee8:	str	r3, [sp]
   68eec:	ldr	r3, [r2, #12]
   68ef0:	ldr	r1, [r4, #-60]	; 0xffffffc4
   68ef4:	ldr	r2, [r4, #-12]
   68ef8:	bl	5fcb0 <fputs@plt+0x4ebe8>
   68efc:	b	67678 <fputs@plt+0x565b0>
   68f00:	add	r2, r6, sl
   68f04:	ldr	r1, [r4, #-60]	; 0xffffffc4
   68f08:	ldr	r2, [r2, #12]
   68f0c:	ldr	r0, [r5]
   68f10:	bl	2997c <fputs@plt+0x188b4>
   68f14:	mov	r3, #1
   68f18:	sub	r2, r4, #28
   68f1c:	mov	r1, r0
   68f20:	str	r0, [r4, #-60]	; 0xffffffc4
   68f24:	mov	r0, r5
   68f28:	bl	1eed0 <fputs@plt+0xde08>
   68f2c:	b	67678 <fputs@plt+0x565b0>
   68f30:	add	r2, r6, sl
   68f34:	mov	r1, #0
   68f38:	ldr	r2, [r2, #12]
   68f3c:	ldr	r0, [r5]
   68f40:	bl	2997c <fputs@plt+0x188b4>
   68f44:	mov	r3, #1
   68f48:	sub	r2, r4, #28
   68f4c:	mov	r7, r0
   68f50:	mov	r1, r0
   68f54:	mov	r0, r5
   68f58:	bl	1eed0 <fputs@plt+0xde08>
   68f5c:	str	r7, [r4, #-28]	; 0xffffffe4
   68f60:	b	67678 <fputs@plt+0x565b0>
   68f64:	ldr	r3, [r4, #-76]	; 0xffffffb4
   68f68:	mov	r0, r5
   68f6c:	cmp	r3, #0
   68f70:	ldrne	r2, [r5, #536]	; 0x218
   68f74:	strne	r2, [r3, #4]
   68f78:	strne	r3, [r5, #536]	; 0x218
   68f7c:	strne	r3, [r5, #540]	; 0x21c
   68f80:	add	r2, r6, sl
   68f84:	ldr	r3, [r4, #-60]	; 0xffffffc4
   68f88:	str	r3, [sp]
   68f8c:	ldr	r3, [r4, #-12]
   68f90:	ldr	r2, [r2, #12]
   68f94:	ldr	r1, [r4, #-28]	; 0xffffffe4
   68f98:	bl	62adc <fputs@plt+0x51a14>
   68f9c:	b	67678 <fputs@plt+0x565b0>
   68fa0:	ldr	r3, [r4, #-92]	; 0xffffffa4
   68fa4:	mov	r0, r5
   68fa8:	cmp	r3, #0
   68fac:	ldrne	r2, [r5, #536]	; 0x218
   68fb0:	strne	r2, [r3, #4]
   68fb4:	strne	r3, [r5, #536]	; 0x218
   68fb8:	strne	r3, [r5, #540]	; 0x21c
   68fbc:	ldr	r3, [r4, #-76]	; 0xffffffb4
   68fc0:	mov	r2, #0
   68fc4:	str	r3, [sp]
   68fc8:	ldr	r3, [r4, #-28]	; 0xffffffe4
   68fcc:	ldr	r1, [r4, #-44]	; 0xffffffd4
   68fd0:	bl	62adc <fputs@plt+0x51a14>
   68fd4:	b	67678 <fputs@plt+0x565b0>
   68fd8:	ldr	r3, [r4, #-12]
   68fdc:	str	r3, [r4, #-28]	; 0xffffffe4
   68fe0:	b	67678 <fputs@plt+0x565b0>
   68fe4:	add	r2, sl, #12
   68fe8:	add	r2, r6, r2
   68fec:	ldr	r1, [r4, #-28]	; 0xffffffe4
   68ff0:	ldr	r0, [r5]
   68ff4:	bl	298f4 <fputs@plt+0x1882c>
   68ff8:	str	r0, [r4, #-28]	; 0xffffffe4
   68ffc:	b	67678 <fputs@plt+0x565b0>
   69000:	add	r2, sl, #12
   69004:	add	r2, r6, r2
   69008:	mov	r1, #0
   6900c:	ldr	r0, [r5]
   69010:	bl	298f4 <fputs@plt+0x1882c>
   69014:	add	r2, r6, sl
   69018:	str	r0, [r2, #12]
   6901c:	b	67678 <fputs@plt+0x565b0>
   69020:	ldr	r3, [r4, #-28]	; 0xffffffe4
   69024:	add	r2, r6, sl
   69028:	str	r3, [r4, #-24]	; 0xffffffe8
   6902c:	ldr	ip, [r2, #12]
   69030:	ldr	r3, [r2, #16]
   69034:	add	r3, ip, r3
   69038:	str	r3, [r4, #-20]	; 0xffffffec
   6903c:	ldr	r3, [r4, #-12]
   69040:	str	r3, [r4, #-28]	; 0xffffffe4
   69044:	b	67678 <fputs@plt+0x565b0>
   69048:	add	r3, r6, sl
   6904c:	add	r0, sl, #12
   69050:	ldrb	r2, [r3, #10]
   69054:	ldr	r3, [r4, #8]
   69058:	mov	r1, r5
   6905c:	str	r3, [sp]
   69060:	add	r0, r6, r0
   69064:	ldr	r3, [r4, #4]
   69068:	bl	315c0 <fputs@plt+0x204f8>
   6906c:	b	67678 <fputs@plt+0x565b0>
   69070:	ldr	r3, [r4, #8]
   69074:	add	r0, sl, #12
   69078:	str	r3, [sp]
   6907c:	mov	r2, #27
   69080:	ldr	r3, [r4, #4]
   69084:	mov	r1, r5
   69088:	add	r0, r6, r0
   6908c:	bl	315c0 <fputs@plt+0x204f8>
   69090:	b	67678 <fputs@plt+0x565b0>
   69094:	sub	r3, r4, #28
   69098:	str	r3, [sp]
   6909c:	mov	r3, #0
   690a0:	mov	r2, r3
   690a4:	mov	r1, #27
   690a8:	mov	r0, r5
   690ac:	bl	314ac <fputs@plt+0x203e4>
   690b0:	add	r3, sl, #12
   690b4:	add	r3, r6, r3
   690b8:	str	r3, [sp]
   690bc:	mov	r3, #0
   690c0:	mov	r2, r3
   690c4:	mov	r1, #27
   690c8:	mov	r7, r0
   690cc:	mov	r0, r5
   690d0:	bl	314ac <fputs@plt+0x203e4>
   690d4:	ldr	r3, [r4, #-28]	; 0xffffffe4
   690d8:	add	r2, r6, sl
   690dc:	str	r3, [r4, #-24]	; 0xffffffe8
   690e0:	ldr	ip, [r2, #12]
   690e4:	ldr	r3, [r2, #16]
   690e8:	mov	r1, #122	; 0x7a
   690ec:	add	r3, ip, r3
   690f0:	str	r3, [r4, #-20]	; 0xffffffec
   690f4:	mov	r3, #0
   690f8:	str	r3, [sp]
   690fc:	mov	r2, r7
   69100:	mov	r3, r0
   69104:	mov	r0, r5
   69108:	bl	314ac <fputs@plt+0x203e4>
   6910c:	str	r0, [r4, #-28]	; 0xffffffe4
   69110:	b	67678 <fputs@plt+0x565b0>
   69114:	sub	r3, r4, #60	; 0x3c
   69118:	str	r3, [sp]
   6911c:	mov	r3, #0
   69120:	mov	r2, r3
   69124:	mov	r1, #27
   69128:	mov	r0, r5
   6912c:	bl	314ac <fputs@plt+0x203e4>
   69130:	sub	r3, r4, #28
   69134:	str	r3, [sp]
   69138:	mov	r3, #0
   6913c:	mov	r2, r3
   69140:	mov	r1, #27
   69144:	mov	r7, #0
   69148:	mov	r8, r0
   6914c:	mov	r0, r5
   69150:	bl	314ac <fputs@plt+0x203e4>
   69154:	add	r3, sl, #12
   69158:	add	r3, r6, r3
   6915c:	str	r3, [sp]
   69160:	mov	r3, #0
   69164:	mov	r2, r3
   69168:	mov	r1, #27
   6916c:	mov	r9, r0
   69170:	mov	r0, r5
   69174:	bl	314ac <fputs@plt+0x203e4>
   69178:	mov	r2, r9
   6917c:	mov	r1, #122	; 0x7a
   69180:	str	r7, [sp]
   69184:	mov	r3, r0
   69188:	mov	r0, r5
   6918c:	bl	314ac <fputs@plt+0x203e4>
   69190:	ldr	r3, [r4, #-60]	; 0xffffffc4
   69194:	add	r2, r6, sl
   69198:	str	r3, [r4, #-56]	; 0xffffffc8
   6919c:	ldr	ip, [r2, #12]
   691a0:	ldr	r3, [r2, #16]
   691a4:	mov	r1, #122	; 0x7a
   691a8:	add	r3, ip, r3
   691ac:	str	r3, [r4, #-52]	; 0xffffffcc
   691b0:	mov	r2, r8
   691b4:	str	r7, [sp]
   691b8:	mov	r3, r0
   691bc:	mov	r0, r5
   691c0:	bl	314ac <fputs@plt+0x203e4>
   691c4:	str	r0, [r4, #-60]	; 0xffffffc4
   691c8:	b	67678 <fputs@plt+0x565b0>
   691cc:	add	r8, r6, sl
   691d0:	add	r3, r8, #12
   691d4:	add	r2, sp, #104	; 0x68
   691d8:	ldm	r3, {r0, r1}
   691dc:	stm	r2, {r0, r1}
   691e0:	ldr	r0, [sp, #108]	; 0x6c
   691e4:	cmp	r0, #1
   691e8:	bls	6927c <fputs@plt+0x581b4>
   691ec:	ldr	r3, [sp, #104]	; 0x68
   691f0:	ldrb	r1, [r3]
   691f4:	cmp	r1, #35	; 0x23
   691f8:	bne	6927c <fputs@plt+0x581b4>
   691fc:	ldrb	ip, [r3, #1]
   69200:	ldr	r1, [pc, #4064]	; 6a1e8 <fputs@plt+0x59120>
   69204:	add	r1, r1, ip
   69208:	ldrb	r1, [r1, #320]	; 0x140
   6920c:	tst	r1, #4
   69210:	beq	6927c <fputs@plt+0x581b4>
   69214:	add	r7, r6, r7, lsl #4
   69218:	str	r3, [r8, #16]
   6921c:	add	r3, r3, r0
   69220:	str	r3, [r7, #20]
   69224:	ldrb	r7, [r5, #18]
   69228:	cmp	r7, #0
   6922c:	bne	69244 <fputs@plt+0x5817c>
   69230:	ldr	r1, [pc, #4020]	; 6a1ec <fputs@plt+0x59124>
   69234:	mov	r0, r5
   69238:	bl	30e04 <fputs@plt+0x1fd3c>
   6923c:	str	r7, [r8, #12]
   69240:	b	67678 <fputs@plt+0x565b0>
   69244:	mov	r3, #0
   69248:	str	r2, [sp]
   6924c:	mov	r1, #157	; 0x9d
   69250:	mov	r2, r3
   69254:	mov	r0, r5
   69258:	bl	314ac <fputs@plt+0x203e4>
   6925c:	cmp	r0, #0
   69260:	str	r0, [r8, #12]
   69264:	beq	67678 <fputs@plt+0x565b0>
   69268:	add	r1, r0, #28
   6926c:	ldr	r0, [sp, #104]	; 0x68
   69270:	add	r0, r0, #1
   69274:	bl	14b7c <fputs@plt+0x3ab4>
   69278:	b	67678 <fputs@plt+0x565b0>
   6927c:	ldr	r3, [sp, #108]	; 0x6c
   69280:	add	r0, sl, #12
   69284:	str	r3, [sp]
   69288:	mov	r2, #135	; 0x87
   6928c:	ldr	r3, [sp, #104]	; 0x68
   69290:	mov	r1, r5
   69294:	add	r0, r6, r0
   69298:	bl	315c0 <fputs@plt+0x204f8>
   6929c:	add	r2, r6, sl
   692a0:	ldr	r9, [r5]
   692a4:	ldr	fp, [r2, #12]
   692a8:	cmp	fp, #0
   692ac:	beq	67678 <fputs@plt+0x565b0>
   692b0:	ldr	r8, [fp, #8]
   692b4:	ldrb	r3, [r8, #1]
   692b8:	cmp	r3, #0
   692bc:	bne	69308 <fputs@plt+0x58240>
   692c0:	add	r2, r5, #444	; 0x1bc
   692c4:	ldrh	r3, [r2]
   692c8:	add	r3, r3, #1
   692cc:	sxth	r3, r3
   692d0:	strh	r3, [r2]
   692d4:	strh	r3, [fp, #32]
   692d8:	ldr	r3, [r5, #68]	; 0x44
   692dc:	cmp	r3, #0
   692e0:	bne	67678 <fputs@plt+0x565b0>
   692e4:	add	r3, r5, #444	; 0x1bc
   692e8:	ldrsh	r2, [r3]
   692ec:	ldr	r3, [r9, #128]	; 0x80
   692f0:	cmp	r2, r3
   692f4:	ble	67678 <fputs@plt+0x565b0>
   692f8:	ldr	r1, [pc, #3824]	; 6a1f0 <fputs@plt+0x59128>
   692fc:	mov	r0, r5
   69300:	bl	30e04 <fputs@plt+0x1fd3c>
   69304:	b	67678 <fputs@plt+0x565b0>
   69308:	mov	r0, r8
   6930c:	bl	1839c <fputs@plt+0x72d4>
   69310:	ldrb	r3, [r8]
   69314:	cmp	r3, #63	; 0x3f
   69318:	movne	r7, #0
   6931c:	ldrne	r3, [r5, #448]	; 0x1c0
   69320:	mov	sl, r0
   69324:	bne	6944c <fputs@plt+0x58384>
   69328:	mov	r3, #1
   6932c:	sub	r2, r0, #1
   69330:	add	r1, sp, #96	; 0x60
   69334:	add	r0, r8, r3
   69338:	bl	146c4 <fputs@plt+0x35fc>
   6933c:	ldrd	r2, [sp, #96]	; 0x60
   69340:	cmp	r2, #1
   69344:	sbcs	r1, r3, #0
   69348:	movlt	r1, #1
   6934c:	movge	r1, #0
   69350:	sxth	r7, r2
   69354:	strh	r7, [fp, #32]
   69358:	cmp	r0, #0
   6935c:	moveq	r0, r1
   69360:	orrne	r0, r1, #1
   69364:	cmp	r0, #0
   69368:	bne	69380 <fputs@plt+0x582b8>
   6936c:	ldr	r0, [r9, #128]	; 0x80
   69370:	cmp	r0, r2
   69374:	asr	r1, r0, #31
   69378:	sbcs	r3, r1, r3
   6937c:	bge	69394 <fputs@plt+0x582cc>
   69380:	ldr	r2, [r9, #128]	; 0x80
   69384:	ldr	r1, [pc, #3688]	; 6a1f4 <fputs@plt+0x5912c>
   69388:	mov	r0, r5
   6938c:	bl	30e04 <fputs@plt+0x1fd3c>
   69390:	mov	r7, #0
   69394:	add	ip, r5, #444	; 0x1bc
   69398:	ldrd	r2, [sp, #96]	; 0x60
   6939c:	ldrsh	r0, [ip]
   693a0:	cmp	r0, r2
   693a4:	asr	r1, r0, #31
   693a8:	sbcs	r1, r1, r3
   693ac:	strhlt	r2, [ip]
   693b0:	cmp	r7, #0
   693b4:	ble	692d8 <fputs@plt+0x58210>
   693b8:	ldr	r3, [r5, #448]	; 0x1c0
   693bc:	cmp	r7, r3
   693c0:	ble	69400 <fputs@plt+0x58338>
   693c4:	lsl	r2, r7, #2
   693c8:	mov	r3, #0
   693cc:	ldr	r1, [r5, #476]	; 0x1dc
   693d0:	mov	r0, r9
   693d4:	bl	26894 <fputs@plt+0x157cc>
   693d8:	cmp	r0, #0
   693dc:	beq	67678 <fputs@plt+0x565b0>
   693e0:	ldr	r3, [r5, #448]	; 0x1c0
   693e4:	str	r0, [r5, #476]	; 0x1dc
   693e8:	sub	r2, r7, r3
   693ec:	mov	r1, #0
   693f0:	lsl	r2, r2, #2
   693f4:	add	r0, r0, r3, lsl #2
   693f8:	bl	10eac <memset@plt>
   693fc:	str	r7, [r5, #448]	; 0x1c0
   69400:	ldrb	r3, [r8]
   69404:	sub	r7, r7, #-1073741823	; 0xc0000001
   69408:	cmp	r3, #63	; 0x3f
   6940c:	ldr	r3, [r5, #476]	; 0x1dc
   69410:	bne	69420 <fputs@plt+0x58358>
   69414:	ldr	r2, [r3, r7, lsl #2]
   69418:	cmp	r2, #0
   6941c:	bne	692d8 <fputs@plt+0x58210>
   69420:	ldr	r1, [r3, r7, lsl #2]
   69424:	mov	r0, r9
   69428:	bl	1d524 <fputs@plt+0xc45c>
   6942c:	mov	r2, sl
   69430:	mov	r3, #0
   69434:	mov	r1, r8
   69438:	mov	r0, r9
   6943c:	ldr	fp, [r5, #476]	; 0x1dc
   69440:	bl	1edc4 <fputs@plt+0xdcfc>
   69444:	str	r0, [fp, r7, lsl #2]
   69448:	b	692d8 <fputs@plt+0x58210>
   6944c:	cmp	r7, r3
   69450:	bge	69490 <fputs@plt+0x583c8>
   69454:	ldr	r2, [r5, #476]	; 0x1dc
   69458:	ldr	r0, [r2, r7, lsl #2]
   6945c:	add	r7, r7, #1
   69460:	cmp	r0, #0
   69464:	sxth	r7, r7
   69468:	beq	6944c <fputs@plt+0x58384>
   6946c:	mov	r1, r8
   69470:	str	r3, [sp, #32]
   69474:	bl	110a4 <strcmp@plt>
   69478:	ldr	r3, [sp, #32]
   6947c:	cmp	r0, #0
   69480:	bne	6944c <fputs@plt+0x58384>
   69484:	cmp	r7, #0
   69488:	strh	r7, [fp, #32]
   6948c:	bne	693b0 <fputs@plt+0x582e8>
   69490:	add	r3, r5, #444	; 0x1bc
   69494:	ldrh	r7, [r3]
   69498:	add	r7, r7, #1
   6949c:	sxth	r7, r7
   694a0:	strh	r7, [r3]
   694a4:	strh	r7, [fp, #32]
   694a8:	b	693b0 <fputs@plt+0x582e8>
   694ac:	add	r3, r6, sl
   694b0:	ldr	r7, [r4, #-28]	; 0xffffffe4
   694b4:	ldr	r3, [r3, #16]
   694b8:	cmp	r3, #0
   694bc:	beq	694f0 <fputs@plt+0x58428>
   694c0:	add	r2, sl, #12
   694c4:	mov	r3, #1
   694c8:	add	r2, r6, r2
   694cc:	mov	r1, #95	; 0x5f
   694d0:	ldr	r0, [r5]
   694d4:	bl	1efa8 <fputs@plt+0xdee0>
   694d8:	cmp	r0, #0
   694dc:	ldrne	r3, [r0, #4]
   694e0:	strne	r7, [r0, #12]
   694e4:	movne	r7, r0
   694e8:	orrne	r3, r3, #4352	; 0x1100
   694ec:	strne	r3, [r0, #4]
   694f0:	add	r2, r6, sl
   694f4:	str	r7, [r4, #-28]	; 0xffffffe4
   694f8:	ldr	ip, [r2, #12]
   694fc:	ldr	r3, [r2, #16]
   69500:	add	r3, ip, r3
   69504:	str	r3, [r4, #-20]	; 0xffffffec
   69508:	b	67678 <fputs@plt+0x565b0>
   6950c:	ldr	r3, [r4, #-76]	; 0xffffffb4
   69510:	add	r2, r6, sl
   69514:	str	r3, [r4, #-72]	; 0xffffffb8
   69518:	ldr	ip, [r2, #12]
   6951c:	ldr	r3, [r2, #16]
   69520:	mov	r1, #38	; 0x26
   69524:	add	r3, ip, r3
   69528:	str	r3, [r4, #-68]	; 0xffffffbc
   6952c:	sub	r3, r4, #12
   69530:	str	r3, [sp]
   69534:	mov	r0, r5
   69538:	mov	r3, #0
   6953c:	ldr	r2, [r4, #-44]	; 0xffffffd4
   69540:	bl	314ac <fputs@plt+0x203e4>
   69544:	str	r0, [r4, #-76]	; 0xffffffb4
   69548:	b	67678 <fputs@plt+0x565b0>
   6954c:	ldr	r3, [r4, #-12]
   69550:	sub	r7, r4, #64	; 0x40
   69554:	cmp	r3, #0
   69558:	beq	69580 <fputs@plt+0x584b8>
   6955c:	ldr	r1, [r5]
   69560:	ldr	r2, [r3]
   69564:	ldr	r3, [r1, #116]	; 0x74
   69568:	cmp	r2, r3
   6956c:	ble	69580 <fputs@plt+0x584b8>
   69570:	add	r2, r7, #4
   69574:	ldr	r1, [pc, #3196]	; 6a1f8 <fputs@plt+0x59130>
   69578:	mov	r0, r5
   6957c:	bl	30e04 <fputs@plt+0x1fd3c>
   69580:	add	r2, r7, #4
   69584:	ldr	r1, [r4, #-12]
   69588:	mov	r0, r5
   6958c:	bl	3145c <fputs@plt+0x20394>
   69590:	add	r2, r6, sl
   69594:	ldr	ip, [r4, #-60]	; 0xffffffc4
   69598:	ldr	r1, [r2, #12]
   6959c:	ldr	r3, [r2, #16]
   695a0:	ldr	r2, [r4, #-28]	; 0xffffffe4
   695a4:	add	r3, r1, r3
   695a8:	sub	r2, r2, #1
   695ac:	clz	r2, r2
   695b0:	lsr	r2, r2, #5
   695b4:	cmp	r0, #0
   695b8:	moveq	r2, #0
   695bc:	cmp	r2, #0
   695c0:	ldrne	r2, [r0, #4]
   695c4:	orrne	r2, r2, #16
   695c8:	strne	r2, [r0, #4]
   695cc:	str	r0, [r4, #-60]	; 0xffffffc4
   695d0:	str	ip, [r4, #-56]	; 0xffffffc8
   695d4:	str	r3, [r4, #-52]	; 0xffffffcc
   695d8:	b	67678 <fputs@plt+0x565b0>
   695dc:	sub	r2, r4, #44	; 0x2c
   695e0:	mov	r1, #0
   695e4:	mov	r0, r5
   695e8:	bl	3145c <fputs@plt+0x20394>
   695ec:	add	r2, r6, sl
   695f0:	ldr	r1, [r4, #-44]	; 0xffffffd4
   695f4:	ldr	ip, [r2, #12]
   695f8:	ldr	r3, [r2, #16]
   695fc:	str	r1, [r4, #-40]	; 0xffffffd8
   69600:	add	r3, ip, r3
   69604:	str	r3, [r4, #-36]	; 0xffffffdc
   69608:	str	r0, [r4, #-44]	; 0xffffffd4
   6960c:	b	67678 <fputs@plt+0x565b0>
   69610:	add	r8, sl, #12
   69614:	add	r7, r6, r8
   69618:	mov	r2, r7
   6961c:	mov	r1, #0
   69620:	mov	r0, r5
   69624:	bl	3145c <fputs@plt+0x20394>
   69628:	add	r2, r6, sl
   6962c:	ldr	ip, [r6, r8]
   69630:	ldr	r3, [r2, #16]
   69634:	add	r3, ip, r3
   69638:	str	r0, [r6, r8]
   6963c:	str	ip, [r7, #4]
   69640:	str	r3, [r7, #8]
   69644:	b	67678 <fputs@plt+0x565b0>
   69648:	add	r2, r6, sl
   6964c:	mov	r3, #0
   69650:	ldrb	r1, [r4, #-14]
   69654:	mov	r0, r5
   69658:	str	r3, [sp]
   6965c:	ldr	r3, [r2, #12]
   69660:	ldr	r2, [r4, #-28]	; 0xffffffe4
   69664:	bl	314ac <fputs@plt+0x203e4>
   69668:	add	r7, r6, r7, lsl #4
   6966c:	str	r0, [r4, #-28]	; 0xffffffe4
   69670:	ldr	r3, [r7, #20]
   69674:	str	r3, [r4, #-20]	; 0xffffffec
   69678:	b	67678 <fputs@plt+0x565b0>
   6967c:	add	r7, r7, #1
   69680:	mov	r3, #0
   69684:	add	r7, r6, r7, lsl #4
   69688:	str	r3, [r7, #4]
   6968c:	b	67678 <fputs@plt+0x565b0>
   69690:	add	r2, r6, sl
   69694:	add	sl, r2, #12
   69698:	sub	r3, r4, #12
   6969c:	ldm	sl, {r0, r1}
   696a0:	stm	r3, {r0, r1}
   696a4:	mov	r3, #1
   696a8:	str	r3, [r4, #-4]
   696ac:	b	67678 <fputs@plt+0x565b0>
   696b0:	add	r2, r6, sl
   696b4:	mov	r1, #0
   696b8:	ldr	r2, [r2, #12]
   696bc:	ldr	r0, [r5]
   696c0:	bl	2997c <fputs@plt+0x188b4>
   696c4:	ldr	r2, [r4, #-28]	; 0xffffffe4
   696c8:	add	r7, r6, r7, lsl #4
   696cc:	mov	r1, r0
   696d0:	ldr	r0, [r5]
   696d4:	bl	2997c <fputs@plt+0x188b4>
   696d8:	sub	r2, r4, #12
   696dc:	mov	r1, r0
   696e0:	mov	r0, r5
   696e4:	bl	3145c <fputs@plt+0x20394>
   696e8:	sub	r2, r4, #28
   696ec:	ldr	r1, [r4, #-4]
   696f0:	str	r0, [r4, #-28]	; 0xffffffe4
   696f4:	mov	r0, r5
   696f8:	bl	31614 <fputs@plt+0x2054c>
   696fc:	ldr	r3, [r7, #20]
   69700:	str	r3, [r4, #-20]	; 0xffffffec
   69704:	ldr	r3, [r4, #-28]	; 0xffffffe4
   69708:	cmp	r3, #0
   6970c:	ldrne	r2, [r3, #4]
   69710:	orrne	r2, r2, #128	; 0x80
   69714:	strne	r2, [r3, #4]
   69718:	b	67678 <fputs@plt+0x565b0>
   6971c:	ldr	r2, [r4, #-28]	; 0xffffffe4
   69720:	mov	r1, #0
   69724:	ldr	r0, [r5]
   69728:	bl	2997c <fputs@plt+0x188b4>
   6972c:	ldr	r2, [r4, #-60]	; 0xffffffc4
   69730:	add	r7, r6, r7, lsl #4
   69734:	mov	r1, r0
   69738:	ldr	r0, [r5]
   6973c:	bl	2997c <fputs@plt+0x188b4>
   69740:	add	r2, r6, sl
   69744:	ldr	r2, [r2, #12]
   69748:	mov	r1, r0
   6974c:	ldr	r0, [r5]
   69750:	bl	2997c <fputs@plt+0x188b4>
   69754:	sub	r2, r4, #44	; 0x2c
   69758:	mov	r1, r0
   6975c:	mov	r0, r5
   69760:	bl	3145c <fputs@plt+0x20394>
   69764:	sub	r2, r4, #60	; 0x3c
   69768:	ldr	r1, [r4, #-36]	; 0xffffffdc
   6976c:	str	r0, [r4, #-60]	; 0xffffffc4
   69770:	mov	r0, r5
   69774:	bl	31614 <fputs@plt+0x2054c>
   69778:	ldr	r3, [r7, #20]
   6977c:	str	r3, [r4, #-52]	; 0xffffffcc
   69780:	ldr	r3, [r4, #-60]	; 0xffffffc4
   69784:	cmp	r3, #0
   69788:	ldrne	r2, [r3, #4]
   6978c:	orrne	r2, r2, #128	; 0x80
   69790:	strne	r2, [r3, #4]
   69794:	b	67678 <fputs@plt+0x565b0>
   69798:	add	sl, r6, sl
   6979c:	mov	r3, #0
   697a0:	ldrb	r1, [sl, #10]
   697a4:	mov	r0, r5
   697a8:	str	r3, [sp]
   697ac:	ldr	r2, [r4, #-12]
   697b0:	bl	314ac <fputs@plt+0x203e4>
   697b4:	str	r0, [r4, #-12]
   697b8:	ldr	r3, [sl, #12]
   697bc:	ldr	r2, [sl, #16]
   697c0:	add	r3, r3, r2
   697c4:	str	r3, [r4, #-4]
   697c8:	b	67678 <fputs@plt+0x565b0>
   697cc:	mov	r3, #0
   697d0:	str	r3, [sp]
   697d4:	mov	r1, #77	; 0x4d
   697d8:	ldr	r2, [r4, #-28]	; 0xffffffe4
   697dc:	mov	r0, r5
   697e0:	bl	314ac <fputs@plt+0x203e4>
   697e4:	add	r2, r6, sl
   697e8:	str	r0, [r4, #-28]	; 0xffffffe4
   697ec:	ldr	ip, [r2, #12]
   697f0:	ldr	r3, [r2, #16]
   697f4:	add	r3, ip, r3
   697f8:	str	r3, [r4, #-20]	; 0xffffffec
   697fc:	b	67678 <fputs@plt+0x565b0>
   69800:	add	sl, r6, sl
   69804:	mov	r8, #0
   69808:	str	r8, [sp]
   6980c:	mov	r1, #73	; 0x49
   69810:	ldr	r3, [sl, #12]
   69814:	ldr	r2, [r4, #-28]	; 0xffffffe4
   69818:	mov	r0, r5
   6981c:	bl	314ac <fputs@plt+0x203e4>
   69820:	add	r7, r6, r7, lsl #4
   69824:	str	r0, [r4, #-28]	; 0xffffffe4
   69828:	ldr	r3, [r7, #20]
   6982c:	mov	r9, r0
   69830:	str	r3, [r4, #-20]	; 0xffffffec
   69834:	ldr	r3, [sl, #12]
   69838:	cmp	r0, r8
   6983c:	cmpne	r3, r8
   69840:	beq	67678 <fputs@plt+0x565b0>
   69844:	ldrb	r3, [r3]
   69848:	cmp	r3, #101	; 0x65
   6984c:	bne	67678 <fputs@plt+0x565b0>
   69850:	mov	r3, #76	; 0x4c
   69854:	ldr	r0, [r5]
   69858:	ldr	r1, [r9, #16]
   6985c:	strb	r3, [r9]
   69860:	bl	1e430 <fputs@plt+0xd368>
   69864:	str	r8, [r9, #16]
   69868:	b	67678 <fputs@plt+0x565b0>
   6986c:	add	sl, r6, sl
   69870:	mov	r8, #0
   69874:	str	r8, [sp]
   69878:	mov	r1, #148	; 0x94
   6987c:	ldr	r3, [sl, #12]
   69880:	ldr	r2, [r4, #-44]	; 0xffffffd4
   69884:	mov	r0, r5
   69888:	bl	314ac <fputs@plt+0x203e4>
   6988c:	add	r7, r6, r7, lsl #4
   69890:	str	r0, [r4, #-44]	; 0xffffffd4
   69894:	ldr	r3, [r7, #20]
   69898:	mov	r9, r0
   6989c:	str	r3, [r4, #-36]	; 0xffffffdc
   698a0:	ldr	r3, [sl, #12]
   698a4:	cmp	r0, r8
   698a8:	cmpne	r3, r8
   698ac:	beq	67678 <fputs@plt+0x565b0>
   698b0:	ldrb	r3, [r3]
   698b4:	cmp	r3, #101	; 0x65
   698b8:	bne	67678 <fputs@plt+0x565b0>
   698bc:	mov	r3, #77	; 0x4d
   698c0:	ldr	r0, [r5]
   698c4:	ldr	r1, [r9, #16]
   698c8:	strb	r3, [r9]
   698cc:	bl	1e430 <fputs@plt+0xd368>
   698d0:	str	r8, [r9, #16]
   698d4:	b	67678 <fputs@plt+0x565b0>
   698d8:	ldr	r3, [r4, #-12]
   698dc:	add	r2, r6, sl
   698e0:	str	r3, [r4, #-8]
   698e4:	mov	r3, #0
   698e8:	ldrb	r1, [r4, #-14]
   698ec:	mov	r0, r5
   698f0:	str	r3, [sp]
   698f4:	ldr	r2, [r2, #12]
   698f8:	bl	314ac <fputs@plt+0x203e4>
   698fc:	add	r7, r6, r7, lsl #4
   69900:	str	r0, [r4, #-12]
   69904:	ldr	r3, [r7, #20]
   69908:	str	r3, [r4, #-4]
   6990c:	b	67678 <fputs@plt+0x565b0>
   69910:	ldr	r3, [r4, #-12]
   69914:	add	r2, r6, sl
   69918:	str	r3, [r4, #-8]
   6991c:	mov	r3, #0
   69920:	str	r3, [sp]
   69924:	mov	r1, #155	; 0x9b
   69928:	ldr	r2, [r2, #12]
   6992c:	mov	r0, r5
   69930:	bl	314ac <fputs@plt+0x203e4>
   69934:	add	r7, r6, r7, lsl #4
   69938:	str	r0, [r4, #-12]
   6993c:	ldr	r3, [r7, #20]
   69940:	str	r3, [r4, #-4]
   69944:	b	67678 <fputs@plt+0x565b0>
   69948:	ldr	r3, [r4, #-12]
   6994c:	add	r2, r6, sl
   69950:	str	r3, [r4, #-8]
   69954:	mov	r3, #0
   69958:	str	r3, [sp]
   6995c:	mov	r1, #156	; 0x9c
   69960:	ldr	r2, [r2, #12]
   69964:	mov	r0, r5
   69968:	bl	314ac <fputs@plt+0x203e4>
   6996c:	add	r7, r6, r7, lsl #4
   69970:	str	r0, [r4, #-12]
   69974:	ldr	r3, [r7, #20]
   69978:	str	r3, [r4, #-4]
   6997c:	b	67678 <fputs@plt+0x565b0>
   69980:	add	r2, r6, sl
   69984:	mov	r3, #0
   69988:	str	r3, [r2, #12]
   6998c:	b	67678 <fputs@plt+0x565b0>
   69990:	ldr	r2, [r4, #-28]	; 0xffffffe4
   69994:	mov	r1, #0
   69998:	ldr	r0, [r5]
   6999c:	bl	2997c <fputs@plt+0x188b4>
   699a0:	add	r2, r6, sl
   699a4:	ldr	r2, [r2, #12]
   699a8:	mov	r1, r0
   699ac:	ldr	r0, [r5]
   699b0:	bl	2997c <fputs@plt+0x188b4>
   699b4:	mov	r3, #0
   699b8:	str	r3, [sp]
   699bc:	mov	r1, #74	; 0x4a
   699c0:	ldr	r2, [r4, #-60]	; 0xffffffc4
   699c4:	mov	r8, r0
   699c8:	mov	r0, r5
   699cc:	bl	314ac <fputs@plt+0x203e4>
   699d0:	cmp	r0, #0
   699d4:	str	r0, [r4, #-60]	; 0xffffffc4
   699d8:	strne	r8, [r0, #20]
   699dc:	bne	699ec <fputs@plt+0x58924>
   699e0:	mov	r1, r8
   699e4:	ldr	r0, [r5]
   699e8:	bl	1e4b4 <fputs@plt+0xd3ec>
   699ec:	add	r7, r6, r7, lsl #4
   699f0:	sub	r2, r4, #60	; 0x3c
   699f4:	ldr	r1, [r4, #-44]	; 0xffffffd4
   699f8:	mov	r0, r5
   699fc:	bl	31614 <fputs@plt+0x2054c>
   69a00:	ldr	r3, [r7, #20]
   69a04:	str	r3, [r4, #-52]	; 0xffffffcc
   69a08:	b	67678 <fputs@plt+0x565b0>
   69a0c:	ldr	r8, [r4, #-12]
   69a10:	cmp	r8, #0
   69a14:	bne	69a64 <fputs@plt+0x5899c>
   69a18:	ldr	r1, [r4, #-60]	; 0xffffffc4
   69a1c:	ldr	r0, [r5]
   69a20:	bl	1e430 <fputs@plt+0xd368>
   69a24:	ldr	r2, [r4, #-44]	; 0xffffffd4
   69a28:	ldr	r3, [pc, #1996]	; 6a1fc <fputs@plt+0x59134>
   69a2c:	mov	r1, #132	; 0x84
   69a30:	add	r3, r3, r2, lsl #3
   69a34:	str	r3, [sp]
   69a38:	mov	r2, r8
   69a3c:	mov	r3, r8
   69a40:	mov	r0, r5
   69a44:	bl	314ac <fputs@plt+0x203e4>
   69a48:	str	r0, [r4, #-60]	; 0xffffffc4
   69a4c:	add	r2, r6, sl
   69a50:	ldr	ip, [r2, #12]
   69a54:	ldr	r3, [r2, #16]
   69a58:	add	r3, ip, r3
   69a5c:	str	r3, [r4, #-52]	; 0xffffffcc
   69a60:	b	67678 <fputs@plt+0x565b0>
   69a64:	ldr	r3, [r8]
   69a68:	cmp	r3, #1
   69a6c:	mov	r3, #0
   69a70:	bne	69ac4 <fputs@plt+0x589fc>
   69a74:	ldr	r2, [r8, #4]
   69a78:	mov	r1, r8
   69a7c:	ldr	r0, [r5]
   69a80:	ldr	r7, [r2]
   69a84:	str	r3, [r2]
   69a88:	bl	1e4b4 <fputs@plt+0xd3ec>
   69a8c:	cmp	r7, #0
   69a90:	mov	r3, #0
   69a94:	ldrne	r2, [r7, #4]
   69a98:	bicne	r2, r2, #256	; 0x100
   69a9c:	orrne	r2, r2, #512	; 0x200
   69aa0:	strne	r2, [r7, #4]
   69aa4:	ldr	r1, [r4, #-44]	; 0xffffffd4
   69aa8:	str	r3, [sp]
   69aac:	cmp	r1, #0
   69ab0:	mov	r3, r7
   69ab4:	ldr	r2, [r4, #-60]	; 0xffffffc4
   69ab8:	moveq	r1, #79	; 0x4f
   69abc:	movne	r1, #78	; 0x4e
   69ac0:	b	69a40 <fputs@plt+0x58978>
   69ac4:	str	r3, [sp]
   69ac8:	mov	r1, #75	; 0x4b
   69acc:	ldr	r2, [r4, #-60]	; 0xffffffc4
   69ad0:	mov	r0, r5
   69ad4:	bl	314ac <fputs@plt+0x203e4>
   69ad8:	cmp	r0, #0
   69adc:	mov	r1, r0
   69ae0:	str	r0, [r4, #-60]	; 0xffffffc4
   69ae4:	beq	69b0c <fputs@plt+0x58a44>
   69ae8:	ldr	r3, [r4, #-12]
   69aec:	str	r3, [r0, #20]
   69af0:	mov	r0, r5
   69af4:	bl	3142c <fputs@plt+0x20364>
   69af8:	sub	r2, r4, #60	; 0x3c
   69afc:	ldr	r1, [r4, #-44]	; 0xffffffd4
   69b00:	mov	r0, r5
   69b04:	bl	31614 <fputs@plt+0x2054c>
   69b08:	b	69a4c <fputs@plt+0x58984>
   69b0c:	ldr	r1, [r4, #-12]
   69b10:	ldr	r0, [r5]
   69b14:	bl	1e4b4 <fputs@plt+0xd3ec>
   69b18:	b	69af8 <fputs@plt+0x58a30>
   69b1c:	ldr	r3, [r4, #-28]	; 0xffffffe4
   69b20:	add	r2, r6, sl
   69b24:	str	r3, [r4, #-24]	; 0xffffffe8
   69b28:	ldr	ip, [r2, #12]
   69b2c:	ldr	r3, [r2, #16]
   69b30:	mov	r1, #119	; 0x77
   69b34:	add	r3, ip, r3
   69b38:	str	r3, [r4, #-20]	; 0xffffffec
   69b3c:	mov	r3, #0
   69b40:	str	r3, [sp]
   69b44:	mov	r2, r3
   69b48:	mov	r0, r5
   69b4c:	bl	314ac <fputs@plt+0x203e4>
   69b50:	cmp	r0, #0
   69b54:	mov	r1, r0
   69b58:	str	r0, [r4, #-28]	; 0xffffffe4
   69b5c:	beq	69b84 <fputs@plt+0x58abc>
   69b60:	ldr	r3, [r4, #-12]
   69b64:	str	r3, [r0, #20]
   69b68:	ldr	r3, [r0, #4]
   69b6c:	orr	r3, r3, #2097152	; 0x200000
   69b70:	orr	r3, r3, #2048	; 0x800
   69b74:	str	r3, [r0, #4]
   69b78:	mov	r0, r5
   69b7c:	bl	3142c <fputs@plt+0x20364>
   69b80:	b	67678 <fputs@plt+0x565b0>
   69b84:	ldr	r1, [r4, #-12]
   69b88:	ldr	r0, [r5]
   69b8c:	bl	1e428 <fputs@plt+0xd360>
   69b90:	b	67678 <fputs@plt+0x565b0>
   69b94:	mov	r3, #0
   69b98:	str	r3, [sp]
   69b9c:	mov	r1, #75	; 0x4b
   69ba0:	ldr	r2, [r4, #-60]	; 0xffffffc4
   69ba4:	mov	r0, r5
   69ba8:	bl	314ac <fputs@plt+0x203e4>
   69bac:	cmp	r0, #0
   69bb0:	mov	r1, r0
   69bb4:	str	r0, [r4, #-60]	; 0xffffffc4
   69bb8:	beq	69c04 <fputs@plt+0x58b3c>
   69bbc:	ldr	r3, [r4, #-12]
   69bc0:	str	r3, [r0, #20]
   69bc4:	ldr	r3, [r0, #4]
   69bc8:	orr	r3, r3, #2097152	; 0x200000
   69bcc:	orr	r3, r3, #2048	; 0x800
   69bd0:	str	r3, [r0, #4]
   69bd4:	mov	r0, r5
   69bd8:	bl	3142c <fputs@plt+0x20364>
   69bdc:	sub	r2, r4, #60	; 0x3c
   69be0:	ldr	r1, [r4, #-44]	; 0xffffffd4
   69be4:	mov	r0, r5
   69be8:	bl	31614 <fputs@plt+0x2054c>
   69bec:	add	r2, r6, sl
   69bf0:	ldr	ip, [r2, #12]
   69bf4:	ldr	r3, [r2, #16]
   69bf8:	add	r3, ip, r3
   69bfc:	str	r3, [r4, #-52]	; 0xffffffcc
   69c00:	b	67678 <fputs@plt+0x565b0>
   69c04:	ldr	r1, [r4, #-12]
   69c08:	ldr	r0, [r5]
   69c0c:	bl	1e428 <fputs@plt+0xd360>
   69c10:	b	69bdc <fputs@plt+0x58b14>
   69c14:	add	r3, sl, #12
   69c18:	add	r3, r6, r3
   69c1c:	sub	r2, r4, #12
   69c20:	mov	r1, #0
   69c24:	ldr	r0, [r5]
   69c28:	bl	29488 <fputs@plt+0x183c0>
   69c2c:	mov	r7, #0
   69c30:	str	r7, [sp]
   69c34:	mov	r3, r7
   69c38:	ldr	r2, [r4, #-44]	; 0xffffffd4
   69c3c:	mov	r1, #75	; 0x4b
   69c40:	mov	r9, r0
   69c44:	mov	r0, r5
   69c48:	bl	314ac <fputs@plt+0x203e4>
   69c4c:	cmp	r0, r7
   69c50:	mov	r8, r0
   69c54:	str	r0, [r4, #-44]	; 0xffffffd4
   69c58:	beq	69ce0 <fputs@plt+0x58c18>
   69c5c:	mov	r3, r7
   69c60:	mov	r1, r7
   69c64:	str	r7, [sp, #20]
   69c68:	str	r7, [sp, #16]
   69c6c:	str	r7, [sp, #12]
   69c70:	str	r7, [sp, #8]
   69c74:	str	r7, [sp, #4]
   69c78:	str	r7, [sp]
   69c7c:	mov	r2, r9
   69c80:	mov	r0, r5
   69c84:	bl	29b34 <fputs@plt+0x18a6c>
   69c88:	str	r0, [r8, #20]
   69c8c:	ldr	r1, [r4, #-44]	; 0xffffffd4
   69c90:	mov	r0, r5
   69c94:	ldr	r3, [r1, #4]
   69c98:	orr	r3, r3, #2097152	; 0x200000
   69c9c:	orr	r3, r3, #2048	; 0x800
   69ca0:	str	r3, [r1, #4]
   69ca4:	bl	3142c <fputs@plt+0x20364>
   69ca8:	sub	r2, r4, #44	; 0x2c
   69cac:	ldr	r1, [r4, #-28]	; 0xffffffe4
   69cb0:	mov	r0, r5
   69cb4:	bl	31614 <fputs@plt+0x2054c>
   69cb8:	add	r2, r6, sl
   69cbc:	ldr	ip, [r2, #12]
   69cc0:	cmp	ip, #0
   69cc4:	ldrne	r3, [r2, #16]
   69cc8:	ldreq	r3, [r4, #-12]
   69ccc:	ldreq	r2, [r4, #-8]
   69cd0:	addne	r3, ip, r3
   69cd4:	addeq	r3, r3, r2
   69cd8:	str	r3, [r4, #-36]	; 0xffffffdc
   69cdc:	b	67678 <fputs@plt+0x565b0>
   69ce0:	mov	r1, r9
   69ce4:	ldr	r0, [r5]
   69ce8:	bl	1e2b4 <fputs@plt+0xd1ec>
   69cec:	b	69ca8 <fputs@plt+0x58be0>
   69cf0:	ldr	r3, [r4, #-44]	; 0xffffffd4
   69cf4:	add	r2, r6, sl
   69cf8:	str	r3, [r4, #-40]	; 0xffffffd8
   69cfc:	ldr	ip, [r2, #12]
   69d00:	ldr	r3, [r2, #16]
   69d04:	mov	r1, #20
   69d08:	add	r3, ip, r3
   69d0c:	str	r3, [r4, #-36]	; 0xffffffdc
   69d10:	mov	r3, #0
   69d14:	str	r3, [sp]
   69d18:	mov	r2, r3
   69d1c:	mov	r0, r5
   69d20:	bl	314ac <fputs@plt+0x203e4>
   69d24:	cmp	r0, #0
   69d28:	mov	r1, r0
   69d2c:	str	r0, [r4, #-44]	; 0xffffffd4
   69d30:	beq	69d58 <fputs@plt+0x58c90>
   69d34:	ldr	r3, [r4, #-12]
   69d38:	str	r3, [r0, #20]
   69d3c:	ldr	r3, [r0, #4]
   69d40:	orr	r3, r3, #2097152	; 0x200000
   69d44:	orr	r3, r3, #2048	; 0x800
   69d48:	str	r3, [r0, #4]
   69d4c:	mov	r0, r5
   69d50:	bl	3142c <fputs@plt+0x20364>
   69d54:	b	67678 <fputs@plt+0x565b0>
   69d58:	ldr	r1, [r4, #-12]
   69d5c:	ldr	r0, [r5]
   69d60:	bl	1e428 <fputs@plt+0xd360>
   69d64:	b	67678 <fputs@plt+0x565b0>
   69d68:	ldr	r3, [r4, #-60]	; 0xffffffc4
   69d6c:	add	r2, r6, sl
   69d70:	str	r3, [r4, #-56]	; 0xffffffc8
   69d74:	ldr	ip, [r2, #12]
   69d78:	ldr	r3, [r2, #16]
   69d7c:	mov	r1, #136	; 0x88
   69d80:	add	r3, ip, r3
   69d84:	str	r3, [r4, #-52]	; 0xffffffcc
   69d88:	mov	r3, #0
   69d8c:	str	r3, [sp]
   69d90:	mov	r0, r5
   69d94:	ldr	r2, [r4, #-44]	; 0xffffffd4
   69d98:	bl	314ac <fputs@plt+0x203e4>
   69d9c:	cmp	r0, #0
   69da0:	mov	r7, r0
   69da4:	str	r0, [r4, #-60]	; 0xffffffc4
   69da8:	beq	69ddc <fputs@plt+0x58d14>
   69dac:	ldr	r2, [r4, #-12]
   69db0:	cmp	r2, #0
   69db4:	ldreq	r0, [r4, #-28]	; 0xffffffe4
   69db8:	beq	69dc8 <fputs@plt+0x58d00>
   69dbc:	ldr	r1, [r4, #-28]	; 0xffffffe4
   69dc0:	ldr	r0, [r5]
   69dc4:	bl	2997c <fputs@plt+0x188b4>
   69dc8:	str	r0, [r7, #20]
   69dcc:	mov	r0, r5
   69dd0:	ldr	r1, [r4, #-60]	; 0xffffffc4
   69dd4:	bl	3142c <fputs@plt+0x20364>
   69dd8:	b	67678 <fputs@plt+0x565b0>
   69ddc:	ldr	r1, [r4, #-28]	; 0xffffffe4
   69de0:	ldr	r0, [r5]
   69de4:	bl	1e4b4 <fputs@plt+0xd3ec>
   69de8:	ldr	r1, [r4, #-12]
   69dec:	ldr	r0, [r5]
   69df0:	bl	1e430 <fputs@plt+0xd368>
   69df4:	b	67678 <fputs@plt+0x565b0>
   69df8:	ldr	r2, [r4, #-28]	; 0xffffffe4
   69dfc:	ldr	r1, [r4, #-60]	; 0xffffffc4
   69e00:	ldr	r0, [r5]
   69e04:	bl	2997c <fputs@plt+0x188b4>
   69e08:	add	r2, r6, sl
   69e0c:	str	r0, [r4, #-60]	; 0xffffffc4
   69e10:	mov	r1, r0
   69e14:	ldr	r2, [r2, #12]
   69e18:	ldr	r0, [r5]
   69e1c:	bl	2997c <fputs@plt+0x188b4>
   69e20:	str	r0, [r4, #-60]	; 0xffffffc4
   69e24:	b	67678 <fputs@plt+0x565b0>
   69e28:	ldr	r2, [r4, #-28]	; 0xffffffe4
   69e2c:	mov	r1, #0
   69e30:	ldr	r0, [r5]
   69e34:	bl	2997c <fputs@plt+0x188b4>
   69e38:	add	r2, r6, sl
   69e3c:	str	r0, [r4, #-44]	; 0xffffffd4
   69e40:	mov	r1, r0
   69e44:	ldr	r2, [r2, #12]
   69e48:	ldr	r0, [r5]
   69e4c:	bl	2997c <fputs@plt+0x188b4>
   69e50:	str	r0, [r4, #-44]	; 0xffffffd4
   69e54:	b	67678 <fputs@plt+0x565b0>
   69e58:	add	r2, r6, sl
   69e5c:	ldr	r1, [r4, #-28]	; 0xffffffe4
   69e60:	ldr	r2, [r2, #12]
   69e64:	ldr	r0, [r5]
   69e68:	bl	2997c <fputs@plt+0x188b4>
   69e6c:	str	r0, [r4, #-28]	; 0xffffffe4
   69e70:	b	67678 <fputs@plt+0x565b0>
   69e74:	add	sl, r6, sl
   69e78:	mov	r1, #0
   69e7c:	ldr	r2, [sl, #12]
   69e80:	ldr	r0, [r5]
   69e84:	bl	2997c <fputs@plt+0x188b4>
   69e88:	str	r0, [sl, #12]
   69e8c:	b	67678 <fputs@plt+0x565b0>
   69e90:	mov	r3, #0
   69e94:	sub	r2, r4, #60	; 0x3c
   69e98:	mov	r1, r3
   69e9c:	ldr	r0, [r5]
   69ea0:	bl	29488 <fputs@plt+0x183c0>
   69ea4:	ldr	r3, [r4, #-124]	; 0xffffff84
   69ea8:	add	r2, r6, sl
   69eac:	str	r3, [sp, #20]
   69eb0:	mov	r3, #0
   69eb4:	str	r3, [sp, #16]
   69eb8:	ldr	r3, [r2, #12]
   69ebc:	sub	r1, r4, #108	; 0x6c
   69ec0:	str	r3, [sp, #12]
   69ec4:	sub	r3, r4, #172	; 0xac
   69ec8:	str	r3, [sp, #8]
   69ecc:	ldr	r3, [r4, #-156]	; 0xffffff64
   69ed0:	sub	r2, r4, #92	; 0x5c
   69ed4:	str	r3, [sp, #4]
   69ed8:	ldr	r3, [r4, #-28]	; 0xffffffe4
   69edc:	str	r3, [sp]
   69ee0:	mov	r3, r0
   69ee4:	mov	r0, r5
   69ee8:	bl	6ce0c <fputs@plt+0x5bd44>
   69eec:	b	67678 <fputs@plt+0x565b0>
   69ef0:	add	r2, r6, sl
   69ef4:	mov	r3, #2
   69ef8:	str	r3, [r2, #12]
   69efc:	b	67678 <fputs@plt+0x565b0>
   69f00:	mov	r3, #0
   69f04:	str	r3, [r4, #20]
   69f08:	b	67678 <fputs@plt+0x565b0>
   69f0c:	ldr	r3, [r4, #-12]
   69f10:	str	r3, [r4, #-28]	; 0xffffffe4
   69f14:	b	67678 <fputs@plt+0x565b0>
   69f18:	add	r2, r6, sl
   69f1c:	mov	r0, r5
   69f20:	ldr	r3, [r2, #12]
   69f24:	sub	r2, r4, #28
   69f28:	str	r3, [sp]
   69f2c:	ldr	r3, [r4, #-12]
   69f30:	ldr	r1, [r4, #-60]	; 0xffffffc4
   69f34:	bl	36660 <fputs@plt+0x25598>
   69f38:	str	r0, [r4, #-60]	; 0xffffffc4
   69f3c:	b	67678 <fputs@plt+0x565b0>
   69f40:	add	r2, r6, sl
   69f44:	mov	r1, #0
   69f48:	ldr	r3, [r2, #12]
   69f4c:	mov	r0, r5
   69f50:	str	r3, [sp]
   69f54:	sub	r2, r4, #28
   69f58:	ldr	r3, [r4, #-12]
   69f5c:	bl	36660 <fputs@plt+0x25598>
   69f60:	str	r0, [r4, #-28]	; 0xffffffe4
   69f64:	b	67678 <fputs@plt+0x565b0>
   69f68:	ldr	r9, [r5]
   69f6c:	add	r2, r6, sl
   69f70:	ldrb	r3, [r9, #69]	; 0x45
   69f74:	ldr	fp, [r2, #12]
   69f78:	cmp	r3, #0
   69f7c:	bne	69fd0 <fputs@plt+0x58f08>
   69f80:	mov	r0, r5
   69f84:	ldr	r7, [r4, #-12]
   69f88:	bl	5e280 <fputs@plt+0x4d1b8>
   69f8c:	subs	sl, r0, #0
   69f90:	bne	69fd0 <fputs@plt+0x58f08>
   69f94:	ldr	r2, [fp, #12]
   69f98:	ldr	r1, [fp, #16]
   69f9c:	mov	r0, r9
   69fa0:	bl	169b0 <fputs@plt+0x58e8>
   69fa4:	subs	r8, r0, #0
   69fa8:	bne	69ff0 <fputs@plt+0x58f28>
   69fac:	cmp	r7, #0
   69fb0:	bne	69fe0 <fputs@plt+0x58f18>
   69fb4:	mov	r3, r7
   69fb8:	mov	r2, fp
   69fbc:	ldr	r1, [pc, #572]	; 6a200 <fputs@plt+0x59138>
   69fc0:	mov	r0, r5
   69fc4:	bl	30e04 <fputs@plt+0x1fd3c>
   69fc8:	mov	r3, #1
   69fcc:	strb	r3, [r5, #17]
   69fd0:	mov	r1, fp
   69fd4:	mov	r0, r9
   69fd8:	bl	1e2b4 <fputs@plt+0xd1ec>
   69fdc:	b	67678 <fputs@plt+0x565b0>
   69fe0:	ldr	r1, [fp, #12]
   69fe4:	mov	r0, r5
   69fe8:	bl	4abcc <fputs@plt+0x39b04>
   69fec:	b	69fc8 <fputs@plt+0x58f00>
   69ff0:	ldrb	r3, [r8, #55]	; 0x37
   69ff4:	ands	r3, r3, #3
   69ff8:	beq	6a010 <fputs@plt+0x58f48>
   69ffc:	mov	r2, sl
   6a000:	ldr	r1, [pc, #508]	; 6a204 <fputs@plt+0x5913c>
   6a004:	mov	r0, r5
   6a008:	bl	30e04 <fputs@plt+0x1fd3c>
   6a00c:	b	69fd0 <fputs@plt+0x58f08>
   6a010:	ldr	r1, [r8, #24]
   6a014:	mov	r0, r9
   6a018:	str	r3, [sp, #44]	; 0x2c
   6a01c:	bl	17478 <fputs@plt+0x63b0>
   6a020:	ldr	r2, [r9, #16]
   6a024:	ldr	r3, [r8, #12]
   6a028:	ldr	r1, [pc, #568]	; 6a268 <fputs@plt+0x591a0>
   6a02c:	str	r3, [sp, #36]	; 0x24
   6a030:	ldr	r3, [sp, #44]	; 0x2c
   6a034:	ldr	sl, [r2, r0, lsl #4]
   6a038:	ldr	r2, [pc, #560]	; 6a270 <fputs@plt+0x591a8>
   6a03c:	cmp	r0, #1
   6a040:	moveq	r1, r2
   6a044:	str	r1, [sp, #32]
   6a048:	mov	r2, r1
   6a04c:	mov	r7, r0
   6a050:	str	sl, [sp]
   6a054:	mov	r1, #9
   6a058:	mov	r0, r5
   6a05c:	bl	30ec0 <fputs@plt+0x1fdf8>
   6a060:	cmp	r0, #0
   6a064:	bne	69fd0 <fputs@plt+0x58f08>
   6a068:	ldr	r3, [sp, #36]	; 0x24
   6a06c:	cmp	r7, #0
   6a070:	str	sl, [sp]
   6a074:	movne	r1, #12
   6a078:	moveq	r1, #10
   6a07c:	ldr	r3, [r3]
   6a080:	ldr	r2, [r8]
   6a084:	mov	r0, r5
   6a088:	bl	30ec0 <fputs@plt+0x1fdf8>
   6a08c:	subs	sl, r0, #0
   6a090:	bne	69fd0 <fputs@plt+0x58f08>
   6a094:	mov	r0, r5
   6a098:	bl	283d4 <fputs@plt+0x1730c>
   6a09c:	subs	r3, r0, #0
   6a0a0:	str	r3, [sp, #36]	; 0x24
   6a0a4:	beq	69fd0 <fputs@plt+0x58f08>
   6a0a8:	mov	r2, r7
   6a0ac:	mov	r0, r5
   6a0b0:	mov	r1, #1
   6a0b4:	bl	4ab8c <fputs@plt+0x39ac4>
   6a0b8:	ldr	r2, [r9, #16]
   6a0bc:	ldr	r3, [r8]
   6a0c0:	mov	r0, r5
   6a0c4:	str	r3, [sp]
   6a0c8:	ldr	r1, [pc, #312]	; 6a208 <fputs@plt+0x59140>
   6a0cc:	ldr	r3, [sp, #32]
   6a0d0:	ldr	r2, [r2, r7, lsl #4]
   6a0d4:	bl	6c578 <fputs@plt+0x5b4b0>
   6a0d8:	ldr	r3, [r8]
   6a0dc:	ldr	r2, [pc, #296]	; 6a20c <fputs@plt+0x59144>
   6a0e0:	mov	r1, r7
   6a0e4:	mov	r0, r5
   6a0e8:	bl	6c640 <fputs@plt+0x5b578>
   6a0ec:	mov	r1, r7
   6a0f0:	mov	r0, r5
   6a0f4:	bl	289c4 <fputs@plt+0x178fc>
   6a0f8:	mov	r2, r7
   6a0fc:	ldr	r1, [r8, #44]	; 0x2c
   6a100:	mov	r0, r5
   6a104:	bl	6c7c8 <fputs@plt+0x5b700>
   6a108:	str	sl, [sp, #8]
   6a10c:	ldr	r3, [r8]
   6a110:	mov	r2, r7
   6a114:	str	r3, [sp, #4]
   6a118:	str	sl, [sp]
   6a11c:	mov	r3, sl
   6a120:	mov	r1, #126	; 0x7e
   6a124:	ldr	r0, [sp, #36]	; 0x24
   6a128:	bl	28464 <fputs@plt+0x1739c>
   6a12c:	b	69fd0 <fputs@plt+0x58f08>
   6a130:	mov	r0, r5
   6a134:	bl	283d4 <fputs@plt+0x1730c>
   6a138:	subs	r5, r0, #0
   6a13c:	beq	67678 <fputs@plt+0x565b0>
   6a140:	mov	r3, #0
   6a144:	mov	r2, r3
   6a148:	mov	r1, #10
   6a14c:	bl	2883c <fputs@plt+0x17774>
   6a150:	mov	r1, #0
   6a154:	mov	r0, r5
   6a158:	bl	162dc <fputs@plt+0x5214>
   6a15c:	b	67678 <fputs@plt+0x565b0>
   6a160:	add	r2, sl, #12
   6a164:	mov	r3, #0
   6a168:	str	r3, [sp]
   6a16c:	add	r2, r6, r2
   6a170:	sub	r1, r4, #12
   6a174:	mov	r0, r5
   6a178:	bl	64904 <fputs@plt+0x5383c>
   6a17c:	b	67678 <fputs@plt+0x565b0>
   6a180:	add	sl, sl, #12
   6a184:	mov	r3, #0
   6a188:	str	r3, [sp]
   6a18c:	sub	r2, r4, #28
   6a190:	add	r3, r6, sl
   6a194:	sub	r1, r4, #44	; 0x2c
   6a198:	mov	r0, r5
   6a19c:	bl	64904 <fputs@plt+0x5383c>
   6a1a0:	b	67678 <fputs@plt+0x565b0>
   6a1a4:	mov	r3, #0
   6a1a8:	str	r3, [sp]
   6a1ac:	sub	r2, r4, #44	; 0x2c
   6a1b0:	sub	r3, r4, #12
   6a1b4:	sub	r1, r4, #60	; 0x3c
   6a1b8:	mov	r0, r5
   6a1bc:	bl	64904 <fputs@plt+0x5383c>
   6a1c0:	b	67678 <fputs@plt+0x565b0>
   6a1c4:	add	sl, sl, #12
   6a1c8:	mov	r3, #1
   6a1cc:	str	r3, [sp]
   6a1d0:	sub	r2, r4, #28
   6a1d4:	add	r3, r6, sl
   6a1d8:	sub	r1, r4, #44	; 0x2c
   6a1dc:	mov	r0, r5
   6a1e0:	bl	64904 <fputs@plt+0x5383c>
   6a1e4:	b	67678 <fputs@plt+0x565b0>
   6a1e8:			; <UNDEFINED> instruction: 0x00072ab8
   6a1ec:	muleq	r7, sp, sl
   6a1f0:	andeq	r8, r7, r0, ror #21
   6a1f4:			; <UNDEFINED> instruction: 0x00078ab5
   6a1f8:	strdeq	r8, [r7], -r7
   6a1fc:	andeq	r3, r7, r0, lsr #12
   6a200:	andeq	r8, r7, r9, lsl fp
   6a204:	andeq	r8, r7, fp, lsr #22
   6a208:	andeq	r8, r7, r4, ror fp
   6a20c:	andeq	r8, r7, r5, lsr #23
   6a210:	andeq	r8, r7, r9, lsr #23
   6a214:	andeq	r8, r7, r9, ror #23
   6a218:	andeq	r8, r7, r6, lsl #24
   6a21c:	ldrdeq	r9, [r7], -r0
   6a220:	andeq	r8, r7, r4, lsr ip
   6a224:	andeq	r8, r7, sp, asr ip
   6a228:	andeq	r6, r7, r8, asr r8
   6a22c:	andeq	r8, r7, r7, ror ip
   6a230:	strdeq	r8, [r7], -sl
   6a234:	strdeq	r8, [r7], -r3
   6a238:	muleq	r7, sp, ip
   6a23c:	andeq	r8, r7, r2, asr #25
   6a240:	strdeq	r8, [r7], -r0
   6a244:	andeq	r8, r7, pc, asr #26
   6a248:	andeq	r8, r7, r3, lsr #27
   6a24c:	strdeq	r8, [r7], -r8	; <UNPREDICTABLE>
   6a250:	andeq	r5, r7, r8, lsr ip
   6a254:	andeq	r5, r7, r4, asr ip
   6a258:	andeq	r8, r7, ip, lsl #28
   6a25c:	andeq	r8, r7, sl, lsr lr
   6a260:	andeq	r8, r7, r5, ror lr
   6a264:	muleq	r7, r0, lr
   6a268:	andeq	r7, r7, r1, ror fp
   6a26c:	ldrdeq	r8, [r7], -r5
   6a270:	andeq	r7, r7, lr, asr fp
   6a274:	mov	r3, #1
   6a278:	str	r3, [sp]
   6a27c:	sub	r2, r4, #44	; 0x2c
   6a280:	sub	r3, r4, #12
   6a284:	sub	r1, r4, #60	; 0x3c
   6a288:	mov	r0, r5
   6a28c:	bl	64904 <fputs@plt+0x5383c>
   6a290:	b	67678 <fputs@plt+0x565b0>
   6a294:	ldr	r3, [r4, #-44]	; 0xffffffd4
   6a298:	add	r2, r6, sl
   6a29c:	str	r3, [sp, #36]	; 0x24
   6a2a0:	ldr	r3, [r2, #12]
   6a2a4:	ldr	r8, [r4, #-12]
   6a2a8:	str	r3, [sp, #44]	; 0x2c
   6a2ac:	ldr	r3, [r2, #16]
   6a2b0:	ldr	r7, [r5, #492]	; 0x1ec
   6a2b4:	str	r3, [sp, #48]	; 0x30
   6a2b8:	mov	r3, #0
   6a2bc:	str	r3, [r5, #492]	; 0x1ec
   6a2c0:	ldr	r3, [r5, #68]	; 0x44
   6a2c4:	ldr	r9, [r5]
   6a2c8:	cmp	r3, #0
   6a2cc:	bne	6a500 <fputs@plt+0x59438>
   6a2d0:	cmp	r7, #0
   6a2d4:	beq	6a500 <fputs@plt+0x59438>
   6a2d8:	ldr	r3, [r7]
   6a2dc:	ldr	r1, [r7, #20]
   6a2e0:	mov	r0, r9
   6a2e4:	str	r3, [sp, #32]
   6a2e8:	bl	17478 <fputs@plt+0x63b0>
   6a2ec:	mov	fp, r8
   6a2f0:	str	r8, [r7, #28]
   6a2f4:	mov	sl, r0
   6a2f8:	cmp	fp, #0
   6a2fc:	bne	6a480 <fputs@plt+0x593b8>
   6a300:	ldr	r3, [sp, #32]
   6a304:	mov	r0, r3
   6a308:	str	r3, [sp, #96]	; 0x60
   6a30c:	bl	1839c <fputs@plt+0x72d4>
   6a310:	ldr	r2, [r9, #16]
   6a314:	lsl	r3, sl, #4
   6a318:	add	r1, r2, r3
   6a31c:	ldr	r2, [r2, sl, lsl #4]
   6a320:	str	r5, [sp, #104]	; 0x68
   6a324:	str	r2, [sp, #116]	; 0x74
   6a328:	ldr	r2, [r1, #12]
   6a32c:	str	r3, [sp, #56]	; 0x38
   6a330:	str	r2, [sp, #108]	; 0x6c
   6a334:	ldr	r2, [pc, #-288]	; 6a21c <fputs@plt+0x59154>
   6a338:	str	r2, [sp, #120]	; 0x78
   6a33c:	add	r2, sp, #96	; 0x60
   6a340:	str	r2, [sp, #124]	; 0x7c
   6a344:	sub	r2, sl, #1
   6a348:	clz	r2, r2
   6a34c:	lsr	r2, r2, #5
   6a350:	str	r2, [sp, #112]	; 0x70
   6a354:	str	r0, [sp, #100]	; 0x64
   6a358:	cmp	r8, #0
   6a35c:	bne	6a48c <fputs@plt+0x593c4>
   6a360:	ldr	r1, [r7, #12]
   6a364:	add	r0, sp, #104	; 0x68
   6a368:	bl	31bf8 <fputs@plt+0x20b30>
   6a36c:	cmp	r0, #0
   6a370:	bne	6a500 <fputs@plt+0x59438>
   6a374:	ldrb	r3, [r9, #149]	; 0x95
   6a378:	cmp	r3, #0
   6a37c:	bne	6a43c <fputs@plt+0x59374>
   6a380:	mov	r0, r5
   6a384:	bl	283d4 <fputs@plt+0x1730c>
   6a388:	subs	r3, r0, #0
   6a38c:	str	r3, [sp, #52]	; 0x34
   6a390:	beq	6a500 <fputs@plt+0x59438>
   6a394:	mov	r2, sl
   6a398:	mov	r1, r8
   6a39c:	mov	r0, r5
   6a3a0:	bl	4ab8c <fputs@plt+0x39ac4>
   6a3a4:	ldr	r3, [sp, #44]	; 0x2c
   6a3a8:	ldr	r2, [sp, #36]	; 0x24
   6a3ac:	ldr	r1, [sp, #36]	; 0x24
   6a3b0:	sub	r2, r3, r2
   6a3b4:	ldr	r3, [sp, #48]	; 0x30
   6a3b8:	mov	r0, r9
   6a3bc:	add	r2, r2, r3
   6a3c0:	mov	r3, #0
   6a3c4:	bl	1edc4 <fputs@plt+0xdcfc>
   6a3c8:	ldr	r3, [r9, #16]
   6a3cc:	ldr	r1, [pc, #-356]	; 6a270 <fputs@plt+0x591a8>
   6a3d0:	cmp	sl, #1
   6a3d4:	ldr	r2, [r3, sl, lsl #4]
   6a3d8:	str	r0, [sp, #8]
   6a3dc:	ldr	r3, [r7, #4]
   6a3e0:	mov	fp, r0
   6a3e4:	str	r3, [sp, #4]
   6a3e8:	ldr	r3, [sp, #32]
   6a3ec:	mov	r0, r5
   6a3f0:	str	r3, [sp]
   6a3f4:	ldr	r3, [pc, #-404]	; 6a268 <fputs@plt+0x591a0>
   6a3f8:	moveq	r3, r1
   6a3fc:	ldr	r1, [pc, #-500]	; 6a210 <fputs@plt+0x59148>
   6a400:	bl	6c578 <fputs@plt+0x5b4b0>
   6a404:	mov	r1, fp
   6a408:	mov	r0, r9
   6a40c:	bl	1d524 <fputs@plt+0xc45c>
   6a410:	mov	r1, sl
   6a414:	mov	r0, r5
   6a418:	bl	289c4 <fputs@plt+0x178fc>
   6a41c:	ldr	r2, [sp, #32]
   6a420:	ldr	r1, [pc, #-532]	; 6a214 <fputs@plt+0x5914c>
   6a424:	mov	r0, r9
   6a428:	bl	3808c <fputs@plt+0x26fc4>
   6a42c:	mov	r1, sl
   6a430:	mov	r2, r0
   6a434:	ldr	r0, [sp, #52]	; 0x34
   6a438:	bl	28614 <fputs@plt+0x1754c>
   6a43c:	ldrb	r3, [r9, #149]	; 0x95
   6a440:	cmp	r3, #0
   6a444:	beq	6a500 <fputs@plt+0x59438>
   6a448:	ldr	r2, [sp, #56]	; 0x38
   6a44c:	ldr	r3, [r9, #16]
   6a450:	ldr	r1, [sp, #32]
   6a454:	add	r3, r3, r2
   6a458:	mov	r2, r7
   6a45c:	ldr	r0, [r3, #12]
   6a460:	add	r0, r0, #40	; 0x28
   6a464:	bl	1df64 <fputs@plt+0xce9c>
   6a468:	subs	r5, r0, #0
   6a46c:	beq	6a4d0 <fputs@plt+0x59408>
   6a470:	mov	r0, r9
   6a474:	bl	1a2d0 <fputs@plt+0x9208>
   6a478:	mov	r7, r5
   6a47c:	b	6a500 <fputs@plt+0x59438>
   6a480:	str	r7, [fp, #4]
   6a484:	ldr	fp, [fp, #28]
   6a488:	b	6a2f8 <fputs@plt+0x59230>
   6a48c:	ldr	r1, [r8, #8]
   6a490:	add	r0, sp, #104	; 0x68
   6a494:	bl	31b2c <fputs@plt+0x20a64>
   6a498:	cmp	r0, #0
   6a49c:	bne	6a4fc <fputs@plt+0x59434>
   6a4a0:	ldr	r1, [r8, #16]
   6a4a4:	add	r0, sp, #104	; 0x68
   6a4a8:	bl	31bf8 <fputs@plt+0x20b30>
   6a4ac:	cmp	r0, #0
   6a4b0:	bne	6a4fc <fputs@plt+0x59434>
   6a4b4:	ldr	r1, [r8, #20]
   6a4b8:	add	r0, sp, #104	; 0x68
   6a4bc:	bl	31ca0 <fputs@plt+0x20bd8>
   6a4c0:	cmp	r0, #0
   6a4c4:	bne	6a4fc <fputs@plt+0x59434>
   6a4c8:	ldr	r8, [r8, #28]
   6a4cc:	b	6a358 <fputs@plt+0x59290>
   6a4d0:	ldr	r0, [r7, #20]
   6a4d4:	ldr	r3, [r7, #24]
   6a4d8:	cmp	r0, r3
   6a4dc:	bne	6a478 <fputs@plt+0x593b0>
   6a4e0:	ldr	r1, [r7, #4]
   6a4e4:	add	r0, r0, #8
   6a4e8:	bl	14ef8 <fputs@plt+0x3e30>
   6a4ec:	ldr	r3, [r0, #60]	; 0x3c
   6a4f0:	str	r3, [r7, #32]
   6a4f4:	str	r7, [r0, #60]	; 0x3c
   6a4f8:	b	6a478 <fputs@plt+0x593b0>
   6a4fc:	mov	r8, fp
   6a500:	mov	r1, r7
   6a504:	mov	r0, r9
   6a508:	bl	1e880 <fputs@plt+0xd7b8>
   6a50c:	mov	r1, r8
   6a510:	mov	r0, r9
   6a514:	bl	1e820 <fputs@plt+0xd758>
   6a518:	b	67678 <fputs@plt+0x565b0>
   6a51c:	ldr	r3, [r4, #-76]	; 0xffffffb4
   6a520:	add	r2, r6, sl
   6a524:	str	r3, [sp, #32]
   6a528:	ldr	r3, [r4, #-60]	; 0xffffffc4
   6a52c:	sub	r1, r4, #108	; 0x6c
   6a530:	str	r3, [sp, #64]	; 0x40
   6a534:	ldr	r3, [r4, #-56]	; 0xffffffc8
   6a538:	ldr	fp, [r4, #-28]	; 0xffffffe4
   6a53c:	str	r3, [sp, #48]	; 0x30
   6a540:	ldr	r3, [r2, #12]
   6a544:	ldr	r8, [r5]
   6a548:	str	r3, [sp, #52]	; 0x34
   6a54c:	ldr	r3, [r4, #-156]	; 0xffffff64
   6a550:	str	r3, [sp, #44]	; 0x2c
   6a554:	ldr	r3, [r4, #-124]	; 0xffffff84
   6a558:	str	r3, [sp, #56]	; 0x38
   6a55c:	ldr	r3, [sp, #44]	; 0x2c
   6a560:	cmp	r3, #0
   6a564:	beq	6a594 <fputs@plt+0x594cc>
   6a568:	ldr	r3, [r4, #-88]	; 0xffffffa8
   6a56c:	cmp	r3, #0
   6a570:	streq	r1, [sp, #96]	; 0x60
   6a574:	moveq	sl, #1
   6a578:	beq	6a5ac <fputs@plt+0x594e4>
   6a57c:	ldr	r1, [pc, #-876]	; 6a218 <fputs@plt+0x59150>
   6a580:	mov	r0, r5
   6a584:	bl	30e04 <fputs@plt+0x1fd3c>
   6a588:	mov	r9, #0
   6a58c:	mov	r7, #0
   6a590:	b	6a7c4 <fputs@plt+0x596fc>
   6a594:	add	r3, sp, #96	; 0x60
   6a598:	sub	r2, r4, #92	; 0x5c
   6a59c:	mov	r0, r5
   6a5a0:	bl	30ffc <fputs@plt+0x1ff34>
   6a5a4:	subs	sl, r0, #0
   6a5a8:	blt	6a588 <fputs@plt+0x594c0>
   6a5ac:	cmp	fp, #0
   6a5b0:	beq	6a588 <fputs@plt+0x594c0>
   6a5b4:	ldrb	r7, [r8, #69]	; 0x45
   6a5b8:	cmp	r7, #0
   6a5bc:	bne	6a588 <fputs@plt+0x594c0>
   6a5c0:	ldrb	r3, [r8, #149]	; 0x95
   6a5c4:	cmp	r3, #0
   6a5c8:	cmpne	sl, #1
   6a5cc:	beq	6a5e0 <fputs@plt+0x59518>
   6a5d0:	ldr	r1, [fp, #12]
   6a5d4:	mov	r0, r8
   6a5d8:	bl	1d524 <fputs@plt+0xc45c>
   6a5dc:	str	r7, [fp, #12]
   6a5e0:	mov	r1, fp
   6a5e4:	mov	r0, r5
   6a5e8:	bl	5f734 <fputs@plt+0x4e66c>
   6a5ec:	ldrb	r3, [r8, #149]	; 0x95
   6a5f0:	cmp	r3, #0
   6a5f4:	bne	6a628 <fputs@plt+0x59560>
   6a5f8:	cmp	r0, #0
   6a5fc:	ldr	r3, [r4, #-88]	; 0xffffffa8
   6a600:	clz	r3, r3
   6a604:	lsr	r3, r3, #5
   6a608:	moveq	r3, #0
   6a60c:	cmp	r3, #0
   6a610:	beq	6a628 <fputs@plt+0x59560>
   6a614:	ldr	r3, [r8, #16]
   6a618:	ldr	r2, [r0, #64]	; 0x40
   6a61c:	ldr	r3, [r3, #28]
   6a620:	cmp	r2, r3
   6a624:	moveq	sl, #1
   6a628:	ldrb	r3, [r8, #69]	; 0x45
   6a62c:	cmp	r3, #0
   6a630:	bne	6a588 <fputs@plt+0x594c0>
   6a634:	ldr	r3, [r5]
   6a638:	lsl	r2, sl, #4
   6a63c:	str	r2, [sp, #72]	; 0x48
   6a640:	ldr	r3, [r3, #16]
   6a644:	mov	r1, fp
   6a648:	add	r2, r3, r2
   6a64c:	ldr	r3, [r3, sl, lsl #4]
   6a650:	add	r0, sp, #104	; 0x68
   6a654:	str	r3, [sp, #116]	; 0x74
   6a658:	ldr	r3, [r2, #12]
   6a65c:	str	r5, [sp, #104]	; 0x68
   6a660:	str	r3, [sp, #108]	; 0x6c
   6a664:	ldr	r3, [pc, #-1104]	; 6a21c <fputs@plt+0x59154>
   6a668:	str	r3, [sp, #120]	; 0x78
   6a66c:	ldr	r3, [sp, #96]	; 0x60
   6a670:	str	r3, [sp, #124]	; 0x7c
   6a674:	sub	r3, sl, #1
   6a678:	clz	r3, r3
   6a67c:	lsr	r3, r3, #5
   6a680:	str	r3, [sp, #112]	; 0x70
   6a684:	bl	31a54 <fputs@plt+0x2098c>
   6a688:	subs	r9, r0, #0
   6a68c:	bne	6a588 <fputs@plt+0x594c0>
   6a690:	mov	r1, fp
   6a694:	mov	r0, r5
   6a698:	bl	5f734 <fputs@plt+0x4e66c>
   6a69c:	subs	r3, r0, #0
   6a6a0:	str	r3, [sp, #36]	; 0x24
   6a6a4:	bne	6a6b8 <fputs@plt+0x595f0>
   6a6a8:	ldrb	r3, [r8, #148]	; 0x94
   6a6ac:	cmp	r3, #1
   6a6b0:	strbeq	r3, [r8, #150]	; 0x96
   6a6b4:	b	6a588 <fputs@plt+0x594c0>
   6a6b8:	ldr	r3, [sp, #36]	; 0x24
   6a6bc:	ldrb	r7, [r3, #42]	; 0x2a
   6a6c0:	ands	r7, r7, #16
   6a6c4:	ldrne	r1, [pc, #-1196]	; 6a220 <fputs@plt+0x59158>
   6a6c8:	bne	6a770 <fputs@plt+0x596a8>
   6a6cc:	ldr	r1, [sp, #96]	; 0x60
   6a6d0:	mov	r0, r8
   6a6d4:	bl	1ee10 <fputs@plt+0xdd48>
   6a6d8:	subs	r9, r0, #0
   6a6dc:	beq	6a588 <fputs@plt+0x594c0>
   6a6e0:	mov	r1, r9
   6a6e4:	mov	r0, r5
   6a6e8:	bl	31090 <fputs@plt+0x1ffc8>
   6a6ec:	subs	r3, r0, #0
   6a6f0:	str	r3, [sp, #68]	; 0x44
   6a6f4:	bne	6a7c4 <fputs@plt+0x596fc>
   6a6f8:	ldr	r3, [r8, #16]
   6a6fc:	lsl	r2, sl, #4
   6a700:	add	r3, r3, r2
   6a704:	mov	r1, r9
   6a708:	ldr	r0, [r3, #12]
   6a70c:	add	r0, r0, #40	; 0x28
   6a710:	bl	14ef8 <fputs@plt+0x3e30>
   6a714:	cmp	r0, #0
   6a718:	beq	6a74c <fputs@plt+0x59684>
   6a71c:	ldr	r3, [sp, #56]	; 0x38
   6a720:	cmp	r3, #0
   6a724:	bne	6a73c <fputs@plt+0x59674>
   6a728:	ldr	r2, [sp, #96]	; 0x60
   6a72c:	ldr	r1, [pc, #-1296]	; 6a224 <fputs@plt+0x5915c>
   6a730:	mov	r0, r5
   6a734:	bl	30e04 <fputs@plt+0x1fd3c>
   6a738:	b	6a58c <fputs@plt+0x594c4>
   6a73c:	mov	r1, sl
   6a740:	mov	r0, r5
   6a744:	bl	4ab3c <fputs@plt+0x39a74>
   6a748:	b	6a58c <fputs@plt+0x594c4>
   6a74c:	ldr	r3, [sp, #36]	; 0x24
   6a750:	mov	r2, #7
   6a754:	ldr	r1, [pc, #-1332]	; 6a228 <fputs@plt+0x59160>
   6a758:	ldr	r7, [r3]
   6a75c:	mov	r0, r7
   6a760:	bl	24e58 <fputs@plt+0x13d90>
   6a764:	subs	sl, r0, #0
   6a768:	bne	6a77c <fputs@plt+0x596b4>
   6a76c:	ldr	r1, [pc, #-1352]	; 6a22c <fputs@plt+0x59164>
   6a770:	mov	r0, r5
   6a774:	bl	30e04 <fputs@plt+0x1fd3c>
   6a778:	b	6a58c <fputs@plt+0x594c4>
   6a77c:	ldr	r3, [sp, #36]	; 0x24
   6a780:	ldr	r3, [r3, #12]
   6a784:	cmp	r3, #0
   6a788:	ldr	r3, [sp, #32]
   6a78c:	beq	6a82c <fputs@plt+0x59764>
   6a790:	cmp	r3, #49	; 0x31
   6a794:	beq	6a84c <fputs@plt+0x59784>
   6a798:	ldr	r0, [sp, #32]
   6a79c:	ldr	r1, [pc, #-1396]	; 6a230 <fputs@plt+0x59168>
   6a7a0:	cmp	r0, #35	; 0x23
   6a7a4:	mov	r7, #0
   6a7a8:	ldr	r2, [pc, #-1404]	; 6a234 <fputs@plt+0x5916c>
   6a7ac:	str	r7, [sp]
   6a7b0:	movne	r2, r1
   6a7b4:	mov	r3, fp
   6a7b8:	ldr	r1, [pc, #-1416]	; 6a238 <fputs@plt+0x59170>
   6a7bc:	mov	r0, r5
   6a7c0:	bl	30e04 <fputs@plt+0x1fd3c>
   6a7c4:	mov	r1, r9
   6a7c8:	mov	r0, r8
   6a7cc:	bl	1d524 <fputs@plt+0xc45c>
   6a7d0:	mov	r1, fp
   6a7d4:	mov	r0, r8
   6a7d8:	bl	1e2b4 <fputs@plt+0xd1ec>
   6a7dc:	ldr	r1, [sp, #48]	; 0x30
   6a7e0:	mov	r0, r8
   6a7e4:	bl	1d78c <fputs@plt+0xc6c4>
   6a7e8:	ldr	r1, [sp, #52]	; 0x34
   6a7ec:	mov	r0, r8
   6a7f0:	bl	1e430 <fputs@plt+0xd368>
   6a7f4:	ldr	r3, [r5, #492]	; 0x1ec
   6a7f8:	cmp	r3, #0
   6a7fc:	bne	6a80c <fputs@plt+0x59744>
   6a800:	mov	r1, r7
   6a804:	mov	r0, r8
   6a808:	bl	1e880 <fputs@plt+0xd7b8>
   6a80c:	ldr	r3, [r4, #-88]	; 0xffffffa8
   6a810:	cmp	r3, #0
   6a814:	subeq	r2, r4, #108	; 0x6c
   6a818:	subne	r2, r4, #92	; 0x5c
   6a81c:	sub	r3, r4, #156	; 0x9c
   6a820:	ldm	r2, {r0, r1}
   6a824:	stm	r3, {r0, r1}
   6a828:	b	67678 <fputs@plt+0x565b0>
   6a82c:	cmp	r3, #49	; 0x31
   6a830:	bne	6a84c <fputs@plt+0x59784>
   6a834:	mov	r3, #0
   6a838:	mov	r2, fp
   6a83c:	ldr	r1, [pc, #-1544]	; 6a23c <fputs@plt+0x59174>
   6a840:	mov	r0, r5
   6a844:	bl	30e04 <fputs@plt+0x1fd3c>
   6a848:	b	6a58c <fputs@plt+0x594c4>
   6a84c:	ldr	r3, [sp, #36]	; 0x24
   6a850:	mov	r0, r8
   6a854:	ldr	r1, [r3, #64]	; 0x40
   6a858:	bl	17478 <fputs@plt+0x63b0>
   6a85c:	ldr	r3, [r8, #16]
   6a860:	ldr	r2, [r3, r0, lsl #4]
   6a864:	mov	sl, r0
   6a868:	str	r2, [sp, #56]	; 0x38
   6a86c:	ldr	r2, [sp, #44]	; 0x2c
   6a870:	cmp	r2, #0
   6a874:	ldr	r2, [sp, #44]	; 0x2c
   6a878:	ldrne	r3, [r3, #16]
   6a87c:	ldreq	r3, [sp, #56]	; 0x38
   6a880:	adds	r1, r2, #0
   6a884:	movne	r1, #1
   6a888:	cmp	r0, #1
   6a88c:	orreq	r1, r1, #1
   6a890:	cmp	r1, #0
   6a894:	str	r3, [sp]
   6a898:	moveq	r1, #7
   6a89c:	mov	r3, r7
   6a8a0:	movne	r1, #5
   6a8a4:	mov	r2, r9
   6a8a8:	mov	r0, r5
   6a8ac:	bl	30ec0 <fputs@plt+0x1fdf8>
   6a8b0:	subs	r7, r0, #0
   6a8b4:	bne	6a58c <fputs@plt+0x594c4>
   6a8b8:	ldr	r3, [sp, #56]	; 0x38
   6a8bc:	ldr	r1, [pc, #-1628]	; 6a268 <fputs@plt+0x591a0>
   6a8c0:	cmp	sl, #1
   6a8c4:	str	r3, [sp]
   6a8c8:	ldr	r2, [pc, #-1632]	; 6a270 <fputs@plt+0x591a8>
   6a8cc:	mov	r3, r7
   6a8d0:	movne	r2, r1
   6a8d4:	mov	r0, r5
   6a8d8:	mov	r1, #18
   6a8dc:	bl	30ec0 <fputs@plt+0x1fdf8>
   6a8e0:	subs	sl, r0, #0
   6a8e4:	bne	6a7c4 <fputs@plt+0x596fc>
   6a8e8:	ldr	r3, [sp, #32]
   6a8ec:	mov	r2, #36	; 0x24
   6a8f0:	cmp	r3, #49	; 0x31
   6a8f4:	moveq	r3, #35	; 0x23
   6a8f8:	str	r3, [sp, #32]
   6a8fc:	mov	r0, r8
   6a900:	mov	r3, #0
   6a904:	bl	1f9d8 <fputs@plt+0xe910>
   6a908:	subs	r7, r0, #0
   6a90c:	beq	6a7c4 <fputs@plt+0x596fc>
   6a910:	str	r9, [r7]
   6a914:	ldr	r1, [fp, #16]
   6a918:	mov	r0, r8
   6a91c:	bl	201a4 <fputs@plt+0xf0dc>
   6a920:	ldr	r3, [r8, #16]
   6a924:	ldr	r2, [sp, #72]	; 0x48
   6a928:	ldr	r1, [sp, #52]	; 0x34
   6a92c:	add	r3, r3, r2
   6a930:	mov	r2, #1
   6a934:	ldr	r3, [r3, #12]
   6a938:	mov	r9, sl
   6a93c:	str	r3, [r7, #20]
   6a940:	ldr	r3, [sp, #36]	; 0x24
   6a944:	ldr	r3, [r3, #64]	; 0x40
   6a948:	str	r3, [r7, #24]
   6a94c:	ldrb	r3, [sp, #64]	; 0x40
   6a950:	strb	r3, [r7, #8]
   6a954:	ldr	r3, [sp, #32]
   6a958:	cmp	r3, #35	; 0x23
   6a95c:	movne	r3, #2
   6a960:	moveq	r3, #1
   6a964:	strb	r3, [r7, #9]
   6a968:	str	r0, [r7, #4]
   6a96c:	mov	r0, r8
   6a970:	bl	21e40 <fputs@plt+0x10d78>
   6a974:	ldr	r1, [sp, #48]	; 0x30
   6a978:	str	r0, [r7, #12]
   6a97c:	mov	r0, r8
   6a980:	bl	2023c <fputs@plt+0xf174>
   6a984:	str	r0, [r7, #16]
   6a988:	str	r7, [r5, #492]	; 0x1ec
   6a98c:	b	6a7c4 <fputs@plt+0x596fc>
   6a990:	add	r2, r6, sl
   6a994:	mov	r3, #35	; 0x23
   6a998:	str	r3, [r2, #12]
   6a99c:	b	67678 <fputs@plt+0x565b0>
   6a9a0:	add	r2, r6, sl
   6a9a4:	mov	r3, #31
   6a9a8:	str	r3, [r2, #12]
   6a9ac:	b	67678 <fputs@plt+0x565b0>
   6a9b0:	mov	r3, #49	; 0x31
   6a9b4:	str	r3, [r4, #-12]
   6a9b8:	b	67678 <fputs@plt+0x565b0>
   6a9bc:	mov	r3, #35	; 0x23
   6a9c0:	str	r3, [r4, #20]
   6a9c4:	b	67678 <fputs@plt+0x565b0>
   6a9c8:	add	r2, r6, sl
   6a9cc:	ldrb	r3, [r2, #10]
   6a9d0:	str	r3, [r2, #12]
   6a9d4:	mov	r3, #0
   6a9d8:	str	r3, [r2, #16]
   6a9dc:	b	67678 <fputs@plt+0x565b0>
   6a9e0:	add	r2, r6, sl
   6a9e4:	mov	r3, #110	; 0x6e
   6a9e8:	str	r3, [r4, #-28]	; 0xffffffe4
   6a9ec:	ldr	r3, [r2, #12]
   6a9f0:	str	r3, [r4, #-24]	; 0xffffffe8
   6a9f4:	b	67678 <fputs@plt+0x565b0>
   6a9f8:	mov	r3, #0
   6a9fc:	str	r3, [r4, #20]
   6aa00:	b	67678 <fputs@plt+0x565b0>
   6aa04:	add	r2, r6, sl
   6aa08:	ldr	r3, [r2, #12]
   6aa0c:	str	r3, [r4, #-12]
   6aa10:	b	67678 <fputs@plt+0x565b0>
   6aa14:	ldr	r3, [r4, #-28]	; 0xffffffe4
   6aa18:	ldr	r2, [r4, #-12]
   6aa1c:	ldr	r1, [r3, #32]
   6aa20:	str	r2, [r1, #28]
   6aa24:	str	r2, [r3, #32]
   6aa28:	b	67678 <fputs@plt+0x565b0>
   6aa2c:	ldr	r3, [r4, #-12]
   6aa30:	str	r3, [r3, #32]
   6aa34:	b	67678 <fputs@plt+0x565b0>
   6aa38:	add	r2, r6, sl
   6aa3c:	add	sl, r2, #12
   6aa40:	sub	r3, r4, #28
   6aa44:	ldm	sl, {r0, r1}
   6aa48:	stm	r3, {r0, r1}
   6aa4c:	ldr	r1, [pc, #-2068]	; 6a240 <fputs@plt+0x59178>
   6aa50:	mov	r0, r5
   6aa54:	bl	30e04 <fputs@plt+0x1fd3c>
   6aa58:	b	67678 <fputs@plt+0x565b0>
   6aa5c:	ldr	r1, [pc, #-2080]	; 6a244 <fputs@plt+0x5917c>
   6aa60:	mov	r0, r5
   6aa64:	bl	30e04 <fputs@plt+0x1fd3c>
   6aa68:	b	67678 <fputs@plt+0x565b0>
   6aa6c:	ldr	r1, [pc, #-2092]	; 6a248 <fputs@plt+0x59180>
   6aa70:	mov	r0, r5
   6aa74:	bl	30e04 <fputs@plt+0x1fd3c>
   6aa78:	b	67678 <fputs@plt+0x565b0>
   6aa7c:	add	r2, r6, sl
   6aa80:	ldr	r5, [r5]
   6aa84:	ldr	r8, [r2, #12]
   6aa88:	mov	r1, #110	; 0x6e
   6aa8c:	sub	r2, r4, #60	; 0x3c
   6aa90:	mov	r0, r5
   6aa94:	ldr	r9, [r4, #-12]
   6aa98:	ldrb	sl, [r4, #-76]	; 0xffffffb4
   6aa9c:	bl	20158 <fputs@plt+0xf090>
   6aaa0:	subs	r7, r0, #0
   6aaa4:	beq	6aad4 <fputs@plt+0x59a0c>
   6aaa8:	mov	r2, #1
   6aaac:	mov	r1, r9
   6aab0:	mov	r0, r5
   6aab4:	bl	21e48 <fputs@plt+0x10d80>
   6aab8:	mov	r2, #1
   6aabc:	mov	r1, r8
   6aac0:	str	r0, [r7, #20]
   6aac4:	mov	r0, r5
   6aac8:	bl	21e40 <fputs@plt+0x10d78>
   6aacc:	strb	sl, [r7, #1]
   6aad0:	str	r0, [r7, #16]
   6aad4:	mov	r1, r9
   6aad8:	mov	r0, r5
   6aadc:	bl	1e4b4 <fputs@plt+0xd3ec>
   6aae0:	mov	r1, r8
   6aae4:	mov	r0, r5
   6aae8:	bl	1e430 <fputs@plt+0xd368>
   6aaec:	str	r7, [r4, #-92]	; 0xffffffa4
   6aaf0:	b	67678 <fputs@plt+0x565b0>
   6aaf4:	ldr	r7, [r5]
   6aaf8:	add	r2, r6, sl
   6aafc:	mov	r1, #108	; 0x6c
   6ab00:	ldr	r8, [r2, #12]
   6ab04:	mov	r0, r7
   6ab08:	sub	r2, r4, #28
   6ab0c:	ldr	r9, [r4, #-12]
   6ab10:	ldrb	sl, [r4, #-60]	; 0xffffffc4
   6ab14:	bl	20158 <fputs@plt+0xf090>
   6ab18:	subs	r5, r0, #0
   6ab1c:	beq	6ab50 <fputs@plt+0x59a88>
   6ab20:	mov	r2, #1
   6ab24:	mov	r1, r8
   6ab28:	mov	r0, r7
   6ab2c:	bl	22420 <fputs@plt+0x11358>
   6ab30:	str	r9, [r5, #24]
   6ab34:	strb	sl, [r5, #1]
   6ab38:	str	r0, [r5, #8]
   6ab3c:	mov	r1, r8
   6ab40:	mov	r0, r7
   6ab44:	bl	1e428 <fputs@plt+0xd360>
   6ab48:	str	r5, [r4, #-60]	; 0xffffffc4
   6ab4c:	b	67678 <fputs@plt+0x565b0>
   6ab50:	mov	r1, r9
   6ab54:	mov	r0, r7
   6ab58:	bl	1d78c <fputs@plt+0xc6c4>
   6ab5c:	b	6ab3c <fputs@plt+0x59a74>
   6ab60:	ldr	r5, [r5]
   6ab64:	add	r2, r6, sl
   6ab68:	mov	r1, #109	; 0x6d
   6ab6c:	ldr	r7, [r2, #12]
   6ab70:	mov	r0, r5
   6ab74:	sub	r2, r4, #28
   6ab78:	bl	20158 <fputs@plt+0xf090>
   6ab7c:	subs	r8, r0, #0
   6ab80:	beq	6aba0 <fputs@plt+0x59ad8>
   6ab84:	mov	r2, #1
   6ab88:	mov	r1, r7
   6ab8c:	mov	r0, r5
   6ab90:	bl	21e40 <fputs@plt+0x10d78>
   6ab94:	mov	r3, #10
   6ab98:	strb	r3, [r8, #1]
   6ab9c:	str	r0, [r8, #16]
   6aba0:	mov	r1, r7
   6aba4:	mov	r0, r5
   6aba8:	bl	1e430 <fputs@plt+0xd368>
   6abac:	str	r8, [r4, #-60]	; 0xffffffc4
   6abb0:	b	67678 <fputs@plt+0x565b0>
   6abb4:	ldr	r5, [r5]
   6abb8:	add	r3, r6, sl
   6abbc:	mov	r2, #36	; 0x24
   6abc0:	ldr	r8, [r3, #12]
   6abc4:	mov	r0, r5
   6abc8:	mov	r3, #0
   6abcc:	bl	1f9d8 <fputs@plt+0xe910>
   6abd0:	subs	r7, r0, #0
   6abd4:	bne	6abf0 <fputs@plt+0x59b28>
   6abd8:	mov	r1, r8
   6abdc:	mov	r0, r5
   6abe0:	bl	1e428 <fputs@plt+0xd360>
   6abe4:	add	r2, r6, sl
   6abe8:	str	r7, [r2, #12]
   6abec:	b	67678 <fputs@plt+0x565b0>
   6abf0:	mov	r3, #119	; 0x77
   6abf4:	strb	r3, [r7]
   6abf8:	mov	r3, #10
   6abfc:	str	r8, [r7, #8]
   6ac00:	strb	r3, [r7, #1]
   6ac04:	b	6abe4 <fputs@plt+0x59b1c>
   6ac08:	ldr	r3, [r4, #-44]	; 0xffffffd4
   6ac0c:	add	r2, r6, sl
   6ac10:	str	r3, [r4, #-40]	; 0xffffffd8
   6ac14:	ldr	ip, [r2, #12]
   6ac18:	ldr	r3, [r2, #16]
   6ac1c:	mov	r1, #57	; 0x39
   6ac20:	add	r3, ip, r3
   6ac24:	str	r3, [r4, #-36]	; 0xffffffdc
   6ac28:	mov	r3, #0
   6ac2c:	str	r3, [sp]
   6ac30:	mov	r2, r3
   6ac34:	mov	r0, r5
   6ac38:	bl	314ac <fputs@plt+0x203e4>
   6ac3c:	cmp	r0, #0
   6ac40:	movne	r3, #4
   6ac44:	str	r0, [r4, #-44]	; 0xffffffd4
   6ac48:	strbne	r3, [r0, #1]
   6ac4c:	b	67678 <fputs@plt+0x565b0>
   6ac50:	ldr	r3, [r4, #-76]	; 0xffffffb4
   6ac54:	add	r2, r6, sl
   6ac58:	str	r3, [r4, #-72]	; 0xffffffb8
   6ac5c:	ldr	ip, [r2, #12]
   6ac60:	ldr	r3, [r2, #16]
   6ac64:	mov	r1, #57	; 0x39
   6ac68:	add	r3, ip, r3
   6ac6c:	str	r3, [r4, #-68]	; 0xffffffbc
   6ac70:	sub	r3, r4, #12
   6ac74:	str	r3, [sp]
   6ac78:	mov	r3, #0
   6ac7c:	mov	r2, r3
   6ac80:	mov	r0, r5
   6ac84:	bl	314ac <fputs@plt+0x203e4>
   6ac88:	cmp	r0, #0
   6ac8c:	str	r0, [r4, #-76]	; 0xffffffb4
   6ac90:	ldrne	r3, [r4, #-44]	; 0xffffffd4
   6ac94:	strbne	r3, [r0, #1]
   6ac98:	b	67678 <fputs@plt+0x565b0>
   6ac9c:	add	r2, r6, sl
   6aca0:	mov	r3, #1
   6aca4:	str	r3, [r2, #12]
   6aca8:	b	67678 <fputs@plt+0x565b0>
   6acac:	add	r2, r6, sl
   6acb0:	mov	r3, #3
   6acb4:	str	r3, [r2, #12]
   6acb8:	b	67678 <fputs@plt+0x565b0>
   6acbc:	ldr	r9, [r5]
   6acc0:	add	r2, r6, sl
   6acc4:	ldrb	r3, [r9, #69]	; 0x45
   6acc8:	ldr	r8, [r2, #12]
   6accc:	cmp	r3, #0
   6acd0:	bne	6acf8 <fputs@plt+0x59c30>
   6acd4:	ldr	r3, [r4, #-12]
   6acd8:	mov	r0, r5
   6acdc:	str	r3, [sp, #32]
   6ace0:	bl	5e280 <fputs@plt+0x4d1b8>
   6ace4:	subs	r7, r0, #0
   6ace8:	ldreq	r3, [r8, #16]
   6acec:	ldreq	fp, [r8, #12]
   6acf0:	streq	r3, [sp, #36]	; 0x24
   6acf4:	beq	6ad40 <fputs@plt+0x59c78>
   6acf8:	mov	r1, r8
   6acfc:	mov	r0, r9
   6ad00:	bl	1e2b4 <fputs@plt+0xd1ec>
   6ad04:	b	67678 <fputs@plt+0x565b0>
   6ad08:	cmp	r7, #1
   6ad0c:	eorle	r2, r7, #1
   6ad10:	movgt	r2, r7
   6ad14:	cmp	fp, #0
   6ad18:	ldr	sl, [r9, #16]
   6ad1c:	beq	6ad68 <fputs@plt+0x59ca0>
   6ad20:	ldr	r0, [sl, r2, lsl #4]
   6ad24:	mov	r1, fp
   6ad28:	str	r2, [sp, #44]	; 0x2c
   6ad2c:	bl	1407c <fputs@plt+0x2fb4>
   6ad30:	ldr	r2, [sp, #44]	; 0x2c
   6ad34:	cmp	r0, #0
   6ad38:	beq	6ad68 <fputs@plt+0x59ca0>
   6ad3c:	add	r7, r7, #1
   6ad40:	ldr	r2, [r9, #20]
   6ad44:	cmp	r7, r2
   6ad48:	blt	6ad08 <fputs@plt+0x59c40>
   6ad4c:	ldr	r3, [sp, #32]
   6ad50:	cmp	r3, #0
   6ad54:	beq	6ad90 <fputs@plt+0x59cc8>
   6ad58:	mov	r1, fp
   6ad5c:	mov	r0, r5
   6ad60:	bl	4abcc <fputs@plt+0x39b04>
   6ad64:	b	6ada4 <fputs@plt+0x59cdc>
   6ad68:	add	sl, sl, r2, lsl #4
   6ad6c:	ldr	r1, [sp, #36]	; 0x24
   6ad70:	ldr	r0, [sl, #12]
   6ad74:	add	r0, r0, #40	; 0x28
   6ad78:	bl	14ef8 <fputs@plt+0x3e30>
   6ad7c:	subs	r1, r0, #0
   6ad80:	beq	6ad3c <fputs@plt+0x59c74>
   6ad84:	mov	r0, r5
   6ad88:	bl	6c6cc <fputs@plt+0x5b604>
   6ad8c:	b	6acf8 <fputs@plt+0x59c30>
   6ad90:	ldr	r3, [sp, #32]
   6ad94:	mov	r2, r8
   6ad98:	ldr	r1, [pc, #-2900]	; 6a24c <fputs@plt+0x59184>
   6ad9c:	mov	r0, r5
   6ada0:	bl	30e04 <fputs@plt+0x1fd3c>
   6ada4:	mov	r3, #1
   6ada8:	strb	r3, [r5, #17]
   6adac:	b	6acf8 <fputs@plt+0x59c30>
   6adb0:	add	r2, r6, sl
   6adb4:	ldr	r3, [r4, #-44]	; 0xffffffd4
   6adb8:	ldr	r2, [r2, #12]
   6adbc:	mov	r1, #24
   6adc0:	str	r2, [sp, #8]
   6adc4:	ldr	r2, [r4, #-12]
   6adc8:	mov	r0, r5
   6adcc:	str	r2, [sp, #4]
   6add0:	str	r3, [sp]
   6add4:	ldr	r2, [pc, #-2956]	; 6a250 <fputs@plt+0x59188>
   6add8:	bl	512cc <fputs@plt+0x40204>
   6addc:	b	67678 <fputs@plt+0x565b0>
   6ade0:	add	r2, r6, sl
   6ade4:	mov	r1, #25
   6ade8:	ldr	r3, [r2, #12]
   6adec:	mov	r2, #0
   6adf0:	str	r2, [sp, #4]
   6adf4:	str	r2, [sp]
   6adf8:	str	r3, [sp, #8]
   6adfc:	ldr	r2, [pc, #-2992]	; 6a254 <fputs@plt+0x5918c>
   6ae00:	mov	r0, r5
   6ae04:	bl	512cc <fputs@plt+0x40204>
   6ae08:	b	67678 <fputs@plt+0x565b0>
   6ae0c:	mov	r0, r5
   6ae10:	bl	5e280 <fputs@plt+0x4d1b8>
   6ae14:	subs	r1, r0, #0
   6ae18:	bne	67678 <fputs@plt+0x565b0>
   6ae1c:	mov	r0, r5
   6ae20:	bl	120f8 <fputs@plt+0x1030>
   6ae24:	b	67678 <fputs@plt+0x565b0>
   6ae28:	mov	r0, r5
   6ae2c:	ldr	r7, [r5]
   6ae30:	bl	5e280 <fputs@plt+0x4d1b8>
   6ae34:	cmp	r0, #0
   6ae38:	bne	67678 <fputs@plt+0x565b0>
   6ae3c:	add	r3, r6, sl
   6ae40:	sub	r9, r4, #12
   6ae44:	ldr	fp, [r3, #12]
   6ae48:	cmp	fp, #0
   6ae4c:	bne	6aea4 <fputs@plt+0x59ddc>
   6ae50:	mov	r1, r9
   6ae54:	ldr	r0, [r5]
   6ae58:	bl	1ee10 <fputs@plt+0xdd48>
   6ae5c:	subs	r8, r0, #0
   6ae60:	beq	67678 <fputs@plt+0x565b0>
   6ae64:	ldrb	r1, [r7, #66]	; 0x42
   6ae68:	mov	r3, fp
   6ae6c:	mov	r2, r8
   6ae70:	mov	r0, r7
   6ae74:	bl	1fa80 <fputs@plt+0xe9b8>
   6ae78:	mov	r1, r8
   6ae7c:	cmp	r0, #0
   6ae80:	beq	6ae9c <fputs@plt+0x59dd4>
   6ae84:	mov	r0, r5
   6ae88:	bl	120f8 <fputs@plt+0x1030>
   6ae8c:	mov	r1, r8
   6ae90:	mov	r0, r7
   6ae94:	bl	1d524 <fputs@plt+0xc45c>
   6ae98:	b	67678 <fputs@plt+0x565b0>
   6ae9c:	mov	r0, r7
   6aea0:	bl	1d524 <fputs@plt+0xc45c>
   6aea4:	add	r2, sl, #12
   6aea8:	add	r3, sp, #104	; 0x68
   6aeac:	add	r2, r6, r2
   6aeb0:	mov	r1, r9
   6aeb4:	mov	r0, r5
   6aeb8:	bl	30ffc <fputs@plt+0x1ff34>
   6aebc:	subs	sl, r0, #0
   6aec0:	blt	67678 <fputs@plt+0x565b0>
   6aec4:	ldr	r1, [sp, #104]	; 0x68
   6aec8:	mov	r0, r7
   6aecc:	bl	1ee10 <fputs@plt+0xdd48>
   6aed0:	subs	r8, r0, #0
   6aed4:	beq	67678 <fputs@plt+0x565b0>
   6aed8:	ldr	r3, [r7, #16]
   6aedc:	mov	r1, r8
   6aee0:	mov	r0, r7
   6aee4:	ldr	r9, [r3, sl, lsl #4]
   6aee8:	mov	r2, r9
   6aeec:	bl	16934 <fputs@plt+0x586c>
   6aef0:	subs	fp, r0, #0
   6aef4:	beq	6af18 <fputs@plt+0x59e50>
   6aef8:	mov	r1, fp
   6aefc:	mov	r0, r5
   6af00:	mov	r2, #0
   6af04:	bl	12050 <fputs@plt+0xf88>
   6af08:	mov	r1, r8
   6af0c:	mov	r0, r7
   6af10:	bl	1d524 <fputs@plt+0xc45c>
   6af14:	b	67678 <fputs@plt+0x565b0>
   6af18:	mov	r2, r9
   6af1c:	mov	r1, r8
   6af20:	mov	r0, r7
   6af24:	bl	169b0 <fputs@plt+0x58e8>
   6af28:	mov	r1, r8
   6af2c:	mov	r9, r0
   6af30:	mov	r0, r7
   6af34:	bl	1d524 <fputs@plt+0xc45c>
   6af38:	cmp	r9, #0
   6af3c:	beq	6af64 <fputs@plt+0x59e9c>
   6af40:	mov	r2, sl
   6af44:	mov	r1, fp
   6af48:	mov	r0, r5
   6af4c:	bl	4ab8c <fputs@plt+0x39ac4>
   6af50:	mvn	r2, #0
   6af54:	mov	r1, r9
   6af58:	mov	r0, r5
   6af5c:	bl	52e40 <fputs@plt+0x41d78>
   6af60:	b	67678 <fputs@plt+0x565b0>
   6af64:	ldr	r1, [pc, #-3348]	; 6a258 <fputs@plt+0x59190>
   6af68:	mov	r0, r5
   6af6c:	bl	30e04 <fputs@plt+0x1fd3c>
   6af70:	b	67678 <fputs@plt+0x565b0>
   6af74:	mov	r2, #0
   6af78:	mov	r1, r2
   6af7c:	mov	r0, r5
   6af80:	bl	6e974 <fputs@plt+0x5d8ac>
   6af84:	b	67678 <fputs@plt+0x565b0>
   6af88:	add	r2, sl, #12
   6af8c:	add	r2, r6, r2
   6af90:	sub	r1, r4, #12
   6af94:	mov	r0, r5
   6af98:	bl	6e974 <fputs@plt+0x5d8ac>
   6af9c:	b	67678 <fputs@plt+0x565b0>
   6afa0:	ldr	r7, [r5]
   6afa4:	ldr	r3, [r4, #-44]	; 0xffffffd4
   6afa8:	ldrb	r1, [r7, #69]	; 0x45
   6afac:	str	r3, [sp, #44]	; 0x2c
   6afb0:	ldr	r3, [r7, #24]
   6afb4:	cmp	r1, #0
   6afb8:	str	r3, [sp, #52]	; 0x34
   6afbc:	beq	6afe8 <fputs@plt+0x59f20>
   6afc0:	mov	r8, #0
   6afc4:	ldr	r1, [sp, #44]	; 0x2c
   6afc8:	mov	r0, r7
   6afcc:	bl	1e2b4 <fputs@plt+0xd1ec>
   6afd0:	mov	r1, r8
   6afd4:	mov	r0, r7
   6afd8:	bl	1d524 <fputs@plt+0xc45c>
   6afdc:	ldr	r3, [sp, #52]	; 0x34
   6afe0:	str	r3, [r7, #24]
   6afe4:	b	67678 <fputs@plt+0x565b0>
   6afe8:	ldr	r3, [sp, #44]	; 0x2c
   6afec:	mov	r0, r5
   6aff0:	add	r2, r3, #8
   6aff4:	bl	5e988 <fputs@plt+0x4d8c0>
   6aff8:	subs	r9, r0, #0
   6affc:	beq	6afc0 <fputs@plt+0x59ef8>
   6b000:	ldr	r1, [r9, #64]	; 0x40
   6b004:	ldr	r0, [r5]
   6b008:	bl	17478 <fputs@plt+0x63b0>
   6b00c:	ldr	r3, [r7, #16]
   6b010:	add	r1, sl, #12
   6b014:	add	r1, r6, r1
   6b018:	ldr	fp, [r3, r0, lsl #4]
   6b01c:	ldr	r3, [r7, #24]
   6b020:	str	r0, [sp, #32]
   6b024:	orr	r3, r3, #2097152	; 0x200000
   6b028:	str	r3, [r7, #24]
   6b02c:	mov	r0, r7
   6b030:	bl	1ee10 <fputs@plt+0xdd48>
   6b034:	subs	r8, r0, #0
   6b038:	beq	6afc0 <fputs@plt+0x59ef8>
   6b03c:	mov	r2, fp
   6b040:	mov	r1, r8
   6b044:	mov	r0, r7
   6b048:	bl	16934 <fputs@plt+0x586c>
   6b04c:	cmp	r0, #0
   6b050:	beq	6b068 <fputs@plt+0x59fa0>
   6b054:	ldr	r1, [pc, #-3584]	; 6a25c <fputs@plt+0x59194>
   6b058:	mov	r2, r8
   6b05c:	mov	r0, r5
   6b060:	bl	30e04 <fputs@plt+0x1fd3c>
   6b064:	b	6afc4 <fputs@plt+0x59efc>
   6b068:	mov	r2, fp
   6b06c:	mov	r1, r8
   6b070:	mov	r0, r7
   6b074:	bl	169b0 <fputs@plt+0x58e8>
   6b078:	cmp	r0, #0
   6b07c:	bne	6b054 <fputs@plt+0x59f8c>
   6b080:	ldr	r1, [r9]
   6b084:	mov	r0, r5
   6b088:	bl	1189c <fputs@plt+0x7d4>
   6b08c:	cmp	r0, #0
   6b090:	bne	6afc4 <fputs@plt+0x59efc>
   6b094:	mov	r1, r8
   6b098:	mov	r0, r5
   6b09c:	bl	31090 <fputs@plt+0x1ffc8>
   6b0a0:	cmp	r0, #0
   6b0a4:	bne	6afc4 <fputs@plt+0x59efc>
   6b0a8:	ldr	r3, [r9, #12]
   6b0ac:	cmp	r3, #0
   6b0b0:	ldrne	r2, [r9]
   6b0b4:	ldrne	r1, [pc, #-3676]	; 6a260 <fputs@plt+0x59198>
   6b0b8:	bne	6b05c <fputs@plt+0x59f94>
   6b0bc:	str	r3, [sp]
   6b0c0:	mov	r2, fp
   6b0c4:	ldr	r3, [r9]
   6b0c8:	mov	r1, #26
   6b0cc:	mov	r0, r5
   6b0d0:	bl	30ec0 <fputs@plt+0x1fdf8>
   6b0d4:	cmp	r0, #0
   6b0d8:	bne	6afc4 <fputs@plt+0x59efc>
   6b0dc:	mov	r1, r9
   6b0e0:	mov	r0, r5
   6b0e4:	bl	47f14 <fputs@plt+0x36e4c>
   6b0e8:	cmp	r0, #0
   6b0ec:	bne	6afc4 <fputs@plt+0x59efc>
   6b0f0:	ldrb	r0, [r9, #42]	; 0x2a
   6b0f4:	ands	r0, r0, #16
   6b0f8:	moveq	sl, r0
   6b0fc:	beq	6b124 <fputs@plt+0x5a05c>
   6b100:	ldr	r1, [r9, #56]	; 0x38
   6b104:	mov	r0, r7
   6b108:	bl	1bfe0 <fputs@plt+0xaf18>
   6b10c:	ldr	r2, [r0, #8]
   6b110:	mov	sl, r0
   6b114:	ldr	r2, [r2]
   6b118:	ldr	r2, [r2, #76]	; 0x4c
   6b11c:	cmp	r2, #0
   6b120:	moveq	sl, #0
   6b124:	mov	r0, r5
   6b128:	bl	283d4 <fputs@plt+0x1730c>
   6b12c:	subs	r3, r0, #0
   6b130:	str	r3, [sp, #48]	; 0x30
   6b134:	beq	6afc4 <fputs@plt+0x59efc>
   6b138:	adds	r1, sl, #0
   6b13c:	movne	r1, #1
   6b140:	ldr	r2, [sp, #32]
   6b144:	mov	r0, r5
   6b148:	bl	4ab8c <fputs@plt+0x39ac4>
   6b14c:	ldr	r1, [sp, #32]
   6b150:	mov	r0, r5
   6b154:	bl	289c4 <fputs@plt+0x178fc>
   6b158:	cmp	sl, #0
   6b15c:	beq	6b1ac <fputs@plt+0x5a0e4>
   6b160:	ldr	r3, [r5, #76]	; 0x4c
   6b164:	mov	r2, r8
   6b168:	add	r3, r3, #1
   6b16c:	mov	r1, r3
   6b170:	str	r3, [r5, #76]	; 0x4c
   6b174:	ldr	r0, [sp, #48]	; 0x30
   6b178:	str	r3, [sp, #36]	; 0x24
   6b17c:	bl	2849c <fputs@plt+0x173d4>
   6b180:	mvn	r2, #9
   6b184:	mov	r3, #0
   6b188:	str	r2, [sp, #8]
   6b18c:	str	sl, [sp, #4]
   6b190:	str	r3, [sp]
   6b194:	ldr	r2, [sp, #36]	; 0x24
   6b198:	mov	r1, #155	; 0x9b
   6b19c:	ldr	r0, [sp, #48]	; 0x30
   6b1a0:	bl	28464 <fputs@plt+0x1739c>
   6b1a4:	mov	r0, r5
   6b1a8:	bl	16f34 <fputs@plt+0x5e6c>
   6b1ac:	ldr	r3, [r9]
   6b1b0:	mvn	r1, #0
   6b1b4:	mov	r0, r3
   6b1b8:	str	r3, [sp, #36]	; 0x24
   6b1bc:	bl	13f40 <fputs@plt+0x2e78>
   6b1c0:	ldr	r3, [r7, #24]
   6b1c4:	tst	r3, #524288	; 0x80000
   6b1c8:	str	r0, [sp, #48]	; 0x30
   6b1cc:	beq	6b22c <fputs@plt+0x5a164>
   6b1d0:	mov	r0, r9
   6b1d4:	bl	173a8 <fputs@plt+0x62e0>
   6b1d8:	mov	sl, #0
   6b1dc:	mov	r3, r0
   6b1e0:	cmp	r3, #0
   6b1e4:	bne	6b300 <fputs@plt+0x5a238>
   6b1e8:	cmp	sl, #0
   6b1ec:	beq	6b22c <fputs@plt+0x5a164>
   6b1f0:	ldr	r1, [sp, #32]
   6b1f4:	ldr	r3, [sp, #36]	; 0x24
   6b1f8:	ldr	r2, [pc, #-3992]	; 6a268 <fputs@plt+0x591a0>
   6b1fc:	cmp	r1, #1
   6b200:	str	r3, [sp]
   6b204:	ldr	r1, [pc, #-4008]	; 6a264 <fputs@plt+0x5919c>
   6b208:	ldr	r3, [pc, #-4000]	; 6a270 <fputs@plt+0x591a8>
   6b20c:	mov	r0, r5
   6b210:	movne	r3, r2
   6b214:	stmib	sp, {r8, sl}
   6b218:	mov	r2, fp
   6b21c:	bl	6c578 <fputs@plt+0x5b4b0>
   6b220:	mov	r1, sl
   6b224:	mov	r0, r7
   6b228:	bl	1d524 <fputs@plt+0xc45c>
   6b22c:	ldr	r3, [sp, #36]	; 0x24
   6b230:	ldr	r1, [sp, #32]
   6b234:	str	r3, [sp, #24]
   6b238:	ldr	r2, [pc, #-4056]	; 6a268 <fputs@plt+0x591a0>
   6b23c:	ldr	r3, [sp, #48]	; 0x30
   6b240:	cmp	r1, #1
   6b244:	str	r3, [sp, #20]
   6b248:	ldr	r1, [pc, #-4068]	; 6a26c <fputs@plt+0x591a4>
   6b24c:	ldr	r3, [pc, #-4068]	; 6a270 <fputs@plt+0x591a8>
   6b250:	mov	r0, r5
   6b254:	movne	r3, r2
   6b258:	str	r8, [sp, #16]
   6b25c:	mov	r2, fp
   6b260:	str	r8, [sp, #12]
   6b264:	str	r8, [sp, #8]
   6b268:	str	r8, [sp, #4]
   6b26c:	str	r8, [sp]
   6b270:	bl	6c578 <fputs@plt+0x5b4b0>
   6b274:	mov	r2, fp
   6b278:	ldr	r1, [pc, #1912]	; 6b9f8 <fputs@plt+0x5a930>
   6b27c:	mov	r0, r7
   6b280:	bl	16934 <fputs@plt+0x586c>
   6b284:	cmp	r0, #0
   6b288:	beq	6b2a8 <fputs@plt+0x5a1e0>
   6b28c:	ldr	r3, [r9]
   6b290:	mov	r2, fp
   6b294:	str	r3, [sp]
   6b298:	ldr	r1, [pc, #1884]	; 6b9fc <fputs@plt+0x5a934>
   6b29c:	mov	r3, r8
   6b2a0:	mov	r0, r5
   6b2a4:	bl	6c578 <fputs@plt+0x5b4b0>
   6b2a8:	mov	r1, r9
   6b2ac:	mov	r0, r5
   6b2b0:	bl	11af4 <fputs@plt+0xa2c>
   6b2b4:	subs	sl, r0, #0
   6b2b8:	beq	6b2e0 <fputs@plt+0x5a218>
   6b2bc:	ldr	r1, [pc, #1852]	; 6ba00 <fputs@plt+0x5a938>
   6b2c0:	mov	r0, r5
   6b2c4:	str	sl, [sp]
   6b2c8:	mov	r3, r8
   6b2cc:	mov	r2, r8
   6b2d0:	bl	6c578 <fputs@plt+0x5b4b0>
   6b2d4:	mov	r1, sl
   6b2d8:	mov	r0, r7
   6b2dc:	bl	1d524 <fputs@plt+0xc45c>
   6b2e0:	ldr	r3, [r7, #24]
   6b2e4:	tst	r3, #524288	; 0x80000
   6b2e8:	bne	6b328 <fputs@plt+0x5a260>
   6b2ec:	mov	r2, r8
   6b2f0:	mov	r1, r9
   6b2f4:	mov	r0, r5
   6b2f8:	bl	11c64 <fputs@plt+0xb9c>
   6b2fc:	b	6afc4 <fputs@plt+0x59efc>
   6b300:	ldr	r2, [r3]
   6b304:	mov	r1, sl
   6b308:	ldr	r0, [r5]
   6b30c:	ldr	r2, [r2]
   6b310:	str	r3, [sp, #56]	; 0x38
   6b314:	bl	11aa8 <fputs@plt+0x9e0>
   6b318:	ldr	r3, [sp, #56]	; 0x38
   6b31c:	ldr	r3, [r3, #12]
   6b320:	mov	sl, r0
   6b324:	b	6b1e0 <fputs@plt+0x5a118>
   6b328:	mov	r0, r9
   6b32c:	bl	173a8 <fputs@plt+0x62e0>
   6b330:	mov	sl, r0
   6b334:	cmp	sl, #0
   6b338:	beq	6b2ec <fputs@plt+0x5a224>
   6b33c:	ldr	r1, [sl]
   6b340:	cmp	r9, r1
   6b344:	beq	6b354 <fputs@plt+0x5a28c>
   6b348:	ldr	r2, [r1]
   6b34c:	mov	r0, r5
   6b350:	bl	11c64 <fputs@plt+0xb9c>
   6b354:	ldr	sl, [sl, #12]
   6b358:	b	6b334 <fputs@plt+0x5a26c>
   6b35c:	ldr	r3, [r5, #508]	; 0x1fc
   6b360:	ldr	r2, [r4, #-12]
   6b364:	sub	r3, r3, r2
   6b368:	ldr	r2, [r5, #512]	; 0x200
   6b36c:	add	r3, r3, r2
   6b370:	str	r3, [r4, #-8]
   6b374:	ldr	r3, [r5, #68]	; 0x44
   6b378:	cmp	r3, #0
   6b37c:	bne	67678 <fputs@plt+0x565b0>
   6b380:	ldr	r7, [r5]
   6b384:	ldrb	r3, [r7, #69]	; 0x45
   6b388:	cmp	r3, #0
   6b38c:	bne	67678 <fputs@plt+0x565b0>
   6b390:	ldr	r9, [r5, #488]	; 0x1e8
   6b394:	str	r3, [sp, #52]	; 0x34
   6b398:	ldr	r3, [r5, #8]
   6b39c:	ldr	r1, [r9, #64]	; 0x40
   6b3a0:	mov	r0, r7
   6b3a4:	str	r3, [sp, #48]	; 0x30
   6b3a8:	bl	17478 <fputs@plt+0x63b0>
   6b3ac:	ldr	r2, [r7, #16]
   6b3b0:	ldrsh	sl, [r9, #34]	; 0x22
   6b3b4:	ldr	fp, [r2, r0, lsl #4]
   6b3b8:	ldr	r2, [r9]
   6b3bc:	str	r0, [sp, #32]
   6b3c0:	add	r3, r2, #16
   6b3c4:	sub	r2, sl, #-268435455	; 0xf0000001
   6b3c8:	ldr	sl, [r9, #4]
   6b3cc:	mov	r1, r3
   6b3d0:	add	sl, sl, r2, lsl #4
   6b3d4:	mov	r0, r7
   6b3d8:	mov	r2, fp
   6b3dc:	str	r3, [sp, #44]	; 0x2c
   6b3e0:	ldr	r8, [sl, #4]
   6b3e4:	bl	16934 <fputs@plt+0x586c>
   6b3e8:	ldr	r3, [sp, #52]	; 0x34
   6b3ec:	mov	r2, fp
   6b3f0:	str	r3, [sp]
   6b3f4:	mov	r1, #26
   6b3f8:	str	r0, [sp, #36]	; 0x24
   6b3fc:	ldr	r3, [r0]
   6b400:	mov	r0, r5
   6b404:	bl	30ec0 <fputs@plt+0x1fdf8>
   6b408:	cmp	r0, #0
   6b40c:	bne	67678 <fputs@plt+0x565b0>
   6b410:	cmp	r8, #0
   6b414:	beq	6b428 <fputs@plt+0x5a360>
   6b418:	ldr	r3, [r8, #12]
   6b41c:	ldrb	r3, [r3]
   6b420:	cmp	r3, #101	; 0x65
   6b424:	moveq	r8, #0
   6b428:	ldrb	r3, [sl, #15]
   6b42c:	tst	r3, #1
   6b430:	beq	6b444 <fputs@plt+0x5a37c>
   6b434:	ldr	r1, [pc, #1480]	; 6ba04 <fputs@plt+0x5a93c>
   6b438:	mov	r0, r5
   6b43c:	bl	30e04 <fputs@plt+0x1fd3c>
   6b440:	b	67678 <fputs@plt+0x565b0>
   6b444:	ldr	r3, [r9, #8]
   6b448:	cmp	r3, #0
   6b44c:	beq	6b460 <fputs@plt+0x5a398>
   6b450:	ldr	r1, [pc, #1456]	; 6ba08 <fputs@plt+0x5a940>
   6b454:	mov	r0, r5
   6b458:	bl	30e04 <fputs@plt+0x1fd3c>
   6b45c:	b	67678 <fputs@plt+0x565b0>
   6b460:	ldr	r3, [r7, #24]
   6b464:	tst	r3, #524288	; 0x80000
   6b468:	beq	6b48c <fputs@plt+0x5a3c4>
   6b46c:	ldr	r3, [r9, #16]
   6b470:	cmp	r3, #0
   6b474:	cmpne	r8, #0
   6b478:	beq	6b48c <fputs@plt+0x5a3c4>
   6b47c:	ldr	r1, [pc, #1416]	; 6ba0c <fputs@plt+0x5a944>
   6b480:	mov	r0, r5
   6b484:	bl	30e04 <fputs@plt+0x1fd3c>
   6b488:	b	67678 <fputs@plt+0x565b0>
   6b48c:	ldrb	r3, [sl, #12]
   6b490:	cmp	r3, #0
   6b494:	beq	6b4b0 <fputs@plt+0x5a3e8>
   6b498:	cmp	r8, #0
   6b49c:	bne	6b4b8 <fputs@plt+0x5a3f0>
   6b4a0:	ldr	r1, [pc, #1384]	; 6ba10 <fputs@plt+0x5a948>
   6b4a4:	mov	r0, r5
   6b4a8:	bl	30e04 <fputs@plt+0x1fd3c>
   6b4ac:	b	67678 <fputs@plt+0x565b0>
   6b4b0:	cmp	r8, #0
   6b4b4:	beq	6b504 <fputs@plt+0x5a43c>
   6b4b8:	add	r3, sp, #128	; 0x80
   6b4bc:	mov	r2, #0
   6b4c0:	str	r2, [r3, #-24]!	; 0xffffffe8
   6b4c4:	mov	r1, r8
   6b4c8:	str	r3, [sp]
   6b4cc:	mov	r2, #1
   6b4d0:	mov	r3, #65	; 0x41
   6b4d4:	mov	r0, r7
   6b4d8:	bl	38aa4 <fputs@plt+0x279dc>
   6b4dc:	cmp	r0, #0
   6b4e0:	bne	67678 <fputs@plt+0x565b0>
   6b4e4:	ldr	r0, [sp, #104]	; 0x68
   6b4e8:	cmp	r0, #0
   6b4ec:	bne	6b500 <fputs@plt+0x5a438>
   6b4f0:	ldr	r1, [pc, #1308]	; 6ba14 <fputs@plt+0x5a94c>
   6b4f4:	mov	r0, r5
   6b4f8:	bl	30e04 <fputs@plt+0x1fd3c>
   6b4fc:	b	67678 <fputs@plt+0x565b0>
   6b500:	bl	23cfc <fputs@plt+0x12c34>
   6b504:	ldr	r2, [r4, #-8]
   6b508:	mov	r3, #0
   6b50c:	ldr	r1, [r4, #-12]
   6b510:	mov	r0, r7
   6b514:	bl	1edc4 <fputs@plt+0xdcfc>
   6b518:	subs	r8, r0, #0
   6b51c:	beq	6b5b4 <fputs@plt+0x5a4ec>
   6b520:	ldr	r3, [r4, #-8]
   6b524:	ldr	sl, [r7, #24]
   6b528:	sub	r3, r3, #1
   6b52c:	ldr	r1, [pc, #1252]	; 6ba18 <fputs@plt+0x5a950>
   6b530:	add	r3, r8, r3
   6b534:	mov	r0, #0
   6b538:	cmp	r8, r3
   6b53c:	bcs	6b55c <fputs@plt+0x5a494>
   6b540:	ldrb	r2, [r3], #-1
   6b544:	cmp	r2, #59	; 0x3b
   6b548:	beq	6b5e8 <fputs@plt+0x5a520>
   6b54c:	add	r2, r1, r2
   6b550:	ldrb	r2, [r2, #320]	; 0x140
   6b554:	tst	r2, #1
   6b558:	bne	6b5e8 <fputs@plt+0x5a520>
   6b55c:	ldr	r3, [r7, #24]
   6b560:	ldr	r2, [sp, #44]	; 0x2c
   6b564:	orr	r3, r3, #2097152	; 0x200000
   6b568:	str	r3, [r7, #24]
   6b56c:	ldr	r3, [r9, #44]	; 0x2c
   6b570:	ldr	r1, [sp, #32]
   6b574:	str	r2, [sp, #12]
   6b578:	add	r2, r3, #1
   6b57c:	str	r2, [sp, #8]
   6b580:	ldr	r2, [pc, #1172]	; 6ba1c <fputs@plt+0x5a954>
   6b584:	cmp	r1, #1
   6b588:	stm	sp, {r3, r8}
   6b58c:	ldr	r1, [pc, #1164]	; 6ba20 <fputs@plt+0x5a958>
   6b590:	ldr	r3, [pc, #1164]	; 6ba24 <fputs@plt+0x5a95c>
   6b594:	mov	r0, r5
   6b598:	movne	r3, r2
   6b59c:	mov	r2, fp
   6b5a0:	bl	6c578 <fputs@plt+0x5b4b0>
   6b5a4:	mov	r1, r8
   6b5a8:	mov	r0, r7
   6b5ac:	bl	1d524 <fputs@plt+0xc45c>
   6b5b0:	str	sl, [r7, #24]
   6b5b4:	mov	r3, #4
   6b5b8:	str	r3, [sp]
   6b5bc:	ldr	r2, [sp, #32]
   6b5c0:	mov	r3, #2
   6b5c4:	mov	r1, #52	; 0x34
   6b5c8:	ldr	r0, [sp, #48]	; 0x30
   6b5cc:	bl	28344 <fputs@plt+0x1727c>
   6b5d0:	ldr	r3, [sp, #36]	; 0x24
   6b5d4:	mov	r0, r5
   6b5d8:	mov	r1, r3
   6b5dc:	ldr	r2, [r3]
   6b5e0:	bl	11c64 <fputs@plt+0xb9c>
   6b5e4:	b	67678 <fputs@plt+0x565b0>
   6b5e8:	strb	r0, [r3, #1]
   6b5ec:	b	6b538 <fputs@plt+0x5a470>
   6b5f0:	ldrb	r3, [r5, #24]
   6b5f4:	ldr	r8, [r5]
   6b5f8:	add	r2, r6, sl
   6b5fc:	add	r3, r3, #1
   6b600:	strb	r3, [r5, #24]
   6b604:	ldr	r3, [r8, #256]	; 0x100
   6b608:	ldrb	r1, [r8, #69]	; 0x45
   6b60c:	add	r3, r3, #1
   6b610:	str	r3, [r8, #256]	; 0x100
   6b614:	ldr	r3, [r2, #12]
   6b618:	cmp	r1, #0
   6b61c:	str	r3, [sp, #36]	; 0x24
   6b620:	bne	6b660 <fputs@plt+0x5a598>
   6b624:	add	r2, r3, #8
   6b628:	mov	r0, r5
   6b62c:	bl	5e988 <fputs@plt+0x4d8c0>
   6b630:	subs	r9, r0, #0
   6b634:	beq	6b660 <fputs@plt+0x5a598>
   6b638:	ldrb	r3, [r9, #42]	; 0x2a
   6b63c:	tst	r3, #16
   6b640:	ldrne	r1, [pc, #992]	; 6ba28 <fputs@plt+0x5a960>
   6b644:	bne	6b658 <fputs@plt+0x5a590>
   6b648:	ldr	r3, [r9, #12]
   6b64c:	cmp	r3, #0
   6b650:	beq	6b670 <fputs@plt+0x5a5a8>
   6b654:	ldr	r1, [pc, #976]	; 6ba2c <fputs@plt+0x5a964>
   6b658:	mov	r0, r5
   6b65c:	bl	30e04 <fputs@plt+0x1fd3c>
   6b660:	ldr	r1, [sp, #36]	; 0x24
   6b664:	mov	r0, r8
   6b668:	bl	1e2b4 <fputs@plt+0xd1ec>
   6b66c:	b	67678 <fputs@plt+0x565b0>
   6b670:	ldr	r1, [r9]
   6b674:	mov	r0, r5
   6b678:	bl	1189c <fputs@plt+0x7d4>
   6b67c:	subs	sl, r0, #0
   6b680:	bne	6b660 <fputs@plt+0x5a598>
   6b684:	ldr	r1, [r9, #64]	; 0x40
   6b688:	mov	r0, r8
   6b68c:	bl	17478 <fputs@plt+0x63b0>
   6b690:	mov	r2, #72	; 0x48
   6b694:	mov	r3, #0
   6b698:	str	r0, [sp, #32]
   6b69c:	mov	r0, r8
   6b6a0:	bl	1f9d8 <fputs@plt+0xe910>
   6b6a4:	subs	r7, r0, #0
   6b6a8:	beq	6b660 <fputs@plt+0x5a598>
   6b6ac:	mov	r3, #1
   6b6b0:	str	r7, [r5, #488]	; 0x1e8
   6b6b4:	strh	r3, [r7, #36]	; 0x24
   6b6b8:	ldrsh	r3, [r9, #34]	; 0x22
   6b6bc:	mov	r0, r8
   6b6c0:	subs	r2, r3, #1
   6b6c4:	addmi	r2, r3, #6
   6b6c8:	strh	r3, [r7, #34]	; 0x22
   6b6cc:	asr	r2, r2, #3
   6b6d0:	add	r2, r2, #1
   6b6d4:	mov	r3, #0
   6b6d8:	lsl	r2, r2, #7
   6b6dc:	bl	1f9d8 <fputs@plt+0xe910>
   6b6e0:	ldr	r2, [r9]
   6b6e4:	ldr	r1, [pc, #836]	; 6ba30 <fputs@plt+0x5a968>
   6b6e8:	str	r0, [r7, #4]
   6b6ec:	mov	r0, r8
   6b6f0:	bl	3808c <fputs@plt+0x26fc4>
   6b6f4:	ldr	r3, [r7, #4]
   6b6f8:	cmp	r0, #0
   6b6fc:	cmpne	r3, #0
   6b700:	str	r0, [r7]
   6b704:	beq	6b660 <fputs@plt+0x5a598>
   6b708:	ldrsh	r2, [r7, #34]	; 0x22
   6b70c:	mov	r0, r3
   6b710:	ldr	r1, [r9, #4]
   6b714:	lsl	r2, r2, #4
   6b718:	bl	10f3c <memcpy@plt>
   6b71c:	mov	r3, sl
   6b720:	ldrsh	r2, [r7, #34]	; 0x22
   6b724:	cmp	sl, r2
   6b728:	blt	6b77c <fputs@plt+0x5a6b4>
   6b72c:	ldr	r2, [sp, #32]
   6b730:	ldr	r3, [r8, #16]
   6b734:	mov	r1, #0
   6b738:	add	r3, r3, r2, lsl #4
   6b73c:	mov	r0, r5
   6b740:	ldr	r3, [r3, #12]
   6b744:	str	r3, [r7, #64]	; 0x40
   6b748:	ldr	r3, [r9, #44]	; 0x2c
   6b74c:	str	r3, [r7, #44]	; 0x2c
   6b750:	mov	r3, #1
   6b754:	strh	r3, [r7, #36]	; 0x24
   6b758:	bl	4ab8c <fputs@plt+0x39ac4>
   6b75c:	mov	r0, r5
   6b760:	bl	283d4 <fputs@plt+0x1730c>
   6b764:	cmp	r0, #0
   6b768:	beq	6b660 <fputs@plt+0x5a598>
   6b76c:	ldr	r1, [sp, #32]
   6b770:	mov	r0, r5
   6b774:	bl	289c4 <fputs@plt+0x178fc>
   6b778:	b	6b660 <fputs@plt+0x5a598>
   6b77c:	ldr	fp, [r7, #4]
   6b780:	mov	r0, r8
   6b784:	add	r2, fp, sl, lsl #4
   6b788:	ldr	r1, [fp, sl, lsl #4]
   6b78c:	str	r3, [sp, #48]	; 0x30
   6b790:	str	r2, [sp, #44]	; 0x2c
   6b794:	bl	201a4 <fputs@plt+0xf0dc>
   6b798:	ldr	r2, [sp, #44]	; 0x2c
   6b79c:	ldr	r3, [sp, #48]	; 0x30
   6b7a0:	str	r0, [fp, sl, lsl #4]
   6b7a4:	str	r3, [r2, #8]
   6b7a8:	str	r3, [r2, #4]
   6b7ac:	add	sl, sl, #1
   6b7b0:	b	6b720 <fputs@plt+0x5a658>
   6b7b4:	mov	r1, #0
   6b7b8:	mov	r0, r5
   6b7bc:	bl	6eb28 <fputs@plt+0x5da60>
   6b7c0:	b	67678 <fputs@plt+0x565b0>
   6b7c4:	add	r1, sl, #12
   6b7c8:	add	r1, r6, r1
   6b7cc:	mov	r0, r5
   6b7d0:	bl	6eb28 <fputs@plt+0x5da60>
   6b7d4:	b	67678 <fputs@plt+0x565b0>
   6b7d8:	ldr	r3, [r4, #-60]	; 0xffffffc4
   6b7dc:	mov	r9, #0
   6b7e0:	str	r3, [sp, #8]
   6b7e4:	mov	r3, #1
   6b7e8:	str	r3, [sp, #4]
   6b7ec:	str	r9, [sp]
   6b7f0:	mov	r3, r9
   6b7f4:	sub	r2, r4, #28
   6b7f8:	sub	r1, r4, #44	; 0x2c
   6b7fc:	mov	r0, r5
   6b800:	bl	5e2c0 <fputs@plt+0x4d1f8>
   6b804:	ldr	r7, [r5, #488]	; 0x1e8
   6b808:	add	fp, sl, #12
   6b80c:	cmp	r7, r9
   6b810:	add	fp, r6, fp
   6b814:	beq	67678 <fputs@plt+0x565b0>
   6b818:	ldr	r8, [r5]
   6b81c:	ldr	r1, [r7, #64]	; 0x40
   6b820:	mov	r0, r8
   6b824:	bl	17478 <fputs@plt+0x63b0>
   6b828:	ldrb	r2, [r7, #42]	; 0x2a
   6b82c:	mov	r1, fp
   6b830:	str	r9, [r7, #48]	; 0x30
   6b834:	orr	r2, r2, #16
   6b838:	strb	r2, [r7, #42]	; 0x2a
   6b83c:	str	r0, [sp, #32]
   6b840:	mov	r0, r8
   6b844:	bl	1ee10 <fputs@plt+0xdd48>
   6b848:	mov	r1, r7
   6b84c:	mov	r2, r0
   6b850:	mov	r0, r8
   6b854:	bl	292e8 <fputs@plt+0x18220>
   6b858:	mov	r2, r9
   6b85c:	mov	r1, r7
   6b860:	mov	r0, r8
   6b864:	bl	292e8 <fputs@plt+0x18220>
   6b868:	ldr	r1, [r7]
   6b86c:	mov	r0, r8
   6b870:	bl	201a4 <fputs@plt+0xf0dc>
   6b874:	mov	r1, r7
   6b878:	mov	r2, r0
   6b87c:	mov	r0, r8
   6b880:	bl	292e8 <fputs@plt+0x18220>
   6b884:	add	r2, r6, sl
   6b888:	ldr	r1, [r5, #500]	; 0x1f4
   6b88c:	ldr	ip, [r2, #12]
   6b890:	ldr	r2, [r2, #16]
   6b894:	add	r2, ip, r2
   6b898:	sub	r2, r2, r1
   6b89c:	str	r2, [r5, #504]	; 0x1f8
   6b8a0:	ldr	r2, [r7, #52]	; 0x34
   6b8a4:	cmp	r2, r9
   6b8a8:	beq	67678 <fputs@plt+0x565b0>
   6b8ac:	ldr	r1, [r5]
   6b8b0:	ldr	r3, [sp, #32]
   6b8b4:	mov	r0, r5
   6b8b8:	ldr	r1, [r1, #16]
   6b8bc:	ldr	r3, [r1, r3, lsl #4]
   6b8c0:	mov	r1, #29
   6b8c4:	str	r3, [sp]
   6b8c8:	ldr	r3, [r2]
   6b8cc:	ldr	r2, [r7]
   6b8d0:	bl	30ec0 <fputs@plt+0x1fdf8>
   6b8d4:	b	67678 <fputs@plt+0x565b0>
   6b8d8:	mov	r0, r5
   6b8dc:	bl	2934c <fputs@plt+0x18284>
   6b8e0:	mov	r3, #0
   6b8e4:	str	r3, [r5, #516]	; 0x204
   6b8e8:	str	r3, [r5, #520]	; 0x208
   6b8ec:	b	67678 <fputs@plt+0x565b0>
   6b8f0:	ldr	ip, [r5, #516]	; 0x204
   6b8f4:	add	r2, r6, sl
   6b8f8:	cmp	ip, #0
   6b8fc:	ldr	r3, [r2, #12]
   6b900:	ldrne	r2, [r2, #16]
   6b904:	streq	r3, [r5, #516]	; 0x204
   6b908:	addne	r3, r3, r2
   6b90c:	ldreq	r3, [r2, #16]
   6b910:	subne	r3, r3, ip
   6b914:	str	r3, [r5, #520]	; 0x208
   6b918:	b	67678 <fputs@plt+0x565b0>
   6b91c:	mov	r3, #0
   6b920:	str	r3, [r4, #20]
   6b924:	b	67678 <fputs@plt+0x565b0>
   6b928:	add	r2, r6, sl
   6b92c:	ldr	r3, [r2, #12]
   6b930:	str	r3, [r4, #-12]
   6b934:	b	67678 <fputs@plt+0x565b0>
   6b938:	add	r2, r6, sl
   6b93c:	ldr	r3, [r2, #12]
   6b940:	str	r3, [r4, #-28]	; 0xffffffe4
   6b944:	b	67678 <fputs@plt+0x565b0>
   6b948:	ldr	r3, [r4, #-12]
   6b94c:	sub	r2, r4, #76	; 0x4c
   6b950:	str	r3, [sp]
   6b954:	mov	r1, #0
   6b958:	ldr	r3, [r4, #-60]	; 0xffffffc4
   6b95c:	mov	r0, r5
   6b960:	bl	366d4 <fputs@plt+0x2560c>
   6b964:	str	r0, [r4, #-76]	; 0xffffffb4
   6b968:	b	67678 <fputs@plt+0x565b0>
   6b96c:	ldr	r3, [r4, #-12]
   6b970:	sub	r2, r4, #76	; 0x4c
   6b974:	str	r3, [sp]
   6b978:	mov	r0, r5
   6b97c:	ldr	r3, [r4, #-60]	; 0xffffffc4
   6b980:	ldr	r1, [r4, #-108]	; 0xffffff94
   6b984:	bl	366d4 <fputs@plt+0x2560c>
   6b988:	str	r0, [r4, #-108]	; 0xffffff94
   6b98c:	b	67678 <fputs@plt+0x565b0>
   6b990:	ldr	r4, [r6, #4]
   6b994:	sub	r3, r3, ip
   6b998:	str	r3, [r6]
   6b99c:	ldr	r3, [r6]
   6b9a0:	cmp	r3, #0
   6b9a4:	strlt	r4, [r6, #4]
   6b9a8:	blt	67178 <fputs@plt+0x560b0>
   6b9ac:	mov	r0, r6
   6b9b0:	bl	1eb58 <fputs@plt+0xda90>
   6b9b4:	b	6b99c <fputs@plt+0x5a8d4>
   6b9b8:	add	r3, sp, #80	; 0x50
   6b9bc:	ldr	r5, [r6, #4]
   6b9c0:	ldm	r3, {r0, r1}
   6b9c4:	add	r2, sp, #96	; 0x60
   6b9c8:	add	r7, sp, #104	; 0x68
   6b9cc:	stm	r2, {r0, r1}
   6b9d0:	stm	r7, {r0, r1}
   6b9d4:	mov	r0, r5
   6b9d8:	ldr	r1, [pc, #84]	; 6ba34 <fputs@plt+0x5a96c>
   6b9dc:	bl	30e04 <fputs@plt+0x1fd3c>
   6b9e0:	str	r5, [r6, #4]
   6b9e4:	mov	r2, r7
   6b9e8:	mov	r1, r4
   6b9ec:	mov	r0, r5
   6b9f0:	bl	1e98c <fputs@plt+0xd8c4>
   6b9f4:	b	67178 <fputs@plt+0x560b0>
   6b9f8:	andeq	r8, r7, r3, ror r4
   6b9fc:	andeq	r9, r7, r5, asr r0
   6ba00:	andeq	r9, r7, pc, lsl #1
   6ba04:	andeq	r9, r7, fp, ror #1
   6ba08:	andeq	r9, r7, fp, lsl #2
   6ba0c:	andeq	r9, r7, r6, lsr #2
   6ba10:	andeq	r9, r7, r1, ror #2
   6ba14:	muleq	r7, r6, r1
   6ba18:			; <UNDEFINED> instruction: 0x00072ab8
   6ba1c:	andeq	r7, r7, r1, ror fp
   6ba20:	andeq	r9, r7, r4, asr #3
   6ba24:	andeq	r7, r7, lr, asr fp
   6ba28:	andeq	r9, r7, r1, lsr r2
   6ba2c:	andeq	r9, r7, r3, asr r2
   6ba30:	andeq	r9, r7, r1, ror r2
   6ba34:	muleq	r7, sp, sl
   6ba38:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6ba3c:	sub	sp, sp, #28
   6ba40:	ldr	r5, [r0]
   6ba44:	mov	r4, r0
   6ba48:	mov	r6, #0
   6ba4c:	ldr	r3, [r5, #96]	; 0x60
   6ba50:	mov	r8, r1
   6ba54:	str	r3, [sp, #12]
   6ba58:	ldr	r3, [r5, #152]	; 0x98
   6ba5c:	mov	fp, r2
   6ba60:	cmp	r3, #0
   6ba64:	streq	r3, [r5, #248]	; 0xf8
   6ba68:	str	r6, [r0, #12]
   6ba6c:	str	r1, [r4, #484]	; 0x1e4
   6ba70:	ldr	r0, [pc, #704]	; 6bd38 <fputs@plt+0x5ac70>
   6ba74:	mov	r1, #0
   6ba78:	bl	1de8c <fputs@plt+0xcdc4>
   6ba7c:	subs	r7, r0, #0
   6ba80:	mvnne	r9, #0
   6ba84:	strne	r9, [r7]
   6ba88:	addne	sl, r4, #508	; 0x1fc
   6ba8c:	bne	6bb04 <fputs@plt+0x5aa3c>
   6ba90:	mov	r0, r5
   6ba94:	bl	1a2d0 <fputs@plt+0x9208>
   6ba98:	mov	r7, #7
   6ba9c:	b	6bcec <fputs@plt+0x5ac24>
   6baa0:	ldr	r1, [sp, #20]
   6baa4:	cmp	r1, #159	; 0x9f
   6baa8:	ble	6bad8 <fputs@plt+0x5aa10>
   6baac:	ldr	r3, [r5, #248]	; 0xf8
   6bab0:	cmp	r3, #0
   6bab4:	movne	r3, #9
   6bab8:	bne	6bb38 <fputs@plt+0x5aa70>
   6babc:	cmp	r1, #161	; 0xa1
   6bac0:	bne	6bb04 <fputs@plt+0x5aa3c>
   6bac4:	add	r2, r4, #508	; 0x1fc
   6bac8:	ldr	r1, [pc, #620]	; 6bd3c <fputs@plt+0x5ac74>
   6bacc:	mov	r0, r4
   6bad0:	bl	30e04 <fputs@plt+0x1fd3c>
   6bad4:	b	6bb3c <fputs@plt+0x5aa74>
   6bad8:	str	r4, [sp]
   6badc:	mov	r0, r7
   6bae0:	ldm	sl, {r2, r3}
   6bae4:	bl	67048 <fputs@plt+0x55f80>
   6bae8:	ldr	r3, [r4, #12]
   6baec:	ldr	r9, [sp, #20]
   6baf0:	cmp	r3, #0
   6baf4:	bne	6bb3c <fputs@plt+0x5aa74>
   6baf8:	ldrb	r3, [r5, #69]	; 0x45
   6bafc:	cmp	r3, #0
   6bb00:	bne	6bb3c <fputs@plt+0x5aa74>
   6bb04:	ldrb	r3, [r8, r6]
   6bb08:	add	r0, r8, r6
   6bb0c:	cmp	r3, #0
   6bb10:	beq	6bb3c <fputs@plt+0x5aa74>
   6bb14:	str	r0, [r4, #508]	; 0x1fc
   6bb18:	add	r1, sp, #20
   6bb1c:	bl	17d3c <fputs@plt+0x6c74>
   6bb20:	ldr	r3, [sp, #12]
   6bb24:	add	r6, r6, r0
   6bb28:	cmp	r3, r6
   6bb2c:	str	r0, [r4, #512]	; 0x200
   6bb30:	bge	6baa0 <fputs@plt+0x5a9d8>
   6bb34:	mov	r3, #18
   6bb38:	str	r3, [r4, #12]
   6bb3c:	ldr	r3, [r4, #12]
   6bb40:	add	r6, r8, r6
   6bb44:	cmp	r3, #0
   6bb48:	str	r6, [r4, #484]	; 0x1e4
   6bb4c:	bne	6bba8 <fputs@plt+0x5aae0>
   6bb50:	ldrb	r3, [r5, #69]	; 0x45
   6bb54:	cmp	r3, #0
   6bb58:	bne	6bba8 <fputs@plt+0x5aae0>
   6bb5c:	cmp	r9, #1
   6bb60:	beq	6bb7c <fputs@plt+0x5aab4>
   6bb64:	add	r3, r4, #508	; 0x1fc
   6bb68:	str	r4, [sp]
   6bb6c:	mov	r1, #1
   6bb70:	ldm	r3, {r2, r3}
   6bb74:	mov	r0, r7
   6bb78:	bl	67048 <fputs@plt+0x55f80>
   6bb7c:	ldr	r3, [r4, #12]
   6bb80:	cmp	r3, #0
   6bb84:	bne	6bba8 <fputs@plt+0x5aae0>
   6bb88:	ldrb	r1, [r5, #69]	; 0x45
   6bb8c:	cmp	r1, #0
   6bb90:	bne	6bba8 <fputs@plt+0x5aae0>
   6bb94:	add	r3, r4, #508	; 0x1fc
   6bb98:	str	r4, [sp]
   6bb9c:	mov	r0, r7
   6bba0:	ldm	r3, {r2, r3}
   6bba4:	bl	67048 <fputs@plt+0x55f80>
   6bba8:	ldr	r3, [r7]
   6bbac:	mov	r0, r7
   6bbb0:	cmp	r3, #0
   6bbb4:	bge	6bcf8 <fputs@plt+0x5ac30>
   6bbb8:	bl	1a014 <fputs@plt+0x8f4c>
   6bbbc:	ldrb	r3, [r5, #69]	; 0x45
   6bbc0:	cmp	r3, #0
   6bbc4:	movne	r3, #7
   6bbc8:	strne	r3, [r4, #12]
   6bbcc:	ldr	r0, [r4, #12]
   6bbd0:	cmp	r0, #0
   6bbd4:	cmpne	r0, #101	; 0x65
   6bbd8:	beq	6bc00 <fputs@plt+0x5ab38>
   6bbdc:	ldr	r3, [r4, #4]
   6bbe0:	cmp	r3, #0
   6bbe4:	bne	6bc00 <fputs@plt+0x5ab38>
   6bbe8:	bl	1c354 <fputs@plt+0xb28c>
   6bbec:	ldr	r1, [pc, #332]	; 6bd40 <fputs@plt+0x5ac78>
   6bbf0:	mov	r2, r0
   6bbf4:	mov	r0, r5
   6bbf8:	bl	3808c <fputs@plt+0x26fc4>
   6bbfc:	str	r0, [r4, #4]
   6bc00:	ldr	r2, [r4, #4]
   6bc04:	cmp	r2, #0
   6bc08:	moveq	r7, r2
   6bc0c:	beq	6bc2c <fputs@plt+0x5ab64>
   6bc10:	str	r2, [fp]
   6bc14:	ldr	r1, [pc, #292]	; 6bd40 <fputs@plt+0x5ac78>
   6bc18:	ldr	r0, [r4, #12]
   6bc1c:	mov	r7, #1
   6bc20:	bl	2d7f8 <fputs@plt+0x1c730>
   6bc24:	mov	r3, #0
   6bc28:	str	r3, [r4, #4]
   6bc2c:	ldr	r0, [r4, #8]
   6bc30:	cmp	r0, #0
   6bc34:	beq	6bc58 <fputs@plt+0x5ab90>
   6bc38:	ldr	r3, [r4, #68]	; 0x44
   6bc3c:	cmp	r3, #0
   6bc40:	ble	6bc58 <fputs@plt+0x5ab90>
   6bc44:	ldrb	r6, [r4, #18]
   6bc48:	cmp	r6, #0
   6bc4c:	bne	6bc58 <fputs@plt+0x5ab90>
   6bc50:	bl	2484c <fputs@plt+0x13784>
   6bc54:	str	r6, [r4, #8]
   6bc58:	ldrb	r6, [r4, #18]
   6bc5c:	cmp	r6, #0
   6bc60:	bne	6bc78 <fputs@plt+0x5abb0>
   6bc64:	ldr	r1, [r4, #408]	; 0x198
   6bc68:	mov	r0, r5
   6bc6c:	bl	1d524 <fputs@plt+0xc45c>
   6bc70:	str	r6, [r4, #408]	; 0x198
   6bc74:	str	r6, [r4, #404]	; 0x194
   6bc78:	ldr	r0, [r4, #524]	; 0x20c
   6bc7c:	bl	1a014 <fputs@plt+0x8f4c>
   6bc80:	ldrb	r3, [r4, #454]	; 0x1c6
   6bc84:	cmp	r3, #0
   6bc88:	bne	6bc98 <fputs@plt+0x5abd0>
   6bc8c:	ldr	r1, [r4, #488]	; 0x1e8
   6bc90:	mov	r0, r5
   6bc94:	bl	1e140 <fputs@plt+0xd078>
   6bc98:	ldr	r1, [r4, #540]	; 0x21c
   6bc9c:	mov	r0, r5
   6bca0:	bl	1e8d8 <fputs@plt+0xd810>
   6bca4:	ldr	r1, [r4, #492]	; 0x1ec
   6bca8:	mov	r0, r5
   6bcac:	bl	1e880 <fputs@plt+0xd7b8>
   6bcb0:	ldr	r6, [r4, #448]	; 0x1c0
   6bcb4:	sub	r8, r6, #1
   6bcb8:	lsl	r6, r6, #2
   6bcbc:	cmp	r8, #0
   6bcc0:	sub	r6, r6, #4
   6bcc4:	bge	6bd00 <fputs@plt+0x5ac38>
   6bcc8:	ldr	r1, [r4, #476]	; 0x1dc
   6bccc:	mov	r0, r5
   6bcd0:	bl	1d524 <fputs@plt+0xc45c>
   6bcd4:	ldr	r1, [r4, #412]	; 0x19c
   6bcd8:	cmp	r1, #0
   6bcdc:	bne	6bd18 <fputs@plt+0x5ac50>
   6bce0:	ldr	r1, [r4, #528]	; 0x210
   6bce4:	cmp	r1, #0
   6bce8:	bne	6bd24 <fputs@plt+0x5ac5c>
   6bcec:	mov	r0, r7
   6bcf0:	add	sp, sp, #28
   6bcf4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6bcf8:	bl	1eb58 <fputs@plt+0xda90>
   6bcfc:	b	6bba8 <fputs@plt+0x5aae0>
   6bd00:	ldr	r3, [r4, #476]	; 0x1dc
   6bd04:	mov	r0, r5
   6bd08:	sub	r8, r8, #1
   6bd0c:	ldr	r1, [r3, r6]
   6bd10:	bl	1d524 <fputs@plt+0xc45c>
   6bd14:	b	6bcbc <fputs@plt+0x5abf4>
   6bd18:	ldr	r3, [r1]
   6bd1c:	str	r3, [r4, #412]	; 0x19c
   6bd20:	b	6bccc <fputs@plt+0x5ac04>
   6bd24:	ldr	r3, [r1, #68]	; 0x44
   6bd28:	mov	r0, r5
   6bd2c:	str	r3, [r4, #528]	; 0x210
   6bd30:	bl	1e140 <fputs@plt+0xd078>
   6bd34:	b	6bce0 <fputs@plt+0x5ac18>
   6bd38:	andeq	r0, r0, r8, asr #12
   6bd3c:	andeq	r9, r7, r4, lsl #5
   6bd40:	andeq	r6, r7, r2, ror #10
   6bd44:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6bd48:	sub	sp, sp, #28
   6bd4c:	mov	r8, r2
   6bd50:	str	r3, [sp, #12]
   6bd54:	mov	r9, #0
   6bd58:	mov	r3, #0
   6bd5c:	mov	r2, #544	; 0x220
   6bd60:	mov	r5, r0
   6bd64:	mov	r7, r1
   6bd68:	str	r9, [sp, #16]
   6bd6c:	bl	1f9d8 <fputs@plt+0xe910>
   6bd70:	subs	r4, r0, #0
   6bd74:	movne	fp, #1
   6bd78:	ldrne	r3, [sp, #64]	; 0x40
   6bd7c:	strne	r3, [r4, #480]	; 0x1e0
   6bd80:	bne	6be04 <fputs@plt+0x5ad3c>
   6bd84:	mov	r6, #7
   6bd88:	b	6bdd8 <fputs@plt+0x5ad10>
   6bd8c:	ldr	r3, [r5, #16]
   6bd90:	lsl	sl, r9, #4
   6bd94:	add	r3, r3, sl
   6bd98:	ldr	r0, [r3, #4]
   6bd9c:	cmp	r0, #0
   6bda0:	beq	6be00 <fputs@plt+0x5ad38>
   6bda4:	ldm	r0, {r2, r3}
   6bda8:	mov	r1, #1
   6bdac:	str	r2, [r3, #4]
   6bdb0:	mov	r2, fp
   6bdb4:	bl	15bd8 <fputs@plt+0x4b10>
   6bdb8:	subs	r6, r0, #0
   6bdbc:	beq	6be00 <fputs@plt+0x5ad38>
   6bdc0:	ldr	r3, [r5, #16]
   6bdc4:	ldr	r2, [pc, #892]	; 6c148 <fputs@plt+0x5b080>
   6bdc8:	mov	r1, r6
   6bdcc:	ldr	r3, [r3, sl]
   6bdd0:	mov	r0, r5
   6bdd4:	bl	309d4 <fputs@plt+0x1f90c>
   6bdd8:	mov	r0, r4
   6bddc:	bl	1e524 <fputs@plt+0xd45c>
   6bde0:	mov	r1, r4
   6bde4:	mov	r0, r5
   6bde8:	bl	1d524 <fputs@plt+0xc45c>
   6bdec:	mov	r1, r6
   6bdf0:	mov	r0, r5
   6bdf4:	bl	23eb0 <fputs@plt+0x12de8>
   6bdf8:	add	sp, sp, #28
   6bdfc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6be00:	add	r9, r9, #1
   6be04:	ldr	r3, [r5, #20]
   6be08:	cmp	r9, r3
   6be0c:	blt	6bd8c <fputs@plt+0x5acc4>
   6be10:	mov	r0, r5
   6be14:	bl	1d884 <fputs@plt+0xc7bc>
   6be18:	mov	r3, #0
   6be1c:	cmp	r8, r3
   6be20:	str	r5, [r4]
   6be24:	str	r3, [r4, #428]	; 0x1ac
   6be28:	blt	6bffc <fputs@plt+0x5af34>
   6be2c:	beq	6be40 <fputs@plt+0x5ad78>
   6be30:	add	r3, r7, r8
   6be34:	ldrb	r3, [r3, #-1]
   6be38:	cmp	r3, #0
   6be3c:	beq	6bffc <fputs@plt+0x5af34>
   6be40:	ldr	r3, [r5, #96]	; 0x60
   6be44:	cmp	r8, r3
   6be48:	ble	6be70 <fputs@plt+0x5ada8>
   6be4c:	ldr	r2, [pc, #760]	; 6c14c <fputs@plt+0x5b084>
   6be50:	mov	r1, #18
   6be54:	mov	r0, r5
   6be58:	bl	309d4 <fputs@plt+0x1f90c>
   6be5c:	mov	r1, #18
   6be60:	mov	r0, r5
   6be64:	bl	23eb0 <fputs@plt+0x12de8>
   6be68:	mov	r6, r0
   6be6c:	b	6bdd8 <fputs@plt+0x5ad10>
   6be70:	mov	r2, r8
   6be74:	asr	r3, r8, #31
   6be78:	mov	r1, r7
   6be7c:	mov	r0, r5
   6be80:	bl	1edc4 <fputs@plt+0xdcfc>
   6be84:	subs	r6, r0, #0
   6be88:	addeq	r8, r7, r8
   6be8c:	streq	r8, [r4, #484]	; 0x1e4
   6be90:	beq	6bec0 <fputs@plt+0x5adf8>
   6be94:	mov	r1, r6
   6be98:	add	r2, sp, #16
   6be9c:	mov	r0, r4
   6bea0:	bl	6ba38 <fputs@plt+0x5a970>
   6bea4:	ldr	r3, [r4, #484]	; 0x1e4
   6bea8:	mov	r1, r6
   6beac:	sub	r3, r3, r6
   6beb0:	add	r3, r7, r3
   6beb4:	str	r3, [r4, #484]	; 0x1e4
   6beb8:	mov	r0, r5
   6bebc:	bl	1d524 <fputs@plt+0xc45c>
   6bec0:	ldr	r3, [r4, #12]
   6bec4:	cmp	r3, #101	; 0x65
   6bec8:	moveq	r3, #0
   6becc:	streq	r3, [r4, #12]
   6bed0:	ldrb	r3, [r4, #17]
   6bed4:	cmp	r3, #0
   6bed8:	movne	r6, #0
   6bedc:	ldrne	r8, [r4]
   6bee0:	bne	6c0b8 <fputs@plt+0x5aff0>
   6bee4:	ldrb	r3, [r5, #69]	; 0x45
   6bee8:	cmp	r3, #0
   6beec:	beq	6c0d0 <fputs@plt+0x5b008>
   6bef0:	ldr	r3, [sp, #72]	; 0x48
   6bef4:	mov	r6, #7
   6bef8:	cmp	r3, #0
   6befc:	str	r6, [r4, #12]
   6bf00:	beq	6bf60 <fputs@plt+0x5ae98>
   6bf04:	ldr	r2, [sp, #72]	; 0x48
   6bf08:	ldr	r3, [r4, #484]	; 0x1e4
   6bf0c:	str	r3, [r2]
   6bf10:	ldr	r6, [r4, #12]
   6bf14:	cmp	r6, #0
   6bf18:	bne	6bf60 <fputs@plt+0x5ae98>
   6bf1c:	ldr	r0, [r4, #8]
   6bf20:	cmp	r0, #0
   6bf24:	beq	6bf60 <fputs@plt+0x5ae98>
   6bf28:	ldrb	r3, [r4, #453]	; 0x1c5
   6bf2c:	cmp	r3, #0
   6bf30:	beq	6bf60 <fputs@plt+0x5ae98>
   6bf34:	cmp	r3, #2
   6bf38:	bne	6c0e0 <fputs@plt+0x5b018>
   6bf3c:	mov	r1, #4
   6bf40:	bl	23c7c <fputs@plt+0x12bb4>
   6bf44:	mov	r9, #12
   6bf48:	mov	sl, #8
   6bf4c:	ldr	fp, [pc, #508]	; 6c150 <fputs@plt+0x5b088>
   6bf50:	sub	r9, r9, sl
   6bf54:	mov	r8, #0
   6bf58:	cmp	r8, r9
   6bf5c:	bne	6c0f4 <fputs@plt+0x5b02c>
   6bf60:	ldrb	r3, [r5, #149]	; 0x95
   6bf64:	cmp	r3, #0
   6bf68:	bne	6bfac <fputs@plt+0x5aee4>
   6bf6c:	ldr	r8, [r4, #8]
   6bf70:	ldr	r2, [r4, #484]	; 0x1e4
   6bf74:	cmp	r8, #0
   6bf78:	sub	r2, r2, r7
   6bf7c:	beq	6bfac <fputs@plt+0x5aee4>
   6bf80:	asr	r3, r2, #31
   6bf84:	mov	r1, r7
   6bf88:	ldr	r0, [r8]
   6bf8c:	bl	1edc4 <fputs@plt+0xdcfc>
   6bf90:	ldrb	r3, [r8, #89]	; 0x59
   6bf94:	ldr	r2, [sp, #12]
   6bf98:	and	r2, r2, #1
   6bf9c:	bic	r3, r3, #128	; 0x80
   6bfa0:	orr	r3, r3, r2, lsl #7
   6bfa4:	strb	r3, [r8, #89]	; 0x59
   6bfa8:	str	r0, [r8, #168]	; 0xa8
   6bfac:	ldr	r0, [r4, #8]
   6bfb0:	cmp	r0, #0
   6bfb4:	beq	6c118 <fputs@plt+0x5b050>
   6bfb8:	cmp	r6, #0
   6bfbc:	bne	6bfcc <fputs@plt+0x5af04>
   6bfc0:	ldrb	r3, [r5, #69]	; 0x45
   6bfc4:	cmp	r3, #0
   6bfc8:	beq	6c118 <fputs@plt+0x5b050>
   6bfcc:	bl	47974 <fputs@plt+0x368ac>
   6bfd0:	ldr	r3, [sp, #16]
   6bfd4:	cmp	r3, #0
   6bfd8:	beq	6c124 <fputs@plt+0x5b05c>
   6bfdc:	mov	r1, r6
   6bfe0:	ldr	r2, [pc, #364]	; 6c154 <fputs@plt+0x5b08c>
   6bfe4:	mov	r0, r5
   6bfe8:	bl	309d4 <fputs@plt+0x1f90c>
   6bfec:	ldr	r1, [sp, #16]
   6bff0:	mov	r0, r5
   6bff4:	bl	1d524 <fputs@plt+0xc45c>
   6bff8:	b	6c130 <fputs@plt+0x5b068>
   6bffc:	add	r2, sp, #16
   6c000:	mov	r1, r7
   6c004:	mov	r0, r4
   6c008:	bl	6ba38 <fputs@plt+0x5a970>
   6c00c:	b	6bec0 <fputs@plt+0x5adf8>
   6c010:	ldr	r3, [r8, #16]
   6c014:	lsl	fp, r6, #4
   6c018:	add	r3, r3, fp
   6c01c:	ldr	r9, [r3, #4]
   6c020:	cmp	r9, #0
   6c024:	beq	6c0b4 <fputs@plt+0x5afec>
   6c028:	ldrb	r1, [r9, #8]
   6c02c:	cmp	r1, #0
   6c030:	bne	6c0c8 <fputs@plt+0x5b000>
   6c034:	mov	r0, r9
   6c038:	bl	3f57c <fputs@plt+0x2e4b4>
   6c03c:	ldr	r3, [pc, #276]	; 6c158 <fputs@plt+0x5b090>
   6c040:	cmp	r0, r3
   6c044:	cmpne	r0, #7
   6c048:	mov	r1, r0
   6c04c:	bne	6c058 <fputs@plt+0x5af90>
   6c050:	mov	r0, r8
   6c054:	bl	1a2d0 <fputs@plt+0x9208>
   6c058:	cmp	r1, #0
   6c05c:	bne	6bee4 <fputs@plt+0x5ae1c>
   6c060:	mov	sl, #1
   6c064:	add	r2, sp, #20
   6c068:	mov	r1, #1
   6c06c:	mov	r0, r9
   6c070:	bl	199c0 <fputs@plt+0x88f8>
   6c074:	ldr	r3, [r8, #16]
   6c078:	add	fp, r3, fp
   6c07c:	ldr	r3, [fp, #12]
   6c080:	ldr	r2, [r3]
   6c084:	ldr	r3, [sp, #20]
   6c088:	cmp	r2, r3
   6c08c:	beq	6c0a4 <fputs@plt+0x5afdc>
   6c090:	mov	r1, r6
   6c094:	mov	r0, r8
   6c098:	bl	1ecb4 <fputs@plt+0xdbec>
   6c09c:	mov	r3, #17
   6c0a0:	str	r3, [r4, #12]
   6c0a4:	cmp	sl, #0
   6c0a8:	beq	6c0b4 <fputs@plt+0x5afec>
   6c0ac:	mov	r0, r9
   6c0b0:	bl	4547c <fputs@plt+0x343b4>
   6c0b4:	add	r6, r6, #1
   6c0b8:	ldr	r3, [r8, #20]
   6c0bc:	cmp	r6, r3
   6c0c0:	blt	6c010 <fputs@plt+0x5af48>
   6c0c4:	b	6bee4 <fputs@plt+0x5ae1c>
   6c0c8:	mov	sl, #0
   6c0cc:	b	6c064 <fputs@plt+0x5af9c>
   6c0d0:	ldr	r3, [sp, #72]	; 0x48
   6c0d4:	cmp	r3, #0
   6c0d8:	bne	6bf04 <fputs@plt+0x5ae3c>
   6c0dc:	b	6bf10 <fputs@plt+0x5ae48>
   6c0e0:	mov	r1, #8
   6c0e4:	bl	23c7c <fputs@plt+0x12bb4>
   6c0e8:	mov	sl, r6
   6c0ec:	mov	r9, #8
   6c0f0:	b	6bf4c <fputs@plt+0x5ae84>
   6c0f4:	add	r3, r8, sl
   6c0f8:	mov	r2, #0
   6c0fc:	str	r2, [sp]
   6c100:	mov	r1, r8
   6c104:	ldr	r3, [fp, r3, lsl #2]
   6c108:	ldr	r0, [r4, #8]
   6c10c:	bl	278ac <fputs@plt+0x167e4>
   6c110:	add	r8, r8, #1
   6c114:	b	6bf58 <fputs@plt+0x5ae90>
   6c118:	ldr	r3, [sp, #68]	; 0x44
   6c11c:	str	r0, [r3]
   6c120:	b	6bfd0 <fputs@plt+0x5af08>
   6c124:	mov	r1, r6
   6c128:	mov	r0, r5
   6c12c:	bl	23e7c <fputs@plt+0x12db4>
   6c130:	ldr	r1, [r4, #532]	; 0x214
   6c134:	cmp	r1, #0
   6c138:	ldrne	r3, [r1, #4]
   6c13c:	strne	r3, [r4, #532]	; 0x214
   6c140:	bne	6bff0 <fputs@plt+0x5af28>
   6c144:	b	6bdd8 <fputs@plt+0x5ad10>
   6c148:	muleq	r7, sp, r2
   6c14c:			; <UNDEFINED> instruction: 0x000792bb
   6c150:	andeq	r5, r7, r8, ror #29
   6c154:	andeq	r6, r7, r2, ror #10
   6c158:	andeq	r0, r0, sl, lsl #24
   6c15c:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
   6c160:	mov	r8, r3
   6c164:	ldr	r4, [sp, #52]	; 0x34
   6c168:	mov	r3, #0
   6c16c:	mov	r6, r1
   6c170:	str	r3, [r4]
   6c174:	mov	r5, r0
   6c178:	mov	r7, r2
   6c17c:	ldr	r9, [sp, #48]	; 0x30
   6c180:	ldr	sl, [sp, #56]	; 0x38
   6c184:	bl	303e4 <fputs@plt+0x1f31c>
   6c188:	cmp	r6, #0
   6c18c:	cmpne	r0, #0
   6c190:	bne	6c1a4 <fputs@plt+0x5b0dc>
   6c194:	ldr	r0, [pc, #108]	; 6c208 <fputs@plt+0x5b140>
   6c198:	add	sp, sp, #16
   6c19c:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   6c1a0:	b	2d88c <fputs@plt+0x1c7c4>
   6c1a4:	mov	r0, r5
   6c1a8:	bl	15ba4 <fputs@plt+0x4adc>
   6c1ac:	stmib	sp, {r4, sl}
   6c1b0:	str	r9, [sp]
   6c1b4:	mov	r3, r8
   6c1b8:	mov	r2, r7
   6c1bc:	mov	r1, r6
   6c1c0:	mov	r0, r5
   6c1c4:	bl	6bd44 <fputs@plt+0x5ac7c>
   6c1c8:	cmp	r0, #17
   6c1cc:	bne	6c200 <fputs@plt+0x5b138>
   6c1d0:	ldr	r0, [r4]
   6c1d4:	bl	479bc <fputs@plt+0x368f4>
   6c1d8:	str	sl, [sp, #56]	; 0x38
   6c1dc:	str	r4, [sp, #52]	; 0x34
   6c1e0:	str	r9, [sp, #48]	; 0x30
   6c1e4:	mov	r3, r8
   6c1e8:	mov	r2, r7
   6c1ec:	mov	r1, r6
   6c1f0:	mov	r0, r5
   6c1f4:	add	sp, sp, #16
   6c1f8:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   6c1fc:	b	6bd44 <fputs@plt+0x5ac7c>
   6c200:	add	sp, sp, #16
   6c204:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   6c208:	andeq	sl, r1, r9, ror #29
   6c20c:	push	{r0, r1, r2, r3, r4, lr}
   6c210:	ldr	ip, [sp, #24]
   6c214:	stmib	sp, {r3, ip}
   6c218:	mov	r3, #0
   6c21c:	str	r3, [sp]
   6c220:	bl	6c15c <fputs@plt+0x5b094>
   6c224:	add	sp, sp, #20
   6c228:	pop	{pc}		; (ldr pc, [sp], #4)
   6c22c:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
   6c230:	mov	r6, r2
   6c234:	ldr	r5, [r0]
   6c238:	ldr	r8, [r0, #8]
   6c23c:	ldr	sl, [r5, #16]
   6c240:	add	r3, sl, r8, lsl #4
   6c244:	ldr	r2, [r3, #12]
   6c248:	ldrh	r3, [r2, #78]	; 0x4e
   6c24c:	bic	r3, r3, #4
   6c250:	strh	r3, [r2, #78]	; 0x4e
   6c254:	ldrb	r3, [r5, #69]	; 0x45
   6c258:	cmp	r3, #0
   6c25c:	beq	6c27c <fputs@plt+0x5b1b4>
   6c260:	mov	r2, #0
   6c264:	ldr	r1, [r6]
   6c268:	bl	380b4 <fputs@plt+0x26fec>
   6c26c:	mov	r4, #1
   6c270:	mov	r0, r4
   6c274:	add	sp, sp, #16
   6c278:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   6c27c:	cmp	r6, #0
   6c280:	bne	6c28c <fputs@plt+0x5b1c4>
   6c284:	mov	r4, #0
   6c288:	b	6c270 <fputs@plt+0x5b1a8>
   6c28c:	ldr	r4, [r6, #4]
   6c290:	cmp	r4, #0
   6c294:	moveq	r2, r4
   6c298:	ldreq	r1, [r6]
   6c29c:	beq	6c3c0 <fputs@plt+0x5b2f8>
   6c2a0:	ldr	r9, [r6, #8]
   6c2a4:	mov	r7, r0
   6c2a8:	mov	r2, #7
   6c2ac:	ldr	r1, [pc, #276]	; 6c3c8 <fputs@plt+0x5b300>
   6c2b0:	mov	r0, r9
   6c2b4:	bl	24e58 <fputs@plt+0x13d90>
   6c2b8:	subs	r4, r0, #0
   6c2bc:	bne	6c35c <fputs@plt+0x5b294>
   6c2c0:	strb	r8, [r5, #148]	; 0x94
   6c2c4:	ldr	r0, [r6, #4]
   6c2c8:	bl	14cd0 <fputs@plt+0x3c08>
   6c2cc:	strb	r4, [r5, #150]	; 0x96
   6c2d0:	add	r3, sp, #12
   6c2d4:	mvn	r2, #0
   6c2d8:	str	r0, [r5, #144]	; 0x90
   6c2dc:	str	r4, [sp]
   6c2e0:	mov	r0, r5
   6c2e4:	ldr	r1, [r6, #8]
   6c2e8:	bl	6c20c <fputs@plt+0x5b144>
   6c2ec:	ldr	r3, [r5, #52]	; 0x34
   6c2f0:	strb	r4, [r5, #148]	; 0x94
   6c2f4:	cmp	r3, #0
   6c2f8:	beq	6c31c <fputs@plt+0x5b254>
   6c2fc:	ldrb	r2, [r5, #150]	; 0x96
   6c300:	cmp	r2, #0
   6c304:	bne	6c31c <fputs@plt+0x5b254>
   6c308:	cmp	r3, #7
   6c30c:	str	r3, [r7, #12]
   6c310:	bne	6c328 <fputs@plt+0x5b260>
   6c314:	mov	r0, r5
   6c318:	bl	1a2d0 <fputs@plt+0x9208>
   6c31c:	ldr	r0, [sp, #12]
   6c320:	bl	479bc <fputs@plt+0x368f4>
   6c324:	b	6c270 <fputs@plt+0x5b1a8>
   6c328:	cmp	r3, #9
   6c32c:	beq	6c31c <fputs@plt+0x5b254>
   6c330:	uxtb	r3, r3
   6c334:	cmp	r3, #6
   6c338:	beq	6c31c <fputs@plt+0x5b254>
   6c33c:	mov	r0, r5
   6c340:	ldr	r6, [r6]
   6c344:	bl	4898c <fputs@plt+0x378c4>
   6c348:	mov	r1, r6
   6c34c:	mov	r2, r0
   6c350:	mov	r0, r7
   6c354:	bl	380b4 <fputs@plt+0x26fec>
   6c358:	b	6c31c <fputs@plt+0x5b254>
   6c35c:	ldr	r1, [r6]
   6c360:	cmp	r1, #0
   6c364:	beq	6c37c <fputs@plt+0x5b2b4>
   6c368:	cmp	r9, #0
   6c36c:	beq	6c38c <fputs@plt+0x5b2c4>
   6c370:	ldrb	r3, [r9]
   6c374:	cmp	r3, #0
   6c378:	beq	6c38c <fputs@plt+0x5b2c4>
   6c37c:	mov	r2, #0
   6c380:	mov	r0, r7
   6c384:	bl	380b4 <fputs@plt+0x26fec>
   6c388:	b	6c284 <fputs@plt+0x5b1bc>
   6c38c:	ldr	r2, [sl, r8, lsl #4]
   6c390:	mov	r0, r5
   6c394:	bl	169b0 <fputs@plt+0x58e8>
   6c398:	subs	r1, r0, #0
   6c39c:	beq	6c284 <fputs@plt+0x5b1bc>
   6c3a0:	add	r1, r1, #44	; 0x2c
   6c3a4:	ldr	r0, [r6, #4]
   6c3a8:	bl	14b7c <fputs@plt+0x3ab4>
   6c3ac:	subs	r4, r0, #0
   6c3b0:	bne	6c284 <fputs@plt+0x5b1bc>
   6c3b4:	ldr	r2, [pc, #16]	; 6c3cc <fputs@plt+0x5b304>
   6c3b8:	ldr	r1, [r6]
   6c3bc:	mov	r0, r7
   6c3c0:	bl	380b4 <fputs@plt+0x26fec>
   6c3c4:	b	6c270 <fputs@plt+0x5b1a8>
   6c3c8:	andeq	r9, r7, lr, asr #5
   6c3cc:	ldrdeq	r9, [r7], -r6
   6c3d0:	push	{r0, r1, r2, r3, r4, lr}
   6c3d4:	ldr	ip, [sp, #24]
   6c3d8:	stmib	sp, {r3, ip}
   6c3dc:	mov	r3, #0
   6c3e0:	str	r3, [sp]
   6c3e4:	mov	r3, #1
   6c3e8:	bl	6c15c <fputs@plt+0x5b094>
   6c3ec:	add	sp, sp, #20
   6c3f0:	pop	{pc}		; (ldr pc, [sp], #4)
   6c3f4:	push	{r4, r5, r6, r7, r8, r9, lr}
   6c3f8:	sub	sp, sp, #28
   6c3fc:	mov	r9, r3
   6c400:	ldr	r8, [sp, #56]	; 0x38
   6c404:	mov	r3, #0
   6c408:	mov	r5, r2
   6c40c:	str	r3, [r8]
   6c410:	mov	r4, r1
   6c414:	mov	r6, r0
   6c418:	ldr	r7, [sp, #60]	; 0x3c
   6c41c:	str	r3, [sp, #20]
   6c420:	bl	303e4 <fputs@plt+0x1f31c>
   6c424:	cmp	r0, #0
   6c428:	cmpne	r4, #0
   6c42c:	moveq	r2, #1
   6c430:	movne	r2, #0
   6c434:	bne	6c448 <fputs@plt+0x5b380>
   6c438:	ldr	r0, [pc, #248]	; 6c538 <fputs@plt+0x5b470>
   6c43c:	bl	2d88c <fputs@plt+0x1c7c4>
   6c440:	add	sp, sp, #28
   6c444:	pop	{r4, r5, r6, r7, r8, r9, pc}
   6c448:	cmp	r5, #0
   6c44c:	movlt	r2, r5
   6c450:	blt	6c478 <fputs@plt+0x5b3b0>
   6c454:	cmp	r2, r5
   6c458:	bge	6c478 <fputs@plt+0x5b3b0>
   6c45c:	ldrb	r3, [r4, r2]
   6c460:	cmp	r3, #0
   6c464:	bne	6c50c <fputs@plt+0x5b444>
   6c468:	add	r3, r4, r2
   6c46c:	ldrb	r3, [r3, #1]
   6c470:	cmp	r3, #0
   6c474:	bne	6c50c <fputs@plt+0x5b444>
   6c478:	mov	r1, r4
   6c47c:	mov	r0, r6
   6c480:	bl	27f50 <fputs@plt+0x16e88>
   6c484:	subs	r5, r0, #0
   6c488:	moveq	r8, r5
   6c48c:	beq	6c4bc <fputs@plt+0x5b3f4>
   6c490:	add	r3, sp, #20
   6c494:	str	r3, [sp, #8]
   6c498:	mov	r3, #0
   6c49c:	str	r8, [sp, #4]
   6c4a0:	str	r3, [sp]
   6c4a4:	mvn	r2, #0
   6c4a8:	mov	r3, r9
   6c4ac:	mov	r1, r5
   6c4b0:	mov	r0, r6
   6c4b4:	bl	6c15c <fputs@plt+0x5b094>
   6c4b8:	mov	r8, r0
   6c4bc:	ldr	r1, [sp, #20]
   6c4c0:	cmp	r7, #0
   6c4c4:	cmpne	r1, #0
   6c4c8:	beq	6c4f0 <fputs@plt+0x5b428>
   6c4cc:	sub	r1, r1, r5
   6c4d0:	mov	r0, r5
   6c4d4:	bl	13f40 <fputs@plt+0x2e78>
   6c4d8:	ldr	ip, [pc, #92]	; 6c53c <fputs@plt+0x5b474>
   6c4dc:	mov	r1, r4
   6c4e0:	mov	r2, #0
   6c4e4:	cmp	r0, r2
   6c4e8:	bgt	6c514 <fputs@plt+0x5b44c>
   6c4ec:	str	r1, [r7]
   6c4f0:	mov	r1, r5
   6c4f4:	mov	r0, r6
   6c4f8:	bl	1d524 <fputs@plt+0xc45c>
   6c4fc:	mov	r1, r8
   6c500:	mov	r0, r6
   6c504:	bl	23eb0 <fputs@plt+0x12de8>
   6c508:	b	6c440 <fputs@plt+0x5b378>
   6c50c:	add	r2, r2, #2
   6c510:	b	6c454 <fputs@plt+0x5b38c>
   6c514:	ldrb	lr, [r1, #1]
   6c518:	ldrb	r3, [r1]
   6c51c:	add	r2, r2, #1
   6c520:	add	r3, r3, lr, lsl #8
   6c524:	sub	r3, r3, #55296	; 0xd800
   6c528:	cmp	r3, ip
   6c52c:	addhi	r1, r1, #2
   6c530:	addls	r1, r1, #4
   6c534:	b	6c4e4 <fputs@plt+0x5b41c>
   6c538:	andeq	sl, r1, r8, asr pc
   6c53c:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   6c540:	push	{r0, r1, r2, lr}
   6c544:	ldr	ip, [sp, #16]
   6c548:	stm	sp, {r3, ip}
   6c54c:	mov	r3, #0
   6c550:	bl	6c3f4 <fputs@plt+0x5b32c>
   6c554:	add	sp, sp, #12
   6c558:	pop	{pc}		; (ldr pc, [sp], #4)
   6c55c:	push	{r0, r1, r2, lr}
   6c560:	ldr	ip, [sp, #16]
   6c564:	stm	sp, {r3, ip}
   6c568:	mov	r3, #1
   6c56c:	bl	6c3f4 <fputs@plt+0x5b32c>
   6c570:	add	sp, sp, #12
   6c574:	pop	{pc}		; (ldr pc, [sp], #4)
   6c578:	push	{r1, r2, r3}
   6c57c:	mov	r3, #0
   6c580:	push	{r4, r5, r6, r7, r8, lr}
   6c584:	sub	sp, sp, #116	; 0x74
   6c588:	ldr	r8, [r0, #68]	; 0x44
   6c58c:	str	r3, [sp, #8]
   6c590:	cmp	r8, r3
   6c594:	bne	6c630 <fputs@plt+0x5b568>
   6c598:	ldr	r6, [r0]
   6c59c:	add	r2, sp, #144	; 0x90
   6c5a0:	mov	r4, r0
   6c5a4:	ldr	r1, [sp, #140]	; 0x8c
   6c5a8:	mov	r0, r6
   6c5ac:	str	r2, [sp, #4]
   6c5b0:	bl	30960 <fputs@plt+0x1f898>
   6c5b4:	subs	r7, r0, #0
   6c5b8:	beq	6c630 <fputs@plt+0x5b568>
   6c5bc:	ldrb	r3, [r4, #18]
   6c5c0:	add	r5, r4, #444	; 0x1bc
   6c5c4:	mov	r2, #100	; 0x64
   6c5c8:	add	r3, r3, #1
   6c5cc:	strb	r3, [r4, #18]
   6c5d0:	mov	r1, r5
   6c5d4:	add	r0, sp, #12
   6c5d8:	bl	10f3c <memcpy@plt>
   6c5dc:	mov	r2, #100	; 0x64
   6c5e0:	mov	r1, r8
   6c5e4:	mov	r0, r5
   6c5e8:	bl	10eac <memset@plt>
   6c5ec:	add	r2, sp, #8
   6c5f0:	mov	r1, r7
   6c5f4:	mov	r0, r4
   6c5f8:	bl	6ba38 <fputs@plt+0x5a970>
   6c5fc:	ldr	r1, [sp, #8]
   6c600:	mov	r0, r6
   6c604:	bl	1d524 <fputs@plt+0xc45c>
   6c608:	mov	r1, r7
   6c60c:	mov	r0, r6
   6c610:	bl	1d524 <fputs@plt+0xc45c>
   6c614:	mov	r2, #100	; 0x64
   6c618:	add	r1, sp, #12
   6c61c:	mov	r0, r5
   6c620:	bl	10f3c <memcpy@plt>
   6c624:	ldrb	r3, [r4, #18]
   6c628:	sub	r3, r3, #1
   6c62c:	strb	r3, [r4, #18]
   6c630:	add	sp, sp, #116	; 0x74
   6c634:	pop	{r4, r5, r6, r7, r8, lr}
   6c638:	add	sp, sp, #12
   6c63c:	bx	lr
   6c640:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   6c644:	mov	r8, r3
   6c648:	ldr	r3, [r0]
   6c64c:	ldr	r9, [pc, #112]	; 6c6c4 <fputs@plt+0x5b5fc>
   6c650:	ldr	sl, [pc, #112]	; 6c6c8 <fputs@plt+0x5b600>
   6c654:	ldr	r3, [r3, #16]
   6c658:	sub	sp, sp, #32
   6c65c:	mov	r5, r0
   6c660:	ldr	r6, [r3, r1, lsl #4]
   6c664:	mov	r7, r2
   6c668:	mov	r4, #1
   6c66c:	mov	r3, r4
   6c670:	mov	r2, r9
   6c674:	add	r1, sp, #8
   6c678:	mov	r0, #24
   6c67c:	bl	2b038 <fputs@plt+0x19f70>
   6c680:	mov	r2, r6
   6c684:	add	r1, sp, #8
   6c688:	ldr	r0, [r5]
   6c68c:	bl	16934 <fputs@plt+0x586c>
   6c690:	cmp	r0, #0
   6c694:	beq	6c6b0 <fputs@plt+0x5b5e8>
   6c698:	stm	sp, {r7, r8}
   6c69c:	add	r3, sp, #8
   6c6a0:	mov	r2, r6
   6c6a4:	mov	r1, sl
   6c6a8:	mov	r0, r5
   6c6ac:	bl	6c578 <fputs@plt+0x5b4b0>
   6c6b0:	add	r4, r4, #1
   6c6b4:	cmp	r4, #5
   6c6b8:	bne	6c66c <fputs@plt+0x5b5a4>
   6c6bc:	add	sp, sp, #32
   6c6c0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   6c6c4:	andeq	r9, r7, r7, ror #5
   6c6c8:	strdeq	r9, [r7], -r5
   6c6cc:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
   6c6d0:	mov	r4, r1
   6c6d4:	ldr	r9, [r0]
   6c6d8:	ldr	r1, [r1, #20]
   6c6dc:	mov	r5, r0
   6c6e0:	mov	r0, r9
   6c6e4:	bl	17478 <fputs@plt+0x63b0>
   6c6e8:	ldr	r1, [r4, #4]
   6c6ec:	ldr	r7, [pc, #200]	; 6c7bc <fputs@plt+0x5b6f4>
   6c6f0:	mov	r6, r0
   6c6f4:	ldr	r0, [r4, #24]
   6c6f8:	add	r0, r0, #8
   6c6fc:	bl	14ef8 <fputs@plt+0x3e30>
   6c700:	ldr	r3, [r9, #16]
   6c704:	cmp	r6, #1
   6c708:	moveq	r1, #14
   6c70c:	ldr	r8, [r3, r6, lsl #4]
   6c710:	ldr	r3, [pc, #168]	; 6c7c0 <fputs@plt+0x5b6f8>
   6c714:	str	r8, [sp]
   6c718:	movne	r7, r3
   6c71c:	movne	r1, #16
   6c720:	ldr	r2, [r4]
   6c724:	ldr	r3, [r0]
   6c728:	mov	r0, r5
   6c72c:	bl	30ec0 <fputs@plt+0x1fdf8>
   6c730:	subs	r3, r0, #0
   6c734:	bne	6c7b4 <fputs@plt+0x5b6ec>
   6c738:	str	r8, [sp]
   6c73c:	mov	r2, r7
   6c740:	mov	r1, #9
   6c744:	mov	r0, r5
   6c748:	bl	30ec0 <fputs@plt+0x1fdf8>
   6c74c:	subs	r8, r0, #0
   6c750:	bne	6c7b4 <fputs@plt+0x5b6ec>
   6c754:	mov	r0, r5
   6c758:	bl	283d4 <fputs@plt+0x1730c>
   6c75c:	subs	sl, r0, #0
   6c760:	beq	6c7b4 <fputs@plt+0x5b6ec>
   6c764:	ldr	r2, [r9, #16]
   6c768:	ldr	r3, [r4]
   6c76c:	ldr	r1, [pc, #80]	; 6c7c4 <fputs@plt+0x5b6fc>
   6c770:	str	r3, [sp]
   6c774:	mov	r0, r5
   6c778:	mov	r3, r7
   6c77c:	ldr	r2, [r2, r6, lsl #4]
   6c780:	bl	6c578 <fputs@plt+0x5b4b0>
   6c784:	mov	r1, r6
   6c788:	mov	r0, r5
   6c78c:	bl	289c4 <fputs@plt+0x178fc>
   6c790:	ldr	r3, [r4]
   6c794:	str	r8, [sp, #8]
   6c798:	str	r3, [sp, #4]
   6c79c:	str	r8, [sp]
   6c7a0:	mov	r3, r8
   6c7a4:	mov	r2, r6
   6c7a8:	mov	r1, #127	; 0x7f
   6c7ac:	mov	r0, sl
   6c7b0:	bl	28464 <fputs@plt+0x1739c>
   6c7b4:	add	sp, sp, #16
   6c7b8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   6c7bc:	andeq	r7, r7, lr, asr fp
   6c7c0:	andeq	r7, r7, r1, ror fp
   6c7c4:	andeq	r9, r7, r3, lsl r3
   6c7c8:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
   6c7cc:	mov	r4, r0
   6c7d0:	mov	r6, r2
   6c7d4:	mov	r7, r1
   6c7d8:	bl	283d4 <fputs@plt+0x1730c>
   6c7dc:	mov	r8, r0
   6c7e0:	mov	r0, r4
   6c7e4:	bl	168d0 <fputs@plt+0x5808>
   6c7e8:	mov	r2, r7
   6c7ec:	mov	r1, #118	; 0x76
   6c7f0:	str	r6, [sp]
   6c7f4:	mov	r5, r0
   6c7f8:	mov	r3, r0
   6c7fc:	mov	r0, r8
   6c800:	bl	28344 <fputs@plt+0x1727c>
   6c804:	mov	r0, r4
   6c808:	bl	16f34 <fputs@plt+0x5e6c>
   6c80c:	ldr	r3, [r4]
   6c810:	ldr	r1, [pc, #60]	; 6c854 <fputs@plt+0x5b78c>
   6c814:	cmp	r6, #1
   6c818:	ldr	r3, [r3, #16]
   6c81c:	mov	r0, r4
   6c820:	ldr	r2, [r3, r6, lsl #4]
   6c824:	ldr	r3, [pc, #44]	; 6c858 <fputs@plt+0x5b790>
   6c828:	str	r5, [sp, #8]
   6c82c:	moveq	r3, r1
   6c830:	str	r5, [sp, #4]
   6c834:	str	r7, [sp]
   6c838:	ldr	r1, [pc, #28]	; 6c85c <fputs@plt+0x5b794>
   6c83c:	bl	6c578 <fputs@plt+0x5b4b0>
   6c840:	mov	r1, r5
   6c844:	mov	r0, r4
   6c848:	add	sp, sp, #16
   6c84c:	pop	{r4, r5, r6, r7, r8, lr}
   6c850:	b	1bdc4 <fputs@plt+0xacfc>
   6c854:	andeq	r7, r7, lr, asr fp
   6c858:	andeq	r7, r7, r1, ror fp
   6c85c:	andeq	r9, r7, r6, asr #6
   6c860:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6c864:	mov	r6, r3
   6c868:	ldr	r8, [r0]
   6c86c:	sub	sp, sp, #36	; 0x24
   6c870:	ldrb	r3, [r8, #69]	; 0x45
   6c874:	str	r1, [sp, #16]
   6c878:	cmp	r3, #0
   6c87c:	bne	6c8e8 <fputs@plt+0x5b820>
   6c880:	mov	r4, r0
   6c884:	mov	r7, r2
   6c888:	bl	5e280 <fputs@plt+0x4d1b8>
   6c88c:	cmp	r0, #0
   6c890:	bne	6c8e8 <fputs@plt+0x5b820>
   6c894:	cmp	r6, #0
   6c898:	mov	r1, r7
   6c89c:	ldrbne	r3, [r8, #73]	; 0x49
   6c8a0:	mov	r0, r4
   6c8a4:	addne	r3, r3, #1
   6c8a8:	strbne	r3, [r8, #73]	; 0x49
   6c8ac:	ldr	r3, [sp, #16]
   6c8b0:	add	r2, r3, #8
   6c8b4:	bl	5e988 <fputs@plt+0x4d8c0>
   6c8b8:	cmp	r6, #0
   6c8bc:	mov	r5, r0
   6c8c0:	beq	6cbd4 <fputs@plt+0x5bb0c>
   6c8c4:	ldrb	r3, [r8, #73]	; 0x49
   6c8c8:	cmp	r0, #0
   6c8cc:	sub	r3, r3, #1
   6c8d0:	strb	r3, [r8, #73]	; 0x49
   6c8d4:	bne	6cbdc <fputs@plt+0x5bb14>
   6c8d8:	ldr	r3, [sp, #16]
   6c8dc:	mov	r0, r4
   6c8e0:	ldr	r1, [r3, #12]
   6c8e4:	bl	4abcc <fputs@plt+0x39b04>
   6c8e8:	ldr	r1, [sp, #16]
   6c8ec:	mov	r0, r8
   6c8f0:	add	sp, sp, #36	; 0x24
   6c8f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6c8f8:	b	1e2b4 <fputs@plt+0xd1ec>
   6c8fc:	mov	r1, r5
   6c900:	mov	r0, r4
   6c904:	bl	47f14 <fputs@plt+0x36e4c>
   6c908:	cmp	r0, #0
   6c90c:	beq	6cbf8 <fputs@plt+0x5bb30>
   6c910:	b	6c8e8 <fputs@plt+0x5b820>
   6c914:	ldrb	r3, [r5, #42]	; 0x2a
   6c918:	tst	r3, #16
   6c91c:	beq	6c93c <fputs@plt+0x5b874>
   6c920:	ldr	r1, [r5, #56]	; 0x38
   6c924:	mov	r0, r8
   6c928:	bl	1bfe0 <fputs@plt+0xaf18>
   6c92c:	mov	r1, #30
   6c930:	ldr	r3, [r0, #4]
   6c934:	ldr	r3, [r3, #4]
   6c938:	b	6cc4c <fputs@plt+0x5bb84>
   6c93c:	cmp	r6, #1
   6c940:	mov	r3, r7
   6c944:	moveq	r1, #13
   6c948:	movne	r1, #11
   6c94c:	b	6cc4c <fputs@plt+0x5bb84>
   6c950:	cmp	r3, #0
   6c954:	beq	6ccd8 <fputs@plt+0x5bc10>
   6c958:	ldr	r1, [pc, #1152]	; 6cde0 <fputs@plt+0x5bd18>
   6c95c:	mov	r2, r9
   6c960:	mov	r0, r4
   6c964:	bl	30e04 <fputs@plt+0x1fd3c>
   6c968:	b	6c8e8 <fputs@plt+0x5b820>
   6c96c:	ldrb	r2, [r3, #24]
   6c970:	cmp	r2, #0
   6c974:	bne	6cbb0 <fputs@plt+0x5bae8>
   6c978:	ldr	r2, [sl, #24]
   6c97c:	tst	r2, #16777216	; 0x1000000
   6c980:	bne	6cbb0 <fputs@plt+0x5bae8>
   6c984:	ldr	r3, [r3, #4]
   6c988:	cmp	r3, #0
   6c98c:	bne	6c96c <fputs@plt+0x5b8a4>
   6c990:	ldr	r9, [r4]
   6c994:	mov	r0, r4
   6c998:	ldr	fp, [r9, #16]
   6c99c:	bl	283d4 <fputs@plt+0x1730c>
   6c9a0:	mov	r2, r6
   6c9a4:	mov	r1, #1
   6c9a8:	mov	sl, r0
   6c9ac:	mov	r0, r4
   6c9b0:	bl	4ab8c <fputs@plt+0x39ac4>
   6c9b4:	ldrb	r3, [r5, #42]	; 0x2a
   6c9b8:	tst	r3, #16
   6c9bc:	beq	6c9cc <fputs@plt+0x5b904>
   6c9c0:	mov	r1, #149	; 0x95
   6c9c4:	mov	r0, sl
   6c9c8:	bl	283b8 <fputs@plt+0x172f0>
   6c9cc:	mov	r1, r5
   6c9d0:	mov	r0, r4
   6c9d4:	bl	175c0 <fputs@plt+0x64f8>
   6c9d8:	mov	r3, r0
   6c9dc:	cmp	r3, #0
   6c9e0:	bne	6ca90 <fputs@plt+0x5b9c8>
   6c9e4:	ldrb	r3, [r5, #42]	; 0x2a
   6c9e8:	tst	r3, #8
   6c9ec:	beq	6ca04 <fputs@plt+0x5b93c>
   6c9f0:	ldr	r3, [r5]
   6c9f4:	ldr	r2, [fp, r6, lsl #4]
   6c9f8:	ldr	r1, [pc, #996]	; 6cde4 <fputs@plt+0x5bd1c>
   6c9fc:	mov	r0, r4
   6ca00:	bl	6c578 <fputs@plt+0x5b4b0>
   6ca04:	ldr	r3, [r5]
   6ca08:	ldr	r1, [pc, #984]	; 6cde8 <fputs@plt+0x5bd20>
   6ca0c:	str	r3, [sp]
   6ca10:	ldr	r2, [fp, r6, lsl #4]
   6ca14:	ldr	r3, [sp, #20]
   6ca18:	mov	r0, r4
   6ca1c:	bl	6c578 <fputs@plt+0x5b4b0>
   6ca20:	cmp	r7, #0
   6ca24:	bne	6cad8 <fputs@plt+0x5ba10>
   6ca28:	ldrb	r3, [r5, #42]	; 0x2a
   6ca2c:	tst	r3, #16
   6ca30:	bne	6cad8 <fputs@plt+0x5ba10>
   6ca34:	ldr	fp, [r5, #28]
   6ca38:	clz	r1, r7
   6ca3c:	lsr	r1, r1, #5
   6ca40:	mov	r3, r7
   6ca44:	cmp	fp, r7
   6ca48:	movge	r7, r1
   6ca4c:	orrlt	r7, r1, #1
   6ca50:	cmp	r7, #0
   6ca54:	ldr	r2, [r5, #8]
   6ca58:	movne	r7, fp
   6ca5c:	moveq	r7, #0
   6ca60:	cmp	r2, #0
   6ca64:	bne	6caac <fputs@plt+0x5b9e4>
   6ca68:	cmp	r7, #0
   6ca6c:	beq	6cad8 <fputs@plt+0x5ba10>
   6ca70:	ldr	r1, [r5, #64]	; 0x40
   6ca74:	ldr	r0, [r4]
   6ca78:	bl	17478 <fputs@plt+0x63b0>
   6ca7c:	mov	r1, r7
   6ca80:	mov	r2, r0
   6ca84:	mov	r0, r4
   6ca88:	bl	6c7c8 <fputs@plt+0x5b700>
   6ca8c:	b	6ca38 <fputs@plt+0x5b970>
   6ca90:	mov	r1, r3
   6ca94:	mov	r0, r4
   6ca98:	str	r3, [sp, #28]
   6ca9c:	bl	6c6cc <fputs@plt+0x5b604>
   6caa0:	ldr	r3, [sp, #28]
   6caa4:	ldr	r3, [r3, #32]
   6caa8:	b	6c9dc <fputs@plt+0x5b914>
   6caac:	ldr	r0, [r2, #44]	; 0x2c
   6cab0:	ldr	r2, [r2, #20]
   6cab4:	cmp	r3, r0
   6cab8:	movle	ip, r1
   6cabc:	orrgt	ip, r1, #1
   6cac0:	cmp	r0, r7
   6cac4:	movle	ip, #0
   6cac8:	andgt	ip, ip, #1
   6cacc:	cmp	ip, #0
   6cad0:	movne	r7, r0
   6cad4:	b	6ca60 <fputs@plt+0x5b998>
   6cad8:	ldrb	r3, [r5, #42]	; 0x2a
   6cadc:	tst	r3, #16
   6cae0:	beq	6cb08 <fputs@plt+0x5ba40>
   6cae4:	mov	r3, #0
   6cae8:	str	r3, [sp, #8]
   6caec:	ldr	r2, [r5]
   6caf0:	mov	r1, #151	; 0x97
   6caf4:	str	r2, [sp, #4]
   6caf8:	str	r3, [sp]
   6cafc:	mov	r2, r6
   6cb00:	mov	r0, sl
   6cb04:	bl	28464 <fputs@plt+0x1739c>
   6cb08:	mov	r7, #0
   6cb0c:	str	r7, [sp, #8]
   6cb10:	ldr	r3, [r5]
   6cb14:	mov	r2, r6
   6cb18:	str	r3, [sp, #4]
   6cb1c:	mov	r1, #125	; 0x7d
   6cb20:	mov	r3, r7
   6cb24:	str	r7, [sp]
   6cb28:	mov	r0, sl
   6cb2c:	bl	28464 <fputs@plt+0x1739c>
   6cb30:	mov	r0, r4
   6cb34:	mov	r1, r6
   6cb38:	bl	289c4 <fputs@plt+0x178fc>
   6cb3c:	ldr	r2, [sp, #24]
   6cb40:	ldr	r3, [r9, #16]
   6cb44:	add	r3, r3, r2
   6cb48:	ldr	r3, [r3, #12]
   6cb4c:	ldrh	r2, [r3, #78]	; 0x4e
   6cb50:	tst	r2, #2
   6cb54:	ldrne	r4, [r3, #16]
   6cb58:	beq	6c8e8 <fputs@plt+0x5b820>
   6cb5c:	cmp	r4, #0
   6cb60:	bne	6cb84 <fputs@plt+0x5babc>
   6cb64:	ldr	r3, [r9, #16]
   6cb68:	ldr	r2, [sp, #24]
   6cb6c:	add	r3, r3, r2
   6cb70:	ldr	r2, [r3, #12]
   6cb74:	ldrh	r3, [r2, #78]	; 0x4e
   6cb78:	bic	r3, r3, #2
   6cb7c:	strh	r3, [r2, #78]	; 0x4e
   6cb80:	b	6c8e8 <fputs@plt+0x5b820>
   6cb84:	ldr	r5, [r4, #8]
   6cb88:	ldr	r3, [r5, #12]
   6cb8c:	cmp	r3, #0
   6cb90:	beq	6cba8 <fputs@plt+0x5bae0>
   6cb94:	mov	r1, r5
   6cb98:	mov	r0, r9
   6cb9c:	bl	1e5c0 <fputs@plt+0xd4f8>
   6cba0:	str	r7, [r5, #4]
   6cba4:	strh	r7, [r5, #34]	; 0x22
   6cba8:	ldr	r4, [r4]
   6cbac:	b	6cb5c <fputs@plt+0x5ba94>
   6cbb0:	ldr	r0, [r9, #24]
   6cbb4:	bl	2823c <fputs@plt+0x17174>
   6cbb8:	mov	r2, #1
   6cbbc:	mov	r1, #136	; 0x88
   6cbc0:	mov	fp, r0
   6cbc4:	mov	r3, r0
   6cbc8:	mov	r0, r9
   6cbcc:	bl	2883c <fputs@plt+0x17774>
   6cbd0:	b	6cd54 <fputs@plt+0x5bc8c>
   6cbd4:	cmp	r0, #0
   6cbd8:	beq	6c8e8 <fputs@plt+0x5b820>
   6cbdc:	ldr	r1, [r5, #64]	; 0x40
   6cbe0:	mov	r0, r8
   6cbe4:	bl	17478 <fputs@plt+0x63b0>
   6cbe8:	ldrb	r3, [r5, #42]	; 0x2a
   6cbec:	tst	r3, #16
   6cbf0:	mov	r6, r0
   6cbf4:	bne	6c8fc <fputs@plt+0x5b834>
   6cbf8:	ldr	r3, [pc, #492]	; 6cdec <fputs@plt+0x5bd24>
   6cbfc:	cmp	r6, #1
   6cc00:	ldr	r2, [pc, #488]	; 6cdf0 <fputs@plt+0x5bd28>
   6cc04:	movne	r2, r3
   6cc08:	lsl	r3, r6, #4
   6cc0c:	str	r3, [sp, #24]
   6cc10:	ldr	r3, [r8, #16]
   6cc14:	mov	r1, #9
   6cc18:	mov	r0, r4
   6cc1c:	ldr	r9, [r3, r6, lsl #4]
   6cc20:	mov	r3, #0
   6cc24:	str	r9, [sp]
   6cc28:	str	r2, [sp, #20]
   6cc2c:	bl	30ec0 <fputs@plt+0x1fdf8>
   6cc30:	subs	r3, r0, #0
   6cc34:	bne	6c8e8 <fputs@plt+0x5b820>
   6cc38:	cmp	r7, #0
   6cc3c:	beq	6c914 <fputs@plt+0x5b84c>
   6cc40:	cmp	r6, #1
   6cc44:	moveq	r1, #15
   6cc48:	movne	r1, #17
   6cc4c:	str	r9, [sp]
   6cc50:	mov	r0, r4
   6cc54:	ldr	r2, [r5]
   6cc58:	bl	30ec0 <fputs@plt+0x1fdf8>
   6cc5c:	subs	r3, r0, #0
   6cc60:	bne	6c8e8 <fputs@plt+0x5b820>
   6cc64:	str	r9, [sp]
   6cc68:	mov	r1, #9
   6cc6c:	ldr	r2, [r5]
   6cc70:	mov	r0, r4
   6cc74:	bl	30ec0 <fputs@plt+0x1fdf8>
   6cc78:	subs	fp, r0, #0
   6cc7c:	bne	6c8e8 <fputs@plt+0x5b820>
   6cc80:	ldr	r9, [r5]
   6cc84:	mov	r2, #7
   6cc88:	ldr	r1, [pc, #356]	; 6cdf4 <fputs@plt+0x5bd2c>
   6cc8c:	mov	r0, r9
   6cc90:	bl	24e58 <fputs@plt+0x13d90>
   6cc94:	cmp	r0, #0
   6cc98:	bne	6ccbc <fputs@plt+0x5bbf4>
   6cc9c:	mov	r2, #11
   6cca0:	ldr	r1, [pc, #336]	; 6cdf8 <fputs@plt+0x5bd30>
   6cca4:	mov	r0, r9
   6cca8:	bl	24e58 <fputs@plt+0x13d90>
   6ccac:	cmp	r0, #0
   6ccb0:	movne	r2, r9
   6ccb4:	ldrne	r1, [pc, #320]	; 6cdfc <fputs@plt+0x5bd34>
   6ccb8:	bne	6c960 <fputs@plt+0x5b898>
   6ccbc:	cmp	r7, #0
   6ccc0:	ldr	r3, [r5, #12]
   6ccc4:	beq	6c950 <fputs@plt+0x5b888>
   6ccc8:	cmp	r3, #0
   6cccc:	moveq	r2, r9
   6ccd0:	ldreq	r1, [pc, #296]	; 6ce00 <fputs@plt+0x5bd38>
   6ccd4:	beq	6c960 <fputs@plt+0x5b898>
   6ccd8:	mov	r0, r4
   6ccdc:	bl	283d4 <fputs@plt+0x1730c>
   6cce0:	cmp	r0, #0
   6cce4:	beq	6c8e8 <fputs@plt+0x5b820>
   6cce8:	mov	r2, r6
   6ccec:	mov	r1, #1
   6ccf0:	mov	r0, r4
   6ccf4:	bl	4ab8c <fputs@plt+0x39ac4>
   6ccf8:	ldr	r3, [r5]
   6ccfc:	ldr	r2, [pc, #256]	; 6ce04 <fputs@plt+0x5bd3c>
   6cd00:	mov	r1, r6
   6cd04:	mov	r0, r4
   6cd08:	bl	6c640 <fputs@plt+0x5b578>
   6cd0c:	ldr	sl, [r4]
   6cd10:	ldr	r3, [sl, #24]
   6cd14:	tst	r3, #524288	; 0x80000
   6cd18:	beq	6c990 <fputs@plt+0x5b8c8>
   6cd1c:	ldrb	r3, [r5, #42]	; 0x2a
   6cd20:	tst	r3, #16
   6cd24:	bne	6c990 <fputs@plt+0x5b8c8>
   6cd28:	ldr	r3, [r5, #12]
   6cd2c:	cmp	r3, #0
   6cd30:	bne	6c990 <fputs@plt+0x5b8c8>
   6cd34:	mov	r0, r4
   6cd38:	bl	283d4 <fputs@plt+0x1730c>
   6cd3c:	mov	r9, r0
   6cd40:	mov	r0, r5
   6cd44:	bl	173a8 <fputs@plt+0x62e0>
   6cd48:	cmp	r0, #0
   6cd4c:	ldreq	r3, [r5, #16]
   6cd50:	beq	6c988 <fputs@plt+0x5b8c0>
   6cd54:	mov	r3, #1
   6cd58:	strb	r3, [r4, #442]	; 0x1ba
   6cd5c:	mov	r2, #0
   6cd60:	ldr	r1, [sp, #16]
   6cd64:	mov	r0, sl
   6cd68:	bl	2229c <fputs@plt+0x111d4>
   6cd6c:	mov	r2, #0
   6cd70:	mov	r1, r0
   6cd74:	mov	r0, r4
   6cd78:	bl	6218c <fputs@plt+0x510c4>
   6cd7c:	mov	r3, #0
   6cd80:	strb	r3, [r4, #442]	; 0x1ba
   6cd84:	ldr	sl, [sl, #24]
   6cd88:	ands	sl, sl, #16777216	; 0x1000000
   6cd8c:	bne	6cdc8 <fputs@plt+0x5bd00>
   6cd90:	ldr	r3, [r9, #32]
   6cd94:	mov	r2, sl
   6cd98:	add	r3, r3, #2
   6cd9c:	mov	r1, #136	; 0x88
   6cda0:	mov	r0, r9
   6cda4:	bl	2883c <fputs@plt+0x17774>
   6cda8:	mvn	r2, #1
   6cdac:	mov	r3, #4
   6cdb0:	ldr	r1, [pc, #80]	; 6ce08 <fputs@plt+0x5bd40>
   6cdb4:	stm	sp, {r2, r3}
   6cdb8:	mov	r0, r4
   6cdbc:	mov	r3, sl
   6cdc0:	mov	r2, #2
   6cdc4:	bl	284c4 <fputs@plt+0x173fc>
   6cdc8:	cmp	fp, #0
   6cdcc:	beq	6c990 <fputs@plt+0x5b8c8>
   6cdd0:	mov	r1, fp
   6cdd4:	mov	r0, r9
   6cdd8:	bl	16284 <fputs@plt+0x51bc>
   6cddc:	b	6c990 <fputs@plt+0x5b8c8>
   6cde0:	andeq	r9, r7, r8, asr #7
   6cde4:	andeq	r9, r7, ip, ror #7
   6cde8:	andeq	r9, r7, r9, lsl r4
   6cdec:	andeq	r7, r7, r1, ror fp
   6cdf0:	andeq	r7, r7, lr, asr fp
   6cdf4:	andeq	r6, r7, r8, asr r8
   6cdf8:	andeq	r9, r7, lr, ror r3
   6cdfc:	andeq	r9, r7, sl, lsl #7
   6ce00:	andeq	r9, r7, r6, lsr #7
   6ce04:	andeq	r9, r7, r8, ror #7
   6ce08:	andeq	r0, r0, r3, lsl r3
   6ce0c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6ce10:	sub	sp, sp, #92	; 0x5c
   6ce14:	ldr	r6, [r0]
   6ce18:	str	r3, [sp, #20]
   6ce1c:	mov	r3, #0
   6ce20:	str	r3, [sp, #48]	; 0x30
   6ce24:	str	r3, [sp, #52]	; 0x34
   6ce28:	ldrb	r3, [r6, #69]	; 0x45
   6ce2c:	ldr	sl, [sp, #140]	; 0x8c
   6ce30:	cmp	r3, #0
   6ce34:	beq	6ce44 <fputs@plt+0x5bd7c>
   6ce38:	mov	r8, #0
   6ce3c:	mov	r4, #0
   6ce40:	b	6d0d8 <fputs@plt+0x5c010>
   6ce44:	ldrb	r3, [r0, #454]	; 0x1c6
   6ce48:	mov	r5, r0
   6ce4c:	cmp	r3, #0
   6ce50:	bne	6ce38 <fputs@plt+0x5bd70>
   6ce54:	ldr	r3, [r0, #68]	; 0x44
   6ce58:	cmp	r3, #0
   6ce5c:	bgt	6ce38 <fputs@plt+0x5bd70>
   6ce60:	mov	r7, r1
   6ce64:	mov	r4, r2
   6ce68:	bl	5e280 <fputs@plt+0x4d1b8>
   6ce6c:	cmp	r0, #0
   6ce70:	bne	6ce38 <fputs@plt+0x5bd70>
   6ce74:	ldr	r3, [sp, #20]
   6ce78:	cmp	r3, #0
   6ce7c:	beq	6d030 <fputs@plt+0x5bf68>
   6ce80:	add	r3, sp, #48	; 0x30
   6ce84:	mov	r2, r4
   6ce88:	mov	r1, r7
   6ce8c:	mov	r0, r5
   6ce90:	bl	30ffc <fputs@plt+0x1ff34>
   6ce94:	subs	r3, r0, #0
   6ce98:	str	r3, [sp, #16]
   6ce9c:	blt	6ce38 <fputs@plt+0x5bd70>
   6cea0:	ldrb	r3, [r6, #149]	; 0x95
   6cea4:	cmp	r3, #0
   6cea8:	bne	6cef0 <fputs@plt+0x5be28>
   6ceac:	ldr	r1, [sp, #20]
   6ceb0:	mov	r0, r5
   6ceb4:	bl	5f734 <fputs@plt+0x4e66c>
   6ceb8:	ldr	r3, [r4, #4]
   6cebc:	clz	r3, r3
   6cec0:	lsr	r3, r3, #5
   6cec4:	cmp	r0, #0
   6cec8:	moveq	r3, #0
   6cecc:	cmp	r3, #0
   6ced0:	beq	6cef0 <fputs@plt+0x5be28>
   6ced4:	ldr	r3, [r6, #16]
   6ced8:	ldr	r2, [r0, #64]	; 0x40
   6cedc:	ldr	r1, [sp, #16]
   6cee0:	ldr	r3, [r3, #28]
   6cee4:	cmp	r2, r3
   6cee8:	moveq	r1, #1
   6ceec:	str	r1, [sp, #16]
   6cef0:	ldr	r3, [r5]
   6cef4:	ldr	r2, [sp, #16]
   6cef8:	ldr	r1, [sp, #16]
   6cefc:	ldr	r3, [r3, #16]
   6cf00:	lsl	r4, r2, #4
   6cf04:	add	r2, r3, r4
   6cf08:	ldr	r3, [r3, r1, lsl #4]
   6cf0c:	add	r0, sp, #64	; 0x40
   6cf10:	str	r3, [sp, #76]	; 0x4c
   6cf14:	ldr	r3, [r2, #12]
   6cf18:	str	r5, [sp, #64]	; 0x40
   6cf1c:	str	r3, [sp, #68]	; 0x44
   6cf20:	ldr	r3, [pc, #2788]	; 6da0c <fputs@plt+0x5c944>
   6cf24:	str	r3, [sp, #80]	; 0x50
   6cf28:	ldr	r3, [sp, #48]	; 0x30
   6cf2c:	str	r3, [sp, #84]	; 0x54
   6cf30:	sub	r3, r1, #1
   6cf34:	ldr	r1, [sp, #20]
   6cf38:	clz	r3, r3
   6cf3c:	lsr	r3, r3, #5
   6cf40:	str	r3, [sp, #72]	; 0x48
   6cf44:	bl	31a54 <fputs@plt+0x2098c>
   6cf48:	ldr	r3, [sp, #20]
   6cf4c:	mov	r1, #0
   6cf50:	add	r2, r3, #8
   6cf54:	mov	r0, r5
   6cf58:	bl	5e988 <fputs@plt+0x4d8c0>
   6cf5c:	subs	r7, r0, #0
   6cf60:	beq	6ce38 <fputs@plt+0x5bd70>
   6cf64:	ldr	r3, [sp, #16]
   6cf68:	cmp	r3, #1
   6cf6c:	bne	6cf9c <fputs@plt+0x5bed4>
   6cf70:	ldr	r3, [r6, #16]
   6cf74:	add	r3, r3, r4
   6cf78:	ldr	r2, [r3, #12]
   6cf7c:	ldr	r3, [r7, #64]	; 0x40
   6cf80:	cmp	r2, r3
   6cf84:	beq	6cf9c <fputs@plt+0x5bed4>
   6cf88:	ldr	r2, [r7]
   6cf8c:	ldr	r1, [pc, #2684]	; 6da10 <fputs@plt+0x5c948>
   6cf90:	mov	r0, r5
   6cf94:	bl	30e04 <fputs@plt+0x1fd3c>
   6cf98:	b	6ce38 <fputs@plt+0x5bd70>
   6cf9c:	ldrb	r3, [r7, #42]	; 0x2a
   6cfa0:	ands	r3, r3, #32
   6cfa4:	beq	6d050 <fputs@plt+0x5bf88>
   6cfa8:	ldr	r0, [r7, #8]
   6cfac:	bl	1be1c <fputs@plt+0xad54>
   6cfb0:	str	r0, [sp, #24]
   6cfb4:	ldr	r3, [sp, #16]
   6cfb8:	ldr	r9, [r6, #16]
   6cfbc:	ldr	fp, [r7]
   6cfc0:	lsl	r3, r3, #4
   6cfc4:	str	r3, [sp, #32]
   6cfc8:	mov	r2, #7
   6cfcc:	add	r3, r9, r3
   6cfd0:	ldr	r1, [pc, #2620]	; 6da14 <fputs@plt+0x5c94c>
   6cfd4:	mov	r0, fp
   6cfd8:	str	r3, [sp, #40]	; 0x28
   6cfdc:	bl	24e58 <fputs@plt+0x13d90>
   6cfe0:	cmp	r0, #0
   6cfe4:	bne	6d014 <fputs@plt+0x5bf4c>
   6cfe8:	ldrb	r8, [r6, #149]	; 0x95
   6cfec:	cmp	r8, #0
   6cff0:	bne	6d014 <fputs@plt+0x5bf4c>
   6cff4:	mov	r2, #9
   6cff8:	ldr	r1, [pc, #2584]	; 6da18 <fputs@plt+0x5c950>
   6cffc:	add	r0, fp, #7
   6d000:	bl	24e58 <fputs@plt+0x13d90>
   6d004:	cmp	r0, #0
   6d008:	movne	r2, fp
   6d00c:	ldrne	r1, [pc, #2568]	; 6da1c <fputs@plt+0x5c954>
   6d010:	bne	6d144 <fputs@plt+0x5c07c>
   6d014:	ldr	r8, [r7, #12]
   6d018:	cmp	r8, #0
   6d01c:	beq	6d058 <fputs@plt+0x5bf90>
   6d020:	ldr	r1, [pc, #2552]	; 6da20 <fputs@plt+0x5c958>
   6d024:	mov	r0, r5
   6d028:	bl	30e04 <fputs@plt+0x1fd3c>
   6d02c:	b	6ce38 <fputs@plt+0x5bd70>
   6d030:	ldr	r7, [r5, #488]	; 0x1e8
   6d034:	cmp	r7, #0
   6d038:	beq	6ce38 <fputs@plt+0x5bd70>
   6d03c:	ldr	r1, [r7, #64]	; 0x40
   6d040:	mov	r0, r6
   6d044:	bl	17478 <fputs@plt+0x63b0>
   6d048:	ldr	r3, [sp, #20]
   6d04c:	str	r0, [sp, #16]
   6d050:	str	r3, [sp, #24]
   6d054:	b	6cfb4 <fputs@plt+0x5beec>
   6d058:	ldrb	r4, [r7, #42]	; 0x2a
   6d05c:	ands	r4, r4, #16
   6d060:	beq	6d074 <fputs@plt+0x5bfac>
   6d064:	ldr	r1, [pc, #2488]	; 6da24 <fputs@plt+0x5c95c>
   6d068:	mov	r0, r5
   6d06c:	bl	30e04 <fputs@plt+0x1fd3c>
   6d070:	b	6ce3c <fputs@plt+0x5bd74>
   6d074:	ldr	r1, [sp, #48]	; 0x30
   6d078:	cmp	r1, #0
   6d07c:	beq	6d160 <fputs@plt+0x5c098>
   6d080:	mov	r0, r6
   6d084:	bl	1ee10 <fputs@plt+0xdd48>
   6d088:	subs	r8, r0, #0
   6d08c:	beq	6ce38 <fputs@plt+0x5bd70>
   6d090:	mov	r1, r8
   6d094:	mov	r0, r5
   6d098:	bl	31090 <fputs@plt+0x1ffc8>
   6d09c:	cmp	r0, #0
   6d0a0:	bne	6d0d8 <fputs@plt+0x5c010>
   6d0a4:	ldrb	r4, [r6, #149]	; 0x95
   6d0a8:	cmp	r4, #0
   6d0ac:	bne	6d114 <fputs@plt+0x5c04c>
   6d0b0:	mov	r2, r4
   6d0b4:	mov	r1, r8
   6d0b8:	mov	r0, r6
   6d0bc:	bl	16934 <fputs@plt+0x586c>
   6d0c0:	cmp	r0, #0
   6d0c4:	beq	6d114 <fputs@plt+0x5c04c>
   6d0c8:	mov	r2, r8
   6d0cc:	ldr	r1, [pc, #2388]	; 6da28 <fputs@plt+0x5c960>
   6d0d0:	mov	r0, r5
   6d0d4:	bl	30e04 <fputs@plt+0x1fd3c>
   6d0d8:	mov	r1, sl
   6d0dc:	mov	r0, r6
   6d0e0:	bl	1e430 <fputs@plt+0xd368>
   6d0e4:	ldr	r1, [sp, #128]	; 0x80
   6d0e8:	mov	r0, r6
   6d0ec:	bl	1e4b4 <fputs@plt+0xd3ec>
   6d0f0:	ldr	r1, [sp, #20]
   6d0f4:	mov	r0, r6
   6d0f8:	bl	1e2b4 <fputs@plt+0xd1ec>
   6d0fc:	mov	r0, r6
   6d100:	mov	r1, r8
   6d104:	bl	1d524 <fputs@plt+0xc45c>
   6d108:	mov	r0, r4
   6d10c:	add	sp, sp, #92	; 0x5c
   6d110:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6d114:	ldr	r3, [sp, #32]
   6d118:	mov	r1, r8
   6d11c:	mov	r0, r6
   6d120:	ldr	r2, [r9, r3]
   6d124:	bl	169b0 <fputs@plt+0x58e8>
   6d128:	cmp	r0, #0
   6d12c:	beq	6d188 <fputs@plt+0x5c0c0>
   6d130:	ldr	r3, [sp, #148]	; 0x94
   6d134:	cmp	r3, #0
   6d138:	bne	6d150 <fputs@plt+0x5c088>
   6d13c:	ldr	r1, [pc, #2280]	; 6da2c <fputs@plt+0x5c964>
   6d140:	mov	r2, r8
   6d144:	mov	r0, r5
   6d148:	bl	30e04 <fputs@plt+0x1fd3c>
   6d14c:	b	6ce3c <fputs@plt+0x5bd74>
   6d150:	ldr	r1, [sp, #16]
   6d154:	mov	r0, r5
   6d158:	bl	4ab3c <fputs@plt+0x39a74>
   6d15c:	b	6ce3c <fputs@plt+0x5bd74>
   6d160:	ldr	r2, [r7, #8]
   6d164:	mov	r3, #1
   6d168:	cmp	r2, #0
   6d16c:	bne	6d3b8 <fputs@plt+0x5c2f0>
   6d170:	mov	r2, fp
   6d174:	ldr	r1, [pc, #2228]	; 6da30 <fputs@plt+0x5c968>
   6d178:	mov	r0, r6
   6d17c:	bl	3808c <fputs@plt+0x26fc4>
   6d180:	subs	r8, r0, #0
   6d184:	beq	6ce38 <fputs@plt+0x5bd70>
   6d188:	ldr	r3, [sp, #32]
   6d18c:	ldr	r1, [sp, #16]
   6d190:	ldr	r2, [pc, #2204]	; 6da34 <fputs@plt+0x5c96c>
   6d194:	ldr	r9, [r9, r3]
   6d198:	ldr	r3, [pc, #2200]	; 6da38 <fputs@plt+0x5c970>
   6d19c:	cmp	r1, #1
   6d1a0:	movne	r2, r3
   6d1a4:	str	r9, [sp]
   6d1a8:	mov	r3, #0
   6d1ac:	mov	r1, #18
   6d1b0:	mov	r0, r5
   6d1b4:	str	r2, [sp, #36]	; 0x24
   6d1b8:	bl	30ec0 <fputs@plt+0x1fdf8>
   6d1bc:	subs	r4, r0, #0
   6d1c0:	bne	6ce3c <fputs@plt+0x5bd74>
   6d1c4:	ldr	r1, [sp, #16]
   6d1c8:	str	r9, [sp]
   6d1cc:	cmp	r1, #1
   6d1d0:	ldr	r3, [r7]
   6d1d4:	movne	r1, #1
   6d1d8:	moveq	r1, #3
   6d1dc:	mov	r2, r8
   6d1e0:	mov	r0, r5
   6d1e4:	bl	30ec0 <fputs@plt+0x1fdf8>
   6d1e8:	subs	r3, r0, #0
   6d1ec:	str	r3, [sp, #28]
   6d1f0:	bne	6d0d8 <fputs@plt+0x5c010>
   6d1f4:	ldr	r3, [sp, #128]	; 0x80
   6d1f8:	cmp	r3, #0
   6d1fc:	bne	6d3c4 <fputs@plt+0x5c2fc>
   6d200:	ldrsh	r3, [r7, #34]	; 0x22
   6d204:	ldr	r2, [r7, #4]
   6d208:	sub	r3, r3, #-268435455	; 0xf0000001
   6d20c:	ldr	r0, [r2, r3, lsl #4]
   6d210:	str	r0, [sp, #56]	; 0x38
   6d214:	bl	1839c <fputs@plt+0x72d4>
   6d218:	ldr	r3, [sp, #128]	; 0x80
   6d21c:	add	r2, sp, #56	; 0x38
   6d220:	mov	r1, #27
   6d224:	str	r0, [sp, #60]	; 0x3c
   6d228:	mov	r0, r6
   6d22c:	bl	1efa8 <fputs@plt+0xdee0>
   6d230:	ldr	r1, [sp, #128]	; 0x80
   6d234:	mov	r2, r0
   6d238:	ldr	r0, [r5]
   6d23c:	bl	2997c <fputs@plt+0x188b4>
   6d240:	subs	r3, r0, #0
   6d244:	str	r3, [sp, #128]	; 0x80
   6d248:	beq	6ce3c <fputs@plt+0x5bd74>
   6d24c:	ldr	r1, [sp, #144]	; 0x90
   6d250:	bl	16684 <fputs@plt+0x55bc>
   6d254:	ldr	r3, [sp, #128]	; 0x80
   6d258:	ldr	fp, [sp, #28]
   6d25c:	ldr	r4, [r3]
   6d260:	mov	r9, fp
   6d264:	mov	r3, #20
   6d268:	cmp	r9, r4
   6d26c:	blt	6d3f0 <fputs@plt+0x5c328>
   6d270:	mov	r0, r8
   6d274:	bl	1839c <fputs@plt+0x72d4>
   6d278:	ldr	r3, [sp, #24]
   6d27c:	cmp	r3, #0
   6d280:	moveq	r1, #1
   6d284:	ldrhne	r1, [r3, #50]	; 0x32
   6d288:	add	r3, sp, #52	; 0x34
   6d28c:	add	r1, r1, r4
   6d290:	add	r2, fp, r0
   6d294:	mov	r9, r0
   6d298:	add	r2, r2, #1
   6d29c:	sxth	r1, r1
   6d2a0:	mov	r0, r6
   6d2a4:	bl	200cc <fputs@plt+0xf004>
   6d2a8:	ldrb	fp, [r6, #69]	; 0x45
   6d2ac:	cmp	fp, #0
   6d2b0:	mov	r4, r0
   6d2b4:	bne	6d9ec <fputs@plt+0x5c924>
   6d2b8:	ldr	r0, [sp, #52]	; 0x34
   6d2bc:	add	r2, r9, #1
   6d2c0:	add	r3, r0, r2
   6d2c4:	str	r0, [r4]
   6d2c8:	mov	r1, r8
   6d2cc:	str	r3, [sp, #52]	; 0x34
   6d2d0:	bl	10f3c <memcpy@plt>
   6d2d4:	ldrb	r3, [sp, #132]	; 0x84
   6d2d8:	ldr	r2, [sp, #132]	; 0x84
   6d2dc:	str	r7, [r4, #12]
   6d2e0:	strb	r3, [r4, #54]	; 0x36
   6d2e4:	ldrb	r3, [r4, #55]	; 0x37
   6d2e8:	cmp	r2, #0
   6d2ec:	movne	r2, #8
   6d2f0:	moveq	r2, #0
   6d2f4:	and	r3, r3, #244	; 0xf4
   6d2f8:	orr	r3, r3, r2
   6d2fc:	ldr	r2, [sp, #48]	; 0x30
   6d300:	cmp	r2, #0
   6d304:	orreq	r3, r3, #1
   6d308:	strb	r3, [r4, #55]	; 0x37
   6d30c:	ldr	r2, [sp, #32]
   6d310:	ldr	r3, [r6, #16]
   6d314:	cmp	sl, #0
   6d318:	add	r3, r3, r2
   6d31c:	ldr	r3, [r3, #12]
   6d320:	str	r3, [r4, #24]
   6d324:	ldr	r3, [sp, #128]	; 0x80
   6d328:	ldr	r3, [r3]
   6d32c:	strh	r3, [r4, #50]	; 0x32
   6d330:	beq	6d350 <fputs@plt+0x5c288>
   6d334:	str	fp, [sp]
   6d338:	mov	r3, sl
   6d33c:	mov	r2, #16
   6d340:	mov	r1, r7
   6d344:	mov	r0, r5
   6d348:	bl	3136c <fputs@plt+0x202a4>
   6d34c:	str	sl, [r4, #36]	; 0x24
   6d350:	ldr	r3, [sp, #40]	; 0x28
   6d354:	ldr	sl, [sp, #28]
   6d358:	ldr	r3, [r3, #12]
   6d35c:	ldrb	r3, [r3, #76]	; 0x4c
   6d360:	cmp	r3, #3
   6d364:	movls	r3, #0
   6d368:	mvnhi	r3, #0
   6d36c:	str	r3, [sp, #40]	; 0x28
   6d370:	ldr	r3, [sp, #128]	; 0x80
   6d374:	ldr	fp, [r3, #4]
   6d378:	ldr	r3, [sp, #128]	; 0x80
   6d37c:	ldr	r3, [r3]
   6d380:	cmp	sl, r3
   6d384:	blt	6d42c <fputs@plt+0x5c364>
   6d388:	ldr	r3, [sp, #24]
   6d38c:	cmp	r3, #0
   6d390:	ldrne	r3, [sp, #28]
   6d394:	bne	6d638 <fputs@plt+0x5c570>
   6d398:	ldr	r2, [r4, #4]
   6d39c:	lsl	r3, sl, #1
   6d3a0:	mvn	r1, #0
   6d3a4:	strh	r1, [r2, r3]
   6d3a8:	ldr	r3, [r4, #32]
   6d3ac:	ldr	r2, [pc, #1672]	; 6da3c <fputs@plt+0x5c974>
   6d3b0:	str	r2, [r3, sl, lsl #2]
   6d3b4:	b	6d648 <fputs@plt+0x5c580>
   6d3b8:	ldr	r2, [r2, #20]
   6d3bc:	add	r3, r3, #1
   6d3c0:	b	6d168 <fputs@plt+0x5c0a0>
   6d3c4:	ldr	r3, [r5]
   6d3c8:	ldr	r2, [r3, #100]	; 0x64
   6d3cc:	ldr	r3, [sp, #128]	; 0x80
   6d3d0:	ldr	r3, [r3]
   6d3d4:	cmp	r2, r3
   6d3d8:	bge	6d254 <fputs@plt+0x5c18c>
   6d3dc:	ldr	r2, [pc, #1576]	; 6da0c <fputs@plt+0x5c944>
   6d3e0:	ldr	r1, [pc, #1624]	; 6da40 <fputs@plt+0x5c978>
   6d3e4:	mov	r0, r5
   6d3e8:	bl	30e04 <fputs@plt+0x1fd3c>
   6d3ec:	b	6d254 <fputs@plt+0x5c18c>
   6d3f0:	ldr	r2, [sp, #128]	; 0x80
   6d3f4:	ldr	r1, [r2, #4]
   6d3f8:	mul	r2, r3, r9
   6d3fc:	ldr	r2, [r1, r2]
   6d400:	ldrb	r1, [r2]
   6d404:	cmp	r1, #95	; 0x5f
   6d408:	bne	6d424 <fputs@plt+0x5c35c>
   6d40c:	ldr	r0, [r2, #8]
   6d410:	str	r3, [sp, #44]	; 0x2c
   6d414:	bl	1839c <fputs@plt+0x72d4>
   6d418:	ldr	r3, [sp, #44]	; 0x2c
   6d41c:	add	r0, r0, #1
   6d420:	add	fp, fp, r0
   6d424:	add	r9, r9, #1
   6d428:	b	6d268 <fputs@plt+0x5c1a0>
   6d42c:	ldr	r0, [fp]
   6d430:	bl	1be40 <fputs@plt+0xad78>
   6d434:	mov	r3, #0
   6d438:	str	r3, [sp]
   6d43c:	ldr	r3, [fp]
   6d440:	mov	r2, #32
   6d444:	mov	r1, r7
   6d448:	mov	r0, r5
   6d44c:	bl	3136c <fputs@plt+0x202a4>
   6d450:	ldr	r9, [r5, #68]	; 0x44
   6d454:	cmp	r9, #0
   6d458:	beq	6d464 <fputs@plt+0x5c39c>
   6d45c:	mov	r9, #0
   6d460:	b	6d490 <fputs@plt+0x5c3c8>
   6d464:	ldr	r0, [fp]
   6d468:	bl	16584 <fputs@plt+0x54bc>
   6d46c:	ldrb	r3, [r0]
   6d470:	cmp	r3, #152	; 0x98
   6d474:	beq	6d534 <fputs@plt+0x5c46c>
   6d478:	ldr	r3, [r5, #488]	; 0x1e8
   6d47c:	cmp	r7, r3
   6d480:	bne	6d498 <fputs@plt+0x5c3d0>
   6d484:	ldr	r1, [pc, #1464]	; 6da44 <fputs@plt+0x5c97c>
   6d488:	mov	r0, r5
   6d48c:	bl	30e04 <fputs@plt+0x1fd3c>
   6d490:	mov	sl, #0
   6d494:	b	6d9f8 <fputs@plt+0x5c930>
   6d498:	ldr	r3, [r4, #40]	; 0x28
   6d49c:	cmp	r3, #0
   6d4a0:	bne	6d4cc <fputs@plt+0x5c404>
   6d4a4:	mov	r2, #0
   6d4a8:	ldr	r1, [sp, #128]	; 0x80
   6d4ac:	mov	r0, r6
   6d4b0:	bl	21e48 <fputs@plt+0x10d80>
   6d4b4:	str	r0, [r4, #40]	; 0x28
   6d4b8:	ldrb	r3, [r6, #69]	; 0x45
   6d4bc:	cmp	r3, #0
   6d4c0:	moveq	fp, #20
   6d4c4:	ldreq	r3, [r0, #4]
   6d4c8:	mlaeq	fp, fp, sl, r3
   6d4cc:	ldr	r1, [r4, #4]
   6d4d0:	lsl	r2, sl, #1
   6d4d4:	mvn	r3, #1
   6d4d8:	strh	r3, [r1, r2]
   6d4dc:	ldrb	r2, [r4, #55]	; 0x37
   6d4e0:	bic	r2, r2, #8
   6d4e4:	strb	r2, [r4, #55]	; 0x37
   6d4e8:	ldr	r2, [fp]
   6d4ec:	ldrb	r1, [r2]
   6d4f0:	cmp	r1, #95	; 0x5f
   6d4f4:	bne	6d570 <fputs@plt+0x5c4a8>
   6d4f8:	ldr	r1, [r2, #8]
   6d4fc:	mov	r0, r1
   6d500:	str	r1, [sp, #44]	; 0x2c
   6d504:	bl	1839c <fputs@plt+0x72d4>
   6d508:	ldr	r1, [sp, #44]	; 0x2c
   6d50c:	add	r9, r0, #1
   6d510:	mov	r2, r9
   6d514:	ldr	r0, [sp, #52]	; 0x34
   6d518:	bl	10f3c <memcpy@plt>
   6d51c:	ldr	r3, [sp, #52]	; 0x34
   6d520:	add	r9, r3, r9
   6d524:	str	r9, [sp, #52]	; 0x34
   6d528:	cmp	r3, #0
   6d52c:	bne	6d588 <fputs@plt+0x5c4c0>
   6d530:	b	6d584 <fputs@plt+0x5c4bc>
   6d534:	ldrsh	r3, [r0, #32]
   6d538:	cmp	r3, #0
   6d53c:	ldrshlt	r3, [r7, #32]
   6d540:	blt	6d560 <fputs@plt+0x5c498>
   6d544:	ldr	r2, [r7, #4]
   6d548:	add	r2, r2, r3, lsl #4
   6d54c:	ldrb	r2, [r2, #12]
   6d550:	cmp	r2, #0
   6d554:	ldrbeq	r2, [r4, #55]	; 0x37
   6d558:	biceq	r2, r2, #8
   6d55c:	strbeq	r2, [r4, #55]	; 0x37
   6d560:	ldr	r1, [r4, #4]
   6d564:	lsl	r2, sl, #1
   6d568:	strh	r3, [r1, r2]
   6d56c:	b	6d4e8 <fputs@plt+0x5c420>
   6d570:	cmp	r3, #0
   6d574:	ldrge	r2, [r7, #4]
   6d578:	addge	r3, r2, r3, lsl #4
   6d57c:	ldrge	r3, [r3, #8]
   6d580:	bge	6d528 <fputs@plt+0x5c460>
   6d584:	ldr	r3, [pc, #1200]	; 6da3c <fputs@plt+0x5c974>
   6d588:	ldrb	r2, [r6, #149]	; 0x95
   6d58c:	cmp	r2, #0
   6d590:	beq	6d5bc <fputs@plt+0x5c4f4>
   6d594:	ldr	r2, [r4, #32]
   6d598:	ldr	r1, [sp, #40]	; 0x28
   6d59c:	add	fp, fp, #20
   6d5a0:	str	r3, [r2, sl, lsl #2]
   6d5a4:	ldrb	r3, [fp, #-8]
   6d5a8:	ldr	r2, [r4, #28]
   6d5ac:	and	r3, r3, r1
   6d5b0:	strb	r3, [r2, sl]
   6d5b4:	add	sl, sl, #1
   6d5b8:	b	6d378 <fputs@plt+0x5c2b0>
   6d5bc:	mov	r1, r3
   6d5c0:	mov	r0, r5
   6d5c4:	str	r3, [sp, #44]	; 0x2c
   6d5c8:	bl	32d60 <fputs@plt+0x21c98>
   6d5cc:	ldr	r3, [sp, #44]	; 0x2c
   6d5d0:	cmp	r0, #0
   6d5d4:	bne	6d594 <fputs@plt+0x5c4cc>
   6d5d8:	b	6d45c <fputs@plt+0x5c394>
   6d5dc:	ldr	r2, [sp, #24]
   6d5e0:	ldr	r1, [r2, #4]
   6d5e4:	lsl	r2, r3, #1
   6d5e8:	ldrsh	r0, [r1, r2]
   6d5ec:	ldr	r1, [r4, #4]
   6d5f0:	ldrh	r2, [r4, #50]	; 0x32
   6d5f4:	mov	ip, r1
   6d5f8:	subs	r2, r2, #1
   6d5fc:	bcs	6d704 <fputs@plt+0x5c63c>
   6d600:	lsl	r2, sl, #1
   6d604:	strh	r0, [r1, r2]
   6d608:	ldr	r2, [sp, #24]
   6d60c:	ldr	r2, [r2, #32]
   6d610:	ldr	r1, [r2, r3, lsl #2]
   6d614:	ldr	r2, [r4, #32]
   6d618:	str	r1, [r2, sl, lsl #2]
   6d61c:	ldr	r2, [sp, #24]
   6d620:	ldr	r2, [r2, #28]
   6d624:	ldrb	r1, [r2, r3]
   6d628:	ldr	r2, [r4, #28]
   6d62c:	strb	r1, [r2, sl]
   6d630:	add	sl, sl, #1
   6d634:	add	r3, r3, #1
   6d638:	ldr	r2, [sp, #24]
   6d63c:	ldrh	r2, [r2, #50]	; 0x32
   6d640:	cmp	r3, r2
   6d644:	blt	6d5dc <fputs@plt+0x5c514>
   6d648:	mov	r0, r4
   6d64c:	bl	18ca8 <fputs@plt+0x7be0>
   6d650:	ldr	r3, [r5, #488]	; 0x1e8
   6d654:	cmp	r3, #0
   6d658:	bne	6d664 <fputs@plt+0x5c59c>
   6d65c:	mov	r0, r4
   6d660:	bl	16e1c <fputs@plt+0x5d54>
   6d664:	ldr	r3, [sp, #20]
   6d668:	cmp	r3, #0
   6d66c:	beq	6d6c4 <fputs@plt+0x5c5fc>
   6d670:	ldrsh	sl, [r7, #34]	; 0x22
   6d674:	ldrh	r3, [r4, #52]	; 0x34
   6d678:	cmp	r3, sl
   6d67c:	blt	6d6c4 <fputs@plt+0x5c5fc>
   6d680:	ldrb	r3, [r4, #55]	; 0x37
   6d684:	ldr	r9, [sp, #28]
   6d688:	orr	r3, r3, #32
   6d68c:	strb	r3, [r4, #55]	; 0x37
   6d690:	cmp	r9, sl
   6d694:	bge	6d6c4 <fputs@plt+0x5c5fc>
   6d698:	ldrsh	r3, [r7, #32]
   6d69c:	cmp	r9, r3
   6d6a0:	beq	6d720 <fputs@plt+0x5c658>
   6d6a4:	sxth	r1, r9
   6d6a8:	mov	r0, r4
   6d6ac:	bl	16a84 <fputs@plt+0x59bc>
   6d6b0:	cmp	r0, #0
   6d6b4:	bge	6d720 <fputs@plt+0x5c658>
   6d6b8:	ldrb	r3, [r4, #55]	; 0x37
   6d6bc:	bic	r3, r3, #32
   6d6c0:	strb	r3, [r4, #55]	; 0x37
   6d6c4:	ldr	r3, [r5, #488]	; 0x1e8
   6d6c8:	cmp	r7, r3
   6d6cc:	beq	6d728 <fputs@plt+0x5c660>
   6d6d0:	ldrb	r3, [r6, #149]	; 0x95
   6d6d4:	cmp	r3, #0
   6d6d8:	beq	6d82c <fputs@plt+0x5c764>
   6d6dc:	ldr	r0, [r4, #24]
   6d6e0:	mov	r2, r4
   6d6e4:	ldr	r1, [r4]
   6d6e8:	add	r0, r0, #24
   6d6ec:	bl	1df64 <fputs@plt+0xce9c>
   6d6f0:	cmp	r0, #0
   6d6f4:	beq	6d7d8 <fputs@plt+0x5c710>
   6d6f8:	mov	r0, r6
   6d6fc:	bl	1a2d0 <fputs@plt+0x9208>
   6d700:	b	6d45c <fputs@plt+0x5c394>
   6d704:	ldrsh	lr, [ip], #2
   6d708:	cmp	lr, r0
   6d70c:	bne	6d5f8 <fputs@plt+0x5c530>
   6d710:	ldrh	r2, [r4, #52]	; 0x34
   6d714:	sub	r2, r2, #1
   6d718:	strh	r2, [r4, #52]	; 0x34
   6d71c:	b	6d634 <fputs@plt+0x5c56c>
   6d720:	add	r9, r9, #1
   6d724:	b	6d690 <fputs@plt+0x5c5c8>
   6d728:	ldr	r9, [r7, #8]
   6d72c:	cmp	r9, #0
   6d730:	beq	6d6d0 <fputs@plt+0x5c608>
   6d734:	ldrh	fp, [r9, #50]	; 0x32
   6d738:	ldrh	r3, [r4, #50]	; 0x32
   6d73c:	cmp	r3, fp
   6d740:	ldreq	sl, [sp, #28]
   6d744:	beq	6d78c <fputs@plt+0x5c6c4>
   6d748:	ldr	r9, [r9, #20]
   6d74c:	b	6d72c <fputs@plt+0x5c664>
   6d750:	ldr	r2, [r9, #4]
   6d754:	ldr	r1, [r4, #4]
   6d758:	lsl	r3, sl, #1
   6d75c:	ldrsh	r2, [r2, r3]
   6d760:	ldrsh	r3, [r1, r3]
   6d764:	cmp	r2, r3
   6d768:	bne	6d748 <fputs@plt+0x5c680>
   6d76c:	ldr	r2, [r4, #32]
   6d770:	ldr	r3, [r9, #32]
   6d774:	ldr	r1, [r2, sl, lsl #2]
   6d778:	ldr	r0, [r3, sl, lsl #2]
   6d77c:	bl	1407c <fputs@plt+0x2fb4>
   6d780:	cmp	r0, #0
   6d784:	bne	6d748 <fputs@plt+0x5c680>
   6d788:	add	sl, sl, #1
   6d78c:	cmp	sl, fp
   6d790:	blt	6d750 <fputs@plt+0x5c688>
   6d794:	bne	6d748 <fputs@plt+0x5c680>
   6d798:	ldrb	r3, [r9, #54]	; 0x36
   6d79c:	ldrb	r2, [r4, #54]	; 0x36
   6d7a0:	cmp	r3, r2
   6d7a4:	beq	6d490 <fputs@plt+0x5c3c8>
   6d7a8:	cmp	r2, #10
   6d7ac:	cmpne	r3, #10
   6d7b0:	beq	6d7c4 <fputs@plt+0x5c6fc>
   6d7b4:	mov	r2, #0
   6d7b8:	ldr	r1, [pc, #648]	; 6da48 <fputs@plt+0x5c980>
   6d7bc:	mov	r0, r5
   6d7c0:	bl	30e04 <fputs@plt+0x1fd3c>
   6d7c4:	ldrb	r3, [r9, #54]	; 0x36
   6d7c8:	cmp	r3, #10
   6d7cc:	ldrbeq	r3, [r4, #54]	; 0x36
   6d7d0:	strbeq	r3, [r9, #54]	; 0x36
   6d7d4:	b	6d490 <fputs@plt+0x5c3c8>
   6d7d8:	ldr	r3, [r6, #24]
   6d7dc:	orr	r3, r3, #2
   6d7e0:	str	r3, [r6, #24]
   6d7e4:	ldr	r3, [sp, #20]
   6d7e8:	cmp	r3, #0
   6d7ec:	ldrne	r3, [r6, #144]	; 0x90
   6d7f0:	strne	r3, [r4, #44]	; 0x2c
   6d7f4:	bne	6d9a0 <fputs@plt+0x5c8d8>
   6d7f8:	ldr	r3, [sp, #132]	; 0x84
   6d7fc:	cmp	r3, #5
   6d800:	ldr	r3, [r7, #8]
   6d804:	bne	6d81c <fputs@plt+0x5c754>
   6d808:	subs	r2, r3, #0
   6d80c:	beq	6d81c <fputs@plt+0x5c754>
   6d810:	ldrb	r1, [r3, #54]	; 0x36
   6d814:	cmp	r1, #5
   6d818:	bne	6d9c8 <fputs@plt+0x5c900>
   6d81c:	str	r3, [r4, #20]
   6d820:	str	r4, [r7, #8]
   6d824:	mov	sl, #0
   6d828:	b	6d0d8 <fputs@plt+0x5c010>
   6d82c:	ldrb	r3, [r7, #42]	; 0x2a
   6d830:	ldr	r2, [sp, #20]
   6d834:	lsr	r3, r3, #5
   6d838:	eor	r3, r3, #1
   6d83c:	cmp	r2, #0
   6d840:	orrne	r3, r3, #1
   6d844:	tst	r3, #1
   6d848:	beq	6d9a0 <fputs@plt+0x5c8d8>
   6d84c:	ldr	r9, [r5, #76]	; 0x4c
   6d850:	mov	r0, r5
   6d854:	add	r9, r9, #1
   6d858:	str	r9, [r5, #76]	; 0x4c
   6d85c:	bl	283d4 <fputs@plt+0x1730c>
   6d860:	subs	sl, r0, #0
   6d864:	beq	6d45c <fputs@plt+0x5c394>
   6d868:	ldr	r2, [sp, #16]
   6d86c:	mov	r1, #1
   6d870:	mov	r0, r5
   6d874:	bl	4ab8c <fputs@plt+0x39ac4>
   6d878:	mov	r1, #160	; 0xa0
   6d87c:	mov	r0, sl
   6d880:	bl	283b8 <fputs@plt+0x172f0>
   6d884:	mov	r3, r9
   6d888:	ldr	r2, [sp, #16]
   6d88c:	mov	r1, #121	; 0x79
   6d890:	str	r0, [r4, #44]	; 0x2c
   6d894:	mov	r0, sl
   6d898:	bl	2883c <fputs@plt+0x17774>
   6d89c:	ldr	r3, [sp, #136]	; 0x88
   6d8a0:	cmp	r3, #0
   6d8a4:	ldreq	fp, [sp, #136]	; 0x88
   6d8a8:	beq	6d8fc <fputs@plt+0x5c834>
   6d8ac:	ldr	r3, [sp, #48]	; 0x30
   6d8b0:	ldr	r1, [r5, #512]	; 0x200
   6d8b4:	ldr	r0, [sp, #132]	; 0x84
   6d8b8:	ldr	r2, [r3]
   6d8bc:	ldr	r3, [r5, #508]	; 0x1fc
   6d8c0:	sub	r3, r3, r2
   6d8c4:	add	r3, r3, r1
   6d8c8:	add	r1, r2, r3
   6d8cc:	ldrb	r1, [r1, #-1]
   6d8d0:	str	r2, [sp]
   6d8d4:	ldr	r2, [pc, #368]	; 6da4c <fputs@plt+0x5c984>
   6d8d8:	cmp	r1, #59	; 0x3b
   6d8dc:	ldr	r1, [pc, #364]	; 6da50 <fputs@plt+0x5c988>
   6d8e0:	subeq	r3, r3, #1
   6d8e4:	cmp	r0, #0
   6d8e8:	moveq	r2, r1
   6d8ec:	mov	r0, r6
   6d8f0:	ldr	r1, [pc, #348]	; 6da54 <fputs@plt+0x5c98c>
   6d8f4:	bl	3808c <fputs@plt+0x26fc4>
   6d8f8:	mov	fp, r0
   6d8fc:	ldr	r2, [r6, #16]
   6d900:	str	fp, [sp, #12]
   6d904:	str	r9, [sp, #8]
   6d908:	ldr	r3, [r7]
   6d90c:	ldr	r1, [sp, #32]
   6d910:	str	r3, [sp, #4]
   6d914:	ldr	r3, [r4]
   6d918:	mov	r0, r5
   6d91c:	str	r3, [sp]
   6d920:	ldr	r3, [sp, #36]	; 0x24
   6d924:	ldr	r2, [r2, r1]
   6d928:	ldr	r1, [pc, #296]	; 6da58 <fputs@plt+0x5c990>
   6d92c:	bl	6c578 <fputs@plt+0x5b4b0>
   6d930:	mov	r1, fp
   6d934:	mov	r0, r6
   6d938:	bl	1d524 <fputs@plt+0xc45c>
   6d93c:	ldr	r3, [sp, #20]
   6d940:	cmp	r3, #0
   6d944:	beq	6d994 <fputs@plt+0x5c8cc>
   6d948:	mov	r2, r9
   6d94c:	mov	r1, r4
   6d950:	mov	r0, r5
   6d954:	bl	52e40 <fputs@plt+0x41d78>
   6d958:	ldr	r1, [sp, #16]
   6d95c:	mov	r0, r5
   6d960:	bl	289c4 <fputs@plt+0x178fc>
   6d964:	ldr	r2, [r4]
   6d968:	ldr	r1, [pc, #236]	; 6da5c <fputs@plt+0x5c994>
   6d96c:	mov	r0, r6
   6d970:	bl	3808c <fputs@plt+0x26fc4>
   6d974:	ldr	r1, [sp, #16]
   6d978:	mov	r2, r0
   6d97c:	mov	r0, sl
   6d980:	bl	28614 <fputs@plt+0x1754c>
   6d984:	mov	r2, #0
   6d988:	mov	r1, #147	; 0x93
   6d98c:	mov	r0, sl
   6d990:	bl	287d8 <fputs@plt+0x17710>
   6d994:	ldr	r1, [r4, #44]	; 0x2c
   6d998:	mov	r0, sl
   6d99c:	bl	1d4a4 <fputs@plt+0xc3dc>
   6d9a0:	ldrb	r2, [r6, #149]	; 0x95
   6d9a4:	ldr	r3, [sp, #20]
   6d9a8:	clz	r3, r3
   6d9ac:	lsr	r3, r3, #5
   6d9b0:	cmp	r2, #0
   6d9b4:	orrne	r3, r3, #1
   6d9b8:	cmp	r3, #0
   6d9bc:	bne	6d7f8 <fputs@plt+0x5c730>
   6d9c0:	b	6d45c <fputs@plt+0x5c394>
   6d9c4:	mov	r2, r3
   6d9c8:	ldr	r3, [r2, #20]
   6d9cc:	cmp	r3, #0
   6d9d0:	beq	6d9e0 <fputs@plt+0x5c918>
   6d9d4:	ldrb	r1, [r3, #54]	; 0x36
   6d9d8:	cmp	r1, #5
   6d9dc:	bne	6d9c4 <fputs@plt+0x5c8fc>
   6d9e0:	str	r3, [r4, #20]
   6d9e4:	str	r4, [r2, #20]
   6d9e8:	b	6d824 <fputs@plt+0x5c75c>
   6d9ec:	cmp	r0, #0
   6d9f0:	movne	r9, #0
   6d9f4:	beq	6d0d8 <fputs@plt+0x5c010>
   6d9f8:	mov	r1, r4
   6d9fc:	mov	r0, r6
   6da00:	bl	1e56c <fputs@plt+0xd4a4>
   6da04:	mov	r4, r9
   6da08:	b	6d0d8 <fputs@plt+0x5c010>
   6da0c:	andeq	r7, r7, r1, ror #17
   6da10:	andeq	r9, r7, r9, asr r4
   6da14:	andeq	r6, r7, r8, asr r8
   6da18:	andeq	r9, r7, fp, lsl #9
   6da1c:	muleq	r7, r5, r4
   6da20:			; <UNDEFINED> instruction: 0x000794b1
   6da24:	andeq	r9, r7, sl, asr #9
   6da28:	andeq	r9, r7, ip, ror #9
   6da2c:	andeq	r9, r7, lr, lsl #10
   6da30:	andeq	r9, r7, r6, lsr #10
   6da34:	andeq	r7, r7, lr, asr fp
   6da38:	andeq	r7, r7, r1, ror fp
   6da3c:	andeq	r3, r7, fp, lsr #17
   6da40:	andeq	r8, r7, r6, lsl #21
   6da44:	andeq	r9, r7, sp, lsr r5
   6da48:	andeq	r9, r7, sl, ror r5
   6da4c:	andeq	r9, r7, r1, asr r4
   6da50:	andeq	r8, r7, r5, lsr #18
   6da54:	andeq	r9, r7, r4, lsr #11
   6da58:			; <UNDEFINED> instruction: 0x000795b8
   6da5c:	andeq	r9, r7, r8, ror #11
   6da60:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6da64:	sub	sp, sp, #52	; 0x34
   6da68:	ldr	r4, [r0, #488]	; 0x1e8
   6da6c:	mov	r6, r3
   6da70:	ldr	r3, [sp, #88]	; 0x58
   6da74:	cmp	r4, #0
   6da78:	mov	sl, r0
   6da7c:	mov	r7, r1
   6da80:	str	r2, [sp, #28]
   6da84:	str	r3, [sp, #32]
   6da88:	beq	6dab0 <fputs@plt+0x5c9e8>
   6da8c:	ldrb	r3, [r0, #454]	; 0x1c6
   6da90:	cmp	r3, #0
   6da94:	bne	6dab0 <fputs@plt+0x5c9e8>
   6da98:	ldrb	r3, [r4, #42]	; 0x2a
   6da9c:	ands	r9, r3, #4
   6daa0:	beq	6dac4 <fputs@plt+0x5c9fc>
   6daa4:	ldr	r2, [r4]
   6daa8:	ldr	r1, [pc, #448]	; 6dc70 <fputs@plt+0x5cba8>
   6daac:	bl	30e04 <fputs@plt+0x1fd3c>
   6dab0:	mov	r1, r7
   6dab4:	ldr	r0, [sl]
   6dab8:	add	sp, sp, #52	; 0x34
   6dabc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6dac0:	b	1e4b4 <fputs@plt+0xd3ec>
   6dac4:	cmp	r1, #0
   6dac8:	orr	r3, r3, #4
   6dacc:	strb	r3, [r4, #42]	; 0x2a
   6dad0:	mvnne	r5, #0
   6dad4:	ldrne	fp, [r1]
   6dad8:	movne	r8, r9
   6dadc:	bne	6dbf4 <fputs@plt+0x5cb2c>
   6dae0:	ldrsh	r5, [r4, #34]	; 0x22
   6dae4:	ldr	r8, [r4, #4]
   6dae8:	mov	fp, #1
   6daec:	sub	r5, r5, #1
   6daf0:	add	r8, r8, r5, lsl #4
   6daf4:	ldrb	r3, [r8, #15]
   6daf8:	orr	r3, r3, #1
   6dafc:	strb	r3, [r8, #15]
   6db00:	cmp	r8, #0
   6db04:	sub	fp, fp, #1
   6db08:	clz	fp, fp
   6db0c:	lsr	fp, fp, #5
   6db10:	moveq	fp, #0
   6db14:	cmp	fp, #0
   6db18:	beq	6dc08 <fputs@plt+0x5cb40>
   6db1c:	ldr	r1, [pc, #336]	; 6dc74 <fputs@plt+0x5cbac>
   6db20:	mov	r0, r8
   6db24:	bl	1c3dc <fputs@plt+0xb314>
   6db28:	ldr	r1, [pc, #328]	; 6dc78 <fputs@plt+0x5cbb0>
   6db2c:	bl	1407c <fputs@plt+0x2fb4>
   6db30:	ldr	r3, [sp, #32]
   6db34:	subs	r3, r3, #1
   6db38:	movne	r3, #1
   6db3c:	cmp	r0, #0
   6db40:	movne	r3, #0
   6db44:	cmp	r3, #0
   6db48:	beq	6dc08 <fputs@plt+0x5cb40>
   6db4c:	ldrb	r3, [sp, #28]
   6db50:	cmp	r7, #0
   6db54:	strh	r5, [r4, #32]
   6db58:	strb	r3, [r4, #43]	; 0x2b
   6db5c:	ldrb	r3, [r4, #42]	; 0x2a
   6db60:	orr	r6, r3, r6, lsl #3
   6db64:	strb	r6, [r4, #42]	; 0x2a
   6db68:	ldrne	r3, [r7, #4]
   6db6c:	ldrbne	r3, [r3, #12]
   6db70:	strbne	r3, [sl, #452]	; 0x1c4
   6db74:	b	6dab0 <fputs@plt+0x5c9e8>
   6db78:	mov	r3, #20
   6db7c:	ldr	r2, [r7, #4]
   6db80:	mul	r3, r3, r9
   6db84:	ldr	r0, [r2, r3]
   6db88:	bl	16584 <fputs@plt+0x54bc>
   6db8c:	bl	1be40 <fputs@plt+0xad78>
   6db90:	ldrb	r3, [r0]
   6db94:	cmp	r3, #27
   6db98:	bne	6dbf0 <fputs@plt+0x5cb28>
   6db9c:	ldrsh	r2, [r4, #34]	; 0x22
   6dba0:	ldr	r3, [r0, #8]
   6dba4:	mov	r5, #0
   6dba8:	str	r3, [sp, #36]	; 0x24
   6dbac:	cmp	r5, r2
   6dbb0:	bge	6dbf0 <fputs@plt+0x5cb28>
   6dbb4:	ldr	r1, [r4, #4]
   6dbb8:	ldr	r0, [sp, #36]	; 0x24
   6dbbc:	add	r3, r1, r5, lsl #4
   6dbc0:	ldr	r1, [r1, r5, lsl #4]
   6dbc4:	str	r2, [sp, #44]	; 0x2c
   6dbc8:	str	r3, [sp, #40]	; 0x28
   6dbcc:	bl	1407c <fputs@plt+0x2fb4>
   6dbd0:	ldr	r3, [sp, #40]	; 0x28
   6dbd4:	ldr	r2, [sp, #44]	; 0x2c
   6dbd8:	cmp	r0, #0
   6dbdc:	bne	6dc00 <fputs@plt+0x5cb38>
   6dbe0:	ldrb	r2, [r3, #15]
   6dbe4:	mov	r8, r3
   6dbe8:	orr	r2, r2, #1
   6dbec:	strb	r2, [r3, #15]
   6dbf0:	add	r9, r9, #1
   6dbf4:	cmp	r9, fp
   6dbf8:	blt	6db78 <fputs@plt+0x5cab0>
   6dbfc:	b	6db00 <fputs@plt+0x5ca38>
   6dc00:	add	r5, r5, #1
   6dc04:	b	6dbac <fputs@plt+0x5cae4>
   6dc08:	cmp	r6, #0
   6dc0c:	beq	6dc20 <fputs@plt+0x5cb58>
   6dc10:	ldr	r1, [pc, #100]	; 6dc7c <fputs@plt+0x5cbb4>
   6dc14:	mov	r0, sl
   6dc18:	bl	30e04 <fputs@plt+0x1fd3c>
   6dc1c:	b	6dab0 <fputs@plt+0x5c9e8>
   6dc20:	ldr	r3, [sp, #32]
   6dc24:	str	r7, [sp]
   6dc28:	str	r3, [sp, #16]
   6dc2c:	ldr	r3, [sp, #28]
   6dc30:	str	r6, [sp, #20]
   6dc34:	str	r3, [sp, #4]
   6dc38:	str	r6, [sp, #12]
   6dc3c:	mov	r3, r6
   6dc40:	str	r6, [sp, #8]
   6dc44:	mov	r2, r6
   6dc48:	mov	r1, r6
   6dc4c:	mov	r0, sl
   6dc50:	bl	6ce0c <fputs@plt+0x5bd44>
   6dc54:	mov	r7, r6
   6dc58:	cmp	r0, #0
   6dc5c:	ldrbne	r3, [r0, #55]	; 0x37
   6dc60:	bicne	r3, r3, #1
   6dc64:	orrne	r3, r3, #2
   6dc68:	strbne	r3, [r0, #55]	; 0x37
   6dc6c:	b	6dab0 <fputs@plt+0x5c9e8>
   6dc70:	andeq	r9, r7, r3, lsl #12
   6dc74:	andeq	r8, r7, r5, lsr #18
   6dc78:	andeq	r6, r7, ip, lsl #6
   6dc7c:	andeq	r9, r7, ip, lsr #12
   6dc80:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6dc84:	sub	sp, sp, #92	; 0x5c
   6dc88:	mov	r9, r3
   6dc8c:	str	r2, [sp, #40]	; 0x28
   6dc90:	mov	r3, r2
   6dc94:	ldr	r2, [sp, #128]	; 0x80
   6dc98:	str	r1, [sp, #36]	; 0x24
   6dc9c:	cmp	r3, #0
   6dca0:	cmpeq	r2, #0
   6dca4:	beq	6dd00 <fputs@plt+0x5cc38>
   6dca8:	ldr	r4, [r0, #488]	; 0x1e8
   6dcac:	mov	r5, r0
   6dcb0:	cmp	r4, #0
   6dcb4:	beq	6dd00 <fputs@plt+0x5cc38>
   6dcb8:	ldr	r6, [r0]
   6dcbc:	ldrb	r3, [r6, #149]	; 0x95
   6dcc0:	cmp	r3, #0
   6dcc4:	beq	6dce0 <fputs@plt+0x5cc18>
   6dcc8:	ldr	r3, [r6, #144]	; 0x90
   6dccc:	cmp	r3, #1
   6dcd0:	str	r3, [r4, #28]
   6dcd4:	ldrbeq	r3, [r4, #42]	; 0x2a
   6dcd8:	orreq	r3, r3, #1
   6dcdc:	strbeq	r3, [r4, #42]	; 0x2a
   6dce0:	tst	r9, #32
   6dce4:	beq	6dd20 <fputs@plt+0x5cc58>
   6dce8:	ldrb	r3, [r4, #42]	; 0x2a
   6dcec:	tst	r3, #8
   6dcf0:	beq	6dd08 <fputs@plt+0x5cc40>
   6dcf4:	ldr	r1, [pc, #2336]	; 6e61c <fputs@plt+0x5d554>
   6dcf8:	mov	r0, r5
   6dcfc:	bl	30e04 <fputs@plt+0x1fd3c>
   6dd00:	add	sp, sp, #92	; 0x5c
   6dd04:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6dd08:	tst	r3, #4
   6dd0c:	bne	6e0f8 <fputs@plt+0x5d030>
   6dd10:	ldr	r2, [r4]
   6dd14:	ldr	r1, [pc, #2308]	; 6e620 <fputs@plt+0x5d558>
   6dd18:	mov	r0, r5
   6dd1c:	bl	30e04 <fputs@plt+0x1fd3c>
   6dd20:	ldr	r1, [r4, #64]	; 0x40
   6dd24:	mov	r0, r6
   6dd28:	bl	17478 <fputs@plt+0x63b0>
   6dd2c:	ldr	r3, [r4, #24]
   6dd30:	cmp	r3, #0
   6dd34:	str	r0, [sp, #28]
   6dd38:	beq	6dd54 <fputs@plt+0x5cc8c>
   6dd3c:	str	r3, [sp]
   6dd40:	mov	r2, #4
   6dd44:	mov	r3, #0
   6dd48:	mov	r1, r4
   6dd4c:	mov	r0, r5
   6dd50:	bl	3136c <fputs@plt+0x202a4>
   6dd54:	ldrsh	r3, [r4, #34]	; 0x22
   6dd58:	ldr	r2, [r4, #4]
   6dd5c:	mov	r0, #0
   6dd60:	cmp	r3, #0
   6dd64:	bgt	6e41c <fputs@plt+0x5d354>
   6dd68:	ldrsh	r3, [r4, #32]
   6dd6c:	mov	r1, #0
   6dd70:	cmp	r3, #0
   6dd74:	addlt	r0, r0, #1
   6dd78:	lsl	r0, r0, #2
   6dd7c:	bl	14d98 <fputs@plt+0x3cd0>
   6dd80:	ldr	r7, [r4, #8]
   6dd84:	strh	r0, [r4, #40]	; 0x28
   6dd88:	cmp	r7, #0
   6dd8c:	bne	6e430 <fputs@plt+0x5d368>
   6dd90:	ldrb	r3, [r6, #149]	; 0x95
   6dd94:	cmp	r3, #0
   6dd98:	bne	6e0c4 <fputs@plt+0x5cffc>
   6dd9c:	mov	r0, r5
   6dda0:	bl	283d4 <fputs@plt+0x1730c>
   6dda4:	subs	r8, r0, #0
   6dda8:	beq	6dd00 <fputs@plt+0x5cc38>
   6ddac:	mov	r2, r7
   6ddb0:	mov	r1, #61	; 0x3d
   6ddb4:	bl	287d8 <fputs@plt+0x17710>
   6ddb8:	ldr	r3, [r4, #12]
   6ddbc:	ldr	r1, [pc, #2144]	; 6e624 <fputs@plt+0x5d55c>
   6ddc0:	cmp	r3, #0
   6ddc4:	ldr	r3, [pc, #2140]	; 6e628 <fputs@plt+0x5d560>
   6ddc8:	ldr	r2, [pc, #2140]	; 6e62c <fputs@plt+0x5d564>
   6ddcc:	moveq	r2, r3
   6ddd0:	ldr	r3, [pc, #2136]	; 6e630 <fputs@plt+0x5d568>
   6ddd4:	moveq	r3, r1
   6ddd8:	str	r3, [sp, #44]	; 0x2c
   6dddc:	ldr	r3, [sp, #128]	; 0x80
   6dde0:	cmp	r3, #0
   6dde4:	beq	6e5dc <fputs@plt+0x5d514>
   6dde8:	ldr	r9, [r5, #76]	; 0x4c
   6ddec:	mov	r0, r5
   6ddf0:	add	fp, r9, #3
   6ddf4:	str	fp, [r5, #76]	; 0x4c
   6ddf8:	bl	16f34 <fputs@plt+0x5e6c>
   6ddfc:	ldr	r3, [sp, #28]
   6de00:	mov	r2, #1
   6de04:	str	r3, [sp]
   6de08:	mov	r1, #55	; 0x37
   6de0c:	ldr	r3, [r5, #396]	; 0x18c
   6de10:	mov	r0, r8
   6de14:	bl	28344 <fputs@plt+0x1727c>
   6de18:	mov	r1, #16
   6de1c:	mov	r0, r8
   6de20:	bl	1b1a0 <fputs@plt+0xa0d8>
   6de24:	mov	r3, #2
   6de28:	str	r3, [r5, #72]	; 0x48
   6de2c:	ldr	r3, [r8, #32]
   6de30:	add	sl, r9, #1
   6de34:	str	r3, [sp, #32]
   6de38:	add	r3, r3, #1
   6de3c:	str	r3, [sp]
   6de40:	mov	r2, sl
   6de44:	mov	r3, r7
   6de48:	mov	r1, #16
   6de4c:	mov	r0, r8
   6de50:	bl	28344 <fputs@plt+0x1727c>
   6de54:	mov	r3, #13
   6de58:	add	r2, sp, #68	; 0x44
   6de5c:	ldr	r1, [sp, #128]	; 0x80
   6de60:	mov	r0, r5
   6de64:	strb	r3, [sp, #68]	; 0x44
   6de68:	str	sl, [sp, #72]	; 0x48
   6de6c:	strb	r7, [sp, #69]	; 0x45
   6de70:	str	r7, [sp, #76]	; 0x4c
   6de74:	str	r7, [sp, #80]	; 0x50
   6de78:	bl	4e158 <fputs@plt+0x3d090>
   6de7c:	mov	r1, sl
   6de80:	mov	r0, r8
   6de84:	bl	28814 <fputs@plt+0x1774c>
   6de88:	ldr	r1, [sp, #32]
   6de8c:	mov	r0, r8
   6de90:	bl	1d4a4 <fputs@plt+0xc3dc>
   6de94:	ldr	r3, [r5, #68]	; 0x44
   6de98:	cmp	r3, #0
   6de9c:	str	r3, [sp, #32]
   6dea0:	bne	6dd00 <fputs@plt+0x5cc38>
   6dea4:	ldr	r1, [sp, #128]	; 0x80
   6dea8:	mov	r0, r5
   6deac:	bl	47e48 <fputs@plt+0x36d80>
   6deb0:	subs	r1, r0, #0
   6deb4:	beq	6dd00 <fputs@plt+0x5cc38>
   6deb8:	ldrsh	r3, [r1, #34]	; 0x22
   6debc:	mov	r0, r6
   6dec0:	add	r9, r9, #2
   6dec4:	strh	r3, [r4, #34]	; 0x22
   6dec8:	ldr	r3, [r1, #4]
   6decc:	str	r3, [r4, #4]
   6ded0:	strh	r7, [r1, #34]	; 0x22
   6ded4:	str	r7, [r1, #4]
   6ded8:	bl	1e140 <fputs@plt+0xd078>
   6dedc:	ldr	r2, [sp, #72]	; 0x48
   6dee0:	mov	r1, #18
   6dee4:	mov	r0, r8
   6dee8:	bl	287d8 <fputs@plt+0x17710>
   6deec:	ldr	r3, [sp, #80]	; 0x50
   6def0:	ldr	r2, [sp, #76]	; 0x4c
   6def4:	mov	r1, #49	; 0x31
   6def8:	str	r9, [sp]
   6defc:	mov	sl, r0
   6df00:	mov	r0, r8
   6df04:	bl	28344 <fputs@plt+0x1727c>
   6df08:	mov	r2, r7
   6df0c:	mov	r1, r4
   6df10:	mov	r0, r8
   6df14:	bl	2852c <fputs@plt+0x17464>
   6df18:	mov	r3, fp
   6df1c:	mov	r2, #1
   6df20:	mov	r1, #74	; 0x4a
   6df24:	mov	r0, r8
   6df28:	bl	2883c <fputs@plt+0x17774>
   6df2c:	mov	r3, r9
   6df30:	mov	r2, #1
   6df34:	mov	r1, #75	; 0x4b
   6df38:	str	fp, [sp]
   6df3c:	mov	r0, r8
   6df40:	bl	28344 <fputs@plt+0x1727c>
   6df44:	mov	r1, sl
   6df48:	mov	r0, r8
   6df4c:	bl	289a4 <fputs@plt+0x178dc>
   6df50:	mov	r1, sl
   6df54:	mov	r0, r8
   6df58:	bl	1d4a4 <fputs@plt+0xc3dc>
   6df5c:	mov	r2, #1
   6df60:	mov	r1, #61	; 0x3d
   6df64:	mov	r0, r8
   6df68:	bl	287d8 <fputs@plt+0x17710>
   6df6c:	ldrsh	r0, [r4, #34]	; 0x22
   6df70:	ldr	ip, [r4, #4]
   6df74:	mov	r2, r7
   6df78:	cmp	r2, r0
   6df7c:	blt	6e440 <fputs@plt+0x5d378>
   6df80:	ldr	r2, [r4]
   6df84:	ldr	r3, [sp, #32]
   6df88:	sub	r2, r2, #1
   6df8c:	ldrb	r1, [r2, #1]!
   6df90:	cmp	r1, #0
   6df94:	bne	6e474 <fputs@plt+0x5d3ac>
   6df98:	add	r3, r3, #2
   6df9c:	add	r7, r3, r7
   6dfa0:	ldr	r2, [pc, #1676]	; 6e634 <fputs@plt+0x5d56c>
   6dfa4:	cmp	r7, #50	; 0x32
   6dfa8:	ldr	r3, [pc, #1672]	; 6e638 <fputs@plt+0x5d570>
   6dfac:	movlt	r3, r2
   6dfb0:	ldr	r2, [pc, #1668]	; 6e63c <fputs@plt+0x5d574>
   6dfb4:	str	r3, [sp, #52]	; 0x34
   6dfb8:	ldr	r3, [pc, #1664]	; 6e640 <fputs@plt+0x5d578>
   6dfbc:	movlt	r3, r2
   6dfc0:	str	r3, [sp, #48]	; 0x30
   6dfc4:	ldr	r3, [pc, #1656]	; 6e644 <fputs@plt+0x5d57c>
   6dfc8:	ldr	fp, [pc, #1656]	; 6e648 <fputs@plt+0x5d580>
   6dfcc:	movge	fp, r3
   6dfd0:	mov	r3, #6
   6dfd4:	mla	r7, r0, r3, r7
   6dfd8:	add	r7, r7, #35	; 0x23
   6dfdc:	mov	r0, r7
   6dfe0:	asr	r1, r7, #31
   6dfe4:	bl	1de8c <fputs@plt+0xcdc4>
   6dfe8:	subs	r9, r0, #0
   6dfec:	bne	6e484 <fputs@plt+0x5d3bc>
   6dff0:	mov	r0, r6
   6dff4:	bl	1a2d0 <fputs@plt+0x9208>
   6dff8:	ldr	r3, [sp, #28]
   6dffc:	ldr	r2, [sp, #28]
   6e000:	ldr	r1, [r5, #392]	; 0x188
   6e004:	lsl	r7, r3, #4
   6e008:	ldr	r3, [r6, #16]
   6e00c:	ldr	r0, [sp, #28]
   6e010:	ldr	r2, [r3, r2, lsl #4]
   6e014:	ldr	r3, [r4]
   6e018:	str	r1, [sp, #20]
   6e01c:	str	r9, [sp, #16]
   6e020:	ldr	r1, [r5, #396]	; 0x18c
   6e024:	str	r3, [sp, #8]
   6e028:	str	r1, [sp, #12]
   6e02c:	str	r3, [sp, #4]
   6e030:	ldr	r1, [pc, #1556]	; 6e64c <fputs@plt+0x5d584>
   6e034:	ldr	r3, [sp, #44]	; 0x2c
   6e038:	cmp	r0, #1
   6e03c:	str	r3, [sp]
   6e040:	mov	r0, r5
   6e044:	ldr	r3, [pc, #1540]	; 6e650 <fputs@plt+0x5d588>
   6e048:	moveq	r3, r1
   6e04c:	ldr	r1, [pc, #1536]	; 6e654 <fputs@plt+0x5d58c>
   6e050:	bl	6c578 <fputs@plt+0x5b4b0>
   6e054:	mov	r1, r9
   6e058:	mov	r0, r6
   6e05c:	bl	1d524 <fputs@plt+0xc45c>
   6e060:	ldr	r1, [sp, #28]
   6e064:	mov	r0, r5
   6e068:	bl	289c4 <fputs@plt+0x178fc>
   6e06c:	ldrb	r3, [r4, #42]	; 0x2a
   6e070:	tst	r3, #8
   6e074:	beq	6e0a4 <fputs@plt+0x5cfdc>
   6e078:	ldr	r3, [r6, #16]
   6e07c:	add	r7, r3, r7
   6e080:	ldr	r2, [r7, #12]
   6e084:	ldr	r2, [r2, #72]	; 0x48
   6e088:	cmp	r2, #0
   6e08c:	bne	6e0a4 <fputs@plt+0x5cfdc>
   6e090:	ldr	r2, [sp, #28]
   6e094:	ldr	r1, [pc, #1468]	; 6e658 <fputs@plt+0x5d590>
   6e098:	mov	r0, r5
   6e09c:	ldr	r2, [r3, r2, lsl #4]
   6e0a0:	bl	6c578 <fputs@plt+0x5b4b0>
   6e0a4:	ldr	r2, [r4]
   6e0a8:	ldr	r1, [pc, #1452]	; 6e65c <fputs@plt+0x5d594>
   6e0ac:	mov	r0, r6
   6e0b0:	bl	3808c <fputs@plt+0x26fc4>
   6e0b4:	ldr	r1, [sp, #28]
   6e0b8:	mov	r2, r0
   6e0bc:	mov	r0, r8
   6e0c0:	bl	28614 <fputs@plt+0x1754c>
   6e0c4:	ldrb	r3, [r6, #149]	; 0x95
   6e0c8:	cmp	r3, #0
   6e0cc:	beq	6dd00 <fputs@plt+0x5cc38>
   6e0d0:	ldr	r0, [r4, #64]	; 0x40
   6e0d4:	mov	r2, r4
   6e0d8:	ldr	r1, [r4]
   6e0dc:	add	r0, r0, #8
   6e0e0:	bl	1df64 <fputs@plt+0xce9c>
   6e0e4:	cmp	r0, #0
   6e0e8:	beq	6e588 <fputs@plt+0x5d4c0>
   6e0ec:	mov	r0, r6
   6e0f0:	bl	1a2d0 <fputs@plt+0x9208>
   6e0f4:	b	6dd00 <fputs@plt+0x5cc38>
   6e0f8:	orr	r3, r3, #96	; 0x60
   6e0fc:	strb	r3, [r4, #42]	; 0x2a
   6e100:	ldr	r1, [r5, #424]	; 0x1a8
   6e104:	ldr	r2, [r5, #8]
   6e108:	cmp	r1, #0
   6e10c:	beq	6e120 <fputs@plt+0x5d058>
   6e110:	mov	r0, r2
   6e114:	bl	162ac <fputs@plt+0x51e4>
   6e118:	mov	r3, #121	; 0x79
   6e11c:	strb	r3, [r0]
   6e120:	ldrsh	r3, [r4, #32]
   6e124:	cmp	r3, #0
   6e128:	blt	6e24c <fputs@plt+0x5d184>
   6e12c:	ldr	r2, [r4, #4]
   6e130:	ldr	r0, [r2, r3, lsl #4]
   6e134:	str	r0, [sp, #68]	; 0x44
   6e138:	bl	1839c <fputs@plt+0x72d4>
   6e13c:	mov	r3, #0
   6e140:	add	r2, sp, #68	; 0x44
   6e144:	mov	r1, #27
   6e148:	str	r0, [sp, #72]	; 0x48
   6e14c:	mov	r0, r6
   6e150:	bl	1efa8 <fputs@plt+0xdee0>
   6e154:	mov	r1, #0
   6e158:	mov	r2, r0
   6e15c:	ldr	r0, [r5]
   6e160:	bl	2997c <fputs@plt+0x188b4>
   6e164:	cmp	r0, #0
   6e168:	beq	6dd20 <fputs@plt+0x5cc58>
   6e16c:	ldr	r3, [r0, #4]
   6e170:	ldrb	r2, [r5, #452]	; 0x1c4
   6e174:	strb	r2, [r3, #12]
   6e178:	mov	r3, #0
   6e17c:	str	r3, [sp, #20]
   6e180:	str	r3, [sp, #16]
   6e184:	str	r3, [sp, #12]
   6e188:	str	r3, [sp, #8]
   6e18c:	ldrb	r2, [r4, #43]	; 0x2b
   6e190:	mov	r1, r3
   6e194:	stm	sp, {r0, r2}
   6e198:	mov	r2, r3
   6e19c:	mov	r0, r5
   6e1a0:	bl	6ce0c <fputs@plt+0x5bd44>
   6e1a4:	subs	r7, r0, #0
   6e1a8:	beq	6dd20 <fputs@plt+0x5cc58>
   6e1ac:	ldrb	r3, [r7, #55]	; 0x37
   6e1b0:	bic	r3, r3, #1
   6e1b4:	orr	r3, r3, #2
   6e1b8:	strb	r3, [r7, #55]	; 0x37
   6e1bc:	mvn	r3, #0
   6e1c0:	strh	r3, [r4, #32]
   6e1c4:	ldrb	r3, [r7, #55]	; 0x37
   6e1c8:	ldrh	sl, [r7, #50]	; 0x32
   6e1cc:	orr	r3, r3, #32
   6e1d0:	strb	r3, [r7, #55]	; 0x37
   6e1d4:	ldrb	r3, [r6, #151]	; 0x97
   6e1d8:	cmp	r3, #0
   6e1dc:	moveq	r1, #2
   6e1e0:	beq	6e2e8 <fputs@plt+0x5d220>
   6e1e4:	ldr	r8, [r4, #8]
   6e1e8:	ldr	r3, [r4, #28]
   6e1ec:	str	r3, [r7, #44]	; 0x2c
   6e1f0:	cmp	r8, #0
   6e1f4:	bne	6e300 <fputs@plt+0x5d238>
   6e1f8:	ldrsh	r2, [r4, #34]	; 0x22
   6e1fc:	cmp	sl, r2
   6e200:	strhge	r2, [r7, #52]	; 0x34
   6e204:	bge	6dd20 <fputs@plt+0x5cc58>
   6e208:	ldrh	r3, [r7, #52]	; 0x34
   6e20c:	cmp	r2, r3
   6e210:	bgt	6e3f0 <fputs@plt+0x5d328>
   6e214:	ldr	r1, [pc, #1092]	; 6e660 <fputs@plt+0x5d598>
   6e218:	mov	r2, #0
   6e21c:	ldrsh	r3, [r4, #34]	; 0x22
   6e220:	cmp	r2, r3
   6e224:	bge	6dd20 <fputs@plt+0x5cc58>
   6e228:	ldr	r3, [r7, #4]
   6e22c:	add	r0, r3, sl, lsl #1
   6e230:	cmp	r3, r0
   6e234:	bne	6e408 <fputs@plt+0x5d340>
   6e238:	strh	r2, [r3]
   6e23c:	ldr	r3, [r7, #32]
   6e240:	str	r1, [r3, sl, lsl #2]
   6e244:	add	sl, sl, #1
   6e248:	b	6e414 <fputs@plt+0x5d34c>
   6e24c:	ldr	r0, [r4, #8]
   6e250:	bl	1be1c <fputs@plt+0xad54>
   6e254:	cmp	r2, #0
   6e258:	mov	r7, r0
   6e25c:	beq	6e274 <fputs@plt+0x5d1ac>
   6e260:	ldr	r1, [r0, #44]	; 0x2c
   6e264:	mov	r0, r2
   6e268:	bl	162ac <fputs@plt+0x51e4>
   6e26c:	mov	r3, #13
   6e270:	strb	r3, [r0]
   6e274:	mov	r2, #1
   6e278:	mov	r1, r2
   6e27c:	ldrh	r3, [r7, #50]	; 0x32
   6e280:	cmp	r1, r3
   6e284:	strhge	r2, [r7, #50]	; 0x32
   6e288:	bge	6e1c4 <fputs@plt+0x5d0fc>
   6e28c:	ldr	r3, [r7, #4]
   6e290:	lsl	r0, r1, #1
   6e294:	add	ip, r3, r2, lsl #1
   6e298:	ldrsh	r0, [r3, r0]
   6e29c:	cmp	r3, ip
   6e2a0:	addeq	r2, r2, #1
   6e2a4:	strheq	r0, [r3]
   6e2a8:	beq	6e2c4 <fputs@plt+0x5d1fc>
   6e2ac:	ldrsh	lr, [r3], #2
   6e2b0:	cmp	lr, r0
   6e2b4:	bne	6e29c <fputs@plt+0x5d1d4>
   6e2b8:	ldrh	r3, [r7, #52]	; 0x34
   6e2bc:	sub	r3, r3, #1
   6e2c0:	strh	r3, [r7, #52]	; 0x34
   6e2c4:	add	r1, r1, #1
   6e2c8:	b	6e27c <fputs@plt+0x5d1b4>
   6e2cc:	ldr	r0, [r7, #4]
   6e2d0:	lsl	r2, r3, #1
   6e2d4:	add	r3, r3, #1
   6e2d8:	ldrsh	r0, [r0, r2]
   6e2dc:	ldr	r2, [r4, #4]
   6e2e0:	add	r2, r2, r0, lsl #4
   6e2e4:	strb	r1, [r2, #12]
   6e2e8:	cmp	sl, r3
   6e2ec:	bgt	6e2cc <fputs@plt+0x5d204>
   6e2f0:	ldrb	r3, [r7, #55]	; 0x37
   6e2f4:	orr	r3, r3, #8
   6e2f8:	strb	r3, [r7, #55]	; 0x37
   6e2fc:	b	6e1e4 <fputs@plt+0x5d11c>
   6e300:	ldrb	r3, [r8, #55]	; 0x37
   6e304:	and	r3, r3, #3
   6e308:	cmp	r3, #2
   6e30c:	movne	r3, #0
   6e310:	movne	r1, r3
   6e314:	bne	6e34c <fputs@plt+0x5d284>
   6e318:	ldr	r8, [r8, #20]
   6e31c:	b	6e1f0 <fputs@plt+0x5d128>
   6e320:	ldr	ip, [r7, #4]
   6e324:	lsl	r0, r1, #1
   6e328:	ldrsh	ip, [ip, r0]
   6e32c:	ldr	r0, [r8, #4]
   6e330:	subs	r2, r2, #1
   6e334:	addcc	r3, r3, #1
   6e338:	bcc	6e348 <fputs@plt+0x5d280>
   6e33c:	ldrsh	lr, [r0], #2
   6e340:	cmp	lr, ip
   6e344:	bne	6e330 <fputs@plt+0x5d268>
   6e348:	add	r1, r1, #1
   6e34c:	cmp	sl, r1
   6e350:	ldrh	r2, [r8, #50]	; 0x32
   6e354:	bgt	6e320 <fputs@plt+0x5d258>
   6e358:	cmp	r3, #0
   6e35c:	strheq	r2, [r8, #52]	; 0x34
   6e360:	beq	6e318 <fputs@plt+0x5d250>
   6e364:	add	r2, r2, r3
   6e368:	ldrh	r3, [r8, #52]	; 0x34
   6e36c:	cmp	r2, r3
   6e370:	bgt	6e3c4 <fputs@plt+0x5d2fc>
   6e374:	ldrh	r2, [r8, #50]	; 0x32
   6e378:	mov	r3, #0
   6e37c:	cmp	sl, r3
   6e380:	ble	6e318 <fputs@plt+0x5d250>
   6e384:	ldr	lr, [r7, #4]
   6e388:	ldr	r0, [r8, #4]
   6e38c:	lsl	ip, r3, #1
   6e390:	ldrh	r1, [r8, #50]	; 0x32
   6e394:	ldrsh	ip, [lr, ip]
   6e398:	mov	lr, r0
   6e39c:	subs	r1, r1, #1
   6e3a0:	bcs	6e3dc <fputs@plt+0x5d314>
   6e3a4:	lsl	r1, r2, #1
   6e3a8:	strh	ip, [r0, r1]
   6e3ac:	ldr	r1, [r7, #32]
   6e3b0:	ldr	r0, [r1, r3, lsl #2]
   6e3b4:	ldr	r1, [r8, #32]
   6e3b8:	str	r0, [r1, r2, lsl #2]
   6e3bc:	add	r2, r2, #1
   6e3c0:	b	6e3e8 <fputs@plt+0x5d320>
   6e3c4:	mov	r1, r8
   6e3c8:	mov	r0, r6
   6e3cc:	bl	20040 <fputs@plt+0xef78>
   6e3d0:	cmp	r0, #0
   6e3d4:	beq	6e374 <fputs@plt+0x5d2ac>
   6e3d8:	b	6dd20 <fputs@plt+0x5cc58>
   6e3dc:	ldrsh	fp, [lr], #2
   6e3e0:	cmp	fp, ip
   6e3e4:	bne	6e39c <fputs@plt+0x5d2d4>
   6e3e8:	add	r3, r3, #1
   6e3ec:	b	6e37c <fputs@plt+0x5d2b4>
   6e3f0:	mov	r1, r7
   6e3f4:	mov	r0, r6
   6e3f8:	bl	20040 <fputs@plt+0xef78>
   6e3fc:	cmp	r0, #0
   6e400:	bne	6dd20 <fputs@plt+0x5cc58>
   6e404:	b	6e214 <fputs@plt+0x5d14c>
   6e408:	ldrsh	ip, [r3], #2
   6e40c:	cmp	r2, ip
   6e410:	bne	6e230 <fputs@plt+0x5d168>
   6e414:	add	r2, r2, #1
   6e418:	b	6e21c <fputs@plt+0x5d154>
   6e41c:	ldrb	r1, [r2, #14]
   6e420:	sub	r3, r3, #1
   6e424:	add	r2, r2, #16
   6e428:	add	r0, r0, r1
   6e42c:	b	6dd60 <fputs@plt+0x5cc98>
   6e430:	mov	r0, r7
   6e434:	bl	16e1c <fputs@plt+0x5d54>
   6e438:	ldr	r7, [r7, #20]
   6e43c:	b	6dd88 <fputs@plt+0x5ccc0>
   6e440:	ldr	r1, [ip, r2, lsl #4]
   6e444:	ldr	r3, [sp, #32]
   6e448:	sub	r1, r1, #1
   6e44c:	ldrb	lr, [r1, #1]!
   6e450:	cmp	lr, #0
   6e454:	addeq	r3, r3, #7
   6e458:	addeq	r7, r7, r3
   6e45c:	addeq	r2, r2, #1
   6e460:	beq	6df78 <fputs@plt+0x5ceb0>
   6e464:	cmp	lr, #34	; 0x22
   6e468:	addeq	r3, r3, #1
   6e46c:	add	r3, r3, #1
   6e470:	b	6e44c <fputs@plt+0x5d384>
   6e474:	cmp	r1, #34	; 0x22
   6e478:	addeq	r3, r3, #1
   6e47c:	add	r3, r3, #1
   6e480:	b	6df8c <fputs@plt+0x5cec4>
   6e484:	ldr	r2, [pc, #472]	; 6e664 <fputs@plt+0x5d59c>
   6e488:	mov	r1, r9
   6e48c:	mov	r0, r7
   6e490:	bl	2b038 <fputs@plt+0x19f70>
   6e494:	mov	r0, r9
   6e498:	bl	1839c <fputs@plt+0x72d4>
   6e49c:	add	r3, sp, #88	; 0x58
   6e4a0:	ldr	r2, [r4]
   6e4a4:	str	r0, [r3, #-20]!	; 0xffffffec
   6e4a8:	mov	r0, r9
   6e4ac:	mov	r1, r3
   6e4b0:	str	r3, [sp, #56]	; 0x38
   6e4b4:	bl	22bc0 <fputs@plt+0x11af8>
   6e4b8:	ldr	r2, [sp, #68]	; 0x44
   6e4bc:	add	r1, r2, #1
   6e4c0:	str	r1, [sp, #68]	; 0x44
   6e4c4:	mov	r1, #40	; 0x28
   6e4c8:	strb	r1, [r9, r2]
   6e4cc:	ldr	sl, [r4, #4]
   6e4d0:	ldrsh	r3, [r4, #34]	; 0x22
   6e4d4:	ldr	r2, [sp, #32]
   6e4d8:	add	sl, sl, #16
   6e4dc:	cmp	r2, r3
   6e4e0:	ldr	r0, [sp, #68]	; 0x44
   6e4e4:	blt	6e500 <fputs@plt+0x5d438>
   6e4e8:	add	r1, r9, r0
   6e4ec:	ldr	r3, [sp, #52]	; 0x34
   6e4f0:	ldr	r2, [pc, #368]	; 6e668 <fputs@plt+0x5d5a0>
   6e4f4:	sub	r0, r7, r0
   6e4f8:	bl	2b038 <fputs@plt+0x19f70>
   6e4fc:	b	6dff8 <fputs@plt+0x5cf30>
   6e500:	mov	r2, fp
   6e504:	add	r1, r9, r0
   6e508:	sub	r0, r7, r0
   6e50c:	bl	2b038 <fputs@plt+0x19f70>
   6e510:	ldr	fp, [sp, #68]	; 0x44
   6e514:	add	r0, r9, fp
   6e518:	bl	1839c <fputs@plt+0x72d4>
   6e51c:	ldr	r2, [sl, #-16]
   6e520:	ldr	r1, [sp, #56]	; 0x38
   6e524:	add	r0, fp, r0
   6e528:	str	r0, [sp, #68]	; 0x44
   6e52c:	mov	r0, r9
   6e530:	bl	22bc0 <fputs@plt+0x11af8>
   6e534:	ldrb	r3, [sl, #-3]
   6e538:	ldr	r2, [pc, #300]	; 6e66c <fputs@plt+0x5d5a4>
   6e53c:	add	r3, r2, r3, lsl #2
   6e540:	ldr	r1, [r3, #-3220]	; 0xfffff36c
   6e544:	mov	r0, r1
   6e548:	str	r1, [sp, #60]	; 0x3c
   6e54c:	bl	1839c <fputs@plt+0x72d4>
   6e550:	ldr	r1, [sp, #60]	; 0x3c
   6e554:	mov	fp, r0
   6e558:	mov	r2, r0
   6e55c:	ldr	r0, [sp, #68]	; 0x44
   6e560:	add	r0, r9, r0
   6e564:	bl	10f3c <memcpy@plt>
   6e568:	ldr	r0, [sp, #68]	; 0x44
   6e56c:	ldr	r3, [sp, #32]
   6e570:	add	r0, r0, fp
   6e574:	add	r3, r3, #1
   6e578:	str	r0, [sp, #68]	; 0x44
   6e57c:	str	r3, [sp, #32]
   6e580:	ldr	fp, [sp, #48]	; 0x30
   6e584:	b	6e4d0 <fputs@plt+0x5d408>
   6e588:	ldr	r3, [r6, #24]
   6e58c:	str	r0, [r5, #488]	; 0x1e8
   6e590:	orr	r3, r3, #2
   6e594:	str	r3, [r6, #24]
   6e598:	ldr	r3, [r4, #12]
   6e59c:	cmp	r3, #0
   6e5a0:	bne	6dd00 <fputs@plt+0x5cc38>
   6e5a4:	ldr	r3, [sp, #36]	; 0x24
   6e5a8:	ldr	r1, [sp, #36]	; 0x24
   6e5ac:	ldr	r2, [sp, #40]	; 0x28
   6e5b0:	ldr	r3, [r3]
   6e5b4:	ldr	r0, [r5, #500]	; 0x1f4
   6e5b8:	cmp	r3, #0
   6e5bc:	movne	r2, r1
   6e5c0:	str	r2, [sp, #36]	; 0x24
   6e5c4:	ldr	r1, [r2]
   6e5c8:	sub	r1, r1, r0
   6e5cc:	bl	13f40 <fputs@plt+0x2e78>
   6e5d0:	add	r0, r0, #13
   6e5d4:	str	r0, [r4, #44]	; 0x2c
   6e5d8:	b	6dd00 <fputs@plt+0x5cc38>
   6e5dc:	cmp	r9, #0
   6e5e0:	ldreq	r1, [sp, #40]	; 0x28
   6e5e4:	addne	r1, r5, #508	; 0x1fc
   6e5e8:	ldr	r0, [r1]
   6e5ec:	ldr	ip, [r5, #500]	; 0x1f4
   6e5f0:	sub	r3, r0, ip
   6e5f4:	ldrb	r0, [r0]
   6e5f8:	cmp	r0, #59	; 0x3b
   6e5fc:	mov	r0, r6
   6e600:	ldrne	r1, [r1, #4]
   6e604:	str	ip, [sp]
   6e608:	addne	r3, r3, r1
   6e60c:	ldr	r1, [pc, #92]	; 6e670 <fputs@plt+0x5d5a8>
   6e610:	bl	3808c <fputs@plt+0x26fc4>
   6e614:	mov	r9, r0
   6e618:	b	6dff8 <fputs@plt+0x5cf30>
   6e61c:	andeq	r9, r7, r7, ror r6
   6e620:	andeq	r9, r7, r9, lsr #13
   6e624:	andeq	r6, r7, r4, ror #19
   6e628:	andeq	r9, r7, r4, ror #12
   6e62c:	andeq	r9, r7, sl, ror #12
   6e630:	andeq	r9, r7, ip, ror #4
   6e634:	andeq	r9, r7, r0, ror r6
   6e638:	andeq	r9, r7, pc, ror #12
   6e63c:	muleq	r7, fp, r1
   6e640:	andeq	r9, r7, r2, ror r6
   6e644:	andeq	r9, r7, r3, ror r6
   6e648:	andeq	r8, r7, r5, lsr #18
   6e64c:	andeq	r7, r7, lr, asr fp
   6e650:	andeq	r7, r7, r1, ror fp
   6e654:	andeq	r9, r7, r6, ror #13
   6e658:	andeq	r9, r7, sp, lsr r7
   6e65c:	andeq	r9, r7, r7, ror #14
   6e660:	andeq	r3, r7, fp, lsr #17
   6e664:	andeq	r9, r7, r9, asr #13
   6e668:	andeq	r6, r7, r2, ror #10
   6e66c:	andeq	r6, r7, r8, lsr #21
   6e670:	ldrdeq	r9, [r7], -r7
   6e674:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6e678:	sub	sp, sp, #36	; 0x24
   6e67c:	mov	r6, r0
   6e680:	mov	r7, r1
   6e684:	str	r2, [sp, #12]
   6e688:	str	r3, [sp, #8]
   6e68c:	ldr	fp, [r0]
   6e690:	bl	283d4 <fputs@plt+0x1730c>
   6e694:	subs	r9, r0, #0
   6e698:	beq	6e73c <fputs@plt+0x5d674>
   6e69c:	ldr	r5, [fp, #16]
   6e6a0:	mov	r4, #0
   6e6a4:	add	r5, r5, r7, lsl #4
   6e6a8:	ldr	r3, [pc, #320]	; 6e7f0 <fputs@plt+0x5d728>
   6e6ac:	ldr	r2, [r5]
   6e6b0:	mov	r0, fp
   6e6b4:	ldr	r8, [r3, r4, lsl #3]
   6e6b8:	lsl	sl, r4, #3
   6e6bc:	mov	r1, r8
   6e6c0:	bl	16934 <fputs@plt+0x586c>
   6e6c4:	cmp	r0, #0
   6e6c8:	bne	6e744 <fputs@plt+0x5d67c>
   6e6cc:	ldr	r3, [pc, #284]	; 6e7f0 <fputs@plt+0x5d728>
   6e6d0:	add	sl, r3, sl
   6e6d4:	ldr	r3, [sl, #4]
   6e6d8:	cmp	r3, #0
   6e6dc:	beq	6e710 <fputs@plt+0x5d648>
   6e6e0:	str	r3, [sp]
   6e6e4:	ldr	r1, [pc, #264]	; 6e7f4 <fputs@plt+0x5d72c>
   6e6e8:	mov	r3, r8
   6e6ec:	ldr	r2, [r5]
   6e6f0:	mov	r0, r6
   6e6f4:	bl	6c578 <fputs@plt+0x5b4b0>
   6e6f8:	ldr	r3, [r6, #396]	; 0x18c
   6e6fc:	add	r2, sp, #20
   6e700:	str	r3, [r2, r4, lsl #2]
   6e704:	mov	r3, #16
   6e708:	add	r2, sp, r3
   6e70c:	strb	r3, [r2, r4]
   6e710:	add	r4, r4, #1
   6e714:	cmp	r4, #3
   6e718:	bne	6e6a8 <fputs@plt+0x5d5e0>
   6e71c:	ldr	r6, [pc, #204]	; 6e7f0 <fputs@plt+0x5d728>
   6e720:	mov	r5, #0
   6e724:	add	r8, sp, #20
   6e728:	add	sl, sp, #16
   6e72c:	add	r6, r6, #8
   6e730:	ldr	r3, [r6, #-4]
   6e734:	cmp	r3, #0
   6e738:	bne	6e7bc <fputs@plt+0x5d6f4>
   6e73c:	add	sp, sp, #36	; 0x24
   6e740:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6e744:	ldr	sl, [r0, #28]
   6e748:	add	r3, sp, #20
   6e74c:	add	r2, sp, #16
   6e750:	str	sl, [r3, r4, lsl #2]
   6e754:	mov	r3, #0
   6e758:	strb	r3, [r2, r4]
   6e75c:	mov	r1, r7
   6e760:	mov	r3, #1
   6e764:	str	r8, [sp]
   6e768:	mov	r2, sl
   6e76c:	mov	r0, r6
   6e770:	bl	28170 <fputs@plt+0x170a8>
   6e774:	ldr	r3, [sp, #8]
   6e778:	cmp	r3, #0
   6e77c:	beq	6e7a4 <fputs@plt+0x5d6dc>
   6e780:	str	r3, [sp, #4]
   6e784:	ldr	r3, [sp, #72]	; 0x48
   6e788:	ldr	r1, [pc, #104]	; 6e7f8 <fputs@plt+0x5d730>
   6e78c:	str	r3, [sp]
   6e790:	mov	r0, r6
   6e794:	mov	r3, r8
   6e798:	ldr	r2, [r5]
   6e79c:	bl	6c578 <fputs@plt+0x5b4b0>
   6e7a0:	b	6e710 <fputs@plt+0x5d648>
   6e7a4:	mov	r3, r7
   6e7a8:	mov	r2, sl
   6e7ac:	mov	r1, #119	; 0x77
   6e7b0:	mov	r0, r9
   6e7b4:	bl	2883c <fputs@plt+0x17774>
   6e7b8:	b	6e710 <fputs@plt+0x5d648>
   6e7bc:	ldr	r2, [sp, #12]
   6e7c0:	str	r4, [sp, #4]
   6e7c4:	add	r2, r2, r5
   6e7c8:	str	r7, [sp]
   6e7cc:	mov	r1, #55	; 0x37
   6e7d0:	ldr	r3, [r8, r5, lsl #2]
   6e7d4:	mov	r0, r9
   6e7d8:	bl	2842c <fputs@plt+0x17364>
   6e7dc:	ldrb	r1, [sl, r5]
   6e7e0:	mov	r0, r9
   6e7e4:	bl	1b1a0 <fputs@plt+0xa0d8>
   6e7e8:	add	r5, r5, #1
   6e7ec:	b	6e72c <fputs@plt+0x5d664>
   6e7f0:	andeq	r5, r7, ip, lsr #30
   6e7f4:	andeq	r9, r7, r9, lsl #15
   6e7f8:	strdeq	r9, [r7], -r5
   6e7fc:	ldr	r3, [r0]
   6e800:	push	{r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
   6e804:	mov	r4, r0
   6e808:	ldr	r3, [r3, #16]
   6e80c:	mov	r2, r1
   6e810:	add	r3, r3, r1, lsl #4
   6e814:	mov	r6, r1
   6e818:	mov	r1, #0
   6e81c:	ldr	r7, [r3, #12]
   6e820:	bl	4ab8c <fputs@plt+0x39ac4>
   6e824:	ldr	r8, [r4, #72]	; 0x48
   6e828:	mov	r5, #0
   6e82c:	add	r3, r8, #3
   6e830:	str	r3, [r4, #72]	; 0x48
   6e834:	str	r5, [sp]
   6e838:	mov	r3, r5
   6e83c:	mov	r2, r8
   6e840:	mov	r1, r6
   6e844:	mov	r0, r4
   6e848:	bl	6e674 <fputs@plt+0x5d5ac>
   6e84c:	ldr	r9, [r4, #76]	; 0x4c
   6e850:	ldr	sl, [r4, #72]	; 0x48
   6e854:	ldr	r7, [r7, #16]
   6e858:	add	r9, r9, #1
   6e85c:	cmp	r7, #0
   6e860:	bne	6e888 <fputs@plt+0x5d7c0>
   6e864:	mov	r0, r4
   6e868:	bl	283d4 <fputs@plt+0x1730c>
   6e86c:	cmp	r0, #0
   6e870:	beq	6e8a8 <fputs@plt+0x5d7e0>
   6e874:	mov	r2, r6
   6e878:	mov	r1, #124	; 0x7c
   6e87c:	add	sp, sp, #8
   6e880:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   6e884:	b	287d8 <fputs@plt+0x17710>
   6e888:	stm	sp, {r9, sl}
   6e88c:	mov	r3, r8
   6e890:	ldr	r1, [r7, #8]
   6e894:	mov	r2, r5
   6e898:	mov	r0, r4
   6e89c:	bl	334c0 <fputs@plt+0x223f8>
   6e8a0:	ldr	r7, [r7]
   6e8a4:	b	6e85c <fputs@plt+0x5d794>
   6e8a8:	add	sp, sp, #8
   6e8ac:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   6e8b0:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   6e8b4:	mov	r4, r0
   6e8b8:	mov	r7, r1
   6e8bc:	ldr	r0, [r0]
   6e8c0:	ldr	r1, [r1, #64]	; 0x40
   6e8c4:	mov	r8, r2
   6e8c8:	bl	17478 <fputs@plt+0x63b0>
   6e8cc:	mov	r1, #0
   6e8d0:	mov	r2, r0
   6e8d4:	mov	r5, r0
   6e8d8:	mov	r0, r4
   6e8dc:	bl	4ab8c <fputs@plt+0x39ac4>
   6e8e0:	ldr	r6, [r4, #72]	; 0x48
   6e8e4:	cmp	r8, #0
   6e8e8:	add	r3, r6, #3
   6e8ec:	str	r3, [r4, #72]	; 0x48
   6e8f0:	ldrne	r3, [pc, #116]	; 6e96c <fputs@plt+0x5d8a4>
   6e8f4:	ldreq	r3, [pc, #116]	; 6e970 <fputs@plt+0x5d8a8>
   6e8f8:	strne	r3, [sp]
   6e8fc:	streq	r3, [sp]
   6e900:	ldrne	r3, [r8]
   6e904:	ldreq	r3, [r7]
   6e908:	mov	r2, r6
   6e90c:	mov	r1, r5
   6e910:	mov	r0, r4
   6e914:	bl	6e674 <fputs@plt+0x5d5ac>
   6e918:	ldr	r3, [r4, #72]	; 0x48
   6e91c:	mov	r2, r8
   6e920:	str	r3, [sp, #4]
   6e924:	ldr	r3, [r4, #76]	; 0x4c
   6e928:	mov	r1, r7
   6e92c:	add	r3, r3, #1
   6e930:	str	r3, [sp]
   6e934:	mov	r0, r4
   6e938:	mov	r3, r6
   6e93c:	bl	334c0 <fputs@plt+0x223f8>
   6e940:	mov	r0, r4
   6e944:	bl	283d4 <fputs@plt+0x1730c>
   6e948:	cmp	r0, #0
   6e94c:	beq	6e964 <fputs@plt+0x5d89c>
   6e950:	mov	r2, r5
   6e954:	mov	r1, #124	; 0x7c
   6e958:	add	sp, sp, #8
   6e95c:	pop	{r4, r5, r6, r7, r8, lr}
   6e960:	b	287d8 <fputs@plt+0x17710>
   6e964:	add	sp, sp, #8
   6e968:	pop	{r4, r5, r6, r7, r8, pc}
   6e96c:	andeq	r8, r7, r5, lsr #23
   6e970:	andeq	r9, r7, r8, ror #7
   6e974:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   6e978:	mov	r4, r0
   6e97c:	mov	r7, r1
   6e980:	mov	r8, r2
   6e984:	ldr	r5, [r0]
   6e988:	bl	5e280 <fputs@plt+0x4d1b8>
   6e98c:	subs	r6, r0, #0
   6e990:	bne	6e9c0 <fputs@plt+0x5d8f8>
   6e994:	cmp	r7, #0
   6e998:	bne	6e9e4 <fputs@plt+0x5d91c>
   6e99c:	ldr	r3, [r5, #20]
   6e9a0:	cmp	r6, r3
   6e9a4:	blt	6e9c8 <fputs@plt+0x5d900>
   6e9a8:	mov	r0, r4
   6e9ac:	bl	283d4 <fputs@plt+0x1730c>
   6e9b0:	cmp	r0, #0
   6e9b4:	beq	6e9c0 <fputs@plt+0x5d8f8>
   6e9b8:	mov	r1, #147	; 0x93
   6e9bc:	bl	283b8 <fputs@plt+0x172f0>
   6e9c0:	add	sp, sp, #12
   6e9c4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   6e9c8:	cmp	r6, #1
   6e9cc:	beq	6e9dc <fputs@plt+0x5d914>
   6e9d0:	mov	r1, r6
   6e9d4:	mov	r0, r4
   6e9d8:	bl	6e7fc <fputs@plt+0x5d734>
   6e9dc:	add	r6, r6, #1
   6e9e0:	b	6e99c <fputs@plt+0x5d8d4>
   6e9e4:	ldr	r6, [r8, #4]
   6e9e8:	cmp	r6, #0
   6e9ec:	bne	6eaa0 <fputs@plt+0x5d9d8>
   6e9f0:	mov	r1, r7
   6e9f4:	mov	r0, r5
   6e9f8:	bl	1ee10 <fputs@plt+0xdd48>
   6e9fc:	mov	r1, r0
   6ea00:	mov	r9, r0
   6ea04:	mov	r0, r5
   6ea08:	bl	16a2c <fputs@plt+0x5964>
   6ea0c:	mov	r1, r9
   6ea10:	mov	r8, r0
   6ea14:	mov	r0, r5
   6ea18:	bl	1d524 <fputs@plt+0xc45c>
   6ea1c:	cmp	r8, #0
   6ea20:	blt	6ea34 <fputs@plt+0x5d96c>
   6ea24:	mov	r1, r8
   6ea28:	mov	r0, r4
   6ea2c:	bl	6e7fc <fputs@plt+0x5d734>
   6ea30:	b	6e9a8 <fputs@plt+0x5d8e0>
   6ea34:	mov	r1, r7
   6ea38:	mov	r0, r5
   6ea3c:	bl	1ee10 <fputs@plt+0xdd48>
   6ea40:	subs	r7, r0, #0
   6ea44:	beq	6e9a8 <fputs@plt+0x5d8e0>
   6ea48:	mov	r2, r6
   6ea4c:	mov	r1, r7
   6ea50:	mov	r0, r5
   6ea54:	bl	169b0 <fputs@plt+0x58e8>
   6ea58:	subs	r6, r0, #0
   6ea5c:	movne	r2, r6
   6ea60:	ldrne	r1, [r2, #12]
   6ea64:	bne	6ea88 <fputs@plt+0x5d9c0>
   6ea68:	mov	r1, r6
   6ea6c:	mov	r3, r6
   6ea70:	mov	r2, r7
   6ea74:	mov	r0, r4
   6ea78:	bl	5e75c <fputs@plt+0x4d694>
   6ea7c:	subs	r1, r0, #0
   6ea80:	beq	6ea90 <fputs@plt+0x5d9c8>
   6ea84:	mov	r2, r6
   6ea88:	mov	r0, r4
   6ea8c:	bl	6e8b0 <fputs@plt+0x5d7e8>
   6ea90:	mov	r1, r7
   6ea94:	mov	r0, r5
   6ea98:	bl	1d524 <fputs@plt+0xc45c>
   6ea9c:	b	6e9a8 <fputs@plt+0x5d8e0>
   6eaa0:	add	r3, sp, #4
   6eaa4:	mov	r2, r8
   6eaa8:	mov	r1, r7
   6eaac:	mov	r0, r4
   6eab0:	bl	30ffc <fputs@plt+0x1ff34>
   6eab4:	cmp	r0, #0
   6eab8:	blt	6e9a8 <fputs@plt+0x5d8e0>
   6eabc:	ldr	r3, [r5, #16]
   6eac0:	ldr	r1, [sp, #4]
   6eac4:	ldr	r8, [r3, r0, lsl #4]
   6eac8:	mov	r0, r5
   6eacc:	bl	1ee10 <fputs@plt+0xdd48>
   6ead0:	subs	r6, r0, #0
   6ead4:	beq	6e9a8 <fputs@plt+0x5d8e0>
   6ead8:	mov	r2, r8
   6eadc:	mov	r1, r6
   6eae0:	mov	r0, r5
   6eae4:	bl	169b0 <fputs@plt+0x58e8>
   6eae8:	subs	r7, r0, #0
   6eaec:	movne	r2, r7
   6eaf0:	ldrne	r1, [r2, #12]
   6eaf4:	bne	6eb18 <fputs@plt+0x5da50>
   6eaf8:	mov	r1, r7
   6eafc:	mov	r3, r8
   6eb00:	mov	r2, r6
   6eb04:	mov	r0, r4
   6eb08:	bl	5e75c <fputs@plt+0x4d694>
   6eb0c:	subs	r1, r0, #0
   6eb10:	beq	6eb20 <fputs@plt+0x5da58>
   6eb14:	mov	r2, r7
   6eb18:	mov	r0, r4
   6eb1c:	bl	6e8b0 <fputs@plt+0x5d7e8>
   6eb20:	mov	r1, r6
   6eb24:	b	6ea94 <fputs@plt+0x5d9cc>
   6eb28:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
   6eb2c:	ldr	r5, [r0, #488]	; 0x1e8
   6eb30:	cmp	r5, #0
   6eb34:	beq	6eca0 <fputs@plt+0x5dbd8>
   6eb38:	mov	r4, r0
   6eb3c:	mov	r7, r1
   6eb40:	ldr	r6, [r0]
   6eb44:	bl	2934c <fputs@plt+0x18284>
   6eb48:	mov	r3, #0
   6eb4c:	str	r3, [r4, #516]	; 0x204
   6eb50:	ldr	r3, [r5, #48]	; 0x30
   6eb54:	cmp	r3, #0
   6eb58:	ble	6eca0 <fputs@plt+0x5dbd8>
   6eb5c:	ldrb	r3, [r6, #149]	; 0x95
   6eb60:	cmp	r3, #0
   6eb64:	bne	6ec70 <fputs@plt+0x5dba8>
   6eb68:	cmp	r7, #0
   6eb6c:	ldr	r1, [pc, #308]	; 6eca8 <fputs@plt+0x5dbe0>
   6eb70:	ldrne	r3, [r7]
   6eb74:	ldrne	r2, [r4, #500]	; 0x1f4
   6eb78:	mov	r0, r6
   6eb7c:	subne	r3, r3, r2
   6eb80:	ldrne	r2, [r7, #4]
   6eb84:	addne	r3, r3, r2
   6eb88:	strne	r3, [r4, #504]	; 0x1f8
   6eb8c:	add	r2, r4, #500	; 0x1f4
   6eb90:	bl	3808c <fputs@plt+0x26fc4>
   6eb94:	ldr	r1, [r5, #64]	; 0x40
   6eb98:	mov	r8, r0
   6eb9c:	mov	r0, r6
   6eba0:	bl	17478 <fputs@plt+0x63b0>
   6eba4:	ldr	r3, [r6, #16]
   6eba8:	ldr	r1, [r4, #392]	; 0x188
   6ebac:	ldr	r2, [r3, r0, lsl #4]
   6ebb0:	ldr	r3, [r5]
   6ebb4:	str	r1, [sp, #12]
   6ebb8:	ldr	r1, [pc, #236]	; 6ecac <fputs@plt+0x5dbe4>
   6ebbc:	cmp	r0, #1
   6ebc0:	mov	r7, r0
   6ebc4:	stmib	sp, {r3, r8}
   6ebc8:	str	r3, [sp]
   6ebcc:	mov	r0, r4
   6ebd0:	ldr	r3, [pc, #216]	; 6ecb0 <fputs@plt+0x5dbe8>
   6ebd4:	moveq	r3, r1
   6ebd8:	ldr	r1, [pc, #212]	; 6ecb4 <fputs@plt+0x5dbec>
   6ebdc:	bl	6c578 <fputs@plt+0x5b4b0>
   6ebe0:	mov	r1, r8
   6ebe4:	mov	r0, r6
   6ebe8:	bl	1d524 <fputs@plt+0xc45c>
   6ebec:	mov	r0, r4
   6ebf0:	bl	283d4 <fputs@plt+0x1730c>
   6ebf4:	mov	r1, r7
   6ebf8:	mov	r8, r0
   6ebfc:	mov	r0, r4
   6ec00:	bl	289c4 <fputs@plt+0x178fc>
   6ec04:	mov	r3, #0
   6ec08:	mov	r2, r3
   6ec0c:	mov	r1, #147	; 0x93
   6ec10:	mov	r0, r8
   6ec14:	bl	2883c <fputs@plt+0x17774>
   6ec18:	ldr	r2, [r5]
   6ec1c:	ldr	r1, [pc, #148]	; 6ecb8 <fputs@plt+0x5dbf0>
   6ec20:	mov	r0, r6
   6ec24:	bl	3808c <fputs@plt+0x26fc4>
   6ec28:	mov	r1, r7
   6ec2c:	mov	r2, r0
   6ec30:	mov	r0, r8
   6ec34:	bl	28614 <fputs@plt+0x1754c>
   6ec38:	ldr	r6, [r4, #76]	; 0x4c
   6ec3c:	ldr	r2, [r5]
   6ec40:	add	r6, r6, #1
   6ec44:	mov	r1, r6
   6ec48:	str	r6, [r4, #76]	; 0x4c
   6ec4c:	mov	r0, r8
   6ec50:	bl	2849c <fputs@plt+0x173d4>
   6ec54:	mov	r3, r6
   6ec58:	mov	r2, r7
   6ec5c:	mov	r1, #150	; 0x96
   6ec60:	mov	r0, r8
   6ec64:	add	sp, sp, #16
   6ec68:	pop	{r4, r5, r6, r7, r8, lr}
   6ec6c:	b	2883c <fputs@plt+0x17774>
   6ec70:	ldr	r0, [r5, #64]	; 0x40
   6ec74:	mov	r2, r5
   6ec78:	ldr	r1, [r5]
   6ec7c:	add	r0, r0, #8
   6ec80:	bl	1df64 <fputs@plt+0xce9c>
   6ec84:	cmp	r0, #0
   6ec88:	beq	6ec9c <fputs@plt+0x5dbd4>
   6ec8c:	mov	r0, r6
   6ec90:	add	sp, sp, #16
   6ec94:	pop	{r4, r5, r6, r7, r8, lr}
   6ec98:	b	1a2d0 <fputs@plt+0x9208>
   6ec9c:	str	r0, [r4, #488]	; 0x1e8
   6eca0:	add	sp, sp, #16
   6eca4:	pop	{r4, r5, r6, r7, r8, pc}
   6eca8:	andeq	r9, r7, r0, lsr #15
   6ecac:	andeq	r7, r7, lr, asr fp
   6ecb0:	andeq	r7, r7, r1, ror fp
   6ecb4:			; <UNDEFINED> instruction: 0x000797b8
   6ecb8:	andeq	r9, r7, r0, lsl r8
   6ecbc:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   6ecc0:	mov	r3, #0
   6ecc4:	ldr	r7, [r0, #336]	; 0x150
   6ecc8:	mov	r4, r0
   6eccc:	cmp	r7, r3
   6ecd0:	str	r3, [sp, #4]
   6ecd4:	beq	6ece4 <fputs@plt+0x5dc1c>
   6ecd8:	ldr	r3, [r7, #12]
   6ecdc:	cmp	r3, #0
   6ece0:	beq	6ed00 <fputs@plt+0x5dc38>
   6ece4:	mov	r0, r4
   6ece8:	mov	r1, #21
   6ecec:	bl	23e7c <fputs@plt+0x12db4>
   6ecf0:	ldr	r0, [pc, #284]	; 6ee14 <fputs@plt+0x5dd4c>
   6ecf4:	bl	2d88c <fputs@plt+0x1c7c4>
   6ecf8:	add	sp, sp, #8
   6ecfc:	pop	{r4, r5, r6, r7, r8, pc}
   6ed00:	mov	r2, #544	; 0x220
   6ed04:	mov	r3, #0
   6ed08:	mov	r6, r1
   6ed0c:	ldr	r8, [r7, #4]
   6ed10:	bl	1f9d8 <fputs@plt+0xe910>
   6ed14:	subs	r5, r0, #0
   6ed18:	moveq	r6, #7
   6ed1c:	beq	6edd4 <fputs@plt+0x5dd0c>
   6ed20:	mov	r3, #1
   6ed24:	mov	r1, r6
   6ed28:	strb	r3, [r5, #454]	; 0x1c6
   6ed2c:	str	r4, [r5]
   6ed30:	str	r3, [r5, #428]	; 0x1ac
   6ed34:	add	r2, sp, #4
   6ed38:	bl	6ba38 <fputs@plt+0x5a970>
   6ed3c:	subs	r6, r0, #0
   6ed40:	bne	6ede4 <fputs@plt+0x5dd1c>
   6ed44:	ldr	r3, [r5, #488]	; 0x1e8
   6ed48:	cmp	r3, #0
   6ed4c:	beq	6ede4 <fputs@plt+0x5dd1c>
   6ed50:	ldrb	r2, [r4, #69]	; 0x45
   6ed54:	cmp	r2, #0
   6ed58:	bne	6ede4 <fputs@plt+0x5dd1c>
   6ed5c:	ldr	r2, [r3, #12]
   6ed60:	cmp	r2, #0
   6ed64:	bne	6ede4 <fputs@plt+0x5dd1c>
   6ed68:	ldrb	r2, [r3, #42]	; 0x2a
   6ed6c:	tst	r2, #16
   6ed70:	bne	6ede4 <fputs@plt+0x5dd1c>
   6ed74:	ldr	r2, [r8, #4]
   6ed78:	cmp	r2, #0
   6ed7c:	ldreq	r2, [r3, #4]
   6ed80:	streq	r2, [r8, #4]
   6ed84:	ldrsheq	r2, [r3, #34]	; 0x22
   6ed88:	strheq	r2, [r8, #34]	; 0x22
   6ed8c:	strheq	r6, [r3, #34]	; 0x22
   6ed90:	streq	r6, [r3, #4]
   6ed94:	mov	r3, #1
   6ed98:	str	r3, [r7, #12]
   6ed9c:	ldr	r0, [r5, #8]
   6eda0:	mov	r3, #0
   6eda4:	cmp	r0, r3
   6eda8:	strb	r3, [r5, #454]	; 0x1c6
   6edac:	beq	6edb4 <fputs@plt+0x5dcec>
   6edb0:	bl	47974 <fputs@plt+0x368ac>
   6edb4:	ldr	r1, [r5, #488]	; 0x1e8
   6edb8:	mov	r0, r4
   6edbc:	bl	1e140 <fputs@plt+0xd078>
   6edc0:	mov	r0, r5
   6edc4:	bl	1e524 <fputs@plt+0xd45c>
   6edc8:	mov	r1, r5
   6edcc:	mov	r0, r4
   6edd0:	bl	1d524 <fputs@plt+0xc45c>
   6edd4:	mov	r1, r6
   6edd8:	mov	r0, r4
   6eddc:	bl	23eb0 <fputs@plt+0x12de8>
   6ede0:	b	6ecf8 <fputs@plt+0x5dc30>
   6ede4:	ldr	r3, [sp, #4]
   6ede8:	ldr	r2, [pc, #40]	; 6ee18 <fputs@plt+0x5dd50>
   6edec:	cmp	r3, #0
   6edf0:	moveq	r2, #0
   6edf4:	mov	r1, #1
   6edf8:	mov	r0, r4
   6edfc:	bl	309d4 <fputs@plt+0x1f90c>
   6ee00:	ldr	r1, [sp, #4]
   6ee04:	mov	r0, r4
   6ee08:	bl	1d524 <fputs@plt+0xc45c>
   6ee0c:	mov	r6, #1
   6ee10:	b	6ed9c <fputs@plt+0x5dcd4>
   6ee14:	andeq	sp, r1, r7, asr r2
   6ee18:	andeq	r6, r7, r2, ror #10
   6ee1c:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6ee20:	add	r4, sp, #8
   6ee24:	mov	r7, r3
   6ee28:	mov	r3, #0
   6ee2c:	str	r3, [r4, #-4]!
   6ee30:	mov	r6, r0
   6ee34:	mov	r5, r1
   6ee38:	mov	r9, r2
   6ee3c:	bl	15ba4 <fputs@plt+0x4adc>
   6ee40:	mov	r1, r4
   6ee44:	bl	5e17c <fputs@plt+0x4d0b4>
   6ee48:	subs	r4, r0, #0
   6ee4c:	beq	6ef14 <fputs@plt+0x5de4c>
   6ee50:	mov	r3, #0
   6ee54:	mov	ip, r3
   6ee58:	mov	r2, r3
   6ee5c:	mov	r1, r3
   6ee60:	mov	r0, r3
   6ee64:	mov	r5, r3
   6ee68:	ldr	lr, [sp, #48]	; 0x30
   6ee6c:	cmp	lr, #0
   6ee70:	strne	r0, [lr]
   6ee74:	ldr	r0, [sp, #52]	; 0x34
   6ee78:	cmp	r0, #0
   6ee7c:	strne	r1, [r0]
   6ee80:	ldr	r1, [sp, #56]	; 0x38
   6ee84:	cmp	r1, #0
   6ee88:	strne	r2, [r1]
   6ee8c:	ldr	r2, [sp, #60]	; 0x3c
   6ee90:	cmp	r2, #0
   6ee94:	strne	ip, [r2]
   6ee98:	ldr	r2, [sp, #64]	; 0x40
   6ee9c:	cmp	r2, #0
   6eea0:	strne	r3, [r2]
   6eea4:	cmp	r4, #0
   6eea8:	cmpeq	r5, #0
   6eeac:	bne	6eed8 <fputs@plt+0x5de10>
   6eeb0:	ldr	r1, [sp, #4]
   6eeb4:	mov	r0, r6
   6eeb8:	bl	1d524 <fputs@plt+0xc45c>
   6eebc:	mov	r3, r7
   6eec0:	mov	r2, r9
   6eec4:	ldr	r1, [pc, #392]	; 6f054 <fputs@plt+0x5df8c>
   6eec8:	mov	r0, r6
   6eecc:	bl	3808c <fputs@plt+0x26fc4>
   6eed0:	mov	r4, #1
   6eed4:	str	r0, [sp, #4]
   6eed8:	ldr	r3, [sp, #4]
   6eedc:	ldr	r2, [pc, #372]	; 6f058 <fputs@plt+0x5df90>
   6eee0:	cmp	r3, #0
   6eee4:	moveq	r2, #0
   6eee8:	mov	r1, r4
   6eeec:	mov	r0, r6
   6eef0:	bl	309d4 <fputs@plt+0x1f90c>
   6eef4:	ldr	r1, [sp, #4]
   6eef8:	mov	r0, r6
   6eefc:	bl	1d524 <fputs@plt+0xc45c>
   6ef00:	mov	r1, r4
   6ef04:	mov	r0, r6
   6ef08:	bl	23eb0 <fputs@plt+0x12de8>
   6ef0c:	add	sp, sp, #12
   6ef10:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6ef14:	mov	r2, r5
   6ef18:	mov	r1, r9
   6ef1c:	mov	r0, r6
   6ef20:	bl	16934 <fputs@plt+0x586c>
   6ef24:	subs	r5, r0, #0
   6ef28:	beq	6ee50 <fputs@plt+0x5dd88>
   6ef2c:	ldr	r3, [r5, #12]
   6ef30:	cmp	r3, #0
   6ef34:	bne	6ee50 <fputs@plt+0x5dd88>
   6ef38:	cmp	r7, #0
   6ef3c:	movne	r8, r4
   6ef40:	ldrshne	fp, [r5, #34]	; 0x22
   6ef44:	movne	sl, r4
   6ef48:	bne	6ef84 <fputs@plt+0x5debc>
   6ef4c:	mov	r3, r7
   6ef50:	mov	r2, r7
   6ef54:	mov	ip, #1
   6ef58:	ldr	r1, [pc, #252]	; 6f05c <fputs@plt+0x5df94>
   6ef5c:	ldr	r0, [pc, #252]	; 6f060 <fputs@plt+0x5df98>
   6ef60:	b	6ee68 <fputs@plt+0x5dda0>
   6ef64:	ldr	r0, [r5, #4]
   6ef68:	mov	r1, r7
   6ef6c:	add	sl, r0, r8, lsl #4
   6ef70:	ldr	r0, [r0, r8, lsl #4]
   6ef74:	bl	1407c <fputs@plt+0x2fb4>
   6ef78:	cmp	r0, #0
   6ef7c:	beq	6efd8 <fputs@plt+0x5df10>
   6ef80:	add	r8, r8, #1
   6ef84:	cmp	r8, fp
   6ef88:	blt	6ef64 <fputs@plt+0x5de9c>
   6ef8c:	bne	6efd0 <fputs@plt+0x5df08>
   6ef90:	ldrb	r1, [r5, #42]	; 0x2a
   6ef94:	ands	sl, r1, #32
   6ef98:	bne	6ee50 <fputs@plt+0x5dd88>
   6ef9c:	mov	r0, r7
   6efa0:	bl	1bb78 <fputs@plt+0xaab0>
   6efa4:	cmp	r0, #0
   6efa8:	beq	6ee50 <fputs@plt+0x5dd88>
   6efac:	ldrsh	r3, [r5, #32]
   6efb0:	cmp	r3, #0
   6efb4:	blt	6efc4 <fputs@plt+0x5defc>
   6efb8:	ldr	r8, [r5, #4]
   6efbc:	adds	r8, r8, r3, lsl #4
   6efc0:	bne	6f02c <fputs@plt+0x5df64>
   6efc4:	mov	r3, r4
   6efc8:	mov	r2, r4
   6efcc:	b	6ef54 <fputs@plt+0x5de8c>
   6efd0:	cmp	sl, #0
   6efd4:	beq	6efc4 <fputs@plt+0x5defc>
   6efd8:	mov	r1, #0
   6efdc:	mov	r0, sl
   6efe0:	bl	1c3dc <fputs@plt+0xb314>
   6efe4:	ldrb	r2, [sl, #12]
   6efe8:	ldrsh	r3, [r5, #32]
   6efec:	ldrb	ip, [sl, #15]
   6eff0:	adds	r2, r2, #0
   6eff4:	movne	r2, #1
   6eff8:	cmp	r8, r3
   6effc:	ldr	r1, [sl, #8]
   6f000:	and	ip, ip, #1
   6f004:	bne	6f018 <fputs@plt+0x5df50>
   6f008:	ldrb	r3, [r5, #42]	; 0x2a
   6f00c:	tst	r3, #8
   6f010:	movne	r3, #1
   6f014:	bne	6f01c <fputs@plt+0x5df54>
   6f018:	mov	r3, r4
   6f01c:	ldr	lr, [pc, #56]	; 6f05c <fputs@plt+0x5df94>
   6f020:	cmp	r1, #0
   6f024:	moveq	r1, lr
   6f028:	b	6ee68 <fputs@plt+0x5dda0>
   6f02c:	mov	r1, sl
   6f030:	mov	r0, r8
   6f034:	bl	1c3dc <fputs@plt+0xb314>
   6f038:	ldrb	r2, [r8, #12]
   6f03c:	ldrb	ip, [r8, #15]
   6f040:	ldr	r1, [r8, #8]
   6f044:	adds	r2, r2, #0
   6f048:	movne	r2, #1
   6f04c:	and	ip, ip, #1
   6f050:	b	6f008 <fputs@plt+0x5df40>
   6f054:	andeq	r9, r7, fp, lsr #16
   6f058:	andeq	r6, r7, r2, ror #10
   6f05c:	andeq	r3, r7, fp, lsr #17
   6f060:	andeq	r6, r7, ip, lsl #6
   6f064:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   6f068:	sub	sp, sp, #40	; 0x28
   6f06c:	mov	r6, r3
   6f070:	ldr	r7, [sp, #72]	; 0x48
   6f074:	mov	r3, #0
   6f078:	ldr	r5, [sp, #76]	; 0x4c
   6f07c:	cmp	r7, r3
   6f080:	str	r3, [r2]
   6f084:	strne	r3, [r7]
   6f088:	cmp	r6, #0
   6f08c:	mov	r4, #0
   6f090:	strne	r3, [r6]
   6f094:	cmp	r5, #0
   6f098:	mov	r3, #1
   6f09c:	strne	r4, [r5]
   6f0a0:	str	r3, [sp, #32]
   6f0a4:	mov	r8, r0
   6f0a8:	mov	r3, #20
   6f0ac:	mov	sl, r1
   6f0b0:	mov	r0, #80	; 0x50
   6f0b4:	mov	r1, #0
   6f0b8:	mov	r9, r2
   6f0bc:	str	r4, [sp, #16]
   6f0c0:	str	r4, [sp, #24]
   6f0c4:	str	r4, [sp, #28]
   6f0c8:	str	r3, [sp, #20]
   6f0cc:	str	r4, [sp, #36]	; 0x24
   6f0d0:	bl	26768 <fputs@plt+0x156a0>
   6f0d4:	cmp	r0, #0
   6f0d8:	str	r0, [sp, #12]
   6f0dc:	bne	6f0e8 <fputs@plt+0x5e020>
   6f0e0:	mov	r4, #7
   6f0e4:	b	6f160 <fputs@plt+0x5e098>
   6f0e8:	str	r4, [r0]
   6f0ec:	add	r3, sp, #12
   6f0f0:	str	r5, [sp]
   6f0f4:	ldr	r2, [pc, #248]	; 6f1f4 <fputs@plt+0x5e12c>
   6f0f8:	mov	r1, sl
   6f0fc:	mov	r0, r8
   6f100:	bl	5da68 <fputs@plt+0x4c9a0>
   6f104:	ldr	r3, [sp, #32]
   6f108:	mov	r4, r0
   6f10c:	ldr	r0, [sp, #12]
   6f110:	str	r3, [r0]
   6f114:	uxtb	r3, r4
   6f118:	cmp	r3, #4
   6f11c:	bne	6f170 <fputs@plt+0x5e0a8>
   6f120:	add	r0, r0, #4
   6f124:	bl	25b14 <fputs@plt+0x14a4c>
   6f128:	ldr	r3, [sp, #16]
   6f12c:	cmp	r3, #0
   6f130:	beq	6f15c <fputs@plt+0x5e094>
   6f134:	cmp	r5, #0
   6f138:	beq	6f154 <fputs@plt+0x5e08c>
   6f13c:	ldr	r0, [r5]
   6f140:	bl	1a014 <fputs@plt+0x8f4c>
   6f144:	ldr	r1, [sp, #16]
   6f148:	ldr	r0, [pc, #168]	; 6f1f8 <fputs@plt+0x5e130>
   6f14c:	bl	3a6d0 <fputs@plt+0x29608>
   6f150:	str	r0, [r5]
   6f154:	ldr	r0, [sp, #16]
   6f158:	bl	1a014 <fputs@plt+0x8f4c>
   6f15c:	ldr	r4, [sp, #36]	; 0x24
   6f160:	str	r4, [r8, #52]	; 0x34
   6f164:	mov	r0, r4
   6f168:	add	sp, sp, #40	; 0x28
   6f16c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   6f170:	ldr	r0, [sp, #16]
   6f174:	bl	1a014 <fputs@plt+0x8f4c>
   6f178:	cmp	r4, #0
   6f17c:	beq	6f190 <fputs@plt+0x5e0c8>
   6f180:	ldr	r0, [sp, #12]
   6f184:	add	r0, r0, #4
   6f188:	bl	25b14 <fputs@plt+0x14a4c>
   6f18c:	b	6f164 <fputs@plt+0x5e09c>
   6f190:	ldr	r2, [sp, #32]
   6f194:	ldr	r3, [sp, #20]
   6f198:	cmp	r3, r2
   6f19c:	bls	6f1cc <fputs@plt+0x5e104>
   6f1a0:	lsl	r2, r2, #2
   6f1a4:	mov	r3, #0
   6f1a8:	ldr	r0, [sp, #12]
   6f1ac:	bl	267cc <fputs@plt+0x15704>
   6f1b0:	cmp	r0, #0
   6f1b4:	strne	r0, [sp, #12]
   6f1b8:	bne	6f1cc <fputs@plt+0x5e104>
   6f1bc:	ldr	r0, [sp, #12]
   6f1c0:	add	r0, r0, #4
   6f1c4:	bl	25b14 <fputs@plt+0x14a4c>
   6f1c8:	b	6f0e0 <fputs@plt+0x5e018>
   6f1cc:	ldr	r3, [sp, #12]
   6f1d0:	cmp	r7, #0
   6f1d4:	add	r3, r3, #4
   6f1d8:	str	r3, [r9]
   6f1dc:	ldrne	r3, [sp, #28]
   6f1e0:	strne	r3, [r7]
   6f1e4:	cmp	r6, #0
   6f1e8:	ldrne	r3, [sp, #24]
   6f1ec:	strne	r3, [r6]
   6f1f0:	b	6f164 <fputs@plt+0x5e09c>
   6f1f4:	andeq	sl, r3, r0, lsl ip
   6f1f8:	andeq	r6, r7, r2, ror #10
   6f1fc:	push	{r4, r5, lr}
   6f200:	mov	r5, r1
   6f204:	subs	r1, r2, #0
   6f208:	sub	sp, sp, #20
   6f20c:	moveq	r0, #7
   6f210:	beq	6f254 <fputs@plt+0x5e18c>
   6f214:	mov	r3, #0
   6f218:	str	r3, [sp]
   6f21c:	mvn	r2, #0
   6f220:	add	r3, sp, #12
   6f224:	mov	r4, r0
   6f228:	bl	6c20c <fputs@plt+0x5b144>
   6f22c:	cmp	r0, #0
   6f230:	beq	6f25c <fputs@plt+0x5e194>
   6f234:	mov	r0, r4
   6f238:	bl	4898c <fputs@plt+0x378c4>
   6f23c:	mov	r1, r4
   6f240:	mov	r2, r0
   6f244:	mov	r0, r5
   6f248:	bl	20454 <fputs@plt+0xf38c>
   6f24c:	mov	r0, r4
   6f250:	bl	48aa0 <fputs@plt+0x379d8>
   6f254:	add	sp, sp, #20
   6f258:	pop	{r4, r5, pc}
   6f25c:	ldr	r0, [sp, #12]
   6f260:	bl	5cecc <fputs@plt+0x4be04>
   6f264:	mov	r2, r5
   6f268:	ldr	r1, [sp, #12]
   6f26c:	mov	r0, r4
   6f270:	bl	489e8 <fputs@plt+0x37920>
   6f274:	b	6f254 <fputs@plt+0x5e18c>
   6f278:	ldr	r3, [r0]
   6f27c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   6f280:	sub	sp, sp, #32
   6f284:	mov	r5, #0
   6f288:	mov	r9, r0
   6f28c:	ldr	r0, [r2]
   6f290:	ldr	r4, [r3, #32]
   6f294:	mov	r6, r2
   6f298:	str	r5, [sp, #12]
   6f29c:	str	r5, [sp, #16]
   6f2a0:	str	r5, [sp, #24]
   6f2a4:	bl	2b2cc <fputs@plt+0x1a204>
   6f2a8:	ldr	r7, [pc, #920]	; 6f648 <fputs@plt+0x5e580>
   6f2ac:	mov	r8, r0
   6f2b0:	ldr	r0, [r6, #4]
   6f2b4:	bl	2b2cc <fputs@plt+0x1a204>
   6f2b8:	ldr	r2, [r4, #120]	; 0x78
   6f2bc:	cmp	r8, r5
   6f2c0:	ldr	sl, [r4, #20]
   6f2c4:	moveq	r8, r7
   6f2c8:	add	r3, r2, #1
   6f2cc:	cmp	r0, r5
   6f2d0:	movne	r7, r0
   6f2d4:	cmp	r3, sl
   6f2d8:	ldrlt	r1, [pc, #876]	; 6f64c <fputs@plt+0x5e584>
   6f2dc:	blt	6f35c <fputs@plt+0x5e294>
   6f2e0:	ldrb	r6, [r4, #67]	; 0x43
   6f2e4:	cmp	r6, #0
   6f2e8:	movne	r6, r5
   6f2ec:	bne	6f36c <fputs@plt+0x5e2a4>
   6f2f0:	ldr	r1, [pc, #856]	; 6f650 <fputs@plt+0x5e588>
   6f2f4:	mov	r0, r4
   6f2f8:	bl	3808c <fputs@plt+0x26fc4>
   6f2fc:	mov	r5, r6
   6f300:	str	r0, [sp, #24]
   6f304:	ldr	r1, [sp, #24]
   6f308:	cmp	r1, #0
   6f30c:	beq	6f328 <fputs@plt+0x5e260>
   6f310:	mov	r0, r9
   6f314:	mvn	r2, #0
   6f318:	bl	26fec <fputs@plt+0x15f24>
   6f31c:	ldr	r1, [sp, #24]
   6f320:	mov	r0, r4
   6f324:	bl	1d524 <fputs@plt+0xc45c>
   6f328:	cmp	r5, #0
   6f32c:	beq	6f458 <fputs@plt+0x5e390>
   6f330:	mov	r1, r5
   6f334:	mov	r0, r9
   6f338:	bl	27330 <fputs@plt+0x16268>
   6f33c:	b	6f458 <fputs@plt+0x5e390>
   6f340:	mov	r1, r7
   6f344:	ldr	r0, [r0, r6, lsl #4]
   6f348:	bl	1407c <fputs@plt+0x2fb4>
   6f34c:	subs	r5, r0, #0
   6f350:	bne	6f368 <fputs@plt+0x5e2a0>
   6f354:	ldr	r1, [pc, #760]	; 6f654 <fputs@plt+0x5e58c>
   6f358:	mov	r2, r7
   6f35c:	mov	r0, r4
   6f360:	bl	3808c <fputs@plt+0x26fc4>
   6f364:	b	6f558 <fputs@plt+0x5e490>
   6f368:	add	r6, r6, #1
   6f36c:	cmp	r6, sl
   6f370:	ldr	r0, [r4, #16]
   6f374:	blt	6f340 <fputs@plt+0x5e278>
   6f378:	add	r3, r4, #392	; 0x188
   6f37c:	cmp	r0, r3
   6f380:	bne	6f438 <fputs@plt+0x5e370>
   6f384:	mov	r2, #48	; 0x30
   6f388:	mov	r3, #0
   6f38c:	mov	r0, r4
   6f390:	bl	1ed14 <fputs@plt+0xdc4c>
   6f394:	cmp	r0, #0
   6f398:	beq	6f458 <fputs@plt+0x5e390>
   6f39c:	ldr	r3, [r4, #16]
   6f3a0:	mov	r2, r0
   6f3a4:	add	r1, r3, #32
   6f3a8:	ldr	ip, [r3], #4
   6f3ac:	cmp	r3, r1
   6f3b0:	str	ip, [r2], #4
   6f3b4:	bne	6f3a8 <fputs@plt+0x5e2e0>
   6f3b8:	ldr	r6, [r4, #20]
   6f3bc:	str	r0, [r4, #16]
   6f3c0:	mov	r2, #16
   6f3c4:	add	r6, r0, r6, lsl #4
   6f3c8:	mov	r1, #0
   6f3cc:	mov	r0, r6
   6f3d0:	bl	10eac <memset@plt>
   6f3d4:	ldr	r3, [r4, #48]	; 0x30
   6f3d8:	ldr	r0, [r4]
   6f3dc:	str	r3, [sp, #20]
   6f3e0:	add	r3, sp, #16
   6f3e4:	str	r3, [sp, #4]
   6f3e8:	add	r3, sp, #12
   6f3ec:	str	r3, [sp]
   6f3f0:	add	r2, sp, #20
   6f3f4:	add	r3, sp, #28
   6f3f8:	mov	r1, r8
   6f3fc:	ldr	r0, [r0, #16]
   6f400:	bl	3a708 <fputs@plt+0x29640>
   6f404:	cmp	r0, #0
   6f408:	beq	6f460 <fputs@plt+0x5e398>
   6f40c:	cmp	r0, #7
   6f410:	bne	6f41c <fputs@plt+0x5e354>
   6f414:	mov	r0, r4
   6f418:	bl	1a2d0 <fputs@plt+0x9208>
   6f41c:	mov	r0, r9
   6f420:	mvn	r2, #0
   6f424:	ldr	r1, [sp, #16]
   6f428:	bl	26fec <fputs@plt+0x15f24>
   6f42c:	ldr	r0, [sp, #16]
   6f430:	bl	1a014 <fputs@plt+0x8f4c>
   6f434:	b	6f458 <fputs@plt+0x5e390>
   6f438:	add	r2, sl, #1
   6f43c:	mov	r1, r0
   6f440:	lsl	r2, r2, #4
   6f444:	mov	r3, #0
   6f448:	mov	r0, r4
   6f44c:	bl	26894 <fputs@plt+0x157cc>
   6f450:	cmp	r0, #0
   6f454:	bne	6f3b8 <fputs@plt+0x5e2f0>
   6f458:	add	sp, sp, #32
   6f45c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   6f460:	ldr	r3, [sp, #20]
   6f464:	mov	r2, r4
   6f468:	orr	r3, r3, #256	; 0x100
   6f46c:	str	r3, [sp, #20]
   6f470:	stm	sp, {r0, r3}
   6f474:	ldr	r1, [sp, #12]
   6f478:	add	r3, r6, #4
   6f47c:	ldr	r0, [sp, #28]
   6f480:	bl	49dbc <fputs@plt+0x38cf4>
   6f484:	mov	r5, r0
   6f488:	ldr	r0, [sp, #12]
   6f48c:	bl	1a014 <fputs@plt+0x8f4c>
   6f490:	ldr	r3, [r4, #20]
   6f494:	cmp	r5, #19
   6f498:	add	r3, r3, #1
   6f49c:	str	r3, [r4, #20]
   6f4a0:	bne	6f560 <fputs@plt+0x5e498>
   6f4a4:	ldr	r1, [pc, #428]	; 6f658 <fputs@plt+0x5e590>
   6f4a8:	mov	r0, r4
   6f4ac:	bl	3808c <fputs@plt+0x26fc4>
   6f4b0:	mov	r5, #1
   6f4b4:	str	r0, [sp, #24]
   6f4b8:	mov	r3, #3
   6f4bc:	strb	r3, [r6, #8]
   6f4c0:	mov	r1, r7
   6f4c4:	mov	r0, r4
   6f4c8:	bl	201a4 <fputs@plt+0xf0dc>
   6f4cc:	cmp	r5, #0
   6f4d0:	str	r0, [r6]
   6f4d4:	bne	6f4e4 <fputs@plt+0x5e41c>
   6f4d8:	cmp	r0, #0
   6f4dc:	bne	6f628 <fputs@plt+0x5e560>
   6f4e0:	mov	r5, #7
   6f4e4:	ldr	r6, [r4, #20]
   6f4e8:	ldr	r2, [r4, #16]
   6f4ec:	sub	r6, r6, #1
   6f4f0:	lsl	r7, r6, #4
   6f4f4:	add	r2, r2, r7
   6f4f8:	ldr	r0, [r2, #4]
   6f4fc:	cmp	r0, #0
   6f500:	beq	6f51c <fputs@plt+0x5e454>
   6f504:	bl	464d0 <fputs@plt+0x35408>
   6f508:	ldr	r3, [r4, #16]
   6f50c:	mov	r2, #0
   6f510:	add	r3, r3, r7
   6f514:	str	r2, [r3, #4]
   6f518:	str	r2, [r3, #12]
   6f51c:	mov	r0, r4
   6f520:	bl	1ec58 <fputs@plt+0xdb90>
   6f524:	ldr	r3, [pc, #304]	; 6f65c <fputs@plt+0x5e594>
   6f528:	str	r6, [r4, #20]
   6f52c:	cmp	r5, r3
   6f530:	cmpne	r5, #7
   6f534:	bne	6f610 <fputs@plt+0x5e548>
   6f538:	mov	r0, r4
   6f53c:	bl	1a2d0 <fputs@plt+0x9208>
   6f540:	ldr	r1, [sp, #24]
   6f544:	mov	r0, r4
   6f548:	bl	1d524 <fputs@plt+0xc45c>
   6f54c:	ldr	r1, [pc, #268]	; 6f660 <fputs@plt+0x5e598>
   6f550:	mov	r0, r4
   6f554:	bl	3808c <fputs@plt+0x26fc4>
   6f558:	str	r0, [sp, #24]
   6f55c:	b	6f304 <fputs@plt+0x5e23c>
   6f560:	cmp	r5, #0
   6f564:	bne	6f4b8 <fputs@plt+0x5e3f0>
   6f568:	ldr	r1, [r6, #4]
   6f56c:	mov	r0, r4
   6f570:	bl	22af8 <fputs@plt+0x11a30>
   6f574:	cmp	r0, #0
   6f578:	str	r0, [r6, #12]
   6f57c:	moveq	r5, #7
   6f580:	beq	6f5b4 <fputs@plt+0x5e4ec>
   6f584:	ldrb	r3, [r0, #76]	; 0x4c
   6f588:	cmp	r3, #0
   6f58c:	beq	6f5b4 <fputs@plt+0x5e4ec>
   6f590:	ldrb	r2, [r0, #77]	; 0x4d
   6f594:	ldrb	r3, [r4, #66]	; 0x42
   6f598:	cmp	r2, r3
   6f59c:	beq	6f5b4 <fputs@plt+0x5e4ec>
   6f5a0:	ldr	r1, [pc, #188]	; 6f664 <fputs@plt+0x5e59c>
   6f5a4:	mov	r0, r4
   6f5a8:	bl	3808c <fputs@plt+0x26fc4>
   6f5ac:	mov	r5, #1
   6f5b0:	str	r0, [sp, #24]
   6f5b4:	ldr	r2, [r6, #4]
   6f5b8:	ldm	r2, {r2, r3}
   6f5bc:	str	r2, [r3, #4]
   6f5c0:	ldr	r0, [r3]
   6f5c4:	ldrb	r1, [r4, #71]	; 0x47
   6f5c8:	bl	15b6c <fputs@plt+0x4aa4>
   6f5cc:	ldr	r3, [r4, #16]
   6f5d0:	mvn	r1, #0
   6f5d4:	ldr	sl, [r6, #4]
   6f5d8:	ldr	r0, [r3, #4]
   6f5dc:	bl	16030 <fputs@plt+0x4f68>
   6f5e0:	mov	r1, r0
   6f5e4:	mov	r0, sl
   6f5e8:	bl	16030 <fputs@plt+0x4f68>
   6f5ec:	ldr	r2, [r6, #4]
   6f5f0:	ldr	r1, [r4, #24]
   6f5f4:	ldm	r2, {r2, r3}
   6f5f8:	and	r1, r1, #56	; 0x38
   6f5fc:	orr	r1, r1, #3
   6f600:	str	r2, [r3, #4]
   6f604:	ldr	r0, [r3]
   6f608:	bl	15848 <fputs@plt+0x4780>
   6f60c:	b	6f4b8 <fputs@plt+0x5e3f0>
   6f610:	ldr	r3, [sp, #24]
   6f614:	cmp	r3, #0
   6f618:	bne	6f304 <fputs@plt+0x5e23c>
   6f61c:	mov	r2, r8
   6f620:	ldr	r1, [pc, #64]	; 6f668 <fputs@plt+0x5e5a0>
   6f624:	b	6f35c <fputs@plt+0x5e294>
   6f628:	mov	r0, r4
   6f62c:	bl	15ba4 <fputs@plt+0x4adc>
   6f630:	add	r1, sp, #24
   6f634:	mov	r0, r4
   6f638:	bl	5e17c <fputs@plt+0x4d0b4>
   6f63c:	subs	r5, r0, #0
   6f640:	beq	6f458 <fputs@plt+0x5e390>
   6f644:	b	6f4e4 <fputs@plt+0x5e41c>
   6f648:	andeq	r8, r7, r5, lsr #18
   6f64c:	andeq	r9, r7, r7, asr #16
   6f650:	andeq	r9, r7, ip, ror #16
   6f654:	muleq	r7, r6, r8
   6f658:			; <UNDEFINED> instruction: 0x000798b4
   6f65c:	andeq	r0, r0, sl, lsl #24
   6f660:	andeq	r6, r7, r8, ror sl
   6f664:	andeq	r8, r7, ip, ror r3
   6f668:	ldrdeq	r9, [r7], -r1
   6f66c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6f670:	sub	sp, sp, #44	; 0x2c
   6f674:	mov	fp, r0
   6f678:	str	r3, [sp, #16]
   6f67c:	mov	r3, #0
   6f680:	str	r3, [r1]
   6f684:	mov	sl, r1
   6f688:	str	r2, [sp, #20]
   6f68c:	str	r3, [sp, #28]
   6f690:	str	r3, [sp, #32]
   6f694:	bl	26130 <fputs@plt+0x15068>
   6f698:	subs	r6, r0, #0
   6f69c:	bne	6f6c8 <fputs@plt+0x5e600>
   6f6a0:	ldr	r3, [sp, #20]
   6f6a4:	mov	r2, #70	; 0x46
   6f6a8:	and	r1, r3, #7
   6f6ac:	asr	r2, r2, r1
   6f6b0:	ands	r2, r2, #1
   6f6b4:	str	r2, [sp, #12]
   6f6b8:	bne	6f6d4 <fputs@plt+0x5e60c>
   6f6bc:	ldr	r0, [pc, #1116]	; 6fb20 <fputs@plt+0x5ea58>
   6f6c0:	bl	2d88c <fputs@plt+0x1c7c4>
   6f6c4:	mov	r6, r0
   6f6c8:	mov	r0, r6
   6f6cc:	add	sp, sp, #44	; 0x2c
   6f6d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6f6d4:	ldr	r5, [pc, #1096]	; 6fb24 <fputs@plt+0x5ea5c>
   6f6d8:	ldr	r2, [r5, #4]
   6f6dc:	cmp	r2, #0
   6f6e0:	beq	6f6f8 <fputs@plt+0x5e630>
   6f6e4:	tst	r3, #32768	; 0x8000
   6f6e8:	bne	6f6f8 <fputs@plt+0x5e630>
   6f6ec:	tst	r3, #65536	; 0x10000
   6f6f0:	ldreq	r6, [r5, #8]
   6f6f4:	ldrne	r6, [sp, #12]
   6f6f8:	tst	r3, #262144	; 0x40000
   6f6fc:	bicne	r3, r3, #131072	; 0x20000
   6f700:	bne	6f714 <fputs@plt+0x5e64c>
   6f704:	ldr	r2, [r5, #220]	; 0xdc
   6f708:	cmp	r2, #0
   6f70c:	beq	6f718 <fputs@plt+0x5e650>
   6f710:	orr	r3, r3, #131072	; 0x20000
   6f714:	str	r3, [sp, #20]
   6f718:	ldr	r2, [sp, #20]
   6f71c:	ldr	r3, [pc, #1028]	; 6fb28 <fputs@plt+0x5ea60>
   6f720:	mov	r0, #464	; 0x1d0
   6f724:	and	r3, r3, r2
   6f728:	mov	r1, #0
   6f72c:	str	r3, [sp, #20]
   6f730:	bl	20638 <fputs@plt+0xf570>
   6f734:	subs	r4, r0, #0
   6f738:	beq	6f90c <fputs@plt+0x5e844>
   6f73c:	cmp	r6, #0
   6f740:	movne	r3, #8
   6f744:	strne	r3, [r4, #12]
   6f748:	mov	r3, #255	; 0xff
   6f74c:	str	r3, [r4, #56]	; 0x38
   6f750:	ldr	ip, [pc, #980]	; 6fb2c <fputs@plt+0x5ea64>
   6f754:	mov	r3, #2
   6f758:	str	r3, [r4, #20]
   6f75c:	ldr	r3, [pc, #972]	; 6fb30 <fputs@plt+0x5ea68>
   6f760:	add	r2, r4, #92	; 0x5c
   6f764:	add	lr, ip, #48	; 0x30
   6f768:	str	r3, [r4, #80]	; 0x50
   6f76c:	add	r3, r4, #392	; 0x188
   6f770:	str	r3, [r4, #16]
   6f774:	mov	r3, ip
   6f778:	add	r2, r2, #8
   6f77c:	ldm	r3!, {r0, r1}
   6f780:	cmp	r3, lr
   6f784:	str	r0, [r2, #-8]
   6f788:	str	r1, [r2, #-4]
   6f78c:	mov	ip, r3
   6f790:	bne	6f774 <fputs@plt+0x5e6ac>
   6f794:	mvn	r3, #0
   6f798:	strb	r3, [r4, #72]	; 0x48
   6f79c:	ldrd	r2, [r5, #176]	; 0xb0
   6f7a0:	ldr	r9, [pc, #908]	; 6fb34 <fputs@plt+0x5ea6c>
   6f7a4:	ldr	r8, [pc, #908]	; 6fb38 <fputs@plt+0x5ea70>
   6f7a8:	strd	r2, [r4, #40]	; 0x28
   6f7ac:	mvn	r3, #-2147483648	; 0x80000000
   6f7b0:	str	r3, [r4, #140]	; 0x8c
   6f7b4:	ldr	r3, [r4, #24]
   6f7b8:	mov	r6, #0
   6f7bc:	orr	r3, r3, #9437184	; 0x900000
   6f7c0:	mov	r7, #1
   6f7c4:	orr	r3, r3, #96	; 0x60
   6f7c8:	str	r3, [r4, #24]
   6f7cc:	str	r6, [r4, #136]	; 0x88
   6f7d0:	strb	r7, [r4, #67]	; 0x43
   6f7d4:	str	r6, [r4, #76]	; 0x4c
   6f7d8:	str	r6, [r4, #372]	; 0x174
   6f7dc:	str	r6, [r4, #368]	; 0x170
   6f7e0:	str	r6, [r4, #364]	; 0x16c
   6f7e4:	str	r6, [r4, #376]	; 0x178
   6f7e8:	str	r6, [r4, #328]	; 0x148
   6f7ec:	str	r6, [r4, #324]	; 0x144
   6f7f0:	str	r6, [r4, #320]	; 0x140
   6f7f4:	str	r6, [r4, #332]	; 0x14c
   6f7f8:	mov	r3, r6
   6f7fc:	mov	r2, r7
   6f800:	mov	r1, r8
   6f804:	str	r6, [sp, #4]
   6f808:	str	r9, [sp]
   6f80c:	mov	r0, r4
   6f810:	bl	30c9c <fputs@plt+0x1fbd4>
   6f814:	mov	r3, r6
   6f818:	mov	r2, #3
   6f81c:	mov	r1, r8
   6f820:	str	r6, [sp, #4]
   6f824:	str	r9, [sp]
   6f828:	mov	r0, r4
   6f82c:	bl	30c9c <fputs@plt+0x1fbd4>
   6f830:	mov	r3, r6
   6f834:	mov	r2, #2
   6f838:	mov	r1, r8
   6f83c:	str	r6, [sp, #4]
   6f840:	str	r9, [sp]
   6f844:	mov	r0, r4
   6f848:	bl	30c9c <fputs@plt+0x1fbd4>
   6f84c:	ldr	r3, [pc, #744]	; 6fb3c <fputs@plt+0x5ea74>
   6f850:	mov	r2, r7
   6f854:	str	r3, [sp]
   6f858:	ldr	r1, [pc, #736]	; 6fb40 <fputs@plt+0x5ea78>
   6f85c:	mov	r3, r6
   6f860:	str	r6, [sp, #4]
   6f864:	mov	r0, r4
   6f868:	bl	30c9c <fputs@plt+0x1fbd4>
   6f86c:	mov	r3, r7
   6f870:	str	r6, [sp, #4]
   6f874:	str	r9, [sp]
   6f878:	mov	r2, r7
   6f87c:	ldr	r1, [pc, #704]	; 6fb44 <fputs@plt+0x5ea7c>
   6f880:	mov	r0, r4
   6f884:	bl	30c9c <fputs@plt+0x1fbd4>
   6f888:	ldrb	r3, [r4, #69]	; 0x45
   6f88c:	cmp	r3, r6
   6f890:	bne	6f90c <fputs@plt+0x5e844>
   6f894:	mov	r2, r8
   6f898:	mov	r1, r7
   6f89c:	mov	r0, r4
   6f8a0:	bl	1fa80 <fputs@plt+0xe9b8>
   6f8a4:	add	r2, sp, #40	; 0x28
   6f8a8:	mov	r1, fp
   6f8ac:	ldr	r3, [r2, #-20]!	; 0xffffffec
   6f8b0:	str	r3, [r4, #48]	; 0x30
   6f8b4:	add	r3, sp, #32
   6f8b8:	str	r0, [r4, #8]
   6f8bc:	str	r3, [sp, #4]
   6f8c0:	add	r3, sp, #28
   6f8c4:	str	r3, [sp]
   6f8c8:	ldr	r0, [sp, #16]
   6f8cc:	mov	r3, r4
   6f8d0:	bl	3a708 <fputs@plt+0x29640>
   6f8d4:	subs	r1, r0, #0
   6f8d8:	beq	6f940 <fputs@plt+0x5e878>
   6f8dc:	cmp	r1, #7
   6f8e0:	bne	6f8ec <fputs@plt+0x5e824>
   6f8e4:	mov	r0, r4
   6f8e8:	bl	1a2d0 <fputs@plt+0x9208>
   6f8ec:	ldr	r3, [sp, #32]
   6f8f0:	ldr	r2, [pc, #592]	; 6fb48 <fputs@plt+0x5ea80>
   6f8f4:	cmp	r3, #0
   6f8f8:	mov	r0, r4
   6f8fc:	moveq	r2, #0
   6f900:	bl	309d4 <fputs@plt+0x1f90c>
   6f904:	ldr	r0, [sp, #32]
   6f908:	bl	1a014 <fputs@plt+0x8f4c>
   6f90c:	mov	r0, r4
   6f910:	bl	48aa0 <fputs@plt+0x379d8>
   6f914:	cmp	r0, #7
   6f918:	mov	r6, r0
   6f91c:	bne	6fb00 <fputs@plt+0x5ea38>
   6f920:	mov	r0, r4
   6f924:	bl	485f0 <fputs@plt+0x37528>
   6f928:	mov	r4, #0
   6f92c:	str	r4, [sl]
   6f930:	ldr	r0, [sp, #28]
   6f934:	bl	1a014 <fputs@plt+0x8f4c>
   6f938:	uxtb	r6, r6
   6f93c:	b	6f6c8 <fputs@plt+0x5e600>
   6f940:	ldr	r2, [sp, #20]
   6f944:	ldr	r3, [r4, #16]
   6f948:	orr	r2, r2, #256	; 0x100
   6f94c:	add	r3, r3, #4
   6f950:	stm	sp, {r1, r2}
   6f954:	ldr	r1, [sp, #28]
   6f958:	mov	r2, r4
   6f95c:	ldr	r0, [r4]
   6f960:	bl	49dbc <fputs@plt+0x38cf4>
   6f964:	subs	r1, r0, #0
   6f968:	beq	6f984 <fputs@plt+0x5e8bc>
   6f96c:	ldr	r3, [pc, #472]	; 6fb4c <fputs@plt+0x5ea84>
   6f970:	mov	r0, r4
   6f974:	cmp	r1, r3
   6f978:	moveq	r1, #7
   6f97c:	bl	23e7c <fputs@plt+0x12db4>
   6f980:	b	6f90c <fputs@plt+0x5e844>
   6f984:	ldr	r6, [r4, #16]
   6f988:	mov	r0, r4
   6f98c:	ldr	r1, [r6, #4]
   6f990:	ldm	r1, {r2, r3}
   6f994:	str	r2, [r3, #4]
   6f998:	bl	22af8 <fputs@plt+0x11a30>
   6f99c:	mov	r1, #0
   6f9a0:	str	r0, [r6, #12]
   6f9a4:	ldrb	r3, [r4, #69]	; 0x45
   6f9a8:	ldr	r6, [r4, #16]
   6f9ac:	mov	r0, r4
   6f9b0:	cmp	r3, #0
   6f9b4:	ldreq	r3, [r6, #12]
   6f9b8:	ldrbeq	r3, [r3, #77]	; 0x4d
   6f9bc:	strbeq	r3, [r4, #66]	; 0x42
   6f9c0:	bl	22af8 <fputs@plt+0x11a30>
   6f9c4:	ldr	r3, [r4, #16]
   6f9c8:	ldr	r2, [pc, #384]	; 6fb50 <fputs@plt+0x5ea88>
   6f9cc:	str	r0, [r6, #28]
   6f9d0:	str	r2, [r3]
   6f9d4:	mov	r2, #3
   6f9d8:	strb	r2, [r3, #8]
   6f9dc:	ldr	r3, [r4, #16]
   6f9e0:	ldr	r2, [pc, #364]	; 6fb54 <fputs@plt+0x5ea8c>
   6f9e4:	str	r2, [r3, #16]
   6f9e8:	mov	r2, #1
   6f9ec:	strb	r2, [r3, #24]
   6f9f0:	ldrb	r1, [r4, #69]	; 0x45
   6f9f4:	ldr	r3, [pc, #348]	; 6fb58 <fputs@plt+0x5ea90>
   6f9f8:	cmp	r1, #0
   6f9fc:	str	r3, [r4, #80]	; 0x50
   6fa00:	bne	6f90c <fputs@plt+0x5e844>
   6fa04:	mov	r0, r4
   6fa08:	bl	23e7c <fputs@plt+0x12db4>
   6fa0c:	mov	r2, #2
   6fa10:	ldr	r1, [pc, #324]	; 6fb5c <fputs@plt+0x5ea94>
   6fa14:	mov	r0, r4
   6fa18:	bl	487ec <fputs@plt+0x37724>
   6fa1c:	cmp	r0, #7
   6fa20:	bne	6fa2c <fputs@plt+0x5e964>
   6fa24:	mov	r0, r4
   6fa28:	bl	1a2d0 <fputs@plt+0x9208>
   6fa2c:	mov	r0, r4
   6fa30:	bl	48aa0 <fputs@plt+0x379d8>
   6fa34:	subs	r6, r0, #0
   6fa38:	bne	6fb10 <fputs@plt+0x5ea48>
   6fa3c:	ldr	r7, [pc, #284]	; 6fb60 <fputs@plt+0x5ea98>
   6fa40:	ldr	r3, [r7, #340]	; 0x154
   6fa44:	cmp	r3, #0
   6fa48:	movne	r8, r6
   6fa4c:	movne	fp, r6
   6fa50:	bne	6fa94 <fputs@plt+0x5e9cc>
   6fa54:	mov	r0, r4
   6fa58:	bl	48aa0 <fputs@plt+0x379d8>
   6fa5c:	cmp	r0, #0
   6fa60:	bne	6f90c <fputs@plt+0x5e844>
   6fa64:	ldr	r1, [r4, #264]	; 0x108
   6fa68:	cmp	r1, #0
   6fa6c:	bne	6fa80 <fputs@plt+0x5e9b8>
   6fa70:	ldr	r3, [r5, #32]
   6fa74:	ldr	r2, [r5, #28]
   6fa78:	mov	r0, r4
   6fa7c:	bl	20eb0 <fputs@plt+0xfde8>
   6fa80:	ldr	r3, [pc, #220]	; 6fb64 <fputs@plt+0x5ea9c>
   6fa84:	str	r3, [r4, #220]	; 0xdc
   6fa88:	mov	r3, #1000	; 0x3e8
   6fa8c:	str	r3, [r4, #224]	; 0xe0
   6fa90:	b	6f90c <fputs@plt+0x5e844>
   6fa94:	ldr	r3, [r7, #340]	; 0x154
   6fa98:	cmp	r3, r8
   6fa9c:	movls	r3, fp
   6faa0:	ldrhi	r3, [r7, #344]	; 0x158
   6faa4:	ldrhi	r9, [sp, #12]
   6faa8:	movls	r9, r6
   6faac:	ldrhi	r3, [r3, r8, lsl #2]
   6fab0:	str	fp, [sp, #36]	; 0x24
   6fab4:	cmp	r3, #0
   6fab8:	beq	6fae8 <fputs@plt+0x5ea20>
   6fabc:	add	r1, sp, #36	; 0x24
   6fac0:	ldr	r2, [pc, #160]	; 6fb68 <fputs@plt+0x5eaa0>
   6fac4:	mov	r0, r4
   6fac8:	blx	r3
   6facc:	subs	r1, r0, #0
   6fad0:	beq	6fae8 <fputs@plt+0x5ea20>
   6fad4:	ldr	r3, [sp, #36]	; 0x24
   6fad8:	ldr	r2, [pc, #140]	; 6fb6c <fputs@plt+0x5eaa4>
   6fadc:	mov	r0, r4
   6fae0:	bl	309d4 <fputs@plt+0x1f90c>
   6fae4:	mov	r9, r6
   6fae8:	ldr	r0, [sp, #36]	; 0x24
   6faec:	bl	1a014 <fputs@plt+0x8f4c>
   6faf0:	cmp	r9, #0
   6faf4:	add	r8, r8, #1
   6faf8:	bne	6fa94 <fputs@plt+0x5e9cc>
   6fafc:	b	6fa54 <fputs@plt+0x5e98c>
   6fb00:	cmp	r0, #0
   6fb04:	ldrne	r3, [pc, #100]	; 6fb70 <fputs@plt+0x5eaa8>
   6fb08:	strne	r3, [r4, #80]	; 0x50
   6fb0c:	b	6f92c <fputs@plt+0x5e864>
   6fb10:	mov	r1, r6
   6fb14:	mov	r0, r4
   6fb18:	bl	23e7c <fputs@plt+0x12db4>
   6fb1c:	b	6fa64 <fputs@plt+0x5e99c>
   6fb20:	strdeq	r1, [r2], -r7
   6fb24:	andeq	fp, r8, r0, lsr #2
   6fb28:			; <UNDEFINED> instruction: 0xfff600e7
   6fb2c:	andeq	r3, r7, r8, asr #19
   6fb30:			; <UNDEFINED> instruction: 0xf03b7906
   6fb34:	andeq	r2, r2, r0, lsl #18
   6fb38:	andeq	r3, r7, fp, lsr #17
   6fb3c:	andeq	r5, r2, ip, asr r1
   6fb40:	andeq	r7, r7, r5, asr #20
   6fb44:	andeq	r9, r7, sp, ror #17
   6fb48:	andeq	r6, r7, r2, ror #10
   6fb4c:	andeq	r0, r0, sl, lsl #24
   6fb50:	strdeq	r9, [r7], -r3
   6fb54:	andeq	r6, r7, r4, asr #6
   6fb58:	mlage	r9, r7, r6, sl
   6fb5c:	strdeq	r9, [r7], -r8
   6fb60:	andeq	r1, r9, r0, lsr #15
   6fb64:	andeq	r8, r4, r4, asr r9
   6fb68:	andeq	r5, r7, r4, asr #30
   6fb6c:	strdeq	r9, [r7], -lr
   6fb70:	blmi	1e345b8 <stderr@@GLIBC_2.4+0x1da8868>
   6fb74:	mov	r3, #0
   6fb78:	mov	r2, #6
   6fb7c:	b	6f66c <fputs@plt+0x5e5a4>
   6fb80:	b	6f66c <fputs@plt+0x5e5a4>
   6fb84:	mov	r3, #0
   6fb88:	push	{r4, r5, r6, r7, r8, lr}
   6fb8c:	mov	r5, r0
   6fb90:	str	r3, [r1]
   6fb94:	mov	r6, r1
   6fb98:	bl	26130 <fputs@plt+0x15068>
   6fb9c:	subs	r4, r0, #0
   6fba0:	bne	6fc24 <fputs@plt+0x5eb5c>
   6fba4:	ldr	r3, [pc, #128]	; 6fc2c <fputs@plt+0x5eb64>
   6fba8:	cmp	r5, #0
   6fbac:	moveq	r5, r3
   6fbb0:	bl	1fa00 <fputs@plt+0xe938>
   6fbb4:	mov	r3, r4
   6fbb8:	mov	r2, #2
   6fbbc:	mov	r1, r5
   6fbc0:	mov	r7, r0
   6fbc4:	bl	27940 <fputs@plt+0x16878>
   6fbc8:	mov	r1, #1
   6fbcc:	mov	r0, r7
   6fbd0:	bl	2b288 <fputs@plt+0x1a1c0>
   6fbd4:	cmp	r0, #0
   6fbd8:	moveq	r4, #7
   6fbdc:	beq	6fc18 <fputs@plt+0x5eb50>
   6fbe0:	mov	r3, r4
   6fbe4:	mov	r2, #6
   6fbe8:	mov	r1, r6
   6fbec:	bl	6f66c <fputs@plt+0x5e5a4>
   6fbf0:	subs	r4, r0, #0
   6fbf4:	bne	6fc18 <fputs@plt+0x5eb50>
   6fbf8:	ldr	r1, [r6]
   6fbfc:	ldr	r3, [r1, #16]
   6fc00:	ldr	r3, [r3, #12]
   6fc04:	ldrh	r2, [r3, #78]	; 0x4e
   6fc08:	tst	r2, #1
   6fc0c:	moveq	r2, #2
   6fc10:	strbeq	r2, [r1, #66]	; 0x42
   6fc14:	strbeq	r2, [r3, #77]	; 0x4d
   6fc18:	mov	r0, r7
   6fc1c:	bl	23cfc <fputs@plt+0x12c34>
   6fc20:	uxtb	r4, r4
   6fc24:	mov	r0, r4
   6fc28:	pop	{r4, r5, r6, r7, r8, pc}
   6fc2c:	muleq	r7, ip, r2
   6fc30:	push	{r0, r1, r2, r4, r5, lr}
   6fc34:	mov	r5, r2
   6fc38:	mov	r4, r3
   6fc3c:	bl	49218 <fputs@plt+0x38150>
   6fc40:	cmp	r0, #0
   6fc44:	bne	6fc58 <fputs@plt+0x5eb90>
   6fc48:	mov	r0, r5
   6fc4c:	mov	r1, r4
   6fc50:	add	sp, sp, #12
   6fc54:	pop	{r4, r5, pc}
   6fc58:	mov	r1, sp
   6fc5c:	bl	1c834 <fputs@plt+0xb76c>
   6fc60:	cmp	r0, #0
   6fc64:	bne	6fc48 <fputs@plt+0x5eb80>
   6fc68:	ldm	sp, {r0, r1}
   6fc6c:	b	6fc50 <fputs@plt+0x5eb88>
   6fc70:	push	{r4, lr}
   6fc74:	bl	18338 <fputs@plt+0x7270>
   6fc78:	cmp	r0, #0
   6fc7c:	popeq	{r4, pc}
   6fc80:	ldr	r3, [r0, #4]
   6fc84:	ldr	r3, [r3]
   6fc88:	ldrb	r2, [r3, #16]
   6fc8c:	cmp	r2, #0
   6fc90:	ldreq	r0, [r3, #176]	; 0xb0
   6fc94:	ldrne	r0, [pc]	; 6fc9c <fputs@plt+0x5ebd4>
   6fc98:	pop	{r4, pc}
   6fc9c:	andeq	r8, r7, r5, lsr #18
   6fca0:	push	{r4, lr}
   6fca4:	bl	18338 <fputs@plt+0x7270>
   6fca8:	cmp	r0, #0
   6fcac:	ldrne	r3, [r0, #4]
   6fcb0:	ldrhne	r0, [r3, #22]
   6fcb4:	andne	r0, r0, #1
   6fcb8:	mvneq	r0, #0
   6fcbc:	pop	{r4, pc}
   6fcc0:	subs	r2, r1, #1
   6fcc4:	bxeq	lr
   6fcc8:	bcc	6fea0 <fputs@plt+0x5edd8>
   6fccc:	cmp	r0, r1
   6fcd0:	bls	6fe84 <fputs@plt+0x5edbc>
   6fcd4:	tst	r1, r2
   6fcd8:	beq	6fe90 <fputs@plt+0x5edc8>
   6fcdc:	clz	r3, r0
   6fce0:	clz	r2, r1
   6fce4:	sub	r3, r2, r3
   6fce8:	rsbs	r3, r3, #31
   6fcec:	addne	r3, r3, r3, lsl #1
   6fcf0:	mov	r2, #0
   6fcf4:	addne	pc, pc, r3, lsl #2
   6fcf8:	nop			; (mov r0, r0)
   6fcfc:	cmp	r0, r1, lsl #31
   6fd00:	adc	r2, r2, r2
   6fd04:	subcs	r0, r0, r1, lsl #31
   6fd08:	cmp	r0, r1, lsl #30
   6fd0c:	adc	r2, r2, r2
   6fd10:	subcs	r0, r0, r1, lsl #30
   6fd14:	cmp	r0, r1, lsl #29
   6fd18:	adc	r2, r2, r2
   6fd1c:	subcs	r0, r0, r1, lsl #29
   6fd20:	cmp	r0, r1, lsl #28
   6fd24:	adc	r2, r2, r2
   6fd28:	subcs	r0, r0, r1, lsl #28
   6fd2c:	cmp	r0, r1, lsl #27
   6fd30:	adc	r2, r2, r2
   6fd34:	subcs	r0, r0, r1, lsl #27
   6fd38:	cmp	r0, r1, lsl #26
   6fd3c:	adc	r2, r2, r2
   6fd40:	subcs	r0, r0, r1, lsl #26
   6fd44:	cmp	r0, r1, lsl #25
   6fd48:	adc	r2, r2, r2
   6fd4c:	subcs	r0, r0, r1, lsl #25
   6fd50:	cmp	r0, r1, lsl #24
   6fd54:	adc	r2, r2, r2
   6fd58:	subcs	r0, r0, r1, lsl #24
   6fd5c:	cmp	r0, r1, lsl #23
   6fd60:	adc	r2, r2, r2
   6fd64:	subcs	r0, r0, r1, lsl #23
   6fd68:	cmp	r0, r1, lsl #22
   6fd6c:	adc	r2, r2, r2
   6fd70:	subcs	r0, r0, r1, lsl #22
   6fd74:	cmp	r0, r1, lsl #21
   6fd78:	adc	r2, r2, r2
   6fd7c:	subcs	r0, r0, r1, lsl #21
   6fd80:	cmp	r0, r1, lsl #20
   6fd84:	adc	r2, r2, r2
   6fd88:	subcs	r0, r0, r1, lsl #20
   6fd8c:	cmp	r0, r1, lsl #19
   6fd90:	adc	r2, r2, r2
   6fd94:	subcs	r0, r0, r1, lsl #19
   6fd98:	cmp	r0, r1, lsl #18
   6fd9c:	adc	r2, r2, r2
   6fda0:	subcs	r0, r0, r1, lsl #18
   6fda4:	cmp	r0, r1, lsl #17
   6fda8:	adc	r2, r2, r2
   6fdac:	subcs	r0, r0, r1, lsl #17
   6fdb0:	cmp	r0, r1, lsl #16
   6fdb4:	adc	r2, r2, r2
   6fdb8:	subcs	r0, r0, r1, lsl #16
   6fdbc:	cmp	r0, r1, lsl #15
   6fdc0:	adc	r2, r2, r2
   6fdc4:	subcs	r0, r0, r1, lsl #15
   6fdc8:	cmp	r0, r1, lsl #14
   6fdcc:	adc	r2, r2, r2
   6fdd0:	subcs	r0, r0, r1, lsl #14
   6fdd4:	cmp	r0, r1, lsl #13
   6fdd8:	adc	r2, r2, r2
   6fddc:	subcs	r0, r0, r1, lsl #13
   6fde0:	cmp	r0, r1, lsl #12
   6fde4:	adc	r2, r2, r2
   6fde8:	subcs	r0, r0, r1, lsl #12
   6fdec:	cmp	r0, r1, lsl #11
   6fdf0:	adc	r2, r2, r2
   6fdf4:	subcs	r0, r0, r1, lsl #11
   6fdf8:	cmp	r0, r1, lsl #10
   6fdfc:	adc	r2, r2, r2
   6fe00:	subcs	r0, r0, r1, lsl #10
   6fe04:	cmp	r0, r1, lsl #9
   6fe08:	adc	r2, r2, r2
   6fe0c:	subcs	r0, r0, r1, lsl #9
   6fe10:	cmp	r0, r1, lsl #8
   6fe14:	adc	r2, r2, r2
   6fe18:	subcs	r0, r0, r1, lsl #8
   6fe1c:	cmp	r0, r1, lsl #7
   6fe20:	adc	r2, r2, r2
   6fe24:	subcs	r0, r0, r1, lsl #7
   6fe28:	cmp	r0, r1, lsl #6
   6fe2c:	adc	r2, r2, r2
   6fe30:	subcs	r0, r0, r1, lsl #6
   6fe34:	cmp	r0, r1, lsl #5
   6fe38:	adc	r2, r2, r2
   6fe3c:	subcs	r0, r0, r1, lsl #5
   6fe40:	cmp	r0, r1, lsl #4
   6fe44:	adc	r2, r2, r2
   6fe48:	subcs	r0, r0, r1, lsl #4
   6fe4c:	cmp	r0, r1, lsl #3
   6fe50:	adc	r2, r2, r2
   6fe54:	subcs	r0, r0, r1, lsl #3
   6fe58:	cmp	r0, r1, lsl #2
   6fe5c:	adc	r2, r2, r2
   6fe60:	subcs	r0, r0, r1, lsl #2
   6fe64:	cmp	r0, r1, lsl #1
   6fe68:	adc	r2, r2, r2
   6fe6c:	subcs	r0, r0, r1, lsl #1
   6fe70:	cmp	r0, r1
   6fe74:	adc	r2, r2, r2
   6fe78:	subcs	r0, r0, r1
   6fe7c:	mov	r0, r2
   6fe80:	bx	lr
   6fe84:	moveq	r0, #1
   6fe88:	movne	r0, #0
   6fe8c:	bx	lr
   6fe90:	clz	r2, r1
   6fe94:	rsb	r2, r2, #31
   6fe98:	lsr	r0, r0, r2
   6fe9c:	bx	lr
   6fea0:	cmp	r0, #0
   6fea4:	mvnne	r0, #0
   6fea8:	b	7060c <fputs@plt+0x5f544>
   6feac:	cmp	r1, #0
   6feb0:	beq	6fea0 <fputs@plt+0x5edd8>
   6feb4:	push	{r0, r1, lr}
   6feb8:	bl	6fcc0 <fputs@plt+0x5ebf8>
   6febc:	pop	{r1, r2, lr}
   6fec0:	mul	r3, r2, r0
   6fec4:	sub	r1, r1, r3
   6fec8:	bx	lr
   6fecc:	cmp	r1, #0
   6fed0:	beq	700dc <fputs@plt+0x5f014>
   6fed4:	eor	ip, r0, r1
   6fed8:	rsbmi	r1, r1, #0
   6fedc:	subs	r2, r1, #1
   6fee0:	beq	700a8 <fputs@plt+0x5efe0>
   6fee4:	movs	r3, r0
   6fee8:	rsbmi	r3, r0, #0
   6feec:	cmp	r3, r1
   6fef0:	bls	700b4 <fputs@plt+0x5efec>
   6fef4:	tst	r1, r2
   6fef8:	beq	700c4 <fputs@plt+0x5effc>
   6fefc:	clz	r2, r3
   6ff00:	clz	r0, r1
   6ff04:	sub	r2, r0, r2
   6ff08:	rsbs	r2, r2, #31
   6ff0c:	addne	r2, r2, r2, lsl #1
   6ff10:	mov	r0, #0
   6ff14:	addne	pc, pc, r2, lsl #2
   6ff18:	nop			; (mov r0, r0)
   6ff1c:	cmp	r3, r1, lsl #31
   6ff20:	adc	r0, r0, r0
   6ff24:	subcs	r3, r3, r1, lsl #31
   6ff28:	cmp	r3, r1, lsl #30
   6ff2c:	adc	r0, r0, r0
   6ff30:	subcs	r3, r3, r1, lsl #30
   6ff34:	cmp	r3, r1, lsl #29
   6ff38:	adc	r0, r0, r0
   6ff3c:	subcs	r3, r3, r1, lsl #29
   6ff40:	cmp	r3, r1, lsl #28
   6ff44:	adc	r0, r0, r0
   6ff48:	subcs	r3, r3, r1, lsl #28
   6ff4c:	cmp	r3, r1, lsl #27
   6ff50:	adc	r0, r0, r0
   6ff54:	subcs	r3, r3, r1, lsl #27
   6ff58:	cmp	r3, r1, lsl #26
   6ff5c:	adc	r0, r0, r0
   6ff60:	subcs	r3, r3, r1, lsl #26
   6ff64:	cmp	r3, r1, lsl #25
   6ff68:	adc	r0, r0, r0
   6ff6c:	subcs	r3, r3, r1, lsl #25
   6ff70:	cmp	r3, r1, lsl #24
   6ff74:	adc	r0, r0, r0
   6ff78:	subcs	r3, r3, r1, lsl #24
   6ff7c:	cmp	r3, r1, lsl #23
   6ff80:	adc	r0, r0, r0
   6ff84:	subcs	r3, r3, r1, lsl #23
   6ff88:	cmp	r3, r1, lsl #22
   6ff8c:	adc	r0, r0, r0
   6ff90:	subcs	r3, r3, r1, lsl #22
   6ff94:	cmp	r3, r1, lsl #21
   6ff98:	adc	r0, r0, r0
   6ff9c:	subcs	r3, r3, r1, lsl #21
   6ffa0:	cmp	r3, r1, lsl #20
   6ffa4:	adc	r0, r0, r0
   6ffa8:	subcs	r3, r3, r1, lsl #20
   6ffac:	cmp	r3, r1, lsl #19
   6ffb0:	adc	r0, r0, r0
   6ffb4:	subcs	r3, r3, r1, lsl #19
   6ffb8:	cmp	r3, r1, lsl #18
   6ffbc:	adc	r0, r0, r0
   6ffc0:	subcs	r3, r3, r1, lsl #18
   6ffc4:	cmp	r3, r1, lsl #17
   6ffc8:	adc	r0, r0, r0
   6ffcc:	subcs	r3, r3, r1, lsl #17
   6ffd0:	cmp	r3, r1, lsl #16
   6ffd4:	adc	r0, r0, r0
   6ffd8:	subcs	r3, r3, r1, lsl #16
   6ffdc:	cmp	r3, r1, lsl #15
   6ffe0:	adc	r0, r0, r0
   6ffe4:	subcs	r3, r3, r1, lsl #15
   6ffe8:	cmp	r3, r1, lsl #14
   6ffec:	adc	r0, r0, r0
   6fff0:	subcs	r3, r3, r1, lsl #14
   6fff4:	cmp	r3, r1, lsl #13
   6fff8:	adc	r0, r0, r0
   6fffc:	subcs	r3, r3, r1, lsl #13
   70000:	cmp	r3, r1, lsl #12
   70004:	adc	r0, r0, r0
   70008:	subcs	r3, r3, r1, lsl #12
   7000c:	cmp	r3, r1, lsl #11
   70010:	adc	r0, r0, r0
   70014:	subcs	r3, r3, r1, lsl #11
   70018:	cmp	r3, r1, lsl #10
   7001c:	adc	r0, r0, r0
   70020:	subcs	r3, r3, r1, lsl #10
   70024:	cmp	r3, r1, lsl #9
   70028:	adc	r0, r0, r0
   7002c:	subcs	r3, r3, r1, lsl #9
   70030:	cmp	r3, r1, lsl #8
   70034:	adc	r0, r0, r0
   70038:	subcs	r3, r3, r1, lsl #8
   7003c:	cmp	r3, r1, lsl #7
   70040:	adc	r0, r0, r0
   70044:	subcs	r3, r3, r1, lsl #7
   70048:	cmp	r3, r1, lsl #6
   7004c:	adc	r0, r0, r0
   70050:	subcs	r3, r3, r1, lsl #6
   70054:	cmp	r3, r1, lsl #5
   70058:	adc	r0, r0, r0
   7005c:	subcs	r3, r3, r1, lsl #5
   70060:	cmp	r3, r1, lsl #4
   70064:	adc	r0, r0, r0
   70068:	subcs	r3, r3, r1, lsl #4
   7006c:	cmp	r3, r1, lsl #3
   70070:	adc	r0, r0, r0
   70074:	subcs	r3, r3, r1, lsl #3
   70078:	cmp	r3, r1, lsl #2
   7007c:	adc	r0, r0, r0
   70080:	subcs	r3, r3, r1, lsl #2
   70084:	cmp	r3, r1, lsl #1
   70088:	adc	r0, r0, r0
   7008c:	subcs	r3, r3, r1, lsl #1
   70090:	cmp	r3, r1
   70094:	adc	r0, r0, r0
   70098:	subcs	r3, r3, r1
   7009c:	cmp	ip, #0
   700a0:	rsbmi	r0, r0, #0
   700a4:	bx	lr
   700a8:	teq	ip, r0
   700ac:	rsbmi	r0, r0, #0
   700b0:	bx	lr
   700b4:	movcc	r0, #0
   700b8:	asreq	r0, ip, #31
   700bc:	orreq	r0, r0, #1
   700c0:	bx	lr
   700c4:	clz	r2, r1
   700c8:	rsb	r2, r2, #31
   700cc:	cmp	ip, #0
   700d0:	lsr	r0, r3, r2
   700d4:	rsbmi	r0, r0, #0
   700d8:	bx	lr
   700dc:	cmp	r0, #0
   700e0:	mvngt	r0, #-2147483648	; 0x80000000
   700e4:	movlt	r0, #-2147483648	; 0x80000000
   700e8:	b	7060c <fputs@plt+0x5f544>
   700ec:	cmp	r1, #0
   700f0:	beq	700dc <fputs@plt+0x5f014>
   700f4:	push	{r0, r1, lr}
   700f8:	bl	6fed4 <fputs@plt+0x5ee0c>
   700fc:	pop	{r1, r2, lr}
   70100:	mul	r3, r2, r0
   70104:	sub	r1, r1, r3
   70108:	bx	lr
   7010c:	subs	r3, r2, #32
   70110:	rsb	ip, r2, #32
   70114:	lsrmi	r0, r0, r2
   70118:	lsrpl	r0, r1, r3
   7011c:	orrmi	r0, r0, r1, lsl ip
   70120:	lsr	r1, r1, r2
   70124:	bx	lr
   70128:	subs	r3, r2, #32
   7012c:	rsb	ip, r2, #32
   70130:	lslmi	r1, r1, r2
   70134:	lslpl	r1, r0, r3
   70138:	orrmi	r1, r1, r0, lsr ip
   7013c:	lsl	r0, r0, r2
   70140:	bx	lr
   70144:	eor	r1, r1, #-2147483648	; 0x80000000
   70148:	b	70150 <fputs@plt+0x5f088>
   7014c:	eor	r3, r3, #-2147483648	; 0x80000000
   70150:	push	{r4, r5, lr}
   70154:	lsl	r4, r1, #1
   70158:	lsl	r5, r3, #1
   7015c:	teq	r4, r5
   70160:	teqeq	r0, r2
   70164:	orrsne	ip, r4, r0
   70168:	orrsne	ip, r5, r2
   7016c:	mvnsne	ip, r4, asr #21
   70170:	mvnsne	ip, r5, asr #21
   70174:	beq	70360 <fputs@plt+0x5f298>
   70178:	lsr	r4, r4, #21
   7017c:	rsbs	r5, r4, r5, lsr #21
   70180:	rsblt	r5, r5, #0
   70184:	ble	701a4 <fputs@plt+0x5f0dc>
   70188:	add	r4, r4, r5
   7018c:	eor	r2, r0, r2
   70190:	eor	r3, r1, r3
   70194:	eor	r0, r2, r0
   70198:	eor	r1, r3, r1
   7019c:	eor	r2, r0, r2
   701a0:	eor	r3, r1, r3
   701a4:	cmp	r5, #54	; 0x36
   701a8:	pophi	{r4, r5, pc}
   701ac:	tst	r1, #-2147483648	; 0x80000000
   701b0:	lsl	r1, r1, #12
   701b4:	mov	ip, #1048576	; 0x100000
   701b8:	orr	r1, ip, r1, lsr #12
   701bc:	beq	701c8 <fputs@plt+0x5f100>
   701c0:	rsbs	r0, r0, #0
   701c4:	rsc	r1, r1, #0
   701c8:	tst	r3, #-2147483648	; 0x80000000
   701cc:	lsl	r3, r3, #12
   701d0:	orr	r3, ip, r3, lsr #12
   701d4:	beq	701e0 <fputs@plt+0x5f118>
   701d8:	rsbs	r2, r2, #0
   701dc:	rsc	r3, r3, #0
   701e0:	teq	r4, r5
   701e4:	beq	70348 <fputs@plt+0x5f280>
   701e8:	sub	r4, r4, #1
   701ec:	rsbs	lr, r5, #32
   701f0:	blt	7020c <fputs@plt+0x5f144>
   701f4:	lsl	ip, r2, lr
   701f8:	adds	r0, r0, r2, lsr r5
   701fc:	adc	r1, r1, #0
   70200:	adds	r0, r0, r3, lsl lr
   70204:	adcs	r1, r1, r3, asr r5
   70208:	b	70228 <fputs@plt+0x5f160>
   7020c:	sub	r5, r5, #32
   70210:	add	lr, lr, #32
   70214:	cmp	r2, #1
   70218:	lsl	ip, r3, lr
   7021c:	orrcs	ip, ip, #2
   70220:	adds	r0, r0, r3, asr r5
   70224:	adcs	r1, r1, r3, asr #31
   70228:	and	r5, r1, #-2147483648	; 0x80000000
   7022c:	bpl	7023c <fputs@plt+0x5f174>
   70230:	rsbs	ip, ip, #0
   70234:	rscs	r0, r0, #0
   70238:	rsc	r1, r1, #0
   7023c:	cmp	r1, #1048576	; 0x100000
   70240:	bcc	70280 <fputs@plt+0x5f1b8>
   70244:	cmp	r1, #2097152	; 0x200000
   70248:	bcc	70268 <fputs@plt+0x5f1a0>
   7024c:	lsrs	r1, r1, #1
   70250:	rrxs	r0, r0
   70254:	rrx	ip, ip
   70258:	add	r4, r4, #1
   7025c:	lsl	r2, r4, #21
   70260:	cmn	r2, #4194304	; 0x400000
   70264:	bcs	703c0 <fputs@plt+0x5f2f8>
   70268:	cmp	ip, #-2147483648	; 0x80000000
   7026c:	lsrseq	ip, r0, #1
   70270:	adcs	r0, r0, #0
   70274:	adc	r1, r1, r4, lsl #20
   70278:	orr	r1, r1, r5
   7027c:	pop	{r4, r5, pc}
   70280:	lsls	ip, ip, #1
   70284:	adcs	r0, r0, r0
   70288:	adc	r1, r1, r1
   7028c:	tst	r1, #1048576	; 0x100000
   70290:	sub	r4, r4, #1
   70294:	bne	70268 <fputs@plt+0x5f1a0>
   70298:	teq	r1, #0
   7029c:	moveq	r1, r0
   702a0:	moveq	r0, #0
   702a4:	clz	r3, r1
   702a8:	addeq	r3, r3, #32
   702ac:	sub	r3, r3, #11
   702b0:	subs	r2, r3, #32
   702b4:	bge	702d8 <fputs@plt+0x5f210>
   702b8:	adds	r2, r2, #12
   702bc:	ble	702d4 <fputs@plt+0x5f20c>
   702c0:	add	ip, r2, #20
   702c4:	rsb	r2, r2, #12
   702c8:	lsl	r0, r1, ip
   702cc:	lsr	r1, r1, r2
   702d0:	b	702e8 <fputs@plt+0x5f220>
   702d4:	add	r2, r2, #20
   702d8:	rsble	ip, r2, #32
   702dc:	lsl	r1, r1, r2
   702e0:	orrle	r1, r1, r0, lsr ip
   702e4:	lslle	r0, r0, r2
   702e8:	subs	r4, r4, r3
   702ec:	addge	r1, r1, r4, lsl #20
   702f0:	orrge	r1, r1, r5
   702f4:	popge	{r4, r5, pc}
   702f8:	mvn	r4, r4
   702fc:	subs	r4, r4, #31
   70300:	bge	7033c <fputs@plt+0x5f274>
   70304:	adds	r4, r4, #12
   70308:	bgt	70324 <fputs@plt+0x5f25c>
   7030c:	add	r4, r4, #20
   70310:	rsb	r2, r4, #32
   70314:	lsr	r0, r0, r4
   70318:	orr	r0, r0, r1, lsl r2
   7031c:	orr	r1, r5, r1, lsr r4
   70320:	pop	{r4, r5, pc}
   70324:	rsb	r4, r4, #12
   70328:	rsb	r2, r4, #32
   7032c:	lsr	r0, r0, r2
   70330:	orr	r0, r0, r1, lsl r4
   70334:	mov	r1, r5
   70338:	pop	{r4, r5, pc}
   7033c:	lsr	r0, r1, r4
   70340:	mov	r1, r5
   70344:	pop	{r4, r5, pc}
   70348:	teq	r4, #0
   7034c:	eor	r3, r3, #1048576	; 0x100000
   70350:	eoreq	r1, r1, #1048576	; 0x100000
   70354:	addeq	r4, r4, #1
   70358:	subne	r5, r5, #1
   7035c:	b	701e8 <fputs@plt+0x5f120>
   70360:	mvns	ip, r4, asr #21
   70364:	mvnsne	ip, r5, asr #21
   70368:	beq	703d0 <fputs@plt+0x5f308>
   7036c:	teq	r4, r5
   70370:	teqeq	r0, r2
   70374:	beq	70388 <fputs@plt+0x5f2c0>
   70378:	orrs	ip, r4, r0
   7037c:	moveq	r1, r3
   70380:	moveq	r0, r2
   70384:	pop	{r4, r5, pc}
   70388:	teq	r1, r3
   7038c:	movne	r1, #0
   70390:	movne	r0, #0
   70394:	popne	{r4, r5, pc}
   70398:	lsrs	ip, r4, #21
   7039c:	bne	703b0 <fputs@plt+0x5f2e8>
   703a0:	lsls	r0, r0, #1
   703a4:	adcs	r1, r1, r1
   703a8:	orrcs	r1, r1, #-2147483648	; 0x80000000
   703ac:	pop	{r4, r5, pc}
   703b0:	adds	r4, r4, #4194304	; 0x400000
   703b4:	addcc	r1, r1, #1048576	; 0x100000
   703b8:	popcc	{r4, r5, pc}
   703bc:	and	r5, r1, #-2147483648	; 0x80000000
   703c0:	orr	r1, r5, #2130706432	; 0x7f000000
   703c4:	orr	r1, r1, #15728640	; 0xf00000
   703c8:	mov	r0, #0
   703cc:	pop	{r4, r5, pc}
   703d0:	mvns	ip, r4, asr #21
   703d4:	movne	r1, r3
   703d8:	movne	r0, r2
   703dc:	mvnseq	ip, r5, asr #21
   703e0:	movne	r3, r1
   703e4:	movne	r2, r0
   703e8:	orrs	r4, r0, r1, lsl #12
   703ec:	orrseq	r5, r2, r3, lsl #12
   703f0:	teqeq	r1, r3
   703f4:	orrne	r1, r1, #524288	; 0x80000
   703f8:	pop	{r4, r5, pc}
   703fc:	teq	r0, #0
   70400:	moveq	r1, #0
   70404:	bxeq	lr
   70408:	push	{r4, r5, lr}
   7040c:	mov	r4, #1024	; 0x400
   70410:	add	r4, r4, #50	; 0x32
   70414:	mov	r5, #0
   70418:	mov	r1, #0
   7041c:	b	70298 <fputs@plt+0x5f1d0>
   70420:	teq	r0, #0
   70424:	moveq	r1, #0
   70428:	bxeq	lr
   7042c:	push	{r4, r5, lr}
   70430:	mov	r4, #1024	; 0x400
   70434:	add	r4, r4, #50	; 0x32
   70438:	ands	r5, r0, #-2147483648	; 0x80000000
   7043c:	rsbmi	r0, r0, #0
   70440:	mov	r1, #0
   70444:	b	70298 <fputs@plt+0x5f1d0>
   70448:	lsls	r2, r0, #1
   7044c:	asr	r1, r2, #3
   70450:	rrx	r1, r1
   70454:	lsl	r0, r2, #28
   70458:	andsne	r3, r2, #-16777216	; 0xff000000
   7045c:	teqne	r3, #-16777216	; 0xff000000
   70460:	eorne	r1, r1, #939524096	; 0x38000000
   70464:	bxne	lr
   70468:	teq	r2, #0
   7046c:	teqne	r3, #-16777216	; 0xff000000
   70470:	bxeq	lr
   70474:	push	{r4, r5, lr}
   70478:	mov	r4, #896	; 0x380
   7047c:	and	r5, r1, #-2147483648	; 0x80000000
   70480:	bic	r1, r1, #-2147483648	; 0x80000000
   70484:	b	70298 <fputs@plt+0x5f1d0>
   70488:	orrs	r2, r0, r1
   7048c:	bxeq	lr
   70490:	push	{r4, r5, lr}
   70494:	mov	r5, #0
   70498:	b	704b8 <fputs@plt+0x5f3f0>
   7049c:	orrs	r2, r0, r1
   704a0:	bxeq	lr
   704a4:	push	{r4, r5, lr}
   704a8:	ands	r5, r1, #-2147483648	; 0x80000000
   704ac:	bpl	704b8 <fputs@plt+0x5f3f0>
   704b0:	rsbs	r0, r0, #0
   704b4:	rsc	r1, r1, #0
   704b8:	mov	r4, #1024	; 0x400
   704bc:	add	r4, r4, #50	; 0x32
   704c0:	lsrs	ip, r1, #22
   704c4:	beq	7023c <fputs@plt+0x5f174>
   704c8:	mov	r2, #3
   704cc:	lsrs	ip, ip, #3
   704d0:	addne	r2, r2, #3
   704d4:	lsrs	ip, ip, #3
   704d8:	addne	r2, r2, #3
   704dc:	add	r2, r2, ip, lsr #3
   704e0:	rsb	r3, r2, #32
   704e4:	lsl	ip, r0, r3
   704e8:	lsr	r0, r0, r2
   704ec:	orr	r0, r0, r1, lsl r3
   704f0:	lsr	r1, r1, r2
   704f4:	add	r4, r4, r2
   704f8:	b	7023c <fputs@plt+0x5f174>
   704fc:	cmp	r3, #0
   70500:	cmpeq	r2, #0
   70504:	bne	70528 <fputs@plt+0x5f460>
   70508:	cmp	r1, #0
   7050c:	movlt	r1, #-2147483648	; 0x80000000
   70510:	movlt	r0, #0
   70514:	blt	70524 <fputs@plt+0x5f45c>
   70518:	cmpeq	r0, #0
   7051c:	mvnne	r1, #-2147483648	; 0x80000000
   70520:	mvnne	r0, #0
   70524:	b	7060c <fputs@plt+0x5f544>
   70528:	sub	sp, sp, #8
   7052c:	push	{sp, lr}
   70530:	cmp	r1, #0
   70534:	blt	70554 <fputs@plt+0x5f48c>
   70538:	cmp	r3, #0
   7053c:	blt	70588 <fputs@plt+0x5f4c0>
   70540:	bl	70690 <fputs@plt+0x5f5c8>
   70544:	ldr	lr, [sp, #4]
   70548:	add	sp, sp, #8
   7054c:	pop	{r2, r3}
   70550:	bx	lr
   70554:	rsbs	r0, r0, #0
   70558:	sbc	r1, r1, r1, lsl #1
   7055c:	cmp	r3, #0
   70560:	blt	705ac <fputs@plt+0x5f4e4>
   70564:	bl	70690 <fputs@plt+0x5f5c8>
   70568:	ldr	lr, [sp, #4]
   7056c:	add	sp, sp, #8
   70570:	pop	{r2, r3}
   70574:	rsbs	r0, r0, #0
   70578:	sbc	r1, r1, r1, lsl #1
   7057c:	rsbs	r2, r2, #0
   70580:	sbc	r3, r3, r3, lsl #1
   70584:	bx	lr
   70588:	rsbs	r2, r2, #0
   7058c:	sbc	r3, r3, r3, lsl #1
   70590:	bl	70690 <fputs@plt+0x5f5c8>
   70594:	ldr	lr, [sp, #4]
   70598:	add	sp, sp, #8
   7059c:	pop	{r2, r3}
   705a0:	rsbs	r0, r0, #0
   705a4:	sbc	r1, r1, r1, lsl #1
   705a8:	bx	lr
   705ac:	rsbs	r2, r2, #0
   705b0:	sbc	r3, r3, r3, lsl #1
   705b4:	bl	70690 <fputs@plt+0x5f5c8>
   705b8:	ldr	lr, [sp, #4]
   705bc:	add	sp, sp, #8
   705c0:	pop	{r2, r3}
   705c4:	rsbs	r2, r2, #0
   705c8:	sbc	r3, r3, r3, lsl #1
   705cc:	bx	lr
   705d0:	cmp	r3, #0
   705d4:	cmpeq	r2, #0
   705d8:	bne	705f0 <fputs@plt+0x5f528>
   705dc:	cmp	r1, #0
   705e0:	cmpeq	r0, #0
   705e4:	mvnne	r1, #0
   705e8:	mvnne	r0, #0
   705ec:	b	7060c <fputs@plt+0x5f544>
   705f0:	sub	sp, sp, #8
   705f4:	push	{sp, lr}
   705f8:	bl	70690 <fputs@plt+0x5f5c8>
   705fc:	ldr	lr, [sp, #4]
   70600:	add	sp, sp, #8
   70604:	pop	{r2, r3}
   70608:	bx	lr
   7060c:	push	{r1, lr}
   70610:	mov	r0, #8
   70614:	bl	10f60 <raise@plt>
   70618:	pop	{r1, pc}
   7061c:	vmov	d7, r0, r1
   70620:	vcmpe.f64	d7, #0.0
   70624:	vmrs	APSR_nzcv, fpscr
   70628:	bmi	70630 <fputs@plt+0x5f568>
   7062c:	b	70648 <fputs@plt+0x5f580>
   70630:	push	{r4, lr}
   70634:	eor	r1, r1, #-2147483648	; 0x80000000
   70638:	bl	70648 <fputs@plt+0x5f580>
   7063c:	rsbs	r0, r0, #0
   70640:	rsc	r1, r1, #0
   70644:	pop	{r4, pc}
   70648:	vmov	d7, r0, r1
   7064c:	vldr	d6, [pc, #44]	; 70680 <fputs@plt+0x5f5b8>
   70650:	vldr	d5, [pc, #48]	; 70688 <fputs@plt+0x5f5c0>
   70654:	mov	r0, #0
   70658:	vmul.f64	d6, d7, d6
   7065c:	vcvt.u32.f64	s12, d6
   70660:	vcvt.f64.u32	d4, s12
   70664:	vmov	r1, s12
   70668:	vmls.f64	d7, d4, d5
   7066c:	vcvt.u32.f64	s14, d7
   70670:	vmov	r3, s14
   70674:	orr	r0, r0, r3
   70678:	bx	lr
   7067c:	nop			; (mov r0, r0)
   70680:	andeq	r0, r0, r0
   70684:	ldclcc	0, cr0, [r0]
   70688:	andeq	r0, r0, r0
   7068c:	mvnsmi	r0, r0
   70690:	cmp	r1, r3
   70694:	push	{r4, r5, r6, r7, r8, r9, lr}
   70698:	cmpeq	r0, r2
   7069c:	mov	r4, r0
   706a0:	mov	r5, r1
   706a4:	ldr	r9, [sp, #28]
   706a8:	movcc	r0, #0
   706ac:	movcc	r1, #0
   706b0:	bcc	707a8 <fputs@plt+0x5f6e0>
   706b4:	cmp	r3, #0
   706b8:	clzeq	ip, r2
   706bc:	clzne	ip, r3
   706c0:	addeq	ip, ip, #32
   706c4:	cmp	r5, #0
   706c8:	clzeq	r1, r4
   706cc:	addeq	r1, r1, #32
   706d0:	clzne	r1, r5
   706d4:	sub	ip, ip, r1
   706d8:	sub	lr, ip, #32
   706dc:	lsl	r7, r3, ip
   706e0:	rsb	r8, ip, #32
   706e4:	orr	r7, r7, r2, lsl lr
   706e8:	orr	r7, r7, r2, lsr r8
   706ec:	lsl	r6, r2, ip
   706f0:	cmp	r5, r7
   706f4:	cmpeq	r4, r6
   706f8:	movcc	r0, #0
   706fc:	movcc	r1, #0
   70700:	bcc	7071c <fputs@plt+0x5f654>
   70704:	mov	r3, #1
   70708:	subs	r4, r4, r6
   7070c:	lsl	r1, r3, lr
   70710:	lsl	r0, r3, ip
   70714:	orr	r1, r1, r3, lsr r8
   70718:	sbc	r5, r5, r7
   7071c:	cmp	ip, #0
   70720:	beq	707a8 <fputs@plt+0x5f6e0>
   70724:	lsrs	r3, r7, #1
   70728:	rrx	r2, r6
   7072c:	mov	r6, ip
   70730:	b	70754 <fputs@plt+0x5f68c>
   70734:	subs	r4, r4, r2
   70738:	sbc	r5, r5, r3
   7073c:	adds	r4, r4, r4
   70740:	adc	r5, r5, r5
   70744:	adds	r4, r4, #1
   70748:	adc	r5, r5, #0
   7074c:	subs	r6, r6, #1
   70750:	beq	70770 <fputs@plt+0x5f6a8>
   70754:	cmp	r5, r3
   70758:	cmpeq	r4, r2
   7075c:	bcs	70734 <fputs@plt+0x5f66c>
   70760:	adds	r4, r4, r4
   70764:	adc	r5, r5, r5
   70768:	subs	r6, r6, #1
   7076c:	bne	70754 <fputs@plt+0x5f68c>
   70770:	lsr	r6, r4, ip
   70774:	lsr	r7, r5, ip
   70778:	orr	r6, r6, r5, lsl r8
   7077c:	adds	r2, r0, r4
   70780:	orr	r6, r6, r5, lsr lr
   70784:	adc	r3, r1, r5
   70788:	lsl	r1, r7, ip
   7078c:	orr	r1, r1, r6, lsl lr
   70790:	lsl	r0, r6, ip
   70794:	orr	r1, r1, r6, lsr r8
   70798:	subs	r0, r2, r0
   7079c:	mov	r4, r6
   707a0:	mov	r5, r7
   707a4:	sbc	r1, r3, r1
   707a8:	cmp	r9, #0
   707ac:	popeq	{r4, r5, r6, r7, r8, r9, pc}
   707b0:	strd	r4, [r9]
   707b4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   707b8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   707bc:	mov	r7, r0
   707c0:	ldr	r6, [pc, #72]	; 70810 <fputs@plt+0x5f748>
   707c4:	ldr	r5, [pc, #72]	; 70814 <fputs@plt+0x5f74c>
   707c8:	add	r6, pc, r6
   707cc:	add	r5, pc, r5
   707d0:	sub	r6, r6, r5
   707d4:	mov	r8, r1
   707d8:	mov	r9, r2
   707dc:	bl	10da8 <rb_sleep@plt-0x20>
   707e0:	asrs	r6, r6, #2
   707e4:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   707e8:	mov	r4, #0
   707ec:	add	r4, r4, #1
   707f0:	ldr	r3, [r5], #4
   707f4:	mov	r2, r9
   707f8:	mov	r1, r8
   707fc:	mov	r0, r7
   70800:	blx	r3
   70804:	cmp	r6, r4
   70808:	bne	707ec <fputs@plt+0x5f724>
   7080c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   70810:	andeq	sl, r1, r8, lsr #14
   70814:	andeq	sl, r1, r0, lsr #14
   70818:	bx	lr
   7081c:	mov	r2, r1
   70820:	mov	r1, r0
   70824:	mov	r0, #3
   70828:	b	10fa8 <__xstat64@plt>
   7082c:	mov	r2, r1
   70830:	mov	r1, r0
   70834:	mov	r0, #3
   70838:	b	10ec4 <__fxstat64@plt>
   7083c:	mov	r2, r1
   70840:	mov	r1, r0
   70844:	mov	r0, #3
   70848:	b	11050 <__lxstat64@plt>

Disassembly of section .fini:

0007084c <.fini>:
   7084c:	push	{r3, lr}
   70850:	pop	{r3, pc}
