*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../TRACES/602.gcc_s-1850B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Stream Prefetcher with degree = 2 and distance = 16
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000000 cycles: 2500075 heartbeat IPC: 3.99988 cumulative IPC: 3.99988 (Simulation time: 0 hr 0 min 17 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 5000075 heartbeat IPC: 4 cumulative IPC: 3.99994 (Simulation time: 0 hr 0 min 30 sec) 

Warmup complete CPU 0 instructions: 25000004 cycles: 6250076 (Simulation time: 0 hr 0 min 37 sec) 

Heartbeat CPU 0 instructions: 30000000 cycles: 18412984 heartbeat IPC: 0.74555 cumulative IPC: 0.411086 (Simulation time: 0 hr 0 min 49 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 42816262 heartbeat IPC: 0.409781 cumulative IPC: 0.410215 (Simulation time: 0 hr 1 min 12 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 67242747 heartbeat IPC: 0.409392 cumulative IPC: 0.409885 (Simulation time: 0 hr 1 min 35 sec) 
Finished CPU 0 instructions: 25000004 cycles: 60992672 cumulative IPC: 0.409885 (Simulation time: 0 hr 1 min 35 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.409885 instructions: 25000004 cycles: 60992672
cpu0_DTLB TOTAL     ACCESS:    4748684  HIT:    4740558  MISS:       8126
cpu0_DTLB LOAD      ACCESS:    3939094  HIT:    3930971  MISS:       8123
cpu0_DTLB RFO       ACCESS:     809590  HIT:     809587  MISS:          3
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 208.068 cycles
cpu0_ITLB TOTAL     ACCESS:    2857034  HIT:    2857034  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2857034  HIT:    2857034  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:       8126  HIT:        392  MISS:       7734
cpu0_STLB LOAD      ACCESS:       8123  HIT:        392  MISS:       7731
cpu0_STLB RFO       ACCESS:          3  HIT:          0  MISS:          3
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 209.158 cycles
cpu0_L1D TOTAL     ACCESS:    5547574  HIT:    4944877  MISS:     602697
cpu0_L1D LOAD      ACCESS:    3382218  HIT:    2780438  MISS:     601780
cpu0_L1D RFO       ACCESS:    2157622  HIT:    2157450  MISS:        172
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       7734  HIT:       6989  MISS:        745
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 57.6259 cycles
cpu0_L2C TOTAL     ACCESS:     848032  HIT:     388886  MISS:     459146
cpu0_L2C LOAD      ACCESS:     601780  HIT:     351309  MISS:     250471
cpu0_L2C RFO       ACCESS:        172  HIT:          6  MISS:        166
cpu0_L2C PREFETCH  ACCESS:     243774  HIT:      35400  MISS:     208374
cpu0_L2C WRITEBACK ACCESS:       1561  HIT:       1561  MISS:          0
cpu0_L2C TRANSLATION ACCESS:        745  HIT:        610  MISS:        135
cpu0_L2C PREFETCH  REQUESTED:     273608  ISSUED:     273442  USEFUL:     195851  USELESS:      12463
cpu0_L2C AVERAGE MISS LATENCY: 108.64 cycles
LLC TOTAL     ACCESS:     459759  HIT:       1461  MISS:     458298
LLC LOAD      ACCESS:     250468  HIT:        745  MISS:     249723
LLC RFO       ACCESS:        166  HIT:          0  MISS:        166
LLC PREFETCH  ACCESS:     208377  HIT:         38  MISS:     208339
LLC WRITEBACK ACCESS:        613  HIT:        613  MISS:          0
LLC TRANSLATION ACCESS:        135  HIT:         65  MISS:         70
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 87.8031 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     376401  ROW_BUFFER_MISS:      81897
 DBUS AVG_CONGESTED_CYCLE:     3.9903
 WQ ROW_BUFFER_HIT:        306  ROW_BUFFER_MISS:        311  FULL:          0


CPU 0 Branch Prediction Accuracy: 92.3646% MPKI: 19.576 Average ROB Occupancy at Mispredict: 33.4729
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 19.576
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0
