// Seed: 2256391121
module module_0;
  genvar id_1;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    input wor id_2,
    output uwire id_3,
    output supply0 id_4,
    input tri id_5,
    input tri id_6,
    output supply1 id_7,
    output uwire id_8,
    input uwire id_9
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wand id_0,
    input uwire id_1,
    output wire id_2,
    input supply0 id_3,
    output supply1 id_4,
    input tri id_5,
    input tri id_6,
    input supply1 id_7,
    input wire id_8
);
  assign id_4 = 1;
  module_0 modCall_1 ();
  assign id_4 = id_6 == 1;
endmodule
