\hypertarget{struct_simulator_1_1drisc_1_1_family_1_1_dependencies}{\section{Simulator\+:\+:drisc\+:\+:Family\+:\+:Dependencies Struct Reference}
\label{struct_simulator_1_1drisc_1_1_family_1_1_dependencies}\index{Simulator\+::drisc\+::\+Family\+::\+Dependencies@{Simulator\+::drisc\+::\+Family\+::\+Dependencies}}
}


{\ttfamily \#include $<$Family\+Table.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
bool \hyperlink{struct_simulator_1_1drisc_1_1_family_1_1_dependencies_ad2b7c05f9acce21a0d8d624ddb681c92}{allocation\+Done}
\item 
bool \hyperlink{struct_simulator_1_1drisc_1_1_family_1_1_dependencies_a1ca68fd8bae8fc61d26e226888d665db}{prev\+Synchronized}
\item 
bool \hyperlink{struct_simulator_1_1drisc_1_1_family_1_1_dependencies_a1302316095832a5717a22eb68e3aa83c}{detached}
\item 
bool \hyperlink{struct_simulator_1_1drisc_1_1_family_1_1_dependencies_a95a29dc9050a007ff66a5af00246ee0c}{sync\+Sent}
\item 
\hyperlink{namespace_simulator_aefe00209f3ea9f8e24874de522c3c3e7}{T\+Size} \hyperlink{struct_simulator_1_1drisc_1_1_family_1_1_dependencies_a293d76e96e4a703c0ae22318dec999ff}{num\+Threads\+Allocated}
\item 
unsigned int \hyperlink{struct_simulator_1_1drisc_1_1_family_1_1_dependencies_a59ccb5fdc1563794e146cd97090a2be5}{num\+Pending\+Reads}
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\hypertarget{struct_simulator_1_1drisc_1_1_family_1_1_dependencies_ad2b7c05f9acce21a0d8d624ddb681c92}{\index{Simulator\+::drisc\+::\+Family\+::\+Dependencies@{Simulator\+::drisc\+::\+Family\+::\+Dependencies}!allocation\+Done@{allocation\+Done}}
\index{allocation\+Done@{allocation\+Done}!Simulator\+::drisc\+::\+Family\+::\+Dependencies@{Simulator\+::drisc\+::\+Family\+::\+Dependencies}}
\subsubsection[{allocation\+Done}]{\setlength{\rightskip}{0pt plus 5cm}bool Simulator\+::drisc\+::\+Family\+::\+Dependencies\+::allocation\+Done}}\label{struct_simulator_1_1drisc_1_1_family_1_1_dependencies_ad2b7c05f9acce21a0d8d624ddb681c92}
\hypertarget{struct_simulator_1_1drisc_1_1_family_1_1_dependencies_a1302316095832a5717a22eb68e3aa83c}{\index{Simulator\+::drisc\+::\+Family\+::\+Dependencies@{Simulator\+::drisc\+::\+Family\+::\+Dependencies}!detached@{detached}}
\index{detached@{detached}!Simulator\+::drisc\+::\+Family\+::\+Dependencies@{Simulator\+::drisc\+::\+Family\+::\+Dependencies}}
\subsubsection[{detached}]{\setlength{\rightskip}{0pt plus 5cm}bool Simulator\+::drisc\+::\+Family\+::\+Dependencies\+::detached}}\label{struct_simulator_1_1drisc_1_1_family_1_1_dependencies_a1302316095832a5717a22eb68e3aa83c}
\hypertarget{struct_simulator_1_1drisc_1_1_family_1_1_dependencies_a59ccb5fdc1563794e146cd97090a2be5}{\index{Simulator\+::drisc\+::\+Family\+::\+Dependencies@{Simulator\+::drisc\+::\+Family\+::\+Dependencies}!num\+Pending\+Reads@{num\+Pending\+Reads}}
\index{num\+Pending\+Reads@{num\+Pending\+Reads}!Simulator\+::drisc\+::\+Family\+::\+Dependencies@{Simulator\+::drisc\+::\+Family\+::\+Dependencies}}
\subsubsection[{num\+Pending\+Reads}]{\setlength{\rightskip}{0pt plus 5cm}unsigned int Simulator\+::drisc\+::\+Family\+::\+Dependencies\+::num\+Pending\+Reads}}\label{struct_simulator_1_1drisc_1_1_family_1_1_dependencies_a59ccb5fdc1563794e146cd97090a2be5}
\hypertarget{struct_simulator_1_1drisc_1_1_family_1_1_dependencies_a293d76e96e4a703c0ae22318dec999ff}{\index{Simulator\+::drisc\+::\+Family\+::\+Dependencies@{Simulator\+::drisc\+::\+Family\+::\+Dependencies}!num\+Threads\+Allocated@{num\+Threads\+Allocated}}
\index{num\+Threads\+Allocated@{num\+Threads\+Allocated}!Simulator\+::drisc\+::\+Family\+::\+Dependencies@{Simulator\+::drisc\+::\+Family\+::\+Dependencies}}
\subsubsection[{num\+Threads\+Allocated}]{\setlength{\rightskip}{0pt plus 5cm}{\bf T\+Size} Simulator\+::drisc\+::\+Family\+::\+Dependencies\+::num\+Threads\+Allocated}}\label{struct_simulator_1_1drisc_1_1_family_1_1_dependencies_a293d76e96e4a703c0ae22318dec999ff}
\hypertarget{struct_simulator_1_1drisc_1_1_family_1_1_dependencies_a1ca68fd8bae8fc61d26e226888d665db}{\index{Simulator\+::drisc\+::\+Family\+::\+Dependencies@{Simulator\+::drisc\+::\+Family\+::\+Dependencies}!prev\+Synchronized@{prev\+Synchronized}}
\index{prev\+Synchronized@{prev\+Synchronized}!Simulator\+::drisc\+::\+Family\+::\+Dependencies@{Simulator\+::drisc\+::\+Family\+::\+Dependencies}}
\subsubsection[{prev\+Synchronized}]{\setlength{\rightskip}{0pt plus 5cm}bool Simulator\+::drisc\+::\+Family\+::\+Dependencies\+::prev\+Synchronized}}\label{struct_simulator_1_1drisc_1_1_family_1_1_dependencies_a1ca68fd8bae8fc61d26e226888d665db}
\hypertarget{struct_simulator_1_1drisc_1_1_family_1_1_dependencies_a95a29dc9050a007ff66a5af00246ee0c}{\index{Simulator\+::drisc\+::\+Family\+::\+Dependencies@{Simulator\+::drisc\+::\+Family\+::\+Dependencies}!sync\+Sent@{sync\+Sent}}
\index{sync\+Sent@{sync\+Sent}!Simulator\+::drisc\+::\+Family\+::\+Dependencies@{Simulator\+::drisc\+::\+Family\+::\+Dependencies}}
\subsubsection[{sync\+Sent}]{\setlength{\rightskip}{0pt plus 5cm}bool Simulator\+::drisc\+::\+Family\+::\+Dependencies\+::sync\+Sent}}\label{struct_simulator_1_1drisc_1_1_family_1_1_dependencies_a95a29dc9050a007ff66a5af00246ee0c}


The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
arch/drisc/\hyperlink{_family_table_8h}{Family\+Table.\+h}\end{DoxyCompactItemize}
