Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 16db30bb51294552b8ad91cb8d96d4fe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot main_testbench_behav xil_defaultlib.main_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/kyle/Desktop/rtl/rtl.srcs/sources_1/new/fetch.v" Line 7. Module fetch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kyle/Desktop/rtl/rtl.srcs/sources_1/new/pc.v" Line 1. Module pc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kyle/Desktop/rtl/rtl.srcs/sources_1/new/memory.v" Line 3. Module memory doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.main_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot main_testbench_behav
