{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589731167196 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589731167201 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 17 16:59:11 2020 " "Processing started: Sun May 17 16:59:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589731167201 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589731167201 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HarvardArch -c HarvardArch " "Command: quartus_map --read_settings_files=on --write_settings_files=off HarvardArch -c HarvardArch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589731167201 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1589731167957 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1589731167958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "harvardarch.bdf 1 1 " "Found 1 design units, including 1 entities, in source file harvardarch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HarvardArch " "Found entity 1: HarvardArch" {  } { { "HarvardArch.bdf" "" { Schematic "L:/HarvardArch/HarvardArch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589731175559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589731175559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prog_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file prog_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 prog_mem " "Found entity 1: prog_mem" {  } { { "prog_mem.v" "" { Text "L:/HarvardArch/prog_mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589731175569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589731175569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.v" "" { Text "L:/HarvardArch/data_mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589731175580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589731175580 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../DECA4MU0/Decoder.v " "Can't analyze file -- file ../DECA4MU0/Decoder.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1589731175592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "executor.v 1 1 " "Found 1 design units, including 1 entities, in source file executor.v" { { "Info" "ISGN_ENTITY_NAME" "1 executor " "Found entity 1: executor" {  } { { "executor.v" "" { Text "L:/HarvardArch/executor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589731175605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589731175605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.v" "" { Text "L:/HarvardArch/Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589731175621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589731175621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachine.bdf 1 1 " "Found 1 design units, including 1 entities, in source file statemachine.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 StateMachine " "Found entity 1: StateMachine" {  } { { "StateMachine.bdf" "" { Schematic "L:/HarvardArch/StateMachine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589731175634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589731175634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.bdf 1 1 " "Found 1 design units, including 1 entities, in source file regfile.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.bdf" "" { Schematic "L:/HarvardArch/regfile.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589731175649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589731175649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file arm_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 arm_alu " "Found entity 1: arm_alu" {  } { { "arm_alu.v" "" { Text "L:/HarvardArch/arm_alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589731175663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589731175663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file regfile8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 regfile8 " "Found entity 1: regfile8" {  } { { "regfile8.bdf" "" { Schematic "L:/HarvardArch/regfile8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589731175678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589731175678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file regfile16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 regfile16 " "Found entity 1: regfile16" {  } { { "regfile16.bdf" "" { Schematic "L:/HarvardArch/regfile16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589731175694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589731175694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "increment.v 1 1 " "Found 1 design units, including 1 entities, in source file increment.v" { { "Info" "ISGN_ENTITY_NAME" "1 increment " "Found entity 1: increment" {  } { { "increment.v" "" { Text "L:/HarvardArch/increment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589731175708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589731175708 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HarvardArch " "Elaborating entity \"HarvardArch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1589731176042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm_alu arm_alu:inst12 " "Elaborating entity \"arm_alu\" for hierarchy \"arm_alu:inst12\"" {  } { { "HarvardArch.bdf" "inst12" { Schematic "L:/HarvardArch/HarvardArch.bdf" { { 176 -136 64 288 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589731176061 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "arm_alu.v(19) " "Verilog HDL Case Statement warning at arm_alu.v(19): incomplete case statement has no default case item" {  } { { "arm_alu.v" "" { Text "L:/HarvardArch/arm_alu.v" 19 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1589731176071 "|HarvardArch|arm_alu:inst12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sum arm_alu.v(19) " "Verilog HDL Always Construct warning at arm_alu.v(19): inferring latch(es) for variable \"sum\", which holds its previous value in one or more paths through the always construct" {  } { { "arm_alu.v" "" { Text "L:/HarvardArch/arm_alu.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589731176071 "|HarvardArch|arm_alu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[0\] arm_alu.v(19) " "Inferred latch for \"sum\[0\]\" at arm_alu.v(19)" {  } { { "arm_alu.v" "" { Text "L:/HarvardArch/arm_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589731176071 "|HarvardArch|arm_alu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[1\] arm_alu.v(19) " "Inferred latch for \"sum\[1\]\" at arm_alu.v(19)" {  } { { "arm_alu.v" "" { Text "L:/HarvardArch/arm_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589731176071 "|HarvardArch|arm_alu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[2\] arm_alu.v(19) " "Inferred latch for \"sum\[2\]\" at arm_alu.v(19)" {  } { { "arm_alu.v" "" { Text "L:/HarvardArch/arm_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589731176071 "|HarvardArch|arm_alu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[3\] arm_alu.v(19) " "Inferred latch for \"sum\[3\]\" at arm_alu.v(19)" {  } { { "arm_alu.v" "" { Text "L:/HarvardArch/arm_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589731176071 "|HarvardArch|arm_alu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[4\] arm_alu.v(19) " "Inferred latch for \"sum\[4\]\" at arm_alu.v(19)" {  } { { "arm_alu.v" "" { Text "L:/HarvardArch/arm_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589731176071 "|HarvardArch|arm_alu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[5\] arm_alu.v(19) " "Inferred latch for \"sum\[5\]\" at arm_alu.v(19)" {  } { { "arm_alu.v" "" { Text "L:/HarvardArch/arm_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589731176071 "|HarvardArch|arm_alu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[6\] arm_alu.v(19) " "Inferred latch for \"sum\[6\]\" at arm_alu.v(19)" {  } { { "arm_alu.v" "" { Text "L:/HarvardArch/arm_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589731176072 "|HarvardArch|arm_alu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[7\] arm_alu.v(19) " "Inferred latch for \"sum\[7\]\" at arm_alu.v(19)" {  } { { "arm_alu.v" "" { Text "L:/HarvardArch/arm_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589731176072 "|HarvardArch|arm_alu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[8\] arm_alu.v(19) " "Inferred latch for \"sum\[8\]\" at arm_alu.v(19)" {  } { { "arm_alu.v" "" { Text "L:/HarvardArch/arm_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589731176072 "|HarvardArch|arm_alu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[9\] arm_alu.v(19) " "Inferred latch for \"sum\[9\]\" at arm_alu.v(19)" {  } { { "arm_alu.v" "" { Text "L:/HarvardArch/arm_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589731176073 "|HarvardArch|arm_alu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[10\] arm_alu.v(19) " "Inferred latch for \"sum\[10\]\" at arm_alu.v(19)" {  } { { "arm_alu.v" "" { Text "L:/HarvardArch/arm_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589731176073 "|HarvardArch|arm_alu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[11\] arm_alu.v(19) " "Inferred latch for \"sum\[11\]\" at arm_alu.v(19)" {  } { { "arm_alu.v" "" { Text "L:/HarvardArch/arm_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589731176073 "|HarvardArch|arm_alu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[12\] arm_alu.v(19) " "Inferred latch for \"sum\[12\]\" at arm_alu.v(19)" {  } { { "arm_alu.v" "" { Text "L:/HarvardArch/arm_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589731176073 "|HarvardArch|arm_alu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[13\] arm_alu.v(19) " "Inferred latch for \"sum\[13\]\" at arm_alu.v(19)" {  } { { "arm_alu.v" "" { Text "L:/HarvardArch/arm_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589731176073 "|HarvardArch|arm_alu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[14\] arm_alu.v(19) " "Inferred latch for \"sum\[14\]\" at arm_alu.v(19)" {  } { { "arm_alu.v" "" { Text "L:/HarvardArch/arm_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589731176073 "|HarvardArch|arm_alu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[15\] arm_alu.v(19) " "Inferred latch for \"sum\[15\]\" at arm_alu.v(19)" {  } { { "arm_alu.v" "" { Text "L:/HarvardArch/arm_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589731176073 "|HarvardArch|arm_alu:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateMachine StateMachine:inst9 " "Elaborating entity \"StateMachine\" for hierarchy \"StateMachine:inst9\"" {  } { { "HarvardArch.bdf" "inst9" { Schematic "L:/HarvardArch/HarvardArch.bdf" { { 456 672 784 552 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589731176076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF StateMachine:inst9\|LPM_FF:inst2 " "Elaborating entity \"LPM_FF\" for hierarchy \"StateMachine:inst9\|LPM_FF:inst2\"" {  } { { "StateMachine.bdf" "inst2" { Schematic "L:/HarvardArch/StateMachine.bdf" { { 240 520 696 384 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589731176138 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StateMachine:inst9\|LPM_FF:inst2 " "Elaborated megafunction instantiation \"StateMachine:inst9\|LPM_FF:inst2\"" {  } { { "StateMachine.bdf" "" { Schematic "L:/HarvardArch/StateMachine.bdf" { { 240 520 696 384 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589731176147 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StateMachine:inst9\|LPM_FF:inst2 " "Instantiated megafunction \"StateMachine:inst9\|LPM_FF:inst2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589731176148 ""}  } { { "StateMachine.bdf" "" { Schematic "L:/HarvardArch/StateMachine.bdf" { { 240 520 696 384 "inst2" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589731176148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "executor StateMachine:inst9\|executor:inst " "Elaborating entity \"executor\" for hierarchy \"StateMachine:inst9\|executor:inst\"" {  } { { "StateMachine.bdf" "inst" { Schematic "L:/HarvardArch/StateMachine.bdf" { { 256 336 488 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589731176164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:inst2 " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:inst2\"" {  } { { "HarvardArch.bdf" "inst2" { Schematic "L:/HarvardArch/HarvardArch.bdf" { { 288 320 496 464 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589731176181 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jms Decoder.v(14) " "Verilog HDL or VHDL warning at Decoder.v(14): object \"jms\" assigned a value but never read" {  } { { "Decoder.v" "" { Text "L:/HarvardArch/Decoder.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589731176181 "|HarvardArch|Decoder:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bbl Decoder.v(14) " "Verilog HDL or VHDL warning at Decoder.v(14): object \"bbl\" assigned a value but never read" {  } { { "Decoder.v" "" { Text "L:/HarvardArch/Decoder.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589731176181 "|HarvardArch|Decoder:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "arm Decoder.v(14) " "Verilog HDL or VHDL warning at Decoder.v(14): object \"arm\" assigned a value but never read" {  } { { "Decoder.v" "" { Text "L:/HarvardArch/Decoder.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589731176182 "|HarvardArch|Decoder:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fetch Decoder.v(15) " "Verilog HDL or VHDL warning at Decoder.v(15): object \"fetch\" assigned a value but never read" {  } { { "Decoder.v" "" { Text "L:/HarvardArch/Decoder.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589731176182 "|HarvardArch|Decoder:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst10 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst10\"" {  } { { "HarvardArch.bdf" "inst10" { Schematic "L:/HarvardArch/HarvardArch.bdf" { { 352 680 792 440 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589731176445 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst10 " "Elaborated megafunction instantiation \"BUSMUX:inst10\"" {  } { { "HarvardArch.bdf" "" { Schematic "L:/HarvardArch/HarvardArch.bdf" { { 352 680 792 440 "inst10" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589731176454 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst10 " "Instantiated megafunction \"BUSMUX:inst10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589731176454 ""}  } { { "HarvardArch.bdf" "" { Schematic "L:/HarvardArch/HarvardArch.bdf" { { 352 680 792 440 "inst10" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589731176454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst10\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst10\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589731176490 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst10\|lpm_mux:\$00000 BUSMUX:inst10 " "Elaborated megafunction instantiation \"BUSMUX:inst10\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst10\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "HarvardArch.bdf" "" { Schematic "L:/HarvardArch/HarvardArch.bdf" { { 352 680 792 440 "inst10" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589731176501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_flc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_flc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_flc " "Found entity 1: mux_flc" {  } { { "db/mux_flc.tdf" "" { Text "L:/HarvardArch/db/mux_flc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589731176558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589731176558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_flc BUSMUX:inst10\|lpm_mux:\$00000\|mux_flc:auto_generated " "Elaborating entity \"mux_flc\" for hierarchy \"BUSMUX:inst10\|lpm_mux:\$00000\|mux_flc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589731176560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF LPM_FF:inst4 " "Elaborating entity \"LPM_FF\" for hierarchy \"LPM_FF:inst4\"" {  } { { "HarvardArch.bdf" "inst4" { Schematic "L:/HarvardArch/HarvardArch.bdf" { { 296 808 984 440 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589731176596 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_FF:inst4 " "Elaborated megafunction instantiation \"LPM_FF:inst4\"" {  } { { "HarvardArch.bdf" "" { Schematic "L:/HarvardArch/HarvardArch.bdf" { { 296 808 984 440 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589731176606 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_FF:inst4 " "Instantiated megafunction \"LPM_FF:inst4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589731176606 ""}  } { { "HarvardArch.bdf" "" { Schematic "L:/HarvardArch/HarvardArch.bdf" { { 296 808 984 440 "inst4" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589731176606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prog_mem prog_mem:inst " "Elaborating entity \"prog_mem\" for hierarchy \"prog_mem:inst\"" {  } { { "HarvardArch.bdf" "inst" { Schematic "L:/HarvardArch/HarvardArch.bdf" { { 152 912 1128 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589731176615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram prog_mem:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"prog_mem:inst\|altsyncram:altsyncram_component\"" {  } { { "prog_mem.v" "altsyncram_component" { Text "L:/HarvardArch/prog_mem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589731176682 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "prog_mem:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"prog_mem:inst\|altsyncram:altsyncram_component\"" {  } { { "prog_mem.v" "" { Text "L:/HarvardArch/prog_mem.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589731176691 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "prog_mem:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"prog_mem:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589731176692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589731176692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589731176692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589731176692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589731176692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589731176692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589731176692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589731176692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589731176692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589731176692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589731176692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589731176692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589731176692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589731176692 ""}  } { { "prog_mem.v" "" { Text "L:/HarvardArch/prog_mem.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589731176692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1gm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1gm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1gm1 " "Found entity 1: altsyncram_1gm1" {  } { { "db/altsyncram_1gm1.tdf" "" { Text "L:/HarvardArch/db/altsyncram_1gm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589731176755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589731176755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1gm1 prog_mem:inst\|altsyncram:altsyncram_component\|altsyncram_1gm1:auto_generated " "Elaborating entity \"altsyncram_1gm1\" for hierarchy \"prog_mem:inst\|altsyncram:altsyncram_component\|altsyncram_1gm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589731176758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst17 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst17\"" {  } { { "HarvardArch.bdf" "inst17" { Schematic "L:/HarvardArch/HarvardArch.bdf" { { 168 744 856 256 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589731176798 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst17 " "Elaborated megafunction instantiation \"BUSMUX:inst17\"" {  } { { "HarvardArch.bdf" "" { Schematic "L:/HarvardArch/HarvardArch.bdf" { { 168 744 856 256 "inst17" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589731176807 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst17 " "Instantiated megafunction \"BUSMUX:inst17\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 11 " "Parameter \"WIDTH\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589731176807 ""}  } { { "HarvardArch.bdf" "" { Schematic "L:/HarvardArch/HarvardArch.bdf" { { 168 744 856 256 "inst17" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589731176807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst17\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst17\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589731176814 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst17\|lpm_mux:\$00000 BUSMUX:inst17 " "Elaborated megafunction instantiation \"BUSMUX:inst17\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst17\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "HarvardArch.bdf" "" { Schematic "L:/HarvardArch/HarvardArch.bdf" { { 168 744 856 256 "inst17" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589731176823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_alc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_alc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_alc " "Found entity 1: mux_alc" {  } { { "db/mux_alc.tdf" "" { Text "L:/HarvardArch/db/mux_alc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589731176869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589731176869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_alc BUSMUX:inst17\|lpm_mux:\$00000\|mux_alc:auto_generated " "Elaborating entity \"mux_alc\" for hierarchy \"BUSMUX:inst17\|lpm_mux:\$00000\|mux_alc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589731176872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:inst3 " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:inst3\"" {  } { { "HarvardArch.bdf" "inst3" { Schematic "L:/HarvardArch/HarvardArch.bdf" { { 128 592 728 328 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589731176941 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER:inst3 " "Elaborated megafunction instantiation \"LPM_COUNTER:inst3\"" {  } { { "HarvardArch.bdf" "" { Schematic "L:/HarvardArch/HarvardArch.bdf" { { 128 592 728 328 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589731176950 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER:inst3 " "Instantiated megafunction \"LPM_COUNTER:inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 11 " "Parameter \"LPM_WIDTH\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589731176950 ""}  } { { "HarvardArch.bdf" "" { Schematic "L:/HarvardArch/HarvardArch.bdf" { { 128 592 728 328 "inst3" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589731176950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vfh " "Found entity 1: cntr_vfh" {  } { { "db/cntr_vfh.tdf" "" { Text "L:/HarvardArch/db/cntr_vfh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589731177021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589731177021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vfh LPM_COUNTER:inst3\|cntr_vfh:auto_generated " "Elaborating entity \"cntr_vfh\" for hierarchy \"LPM_COUNTER:inst3\|cntr_vfh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589731177024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:inst11 " "Elaborating entity \"regfile\" for hierarchy \"regfile:inst11\"" {  } { { "HarvardArch.bdf" "inst11" { Schematic "L:/HarvardArch/HarvardArch.bdf" { { 0 -152 80 160 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589731177061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux regfile:inst11\|lpm_mux:MUX4A " "Elaborating entity \"lpm_mux\" for hierarchy \"regfile:inst11\|lpm_mux:MUX4A\"" {  } { { "regfile.bdf" "MUX4A" { Schematic "L:/HarvardArch/regfile.bdf" { { 216 720 832 312 "MUX4A" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589731177081 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "regfile:inst11\|lpm_mux:MUX4A " "Elaborated megafunction instantiation \"regfile:inst11\|lpm_mux:MUX4A\"" {  } { { "regfile.bdf" "" { Schematic "L:/HarvardArch/regfile.bdf" { { 216 720 832 312 "MUX4A" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589731177091 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "regfile:inst11\|lpm_mux:MUX4A " "Instantiated megafunction \"regfile:inst11\|lpm_mux:MUX4A\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589731177091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589731177091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589731177091 ""}  } { { "regfile.bdf" "" { Schematic "L:/HarvardArch/regfile.bdf" { { 216 720 832 312 "MUX4A" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589731177091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ilc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ilc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ilc " "Found entity 1: mux_ilc" {  } { { "db/mux_ilc.tdf" "" { Text "L:/HarvardArch/db/mux_ilc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589731177137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589731177137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ilc regfile:inst11\|lpm_mux:MUX4A\|mux_ilc:auto_generated " "Elaborating entity \"mux_ilc\" for hierarchy \"regfile:inst11\|lpm_mux:MUX4A\|mux_ilc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589731177140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF regfile:inst11\|LPM_FF:R1 " "Elaborating entity \"LPM_FF\" for hierarchy \"regfile:inst11\|LPM_FF:R1\"" {  } { { "regfile.bdf" "R1" { Schematic "L:/HarvardArch/regfile.bdf" { { 232 336 512 376 "R1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589731177191 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "regfile:inst11\|LPM_FF:R1 " "Elaborated megafunction instantiation \"regfile:inst11\|LPM_FF:R1\"" {  } { { "regfile.bdf" "" { Schematic "L:/HarvardArch/regfile.bdf" { { 232 336 512 376 "R1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589731177201 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "regfile:inst11\|LPM_FF:R1 " "Instantiated megafunction \"regfile:inst11\|LPM_FF:R1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589731177201 ""}  } { { "regfile.bdf" "" { Schematic "L:/HarvardArch/regfile.bdf" { { 232 336 512 376 "R1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589731177201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DECODE regfile:inst11\|LPM_DECODE:DEMUX4 " "Elaborating entity \"LPM_DECODE\" for hierarchy \"regfile:inst11\|LPM_DECODE:DEMUX4\"" {  } { { "regfile.bdf" "DEMUX4" { Schematic "L:/HarvardArch/regfile.bdf" { { 312 16 136 424 "DEMUX4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589731177269 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "regfile:inst11\|LPM_DECODE:DEMUX4 " "Elaborated megafunction instantiation \"regfile:inst11\|LPM_DECODE:DEMUX4\"" {  } { { "regfile.bdf" "" { Schematic "L:/HarvardArch/regfile.bdf" { { 312 16 136 424 "DEMUX4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589731177278 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "regfile:inst11\|LPM_DECODE:DEMUX4 " "Instantiated megafunction \"regfile:inst11\|LPM_DECODE:DEMUX4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 4 " "Parameter \"LPM_DECODES\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589731177278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589731177278 ""}  } { { "regfile.bdf" "" { Schematic "L:/HarvardArch/regfile.bdf" { { 312 16 136 424 "DEMUX4" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589731177278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_2of.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_2of.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_2of " "Found entity 1: decode_2of" {  } { { "db/decode_2of.tdf" "" { Text "L:/HarvardArch/db/decode_2of.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589731177326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589731177326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_2of regfile:inst11\|LPM_DECODE:DEMUX4\|decode_2of:auto_generated " "Elaborating entity \"decode_2of\" for hierarchy \"regfile:inst11\|LPM_DECODE:DEMUX4\|decode_2of:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589731177329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst16 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst16\"" {  } { { "HarvardArch.bdf" "inst16" { Schematic "L:/HarvardArch/HarvardArch.bdf" { { 88 -328 -240 200 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589731177403 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst16 " "Elaborated megafunction instantiation \"BUSMUX:inst16\"" {  } { { "HarvardArch.bdf" "" { Schematic "L:/HarvardArch/HarvardArch.bdf" { { 88 -328 -240 200 "inst16" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589731177413 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst16 " "Instantiated megafunction \"BUSMUX:inst16\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589731177413 ""}  } { { "HarvardArch.bdf" "" { Schematic "L:/HarvardArch/HarvardArch.bdf" { { 88 -328 -240 200 "inst16" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589731177413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem data_mem:inst1 " "Elaborating entity \"data_mem\" for hierarchy \"data_mem:inst1\"" {  } { { "HarvardArch.bdf" "inst1" { Schematic "L:/HarvardArch/HarvardArch.bdf" { { -80 592 848 104 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589731177430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_mem:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_mem:inst1\|altsyncram:altsyncram_component\"" {  } { { "data_mem.v" "altsyncram_component" { Text "L:/HarvardArch/data_mem.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589731177460 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_mem:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_mem:inst1\|altsyncram:altsyncram_component\"" {  } { { "data_mem.v" "" { Text "L:/HarvardArch/data_mem.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589731177470 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_mem:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_mem:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589731177470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589731177470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589731177470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589731177470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589731177470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589731177470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589731177470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589731177470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589731177470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589731177470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589731177470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589731177470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589731177470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589731177470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589731177470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589731177470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589731177470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589731177470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589731177470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589731177470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589731177470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589731177470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589731177470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589731177470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589731177470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589731177470 ""}  } { { "data_mem.v" "" { Text "L:/HarvardArch/data_mem.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589731177470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_arn2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_arn2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_arn2 " "Found entity 1: altsyncram_arn2" {  } { { "db/altsyncram_arn2.tdf" "" { Text "L:/HarvardArch/db/altsyncram_arn2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589731177544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589731177544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_arn2 data_mem:inst1\|altsyncram:altsyncram_component\|altsyncram_arn2:auto_generated " "Elaborating entity \"altsyncram_arn2\" for hierarchy \"data_mem:inst1\|altsyncram:altsyncram_component\|altsyncram_arn2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589731177548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "increment increment:inst15 " "Elaborating entity \"increment\" for hierarchy \"increment:inst15\"" {  } { { "HarvardArch.bdf" "inst15" { Schematic "L:/HarvardArch/HarvardArch.bdf" { { 0 264 424 80 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589731177580 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 increment.v(7) " "Verilog HDL assignment warning at increment.v(7): truncated value with size 32 to match size of target (11)" {  } { { "increment.v" "" { Text "L:/HarvardArch/increment.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589731177588 "|HarvardArch|increment:inst15"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1589731178910 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1589731180135 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589731180135 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "409 " "Implemented 409 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1589731181851 ""} { "Info" "ICUT_CUT_TM_OPINS" "158 " "Implemented 158 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1589731181851 ""} { "Info" "ICUT_CUT_TM_LCELLS" "218 " "Implemented 218 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1589731181851 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1589731181851 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1589731181851 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4897 " "Peak virtual memory: 4897 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589731181998 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 17 16:59:41 2020 " "Processing ended: Sun May 17 16:59:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589731181998 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589731181998 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589731181998 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1589731181998 ""}
