
14. Printing statistics.

=== full_adder_half_adder ===

   Number of wires:                 10
   Number of wire bits:             10
   Number of public wires:          10
   Number of public wire bits:      10
   Number of ports:                  7
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $_OR_                           1
     half_adder                      2

   Estimated number of LCs:          0

=== half_adder ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $_AND_                          1
     $_XOR_                          1

   Estimated number of LCs:          0

=== design hierarchy ===

   full_adder_half_adder             1
     half_adder                      2

   Number of wires:                 18
   Number of wire bits:             18
   Number of public wires:          18
   Number of public wire bits:      18
   Number of ports:                 15
   Number of port bits:             15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $_AND_                          2
     $_OR_                           1
     $_XOR_                          2

   Estimated number of LCs:          0

