module CRippleCarryAdder_7_7_7_InOutT(pA6,pA5,pA4,pA3,pA2,pA1,pA0, pB6,pB5,pB4,pB3,pB2,pB1,pB0, r6,r5,r4,r3,r2,r1,r0, cIn, cOut);

input pA6,pA5,pA4,pA3,pA2,pA1,pA0, pB6,pB5,pB4,pB3,pB2,pB1,pB0, cIn;
output r6,r5,r4,r3,r2,r1,r0, cOut;
wire w1, w2, w3, w4, w5, w6, w7, w8, w9, w10, w11, w12, w13, w14, w15, w16, w17, w18, w19, w20, w21, w22, w23, w24, w25, w26, w27, w28, w29, w30, w31, w32, w33, w34, w35, w36, w37, w38, w39, w40, w41, w42, w43, w44, w45, w46, w47, w48, w49, w50, w51;

assign w1 = pA6;
assign w2 = pA5;
assign w3 = pA4;
assign w4 = pA3;
assign w5 = pA2;
assign w6 = pA1;
assign w7 = pA0;
assign w8 = pB6;
assign w9 = pB5;
assign w10 = pB4;
assign w11 = pB3;
assign w12 = pB2;
assign w13 = pB1;
assign w14 = pB0;
assign r6 = w15;
assign r5 = w16;
assign r4 = w17;
assign r3 = w18;
assign r2 = w19;
assign r1 = w20;
assign r0 = w21;
assign w23 = cIn;
assign cOut = w22;

assign w26 = w1 ^ w8;
assign w15 = w26 ^ w23;
assign w27 = w23 & w26;
assign w28 = w8 & w1;
assign w25 = w27 | w28;
assign w30 = w2 ^ w9;
assign w16 = w30 ^ w25;
assign w31 = w25 & w30;
assign w32 = w9 & w2;
assign w29 = w31 | w32;
assign w34 = w3 ^ w10;
assign w17 = w34 ^ w29;
assign w35 = w29 & w34;
assign w36 = w10 & w3;
assign w33 = w35 | w36;
assign w38 = w4 ^ w11;
assign w18 = w38 ^ w33;
assign w39 = w33 & w38;
assign w40 = w11 & w4;
assign w37 = w39 | w40;
assign w42 = w5 ^ w12;
assign w19 = w42 ^ w37;
assign w43 = w37 & w42;
assign w44 = w12 & w5;
assign w41 = w43 | w44;
assign w46 = w6 ^ w13;
assign w20 = w46 ^ w41;
assign w47 = w41 & w46;
assign w48 = w13 & w6;
assign w45 = w47 | w48;
assign w49 = w7 ^ w14;
assign w21 = w49 ^ w45;
assign w50 = w45 & w49;
assign w51 = w14 & w7;
assign w22 = w50 | w51;

endmodule
