5 18 101 6 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (aedge1.vcd) 2 -o (aedge1.cdd) 2 -v (aedge1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 aedge1.v 8 38 1
2 1 3d 13 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 2 3d 19 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u1
1 a 1 10 1070004 1 0 0 0 1 17 0 1 0 1 1 0
1 b 2 11 107000b 1 0 31 0 32 17 0 ffffffff 0 6 3 0
4 1 13 8 1 0 0 1
4 2 19 8 1 0 0 2
3 1 main.$u0 "main.$u0" 0 aedge1.v 0 17 1
2 3 0 14 20002 1 1008 0 0 32 48 1 0
2 4 2c 14 10002 2 900a 3 0 32 18 0 ffffffff 0 0 0 0
2 5 0 15 50005 1 1008 0 0 32 48 1 0
2 6 1 15 10001 0 1410 0 0 32 1 b
2 7 37 15 10005 1 1a 5 6
2 8 68 16 10007 1 1002 0 0 1 18 0 1 0 0 0 0
2 9 1 16 b000b 3 100c 0 0 1 1 a
2 10 29 16 b000b 5 100a 9 0 1 18 0 1 0 0 0 0
2 11 0 16 170017 1 1008 0 0 32 48 1 0
2 12 1 16 120012 2 1018 0 0 32 1 b
2 13 f 16 120017 2 1218 11 12 32 18 0 ffffffff ffffffff 6 0 0
2 14 1 16 e000e 0 1410 0 0 32 1 b
2 15 37 16 e0017 2 3a 13 14
4 4 14 1 11 7 0 4
4 7 15 1 0 8 8 4
4 8 16 1 0 0 10 4
4 10 16 11 0 15 0 4
4 15 16 14 6 10 10 4
3 1 main.$u1 "main.$u1" 0 aedge1.v 0 27 1
2 16 0 20 50008 1 21004 0 0 1 16 0 0
2 17 1 20 10001 0 1410 0 0 1 1 a
2 18 37 20 10008 1 16 16 17
2 19 0 21 20002 1 1008 0 0 32 48 5 0
2 20 2c 21 10002 2 900a 19 0 32 18 0 ffffffff 0 0 0 0
2 21 0 22 50008 1 21008 0 0 1 16 1 0
2 22 1 22 10001 0 1410 0 0 1 1 a
2 23 37 22 10008 1 1a 21 22
2 24 0 23 20002 1 1008 0 0 32 48 5 0
2 25 2c 23 10002 2 900a 24 0 32 18 0 ffffffff 0 0 0 0
2 26 0 24 50008 1 21008 0 0 1 16 1 0
2 27 1 24 10001 0 1410 0 0 1 1 a
2 28 37 24 10008 1 1a 26 27
2 29 0 25 20002 1 1008 0 0 32 48 5 0
2 30 2c 25 10002 2 900a 29 0 32 18 0 ffffffff 0 0 0 0
2 31 0 26 50008 1 21004 0 0 1 16 0 0
2 32 1 26 10001 0 1410 0 0 1 1 a
2 33 37 26 10008 1 16 31 32
4 18 20 1 11 20 20 18
4 20 21 1 0 23 0 18
4 23 22 1 0 25 25 18
4 25 23 1 0 28 0 18
4 28 24 1 0 30 30 18
4 30 25 1 0 33 0 18
4 33 26 1 0 0 0 18
3 1 main.$u2 "main.$u2" 0 aedge1.v 0 36 1
