m255
K4
z2
!s11f vlog 2024.3 2024.09, Sep 10 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/visier/FPGA_Porject/VisierCustom/13.GFSK/par/simulation/questa
vGPSK
2/home/visier/FPGA_Porject/VisierCustom/13.GFSK/rtl/GFSK.v
Z1 !s110 1745566709
!i10b 1
!s100 8idBZD@RDSe[gQI0;c>0L2
IGeXZ`>fK[a;OfeYST5>^P0
R0
w1745566693
8/home/visier/FPGA_Porject/VisierCustom/13.GFSK/rtl/GFSK.v
F/home/visier/FPGA_Porject/VisierCustom/13.GFSK/rtl/GFSK.v
!i122 0
L0 1 18
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 OL;L;2024.3;79
r1
!s85 0
31
Z4 !s108 1745566709.000000
!s107 /home/visier/FPGA_Porject/VisierCustom/13.GFSK/rtl/GFSK.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/visier/FPGA_Porject/VisierCustom/13.GFSK/rtl|/home/visier/FPGA_Porject/VisierCustom/13.GFSK/rtl/GFSK.v|
!i113 0
Z5 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+/home/visier/FPGA_Porject/VisierCustom/13.GFSK/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z6 tCvgOpt 0
n@g@p@s@k
vtest_240314_tb
2/home/visier/FPGA_Porject/VisierCustom/13.GFSK/par/../sim/FSK_tb.v
R1
!i10b 1
!s100 1?I1[>Sg=>bj5[FNT_Q[Q1
IUQLM2AR3V53a1hUQ?<0OJ3
R0
w1745566322
8/home/visier/FPGA_Porject/VisierCustom/13.GFSK/par/../sim/FSK_tb.v
F/home/visier/FPGA_Porject/VisierCustom/13.GFSK/par/../sim/FSK_tb.v
!i122 1
L0 46 41
R2
R3
r1
!s85 0
31
R4
!s107 /home/visier/FPGA_Porject/VisierCustom/13.GFSK/par/../sim/FSK_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/visier/FPGA_Porject/VisierCustom/13.GFSK/par/../sim|/home/visier/FPGA_Porject/VisierCustom/13.GFSK/par/../sim/FSK_tb.v|
!i113 0
R5
!s92 -vlog01compat -work work +incdir+/home/visier/FPGA_Porject/VisierCustom/13.GFSK/par/../sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R6
