// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _pool_yolo26_HH_
#define _pool_yolo26_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "YOLO2_FPGA_mac_muqcK.h"
#include "YOLO2_FPGA_mac_murcU.h"

namespace ap_rtl {

struct pool_yolo26 : public sc_module {
    // Port declarations 38
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<12> > Input_0_address0;
    sc_out< sc_logic > Input_0_ce0;
    sc_in< sc_lv<16> > Input_0_q0;
    sc_out< sc_lv<12> > Input_1_address0;
    sc_out< sc_logic > Input_1_ce0;
    sc_in< sc_lv<16> > Input_1_q0;
    sc_out< sc_lv<12> > Input_2_address0;
    sc_out< sc_logic > Input_2_ce0;
    sc_in< sc_lv<16> > Input_2_q0;
    sc_out< sc_lv<12> > Input_3_address0;
    sc_out< sc_logic > Input_3_ce0;
    sc_in< sc_lv<16> > Input_3_q0;
    sc_out< sc_lv<10> > Output_0_address0;
    sc_out< sc_logic > Output_0_ce0;
    sc_out< sc_logic > Output_0_we0;
    sc_out< sc_lv<32> > Output_0_d0;
    sc_out< sc_lv<10> > Output_1_address0;
    sc_out< sc_logic > Output_1_ce0;
    sc_out< sc_logic > Output_1_we0;
    sc_out< sc_lv<32> > Output_1_d0;
    sc_out< sc_lv<10> > Output_2_address0;
    sc_out< sc_logic > Output_2_ce0;
    sc_out< sc_logic > Output_2_we0;
    sc_out< sc_lv<32> > Output_2_d0;
    sc_out< sc_lv<10> > Output_3_address0;
    sc_out< sc_logic > Output_3_ce0;
    sc_out< sc_logic > Output_3_we0;
    sc_out< sc_lv<32> > Output_3_d0;
    sc_in< sc_lv<32> > Kernel_stride;
    sc_in< sc_lv<32> > TR_MIN;
    sc_in< sc_lv<32> > TC_MIN;
    sc_in< sc_logic > enable;


    // Module declarations
    pool_yolo26(sc_module_name name);
    SC_HAS_PROCESS(pool_yolo26);

    ~pool_yolo26();

    sc_trace_file* mVcdFile;

    YOLO2_FPGA_mac_muqcK<1,1,7,7,7,13>* YOLO2_FPGA_mac_muqcK_U564;
    YOLO2_FPGA_mac_murcU<1,1,6,5,5,10>* YOLO2_FPGA_mac_murcU_U565;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<12> > indvar_flatten3_reg_230;
    sc_signal< sc_lv<5> > p_s_reg_241;
    sc_signal< sc_lv<8> > indvar_flatten4_reg_253;
    sc_signal< sc_lv<4> > indvar_flatten_reg_264;
    sc_signal< sc_lv<5> > p_4_reg_275;
    sc_signal< sc_lv<2> > p_5_reg_286;
    sc_signal< sc_lv<2> > p_6_reg_297;
    sc_signal< sc_lv<1> > enable_read_read_fu_102_p2;
    sc_signal< sc_lv<7> > rhs_V_fu_312_p1;
    sc_signal< sc_lv<7> > rhs_V_reg_916;
    sc_signal< sc_lv<8> > bound8_fu_328_p1;
    sc_signal< sc_lv<8> > bound8_reg_924;
    sc_signal< sc_lv<12> > bound_fu_344_p2;
    sc_signal< sc_lv<12> > bound_reg_929;
    sc_signal< sc_lv<1> > exitcond_flatten4_fu_350_p2;
    sc_signal< sc_lv<1> > exitcond_flatten4_reg_934;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > exitcond_flatten4_reg_934_pp0_iter1_reg;
    sc_signal< sc_lv<1> > exitcond_flatten4_reg_934_pp0_iter2_reg;
    sc_signal< sc_lv<1> > exitcond_flatten4_reg_934_pp0_iter3_reg;
    sc_signal< sc_lv<12> > indvar_flatten_next4_fu_355_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<5> > tr_V_fu_361_p2;
    sc_signal< sc_lv<5> > tr_V_reg_943;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_367_p2;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_948;
    sc_signal< sc_lv<5> > tmp_15_mid2_v_fu_372_p3;
    sc_signal< sc_lv<5> > tmp_15_mid2_v_reg_958;
    sc_signal< sc_lv<5> > tmp_15_mid2_v_reg_958_pp0_iter1_reg;
    sc_signal< sc_lv<5> > tmp_15_mid2_v_reg_958_pp0_iter2_reg;
    sc_signal< sc_lv<5> > tmp_15_mid2_v_reg_958_pp0_iter3_reg;
    sc_signal< sc_lv<1> > not_exitcond_flatten_fu_380_p2;
    sc_signal< sc_lv<1> > not_exitcond_flatten_reg_964;
    sc_signal< sc_lv<1> > exitcond_flatten2_fu_386_p2;
    sc_signal< sc_lv<1> > exitcond_flatten2_reg_971;
    sc_signal< sc_lv<1> > exitcond_flatten_mid_fu_392_p2;
    sc_signal< sc_lv<1> > exitcond_flatten_mid_reg_976;
    sc_signal< sc_lv<1> > tmp_17_fu_398_p2;
    sc_signal< sc_lv<1> > tmp_17_reg_984;
    sc_signal< sc_lv<4> > indvar_flatten_next_fu_410_p3;
    sc_signal< sc_lv<8> > indvar_flatten_next3_fu_424_p3;
    sc_signal< sc_lv<5> > tmp_16_mid2_fu_549_p3;
    sc_signal< sc_lv<5> > tmp_16_mid2_reg_999;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<5> > tmp_16_mid2_reg_999_pp0_iter2_reg;
    sc_signal< sc_lv<5> > tmp_16_mid2_reg_999_pp0_iter3_reg;
    sc_signal< sc_lv<7> > tmp_44_fu_644_p3;
    sc_signal< sc_lv<7> > tmp_44_reg_1005;
    sc_signal< sc_lv<2> > p_5_mid2_fu_666_p3;
    sc_signal< sc_lv<1> > tmp_10_fu_678_p2;
    sc_signal< sc_lv<1> > tmp_10_reg_1015;
    sc_signal< sc_lv<1> > tmp_10_reg_1015_pp0_iter2_reg;
    sc_signal< sc_lv<7> > r_V_5_fu_688_p2;
    sc_signal< sc_lv<7> > r_V_5_reg_1023;
    sc_signal< sc_lv<1> > or_cond_fu_700_p2;
    sc_signal< sc_lv<1> > or_cond_reg_1028;
    sc_signal< sc_lv<1> > or_cond_reg_1028_pp0_iter2_reg;
    sc_signal< sc_lv<1> > or_cond_reg_1028_pp0_iter3_reg;
    sc_signal< sc_lv<2> > j_V_fu_706_p2;
    sc_signal< sc_lv<16> > tmp_0_tmp_0_3_fu_741_p3;
    sc_signal< sc_lv<16> > tmp_0_tmp_0_3_reg_1057;
    sc_signal< sc_lv<16> > tmp_1_1_fu_770_p3;
    sc_signal< sc_lv<16> > tmp_1_1_reg_1062;
    sc_signal< sc_lv<16> > tmp_2_1_fu_799_p3;
    sc_signal< sc_lv<16> > tmp_2_1_reg_1067;
    sc_signal< sc_lv<16> > tmp_3_1_fu_828_p3;
    sc_signal< sc_lv<16> > tmp_3_1_reg_1072;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter1_state3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<5> > ap_phi_mux_p_s_phi_fu_245_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<5> > ap_phi_mux_p_4_phi_fu_279_p4;
    sc_signal< sc_lv<64> > tmp_32_cast_fu_718_p1;
    sc_signal< sc_lv<64> > tmp_29_cast_fu_847_p1;
    sc_signal< sc_lv<16> > tmp_0_3_fu_86;
    sc_signal< sc_lv<16> > tmp_1_2_fu_90;
    sc_signal< sc_lv<16> > tmp_2_2_fu_94;
    sc_signal< sc_lv<16> > tmp_3_2_fu_98;
    sc_signal< sc_lv<2> > Kernel_stride_2b_V_fu_308_p1;
    sc_signal< sc_lv<5> > tmp_37_fu_316_p1;
    sc_signal< sc_lv<7> > tmp_s_fu_320_p3;
    sc_signal< sc_lv<5> > tmp_38_fu_332_p1;
    sc_signal< sc_lv<7> > bound_fu_344_p0;
    sc_signal< sc_lv<5> > bound_fu_344_p1;
    sc_signal< sc_lv<4> > indvar_flatten_op_fu_404_p2;
    sc_signal< sc_lv<8> > indvar_flatten33_op_fu_418_p2;
    sc_signal< sc_lv<2> > r_V_6_fu_436_p0;
    sc_signal< sc_lv<5> > r_V_6_fu_436_p1;
    sc_signal< sc_lv<2> > r_V_fu_445_p0;
    sc_signal< sc_lv<5> > r_V_fu_445_p1;
    sc_signal< sc_lv<7> > rhs_V_6_cast_fu_450_p1;
    sc_signal< sc_lv<7> > r_V_6_fu_436_p2;
    sc_signal< sc_lv<2> > r_V_8_mid1_fu_470_p0;
    sc_signal< sc_lv<5> > r_V_8_mid1_fu_470_p1;
    sc_signal< sc_lv<7> > r_V_8_mid1_fu_470_p2;
    sc_signal< sc_lv<7> > r_V_fu_445_p2;
    sc_signal< sc_lv<1> > tmp_39_fu_489_p1;
    sc_signal< sc_lv<1> > tmp_16_fu_498_p2;
    sc_signal< sc_lv<1> > exitcond_fu_509_p2;
    sc_signal< sc_lv<5> > p_4_mid_fu_460_p3;
    sc_signal< sc_lv<5> > tc_V_fu_520_p2;
    sc_signal< sc_lv<2> > r_V_mid1_fu_537_p0;
    sc_signal< sc_lv<5> > r_V_mid1_fu_537_p1;
    sc_signal< sc_lv<7> > r_V_mid1_fu_537_p2;
    sc_signal< sc_lv<7> > r_V_mid_fu_482_p3;
    sc_signal< sc_lv<1> > exitcond_flatten_not_fu_556_p2;
    sc_signal< sc_lv<1> > p_5_cast_mid_fu_493_p2;
    sc_signal< sc_lv<1> > not_exitcond_flatten_2_fu_561_p2;
    sc_signal< sc_lv<1> > tmp_18_mid_fu_504_p2;
    sc_signal< sc_lv<1> > exitcond4_mid_fu_515_p2;
    sc_signal< sc_lv<2> > p_5_mid_fu_526_p3;
    sc_signal< sc_lv<1> > exitcond4_mid1_fu_578_p2;
    sc_signal< sc_lv<1> > tmp_19_fu_590_p2;
    sc_signal< sc_lv<1> > tmp_40_fu_595_p2;
    sc_signal< sc_lv<2> > i_V_fu_584_p2;
    sc_signal< sc_lv<1> > tmp_41_fu_608_p1;
    sc_signal< sc_lv<1> > p_5_cast_mid3_fu_566_p2;
    sc_signal< sc_lv<7> > rhs_V_6_cast_mid1_fu_620_p1;
    sc_signal< sc_lv<7> > r_V_8_mid2_fu_475_p3;
    sc_signal< sc_lv<7> > r_V_7_fu_454_p2;
    sc_signal< sc_lv<7> > tmp_42_fu_630_p3;
    sc_signal< sc_lv<7> > r_V_9_mid1_fu_624_p2;
    sc_signal< sc_lv<7> > tmp_43_fu_637_p3;
    sc_signal< sc_lv<1> > tmp_18_mid1_fu_652_p2;
    sc_signal< sc_lv<1> > tmp_18_mid3_fu_572_p2;
    sc_signal< sc_lv<2> > p_6_mid2_fu_600_p3;
    sc_signal< sc_lv<1> > tmp_45_fu_674_p1;
    sc_signal< sc_lv<1> > p_5_cast_mid2_fu_612_p3;
    sc_signal< sc_lv<7> > rhs_V_5_cast_fu_684_p1;
    sc_signal< sc_lv<7> > r_V_mid2_fu_542_p3;
    sc_signal< sc_lv<1> > tmp_18_mid2_fu_658_p3;
    sc_signal< sc_lv<1> > tmp_12_fu_694_p2;
    sc_signal< sc_lv<13> > grp_fu_870_p3;
    sc_signal< sc_lv<16> > p_tmp_0_3_fu_728_p3;
    sc_signal< sc_lv<1> > tmp_13_fu_735_p2;
    sc_signal< sc_lv<16> > tmp_1_5_fu_757_p3;
    sc_signal< sc_lv<1> > tmp_52_1_fu_764_p2;
    sc_signal< sc_lv<16> > tmp_2_5_fu_786_p3;
    sc_signal< sc_lv<1> > tmp_52_2_fu_793_p2;
    sc_signal< sc_lv<16> > tmp_3_5_fu_815_p3;
    sc_signal< sc_lv<1> > tmp_52_3_fu_822_p2;
    sc_signal< sc_lv<10> > grp_fu_879_p3;
    sc_signal< sc_lv<7> > grp_fu_870_p0;
    sc_signal< sc_lv<7> > grp_fu_870_p1;
    sc_signal< sc_lv<7> > grp_fu_870_p2;
    sc_signal< sc_lv<6> > grp_fu_879_p0;
    sc_signal< sc_lv<5> > grp_fu_879_p1;
    sc_signal< sc_lv<5> > grp_fu_879_p2;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<12> > bound_fu_344_p00;
    sc_signal< sc_lv<12> > bound_fu_344_p10;
    sc_signal< sc_lv<13> > grp_fu_870_p10;
    sc_signal< sc_lv<13> > grp_fu_870_p20;
    sc_signal< sc_lv<10> > grp_fu_879_p10;
    sc_signal< sc_lv<10> > grp_fu_879_p20;
    sc_signal< sc_lv<7> > r_V_6_fu_436_p10;
    sc_signal< sc_lv<7> > r_V_8_mid1_fu_470_p10;
    sc_signal< sc_lv<7> > r_V_fu_445_p10;
    sc_signal< sc_lv<7> > r_V_mid1_fu_537_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state7;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<12> ap_const_lv12_1;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<4> ap_const_lv4_4;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<16> ap_const_lv16_8001;
    static const sc_lv<13> ap_const_lv13_35;
    static const sc_lv<10> ap_const_lv10_1A;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_Input_0_address0();
    void thread_Input_0_ce0();
    void thread_Input_1_address0();
    void thread_Input_1_ce0();
    void thread_Input_2_address0();
    void thread_Input_2_ce0();
    void thread_Input_3_address0();
    void thread_Input_3_ce0();
    void thread_Kernel_stride_2b_V_fu_308_p1();
    void thread_Output_0_address0();
    void thread_Output_0_ce0();
    void thread_Output_0_d0();
    void thread_Output_0_we0();
    void thread_Output_1_address0();
    void thread_Output_1_ce0();
    void thread_Output_1_d0();
    void thread_Output_1_we0();
    void thread_Output_2_address0();
    void thread_Output_2_ce0();
    void thread_Output_2_d0();
    void thread_Output_2_we0();
    void thread_Output_3_address0();
    void thread_Output_3_ce0();
    void thread_Output_3_d0();
    void thread_Output_3_we0();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state7();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_condition_pp0_exit_iter1_state3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_p_4_phi_fu_279_p4();
    void thread_ap_phi_mux_p_s_phi_fu_245_p4();
    void thread_ap_ready();
    void thread_bound8_fu_328_p1();
    void thread_bound_fu_344_p0();
    void thread_bound_fu_344_p00();
    void thread_bound_fu_344_p1();
    void thread_bound_fu_344_p10();
    void thread_bound_fu_344_p2();
    void thread_enable_read_read_fu_102_p2();
    void thread_exitcond4_mid1_fu_578_p2();
    void thread_exitcond4_mid_fu_515_p2();
    void thread_exitcond_flatten2_fu_386_p2();
    void thread_exitcond_flatten4_fu_350_p2();
    void thread_exitcond_flatten_fu_367_p2();
    void thread_exitcond_flatten_mid_fu_392_p2();
    void thread_exitcond_flatten_not_fu_556_p2();
    void thread_exitcond_fu_509_p2();
    void thread_grp_fu_870_p0();
    void thread_grp_fu_870_p1();
    void thread_grp_fu_870_p10();
    void thread_grp_fu_870_p2();
    void thread_grp_fu_870_p20();
    void thread_grp_fu_879_p0();
    void thread_grp_fu_879_p1();
    void thread_grp_fu_879_p10();
    void thread_grp_fu_879_p2();
    void thread_grp_fu_879_p20();
    void thread_i_V_fu_584_p2();
    void thread_indvar_flatten33_op_fu_418_p2();
    void thread_indvar_flatten_next3_fu_424_p3();
    void thread_indvar_flatten_next4_fu_355_p2();
    void thread_indvar_flatten_next_fu_410_p3();
    void thread_indvar_flatten_op_fu_404_p2();
    void thread_j_V_fu_706_p2();
    void thread_not_exitcond_flatten_2_fu_561_p2();
    void thread_not_exitcond_flatten_fu_380_p2();
    void thread_or_cond_fu_700_p2();
    void thread_p_4_mid_fu_460_p3();
    void thread_p_5_cast_mid2_fu_612_p3();
    void thread_p_5_cast_mid3_fu_566_p2();
    void thread_p_5_cast_mid_fu_493_p2();
    void thread_p_5_mid2_fu_666_p3();
    void thread_p_5_mid_fu_526_p3();
    void thread_p_6_mid2_fu_600_p3();
    void thread_p_tmp_0_3_fu_728_p3();
    void thread_r_V_5_fu_688_p2();
    void thread_r_V_6_fu_436_p0();
    void thread_r_V_6_fu_436_p1();
    void thread_r_V_6_fu_436_p10();
    void thread_r_V_6_fu_436_p2();
    void thread_r_V_7_fu_454_p2();
    void thread_r_V_8_mid1_fu_470_p0();
    void thread_r_V_8_mid1_fu_470_p1();
    void thread_r_V_8_mid1_fu_470_p10();
    void thread_r_V_8_mid1_fu_470_p2();
    void thread_r_V_8_mid2_fu_475_p3();
    void thread_r_V_9_mid1_fu_624_p2();
    void thread_r_V_fu_445_p0();
    void thread_r_V_fu_445_p1();
    void thread_r_V_fu_445_p10();
    void thread_r_V_fu_445_p2();
    void thread_r_V_mid1_fu_537_p0();
    void thread_r_V_mid1_fu_537_p1();
    void thread_r_V_mid1_fu_537_p10();
    void thread_r_V_mid1_fu_537_p2();
    void thread_r_V_mid2_fu_542_p3();
    void thread_r_V_mid_fu_482_p3();
    void thread_rhs_V_5_cast_fu_684_p1();
    void thread_rhs_V_6_cast_fu_450_p1();
    void thread_rhs_V_6_cast_mid1_fu_620_p1();
    void thread_rhs_V_fu_312_p1();
    void thread_tc_V_fu_520_p2();
    void thread_tmp_0_tmp_0_3_fu_741_p3();
    void thread_tmp_10_fu_678_p2();
    void thread_tmp_12_fu_694_p2();
    void thread_tmp_13_fu_735_p2();
    void thread_tmp_15_mid2_v_fu_372_p3();
    void thread_tmp_16_fu_498_p2();
    void thread_tmp_16_mid2_fu_549_p3();
    void thread_tmp_17_fu_398_p2();
    void thread_tmp_18_mid1_fu_652_p2();
    void thread_tmp_18_mid2_fu_658_p3();
    void thread_tmp_18_mid3_fu_572_p2();
    void thread_tmp_18_mid_fu_504_p2();
    void thread_tmp_19_fu_590_p2();
    void thread_tmp_1_1_fu_770_p3();
    void thread_tmp_1_5_fu_757_p3();
    void thread_tmp_29_cast_fu_847_p1();
    void thread_tmp_2_1_fu_799_p3();
    void thread_tmp_2_5_fu_786_p3();
    void thread_tmp_32_cast_fu_718_p1();
    void thread_tmp_37_fu_316_p1();
    void thread_tmp_38_fu_332_p1();
    void thread_tmp_39_fu_489_p1();
    void thread_tmp_3_1_fu_828_p3();
    void thread_tmp_3_5_fu_815_p3();
    void thread_tmp_40_fu_595_p2();
    void thread_tmp_41_fu_608_p1();
    void thread_tmp_42_fu_630_p3();
    void thread_tmp_43_fu_637_p3();
    void thread_tmp_44_fu_644_p3();
    void thread_tmp_45_fu_674_p1();
    void thread_tmp_52_1_fu_764_p2();
    void thread_tmp_52_2_fu_793_p2();
    void thread_tmp_52_3_fu_822_p2();
    void thread_tmp_s_fu_320_p3();
    void thread_tr_V_fu_361_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
