
Processor: PROC1
sim: ** simulation statistics **
sim_num_insn                3103709 # total number of instructions committed
sim_num_refs                1533824 # total number of loads and stores committed
sim_num_loads               1464472 # total number of loads committed
sim_num_stores           69352.0000 # total number of stores committed
sim_num_branches            1308072 # total number of branches committed
sim_elapsed_time                 25 # total simulation time in seconds
sim_inst_rate           124148.3600 # simulation speed (in insts/sec)
sim_total_insn              3108181 # total number of instructions executed
sim_total_refs              1534909 # total number of loads and stores executed
sim_total_loads             1465287 # total number of loads executed
sim_total_stores         69622.0000 # total number of stores executed
sim_total_branches          1309177 # total number of branches executed
sim_cycle                   1574415 # total simulation time in cycles
num_bus_access                  256 # total number of access bus
cycle_wait_bus                  768 # total cycle waiting for bus
cycle_bus_busy                    0 # total cycle waiting (wasted) for bus busy
sim_IPC                      1.9713 # instructions per cycle
sim_CPI                      0.5073 # cycles per instruction
sim_exec_BW                  1.9742 # total instructions (mis-spec + committed) per cycle
sim_IPB                      2.3727 # instruction per branch
IFQ_count                   3643170 # cumulative IFQ occupancy
IFQ_fcount                   286028 # cumulative IFQ full count
ifq_occupancy                2.3140 # avg IFQ occupancy (insn's)
ifq_rate                     1.9742 # avg IFQ dispatch rate (insn/cycle)
ifq_latency                  1.1721 # avg IFQ occupant latency (cycle's)
ifq_full                     0.1817 # fraction of time (cycle's) IFQ was full
RUU_count                  16397901 # cumulative RUU occupancy
RUU_fcount                   259703 # cumulative RUU full count
ruu_occupancy               10.4152 # avg RUU occupancy (insn's)
ruu_rate                     1.9742 # avg RUU dispatch rate (insn/cycle)
ruu_latency                  5.2757 # avg RUU occupant latency (cycle's)
ruu_full                     0.1650 # fraction of time (cycle's) RUU was full
LSQ_count                   7609364 # cumulative LSQ occupancy
LSQ_fcount                      183 # cumulative LSQ full count
lsq_occupancy                4.8331 # avg LSQ occupancy (insn's)
lsq_rate                     1.9742 # avg LSQ dispatch rate (insn/cycle)
lsq_latency                  2.4482 # avg LSQ occupant latency (cycle's)
lsq_full                     0.0001 # fraction of time (cycle's) LSQ was full
bpred_bimod.lookups         1309426 # total number of bpred lookups
bpred_bimod.updates         1308072 # total number of updates
bpred_bimod.addr_hits       1307202 # total number of address-predicted hits
bpred_bimod.dir_hits        1307512 # total number of direction-predicted hits (includes addr-hits)
bpred_bimod.misses              560 # total number of misses
bpred_bimod.jr_hits             704 # total number of address-predicted hits for JR's
bpred_bimod.jr_seen             720 # total number of JR's seen
bpred_bimod.jr_non_ras_hits.PP           28 # total number of address-predicted hits for non-RAS JR's
bpred_bimod.jr_non_ras_seen.PP           33 # total number of non-RAS JR's seen
bpred_bimod.bpred_addr_rate    0.9993 # branch address-prediction rate (i.e., addr-hits/updates)
bpred_bimod.bpred_dir_rate    0.9996 # branch direction-prediction rate (i.e., all-hits/updates)
bpred_bimod.bpred_jr_rate    0.9778 # JR address-prediction rate (i.e., JR addr-hits/JRs seen)
bpred_bimod.bpred_jr_non_ras_rate.PP    0.8485 # non-RAS JR addr-pred rate (ie, non-RAS JR hits/JRs seen)
bpred_bimod.retstack_pushes          787 # total number of address pushed onto ret-addr stack
bpred_bimod.retstack_pops          701 # total number of address popped off of ret-addr stack
bpred_bimod.used_ras.PP          687 # total number of RAS predictions used
bpred_bimod.ras_hits.PP          676 # total number of RAS hits
bpred_bimod.ras_rate.PP    0.9840 # RAS prediction rate (i.e., RAS hits/used RAS)
il1.accesses                3110901 # total number of accesses
il1.hits                    3109051 # total number of hits
il1.misses                     1850 # total number of misses
il1.replacements               1451 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0006 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0005 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses                1475895 # total number of accesses
dl1.hits                    1474414 # total number of hits
dl1.misses                     1481 # total number of misses
dl1.replacements                969 # total number of replacements
dl1.writebacks                  928 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0010 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0007 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0006 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
ul2.accesses                   4259 # total number of accesses
ul2.hits                       3226 # total number of hits
ul2.misses                     1033 # total number of misses
ul2.replacements                  0 # total number of replacements
ul2.writebacks                    0 # total number of writebacks
ul2.invalidations                 0 # total number of invalidations
ul2.miss_rate                0.2425 # miss rate (i.e., misses/ref)
ul2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
ul2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
ul2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses               3110901 # total number of accesses
itlb.hits                   3110888 # total number of hits
itlb.misses                      13 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses               1534069 # total number of accesses
dtlb.hits                   1534048 # total number of hits
dtlb.misses                      21 # total number of misses
dtlb.replacements                 0 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
rename_power            428135.6632 # total power usage of rename unit
bpred_power            1144300.3588 # total power usage of bpred unit
window_power           2495403.0769 # total power usage of instruction window
lsq_power              1811010.3411 # total power usage of load/store queue
regfile_power          3694568.1673 # total power usage of arch. regfile
icache_power           69349477.4096 # total power usage of icache
dcache_power           138292784.0485 # total power usage of dcache
dcache2_power          1508917.8586 # total power usage of dcache2
alu_power              14903361.9235 # total power usage of alu
falu_power             11236661.7676 # total power usage of falu
resultbus_power        2133750.3766 # total power usage of resultbus
clock_power            28260703.5249 # total power usage of clock
avg_rename_power             0.2719 # avg power usage of rename unit
avg_bpred_power              0.7268 # avg power usage of bpred unit
avg_window_power             1.5850 # avg power usage of instruction window
avg_lsq_power                1.1503 # avg power usage of lsq
avg_regfile_power            2.3466 # avg power usage of arch. regfile
avg_icache_power            44.0478 # avg power usage of icache
avg_dcache_power            87.8376 # avg power usage of dcache
avg_dcache2_power            0.9584 # avg power usage of dcache2
avg_alu_power                9.4660 # avg power usage of alu
avg_falu_power               7.1370 # avg power usage of falu
avg_resultbus_power          1.3553 # avg power usage of resultbus
avg_clock_power             17.9500 # avg power usage of clock
fetch_stage_power      70493777.7683 # total power usage of fetch stage
dispatch_stage_power    428135.6632 # total power usage of dispatch stage
issue_stage_power      161145227.6251 # total power usage of issue stage
avg_fetch_power             44.7746 # average power of fetch unit per cycle
avg_dispatch_power           0.2719 # average power of dispatch unit per cycle
avg_issue_power            102.3524 # average power of issue unit per cycle
total_power            264022412.7488 # total power per cycle
avg_total_power_cycle      167.6956 # average total power per cycle
avg_total_power_cycle_nofp_nod2     159.6001 # average total power per cycle
avg_total_power_insn        84.9443 # average total power per insn
avg_total_power_insn_nofp_nod2      80.8437 # average total power per insn
rename_power_cc1        409071.4625 # total power usage of rename unit_cc1
bpred_power_cc1         500764.4327 # total power usage of bpred unit_cc1
window_power_cc1       2366475.1431 # total power usage of instruction window_cc1
lsq_power_cc1           956265.2315 # total power usage of lsq_cc1
regfile_power_cc1      2576970.0229 # total power usage of arch. regfile_cc1
icache_power_cc1       66339413.9356 # total power usage of icache_cc1
dcache_power_cc1       100000114.5030 # total power usage of dcache_cc1
dcache2_power_cc1         3160.9044 # total power usage of dcache2_cc1
alu_power_cc1          3585756.0199 # total power usage of alu_cc1
resultbus_power_cc1    1939050.4247 # total power usage of resultbus_cc1
clock_power_cc1        20710647.4938 # total power usage of clock_cc1
avg_rename_power_cc1         0.2598 # avg power usage of rename unit_cc1
avg_bpred_power_cc1          0.3181 # avg power usage of bpred unit_cc1
avg_window_power_cc1         1.5031 # avg power usage of instruction window_cc1
avg_lsq_power_cc1            0.6074 # avg power usage of lsq_cc1
avg_regfile_power_cc1        1.6368 # avg power usage of arch. regfile_cc1
avg_icache_power_cc1        42.1359 # avg power usage of icache_cc1
avg_dcache_power_cc1        63.5157 # avg power usage of dcache_cc1
avg_dcache2_power_cc1        0.0020 # avg power usage of dcache2_cc1
avg_alu_power_cc1            2.2775 # avg power usage of alu_cc1
avg_resultbus_power_cc1       1.2316 # avg power usage of resultbus_cc1
avg_clock_power_cc1         13.1545 # avg power usage of clock_cc1
fetch_stage_power_cc1  66840178.3682 # total power usage of fetch stage_cc1
dispatch_stage_power_cc1  409071.4625 # total power usage of dispatch stage_cc1
issue_stage_power_cc1  108850822.2267 # total power usage of issue stage_cc1
avg_fetch_power_cc1         42.4540 # average power of fetch unit per cycle_cc1
avg_dispatch_power_cc1       0.2598 # average power of dispatch unit per cycle_cc1
avg_issue_power_cc1         69.1373 # average power of issue unit per cycle_cc1
total_power_cycle_cc1  199387689.5742 # total power per cycle_cc1
avg_total_power_cycle_cc1     126.6424 # average total power per cycle_cc1
avg_total_power_insn_cc1      64.1493 # average total power per insn_cc1
rename_power_cc2        211375.8757 # total power usage of rename unit_cc2
bpred_power_cc2         475591.8128 # total power usage of bpred unit_cc2
window_power_cc2       1976701.0735 # total power usage of instruction window_cc2
lsq_power_cc2           618136.2487 # total power usage of lsq_cc2
regfile_power_cc2       582602.5861 # total power usage of arch. regfile_cc2
icache_power_cc2       66339413.9356 # total power usage of icache_cc2
dcache_power_cc2       64851147.8463 # total power usage of dcache_cc2
dcache2_power_cc2         2041.9068 # total power usage of dcache2_cc2
alu_power_cc2          2860607.1001 # total power usage of alu_cc2
resultbus_power_cc2    1039707.8412 # total power usage of resultbus_cc2
clock_power_cc2        16063556.0873 # total power usage of clock_cc2
avg_rename_power_cc2         0.1343 # avg power usage of rename unit_cc2
avg_bpred_power_cc2          0.3021 # avg power usage of bpred unit_cc2
avg_window_power_cc2         1.2555 # avg power usage of instruction window_cc2
avg_lsq_power_cc2            0.3926 # avg power usage of instruction lsq_cc2
avg_regfile_power_cc2        0.3700 # avg power usage of arch. regfile_cc2
avg_icache_power_cc2        42.1359 # avg power usage of icache_cc2
avg_dcache_power_cc2        41.1906 # avg power usage of dcache_cc2
avg_dcache2_power_cc2        0.0013 # avg power usage of dcache2_cc2
avg_alu_power_cc2            1.8169 # avg power usage of alu_cc2
avg_resultbus_power_cc2       0.6604 # avg power usage of resultbus_cc2
avg_clock_power_cc2         10.2029 # avg power usage of clock_cc2
fetch_stage_power_cc2  66815005.7484 # total power usage of fetch stage_cc2
dispatch_stage_power_cc2  211375.8757 # total power usage of dispatch stage_cc2
issue_stage_power_cc2  71348342.0166 # total power usage of issue stage_cc2
avg_fetch_power_cc2         42.4380 # average power of fetch unit per cycle_cc2
avg_dispatch_power_cc2       0.1343 # average power of dispatch unit per cycle_cc2
avg_issue_power_cc2         45.3174 # average power of issue unit per cycle_cc2
total_power_cycle_cc2  155020882.3141 # total power per cycle_cc2
avg_total_power_cycle_cc2      98.4625 # average total power per cycle_cc2
avg_total_power_insn_cc2      49.8751 # average total power per insn_cc2
rename_power_cc3        213282.2958 # total power usage of rename unit_cc3
bpred_power_cc3         539945.4418 # total power usage of bpred unit_cc3
window_power_cc3       1981154.0482 # total power usage of instruction window_cc3
lsq_power_cc3           702765.5321 # total power usage of lsq_cc3
regfile_power_cc3       672908.3203 # total power usage of arch. regfile_cc3
icache_power_cc3       66640420.2830 # total power usage of icache_cc3
dcache_power_cc3       68689774.0673 # total power usage of dcache_cc3
dcache2_power_cc3       152617.8420 # total power usage of dcache2_cc3
alu_power_cc3          3992367.6905 # total power usage of alu_cc3
resultbus_power_cc3    1044329.1114 # total power usage of resultbus_cc3
clock_power_cc3        16815220.9322 # total power usage of clock_cc3
avg_rename_power_cc3         0.1355 # avg power usage of rename unit_cc3
avg_bpred_power_cc3          0.3429 # avg power usage of bpred unit_cc3
avg_window_power_cc3         1.2583 # avg power usage of instruction window_cc3
avg_lsq_power_cc3            0.4464 # avg power usage of instruction lsq_cc3
avg_regfile_power_cc3        0.4274 # avg power usage of arch. regfile_cc3
avg_icache_power_cc3        42.3271 # avg power usage of icache_cc3
avg_dcache_power_cc3        43.6288 # avg power usage of dcache_cc3
avg_dcache2_power_cc3        0.0969 # avg power usage of dcache2_cc3
avg_alu_power_cc3            2.5358 # avg power usage of alu_cc3
avg_resultbus_power_cc3       0.6633 # avg power usage of resultbus_cc3
avg_clock_power_cc3         10.6803 # avg power usage of clock_cc3
fetch_stage_power_cc3  67180365.7248 # total power usage of fetch stage_cc3
dispatch_stage_power_cc3  213282.2958 # total power usage of dispatch stage_cc3
issue_stage_power_cc3  76563008.2915 # total power usage of issue stage_cc3
avg_fetch_power_cc3         42.6700 # average power of fetch unit per cycle_cc3
avg_dispatch_power_cc3       0.1355 # average power of dispatch unit per cycle_cc3
avg_issue_power_cc3         48.6295 # average power of issue unit per cycle_cc3
total_power_cycle_cc3  161444785.5647 # total power per cycle_cc3
avg_total_power_cycle_cc3     102.5427 # average total power per cycle_cc3
avg_total_power_insn_cc3      51.9419 # average total power per insn_cc3
total_rename_access         3107716 # total number accesses of rename unit
total_bpred_access          1308072 # total number accesses of bpred unit
total_window_access        12376036 # total number accesses of instruction window
total_lsq_access            1592253 # total number accesses of load/store queue
total_regfile_access        3278535 # total number accesses of arch. regfile
total_icache_access         3111414 # total number accesses of icache
total_dcache_access         1475895 # total number accesses of dcache
total_dcache2_access           4259 # total number accesses of dcache2
total_alu_access            2455388 # total number accesses of alu
total_resultbus_access      3261023 # total number accesses of resultbus
avg_rename_access            1.9739 # avg number accesses of rename unit
avg_bpred_access             0.8308 # avg number accesses of bpred unit
avg_window_access            7.8607 # avg number accesses of instruction window
avg_lsq_access               1.0113 # avg number accesses of lsq
avg_regfile_access           2.0824 # avg number accesses of arch. regfile
avg_icache_access            1.9762 # avg number accesses of icache
avg_dcache_access            0.9374 # avg number accesses of dcache
avg_dcache2_access           0.0027 # avg number accesses of dcache2
avg_alu_access               1.5596 # avg number accesses of alu
avg_resultbus_access         2.0713 # avg number accesses of resultbus
max_rename_access                 4 # max number accesses of rename unit
max_bpred_access                  3 # max number accesses of bpred unit
max_window_access                16 # max number accesses of instruction window
max_lsq_access                    4 # max number accesses of load/store queue
max_regfile_access               10 # max number accesses of arch. regfile
max_icache_access                 4 # max number accesses of icache
max_dcache_access                 4 # max number accesses of dcache
max_dcache2_access                4 # max number accesses of dcache2
max_alu_access                    2 # max number accesses of alu
max_resultbus_access              6 # max number accesses of resultbus
max_cycle_power_cc1        242.1583 # maximum cycle power usage of cc1
max_cycle_power_cc2        237.0711 # maximum cycle power usage of cc2
max_cycle_power_cc3        238.3111 # maximum cycle power usage of cc3
sim_invalid_addrs                 0 # total non-speculative bogus addresses seen (debug var)
ld_text_base             0x00400000 # program text (code) segment base
ld_text_size                  75120 # program text (code) size in bytes
ld_data_base             0x10000000 # program initialized data segment base
ld_data_size                   8368 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base            0x7fffc000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry            0x00400140 # program entry point (initial PC)
ld_environ_base          0x7fff8000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                   36 # total number of pages allocated
mem.page_mem                   144k # total size of memory pages allocated
mem.ptab_misses                  36 # total first level page table misses
mem.ptab_accesses           9556914 # total page table accesses
mem.ptab_miss_rate           0.0000 # first level page table miss rate

