

================================================================
== Vivado HLS Report for 'parallel_017'
================================================================
* Date:           Mon Jun 22 03:30:43 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        SVM
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.684 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      142|      142| 1.420 us | 1.420 us |  142|  142|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      140|      140|        14|          1|          1|   128|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     34|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     10|     420|   1245|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     66|    -|
|Register         |        0|      -|     227|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     10|     647|   1409|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      4|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |svmResult_fexp_32cud_U13  |svmResult_fexp_32cud  |        0|      7|  277|  924|    0|
    |svmResult_fmul_32bkb_U12  |svmResult_fmul_32bkb  |        0|      3|  143|  321|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|     10|  420| 1245|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |i_fu_76_p2               |     +    |      0|  0|  15|           8|           1|
    |icmp_ln50_fu_70_p2       |   icmp   |      0|  0|  13|           8|           9|
    |ap_block_state1          |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0|  34|          20|          14|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  21|          4|    1|          4|
    |ap_done                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter13     |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_51_p4  |   9|          2|    8|         16|
    |i_0_reg_47                   |   9|          2|    8|         16|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  66|         14|   20|         42|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |   1|   0|    1|          0|
    |i_0_reg_47                |   8|   0|    8|          0|
    |i_reg_91                  |   8|   0|    8|          0|
    |icmp_ln50_reg_87          |   1|   0|    1|          0|
    |tmp_7_reg_96              |  32|   0|   32|          0|
    |tmp_8_reg_101             |  32|   0|   32|          0|
    |i_0_reg_47                |  64|  32|    8|          0|
    |icmp_ln50_reg_87          |  64|  32|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 227|  64|  108|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |     parallel_017     | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |     parallel_017     | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |     parallel_017     | return value |
|ap_done                        | out |    1| ap_ctrl_hs |     parallel_017     | return value |
|ap_continue                    |  in |    1| ap_ctrl_hs |     parallel_017     | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |     parallel_017     | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |     parallel_017     | return value |
|temp_l111_2_i2_array_address0  | out |    7|  ap_memory | temp_l111_2_i2_array |     array    |
|temp_l111_2_i2_array_ce0       | out |    1|  ap_memory | temp_l111_2_i2_array |     array    |
|temp_l111_2_i2_array_we0       | out |    1|  ap_memory | temp_l111_2_i2_array |     array    |
|temp_l111_2_i2_array_d0        | out |   32|  ap_memory | temp_l111_2_i2_array |     array    |
+-------------------------------+-----+-----+------------+----------------------+--------------+

