<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\datos\proyectos\42_Tang_Nano_9k\30_T_Mapper_MSX_nuevas_tang\impl\gwsynthesis\T_Mapper_MSX.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\datos\proyectos\42_Tang_Nano_9k\30_T_Mapper_MSX_nuevas_tang\tang9k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\datos\proyectos\42_Tang_Nano_9k\30_T_Mapper_MSX_nuevas_tang\timing.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.10</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Jul 10 12:33:30 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1303</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>733</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>96</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>98</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>3</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clock_27m</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>ex_clk_27m </td>
</tr>
<tr>
<td>clock_72m</td>
<td>Generated</td>
<td>13.889</td>
<td>72.000
<td>0.000</td>
<td>6.944</td>
<td>ex_clk_27m </td>
<td>clock_27m</td>
<td>clk_72m </td>
</tr>
<tr>
<td>mapper_reg_write</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>mapper_reg_write_s1/F </td>
</tr>
<tr>
<td>clock1/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>13.889</td>
<td>72.000
<td>3.472</td>
<td>10.417</td>
<td>ex_clk_27m_ibuf/I</td>
<td>clock_27m</td>
<td>clock1/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>clock1/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>27.778</td>
<td>36.000
<td>0.000</td>
<td>13.889</td>
<td>ex_clk_27m_ibuf/I</td>
<td>clock_27m</td>
<td>clock1/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>clock1/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>41.667</td>
<td>24.000
<td>0.000</td>
<td>20.833</td>
<td>ex_clk_27m_ibuf/I</td>
<td>clock_27m</td>
<td>clock1/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clock_27m</td>
<td>27.000(MHz)</td>
<td>160.752(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clock_72m</td>
<td>72.000(MHz)</td>
<td>125.543(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of mapper_reg_write!</h4>
<h4>No timing paths to get frequency of clock1/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clock1/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clock1/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clock_27m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_27m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_72m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_72m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>mapper_reg_write</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>mapper_reg_write</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock1/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock1/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock1/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock1/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock1/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock1/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-3.205</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_2_s1/CE</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-0.817</td>
<td>4.505</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-3.205</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_3_s1/CE</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-0.817</td>
<td>4.505</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-3.172</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_4_s1/CE</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-0.817</td>
<td>4.472</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-3.150</td>
<td>mapper_reg0_2_s1/Q</td>
<td>psram_addr_16_s0/D</td>
<td>mapper_reg_write:[F]</td>
<td>clock_72m:[R]</td>
<td>0.555</td>
<td>0.817</td>
<td>2.457</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-3.150</td>
<td>mapper_reg0_5_s1/Q</td>
<td>psram_addr_19_s0/D</td>
<td>mapper_reg_write:[F]</td>
<td>clock_72m:[R]</td>
<td>0.555</td>
<td>0.817</td>
<td>2.457</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-3.074</td>
<td>mapper_reg1_1_s1/Q</td>
<td>psram_addr_15_s0/D</td>
<td>mapper_reg_write:[F]</td>
<td>clock_72m:[R]</td>
<td>0.555</td>
<td>0.817</td>
<td>2.382</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-2.940</td>
<td>mapper_reg1_0_s1/Q</td>
<td>psram_addr_14_s0/D</td>
<td>mapper_reg_write:[F]</td>
<td>clock_72m:[R]</td>
<td>0.555</td>
<td>0.817</td>
<td>2.247</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-2.940</td>
<td>mapper_reg3_3_s1/Q</td>
<td>psram_addr_17_s0/D</td>
<td>mapper_reg_write:[F]</td>
<td>clock_72m:[R]</td>
<td>0.555</td>
<td>0.817</td>
<td>2.247</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-2.940</td>
<td>mapper_reg1_4_s1/Q</td>
<td>psram_addr_18_s0/D</td>
<td>mapper_reg_write:[F]</td>
<td>clock_72m:[R]</td>
<td>0.555</td>
<td>0.817</td>
<td>2.247</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-2.834</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_0_s1/CE</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-0.817</td>
<td>4.133</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-2.834</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_5_s1/CE</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-0.817</td>
<td>4.133</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-2.832</td>
<td>mapper_reg0_6_s1/Q</td>
<td>psram_addr_20_s0/D</td>
<td>mapper_reg_write:[F]</td>
<td>clock_72m:[R]</td>
<td>0.555</td>
<td>0.817</td>
<td>2.140</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-2.832</td>
<td>mapper_reg1_7_s1/Q</td>
<td>psram_addr_21_s0/D</td>
<td>mapper_reg_write:[F]</td>
<td>clock_72m:[R]</td>
<td>0.555</td>
<td>0.817</td>
<td>2.140</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-2.751</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_1_s1/CE</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-0.817</td>
<td>4.051</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-2.751</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_6_s1/CE</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-0.817</td>
<td>4.051</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-2.751</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_7_s1/CE</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-0.817</td>
<td>4.051</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-2.436</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_1_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-0.817</td>
<td>3.379</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-2.436</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_4_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-0.817</td>
<td>3.379</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-2.436</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_7_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-0.817</td>
<td>3.379</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-2.122</td>
<td>denoise8_4/denoise_8[6].denoise8/data_out_s0/Q</td>
<td>mapper_reg0_6_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-0.817</td>
<td>3.065</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-2.118</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
<td>mapper_reg2_0_s1/CE</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-0.817</td>
<td>3.418</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-2.118</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
<td>mapper_reg2_1_s1/CE</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-0.817</td>
<td>3.418</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-2.118</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
<td>mapper_reg2_5_s1/CE</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-0.817</td>
<td>3.418</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-1.963</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
<td>mapper_reg0_2_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-0.817</td>
<td>2.906</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-1.963</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
<td>mapper_reg0_3_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-0.817</td>
<td>2.906</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.353</td>
<td>denoise8_4/denoise_8[7].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_7_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-0.594</td>
<td>0.976</td>
</tr>
<tr>
<td>2</td>
<td>0.361</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_2_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-0.594</td>
<td>0.985</td>
</tr>
<tr>
<td>3</td>
<td>0.361</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_3_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-0.594</td>
<td>0.985</td>
</tr>
<tr>
<td>4</td>
<td>0.361</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
<td>mapper_reg2_2_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-0.594</td>
<td>0.985</td>
</tr>
<tr>
<td>5</td>
<td>0.361</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
<td>mapper_reg2_3_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-0.594</td>
<td>0.985</td>
</tr>
<tr>
<td>6</td>
<td>0.361</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
<td>mapper_reg2_4_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-0.594</td>
<td>0.985</td>
</tr>
<tr>
<td>7</td>
<td>0.507</td>
<td>denoise8_4/denoise_8[5].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_5_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-0.594</td>
<td>1.130</td>
</tr>
<tr>
<td>8</td>
<td>0.639</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
<td>mapper_reg0_0_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-0.594</td>
<td>1.263</td>
</tr>
<tr>
<td>9</td>
<td>0.639</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
<td>mapper_reg0_5_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-0.594</td>
<td>1.263</td>
</tr>
<tr>
<td>10</td>
<td>0.644</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
<td>mapper_reg0_1_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-0.594</td>
<td>1.267</td>
</tr>
<tr>
<td>11</td>
<td>0.644</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_0_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-0.594</td>
<td>1.267</td>
</tr>
<tr>
<td>12</td>
<td>0.644</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_5_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-0.594</td>
<td>1.267</td>
</tr>
<tr>
<td>13</td>
<td>0.655</td>
<td>denoise8_4/denoise_8[2].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_2_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-0.594</td>
<td>1.279</td>
</tr>
<tr>
<td>14</td>
<td>0.655</td>
<td>denoise8_4/denoise_8[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_3_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-0.594</td>
<td>1.279</td>
</tr>
<tr>
<td>15</td>
<td>0.663</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
<td>mapper_reg0_6_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-0.594</td>
<td>1.287</td>
</tr>
<tr>
<td>16</td>
<td>0.672</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
<td>mapper_reg0_7_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-0.594</td>
<td>1.296</td>
</tr>
<tr>
<td>17</td>
<td>0.672</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_4_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-0.594</td>
<td>1.296</td>
</tr>
<tr>
<td>18</td>
<td>0.672</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
<td>mapper_reg0_4_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-0.594</td>
<td>1.296</td>
</tr>
<tr>
<td>19</td>
<td>0.676</td>
<td>denoise8_4/denoise_8[4].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_4_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-0.594</td>
<td>1.300</td>
</tr>
<tr>
<td>20</td>
<td>0.678</td>
<td>denoise8_4/denoise_8[5].denoise8/data_out_s0/Q</td>
<td>mapper_reg2_5_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-0.594</td>
<td>1.302</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>mono1/counter_0_s0/Q</td>
<td>mono1/counter_0_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.712</td>
<td>fsm_status_3_s0/Q</td>
<td>fsm_status_3_s0/D</td>
<td>clock_72m:[R]</td>
<td>clock_72m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>23</td>
<td>0.730</td>
<td>pram1/rst_cnt_3_s0/Q</td>
<td>pram1/rst_cnt_3_s0/D</td>
<td>clock_72m:[R]</td>
<td>clock_72m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>24</td>
<td>0.730</td>
<td>pram1/rst_cnt_7_s0/Q</td>
<td>pram1/rst_cnt_7_s0/D</td>
<td>clock_72m:[R]</td>
<td>clock_72m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>25</td>
<td>0.730</td>
<td>pram1/rst_cnt_9_s0/Q</td>
<td>pram1/rst_cnt_9_s0/D</td>
<td>clock_72m:[R]</td>
<td>clock_72m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-1.948</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_0_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-0.817</td>
<td>3.248</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-1.948</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_5_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-0.817</td>
<td>3.248</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-1.464</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_1_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-0.817</td>
<td>2.763</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-1.464</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg2_0_s1/PRESET</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-0.817</td>
<td>2.763</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-1.464</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg2_1_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-0.817</td>
<td>2.763</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-1.464</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg2_5_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-0.817</td>
<td>2.763</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-1.306</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_1_s1/PRESET</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-0.817</td>
<td>2.606</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-1.306</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_4_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-0.817</td>
<td>2.606</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-1.306</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_7_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-0.817</td>
<td>2.606</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-0.961</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_2_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-0.817</td>
<td>2.260</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-0.961</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_3_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-0.817</td>
<td>2.260</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-0.817</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_6_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-0.817</td>
<td>2.117</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-0.817</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_7_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-0.817</td>
<td>2.117</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-0.817</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg2_6_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-0.817</td>
<td>2.117</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-0.817</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg2_7_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-0.817</td>
<td>2.117</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-0.817</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_6_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-0.817</td>
<td>2.117</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-0.817</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg0_2_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-0.817</td>
<td>2.117</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-0.817</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg0_3_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-0.817</td>
<td>2.117</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-0.484</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_2_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-0.817</td>
<td>1.783</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-0.484</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_3_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-0.817</td>
<td>1.783</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-0.484</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg0_0_s1/PRESET</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-0.817</td>
<td>1.783</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-0.484</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg0_5_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-0.817</td>
<td>1.783</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-0.009</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg0_1_s1/PRESET</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-0.817</td>
<td>1.309</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-0.009</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_0_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-0.817</td>
<td>1.309</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-0.009</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_5_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-0.817</td>
<td>1.309</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-0.058</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg2_2_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-0.594</td>
<td>0.581</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-0.058</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg2_3_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-0.594</td>
<td>0.581</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-0.058</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg2_4_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-0.594</td>
<td>0.581</td>
</tr>
<tr>
<td>4</td>
<td>0.199</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg0_6_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-0.594</td>
<td>0.838</td>
</tr>
<tr>
<td>5</td>
<td>0.209</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg0_1_s1/PRESET</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-0.594</td>
<td>0.848</td>
</tr>
<tr>
<td>6</td>
<td>0.209</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_0_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-0.594</td>
<td>0.848</td>
</tr>
<tr>
<td>7</td>
<td>0.209</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_5_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-0.594</td>
<td>0.848</td>
</tr>
<tr>
<td>8</td>
<td>0.277</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg0_7_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-0.594</td>
<td>0.916</td>
</tr>
<tr>
<td>9</td>
<td>0.277</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_4_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-0.594</td>
<td>0.916</td>
</tr>
<tr>
<td>10</td>
<td>0.277</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg0_4_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-0.594</td>
<td>0.916</td>
</tr>
<tr>
<td>11</td>
<td>0.467</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_2_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-0.594</td>
<td>1.106</td>
</tr>
<tr>
<td>12</td>
<td>0.467</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_3_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-0.594</td>
<td>1.106</td>
</tr>
<tr>
<td>13</td>
<td>0.467</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg0_0_s1/PRESET</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-0.594</td>
<td>1.106</td>
</tr>
<tr>
<td>14</td>
<td>0.467</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg0_5_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-0.594</td>
<td>1.106</td>
</tr>
<tr>
<td>15</td>
<td>0.786</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_6_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-0.594</td>
<td>1.425</td>
</tr>
<tr>
<td>16</td>
<td>0.786</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_7_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-0.594</td>
<td>1.425</td>
</tr>
<tr>
<td>17</td>
<td>0.786</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg2_6_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-0.594</td>
<td>1.425</td>
</tr>
<tr>
<td>18</td>
<td>0.786</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg2_7_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-0.594</td>
<td>1.425</td>
</tr>
<tr>
<td>19</td>
<td>0.786</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_6_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-0.594</td>
<td>1.425</td>
</tr>
<tr>
<td>20</td>
<td>0.786</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg0_2_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-0.594</td>
<td>1.425</td>
</tr>
<tr>
<td>21</td>
<td>0.786</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg0_3_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-0.594</td>
<td>1.425</td>
</tr>
<tr>
<td>22</td>
<td>0.808</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_2_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-0.594</td>
<td>1.447</td>
</tr>
<tr>
<td>23</td>
<td>0.808</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_3_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-0.594</td>
<td>1.447</td>
</tr>
<tr>
<td>24</td>
<td>1.054</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_1_s1/PRESET</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-0.594</td>
<td>1.692</td>
</tr>
<tr>
<td>25</td>
<td>1.054</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_4_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-0.594</td>
<td>1.692</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>5.617</td>
<td>6.867</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_72m</td>
<td>fsm_status_3_s0</td>
</tr>
<tr>
<td>2</td>
<td>5.617</td>
<td>6.867</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_72m</td>
<td>fsm_status_2_s0</td>
</tr>
<tr>
<td>3</td>
<td>5.617</td>
<td>6.867</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_72m</td>
<td>fsm_status_1_s0</td>
</tr>
<tr>
<td>4</td>
<td>5.617</td>
<td>6.867</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_72m</td>
<td>fsm_status_0_s0</td>
</tr>
<tr>
<td>5</td>
<td>5.617</td>
<td>6.867</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_72m</td>
<td>fsm_addr_15_s0</td>
</tr>
<tr>
<td>6</td>
<td>5.617</td>
<td>6.867</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_72m</td>
<td>psram_addr_13_s0</td>
</tr>
<tr>
<td>7</td>
<td>5.617</td>
<td>6.867</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_72m</td>
<td>denoise8_2/denoise_8[3].denoise8/data_prev_s1</td>
</tr>
<tr>
<td>8</td>
<td>5.617</td>
<td>6.867</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_72m</td>
<td>pram1/dout_11_s0</td>
</tr>
<tr>
<td>9</td>
<td>5.617</td>
<td>6.867</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_72m</td>
<td>pram1/dout_12_s0</td>
</tr>
<tr>
<td>10</td>
<td>5.617</td>
<td>6.867</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_72m</td>
<td>denoise8_2/denoise_8[3].denoise8/data_out_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>74.193</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>70.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R13C27[1][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.968</td>
<td>1.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td>n294_s5/I0</td>
</tr>
<tr>
<td>73.029</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R16C30[1][A]</td>
<td style=" background: #97FFFF;">n294_s5/F</td>
</tr>
<tr>
<td>74.193</td>
<td>1.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" font-weight:bold;">mapper_reg3_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.061</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>mapper_reg3_2_s1/G</td>
</tr>
<tr>
<td>71.031</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_2_s1</td>
</tr>
<tr>
<td>70.988</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>mapper_reg3_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 23.553%; route: 2.985, 66.273%; tC2Q: 0.458, 10.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.061, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>74.193</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>70.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R13C27[1][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.968</td>
<td>1.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td>n294_s5/I0</td>
</tr>
<tr>
<td>73.029</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R16C30[1][A]</td>
<td style=" background: #97FFFF;">n294_s5/F</td>
</tr>
<tr>
<td>74.193</td>
<td>1.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td style=" font-weight:bold;">mapper_reg3_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.061</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>mapper_reg3_3_s1/G</td>
</tr>
<tr>
<td>71.031</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_3_s1</td>
</tr>
<tr>
<td>70.988</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>mapper_reg3_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 23.553%; route: 2.985, 66.273%; tC2Q: 0.458, 10.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.061, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.172</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>74.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>70.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R13C27[1][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.968</td>
<td>1.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td>n294_s5/I0</td>
</tr>
<tr>
<td>73.029</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R16C30[1][A]</td>
<td style=" background: #97FFFF;">n294_s5/F</td>
</tr>
<tr>
<td>74.160</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[2][A]</td>
<td style=" font-weight:bold;">mapper_reg3_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.061</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[2][A]</td>
<td>mapper_reg3_4_s1/G</td>
</tr>
<tr>
<td>71.031</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_4_s1</td>
</tr>
<tr>
<td>70.988</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C30[2][A]</td>
<td>mapper_reg3_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 23.728%; route: 2.952, 66.022%; tC2Q: 0.458, 10.250%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.061, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>433.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>430.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>mapper_reg0_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_addr_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_72m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>430.000</td>
<td>430.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>430.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>430.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>431.061</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[2][A]</td>
<td>mapper_reg0_2_s1/G</td>
</tr>
<tr>
<td>431.520</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R15C30[2][A]</td>
<td style=" font-weight:bold;">mapper_reg0_2_s1/Q</td>
</tr>
<tr>
<td>432.323</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>n336_s6/I0</td>
</tr>
<tr>
<td>433.355</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">n336_s6/F</td>
</tr>
<tr>
<td>433.355</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>n336_s5/I0</td>
</tr>
<tr>
<td>433.504</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">n336_s5/O</td>
</tr>
<tr>
<td>433.519</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" font-weight:bold;">psram_addr_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>430.555</td>
<td>430.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>430.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>430.555</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>430.799</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>psram_addr_16_s0/CLK</td>
</tr>
<tr>
<td>430.769</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_addr_16_s0</td>
</tr>
<tr>
<td>430.369</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>psram_addr_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.817</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.061, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.181, 48.059%; route: 0.818, 33.290%; tC2Q: 0.458, 18.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>433.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>430.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>mapper_reg0_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_addr_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_72m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>430.000</td>
<td>430.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>430.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>430.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>431.061</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td>mapper_reg0_5_s1/G</td>
</tr>
<tr>
<td>431.520</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td style=" font-weight:bold;">mapper_reg0_5_s1/Q</td>
</tr>
<tr>
<td>432.323</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>n333_s6/I0</td>
</tr>
<tr>
<td>433.355</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">n333_s6/F</td>
</tr>
<tr>
<td>433.355</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>n333_s5/I0</td>
</tr>
<tr>
<td>433.504</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">n333_s5/O</td>
</tr>
<tr>
<td>433.519</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">psram_addr_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>430.555</td>
<td>430.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>430.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>430.555</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>430.799</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>psram_addr_19_s0/CLK</td>
</tr>
<tr>
<td>430.769</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_addr_19_s0</td>
</tr>
<tr>
<td>430.369</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>psram_addr_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.817</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.061, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.181, 48.059%; route: 0.818, 33.290%; tC2Q: 0.458, 18.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>433.444</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>430.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>mapper_reg1_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_addr_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_72m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>430.000</td>
<td>430.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>430.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>430.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>431.061</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>mapper_reg1_1_s1/G</td>
</tr>
<tr>
<td>431.520</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td style=" font-weight:bold;">mapper_reg1_1_s1/Q</td>
</tr>
<tr>
<td>432.653</td>
<td>1.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][A]</td>
<td>n337_s6/I1</td>
</tr>
<tr>
<td>433.279</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][A]</td>
<td style=" background: #97FFFF;">n337_s6/F</td>
</tr>
<tr>
<td>433.279</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][A]</td>
<td>n337_s5/I0</td>
</tr>
<tr>
<td>433.428</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][A]</td>
<td style=" background: #97FFFF;">n337_s5/O</td>
</tr>
<tr>
<td>433.444</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][A]</td>
<td style=" font-weight:bold;">psram_addr_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>430.555</td>
<td>430.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>430.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>430.555</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>430.799</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][A]</td>
<td>psram_addr_15_s0/CLK</td>
</tr>
<tr>
<td>430.769</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_addr_15_s0</td>
</tr>
<tr>
<td>430.369</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C28[2][A]</td>
<td>psram_addr_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.817</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.061, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.775, 32.533%; route: 1.149, 48.228%; tC2Q: 0.458, 19.240%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>433.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>430.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>mapper_reg1_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_addr_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_72m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>430.000</td>
<td>430.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>430.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>430.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>431.061</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>mapper_reg1_0_s1/G</td>
</tr>
<tr>
<td>431.520</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td style=" font-weight:bold;">mapper_reg1_0_s1/Q</td>
</tr>
<tr>
<td>432.323</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>n338_s6/I1</td>
</tr>
<tr>
<td>433.145</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td style=" background: #97FFFF;">n338_s6/F</td>
</tr>
<tr>
<td>433.145</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>n338_s5/I0</td>
</tr>
<tr>
<td>433.294</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td style=" background: #97FFFF;">n338_s5/O</td>
</tr>
<tr>
<td>433.309</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td style=" font-weight:bold;">psram_addr_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>430.555</td>
<td>430.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>430.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>430.555</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>430.799</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>psram_addr_14_s0/CLK</td>
</tr>
<tr>
<td>430.769</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_addr_14_s0</td>
</tr>
<tr>
<td>430.369</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>psram_addr_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.817</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.061, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.971, 43.205%; route: 0.818, 36.401%; tC2Q: 0.458, 20.394%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>433.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>430.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>mapper_reg3_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_addr_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_72m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>430.000</td>
<td>430.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>430.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>430.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>431.061</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>mapper_reg3_3_s1/G</td>
</tr>
<tr>
<td>431.520</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td style=" font-weight:bold;">mapper_reg3_3_s1/Q</td>
</tr>
<tr>
<td>432.323</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>n335_s7/I1</td>
</tr>
<tr>
<td>433.145</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">n335_s7/F</td>
</tr>
<tr>
<td>433.145</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>n335_s5/I1</td>
</tr>
<tr>
<td>433.294</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">n335_s5/O</td>
</tr>
<tr>
<td>433.309</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">psram_addr_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>430.555</td>
<td>430.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>430.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>430.555</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>430.799</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>psram_addr_17_s0/CLK</td>
</tr>
<tr>
<td>430.769</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_addr_17_s0</td>
</tr>
<tr>
<td>430.369</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>psram_addr_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.817</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.061, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.971, 43.205%; route: 0.818, 36.401%; tC2Q: 0.458, 20.394%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>433.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>430.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>mapper_reg1_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_addr_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_72m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>430.000</td>
<td>430.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>430.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>430.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>431.061</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[2][B]</td>
<td>mapper_reg1_4_s1/G</td>
</tr>
<tr>
<td>431.520</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R16C30[2][B]</td>
<td style=" font-weight:bold;">mapper_reg1_4_s1/Q</td>
</tr>
<tr>
<td>432.323</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>n334_s6/I1</td>
</tr>
<tr>
<td>433.145</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td style=" background: #97FFFF;">n334_s6/F</td>
</tr>
<tr>
<td>433.145</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>n334_s5/I0</td>
</tr>
<tr>
<td>433.294</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td style=" background: #97FFFF;">n334_s5/O</td>
</tr>
<tr>
<td>433.309</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td style=" font-weight:bold;">psram_addr_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>430.555</td>
<td>430.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>430.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>430.555</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>430.799</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>psram_addr_18_s0/CLK</td>
</tr>
<tr>
<td>430.769</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_addr_18_s0</td>
</tr>
<tr>
<td>430.369</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>psram_addr_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.817</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.061, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.971, 43.205%; route: 0.818, 36.401%; tC2Q: 0.458, 20.394%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.834</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>73.822</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>70.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R13C27[1][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.968</td>
<td>1.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td>n294_s5/I0</td>
</tr>
<tr>
<td>73.029</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R16C30[1][A]</td>
<td style=" background: #97FFFF;">n294_s5/F</td>
</tr>
<tr>
<td>73.822</td>
<td>0.792</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" font-weight:bold;">mapper_reg3_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.061</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>mapper_reg3_0_s1/G</td>
</tr>
<tr>
<td>71.031</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_0_s1</td>
</tr>
<tr>
<td>70.988</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>mapper_reg3_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 25.670%; route: 2.614, 63.241%; tC2Q: 0.458, 11.089%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.061, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.834</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>73.822</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>70.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R13C27[1][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.968</td>
<td>1.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td>n294_s5/I0</td>
</tr>
<tr>
<td>73.029</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R16C30[1][A]</td>
<td style=" background: #97FFFF;">n294_s5/F</td>
</tr>
<tr>
<td>73.822</td>
<td>0.792</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" font-weight:bold;">mapper_reg3_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.061</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>mapper_reg3_5_s1/G</td>
</tr>
<tr>
<td>71.031</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_5_s1</td>
</tr>
<tr>
<td>70.988</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>mapper_reg3_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 25.670%; route: 2.614, 63.241%; tC2Q: 0.458, 11.089%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.061, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.832</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>433.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>430.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>mapper_reg0_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_addr_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_72m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>430.000</td>
<td>430.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>430.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>430.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>431.061</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>mapper_reg0_6_s1/G</td>
</tr>
<tr>
<td>431.520</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" font-weight:bold;">mapper_reg0_6_s1/Q</td>
</tr>
<tr>
<td>431.938</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>n332_s6/I0</td>
</tr>
<tr>
<td>433.037</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">n332_s6/F</td>
</tr>
<tr>
<td>433.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>n332_s5/I0</td>
</tr>
<tr>
<td>433.186</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">n332_s5/O</td>
</tr>
<tr>
<td>433.201</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" font-weight:bold;">psram_addr_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>430.555</td>
<td>430.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>430.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>430.555</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>430.799</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>psram_addr_20_s0/CLK</td>
</tr>
<tr>
<td>430.769</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_addr_20_s0</td>
</tr>
<tr>
<td>430.369</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>psram_addr_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.817</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.061, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.248, 58.318%; route: 0.434, 20.264%; tC2Q: 0.458, 21.418%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.832</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>433.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>430.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>mapper_reg1_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_addr_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_72m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>430.000</td>
<td>430.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>430.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>430.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>431.061</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[2][A]</td>
<td>mapper_reg1_7_s1/G</td>
</tr>
<tr>
<td>431.520</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R16C30[2][A]</td>
<td style=" font-weight:bold;">mapper_reg1_7_s1/Q</td>
</tr>
<tr>
<td>431.938</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>n331_s6/I1</td>
</tr>
<tr>
<td>433.037</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td style=" background: #97FFFF;">n331_s6/F</td>
</tr>
<tr>
<td>433.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>n331_s5/I0</td>
</tr>
<tr>
<td>433.186</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td style=" background: #97FFFF;">n331_s5/O</td>
</tr>
<tr>
<td>433.201</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td style=" font-weight:bold;">psram_addr_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>430.555</td>
<td>430.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>430.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>430.555</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>430.799</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>psram_addr_21_s0/CLK</td>
</tr>
<tr>
<td>430.769</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_addr_21_s0</td>
</tr>
<tr>
<td>430.369</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>psram_addr_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.817</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.061, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.248, 58.318%; route: 0.434, 20.264%; tC2Q: 0.458, 21.418%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.751</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>73.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>70.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R13C27[1][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.968</td>
<td>1.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td>n294_s5/I0</td>
</tr>
<tr>
<td>73.029</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R16C30[1][A]</td>
<td style=" background: #97FFFF;">n294_s5/F</td>
</tr>
<tr>
<td>73.739</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" font-weight:bold;">mapper_reg3_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.061</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>mapper_reg3_1_s1/G</td>
</tr>
<tr>
<td>71.031</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_1_s1</td>
</tr>
<tr>
<td>70.988</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>mapper_reg3_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 26.193%; route: 2.531, 62.492%; tC2Q: 0.458, 11.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.061, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.751</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>73.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>70.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R13C27[1][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.968</td>
<td>1.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td>n294_s5/I0</td>
</tr>
<tr>
<td>73.029</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R16C30[1][A]</td>
<td style=" background: #97FFFF;">n294_s5/F</td>
</tr>
<tr>
<td>73.739</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td style=" font-weight:bold;">mapper_reg3_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.061</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>mapper_reg3_6_s1/G</td>
</tr>
<tr>
<td>71.031</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_6_s1</td>
</tr>
<tr>
<td>70.988</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>mapper_reg3_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 26.193%; route: 2.531, 62.492%; tC2Q: 0.458, 11.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.061, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.751</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>73.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>70.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R13C27[1][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.968</td>
<td>1.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td>n294_s5/I0</td>
</tr>
<tr>
<td>73.029</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R16C30[1][A]</td>
<td style=" background: #97FFFF;">n294_s5/F</td>
</tr>
<tr>
<td>73.739</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td style=" font-weight:bold;">mapper_reg3_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.061</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>mapper_reg3_7_s1/G</td>
</tr>
<tr>
<td>71.031</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_7_s1</td>
</tr>
<tr>
<td>70.988</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>mapper_reg3_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 26.193%; route: 2.531, 62.492%; tC2Q: 0.458, 11.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.061, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.436</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>73.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>70.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R13C27[1][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.968</td>
<td>1.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>n148_s5/I1</td>
</tr>
<tr>
<td>73.067</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td style=" background: #97FFFF;">n148_s5/F</td>
</tr>
<tr>
<td>73.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td style=" font-weight:bold;">mapper_reg1_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.061</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>mapper_reg1_1_s1/G</td>
</tr>
<tr>
<td>71.031</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_1_s1</td>
</tr>
<tr>
<td>70.631</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>mapper_reg1_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 32.525%; route: 1.822, 53.911%; tC2Q: 0.458, 13.564%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.061, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.436</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>73.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>70.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R13C27[1][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.968</td>
<td>1.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[2][B]</td>
<td>n145_s5/I1</td>
</tr>
<tr>
<td>73.067</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[2][B]</td>
<td style=" background: #97FFFF;">n145_s5/F</td>
</tr>
<tr>
<td>73.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[2][B]</td>
<td style=" font-weight:bold;">mapper_reg1_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.061</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[2][B]</td>
<td>mapper_reg1_4_s1/G</td>
</tr>
<tr>
<td>71.031</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_4_s1</td>
</tr>
<tr>
<td>70.631</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C30[2][B]</td>
<td>mapper_reg1_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 32.525%; route: 1.822, 53.911%; tC2Q: 0.458, 13.564%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.061, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.436</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>73.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>70.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R13C27[1][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.968</td>
<td>1.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[2][A]</td>
<td>n142_s5/I1</td>
</tr>
<tr>
<td>73.067</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[2][A]</td>
<td style=" background: #97FFFF;">n142_s5/F</td>
</tr>
<tr>
<td>73.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[2][A]</td>
<td style=" font-weight:bold;">mapper_reg1_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.061</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[2][A]</td>
<td>mapper_reg1_7_s1/G</td>
</tr>
<tr>
<td>71.031</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_7_s1</td>
</tr>
<tr>
<td>70.631</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C30[2][A]</td>
<td>mapper_reg1_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 32.525%; route: 1.822, 53.911%; tC2Q: 0.458, 13.564%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.061, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.122</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>72.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>70.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_4/denoise_8[6].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[2][A]</td>
<td>denoise8_4/denoise_8[6].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R17C32[2][A]</td>
<td style=" font-weight:bold;">denoise8_4/denoise_8[6].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.931</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>n151_s5/I0</td>
</tr>
<tr>
<td>72.753</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">n151_s5/F</td>
</tr>
<tr>
<td>72.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" font-weight:bold;">mapper_reg0_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.061</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>mapper_reg0_6_s1/G</td>
</tr>
<tr>
<td>71.031</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_6_s1</td>
</tr>
<tr>
<td>70.631</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>mapper_reg0_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 26.817%; route: 1.785, 58.230%; tC2Q: 0.458, 14.953%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.061, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>73.106</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>70.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R13C27[2][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.172</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>n270_s5/I0</td>
</tr>
<tr>
<td>71.974</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C29[1][B]</td>
<td style=" background: #97FFFF;">n270_s5/F</td>
</tr>
<tr>
<td>73.106</td>
<td>1.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" font-weight:bold;">mapper_reg2_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.061</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>mapper_reg2_0_s1/G</td>
</tr>
<tr>
<td>71.031</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_0_s1</td>
</tr>
<tr>
<td>70.988</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>mapper_reg2_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.802, 23.464%; route: 2.158, 63.126%; tC2Q: 0.458, 13.409%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.061, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>73.106</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>70.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R13C27[2][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.172</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>n270_s5/I0</td>
</tr>
<tr>
<td>71.974</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C29[1][B]</td>
<td style=" background: #97FFFF;">n270_s5/F</td>
</tr>
<tr>
<td>73.106</td>
<td>1.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td style=" font-weight:bold;">mapper_reg2_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.061</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td>mapper_reg2_1_s1/G</td>
</tr>
<tr>
<td>71.031</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_1_s1</td>
</tr>
<tr>
<td>70.988</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C28[2][A]</td>
<td>mapper_reg2_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.802, 23.464%; route: 2.158, 63.126%; tC2Q: 0.458, 13.409%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.061, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>73.106</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>70.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R13C27[2][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.172</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>n270_s5/I0</td>
</tr>
<tr>
<td>71.974</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C29[1][B]</td>
<td style=" background: #97FFFF;">n270_s5/F</td>
</tr>
<tr>
<td>73.106</td>
<td>1.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td style=" font-weight:bold;">mapper_reg2_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.061</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>mapper_reg2_5_s1/G</td>
</tr>
<tr>
<td>71.031</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_5_s1</td>
</tr>
<tr>
<td>70.988</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>mapper_reg2_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.802, 23.464%; route: 2.158, 63.126%; tC2Q: 0.458, 13.409%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.061, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.963</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>72.594</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>70.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R13C27[2][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.495</td>
<td>1.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[2][A]</td>
<td>n155_s5/I2</td>
</tr>
<tr>
<td>72.594</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C30[2][A]</td>
<td style=" background: #97FFFF;">n155_s5/F</td>
</tr>
<tr>
<td>72.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[2][A]</td>
<td style=" font-weight:bold;">mapper_reg0_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.061</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[2][A]</td>
<td>mapper_reg0_2_s1/G</td>
</tr>
<tr>
<td>71.031</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_2_s1</td>
</tr>
<tr>
<td>70.631</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C30[2][A]</td>
<td>mapper_reg0_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 37.816%; route: 1.349, 46.413%; tC2Q: 0.458, 15.771%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.061, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.963</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>72.594</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>70.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R13C27[2][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.495</td>
<td>1.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[2][B]</td>
<td>n154_s5/I2</td>
</tr>
<tr>
<td>72.594</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C30[2][B]</td>
<td style=" background: #97FFFF;">n154_s5/F</td>
</tr>
<tr>
<td>72.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[2][B]</td>
<td style=" font-weight:bold;">mapper_reg0_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.061</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[2][B]</td>
<td>mapper_reg0_3_s1/G</td>
</tr>
<tr>
<td>71.031</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_3_s1</td>
</tr>
<tr>
<td>70.631</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C30[2][B]</td>
<td>mapper_reg0_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 37.816%; route: 1.349, 46.413%; tC2Q: 0.458, 15.771%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.061, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.353</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>250.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_4/denoise_8[7].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>denoise8_4/denoise_8[7].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C32[0][A]</td>
<td style=" font-weight:bold;">denoise8_4/denoise_8[7].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>250.789</td>
<td>0.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[2][A]</td>
<td>n142_s5/I0</td>
</tr>
<tr>
<td>251.161</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C30[2][A]</td>
<td style=" background: #97FFFF;">n142_s5/F</td>
</tr>
<tr>
<td>251.161</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[2][A]</td>
<td style=" font-weight:bold;">mapper_reg1_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>250.778</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[2][A]</td>
<td>mapper_reg1_7_s1/G</td>
</tr>
<tr>
<td>250.808</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_7_s1</td>
</tr>
<tr>
<td>250.808</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C30[2][A]</td>
<td>mapper_reg1_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.594</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 38.100%; route: 0.271, 27.760%; tC2Q: 0.333, 34.140%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.778, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>250.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R13C27[1][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>250.797</td>
<td>0.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>n131_s6/I1</td>
</tr>
<tr>
<td>251.169</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">n131_s6/F</td>
</tr>
<tr>
<td>251.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" font-weight:bold;">mapper_reg3_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>250.778</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>mapper_reg3_2_s1/G</td>
</tr>
<tr>
<td>250.808</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_2_s1</td>
</tr>
<tr>
<td>250.808</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>mapper_reg3_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.594</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 37.772%; route: 0.280, 28.381%; tC2Q: 0.333, 33.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.778, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>250.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R13C27[1][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>250.797</td>
<td>0.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>n130_s6/I1</td>
</tr>
<tr>
<td>251.169</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td style=" background: #97FFFF;">n130_s6/F</td>
</tr>
<tr>
<td>251.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td style=" font-weight:bold;">mapper_reg3_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>250.778</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>mapper_reg3_3_s1/G</td>
</tr>
<tr>
<td>250.808</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_3_s1</td>
</tr>
<tr>
<td>250.808</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>mapper_reg3_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.594</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 37.772%; route: 0.280, 28.381%; tC2Q: 0.333, 33.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.778, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>250.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R13C27[1][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>250.797</td>
<td>0.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[2][A]</td>
<td>n139_s6/I2</td>
</tr>
<tr>
<td>251.169</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C29[2][A]</td>
<td style=" background: #97FFFF;">n139_s6/F</td>
</tr>
<tr>
<td>251.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[2][A]</td>
<td style=" font-weight:bold;">mapper_reg2_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>250.778</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[2][A]</td>
<td>mapper_reg2_2_s1/G</td>
</tr>
<tr>
<td>250.808</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_2_s1</td>
</tr>
<tr>
<td>250.808</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C29[2][A]</td>
<td>mapper_reg2_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.594</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 37.772%; route: 0.280, 28.381%; tC2Q: 0.333, 33.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.778, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>250.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R13C27[1][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>250.797</td>
<td>0.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>n138_s6/I2</td>
</tr>
<tr>
<td>251.169</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td style=" background: #97FFFF;">n138_s6/F</td>
</tr>
<tr>
<td>251.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td style=" font-weight:bold;">mapper_reg2_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>250.778</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>mapper_reg2_3_s1/G</td>
</tr>
<tr>
<td>250.808</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_3_s1</td>
</tr>
<tr>
<td>250.808</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>mapper_reg2_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.594</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 37.772%; route: 0.280, 28.381%; tC2Q: 0.333, 33.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.778, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>250.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R13C27[1][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>250.797</td>
<td>0.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[0][B]</td>
<td>n137_s6/I2</td>
</tr>
<tr>
<td>251.169</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C29[0][B]</td>
<td style=" background: #97FFFF;">n137_s6/F</td>
</tr>
<tr>
<td>251.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[0][B]</td>
<td style=" font-weight:bold;">mapper_reg2_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>250.778</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[0][B]</td>
<td>mapper_reg2_4_s1/G</td>
</tr>
<tr>
<td>250.808</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_4_s1</td>
</tr>
<tr>
<td>250.808</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C29[0][B]</td>
<td>mapper_reg2_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.594</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 37.772%; route: 0.280, 28.381%; tC2Q: 0.333, 33.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.778, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.315</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>250.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_4/denoise_8[5].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>denoise8_4/denoise_8[5].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C27[1][A]</td>
<td style=" font-weight:bold;">denoise8_4/denoise_8[5].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>250.759</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td>n144_s5/I0</td>
</tr>
<tr>
<td>251.315</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td style=" background: #97FFFF;">n144_s5/F</td>
</tr>
<tr>
<td>251.315</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td style=" font-weight:bold;">mapper_reg1_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>250.778</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td>mapper_reg1_5_s1/G</td>
</tr>
<tr>
<td>250.808</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_5_s1</td>
</tr>
<tr>
<td>250.808</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C27[0][B]</td>
<td>mapper_reg1_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.594</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 49.184%; route: 0.241, 21.329%; tC2Q: 0.333, 29.487%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.778, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.447</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>250.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R13C27[2][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.075</td>
<td>0.557</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[2][A]</td>
<td>n157_s5/I2</td>
</tr>
<tr>
<td>251.447</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C31[2][A]</td>
<td style=" background: #97FFFF;">n157_s5/F</td>
</tr>
<tr>
<td>251.447</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[2][A]</td>
<td style=" font-weight:bold;">mapper_reg0_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>250.778</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[2][A]</td>
<td>mapper_reg0_0_s1/G</td>
</tr>
<tr>
<td>250.808</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_0_s1</td>
</tr>
<tr>
<td>250.808</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C31[2][A]</td>
<td>mapper_reg0_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.594</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 29.460%; route: 0.557, 44.142%; tC2Q: 0.333, 26.398%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.778, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.447</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>250.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R13C27[2][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.075</td>
<td>0.557</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td>n152_s5/I2</td>
</tr>
<tr>
<td>251.447</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td style=" background: #97FFFF;">n152_s5/F</td>
</tr>
<tr>
<td>251.447</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td style=" font-weight:bold;">mapper_reg0_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>250.778</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td>mapper_reg0_5_s1/G</td>
</tr>
<tr>
<td>250.808</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_5_s1</td>
</tr>
<tr>
<td>250.808</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C31[2][B]</td>
<td>mapper_reg0_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.594</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 29.460%; route: 0.557, 44.142%; tC2Q: 0.333, 26.398%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.778, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.644</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.452</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>250.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R13C27[1][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.080</td>
<td>0.562</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>n156_s5/I1</td>
</tr>
<tr>
<td>251.452</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td style=" background: #97FFFF;">n156_s5/F</td>
</tr>
<tr>
<td>251.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td style=" font-weight:bold;">mapper_reg0_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>250.778</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>mapper_reg0_1_s1/G</td>
</tr>
<tr>
<td>250.808</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_1_s1</td>
</tr>
<tr>
<td>250.808</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>mapper_reg0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.594</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 29.353%; route: 0.562, 44.346%; tC2Q: 0.333, 26.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.778, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.644</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.452</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>250.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R13C27[1][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.080</td>
<td>0.562</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>n133_s6/I1</td>
</tr>
<tr>
<td>251.452</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">n133_s6/F</td>
</tr>
<tr>
<td>251.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" font-weight:bold;">mapper_reg3_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>250.778</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>mapper_reg3_0_s1/G</td>
</tr>
<tr>
<td>250.808</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_0_s1</td>
</tr>
<tr>
<td>250.808</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>mapper_reg3_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.594</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 29.353%; route: 0.562, 44.346%; tC2Q: 0.333, 26.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.778, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.644</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.452</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>250.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R13C27[1][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.080</td>
<td>0.562</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>n128_s6/I1</td>
</tr>
<tr>
<td>251.452</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" background: #97FFFF;">n128_s6/F</td>
</tr>
<tr>
<td>251.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" font-weight:bold;">mapper_reg3_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>250.778</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>mapper_reg3_5_s1/G</td>
</tr>
<tr>
<td>250.808</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_5_s1</td>
</tr>
<tr>
<td>250.808</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>mapper_reg3_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.594</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 29.353%; route: 0.562, 44.346%; tC2Q: 0.333, 26.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.778, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.655</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.464</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>250.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_4/denoise_8[2].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td>denoise8_4/denoise_8[2].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R13C26[0][A]</td>
<td style=" font-weight:bold;">denoise8_4/denoise_8[2].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.092</td>
<td>0.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>n147_s5/I0</td>
</tr>
<tr>
<td>251.464</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">n147_s5/F</td>
</tr>
<tr>
<td>251.464</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" font-weight:bold;">mapper_reg1_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>250.778</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>mapper_reg1_2_s1/G</td>
</tr>
<tr>
<td>250.808</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_2_s1</td>
</tr>
<tr>
<td>250.808</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>mapper_reg1_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.594</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 29.079%; route: 0.574, 44.864%; tC2Q: 0.333, 26.057%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.778, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.655</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.464</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>250.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_4/denoise_8[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>denoise8_4/denoise_8[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R13C26[1][A]</td>
<td style=" font-weight:bold;">denoise8_4/denoise_8[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.092</td>
<td>0.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>n146_s5/I0</td>
</tr>
<tr>
<td>251.464</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">n146_s5/F</td>
</tr>
<tr>
<td>251.464</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" font-weight:bold;">mapper_reg1_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>250.778</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>mapper_reg1_3_s1/G</td>
</tr>
<tr>
<td>250.808</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_3_s1</td>
</tr>
<tr>
<td>250.808</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>mapper_reg1_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.594</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 29.079%; route: 0.574, 44.864%; tC2Q: 0.333, 26.057%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.778, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.663</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>250.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R13C27[2][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.099</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>n151_s5/I2</td>
</tr>
<tr>
<td>251.471</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">n151_s5/F</td>
</tr>
<tr>
<td>251.471</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" font-weight:bold;">mapper_reg0_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>250.778</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>mapper_reg0_6_s1/G</td>
</tr>
<tr>
<td>250.808</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_6_s1</td>
</tr>
<tr>
<td>250.808</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>mapper_reg0_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.594</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 28.908%; route: 0.581, 45.188%; tC2Q: 0.333, 25.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.778, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>250.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R13C27[1][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.108</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>n150_s5/I1</td>
</tr>
<tr>
<td>251.480</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td style=" background: #97FFFF;">n150_s5/F</td>
</tr>
<tr>
<td>251.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td style=" font-weight:bold;">mapper_reg0_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>250.778</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>mapper_reg0_7_s1/G</td>
</tr>
<tr>
<td>250.808</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_7_s1</td>
</tr>
<tr>
<td>250.808</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>mapper_reg0_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.594</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 28.714%; route: 0.590, 45.556%; tC2Q: 0.333, 25.730%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.778, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>250.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R13C27[1][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.108</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[2][A]</td>
<td>n129_s6/I1</td>
</tr>
<tr>
<td>251.480</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C30[2][A]</td>
<td style=" background: #97FFFF;">n129_s6/F</td>
</tr>
<tr>
<td>251.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[2][A]</td>
<td style=" font-weight:bold;">mapper_reg3_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>250.778</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[2][A]</td>
<td>mapper_reg3_4_s1/G</td>
</tr>
<tr>
<td>250.808</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_4_s1</td>
</tr>
<tr>
<td>250.808</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C30[2][A]</td>
<td>mapper_reg3_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.594</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 28.714%; route: 0.590, 45.556%; tC2Q: 0.333, 25.730%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.778, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>250.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R13C27[1][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.108</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td>n153_s5/I1</td>
</tr>
<tr>
<td>251.480</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td style=" background: #97FFFF;">n153_s5/F</td>
</tr>
<tr>
<td>251.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td style=" font-weight:bold;">mapper_reg0_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>250.778</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td>mapper_reg0_4_s1/G</td>
</tr>
<tr>
<td>250.808</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_4_s1</td>
</tr>
<tr>
<td>250.808</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C30[1][B]</td>
<td>mapper_reg0_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.594</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 28.714%; route: 0.590, 45.556%; tC2Q: 0.333, 25.730%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.778, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.676</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.485</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>250.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_4/denoise_8[4].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[1][A]</td>
<td>denoise8_4/denoise_8[4].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R17C30[1][A]</td>
<td style=" font-weight:bold;">denoise8_4/denoise_8[4].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>250.759</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[2][B]</td>
<td>n145_s5/I0</td>
</tr>
<tr>
<td>251.485</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C30[2][B]</td>
<td style=" background: #97FFFF;">n145_s5/F</td>
</tr>
<tr>
<td>251.485</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[2][B]</td>
<td style=" font-weight:bold;">mapper_reg1_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>250.778</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[2][B]</td>
<td>mapper_reg1_4_s1/G</td>
</tr>
<tr>
<td>250.808</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_4_s1</td>
</tr>
<tr>
<td>250.808</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C30[2][B]</td>
<td>mapper_reg1_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.594</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 55.834%; route: 0.241, 18.530%; tC2Q: 0.333, 25.636%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.778, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.678</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>250.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_4/denoise_8[5].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>denoise8_4/denoise_8[5].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C27[1][A]</td>
<td style=" font-weight:bold;">denoise8_4/denoise_8[5].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>250.762</td>
<td>0.244</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>n136_s6/I0</td>
</tr>
<tr>
<td>251.486</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td style=" background: #97FFFF;">n136_s6/F</td>
</tr>
<tr>
<td>251.486</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td style=" font-weight:bold;">mapper_reg2_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>250.778</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>mapper_reg2_5_s1/G</td>
</tr>
<tr>
<td>250.808</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_5_s1</td>
</tr>
<tr>
<td>250.808</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>mapper_reg2_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.594</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 55.628%; route: 0.244, 18.761%; tC2Q: 0.333, 25.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.778, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>mono1/counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mono1/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOR17[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>mono1/counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C32[0][A]</td>
<td style=" font-weight:bold;">mono1/counter_0_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>mono1/n33_s2/I0</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td style=" background: #97FFFF;">mono1/n33_s2/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td style=" font-weight:bold;">mono1/counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOR17[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>mono1/counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>mono1/counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.897</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>fsm_status_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fsm_status_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_72m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>fsm_status_3_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R13C23[1][A]</td>
<td style=" font-weight:bold;">fsm_status_3_s0/Q</td>
</tr>
<tr>
<td>0.525</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>n453_s11/I2</td>
</tr>
<tr>
<td>0.897</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td style=" background: #97FFFF;">n453_s11/F</td>
</tr>
<tr>
<td>0.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td style=" font-weight:bold;">fsm_status_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>fsm_status_3_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>fsm_status_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>pram1/rst_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pram1/rst_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_72m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td>pram1/rst_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C20[1][A]</td>
<td style=" font-weight:bold;">pram1/rst_cnt_3_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C20[1][A]</td>
<td>pram1/n720_s/I1</td>
</tr>
<tr>
<td>0.914</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td style=" background: #97FFFF;">pram1/n720_s/SUM</td>
</tr>
<tr>
<td>0.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td style=" font-weight:bold;">pram1/rst_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td>pram1/rst_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C20[1][A]</td>
<td>pram1/rst_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>pram1/rst_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pram1/rst_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_72m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>pram1/rst_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">pram1/rst_cnt_7_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C21[0][A]</td>
<td>pram1/n716_s/I1</td>
</tr>
<tr>
<td>0.914</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">pram1/n716_s/SUM</td>
</tr>
<tr>
<td>0.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">pram1/rst_cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>pram1/rst_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>pram1/rst_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>pram1/rst_cnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pram1/rst_cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_72m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td>pram1/rst_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C21[1][A]</td>
<td style=" font-weight:bold;">pram1/rst_cnt_9_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C21[1][A]</td>
<td>pram1/n714_s/I1</td>
</tr>
<tr>
<td>0.914</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td style=" background: #97FFFF;">pram1/n714_s/SUM</td>
</tr>
<tr>
<td>0.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td style=" font-weight:bold;">pram1/rst_cnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td>pram1/rst_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C21[1][A]</td>
<td>pram1/rst_cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.948</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>72.936</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>70.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>72.936</td>
<td>2.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td style=" font-weight:bold;">mapper_reg1_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.061</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>mapper_reg1_0_s1/G</td>
</tr>
<tr>
<td>71.031</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_0_s1</td>
</tr>
<tr>
<td>70.988</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>mapper_reg1_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.789, 85.888%; tC2Q: 0.458, 14.112%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.061, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.948</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>72.936</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>70.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>72.936</td>
<td>2.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td style=" font-weight:bold;">mapper_reg1_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.061</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td>mapper_reg1_5_s1/G</td>
</tr>
<tr>
<td>71.031</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_5_s1</td>
</tr>
<tr>
<td>70.988</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C27[0][B]</td>
<td>mapper_reg1_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.789, 85.888%; tC2Q: 0.458, 14.112%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.061, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.464</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>72.452</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>70.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>72.452</td>
<td>2.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" font-weight:bold;">mapper_reg3_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.061</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>mapper_reg3_1_s1/G</td>
</tr>
<tr>
<td>71.031</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_1_s1</td>
</tr>
<tr>
<td>70.988</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>mapper_reg3_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.305, 83.413%; tC2Q: 0.458, 16.587%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.061, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.464</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>72.452</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>70.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>72.452</td>
<td>2.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" font-weight:bold;">mapper_reg2_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.061</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>mapper_reg2_0_s1/G</td>
</tr>
<tr>
<td>71.031</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_0_s1</td>
</tr>
<tr>
<td>70.988</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>mapper_reg2_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.305, 83.413%; tC2Q: 0.458, 16.587%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.061, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.464</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>72.452</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>70.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>72.452</td>
<td>2.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td style=" font-weight:bold;">mapper_reg2_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.061</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td>mapper_reg2_1_s1/G</td>
</tr>
<tr>
<td>71.031</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_1_s1</td>
</tr>
<tr>
<td>70.988</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C28[2][A]</td>
<td>mapper_reg2_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.305, 83.413%; tC2Q: 0.458, 16.587%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.061, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.464</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>72.452</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>70.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>72.452</td>
<td>2.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td style=" font-weight:bold;">mapper_reg2_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.061</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>mapper_reg2_5_s1/G</td>
</tr>
<tr>
<td>71.031</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_5_s1</td>
</tr>
<tr>
<td>70.988</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>mapper_reg2_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.305, 83.413%; tC2Q: 0.458, 16.587%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.061, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>72.294</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>70.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>72.294</td>
<td>2.147</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td style=" font-weight:bold;">mapper_reg1_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.061</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>mapper_reg1_1_s1/G</td>
</tr>
<tr>
<td>71.031</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_1_s1</td>
</tr>
<tr>
<td>70.988</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>mapper_reg1_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.147, 82.410%; tC2Q: 0.458, 17.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.061, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>72.294</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>70.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>72.294</td>
<td>2.147</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[2][B]</td>
<td style=" font-weight:bold;">mapper_reg1_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.061</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[2][B]</td>
<td>mapper_reg1_4_s1/G</td>
</tr>
<tr>
<td>71.031</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_4_s1</td>
</tr>
<tr>
<td>70.988</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C30[2][B]</td>
<td>mapper_reg1_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.147, 82.410%; tC2Q: 0.458, 17.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.061, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>72.294</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>70.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>72.294</td>
<td>2.147</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[2][A]</td>
<td style=" font-weight:bold;">mapper_reg1_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.061</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[2][A]</td>
<td>mapper_reg1_7_s1/G</td>
</tr>
<tr>
<td>71.031</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_7_s1</td>
</tr>
<tr>
<td>70.988</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C30[2][A]</td>
<td>mapper_reg1_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.147, 82.410%; tC2Q: 0.458, 17.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.061, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.961</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>70.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.949</td>
<td>1.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" font-weight:bold;">mapper_reg1_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.061</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>mapper_reg1_2_s1/G</td>
</tr>
<tr>
<td>71.031</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_2_s1</td>
</tr>
<tr>
<td>70.988</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>mapper_reg1_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.802, 79.724%; tC2Q: 0.458, 20.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.061, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.961</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>70.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.949</td>
<td>1.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" font-weight:bold;">mapper_reg1_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.061</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>mapper_reg1_3_s1/G</td>
</tr>
<tr>
<td>71.031</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_3_s1</td>
</tr>
<tr>
<td>70.988</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>mapper_reg1_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.802, 79.724%; tC2Q: 0.458, 20.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.061, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.817</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>70.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.805</td>
<td>1.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td style=" font-weight:bold;">mapper_reg3_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.061</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>mapper_reg3_6_s1/G</td>
</tr>
<tr>
<td>71.031</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_6_s1</td>
</tr>
<tr>
<td>70.988</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>mapper_reg3_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.658, 78.345%; tC2Q: 0.458, 21.655%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.061, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.817</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>70.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.805</td>
<td>1.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td style=" font-weight:bold;">mapper_reg3_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.061</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>mapper_reg3_7_s1/G</td>
</tr>
<tr>
<td>71.031</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_7_s1</td>
</tr>
<tr>
<td>70.988</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>mapper_reg3_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.658, 78.345%; tC2Q: 0.458, 21.655%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.061, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.817</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>70.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.805</td>
<td>1.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" font-weight:bold;">mapper_reg2_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.061</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>mapper_reg2_6_s1/G</td>
</tr>
<tr>
<td>71.031</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_6_s1</td>
</tr>
<tr>
<td>70.988</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>mapper_reg2_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.658, 78.345%; tC2Q: 0.458, 21.655%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.061, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.817</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>70.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.805</td>
<td>1.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" font-weight:bold;">mapper_reg2_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.061</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td>mapper_reg2_7_s1/G</td>
</tr>
<tr>
<td>71.031</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_7_s1</td>
</tr>
<tr>
<td>70.988</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C30[1][B]</td>
<td>mapper_reg2_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.658, 78.345%; tC2Q: 0.458, 21.655%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.061, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.817</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>70.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.805</td>
<td>1.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" font-weight:bold;">mapper_reg1_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.061</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>mapper_reg1_6_s1/G</td>
</tr>
<tr>
<td>71.031</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_6_s1</td>
</tr>
<tr>
<td>70.988</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>mapper_reg1_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.658, 78.345%; tC2Q: 0.458, 21.655%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.061, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.817</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>70.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.805</td>
<td>1.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[2][A]</td>
<td style=" font-weight:bold;">mapper_reg0_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.061</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[2][A]</td>
<td>mapper_reg0_2_s1/G</td>
</tr>
<tr>
<td>71.031</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_2_s1</td>
</tr>
<tr>
<td>70.988</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C30[2][A]</td>
<td>mapper_reg0_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.658, 78.345%; tC2Q: 0.458, 21.655%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.061, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.817</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>70.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.805</td>
<td>1.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[2][B]</td>
<td style=" font-weight:bold;">mapper_reg0_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.061</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[2][B]</td>
<td>mapper_reg0_3_s1/G</td>
</tr>
<tr>
<td>71.031</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_3_s1</td>
</tr>
<tr>
<td>70.988</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C30[2][B]</td>
<td>mapper_reg0_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.658, 78.345%; tC2Q: 0.458, 21.655%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.061, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.484</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.472</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>70.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.472</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" font-weight:bold;">mapper_reg3_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.061</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>mapper_reg3_2_s1/G</td>
</tr>
<tr>
<td>71.031</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_2_s1</td>
</tr>
<tr>
<td>70.988</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>mapper_reg3_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.325, 74.299%; tC2Q: 0.458, 25.701%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.061, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.484</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.472</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>70.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.472</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td style=" font-weight:bold;">mapper_reg3_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.061</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>mapper_reg3_3_s1/G</td>
</tr>
<tr>
<td>71.031</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_3_s1</td>
</tr>
<tr>
<td>70.988</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>mapper_reg3_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.325, 74.299%; tC2Q: 0.458, 25.701%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.061, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.484</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.472</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>70.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.472</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[2][A]</td>
<td style=" font-weight:bold;">mapper_reg0_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.061</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[2][A]</td>
<td>mapper_reg0_0_s1/G</td>
</tr>
<tr>
<td>71.031</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_0_s1</td>
</tr>
<tr>
<td>70.988</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C31[2][A]</td>
<td>mapper_reg0_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.325, 74.299%; tC2Q: 0.458, 25.701%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.061, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.484</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.472</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>70.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.472</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td style=" font-weight:bold;">mapper_reg0_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.061</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td>mapper_reg0_5_s1/G</td>
</tr>
<tr>
<td>71.031</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_5_s1</td>
</tr>
<tr>
<td>70.988</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C31[2][B]</td>
<td>mapper_reg0_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.325, 74.299%; tC2Q: 0.458, 25.701%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.061, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>70.997</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>70.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>70.997</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td style=" font-weight:bold;">mapper_reg0_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.061</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>mapper_reg0_1_s1/G</td>
</tr>
<tr>
<td>71.031</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_1_s1</td>
</tr>
<tr>
<td>70.988</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>mapper_reg0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.850, 64.974%; tC2Q: 0.458, 35.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.061, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>70.997</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>70.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>70.997</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" font-weight:bold;">mapper_reg3_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.061</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>mapper_reg3_0_s1/G</td>
</tr>
<tr>
<td>71.031</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_0_s1</td>
</tr>
<tr>
<td>70.988</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>mapper_reg3_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.850, 64.974%; tC2Q: 0.458, 35.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.061, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>70.997</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>70.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>70.997</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" font-weight:bold;">mapper_reg3_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.061</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>mapper_reg3_5_s1/G</td>
</tr>
<tr>
<td>71.031</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_5_s1</td>
</tr>
<tr>
<td>70.988</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>mapper_reg3_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.850, 64.974%; tC2Q: 0.458, 35.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.061, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>250.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>250.823</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>62</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>250.765</td>
<td>0.247</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[2][A]</td>
<td style=" font-weight:bold;">mapper_reg2_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>250.778</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[2][A]</td>
<td>mapper_reg2_2_s1/G</td>
</tr>
<tr>
<td>250.808</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_2_s1</td>
</tr>
<tr>
<td>250.823</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C29[2][A]</td>
<td>mapper_reg2_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.594</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.247, 42.594%; tC2Q: 0.333, 57.406%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.778, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>250.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>250.823</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>62</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>250.765</td>
<td>0.247</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td style=" font-weight:bold;">mapper_reg2_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>250.778</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>mapper_reg2_3_s1/G</td>
</tr>
<tr>
<td>250.808</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_3_s1</td>
</tr>
<tr>
<td>250.823</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>mapper_reg2_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.594</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.247, 42.594%; tC2Q: 0.333, 57.406%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.778, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>250.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>250.823</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>62</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>250.765</td>
<td>0.247</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[0][B]</td>
<td style=" font-weight:bold;">mapper_reg2_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>250.778</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[0][B]</td>
<td>mapper_reg2_4_s1/G</td>
</tr>
<tr>
<td>250.808</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_4_s1</td>
</tr>
<tr>
<td>250.823</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C29[0][B]</td>
<td>mapper_reg2_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.594</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.247, 42.594%; tC2Q: 0.333, 57.406%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.778, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.199</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>250.823</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>62</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.023</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" font-weight:bold;">mapper_reg0_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>250.778</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>mapper_reg0_6_s1/G</td>
</tr>
<tr>
<td>250.808</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_6_s1</td>
</tr>
<tr>
<td>250.823</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>mapper_reg0_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.594</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.505, 60.232%; tC2Q: 0.333, 39.768%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.778, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>250.823</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>62</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.032</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td style=" font-weight:bold;">mapper_reg0_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>250.778</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>mapper_reg0_1_s1/G</td>
</tr>
<tr>
<td>250.808</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_1_s1</td>
</tr>
<tr>
<td>250.823</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>mapper_reg0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.594</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.515, 60.699%; tC2Q: 0.333, 39.301%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.778, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>250.823</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>62</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.032</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" font-weight:bold;">mapper_reg3_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>250.778</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>mapper_reg3_0_s1/G</td>
</tr>
<tr>
<td>250.808</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_0_s1</td>
</tr>
<tr>
<td>250.823</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>mapper_reg3_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.594</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.515, 60.699%; tC2Q: 0.333, 39.301%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.778, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>250.823</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>62</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.032</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" font-weight:bold;">mapper_reg3_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>250.778</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>mapper_reg3_5_s1/G</td>
</tr>
<tr>
<td>250.808</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_5_s1</td>
</tr>
<tr>
<td>250.823</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>mapper_reg3_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.594</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.515, 60.699%; tC2Q: 0.333, 39.301%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.778, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.277</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.100</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>250.823</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>62</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.100</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td style=" font-weight:bold;">mapper_reg0_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>250.778</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>mapper_reg0_7_s1/G</td>
</tr>
<tr>
<td>250.808</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_7_s1</td>
</tr>
<tr>
<td>250.823</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>mapper_reg0_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.594</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.583, 63.608%; tC2Q: 0.333, 36.392%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.778, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.277</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.100</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>250.823</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>62</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.100</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[2][A]</td>
<td style=" font-weight:bold;">mapper_reg3_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>250.778</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[2][A]</td>
<td>mapper_reg3_4_s1/G</td>
</tr>
<tr>
<td>250.808</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_4_s1</td>
</tr>
<tr>
<td>250.823</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C30[2][A]</td>
<td>mapper_reg3_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.594</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.583, 63.608%; tC2Q: 0.333, 36.392%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.778, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.277</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.100</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>250.823</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>62</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.100</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td style=" font-weight:bold;">mapper_reg0_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>250.778</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td>mapper_reg0_4_s1/G</td>
</tr>
<tr>
<td>250.808</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_4_s1</td>
</tr>
<tr>
<td>250.823</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C30[1][B]</td>
<td>mapper_reg0_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.594</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.583, 63.608%; tC2Q: 0.333, 36.392%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.778, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.467</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.290</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>250.823</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>62</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.290</td>
<td>0.772</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" font-weight:bold;">mapper_reg3_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>250.778</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>mapper_reg3_2_s1/G</td>
</tr>
<tr>
<td>250.808</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_2_s1</td>
</tr>
<tr>
<td>250.823</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>mapper_reg3_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.594</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.772, 69.853%; tC2Q: 0.333, 30.147%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.778, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.467</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.290</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>250.823</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>62</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.290</td>
<td>0.772</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td style=" font-weight:bold;">mapper_reg3_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>250.778</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>mapper_reg3_3_s1/G</td>
</tr>
<tr>
<td>250.808</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_3_s1</td>
</tr>
<tr>
<td>250.823</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>mapper_reg3_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.594</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.772, 69.853%; tC2Q: 0.333, 30.147%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.778, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.467</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.290</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>250.823</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>62</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.290</td>
<td>0.772</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[2][A]</td>
<td style=" font-weight:bold;">mapper_reg0_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>250.778</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[2][A]</td>
<td>mapper_reg0_0_s1/G</td>
</tr>
<tr>
<td>250.808</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_0_s1</td>
</tr>
<tr>
<td>250.823</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C31[2][A]</td>
<td>mapper_reg0_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.594</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.772, 69.853%; tC2Q: 0.333, 30.147%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.778, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.467</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.290</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>250.823</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>62</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.290</td>
<td>0.772</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td style=" font-weight:bold;">mapper_reg0_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>250.778</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td>mapper_reg0_5_s1/G</td>
</tr>
<tr>
<td>250.808</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_5_s1</td>
</tr>
<tr>
<td>250.823</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C31[2][B]</td>
<td>mapper_reg0_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.594</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.772, 69.853%; tC2Q: 0.333, 30.147%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.778, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.609</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>250.823</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>62</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.609</td>
<td>1.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td style=" font-weight:bold;">mapper_reg3_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>250.778</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>mapper_reg3_6_s1/G</td>
</tr>
<tr>
<td>250.808</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_6_s1</td>
</tr>
<tr>
<td>250.823</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>mapper_reg3_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.594</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.092, 76.606%; tC2Q: 0.333, 23.394%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.778, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.609</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>250.823</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>62</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.609</td>
<td>1.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td style=" font-weight:bold;">mapper_reg3_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>250.778</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>mapper_reg3_7_s1/G</td>
</tr>
<tr>
<td>250.808</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_7_s1</td>
</tr>
<tr>
<td>250.823</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>mapper_reg3_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.594</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.092, 76.606%; tC2Q: 0.333, 23.394%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.778, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.609</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>250.823</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>62</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.609</td>
<td>1.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" font-weight:bold;">mapper_reg2_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>250.778</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>mapper_reg2_6_s1/G</td>
</tr>
<tr>
<td>250.808</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_6_s1</td>
</tr>
<tr>
<td>250.823</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>mapper_reg2_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.594</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.092, 76.606%; tC2Q: 0.333, 23.394%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.778, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.609</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>250.823</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>62</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.609</td>
<td>1.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" font-weight:bold;">mapper_reg2_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>250.778</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td>mapper_reg2_7_s1/G</td>
</tr>
<tr>
<td>250.808</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_7_s1</td>
</tr>
<tr>
<td>250.823</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C30[1][B]</td>
<td>mapper_reg2_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.594</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.092, 76.606%; tC2Q: 0.333, 23.394%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.778, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.609</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>250.823</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>62</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.609</td>
<td>1.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" font-weight:bold;">mapper_reg1_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>250.778</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>mapper_reg1_6_s1/G</td>
</tr>
<tr>
<td>250.808</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_6_s1</td>
</tr>
<tr>
<td>250.823</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>mapper_reg1_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.594</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.092, 76.606%; tC2Q: 0.333, 23.394%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.778, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.609</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>250.823</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>62</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.609</td>
<td>1.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[2][A]</td>
<td style=" font-weight:bold;">mapper_reg0_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>250.778</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[2][A]</td>
<td>mapper_reg0_2_s1/G</td>
</tr>
<tr>
<td>250.808</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_2_s1</td>
</tr>
<tr>
<td>250.823</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C30[2][A]</td>
<td>mapper_reg0_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.594</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.092, 76.606%; tC2Q: 0.333, 23.394%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.778, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.609</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>250.823</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>62</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.609</td>
<td>1.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[2][B]</td>
<td style=" font-weight:bold;">mapper_reg0_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>250.778</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[2][B]</td>
<td>mapper_reg0_3_s1/G</td>
</tr>
<tr>
<td>250.808</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_3_s1</td>
</tr>
<tr>
<td>250.823</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C30[2][B]</td>
<td>mapper_reg0_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.594</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.092, 76.606%; tC2Q: 0.333, 23.394%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.778, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.808</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>250.823</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>62</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.632</td>
<td>1.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" font-weight:bold;">mapper_reg1_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>250.778</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>mapper_reg1_2_s1/G</td>
</tr>
<tr>
<td>250.808</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_2_s1</td>
</tr>
<tr>
<td>250.823</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>mapper_reg1_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.594</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.114, 76.967%; tC2Q: 0.333, 23.033%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.778, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.808</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>250.823</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>62</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.632</td>
<td>1.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" font-weight:bold;">mapper_reg1_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>250.778</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>mapper_reg1_3_s1/G</td>
</tr>
<tr>
<td>250.808</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_3_s1</td>
</tr>
<tr>
<td>250.823</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>mapper_reg1_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.594</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.114, 76.967%; tC2Q: 0.333, 23.033%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.778, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>250.823</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>62</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.877</td>
<td>1.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td style=" font-weight:bold;">mapper_reg1_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>250.778</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>mapper_reg1_1_s1/G</td>
</tr>
<tr>
<td>250.808</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_1_s1</td>
</tr>
<tr>
<td>250.823</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>mapper_reg1_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.594</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.359, 80.304%; tC2Q: 0.333, 19.696%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.778, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>250.823</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>62</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.877</td>
<td>1.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[2][B]</td>
<td style=" font-weight:bold;">mapper_reg1_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R13C29[1][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>250.778</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[2][B]</td>
<td>mapper_reg1_4_s1/G</td>
</tr>
<tr>
<td>250.808</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_4_s1</td>
</tr>
<tr>
<td>250.823</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C30[2][B]</td>
<td>mapper_reg1_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.594</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.359, 80.304%; tC2Q: 0.333, 19.696%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.778, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.617</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.867</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_72m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>fsm_status_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.207</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>fsm_status_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.073</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>fsm_status_3_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.617</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.867</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_72m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>fsm_status_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.207</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>fsm_status_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.073</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>fsm_status_2_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.617</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.867</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_72m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>fsm_status_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.207</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>fsm_status_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.073</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>fsm_status_1_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.617</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.867</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_72m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>fsm_status_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.207</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>fsm_status_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.073</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>fsm_status_0_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.617</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.867</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_72m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>fsm_addr_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.207</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>fsm_addr_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.073</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>fsm_addr_15_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.617</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.867</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_72m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>psram_addr_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.207</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>psram_addr_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.073</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>psram_addr_13_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.617</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.867</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_72m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>denoise8_2/denoise_8[3].denoise8/data_prev_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.207</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>denoise8_2/denoise_8[3].denoise8/data_prev_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.073</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>denoise8_2/denoise_8[3].denoise8/data_prev_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.617</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.867</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_72m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>pram1/dout_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.207</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>pram1/dout_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.073</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>pram1/dout_11_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.617</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.867</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_72m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>pram1/dout_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.207</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>pram1/dout_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.073</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>pram1/dout_12_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.617</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.867</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_72m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>denoise8_2/denoise_8[3].denoise8/data_out_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.207</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>denoise8_2/denoise_8[3].denoise8/data_out_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.073</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>denoise8_2/denoise_8[3].denoise8/data_out_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>285</td>
<td>clk_72m</td>
<td>-3.205</td>
<td>0.262</td>
</tr>
<tr>
<td>62</td>
<td>control_bus_29[3]</td>
<td>-0.146</td>
<td>3.934</td>
</tr>
<tr>
<td>37</td>
<td>bus_addr[0]</td>
<td>-2.765</td>
<td>1.934</td>
</tr>
<tr>
<td>37</td>
<td>bus_addr_28[1]</td>
<td>-3.205</td>
<td>1.938</td>
</tr>
<tr>
<td>32</td>
<td>mapper_reg_write</td>
<td>-3.150</td>
<td>1.061</td>
</tr>
<tr>
<td>31</td>
<td>n1293_5</td>
<td>6.341</td>
<td>1.367</td>
</tr>
<tr>
<td>30</td>
<td>n1075_5</td>
<td>5.940</td>
<td>1.343</td>
</tr>
<tr>
<td>27</td>
<td>ex_clk_27m_d</td>
<td>30.816</td>
<td>0.262</td>
</tr>
<tr>
<td>26</td>
<td>n7_6</td>
<td>32.096</td>
<td>3.114</td>
</tr>
<tr>
<td>25</td>
<td>n859_3</td>
<td>7.833</td>
<td>1.524</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R14C18</td>
<td>86.11%</td>
</tr>
<tr>
<td>R16C35</td>
<td>80.56%</td>
</tr>
<tr>
<td>R16C36</td>
<td>80.56%</td>
</tr>
<tr>
<td>R16C37</td>
<td>80.56%</td>
</tr>
<tr>
<td>R13C20</td>
<td>80.56%</td>
</tr>
<tr>
<td>R14C26</td>
<td>79.17%</td>
</tr>
<tr>
<td>R14C17</td>
<td>79.17%</td>
</tr>
<tr>
<td>R13C12</td>
<td>77.78%</td>
</tr>
<tr>
<td>R13C21</td>
<td>77.78%</td>
</tr>
<tr>
<td>R15C16</td>
<td>76.39%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clock_27m -period 37.037 -waveform {0 18.518} [get_ports {ex_clk_27m}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clock_72m -source [get_ports {ex_clk_27m}] -master_clock clock_27m -multiply_by 8 -divide_by 3 [get_nets {clk_72m}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
