Running: /home/shivansh/xilinx/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/shivansh/vlsi-project/vlsi_proj_xilinx/disp_tb_isim_beh.exe -prj /home/shivansh/vlsi-project/vlsi_proj_xilinx/disp_tb_beh.prj work.disp_tb work.glbl 
ISim O.87xd (signature 0x8ddf5b5d)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/home/shivansh/vlsi-project/vlsi_proj_xilinx/test.v" into library work
Analyzing Verilog file "/home/shivansh/vlsi-project/vlsi_proj_xilinx/disp_tb.v" into library work
Analyzing Verilog file "/home/shivansh/xilinx/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95036 KB
Fuse CPU Usage: 1090 ms
Compiling module test
Compiling module disp_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable /home/shivansh/vlsi-project/vlsi_proj_xilinx/disp_tb_isim_beh.exe
Fuse Memory Usage: 1179608 KB
Fuse CPU Usage: 1110 ms
GCC CPU Usage: 310 ms
