 ######################################
 # PDNSim: OpenROAD PDN analysis tool #
 #       University of Minnesota      #
 # Author:                            #
 #    Vidya Chhabria (UMN)            #
 #    Sachin Sapatnekar (UMN)         #
 ######################################

 > Running PDNSim in interactive mode.
INFO: Reading Verilog file 
INFO: Reading Verilog file ./PDNSim/test/aes/aes.v
INFO: Top module set aes_cipher_top
INFO: Reading SDC file ./PDNSim/test/aes/aes.sdc
INFO: Reading Voltage source file ./PDNSim/test/aes/Vsrc.loc
INFO: Reading default resistance values ./PDNSim/test/nangate45/default_resistance.cfg
Voltage file./PDNSim/test/aes/Vsrc.loc
INFO: Reading location of VDD and VSS sources 
Default resistance file./PDNSim/test/nangate45/default_resistance.cfg
INFO: Reading resistance of layers and vias 
Creating G Matrix
INFO: G matrix created 
INFO: Number of nodes: 106414
Warning: Atleast one via resistance not found in DB. Using default value from the file 


INFO: Executing STA for Power
INFO: Execute STA
INFO: Files for STA
Verilog      : ./PDNSim/test/aes/aes.v
topCellName  : aes_cipher_top
Liberty      : ./PDNSim/test/nangate45/NangateOpenCellLibrary_typical.lib
SDCName      : ./PDNSim/test/aes/aes.sdc

OpenSTA 2.0.17 77f22e482e Copyright (c) 2019, Parallax Software, Inc.
License GPLv3: GNU GPL version 3 <http://gnu.org/licenses/gpl.html>

This is free software, and you are free to change and redistribute it
under certain conditions; type `show_copying' for details. 
This program comes with ABSOLUTELY NO WARRANTY; for details type `show_warranty'.
INFO: Design in linked
INFO: Created J vector


INFO: Solving GV=J
INFO: SuperLU begin solving
INFO: SuperLU finished solving


######################################
Worstcase Voltage: 0.99674
Average IR drop  : 0.0024871
Worstcase IR drop: 0.0032578
######################################
