Fitter report for SDRAMStressTest_neptuno
Tue Dec 19 01:45:36 2023
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. I/O Assignment Warnings
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Fitter RAM Summary
 28. |neptuno_top|substitute_mcu:controller|controller_rom:rom|controller_rom1:rom1|altsyncram:ram_rtl_0|altsyncram_eee1:auto_generated|ALTSYNCRAM
 29. |neptuno_top|substitute_mcu:controller|controller_rom:rom|controller_rom2:rom2|altsyncram:ram_rtl_0|altsyncram_dee1:auto_generated|ALTSYNCRAM
 30. Fitter DSP Block Usage Summary
 31. DSP Block Details
 32. Routing Usage Summary
 33. LAB Logic Elements
 34. LAB-wide Signals
 35. LAB Signals Sourced
 36. LAB Signals Sourced Out
 37. LAB Distinct Inputs
 38. I/O Rules Summary
 39. I/O Rules Details
 40. I/O Rules Matrix
 41. Fitter Device Options
 42. Operating Settings and Conditions
 43. Estimated Delay Added for Hold Timing Summary
 44. Estimated Delay Added for Hold Timing Details
 45. Fitter Messages
 46. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Tue Dec 19 01:45:35 2023       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; SDRAMStressTest_neptuno                     ;
; Top-level Entity Name              ; neptuno_top                                 ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE55F23C8                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 6,410 / 55,856 ( 11 % )                     ;
;     Total combinational functions  ; 5,825 / 55,856 ( 10 % )                     ;
;     Dedicated logic registers      ; 4,023 / 55,856 ( 7 % )                      ;
; Total registers                    ; 4039                                        ;
; Total pins                         ; 79 / 325 ( 24 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 115,472 / 2,396,160 ( 5 % )                 ;
; Embedded Multiplier 9-bit elements ; 8 / 308 ( 3 % )                             ;
; Total PLLs                         ; 1 / 4 ( 25 % )                              ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE55F23C8                          ;                                       ;
; Maximum processors allowed for parallel compilation                        ; All                                   ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Auto Merge PLLs                                                            ; Off                                   ; On                                    ;
; Router Timing Optimization Level                                           ; MAXIMUM                               ; Normal                                ;
; Placement Effort Multiplier                                                ; 4.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 2.0                                   ; 1.0                                   ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 3.3-V LVTTL                           ;                                       ;
; Power Optimization During Fitting                                          ; Off                                   ; Normal compilation                    ;
; Final Placement Optimizations                                              ; Always                                ; Automatically                         ;
; Fitter Effort                                                              ; Standard Fit                          ; Auto Fit                              ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.20        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.5%      ;
;     Processor 3            ;   3.2%      ;
;     Processor 4            ;   3.0%      ;
;     Processor 5            ;   2.8%      ;
;     Processor 6            ;   2.7%      ;
;     Processor 7            ;   2.7%      ;
;     Processor 8            ;   2.6%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                         ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                                                          ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|dout[0]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|altsyncram:storage_rtl_0|altsyncram_nee1:auto_generated|ram_block1a0  ; PORTBDATAOUT     ;                       ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|dout[1]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|altsyncram:storage_rtl_0|altsyncram_nee1:auto_generated|ram_block1a1  ; PORTBDATAOUT     ;                       ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|dout[2]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|altsyncram:storage_rtl_0|altsyncram_nee1:auto_generated|ram_block1a2  ; PORTBDATAOUT     ;                       ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|dout[24] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|altsyncram:storage_rtl_0|altsyncram_nee1:auto_generated|ram_block1a3  ; PORTBDATAOUT     ;                       ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|dout[25] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|altsyncram:storage_rtl_0|altsyncram_nee1:auto_generated|ram_block1a4  ; PORTBDATAOUT     ;                       ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|dout[26] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|altsyncram:storage_rtl_0|altsyncram_nee1:auto_generated|ram_block1a5  ; PORTBDATAOUT     ;                       ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|dout[27] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|altsyncram:storage_rtl_0|altsyncram_nee1:auto_generated|ram_block1a6  ; PORTBDATAOUT     ;                       ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|dout[28] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|altsyncram:storage_rtl_0|altsyncram_nee1:auto_generated|ram_block1a7  ; PORTBDATAOUT     ;                       ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|dout[29] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|altsyncram:storage_rtl_0|altsyncram_nee1:auto_generated|ram_block1a8  ; PORTBDATAOUT     ;                       ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|dout[30] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|altsyncram:storage_rtl_0|altsyncram_nee1:auto_generated|ram_block1a9  ; PORTBDATAOUT     ;                       ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|dout[31] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|altsyncram:storage_rtl_0|altsyncram_nee1:auto_generated|ram_block1a10 ; PORTBDATAOUT     ;                       ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|dout[0]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|altsyncram:storage_rtl_0|altsyncram_tee1:auto_generated|ram_block1a0    ; PORTBDATAOUT     ;                       ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|dout[1]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|altsyncram:storage_rtl_0|altsyncram_tee1:auto_generated|ram_block1a1    ; PORTBDATAOUT     ;                       ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|dout[2]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|altsyncram:storage_rtl_0|altsyncram_tee1:auto_generated|ram_block1a2    ; PORTBDATAOUT     ;                       ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|dout[3]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|altsyncram:storage_rtl_0|altsyncram_tee1:auto_generated|ram_block1a3    ; PORTBDATAOUT     ;                       ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|dout[4]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|altsyncram:storage_rtl_0|altsyncram_tee1:auto_generated|ram_block1a4    ; PORTBDATAOUT     ;                       ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|dout[5]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|altsyncram:storage_rtl_0|altsyncram_tee1:auto_generated|ram_block1a5    ; PORTBDATAOUT     ;                       ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|dout[6]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|altsyncram:storage_rtl_0|altsyncram_tee1:auto_generated|ram_block1a6    ; PORTBDATAOUT     ;                       ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|dout[7]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|altsyncram:storage_rtl_0|altsyncram_tee1:auto_generated|ram_block1a7    ; PORTBDATAOUT     ;                       ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|dout[8]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|altsyncram:storage_rtl_0|altsyncram_tee1:auto_generated|ram_block1a8    ; PORTBDATAOUT     ;                       ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|dout[9]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|altsyncram:storage_rtl_0|altsyncram_tee1:auto_generated|ram_block1a9    ; PORTBDATAOUT     ;                       ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|dout[10]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|altsyncram:storage_rtl_0|altsyncram_tee1:auto_generated|ram_block1a10   ; PORTBDATAOUT     ;                       ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|dout[11]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|altsyncram:storage_rtl_0|altsyncram_tee1:auto_generated|ram_block1a11   ; PORTBDATAOUT     ;                       ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|dout[12]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|altsyncram:storage_rtl_0|altsyncram_tee1:auto_generated|ram_block1a12   ; PORTBDATAOUT     ;                       ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|dout[13]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|altsyncram:storage_rtl_0|altsyncram_tee1:auto_generated|ram_block1a13   ; PORTBDATAOUT     ;                       ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|dout[14]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|altsyncram:storage_rtl_0|altsyncram_tee1:auto_generated|ram_block1a14   ; PORTBDATAOUT     ;                       ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|dout[15]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|altsyncram:storage_rtl_0|altsyncram_tee1:auto_generated|ram_block1a15   ; PORTBDATAOUT     ;                       ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|dout[16]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|altsyncram:storage_rtl_0|altsyncram_tee1:auto_generated|ram_block1a16   ; PORTBDATAOUT     ;                       ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|dout[17]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|altsyncram:storage_rtl_0|altsyncram_tee1:auto_generated|ram_block1a17   ; PORTBDATAOUT     ;                       ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|dout[18]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|altsyncram:storage_rtl_0|altsyncram_tee1:auto_generated|ram_block1a18   ; PORTBDATAOUT     ;                       ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|dout[19]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|altsyncram:storage_rtl_0|altsyncram_tee1:auto_generated|ram_block1a19   ; PORTBDATAOUT     ;                       ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|dout[20]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|altsyncram:storage_rtl_0|altsyncram_tee1:auto_generated|ram_block1a20   ; PORTBDATAOUT     ;                       ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|dout[21]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|altsyncram:storage_rtl_0|altsyncram_tee1:auto_generated|ram_block1a21   ; PORTBDATAOUT     ;                       ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|dout[22]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|altsyncram:storage_rtl_0|altsyncram_tee1:auto_generated|ram_block1a22   ; PORTBDATAOUT     ;                       ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|dout[23]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|altsyncram:storage_rtl_0|altsyncram_tee1:auto_generated|ram_block1a23   ; PORTBDATAOUT     ;                       ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|dout[24]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|altsyncram:storage_rtl_0|altsyncram_tee1:auto_generated|ram_block1a24   ; PORTBDATAOUT     ;                       ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|dout[25]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|altsyncram:storage_rtl_0|altsyncram_tee1:auto_generated|ram_block1a25   ; PORTBDATAOUT     ;                       ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|dout[26]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|altsyncram:storage_rtl_0|altsyncram_tee1:auto_generated|ram_block1a26   ; PORTBDATAOUT     ;                       ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|dout[27]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|altsyncram:storage_rtl_0|altsyncram_tee1:auto_generated|ram_block1a27   ; PORTBDATAOUT     ;                       ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|dout[28]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|altsyncram:storage_rtl_0|altsyncram_tee1:auto_generated|ram_block1a28   ; PORTBDATAOUT     ;                       ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|dout[29]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|altsyncram:storage_rtl_0|altsyncram_tee1:auto_generated|ram_block1a29   ; PORTBDATAOUT     ;                       ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|dout[30]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|altsyncram:storage_rtl_0|altsyncram_tee1:auto_generated|ram_block1a30   ; PORTBDATAOUT     ;                       ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|dout[31]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|altsyncram:storage_rtl_0|altsyncram_tee1:auto_generated|ram_block1a31   ; PORTBDATAOUT     ;                       ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|sd_din[0]                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; DRAM_DQ[0]~input                                                                                                                                          ; O                ;                       ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|sd_din[1]                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; DRAM_DQ[1]~input                                                                                                                                          ; O                ;                       ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|sd_din[2]                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; DRAM_DQ[2]~input                                                                                                                                          ; O                ;                       ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|sd_din[3]                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; DRAM_DQ[3]~input                                                                                                                                          ; O                ;                       ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|sd_din[4]                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; DRAM_DQ[4]~input                                                                                                                                          ; O                ;                       ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|sd_din[5]                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; DRAM_DQ[5]~input                                                                                                                                          ; O                ;                       ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|sd_din[6]                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; DRAM_DQ[6]~input                                                                                                                                          ; O                ;                       ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|sd_din[7]                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; DRAM_DQ[7]~input                                                                                                                                          ; O                ;                       ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|sd_din[8]                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; DRAM_DQ[8]~input                                                                                                                                          ; O                ;                       ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|sd_din[9]                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; DRAM_DQ[9]~input                                                                                                                                          ; O                ;                       ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|sd_din[10]                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; DRAM_DQ[10]~input                                                                                                                                         ; O                ;                       ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|sd_din[11]                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; DRAM_DQ[11]~input                                                                                                                                         ; O                ;                       ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|sd_din[12]                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; DRAM_DQ[12]~input                                                                                                                                         ; O                ;                       ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|sd_din[13]                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; DRAM_DQ[13]~input                                                                                                                                         ; O                ;                       ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|sd_din[14]                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; DRAM_DQ[14]~input                                                                                                                                         ; O                ;                       ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|sd_din[15]                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; DRAM_DQ[15]~input                                                                                                                                         ; O                ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[0]                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult3                                  ; DATAA            ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[0]                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[0]~_Duplicate_1                                                                                   ; Q                ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[0]~_Duplicate_1                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult1                                  ; DATAA            ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[0]~_Duplicate_1                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[0]~_Duplicate_2                                                                                   ; Q                ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[1]                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult3                                  ; DATAA            ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[1]                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[1]~_Duplicate_1                                                                                   ; Q                ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[1]~_Duplicate_1                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult1                                  ; DATAA            ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[1]~_Duplicate_1                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[1]~_Duplicate_2                                                                                   ; Q                ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[2]                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult3                                  ; DATAA            ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[2]                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[2]~_Duplicate_1                                                                                   ; Q                ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[2]~_Duplicate_1                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult1                                  ; DATAA            ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[2]~_Duplicate_1                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[2]~_Duplicate_2                                                                                   ; Q                ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[3]                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult3                                  ; DATAA            ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[3]                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[3]~_Duplicate_1                                                                                   ; Q                ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[3]~_Duplicate_1                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult1                                  ; DATAA            ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[3]~_Duplicate_1                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[3]~_Duplicate_2                                                                                   ; Q                ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[4]                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult3                                  ; DATAA            ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[4]                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[4]~_Duplicate_1                                                                                   ; Q                ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[4]~_Duplicate_1                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult1                                  ; DATAA            ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[4]~_Duplicate_1                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[4]~_Duplicate_2                                                                                   ; Q                ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[5]                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult3                                  ; DATAA            ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[5]                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[5]~_Duplicate_1                                                                                   ; Q                ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[5]~_Duplicate_1                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult1                                  ; DATAA            ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[5]~_Duplicate_1                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[5]~_Duplicate_2                                                                                   ; Q                ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[6]                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult3                                  ; DATAA            ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[6]                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[6]~_Duplicate_1                                                                                   ; Q                ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[6]~_Duplicate_1                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult1                                  ; DATAA            ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[6]~_Duplicate_1                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[6]~_Duplicate_2                                                                                   ; Q                ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[7]                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult3                                  ; DATAA            ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[7]                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[7]~_Duplicate_1                                                                                   ; Q                ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[7]~_Duplicate_1                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult1                                  ; DATAA            ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[7]~_Duplicate_1                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[7]~_Duplicate_2                                                                                   ; Q                ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[8]                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult3                                  ; DATAA            ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[8]                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[8]~_Duplicate_1                                                                                   ; Q                ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[8]~_Duplicate_1                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult1                                  ; DATAA            ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[8]~_Duplicate_1                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[8]~_Duplicate_2                                                                                   ; Q                ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[9]                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult3                                  ; DATAA            ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[9]                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[9]~_Duplicate_1                                                                                   ; Q                ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[9]~_Duplicate_1                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult1                                  ; DATAA            ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[9]~_Duplicate_1                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[9]~_Duplicate_2                                                                                   ; Q                ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[10]                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult3                                  ; DATAA            ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[10]                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[10]~_Duplicate_1                                                                                  ; Q                ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[10]~_Duplicate_1                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult1                                  ; DATAA            ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[10]~_Duplicate_1                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[10]~_Duplicate_2                                                                                  ; Q                ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[11]                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult3                                  ; DATAA            ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[11]                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[11]~_Duplicate_1                                                                                  ; Q                ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[11]~_Duplicate_1                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult1                                  ; DATAA            ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[11]~_Duplicate_1                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[11]~_Duplicate_2                                                                                  ; Q                ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[12]                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult3                                  ; DATAA            ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[12]                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[12]~_Duplicate_1                                                                                  ; Q                ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[12]~_Duplicate_1                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult1                                  ; DATAA            ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[12]~_Duplicate_1                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[12]~_Duplicate_2                                                                                  ; Q                ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[13]                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult3                                  ; DATAA            ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[13]                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[13]~_Duplicate_1                                                                                  ; Q                ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[13]~_Duplicate_1                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult1                                  ; DATAA            ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[13]~_Duplicate_1                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[13]~_Duplicate_2                                                                                  ; Q                ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[14]                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult3                                  ; DATAA            ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[14]                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[14]~_Duplicate_1                                                                                  ; Q                ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[14]~_Duplicate_1                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult1                                  ; DATAA            ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[14]~_Duplicate_1                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[14]~_Duplicate_2                                                                                  ; Q                ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[15]                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult3                                  ; DATAA            ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[15]                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[15]~_Duplicate_1                                                                                  ; Q                ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[15]~_Duplicate_1                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult1                                  ; DATAA            ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[15]~_Duplicate_1                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[15]~_Duplicate_2                                                                                  ; Q                ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[16]                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult3                                  ; DATAA            ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[16]                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[16]~_Duplicate_1                                                                                  ; Q                ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[16]~_Duplicate_1                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult1                                  ; DATAA            ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[16]~_Duplicate_1                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[16]~_Duplicate_2                                                                                  ; Q                ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[17]                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult3                                  ; DATAA            ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[17]                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[17]~_Duplicate_1                                                                                  ; Q                ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[17]~_Duplicate_1                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult1                                  ; DATAA            ;                       ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[17]~_Duplicate_1                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; substitute_mcu:controller|eightthirtytwo_cpu:cpu|alu_d1[17]~_Duplicate_2                                                                                  ; Q                ;                       ;
+----------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+----------------------------------------------------------------------------------------+
; Ignored Assignments                                                                    ;
+----------+----------------+--------------+------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+------------+---------------+----------------+
; Location ;                ;              ; I2C_SCL    ; PIN_R22       ; QSF Assignment ;
; Location ;                ;              ; I2C_SDA    ; PIN_V21       ; QSF Assignment ;
; Location ;                ;              ; SPI_DI     ; PIN_K22       ; QSF Assignment ;
; Location ;                ;              ; SPI_DO     ; PIN_M21       ; QSF Assignment ;
; Location ;                ;              ; SPI_SCK    ; PIN_N21       ; QSF Assignment ;
; Location ;                ;              ; SPI_SS2    ; PIN_N22       ; QSF Assignment ;
; Location ;                ;              ; SRAM_A[0]  ; PIN_A4        ; QSF Assignment ;
; Location ;                ;              ; SRAM_A[10] ; PIN_A8        ; QSF Assignment ;
; Location ;                ;              ; SRAM_A[11] ; PIN_A14       ; QSF Assignment ;
; Location ;                ;              ; SRAM_A[12] ; PIN_B6        ; QSF Assignment ;
; Location ;                ;              ; SRAM_A[13] ; PIN_A15       ; QSF Assignment ;
; Location ;                ;              ; SRAM_A[14] ; PIN_A5        ; QSF Assignment ;
; Location ;                ;              ; SRAM_A[15] ; PIN_A19       ; QSF Assignment ;
; Location ;                ;              ; SRAM_A[16] ; PIN_A18       ; QSF Assignment ;
; Location ;                ;              ; SRAM_A[18] ; PIN_A17       ; QSF Assignment ;
; Location ;                ;              ; SRAM_A[19] ; PIN_U21       ; QSF Assignment ;
; Location ;                ;              ; SRAM_A[1]  ; PIN_C3        ; QSF Assignment ;
; Location ;                ;              ; SRAM_A[20] ; PIN_AB15      ; QSF Assignment ;
; Location ;                ;              ; SRAM_A[2]  ; PIN_B5        ; QSF Assignment ;
; Location ;                ;              ; SRAM_A[3]  ; PIN_A6        ; QSF Assignment ;
; Location ;                ;              ; SRAM_A[4]  ; PIN_A7        ; QSF Assignment ;
; Location ;                ;              ; SRAM_A[5]  ; PIN_B9        ; QSF Assignment ;
; Location ;                ;              ; SRAM_A[7]  ; PIN_B14       ; QSF Assignment ;
; Location ;                ;              ; SRAM_A[8]  ; PIN_B10       ; QSF Assignment ;
; Location ;                ;              ; SRAM_A[9]  ; PIN_B13       ; QSF Assignment ;
; Location ;                ;              ; SRAM_LB    ; PIN_AA16      ; QSF Assignment ;
; Location ;                ;              ; SRAM_OE    ; PIN_AA20      ; QSF Assignment ;
; Location ;                ;              ; SRAM_Q[0]  ; PIN_B7        ; QSF Assignment ;
; Location ;                ;              ; SRAM_Q[10] ; PIN_H22       ; QSF Assignment ;
; Location ;                ;              ; SRAM_Q[11] ; PIN_L22       ; QSF Assignment ;
; Location ;                ;              ; SRAM_Q[12] ; PIN_M22       ; QSF Assignment ;
; Location ;                ;              ; SRAM_Q[13] ; PIN_L21       ; QSF Assignment ;
; Location ;                ;              ; SRAM_Q[14] ; PIN_J22       ; QSF Assignment ;
; Location ;                ;              ; SRAM_Q[15] ; PIN_F21       ; QSF Assignment ;
; Location ;                ;              ; SRAM_Q[1]  ; PIN_A13       ; QSF Assignment ;
; Location ;                ;              ; SRAM_Q[2]  ; PIN_B8        ; QSF Assignment ;
; Location ;                ;              ; SRAM_Q[3]  ; PIN_A9        ; QSF Assignment ;
; Location ;                ;              ; SRAM_Q[4]  ; PIN_C4        ; QSF Assignment ;
; Location ;                ;              ; SRAM_Q[6]  ; PIN_A16       ; QSF Assignment ;
; Location ;                ;              ; SRAM_Q[8]  ; PIN_F22       ; QSF Assignment ;
; Location ;                ;              ; SRAM_Q[9]  ; PIN_H21       ; QSF Assignment ;
; Location ;                ;              ; SRAM_UB    ; PIN_R2        ; QSF Assignment ;
; Location ;                ;              ; SRAM_WE    ; PIN_A10       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[5]   ; PIN_R1        ; QSF Assignment ;
; Location ;                ;              ; VGA_G[5]   ; PIN_P2        ; QSF Assignment ;
; Location ;                ;              ; VGA_R[5]   ; PIN_F1        ; QSF Assignment ;
+----------+----------------+--------------+------------+---------------+----------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 10255 ) ; 0.00 % ( 0 / 10255 )       ; 0.00 % ( 0 / 10255 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 10255 ) ; 0.00 % ( 0 / 10255 )       ; 0.00 % ( 0 / 10255 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 10055 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 194 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 6 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/turri/Public/SDRAMStressTest/neptuno/output_files/SDRAMStressTest_neptuno.pin.


+---------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                             ;
+---------------------------------------------+-----------------------------+
; Resource                                    ; Usage                       ;
+---------------------------------------------+-----------------------------+
; Total logic elements                        ; 6,410 / 55,856 ( 11 % )     ;
;     -- Combinational with no register       ; 2387                        ;
;     -- Register only                        ; 585                         ;
;     -- Combinational with a register        ; 3438                        ;
;                                             ;                             ;
; Logic element usage by number of LUT inputs ;                             ;
;     -- 4 input functions                    ; 2357                        ;
;     -- 3 input functions                    ; 1381                        ;
;     -- <=2 input functions                  ; 2087                        ;
;     -- Register only                        ; 585                         ;
;                                             ;                             ;
; Logic elements by mode                      ;                             ;
;     -- normal mode                          ; 4381                        ;
;     -- arithmetic mode                      ; 1444                        ;
;                                             ;                             ;
; Total registers*                            ; 4,039 / 57,409 ( 7 % )      ;
;     -- Dedicated logic registers            ; 4,023 / 55,856 ( 7 % )      ;
;     -- I/O registers                        ; 16 / 1,553 ( 1 % )          ;
;                                             ;                             ;
; Total LABs:  partially or completely used   ; 493 / 3,491 ( 14 % )        ;
; Virtual pins                                ; 0                           ;
; I/O pins                                    ; 79 / 325 ( 24 % )           ;
;     -- Clock pins                           ; 1 / 7 ( 14 % )              ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )              ;
;                                             ;                             ;
; M9Ks                                        ; 17 / 260 ( 7 % )            ;
; Total block memory bits                     ; 115,472 / 2,396,160 ( 5 % ) ;
; Total block memory implementation bits      ; 156,672 / 2,396,160 ( 7 % ) ;
; Embedded Multiplier 9-bit elements          ; 8 / 308 ( 3 % )             ;
; PLLs                                        ; 1 / 4 ( 25 % )              ;
; Global signals                              ; 9                           ;
;     -- Global clocks                        ; 9 / 20 ( 45 % )             ;
; JTAGs                                       ; 1 / 1 ( 100 % )             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )               ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )               ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )               ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )               ;
; Average interconnect usage (total/H/V)      ; 2.9% / 2.9% / 3.0%          ;
; Peak interconnect usage (total/H/V)         ; 16.1% / 15.3% / 18.6%       ;
; Maximum fan-out                             ; 1718                        ;
; Highest non-global fan-out                  ; 440                         ;
; Total fan-out                               ; 32470                       ;
; Average fan-out                             ; 3.09                        ;
+---------------------------------------------+-----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                  ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                   ; Low                            ;
;                                             ;                       ;                       ;                                ;
; Total logic elements                        ; 6281 / 55856 ( 11 % ) ; 129 / 55856 ( < 1 % ) ; 0 / 55856 ( 0 % )              ;
;     -- Combinational with no register       ; 2335                  ; 52                    ; 0                              ;
;     -- Register only                        ; 573                   ; 12                    ; 0                              ;
;     -- Combinational with a register        ; 3373                  ; 65                    ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                       ;                                ;
;     -- 4 input functions                    ; 2300                  ; 57                    ; 0                              ;
;     -- 3 input functions                    ; 1357                  ; 24                    ; 0                              ;
;     -- <=2 input functions                  ; 2051                  ; 36                    ; 0                              ;
;     -- Register only                        ; 573                   ; 12                    ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Logic elements by mode                      ;                       ;                       ;                                ;
;     -- normal mode                          ; 4272                  ; 109                   ; 0                              ;
;     -- arithmetic mode                      ; 1436                  ; 8                     ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Total registers                             ; 3962                  ; 77                    ; 0                              ;
;     -- Dedicated logic registers            ; 3946 / 55856 ( 7 % )  ; 77 / 55856 ( < 1 % )  ; 0 / 55856 ( 0 % )              ;
;     -- I/O registers                        ; 32                    ; 0                     ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Total LABs:  partially or completely used   ; 482 / 3491 ( 14 % )   ; 12 / 3491 ( < 1 % )   ; 0 / 3491 ( 0 % )               ;
;                                             ;                       ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                     ; 0                              ;
; I/O pins                                    ; 79                    ; 0                     ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 8 / 308 ( 3 % )       ; 0 / 308 ( 0 % )       ; 0 / 308 ( 0 % )                ;
; Total memory bits                           ; 115472                ; 0                     ; 0                              ;
; Total RAM block bits                        ; 156672                ; 0                     ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; PLL                                         ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ;
; M9K                                         ; 17 / 260 ( 6 % )      ; 0 / 260 ( 0 % )       ; 0 / 260 ( 0 % )                ;
; Clock control block                         ; 6 / 24 ( 25 % )       ; 0 / 24 ( 0 % )        ; 3 / 24 ( 12 % )                ;
;                                             ;                       ;                       ;                                ;
; Connections                                 ;                       ;                       ;                                ;
;     -- Input Connections                    ; 2691                  ; 112                   ; 1                              ;
;     -- Registered Input Connections         ; 2638                  ; 86                    ; 0                              ;
;     -- Output Connections                   ; 204                   ; 17                    ; 2583                           ;
;     -- Registered Output Connections        ; 0                     ; 17                    ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Internal Connections                        ;                       ;                       ;                                ;
;     -- Total Connections                    ; 32121                 ; 636                   ; 2589                           ;
;     -- Registered Connections               ; 14763                 ; 425                   ; 0                              ;
;                                             ;                       ;                       ;                                ;
; External Connections                        ;                       ;                       ;                                ;
;     -- Top                                  ; 186                   ; 125                   ; 2584                           ;
;     -- sld_hub:auto_hub                     ; 125                   ; 4                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 2584                  ; 0                     ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Partition Interface                         ;                       ;                       ;                                ;
;     -- Input Ports                          ; 32                    ; 37                    ; 1                              ;
;     -- Output Ports                         ; 58                    ; 54                    ; 4                              ;
;     -- Bidir Ports                          ; 20                    ; 0                     ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Registered Ports                            ;                       ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 3                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 21                    ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Port Connectivity                           ;                       ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 1                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 28                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 25                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 30                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 44                    ; 0                              ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; AUDIO_INPUT ; AA13  ; 4        ; 43           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; JOY_DATA    ; B19   ; 7        ; 64           ; 53           ; 0            ; 12                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; clock_50_i  ; T2    ; 2        ; 0            ; 26           ; 14           ; 1262                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; sd_miso_i   ; E21   ; 6        ; 77           ; 41           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; stm_tx_i    ; J21   ; 6        ; 77           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; DRAM_ADDR[0]  ; V2    ; 2        ; 0            ; 15           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[10] ; W1    ; 2        ; 0            ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[11] ; Y4    ; 3        ; 3            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[12] ; V6    ; 3        ; 1            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[1]  ; V1    ; 2        ; 0            ; 14           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[2]  ; U2    ; 2        ; 0            ; 16           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[3]  ; U1    ; 2        ; 0            ; 15           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[4]  ; V3    ; 2        ; 0            ; 5            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[5]  ; V4    ; 2        ; 0            ; 6            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[6]  ; Y2    ; 2        ; 0            ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[7]  ; AA1   ; 2        ; 0            ; 6            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[8]  ; Y3    ; 3        ; 3            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[9]  ; V5    ; 3        ; 1            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_BA[0]    ; Y1    ; 2        ; 0            ; 10           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_BA[1]    ; W2    ; 2        ; 0            ; 12           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CAS_N    ; AA4   ; 3        ; 5            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CKE      ; W6    ; 3        ; 5            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CLK      ; Y6    ; 3        ; 3            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CS_N     ; AA3   ; 3        ; 3            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_LDQM     ; AA5   ; 3        ; 9            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_RAS_N    ; AB3   ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_UDQM     ; W7    ; 3        ; 11           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_WE_N     ; AB4   ; 3        ; 9            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; I2S_BCLK      ; AB15  ; 4        ; 50           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; I2S_DATA      ; B4    ; 8        ; 16           ; 53           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; I2S_LRCLK     ; A3    ; 8        ; 11           ; 53           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; JOY_CLK       ; A20   ; 7        ; 69           ; 53           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; JOY_LOAD      ; B20   ; 7        ; 69           ; 53           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED           ; E4    ; 1        ; 0            ; 46           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SIGMA_L       ; AB14  ; 4        ; 48           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SIGMA_R       ; AA15  ; 4        ; 50           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[0]      ; H1    ; 1        ; 0            ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[1]      ; J1    ; 1        ; 0            ; 33           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[2]      ; M1    ; 2        ; 0            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[3]      ; N1    ; 2        ; 0            ; 22           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[4]      ; P1    ; 2        ; 0            ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[0]      ; F2    ; 1        ; 0            ; 39           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[1]      ; H2    ; 1        ; 0            ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[2]      ; J2    ; 1        ; 0            ; 33           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[3]      ; M2    ; 2        ; 0            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[4]      ; N2    ; 2        ; 0            ; 23           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_HS        ; B3    ; 8        ; 11           ; 53           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[0]      ; B1    ; 1        ; 0            ; 48           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[1]      ; C1    ; 1        ; 0            ; 45           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[2]      ; C2    ; 1        ; 0            ; 45           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[3]      ; E1    ; 1        ; 0            ; 40           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[4]      ; D2    ; 1        ; 0            ; 45           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_VS        ; B2    ; 1        ; 0            ; 48           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; joyP7_o       ; AA18  ; 4        ; 66           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sd_cs_n_o     ; D22   ; 6        ; 77           ; 43           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sd_mosi_o     ; D21   ; 6        ; 77           ; 44           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sd_sclk_o     ; E22   ; 6        ; 77           ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; stm_rst_o     ; Y21   ; 5        ; 77           ; 8            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; stm_rx_o      ; K21   ; 6        ; 77           ; 33           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+------------------------------------------------------------------------------+
; Name             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                                          ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+------------------------------------------------------------------------------+
; DRAM_DQ[0]       ; AA10  ; 3        ; 39           ; 0            ; 7            ; 0                     ; 7                  ; no     ; yes            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|dq_reg[0]~en (inverted)  ;
; DRAM_DQ[10]      ; Y8    ; 3        ; 21           ; 0            ; 14           ; 0                     ; 7                  ; no     ; yes            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|dq_reg[10]~en (inverted) ;
; DRAM_DQ[11]      ; V9    ; 3        ; 32           ; 0            ; 14           ; 0                     ; 7                  ; no     ; yes            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|dq_reg[11]~en (inverted) ;
; DRAM_DQ[12]      ; V10   ; 3        ; 32           ; 0            ; 7            ; 0                     ; 7                  ; no     ; yes            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|dq_reg[12]~en (inverted) ;
; DRAM_DQ[13]      ; Y10   ; 3        ; 39           ; 0            ; 14           ; 0                     ; 7                  ; no     ; yes            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|dq_reg[13]~en (inverted) ;
; DRAM_DQ[14]      ; W10   ; 3        ; 39           ; 0            ; 21           ; 0                     ; 7                  ; no     ; yes            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|dq_reg[14]~en (inverted) ;
; DRAM_DQ[15]      ; V11   ; 3        ; 37           ; 0            ; 0            ; 0                     ; 7                  ; no     ; yes            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|dq_reg[15]~en (inverted) ;
; DRAM_DQ[1]       ; AB9   ; 3        ; 37           ; 0            ; 14           ; 0                     ; 7                  ; no     ; yes            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|dq_reg[1]~en (inverted)  ;
; DRAM_DQ[2]       ; AA9   ; 3        ; 37           ; 0            ; 21           ; 0                     ; 7                  ; no     ; yes            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|dq_reg[2]~en (inverted)  ;
; DRAM_DQ[3]       ; AB8   ; 3        ; 35           ; 0            ; 0            ; 0                     ; 7                  ; no     ; yes            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|dq_reg[3]~en (inverted)  ;
; DRAM_DQ[4]       ; AA8   ; 3        ; 35           ; 0            ; 7            ; 0                     ; 7                  ; no     ; yes            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|dq_reg[4]~en (inverted)  ;
; DRAM_DQ[5]       ; AB7   ; 3        ; 21           ; 0            ; 21           ; 0                     ; 7                  ; no     ; yes            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|dq_reg[5]~en (inverted)  ;
; DRAM_DQ[6]       ; AA7   ; 3        ; 19           ; 0            ; 0            ; 0                     ; 7                  ; no     ; yes            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|dq_reg[6]~en (inverted)  ;
; DRAM_DQ[7]       ; AB5   ; 3        ; 11           ; 0            ; 14           ; 0                     ; 7                  ; no     ; yes            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|dq_reg[7]~en (inverted)  ;
; DRAM_DQ[8]       ; Y7    ; 3        ; 11           ; 0            ; 0            ; 0                     ; 7                  ; no     ; yes            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|dq_reg[8]~en (inverted)  ;
; DRAM_DQ[9]       ; W8    ; 3        ; 14           ; 0            ; 7            ; 0                     ; 7                  ; no     ; yes            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|dq_reg[9]~en (inverted)  ;
; PS2_KEYBOARD_CLK ; B18   ; 7        ; 57           ; 53           ; 0            ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; substitute_mcu:controller|io_ps2_com:mykeyboard|ps2_clk_out (inverted)       ;
; PS2_KEYBOARD_DAT ; B17   ; 7        ; 55           ; 53           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; substitute_mcu:controller|io_ps2_com:mykeyboard|ps2_dat_out (inverted)       ;
; PS2_MOUSE_CLK    ; B16   ; 7        ; 52           ; 53           ; 0            ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; substitute_mcu:controller|io_ps2_com:mymouse|ps2_clk_out (inverted)          ;
; PS2_MOUSE_DAT    ; B15   ; 7        ; 48           ; 53           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; substitute_mcu:controller|io_ps2_com:mymouse|ps2_dat_out (inverted)          ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                        ;
+----------+---------------------+---------------------+---------------------+---------------------------+
; Location ; Pin Name            ; Reserved As         ; User Signal Name    ; Pin Type                  ;
+----------+---------------------+---------------------+---------------------+---------------------------+
; E4       ; DIFFIO_L3p, nRESET  ; Use as regular IO   ; LED                 ; Dual Purpose Pin          ;
; K6       ; nSTATUS             ; -                   ; -                   ; Dedicated Programming Pin ;
; K2       ; DCLK                ; As input tri-stated ; ~ALTERA_DCLK~       ; Dual Purpose Pin          ;
; K5       ; nCONFIG             ; -                   ; -                   ; Dedicated Programming Pin ;
; L5       ; TDI                 ; -                   ; altera_reserved_tdi ; JTAG Pin                  ;
; L2       ; TCK                 ; -                   ; altera_reserved_tck ; JTAG Pin                  ;
; L1       ; TMS                 ; -                   ; altera_reserved_tms ; JTAG Pin                  ;
; L4       ; TDO                 ; -                   ; altera_reserved_tdo ; JTAG Pin                  ;
; L3       ; nCE                 ; -                   ; -                   ; Dedicated Programming Pin ;
; M18      ; CONF_DONE           ; -                   ; -                   ; Dedicated Programming Pin ;
; M17      ; MSEL0               ; -                   ; -                   ; Dedicated Programming Pin ;
; L18      ; MSEL1               ; -                   ; -                   ; Dedicated Programming Pin ;
; L17      ; MSEL2               ; -                   ; -                   ; Dedicated Programming Pin ;
; K20      ; MSEL3               ; -                   ; -                   ; Dedicated Programming Pin ;
; K21      ; DIFFIO_R16p, CLKUSR ; Use as regular IO   ; stm_rx_o            ; Dual Purpose Pin          ;
; E22      ; DIFFIO_R8n, nWE     ; Use as regular IO   ; sd_sclk_o           ; Dual Purpose Pin          ;
; E21      ; DIFFIO_R8p, nOE     ; Use as regular IO   ; sd_miso_i           ; Dual Purpose Pin          ;
; B18      ; DIFFIO_T34p, PADD0  ; Use as regular IO   ; PS2_KEYBOARD_CLK    ; Dual Purpose Pin          ;
; B17      ; DIFFIO_T31p, PADD2  ; Use as regular IO   ; PS2_KEYBOARD_DAT    ; Dual Purpose Pin          ;
; B15      ; DIFFIO_T27p, PADD6  ; Use as regular IO   ; PS2_MOUSE_DAT       ; Dual Purpose Pin          ;
; B4       ; DIFFIO_T8p, DATA8   ; Use as regular IO   ; I2S_DATA            ; Dual Purpose Pin          ;
; A3       ; DIFFIO_T5n, DATA10  ; Use as regular IO   ; I2S_LRCLK           ; Dual Purpose Pin          ;
; B3       ; DIFFIO_T5p, DATA11  ; Use as regular IO   ; VGA_HS              ; Dual Purpose Pin          ;
+----------+---------------------+---------------------+---------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 13 / 33 ( 39 % ) ; 3.3V          ; --           ;
; 2        ; 17 / 41 ( 41 % ) ; 3.3V          ; --           ;
; 3        ; 28 / 42 ( 67 % ) ; 3.3V          ; --           ;
; 4        ; 5 / 43 ( 12 % )  ; 3.3V          ; --           ;
; 5        ; 1 / 41 ( 2 % )   ; 3.3V          ; --           ;
; 6        ; 6 / 39 ( 15 % )  ; 3.3V          ; --           ;
; 7        ; 7 / 43 ( 16 % )  ; 3.3V          ; --           ;
; 8        ; 3 / 43 ( 7 % )   ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                              ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A3       ; 378        ; 8        ; I2S_LRCLK                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 372        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 366        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 357        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 355        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 353        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 346        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 344        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 340        ; 8        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A12      ; 338        ; 7        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A13      ; 333        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 331        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 325        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ; 318        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A17      ; 316        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A18      ; 310        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A19      ; 308        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A20      ; 301        ; 7        ; JOY_CLK                         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A21      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A22      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 82         ; 2        ; DRAM_ADDR[7]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA2      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA3      ; 97         ; 3        ; DRAM_CS_N                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA4      ; 101        ; 3        ; DRAM_CAS_N                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA5      ; 103        ; 3        ; DRAM_LDQM                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA6      ; 104        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA7      ; 114        ; 3        ; DRAM_DQ[6]                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA8      ; 131        ; 3        ; DRAM_DQ[4]                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA9      ; 133        ; 3        ; DRAM_DQ[2]                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA10     ; 139        ; 3        ; DRAM_DQ[0]                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA11     ; 141        ; 3        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA12     ; 143        ; 4        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA13     ; 147        ; 4        ; AUDIO_INPUT                     ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA14     ; 152        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA15     ; 158        ; 4        ; SIGMA_R                         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA16     ; 164        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA17     ; 179        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA18     ; 181        ; 4        ; joyP7_o                         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA19     ; 182        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA20     ; 186        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA21     ; 196        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA22     ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB1      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB2      ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB3      ; 98         ; 3        ; DRAM_RAS_N                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB4      ; 102        ; 3        ; DRAM_WE_N                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB5      ; 106        ; 3        ; DRAM_DQ[7]                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB6      ; 105        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB7      ; 115        ; 3        ; DRAM_DQ[5]                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB8      ; 132        ; 3        ; DRAM_DQ[3]                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB9      ; 134        ; 3        ; DRAM_DQ[1]                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB10     ; 140        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB11     ; 142        ; 3        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB12     ; 144        ; 4        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB13     ; 148        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB14     ; 153        ; 4        ; SIGMA_L                         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB15     ; 159        ; 4        ; I2S_BCLK                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB16     ; 165        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB17     ; 180        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB18     ; 178        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB19     ; 183        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB20     ; 187        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB21     ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB22     ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; VGA_R[0]                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B2       ; 2          ; 1        ; VGA_VS                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B3       ; 379        ; 8        ; VGA_HS                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B4       ; 373        ; 8        ; I2S_DATA                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 367        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B6       ; 358        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 356        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 354        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 347        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B10      ; 345        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 341        ; 8        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B12      ; 339        ; 7        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B13      ; 334        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 332        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ; 326        ; 7        ; PS2_MOUSE_DAT                   ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; B16      ; 319        ; 7        ; PS2_MOUSE_CLK                   ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; B17      ; 317        ; 7        ; PS2_KEYBOARD_DAT                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; B18      ; 311        ; 7        ; PS2_KEYBOARD_CLK                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; B19      ; 307        ; 7        ; JOY_DATA                        ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; B20      ; 302        ; 7        ; JOY_LOAD                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B21      ; 282        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B22      ; 281        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 8          ; 1        ; VGA_R[1]                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C2       ; 7          ; 1        ; VGA_R[2]                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ; 382        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 383        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 370        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 362        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 361        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C10      ; 350        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C11      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ; 327        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C14      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C15      ; 322        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C16      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C17      ; 306        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ; 294        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C19      ; 299        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C20      ; 283        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C21      ; 280        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C22      ; 279        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 9          ; 1        ; VGA_R[4]                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D3       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ;            ; 1        ; VCCIO1                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D5       ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D6       ; 380        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ; 371        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D8       ; 363        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D10      ; 342        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D11      ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D12      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D13      ; 328        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D14      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D15      ; 312        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D16      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D17      ; 296        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D18      ; 295        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D19      ; 300        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D20      ; 284        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D21      ; 274        ; 6        ; sd_mosi_o                       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D22      ; 273        ; 6        ; sd_cs_n_o                       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E1       ; 17         ; 1        ; VGA_R[3]                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E3       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 5          ; 1        ; LED                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E5       ; 388        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E6       ; 387        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 381        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 364        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 359        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 343        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 336        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ; 335        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E13      ; 330        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E14      ; 323        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E15      ; 313        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E16      ; 288        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E17      ;            ;          ; VCCD_PLL2                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E18      ;            ;          ; GNDA2                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E19      ;            ; 6        ; VCCIO6                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E20      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E21      ; 270        ; 6        ; sd_miso_i                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; E22      ; 269        ; 6        ; sd_sclk_o                       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F1       ; 19         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 18         ; 1        ; VGA_G[0]                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F3       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F4       ;            ; 1        ; VCCIO1                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; F5       ;            ;          ; GNDA3                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; VCCD_PLL3                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F7       ; 384        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 374        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 386        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 369        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 337        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F13      ; 324        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F14      ; 292        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F15      ; 289        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F16      ; 287        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F17      ; 285        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F18      ;            ; --       ; VCCA2                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F19      ; 276        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F20      ; 275        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F21      ; 263        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F22      ; 262        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 44         ; 1        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G3       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G6       ;            ; --       ; VCCA3                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G7       ; 385        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G8       ; 375        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G9       ; 389        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G10      ; 368        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G11      ; 351        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G12      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G13      ; 315        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G14      ; 314        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G15      ; 291        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G16      ; 290        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G17      ; 286        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G18      ; 277        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G19      ;            ; 6        ; VCCIO6                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G20      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G21      ; 243        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G22      ; 242        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H1       ; 30         ; 1        ; VGA_B[0]                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H2       ; 29         ; 1        ; VGA_G[1]                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H3       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H4       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H5       ; 21         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H6       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H7       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H16      ; 272        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H17      ; 278        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H18      ; 271        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H19      ; 268        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H20      ; 267        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H21      ; 257        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H22      ; 256        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J1       ; 34         ; 1        ; VGA_B[1]                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 33         ; 1        ; VGA_G[2]                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ; 32         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J4       ; 27         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ; 20         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J6       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ; 25         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J8       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J14      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J16      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J17      ; 266        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J18      ; 260        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J19      ; 265        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J20      ; 264        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J21      ; 255        ; 6        ; stm_tx_i                        ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J22      ; 254        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 36         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 35         ; 1        ; ~ALTERA_DCLK~ / RESERVED_INPUT  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K3       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K4       ;            ; 1        ; VCCIO1                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K5       ; 37         ; 1        ; ^nCONFIG                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K6       ; 24         ; 1        ; ^nSTATUS                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ; 26         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K8       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K16      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K17      ; 258        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K18      ; 259        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K19      ; 251        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K20      ; 248        ; 6        ; ^MSEL3                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 253        ; 6        ; stm_rx_o                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K22      ; 252        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 40         ; 1        ; altera_reserved_tms             ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; L2       ; 39         ; 1        ; altera_reserved_tck             ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; L3       ; 42         ; 1        ; ^nCE                            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L4       ; 41         ; 1        ; altera_reserved_tdo             ; output ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; L5       ; 38         ; 1        ; altera_reserved_tdi             ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; L6       ; 47         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L17      ; 247        ; 6        ; ^MSEL2                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ; 246        ; 6        ; ^MSEL1                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L19      ;            ; 6        ; VCCIO6                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L20      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L21      ; 250        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L22      ; 249        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 50         ; 2        ; VGA_B[2]                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 49         ; 2        ; VGA_G[3]                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M3       ; 52         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ; 56         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M6       ; 48         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M8       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M16      ; 239        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M17      ; 245        ; 6        ; ^MSEL0                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M18      ; 244        ; 6        ; ^CONF_DONE                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M19      ; 238        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M20      ; 237        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M21      ; 236        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M22      ; 235        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ; 54         ; 2        ; VGA_B[3]                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 53         ; 2        ; VGA_G[4]                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N4       ;            ; 2        ; VCCIO2                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N5       ; 62         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N6       ; 70         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N7       ; 79         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N16      ; 223        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N17      ; 231        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N18      ; 232        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N19      ; 230        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N20      ; 229        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N21      ; 234        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N22      ; 233        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 58         ; 2        ; VGA_B[4]                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 57         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 64         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P4       ; 63         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P5       ; 69         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P6       ; 85         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P7       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P15      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P17      ; 213        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P18      ;            ; 5        ; VCCIO5                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P20      ; 226        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P21      ; 228        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P22      ; 227        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 60         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ; 59         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R4       ; 71         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R5       ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ; 89         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R8       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R10      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R11      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R12      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R14      ; 193        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ; 194        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R16      ; 192        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R17      ; 212        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R18      ; 220        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R19      ; 221        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R20      ; 216        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R21      ; 225        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R22      ; 224        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ; 46         ; 2        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T2       ; 45         ; 2        ; clock_50_i                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T3       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T4       ; 87         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T5       ; 88         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T6       ;            ; --       ; VCCA1                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T10      ; 120        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 121        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T13      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T14      ; 176        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 177        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ; 191        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T17      ; 198        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T18      ; 199        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T19      ; 211        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T20      ; 210        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T21      ; 241        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T22      ; 240        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U1       ; 66         ; 2        ; DRAM_ADDR[3]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U2       ; 65         ; 2        ; DRAM_ADDR[2]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U3       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U4       ;            ; 2        ; VCCIO2                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; U5       ;            ;          ; GNDA1                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U6       ;            ;          ; VCCD_PLL1                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U7       ; 92         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U8       ; 93         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U9       ; 109        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U10      ; 130        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U11      ; 135        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U12      ; 160        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U13      ; 168        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U14      ; 171        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U15      ; 172        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U16      ; 189        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U17      ; 190        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U18      ;            ; --       ; VCCA4                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U19      ; 205        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U20      ; 204        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U21      ; 219        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U22      ; 218        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V1       ; 68         ; 2        ; DRAM_ADDR[1]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V2       ; 67         ; 2        ; DRAM_ADDR[0]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V3       ; 84         ; 2        ; DRAM_ADDR[4]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V4       ; 83         ; 2        ; DRAM_ADDR[5]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V5       ; 91         ; 3        ; DRAM_ADDR[9]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V6       ; 90         ; 3        ; DRAM_ADDR[12]                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V7       ; 100        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V8       ; 110        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V9       ; 126        ; 3        ; DRAM_DQ[11]                     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V10      ; 127        ; 3        ; DRAM_DQ[12]                     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V11      ; 136        ; 3        ; DRAM_DQ[15]                     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V12      ; 154        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; V13      ; 166        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V14      ; 170        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V15      ; 173        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V16      ; 188        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V17      ;            ;          ; VCCD_PLL4                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GNDA4                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ; 5        ; VCCIO5                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V21      ; 215        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V22      ; 214        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W1       ; 74         ; 2        ; DRAM_ADDR[10]                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W2       ; 73         ; 2        ; DRAM_BA[1]                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W3       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W4       ;            ; 2        ; VCCIO2                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W5       ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W6       ; 99         ; 3        ; DRAM_CKE                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; W7       ; 107        ; 3        ; DRAM_UDQM                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; W8       ; 111        ; 3        ; DRAM_DQ[9]                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; W9       ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W10      ; 137        ; 3        ; DRAM_DQ[14]                     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; W11      ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W12      ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W13      ; 156        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W14      ; 167        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W15      ; 174        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W16      ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W17      ; 184        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W18      ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W19      ; 201        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; W20      ; 200        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W21      ; 209        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W22      ; 208        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 76         ; 2        ; DRAM_BA[0]                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y2       ; 75         ; 2        ; DRAM_ADDR[6]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y3       ; 95         ; 3        ; DRAM_ADDR[8]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y4       ; 94         ; 3        ; DRAM_ADDR[11]                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y6       ; 96         ; 3        ; DRAM_CLK                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y7       ; 108        ; 3        ; DRAM_DQ[8]                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y8       ; 116        ; 3        ; DRAM_DQ[10]                     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 138        ; 3        ; DRAM_DQ[13]                     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y11      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 157        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y14      ; 162        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y15      ; 163        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y16      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y17      ; 185        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y19      ;            ; 5        ; VCCIO5                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; Y20      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y21      ; 203        ; 5        ; stm_rst_o                       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y22      ; 202        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                        ;
+-------------------------------+------------------------------------------------------------------------------------+
; Name                          ; sdramtest_top:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated|pll1 ;
+-------------------------------+------------------------------------------------------------------------------------+
; SDC pin name                  ; guest|pll|altpll_component|auto_generated|pll1                                     ;
; PLL mode                      ; No compensation                                                                    ;
; Compensate clock              ; --                                                                                 ;
; Compensated input/output pins ; --                                                                                 ;
; Switchover type               ; --                                                                                 ;
; Input frequency 0             ; 50.0 MHz                                                                           ;
; Input frequency 1             ; --                                                                                 ;
; Nominal PFD frequency         ; 50.0 MHz                                                                           ;
; Nominal VCO frequency         ; 500.0 MHz                                                                          ;
; VCO post scale K counter      ; 2                                                                                  ;
; VCO frequency control         ; Auto                                                                               ;
; VCO phase shift step          ; 250 ps                                                                             ;
; VCO multiply                  ; --                                                                                 ;
; VCO divide                    ; --                                                                                 ;
; Freq min lock                 ; 30.0 MHz                                                                           ;
; Freq max lock                 ; 65.02 MHz                                                                          ;
; M VCO Tap                     ; 6                                                                                  ;
; M Initial                     ; 1                                                                                  ;
; M value                       ; 10                                                                                 ;
; N value                       ; 1                                                                                  ;
; Charge pump current           ; setting 1                                                                          ;
; Loop filter resistance        ; setting 27                                                                         ;
; Loop filter capacitance       ; setting 0                                                                          ;
; Bandwidth                     ; 1.03 MHz to 1.97 MHz                                                               ;
; Bandwidth type                ; Medium                                                                             ;
; Real time reconfigurable      ; Off                                                                                ;
; Scan chain MIF file           ; --                                                                                 ;
; Preserve PLL counter order    ; Off                                                                                ;
; PLL location                  ; PLL_1                                                                              ;
; Inclk0 signal                 ; clock_50_i                                                                         ;
; Inclk1 signal                 ; --                                                                                 ;
; Inclk0 signal type            ; Dedicated Pin                                                                      ;
; Inclk1 signal type            ; --                                                                                 ;
+-------------------------------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------+
; Name                                                                                           ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                          ;
+------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------+
; sdramtest_top:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 2    ; 1   ; 100.0 MHz        ; -54 (-1500 ps) ; 9.00 (250 ps)    ; 50/50      ; C0      ; 5             ; 3/2 Odd    ; --            ; 1       ; 0       ; guest|pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdramtest_top:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)       ; 9.00 (250 ps)    ; 50/50      ; C1      ; 5             ; 3/2 Odd    ; --            ; 1       ; 6       ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdramtest_top:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; clock2       ; 1    ; 1   ; 50.0 MHz         ; 0 (0 ps)       ; 4.50 (250 ps)    ; 50/50      ; C2      ; 10            ; 5/5 Even   ; --            ; 1       ; 6       ; guest|pll|altpll_component|auto_generated|pll1|clk[2] ;
+------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------+


+-------------------------------------------+
; I/O Assignment Warnings                   ;
+------------------+------------------------+
; Pin Name         ; Reason                 ;
+------------------+------------------------+
; LED              ; Missing drive strength ;
; DRAM_CLK         ; Missing drive strength ;
; DRAM_CKE         ; Missing drive strength ;
; DRAM_ADDR[0]     ; Missing drive strength ;
; DRAM_ADDR[1]     ; Missing drive strength ;
; DRAM_ADDR[2]     ; Missing drive strength ;
; DRAM_ADDR[3]     ; Missing drive strength ;
; DRAM_ADDR[4]     ; Missing drive strength ;
; DRAM_ADDR[5]     ; Missing drive strength ;
; DRAM_ADDR[6]     ; Missing drive strength ;
; DRAM_ADDR[7]     ; Missing drive strength ;
; DRAM_ADDR[8]     ; Missing drive strength ;
; DRAM_ADDR[9]     ; Missing drive strength ;
; DRAM_ADDR[10]    ; Missing drive strength ;
; DRAM_ADDR[11]    ; Missing drive strength ;
; DRAM_ADDR[12]    ; Missing drive strength ;
; DRAM_BA[0]       ; Missing drive strength ;
; DRAM_BA[1]       ; Missing drive strength ;
; DRAM_LDQM        ; Missing drive strength ;
; DRAM_UDQM        ; Missing drive strength ;
; DRAM_CS_N        ; Missing drive strength ;
; DRAM_WE_N        ; Missing drive strength ;
; DRAM_CAS_N       ; Missing drive strength ;
; DRAM_RAS_N       ; Missing drive strength ;
; VGA_HS           ; Missing drive strength ;
; VGA_VS           ; Missing drive strength ;
; VGA_R[0]         ; Missing drive strength ;
; VGA_R[1]         ; Missing drive strength ;
; VGA_R[2]         ; Missing drive strength ;
; VGA_R[3]         ; Missing drive strength ;
; VGA_R[4]         ; Missing drive strength ;
; VGA_G[0]         ; Missing drive strength ;
; VGA_G[1]         ; Missing drive strength ;
; VGA_G[2]         ; Missing drive strength ;
; VGA_G[3]         ; Missing drive strength ;
; VGA_G[4]         ; Missing drive strength ;
; VGA_B[0]         ; Missing drive strength ;
; VGA_B[1]         ; Missing drive strength ;
; VGA_B[2]         ; Missing drive strength ;
; VGA_B[3]         ; Missing drive strength ;
; VGA_B[4]         ; Missing drive strength ;
; SIGMA_R          ; Missing drive strength ;
; SIGMA_L          ; Missing drive strength ;
; I2S_BCLK         ; Missing drive strength ;
; I2S_LRCLK        ; Missing drive strength ;
; I2S_DATA         ; Missing drive strength ;
; JOY_CLK          ; Missing drive strength ;
; JOY_LOAD         ; Missing drive strength ;
; joyP7_o          ; Missing drive strength ;
; stm_rx_o         ; Missing drive strength ;
; stm_rst_o        ; Missing drive strength ;
; sd_cs_n_o        ; Missing drive strength ;
; sd_sclk_o        ; Missing drive strength ;
; sd_mosi_o        ; Missing drive strength ;
; DRAM_DQ[0]       ; Missing drive strength ;
; DRAM_DQ[1]       ; Missing drive strength ;
; DRAM_DQ[2]       ; Missing drive strength ;
; DRAM_DQ[3]       ; Missing drive strength ;
; DRAM_DQ[4]       ; Missing drive strength ;
; DRAM_DQ[5]       ; Missing drive strength ;
; DRAM_DQ[6]       ; Missing drive strength ;
; DRAM_DQ[7]       ; Missing drive strength ;
; DRAM_DQ[8]       ; Missing drive strength ;
; DRAM_DQ[9]       ; Missing drive strength ;
; DRAM_DQ[10]      ; Missing drive strength ;
; DRAM_DQ[11]      ; Missing drive strength ;
; DRAM_DQ[12]      ; Missing drive strength ;
; DRAM_DQ[13]      ; Missing drive strength ;
; DRAM_DQ[14]      ; Missing drive strength ;
; DRAM_DQ[15]      ; Missing drive strength ;
; PS2_KEYBOARD_CLK ; Missing drive strength ;
; PS2_KEYBOARD_DAT ; Missing drive strength ;
; PS2_MOUSE_CLK    ; Missing drive strength ;
; PS2_MOUSE_DAT    ; Missing drive strength ;
+------------------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                     ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |neptuno_top                                                                                                                            ; 6410 (1)    ; 4023 (0)                  ; 16 (16)       ; 115472      ; 17   ; 8            ; 0       ; 4         ; 79   ; 0            ; 2387 (1)     ; 585 (0)           ; 3438 (1)         ; |neptuno_top                                                                                                                                                                                                                                                                                                                                            ; neptuno_top                       ; work         ;
;    |audio_top:audio_i2s|                                                                                                                ; 19 (17)     ; 12 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (6)        ; 4 (3)             ; 8 (8)            ; |neptuno_top|audio_top:audio_i2s                                                                                                                                                                                                                                                                                                                        ; audio_top                         ; work         ;
;       |dac_if:dac|                                                                                                                      ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 0 (0)            ; |neptuno_top|audio_top:audio_i2s|dac_if:dac                                                                                                                                                                                                                                                                                                             ; dac_if                            ; work         ;
;    |joydecoder:joy|                                                                                                                     ; 38 (38)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 21 (21)          ; |neptuno_top|joydecoder:joy                                                                                                                                                                                                                                                                                                                             ; joydecoder                        ; work         ;
;    |sdramtest_top:guest|                                                                                                                ; 4124 (1)    ; 2698 (0)                  ; 0 (0)         ; 17168       ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1426 (1)     ; 370 (0)           ; 2328 (0)         ; |neptuno_top|sdramtest_top:guest                                                                                                                                                                                                                                                                                                                        ; sdramtest_top                     ; work         ;
;       |mist_video:mist_video|                                                                                                           ; 305 (0)     ; 168 (0)                   ; 0 (0)         ; 16480       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 137 (0)      ; 27 (0)            ; 141 (0)          ; |neptuno_top|sdramtest_top:guest|mist_video:mist_video                                                                                                                                                                                                                                                                                                  ; mist_video                        ; work         ;
;          |RGBtoYPbPr:rgb2ypbpr|                                                                                                         ; 8 (0)       ; 4 (0)                     ; 0 (0)         ; 96          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 1 (0)             ; 3 (0)            ; |neptuno_top|sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr                                                                                                                                                                                                                                                                             ; RGBtoYPbPr                        ; work         ;
;             |altshift_taps:hs_d_rtl_0|                                                                                                  ; 8 (0)       ; 4 (0)                     ; 0 (0)         ; 96          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 1 (0)             ; 3 (0)            ; |neptuno_top|sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|altshift_taps:hs_d_rtl_0                                                                                                                                                                                                                                                    ; altshift_taps                     ; work         ;
;                |shift_taps_a6m:auto_generated|                                                                                          ; 8 (3)       ; 4 (2)                     ; 0 (0)         ; 96          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (1)        ; 1 (1)             ; 3 (1)            ; |neptuno_top|sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|altshift_taps:hs_d_rtl_0|shift_taps_a6m:auto_generated                                                                                                                                                                                                                      ; shift_taps_a6m                    ; work         ;
;                   |altsyncram_vk31:altsyncram4|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 96          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |neptuno_top|sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|altshift_taps:hs_d_rtl_0|shift_taps_a6m:auto_generated|altsyncram_vk31:altsyncram4                                                                                                                                                                                          ; altsyncram_vk31                   ; work         ;
;                   |cntr_6pf:cntr1|                                                                                                      ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; |neptuno_top|sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|altshift_taps:hs_d_rtl_0|shift_taps_a6m:auto_generated|cntr_6pf:cntr1                                                                                                                                                                                                       ; cntr_6pf                          ; work         ;
;          |cofi:cofi|                                                                                                                    ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 16 (16)          ; |neptuno_top|sdramtest_top:guest|mist_video:mist_video|cofi:cofi                                                                                                                                                                                                                                                                                        ; cofi                              ; work         ;
;          |osd:osd|                                                                                                                      ; 289 (289)   ; 141 (141)                 ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 132 (132)    ; 23 (23)           ; 134 (134)        ; |neptuno_top|sdramtest_top:guest|mist_video:mist_video|osd:osd                                                                                                                                                                                                                                                                                          ; osd                               ; work         ;
;             |altsyncram:osd_buffer_rtl_0|                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |neptuno_top|sdramtest_top:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0                                                                                                                                                                                                                                                              ; altsyncram                        ; work         ;
;                |altsyncram_dle1:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |neptuno_top|sdramtest_top:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dle1:auto_generated                                                                                                                                                                                                                               ; altsyncram_dle1                   ; work         ;
;          |scandoubler:scandoubler|                                                                                                      ; 7 (7)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (2)             ; 4 (4)            ; |neptuno_top|sdramtest_top:guest|mist_video:mist_video|scandoubler:scandoubler                                                                                                                                                                                                                                                                          ; scandoubler                       ; work         ;
;       |pll:pll|                                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |neptuno_top|sdramtest_top:guest|pll:pll                                                                                                                                                                                                                                                                                                                ; pll                               ; work         ;
;          |altpll:altpll_component|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |neptuno_top|sdramtest_top:guest|pll:pll|altpll:altpll_component                                                                                                                                                                                                                                                                                        ; altpll                            ; work         ;
;             |pll_altpll:auto_generated|                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |neptuno_top|sdramtest_top:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                                                                                                              ; pll_altpll                        ; work         ;
;       |sdramtest:test|                                                                                                                  ; 3647 (1450) ; 2456 (645)                ; 0 (0)         ; 688         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1190 (804)   ; 319 (1)           ; 2138 (657)       ; |neptuno_top|sdramtest_top:guest|sdramtest:test                                                                                                                                                                                                                                                                                                         ; sdramtest                         ; work         ;
;          |debug_bridge_jtag:bridge|                                                                                                     ; 124 (58)    ; 114 (52)                  ; 0 (0)         ; 688         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (5)        ; 23 (9)            ; 92 (42)          ; |neptuno_top|sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge                                                                                                                                                                                                                                                                                ; debug_bridge_jtag                 ; work         ;
;             |debug_fifo:fifofromjtag|                                                                                                   ; 32 (32)     ; 31 (31)                   ; 0 (0)         ; 176         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 6 (6)             ; 25 (25)          ; |neptuno_top|sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag                                                                                                                                                                                                                                                        ; debug_fifo                        ; work         ;
;                |altsyncram:storage_rtl_0|                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 176         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |neptuno_top|sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|altsyncram:storage_rtl_0                                                                                                                                                                                                                               ; altsyncram                        ; work         ;
;                   |altsyncram_nee1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 176         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |neptuno_top|sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|altsyncram:storage_rtl_0|altsyncram_nee1:auto_generated                                                                                                                                                                                                ; altsyncram_nee1                   ; work         ;
;             |debug_fifo:fifotojtag|                                                                                                     ; 33 (33)     ; 31 (31)                   ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 8 (8)             ; 23 (23)          ; |neptuno_top|sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag                                                                                                                                                                                                                                                          ; debug_fifo                        ; work         ;
;                |altsyncram:storage_rtl_0|                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |neptuno_top|sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|altsyncram:storage_rtl_0                                                                                                                                                                                                                                 ; altsyncram                        ; work         ;
;                   |altsyncram_tee1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |neptuno_top|sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|altsyncram:storage_rtl_0|altsyncram_tee1:auto_generated                                                                                                                                                                                                  ; altsyncram_tee1                   ; work         ;
;             |debug_virtualjtag:virtualjtag|                                                                                             ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 2 (0)            ; |neptuno_top|sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_virtualjtag:virtualjtag                                                                                                                                                                                                                                                  ; debug_virtualjtag                 ; work         ;
;                |sld_virtual_jtag:sld_virtual_jtag_component|                                                                            ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 2 (0)            ; |neptuno_top|sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_virtualjtag:virtualjtag|sld_virtual_jtag:sld_virtual_jtag_component                                                                                                                                                                                                      ; sld_virtual_jtag                  ; work         ;
;                   |sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|                                                                  ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |neptuno_top|sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_virtualjtag:virtualjtag|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst                                                                                                                                                   ; sld_virtual_jtag_basic            ; work         ;
;          |porttest:aramport|                                                                                                            ; 235 (165)   ; 205 (140)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (24)      ; 26 (14)           ; 180 (127)        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:aramport                                                                                                                                                                                                                                                                                       ; porttest                          ; work         ;
;             |lfsr:addrlfsr|                                                                                                             ; 35 (35)     ; 34 (34)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 27 (27)          ; |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:aramport|lfsr:addrlfsr                                                                                                                                                                                                                                                                         ; lfsr                              ; work         ;
;             |lfsr:cyclelfsr|                                                                                                            ; 18 (18)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 15 (15)          ; |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:aramport|lfsr:cyclelfsr                                                                                                                                                                                                                                                                        ; lfsr                              ; work         ;
;             |lfsr:datalfsr|                                                                                                             ; 18 (18)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 4 (4)             ; 12 (12)          ; |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:aramport|lfsr:datalfsr                                                                                                                                                                                                                                                                         ; lfsr                              ; work         ;
;          |porttest:romport|                                                                                                             ; 287 (194)   ; 249 (164)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (30)      ; 38 (19)           ; 211 (145)        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:romport                                                                                                                                                                                                                                                                                        ; porttest                          ; work         ;
;             |lfsr:addrlfsr|                                                                                                             ; 43 (43)     ; 42 (42)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 9 (9)             ; 33 (33)          ; |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:romport|lfsr:addrlfsr                                                                                                                                                                                                                                                                          ; lfsr                              ; work         ;
;             |lfsr:cyclelfsr|                                                                                                            ; 15 (15)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 1 (1)             ; 10 (10)          ; |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:romport|lfsr:cyclelfsr                                                                                                                                                                                                                                                                         ; lfsr                              ; work         ;
;             |lfsr:datalfsr|                                                                                                             ; 35 (35)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 9 (9)             ; 23 (23)          ; |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:romport|lfsr:datalfsr                                                                                                                                                                                                                                                                          ; lfsr                              ; work         ;
;          |porttest:vram0port|                                                                                                           ; 263 (183)   ; 235 (160)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (23)      ; 40 (25)           ; 195 (135)        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:vram0port                                                                                                                                                                                                                                                                                      ; porttest                          ; work         ;
;             |lfsr:addrlfsr|                                                                                                             ; 31 (31)     ; 30 (30)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 8 (8)             ; 22 (22)          ; |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:vram0port|lfsr:addrlfsr                                                                                                                                                                                                                                                                        ; lfsr                              ; work         ;
;             |lfsr:cyclelfsr|                                                                                                            ; 16 (16)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 13 (13)          ; |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:vram0port|lfsr:cyclelfsr                                                                                                                                                                                                                                                                       ; lfsr                              ; work         ;
;             |lfsr:datalfsr|                                                                                                             ; 33 (33)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 7 (7)             ; 25 (25)          ; |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:vram0port|lfsr:datalfsr                                                                                                                                                                                                                                                                        ; lfsr                              ; work         ;
;          |porttest:vram1port|                                                                                                           ; 262 (181)   ; 237 (161)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (20)      ; 38 (22)           ; 199 (139)        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:vram1port                                                                                                                                                                                                                                                                                      ; porttest                          ; work         ;
;             |lfsr:addrlfsr|                                                                                                             ; 31 (31)     ; 30 (30)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 8 (8)             ; 22 (22)          ; |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:vram1port|lfsr:addrlfsr                                                                                                                                                                                                                                                                        ; lfsr                              ; work         ;
;             |lfsr:cyclelfsr|                                                                                                            ; 16 (16)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 14 (14)          ; |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:vram1port|lfsr:cyclelfsr                                                                                                                                                                                                                                                                       ; lfsr                              ; work         ;
;             |lfsr:datalfsr|                                                                                                             ; 34 (34)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 8 (8)             ; 24 (24)          ; |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:vram1port|lfsr:datalfsr                                                                                                                                                                                                                                                                        ; lfsr                              ; work         ;
;          |porttest:wramport|                                                                                                            ; 243 (161)   ; 214 (142)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (18)      ; 30 (15)           ; 184 (132)        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:wramport                                                                                                                                                                                                                                                                                       ; porttest                          ; work         ;
;             |lfsr:addrlfsr|                                                                                                             ; 44 (44)     ; 44 (44)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 35 (35)          ; |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:wramport|lfsr:addrlfsr                                                                                                                                                                                                                                                                         ; lfsr                              ; work         ;
;             |lfsr:cyclelfsr|                                                                                                            ; 16 (16)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 1 (1)             ; 11 (11)          ; |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:wramport|lfsr:cyclelfsr                                                                                                                                                                                                                                                                        ; lfsr                              ; work         ;
;             |lfsr:datalfsr|                                                                                                             ; 23 (23)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 5 (5)             ; 11 (11)          ; |neptuno_top|sdramtest_top:guest|sdramtest:test|porttest:wramport|lfsr:datalfsr                                                                                                                                                                                                                                                                         ; lfsr                              ; work         ;
;          |sdram:sdram_ctrl|                                                                                                             ; 739 (595)   ; 526 (426)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 199 (155)    ; 123 (123)         ; 417 (316)        ; |neptuno_top|sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl                                                                                                                                                                                                                                                                                        ; sdram                             ; work         ;
;             |refresh_schedule:refresh_bank0|                                                                                            ; 47 (47)     ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 36 (36)          ; |neptuno_top|sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank0                                                                                                                                                                                                                                                         ; refresh_schedule                  ; work         ;
;             |refresh_schedule:refresh_bank1|                                                                                            ; 45 (45)     ; 29 (29)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 29 (29)          ; |neptuno_top|sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank1                                                                                                                                                                                                                                                         ; refresh_schedule                  ; work         ;
;             |refresh_schedule:refresh_bank2|                                                                                            ; 39 (39)     ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 28 (28)          ; |neptuno_top|sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank2                                                                                                                                                                                                                                                         ; refresh_schedule                  ; work         ;
;             |refresh_schedule:refresh_bank3|                                                                                            ; 14 (14)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 8 (8)            ; |neptuno_top|sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank3                                                                                                                                                                                                                                                         ; refresh_schedule                  ; work         ;
;          |video_timings:vt|                                                                                                             ; 67 (67)     ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (29)      ; 0 (0)             ; 38 (38)          ; |neptuno_top|sdramtest_top:guest|sdramtest:test|video_timings:vt                                                                                                                                                                                                                                                                                        ; video_timings                     ; work         ;
;       |user_io:user_io|                                                                                                                 ; 172 (172)   ; 74 (74)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 98 (98)      ; 24 (24)           ; 50 (50)          ; |neptuno_top|sdramtest_top:guest|user_io:user_io                                                                                                                                                                                                                                                                                                        ; user_io                           ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 129 (1)     ; 77 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 52 (1)       ; 12 (0)            ; 65 (0)           ; |neptuno_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 128 (0)     ; 77 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 51 (0)       ; 12 (0)            ; 65 (0)           ; |neptuno_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 128 (0)     ; 77 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 51 (0)       ; 12 (0)            ; 65 (0)           ; |neptuno_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 128 (6)     ; 77 (5)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 51 (1)       ; 12 (0)            ; 65 (0)           ; |neptuno_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 127 (0)     ; 72 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 50 (0)       ; 12 (0)            ; 65 (0)           ; |neptuno_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 127 (88)    ; 72 (44)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 50 (39)      ; 12 (12)           ; 65 (39)          ; |neptuno_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 19 (19)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 9 (9)            ; |neptuno_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |neptuno_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |substitute_mcu:controller|                                                                                                          ; 2100 (339)  ; 1215 (190)                ; 0 (0)         ; 98304       ; 12   ; 8            ; 0       ; 4         ; 0    ; 0            ; 884 (151)    ; 199 (8)           ; 1017 (191)       ; |neptuno_top|substitute_mcu:controller                                                                                                                                                                                                                                                                                                                  ; substitute_mcu                    ; work         ;
;       |controller_rom:rom|                                                                                                              ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 98304       ; 12   ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |neptuno_top|substitute_mcu:controller|controller_rom:rom                                                                                                                                                                                                                                                                                               ; controller_rom                    ; work         ;
;          |controller_rom1:rom1|                                                                                                         ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |neptuno_top|substitute_mcu:controller|controller_rom:rom|controller_rom1:rom1                                                                                                                                                                                                                                                                          ; controller_rom1                   ; work         ;
;             |altsyncram:ram_rtl_0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |neptuno_top|substitute_mcu:controller|controller_rom:rom|controller_rom1:rom1|altsyncram:ram_rtl_0                                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;                |altsyncram_eee1:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |neptuno_top|substitute_mcu:controller|controller_rom:rom|controller_rom1:rom1|altsyncram:ram_rtl_0|altsyncram_eee1:auto_generated                                                                                                                                                                                                                      ; altsyncram_eee1                   ; work         ;
;          |controller_rom2:rom2|                                                                                                         ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |neptuno_top|substitute_mcu:controller|controller_rom:rom|controller_rom2:rom2                                                                                                                                                                                                                                                                          ; controller_rom2                   ; work         ;
;             |altsyncram:ram_rtl_0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |neptuno_top|substitute_mcu:controller|controller_rom:rom|controller_rom2:rom2|altsyncram:ram_rtl_0                                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;                |altsyncram_dee1:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |neptuno_top|substitute_mcu:controller|controller_rom:rom|controller_rom2:rom2|altsyncram:ram_rtl_0|altsyncram_dee1:auto_generated                                                                                                                                                                                                                      ; altsyncram_dee1                   ; work         ;
;       |eightthirtytwo_cpu:cpu|                                                                                                          ; 1459 (593)  ; 863 (511)                 ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 593 (96)     ; 166 (114)         ; 700 (315)        ; |neptuno_top|substitute_mcu:controller|eightthirtytwo_cpu:cpu                                                                                                                                                                                                                                                                                           ; eightthirtytwo_cpu                ; work         ;
;          |eightthirtytwo_alu:alu|                                                                                                       ; 497 (400)   ; 173 (132)                 ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 317 (261)    ; 0 (0)             ; 180 (139)        ; |neptuno_top|substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu                                                                                                                                                                                                                                                                    ; eightthirtytwo_alu                ; work         ;
;             |eightthirtytwo_shifter:shifter|                                                                                            ; 50 (50)     ; 41 (41)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 41 (41)          ; |neptuno_top|substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|eightthirtytwo_shifter:shifter                                                                                                                                                                                                                                     ; eightthirtytwo_shifter            ; work         ;
;             |lpm_mult:Mult0|                                                                                                            ; 47 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 47 (0)       ; 0 (0)             ; 0 (0)            ; |neptuno_top|substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|lpm_mult:Mult0                                                                                                                                                                                                                                                     ; lpm_mult                          ; work         ;
;                |mult_86t:auto_generated|                                                                                                ; 47 (47)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 47 (47)      ; 0 (0)             ; 0 (0)            ; |neptuno_top|substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|lpm_mult:Mult0|mult_86t:auto_generated                                                                                                                                                                                                                             ; mult_86t                          ; work         ;
;          |eightthirtytwo_decode:decoder|                                                                                                ; 42 (42)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (37)      ; 0 (0)             ; 5 (5)            ; |neptuno_top|substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_decode:decoder                                                                                                                                                                                                                                                             ; eightthirtytwo_decode             ; work         ;
;          |eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|                                                                   ; 382 (276)   ; 179 (179)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 133 (66)     ; 52 (52)           ; 197 (158)        ; |neptuno_top|substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore                                                                                                                                                                                                                                ; eightthirtytwo_fetchloadstore     ; work         ;
;             |eightthirtytwo_aligner_le:\align_le:aligner|                                                                               ; 106 (106)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 67 (67)      ; 0 (0)             ; 39 (39)          ; |neptuno_top|substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|eightthirtytwo_aligner_le:\align_le:aligner                                                                                                                                                                                    ; eightthirtytwo_aligner_le         ; work         ;
;          |eightthirtytwo_hazard:hazard1|                                                                                                ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 4 (4)            ; |neptuno_top|substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_hazard:hazard1                                                                                                                                                                                                                                                             ; eightthirtytwo_hazard             ; work         ;
;       |interrupt_controller:intcontroller|                                                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |neptuno_top|substitute_mcu:controller|interrupt_controller:intcontroller                                                                                                                                                                                                                                                                               ; interrupt_controller              ; work         ;
;       |io_ps2_com:mykeyboard|                                                                                                           ; 118 (118)   ; 57 (57)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (57)      ; 12 (12)           ; 49 (49)          ; |neptuno_top|substitute_mcu:controller|io_ps2_com:mykeyboard                                                                                                                                                                                                                                                                                            ; io_ps2_com                        ; work         ;
;       |io_ps2_com:mymouse|                                                                                                              ; 118 (118)   ; 57 (57)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (58)      ; 13 (13)           ; 47 (47)          ; |neptuno_top|substitute_mcu:controller|io_ps2_com:mymouse                                                                                                                                                                                                                                                                                               ; io_ps2_com                        ; work         ;
;       |simple_uart:\genuart:myuart|                                                                                                     ; 36 (36)     ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 28 (28)          ; |neptuno_top|substitute_mcu:controller|simple_uart:\genuart:myuart                                                                                                                                                                                                                                                                                      ; simple_uart                       ; work         ;
;       |spi_controller:spi|                                                                                                              ; 24 (24)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 18 (18)          ; |neptuno_top|substitute_mcu:controller|spi_controller:spi                                                                                                                                                                                                                                                                                               ; spi_controller                    ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                              ;
+------------------+----------+---------------+---------------+-----------------------+-----+------+
; Name             ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+------------------+----------+---------------+---------------+-----------------------+-----+------+
; LED              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_CLK         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_CKE         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[4]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[5]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[6]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[7]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[8]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[9]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[10]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[11]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[12]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_BA[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_BA[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_LDQM        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_UDQM        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_CS_N        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_WE_N        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_CAS_N       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_RAS_N       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_HS           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_VS           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[0]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[1]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[2]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[3]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[4]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[0]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[1]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[2]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[3]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[4]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[0]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[1]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[2]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[3]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[4]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SIGMA_R          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SIGMA_L          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; I2S_BCLK         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; I2S_LRCLK        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; I2S_DATA         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; JOY_CLK          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; JOY_LOAD         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; joyP7_o          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; AUDIO_INPUT      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; stm_rx_o         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; stm_tx_i         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; stm_rst_o        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sd_cs_n_o        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sd_sclk_o        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sd_mosi_o        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[0]       ; Bidir    ; --            ; --            ; (0) 0 ps              ; --  ; --   ;
; DRAM_DQ[1]       ; Bidir    ; --            ; --            ; (0) 0 ps              ; --  ; --   ;
; DRAM_DQ[2]       ; Bidir    ; --            ; --            ; (0) 0 ps              ; --  ; --   ;
; DRAM_DQ[3]       ; Bidir    ; --            ; --            ; (0) 0 ps              ; --  ; --   ;
; DRAM_DQ[4]       ; Bidir    ; --            ; --            ; (0) 0 ps              ; --  ; --   ;
; DRAM_DQ[5]       ; Bidir    ; --            ; --            ; (0) 0 ps              ; --  ; --   ;
; DRAM_DQ[6]       ; Bidir    ; --            ; --            ; (0) 0 ps              ; --  ; --   ;
; DRAM_DQ[7]       ; Bidir    ; --            ; --            ; (0) 0 ps              ; --  ; --   ;
; DRAM_DQ[8]       ; Bidir    ; --            ; --            ; (0) 0 ps              ; --  ; --   ;
; DRAM_DQ[9]       ; Bidir    ; --            ; --            ; (0) 0 ps              ; --  ; --   ;
; DRAM_DQ[10]      ; Bidir    ; --            ; --            ; (0) 0 ps              ; --  ; --   ;
; DRAM_DQ[11]      ; Bidir    ; --            ; --            ; (0) 0 ps              ; --  ; --   ;
; DRAM_DQ[12]      ; Bidir    ; --            ; --            ; (0) 0 ps              ; --  ; --   ;
; DRAM_DQ[13]      ; Bidir    ; --            ; --            ; (0) 0 ps              ; --  ; --   ;
; DRAM_DQ[14]      ; Bidir    ; --            ; --            ; (0) 0 ps              ; --  ; --   ;
; DRAM_DQ[15]      ; Bidir    ; --            ; --            ; (0) 0 ps              ; --  ; --   ;
; PS2_KEYBOARD_CLK ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; PS2_KEYBOARD_DAT ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; PS2_MOUSE_CLK    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; PS2_MOUSE_DAT    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; clock_50_i       ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; JOY_DATA         ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sd_miso_i        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+------------------+----------+---------------+---------------+-----------------------+-----+------+


+-------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                              ;
+-------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                           ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------+-------------------+---------+
; AUDIO_INPUT                                                                   ;                   ;         ;
; stm_tx_i                                                                      ;                   ;         ;
; DRAM_DQ[0]                                                                    ;                   ;         ;
; DRAM_DQ[1]                                                                    ;                   ;         ;
; DRAM_DQ[2]                                                                    ;                   ;         ;
; DRAM_DQ[3]                                                                    ;                   ;         ;
; DRAM_DQ[4]                                                                    ;                   ;         ;
; DRAM_DQ[5]                                                                    ;                   ;         ;
; DRAM_DQ[6]                                                                    ;                   ;         ;
; DRAM_DQ[7]                                                                    ;                   ;         ;
; DRAM_DQ[8]                                                                    ;                   ;         ;
; DRAM_DQ[9]                                                                    ;                   ;         ;
; DRAM_DQ[10]                                                                   ;                   ;         ;
; DRAM_DQ[11]                                                                   ;                   ;         ;
; DRAM_DQ[12]                                                                   ;                   ;         ;
; DRAM_DQ[13]                                                                   ;                   ;         ;
; DRAM_DQ[14]                                                                   ;                   ;         ;
; DRAM_DQ[15]                                                                   ;                   ;         ;
; PS2_KEYBOARD_CLK                                                              ;                   ;         ;
;      - substitute_mcu:controller|io_ps2_com:mykeyboard|process_0~0            ; 0                 ; 6       ;
;      - substitute_mcu:controller|io_ps2_com:mykeyboard|clkFilterCnt[0]~5      ; 0                 ; 6       ;
;      - substitute_mcu:controller|io_ps2_com:mykeyboard|clkReg~0               ; 0                 ; 6       ;
; PS2_KEYBOARD_DAT                                                              ;                   ;         ;
;      - substitute_mcu:controller|io_ps2_com:mykeyboard|recvByteLoc[10]~feeder ; 0                 ; 6       ;
; PS2_MOUSE_CLK                                                                 ;                   ;         ;
;      - substitute_mcu:controller|io_ps2_com:mymouse|process_0~0               ; 0                 ; 6       ;
;      - substitute_mcu:controller|io_ps2_com:mymouse|clkFilterCnt[0]~5         ; 0                 ; 6       ;
;      - substitute_mcu:controller|io_ps2_com:mymouse|clkReg~0                  ; 0                 ; 6       ;
; PS2_MOUSE_DAT                                                                 ;                   ;         ;
;      - substitute_mcu:controller|io_ps2_com:mymouse|recvByteLoc[10]~feeder    ; 0                 ; 6       ;
; clock_50_i                                                                    ;                   ;         ;
; JOY_DATA                                                                      ;                   ;         ;
;      - joydecoder:joy|joyswitches[13]~1                                       ; 0                 ; 6       ;
;      - joydecoder:joy|joyswitches[5]~3                                        ; 0                 ; 6       ;
;      - joydecoder:joy|joyswitches[12]~4                                       ; 0                 ; 6       ;
;      - joydecoder:joy|joyswitches[4]~6                                        ; 0                 ; 6       ;
;      - joydecoder:joy|joyswitches[10]~7                                       ; 0                 ; 6       ;
;      - joydecoder:joy|joyswitches[2]~8                                        ; 0                 ; 6       ;
;      - joydecoder:joy|joyswitches[15]~9                                       ; 0                 ; 6       ;
;      - joydecoder:joy|joyswitches[7]~10                                       ; 0                 ; 6       ;
;      - joydecoder:joy|joyswitches[11]~11                                      ; 0                 ; 6       ;
;      - joydecoder:joy|joyswitches[3]~12                                       ; 0                 ; 6       ;
;      - joydecoder:joy|joyswitches[14]~13                                      ; 0                 ; 6       ;
;      - joydecoder:joy|joyswitches[6]~14                                       ; 0                 ; 6       ;
; sd_miso_i                                                                     ;                   ;         ;
;      - substitute_mcu:controller|spi_controller:spi|sd_shift~3                ; 0                 ; 6       ;
+-------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                        ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y27_N0     ; 148     ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y27_N0     ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; audio_top:audio_i2s|tcount[4]                                                                                                                                                                                                                                                                                                                               ; FF_X45_Y49_N27     ; 4       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; clock_50_i                                                                                                                                                                                                                                                                                                                                                  ; PIN_T2             ; 1261    ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; clock_50_i                                                                                                                                                                                                                                                                                                                                                  ; PIN_T2             ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|comb~0                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X14_Y11_N30 ; 6       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|mist_video:mist_video|osd:osd|LessThan0~1                                                                                                                                                                                                                                                                                               ; LCCOMB_X29_Y29_N30 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|mist_video:mist_video|osd:osd|always0~1                                                                                                                                                                                                                                                                                                 ; LCCOMB_X28_Y29_N22 ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|mist_video:mist_video|osd:osd|bcnt[1]~13                                                                                                                                                                                                                                                                                                ; LCCOMB_X28_Y29_N30 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|mist_video:mist_video|osd:osd|cmd[7]~0                                                                                                                                                                                                                                                                                                  ; LCCOMB_X28_Y29_N26 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|mist_video:mist_video|osd:osd|comb~11                                                                                                                                                                                                                                                                                                   ; LCCOMB_X28_Y29_N10 ; 2       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|mist_video:mist_video|osd:osd|hs_high[1]~0                                                                                                                                                                                                                                                                                              ; LCCOMB_X20_Y29_N20 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|mist_video:mist_video|osd:osd|hs_low[1]~0                                                                                                                                                                                                                                                                                               ; LCCOMB_X20_Y29_N26 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|mist_video:mist_video|osd:osd|v_cnt[0]~1                                                                                                                                                                                                                                                                                                ; LCCOMB_X22_Y30_N28 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|mist_video:mist_video|osd:osd|vs_high[10]~0                                                                                                                                                                                                                                                                                             ; LCCOMB_X22_Y30_N12 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|mist_video:mist_video|osd:osd|vs_low[10]~0                                                                                                                                                                                                                                                                                              ; LCCOMB_X22_Y30_N20 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|mist_video:mist_video|scandoubler:scandoubler|Equal0~0                                                                                                                                                                                                                                                                                  ; LCCOMB_X20_Y29_N6  ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1]                                                                                                                                                                                                                                                              ; PLL_1              ; 1718    ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; sdramtest_top:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]                                                                                                                                                                                                                                                              ; PLL_1              ; 850     ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|bp[1]~0                                                                                                                                                                                                                                                                                         ; LCCOMB_X12_Y22_N26 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\readlogic:rd_trigger                                                                                                                                                                                                                                                   ; LCCOMB_X14_Y22_N16 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:rd_trigger~0                                                                                                                                                                                                                                                   ; LCCOMB_X12_Y24_N16 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_virtualjtag:virtualjtag|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|virtual_state_uir~0                                                                                                                                                ; LCCOMB_X12_Y24_N18 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|q[31]~0                                                                                                                                                                                                                                                                                         ; LCCOMB_X14_Y11_N18 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|rxwr_req~1                                                                                                                                                                                                                                                                                      ; LCCOMB_X12_Y24_N8  ; 8       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|shift[1]~4                                                                                                                                                                                                                                                                                      ; LCCOMB_X12_Y22_N0  ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|shift[1]~5                                                                                                                                                                                                                                                                                      ; LCCOMB_X12_Y22_N18 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|txwr_req                                                                                                                                                                                                                                                                                        ; FF_X14_Y11_N17     ; 8       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[0][0]~50                                                                                                                                                                                                                                                                                            ; LCCOMB_X21_Y15_N2  ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[0][10]~40                                                                                                                                                                                                                                                                                           ; LCCOMB_X22_Y18_N28 ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[0][11]~53                                                                                                                                                                                                                                                                                           ; LCCOMB_X23_Y19_N4  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[0][12]~51                                                                                                                                                                                                                                                                                           ; LCCOMB_X21_Y18_N24 ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[0][13]~47                                                                                                                                                                                                                                                                                           ; LCCOMB_X19_Y18_N8  ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[0][14]~43                                                                                                                                                                                                                                                                                           ; LCCOMB_X23_Y18_N20 ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[0][15]~55                                                                                                                                                                                                                                                                                           ; LCCOMB_X24_Y18_N24 ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[0][1]~46                                                                                                                                                                                                                                                                                            ; LCCOMB_X19_Y16_N2  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[0][2]~42                                                                                                                                                                                                                                                                                            ; LCCOMB_X21_Y16_N24 ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[0][3]~54                                                                                                                                                                                                                                                                                            ; LCCOMB_X22_Y16_N2  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[0][4]~49                                                                                                                                                                                                                                                                                            ; LCCOMB_X21_Y15_N6  ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[0][5]~44                                                                                                                                                                                                                                                                                            ; LCCOMB_X19_Y17_N24 ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[0][6]~41                                                                                                                                                                                                                                                                                            ; LCCOMB_X22_Y17_N4  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[0][7]~52                                                                                                                                                                                                                                                                                            ; LCCOMB_X23_Y17_N10 ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[0][8]~48                                                                                                                                                                                                                                                                                            ; LCCOMB_X21_Y17_N26 ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[0][9]~45                                                                                                                                                                                                                                                                                            ; LCCOMB_X19_Y17_N30 ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[1][0]~38                                                                                                                                                                                                                                                                                            ; LCCOMB_X20_Y14_N4  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[1][1]~37                                                                                                                                                                                                                                                                                            ; LCCOMB_X21_Y14_N28 ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[1][2]~36                                                                                                                                                                                                                                                                                            ; LCCOMB_X19_Y15_N4  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[1][3]~39                                                                                                                                                                                                                                                                                            ; LCCOMB_X20_Y15_N24 ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[1][4]~58                                                                                                                                                                                                                                                                                            ; LCCOMB_X17_Y16_N0  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[1][5]~56                                                                                                                                                                                                                                                                                            ; LCCOMB_X24_Y17_N8  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[1][6]~57                                                                                                                                                                                                                                                                                            ; LCCOMB_X17_Y16_N26 ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[1][7]~59                                                                                                                                                                                                                                                                                            ; LCCOMB_X20_Y16_N28 ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[2][0]~30                                                                                                                                                                                                                                                                                            ; LCCOMB_X19_Y19_N28 ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[2][10]~24                                                                                                                                                                                                                                                                                           ; LCCOMB_X22_Y22_N0  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[2][11]~33                                                                                                                                                                                                                                                                                           ; LCCOMB_X14_Y17_N4  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[2][12]~31                                                                                                                                                                                                                                                                                           ; LCCOMB_X16_Y19_N2  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[2][13]~23                                                                                                                                                                                                                                                                                           ; LCCOMB_X17_Y18_N24 ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[2][14]~27                                                                                                                                                                                                                                                                                           ; LCCOMB_X21_Y22_N4  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[2][15]~35                                                                                                                                                                                                                                                                                           ; LCCOMB_X15_Y17_N30 ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[2][1]~22                                                                                                                                                                                                                                                                                            ; LCCOMB_X15_Y15_N30 ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[2][2]~26                                                                                                                                                                                                                                                                                            ; LCCOMB_X22_Y19_N24 ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[2][3]~34                                                                                                                                                                                                                                                                                            ; LCCOMB_X14_Y15_N24 ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[2][4]~29                                                                                                                                                                                                                                                                                            ; LCCOMB_X16_Y21_N2  ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[2][5]~20                                                                                                                                                                                                                                                                                            ; LCCOMB_X16_Y18_N20 ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[2][6]~25                                                                                                                                                                                                                                                                                            ; LCCOMB_X23_Y22_N2  ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[2][7]~32                                                                                                                                                                                                                                                                                            ; LCCOMB_X15_Y16_N24 ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[2][8]~28                                                                                                                                                                                                                                                                                            ; LCCOMB_X15_Y19_N24 ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[2][9]~21                                                                                                                                                                                                                                                                                            ; LCCOMB_X15_Y18_N6  ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[3][0]~10                                                                                                                                                                                                                                                                                            ; LCCOMB_X17_Y17_N28 ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[3][10]~0                                                                                                                                                                                                                                                                                            ; LCCOMB_X14_Y18_N10 ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[3][11]~13                                                                                                                                                                                                                                                                                           ; LCCOMB_X20_Y22_N24 ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[3][12]~11                                                                                                                                                                                                                                                                                           ; LCCOMB_X15_Y21_N4  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[3][13]~7                                                                                                                                                                                                                                                                                            ; LCCOMB_X19_Y22_N2  ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[3][14]~3                                                                                                                                                                                                                                                                                            ; LCCOMB_X15_Y20_N20 ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[3][15]~15                                                                                                                                                                                                                                                                                           ; LCCOMB_X19_Y20_N2  ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[3][1]~6                                                                                                                                                                                                                                                                                             ; LCCOMB_X17_Y19_N4  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[3][2]~2                                                                                                                                                                                                                                                                                             ; LCCOMB_X16_Y20_N22 ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[3][3]~14                                                                                                                                                                                                                                                                                            ; LCCOMB_X21_Y20_N4  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[3][4]~9                                                                                                                                                                                                                                                                                             ; LCCOMB_X14_Y20_N4  ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[3][5]~4                                                                                                                                                                                                                                                                                             ; LCCOMB_X17_Y22_N2  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[3][6]~1                                                                                                                                                                                                                                                                                             ; LCCOMB_X17_Y20_N22 ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[3][7]~12                                                                                                                                                                                                                                                                                            ; LCCOMB_X20_Y20_N2  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[3][8]~8                                                                                                                                                                                                                                                                                             ; LCCOMB_X14_Y19_N4  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[3][9]~5                                                                                                                                                                                                                                                                                             ; LCCOMB_X16_Y22_N8  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[4][0]~18                                                                                                                                                                                                                                                                                            ; LCCOMB_X23_Y16_N20 ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[4][1]~17                                                                                                                                                                                                                                                                                            ; LCCOMB_X24_Y16_N2  ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[4][2]~16                                                                                                                                                                                                                                                                                            ; LCCOMB_X23_Y15_N6  ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[4][3]~19                                                                                                                                                                                                                                                                                            ; LCCOMB_X23_Y15_N2  ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[4][4]~62                                                                                                                                                                                                                                                                                            ; LCCOMB_X24_Y21_N28 ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[4][5]~60                                                                                                                                                                                                                                                                                            ; LCCOMB_X22_Y21_N0  ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[4][6]~61                                                                                                                                                                                                                                                                                            ; LCCOMB_X25_Y21_N24 ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[4][7]~63                                                                                                                                                                                                                                                                                            ; LCCOMB_X22_Y21_N4  ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[0][6]~1455                                                                                                                                                                                                                                                                                                       ; LCCOMB_X21_Y15_N4  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[10][6]~1276                                                                                                                                                                                                                                                                                                      ; LCCOMB_X22_Y18_N18 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[11][6]~1509                                                                                                                                                                                                                                                                                                      ; LCCOMB_X23_Y19_N0  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[12][6]~1473                                                                                                                                                                                                                                                                                                      ; LCCOMB_X21_Y18_N20 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[13][6]~1401                                                                                                                                                                                                                                                                                                      ; LCCOMB_X19_Y18_N2  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[14][6]~1330                                                                                                                                                                                                                                                                                                      ; LCCOMB_X23_Y18_N22 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[15][6]~1545                                                                                                                                                                                                                                                                                                      ; LCCOMB_X24_Y18_N4  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[16][6]~1240                                                                                                                                                                                                                                                                                                      ; LCCOMB_X20_Y14_N6  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[17][6]~1222                                                                                                                                                                                                                                                                                                      ; LCCOMB_X21_Y14_N2  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[18][6]~1204                                                                                                                                                                                                                                                                                                      ; LCCOMB_X19_Y15_N28 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[19][6]~1258                                                                                                                                                                                                                                                                                                      ; LCCOMB_X20_Y15_N22 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[1][6]~1383                                                                                                                                                                                                                                                                                                       ; LCCOMB_X19_Y16_N4  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[20][6]~1599                                                                                                                                                                                                                                                                                                      ; LCCOMB_X17_Y16_N20 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[21][6]~1563                                                                                                                                                                                                                                                                                                      ; LCCOMB_X24_Y17_N30 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[22][6]~1581                                                                                                                                                                                                                                                                                                      ; LCCOMB_X16_Y16_N18 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[23][6]~1617                                                                                                                                                                                                                                                                                                      ; LCCOMB_X20_Y16_N26 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[24][6]~541                                                                                                                                                                                                                                                                                                       ; LCCOMB_X17_Y21_N24 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[2][6]~1312                                                                                                                                                                                                                                                                                                       ; LCCOMB_X21_Y16_N18 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[32][6]~1096                                                                                                                                                                                                                                                                                                      ; LCCOMB_X19_Y19_N26 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[33][6]~953                                                                                                                                                                                                                                                                                                       ; LCCOMB_X15_Y15_N8  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[34][6]~1025                                                                                                                                                                                                                                                                                                      ; LCCOMB_X22_Y19_N26 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[35][6]~1168                                                                                                                                                                                                                                                                                                      ; LCCOMB_X14_Y15_N20 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[36][6]~1078                                                                                                                                                                                                                                                                                                      ; LCCOMB_X16_Y21_N28 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[37][6]~917                                                                                                                                                                                                                                                                                                       ; LCCOMB_X16_Y18_N18 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[38][6]~1007                                                                                                                                                                                                                                                                                                      ; LCCOMB_X23_Y22_N28 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[39][6]~1132                                                                                                                                                                                                                                                                                                      ; LCCOMB_X16_Y17_N26 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[3][6]~1527                                                                                                                                                                                                                                                                                                       ; LCCOMB_X22_Y16_N24 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[40][6]~1060                                                                                                                                                                                                                                                                                                      ; LCCOMB_X15_Y19_N26 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[41][6]~935                                                                                                                                                                                                                                                                                                       ; LCCOMB_X15_Y18_N28 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[42][6]~989                                                                                                                                                                                                                                                                                                       ; LCCOMB_X22_Y22_N2  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[43][6]~1150                                                                                                                                                                                                                                                                                                      ; LCCOMB_X14_Y17_N2  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[44][6]~1114                                                                                                                                                                                                                                                                                                      ; LCCOMB_X16_Y19_N0  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[45][6]~971                                                                                                                                                                                                                                                                                                       ; LCCOMB_X17_Y18_N26 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[46][6]~1042                                                                                                                                                                                                                                                                                                      ; LCCOMB_X21_Y22_N26 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[47][6]~1186                                                                                                                                                                                                                                                                                                      ; LCCOMB_X15_Y17_N2  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[48][6]~738                                                                                                                                                                                                                                                                                                       ; LCCOMB_X17_Y17_N22 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[49][6]~666                                                                                                                                                                                                                                                                                                       ; LCCOMB_X17_Y19_N8  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[4][6]~1437                                                                                                                                                                                                                                                                                                       ; LCCOMB_X22_Y15_N18 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[50][6]~594                                                                                                                                                                                                                                                                                                       ; LCCOMB_X16_Y20_N18 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[51][6]~809                                                                                                                                                                                                                                                                                                       ; LCCOMB_X21_Y20_N8  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[52][6]~720                                                                                                                                                                                                                                                                                                       ; LCCOMB_X14_Y20_N8  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[53][6]~630                                                                                                                                                                                                                                                                                                       ; LCCOMB_X17_Y22_N4  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[54][6]~576                                                                                                                                                                                                                                                                                                       ; LCCOMB_X17_Y20_N26 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[55][6]~773                                                                                                                                                                                                                                                                                                       ; LCCOMB_X20_Y20_N4  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[56][6]~702                                                                                                                                                                                                                                                                                                       ; LCCOMB_X14_Y19_N26 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[57][6]~648                                                                                                                                                                                                                                                                                                       ; LCCOMB_X16_Y22_N10 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[58][6]~559                                                                                                                                                                                                                                                                                                       ; LCCOMB_X14_Y18_N4  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[59][6]~791                                                                                                                                                                                                                                                                                                       ; LCCOMB_X20_Y22_N18 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[5][6]~1347                                                                                                                                                                                                                                                                                                       ; LCCOMB_X19_Y17_N22 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[60][6]~756                                                                                                                                                                                                                                                                                                       ; LCCOMB_X15_Y21_N0  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[61][6]~684                                                                                                                                                                                                                                                                                                       ; LCCOMB_X19_Y22_N8  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[62][6]~612                                                                                                                                                                                                                                                                                                       ; LCCOMB_X15_Y20_N22 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[63][6]~827                                                                                                                                                                                                                                                                                                       ; LCCOMB_X19_Y20_N28 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[64][6]~881                                                                                                                                                                                                                                                                                                       ; LCCOMB_X23_Y16_N18 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[65][6]~863                                                                                                                                                                                                                                                                                                       ; LCCOMB_X24_Y16_N4  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[66][6]~845                                                                                                                                                                                                                                                                                                       ; LCCOMB_X24_Y15_N18 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[67][6]~899                                                                                                                                                                                                                                                                                                       ; LCCOMB_X23_Y15_N28 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[68][6]~1671                                                                                                                                                                                                                                                                                                      ; LCCOMB_X24_Y21_N2  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[69][6]~1635                                                                                                                                                                                                                                                                                                      ; LCCOMB_X22_Y21_N2  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[6][6]~1294                                                                                                                                                                                                                                                                                                       ; LCCOMB_X22_Y17_N26 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[70][6]~1653                                                                                                                                                                                                                                                                                                      ; LCCOMB_X25_Y21_N22 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[71][6]~1689                                                                                                                                                                                                                                                                                                      ; LCCOMB_X23_Y21_N4  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[7][6]~1491                                                                                                                                                                                                                                                                                                       ; LCCOMB_X23_Y17_N4  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[8][6]~1419                                                                                                                                                                                                                                                                                                       ; LCCOMB_X21_Y17_N30 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|heatmap[9][6]~1365                                                                                                                                                                                                                                                                                                       ; LCCOMB_X20_Y17_N2  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|jtag_d[0]~10                                                                                                                                                                                                                                                                                                             ; LCCOMB_X14_Y14_N14 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|jtag_d[0]~9                                                                                                                                                                                                                                                                                                              ; LCCOMB_X11_Y19_N4  ; 24      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|jtag_idx[0]~1                                                                                                                                                                                                                                                                                                            ; LCCOMB_X14_Y14_N4  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|jtag_idx[1]                                                                                                                                                                                                                                                                                                              ; FF_X14_Y14_N25     ; 31      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|jtag_port[2]~2                                                                                                                                                                                                                                                                                                           ; LCCOMB_X14_Y11_N12 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|porttest:aramport|Selector18~1                                                                                                                                                                                                                                                                                           ; LCCOMB_X21_Y12_N18 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|porttest:aramport|a[11]~0                                                                                                                                                                                                                                                                                                ; LCCOMB_X15_Y12_N12 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|porttest:aramport|cycle_counter[14]~17                                                                                                                                                                                                                                                                                   ; LCCOMB_X23_Y12_N0  ; 15      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|porttest:aramport|cycle_counter[14]~19                                                                                                                                                                                                                                                                                   ; LCCOMB_X23_Y12_N24 ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|porttest:aramport|errorcount[0]~31                                                                                                                                                                                                                                                                                       ; LCCOMB_X21_Y12_N30 ; 44      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|porttest:aramport|errorcount[0]~35                                                                                                                                                                                                                                                                                       ; LCCOMB_X21_Y12_N16 ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|porttest:aramport|lfsr:addrlfsr|shift[1]~1                                                                                                                                                                                                                                                                               ; LCCOMB_X22_Y12_N8  ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|porttest:aramport|lfsr:datalfsr|saved[7]~0                                                                                                                                                                                                                                                                               ; LCCOMB_X17_Y12_N16 ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|porttest:aramport|lfsr_restore                                                                                                                                                                                                                                                                                           ; FF_X23_Y12_N7      ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|porttest:aramport|q[7]~0                                                                                                                                                                                                                                                                                                 ; LCCOMB_X22_Y11_N20 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|porttest:aramport|state.READ2                                                                                                                                                                                                                                                                                            ; FF_X20_Y12_N15     ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|porttest:aramport|state.WRITE2                                                                                                                                                                                                                                                                                           ; FF_X23_Y12_N3      ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|porttest:romport|Selector14~1                                                                                                                                                                                                                                                                                            ; LCCOMB_X12_Y13_N18 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|porttest:romport|a[10]~0                                                                                                                                                                                                                                                                                                 ; LCCOMB_X11_Y13_N28 ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|porttest:romport|cycle_counter[10]~15                                                                                                                                                                                                                                                                                    ; LCCOMB_X12_Y13_N0  ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|porttest:romport|cycle_counter[6]~13                                                                                                                                                                                                                                                                                     ; LCCOMB_X11_Y13_N0  ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|porttest:romport|errorcount[0]~31                                                                                                                                                                                                                                                                                        ; LCCOMB_X12_Y13_N4  ; 52      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|porttest:romport|errorcount[0]~35                                                                                                                                                                                                                                                                                        ; LCCOMB_X12_Y13_N10 ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|porttest:romport|lfsr:addrlfsr|shift[2]~1                                                                                                                                                                                                                                                                                ; LCCOMB_X11_Y13_N2  ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|porttest:romport|lfsr:datalfsr|saved[15]~0                                                                                                                                                                                                                                                                               ; LCCOMB_X12_Y13_N14 ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|porttest:romport|lfsr_restore                                                                                                                                                                                                                                                                                            ; FF_X11_Y13_N17     ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|porttest:romport|q[0]~0                                                                                                                                                                                                                                                                                                  ; LCCOMB_X12_Y13_N8  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|porttest:romport|state.READ2                                                                                                                                                                                                                                                                                             ; FF_X11_Y13_N7      ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|porttest:romport|state.WRITE2                                                                                                                                                                                                                                                                                            ; FF_X11_Y13_N27     ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|porttest:vram0port|Selector16~1                                                                                                                                                                                                                                                                                          ; LCCOMB_X9_Y13_N14  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|porttest:vram0port|a[10]~0                                                                                                                                                                                                                                                                                               ; LCCOMB_X9_Y13_N2   ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|porttest:vram0port|cycle_counter[0]~15                                                                                                                                                                                                                                                                                   ; LCCOMB_X8_Y13_N6   ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|porttest:vram0port|cycle_counter[12]~17                                                                                                                                                                                                                                                                                  ; LCCOMB_X8_Y13_N20  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|porttest:vram0port|errorcount[0]~31                                                                                                                                                                                                                                                                                      ; LCCOMB_X9_Y13_N26  ; 52      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|porttest:vram0port|errorcount[0]~35                                                                                                                                                                                                                                                                                      ; LCCOMB_X9_Y13_N10  ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|porttest:vram0port|lfsr:addrlfsr|shift[4]~1                                                                                                                                                                                                                                                                              ; LCCOMB_X8_Y13_N12  ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|porttest:vram0port|lfsr:datalfsr|saved[15]~0                                                                                                                                                                                                                                                                             ; LCCOMB_X10_Y13_N2  ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|porttest:vram0port|lfsr_restore                                                                                                                                                                                                                                                                                          ; FF_X8_Y13_N1       ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|porttest:vram0port|q[15]~0                                                                                                                                                                                                                                                                                               ; LCCOMB_X10_Y13_N22 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|porttest:vram0port|state.READ2                                                                                                                                                                                                                                                                                           ; FF_X9_Y16_N23      ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|porttest:vram0port|state.WRITE2                                                                                                                                                                                                                                                                                          ; FF_X10_Y13_N1      ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|porttest:vram1port|Selector23~1                                                                                                                                                                                                                                                                                          ; LCCOMB_X10_Y14_N16 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|porttest:vram1port|a[10]~0                                                                                                                                                                                                                                                                                               ; LCCOMB_X10_Y9_N24  ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|porttest:vram1port|cycle_counter[13]~18                                                                                                                                                                                                                                                                                  ; LCCOMB_X10_Y10_N4  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|porttest:vram1port|cycle_counter[3]~16                                                                                                                                                                                                                                                                                   ; LCCOMB_X10_Y14_N4  ; 14      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|porttest:vram1port|errorcount[0]~31                                                                                                                                                                                                                                                                                      ; LCCOMB_X10_Y14_N22 ; 52      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|porttest:vram1port|errorcount[0]~35                                                                                                                                                                                                                                                                                      ; LCCOMB_X10_Y14_N0  ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|porttest:vram1port|lfsr:addrlfsr|shift[8]~1                                                                                                                                                                                                                                                                              ; LCCOMB_X10_Y11_N14 ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|porttest:vram1port|lfsr:datalfsr|saved[15]~0                                                                                                                                                                                                                                                                             ; LCCOMB_X14_Y11_N24 ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|porttest:vram1port|lfsr_restore                                                                                                                                                                                                                                                                                          ; FF_X10_Y11_N25     ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|porttest:vram1port|q[15]~0                                                                                                                                                                                                                                                                                               ; LCCOMB_X14_Y11_N20 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|porttest:vram1port|state.READ2                                                                                                                                                                                                                                                                                           ; FF_X9_Y14_N31      ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|porttest:vram1port|state.WRITE2                                                                                                                                                                                                                                                                                          ; FF_X10_Y11_N1      ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|porttest:wramport|Selector21~1                                                                                                                                                                                                                                                                                           ; LCCOMB_X15_Y7_N28  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|porttest:wramport|a[11]~0                                                                                                                                                                                                                                                                                                ; LCCOMB_X16_Y7_N4   ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|porttest:wramport|cycle_counter[11]~16                                                                                                                                                                                                                                                                                   ; LCCOMB_X17_Y7_N4   ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|porttest:wramport|cycle_counter[6]~14                                                                                                                                                                                                                                                                                    ; LCCOMB_X17_Y7_N26  ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|porttest:wramport|errorcount[0]~31                                                                                                                                                                                                                                                                                       ; LCCOMB_X20_Y7_N0   ; 44      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|porttest:wramport|errorcount[0]~35                                                                                                                                                                                                                                                                                       ; LCCOMB_X20_Y7_N30  ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|porttest:wramport|lfsr:addrlfsr|shift[5]~1                                                                                                                                                                                                                                                                               ; LCCOMB_X11_Y7_N30  ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|porttest:wramport|lfsr:datalfsr|saved[7]~0                                                                                                                                                                                                                                                                               ; LCCOMB_X14_Y11_N28 ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|porttest:wramport|lfsr_restore                                                                                                                                                                                                                                                                                           ; FF_X16_Y7_N29      ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|porttest:wramport|q[7]~0                                                                                                                                                                                                                                                                                                 ; LCCOMB_X19_Y8_N10  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|porttest:wramport|state.READ2                                                                                                                                                                                                                                                                                            ; FF_X17_Y7_N15      ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|porttest:wramport|state.WRITE2                                                                                                                                                                                                                                                                                           ; FF_X16_Y7_N3       ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|reset_n                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X14_Y11_N6  ; 958     ; Async. clear               ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; sdramtest_top:guest|sdramtest:test|reset_n                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X14_Y11_N6  ; 441     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|Equal3~4                                                                                                                                                                                                                                                                                                ; LCCOMB_X9_Y10_N26  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|Equal3~5                                                                                                                                                                                                                                                                                                ; LCCOMB_X11_Y8_N10  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|Equal3~6                                                                                                                                                                                                                                                                                                ; LCCOMB_X11_Y8_N18  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|SDRAM_BA[0]~6                                                                                                                                                                                                                                                                                           ; LCCOMB_X14_Y10_N12 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|always2~1                                                                                                                                                                                                                                                                                               ; LCCOMB_X15_Y6_N20  ; 43      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|always8~0                                                                                                                                                                                                                                                                                               ; LCCOMB_X14_Y9_N4   ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|always8~1                                                                                                                                                                                                                                                                                               ; LCCOMB_X10_Y11_N16 ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|aram_dout_r~16                                                                                                                                                                                                                                                                                          ; LCCOMB_X20_Y9_N24  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|aram_dout_r~17                                                                                                                                                                                                                                                                                          ; LCCOMB_X20_Y9_N18  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankbusy[0][1]~31                                                                                                                                                                                                                                                                                       ; LCCOMB_X12_Y6_N0   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankbusy[1][0]~33                                                                                                                                                                                                                                                                                       ; LCCOMB_X17_Y8_N4   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankbusy[2][0]~19                                                                                                                                                                                                                                                                                       ; LCCOMB_X14_Y5_N28  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankbusy[3][3]~24                                                                                                                                                                                                                                                                                       ; LCCOMB_X12_Y8_N16  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|cas_addr[0]~6                                                                                                                                                                                                                                                                                           ; LCCOMB_X8_Y6_N18   ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|cas_addr[10]~15                                                                                                                                                                                                                                                                                         ; LCCOMB_X11_Y6_N0   ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|cas_wrdata[11]~1                                                                                                                                                                                                                                                                                        ; LCCOMB_X16_Y6_N8   ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|cas_wrdata[12]~0                                                                                                                                                                                                                                                                                        ; LCCOMB_X15_Y8_N8   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|comb~1                                                                                                                                                                                                                                                                                                  ; LCCOMB_X8_Y8_N2    ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|dq_reg[0]~en                                                                                                                                                                                                                                                                                            ; FF_X40_Y1_N9       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|dq_reg[10]~en                                                                                                                                                                                                                                                                                           ; FF_X22_Y1_N5       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|dq_reg[11]~en                                                                                                                                                                                                                                                                                           ; FF_X31_Y1_N25      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|dq_reg[12]~en                                                                                                                                                                                                                                                                                           ; FF_X31_Y1_N5       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|dq_reg[13]~en                                                                                                                                                                                                                                                                                           ; FF_X40_Y1_N21      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|dq_reg[14]~en                                                                                                                                                                                                                                                                                           ; FF_X40_Y1_N5       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|dq_reg[15]~en                                                                                                                                                                                                                                                                                           ; FF_X36_Y1_N11      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|dq_reg[1]~en                                                                                                                                                                                                                                                                                            ; FF_X36_Y1_N25      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|dq_reg[2]~en                                                                                                                                                                                                                                                                                            ; FF_X36_Y1_N5       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|dq_reg[3]~en                                                                                                                                                                                                                                                                                            ; FF_X35_Y1_N19      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|dq_reg[4]~en                                                                                                                                                                                                                                                                                            ; FF_X35_Y1_N5       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|dq_reg[5]~en                                                                                                                                                                                                                                                                                            ; FF_X22_Y1_N29      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|dq_reg[6]~en                                                                                                                                                                                                                                                                                            ; FF_X19_Y1_N29      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|dq_reg[7]~en                                                                                                                                                                                                                                                                                            ; FF_X11_Y1_N29      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|dq_reg[8]~en                                                                                                                                                                                                                                                                                            ; FF_X11_Y1_N11      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|dq_reg[9]~en                                                                                                                                                                                                                                                                                            ; FF_X14_Y1_N25      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|init                                                                                                                                                                                                                                                                                                    ; FF_X14_Y6_N25      ; 63      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|ras_casaddr[0]~3                                                                                                                                                                                                                                                                                        ; LCCOMB_X15_Y8_N10  ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|ras_wrdata[9]~0                                                                                                                                                                                                                                                                                         ; LCCOMB_X15_Y8_N18  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|reservewrite                                                                                                                                                                                                                                                                                            ; FF_X14_Y8_N25      ; 7       ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|reset[0]~4                                                                                                                                                                                                                                                                                              ; LCCOMB_X14_Y6_N12  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|rom_dout_r[15]~4                                                                                                                                                                                                                                                                                        ; LCCOMB_X17_Y9_N4   ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|wram_dout_r~16                                                                                                                                                                                                                                                                                          ; LCCOMB_X20_Y6_N0   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|wram_dout_r~17                                                                                                                                                                                                                                                                                          ; LCCOMB_X20_Y6_N20  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|video_timings:vt|Equal0~0                                                                                                                                                                                                                                                                                                ; LCCOMB_X21_Y24_N0  ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|sdramtest:test|video_timings:vt|vb_internal~1                                                                                                                                                                                                                                                                                           ; LCCOMB_X20_Y25_N6  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|user_io:user_io|Equal13~0                                                                                                                                                                                                                                                                                                               ; LCCOMB_X37_Y16_N16 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|user_io:user_io|always6~0                                                                                                                                                                                                                                                                                                               ; LCCOMB_X36_Y17_N30 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|user_io:user_io|cmd_block.abyte_cnt[1]~14                                                                                                                                                                                                                                                                                               ; LCCOMB_X32_Y13_N28 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|user_io:user_io|cmd_block.acmd[0]~2                                                                                                                                                                                                                                                                                                     ; LCCOMB_X26_Y11_N24 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|user_io:user_io|cmd_block.spi_transfer_end                                                                                                                                                                                                                                                                                              ; FF_X32_Y13_N7      ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|user_io:user_io|sbuf[0]~0                                                                                                                                                                                                                                                                                                               ; LCCOMB_X37_Y16_N18 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|user_io:user_io|serial_out_rptr[5]~11                                                                                                                                                                                                                                                                                                   ; LCCOMB_X37_Y14_N8  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|user_io:user_io|spi_byte_in[0]~0                                                                                                                                                                                                                                                                                                        ; LCCOMB_X37_Y16_N22 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdramtest_top:guest|user_io:user_io|status[0]                                                                                                                                                                                                                                                                                                               ; FF_X14_Y11_N27     ; 6       ; Async. clear               ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                    ; FF_X11_Y26_N9      ; 12      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                         ; LCCOMB_X10_Y27_N26 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                           ; LCCOMB_X11_Y26_N2  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                         ; LCCOMB_X12_Y25_N4  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1            ; LCCOMB_X11_Y25_N24 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                            ; LCCOMB_X14_Y25_N18 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6                              ; LCCOMB_X10_Y25_N30 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~10              ; LCCOMB_X10_Y27_N18 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19              ; LCCOMB_X10_Y27_N22 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                       ; LCCOMB_X12_Y25_N22 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~14      ; LCCOMB_X10_Y25_N26 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~22 ; LCCOMB_X9_Y25_N22  ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~23 ; LCCOMB_X10_Y25_N6  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; FF_X11_Y26_N27     ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; FF_X11_Y26_N7      ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                  ; LCCOMB_X11_Y26_N12 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; FF_X10_Y26_N29     ; 22      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                      ; LCCOMB_X11_Y25_N18 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|Equal1~6                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X45_Y46_N30 ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|conf_data0                                                                                                                                                                                                                                                                                                                        ; FF_X52_Y41_N29     ; 25      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|controller_rom:rom|controller_rom1:rom1|ram~48                                                                                                                                                                                                                                                                                    ; LCCOMB_X48_Y45_N4  ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|controller_rom:rom|controller_rom2:rom2|ram~48                                                                                                                                                                                                                                                                                    ; LCCOMB_X48_Y45_N6  ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|cpu_ack                                                                                                                                                                                                                                                                                                                           ; FF_X51_Y42_N31     ; 20      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_reg[0]~0                                                                                                                                                                                                                                                                                                 ; LCCOMB_X42_Y39_N28 ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|e_reg[0]~1                                                                                                                                                                                                                                                                                                 ; LCCOMB_X38_Y42_N26 ; 80      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|Mux0~1                                                                                                                                                                                                                                                                              ; LCCOMB_X38_Y41_N26 ; 37      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|eightthirtytwo_shifter:shifter|result[1]~31                                                                                                                                                                                                                                         ; LCCOMB_X38_Y41_N22 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|eightthirtytwo_shifter:shifter|result[24]~34                                                                                                                                                                                                                                        ; LCCOMB_X38_Y41_N10 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q1[0]~35                                                                                                                                                                                                                                                                            ; LCCOMB_X36_Y45_N6  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q2[0]~8                                                                                                                                                                                                                                                                             ; LCCOMB_X37_Y41_N22 ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|q2[5]~6                                                                                                                                                                                                                                                                             ; LCCOMB_X36_Y41_N22 ; 7       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|fetch_addr[13]~54                                                                                                                                                                                                                               ; LCCOMB_X45_Y44_N30 ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[15]~2                                                                                                                                                                                                                                      ; LCCOMB_X50_Y41_N10 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[23]~6                                                                                                                                                                                                                                      ; LCCOMB_X50_Y41_N16 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[31]~4                                                                                                                                                                                                                                      ; LCCOMB_X50_Y41_N30 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_q[7]~7                                                                                                                                                                                                                                       ; LCCOMB_X50_Y41_N12 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ls_state.LS_LOAD                                                                                                                                                                                                                                ; FF_X51_Y41_N21     ; 47      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|opcodebuffer[31]~0                                                                                                                                                                                                                              ; LCCOMB_X49_Y42_N0  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|opcodebuffer[63]~1                                                                                                                                                                                                                              ; LCCOMB_X49_Y42_N6  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ram_addr_r[13]~6                                                                                                                                                                                                                                ; LCCOMB_X50_Y41_N28 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ram_addr_r[13]~7                                                                                                                                                                                                                                ; LCCOMB_X46_Y41_N0  ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|ls_addr[0]~0                                                                                                                                                                                                                                                                                               ; LCCOMB_X46_Y39_N0  ; 66      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|ls_req_i                                                                                                                                                                                                                                                                                                   ; LCCOMB_X46_Y41_N12 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|m_ex_op[5]                                                                                                                                                                                                                                                                                                 ; FF_X44_Y39_N21     ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|process_0~1                                                                                                                                                                                                                                                                                                ; LCCOMB_X42_Y39_N30 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.flag_c~0                                                                                                                                                                                                                                                                                           ; LCCOMB_X43_Y41_N18 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.gpr0[0]~1                                                                                                                                                                                                                                                                                          ; LCCOMB_X42_Y40_N0  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.gpr1[0]~1                                                                                                                                                                                                                                                                                          ; LCCOMB_X42_Y40_N16 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.gpr2[0]~0                                                                                                                                                                                                                                                                                          ; LCCOMB_X42_Y40_N24 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.gpr3[0]~0                                                                                                                                                                                                                                                                                          ; LCCOMB_X41_Y40_N12 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.gpr4[0]~1                                                                                                                                                                                                                                                                                          ; LCCOMB_X42_Y40_N6  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.gpr5[0]~0                                                                                                                                                                                                                                                                                          ; LCCOMB_X42_Y40_N2  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.gpr6[0]~4                                                                                                                                                                                                                                                                                          ; LCCOMB_X42_Y40_N26 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|regfile.tmp[0]~1                                                                                                                                                                                                                                                                                           ; LCCOMB_X43_Y43_N14 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.d_alu_reg2[1]                                                                                                                                                                                                                                                                                       ; FF_X45_Y38_N29     ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[18]~60                                                                                                                                                                                                                                                                                           ; LCCOMB_X43_Y40_N4  ; 34      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.pc[18]~93                                                                                                                                                                                                                                                                                           ; LCCOMB_X43_Y40_N6  ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread.setpc                                                                                                                                                                                                                                                                                               ; FF_X45_Y45_N1      ; 51      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|thread~17                                                                                                                                                                                                                                                                                                  ; LCCOMB_X45_Y37_N14 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|w_ex_op[2]~0                                                                                                                                                                                                                                                                                               ; LCCOMB_X46_Y41_N22 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|from_mem[0]~33                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X52_Y45_N16 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|from_mem[10]~84                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X52_Y45_N4  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|from_mem[12]~61                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X53_Y46_N8  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|from_mem[15]~4                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X50_Y46_N14 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|from_mem[16]~11                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X50_Y45_N28 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|from_mem[3]~71                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X52_Y45_N24 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|from_mem[6]~55                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X52_Y44_N24 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|host_to_spi[7]~1                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X52_Y42_N6  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|io_ps2_com:mykeyboard|comState.stateWaitHighRecv                                                                                                                                                                                                                                                                                  ; FF_X58_Y45_N23     ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|io_ps2_com:mykeyboard|recvByteLoc[9]~0                                                                                                                                                                                                                                                                                            ; LCCOMB_X57_Y45_N0  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|io_ps2_com:mykeyboard|recvByte[9]~1                                                                                                                                                                                                                                                                                               ; LCCOMB_X57_Y45_N20 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|io_ps2_com:mykeyboard|waitCount[0]~9                                                                                                                                                                                                                                                                                              ; LCCOMB_X58_Y46_N0  ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|io_ps2_com:mymouse|comState.stateWaitHighRecv                                                                                                                                                                                                                                                                                     ; FF_X56_Y48_N19     ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|io_ps2_com:mymouse|recvByteLoc[9]~0                                                                                                                                                                                                                                                                                               ; LCCOMB_X55_Y48_N28 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|io_ps2_com:mymouse|recvByte[9]~1                                                                                                                                                                                                                                                                                                  ; LCCOMB_X55_Y48_N0  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|io_ps2_com:mymouse|waitCount[0]~9                                                                                                                                                                                                                                                                                                 ; LCCOMB_X57_Y48_N6  ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|kbdsendbyte[7]~0                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X57_Y44_N30 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|mousesendbyte[7]~0                                                                                                                                                                                                                                                                                                                ; LCCOMB_X52_Y43_N14 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|process_2~1                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X53_Y43_N28 ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|process_3~3                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X51_Y42_N8  ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|reset_counter[0]                                                                                                                                                                                                                                                                                                                  ; FF_X58_Y46_N9      ; 63      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|reset_n                                                                                                                                                                                                                                                                                                                           ; FF_X63_Y43_N23     ; 159     ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|reset_n                                                                                                                                                                                                                                                                                                                           ; FF_X63_Y43_N23     ; 152     ; Async. clear               ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; substitute_mcu:controller|simple_uart:\genuart:myuart|txbuffer[8]~1                                                                                                                                                                                                                                                                                         ; LCCOMB_X59_Y43_N0  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|simple_uart:\genuart:myuart|txcounter[7]~18                                                                                                                                                                                                                                                                                       ; LCCOMB_X58_Y43_N28 ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|spi_controller:spi|sck                                                                                                                                                                                                                                                                                                            ; FF_X53_Y41_N13     ; 84      ; Clock                      ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; substitute_mcu:controller|spi_controller:spi|shiftcnt[4]~18                                                                                                                                                                                                                                                                                                 ; LCCOMB_X53_Y42_N2  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|spi_fast_sd~0                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X52_Y43_N6  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|spi_ss3                                                                                                                                                                                                                                                                                                                           ; FF_X52_Y41_N21     ; 26      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; substitute_mcu:controller|spi_trigger                                                                                                                                                                                                                                                                                                                       ; FF_X52_Y42_N29     ; 22      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                           ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                   ; JTAG_X1_Y27_N0    ; 148     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; clock_50_i                                                                                     ; PIN_T2            ; 1261    ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; sdramtest_top:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1             ; 1       ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; sdramtest_top:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_1             ; 1718    ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; sdramtest_top:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_1             ; 850     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; sdramtest_top:guest|sdramtest:test|reset_n                                                     ; LCCOMB_X14_Y11_N6 ; 958     ; 0                                    ; Global Clock         ; GCLK17           ; --                        ;
; sdramtest_top:guest|user_io:user_io|status[0]                                                  ; FF_X14_Y11_N27    ; 6       ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
; substitute_mcu:controller|reset_n                                                              ; FF_X63_Y43_N23    ; 152     ; 0                                    ; Global Clock         ; GCLK12           ; --                        ;
; substitute_mcu:controller|spi_controller:spi|sck                                               ; FF_X53_Y41_N13    ; 84      ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
+------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                         ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                                              ; Location                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|altshift_taps:hs_d_rtl_0|shift_taps_a6m:auto_generated|altsyncram_vk31:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 3            ; 32           ; 3            ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 96    ; 3                           ; 32                          ; 3                           ; 32                          ; 96                  ; 1    ; None                                                             ; M9K_X13_Y29_N0                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; sdramtest_top:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dle1:auto_generated|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2048         ; 8            ; 2048         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 2048                        ; 8                           ; 2048                        ; 8                           ; 16384               ; 2    ; None                                                             ; M9K_X27_Y29_N0, M9K_X27_Y31_N0                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|altsyncram:storage_rtl_0|altsyncram_nee1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 11           ; 16           ; 11           ; yes                    ; no                      ; yes                    ; yes                     ; 176   ; 16                          ; 11                          ; 16                          ; 11                          ; 176                 ; 1    ; None                                                             ; M9K_X13_Y22_N0                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|altsyncram:storage_rtl_0|altsyncram_tee1:auto_generated|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 1    ; None                                                             ; M9K_X13_Y21_N0                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; substitute_mcu:controller|controller_rom:rom|controller_rom1:rom1|altsyncram:ram_rtl_0|altsyncram_eee1:auto_generated|ALTSYNCRAM                             ; AUTO ; Single Port      ; Single Clock ; 2048         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 65536 ; 2048                        ; 32                          ; --                          ; --                          ; 65536               ; 8    ; db/SDRAMStressTest_neptuno.ram0_controller_rom1_abf1d3d7.hdl.mif ; M9K_X61_Y43_N0, M9K_X47_Y47_N0, M9K_X47_Y40_N0, M9K_X61_Y41_N0, M9K_X47_Y42_N0, M9K_X47_Y46_N0, M9K_X47_Y41_N0, M9K_X61_Y42_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; substitute_mcu:controller|controller_rom:rom|controller_rom2:rom2|altsyncram:ram_rtl_0|altsyncram_dee1:auto_generated|ALTSYNCRAM                             ; AUTO ; Single Port      ; Single Clock ; 1024         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 32768 ; 1024                        ; 32                          ; --                          ; --                          ; 32768               ; 4    ; db/SDRAMStressTest_neptuno.ram0_controller_rom2_f950ebce.hdl.mif ; M9K_X47_Y43_N0, M9K_X47_Y45_N0, M9K_X47_Y44_N0, M9K_X61_Y44_N0                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |neptuno_top|substitute_mcu:controller|controller_rom:rom|controller_rom1:rom1|altsyncram:ram_rtl_0|altsyncram_eee1:auto_generated|ALTSYNCRAM                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000100100001111101101000000001) (441755001) (76012033) (487DA01)    ;(01011000000011101000011111011101) (856020087) (1477347293) (580E87DD)   ;(00001110010110100101100101011110) (1626454536) (240802142) (E5A595E)   ;(00000000000000000010100100100111) (24447) (10535) (2927)   ;(01001010001001100000111100000000) (-936076248) (1244008192) (4A260F00)   ;(01001000001001100100100100100110) (-1136039202) (1210468646) (48264926)   ;(00001000001001101000000011111111) (1011500377) (136741119) (82680FF)   ;(00000000001011010010011101001111) (13223517) (2959183) (2D274F)   ;
;8;(00100111010011110000000000000000) (428632704) (659488768) (274F0000)    ;(00000000000000000000000000101010) (52) (42) (2A)   ;(11111101000000000100111101001111) (-277730261) (-50311345) (-2-15-15-110-11-1)   ;(11101000110100101100001010000111) (1581730725) (-388840825) (-1-7-2-13-3-13-7-9)   ;(10000110110000001100100001001110) (-675182718) (-2034186162) (-7-9-3-15-3-7-11-2)   ;(01001001111010001101001011000010) (-975332346) (1239995074) (49E8D2C2)   ;(01001000111101001100000011000010) (-1072343346) (1223999682) (48F4C0C2)   ;(01000000010000001100000010001001) (-2127343437) (1077985417) (4040C089)   ;
;16;(10001001110100000100000001000000) (-171286756) (-1982840768) (-7-6-2-15-11-15-120)    ;(11000001100001111111011000000011) (953929817) (-1048054269) (-3-14-7-80-9-15-13)   ;(00000000100001111100100011111111) (41744377) (8898815) (87C8FF)   ;(01110010000111101000011111111101) (-234947169) (1914603517) (721E87FD)   ;(00010010000111100111001100011110) (-2087495860) (303985438) (121E731E)   ;(11001010000000100001000101001000) (2012567322) (-905834168) (-3-5-15-13-14-14-11-8)   ;(11011111110000110100101110000111) (277835125) (-540849273) (-20-3-12-11-4-7-9)   ;(10001000011100111001101110011000) (-300611206) (-2005689448) (-7-7-8-12-6-4-6-8)   ;
;24;(00100110100001111111000000000010) (346802706) (646443010) (2687F002)    ;(00100110010010100010011001001011) (327455817) (642393675) (264A264B)   ;(00011110011100110001111001001111) (-660350179) (510860879) (1E731E4F)   ;(10001011110000010001111001110010) (24890328) (-1950278030) (-7-4-3-14-14-1-8-14)   ;(00010010100001111100101000000100) (-2053222292) (310888964) (1287CA04)   ;(11000100000000100001000101001000) (1212567322) (-1006497464) (-3-11-15-13-14-14-11-8)   ;(11110001000000101000100010000111) (-1677273571) (-251492217) (-14-15-13-7-7-7-9)   ;(00100110010010100010011010000111) (327455911) (642393735) (264A2687)   ;
;32;(00011110010011110010011001001011) (-671344183) (508503627) (1E4F264B)    ;(00011110011100110001111001110100) (-660350132) (510860916) (1E731E74)   ;(10001011110000010001111001110010) (24890328) (-1950278030) (-7-4-3-14-14-1-8-14)   ;(00010010100001111101000000000100) (-2053217292) (310890500) (1287D004)   ;(11001010000000100001000101001000) (2012567322) (-905834168) (-3-5-15-13-14-14-11-8)   ;(11011111110000110100110010000111) (277835725) (-540849017) (-20-3-12-11-3-7-9)   ;(10001000011101001001110010011000) (-300210606) (-2005623656) (-7-7-8-11-6-3-6-8)   ;(00100110100001111110101100000010) (346798106) (646441730) (2687EB02)   ;
;40;(00100110010010110010011001001010) (327655816) (642459210) (264B264A)    ;(00011110010011110010011001001100) (-671344182) (508503628) (1E4F264C)   ;(01110011100000010100100001110011) (-102206781) (1937852531) (73814873)   ;(10000111110001010000001010101001) (-574125583) (-2017131863) (-7-8-3-10-15-13-5-7)   ;(11110110000001010101001100010010) (-1176526356) (-167423214) (-9-15-10-10-12-14-14)   ;(00011110010011110010011010000111) (-671344089) (508503687) (1E4F2687)   ;(01100110110001000100101001110001) (-1781405783) (1724140145) (66C44A71)   ;(10001000110000010100100001001001) (-275082723) (-2000598967) (-7-7-3-14-11-7-11-7)   ;
;48;(01110001010110001010011011001000) (-316327634) (1901635272) (7158A6C8)    ;(10000111110101100000001010011001) (-569925603) (-2016017767) (-7-8-2-9-15-13-6-7)   ;(11000011010010001101010011111111) (1134309191) (-1018637057) (-3-12-11-7-2-110-1)   ;(01010010011010000111100011111111) (84590729) (1382578431) (526878FF)   ;(01001000010010010110011011000100) (-1125220344) (1212769988) (484966C4)   ;(10100110110010001000100011000001) (-968189829) (-1496807231) (-5-9-3-7-7-7-3-15)   ;(00000101100110010111000101011000) (546270530) (93942104) (5997158)   ;(01001111001001101000011111101010) (-435979896) (1327925226) (4F2687EA)   ;
;56;(11111111000111100111001100011110) (-70306342) (-14781666) (-14-1-8-12-14-2)    ;(11111111110000110100101111010100) (-17132054) (-3978284) (-3-12-11-4-2-12)   ;(11000011010010100110101101111011) (1134622387) (-1018532997) (-3-12-11-5-9-4-8-5)   ;(01001001011010110111101111111111) (-1014807871) (1231780863) (496B7BFF)   ;(10110001011100100011001011001000) (504137178) (-1317915960) (-4-14-8-13-12-13-3-8)   ;(01101011011110111111111111000011) (-1105673241) (1803288515) (6B7BFFC3)   ;(01110001001100011100100001001010) (-328106832) (1899087946) (7131C84A)   ;(01111011111111111100001110110010) (935290718) (2080359346) (7BFFC3B2)   ;
;64;(00110010110010000100100101101011) (1967077257) (851986795) (32C8496B)    ;(01001000011100011011000101110010) (-1113153086) (1215410546) (4871B172)   ;(01001101001001101000011111000100) (-635979944) (1294370756) (4D2687C4)   ;(01001011001001100100110000100110) (-836037602) (1260801062) (4B264C26)   ;(01011110000011100100111100100110) (1455963798) (1577996070) (5E0E4F26)   ;(00001110010111010101110001011011) (1627256133) (240999515) (E5D5C5B)   ;(11010100111111110100101001110001) (-1005165321) (-721466767) (-2-1100-11-5-8-15)   ;(11000011010010010111001001001100) (1134427928) (-1018596788) (-3-12-11-6-8-13-11-4)   ;
;72;(01111100011100011001100111111111) (991863833) (2087819775) (7C7199FF)    ;(10111111111101001100000011000010) (2144846172) (-1074478910) (-400-11-3-15-3-14)   ;(11010000100001111100100000000101) (-1441066477) (-796407803) (-2-15-7-8-3-7-15-11)   ;(00110000110010010100100001100110) (1767276850) (818497638) (30C94866)   ;(11010000010110001010011011010100) (-1456687158) (-799496492) (-2-15-10-7-5-9-2-12)   ;(00101001110110000100100101100110) (871077250) (702040422) (29D84966)   ;(01110001100110011111111111000011) (-296073241) (1905917891) (7199FFC3)   ;(01001001011001101101000001111100) (-1015933474) (1231474812) (4966D07C)   ;
;80;(11111111110000110010100111010000) (-17153060) (-3986992) (-3-12-13-6-30)    ;(11010000011111000111000110011001) (-1445739851) (-797150823) (-2-15-8-3-8-14-6-7)   ;(00101001110010000100100101100110) (867077250) (700991846) (29C84966)   ;(01110001100110011111111111000011) (-296073241) (1905917891) (7199FFC3)   ;(01001001011001101101000001111100) (-1015933474) (1231474812) (4966D07C)   ;(01110001100110011111111111000011) (-296073241) (1905917891) (7199FFC3)   ;(11010000010010010111001001111100) (-1460539308) (-800492932) (-2-15-11-6-8-13-8-4)   ;(10011001111111111100001100101001) (1842414617) (-1711291607) (-6-600-3-12-13-7)   ;
;88;(01001011011011000111110001110001) (-814407487) (1265400945) (4B6C7C71)    ;(01001101111111111111000011001001) (-569713337) (1308618953) (4DFFF0C9)   ;(00000101101010111111111111000011) (552777703) (95158211) (5ABFFC3)   ;(11111111110000111000011111010000) (-17074060) (-3962928) (-3-12-7-8-30)   ;(11000001010010110110110001111100) (934822988) (-1052021636) (-3-14-11-4-9-3-8-4)   ;(10000111110001100000001010001101) (-573925619) (-2017066355) (-7-8-3-9-15-13-7-3)   ;(00000010101010111111111111000011) (252777703) (44826563) (2ABFFC3)   ;(01001000011100111000011111110000) (-1112779888) (1215530992) (487387F0)   ;
;96;(00001110100001111100011111111110) (1641743776) (243779582) (E87C7FE)    ;(01011101010111000101101101011110) (1379571888) (1566333790) (5D5C5B5E)   ;(11000000010010110111000100001110) (834827230) (-1068797682) (-3-15-11-4-8-14-15-2)   ;(11001101111011101100010101001100) (-1909267968) (-839989940) (-3-2-1-1-3-10-11-4)   ;(11010100111111110100101011011111) (-1005165145) (-721466657) (-2-1100-11-5-2-1)   ;(01111000111111111100001101001000) (635290566) (2030027592) (78FFC348)   ;(11111110110000110100100101101000) (-117133230) (-20756120) (-1-3-12-11-6-9-8)   ;(11111101110000000000010110101001) (-217775127) (-37747287) (-2-3-15-15-10-5-7)   ;
;104;(01110011010011010111000010000111) (-119180737) (1934454919) (734D7087)    ;(10000111110011000000001010011011) (-572325601) (-2016673125) (-7-8-3-3-15-13-6-5)   ;(01110011000111100110011011010000) (-134987624) (1931372240) (731E66D0)   ;(10000111110001111111110001001001) (-573550723) (-2016936887) (-7-8-3-80-3-11-7)   ;(10000111110101101000011011000100) (-569823530) (-2015983932) (-7-8-2-9-7-9-3-12)   ;(11000100010010001101000011111111) (1234307191) (-1001860865) (-3-11-11-7-2-150-1)   ;(11111111110000110111100011010001) (-17103457) (-3966767) (-3-12-8-7-2-15)   ;(01001000011001101101000001111101) (-1115933473) (1214697597) (4866D07D)   ;
;112;(10100110110101001000100011000001) (-965189829) (-1496020799) (-5-9-2-11-7-7-3-15)    ;(00000101100110000111000001011000) (546070130) (93876312) (5987058)   ;(11010100111111111000011111110000) (-1005106724) (-721451024) (-2-1100-7-8-10)   ;(01111000111111111100001101001000) (635290566) (2030027592) (78FFC348)   ;(00000101100110110111001101111000) (546671570) (94073720) (59B7378)   ;(11010000111111111000011111000101) (-1405106777) (-788559931) (-2-1500-7-8-3-11)   ;(11000001011110001101000001001000) (948306922) (-1049046968) (-3-14-8-7-2-15-11-8)   ;(10001010110000010100110001001010) (-75080722) (-1967043510) (-7-5-3-14-11-3-11-6)   ;
;120;(10000111111011101111111000000101) (-561749829) (-2014380539) (-7-8-1-10-1-15-11)    ;(11100001111111000100100001110100) (694233682) (-503560076) (-1-140-3-11-7-8-12)   ;(00011110011100110001111010000111) (-660350089) (510860935) (1E731E87)   ;(01001011110000000100101001110001) (-787438487) (1270893169) (4BC04A71)   ;(11000011010010001101010011111111) (1134309191) (-1018637057) (-3-12-11-7-2-110-1)   ;(11010000111111110111100011111111) (-1405136105) (-788563713) (-2-1500-8-70-1)   ;(01111000110000111100010001001000) (618291166) (2026095688) (78C3C448)   ;(11000011010010001101010011111111) (1134309191) (-1018637057) (-3-12-11-7-2-110-1)   ;
;128;(00011110011100100111100011111111) (-660492919) (510818559) (1E7278FF)    ;(11000001111100001111111111000000) (986334492) (-1041170496) (-3-140-1500-40)   ;(11000101111111000100100111010001) (1389201535) (-973321775) (-3-100-3-11-6-2-15)   ;(01110000100001101100010010000111) (-400908737) (1887880327) (7086C487)   ;(10000111110100100000010110011000) (-570924206) (-2016279144) (-7-8-2-13-15-10-6-8)   ;(11001100000111101100000011001000) (-2075270174) (-870399800) (-3-3-14-1-3-15-3-8)   ;(11100110111111010100100101100110) (1194434064) (-419608218) (-1-90-2-11-6-9-10)   ;(01110000100001101100010010000111) (-400908737) (1887880327) (7086C487)   ;
;136;(01001000110100001111111101001011) (-1083306135) (1221656395) (48D0FF4B)    ;(01001000011100110111100011000010) (-1112809346) (1215527106) (487378C2)   ;(00001110100001111110001111111011) (1641761773) (243786747) (E87E3FB)   ;(01011101010111000101101101011110) (1379571888) (1566333790) (5D5C5B5E)   ;(11000010100001101111100000001110) (1053730830) (-1031342066) (-3-13-7-90-7-15-2)   ;(11000000010010001100110011001001) (834303125) (-1068970807) (-3-15-11-7-3-3-3-7)   ;(11000100110000011100001001111000) (1272497982) (-993934728) (-3-11-3-14-3-13-8-8)   ;(11111110010010011100000000011110) (-155437742) (-28721122) (-1-11-6-3-15-14-2)   ;
;144;(10000110110001001000011111100111) (-674223087) (-2033940505) (-7-9-3-11-7-8-1-9)    ;(11000101000001011001100001110000) (1313470972) (-989489040) (-3-10-15-10-6-7-90)   ;(11001001010010001100000010000111) (1934297021) (-917979001) (-3-6-11-7-3-15-7-9)   ;(01001101110000001000011111001100) (-587379934) (1304463308) (4DC087CC)   ;(11100100110000000111111011000001) (977266819) (-457146687) (-1-11-3-15-8-1-3-15)   ;(11000010010010011011111111001111) (1034494531) (-1035354161) (-3-13-11-6-40-3-1)   ;(01110001010010101111101011000001) (-319875643) (1900739265) (714AFAC1)   ;(11001000111110000100101111001000) (1888202522) (-923251768) (-3-70-7-11-4-3-8)   ;
;152;(00000101100110000111000010000111) (546070207) (93876359) (5987087)    ;(01111110110000001000011111000010) (1217652758) (2126546882) (7EC087C2)   ;(10111111110010111110010011000000) (2132468148) (-1077156672) (-40-3-4-1-11-40)   ;(11010110110000101100001001001001) (-822269371) (-691879351) (-2-9-3-13-3-13-11-7)   ;(01001011110010000111000101001010) (-785413136) (1271427402) (4BC8714A)   ;(01110000100001111111001011110111) (-400679577) (1887957751) (7087F2F7)   ;(10000111110000100000010110011000) (-574924206) (-2017327720) (-7-8-3-13-15-10-6-8)   ;(00000010011011100111111011000000) (233477300) (40795840) (26E7EC0)   ;
;160;(11000010100001111111110111000000) (1053933492) (-1031275072) (-3-13-7-80-2-40)    ;(01001101101111111100101011001000) (-589738338) (1304414920) (4DBFCAC8)   ;(10011111110000101100100111000010) (-1869749428) (-1614624318) (-60-3-13-3-6-3-14)   ;(11000101010010000111111010111111) (1334234091) (-985104705) (-3-10-11-7-8-1-4-1)   ;(00000101101010001110101011010110) (552165326) (94956246) (5A8EAD6)   ;(11001000110000101000011111000111) (1872660521) (-926775353) (-3-7-3-13-7-8-3-9)   ;(11001110010011011011111111001010) (-1859472770) (-833765430) (-3-1-11-2-40-3-6)   ;(11001010010010000110111010000111) (2034224021) (-901222777) (-3-5-11-7-9-1-7-9)   ;
;168;(00000010101010001101010111101001) (252152751) (44619241) (2A8D5E9)    ;(01001000110000001000011111000101) (-1087379943) (1220577221) (48C087C5)   ;(11000010100001111110111111000111) (1053924521) (-1031278649) (-3-13-7-8-10-3-9)   ;(01110101000111101100010011000001) (65091357) (1964950721) (751EC4C1)   ;(10000111111101011111110001001001) (-559950723) (-2013922231) (-7-80-100-3-11-7)   ;(10011000011100001000011011000100) (1698776470) (-1737455932) (-6-7-8-15-7-9-3-12)   ;(11000000100001111100010100000101) (853899219) (-1064844027) (-3-15-7-8-3-10-15-11)   ;(10000111110110101100011101001000) (-568783326) (-2015705272) (-7-8-2-5-3-8-11-8)   ;
;176;(10111111110010111110010011000000) (2132468148) (-1077156672) (-40-3-4-1-11-40)    ;(11010110110000101100001001001001) (-822269371) (-691879351) (-2-9-3-13-3-13-11-7)   ;(01001011110010000111000101001010) (-785413136) (1271427402) (4BC8714A)   ;(01110000100001111101101011110110) (-400695578) (1887951606) (7087DAF6)   ;(10000111110010000000010110011000) (-573324206) (-2016934504) (-7-8-3-7-15-10-6-8)   ;(01001000110011001100100111000010) (-1084338946) (1221380546) (48CCC9C2)   ;(10000111110110010111100011000001) (-569052533) (-2015790911) (-7-8-2-6-8-7-3-15)   ;(10111111110011111110010011000000) (2133468148) (-1076894528) (-40-30-1-11-40)   ;
;184;(11111010110000011100001001001001) (-517436667) (-87965111) (-5-3-14-3-13-11-7)    ;(01001011110010000111000101001010) (-785413136) (1271427402) (4BC8714A)   ;(01110000100001111111111011110101) (-400673579) (1887960821) (7087FEF5)   ;(10000111110001010000001010011000) (-574125606) (-2017131880) (-7-8-3-10-15-13-6-8)   ;(11100101110001100100100011000000) (1078633796) (-439990080) (-1-10-3-9-11-7-40)   ;(11000010110010011100001010000111) (1074498021) (-1026964857) (-3-13-3-6-3-13-7-9)   ;(11000001010010011011111110010111) (934494441) (-1052131433) (-3-14-11-6-40-6-9)   ;(11001101000001011010100111010101) (-1981485757) (-855266859) (-3-2-15-10-5-6-2-11)   ;
;192;(11000011110010011100001010000111) (1174498021) (-1010187641) (-3-12-3-6-3-13-7-9)    ;(11000010010010011011111110010111) (1034494441) (-1035354217) (-3-13-11-6-40-6-9)   ;(11000000000000101010100111101010) (812681566) (-1073567254) (-3-15-15-13-5-6-1-6)   ;(01001000110000001000011111000101) (-1087379943) (1220577221) (48C087C5)   ;(11000010100001111100011111000110) (1053900520) (-1031288890) (-3-13-7-8-3-8-3-10)   ;(10111111100101111100010011000001) (2115448171) (-1080572735) (-40-6-8-3-11-3-15)   ;(11101001110000110100100001111110) (1677833694) (-373077890) (-1-6-3-12-11-7-8-2)   ;(11001110110000000000001010101000) (-1822809234) (-826277208) (-3-1-3-15-15-13-5-8)   ;
;200;(11000011010010000110111010000111) (1134224021) (-1018663289) (-3-12-11-7-9-1-7-9)    ;(11000000000000101010100011101011) (812681167) (-1073567509) (-3-15-15-13-5-7-1-5)   ;(01001000110000001000011111000101) (-1087379943) (1220577221) (48C087C5)   ;(11000010100001111110101111000101) (1053922519) (-1031279675) (-3-13-7-8-1-4-3-11)   ;(10111111100101111100111111000001) (2115453571) (-1080569919) (-40-6-8-30-3-15)   ;(11000000000001011001100101001001) (813471325) (-1073374903) (-3-15-15-10-6-6-11-7)   ;(11000001110000101000011111001100) (972660528) (-1044215860) (-3-14-3-13-7-8-3-4)   ;(01001001101111111001011111010000) (-989769928) (1237293008) (49BF97D0)   ;
;208;(11000000000000101010100111000010) (812681516) (-1073567294) (-3-15-15-13-5-6-3-14)    ;(01001000110000001000011111000101) (-1087379943) (1220577221) (48C087C5)   ;(11000010100001111100111111000101) (1053904519) (-1031286843) (-3-13-7-8-30-3-11)   ;(10111111100101111101000111000001) (2115456571) (-1080569407) (-40-6-8-2-14-3-15)   ;(11001000110010011100001001001000) (1874497922) (-926301624) (-3-7-3-6-3-13-11-8)   ;(01001000010011000111000001011000) (-1124413518) (1212969048) (484C7058)   ;(11001001110000101000100011000001) (1972661115) (-909997887) (-3-6-3-13-7-7-3-15)   ;(11000001110000100101100011001100) (972611128) (-1044227892) (-3-14-3-13-10-7-3-4)   ;
;216;(01001001101111111001011111010010) (-989769926) (1237293010) (49BF97D2)    ;(11000001110000101000000101110101) (972657379) (-1044217483) (-3-14-3-13-7-14-8-11)   ;(01001010101111111001011111010011) (-889769925) (1254070227) (4ABF97D3)   ;(10100001011100100011001011001000) (-1495862822) (-1586351416) (-5-14-8-13-12-13-3-8)   ;(11011001110011011100001001111110) (-319469306) (-640826754) (-2-6-3-2-3-13-8-2)   ;(11000010011110000110111001001000) (1048223922) (-1032294840) (-3-13-8-7-9-1-11-8)   ;(10111111100101111101010011000001) (2115458171) (-1080568639) (-40-6-8-2-11-3-15)   ;(01011000101001101100100001001000) (904060462) (1487325256) (58A6C848)   ;
;224;(10111111110011001100100111000010) (2132850572) (-1077098046) (-40-3-3-3-6-3-14)    ;(10000111110101001100001000000010) (-570185832) (-2016099838) (-7-8-2-11-3-13-15-14)   ;(10111111110010111110010011000000) (2132468148) (-1077156672) (-40-3-4-1-11-40)   ;(11010110110000101100001001001001) (-822269371) (-691879351) (-2-9-3-13-3-13-11-7)   ;(01001011110010000111000101001010) (-785413136) (1271427402) (4BC8714A)   ;(01110000100001111101001011110011) (-400699581) (1887949555) (7087D2F3)   ;(11000101110000000000001010011000) (1372158042) (-977272168) (-3-10-3-15-15-13-6-8)   ;(11000011010010001100000010000111) (1134297021) (-1018642297) (-3-12-11-7-3-15-7-9)   ;
;232;(11001001110000101000011111111000) (1972660582) (-909998088) (-3-6-3-13-7-80-8)    ;(11000010010011001011111111000100) (1035294518) (-1035157564) (-3-13-11-3-40-3-12)   ;(11000010010111001110110111001101) (1039323529) (-1034097203) (-3-13-10-3-1-2-3-3)   ;(10111111100101111110100111000001) (2115470571) (-1080563263) (-40-6-8-1-6-3-15)   ;(11000010001100011100100001001001) (1026500925) (-1036924855) (-3-13-12-14-3-7-11-7)   ;(10111111100101111110100011000001) (2115470171) (-1080563519) (-40-6-8-1-7-3-15)   ;(11000010010010011010000101001010) (1034477326) (-1035361974) (-3-13-11-6-5-14-11-6)   ;(10111111100101111110101011000001) (2115471171) (-1080563007) (-40-6-8-1-5-3-15)   ;
;240;(01110010001100101101000001001010) (-227900832) (1915932746) (7232D04A)    ;(11000001110000100100100110100001) (972601455) (-1044231775) (-3-14-3-13-11-6-5-15)   ;(01001010101111111001011111101011) (-889769895) (1254070251) (4ABF97EB)   ;(10100001011100100011001011011000) (-1495862802) (-1586351400) (-5-14-8-13-12-13-2-8)   ;(10010001011001101100010001001001) (796215277) (-1855536055) (-6-14-9-9-3-11-11-7)   ;(10111111110110011100110111000010) (2136052572) (-1076245054) (-40-2-6-3-2-3-14)   ;(11100001110011011100001010000001) (680530719) (-506609023) (-1-14-3-2-3-13-7-15)   ;(11110001110000011100001001011001) (-1617436647) (-238960039) (-14-3-14-3-13-10-7)   ;
;248;(11001000010010101011111110010111) (1834694441) (-934625385) (-3-7-11-5-40-6-9)    ;(11110000110000011100001000110010) (-1717436716) (-255737294) (-15-3-14-3-13-12-14)   ;(10100010010010111011111110010111) (-1407556503) (-1572094057) (-5-13-11-4-40-6-9)   ;(11110010110000011100001001001010) (-1517436666) (-222182838) (-13-3-14-3-13-11-6)   ;(11010000010010111011111110010111) (-1460072855) (-800342121) (-2-15-11-4-40-6-9)   ;(01001010101000100111001100110011) (-897012185) (1252160307) (4AA27333)   ;(10010111111100111100000111000010) (1439413868) (-1745632830) (-6-80-12-3-14-3-14)   ;(10011011110011110100101110111111) (2028318843) (-1680913473) (-6-4-30-11-4-4-1)   ;
;256;(10100010011100110011001111011000) (-1395662402) (-1569508392) (-5-13-8-12-12-12-2-8)    ;(11100101110011011100001001001010) (1080530630) (-439500214) (-1-10-3-2-3-13-11-6)   ;(11100001110011011100001001011010) (680530650) (-506609062) (-1-14-3-2-3-13-10-6)   ;(10001010110000100100101010111111) (-74881557) (-1966978369) (-7-5-3-13-11-5-4-1)   ;(11001101110000101001001001110100) (-1922299318) (-842886540) (-3-2-3-13-6-13-8-12)   ;(10100001011100100100100011100101) (-1495849785) (-1586345755) (-5-14-8-13-11-7-1-11)   ;(10000111110010101100000101111000) (-572786266) (-2016755336) (-7-8-3-5-3-14-8-8)   ;(10010111110101101100000111000010) (1430213868) (-1747533374) (-6-8-2-9-3-14-3-14)   ;
;264;(00110001110010000100100110111111) (1867077381) (835209663) (31C849BF)    ;(10010111110101011100000111000010) (1430013868) (-1747598910) (-6-8-2-10-3-14-3-14)   ;(01001001101000010100101010111111) (-997238371) (1235307199) (49A14ABF)   ;(01011001110101001100100111000010) (1017661054) (1507117506) (59D4C9C2)   ;(10111111110100001100100111000010) (2133850572) (-1076835902) (-40-2-15-3-6-3-14)   ;(11000111001100011100010101001001) (1526499325) (-953039543) (-3-8-12-14-3-10-11-7)   ;(00101001110010011000000111111111) (867333481) (701071871) (29C981FF)   ;(01011001111011011100110111000010) (1025863054) (1508756930) (59EDCDC2)   ;
;272;(10010111110110111100000111000010) (1431413868) (-1747205694) (-6-8-2-4-3-14-3-14)    ;(00110010110010000100101010111111) (1967077981) (851987135) (32C84ABF)   ;(10010111110110101100000111000010) (1431213868) (-1747271230) (-6-8-2-5-3-14-3-14)   ;(01001010101000100100101110111111) (-897037971) (1252150207) (4AA24BBF)   ;(01101110100100100110011011000100) (-797987640) (1855088324) (6E9266C4)   ;(11101001110011011100001010000010) (1680530720) (-372391294) (-1-6-3-2-3-13-7-14)   ;(11100001110011011100001001011010) (680530650) (-506609062) (-1-14-3-2-3-13-10-6)   ;(11000010011110001100000001001000) (1048296922) (-1032273848) (-3-13-8-7-3-15-11-8)   ;
;280;(01110010010010001101110111001101) (-220294229) (1917377997) (7248DDCD)    ;(11001101110000100111100010100001) (-1922336241) (-842893151) (-3-2-3-13-8-7-5-15)   ;(11001101110000100100100011101101) (-1922366127) (-842905363) (-3-2-3-13-11-7-1-3)   ;(11000010011110001011111111100001) (1048294555) (-1032273951) (-3-13-8-7-40-1-15)   ;(11000010010010001111000111001101) (1034327529) (-1035406899) (-3-13-11-70-14-3-3)   ;(01111000101111111110010111001101) (615311771) (2025842125) (78BFE5CD)   ;(10111111110011001100100111000010) (2132850572) (-1077098046) (-40-3-3-3-6-3-14)   ;(10000111110010011100000000000010) (-572986832) (-2016821246) (-7-8-3-6-3-15-15-14)   ;
;288;(00110000110001000100100001110100) (1766076868) (818169972) (30C44874)    ;(11001001110000000111111001110000) (1972233972) (-910131600) (-3-6-3-15-8-1-90)   ;(11101001110011011100001010000111) (1680530725) (-372391289) (-1-6-3-2-3-13-7-9)   ;(00110000110001000100100010111111) (1766076981) (818170047) (30C448BF)   ;(11001001110000100111111001110000) (1972633972) (-910000528) (-3-6-3-13-8-1-90)   ;(01111000011011100100100011010000) (590993376) (2020493520) (786E48D0)   ;(10001110111110000100100011000001) (340717467) (-1896331071) (-7-10-7-11-7-3-15)   ;(01001100001001100100110100100110) (-736037202) (1277578534) (4C264D26)   ;
;296;(01001111001001100100101100100110) (-436038202) (1327909670) (4F264B26)    ;(01011100010110110101111000001110) (1279173368) (1549491726) (5C5B5E0E)   ;(01001010011100010000111001011101) (-913276513) (1248923229) (4A710E5D)   ;(10111111110011001100100111000010) (2132850572) (-1077098046) (-40-3-3-3-6-3-14)   ;(01110010100001111100101100000010) (-200705542) (1921501954) (7287CB02)   ;(01110010001010111100011101001011) (-229707431) (1915471691) (722BC74B)   ;(10011100111111111100000101001100) (2142413680) (-1660960436) (-6-300-3-14-11-4)   ;(01001011011100101000011111001001) (-812979937) (1265797065) (4B7287C9)   ;
;304;(01001100011100100010101111001000) (-713057938) (1282550728) (4C722BC8)    ;(11000010100111001111111111000011) (1059334517) (-1029898301) (-3-13-6-300-3-13)   ;(10000011101111111101100111001101) (-977572119) (-2084578867) (-7-12-40-2-6-3-3)   ;(10111111110001111110010011000000) (2131468148) (-1077418816) (-40-3-8-1-11-40)   ;(10000111110110010000001010101011) (-569125581) (-2015821141) (-7-8-2-6-15-13-5-5)   ;(01011011110010111110010011000000) (1215278652) (1540089024) (5BCBE4C0)   ;(00011110110001001100000111000010) (-633826594) (516211138) (1EC4C1C2)   ;(11001000111101000100100101110011) (1887201377) (-923514509) (-3-70-11-11-6-8-13)   ;
;312;(01110000100001101100010010000111) (-400908737) (1887880327) (7086C487)    ;(10000111110001010000010110011000) (-574124206) (-2017131112) (-7-8-3-10-15-10-6-8)   ;(11100110110000000100100011000000) (1177233796) (-423606080) (-1-9-3-15-11-7-40)   ;(11001100110010011100001010000111) (-2020469275) (-859192697) (-3-3-3-6-3-13-7-9)   ;(10000111110100100000001010111111) (-570925557) (-2016279873) (-7-8-2-13-15-13-4-1)   ;(10010001110001000100100101110100) (825717730) (-1849407116) (-6-14-3-11-11-6-8-12)   ;(10000001110001001100000111000010) (-1174186132) (-2117811774) (-7-14-3-11-3-14-3-14)   ;(11111111110011110100110101101001) (-14131227) (-3191447) (-30-11-2-9-7)   ;
;320;(10011101111111111111111111111111) (-2052516353) (-1644167169) (-6-200000-1)    ;(01001001011101001000011111001011) (-1012379935) (1232373707) (497487CB)   ;(11000001110000101001000111000010) (972667516) (-1044213310) (-3-14-3-13-6-14-3-14)   ;(01101001100111111000000111000100) (-1294750240) (1772061124) (699F81C4)   ;(11111110010010000111010101001101) (-155705263) (-28805811) (-1-11-7-8-10-11-3)   ;(01011110000011101000011111000110) (1456020058) (1578010566) (5E0E87C6)   ;(00001110010111010101110001011011) (1627256133) (240999515) (E5D5C5B)   ;(01001100011100011000011011111000) (-713180278) (1282508536) (4C7186F8)   ;
;328;(10000111110001010000010110011100) (-574124200) (-2017131108) (-7-8-3-10-15-10-6-4)    ;(11000001110000110100100011000000) (972801092) (-1044166464) (-3-14-3-12-11-7-40)   ;(01111110101001001100100010000111) (1208693263) (2124728455) (7EA4C887)   ;(11011000011110001100000001001000) (-446670374) (-663175096) (-2-7-8-7-3-15-11-8)   ;(10000111110001110000001001100110) (-573725688) (-2017000858) (-7-8-3-8-15-13-9-10)   ;(10111111100101110110011011011000) (2115369198) (-1080596776) (-40-6-8-9-9-2-8)   ;(11000000100001111100010100000101) (853899219) (-1064844027) (-3-15-7-8-3-10-15-11)   ;(10000111111010101100001001001000) (-562785726) (-2014657976) (-7-8-1-5-3-13-11-8)   ;
;336;(01001001110000010001111011000000) (-987266348) (1237393088) (49C11EC0)    ;(10000111111001101100011101001001) (-563783323) (-2014918839) (-7-8-1-9-3-8-11-7)   ;(01001101011100001000011011000100) (-613380344) (1299220164) (4D7086C4)   ;(11000010110000010000001010011101) (1072358049) (-1027538275) (-3-13-3-14-15-13-6-3)   ;(11010100110010011100001010000111) (-1020469275) (-724974969) (-2-11-3-6-3-13-7-9)   ;(01001001011001101101100001001010) (-1015929536) (1231476810) (4966D84A)   ;(01110000100001111111001111101011) (-400679191) (1887957995) (7087F3EB)   ;(11110010110000000000001010011000) (-1517776550) (-222297448) (-13-3-15-15-13-6-8)   ;
;344;(11011000010010100111010110000111) (-460337875) (-666208889) (-2-7-11-5-8-10-7-9)    ;(01001011110010110100100101100110) (-784839102) (1271613798) (4BCB4966)   ;(01110000100001111101100011101100) (-400696590) (1887951084) (7087D8EC)   ;(11100010110000000000001010011000) (777190746) (-490732904) (-1-13-3-15-15-13-6-8)   ;(01110101000111101100000010000111) (65089263) (1964949639) (751EC087)   ;(10000111110001110000001010011101) (-573725599) (-2017000803) (-7-8-3-8-15-13-6-3)   ;(11000000010010001010011011001000) (834280122) (-1068980536) (-3-15-11-7-5-9-3-8)   ;(11001000100001111100010101111000) (1853899382) (-930626184) (-3-7-7-8-3-10-8-8)   ;
;352;(01111000110000010100100010100110) (617793302) (2025932966) (78C148A6)    ;(11000110010010010110011011001000) (1434420122) (-968268088) (-3-9-11-6-9-9-3-8)   ;(10000110110001001000011111100100) (-674223090) (-2033940508) (-7-9-3-11-7-8-1-12)   ;(00000101100111010100110101110000) (547246560) (94195056) (59D4D70)   ;(01110101100001111111111011111110) (99326432) (1971846910) (7587FEFE)   ;(11001111110000010000001010011101) (-1722609247) (-809434467) (-30-3-14-15-13-6-3)   ;(01001001101001011101110010000111) (-996127441) (1235606663) (49A5DC87)   ;(01111000011010010100100001101110) (589793212) (2020165742) (7869486E)   ;
;360;(11000100010010011010010111011010) (1234479546) (-1001806374) (-3-11-11-6-5-10-2-6)    ;(10100100110001000100100010100110) (-1169249884) (-1530640218) (-5-11-3-11-11-7-5-10)   ;(01001000011010011001111101111000) (-1115166078) (1214881656) (48699F78)   ;(01111000000010000110011011000100) (559612360) (2013816516) (780866C4)   ;(10111111110011001100100111000010) (2132850572) (-1077098046) (-40-3-3-3-6-3-14)   ;(11010100100001111101001000000010) (-1041059480) (-729296382) (-2-11-7-8-2-13-15-14)   ;(01101001100111110100100110100101) (-1294806299) (1772046757) (699F49A5)   ;(11111111111111111100000001001001) (-37667) (-16311) (-3-15-11-7)   ;
;368;(11010000010010000111000110011001) (-1460739851) (-800558695) (-2-15-11-7-8-14-6-7)    ;(11000010011111100111000000110000) (1049626872) (-1031901136) (-3-13-8-1-8-15-130)   ;(01101110011111101100000010000111) (-804910737) (1853800583) (6E7EC087)   ;(01100110110001000100100001001001) (-1781406833) (1724139593) (66C44849)   ;(01100110110001001000000010111111) (-1781350667) (1724154047) (66C480BF)   ;(01111100110000000111100000001000) (1017623066) (2092988424) (7CC07808)   ;(11000100010010011010010011001100) (1234479128) (-1001806644) (-3-11-11-6-5-11-3-4)   ;(11010000011110011011111101100110) (-1446472936) (-797327514) (-2-15-8-6-40-9-10)   ;
;376;(01111001110000000100100110100100) (717593700) (2042644900) (79C049A4)    ;(10000111110000100100100011000001) (-574882533) (-2017310527) (-7-8-3-13-11-7-3-15)   ;(10001110111110000100100011000000) (340717444) (-1896331072) (-7-10-7-11-7-40)   ;(00001110100001111110110111111010) (1641766772) (243789306) (E87EDFA)   ;(01011101010111000101101101011110) (1379571888) (1566333790) (5D5C5B5E)   ;(10011100010011000111000100001110) (2087743582) (-1672711922) (-6-3-11-3-8-14-15-2)   ;(10000111110010101100000100000010) (-572786432) (-2016755454) (-7-8-3-5-3-14-15-14)   ;(01101001010010011010010011001000) (-1320128634) (1766433992) (6949A4C8)   ;
;384;(10000111110000101100000100000010) (-574786432) (-2017279742) (-7-8-3-13-3-14-15-14)    ;(01101100010010100110011011010000) (-1019987624) (1816815312) (6C4A66D0)   ;(10100110110101001000001001001001) (-965193019) (-1496022455) (-5-9-2-11-7-13-11-7)   ;(01001101011001101101000001011010) (-615933516) (1298583642) (4D66D05A)   ;(11001000110010011100001010111001) (1874498085) (-926301511) (-3-7-3-6-3-13-4-7)   ;(10111010111111110100101010111111) (1647351147) (-1157674305) (-4-500-11-5-4-1)   ;(10011001011100011001100101110010) (1798987728) (-1720608398) (-6-6-8-14-6-6-8-14)   ;(10000111111001001100000000000010) (-564186832) (-2015051774) (-7-8-1-11-3-15-15-14)   ;
;392;(01101011010010111010010011000100) (-1119728640) (1800119492) (6B4BA4C4)    ;(10000111111111001111100101001001) (-558152323) (-2013464247) (-7-80-30-6-11-7)   ;(11001001110000100111101101110000) (1972632372) (-910001296) (-3-6-3-13-8-4-90)   ;(01101100010010011011111111000100) (-1020113240) (1816772548) (6C49BFC4)   ;(01110101011111000111000110000001) (94619657) (1971089793) (757C7181)   ;(11001000110010011100001010111001) (1874498085) (-926301511) (-3-7-3-6-3-13-4-7)   ;(10111010111111110100101010111111) (1647351147) (-1157674305) (-4-500-11-5-4-1)   ;(10011001011100011001100101110010) (1798987728) (-1720608398) (-6-6-8-14-6-6-8-14)   ;
;400;(10000111110111001111111100000101) (-568149429) (-2015559931) (-7-8-2-300-15-11)    ;(11010011111110010111110001110101) (-1106534317) (-738624395) (-2-120-6-8-3-8-11)   ;(00011110011100110001111010000111) (-660350089) (510860935) (1E731E87)   ;(00000010100110110100101101110001) (246645561) (43731825) (29B4B71)   ;(10100011110010001000011111000111) (-1268190423) (-1547139129) (-5-12-3-7-7-8-3-9)   ;(11000101000001010110100101001001) (1313421325) (-989501111) (-3-10-15-10-9-6-11-7)   ;(11000000010010001100000010000111) (834297021) (-1068973945) (-3-15-11-7-3-15-7-9)   ;(11001101110000101000011111110111) (-1922306715) (-842889225) (-3-2-3-13-7-80-9)   ;
;408;(11000100010010101011111111011101) (1234694549) (-1001734179) (-3-11-11-5-40-2-3)    ;(01001001011010010100100110100011) (-1015239005) (1231636899) (496949A3)   ;(11001001110000101000100111000010) (1972661516) (-909997630) (-3-6-3-13-7-6-3-14)   ;(01110001100100011011111111000100) (-298113240) (1905377220) (7191BFC4)   ;(11001001110000100100101010100010) (1972602056) (-910013790) (-3-6-3-13-11-5-5-14)   ;(01101011010010011011111111001000) (-1120113234) (1799995336) (6B49BFC8)   ;(01001010101000100111000110011001) (-897013017) (1252159897) (4AA27199)   ;(01011010110010111110010011000000) (1115278652) (1523311808) (5ACBE4C0)   ;
;416;(01110010000111100110011011001000) (-234987634) (1914595016) (721E66C8)    ;(10000111111000011110110101001001) (-564960323) (-2015236791) (-7-8-1-14-1-2-11-7)   ;(10011000011100001000011011000100) (1698776470) (-1737455932) (-6-7-8-15-7-9-3-12)   ;(11000000100001111100010000000101) (853898819) (-1064844283) (-3-15-7-8-3-11-15-11)   ;(11000001100001111100001001001000) (953897922) (-1048067512) (-3-14-7-8-3-13-11-8)   ;(10000111110010001111100001001000) (-573152726) (-2016872376) (-7-8-3-70-7-11-8)   ;(01110001000111100111001100011110) (-334979508) (1897820958) (711E731E)   ;(11000000000000101001101101001011) (812672327) (-1073570997) (-3-15-15-13-6-4-11-5)   ;
;424;(11001101110000101000011111100100) (-1922306738) (-842889244) (-3-2-3-13-7-8-1-12)    ;(01001010011100110101101111110001) (-912827887) (1249074161) (4A735BF1)   ;(11001001110000101000101011000010) (1972662116) (-909997374) (-3-6-3-13-7-5-3-14)   ;(10010010010010011011111111000100) (887010870) (-1840660540) (-6-13-11-6-40-3-12)   ;(10111111110111011100110111000010) (2137052572) (-1075982910) (-40-2-2-3-2-3-14)   ;(11000010100000000111001001001000) (1052227922) (-1031769528) (-3-13-7-15-8-13-11-8)   ;(01110001010110001111010111001101) (-316278229) (1901655501) (7158F5CD)   ;(11000010001100001100010001001000) (1026298922) (-1036991416) (-3-13-12-15-3-11-11-8)   ;
;432;(11000000010110001101010011001001) (838309125) (-1067920183) (-3-15-10-7-2-11-3-7)    ;(11001101110000101000011111101101) (-1922306727) (-842889235) (-3-2-3-13-7-8-1-3)   ;(11001101110000100100100011101101) (-1922366127) (-842905363) (-3-2-3-13-11-7-1-3)   ;(11000010011110001011111111100001) (1048294555) (-1032273951) (-3-13-8-7-40-1-15)   ;(11000010010010001111000111001101) (1034327529) (-1035406899) (-3-13-11-70-14-3-3)   ;(01111000101111111110010111001101) (615311771) (2025842125) (78BFE5CD)   ;(10111111110011001100100111000010) (2132850572) (-1077098046) (-40-3-3-3-6-3-14)   ;(11000010100001111100100100000010) (1053901216) (-1031288574) (-3-13-7-8-3-6-15-14)   ;
;440;(01001001101111111100010011001001) (-989741337) (1237304521) (49BFC4C9)    ;(10000111110001110011000111000100) (-573696130) (-2016988732) (-7-8-3-8-12-14-3-12)   ;(10111111111010011100110111000010) (2142052572) (-1075196478) (-40-1-6-3-2-3-14)   ;(11000010001100011100010001001001) (1026498925) (-1036925879) (-3-13-12-14-3-11-11-7)   ;(11110110010110011101010011001001) (-1151425467) (-161884983) (-9-10-6-2-11-3-7)   ;(01011110000011101000011111101010) (1456020104) (1578010602) (5E0E87EA)   ;(01110001000011100101110001011011) (-338994811) (1896766555) (710E5C5B)   ;(01110010010010111100000001001010) (-219710832) (1917567050) (724BC04A)   ;
;448;(11100001110000000000001010011010) (677190750) (-507510118) (-1-14-3-15-15-13-6-6)    ;(01001001101000101101101010000111) (-996928441) (1235409543) (49A2DA87)   ;(11000010010010110110100110011111) (1034821451) (-1035245153) (-3-13-11-4-9-6-6-1)   ;(00000010101111111100110011001001) (257746311) (46124233) (2BFCCC9)   ;(10100010110101001000011111001111) (-1365190413) (-1563129905) (-5-13-2-11-7-8-3-1)   ;(01001001011010011001111101001001) (-1015166137) (1231658825) (49699F49)   ;(11111111111111111100000001001100) (-37664) (-16308) (-3-15-11-4)   ;(11000010001101001101000010011100) (1027307048) (-1036726116) (-3-13-12-11-2-15-6-4)   ;
;456;(01110100010011001100000010000111) (-19310737) (1951187079) (744CC087)    ;(01001001011100111011001101001001) (-1012752137) (1232319305) (4973B349)   ;(11110101100001111110110111111101) (-1236011003) (-175641091) (-10-7-8-1-20-3)   ;(01011110000011101000011111110000) (1456020112) (1578010608) (5E0E87F0)   ;(00001110010111010101110001011011) (1627256133) (240999515) (E5D5C5B)   ;(01001010011100011000011011110100) (-913180284) (1248954100) (4A7186F4)   ;(10011010011100100111111011000000) (1899150444) (-1703772480) (-6-5-8-13-8-1-40)   ;(11000010100001111101100000000010) (1053910816) (-1031284734) (-3-13-7-8-2-7-15-14)   ;
;464;(11000000010010001100000011000001) (834297115) (-1068973887) (-3-15-11-7-3-15-3-15)    ;(11111000110000001100001001111000) (-717636610) (-121585032) (-7-3-15-3-13-8-8)   ;(11110001110011011100001001001000) (-1614436670) (-238173624) (-14-3-2-3-13-11-8)   ;(11000000110000100111100010111111) (872631091) (-1060996929) (-3-15-3-13-8-7-4-1)   ;(11001101110000100100100011111100) (-1922366108) (-842905348) (-3-2-3-13-11-70-4)   ;(11000010011110001011111111101101) (1048294569) (-1032273939) (-3-13-8-7-40-1-3)   ;(11000000010010001110000111001001) (834317525) (-1068965431) (-3-15-11-7-1-14-3-7)   ;(11010000110010011100001001010000) (-1420469364) (-792083888) (-2-15-3-6-3-13-110)   ;
;472;(11000001110000100100100110111111) (972601491) (-1044231745) (-3-14-3-13-11-6-4-1)    ;(01110001010010101011111111000000) (-319913244) (1900724160) (714ABFC0)   ;(11000111110001000000001110101010) (1573158466) (-943455318) (-3-8-3-11-15-12-5-6)   ;(11001111010010010111001010000111) (-1760539275) (-817270137) (-30-11-6-8-13-7-9)   ;(11101001110000000000010110011001) (1677192149) (-373291623) (-1-6-3-15-15-10-6-7)   ;(11000111111001001100000010000111) (1583297021) (-941309817) (-3-8-1-11-3-15-7-9)   ;(11111000110000001100001001001000) (-717636670) (-121585080) (-7-3-15-3-13-11-8)   ;(11000001110000100111100010111111) (972631091) (-1044219713) (-3-14-3-13-8-7-4-1)   ;
;480;(11000000110000100001111011000100) (872574118) (-1061019964) (-3-15-3-13-14-1-3-12)    ;(11000010010010011011111111111000) (1034494582) (-1035354120) (-3-13-11-6-400-8)   ;(11000001010010001111100011000000) (934331092) (-1052182336) (-3-14-11-70-7-40)   ;(11101001011100010111100010100001) (1651463759) (-378439519) (-1-6-8-14-8-7-5-15)   ;(10000110110001001000011111010111) (-674223107) (-2033940521) (-7-9-3-11-7-8-2-9)   ;(01001000110000111110010011000000) (-1086721348) (1220797632) (48C3E4C0)   ;(01111000110001001100000111000010) (618689758) (2026160578) (78C4C1C2)   ;(11100100110000001000011111001100) (977293232) (-457144372) (-1-11-3-15-7-8-3-4)   ;
;488;(11000000010010001011111111000011) (834294517) (-1068974141) (-3-15-11-7-40-3-13)    ;(11100100110000001000000011100000) (977289856) (-457146144) (-1-11-3-15-7-15-20)   ;(11000001110000100101100011000111) (972611121) (-1044227897) (-3-14-3-13-10-7-3-9)   ;(11000001010010001011111111000000) (934294492) (-1052196928) (-3-14-11-7-40-40)   ;(11000100110000011100001010000000) (1272497992) (-993934720) (-3-11-3-14-3-13-80)   ;(00001001000000110010011101011000) (1100623530) (151201624) (9032758)   ;(10010111101111110000000000000000) (1422250944) (-1749090304) (-6-8-4-10000)   ;(00000010100111010100110110111111) (247246677) (43863487) (29D4DBF)   ;
;496;(11000011100001111110000111000010) (1153917516) (-1014505022) (-3-12-7-8-1-14-3-14)    ;(11000010000000101010110111100101) (1012683559) (-1040011803) (-3-13-15-13-5-2-1-11)   ;(11100100110000001000011111011010) (977293250) (-457144358) (-1-11-3-15-7-8-2-6)   ;(11001011010010111011111111000011) (2134894517) (-884228157) (-3-4-11-4-40-3-13)   ;(01001100000100010100100110100011) (-743239005) (1276201379) (4C1149A3)   ;(11000001000001011010110011001111) (913483131) (-1056592689) (-3-14-15-10-5-3-3-1)   ;(01001001011101011000011111010010) (-1012179926) (1232439250) (497587D2)   ;(10001001110000011001100111011111) (-175012097) (-1983800865) (-7-6-3-14-6-6-2-1)   ;
;504;(11001001110000101001000111001101) (1972667529) (-909995571) (-3-6-3-13-6-14-3-3)    ;(10100011110000011000000111010100) (-1269993406) (-1547599404) (-5-12-3-14-7-14-2-12)   ;(11000011010100010001001001001010) (1136367926) (-1018097078) (-3-12-10-14-14-13-11-6)   ;(01010001000100100100101010100011) (-43038405) (1360153251) (51124AA3)   ;(00010010010010101010001111000101) (-2072445591) (306881477) (124AA3C5)   ;(01001010101000111100011101010001) (-896740127) (1252247377) (4AA3C751)   ;(10100011110010010101000100010010) (-1268043708) (-1547087598) (-5-12-3-6-10-14-14-14)   ;(11001110010100010001001001001010) (-1858599370) (-833547702) (-3-1-10-14-14-13-11-6)   ;
;512;(01010001000100100100101010100011) (-43038405) (1360153251) (51124AA3)    ;(00010010010010101010001111010000) (-2072445576) (306881488) (124AA3D0)   ;(01001010101000111101001001010001) (-896732527) (1252250193) (4AA3D251)   ;(10100011110101000101000100010010) (-1265243708) (-1546366702) (-5-12-2-11-10-14-14-14)   ;(11010110010100010001001001001010) (-858599370) (-699329974) (-2-9-10-14-14-13-11-6)   ;(01010001000100100100101010100011) (-43038405) (1360153251) (51124AA3)   ;(00010010010010101010001111011000) (-2072445566) (306881496) (124AA3D8)   ;(01001010101000111101110001010001) (-896727527) (1252252753) (4AA3DC51)   ;
;520;(10100011110111100101000100010010) (-1262843708) (-1545711342) (-5-12-2-1-10-14-14-14)    ;(11000001010100010001001001001010) (936367926) (-1051651510) (-3-14-10-14-14-13-11-6)   ;(10000111111110001100000001111110) (-559186658) (-2013740930) (-7-80-7-3-15-8-2)   ;(10011001110010000100100101110100) (1826717730) (-1714927244) (-6-6-3-7-11-6-8-12)   ;(10000111111010011100000000000101) (-562986829) (-2014724091) (-7-8-1-6-3-15-15-11)   ;(10011001110100000100100101110100) (1828717730) (-1714402956) (-6-6-2-15-11-6-8-12)   ;(11011100100001111100111100000101) (-41063077) (-595079419) (-2-3-7-8-30-15-11)   ;(10000111110010100000001001100110) (-572925688) (-2016804250) (-7-8-3-5-15-13-9-10)   ;
;528;(01100110110111000100100101110011) (-1775406381) (1725712755) (66DC4973)    ;(00000010100110000111000000001111) (246070017) (43544591) (298700F)   ;(00000101011011101000011111010011) (533503723) (91129811) (56E87D3)   ;(11000010100001111100011011000000) (1053900092) (-1031289152) (-3-13-7-8-3-9-40)   ;(11000000010010001101010011001001) (834309125) (-1068968759) (-3-15-11-7-2-11-3-7)   ;(11000011111001001100000001010000) (1183296932) (-1008418736) (-3-12-1-11-3-15-110)   ;(11100001110000100100100010111111) (677633795) (-507361089) (-1-14-3-13-11-7-4-1)   ;(11100001110010011100001010000111) (679530725) (-506871161) (-1-14-3-6-3-13-7-9)   ;
;536;(01111110010100001100000001001000) (1181689166) (2119221320) (7E50C048)    ;(10111111110100001100100111000010) (2133850572) (-1076835902) (-40-2-15-3-6-3-14)   ;(11000000110000011100001001001001) (872497925) (-1061043639) (-3-15-3-14-3-13-11-7)   ;(10101010011100010100101010111111) (-396048853) (-1435415873) (-5-5-8-14-11-5-4-1)   ;(10000111111110011111101100000100) (-558951430) (-2013660412) (-7-80-60-4-15-12)   ;(10111111111100011100110111000010) (2144052572) (-1074672190) (-400-14-3-2-3-14)   ;(10000111110010001100000000000101) (-573186829) (-2016886779) (-7-8-3-7-3-15-15-11)   ;(10111111110011001100100111000010) (2132850572) (-1077098046) (-40-3-3-3-6-3-14)   ;
;544;(10000111111110001100000100000010) (-559186432) (-2013740798) (-7-80-7-3-14-15-14)    ;(10111111111111001100000011000010) (2146846172) (-1073954622) (-400-3-3-15-3-14)   ;(10000111110110001111000001001001) (-569156723) (-2015825847) (-7-8-2-70-15-11-7)   ;(11000001110000100100100101110000) (972601372) (-1044231824) (-3-14-3-13-11-6-90)   ;(10100110110001000101100111000000) (-969239452) (-1497081408) (-5-9-3-11-10-6-40)   ;(11111100110000001100001001001000) (-317636670) (-54476216) (-3-3-15-3-13-11-8)   ;(11001001110000100111100010111111) (1972631091) (-910001985) (-3-6-3-13-8-7-4-1)   ;(11000000000000101011111111001100) (812694528) (-1073561652) (-3-15-15-13-40-3-4)   ;
;552;(01100110110001001000011111011000) (-1781347214) (1724155864) (66C487D8)    ;(11111111111111111100111101001001) (-30267) (-12471) (-30-11-7)   ;(10101001100110011111100011111111) (-483919753) (-1449527041) (-5-6-6-60-70-1)   ;(10000111110001011100000000000010) (-573986832) (-2017083390) (-7-8-3-10-3-15-15-14)   ;(11100001110000000100110011000000) (677235796) (-507491136) (-1-14-3-15-11-3-40)   ;(11000000010011001100000110000111) (835297421) (-1068711545) (-3-15-11-3-3-14-7-9)   ;(01100110110001001000011111011100) (-1781347210) (1724155868) (66C487DC)   ;(11111000111111111100111101001001) (-700030267) (-117452983) (-700-30-11-7)   ;
;560;(11000000000000101010100110011001) (812681445) (-1073567335) (-3-15-15-13-5-6-6-7)    ;(10100110110010001000011111001000) (-968190422) (-1496807480) (-5-9-3-7-7-8-3-8)   ;(11000000011110001100000001001000) (848296922) (-1065828280) (-3-15-8-7-3-15-11-8)   ;(10100110110010001000011111000101) (-968190425) (-1496807483) (-5-9-3-7-7-8-3-11)   ;(11001000011110001100000101001000) (1848297322) (-931610296) (-3-7-8-7-3-14-11-8)   ;(10011100011101000100110001100110) (2099719312) (-1670099866) (-6-3-8-11-11-3-9-10)   ;(10000111111000001100000000000101) (-565186829) (-2015313915) (-7-8-1-15-3-15-15-11)   ;(11000010010010010110011011000100) (1034420118) (-1035376956) (-3-13-11-6-9-9-3-12)   ;
;568;(11000100110010011100001010001001) (1274498025) (-993410423) (-3-11-3-6-3-13-7-7)    ;(11000010100100010100101010111111) (1056402091) (-1030665537) (-3-13-6-14-11-5-4-1)   ;(01001010101111111101110111001101) (-889726933) (1254088141) (4ABFDDCD)   ;(01001000111110001100000011000010) (-1071343346) (1224261826) (48F8C0C2)   ;(11000010011110001010000101110010) (1048277376) (-1032281742) (-3-13-8-7-5-14-8-14)   ;(11000000010010001100000011000001) (834297115) (-1068973887) (-3-15-11-7-3-15-3-15)   ;(10000111111000011111100101111000) (-564952266) (-2015233672) (-7-8-1-140-6-8-8)   ;(10001110111101000100100011000000) (339717444) (-1896593216) (-7-10-11-11-7-40)   ;
;576;(00000000100001111101100111101110) (41754756) (8903150) (87D9EE)    ;(11111111000000000000000000000000) (-100000000) (-16777216) (-1000000)   ;(00010011111111111111111111111111) (-1917189519) (335544319) (13FFFFFF)   ;(00011100000000000000000000001001) (-894967285) (469762057) (1C000009)   ;(01000110000000000000000000001001) (-1547483637) (1174405129) (46000009)   ;(00110010001100110101010001000001) (1919684805) (842224705) (32335441)   ;(00000000001000000010000000100000) (10020040) (2105376) (202020)   ;(00110001010101000100000101000110) (1830073210) (827605318) (31544146)   ;
;584;(00100000001000000010000000110110) (-284947230) (538976310) (20202036)    ;(11010100111111110001111000000000) (-1005193704) (-721478144) (-2-1100-14-200)   ;(01111000111111111100001101001000) (635290566) (2030027592) (78FFC348)   ;(01001111001001100100100001101000) (-436039498) (1327908968) (4F264868)   ;(01001000110101001111111100011110) (-1082306212) (1221918494) (48D4FF1E)   ;(11111111011110001111111111000011) (-41600075) (-8847421) (-8-700-3-13)   ;(11100001110000000100100011010000) (677233836) (-507492144) (-1-14-3-15-11-7-30)   ;(01001000110101001111111101111000) (-1082306078) (1221918584) (48D4FF78)   ;
;592;(11001101110000100111100011010100) (-1922336158) (-842893100) (-3-2-3-13-8-7-2-12)    ;(11010100111111110100100011110101) (-1005166117) (-721467147) (-2-1100-11-70-11)   ;(01001111001001100101000010111111) (-436033371) (1327911103) (4F2650BF)   ;(01001000110100001111111100011110) (-1083306212) (1221656350) (48D0FF1E)   ;(00100110011110001110000011000000) (341193004) (645456064) (2678E0C0)   ;(11001100111111110001111001001111) (-2005193365) (-855695793) (-3-300-14-1-11-1)   ;(10011001010010010111000010000111) (1786943373) (-1723240313) (-6-6-11-6-8-15-7-9)   ;(11000000100001111100011000000010) (853899816) (-1064843774) (-3-15-7-8-3-9-15-14)   ;
;600;(11110001000001011010100111111011) (-1676453005) (-251287045) (-14-15-10-5-60-5)    ;(00100110010010000111000110000111) (327103311) (642281863) (26487187)   ;(01011011010111100000111001001111) (1179923469) (1532890703) (5B5E0E4F)   ;(01001011011100010000111001011100) (-813276514) (1265700444) (4B710E5C)   ;(11110000111111100100110011000000) (-1700331500) (-251769664) (-150-1-11-3-40)   ;(10011001010010010111000010000111) (1786943373) (-1723240313) (-6-6-11-6-8-15-7-9)   ;(10000111111110011100000000000010) (-558986832) (-2013675518) (-7-80-6-3-15-15-14)   ;(00000010101010011110110011000000) (252366300) (44690624) (2A9ECC0)   ;
;608;(11000000100001111111001011000000) (853928092) (-1064832320) (-3-15-7-80-13-40)    ;(11000000000000101010100111111011) (812681587) (-1073567237) (-3-15-15-13-5-60-5)   ;(01100110110011001000011111101011) (-1779347191) (1724680171) (66CC87EB)   ;(11000111000000111010110010110111) (1512883081) (-956060489) (-3-8-15-12-5-3-4-9)   ;(00000010011001101101000010000111) (231550207) (40292487) (266D087)   ;(01010011011100011000011111000010) (186820054) (1399949250) (537187C2)   ;(11000010000000101001100101110001) (1012671375) (-1040017039) (-3-13-15-13-6-6-8-15)   ;(11111110100001001100000110000111) (-136637171) (-24854137) (-1-7-11-3-14-7-9)   ;
;616;(01001001011100001000011111000011) (-1013379945) (1232111555) (497087C3)    ;(10000111110011010000001010011001) (-572125603) (-2016607591) (-7-8-3-2-15-13-6-7)   ;(00000010101010011110110011000000) (252366300) (44690624) (2A9ECC0)   ;(11111011110000001000011111000111) (-417674071) (-71268409) (-4-3-15-7-8-3-9)   ;(11010101111111110000010110101001) (-905207831) (-704707159) (-2-1000-15-10-5-7)   ;(00000010011001101101000010000111) (231550207) (40292487) (266D087)   ;(10010111110000001000011111000011) (1424776869) (-1748990013) (-6-8-3-15-7-8-3-13)   ;(10101001111011001100000001111011) (-457153957) (-1444102021) (-5-6-1-3-3-15-8-5)   ;
;624;(01110100100001111100010000000101) (-708939) (1955054597) (7487C405)    ;(01110100100001111100010101001010) (-708432) (1955054922) (7487C54A)   ;(10001010000010101100000001001010) (-132786722) (-1979006902) (-7-5-15-5-3-15-11-6)   ;(10000111110000100100100001110010) (-574882672) (-2017310606) (-7-8-3-13-11-7-8-14)   ;(01001100001001100100110100100110) (-736037202) (1277578534) (4C264D26)   ;(01001111001001100100101100100110) (-436038202) (1327909670) (4F264B26)   ;(10000111110010011111110100011110) (-572950398) (-2016805602) (-7-8-3-60-2-14-2)   ;(11000000010010100100100101110000) (834601372) (-1068873360) (-3-15-11-5-11-6-90)   ;
;632;(11001001000001001010101011110000) (1913282172) (-922440976) (-3-6-15-11-5-5-10)    ;(10101010111110011100000010000111) (-353953923) (-1426472825) (-5-50-6-3-15-7-9)   ;(11000000100001111100001100000001) (853898215) (-1064844543) (-3-15-7-8-3-12-15-15)   ;(11000001110000011000101011110000) (972462172) (-1044280592) (-3-14-3-14-7-5-10)   ;(10000111110010010000010010101010) (-573124582) (-2016869206) (-7-8-3-6-15-11-5-6)   ;(00000001101010101101101011000001) (152555301) (27974337) (1AADAC1)   ;(11110111110000001000011111000011) (-1017674075) (-138377277) (-8-3-15-7-8-3-13)   ;(00100110010010000111001010001010) (327103916) (642282122) (2648728A)   ;
;640;(01011011010111100000111001001111) (1179923469) (1532890703) (5B5E0E4F)    ;(01001010011100010000111001011100) (-913276514) (1248923228) (4A710E5C)   ;(01110010010010111101010011111111) (-219698567) (1917572351) (724BD4FF)   ;(10000111111001111100000001001001) (-563586723) (-2014855095) (-7-8-1-8-3-15-11-7)   ;(00000010100111000100110001110000) (247046160) (43797616) (29C4C70)   ;(10001100110000011000011111000010) (124976868) (-1933473854) (-7-3-3-14-7-8-3-14)   ;(11000101010010001101000011111111) (1334307191) (-985083649) (-3-10-11-7-2-150-1)   ;(01111011110101011100000101111000) (922889626) (2077606264) (7BD5C178)   ;
;648;(00110001110001100100100101110100) (1866477268) (835078516) (31C64974)    ;(10010111111101111101001011000001) (1440424467) (-1745366335) (-6-80-8-2-13-3-15)   ;(01110001010010000100101010111111) (-320405667) (1900563135) (71484ABF)   ;(11111111011110110111000010110000) (-41107520) (-8687440) (-8-4-8-15-50)   ;(01111000110001000100100011010000) (618593376) (2026129616) (78C448D0)   ;(00001110100001111101101111111110) (1641755776) (243784702) (E87DBFE)   ;(01011101010111000101101101011110) (1379571888) (1566333790) (5D5C5B5E)   ;(01110001100001101111100000001110) (-300876928) (1904670734) (7186F80E)   ;
;656;(11111011011111101100000001001100) (-440237664) (-75579316) (-4-8-1-3-15-11-4)    ;(01001011110000001000011111101010) (-787379896) (1270908906) (4BC087EA)   ;(10010111111001001110101111000000) (1435838844) (-1746605120) (-6-8-1-11-1-4-40)   ;(10101001110000000100100110111111) (-470249453) (-1447016001) (-5-6-3-15-11-6-4-1)   ;(11111011100001111100111100000100) (-436030374) (-74985724) (-4-7-8-30-15-12)   ;(10000011110000011000011111111111) (-975023057) (-2084468737) (-7-12-3-14-7-80-1)   ;(10010111111001001110101111000000) (1435838844) (-1746605120) (-6-8-1-11-1-4-40)   ;(00000110101010110100100110111111) (652644677) (111888831) (6AB49BF)   ;
;664;(11101011110000001000011111110001) (1877293279) (-339703823) (-1-4-3-15-7-80-15)    ;(00000010101111111001011111100100) (257713744) (46110692) (2BF97E4)   ;(11111000111110101000011111001111) (-701274061) (-117798961) (-70-5-7-8-3-1)   ;(10011001010010010111000010000111) (1786943373) (-1723240313) (-6-6-11-6-8-15-7-9)   ;(11000000100001111100011000000010) (853899816) (-1064843774) (-3-15-7-8-3-9-15-14)   ;(11110001000001011010100111101100) (-1676453024) (-251287060) (-14-15-10-5-6-1-4)   ;(11111010010010111100000010000111) (-555037571) (-95698809) (-5-11-4-3-15-7-9)   ;(01001101011100001000011111100111) (-613379901) (1299220455) (4D7087E7)   ;
;672;(11001000100001111110001011111010) (1853918186) (-930618630) (-3-7-7-8-1-130-6)    ;(11011100111110100101100010100110) (-6356236) (-587573082) (-2-30-5-10-7-5-10)   ;(11000001010010100111000010000111) (934627021) (-1052086137) (-3-14-11-5-8-15-7-9)   ;(01001001101001001100100010000011) (-996339445) (1235536003) (49A4C883)   ;(10101101010010010110100110010111) (-108029503) (-1387697769) (-5-2-11-6-9-6-6-9)   ;(11000000100001111100011100000010) (853900216) (-1064843518) (-3-15-7-8-3-8-15-14)   ;(11000000000001011010110111111111) (813483591) (-1073369601) (-3-15-15-10-5-20-1)   ;(10100100110010011000011111100111) (-1167990383) (-1530296345) (-5-11-3-6-7-8-1-9)   ;
;680;(01001001011010011001011101001001) (-1015170137) (1231656777) (49699749)    ;(00000010101010010110011011000100) (252263304) (44656324) (2A966C4)   ;(11000000010010001000011111000111) (834260521) (-1068988473) (-3-15-11-7-7-8-3-9)   ;(11010100000001011010100011111111) (-1081486105) (-737826561) (-2-11-15-10-5-70-1)   ;(01001001101001001100101010000111) (-996338441) (1235536519) (49A4CA87)   ;(10101010010010010110100110010111) (-408029503) (-1438029417) (-5-5-11-6-9-6-6-9)   ;(11000000100001111100011000000010) (853899816) (-1064843774) (-3-15-7-8-3-9-15-14)   ;(11000100000001011010101011111111) (1213482191) (-1006261505) (-3-11-15-10-5-50-1)   ;
;688;(11010000011111101100000110000111) (-1445269875) (-796999289) (-2-15-8-1-3-14-7-9)    ;(10101101111011001100000010000111) (-57153923) (-1376993145) (-5-2-1-3-3-15-7-9)   ;(11000000100001111100011000000010) (853899816) (-1064843774) (-3-15-7-8-3-9-15-14)   ;(11000100000001011010110111111011) (1213483587) (-1006260741) (-3-11-15-10-5-20-5)   ;(11000001010010111100000010000111) (934897021) (-1052000121) (-3-14-11-4-3-15-7-9)   ;(11111110000000100110111001111110) (-177310602) (-33395074) (-1-15-13-9-1-8-2)   ;(11101111111110011000011111100001) (-2001474037) (-268859423) (-100-6-7-8-1-15)   ;(11111000010010000111001110000111) (-755706171) (-129469561) (-7-11-7-8-12-7-9)   ;
;696;(10000111111011001111101110001110) (-562151218) (-2014512242) (-7-8-1-30-4-7-2)    ;(01011011010111100000111000000000) (1179923352) (1532890624) (5B5E0E00)   ;(11111000000011100101110101011100) (-774321244) (-133276324) (-7-15-1-10-2-10-4)   ;(11111111010011010111000110000110) (-54507172) (-11701882) (-11-2-8-14-7-10)   ;(00011110011101010100101111010100) (-659721572) (511003604) (1E754BD4)   ;(01001001111110101100110111000010) (-970936946) (1241173442) (49FACDC2)   ;(11000100100001111101101111101000) (1253912562) (-997729304) (-3-11-7-8-2-4-1-8)   ;(00000010100110000111000010000110) (246070206) (43544710) (2987086)   ;
;704;(11000100100001111100110011000100) (1253903118) (-997733180) (-3-11-7-8-3-3-3-12)    ;(11010010110000010100100010100110) (-1222566236) (-759084890) (-2-13-3-14-11-7-5-10)   ;(01110101011110001011111111111001) (93686827) (1970847737) (7578BFF9)   ;(10000111111100011111101101001001) (-560951323) (-2014184631) (-7-80-140-4-11-7)   ;(11000101010010001101000011111111) (1334307191) (-985083649) (-3-10-11-7-2-150-1)   ;(01111011110101101100000101111000) (923089626) (2077671800) (7BD6C178)   ;(10100010011101010100101011000000) (-1395048852) (-1569371456) (-5-13-8-10-11-5-40)   ;(11000001011110110001000101001001) (948767325) (-1048899255) (-3-14-8-4-14-14-11-7)   ;
;712;(10101010101101111100101110000010) (-374548528) (-1430795390) (-5-5-4-8-3-4-7-14)    ;(11001100100001111111001100000100) (-2041039078) (-863505660) (-3-3-7-80-12-15-12)   ;(01111011111111111100001101001010) (935290568) (2080359242) (7BFFC34A)   ;(11100000110000001000001011000001) (577290819) (-524254527) (-1-15-3-15-7-13-3-15)   ;(11110100000001001010101010110111) (-1376652511) (-201020745) (-11-15-11-5-5-4-9)   ;(01001000110100001111111110000111) (-1083306041) (1221656455) (48D0FF87)   ;(11111111110000110111100011000100) (-17103474) (-3966780) (-3-12-8-7-3-12)   ;(11000001011110001100010101111011) (948299387) (-1049049733) (-3-14-8-7-3-10-8-5)   ;
;720;(01111011110000010111101111010011) (917824779) (2076277715) (7BC17BD3)    ;(01001000011001100111100011000100) (-1116009344) (1214675140) (486678C4)   ;(00000110101010001011011111000000) (652133700) (111720384) (6A8B7C0)   ;(11000010100001111111000011000010) (1053927116) (-1031278398) (-3-13-7-80-15-3-14)   ;(01001100101111111100001011001110) (-689742332) (1287635662) (4CBFC2CE)   ;(01110100010010000110011011000100) (-20387640) (1950901956) (744866C4)   ;(01011000101001101100100010001000) (904060562) (1487325320) (58A6C888)   ;(11000001000000101001110001110100) (912672978) (-1056793484) (-3-14-15-13-6-3-8-12)   ;
;728;(11000001110000101000011111111001) (972660585) (-1044215815) (-3-14-3-13-7-80-7)    ;(11000000110010000111111011000100) (874234118) (-1060602172) (-3-15-3-7-8-1-3-12)   ;(10110111110000001000110001001101) (1129811985) (-1212117939) (-4-8-3-15-7-3-11-3)   ;(10000111110001100000001110101100) (-573925180) (-2017066068) (-7-8-3-9-15-12-5-4)   ;(01001101101001001100000011001000) (-596343338) (1302642888) (4DA4C0C8)   ;(11001101110000100100110011000000) (-1922364204) (-842904384) (-3-2-3-13-11-3-40)   ;(01001001101111111001011111110101) (-989769883) (1237293045) (49BF97F5)   ;(11010001000000101001100111010000) (-1382295764) (-788358704) (-2-14-15-13-6-6-30)   ;
;736;(11000010000111101100000010000111) (1019697021) (-1038172025) (-3-13-14-1-3-15-7-9)    ;(11101010010010011111101011001101) (1739564833) (-364250419) (-1-5-11-60-5-3-3)   ;(10000110110001001000011111111111) (-674223057) (-2033940481) (-7-9-3-11-7-80-1)   ;(11000000010010100100100101110000) (834601372) (-1068873360) (-3-15-11-5-11-6-90)   ;(11000001110000101000011111101110) (972660570) (-1044215826) (-3-14-3-13-7-8-1-2)   ;(11001101110000100001111011000100) (-1922393178) (-842916156) (-3-2-3-13-14-1-3-12)   ;(11101100111010100100100111111010) (1989634290) (-320189958) (-1-3-1-5-11-60-6)   ;(01110000100001101100010010000111) (-400908737) (1887880327) (7086C487)   ;
;744;(11010000111111110100101001001001) (-1405165371) (-788575671) (-2-1500-11-5-11-7)    ;(01111000110001011100100001001000) (618893166) (2026227784) (78C5C848)   ;(01101110011110111101010011000001) (-805698643) (1853609153) (6E7BD4C1)   ;(01101110011110111011111110010111) (-805713317) (1853603735) (6E7BBF97)   ;(01110000100000001100000101001000) (-402310434) (1887486280) (7080C148)   ;(00000101100011011100000101111110) (543340576) (93176190) (58DC17E)   ;(11111111100001111111000011111111) (-36007401) (-7868161) (-7-80-150-1)   ;(01111000110001000100100011010000) (618593376) (2026129616) (78C448D0)   ;
;752;(11000101000001011001101001110010) (1313471976) (-989488526) (-3-10-15-10-6-5-8-14)    ;(11000001010010001100000010000111) (934297021) (-1052196729) (-3-14-11-7-3-15-7-9)   ;(00011110110000011000011111000111) (-634663589) (515999687) (1EC187C7)   ;(01001001111110101100110111000010) (-970936946) (1241173442) (49FACDC2)   ;(11000100100001111101110011101000) (1253913162) (-997729048) (-3-11-7-8-2-3-1-8)   ;(00000101100111000111010010000110) (547072206) (94139526) (59C7486)   ;(11000100100001111100011111111110) (1253900590) (-997734402) (-3-11-7-8-3-80-2)   ;(10110111110000000100100001100110) (1129750016) (-1212135322) (-4-8-3-15-11-7-9-10)   ;
;760;(10000111110100010000011010101000) (-571123586) (-2016344408) (-7-8-2-14-15-9-5-8)    ;(01001000111110101100110111000010) (-1070936946) (1224396226) (48FACDC2)   ;(10000000110100000111100011000000) (-1271252556) (-2133821248) (-7-15-2-15-8-7-40)   ;(10000000111101000111100011000000) (-1260252556) (-2131461952) (-7-150-11-8-7-40)   ;(10111111110001101100111011000010) (2131253172) (-1077489982) (-40-3-9-3-1-3-14)   ;(01001000011001101100010001111000) (-1115941478) (1214694520) (4866C478)   ;(00000001101010001011011111000000) (152133700) (27834304) (1A8B7C0)   ;(11111111100001111101000011111101) (-36027403) (-7876355) (-7-8-2-150-3)   ;
;768;(01111000110001010100100011010000) (618793376) (2026195152) (78C548D0)    ;(11000000011110111101001111000001) (848908515) (-1065626687) (-3-15-8-4-2-12-3-15)   ;(11000001011110001100010001111011) (948298987) (-1049049989) (-3-14-8-7-3-11-8-5)   ;(11000000100001111100001001001000) (853897922) (-1064844728) (-3-15-7-8-3-13-11-8)   ;(00100110100011101111100001001000) (348606814) (646903880) (268EF848)   ;(00100110010011000010011001001101) (328055819) (642524749) (264C264D)   ;(00001110010011110010011001001011) (1623623113) (240068171) (E4F264B)   ;(01011101010111000101101101011110) (1379571888) (1566333790) (5D5C5B5E)   ;
;776;(01001011011100010001111000001110) (-813266632) (1265704462) (4B711E0E)    ;(10101011010011010100110011000000) (-307047852) (-1420997440) (-5-4-11-2-11-3-40)   ;(10000111111010001100000000000100) (-563186830) (-2014789628) (-7-8-1-7-3-15-15-12)   ;(00011110111101111110100011000000) (-619202996) (519563456) (1EF7E8C0)   ;(11000100000000101001110101110101) (1212673379) (-1006461579) (-3-11-15-13-6-2-8-11)   ;(11000010010010101100000010000111) (1034697021) (-1035288441) (-3-13-11-5-3-15-7-9)   ;(01110010010010101100000110000111) (-219910337) (1917501831) (724AC187)   ;(10000111111011101110101101001001) (-561761323) (-2014385335) (-7-8-1-1-1-4-11-7)   ;
;784;(01111110011100001000011011000100) (1191652360) (2121303748) (7E7086C4)    ;(00000101011011101000010011000001) (533502301) (91129025) (56E84C1)   ;(01001100011100111000011111000010) (-712779946) (1282639810) (4C7387C2)   ;(10101100011100111000010111000001) (-195591429) (-1401715263) (-5-3-8-12-7-10-3-15)   ;(10000111110110001111111100000110) (-569149428) (-2015822074) (-7-8-2-700-15-10)   ;(11111110001001100100100001101110) (-166333622) (-31045522) (-1-13-9-11-7-9-2)   ;(01110001000111101000011111111001) (-334947173) (1897826297) (711E87F9)   ;(00000101011001101100010001001010) (531542112) (90621002) (566C44A)   ;
;792;(01001001011100101000011111000101) (-1012979943) (1232242629) (497287C5)    ;(00100110100001111111111011111001) (346810075) (646446841) (2687FEF9)   ;(01011011010111100000111001001111) (1179923469) (1532890703) (5B5E0E4F)   ;(00011110000011100101110101011100) (-691510762) (504257884) (1E0E5D5C)   ;(11011110010010010100110001110001) (139435679) (-565621647) (-2-1-11-6-11-3-8-15)   ;(11100010110011101100001010010001) (780730739) (-489766255) (-1-13-3-1-3-13-6-15)   ;(10010111100001010111000101001101) (1405943681) (-1752862387) (-6-8-7-10-8-14-11-3)   ;(11011101110000010000001001101101) (77390673) (-574553491) (-2-2-3-14-15-13-9-3)   ;
;800;(11001110110011101100001010000111) (-1819269275) (-825310585) (-3-1-3-1-3-13-7-9)    ;(10000010011101000100101010111111) (-1100281557) (-2106307905) (-7-13-8-11-11-5-4-1)   ;(11001110111111100100100101110010) (-1805365920) (-822195854) (-3-10-1-11-6-8-14)   ;(01001000011111100111000010000111) (-1110013441) (1216245895) (487E7087)   ;(11110010110000000000001010011000) (-1517776550) (-222297448) (-13-3-15-15-13-6-8)   ;(11010110110011101100001010000111) (-819269275) (-691092857) (-2-9-3-1-3-13-7-9)   ;(11001011010010100111000001001011) (2134626927) (-884314037) (-3-4-11-5-8-15-11-5)   ;(11000110110100001111111101001001) (1476334325) (-959381687) (-3-9-2-1500-11-7)   ;
;808;(11001011010010110111010010000111) (2134829021) (-884247417) (-3-4-11-4-8-11-7-9)    ;(11001011110100111100000110010011) (-2118069859) (-875314797) (-3-4-2-12-3-14-6-13)   ;(11000000100000111100010010000011) (852899017) (-1065106301) (-3-15-7-12-3-11-7-13)   ;(01110100011110111110001011110011) (-5689581) (1954276083) (747BE2F3)   ;(11011111111111101100000001001001) (294729629) (-536952759) (-200-1-3-15-11-7)   ;(11000001011110110111010110000111) (948829421) (-1048873593) (-3-14-8-4-8-10-7-9)   ;(10111111100101111111100011010010) (2115480192) (-1080559406) (-40-6-80-7-2-14)   ;(11001110110000100001111001001001) (-1822393371) (-826139063) (-3-1-3-13-14-1-11-7)   ;
;816;(11010101111111100100100111010110) (-905365756) (-704755242) (-2-100-1-11-6-2-10)    ;(01110100100001101100010010000111) (-908737) (1954989191) (7486C487)   ;(11000111111111101100000001001001) (1589696925) (-939605943) (-3-80-1-3-15-11-7)   ;(11000000010010011100000010000111) (834497021) (-1068908409) (-3-15-11-6-3-15-7-9)   ;(11000010100001111110011011111111) (1053920191) (-1031280897) (-3-13-7-8-1-90-1)   ;(11000000010010001111011011001101) (834330129) (-1068960051) (-3-15-11-70-9-3-3)   ;(11011110010010011100000101111000) (139530086) (-565591688) (-2-1-11-6-3-14-8-8)   ;(11111100001001101000011111011100) (-366274044) (-64583716) (-3-13-9-7-8-2-4)   ;
;824;(01101111010011001000011111110001) (-719347183) (1867286513) (6F4C87F1)    ;(01101110011010010110010001100001) (-810188803) (1852400737) (6E696461)   ;(00101110001011100010111001100111) (1318459851) (774778471) (2E2E2E67)   ;(01011011010111100000111000000000) (1179923352) (1532890624) (5B5E0E00)   ;(01001011011100010000111001011100) (-813276514) (1265700444) (4B710E5C)   ;(11001110110011101100001001001010) (-1819269370) (-825310646) (-3-1-3-1-3-13-11-6)   ;(01001001011100101000001010111111) (-1012982371) (1232241343) (497282BF)   ;(01110000100001111101110011111100) (-400694570) (1887952124) (7087DCFC)   ;
;832;(11000100000000101001110001001100) (1212672928) (-1006461876) (-3-11-15-13-6-3-11-4)    ;(11101101111001110100100110000111) (2088834125) (-303609465) (-1-2-1-8-11-6-7-9)   ;(11001110110011101100001010000111) (-1819269275) (-825310585) (-3-1-3-1-3-13-7-9)   ;(11000001011110001100000001001000) (948296922) (-1049051064) (-3-14-8-7-3-15-11-8)   ;(10000111111001101101110101001001) (-563770323) (-2014913207) (-7-8-1-9-2-2-11-7)   ;(00001110100001111111111011111011) (1641777373) (243793659) (E87FEFB)   ;(01011101010111000101101101011110) (1379571888) (1566333790) (5D5C5B5E)   ;(11000010100001101111010000001110) (1053728830) (-1031343090) (-3-13-7-90-11-15-2)   ;
;840;(11000000010011011100010011000001) (835499115) (-1068645183) (-3-15-11-2-3-11-3-15)    ;(01001000101001101100010001001100) (-1095941534) (1218888780) (48A6C44C)   ;(11001110110000100111100011000000) (-1822336204) (-826115904) (-3-1-3-13-8-7-40)   ;(11000000010010011011111111001110) (834494530) (-1068908594) (-3-15-11-6-40-3-2)   ;(11000001110000010000011010101001) (972360065) (-1044314455) (-3-14-3-14-15-9-5-7)   ;(11000100110000011100001010000111) (1272498021) (-993934713) (-3-11-3-14-3-13-7-9)   ;(11000000000000101001100001001000) (812670922) (-1073571768) (-3-15-15-13-6-7-11-8)   ;(11101000110000001000011111111000) (1577293286) (-390035464) (-1-7-3-15-7-80-8)   ;
;848;(01100110110010000001111011110111) (-1780433577) (1724391159) (66C81EF7)    ;(11000100100001111100011100000010) (1253900216) (-997734654) (-3-11-7-8-3-8-15-14)   ;(01111000110000000100100010100110) (617593302) (2025867430) (78C048A6)   ;(10100110110001001000011111000101) (-969190425) (-1497069627) (-5-9-3-11-7-8-3-11)   ;(11000100011110001100000101001000) (1248297322) (-998719160) (-3-11-8-7-3-14-11-8)   ;(11010101111001110100100101100110) (-911165936) (-706262682) (-2-10-1-8-11-6-9-10)   ;(01110000100001101100010010000111) (-400908737) (1887880327) (7086C487)   ;(11000100100001001100000101001101) (1253297329) (-997932723) (-3-11-7-11-3-14-11-3)   ;
;856;(10000000110000010100100001100110) (-1275082688) (-2134816666) (-7-15-3-14-11-7-9-10)    ;(11000010010110001010011011001000) (1038280122) (-1034377528) (-3-13-10-7-5-9-3-8)   ;(01001001101111111100111011001110) (-989736332) (1237307086) (49BFCECE)   ;(10000111110001100000001110101100) (-573925180) (-2017066068) (-7-8-3-9-15-12-5-4)   ;(11111111000001011001110101110101) (-76461213) (-16409227) (-15-10-6-2-8-11)   ;(01001100110000001000011111001000) (-687379938) (1287686088) (4CC087C8)   ;(11000011000000101001110101110101) (1112673379) (-1023238795) (-3-12-15-13-6-2-8-11)   ;(11101000110000001000011111100000) (1577293256) (-390035488) (-1-7-3-15-7-8-20)   ;
;864;(01100110110010000001111011110111) (-1780433577) (1724391159) (66C81EF7)    ;(11001100100001111100011100000010) (-2041067080) (-863516926) (-3-3-7-8-3-8-15-14)   ;(01111000110000000100100010100110) (617593302) (2025867430) (78C048A6)   ;(10100110110011001000011111000101) (-967190425) (-1496545339) (-5-9-3-3-7-8-3-11)   ;(11001100011110001100000101001000) (-2046669974) (-864501432) (-3-3-8-7-3-14-11-8)   ;(11010101111001100100100101100110) (-911365936) (-706328218) (-2-10-1-9-11-6-9-10)   ;(01110000100001101100010010000111) (-400908737) (1887880327) (7086C487)   ;(00000010100110000100100001111110) (246044176) (43534462) (298487E)   ;
;872;(01001001100001111110100011000010) (-1005719346) (1233643714) (4987E8C2)    ;(01101001100101111000000111001011) (-1296750231) (1771536843) (699781CB)   ;(00000010100110011101000001001001) (246350111) (43634761) (299D049)   ;(11000000100001111101011011000001) (853910115) (-1064839487) (-3-15-7-8-2-9-3-15)   ;(01110100010010101110110111110011) (-19884181) (1951067635) (744AEDF3)   ;(11000001100100011100101101001001) (956502325) (-1047409847) (-3-14-6-14-3-4-11-7)   ;(01110010100000011100101111010011) (-202105221) (1921108947) (7281CBD3)   ;(11000011100000011100100001111001) (1152500985) (-1014904711) (-3-12-7-14-3-7-8-7)   ;
;880;(01001001011101000101000111111111) (-1012432871) (1232359935) (497451FF)    ;(11001110110000101001000111011110) (-1822299746) (-826109474) (-3-1-3-13-6-14-2-2)   ;(10000101011100010100110111100010) (-801080092) (-2056172062) (-7-10-8-14-11-2-1-14)   ;(01111101100101111100000111000010) (1103289758) (2107097538) (7D97C1C2)   ;(11000000010010011010010111000001) (834479515) (-1068915263) (-3-15-11-6-5-10-3-15)   ;(11001001110000100101000111100000) (1972607552) (-910011936) (-3-6-3-13-10-14-20)   ;(00000010101111111001011111010100) (257713724) (46110676) (2BF97D4)   ;(10000100110000011000011111010010) (-875023112) (-2067691566) (-7-11-3-14-7-8-2-14)   ;
;888;(11000010010010111010010111000010) (1034879516) (-1035229758) (-3-13-11-4-5-10-3-14)    ;(11011011010010101101010011001001) (-160258171) (-615852855) (-2-4-11-5-2-11-3-7)   ;(11111010110010101111111101001001) (-515200267) (-87359671) (-5-3-500-11-7)   ;(10000111110110111100000110000111) (-568586227) (-2015641209) (-7-8-2-4-3-14-7-9)   ;(11000000010010011010010111001101) (834479529) (-1068915251) (-3-15-11-6-5-10-3-3)   ;(11000010100001001100000101010001) (1053297335) (-1031487151) (-3-13-7-11-3-14-10-15)   ;(01001010011011100100101110100101) (-914038003) (1248742309) (4A6E4BA5)   ;(11001010111111110100100111001011) (2089801527) (-889239093) (-3-500-11-6-3-5)   ;
;896;(11000110110000011000011111100101) (1472460559) (-960395291) (-3-9-3-14-7-8-1-11)    ;(11101001111100011100000010000111) (1691529725) (-370032505) (-1-60-14-3-15-7-9)   ;(11001011010010010111010001001010) (2134428926) (-884378550) (-3-4-11-6-8-11-11-6)   ;(11001011110100111100000110010001) (-2118069861) (-875314799) (-3-4-2-12-3-14-6-15)   ;(11000010011110010111001010000001) (1048428015) (-1032228223) (-3-13-8-6-8-13-7-15)   ;(10111111100101111101010011001001) (2115458181) (-1080568631) (-40-6-8-2-11-3-7)   ;(01110100100001111101100000000010) (-696942) (1955059714) (7487D802)   ;(11000001100100011101111001001001) (956513925) (-1047404983) (-3-14-6-14-2-1-11-7)   ;
;904;(11100010110011101100001010000100) (780730722) (-489766268) (-1-13-3-1-3-13-7-12)    ;(11000010100000110111000101001011) (1052827327) (-1031573173) (-3-13-7-12-8-14-11-5)   ;(11011101010010101101010011001001) (39741829) (-582298423) (-2-2-11-5-2-11-3-7)   ;(11110110110010011111111101001001) (-1115400267) (-154534071) (-9-3-600-11-7)   ;(01110100100001111101100010000111) (-696737) (1955059847) (7487D887)   ;(11000010100100111101111001001011) (1056913927) (-1030496693) (-3-13-6-12-2-1-11-5)   ;(11001011100000111110001011001110) (-2142049166) (-880549170) (-3-4-7-12-1-13-3-2)   ;(01010001110000000100100110100011) (12560995) (1371556259) (51C049A3)   ;
;912;(01101110011100111000010011000001) (-807748643) (1853064385) (6E7384C1)    ;(11111111010010011100101101001010) (-55432266) (-11941046) (-11-6-3-4-11-6)   ;(11000100100001111101110011001001) (1253913125) (-997729079) (-3-11-7-8-2-3-3-7)   ;(10000000110000010100100001100110) (-1275082688) (-2134816666) (-7-15-3-14-11-7-9-10)   ;(11000111010110001010011011001000) (1538280122) (-950491448) (-3-8-10-7-5-9-3-8)   ;(11000101110000000000001110101100) (1372158468) (-977271892) (-3-10-3-15-15-12-5-4)   ;(11111100000001010110111010000111) (-376510571) (-66752889) (-3-15-10-9-1-7-9)   ;(01001000011101001000011111100000) (-1112379908) (1215596512) (487487E0)   ;
;920;(11101110111101101000111011110100) (-2102270414) (-285831436) (-1-10-9-7-10-12)    ;(00011110011100110001111010000111) (-660350089) (510860935) (1E731E87)   ;(11001011010010010100101101110001) (2134402375) (-884389007) (-3-4-11-6-11-4-8-15)   ;(11001011110100111100000110010001) (-2118069861) (-875314799) (-3-4-2-12-3-14-6-15)   ;(01001010101000011100100010000001) (-897139447) (1252116609) (4AA1C881)   ;(01001000111101111101001011000001) (-1071732347) (1224200897) (48F7D2C1)   ;(10100001110010010101000000010010) (-1468044108) (-1580642286) (-5-14-3-6-10-15-14-14)   ;(11100100111010111100000001001010) (989929630) (-454311862) (-1-11-1-4-3-15-11-6)   ;
;928;(11001010010100000001001001001000) (2036167922) (-900722104) (-3-5-10-15-14-13-11-8)    ;(11111000110100101100000110000001) (-713237177) (-120405631) (-7-2-13-3-14-7-15)   ;(11000001010100000001000101001000) (936167322) (-1051717304) (-3-14-10-15-14-14-11-8)   ;(10111111100101111111100011010010) (2115480192) (-1080559406) (-40-6-80-7-2-14)   ;(01001001110000000001111001001001) (-987466537) (1237327433) (49C01E49)   ;(11000010100001111100001111110111) (1053898581) (-1031289865) (-3-13-7-8-3-120-9)   ;(11011110010010001111011011001101) (139362833) (-565643571) (-2-1-11-70-9-3-3)   ;(11010111010010011100000101111000) (-760469914) (-683032200) (-2-8-11-6-3-14-8-8)   ;
;936;(11110101001001101000011111011000) (-1266274050) (-182024232) (-10-13-9-7-8-2-8)    ;(01110001000111101000011111110001) (-334947183) (1897826289) (711E87F1)   ;(10010001110010110100100101001010) (827317678) (-1848948406) (-6-14-3-4-11-6-11-6)   ;(10000001110010111101001111000001) (-1172575133) (-2117348415) (-7-14-3-4-2-12-3-15)   ;(01001000000100011000000111001000) (-1143182938) (1209106888) (481181C8)   ;(01011000111110101100110111000010) (929063054) (1492831682) (58FACDC2)   ;(01001000110011101100111011000010) (-1083936346) (1221512898) (48CECEC2)   ;(01001001110000010111100011000000) (-987209348) (1237416128) (49C178C0)   ;
;944;(00100110100001111111011111010110) (346806430) (646445014) (2687F7D6)    ;(01001001110000000001111001001111) (-987466531) (1237327439) (49C01E4F)   ;(10000111111011011111011111000000) (-561953156) (-2014447680) (-7-8-1-20-8-40)   ;(01110001000111100100111100100110) (-335003498) (1897811750) (711E4F26)   ;(10000111110100100000001010011001) (-570925603) (-2016279911) (-7-8-2-13-15-13-6-7)   ;(01001000111000001101010011000001) (-1077331347) (1222694081) (48E0D4C1)   ;(10000000111101110101000011000000) (-1259676556) (-2131275584) (-7-150-8-10-15-40)   ;(01000000111001101111101011000000) (-2075908348) (1088879296) (40E6FAC0)   ;
;952;(01111000110001001101001111000001) (618700757) (2026165185) (78C4D3C1)    ;(11010100110000011000011111001110) (-1022506766) (-725514290) (-2-11-3-14-7-8-3-2)   ;(11010010110000010100100011011100) (-1222566148) (-759084836) (-2-13-3-14-11-7-2-4)   ;(10000000111111000111100011111101) (-1258252459) (-2130937603) (-7-150-3-8-70-3)   ;(01111000110001011111101111000000) (618924756) (2026240960) (78C5FBC0)   ;(01011110000011100100111100100110) (1455963798) (1577996070) (5E0E4F26)   ;(00001110010111010101110001011011) (1627256133) (240999515) (E5D5C5B)   ;(01001101011100011000011011110100) (-613180284) (1299285748) (4D7186F4)   ;
;960;(11000001100100011100101101001001) (956502325) (-1047409847) (-3-14-6-14-3-4-11-7)    ;(11001000100000011100101111010011) (1852502537) (-931017773) (-3-7-7-14-3-4-2-13)   ;(10100001110010100100101010100001) (-1467848889) (-1580578143) (-5-14-3-5-11-5-5-15)   ;(01001000101001101100010001111110) (-1095941472) (1218888830) (48A6C47E)   ;(10111111111111101101000111000010) (2147256572) (-1073819198) (-400-1-2-14-3-14)   ;(10111111100101110110111001111000) (2115373038) (-1080594824) (-40-6-8-9-1-8-8)   ;(01001000011001101100010001001011) (-1115941535) (1214694475) (4866C44B)   ;(01001011011100000010100001110011) (-813459485) (1265641587) (4B702873)   ;
;968;(11001100010010000001001001001100) (-2060799368) (-867691956) (-3-3-11-7-14-13-11-4)    ;(10011100011100000101100010100110) (2098727412) (-1670358874) (-6-3-8-15-10-7-5-10)   ;(10000001110010011000010011000001) (-1173024533) (-2117499711) (-7-14-3-6-7-11-3-15)   ;(10110111010010010110100110010111) (1091970497) (-1219925609) (-4-8-11-6-9-6-6-9)   ;(10000111110000100000010010101100) (-574924580) (-2017327956) (-7-8-3-13-15-11-5-4)   ;(10010111011011100100110011000000) (1398119444) (-1754379072) (-6-8-9-1-11-3-40)   ;(01100110110010000100101010111111) (-1780405667) (1724402367) (66C84ABF)   ;(11111111001100010111001001001001) (-63506667) (-13536695) (-12-14-8-13-11-7)   ;
;976;(10011001011001101100010010111001) (1796215437) (-1721318215) (-6-6-9-9-3-11-4-7)    ;(00110000011100100100100001110100) (1739476868) (812796020) (30724874)   ;(01110001010010000100101001110000) (-320405784) (1900563056) (71484A70)   ;(11000010110100101100001010110000) (1076698072) (-1026374992) (-3-13-2-13-3-13-50)   ;(11111111111000011100000001011000) (-7437650) (-1982376) (-1-14-3-15-10-8)   ;(11010100010010011100000010000111) (-1060470275) (-733364089) (-2-11-11-6-3-15-7-9)   ;(01001001011101011000011111100000) (-1012179908) (1232439264) (497587E0)   ;(10000111111101001111001111000000) (-560155156) (-2013989952) (-7-80-110-12-40)   ;
;984;(11101110111100101000111011110100) (-2103270414) (-286093580) (-1-10-13-7-10-12)    ;(00011110011100110001111010000111) (-660350089) (510860935) (1E731E87)   ;(11111110010010010100101101110001) (-155532217) (-28750991) (-1-11-6-11-4-8-15)   ;(01001001011100111000011111001000) (-1012779938) (1232308168) (497387C8)   ;(11110010100001111100001111111110) (-1536036002) (-225983490) (-13-7-8-3-120-2)   ;(01110011000111101000011111100001) (-134947203) (1931380705) (731E87E1)   ;(11000110010010110111000100011110) (1434827250) (-968134370) (-3-9-11-4-8-14-14-2)   ;(11011011000000100100101010100011) (-182365239) (-620606813) (-2-4-15-13-11-5-5-13)   ;
;992;(00000010100010101100000110000111) (242540607) (42647943) (28AC187)    ;(00000010100010101000011111010110) (242503726) (42633174) (28A87D6)   ;(10001010100001111101101011000001) (-93571533) (-1970808127) (-7-5-7-8-2-5-3-15)   ;(10000111111111001100000000000010) (-558186832) (-2013478910) (-7-80-3-3-15-15-14)   ;(11100001110000000000001010001010) (677190730) (-507510134) (-1-14-3-15-15-13-7-6)   ;(11001011000000101000101010000111) (2112662021) (-889025913) (-3-4-15-13-7-5-7-9)   ;(10000111110110111100000110000111) (-568586227) (-2015641209) (-7-8-2-4-3-14-7-9)   ;(11000101111111000100100111000111) (1389201521) (-973321785) (-3-100-3-11-6-3-9)   ;
;1000;(10000111110111101100000110000111) (-567786227) (-2015444601) (-7-8-2-1-3-14-7-9)    ;(10111111110011101100111011000010) (2133253172) (-1076965694) (-40-3-1-3-1-3-14)   ;(10000111110010111100000100000010) (-572586432) (-2016689918) (-7-8-3-4-3-14-15-14)   ;(11000010100010001100000101001000) (1054297322) (-1031225016) (-3-13-7-7-3-14-11-8)   ;(11000001010110001101001011001110) (938308130) (-1051143474) (-3-14-10-7-2-13-3-2)   ;(11001110110000101000011111000001) (-1822306781) (-826112063) (-3-1-3-13-7-8-3-15)   ;(11000000000000101011111111010010) (812694536) (-1073561646) (-3-15-15-13-40-2-14)   ;(11001110110000101000011111111001) (-1822306711) (-826112007) (-3-1-3-13-7-80-7)   ;
;1008;(11000001010010001011111111001110) (934294530) (-1052196914) (-3-14-11-7-40-3-2)    ;(11010010110011101100001010000000) (-1219269304) (-758201728) (-2-13-3-1-3-13-80)   ;(10000111111010111100000001011000) (-562586706) (-2014592936) (-7-8-1-4-3-15-10-8)   ;(10111111110011101100111011000010) (2133253172) (-1076965694) (-40-3-1-3-1-3-14)   ;(11000010100010011100011001001001) (1054499925) (-1031158199) (-3-13-7-6-3-9-11-7)   ;(11000000010110011101001011001110) (838508130) (-1067855154) (-3-15-10-6-2-13-3-2)   ;(11011010000000111010100110110111) (-282085815) (-637294153) (-2-5-15-12-5-6-4-9)   ;(11001110110011101100001010000111) (-1819269275) (-825310585) (-3-1-3-1-3-13-7-9)   ;
;1016;(11010010011110001100000001001000) (-1246670374) (-763838392) (-2-13-8-7-3-15-11-8)    ;(11010010110011101100001010000111) (-1219269275) (-758201721) (-2-13-3-1-3-13-7-9)   ;(10000111110010110000001010111111) (-572725557) (-2016738625) (-7-8-3-4-15-13-4-1)   ;(10111111110011101100111011000010) (2133253172) (-1076965694) (-40-3-1-3-1-3-14)   ;(11000010100000001100011001001000) (1052299922) (-1031748024) (-3-13-7-15-3-9-11-8)   ;(11000000010110001101001011001110) (838308130) (-1067920690) (-3-15-10-7-2-13-3-2)   ;(10000111111111101101000101001001) (-557776323) (-2013343415) (-7-80-1-2-14-11-7)   ;(11110001110000000100100101110011) (-1617733215) (-239056525) (-14-3-15-11-6-8-13)   ;
;1024;(11010010111100001000011111010010) (-1208706760) (-755988526) (-2-130-15-7-8-2-14)    ;(01011011010111100000111010000111) (1179923559) (1532890759) (5B5E0E87)   ;(11111111000011100101110101011100) (-74321244) (-15835812) (-15-1-10-2-10-4)   ;(10100110110111001000011011010000) (-963190812) (-1495497008) (-5-9-2-3-7-9-30)   ;(01001000101001101100100001011001) (-1095939517) (1218889817) (48A6C859)   ;(10000000110001000111100011000000) (-1274252556) (-2134607680) (-7-15-3-11-8-7-40)   ;(01111000011001101100010011000001) (589091357) (2020000961) (7866C4C1)   ;(01111000110000011000000011000100) (617849360) (2025947332) (78C180C4)   ;
;1032;(01111000110000011000000011000100) (617849360) (2025947332) (78C180C4)    ;(01001000110100101100111011000010) (-1082936346) (1221775042) (48D2CEC2)   ;(11001101110000100111100011000001) (-1922336181) (-842893119) (-3-2-3-13-8-7-3-15)   ;(11011110010010001011111111110110) (139327284) (-565657610) (-2-1-11-7-400-10)   ;(10000111110010110000010110101000) (-572724186) (-2016737880) (-7-8-3-4-15-10-5-8)   ;(01110000100001111110000011110011) (-400690581) (1887953139) (7087E0F3)   ;(01011001101001101100110001001001) (1004062463) (1504103497) (59A6CC49)   ;(11100011100001111111101011001111) (858964835) (-477627697) (-1-12-7-80-5-3-1)   ;
;1040;(11010000111001001000011111101110) (-1411706726) (-790329362) (-2-15-1-11-7-8-1-2)    ;(10000111110111011110001110000111) (-567965227) (-2015501433) (-7-8-2-2-1-12-7-9)   ;(11111011110000000100110001110000) (-417731620) (-71283600) (-4-3-15-11-3-90)   ;(11111011110000010000001010101100) (-417576524) (-71236948) (-4-3-14-15-13-5-4)   ;(00000101011001101101100010000111) (531554207) (90626183) (566D887)   ;(11000001100001111110110111000001) (953923515) (-1048056383) (-3-14-7-8-1-2-3-15)   ;(11000100010010100110011011000000) (1234620092) (-1001756992) (-3-11-11-5-9-9-40)   ;(01110010011111100110101010000010) (-204985742) (1920887426) (727E6A82)   ;
;1048;(11101110110100011100000100011110) (-2113437342) (-288243426) (-1-1-2-14-3-14-14-2)    ;(01001001011001101100010001001000) (-1015941538) (1231471688) (4966C448)   ;(00100000010010101010000111001000) (-272446586) (541761992) (204AA1C8)   ;(00000101101010100111000101000001) (552470501) (95056193) (5AA7141)   ;(01010001000100001000011111111001) (-43379877) (1360037881) (511087F9)   ;(11000000110000010100101000100110) (872401860) (-1061074394) (-3-15-3-14-11-5-13-10)   ;(11111001110000000100100001100110) (-617733632) (-104839066) (-6-3-15-11-7-9-10)   ;(01001001011010100111100011100101) (-1015009303) (1231714533) (496A78E5)   ;
;1056;(01010001011101001000000111000111) (-12382941) (1366589895) (517481C7)    ;(01001001011001101100000011000001) (-1015943347) (1231470785) (4966C0C1)   ;(01010001110000011000000111001000) (12817062) (1371636168) (51C181C8)   ;(01001001011001101100000011000001) (-1015943347) (1231470785) (4966C0C1)   ;(01010001110000001000000111001001) (12617063) (1371570633) (51C081C9)   ;(01001001011001101100000011000001) (-1015943347) (1231470785) (4966C0C1)   ;(01010001110000001000000111001010) (12617064) (1371570634) (51C081CA)   ;(00011110110110000001111011000001) (-628949995) (517480129) (1ED81EC1)   ;
;1064;(10000001110010000100100101101010) (-1173282282) (-2117580438) (-7-14-3-7-11-6-9-6)    ;(11001000100001111100001011100011) (1853898157) (-930626845) (-3-7-7-8-3-13-1-13)   ;(01100110110001001100000110000110) (-1781310338) (1724170630) (66C4C186)   ;(00000001101010001100000001001000) (152140110) (27836488) (1A8C048)   ;(10100110110010001000011111000111) (-968190423) (-1496807481) (-5-9-3-7-7-8-3-9)   ;(11001110011110001100000101001000) (-1846669974) (-830947000) (-3-1-8-7-3-14-11-8)   ;(01100110110001001100000110000111) (-1781310337) (1724170631) (66C4C187)   ;(11010000100010001100000101001000) (-1440669974) (-796343992) (-2-15-7-7-3-14-11-8)   ;
;1072;(10000111110000110101100010100110) (-574672588) (-2017240922) (-7-8-3-12-10-7-5-10)    ;(11010000100001111100111011100010) (-1441063140) (-796406046) (-2-15-7-8-3-1-1-14)   ;(01111000110000100100100010100110) (617993302) (2025998502) (78C248A6)   ;(11001101000000101001110001110100) (-1982294318) (-855466892) (-3-2-15-13-6-3-8-12)   ;(01100110110010001000011111100011) (-1780347201) (1724418019) (66C887E3)   ;(01100110110010001100000101001000) (-1780310434) (1724432712) (66C8C148)   ;(11011000110011010000001110101000) (-419608834) (-657652824) (-2-7-3-2-15-12-5-8)   ;(01001000101001101101110010000111) (-1095927441) (1218894983) (48A6DC87)   ;
;1080;(10000000111010000111100011000000) (-1263252556) (-2132248384) (-7-15-1-7-8-7-40)    ;(11111100111000000111100011000000) (-307703500) (-52397888) (-3-1-15-8-7-40)   ;(11000001010011000111000010000111) (935227021) (-1051955065) (-3-14-11-3-8-15-7-9)   ;(11000010000001011010110011010000) (1013483132) (-1039815472) (-3-13-15-10-5-3-30)   ;(01100110110001001000011111011000) (-1781347214) (1724155864) (66C487D8)   ;(10000111111000001110001101111110) (-565165258) (-2015304834) (-7-8-1-15-1-12-8-2)   ;(10100110110010000100100101110000) (-968249572) (-1496823440) (-5-9-3-7-11-6-90)   ;(10000111111001011110000001011001) (-563966703) (-2014977959) (-7-8-1-10-1-15-10-7)   ;
;1088;(11101100110000000100110001110000) (1977235676) (-322941840) (-1-3-3-15-11-3-90)    ;(11101100110000010000010110101100) (1977392172) (-322894420) (-1-3-3-14-15-10-5-4)   ;(01001001011001101100100010000111) (-1015939441) (1231472775) (4966C887)   ;(11000000110000011001000111001011) (872467527) (-1061056053) (-3-15-3-14-6-14-3-5)   ;(10100001110001001000000101100110) (-1469193584) (-1580957338) (-5-14-3-11-7-14-9-10)   ;(11001000010011010110101001001010) (1835421926) (-934450614) (-3-7-11-2-9-5-11-6)   ;(01100110110001000100101010100001) (-1781405703) (1724140193) (66C44AA1)   ;(11100110111110101100000001010010) (1193729640) (-419774382) (-1-90-5-3-15-10-14)   ;
;1096;(10000111110000011110000001111001) (-574966663) (-2017337223) (-7-8-3-14-1-15-8-7)    ;(00000010100111000100110001110000) (247046160) (43797616) (29C4C70)   ;(11111011110000001000011111011001) (-417674047) (-71268391) (-4-3-15-7-8-2-7)   ;(10000111110100110000001010101100) (-570725580) (-2016214356) (-7-8-2-12-15-13-5-4)   ;(11011111111111110101010101110100) (294842082) (-536914572) (-2000-10-10-8-12)   ;(01001100011100001000011111101111) (-713379891) (1282443247) (4C7087EF)   ;(10000111110001110000001010011100) (-573725600) (-2017000804) (-7-8-3-8-15-13-6-4)   ;(00000101101011001111101111000000) (553175700) (95222720) (5ACFBC0)   ;
;1104;(11000000100001111110110111111111) (853923591) (-1064833537) (-3-15-7-8-1-20-1)    ;(11000001110000100101010111100000) (972609552) (-1044228640) (-3-14-3-13-10-10-20)   ;(01111101100101111100000001010101) (1103289181) (2107097173) (7D97C055)   ;(01101110010010010110011011011000) (-820187614) (1850304216) (6E4966D8)   ;(10000111110110110000010110101001) (-568724183) (-2015689303) (-7-8-2-4-15-10-5-7)   ;(11001100010010000110011011001000) (-2060747174) (-867670328) (-3-3-11-7-9-9-3-8)   ;(11001010000001001010100001100110) (2013280960) (-905664410) (-3-5-15-11-5-7-9-10)   ;(01001000011001101100100010000111) (-1115939441) (1214695559) (4866C887)   ;
;1112;(10100110110011001000000011000001) (-967193829) (-1496547135) (-5-9-3-3-7-15-3-15)    ;(11001100100001111100100001011000) (-2041066354) (-863516584) (-3-3-7-8-3-7-10-8)   ;(10001000110000010100100001100110) (-275082688) (-2000598938) (-7-7-3-14-11-7-9-10)   ;(11111111010110001010011011010000) (-51654460) (-10967344) (-10-7-5-9-30)   ;(01110000100001111111001011011110) (-400679608) (1887957726) (7087F2DE)   ;(10101100110100001100000101001100) (-166153616) (-1395605172) (-5-3-2-15-3-14-11-4)   ;(11010100100001111100100000000101) (-1041066477) (-729298939) (-2-11-7-8-3-7-15-11)   ;(10000000110000010100100001100110) (-1275082688) (-2134816666) (-7-15-3-14-11-7-9-10)   ;
;1120;(11000001010110001010011011011000) (938280142) (-1051154728) (-3-14-10-7-5-9-2-8)    ;(11111101000000101010110011010000) (-277251460) (-50156336) (-2-15-13-5-3-30)   ;(11100000110000001000011111101000) (577293266) (-524253208) (-1-15-3-15-7-8-1-8)   ;(01100110110110000100100010100110) (-1776406698) (1725450406) (66D848A6)   ;(01001000011001101100010001111000) (-1115941478) (1214694520) (4866C478)   ;(10101000011001101110000011000000) (-598733852) (-1469652800) (-5-7-9-9-1-15-40)   ;(10000111111010111100100100000101) (-562582429) (-2014590715) (-7-8-1-4-3-6-15-11)   ;(01001000101001101110010011000000) (-1095921348) (1218897088) (48A6E4C0)   ;
;1128;(01001000011101000111100011000000) (-1112409348) (1215592640) (487478C0)    ;(01110000100010001111101111000000) (-400275244) (1888025536) (7088FBC0)   ;(00000010100110000100100001111110) (246044176) (43534462) (298487E)   ;(01001000100001111110110111001001) (-1105716937) (1216867785) (4887EDC9)   ;(01111110011100001000100011001011) (1191653369) (2121304267) (7E7088CB)   ;(11000001000000101001100001001000) (912670922) (-1056794552) (-3-14-15-13-6-7-11-8)   ;(11001001010010001000011111001101) (1934260529) (-917993523) (-3-6-11-7-7-8-3-3)   ;(01001000011111100111000010001000) (-1110013438) (1216245896) (487E7088)   ;
;1136;(11000001110001000000001010011000) (973158042) (-1044118888) (-3-14-3-11-15-13-6-8)    ;(10001000110001000100100010000111) (-274282627) (-2000402297) (-7-7-3-11-11-7-7-9)   ;(10011000010010000111111001110000) (1686750324) (-1740079504) (-6-7-11-7-8-1-90)   ;(01001000100001111100111000000010) (-1105736646) (1216859650) (4887CE02)   ;(01111110011100001000100011000001) (1191653357) (2121304257) (7E7088C1)   ;(11000011000000101001100001001000) (1112670922) (-1023240120) (-3-12-15-13-6-7-11-8)   ;(11100001110010001000011111101100) (679293272) (-506951700) (-1-14-3-7-7-8-1-4)   ;(01001000101001101101110010000111) (-1095927441) (1218894983) (48A6DC87)   ;
;1144;(11111111011110001111000011000000) (-41607500) (-8851264) (-8-70-15-40)    ;(01110000100001111111111011011100) (-400673610) (1887960796) (7087FEDC)   ;(10101100111011001100000001001100) (-157154016) (-1393770420) (-5-3-1-3-3-15-11-4)   ;(10000111110001001100000000000010) (-574186832) (-2017148926) (-7-8-3-11-3-15-15-14)   ;(01011100101001101110000011000000) (1304076652) (1554440384) (5CA6E0C0)   ;(00000010101011001110110011000000) (253166300) (44887232) (2ACECC0)   ;(11011100111111111000011111001101) (-5106767) (-587233331) (-2-300-7-8-3-3)   ;(01001100011100001000011111100111) (-713379901) (1282443239) (4C7087E7)   ;
;1152;(00000101101011001110110011000000) (553166300) (95218880) (5ACECC0)    ;(11000000100001111111001111111111) (853928591) (-1064832001) (-3-15-7-80-120-1)   ;(11000000000000101010110011101100) (812683168) (-1073566484) (-3-15-15-13-5-3-1-4)   ;(11011100111111111000011111000100) (-5106778) (-587233340) (-2-300-7-8-3-12)   ;(00011110110000001000011111010011) (-634863573) (515934163) (1EC087D3)   ;(01100110110100000001111011001010) (-1778433632) (1724915402) (66D01ECA)   ;(11000001100100011100101101001001) (956502325) (-1047409847) (-3-14-6-14-3-4-11-7)   ;(01110001010010000110011011001000) (-320387634) (1900570312) (714866C8)   ;
;1160;(01011000101001101100110010000000) (904062552) (1487326336) (58A6CC80)    ;(11000100010010000110011011001000) (1234220122) (-1001888056) (-3-11-11-7-9-9-3-8)   ;(01011000101001101101000010000000) (904066552) (1487327360) (58A6D080)   ;(01001001101111110110011011001100) (-989820334) (1237280460) (49BF66CC)   ;(10000111111101011101110011111111) (-559970457) (-2013930241) (-7-80-10-2-30-1)   ;(00011110110111100001111011000001) (-627549995) (517873345) (1EDE1EC1)   ;(01001001101111110110011011010100) (-989820324) (1237280468) (49BF66D4)   ;(10000111111010011101110011111111) (-562970457) (-2014716673) (-7-8-1-6-2-30-1)   ;
;1168;(01001001011100001000011011010000) (-1013380328) (1232111312) (497086D0)    ;(11000000100010010000100111000000) (854361492) (-1064760896) (-3-15-7-6-15-6-40)   ;(11000000010110011010011011101100) (838480168) (-1067866388) (-3-15-10-6-5-9-1-4)   ;(11000000010010000110011011101000) (834220162) (-1068996888) (-3-15-11-7-9-9-1-8)   ;(11101110110000000000011010101000) (-2117774530) (-289405272) (-1-1-3-15-15-9-5-8)   ;(01100110111010001100000010000111) (-1770310737) (1726529671) (66E8C087)   ;(00000011101010001101110101001000) (352156510) (61398344) (3A8DD48)   ;(11000100100001111110010011000000) (1253919092) (-997727040) (-3-11-7-8-1-11-40)   ;
;1176;(11000000010010011011111101100110) (834494360) (-1068908698) (-3-15-11-6-40-9-10)    ;(11000000100000010110011011101000) (852420162) (-1065261336) (-3-15-7-14-9-9-1-8)   ;(11101000110000000101000111100000) (1577240256) (-390049312) (-1-7-3-15-10-14-20)   ;(10000001110000010100100101100110) (-1175082288) (-2118039194) (-7-14-3-14-11-6-9-10)   ;(10000001101111110110011011000100) (-1177663530) (-2118162748) (-7-14-40-9-9-3-12)   ;(11000000010100011100000111000010) (836497516) (-1068383806) (-3-15-10-14-3-14-3-14)   ;(11000010010010010110011011101000) (1034420162) (-1035376920) (-3-13-11-6-9-9-1-8)   ;(10111111011001101100010010000001) (2101248071) (-1083784063) (-40-9-9-3-11-7-15)   ;
;1184;(01101110010100011100000010000001) (-818110743) (1850851457) (6E51C081)    ;(11100101111110011100000001001000) (1093529626) (-436617144) (-1-100-6-3-15-11-8)   ;(11001000010010010110111001111000) (1834423982) (-934711688) (-3-7-11-6-9-1-8-8)   ;(01010001011001101101000010000001) (-15933447) (1365692545) (5166D081)   ;(10000001110010010100100101101110) (-1173082278) (-2117514898) (-7-14-3-6-11-6-9-2)   ;(01101110010100010110011011010100) (-818187620) (1850828500) (6E5166D4)   ;(11011100100000011100101001001001) (-42465371) (-595473847) (-2-3-7-14-3-5-11-7)   ;(01100110110100000101000101100110) (-1778400398) (1724928358) (66D05166)   ;
;1192;(11010100100000001100000101001000) (-1042669974) (-729759416) (-2-11-7-15-3-14-11-8)    ;(01100110110010000101100010100110) (-1780396698) (1724405926) (66C858A6)   ;(10101000011001101100110001001000) (-598748022) (-1469658040) (-5-7-9-9-3-3-11-8)   ;(10000111110010111100000000000100) (-572586830) (-2016690172) (-7-8-3-4-3-15-15-12)   ;(11000001010010000110011011001000) (934220122) (-1052219704) (-3-14-11-7-9-9-3-8)   ;(01011000101001101100110010000000) (904062552) (1487326336) (58A6CC80)   ;(11001100100001111110000111000101) (-2041049777) (-863510075) (-3-3-7-8-1-14-3-11)   ;(10001000110000010100100001100110) (-275082688) (-2000598938) (-7-7-3-14-11-7-9-10)   ;
;1200;(11000101010110001010011011010000) (1338280132) (-984045872) (-3-10-10-7-5-9-30)    ;(11011100111111111000011111010110) (-5106756) (-587233322) (-2-300-7-8-2-10)   ;(01001001011100001000011111001110) (-1013379932) (1232111566) (497087CE)   ;(01011001101001101110110011000000) (1004082652) (1504111808) (59A6ECC0)   ;(10000111110001001101110011111111) (-574170457) (-2017141505) (-7-8-3-11-2-30-1)   ;(11100000110000000100100101110000) (577234076) (-524269200) (-1-15-3-15-11-6-90)   ;(01100110110111000101100110100110) (-1775396298) (1725716902) (66DC59A6)   ;(10101000111011001100000001001000) (-557154022) (-1460879288) (-5-7-1-3-3-15-11-8)   ;
;1208;(10000111110010101100000000000101) (-572786829) (-2016755707) (-7-8-3-5-3-15-15-11)    ;(11000000010010001010011011011100) (834280148) (-1068980516) (-3-15-11-7-5-9-2-4)   ;(11000000011110000110011011101000) (848220162) (-1065851160) (-3-15-8-7-9-9-1-8)   ;(11011000111111111000011111000100) (-405106778) (-654342204) (-2-700-7-8-3-12)   ;(01100110110010001000011111110011) (-1780347181) (1724418035) (66C887F3)   ;(11000001100100011100101101001001) (956502325) (-1047409847) (-3-14-6-14-3-4-11-7)   ;(01110001010010000110011011000000) (-320387644) (1900570304) (714866C0)   ;(01001010011111100111000010000000) (-910013448) (1249800320) (4A7E7080)   ;
;1216;(01001001011011101000001011001000) (-1013982338) (1231979208) (496E82C8)    ;(11101000110000001000000111001010) (1577290230) (-390037046) (-1-7-3-15-7-14-3-6)   ;(01100110110111000101000101100110) (-1775400398) (1725714790) (66DC5166)   ;(11000000100000011100000101001001) (852497325) (-1065238199) (-3-15-7-14-3-14-11-7)   ;(11000001100010010110011011101000) (954420162) (-1047959832) (-3-14-7-6-9-9-1-8)   ;(01110000001100000111000101001000) (-428380434) (1882222920) (70307148)   ;(01110001100010011100000101001001) (-300110433) (1904853321) (7189C149)   ;(11010001110000100111101010010111) (-1322335255) (-775783785) (-2-14-3-13-8-5-6-9)   ;
;1224;(11000000010010011011111111111110) (834494590) (-1068908546) (-3-15-11-6-400-2)    ;(10010111001010010110011011101000) (1376936514) (-1758894360) (-6-8-13-6-9-9-1-8)   ;(01110001010010000100101001101010) (-320405792) (1900563050) (71484A6A)   ;(10100110111100001100000010011000) (-956153902) (-1494171496) (-5-90-15-3-15-6-8)   ;(11000100010010010110111001011000) (1234423942) (-1001820584) (-3-11-11-6-9-1-10-8)   ;(11000000010011010110100110000001) (835421415) (-1068668543) (-3-15-11-2-9-6-7-15)   ;(11000100010010000110011011100000) (1234220152) (-1001888032) (-3-11-11-7-9-9-20)   ;(11000000000000101010100001100110) (812680960) (-1073567642) (-3-15-15-13-5-7-9-10)   ;
;1232;(10100110110001001000011111001000) (-969190422) (-1497069624) (-5-9-3-11-7-8-3-8)    ;(11000000011110001100000001001000) (848296922) (-1065828280) (-3-15-8-7-3-15-11-8)   ;(10100110110001001000011111000101) (-969190425) (-1497069627) (-5-9-3-11-7-8-3-11)   ;(11000100011110001100000101001000) (1248297322) (-998719160) (-3-11-8-7-3-14-11-8)   ;(11100000110000000001111001100110) (577206664) (-524280218) (-1-15-3-15-14-1-9-10)   ;(11111111010010010111010100011110) (-55505342) (-11963106) (-11-6-8-10-14-2)   ;(11001000100001111100111011011000) (1853904142) (-930623784) (-3-7-7-8-3-1-2-8)   ;(11000000010011000111000010000110) (835227020) (-1068732282) (-3-15-11-3-8-15-7-10)   ;
;1240;(11000001000001101010110010110111) (913683081) (-1056527177) (-3-14-15-9-5-3-4-9)    ;(10000101011101001000011111010100) (-800223110) (-2055960620) (-7-10-8-11-7-8-2-12)   ;(01110100010010011110000011000000) (-20090644) (1950998720) (7449E0C0)   ;(11000001010010110111010110001001) (934829425) (-1052019319) (-3-14-11-4-8-10-7-7)   ;(01110001010010101111011111010001) (-319877223) (1900738513) (714AF7D1)   ;(10000111111011111111010011111110) (-561554458) (-2014317314) (-7-8-100-110-2)   ;(11100100110000001000010111000010) (977292220) (-457144894) (-1-11-3-15-7-10-3-14)   ;(10000000110000010100100001100110) (-1275082688) (-2134816666) (-7-15-3-14-11-7-9-10)   ;
;1248;(01011000101001101110100011000000) (904080652) (1487333568) (58A6E8C0)    ;(01001001011001101110110011000000) (-1015917348) (1231482048) (4966ECC0)   ;(10101001011100001000000111000001) (-496193429) (-1452244543) (-5-6-8-15-7-14-3-15)   ;(10000111110010001100000000000010) (-573186832) (-2016886782) (-7-8-3-7-3-15-15-14)   ;(11000000010010001010011011000100) (834280118) (-1068980540) (-3-15-11-7-5-9-3-12)   ;(10000111110001011100000001111000) (-573986666) (-2017083272) (-7-8-3-10-3-15-8-8)   ;(11000001010010001010011011000100) (934280118) (-1052203324) (-3-14-11-7-5-9-3-12)   ;(00011110011001101100010001111000) (-663425126) (510051448) (1E66C478)   ;
;1256;(11000000010010011010010011000010) (834479116) (-1068915518) (-3-15-11-6-5-11-3-14)    ;(10001000011100010100100011100000) (-301082496) (-2005841696) (-7-7-8-14-11-7-20)   ;(01110101000111100100100101110000) (64993616) (1964919152) (751E4970)   ;(11111000110101101111111101001001) (-712200267) (-120127671) (-7-2-900-11-7)   ;(11000000100001101100100010000111) (853701021) (-1064908665) (-3-15-7-9-3-7-7-9)   ;(11111111000000011010100010110111) (-77453511) (-16668489) (-15-14-5-7-4-9)   ;(11100100110000001000011111000000) (977293196) (-457144384) (-1-11-3-15-7-8-40)   ;(11010001110000000000001001100110) (-1322809336) (-775945626) (-2-14-3-15-15-13-9-10)   ;
;1264;(11001001010010010110111010000111) (1934424021) (-917934457) (-3-6-11-6-9-1-7-9)    ;(01100110111001001100000010000001) (-1771310743) (1726267521) (66E4C081)   ;(11000000010010000110111001010001) (834223935) (-1068994991) (-3-15-11-7-9-1-10-15)   ;(11000000011110001111011011111011) (848330187) (-1065814277) (-3-15-8-70-90-5)   ;(01001001011011101000011111001100) (-1013979934) (1231980492) (496E87CC)   ;(01010001110000101000000111001001) (13017063) (1371701705) (51C281C9)   ;(11111101110000000100100001101110) (-217733622) (-37730194) (-2-3-15-11-7-9-2)   ;(01100110110010000111100011100101) (-1780376599) (1724414181) (66C878E5)   ;
;1272;(10101000011001101100110001001000) (-598748022) (-1469658040) (-5-7-9-9-3-3-11-8)    ;(10000111110010111100000000000100) (-572586830) (-2016690172) (-7-8-3-4-3-15-15-12)   ;(11000001010010000110011011001000) (934220122) (-1052219704) (-3-14-11-7-9-9-3-8)   ;(01011000101001101100110010000000) (904062552) (1487326336) (58A6CC80)   ;(11001100100001111110100111000000) (-2041045804) (-863508032) (-3-3-7-8-1-6-40)   ;(10001000110000010100100001100110) (-275082688) (-2000598938) (-7-7-3-14-11-7-9-10)   ;(11000000010110001010011011010000) (838280132) (-1067931952) (-3-15-10-7-5-9-30)   ;(11010101111111111000011111011110) (-905106746) (-704673826) (-2-1000-7-8-2-2)   ;
;1280;(01001100011100001000011111010011) (-713379925) (1282443219) (4C7087D3)    ;(11000001100001111101010111000000) (953909492) (-1048062528) (-3-14-7-8-2-10-40)   ;(11000000000001011010110011000110) (813483120) (-1073369914) (-3-15-15-10-5-3-3-10)   ;(01100110110100001000011111001000) (-1778347234) (1724942280) (66D087C8)   ;(11010100100000001100000101001000) (-1042669974) (-729759416) (-2-11-7-15-3-14-11-8)   ;(11010100111111110101100010100110) (-1005156236) (-721463130) (-2-1100-10-7-5-10)   ;(01001100011100001000011111111011) (-713379875) (1282443259) (4C7087FB)   ;(11000001010010000110011011010100) (934220138) (-1052219692) (-3-14-11-7-9-9-2-12)   ;
;1288;(01011000101001101101100010000000) (904070552) (1487329408) (58A6D880)    ;(11000000000000101001110001110100) (812672978) (-1073570700) (-3-15-15-13-6-3-8-12)   ;(01100110110010001000011111001011) (-1780347231) (1724417995) (66C887CB)   ;(01100110110010001100000101001000) (-1780310434) (1724432712) (66C8C148)   ;(11101000111100100000010010101000) (1591591766) (-386792280) (-1-70-13-15-11-5-8)   ;(11010011110101001111111110000111) (-1117632875) (-741015673) (-2-12-2-1100-7-9)   ;(01001000011001101100100010000111) (-1115939441) (1214695559) (4866C887)   ;(11000000000000111010100011000111) (812881121) (-1073502009) (-3-15-15-12-5-7-3-9)   ;
;1296;(11001110110000101000011111100101) (-1822306737) (-826112027) (-3-1-3-13-7-8-1-11)    ;(01111000110000000100100011010010) (617593378) (2025867474) (78C048D2)   ;(11001011010010010110011011001000) (2134420122) (-884382008) (-3-4-11-6-9-9-3-8)   ;(01100110110000001100000110010001) (-1782310323) (1723908497) (66C0C191)   ;(01001010101000011100010010000001) (-897141447) (1252115585) (4AA1C481)   ;(01010010110000000100101001101010) (112561504) (1388333674) (52C04A6A)   ;(01001000011001101100100001111001) (-1115939477) (1214695545) (4866C879)   ;(10100110110011001000000011000001) (-967193829) (-1496547135) (-5-9-3-3-7-15-3-15)   ;
;1304;(00000100101010001100011101011000) (452143530) (78169944) (4A8C758)    ;(11111111100001111101101111111111) (-36022001) (-7873537) (-7-8-2-40-1)   ;(11011110111111111000111011010000) (194896836) (-553677104) (-2-100-7-1-30)   ;(01101111010011001000011111100101) (-719347199) (1867286501) (6F4C87E5)   ;(00101010001000000110010001100001) (915094845) (706765921) (2A206461)   ;(00111010000000000010000000101110) (-1389914536) (973086766) (3A00202E)   ;(01110011000111100000000000100000) (-135050904) (1931345952) (731E0020)   ;(10011011010010110111000100011110) (1987343602) (-1689554658) (-6-4-11-4-8-14-14-2)   ;
;1312;(11000010100001111100011000000010) (1053899816) (-1031289342) (-3-13-7-8-3-9-15-14)    ;(11000000010010001100111011001110) (834304130) (-1068970290) (-3-15-11-7-3-1-3-2)   ;(11000010000111101100011101111000) (1019700382) (-1038170248) (-3-13-14-1-3-8-8-8)   ;(01001001101111111100111011001110) (-989736332) (1237307086) (49BFCECE)   ;(11001011110100111100000100011110) (-2118070046) (-875314914) (-3-4-2-12-3-14-14-2)   ;(11110110110011011100001000011110) (-1114436742) (-154287586) (-9-3-2-3-13-14-2)   ;(11101000111011010100100110111111) (1590434195) (-387102273) (-1-7-1-2-11-6-4-1)   ;(11000010100001101100110010000111) (1053703021) (-1031353209) (-3-13-7-9-3-3-7-9)   ;
;1320;(01001001101111111111011011001101) (-989710333) (1237317325) (49BFF6CD)    ;(01110011100001111110011111101000) (-100687194) (1938286568) (7387E7E8)   ;(10000111110001110000001010011011) (-573725601) (-2017000805) (-7-8-3-8-15-13-6-5)   ;(01001001110010111101001111000001) (-984731947) (1238094785) (49CBD3C1)   ;(11111111100001111111001111011111) (-36006041) (-7867425) (-7-80-12-2-1)   ;(00000000100001111110000011011101) (41760335) (8904925) (87E0DD)   ;(00000000000000000000000100000000) (400) (256) (100)   ;(01000101001000001000000000000000) (-1637383648) (1159757824) (45208000)   ;
;1328;(00000000011101000110100101111000) (35064570) (7629176) (746978)    ;(01100001010000100010000010000000) (1972936552) (1631723648) (61422080)   ;(01101001000000000110101101100011) (-1342385401) (1761635171) (69006B63)   ;(10100010000000000000000000001100) (-1430294116) (-1577058292) (-5-13-15-15-15-15-15-4)   ;(00000000000000000000000000100011) (43) (35) (23)   ;(00001100011010010000000000000000) (1432200000) (208207872) (C690000)   ;(00100011110000000000000000000000) (65032704) (599785472) (23C00000)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1336;(00000000000011000110100100000000) (3064400) (813312) (C6900)    ;(00000000001000111101111000000000) (10757000) (2350592) (23DE00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000110001101001) (6151) (3177) (C69)   ;(00000000000000000010001111111100) (21774) (9212) (23FC)   ;(01101001000000000000000000000000) (-1342450944) (1761607680) (69000000)   ;(00011010000000000000000000001100) (-1094967282) (436207628) (1A00000C)   ;(00000000000000000000000000100100) (44) (36) (24)   ;
;1344;(00001100011010010000000000000000) (1432200000) (208207872) (C690000)    ;(00100100001110000000000000000000) (121032704) (607649792) (24380000)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000011000110100100000000) (3064400) (813312) (C6900)   ;(00000000001001000101011000000000) (11053000) (2381312) (245600)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000111010100110) (7246) (3750) (EA6)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1352;(01110110000000000000000000000000) (157549056) (1979711488) (76000000)    ;(00000000000000000000000000001111) (17) (15) (0F)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(11111110000111100000000000000000) (-170400000) (-31588352) (-1-14-20000)   ;(01111000110000000100100011110000) (617593416) (2025867504) (78C048F0)   ;(00001001011110010000100111001101) (1136204715) (158927309) (97909CD)   ;(00011110000111100100111100100110) (-687519850) (505302822) (1E1E4F26)   ;(01111110101111111111000011111110) (1215319432) (2126508286) (7EBFF0FE)   ;
;1360;(01001111001001100010011001001000) (-436060538) (1327900232) (4F262648)    ;(01001000111100001111111000011110) (-1073306612) (1223753246) (48F0FE1E)   ;(01001111001001100111100011000001) (-436009347) (1327921345) (4F2678C1)   ;(01001000111100001111111000011110) (-1073306612) (1223753246) (48F0FE1E)   ;(01001111001001100111100011000000) (-436009348) (1327921344) (4F2678C0)   ;(11000000010010100111000100011110) (834627250) (-1068863202) (-3-15-11-5-8-14-14-2)   ;(01001111001001100101001001010010) (-436032526) (1327911506) (4F265252)   ;(01011100010110110101111000001110) (1279173368) (1549491726) (5C5B5E0E)   ;
;1368;(10000110111101000000111001011101) (-660319699) (-2030825891) (-7-90-11-15-1-10-3)    ;(01101101100101110100110101110001) (-896804383) (1838632305) (6D974D71)   ;(01001100101001011100000101111110) (-696143072) (1285931390) (4CA5C17E)   ;(11001000010010000110110010010111) (1834223041) (-934777705) (-3-7-11-7-9-3-6-9)   ;(01001000011011100101100010100110) (-1114029402) (1215191206) (486E58A6)   ;(00000101101010000110011011000100) (552063304) (94922436) (5A866C4)   ;(01001000111111111000011111000101) (-1069779943) (1224705989) (48FF87C5)   ;(11111111100001111110011011000000) (-36014500) (-7870784) (-7-8-1-9-40)   ;
;1376;(10100101110000101000011111001010) (-1069790418) (-1513977910) (-5-10-3-13-7-8-3-6)    ;(01001011011011001001011101001001) (-814370137) (1265407817) (4B6C9749)   ;(10010111010010111010001101110001) (1387394727) (-1756650639) (-6-8-11-4-5-12-8-15)   ;(01101100100101110100101101101011) (-996805391) (1821854571) (6C974B6B)   ;(11000001010010000110111001111110) (934223990) (-1052217730) (-3-14-11-7-9-1-8-2)   ;(01011000101001101100100010000000) (904060552) (1487325312) (58A6C880)   ;(10100110110011001001100011000111) (-967179823) (-1496540985) (-5-9-3-3-6-7-3-9)   ;(01111100100101110111000001011000) (1003219186) (2090299480) (7C977058)   ;
;1384;(01110011100001111110000111111110) (-100690168) (1938285054) (7387E1FE)    ;(00100110100011101111010001001000) (348604814) (646902856) (268EF448)   ;(00100110010011000010011001001101) (328055819) (642524749) (264C264D)   ;(00001110010011110010011001001011) (1623623113) (240068171) (E4F264B)   ;(00001110010111000101101101011110) (1627055536) (240933726) (E5C5B5E)   ;(01001100011100011000011011110100) (-713180284) (1282508532) (4C7186F4)   ;(11000011010010100110011011011000) (1134620142) (-1018534184) (-3-12-11-5-9-9-2-8)   ;(10100100110000101001101011111111) (-1169778753) (-1530750209) (-5-11-3-13-6-50-1)   ;
;1392;(01001001011011001001011101001011) (-1014370135) (1231853387) (496C974B)    ;(01110010010010011010000101110011) (-220130381) (1917428083) (7249A173)   ;(01111110011011001001011101010001) (1190662577) (2121045841) (7E6C9751)   ;(10000000110000010100100001101110) (-1275082678) (-2134816658) (-7-15-3-14-11-7-9-2)   ;(11000111010110001010011011001000) (1538280122) (-950491448) (-3-8-10-7-5-9-3-8)   ;(01011000101001101100110010011000) (904062582) (1487326360) (58A6CC98)   ;(10001110111101000101010001110000) (339725324) (-1896590224) (-7-10-11-10-11-90)   ;(00011110100001111100101011111111) (-653221919) (512215807) (1E87CAFF)   ;
;1400;(10000111111010001111110100011110) (-563150398) (-2014773986) (-7-8-1-70-2-14-2)    ;(01001001010010101011111111100000) (-1024945908) (1229635552) (494ABFE0)   ;(10011001110000001110000011000000) (1824833444) (-1715412800) (-6-6-3-15-1-15-40)   ;(01110010100001111100101100000010) (-200705542) (1921501954) (7287CB02)   ;(11110100110100011100001000011110) (-1313436742) (-187579874) (-11-2-14-3-13-14-2)   ;(10000111111101111111111001001001) (-559549723) (-2013790647) (-7-80-80-1-11-7)   ;(11111101111111001000011011000100) (-200674474) (-33782076) (-20-3-7-9-3-12)   ;(11111101011111100111000010000111) (-240307571) (-42045305) (-2-8-1-8-15-7-9)   ;
;1408;(00100110001001101000011111000010) (316536406) (640059330) (262687C2)    ;(11010001110000100001111001001111) (-1322393365) (-775807409) (-2-14-3-13-14-1-11-1)   ;(11000111111111010100100111110100) (1589401578) (-939701772) (-3-80-2-11-60-12)   ;(11011111110101111100000110000111) (282930125) (-539508345) (-20-2-8-3-14-7-9)   ;(10000111110110101111110001001001) (-568750723) (-2015691703) (-7-8-2-50-3-11-7)   ;(00100110100001111111111011000010) (346810006) (646446786) (2687FEC2)   ;(00011110011100110001111001001111) (-660350179) (510860879) (1E731E4F)   ;(01001001111101001101000111000010) (-972332946) (1240781250) (49F4D1C2)   ;
;1416;(01110000100001111111100111111100) (-400676170) (1887959548) (7087F9FC)    ;(10101010101101111100000001001010) (-374554018) (-1430798262) (-5-5-4-8-3-15-11-6)   ;(10000111110011001100001000000100) (-572185830) (-2016624124) (-7-8-3-3-3-13-15-12)   ;(00000101101010101111000011000011) (552570303) (95088835) (5AAF0C3)   ;(11011011110000011000011111001001) (-122506771) (-608073783) (-2-4-3-14-7-8-3-7)   ;(01111000110000010100100011000100) (617793360) (2025932996) (78C148C4)   ;(11000011100001111110110111000001) (1153923515) (-1014501951) (-3-12-7-8-1-2-3-15)   ;(11001001000001011010101011100000) (1913482152) (-922375456) (-3-6-15-10-5-5-20)   ;
;1424;(11001000110110111100000110000111) (1878897421) (-925122169) (-3-7-2-4-3-14-7-9)    ;(11000001011110001100000101001000) (948297322) (-1049050808) (-3-14-8-7-3-14-11-8)   ;(11011011110000011000011111011110) (-122506746) (-608073762) (-2-4-3-14-7-8-2-2)   ;(11000110000000101011111111001000) (1412694522) (-972898360) (-3-9-15-13-40-3-8)   ;(10100010110000001100001010000111) (-1370152923) (-1564425593) (-5-13-3-15-3-13-7-9)   ;(01110010100001111100001001001011) (-200709831) (1921499723) (7287C24B)   ;(11000100110110111100000101001011) (1278897327) (-992231093) (-3-11-2-4-3-14-11-5)   ;(11100000110000000000001010111111) (577190795) (-524287297) (-1-15-3-15-15-13-4-1)   ;
;1432;(11000100010010010111001110000111) (1234428421) (-1001819257) (-3-11-11-6-8-12-7-9)    ;(11000001100100010010100110110111) (956381481) (-1047451209) (-3-14-6-14-13-6-4-9)   ;(01110011100000011110010011011100) (-102088610) (1937892572) (7381E4DC)   ;(11000010100110101100111101001010) (1058704326) (-1030041782) (-3-13-6-5-30-11-6)   ;(01110010010010001100000110010010) (-220310322) (1917370770) (7248C192)   ;(11111111010010100111000000110000) (-55307720) (-11898832) (-11-5-8-15-130)   ;(01101001010010000111001010111010) (-1320379672) (1766355642) (694872BA)   ;(11011011011110010111000010011000) (-146540254) (-612798312) (-2-4-8-6-8-15-6-8)   ;
;1440;(11000100010010010111001110000111) (1234428421) (-1001819257) (-3-11-11-6-8-12-7-9)    ;(11000001100100010010100110110111) (956381481) (-1047451209) (-3-14-6-14-13-6-4-9)   ;(01110011100000011110010011011100) (-102088610) (1937892572) (7381E4DC)   ;(11000010100110101100111101001010) (1058704326) (-1030041782) (-3-13-6-5-30-11-6)   ;(01110010010010001100001110010010) (-220309322) (1917371282) (7248C392)   ;(01001000010010100111000000110000) (-1125013588) (1212837936) (484A7030)   ;(01111001011100001011000001101001) (691679207) (2037428329) (7970B069)   ;(01001000110010001101101111000001) (-1085327947) (1221123009) (48C8DBC1)   ;
;1448;(11011011110000010111100011000000) (-122536204) (-608077632) (-2-4-3-14-8-7-40)    ;(01111000110000000100100011000100) (617593360) (2025867460) (78C048C4)   ;(01001001111101001101000111000010) (-972332946) (1240781250) (49F4D1C2)   ;(01110000100001111110110111111010) (-400684172) (1887956474) (7087EDFA)   ;(10101010101101111100000001001010) (-374554018) (-1430798262) (-5-5-4-8-3-15-11-6)   ;(10000111111101001111110100000011) (-560150431) (-2013987581) (-7-80-110-2-15-13)   ;(10000111110001000100100011000000) (-574282556) (-2017179456) (-7-8-3-11-11-7-40)   ;(01001100001001100100110100100110) (-736037202) (1277578534) (4C264D26)   ;
;1456;(01001111001001100100101100100110) (-436038202) (1327909670) (4F264B26)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(01001001010010100111000100011110) (-1025013212) (1229615390) (494A711E)   ;(00100110100001111100011011111101) (346776079) (646432509) (2687C6FD)   ;(01001010110000000001111001001111) (-887466531) (1254104655) (4AC01E4F)   ;(10010001110001000100100101110010) (825717728) (-1849407118) (-6-14-3-11-11-6-8-14)   ;(10000001111001001101110011000001) (-1164170533) (-2115707711) (-7-14-1-11-2-3-3-15)   ;
;1464;(10000010110000010111100111000000) (-1075052156) (-2101249600) (-7-13-3-14-8-6-40)    ;(00000100101010101011011111010000) (452533720) (78297040) (4AAB7D0)   ;(01001111001001101000011111101110) (-435979892) (1327925230) (4F2687EE)   ;(01011100010110110101111000001110) (1279173368) (1549491726) (5C5B5E0E)   ;(01001101011100010000111001011101) (-613276513) (1299254877) (4D710E5D)   ;(01110101100001111101010111111001) (99301827) (1971836409) (7587D5F9)   ;(00101010101101111100010001001010) (960774816) (716686410) (2AB7C44A)   ;(11100100110111001100000110010010) (984330140) (-455294574) (-1-11-2-3-3-14-6-14)   ;
;1472;(11001111010011000111010110000010) (-1759737880) (-817072766) (-30-11-3-8-10-7-14)    ;(01101010100101001100001010011100) (-1197309710) (1788134044) (6A94C29C)   ;(00101011011101000100101101001001) (1040078215) (729041737) (2B744B49)   ;(01001000110000101001101111000011) (-1086967945) (1220713411) (48C29BC3)   ;(01001100011100000011000001110100) (-713453484) (1282420852) (4C703074)   ;(01001000011101001011110011111111) (-1112347271) (1215610111) (4874BCFF)   ;(01111010011100001001100001110001) (791663217) (2054199409) (7A709871)   ;(01110011100001111110010111111000) (-100688174) (1938286072) (7387E5F8)   ;
;1480;(10000111110110001111111001001000) (-569149726) (-2015822264) (-7-8-2-70-1-11-8)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1496;(00000000000000000000000000000000) (0) (0) (00)    ;(01001000110100001111111100011110) (-1083306212) (1221656350) (48D0FF1E)   ;(01110001011110001110000111001000) (-306290234) (1903747528) (7178E1C8)   ;(00001000110101001111111101001000) (1065177510) (148176712) (8D4FF48)   ;(01001000011001101100010001111000) (-1115941478) (1214694520) (4866C478)   ;(01111000000010001101010011111111) (559701433) (2013844735) (7808D4FF)   ;(01110001000111100100111100100110) (-335003498) (1897811750) (711E4F26)   ;(01001001011001101100010001001010) (-1015941536) (1231471690) (4966C44A)   ;
;1504;(11111111010010010111001000011110) (-55506742) (-11963874) (-11-6-8-13-14-2)    ;(11010000111111111000011111011110) (-1405106746) (-788559906) (-2-1500-7-8-2-2)   ;(01111000111000001100000001001000) (627689166) (2027995208) (78E0C048)   ;(00011110010011110010011000100110) (-671344250) (508503590) (1E4F2626)   ;(01001011011100010001111001110011) (-813266485) (1265704563) (4B711E73)   ;(00011110010010010110011011001000) (-672703986) (508126920) (1E4966C8)   ;(11100000110000010100101001110011) (577434681) (-524203405) (-1-15-3-14-11-5-8-13)   ;(11011001111111110100100110100010) (-305165840) (-637580894) (-2-600-11-6-5-14)   ;
;1512;(10000111110001000010011010000111) (-574303627) (-2017188217) (-7-8-3-11-13-9-7-9)    ;(01001100001001100100110100100110) (-736037202) (1277578534) (4C264D26)   ;(01001111001001100100101100100110) (-436038202) (1327909670) (4F264B26)   ;(01110001000111100111001100011110) (-334979508) (1897820958) (711E731E)   ;(10110111110000100100101101001010) (1130151382) (-1212003510) (-4-8-3-13-11-4-11-6)   ;(10000111110010000000001110101011) (-573325181) (-2016934997) (-7-8-3-7-15-12-5-5)   ;(11000011010010100100100110100011) (1134601457) (-1018541661) (-3-12-11-5-11-6-5-13)   ;(10000111110001111001101011111111) (-573611457) (-2016961793) (-7-8-3-8-6-50-1)   ;
;1520;(01001010010010011010001111001110) (-925161932) (1246340046) (4A49A3CE)    ;(11001000100110101111111111000011) (1858734517) (-929366077) (-3-7-6-500-3-13)   ;(01110010000111100100100101100110) (-235006398) (1914587494) (721E4966)   ;(10000111111010101111111001001001) (-562749723) (-2014642615) (-7-8-1-50-1-11-7)   ;(10000111110101001111111100100110) (-570149388) (-2016084186) (-7-8-2-1100-13-10)   ;(01001010110101001111111100011110) (-882306212) (1255472926) (4AD4FF1E)   ;(11111111011110101111111111000011) (-41200075) (-8716349) (-8-500-3-13)   ;(11100001110000000100100011010000) (677233836) (-507492144) (-1-14-3-15-11-7-30)   ;
;1528;(11000010011110101101111001111000) (1048713982) (-1032135048) (-3-13-8-5-2-1-8-8)    ;(01111010101111111111111011010001) (815326377) (2059402961) (7ABFFED1)   ;(00101000110010000100100001001001) (767076815) (684214345) (28C84849)   ;(01001000011100010111101001110000) (-1113208488) (1215396464) (48717A70)   ;(01111010011100000010100011010000) (791573376) (2054170832) (7A7028D0)   ;(00101000110110000100100001110001) (771076865) (685262961) (28D84871)   ;(11010000111111110111101001110000) (-1405135324) (-788563344) (-2-1500-8-5-90)   ;(01111000111000001100000001001000) (627689166) (2027995208) (78E0C048)   ;
;1536;(11111111000111100100111100100110) (-70330332) (-14790874) (-14-1-110-13-10)    ;(11001001110010000100100011010000) (1974201132) (-909621040) (-3-6-3-7-11-7-30)   ;(11111111010010000111000101111000) (-55707210) (-12029576) (-11-7-8-14-8-8)   ;(00100110011110000000100011010100) (341037028) (645400788) (267808D4)   ;(01001010011100010001111001001111) (-913266531) (1248927311) (4A711E4F)   ;(11111111100001111110101101001001) (-36012267) (-7869623) (-7-8-1-4-11-7)   ;(01111000110010000100100011010000) (619593376) (2026391760) (78C848D0)   ;(01110011000111100100111100100110) (-135003498) (1931366182) (731E4F26)   ;
;1544;(11000010010010110111000100011110) (1034827250) (-1035243234) (-3-13-11-4-8-14-14-2)    ;(00000010101111111100111011010010) (257747322) (46124754) (2BFCED2)   ;(11101011110000101000011111000011) (1877693221) (-339572797) (-1-4-3-13-7-8-3-13)   ;(01001000110100001111111110000111) (-1083306041) (1221656455) (48D0FF87)   ;(01110011011110001100100111001000) (-106306234) (1937295816) (7378C9C8)   ;(10110001111000001100000001001001) (539845981) (-1310670775) (-4-14-1-15-3-15-11-7)   ;(01110001010010001101010011111111) (-320298567) (1900598527) (7148D4FF)   ;(11000010110100101100001001111000) (1076697982) (-1026375048) (-3-13-2-13-3-13-8-8)   ;
;1552;(11001000011110001100000001001000) (1848296922) (-931610552) (-3-7-8-7-3-15-11-8)    ;(10000111110001010000001001100110) (-574125688) (-2017131930) (-7-8-3-10-15-13-9-10)   ;(11000010010010011111111111000011) (1034534517) (-1035337789) (-3-13-11-600-3-13)   ;(11000010010010011100000010000111) (1034497021) (-1035353977) (-3-13-11-6-3-15-7-9)   ;(11001100010110011100101011010010) (-2056465160) (-866530606) (-3-3-10-6-3-5-2-14)   ;(10000111110001100000001001100110) (-573925688) (-2017066394) (-7-8-3-9-15-13-9-10)   ;(01001010110101011101010111000101) (-882130943) (1255527877) (4AD5D5C5)   ;(11111111110011111000011111000100) (-14074074) (-3176508) (-30-7-8-3-12)   ;
;1560;(11010010110000100100101011111111) (-1222365105) (-759018753) (-2-13-3-13-11-50-1)    ;(11010010110000100101101011001110) (-1222355166) (-759014706) (-2-13-3-13-10-5-3-2)   ;(01111000110000010100100011001110) (617793372) (2025933006) (78C148CE)   ;(01001101001001101000011111000100) (-635979944) (1294370756) (4D2687C4)   ;(01001011001001100100110000100110) (-836037602) (1260801062) (4B264C26)   ;(01011110000011100100111100100110) (1455963798) (1577996070) (5E0E4F26)   ;(00001110010111010101110001011011) (1627256133) (240999515) (E5D5C5B)   ;(11010010110000100100101001110001) (-1222365321) (-759018895) (-2-13-3-13-11-5-8-15)   ;
;1568;(01110010010011001011111111001010) (-219313232) (1917632458) (724CBFCA)    ;(10000111110010110000001010011010) (-572725602) (-2016738662) (-7-8-3-4-15-13-6-6)   ;(11000001100100011100100001001001) (956500925) (-1047410615) (-3-14-6-14-3-7-11-7)   ;(01110001010010111101010011100000) (-319698604) (1900795104) (714BD4E0)   ;(11000001100001111100010010000011) (953899017) (-1048066941) (-3-14-7-8-3-11-7-13)   ;(11000000010010111101010011100100) (834909158) (-1068772124) (-3-15-11-4-2-11-1-12)   ;(01110100010010010001001101001101) (-20239429) (1950946125) (7449134D)   ;(11000110110100101100001010011001) (1476698045) (-959266151) (-3-9-2-13-3-13-6-7)   ;
;1576;(11010100111111111011100110111111) (-1005075805) (-721438273) (-2-1100-4-6-4-1)    ;(11000001011110000111000101001000) (948227322) (-1049071288) (-3-14-8-7-8-14-11-8)   ;(11001000100001010010110010110111) (1853383081) (-930796361) (-3-7-7-10-13-3-4-9)   ;(11101000000001001010110110110111) (1518316185) (-402346569) (-1-7-15-11-5-2-4-9)   ;(11000010110100101100001010000111) (1076698021) (-1026375033) (-3-13-2-13-3-13-7-9)   ;(10000000110010000100100010111111) (-1273282557) (-2134357825) (-7-15-3-7-11-7-4-1)   ;(01011000110001101101001011000010) (914067654) (1489425090) (58C6D2C2)   ;(00011110100001111110111111111110) (-653199520) (512225278) (1E87EFFE)   ;
;1584;(01001011011100010001111001110011) (-813266485) (1265704563) (4B711E73)    ;(00000010100110100100101000010011) (246445023) (43665939) (29A4A13)   ;(01001001011100101000011111001011) (-1012979935) (1232242635) (497287CB)   ;(00010011100001111110011111111110) (-1953203520) (327673854) (1387E7FE)   ;(11110101000001011001101001001010) (-1276462666) (-184182198) (-10-15-10-6-5-11-6)   ;(10000111110110101111111010000111) (-568749627) (-2015691129) (-7-8-2-50-1-7-9)   ;(11000010110100101100001000011110) (1076697850) (-1026375138) (-3-13-2-13-3-13-14-2)   ;(11010010110000100100100110111111) (-1222365805) (-759019073) (-2-13-3-13-11-6-4-1)   ;
;1592;(10100001110000010100100011000010) (-1470049828) (-1581168446) (-5-14-3-14-11-7-3-14)    ;(10110111110000001100010001111000) (1129848038) (-1212103560) (-4-8-3-15-3-11-8-8)   ;(10000111110110110000001110101001) (-568725183) (-2015689815) (-7-8-2-4-15-12-5-7)   ;(11000010010010001101010011111111) (1034309191) (-1035414273) (-3-13-11-7-2-110-1)   ;(01111000101111111100011011010010) (615292378) (2025834194) (78BFC6D2)   ;(10111111110000101101001011000010) (2130257172) (-1077751102) (-40-3-13-2-13-3-14)   ;(11000010110100101100001001001001) (1076697925) (-1026375095) (-3-13-2-13-3-13-11-7)   ;(01111000101000011100000101001000) (607889566) (2023866696) (78A1C148)   ;
;1600;(10101001101101111100000011000100) (-474553826) (-1447575356) (-5-6-4-8-3-15-3-12)    ;(11111111100001111110010100000100) (-36015374) (-7871228) (-7-8-1-10-15-12)   ;(01111000110010000100100011010000) (619593376) (2026391760) (78C848D0)   ;(01001000110011101101001011000010) (-1083932346) (1221513922) (48CED2C2)   ;(01001111001001100111100011000000) (-436009348) (1327921344) (4F2678C0)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(01011111000000000000000000000000) (1552516352) (1593835520) (5F000000)   ;
;1608;(00000000000000000000000001011111) (137) (95) (5F)    ;(00000000000000110000001100000000) (601400) (197376) (30300)   ;(00000000000000000000001100000011) (1403) (771) (303)   ;(00010100011111110111111100010100) (-1857289872) (343899924) (147F7F14)   ;(00000000000101000111111101111111) (5077577) (1343359) (147F7F)   ;(01101011001011100010010000000000) (-1129028944) (1798185984) (6B2E2400)   ;(00000000000100100011101001101011) (4435153) (1194603) (123A6B)   ;(00011000001101100110101001001100) (-1279502182) (406219340) (18366A4C)   ;
;1616;(00000000001100100101011001101100) (14453154) (3298924) (32566C)    ;(01011001010011110111111000110000) (976193412) (1498381872) (594F7E30)   ;(01000000011010000011101001110111) (-2115448481) (1080572535) (40683A77)   ;(00000111000001000000000000000000) (701000000) (117702656) (7040000)   ;(00000000000000000000000000000011) (3) (3) (03)   ;(00111110000111000000000000000000) (-982934592) (1042022400) (3E1C0000)   ;(00000000000000000100000101100011) (40543) (16739) (4163)   ;(01100011010000010000000000000000) (-2122250944) (1665204224) (63410000)   ;
;1624;(00000000000000000001110000111110) (16076) (7230) (1C3E)    ;(00011100001111100010101000001000) (-877542286) (473836040) (1C3E2A08)   ;(00001000001010100011111000011100) (1012437034) (136986140) (82A3E1C)   ;(00111110000010000000100000000000) (-987930592) (1040713728) (3E080800)   ;(00000000000010000000100000111110) (2004076) (526398) (8083E)   ;(11100000100000000000000000000000) (554967296) (-528482304) (-1-15-800000)   ;(00000000000000000000000001100000) (140) (96) (60)   ;(00001000000010000000100000000000) (1002004000) (134744064) (8080800)   ;
;1632;(00000000000010000000100000001000) (2004010) (526344) (80808)    ;(01100000000000000000000000000000) (1852516352) (1610612736) (60000000)   ;(00000000000000000000000001100000) (140) (96) (60)   ;(00011000001100000110000001000000) (-1280907196) (405823552) (18306040)   ;(00000001000000110000011000001100) (100603014) (16975372) (103060C)   ;(01011001011111110011111000000000) (990153352) (1501511168) (597F3E00)   ;(00000000001111100111111101001101) (17477515) (4095821) (3E7F4D)   ;(01111111000001100000010000000000) (1258951056) (2131100672) (7F060400)   ;
;1640;(00000000000000000000000001111111) (177) (127) (7F)    ;(01110001011000110100001000000000) (-311809944) (1902330368) (71634200)   ;(00000000010001100100111101011001) (21447531) (4607833) (464F59)   ;(01001001011000110010001000000000) (-1016862648) (1231233536) (49632200)   ;(00000000001101100111111101001001) (15477511) (3571529) (367F49)   ;(00010011000101100001110000011000) (-1989551266) (320216088) (13161C18)   ;(00000000000100000111111101111111) (4077577) (1081215) (107F7F)   ;(01000101011001110010011100000000) (-1615860248) (1164388096) (45672700)   ;
;1648;(00000000001110010111110101000101) (16276505) (3767621) (397D45)    ;(01001011011111100011110000000000) (-810047648) (1266564096) (4B7E3C00)   ;(00000000001100000111100101001001) (14074511) (3176777) (307949)   ;(01110001000000010000000100000000) (-342250544) (1895891200) (71010100)   ;(00000000000001110000111101111001) (1607571) (462713) (70F79)   ;(01001001011111110011011000000000) (-1009850648) (1233073664) (497F3600)   ;(00000000001101100111111101001001) (15477511) (3571529) (367F49)   ;(01001001010011110000011000000000) (-1023880648) (1229915648) (494F0600)   ;
;1656;(00000000000111100011111101101001) (7437551) (1982313) (1E3F69)    ;(01100110000000000000000000000000) (-1842450944) (1711276032) (66000000)   ;(00000000000000000000000001100110) (146) (102) (66)   ;(11100110100000000000000000000000) (1154967296) (-427819008) (-1-9-800000)   ;(00000000000000000000000001100110) (146) (102) (66)   ;(00010100000010000000100000000000) (-1892963296) (336070656) (14080800)   ;(00000000001000100010001000010100) (10421024) (2236948) (222214)   ;(00010100000101000001010000000000) (-1889955296) (336860160) (14141400)   ;
;1664;(00000000000101000001010000010100) (5012024) (1315860) (141414)    ;(00010100001000100010001000000000) (-1884546296) (337781248) (14222200)   ;(00000000000010000000100000010100) (2004024) (526356) (80814)   ;(01010001000000110000001000000000) (-46882648) (1359151616) (51030200)   ;(00000000000001100000111101011001) (1407531) (397145) (60F59)   ;(01011101010000010111111100111110) (1372793828) (1564573502) (5D417F3E)   ;(00000000000111100001111101010101) (7417525) (1974101) (1E1F55)   ;(00001001011111110111111000000000) (1137677000) (159350272) (97F7E00)   ;
;1672;(00000000011111100111111100001001) (37477411) (8290057) (7E7F09)    ;(01001001011111110111111100000000) (-1009806248) (1233092352) (497F7F00)   ;(00000000001101100111111101001001) (15477511) (3571529) (367F49)   ;(01100011001111100001110000000000) (-2125034944) (1665014784) (633E1C00)   ;(00000000010000010100000101000001) (20240501) (4276545) (414141)   ;(01000001011111110111111100000000) (-2009806248) (1098874624) (417F7F00)   ;(00000000000111000011111001100011) (7037143) (1850979) (1C3E63)   ;(01001001011111110111111100000000) (-1009806248) (1233092352) (497F7F00)   ;
;1680;(00000000010000010100000101001001) (20240511) (4276553) (414149)    ;(00001001011111110111111100000000) (1137677400) (159350528) (97F7F00)   ;(00000000000000010000000100001001) (200411) (65801) (10109)   ;(01000001011111110011111000000000) (-2009846648) (1098857984) (417F3E00)   ;(00000000011110100111101101001001) (36475511) (8026953) (7A7B49)   ;(00001000011111110111111100000000) (1037677400) (142573312) (87F7F00)   ;(00000000011111110111111100001000) (37677410) (8355592) (7F7F08)   ;(01111111010000010000000000000000) (1277749056) (2134966272) (7F410000)   ;
;1688;(00000000000000000100000101111111) (40577) (16767) (417F)    ;(01000000011000000010000000000000) (-2117463648) (1080041472) (40602000)   ;(00000000001111110111111101000000) (17677500) (4161344) (3F7F40)   ;(00011100000010000111111101111111) (-892889719) (470318975) (1C087F7F)   ;(00000000010000010110001100110110) (20261466) (4285238) (416336)   ;(01000000011111110111111100000000) (-2109806248) (1082097408) (407F7F00)   ;(00000000010000000100000001000000) (20040100) (4210752) (404040)   ;(00001100000001100111111101111111) (1401477577) (201752447) (C067F7F)   ;
;1696;(00000000011111110111111100000110) (37677406) (8355590) (7F7F06)    ;(00001100000001100111111101111111) (1401477577) (201752447) (C067F7F)   ;(00000000011111110111111100011000) (37677430) (8355608) (7F7F18)   ;(01000001011111110011111000000000) (-2009846648) (1098857984) (417F3E00)   ;(00000000001111100111111101000001) (17477501) (4095809) (3E7F41)   ;(00001001011111110111111100000000) (1137677400) (159350528) (97F7F00)   ;(00000000000001100000111100001001) (1407411) (397065) (60F09)   ;(01100001010000010111111100111110) (1972793828) (1631682366) (61417F3E)   ;
;1704;(00000000010000000111111001111111) (20077177) (4226687) (407E7F)    ;(00001001011111110111111100000000) (1137677400) (159350528) (97F7F00)   ;(00000000011001100111111100011001) (31477431) (6717209) (667F19)   ;(01001101011011110010011000000000) (-613860648) (1299129856) (4D6F2600)   ;(00000000001100100111101101011001) (14475531) (3308377) (327B59)   ;(01111111000000010000000100000000) (1257749456) (2130772224) (7F010100)   ;(00000000000000010000000101111111) (200577) (65919) (1017F)   ;(01000000011111110011111100000000) (-2109846248) (1082081024) (407F3F00)   ;
;1712;(00000000001111110111111101000000) (17677500) (4161344) (3F7F40)    ;(01110000001111110000111100000000) (-424843544) (1883180800) (703F0F00)   ;(00000000000011110011111101110000) (3637560) (999280) (F3F70)   ;(00011000001100000111111101111111) (-1280889719) (405831551) (18307F7F)   ;(00000000011111110111111100110000) (37677460) (8355632) (7F7F30)   ;(00011100001101100110001101000001) (-879505795) (473326401) (1C366341)   ;(01000001011000110011011000011100) (-2016850614) (1097020956) (4163361C)   ;(01111100000001100000001100000001) (958950457) (2080768769) (7C060301)   ;
;1720;(00000001000000110000011001111100) (100603174) (16975484) (103067C)    ;(01001101010110010111000101100001) (-621213107) (1297707361) (4D597161)   ;(00000000010000010100001101000111) (20241507) (4277063) (414347)   ;(01111111011111110000000000000000) (1295149056) (2139029504) (7F7F0000)   ;(00000000000000000100000101000001) (40501) (16705) (4141)   ;(00001100000001100000001100000001) (1401401401) (201720577) (C060301)   ;(01000000011000000011000000011000) (-2117453618) (1080045592) (40603018)   ;(01000001010000010000000000000000) (-2027283648) (1094778880) (41410000)   ;
;1728;(00000000000000000111111101111111) (77577) (32639) (7F7F)    ;(00000011000001100000110000001000) (301406010) (50727944) (3060C08)   ;(00000000000010000000110000000110) (2006006) (527366) (80C06)   ;(10000000100000001000000010000000) (-1295226656) (-2139062144) (-7-15-7-15-7-15-80)   ;(00000000100000001000000010000000) (40100200) (8421504) (808080)   ;(00000011000000000000000000000000) (300000000) (50331648) (3000000)   ;(00000000000000000000010000000111) (2007) (1031) (407)   ;(01010100011101000010000000000000) (287536352) (1416896512) (54742000)   ;
;1736;(00000000011110000111110001010100) (36076124) (7896148) (787C54)    ;(01000100011111110111111100000000) (-1709806248) (1149206272) (447F7F00)   ;(00000000001110000111110001000100) (16076104) (3701828) (387C44)   ;(01000100011111000011100000000000) (-1710449648) (1148991488) (447C3800)   ;(00000000000000000100010001000100) (42104) (17476) (4444)   ;(01000100011111000011100000000000) (-1710449648) (1148991488) (447C3800)   ;(00000000011111110111111101000100) (37677504) (8355652) (7F7F44)   ;(01010100011111000011100000000000) (289550352) (1417426944) (547C3800)   ;
;1744;(00000000000110000101110001010100) (6056124) (1596500) (185C54)    ;(01111111011111100000010000000000) (1294951056) (2138964992) (7F7E0400)   ;(00000000000000000000010100000101) (2405) (1285) (505)   ;(10100100101111000001100000000000) (-1173280352) (-1531176960) (-5-11-4-3-14-800)   ;(00000000011111001111110010100100) (37176244) (8191140) (7CFCA4)   ;(00000100011111110111111100000000) (437677400) (75464448) (47F7F00)   ;(00000000011110000111110000000100) (36076004) (7896068) (787C04)   ;(00111101000000000000000000000000) (-1089934592) (1023410176) (3D000000)   ;
;1752;(00000000000000000100000001111101) (40175) (16509) (407D)    ;(10000000100000001000000000000000) (-1295249056) (-2139062272) (-7-15-7-15-8000)   ;(00000000000000000111110111111101) (76775) (32253) (7DFD)   ;(00010000011111110111111100000000) (2037677400) (276791040) (107F7F00)   ;(00000000010001000110110000111000) (21066070) (4484152) (446C38)   ;(00111111000000000000000000000000) (-889934592) (1056964608) (3F000000)   ;(00000000000000000100000001111111) (40177) (16511) (407F)   ;(00011000000011000111110001111100) (-1291891122) (403471484) (180C7C7C)   ;
;1760;(00000000011110000111110000001100) (36076014) (7896076) (787C0C)    ;(00000100011111000111110000000000) (437076000) (75267072) (47C7C00)   ;(00000000011110000111110000000100) (36076004) (7896068) (787C04)   ;(01000100011111000011100000000000) (-1710449648) (1148991488) (447C3800)   ;(00000000001110000111110001000100) (16076104) (3701828) (387C44)   ;(00100100111111001111110000000000) (182208704) (620559360) (24FCFC00)   ;(00000000000110000011110000100100) (6036044) (1588260) (183C24)   ;(00100100001111000001100000000000) (122046704) (607918080) (243C1800)   ;
;1768;(00000000111111001111110000100100) (77176044) (16579620) (FCFC24)    ;(00000100011111000111110000000000) (437076000) (75267072) (47C7C00)   ;(00000000000010000000110000000100) (2006004) (527364) (80C04)   ;(01010100010111000100100000000000) (279560352) (1415333888) (545C4800)   ;(00000000001000000111010001010100) (10072124) (2126932) (207454)   ;(01111111001111110000010000000000) (1275151056) (2134836224) (7F3F0400)   ;(00000000000000000100010001000100) (42104) (17476) (4444)   ;(01000000011111000011110000000000) (-2110447648) (1081883648) (407C3C00)   ;
;1776;(00000000011111000111110001000000) (37076100) (8158272) (7C7C40)    ;(01100000001111000001110000000000) (1869532352) (1614552064) (603C1C00)   ;(00000000000111000011110001100000) (7036140) (1850464) (1C3C60)   ;(00110000011000000111110000111100) (1735108778) (811629628) (30607C3C)   ;(00000000001111000111110001100000) (17076140) (3964000) (3C7C60)   ;(00010000001110000110110001000100) (2016066104) (272133188) (10386C44)   ;(00000000010001000110110000111000) (21066070) (4484152) (446C38)   ;(11100000101111000001110000000000) (574205296) (-524542976) (-1-15-4-3-14-400)   ;
;1784;(00000000000111000011110001100000) (7036140) (1850464) (1C3C60)    ;(01110100011001000100010000000000) (-11408944) (1952728064) (74644400)   ;(00000000010001000100110001011100) (21046134) (4475996) (444C5C)   ;(00111110000010000000100000000000) (-987930592) (1040713728) (3E080800)   ;(00000000010000010100000101110111) (20240567) (4276599) (414177)   ;(01111111000000000000000000000000) (1257549056) (2130706432) (7F000000)   ;(00000000000000000000000001111111) (177) (127) (7F)   ;(01110111010000010100000100000000) (277789456) (2000765184) (77414100)   ;
;1792;(00000000000010000000100000111110) (2004076) (526398) (8083E)    ;(00000011000000010000000100000010) (300200402) (50397442) (3010102)   ;(00000000000000010000001000000010) (201002) (66050) (10202)   ;(01111111011111110111111101111111) (1295226633) (2139062143) (7F7F7F7F)   ;(00000000011111110111111101111111) (37677577) (8355711) (7F7F7F)   ;(00011100000111000000100000001000) (-887963286) (471599112) (1C1C0808)   ;(01111111011111110011111000111110) (1295186132) (2139045438) (7F7F3E3E)   ;(00111110001111100111111101111111) (-972457015) (1044283263) (3E3E7F7F)   ;
;1800;(00001000000010000001110000011100) (1002016034) (134749212) (8081C1C)    ;(01111100000110000001000000000000) (963559056) (2081951744) (7C181000)   ;(00000000000100000001100001111100) (4014174) (1054844) (10187C)   ;(01111100001100000001000000000000) (971559056) (2083524608) (7C301000)   ;(00000000000100000011000001111100) (4030174) (1060988) (10307C)   ;(01100000011000000011000000010000) (1882546372) (1616916496) (60603010)   ;(00000000000001100001111001111000) (1417170) (401016) (61E78)   ;(00011000001111000110011001000010) (-1277904194) (406611522) (183C6642)   ;
;1808;(00000000010000100110011000111100) (20463074) (4351548) (42663C)    ;(11000010011010100011100001111000) (1044590982) (-1033226120) (-3-13-9-5-12-7-8-8)   ;(00000000001110000110110011000110) (16066306) (3697862) (386CC6)   ;(01100000000000000000000001100000) (1852516492) (1610612832) (60000060)   ;(00000000011000000000000000000000) (30000000) (6291456) (600000)   ;(01011100010110110101111000001110) (1279173368) (1549491726) (5C5B5E0E)   ;(01110001000111100000111001011101) (-335043809) (1897795165) (711E0E5D)   ;(11011111110100101100001001001100) (281730632) (-539835828) (-20-2-13-3-13-11-4)   ;
;1816;(01001011110000000100110110111111) (-787436971) (1270894015) (4BC04DBF)    ;(10101011011101000001111011000000) (-295276852) (-1418453312) (-5-4-8-11-14-1-40)   ;(11000100100001111100011100000010) (1253900216) (-997734654) (-3-11-7-8-3-8-15-14)   ;(01111000110000000100100010100110) (617593302) (2025867430) (78C048A6)   ;(10100110110001001000011111000101) (-969190425) (-1497069627) (-5-9-3-11-7-8-3-11)   ;(11000100011110001100000101001000) (1248297322) (-998719160) (-3-11-8-7-3-14-11-8)   ;(01001001011100110001111001100110) (-1012866502) (1232281190) (49731E66)   ;(11001000100001111101111111101110) (1853914570) (-930619410) (-3-7-7-8-20-1-2)   ;
;1824;(01001001111000001100000010000110) (-977343442) (1239466118) (49E0C086)    ;(11000100100001111110111111101111) (1253924571) (-997724177) (-3-11-7-8-10-1-1)   ;(01001001011010100100101010100101) (-1015038403) (1231702693) (496A4AA5)   ;(11110001100001111111000011110000) (-1636007420) (-242749200) (-14-7-80-15-10)   ;(10000101110010111000011111000110) (-772623128) (-2050259002) (-7-10-3-4-7-8-3-10)   ;(10110111110010001000001111000001) (1131807571) (-1211595839) (-4-8-3-7-7-12-3-15)   ;(11000111111111110000010010101011) (1589759067) (-939588437) (-3-800-15-11-5-5)   ;(01001101001001100010011010000111) (-636060441) (1294345863) (4D262687)   ;
;1832;(01001011001001100100110000100110) (-836037602) (1260801062) (4B264C26)    ;(01110001000111100100111100100110) (-335003498) (1897811750) (711E4F26)   ;(11100011110100101100001001001010) (881730630) (-472726966) (-1-12-2-13-3-13-11-6)   ;(11100011110100101100001001011010) (881730650) (-472726950) (-1-12-2-13-3-13-10-6)   ;(01001001011110001100011101001000) (-1011340138) (1232652104) (4978C748)   ;(00100110100001111101110111111110) (346789480) (646438398) (2687DDFE)   ;(00011110011100110001111001001111) (-660350179) (510860879) (1E731E4F)   ;(10110111110000000100101001110001) (1129751031) (-1212134799) (-4-8-3-15-11-5-8-15)   ;
;1840;(10000111110100110000001110101010) (-570725182) (-2016214102) (-7-8-2-12-15-12-5-6)    ;(10111111111001101111111111000001) (2141283571) (-1075380287) (-40-1-900-3-15)   ;(11000001100001111100010000000101) (953898819) (-1048067067) (-3-14-7-8-3-11-15-11)   ;(11000000100001111100001001001011) (853897927) (-1064844725) (-3-15-7-8-3-13-11-5)   ;(11101010111111111100000101001011) (1794930031) (-352337589) (-1-500-3-14-11-5)   ;(11000001100001111100010001011011) (953898947) (-1048066981) (-3-14-7-8-3-11-10-5)   ;(11000001010110101110101011111111) (938722191) (-1051006209) (-3-14-10-5-1-50-1)   ;(01001010101111111110011011111111) (-889720271) (1254090495) (4ABFE6FF)   ;
;1848;(11000000110000011001101011000001) (872472115) (-1061053759) (-3-15-3-14-6-5-3-15)    ;(11101000111011000100100110100010) (1590234160) (-387167838) (-1-7-1-3-11-6-5-14)   ;(11000001010010001111110010000111) (934333021) (-1052181369) (-3-14-11-70-3-7-9)   ;(01111000101111111110011011111111) (615312433) (2025842431) (78BFE6FF)   ;(00011110100001111110111111111110) (-653199520) (512225278) (1E87EFFE)   ;(01100110110001000100101001110001) (-1781405783) (1724140145) (66C44A71)   ;(11101010010010010111001000011110) (1739460554) (-364285410) (-1-5-11-6-8-13-14-2)   ;(00100110001001101000011111101110) (316536460) (640059374) (262687EE)   ;
;1856;(01001010011100010001111001001111) (-913266531) (1248927311) (4A711E4F)    ;(11000011010010001101010011111111) (1134309191) (-1018637057) (-3-12-11-7-2-110-1)   ;(11010000111111110111100011111111) (-1405136105) (-788563713) (-2-1500-8-70-1)   ;(01111000111000011100000001001000) (627889166) (2028060744) (78E1C048)   ;(11000001010010001101010011111111) (934309191) (-1052191489) (-3-14-11-7-2-110-1)   ;(11000100010010010111001001111000) (1234427982) (-1001819528) (-3-11-11-6-8-13-8-8)   ;(11111111011110000111000100110001) (-41707317) (-8883919) (-8-7-8-14-12-15)   ;(11100000110000000100100011010000) (577233836) (-524269360) (-1-15-3-15-11-7-30)   ;
;1864;(00011110010011110010011001111000) (-671344126) (508503672) (1E4F2678)    ;(10111111111001101111111111000001) (2141283571) (-1075380287) (-40-1-900-3-15)   ;(10000111111000001110011001001001) (-565163723) (-2015304119) (-7-8-1-15-1-9-11-7)   ;(01001000110101111101001011000010) (-1081732346) (1222103746) (48D7D2C2)   ;(11000010011110001011111111101000) (1048294562) (-1032273944) (-3-13-8-7-40-1-8)   ;(11101100010010001101001111010010) (1939341240) (-330771502) (-1-3-11-7-2-12-2-14)   ;(11010010110000100111100010111111) (-1222336205) (-759007041) (-2-13-3-13-8-7-4-1)   ;(01001001010010101011111111010111) (-1024945921) (1229635543) (494ABFD7)   ;
;1872;(11001000100110011111111111000011) (1858534517) (-929431613) (-3-7-6-600-3-13)    ;(01001000011100100010101010110111) (-1113058381) (1215441591) (48722AB7)   ;(11010010110000101011000001110001) (-1222280321) (-758992783) (-2-13-3-13-4-15-8-15)   ;(01001111001001100101100011011111) (-436029311) (1327913183) (4F2658DF)   ;(01011100010110110101111000001110) (1279173368) (1549491726) (5C5B5E0E)   ;(01001011011100010000111001011101) (-813276513) (1265700445) (4B710E5D)   ;(11000010100001111100100011111111) (1053901191) (-1031288577) (-3-13-7-8-3-70-1)   ;(11000000010010001101001011010010) (834308136) (-1068969262) (-3-15-11-7-2-13-2-14)   ;
;1880;(11100110010010010111001101010000) (1139461036) (-431393968) (-1-9-11-6-8-12-110)    ;(01001001011100001000011111000110) (-1013379942) (1232111558) (497087C6)   ;(11001011100111001100001001001100) (-2135669368) (-878919092) (-3-4-6-3-3-13-11-4)   ;(11111101110010010100100111101110) (-215533022) (-37139986) (-2-3-6-11-6-1-2)   ;(01001101010010010111000010000111) (-625213441) (1296658567) (4D497087)   ;(10010111110100101101001011000010) (1429224468) (-1747791166) (-6-8-2-13-2-13-3-14)   ;(11100010110000010000010110111111) (777392195) (-490666561) (-1-13-3-14-15-10-4-1)   ;(01001001011001101101000010000111) (-1015933441) (1231474823) (4966D087)   ;
;1888;(10111111110110111101001011000010) (2136457172) (-1076112702) (-40-2-4-2-13-3-14)    ;(10000111110101100000010110011001) (-569924203) (-2016016999) (-7-8-2-9-15-10-6-7)   ;(11000010010010010110011011010100) (1034420138) (-1035376940) (-3-13-11-6-9-9-2-12)   ;(10011001101111111101001111010010) (1822424888) (-1715481646) (-6-6-40-2-12-2-14)   ;(01110011100001111100101100000101) (-100705539) (1938279173) (7387CB05)   ;(10000111110101001110010101001001) (-570164323) (-2016090807) (-7-8-2-11-1-10-11-7)   ;(11000001000000101001100001110000) (912670972) (-1056794512) (-3-14-15-13-6-7-90)   ;(01001100110000011000011111000001) (-687179947) (1287751617) (4CC187C1)   ;
;1896;(01110101100001111100000011111110) (99289432) (1971831038) (7587C0FE)    ;(10000111110100101100100101001001) (-570782323) (-2016229047) (-7-8-2-13-3-6-11-7)   ;(11000110000000101001100001110000) (1412670972) (-972908432) (-3-9-15-13-6-7-90)   ;(11010010110100101100001010000111) (-1218269275) (-757939577) (-2-13-2-13-3-13-7-9)   ;(11000010010100001100000101001000) (1036297322) (-1034895032) (-3-13-10-15-3-14-11-8)   ;(10111111100101111101001011010010) (2115457192) (-1080569134) (-40-6-8-2-13-2-14)   ;(10000111111000111100000000000101) (-564586829) (-2015117307) (-7-8-1-12-3-15-15-11)   ;(10111111110110111101001011000010) (2136457172) (-1076112702) (-40-2-4-2-13-3-14)   ;
;1904;(10011001011001101101000001001001) (1796223277) (-1721315255) (-6-6-9-9-2-15-11-7)    ;(10000111110101101111111100000101) (-569749429) (-2015953147) (-7-8-2-900-15-11)   ;(10111111110100111101001011000010) (2134457172) (-1076636990) (-40-2-12-2-13-3-14)   ;(10011001011001101101010001001001) (1796225277) (-1721314231) (-6-6-9-9-2-11-11-7)   ;(10000111110010101111111100000101) (-572749429) (-2016739579) (-7-8-3-500-15-11)   ;(11010011111001000100100101110011) (-1111765919) (-740013709) (-2-12-1-11-11-6-8-13)   ;(00000101100110000111000010000111) (546070207) (93876359) (5987087)   ;(01110100100001111111111111111110) (-673168) (1955069950) (7487FFFE)   ;
;1912;(10000111111110101111101001001000) (-558751726) (-2013595064) (-7-80-50-5-11-8)    ;(01011100010110110101111000001110) (1279173368) (1549491726) (5C5B5E0E)   ;(10000110111110000000111001011101) (-659319699) (-2030563747) (-7-90-7-15-1-10-3)   ;(11101100010011000100110111000000) (1940236196) (-330543680) (-1-3-11-3-11-2-40)   ;(10100110110001000111111010111111) (-969216853) (-1497071937) (-5-9-3-11-8-1-4-1)   ;(11011111110100101100001001001000) (281730626) (-539835832) (-20-2-13-3-13-11-8)   ;(00011110110000010111100010111111) (-634693019) (515995839) (1EC178BF)   ;(01001001110001110001111011000000) (-985866348) (1237786304) (49C71EC0)   ;
;1920;(11001000100001111100110111111101) (1853903589) (-930624003) (-3-7-7-8-3-20-3)    ;(00000010100110000111000010000110) (246070206) (43544710) (2987086)   ;(01001001111111111000011111001101) (-969779933) (1241483213) (49FF87CD)   ;(11000001100001111110101011111010) (953922186) (-1048057094) (-3-14-7-8-1-50-6)   ;(11010111111000110100100111011010) (-712165750) (-672970278) (-2-8-1-12-11-6-2-6)   ;(11000010010011011100000110000111) (1035497421) (-1035091577) (-3-13-11-2-3-14-7-9)   ;(10111111100101111101001011010010) (2115457192) (-1080569134) (-40-6-8-2-13-2-14)   ;(11000001100001111100111100000010) (953904216) (-1048064254) (-3-14-7-8-30-15-14)   ;
;1928;(01001001101111111101111011111111) (-989726271) (1237311231) (49BFDEFF)    ;(11111111110000011011100111000001) (-17443077) (-4081215) (-3-14-4-6-3-15)   ;(11111011011100010101100111100010) (-443523036) (-76457502) (-4-8-14-10-6-1-14)   ;(11010010110000101000011111010011) (-1222306759) (-759003181) (-2-13-3-13-7-8-2-13)   ;(11000001010010111011111111010111) (934894541) (-1052000297) (-3-14-11-4-40-2-9)   ;(00000101101111111110011011111111) (557763377) (96462591) (5BFE6FF)   ;(11000011100001111110100111000000) (1153921492) (-1014502976) (-3-12-7-8-1-6-40)   ;(11101011111000100100100111111101) (1887634293) (-337491459) (-1-4-1-13-11-60-3)   ;
;1936;(01001001111110101100001110000111) (-970942041) (1241170823) (49FAC387)    ;(01110011100001111110010111100010) (-100688202) (1938286050) (7387E5E2)   ;(10011001111111111100001101001001) (1842414677) (-1711291575) (-6-600-3-12-11-7)   ;(01001001110000000001111001110001) (-987466487) (1237327473) (49C01E71)   ;(01110011100001111110000011111010) (-100690572) (1938284794) (7387E0FA)   ;(00101001101101111100100001001001) (860776815) (699910217) (29B7C849)   ;(01001001110000010001111001110001) (-987266487) (1237393009) (49C11E71)   ;(11001000100001111101010011111010) (1853909186) (-930622214) (-3-7-7-8-2-110-6)   ;
;1944;(10000111111101011100010110000110) (-559984228) (-2013936250) (-7-80-10-3-10-7-10)    ;(10111111110110111101001011000010) (2136457172) (-1076112702) (-40-2-4-2-13-3-14)   ;(11011101000000101001101101001011) (17705031) (-587031733) (-2-2-15-13-6-4-11-5)   ;(11100010111111111100000110000111) (794930125) (-486555257) (-1-1300-3-14-7-9)   ;(11000101110001100100100110111111) (1373601491) (-976860737) (-3-10-3-9-11-6-4-1)   ;(00000101100110000111000010000111) (546070207) (93876359) (5987087)   ;(01001011110000001000011111000100) (-787379944) (1270908868) (4BC087C4)   ;(11100000110000101000011111010010) (577693240) (-524122158) (-1-15-3-13-7-8-2-14)   ;
;1952;(10000111111010101100010101001001) (-562784323) (-2014657207) (-7-8-1-5-3-10-11-7)    ;(01011000111001101111111111000001) (924094053) (1491533761) (58E6FFC1)   ;(11111111110000011000011111000110) (-17474072) (-4094010) (-3-14-7-8-3-10)   ;(01111000110000000100100011100010) (617593398) (2025867490) (78C048E2)   ;(10011001110000100100100101110011) (1825117729) (-1715320461) (-6-6-3-13-11-6-8-13)   ;(11000011100001111100110100000101) (1153903219) (-1014510331) (-3-12-7-8-3-2-15-11)   ;(11001111111000010100100111101011) (-1712565729) (-807319061) (-30-1-14-11-6-1-5)   ;(11000010010010010111000010000111) (1034427021) (-1035374457) (-3-13-11-6-8-15-7-9)   ;
;1960;(10000111110000100000001010011001) (-574925603) (-2017328487) (-7-8-3-13-15-13-6-7)    ;(01001001011100110100110011111011) (-1012837275) (1232293115) (49734CFB)   ;(11001101000001011001100111000001) (-1981495781) (-855270975) (-3-2-15-10-6-6-3-15)   ;(01001001111101001100001110000111) (-972342041) (1240777607) (49F4C387)   ;(01110000100001111111100111100000) (-400676204) (1887959520) (7087F9E0)   ;(00000010100110011100001001001001) (246341111) (43631177) (299C249)   ;(01001100111110101000011111000010) (-670979946) (1291487170) (4CFA87C2)   ;(10011001110010000100100101110011) (1826717729) (-1714927245) (-6-6-3-7-11-6-8-13)   ;
;1968;(11000011100001111100110100000101) (1153903219) (-1014510331) (-3-12-7-8-3-2-15-11)    ;(11100011111000000100100111110101) (887234283) (-471840267) (-1-12-1-15-11-60-11)   ;(11000010010010010111000010000111) (1034427021) (-1035374457) (-3-13-11-6-8-15-7-9)   ;(10000111110101010000001010011001) (-570125603) (-2016083303) (-7-8-2-10-15-13-6-7)   ;(10111111111000111101001011000010) (2140457172) (-1075588414) (-40-1-12-2-13-3-14)   ;(01001000100001111100101000000010) (-1105738646) (1216858626) (4887CA02)   ;(11010010110000101000100011000001) (-1222306181) (-759002943) (-2-13-3-13-7-7-3-15)   ;(11000010110000000101100011100111) (1072211161) (-1027581721) (-3-13-3-15-10-7-1-9)   ;
;1976;(11000001010011001111111110000111) (935334421) (-1051918457) (-3-14-11-300-7-9)    ;(11000100010010010111001101001101) (1234428329) (-1001819315) (-3-11-11-6-8-12-11-3)   ;(10000111110011100000010110011001) (-571924203) (-2016541287) (-7-8-3-1-15-10-6-7)   ;(11111111010010011111001011000011) (-55406475) (-11930941) (-11-60-13-3-13)   ;(01110000100001111111100111011111) (-400676207) (1887959519) (7087F9DF)   ;(00000010100110011100001001001001) (246341111) (43631177) (299C249)   ;(11010010110000101000011111011100) (-1222306748) (-759003172) (-2-13-3-13-7-8-2-4)   ;(01001000011111101011111111100011) (-1109945905) (1216266211) (487EBFE3)   ;
;1984;(00000011101010001011011111000111) (352133707) (61388743) (3A8B7C7)    ;(01101110100001111100101111000000) (-800705244) (1854393280) (6E87CBC0)   ;(11000010100000001100000101001000) (1052297322) (-1031749304) (-3-13-7-15-3-14-11-8)   ;(11000000010110001110011111010010) (838320536) (-1067915310) (-3-15-10-7-1-8-2-14)   ;(01001100111111101000011111000010) (-669979946) (1291749314) (4CFE87C2)   ;(11111101110000110100110111000001) (-217131077) (-37532223) (-2-3-12-11-2-3-15)   ;(11001111110111111111111101001001) (-1715032971) (-807403703) (-30-2000-11-7)   ;(11000010010010010111000010000111) (1034427021) (-1035374457) (-3-13-11-6-8-15-7-9)   ;
;1992;(10000111110101010000001010011001) (-570125603) (-2016083303) (-7-8-2-10-15-13-6-7)    ;(10111111111000111101001011000010) (2140457172) (-1075588414) (-40-1-12-2-13-3-14)   ;(10000111110010011100000000000010) (-572986832) (-2016821246) (-7-8-3-6-3-15-15-14)   ;(01001000111000111101001011000010) (-1076732346) (1222890178) (48E3D2C2)   ;(11000010110000000111100011000000) (1072231092) (-1027573568) (-3-13-3-15-8-7-40)   ;(11000001010011001111110110000111) (935333421) (-1051918969) (-3-14-11-30-2-7-9)   ;(01001001111110101100001101001101) (-970942133) (1241170765) (49FAC34D)   ;(10000111111011001101111011111111) (-562169457) (-2014519553) (-7-8-1-3-2-10-1)   ;
;2000;(10011001110000100100100101110000) (1825117724) (-1715320464) (-6-6-3-13-11-6-90)    ;(10000111110110011100000000000010) (-568986832) (-2015772670) (-7-8-2-6-3-15-15-14)   ;(10111111111000111101001011000010) (2140457172) (-1075588414) (-40-1-12-2-13-3-14)   ;(10101000101101111100011101001000) (-574550622) (-1464350904) (-5-7-4-8-3-8-11-8)   ;(10000111110010011100000000000011) (-572986831) (-2016821245) (-7-8-3-6-3-15-15-13)   ;(01001000111000111101001011000010) (-1076732346) (1222890178) (48E3D2C2)   ;(11000010110000000111100011000111) (1072231121) (-1027573561) (-3-13-3-15-8-7-3-9)   ;(11000001010011001111110010000111) (935333021) (-1051919225) (-3-14-11-30-3-7-9)   ;
;2008;(10101100101101111100000001001101) (-174554015) (-1397243827) (-5-3-4-8-3-15-11-3)    ;(10000111110100111100000000000011) (-570586831) (-2016165885) (-7-8-2-12-3-15-15-13)   ;(11000001010010000110011011000100) (934220118) (-1052219708) (-3-14-11-7-9-9-3-12)   ;(01111110011100001000000011011000) (1191649386) (2121302232) (7E7080D8)   ;(11000000000000101011111101101110) (812694370) (-1073561746) (-3-15-15-13-40-9-2)   ;(01110100010010111000011111000101) (-19747239) (1951107013) (744B87C5)   ;(11000000000011110111001101001001) (815828325) (-1072729271) (-3-15-150-8-12-11-7)   ;(00011110111100001100001100011110) (-620825860) (519095070) (1EF0C31E)   ;
;2016;(11110111010010011101101011000001) (-1055422477) (-146154815) (-8-11-6-2-5-3-15)    ;(10000110110010001000011111001010) (-673223122) (-2033678390) (-7-9-3-7-7-8-3-6)   ;(11000000000000101001100001110000) (812670972) (-1073571728) (-3-15-15-13-6-7-90)   ;(11010010110000101000011111011000) (-1222306754) (-759003176) (-2-13-3-13-7-8-2-8)   ;(01101110011111101011111111100011) (-804913201) (1853800419) (6E7EBFE3)   ;(11000100100100011100101101001001) (1256502325) (-997078199) (-3-11-6-14-3-4-11-7)   ;(10000010011100010100101001100110) (-1101081688) (-2106504602) (-7-13-8-14-11-5-9-10)   ;(11000101110000000000001001101010) (1372157966) (-977272214) (-3-10-3-15-15-13-9-6)   ;
;2024;(01001001011011100100101110000111) (-1014038041) (1231965063) (496E4B87)    ;(10011101011101010000111101110011) (-2095086567) (-1653272717) (-6-2-8-10-150-8-13)   ;(10000111110010001100000000000010) (-573186832) (-2016886782) (-7-8-3-7-3-15-15-14)   ;(10111111111000111101001011000010) (2140457172) (-1075588414) (-40-1-12-2-13-3-14)   ;(10000111111000001111001001001001) (-565155723) (-2015301047) (-7-8-1-150-13-11-7)   ;(10111111111010101111111111000001) (2142283571) (-1075118143) (-40-1-500-3-15)   ;(10000111110111011100000000000010) (-567986832) (-2015510526) (-7-8-2-2-3-15-15-14)   ;(10000111111110101100000001001001) (-558786723) (-2013609911) (-7-80-5-3-15-11-7)   ;
;2032;(11000000000000101001100001110000) (812670972) (-1073571728) (-3-15-15-13-6-7-90)    ;(11010010110000101000011111010011) (-1222306759) (-759003181) (-2-13-3-13-7-8-2-13)   ;(11110010010010011011111111100011) (-1555440035) (-230047773) (-13-11-6-40-1-13)   ;(01001001110000001000011111000110) (-987379942) (1237354438) (49C087C6)   ;(11000001100001111110011011110011) (953920177) (-1048058125) (-3-14-7-8-1-90-13)   ;(11000000010010001110101011111111) (834322191) (-1068963073) (-3-15-11-7-1-50-1)   ;(11110011100011101111100001111000) (-1434203610) (-208734088) (-12-7-10-7-8-8)   ;(00000000000000001000011111000000) (103700) (34752) (87C0)   ;
;2040;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(01110001000111100000000000000000) (-335050944) (1897791488) (711E0000)   ;(10111111110010001111111101001010) (2131883382) (-1077346486) (-40-3-700-11-6)   ;(01001000101000010111001001001001) (-1097212537) (1218540105) (48A17249)   ;(11111111000111100100111100100110) (-70330332) (-14790874) (-14-1-110-13-10)   ;(11111110100010011011111111001000) (-135440070) (-24526904) (-1-7-6-40-3-8)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |neptuno_top|substitute_mcu:controller|controller_rom:rom|controller_rom2:rom2|altsyncram:ram_rtl_0|altsyncram_dee1:auto_generated|ALTSYNCRAM                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(11000000110000001100000011000000) (872297092) (-1061109568) (-3-15-3-15-3-15-40)    ;(11000100000000011010100111000000) (1212481492) (-1006523968) (-3-11-15-14-5-6-40)   ;(11000010010010101100000010000111) (1034697021) (-1035288441) (-3-13-11-5-3-15-7-9)   ;(01110010010010101100000110000111) (-219910337) (1917501831) (724AC187)   ;(00011110010011110010011001001000) (-671344186) (508503624) (1E4F2648)   ;(10000111111011011101011111111111) (-561973057) (-2014455809) (-7-8-1-2-2-80-1)   ;(01001000110011101100111011000010) (-1083936346) (1221512898) (48CECEC2)   ;(11001101110000100111100011000000) (-1922336204) (-842893120) (-3-2-3-13-8-7-40)   ;
;8;(01010000110000000100100011110110) (-87439282) (1354778870) (50C048F6)    ;(11010001110100011111111101001001) (-1318432971) (-774766775) (-2-14-2-1400-11-7)   ;(11010111110101001111111110000111) (-717632875) (-673906809) (-2-8-2-1100-7-9)   ;(10000111111101001111011010000111) (-560153627) (-2013989241) (-7-80-110-9-7-9)   ;(01001111001001101000011111111011) (-435979875) (1327925243) (4F2687FB)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;16;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;24;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;32;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;40;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;48;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;56;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;64;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;72;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;80;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;88;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;96;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 308               ;
; Simple Multipliers (18-bit)           ; 4           ; 1                   ; 154               ;
; Embedded Multiplier Blocks            ; 4           ; --                  ; 154               ;
; Embedded Multiplier 9-bit elements    ; 8           ; 2                   ; 308               ;
; Signed Embedded Multipliers           ; 1           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 1           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 2           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                        ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|lpm_mult:Mult0|mult_86t:auto_generated|mac_out6     ; Simple Multiplier (18-bit) ; DSPOUT_X34_Y43_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult5 ;                            ; DSPMULT_X34_Y43_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|lpm_mult:Mult0|mult_86t:auto_generated|mac_out8     ; Simple Multiplier (18-bit) ; DSPOUT_X34_Y42_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult7 ;                            ; DSPMULT_X34_Y42_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|lpm_mult:Mult0|mult_86t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X34_Y44_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult3 ;                            ; DSPMULT_X34_Y44_N0 ; Mixed               ;                                ; yes                   ; no                    ; no                ;                 ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|lpm_mult:Mult0|mult_86t:auto_generated|w589w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X34_Y46_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|lpm_mult:Mult0|mult_86t:auto_generated|mac_mult1 ;                            ; DSPMULT_X34_Y46_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 7,698 / 168,875 ( 5 % ) ;
; C16 interconnects     ; 59 / 5,236 ( 1 % )      ;
; C4 interconnects      ; 3,279 / 103,272 ( 3 % ) ;
; Direct links          ; 1,751 / 168,875 ( 1 % ) ;
; Global clocks         ; 9 / 20 ( 45 % )         ;
; Local interconnects   ; 3,875 / 55,856 ( 7 % )  ;
; R24 interconnects     ; 94 / 5,207 ( 2 % )      ;
; R4 interconnects      ; 4,079 / 141,678 ( 3 % ) ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.00) ; Number of LABs  (Total = 493) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 21                            ;
; 2                                           ; 21                            ;
; 3                                           ; 12                            ;
; 4                                           ; 5                             ;
; 5                                           ; 6                             ;
; 6                                           ; 8                             ;
; 7                                           ; 3                             ;
; 8                                           ; 12                            ;
; 9                                           ; 10                            ;
; 10                                          ; 12                            ;
; 11                                          ; 13                            ;
; 12                                          ; 12                            ;
; 13                                          ; 13                            ;
; 14                                          ; 26                            ;
; 15                                          ; 38                            ;
; 16                                          ; 281                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.05) ; Number of LABs  (Total = 493) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 174                           ;
; 1 Clock                            ; 456                           ;
; 1 Clock enable                     ; 197                           ;
; 1 Sync. clear                      ; 17                            ;
; 1 Sync. load                       ; 59                            ;
; 2 Clock enables                    ; 100                           ;
; 2 Clocks                           ; 10                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 20.65) ; Number of LABs  (Total = 493) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 5                             ;
; 2                                            ; 17                            ;
; 3                                            ; 5                             ;
; 4                                            ; 19                            ;
; 5                                            ; 5                             ;
; 6                                            ; 6                             ;
; 7                                            ; 3                             ;
; 8                                            ; 5                             ;
; 9                                            ; 5                             ;
; 10                                           ; 3                             ;
; 11                                           ; 2                             ;
; 12                                           ; 7                             ;
; 13                                           ; 7                             ;
; 14                                           ; 11                            ;
; 15                                           ; 11                            ;
; 16                                           ; 16                            ;
; 17                                           ; 18                            ;
; 18                                           ; 11                            ;
; 19                                           ; 22                            ;
; 20                                           ; 22                            ;
; 21                                           ; 16                            ;
; 22                                           ; 18                            ;
; 23                                           ; 23                            ;
; 24                                           ; 70                            ;
; 25                                           ; 24                            ;
; 26                                           ; 27                            ;
; 27                                           ; 12                            ;
; 28                                           ; 9                             ;
; 29                                           ; 17                            ;
; 30                                           ; 18                            ;
; 31                                           ; 23                            ;
; 32                                           ; 36                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.29) ; Number of LABs  (Total = 493) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 41                            ;
; 2                                               ; 28                            ;
; 3                                               ; 21                            ;
; 4                                               ; 24                            ;
; 5                                               ; 34                            ;
; 6                                               ; 50                            ;
; 7                                               ; 42                            ;
; 8                                               ; 46                            ;
; 9                                               ; 33                            ;
; 10                                              ; 26                            ;
; 11                                              ; 11                            ;
; 12                                              ; 28                            ;
; 13                                              ; 14                            ;
; 14                                              ; 17                            ;
; 15                                              ; 19                            ;
; 16                                              ; 46                            ;
; 17                                              ; 7                             ;
; 18                                              ; 2                             ;
; 19                                              ; 0                             ;
; 20                                              ; 0                             ;
; 21                                              ; 2                             ;
; 22                                              ; 1                             ;
; 23                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 14.71) ; Number of LABs  (Total = 493) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 4                             ;
; 2                                            ; 7                             ;
; 3                                            ; 30                            ;
; 4                                            ; 31                            ;
; 5                                            ; 18                            ;
; 6                                            ; 25                            ;
; 7                                            ; 9                             ;
; 8                                            ; 16                            ;
; 9                                            ; 24                            ;
; 10                                           ; 14                            ;
; 11                                           ; 21                            ;
; 12                                           ; 31                            ;
; 13                                           ; 29                            ;
; 14                                           ; 29                            ;
; 15                                           ; 15                            ;
; 16                                           ; 11                            ;
; 17                                           ; 17                            ;
; 18                                           ; 10                            ;
; 19                                           ; 12                            ;
; 20                                           ; 14                            ;
; 21                                           ; 15                            ;
; 22                                           ; 13                            ;
; 23                                           ; 7                             ;
; 24                                           ; 7                             ;
; 25                                           ; 10                            ;
; 26                                           ; 6                             ;
; 27                                           ; 9                             ;
; 28                                           ; 7                             ;
; 29                                           ; 12                            ;
; 30                                           ; 8                             ;
; 31                                           ; 0                             ;
; 32                                           ; 8                             ;
; 33                                           ; 5                             ;
; 34                                           ; 1                             ;
; 35                                           ; 8                             ;
; 36                                           ; 2                             ;
; 37                                           ; 7                             ;
; 38                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 13    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 17    ;
+----------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                           ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.               ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                   ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.               ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000002    ; IO_000003    ; IO_000001    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000022    ; IO_000021    ; IO_000046    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000047    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+
; Total Pass          ; 16           ; 79           ; 79           ; 0            ; 0            ; 83        ; 79           ; 0            ; 0            ; 6            ; 0            ; 5            ; 0            ; 0            ; 0            ; 0            ; 0            ; 25           ; 0            ; 0            ; 25           ; 6            ; 0            ; 0            ; 0            ; 83        ; 83        ; 83        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 67           ; 4            ; 4            ; 83           ; 83           ; 0         ; 4            ; 83           ; 83           ; 77           ; 83           ; 78           ; 83           ; 83           ; 83           ; 83           ; 83           ; 58           ; 83           ; 83           ; 58           ; 77           ; 83           ; 83           ; 83           ; 0         ; 0         ; 0         ; 83           ; 83           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0         ; 0            ; 0            ;
; LED                 ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CLK            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CKE            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[0]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[1]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[2]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[3]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[4]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[5]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[6]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[7]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[8]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[9]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[10]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[11]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[12]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA[0]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA[1]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_LDQM           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_UDQM           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CS_N           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_WE_N           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CAS_N          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_RAS_N          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_HS              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_VS              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[0]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[1]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[2]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[3]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[4]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[0]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[1]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[2]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[3]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[4]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[0]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[1]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[2]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[3]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[4]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SIGMA_R             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SIGMA_L             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; I2S_BCLK            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; I2S_LRCLK           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; I2S_DATA            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; JOY_CLK             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; JOY_LOAD            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; joyP7_o             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; AUDIO_INPUT         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; stm_rx_o            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; stm_tx_i            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; stm_rst_o           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sd_cs_n_o           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sd_sclk_o           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sd_mosi_o           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[2]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[3]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[4]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[5]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[6]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[7]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[8]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[9]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[10]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[11]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[12]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[13]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[14]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[15]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; PS2_KEYBOARD_CLK    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; PS2_KEYBOARD_DAT    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; PS2_MOUSE_CLK       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; PS2_MOUSE_DAT       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; clock_50_i          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; JOY_DATA            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sd_miso_i           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+


+----------------------------------------------------------------------------------------+
; Fitter Device Options                                                                  ;
+------------------------------------------------------------------+---------------------+
; Option                                                           ; Setting             ;
+------------------------------------------------------------------+---------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                 ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                 ;
; Enable device-wide output enable (DEV_OE)                        ; Off                 ;
; Enable INIT_DONE output                                          ; Off                 ;
; Configuration scheme                                             ; Passive Serial      ;
; Error detection CRC                                              ; Off                 ;
; Enable open drain on CRC_ERROR pin                               ; Off                 ;
; Enable input tri-state on active configuration pins in user mode ; Off                 ;
; Configuration Voltage Level                                      ; Auto                ;
; Force Configuration Voltage Level                                ; On                  ;
; nCEO                                                             ; Unreserved          ;
; Data[0]                                                          ; Unreserved          ;
; Data[1]/ASDO                                                     ; Unreserved          ;
; Data[7..2]                                                       ; Unreserved          ;
; FLASH_nCE/nCSO                                                   ; Unreserved          ;
; Other Active Parallel pins                                       ; Unreserved          ;
; DCLK                                                             ; As input tri-stated ;
+------------------------------------------------------------------+---------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                     ;
+-------------------------------------------------------+-------------------------------------------------------+-------------------+
; Source Clock(s)                                       ; Destination Clock(s)                                  ; Delay Added in ns ;
+-------------------------------------------------------+-------------------------------------------------------+-------------------+
; clk_50                                                ; spiclk                                                ; 50.5              ;
; clk_50,spiclk                                         ; spiclk                                                ; 37.2              ;
; clk_50                                                ; clk_50                                                ; 16.6              ;
; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; guest|pll|altpll_component|auto_generated|pll1|clk[1] ; 6.5               ;
; guest|pll|altpll_component|auto_generated|pll1|clk[2] ; guest|pll|altpll_component|auto_generated|pll1|clk[2] ; 2.3               ;
+-------------------------------------------------------+-------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                            ; Destination Register                                                                                                                                                        ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; substitute_mcu:controller|spi_ss3                                                                                          ; sdramtest_top:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dle1:auto_generated|ram_block1a7~porta_we_reg                                      ; 4.514             ;
; substitute_mcu:controller|spi_controller:spi|mosi                                                                          ; sdramtest_top:guest|mist_video:mist_video|osd:osd|sbuf[0]                                                                                                                   ; 4.288             ;
; substitute_mcu:controller|conf_data0                                                                                       ; sdramtest_top:guest|user_io:user_io|spi_transfer_end_r                                                                                                                      ; 4.166             ;
; audio_top:audio_i2s|tcount[4]                                                                                              ; audio_top:audio_i2s|tcount[4]                                                                                                                                               ; 3.842             ;
; sdramtest_top:guest|mist_video:mist_video|osd:osd|cmd[5]                                                                   ; sdramtest_top:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dle1:auto_generated|ram_block1a7~porta_we_reg                                      ; 3.100             ;
; sdramtest_top:guest|mist_video:mist_video|osd:osd|cmd[7]                                                                   ; sdramtest_top:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dle1:auto_generated|ram_block1a7~porta_we_reg                                      ; 3.100             ;
; sdramtest_top:guest|mist_video:mist_video|osd:osd|cmd[6]                                                                   ; sdramtest_top:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dle1:auto_generated|ram_block1a7~porta_we_reg                                      ; 3.100             ;
; sdramtest_top:guest|mist_video:mist_video|osd:osd|cmd[4]                                                                   ; sdramtest_top:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dle1:auto_generated|ram_block1a7~porta_we_reg                                      ; 3.100             ;
; sdramtest_top:guest|mist_video:mist_video|osd:osd|cmd[3]                                                                   ; sdramtest_top:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dle1:auto_generated|ram_block1a7~porta_we_reg                                      ; 3.100             ;
; sdramtest_top:guest|mist_video:mist_video|osd:osd|cnt[4]                                                                   ; sdramtest_top:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dle1:auto_generated|ram_block1a7~porta_we_reg                                      ; 3.100             ;
; sdramtest_top:guest|mist_video:mist_video|osd:osd|cnt[1]                                                                   ; sdramtest_top:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dle1:auto_generated|ram_block1a7~porta_we_reg                                      ; 3.100             ;
; sdramtest_top:guest|mist_video:mist_video|osd:osd|cnt[0]                                                                   ; sdramtest_top:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dle1:auto_generated|ram_block1a7~porta_we_reg                                      ; 3.100             ;
; sdramtest_top:guest|mist_video:mist_video|osd:osd|cnt[2]                                                                   ; sdramtest_top:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dle1:auto_generated|ram_block1a7~porta_we_reg                                      ; 3.100             ;
; sdramtest_top:guest|mist_video:mist_video|osd:osd|cnt[3]                                                                   ; sdramtest_top:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dle1:auto_generated|ram_block1a7~porta_we_reg                                      ; 3.100             ;
; audio_top:audio_i2s|tcount[5]                                                                                              ; audio_top:audio_i2s|dac_load_R                                                                                                                                              ; 2.632             ;
; audio_top:audio_i2s|tcount[3]                                                                                              ; audio_top:audio_i2s|dac_load_R                                                                                                                                              ; 2.632             ;
; audio_top:audio_i2s|tcount[2]                                                                                              ; audio_top:audio_i2s|dac_load_R                                                                                                                                              ; 2.632             ;
; joydecoder:joy|clkdivider[0]                                                                                               ; audio_top:audio_i2s|dac_load_R                                                                                                                                              ; 2.632             ;
; audio_top:audio_i2s|tcount[1]                                                                                              ; audio_top:audio_i2s|dac_load_R                                                                                                                                              ; 2.632             ;
; sdramtest_top:guest|user_io:user_io|bit_cnt[1]                                                                             ; sdramtest_top:guest|user_io:user_io|cmd[2]                                                                                                                                  ; 2.616             ;
; sdramtest_top:guest|user_io:user_io|bit_cnt[0]                                                                             ; sdramtest_top:guest|user_io:user_io|cmd[2]                                                                                                                                  ; 2.616             ;
; sdramtest_top:guest|user_io:user_io|bit_cnt[2]                                                                             ; sdramtest_top:guest|user_io:user_io|cmd[2]                                                                                                                                  ; 2.616             ;
; sdramtest_top:guest|mist_video:mist_video|osd:osd|sbuf[5]                                                                  ; sdramtest_top:guest|mist_video:mist_video|osd:osd|osd_enable                                                                                                                ; 2.387             ;
; sdramtest_top:guest|mist_video:mist_video|osd:osd|sbuf[6]                                                                  ; sdramtest_top:guest|mist_video:mist_video|osd:osd|osd_enable                                                                                                                ; 2.387             ;
; sdramtest_top:guest|mist_video:mist_video|osd:osd|sbuf[4]                                                                  ; sdramtest_top:guest|mist_video:mist_video|osd:osd|osd_enable                                                                                                                ; 2.387             ;
; sdramtest_top:guest|mist_video:mist_video|osd:osd|sbuf[3]                                                                  ; sdramtest_top:guest|mist_video:mist_video|osd:osd|osd_enable                                                                                                                ; 2.387             ;
; sdramtest_top:guest|mist_video:mist_video|osd:osd|osd_enable                                                               ; sdramtest_top:guest|mist_video:mist_video|osd:osd|osd_enable                                                                                                                ; 2.387             ;
; audio_top:audio_i2s|tcount[8]                                                                                              ; audio_top:audio_i2s|dac_load_R                                                                                                                                              ; 1.774             ;
; audio_top:audio_i2s|tcount[7]                                                                                              ; audio_top:audio_i2s|dac_load_R                                                                                                                                              ; 1.774             ;
; audio_top:audio_i2s|tcount[6]                                                                                              ; audio_top:audio_i2s|dac_load_R                                                                                                                                              ; 1.774             ;
; sdramtest_top:guest|user_io:user_io|cmd[0]                                                                                 ; sdramtest_top:guest|user_io:user_io|cmd[0]                                                                                                                                  ; 1.724             ;
; sdramtest_top:guest|user_io:user_io|byte_cnt[9]                                                                            ; sdramtest_top:guest|user_io:user_io|cmd[0]                                                                                                                                  ; 1.724             ;
; sdramtest_top:guest|user_io:user_io|byte_cnt[7]                                                                            ; sdramtest_top:guest|user_io:user_io|cmd[0]                                                                                                                                  ; 1.724             ;
; sdramtest_top:guest|user_io:user_io|byte_cnt[6]                                                                            ; sdramtest_top:guest|user_io:user_io|cmd[0]                                                                                                                                  ; 1.724             ;
; sdramtest_top:guest|user_io:user_io|byte_cnt[5]                                                                            ; sdramtest_top:guest|user_io:user_io|cmd[0]                                                                                                                                  ; 1.724             ;
; sdramtest_top:guest|user_io:user_io|byte_cnt[4]                                                                            ; sdramtest_top:guest|user_io:user_io|cmd[0]                                                                                                                                  ; 1.724             ;
; sdramtest_top:guest|user_io:user_io|byte_cnt[8]                                                                            ; sdramtest_top:guest|user_io:user_io|cmd[0]                                                                                                                                  ; 1.724             ;
; sdramtest_top:guest|user_io:user_io|byte_cnt[3]                                                                            ; sdramtest_top:guest|user_io:user_io|cmd[0]                                                                                                                                  ; 1.724             ;
; sdramtest_top:guest|user_io:user_io|byte_cnt[0]                                                                            ; sdramtest_top:guest|user_io:user_io|cmd[0]                                                                                                                                  ; 1.724             ;
; sdramtest_top:guest|user_io:user_io|byte_cnt[1]                                                                            ; sdramtest_top:guest|user_io:user_io|cmd[0]                                                                                                                                  ; 1.724             ;
; sdramtest_top:guest|user_io:user_io|byte_cnt[2]                                                                            ; sdramtest_top:guest|user_io:user_io|cmd[0]                                                                                                                                  ; 1.724             ;
; sdramtest_top:guest|user_io:user_io|sbuf[0]                                                                                ; sdramtest_top:guest|user_io:user_io|spi_byte_out[7]                                                                                                                         ; 1.250             ;
; audio_top:audio_i2s|tcount[9]                                                                                              ; audio_top:audio_i2s|tcount[9]                                                                                                                                               ; 1.218             ;
; sdramtest_top:guest|user_io:user_io|sbuf[6]                                                                                ; sdramtest_top:guest|user_io:user_io|spi_byte_out[7]                                                                                                                         ; 0.876             ;
; sdramtest_top:guest|user_io:user_io|cmd[4]                                                                                 ; sdramtest_top:guest|user_io:user_io|spi_byte_out[7]                                                                                                                         ; 0.829             ;
; sdramtest_top:guest|user_io:user_io|cmd[7]                                                                                 ; sdramtest_top:guest|user_io:user_io|spi_byte_out[7]                                                                                                                         ; 0.829             ;
; sdramtest_top:guest|user_io:user_io|sbuf[3]                                                                                ; sdramtest_top:guest|user_io:user_io|spi_byte_out[7]                                                                                                                         ; 0.829             ;
; sdramtest_top:guest|user_io:user_io|cmd[1]                                                                                 ; sdramtest_top:guest|user_io:user_io|spi_byte_out[7]                                                                                                                         ; 0.829             ;
; sdramtest_top:guest|user_io:user_io|cmd[3]                                                                                 ; sdramtest_top:guest|user_io:user_io|spi_byte_out[7]                                                                                                                         ; 0.829             ;
; sdramtest_top:guest|user_io:user_io|sbuf[2]                                                                                ; sdramtest_top:guest|user_io:user_io|spi_byte_out[7]                                                                                                                         ; 0.829             ;
; substitute_mcu:controller|spi_controller:spi|sck                                                                           ; substitute_mcu:controller|spi_controller:spi|mosi                                                                                                                           ; 0.367             ;
; substitute_mcu:controller|spi_trigger                                                                                      ; substitute_mcu:controller|spi_controller:spi|mosi                                                                                                                           ; 0.367             ;
; sdramtest_top:guest|user_io:user_io|sbuf[4]                                                                                ; sdramtest_top:guest|user_io:user_io|spi_byte_out[6]                                                                                                                         ; 0.280             ;
; sdramtest_top:guest|user_io:user_io|sbuf[5]                                                                                ; sdramtest_top:guest|user_io:user_io|spi_byte_out[6]                                                                                                                         ; 0.280             ;
; sdramtest_top:guest|user_io:user_io|cmd[5]                                                                                 ; sdramtest_top:guest|user_io:user_io|spi_byte_out[6]                                                                                                                         ; 0.233             ;
; sdramtest_top:guest|user_io:user_io|cmd[6]                                                                                 ; sdramtest_top:guest|user_io:user_io|spi_byte_out[6]                                                                                                                         ; 0.233             ;
; sdramtest_top:guest|user_io:user_io|cmd[2]                                                                                 ; sdramtest_top:guest|user_io:user_io|spi_byte_out[6]                                                                                                                         ; 0.233             ;
; sdramtest_top:guest|user_io:user_io|sbuf[1]                                                                                ; sdramtest_top:guest|user_io:user_io|spi_byte_out[6]                                                                                                                         ; 0.233             ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\readlogic:outptr[0]                   ; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|altsyncram:storage_rtl_0|altsyncram_nee1:auto_generated|ram_block1a3~portb_address_reg0 ; 0.200             ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\readlogic:outptr[1]                   ; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|altsyncram:storage_rtl_0|altsyncram_nee1:auto_generated|ram_block1a3~portb_address_reg0 ; 0.200             ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\readlogic:outptr[2]                   ; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|altsyncram:storage_rtl_0|altsyncram_nee1:auto_generated|ram_block1a3~portb_address_reg0 ; 0.200             ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\readlogic:outptr[3]                   ; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|altsyncram:storage_rtl_0|altsyncram_nee1:auto_generated|ram_block1a3~portb_address_reg0 ; 0.200             ;
; sdramtest_top:guest|sdramtest:test|porttest:aramport|err                                                                   ; sdramtest_top:guest|sdramtest:test|errorbits_cumulative[4][2]                                                                                                               ; 0.189             ;
; sdramtest_top:guest|sdramtest:test|video_timings:vt|hb_internal                                                            ; sdramtest_top:guest|sdramtest:test|hm_idx[4]                                                                                                                                ; 0.159             ;
; substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|ram_addr_r[12] ; substitute_mcu:controller|controller_rom:rom|controller_rom1:rom1|altsyncram:ram_rtl_0|altsyncram_eee1:auto_generated|ram_block1a24~porta_address_reg0                      ; 0.155             ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|inptr_gray[0]                            ; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|altsyncram:storage_rtl_0|altsyncram_tee1:auto_generated|ram_block1a4~porta_address_reg0   ; 0.139             ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|inptr_gray[1]                            ; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|altsyncram:storage_rtl_0|altsyncram_tee1:auto_generated|ram_block1a4~porta_address_reg0   ; 0.139             ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\writelogic:inptr[3]                     ; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|altsyncram:storage_rtl_0|altsyncram_tee1:auto_generated|ram_block1a4~porta_address_reg0   ; 0.139             ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|inptr_gray[2]                            ; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|altsyncram:storage_rtl_0|altsyncram_tee1:auto_generated|ram_block1a4~porta_address_reg0   ; 0.139             ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|inptr_gray[0]                          ; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|altsyncram:storage_rtl_0|altsyncram_nee1:auto_generated|ram_block1a3~porta_address_reg0 ; 0.119             ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|inptr_gray[1]                          ; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|altsyncram:storage_rtl_0|altsyncram_nee1:auto_generated|ram_block1a3~porta_address_reg0 ; 0.119             ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:inptr[3]                   ; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|altsyncram:storage_rtl_0|altsyncram_nee1:auto_generated|ram_block1a3~porta_address_reg0 ; 0.119             ;
; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|inptr_gray[2]                          ; sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|altsyncram:storage_rtl_0|altsyncram_nee1:auto_generated|ram_block1a3~porta_address_reg0 ; 0.117             ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank2|addr_r[0]                               ; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankaddr[2][10]                                                                                                         ; 0.104             ;
; sdramtest_top:guest|sdramtest:test|porttest:vram1port|lfsr:cyclelfsr|shift[2]                                              ; sdramtest_top:guest|sdramtest:test|porttest:vram1port|lfsr:cyclelfsr|shift[0]                                                                                               ; 0.103             ;
; sdramtest_top:guest|sdramtest:test|porttest:romport|lfsr:datalfsr|saved[3]                                                 ; sdramtest_top:guest|sdramtest:test|porttest:romport|lfsr:datalfsr|shift[3]                                                                                                  ; 0.101             ;
; sdramtest_top:guest|sdramtest:test|porttest:romport|lfsr:datalfsr|saved[1]                                                 ; sdramtest_top:guest|sdramtest:test|porttest:romport|lfsr:datalfsr|shift[1]                                                                                                  ; 0.101             ;
; sdramtest_top:guest|sdramtest:test|porttest:aramport|lfsr:addrlfsr|saved[5]                                                ; sdramtest_top:guest|sdramtest:test|porttest:aramport|lfsr:addrlfsr|shift[5]                                                                                                 ; 0.101             ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankaddr[3][8]                                                         ; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|ras_casaddr[7]                                                                                                          ; 0.100             ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankaddr[3][6]                                                         ; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|ras_casaddr[5]                                                                                                          ; 0.100             ;
; sdramtest_top:guest|sdramtest:test|porttest:vram0port|lfsr:addrlfsr|saved[9]                                               ; sdramtest_top:guest|sdramtest:test|porttest:vram0port|lfsr:addrlfsr|shift[9]                                                                                                ; 0.100             ;
; sdramtest_top:guest|sdramtest:test|porttest:vram0port|lfsr:addrlfsr|saved[5]                                               ; sdramtest_top:guest|sdramtest:test|porttest:vram0port|lfsr:addrlfsr|shift[5]                                                                                                ; 0.100             ;
; sdramtest_top:guest|sdramtest:test|porttest:vram0port|lfsr:addrlfsr|saved[12]                                              ; sdramtest_top:guest|sdramtest:test|porttest:vram0port|lfsr:addrlfsr|shift[12]                                                                                               ; 0.100             ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankwrdata[3][10]                                                      ; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|ras_wrdata[10]                                                                                                          ; 0.100             ;
; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|bankwrdata[3][4]                                                       ; sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|ras_wrdata[4]                                                                                                           ; 0.100             ;
; sdramtest_top:guest|sdramtest:test|porttest:romport|lfsr:addrlfsr|saved[3]                                                 ; sdramtest_top:guest|sdramtest:test|porttest:romport|lfsr:addrlfsr|shift[3]                                                                                                  ; 0.100             ;
; sdramtest_top:guest|sdramtest:test|porttest:wramport|lfsr:addrlfsr|saved[3]                                                ; sdramtest_top:guest|sdramtest:test|porttest:wramport|lfsr:addrlfsr|shift[3]                                                                                                 ; 0.100             ;
; sdramtest_top:guest|sdramtest:test|porttest:vram0port|lfsr:datalfsr|saved[12]                                              ; sdramtest_top:guest|sdramtest:test|porttest:vram0port|lfsr:datalfsr|shift[12]                                                                                               ; 0.100             ;
; sdramtest_top:guest|sdramtest:test|porttest:vram0port|lfsr:datalfsr|saved[3]                                               ; sdramtest_top:guest|sdramtest:test|porttest:vram0port|lfsr:datalfsr|shift[3]                                                                                                ; 0.100             ;
; sdramtest_top:guest|sdramtest:test|porttest:vram0port|lfsr:datalfsr|saved[1]                                               ; sdramtest_top:guest|sdramtest:test|porttest:vram0port|lfsr:datalfsr|shift[1]                                                                                                ; 0.100             ;
; sdramtest_top:guest|sdramtest:test|porttest:romport|lfsr:datalfsr|saved[12]                                                ; sdramtest_top:guest|sdramtest:test|porttest:romport|lfsr:datalfsr|shift[12]                                                                                                 ; 0.100             ;
; sdramtest_top:guest|sdramtest:test|porttest:romport|lfsr:datalfsr|saved[9]                                                 ; sdramtest_top:guest|sdramtest:test|porttest:romport|lfsr:datalfsr|shift[9]                                                                                                  ; 0.100             ;
; sdramtest_top:guest|sdramtest:test|porttest:romport|lfsr:datalfsr|saved[5]                                                 ; sdramtest_top:guest|sdramtest:test|porttest:romport|lfsr:datalfsr|shift[5]                                                                                                  ; 0.100             ;
; sdramtest_top:guest|sdramtest:test|porttest:vram1port|lfsr:datalfsr|saved[12]                                              ; sdramtest_top:guest|sdramtest:test|porttest:vram1port|lfsr:datalfsr|shift[12]                                                                                               ; 0.100             ;
; sdramtest_top:guest|sdramtest:test|porttest:vram1port|lfsr:datalfsr|saved[9]                                               ; sdramtest_top:guest|sdramtest:test|porttest:vram1port|lfsr:datalfsr|shift[9]                                                                                                ; 0.100             ;
; sdramtest_top:guest|sdramtest:test|porttest:aramport|lfsr:datalfsr|saved[5]                                                ; sdramtest_top:guest|sdramtest:test|porttest:aramport|lfsr:datalfsr|shift[5]                                                                                                 ; 0.100             ;
; sdramtest_top:guest|sdramtest:test|porttest:aramport|lfsr:datalfsr|saved[3]                                                ; sdramtest_top:guest|sdramtest:test|porttest:aramport|lfsr:datalfsr|shift[3]                                                                                                 ; 0.100             ;
; sdramtest_top:guest|sdramtest:test|porttest:aramport|lfsr:datalfsr|saved[1]                                                ; sdramtest_top:guest|sdramtest:test|porttest:aramport|lfsr:datalfsr|shift[1]                                                                                                 ; 0.100             ;
; sdramtest_top:guest|sdramtest:test|porttest:vram0port|lfsr:cyclelfsr|shift[2]                                              ; sdramtest_top:guest|sdramtest:test|porttest:vram0port|lfsr:cyclelfsr|shift[0]                                                                                               ; 0.100             ;
; sdramtest_top:guest|sdramtest:test|porttest:wramport|lfsr:cyclelfsr|shift[3]                                               ; sdramtest_top:guest|sdramtest:test|porttest:wramport|lfsr:cyclelfsr|shift[0]                                                                                                ; 0.099             ;
+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (119006): Selected device EP4CE55F23C8 for design "SDRAMStressTest_neptuno"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "sdramtest_top:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: /home/turri/Public/SDRAMStressTest/neptuno/db/pll_altpll.v Line: 50
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of -54 degrees (-1500 ps) for sdramtest_top:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] port File: /home/turri/Public/SDRAMStressTest/neptuno/db/pll_altpll.v Line: 50
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for sdramtest_top:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] port File: /home/turri/Public/SDRAMStressTest/neptuno/db/pll_altpll.v Line: 50
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for sdramtest_top:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] port File: /home/turri/Public/SDRAMStressTest/neptuno/db/pll_altpll.v Line: 50
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE15F23C8 is compatible
    Info (176445): Device EP4CE40F23C8 is compatible
    Info (176445): Device EP4CE30F23C8 is compatible
    Info (176445): Device EP4CE75F23C8 is compatible
    Info (176445): Device EP4CE115F23C8 is compatible
Info (169124): Fitter converted 1 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location K2
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: '../DeMiSTify/Board/neptuno/constraints.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {guest|pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -54.00 -duty_cycle 50.00 -name {guest|pll|altpll_component|auto_generated|pll1|clk[0]} {guest|pll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {guest|pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {guest|pll|altpll_component|auto_generated|pll1|clk[1]} {guest|pll|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {guest|pll|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {guest|pll|altpll_component|auto_generated|pll1|clk[2]} {guest|pll|altpll_component|auto_generated|pll1|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: '../mist/constraints.sdc'
Info (332104): Reading SDC File: '../DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc'
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 8 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   20.000       clk_50
    Info (332111):   10.000 guest|pll|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   10.000 guest|pll|altpll_component|auto_generated|pll1|clk[1]
    Info (332111):   20.000 guest|pll|altpll_component|auto_generated|pll1|clk[2]
    Info (332111):   20.000       i2sclk
    Info (332111):   10.000     sdramclk
    Info (332111):  320.000       spiclk
Info (176353): Automatically promoted node clock_50_i~input (placed in PIN T2 (CLK2, DIFFCLK_1p)) File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 13
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
Info (176353): Automatically promoted node sdramtest_top:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: /home/turri/Public/SDRAMStressTest/neptuno/db/pll_altpll.v Line: 92
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node sdramtest_top:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_1) File: /home/turri/Public/SDRAMStressTest/neptuno/db/pll_altpll.v Line: 92
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node sdramtest_top:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C2 of PLL_1) File: /home/turri/Public/SDRAMStressTest/neptuno/db/pll_altpll.v Line: 92
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node substitute_mcu:controller|spi_controller:spi|sck  File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/spi_controller.vhd Line: 60
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node substitute_mcu:controller|spi_controller:spi|sck~0 File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/spi_controller.vhd Line: 60
        Info (176357): Destination node substitute_mcu:controller|spi_controller:spi|mosi~0 File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/spi_controller.vhd Line: 38
        Info (176357): Destination node substitute_mcu:controller|spi_controller:spi|shiftcnt[4]~18 File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/spi_controller.vhd Line: 60
        Info (176357): Destination node substitute_mcu:controller|spi_controller:spi|sd_shift~4 File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/spi_controller.vhd Line: 46
        Info (176357): Destination node sd_sclk_o~output File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 59
Info (176353): Automatically promoted node sdramtest_top:guest|sdramtest:test|reset_n  File: /home/turri/Public/SDRAMStressTest/rtl/sdramtest.sv Line: 26
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|SDRAM_A[0] File: /home/turri/Public/SDRAMStressTest/rtl/sdram.sv Line: 616
        Info (176357): Destination node sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|SDRAM_A[1] File: /home/turri/Public/SDRAMStressTest/rtl/sdram.sv Line: 616
        Info (176357): Destination node sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|SDRAM_A[2] File: /home/turri/Public/SDRAMStressTest/rtl/sdram.sv Line: 616
        Info (176357): Destination node sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|SDRAM_A[3] File: /home/turri/Public/SDRAMStressTest/rtl/sdram.sv Line: 616
        Info (176357): Destination node sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|SDRAM_A[4] File: /home/turri/Public/SDRAMStressTest/rtl/sdram.sv Line: 616
        Info (176357): Destination node sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|SDRAM_A[5] File: /home/turri/Public/SDRAMStressTest/rtl/sdram.sv Line: 616
        Info (176357): Destination node sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|SDRAM_A[6] File: /home/turri/Public/SDRAMStressTest/rtl/sdram.sv Line: 616
        Info (176357): Destination node sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|SDRAM_A[7] File: /home/turri/Public/SDRAMStressTest/rtl/sdram.sv Line: 616
        Info (176357): Destination node sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|SDRAM_A[8] File: /home/turri/Public/SDRAMStressTest/rtl/sdram.sv Line: 616
        Info (176357): Destination node sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|SDRAM_A[9] File: /home/turri/Public/SDRAMStressTest/rtl/sdram.sv Line: 616
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node substitute_mcu:controller|reset_n  File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/substitute_mcu.vhd Line: 94
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node substitute_mcu:controller|spi_trigger File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/substitute_mcu.vhd Line: 117
        Info (176357): Destination node substitute_mcu:controller|interrupt_controller:intcontroller|status[1] File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/interrupt_controller.vhd Line: 42
        Info (176357): Destination node substitute_mcu:controller|interrupt_controller:intcontroller|int File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/interrupt_controller.vhd Line: 30
        Info (176357): Destination node substitute_mcu:controller|interrupt_controller:intcontroller|pending[1] File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/interrupt_controller.vhd Line: 42
        Info (176357): Destination node substitute_mcu:controller|io_ps2_com:mykeyboard|comState.stateWait100 File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/io_ps2_com.vhd Line: 85
        Info (176357): Destination node substitute_mcu:controller|io_ps2_com:mykeyboard|comState.stateClockAndDataLow File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/io_ps2_com.vhd Line: 85
        Info (176357): Destination node substitute_mcu:controller|io_ps2_com:mykeyboard|comState.stateWaitClockLow File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/io_ps2_com.vhd Line: 85
        Info (176357): Destination node substitute_mcu:controller|io_ps2_com:mykeyboard|comState.stateWaitClockHigh File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/io_ps2_com.vhd Line: 85
        Info (176357): Destination node substitute_mcu:controller|io_ps2_com:mymouse|comState.stateWait100 File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/io_ps2_com.vhd Line: 85
        Info (176357): Destination node substitute_mcu:controller|io_ps2_com:mymouse|comState.stateClockAndDataLow File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/io_ps2_com.vhd Line: 85
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node sdramtest_top:guest|user_io:user_io|status[0]  File: /home/turri/Public/SDRAMStressTest/mist-modules/user_io.v Line: 535
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sdramtest_top:guest|sdramtest:test|reset_n File: /home/turri/Public/SDRAMStressTest/rtl/sdramtest.sv Line: 26
        Info (176357): Destination node sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|cas_wrdata[12]~0 File: /home/turri/Public/SDRAMStressTest/rtl/sdram.sv Line: 616
        Info (176357): Destination node sdramtest_top:guest|user_io:user_io|status[0]~9 File: /home/turri/Public/SDRAMStressTest/mist-modules/user_io.v Line: 535
        Info (176357): Destination node sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|q[31]~0 File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/altera/debug_bridge_jtag.vhd Line: 141
        Info (176357): Destination node sdramtest_top:guest|comb~0
        Info (176357): Destination node sdramtest_top:guest|sdramtest:test|porttest:wramport|lfsr:datalfsr|saved[7]~0 File: /home/turri/Public/SDRAMStressTest/rtl/lfsr.v Line: 281
        Info (176357): Destination node sdramtest_top:guest|sdramtest:test|porttest:romport|lfsr:datalfsr|saved[15]~0 File: /home/turri/Public/SDRAMStressTest/rtl/lfsr.v Line: 281
        Info (176357): Destination node sdramtest_top:guest|sdramtest:test|porttest:vram1port|lfsr:datalfsr|saved[15]~0 File: /home/turri/Public/SDRAMStressTest/rtl/lfsr.v Line: 281
        Info (176357): Destination node sdramtest_top:guest|sdramtest:test|porttest:aramport|lfsr:datalfsr|saved[7]~0 File: /home/turri/Public/SDRAMStressTest/rtl/lfsr.v Line: 281
        Info (176357): Destination node sdramtest_top:guest|sdramtest:test|porttest:vram0port|lfsr:datalfsr|saved[15]~0 File: /home/turri/Public/SDRAMStressTest/rtl/lfsr.v Line: 281
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 43 registers into blocks of type Block RAM
    Extra Info (176218): Packed 36 registers into blocks of type Embedded multiplier block
    Extra Info (176218): Packed 16 registers into blocks of type I/O Input Buffer
    Extra Info (176220): Created 36 register duplicates
Warning (15064): PLL "sdramtest_top:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated|pll1" output port clk[0] feeds output pin "DRAM_CLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: /home/turri/Public/SDRAMStressTest/neptuno/db/pll_altpll.v Line: 50
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "I2C_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SPI_DI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SPI_DO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SPI_SCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SPI_SS2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_LB" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_OE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_UB" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_WE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[5]" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:09
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:20
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X11_Y10 to location X21_Y20
Info (170194): Fitter routing operations ending: elapsed time is 00:00:12
Info (11888): Total time spent on timing analysis during the Fitter is 8.78 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:05
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 25 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin AUDIO_INPUT uses I/O standard 3.3-V LVTTL at AA13 File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 51
    Info (169178): Pin stm_tx_i uses I/O standard 3.3-V LVTTL at J21 File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 54
    Info (169178): Pin DRAM_DQ[0] uses I/O standard 3.3-V LVTTL at AA10 File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 19
    Info (169178): Pin DRAM_DQ[1] uses I/O standard 3.3-V LVTTL at AB9 File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 19
    Info (169178): Pin DRAM_DQ[2] uses I/O standard 3.3-V LVTTL at AA9 File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 19
    Info (169178): Pin DRAM_DQ[3] uses I/O standard 3.3-V LVTTL at AB8 File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 19
    Info (169178): Pin DRAM_DQ[4] uses I/O standard 3.3-V LVTTL at AA8 File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 19
    Info (169178): Pin DRAM_DQ[5] uses I/O standard 3.3-V LVTTL at AB7 File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 19
    Info (169178): Pin DRAM_DQ[6] uses I/O standard 3.3-V LVTTL at AA7 File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 19
    Info (169178): Pin DRAM_DQ[7] uses I/O standard 3.3-V LVTTL at AB5 File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 19
    Info (169178): Pin DRAM_DQ[8] uses I/O standard 3.3-V LVTTL at Y7 File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 19
    Info (169178): Pin DRAM_DQ[9] uses I/O standard 3.3-V LVTTL at W8 File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 19
    Info (169178): Pin DRAM_DQ[10] uses I/O standard 3.3-V LVTTL at Y8 File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 19
    Info (169178): Pin DRAM_DQ[11] uses I/O standard 3.3-V LVTTL at V9 File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 19
    Info (169178): Pin DRAM_DQ[12] uses I/O standard 3.3-V LVTTL at V10 File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 19
    Info (169178): Pin DRAM_DQ[13] uses I/O standard 3.3-V LVTTL at Y10 File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 19
    Info (169178): Pin DRAM_DQ[14] uses I/O standard 3.3-V LVTTL at W10 File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 19
    Info (169178): Pin DRAM_DQ[15] uses I/O standard 3.3-V LVTTL at V11 File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 19
    Info (169178): Pin PS2_KEYBOARD_CLK uses I/O standard 3.3-V LVTTL at B18 File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 46
    Info (169178): Pin PS2_KEYBOARD_DAT uses I/O standard 3.3-V LVTTL at B17 File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 47
    Info (169178): Pin PS2_MOUSE_CLK uses I/O standard 3.3-V LVTTL at B16 File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 48
    Info (169178): Pin PS2_MOUSE_DAT uses I/O standard 3.3-V LVTTL at B15 File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 49
    Info (169178): Pin clock_50_i uses I/O standard 3.3-V LVTTL at T2 File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 13
    Info (169178): Pin JOY_DATA uses I/O standard 3.3-V LVTTL at B19 File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 42
    Info (169178): Pin sd_miso_i uses I/O standard 3.3-V LVTTL at E21 File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 61
Info (144001): Generated suppressed messages file /home/turri/Public/SDRAMStressTest/neptuno/output_files/SDRAMStressTest_neptuno.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 52 warnings
    Info: Peak virtual memory: 1987 megabytes
    Info: Processing ended: Tue Dec 19 01:45:37 2023
    Info: Elapsed time: 00:01:00
    Info: Total CPU time (on all processors): 00:02:02


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/turri/Public/SDRAMStressTest/neptuno/output_files/SDRAMStressTest_neptuno.fit.smsg.


