

================================================================
== Vivado HLS Report for 'pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_s'
================================================================
* Date:           Mon Aug 12 14:08:35 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.78 ns | 2.266 ns |   0.35 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      773|      773| 2.147 us | 2.147 us |  773|  773|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |      771|      771|         5|          1|          1|   768|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      0|        0|      388|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      111|     -|
|Register             |        0|      -|      172|       32|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      172|      531|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_14_fu_207_p2           |     *    |      0|  0|  40|           5|           8|
    |mul_ln1118_15_fu_204_p2           |     *    |      0|  0|  40|           6|           8|
    |mul_ln1118_16_fu_206_p2           |     *    |      0|  0|  40|           7|           8|
    |mul_ln1118_fu_205_p2              |     *    |      0|  0|  40|           6|           8|
    |acc_0_V_3_fu_484_p2               |     +    |      0|  0|  17|          15|          15|
    |acc_0_V_fu_478_p2                 |     +    |      0|  0|  17|          15|          15|
    |add_ln106_fu_307_p2               |     +    |      0|  0|  10|          10|           1|
    |add_ln1192_36_fu_463_p2           |     +    |      0|  0|  17|          14|          14|
    |add_ln1192_fu_445_p2              |     +    |      0|  0|  17|          14|          14|
    |add_ln415_21_fu_439_p2            |     +    |      0|  0|  14|          14|          14|
    |add_ln415_fu_403_p2               |     +    |      0|  0|  14|          14|          14|
    |p_Val2_1_fu_528_p2                |     +    |      0|  0|   8|           8|           8|
    |and_ln779_fu_622_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln781_fu_636_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln786_fu_666_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter4  |    and   |      0|  0|   2|           1|           1|
    |carry_1_fu_548_p2                 |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op18          |    and   |      0|  0|   2|           1|           1|
    |overflow_fu_660_p2                |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_684_p2               |    and   |      0|  0|   2|           1|           1|
    |Range1_all_ones_fu_588_p2         |   icmp   |      0|  0|   9|           3|           2|
    |Range1_all_zeros_fu_594_p2        |   icmp   |      0|  0|   9|           3|           1|
    |Range2_all_ones_fu_572_p2         |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln106_fu_301_p2              |   icmp   |      0|  0|  13|          10|          10|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |or_ln340_24_fu_700_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_3_fu_690_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_696_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln785_3_fu_648_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln786_fu_672_p2                |    or    |      0|  0|   2|           1|           1|
    |deleted_ones_fu_628_p3            |  select  |      0|  0|   2|           1|           1|
    |deleted_zeros_fu_600_p3           |  select  |      0|  0|   2|           1|           1|
    |res_V_data_V_din                  |  select  |      0|  0|   8|           1|           8|
    |select_ln340_fu_705_p3            |  select  |      0|  0|   8|           1|           7|
    |select_ln388_fu_711_p3            |  select  |      0|  0|   9|           1|           9|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln416_fu_542_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_fu_616_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_5_fu_642_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_6_fu_654_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_678_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 388|         175|         197|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4  |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n    |   9|          2|    1|          2|
    |indvar_flatten_reg_193   |   9|          2|   10|         20|
    |real_start               |   9|          2|    1|          2|
    |res_V_data_V_blk_n       |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 111|         24|   20|         42|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln1192_36_reg_765    |  14|   0|   14|          0|
    |add_ln415_21_reg_760     |  14|   0|   14|          0|
    |add_ln415_reg_755        |  14|   0|   14|          0|
    |and_ln781_reg_776        |   1|   0|    1|          0|
    |and_ln786_reg_786        |   1|   0|    1|          0|
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |icmp_ln106_reg_726       |   1|   0|    1|          0|
    |indvar_flatten_reg_193   |  10|   0|   10|          0|
    |or_ln340_3_reg_796       |   1|   0|    1|          0|
    |p_Val2_1_reg_770         |   8|   0|    8|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |tmp_data_0_V_reg_735     |   8|   0|    8|          0|
    |tmp_data_1_V_reg_740     |   8|   0|    8|          0|
    |tmp_data_2_V_reg_745     |   8|   0|    8|          0|
    |tmp_data_3_V_reg_750     |   8|   0|    8|          0|
    |underflow_reg_791        |   1|   0|    1|          0|
    |xor_ln785_6_reg_781      |   1|   0|    1|          0|
    |icmp_ln106_reg_726       |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 172|  32|  109|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                            Source Object                           |    C Type    |
+-------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config61> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config61> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config61> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config61> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config61> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config61> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config61> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config61> | return value |
|start_out                | out |    1| ap_ctrl_hs | pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config61> | return value |
|start_write              | out |    1| ap_ctrl_hs | pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config61> | return value |
|data_V_data_0_V_dout     |  in |    8|   ap_fifo  |                           data_V_data_0_V                          |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                           data_V_data_0_V                          |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                           data_V_data_0_V                          |    pointer   |
|data_V_data_1_V_dout     |  in |    8|   ap_fifo  |                           data_V_data_1_V                          |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                           data_V_data_1_V                          |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                           data_V_data_1_V                          |    pointer   |
|data_V_data_2_V_dout     |  in |    8|   ap_fifo  |                           data_V_data_2_V                          |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                           data_V_data_2_V                          |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                           data_V_data_2_V                          |    pointer   |
|data_V_data_3_V_dout     |  in |    8|   ap_fifo  |                           data_V_data_3_V                          |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                           data_V_data_3_V                          |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                           data_V_data_3_V                          |    pointer   |
|res_V_data_V_din         | out |    8|   ap_fifo  |                            res_V_data_V                            |    pointer   |
|res_V_data_V_full_n      |  in |    1|   ap_fifo  |                            res_V_data_V                            |    pointer   |
|res_V_data_V_write       | out |    1|   ap_fifo  |                            res_V_data_V                            |    pointer   |
+-------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1844, i32 0, i32 0, [1 x i8]* @p_str1845, [1 x i8]* @p_str1846, [1 x i8]* @p_str1847, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1848, [1 x i8]* @p_str1849)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1837, i32 0, i32 0, [1 x i8]* @p_str1838, [1 x i8]* @p_str1839, [1 x i8]* @p_str1840, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1841, [1 x i8]* @p_str1842)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1830, i32 0, i32 0, [1 x i8]* @p_str1831, [1 x i8]* @p_str1832, [1 x i8]* @p_str1833, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1834, [1 x i8]* @p_str1835)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1823, i32 0, i32 0, [1 x i8]* @p_str1824, [1 x i8]* @p_str1825, [1 x i8]* @p_str1826, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1827, [1 x i8]* @p_str1828)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1816, i32 0, i32 0, [1 x i8]* @p_str1817, [1 x i8]* @p_str1818, [1 x i8]* @p_str1819, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1820, [1 x i8]* @p_str1821)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.60ns)   --->   "br label %1" [firmware/nnet_utils/nnet_sepconv2d_stream.h:106]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.60>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %0 ], [ %add_ln106, %ReadInputWidth_begin ]" [firmware/nnet_utils/nnet_sepconv2d_stream.h:106]   --->   Operation 14 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.60ns)   --->   "%icmp_ln106 = icmp eq i10 %indvar_flatten, -256" [firmware/nnet_utils/nnet_sepconv2d_stream.h:106]   --->   Operation 15 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 0.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.54ns)   --->   "%add_ln106 = add i10 %indvar_flatten, 1" [firmware/nnet_utils/nnet_sepconv2d_stream.h:106]   --->   Operation 16 'add' 'add_ln106' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln106, label %2, label %ReadInputWidth_begin" [firmware/nnet_utils/nnet_sepconv2d_stream.h:106]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.21>
ST_3 : Operation 18 [1/1] (1.21ns)   --->   "%empty_134 = call { i8, i8, i8, i8 } @_ssdm_op_Read.ap_fifo.volatile.i8P.i8P.i8P.i8P(i8* %data_V_data_0_V, i8* %data_V_data_1_V, i8* %data_V_data_2_V, i8* %data_V_data_3_V)" [firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 18 'read' 'empty_134' <Predicate = (!icmp_ln106)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_data_0_V = extractvalue { i8, i8, i8, i8 } %empty_134, 0" [firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 19 'extractvalue' 'tmp_data_0_V' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_data_1_V = extractvalue { i8, i8, i8, i8 } %empty_134, 1" [firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 20 'extractvalue' 'tmp_data_1_V' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_data_2_V = extractvalue { i8, i8, i8, i8 } %empty_134, 2" [firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 21 'extractvalue' 'tmp_data_2_V' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_data_3_V = extractvalue { i8, i8, i8, i8 } %empty_134, 3" [firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 22 'extractvalue' 'tmp_data_3_V' <Predicate = (!icmp_ln106)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.26>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i8 %tmp_data_0_V to i15" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 23 'sext' 'sext_ln1118' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (1.55ns)   --->   "%mul_ln1118 = mul i15 44, %sext_ln1118" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 24 'mul' 'mul_ln1118' <Predicate = (!icmp_ln106)> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln = call i13 @_ssdm_op_PartSelect.i13.i15.i32.i32(i15 %mul_ln1118, i32 2, i32 14)" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 25 'partselect' 'trunc_ln' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln1118_32 = sext i13 %trunc_ln to i14" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 26 'sext' 'sext_ln1118_32' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln1118_33 = sext i8 %tmp_data_1_V to i14" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 27 'sext' 'sext_ln1118_33' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (1.55ns)   --->   "%mul_ln1118_14 = mul i14 21, %sext_ln1118_33" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 28 'mul' 'mul_ln1118_14' <Predicate = (!icmp_ln106)> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i12 @_ssdm_op_PartSelect.i12.i14.i32.i32(i14 %mul_ln1118_14, i32 2, i32 13)" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 29 'partselect' 'trunc_ln708_s' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln415 = sext i12 %trunc_ln708_s to i14" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 30 'sext' 'sext_ln415' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %mul_ln1118_14, i32 1)" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 31 'bitselect' 'tmp' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln1118_34 = sext i8 %tmp_data_2_V to i15" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 32 'sext' 'sext_ln1118_34' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (1.55ns)   --->   "%mul_ln1118_15 = mul i15 47, %sext_ln1118_34" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 33 'mul' 'mul_ln1118_15' <Predicate = (!icmp_ln106)> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln708_35 = call i13 @_ssdm_op_PartSelect.i13.i15.i32.i32(i15 %mul_ln1118_15, i32 2, i32 14)" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 34 'partselect' 'trunc_ln708_35' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln415_32 = sext i13 %trunc_ln708_35 to i14" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 35 'sext' 'sext_ln415_32' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_89 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %mul_ln1118_15, i32 1)" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 36 'bitselect' 'tmp_89' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln415 = zext i1 %tmp_89 to i14" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 37 'zext' 'zext_ln415' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.54ns)   --->   "%add_ln415 = add i14 %zext_ln415, %sext_ln415_32" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 38 'add' 'add_ln415' <Predicate = (!icmp_ln106)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln1118_35 = sext i8 %tmp_data_3_V to i15" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 39 'sext' 'sext_ln1118_35' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.55ns)   --->   "%mul_ln1118_16 = mul i15 -42, %sext_ln1118_35" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 40 'mul' 'mul_ln1118_16' <Predicate = (!icmp_ln106)> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln708_36 = call i13 @_ssdm_op_PartSelect.i13.i15.i32.i32(i15 %mul_ln1118_16, i32 2, i32 14)" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 41 'partselect' 'trunc_ln708_36' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln415_34 = sext i13 %trunc_ln708_36 to i14" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 42 'sext' 'sext_ln415_34' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_90 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %mul_ln1118_16, i32 1)" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 43 'bitselect' 'tmp_90' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln415_21 = zext i1 %tmp_90 to i14" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 44 'zext' 'zext_ln415_21' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.54ns)   --->   "%add_ln415_21 = add i14 %zext_ln415_21, %sext_ln415_34" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 45 'add' 'add_ln415_21' <Predicate = (!icmp_ln106)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192 = add i14 %sext_ln415, %sext_ln1118_32" [firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 46 'add' 'add_ln1192' <Predicate = (!icmp_ln106)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%or_ln = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 -48, i1 %tmp)" [firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 47 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln1192 = zext i8 %or_ln to i14" [firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 48 'zext' 'zext_ln1192' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln1192_36 = add i14 %add_ln1192, %zext_ln1192" [firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 49 'add' 'add_ln1192_36' <Predicate = (!icmp_ln106)> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.97>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln415_33 = sext i14 %add_ln415 to i15" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 50 'sext' 'sext_ln415_33' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln48 = sext i14 %add_ln415_21 to i15" [firmware/nnet_utils/nnet_dense_latency.h:48->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 51 'sext' 'sext_ln48' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i14 %add_ln1192_36 to i15" [firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 52 'sext' 'sext_ln1192' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%acc_0_V = add i15 %sext_ln1192, %sext_ln415_33" [firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 53 'add' 'acc_0_V' <Predicate = (!icmp_ln106)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 54 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%acc_0_V_3 = add i15 %sext_ln48, %acc_0_V" [firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 54 'add' 'acc_0_V_3' <Predicate = (!icmp_ln106)> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %acc_0_V_3, i32 14)" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 55 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%p_Val2_s = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %acc_0_V_3, i32 4, i32 11)" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 56 'partselect' 'p_Val2_s' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %acc_0_V_3, i32 11)" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 57 'bitselect' 'p_Result_1' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_93 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %acc_0_V_3, i32 3)" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 58 'bitselect' 'tmp_93' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln415_22 = zext i1 %tmp_93 to i8" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 59 'zext' 'zext_ln415_22' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.48ns)   --->   "%p_Val2_1 = add i8 %zext_ln415_22, %p_Val2_s" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 60 'add' 'p_Val2_1' <Predicate = (!icmp_ln106)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%tmp_94 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_1, i32 7)" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 61 'bitselect' 'tmp_94' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%xor_ln416 = xor i1 %tmp_94, true" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 62 'xor' 'xor_ln416' <Predicate = (!icmp_ln106)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1 = and i1 %p_Result_1, %xor_ln416" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 63 'and' 'carry_1' <Predicate = (!icmp_ln106)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_1, i32 7)" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 64 'bitselect' 'p_Result_2' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_96 = call i2 @_ssdm_op_PartSelect.i2.i15.i32.i32(i15 %acc_0_V_3, i32 13, i32 14)" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 65 'partselect' 'tmp_96' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.34ns)   --->   "%Range2_all_ones = icmp eq i2 %tmp_96, -1" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 66 'icmp' 'Range2_all_ones' <Predicate = (!icmp_ln106)> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_97 = call i3 @_ssdm_op_PartSelect.i3.i15.i32.i32(i15 %acc_0_V_3, i32 12, i32 14)" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 67 'partselect' 'tmp_97' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.49ns)   --->   "%Range1_all_ones = icmp eq i3 %tmp_97, -1" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 68 'icmp' 'Range1_all_ones' <Predicate = (!icmp_ln106)> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.49ns)   --->   "%Range1_all_zeros = icmp eq i3 %tmp_97, 0" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 69 'icmp' 'Range1_all_zeros' <Predicate = (!icmp_ln106)> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_3)   --->   "%deleted_zeros = select i1 %carry_1, i1 %Range1_all_ones, i1 %Range1_all_zeros" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 70 'select' 'deleted_zeros' <Predicate = (!icmp_ln106)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%tmp_98 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %acc_0_V_3, i32 12)" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 71 'bitselect' 'tmp_98' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%xor_ln779 = xor i1 %tmp_98, true" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 72 'xor' 'xor_ln779' <Predicate = (!icmp_ln106)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%and_ln779 = and i1 %Range2_all_ones, %xor_ln779" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 73 'and' 'and_ln779' <Predicate = (!icmp_ln106)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%deleted_ones = select i1 %carry_1, i1 %and_ln779, i1 %Range1_all_ones" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 74 'select' 'deleted_ones' <Predicate = (!icmp_ln106)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.12ns)   --->   "%and_ln781 = and i1 %carry_1, %Range1_all_ones" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 75 'and' 'and_ln781' <Predicate = (!icmp_ln106)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_3)   --->   "%xor_ln785_5 = xor i1 %deleted_zeros, true" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 76 'xor' 'xor_ln785_5' <Predicate = (!icmp_ln106)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_3)   --->   "%or_ln785_3 = or i1 %p_Result_2, %xor_ln785_5" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 77 'or' 'or_ln785_3' <Predicate = (!icmp_ln106)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.12ns)   --->   "%xor_ln785_6 = xor i1 %p_Result_s, true" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 78 'xor' 'xor_ln785_6' <Predicate = (!icmp_ln106)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_3)   --->   "%overflow = and i1 %or_ln785_3, %xor_ln785_6" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 79 'and' 'overflow' <Predicate = (!icmp_ln106)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786 = and i1 %p_Result_2, %deleted_ones" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 80 'and' 'and_ln786' <Predicate = (!icmp_ln106)> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%or_ln786 = or i1 %and_ln781, %and_ln786" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 81 'or' 'or_ln786' <Predicate = (!icmp_ln106)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%xor_ln786 = xor i1 %or_ln786, true" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 82 'xor' 'xor_ln786' <Predicate = (!icmp_ln106)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.12ns) (out node of the LUT)   --->   "%underflow = and i1 %p_Result_s, %xor_ln786" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 83 'and' 'underflow' <Predicate = (!icmp_ln106)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln340_3 = or i1 %underflow, %overflow" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 84 'or' 'or_ln340_3' <Predicate = (!icmp_ln106)> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.82>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @ReadInputHeight_ReadInputWidth_str)"   --->   Operation 85 'specloopname' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 86 'speclooptripcount' 'empty' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str77) nounwind" [firmware/nnet_utils/nnet_sepconv2d_stream.h:108]   --->   Operation 87 'specloopname' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str77)" [firmware/nnet_utils/nnet_sepconv2d_stream.h:108]   --->   Operation 88 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str78)" [firmware/nnet_utils/nnet_sepconv2d_stream.h:109]   --->   Operation 89 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str38) nounwind" [firmware/nnet_utils/nnet_sepconv2d_stream.h:110]   --->   Operation 90 'specpipeline' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%empty_133 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str78, i32 %tmp_3)" [firmware/nnet_utils/nnet_sepconv2d_stream.h:111]   --->   Operation 91 'specregionend' 'empty_133' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 4, [4 x i8]* @p_str81, [1 x i8]* @p_str38, [1 x i8]* @p_str38, [1 x i8]* @p_str38) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:33->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 92 'specresourcelimit' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str84) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:48->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 93 'specloopname' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str87) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:64->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 94 'specloopname' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data_V)   --->   "%or_ln340 = or i1 %and_ln786, %xor_ln785_6" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 95 'or' 'or_ln340' <Predicate = (!icmp_ln106)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data_V)   --->   "%or_ln340_24 = or i1 %or_ln340, %and_ln781" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 96 'or' 'or_ln340_24' <Predicate = (!icmp_ln106)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln340 = select i1 %or_ln340_3, i8 127, i8 %p_Val2_1" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 97 'select' 'select_ln340' <Predicate = (!icmp_ln106)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data_V)   --->   "%select_ln388 = select i1 %underflow, i8 -128, i8 %p_Val2_1" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 98 'select' 'select_ln388' <Predicate = (!icmp_ln106)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.30ns) (out node of the LUT)   --->   "%res_pack_data_V = select i1 %or_ln340_24, i8 %select_ln340, i8 %select_ln388" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 99 'select' 'res_pack_data_V' <Predicate = (!icmp_ln106)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %res_V_data_V, i8 %res_pack_data_V)" [firmware/nnet_utils/nnet_sepconv_stream.h:171->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 100 'write' <Predicate = (!icmp_ln106)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%empty_135 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str77, i32 %tmp_s)" [firmware/nnet_utils/nnet_sepconv2d_stream.h:117]   --->   Operation 101 'specregionend' 'empty_135' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 102 'br' <Predicate = (!icmp_ln106)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_sepconv2d_stream.h:119]   --->   Operation 103 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0      (specinterface    ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
br_ln106               (br               ) [ 01111110]
indvar_flatten         (phi              ) [ 00100000]
icmp_ln106             (icmp             ) [ 00111110]
add_ln106              (add              ) [ 01111110]
br_ln106               (br               ) [ 00000000]
empty_134              (read             ) [ 00000000]
tmp_data_0_V           (extractvalue     ) [ 00101000]
tmp_data_1_V           (extractvalue     ) [ 00101000]
tmp_data_2_V           (extractvalue     ) [ 00101000]
tmp_data_3_V           (extractvalue     ) [ 00101000]
sext_ln1118            (sext             ) [ 00000000]
mul_ln1118             (mul              ) [ 00000000]
trunc_ln               (partselect       ) [ 00000000]
sext_ln1118_32         (sext             ) [ 00000000]
sext_ln1118_33         (sext             ) [ 00000000]
mul_ln1118_14          (mul              ) [ 00000000]
trunc_ln708_s          (partselect       ) [ 00000000]
sext_ln415             (sext             ) [ 00000000]
tmp                    (bitselect        ) [ 00000000]
sext_ln1118_34         (sext             ) [ 00000000]
mul_ln1118_15          (mul              ) [ 00000000]
trunc_ln708_35         (partselect       ) [ 00000000]
sext_ln415_32          (sext             ) [ 00000000]
tmp_89                 (bitselect        ) [ 00000000]
zext_ln415             (zext             ) [ 00000000]
add_ln415              (add              ) [ 00100100]
sext_ln1118_35         (sext             ) [ 00000000]
mul_ln1118_16          (mul              ) [ 00000000]
trunc_ln708_36         (partselect       ) [ 00000000]
sext_ln415_34          (sext             ) [ 00000000]
tmp_90                 (bitselect        ) [ 00000000]
zext_ln415_21          (zext             ) [ 00000000]
add_ln415_21           (add              ) [ 00100100]
add_ln1192             (add              ) [ 00000000]
or_ln                  (bitconcatenate   ) [ 00000000]
zext_ln1192            (zext             ) [ 00000000]
add_ln1192_36          (add              ) [ 00100100]
sext_ln415_33          (sext             ) [ 00000000]
sext_ln48              (sext             ) [ 00000000]
sext_ln1192            (sext             ) [ 00000000]
acc_0_V                (add              ) [ 00000000]
acc_0_V_3              (add              ) [ 00000000]
p_Result_s             (bitselect        ) [ 00000000]
p_Val2_s               (partselect       ) [ 00000000]
p_Result_1             (bitselect        ) [ 00000000]
tmp_93                 (bitselect        ) [ 00000000]
zext_ln415_22          (zext             ) [ 00000000]
p_Val2_1               (add              ) [ 00100010]
tmp_94                 (bitselect        ) [ 00000000]
xor_ln416              (xor              ) [ 00000000]
carry_1                (and              ) [ 00000000]
p_Result_2             (bitselect        ) [ 00000000]
tmp_96                 (partselect       ) [ 00000000]
Range2_all_ones        (icmp             ) [ 00000000]
tmp_97                 (partselect       ) [ 00000000]
Range1_all_ones        (icmp             ) [ 00000000]
Range1_all_zeros       (icmp             ) [ 00000000]
deleted_zeros          (select           ) [ 00000000]
tmp_98                 (bitselect        ) [ 00000000]
xor_ln779              (xor              ) [ 00000000]
and_ln779              (and              ) [ 00000000]
deleted_ones           (select           ) [ 00000000]
and_ln781              (and              ) [ 00100010]
xor_ln785_5            (xor              ) [ 00000000]
or_ln785_3             (or               ) [ 00000000]
xor_ln785_6            (xor              ) [ 00100010]
overflow               (and              ) [ 00000000]
and_ln786              (and              ) [ 00100010]
or_ln786               (or               ) [ 00000000]
xor_ln786              (xor              ) [ 00000000]
underflow              (and              ) [ 00100010]
or_ln340_3             (or               ) [ 00100010]
specloopname_ln0       (specloopname     ) [ 00000000]
empty                  (speclooptripcount) [ 00000000]
specloopname_ln108     (specloopname     ) [ 00000000]
tmp_s                  (specregionbegin  ) [ 00000000]
tmp_3                  (specregionbegin  ) [ 00000000]
specpipeline_ln110     (specpipeline     ) [ 00000000]
empty_133              (specregionend    ) [ 00000000]
specresourcelimit_ln33 (specresourcelimit) [ 00000000]
specloopname_ln48      (specloopname     ) [ 00000000]
specloopname_ln64      (specloopname     ) [ 00000000]
or_ln340               (or               ) [ 00000000]
or_ln340_24            (or               ) [ 00000000]
select_ln340           (select           ) [ 00000000]
select_ln388           (select           ) [ 00000000]
res_pack_data_V        (select           ) [ 00000000]
write_ln171            (write            ) [ 00000000]
empty_135              (specregionend    ) [ 00000000]
br_ln0                 (br               ) [ 01111110]
ret_ln119              (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_V_data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="res_V_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1844"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1845"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1846"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1847"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1848"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1849"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1837"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1838"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1839"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1840"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1841"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1842"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1830"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1831"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1832"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1833"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1834"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1835"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1823"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1824"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1825"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1826"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1827"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1828"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1816"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1817"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1818"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1819"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1820"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1821"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P.i8P.i8P.i8P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i15.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ReadInputHeight_ReadInputWidth_str"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str77"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str78"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str38"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str81"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str84"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str87"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="174" class="1004" name="empty_134_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="8" slack="0"/>
<pin id="177" dir="0" index="2" bw="8" slack="0"/>
<pin id="178" dir="0" index="3" bw="8" slack="0"/>
<pin id="179" dir="0" index="4" bw="8" slack="0"/>
<pin id="180" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_134/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="write_ln171_write_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="0" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="0"/>
<pin id="189" dir="0" index="2" bw="8" slack="0"/>
<pin id="190" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln171/6 "/>
</bind>
</comp>

<comp id="193" class="1005" name="indvar_flatten_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="10" slack="1"/>
<pin id="195" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="197" class="1004" name="indvar_flatten_phi_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="1"/>
<pin id="199" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="10" slack="0"/>
<pin id="201" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="mul_ln1118_15_fu_204">
<pin_list>
<pin id="280" dir="0" index="0" bw="7" slack="0"/>
<pin id="281" dir="0" index="1" bw="8" slack="0"/>
<pin id="282" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_15/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="mul_ln1118_fu_205">
<pin_list>
<pin id="272" dir="0" index="0" bw="7" slack="0"/>
<pin id="273" dir="0" index="1" bw="8" slack="0"/>
<pin id="274" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="mul_ln1118_16_fu_206">
<pin_list>
<pin id="284" dir="0" index="0" bw="7" slack="0"/>
<pin id="285" dir="0" index="1" bw="8" slack="0"/>
<pin id="286" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_16/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="mul_ln1118_14_fu_207">
<pin_list>
<pin id="276" dir="0" index="0" bw="6" slack="0"/>
<pin id="277" dir="0" index="1" bw="8" slack="0"/>
<pin id="278" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_14/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="icmp_ln106_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="10" slack="0"/>
<pin id="303" dir="0" index="1" bw="10" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln106/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="add_ln106_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="10" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_data_0_V_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0_V/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_data_1_V_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1_V/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_data_2_V_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2_V/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_data_3_V_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_3_V/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="sext_ln1118_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="1"/>
<pin id="331" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="trunc_ln_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="13" slack="0"/>
<pin id="335" dir="0" index="1" bw="15" slack="0"/>
<pin id="336" dir="0" index="2" bw="3" slack="0"/>
<pin id="337" dir="0" index="3" bw="5" slack="0"/>
<pin id="338" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="sext_ln1118_32_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="13" slack="0"/>
<pin id="345" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_32/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="sext_ln1118_33_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="1"/>
<pin id="349" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_33/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="trunc_ln708_s_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="12" slack="0"/>
<pin id="353" dir="0" index="1" bw="14" slack="0"/>
<pin id="354" dir="0" index="2" bw="3" slack="0"/>
<pin id="355" dir="0" index="3" bw="5" slack="0"/>
<pin id="356" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/4 "/>
</bind>
</comp>

<comp id="361" class="1004" name="sext_ln415_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="12" slack="0"/>
<pin id="363" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln415/4 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="14" slack="0"/>
<pin id="368" dir="0" index="2" bw="1" slack="0"/>
<pin id="369" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="sext_ln1118_34_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="1"/>
<pin id="375" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_34/4 "/>
</bind>
</comp>

<comp id="377" class="1004" name="trunc_ln708_35_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="13" slack="0"/>
<pin id="379" dir="0" index="1" bw="15" slack="0"/>
<pin id="380" dir="0" index="2" bw="3" slack="0"/>
<pin id="381" dir="0" index="3" bw="5" slack="0"/>
<pin id="382" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_35/4 "/>
</bind>
</comp>

<comp id="387" class="1004" name="sext_ln415_32_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="13" slack="0"/>
<pin id="389" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln415_32/4 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_89_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="15" slack="0"/>
<pin id="394" dir="0" index="2" bw="1" slack="0"/>
<pin id="395" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_89/4 "/>
</bind>
</comp>

<comp id="399" class="1004" name="zext_ln415_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415/4 "/>
</bind>
</comp>

<comp id="403" class="1004" name="add_ln415_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="13" slack="0"/>
<pin id="406" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln415/4 "/>
</bind>
</comp>

<comp id="409" class="1004" name="sext_ln1118_35_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="8" slack="1"/>
<pin id="411" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_35/4 "/>
</bind>
</comp>

<comp id="413" class="1004" name="trunc_ln708_36_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="13" slack="0"/>
<pin id="415" dir="0" index="1" bw="15" slack="0"/>
<pin id="416" dir="0" index="2" bw="3" slack="0"/>
<pin id="417" dir="0" index="3" bw="5" slack="0"/>
<pin id="418" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_36/4 "/>
</bind>
</comp>

<comp id="423" class="1004" name="sext_ln415_34_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="13" slack="0"/>
<pin id="425" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln415_34/4 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_90_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="15" slack="0"/>
<pin id="430" dir="0" index="2" bw="1" slack="0"/>
<pin id="431" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_90/4 "/>
</bind>
</comp>

<comp id="435" class="1004" name="zext_ln415_21_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_21/4 "/>
</bind>
</comp>

<comp id="439" class="1004" name="add_ln415_21_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="0"/>
<pin id="441" dir="0" index="1" bw="13" slack="0"/>
<pin id="442" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln415_21/4 "/>
</bind>
</comp>

<comp id="445" class="1004" name="add_ln1192_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="12" slack="0"/>
<pin id="447" dir="0" index="1" bw="13" slack="0"/>
<pin id="448" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192/4 "/>
</bind>
</comp>

<comp id="451" class="1004" name="or_ln_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="8" slack="0"/>
<pin id="453" dir="0" index="1" bw="7" slack="0"/>
<pin id="454" dir="0" index="2" bw="1" slack="0"/>
<pin id="455" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/4 "/>
</bind>
</comp>

<comp id="459" class="1004" name="zext_ln1192_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="8" slack="0"/>
<pin id="461" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1192/4 "/>
</bind>
</comp>

<comp id="463" class="1004" name="add_ln1192_36_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="14" slack="0"/>
<pin id="465" dir="0" index="1" bw="8" slack="0"/>
<pin id="466" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_36/4 "/>
</bind>
</comp>

<comp id="469" class="1004" name="sext_ln415_33_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="14" slack="1"/>
<pin id="471" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln415_33/5 "/>
</bind>
</comp>

<comp id="472" class="1004" name="sext_ln48_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="14" slack="1"/>
<pin id="474" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln48/5 "/>
</bind>
</comp>

<comp id="475" class="1004" name="sext_ln1192_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="14" slack="1"/>
<pin id="477" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/5 "/>
</bind>
</comp>

<comp id="478" class="1004" name="acc_0_V_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="14" slack="0"/>
<pin id="480" dir="0" index="1" bw="14" slack="0"/>
<pin id="481" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_0_V/5 "/>
</bind>
</comp>

<comp id="484" class="1004" name="acc_0_V_3_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="14" slack="0"/>
<pin id="486" dir="0" index="1" bw="15" slack="0"/>
<pin id="487" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_0_V_3/5 "/>
</bind>
</comp>

<comp id="490" class="1004" name="p_Result_s_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="15" slack="0"/>
<pin id="493" dir="0" index="2" bw="5" slack="0"/>
<pin id="494" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/5 "/>
</bind>
</comp>

<comp id="498" class="1004" name="p_Val2_s_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="8" slack="0"/>
<pin id="500" dir="0" index="1" bw="15" slack="0"/>
<pin id="501" dir="0" index="2" bw="4" slack="0"/>
<pin id="502" dir="0" index="3" bw="5" slack="0"/>
<pin id="503" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="508" class="1004" name="p_Result_1_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="15" slack="0"/>
<pin id="511" dir="0" index="2" bw="5" slack="0"/>
<pin id="512" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_1/5 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_93_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="15" slack="0"/>
<pin id="519" dir="0" index="2" bw="3" slack="0"/>
<pin id="520" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_93/5 "/>
</bind>
</comp>

<comp id="524" class="1004" name="zext_ln415_22_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_22/5 "/>
</bind>
</comp>

<comp id="528" class="1004" name="p_Val2_1_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="0" index="1" bw="8" slack="0"/>
<pin id="531" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_1/5 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_94_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="0"/>
<pin id="536" dir="0" index="1" bw="8" slack="0"/>
<pin id="537" dir="0" index="2" bw="4" slack="0"/>
<pin id="538" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_94/5 "/>
</bind>
</comp>

<comp id="542" class="1004" name="xor_ln416_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416/5 "/>
</bind>
</comp>

<comp id="548" class="1004" name="carry_1_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="1" slack="0"/>
<pin id="551" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_1/5 "/>
</bind>
</comp>

<comp id="554" class="1004" name="p_Result_2_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="0"/>
<pin id="556" dir="0" index="1" bw="8" slack="0"/>
<pin id="557" dir="0" index="2" bw="4" slack="0"/>
<pin id="558" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_2/5 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_96_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="2" slack="0"/>
<pin id="564" dir="0" index="1" bw="15" slack="0"/>
<pin id="565" dir="0" index="2" bw="5" slack="0"/>
<pin id="566" dir="0" index="3" bw="5" slack="0"/>
<pin id="567" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_96/5 "/>
</bind>
</comp>

<comp id="572" class="1004" name="Range2_all_ones_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="2" slack="0"/>
<pin id="574" dir="0" index="1" bw="2" slack="0"/>
<pin id="575" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones/5 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tmp_97_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="3" slack="0"/>
<pin id="580" dir="0" index="1" bw="15" slack="0"/>
<pin id="581" dir="0" index="2" bw="5" slack="0"/>
<pin id="582" dir="0" index="3" bw="5" slack="0"/>
<pin id="583" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_97/5 "/>
</bind>
</comp>

<comp id="588" class="1004" name="Range1_all_ones_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="3" slack="0"/>
<pin id="590" dir="0" index="1" bw="3" slack="0"/>
<pin id="591" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones/5 "/>
</bind>
</comp>

<comp id="594" class="1004" name="Range1_all_zeros_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="3" slack="0"/>
<pin id="596" dir="0" index="1" bw="3" slack="0"/>
<pin id="597" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/5 "/>
</bind>
</comp>

<comp id="600" class="1004" name="deleted_zeros_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="1" slack="0"/>
<pin id="603" dir="0" index="2" bw="1" slack="0"/>
<pin id="604" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/5 "/>
</bind>
</comp>

<comp id="608" class="1004" name="tmp_98_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="0" index="1" bw="15" slack="0"/>
<pin id="611" dir="0" index="2" bw="5" slack="0"/>
<pin id="612" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_98/5 "/>
</bind>
</comp>

<comp id="616" class="1004" name="xor_ln779_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="1" slack="0"/>
<pin id="619" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779/5 "/>
</bind>
</comp>

<comp id="622" class="1004" name="and_ln779_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="0"/>
<pin id="624" dir="0" index="1" bw="1" slack="0"/>
<pin id="625" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln779/5 "/>
</bind>
</comp>

<comp id="628" class="1004" name="deleted_ones_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="0" index="1" bw="1" slack="0"/>
<pin id="631" dir="0" index="2" bw="1" slack="0"/>
<pin id="632" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones/5 "/>
</bind>
</comp>

<comp id="636" class="1004" name="and_ln781_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="1" slack="0"/>
<pin id="639" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781/5 "/>
</bind>
</comp>

<comp id="642" class="1004" name="xor_ln785_5_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="0"/>
<pin id="644" dir="0" index="1" bw="1" slack="0"/>
<pin id="645" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_5/5 "/>
</bind>
</comp>

<comp id="648" class="1004" name="or_ln785_3_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="0" index="1" bw="1" slack="0"/>
<pin id="651" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785_3/5 "/>
</bind>
</comp>

<comp id="654" class="1004" name="xor_ln785_6_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="0"/>
<pin id="656" dir="0" index="1" bw="1" slack="0"/>
<pin id="657" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_6/5 "/>
</bind>
</comp>

<comp id="660" class="1004" name="overflow_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="0" index="1" bw="1" slack="0"/>
<pin id="663" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/5 "/>
</bind>
</comp>

<comp id="666" class="1004" name="and_ln786_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="1" slack="0"/>
<pin id="669" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786/5 "/>
</bind>
</comp>

<comp id="672" class="1004" name="or_ln786_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="0"/>
<pin id="674" dir="0" index="1" bw="1" slack="0"/>
<pin id="675" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786/5 "/>
</bind>
</comp>

<comp id="678" class="1004" name="xor_ln786_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="0"/>
<pin id="680" dir="0" index="1" bw="1" slack="0"/>
<pin id="681" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786/5 "/>
</bind>
</comp>

<comp id="684" class="1004" name="underflow_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="0"/>
<pin id="686" dir="0" index="1" bw="1" slack="0"/>
<pin id="687" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/5 "/>
</bind>
</comp>

<comp id="690" class="1004" name="or_ln340_3_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="0"/>
<pin id="692" dir="0" index="1" bw="1" slack="0"/>
<pin id="693" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_3/5 "/>
</bind>
</comp>

<comp id="696" class="1004" name="or_ln340_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="1"/>
<pin id="698" dir="0" index="1" bw="1" slack="1"/>
<pin id="699" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340/6 "/>
</bind>
</comp>

<comp id="700" class="1004" name="or_ln340_24_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="0"/>
<pin id="702" dir="0" index="1" bw="1" slack="1"/>
<pin id="703" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_24/6 "/>
</bind>
</comp>

<comp id="705" class="1004" name="select_ln340_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="1"/>
<pin id="707" dir="0" index="1" bw="8" slack="0"/>
<pin id="708" dir="0" index="2" bw="8" slack="1"/>
<pin id="709" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/6 "/>
</bind>
</comp>

<comp id="711" class="1004" name="select_ln388_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="1"/>
<pin id="713" dir="0" index="1" bw="8" slack="0"/>
<pin id="714" dir="0" index="2" bw="8" slack="1"/>
<pin id="715" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388/6 "/>
</bind>
</comp>

<comp id="717" class="1004" name="res_pack_data_V_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="0"/>
<pin id="719" dir="0" index="1" bw="8" slack="0"/>
<pin id="720" dir="0" index="2" bw="8" slack="0"/>
<pin id="721" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_pack_data_V/6 "/>
</bind>
</comp>

<comp id="726" class="1005" name="icmp_ln106_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="1"/>
<pin id="728" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln106 "/>
</bind>
</comp>

<comp id="730" class="1005" name="add_ln106_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="10" slack="0"/>
<pin id="732" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln106 "/>
</bind>
</comp>

<comp id="735" class="1005" name="tmp_data_0_V_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="8" slack="1"/>
<pin id="737" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V "/>
</bind>
</comp>

<comp id="740" class="1005" name="tmp_data_1_V_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="8" slack="1"/>
<pin id="742" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1_V "/>
</bind>
</comp>

<comp id="745" class="1005" name="tmp_data_2_V_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="8" slack="1"/>
<pin id="747" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2_V "/>
</bind>
</comp>

<comp id="750" class="1005" name="tmp_data_3_V_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="8" slack="1"/>
<pin id="752" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_3_V "/>
</bind>
</comp>

<comp id="755" class="1005" name="add_ln415_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="14" slack="1"/>
<pin id="757" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln415 "/>
</bind>
</comp>

<comp id="760" class="1005" name="add_ln415_21_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="14" slack="1"/>
<pin id="762" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln415_21 "/>
</bind>
</comp>

<comp id="765" class="1005" name="add_ln1192_36_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="14" slack="1"/>
<pin id="767" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192_36 "/>
</bind>
</comp>

<comp id="770" class="1005" name="p_Val2_1_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="8" slack="1"/>
<pin id="772" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="776" class="1005" name="and_ln781_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="1"/>
<pin id="778" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln781 "/>
</bind>
</comp>

<comp id="781" class="1005" name="xor_ln785_6_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="1"/>
<pin id="783" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln785_6 "/>
</bind>
</comp>

<comp id="786" class="1005" name="and_ln786_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="1"/>
<pin id="788" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln786 "/>
</bind>
</comp>

<comp id="791" class="1005" name="underflow_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="1" slack="1"/>
<pin id="793" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow "/>
</bind>
</comp>

<comp id="796" class="1005" name="or_ln340_3_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="1" slack="1"/>
<pin id="798" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln340_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="181"><net_src comp="86" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="0" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="183"><net_src comp="2" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="184"><net_src comp="4" pin="0"/><net_sink comp="174" pin=3"/></net>

<net id="185"><net_src comp="6" pin="0"/><net_sink comp="174" pin=4"/></net>

<net id="191"><net_src comp="172" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="8" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="80" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="193" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="275"><net_src comp="88" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="279"><net_src comp="94" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="283"><net_src comp="104" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="287"><net_src comp="108" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="305"><net_src comp="197" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="82" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="197" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="84" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="316"><net_src comp="174" pin="5"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="174" pin="5"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="174" pin="5"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="174" pin="5"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="329" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="339"><net_src comp="90" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="205" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="341"><net_src comp="24" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="342"><net_src comp="92" pin="0"/><net_sink comp="333" pin=3"/></net>

<net id="346"><net_src comp="333" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="347" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="357"><net_src comp="96" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="207" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="359"><net_src comp="24" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="360"><net_src comp="98" pin="0"/><net_sink comp="351" pin=3"/></net>

<net id="364"><net_src comp="351" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="370"><net_src comp="100" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="207" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="102" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="376"><net_src comp="373" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="383"><net_src comp="90" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="204" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="385"><net_src comp="24" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="386"><net_src comp="92" pin="0"/><net_sink comp="377" pin=3"/></net>

<net id="390"><net_src comp="377" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="396"><net_src comp="106" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="204" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="398"><net_src comp="102" pin="0"/><net_sink comp="391" pin=2"/></net>

<net id="402"><net_src comp="391" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="399" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="387" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="412"><net_src comp="409" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="419"><net_src comp="90" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="420"><net_src comp="206" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="421"><net_src comp="24" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="422"><net_src comp="92" pin="0"/><net_sink comp="413" pin=3"/></net>

<net id="426"><net_src comp="413" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="432"><net_src comp="106" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="206" pin="2"/><net_sink comp="427" pin=1"/></net>

<net id="434"><net_src comp="102" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="438"><net_src comp="427" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="443"><net_src comp="435" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="423" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="449"><net_src comp="361" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="343" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="456"><net_src comp="110" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="112" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="458"><net_src comp="365" pin="3"/><net_sink comp="451" pin=2"/></net>

<net id="462"><net_src comp="451" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="467"><net_src comp="445" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="459" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="482"><net_src comp="475" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="469" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="472" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="478" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="495"><net_src comp="106" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="484" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="497"><net_src comp="92" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="504"><net_src comp="114" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="505"><net_src comp="484" pin="2"/><net_sink comp="498" pin=1"/></net>

<net id="506"><net_src comp="116" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="507"><net_src comp="118" pin="0"/><net_sink comp="498" pin=3"/></net>

<net id="513"><net_src comp="106" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="484" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="515"><net_src comp="118" pin="0"/><net_sink comp="508" pin=2"/></net>

<net id="521"><net_src comp="106" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="484" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="523"><net_src comp="120" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="527"><net_src comp="516" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="532"><net_src comp="524" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="498" pin="4"/><net_sink comp="528" pin=1"/></net>

<net id="539"><net_src comp="122" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="540"><net_src comp="528" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="541"><net_src comp="124" pin="0"/><net_sink comp="534" pin=2"/></net>

<net id="546"><net_src comp="534" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="126" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="508" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="542" pin="2"/><net_sink comp="548" pin=1"/></net>

<net id="559"><net_src comp="122" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="560"><net_src comp="528" pin="2"/><net_sink comp="554" pin=1"/></net>

<net id="561"><net_src comp="124" pin="0"/><net_sink comp="554" pin=2"/></net>

<net id="568"><net_src comp="128" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="569"><net_src comp="484" pin="2"/><net_sink comp="562" pin=1"/></net>

<net id="570"><net_src comp="98" pin="0"/><net_sink comp="562" pin=2"/></net>

<net id="571"><net_src comp="92" pin="0"/><net_sink comp="562" pin=3"/></net>

<net id="576"><net_src comp="562" pin="4"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="130" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="584"><net_src comp="132" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="585"><net_src comp="484" pin="2"/><net_sink comp="578" pin=1"/></net>

<net id="586"><net_src comp="134" pin="0"/><net_sink comp="578" pin=2"/></net>

<net id="587"><net_src comp="92" pin="0"/><net_sink comp="578" pin=3"/></net>

<net id="592"><net_src comp="578" pin="4"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="136" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="598"><net_src comp="578" pin="4"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="138" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="605"><net_src comp="548" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="606"><net_src comp="588" pin="2"/><net_sink comp="600" pin=1"/></net>

<net id="607"><net_src comp="594" pin="2"/><net_sink comp="600" pin=2"/></net>

<net id="613"><net_src comp="106" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="484" pin="2"/><net_sink comp="608" pin=1"/></net>

<net id="615"><net_src comp="134" pin="0"/><net_sink comp="608" pin=2"/></net>

<net id="620"><net_src comp="608" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="126" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="626"><net_src comp="572" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="616" pin="2"/><net_sink comp="622" pin=1"/></net>

<net id="633"><net_src comp="548" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="634"><net_src comp="622" pin="2"/><net_sink comp="628" pin=1"/></net>

<net id="635"><net_src comp="588" pin="2"/><net_sink comp="628" pin=2"/></net>

<net id="640"><net_src comp="548" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="588" pin="2"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="600" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="126" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="652"><net_src comp="554" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="642" pin="2"/><net_sink comp="648" pin=1"/></net>

<net id="658"><net_src comp="490" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="126" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="664"><net_src comp="648" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="654" pin="2"/><net_sink comp="660" pin=1"/></net>

<net id="670"><net_src comp="554" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="628" pin="3"/><net_sink comp="666" pin=1"/></net>

<net id="676"><net_src comp="636" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="666" pin="2"/><net_sink comp="672" pin=1"/></net>

<net id="682"><net_src comp="672" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="126" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="688"><net_src comp="490" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="678" pin="2"/><net_sink comp="684" pin=1"/></net>

<net id="694"><net_src comp="684" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="660" pin="2"/><net_sink comp="690" pin=1"/></net>

<net id="704"><net_src comp="696" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="710"><net_src comp="168" pin="0"/><net_sink comp="705" pin=1"/></net>

<net id="716"><net_src comp="170" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="722"><net_src comp="700" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="723"><net_src comp="705" pin="3"/><net_sink comp="717" pin=1"/></net>

<net id="724"><net_src comp="711" pin="3"/><net_sink comp="717" pin=2"/></net>

<net id="725"><net_src comp="717" pin="3"/><net_sink comp="186" pin=2"/></net>

<net id="729"><net_src comp="301" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="733"><net_src comp="307" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="738"><net_src comp="313" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="743"><net_src comp="317" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="748"><net_src comp="321" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="753"><net_src comp="325" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="758"><net_src comp="403" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="763"><net_src comp="439" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="768"><net_src comp="463" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="773"><net_src comp="528" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="705" pin=2"/></net>

<net id="775"><net_src comp="770" pin="1"/><net_sink comp="711" pin=2"/></net>

<net id="779"><net_src comp="636" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="784"><net_src comp="654" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="789"><net_src comp="666" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="794"><net_src comp="684" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="799"><net_src comp="690" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="705" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_data_V | {6 }
 - Input state : 
	Port: pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config61> : data_V_data_0_V | {3 }
	Port: pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config61> : data_V_data_1_V | {3 }
	Port: pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config61> : data_V_data_2_V | {3 }
	Port: pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config61> : data_V_data_3_V | {3 }
  - Chain level:
	State 1
	State 2
		icmp_ln106 : 1
		add_ln106 : 1
		br_ln106 : 2
	State 3
	State 4
		mul_ln1118 : 1
		trunc_ln : 2
		sext_ln1118_32 : 3
		mul_ln1118_14 : 1
		trunc_ln708_s : 2
		sext_ln415 : 3
		tmp : 2
		mul_ln1118_15 : 1
		trunc_ln708_35 : 2
		sext_ln415_32 : 3
		tmp_89 : 2
		zext_ln415 : 3
		add_ln415 : 4
		mul_ln1118_16 : 1
		trunc_ln708_36 : 2
		sext_ln415_34 : 3
		tmp_90 : 2
		zext_ln415_21 : 3
		add_ln415_21 : 4
		add_ln1192 : 4
		or_ln : 3
		zext_ln1192 : 4
		add_ln1192_36 : 5
	State 5
		acc_0_V : 1
		acc_0_V_3 : 2
		p_Result_s : 3
		p_Val2_s : 3
		p_Result_1 : 3
		tmp_93 : 3
		zext_ln415_22 : 4
		p_Val2_1 : 5
		tmp_94 : 6
		xor_ln416 : 7
		carry_1 : 7
		p_Result_2 : 6
		tmp_96 : 3
		Range2_all_ones : 4
		tmp_97 : 3
		Range1_all_ones : 4
		Range1_all_zeros : 4
		deleted_zeros : 7
		tmp_98 : 3
		xor_ln779 : 4
		and_ln779 : 4
		deleted_ones : 7
		and_ln781 : 7
		xor_ln785_5 : 8
		or_ln785_3 : 8
		xor_ln785_6 : 4
		overflow : 8
		and_ln786 : 8
		or_ln786 : 8
		xor_ln786 : 8
		underflow : 8
		or_ln340_3 : 8
	State 6
		empty_133 : 1
		write_ln171 : 1
		empty_135 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |   mul_ln1118_15_fu_204   |    0    |    0    |    40   |
|    mul   |     mul_ln1118_fu_205    |    0    |    0    |    40   |
|          |   mul_ln1118_16_fu_206   |    0    |    0    |    40   |
|          |   mul_ln1118_14_fu_207   |    0    |    0    |    40   |
|----------|--------------------------|---------|---------|---------|
|          |     add_ln106_fu_307     |    0    |    0    |    10   |
|          |     add_ln415_fu_403     |    0    |    0    |    13   |
|          |    add_ln415_21_fu_439   |    0    |    0    |    13   |
|    add   |     add_ln1192_fu_445    |    0    |    0    |    17   |
|          |   add_ln1192_36_fu_463   |    0    |    0    |    17   |
|          |      acc_0_V_fu_478      |    0    |    0    |    17   |
|          |     acc_0_V_3_fu_484     |    0    |    0    |    17   |
|          |      p_Val2_1_fu_528     |    0    |    0    |    8    |
|----------|--------------------------|---------|---------|---------|
|          |     icmp_ln106_fu_301    |    0    |    0    |    13   |
|   icmp   |  Range2_all_ones_fu_572  |    0    |    0    |    8    |
|          |  Range1_all_ones_fu_588  |    0    |    0    |    9    |
|          |  Range1_all_zeros_fu_594 |    0    |    0    |    9    |
|----------|--------------------------|---------|---------|---------|
|          |   deleted_zeros_fu_600   |    0    |    0    |    2    |
|          |    deleted_ones_fu_628   |    0    |    0    |    2    |
|  select  |    select_ln340_fu_705   |    0    |    0    |    8    |
|          |    select_ln388_fu_711   |    0    |    0    |    8    |
|          |  res_pack_data_V_fu_717  |    0    |    0    |    8    |
|----------|--------------------------|---------|---------|---------|
|          |      carry_1_fu_548      |    0    |    0    |    2    |
|          |     and_ln779_fu_622     |    0    |    0    |    2    |
|    and   |     and_ln781_fu_636     |    0    |    0    |    2    |
|          |      overflow_fu_660     |    0    |    0    |    2    |
|          |     and_ln786_fu_666     |    0    |    0    |    2    |
|          |     underflow_fu_684     |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          |     xor_ln416_fu_542     |    0    |    0    |    2    |
|          |     xor_ln779_fu_616     |    0    |    0    |    2    |
|    xor   |    xor_ln785_5_fu_642    |    0    |    0    |    2    |
|          |    xor_ln785_6_fu_654    |    0    |    0    |    2    |
|          |     xor_ln786_fu_678     |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          |     or_ln785_3_fu_648    |    0    |    0    |    2    |
|          |      or_ln786_fu_672     |    0    |    0    |    2    |
|    or    |     or_ln340_3_fu_690    |    0    |    0    |    2    |
|          |      or_ln340_fu_696     |    0    |    0    |    2    |
|          |    or_ln340_24_fu_700    |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|   read   |   empty_134_read_fu_174  |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   write  | write_ln171_write_fu_186 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    tmp_data_0_V_fu_313   |    0    |    0    |    0    |
|extractvalue|    tmp_data_1_V_fu_317   |    0    |    0    |    0    |
|          |    tmp_data_2_V_fu_321   |    0    |    0    |    0    |
|          |    tmp_data_3_V_fu_325   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    sext_ln1118_fu_329    |    0    |    0    |    0    |
|          |   sext_ln1118_32_fu_343  |    0    |    0    |    0    |
|          |   sext_ln1118_33_fu_347  |    0    |    0    |    0    |
|          |     sext_ln415_fu_361    |    0    |    0    |    0    |
|          |   sext_ln1118_34_fu_373  |    0    |    0    |    0    |
|   sext   |   sext_ln415_32_fu_387   |    0    |    0    |    0    |
|          |   sext_ln1118_35_fu_409  |    0    |    0    |    0    |
|          |   sext_ln415_34_fu_423   |    0    |    0    |    0    |
|          |   sext_ln415_33_fu_469   |    0    |    0    |    0    |
|          |     sext_ln48_fu_472     |    0    |    0    |    0    |
|          |    sext_ln1192_fu_475    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |      trunc_ln_fu_333     |    0    |    0    |    0    |
|          |   trunc_ln708_s_fu_351   |    0    |    0    |    0    |
|          |   trunc_ln708_35_fu_377  |    0    |    0    |    0    |
|partselect|   trunc_ln708_36_fu_413  |    0    |    0    |    0    |
|          |      p_Val2_s_fu_498     |    0    |    0    |    0    |
|          |       tmp_96_fu_562      |    0    |    0    |    0    |
|          |       tmp_97_fu_578      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |        tmp_fu_365        |    0    |    0    |    0    |
|          |       tmp_89_fu_391      |    0    |    0    |    0    |
|          |       tmp_90_fu_427      |    0    |    0    |    0    |
|          |     p_Result_s_fu_490    |    0    |    0    |    0    |
| bitselect|     p_Result_1_fu_508    |    0    |    0    |    0    |
|          |       tmp_93_fu_516      |    0    |    0    |    0    |
|          |       tmp_94_fu_534      |    0    |    0    |    0    |
|          |     p_Result_2_fu_554    |    0    |    0    |    0    |
|          |       tmp_98_fu_608      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     zext_ln415_fu_399    |    0    |    0    |    0    |
|   zext   |   zext_ln415_21_fu_435   |    0    |    0    |    0    |
|          |    zext_ln1192_fu_459    |    0    |    0    |    0    |
|          |   zext_ln415_22_fu_524   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|bitconcatenate|       or_ln_fu_451       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    0    |    0    |   371   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln106_reg_730  |   10   |
| add_ln1192_36_reg_765|   14   |
| add_ln415_21_reg_760 |   14   |
|   add_ln415_reg_755  |   14   |
|   and_ln781_reg_776  |    1   |
|   and_ln786_reg_786  |    1   |
|  icmp_ln106_reg_726  |    1   |
|indvar_flatten_reg_193|   10   |
|  or_ln340_3_reg_796  |    1   |
|   p_Val2_1_reg_770   |    8   |
| tmp_data_0_V_reg_735 |    8   |
| tmp_data_1_V_reg_740 |    8   |
| tmp_data_2_V_reg_745 |    8   |
| tmp_data_3_V_reg_750 |    8   |
|   underflow_reg_791  |    1   |
|  xor_ln785_6_reg_781 |    1   |
+----------------------+--------+
|         Total        |   108  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    0   |    0   |   371  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   108  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   108  |   371  |
+-----------+--------+--------+--------+
