

================================================================
== Vivado HLS Report for 'padding2d_fix16'
================================================================
* Date:           Tue Dec 31 16:01:04 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.69|     3.903|        3.08|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |  113|  15845|  113|  15845|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-------+-----------+-----------+-----------+---------+----------+
        |                 |   Latency   | Iteration |  Initiation Interval  |   Trip  |          |
        |    Loop Name    | min |  max  |  Latency  |  achieved |   target  |  Count  | Pipelined|
        +-----------------+-----+-------+-----------+-----------+-----------+---------+----------+
        |- Loop 1         |  108|  15840| 108 ~ 990 |          -|          -|  1 ~ 16 |    no    |
        | + Loop 1.1      |   10|     31|          1|          1|          1| 10 ~ 31 |    yes   |
        | + Loop 1.2      |   84|    924|  12 ~ 33  |          -|          -|  7 ~ 28 |    no    |
        |  ++ Loop 1.2.1  |    8|     29|          3|          1|          1|  7 ~ 28 |    yes   |
        | + Loop 1.3      |    8|     29|          1|          1|          1|  8 ~ 29 |    yes   |
        +-----------------+-----+-------+-----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    613|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    272|    -|
|Register         |        -|      -|     492|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     492|    885|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln13_1_fu_329_p2     |     *    |      0|  0|  33|           7|           5|
    |mul_ln13_fu_385_p2       |     *    |      0|  0|  33|           7|           7|
    |add_ln13_11_fu_595_p2    |     +    |      0|  0|  15|           5|           5|
    |add_ln13_12_fu_600_p2    |     +    |      0|  0|  15|           5|           5|
    |add_ln13_1_fu_412_p2     |     +    |      0|  0|  16|          10|          10|
    |add_ln13_2_fu_417_p2     |     +    |      0|  0|  16|          10|          10|
    |add_ln13_3_fu_427_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln13_4_fu_352_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln13_5_fu_362_p2     |     +    |      0|  0|  16|           5|           5|
    |add_ln13_6_fu_585_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln13_7_fu_590_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln13_8_fu_366_p2     |     +    |      0|  0|  16|           1|           5|
    |add_ln13_9_fu_436_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln13_fu_312_p2       |     +    |      0|  0|  15|           2|           5|
    |add_ln20_1_fu_507_p2     |     +    |      0|  0|  23|          16|          16|
    |add_ln20_2_fu_539_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln20_fu_470_p2       |     +    |      0|  0|  23|          16|           1|
    |add_ln23_1_fu_486_p2     |     +    |      0|  0|  16|          16|          16|
    |add_ln23_3_fu_555_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln23_fu_481_p2       |     +    |      0|  0|  16|          16|          16|
    |add_ln31_1_fu_522_p2     |     +    |      0|  0|  19|          14|           1|
    |add_ln31_fu_502_p2       |     +    |      0|  0|  19|          14|          14|
    |add_ln40_fu_549_p2       |     +    |      0|  0|  19|          14|           1|
    |depth_fu_449_p2          |     +    |      0|  0|  15|           5|           1|
    |empty_35_fu_347_p2       |     +    |      0|  0|  15|           2|           5|
    |empty_36_fu_357_p2       |     +    |      0|  0|  15|           1|           5|
    |height_fu_496_p2         |     +    |      0|  0|  15|           5|           1|
    |i_count_fu_476_p2        |     +    |      0|  0|  19|          14|          14|
    |o_count_4_fu_579_p2      |     +    |      0|  0|  23|          16|           1|
    |o_count_6_fu_528_p2      |     +    |      0|  0|  19|          14|           1|
    |icmp_ln13_fu_444_p2      |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln15_fu_459_p2      |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln23_fu_491_p2      |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln26_fu_511_p2      |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln44_fu_568_p2      |   icmp   |      0|  0|  11|           5|           5|
    |ap_enable_pp1            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 613|         324|         259|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  62|         15|    1|         15|
    |ap_enable_reg_pp1_iter1             |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2             |   9|          2|    1|          2|
    |ap_phi_mux_o_count_3_phi_fu_281_p4  |   9|          2|   14|         28|
    |depth_0_reg_213                     |   9|          2|    5|         10|
    |height_0_reg_267                    |   9|          2|    5|         10|
    |i_count_0_reg_201                   |   9|          2|   14|         28|
    |i_count_1_reg_256                   |   9|          2|   14|         28|
    |i_count_2_reg_289                   |   9|          2|   14|         28|
    |indvars_iv10_reg_179                |   9|          2|   14|         28|
    |indvars_iv2_reg_149                 |   9|          2|    5|         10|
    |indvars_iv_reg_159                  |   9|          2|    5|         10|
    |o_count_0_reg_189                   |   9|          2|   16|         32|
    |o_count_1_reg_224                   |   9|          2|   16|         32|
    |o_count_2_reg_245                   |   9|          2|   14|         28|
    |o_count_3_reg_278                   |   9|          2|   14|         28|
    |o_count_5_reg_299                   |   9|          2|   16|         32|
    |o_count_reg_234                     |   9|          2|   14|         28|
    |output_r_address0                   |  33|          6|   14|         84|
    |output_r_d0                         |  15|          3|   16|         48|
    |phi_ln13_reg_169                    |   9|          2|   14|         28|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 272|         60|  227|        539|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln13_4_reg_658               |   5|   0|    5|          0|
    |add_ln13_8_reg_671               |   5|   0|    5|          0|
    |add_ln13_9_reg_723               |   5|   0|    5|          0|
    |add_ln13_reg_618                 |   5|   0|    5|          0|
    |add_ln20_1_reg_776               |  16|   0|   16|          0|
    |add_ln20_2_reg_805               |  14|   0|   14|          0|
    |add_ln23_1_reg_756               |  16|   0|   16|          0|
    |add_ln23_3_reg_815               |  14|   0|   14|          0|
    |add_ln31_reg_771                 |  14|   0|   14|          0|
    |add_ln40_reg_810                 |  14|   0|   14|          0|
    |ap_CS_fsm                        |  14|   0|   14|          0|
    |ap_enable_reg_pp1_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2          |   1|   0|    1|          0|
    |depth_0_reg_213                  |   5|   0|    5|          0|
    |depth_reg_738                    |   5|   0|    5|          0|
    |empty_35_reg_649                 |   5|   0|    5|          0|
    |empty_36_reg_664                 |   5|   0|    5|          0|
    |empty_reg_634                    |  10|   0|   10|          0|
    |height_0_reg_267                 |   5|   0|    5|          0|
    |height_reg_766                   |   5|   0|    5|          0|
    |i_count_0_reg_201                |  14|   0|   14|          0|
    |i_count_1_reg_256                |  14|   0|   14|          0|
    |i_count_2_reg_289                |  14|   0|   14|          0|
    |i_count_reg_751                  |  14|   0|   14|          0|
    |icmp_ln26_reg_781                |   1|   0|    1|          0|
    |icmp_ln26_reg_781_pp1_iter1_reg  |   1|   0|    1|          0|
    |indvars_iv10_reg_179             |  14|   0|   14|          0|
    |indvars_iv2_reg_149              |   5|   0|    5|          0|
    |indvars_iv_reg_159               |   5|   0|    5|          0|
    |input_load_reg_800               |  16|   0|   16|          0|
    |mul_ln13_1_reg_629               |  12|   0|   12|          0|
    |mul_ln13_reg_687                 |  14|   0|   14|          0|
    |o_count_0_reg_189                |  16|   0|   16|          0|
    |o_count_1_reg_224                |  16|   0|   16|          0|
    |o_count_2_reg_245                |  14|   0|   14|          0|
    |o_count_3_reg_278                |  14|   0|   14|          0|
    |o_count_3_reg_278_pp1_iter1_reg  |  14|   0|   14|          0|
    |o_count_5_reg_299                |  16|   0|   16|          0|
    |o_count_6_reg_795                |  14|   0|   14|          0|
    |o_count_reg_234                  |  14|   0|   14|          0|
    |p_cast5_reg_707                  |   5|   0|   16|         11|
    |p_cast9_reg_697                  |   5|   0|   16|         11|
    |phi_ln13_reg_169                 |  14|   0|   14|          0|
    |sext_ln5_1_reg_624               |   7|   0|    7|          0|
    |trunc_ln13_1_reg_639             |   5|   0|    5|          0|
    |trunc_ln13_2_reg_729             |   5|   0|    5|          0|
    |trunc_ln13_reg_611               |   5|   0|    5|          0|
    |trunc_ln23_reg_644               |   5|   0|    5|          0|
    |zext_ln13_2_reg_682              |   7|   0|   14|          7|
    |zext_ln13_5_reg_692              |  12|   0|   16|          4|
    |zext_ln13_6_reg_712              |  10|   0|   14|          4|
    |zext_ln13_reg_676                |   5|   0|   14|          9|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 492|   0|  538|         46|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_done            | out |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|input_depth        |  in |    7|   ap_none  |   input_depth   |    scalar    |
|input_height       |  in |    6|   ap_none  |   input_height  |    scalar    |
|input_width        |  in |    6|   ap_none  |   input_width   |    scalar    |
|input_r_address0   | out |   14|  ap_memory |     input_r     |     array    |
|input_r_ce0        | out |    1|  ap_memory |     input_r     |     array    |
|input_r_q0         |  in |   16|  ap_memory |     input_r     |     array    |
|output_r_address0  | out |   14|  ap_memory |     output_r    |     array    |
|output_r_ce0       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_we0       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_d0        | out |   16|  ap_memory |     output_r    |     array    |
+-------------------+-----+-----+------------+-----------------+--------------+

