#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Apr 13 16:06:58 2020
# Process ID: 7988
# Current directory: C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5836 C:\Users\Terry\Desktop\ENGG 3380\Processor-ENGG3380\Processor.xpr
# Log file: C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/vivado.log
# Journal file: C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.xpr}
update_compile_order -fileset sources_1
launch_simulation
open_wave_config {C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/processor_tb_behav.wcfg}
source processor_tb.tcl
rest
run 1000 ns
save_wave_config {C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/processor_tb_behav.wcfg}
close_sim
launch_simulation
launch_simulation
open_wave_config {C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/processor_tb_behav.wcfg}
source processor_tb.tcl
save_wave_config {C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/processor_tb_behav.wcfg}
close_sim
launch_simulation
launch_simulation
launch_simulation
open_wave_config {C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/processor_tb_behav.wcfg}
source processor_tb.tcl
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
open_run impl_1
launch_simulation -mode post-implementation -type timing
open_wave_config {C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/processor_tb_behav.wcfg}
source processor_tb.tcl
close_sim
launch_simulation -mode post-implementation -type timing
open_wave_config {C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/processor_tb_behav.wcfg}
source processor_tb.tcl
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
close_design
close_sim
launch_simulation -mode post-implementation -type timing
open_wave_config {C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/processor_tb_behav.wcfg}
source processor_tb.tcl
rest
run 10000 sns
run 10000 ns
check_timing -verbose -name timing_1
open_run synth_1 -name synth_1
reset_run impl_1
launch_runs impl_1
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1
wait_on_run impl_1
current_design impl_1
refresh_design
close_sim
launch_simulation -mode post-implementation -type timing
open_wave_config {C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/processor_tb_behav.wcfg}
source processor_tb.tcl
rest
run 1000 ns
current_sim simulation_3
close_sim
launch_simulation
save_wave_config {C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/processor_tb_behav.wcfg}
launch_simulation
close_sim
launch_simulation
open_wave_config {C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/processor_tb_behav.wcfg}
source processor_tb.tcl
rest
run 1000 ns
save_wave_config {C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/processor_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config {C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/processor_tb_behav.wcfg}
source processor_tb.tcl
rest
run 1000 ns
save_wave_config {C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/processor_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config {C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/processor_tb_behav.wcfg}
source processor_tb.tcl
rest
run 1000 ns
rest
run 1000 ns
save_wave_config {C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/processor_tb_behav.wcfg}
close_sim
