
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'yz2797' on host 'en-ec-ecelinux-08.coecis.cornell.edu' (Linux_x86_64 version 3.10.0-1160.92.1.el7.x86_64) on Sat Nov 25 23:19:12 EST 2023
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/home/yz2797/ECE-6775-Final/block_systolic'
Sourcing Tcl script 'run.tcl'
INFO: [HLS 200-10] Opening and resetting project '/home/yz2797/ECE-6775-Final/block_systolic/mm.prj'.
INFO: [HLS 200-10] Adding design file 'block_mmult.cc' to the project
INFO: [HLS 200-10] Adding test bench file 'block_mmult_testbench.cc' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/yz2797/ECE-6775-Final/block_systolic/mm.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../block_mmult_testbench.cc in release mode
   Compiling ../../../../block_mmult.cc in release mode
   Generating csim.exe
passed
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'block_mmult.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1175.648 ; gain = 533.156 ; free physical = 1088 ; free virtual = 24385
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1175.648 ; gain = 533.156 ; free physical = 1089 ; free virtual = 24386
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1175.648 ; gain = 533.156 ; free physical = 1085 ; free virtual = 24383
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1175.648 ; gain = 533.156 ; free physical = 1083 ; free virtual = 24381
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loadA' (block_mmult.cc:14) in function 'block_mmul' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'partialsum' (block_mmult.cc:25) in function 'block_mmul' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'writeoutput' (block_mmult.cc:53) in function 'block_mmul' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (block_mmult.cc:17) in function 'block_mmul' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (block_mmult.cc:28) in function 'block_mmul' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (block_mmult.cc:29) in function 'block_mmul' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (block_mmult.cc:55) in function 'block_mmul' completely with a factor of 10.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'ARows.V.a' (block_mmult.cc:4) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'BCols.V.a' (block_mmult.cc:5) .
INFO: [XFORM 203-101] Partitioning array 'A'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.a' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'AB' (block_mmult.cc:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.a.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ARows.V.a' (block_mmult.cc:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BCols.V.a' (block_mmult.cc:5) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1175.648 ; gain = 533.156 ; free physical = 1056 ; free virtual = 24355
INFO: [HLS 200-472] Inferring partial write operation for 'A.0' (block_mmult.cc:18:17)
INFO: [HLS 200-472] Inferring partial write operation for 'AB[0]' (block_mmult.cc:30:17)
INFO: [HLS 200-472] Inferring partial write operation for 'AB[0]' (block_mmult.cc:23:43)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1175.648 ; gain = 533.156 ; free physical = 1054 ; free virtual = 24353
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'block_mmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'block_mmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loadA'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'partialsum'.
WARNING: [SCHED 204-68] The II Violation in module 'block_mmul' (Loop: partialsum): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('AB_0_addr_1_write_ln30', block_mmult.cc:30) of variable 'add_ln30', block_mmult.cc:30 on array 'AB[0]', block_mmult.cc:23 and 'load' operation ('AB_0_load', block_mmult.cc:30) on array 'AB[0]', block_mmult.cc:23.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('AB_0_load_4', block_mmult.cc:30) on array 'AB[0]', block_mmult.cc:23 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'AB_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 10, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'writeoutput'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('abPartialSum_out_add_2_write_ln56', block_mmult.cc:56) of variable 'tmp_5', block_mmult.cc:56 on array 'abPartialSum_out' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'abPartialSum_out'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.85 seconds; current allocated memory: 133.261 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.98 seconds; current allocated memory: 136.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'block_mmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_3' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_4' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_5' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_6' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_7' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_8' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_9' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_3' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_4' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_5' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_6' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_7' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_8' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_9' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/abPartialSum_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/iteration' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'block_mmul' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'block_mmul_srem_16ns_8ns_8_20_seq_1' to 'block_mmul_srem_1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'block_mmul_mux_104_16_1_1' to 'block_mmul_mux_10cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'block_mmul_mac_muladd_16s_16s_16ns_16_1_1' to 'block_mmul_mac_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'block_mmul_mac_mudEe': 100 instance(s).
INFO: [RTGEN 206-100] Generating core module 'block_mmul_mux_10cud': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'block_mmul_srem_1bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'block_mmul'.
INFO: [HLS 200-111]  Elapsed time: 2.09 seconds; current allocated memory: 141.940 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.92 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'block_mmul_srem_1bkb_div'
INFO: [RTMG 210-278] Implementing memory 'block_mmul_A_0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'block_mmul_AB_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 1175.648 ; gain = 533.156 ; free physical = 797 ; free virtual = 24112
INFO: [VHDL 208-304] Generating VHDL RTL for block_mmul.
INFO: [VLOG 209-307] Generating Verilog RTL for block_mmul.
INFO: [HLS 200-112] Total elapsed time: 43.67 seconds; peak allocated memory: 141.940 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sat Nov 25 23:19:55 2023...
