project_name=zybo_base_linux
zybo_base_linux_project_board_part=
zybo_base_linux_project_compxlib.compiled_library_dir=C:/Users/phil/git/zybo_base_linux/hw/zybo_base_linux/zybo_base_linux.cache/compile_simlib
zybo_base_linux_project_compxlib.edk.exclude_sub_libs=0
zybo_base_linux_project_compxlib.edk.exclude_superseded_cores=1
zybo_base_linux_project_compxlib.edk.previous_lib_path=
zybo_base_linux_project_compxlib.edk.source_lib=
zybo_base_linux_project_compxlib.edklib=0
zybo_base_linux_project_compxlib.funcsim=1
zybo_base_linux_project_compxlib.overwrite_libs=0
zybo_base_linux_project_compxlib.timesim=1
zybo_base_linux_project_compxlib.xilinxcorelib=1
zybo_base_linux_project_default_lib=xil_defaultlib
zybo_base_linux_project_is_readonly=0
zybo_base_linux_project_managed_ip=0
zybo_base_linux_project_part=xc7z010clg400-1
zybo_base_linux_project_simulator_language=Mixed
zybo_base_linux_project_source_mgmt_mode=All
zybo_base_linux_project_target_language=VHDL
zybo_base_linux_project_target_simulator=XSim
sources_1_file_is_enabled=1
sources_1_file_is_global_include=0
sources_1_file_is_locked=0
sources_1_file_library=xil_defaultlib
sources_1_file_path_mode=RelativeFirst
sources_1_file_used_in=synthesis implementation simulation
sources_1_file_used_in_implementation=1
sources_1_file_used_in_simulation=1
sources_1_file_used_in_synthesis=1
sources_1_file_file_type=Verilog
sources_1_file_is_enabled=1
sources_1_file_is_global_include=0
sources_1_file_library=xil_defaultlib
sources_1_file_path_mode=RelativeFirst
sources_1_file_used_in=synthesis implementation simulation
sources_1_file_used_in_implementation=1
sources_1_file_used_in_simulation=1
sources_1_file_used_in_synthesis=1
sources_1_file_file_type=IP Update Log
sources_1_file_is_enabled=1
sources_1_file_is_global_include=0
sources_1_file_library=xil_defaultlib
sources_1_file_path_mode=RelativeFirst
sources_1_file_used_in=
sources_1_file_file_type=IP Update Log
sources_1_file_is_enabled=1
sources_1_file_is_global_include=0
sources_1_file_library=xil_defaultlib
sources_1_file_path_mode=RelativeFirst
sources_1_file_used_in=
sources_1_file_file_type=IP Update Log
sources_1_file_is_enabled=1
sources_1_file_is_global_include=0
sources_1_file_library=xil_defaultlib
sources_1_file_path_mode=RelativeFirst
sources_1_file_used_in=
sources_1_file_file_type=IP Update Log
sources_1_file_is_enabled=1
sources_1_file_is_global_include=0
sources_1_file_library=xil_defaultlib
sources_1_file_path_mode=RelativeFirst
sources_1_file_used_in=
sources_1_file_file_type=IP Update Log
sources_1_file_is_enabled=1
sources_1_file_is_global_include=0
sources_1_file_library=xil_defaultlib
sources_1_file_path_mode=RelativeFirst
sources_1_file_used_in=
sources_1_file_file_type=IP Update Log
sources_1_file_is_enabled=1
sources_1_file_is_global_include=0
sources_1_file_library=xil_defaultlib
sources_1_file_path_mode=RelativeFirst
sources_1_file_used_in=
sources_1_file_file_type=IP Update Log
sources_1_file_is_enabled=1
sources_1_file_is_global_include=0
sources_1_file_library=xil_defaultlib
sources_1_file_path_mode=RelativeFirst
sources_1_file_used_in=
sources_1_file_file_type=IP Update Log
sources_1_file_is_enabled=1
sources_1_file_is_global_include=0
sources_1_file_library=xil_defaultlib
sources_1_file_path_mode=RelativeFirst
sources_1_file_used_in=
sources_1_file_file_type=IP Update Log
sources_1_file_is_enabled=1
sources_1_file_is_global_include=0
sources_1_file_library=xil_defaultlib
sources_1_file_path_mode=RelativeFirst
sources_1_file_used_in=
sources_1_file_file_type=IP Update Log
sources_1_file_is_enabled=1
sources_1_file_is_global_include=0
sources_1_file_library=xil_defaultlib
sources_1_file_path_mode=RelativeFirst
sources_1_file_used_in=
sources_1_file_file_type=IP Update Log
sources_1_file_is_enabled=1
sources_1_file_is_global_include=0
sources_1_file_library=xil_defaultlib
sources_1_file_path_mode=RelativeFirst
sources_1_file_used_in=
sources_1_file_file_type=IP Update Log
sources_1_file_is_enabled=1
sources_1_file_is_global_include=0
sources_1_file_library=xil_defaultlib
sources_1_file_path_mode=RelativeFirst
sources_1_file_used_in=
sources_1_fileset_design_mode=RTL
sources_1_fileset_edif_extra_search_paths=
sources_1_fileset_generic=
sources_1_fileset_include_dirs=
sources_1_fileset_lib_map_file=
sources_1_fileset_loop_count=1000
sources_1_fileset_name=sources_1
sources_1_fileset_top=system_wrapper
sources_1_fileset_verilog_define=
sources_1_fileset_verilog_uppercase=0
constrs_1_file_file_type=XDC
constrs_1_file_is_enabled=1
constrs_1_file_is_global_include=0
constrs_1_file_library=xil_defaultlib
constrs_1_file_path_mode=RelativeFirst
constrs_1_file_processing_order=NORMAL
constrs_1_file_scoped_to_cells=
constrs_1_file_scoped_to_ref=
constrs_1_file_used_in=synthesis implementation
constrs_1_file_used_in_implementation=1
constrs_1_file_used_in_synthesis=1
constrs_1_fileset_name=constrs_1
constrs_1_fileset_target_constrs_file=$PSRCDIR/C:/Users/phil/Documents/vivado/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/constrs_1/new/base.xdc
sim_1_fileset_generic=
sim_1_fileset_include_dirs=
sim_1_fileset_name=sim_1
sim_1_fileset_nl.cell=
sim_1_fileset_nl.incl_unisim_models=0
sim_1_fileset_nl.process_corner=slow
sim_1_fileset_nl.rename_top=
sim_1_fileset_nl.sdf_anno=1
sim_1_fileset_nl.write_all_overrides=0
sim_1_fileset_runtime=1000ns
sim_1_fileset_source_set=sources_1
sim_1_fileset_top=system_wrapper
sim_1_fileset_unit_under_test=
sim_1_fileset_verilog_define=
sim_1_fileset_verilog_uppercase=0
sim_1_fileset_xelab.debug_level=typical
sim_1_fileset_xelab.dll=0
sim_1_fileset_xelab.load_glbl=1
sim_1_fileset_xelab.more_options=
sim_1_fileset_xelab.mt_level=auto
sim_1_fileset_xelab.nosort=0
sim_1_fileset_xelab.rangecheck=0
sim_1_fileset_xelab.relax=1
sim_1_fileset_xelab.sdf_delay=sdfmax
sim_1_fileset_xelab.snapshot=
sim_1_fileset_xelab.unifast=0
sim_1_fileset_xsim.more_options=
sim_1_fileset_xsim.saif=
sim_1_fileset_xsim.tclbatch=
sim_1_fileset_xsim.view=
sim_1_fileset_xsim.wdb=
synth_1_run_constrset=constrs_1
synth_1_run_description=Vivado Synthesis Defaults
synth_1_run_flow=Vivado Synthesis 2013
synth_1_run_name=synth_1
synth_1_run_needs_refresh=0
synth_1_run_part=xc7z010clg400-1
synth_1_run_srcset=sources_1
synth_1_run_strategy=Vivado Synthesis Defaults
synth_1_run_incremental_checkpoint=
synth_1_run_steps.synth_design.tcl.pre=
synth_1_run_steps.synth_design.tcl.post=
synth_1_run_steps.synth_design.args.flatten_hierarchy=rebuilt
synth_1_run_steps.synth_design.args.gated_clock_conversion=off
synth_1_run_steps.synth_design.args.bufg=12
synth_1_run_steps.synth_design.args.fanout_limit=10000
synth_1_run_steps.synth_design.args.directive=Default
synth_1_run_steps.synth_design.args.fsm_extraction=auto
synth_1_run_steps.synth_design.args.keep_equivalent_registers=0
synth_1_run_steps.synth_design.args.resource_sharing=auto
synth_1_run_steps.synth_design.args.control_set_opt_threshold=4
synth_1_run_steps.synth_design.args.no_lc=0
synth_1_run_steps.synth_design.args.shreg_min_size=3
synth_1_run_steps.synth_design.args.max_bram=-1
synth_1_run_steps.synth_design.args.max_dsp=-1
synth_1_run_steps.synth_design.args.more options=
impl_1_run_constrset=constrs_1
impl_1_run_description=Vivado Implementation Defaults
impl_1_run_flow=Vivado Implementation 2013
impl_1_run_name=impl_1
impl_1_run_needs_refresh=0
impl_1_run_part=xc7z010clg400-1
impl_1_run_srcset=sources_1
impl_1_run_strategy=Vivado Implementation Defaults
impl_1_run_incremental_checkpoint=
impl_1_run_steps.opt_design.is_enabled=1
impl_1_run_steps.opt_design.tcl.pre=
impl_1_run_steps.opt_design.tcl.post=
impl_1_run_steps.opt_design.args.verbose=0
impl_1_run_steps.opt_design.args.directive=Default
impl_1_run_steps.opt_design.args.more options=
impl_1_run_steps.power_opt_design.is_enabled=0
impl_1_run_steps.power_opt_design.tcl.pre=
impl_1_run_steps.power_opt_design.tcl.post=
impl_1_run_steps.power_opt_design.args.more options=
impl_1_run_steps.place_design.tcl.pre=
impl_1_run_steps.place_design.tcl.post=
impl_1_run_steps.place_design.args.directive=Default
impl_1_run_steps.place_design.args.more options=
impl_1_run_steps.post_place_power_opt_design.is_enabled=0
impl_1_run_steps.post_place_power_opt_design.tcl.pre=
impl_1_run_steps.post_place_power_opt_design.tcl.post=
impl_1_run_steps.post_place_power_opt_design.args.more options=
impl_1_run_steps.phys_opt_design.is_enabled=0
impl_1_run_steps.phys_opt_design.tcl.pre=
impl_1_run_steps.phys_opt_design.tcl.post=
impl_1_run_steps.phys_opt_design.args.directive=Default
impl_1_run_steps.phys_opt_design.args.more options=
impl_1_run_steps.route_design.tcl.pre=
impl_1_run_steps.route_design.tcl.post=
impl_1_run_steps.route_design.args.directive=Default
impl_1_run_steps.route_design.args.more options=
impl_1_run_steps.write_bitstream.tcl.pre=
impl_1_run_steps.write_bitstream.tcl.post=
impl_1_run_steps.write_bitstream.args.raw_bitfile=0
impl_1_run_steps.write_bitstream.args.mask_file=0
impl_1_run_steps.write_bitstream.args.no_binary_bitfile=0
impl_1_run_steps.write_bitstream.args.bin_file=0
impl_1_run_steps.write_bitstream.args.logic_location_file=0
impl_1_run_steps.write_bitstream.args.more options=
