// Seed: 3950819501
module module_0;
  assign id_0 = id_0 ? 1'd0 : 1;
  initial id_0 = id_0;
  logic id_1;
  logic id_3;
  assign id_1 = id_2;
  specify
    (negedge id_4 => (id_5 +: id_3)) = (1, id_3);
    specparam id_6 = id_3;
  endspecify
  logic id_7;
endmodule
