# top-tb-generator
Python code to generate a testbench from a given top module in System Verilog
