\hypertarget{group___c_m_s_i_s__core__bitfield}{}\section{Core register bit field macros}
\label{group___c_m_s_i_s__core__bitfield}\index{Core register bit field macros@{Core register bit field macros}}


Macros for use with bit field definitions (xxx\+\_\+\+Pos, xxx\+\_\+\+Msk).  


Collaboration diagram for Core register bit field macros\+:
% FIG 0
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___c_m_s_i_s__core__bitfield_ga286e3b913dbd236c7f48ea70c8821f4e}{\+\_\+\+V\+A\+L2\+F\+LD}(field,  value)~(((uint32\+\_\+t)(value) $<$$<$ field \#\# \+\_\+\+Pos) \& field \#\# \+\_\+\+Msk)
\begin{DoxyCompactList}\small\item\em Mask and shift a bit field value for use in a register bit range. \end{DoxyCompactList}\item 
\#define \hyperlink{group___c_m_s_i_s__core__bitfield_ga139b6e261c981f014f386927ca4a8444}{\+\_\+\+F\+L\+D2\+V\+AL}(field,  value)~(((uint32\+\_\+t)(value) \& field \#\# \+\_\+\+Msk) $>$$>$ field \#\# \+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em Mask and shift a register value to extract a bit filed value. \end{DoxyCompactList}\item 
\#define \hyperlink{group___c_m_s_i_s__core__bitfield_ga286e3b913dbd236c7f48ea70c8821f4e}{\+\_\+\+V\+A\+L2\+F\+LD}(field,  value)~(((uint32\+\_\+t)(value) $<$$<$ field \#\# \+\_\+\+Pos) \& field \#\# \+\_\+\+Msk)
\begin{DoxyCompactList}\small\item\em Mask and shift a bit field value for use in a register bit range. \end{DoxyCompactList}\item 
\#define \hyperlink{group___c_m_s_i_s__core__bitfield_ga139b6e261c981f014f386927ca4a8444}{\+\_\+\+F\+L\+D2\+V\+AL}(field,  value)~(((uint32\+\_\+t)(value) \& field \#\# \+\_\+\+Msk) $>$$>$ field \#\# \+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em Mask and shift a register value to extract a bit filed value. \end{DoxyCompactList}\item 
\#define \hyperlink{group___c_m_s_i_s__core__bitfield_ga286e3b913dbd236c7f48ea70c8821f4e}{\+\_\+\+V\+A\+L2\+F\+LD}(field,  value)~(((uint32\+\_\+t)(value) $<$$<$ field \#\# \+\_\+\+Pos) \& field \#\# \+\_\+\+Msk)
\begin{DoxyCompactList}\small\item\em Mask and shift a bit field value for use in a register bit range. \end{DoxyCompactList}\item 
\#define \hyperlink{group___c_m_s_i_s__core__bitfield_ga139b6e261c981f014f386927ca4a8444}{\+\_\+\+F\+L\+D2\+V\+AL}(field,  value)~(((uint32\+\_\+t)(value) \& field \#\# \+\_\+\+Msk) $>$$>$ field \#\# \+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em Mask and shift a register value to extract a bit filed value. \end{DoxyCompactList}\item 
\#define \hyperlink{group___c_m_s_i_s__core__bitfield_ga286e3b913dbd236c7f48ea70c8821f4e}{\+\_\+\+V\+A\+L2\+F\+LD}(field,  value)~(((uint32\+\_\+t)(value) $<$$<$ field \#\# \+\_\+\+Pos) \& field \#\# \+\_\+\+Msk)
\begin{DoxyCompactList}\small\item\em Mask and shift a bit field value for use in a register bit range. \end{DoxyCompactList}\item 
\#define \hyperlink{group___c_m_s_i_s__core__bitfield_ga139b6e261c981f014f386927ca4a8444}{\+\_\+\+F\+L\+D2\+V\+AL}(field,  value)~(((uint32\+\_\+t)(value) \& field \#\# \+\_\+\+Msk) $>$$>$ field \#\# \+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em Mask and shift a register value to extract a bit filed value. \end{DoxyCompactList}\item 
\#define \hyperlink{group___c_m_s_i_s__core__bitfield_ga286e3b913dbd236c7f48ea70c8821f4e}{\+\_\+\+V\+A\+L2\+F\+LD}(field,  value)~(((uint32\+\_\+t)(value) $<$$<$ field \#\# \+\_\+\+Pos) \& field \#\# \+\_\+\+Msk)
\begin{DoxyCompactList}\small\item\em Mask and shift a bit field value for use in a register bit range. \end{DoxyCompactList}\item 
\#define \hyperlink{group___c_m_s_i_s__core__bitfield_ga139b6e261c981f014f386927ca4a8444}{\+\_\+\+F\+L\+D2\+V\+AL}(field,  value)~(((uint32\+\_\+t)(value) \& field \#\# \+\_\+\+Msk) $>$$>$ field \#\# \+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em Mask and shift a register value to extract a bit filed value. \end{DoxyCompactList}\item 
\#define \hyperlink{group___c_m_s_i_s__core__bitfield_ga286e3b913dbd236c7f48ea70c8821f4e}{\+\_\+\+V\+A\+L2\+F\+LD}(field,  value)~(((uint32\+\_\+t)(value) $<$$<$ field \#\# \+\_\+\+Pos) \& field \#\# \+\_\+\+Msk)
\begin{DoxyCompactList}\small\item\em Mask and shift a bit field value for use in a register bit range. \end{DoxyCompactList}\item 
\#define \hyperlink{group___c_m_s_i_s__core__bitfield_ga139b6e261c981f014f386927ca4a8444}{\+\_\+\+F\+L\+D2\+V\+AL}(field,  value)~(((uint32\+\_\+t)(value) \& field \#\# \+\_\+\+Msk) $>$$>$ field \#\# \+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em Mask and shift a register value to extract a bit filed value. \end{DoxyCompactList}\item 
\#define \hyperlink{group___c_m_s_i_s__core__bitfield_ga286e3b913dbd236c7f48ea70c8821f4e}{\+\_\+\+V\+A\+L2\+F\+LD}(field,  value)~(((uint32\+\_\+t)(value) $<$$<$ field \#\# \+\_\+\+Pos) \& field \#\# \+\_\+\+Msk)
\begin{DoxyCompactList}\small\item\em Mask and shift a bit field value for use in a register bit range. \end{DoxyCompactList}\item 
\#define \hyperlink{group___c_m_s_i_s__core__bitfield_ga139b6e261c981f014f386927ca4a8444}{\+\_\+\+F\+L\+D2\+V\+AL}(field,  value)~(((uint32\+\_\+t)(value) \& field \#\# \+\_\+\+Msk) $>$$>$ field \#\# \+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em Mask and shift a register value to extract a bit filed value. \end{DoxyCompactList}\item 
\#define \hyperlink{group___c_m_s_i_s__core__bitfield_ga286e3b913dbd236c7f48ea70c8821f4e}{\+\_\+\+V\+A\+L2\+F\+LD}(field,  value)~(((uint32\+\_\+t)(value) $<$$<$ field \#\# \+\_\+\+Pos) \& field \#\# \+\_\+\+Msk)
\begin{DoxyCompactList}\small\item\em Mask and shift a bit field value for use in a register bit range. \end{DoxyCompactList}\item 
\#define \hyperlink{group___c_m_s_i_s__core__bitfield_ga139b6e261c981f014f386927ca4a8444}{\+\_\+\+F\+L\+D2\+V\+AL}(field,  value)~(((uint32\+\_\+t)(value) \& field \#\# \+\_\+\+Msk) $>$$>$ field \#\# \+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em Mask and shift a register value to extract a bit filed value. \end{DoxyCompactList}\item 
\#define \hyperlink{group___c_m_s_i_s__core__bitfield_ga286e3b913dbd236c7f48ea70c8821f4e}{\+\_\+\+V\+A\+L2\+F\+LD}(field,  value)~(((uint32\+\_\+t)(value) $<$$<$ field \#\# \+\_\+\+Pos) \& field \#\# \+\_\+\+Msk)
\begin{DoxyCompactList}\small\item\em Mask and shift a bit field value for use in a register bit range. \end{DoxyCompactList}\item 
\#define \hyperlink{group___c_m_s_i_s__core__bitfield_ga139b6e261c981f014f386927ca4a8444}{\+\_\+\+F\+L\+D2\+V\+AL}(field,  value)~(((uint32\+\_\+t)(value) \& field \#\# \+\_\+\+Msk) $>$$>$ field \#\# \+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em Mask and shift a register value to extract a bit filed value. \end{DoxyCompactList}\item 
\#define \hyperlink{group___c_m_s_i_s__core__bitfield_ga286e3b913dbd236c7f48ea70c8821f4e}{\+\_\+\+V\+A\+L2\+F\+LD}(field,  value)~(((uint32\+\_\+t)(value) $<$$<$ field \#\# \+\_\+\+Pos) \& field \#\# \+\_\+\+Msk)
\begin{DoxyCompactList}\small\item\em Mask and shift a bit field value for use in a register bit range. \end{DoxyCompactList}\item 
\#define \hyperlink{group___c_m_s_i_s__core__bitfield_ga139b6e261c981f014f386927ca4a8444}{\+\_\+\+F\+L\+D2\+V\+AL}(field,  value)~(((uint32\+\_\+t)(value) \& field \#\# \+\_\+\+Msk) $>$$>$ field \#\# \+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em Mask and shift a register value to extract a bit filed value. \end{DoxyCompactList}\item 
\#define \hyperlink{group___c_m_s_i_s__core__bitfield_ga286e3b913dbd236c7f48ea70c8821f4e}{\+\_\+\+V\+A\+L2\+F\+LD}(field,  value)~(((uint32\+\_\+t)(value) $<$$<$ field \#\# \+\_\+\+Pos) \& field \#\# \+\_\+\+Msk)
\begin{DoxyCompactList}\small\item\em Mask and shift a bit field value for use in a register bit range. \end{DoxyCompactList}\item 
\#define \hyperlink{group___c_m_s_i_s__core__bitfield_ga139b6e261c981f014f386927ca4a8444}{\+\_\+\+F\+L\+D2\+V\+AL}(field,  value)~(((uint32\+\_\+t)(value) \& field \#\# \+\_\+\+Msk) $>$$>$ field \#\# \+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em Mask and shift a register value to extract a bit filed value. \end{DoxyCompactList}\item 
\#define \hyperlink{group___c_m_s_i_s__core__bitfield_ga286e3b913dbd236c7f48ea70c8821f4e}{\+\_\+\+V\+A\+L2\+F\+LD}(field,  value)~(((uint32\+\_\+t)(value) $<$$<$ field \#\# \+\_\+\+Pos) \& field \#\# \+\_\+\+Msk)
\begin{DoxyCompactList}\small\item\em Mask and shift a bit field value for use in a register bit range. \end{DoxyCompactList}\item 
\#define \hyperlink{group___c_m_s_i_s__core__bitfield_ga139b6e261c981f014f386927ca4a8444}{\+\_\+\+F\+L\+D2\+V\+AL}(field,  value)~(((uint32\+\_\+t)(value) \& field \#\# \+\_\+\+Msk) $>$$>$ field \#\# \+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em Mask and shift a register value to extract a bit filed value. \end{DoxyCompactList}\item 
\#define \hyperlink{group___c_m_s_i_s__core__bitfield_ga286e3b913dbd236c7f48ea70c8821f4e}{\+\_\+\+V\+A\+L2\+F\+LD}(field,  value)~(((uint32\+\_\+t)(value) $<$$<$ field \#\# \+\_\+\+Pos) \& field \#\# \+\_\+\+Msk)
\begin{DoxyCompactList}\small\item\em Mask and shift a bit field value for use in a register bit range. \end{DoxyCompactList}\item 
\#define \hyperlink{group___c_m_s_i_s__core__bitfield_ga139b6e261c981f014f386927ca4a8444}{\+\_\+\+F\+L\+D2\+V\+AL}(field,  value)~(((uint32\+\_\+t)(value) \& field \#\# \+\_\+\+Msk) $>$$>$ field \#\# \+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em Mask and shift a register value to extract a bit filed value. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
Macros for use with bit field definitions (xxx\+\_\+\+Pos, xxx\+\_\+\+Msk). 



\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___c_m_s_i_s__core__bitfield_ga139b6e261c981f014f386927ca4a8444}\label{group___c_m_s_i_s__core__bitfield_ga139b6e261c981f014f386927ca4a8444}} 
\index{Core register bit field macros@{Core register bit field macros}!\+\_\+\+F\+L\+D2\+V\+AL@{\+\_\+\+F\+L\+D2\+V\+AL}}
\index{\+\_\+\+F\+L\+D2\+V\+AL@{\+\_\+\+F\+L\+D2\+V\+AL}!Core register bit field macros@{Core register bit field macros}}
\subsubsection{\texorpdfstring{\+\_\+\+F\+L\+D2\+V\+AL}{\_FLD2VAL}\hspace{0.1cm}{\footnotesize\ttfamily [1/13]}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+L\+D2\+V\+AL(\begin{DoxyParamCaption}\item[{}]{field,  }\item[{}]{value }\end{DoxyParamCaption})~(((uint32\+\_\+t)(value) \& field \#\# \+\_\+\+Msk) $>$$>$ field \#\# \+\_\+\+Pos)}



Mask and shift a register value to extract a bit filed value. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em field} & Name of the register bit field. \\
\hline
\mbox{\tt in}  & {\em value} & Value of register. This parameter is interpreted as an uint32\+\_\+t type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Masked and shifted bit field value. 
\end{DoxyReturn}


Definition at line 521 of file core\+\_\+cm0.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s__core__bitfield_ga139b6e261c981f014f386927ca4a8444}\label{group___c_m_s_i_s__core__bitfield_ga139b6e261c981f014f386927ca4a8444}} 
\index{Core register bit field macros@{Core register bit field macros}!\+\_\+\+F\+L\+D2\+V\+AL@{\+\_\+\+F\+L\+D2\+V\+AL}}
\index{\+\_\+\+F\+L\+D2\+V\+AL@{\+\_\+\+F\+L\+D2\+V\+AL}!Core register bit field macros@{Core register bit field macros}}
\subsubsection{\texorpdfstring{\+\_\+\+F\+L\+D2\+V\+AL}{\_FLD2VAL}\hspace{0.1cm}{\footnotesize\ttfamily [2/13]}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+L\+D2\+V\+AL(\begin{DoxyParamCaption}\item[{}]{field,  }\item[{}]{value }\end{DoxyParamCaption})~(((uint32\+\_\+t)(value) \& field \#\# \+\_\+\+Msk) $>$$>$ field \#\# \+\_\+\+Pos)}



Mask and shift a register value to extract a bit filed value. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em field} & Name of the register bit field. \\
\hline
\mbox{\tt in}  & {\em value} & Value of register. This parameter is interpreted as an uint32\+\_\+t type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Masked and shifted bit field value. 
\end{DoxyReturn}


Definition at line 547 of file core\+\_\+cm1.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s__core__bitfield_ga139b6e261c981f014f386927ca4a8444}\label{group___c_m_s_i_s__core__bitfield_ga139b6e261c981f014f386927ca4a8444}} 
\index{Core register bit field macros@{Core register bit field macros}!\+\_\+\+F\+L\+D2\+V\+AL@{\+\_\+\+F\+L\+D2\+V\+AL}}
\index{\+\_\+\+F\+L\+D2\+V\+AL@{\+\_\+\+F\+L\+D2\+V\+AL}!Core register bit field macros@{Core register bit field macros}}
\subsubsection{\texorpdfstring{\+\_\+\+F\+L\+D2\+V\+AL}{\_FLD2VAL}\hspace{0.1cm}{\footnotesize\ttfamily [3/13]}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+L\+D2\+V\+AL(\begin{DoxyParamCaption}\item[{}]{field,  }\item[{}]{value }\end{DoxyParamCaption})~(((uint32\+\_\+t)(value) \& field \#\# \+\_\+\+Msk) $>$$>$ field \#\# \+\_\+\+Pos)}



Mask and shift a register value to extract a bit filed value. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em field} & Name of the register bit field. \\
\hline
\mbox{\tt in}  & {\em value} & Value of register. This parameter is interpreted as an uint32\+\_\+t type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Masked and shifted bit field value. 
\end{DoxyReturn}


Definition at line 635 of file core\+\_\+cm0plus.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s__core__bitfield_ga139b6e261c981f014f386927ca4a8444}\label{group___c_m_s_i_s__core__bitfield_ga139b6e261c981f014f386927ca4a8444}} 
\index{Core register bit field macros@{Core register bit field macros}!\+\_\+\+F\+L\+D2\+V\+AL@{\+\_\+\+F\+L\+D2\+V\+AL}}
\index{\+\_\+\+F\+L\+D2\+V\+AL@{\+\_\+\+F\+L\+D2\+V\+AL}!Core register bit field macros@{Core register bit field macros}}
\subsubsection{\texorpdfstring{\+\_\+\+F\+L\+D2\+V\+AL}{\_FLD2VAL}\hspace{0.1cm}{\footnotesize\ttfamily [4/13]}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+L\+D2\+V\+AL(\begin{DoxyParamCaption}\item[{}]{field,  }\item[{}]{value }\end{DoxyParamCaption})~(((uint32\+\_\+t)(value) \& field \#\# \+\_\+\+Msk) $>$$>$ field \#\# \+\_\+\+Pos)}



Mask and shift a register value to extract a bit filed value. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em field} & Name of the register bit field. \\
\hline
\mbox{\tt in}  & {\em value} & Value of register. This parameter is interpreted as an uint32\+\_\+t type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Masked and shifted bit field value. 
\end{DoxyReturn}


Definition at line 644 of file core\+\_\+sc000.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s__core__bitfield_ga139b6e261c981f014f386927ca4a8444}\label{group___c_m_s_i_s__core__bitfield_ga139b6e261c981f014f386927ca4a8444}} 
\index{Core register bit field macros@{Core register bit field macros}!\+\_\+\+F\+L\+D2\+V\+AL@{\+\_\+\+F\+L\+D2\+V\+AL}}
\index{\+\_\+\+F\+L\+D2\+V\+AL@{\+\_\+\+F\+L\+D2\+V\+AL}!Core register bit field macros@{Core register bit field macros}}
\subsubsection{\texorpdfstring{\+\_\+\+F\+L\+D2\+V\+AL}{\_FLD2VAL}\hspace{0.1cm}{\footnotesize\ttfamily [5/13]}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+L\+D2\+V\+AL(\begin{DoxyParamCaption}\item[{}]{field,  }\item[{}]{value }\end{DoxyParamCaption})~(((uint32\+\_\+t)(value) \& field \#\# \+\_\+\+Msk) $>$$>$ field \#\# \+\_\+\+Pos)}



Mask and shift a register value to extract a bit filed value. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em field} & Name of the register bit field. \\
\hline
\mbox{\tt in}  & {\em value} & Value of register. This parameter is interpreted as an uint32\+\_\+t type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Masked and shifted bit field value. 
\end{DoxyReturn}


Definition at line 1100 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s__core__bitfield_ga139b6e261c981f014f386927ca4a8444}\label{group___c_m_s_i_s__core__bitfield_ga139b6e261c981f014f386927ca4a8444}} 
\index{Core register bit field macros@{Core register bit field macros}!\+\_\+\+F\+L\+D2\+V\+AL@{\+\_\+\+F\+L\+D2\+V\+AL}}
\index{\+\_\+\+F\+L\+D2\+V\+AL@{\+\_\+\+F\+L\+D2\+V\+AL}!Core register bit field macros@{Core register bit field macros}}
\subsubsection{\texorpdfstring{\+\_\+\+F\+L\+D2\+V\+AL}{\_FLD2VAL}\hspace{0.1cm}{\footnotesize\ttfamily [6/13]}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+L\+D2\+V\+AL(\begin{DoxyParamCaption}\item[{}]{field,  }\item[{}]{value }\end{DoxyParamCaption})~(((uint32\+\_\+t)(value) \& field \#\# \+\_\+\+Msk) $>$$>$ field \#\# \+\_\+\+Pos)}



Mask and shift a register value to extract a bit filed value. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em field} & Name of the register bit field. \\
\hline
\mbox{\tt in}  & {\em value} & Value of register. This parameter is interpreted as an uint32\+\_\+t type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Masked and shifted bit field value. 
\end{DoxyReturn}


Definition at line 1175 of file core\+\_\+cm23.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s__core__bitfield_ga139b6e261c981f014f386927ca4a8444}\label{group___c_m_s_i_s__core__bitfield_ga139b6e261c981f014f386927ca4a8444}} 
\index{Core register bit field macros@{Core register bit field macros}!\+\_\+\+F\+L\+D2\+V\+AL@{\+\_\+\+F\+L\+D2\+V\+AL}}
\index{\+\_\+\+F\+L\+D2\+V\+AL@{\+\_\+\+F\+L\+D2\+V\+AL}!Core register bit field macros@{Core register bit field macros}}
\subsubsection{\texorpdfstring{\+\_\+\+F\+L\+D2\+V\+AL}{\_FLD2VAL}\hspace{0.1cm}{\footnotesize\ttfamily [7/13]}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+L\+D2\+V\+AL(\begin{DoxyParamCaption}\item[{}]{field,  }\item[{}]{value }\end{DoxyParamCaption})~(((uint32\+\_\+t)(value) \& field \#\# \+\_\+\+Msk) $>$$>$ field \#\# \+\_\+\+Pos)}



Mask and shift a register value to extract a bit filed value. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em field} & Name of the register bit field. \\
\hline
\mbox{\tt in}  & {\em value} & Value of register. This parameter is interpreted as an uint32\+\_\+t type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Masked and shifted bit field value. 
\end{DoxyReturn}


Definition at line 1350 of file core\+\_\+sc300.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s__core__bitfield_ga139b6e261c981f014f386927ca4a8444}\label{group___c_m_s_i_s__core__bitfield_ga139b6e261c981f014f386927ca4a8444}} 
\index{Core register bit field macros@{Core register bit field macros}!\+\_\+\+F\+L\+D2\+V\+AL@{\+\_\+\+F\+L\+D2\+V\+AL}}
\index{\+\_\+\+F\+L\+D2\+V\+AL@{\+\_\+\+F\+L\+D2\+V\+AL}!Core register bit field macros@{Core register bit field macros}}
\subsubsection{\texorpdfstring{\+\_\+\+F\+L\+D2\+V\+AL}{\_FLD2VAL}\hspace{0.1cm}{\footnotesize\ttfamily [8/13]}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+L\+D2\+V\+AL(\begin{DoxyParamCaption}\item[{}]{field,  }\item[{}]{value }\end{DoxyParamCaption})~(((uint32\+\_\+t)(value) \& field \#\# \+\_\+\+Msk) $>$$>$ field \#\# \+\_\+\+Pos)}



Mask and shift a register value to extract a bit filed value. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em field} & Name of the register bit field. \\
\hline
\mbox{\tt in}  & {\em value} & Value of register. This parameter is interpreted as an uint32\+\_\+t type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Masked and shifted bit field value. 
\end{DoxyReturn}


Definition at line 1370 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s__core__bitfield_ga139b6e261c981f014f386927ca4a8444}\label{group___c_m_s_i_s__core__bitfield_ga139b6e261c981f014f386927ca4a8444}} 
\index{Core register bit field macros@{Core register bit field macros}!\+\_\+\+F\+L\+D2\+V\+AL@{\+\_\+\+F\+L\+D2\+V\+AL}}
\index{\+\_\+\+F\+L\+D2\+V\+AL@{\+\_\+\+F\+L\+D2\+V\+AL}!Core register bit field macros@{Core register bit field macros}}
\subsubsection{\texorpdfstring{\+\_\+\+F\+L\+D2\+V\+AL}{\_FLD2VAL}\hspace{0.1cm}{\footnotesize\ttfamily [9/13]}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+L\+D2\+V\+AL(\begin{DoxyParamCaption}\item[{}]{field,  }\item[{}]{value }\end{DoxyParamCaption})~(((uint32\+\_\+t)(value) \& field \#\# \+\_\+\+Msk) $>$$>$ field \#\# \+\_\+\+Pos)}



Mask and shift a register value to extract a bit filed value. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em field} & Name of the register bit field. \\
\hline
\mbox{\tt in}  & {\em value} & Value of register. This parameter is interpreted as an uint32\+\_\+t type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Masked and shifted bit field value. 
\end{DoxyReturn}


Definition at line 1541 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s__core__bitfield_ga139b6e261c981f014f386927ca4a8444}\label{group___c_m_s_i_s__core__bitfield_ga139b6e261c981f014f386927ca4a8444}} 
\index{Core register bit field macros@{Core register bit field macros}!\+\_\+\+F\+L\+D2\+V\+AL@{\+\_\+\+F\+L\+D2\+V\+AL}}
\index{\+\_\+\+F\+L\+D2\+V\+AL@{\+\_\+\+F\+L\+D2\+V\+AL}!Core register bit field macros@{Core register bit field macros}}
\subsubsection{\texorpdfstring{\+\_\+\+F\+L\+D2\+V\+AL}{\_FLD2VAL}\hspace{0.1cm}{\footnotesize\ttfamily [10/13]}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+L\+D2\+V\+AL(\begin{DoxyParamCaption}\item[{}]{field,  }\item[{}]{value }\end{DoxyParamCaption})~(((uint32\+\_\+t)(value) \& field \#\# \+\_\+\+Msk) $>$$>$ field \#\# \+\_\+\+Pos)}



Mask and shift a register value to extract a bit filed value. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em field} & Name of the register bit field. \\
\hline
\mbox{\tt in}  & {\em value} & Value of register. This parameter is interpreted as an uint32\+\_\+t type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Masked and shifted bit field value. 
\end{DoxyReturn}


Definition at line 1749 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s__core__bitfield_ga139b6e261c981f014f386927ca4a8444}\label{group___c_m_s_i_s__core__bitfield_ga139b6e261c981f014f386927ca4a8444}} 
\index{Core register bit field macros@{Core register bit field macros}!\+\_\+\+F\+L\+D2\+V\+AL@{\+\_\+\+F\+L\+D2\+V\+AL}}
\index{\+\_\+\+F\+L\+D2\+V\+AL@{\+\_\+\+F\+L\+D2\+V\+AL}!Core register bit field macros@{Core register bit field macros}}
\subsubsection{\texorpdfstring{\+\_\+\+F\+L\+D2\+V\+AL}{\_FLD2VAL}\hspace{0.1cm}{\footnotesize\ttfamily [11/13]}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+L\+D2\+V\+AL(\begin{DoxyParamCaption}\item[{}]{field,  }\item[{}]{value }\end{DoxyParamCaption})~(((uint32\+\_\+t)(value) \& field \#\# \+\_\+\+Msk) $>$$>$ field \#\# \+\_\+\+Pos)}



Mask and shift a register value to extract a bit filed value. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em field} & Name of the register bit field. \\
\hline
\mbox{\tt in}  & {\em value} & Value of register. This parameter is interpreted as an uint32\+\_\+t type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Masked and shifted bit field value. 
\end{DoxyReturn}


Definition at line 1940 of file core\+\_\+cm35p.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s__core__bitfield_ga139b6e261c981f014f386927ca4a8444}\label{group___c_m_s_i_s__core__bitfield_ga139b6e261c981f014f386927ca4a8444}} 
\index{Core register bit field macros@{Core register bit field macros}!\+\_\+\+F\+L\+D2\+V\+AL@{\+\_\+\+F\+L\+D2\+V\+AL}}
\index{\+\_\+\+F\+L\+D2\+V\+AL@{\+\_\+\+F\+L\+D2\+V\+AL}!Core register bit field macros@{Core register bit field macros}}
\subsubsection{\texorpdfstring{\+\_\+\+F\+L\+D2\+V\+AL}{\_FLD2VAL}\hspace{0.1cm}{\footnotesize\ttfamily [12/13]}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+L\+D2\+V\+AL(\begin{DoxyParamCaption}\item[{}]{field,  }\item[{}]{value }\end{DoxyParamCaption})~(((uint32\+\_\+t)(value) \& field \#\# \+\_\+\+Msk) $>$$>$ field \#\# \+\_\+\+Pos)}



Mask and shift a register value to extract a bit filed value. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em field} & Name of the register bit field. \\
\hline
\mbox{\tt in}  & {\em value} & Value of register. This parameter is interpreted as an uint32\+\_\+t type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Masked and shifted bit field value. 
\end{DoxyReturn}


Definition at line 1960 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s__core__bitfield_ga139b6e261c981f014f386927ca4a8444}\label{group___c_m_s_i_s__core__bitfield_ga139b6e261c981f014f386927ca4a8444}} 
\index{Core register bit field macros@{Core register bit field macros}!\+\_\+\+F\+L\+D2\+V\+AL@{\+\_\+\+F\+L\+D2\+V\+AL}}
\index{\+\_\+\+F\+L\+D2\+V\+AL@{\+\_\+\+F\+L\+D2\+V\+AL}!Core register bit field macros@{Core register bit field macros}}
\subsubsection{\texorpdfstring{\+\_\+\+F\+L\+D2\+V\+AL}{\_FLD2VAL}\hspace{0.1cm}{\footnotesize\ttfamily [13/13]}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+L\+D2\+V\+AL(\begin{DoxyParamCaption}\item[{}]{field,  }\item[{}]{value }\end{DoxyParamCaption})~(((uint32\+\_\+t)(value) \& field \#\# \+\_\+\+Msk) $>$$>$ field \#\# \+\_\+\+Pos)}



Mask and shift a register value to extract a bit filed value. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em field} & Name of the register bit field. \\
\hline
\mbox{\tt in}  & {\em value} & Value of register. This parameter is interpreted as an uint32\+\_\+t type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Masked and shifted bit field value. 
\end{DoxyReturn}


Definition at line 2035 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s__core__bitfield_ga286e3b913dbd236c7f48ea70c8821f4e}\label{group___c_m_s_i_s__core__bitfield_ga286e3b913dbd236c7f48ea70c8821f4e}} 
\index{Core register bit field macros@{Core register bit field macros}!\+\_\+\+V\+A\+L2\+F\+LD@{\+\_\+\+V\+A\+L2\+F\+LD}}
\index{\+\_\+\+V\+A\+L2\+F\+LD@{\+\_\+\+V\+A\+L2\+F\+LD}!Core register bit field macros@{Core register bit field macros}}
\subsubsection{\texorpdfstring{\+\_\+\+V\+A\+L2\+F\+LD}{\_VAL2FLD}\hspace{0.1cm}{\footnotesize\ttfamily [1/13]}}
{\footnotesize\ttfamily \#define \+\_\+\+V\+A\+L2\+F\+LD(\begin{DoxyParamCaption}\item[{}]{field,  }\item[{}]{value }\end{DoxyParamCaption})~(((uint32\+\_\+t)(value) $<$$<$ field \#\# \+\_\+\+Pos) \& field \#\# \+\_\+\+Msk)}



Mask and shift a bit field value for use in a register bit range. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em field} & Name of the register bit field. \\
\hline
\mbox{\tt in}  & {\em value} & Value of the bit field. This parameter is interpreted as an uint32\+\_\+t type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Masked and shifted value. 
\end{DoxyReturn}


Definition at line 513 of file core\+\_\+cm0.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s__core__bitfield_ga286e3b913dbd236c7f48ea70c8821f4e}\label{group___c_m_s_i_s__core__bitfield_ga286e3b913dbd236c7f48ea70c8821f4e}} 
\index{Core register bit field macros@{Core register bit field macros}!\+\_\+\+V\+A\+L2\+F\+LD@{\+\_\+\+V\+A\+L2\+F\+LD}}
\index{\+\_\+\+V\+A\+L2\+F\+LD@{\+\_\+\+V\+A\+L2\+F\+LD}!Core register bit field macros@{Core register bit field macros}}
\subsubsection{\texorpdfstring{\+\_\+\+V\+A\+L2\+F\+LD}{\_VAL2FLD}\hspace{0.1cm}{\footnotesize\ttfamily [2/13]}}
{\footnotesize\ttfamily \#define \+\_\+\+V\+A\+L2\+F\+LD(\begin{DoxyParamCaption}\item[{}]{field,  }\item[{}]{value }\end{DoxyParamCaption})~(((uint32\+\_\+t)(value) $<$$<$ field \#\# \+\_\+\+Pos) \& field \#\# \+\_\+\+Msk)}



Mask and shift a bit field value for use in a register bit range. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em field} & Name of the register bit field. \\
\hline
\mbox{\tt in}  & {\em value} & Value of the bit field. This parameter is interpreted as an uint32\+\_\+t type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Masked and shifted value. 
\end{DoxyReturn}


Definition at line 539 of file core\+\_\+cm1.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s__core__bitfield_ga286e3b913dbd236c7f48ea70c8821f4e}\label{group___c_m_s_i_s__core__bitfield_ga286e3b913dbd236c7f48ea70c8821f4e}} 
\index{Core register bit field macros@{Core register bit field macros}!\+\_\+\+V\+A\+L2\+F\+LD@{\+\_\+\+V\+A\+L2\+F\+LD}}
\index{\+\_\+\+V\+A\+L2\+F\+LD@{\+\_\+\+V\+A\+L2\+F\+LD}!Core register bit field macros@{Core register bit field macros}}
\subsubsection{\texorpdfstring{\+\_\+\+V\+A\+L2\+F\+LD}{\_VAL2FLD}\hspace{0.1cm}{\footnotesize\ttfamily [3/13]}}
{\footnotesize\ttfamily \#define \+\_\+\+V\+A\+L2\+F\+LD(\begin{DoxyParamCaption}\item[{}]{field,  }\item[{}]{value }\end{DoxyParamCaption})~(((uint32\+\_\+t)(value) $<$$<$ field \#\# \+\_\+\+Pos) \& field \#\# \+\_\+\+Msk)}



Mask and shift a bit field value for use in a register bit range. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em field} & Name of the register bit field. \\
\hline
\mbox{\tt in}  & {\em value} & Value of the bit field. This parameter is interpreted as an uint32\+\_\+t type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Masked and shifted value. 
\end{DoxyReturn}


Definition at line 627 of file core\+\_\+cm0plus.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s__core__bitfield_ga286e3b913dbd236c7f48ea70c8821f4e}\label{group___c_m_s_i_s__core__bitfield_ga286e3b913dbd236c7f48ea70c8821f4e}} 
\index{Core register bit field macros@{Core register bit field macros}!\+\_\+\+V\+A\+L2\+F\+LD@{\+\_\+\+V\+A\+L2\+F\+LD}}
\index{\+\_\+\+V\+A\+L2\+F\+LD@{\+\_\+\+V\+A\+L2\+F\+LD}!Core register bit field macros@{Core register bit field macros}}
\subsubsection{\texorpdfstring{\+\_\+\+V\+A\+L2\+F\+LD}{\_VAL2FLD}\hspace{0.1cm}{\footnotesize\ttfamily [4/13]}}
{\footnotesize\ttfamily \#define \+\_\+\+V\+A\+L2\+F\+LD(\begin{DoxyParamCaption}\item[{}]{field,  }\item[{}]{value }\end{DoxyParamCaption})~(((uint32\+\_\+t)(value) $<$$<$ field \#\# \+\_\+\+Pos) \& field \#\# \+\_\+\+Msk)}



Mask and shift a bit field value for use in a register bit range. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em field} & Name of the register bit field. \\
\hline
\mbox{\tt in}  & {\em value} & Value of the bit field. This parameter is interpreted as an uint32\+\_\+t type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Masked and shifted value. 
\end{DoxyReturn}


Definition at line 636 of file core\+\_\+sc000.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s__core__bitfield_ga286e3b913dbd236c7f48ea70c8821f4e}\label{group___c_m_s_i_s__core__bitfield_ga286e3b913dbd236c7f48ea70c8821f4e}} 
\index{Core register bit field macros@{Core register bit field macros}!\+\_\+\+V\+A\+L2\+F\+LD@{\+\_\+\+V\+A\+L2\+F\+LD}}
\index{\+\_\+\+V\+A\+L2\+F\+LD@{\+\_\+\+V\+A\+L2\+F\+LD}!Core register bit field macros@{Core register bit field macros}}
\subsubsection{\texorpdfstring{\+\_\+\+V\+A\+L2\+F\+LD}{\_VAL2FLD}\hspace{0.1cm}{\footnotesize\ttfamily [5/13]}}
{\footnotesize\ttfamily \#define \+\_\+\+V\+A\+L2\+F\+LD(\begin{DoxyParamCaption}\item[{}]{field,  }\item[{}]{value }\end{DoxyParamCaption})~(((uint32\+\_\+t)(value) $<$$<$ field \#\# \+\_\+\+Pos) \& field \#\# \+\_\+\+Msk)}



Mask and shift a bit field value for use in a register bit range. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em field} & Name of the register bit field. \\
\hline
\mbox{\tt in}  & {\em value} & Value of the bit field. This parameter is interpreted as an uint32\+\_\+t type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Masked and shifted value. 
\end{DoxyReturn}


Definition at line 1092 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s__core__bitfield_ga286e3b913dbd236c7f48ea70c8821f4e}\label{group___c_m_s_i_s__core__bitfield_ga286e3b913dbd236c7f48ea70c8821f4e}} 
\index{Core register bit field macros@{Core register bit field macros}!\+\_\+\+V\+A\+L2\+F\+LD@{\+\_\+\+V\+A\+L2\+F\+LD}}
\index{\+\_\+\+V\+A\+L2\+F\+LD@{\+\_\+\+V\+A\+L2\+F\+LD}!Core register bit field macros@{Core register bit field macros}}
\subsubsection{\texorpdfstring{\+\_\+\+V\+A\+L2\+F\+LD}{\_VAL2FLD}\hspace{0.1cm}{\footnotesize\ttfamily [6/13]}}
{\footnotesize\ttfamily \#define \+\_\+\+V\+A\+L2\+F\+LD(\begin{DoxyParamCaption}\item[{}]{field,  }\item[{}]{value }\end{DoxyParamCaption})~(((uint32\+\_\+t)(value) $<$$<$ field \#\# \+\_\+\+Pos) \& field \#\# \+\_\+\+Msk)}



Mask and shift a bit field value for use in a register bit range. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em field} & Name of the register bit field. \\
\hline
\mbox{\tt in}  & {\em value} & Value of the bit field. This parameter is interpreted as an uint32\+\_\+t type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Masked and shifted value. 
\end{DoxyReturn}


Definition at line 1167 of file core\+\_\+cm23.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s__core__bitfield_ga286e3b913dbd236c7f48ea70c8821f4e}\label{group___c_m_s_i_s__core__bitfield_ga286e3b913dbd236c7f48ea70c8821f4e}} 
\index{Core register bit field macros@{Core register bit field macros}!\+\_\+\+V\+A\+L2\+F\+LD@{\+\_\+\+V\+A\+L2\+F\+LD}}
\index{\+\_\+\+V\+A\+L2\+F\+LD@{\+\_\+\+V\+A\+L2\+F\+LD}!Core register bit field macros@{Core register bit field macros}}
\subsubsection{\texorpdfstring{\+\_\+\+V\+A\+L2\+F\+LD}{\_VAL2FLD}\hspace{0.1cm}{\footnotesize\ttfamily [7/13]}}
{\footnotesize\ttfamily \#define \+\_\+\+V\+A\+L2\+F\+LD(\begin{DoxyParamCaption}\item[{}]{field,  }\item[{}]{value }\end{DoxyParamCaption})~(((uint32\+\_\+t)(value) $<$$<$ field \#\# \+\_\+\+Pos) \& field \#\# \+\_\+\+Msk)}



Mask and shift a bit field value for use in a register bit range. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em field} & Name of the register bit field. \\
\hline
\mbox{\tt in}  & {\em value} & Value of the bit field. This parameter is interpreted as an uint32\+\_\+t type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Masked and shifted value. 
\end{DoxyReturn}


Definition at line 1342 of file core\+\_\+sc300.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s__core__bitfield_ga286e3b913dbd236c7f48ea70c8821f4e}\label{group___c_m_s_i_s__core__bitfield_ga286e3b913dbd236c7f48ea70c8821f4e}} 
\index{Core register bit field macros@{Core register bit field macros}!\+\_\+\+V\+A\+L2\+F\+LD@{\+\_\+\+V\+A\+L2\+F\+LD}}
\index{\+\_\+\+V\+A\+L2\+F\+LD@{\+\_\+\+V\+A\+L2\+F\+LD}!Core register bit field macros@{Core register bit field macros}}
\subsubsection{\texorpdfstring{\+\_\+\+V\+A\+L2\+F\+LD}{\_VAL2FLD}\hspace{0.1cm}{\footnotesize\ttfamily [8/13]}}
{\footnotesize\ttfamily \#define \+\_\+\+V\+A\+L2\+F\+LD(\begin{DoxyParamCaption}\item[{}]{field,  }\item[{}]{value }\end{DoxyParamCaption})~(((uint32\+\_\+t)(value) $<$$<$ field \#\# \+\_\+\+Pos) \& field \#\# \+\_\+\+Msk)}



Mask and shift a bit field value for use in a register bit range. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em field} & Name of the register bit field. \\
\hline
\mbox{\tt in}  & {\em value} & Value of the bit field. This parameter is interpreted as an uint32\+\_\+t type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Masked and shifted value. 
\end{DoxyReturn}


Definition at line 1362 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s__core__bitfield_ga286e3b913dbd236c7f48ea70c8821f4e}\label{group___c_m_s_i_s__core__bitfield_ga286e3b913dbd236c7f48ea70c8821f4e}} 
\index{Core register bit field macros@{Core register bit field macros}!\+\_\+\+V\+A\+L2\+F\+LD@{\+\_\+\+V\+A\+L2\+F\+LD}}
\index{\+\_\+\+V\+A\+L2\+F\+LD@{\+\_\+\+V\+A\+L2\+F\+LD}!Core register bit field macros@{Core register bit field macros}}
\subsubsection{\texorpdfstring{\+\_\+\+V\+A\+L2\+F\+LD}{\_VAL2FLD}\hspace{0.1cm}{\footnotesize\ttfamily [9/13]}}
{\footnotesize\ttfamily \#define \+\_\+\+V\+A\+L2\+F\+LD(\begin{DoxyParamCaption}\item[{}]{field,  }\item[{}]{value }\end{DoxyParamCaption})~(((uint32\+\_\+t)(value) $<$$<$ field \#\# \+\_\+\+Pos) \& field \#\# \+\_\+\+Msk)}



Mask and shift a bit field value for use in a register bit range. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em field} & Name of the register bit field. \\
\hline
\mbox{\tt in}  & {\em value} & Value of the bit field. This parameter is interpreted as an uint32\+\_\+t type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Masked and shifted value. 
\end{DoxyReturn}


Definition at line 1533 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s__core__bitfield_ga286e3b913dbd236c7f48ea70c8821f4e}\label{group___c_m_s_i_s__core__bitfield_ga286e3b913dbd236c7f48ea70c8821f4e}} 
\index{Core register bit field macros@{Core register bit field macros}!\+\_\+\+V\+A\+L2\+F\+LD@{\+\_\+\+V\+A\+L2\+F\+LD}}
\index{\+\_\+\+V\+A\+L2\+F\+LD@{\+\_\+\+V\+A\+L2\+F\+LD}!Core register bit field macros@{Core register bit field macros}}
\subsubsection{\texorpdfstring{\+\_\+\+V\+A\+L2\+F\+LD}{\_VAL2FLD}\hspace{0.1cm}{\footnotesize\ttfamily [10/13]}}
{\footnotesize\ttfamily \#define \+\_\+\+V\+A\+L2\+F\+LD(\begin{DoxyParamCaption}\item[{}]{field,  }\item[{}]{value }\end{DoxyParamCaption})~(((uint32\+\_\+t)(value) $<$$<$ field \#\# \+\_\+\+Pos) \& field \#\# \+\_\+\+Msk)}



Mask and shift a bit field value for use in a register bit range. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em field} & Name of the register bit field. \\
\hline
\mbox{\tt in}  & {\em value} & Value of the bit field. This parameter is interpreted as an uint32\+\_\+t type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Masked and shifted value. 
\end{DoxyReturn}


Definition at line 1741 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s__core__bitfield_ga286e3b913dbd236c7f48ea70c8821f4e}\label{group___c_m_s_i_s__core__bitfield_ga286e3b913dbd236c7f48ea70c8821f4e}} 
\index{Core register bit field macros@{Core register bit field macros}!\+\_\+\+V\+A\+L2\+F\+LD@{\+\_\+\+V\+A\+L2\+F\+LD}}
\index{\+\_\+\+V\+A\+L2\+F\+LD@{\+\_\+\+V\+A\+L2\+F\+LD}!Core register bit field macros@{Core register bit field macros}}
\subsubsection{\texorpdfstring{\+\_\+\+V\+A\+L2\+F\+LD}{\_VAL2FLD}\hspace{0.1cm}{\footnotesize\ttfamily [11/13]}}
{\footnotesize\ttfamily \#define \+\_\+\+V\+A\+L2\+F\+LD(\begin{DoxyParamCaption}\item[{}]{field,  }\item[{}]{value }\end{DoxyParamCaption})~(((uint32\+\_\+t)(value) $<$$<$ field \#\# \+\_\+\+Pos) \& field \#\# \+\_\+\+Msk)}



Mask and shift a bit field value for use in a register bit range. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em field} & Name of the register bit field. \\
\hline
\mbox{\tt in}  & {\em value} & Value of the bit field. This parameter is interpreted as an uint32\+\_\+t type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Masked and shifted value. 
\end{DoxyReturn}


Definition at line 1932 of file core\+\_\+cm35p.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s__core__bitfield_ga286e3b913dbd236c7f48ea70c8821f4e}\label{group___c_m_s_i_s__core__bitfield_ga286e3b913dbd236c7f48ea70c8821f4e}} 
\index{Core register bit field macros@{Core register bit field macros}!\+\_\+\+V\+A\+L2\+F\+LD@{\+\_\+\+V\+A\+L2\+F\+LD}}
\index{\+\_\+\+V\+A\+L2\+F\+LD@{\+\_\+\+V\+A\+L2\+F\+LD}!Core register bit field macros@{Core register bit field macros}}
\subsubsection{\texorpdfstring{\+\_\+\+V\+A\+L2\+F\+LD}{\_VAL2FLD}\hspace{0.1cm}{\footnotesize\ttfamily [12/13]}}
{\footnotesize\ttfamily \#define \+\_\+\+V\+A\+L2\+F\+LD(\begin{DoxyParamCaption}\item[{}]{field,  }\item[{}]{value }\end{DoxyParamCaption})~(((uint32\+\_\+t)(value) $<$$<$ field \#\# \+\_\+\+Pos) \& field \#\# \+\_\+\+Msk)}



Mask and shift a bit field value for use in a register bit range. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em field} & Name of the register bit field. \\
\hline
\mbox{\tt in}  & {\em value} & Value of the bit field. This parameter is interpreted as an uint32\+\_\+t type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Masked and shifted value. 
\end{DoxyReturn}


Definition at line 1952 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s__core__bitfield_ga286e3b913dbd236c7f48ea70c8821f4e}\label{group___c_m_s_i_s__core__bitfield_ga286e3b913dbd236c7f48ea70c8821f4e}} 
\index{Core register bit field macros@{Core register bit field macros}!\+\_\+\+V\+A\+L2\+F\+LD@{\+\_\+\+V\+A\+L2\+F\+LD}}
\index{\+\_\+\+V\+A\+L2\+F\+LD@{\+\_\+\+V\+A\+L2\+F\+LD}!Core register bit field macros@{Core register bit field macros}}
\subsubsection{\texorpdfstring{\+\_\+\+V\+A\+L2\+F\+LD}{\_VAL2FLD}\hspace{0.1cm}{\footnotesize\ttfamily [13/13]}}
{\footnotesize\ttfamily \#define \+\_\+\+V\+A\+L2\+F\+LD(\begin{DoxyParamCaption}\item[{}]{field,  }\item[{}]{value }\end{DoxyParamCaption})~(((uint32\+\_\+t)(value) $<$$<$ field \#\# \+\_\+\+Pos) \& field \#\# \+\_\+\+Msk)}



Mask and shift a bit field value for use in a register bit range. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em field} & Name of the register bit field. \\
\hline
\mbox{\tt in}  & {\em value} & Value of the bit field. This parameter is interpreted as an uint32\+\_\+t type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Masked and shifted value. 
\end{DoxyReturn}


Definition at line 2027 of file core\+\_\+cm33.\+h.

