 
****************************************
Report : area
Design : SYS_TOP
Version: K-2015.06
Date   : Tue Oct 10 10:10:09 2023
****************************************

Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)

Number of ports:                          773
Number of nets:                          2746
Number of cells:                         1947
Number of combinational cells:           1529
Number of sequential cells:               377
Number of macros/black boxes:               0
Number of buf/inv:                        301
Number of references:                      20

Combinational area:              15153.542856
Buf/Inv area:                     1196.703926
Noncombinational area:            8987.634464
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 24141.177320
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ----------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-  Black-
                                  Total       Total    national    national   boxes   Design
--------------------------------  ----------  -------  ----------  ---------  ------  -------------------------------------------------------
SYS_TOP                           24141.1773    100.0     25.8874     0.0000  0.0000  SYS_TOP
FSM                                 897.8221      3.7    690.7229   207.0992  0.0000  SYS_CTRL
RegFile                            6177.6750     25.6   2581.6799  3595.9952  0.0000  RegisterFile
alu                                7163.7497     29.7   1306.1370   440.0858  0.0000  ALU
alu/add_33                          237.6934      1.0    237.6934     0.0000  0.0000  ALU_DW01_add_0
alu/div_36                         2758.1848     11.4   2758.1848     0.0000  0.0000  ALU_DW_div_uns_1
alu/mult_35                        2155.7144      8.9   1914.4909     0.0000  0.0000  ALU_DW02_mult_0
alu/mult_35/FS_1                    241.2235      1.0    241.2235     0.0000  0.0000  ALU_DW01_add_1
alu/sub_34                          265.9342      1.1    265.9342     0.0000  0.0000  ALU_DW01_sub_0
busy_faling                          57.6583      0.2      5.8835    51.7748  0.0000  PULSE_NEG_GEN
clkGate                              44.7146      0.2      0.0000    44.7146  0.0000  CLK_GATE
data_synch                          395.3712      1.6     84.7224   310.6488  0.0000  DATA_SYNC
fifo                               3577.1680     14.8      3.5301     0.0000  0.0000  FIFO
fifo/fifo_rd                        289.4682      1.2    160.0312   129.4370  0.0000  FIFO_Empty
fifo/fifo_w                         303.5886      1.3    172.9749   130.6137  0.0000  FIFO_Full
fifo/mem                           2566.3827     10.6   1210.8243  1355.5583  0.0000  Ram
fifo/read_synch                     207.0992      0.9      0.0000   207.0992  0.0000  Synchronizer_0
fifo/write_synch                    207.0992      0.9      0.0000   207.0992  0.0000  Synchronizer_1
mux_prescale                         88.2525      0.4     88.2525     0.0000  0.0000  custom_mux
pulse_en                             57.6583      0.2      5.8835    51.7748  0.0000  PULSE_GEN_0
pulse_valid                          57.6583      0.2      5.8835    51.7748  0.0000  PULSE_GEN_1
rx                                 2728.7673     11.3      8.2369     0.0000  0.0000  UART_RX
rx/EDGE_U0                          775.4453      3.2    387.1343   388.3110  0.0000  edge_bit_counter_prescalar_width6_bit_width_count3
rx/controller                       781.3288      3.2    521.2781   260.0507  0.0000  FSM_RX_bit_count_width3_edge_cnt_width6_prescale_width6
rx/deserial                         558.9325      2.3    325.9459   232.9866  0.0000  deserializer_edge_width6_scaler_width6_data_width8
rx/par_checker                       57.6583      0.2     30.5942    27.0641  0.0000  parity_chk
rx/sampling                         525.9849      2.2    422.4353   103.5496  0.0000  data_sampling_prescalar_WIDTH6_scaler6
rx/start_checker                      5.8835      0.0      5.8835     0.0000  0.0000  strt_chk
rx/stop_checker                      15.2971      0.1     15.2971     0.0000  0.0000  stp_chk
tx                                 1126.1019      4.7     67.0719     0.0000  0.0000  UART_TX
tx/controller                       163.5613      0.7     84.7224    78.8389  0.0000  FSM
tx/parity                           431.8489      1.8    198.8623   232.9866  0.0000  parityCalc
tx/ser                              463.6198      1.9    178.8584   284.7614  0.0000  serializer
u0                                  803.6861      3.3    383.6042   232.9866  0.0000  ClkDiv_0
u0/add_30                            95.3127      0.4     95.3127     0.0000  0.0000  ClkDiv_0_DW01_inc_1
u0/add_36                            91.7826      0.4     91.7826     0.0000  0.0000  ClkDiv_0_DW01_inc_0
u1                                  803.6861      3.3    383.6042   232.9866  0.0000  ClkDiv_1
u1/add_30                            95.3127      0.4     95.3127     0.0000  0.0000  ClkDiv_1_DW01_inc_1
u1/add_36                            91.7826      0.4     91.7826     0.0000  0.0000  ClkDiv_1_DW01_inc_0
u2                                   51.7748      0.2      0.0000    51.7748  0.0000  RST_SYNC_0
u3                                   51.7748      0.2      0.0000    51.7748  0.0000  RST_SYNC_1
u7                                   31.7709      0.1      5.8835    25.8874  0.0000  PULSE_SAMEZERO_GEN
--------------------------------  ----------  -------  ----------  ---------  ------  -------------------------------------------------------
Total                                                  15153.5429  8987.6345  0.0000

1
