module ALU_8bit(A, B, opcode, Y);
input[7:0] A, B;
input[2:0] opcode;
output reg[9:0] Y;
always @(A, B, opcode)
begin
	case(opcode)
		3'd0: Y= ~(A&B);
		3'd1: Y= (A&B);
		3'd2: Y= ~(A|B);
		3'd3: Y= (A|B);
		3'd4: Y= (A^B);
		3'd5: Y= ~(A^B);
		3'd6: Y= (A+B);
		3'd7: Y= (A-B);
		default: Y= 10'b0;
	endcase
end
endmodule







		
