Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/udagawa/projects/FPGA/ROT_7SEG/T_ROT_7SEG_isim_beh.exe -prj /home/udagawa/projects/FPGA/ROT_7SEG/T_ROT_7SEG_beh.prj work.T_ROT_7SEG work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "/home/udagawa/projects/FPGA/ROT_7SEG/ROT_7SEG.vf" into library work
Analyzing Verilog file "/home/udagawa/projects/FPGA/ROT_7SEG/T_ROT_7SEG.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94692 KB
Fuse CPU Usage: 1810 ms
Compiling module XOR2
Compiling module OR2
Compiling module BUF
Compiling module VCC
Compiling module INV
Compiling module ROT_7SEG
Compiling module T_ROT_7SEG
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 5 sub-compilation(s) to finish...
Compiled 8 Verilog Units
Built simulation executable /home/udagawa/projects/FPGA/ROT_7SEG/T_ROT_7SEG_isim_beh.exe
Fuse Memory Usage: 392752 KB
Fuse CPU Usage: 1830 ms
GCC CPU Usage: 650 ms
