Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> 
Reading design: calculator.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "calculator.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "calculator"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : calculator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/abraham/Desktop/test/calculator/reg_file.vhdl" in Library work.
Architecture behavioral of Entity reg_file is up to date.
Compiling vhdl file "/home/abraham/Desktop/test/calculator/addsub_8bit.vhdl" in Library work.
Architecture structural of Entity addsub_8bit is up to date.
Architecture structural of Entity adder_8bit is up to date.
Architecture structural of Entity full_adder is up to date.
Architecture behavioral of Entity half_adder is up to date.
Compiling vhdl file "/home/abraham/Desktop/test/calculator/clk_filter.vhdl" in Library work.
Architecture structural of Entity clk_filter is up to date.
Architecture behavioral of Entity dff is up to date.
Architecture behavioral of Entity dl is up to date.
Compiling vhdl file "/home/abraham/Desktop/test/calculator/debouncer.vhd" in Library work.
Architecture behavioral of Entity debounce is up to date.
Compiling vhdl file "/home/abraham/Desktop/test/calculator/MOD_32768_counter.vhd" in Library work.
Architecture behavioral of Entity mod_32768_divider is up to date.
Compiling vhdl file "/home/abraham/Desktop/test/calculator/MOD_4_counter.vhd" in Library work.
Architecture behavioral of Entity mod_4_counter is up to date.
Compiling vhdl file "/home/abraham/Desktop/test/calculator/BCD_decoder.vhd" in Library work.
Architecture behavioral of Entity bcd_decoder is up to date.
Compiling vhdl file "/home/abraham/Desktop/test/calculator/calculator.vhdl" in Library work.
Entity <calculator> compiled.
Entity <calculator> (Architecture <structural>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <calculator> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <reg_file> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <addsub_8bit> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <clk_filter> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <Debounce> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MOD_32768_divider> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MOD_4_counter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <BCD_decoder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <adder_8bit> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <dff> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <dl> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <full_adder> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <half_adder> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <calculator> in library <work> (Architecture <structural>).
Entity <calculator> analyzed. Unit <calculator> generated.

Analyzing Entity <reg_file> in library <work> (Architecture <behavioral>).
Entity <reg_file> analyzed. Unit <reg_file> generated.

Analyzing Entity <addsub_8bit> in library <work> (Architecture <structural>).
Entity <addsub_8bit> analyzed. Unit <addsub_8bit> generated.

Analyzing Entity <adder_8bit> in library <work> (Architecture <structural>).
WARNING:Xst:753 - "/home/abraham/Desktop/test/calculator/addsub_8bit.vhdl" line 59: Unconnected output port 'c_out' of component 'full_adder'.
Entity <adder_8bit> analyzed. Unit <adder_8bit> generated.

Analyzing Entity <full_adder> in library <work> (Architecture <structural>).
Entity <full_adder> analyzed. Unit <full_adder> generated.

Analyzing Entity <half_adder> in library <work> (Architecture <behavioral>).
Entity <half_adder> analyzed. Unit <half_adder> generated.

Analyzing Entity <clk_filter> in library <work> (Architecture <structural>).
Entity <clk_filter> analyzed. Unit <clk_filter> generated.

Analyzing Entity <dff> in library <work> (Architecture <behavioral>).
Entity <dff> analyzed. Unit <dff> generated.

Analyzing Entity <dl> in library <work> (Architecture <behavioral>).
Entity <dl> analyzed. Unit <dl> generated.

Analyzing Entity <Debounce> in library <work> (Architecture <behavioral>).
Entity <Debounce> analyzed. Unit <Debounce> generated.

Analyzing Entity <MOD_32768_divider> in library <work> (Architecture <behavioral>).
Entity <MOD_32768_divider> analyzed. Unit <MOD_32768_divider> generated.

Analyzing Entity <MOD_4_counter> in library <work> (Architecture <behavioral>).
Entity <MOD_4_counter> analyzed. Unit <MOD_4_counter> generated.

Analyzing Entity <BCD_decoder> in library <work> (Architecture <behavioral>).
Entity <BCD_decoder> analyzed. Unit <BCD_decoder> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <reg_file>.
    Related source file is "/home/abraham/Desktop/test/calculator/reg_file.vhdl".
    Found 8-bit 4-to-1 multiplexer for signal <RA_data>.
    Found 8-bit 4-to-1 multiplexer for signal <RB_data>.
    Found 8-bit register for signal <R0>.
    Found 8-bit register for signal <R1>.
    Found 8-bit register for signal <R2>.
    Found 8-bit register for signal <R3>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <reg_file> synthesized.


Synthesizing Unit <Debounce>.
    Related source file is "/home/abraham/Desktop/test/calculator/debouncer.vhd".
    Found 1-bit register for signal <f100hz>.
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q2>.
    Found 1-bit register for signal <Q3>.
    Found 27-bit up counter for signal <tmrCntr>.
    Summary:
	inferred   1 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <Debounce> synthesized.


Synthesizing Unit <MOD_32768_divider>.
    Related source file is "/home/abraham/Desktop/test/calculator/MOD_32768_counter.vhd".
    Found 1-bit register for signal <CLK2>.
    Found 15-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <MOD_32768_divider> synthesized.


Synthesizing Unit <MOD_4_counter>.
    Related source file is "/home/abraham/Desktop/test/calculator/MOD_4_counter.vhd".
    Found 2-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <MOD_4_counter> synthesized.


Synthesizing Unit <BCD_decoder>.
    Related source file is "/home/abraham/Desktop/test/calculator/BCD_decoder.vhd".
    Found 16x8-bit ROM for signal <SSD>.
    Summary:
	inferred   1 ROM(s).
Unit <BCD_decoder> synthesized.


Synthesizing Unit <half_adder>.
    Related source file is "/home/abraham/Desktop/test/calculator/addsub_8bit.vhdl".
    Found 1-bit xor2 for signal <sum>.
Unit <half_adder> synthesized.


Synthesizing Unit <dff>.
    Related source file is "/home/abraham/Desktop/test/calculator/clk_filter.vhdl".
    Found 1-bit register for signal <qt>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <dff> synthesized.


Synthesizing Unit <dl>.
    Related source file is "/home/abraham/Desktop/test/calculator/clk_filter.vhdl".
WARNING:Xst:737 - Found 1-bit latch for signal <t>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <dl> synthesized.


Synthesizing Unit <clk_filter>.
    Related source file is "/home/abraham/Desktop/test/calculator/clk_filter.vhdl".
Unit <clk_filter> synthesized.


Synthesizing Unit <full_adder>.
    Related source file is "/home/abraham/Desktop/test/calculator/addsub_8bit.vhdl".
Unit <full_adder> synthesized.


Synthesizing Unit <adder_8bit>.
    Related source file is "/home/abraham/Desktop/test/calculator/addsub_8bit.vhdl".
Unit <adder_8bit> synthesized.


Synthesizing Unit <addsub_8bit>.
    Related source file is "/home/abraham/Desktop/test/calculator/addsub_8bit.vhdl".
Unit <addsub_8bit> synthesized.


Synthesizing Unit <calculator>.
    Related source file is "/home/abraham/Desktop/test/calculator/calculator.vhdl".
WARNING:Xst:653 - Signal <off> is used but never assigned. This sourceless signal will be automatically connected to value 1110.
WARNING:Xst:653 - Signal <neg_sign> is used but never assigned. This sourceless signal will be automatically connected to value 1111.
    Found 1-of-4 decoder for signal <ANODES>.
    Found 4-bit comparator greater for signal <bcd_10$cmp_gt0000> created at line 197.
    Found 4-bit comparator greater for signal <bcd_10$cmp_gt0001> created at line 197.
    Found 4-bit comparator greater for signal <bcd_10$cmp_gt0002> created at line 197.
    Found 4-bit adder for signal <bcd_11_8$add0000> created at line 198.
    Found 4-bit adder for signal <bcd_11_8$add0001> created at line 198.
    Found 4-bit adder for signal <bcd_11_8$add0002> created at line 198.
    Found 4-bit comparator greater for signal <bcd_3$cmp_gt0000> created at line 191.
    Found 4-bit comparator greater for signal <bcd_3$cmp_gt0001> created at line 191.
    Found 4-bit comparator greater for signal <bcd_3$cmp_gt0002> created at line 191.
    Found 4-bit comparator greater for signal <bcd_3$cmp_gt0003> created at line 191.
    Found 4-bit comparator greater for signal <bcd_3$cmp_gt0004> created at line 191.
    Found 4-bit comparator greater for signal <bcd_3$cmp_gt0005> created at line 191.
    Found 4-bit comparator greater for signal <bcd_3$cmp_gt0006> created at line 191.
    Found 4-bit comparator greater for signal <bcd_3$cmp_gt0007> created at line 191.
    Found 4-bit comparator greater for signal <bcd_3$cmp_gt0008> created at line 191.
    Found 4-bit adder for signal <bcd_3_0$add0000> created at line 192.
    Found 4-bit adder for signal <bcd_3_0$add0001> created at line 192.
    Found 4-bit adder for signal <bcd_3_0$add0002> created at line 192.
    Found 4-bit adder for signal <bcd_3_0$add0003> created at line 192.
    Found 4-bit adder for signal <bcd_3_0$add0004> created at line 192.
    Found 4-bit adder for signal <bcd_3_0$add0005> created at line 192.
    Found 4-bit adder for signal <bcd_3_0$add0006> created at line 192.
    Found 4-bit adder for signal <bcd_3_0$add0007> created at line 192.
    Found 4-bit adder for signal <bcd_3_0$add0008> created at line 192.
    Found 4-bit comparator greater for signal <bcd_7$cmp_gt0000> created at line 194.
    Found 4-bit comparator greater for signal <bcd_7$cmp_gt0001> created at line 194.
    Found 4-bit comparator greater for signal <bcd_7$cmp_gt0002> created at line 194.
    Found 4-bit comparator greater for signal <bcd_7$cmp_gt0003> created at line 194.
    Found 4-bit comparator greater for signal <bcd_7$cmp_gt0004> created at line 194.
    Found 4-bit comparator greater for signal <bcd_7$cmp_gt0005> created at line 194.
    Found 4-bit adder for signal <bcd_7_4$add0000> created at line 195.
    Found 4-bit adder for signal <bcd_7_4$add0001> created at line 195.
    Found 4-bit adder for signal <bcd_7_4$add0002> created at line 195.
    Found 4-bit adder for signal <bcd_7_4$add0003> created at line 195.
    Found 4-bit adder for signal <bcd_7_4$add0004> created at line 195.
    Found 4-bit adder for signal <bcd_7_4$add0005> created at line 195.
    Found 1-bit xor2 for signal <cmp_out$xor0000>.
    Found 1-bit xor2 for signal <cmp_out$xor0001>.
    Found 1-bit xor2 for signal <cmp_out$xor0002>.
    Found 1-bit xor2 for signal <cmp_out$xor0003>.
    Found 1-bit xor2 for signal <cmp_out$xor0004>.
    Found 1-bit xor2 for signal <cmp_out$xor0005>.
    Found 1-bit xor2 for signal <cmp_out$xor0006>.
    Found 1-bit xor2 for signal <cmp_out$xor0007>.
    Found 4-bit register for signal <lsd>.
    Found 4-bit register for signal <lsd2>.
    Found 4-bit register for signal <msd>.
    Found 4-bit register for signal <msd2>.
    Found 8-bit comparator greater for signal <msd2$cmp_gt0000> created at line 226.
    Found 8-bit comparator greater for signal <msd2$cmp_gt0001> created at line 230.
    Found 8-bit comparator less for signal <msd2$cmp_lt0000> created at line 209.
    Found 8-bit comparator less for signal <msd2$cmp_lt0001> created at line 213.
    Found 8-bit comparator greatequal for signal <temp$cmp_ge0000> created at line 185.
    Found 9-bit adder for signal <temp$sub0000> created at line 188.
    Found 4-bit 4-to-1 multiplexer for signal <thisBCD>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred  19 Adder/Subtractor(s).
	inferred  23 Comparator(s).
	inferred   4 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <calculator> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 19
 4-bit adder                                           : 18
 9-bit adder                                           : 1
# Counters                                             : 3
 15-bit up counter                                     : 1
 2-bit up counter                                      : 1
 27-bit up counter                                     : 1
# Registers                                            : 16
 1-bit register                                        : 8
 4-bit register                                        : 4
 8-bit register                                        : 4
# Latches                                              : 2
 1-bit latch                                           : 2
# Comparators                                          : 23
 4-bit comparator greater                              : 18
 8-bit comparator greatequal                           : 1
 8-bit comparator greater                              : 2
 8-bit comparator less                                 : 2
# Multiplexers                                         : 3
 4-bit 4-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 2
# Decoders                                             : 1
 1-of-4 decoder                                        : 1
# Xors                                                 : 40
 1-bit xor2                                            : 40

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <msd_1> has a constant value of 1 in block <calculator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <msd_2> has a constant value of 1 in block <calculator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <msd_3> has a constant value of 1 in block <calculator>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 19
 3-bit adder                                           : 3
 4-bit adder                                           : 15
 9-bit adder                                           : 1
# Counters                                             : 3
 15-bit up counter                                     : 1
 2-bit up counter                                      : 1
 27-bit up counter                                     : 1
# Registers                                            : 56
 Flip-Flops                                            : 56
# Latches                                              : 2
 1-bit latch                                           : 2
# Comparators                                          : 23
 4-bit comparator greater                              : 18
 8-bit comparator greatequal                           : 1
 8-bit comparator greater                              : 2
 8-bit comparator less                                 : 2
# Multiplexers                                         : 17
 1-bit 4-to-1 multiplexer                              : 16
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1
# Xors                                                 : 40
 1-bit xor2                                            : 40

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <msd_1> has a constant value of 1 in block <calculator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <msd_2> has a constant value of 1 in block <calculator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <msd_3> has a constant value of 1 in block <calculator>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <calculator> ...
INFO:Xst:2261 - The FF/Latch <msd2_2> in Unit <calculator> is equivalent to the following FF/Latch, which will be removed : <msd2_3> 
INFO:Xst:2261 - The FF/Latch <msd2_2> in Unit <calculator> is equivalent to the following FF/Latch, which will be removed : <msd2_3> 
INFO:Xst:2261 - The FF/Latch <msd2_1> in Unit <calculator> is equivalent to the following 2 FFs/Latches, which will be removed : <msd2_2> <msd2_3> 
INFO:Xst:2261 - The FF/Latch <msd2_1> in Unit <calculator> is equivalent to the following 2 FFs/Latches, which will be removed : <msd2_2> <msd2_3> 

Optimizing unit <reg_file> ...

Optimizing unit <Debounce> ...

Optimizing unit <clk_filter> ...

Optimizing unit <adder_8bit> ...

Optimizing unit <addsub_8bit> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block calculator, actual ratio is 14.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 95
 Flip-Flops                                            : 95

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : calculator.ngr
Top Level Output File Name         : calculator
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 22

Cell Usage :
# BELS                             : 384
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 40
#      LUT2                        : 14
#      LUT2_D                      : 3
#      LUT2_L                      : 3
#      LUT3                        : 61
#      LUT3_D                      : 5
#      LUT3_L                      : 5
#      LUT4                        : 109
#      LUT4_D                      : 9
#      LUT4_L                      : 10
#      MUXCY                       : 47
#      MUXF5                       : 31
#      VCC                         : 1
#      XORCY                       : 42
# FlipFlops/Latches                : 97
#      FD                          : 19
#      FDC                         : 3
#      FDE                         : 44
#      FDR                         : 29
#      LD                          : 2
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 21
#      IBUF                        : 9
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      138  out of    960    14%  
 Number of Slice Flip Flops:             97  out of   1920     5%  
 Number of 4 input LUTs:                262  out of   1920    13%  
 Number of IOs:                          22
 Number of bonded IOBs:                  22  out of     83    26%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------+----------------------------+-------+
Clock Signal                          | Clock buffer(FF name)      | Load  |
--------------------------------------+----------------------------+-------+
filtered_clk1(clk_filter_0/clk_out1:O)| BUFG(*)(msd2_0)            | 43    |
CLK                                   | BUFGP                      | 44    |
FiftyMHzTO1500Hz/CLK2                 | NONE(selector/count_1)     | 2     |
debouncer/f100hz                      | NONE(debouncer/Q3)         | 3     |
debounced_btn(debouncer/db_btn1:O)    | NONE(*)(clk_filter_0/dl0/t)| 5     |
--------------------------------------+----------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------+---------------------------+-------+
Control Signal                          | Buffer(FF name)           | Load  |
----------------------------------------+---------------------------+-------+
clk_filter_0/dl1/t(clk_filter_0/dl1/t:Q)| NONE(clk_filter_0/dff1/qt)| 2     |
clk_filter_0/dl0/t(clk_filter_0/dl0/t:Q)| NONE(clk_filter_0/dff0/qt)| 1     |
----------------------------------------+---------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 14.351ns (Maximum Frequency: 69.682MHz)
   Minimum input arrival time before clock: 19.118ns
   Maximum output required time after clock: 8.070ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'filtered_clk1'
  Clock period: 14.351ns (frequency: 69.682MHz)
  Total number of paths / destination ports: 34032 / 43
-------------------------------------------------------------------------
Delay:               14.351ns (Levels of Logic = 12)
  Source:            reg_file_0/R0_0 (FF)
  Destination:       lsd2_0 (FF)
  Source Clock:      filtered_clk1 rising
  Destination Clock: filtered_clk1 rising

  Data Path: reg_file_0/R0_0 to lsd2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.526  reg_file_0/R0_0 (reg_file_0/R0_0)
     LUT3:I1->O            1   0.704   0.000  reg_file_0/mux_2_f5_F (N130)
     MUXF5:I0->O          14   0.321   1.175  reg_file_0/mux_2_f5 (Madd_temp_sub0000_lut<0>)
     LUT4:I0->O           14   0.704   1.000  bcd_2_mux000511 (N6)
     MUXF5:S->O           12   0.739   0.965  bcd_3_mux0005 (Madd_bcd_7_4_add0003_cy<0>)
     LUT4_D:I3->O          3   0.704   0.535  bcd_2_mux0007311 (N34)
     LUT4:I3->O            1   0.704   0.000  bcd_1_mux0006_f5_F (N140)
     MUXF5:I0->O          12   0.321   0.965  bcd_1_mux0006_f5 (Madd_bcd_3_0_add0007_lut<2>)
     LUT4_D:I3->LO         1   0.704   0.104  Madd_bcd_3_0_add0008_cy<2>1_SW1 (N183)
     LUT4:I3->O            1   0.704   0.424  Madd_bcd_3_0_add0008_cy<2>1 (Madd_bcd_3_0_add0008_cy<2>)
     LUT4:I3->O            1   0.704   0.000  lsd2_mux0003<0>34_SW0_G (N143)
     MUXF5:I1->O           1   0.321   0.424  lsd2_mux0003<0>34_SW0 (N85)
     LUT4:I3->O            1   0.704   0.000  lsd2_mux0003<0>50 (lsd2_mux0003<0>)
     FDE:D                     0.308          lsd2_0
    ----------------------------------------
    Total                     14.351ns (8.233ns logic, 6.118ns route)
                                       (57.4% logic, 42.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 5.179ns (frequency: 193.089MHz)
  Total number of paths / destination ports: 1270 / 72
-------------------------------------------------------------------------
Delay:               5.179ns (Levels of Logic = 8)
  Source:            debouncer/tmrCntr_7 (FF)
  Destination:       debouncer/tmrCntr_26 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: debouncer/tmrCntr_7 to debouncer/tmrCntr_26
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  debouncer/tmrCntr_7 (debouncer/tmrCntr_7)
     LUT3:I0->O            1   0.704   0.000  debouncer/tmrCntr_cmp_eq0000_wg_lut<0> (debouncer/tmrCntr_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  debouncer/tmrCntr_cmp_eq0000_wg_cy<0> (debouncer/tmrCntr_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  debouncer/tmrCntr_cmp_eq0000_wg_cy<1> (debouncer/tmrCntr_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  debouncer/tmrCntr_cmp_eq0000_wg_cy<2> (debouncer/tmrCntr_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  debouncer/tmrCntr_cmp_eq0000_wg_cy<3> (debouncer/tmrCntr_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  debouncer/tmrCntr_cmp_eq0000_wg_cy<4> (debouncer/tmrCntr_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  debouncer/tmrCntr_cmp_eq0000_wg_cy<5> (debouncer/tmrCntr_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O          28   0.331   1.261  debouncer/tmrCntr_cmp_eq0000_wg_cy<6> (debouncer/tmrCntr_cmp_eq0000)
     FDR:R                     0.911          debouncer/tmrCntr_0
    ----------------------------------------
    Total                      5.179ns (3.296ns logic, 1.883ns route)
                                       (63.6% logic, 36.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'FiftyMHzTO1500Hz/CLK2'
  Clock period: 2.682ns (frequency: 372.856MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.682ns (Levels of Logic = 1)
  Source:            selector/count_0 (FF)
  Destination:       selector/count_1 (FF)
  Source Clock:      FiftyMHzTO1500Hz/CLK2 rising
  Destination Clock: FiftyMHzTO1500Hz/CLK2 rising

  Data Path: selector/count_0 to selector/count_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             14   0.591   1.079  selector/count_0 (selector/count_0)
     LUT2:I1->O            1   0.704   0.000  selector/Mcount_count_xor<1>11 (Result<1>1)
     FD:D                      0.308          selector/count_1
    ----------------------------------------
    Total                      2.682ns (1.603ns logic, 1.079ns route)
                                       (59.8% logic, 40.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'debouncer/f100hz'
  Clock period: 1.430ns (frequency: 699.301MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.430ns (Levels of Logic = 0)
  Source:            debouncer/Q2 (FF)
  Destination:       debouncer/Q3 (FF)
  Source Clock:      debouncer/f100hz rising
  Destination Clock: debouncer/f100hz rising

  Data Path: debouncer/Q2 to debouncer/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.591   0.531  debouncer/Q2 (debouncer/Q2)
     FD:D                      0.308          debouncer/Q3
    ----------------------------------------
    Total                      1.430ns (0.899ns logic, 0.531ns route)
                                       (62.9% logic, 37.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'debounced_btn'
  Clock period: 6.910ns (frequency: 144.718MHz)
  Total number of paths / destination ports: 8 / 4
-------------------------------------------------------------------------
Delay:               3.455ns (Levels of Logic = 2)
  Source:            clk_filter_0/dff2/qt (FF)
  Destination:       clk_filter_0/dl1/t (LATCH)
  Source Clock:      debounced_btn rising
  Destination Clock: debounced_btn falling

  Data Path: clk_filter_0/dff2/qt to clk_filter_0/dl1/t
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.622  clk_filter_0/dff2/qt (clk_filter_0/dff2/qt)
     LUT4:I0->O            2   0.704   0.526  clk_filter_0/D442 (clk_filter_0/D442)
     LUT3:I1->O            1   0.704   0.000  clk_filter_0/D4170 (clk_filter_0/D4)
     LD:D                      0.308          clk_filter_0/dl1/t
    ----------------------------------------
    Total                      3.455ns (2.307ns logic, 1.148ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'filtered_clk1'
  Total number of paths / destination ports: 117957 / 86
-------------------------------------------------------------------------
Offset:              19.118ns (Levels of Logic = 15)
  Source:            I<7> (PAD)
  Destination:       lsd2_0 (FF)
  Destination Clock: filtered_clk1 rising

  Data Path: I<7> to lsd2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            24   1.218   1.427  I_7_IBUF (I_7_IBUF)
     LUT3:I0->O            2   0.704   0.622  RA<0>11 (N14)
     LUT3:I0->O           16   0.704   1.209  RA<0>1 (RA<0>)
     LUT3:I0->O            1   0.704   0.000  reg_file_0/mux_2_f5_F (N130)
     MUXF5:I0->O          14   0.321   1.175  reg_file_0/mux_2_f5 (Madd_temp_sub0000_lut<0>)
     LUT4:I0->O           14   0.704   1.000  bcd_2_mux000511 (N6)
     MUXF5:S->O           12   0.739   0.965  bcd_3_mux0005 (Madd_bcd_7_4_add0003_cy<0>)
     LUT4_D:I3->O          3   0.704   0.535  bcd_2_mux0007311 (N34)
     LUT4:I3->O            1   0.704   0.000  bcd_1_mux0006_f5_F (N140)
     MUXF5:I0->O          12   0.321   0.965  bcd_1_mux0006_f5 (Madd_bcd_3_0_add0007_lut<2>)
     LUT4_D:I3->LO         1   0.704   0.104  Madd_bcd_3_0_add0008_cy<2>1_SW1 (N183)
     LUT4:I3->O            1   0.704   0.424  Madd_bcd_3_0_add0008_cy<2>1 (Madd_bcd_3_0_add0008_cy<2>)
     LUT4:I3->O            1   0.704   0.000  lsd2_mux0003<0>34_SW0_G (N143)
     MUXF5:I1->O           1   0.321   0.424  lsd2_mux0003<0>34_SW0 (N85)
     LUT4:I3->O            1   0.704   0.000  lsd2_mux0003<0>50 (lsd2_mux0003<0>)
     FDE:D                     0.308          lsd2_0
    ----------------------------------------
    Total                     19.118ns (10.268ns logic, 8.850ns route)
                                       (53.7% logic, 46.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'debouncer/f100hz'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.946ns (Levels of Logic = 1)
  Source:            BTN (PAD)
  Destination:       debouncer/Q1 (FF)
  Destination Clock: debouncer/f100hz rising

  Data Path: BTN to debouncer/Q1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  BTN_IBUF (BTN_IBUF)
     FD:D                      0.308          debouncer/Q1
    ----------------------------------------
    Total                      1.946ns (1.526ns logic, 0.420ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'debounced_btn'
  Total number of paths / destination ports: 295 / 2
-------------------------------------------------------------------------
Offset:              11.704ns (Levels of Logic = 8)
  Source:            I<7> (PAD)
  Destination:       clk_filter_0/dl1/t (LATCH)
  Destination Clock: debounced_btn falling

  Data Path: I<7> to clk_filter_0/dl1/t
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            24   1.218   1.427  I_7_IBUF (I_7_IBUF)
     LUT3:I0->O            2   0.704   0.622  RA<0>11 (N14)
     LUT3:I0->O           16   0.704   1.209  RA<0>1 (RA<0>)
     LUT3:I0->O            1   0.704   0.000  reg_file_0/mux7_2_f5_F (N118)
     MUXF5:I0->O          33   0.321   1.438  reg_file_0/mux7_2_f5 (RA_data<7>)
     LUT4:I0->O            1   0.704   0.455  clk_filter_0/D4144 (clk_filter_0/D4144)
     LUT3:I2->O            2   0.704   0.482  clk_filter_0/D4159 (clk_filter_0/D4159)
     LUT3:I2->O            1   0.704   0.000  clk_filter_0/D4170 (clk_filter_0/D4)
     LD:D                      0.308          clk_filter_0/dl1/t
    ----------------------------------------
    Total                     11.704ns (6.071ns logic, 5.633ns route)
                                       (51.9% logic, 48.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'FiftyMHzTO1500Hz/CLK2'
  Total number of paths / destination ports: 92 / 11
-------------------------------------------------------------------------
Offset:              8.070ns (Levels of Logic = 4)
  Source:            selector/count_0 (FF)
  Destination:       SSD<7> (PAD)
  Source Clock:      FiftyMHzTO1500Hz/CLK2 rising

  Data Path: selector/count_0 to SSD<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             14   0.591   1.175  selector/count_0 (selector/count_0)
     LUT3:I0->O            1   0.704   0.000  Mmux_thisBCD_3 (Mmux_thisBCD_3)
     MUXF5:I1->O           7   0.321   0.883  Mmux_thisBCD_2_f5 (thisBCD<0>)
     LUT4:I0->O            1   0.704   0.420  BCDtoSSD/Mrom_SSD31 (SSD_3_OBUF)
     OBUF:I->O                 3.272          SSD_3_OBUF (SSD<3>)
    ----------------------------------------
    Total                      8.070ns (5.592ns logic, 2.478ns route)
                                       (69.3% logic, 30.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'filtered_clk1'
  Total number of paths / destination ports: 91 / 7
-------------------------------------------------------------------------
Offset:              7.505ns (Levels of Logic = 4)
  Source:            msd2_1 (FF)
  Destination:       SSD<6> (PAD)
  Source Clock:      filtered_clk1 rising

  Data Path: msd2_1 to SSD<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.591   0.610  msd2_1 (msd2_1)
     LUT2:I1->O            1   0.704   0.000  Mmux_thisBCD61 (Mmux_thisBCD6)
     MUXF5:I1->O           7   0.321   0.883  Mmux_thisBCD6_f5 (thisBCD<3>)
     LUT4:I0->O            1   0.704   0.420  BCDtoSSD/Mrom_SSD51 (SSD_5_OBUF)
     OBUF:I->O                 3.272          SSD_5_OBUF (SSD<5>)
    ----------------------------------------
    Total                      7.505ns (5.592ns logic, 1.913ns route)
                                       (74.5% logic, 25.5% route)

=========================================================================


Total REAL time to Xst completion: 19.00 secs
Total CPU time to Xst completion: 19.36 secs
 
--> 


Total memory usage is 521608 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :    5 (   0 filtered)

