
[
 Attempting to get a license: %s
78*common2"
Implementation2default:defaultZ17-78
Q
Feature available: %s
81*common2"
Implementation2default:defaultZ17-81
š
+Loading parts and site information from %s
36*device2V
B/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/arch.xml2default:defaultZ21-36
§
!Parsing RTL primitives file [%s]
14*netlist2l
X/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-14
°
*Finished parsing RTL primitives file [%s]
11*netlist2l
X/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-11
–
Command: %s
53*	vivadotcl2n
Zsynth_design -top combiner_top -part xc7z020clg484-1 -no_lc -no_iobuf -mode out_of_context2default:defaultZ4-113
/

Starting synthesis...

3*	vivadotclZ4-3
•
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
	Synthesis2default:default2
xc7z0202default:defaultZ17-347
…
0Got license for feature '%s' and/or device '%s'
310*common2
	Synthesis2default:default2
xc7z0202default:defaultZ17-349
œ
%s*synth2Œ
xStarting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 771.648 ; gain = 148.391
2default:default
ð
synthesizing module '%s'638*oasys2 
combiner_top2default:default2
i/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
382default:default8@Z8-638
V
%s*synth2G
3	Parameter DataWidth bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter AddressRange bound to: 256 - type: integer 
2default:default
X
%s*synth2I
5	Parameter AddressWidth bound to: 8 - type: integer 
2default:default
í
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2>
*combiner_top_centre_buffer_0_wgtCent_value2default:default2œ
‡/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_centre_buffer_0_wgtCent_value.vhd2default:default2
772default:default23
centre_buffer_0_wgtCent_value_U2default:default2>
*combiner_top_centre_buffer_0_wgtCent_value2default:default2
i/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
4922default:default8@Z8-3491
¾
synthesizing module '%s'638*oasys2N
:combiner_top_centre_buffer_0_wgtCent_value__parameterized02default:default2ž
‡/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_centre_buffer_0_wgtCent_value.vhd2default:default2
922default:default8@Z8-638
V
%s*synth2G
3	Parameter DataWidth bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter AddressRange bound to: 256 - type: integer 
2default:default
X
%s*synth2I
5	Parameter AddressWidth bound to: 8 - type: integer 
2default:default
¦
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2B
.combiner_top_centre_buffer_0_wgtCent_value_ram2default:default2œ
‡/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_centre_buffer_0_wgtCent_value.vhd2default:default2
132default:default2D
0combiner_top_centre_buffer_0_wgtCent_value_ram_U2default:default2B
.combiner_top_centre_buffer_0_wgtCent_value_ram2default:default2ž
‡/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_centre_buffer_0_wgtCent_value.vhd2default:default2
1072default:default8@Z8-3491
²
synthesizing module '%s'638*oasys2B
.combiner_top_centre_buffer_0_wgtCent_value_ram2default:default2ž
‡/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_centre_buffer_0_wgtCent_value.vhd2default:default2
312default:default8@Z8-638
W
%s*synth2H
4	Parameter mem_type bound to: block - type: string 
2default:default
S
%s*synth2D
0	Parameter dwidth bound to: 32 - type: integer 
2default:default
R
%s*synth2C
/	Parameter awidth bound to: 8 - type: integer 
2default:default
V
%s*synth2G
3	Parameter mem_size bound to: 256 - type: integer 
2default:default
í
%done synthesizing module '%s' (%s#%s)256*oasys2B
.combiner_top_centre_buffer_0_wgtCent_value_ram2default:default2
12default:default2
12default:default2ž
‡/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_centre_buffer_0_wgtCent_value.vhd2default:default2
312default:default8@Z8-256
ù
%done synthesizing module '%s' (%s#%s)256*oasys2N
:combiner_top_centre_buffer_0_wgtCent_value__parameterized02default:default2
22default:default2
12default:default2ž
‡/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_centre_buffer_0_wgtCent_value.vhd2default:default2
922default:default8@Z8-256
V
%s*synth2G
3	Parameter DataWidth bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter AddressRange bound to: 256 - type: integer 
2default:default
X
%s*synth2I
5	Parameter AddressWidth bound to: 8 - type: integer 
2default:default
í
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2>
*combiner_top_centre_buffer_0_wgtCent_value2default:default2œ
‡/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_centre_buffer_0_wgtCent_value.vhd2default:default2
772default:default23
centre_buffer_1_wgtCent_value_U2default:default2>
*combiner_top_centre_buffer_0_wgtCent_value2default:default2
i/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
5062default:default8@Z8-3491
V
%s*synth2G
3	Parameter DataWidth bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter AddressRange bound to: 256 - type: integer 
2default:default
X
%s*synth2I
5	Parameter AddressWidth bound to: 8 - type: integer 
2default:default
í
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2>
*combiner_top_centre_buffer_0_wgtCent_value2default:default2œ
‡/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_centre_buffer_0_wgtCent_value.vhd2default:default2
772default:default23
centre_buffer_2_wgtCent_value_U2default:default2>
*combiner_top_centre_buffer_0_wgtCent_value2default:default2
i/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
5202default:default8@Z8-3491
V
%s*synth2G
3	Parameter DataWidth bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter AddressRange bound to: 256 - type: integer 
2default:default
X
%s*synth2I
5	Parameter AddressWidth bound to: 8 - type: integer 
2default:default
ä
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2>
*combiner_top_centre_buffer_0_wgtCent_value2default:default2œ
‡/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_centre_buffer_0_wgtCent_value.vhd2default:default2
772default:default2*
centre_buffer_sum_sq_U2default:default2>
*combiner_top_centre_buffer_0_wgtCent_value2default:default2
i/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
5342default:default8@Z8-3491
V
%s*synth2G
3	Parameter DataWidth bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter AddressRange bound to: 256 - type: integer 
2default:default
X
%s*synth2I
5	Parameter AddressWidth bound to: 8 - type: integer 
2default:default
ã
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2>
*combiner_top_centre_buffer_0_wgtCent_value2default:default2œ
‡/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_centre_buffer_0_wgtCent_value.vhd2default:default2
772default:default2)
centre_buffer_count_U2default:default2>
*combiner_top_centre_buffer_0_wgtCent_value2default:default2
i/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
5482default:default8@Z8-3491
V
%s*synth2G
3	Parameter DataWidth bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter AddressRange bound to: 32 - type: integer 
2default:default
X
%s*synth2I
5	Parameter AddressWidth bound to: 5 - type: integer 
2default:default
˜
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2)
combiner_top_i_buffer2default:default2†
r/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_i_buffer.vhd2default:default2
772default:default2

i_buffer_U2default:default2)
combiner_top_i_buffer2default:default2
i/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
5622default:default8@Z8-3491
“
synthesizing module '%s'638*oasys29
%combiner_top_i_buffer__parameterized02default:default2ˆ
r/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_i_buffer.vhd2default:default2
922default:default8@Z8-638
V
%s*synth2G
3	Parameter DataWidth bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter AddressRange bound to: 32 - type: integer 
2default:default
X
%s*synth2I
5	Parameter AddressWidth bound to: 5 - type: integer 
2default:default
»
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2-
combiner_top_i_buffer_ram2default:default2†
r/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_i_buffer.vhd2default:default2
132default:default2/
combiner_top_i_buffer_ram_U2default:default2-
combiner_top_i_buffer_ram2default:default2ˆ
r/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_i_buffer.vhd2default:default2
1072default:default8@Z8-3491
‡
synthesizing module '%s'638*oasys2-
combiner_top_i_buffer_ram2default:default2ˆ
r/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_i_buffer.vhd2default:default2
312default:default8@Z8-638
W
%s*synth2H
4	Parameter mem_type bound to: block - type: string 
2default:default
S
%s*synth2D
0	Parameter dwidth bound to: 32 - type: integer 
2default:default
R
%s*synth2C
/	Parameter awidth bound to: 5 - type: integer 
2default:default
U
%s*synth2F
2	Parameter mem_size bound to: 32 - type: integer 
2default:default
Â
%done synthesizing module '%s' (%s#%s)256*oasys2-
combiner_top_i_buffer_ram2default:default2
32default:default2
12default:default2ˆ
r/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_i_buffer.vhd2default:default2
312default:default8@Z8-256
Î
%done synthesizing module '%s' (%s#%s)256*oasys29
%combiner_top_i_buffer__parameterized02default:default2
42default:default2
12default:default2ˆ
r/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_i_buffer.vhd2default:default2
922default:default8@Z8-256
V
%s*synth2G
3	Parameter DataWidth bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter AddressRange bound to: 48 - type: integer 
2default:default
X
%s*synth2I
5	Parameter AddressWidth bound to: 6 - type: integer 
2default:default
™
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2)
combiner_top_p_buffer2default:default2†
r/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_p_buffer.vhd2default:default2
1022default:default2

p_buffer_U2default:default2)
combiner_top_p_buffer2default:default2
i/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
5762default:default8@Z8-3491
”
synthesizing module '%s'638*oasys29
%combiner_top_p_buffer__parameterized02default:default2ˆ
r/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_p_buffer.vhd2default:default2
1202default:default8@Z8-638
V
%s*synth2G
3	Parameter DataWidth bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter AddressRange bound to: 48 - type: integer 
2default:default
X
%s*synth2I
5	Parameter AddressWidth bound to: 6 - type: integer 
2default:default
»
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2-
combiner_top_p_buffer_ram2default:default2†
r/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_p_buffer.vhd2default:default2
132default:default2/
combiner_top_p_buffer_ram_U2default:default2-
combiner_top_p_buffer_ram2default:default2ˆ
r/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_p_buffer.vhd2default:default2
1382default:default8@Z8-3491
‡
synthesizing module '%s'638*oasys2-
combiner_top_p_buffer_ram2default:default2ˆ
r/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_p_buffer.vhd2default:default2
342default:default8@Z8-638
W
%s*synth2H
4	Parameter mem_type bound to: block - type: string 
2default:default
S
%s*synth2D
0	Parameter dwidth bound to: 32 - type: integer 
2default:default
R
%s*synth2C
/	Parameter awidth bound to: 6 - type: integer 
2default:default
U
%s*synth2F
2	Parameter mem_size bound to: 48 - type: integer 
2default:default
Â
%done synthesizing module '%s' (%s#%s)256*oasys2-
combiner_top_p_buffer_ram2default:default2
52default:default2
12default:default2ˆ
r/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_p_buffer.vhd2default:default2
342default:default8@Z8-256
Ï
%done synthesizing module '%s' (%s#%s)256*oasys29
%combiner_top_p_buffer__parameterized02default:default2
62default:default2
12default:default2ˆ
r/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_p_buffer.vhd2default:default2
1202default:default8@Z8-256
V
%s*synth2G
3	Parameter DataWidth bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter AddressRange bound to: 768 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter AddressWidth bound to: 10 - type: integer 
2default:default
˜
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2)
combiner_top_c_buffer2default:default2†
r/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_c_buffer.vhd2default:default2
932default:default2

c_buffer_U2default:default2)
combiner_top_c_buffer2default:default2
i/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
5932default:default8@Z8-3491
”
synthesizing module '%s'638*oasys29
%combiner_top_c_buffer__parameterized02default:default2ˆ
r/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_c_buffer.vhd2default:default2
1122default:default8@Z8-638
V
%s*synth2G
3	Parameter DataWidth bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter AddressRange bound to: 768 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter AddressWidth bound to: 10 - type: integer 
2default:default
»
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2-
combiner_top_c_buffer_ram2default:default2†
r/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_c_buffer.vhd2default:default2
132default:default2/
combiner_top_c_buffer_ram_U2default:default2-
combiner_top_c_buffer_ram2default:default2ˆ
r/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_c_buffer.vhd2default:default2
1312default:default8@Z8-3491
‡
synthesizing module '%s'638*oasys2-
combiner_top_c_buffer_ram2default:default2ˆ
r/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_c_buffer.vhd2default:default2
352default:default8@Z8-638
W
%s*synth2H
4	Parameter mem_type bound to: block - type: string 
2default:default
S
%s*synth2D
0	Parameter dwidth bound to: 32 - type: integer 
2default:default
S
%s*synth2D
0	Parameter awidth bound to: 10 - type: integer 
2default:default
V
%s*synth2G
3	Parameter mem_size bound to: 768 - type: integer 
2default:default
Â
%done synthesizing module '%s' (%s#%s)256*oasys2-
combiner_top_c_buffer_ram2default:default2
72default:default2
12default:default2ˆ
r/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_c_buffer.vhd2default:default2
352default:default8@Z8-256
Ï
%done synthesizing module '%s' (%s#%s)256*oasys29
%combiner_top_c_buffer__parameterized02default:default2
82default:default2
12default:default2ˆ
r/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_c_buffer.vhd2default:default2
1122default:default8@Z8-256
N
%s*synth2?
+	Parameter ID bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter NUM_STAGE bound to: 35 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din0_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din1_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter dout_WIDTH bound to: 32 - type: integer 
2default:default
×
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys25
!combiner_top_sdiv_32ns_32ns_32_352default:default2’
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
2252default:default28
$combiner_top_sdiv_32ns_32ns_32_35_U12default:default25
!combiner_top_sdiv_32ns_32ns_32_352default:default2
i/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
6112default:default8@Z8-3491
¬
synthesizing module '%s'638*oasys2E
1combiner_top_sdiv_32ns_32ns_32_35__parameterized02default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
2412default:default8@Z8-638
N
%s*synth2?
+	Parameter ID bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter NUM_STAGE bound to: 35 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din0_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din1_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter dout_WIDTH bound to: 32 - type: integer 
2default:default
ø
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys29
%combiner_top_sdiv_32ns_32ns_32_35_div2default:default2’
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
1382default:default2;
'combiner_top_sdiv_32ns_32ns_32_35_div_U2default:default29
%combiner_top_sdiv_32ns_32ns_32_35_div2default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
2592default:default8@Z8-3491
 
synthesizing module '%s'638*oasys29
%combiner_top_sdiv_32ns_32ns_32_35_div2default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
1492default:default8@Z8-638
ý
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2;
'combiner_top_sdiv_32ns_32ns_32_35_div_u2default:default2’
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
132default:default2=
)combiner_top_sdiv_32ns_32ns_32_35_div_u_02default:default2;
'combiner_top_sdiv_32ns_32ns_32_35_div_u2default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
1782default:default8@Z8-3491
¡
synthesizing module '%s'638*oasys2;
'combiner_top_sdiv_32ns_32ns_32_35_div_u2default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
262default:default8@Z8-638
Ü
0Net %s in module/entity %s does not have driver.3422*oasys2
quot_tmp[0]2default:default2;
'combiner_top_sdiv_32ns_32ns_32_35_div_u2default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
322default:default8@Z8-3848
Ü
%done synthesizing module '%s' (%s#%s)256*oasys2;
'combiner_top_sdiv_32ns_32ns_32_35_div_u2default:default2
92default:default2
12default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
262default:default8@Z8-256
Ü
%done synthesizing module '%s' (%s#%s)256*oasys29
%combiner_top_sdiv_32ns_32ns_32_35_div2default:default2
102default:default2
12default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
1492default:default8@Z8-256
è
%done synthesizing module '%s' (%s#%s)256*oasys2E
1combiner_top_sdiv_32ns_32ns_32_35__parameterized02default:default2
112default:default2
12default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
2412default:default8@Z8-256
N
%s*synth2?
+	Parameter ID bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter NUM_STAGE bound to: 35 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din0_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din1_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter dout_WIDTH bound to: 32 - type: integer 
2default:default
×
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys25
!combiner_top_sdiv_32ns_32ns_32_352default:default2’
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
2252default:default28
$combiner_top_sdiv_32ns_32ns_32_35_U22default:default25
!combiner_top_sdiv_32ns_32ns_32_352default:default2
i/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
6262default:default8@Z8-3491
¬
synthesizing module '%s'638*oasys2E
1combiner_top_sdiv_32ns_32ns_32_35__parameterized22default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
2412default:default8@Z8-638
N
%s*synth2?
+	Parameter ID bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter NUM_STAGE bound to: 35 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din0_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din1_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter dout_WIDTH bound to: 32 - type: integer 
2default:default
ø
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys29
%combiner_top_sdiv_32ns_32ns_32_35_div2default:default2’
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
1382default:default2;
'combiner_top_sdiv_32ns_32ns_32_35_div_U2default:default29
%combiner_top_sdiv_32ns_32ns_32_35_div2default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
2592default:default8@Z8-3491
è
%done synthesizing module '%s' (%s#%s)256*oasys2E
1combiner_top_sdiv_32ns_32ns_32_35__parameterized22default:default2
112default:default2
12default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
2412default:default8@Z8-256
N
%s*synth2?
+	Parameter ID bound to: 3 - type: integer 
2default:default
V
%s*synth2G
3	Parameter NUM_STAGE bound to: 35 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din0_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din1_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter dout_WIDTH bound to: 32 - type: integer 
2default:default
×
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys25
!combiner_top_sdiv_32ns_32ns_32_352default:default2’
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
2252default:default28
$combiner_top_sdiv_32ns_32ns_32_35_U32default:default25
!combiner_top_sdiv_32ns_32ns_32_352default:default2
i/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
6412default:default8@Z8-3491
¬
synthesizing module '%s'638*oasys2E
1combiner_top_sdiv_32ns_32ns_32_35__parameterized42default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
2412default:default8@Z8-638
N
%s*synth2?
+	Parameter ID bound to: 3 - type: integer 
2default:default
V
%s*synth2G
3	Parameter NUM_STAGE bound to: 35 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din0_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din1_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter dout_WIDTH bound to: 32 - type: integer 
2default:default
ø
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys29
%combiner_top_sdiv_32ns_32ns_32_35_div2default:default2’
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
1382default:default2;
'combiner_top_sdiv_32ns_32ns_32_35_div_U2default:default29
%combiner_top_sdiv_32ns_32ns_32_35_div2default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
2592default:default8@Z8-3491
è
%done synthesizing module '%s' (%s#%s)256*oasys2E
1combiner_top_sdiv_32ns_32ns_32_35__parameterized42default:default2
112default:default2
12default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
2412default:default8@Z8-256
¬
%done synthesizing module '%s' (%s#%s)256*oasys2 
combiner_top2default:default2
122default:default2
12default:default2
i/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
382default:default8@Z8-256
œ
%s*synth2Œ
xFinished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 814.469 ; gain = 191.211
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
­
Loading clock regions from %s
13*device2v
b/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml2default:defaultZ21-13
®
Loading clock buffers from %s
11*device2w
c/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml2default:defaultZ21-11
®
&Loading clock placement rules from %s
318*place2n
Z/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml2default:defaultZ30-318
¬
)Loading package pin functions from %s...
17*device2j
V/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/PinFunctions.xml2default:defaultZ21-17
ª
Loading package from %s
16*device2y
e/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml2default:defaultZ21-16
¡
Loading io standards from %s
15*device2k
W/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/./parts/xilinx/zynq/IOStandards.xml2default:defaultZ21-15
5

Processing XDC Constraints
244*projectZ1-262
³
Parsing XDC File [%s]
179*designutils2}
i/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top.xdc2default:defaultZ20-179
¶
DImplicit search of objects for pattern '%s' matched to '%s' objects.1744*	planAhead2
ap_clk2default:default2
port2default:default2
i/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top.xdc2default:default2
12default:default8@Z12-2286
¼
Finished Parsing XDC File [%s]
178*designutils2}
i/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top.xdc2default:defaultZ20-178
?
&Completed Processing XDC Constraints

245*projectZ1-263
u
!Unisim Transformation Summary:
%s111*project29
%No Unisim elements were transformed.
2default:defaultZ1-111
¶
%s*synth2¦
‘Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1103.629 ; gain = 480.371
2default:default
ž
%s*synth2Ž
zFinished RTL Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1103.629 ; gain = 480.371
2default:default
ö
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
remd_tmp_reg[30]2default:default2
312default:default2
302default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
992default:default8@Z8-3936
÷
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
quot_tmp_reg[30]2default:default2
312default:default2
302default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
1152default:default8@Z8-3936
ö
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
remd_tmp_reg[29]2default:default2
312default:default2
302default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
992default:default8@Z8-3936
÷
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
quot_tmp_reg[29]2default:default2
312default:default2
292default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
1152default:default8@Z8-3936
ö
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
remd_tmp_reg[28]2default:default2
312default:default2
302default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
992default:default8@Z8-3936
÷
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
quot_tmp_reg[28]2default:default2
312default:default2
282default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
1152default:default8@Z8-3936
ö
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
remd_tmp_reg[27]2default:default2
312default:default2
302default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
992default:default8@Z8-3936
÷
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
quot_tmp_reg[27]2default:default2
312default:default2
272default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
1152default:default8@Z8-3936
ö
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
remd_tmp_reg[26]2default:default2
312default:default2
302default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
992default:default8@Z8-3936
÷
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
quot_tmp_reg[26]2default:default2
312default:default2
262default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
1152default:default8@Z8-3936
ö
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
remd_tmp_reg[25]2default:default2
312default:default2
302default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
992default:default8@Z8-3936
÷
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
quot_tmp_reg[25]2default:default2
312default:default2
252default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
1152default:default8@Z8-3936
ö
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
remd_tmp_reg[24]2default:default2
312default:default2
302default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
992default:default8@Z8-3936
÷
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
quot_tmp_reg[24]2default:default2
312default:default2
242default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
1152default:default8@Z8-3936
ö
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
remd_tmp_reg[23]2default:default2
312default:default2
302default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
992default:default8@Z8-3936
÷
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
quot_tmp_reg[23]2default:default2
312default:default2
232default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
1152default:default8@Z8-3936
ö
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
remd_tmp_reg[22]2default:default2
312default:default2
302default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
992default:default8@Z8-3936
÷
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
quot_tmp_reg[22]2default:default2
312default:default2
222default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
1152default:default8@Z8-3936
ö
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
remd_tmp_reg[21]2default:default2
312default:default2
302default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
992default:default8@Z8-3936
÷
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
quot_tmp_reg[21]2default:default2
312default:default2
212default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
1152default:default8@Z8-3936
ö
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
remd_tmp_reg[20]2default:default2
312default:default2
302default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
992default:default8@Z8-3936
÷
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
quot_tmp_reg[20]2default:default2
312default:default2
202default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
1152default:default8@Z8-3936
ö
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
remd_tmp_reg[19]2default:default2
312default:default2
302default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
992default:default8@Z8-3936
÷
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
quot_tmp_reg[19]2default:default2
312default:default2
192default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
1152default:default8@Z8-3936
ö
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
remd_tmp_reg[18]2default:default2
312default:default2
302default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
992default:default8@Z8-3936
÷
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
quot_tmp_reg[18]2default:default2
312default:default2
182default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
1152default:default8@Z8-3936
ö
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
remd_tmp_reg[17]2default:default2
312default:default2
302default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
992default:default8@Z8-3936
÷
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
quot_tmp_reg[17]2default:default2
312default:default2
172default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
1152default:default8@Z8-3936
ö
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
remd_tmp_reg[16]2default:default2
312default:default2
302default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
992default:default8@Z8-3936
÷
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
quot_tmp_reg[16]2default:default2
312default:default2
162default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
1152default:default8@Z8-3936
ö
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
remd_tmp_reg[15]2default:default2
312default:default2
302default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
992default:default8@Z8-3936
÷
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
quot_tmp_reg[15]2default:default2
312default:default2
152default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
1152default:default8@Z8-3936
ö
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
remd_tmp_reg[14]2default:default2
312default:default2
302default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
992default:default8@Z8-3936
÷
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
quot_tmp_reg[14]2default:default2
312default:default2
142default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
1152default:default8@Z8-3936
ö
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
remd_tmp_reg[13]2default:default2
312default:default2
302default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
992default:default8@Z8-3936
÷
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
quot_tmp_reg[13]2default:default2
312default:default2
132default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
1152default:default8@Z8-3936
ö
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
remd_tmp_reg[12]2default:default2
312default:default2
302default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
992default:default8@Z8-3936
÷
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
quot_tmp_reg[12]2default:default2
312default:default2
122default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
1152default:default8@Z8-3936
ö
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
remd_tmp_reg[11]2default:default2
312default:default2
302default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
992default:default8@Z8-3936
÷
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
quot_tmp_reg[11]2default:default2
312default:default2
112default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
1152default:default8@Z8-3936
ö
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
remd_tmp_reg[10]2default:default2
312default:default2
302default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
992default:default8@Z8-3936
÷
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2$
quot_tmp_reg[10]2default:default2
312default:default2
102default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
1152default:default8@Z8-3936
õ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2#
remd_tmp_reg[9]2default:default2
312default:default2
302default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
992default:default8@Z8-3936
õ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2#
quot_tmp_reg[9]2default:default2
312default:default2
92default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
1152default:default8@Z8-3936
õ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2#
remd_tmp_reg[8]2default:default2
312default:default2
302default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
992default:default8@Z8-3936
õ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2#
quot_tmp_reg[8]2default:default2
312default:default2
82default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
1152default:default8@Z8-3936
õ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2#
remd_tmp_reg[7]2default:default2
312default:default2
302default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
992default:default8@Z8-3936
õ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2#
quot_tmp_reg[7]2default:default2
312default:default2
72default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
1152default:default8@Z8-3936
õ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2#
remd_tmp_reg[6]2default:default2
312default:default2
302default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
992default:default8@Z8-3936
õ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2#
quot_tmp_reg[6]2default:default2
312default:default2
62default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
1152default:default8@Z8-3936
õ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2#
remd_tmp_reg[5]2default:default2
312default:default2
302default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
992default:default8@Z8-3936
õ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2#
quot_tmp_reg[5]2default:default2
312default:default2
52default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
1152default:default8@Z8-3936
õ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2#
remd_tmp_reg[4]2default:default2
312default:default2
302default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
992default:default8@Z8-3936
õ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2#
quot_tmp_reg[4]2default:default2
312default:default2
42default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
1152default:default8@Z8-3936
õ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2#
remd_tmp_reg[3]2default:default2
312default:default2
302default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
992default:default8@Z8-3936
õ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2#
quot_tmp_reg[3]2default:default2
312default:default2
32default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
1152default:default8@Z8-3936
õ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2#
remd_tmp_reg[2]2default:default2
312default:default2
302default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
992default:default8@Z8-3936
õ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2#
quot_tmp_reg[2]2default:default2
312default:default2
22default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
1152default:default8@Z8-3936
õ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2#
remd_tmp_reg[1]2default:default2
312default:default2
302default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
992default:default8@Z8-3936
õ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2#
quot_tmp_reg[1]2default:default2
312default:default2
12default:default2”
~/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top_sdiv_32ns_32ns_32_35.vhd2default:default2
1152default:default8@Z8-3936
Þ
merging register '%s' into '%s'3619*oasys2A
-centre_buffer_sum_sq_addr_2_reg_1248_reg[7:0]2default:default2@
,centre_buffer_count_addr_2_reg_1243_reg[7:0]2default:default2
i/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
16762default:default8@Z8-4471
ø
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2<
(ap_reg_ppstg_indvar2_reg_527_pp2_it6_reg2default:default2
62default:default2
52default:default2
i/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
15672default:default8@Z8-3936
ø
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2<
(ap_reg_ppstg_indvar2_reg_527_pp2_it5_reg2default:default2
62default:default2
52default:default2
i/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
15662default:default8@Z8-3936
ø
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2<
(ap_reg_ppstg_indvar2_reg_527_pp2_it4_reg2default:default2
62default:default2
52default:default2
i/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
15652default:default8@Z8-3936
ø
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2<
(ap_reg_ppstg_indvar2_reg_527_pp2_it3_reg2default:default2
62default:default2
52default:default2
i/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
15642default:default8@Z8-3936
ø
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2<
(ap_reg_ppstg_indvar2_reg_527_pp2_it2_reg2default:default2
62default:default2
52default:default2
i/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
15632default:default8@Z8-3936
ø
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2<
(ap_reg_ppstg_indvar2_reg_527_pp2_it1_reg2default:default2
62default:default2
52default:default2
i/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
15622default:default8@Z8-3936
û
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2=
)ap_reg_ppstg_tmp_10_reg_1279_pp4_it18_reg2default:default2
322default:default2
102default:default2
i/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
16182default:default8@Z8-3936
û
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2=
)ap_reg_ppstg_tmp_10_reg_1279_pp4_it17_reg2default:default2
322default:default2
102default:default2
i/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
16172default:default8@Z8-3936
û
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2=
)ap_reg_ppstg_tmp_10_reg_1279_pp4_it16_reg2default:default2
322default:default2
102default:default2
i/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
16162default:default8@Z8-3936
û
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2=
)ap_reg_ppstg_tmp_10_reg_1279_pp4_it15_reg2default:default2
322default:default2
102default:default2
i/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
16152default:default8@Z8-3936
û
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2=
)ap_reg_ppstg_tmp_10_reg_1279_pp4_it14_reg2default:default2
322default:default2
102default:default2
i/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
16142default:default8@Z8-3936
û
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2=
)ap_reg_ppstg_tmp_10_reg_1279_pp4_it13_reg2default:default2
322default:default2
102default:default2
i/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
16132default:default8@Z8-3936
û
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2=
)ap_reg_ppstg_tmp_10_reg_1279_pp4_it12_reg2default:default2
322default:default2
102default:default2
i/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
16122default:default8@Z8-3936
û
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2=
)ap_reg_ppstg_tmp_10_reg_1279_pp4_it11_reg2default:default2
322default:default2
102default:default2
i/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
16112default:default8@Z8-3936
û
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2=
)ap_reg_ppstg_tmp_10_reg_1279_pp4_it10_reg2default:default2
322default:default2
102default:default2
i/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
16102default:default8@Z8-3936
ú
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2<
(ap_reg_ppstg_tmp_10_reg_1279_pp4_it9_reg2default:default2
322default:default2
102default:default2
i/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
16102default:default8@Z8-3936
ú
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2<
(ap_reg_ppstg_tmp_10_reg_1279_pp4_it8_reg2default:default2
322default:default2
102default:default2
i/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
16252default:default8@Z8-3936
ú
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2<
(ap_reg_ppstg_tmp_10_reg_1279_pp4_it7_reg2default:default2
322default:default2
102default:default2
i/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
16242default:default8@Z8-3936
ú
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2<
(ap_reg_ppstg_tmp_10_reg_1279_pp4_it6_reg2default:default2
322default:default2
102default:default2
i/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
16232default:default8@Z8-3936
ú
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2<
(ap_reg_ppstg_tmp_10_reg_1279_pp4_it5_reg2default:default2
322default:default2
102default:default2
i/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
16222default:default8@Z8-3936
ú
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2<
(ap_reg_ppstg_tmp_10_reg_1279_pp4_it4_reg2default:default2
322default:default2
102default:default2
i/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
16212default:default8@Z8-3936
ú
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2<
(ap_reg_ppstg_tmp_10_reg_1279_pp4_it3_reg2default:default2
322default:default2
102default:default2
i/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
16202default:default8@Z8-3936
ú
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2<
(ap_reg_ppstg_tmp_10_reg_1279_pp4_it2_reg2default:default2
322default:default2
102default:default2
i/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
16192default:default8@Z8-3936
ú
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2<
(ap_reg_ppstg_tmp_10_reg_1279_pp4_it1_reg2default:default2
322default:default2
102default:default2
i/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
16092default:default8@Z8-3936
å
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2'
tmp_10_reg_1279_reg2default:default2
322default:default2
102default:default2
i/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
16092default:default8@Z8-3936

3inferred FSM for state register '%s' in module '%s'802*oasys2!
ap_CS_fsm_reg2default:default2 
combiner_top2default:defaultZ8-802

¿The signal %s was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (%s address bits)* is shallow.
3471*oasys2
ram_reg2default:default2
52default:defaultZ8-3969

¿The signal %s was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (%s address bits)* is shallow.
3471*oasys2
ram_reg2default:default2
62default:defaultZ8-3969
u
?The signal %s was recognized as a true dual port RAM template.
3473*oasys2
ram_reg2default:defaultZ8-3971
Â
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2!
ap_CS_fsm_reg2default:default2
one-hot2default:default2 
combiner_top2default:defaultZ8-3354
<
%s*synth2-

Report RTL Partitions: 
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
+| |RTL Partition |Replication |Instances |
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
z
%s*synth2k
WPart Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
2default:default
²
%s*synth2¢
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1140.625 ; gain = 517.367
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 10    
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit       Adders := 94    
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   3 Input     10 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input      7 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 3     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               33 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 37    
2default:default
Q
%s*synth2B
.	               31 Bit    Registers := 201   
2default:default
Q
%s*synth2B
.	               30 Bit    Registers := 94    
2default:default
Q
%s*synth2B
.	               29 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               28 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               27 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               26 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               25 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               24 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               23 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               22 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               21 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               20 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               19 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               18 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               17 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               15 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               14 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               13 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               11 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               10 Bit    Registers := 22    
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 13    
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 11    
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 102   
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 85    
2default:default
/
%s*synth2 
+---RAMs : 
2default:default
Q
%s*synth2B
.	              24K Bit         RAMs := 1     
2default:default
Q
%s*synth2B
.	               8K Bit         RAMs := 5     
2default:default
Q
%s*synth2B
.	               1K Bit         RAMs := 1     
2default:default
Q
%s*synth2B
.	             1024 Bit         RAMs := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 19    
2default:default
Q
%s*synth2B
.	   2 Input     31 Bit        Muxes := 16    
2default:default
Q
%s*synth2B
.	   2 Input     30 Bit        Muxes := 94    
2default:default
Q
%s*synth2B
.	   2 Input     19 Bit        Muxes := 11    
2default:default
Q
%s*synth2B
.	  18 Input     19 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   3 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 7     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	  19 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 32    
2default:default
F
%s*synth27
#Hierarchical RTL Component report 
2default:default
8
%s*synth2)
Module combiner_top 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 10    
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   3 Input     10 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input      7 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               33 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 22    
2default:default
Q
%s*synth2B
.	               30 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               10 Bit    Registers := 19    
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 10    
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 8     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 79    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 13    
2default:default
Q
%s*synth2B
.	   2 Input     31 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     30 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input     19 Bit        Muxes := 11    
2default:default
Q
%s*synth2B
.	  18 Input     19 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   3 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 7     
2default:default
Q
%s*synth2B
.	  19 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 32    
2default:default
Z
%s*synth2K
7Module combiner_top_centre_buffer_0_wgtCent_value_ram 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
/
%s*synth2 
+---RAMs : 
2default:default
Q
%s*synth2B
.	               8K Bit         RAMs := 1     
2default:default
f
%s*synth2W
CModule combiner_top_centre_buffer_0_wgtCent_value__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
E
%s*synth26
"Module combiner_top_i_buffer_ram 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
/
%s*synth2 
+---RAMs : 
2default:default
Q
%s*synth2B
.	             1024 Bit         RAMs := 1     
2default:default
Q
%s*synth2B
.Module combiner_top_i_buffer__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
E
%s*synth26
"Module combiner_top_p_buffer_ram 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
/
%s*synth2 
+---RAMs : 
2default:default
Q
%s*synth2B
.	               1K Bit         RAMs := 1     
2default:default
Q
%s*synth2B
.Module combiner_top_p_buffer__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
E
%s*synth26
"Module combiner_top_c_buffer_ram 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
/
%s*synth2 
+---RAMs : 
2default:default
Q
%s*synth2B
.	              24K Bit         RAMs := 1     
2default:default
Q
%s*synth2B
.Module combiner_top_c_buffer__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
S
%s*synth2D
0Module combiner_top_sdiv_32ns_32ns_32_35_div_u 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit       Adders := 31    
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               31 Bit    Registers := 67    
2default:default
Q
%s*synth2B
.	               30 Bit    Registers := 31    
2default:default
Q
%s*synth2B
.	               29 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               28 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               27 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               26 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               25 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               24 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               23 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               22 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               21 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               20 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               19 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               18 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               17 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               15 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               14 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               13 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               11 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               10 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 34    
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     31 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input     30 Bit        Muxes := 30    
2default:default
Q
%s*synth2B
.Module combiner_top_sdiv_32ns_32ns_32_35_div 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     31 Bit        Muxes := 2     
2default:default
]
%s*synth2N
:Module combiner_top_sdiv_32ns_32ns_32_35__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
]
%s*synth2N
:Module combiner_top_sdiv_32ns_32ns_32_35__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
]
%s*synth2N
:Module combiner_top_sdiv_32ns_32ns_32_35__parameterized4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[1][0] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[2][1] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[2][0] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[3][2] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[3][1] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[3][0] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[4][3] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[4][2] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[4][1] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[4][0] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[5][4] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[5][3] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[5][2] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[5][1] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[5][0] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[6][5] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[6][4] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[6][3] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[6][2] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[6][1] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[6][0] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[7][6] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[7][5] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[7][4] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[7][3] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[7][2] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[7][1] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[7][0] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[8][7] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[8][6] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[8][5] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[8][4] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[8][3] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[8][2] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[8][1] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[8][0] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[9][8] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[9][7] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[9][6] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[9][5] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[9][4] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[9][3] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[9][2] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[9][1] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\dividend_tmp_reg[9][0] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[10][9] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[10][8] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[10][7] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[10][6] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[10][5] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[10][4] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[10][3] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[10][2] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[10][1] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[10][0] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Î
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2.
\dividend_tmp_reg[11][10] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[11][9] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[11][8] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[11][7] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[11][6] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[11][5] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[11][4] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[11][3] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[11][2] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[11][1] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[11][0] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Î
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2.
\dividend_tmp_reg[12][11] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Î
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2.
\dividend_tmp_reg[12][10] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[12][9] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[12][8] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[12][7] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[12][6] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[12][5] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[12][4] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[12][3] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[12][2] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[12][1] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[12][0] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Î
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2.
\dividend_tmp_reg[13][12] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Î
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2.
\dividend_tmp_reg[13][11] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Î
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2.
\dividend_tmp_reg[13][10] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[13][9] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[13][8] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[13][7] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[13][6] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[13][5] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[13][4] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[13][3] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[13][2] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[13][1] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[13][0] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Î
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2.
\dividend_tmp_reg[14][13] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Î
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2.
\dividend_tmp_reg[14][12] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Î
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2.
\dividend_tmp_reg[14][11] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Î
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2.
\dividend_tmp_reg[14][10] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[14][9] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[14][8] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[14][7] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[14][6] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\dividend_tmp_reg[14][5] 2default:default2>
*combiner_top_sdiv_32ns_32ns_32_35_div_u__12default:defaultZ8-3332
Ô
Message '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-33322default:default2
1002default:defaultZ17-14
ã
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2'
tmp_22_reg_1198_reg2default:default2
72default:default2
62default:default2
i/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top.vhd2default:default2
20662default:default8@Z8-3936
¨
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2)
master_portA_size[31]2default:default2
02default:defaultZ8-3917
¨
+design %s has port %s driven by constant %s3447*oasys2 
combiner_top2default:default2)
master_portA_size[30]2default:default2
02default:defaultZ8-3917
ˆ
!design %s has unconnected port %s3331*oasys2 
combiner_top2default:default2*
data_points_in_addr[1]2default:defaultZ8-3331
ˆ
!design %s has unconnected port %s3331*oasys2 
combiner_top2default:default2*
data_points_in_addr[0]2default:defaultZ8-3331
ˆ
!design %s has unconnected port %s3331*oasys2 
combiner_top2default:default2*
kernel_info_in_addr[1]2default:defaultZ8-3331
ˆ
!design %s has unconnected port %s3331*oasys2 
combiner_top2default:default2*
kernel_info_in_addr[0]2default:defaultZ8-3331
…
!design %s has unconnected port %s3331*oasys2 
combiner_top2default:default2'
centres_out_addr[1]2default:defaultZ8-3331
…
!design %s has unconnected port %s3331*oasys2 
combiner_top2default:default2'
centres_out_addr[0]2default:defaultZ8-3331
w
!design %s has unconnected port %s3331*oasys2 
combiner_top2default:default2
n[31]2default:defaultZ8-3331
ª
%s*synth2š
…Finished Cross Boundary Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1160.641 ; gain = 537.383
2default:default
¢
%s*synth2’
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
/
%s*synth2 

Block RAM:
2default:default
ÿ
%s*synth2ï
Ú+-----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+-------------------------------------------------------+
2default:default
€
%s*synth2ð
Û|Module Name                                    | RTL Object | PORT A (depth X width) | W | R | PORT B (depth X width) | W | R | OUT_REG      | RAMB18 | RAMB36 | Hierarchical Name                                     | 
2default:default
ÿ
%s*synth2ï
Ú+-----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+-------------------------------------------------------+
2default:default
€
%s*synth2ð
Û|combiner_top_centre_buffer_0_wgtCent_value_ram | ram_reg    | 256 X 32(WRITE_FIRST)  | W | R |                        |   |   | Port A       | 1      | 0      | combiner_top_centre_buffer_0_wgtCent_value_ram/extram | 
2default:default
€
%s*synth2ð
Û|combiner_top_i_buffer_ram                      | ram_reg    | 32 X 32(WRITE_FIRST)   | W | R |                        |   |   | Port A       | 1      | 0      | combiner_top_i_buffer_ram/extram__1                   | 
2default:default
€
%s*synth2ð
Û|combiner_top_p_buffer_ram                      | ram_reg    | 64 X 32(WRITE_FIRST)   | W | R | 64 X 32(WRITE_FIRST)   |   | R | Port A and B | 0      | 1      | combiner_top_p_buffer_ram/extram__2                   | 
2default:default
€
%s*synth2ð
Û|combiner_top_c_buffer_ram                      | ram_reg    | 1 K X 32(WRITE_FIRST)  | W |   | 1 K X 32(WRITE_FIRST)  | W | R | Port A and B | 0      | 1      | combiner_top_c_buffer_ram/extram__3                   | 
2default:default
€
%s*synth2ð
Û+-----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+-------------------------------------------------------+

2default:default
Æ
%s*synth2¶
¡Note: Mutiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
2default:default
¦
%s*synth2–
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
Ò
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2j
Vcombiner_top_sdiv_32ns_32ns_32_35_U1/\combiner_top_sdiv_32ns_32ns_32_35_div_U/ce0_reg 2default:defaultZ8-3333
Ò
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2j
Vcombiner_top_sdiv_32ns_32ns_32_35_U3/\combiner_top_sdiv_32ns_32ns_32_35_div_U/ce0_reg 2default:defaultZ8-3333
Ò
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2j
Vcombiner_top_sdiv_32ns_32ns_32_35_U2/\combiner_top_sdiv_32ns_32ns_32_35_div_U/ce0_reg 2default:defaultZ8-3333
”
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2,
i_4_8/\b_reg_491_reg[0] 2default:defaultZ8-3333
”
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2,
i_4_8/\b_reg_491_reg[1] 2default:defaultZ8-3333
”
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2,
i_4_8/\b_reg_491_reg[2] 2default:defaultZ8-3333
”
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2,
i_4_8/\b_reg_491_reg[3] 2default:defaultZ8-3333
”
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2,
i_4_8/\b_reg_491_reg[4] 2default:defaultZ8-3333
¢
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2:
&i_4_103/\FSM_onehot_ap_CS_fsm_reg[18] 2default:defaultZ8-3333
Ÿ
%s*synth2
{Finished Area Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1205.375 ; gain = 582.117
2default:default
ñ
%s*synth2á
ÌWrong number or type of arguments for overloaded function 'NRealModS_findPins'. at line 1 of file /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/combiner/impl/vhdl/combiner_top.xdc
2default:default
®
%s*synth2ž
‰Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 1205.375 ; gain = 582.117
2default:default
¡
%s*synth2‘
}Finished Timing Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1205.375 ; gain = 582.117
2default:default
á
×The timing for the instance %s (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
3630*oasys2n
Z\centre_buffer_0_wgtCent_value_U/combiner_top_centre_buffer_0_wgtCent_value_ram_U/ram_reg 2default:defaultZ8-4480
á
×The timing for the instance %s (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
3630*oasys2n
Z\centre_buffer_0_wgtCent_value_U/combiner_top_centre_buffer_0_wgtCent_value_ram_U/ram_reg 2default:defaultZ8-4480
á
×The timing for the instance %s (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
3630*oasys2n
Z\centre_buffer_1_wgtCent_value_U/combiner_top_centre_buffer_0_wgtCent_value_ram_U/ram_reg 2default:defaultZ8-4480
á
×The timing for the instance %s (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
3630*oasys2n
Z\centre_buffer_1_wgtCent_value_U/combiner_top_centre_buffer_0_wgtCent_value_ram_U/ram_reg 2default:defaultZ8-4480
Ø
×The timing for the instance %s (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
3630*oasys2e
Q\centre_buffer_sum_sq_U/combiner_top_centre_buffer_0_wgtCent_value_ram_U/ram_reg 2default:defaultZ8-4480
Ø
×The timing for the instance %s (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
3630*oasys2e
Q\centre_buffer_sum_sq_U/combiner_top_centre_buffer_0_wgtCent_value_ram_U/ram_reg 2default:defaultZ8-4480
×
×The timing for the instance %s (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
3630*oasys2d
P\centre_buffer_count_U/combiner_top_centre_buffer_0_wgtCent_value_ram_U/ram_reg 2default:defaultZ8-4480
×
×The timing for the instance %s (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
3630*oasys2d
P\centre_buffer_count_U/combiner_top_centre_buffer_0_wgtCent_value_ram_U/ram_reg 2default:defaultZ8-4480
·
×The timing for the instance %s (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
3630*oasys2D
0\i_buffer_U/combiner_top_i_buffer_ram_U/ram_reg 2default:defaultZ8-4480
·
×The timing for the instance %s (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
3630*oasys2D
0\i_buffer_U/combiner_top_i_buffer_ram_U/ram_reg 2default:defaultZ8-4480
·
×The timing for the instance %s (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
3630*oasys2D
0\p_buffer_U/combiner_top_p_buffer_ram_U/ram_reg 2default:defaultZ8-4480
·
×The timing for the instance %s (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
3630*oasys2D
0\p_buffer_U/combiner_top_p_buffer_ram_U/ram_reg 2default:defaultZ8-4480
 
%s*synth2
|Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 1237.250 ; gain = 613.992
2default:default
D
%s*synth25
!Gated Clock Conversion mode: off
2default:default
š
%s*synth2Š
vFinished IO Insertion : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 1237.250 ; gain = 613.992
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
«
%s*synth2›
†Finished Renaming Generated Instances : Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 1237.250 ; gain = 613.992
2default:default
¨
%s*synth2˜
ƒFinished Rebuilding User Hierarchy : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 1237.250 ; gain = 613.992
2default:default
¢
%s*synth2’
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
;
%s*synth2,

Static Shift Register:
2default:default
£
%s*synth2“
þ+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
2default:default
¤
%s*synth2”
ÿ|Module Name  | RTL Name                                                                                                                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
2default:default
£
%s*synth2“
þ+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[2][30]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[3][30]  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[4][30]  | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[5][30]  | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[6][30]  | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[7][30]  | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[8][30]  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[9][30]  | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[10][30] | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[11][30] | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[12][30] | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[13][30] | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[14][30] | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[15][30] | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[16][30] | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[17][30] | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[18][30] | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[19][30] | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[20][30] | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[21][30] | 22     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[22][30] | 23     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[23][30] | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[24][30] | 25     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[25][30] | 26     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[26][30] | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[27][30] | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[28][30] | 29     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[29][30] | 30     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[30][30] | 31     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][30]     | 31     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][29]     | 30     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][28]     | 29     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][27]     | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][26]     | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][25]     | 26     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][24]     | 25     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][23]     | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][22]     | 23     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][21]     | 22     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][20]     | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][19]     | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][18]     | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][17]     | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][16]     | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][15]     | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][14]     | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][13]     | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][12]     | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][11]     | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][10]     | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][9]      | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][8]      | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][7]      | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][6]      | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][5]      | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][4]      | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][3]      | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][2]      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/sign_tmp_reg[31][1]      | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[2][30]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[3][30]  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[4][30]  | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[5][30]  | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[6][30]  | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[7][30]  | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[8][30]  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[9][30]  | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[10][30] | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[11][30] | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[12][30] | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[13][30] | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[14][30] | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[15][30] | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[16][30] | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[17][30] | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[18][30] | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[19][30] | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[20][30] | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[21][30] | 22     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[22][30] | 23     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[23][30] | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[24][30] | 25     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[25][30] | 26     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[26][30] | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[27][30] | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[28][30] | 29     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[29][30] | 30     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[30][30] | 31     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][30]     | 31     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][29]     | 30     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][28]     | 29     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][27]     | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][26]     | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][25]     | 26     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][24]     | 25     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][23]     | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][22]     | 23     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][21]     | 22     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][20]     | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][19]     | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][18]     | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][17]     | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][16]     | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][15]     | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][14]     | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][13]     | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][12]     | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][11]     | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][10]     | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][9]      | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][8]      | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][7]      | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][6]      | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][5]      | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][4]      | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][3]      | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][2]      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/sign_tmp_reg[31][1]      | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[2][30]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[3][30]  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[4][30]  | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[5][30]  | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[6][30]  | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[7][30]  | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[8][30]  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[9][30]  | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[10][30] | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[11][30] | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[12][30] | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[13][30] | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[14][30] | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[15][30] | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[16][30] | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[17][30] | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[18][30] | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[19][30] | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[20][30] | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[21][30] | 22     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[22][30] | 23     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[23][30] | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[24][30] | 25     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[25][30] | 26     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[26][30] | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[27][30] | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[28][30] | 29     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[29][30] | 30     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/dividend_tmp_reg[30][30] | 31     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][30]     | 31     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][29]     | 30     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][28]     | 29     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][27]     | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][26]     | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][25]     | 26     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][24]     | 25     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][23]     | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][22]     | 23     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][21]     | 22     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][20]     | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][19]     | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][18]     | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][17]     | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][16]     | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][15]     | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][14]     | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][13]     | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][12]     | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][11]     | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][10]     | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][9]      | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][8]      | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][7]      | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][6]      | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][5]      | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][4]      | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][3]      | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/quot_tmp_reg[31][2]      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/sign_tmp_reg[31][1]      | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | ap_reg_ppstg_tmp_10_reg_1279_pp4_it17_reg[9]                                                                                                    | 17     | 10    | NO           | NO                 | YES               | 10     | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | ap_reg_ppstg_exitcond1_reg_1166_pp2_it5_reg[0]                                                                                                  | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | ap_reg_ppstg_exitcond8_reg_1142_pp1_it5_reg[0]                                                                                                  | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | ap_reg_ppstg_indvar2_reg_527_pp2_it6_reg[4]                                                                                                     | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | ap_reg_ppstg_indvar_reg_515_pp1_it6_reg[5]                                                                                                      | 6      | 6     | NO           | NO                 | YES               | 6      | 0       | 
2default:default
¤
%s*synth2”
ÿ|combiner_top | ap_reg_ppstg_tmp_s_reg_1258_pp4_it17_reg[0]                                                                                                     | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
¤
%s*synth2”
ÿ+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

2default:default
¦
%s*synth2–
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
8
%s*synth2)

Report BlackBoxes: 
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
| |BlackBox name |Instances |
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
8
%s*synth2)

Report Cell Usage: 
2default:default
?
%s*synth20
+------+-----------+------+
2default:default
?
%s*synth20
|      |Cell       |Count |
2default:default
?
%s*synth20
+------+-----------+------+
2default:default
?
%s*synth20
|1     |CARRY4     |   955|
2default:default
?
%s*synth20
|2     |LUT1       |   529|
2default:default
?
%s*synth20
|3     |LUT2       |  3360|
2default:default
?
%s*synth20
|4     |LUT3       |  3030|
2default:default
?
%s*synth20
|5     |LUT4       |   155|
2default:default
?
%s*synth20
|6     |LUT5       |   332|
2default:default
?
%s*synth20
|7     |LUT6       |   274|
2default:default
?
%s*synth20
|8     |MUXF7      |     1|
2default:default
?
%s*synth20
|9     |RAMB18E1_1 |     5|
2default:default
?
%s*synth20
|10    |RAMB18E1_2 |     1|
2default:default
?
%s*synth20
|11    |RAMB36E1_1 |     1|
2default:default
?
%s*synth20
|12    |RAMB36E1_2 |     1|
2default:default
?
%s*synth20
|13    |SRL16E     |   114|
2default:default
?
%s*synth20
|14    |SRLC32E    |    87|
2default:default
?
%s*synth20
|15    |FDRE       |  7108|
2default:default
?
%s*synth20
|16    |FDSE       |     1|
2default:default
?
%s*synth20
+------+-----------+------+
2default:default
<
%s*synth2-

Report Instance Areas: 
2default:default
©
%s*synth2™
„+------+-----------------------------------------------------+-------------------------------------------------------------+------+
2default:default
©
%s*synth2™
„|      |Instance                                             |Module                                                       |Cells |
2default:default
©
%s*synth2™
„+------+-----------------------------------------------------+-------------------------------------------------------------+------+
2default:default
©
%s*synth2™
„|1     |top                                                  |                                                             | 15954|
2default:default
©
%s*synth2™
„|2     |  combiner_top_sdiv_32ns_32ns_32_35_U1               |combiner_top_sdiv_32ns_32ns_32_35__parameterized0            |  4377|
2default:default
©
%s*synth2™
„|3     |    combiner_top_sdiv_32ns_32ns_32_35_div_U          |combiner_top_sdiv_32ns_32ns_32_35_div_10                     |  4377|
2default:default
©
%s*synth2™
„|4     |      combiner_top_sdiv_32ns_32ns_32_35_div_u_0      |combiner_top_sdiv_32ns_32ns_32_35_div_u_11                   |  4290|
2default:default
©
%s*synth2™
„|5     |  combiner_top_sdiv_32ns_32ns_32_35_U2               |combiner_top_sdiv_32ns_32ns_32_35__parameterized2            |  4589|
2default:default
©
%s*synth2™
„|6     |    combiner_top_sdiv_32ns_32ns_32_35_div_U          |combiner_top_sdiv_32ns_32ns_32_35_div_8                      |  4589|
2default:default
©
%s*synth2™
„|7     |      combiner_top_sdiv_32ns_32ns_32_35_div_u_0      |combiner_top_sdiv_32ns_32ns_32_35_div_u_9                    |  4359|
2default:default
©
%s*synth2™
„|8     |  combiner_top_sdiv_32ns_32ns_32_35_U3               |combiner_top_sdiv_32ns_32ns_32_35__parameterized4            |  4494|
2default:default
©
%s*synth2™
„|9     |    combiner_top_sdiv_32ns_32ns_32_35_div_U          |combiner_top_sdiv_32ns_32ns_32_35_div                        |  4494|
2default:default
©
%s*synth2™
„|10    |      combiner_top_sdiv_32ns_32ns_32_35_div_u_0      |combiner_top_sdiv_32ns_32ns_32_35_div_u                      |  4320|
2default:default
©
%s*synth2™
„|11    |  centre_buffer_sum_sq_U                             |combiner_top_centre_buffer_0_wgtCent_value__parameterized0   |   113|
2default:default
©
%s*synth2™
„|12    |    combiner_top_centre_buffer_0_wgtCent_value_ram_U |combiner_top_centre_buffer_0_wgtCent_value_ram_7             |   113|
2default:default
©
%s*synth2™
„|13    |  centre_buffer_2_wgtCent_value_U                    |combiner_top_centre_buffer_0_wgtCent_value__parameterized0_0 |    51|
2default:default
©
%s*synth2™
„|14    |    combiner_top_centre_buffer_0_wgtCent_value_ram_U |combiner_top_centre_buffer_0_wgtCent_value_ram_6             |    51|
2default:default
©
%s*synth2™
„|15    |  centre_buffer_1_wgtCent_value_U                    |combiner_top_centre_buffer_0_wgtCent_value__parameterized0_1 |    46|
2default:default
©
%s*synth2™
„|16    |    combiner_top_centre_buffer_0_wgtCent_value_ram_U |combiner_top_centre_buffer_0_wgtCent_value_ram_5             |    46|
2default:default
©
%s*synth2™
„|17    |  p_buffer_U                                         |combiner_top_p_buffer__parameterized0                        |   147|
2default:default
©
%s*synth2™
„|18    |    combiner_top_p_buffer_ram_U                      |combiner_top_p_buffer_ram                                    |   147|
2default:default
©
%s*synth2™
„|19    |  i_buffer_U                                         |combiner_top_i_buffer__parameterized0                        |    30|
2default:default
©
%s*synth2™
„|20    |    combiner_top_i_buffer_ram_U                      |combiner_top_i_buffer_ram                                    |    30|
2default:default
©
%s*synth2™
„|21    |  centre_buffer_0_wgtCent_value_U                    |combiner_top_centre_buffer_0_wgtCent_value__parameterized0_2 |    33|
2default:default
©
%s*synth2™
„|22    |    combiner_top_centre_buffer_0_wgtCent_value_ram_U |combiner_top_centre_buffer_0_wgtCent_value_ram_4             |    33|
2default:default
©
%s*synth2™
„|23    |  c_buffer_U                                         |combiner_top_c_buffer__parameterized0                        |    42|
2default:default
©
%s*synth2™
„|24    |    combiner_top_c_buffer_ram_U                      |combiner_top_c_buffer_ram                                    |    42|
2default:default
©
%s*synth2™
„|25    |  centre_buffer_count_U                              |combiner_top_centre_buffer_0_wgtCent_value__parameterized0_3 |   113|
2default:default
©
%s*synth2™
„|26    |    combiner_top_centre_buffer_0_wgtCent_value_ram_U |combiner_top_centre_buffer_0_wgtCent_value_ram               |   113|
2default:default
©
%s*synth2™
„+------+-----------------------------------------------------+-------------------------------------------------------------+------+
2default:default
§
%s*synth2—
‚Finished Writing Synthesis Report : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 1237.250 ; gain = 613.992
2default:default
l
%s*synth2]
ISynthesis finished with 0 errors, 0 critical warnings and 3409 warnings.
2default:default
¥
%s*synth2•
€Synthesis Optimization Complete : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 1237.250 ; gain = 613.992
2default:default
\
-Analyzing %s Unisim elements for replacement
17*netlist2
82default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
u
!Unisim Transformation Summary:
%s111*project29
%No Unisim elements were transformed.
2default:defaultZ1-111
L
Releasing license: %s
83*common2
	Synthesis2default:defaultZ17-83
¿
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
822default:default2
1962default:default2
02default:default2
02default:defaultZ4-41
U
%s completed successfully
29*	vivadotcl2 
synth_design2default:defaultZ4-42
ý
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
synth_design: 2default:default2
00:01:242default:default2
00:01:252default:default2
1571.7342default:default2
852.0862default:defaultZ17-268
<
%Done setting XDC timing constraints.
35*timingZ38-35
‚
vreport_utilization: Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.93 . Memory (MB): peak = 1578.938 ; gain = 2.012
*common
w
Exiting %s at %s...
206*common2
Vivado2default:default2,
Thu Jun 12 14:12:16 20142default:defaultZ17-206