

================================================================
== Vitis HLS Report for 'detectCoul'
================================================================
* Date:           Fri Mar 28 16:56:53 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        tp3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  15.00 ns|  10.722 ns|     4.05 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  15.000 ns|  15.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1466|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|     197|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     197|   1466|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln46_fu_100_p2        |         +|   0|  0|  39|          32|           1|
    |add_ln50_fu_124_p2        |         +|   0|  0|  39|          32|           1|
    |add_ln70_fu_580_p2        |         +|   0|  0|  39|          32|           1|
    |add_ln88_fu_498_p2        |         +|   0|  0|  39|          32|           1|
    |and_ln102_fu_643_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln106_1_fu_775_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln106_fu_751_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln110_fu_671_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln44_fu_86_p2         |       and|   0|  0|   2|           1|           1|
    |and_ln48_1_fu_396_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln48_fu_118_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln52_1_fu_464_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln52_fu_142_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln56_1_fu_258_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln56_fu_154_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln63_1_fu_284_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln63_fu_166_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln70_1_fu_424_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln70_fu_178_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln77_1_fu_196_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln77_2_fu_226_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln77_3_fu_316_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln77_4_fu_354_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln77_5_fu_372_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln77_6_fu_476_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln77_fu_184_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln90_fu_602_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln94_1_fu_687_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln94_fu_617_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln98_1_fu_705_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln98_fu_633_p2        |       and|   0|  0|   2|           1|           1|
    |icmp_ln102_fu_639_p2      |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln106_fu_649_p2      |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln110_fu_666_p2      |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln120_fu_504_p2      |      icmp|   0|  0|  39|          32|          17|
    |icmp_ln44_1_fu_80_p2      |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln44_fu_74_p2        |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln48_1_fu_112_p2     |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln48_fu_106_p2       |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln52_1_fu_136_p2     |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln52_fu_130_p2       |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln56_fu_148_p2       |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln63_fu_160_p2       |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln70_fu_172_p2       |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln90_1_fu_597_p2     |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln90_fu_593_p2       |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln94_1_fu_612_p2     |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln94_fu_608_p2       |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln98_1_fu_628_p2     |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln98_fu_623_p2       |      icmp|   0|  0|  39|          32|          32|
    |or_ln102_1_fu_739_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln102_fu_733_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln106_1_fu_781_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln106_2_fu_787_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln106_fu_660_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln120_1_fu_530_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln120_2_fu_544_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln120_3_fu_510_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln120_fu_516_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln48_fu_240_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln52_1_fu_246_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln52_fu_214_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln56_fu_272_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln63_fu_298_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln70_fu_304_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln77_1_fu_208_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln77_2_fu_330_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln77_3_fu_342_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln77_4_fu_360_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln77_5_fu_378_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln77_6_fu_446_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln77_7_fu_458_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln77_8_fu_482_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln77_fu_202_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln94_fu_693_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln98_fu_719_p2         |        or|   0|  0|   2|           1|           1|
    |select_ln106_fu_757_p3    |    select|   0|  0|   2|           1|           2|
    |select_ln120_1_fu_536_p3  |    select|   0|  0|  32|           1|           1|
    |select_ln120_2_fu_797_p3  |    select|   0|  0|  32|           1|           1|
    |select_ln120_3_fu_550_p3  |    select|   0|  0|  32|           1|           1|
    |select_ln120_fu_522_p3    |    select|   0|  0|  32|           1|           1|
    |select_ln44_fu_232_p3     |    select|   0|  0|  32|           1|          32|
    |select_ln48_fu_402_p3     |    select|   0|  0|  32|           1|          32|
    |select_ln56_1_fu_410_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln56_fu_264_p3     |    select|   0|  0|  32|           1|          32|
    |select_ln63_fu_290_p3     |    select|   0|  0|  32|           1|          32|
    |select_ln70_fu_430_p3     |    select|   0|  0|  32|           1|          32|
    |select_ln77_1_fu_438_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln77_2_fu_586_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln77_fu_322_p3     |    select|   0|  0|  32|           1|          32|
    |select_ln98_1_fu_725_p3   |    select|   0|  0|   3|           1|           2|
    |select_ln98_fu_711_p3     |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |xor_ln102_fu_745_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln106_1_fu_769_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln106_fu_654_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln44_fu_390_p2        |       xor|   0|  0|   2|           2|           1|
    |xor_ln48_fu_366_p2        |       xor|   0|  0|   2|           2|           1|
    |xor_ln52_1_fu_252_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln52_2_fu_470_p2      |       xor|   0|  0|   2|           2|           1|
    |xor_ln52_fu_220_p2        |       xor|   0|  0|   2|           1|           2|
    |xor_ln56_1_fu_348_p2      |       xor|   0|  0|   2|           2|           1|
    |xor_ln56_fu_278_p2        |       xor|   0|  0|   2|           1|           2|
    |xor_ln63_fu_418_p2        |       xor|   0|  0|   2|           1|           2|
    |xor_ln70_1_fu_310_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln70_fu_190_p2        |       xor|   0|  0|   2|           2|           1|
    |xor_ln77_1_fu_384_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln77_2_fu_452_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln77_3_fu_488_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln77_fu_336_p2        |       xor|   0|  0|   2|           1|           2|
    |xor_ln90_fu_681_p2        |       xor|   0|  0|   2|           2|           1|
    |xor_ln94_fu_699_p2        |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|1466|         831|         981|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |cptB                     |  32|   0|   32|          0|
    |cptG                     |  32|   0|   32|          0|
    |cptPix                   |  32|   0|   32|          0|
    |cptR                     |  32|   0|   32|          0|
    |icmp_ln120_reg_847       |   1|   0|    1|          0|
    |or_ln120_2_reg_858       |   1|   0|    1|          0|
    |or_ln77_8_reg_842        |   1|   0|    1|          0|
    |select_ln77_1_reg_832    |  32|   0|   32|          0|
    |select_ln77_reg_822      |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 197|   0|  197|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|    detectCoul|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|    detectCoul|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|    detectCoul|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|    detectCoul|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|    detectCoul|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|    detectCoul|  return value|
|ap_return_0  |  out|    8|  ap_ctrl_hs|    detectCoul|  return value|
|ap_return_1  |  out|    8|  ap_ctrl_hs|    detectCoul|  return value|
|pixIn_val    |   in|   96|     ap_none|     pixIn_val|        scalar|
+-------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 10.0>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%pixIn_val_read = read i96 @_ssdm_op_Read.ap_auto.i96, i96 %pixIn_val" [seuilCout.c:28]   --->   Operation 3 'read' 'pixIn_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%valR = trunc i96 %pixIn_val_read" [seuilCout.c:28]   --->   Operation 4 'trunc' 'valR' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%valG = partselect i32 @_ssdm_op_PartSelect.i32.i96.i32.i32, i96 %pixIn_val_read, i32 32, i32 63" [seuilCout.c:29]   --->   Operation 5 'partselect' 'valG' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%valB = partselect i32 @_ssdm_op_PartSelect.i32.i96.i32.i32, i96 %pixIn_val_read, i32 64, i32 95" [seuilCout.c:30]   --->   Operation 6 'partselect' 'valB' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (2.55ns)   --->   "%icmp_ln44 = icmp_sgt  i32 %valR, i32 %valG" [seuilCout.c:44]   --->   Operation 7 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (2.55ns)   --->   "%icmp_ln44_1 = icmp_sgt  i32 %valR, i32 %valB" [seuilCout.c:44]   --->   Operation 8 'icmp' 'icmp_ln44_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.97ns)   --->   "%and_ln44 = and i1 %icmp_ln44, i1 %icmp_ln44_1" [seuilCout.c:44]   --->   Operation 9 'and' 'and_ln44' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%cptR_load = load i32 %cptR" [seuilCout.c:46]   --->   Operation 10 'load' 'cptR_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%cptG_load = load i32 %cptG" [seuilCout.c:50]   --->   Operation 11 'load' 'cptG_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.55ns)   --->   "%add_ln46 = add i32 %cptR_load, i32 1" [seuilCout.c:46]   --->   Operation 12 'add' 'add_ln46' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (2.55ns)   --->   "%icmp_ln48 = icmp_sgt  i32 %valG, i32 %valR" [seuilCout.c:48]   --->   Operation 13 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (2.55ns)   --->   "%icmp_ln48_1 = icmp_sgt  i32 %valG, i32 %valB" [seuilCout.c:48]   --->   Operation 14 'icmp' 'icmp_ln48_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.97ns)   --->   "%and_ln48 = and i1 %icmp_ln48, i1 %icmp_ln48_1" [seuilCout.c:48]   --->   Operation 15 'and' 'and_ln48' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (2.55ns)   --->   "%add_ln50 = add i32 %cptG_load, i32 1" [seuilCout.c:50]   --->   Operation 16 'add' 'add_ln50' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (2.55ns)   --->   "%icmp_ln52 = icmp_sgt  i32 %valB, i32 %valR" [seuilCout.c:52]   --->   Operation 17 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (2.55ns)   --->   "%icmp_ln52_1 = icmp_sgt  i32 %valB, i32 %valG" [seuilCout.c:52]   --->   Operation 18 'icmp' 'icmp_ln52_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.97ns)   --->   "%and_ln52 = and i1 %icmp_ln52, i1 %icmp_ln52_1" [seuilCout.c:52]   --->   Operation 19 'and' 'and_ln52' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (2.55ns)   --->   "%icmp_ln56 = icmp_eq  i32 %valR, i32 %valG" [seuilCout.c:56]   --->   Operation 20 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.97ns)   --->   "%and_ln56 = and i1 %icmp_ln56, i1 %icmp_ln44_1" [seuilCout.c:56]   --->   Operation 21 'and' 'and_ln56' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (2.55ns)   --->   "%icmp_ln63 = icmp_eq  i32 %valR, i32 %valB" [seuilCout.c:63]   --->   Operation 22 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.97ns)   --->   "%and_ln63 = and i1 %icmp_ln63, i1 %icmp_ln44" [seuilCout.c:63]   --->   Operation 23 'and' 'and_ln63' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.55ns)   --->   "%icmp_ln70 = icmp_eq  i32 %valG, i32 %valB" [seuilCout.c:70]   --->   Operation 24 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.97ns)   --->   "%and_ln70 = and i1 %icmp_ln70, i1 %icmp_ln48" [seuilCout.c:70]   --->   Operation 25 'and' 'and_ln70' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.97ns)   --->   "%and_ln77 = and i1 %icmp_ln56, i1 %icmp_ln63" [seuilCout.c:77]   --->   Operation 26 'and' 'and_ln77' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_2)   --->   "%xor_ln70 = xor i1 %and_ln70, i1 1" [seuilCout.c:70]   --->   Operation 27 'xor' 'xor_ln70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_2)   --->   "%and_ln77_1 = and i1 %and_ln77, i1 %xor_ln70" [seuilCout.c:77]   --->   Operation 28 'and' 'and_ln77_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_2)   --->   "%or_ln77 = or i1 %and_ln63, i1 %and_ln77_1" [seuilCout.c:77]   --->   Operation 29 'or' 'or_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_2)   --->   "%or_ln77_1 = or i1 %or_ln77, i1 %and_ln56" [seuilCout.c:77]   --->   Operation 30 'or' 'or_ln77_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_2)   --->   "%or_ln52 = or i1 %and_ln48, i1 %and_ln52" [seuilCout.c:52]   --->   Operation 31 'or' 'or_ln52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_2)   --->   "%xor_ln52 = xor i1 %or_ln52, i1 1" [seuilCout.c:52]   --->   Operation 32 'xor' 'xor_ln52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln77_2 = and i1 %or_ln77_1, i1 %xor_ln52" [seuilCout.c:77]   --->   Operation 33 'and' 'and_ln77_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln56)   --->   "%select_ln44 = select i1 %and_ln44, i32 %add_ln46, i32 %cptR_load" [seuilCout.c:44]   --->   Operation 34 'select' 'select_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.97ns)   --->   "%or_ln48 = or i1 %and_ln44, i1 %and_ln48" [seuilCout.c:48]   --->   Operation 35 'or' 'or_ln48' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.97ns)   --->   "%or_ln52_1 = or i1 %or_ln48, i1 %and_ln52" [seuilCout.c:52]   --->   Operation 36 'or' 'or_ln52_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node and_ln56_1)   --->   "%xor_ln52_1 = xor i1 %or_ln52_1, i1 1" [seuilCout.c:52]   --->   Operation 37 'xor' 'xor_ln52_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln56_1 = and i1 %and_ln56, i1 %xor_ln52_1" [seuilCout.c:56]   --->   Operation 38 'and' 'and_ln56_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln56 = select i1 %and_ln56_1, i32 %add_ln46, i32 %select_ln44" [seuilCout.c:56]   --->   Operation 39 'select' 'select_ln56' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.97ns)   --->   "%or_ln56 = or i1 %or_ln52_1, i1 %and_ln56" [seuilCout.c:56]   --->   Operation 40 'or' 'or_ln56' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln77)   --->   "%xor_ln56 = xor i1 %or_ln56, i1 1" [seuilCout.c:56]   --->   Operation 41 'xor' 'xor_ln56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln77)   --->   "%and_ln63_1 = and i1 %and_ln63, i1 %xor_ln56" [seuilCout.c:63]   --->   Operation 42 'and' 'and_ln63_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln77)   --->   "%select_ln63 = select i1 %and_ln63_1, i32 %add_ln46, i32 %select_ln56" [seuilCout.c:63]   --->   Operation 43 'select' 'select_ln63' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.97ns)   --->   "%or_ln63 = or i1 %or_ln56, i1 %and_ln63" [seuilCout.c:63]   --->   Operation 44 'or' 'or_ln63' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_3)   --->   "%or_ln70 = or i1 %or_ln63, i1 %and_ln70" [seuilCout.c:70]   --->   Operation 45 'or' 'or_ln70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_3)   --->   "%xor_ln70_1 = xor i1 %or_ln70, i1 1" [seuilCout.c:70]   --->   Operation 46 'xor' 'xor_ln70_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln77_3 = and i1 %and_ln77, i1 %xor_ln70_1" [seuilCout.c:77]   --->   Operation 47 'and' 'and_ln77_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln77 = select i1 %and_ln77_3, i32 %add_ln46, i32 %select_ln63" [seuilCout.c:77]   --->   Operation 48 'select' 'select_ln77' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.97ns)   --->   "%or_ln77_2 = or i1 %and_ln70, i1 %and_ln77" [seuilCout.c:77]   --->   Operation 49 'or' 'or_ln77_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_1)   --->   "%xor_ln77 = xor i1 %or_ln77_2, i1 1" [seuilCout.c:77]   --->   Operation 50 'xor' 'xor_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_1)   --->   "%or_ln77_3 = or i1 %and_ln63, i1 %xor_ln77" [seuilCout.c:77]   --->   Operation 51 'or' 'or_ln77_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_1)   --->   "%xor_ln56_1 = xor i1 %and_ln56, i1 1" [seuilCout.c:56]   --->   Operation 52 'xor' 'xor_ln56_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_1)   --->   "%and_ln77_4 = and i1 %or_ln77_3, i1 %xor_ln56_1" [seuilCout.c:77]   --->   Operation 53 'and' 'and_ln77_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_1)   --->   "%or_ln77_4 = or i1 %and_ln52, i1 %and_ln77_4" [seuilCout.c:77]   --->   Operation 54 'or' 'or_ln77_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_1)   --->   "%xor_ln48 = xor i1 %and_ln48, i1 1" [seuilCout.c:48]   --->   Operation 55 'xor' 'xor_ln48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_1)   --->   "%and_ln77_5 = and i1 %or_ln77_4, i1 %xor_ln48" [seuilCout.c:77]   --->   Operation 56 'and' 'and_ln77_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_1)   --->   "%or_ln77_5 = or i1 %and_ln44, i1 %and_ln77_5" [seuilCout.c:77]   --->   Operation 57 'or' 'or_ln77_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln77_1 = xor i1 %or_ln77_5, i1 1" [seuilCout.c:77]   --->   Operation 58 'xor' 'xor_ln77_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln56_1)   --->   "%xor_ln44 = xor i1 %and_ln44, i1 1" [seuilCout.c:44]   --->   Operation 59 'xor' 'xor_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln56_1)   --->   "%and_ln48_1 = and i1 %and_ln48, i1 %xor_ln44" [seuilCout.c:48]   --->   Operation 60 'and' 'and_ln48_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln56_1)   --->   "%select_ln48 = select i1 %and_ln48_1, i32 %add_ln50, i32 %cptG_load" [seuilCout.c:48]   --->   Operation 61 'select' 'select_ln48' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln56_1 = select i1 %and_ln56_1, i32 %add_ln50, i32 %select_ln48" [seuilCout.c:56]   --->   Operation 62 'select' 'select_ln56_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_1)   --->   "%xor_ln63 = xor i1 %or_ln63, i1 1" [seuilCout.c:63]   --->   Operation 63 'xor' 'xor_ln63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_1)   --->   "%and_ln70_1 = and i1 %and_ln70, i1 %xor_ln63" [seuilCout.c:70]   --->   Operation 64 'and' 'and_ln70_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_1)   --->   "%select_ln70 = select i1 %and_ln70_1, i32 %add_ln50, i32 %select_ln56_1" [seuilCout.c:70]   --->   Operation 65 'select' 'select_ln70' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln77_1 = select i1 %and_ln77_3, i32 %add_ln50, i32 %select_ln70" [seuilCout.c:77]   --->   Operation 66 'select' 'select_ln77_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_8)   --->   "%or_ln77_6 = or i1 %or_ln77_2, i1 %and_ln63" [seuilCout.c:77]   --->   Operation 67 'or' 'or_ln77_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_8)   --->   "%xor_ln77_2 = xor i1 %or_ln77_6, i1 1" [seuilCout.c:77]   --->   Operation 68 'xor' 'xor_ln77_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_8)   --->   "%or_ln77_7 = or i1 %and_ln56, i1 %xor_ln77_2" [seuilCout.c:77]   --->   Operation 69 'or' 'or_ln77_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_8)   --->   "%and_ln52_1 = and i1 %icmp_ln52, i1 %icmp_ln52_1" [seuilCout.c:52]   --->   Operation 70 'and' 'and_ln52_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_8)   --->   "%xor_ln52_2 = xor i1 %and_ln52_1, i1 1" [seuilCout.c:52]   --->   Operation 71 'xor' 'xor_ln52_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_8)   --->   "%and_ln77_6 = and i1 %or_ln77_7, i1 %xor_ln52_2" [seuilCout.c:77]   --->   Operation 72 'and' 'and_ln77_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln77_8 = or i1 %or_ln48, i1 %and_ln77_6" [seuilCout.c:77]   --->   Operation 73 'or' 'or_ln77_8' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node or_ln120_2)   --->   "%xor_ln77_3 = xor i1 %or_ln77_8, i1 1" [seuilCout.c:77]   --->   Operation 74 'xor' 'xor_ln77_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%cptPix_load = load i32 %cptPix" [seuilCout.c:88]   --->   Operation 75 'load' 'cptPix_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (2.55ns)   --->   "%add_ln88 = add i32 %cptPix_load, i32 1" [seuilCout.c:88]   --->   Operation 76 'add' 'add_ln88' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (2.55ns)   --->   "%icmp_ln120 = icmp_eq  i32 %add_ln88, i32 107200" [seuilCout.c:120]   --->   Operation 77 'icmp' 'icmp_ln120' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node or_ln120)   --->   "%or_ln120_3 = or i1 %and_ln77_2, i1 %icmp_ln120" [seuilCout.c:120]   --->   Operation 78 'or' 'or_ln120_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln120 = or i1 %or_ln120_3, i1 %and_ln44" [seuilCout.c:120]   --->   Operation 79 'or' 'or_ln120' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.69ns)   --->   "%select_ln120 = select i1 %icmp_ln120, i32 0, i32 %select_ln77" [seuilCout.c:120]   --->   Operation 80 'select' 'select_ln120' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln120_1 = or i1 %icmp_ln120, i1 %xor_ln77_1" [seuilCout.c:120]   --->   Operation 81 'or' 'or_ln120_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.69ns)   --->   "%select_ln120_1 = select i1 %icmp_ln120, i32 0, i32 %select_ln77_1" [seuilCout.c:120]   --->   Operation 82 'select' 'select_ln120_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln120_2 = or i1 %icmp_ln120, i1 %xor_ln77_3" [seuilCout.c:120]   --->   Operation 83 'or' 'or_ln120_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.69ns)   --->   "%select_ln120_3 = select i1 %icmp_ln120, i32 0, i32 %add_ln88" [seuilCout.c:120]   --->   Operation 84 'select' 'select_ln120_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%store_ln88 = store i32 %select_ln120_3, i32 %cptPix" [seuilCout.c:88]   --->   Operation 85 'store' 'store_ln88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln120 = br i1 %or_ln120_2, void %if.end87.new4, void %mergeST3" [seuilCout.c:120]   --->   Operation 86 'br' 'br_ln120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln120 = br i1 %or_ln120_1, void %if.end87.new2, void %mergeST1" [seuilCout.c:120]   --->   Operation 87 'br' 'br_ln120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%store_ln50 = store i32 %select_ln120_1, i32 %cptG" [seuilCout.c:50]   --->   Operation 88 'store' 'store_ln50' <Predicate = (or_ln120_1)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end87.new2"   --->   Operation 89 'br' 'br_ln0' <Predicate = (or_ln120_1)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln120 = br i1 %or_ln120, void %if.end87.new, void %mergeST" [seuilCout.c:120]   --->   Operation 90 'br' 'br_ln120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%store_ln46 = store i32 %select_ln120, i32 %cptR" [seuilCout.c:46]   --->   Operation 91 'store' 'store_ln46' <Predicate = (or_ln120)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end87.new"   --->   Operation 92 'br' 'br_ln0' <Predicate = (or_ln120)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 10.7>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%specpipeline_ln28 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [seuilCout.c:28]   --->   Operation 93 'specpipeline' 'specpipeline_ln28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%cptB_load = load i32 %cptB" [seuilCout.c:54]   --->   Operation 94 'load' 'cptB_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (2.55ns)   --->   "%add_ln70 = add i32 %cptB_load, i32 1" [seuilCout.c:70]   --->   Operation 95 'add' 'add_ln70' <Predicate = (!or_ln77_8)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.69ns)   --->   "%select_ln77_2 = select i1 %or_ln77_8, i32 %cptB_load, i32 %add_ln70" [seuilCout.c:77]   --->   Operation 96 'select' 'select_ln77_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (2.55ns)   --->   "%icmp_ln90 = icmp_sgt  i32 %select_ln77, i32 %select_ln77_1" [seuilCout.c:90]   --->   Operation 97 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (2.55ns)   --->   "%icmp_ln90_1 = icmp_sgt  i32 %select_ln77, i32 %select_ln77_2" [seuilCout.c:90]   --->   Operation 98 'icmp' 'icmp_ln90_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.97ns)   --->   "%and_ln90 = and i1 %icmp_ln90, i1 %icmp_ln90_1" [seuilCout.c:90]   --->   Operation 99 'and' 'and_ln90' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (2.55ns)   --->   "%icmp_ln94 = icmp_sgt  i32 %select_ln77_1, i32 %select_ln77" [seuilCout.c:94]   --->   Operation 100 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (2.55ns)   --->   "%icmp_ln94_1 = icmp_sgt  i32 %select_ln77_1, i32 %select_ln77_2" [seuilCout.c:94]   --->   Operation 101 'icmp' 'icmp_ln94_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.97ns)   --->   "%and_ln94 = and i1 %icmp_ln94, i1 %icmp_ln94_1" [seuilCout.c:94]   --->   Operation 102 'and' 'and_ln94' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (2.55ns)   --->   "%icmp_ln98 = icmp_sgt  i32 %select_ln77_2, i32 %select_ln77" [seuilCout.c:98]   --->   Operation 103 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (2.55ns)   --->   "%icmp_ln98_1 = icmp_sgt  i32 %select_ln77_2, i32 %select_ln77_1" [seuilCout.c:98]   --->   Operation 104 'icmp' 'icmp_ln98_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.97ns)   --->   "%and_ln98 = and i1 %icmp_ln98, i1 %icmp_ln98_1" [seuilCout.c:98]   --->   Operation 105 'and' 'and_ln98' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (2.55ns)   --->   "%icmp_ln102 = icmp_eq  i32 %select_ln77, i32 %select_ln77_1" [seuilCout.c:102]   --->   Operation 106 'icmp' 'icmp_ln102' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node or_ln102_1)   --->   "%and_ln102 = and i1 %icmp_ln102, i1 %icmp_ln90_1" [seuilCout.c:102]   --->   Operation 107 'and' 'and_ln102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (2.55ns)   --->   "%icmp_ln106 = icmp_ne  i32 %select_ln77, i32 %select_ln77_2" [seuilCout.c:106]   --->   Operation 108 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln106)   --->   "%xor_ln106 = xor i1 %icmp_ln90, i1 1" [seuilCout.c:106]   --->   Operation 109 'xor' 'xor_ln106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln106)   --->   "%or_ln106 = or i1 %icmp_ln106, i1 %xor_ln106" [seuilCout.c:106]   --->   Operation 110 'or' 'or_ln106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (2.55ns)   --->   "%icmp_ln110 = icmp_eq  i32 %select_ln77_1, i32 %select_ln77_2" [seuilCout.c:110]   --->   Operation 111 'icmp' 'icmp_ln110' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.97ns)   --->   "%and_ln110 = and i1 %icmp_ln94, i1 %icmp_ln110" [seuilCout.c:110]   --->   Operation 112 'and' 'and_ln110' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln106)   --->   "%zext_ln90 = zext i1 %and_ln110" [seuilCout.c:90]   --->   Operation 113 'zext' 'zext_ln90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln98_1)   --->   "%xor_ln90 = xor i1 %and_ln90, i1 1" [seuilCout.c:90]   --->   Operation 114 'xor' 'xor_ln90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln98_1)   --->   "%and_ln94_1 = and i1 %and_ln94, i1 %xor_ln90" [seuilCout.c:94]   --->   Operation 115 'and' 'and_ln94_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.97ns)   --->   "%or_ln94 = or i1 %and_ln90, i1 %and_ln94" [seuilCout.c:94]   --->   Operation 116 'or' 'or_ln94' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node and_ln98_1)   --->   "%xor_ln94 = xor i1 %or_ln94, i1 1" [seuilCout.c:94]   --->   Operation 117 'xor' 'xor_ln94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln98_1 = and i1 %and_ln98, i1 %xor_ln94" [seuilCout.c:98]   --->   Operation 118 'and' 'and_ln98_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln98_1)   --->   "%select_ln98 = select i1 %and_ln98_1, i2 0, i2 1" [seuilCout.c:98]   --->   Operation 119 'select' 'select_ln98' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln98_1)   --->   "%or_ln98 = or i1 %and_ln98_1, i1 %and_ln94_1" [seuilCout.c:98]   --->   Operation 120 'or' 'or_ln98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln98_1 = select i1 %or_ln98, i2 %select_ln98, i2 2" [seuilCout.c:98]   --->   Operation 121 'select' 'select_ln98_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node or_ln102_1)   --->   "%or_ln102 = or i1 %and_ln98, i1 %and_ln102" [seuilCout.c:102]   --->   Operation 122 'or' 'or_ln102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln102_1 = or i1 %or_ln102, i1 %or_ln94" [seuilCout.c:102]   --->   Operation 123 'or' 'or_ln102_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln106)   --->   "%xor_ln102 = xor i1 %or_ln102_1, i1 1" [seuilCout.c:102]   --->   Operation 124 'xor' 'xor_ln102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln106)   --->   "%and_ln106 = and i1 %or_ln106, i1 %xor_ln102" [seuilCout.c:106]   --->   Operation 125 'and' 'and_ln106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln106 = select i1 %and_ln106, i2 %zext_ln90, i2 %select_ln98_1" [seuilCout.c:106]   --->   Operation 126 'select' 'select_ln106' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i2 %select_ln106" [seuilCout.c:106]   --->   Operation 127 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_2)   --->   "%xor_ln106_1 = xor i1 %icmp_ln106, i1 1" [seuilCout.c:106]   --->   Operation 128 'xor' 'xor_ln106_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_2)   --->   "%and_ln106_1 = and i1 %icmp_ln90, i1 %xor_ln106_1" [seuilCout.c:106]   --->   Operation 129 'and' 'and_ln106_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_2)   --->   "%or_ln106_1 = or i1 %or_ln102_1, i1 %and_ln106_1" [seuilCout.c:106]   --->   Operation 130 'or' 'or_ln106_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln106_2 = or i1 %or_ln106_1, i1 %and_ln110" [seuilCout.c:106]   --->   Operation 131 'or' 'or_ln106_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i1 %or_ln106_2" [seuilCout.c:120]   --->   Operation 132 'zext' 'zext_ln120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.69ns)   --->   "%select_ln120_2 = select i1 %icmp_ln120, i32 0, i32 %select_ln77_2" [seuilCout.c:120]   --->   Operation 133 'select' 'select_ln120_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%mrv = insertvalue i16 <undef>, i8 %zext_ln106" [seuilCout.c:127]   --->   Operation 134 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i16 %mrv, i8 %zext_ln120" [seuilCout.c:127]   --->   Operation 135 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%store_ln54 = store i32 %select_ln120_2, i32 %cptB" [seuilCout.c:54]   --->   Operation 136 'store' 'store_ln54' <Predicate = (or_ln120_2)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end87.new4"   --->   Operation 137 'br' 'br_ln0' <Predicate = (or_ln120_2)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%ret_ln127 = ret i16 %mrv_1" [seuilCout.c:127]   --->   Operation 138 'ret' 'ret_ln127' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ pixIn_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cptR]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ cptG]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ cptB]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ cptPix]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
pixIn_val_read    (read        ) [ 000]
valR              (trunc       ) [ 000]
valG              (partselect  ) [ 000]
valB              (partselect  ) [ 000]
icmp_ln44         (icmp        ) [ 000]
icmp_ln44_1       (icmp        ) [ 000]
and_ln44          (and         ) [ 000]
cptR_load         (load        ) [ 000]
cptG_load         (load        ) [ 000]
add_ln46          (add         ) [ 000]
icmp_ln48         (icmp        ) [ 000]
icmp_ln48_1       (icmp        ) [ 000]
and_ln48          (and         ) [ 000]
add_ln50          (add         ) [ 000]
icmp_ln52         (icmp        ) [ 000]
icmp_ln52_1       (icmp        ) [ 000]
and_ln52          (and         ) [ 000]
icmp_ln56         (icmp        ) [ 000]
and_ln56          (and         ) [ 000]
icmp_ln63         (icmp        ) [ 000]
and_ln63          (and         ) [ 000]
icmp_ln70         (icmp        ) [ 000]
and_ln70          (and         ) [ 000]
and_ln77          (and         ) [ 000]
xor_ln70          (xor         ) [ 000]
and_ln77_1        (and         ) [ 000]
or_ln77           (or          ) [ 000]
or_ln77_1         (or          ) [ 000]
or_ln52           (or          ) [ 000]
xor_ln52          (xor         ) [ 000]
and_ln77_2        (and         ) [ 000]
select_ln44       (select      ) [ 000]
or_ln48           (or          ) [ 000]
or_ln52_1         (or          ) [ 000]
xor_ln52_1        (xor         ) [ 000]
and_ln56_1        (and         ) [ 000]
select_ln56       (select      ) [ 000]
or_ln56           (or          ) [ 000]
xor_ln56          (xor         ) [ 000]
and_ln63_1        (and         ) [ 000]
select_ln63       (select      ) [ 000]
or_ln63           (or          ) [ 000]
or_ln70           (or          ) [ 000]
xor_ln70_1        (xor         ) [ 000]
and_ln77_3        (and         ) [ 000]
select_ln77       (select      ) [ 011]
or_ln77_2         (or          ) [ 000]
xor_ln77          (xor         ) [ 000]
or_ln77_3         (or          ) [ 000]
xor_ln56_1        (xor         ) [ 000]
and_ln77_4        (and         ) [ 000]
or_ln77_4         (or          ) [ 000]
xor_ln48          (xor         ) [ 000]
and_ln77_5        (and         ) [ 000]
or_ln77_5         (or          ) [ 000]
xor_ln77_1        (xor         ) [ 000]
xor_ln44          (xor         ) [ 000]
and_ln48_1        (and         ) [ 000]
select_ln48       (select      ) [ 000]
select_ln56_1     (select      ) [ 000]
xor_ln63          (xor         ) [ 000]
and_ln70_1        (and         ) [ 000]
select_ln70       (select      ) [ 000]
select_ln77_1     (select      ) [ 011]
or_ln77_6         (or          ) [ 000]
xor_ln77_2        (xor         ) [ 000]
or_ln77_7         (or          ) [ 000]
and_ln52_1        (and         ) [ 000]
xor_ln52_2        (xor         ) [ 000]
and_ln77_6        (and         ) [ 000]
or_ln77_8         (or          ) [ 011]
xor_ln77_3        (xor         ) [ 000]
cptPix_load       (load        ) [ 000]
add_ln88          (add         ) [ 000]
icmp_ln120        (icmp        ) [ 011]
or_ln120_3        (or          ) [ 000]
or_ln120          (or          ) [ 010]
select_ln120      (select      ) [ 000]
or_ln120_1        (or          ) [ 010]
select_ln120_1    (select      ) [ 000]
or_ln120_2        (or          ) [ 011]
select_ln120_3    (select      ) [ 000]
store_ln88        (store       ) [ 000]
br_ln120          (br          ) [ 000]
br_ln120          (br          ) [ 000]
store_ln50        (store       ) [ 000]
br_ln0            (br          ) [ 000]
br_ln120          (br          ) [ 000]
store_ln46        (store       ) [ 000]
br_ln0            (br          ) [ 000]
specpipeline_ln28 (specpipeline) [ 000]
cptB_load         (load        ) [ 000]
add_ln70          (add         ) [ 000]
select_ln77_2     (select      ) [ 000]
icmp_ln90         (icmp        ) [ 000]
icmp_ln90_1       (icmp        ) [ 000]
and_ln90          (and         ) [ 000]
icmp_ln94         (icmp        ) [ 000]
icmp_ln94_1       (icmp        ) [ 000]
and_ln94          (and         ) [ 000]
icmp_ln98         (icmp        ) [ 000]
icmp_ln98_1       (icmp        ) [ 000]
and_ln98          (and         ) [ 000]
icmp_ln102        (icmp        ) [ 000]
and_ln102         (and         ) [ 000]
icmp_ln106        (icmp        ) [ 000]
xor_ln106         (xor         ) [ 000]
or_ln106          (or          ) [ 000]
icmp_ln110        (icmp        ) [ 000]
and_ln110         (and         ) [ 000]
zext_ln90         (zext        ) [ 000]
xor_ln90          (xor         ) [ 000]
and_ln94_1        (and         ) [ 000]
or_ln94           (or          ) [ 000]
xor_ln94          (xor         ) [ 000]
and_ln98_1        (and         ) [ 000]
select_ln98       (select      ) [ 000]
or_ln98           (or          ) [ 000]
select_ln98_1     (select      ) [ 000]
or_ln102          (or          ) [ 000]
or_ln102_1        (or          ) [ 000]
xor_ln102         (xor         ) [ 000]
and_ln106         (and         ) [ 000]
select_ln106      (select      ) [ 000]
zext_ln106        (zext        ) [ 000]
xor_ln106_1       (xor         ) [ 000]
and_ln106_1       (and         ) [ 000]
or_ln106_1        (or          ) [ 000]
or_ln106_2        (or          ) [ 000]
zext_ln120        (zext        ) [ 000]
select_ln120_2    (select      ) [ 000]
mrv               (insertvalue ) [ 000]
mrv_1             (insertvalue ) [ 000]
store_ln54        (store       ) [ 000]
br_ln0            (br          ) [ 000]
ret_ln127         (ret         ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="pixIn_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixIn_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cptR">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cptR"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cptG">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cptG"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cptB">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cptB"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cptPix">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cptPix"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i96"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i96.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="pixIn_val_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="96" slack="0"/>
<pin id="46" dir="0" index="1" bw="96" slack="0"/>
<pin id="47" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pixIn_val_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="valR_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="96" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="valR/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="valG_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="96" slack="0"/>
<pin id="57" dir="0" index="2" bw="7" slack="0"/>
<pin id="58" dir="0" index="3" bw="7" slack="0"/>
<pin id="59" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="valG/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="valB_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="96" slack="0"/>
<pin id="67" dir="0" index="2" bw="8" slack="0"/>
<pin id="68" dir="0" index="3" bw="8" slack="0"/>
<pin id="69" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="valB/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="icmp_ln44_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="icmp_ln44_1_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="and_ln44_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln44/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="cptR_load_load_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cptR_load/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="cptG_load_load_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cptG_load/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="add_ln46_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="icmp_ln48_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="icmp_ln48_1_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="and_ln48_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln48/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="add_ln50_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="icmp_ln52_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="icmp_ln52_1_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_1/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="and_ln52_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln52/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="icmp_ln56_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="and_ln56_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln56/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="icmp_ln63_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="and_ln63_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln63/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="icmp_ln70_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="and_ln70_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln70/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="and_ln77_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln77/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="xor_ln70_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln70/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="and_ln77_1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln77_1/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="or_ln77_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="or_ln77_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77_1/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="or_ln52_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="xor_ln52_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln52/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="and_ln77_2_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln77_2/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="select_ln44_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="0" index="2" bw="32" slack="0"/>
<pin id="236" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="or_ln48_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln48/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="or_ln52_1_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_1/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="xor_ln52_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln52_1/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="and_ln56_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln56_1/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="select_ln56_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="0" index="2" bw="32" slack="0"/>
<pin id="268" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln56/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="or_ln56_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln56/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="xor_ln56_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln56/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="and_ln63_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln63_1/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="select_ln63_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="0"/>
<pin id="293" dir="0" index="2" bw="32" slack="0"/>
<pin id="294" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln63/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="or_ln63_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln63/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="or_ln70_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln70/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="xor_ln70_1_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln70_1/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="and_ln77_3_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln77_3/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="select_ln77_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="0"/>
<pin id="325" dir="0" index="2" bw="32" slack="0"/>
<pin id="326" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln77/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="or_ln77_2_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77_2/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="xor_ln77_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln77/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="or_ln77_3_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77_3/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="xor_ln56_1_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln56_1/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="and_ln77_4_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln77_4/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="or_ln77_4_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77_4/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="xor_ln48_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln48/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="and_ln77_5_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln77_5/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="or_ln77_5_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77_5/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="xor_ln77_1_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln77_1/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="xor_ln44_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln44/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="and_ln48_1_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln48_1/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="select_ln48_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="32" slack="0"/>
<pin id="405" dir="0" index="2" bw="32" slack="0"/>
<pin id="406" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln48/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="select_ln56_1_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="32" slack="0"/>
<pin id="413" dir="0" index="2" bw="32" slack="0"/>
<pin id="414" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln56_1/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="xor_ln63_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln63/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="and_ln70_1_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln70_1/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="select_ln70_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="32" slack="0"/>
<pin id="433" dir="0" index="2" bw="32" slack="0"/>
<pin id="434" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln70/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="select_ln77_1_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="32" slack="0"/>
<pin id="441" dir="0" index="2" bw="32" slack="0"/>
<pin id="442" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln77_1/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="or_ln77_6_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77_6/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="xor_ln77_2_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln77_2/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="or_ln77_7_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77_7/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="and_ln52_1_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln52_1/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="xor_ln52_2_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln52_2/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="and_ln77_6_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln77_6/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="or_ln77_8_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77_8/1 "/>
</bind>
</comp>

<comp id="488" class="1004" name="xor_ln77_3_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln77_3/1 "/>
</bind>
</comp>

<comp id="494" class="1004" name="cptPix_load_load_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="0"/>
<pin id="496" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cptPix_load/1 "/>
</bind>
</comp>

<comp id="498" class="1004" name="add_ln88_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="icmp_ln120_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="0"/>
<pin id="506" dir="0" index="1" bw="32" slack="0"/>
<pin id="507" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln120/1 "/>
</bind>
</comp>

<comp id="510" class="1004" name="or_ln120_3_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln120_3/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="or_ln120_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln120/1 "/>
</bind>
</comp>

<comp id="522" class="1004" name="select_ln120_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="32" slack="0"/>
<pin id="525" dir="0" index="2" bw="32" slack="0"/>
<pin id="526" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln120/1 "/>
</bind>
</comp>

<comp id="530" class="1004" name="or_ln120_1_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln120_1/1 "/>
</bind>
</comp>

<comp id="536" class="1004" name="select_ln120_1_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="32" slack="0"/>
<pin id="539" dir="0" index="2" bw="32" slack="0"/>
<pin id="540" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln120_1/1 "/>
</bind>
</comp>

<comp id="544" class="1004" name="or_ln120_2_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln120_2/1 "/>
</bind>
</comp>

<comp id="550" class="1004" name="select_ln120_3_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="32" slack="0"/>
<pin id="553" dir="0" index="2" bw="32" slack="0"/>
<pin id="554" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln120_3/1 "/>
</bind>
</comp>

<comp id="558" class="1004" name="store_ln88_store_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="0"/>
<pin id="560" dir="0" index="1" bw="32" slack="0"/>
<pin id="561" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/1 "/>
</bind>
</comp>

<comp id="564" class="1004" name="store_ln50_store_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="0"/>
<pin id="566" dir="0" index="1" bw="32" slack="0"/>
<pin id="567" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/1 "/>
</bind>
</comp>

<comp id="570" class="1004" name="store_ln46_store_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="0"/>
<pin id="572" dir="0" index="1" bw="32" slack="0"/>
<pin id="573" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="576" class="1004" name="cptB_load_load_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="0"/>
<pin id="578" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cptB_load/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="add_ln70_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="0"/>
<pin id="582" dir="0" index="1" bw="1" slack="0"/>
<pin id="583" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70/2 "/>
</bind>
</comp>

<comp id="586" class="1004" name="select_ln77_2_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="1"/>
<pin id="588" dir="0" index="1" bw="32" slack="0"/>
<pin id="589" dir="0" index="2" bw="32" slack="0"/>
<pin id="590" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln77_2/2 "/>
</bind>
</comp>

<comp id="593" class="1004" name="icmp_ln90_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="1"/>
<pin id="595" dir="0" index="1" bw="32" slack="1"/>
<pin id="596" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln90/2 "/>
</bind>
</comp>

<comp id="597" class="1004" name="icmp_ln90_1_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="1"/>
<pin id="599" dir="0" index="1" bw="32" slack="0"/>
<pin id="600" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln90_1/2 "/>
</bind>
</comp>

<comp id="602" class="1004" name="and_ln90_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="0" index="1" bw="1" slack="0"/>
<pin id="605" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln90/2 "/>
</bind>
</comp>

<comp id="608" class="1004" name="icmp_ln94_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="1"/>
<pin id="610" dir="0" index="1" bw="32" slack="1"/>
<pin id="611" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln94/2 "/>
</bind>
</comp>

<comp id="612" class="1004" name="icmp_ln94_1_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="1"/>
<pin id="614" dir="0" index="1" bw="32" slack="0"/>
<pin id="615" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln94_1/2 "/>
</bind>
</comp>

<comp id="617" class="1004" name="and_ln94_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="0"/>
<pin id="619" dir="0" index="1" bw="1" slack="0"/>
<pin id="620" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln94/2 "/>
</bind>
</comp>

<comp id="623" class="1004" name="icmp_ln98_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="0"/>
<pin id="625" dir="0" index="1" bw="32" slack="1"/>
<pin id="626" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln98/2 "/>
</bind>
</comp>

<comp id="628" class="1004" name="icmp_ln98_1_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="0"/>
<pin id="630" dir="0" index="1" bw="32" slack="1"/>
<pin id="631" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln98_1/2 "/>
</bind>
</comp>

<comp id="633" class="1004" name="and_ln98_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="0"/>
<pin id="635" dir="0" index="1" bw="1" slack="0"/>
<pin id="636" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln98/2 "/>
</bind>
</comp>

<comp id="639" class="1004" name="icmp_ln102_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="1"/>
<pin id="641" dir="0" index="1" bw="32" slack="1"/>
<pin id="642" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln102/2 "/>
</bind>
</comp>

<comp id="643" class="1004" name="and_ln102_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="0"/>
<pin id="645" dir="0" index="1" bw="1" slack="0"/>
<pin id="646" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln102/2 "/>
</bind>
</comp>

<comp id="649" class="1004" name="icmp_ln106_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="1"/>
<pin id="651" dir="0" index="1" bw="32" slack="0"/>
<pin id="652" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln106/2 "/>
</bind>
</comp>

<comp id="654" class="1004" name="xor_ln106_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="0"/>
<pin id="656" dir="0" index="1" bw="1" slack="0"/>
<pin id="657" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln106/2 "/>
</bind>
</comp>

<comp id="660" class="1004" name="or_ln106_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="0" index="1" bw="1" slack="0"/>
<pin id="663" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln106/2 "/>
</bind>
</comp>

<comp id="666" class="1004" name="icmp_ln110_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="1"/>
<pin id="668" dir="0" index="1" bw="32" slack="0"/>
<pin id="669" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln110/2 "/>
</bind>
</comp>

<comp id="671" class="1004" name="and_ln110_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="0"/>
<pin id="673" dir="0" index="1" bw="1" slack="0"/>
<pin id="674" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln110/2 "/>
</bind>
</comp>

<comp id="677" class="1004" name="zext_ln90_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="0"/>
<pin id="679" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90/2 "/>
</bind>
</comp>

<comp id="681" class="1004" name="xor_ln90_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="0" index="1" bw="1" slack="0"/>
<pin id="684" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln90/2 "/>
</bind>
</comp>

<comp id="687" class="1004" name="and_ln94_1_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="0"/>
<pin id="689" dir="0" index="1" bw="1" slack="0"/>
<pin id="690" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln94_1/2 "/>
</bind>
</comp>

<comp id="693" class="1004" name="or_ln94_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="0"/>
<pin id="695" dir="0" index="1" bw="1" slack="0"/>
<pin id="696" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln94/2 "/>
</bind>
</comp>

<comp id="699" class="1004" name="xor_ln94_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="0"/>
<pin id="701" dir="0" index="1" bw="1" slack="0"/>
<pin id="702" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln94/2 "/>
</bind>
</comp>

<comp id="705" class="1004" name="and_ln98_1_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="0"/>
<pin id="707" dir="0" index="1" bw="1" slack="0"/>
<pin id="708" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln98_1/2 "/>
</bind>
</comp>

<comp id="711" class="1004" name="select_ln98_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="0"/>
<pin id="713" dir="0" index="1" bw="2" slack="0"/>
<pin id="714" dir="0" index="2" bw="2" slack="0"/>
<pin id="715" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln98/2 "/>
</bind>
</comp>

<comp id="719" class="1004" name="or_ln98_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="0"/>
<pin id="721" dir="0" index="1" bw="1" slack="0"/>
<pin id="722" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln98/2 "/>
</bind>
</comp>

<comp id="725" class="1004" name="select_ln98_1_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="0"/>
<pin id="727" dir="0" index="1" bw="2" slack="0"/>
<pin id="728" dir="0" index="2" bw="2" slack="0"/>
<pin id="729" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln98_1/2 "/>
</bind>
</comp>

<comp id="733" class="1004" name="or_ln102_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="0"/>
<pin id="735" dir="0" index="1" bw="1" slack="0"/>
<pin id="736" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln102/2 "/>
</bind>
</comp>

<comp id="739" class="1004" name="or_ln102_1_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="0"/>
<pin id="741" dir="0" index="1" bw="1" slack="0"/>
<pin id="742" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln102_1/2 "/>
</bind>
</comp>

<comp id="745" class="1004" name="xor_ln102_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="0"/>
<pin id="747" dir="0" index="1" bw="1" slack="0"/>
<pin id="748" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln102/2 "/>
</bind>
</comp>

<comp id="751" class="1004" name="and_ln106_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="0"/>
<pin id="753" dir="0" index="1" bw="1" slack="0"/>
<pin id="754" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln106/2 "/>
</bind>
</comp>

<comp id="757" class="1004" name="select_ln106_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="0"/>
<pin id="759" dir="0" index="1" bw="2" slack="0"/>
<pin id="760" dir="0" index="2" bw="2" slack="0"/>
<pin id="761" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln106/2 "/>
</bind>
</comp>

<comp id="765" class="1004" name="zext_ln106_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="2" slack="0"/>
<pin id="767" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/2 "/>
</bind>
</comp>

<comp id="769" class="1004" name="xor_ln106_1_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="0"/>
<pin id="771" dir="0" index="1" bw="1" slack="0"/>
<pin id="772" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln106_1/2 "/>
</bind>
</comp>

<comp id="775" class="1004" name="and_ln106_1_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="0"/>
<pin id="777" dir="0" index="1" bw="1" slack="0"/>
<pin id="778" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln106_1/2 "/>
</bind>
</comp>

<comp id="781" class="1004" name="or_ln106_1_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="0"/>
<pin id="783" dir="0" index="1" bw="1" slack="0"/>
<pin id="784" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln106_1/2 "/>
</bind>
</comp>

<comp id="787" class="1004" name="or_ln106_2_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="1" slack="0"/>
<pin id="789" dir="0" index="1" bw="1" slack="0"/>
<pin id="790" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln106_2/2 "/>
</bind>
</comp>

<comp id="793" class="1004" name="zext_ln120_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="1" slack="0"/>
<pin id="795" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120/2 "/>
</bind>
</comp>

<comp id="797" class="1004" name="select_ln120_2_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="1"/>
<pin id="799" dir="0" index="1" bw="32" slack="0"/>
<pin id="800" dir="0" index="2" bw="32" slack="0"/>
<pin id="801" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln120_2/2 "/>
</bind>
</comp>

<comp id="804" class="1004" name="mrv_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="16" slack="0"/>
<pin id="806" dir="0" index="1" bw="2" slack="0"/>
<pin id="807" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/2 "/>
</bind>
</comp>

<comp id="810" class="1004" name="mrv_1_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="16" slack="0"/>
<pin id="812" dir="0" index="1" bw="1" slack="0"/>
<pin id="813" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="816" class="1004" name="store_ln54_store_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="32" slack="0"/>
<pin id="818" dir="0" index="1" bw="32" slack="0"/>
<pin id="819" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/2 "/>
</bind>
</comp>

<comp id="822" class="1005" name="select_ln77_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="32" slack="1"/>
<pin id="824" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln77 "/>
</bind>
</comp>

<comp id="832" class="1005" name="select_ln77_1_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="32" slack="1"/>
<pin id="834" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln77_1 "/>
</bind>
</comp>

<comp id="842" class="1005" name="or_ln77_8_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="1" slack="1"/>
<pin id="844" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln77_8 "/>
</bind>
</comp>

<comp id="847" class="1005" name="icmp_ln120_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="1" slack="1"/>
<pin id="849" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln120 "/>
</bind>
</comp>

<comp id="858" class="1005" name="or_ln120_2_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="1"/>
<pin id="860" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln120_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="48"><net_src comp="10" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="53"><net_src comp="44" pin="2"/><net_sink comp="50" pin=0"/></net>

<net id="60"><net_src comp="12" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="44" pin="2"/><net_sink comp="54" pin=1"/></net>

<net id="62"><net_src comp="14" pin="0"/><net_sink comp="54" pin=2"/></net>

<net id="63"><net_src comp="16" pin="0"/><net_sink comp="54" pin=3"/></net>

<net id="70"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="44" pin="2"/><net_sink comp="64" pin=1"/></net>

<net id="72"><net_src comp="18" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="73"><net_src comp="20" pin="0"/><net_sink comp="64" pin=3"/></net>

<net id="78"><net_src comp="50" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="54" pin="4"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="50" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="64" pin="4"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="74" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="80" pin="2"/><net_sink comp="86" pin=1"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="92" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="22" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="54" pin="4"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="50" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="54" pin="4"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="64" pin="4"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="106" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="112" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="96" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="64" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="50" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="64" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="54" pin="4"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="130" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="136" pin="2"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="50" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="54" pin="4"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="148" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="80" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="50" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="64" pin="4"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="160" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="74" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="54" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="64" pin="4"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="172" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="106" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="148" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="160" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="178" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="24" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="184" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="190" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="166" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="196" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="154" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="118" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="142" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="214" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="24" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="208" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="220" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="237"><net_src comp="86" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="100" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="92" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="244"><net_src comp="86" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="118" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="240" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="142" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="246" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="24" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="154" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="252" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="269"><net_src comp="258" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="100" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="232" pin="3"/><net_sink comp="264" pin=2"/></net>

<net id="276"><net_src comp="246" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="154" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="272" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="24" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="166" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="278" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="295"><net_src comp="284" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="100" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="264" pin="3"/><net_sink comp="290" pin=2"/></net>

<net id="302"><net_src comp="272" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="166" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="298" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="178" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="304" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="24" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="184" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="310" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="327"><net_src comp="316" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="100" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="290" pin="3"/><net_sink comp="322" pin=2"/></net>

<net id="334"><net_src comp="178" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="184" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="330" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="24" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="166" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="336" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="154" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="24" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="342" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="348" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="142" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="354" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="118" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="24" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="360" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="366" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="86" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="372" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="378" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="24" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="86" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="24" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="118" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="390" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="407"><net_src comp="396" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="124" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="96" pin="1"/><net_sink comp="402" pin=2"/></net>

<net id="415"><net_src comp="258" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="124" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="417"><net_src comp="402" pin="3"/><net_sink comp="410" pin=2"/></net>

<net id="422"><net_src comp="298" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="24" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="178" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="418" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="435"><net_src comp="424" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="124" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="437"><net_src comp="410" pin="3"/><net_sink comp="430" pin=2"/></net>

<net id="443"><net_src comp="316" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="124" pin="2"/><net_sink comp="438" pin=1"/></net>

<net id="445"><net_src comp="430" pin="3"/><net_sink comp="438" pin=2"/></net>

<net id="450"><net_src comp="330" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="166" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="446" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="24" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="154" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="452" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="130" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="136" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="464" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="24" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="458" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="470" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="240" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="476" pin="2"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="482" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="24" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="497"><net_src comp="8" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="502"><net_src comp="494" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="22" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="498" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="26" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="226" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="504" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="510" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="86" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="527"><net_src comp="504" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="28" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="529"><net_src comp="322" pin="3"/><net_sink comp="522" pin=2"/></net>

<net id="534"><net_src comp="504" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="384" pin="2"/><net_sink comp="530" pin=1"/></net>

<net id="541"><net_src comp="504" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="28" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="543"><net_src comp="438" pin="3"/><net_sink comp="536" pin=2"/></net>

<net id="548"><net_src comp="504" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="488" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="555"><net_src comp="504" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="28" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="557"><net_src comp="498" pin="2"/><net_sink comp="550" pin=2"/></net>

<net id="562"><net_src comp="550" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="8" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="536" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="4" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="522" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="2" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="579"><net_src comp="6" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="584"><net_src comp="576" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="22" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="591"><net_src comp="576" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="592"><net_src comp="580" pin="2"/><net_sink comp="586" pin=2"/></net>

<net id="601"><net_src comp="586" pin="3"/><net_sink comp="597" pin=1"/></net>

<net id="606"><net_src comp="593" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="597" pin="2"/><net_sink comp="602" pin=1"/></net>

<net id="616"><net_src comp="586" pin="3"/><net_sink comp="612" pin=1"/></net>

<net id="621"><net_src comp="608" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="612" pin="2"/><net_sink comp="617" pin=1"/></net>

<net id="627"><net_src comp="586" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="632"><net_src comp="586" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="637"><net_src comp="623" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="628" pin="2"/><net_sink comp="633" pin=1"/></net>

<net id="647"><net_src comp="639" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="597" pin="2"/><net_sink comp="643" pin=1"/></net>

<net id="653"><net_src comp="586" pin="3"/><net_sink comp="649" pin=1"/></net>

<net id="658"><net_src comp="593" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="24" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="664"><net_src comp="649" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="654" pin="2"/><net_sink comp="660" pin=1"/></net>

<net id="670"><net_src comp="586" pin="3"/><net_sink comp="666" pin=1"/></net>

<net id="675"><net_src comp="608" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="666" pin="2"/><net_sink comp="671" pin=1"/></net>

<net id="680"><net_src comp="671" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="685"><net_src comp="602" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="24" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="691"><net_src comp="617" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="681" pin="2"/><net_sink comp="687" pin=1"/></net>

<net id="697"><net_src comp="602" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="617" pin="2"/><net_sink comp="693" pin=1"/></net>

<net id="703"><net_src comp="693" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="24" pin="0"/><net_sink comp="699" pin=1"/></net>

<net id="709"><net_src comp="633" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="699" pin="2"/><net_sink comp="705" pin=1"/></net>

<net id="716"><net_src comp="705" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="717"><net_src comp="36" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="718"><net_src comp="38" pin="0"/><net_sink comp="711" pin=2"/></net>

<net id="723"><net_src comp="705" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="687" pin="2"/><net_sink comp="719" pin=1"/></net>

<net id="730"><net_src comp="719" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="731"><net_src comp="711" pin="3"/><net_sink comp="725" pin=1"/></net>

<net id="732"><net_src comp="40" pin="0"/><net_sink comp="725" pin=2"/></net>

<net id="737"><net_src comp="633" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="643" pin="2"/><net_sink comp="733" pin=1"/></net>

<net id="743"><net_src comp="733" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="693" pin="2"/><net_sink comp="739" pin=1"/></net>

<net id="749"><net_src comp="739" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="750"><net_src comp="24" pin="0"/><net_sink comp="745" pin=1"/></net>

<net id="755"><net_src comp="660" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="745" pin="2"/><net_sink comp="751" pin=1"/></net>

<net id="762"><net_src comp="751" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="763"><net_src comp="677" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="764"><net_src comp="725" pin="3"/><net_sink comp="757" pin=2"/></net>

<net id="768"><net_src comp="757" pin="3"/><net_sink comp="765" pin=0"/></net>

<net id="773"><net_src comp="649" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="24" pin="0"/><net_sink comp="769" pin=1"/></net>

<net id="779"><net_src comp="593" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="780"><net_src comp="769" pin="2"/><net_sink comp="775" pin=1"/></net>

<net id="785"><net_src comp="739" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="786"><net_src comp="775" pin="2"/><net_sink comp="781" pin=1"/></net>

<net id="791"><net_src comp="781" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="671" pin="2"/><net_sink comp="787" pin=1"/></net>

<net id="796"><net_src comp="787" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="802"><net_src comp="28" pin="0"/><net_sink comp="797" pin=1"/></net>

<net id="803"><net_src comp="586" pin="3"/><net_sink comp="797" pin=2"/></net>

<net id="808"><net_src comp="42" pin="0"/><net_sink comp="804" pin=0"/></net>

<net id="809"><net_src comp="765" pin="1"/><net_sink comp="804" pin=1"/></net>

<net id="814"><net_src comp="804" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="815"><net_src comp="793" pin="1"/><net_sink comp="810" pin=1"/></net>

<net id="820"><net_src comp="797" pin="3"/><net_sink comp="816" pin=0"/></net>

<net id="821"><net_src comp="6" pin="0"/><net_sink comp="816" pin=1"/></net>

<net id="825"><net_src comp="322" pin="3"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="827"><net_src comp="822" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="828"><net_src comp="822" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="829"><net_src comp="822" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="830"><net_src comp="822" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="831"><net_src comp="822" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="835"><net_src comp="438" pin="3"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="837"><net_src comp="832" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="838"><net_src comp="832" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="839"><net_src comp="832" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="840"><net_src comp="832" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="841"><net_src comp="832" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="845"><net_src comp="482" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="850"><net_src comp="504" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="861"><net_src comp="544" pin="2"/><net_sink comp="858" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pixIn_val | {}
	Port: cptR | {1 }
	Port: cptG | {1 }
	Port: cptB | {2 }
	Port: cptPix | {1 }
 - Input state : 
	Port: detectCoul : pixIn_val | {1 }
	Port: detectCoul : cptR | {1 }
	Port: detectCoul : cptG | {1 }
	Port: detectCoul : cptB | {2 }
	Port: detectCoul : cptPix | {1 }
  - Chain level:
	State 1
		icmp_ln44 : 1
		icmp_ln44_1 : 1
		and_ln44 : 2
		add_ln46 : 1
		icmp_ln48 : 1
		icmp_ln48_1 : 1
		and_ln48 : 2
		add_ln50 : 1
		icmp_ln52 : 1
		icmp_ln52_1 : 1
		and_ln52 : 2
		icmp_ln56 : 1
		and_ln56 : 2
		icmp_ln63 : 1
		and_ln63 : 2
		icmp_ln70 : 1
		and_ln70 : 2
		and_ln77 : 2
		xor_ln70 : 2
		and_ln77_1 : 2
		or_ln77 : 2
		or_ln77_1 : 2
		or_ln52 : 2
		xor_ln52 : 2
		and_ln77_2 : 2
		select_ln44 : 2
		or_ln48 : 2
		or_ln52_1 : 2
		xor_ln52_1 : 2
		and_ln56_1 : 2
		select_ln56 : 2
		or_ln56 : 2
		xor_ln56 : 2
		and_ln63_1 : 2
		select_ln63 : 2
		or_ln63 : 2
		or_ln70 : 2
		xor_ln70_1 : 2
		and_ln77_3 : 2
		select_ln77 : 2
		or_ln77_2 : 2
		xor_ln77 : 2
		or_ln77_3 : 2
		xor_ln56_1 : 2
		and_ln77_4 : 2
		or_ln77_4 : 2
		xor_ln48 : 2
		and_ln77_5 : 2
		or_ln77_5 : 2
		xor_ln77_1 : 2
		xor_ln44 : 2
		and_ln48_1 : 2
		select_ln48 : 2
		select_ln56_1 : 2
		xor_ln63 : 2
		and_ln70_1 : 2
		select_ln70 : 2
		select_ln77_1 : 3
		or_ln77_6 : 2
		xor_ln77_2 : 2
		or_ln77_7 : 2
		and_ln52_1 : 2
		xor_ln52_2 : 2
		and_ln77_6 : 2
		or_ln77_8 : 2
		xor_ln77_3 : 2
		add_ln88 : 1
		icmp_ln120 : 2
		or_ln120_3 : 2
		or_ln120 : 2
		select_ln120 : 3
		or_ln120_1 : 2
		select_ln120_1 : 4
		or_ln120_2 : 2
		select_ln120_3 : 3
		store_ln88 : 4
		br_ln120 : 2
		br_ln120 : 2
		store_ln50 : 5
		br_ln120 : 2
		store_ln46 : 4
	State 2
		add_ln70 : 1
		select_ln77_2 : 2
		icmp_ln90_1 : 3
		and_ln90 : 4
		icmp_ln94_1 : 3
		and_ln94 : 4
		icmp_ln98 : 3
		icmp_ln98_1 : 3
		and_ln98 : 4
		and_ln102 : 4
		icmp_ln106 : 3
		xor_ln106 : 1
		or_ln106 : 4
		icmp_ln110 : 3
		and_ln110 : 4
		zext_ln90 : 4
		xor_ln90 : 4
		and_ln94_1 : 4
		or_ln94 : 4
		xor_ln94 : 4
		and_ln98_1 : 4
		select_ln98 : 4
		or_ln98 : 4
		select_ln98_1 : 4
		or_ln102 : 4
		or_ln102_1 : 4
		xor_ln102 : 4
		and_ln106 : 4
		select_ln106 : 5
		zext_ln106 : 6
		xor_ln106_1 : 4
		and_ln106_1 : 4
		or_ln106_1 : 4
		or_ln106_2 : 4
		zext_ln120 : 4
		select_ln120_2 : 3
		mrv : 7
		mrv_1 : 8
		store_ln54 : 4
		ret_ln127 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |      icmp_ln44_fu_74      |    0    |    39   |
|          |     icmp_ln44_1_fu_80     |    0    |    39   |
|          |      icmp_ln48_fu_106     |    0    |    39   |
|          |     icmp_ln48_1_fu_112    |    0    |    39   |
|          |      icmp_ln52_fu_130     |    0    |    39   |
|          |     icmp_ln52_1_fu_136    |    0    |    39   |
|          |      icmp_ln56_fu_148     |    0    |    39   |
|          |      icmp_ln63_fu_160     |    0    |    39   |
|          |      icmp_ln70_fu_172     |    0    |    39   |
|   icmp   |     icmp_ln120_fu_504     |    0    |    39   |
|          |      icmp_ln90_fu_593     |    0    |    39   |
|          |     icmp_ln90_1_fu_597    |    0    |    39   |
|          |      icmp_ln94_fu_608     |    0    |    39   |
|          |     icmp_ln94_1_fu_612    |    0    |    39   |
|          |      icmp_ln98_fu_623     |    0    |    39   |
|          |     icmp_ln98_1_fu_628    |    0    |    39   |
|          |     icmp_ln102_fu_639     |    0    |    39   |
|          |     icmp_ln106_fu_649     |    0    |    39   |
|          |     icmp_ln110_fu_666     |    0    |    39   |
|----------|---------------------------|---------|---------|
|          |     select_ln44_fu_232    |    0    |    32   |
|          |     select_ln56_fu_264    |    0    |    32   |
|          |     select_ln63_fu_290    |    0    |    32   |
|          |     select_ln77_fu_322    |    0    |    32   |
|          |     select_ln48_fu_402    |    0    |    32   |
|          |    select_ln56_1_fu_410   |    0    |    32   |
|          |     select_ln70_fu_430    |    0    |    32   |
|  select  |    select_ln77_1_fu_438   |    0    |    32   |
|          |    select_ln120_fu_522    |    0    |    32   |
|          |   select_ln120_1_fu_536   |    0    |    32   |
|          |   select_ln120_3_fu_550   |    0    |    32   |
|          |    select_ln77_2_fu_586   |    0    |    32   |
|          |     select_ln98_fu_711    |    0    |    2    |
|          |    select_ln98_1_fu_725   |    0    |    2    |
|          |    select_ln106_fu_757    |    0    |    2    |
|          |   select_ln120_2_fu_797   |    0    |    32   |
|----------|---------------------------|---------|---------|
|          |      add_ln46_fu_100      |    0    |    39   |
|    add   |      add_ln50_fu_124      |    0    |    39   |
|          |      add_ln88_fu_498      |    0    |    39   |
|          |      add_ln70_fu_580      |    0    |    39   |
|----------|---------------------------|---------|---------|
|          |       and_ln44_fu_86      |    0    |    2    |
|          |      and_ln48_fu_118      |    0    |    2    |
|          |      and_ln52_fu_142      |    0    |    2    |
|          |      and_ln56_fu_154      |    0    |    2    |
|          |      and_ln63_fu_166      |    0    |    2    |
|          |      and_ln70_fu_178      |    0    |    2    |
|          |      and_ln77_fu_184      |    0    |    2    |
|          |     and_ln77_1_fu_196     |    0    |    2    |
|          |     and_ln77_2_fu_226     |    0    |    2    |
|          |     and_ln56_1_fu_258     |    0    |    2    |
|          |     and_ln63_1_fu_284     |    0    |    2    |
|          |     and_ln77_3_fu_316     |    0    |    2    |
|          |     and_ln77_4_fu_354     |    0    |    2    |
|    and   |     and_ln77_5_fu_372     |    0    |    2    |
|          |     and_ln48_1_fu_396     |    0    |    2    |
|          |     and_ln70_1_fu_424     |    0    |    2    |
|          |     and_ln52_1_fu_464     |    0    |    2    |
|          |     and_ln77_6_fu_476     |    0    |    2    |
|          |      and_ln90_fu_602      |    0    |    2    |
|          |      and_ln94_fu_617      |    0    |    2    |
|          |      and_ln98_fu_633      |    0    |    2    |
|          |      and_ln102_fu_643     |    0    |    2    |
|          |      and_ln110_fu_671     |    0    |    2    |
|          |     and_ln94_1_fu_687     |    0    |    2    |
|          |     and_ln98_1_fu_705     |    0    |    2    |
|          |      and_ln106_fu_751     |    0    |    2    |
|          |     and_ln106_1_fu_775    |    0    |    2    |
|----------|---------------------------|---------|---------|
|          |       or_ln77_fu_202      |    0    |    2    |
|          |      or_ln77_1_fu_208     |    0    |    2    |
|          |       or_ln52_fu_214      |    0    |    2    |
|          |       or_ln48_fu_240      |    0    |    2    |
|          |      or_ln52_1_fu_246     |    0    |    2    |
|          |       or_ln56_fu_272      |    0    |    2    |
|          |       or_ln63_fu_298      |    0    |    2    |
|          |       or_ln70_fu_304      |    0    |    2    |
|          |      or_ln77_2_fu_330     |    0    |    2    |
|          |      or_ln77_3_fu_342     |    0    |    2    |
|          |      or_ln77_4_fu_360     |    0    |    2    |
|          |      or_ln77_5_fu_378     |    0    |    2    |
|    or    |      or_ln77_6_fu_446     |    0    |    2    |
|          |      or_ln77_7_fu_458     |    0    |    2    |
|          |      or_ln77_8_fu_482     |    0    |    2    |
|          |     or_ln120_3_fu_510     |    0    |    2    |
|          |      or_ln120_fu_516      |    0    |    2    |
|          |     or_ln120_1_fu_530     |    0    |    2    |
|          |     or_ln120_2_fu_544     |    0    |    2    |
|          |      or_ln106_fu_660      |    0    |    2    |
|          |       or_ln94_fu_693      |    0    |    2    |
|          |       or_ln98_fu_719      |    0    |    2    |
|          |      or_ln102_fu_733      |    0    |    2    |
|          |     or_ln102_1_fu_739     |    0    |    2    |
|          |     or_ln106_1_fu_781     |    0    |    2    |
|          |     or_ln106_2_fu_787     |    0    |    2    |
|----------|---------------------------|---------|---------|
|          |      xor_ln70_fu_190      |    0    |    2    |
|          |      xor_ln52_fu_220      |    0    |    2    |
|          |     xor_ln52_1_fu_252     |    0    |    2    |
|          |      xor_ln56_fu_278      |    0    |    2    |
|          |     xor_ln70_1_fu_310     |    0    |    2    |
|          |      xor_ln77_fu_336      |    0    |    2    |
|          |     xor_ln56_1_fu_348     |    0    |    2    |
|          |      xor_ln48_fu_366      |    0    |    2    |
|          |     xor_ln77_1_fu_384     |    0    |    2    |
|    xor   |      xor_ln44_fu_390      |    0    |    2    |
|          |      xor_ln63_fu_418      |    0    |    2    |
|          |     xor_ln77_2_fu_452     |    0    |    2    |
|          |     xor_ln52_2_fu_470     |    0    |    2    |
|          |     xor_ln77_3_fu_488     |    0    |    2    |
|          |      xor_ln106_fu_654     |    0    |    2    |
|          |      xor_ln90_fu_681      |    0    |    2    |
|          |      xor_ln94_fu_699      |    0    |    2    |
|          |      xor_ln102_fu_745     |    0    |    2    |
|          |     xor_ln106_1_fu_769    |    0    |    2    |
|----------|---------------------------|---------|---------|
|   read   | pixIn_val_read_read_fu_44 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |         valR_fu_50        |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|         valG_fu_54        |    0    |    0    |
|          |         valB_fu_64        |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |      zext_ln90_fu_677     |    0    |    0    |
|   zext   |     zext_ln106_fu_765     |    0    |    0    |
|          |     zext_ln120_fu_793     |    0    |    0    |
|----------|---------------------------|---------|---------|
|insertvalue|         mrv_fu_804        |    0    |    0    |
|          |        mrv_1_fu_810       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   1463  |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  icmp_ln120_reg_847 |    1   |
|  or_ln120_2_reg_858 |    1   |
|  or_ln77_8_reg_842  |    1   |
|select_ln77_1_reg_832|   32   |
| select_ln77_reg_822 |   32   |
+---------------------+--------+
|        Total        |   67   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  1463  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   67   |    -   |
+-----------+--------+--------+
|   Total   |   67   |  1463  |
+-----------+--------+--------+
