/*
 * Copyright 2018 NXP
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

/dts-v1/;

#include <dt-bindings/usb/pd.h>
#include "seco-imx8mm.dtsi"
#include "dt-bindings/net/ti-dp83867.h"

/ {
	model = "FSL i.MX8MM C61 board";
	compatible = "fsl,imx8mm-evk","seco,seco-imx8mm-c61", "fsl,imx8mm";

	chosen {
		bootargs = "console=ttymxc1,115200 earlycon=ec_imx6q,0x30890000,115200";
		stdout-path = &uart2;
	};

        apx_wdog: apxwdog {
                /* 
                 * Low Level Init for: 
                 * SAI1_TXD6 = WD_EN
                 * SAI1_TXD7 = WD_TRG
                */
                compatible = "seco,apx-wdog";
                apx,trigger_iomux   = <0x30330148>;
                apx,trigger_padctrl = <0x303303b0>;
                apx,trigger_base    = <0x30220000>;
                apx,trigger_num     = <21>;
                apx,en_iomux        = <0x3033014c>;
                apx,en_padctrl      = <0x303203b4>;
                apx,en_base         = <0x30220000>;
                apx,en_num          = <22>;
                apx,state           = <1>;
        };

        buzzer {
                compatible      = "pwm-generic";
                pwms = <&pwm2 0 500000000>;
                pinctrl-0     = <&pinctrl_pwm2_out>;
                max-duty        = <255>;
                dft-duty        = <128>;
                pwm-period-ns   = <5000000>;
                period-ns-min   = <150>;
                period-ns-max   = <50000000>;
                pwm-id          = <1>;
                enable          = <0>;
        };
	
	gsmode {
		compatible = "seco,gsm-modem";
		pinctrl-names = "default";
		pinctrl-0     = <&pinctrl_gsm_modem>;
		rst-gpios = <&gpio4 3 GPIO_ACTIVE_LOW>; 
		usben-gpios = <&gpio4 12 GPIO_ACTIVE_LOW>;
		vgsm-gpios = <&pca6416_20 2 GPIO_ACTIVE_HIGH>;
		pwrkey-gpios = <&gpio4 18 GPIO_ACTIVE_HIGH>;
		status = "okay";
	};

	modem_reset: modem-reset {
		compatible = "gpio-reset";
		reset-gpios = <&gpio2 6 GPIO_ACTIVE_LOW>;
		reset-delay-us = <2000>;
		reset-post-delay-ms = <40>;
		#reset-cells = <0>;
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_sd1_vmmc: sd1_regulator {
			compatible = "regulator-fixed";
			regulator-name = "WLAN_EN";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio = <&gpio2 10 GPIO_ACTIVE_HIGH>;
			off-on-delay = <20000>;
			startup-delay-us = <100>;
			enable-active-high;
		};

		reg_sd2_vmmc: sd2_regulator {
			compatible = "regulator-fixed";
			regulator-name = "SD2 PWR_EN";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio = <&gpio2 19 GPIO_ACTIVE_HIGH>;
			off-on-delay = <20000>;
			startup-delay-us = <100>;
			enable-active-high;
		};

		reg_usb_pwr_en: usb2_pwren_regulator {
			compatible = "regulator-fixed";
			regulator-name = "USB_PWR_EN";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio = <&gpio4 2 GPIO_ACTIVE_HIGH>;
			enable-active-low;
			regulator-boot-on;
                        regulator-always-on;
		};

		reg_rst_en: rsten_regulator {
			compatible = "regulator-fixed";
			regulator-name = "RST_EN";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio = <&gpio5 4 GPIO_ACTIVE_HIGH>;
			enable-active-low;
			regulator-boot-on;
                        regulator-always-on;
		};

		reg_gsm_en: gsmen_regulator {
			compatible = "regulator-fixed";
			regulator-name = "GSM_EN";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio = <&gpio3 25 GPIO_ACTIVE_HIGH>;
			enable-active-high;
			regulator-boot-on;
                        regulator-always-on;
		};

		reg_gpio_exp_rst: gpio_exp_reset {
			compatible = "regulator-fixed";
			regulator-name = "GPIO_EXPANDER_RST";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio = <&gpio4 21 GPIO_ACTIVE_HIGH>;
			enable-active-high;
			regulator-boot-on;
                        regulator-always-on;
		};

		reg_bkl_on: bklon {
                        compatible = "regulator-fixed";
                        regulator-name = "BKL ON";
                        regulator-min-microvolt = <3300000>;
                        regulator-max-microvolt = <3300000>;
                        gpio = <&gpio4 4 GPIO_ACTIVE_HIGH>;
			off-on-delay = <20000>;
                        startup-delay-us = <1000>;
                        enable-active-high;
                        regulator-always-on;
			regulator-boot-on;
                };

		reg_panel_on: panelon {
                        compatible = "regulator-fixed";
                        regulator-name = "PANEL ON";
                        regulator-min-microvolt = <3300000>;
                        regulator-max-microvolt = <3300000>;
                        gpio = <&gpio4 5 GPIO_ACTIVE_HIGH>;
                        enable-active-high;
                        regulator-always-on;
			regulator-boot-on;
                };

		vbus_otg_on: vbusotgon {
                        compatible = "regulator-fixed";
                        regulator-name = "VBUS_OTG_ON";
                        regulator-min-microvolt = <3300000>;
                        regulator-max-microvolt = <3300000>;
                        gpio = <&pca6416_20 14 GPIO_ACTIVE_HIGH>;
                        enable-active-high;
                        regulator-always-on;
                };
		/* 
		 * MODEM Switch regulator is enabled by dtbo 
		 * when modem is present
		 */
		usb_uab_switch_on: usbuabon {
                        compatible = "regulator-fixed";
                        regulator-name = "USB_UAB_SWITCH_ON";
                        regulator-min-microvolt = <3300000>;
                        regulator-max-microvolt = <3300000>;
                        gpio = <&pca6416_20 10 GPIO_ACTIVE_LOW>;
	                enable-active-low;
                };


	};

		lvds_backlight@0 {
			compatible = "pwm-backlight";
			pwms = <&pwm1 0 50000>;

			brightness-levels = < 0  1  2  3  4  5  6  7  8  9
					     10 11 12 13 14 15 16 17 18 19
					     20 21 22 23 24 25 26 27 28 29
					     30 31 32 33 34 35 36 37 38 39
					     40 41 42 43 44 45 46 47 48 49
					     50 51 52 53 54 55 56 57 58 59
					     60 61 62 63 64 65 66 67 68 69
					     70 71 72 73 74 75 76 77 78 79
					     80 81 82 83 84 85 86 87 88 89
					     90 91 92 93 94 95 96 97 98 99
					    100>;
			default-brightness-level = <100>;
		};

                panel: edp_panel {
                        compatible = "innolux,n140hca";
                        #address-cells = <1>;
                        #size-cells = <0>;
                };

	max98357a: max98357a@0 {
                compatible = "maxim,max98357a";
                pinctrl-names = "default";
                sdmode-gpios = <&pca6416_20 11 GPIO_ACTIVE_HIGH>;
                sdmode-delay = <2>;
                #sound-dai-cells = <0>;
                status = "okay";
        };

	sound {
		compatible = "simple-audio-card";
		simple-audio-card,name = "max98457a";
		simple-audio-card,format = "i2s";
		simple-audio-card,widgets = "Speaker", "Speakers";
		simple-audio-card,routing = "Speakers", "Speaker";
		simple-audio-card,bitclock-master = <&cpu_dai>;
		simple-audio-card,frame-master = <&cpu_dai>;
		    
		cpu_dai: simple-audio-card,cpu {
			sound-dai = <&sai3>;
		};
		codec_dai: simple-audio-card,codec {
			sound-dai = <&max98357a>;
		};
	};
	
	sound-micfil {
                compatible = "fsl,imx-audio-micfil";
                model = "imx-audio-micfil";
                cpu-dai = <&micfil>;
        };
};

&clk {
	assigned-clocks = <&clk IMX8MM_AUDIO_PLL1>, <&clk IMX8MM_AUDIO_PLL2>;
	assigned-clock-rates = <786432000>, <722534400>;
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog &pinctrl_io_header_p1 &pinctrl_io_header_p2>;

	seco-imx8mm-c61 {
		pinctrl_hog: hoggrp {
                        fsl,pins = <
				MX8MM_IOMUXC_SAI1_RXD6_GPIO4_IO8		0x19
				MX8MM_IOMUXC_SAI2_MCLK_GPIO4_IO27		0x0
				MX8MM_IOMUXC_SAI5_MCLK_GPIO3_IO25		0x19
				/* GPIO EXPANDER RESET */
				MX8MM_IOMUXC_SAI2_RXFS_GPIO4_IO21		0x19
				/* USB HUB RESET */
				MX8MM_IOMUXC_SAI1_RXD0_GPIO4_IO2		0x19
				/* EDP Power Down Bridge Enable */
				MX8MM_IOMUXC_GPIO1_IO11_GPIO1_IO11		0x19
				MX8MM_IOMUXC_SAI1_RXD2_GPIO4_IO4		0x19
				MX8MM_IOMUXC_SAI1_RXD3_GPIO4_IO5		0x19
				/* LEDS */
				MX8MM_IOMUXC_SAI1_TXD2_GPIO4_IO14		0x19 /* BLUE1 GATE GPIO 110*/
				MX8MM_IOMUXC_SAI1_TXD4_GPIO4_IO16		0x19 /* RED1 GATE GPIO 112*/
				MX8MM_IOMUXC_SAI1_RXD5_GPIO4_IO7		0x19 /* GREEN1 GATE GPIO 103 */
				
				MX8MM_IOMUXC_SAI1_TXC_GPIO4_IO11		0x0 /* EXT_PCIE_WAKE */ 	
				MX8MM_IOMUXC_SAI3_RXFS_GPIO4_IO28		0x0 /* RTC_INT */
			>;
		};

		pinctrl_io_header_p1: io_header_p1_grp {
                        fsl,pins = <
                        >;
                };

		pinctrl_io_header_p2: io_header_p2_grp {
                        fsl,pins = <
                        >;
                };

		pinctrl_csi_pwn: csi_pwn_grp {
			fsl,pins = <
				MX8MM_IOMUXC_SD1_STROBE_GPIO2_IO11 		0x19
			>;
		};

		pinctrl_csi_rst: csi_rst_grp {
			fsl,pins = <
				MX8MM_IOMUXC_SD1_DATA7_GPIO2_IO9 		0x19
			>;
		};

		pinctrl_mipi_dsi_en: mipi_dsi_en {
			fsl,pins = <
				MX8MM_IOMUXC_GPIO1_IO08_GPIO1_IO8		0x16
			>;
		};

		pinctrl_i2c2_synaptics_dsx_io: synaptics_dsx_iogrp {
			fsl,pins = <
				MX8MM_IOMUXC_GPIO1_IO09_GPIO1_IO9		0x19	/* Touch int */
			>;
		};

		pinctrl_fec1: fec1grp {
			fsl,pins = <
                                MX8MM_IOMUXC_ENET_MDC_ENET1_MDC         0x3
                                MX8MM_IOMUXC_ENET_MDIO_ENET1_MDIO       0x3
                                MX8MM_IOMUXC_ENET_TD3_ENET1_RGMII_TD3   0x1f
                                MX8MM_IOMUXC_ENET_TD2_ENET1_RGMII_TD2   0x1f
                                MX8MM_IOMUXC_ENET_TD1_ENET1_RGMII_TD1   0x1f
                                MX8MM_IOMUXC_ENET_TD0_ENET1_RGMII_TD0   0x1f
                                MX8MM_IOMUXC_ENET_RD3_ENET1_RGMII_RD3   0x91
                                MX8MM_IOMUXC_ENET_RD2_ENET1_RGMII_RD2   0x91
                                MX8MM_IOMUXC_ENET_RD1_ENET1_RGMII_RD1   0x91
                                MX8MM_IOMUXC_ENET_RD0_ENET1_RGMII_RD0   0x91
                                MX8MM_IOMUXC_ENET_TXC_ENET1_RGMII_TXC   0x1f
                                MX8MM_IOMUXC_ENET_RXC_ENET1_RGMII_RXC   0x91
                                MX8MM_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL     0x91
                                MX8MM_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL     0x1f

			>;
		};

		pinctrl_flexspi0: flexspi0grp {
			fsl,pins = <
				MX8MM_IOMUXC_NAND_ALE_QSPI_A_SCLK		0x1c2
				MX8MM_IOMUXC_NAND_CE0_B_QSPI_A_SS0_B		0x82
				MX8MM_IOMUXC_NAND_DATA00_QSPI_A_DATA0		0x82
				MX8MM_IOMUXC_NAND_DATA01_QSPI_A_DATA1		0x82
				MX8MM_IOMUXC_NAND_DATA02_QSPI_A_DATA2		0x82
				MX8MM_IOMUXC_NAND_DATA03_QSPI_A_DATA3		0x82
			>;
		};

		pinctrl_i2c1: i2c1grp {
			fsl,pins = <
				MX8MM_IOMUXC_I2C1_SCL_I2C1_SCL			0x400001c3
				MX8MM_IOMUXC_I2C1_SDA_I2C1_SDA			0x400001c3
			>;
		};

		pinctrl_i2c2: i2c2grp {
			fsl,pins = <
				MX8MM_IOMUXC_I2C2_SCL_I2C2_SCL			0x400001c3
				MX8MM_IOMUXC_I2C2_SDA_I2C2_SDA			0x400001c3
			>;
		};

		pinctrl_i2c3: i2c3grp {
			fsl,pins = <
				MX8MM_IOMUXC_I2C3_SCL_I2C3_SCL			0x400001c3
				MX8MM_IOMUXC_I2C3_SDA_I2C3_SDA			0x400001c3
			>;
		};

		pinctrl_i2c4: i2c4grp {
			fsl,pins = <
				MX8MM_IOMUXC_I2C4_SCL_I2C4_SCL			0x400001c3
				MX8MM_IOMUXC_I2C4_SDA_I2C4_SDA			0x400001c3
			>;
		};

		pinctrl_pmic: pmicirq {
			fsl,pins = <
				MX8MM_IOMUXC_GPIO1_IO03_GPIO1_IO3		0x41
			>;
		};

		pinctrl_uart1: uart1grp {
			fsl,pins = <
				MX8MM_IOMUXC_UART1_RXD_UART1_DCE_RX	0x140
				MX8MM_IOMUXC_UART1_TXD_UART1_DCE_TX	0x140
				MX8MM_IOMUXC_UART3_RXD_UART1_DCE_CTS_B	0x140
				MX8MM_IOMUXC_UART3_TXD_UART1_DCE_RTS_B	0x140
				MX8MM_IOMUXC_SD1_DATA4_GPIO2_IO6	0x19
			>;
		};

		pinctrl_uart2: uart2grp {
			fsl,pins = <
				MX8MM_IOMUXC_UART2_RXD_UART2_DCE_RX	0x140
				MX8MM_IOMUXC_UART2_TXD_UART2_DCE_TX	0x140
			>;
		};

		pinctrl_spi1: spi1grp {
			fsl,pins = <
				MX8MM_IOMUXC_ECSPI1_SCLK_ECSPI1_SCLK		0x140
				MX8MM_IOMUXC_ECSPI1_MOSI_ECSPI1_MOSI 		0x140
				MX8MM_IOMUXC_ECSPI1_SS0_GPIO5_IO9 		0x140
				MX8MM_IOMUXC_ECSPI1_MISO_ECSPI1_MISO 		0x140
			>;
		};

		pinctrl_can1_int: can1grp {
			fsl,pins = <
				MX8MM_IOMUXC_SAI3_RXD_GPIO4_IO30 		0x41
			>;
		};

		pinctrl_spi2: spi2grp {
			fsl,pins = <
				MX8MM_IOMUXC_ECSPI2_SCLK_ECSPI2_SCLK		0x140
				MX8MM_IOMUXC_ECSPI2_MOSI_ECSPI2_MOSI 		0x140
				MX8MM_IOMUXC_ECSPI2_SS0_GPIO5_IO13		0x140
				MX8MM_IOMUXC_ECSPI2_MISO_ECSPI2_MISO 		0x140
				MX8MM_IOMUXC_SPDIF_RX_GPIO5_IO4			0x140
			>;
		};

                pinctrl_can2_int: can2grp {
                        fsl,pins = <
                                MX8MM_IOMUXC_SAI3_RXC_GPIO4_IO29		0x41
                        >;
                };

		pinctrl_uart3: uart3grp {
			fsl,pins = <
				MX8MM_IOMUXC_ECSPI1_SCLK_UART3_DCE_RX		0x140
				MX8MM_IOMUXC_ECSPI1_MOSI_UART3_DCE_TX		0x140
				MX8MM_IOMUXC_ECSPI1_MISO_UART3_DCE_CTS_B	0x140
				MX8MM_IOMUXC_ECSPI1_SS0_UART3_DCE_RTS_B		0x140	
			>;
		};

		pinctrl_uart4: uart4grp {
			fsl,pins = <
				MX8MM_IOMUXC_ECSPI2_SCLK_UART4_DCE_RX		0x140
				MX8MM_IOMUXC_ECSPI2_MOSI_UART4_DCE_TX		0x140
				MX8MM_IOMUXC_ECSPI2_MISO_UART4_DCE_CTS_B	0x140
				MX8MM_IOMUXC_ECSPI2_SS0_UART4_DCE_RTS_B		0x140	
			>;
		};

		pinctrl_usdhc1_gpio: usdhc1grpgpio {
			fsl,pins = <
				MX8MM_IOMUXC_SD1_RESET_B_GPIO2_IO10	0x41
				MX8MM_IOMUXC_GPIO1_IO00_ANAMIX_REF_CLK_32K 0x0
			>;
		};

		pinctrl_usdhc1: usdhc1grp {
			fsl,pins = <
				MX8MM_IOMUXC_SD1_CLK_USDHC1_CLK		0x190
				MX8MM_IOMUXC_SD1_CMD_USDHC1_CMD		0x1d0
				MX8MM_IOMUXC_SD1_DATA0_USDHC1_DATA0	0x1d0
				MX8MM_IOMUXC_SD1_DATA1_USDHC1_DATA1	0x1d0
				MX8MM_IOMUXC_SD1_DATA2_USDHC1_DATA2	0x1d0
				MX8MM_IOMUXC_SD1_DATA3_USDHC1_DATA3	0x1d0
			>;
		};

		pinctrl_usdhc1_100mhz: usdhc1grp100mhz {
			fsl,pins = <
				MX8MM_IOMUXC_SD1_CLK_USDHC1_CLK		0x194
				MX8MM_IOMUXC_SD1_CMD_USDHC1_CMD		0x1d4
				MX8MM_IOMUXC_SD1_DATA0_USDHC1_DATA0	0x1d4
				MX8MM_IOMUXC_SD1_DATA1_USDHC1_DATA1	0x1d4
				MX8MM_IOMUXC_SD1_DATA2_USDHC1_DATA2	0x1d4
				MX8MM_IOMUXC_SD1_DATA3_USDHC1_DATA3	0x1d4
			>;
		};

		pinctrl_usdhc1_200mhz: usdhc1grp200mhz {
			fsl,pins = <
				MX8MM_IOMUXC_SD1_CLK_USDHC1_CLK		0x196
				MX8MM_IOMUXC_SD1_CMD_USDHC1_CMD		0x1d6
				MX8MM_IOMUXC_SD1_DATA0_USDHC1_DATA0	0x1d6
				MX8MM_IOMUXC_SD1_DATA1_USDHC1_DATA1	0x1d6
				MX8MM_IOMUXC_SD1_DATA2_USDHC1_DATA2	0x1d6
				MX8MM_IOMUXC_SD1_DATA3_USDHC1_DATA3	0x1d6
			>;
		};

		pinctrl_usdhc2: usdhc2grp {
			fsl,pins = <
				MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK		0x190
				MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD		0x1d0
				MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0	0x1d0
				MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1	0x1d0
				MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2	0x1d0
				MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3	0x1d0
				MX8MM_IOMUXC_SD2_CD_B_GPIO2_IO12	0x1c4
				MX8MM_IOMUXC_GPIO1_IO04_USDHC2_VSELECT	0x1d0
				MX8MM_IOMUXC_SD2_RESET_B_GPIO2_IO19	0x19
			>;
		};

		pinctrl_usdhc2_100mhz: usdhc2grp100mhz {
			fsl,pins = <
				MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK		0x194
				MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD		0x1d4
				MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0	0x1d4
				MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1	0x1d4
				MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2	0x1d4
				MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3	0x1d4
				MX8MM_IOMUXC_SD2_CD_B_GPIO2_IO12	0x1c4
				MX8MM_IOMUXC_GPIO1_IO04_USDHC2_VSELECT	0x1d0
				MX8MM_IOMUXC_SD2_RESET_B_GPIO2_IO19	0x19
			>;
		};

		pinctrl_usdhc2_200mhz: usdhc2grp200mhz {
			fsl,pins = <
				MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK		0x196
				MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD		0x1d6
				MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0	0x1d6
				MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1	0x1d6
				MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2	0x1d6
				MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3	0x1d6
				MX8MM_IOMUXC_SD2_CD_B_GPIO2_IO12	0x1c4
				MX8MM_IOMUXC_GPIO1_IO04_USDHC2_VSELECT	0x1d0
				MX8MM_IOMUXC_SD2_RESET_B_GPIO2_IO19	0x19
			>;
		};

		pinctrl_usdhc3: usdhc3grp {
			fsl,pins = <
				MX8MM_IOMUXC_NAND_WE_B_USDHC3_CLK		0x190
				MX8MM_IOMUXC_NAND_WP_B_USDHC3_CMD		0x1d0
				MX8MM_IOMUXC_NAND_DATA04_USDHC3_DATA0		0x1d0
				MX8MM_IOMUXC_NAND_DATA05_USDHC3_DATA1		0x1d0
				MX8MM_IOMUXC_NAND_DATA06_USDHC3_DATA2		0x1d0
				MX8MM_IOMUXC_NAND_DATA07_USDHC3_DATA3		0x1d0
				MX8MM_IOMUXC_NAND_RE_B_USDHC3_DATA4		0x1d0
				MX8MM_IOMUXC_NAND_CE2_B_USDHC3_DATA5		0x1d0
				MX8MM_IOMUXC_NAND_CE3_B_USDHC3_DATA6		0x1d0
				MX8MM_IOMUXC_NAND_CLE_USDHC3_DATA7		0x1d0
				MX8MM_IOMUXC_NAND_CE1_B_USDHC3_STROBE 		0x190
			>;
		};

		pinctrl_usdhc3_100mhz: usdhc3grp100mhz {
			fsl,pins = <
				MX8MM_IOMUXC_NAND_WE_B_USDHC3_CLK		0x194
				MX8MM_IOMUXC_NAND_WP_B_USDHC3_CMD		0x1d4
				MX8MM_IOMUXC_NAND_DATA04_USDHC3_DATA0		0x1d4
				MX8MM_IOMUXC_NAND_DATA05_USDHC3_DATA1		0x1d4
				MX8MM_IOMUXC_NAND_DATA06_USDHC3_DATA2		0x1d4
				MX8MM_IOMUXC_NAND_DATA07_USDHC3_DATA3		0x1d4
				MX8MM_IOMUXC_NAND_RE_B_USDHC3_DATA4		0x1d4
				MX8MM_IOMUXC_NAND_CE2_B_USDHC3_DATA5		0x1d4
				MX8MM_IOMUXC_NAND_CE3_B_USDHC3_DATA6		0x1d4
				MX8MM_IOMUXC_NAND_CLE_USDHC3_DATA7		0x1d4
				MX8MM_IOMUXC_NAND_CE1_B_USDHC3_STROBE 		0x194
			>;
		};

		pinctrl_usdhc3_200mhz: usdhc3grp200mhz {
			fsl,pins = <
				MX8MM_IOMUXC_NAND_WE_B_USDHC3_CLK		0x196
				MX8MM_IOMUXC_NAND_WP_B_USDHC3_CMD		0x1d6
				MX8MM_IOMUXC_NAND_DATA04_USDHC3_DATA0		0x1d6
				MX8MM_IOMUXC_NAND_DATA05_USDHC3_DATA1		0x1d6
				MX8MM_IOMUXC_NAND_DATA06_USDHC3_DATA2		0x1d6
				MX8MM_IOMUXC_NAND_DATA07_USDHC3_DATA3		0x1d6
				MX8MM_IOMUXC_NAND_RE_B_USDHC3_DATA4		0x1d6
				MX8MM_IOMUXC_NAND_CE2_B_USDHC3_DATA5		0x1d6
				MX8MM_IOMUXC_NAND_CE3_B_USDHC3_DATA6		0x1d6
				MX8MM_IOMUXC_NAND_CLE_USDHC3_DATA7		0x1d6
				MX8MM_IOMUXC_NAND_CE1_B_USDHC3_STROBE 		0x196
			>;
		};

		pinctrl_wdog: wdoggrp {
			fsl,pins = <
				MX8MM_IOMUXC_GPIO1_IO02_WDOG1_WDOG_B		0xc6
			>;
		};

		pinctrl_touch_gpio: touchgpiogrp {
			fsl,pins = <
				MX8MM_IOMUXC_SAI5_RXFS_GPIO3_IO19		0x19 /* Touch reset */
				MX8MM_IOMUXC_SAI1_MCLK_GPIO4_IO20		0x19 /* Touch Interrupt */	
			>;
		};

		pinctrl_pwm1_out: pwm1outgrp {
			fsl,pins = <
				MX8MM_IOMUXC_SPDIF_EXT_CLK_PWM1_OUT 		0x4d	
			>;
		};

		pinctrl_pwm2_out: pwm2outgrp {
			fsl,pins = <
				MX8MM_IOMUXC_GPIO1_IO13_PWM2_OUT  		0x4d	
			>;
		};

		pinctrl_pwm3_out: pwm3outgrp {
			fsl,pins = <
				MX8MM_IOMUXC_SPDIF_TX_PWM3_OUT  		0x4d	
			>;
		};

		pinctrl_pwm4_out: pwm4outgrp {
			fsl,pins = <
				MX8MM_IOMUXC_SAI3_MCLK_PWM4_OUT   		0x4d	
			>;
		};

		pinctrl_i2c3_gpio: i2c3gpiogrp {
			fsl,pins = <
				MX8MM_IOMUXC_GPIO1_IO07_GPIO1_IO7		0x19 /* lightsensor interrupt */	
				MX8MM_IOMUXC_GPIO1_IO05_GPIO1_IO5		0x19 /* accelerometer interrupt */
				MX8MM_IOMUXC_GPIO1_IO08_GPIO1_IO8		0x19 /* gyrometer interrupt */
			>;
		};

		pinctrl_pcie0: pcie0grp {
			fsl,pins = <
				MX8MM_IOMUXC_SAI1_TXFS_GPIO4_IO10 		0x19 /* pcie0 reset */
				MX8MM_IOMUXC_SAI1_TXD1_GPIO4_IO13		0x19 /* pcie0 clk gen enable */
			>;
		};

                pinctrl_sai3: sai3grp {
                        fsl,pins = <
                                MX8MM_IOMUXC_SAI3_TXFS_SAI3_TX_SYNC     0xd6
                                MX8MM_IOMUXC_SAI3_TXC_SAI3_TX_BCLK      0xd6
                                MX8MM_IOMUXC_SAI3_TXD_SAI3_TX_DATA0     0xd6
                        >;
                };

		pinctrl_pdm: pdmgrp {
                        fsl,pins = <
				MX8MM_IOMUXC_SAI5_RXC_PDM_CLK           0xd6
				MX8MM_IOMUXC_SAI5_RXD2_PDM_DATA2        0xd6
				MX8MM_IOMUXC_SAI5_RXD3_PDM_DATA3        0xd6
                        >;
                };

		pinctrl_gsm_modem: gsmgrp {
			fsl,pins = <
				/* MODEM GSM */
				MX8MM_IOMUXC_SAI1_TXD6_GPIO4_IO18		0x19 /* MODEM GSM PWRKEY_EN */
				MX8MM_IOMUXC_SAI1_TXD0_GPIO4_IO12		0x19 /* MODEM USB_BOOT_EN */
				MX8MM_IOMUXC_SAI1_RXD1_GPIO4_IO3		0x19 /* MODEM RESET_EN */
			>;
		};

		pinctrl_pca6416_20: pca6416_20grp {
                        fsl,pins = <
                                MX8MM_IOMUXC_SAI2_RXC_GPIO4_IO22		0x19
                        >;
                };

	};
};

&pwm1 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_pwm1_out>;
        status = "okay";
};

&pwm2 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_pwm2_out>;
        status = "okay";
};

&pwm3 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_pwm3_out>;
        status = "okay";
};

&pwm4 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_pwm4_out>;
        status = "okay";
};

&mipi_csi_1 {
        #address-cells = <1>;
        #size-cells = <0>;
        status = "disabled";
        port {
                mipi1_sensor_ep: endpoint@1 {
                        remote-endpoint = <&ov5640_mipi1_ep>;
                        data-lanes = <2>;
                        csis-hs-settle = <13>;
                        csis-clk-settle = <2>;
                        csis-wclk;
                };

                csi1_mipi_ep: endpoint@2 {
                        remote-endpoint = <&csi1_ep>;
                };
        };
};

&csi1_bridge {
        fsl,mipi-mode;
        status = "disabled";
        port {
                csi1_ep: endpoint {
                        remote-endpoint = <&csi1_mipi_ep>;
                };
        };
};

&flexspi {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexspi0>;
	status = "okay";

	flash0: mx25u6435f@0 {
		reg = <0>;
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "mx25u6435f";
		spi-max-frequency = <29000000>;
//		spi-nor,ddr-quad-read-dummy = <6>;
	};
};

&i2c1 {
	clock-frequency = <400000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";

	pmic@4b {
		reg = <0x4b>;
		compatible = "rohm,bd71847";
		pinctrl-0 = <&pinctrl_pmic>;
		interrupt-parent = <&gpio1>;
		interrupts = <3 GPIO_ACTIVE_LOW>;
		rohm,reset-snvs-powered;

		regulators {
			#address-cells = <1>;
			#size-cells = <0>;

			buck1_reg: regulator@0 {
				reg = <0>;
				regulator-compatible = "BUCK1";
				regulator-min-microvolt = <700000>;
				regulator-max-microvolt = <1300000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <1250>;
			};

			buck2_reg: regulator@1 {
				reg = <1>;
				regulator-compatible = "BUCK2";
				regulator-min-microvolt = <700000>;
				regulator-max-microvolt = <1300000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <1250>;
				rohm,dvs-run-voltage = <1000000>;
				rohm,dvs-idle-voltage = <900000>;
			};

			buck3_reg: regulator@2 {
				// BUCK5 in datasheet
				reg = <2>;
				regulator-compatible = "BUCK3";
				regulator-min-microvolt = <700000>;
				regulator-max-microvolt = <1350000>;
				regulator-boot-on;
				regulator-always-on;
			};

			buck4_reg: regulator@3 {
				// BUCK6 in datasheet
				reg = <3>;
				regulator-compatible = "BUCK4";
				regulator-min-microvolt = <3000000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			buck5_reg: regulator@4 {
				// BUCK7 in datasheet
				reg = <4>;
				regulator-compatible = "BUCK5";
				regulator-min-microvolt = <1605000>;
				regulator-max-microvolt = <1995000>;
				regulator-boot-on;
				regulator-always-on;
			};

			buck6_reg: regulator@5 {
				// BUCK8 in datasheet
				reg = <5>;
				regulator-compatible = "BUCK6";
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <1400000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo1_reg: regulator@6 {
				reg = <6>;
				regulator-compatible = "LDO1";
				regulator-min-microvolt = <3000000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo2_reg: regulator@7 {
				reg = <7>;
				regulator-compatible = "LDO2";
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <900000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo3_reg: regulator@8 {
				reg = <8>;
				regulator-compatible = "LDO3";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo4_reg: regulator@9 {
				reg = <9>;
				regulator-compatible = "LDO4";
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <1800000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo6_reg: regulator@11 {
				reg = <11>;
				regulator-compatible = "LDO6";
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <1800000>;
				regulator-boot-on;
				regulator-always-on;
			};
		};
	};
};

&pcie0{
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_pcie0>;
	clkreq-gpio = <&gpio4 13 GPIO_ACTIVE_HIGH>;
        reset-gpio = <&gpio4 10 GPIO_ACTIVE_LOW>;
        ext_osc = <1>;
        status = "okay";
};


&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>, <&pinctrl_touch_gpio>;
	status = "okay";
	
	eeprom@53 {
		compatible = "atmel,24c16";
		reg = <0x53>;
		status = "disabled";
	};

	ov5640_mipi: ov5640_mipi@3c {
                compatible = "ovti,ov5640_mipi";
                reg = <0x3c>;
                status = "disabled";
                pinctrl-names = "default";
                pinctrl-0 = <&pinctrl_csi_pwn>, <&pinctrl_csi_rst>;
                clocks = <&clk IMX8MM_CLK_CLKO1>;
                clock-names = "csi_mclk";
                assigned-clocks = <&clk IMX8MM_CLK_CLKO1>;
                assigned-clock-parents = <&clk IMX8MM_CLK_24M>;
                assigned-clock-rates = <24000000>;
                csi_id = <0>;
                pwn-gpios = <&gpio2 11 GPIO_ACTIVE_HIGH>;
                rst-gpios = <&gpio2 9 GPIO_ACTIVE_LOW>;
                mclk = <24000000>;
                mclk_source = <0>;
                port {
                        ov5640_mipi1_ep: endpoint {
                                remote-endpoint = <&mipi1_sensor_ep>;
                        };
                };
        };
};


&i2c3 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3>, <&pinctrl_i2c3_gpio>;
	status = "okay";

	lightsensor: isl29023@44 {
		compatible = "isil,isl29023";
		reg = <0x44>;
		status = "okay";
		interrupt-parent = <&gpio1>;
	        interrupts = <7 IRQ_TYPE_LEVEL_LOW>;
	};

	accelerometer@1e {
		compatible = "fsl,fxos8700";
		status = "okay";
		reg = <0x1e>;
		interrupt-parent = <&gpio1>;
                interrupts = <5 IRQ_TYPE_LEVEL_LOW>;
	};

	gyro@20 {
		compatible = "fxas2100x";
		status = "okay";
		reg = <0x20>;
		interrupt-parent = <&gpio1>;
                interrupts = <8 IRQ_TYPE_LEVEL_LOW>;
	};
};

&i2c4 {
        clock-frequency = <400000>;
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_i2c4>;
        status = "okay";

        pca6416_20: gpio@20 {
                compatible = "ti,tca6416";
                reg = <0x20>;
                gpio-controller;
                #gpio-cells = <2>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_pca6416_20>;
		interrupt-parent = <&gpio4>;
		interrupts = <22 IRQ_TYPE_LEVEL_LOW>;
        };

        pca6416_21: gpio@21 {
                compatible = "ti,tca6416";
                reg = <0x21>;
                gpio-controller;
                #gpio-cells = <2>;
        };

        edp_bridge: sn65dsi86@2d {
		compatible = "ti,sn65dsi86";
                reg = <0x2d>;
		#address-cells = <1>;
                #size-cells = <0>;
                pd-gpios = <&gpio1 11 GPIO_ACTIVE_HIGH>;
		bkl-gpios = <&pca6416_20 5 GPIO_ACTIVE_HIGH>;
		lcd-gpios = <&pca6416_20 9 GPIO_ACTIVE_HIGH>;
		vcc-supply = <&reg_bkl_on>;
                clocks = <&osc_27m>;
		status = "disabled";

        };

	adv_bridge: sn65dsi84@2d {
                compatible = "ti,sn65dsi84";
                reg = <0x2d>;
		#address-cells = <1>;
                #size-cells = <0>;
                pd-gpios = <&gpio1 11 GPIO_ACTIVE_HIGH>;
		bkl-gpios = <&pca6416_20 5 GPIO_ACTIVE_HIGH>;
                lcd-gpios = <&pca6416_20 9 GPIO_ACTIVE_HIGH>;
                status = "disabled";
        };


};

&lcdif {
	status = "okay";
};

&mipi_dsi {
	status = "disabled";

};

&mu {
	status = "okay";
};


&sai3 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_sai3>;
        assigned-clocks = <&clk IMX8MM_CLK_SAI3>;
        assigned-clock-parents = <&clk IMX8MM_AUDIO_PLL1_OUT>;
        assigned-clock-rates = <24576000>;
	fsl,sai-mclk-direction-output;
	fsl,sai-synchronous-rx;
	#sound-dai-cells = <0>;
        status = "okay";
};

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_fec1>;
	phy-mode = "rgmii-id";
	phy-handle = <&ethphy0>;
	phy-reset-gpios = <&pca6416_20 12 GPIO_ACTIVE_LOW>;
	phy-reset-duration = <1>;

	status = "okay";

	mdio {
                #address-cells = <1>;
                #size-cells = <0>;

                ethphy0: ethernet-phy@9 {
                        compatible = "ethernet-phy-ieee802.3-c22";
                        reg = <9>;
                        ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_00_NS>;
                        ti,tx-internal-delay = <DP83867_RGMIIDCTL_2_00_NS>;
                        ti,fifo-depth = <DP83867_PHYCR_FIFO_DEPTH_8_B_NIB>;
                        ti,leds-conf = <0xbb58>;
                        ti,leds-polarity = <0x444>;

                };
        };


};

&uart1 { /* BT */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	assigned-clocks = <&clk IMX8MM_CLK_UART1>;
	assigned-clock-parents = <&clk IMX8MM_SYS_PLL1_80M>;
	fsl,uart-has-rtscts;
	resets = <&modem_reset>;
	status = "okay";
};

&uart2 { /* console */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	status = "okay";
};

&uart3 { 
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	assigned-clocks = <&clk IMX8MM_CLK_UART3>;
	assigned-clock-parents = <&clk IMX8MM_SYS_PLL1_80M>;
	fsl,uart-has-rtscts;
	status = "disabled";
};

&uart4 { 
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4>;
	assigned-clocks = <&clk IMX8MM_CLK_UART4>;
	assigned-clock-parents = <&clk IMX8MM_SYS_PLL1_80M>;
	fsl,uart-has-rtscts;
	status = "disabled";
};

&ecspi1 {
        fsl,spi-num-chipselects = <1>;
        cs-gpios = <&gpio5 9 0>;
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_spi1>;
        #address-cells = <1>;
        #size-cells = <0>;
        status = "disabled";

        can_spi1: mcp258x@0 {
                compatible = "microchip,mcp2517fd";
                pinctrl-names = "default";
                pinctrl-0 = <&pinctrl_can1_int>;
                reg = <0>;
                #address-cells = <1>;
                #size-cells = <1>;
                interrupt-parent = <&gpio4>;
                interrupts = <30 IRQ_TYPE_EDGE_FALLING>;
                spi-max-frequency = <10000000>;
                clocks = <&mcp251x_clock>;
                status = "disabled";
        };

};

&ecspi2 {
        spi-num-chipselects = <2>;
        cs-gpios = <&gpio5 13 GPIO_ACTIVE_LOW>, <&gpio5 4 GPIO_ACTIVE_HIGH>;
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_spi2>;
        #address-cells = <1>;
        #size-cells = <0>;
        status = "disabled";

        can_spi2: mcp258x@0 {
                compatible = "microchip,mcp2517fd";
                pinctrl-names = "default";
                pinctrl-0 = <&pinctrl_can2_int>;
                reg = <0>;
                #address-cells = <1>;
                #size-cells = <1>;
                interrupt-parent = <&gpio4>;
                interrupts = <29 IRQ_TYPE_EDGE_FALLING>;
                spi-max-frequency = <10000000>;
                clocks = <&mcp251x_clock>;
                status = "disabled";
        };

        rtc: pcf2123@1 {
                compatible        = "nxp,rtc-pcf2123";
                reg               = <1>;
                #address-cells = <1>;
                #size-cells = <1>;
                spi-max-frequency = <1000000>;
                spi-cs-high;
                status = "disabled";
        };

};

&usbotg1 {
	vbus-supply = <&vbus_otg_on>;
	dr_mode = "host";
	status = "okay";
};

&usbotg2 {
	dr_mode = "host";
	status = "okay";
};

&usdhc1 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc1>, <&pinctrl_usdhc1_gpio>;
	pinctrl-1 = <&pinctrl_usdhc1_100mhz>, <&pinctrl_usdhc1_gpio>;
	pinctrl-2 = <&pinctrl_usdhc1_200mhz>, <&pinctrl_usdhc1_gpio>;
	bus-width = <4>;
	vmmc-supply = <&reg_sd1_vmmc>;
	pm-ignore-notify;
	keep-power-in-suspend;
	non-removable;
	status = "okay";
};

&usdhc2 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc2>;
	pinctrl-1 = <&pinctrl_usdhc2_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc2_200mhz>;
	vmmc-supply = <&reg_sd2_vmmc>;
	bus-width = <4>;
	cd-gpios = <&gpio2 12 GPIO_ACTIVE_LOW>;
	status = "okay";
};

&usdhc3 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc3>;
	pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
	bus-width = <8>;
	non-removable;
	status = "okay";
};

&wdog1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_wdog>;
	fsl,ext-reset-output;
	status = "okay";
};

&A53_0 {
	arm-supply = <&buck2_reg>;
};

&gpu {
	status = "okay";
};

&vpu_g1 {
	status = "okay";
};

&vpu_g2 {
	status = "okay";
};

&vpu_h1 {
	status = "okay";
};

&micfil {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_pdm>;
        assigned-clocks = <&clk IMX8MM_CLK_PDM>;
        assigned-clock-parents = <&clk IMX8MM_AUDIO_PLL1_OUT>;
        assigned-clock-rates = <196608000>;
        status = "okay";
};

