$comment
	File created using the following command:
		vcd file lab084new.msim.vcd -direction
$end
$date
	Thu Dec 12 22:34:24 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module lab084new_vlg_vec_tst $end
$var reg 1 ! T $end
$var reg 1 " X $end
$var reg 1 # clock $end
$var wire 1 $ Q0 $end
$var wire 1 % Q1 $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var tri1 1 ) devclrn $end
$var tri1 1 * devpor $end
$var tri1 1 + devoe $end
$var wire 1 , Q1~output_o $end
$var wire 1 - Q0~output_o $end
$var wire 1 . clock~input_o $end
$var wire 1 / clock~inputclkctrl_outclk $end
$var wire 1 0 T~input_o $end
$var wire 1 1 X~input_o $end
$var wire 1 2 Mux1~0_combout $end
$var wire 1 3 Q0~reg0_q $end
$var wire 1 4 Mux0~0_combout $end
$var wire 1 5 Q1~reg0_q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
1#
0$
0%
0&
1'
x(
1)
1*
1+
0,
0-
1.
1/
00
11
02
03
04
05
$end
#500000
0#
0.
0/
#1000000
0"
1#
01
1.
1/
12
#1500000
0#
0.
0/
#2000000
1#
1.
1/
13
1-
1$
#2500000
0#
0.
0/
#3000000
1!
1#
10
1.
1/
14
02
#3500000
0#
0.
0/
#4000000
0!
1#
00
1.
1/
04
12
15
03
0-
1,
1%
0$
14
#4500000
0#
0.
0/
#5000000
1#
1.
1/
13
1-
1$
04
02
#5500000
0#
0.
0/
#6000000
1#
1.
1/
05
03
0-
0,
0%
0$
12
#6500000
0#
0.
0/
#7000000
1#
1.
1/
13
1-
1$
#7500000
0#
0.
0/
#8000000
1#
1.
1/
#8500000
0#
0.
0/
#9000000
1#
1.
1/
#9500000
0#
0.
0/
#10000000
1#
1.
1/
#10500000
0#
0.
0/
#11000000
1#
1.
1/
#11500000
0#
0.
0/
#12000000
1#
1.
1/
#12500000
0#
0.
0/
#13000000
1#
1.
1/
#13500000
0#
0.
0/
#14000000
1#
1.
1/
#14500000
0#
0.
0/
#15000000
1#
1.
1/
#15500000
0#
0.
0/
#16000000
