Warnings in file C:\Users\Nicholas\Desktop\backup game FPGA\FinalGame\source\multi_seven_seg.luc:
    Line 27, Column 10 : The signal "digit_dec.out" is wider than "sel" and the most significant bits will be dropped
Warnings in file C:\Users\Nicholas\Desktop\backup game FPGA\FinalGame\source\game_main.luc:
    Line 482, Column 18 : The signal "alu.out" is wider than "lives.d" and the most significant bits will be dropped
    Line 175, Column 18 : The signal "rng.num" is wider than "rng_num.d" and the most significant bits will be dropped
    Line 335, Column 24 : The signal "alu.out" is wider than "display_state.d" and the most significant bits will be dropped
    Line 346, Column 24 : The signal "alu.out" is wider than "display_state.d" and the most significant bits will be dropped
    Line 357, Column 24 : The signal "alu.out" is wider than "display_state.d" and the most significant bits will be dropped
    Line 368, Column 24 : The signal "alu.out" is wider than "display_state.d" and the most significant bits will be dropped
    Line 379, Column 24 : The signal "alu.out" is wider than "display_state.d" and the most significant bits will be dropped
    Line 459, Column 26 : The signal "alu.out" is wider than "correct_count.d" and the most significant bits will be dropped
Starting Vivado...

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source {C:\Users\Nicholas\Desktop\backup game FPGA\FinalGame\work\project.tcl}
# set projDir "C:/Users/Nicholas/Desktop/backup\ game\ FPGA/FinalGame/work/vivado"
# set projName "FinalGame"
# set topName top
# set device xc7a35tftg256-1
# if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
# create_project $projName "$projDir/$projName" -part $device
# set_property design_mode RTL [get_filesets sources_1]
# set verilogSources [list "C:/Users/Nicholas/Desktop/backup\ game\ FPGA/FinalGame/work/verilog/au_top_0.v" "C:/Users/Nicholas/Desktop/backup\ game\ FPGA/FinalGame/work/verilog/button_conditioner_1.v" "C:/Users/Nicholas/Desktop/backup\ game\ FPGA/FinalGame/work/verilog/edge_detector_2.v" "C:/Users/Nicholas/Desktop/backup\ game\ FPGA/FinalGame/work/verilog/edge_detector_3.v" "C:/Users/Nicholas/Desktop/backup\ game\ FPGA/FinalGame/work/verilog/game_main_4.v" "C:/Users/Nicholas/Desktop/backup\ game\ FPGA/FinalGame/work/verilog/reset_conditioner_5.v" "C:/Users/Nicholas/Desktop/backup\ game\ FPGA/FinalGame/work/verilog/pipeline_6.v" "C:/Users/Nicholas/Desktop/backup\ game\ FPGA/FinalGame/work/verilog/modified_counter_7.v" "C:/Users/Nicholas/Desktop/backup\ game\ FPGA/FinalGame/work/verilog/pn_gen_8.v" "C:/Users/Nicholas/Desktop/backup\ game\ FPGA/FinalGame/work/verilog/counter_9.v" "C:/Users/Nicholas/Desktop/backup\ game\ FPGA/FinalGame/work/verilog/counter_10.v" "C:/Users/Nicholas/Desktop/backup\ game\ FPGA/FinalGame/work/verilog/multi_seven_seg_11.v" "C:/Users/Nicholas/Desktop/backup\ game\ FPGA/FinalGame/work/verilog/seven_seg_12.v" "C:/Users/Nicholas/Desktop/backup\ game\ FPGA/FinalGame/work/verilog/alu_13.v" "C:/Users/Nicholas/Desktop/backup\ game\ FPGA/FinalGame/work/verilog/difficulty1_14.v" "C:/Users/Nicholas/Desktop/backup\ game\ FPGA/FinalGame/work/verilog/difficulty2_15.v" "C:/Users/Nicholas/Desktop/backup\ game\ FPGA/FinalGame/work/verilog/difficulty3_16.v" "C:/Users/Nicholas/Desktop/backup\ game\ FPGA/FinalGame/work/verilog/counter_17.v" "C:/Users/Nicholas/Desktop/backup\ game\ FPGA/FinalGame/work/verilog/decoder_18.v" "C:/Users/Nicholas/Desktop/backup\ game\ FPGA/FinalGame/work/verilog/adder_19.v" "C:/Users/Nicholas/Desktop/backup\ game\ FPGA/FinalGame/work/verilog/compare_20.v" "C:/Users/Nicholas/Desktop/backup\ game\ FPGA/FinalGame/work/verilog/shifter_21.v" "C:/Users/Nicholas/Desktop/backup\ game\ FPGA/FinalGame/work/verilog/boolean_22.v" ]
# import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
# set xdcSources [list "C:/Users/Nicholas/Desktop/backup\ game\ FPGA/FinalGame/work/constraint/custom.xdc" "C:/Users/Nicholas/Desktop/backup\ game\ FPGA/FinalGame/work/constraint/buttons.xdc" "C:/Users/Nicholas/Desktop/backup\ game\ FPGA/FinalGame/constraint/custom.xdc" "C:/Users/Nicholas/Desktop/backup\ game\ FPGA/FinalGame/work/constraint/original.xdc" ]
# read_xdc $xdcSources
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# update_compile_order -fileset sources_1
# launch_runs -runs synth_1 -jobs 8

[Sun Apr 17 15:11:41 2022] Launched synth_1...
Run output will be captured here: C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/vivado/FinalGame/FinalGame.runs/synth_1/runme.log
# wait_on_run synth_1
[Sun Apr 17 15:11:41 2022] Waiting for synth_1 to finish...

*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9556
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 999.062 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/vivado/FinalGame/FinalGame.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_1' [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/vivado/FinalGame/FinalGame.srcs/sources_1/imports/verilog/button_conditioner_1.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_6' [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/vivado/FinalGame/FinalGame.srcs/sources_1/imports/verilog/pipeline_6.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_6' (1#1) [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/vivado/FinalGame/FinalGame.srcs/sources_1/imports/verilog/pipeline_6.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_1' (2#1) [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/vivado/FinalGame/FinalGame.srcs/sources_1/imports/verilog/button_conditioner_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_2' [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/vivado/FinalGame/FinalGame.srcs/sources_1/imports/verilog/edge_detector_2.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_2' (3#1) [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/vivado/FinalGame/FinalGame.srcs/sources_1/imports/verilog/edge_detector_2.v:12]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_3' [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/vivado/FinalGame/FinalGame.srcs/sources_1/imports/verilog/edge_detector_3.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_3' (4#1) [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/vivado/FinalGame/FinalGame.srcs/sources_1/imports/verilog/edge_detector_3.v:12]
INFO: [Synth 8-6157] synthesizing module 'game_main_4' [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/vivado/FinalGame/FinalGame.srcs/sources_1/imports/verilog/game_main_4.v:7]
	Parameter IDLE_state bound to: 6'b000000 
	Parameter START_state bound to: 6'b000001 
	Parameter INSERT_state bound to: 6'b000010 
	Parameter INIT_SET_QNS1_state bound to: 6'b000011 
	Parameter SET_QNS10_state bound to: 6'b000100 
	Parameter SET_QNS11_state bound to: 6'b000101 
	Parameter SET_QNS12_state bound to: 6'b000110 
	Parameter SET_QNS13_state bound to: 6'b000111 
	Parameter SET_QNS14_state bound to: 6'b001000 
	Parameter INIT_SET_QNS2_state bound to: 6'b001001 
	Parameter SET_QNS20_state bound to: 6'b001010 
	Parameter SET_QNS21_state bound to: 6'b001011 
	Parameter SET_QNS22_state bound to: 6'b001100 
	Parameter SET_QNS23_state bound to: 6'b001101 
	Parameter SET_QNS24_state bound to: 6'b001110 
	Parameter INIT_SET_QNS3_state bound to: 6'b001111 
	Parameter SET_QNS30_state bound to: 6'b010000 
	Parameter SET_QNS31_state bound to: 6'b010001 
	Parameter SET_QNS32_state bound to: 6'b010010 
	Parameter SET_QNS33_state bound to: 6'b010011 
	Parameter SET_QNS34_state bound to: 6'b010100 
	Parameter CHECK0_state bound to: 6'b010101 
	Parameter CHECK1_state bound to: 6'b010110 
	Parameter CHECK2_state bound to: 6'b010111 
	Parameter CHECK3_state bound to: 6'b011000 
	Parameter CHECK4_state bound to: 6'b011001 
	Parameter COMBINE0_state bound to: 6'b011010 
	Parameter COMBINE1_state bound to: 6'b011011 
	Parameter COMBINE2_state bound to: 6'b011100 
	Parameter COMBINE3_state bound to: 6'b011101 
	Parameter COMBINE4_state bound to: 6'b011110 
	Parameter SET_OUT0_state bound to: 6'b011111 
	Parameter SET_OUT1_state bound to: 6'b100000 
	Parameter SET_OUT2_state bound to: 6'b100001 
	Parameter SET_OUT3_state bound to: 6'b100010 
	Parameter SET_OUT4_state bound to: 6'b100011 
	Parameter CHECK_state bound to: 6'b100100 
	Parameter TEMP_WIN_state bound to: 6'b100101 
	Parameter LEVEL2_state bound to: 6'b100110 
	Parameter LEVEL3_state bound to: 6'b100111 
	Parameter WIN_state bound to: 6'b101000 
	Parameter LOSE_state bound to: 6'b101001 
	Parameter GET_DISPLAY_STATE_state bound to: 6'b101010 
	Parameter ADD_CORRECT_COUNT_state bound to: 6'b101011 
	Parameter GET_CORRECT_COUNT_state bound to: 6'b101100 
	Parameter SUBTRACT_LIVES_state bound to: 6'b101101 
	Parameter GET_LIVES_state bound to: 6'b101110 
INFO: [Synth 8-6157] synthesizing module 'modified_counter_7' [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/vivado/FinalGame/FinalGame.srcs/sources_1/imports/verilog/modified_counter_7.v:7]
INFO: [Synth 8-6155] done synthesizing module 'modified_counter_7' (5#1) [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/vivado/FinalGame/FinalGame.srcs/sources_1/imports/verilog/modified_counter_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'pn_gen_8' [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/vivado/FinalGame/FinalGame.srcs/sources_1/imports/verilog/pn_gen_8.v:11]
	Parameter SEED bound to: 128'b10000100001100100011001101010010001110100110000100111001011001100100001000111011011000100010010101100010010110010010110001100010 
INFO: [Synth 8-6155] done synthesizing module 'pn_gen_8' (6#1) [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/vivado/FinalGame/FinalGame.srcs/sources_1/imports/verilog/pn_gen_8.v:11]
INFO: [Synth 8-6157] synthesizing module 'counter_9' [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/vivado/FinalGame/FinalGame.srcs/sources_1/imports/verilog/counter_9.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 1'b1 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'counter_9' (7#1) [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/vivado/FinalGame/FinalGame.srcs/sources_1/imports/verilog/counter_9.v:14]
INFO: [Synth 8-6157] synthesizing module 'counter_10' [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/vivado/FinalGame/FinalGame.srcs/sources_1/imports/verilog/counter_10.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11011 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 28'b0111111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_10' (8#1) [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/vivado/FinalGame/FinalGame.srcs/sources_1/imports/verilog/counter_10.v:14]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_11' [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/vivado/FinalGame/FinalGame.srcs/sources_1/imports/verilog/multi_seven_seg_11.v:12]
	Parameter DIGITS bound to: 3'b101 
	Parameter DIV bound to: 5'b10000 
	Parameter DIGIT_BITS bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'counter_17' [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/vivado/FinalGame/FinalGame.srcs/sources_1/imports/verilog/counter_17.v:14]
	Parameter SIZE bound to: 2'b11 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 4'b0100 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 20'b01001111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_17' (9#1) [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/vivado/FinalGame/FinalGame.srcs/sources_1/imports/verilog/counter_17.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_12' [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/vivado/FinalGame/FinalGame.srcs/sources_1/imports/verilog/seven_seg_12.v:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_12' (10#1) [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/vivado/FinalGame/FinalGame.srcs/sources_1/imports/verilog/seven_seg_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_18' [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/vivado/FinalGame/FinalGame.srcs/sources_1/imports/verilog/decoder_18.v:11]
	Parameter WIDTH bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'decoder_18' (11#1) [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/vivado/FinalGame/FinalGame.srcs/sources_1/imports/verilog/decoder_18.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_11' (12#1) [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/vivado/FinalGame/FinalGame.srcs/sources_1/imports/verilog/multi_seven_seg_11.v:12]
INFO: [Synth 8-6157] synthesizing module 'alu_13' [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/vivado/FinalGame/FinalGame.srcs/sources_1/imports/verilog/alu_13.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_19' [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/vivado/FinalGame/FinalGame.srcs/sources_1/imports/verilog/adder_19.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/vivado/FinalGame/FinalGame.srcs/sources_1/imports/verilog/adder_19.v:34]
INFO: [Synth 8-6155] done synthesizing module 'adder_19' (13#1) [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/vivado/FinalGame/FinalGame.srcs/sources_1/imports/verilog/adder_19.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_20' [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/vivado/FinalGame/FinalGame.srcs/sources_1/imports/verilog/compare_20.v:7]
INFO: [Synth 8-6155] done synthesizing module 'compare_20' (14#1) [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/vivado/FinalGame/FinalGame.srcs/sources_1/imports/verilog/compare_20.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_21' [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/vivado/FinalGame/FinalGame.srcs/sources_1/imports/verilog/shifter_21.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter_21' (15#1) [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/vivado/FinalGame/FinalGame.srcs/sources_1/imports/verilog/shifter_21.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_22' [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/vivado/FinalGame/FinalGame.srcs/sources_1/imports/verilog/boolean_22.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_22' (16#1) [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/vivado/FinalGame/FinalGame.srcs/sources_1/imports/verilog/boolean_22.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu_13' (17#1) [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/vivado/FinalGame/FinalGame.srcs/sources_1/imports/verilog/alu_13.v:7]
INFO: [Synth 8-6157] synthesizing module 'difficulty1_14' [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/vivado/FinalGame/FinalGame.srcs/sources_1/imports/verilog/difficulty1_14.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/vivado/FinalGame/FinalGame.srcs/sources_1/imports/verilog/difficulty1_14.v:20]
INFO: [Synth 8-6155] done synthesizing module 'difficulty1_14' (18#1) [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/vivado/FinalGame/FinalGame.srcs/sources_1/imports/verilog/difficulty1_14.v:7]
INFO: [Synth 8-6157] synthesizing module 'difficulty2_15' [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/vivado/FinalGame/FinalGame.srcs/sources_1/imports/verilog/difficulty2_15.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/vivado/FinalGame/FinalGame.srcs/sources_1/imports/verilog/difficulty2_15.v:20]
INFO: [Synth 8-6155] done synthesizing module 'difficulty2_15' (19#1) [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/vivado/FinalGame/FinalGame.srcs/sources_1/imports/verilog/difficulty2_15.v:7]
INFO: [Synth 8-6157] synthesizing module 'difficulty3_16' [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/vivado/FinalGame/FinalGame.srcs/sources_1/imports/verilog/difficulty3_16.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/vivado/FinalGame/FinalGame.srcs/sources_1/imports/verilog/difficulty3_16.v:20]
INFO: [Synth 8-6155] done synthesizing module 'difficulty3_16' (20#1) [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/vivado/FinalGame/FinalGame.srcs/sources_1/imports/verilog/difficulty3_16.v:7]
INFO: [Synth 8-6155] done synthesizing module 'game_main_4' (21#1) [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/vivado/FinalGame/FinalGame.srcs/sources_1/imports/verilog/game_main_4.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_5' [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/vivado/FinalGame/FinalGame.srcs/sources_1/imports/verilog/reset_conditioner_5.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_5' (22#1) [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/vivado/FinalGame/FinalGame.srcs/sources_1/imports/verilog/reset_conditioner_5.v:11]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (23#1) [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/vivado/FinalGame/FinalGame.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 999.062 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 999.062 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 999.062 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 999.062 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/constraint/custom.xdc]
Finished Parsing XDC File [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/constraint/custom.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/constraint/custom.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/constraint/buttons.xdc]
Finished Parsing XDC File [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/constraint/buttons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/constraint/buttons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/constraint/custom.xdc]
Finished Parsing XDC File [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/constraint/custom.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/constraint/custom.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/constraint/original.xdc]
Finished Parsing XDC File [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/constraint/original.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/constraint/original.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1001.238 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1001.238 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1001.238 ; gain = 2.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1001.238 ; gain = 2.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1001.238 ; gain = 2.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 1001.238 ; gain = 2.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   19 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 2     
	   3 Input   16 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   4 Input     32 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	               19 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   6 Input   25 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 5     
	   4 Input   16 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 13    
	   4 Input    6 Bit        Muxes := 2     
	  48 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 12    
	  16 Input    5 Bit        Muxes := 4     
	  48 Input    5 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	  11 Input    5 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 1     
	  48 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	  48 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	  48 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 18    
	   7 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 2     
	  48 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP s0, operation Mode is: A*B.
DSP Report: operator s0 is absorbed into DSP s0.
DSP Report: Generating DSP s0, operation Mode is: A*B.
DSP Report: operator s0 is absorbed into DSP s0.
DSP Report: Generating DSP adderunit/s0, operation Mode is: A*B.
DSP Report: operator adderunit/s0 is absorbed into DSP adderunit/s0.
DSP Report: Generating DSP adderunit/s0, operation Mode is: A*B.
DSP Report: operator adderunit/s0 is absorbed into DSP adderunit/s0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 1001.238 ; gain = 2.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+-------------+-----------------------------+---------------+----------------+
|Module Name  | RTL Object                  | Depth x Width | Implemented As | 
+-------------+-----------------------------+---------------+----------------+
|seven_seg_12 | segs                        | 32x7          | LUT            | 
|au_top_0     | game/seg/segs               | 32x7          | LUT            | 
|au_top_0     | game/multi_seg/seg_dec/segs | 32x7          | LUT            | 
+-------------+-----------------------------+---------------+----------------+


DSP: Preliminary Mapping	Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|adder_19    | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|adder_19    | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|adder_19    | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|adder_19    | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:55 . Memory (MB): peak = 1001.238 ; gain = 2.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:59 . Memory (MB): peak = 1029.266 ; gain = 30.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:01:00 . Memory (MB): peak = 1030.332 ; gain = 31.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:01:05 . Memory (MB): peak = 1031.098 ; gain = 32.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:01:05 . Memory (MB): peak = 1031.098 ; gain = 32.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:01:05 . Memory (MB): peak = 1031.098 ; gain = 32.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:01:05 . Memory (MB): peak = 1031.098 ; gain = 32.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:01:06 . Memory (MB): peak = 1031.098 ; gain = 32.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:01:06 . Memory (MB): peak = 1031.098 ; gain = 32.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    50|
|3     |LUT1   |    25|
|4     |LUT2   |    42|
|5     |LUT3   |    20|
|6     |LUT4   |    51|
|7     |LUT5   |    78|
|8     |LUT6   |   213|
|9     |MUXF7  |     1|
|10    |FDRE   |   320|
|11    |FDSE   |    59|
|12    |IBUF   |     9|
|13    |OBUF   |    26|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:01:06 . Memory (MB): peak = 1031.098 ; gain = 32.035
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:59 . Memory (MB): peak = 1031.098 ; gain = 29.859
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:01:06 . Memory (MB): peak = 1031.098 ; gain = 32.035
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1043.152 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1043.152 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
68 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:01:17 . Memory (MB): peak = 1043.152 ; gain = 44.090
INFO: [Common 17-1381] The checkpoint 'C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/vivado/FinalGame/FinalGame.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 17 15:13:08 2022...
[Sun Apr 17 15:13:12 2022] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:31 . Memory (MB): peak = 994.852 ; gain = 0.000
# launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Apr 17 15:13:12 2022] Launched impl_1...
Run output will be captured here: C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/vivado/FinalGame/FinalGame.runs/impl_1/runme.log
# wait_on_run impl_1
[Sun Apr 17 15:13:12 2022] Waiting for impl_1 to finish...


*** Running vivado
    with args -log au_top_0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source au_top_0.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: link_design -top au_top_0 -part xc7a35tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.014 . Memory (MB): peak = 999.738 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/constraint/custom.xdc]
Finished Parsing XDC File [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/constraint/custom.xdc]
Parsing XDC File [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/constraint/buttons.xdc]
Finished Parsing XDC File [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/constraint/buttons.xdc]
Parsing XDC File [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/constraint/custom.xdc]
Finished Parsing XDC File [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/constraint/custom.xdc]
Parsing XDC File [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/constraint/original.xdc]
Finished Parsing XDC File [C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/constraint/original.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 999.738 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 999.738 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 999.738 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 90902ade

Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1243.988 ; gain = 244.250

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 130a3df64

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.327 . Memory (MB): peak = 1453.812 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 4 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 130a3df64

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.348 . Memory (MB): peak = 1453.812 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 177e6d89b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.403 . Memory (MB): peak = 1453.812 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 177e6d89b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.466 . Memory (MB): peak = 1453.812 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 177e6d89b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.471 . Memory (MB): peak = 1453.812 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 177e6d89b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.495 . Memory (MB): peak = 1453.812 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               4  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1453.812 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 9851c3dc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.539 . Memory (MB): peak = 1453.812 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 9851c3dc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1453.812 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 9851c3dc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1453.812 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1453.812 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 9851c3dc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1453.812 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1453.812 ; gain = 454.074
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1453.812 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/vivado/FinalGame/FinalGame.runs/impl_1/au_top_0_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
Command: report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/vivado/FinalGame/FinalGame.runs/impl_1/au_top_0_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1499.941 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 61ef5501

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 1499.941 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1499.941 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9c6c3019

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.606 . Memory (MB): peak = 1499.941 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: fdd62774

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1499.941 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: fdd62774

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1499.941 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: fdd62774

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1499.941 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18dc9de9a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1499.941 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: a00904bd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1499.941 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 11 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 0 new cell, deleted 5 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1499.941 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              5  |                     5  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              5  |                     5  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 15adb667c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1499.941 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: ce9c3f36

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1499.941 ; gain = 0.000
Phase 2 Global Placement | Checksum: ce9c3f36

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1499.941 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f7096274

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1499.941 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: c14f06a6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1499.941 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1472faf2c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1499.941 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 15376b546

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1499.941 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1c0daddee

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1499.941 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 14dbcb227

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1499.941 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: e1f6f323

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1499.941 ; gain = 0.000
Phase 3 Detail Placement | Checksum: e1f6f323

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1499.941 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1457cc5fa

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.181 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 100fbe5c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1499.941 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1409f6c57

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1499.941 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1457cc5fa

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1499.941 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.509. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1499.941 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 12f8fe211

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1499.941 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12f8fe211

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1499.941 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 12f8fe211

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1499.941 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 12f8fe211

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1499.941 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1499.941 ; gain = 0.000

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1499.941 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 170c26dd1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1499.941 ; gain = 0.000
Ending Placer Task | Checksum: d93a52f8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1499.941 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1499.941 ; gain = 0.965
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.181 . Memory (MB): peak = 1499.941 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/vivado/FinalGame/FinalGame.runs/impl_1/au_top_0_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file au_top_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 1499.941 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_placed.rpt -pb au_top_0_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1499.941 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.249 . Memory (MB): peak = 1499.941 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/vivado/FinalGame/FinalGame.runs/impl_1/au_top_0_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 8ae18ce ConstDB: 0 ShapeSum: d08c3a2a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 8f3a8074

Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1586.918 ; gain = 77.395
Post Restoration Checksum: NetGraph: 467996a NumContArr: 8ad2e70a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 8f3a8074

Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1586.918 ; gain = 77.395

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 8f3a8074

Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1592.898 ; gain = 83.375

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 8f3a8074

Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1592.898 ; gain = 83.375
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1401af3f8

Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1599.082 ; gain = 89.559
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.652  | TNS=0.000  | WHS=-0.143 | THS=-7.098 |

Phase 2 Router Initialization | Checksum: 10bb52f78

Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 1599.082 ; gain = 89.559

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 761
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 761
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 10bb52f78

Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 1601.117 ; gain = 91.594
Phase 3 Initial Routing | Checksum: 159c9645b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 1601.117 ; gain = 91.594

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 190
 Number of Nodes with overlaps = 94
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.152  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c72e8774

Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 1601.117 ; gain = 91.594
Phase 4 Rip-up And Reroute | Checksum: 1c72e8774

Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 1601.117 ; gain = 91.594

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1d5b7b89d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 1601.117 ; gain = 91.594
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.246  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1d5b7b89d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 1601.117 ; gain = 91.594

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d5b7b89d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 1601.117 ; gain = 91.594
Phase 5 Delay and Skew Optimization | Checksum: 1d5b7b89d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 1601.117 ; gain = 91.594

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 22b295427

Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 1601.117 ; gain = 91.594
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.246  | TNS=0.000  | WHS=0.126  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2301ced8e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 1601.117 ; gain = 91.594
Phase 6 Post Hold Fix | Checksum: 2301ced8e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 1601.117 ; gain = 91.594

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.153552 %
  Global Horizontal Routing Utilization  = 0.187923 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 269eed587

Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 1601.117 ; gain = 91.594

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 269eed587

Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 1601.809 ; gain = 92.285

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 237c1b3de

Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 1601.809 ; gain = 92.285

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.246  | TNS=0.000  | WHS=0.126  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 237c1b3de

Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 1601.809 ; gain = 92.285
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 1601.809 ; gain = 92.285

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:31 . Memory (MB): peak = 1601.809 ; gain = 101.867
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.180 . Memory (MB): peak = 1611.645 ; gain = 9.836
INFO: [Common 17-1381] The checkpoint 'C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/vivado/FinalGame/FinalGame.runs/impl_1/au_top_0_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
Command: report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/vivado/FinalGame/FinalGame.runs/impl_1/au_top_0_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
Command: report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Nicholas/Desktop/backup game FPGA/FinalGame/work/vivado/FinalGame/FinalGame.runs/impl_1/au_top_0_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
Command: report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
97 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file au_top_0_route_status.rpt -pb au_top_0_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file au_top_0_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file au_top_0_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file au_top_0_bus_skew_routed.rpt -pb au_top_0_bus_skew_routed.pb -rpx au_top_0_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force au_top_0.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 14737664 bits.
Writing bitstream ./au_top_0.bit...
Writing bitstream ./au_top_0.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:30 . Memory (MB): peak = 2073.172 ; gain = 426.156
INFO: [Common 17-206] Exiting Vivado at Sun Apr 17 15:15:16 2022...
[Sun Apr 17 15:15:23 2022] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:02:11 . Memory (MB): peak = 994.852 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Apr 17 15:15:23 2022...
Vivado exited.

Finished building project.
