
*** Running vivado
    with args -log mig_7series_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mig_7series_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source mig_7series_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1414.070 ; gain = 67.996 ; free physical = 21657 ; free virtual = 34195
INFO: [Synth 8-638] synthesizing module 'mig_7series_0' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_0_mig' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.v:75]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_tempmon' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:69]
INFO: [Synth 8-638] synthesizing module 'XADC' [/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:45495]
INFO: [Synth 8-256] done synthesizing module 'XADC' (1#1) [/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:45495]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_tempmon' (2#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:69]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_iodelay_ctrl' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:80]
INFO: [Synth 8-638] synthesizing module 'IDELAYCTRL' [/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:16506]
INFO: [Synth 8-256] done synthesizing module 'IDELAYCTRL' (3#1) [/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:16506]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_iodelay_ctrl' (4#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:80]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_clk_ibuf' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_clk_ibuf.v:68]
INFO: [Synth 8-638] synthesizing module 'IBUFGDS' [/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14908]
INFO: [Synth 8-256] done synthesizing module 'IBUFGDS' (5#1) [/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14908]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_clk_ibuf' (6#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_clk_ibuf.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_infrastructure' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v:78]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20759]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (7#1) [/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20759]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (8#1) [/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV' [/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:33019]
INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV' (9#1) [/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:33019]
INFO: [Synth 8-638] synthesizing module 'BUFH' [/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (10#1) [/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_infrastructure' (11#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v:78]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_memc_ui_top_std' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_0_memc_ui_top_std.v:72]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_mem_intfc' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_0_mem_intfc.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_mc' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_mc.v:73]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_rank_mach' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_mach.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_rank_cntrl' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_cntrl.v:79]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43823]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (12#1) [/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43823]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_rank_cntrl' (13#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_cntrl.v:79]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_rank_common' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_common.v:72]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_round_robin_arb' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_round_robin_arb' (14#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized0' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized0' (14#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_rank_common' (15#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_common.v:72]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_rank_mach' (16#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_mach.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_mach' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_mach.v:72]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_cntrl' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_compare' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_compare.v:74]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_compare' (17#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_compare.v:74]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_state' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v:141]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_state' (18#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_queue' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_queue' (19#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_cntrl' (20#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_cntrl__parameterized0' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_state__parameterized0' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v:141]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_state__parameterized0' (20#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_queue__parameterized0' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_queue__parameterized0' (20#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_cntrl__parameterized0' (20#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_cntrl__parameterized1' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_state__parameterized1' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v:141]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_state__parameterized1' (20#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_queue__parameterized1' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_queue__parameterized1' (20#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_cntrl__parameterized1' (20#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_cntrl__parameterized2' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_state__parameterized2' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v:141]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_state__parameterized2' (20#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_queue__parameterized2' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_queue__parameterized2' (20#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_cntrl__parameterized2' (20#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_common' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_common.v:73]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_common' (21#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_common.v:73]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_arb_mux' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_mux.v:69]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_arb_row_col' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_row_col.v:83]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized1' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized1' (21#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_arb_row_col' (22#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_row_col.v:83]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_arb_select' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_select.v:75]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_arb_select' (23#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_select.v:75]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_arb_mux' (24#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_mux.v:69]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_mach' (25#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_mach.v:72]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_col_mach' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_col_mach.v:88]
INFO: [Synth 8-638] synthesizing module 'RAM32M' [/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:37094]
INFO: [Synth 8-256] done synthesizing module 'RAM32M' (26#1) [/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:37094]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_col_mach' (27#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_col_mach.v:88]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_mc' (28#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_mc.v:73]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_top' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_top.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_mc_phy_wrapper' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:71]
INFO: [Synth 8-638] synthesizing module 'OBUF' [/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:22272]
INFO: [Synth 8-256] done synthesizing module 'OBUF' (29#1) [/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:22272]
INFO: [Synth 8-638] synthesizing module 'OBUFT' [/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:22488]
INFO: [Synth 8-256] done synthesizing module 'OBUFT' (30#1) [/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:22488]
INFO: [Synth 8-638] synthesizing module 'IOBUF_DCIEN' [/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17948]
INFO: [Synth 8-256] done synthesizing module 'IOBUF_DCIEN' (31#1) [/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17948]
INFO: [Synth 8-638] synthesizing module 'IOBUFDS_DIFF_OUT_DCIEN' [/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17788]
INFO: [Synth 8-256] done synthesizing module 'IOBUFDS_DIFF_OUT_DCIEN' (32#1) [/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17788]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_poc_pd' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_pd.v:70]
INFO: [Synth 8-638] synthesizing module 'IDDR' [/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:16384]
INFO: [Synth 8-256] done synthesizing module 'IDDR' (33#1) [/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:16384]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_poc_pd' (34#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_pd.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo' (35#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized0' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized0' (35#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_mc_phy' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_4lanes' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:72]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_if_post_fifo' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v:68]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_if_post_fifo' (36#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized1' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized1' (36#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'PHASER_IN_PHY' [/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:32705]
INFO: [Synth 8-256] done synthesizing module 'PHASER_IN_PHY' (37#1) [/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:32705]
INFO: [Synth 8-638] synthesizing module 'IN_FIFO' [/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17589]
INFO: [Synth 8-256] done synthesizing module 'IN_FIFO' (38#1) [/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17589]
INFO: [Synth 8-638] synthesizing module 'PHASER_OUT_PHY' [/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:32842]
INFO: [Synth 8-256] done synthesizing module 'PHASER_OUT_PHY' (39#1) [/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:32842]
INFO: [Synth 8-638] synthesizing module 'OUT_FIFO' [/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:26338]
INFO: [Synth 8-256] done synthesizing module 'OUT_FIFO' (40#1) [/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:26338]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2' [/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:16519]
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2' (41#1) [/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:16519]
INFO: [Synth 8-638] synthesizing module 'ISERDESE2' [/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20009]
INFO: [Synth 8-256] done synthesizing module 'ISERDESE2' (42#1) [/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20009]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2' [/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:26223]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2' (43#1) [/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:26223]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized0' [/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:26223]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized0' (43#1) [/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:26223]
INFO: [Synth 8-638] synthesizing module 'ODDR' [/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25650]
INFO: [Synth 8-256] done synthesizing module 'ODDR' (44#1) [/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25650]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io' (45#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane' (46#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized0' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized0' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized0' (46#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized0' (46#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized1' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized1' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized1' (46#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized1' (46#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized2' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized2' (46#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'BUFIO' [/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:831]
INFO: [Synth 8-256] done synthesizing module 'BUFIO' (47#1) [/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:831]
INFO: [Synth 8-638] synthesizing module 'PHY_CONTROL' [/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:32933]
INFO: [Synth 8-256] done synthesizing module 'PHY_CONTROL' (48#1) [/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:32933]
INFO: [Synth 8-638] synthesizing module 'PHASER_REF' [/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:32917]
INFO: [Synth 8-256] done synthesizing module 'PHASER_REF' (49#1) [/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:32917]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_4lanes' (50#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:72]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_4lanes__parameterized0' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:72]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized3' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'PHASER_OUT_PHY__parameterized0' [/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:32842]
INFO: [Synth 8-256] done synthesizing module 'PHASER_OUT_PHY__parameterized0' (50#1) [/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:32842]
INFO: [Synth 8-638] synthesizing module 'OUT_FIFO__parameterized0' [/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:26338]
INFO: [Synth 8-256] done synthesizing module 'OUT_FIFO__parameterized0' (50#1) [/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:26338]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized2' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized1' [/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:26223]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized1' (50#1) [/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:26223]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized2' (50#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized3' (50#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized4' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized3' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized3' (50#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized4' (50#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized5' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:22286]
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (51#1) [/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:22286]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized4' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized4' (51#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized5' (51#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'PHY_CONTROL__parameterized0' [/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:32933]
INFO: [Synth 8-256] done synthesizing module 'PHY_CONTROL__parameterized0' (51#1) [/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:32933]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_4lanes__parameterized0' (51#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:72]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_mc_phy' (52#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy.v:70]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_mc_phy_wrapper' (53#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_calib_top' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:82]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_wrlvl' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:90]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_wrlvl' (54#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:90]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay.v:68]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay' (55#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_dqs_found_cal' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal.v:79]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_dqs_found_cal' (56#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal.v:79]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_rdlvl' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:81]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_rdlvl' (57#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:81]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_prbs_rdlvl' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v:79]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_prbs_rdlvl' (58#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v:79]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_prbs_gen' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_prbs_gen.v:92]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_prbs_gen' (59#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_prbs_gen.v:92]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_init' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:89]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_init' (60#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:89]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_wrcal' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v:77]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_wrcal' (61#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v:77]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_tempmon' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_tempmon.v:69]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_tempmon' (62#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_tempmon.v:69]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_calib_top' (63#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:82]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_top' (64#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_top.v:70]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_mem_intfc' (65#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_0_mem_intfc.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ui_top' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_top.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ui_cmd' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_cmd.v:70]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ui_cmd' (66#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_cmd.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ui_wr_data' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_wr_data.v:131]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ui_wr_data' (67#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_wr_data.v:131]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ui_rd_data' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_rd_data.v:140]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ui_rd_data' (68#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_rd_data.v:140]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ui_top' (69#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_top.v:71]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_memc_ui_top_std' (70#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_0_memc_ui_top_std.v:72]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_0_mig' (71#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.v:75]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_0' (72#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0.v:70]
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1657.719 ; gain = 311.645 ; free physical = 21456 ; free virtual = 34014
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1657.719 ; gain = 311.645 ; free physical = 21491 ; free virtual = 34038
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2140.246 ; gain = 0.004 ; free physical = 20799 ; free virtual = 33366
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 2140.246 ; gain = 794.172 ; free physical = 20374 ; free virtual = 32941
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:47 ; elapsed = 00:01:03 . Memory (MB): peak = 2140.246 ; gain = 794.172 ; free physical = 19191 ; free virtual = 31753
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:58 ; elapsed = 00:02:26 . Memory (MB): peak = 2217.727 ; gain = 871.652 ; free physical = 18692 ; free virtual = 31260
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------------------+------------+---------------+----------------+
|Module Name                   | RTL Object | Depth x Width | Implemented As | 
+------------------------------+------------+---------------+----------------+
|mig_7series_v4_0_ddr_prbs_gen | mem_out    | 256x18        | LUT            | 
|mig_7series_v4_0_ddr_prbs_gen | mem_out    | 256x18        | LUT            | 
+------------------------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+--------------------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------+----------------------+---------------+
|Module Name                                                                           | RTL Object                                                                | Inference | Size (Depth x Width) | Primitives    | 
+--------------------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------+----------------------+---------------+
|mig_7series_0                                                                         | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied   | 16 x 80              | RAM32M x 14   | 
|mig_7series_0                                                                         | ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg | Implied   | 16 x 80              | RAM32M x 14   | 
|mig_7series_0                                                                         | ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg | Implied   | 16 x 80              | RAM32M x 14   | 
|u_ddr_mc_phyi_2/\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_A.ddr_byte_lane_A  | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                     | Implied   | 4 x 80               | RAM32M x 14   | 
|u_ddr_mc_phyi_2/\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_A.ddr_byte_lane_A  | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied   | 16 x 80              | RAM32M x 14   | 
|u_ddr_mc_phyi_2/\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_B.ddr_byte_lane_B  | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                     | Implied   | 4 x 80               | RAM32M x 14   | 
|u_ddr_mc_phyi_2/\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_B.ddr_byte_lane_B  | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied   | 16 x 80              | RAM32M x 14   | 
|u_ddr_mc_phyi_2/\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_C.ddr_byte_lane_C  | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                     | Implied   | 4 x 80               | RAM32M x 14   | 
|u_ddr_mc_phyi_2/\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_C.ddr_byte_lane_C  | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied   | 16 x 80              | RAM32M x 14   | 
|u_ddr_mc_phyi_2/\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_D.ddr_byte_lane_D  | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                     | Implied   | 4 x 80               | RAM32M x 14   | 
|u_ddr_mc_phyi_2/\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_D.ddr_byte_lane_D  | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied   | 16 x 80              | RAM32M x 14   | 
|u_ddr_mc_phyi_2/\ddr_phy_4lanes_2.u_ddr_phy_4lanes /\ddr_byte_lane_A.ddr_byte_lane_A  | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                     | Implied   | 4 x 80               | RAM32M x 14   | 
|u_ddr_mc_phyi_2/\ddr_phy_4lanes_2.u_ddr_phy_4lanes /\ddr_byte_lane_A.ddr_byte_lane_A  | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied   | 16 x 80              | RAM32M x 14   | 
|u_ddr_mc_phyi_2/\ddr_phy_4lanes_2.u_ddr_phy_4lanes /\ddr_byte_lane_B.ddr_byte_lane_B  | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                     | Implied   | 4 x 80               | RAM32M x 14   | 
|u_ddr_mc_phyi_2/\ddr_phy_4lanes_2.u_ddr_phy_4lanes /\ddr_byte_lane_B.ddr_byte_lane_B  | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied   | 16 x 80              | RAM32M x 14   | 
|u_ddr_mc_phyi_2/\ddr_phy_4lanes_2.u_ddr_phy_4lanes /\ddr_byte_lane_C.ddr_byte_lane_C  | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                     | Implied   | 4 x 80               | RAM32M x 14   | 
|u_ddr_mc_phyi_2/\ddr_phy_4lanes_2.u_ddr_phy_4lanes /\ddr_byte_lane_C.ddr_byte_lane_C  | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied   | 16 x 80              | RAM32M x 14   | 
|u_ddr_mc_phyi_2/\ddr_phy_4lanes_2.u_ddr_phy_4lanes /\ddr_byte_lane_D.ddr_byte_lane_D  | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                     | Implied   | 4 x 80               | RAM32M x 14   | 
|u_ddr_mc_phyi_2/\ddr_phy_4lanes_2.u_ddr_phy_4lanes /\ddr_byte_lane_D.ddr_byte_lane_D  | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied   | 16 x 80              | RAM32M x 14   | 
+--------------------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:03 ; elapsed = 00:02:31 . Memory (MB): peak = 2298.016 ; gain = 951.941 ; free physical = 18580 ; free virtual = 31149
Finished Timing Optimization : Time (s): cpu = 00:02:06 ; elapsed = 00:02:35 . Memory (MB): peak = 2312.020 ; gain = 965.945 ; free physical = 18573 ; free virtual = 31144
Finished Technology Mapping : Time (s): cpu = 00:02:12 ; elapsed = 00:02:42 . Memory (MB): peak = 2355.445 ; gain = 1009.371 ; free physical = 18809 ; free virtual = 31378
Finished IO Insertion : Time (s): cpu = 00:02:13 ; elapsed = 00:02:43 . Memory (MB): peak = 2355.445 ; gain = 1009.371 ; free physical = 18807 ; free virtual = 31376
Finished Renaming Generated Instances : Time (s): cpu = 00:02:14 ; elapsed = 00:02:43 . Memory (MB): peak = 2355.445 ; gain = 1009.371 ; free physical = 18810 ; free virtual = 31379
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:15 ; elapsed = 00:02:45 . Memory (MB): peak = 2355.445 ; gain = 1009.371 ; free physical = 18791 ; free virtual = 31360
Finished Renaming Generated Ports : Time (s): cpu = 00:02:16 ; elapsed = 00:02:45 . Memory (MB): peak = 2355.445 ; gain = 1009.371 ; free physical = 18791 ; free virtual = 31360
Finished Handling Custom Attributes : Time (s): cpu = 00:02:16 ; elapsed = 00:02:45 . Memory (MB): peak = 2355.445 ; gain = 1009.371 ; free physical = 18790 ; free virtual = 31359
Finished Renaming Generated Nets : Time (s): cpu = 00:02:16 ; elapsed = 00:02:45 . Memory (MB): peak = 2355.445 ; gain = 1009.371 ; free physical = 18790 ; free virtual = 31359

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |BUFG                   |     3|
|2     |BUFH                   |     1|
|3     |BUFIO                  |     3|
|4     |CARRY4                 |   115|
|5     |IDDR                   |     8|
|6     |IDELAYCTRL             |     1|
|7     |IDELAYE2               |    64|
|8     |IN_FIFO                |     8|
|9     |ISERDESE2              |    64|
|10    |LUT1                   |   528|
|11    |LUT2                   |   662|
|12    |LUT3                   |  2292|
|13    |LUT4                   |  1182|
|14    |LUT5                   |  1540|
|15    |LUT6                   |  2084|
|16    |MMCME2_ADV             |     1|
|17    |MUXF7                  |   243|
|18    |ODDR                   |    17|
|19    |OSERDESE2              |    23|
|20    |OSERDESE2_1            |     8|
|21    |OSERDESE2_2            |    72|
|22    |OUT_FIFO               |     3|
|23    |OUT_FIFO_1             |     8|
|24    |PHASER_IN_PHY          |     8|
|25    |PHASER_OUT_PHY         |     3|
|26    |PHASER_OUT_PHY_1       |     8|
|27    |PHASER_REF             |     3|
|28    |PHY_CONTROL            |     3|
|29    |PLLE2_ADV              |     1|
|30    |RAM32M                 |   332|
|31    |SRL16E                 |    16|
|32    |SRLC32E                |     1|
|33    |XADC                   |     1|
|34    |XORCY                  |     6|
|35    |FDCE                   |     4|
|36    |FDPE                   |    81|
|37    |FDRE                   |  5782|
|38    |FDSE                   |   284|
|39    |IBUFGDS                |     1|
|40    |IOBUFDS_DIFF_OUT_DCIEN |     8|
|41    |IOBUF_DCIEN            |    64|
|42    |OBUF                   |    24|
|43    |OBUFDS                 |     1|
|44    |OBUFT                  |     8|
+------+-----------------------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:16 ; elapsed = 00:02:45 . Memory (MB): peak = 2355.445 ; gain = 1009.371 ; free physical = 18790 ; free virtual = 31359
synth_design: Time (s): cpu = 00:02:20 ; elapsed = 00:02:52 . Memory (MB): peak = 2411.070 ; gain = 1141.789 ; free physical = 20956 ; free virtual = 33524
