ARM GAS  C:\Users\User\AppData\Local\Temp\ccKpZDNc.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"ShiftReg_4.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.ShiftReg_4_EnableInt,"ax",%progbits
  20              		.align	2
  21              		.global	ShiftReg_4_EnableInt
  22              		.thumb
  23              		.thumb_func
  24              		.type	ShiftReg_4_EnableInt, %function
  25              	ShiftReg_4_EnableInt:
  26              	.LFB4:
  27              		.file 1 "Generated_Source\\PSoC5\\ShiftReg_4.c"
   1:Generated_Source\PSoC5/ShiftReg_4.c **** /*******************************************************************************
   2:Generated_Source\PSoC5/ShiftReg_4.c **** * File Name: ShiftReg_4.c
   3:Generated_Source\PSoC5/ShiftReg_4.c **** * Version 2.30
   4:Generated_Source\PSoC5/ShiftReg_4.c **** *
   5:Generated_Source\PSoC5/ShiftReg_4.c **** * Description:
   6:Generated_Source\PSoC5/ShiftReg_4.c **** *  This file provides the API source code for the Shift Register component.
   7:Generated_Source\PSoC5/ShiftReg_4.c **** *
   8:Generated_Source\PSoC5/ShiftReg_4.c **** * Note: none
   9:Generated_Source\PSoC5/ShiftReg_4.c **** *
  10:Generated_Source\PSoC5/ShiftReg_4.c **** ********************************************************************************
  11:Generated_Source\PSoC5/ShiftReg_4.c **** * Copyright 2008-2013, Cypress Semiconductor Corporation.  All rights reserved.
  12:Generated_Source\PSoC5/ShiftReg_4.c **** * You may use this file only in accordance with the license, terms, conditions,
  13:Generated_Source\PSoC5/ShiftReg_4.c **** * disclaimers, and limitations in the end user license agreement accompanying
  14:Generated_Source\PSoC5/ShiftReg_4.c **** * the software package with which this file was provided.
  15:Generated_Source\PSoC5/ShiftReg_4.c **** ********************************************************************************/
  16:Generated_Source\PSoC5/ShiftReg_4.c **** 
  17:Generated_Source\PSoC5/ShiftReg_4.c **** #include "ShiftReg_4.h"
  18:Generated_Source\PSoC5/ShiftReg_4.c **** 
  19:Generated_Source\PSoC5/ShiftReg_4.c **** uint8 ShiftReg_4_initVar = 0u;
  20:Generated_Source\PSoC5/ShiftReg_4.c **** 
  21:Generated_Source\PSoC5/ShiftReg_4.c **** 
  22:Generated_Source\PSoC5/ShiftReg_4.c **** /*******************************************************************************
  23:Generated_Source\PSoC5/ShiftReg_4.c **** * Function Name: ShiftReg_4_Start
  24:Generated_Source\PSoC5/ShiftReg_4.c **** ********************************************************************************
  25:Generated_Source\PSoC5/ShiftReg_4.c **** *
  26:Generated_Source\PSoC5/ShiftReg_4.c **** * Summary:
  27:Generated_Source\PSoC5/ShiftReg_4.c **** *  Starts the Shift Register.
  28:Generated_Source\PSoC5/ShiftReg_4.c **** *
  29:Generated_Source\PSoC5/ShiftReg_4.c **** * Parameters:
  30:Generated_Source\PSoC5/ShiftReg_4.c **** *  None.
ARM GAS  C:\Users\User\AppData\Local\Temp\ccKpZDNc.s 			page 2


  31:Generated_Source\PSoC5/ShiftReg_4.c **** *
  32:Generated_Source\PSoC5/ShiftReg_4.c **** * Return:
  33:Generated_Source\PSoC5/ShiftReg_4.c **** *  None.
  34:Generated_Source\PSoC5/ShiftReg_4.c **** *
  35:Generated_Source\PSoC5/ShiftReg_4.c **** * Global Variables:
  36:Generated_Source\PSoC5/ShiftReg_4.c **** *  ShiftReg_4_initVar - used to check initial configuration, modified on
  37:Generated_Source\PSoC5/ShiftReg_4.c **** *  first function call.
  38:Generated_Source\PSoC5/ShiftReg_4.c **** *
  39:Generated_Source\PSoC5/ShiftReg_4.c **** * Reentrant:
  40:Generated_Source\PSoC5/ShiftReg_4.c **** *  No.
  41:Generated_Source\PSoC5/ShiftReg_4.c **** *
  42:Generated_Source\PSoC5/ShiftReg_4.c **** *******************************************************************************/
  43:Generated_Source\PSoC5/ShiftReg_4.c **** void ShiftReg_4_Start(void) 
  44:Generated_Source\PSoC5/ShiftReg_4.c **** {
  45:Generated_Source\PSoC5/ShiftReg_4.c ****     if(0u == ShiftReg_4_initVar)
  46:Generated_Source\PSoC5/ShiftReg_4.c ****     {
  47:Generated_Source\PSoC5/ShiftReg_4.c ****         ShiftReg_4_Init();
  48:Generated_Source\PSoC5/ShiftReg_4.c ****         ShiftReg_4_initVar = 1u; /* Component initialized */
  49:Generated_Source\PSoC5/ShiftReg_4.c ****     }
  50:Generated_Source\PSoC5/ShiftReg_4.c **** 
  51:Generated_Source\PSoC5/ShiftReg_4.c ****     ShiftReg_4_Enable();
  52:Generated_Source\PSoC5/ShiftReg_4.c **** }
  53:Generated_Source\PSoC5/ShiftReg_4.c **** 
  54:Generated_Source\PSoC5/ShiftReg_4.c **** 
  55:Generated_Source\PSoC5/ShiftReg_4.c **** /*******************************************************************************
  56:Generated_Source\PSoC5/ShiftReg_4.c **** * Function Name: ShiftReg_4_Enable
  57:Generated_Source\PSoC5/ShiftReg_4.c **** ********************************************************************************
  58:Generated_Source\PSoC5/ShiftReg_4.c **** *
  59:Generated_Source\PSoC5/ShiftReg_4.c **** * Summary:
  60:Generated_Source\PSoC5/ShiftReg_4.c **** *  Enables the Shift Register.
  61:Generated_Source\PSoC5/ShiftReg_4.c **** *
  62:Generated_Source\PSoC5/ShiftReg_4.c **** * Parameters:
  63:Generated_Source\PSoC5/ShiftReg_4.c **** *  void.
  64:Generated_Source\PSoC5/ShiftReg_4.c **** *
  65:Generated_Source\PSoC5/ShiftReg_4.c **** * Return:
  66:Generated_Source\PSoC5/ShiftReg_4.c **** *  void.
  67:Generated_Source\PSoC5/ShiftReg_4.c **** *
  68:Generated_Source\PSoC5/ShiftReg_4.c **** *******************************************************************************/
  69:Generated_Source\PSoC5/ShiftReg_4.c **** void ShiftReg_4_Enable(void) 
  70:Generated_Source\PSoC5/ShiftReg_4.c **** {
  71:Generated_Source\PSoC5/ShiftReg_4.c ****     /* Changing address in Datapath Control Store
  72:Generated_Source\PSoC5/ShiftReg_4.c ****        from NOP to component state machine commands space */
  73:Generated_Source\PSoC5/ShiftReg_4.c ****     ShiftReg_4_SR_CONTROL |= ShiftReg_4_CLK_EN;
  74:Generated_Source\PSoC5/ShiftReg_4.c **** 
  75:Generated_Source\PSoC5/ShiftReg_4.c ****     ShiftReg_4_EnableInt();
  76:Generated_Source\PSoC5/ShiftReg_4.c **** }
  77:Generated_Source\PSoC5/ShiftReg_4.c **** 
  78:Generated_Source\PSoC5/ShiftReg_4.c **** 
  79:Generated_Source\PSoC5/ShiftReg_4.c **** /*******************************************************************************
  80:Generated_Source\PSoC5/ShiftReg_4.c **** * Function Name: ShiftReg_4_Init
  81:Generated_Source\PSoC5/ShiftReg_4.c **** ********************************************************************************
  82:Generated_Source\PSoC5/ShiftReg_4.c **** *
  83:Generated_Source\PSoC5/ShiftReg_4.c **** * Summary:
  84:Generated_Source\PSoC5/ShiftReg_4.c **** *  Initializes Tx and/or Rx interrupt sources with initial values.
  85:Generated_Source\PSoC5/ShiftReg_4.c **** *
  86:Generated_Source\PSoC5/ShiftReg_4.c **** * Parameters:
  87:Generated_Source\PSoC5/ShiftReg_4.c **** *  void.
ARM GAS  C:\Users\User\AppData\Local\Temp\ccKpZDNc.s 			page 3


  88:Generated_Source\PSoC5/ShiftReg_4.c **** *
  89:Generated_Source\PSoC5/ShiftReg_4.c **** * Return:
  90:Generated_Source\PSoC5/ShiftReg_4.c **** *  void.
  91:Generated_Source\PSoC5/ShiftReg_4.c **** *
  92:Generated_Source\PSoC5/ShiftReg_4.c **** *******************************************************************************/
  93:Generated_Source\PSoC5/ShiftReg_4.c **** void ShiftReg_4_Init(void) 
  94:Generated_Source\PSoC5/ShiftReg_4.c **** {
  95:Generated_Source\PSoC5/ShiftReg_4.c ****     ShiftReg_4_SetIntMode(ShiftReg_4_INT_SRC);
  96:Generated_Source\PSoC5/ShiftReg_4.c **** }
  97:Generated_Source\PSoC5/ShiftReg_4.c **** 
  98:Generated_Source\PSoC5/ShiftReg_4.c **** 
  99:Generated_Source\PSoC5/ShiftReg_4.c **** /*******************************************************************************
 100:Generated_Source\PSoC5/ShiftReg_4.c **** * Function Name: ShiftReg_4_Stop
 101:Generated_Source\PSoC5/ShiftReg_4.c **** ********************************************************************************
 102:Generated_Source\PSoC5/ShiftReg_4.c **** *
 103:Generated_Source\PSoC5/ShiftReg_4.c **** * Summary:
 104:Generated_Source\PSoC5/ShiftReg_4.c **** *  Disables the Shift Register
 105:Generated_Source\PSoC5/ShiftReg_4.c **** *
 106:Generated_Source\PSoC5/ShiftReg_4.c **** * Parameters:
 107:Generated_Source\PSoC5/ShiftReg_4.c **** *  None.
 108:Generated_Source\PSoC5/ShiftReg_4.c **** *
 109:Generated_Source\PSoC5/ShiftReg_4.c **** * Return:
 110:Generated_Source\PSoC5/ShiftReg_4.c **** *  None.
 111:Generated_Source\PSoC5/ShiftReg_4.c **** *
 112:Generated_Source\PSoC5/ShiftReg_4.c **** *******************************************************************************/
 113:Generated_Source\PSoC5/ShiftReg_4.c **** void ShiftReg_4_Stop(void) 
 114:Generated_Source\PSoC5/ShiftReg_4.c **** {
 115:Generated_Source\PSoC5/ShiftReg_4.c ****     /*changing Datapath Control Store address to NOP space*/
 116:Generated_Source\PSoC5/ShiftReg_4.c ****     ShiftReg_4_SR_CONTROL &= ((uint8) ~ShiftReg_4_CLK_EN);
 117:Generated_Source\PSoC5/ShiftReg_4.c ****     ShiftReg_4_DisableInt();
 118:Generated_Source\PSoC5/ShiftReg_4.c **** }
 119:Generated_Source\PSoC5/ShiftReg_4.c **** 
 120:Generated_Source\PSoC5/ShiftReg_4.c **** 
 121:Generated_Source\PSoC5/ShiftReg_4.c **** /*******************************************************************************
 122:Generated_Source\PSoC5/ShiftReg_4.c **** * Function Name: ShiftReg_4_EnableInt
 123:Generated_Source\PSoC5/ShiftReg_4.c **** ********************************************************************************
 124:Generated_Source\PSoC5/ShiftReg_4.c **** *
 125:Generated_Source\PSoC5/ShiftReg_4.c **** * Summary:
 126:Generated_Source\PSoC5/ShiftReg_4.c **** *  Enables the Shift Register interrupt.
 127:Generated_Source\PSoC5/ShiftReg_4.c **** *
 128:Generated_Source\PSoC5/ShiftReg_4.c **** * Parameters:
 129:Generated_Source\PSoC5/ShiftReg_4.c **** *  None.
 130:Generated_Source\PSoC5/ShiftReg_4.c **** *
 131:Generated_Source\PSoC5/ShiftReg_4.c **** * Return:
 132:Generated_Source\PSoC5/ShiftReg_4.c **** *  None.
 133:Generated_Source\PSoC5/ShiftReg_4.c **** *
 134:Generated_Source\PSoC5/ShiftReg_4.c **** *******************************************************************************/
 135:Generated_Source\PSoC5/ShiftReg_4.c **** void ShiftReg_4_EnableInt(void) 
 136:Generated_Source\PSoC5/ShiftReg_4.c **** {
  28              		.loc 1 136 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 08B5     		push	{r3, lr}
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 3, -8
  35              		.cfi_offset 14, -4
ARM GAS  C:\Users\User\AppData\Local\Temp\ccKpZDNc.s 			page 4


 137:Generated_Source\PSoC5/ShiftReg_4.c ****     uint8 interruptState;
 138:Generated_Source\PSoC5/ShiftReg_4.c **** 
 139:Generated_Source\PSoC5/ShiftReg_4.c ****     interruptState = CyEnterCriticalSection();
  36              		.loc 1 139 0
  37 0002 FFF7FEFF 		bl	CyEnterCriticalSection
  38              	.LVL0:
 140:Generated_Source\PSoC5/ShiftReg_4.c ****     ShiftReg_4_SR_AUX_CONTROL |= ShiftReg_4_INTERRUPTS_ENABLE;
  39              		.loc 1 140 0
  40 0006 044A     		ldr	r2, .L3
  41 0008 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
  42 000a 43F01003 		orr	r3, r3, #16
  43 000e 1370     		strb	r3, [r2]
 141:Generated_Source\PSoC5/ShiftReg_4.c ****     CyExitCriticalSection(interruptState);
  44              		.loc 1 141 0
  45 0010 FFF7FEFF 		bl	CyExitCriticalSection
  46              	.LVL1:
  47 0014 08BD     		pop	{r3, pc}
  48              	.L4:
  49 0016 00BF     		.align	2
  50              	.L3:
  51 0018 94650040 		.word	1073767828
  52              		.cfi_endproc
  53              	.LFE4:
  54              		.size	ShiftReg_4_EnableInt, .-ShiftReg_4_EnableInt
  55              		.section	.text.ShiftReg_4_Enable,"ax",%progbits
  56              		.align	2
  57              		.global	ShiftReg_4_Enable
  58              		.thumb
  59              		.thumb_func
  60              		.type	ShiftReg_4_Enable, %function
  61              	ShiftReg_4_Enable:
  62              	.LFB1:
  70:Generated_Source\PSoC5/ShiftReg_4.c ****     /* Changing address in Datapath Control Store
  63              		.loc 1 70 0
  64              		.cfi_startproc
  65              		@ args = 0, pretend = 0, frame = 0
  66              		@ frame_needed = 0, uses_anonymous_args = 0
  67 0000 08B5     		push	{r3, lr}
  68              		.cfi_def_cfa_offset 8
  69              		.cfi_offset 3, -8
  70              		.cfi_offset 14, -4
  73:Generated_Source\PSoC5/ShiftReg_4.c **** 
  71              		.loc 1 73 0
  72 0002 044A     		ldr	r2, .L7
  73 0004 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
  74 0006 43F00103 		orr	r3, r3, #1
  75 000a 1370     		strb	r3, [r2]
  75:Generated_Source\PSoC5/ShiftReg_4.c **** }
  76              		.loc 1 75 0
  77 000c FFF7FEFF 		bl	ShiftReg_4_EnableInt
  78              	.LVL2:
  79 0010 08BD     		pop	{r3, pc}
  80              	.L8:
  81 0012 00BF     		.align	2
  82              	.L7:
  83 0014 74650040 		.word	1073767796
  84              		.cfi_endproc
ARM GAS  C:\Users\User\AppData\Local\Temp\ccKpZDNc.s 			page 5


  85              	.LFE1:
  86              		.size	ShiftReg_4_Enable, .-ShiftReg_4_Enable
  87              		.section	.text.ShiftReg_4_DisableInt,"ax",%progbits
  88              		.align	2
  89              		.global	ShiftReg_4_DisableInt
  90              		.thumb
  91              		.thumb_func
  92              		.type	ShiftReg_4_DisableInt, %function
  93              	ShiftReg_4_DisableInt:
  94              	.LFB5:
 142:Generated_Source\PSoC5/ShiftReg_4.c **** }
 143:Generated_Source\PSoC5/ShiftReg_4.c **** 
 144:Generated_Source\PSoC5/ShiftReg_4.c **** 
 145:Generated_Source\PSoC5/ShiftReg_4.c **** /*******************************************************************************
 146:Generated_Source\PSoC5/ShiftReg_4.c **** * Function Name: ShiftReg_4_DisableInt
 147:Generated_Source\PSoC5/ShiftReg_4.c **** ********************************************************************************
 148:Generated_Source\PSoC5/ShiftReg_4.c **** *
 149:Generated_Source\PSoC5/ShiftReg_4.c **** * Summary:
 150:Generated_Source\PSoC5/ShiftReg_4.c **** *  Disables the Shift Register interrupt.
 151:Generated_Source\PSoC5/ShiftReg_4.c **** *
 152:Generated_Source\PSoC5/ShiftReg_4.c **** * Parameters:
 153:Generated_Source\PSoC5/ShiftReg_4.c **** *  None.
 154:Generated_Source\PSoC5/ShiftReg_4.c **** *
 155:Generated_Source\PSoC5/ShiftReg_4.c **** * Return:
 156:Generated_Source\PSoC5/ShiftReg_4.c **** *  None.
 157:Generated_Source\PSoC5/ShiftReg_4.c **** *
 158:Generated_Source\PSoC5/ShiftReg_4.c **** *******************************************************************************/
 159:Generated_Source\PSoC5/ShiftReg_4.c **** void ShiftReg_4_DisableInt(void) 
 160:Generated_Source\PSoC5/ShiftReg_4.c **** {
  95              		.loc 1 160 0
  96              		.cfi_startproc
  97              		@ args = 0, pretend = 0, frame = 0
  98              		@ frame_needed = 0, uses_anonymous_args = 0
  99 0000 08B5     		push	{r3, lr}
 100              		.cfi_def_cfa_offset 8
 101              		.cfi_offset 3, -8
 102              		.cfi_offset 14, -4
 161:Generated_Source\PSoC5/ShiftReg_4.c ****     uint8 interruptState;
 162:Generated_Source\PSoC5/ShiftReg_4.c **** 
 163:Generated_Source\PSoC5/ShiftReg_4.c ****     interruptState = CyEnterCriticalSection();
 103              		.loc 1 163 0
 104 0002 FFF7FEFF 		bl	CyEnterCriticalSection
 105              	.LVL3:
 164:Generated_Source\PSoC5/ShiftReg_4.c ****     ShiftReg_4_SR_AUX_CONTROL &= ((uint8) ~ShiftReg_4_INTERRUPTS_ENABLE);
 106              		.loc 1 164 0
 107 0006 044A     		ldr	r2, .L11
 108 0008 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 109 000a 03F0EF03 		and	r3, r3, #239
 110 000e 1370     		strb	r3, [r2]
 165:Generated_Source\PSoC5/ShiftReg_4.c ****     CyExitCriticalSection(interruptState);
 111              		.loc 1 165 0
 112 0010 FFF7FEFF 		bl	CyExitCriticalSection
 113              	.LVL4:
 114 0014 08BD     		pop	{r3, pc}
 115              	.L12:
 116 0016 00BF     		.align	2
 117              	.L11:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccKpZDNc.s 			page 6


 118 0018 94650040 		.word	1073767828
 119              		.cfi_endproc
 120              	.LFE5:
 121              		.size	ShiftReg_4_DisableInt, .-ShiftReg_4_DisableInt
 122              		.section	.text.ShiftReg_4_Stop,"ax",%progbits
 123              		.align	2
 124              		.global	ShiftReg_4_Stop
 125              		.thumb
 126              		.thumb_func
 127              		.type	ShiftReg_4_Stop, %function
 128              	ShiftReg_4_Stop:
 129              	.LFB3:
 114:Generated_Source\PSoC5/ShiftReg_4.c ****     /*changing Datapath Control Store address to NOP space*/
 130              		.loc 1 114 0
 131              		.cfi_startproc
 132              		@ args = 0, pretend = 0, frame = 0
 133              		@ frame_needed = 0, uses_anonymous_args = 0
 134 0000 08B5     		push	{r3, lr}
 135              		.cfi_def_cfa_offset 8
 136              		.cfi_offset 3, -8
 137              		.cfi_offset 14, -4
 116:Generated_Source\PSoC5/ShiftReg_4.c ****     ShiftReg_4_DisableInt();
 138              		.loc 1 116 0
 139 0002 044A     		ldr	r2, .L15
 140 0004 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 141 0006 03F0FE03 		and	r3, r3, #254
 142 000a 1370     		strb	r3, [r2]
 117:Generated_Source\PSoC5/ShiftReg_4.c **** }
 143              		.loc 1 117 0
 144 000c FFF7FEFF 		bl	ShiftReg_4_DisableInt
 145              	.LVL5:
 146 0010 08BD     		pop	{r3, pc}
 147              	.L16:
 148 0012 00BF     		.align	2
 149              	.L15:
 150 0014 74650040 		.word	1073767796
 151              		.cfi_endproc
 152              	.LFE3:
 153              		.size	ShiftReg_4_Stop, .-ShiftReg_4_Stop
 154              		.section	.text.ShiftReg_4_GetFIFOStatus,"ax",%progbits
 155              		.align	2
 156              		.global	ShiftReg_4_GetFIFOStatus
 157              		.thumb
 158              		.thumb_func
 159              		.type	ShiftReg_4_GetFIFOStatus, %function
 160              	ShiftReg_4_GetFIFOStatus:
 161              	.LFB6:
 166:Generated_Source\PSoC5/ShiftReg_4.c **** }
 167:Generated_Source\PSoC5/ShiftReg_4.c **** 
 168:Generated_Source\PSoC5/ShiftReg_4.c **** 
 169:Generated_Source\PSoC5/ShiftReg_4.c **** /*******************************************************************************
 170:Generated_Source\PSoC5/ShiftReg_4.c **** * Function Name: ShiftReg_4_GetFIFOStatus
 171:Generated_Source\PSoC5/ShiftReg_4.c **** ********************************************************************************
 172:Generated_Source\PSoC5/ShiftReg_4.c **** *
 173:Generated_Source\PSoC5/ShiftReg_4.c **** * Summary:
 174:Generated_Source\PSoC5/ShiftReg_4.c **** *  Returns current status of input or output FIFO.
 175:Generated_Source\PSoC5/ShiftReg_4.c **** *
ARM GAS  C:\Users\User\AppData\Local\Temp\ccKpZDNc.s 			page 7


 176:Generated_Source\PSoC5/ShiftReg_4.c **** * Parameters:
 177:Generated_Source\PSoC5/ShiftReg_4.c **** *  fifoId.
 178:Generated_Source\PSoC5/ShiftReg_4.c **** *
 179:Generated_Source\PSoC5/ShiftReg_4.c **** * Return:
 180:Generated_Source\PSoC5/ShiftReg_4.c **** *  FIFO status.
 181:Generated_Source\PSoC5/ShiftReg_4.c **** *
 182:Generated_Source\PSoC5/ShiftReg_4.c **** *******************************************************************************/
 183:Generated_Source\PSoC5/ShiftReg_4.c **** uint8 ShiftReg_4_GetFIFOStatus(uint8 fifoId) 
 184:Generated_Source\PSoC5/ShiftReg_4.c **** {
 162              		.loc 1 184 0
 163              		.cfi_startproc
 164              		@ args = 0, pretend = 0, frame = 0
 165              		@ frame_needed = 0, uses_anonymous_args = 0
 166              		@ link register save eliminated.
 167              	.LVL6:
 185:Generated_Source\PSoC5/ShiftReg_4.c ****     uint8 result;
 186:Generated_Source\PSoC5/ShiftReg_4.c **** 
 187:Generated_Source\PSoC5/ShiftReg_4.c ****     result = ShiftReg_4_RET_FIFO_NOT_DEFINED;
 188:Generated_Source\PSoC5/ShiftReg_4.c **** 
 189:Generated_Source\PSoC5/ShiftReg_4.c ****     #if(0u != ShiftReg_4_USE_INPUT_FIFO)
 190:Generated_Source\PSoC5/ShiftReg_4.c ****         if(ShiftReg_4_IN_FIFO == fifoId)
 191:Generated_Source\PSoC5/ShiftReg_4.c ****         {
 192:Generated_Source\PSoC5/ShiftReg_4.c ****             switch(ShiftReg_4_GET_IN_FIFO_STS)
 193:Generated_Source\PSoC5/ShiftReg_4.c ****             {
 194:Generated_Source\PSoC5/ShiftReg_4.c ****                 case ShiftReg_4_IN_FIFO_FULL :
 195:Generated_Source\PSoC5/ShiftReg_4.c ****                     result = ShiftReg_4_RET_FIFO_FULL;
 196:Generated_Source\PSoC5/ShiftReg_4.c ****                     break;
 197:Generated_Source\PSoC5/ShiftReg_4.c **** 
 198:Generated_Source\PSoC5/ShiftReg_4.c ****                 case ShiftReg_4_IN_FIFO_EMPTY :
 199:Generated_Source\PSoC5/ShiftReg_4.c ****                     result = ShiftReg_4_RET_FIFO_EMPTY;
 200:Generated_Source\PSoC5/ShiftReg_4.c ****                     break;
 201:Generated_Source\PSoC5/ShiftReg_4.c **** 
 202:Generated_Source\PSoC5/ShiftReg_4.c ****                 case ShiftReg_4_IN_FIFO_PARTIAL:
 203:Generated_Source\PSoC5/ShiftReg_4.c ****                     result = ShiftReg_4_RET_FIFO_PARTIAL;
 204:Generated_Source\PSoC5/ShiftReg_4.c ****                     break;
 205:Generated_Source\PSoC5/ShiftReg_4.c ****                     
 206:Generated_Source\PSoC5/ShiftReg_4.c ****                 default:
 207:Generated_Source\PSoC5/ShiftReg_4.c ****                     /* Initial result value, while 
 208:Generated_Source\PSoC5/ShiftReg_4.c ****                        IN_FIFO_EMPTY case is false 
 209:Generated_Source\PSoC5/ShiftReg_4.c ****                      */
 210:Generated_Source\PSoC5/ShiftReg_4.c ****                     result = ShiftReg_4_RET_FIFO_EMPTY;
 211:Generated_Source\PSoC5/ShiftReg_4.c ****                     break;
 212:Generated_Source\PSoC5/ShiftReg_4.c ****             }   
 213:Generated_Source\PSoC5/ShiftReg_4.c ****         }
 214:Generated_Source\PSoC5/ShiftReg_4.c ****     #endif /* (0u != ShiftReg_4_USE_INPUT_FIFO) */
 215:Generated_Source\PSoC5/ShiftReg_4.c **** 
 216:Generated_Source\PSoC5/ShiftReg_4.c ****     if(ShiftReg_4_OUT_FIFO == fifoId)
 168              		.loc 1 216 0
 169 0000 0228     		cmp	r0, #2
 170 0002 0AD1     		bne	.L21
 217:Generated_Source\PSoC5/ShiftReg_4.c ****     {
 218:Generated_Source\PSoC5/ShiftReg_4.c ****         switch(ShiftReg_4_GET_OUT_FIFO_STS)
 171              		.loc 1 218 0
 172 0004 074B     		ldr	r3, .L23
 173 0006 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 174 0008 C3F34113 		ubfx	r3, r3, #5, #2
 175 000c 3BB1     		cbz	r3, .L22
ARM GAS  C:\Users\User\AppData\Local\Temp\ccKpZDNc.s 			page 8


 176 000e 022B     		cmp	r3, #2
 177 0010 01D0     		beq	.L20
 219:Generated_Source\PSoC5/ShiftReg_4.c ****         {
 220:Generated_Source\PSoC5/ShiftReg_4.c ****             case ShiftReg_4_OUT_FIFO_FULL :
 221:Generated_Source\PSoC5/ShiftReg_4.c ****                 result = ShiftReg_4_RET_FIFO_FULL;
 178              		.loc 1 221 0
 179 0012 0020     		movs	r0, #0
 180              	.LVL7:
 181 0014 7047     		bx	lr
 182              	.LVL8:
 183              	.L20:
 222:Generated_Source\PSoC5/ShiftReg_4.c ****                 break;
 223:Generated_Source\PSoC5/ShiftReg_4.c **** 
 224:Generated_Source\PSoC5/ShiftReg_4.c ****             case ShiftReg_4_OUT_FIFO_EMPTY :
 225:Generated_Source\PSoC5/ShiftReg_4.c ****                 result = ShiftReg_4_RET_FIFO_EMPTY;
 226:Generated_Source\PSoC5/ShiftReg_4.c ****                 break;
 227:Generated_Source\PSoC5/ShiftReg_4.c **** 
 228:Generated_Source\PSoC5/ShiftReg_4.c ****             case ShiftReg_4_OUT_FIFO_PARTIAL :
 229:Generated_Source\PSoC5/ShiftReg_4.c ****                 result = ShiftReg_4_RET_FIFO_PARTIAL;
 184              		.loc 1 229 0
 185 0016 0120     		movs	r0, #1
 186              	.LVL9:
 230:Generated_Source\PSoC5/ShiftReg_4.c ****                 break;
 187              		.loc 1 230 0
 188 0018 7047     		bx	lr
 189              	.LVL10:
 190              	.L21:
 187:Generated_Source\PSoC5/ShiftReg_4.c **** 
 191              		.loc 1 187 0
 192 001a FE20     		movs	r0, #254
 193              	.LVL11:
 194 001c 7047     		bx	lr
 195              	.LVL12:
 196              	.L22:
 225:Generated_Source\PSoC5/ShiftReg_4.c ****                 break;
 197              		.loc 1 225 0
 198 001e 0220     		movs	r0, #2
 199              	.LVL13:
 231:Generated_Source\PSoC5/ShiftReg_4.c **** 
 232:Generated_Source\PSoC5/ShiftReg_4.c ****             default:
 233:Generated_Source\PSoC5/ShiftReg_4.c ****                 /* Initial result value, while 
 234:Generated_Source\PSoC5/ShiftReg_4.c ****                    OUT_FIFO_FULL case is false 
 235:Generated_Source\PSoC5/ShiftReg_4.c ****                  */
 236:Generated_Source\PSoC5/ShiftReg_4.c ****                 result = ShiftReg_4_RET_FIFO_FULL;
 237:Generated_Source\PSoC5/ShiftReg_4.c ****                 break;
 238:Generated_Source\PSoC5/ShiftReg_4.c ****         }
 239:Generated_Source\PSoC5/ShiftReg_4.c ****     }
 240:Generated_Source\PSoC5/ShiftReg_4.c **** 
 241:Generated_Source\PSoC5/ShiftReg_4.c ****     return(result);
 242:Generated_Source\PSoC5/ShiftReg_4.c **** }
 200              		.loc 1 242 0
 201 0020 7047     		bx	lr
 202              	.L24:
 203 0022 00BF     		.align	2
 204              	.L23:
 205 0024 64650040 		.word	1073767780
 206              		.cfi_endproc
ARM GAS  C:\Users\User\AppData\Local\Temp\ccKpZDNc.s 			page 9


 207              	.LFE6:
 208              		.size	ShiftReg_4_GetFIFOStatus, .-ShiftReg_4_GetFIFOStatus
 209              		.section	.text.ShiftReg_4_SetIntMode,"ax",%progbits
 210              		.align	2
 211              		.global	ShiftReg_4_SetIntMode
 212              		.thumb
 213              		.thumb_func
 214              		.type	ShiftReg_4_SetIntMode, %function
 215              	ShiftReg_4_SetIntMode:
 216              	.LFB7:
 243:Generated_Source\PSoC5/ShiftReg_4.c **** 
 244:Generated_Source\PSoC5/ShiftReg_4.c **** 
 245:Generated_Source\PSoC5/ShiftReg_4.c **** /*******************************************************************************
 246:Generated_Source\PSoC5/ShiftReg_4.c **** * Function Name: ShiftReg_4_SetIntMode
 247:Generated_Source\PSoC5/ShiftReg_4.c **** ********************************************************************************
 248:Generated_Source\PSoC5/ShiftReg_4.c **** *
 249:Generated_Source\PSoC5/ShiftReg_4.c **** * Summary:
 250:Generated_Source\PSoC5/ShiftReg_4.c **** *  Sets the Interrupt Source for the Shift Register interrupt. Multiple
 251:Generated_Source\PSoC5/ShiftReg_4.c **** *  sources may be ORed together
 252:Generated_Source\PSoC5/ShiftReg_4.c **** *
 253:Generated_Source\PSoC5/ShiftReg_4.c **** * Parameters:
 254:Generated_Source\PSoC5/ShiftReg_4.c **** *  interruptSource: Byte containing the constant for the selected interrupt
 255:Generated_Source\PSoC5/ShiftReg_4.c **** *  source/s.
 256:Generated_Source\PSoC5/ShiftReg_4.c **** *
 257:Generated_Source\PSoC5/ShiftReg_4.c **** * Return:
 258:Generated_Source\PSoC5/ShiftReg_4.c **** *  None.
 259:Generated_Source\PSoC5/ShiftReg_4.c **** *
 260:Generated_Source\PSoC5/ShiftReg_4.c **** *******************************************************************************/
 261:Generated_Source\PSoC5/ShiftReg_4.c **** void ShiftReg_4_SetIntMode(uint8 interruptSource) 
 262:Generated_Source\PSoC5/ShiftReg_4.c **** {
 217              		.loc 1 262 0
 218              		.cfi_startproc
 219              		@ args = 0, pretend = 0, frame = 0
 220              		@ frame_needed = 0, uses_anonymous_args = 0
 221              		@ link register save eliminated.
 222              	.LVL14:
 263:Generated_Source\PSoC5/ShiftReg_4.c ****     ShiftReg_4_SR_STATUS_MASK &= ((uint8) ~ShiftReg_4_INTS_EN_MASK);          /* Clear existing int
 223              		.loc 1 263 0
 224 0000 054B     		ldr	r3, .L26
 225 0002 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 226 0004 02F0F802 		and	r2, r2, #248
 227 0008 1A70     		strb	r2, [r3]
 264:Generated_Source\PSoC5/ShiftReg_4.c ****     ShiftReg_4_SR_STATUS_MASK |= (interruptSource & ShiftReg_4_INTS_EN_MASK); /* Set int */
 228              		.loc 1 264 0
 229 000a 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 230 000c 00F00700 		and	r0, r0, #7
 231              	.LVL15:
 232 0010 1043     		orrs	r0, r0, r2
 233 0012 1870     		strb	r0, [r3]
 234 0014 7047     		bx	lr
 235              	.L27:
 236 0016 00BF     		.align	2
 237              	.L26:
 238 0018 84650040 		.word	1073767812
 239              		.cfi_endproc
 240              	.LFE7:
 241              		.size	ShiftReg_4_SetIntMode, .-ShiftReg_4_SetIntMode
ARM GAS  C:\Users\User\AppData\Local\Temp\ccKpZDNc.s 			page 10


 242              		.section	.text.ShiftReg_4_Init,"ax",%progbits
 243              		.align	2
 244              		.global	ShiftReg_4_Init
 245              		.thumb
 246              		.thumb_func
 247              		.type	ShiftReg_4_Init, %function
 248              	ShiftReg_4_Init:
 249              	.LFB2:
  94:Generated_Source\PSoC5/ShiftReg_4.c ****     ShiftReg_4_SetIntMode(ShiftReg_4_INT_SRC);
 250              		.loc 1 94 0
 251              		.cfi_startproc
 252              		@ args = 0, pretend = 0, frame = 0
 253              		@ frame_needed = 0, uses_anonymous_args = 0
 254 0000 08B5     		push	{r3, lr}
 255              		.cfi_def_cfa_offset 8
 256              		.cfi_offset 3, -8
 257              		.cfi_offset 14, -4
  95:Generated_Source\PSoC5/ShiftReg_4.c **** }
 258              		.loc 1 95 0
 259 0002 0020     		movs	r0, #0
 260 0004 FFF7FEFF 		bl	ShiftReg_4_SetIntMode
 261              	.LVL16:
 262 0008 08BD     		pop	{r3, pc}
 263              		.cfi_endproc
 264              	.LFE2:
 265              		.size	ShiftReg_4_Init, .-ShiftReg_4_Init
 266 000a 00BF     		.section	.text.ShiftReg_4_Start,"ax",%progbits
 267              		.align	2
 268              		.global	ShiftReg_4_Start
 269              		.thumb
 270              		.thumb_func
 271              		.type	ShiftReg_4_Start, %function
 272              	ShiftReg_4_Start:
 273              	.LFB0:
  44:Generated_Source\PSoC5/ShiftReg_4.c ****     if(0u == ShiftReg_4_initVar)
 274              		.loc 1 44 0
 275              		.cfi_startproc
 276              		@ args = 0, pretend = 0, frame = 0
 277              		@ frame_needed = 0, uses_anonymous_args = 0
 278 0000 08B5     		push	{r3, lr}
 279              		.cfi_def_cfa_offset 8
 280              		.cfi_offset 3, -8
 281              		.cfi_offset 14, -4
  45:Generated_Source\PSoC5/ShiftReg_4.c ****     {
 282              		.loc 1 45 0
 283 0002 054B     		ldr	r3, .L33
 284 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 285 0006 23B9     		cbnz	r3, .L31
  47:Generated_Source\PSoC5/ShiftReg_4.c ****         ShiftReg_4_initVar = 1u; /* Component initialized */
 286              		.loc 1 47 0
 287 0008 FFF7FEFF 		bl	ShiftReg_4_Init
 288              	.LVL17:
  48:Generated_Source\PSoC5/ShiftReg_4.c ****     }
 289              		.loc 1 48 0
 290 000c 0122     		movs	r2, #1
 291 000e 024B     		ldr	r3, .L33
 292 0010 1A70     		strb	r2, [r3]
ARM GAS  C:\Users\User\AppData\Local\Temp\ccKpZDNc.s 			page 11


 293              	.L31:
  51:Generated_Source\PSoC5/ShiftReg_4.c **** }
 294              		.loc 1 51 0
 295 0012 FFF7FEFF 		bl	ShiftReg_4_Enable
 296              	.LVL18:
 297 0016 08BD     		pop	{r3, pc}
 298              	.L34:
 299              		.align	2
 300              	.L33:
 301 0018 00000000 		.word	.LANCHOR0
 302              		.cfi_endproc
 303              	.LFE0:
 304              		.size	ShiftReg_4_Start, .-ShiftReg_4_Start
 305              		.section	.text.ShiftReg_4_GetIntStatus,"ax",%progbits
 306              		.align	2
 307              		.global	ShiftReg_4_GetIntStatus
 308              		.thumb
 309              		.thumb_func
 310              		.type	ShiftReg_4_GetIntStatus, %function
 311              	ShiftReg_4_GetIntStatus:
 312              	.LFB8:
 265:Generated_Source\PSoC5/ShiftReg_4.c **** }
 266:Generated_Source\PSoC5/ShiftReg_4.c **** 
 267:Generated_Source\PSoC5/ShiftReg_4.c **** 
 268:Generated_Source\PSoC5/ShiftReg_4.c **** /*******************************************************************************
 269:Generated_Source\PSoC5/ShiftReg_4.c **** * Function Name: ShiftReg_4_GetIntStatus
 270:Generated_Source\PSoC5/ShiftReg_4.c **** ********************************************************************************
 271:Generated_Source\PSoC5/ShiftReg_4.c **** *
 272:Generated_Source\PSoC5/ShiftReg_4.c **** * Summary:
 273:Generated_Source\PSoC5/ShiftReg_4.c **** *  Gets the Shift Register Interrupt status.
 274:Generated_Source\PSoC5/ShiftReg_4.c **** *
 275:Generated_Source\PSoC5/ShiftReg_4.c **** * Parameters:
 276:Generated_Source\PSoC5/ShiftReg_4.c **** *  None.
 277:Generated_Source\PSoC5/ShiftReg_4.c **** *
 278:Generated_Source\PSoC5/ShiftReg_4.c **** * Return:
 279:Generated_Source\PSoC5/ShiftReg_4.c **** *  Byte containing the constant for the selected interrupt source/s.
 280:Generated_Source\PSoC5/ShiftReg_4.c **** *
 281:Generated_Source\PSoC5/ShiftReg_4.c **** *******************************************************************************/
 282:Generated_Source\PSoC5/ShiftReg_4.c **** uint8 ShiftReg_4_GetIntStatus(void) 
 283:Generated_Source\PSoC5/ShiftReg_4.c **** {
 313              		.loc 1 283 0
 314              		.cfi_startproc
 315              		@ args = 0, pretend = 0, frame = 0
 316              		@ frame_needed = 0, uses_anonymous_args = 0
 317              		@ link register save eliminated.
 284:Generated_Source\PSoC5/ShiftReg_4.c ****     return(ShiftReg_4_SR_STATUS & ShiftReg_4_INTS_EN_MASK);
 318              		.loc 1 284 0
 319 0000 024B     		ldr	r3, .L36
 320 0002 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 285:Generated_Source\PSoC5/ShiftReg_4.c **** }
 321              		.loc 1 285 0
 322 0004 00F00700 		and	r0, r0, #7
 323 0008 7047     		bx	lr
 324              	.L37:
 325 000a 00BF     		.align	2
 326              	.L36:
 327 000c 64650040 		.word	1073767780
ARM GAS  C:\Users\User\AppData\Local\Temp\ccKpZDNc.s 			page 12


 328              		.cfi_endproc
 329              	.LFE8:
 330              		.size	ShiftReg_4_GetIntStatus, .-ShiftReg_4_GetIntStatus
 331              		.section	.text.ShiftReg_4_WriteRegValue,"ax",%progbits
 332              		.align	2
 333              		.global	ShiftReg_4_WriteRegValue
 334              		.thumb
 335              		.thumb_func
 336              		.type	ShiftReg_4_WriteRegValue, %function
 337              	ShiftReg_4_WriteRegValue:
 338              	.LFB9:
 286:Generated_Source\PSoC5/ShiftReg_4.c **** 
 287:Generated_Source\PSoC5/ShiftReg_4.c **** 
 288:Generated_Source\PSoC5/ShiftReg_4.c **** /*******************************************************************************
 289:Generated_Source\PSoC5/ShiftReg_4.c **** * Function Name: ShiftReg_4_WriteRegValue
 290:Generated_Source\PSoC5/ShiftReg_4.c **** ********************************************************************************
 291:Generated_Source\PSoC5/ShiftReg_4.c **** *
 292:Generated_Source\PSoC5/ShiftReg_4.c **** * Summary:
 293:Generated_Source\PSoC5/ShiftReg_4.c **** *  Send state directly to shift register
 294:Generated_Source\PSoC5/ShiftReg_4.c **** *
 295:Generated_Source\PSoC5/ShiftReg_4.c **** * Parameters:
 296:Generated_Source\PSoC5/ShiftReg_4.c **** *  shiftData: containing shift register state.
 297:Generated_Source\PSoC5/ShiftReg_4.c **** *
 298:Generated_Source\PSoC5/ShiftReg_4.c **** * Return:
 299:Generated_Source\PSoC5/ShiftReg_4.c **** *  None.
 300:Generated_Source\PSoC5/ShiftReg_4.c **** *
 301:Generated_Source\PSoC5/ShiftReg_4.c **** *******************************************************************************/
 302:Generated_Source\PSoC5/ShiftReg_4.c **** void ShiftReg_4_WriteRegValue(uint8 shiftData)
 303:Generated_Source\PSoC5/ShiftReg_4.c ****                                                                      
 304:Generated_Source\PSoC5/ShiftReg_4.c **** {
 339              		.loc 1 304 0
 340              		.cfi_startproc
 341              		@ args = 0, pretend = 0, frame = 0
 342              		@ frame_needed = 0, uses_anonymous_args = 0
 343              		@ link register save eliminated.
 344              	.LVL19:
 305:Generated_Source\PSoC5/ShiftReg_4.c ****     CY_SET_REG8(ShiftReg_4_SHIFT_REG_LSB_PTR, shiftData);
 345              		.loc 1 305 0
 346 0000 014B     		ldr	r3, .L39
 347 0002 1870     		strb	r0, [r3]
 348 0004 7047     		bx	lr
 349              	.L40:
 350 0006 00BF     		.align	2
 351              	.L39:
 352 0008 04650040 		.word	1073767684
 353              		.cfi_endproc
 354              	.LFE9:
 355              		.size	ShiftReg_4_WriteRegValue, .-ShiftReg_4_WriteRegValue
 356              		.section	.text.ShiftReg_4_ReadRegValue,"ax",%progbits
 357              		.align	2
 358              		.global	ShiftReg_4_ReadRegValue
 359              		.thumb
 360              		.thumb_func
 361              		.type	ShiftReg_4_ReadRegValue, %function
 362              	ShiftReg_4_ReadRegValue:
 363              	.LFB10:
 306:Generated_Source\PSoC5/ShiftReg_4.c **** }
ARM GAS  C:\Users\User\AppData\Local\Temp\ccKpZDNc.s 			page 13


 307:Generated_Source\PSoC5/ShiftReg_4.c **** 
 308:Generated_Source\PSoC5/ShiftReg_4.c **** 
 309:Generated_Source\PSoC5/ShiftReg_4.c **** #if(0u != ShiftReg_4_USE_INPUT_FIFO)
 310:Generated_Source\PSoC5/ShiftReg_4.c ****     /*******************************************************************************
 311:Generated_Source\PSoC5/ShiftReg_4.c ****     * Function Name: ShiftReg_4_WriteData
 312:Generated_Source\PSoC5/ShiftReg_4.c ****     ********************************************************************************
 313:Generated_Source\PSoC5/ShiftReg_4.c ****     *
 314:Generated_Source\PSoC5/ShiftReg_4.c ****     * Summary:
 315:Generated_Source\PSoC5/ShiftReg_4.c ****     *  Send state to FIFO for later transfer to shift register based on the Load
 316:Generated_Source\PSoC5/ShiftReg_4.c ****     *  input
 317:Generated_Source\PSoC5/ShiftReg_4.c ****     *
 318:Generated_Source\PSoC5/ShiftReg_4.c ****     * Parameters:
 319:Generated_Source\PSoC5/ShiftReg_4.c ****     *  shiftData: containing shift register state.
 320:Generated_Source\PSoC5/ShiftReg_4.c ****     *
 321:Generated_Source\PSoC5/ShiftReg_4.c ****     * Return:
 322:Generated_Source\PSoC5/ShiftReg_4.c ****     *  Indicates: successful execution of function
 323:Generated_Source\PSoC5/ShiftReg_4.c ****     *  when FIFO is empty; and error when FIFO is full.
 324:Generated_Source\PSoC5/ShiftReg_4.c ****     *
 325:Generated_Source\PSoC5/ShiftReg_4.c ****     * Reentrant:
 326:Generated_Source\PSoC5/ShiftReg_4.c ****     *  No.
 327:Generated_Source\PSoC5/ShiftReg_4.c ****     *
 328:Generated_Source\PSoC5/ShiftReg_4.c ****     *******************************************************************************/
 329:Generated_Source\PSoC5/ShiftReg_4.c ****     cystatus ShiftReg_4_WriteData(uint8 shiftData)
 330:Generated_Source\PSoC5/ShiftReg_4.c ****                                                                          
 331:Generated_Source\PSoC5/ShiftReg_4.c ****     {
 332:Generated_Source\PSoC5/ShiftReg_4.c ****         cystatus result;
 333:Generated_Source\PSoC5/ShiftReg_4.c **** 
 334:Generated_Source\PSoC5/ShiftReg_4.c ****         result = CYRET_INVALID_STATE;
 335:Generated_Source\PSoC5/ShiftReg_4.c **** 
 336:Generated_Source\PSoC5/ShiftReg_4.c ****         /* Writes data into the input FIFO if it is not FULL */
 337:Generated_Source\PSoC5/ShiftReg_4.c ****         if(ShiftReg_4_RET_FIFO_FULL != (ShiftReg_4_GetFIFOStatus(ShiftReg_4_IN_FIFO)))
 338:Generated_Source\PSoC5/ShiftReg_4.c ****         {
 339:Generated_Source\PSoC5/ShiftReg_4.c ****             CY_SET_REG8(ShiftReg_4_IN_FIFO_VAL_LSB_PTR, shiftData);
 340:Generated_Source\PSoC5/ShiftReg_4.c ****             result = CYRET_SUCCESS;
 341:Generated_Source\PSoC5/ShiftReg_4.c ****         }
 342:Generated_Source\PSoC5/ShiftReg_4.c **** 
 343:Generated_Source\PSoC5/ShiftReg_4.c ****         return(result);
 344:Generated_Source\PSoC5/ShiftReg_4.c ****     }
 345:Generated_Source\PSoC5/ShiftReg_4.c **** #endif /* (0u != ShiftReg_4_USE_INPUT_FIFO) */
 346:Generated_Source\PSoC5/ShiftReg_4.c **** 
 347:Generated_Source\PSoC5/ShiftReg_4.c **** 
 348:Generated_Source\PSoC5/ShiftReg_4.c **** #if(0u != ShiftReg_4_USE_OUTPUT_FIFO)
 349:Generated_Source\PSoC5/ShiftReg_4.c ****     /*******************************************************************************
 350:Generated_Source\PSoC5/ShiftReg_4.c ****     * Function Name: ShiftReg_4_ReadData
 351:Generated_Source\PSoC5/ShiftReg_4.c ****     ********************************************************************************
 352:Generated_Source\PSoC5/ShiftReg_4.c ****     *
 353:Generated_Source\PSoC5/ShiftReg_4.c ****     * Summary:
 354:Generated_Source\PSoC5/ShiftReg_4.c ****     *  Returns state in FIFO due to Store input.
 355:Generated_Source\PSoC5/ShiftReg_4.c ****     *
 356:Generated_Source\PSoC5/ShiftReg_4.c ****     * Parameters:
 357:Generated_Source\PSoC5/ShiftReg_4.c ****     *  None.
 358:Generated_Source\PSoC5/ShiftReg_4.c ****     *
 359:Generated_Source\PSoC5/ShiftReg_4.c ****     * Return:
 360:Generated_Source\PSoC5/ShiftReg_4.c ****     *  Shift Register state
 361:Generated_Source\PSoC5/ShiftReg_4.c ****     *
 362:Generated_Source\PSoC5/ShiftReg_4.c ****     * Reentrant:
 363:Generated_Source\PSoC5/ShiftReg_4.c ****     *  No.
ARM GAS  C:\Users\User\AppData\Local\Temp\ccKpZDNc.s 			page 14


 364:Generated_Source\PSoC5/ShiftReg_4.c ****     *
 365:Generated_Source\PSoC5/ShiftReg_4.c ****     *******************************************************************************/
 366:Generated_Source\PSoC5/ShiftReg_4.c ****     uint8 ShiftReg_4_ReadData(void) 
 367:Generated_Source\PSoC5/ShiftReg_4.c ****     {
 368:Generated_Source\PSoC5/ShiftReg_4.c ****         return(CY_GET_REG8(ShiftReg_4_OUT_FIFO_VAL_LSB_PTR));
 369:Generated_Source\PSoC5/ShiftReg_4.c ****     }
 370:Generated_Source\PSoC5/ShiftReg_4.c **** #endif /* (0u != ShiftReg_4_USE_OUTPUT_FIFO) */
 371:Generated_Source\PSoC5/ShiftReg_4.c **** 
 372:Generated_Source\PSoC5/ShiftReg_4.c **** 
 373:Generated_Source\PSoC5/ShiftReg_4.c **** /*******************************************************************************
 374:Generated_Source\PSoC5/ShiftReg_4.c **** * Function Name: ShiftReg_4_ReadRegValue
 375:Generated_Source\PSoC5/ShiftReg_4.c **** ********************************************************************************
 376:Generated_Source\PSoC5/ShiftReg_4.c **** *
 377:Generated_Source\PSoC5/ShiftReg_4.c **** * Summary:
 378:Generated_Source\PSoC5/ShiftReg_4.c **** *  Directly returns current state in shift register, not data in FIFO due
 379:Generated_Source\PSoC5/ShiftReg_4.c **** *  to Store input.
 380:Generated_Source\PSoC5/ShiftReg_4.c **** *
 381:Generated_Source\PSoC5/ShiftReg_4.c **** * Parameters:
 382:Generated_Source\PSoC5/ShiftReg_4.c **** *  None.
 383:Generated_Source\PSoC5/ShiftReg_4.c **** *
 384:Generated_Source\PSoC5/ShiftReg_4.c **** * Return:
 385:Generated_Source\PSoC5/ShiftReg_4.c **** *  Shift Register state. Clears output FIFO.
 386:Generated_Source\PSoC5/ShiftReg_4.c **** *
 387:Generated_Source\PSoC5/ShiftReg_4.c **** * Reentrant:
 388:Generated_Source\PSoC5/ShiftReg_4.c **** *  No.
 389:Generated_Source\PSoC5/ShiftReg_4.c **** *
 390:Generated_Source\PSoC5/ShiftReg_4.c **** *******************************************************************************/
 391:Generated_Source\PSoC5/ShiftReg_4.c **** uint8 ShiftReg_4_ReadRegValue(void) 
 392:Generated_Source\PSoC5/ShiftReg_4.c **** {
 364              		.loc 1 392 0
 365              		.cfi_startproc
 366              		@ args = 0, pretend = 0, frame = 0
 367              		@ frame_needed = 0, uses_anonymous_args = 0
 368 0000 08B5     		push	{r3, lr}
 369              		.cfi_def_cfa_offset 8
 370              		.cfi_offset 3, -8
 371              		.cfi_offset 14, -4
 393:Generated_Source\PSoC5/ShiftReg_4.c ****     uint8 result;
 394:Generated_Source\PSoC5/ShiftReg_4.c **** 
 395:Generated_Source\PSoC5/ShiftReg_4.c ****     /* Clear FIFO before software capture */
 396:Generated_Source\PSoC5/ShiftReg_4.c ****     while(ShiftReg_4_RET_FIFO_EMPTY != ShiftReg_4_GetFIFOStatus(ShiftReg_4_OUT_FIFO))
 372              		.loc 1 396 0
 373 0002 01E0     		b	.L42
 374              	.L43:
 397:Generated_Source\PSoC5/ShiftReg_4.c ****     {
 398:Generated_Source\PSoC5/ShiftReg_4.c ****         (void) CY_GET_REG8(ShiftReg_4_OUT_FIFO_VAL_LSB_PTR);
 375              		.loc 1 398 0
 376 0004 064B     		ldr	r3, .L45
 377 0006 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 378              	.L42:
 396:Generated_Source\PSoC5/ShiftReg_4.c ****     {
 379              		.loc 1 396 0
 380 0008 0220     		movs	r0, #2
 381 000a FFF7FEFF 		bl	ShiftReg_4_GetFIFOStatus
 382              	.LVL20:
 383 000e 0228     		cmp	r0, #2
 384 0010 F8D1     		bne	.L43
ARM GAS  C:\Users\User\AppData\Local\Temp\ccKpZDNc.s 			page 15


 399:Generated_Source\PSoC5/ShiftReg_4.c ****     }
 400:Generated_Source\PSoC5/ShiftReg_4.c **** 
 401:Generated_Source\PSoC5/ShiftReg_4.c ****     /* Read of 8 bits from A1 causes capture to output FIFO */
 402:Generated_Source\PSoC5/ShiftReg_4.c ****     (void) CY_GET_REG8(ShiftReg_4_SHIFT_REG_CAPTURE_PTR);
 385              		.loc 1 402 0
 386 0012 044B     		ldr	r3, .L45+4
 387 0014 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 403:Generated_Source\PSoC5/ShiftReg_4.c **** 
 404:Generated_Source\PSoC5/ShiftReg_4.c ****     /* Read output FIFO */
 405:Generated_Source\PSoC5/ShiftReg_4.c ****     result  = CY_GET_REG8(ShiftReg_4_OUT_FIFO_VAL_LSB_PTR);
 388              		.loc 1 405 0
 389 0016 024B     		ldr	r3, .L45
 390 0018 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 391              	.LVL21:
 406:Generated_Source\PSoC5/ShiftReg_4.c ****     
 407:Generated_Source\PSoC5/ShiftReg_4.c ****     #if(0u != (ShiftReg_4_SR_SIZE % 8u))
 408:Generated_Source\PSoC5/ShiftReg_4.c ****         result &= ((uint8) ShiftReg_4_SR_MASK);
 409:Generated_Source\PSoC5/ShiftReg_4.c ****     #endif /* (0u != (ShiftReg_4_SR_SIZE % 8u)) */
 410:Generated_Source\PSoC5/ShiftReg_4.c ****     
 411:Generated_Source\PSoC5/ShiftReg_4.c ****     return(result);
 412:Generated_Source\PSoC5/ShiftReg_4.c **** }
 392              		.loc 1 412 0
 393 001a 00F00F00 		and	r0, r0, #15
 394              	.LVL22:
 395 001e 08BD     		pop	{r3, pc}
 396              	.L46:
 397              		.align	2
 398              	.L45:
 399 0020 54650040 		.word	1073767764
 400 0024 14650040 		.word	1073767700
 401              		.cfi_endproc
 402              	.LFE10:
 403              		.size	ShiftReg_4_ReadRegValue, .-ShiftReg_4_ReadRegValue
 404              		.global	ShiftReg_4_initVar
 405              		.bss
 406              		.set	.LANCHOR0,. + 0
 407              		.type	ShiftReg_4_initVar, %object
 408              		.size	ShiftReg_4_initVar, 1
 409              	ShiftReg_4_initVar:
 410 0000 00       		.space	1
 411              		.text
 412              	.Letext0:
 413              		.file 2 "Generated_Source\\PSoC5\\cytypes.h"
 414              		.file 3 "Generated_Source\\PSoC5\\CyLib.h"
 415              		.section	.debug_info,"",%progbits
 416              	.Ldebug_info0:
 417 0000 9C020000 		.4byte	0x29c
 418 0004 0400     		.2byte	0x4
 419 0006 00000000 		.4byte	.Ldebug_abbrev0
 420 000a 04       		.byte	0x4
 421 000b 01       		.uleb128 0x1
 422 000c 6E000000 		.4byte	.LASF33
 423 0010 0C       		.byte	0xc
 424 0011 47010000 		.4byte	.LASF34
 425 0015 B0010000 		.4byte	.LASF35
 426 0019 00000000 		.4byte	.Ldebug_ranges0+0
 427 001d 00000000 		.4byte	0
ARM GAS  C:\Users\User\AppData\Local\Temp\ccKpZDNc.s 			page 16


 428 0021 00000000 		.4byte	.Ldebug_line0
 429 0025 02       		.uleb128 0x2
 430 0026 01       		.byte	0x1
 431 0027 06       		.byte	0x6
 432 0028 96020000 		.4byte	.LASF0
 433 002c 02       		.uleb128 0x2
 434 002d 01       		.byte	0x1
 435 002e 08       		.byte	0x8
 436 002f 60000000 		.4byte	.LASF1
 437 0033 02       		.uleb128 0x2
 438 0034 02       		.byte	0x2
 439 0035 05       		.byte	0x5
 440 0036 5E020000 		.4byte	.LASF2
 441 003a 02       		.uleb128 0x2
 442 003b 02       		.byte	0x2
 443 003c 07       		.byte	0x7
 444 003d 1D000000 		.4byte	.LASF3
 445 0041 02       		.uleb128 0x2
 446 0042 04       		.byte	0x4
 447 0043 05       		.byte	0x5
 448 0044 68020000 		.4byte	.LASF4
 449 0048 02       		.uleb128 0x2
 450 0049 04       		.byte	0x4
 451 004a 07       		.byte	0x7
 452 004b 10010000 		.4byte	.LASF5
 453 004f 02       		.uleb128 0x2
 454 0050 08       		.byte	0x8
 455 0051 05       		.byte	0x5
 456 0052 32020000 		.4byte	.LASF6
 457 0056 02       		.uleb128 0x2
 458 0057 08       		.byte	0x8
 459 0058 07       		.byte	0x7
 460 0059 36000000 		.4byte	.LASF7
 461 005d 03       		.uleb128 0x3
 462 005e 04       		.byte	0x4
 463 005f 05       		.byte	0x5
 464 0060 696E7400 		.ascii	"int\000"
 465 0064 02       		.uleb128 0x2
 466 0065 04       		.byte	0x4
 467 0066 07       		.byte	0x7
 468 0067 A3010000 		.4byte	.LASF8
 469 006b 04       		.uleb128 0x4
 470 006c 22010000 		.4byte	.LASF12
 471 0070 02       		.byte	0x2
 472 0071 9201     		.2byte	0x192
 473 0073 2C000000 		.4byte	0x2c
 474 0077 02       		.uleb128 0x2
 475 0078 04       		.byte	0x4
 476 0079 04       		.byte	0x4
 477 007a 30000000 		.4byte	.LASF9
 478 007e 02       		.uleb128 0x2
 479 007f 08       		.byte	0x8
 480 0080 04       		.byte	0x4
 481 0081 6B010000 		.4byte	.LASF10
 482 0085 02       		.uleb128 0x2
 483 0086 01       		.byte	0x1
 484 0087 08       		.byte	0x8
ARM GAS  C:\Users\User\AppData\Local\Temp\ccKpZDNc.s 			page 17


 485 0088 40020000 		.4byte	.LASF11
 486 008c 04       		.uleb128 0x4
 487 008d FC000000 		.4byte	.LASF13
 488 0091 02       		.byte	0x2
 489 0092 3C02     		.2byte	0x23c
 490 0094 98000000 		.4byte	0x98
 491 0098 05       		.uleb128 0x5
 492 0099 6B000000 		.4byte	0x6b
 493 009d 02       		.uleb128 0x2
 494 009e 08       		.byte	0x8
 495 009f 04       		.byte	0x4
 496 00a0 8A020000 		.4byte	.LASF14
 497 00a4 02       		.uleb128 0x2
 498 00a5 04       		.byte	0x4
 499 00a6 07       		.byte	0x7
 500 00a7 29020000 		.4byte	.LASF15
 501 00ab 06       		.uleb128 0x6
 502 00ac BA020000 		.4byte	.LASF16
 503 00b0 01       		.byte	0x1
 504 00b1 87       		.byte	0x87
 505 00b2 00000000 		.4byte	.LFB4
 506 00b6 1C000000 		.4byte	.LFE4-.LFB4
 507 00ba 01       		.uleb128 0x1
 508 00bb 9C       		.byte	0x9c
 509 00bc E2000000 		.4byte	0xe2
 510 00c0 07       		.uleb128 0x7
 511 00c1 01010000 		.4byte	.LASF19
 512 00c5 01       		.byte	0x1
 513 00c6 89       		.byte	0x89
 514 00c7 6B000000 		.4byte	0x6b
 515 00cb 00000000 		.4byte	.LLST0
 516 00cf 08       		.uleb128 0x8
 517 00d0 06000000 		.4byte	.LVL0
 518 00d4 89020000 		.4byte	0x289
 519 00d8 08       		.uleb128 0x8
 520 00d9 14000000 		.4byte	.LVL1
 521 00dd 94020000 		.4byte	0x294
 522 00e1 00       		.byte	0
 523 00e2 06       		.uleb128 0x6
 524 00e3 DF020000 		.4byte	.LASF17
 525 00e7 01       		.byte	0x1
 526 00e8 45       		.byte	0x45
 527 00e9 00000000 		.4byte	.LFB1
 528 00ed 18000000 		.4byte	.LFE1-.LFB1
 529 00f1 01       		.uleb128 0x1
 530 00f2 9C       		.byte	0x9c
 531 00f3 01010000 		.4byte	0x101
 532 00f7 08       		.uleb128 0x8
 533 00f8 10000000 		.4byte	.LVL2
 534 00fc AB000000 		.4byte	0xab
 535 0100 00       		.byte	0
 536 0101 06       		.uleb128 0x6
 537 0102 07000000 		.4byte	.LASF18
 538 0106 01       		.byte	0x1
 539 0107 9F       		.byte	0x9f
 540 0108 00000000 		.4byte	.LFB5
 541 010c 1C000000 		.4byte	.LFE5-.LFB5
ARM GAS  C:\Users\User\AppData\Local\Temp\ccKpZDNc.s 			page 18


 542 0110 01       		.uleb128 0x1
 543 0111 9C       		.byte	0x9c
 544 0112 38010000 		.4byte	0x138
 545 0116 07       		.uleb128 0x7
 546 0117 01010000 		.4byte	.LASF19
 547 011b 01       		.byte	0x1
 548 011c A1       		.byte	0xa1
 549 011d 6B000000 		.4byte	0x6b
 550 0121 13000000 		.4byte	.LLST1
 551 0125 08       		.uleb128 0x8
 552 0126 06000000 		.4byte	.LVL3
 553 012a 89020000 		.4byte	0x289
 554 012e 08       		.uleb128 0x8
 555 012f 14000000 		.4byte	.LVL4
 556 0133 94020000 		.4byte	0x294
 557 0137 00       		.byte	0
 558 0138 06       		.uleb128 0x6
 559 0139 CF020000 		.4byte	.LASF20
 560 013d 01       		.byte	0x1
 561 013e 71       		.byte	0x71
 562 013f 00000000 		.4byte	.LFB3
 563 0143 18000000 		.4byte	.LFE3-.LFB3
 564 0147 01       		.uleb128 0x1
 565 0148 9C       		.byte	0x9c
 566 0149 57010000 		.4byte	0x157
 567 014d 08       		.uleb128 0x8
 568 014e 10000000 		.4byte	.LVL5
 569 0152 01010000 		.4byte	0x101
 570 0156 00       		.byte	0
 571 0157 09       		.uleb128 0x9
 572 0158 45020000 		.4byte	.LASF29
 573 015c 01       		.byte	0x1
 574 015d B7       		.byte	0xb7
 575 015e 6B000000 		.4byte	0x6b
 576 0162 00000000 		.4byte	.LFB6
 577 0166 28000000 		.4byte	.LFE6-.LFB6
 578 016a 01       		.uleb128 0x1
 579 016b 9C       		.byte	0x9c
 580 016c 8F010000 		.4byte	0x18f
 581 0170 0A       		.uleb128 0xa
 582 0171 40010000 		.4byte	.LASF23
 583 0175 01       		.byte	0x1
 584 0176 B7       		.byte	0xb7
 585 0177 6B000000 		.4byte	0x6b
 586 017b 26000000 		.4byte	.LLST2
 587 017f 07       		.uleb128 0x7
 588 0180 00000000 		.4byte	.LASF21
 589 0184 01       		.byte	0x1
 590 0185 B9       		.byte	0xb9
 591 0186 6B000000 		.4byte	0x6b
 592 018a 92000000 		.4byte	.LLST3
 593 018e 00       		.byte	0
 594 018f 0B       		.uleb128 0xb
 595 0190 F2010000 		.4byte	.LASF22
 596 0194 01       		.byte	0x1
 597 0195 0501     		.2byte	0x105
 598 0197 00000000 		.4byte	.LFB7
ARM GAS  C:\Users\User\AppData\Local\Temp\ccKpZDNc.s 			page 19


 599 019b 1C000000 		.4byte	.LFE7-.LFB7
 600 019f 01       		.uleb128 0x1
 601 01a0 9C       		.byte	0x9c
 602 01a1 B6010000 		.4byte	0x1b6
 603 01a5 0C       		.uleb128 0xc
 604 01a6 72010000 		.4byte	.LASF24
 605 01aa 01       		.byte	0x1
 606 01ab 0501     		.2byte	0x105
 607 01ad 6B000000 		.4byte	0x6b
 608 01b1 CB000000 		.4byte	.LLST4
 609 01b5 00       		.byte	0
 610 01b6 06       		.uleb128 0x6
 611 01b7 08020000 		.4byte	.LASF25
 612 01bb 01       		.byte	0x1
 613 01bc 5D       		.byte	0x5d
 614 01bd 00000000 		.4byte	.LFB2
 615 01c1 0A000000 		.4byte	.LFE2-.LFB2
 616 01c5 01       		.uleb128 0x1
 617 01c6 9C       		.byte	0x9c
 618 01c7 DB010000 		.4byte	0x1db
 619 01cb 0D       		.uleb128 0xd
 620 01cc 08000000 		.4byte	.LVL16
 621 01d0 8F010000 		.4byte	0x18f
 622 01d4 0E       		.uleb128 0xe
 623 01d5 01       		.uleb128 0x1
 624 01d6 50       		.byte	0x50
 625 01d7 01       		.uleb128 0x1
 626 01d8 30       		.byte	0x30
 627 01d9 00       		.byte	0
 628 01da 00       		.byte	0
 629 01db 06       		.uleb128 0x6
 630 01dc 18020000 		.4byte	.LASF26
 631 01e0 01       		.byte	0x1
 632 01e1 2B       		.byte	0x2b
 633 01e2 00000000 		.4byte	.LFB0
 634 01e6 1C000000 		.4byte	.LFE0-.LFB0
 635 01ea 01       		.uleb128 0x1
 636 01eb 9C       		.byte	0x9c
 637 01ec 03020000 		.4byte	0x203
 638 01f0 08       		.uleb128 0x8
 639 01f1 0C000000 		.4byte	.LVL17
 640 01f5 B6010000 		.4byte	0x1b6
 641 01f9 08       		.uleb128 0x8
 642 01fa 16000000 		.4byte	.LVL18
 643 01fe E2000000 		.4byte	0xe2
 644 0202 00       		.byte	0
 645 0203 0F       		.uleb128 0xf
 646 0204 A2020000 		.4byte	.LASF36
 647 0208 01       		.byte	0x1
 648 0209 1A01     		.2byte	0x11a
 649 020b 6B000000 		.4byte	0x6b
 650 020f 00000000 		.4byte	.LFB8
 651 0213 10000000 		.4byte	.LFE8-.LFB8
 652 0217 01       		.uleb128 0x1
 653 0218 9C       		.byte	0x9c
 654 0219 0B       		.uleb128 0xb
 655 021a 71020000 		.4byte	.LASF27
ARM GAS  C:\Users\User\AppData\Local\Temp\ccKpZDNc.s 			page 20


 656 021e 01       		.byte	0x1
 657 021f 2E01     		.2byte	0x12e
 658 0221 00000000 		.4byte	.LFB9
 659 0225 0C000000 		.4byte	.LFE9-.LFB9
 660 0229 01       		.uleb128 0x1
 661 022a 9C       		.byte	0x9c
 662 022b 3E020000 		.4byte	0x23e
 663 022f 10       		.uleb128 0x10
 664 0230 82010000 		.4byte	.LASF28
 665 0234 01       		.byte	0x1
 666 0235 2E01     		.2byte	0x12e
 667 0237 6B000000 		.4byte	0x6b
 668 023b 01       		.uleb128 0x1
 669 023c 50       		.byte	0x50
 670 023d 00       		.byte	0
 671 023e 11       		.uleb128 0x11
 672 023f 28010000 		.4byte	.LASF30
 673 0243 01       		.byte	0x1
 674 0244 8701     		.2byte	0x187
 675 0246 6B000000 		.4byte	0x6b
 676 024a 00000000 		.4byte	.LFB10
 677 024e 28000000 		.4byte	.LFE10-.LFB10
 678 0252 01       		.uleb128 0x1
 679 0253 9C       		.byte	0x9c
 680 0254 78020000 		.4byte	0x278
 681 0258 12       		.uleb128 0x12
 682 0259 00000000 		.4byte	.LASF21
 683 025d 01       		.byte	0x1
 684 025e 8901     		.2byte	0x189
 685 0260 6B000000 		.4byte	0x6b
 686 0264 EC000000 		.4byte	.LLST5
 687 0268 0D       		.uleb128 0xd
 688 0269 0E000000 		.4byte	.LVL20
 689 026d 57010000 		.4byte	0x157
 690 0271 0E       		.uleb128 0xe
 691 0272 01       		.uleb128 0x1
 692 0273 50       		.byte	0x50
 693 0274 01       		.uleb128 0x1
 694 0275 32       		.byte	0x32
 695 0276 00       		.byte	0
 696 0277 00       		.byte	0
 697 0278 13       		.uleb128 0x13
 698 0279 4D000000 		.4byte	.LASF37
 699 027d 01       		.byte	0x1
 700 027e 13       		.byte	0x13
 701 027f 6B000000 		.4byte	0x6b
 702 0283 05       		.uleb128 0x5
 703 0284 03       		.byte	0x3
 704 0285 00000000 		.4byte	ShiftReg_4_initVar
 705 0289 14       		.uleb128 0x14
 706 028a 8C010000 		.4byte	.LASF31
 707 028e 8C010000 		.4byte	.LASF31
 708 0292 03       		.byte	0x3
 709 0293 7D       		.byte	0x7d
 710 0294 14       		.uleb128 0x14
 711 0295 DC010000 		.4byte	.LASF32
 712 0299 DC010000 		.4byte	.LASF32
ARM GAS  C:\Users\User\AppData\Local\Temp\ccKpZDNc.s 			page 21


 713 029d 03       		.byte	0x3
 714 029e 7E       		.byte	0x7e
 715 029f 00       		.byte	0
 716              		.section	.debug_abbrev,"",%progbits
 717              	.Ldebug_abbrev0:
 718 0000 01       		.uleb128 0x1
 719 0001 11       		.uleb128 0x11
 720 0002 01       		.byte	0x1
 721 0003 25       		.uleb128 0x25
 722 0004 0E       		.uleb128 0xe
 723 0005 13       		.uleb128 0x13
 724 0006 0B       		.uleb128 0xb
 725 0007 03       		.uleb128 0x3
 726 0008 0E       		.uleb128 0xe
 727 0009 1B       		.uleb128 0x1b
 728 000a 0E       		.uleb128 0xe
 729 000b 55       		.uleb128 0x55
 730 000c 17       		.uleb128 0x17
 731 000d 11       		.uleb128 0x11
 732 000e 01       		.uleb128 0x1
 733 000f 10       		.uleb128 0x10
 734 0010 17       		.uleb128 0x17
 735 0011 00       		.byte	0
 736 0012 00       		.byte	0
 737 0013 02       		.uleb128 0x2
 738 0014 24       		.uleb128 0x24
 739 0015 00       		.byte	0
 740 0016 0B       		.uleb128 0xb
 741 0017 0B       		.uleb128 0xb
 742 0018 3E       		.uleb128 0x3e
 743 0019 0B       		.uleb128 0xb
 744 001a 03       		.uleb128 0x3
 745 001b 0E       		.uleb128 0xe
 746 001c 00       		.byte	0
 747 001d 00       		.byte	0
 748 001e 03       		.uleb128 0x3
 749 001f 24       		.uleb128 0x24
 750 0020 00       		.byte	0
 751 0021 0B       		.uleb128 0xb
 752 0022 0B       		.uleb128 0xb
 753 0023 3E       		.uleb128 0x3e
 754 0024 0B       		.uleb128 0xb
 755 0025 03       		.uleb128 0x3
 756 0026 08       		.uleb128 0x8
 757 0027 00       		.byte	0
 758 0028 00       		.byte	0
 759 0029 04       		.uleb128 0x4
 760 002a 16       		.uleb128 0x16
 761 002b 00       		.byte	0
 762 002c 03       		.uleb128 0x3
 763 002d 0E       		.uleb128 0xe
 764 002e 3A       		.uleb128 0x3a
 765 002f 0B       		.uleb128 0xb
 766 0030 3B       		.uleb128 0x3b
 767 0031 05       		.uleb128 0x5
 768 0032 49       		.uleb128 0x49
 769 0033 13       		.uleb128 0x13
ARM GAS  C:\Users\User\AppData\Local\Temp\ccKpZDNc.s 			page 22


 770 0034 00       		.byte	0
 771 0035 00       		.byte	0
 772 0036 05       		.uleb128 0x5
 773 0037 35       		.uleb128 0x35
 774 0038 00       		.byte	0
 775 0039 49       		.uleb128 0x49
 776 003a 13       		.uleb128 0x13
 777 003b 00       		.byte	0
 778 003c 00       		.byte	0
 779 003d 06       		.uleb128 0x6
 780 003e 2E       		.uleb128 0x2e
 781 003f 01       		.byte	0x1
 782 0040 3F       		.uleb128 0x3f
 783 0041 19       		.uleb128 0x19
 784 0042 03       		.uleb128 0x3
 785 0043 0E       		.uleb128 0xe
 786 0044 3A       		.uleb128 0x3a
 787 0045 0B       		.uleb128 0xb
 788 0046 3B       		.uleb128 0x3b
 789 0047 0B       		.uleb128 0xb
 790 0048 27       		.uleb128 0x27
 791 0049 19       		.uleb128 0x19
 792 004a 11       		.uleb128 0x11
 793 004b 01       		.uleb128 0x1
 794 004c 12       		.uleb128 0x12
 795 004d 06       		.uleb128 0x6
 796 004e 40       		.uleb128 0x40
 797 004f 18       		.uleb128 0x18
 798 0050 9742     		.uleb128 0x2117
 799 0052 19       		.uleb128 0x19
 800 0053 01       		.uleb128 0x1
 801 0054 13       		.uleb128 0x13
 802 0055 00       		.byte	0
 803 0056 00       		.byte	0
 804 0057 07       		.uleb128 0x7
 805 0058 34       		.uleb128 0x34
 806 0059 00       		.byte	0
 807 005a 03       		.uleb128 0x3
 808 005b 0E       		.uleb128 0xe
 809 005c 3A       		.uleb128 0x3a
 810 005d 0B       		.uleb128 0xb
 811 005e 3B       		.uleb128 0x3b
 812 005f 0B       		.uleb128 0xb
 813 0060 49       		.uleb128 0x49
 814 0061 13       		.uleb128 0x13
 815 0062 02       		.uleb128 0x2
 816 0063 17       		.uleb128 0x17
 817 0064 00       		.byte	0
 818 0065 00       		.byte	0
 819 0066 08       		.uleb128 0x8
 820 0067 898201   		.uleb128 0x4109
 821 006a 00       		.byte	0
 822 006b 11       		.uleb128 0x11
 823 006c 01       		.uleb128 0x1
 824 006d 31       		.uleb128 0x31
 825 006e 13       		.uleb128 0x13
 826 006f 00       		.byte	0
ARM GAS  C:\Users\User\AppData\Local\Temp\ccKpZDNc.s 			page 23


 827 0070 00       		.byte	0
 828 0071 09       		.uleb128 0x9
 829 0072 2E       		.uleb128 0x2e
 830 0073 01       		.byte	0x1
 831 0074 3F       		.uleb128 0x3f
 832 0075 19       		.uleb128 0x19
 833 0076 03       		.uleb128 0x3
 834 0077 0E       		.uleb128 0xe
 835 0078 3A       		.uleb128 0x3a
 836 0079 0B       		.uleb128 0xb
 837 007a 3B       		.uleb128 0x3b
 838 007b 0B       		.uleb128 0xb
 839 007c 27       		.uleb128 0x27
 840 007d 19       		.uleb128 0x19
 841 007e 49       		.uleb128 0x49
 842 007f 13       		.uleb128 0x13
 843 0080 11       		.uleb128 0x11
 844 0081 01       		.uleb128 0x1
 845 0082 12       		.uleb128 0x12
 846 0083 06       		.uleb128 0x6
 847 0084 40       		.uleb128 0x40
 848 0085 18       		.uleb128 0x18
 849 0086 9742     		.uleb128 0x2117
 850 0088 19       		.uleb128 0x19
 851 0089 01       		.uleb128 0x1
 852 008a 13       		.uleb128 0x13
 853 008b 00       		.byte	0
 854 008c 00       		.byte	0
 855 008d 0A       		.uleb128 0xa
 856 008e 05       		.uleb128 0x5
 857 008f 00       		.byte	0
 858 0090 03       		.uleb128 0x3
 859 0091 0E       		.uleb128 0xe
 860 0092 3A       		.uleb128 0x3a
 861 0093 0B       		.uleb128 0xb
 862 0094 3B       		.uleb128 0x3b
 863 0095 0B       		.uleb128 0xb
 864 0096 49       		.uleb128 0x49
 865 0097 13       		.uleb128 0x13
 866 0098 02       		.uleb128 0x2
 867 0099 17       		.uleb128 0x17
 868 009a 00       		.byte	0
 869 009b 00       		.byte	0
 870 009c 0B       		.uleb128 0xb
 871 009d 2E       		.uleb128 0x2e
 872 009e 01       		.byte	0x1
 873 009f 3F       		.uleb128 0x3f
 874 00a0 19       		.uleb128 0x19
 875 00a1 03       		.uleb128 0x3
 876 00a2 0E       		.uleb128 0xe
 877 00a3 3A       		.uleb128 0x3a
 878 00a4 0B       		.uleb128 0xb
 879 00a5 3B       		.uleb128 0x3b
 880 00a6 05       		.uleb128 0x5
 881 00a7 27       		.uleb128 0x27
 882 00a8 19       		.uleb128 0x19
 883 00a9 11       		.uleb128 0x11
ARM GAS  C:\Users\User\AppData\Local\Temp\ccKpZDNc.s 			page 24


 884 00aa 01       		.uleb128 0x1
 885 00ab 12       		.uleb128 0x12
 886 00ac 06       		.uleb128 0x6
 887 00ad 40       		.uleb128 0x40
 888 00ae 18       		.uleb128 0x18
 889 00af 9742     		.uleb128 0x2117
 890 00b1 19       		.uleb128 0x19
 891 00b2 01       		.uleb128 0x1
 892 00b3 13       		.uleb128 0x13
 893 00b4 00       		.byte	0
 894 00b5 00       		.byte	0
 895 00b6 0C       		.uleb128 0xc
 896 00b7 05       		.uleb128 0x5
 897 00b8 00       		.byte	0
 898 00b9 03       		.uleb128 0x3
 899 00ba 0E       		.uleb128 0xe
 900 00bb 3A       		.uleb128 0x3a
 901 00bc 0B       		.uleb128 0xb
 902 00bd 3B       		.uleb128 0x3b
 903 00be 05       		.uleb128 0x5
 904 00bf 49       		.uleb128 0x49
 905 00c0 13       		.uleb128 0x13
 906 00c1 02       		.uleb128 0x2
 907 00c2 17       		.uleb128 0x17
 908 00c3 00       		.byte	0
 909 00c4 00       		.byte	0
 910 00c5 0D       		.uleb128 0xd
 911 00c6 898201   		.uleb128 0x4109
 912 00c9 01       		.byte	0x1
 913 00ca 11       		.uleb128 0x11
 914 00cb 01       		.uleb128 0x1
 915 00cc 31       		.uleb128 0x31
 916 00cd 13       		.uleb128 0x13
 917 00ce 00       		.byte	0
 918 00cf 00       		.byte	0
 919 00d0 0E       		.uleb128 0xe
 920 00d1 8A8201   		.uleb128 0x410a
 921 00d4 00       		.byte	0
 922 00d5 02       		.uleb128 0x2
 923 00d6 18       		.uleb128 0x18
 924 00d7 9142     		.uleb128 0x2111
 925 00d9 18       		.uleb128 0x18
 926 00da 00       		.byte	0
 927 00db 00       		.byte	0
 928 00dc 0F       		.uleb128 0xf
 929 00dd 2E       		.uleb128 0x2e
 930 00de 00       		.byte	0
 931 00df 3F       		.uleb128 0x3f
 932 00e0 19       		.uleb128 0x19
 933 00e1 03       		.uleb128 0x3
 934 00e2 0E       		.uleb128 0xe
 935 00e3 3A       		.uleb128 0x3a
 936 00e4 0B       		.uleb128 0xb
 937 00e5 3B       		.uleb128 0x3b
 938 00e6 05       		.uleb128 0x5
 939 00e7 27       		.uleb128 0x27
 940 00e8 19       		.uleb128 0x19
ARM GAS  C:\Users\User\AppData\Local\Temp\ccKpZDNc.s 			page 25


 941 00e9 49       		.uleb128 0x49
 942 00ea 13       		.uleb128 0x13
 943 00eb 11       		.uleb128 0x11
 944 00ec 01       		.uleb128 0x1
 945 00ed 12       		.uleb128 0x12
 946 00ee 06       		.uleb128 0x6
 947 00ef 40       		.uleb128 0x40
 948 00f0 18       		.uleb128 0x18
 949 00f1 9742     		.uleb128 0x2117
 950 00f3 19       		.uleb128 0x19
 951 00f4 00       		.byte	0
 952 00f5 00       		.byte	0
 953 00f6 10       		.uleb128 0x10
 954 00f7 05       		.uleb128 0x5
 955 00f8 00       		.byte	0
 956 00f9 03       		.uleb128 0x3
 957 00fa 0E       		.uleb128 0xe
 958 00fb 3A       		.uleb128 0x3a
 959 00fc 0B       		.uleb128 0xb
 960 00fd 3B       		.uleb128 0x3b
 961 00fe 05       		.uleb128 0x5
 962 00ff 49       		.uleb128 0x49
 963 0100 13       		.uleb128 0x13
 964 0101 02       		.uleb128 0x2
 965 0102 18       		.uleb128 0x18
 966 0103 00       		.byte	0
 967 0104 00       		.byte	0
 968 0105 11       		.uleb128 0x11
 969 0106 2E       		.uleb128 0x2e
 970 0107 01       		.byte	0x1
 971 0108 3F       		.uleb128 0x3f
 972 0109 19       		.uleb128 0x19
 973 010a 03       		.uleb128 0x3
 974 010b 0E       		.uleb128 0xe
 975 010c 3A       		.uleb128 0x3a
 976 010d 0B       		.uleb128 0xb
 977 010e 3B       		.uleb128 0x3b
 978 010f 05       		.uleb128 0x5
 979 0110 27       		.uleb128 0x27
 980 0111 19       		.uleb128 0x19
 981 0112 49       		.uleb128 0x49
 982 0113 13       		.uleb128 0x13
 983 0114 11       		.uleb128 0x11
 984 0115 01       		.uleb128 0x1
 985 0116 12       		.uleb128 0x12
 986 0117 06       		.uleb128 0x6
 987 0118 40       		.uleb128 0x40
 988 0119 18       		.uleb128 0x18
 989 011a 9742     		.uleb128 0x2117
 990 011c 19       		.uleb128 0x19
 991 011d 01       		.uleb128 0x1
 992 011e 13       		.uleb128 0x13
 993 011f 00       		.byte	0
 994 0120 00       		.byte	0
 995 0121 12       		.uleb128 0x12
 996 0122 34       		.uleb128 0x34
 997 0123 00       		.byte	0
ARM GAS  C:\Users\User\AppData\Local\Temp\ccKpZDNc.s 			page 26


 998 0124 03       		.uleb128 0x3
 999 0125 0E       		.uleb128 0xe
 1000 0126 3A       		.uleb128 0x3a
 1001 0127 0B       		.uleb128 0xb
 1002 0128 3B       		.uleb128 0x3b
 1003 0129 05       		.uleb128 0x5
 1004 012a 49       		.uleb128 0x49
 1005 012b 13       		.uleb128 0x13
 1006 012c 02       		.uleb128 0x2
 1007 012d 17       		.uleb128 0x17
 1008 012e 00       		.byte	0
 1009 012f 00       		.byte	0
 1010 0130 13       		.uleb128 0x13
 1011 0131 34       		.uleb128 0x34
 1012 0132 00       		.byte	0
 1013 0133 03       		.uleb128 0x3
 1014 0134 0E       		.uleb128 0xe
 1015 0135 3A       		.uleb128 0x3a
 1016 0136 0B       		.uleb128 0xb
 1017 0137 3B       		.uleb128 0x3b
 1018 0138 0B       		.uleb128 0xb
 1019 0139 49       		.uleb128 0x49
 1020 013a 13       		.uleb128 0x13
 1021 013b 3F       		.uleb128 0x3f
 1022 013c 19       		.uleb128 0x19
 1023 013d 02       		.uleb128 0x2
 1024 013e 18       		.uleb128 0x18
 1025 013f 00       		.byte	0
 1026 0140 00       		.byte	0
 1027 0141 14       		.uleb128 0x14
 1028 0142 2E       		.uleb128 0x2e
 1029 0143 00       		.byte	0
 1030 0144 3F       		.uleb128 0x3f
 1031 0145 19       		.uleb128 0x19
 1032 0146 3C       		.uleb128 0x3c
 1033 0147 19       		.uleb128 0x19
 1034 0148 6E       		.uleb128 0x6e
 1035 0149 0E       		.uleb128 0xe
 1036 014a 03       		.uleb128 0x3
 1037 014b 0E       		.uleb128 0xe
 1038 014c 3A       		.uleb128 0x3a
 1039 014d 0B       		.uleb128 0xb
 1040 014e 3B       		.uleb128 0x3b
 1041 014f 0B       		.uleb128 0xb
 1042 0150 00       		.byte	0
 1043 0151 00       		.byte	0
 1044 0152 00       		.byte	0
 1045              		.section	.debug_loc,"",%progbits
 1046              	.Ldebug_loc0:
 1047              	.LLST0:
 1048 0000 06000000 		.4byte	.LVL0
 1049 0004 13000000 		.4byte	.LVL1-1
 1050 0008 0100     		.2byte	0x1
 1051 000a 50       		.byte	0x50
 1052 000b 00000000 		.4byte	0
 1053 000f 00000000 		.4byte	0
 1054              	.LLST1:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccKpZDNc.s 			page 27


 1055 0013 06000000 		.4byte	.LVL3
 1056 0017 13000000 		.4byte	.LVL4-1
 1057 001b 0100     		.2byte	0x1
 1058 001d 50       		.byte	0x50
 1059 001e 00000000 		.4byte	0
 1060 0022 00000000 		.4byte	0
 1061              	.LLST2:
 1062 0026 00000000 		.4byte	.LVL6
 1063 002a 14000000 		.4byte	.LVL7
 1064 002e 0100     		.2byte	0x1
 1065 0030 50       		.byte	0x50
 1066 0031 14000000 		.4byte	.LVL7
 1067 0035 16000000 		.4byte	.LVL8
 1068 0039 0400     		.2byte	0x4
 1069 003b F3       		.byte	0xf3
 1070 003c 01       		.uleb128 0x1
 1071 003d 50       		.byte	0x50
 1072 003e 9F       		.byte	0x9f
 1073 003f 16000000 		.4byte	.LVL8
 1074 0043 18000000 		.4byte	.LVL9
 1075 0047 0100     		.2byte	0x1
 1076 0049 50       		.byte	0x50
 1077 004a 18000000 		.4byte	.LVL9
 1078 004e 1A000000 		.4byte	.LVL10
 1079 0052 0400     		.2byte	0x4
 1080 0054 F3       		.byte	0xf3
 1081 0055 01       		.uleb128 0x1
 1082 0056 50       		.byte	0x50
 1083 0057 9F       		.byte	0x9f
 1084 0058 1A000000 		.4byte	.LVL10
 1085 005c 1C000000 		.4byte	.LVL11
 1086 0060 0100     		.2byte	0x1
 1087 0062 50       		.byte	0x50
 1088 0063 1C000000 		.4byte	.LVL11
 1089 0067 1E000000 		.4byte	.LVL12
 1090 006b 0400     		.2byte	0x4
 1091 006d F3       		.byte	0xf3
 1092 006e 01       		.uleb128 0x1
 1093 006f 50       		.byte	0x50
 1094 0070 9F       		.byte	0x9f
 1095 0071 1E000000 		.4byte	.LVL12
 1096 0075 20000000 		.4byte	.LVL13
 1097 0079 0100     		.2byte	0x1
 1098 007b 50       		.byte	0x50
 1099 007c 20000000 		.4byte	.LVL13
 1100 0080 28000000 		.4byte	.LFE6
 1101 0084 0400     		.2byte	0x4
 1102 0086 F3       		.byte	0xf3
 1103 0087 01       		.uleb128 0x1
 1104 0088 50       		.byte	0x50
 1105 0089 9F       		.byte	0x9f
 1106 008a 00000000 		.4byte	0
 1107 008e 00000000 		.4byte	0
 1108              	.LLST3:
 1109 0092 00000000 		.4byte	.LVL6
 1110 0096 16000000 		.4byte	.LVL8
 1111 009a 0300     		.2byte	0x3
ARM GAS  C:\Users\User\AppData\Local\Temp\ccKpZDNc.s 			page 28


 1112 009c 09       		.byte	0x9
 1113 009d FE       		.byte	0xfe
 1114 009e 9F       		.byte	0x9f
 1115 009f 16000000 		.4byte	.LVL8
 1116 00a3 1A000000 		.4byte	.LVL10
 1117 00a7 0200     		.2byte	0x2
 1118 00a9 31       		.byte	0x31
 1119 00aa 9F       		.byte	0x9f
 1120 00ab 1A000000 		.4byte	.LVL10
 1121 00af 20000000 		.4byte	.LVL13
 1122 00b3 0300     		.2byte	0x3
 1123 00b5 09       		.byte	0x9
 1124 00b6 FE       		.byte	0xfe
 1125 00b7 9F       		.byte	0x9f
 1126 00b8 20000000 		.4byte	.LVL13
 1127 00bc 28000000 		.4byte	.LFE6
 1128 00c0 0100     		.2byte	0x1
 1129 00c2 50       		.byte	0x50
 1130 00c3 00000000 		.4byte	0
 1131 00c7 00000000 		.4byte	0
 1132              	.LLST4:
 1133 00cb 00000000 		.4byte	.LVL14
 1134 00cf 10000000 		.4byte	.LVL15
 1135 00d3 0100     		.2byte	0x1
 1136 00d5 50       		.byte	0x50
 1137 00d6 10000000 		.4byte	.LVL15
 1138 00da 1C000000 		.4byte	.LFE7
 1139 00de 0400     		.2byte	0x4
 1140 00e0 F3       		.byte	0xf3
 1141 00e1 01       		.uleb128 0x1
 1142 00e2 50       		.byte	0x50
 1143 00e3 9F       		.byte	0x9f
 1144 00e4 00000000 		.4byte	0
 1145 00e8 00000000 		.4byte	0
 1146              	.LLST5:
 1147 00ec 1A000000 		.4byte	.LVL21
 1148 00f0 1E000000 		.4byte	.LVL22
 1149 00f4 0500     		.2byte	0x5
 1150 00f6 70       		.byte	0x70
 1151 00f7 00       		.sleb128 0
 1152 00f8 3F       		.byte	0x3f
 1153 00f9 1A       		.byte	0x1a
 1154 00fa 9F       		.byte	0x9f
 1155 00fb 00000000 		.4byte	0
 1156 00ff 00000000 		.4byte	0
 1157              		.section	.debug_aranges,"",%progbits
 1158 0000 6C000000 		.4byte	0x6c
 1159 0004 0200     		.2byte	0x2
 1160 0006 00000000 		.4byte	.Ldebug_info0
 1161 000a 04       		.byte	0x4
 1162 000b 00       		.byte	0
 1163 000c 0000     		.2byte	0
 1164 000e 0000     		.2byte	0
 1165 0010 00000000 		.4byte	.LFB4
 1166 0014 1C000000 		.4byte	.LFE4-.LFB4
 1167 0018 00000000 		.4byte	.LFB1
 1168 001c 18000000 		.4byte	.LFE1-.LFB1
ARM GAS  C:\Users\User\AppData\Local\Temp\ccKpZDNc.s 			page 29


 1169 0020 00000000 		.4byte	.LFB5
 1170 0024 1C000000 		.4byte	.LFE5-.LFB5
 1171 0028 00000000 		.4byte	.LFB3
 1172 002c 18000000 		.4byte	.LFE3-.LFB3
 1173 0030 00000000 		.4byte	.LFB6
 1174 0034 28000000 		.4byte	.LFE6-.LFB6
 1175 0038 00000000 		.4byte	.LFB7
 1176 003c 1C000000 		.4byte	.LFE7-.LFB7
 1177 0040 00000000 		.4byte	.LFB2
 1178 0044 0A000000 		.4byte	.LFE2-.LFB2
 1179 0048 00000000 		.4byte	.LFB0
 1180 004c 1C000000 		.4byte	.LFE0-.LFB0
 1181 0050 00000000 		.4byte	.LFB8
 1182 0054 10000000 		.4byte	.LFE8-.LFB8
 1183 0058 00000000 		.4byte	.LFB9
 1184 005c 0C000000 		.4byte	.LFE9-.LFB9
 1185 0060 00000000 		.4byte	.LFB10
 1186 0064 28000000 		.4byte	.LFE10-.LFB10
 1187 0068 00000000 		.4byte	0
 1188 006c 00000000 		.4byte	0
 1189              		.section	.debug_ranges,"",%progbits
 1190              	.Ldebug_ranges0:
 1191 0000 00000000 		.4byte	.LFB4
 1192 0004 1C000000 		.4byte	.LFE4
 1193 0008 00000000 		.4byte	.LFB1
 1194 000c 18000000 		.4byte	.LFE1
 1195 0010 00000000 		.4byte	.LFB5
 1196 0014 1C000000 		.4byte	.LFE5
 1197 0018 00000000 		.4byte	.LFB3
 1198 001c 18000000 		.4byte	.LFE3
 1199 0020 00000000 		.4byte	.LFB6
 1200 0024 28000000 		.4byte	.LFE6
 1201 0028 00000000 		.4byte	.LFB7
 1202 002c 1C000000 		.4byte	.LFE7
 1203 0030 00000000 		.4byte	.LFB2
 1204 0034 0A000000 		.4byte	.LFE2
 1205 0038 00000000 		.4byte	.LFB0
 1206 003c 1C000000 		.4byte	.LFE0
 1207 0040 00000000 		.4byte	.LFB8
 1208 0044 10000000 		.4byte	.LFE8
 1209 0048 00000000 		.4byte	.LFB9
 1210 004c 0C000000 		.4byte	.LFE9
 1211 0050 00000000 		.4byte	.LFB10
 1212 0054 28000000 		.4byte	.LFE10
 1213 0058 00000000 		.4byte	0
 1214 005c 00000000 		.4byte	0
 1215              		.section	.debug_line,"",%progbits
 1216              	.Ldebug_line0:
 1217 0000 31010000 		.section	.debug_str,"MS",%progbits,1
 1217      02005200 
 1217      00000201 
 1217      FB0E0D00 
 1217      01010101 
 1218              	.LASF21:
 1219 0000 72657375 		.ascii	"result\000"
 1219      6C7400
 1220              	.LASF18:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccKpZDNc.s 			page 30


 1221 0007 53686966 		.ascii	"ShiftReg_4_DisableInt\000"
 1221      74526567 
 1221      5F345F44 
 1221      69736162 
 1221      6C65496E 
 1222              	.LASF3:
 1223 001d 73686F72 		.ascii	"short unsigned int\000"
 1223      7420756E 
 1223      7369676E 
 1223      65642069 
 1223      6E7400
 1224              	.LASF9:
 1225 0030 666C6F61 		.ascii	"float\000"
 1225      7400
 1226              	.LASF7:
 1227 0036 6C6F6E67 		.ascii	"long long unsigned int\000"
 1227      206C6F6E 
 1227      6720756E 
 1227      7369676E 
 1227      65642069 
 1228              	.LASF37:
 1229 004d 53686966 		.ascii	"ShiftReg_4_initVar\000"
 1229      74526567 
 1229      5F345F69 
 1229      6E697456 
 1229      617200
 1230              	.LASF1:
 1231 0060 756E7369 		.ascii	"unsigned char\000"
 1231      676E6564 
 1231      20636861 
 1231      7200
 1232              	.LASF33:
 1233 006e 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 1233      43313120 
 1233      352E342E 
 1233      31203230 
 1233      31363036 
 1234 00a1 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m3 -mthumb -g -O"
 1234      20726576 
 1234      6973696F 
 1234      6E203233 
 1234      37373135 
 1235 00d4 67202D66 		.ascii	"g -ffunction-sections -ffat-lto-objects\000"
 1235      66756E63 
 1235      74696F6E 
 1235      2D736563 
 1235      74696F6E 
 1236              	.LASF13:
 1237 00fc 72656738 		.ascii	"reg8\000"
 1237      00
 1238              	.LASF19:
 1239 0101 696E7465 		.ascii	"interruptState\000"
 1239      72727570 
 1239      74537461 
 1239      746500
 1240              	.LASF5:
 1241 0110 6C6F6E67 		.ascii	"long unsigned int\000"
ARM GAS  C:\Users\User\AppData\Local\Temp\ccKpZDNc.s 			page 31


 1241      20756E73 
 1241      69676E65 
 1241      6420696E 
 1241      7400
 1242              	.LASF12:
 1243 0122 75696E74 		.ascii	"uint8\000"
 1243      3800
 1244              	.LASF30:
 1245 0128 53686966 		.ascii	"ShiftReg_4_ReadRegValue\000"
 1245      74526567 
 1245      5F345F52 
 1245      65616452 
 1245      65675661 
 1246              	.LASF23:
 1247 0140 6669666F 		.ascii	"fifoId\000"
 1247      496400
 1248              	.LASF34:
 1249 0147 47656E65 		.ascii	"Generated_Source\\PSoC5\\ShiftReg_4.c\000"
 1249      72617465 
 1249      645F536F 
 1249      75726365 
 1249      5C50536F 
 1250              	.LASF10:
 1251 016b 646F7562 		.ascii	"double\000"
 1251      6C6500
 1252              	.LASF24:
 1253 0172 696E7465 		.ascii	"interruptSource\000"
 1253      72727570 
 1253      74536F75 
 1253      72636500 
 1254              	.LASF28:
 1255 0182 73686966 		.ascii	"shiftData\000"
 1255      74446174 
 1255      6100
 1256              	.LASF31:
 1257 018c 4379456E 		.ascii	"CyEnterCriticalSection\000"
 1257      74657243 
 1257      72697469 
 1257      63616C53 
 1257      65637469 
 1258              	.LASF8:
 1259 01a3 756E7369 		.ascii	"unsigned int\000"
 1259      676E6564 
 1259      20696E74 
 1259      00
 1260              	.LASF35:
 1261 01b0 443A5C56 		.ascii	"D:\\VM_share\\MCU_PSoC_FPGA\\WOTAN\\WOTAN.cydsn\000"
 1261      4D5F7368 
 1261      6172655C 
 1261      4D43555F 
 1261      50536F43 
 1262              	.LASF32:
 1263 01dc 43794578 		.ascii	"CyExitCriticalSection\000"
 1263      69744372 
 1263      69746963 
 1263      616C5365 
 1263      6374696F 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccKpZDNc.s 			page 32


 1264              	.LASF22:
 1265 01f2 53686966 		.ascii	"ShiftReg_4_SetIntMode\000"
 1265      74526567 
 1265      5F345F53 
 1265      6574496E 
 1265      744D6F64 
 1266              	.LASF25:
 1267 0208 53686966 		.ascii	"ShiftReg_4_Init\000"
 1267      74526567 
 1267      5F345F49 
 1267      6E697400 
 1268              	.LASF26:
 1269 0218 53686966 		.ascii	"ShiftReg_4_Start\000"
 1269      74526567 
 1269      5F345F53 
 1269      74617274 
 1269      00
 1270              	.LASF15:
 1271 0229 73697A65 		.ascii	"sizetype\000"
 1271      74797065 
 1271      00
 1272              	.LASF6:
 1273 0232 6C6F6E67 		.ascii	"long long int\000"
 1273      206C6F6E 
 1273      6720696E 
 1273      7400
 1274              	.LASF11:
 1275 0240 63686172 		.ascii	"char\000"
 1275      00
 1276              	.LASF29:
 1277 0245 53686966 		.ascii	"ShiftReg_4_GetFIFOStatus\000"
 1277      74526567 
 1277      5F345F47 
 1277      65744649 
 1277      464F5374 
 1278              	.LASF2:
 1279 025e 73686F72 		.ascii	"short int\000"
 1279      7420696E 
 1279      7400
 1280              	.LASF4:
 1281 0268 6C6F6E67 		.ascii	"long int\000"
 1281      20696E74 
 1281      00
 1282              	.LASF27:
 1283 0271 53686966 		.ascii	"ShiftReg_4_WriteRegValue\000"
 1283      74526567 
 1283      5F345F57 
 1283      72697465 
 1283      52656756 
 1284              	.LASF14:
 1285 028a 6C6F6E67 		.ascii	"long double\000"
 1285      20646F75 
 1285      626C6500 
 1286              	.LASF0:
 1287 0296 7369676E 		.ascii	"signed char\000"
 1287      65642063 
 1287      68617200 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccKpZDNc.s 			page 33


 1288              	.LASF36:
 1289 02a2 53686966 		.ascii	"ShiftReg_4_GetIntStatus\000"
 1289      74526567 
 1289      5F345F47 
 1289      6574496E 
 1289      74537461 
 1290              	.LASF16:
 1291 02ba 53686966 		.ascii	"ShiftReg_4_EnableInt\000"
 1291      74526567 
 1291      5F345F45 
 1291      6E61626C 
 1291      65496E74 
 1292              	.LASF20:
 1293 02cf 53686966 		.ascii	"ShiftReg_4_Stop\000"
 1293      74526567 
 1293      5F345F53 
 1293      746F7000 
 1294              	.LASF17:
 1295 02df 53686966 		.ascii	"ShiftReg_4_Enable\000"
 1295      74526567 
 1295      5F345F45 
 1295      6E61626C 
 1295      6500
 1296              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
