# Reading E:/Quartus/Quartus/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:41 on May 08,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 14:32:41 on May 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:41 on May 08,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 14:32:41 on May 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:41 on May 08,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 14:32:41 on May 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:41 on May 08,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# 
# Top level modules:
# 	filter_core
# End time: 14:32:41 on May 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:41 on May 08,2025
# vlog -reportprogress 300 -sv ../rtl/header_parser.sv 
# -- Compiling module header_parser
# -- Compiling module header_parser_testbench
# 
# Top level modules:
# 	header_parser_testbench
# End time: 14:32:41 on May 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.header_parser_testbench 
# Start time: 14:32:42 on May 08,2025
# Loading sv_std.std
# Loading work.header_parser_testbench
# Loading work.header_parser
# Loading work.cycle_counter
# Loading work.fifo
# Loading work.filter_core
# Loading work.filter_config
# Simulation finished.
# ** Note: $finish    : ../rtl/header_parser.sv(570)
#    Time: 205 ps  Iteration: 1  Instance: /header_parser_testbench
# 1
# Break in Module header_parser_testbench at ../rtl/header_parser.sv line 570
# End time: 14:34:26 on May 08,2025, Elapsed time: 0:01:44
# Errors: 0, Warnings: 0
