Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Dec  9 20:03:50 2024
| Host         : ECE-PHO115-22 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    144         
TIMING-18  Warning           Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (144)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (279)
5. checking no_input_delay (10)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (144)
--------------------------
 There are 144 register/latch pins with no clock driven by root clock pin: clkDiv/tempClk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (279)
--------------------------------------------------
 There are 279 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.195        0.000                      0                  190        0.106        0.000                      0                  190        4.500        0.000                       0                    73  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.195        0.000                      0                  190        0.106        0.000                      0                  190        4.500        0.000                       0                    73  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.195ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.195ns  (required time - arrival time)
  Source:                 debDEL/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debDEL/counter_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.202ns  (logic 0.854ns (20.321%)  route 3.348ns (79.679%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.642     5.245    debDEL/clk_IBUF_BUFG
    SLICE_X31Y97         FDRE                                         r  debDEL/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.456     5.701 r  debDEL/counter_reg[5]/Q
                         net (fo=2, routed)           1.331     7.032    debDEL/counter_reg[5]
    SLICE_X30Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.156 f  debDEL/counter[0]_i_6__1/O
                         net (fo=1, routed)           0.663     7.819    debDEL/counter[0]_i_6__1_n_0
    SLICE_X30Y98         LUT6 (Prop_lut6_I0_O)        0.124     7.943 f  debDEL/counter[0]_i_4__0/O
                         net (fo=2, routed)           0.673     8.616    debDEL/counter[0]_i_4__0_n_0
    SLICE_X30Y96         LUT2 (Prop_lut2_I1_O)        0.150     8.766 r  debDEL/counter[0]_i_2__1/O
                         net (fo=21, routed)          0.681     9.447    debDEL/counter
    SLICE_X31Y101        FDRE                                         r  debDEL/counter_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.505    14.927    debDEL/clk_IBUF_BUFG
    SLICE_X31Y101        FDRE                                         r  debDEL/counter_reg[20]/C
                         clock pessimism              0.180    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X31Y101        FDRE (Setup_fdre_C_CE)      -0.429    14.643    debDEL/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -9.447    
  -------------------------------------------------------------------
                         slack                                  5.195    

Slack (MET) :             5.201ns  (required time - arrival time)
  Source:                 debDEL/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debDEL/counter_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.197ns  (logic 0.854ns (20.348%)  route 3.343ns (79.652%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.642     5.245    debDEL/clk_IBUF_BUFG
    SLICE_X31Y97         FDRE                                         r  debDEL/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.456     5.701 r  debDEL/counter_reg[5]/Q
                         net (fo=2, routed)           1.331     7.032    debDEL/counter_reg[5]
    SLICE_X30Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.156 f  debDEL/counter[0]_i_6__1/O
                         net (fo=1, routed)           0.663     7.819    debDEL/counter[0]_i_6__1_n_0
    SLICE_X30Y98         LUT6 (Prop_lut6_I0_O)        0.124     7.943 f  debDEL/counter[0]_i_4__0/O
                         net (fo=2, routed)           0.673     8.616    debDEL/counter[0]_i_4__0_n_0
    SLICE_X30Y96         LUT2 (Prop_lut2_I1_O)        0.150     8.766 r  debDEL/counter[0]_i_2__1/O
                         net (fo=21, routed)          0.676     9.442    debDEL/counter
    SLICE_X31Y100        FDRE                                         r  debDEL/counter_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.505    14.927    debDEL/clk_IBUF_BUFG
    SLICE_X31Y100        FDRE                                         r  debDEL/counter_reg[16]/C
                         clock pessimism              0.180    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X31Y100        FDRE (Setup_fdre_C_CE)      -0.429    14.643    debDEL/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -9.442    
  -------------------------------------------------------------------
                         slack                                  5.201    

Slack (MET) :             5.201ns  (required time - arrival time)
  Source:                 debDEL/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debDEL/counter_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.197ns  (logic 0.854ns (20.348%)  route 3.343ns (79.652%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.642     5.245    debDEL/clk_IBUF_BUFG
    SLICE_X31Y97         FDRE                                         r  debDEL/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.456     5.701 r  debDEL/counter_reg[5]/Q
                         net (fo=2, routed)           1.331     7.032    debDEL/counter_reg[5]
    SLICE_X30Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.156 f  debDEL/counter[0]_i_6__1/O
                         net (fo=1, routed)           0.663     7.819    debDEL/counter[0]_i_6__1_n_0
    SLICE_X30Y98         LUT6 (Prop_lut6_I0_O)        0.124     7.943 f  debDEL/counter[0]_i_4__0/O
                         net (fo=2, routed)           0.673     8.616    debDEL/counter[0]_i_4__0_n_0
    SLICE_X30Y96         LUT2 (Prop_lut2_I1_O)        0.150     8.766 r  debDEL/counter[0]_i_2__1/O
                         net (fo=21, routed)          0.676     9.442    debDEL/counter
    SLICE_X31Y100        FDRE                                         r  debDEL/counter_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.505    14.927    debDEL/clk_IBUF_BUFG
    SLICE_X31Y100        FDRE                                         r  debDEL/counter_reg[17]/C
                         clock pessimism              0.180    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X31Y100        FDRE (Setup_fdre_C_CE)      -0.429    14.643    debDEL/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -9.442    
  -------------------------------------------------------------------
                         slack                                  5.201    

Slack (MET) :             5.201ns  (required time - arrival time)
  Source:                 debDEL/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debDEL/counter_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.197ns  (logic 0.854ns (20.348%)  route 3.343ns (79.652%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.642     5.245    debDEL/clk_IBUF_BUFG
    SLICE_X31Y97         FDRE                                         r  debDEL/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.456     5.701 r  debDEL/counter_reg[5]/Q
                         net (fo=2, routed)           1.331     7.032    debDEL/counter_reg[5]
    SLICE_X30Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.156 f  debDEL/counter[0]_i_6__1/O
                         net (fo=1, routed)           0.663     7.819    debDEL/counter[0]_i_6__1_n_0
    SLICE_X30Y98         LUT6 (Prop_lut6_I0_O)        0.124     7.943 f  debDEL/counter[0]_i_4__0/O
                         net (fo=2, routed)           0.673     8.616    debDEL/counter[0]_i_4__0_n_0
    SLICE_X30Y96         LUT2 (Prop_lut2_I1_O)        0.150     8.766 r  debDEL/counter[0]_i_2__1/O
                         net (fo=21, routed)          0.676     9.442    debDEL/counter
    SLICE_X31Y100        FDRE                                         r  debDEL/counter_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.505    14.927    debDEL/clk_IBUF_BUFG
    SLICE_X31Y100        FDRE                                         r  debDEL/counter_reg[18]/C
                         clock pessimism              0.180    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X31Y100        FDRE (Setup_fdre_C_CE)      -0.429    14.643    debDEL/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -9.442    
  -------------------------------------------------------------------
                         slack                                  5.201    

Slack (MET) :             5.201ns  (required time - arrival time)
  Source:                 debDEL/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debDEL/counter_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.197ns  (logic 0.854ns (20.348%)  route 3.343ns (79.652%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.642     5.245    debDEL/clk_IBUF_BUFG
    SLICE_X31Y97         FDRE                                         r  debDEL/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.456     5.701 r  debDEL/counter_reg[5]/Q
                         net (fo=2, routed)           1.331     7.032    debDEL/counter_reg[5]
    SLICE_X30Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.156 f  debDEL/counter[0]_i_6__1/O
                         net (fo=1, routed)           0.663     7.819    debDEL/counter[0]_i_6__1_n_0
    SLICE_X30Y98         LUT6 (Prop_lut6_I0_O)        0.124     7.943 f  debDEL/counter[0]_i_4__0/O
                         net (fo=2, routed)           0.673     8.616    debDEL/counter[0]_i_4__0_n_0
    SLICE_X30Y96         LUT2 (Prop_lut2_I1_O)        0.150     8.766 r  debDEL/counter[0]_i_2__1/O
                         net (fo=21, routed)          0.676     9.442    debDEL/counter
    SLICE_X31Y100        FDRE                                         r  debDEL/counter_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.505    14.927    debDEL/clk_IBUF_BUFG
    SLICE_X31Y100        FDRE                                         r  debDEL/counter_reg[19]/C
                         clock pessimism              0.180    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X31Y100        FDRE (Setup_fdre_C_CE)      -0.429    14.643    debDEL/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -9.442    
  -------------------------------------------------------------------
                         slack                                  5.201    

Slack (MET) :             5.306ns  (required time - arrival time)
  Source:                 debDEL/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debDEL/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 0.854ns (20.314%)  route 3.350ns (79.686%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.642     5.245    debDEL/clk_IBUF_BUFG
    SLICE_X31Y97         FDRE                                         r  debDEL/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.456     5.701 r  debDEL/counter_reg[5]/Q
                         net (fo=2, routed)           1.331     7.032    debDEL/counter_reg[5]
    SLICE_X30Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.156 f  debDEL/counter[0]_i_6__1/O
                         net (fo=1, routed)           0.663     7.819    debDEL/counter[0]_i_6__1_n_0
    SLICE_X30Y98         LUT6 (Prop_lut6_I0_O)        0.124     7.943 f  debDEL/counter[0]_i_4__0/O
                         net (fo=2, routed)           0.673     8.616    debDEL/counter[0]_i_4__0_n_0
    SLICE_X30Y96         LUT2 (Prop_lut2_I1_O)        0.150     8.766 r  debDEL/counter[0]_i_2__1/O
                         net (fo=21, routed)          0.682     9.449    debDEL/counter
    SLICE_X31Y96         FDRE                                         r  debDEL/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.520    14.943    debDEL/clk_IBUF_BUFG
    SLICE_X31Y96         FDRE                                         r  debDEL/counter_reg[0]/C
                         clock pessimism              0.276    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X31Y96         FDRE (Setup_fdre_C_CE)      -0.429    14.754    debDEL/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                          -9.449    
  -------------------------------------------------------------------
                         slack                                  5.306    

Slack (MET) :             5.306ns  (required time - arrival time)
  Source:                 debDEL/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debDEL/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 0.854ns (20.314%)  route 3.350ns (79.686%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.642     5.245    debDEL/clk_IBUF_BUFG
    SLICE_X31Y97         FDRE                                         r  debDEL/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.456     5.701 r  debDEL/counter_reg[5]/Q
                         net (fo=2, routed)           1.331     7.032    debDEL/counter_reg[5]
    SLICE_X30Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.156 f  debDEL/counter[0]_i_6__1/O
                         net (fo=1, routed)           0.663     7.819    debDEL/counter[0]_i_6__1_n_0
    SLICE_X30Y98         LUT6 (Prop_lut6_I0_O)        0.124     7.943 f  debDEL/counter[0]_i_4__0/O
                         net (fo=2, routed)           0.673     8.616    debDEL/counter[0]_i_4__0_n_0
    SLICE_X30Y96         LUT2 (Prop_lut2_I1_O)        0.150     8.766 r  debDEL/counter[0]_i_2__1/O
                         net (fo=21, routed)          0.682     9.449    debDEL/counter
    SLICE_X31Y96         FDRE                                         r  debDEL/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.520    14.943    debDEL/clk_IBUF_BUFG
    SLICE_X31Y96         FDRE                                         r  debDEL/counter_reg[1]/C
                         clock pessimism              0.276    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X31Y96         FDRE (Setup_fdre_C_CE)      -0.429    14.754    debDEL/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                          -9.449    
  -------------------------------------------------------------------
                         slack                                  5.306    

Slack (MET) :             5.306ns  (required time - arrival time)
  Source:                 debDEL/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debDEL/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 0.854ns (20.314%)  route 3.350ns (79.686%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.642     5.245    debDEL/clk_IBUF_BUFG
    SLICE_X31Y97         FDRE                                         r  debDEL/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.456     5.701 r  debDEL/counter_reg[5]/Q
                         net (fo=2, routed)           1.331     7.032    debDEL/counter_reg[5]
    SLICE_X30Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.156 f  debDEL/counter[0]_i_6__1/O
                         net (fo=1, routed)           0.663     7.819    debDEL/counter[0]_i_6__1_n_0
    SLICE_X30Y98         LUT6 (Prop_lut6_I0_O)        0.124     7.943 f  debDEL/counter[0]_i_4__0/O
                         net (fo=2, routed)           0.673     8.616    debDEL/counter[0]_i_4__0_n_0
    SLICE_X30Y96         LUT2 (Prop_lut2_I1_O)        0.150     8.766 r  debDEL/counter[0]_i_2__1/O
                         net (fo=21, routed)          0.682     9.449    debDEL/counter
    SLICE_X31Y96         FDRE                                         r  debDEL/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.520    14.943    debDEL/clk_IBUF_BUFG
    SLICE_X31Y96         FDRE                                         r  debDEL/counter_reg[2]/C
                         clock pessimism              0.276    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X31Y96         FDRE (Setup_fdre_C_CE)      -0.429    14.754    debDEL/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                          -9.449    
  -------------------------------------------------------------------
                         slack                                  5.306    

Slack (MET) :             5.306ns  (required time - arrival time)
  Source:                 debDEL/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debDEL/counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 0.854ns (20.314%)  route 3.350ns (79.686%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.642     5.245    debDEL/clk_IBUF_BUFG
    SLICE_X31Y97         FDRE                                         r  debDEL/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.456     5.701 r  debDEL/counter_reg[5]/Q
                         net (fo=2, routed)           1.331     7.032    debDEL/counter_reg[5]
    SLICE_X30Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.156 f  debDEL/counter[0]_i_6__1/O
                         net (fo=1, routed)           0.663     7.819    debDEL/counter[0]_i_6__1_n_0
    SLICE_X30Y98         LUT6 (Prop_lut6_I0_O)        0.124     7.943 f  debDEL/counter[0]_i_4__0/O
                         net (fo=2, routed)           0.673     8.616    debDEL/counter[0]_i_4__0_n_0
    SLICE_X30Y96         LUT2 (Prop_lut2_I1_O)        0.150     8.766 r  debDEL/counter[0]_i_2__1/O
                         net (fo=21, routed)          0.682     9.449    debDEL/counter
    SLICE_X31Y96         FDRE                                         r  debDEL/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.520    14.943    debDEL/clk_IBUF_BUFG
    SLICE_X31Y96         FDRE                                         r  debDEL/counter_reg[3]/C
                         clock pessimism              0.276    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X31Y96         FDRE (Setup_fdre_C_CE)      -0.429    14.754    debDEL/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                          -9.449    
  -------------------------------------------------------------------
                         slack                                  5.306    

Slack (MET) :             5.408ns  (required time - arrival time)
  Source:                 debEN/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debEN/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 0.823ns (19.861%)  route 3.321ns (80.139%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.642     5.245    debEN/clk_IBUF_BUFG
    SLICE_X33Y98         FDRE                                         r  debEN/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.456     5.701 r  debEN/counter_reg[1]/Q
                         net (fo=2, routed)           1.107     6.808    debEN/counter_reg[1]
    SLICE_X32Y99         LUT6 (Prop_lut6_I1_O)        0.124     6.932 f  debEN/counter[0]_i_6__0/O
                         net (fo=1, routed)           0.812     7.744    debEN/counter[0]_i_6__0_n_0
    SLICE_X32Y101        LUT6 (Prop_lut6_I0_O)        0.124     7.868 f  debEN/counter[0]_i_4/O
                         net (fo=2, routed)           0.441     8.310    debEN/counter[0]_i_4_n_0
    SLICE_X32Y101        LUT2 (Prop_lut2_I1_O)        0.119     8.429 r  debEN/counter[0]_i_2__0/O
                         net (fo=21, routed)          0.960     9.388    debEN/counter
    SLICE_X33Y98         FDRE                                         r  debEN/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.521    14.944    debEN/clk_IBUF_BUFG
    SLICE_X33Y98         FDRE                                         r  debEN/counter_reg[0]/C
                         clock pessimism              0.301    15.245    
                         clock uncertainty           -0.035    15.209    
    SLICE_X33Y98         FDRE (Setup_fdre_C_CE)      -0.413    14.796    debEN/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                          -9.388    
  -------------------------------------------------------------------
                         slack                                  5.408    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 debDEL/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debDEL/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.572     1.491    debDEL/clk_IBUF_BUFG
    SLICE_X31Y99         FDRE                                         r  debDEL/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  debDEL/counter_reg[15]/Q
                         net (fo=2, routed)           0.120     1.753    debDEL/counter_reg[15]
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.913 r  debDEL/counter_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.913    debDEL/counter_reg[12]_i_1__1_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.967 r  debDEL/counter_reg[16]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.967    debDEL/counter_reg[16]_i_1__1_n_7
    SLICE_X31Y100        FDRE                                         r  debDEL/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.837     2.002    debDEL/clk_IBUF_BUFG
    SLICE_X31Y100        FDRE                                         r  debDEL/counter_reg[16]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X31Y100        FDRE (Hold_fdre_C_D)         0.105     1.861    debDEL/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 debEN/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debEN/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.572     1.491    debEN/clk_IBUF_BUFG
    SLICE_X33Y99         FDRE                                         r  debEN/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  debEN/counter_reg[7]/Q
                         net (fo=2, routed)           0.120     1.753    debEN/counter_reg[7]
    SLICE_X33Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.913 r  debEN/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.913    debEN/counter_reg[4]_i_1__0_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.967 r  debEN/counter_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.967    debEN/counter_reg[8]_i_1__0_n_7
    SLICE_X33Y100        FDRE                                         r  debEN/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.837     2.002    debEN/clk_IBUF_BUFG
    SLICE_X33Y100        FDRE                                         r  debEN/counter_reg[8]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X33Y100        FDRE (Hold_fdre_C_D)         0.105     1.861    debEN/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 debDEL/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debDEL/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.572     1.491    debDEL/clk_IBUF_BUFG
    SLICE_X31Y99         FDRE                                         r  debDEL/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  debDEL/counter_reg[15]/Q
                         net (fo=2, routed)           0.120     1.753    debDEL/counter_reg[15]
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.913 r  debDEL/counter_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.913    debDEL/counter_reg[12]_i_1__1_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.978 r  debDEL/counter_reg[16]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.978    debDEL/counter_reg[16]_i_1__1_n_5
    SLICE_X31Y100        FDRE                                         r  debDEL/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.837     2.002    debDEL/clk_IBUF_BUFG
    SLICE_X31Y100        FDRE                                         r  debDEL/counter_reg[18]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X31Y100        FDRE (Hold_fdre_C_D)         0.105     1.861    debDEL/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 debEN/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debEN/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.572     1.491    debEN/clk_IBUF_BUFG
    SLICE_X33Y99         FDRE                                         r  debEN/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  debEN/counter_reg[7]/Q
                         net (fo=2, routed)           0.120     1.753    debEN/counter_reg[7]
    SLICE_X33Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.913 r  debEN/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.913    debEN/counter_reg[4]_i_1__0_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.978 r  debEN/counter_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.978    debEN/counter_reg[8]_i_1__0_n_5
    SLICE_X33Y100        FDRE                                         r  debEN/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.837     2.002    debEN/clk_IBUF_BUFG
    SLICE_X33Y100        FDRE                                         r  debEN/counter_reg[10]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X33Y100        FDRE (Hold_fdre_C_D)         0.105     1.861    debEN/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 debDEL/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debDEL/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.572     1.491    debDEL/clk_IBUF_BUFG
    SLICE_X31Y99         FDRE                                         r  debDEL/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  debDEL/counter_reg[15]/Q
                         net (fo=2, routed)           0.120     1.753    debDEL/counter_reg[15]
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.913 r  debDEL/counter_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.913    debDEL/counter_reg[12]_i_1__1_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.003 r  debDEL/counter_reg[16]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     2.003    debDEL/counter_reg[16]_i_1__1_n_6
    SLICE_X31Y100        FDRE                                         r  debDEL/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.837     2.002    debDEL/clk_IBUF_BUFG
    SLICE_X31Y100        FDRE                                         r  debDEL/counter_reg[17]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X31Y100        FDRE (Hold_fdre_C_D)         0.105     1.861    debDEL/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 debDEL/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debDEL/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.572     1.491    debDEL/clk_IBUF_BUFG
    SLICE_X31Y99         FDRE                                         r  debDEL/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  debDEL/counter_reg[15]/Q
                         net (fo=2, routed)           0.120     1.753    debDEL/counter_reg[15]
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.913 r  debDEL/counter_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.913    debDEL/counter_reg[12]_i_1__1_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.003 r  debDEL/counter_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     2.003    debDEL/counter_reg[16]_i_1__1_n_4
    SLICE_X31Y100        FDRE                                         r  debDEL/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.837     2.002    debDEL/clk_IBUF_BUFG
    SLICE_X31Y100        FDRE                                         r  debDEL/counter_reg[19]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X31Y100        FDRE (Hold_fdre_C_D)         0.105     1.861    debDEL/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 debEN/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debEN/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.572     1.491    debEN/clk_IBUF_BUFG
    SLICE_X33Y99         FDRE                                         r  debEN/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  debEN/counter_reg[7]/Q
                         net (fo=2, routed)           0.120     1.753    debEN/counter_reg[7]
    SLICE_X33Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.913 r  debEN/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.913    debEN/counter_reg[4]_i_1__0_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.003 r  debEN/counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.003    debEN/counter_reg[8]_i_1__0_n_4
    SLICE_X33Y100        FDRE                                         r  debEN/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.837     2.002    debEN/clk_IBUF_BUFG
    SLICE_X33Y100        FDRE                                         r  debEN/counter_reg[11]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X33Y100        FDRE (Hold_fdre_C_D)         0.105     1.861    debEN/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 debEN/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debEN/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.572     1.491    debEN/clk_IBUF_BUFG
    SLICE_X33Y99         FDRE                                         r  debEN/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  debEN/counter_reg[7]/Q
                         net (fo=2, routed)           0.120     1.753    debEN/counter_reg[7]
    SLICE_X33Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.913 r  debEN/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.913    debEN/counter_reg[4]_i_1__0_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.003 r  debEN/counter_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.003    debEN/counter_reg[8]_i_1__0_n_6
    SLICE_X33Y100        FDRE                                         r  debEN/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.837     2.002    debEN/clk_IBUF_BUFG
    SLICE_X33Y100        FDRE                                         r  debEN/counter_reg[9]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X33Y100        FDRE (Hold_fdre_C_D)         0.105     1.861    debEN/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 debDEL/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debDEL/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.505%)  route 0.121ns (23.495%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.572     1.491    debDEL/clk_IBUF_BUFG
    SLICE_X31Y99         FDRE                                         r  debDEL/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  debDEL/counter_reg[15]/Q
                         net (fo=2, routed)           0.120     1.753    debDEL/counter_reg[15]
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.913 r  debDEL/counter_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.913    debDEL/counter_reg[12]_i_1__1_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.952 r  debDEL/counter_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.952    debDEL/counter_reg[16]_i_1__1_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.006 r  debDEL/counter_reg[20]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.006    debDEL/counter_reg[20]_i_1__1_n_7
    SLICE_X31Y101        FDRE                                         r  debDEL/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.837     2.002    debDEL/clk_IBUF_BUFG
    SLICE_X31Y101        FDRE                                         r  debDEL/counter_reg[20]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X31Y101        FDRE (Hold_fdre_C_D)         0.105     1.861    debDEL/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 debEN/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debEN/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.572     1.491    debEN/clk_IBUF_BUFG
    SLICE_X33Y99         FDRE                                         r  debEN/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  debEN/counter_reg[7]/Q
                         net (fo=2, routed)           0.120     1.753    debEN/counter_reg[7]
    SLICE_X33Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.913 r  debEN/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.913    debEN/counter_reg[4]_i_1__0_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.952 r  debEN/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.952    debEN/counter_reg[8]_i_1__0_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.006 r  debEN/counter_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.006    debEN/counter_reg[12]_i_1__0_n_7
    SLICE_X33Y101        FDRE                                         r  debEN/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.837     2.002    debEN/clk_IBUF_BUFG
    SLICE_X33Y101        FDRE                                         r  debEN/counter_reg[12]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X33Y101        FDRE (Hold_fdre_C_D)         0.105     1.861    debEN/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    clkDiv/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    clkDiv/tempClk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y96    debDEL/button_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y96    debDEL/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y98    debDEL/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y98    debDEL/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y99    debDEL/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y99    debDEL/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y99    debDEL/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/tempClk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/tempClk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y96    debDEL/button_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y96    debDEL/button_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y96    debDEL/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y96    debDEL/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y98    debDEL/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y98    debDEL/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/tempClk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/tempClk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y96    debDEL/button_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y96    debDEL/button_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y96    debDEL/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y96    debDEL/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y98    debDEL/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y98    debDEL/counter_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           298 Endpoints
Min Delay           298 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_con/heightPos_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/char_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.213ns  (logic 9.336ns (37.029%)  route 15.877ns (62.971%))
  Logic Levels:           24  (CARRY4=10 FDRE=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE                         0.000     0.000 r  vga_con/heightPos_reg[7]/C
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_con/heightPos_reg[7]/Q
                         net (fo=126, routed)         2.374     2.830    vga_con/heightPos_reg[7]
    SLICE_X41Y97         LUT5 (Prop_lut5_I1_O)        0.124     2.954 r  vga_con/y0_carry__1_i_4/O
                         net (fo=6, routed)           0.654     3.609    vga_con/y0_carry__1_i_4_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.135 r  vga_con/y0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.135    vga_con/y0_carry__1_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.292 r  vga_con/y0_carry__2/CO[1]
                         net (fo=30, routed)          0.875     5.167    vga_con/y0_carry__2_n_2
    SLICE_X44Y97         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     5.964 r  vga_con/y0__188_carry__5_i_7/CO[2]
                         net (fo=4, routed)           0.357     6.320    vga_con/y0__188_carry__5_i_7_n_1
    SLICE_X44Y98         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     7.101 r  vga_con/y0__188_carry__5_i_8/CO[2]
                         net (fo=3, routed)           0.208     7.310    vga_con/y0__188_carry__5_i_8_n_1
    SLICE_X45Y98         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     8.091 f  vga_con/y0__188_carry__6_i_9/CO[2]
                         net (fo=34, routed)          1.712     9.803    vga_con/y0__188_carry__6_i_9_n_1
    SLICE_X43Y101        LUT3 (Prop_lut3_I1_O)        0.341    10.144 r  vga_con/y0__188_carry__9_i_3/O
                         net (fo=2, routed)           0.668    10.811    vga_con/y0__188_carry__9_i_3_n_0
    SLICE_X43Y101        LUT4 (Prop_lut4_I3_O)        0.326    11.137 r  vga_con/y0__188_carry__9_i_7/O
                         net (fo=1, routed)           0.000    11.137    vga_con/y0__188_carry__9_i_7_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.777 r  vga_con/y0__188_carry__9/O[3]
                         net (fo=2, routed)           0.954    12.731    vga_con/y0__188_carry__9_n_4
    SLICE_X38Y101        LUT3 (Prop_lut3_I2_O)        0.339    13.070 r  vga_con/y0__324_carry__7_i_4/O
                         net (fo=2, routed)           0.793    13.863    vga_con/y0__324_carry__7_i_4_n_0
    SLICE_X38Y102        LUT4 (Prop_lut4_I3_O)        0.355    14.218 r  vga_con/y0__324_carry__7_i_8/O
                         net (fo=1, routed)           0.000    14.218    vga_con/y0__324_carry__7_i_8_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    14.762 r  vga_con/y0__324_carry__7/O[2]
                         net (fo=3, routed)           0.814    15.576    vga_con/y0__324_carry__7_n_5
    SLICE_X40Y102        LUT2 (Prop_lut2_I0_O)        0.301    15.877 r  vga_con/y0__433_carry__4_i_3/O
                         net (fo=1, routed)           0.000    15.877    vga_con/y0__433_carry__4_i_3_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.517 r  vga_con/y0__433_carry__4/O[3]
                         net (fo=3, routed)           0.991    17.508    vga_con/y0__433_carry__4_n_4
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.306    17.814 r  vga_con/y0__519_carry__5_i_4/O
                         net (fo=1, routed)           0.520    18.334    vga_con/y0__519_carry__5_i_4_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    18.884 r  vga_con/y0__519_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.884    vga_con/y0__519_carry__5_n_0
    SLICE_X46Y104        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.041 f  vga_con/y0__519_carry__6/CO[1]
                         net (fo=8, routed)           1.221    20.263    vga_con/y0__519_carry__6_n_2
    SLICE_X39Y97         LUT3 (Prop_lut3_I0_O)        0.332    20.595 r  vga_con/char_i_56/O
                         net (fo=13, routed)          1.464    22.059    vga_con/char_i_56_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I3_O)        0.124    22.183 f  vga_con/char_i_74/O
                         net (fo=1, routed)           0.872    23.055    vga_con/char_i_74_n_0
    SLICE_X37Y95         LUT5 (Prop_lut5_I4_O)        0.124    23.179 r  vga_con/char_i_54/O
                         net (fo=1, routed)           0.000    23.179    vga_con/char_i_54_n_0
    SLICE_X37Y95         MUXF7 (Prop_muxf7_I0_O)      0.212    23.391 r  vga_con/char_reg_i_19/O
                         net (fo=1, routed)           0.663    24.053    vga_con/char_reg_i_19_n_0
    SLICE_X34Y95         LUT6 (Prop_lut6_I4_O)        0.299    24.352 f  vga_con/char_i_4/O
                         net (fo=1, routed)           0.736    25.089    vga_con/char_i_4_n_0
    SLICE_X34Y98         LUT6 (Prop_lut6_I2_O)        0.124    25.213 r  vga_con/char_i_1/O
                         net (fo=1, routed)           0.000    25.213    vga_con/char1_out
    SLICE_X34Y98         FDRE                                         r  vga_con/char_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acl/temp_DATA_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.841ns  (logic 4.028ns (45.558%)  route 4.814ns (54.442%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDRE                         0.000     0.000 r  acl/temp_DATA_reg[0]/C
    SLICE_X4Y116         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  acl/temp_DATA_reg[0]/Q
                         net (fo=6, routed)           4.814     5.273    LED_OBUF[0]
    V11                  OBUF (Prop_obuf_I_O)         3.569     8.841 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.841    LED[0]
    V11                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_r_reg[0]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.434ns  (logic 4.140ns (49.090%)  route 4.294ns (50.910%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE                         0.000     0.000 r  vga_r_reg[0]_lopt_replica_4/C
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  vga_r_reg[0]_lopt_replica_4/Q
                         net (fo=1, routed)           4.294     4.713    vga_r_reg[0]_lopt_replica_4_1
    A6                   OBUF (Prop_obuf_I_O)         3.721     8.434 r  vga_g_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.434    vga_g[3]
    A6                                                                r  vga_g[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_r_reg[0]_lopt_replica_7/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_r[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.330ns  (logic 4.129ns (49.569%)  route 4.201ns (50.431%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE                         0.000     0.000 r  vga_r_reg[0]_lopt_replica_7/C
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  vga_r_reg[0]_lopt_replica_7/Q
                         net (fo=1, routed)           4.201     4.620    vga_r_reg[0]_lopt_replica_7_1
    C5                   OBUF (Prop_obuf_I_O)         3.710     8.330 r  vga_r_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.330    vga_r[2]
    C5                                                                r  vga_r[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_r_reg[0]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_g[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.324ns  (logic 4.002ns (48.080%)  route 4.322ns (51.920%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE                         0.000     0.000 r  vga_r_reg[0]_lopt_replica_3/C
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_r_reg[0]_lopt_replica_3/Q
                         net (fo=1, routed)           4.322     4.778    vga_r_reg[0]_lopt_replica_3_1
    B6                   OBUF (Prop_obuf_I_O)         3.546     8.324 r  vga_g_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.324    vga_g[2]
    B6                                                                r  vga_g[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_b_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_b[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.254ns  (logic 4.065ns (49.249%)  route 4.189ns (50.750%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDRE                         0.000     0.000 r  vga_b_reg[0]_lopt_replica/C
    SLICE_X54Y98         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_b_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           4.189     4.707    vga_b_reg[0]_lopt_replica_1
    B7                   OBUF (Prop_obuf_I_O)         3.547     8.254 r  vga_b_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.254    vga_b[0]
    B7                                                                r  vga_b[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_r_reg[0]_lopt_replica_5/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_r[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.230ns  (logic 4.145ns (50.363%)  route 4.085ns (49.637%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE                         0.000     0.000 r  vga_r_reg[0]_lopt_replica_5/C
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  vga_r_reg[0]_lopt_replica_5/Q
                         net (fo=1, routed)           4.085     4.504    vga_r_reg[0]_lopt_replica_5_1
    A3                   OBUF (Prop_obuf_I_O)         3.726     8.230 r  vga_r_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.230    vga_r[0]
    A3                                                                r  vga_r[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_b_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_b[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.218ns  (logic 4.070ns (49.520%)  route 4.148ns (50.480%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDRE                         0.000     0.000 r  vga_b_reg[0]/C
    SLICE_X54Y98         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_b_reg[0]/Q
                         net (fo=1, routed)           4.148     4.666    vga_b_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552     8.218 r  vga_b_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.218    vga_b[3]
    D8                                                                r  vga_b[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_b_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_b[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.214ns  (logic 4.069ns (49.539%)  route 4.145ns (50.461%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDRE                         0.000     0.000 r  vga_b_reg[0]_lopt_replica_2/C
    SLICE_X54Y98         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_b_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           4.145     4.663    vga_b_reg[0]_lopt_replica_2_1
    C7                   OBUF (Prop_obuf_I_O)         3.551     8.214 r  vga_b_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.214    vga_b[1]
    C7                                                                r  vga_b[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_r_reg[0]_lopt_replica_6/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_r[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.210ns  (logic 4.140ns (50.428%)  route 4.070ns (49.572%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE                         0.000     0.000 r  vga_r_reg[0]_lopt_replica_6/C
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  vga_r_reg[0]_lopt_replica_6/Q
                         net (fo=1, routed)           4.070     4.489    vga_r_reg[0]_lopt_replica_6_1
    B4                   OBUF (Prop_obuf_I_O)         3.721     8.210 r  vga_r_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.210    vga_r[1]
    B4                                                                r  vga_r[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_con/widthPos_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/widthPos_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE                         0.000     0.000 r  vga_con/widthPos_reg[8]/C
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_con/widthPos_reg[8]/Q
                         net (fo=8, routed)           0.168     0.309    vga_con/widthPos_reg[8]
    SLICE_X37Y91         LUT5 (Prop_lut5_I1_O)        0.042     0.351 r  vga_con/widthPos[9]_i_2/O
                         net (fo=1, routed)           0.000     0.351    vga_con/p_0_in[9]
    SLICE_X37Y91         FDRE                                         r  vga_con/widthPos_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acl/Y_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            acl/Y_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE                         0.000     0.000 r  acl/Y_reg[11]/C
    SLICE_X1Y116         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  acl/Y_reg[11]/Q
                         net (fo=3, routed)           0.168     0.309    acl/p_1_in
    SLICE_X1Y116         LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  acl/Y[11]_i_1/O
                         net (fo=1, routed)           0.000     0.354    acl/Y[11]_i_1_n_0
    SLICE_X1Y116         FDRE                                         r  acl/Y_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_con/widthPos_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/widthPos_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE                         0.000     0.000 r  vga_con/widthPos_reg[8]/C
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_con/widthPos_reg[8]/Q
                         net (fo=8, routed)           0.168     0.309    vga_con/widthPos_reg[8]
    SLICE_X37Y91         LUT4 (Prop_lut4_I0_O)        0.045     0.354 r  vga_con/widthPos[8]_i_1/O
                         net (fo=1, routed)           0.000     0.354    vga_con/p_0_in[8]
    SLICE_X37Y91         FDRE                                         r  vga_con/widthPos_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acl/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            acl/FSM_sequential_state_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (51.018%)  route 0.179ns (48.982%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE                         0.000     0.000 r  acl/FSM_sequential_state_reg_reg[1]/C
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  acl/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=28, routed)          0.179     0.320    acl/state_reg__0[1]
    SLICE_X0Y115         LUT6 (Prop_lut6_I1_O)        0.045     0.365 r  acl/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.365    acl/state_reg__1[1]
    SLICE_X0Y115         FDRE                                         r  acl/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acl/FSM_sequential_state_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            acl/FSM_sequential_state_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE                         0.000     0.000 r  acl/FSM_sequential_state_reg_reg[6]/C
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  acl/FSM_sequential_state_reg_reg[6]/Q
                         net (fo=26, routed)          0.180     0.321    acl/state_reg__0[6]
    SLICE_X1Y113         LUT6 (Prop_lut6_I5_O)        0.045     0.366 r  acl/FSM_sequential_state_reg[6]_i_2/O
                         net (fo=1, routed)           0.000     0.366    acl/state_reg__1[6]
    SLICE_X1Y113         FDRE                                         r  acl/FSM_sequential_state_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acl/counter_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            acl/counter_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y118         FDRE                         0.000     0.000 r  acl/counter_reg[20]/C
    SLICE_X7Y118         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  acl/counter_reg[20]/Q
                         net (fo=2, routed)           0.119     0.260    acl/counter_reg_n_0_[20]
    SLICE_X7Y118         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  acl/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    acl/data0[20]
    SLICE_X7Y118         FDRE                                         r  acl/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acl/counter_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            acl/counter_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         FDRE                         0.000     0.000 r  acl/counter_reg[24]/C
    SLICE_X7Y119         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  acl/counter_reg[24]/Q
                         net (fo=2, routed)           0.119     0.260    acl/counter_reg_n_0_[24]
    SLICE_X7Y119         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  acl/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    acl/data0[24]
    SLICE_X7Y119         FDRE                                         r  acl/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acl/counter_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            acl/counter_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDRE                         0.000     0.000 r  acl/counter_reg[28]/C
    SLICE_X7Y120         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  acl/counter_reg[28]/Q
                         net (fo=2, routed)           0.119     0.260    acl/counter_reg_n_0_[28]
    SLICE_X7Y120         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  acl/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    acl/data0[28]
    SLICE_X7Y120         FDRE                                         r  acl/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acl/counter_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            acl/counter_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y117         FDRE                         0.000     0.000 r  acl/counter_reg[16]/C
    SLICE_X7Y117         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  acl/counter_reg[16]/Q
                         net (fo=2, routed)           0.120     0.261    acl/counter_reg_n_0_[16]
    SLICE_X7Y117         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  acl/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    acl/data0[16]
    SLICE_X7Y117         FDRE                                         r  acl/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acl/counter_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            acl/counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y118         FDRE                         0.000     0.000 r  acl/counter_reg[19]/C
    SLICE_X7Y118         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  acl/counter_reg[19]/Q
                         net (fo=2, routed)           0.120     0.261    acl/counter_reg_n_0_[19]
    SLICE_X7Y118         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.372 r  acl/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.372    acl/data0[19]
    SLICE_X7Y118         FDRE                                         r  acl/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           114 Endpoints
Min Delay           114 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ltrd/letter1_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[10][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.897ns  (logic 0.766ns (19.657%)  route 3.131ns (80.343%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.640     5.243    ltrd/clk_IBUF_BUFG
    SLICE_X30Y92         FDSE                                         r  ltrd/letter1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDSE (Prop_fdse_C_Q)         0.518     5.761 r  ltrd/letter1_reg[3]/Q
                         net (fo=1, routed)           0.790     6.551    ltrd/letter1[3]
    SLICE_X32Y92         LUT5 (Prop_lut5_I0_O)        0.124     6.675 r  ltrd/bmap[2][1]_i_6/O
                         net (fo=58, routed)          1.138     7.813    ltrd/bmap[2][1]_i_6_n_0
    SLICE_X32Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.937 r  ltrd/bmap[2][1]_i_1/O
                         net (fo=57, routed)          1.203     9.139    vga_con/E[0]
    SLICE_X35Y97         FDRE                                         r  vga_con/bmap_reg[10][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter1_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[9][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.897ns  (logic 0.766ns (19.657%)  route 3.131ns (80.343%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.640     5.243    ltrd/clk_IBUF_BUFG
    SLICE_X30Y92         FDSE                                         r  ltrd/letter1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDSE (Prop_fdse_C_Q)         0.518     5.761 r  ltrd/letter1_reg[3]/Q
                         net (fo=1, routed)           0.790     6.551    ltrd/letter1[3]
    SLICE_X32Y92         LUT5 (Prop_lut5_I0_O)        0.124     6.675 r  ltrd/bmap[2][1]_i_6/O
                         net (fo=58, routed)          1.138     7.813    ltrd/bmap[2][1]_i_6_n_0
    SLICE_X32Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.937 r  ltrd/bmap[2][1]_i_1/O
                         net (fo=57, routed)          1.203     9.139    vga_con/E[0]
    SLICE_X35Y97         FDRE                                         r  vga_con/bmap_reg[9][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter1_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[10][4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.855ns  (logic 0.766ns (19.871%)  route 3.089ns (80.129%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.640     5.243    ltrd/clk_IBUF_BUFG
    SLICE_X30Y92         FDSE                                         r  ltrd/letter1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDSE (Prop_fdse_C_Q)         0.518     5.761 r  ltrd/letter1_reg[3]/Q
                         net (fo=1, routed)           0.790     6.551    ltrd/letter1[3]
    SLICE_X32Y92         LUT5 (Prop_lut5_I0_O)        0.124     6.675 r  ltrd/bmap[2][1]_i_6/O
                         net (fo=58, routed)          1.138     7.813    ltrd/bmap[2][1]_i_6_n_0
    SLICE_X32Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.937 r  ltrd/bmap[2][1]_i_1/O
                         net (fo=57, routed)          1.161     9.098    vga_con/E[0]
    SLICE_X33Y97         FDRE                                         r  vga_con/bmap_reg[10][4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter1_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[11][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.855ns  (logic 0.766ns (19.871%)  route 3.089ns (80.129%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.640     5.243    ltrd/clk_IBUF_BUFG
    SLICE_X30Y92         FDSE                                         r  ltrd/letter1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDSE (Prop_fdse_C_Q)         0.518     5.761 r  ltrd/letter1_reg[3]/Q
                         net (fo=1, routed)           0.790     6.551    ltrd/letter1[3]
    SLICE_X32Y92         LUT5 (Prop_lut5_I0_O)        0.124     6.675 r  ltrd/bmap[2][1]_i_6/O
                         net (fo=58, routed)          1.138     7.813    ltrd/bmap[2][1]_i_6_n_0
    SLICE_X32Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.937 r  ltrd/bmap[2][1]_i_1/O
                         net (fo=57, routed)          1.161     9.098    vga_con/E[0]
    SLICE_X33Y97         FDRE                                         r  vga_con/bmap_reg[11][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter1_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[8][6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.855ns  (logic 0.766ns (19.871%)  route 3.089ns (80.129%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.640     5.243    ltrd/clk_IBUF_BUFG
    SLICE_X30Y92         FDSE                                         r  ltrd/letter1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDSE (Prop_fdse_C_Q)         0.518     5.761 r  ltrd/letter1_reg[3]/Q
                         net (fo=1, routed)           0.790     6.551    ltrd/letter1[3]
    SLICE_X32Y92         LUT5 (Prop_lut5_I0_O)        0.124     6.675 r  ltrd/bmap[2][1]_i_6/O
                         net (fo=58, routed)          1.138     7.813    ltrd/bmap[2][1]_i_6_n_0
    SLICE_X32Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.937 r  ltrd/bmap[2][1]_i_1/O
                         net (fo=57, routed)          1.161     9.098    vga_con/E[0]
    SLICE_X33Y97         FDRE                                         r  vga_con/bmap_reg[8][6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter1_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[9][5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.855ns  (logic 0.766ns (19.871%)  route 3.089ns (80.129%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.640     5.243    ltrd/clk_IBUF_BUFG
    SLICE_X30Y92         FDSE                                         r  ltrd/letter1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDSE (Prop_fdse_C_Q)         0.518     5.761 r  ltrd/letter1_reg[3]/Q
                         net (fo=1, routed)           0.790     6.551    ltrd/letter1[3]
    SLICE_X32Y92         LUT5 (Prop_lut5_I0_O)        0.124     6.675 r  ltrd/bmap[2][1]_i_6/O
                         net (fo=58, routed)          1.138     7.813    ltrd/bmap[2][1]_i_6_n_0
    SLICE_X32Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.937 r  ltrd/bmap[2][1]_i_1/O
                         net (fo=57, routed)          1.161     9.098    vga_con/E[0]
    SLICE_X33Y97         FDRE                                         r  vga_con/bmap_reg[9][5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter1_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[2][1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.740ns  (logic 0.766ns (20.480%)  route 2.974ns (79.520%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.640     5.243    ltrd/clk_IBUF_BUFG
    SLICE_X30Y92         FDSE                                         r  ltrd/letter1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDSE (Prop_fdse_C_Q)         0.518     5.761 r  ltrd/letter1_reg[3]/Q
                         net (fo=1, routed)           0.790     6.551    ltrd/letter1[3]
    SLICE_X32Y92         LUT5 (Prop_lut5_I0_O)        0.124     6.675 r  ltrd/bmap[2][1]_i_6/O
                         net (fo=58, routed)          1.138     7.813    ltrd/bmap[2][1]_i_6_n_0
    SLICE_X32Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.937 r  ltrd/bmap[2][1]_i_1/O
                         net (fo=57, routed)          1.046     8.983    vga_con/E[0]
    SLICE_X33Y96         FDRE                                         r  vga_con/bmap_reg[2][1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter1_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[2][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.740ns  (logic 0.766ns (20.480%)  route 2.974ns (79.520%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.640     5.243    ltrd/clk_IBUF_BUFG
    SLICE_X30Y92         FDSE                                         r  ltrd/letter1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDSE (Prop_fdse_C_Q)         0.518     5.761 r  ltrd/letter1_reg[3]/Q
                         net (fo=1, routed)           0.790     6.551    ltrd/letter1[3]
    SLICE_X32Y92         LUT5 (Prop_lut5_I0_O)        0.124     6.675 r  ltrd/bmap[2][1]_i_6/O
                         net (fo=58, routed)          1.138     7.813    ltrd/bmap[2][1]_i_6_n_0
    SLICE_X32Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.937 r  ltrd/bmap[2][1]_i_1/O
                         net (fo=57, routed)          1.046     8.983    vga_con/E[0]
    SLICE_X33Y96         FDRE                                         r  vga_con/bmap_reg[2][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter1_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[3][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.740ns  (logic 0.766ns (20.480%)  route 2.974ns (79.520%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.640     5.243    ltrd/clk_IBUF_BUFG
    SLICE_X30Y92         FDSE                                         r  ltrd/letter1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDSE (Prop_fdse_C_Q)         0.518     5.761 r  ltrd/letter1_reg[3]/Q
                         net (fo=1, routed)           0.790     6.551    ltrd/letter1[3]
    SLICE_X32Y92         LUT5 (Prop_lut5_I0_O)        0.124     6.675 r  ltrd/bmap[2][1]_i_6/O
                         net (fo=58, routed)          1.138     7.813    ltrd/bmap[2][1]_i_6_n_0
    SLICE_X32Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.937 r  ltrd/bmap[2][1]_i_1/O
                         net (fo=57, routed)          1.046     8.983    vga_con/E[0]
    SLICE_X32Y96         FDRE                                         r  vga_con/bmap_reg[3][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter1_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[3][4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.740ns  (logic 0.766ns (20.480%)  route 2.974ns (79.520%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.640     5.243    ltrd/clk_IBUF_BUFG
    SLICE_X30Y92         FDSE                                         r  ltrd/letter1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDSE (Prop_fdse_C_Q)         0.518     5.761 r  ltrd/letter1_reg[3]/Q
                         net (fo=1, routed)           0.790     6.551    ltrd/letter1[3]
    SLICE_X32Y92         LUT5 (Prop_lut5_I0_O)        0.124     6.675 r  ltrd/bmap[2][1]_i_6/O
                         net (fo=58, routed)          1.138     7.813    ltrd/bmap[2][1]_i_6_n_0
    SLICE_X32Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.937 r  ltrd/bmap[2][1]_i_1/O
                         net (fo=57, routed)          1.046     8.983    vga_con/E[0]
    SLICE_X32Y96         FDRE                                         r  vga_con/bmap_reg[3][4]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ltrd/letter3_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[2][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.631ns  (logic 0.231ns (36.584%)  route 0.400ns (63.416%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.570     1.489    ltrd/clk_IBUF_BUFG
    SLICE_X31Y92         FDSE                                         r  ltrd/letter3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDSE (Prop_fdse_C_Q)         0.141     1.630 r  ltrd/letter3_reg[3]/Q
                         net (fo=1, routed)           0.157     1.787    ltrd/letter3[3]
    SLICE_X32Y92         LUT5 (Prop_lut5_I3_O)        0.045     1.832 r  ltrd/bmap[2][1]_i_6/O
                         net (fo=58, routed)          0.244     2.076    ltrd/bmap[2][1]_i_6_n_0
    SLICE_X33Y96         LUT5 (Prop_lut5_I1_O)        0.045     2.121 r  ltrd/bmap[2][1]_i_2/O
                         net (fo=1, routed)           0.000     2.121    vga_con/D[5]
    SLICE_X33Y96         FDRE                                         r  vga_con/bmap_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter3_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[10][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.634ns  (logic 0.231ns (36.428%)  route 0.403ns (63.572%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.570     1.489    ltrd/clk_IBUF_BUFG
    SLICE_X31Y92         FDSE                                         r  ltrd/letter3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDSE (Prop_fdse_C_Q)         0.141     1.630 f  ltrd/letter3_reg[3]/Q
                         net (fo=1, routed)           0.157     1.787    ltrd/letter3[3]
    SLICE_X32Y92         LUT5 (Prop_lut5_I3_O)        0.045     1.832 f  ltrd/bmap[2][1]_i_6/O
                         net (fo=58, routed)          0.246     2.078    ltrd/bmap[2][1]_i_6_n_0
    SLICE_X34Y94         LUT5 (Prop_lut5_I4_O)        0.045     2.123 r  ltrd/bmap[10][1]_i_1/O
                         net (fo=1, routed)           0.000     2.123    vga_con/bmap_reg[10][1]_0[3]
    SLICE_X34Y94         FDRE                                         r  vga_con/bmap_reg[10][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter3_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[4][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.637ns  (logic 0.231ns (36.269%)  route 0.406ns (63.731%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.570     1.489    ltrd/clk_IBUF_BUFG
    SLICE_X31Y92         FDSE                                         r  ltrd/letter3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDSE (Prop_fdse_C_Q)         0.141     1.630 r  ltrd/letter3_reg[2]/Q
                         net (fo=1, routed)           0.104     1.735    ltrd/letter3[2]
    SLICE_X32Y92         LUT5 (Prop_lut5_I3_O)        0.045     1.780 r  ltrd/bmap[2][1]_i_4/O
                         net (fo=58, routed)          0.302     2.081    ltrd/bmap[2][1]_i_4_n_0
    SLICE_X35Y94         LUT5 (Prop_lut5_I2_O)        0.045     2.126 r  ltrd/bmap[4][2]_i_1/O
                         net (fo=1, routed)           0.000     2.126    vga_con/bmap_reg[4][0]_0[4]
    SLICE_X35Y94         FDRE                                         r  vga_con/bmap_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter3_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[6][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.637ns  (logic 0.234ns (36.727%)  route 0.403ns (63.273%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.570     1.489    ltrd/clk_IBUF_BUFG
    SLICE_X31Y92         FDSE                                         r  ltrd/letter3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDSE (Prop_fdse_C_Q)         0.141     1.630 r  ltrd/letter3_reg[3]/Q
                         net (fo=1, routed)           0.157     1.787    ltrd/letter3[3]
    SLICE_X32Y92         LUT5 (Prop_lut5_I3_O)        0.045     1.832 r  ltrd/bmap[2][1]_i_6/O
                         net (fo=58, routed)          0.246     2.078    ltrd/bmap[2][1]_i_6_n_0
    SLICE_X34Y94         LUT5 (Prop_lut5_I0_O)        0.048     2.126 r  ltrd/bmap[6][6]_i_1/O
                         net (fo=1, routed)           0.000     2.126    vga_con/bmap_reg[6][2]_0[0]
    SLICE_X34Y94         FDRE                                         r  vga_con/bmap_reg[6][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter3_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[2][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.637ns  (logic 0.237ns (37.180%)  route 0.400ns (62.819%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.570     1.489    ltrd/clk_IBUF_BUFG
    SLICE_X31Y92         FDSE                                         r  ltrd/letter3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDSE (Prop_fdse_C_Q)         0.141     1.630 r  ltrd/letter3_reg[3]/Q
                         net (fo=1, routed)           0.157     1.787    ltrd/letter3[3]
    SLICE_X32Y92         LUT5 (Prop_lut5_I3_O)        0.045     1.832 r  ltrd/bmap[2][1]_i_6/O
                         net (fo=58, routed)          0.244     2.076    ltrd/bmap[2][1]_i_6_n_0
    SLICE_X33Y96         LUT5 (Prop_lut5_I3_O)        0.051     2.127 r  ltrd/bmap[2][2]_i_1/O
                         net (fo=1, routed)           0.000     2.127    vga_con/D[4]
    SLICE_X33Y96         FDRE                                         r  vga_con/bmap_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter3_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[7][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.638ns  (logic 0.232ns (36.369%)  route 0.406ns (63.631%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.570     1.489    ltrd/clk_IBUF_BUFG
    SLICE_X31Y92         FDSE                                         r  ltrd/letter3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDSE (Prop_fdse_C_Q)         0.141     1.630 r  ltrd/letter3_reg[2]/Q
                         net (fo=1, routed)           0.104     1.735    ltrd/letter3[2]
    SLICE_X32Y92         LUT5 (Prop_lut5_I3_O)        0.045     1.780 r  ltrd/bmap[2][1]_i_4/O
                         net (fo=58, routed)          0.302     2.081    ltrd/bmap[2][1]_i_4_n_0
    SLICE_X35Y94         LUT5 (Prop_lut5_I1_O)        0.046     2.127 r  ltrd/bmap[7][6]_i_1/O
                         net (fo=1, routed)           0.000     2.127    vga_con/bmap_reg[7][2]_0[0]
    SLICE_X35Y94         FDRE                                         r  vga_con/bmap_reg[7][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter3_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[10][1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.642ns  (logic 0.231ns (35.967%)  route 0.411ns (64.033%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.570     1.489    ltrd/clk_IBUF_BUFG
    SLICE_X31Y92         FDSE                                         r  ltrd/letter3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDSE (Prop_fdse_C_Q)         0.141     1.630 r  ltrd/letter3_reg[2]/Q
                         net (fo=1, routed)           0.104     1.735    ltrd/letter3[2]
    SLICE_X32Y92         LUT5 (Prop_lut5_I3_O)        0.045     1.780 r  ltrd/bmap[2][1]_i_4/O
                         net (fo=58, routed)          0.159     1.939    ltrd/bmap[2][1]_i_4_n_0
    SLICE_X32Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.984 r  ltrd/bmap[2][1]_i_1/O
                         net (fo=57, routed)          0.147     2.132    vga_con/E[0]
    SLICE_X34Y94         FDRE                                         r  vga_con/bmap_reg[10][1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter3_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[4][2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.642ns  (logic 0.231ns (35.967%)  route 0.411ns (64.033%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.570     1.489    ltrd/clk_IBUF_BUFG
    SLICE_X31Y92         FDSE                                         r  ltrd/letter3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDSE (Prop_fdse_C_Q)         0.141     1.630 r  ltrd/letter3_reg[2]/Q
                         net (fo=1, routed)           0.104     1.735    ltrd/letter3[2]
    SLICE_X32Y92         LUT5 (Prop_lut5_I3_O)        0.045     1.780 r  ltrd/bmap[2][1]_i_4/O
                         net (fo=58, routed)          0.159     1.939    ltrd/bmap[2][1]_i_4_n_0
    SLICE_X32Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.984 r  ltrd/bmap[2][1]_i_1/O
                         net (fo=57, routed)          0.147     2.132    vga_con/E[0]
    SLICE_X35Y94         FDRE                                         r  vga_con/bmap_reg[4][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter3_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[6][6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.642ns  (logic 0.231ns (35.967%)  route 0.411ns (64.033%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.570     1.489    ltrd/clk_IBUF_BUFG
    SLICE_X31Y92         FDSE                                         r  ltrd/letter3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDSE (Prop_fdse_C_Q)         0.141     1.630 r  ltrd/letter3_reg[2]/Q
                         net (fo=1, routed)           0.104     1.735    ltrd/letter3[2]
    SLICE_X32Y92         LUT5 (Prop_lut5_I3_O)        0.045     1.780 r  ltrd/bmap[2][1]_i_4/O
                         net (fo=58, routed)          0.159     1.939    ltrd/bmap[2][1]_i_4_n_0
    SLICE_X32Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.984 r  ltrd/bmap[2][1]_i_1/O
                         net (fo=57, routed)          0.147     2.132    vga_con/E[0]
    SLICE_X34Y94         FDRE                                         r  vga_con/bmap_reg[6][6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter3_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[7][6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.642ns  (logic 0.231ns (35.967%)  route 0.411ns (64.033%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.570     1.489    ltrd/clk_IBUF_BUFG
    SLICE_X31Y92         FDSE                                         r  ltrd/letter3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDSE (Prop_fdse_C_Q)         0.141     1.630 r  ltrd/letter3_reg[2]/Q
                         net (fo=1, routed)           0.104     1.735    ltrd/letter3[2]
    SLICE_X32Y92         LUT5 (Prop_lut5_I3_O)        0.045     1.780 r  ltrd/bmap[2][1]_i_4/O
                         net (fo=58, routed)          0.159     1.939    ltrd/bmap[2][1]_i_4_n_0
    SLICE_X32Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.984 r  ltrd/bmap[2][1]_i_1/O
                         net (fo=57, routed)          0.147     2.132    vga_con/E[0]
    SLICE_X35Y94         FDRE                                         r  vga_con/bmap_reg[7][6]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           150 Endpoints
Min Delay           150 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ltrd/current_position_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.643ns  (logic 1.734ns (30.725%)  route 3.909ns (69.275%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  reset_IBUF_inst/O
                         net (fo=13, routed)          2.925     4.411    ltrd/reset_IBUF
    SLICE_X30Y93         LUT6 (Prop_lut6_I3_O)        0.124     4.535 r  ltrd/current_position[1]_i_3/O
                         net (fo=2, routed)           0.984     5.519    ltrd/current_position[1]_i_3_n_0
    SLICE_X30Y93         LUT6 (Prop_lut6_I1_O)        0.124     5.643 r  ltrd/current_position[1]_i_1/O
                         net (fo=1, routed)           0.000     5.643    ltrd/current_position[1]_i_1_n_0
    SLICE_X30Y93         FDRE                                         r  ltrd/current_position_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.520     4.943    ltrd/clk_IBUF_BUFG
    SLICE_X30Y93         FDRE                                         r  ltrd/current_position_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ltrd/letter2_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.558ns  (logic 1.610ns (28.963%)  route 3.948ns (71.037%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  reset_IBUF_inst/O
                         net (fo=13, routed)          2.937     4.423    ltrd/reset_IBUF
    SLICE_X32Y92         LUT6 (Prop_lut6_I0_O)        0.124     4.547 r  ltrd/letter2[5]_i_1/O
                         net (fo=6, routed)           1.011     5.558    ltrd/letter2[5]_i_1_n_0
    SLICE_X31Y91         FDSE                                         r  ltrd/letter2_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.519     4.942    ltrd/clk_IBUF_BUFG
    SLICE_X31Y91         FDSE                                         r  ltrd/letter2_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ltrd/letter2_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.558ns  (logic 1.610ns (28.963%)  route 3.948ns (71.037%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  reset_IBUF_inst/O
                         net (fo=13, routed)          2.937     4.423    ltrd/reset_IBUF
    SLICE_X32Y92         LUT6 (Prop_lut6_I0_O)        0.124     4.547 r  ltrd/letter2[5]_i_1/O
                         net (fo=6, routed)           1.011     5.558    ltrd/letter2[5]_i_1_n_0
    SLICE_X31Y91         FDSE                                         r  ltrd/letter2_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.519     4.942    ltrd/clk_IBUF_BUFG
    SLICE_X31Y91         FDSE                                         r  ltrd/letter2_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ltrd/letter2_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.558ns  (logic 1.610ns (28.963%)  route 3.948ns (71.037%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  reset_IBUF_inst/O
                         net (fo=13, routed)          2.937     4.423    ltrd/reset_IBUF
    SLICE_X32Y92         LUT6 (Prop_lut6_I0_O)        0.124     4.547 r  ltrd/letter2[5]_i_1/O
                         net (fo=6, routed)           1.011     5.558    ltrd/letter2[5]_i_1_n_0
    SLICE_X31Y91         FDSE                                         r  ltrd/letter2_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.519     4.942    ltrd/clk_IBUF_BUFG
    SLICE_X31Y91         FDSE                                         r  ltrd/letter2_reg[4]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            debEN/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.435ns  (logic 1.629ns (29.966%)  route 3.806ns (70.034%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  en (IN)
                         net (fo=0)                   0.000     0.000    en
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  en_IBUF_inst/O
                         net (fo=3, routed)           2.846     4.323    debEN/en_IBUF
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.152     4.475 r  debEN/counter[0]_i_2__0/O
                         net (fo=21, routed)          0.960     5.435    debEN/counter
    SLICE_X33Y98         FDRE                                         r  debEN/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.521     4.944    debEN/clk_IBUF_BUFG
    SLICE_X33Y98         FDRE                                         r  debEN/counter_reg[0]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            debEN/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.435ns  (logic 1.629ns (29.966%)  route 3.806ns (70.034%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  en (IN)
                         net (fo=0)                   0.000     0.000    en
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  en_IBUF_inst/O
                         net (fo=3, routed)           2.846     4.323    debEN/en_IBUF
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.152     4.475 r  debEN/counter[0]_i_2__0/O
                         net (fo=21, routed)          0.960     5.435    debEN/counter
    SLICE_X33Y98         FDRE                                         r  debEN/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.521     4.944    debEN/clk_IBUF_BUFG
    SLICE_X33Y98         FDRE                                         r  debEN/counter_reg[1]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            debEN/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.435ns  (logic 1.629ns (29.966%)  route 3.806ns (70.034%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  en (IN)
                         net (fo=0)                   0.000     0.000    en
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  en_IBUF_inst/O
                         net (fo=3, routed)           2.846     4.323    debEN/en_IBUF
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.152     4.475 r  debEN/counter[0]_i_2__0/O
                         net (fo=21, routed)          0.960     5.435    debEN/counter
    SLICE_X33Y98         FDRE                                         r  debEN/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.521     4.944    debEN/clk_IBUF_BUFG
    SLICE_X33Y98         FDRE                                         r  debEN/counter_reg[2]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            debEN/counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.435ns  (logic 1.629ns (29.966%)  route 3.806ns (70.034%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  en (IN)
                         net (fo=0)                   0.000     0.000    en
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  en_IBUF_inst/O
                         net (fo=3, routed)           2.846     4.323    debEN/en_IBUF
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.152     4.475 r  debEN/counter[0]_i_2__0/O
                         net (fo=21, routed)          0.960     5.435    debEN/counter
    SLICE_X33Y98         FDRE                                         r  debEN/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.521     4.944    debEN/clk_IBUF_BUFG
    SLICE_X33Y98         FDRE                                         r  debEN/counter_reg[3]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            debEN/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.379ns  (logic 1.601ns (29.758%)  route 3.778ns (70.242%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  en (IN)
                         net (fo=0)                   0.000     0.000    en
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  en_IBUF_inst/O
                         net (fo=3, routed)           2.846     4.323    debEN/en_IBUF
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.124     4.447 r  debEN/counter[0]_i_1__0/O
                         net (fo=21, routed)          0.932     5.379    debEN/counter[0]_i_1__0_n_0
    SLICE_X33Y103        FDRE                                         r  debEN/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.504     4.926    debEN/clk_IBUF_BUFG
    SLICE_X33Y103        FDRE                                         r  debEN/counter_reg[20]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            debEN/counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.295ns  (logic 1.629ns (30.757%)  route 3.666ns (69.243%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  en (IN)
                         net (fo=0)                   0.000     0.000    en
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  en_IBUF_inst/O
                         net (fo=3, routed)           2.846     4.323    debEN/en_IBUF
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.152     4.475 r  debEN/counter[0]_i_2__0/O
                         net (fo=21, routed)          0.820     5.295    debEN/counter
    SLICE_X33Y99         FDRE                                         r  debEN/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.521     4.944    debEN/clk_IBUF_BUFG
    SLICE_X33Y99         FDRE                                         r  debEN/counter_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 acl/temp_DATA_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ltrd/prev_tilt_input_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.926ns  (logic 0.133ns (14.362%)  route 0.793ns (85.638%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDRE                         0.000     0.000 r  acl/temp_DATA_reg[1]/C
    SLICE_X4Y116         FDRE (Prop_fdre_C_Q)         0.133     0.133 r  acl/temp_DATA_reg[1]/Q
                         net (fo=6, routed)           0.793     0.926    ltrd/LED_OBUF[1]
    SLICE_X30Y93         FDRE                                         r  ltrd/prev_tilt_input_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.842     2.007    ltrd/clk_IBUF_BUFG
    SLICE_X30Y93         FDRE                                         r  ltrd/prev_tilt_input_reg[1]/C

Slack:                    inf
  Source:                 acl/temp_DATA_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ltrd/prev_tilt_input_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.965ns  (logic 0.146ns (15.127%)  route 0.819ns (84.873%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDRE                         0.000     0.000 r  acl/temp_DATA_reg[0]/C
    SLICE_X4Y116         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  acl/temp_DATA_reg[0]/Q
                         net (fo=6, routed)           0.819     0.965    ltrd/LED_OBUF[0]
    SLICE_X30Y93         FDRE                                         r  ltrd/prev_tilt_input_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.842     2.007    ltrd/clk_IBUF_BUFG
    SLICE_X30Y93         FDRE                                         r  ltrd/prev_tilt_input_reg[0]/C

Slack:                    inf
  Source:                 switch_input[1]
                            (input port)
  Destination:            ltrd/letter3_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.053ns  (logic 0.292ns (27.774%)  route 0.760ns (72.226%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  switch_input[1] (IN)
                         net (fo=0)                   0.000     0.000    switch_input[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  switch_input_IBUF[1]_inst/O
                         net (fo=10, routed)          0.760     1.008    ltrd/switch_input_IBUF[1]
    SLICE_X31Y92         LUT6 (Prop_lut6_I5_O)        0.045     1.053 r  ltrd/letter3[2]_i_1/O
                         net (fo=1, routed)           0.000     1.053    ltrd/letter3[2]_i_1_n_0
    SLICE_X31Y92         FDSE                                         r  ltrd/letter3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.841     2.006    ltrd/clk_IBUF_BUFG
    SLICE_X31Y92         FDSE                                         r  ltrd/letter3_reg[2]/C

Slack:                    inf
  Source:                 switch_input[1]
                            (input port)
  Destination:            ltrd/letter1_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.058ns  (logic 0.292ns (27.643%)  route 0.765ns (72.357%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  switch_input[1] (IN)
                         net (fo=0)                   0.000     0.000    switch_input[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  switch_input_IBUF[1]_inst/O
                         net (fo=10, routed)          0.765     1.013    ltrd/switch_input_IBUF[1]
    SLICE_X30Y92         LUT6 (Prop_lut6_I5_O)        0.045     1.058 r  ltrd/letter1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.058    ltrd/letter1[2]_i_1_n_0
    SLICE_X30Y92         FDSE                                         r  ltrd/letter1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.841     2.006    ltrd/clk_IBUF_BUFG
    SLICE_X30Y92         FDSE                                         r  ltrd/letter1_reg[2]/C

Slack:                    inf
  Source:                 switch_input[5]
                            (input port)
  Destination:            ltrd/letter2_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.169ns  (logic 0.310ns (26.518%)  route 0.859ns (73.482%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switch_input[5] (IN)
                         net (fo=0)                   0.000     0.000    switch_input[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  switch_input_IBUF[5]_inst/O
                         net (fo=16, routed)          0.859     1.124    ltrd/switch_input_IBUF[5]
    SLICE_X31Y91         LUT6 (Prop_lut6_I5_O)        0.045     1.169 r  ltrd/letter2[4]_i_1/O
                         net (fo=1, routed)           0.000     1.169    ltrd/letter2[4]_i_1_n_0
    SLICE_X31Y91         FDSE                                         r  ltrd/letter2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.841     2.006    ltrd/clk_IBUF_BUFG
    SLICE_X31Y91         FDSE                                         r  ltrd/letter2_reg[4]/C

Slack:                    inf
  Source:                 switch_input[5]
                            (input port)
  Destination:            ltrd/letter2_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.170ns  (logic 0.310ns (26.495%)  route 0.860ns (73.505%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switch_input[5] (IN)
                         net (fo=0)                   0.000     0.000    switch_input[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  switch_input_IBUF[5]_inst/O
                         net (fo=16, routed)          0.860     1.125    ltrd/switch_input_IBUF[5]
    SLICE_X31Y91         LUT6 (Prop_lut6_I5_O)        0.045     1.170 r  ltrd/letter2[3]_i_1/O
                         net (fo=1, routed)           0.000     1.170    ltrd/letter2[3]_i_1_n_0
    SLICE_X31Y91         FDSE                                         r  ltrd/letter2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.841     2.006    ltrd/clk_IBUF_BUFG
    SLICE_X31Y91         FDSE                                         r  ltrd/letter2_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ltrd/last_inserted_position_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.182ns  (logic 0.299ns (25.261%)  route 0.883ns (74.739%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  reset_IBUF_inst/O
                         net (fo=13, routed)          0.883     1.137    ltrd/reset_IBUF
    SLICE_X30Y90         LUT6 (Prop_lut6_I1_O)        0.045     1.182 r  ltrd/last_inserted_position[1]_i_1/O
                         net (fo=1, routed)           0.000     1.182    ltrd/last_inserted_position[1]_i_1_n_0
    SLICE_X30Y90         FDRE                                         r  ltrd/last_inserted_position_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.841     2.006    ltrd/clk_IBUF_BUFG
    SLICE_X30Y90         FDRE                                         r  ltrd/last_inserted_position_reg[1]/C

Slack:                    inf
  Source:                 switch_input[1]
                            (input port)
  Destination:            ltrd/letter1_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.208ns  (logic 0.292ns (24.209%)  route 0.915ns (75.791%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  switch_input[1] (IN)
                         net (fo=0)                   0.000     0.000    switch_input[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  switch_input_IBUF[1]_inst/O
                         net (fo=10, routed)          0.915     1.163    ltrd/switch_input_IBUF[1]
    SLICE_X30Y91         LUT6 (Prop_lut6_I1_O)        0.045     1.208 r  ltrd/letter1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.208    ltrd/letter1[1]_i_1_n_0
    SLICE_X30Y91         FDSE                                         r  ltrd/letter1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.841     2.006    ltrd/clk_IBUF_BUFG
    SLICE_X30Y91         FDSE                                         r  ltrd/letter1_reg[1]/C

Slack:                    inf
  Source:                 acl/temp_DATA_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ltrd/current_position_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.225ns  (logic 0.236ns (19.261%)  route 0.989ns (80.739%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDRE                         0.000     0.000 r  acl/temp_DATA_reg[0]/C
    SLICE_X4Y116         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  acl/temp_DATA_reg[0]/Q
                         net (fo=6, routed)           0.741     0.887    ltrd/LED_OBUF[0]
    SLICE_X29Y93         LUT6 (Prop_lut6_I4_O)        0.045     0.932 r  ltrd/current_position[0]_i_5/O
                         net (fo=1, routed)           0.248     1.180    ltrd/current_position[0]_i_5_n_0
    SLICE_X30Y93         LUT6 (Prop_lut6_I4_O)        0.045     1.225 r  ltrd/current_position[0]_i_1/O
                         net (fo=1, routed)           0.000     1.225    ltrd/current_position[0]_i_1_n_0
    SLICE_X30Y93         FDRE                                         r  ltrd/current_position_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.842     2.007    ltrd/clk_IBUF_BUFG
    SLICE_X30Y93         FDRE                                         r  ltrd/current_position_reg[0]/C

Slack:                    inf
  Source:                 switch_input[1]
                            (input port)
  Destination:            ltrd/letter2_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.236ns  (logic 0.292ns (23.661%)  route 0.943ns (76.339%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  switch_input[1] (IN)
                         net (fo=0)                   0.000     0.000    switch_input[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  switch_input_IBUF[1]_inst/O
                         net (fo=10, routed)          0.943     1.191    ltrd/switch_input_IBUF[1]
    SLICE_X32Y92         LUT6 (Prop_lut6_I5_O)        0.045     1.236 r  ltrd/letter2[2]_i_1/O
                         net (fo=1, routed)           0.000     1.236    ltrd/letter2[2]_i_1_n_0
    SLICE_X32Y92         FDSE                                         r  ltrd/letter2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.841     2.006    ltrd/clk_IBUF_BUFG
    SLICE_X32Y92         FDSE                                         r  ltrd/letter2_reg[2]/C





