
*** Running vivado
    with args -log design_1_data_framer_w_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_data_framer_w_0_0.tcl


****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Thu Oct  9 20:41:17 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_data_framer_w_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhawaz/ip_repo/fir_interface_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhawaz/lab3_files/vivado-library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/2025.1/Vivado/data/ip'.
Command: synth_design -top design_1_data_framer_w_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3330199
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2177.816 ; gain = 440.797 ; free physical = 8004 ; free virtual = 22054
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_data_framer_w_0_0' [/home/yhawaz/lab3/lab3.gen/sources_1/bd/design_1/ip/design_1_data_framer_w_0_0/synth/design_1_data_framer_w_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'data_framer_w' [/home/yhawaz/lab3/lab3.srcs/sources_1/new/data_framer_w.v:1]
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'data_framer' [/home/yhawaz/lab3/lab3.srcs/sources_1/new/data_framer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'data_framer' (0#1) [/home/yhawaz/lab3/lab3.srcs/sources_1/new/data_framer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'data_framer_w' (0#1) [/home/yhawaz/lab3/lab3.srcs/sources_1/new/data_framer_w.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_data_framer_w_0_0' (0#1) [/home/yhawaz/lab3/lab3.gen/sources_1/bd/design_1/ip/design_1_data_framer_w_0_0/synth/design_1_data_framer_w_0_0.v:53]
WARNING: [Synth 8-7129] Port m00_axis_tready in module data_framer is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2255.785 ; gain = 518.766 ; free physical = 7903 ; free virtual = 21949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2273.598 ; gain = 536.578 ; free physical = 7903 ; free virtual = 21949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2273.598 ; gain = 536.578 ; free physical = 7903 ; free virtual = 21949
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2273.598 ; gain = 0.000 ; free physical = 7903 ; free virtual = 21949
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2397.336 ; gain = 0.000 ; free physical = 7903 ; free virtual = 21949
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2397.371 ; gain = 0.000 ; free physical = 7907 ; free virtual = 21954
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2397.371 ; gain = 660.352 ; free physical = 7943 ; free virtual = 21989
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2405.340 ; gain = 668.320 ; free physical = 7943 ; free virtual = 21990
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2405.340 ; gain = 668.320 ; free physical = 7943 ; free virtual = 21990
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2405.340 ; gain = 668.320 ; free physical = 7945 ; free virtual = 21993
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    9 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design design_1_data_framer_w_0_0 has port m00_axis_tdata[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_data_framer_w_0_0 has port m00_axis_tdata[30] driven by constant 0
INFO: [Synth 8-3917] design design_1_data_framer_w_0_0 has port m00_axis_tdata[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_data_framer_w_0_0 has port m00_axis_tdata[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_data_framer_w_0_0 has port m00_axis_tdata[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_data_framer_w_0_0 has port m00_axis_tdata[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_data_framer_w_0_0 has port m00_axis_tdata[25] driven by constant 0
INFO: [Synth 8-3917] design design_1_data_framer_w_0_0 has port m00_axis_tdata[24] driven by constant 0
WARNING: [Synth 8-7129] Port m00_axis_tready in module design_1_data_framer_w_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2405.340 ; gain = 668.320 ; free physical = 7954 ; free virtual = 22001
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2437.340 ; gain = 700.320 ; free physical = 7929 ; free virtual = 21977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2437.340 ; gain = 700.320 ; free physical = 7929 ; free virtual = 21977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2466.387 ; gain = 729.367 ; free physical = 7905 ; free virtual = 21953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2623.199 ; gain = 886.180 ; free physical = 7764 ; free virtual = 21811
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2623.199 ; gain = 886.180 ; free physical = 7764 ; free virtual = 21811
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2623.199 ; gain = 886.180 ; free physical = 7764 ; free virtual = 21811
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2623.199 ; gain = 886.180 ; free physical = 7764 ; free virtual = 21811
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2623.199 ; gain = 886.180 ; free physical = 7764 ; free virtual = 21811
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2623.199 ; gain = 886.180 ; free physical = 7764 ; free virtual = 21811
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     4|
|2     |LUT1   |     3|
|3     |LUT2   |     3|
|4     |LUT3   |     4|
|5     |LUT4   |     9|
|6     |LUT5   |     4|
|7     |LUT6   |     5|
|8     |FDRE   |    57|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2623.199 ; gain = 886.180 ; free physical = 7764 ; free virtual = 21811
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2623.199 ; gain = 762.406 ; free physical = 7766 ; free virtual = 21814
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2623.207 ; gain = 886.180 ; free physical = 7766 ; free virtual = 21814
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2623.207 ; gain = 0.000 ; free physical = 7766 ; free virtual = 21814
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2679.227 ; gain = 0.000 ; free physical = 7942 ; free virtual = 21990
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 5fe4e448
INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 2679.262 ; gain = 1134.148 ; free physical = 7942 ; free virtual = 21990
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1797.383; main = 1797.383; forked = 274.348
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3369.215; main = 2679.230; forked = 963.871
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2703.238 ; gain = 0.000 ; free physical = 7942 ; free virtual = 21990
INFO: [Common 17-1381] The checkpoint '/home/yhawaz/lab3/lab3.runs/design_1_data_framer_w_0_0_synth_1/design_1_data_framer_w_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_data_framer_w_0_0_utilization_synth.rpt -pb design_1_data_framer_w_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct  9 20:41:41 2025...
