Ia

12.2

12.3

12.4
12.5

12.6

12.7
12.8

THE MEMoRY HIERARCHY AND CACHE MEMORY
12.1.1 Caches and Memory Management Units

CACHE ARCHITECTURE

12.2.1 Basic Architecture of a Cache Memory

12.2.2 Basic Operation of a Cache Controller

12.2.3 The Relationship between Cache and Main Memory
12.2.4 Set Associativity

12.2.5 Write Buffers

12.2.6 Measuring Cache Efficiency

CACHE POLicy

12.3.1 Write Policyâ€”Writeback or Writethrough

12.3.2 Cache Line Replacement Policies

12.3.3. Allocation Policy on a Cache Miss

CoPpROCESSOR 15 AND CACHES

FLUSHING AND CLEANING CACHE MEMORY

12.5.1 Flushing ARM Cached Cores

12.5.2 Cleaning ARM Cached Cores

12.5.3 Cleaning the D-Cache

12.5.4 Cleaning the D-Cache Using Way and Set Index Addressing
12.5.5 Cleaning the D-Cache Using the Test-Clean Command
12.5.6 Cleaning the D-Cache in Intel XScale SA-110 and Intel StrongARM Cores
12.5.7. Cleaning and Flushing Portions of a Cache

CACHE LockDOWN

12.6.1 Locking Code and Data in Cache

12.6.2 Locking a Cache by Incrementing the Way Index

12.6.3 Locking a Cache Using Lock Bits

12.6.4 Locking Cache Lines in the Intel XScale SA-110
CACHES AND SOFTWARE PERFORMANCE

SuMMaRY