

================================================================
== Vivado HLS Report for 'xillybus_wrapper'
================================================================
* Date:           Mon May 16 17:09:07 2016

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        coprocess
* Solution:       example
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.10|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+---------------------------------+-----+-----+-----+-----+---------+
        |                                            |                                 |  Latency  |  Interval | Pipeline|
        |                  Instance                  |              Module             | min | max | min | max |   Type  |
        +--------------------------------------------+---------------------------------+-----+-----+-----+-----+---------+
        |grp_xillybus_wrapper_xilly_decprint_fu_172  |xillybus_wrapper_xilly_decprint  |    ?|    ?|    ?|    ?|   none  |
        |grp_xillybus_wrapper_xilly_puts_1_fu_183    |xillybus_wrapper_xilly_puts_1    |    ?|    ?|    ?|    ?|   none  |
        +--------------------------------------------+---------------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|    15|    no    |
        | + Loop 1.1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 2     |    ?|    ?|         ?|          -|          -|     2|    no    |
        | + Loop 2.1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 3     |    ?|    ?|         ?|          -|          -|     1|    no    |
        | + Loop 3.1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      1|       0|     23|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|     318|    424|
|Memory           |        0|      -|      50|      6|
|Multiplexer      |        -|      -|       -|     51|
|Register         |        -|      -|     113|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|     481|    504|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------------------+---------------------------------+---------+-------+-----+-----+
    |                  Instance                  |              Module             | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------------------------+---------------------------------+---------+-------+-----+-----+
    |grp_xillybus_wrapper_xilly_decprint_fu_172  |xillybus_wrapper_xilly_decprint  |        0|      0|  242|  351|
    |grp_xillybus_wrapper_xilly_puts_1_fu_183    |xillybus_wrapper_xilly_puts_1    |        0|      0|   76|   73|
    +--------------------------------------------+---------------------------------+---------+-------+-----+-----+
    |Total                                       |                                 |        0|      0|  318|  424|
    +--------------------------------------------+---------------------------------+---------+-------+-----+-----+

    * Memory: 
    +----------+-------------------------+---------+----+----+------+-----+------+-------------+
    |  Memory  |          Module         | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+-------------------------+---------+----+----+------+-----+------+-------------+
    |p_str3_U  |xillybus_wrapper_p_str3  |        0|   7|   2|    16|    7|     1|          112|
    |p_str4_U  |xillybus_wrapper_p_str4  |        0|   7|   1|     3|    7|     1|           21|
    |p_str5_U  |xillybus_wrapper_p_str5  |        0|  16|   1|     4|    8|     1|           32|
    |p_str6_U  |xillybus_wrapper_p_str6  |        0|  16|   1|     4|    8|     1|           32|
    |p_str7_U  |xillybus_wrapper_p_str7  |        0|   4|   1|     2|    4|     1|            8|
    +----------+-------------------------+---------+----+----+------+-----+------+-------------+
    |Total     |                         |        0|  50|   6|    29|   34|     5|          205|
    +----------+-------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |mul_fu_320_p2       |     *    |      1|  0|   0|          10|          11|
    |p_rec_i7_fu_275_p2  |     +    |      0|  0|   2|           2|           1|
    |p_rec_i_fu_209_p2   |     +    |      0|  0|   4|           4|           1|
    |tmp1_fu_303_p2      |     +    |      0|  0|   9|           9|           9|
    |ap_sig_bdd_104      |    and   |      0|  0|   1|           1|           1|
    |tmp_i2_fu_269_p2    |   icmp   |      0|  0|   3|           2|           3|
    |tmp_i_fu_203_p2     |   icmp   |      0|  0|   4|           4|           2|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      1|  0|  23|          32|          28|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                       | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                         |  18|         21|    1|         21|
    |debug_out                                         |   8|          6|    8|         48|
    |debug_out_ap_vld                                  |   1|          4|    1|          4|
    |grp_xillybus_wrapper_xilly_decprint_fu_172_val_r  |   8|          4|    8|         32|
    |grp_xillybus_wrapper_xilly_puts_1_fu_183_str_q0   |   8|          3|    8|         24|
    |p_0_rec_i1_reg_146                                |   2|          2|    2|          4|
    |p_0_rec_i_reg_135                                 |   4|          2|    4|          8|
    |p_str5_ce0                                        |   1|          2|    1|          2|
    |p_str6_ce0                                        |   1|          2|    1|          2|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |Total                                             |  51|         46|   34|        145|
    +--------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                               | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                         |  20|   0|   20|          0|
    |b_cast4_reg_393                                                   |   8|   0|    9|          1|
    |b_reg_368                                                         |   8|   0|    8|          0|
    |g_cast5_reg_388                                                   |   8|   0|    9|          1|
    |g_reg_383                                                         |   8|   0|    8|          0|
    |grp_xillybus_wrapper_xilly_decprint_fu_172_ap_start_ap_start_reg  |   1|   0|    1|          0|
    |grp_xillybus_wrapper_xilly_puts_1_fu_183_ap_start_ap_start_reg    |   1|   0|    1|          0|
    |p_0_rec_i1_reg_146                                                |   2|   0|    2|          0|
    |p_0_rec_i8_reg_157                                                |   1|   0|    1|          0|
    |p_0_rec_i_reg_135                                                 |   4|   0|    4|          0|
    |p_rec_i7_reg_410                                                  |   2|   0|    2|          0|
    |p_rec_i_reg_358                                                   |   4|   0|    4|          0|
    |p_str3_load_cast_reg_363                                          |   7|   0|    8|          1|
    |p_str4_load_cast_reg_415                                          |   7|   0|    8|          1|
    |p_str7_load_cast_reg_428                                          |   4|   0|    8|          4|
    |r_cast6_reg_378                                                   |   8|   0|   10|          2|
    |r_reg_373                                                         |   8|   0|    8|          0|
    |tmp_i2_reg_406                                                    |   1|   0|    1|          0|
    |tmp_i_reg_354                                                     |   1|   0|    1|          0|
    |y_reg_433                                                         |  10|   0|   10|          0|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                             | 113|   0|  123|         10|
    +------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+--------------+------------------+--------------+
|     RTL Ports    | Dir | Bits|   Protocol   |   Source Object  |    C Type    |
+------------------+-----+-----+--------------+------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_none | xillybus_wrapper | return value |
|ap_rst            |  in |    1| ap_ctrl_none | xillybus_wrapper | return value |
|in_r_dout         |  in |   32|    ap_fifo   |       in_r       |    pointer   |
|in_r_empty_n      |  in |    1|    ap_fifo   |       in_r       |    pointer   |
|in_r_read         | out |    1|    ap_fifo   |       in_r       |    pointer   |
|out_r_din         | out |   32|    ap_fifo   |       out_r      |    pointer   |
|out_r_full_n      |  in |    1|    ap_fifo   |       out_r      |    pointer   |
|out_r_write       | out |    1|    ap_fifo   |       out_r      |    pointer   |
|debug_ready       |  in |    8|    ap_none   |    debug_ready   |    pointer   |
|debug_out         | out |    8|    ap_vld    |     debug_out    |    pointer   |
|debug_out_ap_vld  | out |    1|    ap_vld    |     debug_out    |    pointer   |
+------------------+-----+-----+--------------+------------------+--------------+

