// Seed: 3178243246
`resetall
module module_0 (
    input id_0,
    input id_1,
    input id_2
);
  type_5(
      1, 1 * (id_2)
  );
  assign id_3[1'b0] = id_1;
  logic id_4;
endmodule
