# AHB-to-APB-Bridge-Verification-using-UVM
This project verifies the RTL design of an AHB to APB Bridge using SystemVerilog and UVM. It includes a self-checking testbench, functional coverage, assertions, and protocol validation. Built using Synopsys VCS and debugged with Verdi, it strengthens understanding of AMBA protocols and verification flow.

Block Diagram:



![Screenshot from 2025-07-03 20-43-57](https://github.com/user-attachments/assets/5226965b-88d5-4529-b005-390e4a44a1df)
