0.7
2020.2
May 22 2024
19:03:11
E:/Ajit/FPGA_Programming/7_segement_display/seven_segment_0_9/seven_segment_0_9/seven_segment_0_9.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
E:/Ajit/FPGA_Programming/7_segement_display/seven_segment_0_9/seven_segment_0_9/seven_segment_0_9.srcs/sim_1/new/tb.v,1744975207,verilog,,,,tb,,,,,,,,
E:/Ajit/FPGA_Programming/7_segement_display/seven_segment_0_9/seven_segment_0_9/seven_segment_0_9.srcs/sources_1/new/seven_segment.v,1744975189,verilog,,E:/Ajit/FPGA_Programming/7_segement_display/seven_segment_0_9/seven_segment_0_9/seven_segment_0_9.srcs/sim_1/new/tb.v,,seven_segment,,,,,,,,
