Release 14.3 - xst P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: cpu_facade.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cpu_facade.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cpu_facade"
Output Format                      : NGC
Target Device                      : xa6slx9-3-ftg256

---- Source Options
Top Module Name                    : cpu_facade
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cmp_1bit.vhf" into library work
Parsing entity <cmp_1bit>.
Parsing architecture <BEHAVIORAL> of entity <cmp_1bit>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/bus_muxer.vhf" into library work
Parsing entity <M16_1E_HXILINX_bus_muxer>.
Parsing architecture <M16_1E_HXILINX_bus_muxer_V> of entity <m16_1e_hxilinx_bus_muxer>.
Parsing entity <bus_muxer>.
Parsing architecture <BEHAVIORAL> of entity <bus_muxer>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/stepper.vhf" into library work
Parsing entity <CB4CE_HXILINX_stepper>.
Parsing architecture <Behavioral> of entity <cb4ce_hxilinx_stepper>.
Parsing entity <D3_8E_HXILINX_stepper>.
Parsing architecture <D3_8E_HXILINX_stepper_V> of entity <d3_8e_hxilinx_stepper>.
Parsing entity <stepper>.
Parsing architecture <BEHAVIORAL> of entity <stepper>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/lzero.vhf" into library work
Parsing entity <NOR8_HXILINX_lzero>.
Parsing architecture <NOR8_HXILINX_lzero_V> of entity <nor8_hxilinx_lzero>.
Parsing entity <lzero>.
Parsing architecture <BEHAVIORAL> of entity <lzero>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/freq_divider.vhf" into library work
Parsing entity <CB16CE_HXILINX_freq_divider>.
Parsing architecture <Behavioral> of entity <cb16ce_hxilinx_freq_divider>.
Parsing entity <FJKC_HXILINX_freq_divider>.
Parsing architecture <Behavioral> of entity <fjkc_hxilinx_freq_divider>.
Parsing entity <AND8_HXILINX_freq_divider>.
Parsing architecture <AND8_HXILINX_freq_divider_V> of entity <and8_hxilinx_freq_divider>.
Parsing entity <freq_divider>.
Parsing architecture <BEHAVIORAL> of entity <freq_divider>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/encoder8_3.vhf" into library work
Parsing entity <AND8_HXILINX_encoder8_3>.
Parsing architecture <AND8_HXILINX_encoder8_3_V> of entity <and8_hxilinx_encoder8_3>.
Parsing entity <encoder8_3>.
Parsing architecture <BEHAVIORAL> of entity <encoder8_3>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/encoder16_4.vhf" into library work
Parsing entity <AND16_HXILINX_encoder16_4>.
Parsing architecture <AND16_HXILINX_encoder16_4_V> of entity <and16_hxilinx_encoder16_4>.
Parsing entity <OR8_HXILINX_encoder16_4>.
Parsing architecture <OR8_HXILINX_encoder16_4_V> of entity <or8_hxilinx_encoder16_4>.
Parsing entity <encoder16_4>.
Parsing architecture <BEHAVIORAL> of entity <encoder16_4>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_freq_divider_base.vhf" into library work
Parsing entity <CB16CE_HXILINX_cpu_freq_divider_base>.
Parsing architecture <Behavioral> of entity <cb16ce_hxilinx_cpu_freq_divider_base>.
Parsing entity <cpu_freq_divider_base>.
Parsing architecture <BEHAVIORAL> of entity <cpu_freq_divider_base>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cmp_8bit.vhf" into library work
Parsing entity <cmp_1bit_MUSER_cmp_8bit>.
Parsing architecture <BEHAVIORAL> of entity <cmp_1bit_muser_cmp_8bit>.
Parsing entity <cmp_8bit>.
Parsing architecture <BEHAVIORAL> of entity <cmp_8bit>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/alu_output_muxer.vhf" into library work
Parsing entity <M16_1E_HXILINX_alu_output_muxer>.
Parsing architecture <M16_1E_HXILINX_alu_output_muxer_V> of entity <m16_1e_hxilinx_alu_output_muxer>.
Parsing entity <bus_muxer_MUSER_alu_output_muxer>.
Parsing architecture <BEHAVIORAL> of entity <bus_muxer_muser_alu_output_muxer>.
Parsing entity <alu_output_muxer>.
Parsing architecture <BEHAVIORAL> of entity <alu_output_muxer>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/usart_tramnsmitter.vhd" into library work
Parsing entity <usart_tramnsmitter>.
Parsing architecture <Behavioral> of entity <usart_tramnsmitter>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/reg_8bit.vhf" into library work
Parsing entity <LD8CE_HXILINX_reg_8bit>.
Parsing architecture <Behavioral> of entity <ld8ce_hxilinx_reg_8bit>.
Parsing entity <reg_8bit>.
Parsing architecture <BEHAVIORAL> of entity <reg_8bit>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/pass_through_or_one.vhf" into library work
Parsing entity <M2_1_HXILINX_pass_through_or_one>.
Parsing architecture <M2_1_HXILINX_pass_through_or_one_V> of entity <m2_1_hxilinx_pass_through_or_one>.
Parsing entity <pass_through_or_one>.
Parsing architecture <BEHAVIORAL> of entity <pass_through_or_one>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_output_muxer.vhf" into library work
Parsing entity <AND16_HXILINX_cpu_output_muxer>.
Parsing architecture <AND16_HXILINX_cpu_output_muxer_V> of entity <and16_hxilinx_cpu_output_muxer>.
Parsing entity <OR8_HXILINX_cpu_output_muxer>.
Parsing architecture <OR8_HXILINX_cpu_output_muxer_V> of entity <or8_hxilinx_cpu_output_muxer>.
Parsing entity <M16_1E_HXILINX_cpu_output_muxer>.
Parsing architecture <M16_1E_HXILINX_cpu_output_muxer_V> of entity <m16_1e_hxilinx_cpu_output_muxer>.
Parsing entity <encoder16_4_MUSER_cpu_output_muxer>.
Parsing architecture <BEHAVIORAL> of entity <encoder16_4_muser_cpu_output_muxer>.
Parsing entity <bus_muxer_MUSER_cpu_output_muxer>.
Parsing architecture <BEHAVIORAL> of entity <bus_muxer_muser_cpu_output_muxer>.
Parsing entity <cpu_output_muxer>.
Parsing architecture <BEHAVIORAL> of entity <cpu_output_muxer>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_freq_divider_1Stg.vhf" into library work
Parsing entity <CB16CE_HXILINX_cpu_freq_divider_1Stg>.
Parsing architecture <Behavioral> of entity <cb16ce_hxilinx_cpu_freq_divider_1stg>.
Parsing entity <FJKC_HXILINX_cpu_freq_divider_1Stg>.
Parsing architecture <Behavioral> of entity <fjkc_hxilinx_cpu_freq_divider_1stg>.
Parsing entity <AND6_HXILINX_cpu_freq_divider_1Stg>.
Parsing architecture <AND6_HXILINX_cpu_freq_divider_1Stg_V> of entity <and6_hxilinx_cpu_freq_divider_1stg>.
Parsing entity <cpu_freq_divider_base_MUSER_cpu_freq_divider_1Stg>.
Parsing architecture <BEHAVIORAL> of entity <cpu_freq_divider_base_muser_cpu_freq_divider_1stg>.
Parsing entity <cpu_freq_divider_1Stg>.
Parsing architecture <BEHAVIORAL> of entity <cpu_freq_divider_1stg>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_freq_divider_1KHz.vhf" into library work
Parsing entity <CB16CE_HXILINX_cpu_freq_divider_1KHz>.
Parsing architecture <Behavioral> of entity <cb16ce_hxilinx_cpu_freq_divider_1khz>.
Parsing entity <FJKC_HXILINX_cpu_freq_divider_1KHz>.
Parsing architecture <Behavioral> of entity <fjkc_hxilinx_cpu_freq_divider_1khz>.
Parsing entity <cpu_freq_divider_base_MUSER_cpu_freq_divider_1KHz>.
Parsing architecture <BEHAVIORAL> of entity <cpu_freq_divider_base_muser_cpu_freq_divider_1khz>.
Parsing entity <cpu_freq_divider_1KHz>.
Parsing architecture <BEHAVIORAL> of entity <cpu_freq_divider_1khz>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_freq_divider_1Inst.vhf" into library work
Parsing entity <CB16CE_HXILINX_cpu_freq_divider_1Inst>.
Parsing architecture <Behavioral> of entity <cb16ce_hxilinx_cpu_freq_divider_1inst>.
Parsing entity <FJKC_HXILINX_cpu_freq_divider_1Inst>.
Parsing architecture <Behavioral> of entity <fjkc_hxilinx_cpu_freq_divider_1inst>.
Parsing entity <cpu_freq_divider_base_MUSER_cpu_freq_divider_1Inst>.
Parsing architecture <BEHAVIORAL> of entity <cpu_freq_divider_base_muser_cpu_freq_divider_1inst>.
Parsing entity <cpu_freq_divider_1Inst>.
Parsing architecture <BEHAVIORAL> of entity <cpu_freq_divider_1inst>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_freq_divider_1Hz.vhf" into library work
Parsing entity <CB16CE_HXILINX_cpu_freq_divider_1Hz>.
Parsing architecture <Behavioral> of entity <cb16ce_hxilinx_cpu_freq_divider_1hz>.
Parsing entity <FJKC_HXILINX_cpu_freq_divider_1Hz>.
Parsing architecture <Behavioral> of entity <fjkc_hxilinx_cpu_freq_divider_1hz>.
Parsing entity <AND7_HXILINX_cpu_freq_divider_1Hz>.
Parsing architecture <AND7_HXILINX_cpu_freq_divider_1Hz_V> of entity <and7_hxilinx_cpu_freq_divider_1hz>.
Parsing entity <cpu_freq_divider_base_MUSER_cpu_freq_divider_1Hz>.
Parsing architecture <BEHAVIORAL> of entity <cpu_freq_divider_base_muser_cpu_freq_divider_1hz>.
Parsing entity <cpu_freq_divider_1Hz>.
Parsing architecture <BEHAVIORAL> of entity <cpu_freq_divider_1hz>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_freq_divider.vhf" into library work
Parsing entity <M8_1E_HXILINX_cpu_freq_divider>.
Parsing architecture <M8_1E_HXILINX_cpu_freq_divider_V> of entity <m8_1e_hxilinx_cpu_freq_divider>.
Parsing entity <CB16CE_HXILINX_cpu_freq_divider>.
Parsing architecture <Behavioral> of entity <cb16ce_hxilinx_cpu_freq_divider>.
Parsing entity <FJKC_HXILINX_cpu_freq_divider>.
Parsing architecture <Behavioral> of entity <fjkc_hxilinx_cpu_freq_divider>.
Parsing entity <AND8_HXILINX_cpu_freq_divider>.
Parsing architecture <AND8_HXILINX_cpu_freq_divider_V> of entity <and8_hxilinx_cpu_freq_divider>.
Parsing entity <freq_divider_MUSER_cpu_freq_divider>.
Parsing architecture <BEHAVIORAL> of entity <freq_divider_muser_cpu_freq_divider>.
Parsing entity <encoder8_3_MUSER_cpu_freq_divider>.
Parsing architecture <BEHAVIORAL> of entity <encoder8_3_muser_cpu_freq_divider>.
Parsing entity <cpu_freq_divider>.
Parsing architecture <BEHAVIORAL> of entity <cpu_freq_divider>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_control.vhf" into library work
Parsing entity <CB4CE_HXILINX_cpu_control>.
Parsing architecture <Behavioral> of entity <cb4ce_hxilinx_cpu_control>.
Parsing entity <OR6_HXILINX_cpu_control>.
Parsing architecture <OR6_HXILINX_cpu_control_V> of entity <or6_hxilinx_cpu_control>.
Parsing entity <D3_8E_HXILINX_cpu_control>.
Parsing architecture <D3_8E_HXILINX_cpu_control_V> of entity <d3_8e_hxilinx_cpu_control>.
Parsing entity <M16_1E_HXILINX_cpu_control>.
Parsing architecture <M16_1E_HXILINX_cpu_control_V> of entity <m16_1e_hxilinx_cpu_control>.
Parsing entity <D2_4E_HXILINX_cpu_control>.
Parsing architecture <D2_4E_HXILINX_cpu_control_V> of entity <d2_4e_hxilinx_cpu_control>.
Parsing entity <bus_muxer_MUSER_cpu_control>.
Parsing architecture <BEHAVIORAL> of entity <bus_muxer_muser_cpu_control>.
Parsing entity <stepper_MUSER_cpu_control>.
Parsing architecture <BEHAVIORAL> of entity <stepper_muser_cpu_control>.
Parsing entity <cpu_control>.
Parsing architecture <BEHAVIORAL> of entity <cpu_control>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/clk_generator.vhf" into library work
Parsing entity <FJKC_HXILINX_clk_generator>.
Parsing architecture <Behavioral> of entity <fjkc_hxilinx_clk_generator>.
Parsing entity <CB2CE_HXILINX_clk_generator>.
Parsing architecture <Behavioral> of entity <cb2ce_hxilinx_clk_generator>.
Parsing entity <clk_generator>.
Parsing architecture <BEHAVIORAL> of entity <clk_generator>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/buf_8bit.vhf" into library work
Parsing entity <buf_8bit>.
Parsing architecture <BEHAVIORAL> of entity <buf_8bit>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/alu.vhf" into library work
Parsing entity <ADD8_HXILINX_alu>.
Parsing architecture <ADD8_HXILINX_alu_V> of entity <add8_hxilinx_alu>.
Parsing entity <NOR8_HXILINX_alu>.
Parsing architecture <NOR8_HXILINX_alu_V> of entity <nor8_hxilinx_alu>.
Parsing entity <INV8_HXILINX_alu>.
Parsing architecture <INV8_HXILINX_alu_V> of entity <inv8_hxilinx_alu>.
Parsing entity <D3_8E_HXILINX_alu>.
Parsing architecture <D3_8E_HXILINX_alu_V> of entity <d3_8e_hxilinx_alu>.
Parsing entity <M16_1E_HXILINX_alu>.
Parsing architecture <M16_1E_HXILINX_alu_V> of entity <m16_1e_hxilinx_alu>.
Parsing entity <bus_muxer_MUSER_alu>.
Parsing architecture <BEHAVIORAL> of entity <bus_muxer_muser_alu>.
Parsing entity <alu_output_muxer_MUSER_alu>.
Parsing architecture <BEHAVIORAL> of entity <alu_output_muxer_muser_alu>.
Parsing entity <lzero_MUSER_alu>.
Parsing architecture <BEHAVIORAL> of entity <lzero_muser_alu>.
Parsing entity <cmp_1bit_MUSER_alu>.
Parsing architecture <BEHAVIORAL> of entity <cmp_1bit_muser_alu>.
Parsing entity <cmp_8bit_MUSER_alu>.
Parsing architecture <BEHAVIORAL> of entity <cmp_8bit_muser_alu>.
Parsing entity <alu>.
Parsing architecture <BEHAVIORAL> of entity <alu>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/USART.vhf" into library work
Parsing entity <USART>.
Parsing architecture <BEHAVIORAL> of entity <usart>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/ram_256bytes.vhf" into library work
Parsing entity <LD8_HXILINX_ram_256bytes>.
Parsing architecture <Behavioral> of entity <ld8_hxilinx_ram_256bytes>.
Parsing entity <ram_256bytes>.
Parsing architecture <BEHAVIORAL> of entity <ram_256bytes>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/debouncer.vhf" into library work
Parsing entity <CB16CE_HXILINX_debouncer>.
Parsing architecture <Behavioral> of entity <cb16ce_hxilinx_debouncer>.
Parsing entity <debouncer>.
Parsing architecture <BEHAVIORAL> of entity <debouncer>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" into library work
Parsing entity <LD8CE_HXILINX_cpu>.
Parsing architecture <Behavioral> of entity <ld8ce_hxilinx_cpu>.
Parsing entity <CB4CE_HXILINX_cpu>.
Parsing architecture <Behavioral> of entity <cb4ce_hxilinx_cpu>.
Parsing entity <LD8_HXILINX_cpu>.
Parsing architecture <Behavioral> of entity <ld8_hxilinx_cpu>.
Parsing entity <AND16_HXILINX_cpu>.
Parsing architecture <AND16_HXILINX_cpu_V> of entity <and16_hxilinx_cpu>.
Parsing entity <ADD8_HXILINX_cpu>.
Parsing architecture <ADD8_HXILINX_cpu_V> of entity <add8_hxilinx_cpu>.
Parsing entity <M8_1E_HXILINX_cpu>.
Parsing architecture <M8_1E_HXILINX_cpu_V> of entity <m8_1e_hxilinx_cpu>.
Parsing entity <NOR8_HXILINX_cpu>.
Parsing architecture <NOR8_HXILINX_cpu_V> of entity <nor8_hxilinx_cpu>.
Parsing entity <INV8_HXILINX_cpu>.
Parsing architecture <INV8_HXILINX_cpu_V> of entity <inv8_hxilinx_cpu>.
Parsing entity <OR6_HXILINX_cpu>.
Parsing architecture <OR6_HXILINX_cpu_V> of entity <or6_hxilinx_cpu>.
Parsing entity <OR8_HXILINX_cpu>.
Parsing architecture <OR8_HXILINX_cpu_V> of entity <or8_hxilinx_cpu>.
Parsing entity <LD4CE_HXILINX_cpu>.
Parsing architecture <Behavioral> of entity <ld4ce_hxilinx_cpu>.
Parsing entity <CB16CE_HXILINX_cpu>.
Parsing architecture <Behavioral> of entity <cb16ce_hxilinx_cpu>.
Parsing entity <D3_8E_HXILINX_cpu>.
Parsing architecture <D3_8E_HXILINX_cpu_V> of entity <d3_8e_hxilinx_cpu>.
Parsing entity <M16_1E_HXILINX_cpu>.
Parsing architecture <M16_1E_HXILINX_cpu_V> of entity <m16_1e_hxilinx_cpu>.
Parsing entity <FJKC_HXILINX_cpu>.
Parsing architecture <Behavioral> of entity <fjkc_hxilinx_cpu>.
Parsing entity <D2_4E_HXILINX_cpu>.
Parsing architecture <D2_4E_HXILINX_cpu_V> of entity <d2_4e_hxilinx_cpu>.
Parsing entity <M2_1_HXILINX_cpu>.
Parsing architecture <M2_1_HXILINX_cpu_V> of entity <m2_1_hxilinx_cpu>.
Parsing entity <AND6_HXILINX_cpu>.
Parsing architecture <AND6_HXILINX_cpu_V> of entity <and6_hxilinx_cpu>.
Parsing entity <AND7_HXILINX_cpu>.
Parsing architecture <AND7_HXILINX_cpu_V> of entity <and7_hxilinx_cpu>.
Parsing entity <AND8_HXILINX_cpu>.
Parsing architecture <AND8_HXILINX_cpu_V> of entity <and8_hxilinx_cpu>.
Parsing entity <CB2CE_HXILINX_cpu>.
Parsing architecture <Behavioral> of entity <cb2ce_hxilinx_cpu>.
Parsing entity <bus_muxer_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <bus_muxer_muser_cpu>.
Parsing entity <stepper_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <stepper_muser_cpu>.
Parsing entity <cpu_control_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <cpu_control_muser_cpu>.
Parsing entity <cpu_freq_divider_base_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <cpu_freq_divider_base_muser_cpu>.
Parsing entity <cpu_freq_divider_1KHz_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <cpu_freq_divider_1khz_muser_cpu>.
Parsing entity <cpu_freq_divider_1Inst_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <cpu_freq_divider_1inst_muser_cpu>.
Parsing entity <cpu_freq_divider_1Hz_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <cpu_freq_divider_1hz_muser_cpu>.
Parsing entity <cpu_freq_divider_1Stg_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <cpu_freq_divider_1stg_muser_cpu>.
Parsing entity <freq_divider_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <freq_divider_muser_cpu>.
Parsing entity <encoder8_3_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <encoder8_3_muser_cpu>.
Parsing entity <cpu_freq_divider_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <cpu_freq_divider_muser_cpu>.
Parsing entity <buf_8bit_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <buf_8bit_muser_cpu>.
Parsing entity <clk_generator_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <clk_generator_muser_cpu>.
Parsing entity <encoder16_4_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <encoder16_4_muser_cpu>.
Parsing entity <cpu_output_muxer_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <cpu_output_muxer_muser_cpu>.
Parsing entity <reg_8bit_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <reg_8bit_muser_cpu>.
Parsing entity <pass_through_or_one_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <pass_through_or_one_muser_cpu>.
Parsing entity <alu_output_muxer_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <alu_output_muxer_muser_cpu>.
Parsing entity <lzero_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <lzero_muser_cpu>.
Parsing entity <cmp_1bit_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <cmp_1bit_muser_cpu>.
Parsing entity <cmp_8bit_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <cmp_8bit_muser_cpu>.
Parsing entity <alu_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <alu_muser_cpu>.
Parsing entity <cpu>.
Parsing architecture <BEHAVIORAL> of entity <cpu>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" into library work
Parsing entity <LD8CE_HXILINX_cpu_facade>.
Parsing architecture <Behavioral> of entity <ld8ce_hxilinx_cpu_facade>.
Parsing entity <CB4CE_HXILINX_cpu_facade>.
Parsing architecture <Behavioral> of entity <cb4ce_hxilinx_cpu_facade>.
Parsing entity <LD8_HXILINX_cpu_facade>.
Parsing architecture <Behavioral> of entity <ld8_hxilinx_cpu_facade>.
Parsing entity <D4_16E_HXILINX_cpu_facade>.
Parsing architecture <D4_16E_HXILINX_cpu_facade_V> of entity <d4_16e_hxilinx_cpu_facade>.
Parsing entity <AND16_HXILINX_cpu_facade>.
Parsing architecture <AND16_HXILINX_cpu_facade_V> of entity <and16_hxilinx_cpu_facade>.
Parsing entity <ADD8_HXILINX_cpu_facade>.
Parsing architecture <ADD8_HXILINX_cpu_facade_V> of entity <add8_hxilinx_cpu_facade>.
Parsing entity <M8_1E_HXILINX_cpu_facade>.
Parsing architecture <M8_1E_HXILINX_cpu_facade_V> of entity <m8_1e_hxilinx_cpu_facade>.
Parsing entity <NOR8_HXILINX_cpu_facade>.
Parsing architecture <NOR8_HXILINX_cpu_facade_V> of entity <nor8_hxilinx_cpu_facade>.
Parsing entity <INV8_HXILINX_cpu_facade>.
Parsing architecture <INV8_HXILINX_cpu_facade_V> of entity <inv8_hxilinx_cpu_facade>.
Parsing entity <OR6_HXILINX_cpu_facade>.
Parsing architecture <OR6_HXILINX_cpu_facade_V> of entity <or6_hxilinx_cpu_facade>.
Parsing entity <OR8_HXILINX_cpu_facade>.
Parsing architecture <OR8_HXILINX_cpu_facade_V> of entity <or8_hxilinx_cpu_facade>.
Parsing entity <LD4CE_HXILINX_cpu_facade>.
Parsing architecture <Behavioral> of entity <ld4ce_hxilinx_cpu_facade>.
Parsing entity <CB16CE_HXILINX_cpu_facade>.
Parsing architecture <Behavioral> of entity <cb16ce_hxilinx_cpu_facade>.
Parsing entity <D3_8E_HXILINX_cpu_facade>.
Parsing architecture <D3_8E_HXILINX_cpu_facade_V> of entity <d3_8e_hxilinx_cpu_facade>.
Parsing entity <M16_1E_HXILINX_cpu_facade>.
Parsing architecture <M16_1E_HXILINX_cpu_facade_V> of entity <m16_1e_hxilinx_cpu_facade>.
Parsing entity <FJKC_HXILINX_cpu_facade>.
Parsing architecture <Behavioral> of entity <fjkc_hxilinx_cpu_facade>.
Parsing entity <D2_4E_HXILINX_cpu_facade>.
Parsing architecture <D2_4E_HXILINX_cpu_facade_V> of entity <d2_4e_hxilinx_cpu_facade>.
Parsing entity <M2_1_HXILINX_cpu_facade>.
Parsing architecture <M2_1_HXILINX_cpu_facade_V> of entity <m2_1_hxilinx_cpu_facade>.
Parsing entity <AND6_HXILINX_cpu_facade>.
Parsing architecture <AND6_HXILINX_cpu_facade_V> of entity <and6_hxilinx_cpu_facade>.
Parsing entity <AND7_HXILINX_cpu_facade>.
Parsing architecture <AND7_HXILINX_cpu_facade_V> of entity <and7_hxilinx_cpu_facade>.
Parsing entity <AND8_HXILINX_cpu_facade>.
Parsing architecture <AND8_HXILINX_cpu_facade_V> of entity <and8_hxilinx_cpu_facade>.
Parsing entity <CB2CE_HXILINX_cpu_facade>.
Parsing architecture <Behavioral> of entity <cb2ce_hxilinx_cpu_facade>.
Parsing entity <USART_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <usart_muser_cpu_facade>.
Parsing entity <ram_256bytes_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <ram_256bytes_muser_cpu_facade>.
Parsing entity <bus_muxer_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <bus_muxer_muser_cpu_facade>.
Parsing entity <reg_8bit_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <reg_8bit_muser_cpu_facade>.
Parsing entity <debouncer_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <debouncer_muser_cpu_facade>.
Parsing entity <stepper_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <stepper_muser_cpu_facade>.
Parsing entity <cpu_control_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <cpu_control_muser_cpu_facade>.
Parsing entity <cpu_freq_divider_base_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <cpu_freq_divider_base_muser_cpu_facade>.
Parsing entity <cpu_freq_divider_1KHz_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <cpu_freq_divider_1khz_muser_cpu_facade>.
Parsing entity <cpu_freq_divider_1Inst_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <cpu_freq_divider_1inst_muser_cpu_facade>.
Parsing entity <cpu_freq_divider_1Hz_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <cpu_freq_divider_1hz_muser_cpu_facade>.
Parsing entity <cpu_freq_divider_1Stg_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <cpu_freq_divider_1stg_muser_cpu_facade>.
Parsing entity <freq_divider_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <freq_divider_muser_cpu_facade>.
Parsing entity <encoder8_3_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <encoder8_3_muser_cpu_facade>.
Parsing entity <cpu_freq_divider_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <cpu_freq_divider_muser_cpu_facade>.
Parsing entity <buf_8bit_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <buf_8bit_muser_cpu_facade>.
Parsing entity <clk_generator_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <clk_generator_muser_cpu_facade>.
Parsing entity <encoder16_4_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <encoder16_4_muser_cpu_facade>.
Parsing entity <cpu_output_muxer_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <cpu_output_muxer_muser_cpu_facade>.
Parsing entity <pass_through_or_one_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <pass_through_or_one_muser_cpu_facade>.
Parsing entity <alu_output_muxer_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <alu_output_muxer_muser_cpu_facade>.
Parsing entity <lzero_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <lzero_muser_cpu_facade>.
Parsing entity <cmp_1bit_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <cmp_1bit_muser_cpu_facade>.
Parsing entity <cmp_8bit_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <cmp_8bit_muser_cpu_facade>.
Parsing entity <alu_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <alu_muser_cpu_facade>.
Parsing entity <cpu_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <cpu_muser_cpu_facade>.
Parsing entity <cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <cpu_facade>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <cpu_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <alu_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <D3_8E_HXILINX_cpu_facade> (architecture <D3_8E_HXILINX_cpu_facade_V>) from library <work>.
INFO:HDLCompiler:679 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 542. Case statement is complete. others clause is never selected

Elaborating entity <ADD8_HXILINX_cpu_facade> (architecture <ADD8_HXILINX_cpu_facade_V>) from library <work>.

Elaborating entity <INV8_HXILINX_cpu_facade> (architecture <INV8_HXILINX_cpu_facade_V>) from library <work>.

Elaborating entity <cmp_8bit_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <cmp_1bit_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <lzero_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <NOR8_HXILINX_cpu_facade> (architecture <NOR8_HXILINX_cpu_facade_V>) from library <work>.

Elaborating entity <alu_output_muxer_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <bus_muxer_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <M16_1E_HXILINX_cpu_facade> (architecture <M16_1E_HXILINX_cpu_facade_V>) from library <work>.
INFO:HDLCompiler:679 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 617. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1105: Net <XLXN_56> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1106: Net <XLXN_57> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1107: Net <XLXN_58> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1108: Net <XLXN_59> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1109: Net <XLXN_60> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1110: Net <XLXN_61> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1111: Net <XLXN_72> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1112: Net <XLXN_73> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1113: Net <XLXN_74> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1114: Net <XLXN_75> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1115: Net <XLXN_76> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1116: Net <XLXN_77> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1117: Net <XLXN_88> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1118: Net <XLXN_89> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1119: Net <XLXN_90> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1120: Net <XLXN_91> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1121: Net <XLXN_92> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1122: Net <XLXN_93> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1123: Net <XLXN_104> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1124: Net <XLXN_105> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1125: Net <XLXN_106> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1126: Net <XLXN_107> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1127: Net <XLXN_108> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1128: Net <XLXN_109> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1129: Net <XLXN_120> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1130: Net <XLXN_121> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1131: Net <XLXN_122> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1132: Net <XLXN_123> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1133: Net <XLXN_124> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1134: Net <XLXN_125> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1135: Net <XLXN_136> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1136: Net <XLXN_137> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1137: Net <XLXN_138> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1138: Net <XLXN_139> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1139: Net <XLXN_140> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1140: Net <XLXN_141> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1141: Net <XLXN_152> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1142: Net <XLXN_153> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1143: Net <XLXN_154> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1144: Net <XLXN_155> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1145: Net <XLXN_156> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1146: Net <XLXN_157> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1147: Net <XLXN_168> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1148: Net <XLXN_169> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1149: Net <XLXN_170> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1150: Net <XLXN_171> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1151: Net <XLXN_172> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1152: Net <XLXN_173> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 4732: Net <XLXI_14_dev7_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 4733: Net <XLXI_14_dev8_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 4734: Net <XLXI_14_dev9_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 4735: Net <XLXI_14_dev10_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 4736: Net <XLXI_14_dev11_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 4737: Net <XLXI_14_dev12_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 4738: Net <XLXI_14_dev13_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 4739: Net <XLXI_14_dev14_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 4740: Net <XLXI_14_dev15_openSignal[7]> does not have a driver.

Elaborating entity <clk_generator_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <FJKC_HXILINX_cpu_facade> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <CB2CE_HXILINX_cpu_facade> (architecture <Behavioral>) from library <work>.

Elaborating entity <cpu_control_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <stepper_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <CB4CE_HXILINX_cpu_facade> (architecture <Behavioral>) from library <work>.

Elaborating entity <D2_4E_HXILINX_cpu_facade> (architecture <D2_4E_HXILINX_cpu_facade_V>) from library <work>.
INFO:HDLCompiler:679 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 704. Case statement is complete. others clause is never selected

Elaborating entity <OR6_HXILINX_cpu_facade> (architecture <OR6_HXILINX_cpu_facade_V>) from library <work>.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1846: Net <XLXI_579_dev2_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1847: Net <XLXI_579_dev3_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1848: Net <XLXI_579_dev4_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1849: Net <XLXI_579_dev5_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1850: Net <XLXI_579_dev6_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1851: Net <XLXI_579_dev7_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1852: Net <XLXI_579_dev8_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1853: Net <XLXI_579_dev9_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1854: Net <XLXI_579_dev10_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1855: Net <XLXI_579_dev11_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1856: Net <XLXI_579_dev12_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1857: Net <XLXI_579_dev13_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1858: Net <XLXI_579_dev14_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1859: Net <XLXI_579_dev15_openSignal[7]> does not have a driver.

Elaborating entity <pass_through_or_one_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <M2_1_HXILINX_cpu_facade> (architecture <M2_1_HXILINX_cpu_facade_V>) from library <work>.
INFO:HDLCompiler:679 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 738. Case statement is complete. others clause is never selected

Elaborating entity <LD4CE_HXILINX_cpu_facade> (architecture <Behavioral>) from library <work>.

Elaborating entity <LD8_HXILINX_cpu_facade> (architecture <Behavioral>) from library <work>.

Elaborating entity <reg_8bit_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <LD8CE_HXILINX_cpu_facade> (architecture <Behavioral>) from library <work>.

Elaborating entity <cpu_output_muxer_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <encoder16_4_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <AND16_HXILINX_cpu_facade> (architecture <AND16_HXILINX_cpu_facade_V>) from library <work>.

Elaborating entity <OR8_HXILINX_cpu_facade> (architecture <OR8_HXILINX_cpu_facade_V>) from library <work>.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 4457: Net <XLXI_1_dev10_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 4458: Net <XLXI_1_dev11_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 4459: Net <XLXI_1_dev12_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 4460: Net <XLXI_1_dev13_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 4461: Net <XLXI_1_dev14_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 4462: Net <XLXI_1_dev15_openSignal[7]> does not have a driver.

Elaborating entity <buf_8bit_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <cpu_freq_divider_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <freq_divider_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <CB16CE_HXILINX_cpu_facade> (architecture <Behavioral>) from library <work>.

Elaborating entity <AND8_HXILINX_cpu_facade> (architecture <AND8_HXILINX_cpu_facade_V>) from library <work>.

Elaborating entity <M8_1E_HXILINX_cpu_facade> (architecture <M8_1E_HXILINX_cpu_facade_V>) from library <work>.
INFO:HDLCompiler:679 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 317. Case statement is complete. others clause is never selected

Elaborating entity <encoder8_3_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <cpu_freq_divider_1Hz_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <cpu_freq_divider_base_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <AND7_HXILINX_cpu_facade> (architecture <AND7_HXILINX_cpu_facade_V>) from library <work>.

Elaborating entity <cpu_freq_divider_1Stg_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <AND6_HXILINX_cpu_facade> (architecture <AND6_HXILINX_cpu_facade_V>) from library <work>.

Elaborating entity <cpu_freq_divider_1Inst_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <cpu_freq_divider_1KHz_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 5657: Net <ram_a_o[7]> does not have a driver.

Elaborating entity <debouncer_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <USART_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <usart_tramnsmitter> (architecture <Behavioral>) from library <work>.

Elaborating entity <ram_256bytes_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <D4_16E_HXILINX_cpu_facade> (architecture <D4_16E_HXILINX_cpu_facade_V>) from library <work>.
INFO:HDLCompiler:679 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 192. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6911: Net <XLXI_7_in_manr_d_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6912: Net <XLXI_7_in_manr_r_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6913: Net <XLXI_135_r_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6914: Net <XLXI_173_a_openSignal[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6915: Net <XLXI_173_dev1_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6916: Net <XLXI_173_dev2_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6917: Net <XLXI_173_dev3_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6918: Net <XLXI_173_dev4_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6919: Net <XLXI_173_dev5_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6920: Net <XLXI_173_dev6_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6921: Net <XLXI_173_dev7_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6922: Net <XLXI_173_dev8_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6923: Net <XLXI_173_dev9_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6924: Net <XLXI_173_dev10_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6925: Net <XLXI_173_dev11_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6926: Net <XLXI_173_dev12_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6927: Net <XLXI_173_dev13_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6928: Net <XLXI_173_dev14_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6929: Net <XLXI_173_dev15_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6930: Net <XLXI_174_dev2_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6931: Net <XLXI_174_dev3_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6932: Net <XLXI_174_dev4_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6933: Net <XLXI_174_dev5_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6934: Net <XLXI_174_dev6_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6935: Net <XLXI_174_dev7_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6936: Net <XLXI_174_dev8_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6937: Net <XLXI_174_dev9_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6938: Net <XLXI_174_dev10_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6939: Net <XLXI_174_dev11_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6940: Net <XLXI_174_dev12_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6941: Net <XLXI_174_dev13_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6942: Net <XLXI_174_dev14_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6943: Net <XLXI_174_dev15_openSignal[7]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Set property "HU_SET = XLXI_34_65" for instance <XLXI_34>.
    Set property "HU_SET = XLXI_53_66" for instance <XLXI_53>.
    Set property "HU_SET = XLXI_136_67" for instance <XLXI_136>.
    Set property "HU_SET = XLXI_186_68" for instance <XLXI_186>.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7202: Output port <manr_o> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7202: Output port <out_alu_x> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7202: Output port <out_iar_o> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7202: Output port <out_ir_o> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7202: Output port <out_ram_a_o> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7202: Output port <out_temp_o> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7202: Output port <manr_r> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7202: Output port <manr_w> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7202: Output port <out_alu_C_in> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7202: Output port <out_alu_C_out> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7202: Output port <out_alu_eq> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7202: Output port <out_alu_gt> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7202: Output port <out_alu_z> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7202: Output port <out_C_in_enabled> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7202: Output port <out_C_out_flipflop_o> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7202: Output port <out_flags_clr> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7202: Output port <out_op_alt_nop> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7202: Output port <out_op_alu> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7202: Output port <out_op_alu_add> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7202: Output port <out_op_alu_and> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7202: Output port <out_op_alu_lshift> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7202: Output port <out_op_alu_nop> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7202: Output port <out_op_alu_not> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7202: Output port <out_op_alu_or> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7202: Output port <out_op_alu_rshift> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7202: Output port <out_op_alu_xor> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7202: Output port <out_op_flg_clf> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7202: Output port <out_op_jmp_ifjmp> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7202: Output port <out_op_jmp_jmp> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7202: Output port <out_op_jmp_jmpr> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7202: Output port <out_op_ls_ld> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7202: Output port <out_op_ls_ldc> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7202: Output port <out_op_ls_st> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7202: Output port <out_sysbus_released> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7316: Output port <G> of the instance <XLXI_9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7464: Output port <a_o> of the instance <XLXI_106> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7495: Output port <D1> of the instance <XLXI_136> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7495: Output port <D2> of the instance <XLXI_136> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7495: Output port <D3> of the instance <XLXI_136> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7495: Output port <D4> of the instance <XLXI_136> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7495: Output port <D5> of the instance <XLXI_136> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7495: Output port <D6> of the instance <XLXI_136> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7495: Output port <D7> of the instance <XLXI_136> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7495: Output port <D8> of the instance <XLXI_136> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7495: Output port <D9> of the instance <XLXI_136> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7495: Output port <D10> of the instance <XLXI_136> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7495: Output port <D11> of the instance <XLXI_136> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7495: Output port <D12> of the instance <XLXI_136> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7495: Output port <D13> of the instance <XLXI_136> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7495: Output port <D14> of the instance <XLXI_136> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7495: Output port <D15> of the instance <XLXI_136> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7518: Output port <O> of the instance <XLXI_137> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <XLXI_7_in_manr_d_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_173_a_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_173_dev1_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_173_dev2_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_173_dev3_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_173_dev4_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_173_dev5_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_173_dev6_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_173_dev7_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_173_dev8_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_173_dev9_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_173_dev10_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_173_dev11_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_173_dev12_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_173_dev13_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_173_dev14_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_173_dev15_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_174_dev2_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_174_dev3_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_174_dev4_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_174_dev5_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_174_dev6_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_174_dev7_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_174_dev8_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_174_dev9_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_174_dev10_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_174_dev11_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_174_dev12_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_174_dev13_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_174_dev14_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_174_dev15_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_7_in_manr_r_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_135_r_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <cpu_facade> synthesized.

Synthesizing Unit <cpu_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Set property "HU_SET = XLXI_87_60" for instance <XLXI_87>.
    Set property "HU_SET = XLXI_104_61" for instance <XLXI_104>.
    Set property "HU_SET = XLXI_571_62" for instance <XLXI_571>.
    Set property "HU_SET = XLXI_914_63" for instance <XLXI_914>.
    Set property "HU_SET = XLXI_917_64" for instance <XLXI_917>.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 5986: Output port <ground> of the instance <cpu_ctl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 6163: Output port <g> of the instance <XLXI_130> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 6187: Output port <G> of the instance <XLXI_136> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 6659: Output port <clk_out> of the instance <XLXI_912> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 6674: Output port <Q> of the instance <XLXI_914> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 6674: Output port <TC> of the instance <XLXI_914> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 6685: Output port <O> of the instance <XLXI_916> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 6689: Output port <CEO> of the instance <XLXI_917> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 6689: Output port <TC> of the instance <XLXI_917> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <ram_a_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <cpu_MUSER_cpu_facade> synthesized.

Synthesizing Unit <alu_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Set property "HU_SET = XLXI_1_57" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_58" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_102_59" for instance <XLXI_102>.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 5215: Output port <D3> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 5215: Output port <D4> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 5215: Output port <D5> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 5215: Output port <D6> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 5215: Output port <D7> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 5229: Output port <OFL> of the instance <XLXI_2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <alu_MUSER_cpu_facade> synthesized.

Synthesizing Unit <D3_8E_HXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Summary:
	inferred   1 Multiplexer(s).
Unit <D3_8E_HXILINX_cpu_facade> synthesized.

Synthesizing Unit <ADD8_HXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Found 9-bit adder for signal <n0022> created at line 269.
    Found 9-bit adder for signal <adder_tmp> created at line 269.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <ADD8_HXILINX_cpu_facade> synthesized.

Synthesizing Unit <INV8_HXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Summary:
	no macro.
Unit <INV8_HXILINX_cpu_facade> synthesized.

Synthesizing Unit <cmp_8bit_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Summary:
	no macro.
Unit <cmp_8bit_MUSER_cpu_facade> synthesized.

Synthesizing Unit <cmp_1bit_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Summary:
	no macro.
Unit <cmp_1bit_MUSER_cpu_facade> synthesized.

Synthesizing Unit <lzero_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Set property "HU_SET = XLXI_1_56" for instance <XLXI_1>.
    Summary:
	no macro.
Unit <lzero_MUSER_cpu_facade> synthesized.

Synthesizing Unit <NOR8_HXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Summary:
	no macro.
Unit <NOR8_HXILINX_cpu_facade> synthesized.

Synthesizing Unit <alu_output_muxer_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
WARNING:Xst:653 - Signal <XLXI_14_dev7_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_14_dev8_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_14_dev9_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_14_dev10_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_14_dev11_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_14_dev12_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_14_dev13_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_14_dev14_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_14_dev15_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <alu_output_muxer_MUSER_cpu_facade> synthesized.

Synthesizing Unit <bus_muxer_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Set property "HU_SET = XLXI_1_3" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_2" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_12_4" for instance <XLXI_12>.
    Set property "HU_SET = XLXI_13_5" for instance <XLXI_13>.
    Set property "HU_SET = XLXI_14_6" for instance <XLXI_14>.
    Set property "HU_SET = XLXI_15_7" for instance <XLXI_15>.
    Set property "HU_SET = XLXI_16_8" for instance <XLXI_16>.
    Set property "HU_SET = XLXI_17_9" for instance <XLXI_17>.
WARNING:Xst:647 - Input <dev10> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dev11> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dev12> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dev13> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dev14> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dev15> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <XLXN_56> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_57> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_58> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_59> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_60> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_61> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_72> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_73> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_74> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_75> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_76> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_77> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_88> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_89> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_90> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_91> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_92> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_93> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_104> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_105> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_106> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_107> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_108> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_109> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_120> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_121> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_122> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_123> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_124> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_125> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_136> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_137> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_138> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_139> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_140> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_141> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_152> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_153> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_154> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_155> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_156> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_157> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_168> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_169> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_170> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_171> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_172> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_173> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <bus_muxer_MUSER_cpu_facade> synthesized.

Synthesizing Unit <M16_1E_HXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Found 1-bit 16-to-1 multiplexer for signal <S3_D15_Mux_0_o> created at line 600.
    Summary:
	inferred   2 Multiplexer(s).
Unit <M16_1E_HXILINX_cpu_facade> synthesized.

Synthesizing Unit <clk_generator_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Set property "HU_SET = XLXI_4_41" for instance <XLXI_4>.
    Set property "HU_SET = XLXI_14_42" for instance <XLXI_14>.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 4169: Output port <O> of the instance <XLXI_9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 4174: Output port <O> of the instance <XLXI_10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 4186: Output port <CEO> of the instance <XLXI_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 4186: Output port <TC> of the instance <XLXI_14> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <clk_generator_MUSER_cpu_facade> synthesized.

Synthesizing Unit <FJKC_HXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
        INIT = '0'
    Found 1-bit register for signal <q_tmp>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FJKC_HXILINX_cpu_facade> synthesized.

Synthesizing Unit <CB2CE_HXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Found 2-bit register for signal <COUNT>.
    Found 2-bit adder for signal <COUNT[1]_GND_22_o_add_0_OUT> created at line 848.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <CB2CE_HXILINX_cpu_facade> synthesized.

Synthesizing Unit <cpu_control_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Set property "HU_SET = XLXI_39_17" for instance <XLXI_39>.
    Set property "HU_SET = XLXI_47_15" for instance <XLXI_47>.
    Set property "HU_SET = XLXI_48_16" for instance <XLXI_48>.
    Set property "HU_SET = XLXI_252_18" for instance <XLXI_252>.
    Set property "HU_SET = XLXI_577_19" for instance <XLXI_577>.
    Set property "HU_SET = XLXI_608_20" for instance <XLXI_608>.
    Set property "HU_SET = XLXI_616_21" for instance <XLXI_616>.
    Set property "HU_SET = XLXI_637_22" for instance <XLXI_637>.
WARNING:Xst:653 - Signal <XLXI_579_dev2_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_579_dev3_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_579_dev4_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_579_dev5_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_579_dev6_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_579_dev7_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_579_dev8_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_579_dev9_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_579_dev10_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_579_dev11_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_579_dev12_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_579_dev13_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_579_dev14_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_579_dev15_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <cpu_control_MUSER_cpu_facade> synthesized.

Synthesizing Unit <stepper_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Set property "HU_SET = XLXI_24_13" for instance <XLXI_24>.
    Set property "HU_SET = XLXI_25_14" for instance <XLXI_25>.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 1614: Output port <CEO> of the instance <XLXI_24> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 1614: Output port <Q3> of the instance <XLXI_24> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 1614: Output port <TC> of the instance <XLXI_24> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 1625: Output port <D7> of the instance <XLXI_25> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <stepper_MUSER_cpu_facade> synthesized.

Synthesizing Unit <CB4CE_HXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Found 4-bit register for signal <COUNT>.
    Found 4-bit adder for signal <COUNT[3]_GND_25_o_add_0_OUT> created at line 89.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
Unit <CB4CE_HXILINX_cpu_facade> synthesized.

Synthesizing Unit <D2_4E_HXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Summary:
	inferred   1 Multiplexer(s).
Unit <D2_4E_HXILINX_cpu_facade> synthesized.

Synthesizing Unit <OR6_HXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Summary:
	no macro.
Unit <OR6_HXILINX_cpu_facade> synthesized.

Synthesizing Unit <pass_through_or_one_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Set property "HU_SET = XLXI_1_48" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_3_49" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_4_50" for instance <XLXI_4>.
    Set property "HU_SET = XLXI_5_51" for instance <XLXI_5>.
    Set property "HU_SET = XLXI_6_52" for instance <XLXI_6>.
    Set property "HU_SET = XLXI_7_53" for instance <XLXI_7>.
    Set property "HU_SET = XLXI_8_54" for instance <XLXI_8>.
    Set property "HU_SET = XLXI_13_55" for instance <XLXI_13>.
    Summary:
	no macro.
Unit <pass_through_or_one_MUSER_cpu_facade> synthesized.

Synthesizing Unit <M2_1_HXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Summary:
	inferred   1 Multiplexer(s).
Unit <M2_1_HXILINX_cpu_facade> synthesized.

Synthesizing Unit <LD4CE_HXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
WARNING:Xst:737 - Found 1-bit latch for signal <Q2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   4 Latch(s).
Unit <LD4CE_HXILINX_cpu_facade> synthesized.

Synthesizing Unit <LD8_HXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
WARNING:Xst:737 - Found 1-bit latch for signal <Q<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   8 Latch(s).
Unit <LD8_HXILINX_cpu_facade> synthesized.

Synthesizing Unit <reg_8bit_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Set property "HU_SET = XLXI_5_10" for instance <XLXI_5>.
WARNING:Xst:647 - Input <r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reg_8bit_MUSER_cpu_facade> synthesized.

Synthesizing Unit <LD8CE_HXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
WARNING:Xst:737 - Found 1-bit latch for signal <Q<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   8 Latch(s).
Unit <LD8CE_HXILINX_cpu_facade> synthesized.

Synthesizing Unit <cpu_output_muxer_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
WARNING:Xst:653 - Signal <XLXI_1_dev10_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_1_dev11_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_1_dev12_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_1_dev13_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_1_dev14_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_1_dev15_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <cpu_output_muxer_MUSER_cpu_facade> synthesized.

Synthesizing Unit <encoder16_4_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Set property "HU_SET = XLXI_25_43" for instance <XLXI_25>.
    Set property "HU_SET = XLXI_48_44" for instance <XLXI_48>.
    Set property "HU_SET = XLXI_49_45" for instance <XLXI_49>.
    Set property "HU_SET = XLXI_50_46" for instance <XLXI_50>.
    Set property "HU_SET = XLXI_59_47" for instance <XLXI_59>.
    Summary:
	no macro.
Unit <encoder16_4_MUSER_cpu_facade> synthesized.

Synthesizing Unit <AND16_HXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Summary:
	no macro.
Unit <AND16_HXILINX_cpu_facade> synthesized.

Synthesizing Unit <OR8_HXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Summary:
	no macro.
Unit <OR8_HXILINX_cpu_facade> synthesized.

Synthesizing Unit <buf_8bit_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Summary:
	no macro.
Unit <buf_8bit_MUSER_cpu_facade> synthesized.

Synthesizing Unit <cpu_freq_divider_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Set property "HU_SET = XLXI_4_40" for instance <XLXI_4>.
    Summary:
	no macro.
Unit <cpu_freq_divider_MUSER_cpu_facade> synthesized.

Synthesizing Unit <freq_divider_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Set property "HU_SET = XLXI_1_33" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_32" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_123_34" for instance <XLXI_123>.
    Set property "HU_SET = XLXI_124_35" for instance <XLXI_124>.
    Set property "HU_SET = XLXI_128_38" for instance <XLXI_128>.
    Set property "HU_SET = XLXI_149_36" for instance <XLXI_149>.
    Set property "HU_SET = XLXI_150_37" for instance <XLXI_150>.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 3515: Output port <TC> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 3523: Output port <CEO> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 3523: Output port <TC> of the instance <XLXI_2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <freq_divider_MUSER_cpu_facade> synthesized.

Synthesizing Unit <CB16CE_HXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Found 16-bit register for signal <COUNT>.
    Found 16-bit adder for signal <COUNT[15]_GND_61_o_add_0_OUT> created at line 488.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
Unit <CB16CE_HXILINX_cpu_facade> synthesized.

Synthesizing Unit <AND8_HXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Summary:
	no macro.
Unit <AND8_HXILINX_cpu_facade> synthesized.

Synthesizing Unit <M8_1E_HXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Found 1-bit 8-to-1 multiplexer for signal <S2_D7_Mux_0_o> created at line 308.
    Summary:
	inferred   2 Multiplexer(s).
Unit <M8_1E_HXILINX_cpu_facade> synthesized.

Synthesizing Unit <encoder8_3_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Set property "HU_SET = XLXI_4_39" for instance <XLXI_4>.
    Summary:
	no macro.
Unit <encoder8_3_MUSER_cpu_facade> synthesized.

Synthesizing Unit <cpu_freq_divider_1Hz_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Set property "HU_SET = XLXI_15_27" for instance <XLXI_15>.
    Set property "HU_SET = XLXI_18_28" for instance <XLXI_18>.
    Summary:
	no macro.
Unit <cpu_freq_divider_1Hz_MUSER_cpu_facade> synthesized.

Synthesizing Unit <cpu_freq_divider_base_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Set property "HU_SET = XLXI_1_23" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_24" for instance <XLXI_2>.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 2792: Output port <TC> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 2800: Output port <CEO> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 2800: Output port <TC> of the instance <XLXI_2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <cpu_freq_divider_base_MUSER_cpu_facade> synthesized.

Synthesizing Unit <AND7_HXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Summary:
	no macro.
Unit <AND7_HXILINX_cpu_facade> synthesized.

Synthesizing Unit <cpu_freq_divider_1Stg_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Set property "HU_SET = XLXI_18_29" for instance <XLXI_18>.
    Set property "HU_SET = XLXI_21_30" for instance <XLXI_21>.
    Set property "HU_SET = XLXI_22_31" for instance <XLXI_22>.
    Summary:
	no macro.
Unit <cpu_freq_divider_1Stg_MUSER_cpu_facade> synthesized.

Synthesizing Unit <AND6_HXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Summary:
	no macro.
Unit <AND6_HXILINX_cpu_facade> synthesized.

Synthesizing Unit <cpu_freq_divider_1Inst_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Set property "HU_SET = XLXI_15_26" for instance <XLXI_15>.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 2984: Output port <out_clk_low> of the instance <XLXI_1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <cpu_freq_divider_1Inst_MUSER_cpu_facade> synthesized.

Synthesizing Unit <cpu_freq_divider_1KHz_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Set property "HU_SET = XLXI_15_25" for instance <XLXI_15>.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 2882: Output port <out_clk_high> of the instance <XLXI_1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <cpu_freq_divider_1KHz_MUSER_cpu_facade> synthesized.

Synthesizing Unit <debouncer_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Set property "HU_SET = XLXI_1_11" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_12" for instance <XLXI_2>.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 1509: Output port <Q> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 1509: Output port <TC> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 1517: Output port <CEO> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 1517: Output port <TC> of the instance <XLXI_2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <debouncer_MUSER_cpu_facade> synthesized.

Synthesizing Unit <USART_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 885: Output port <done> of the instance <XLXI_2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <USART_MUSER_cpu_facade> synthesized.

Synthesizing Unit <usart_tramnsmitter>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/usart_tramnsmitter.vhd".
    Register <usart_clock.half<0>> equivalent to <usart_clk> has been removed
    Found 2-bit register for signal <state>.
    Found 1-bit register for signal <done>.
    Found 1-bit register for signal <s_done>.
    Found 8-bit register for signal <usart_clock.periods>.
    Found 1-bit register for signal <usart_clk>.
    Found 1-bit register for signal <tx>.
    Found 4-bit register for signal <transmit_data.sample_idx>.
    Found 3-bit register for signal <transmit_data.bit_idx>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | usart_clk (rising_edge)                        |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | ready                                          |
    | Power Up State     | ready                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <usart_clock.periods[7]_GND_74_o_add_2_OUT> created at line 64.
    Found 3-bit adder for signal <transmit_data.bit_idx[2]_GND_74_o_add_22_OUT> created at line 116.
    Found 4-bit adder for signal <transmit_data.sample_idx[3]_GND_74_o_add_36_OUT> created at line 132.
    Found 1-bit 8-to-1 multiplexer for signal <transmit_data.bit_idx[2]_data[7]_Mux_18_o> created at line 108.
    Found 4-bit comparator greater for signal <transmit_data.sample_idx[3]_PWR_54_o_LessThan_9_o> created at line 96
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <usart_tramnsmitter> synthesized.

Synthesizing Unit <ram_256bytes_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Set property "INIT = 0000000000000000000000000000000000000000000000000000000000000142" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_15_1" for instance <XLXI_15>.
    Set property "INIT = 0000000000000000000000000000000000000000000000000000000000004800" for instance <XLXI_17>.
    Set property "INIT = 0000000000000000000000000000000000000000000000000000000000004A01" for instance <XLXI_18>.
    Set property "INIT = 0000000000000000000000000000000000000000000000000000000000000290" for instance <XLXI_19>.
    Set property "INIT = 0000000000000000000000000000000000000000000000000000000000000180" for instance <XLXI_20>.
    Set property "INIT = 0000000000000000000000000000000000000000000000000000000000001095" for instance <XLXI_21>.
    Set property "INIT = 0000000000000000000000000000000000000000000000000000000000003580" for instance <XLXI_22>.
    Set property "INIT = 0000000000000000000000000000000000000000000000000000000000000040" for instance <XLXI_23>.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 1058: Output port <O> of the instance <XLXI_42> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <ram_256bytes_MUSER_cpu_facade> synthesized.

Synthesizing Unit <D4_16E_HXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Summary:
	inferred   1 Multiplexer(s).
Unit <D4_16E_HXILINX_cpu_facade> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 21
 16-bit adder                                          : 14
 2-bit adder                                           : 1
 3-bit adder                                           : 1
 4-bit adder                                           : 2
 8-bit adder                                           : 1
 9-bit adder                                           : 2
# Registers                                            : 30
 1-bit register                                        : 11
 16-bit register                                       : 14
 2-bit register                                        : 1
 3-bit register                                        : 1
 4-bit register                                        : 2
 8-bit register                                        : 1
# Latches                                              : 108
 1-bit latch                                           : 108
# Comparators                                          : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 120
 1-bit 16-to-1 multiplexer                             : 40
 1-bit 2-to-1 multiplexer                              : 66
 1-bit 8-to-1 multiplexer                              : 2
 16-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 6
 8-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <XLXI_128> is unconnected in block <XLXI_1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_4> is unconnected in block <XLXI_912>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_2> is unconnected in block <XLXI_1>.
   It will be removed from the design.
WARNING:Xst:1710 - FF/Latch <Q_6> (without init value) has a constant value of 0 in block <XLXI_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_5> (without init value) has a constant value of 0 in block <XLXI_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_4> (without init value) has a constant value of 0 in block <XLXI_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_3> (without init value) has a constant value of 0 in block <XLXI_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_2> (without init value) has a constant value of 0 in block <XLXI_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_1> (without init value) has a constant value of 0 in block <XLXI_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_0> (without init value) has a constant value of 0 in block <XLXI_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_7> (without init value) has a constant value of 0 in block <XLXI_5>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <CB16CE_HXILINX_cpu_facade>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
Unit <CB16CE_HXILINX_cpu_facade> synthesized (advanced).

Synthesizing (advanced) Unit <CB2CE_HXILINX_cpu_facade>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
Unit <CB2CE_HXILINX_cpu_facade> synthesized (advanced).

Synthesizing (advanced) Unit <CB4CE_HXILINX_cpu_facade>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
Unit <CB4CE_HXILINX_cpu_facade> synthesized (advanced).

Synthesizing (advanced) Unit <usart_tramnsmitter>.
The following registers are absorbed into counter <usart_clock.periods>: 1 register on signal <usart_clock.periods>.
The following registers are absorbed into counter <transmit_data.bit_idx>: 1 register on signal <transmit_data.bit_idx>.
Unit <usart_tramnsmitter> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 4-bit adder                                           : 1
 9-bit adder carry in                                  : 1
# Counters                                             : 18
 16-bit up counter                                     : 14
 2-bit up counter                                      : 1
 3-bit up counter                                      : 1
 4-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 16
 Flip-Flops                                            : 16
# Comparators                                          : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 110
 1-bit 16-to-1 multiplexer                             : 40
 1-bit 2-to-1 multiplexer                              : 57
 1-bit 8-to-1 multiplexer                              : 2
 16-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 6
 8-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <done> in Unit <usart_tramnsmitter> is equivalent to the following FF/Latch, which will be removed : <s_done> 
WARNING:Xst:2973 - All outputs of instance <XLXI_937/XLXI_1/XLXI_2> of block <CB16CE_HXILINX_cpu_facade> are unconnected in block <cpu_MUSER_cpu_facade>. Underlying logic will be removed.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_105/XLXI_2/FSM_0> on signal <state[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 ready    | 00
 began    | 01
 started  | 10
 finished | 11
----------------------

Optimizing unit <cpu_facade> ...

Optimizing unit <cpu_MUSER_cpu_facade> ...

Optimizing unit <cpu_output_muxer_MUSER_cpu_facade> ...

Optimizing unit <bus_muxer_MUSER_cpu_facade> ...

Optimizing unit <encoder16_4_MUSER_cpu_facade> ...

Optimizing unit <cpu_freq_divider_MUSER_cpu_facade> ...

Optimizing unit <freq_divider_MUSER_cpu_facade> ...

Optimizing unit <encoder8_3_MUSER_cpu_facade> ...

Optimizing unit <alu_MUSER_cpu_facade> ...

Optimizing unit <cmp_8bit_MUSER_cpu_facade> ...

Optimizing unit <LD8_HXILINX_cpu_facade> ...

Optimizing unit <LD8CE_HXILINX_cpu_facade> ...

Optimizing unit <buf_8bit_MUSER_cpu_facade> ...

Optimizing unit <pass_through_or_one_MUSER_cpu_facade> ...

Optimizing unit <LD4CE_HXILINX_cpu_facade> ...

Optimizing unit <cpu_control_MUSER_cpu_facade> ...

Optimizing unit <ram_256bytes_MUSER_cpu_facade> ...

Optimizing unit <INV8_HXILINX_cpu_facade> ...

Optimizing unit <M16_1E_HXILINX_cpu_facade> ...

Optimizing unit <OR8_HXILINX_cpu_facade> ...

Optimizing unit <AND16_HXILINX_cpu_facade> ...

Optimizing unit <M2_1_HXILINX_cpu_facade> ...

Optimizing unit <CB16CE_HXILINX_cpu_facade> ...

Optimizing unit <FJKC_HXILINX_cpu_facade> ...

Optimizing unit <AND8_HXILINX_cpu_facade> ...

Optimizing unit <M8_1E_HXILINX_cpu_facade> ...

Optimizing unit <AND7_HXILINX_cpu_facade> ...

Optimizing unit <AND6_HXILINX_cpu_facade> ...

Optimizing unit <ADD8_HXILINX_cpu_facade> ...

Optimizing unit <NOR8_HXILINX_cpu_facade> ...

Optimizing unit <D3_8E_HXILINX_cpu_facade> ...

Optimizing unit <CB4CE_HXILINX_cpu_facade> ...

Optimizing unit <D2_4E_HXILINX_cpu_facade> ...

Optimizing unit <OR6_HXILINX_cpu_facade> ...

Optimizing unit <CB2CE_HXILINX_cpu_facade> ...

Optimizing unit <usart_tramnsmitter> ...

Optimizing unit <D4_16E_HXILINX_cpu_facade> ...
WARNING:Xst:1710 - FF/Latch <Q_6> (without init value) has a constant value of 0 in block <XLXI_7/XLXI_121/XLXI_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_5> (without init value) has a constant value of 0 in block <XLXI_7/XLXI_121/XLXI_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_4> (without init value) has a constant value of 0 in block <XLXI_7/XLXI_121/XLXI_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_3> (without init value) has a constant value of 0 in block <XLXI_7/XLXI_121/XLXI_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_2> (without init value) has a constant value of 0 in block <XLXI_7/XLXI_121/XLXI_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_1> (without init value) has a constant value of 0 in block <XLXI_7/XLXI_121/XLXI_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_0> (without init value) has a constant value of 0 in block <XLXI_7/XLXI_121/XLXI_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_7> (without init value) has a constant value of 0 in block <XLXI_7/XLXI_121/XLXI_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <COUNT_13> of sequential type is unconnected in block <XLXI_7/XLXI_937/XLXI_1/XLXI_1>.
WARNING:Xst:2677 - Node <COUNT_14> of sequential type is unconnected in block <XLXI_7/XLXI_937/XLXI_1/XLXI_1>.
WARNING:Xst:2677 - Node <COUNT_15> of sequential type is unconnected in block <XLXI_7/XLXI_937/XLXI_1/XLXI_1>.
WARNING:Xst:2677 - Node <COUNT_4> of sequential type is unconnected in block <XLXI_7/XLXI_931/XLXI_1/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_5> of sequential type is unconnected in block <XLXI_7/XLXI_931/XLXI_1/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_6> of sequential type is unconnected in block <XLXI_7/XLXI_931/XLXI_1/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_7> of sequential type is unconnected in block <XLXI_7/XLXI_931/XLXI_1/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_8> of sequential type is unconnected in block <XLXI_7/XLXI_931/XLXI_1/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_9> of sequential type is unconnected in block <XLXI_7/XLXI_931/XLXI_1/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_10> of sequential type is unconnected in block <XLXI_7/XLXI_931/XLXI_1/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_11> of sequential type is unconnected in block <XLXI_7/XLXI_931/XLXI_1/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_12> of sequential type is unconnected in block <XLXI_7/XLXI_931/XLXI_1/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_13> of sequential type is unconnected in block <XLXI_7/XLXI_931/XLXI_1/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_14> of sequential type is unconnected in block <XLXI_7/XLXI_931/XLXI_1/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_15> of sequential type is unconnected in block <XLXI_7/XLXI_931/XLXI_1/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_7> of sequential type is unconnected in block <XLXI_7/XLXI_927/XLXI_1/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_8> of sequential type is unconnected in block <XLXI_7/XLXI_927/XLXI_1/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_9> of sequential type is unconnected in block <XLXI_7/XLXI_927/XLXI_1/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_10> of sequential type is unconnected in block <XLXI_7/XLXI_927/XLXI_1/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_11> of sequential type is unconnected in block <XLXI_7/XLXI_927/XLXI_1/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_12> of sequential type is unconnected in block <XLXI_7/XLXI_927/XLXI_1/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_13> of sequential type is unconnected in block <XLXI_7/XLXI_927/XLXI_1/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_14> of sequential type is unconnected in block <XLXI_7/XLXI_927/XLXI_1/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_15> of sequential type is unconnected in block <XLXI_7/XLXI_927/XLXI_1/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_9> of sequential type is unconnected in block <XLXI_7/XLXI_926/XLXI_1/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_10> of sequential type is unconnected in block <XLXI_7/XLXI_926/XLXI_1/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_11> of sequential type is unconnected in block <XLXI_7/XLXI_926/XLXI_1/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_12> of sequential type is unconnected in block <XLXI_7/XLXI_926/XLXI_1/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_13> of sequential type is unconnected in block <XLXI_7/XLXI_926/XLXI_1/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_14> of sequential type is unconnected in block <XLXI_7/XLXI_926/XLXI_1/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_15> of sequential type is unconnected in block <XLXI_7/XLXI_926/XLXI_1/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_4> of sequential type is unconnected in block <XLXI_7/XLXI_917>.
WARNING:Xst:2677 - Node <COUNT_5> of sequential type is unconnected in block <XLXI_7/XLXI_917>.
WARNING:Xst:2677 - Node <COUNT_6> of sequential type is unconnected in block <XLXI_7/XLXI_917>.
WARNING:Xst:2677 - Node <COUNT_7> of sequential type is unconnected in block <XLXI_7/XLXI_917>.
WARNING:Xst:2677 - Node <COUNT_8> of sequential type is unconnected in block <XLXI_7/XLXI_917>.
WARNING:Xst:2677 - Node <COUNT_9> of sequential type is unconnected in block <XLXI_7/XLXI_917>.
WARNING:Xst:2677 - Node <COUNT_10> of sequential type is unconnected in block <XLXI_7/XLXI_917>.
WARNING:Xst:2677 - Node <COUNT_11> of sequential type is unconnected in block <XLXI_7/XLXI_917>.
WARNING:Xst:2677 - Node <COUNT_12> of sequential type is unconnected in block <XLXI_7/XLXI_917>.
WARNING:Xst:2677 - Node <COUNT_13> of sequential type is unconnected in block <XLXI_7/XLXI_917>.
WARNING:Xst:2677 - Node <COUNT_14> of sequential type is unconnected in block <XLXI_7/XLXI_917>.
WARNING:Xst:2677 - Node <COUNT_15> of sequential type is unconnected in block <XLXI_7/XLXI_917>.
WARNING:Xst:2677 - Node <COUNT_8> of sequential type is unconnected in block <XLXI_51/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_9> of sequential type is unconnected in block <XLXI_51/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_10> of sequential type is unconnected in block <XLXI_51/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_11> of sequential type is unconnected in block <XLXI_51/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_12> of sequential type is unconnected in block <XLXI_51/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_13> of sequential type is unconnected in block <XLXI_51/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_14> of sequential type is unconnected in block <XLXI_51/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_15> of sequential type is unconnected in block <XLXI_51/XLXI_2>.
WARNING:Xst:1290 - Hierarchical block <XLXI_7/XLXI_912/XLXI_1/XLXI_128> is unconnected in block <cpu_facade>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_7/XLXI_912/XLXI_4> is unconnected in block <cpu_facade>.
   It will be removed from the design.
WARNING:Xst:2677 - Node <COUNT_3> of sequential type is unconnected in block <XLXI_7/cpu_ctl/stp/XLXI_24>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu_facade, actual ratio is 6.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 189
 Flip-Flops                                            : 189

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : cpu_facade.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1461
#      AND2                        : 128
#      AND2B1                      : 2
#      AND3                        : 1
#      AND3B1                      : 5
#      AND4                        : 4
#      AND5                        : 1
#      BUF                         : 245
#      GND                         : 55
#      INV                         : 121
#      LUT1                        : 144
#      LUT2                        : 48
#      LUT3                        : 34
#      LUT4                        : 23
#      LUT5                        : 2
#      LUT6                        : 103
#      MUXCY                       : 159
#      MUXF7                       : 46
#      MUXF8                       : 37
#      OR2                         : 59
#      OR3                         : 2
#      OR4                         : 12
#      OR5                         : 3
#      VCC                         : 14
#      XNOR2                       : 40
#      XORCY                       : 173
# FlipFlops/Latches                : 289
#      FD                          : 1
#      FDC                         : 9
#      FDC_1                       : 1
#      FDCE                        : 162
#      FDE                         : 8
#      FDR                         : 8
#      LD                          : 16
#      LDCE                        : 84
# RAMS                             : 8
#      RAM256X1S                   : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 92
#      IBUF                        : 39
#      OBUF                        : 53
# Others                           : 4
#      PULLDOWN                    : 1
#      PULLUP                      : 3

Device utilization summary:
---------------------------

Selected Device : xa6slx9ftg256-3 


Slice Logic Utilization: 
 Number of Slice Registers:             289  out of  11440     2%  
 Number of Slice LUTs:                  507  out of   5720     8%  
    Number used as Logic:               475  out of   5720     8%  
    Number used as Memory:               32  out of   1440     2%  
       Number used as RAM:               32

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    796
   Number with an unused Flip Flop:     507  out of    796    63%  
   Number with an unused LUT:           289  out of    796    36%  
   Number of fully used LUT-FF pairs:     0  out of    796     0%  
   Number of unique control sets:        41

IO Utilization: 
 Number of IOs:                          93
 Number of bonded IOBs:                  93  out of    186    50%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------+-----------------------------------------+-------+
Clock Signal                                               | Clock buffer(FF name)                   | Load  |
-----------------------------------------------------------+-----------------------------------------+-------+
XLXI_7/clkr(XLXI_7/clck_gen/XLXI_16:O)                     | NONE(*)(XLXI_7/XLXI_102)                | 1     |
in_clk                                                     | BUFGP                                   | 174   |
XLXI_7/clk_internal(XLXI_7/XLXI_939:O)                     | NONE(*)(XLXI_7/clck_gen/XLXI_4/q_tmp)   | 3     |
XLXI_7/XLXI_937/half_period_tick(XLXI_7/XLXI_937/XLXI_27:O)| NONE(*)(XLXI_7/XLXI_937/XLXI_15/q_tmp)  | 1     |
XLXI_7/XLXI_931/XLXI_1/XLXI_2/COUNT_3                      | NONE(XLXI_7/XLXI_931/XLXI_15/q_tmp)     | 1     |
XLXI_7/XLXI_927/half_period_tick(XLXI_7/XLXI_927/XLXI_16:O)| NONE(*)(XLXI_7/XLXI_927/XLXI_18/q_tmp)  | 1     |
XLXI_7/XLXI_926/half_period_tick(XLXI_7/XLXI_926/XLXI_16:O)| NONE(*)(XLXI_7/XLXI_926/XLXI_18/q_tmp)  | 1     |
XLXI_51/XLXI_2/COUNT_7                                     | NONE(XLXI_53/q_tmp)                     | 1     |
XLXI_7/cc_r0_w(XLXI_7/cpu_ctl/XLXI_80:O)                   | NONE(*)(XLXI_7/XLXI_104/Q_6)            | 8     |
XLXI_51/XLXN_4                                             | NONE(XLXI_7/XLXI_122/XLXI_5/Q_6)        | 84    |
XLXI_7/clck_gen/XLXI_14/COUNT_1                            | NONE(XLXI_7/cpu_ctl/stp/XLXI_24/COUNT_0)| 3     |
XLXI_105/XLXI_2/usart_clk                                  | NONE(XLXI_105/XLXI_2/state_FSM_FFd2)    | 11    |
ram_a_w(XLXI_110:O)                                        | NONE(*)(XLXI_106/XLXI_15/Q_6)           | 8     |
-----------------------------------------------------------+-----------------------------------------+-------+
(*) These 7 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.478ns (Maximum Frequency: 133.729MHz)
   Minimum input arrival time before clock: 19.831ns
   Maximum output required time after clock: 23.135ns
   Maximum combinational path delay: 22.365ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'in_clk'
  Clock period: 7.478ns (frequency: 133.729MHz)
  Total number of paths / destination ports: 3721 / 335
-------------------------------------------------------------------------
Delay:               7.478ns (Levels of Logic = 7)
  Source:            XLXI_7/XLXI_912/XLXI_1/XLXI_1/COUNT_13 (FF)
  Destination:       XLXI_7/XLXI_912/XLXI_1/XLXI_2/COUNT_0 (FF)
  Source Clock:      in_clk rising
  Destination Clock: in_clk rising

  Data Path: XLXI_7/XLXI_912/XLXI_1/XLXI_1/COUNT_13 to XLXI_7/XLXI_912/XLXI_1/XLXI_2/COUNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   0.995  COUNT_13 (COUNT_13)
     end scope: 'XLXI_7/XLXI_912/XLXI_1/XLXI_1:Q<13>'
     XNOR2:I1->O           1   0.223   0.808  XLXI_7/XLXI_912/XLXI_1/XLXI_121 (XLXI_7/XLXI_912/XLXI_1/XLXN_63)
     begin scope: 'XLXI_7/XLXI_912/XLXI_1/XLXI_124:I2'
     LUT3:I0->O            1   0.205   0.580  O_SW0 (N01)
     LUT6:I5->O            1   0.205   0.827  O (O)
     end scope: 'XLXI_7/XLXI_912/XLXI_1/XLXI_124:O'
     AND4:I2->O            1   0.320   0.944  XLXI_7/XLXI_912/XLXI_1/XLXI_152 (XLXI_7/XLXI_912/XLXI_1/eq)
     OR2:I0->O            32   0.203   1.291  XLXI_7/XLXI_912/XLXI_1/XLXI_155 (XLXI_7/XLXI_912/XLXI_1/clr)
     begin scope: 'XLXI_7/XLXI_912/XLXI_1/XLXI_2:CLR'
     FDCE:CLR                  0.430          COUNT_0
    ----------------------------------------
    Total                      7.478ns (2.033ns logic, 5.445ns route)
                                       (27.2% logic, 72.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_7/clk_internal'
  Clock period: 2.016ns (frequency: 495.933MHz)
  Total number of paths / destination ports: 4 / 3
-------------------------------------------------------------------------
Delay:               2.016ns (Levels of Logic = 1)
  Source:            XLXI_7/clck_gen/XLXI_14/COUNT_0 (FF)
  Destination:       XLXI_7/clck_gen/XLXI_14/COUNT_0 (FF)
  Source Clock:      XLXI_7/clk_internal rising
  Destination Clock: XLXI_7/clk_internal rising

  Data Path: XLXI_7/clck_gen/XLXI_14/COUNT_0 to XLXI_7/clck_gen/XLXI_14/COUNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.447   0.683  COUNT_0 (COUNT_0)
     INV:I->O              1   0.206   0.579  Mcount_COUNT_xor<0>11_INV_0 (Result<0>)
     FDCE:D                    0.102          COUNT_0
    ----------------------------------------
    Total                      2.016ns (0.755ns logic, 1.261ns route)
                                       (37.4% logic, 62.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_7/XLXI_937/half_period_tick'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_7/XLXI_937/XLXI_15/q_tmp (FF)
  Destination:       XLXI_7/XLXI_937/XLXI_15/q_tmp (FF)
  Source Clock:      XLXI_7/XLXI_937/half_period_tick rising
  Destination Clock: XLXI_7/XLXI_937/half_period_tick rising

  Data Path: XLXI_7/XLXI_937/XLXI_15/q_tmp to XLXI_7/XLXI_937/XLXI_15/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  Mmux_q_tmp_q_tmp_MUX_34_o11_INV_0 (q_tmp_q_tmp_MUX_34_o)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_7/XLXI_931/XLXI_1/XLXI_2/COUNT_3'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_7/XLXI_931/XLXI_15/q_tmp (FF)
  Destination:       XLXI_7/XLXI_931/XLXI_15/q_tmp (FF)
  Source Clock:      XLXI_7/XLXI_931/XLXI_1/XLXI_2/COUNT_3 rising
  Destination Clock: XLXI_7/XLXI_931/XLXI_1/XLXI_2/COUNT_3 rising

  Data Path: XLXI_7/XLXI_931/XLXI_15/q_tmp to XLXI_7/XLXI_931/XLXI_15/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  Mmux_q_tmp_q_tmp_MUX_34_o11_INV_0 (q_tmp_q_tmp_MUX_34_o)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_7/XLXI_927/half_period_tick'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_7/XLXI_927/XLXI_18/q_tmp (FF)
  Destination:       XLXI_7/XLXI_927/XLXI_18/q_tmp (FF)
  Source Clock:      XLXI_7/XLXI_927/half_period_tick rising
  Destination Clock: XLXI_7/XLXI_927/half_period_tick rising

  Data Path: XLXI_7/XLXI_927/XLXI_18/q_tmp to XLXI_7/XLXI_927/XLXI_18/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  Mmux_q_tmp_q_tmp_MUX_34_o11_INV_0 (q_tmp_q_tmp_MUX_34_o)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_7/XLXI_926/half_period_tick'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_7/XLXI_926/XLXI_18/q_tmp (FF)
  Destination:       XLXI_7/XLXI_926/XLXI_18/q_tmp (FF)
  Source Clock:      XLXI_7/XLXI_926/half_period_tick rising
  Destination Clock: XLXI_7/XLXI_926/half_period_tick rising

  Data Path: XLXI_7/XLXI_926/XLXI_18/q_tmp to XLXI_7/XLXI_926/XLXI_18/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  Mmux_q_tmp_q_tmp_MUX_34_o11_INV_0 (q_tmp_q_tmp_MUX_34_o)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_51/XLXI_2/COUNT_7'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_53/q_tmp (FF)
  Destination:       XLXI_53/q_tmp (FF)
  Source Clock:      XLXI_51/XLXI_2/COUNT_7 rising
  Destination Clock: XLXI_51/XLXI_2/COUNT_7 rising

  Data Path: XLXI_53/q_tmp to XLXI_53/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  Mmux_q_tmp_q_tmp_MUX_34_o11_INV_0 (q_tmp_q_tmp_MUX_34_o)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_7/clck_gen/XLXI_14/COUNT_1'
  Clock period: 3.937ns (frequency: 254.010MHz)
  Total number of paths / destination ports: 15 / 6
-------------------------------------------------------------------------
Delay:               3.937ns (Levels of Logic = 4)
  Source:            XLXI_7/cpu_ctl/stp/XLXI_24/COUNT_1 (FF)
  Destination:       XLXI_7/cpu_ctl/stp/XLXI_24/COUNT_0 (FF)
  Source Clock:      XLXI_7/clck_gen/XLXI_14/COUNT_1 falling
  Destination Clock: XLXI_7/clck_gen/XLXI_14/COUNT_1 falling

  Data Path: XLXI_7/cpu_ctl/stp/XLXI_24/COUNT_1 to XLXI_7/cpu_ctl/stp/XLXI_24/COUNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             9   0.447   1.058  COUNT_1 (COUNT_1)
     end scope: 'XLXI_7/cpu_ctl/stp/XLXI_24:Q1'
     begin scope: 'XLXI_7/cpu_ctl/stp/XLXI_25:A1'
     LUT3:I0->O            1   0.205   0.944  Mmux_d_tmp71 (D6)
     end scope: 'XLXI_7/cpu_ctl/stp/XLXI_25:D6'
     OR2:I0->O             3   0.203   0.650  XLXI_7/cpu_ctl/stp/XLXI_28 (XLXI_7/cpu_ctl/stp/XLXN_24)
     begin scope: 'XLXI_7/cpu_ctl/stp/XLXI_24:CLR'
     FDCE:CLR                  0.430          COUNT_0
    ----------------------------------------
    Total                      3.937ns (1.285ns logic, 2.652ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_105/XLXI_2/usart_clk'
  Clock period: 3.575ns (frequency: 279.693MHz)
  Total number of paths / destination ports: 79 / 19
-------------------------------------------------------------------------
Delay:               3.575ns (Levels of Logic = 2)
  Source:            XLXI_105/XLXI_2/state_FSM_FFd1 (FF)
  Destination:       XLXI_105/XLXI_2/tx (FF)
  Source Clock:      XLXI_105/XLXI_2/usart_clk rising
  Destination Clock: XLXI_105/XLXI_2/usart_clk rising

  Data Path: XLXI_105/XLXI_2/state_FSM_FFd1 to XLXI_105/XLXI_2/tx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.447   1.138  XLXI_105/XLXI_2/state_FSM_FFd1 (XLXI_105/XLXI_2/state_FSM_FFd1)
     LUT6:I0->O            1   0.203   0.684  XLXI_105/XLXI_2/_n0190_inv1 (XLXI_105/XLXI_2/_n0190_inv2)
     LUT2:I0->O            1   0.203   0.579  XLXI_105/XLXI_2/_n0190_inv2 (XLXI_105/XLXI_2/_n0190_inv)
     FDE:CE                    0.322          XLXI_105/XLXI_2/tx
    ----------------------------------------
    Total                      3.575ns (1.175ns logic, 2.400ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_7/clkr'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.887ns (Levels of Logic = 3)
  Source:            in_rst (PAD)
  Destination:       XLXI_7/XLXI_102 (FF)
  Destination Clock: XLXI_7/clkr falling

  Data Path: in_rst to XLXI_7/XLXI_102
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.650  in_rst_IBUF (in_rst_IBUF)
     BUF:I->O              1   0.568   0.579  XLXI_7/XLXI_116 (XLXI_7/XLXN_233)
     INV:I->O             99   0.568   1.870  XLXI_7/XLXI_117 (XLXI_7/rst)
     FDC_1:CLR                 0.430          XLXI_7/XLXI_102
    ----------------------------------------
    Total                      5.887ns (2.788ns logic, 3.099ns route)
                                       (47.4% logic, 52.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'in_clk'
  Total number of paths / destination ports: 1293 / 173
-------------------------------------------------------------------------
Offset:              19.794ns (Levels of Logic = 23)
  Source:            in_is_clk_manual (PAD)
  Destination:       XLXI_106/XLXI_23 (RAM)
  Destination Clock: in_clk rising

  Data Path: in_is_clk_manual to XLXI_106/XLXI_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  in_is_clk_manual_IBUF (in_is_clk_manual_IBUF)
     INV:I->O              4   0.568   1.028  XLXI_14 (XLXN_55)
     AND3:I1->O           12   0.223   1.273  XLXI_7/XLXI_326 (XLXI_7/can_read)
     AND2:I0->O            1   0.203   0.944  XLXI_7/XLXI_549 (XLXI_7/manual_ram_r)
     OR2:I0->O             2   0.203   0.616  XLXI_7/XLXI_550 (XLXI_7/ram_r)
     BUF:I->O             11   0.568   1.247  XLXI_7/XLXI_555 (out_ram_r_OBUF)
     AND2:I0->O            8   0.203   0.907  XLXI_153 (port_r)
     begin scope: 'XLXI_173/XLXI_17:E'
     LUT2:I0->O            1   0.203   0.579  Mmux_O11 (O)
     end scope: 'XLXI_173/XLXI_17:O'
     BUF:I->O              1   0.568   0.684  XLXI_173/XLXI_21 (XLXN_432<3>)
     begin scope: 'XLXI_174/XLXI_17:D1'
     LUT6:I4->O            1   0.203   0.000  Mmux_S3_D15_Mux_0_o_6 (Mmux_S3_D15_Mux_0_o_6)
     MUXF7:I0->O           1   0.131   0.000  Mmux_S3_D15_Mux_0_o_4_f7 (Mmux_S3_D15_Mux_0_o_4_f7)
     MUXF8:I0->O           1   0.144   0.580  Mmux_S3_D15_Mux_0_o_2_f8 (S3_D15_Mux_0_o)
     LUT2:I1->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_174/XLXI_17:O'
     BUF:I->O              1   0.568   0.827  XLXI_174/XLXI_21 (mem_o<3>)
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17:D2'
     LUT6:I2->O            1   0.203   0.000  Mmux_S3_D15_Mux_0_o_6 (Mmux_S3_D15_Mux_0_o_6)
     MUXF7:I0->O           1   0.131   0.000  Mmux_S3_D15_Mux_0_o_4_f7 (Mmux_S3_D15_Mux_0_o_4_f7)
     MUXF8:I0->O           1   0.144   0.580  Mmux_S3_D15_Mux_0_o_2_f8 (S3_D15_Mux_0_o)
     LUT2:I1->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17:O'
     BUF:I->O             18   0.568   1.049  XLXI_7/XLXI_130/XLXI_1/XLXI_21 (XLXI_7/sysbus<3>)
     BUF:I->O              5   0.568   0.714  XLXI_7/XLXI_860/XLXI_79 (out_sysbus_3_OBUF)
     RAM256X1S:D               0.000          XLXI_106/XLXI_19
    ----------------------------------------
    Total                     19.794ns (7.031ns logic, 12.763ns route)
                                       (35.5% logic, 64.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_7/clk_internal'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              5.887ns (Levels of Logic = 4)
  Source:            in_rst (PAD)
  Destination:       XLXI_7/clck_gen/XLXI_4/q_tmp (FF)
  Destination Clock: XLXI_7/clk_internal falling

  Data Path: in_rst to XLXI_7/clck_gen/XLXI_4/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.650  in_rst_IBUF (in_rst_IBUF)
     BUF:I->O              1   0.568   0.579  XLXI_7/XLXI_116 (XLXI_7/XLXN_233)
     INV:I->O             99   0.568   1.870  XLXI_7/XLXI_117 (XLXI_7/rst)
     begin scope: 'XLXI_7/clck_gen/XLXI_4:CLR'
     FDC:CLR                   0.430          q_tmp
    ----------------------------------------
    Total                      5.887ns (2.788ns logic, 3.099ns route)
                                       (47.4% logic, 52.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_7/XLXI_937/half_period_tick'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.887ns (Levels of Logic = 4)
  Source:            in_rst (PAD)
  Destination:       XLXI_7/XLXI_937/XLXI_15/q_tmp (FF)
  Destination Clock: XLXI_7/XLXI_937/half_period_tick rising

  Data Path: in_rst to XLXI_7/XLXI_937/XLXI_15/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.650  in_rst_IBUF (in_rst_IBUF)
     BUF:I->O              1   0.568   0.579  XLXI_7/XLXI_116 (XLXI_7/XLXN_233)
     INV:I->O             99   0.568   1.870  XLXI_7/XLXI_117 (XLXI_7/rst)
     begin scope: 'XLXI_7/XLXI_937/XLXI_15:CLR'
     FDC:CLR                   0.430          q_tmp
    ----------------------------------------
    Total                      5.887ns (2.788ns logic, 3.099ns route)
                                       (47.4% logic, 52.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_7/XLXI_931/XLXI_1/XLXI_2/COUNT_3'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.887ns (Levels of Logic = 4)
  Source:            in_rst (PAD)
  Destination:       XLXI_7/XLXI_931/XLXI_15/q_tmp (FF)
  Destination Clock: XLXI_7/XLXI_931/XLXI_1/XLXI_2/COUNT_3 rising

  Data Path: in_rst to XLXI_7/XLXI_931/XLXI_15/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.650  in_rst_IBUF (in_rst_IBUF)
     BUF:I->O              1   0.568   0.579  XLXI_7/XLXI_116 (XLXI_7/XLXN_233)
     INV:I->O             99   0.568   1.870  XLXI_7/XLXI_117 (XLXI_7/rst)
     begin scope: 'XLXI_7/XLXI_931/XLXI_15:CLR'
     FDC:CLR                   0.430          q_tmp
    ----------------------------------------
    Total                      5.887ns (2.788ns logic, 3.099ns route)
                                       (47.4% logic, 52.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_7/XLXI_927/half_period_tick'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.887ns (Levels of Logic = 4)
  Source:            in_rst (PAD)
  Destination:       XLXI_7/XLXI_927/XLXI_18/q_tmp (FF)
  Destination Clock: XLXI_7/XLXI_927/half_period_tick rising

  Data Path: in_rst to XLXI_7/XLXI_927/XLXI_18/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.650  in_rst_IBUF (in_rst_IBUF)
     BUF:I->O              1   0.568   0.579  XLXI_7/XLXI_116 (XLXI_7/XLXN_233)
     INV:I->O             99   0.568   1.870  XLXI_7/XLXI_117 (XLXI_7/rst)
     begin scope: 'XLXI_7/XLXI_927/XLXI_18:CLR'
     FDC:CLR                   0.430          q_tmp
    ----------------------------------------
    Total                      5.887ns (2.788ns logic, 3.099ns route)
                                       (47.4% logic, 52.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_7/XLXI_926/half_period_tick'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.887ns (Levels of Logic = 4)
  Source:            in_rst (PAD)
  Destination:       XLXI_7/XLXI_926/XLXI_18/q_tmp (FF)
  Destination Clock: XLXI_7/XLXI_926/half_period_tick rising

  Data Path: in_rst to XLXI_7/XLXI_926/XLXI_18/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.650  in_rst_IBUF (in_rst_IBUF)
     BUF:I->O              1   0.568   0.579  XLXI_7/XLXI_116 (XLXI_7/XLXN_233)
     INV:I->O             99   0.568   1.870  XLXI_7/XLXI_117 (XLXI_7/rst)
     begin scope: 'XLXI_7/XLXI_926/XLXI_18:CLR'
     FDC:CLR                   0.430          q_tmp
    ----------------------------------------
    Total                      5.887ns (2.788ns logic, 3.099ns route)
                                       (47.4% logic, 52.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_51/XLXI_2/COUNT_7'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.449ns (Levels of Logic = 3)
  Source:            in_rst (PAD)
  Destination:       XLXI_53/q_tmp (FF)
  Destination Clock: XLXI_51/XLXI_2/COUNT_7 rising

  Data Path: in_rst to XLXI_53/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.650  in_rst_IBUF (in_rst_IBUF)
     INV:I->O              1   0.568   0.579  XLXI_88 (XLXN_209)
     begin scope: 'XLXI_53:CLR'
     FDC:CLR                   0.430          q_tmp
    ----------------------------------------
    Total                      3.449ns (2.220ns logic, 1.229ns route)
                                       (64.4% logic, 35.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_7/cc_r0_w'
  Total number of paths / destination ports: 1112 / 8
-------------------------------------------------------------------------
Offset:              18.549ns (Levels of Logic = 23)
  Source:            in_is_clk_manual (PAD)
  Destination:       XLXI_7/XLXI_104/Q_6 (LATCH)
  Destination Clock: XLXI_7/cc_r0_w falling

  Data Path: in_is_clk_manual to XLXI_7/XLXI_104/Q_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  in_is_clk_manual_IBUF (in_is_clk_manual_IBUF)
     INV:I->O              4   0.568   1.028  XLXI_14 (XLXN_55)
     AND3:I1->O           12   0.223   1.273  XLXI_7/XLXI_326 (XLXI_7/can_read)
     AND2:I0->O            1   0.203   0.944  XLXI_7/XLXI_549 (XLXI_7/manual_ram_r)
     OR2:I0->O             2   0.203   0.616  XLXI_7/XLXI_550 (XLXI_7/ram_r)
     BUF:I->O             11   0.568   1.247  XLXI_7/XLXI_555 (out_ram_r_OBUF)
     AND2:I0->O            8   0.203   0.907  XLXI_153 (port_r)
     begin scope: 'XLXI_173/XLXI_17:E'
     LUT2:I0->O            1   0.203   0.579  Mmux_O11 (O)
     end scope: 'XLXI_173/XLXI_17:O'
     BUF:I->O              1   0.568   0.684  XLXI_173/XLXI_21 (XLXN_432<3>)
     begin scope: 'XLXI_174/XLXI_17:D1'
     LUT6:I4->O            1   0.203   0.000  Mmux_S3_D15_Mux_0_o_6 (Mmux_S3_D15_Mux_0_o_6)
     MUXF7:I0->O           1   0.131   0.000  Mmux_S3_D15_Mux_0_o_4_f7 (Mmux_S3_D15_Mux_0_o_4_f7)
     MUXF8:I0->O           1   0.144   0.580  Mmux_S3_D15_Mux_0_o_2_f8 (S3_D15_Mux_0_o)
     LUT2:I1->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_174/XLXI_17:O'
     BUF:I->O              1   0.568   0.827  XLXI_174/XLXI_21 (mem_o<3>)
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17:D2'
     LUT6:I2->O            1   0.203   0.000  Mmux_S3_D15_Mux_0_o_6 (Mmux_S3_D15_Mux_0_o_6)
     MUXF7:I0->O           1   0.131   0.000  Mmux_S3_D15_Mux_0_o_4_f7 (Mmux_S3_D15_Mux_0_o_4_f7)
     MUXF8:I0->O           1   0.144   0.580  Mmux_S3_D15_Mux_0_o_2_f8 (S3_D15_Mux_0_o)
     LUT2:I1->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17:O'
     BUF:I->O             18   0.568   1.049  XLXI_7/XLXI_130/XLXI_1/XLXI_21 (XLXI_7/sysbus<3>)
     begin scope: 'XLXI_7/XLXI_104:D<3>'
     LD:D                      0.037          Q_3
    ----------------------------------------
    Total                     18.549ns (6.500ns logic, 12.049ns route)
                                       (35.0% logic, 65.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_7/clck_gen/XLXI_14/COUNT_1'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              7.106ns (Levels of Logic = 5)
  Source:            in_rst (PAD)
  Destination:       XLXI_7/cpu_ctl/stp/XLXI_24/COUNT_0 (FF)
  Destination Clock: XLXI_7/clck_gen/XLXI_14/COUNT_1 falling

  Data Path: in_rst to XLXI_7/cpu_ctl/stp/XLXI_24/COUNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.650  in_rst_IBUF (in_rst_IBUF)
     BUF:I->O              1   0.568   0.579  XLXI_7/XLXI_116 (XLXI_7/XLXN_233)
     INV:I->O             99   0.568   2.215  XLXI_7/XLXI_117 (XLXI_7/rst)
     OR2:I1->O             3   0.223   0.650  XLXI_7/cpu_ctl/stp/XLXI_28 (XLXI_7/cpu_ctl/stp/XLXN_24)
     begin scope: 'XLXI_7/cpu_ctl/stp/XLXI_24:CLR'
     FDCE:CLR                  0.430          COUNT_0
    ----------------------------------------
    Total                      7.106ns (3.011ns logic, 4.095ns route)
                                       (42.4% logic, 57.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_105/XLXI_2/usart_clk'
  Total number of paths / destination ports: 33 / 11
-------------------------------------------------------------------------
Offset:              12.150ns (Levels of Logic = 9)
  Source:            in_is_clk_manual (PAD)
  Destination:       XLXI_105/XLXI_2/transmit_data.sample_idx_3 (FF)
  Destination Clock: XLXI_105/XLXI_2/usart_clk rising

  Data Path: in_is_clk_manual to XLXI_105/XLXI_2/transmit_data.sample_idx_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  in_is_clk_manual_IBUF (in_is_clk_manual_IBUF)
     INV:I->O              4   0.568   1.048  XLXI_14 (XLXN_55)
     AND2:I0->O           12   0.203   1.273  XLXI_7/XLXI_380 (XLXI_7/can_write)
     AND2:I0->O            1   0.203   0.944  XLXI_7/XLXI_551 (XLXI_7/manual_ram_w)
     OR2:I0->O             1   0.203   0.579  XLXI_7/XLXI_552 (XLXI_7/ram_w)
     BUF:I->O              3   0.568   1.015  XLXI_7/XLXI_556 (out_ram_w_OBUF)
     AND2:I0->O            1   0.203   0.944  XLXI_138 (port_w)
     AND2:I0->O           14   0.203   1.186  XLXI_188 (port_one_w)
     LUT3:I0->O            4   0.205   0.683  XLXI_105/XLXI_2/_n0203_inv1 (XLXI_105/XLXI_2/_n0203_inv)
     FDE:CE                    0.322          XLXI_105/XLXI_2/transmit_data.sample_idx_0
    ----------------------------------------
    Total                     12.150ns (3.900ns logic, 8.250ns route)
                                       (32.1% logic, 67.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ram_a_w'
  Total number of paths / destination ports: 1112 / 8
-------------------------------------------------------------------------
Offset:              19.831ns (Levels of Logic = 24)
  Source:            in_is_clk_manual (PAD)
  Destination:       XLXI_106/XLXI_15/Q_6 (LATCH)
  Destination Clock: ram_a_w falling

  Data Path: in_is_clk_manual to XLXI_106/XLXI_15/Q_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  in_is_clk_manual_IBUF (in_is_clk_manual_IBUF)
     INV:I->O              4   0.568   1.028  XLXI_14 (XLXN_55)
     AND3:I1->O           12   0.223   1.273  XLXI_7/XLXI_326 (XLXI_7/can_read)
     AND2:I0->O            1   0.203   0.944  XLXI_7/XLXI_549 (XLXI_7/manual_ram_r)
     OR2:I0->O             2   0.203   0.616  XLXI_7/XLXI_550 (XLXI_7/ram_r)
     BUF:I->O             11   0.568   1.247  XLXI_7/XLXI_555 (out_ram_r_OBUF)
     AND2:I0->O            8   0.203   0.907  XLXI_153 (port_r)
     begin scope: 'XLXI_173/XLXI_17:E'
     LUT2:I0->O            1   0.203   0.579  Mmux_O11 (O)
     end scope: 'XLXI_173/XLXI_17:O'
     BUF:I->O              1   0.568   0.684  XLXI_173/XLXI_21 (XLXN_432<3>)
     begin scope: 'XLXI_174/XLXI_17:D1'
     LUT6:I4->O            1   0.203   0.000  Mmux_S3_D15_Mux_0_o_6 (Mmux_S3_D15_Mux_0_o_6)
     MUXF7:I0->O           1   0.131   0.000  Mmux_S3_D15_Mux_0_o_4_f7 (Mmux_S3_D15_Mux_0_o_4_f7)
     MUXF8:I0->O           1   0.144   0.580  Mmux_S3_D15_Mux_0_o_2_f8 (S3_D15_Mux_0_o)
     LUT2:I1->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_174/XLXI_17:O'
     BUF:I->O              1   0.568   0.827  XLXI_174/XLXI_21 (mem_o<3>)
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17:D2'
     LUT6:I2->O            1   0.203   0.000  Mmux_S3_D15_Mux_0_o_6 (Mmux_S3_D15_Mux_0_o_6)
     MUXF7:I0->O           1   0.131   0.000  Mmux_S3_D15_Mux_0_o_4_f7 (Mmux_S3_D15_Mux_0_o_4_f7)
     MUXF8:I0->O           1   0.144   0.580  Mmux_S3_D15_Mux_0_o_2_f8 (S3_D15_Mux_0_o)
     LUT2:I1->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17:O'
     BUF:I->O             18   0.568   1.049  XLXI_7/XLXI_130/XLXI_1/XLXI_21 (XLXI_7/sysbus<3>)
     BUF:I->O              5   0.568   0.714  XLXI_7/XLXI_860/XLXI_79 (out_sysbus_3_OBUF)
     begin scope: 'XLXI_106/XLXI_15:D<3>'
     LD:D                      0.037          Q_3
    ----------------------------------------
    Total                     19.831ns (7.068ns logic, 12.763ns route)
                                       (35.6% logic, 64.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_7/cc_r0_w'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 2)
  Source:            XLXI_7/XLXI_104/Q_7 (LATCH)
  Destination:       monitor<7> (PAD)
  Source Clock:      XLXI_7/cc_r0_w falling

  Data Path: XLXI_7/XLXI_104/Q_7 to monitor<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  Q_7 (Q_7)
     end scope: 'XLXI_7/XLXI_104:Q<7>'
     OBUF:I->O                 2.571          monitor_7_OBUF (monitor<7>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_7/clk_internal'
  Total number of paths / destination ports: 1375 / 32
-------------------------------------------------------------------------
Offset:              23.135ns (Levels of Logic = 25)
  Source:            XLXI_7/clck_gen/XLXI_14/COUNT_1 (FF)
  Destination:       out_sysbus<7> (PAD)
  Source Clock:      XLXI_7/clk_internal rising

  Data Path: XLXI_7/clck_gen/XLXI_14/COUNT_1 to out_sysbus<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   1.079  COUNT_1 (COUNT_1)
     end scope: 'XLXI_7/clck_gen/XLXI_14:Q1'
     OR2:I0->O            12   0.203   0.908  XLXI_7/clck_gen/XLXI_16 (XLXI_7/clkr)
     INV:I->O              2   0.568   0.981  XLXI_7/XLXI_212 (XLXI_7/sysbus_released)
     AND3:I0->O           12   0.203   1.273  XLXI_7/XLXI_326 (XLXI_7/can_read)
     AND2:I0->O            1   0.203   0.944  XLXI_7/XLXI_549 (XLXI_7/manual_ram_r)
     OR2:I0->O             2   0.203   0.616  XLXI_7/XLXI_550 (XLXI_7/ram_r)
     BUF:I->O             11   0.568   1.247  XLXI_7/XLXI_555 (out_ram_r_OBUF)
     AND2:I0->O            8   0.203   0.907  XLXI_153 (port_r)
     begin scope: 'XLXI_173/XLXI_17:E'
     LUT2:I0->O            1   0.203   0.579  Mmux_O11 (O)
     end scope: 'XLXI_173/XLXI_17:O'
     BUF:I->O              1   0.568   0.684  XLXI_173/XLXI_21 (XLXN_432<3>)
     begin scope: 'XLXI_174/XLXI_17:D1'
     LUT6:I4->O            1   0.203   0.000  Mmux_S3_D15_Mux_0_o_6 (Mmux_S3_D15_Mux_0_o_6)
     MUXF7:I0->O           1   0.131   0.000  Mmux_S3_D15_Mux_0_o_4_f7 (Mmux_S3_D15_Mux_0_o_4_f7)
     MUXF8:I0->O           1   0.144   0.580  Mmux_S3_D15_Mux_0_o_2_f8 (S3_D15_Mux_0_o)
     LUT2:I1->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_174/XLXI_17:O'
     BUF:I->O              1   0.568   0.827  XLXI_174/XLXI_21 (mem_o<3>)
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17:D2'
     LUT6:I2->O            1   0.203   0.000  Mmux_S3_D15_Mux_0_o_6 (Mmux_S3_D15_Mux_0_o_6)
     MUXF7:I0->O           1   0.131   0.000  Mmux_S3_D15_Mux_0_o_4_f7 (Mmux_S3_D15_Mux_0_o_4_f7)
     MUXF8:I0->O           1   0.144   0.580  Mmux_S3_D15_Mux_0_o_2_f8 (S3_D15_Mux_0_o)
     LUT2:I1->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17:O'
     BUF:I->O             18   0.568   1.049  XLXI_7/XLXI_130/XLXI_1/XLXI_21 (XLXI_7/sysbus<3>)
     BUF:I->O              5   0.568   0.714  XLXI_7/XLXI_860/XLXI_79 (out_sysbus_3_OBUF)
     OBUF:I->O                 2.571          out_sysbus_3_OBUF (out_sysbus<3>)
    ----------------------------------------
    Total                     23.135ns (9.010ns logic, 14.125ns route)
                                       (38.9% logic, 61.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_7/clck_gen/XLXI_14/COUNT_1'
  Total number of paths / destination ports: 5988 / 33
-------------------------------------------------------------------------
Offset:              22.735ns (Levels of Logic = 27)
  Source:            XLXI_7/cpu_ctl/stp/XLXI_24/COUNT_0 (FF)
  Destination:       out_sysbus<7> (PAD)
  Source Clock:      XLXI_7/clck_gen/XLXI_14/COUNT_1 falling

  Data Path: XLXI_7/cpu_ctl/stp/XLXI_24/COUNT_0 to out_sysbus<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.447   1.085  COUNT_0 (COUNT_0)
     end scope: 'XLXI_7/cpu_ctl/stp/XLXI_24:Q0'
     begin scope: 'XLXI_7/cpu_ctl/stp/XLXI_25:A0'
     LUT3:I0->O            9   0.205   1.174  Mmux_d_tmp51 (D4)
     end scope: 'XLXI_7/cpu_ctl/stp/XLXI_25:D4'
     AND2:I1->O            2   0.223   0.981  XLXI_7/cpu_ctl/XLXI_548 (XLXI_7/cpu_ctl/jmp_ifjmp_flag_equals_op_s5)
     begin scope: 'XLXI_7/cpu_ctl/XLXI_637:I4'
     LUT6:I0->O            1   0.203   0.924  O1 (O)
     end scope: 'XLXI_7/cpu_ctl/XLXI_637:O'
     AND2:I1->O            1   0.223   0.924  XLXI_7/cpu_ctl/XLXI_4 (XLXI_7/cc_ram_r)
     OR2:I1->O             2   0.223   0.616  XLXI_7/XLXI_550 (XLXI_7/ram_r)
     BUF:I->O             11   0.568   1.247  XLXI_7/XLXI_555 (out_ram_r_OBUF)
     AND2:I0->O            8   0.203   0.907  XLXI_153 (port_r)
     begin scope: 'XLXI_173/XLXI_17:E'
     LUT2:I0->O            1   0.203   0.579  Mmux_O11 (O)
     end scope: 'XLXI_173/XLXI_17:O'
     BUF:I->O              1   0.568   0.684  XLXI_173/XLXI_21 (XLXN_432<3>)
     begin scope: 'XLXI_174/XLXI_17:D1'
     LUT6:I4->O            1   0.203   0.000  Mmux_S3_D15_Mux_0_o_6 (Mmux_S3_D15_Mux_0_o_6)
     MUXF7:I0->O           1   0.131   0.000  Mmux_S3_D15_Mux_0_o_4_f7 (Mmux_S3_D15_Mux_0_o_4_f7)
     MUXF8:I0->O           1   0.144   0.580  Mmux_S3_D15_Mux_0_o_2_f8 (S3_D15_Mux_0_o)
     LUT2:I1->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_174/XLXI_17:O'
     BUF:I->O              1   0.568   0.827  XLXI_174/XLXI_21 (mem_o<3>)
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17:D2'
     LUT6:I2->O            1   0.203   0.000  Mmux_S3_D15_Mux_0_o_6 (Mmux_S3_D15_Mux_0_o_6)
     MUXF7:I0->O           1   0.131   0.000  Mmux_S3_D15_Mux_0_o_4_f7 (Mmux_S3_D15_Mux_0_o_4_f7)
     MUXF8:I0->O           1   0.144   0.580  Mmux_S3_D15_Mux_0_o_2_f8 (S3_D15_Mux_0_o)
     LUT2:I1->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17:O'
     BUF:I->O             18   0.568   1.049  XLXI_7/XLXI_130/XLXI_1/XLXI_21 (XLXI_7/sysbus<3>)
     BUF:I->O              5   0.568   0.714  XLXI_7/XLXI_860/XLXI_79 (out_sysbus_3_OBUF)
     OBUF:I->O                 2.571          out_sysbus_3_OBUF (out_sysbus<3>)
    ----------------------------------------
    Total                     22.735ns (8.707ns logic, 14.028ns route)
                                       (38.3% logic, 61.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_7/XLXI_937/half_period_tick'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.240ns (Levels of Logic = 5)
  Source:            XLXI_7/XLXI_937/XLXI_15/q_tmp (FF)
  Destination:       out_clk_internal (PAD)
  Source Clock:      XLXI_7/XLXI_937/half_period_tick rising

  Data Path: XLXI_7/XLXI_937/XLXI_15/q_tmp to out_clk_internal
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  q_tmp (q_tmp)
     end scope: 'XLXI_7/XLXI_937/XLXI_15:Q'
     AND2:I0->O            1   0.203   0.944  XLXI_7/XLXI_938 (XLXI_7/XLXN_278)
     OR5:I0->O             6   0.203   0.744  XLXI_7/XLXI_939 (XLXI_7/clk_internal)
     BUF:I->O              1   0.568   0.579  XLXI_7/XLXI_913 (out_clk_internal_OBUF)
     OBUF:I->O                 2.571          out_clk_internal_OBUF (out_clk_internal)
    ----------------------------------------
    Total                      7.240ns (3.992ns logic, 3.248ns route)
                                       (55.1% logic, 44.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_7/XLXI_931/XLXI_1/XLXI_2/COUNT_3'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.220ns (Levels of Logic = 5)
  Source:            XLXI_7/XLXI_931/XLXI_15/q_tmp (FF)
  Destination:       out_clk_internal (PAD)
  Source Clock:      XLXI_7/XLXI_931/XLXI_1/XLXI_2/COUNT_3 rising

  Data Path: XLXI_7/XLXI_931/XLXI_15/q_tmp to out_clk_internal
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  q_tmp (q_tmp)
     end scope: 'XLXI_7/XLXI_931/XLXI_15:Q'
     AND2:I0->O            1   0.203   0.924  XLXI_7/XLXI_935 (XLXI_7/XLXN_272)
     OR5:I1->O             6   0.203   0.744  XLXI_7/XLXI_939 (XLXI_7/clk_internal)
     BUF:I->O              1   0.568   0.579  XLXI_7/XLXI_913 (out_clk_internal_OBUF)
     OBUF:I->O                 2.571          out_clk_internal_OBUF (out_clk_internal)
    ----------------------------------------
    Total                      7.220ns (3.992ns logic, 3.228ns route)
                                       (55.3% logic, 44.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_7/XLXI_926/half_period_tick'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.123ns (Levels of Logic = 5)
  Source:            XLXI_7/XLXI_926/XLXI_18/q_tmp (FF)
  Destination:       out_clk_internal (PAD)
  Source Clock:      XLXI_7/XLXI_926/half_period_tick rising

  Data Path: XLXI_7/XLXI_926/XLXI_18/q_tmp to out_clk_internal
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  q_tmp (q_tmp)
     end scope: 'XLXI_7/XLXI_926/XLXI_18:Q'
     AND2:I0->O            1   0.203   0.827  XLXI_7/XLXI_919 (XLXI_7/XLXN_252)
     OR5:I2->O             6   0.203   0.744  XLXI_7/XLXI_939 (XLXI_7/clk_internal)
     BUF:I->O              1   0.568   0.579  XLXI_7/XLXI_913 (out_clk_internal_OBUF)
     OBUF:I->O                 2.571          out_clk_internal_OBUF (out_clk_internal)
    ----------------------------------------
    Total                      7.123ns (3.992ns logic, 3.131ns route)
                                       (56.0% logic, 44.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_51/XLXI_2/COUNT_7'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.106ns (Levels of Logic = 5)
  Source:            XLXI_53/q_tmp (FF)
  Destination:       out_clk_internal (PAD)
  Source Clock:      XLXI_51/XLXI_2/COUNT_7 rising

  Data Path: XLXI_53/q_tmp to out_clk_internal
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  q_tmp (q_tmp)
     end scope: 'XLXI_53:Q'
     AND2:I0->O            1   0.203   0.808  XLXI_7/XLXI_918 (XLXI_7/XLXN_247)
     OR5:I3->O             6   0.205   0.744  XLXI_7/XLXI_939 (XLXI_7/clk_internal)
     BUF:I->O              1   0.568   0.579  XLXI_7/XLXI_913 (out_clk_internal_OBUF)
     OBUF:I->O                 2.571          out_clk_internal_OBUF (out_clk_internal)
    ----------------------------------------
    Total                      7.106ns (3.994ns logic, 3.112ns route)
                                       (56.2% logic, 43.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_7/XLXI_927/half_period_tick'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.980ns (Levels of Logic = 5)
  Source:            XLXI_7/XLXI_927/XLXI_18/q_tmp (FF)
  Destination:       out_clk_internal (PAD)
  Source Clock:      XLXI_7/XLXI_927/half_period_tick rising

  Data Path: XLXI_7/XLXI_927/XLXI_18/q_tmp to out_clk_internal
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  q_tmp (q_tmp)
     end scope: 'XLXI_7/XLXI_927/XLXI_18:Q'
     AND2:I0->O            1   0.203   0.684  XLXI_7/XLXI_928 (XLXI_7/XLXN_262)
     OR5:I4->O             6   0.203   0.744  XLXI_7/XLXI_939 (XLXI_7/clk_internal)
     BUF:I->O              1   0.568   0.579  XLXI_7/XLXI_913 (out_clk_internal_OBUF)
     OBUF:I->O                 2.571          out_clk_internal_OBUF (out_clk_internal)
    ----------------------------------------
    Total                      6.980ns (3.992ns logic, 2.988ns route)
                                       (57.2% logic, 42.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_105/XLXI_2/usart_clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            XLXI_105/XLXI_2/tx (FF)
  Destination:       out_usart1_tx (PAD)
  Source Clock:      XLXI_105/XLXI_2/usart_clk rising

  Data Path: XLXI_105/XLXI_2/tx to out_usart1_tx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.579  XLXI_105/XLXI_2/tx (XLXI_105/XLXI_2/tx)
     OBUF:I->O                 2.571          out_usart1_tx_OBUF (out_usart1_tx)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1179 / 30
-------------------------------------------------------------------------
Delay:               22.365ns (Levels of Logic = 24)
  Source:            in_is_clk_manual (PAD)
  Destination:       out_sysbus<7> (PAD)

  Data Path: in_is_clk_manual to out_sysbus<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  in_is_clk_manual_IBUF (in_is_clk_manual_IBUF)
     INV:I->O              4   0.568   1.028  XLXI_14 (XLXN_55)
     AND3:I1->O           12   0.223   1.273  XLXI_7/XLXI_326 (XLXI_7/can_read)
     AND2:I0->O            1   0.203   0.944  XLXI_7/XLXI_549 (XLXI_7/manual_ram_r)
     OR2:I0->O             2   0.203   0.616  XLXI_7/XLXI_550 (XLXI_7/ram_r)
     BUF:I->O             11   0.568   1.247  XLXI_7/XLXI_555 (out_ram_r_OBUF)
     AND2:I0->O            8   0.203   0.907  XLXI_153 (port_r)
     begin scope: 'XLXI_173/XLXI_17:E'
     LUT2:I0->O            1   0.203   0.579  Mmux_O11 (O)
     end scope: 'XLXI_173/XLXI_17:O'
     BUF:I->O              1   0.568   0.684  XLXI_173/XLXI_21 (XLXN_432<3>)
     begin scope: 'XLXI_174/XLXI_17:D1'
     LUT6:I4->O            1   0.203   0.000  Mmux_S3_D15_Mux_0_o_6 (Mmux_S3_D15_Mux_0_o_6)
     MUXF7:I0->O           1   0.131   0.000  Mmux_S3_D15_Mux_0_o_4_f7 (Mmux_S3_D15_Mux_0_o_4_f7)
     MUXF8:I0->O           1   0.144   0.580  Mmux_S3_D15_Mux_0_o_2_f8 (S3_D15_Mux_0_o)
     LUT2:I1->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_174/XLXI_17:O'
     BUF:I->O              1   0.568   0.827  XLXI_174/XLXI_21 (mem_o<3>)
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17:D2'
     LUT6:I2->O            1   0.203   0.000  Mmux_S3_D15_Mux_0_o_6 (Mmux_S3_D15_Mux_0_o_6)
     MUXF7:I0->O           1   0.131   0.000  Mmux_S3_D15_Mux_0_o_4_f7 (Mmux_S3_D15_Mux_0_o_4_f7)
     MUXF8:I0->O           1   0.144   0.580  Mmux_S3_D15_Mux_0_o_2_f8 (S3_D15_Mux_0_o)
     LUT2:I1->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17:O'
     BUF:I->O             18   0.568   1.049  XLXI_7/XLXI_130/XLXI_1/XLXI_21 (XLXI_7/sysbus<3>)
     BUF:I->O              5   0.568   0.714  XLXI_7/XLXI_860/XLXI_79 (out_sysbus_3_OBUF)
     OBUF:I->O                 2.571          out_sysbus_3_OBUF (out_sysbus<3>)
    ----------------------------------------
    Total                     22.365ns (9.602ns logic, 12.763ns route)
                                       (42.9% logic, 57.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock XLXI_105/XLXI_2/usart_clk
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
XLXI_105/XLXI_2/usart_clk      |    3.575|         |         |         |
XLXI_7/clck_gen/XLXI_14/COUNT_1|         |   12.519|         |         |
XLXI_7/clk_internal            |   10.284|         |         |         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_51/XLXI_2/COUNT_7
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
XLXI_51/XLXI_2/COUNT_7|    1.950|         |         |         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_7/XLXI_926/half_period_tick
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
XLXI_7/XLXI_926/half_period_tick|    1.950|         |         |         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_7/XLXI_927/half_period_tick
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
XLXI_7/XLXI_927/half_period_tick|    1.950|         |         |         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_7/XLXI_931/XLXI_1/XLXI_2/COUNT_3
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
XLXI_7/XLXI_931/XLXI_1/XLXI_2/COUNT_3|    1.950|         |         |         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_7/XLXI_937/half_period_tick
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
XLXI_7/XLXI_937/half_period_tick|    1.950|         |         |         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_7/cc_r0_w
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
XLXI_7/clck_gen/XLXI_14/COUNT_1|         |         |   18.919|         |
XLXI_7/clk_internal            |         |         |   19.319|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_7/clck_gen/XLXI_14/COUNT_1
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
XLXI_7/clck_gen/XLXI_14/COUNT_1|         |         |    3.937|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_7/clk_internal
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
XLXI_7/clk_internal|    2.016|         |    1.984|         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock in_clk
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
XLXI_7/clck_gen/XLXI_14/COUNT_1|         |   20.164|         |         |
XLXI_7/clk_internal            |   20.564|         |         |         |
in_clk                         |    7.478|         |         |         |
ram_a_w                        |         |    1.300|         |         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ram_a_w
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
XLXI_7/clck_gen/XLXI_14/COUNT_1|         |         |   20.201|         |
XLXI_7/clk_internal            |         |         |   20.601|         |
-------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.70 secs
 
--> 


Total memory usage is 619164 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  323 (   0 filtered)
Number of infos    :   91 (   0 filtered)

