{  "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 3.0 Build 199 06/26/2003 SJ Full Version " "Info: Version 3.0 Build 199 06/26/2003 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 05 12:59:22 2004 " "Info: Processing started: Fri Mar 05 12:59:22 2004" {  } {  } 0}  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --import_settings_files=on --export_settings_files=off lib_compile_test -c lib_compile_test " "Info: Command: quartus_map --import_settings_files=on --export_settings_files=off lib_compile_test -c lib_compile_test" {  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h:\\public_html\\sc2mce\\system\\sys_fw\\cards\\library\\sys_param\\source\\pack\\wishbone_pack.vhd 1 0 " "Info: Found 1 design units and 0 entities in source file h:\\public_html\\sc2mce\\system\\sys_fw\\cards\\library\\sys_param\\source\\pack\\wishbone_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wishbone_pack " "Info: Found design unit 1: wishbone_pack" {  } { { "h:\\public_html\\sc2mce\\system\\sys_fw\\cards\\library\\sys_param\\source\\pack\\wishbone_pack.vhd" "wishbone_pack" "" { Text "h:\\public_html\\sc2mce\\system\\sys_fw\\cards\\library\\sys_param\\source\\pack\\wishbone_pack.vhd" 54 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h:\\public_html\\sc2mce\\system\\sys_fw\\cards\\library\\sys_param\\source\\pack\\command_pack.vhd 1 0 " "Info: Found 1 design units and 0 entities in source file h:\\public_html\\sc2mce\\system\\sys_fw\\cards\\library\\sys_param\\source\\pack\\command_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 command_pack " "Info: Found design unit 1: command_pack" {  } { { "h:\\public_html\\sc2mce\\system\\sys_fw\\cards\\library\\sys_param\\source\\pack\\command_pack.vhd" "command_pack" "" { Text "h:\\public_html\\sc2mce\\system\\sys_fw\\cards\\library\\sys_param\\source\\pack\\command_pack.vhd" 6 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h:\\public_html\\sc2mce\\system\\sys_fw\\cards\\library\\sys_param\\source\\pack\\general_pack.vhd 1 0 " "Info: Found 1 design units and 0 entities in source file h:\\public_html\\sc2mce\\system\\sys_fw\\cards\\library\\sys_param\\source\\pack\\general_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 general_pack " "Info: Found design unit 1: general_pack" {  } { { "h:\\public_html\\sc2mce\\system\\sys_fw\\cards\\library\\sys_param\\source\\pack\\general_pack.vhd" "general_pack" "" { Text "h:\\public_html\\sc2mce\\system\\sys_fw\\cards\\library\\sys_param\\source\\pack\\general_pack.vhd" 11 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h:\\public_html\\sc2mce\\system\\sys_fw\\cards\\library\\sys_param\\source\\rtl\\lib_compile_test.vhd 2 1 " "Info: Found 2 design units and 1 entities in source file h:\\public_html\\sc2mce\\system\\sys_fw\\cards\\library\\sys_param\\source\\rtl\\lib_compile_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lib_compile_test-beh " "Info: Found design unit 1: lib_compile_test-beh" {  } { { "h:\\public_html\\sc2mce\\system\\sys_fw\\cards\\library\\sys_param\\source\\rtl\\lib_compile_test.vhd" "lib_compile_test-beh" "" { Text "h:\\public_html\\sc2mce\\system\\sys_fw\\cards\\library\\sys_param\\source\\rtl\\lib_compile_test.vhd" 32 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 lib_compile_test " "Info: Found entity 1: lib_compile_test" {  } { { "h:\\public_html\\sc2mce\\system\\sys_fw\\cards\\library\\sys_param\\source\\rtl\\lib_compile_test.vhd" "lib_compile_test" "" { Text "h:\\public_html\\sc2mce\\system\\sys_fw\\cards\\library\\sys_param\\source\\rtl\\lib_compile_test.vhd" 25 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "IRTL_INFERENCING_SUMMARY" "0 " "Info: Inferred 0 megafunctions from design logic" {  } {  } 0 }
{  "Info" "ISCL_SCL_TM_SUMMARY" "4 " "Info: Implemented 4 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "2 " "Info: Implemented 2 output pins" {  } {  } 0}  } {  } 0 }
{  "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 05 12:59:26 2004 " "Info: Processing ended: Fri Mar 05 12:59:26 2004" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0}  } {  } 0 }
{  "Info" "IQCU_REPORT_WRITTEN_TO" "lib_compile_test.map.rpt " "Info: Writing report file lib_compile_test.map.rpt" {  } {  } 0 }
{  "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 3.0 Build 199 06/26/2003 SJ Full Version " "Info: Version 3.0 Build 199 06/26/2003 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 05 12:59:32 2004 " "Info: Processing started: Fri Mar 05 12:59:32 2004" {  } {  } 0}  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --import_settings_files=off --export_settings_files=off lib_compile_test -c lib_compile_test " "Info: Command: quartus_fit --import_settings_files=off --export_settings_files=off lib_compile_test -c lib_compile_test" {  } {  } 0 }
{  "Info" "IMPP_MPP_USER_DEVICE" "lib_compile_test EP1S30F780C5 " "Info: Selected device EP1S30F780C5 for design lib_compile_test" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may compatible with other devices. " { { "Info" "IFYGR_FYGR_MIGRATION_NOT_SELECTED_SUB" "EP1S10F780C5 " "Info: Device EP1S10F780C5 is compatible" {  } {  } 2} { "Info" "IFYGR_FYGR_MIGRATION_NOT_SELECTED_SUB" "EP1S10F780C5ES " "Info: Device EP1S10F780C5ES is compatible" {  } {  } 2} { "Info" "IFYGR_FYGR_MIGRATION_NOT_SELECTED_SUB" "EP1S20F780C5 " "Info: Device EP1S20F780C5 is compatible" {  } {  } 2} { "Info" "IFYGR_FYGR_MIGRATION_NOT_SELECTED_SUB" "EP1S25F780C5 " "Info: Device EP1S25F780C5 is compatible" {  } {  } 2} { "Info" "IFYGR_FYGR_MIGRATION_NOT_SELECTED_SUB" "EP1S30F780C5_HARDCOPY_FPGA_PROTOTYPE " "Info: Device EP1S30F780C5_HARDCOPY_FPGA_PROTOTYPE is compatible" {  } {  } 2} { "Info" "IFYGR_FYGR_MIGRATION_NOT_SELECTED_SUB" "EP1S40F780C5 " "Info: Device EP1S40F780C5 is compatible" {  } {  } 2} { "Info" "IFYGR_FYGR_MIGRATION_NOT_SELECTED_SUB" "EP1S40F780C5_HARDCOPY_FPGA_PROTOTYPE " "Info: Device EP1S40F780C5_HARDCOPY_FPGA_PROTOTYPE is compatible" {  } {  } 2}  } {  } 2 }
{  "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 }
{  "Info" "ITAN_NO_USER_LONG_PATH_CONSTRAINTS_FOUND" "" "Info: No timing requirements specified -- optimizing all clocks equally to maximize operation frequency" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_START_REG_LOCATION_PROCESSING" "" "Info: Packing registers due to location constraints" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_FINISH_REG_LOCATION_PROCESSING" "" "Info: Finished packing registers due to location constraints" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Info: Started Fast Input/Output/OE register processing" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Info: Finished Fast Input/Output/OE register processing" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_START_MAC_SCAN_CHAIN_INFERENCING" "" "Info: Start DSP Scan-chain Inferencing" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Info: Completed DSP scan-chain inferencing" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_START_LUT_IO_MAC_RAM_PACKING" "" "Info: Moving registers into I/Os, LUTs, DSP and RAM blocks to improve timing and density" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_FINISH_LUT_IO_MAC_RAM_PACKING" "" "Info: Finished moving registers into I/Os, LUTs, DSP and RAM blocks" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that use the same VCCIO and VREF " "Info: Statistics of I/O pins that use the same VCCIO and VREF" { { "Info" "IFYGR_FYGR_SINGLE_IOC_GROUP_STATISTICS" "4 unused 3.30 2 2 0 " "Info: There are 4 I/O pins (VREF = unused, VCCIO = 3.30, 2 input, 2 output, 0 bidirectional)" { { "Info" "IFYGR_FYGR_IO_STDS_IN_IOC_GROUP" "LVTTL. " "Info: Used I/O standards LVTTL." {  } {  } 0}  } {  } 0}  } {  } 0 }
{  "Info" "IFYGR_FYGR_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O banks and pin(s) statistics before I/O pin placement" { { "Info" "IFYGR_FYGR_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "1 unused unused 0 70 " "Info: I/O bank 1: VREF = unused, VCCIO = unused, used pin 0, available pins 70." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "2 unused unused 0 74 " "Info: I/O bank 2: VREF = unused, VCCIO = unused, used pin 0, available pins 74." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "3 unused unused 0 70 " "Info: I/O bank 3: VREF = unused, VCCIO = unused, used pin 0, available pins 70." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "4 unused unused 1 73 " "Info: I/O bank 4: VREF = unused, VCCIO = unused, used pin 1, available pins 73." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "5 unused unused 0 74 " "Info: I/O bank 5: VREF = unused, VCCIO = unused, used pin 0, available pins 74." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "6 unused unused 0 70 " "Info: I/O bank 6: VREF = unused, VCCIO = unused, used pin 0, available pins 70." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "7 unused unused 0 74 " "Info: I/O bank 7: VREF = unused, VCCIO = unused, used pin 0, available pins 74." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "8 unused unused 0 71 " "Info: I/O bank 8: VREF = unused, VCCIO = unused, used pin 0, available pins 71." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "9 unused unused 0 6 " "Info: I/O bank 9: VREF = unused, VCCIO = unused, used pin 0, available pins 6." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "10 unused unused 0 4 " "Info: I/O bank 10: VREF = unused, VCCIO = unused, used pin 0, available pins 4." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "11 unused unused 0 6 " "Info: I/O bank 11: VREF = unused, VCCIO = unused, used pin 0, available pins 6." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "12 unused unused 0 4 " "Info: I/O bank 12: VREF = unused, VCCIO = unused, used pin 0, available pins 4." {  } {  } 0}  } {  } 0}  } {  } 0 }
{  "Info" "IFYGR_FYGR_IO_STATS_BEFORE_AFTER_PLACEMENT" "after " "Info: I/O banks and pin(s) statistics after I/O pin placement" { { "Info" "IFYGR_FYGR_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "1 unused unused 0 70 " "Info: I/O bank 1: VREF = unused, VCCIO = unused, used pin 0, available pins 70." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "2 unused unused 0 74 " "Info: I/O bank 2: VREF = unused, VCCIO = unused, used pin 0, available pins 74." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "3 unused unused 0 70 " "Info: I/O bank 3: VREF = unused, VCCIO = unused, used pin 0, available pins 70." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "4 unused unused 1 73 " "Info: I/O bank 4: VREF = unused, VCCIO = unused, used pin 1, available pins 73." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "5 unused unused 0 74 " "Info: I/O bank 5: VREF = unused, VCCIO = unused, used pin 0, available pins 74." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "6 unused unused 0 70 " "Info: I/O bank 6: VREF = unused, VCCIO = unused, used pin 0, available pins 70." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "7 unused unused 0 74 " "Info: I/O bank 7: VREF = unused, VCCIO = unused, used pin 0, available pins 74." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "8 unused unused 0 71 " "Info: I/O bank 8: VREF = unused, VCCIO = unused, used pin 0, available pins 71." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "9 unused unused 0 6 " "Info: I/O bank 9: VREF = unused, VCCIO = unused, used pin 0, available pins 6." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "10 unused 3.30 2 2 " "Info: I/O bank 10: VREF = unused, VCCIO = 3.30, used pin 2, available pins 2." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "11 unused unused 0 6 " "Info: I/O bank 11: VREF = unused, VCCIO = unused, used pin 0, available pins 6." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "12 unused unused 2 2 " "Info: I/O bank 12: VREF = unused, VCCIO = unused, used pin 2, available pins 2." {  } {  } 0}  } {  } 0}  } {  } 0 }
{  "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "I/O Pin Placement Operation " "Info: Completed I/O Pin Placement Operation" {  } {  } 0 }
{  "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 }
{  "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 05 13:00:51 2004 " "Info: Processing ended: Fri Mar 05 13:00:51 2004" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:01:19 " "Info: Elapsed time: 00:01:19" {  } {  } 0}  } {  } 0 }
{  "Info" "IQCU_REPORT_WRITTEN_TO" "lib_compile_test.fit.rpt " "Info: Writing report file lib_compile_test.fit.rpt" {  } {  } 0 }
{  "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 3.0 Build 199 06/26/2003 SJ Full Version " "Info: Version 3.0 Build 199 06/26/2003 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 05 13:02:18 2004 " "Info: Processing started: Fri Mar 05 13:02:18 2004" {  } {  } 0}  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --import_settings_files=off --export_settings_files=off lib_compile_test -c lib_compile_test " "Info: Command: quartus_asm --import_settings_files=off --export_settings_files=off lib_compile_test -c lib_compile_test" {  } {  } 0 }
{  "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 05 13:02:26 2004 " "Info: Processing ended: Fri Mar 05 13:02:26 2004" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0}  } {  } 0 }
{  "Info" "IQCU_REPORT_WRITTEN_TO" "lib_compile_test.asm.rpt " "Info: Writing report file lib_compile_test.asm.rpt" {  } {  } 0 }
{  "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 3.0 Build 199 06/26/2003 SJ Full Version " "Info: Version 3.0 Build 199 06/26/2003 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 05 13:02:28 2004 " "Info: Processing started: Fri Mar 05 13:02:28 2004" {  } {  } 0}  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --import_settings_files=off --export_settings_files=off lib_compile_test -c lib_compile_test --timing_analysis_only " "Info: Command: quartus_tan --import_settings_files=off --export_settings_files=off lib_compile_test -c lib_compile_test --timing_analysis_only" {  } {  } 0 }
{  "Info" "ITDB_FULL_TPD_RESULT" "dip\[0\] led\[0\] 4.468 ns Longest " "Info: Longest tpd from source pin dip\[0\] to destination pin led\[0\] is 4.468 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.038 ns) 1.038 ns dip\[0\] 1 PIN Pin_T20 " "Info: 1: + IC(0.000 ns) + CELL(1.038 ns) = 1.038 ns; Loc. = Pin_T20; PIN Node = 'dip\[0\]'" {  } { { "h:\\public_html\\sc2mce\\system\\sys_fw\\cards\\library\\sys_param\\db\\lib_compile_test_cmp.qrpt" "" "" { Report "h:\\public_html\\sc2mce\\system\\sys_fw\\cards\\library\\sys_param\\db\\lib_compile_test_cmp.qrpt" Compiler "lib_compile_test" "UNKNOWN" "V1" "h:\\public_html\\sc2mce\\system\\sys_fw\\cards\\library\\sys_param\\db\\lib_compile_test.quartus_db" { Floorplan "" "" "" { dip[0] } "NODE_NAME" } } } { "h:\\public_html\\sc2mce\\system\\sys_fw\\cards\\library\\sys_param\\source\\rtl\\lib_compile_test.vhd" "" "" { Text "h:\\public_html\\sc2mce\\system\\sys_fw\\cards\\library\\sys_param\\source\\rtl\\lib_compile_test.vhd" 27 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.056 ns) + CELL(2.374 ns) 4.468 ns led\[0\] 2 PIN Pin_U25 " "Info: 2: + IC(1.056 ns) + CELL(2.374 ns) = 4.468 ns; Loc. = Pin_U25; PIN Node = 'led\[0\]'" {  } { { "h:\\public_html\\sc2mce\\system\\sys_fw\\cards\\library\\sys_param\\db\\lib_compile_test_cmp.qrpt" "" "" { Report "h:\\public_html\\sc2mce\\system\\sys_fw\\cards\\library\\sys_param\\db\\lib_compile_test_cmp.qrpt" Compiler "lib_compile_test" "UNKNOWN" "V1" "h:\\public_html\\sc2mce\\system\\sys_fw\\cards\\library\\sys_param\\db\\lib_compile_test.quartus_db" { Floorplan "" "" "3.430 ns" { dip[0] led[0] } "NODE_NAME" } } } { "h:\\public_html\\sc2mce\\system\\sys_fw\\cards\\library\\sys_param\\source\\rtl\\lib_compile_test.vhd" "" "" { Text "h:\\public_html\\sc2mce\\system\\sys_fw\\cards\\library\\sys_param\\source\\rtl\\lib_compile_test.vhd" 28 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.412 ns " "Info: Total cell delay = 3.412 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.056 ns " "Info: Total interconnect delay = 1.056 ns" {  } {  } 0}  } { { "h:\\public_html\\sc2mce\\system\\sys_fw\\cards\\library\\sys_param\\db\\lib_compile_test_cmp.qrpt" "" "" { Report "h:\\public_html\\sc2mce\\system\\sys_fw\\cards\\library\\sys_param\\db\\lib_compile_test_cmp.qrpt" Compiler "lib_compile_test" "UNKNOWN" "V1" "h:\\public_html\\sc2mce\\system\\sys_fw\\cards\\library\\sys_param\\db\\lib_compile_test.quartus_db" { Floorplan "" "" "4.468 ns" { dip[0] dip[0]~out0 led[0] } "NODE_NAME" } } }  } 0 }
{  "Info" "ITDB_FULL_TPD_RESULT" "dip\[1\] led\[1\] 4.466 ns Shortest " "Info: Shortest tpd from source pin dip\[1\] to destination pin led\[1\] is 4.466 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.038 ns) 1.038 ns dip\[1\] 1 PIN Pin_U10 " "Info: 1: + IC(0.000 ns) + CELL(1.038 ns) = 1.038 ns; Loc. = Pin_U10; PIN Node = 'dip\[1\]'" {  } { { "h:\\public_html\\sc2mce\\system\\sys_fw\\cards\\library\\sys_param\\db\\lib_compile_test_cmp.qrpt" "" "" { Report "h:\\public_html\\sc2mce\\system\\sys_fw\\cards\\library\\sys_param\\db\\lib_compile_test_cmp.qrpt" Compiler "lib_compile_test" "UNKNOWN" "V1" "h:\\public_html\\sc2mce\\system\\sys_fw\\cards\\library\\sys_param\\db\\lib_compile_test.quartus_db" { Floorplan "" "" "" { dip[1] } "NODE_NAME" } } } { "h:\\public_html\\sc2mce\\system\\sys_fw\\cards\\library\\sys_param\\source\\rtl\\lib_compile_test.vhd" "" "" { Text "h:\\public_html\\sc2mce\\system\\sys_fw\\cards\\library\\sys_param\\source\\rtl\\lib_compile_test.vhd" 27 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.054 ns) + CELL(2.374 ns) 4.466 ns led\[1\] 2 PIN Pin_U9 " "Info: 2: + IC(1.054 ns) + CELL(2.374 ns) = 4.466 ns; Loc. = Pin_U9; PIN Node = 'led\[1\]'" {  } { { "h:\\public_html\\sc2mce\\system\\sys_fw\\cards\\library\\sys_param\\db\\lib_compile_test_cmp.qrpt" "" "" { Report "h:\\public_html\\sc2mce\\system\\sys_fw\\cards\\library\\sys_param\\db\\lib_compile_test_cmp.qrpt" Compiler "lib_compile_test" "UNKNOWN" "V1" "h:\\public_html\\sc2mce\\system\\sys_fw\\cards\\library\\sys_param\\db\\lib_compile_test.quartus_db" { Floorplan "" "" "3.428 ns" { dip[1] led[1] } "NODE_NAME" } } } { "h:\\public_html\\sc2mce\\system\\sys_fw\\cards\\library\\sys_param\\source\\rtl\\lib_compile_test.vhd" "" "" { Text "h:\\public_html\\sc2mce\\system\\sys_fw\\cards\\library\\sys_param\\source\\rtl\\lib_compile_test.vhd" 28 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.412 ns " "Info: Total cell delay = 3.412 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.054 ns " "Info: Total interconnect delay = 1.054 ns" {  } {  } 0}  } { { "h:\\public_html\\sc2mce\\system\\sys_fw\\cards\\library\\sys_param\\db\\lib_compile_test_cmp.qrpt" "" "" { Report "h:\\public_html\\sc2mce\\system\\sys_fw\\cards\\library\\sys_param\\db\\lib_compile_test_cmp.qrpt" Compiler "lib_compile_test" "UNKNOWN" "V1" "h:\\public_html\\sc2mce\\system\\sys_fw\\cards\\library\\sys_param\\db\\lib_compile_test.quartus_db" { Floorplan "" "" "4.466 ns" { dip[1] dip[1]~out0 led[1] } "NODE_NAME" } } }  } 0 }
{  "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 0 s " "Info: Quartus II Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 05 13:02:29 2004 " "Info: