# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do MICTestebench_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/vhsou/testbench-mic/MIC_amux_alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:19:07 on Aug 04,2022
# vcom -reportprogress 300 -93 -work work C:/Users/vhsou/testbench-mic/MIC_amux_alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity MIC_amux_alu
# -- Compiling architecture behavioral of MIC_amux_alu
# End time: 18:19:07 on Aug 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/vhsou/testbench-mic/MIC_Banck_Registers.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:19:07 on Aug 04,2022
# vcom -reportprogress 300 -93 -work work C:/Users/vhsou/testbench-mic/MIC_Banck_Registers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity MIC_Banck_Registers
# -- Compiling architecture behavioral of MIC_Banck_Registers
# End time: 18:19:07 on Aug 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/vhsou/testbench-mic/PROJETO_MIC.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:19:07 on Aug 04,2022
# vcom -reportprogress 300 -93 -work work C:/Users/vhsou/testbench-mic/PROJETO_MIC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity PROJETO_MIC
# -- Compiling architecture comportamental of PROJETO_MIC
# End time: 18:19:08 on Aug 04,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/Users/vhsou/testbench-mic/Testbench_1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:19:22 on Aug 04,2022
# vcom -reportprogress 300 -work work C:/Users/vhsou/testbench-mic/Testbench_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity testebennch_MIC_ADDD
# -- Compiling architecture Type_1 of testebennch_MIC_ADDD
# ** Error: C:/Users/vhsou/testbench-mic/Testbench_1.vhd(164): near "if": (vcom-1576) expecting PROCESS.
# ** Error: C:/Users/vhsou/testbench-mic/Testbench_1.vhd(170): near "Process": (vcom-1576) expecting ';'.
# End time: 18:19:22 on Aug 04,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/vhsou/testbench-mic/Testbench_1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:19:44 on Aug 04,2022
# vcom -reportprogress 300 -work work C:/Users/vhsou/testbench-mic/Testbench_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity testebennch_MIC_ADDD
# -- Compiling architecture Type_1 of testebennch_MIC_ADDD
# End time: 18:19:44 on Aug 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.testebennch_mic_addd
# vsim work.testebennch_mic_addd 
# Start time: 18:19:49 on Aug 04,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.testebennch_mic_addd(type_1)
# Loading work.projeto_mic(comportamental)
# Loading work.mic_banck_registers(behavioral)
# Loading work.mic_amux_alu(behavioral)
add wave -position insertpoint sim:/testebennch_mic_addd/*
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testebennch_mic_addd/Dut/MUX_ALU_DESLOCADOR
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testebennch_mic_addd/Dut/MUX_ALU_DESLOCADOR
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 3  Instance: /testebennch_mic_addd/Dut/MUX_ALU_DESLOCADOR
# ** Note: Valores corretos!
#    Time: 40 ns  Iteration: 0  Instance: /testebennch_mic_addd
run
run
# ** Note: Valores corretos!
#    Time: 120 ns  Iteration: 0  Instance: /testebennch_mic_addd
run
run
run
run
run
run
run
run
run
run
run
# ** Note: Parando a simulacao apos 12 ciclos
#    Time: 560 ns  Iteration: 0  Instance: /testebennch_mic_addd
run
run
run
run
run
run
run
restart
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testebennch_mic_addd/Dut/MUX_ALU_DESLOCADOR
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testebennch_mic_addd/Dut/MUX_ALU_DESLOCADOR
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 3  Instance: /testebennch_mic_addd/Dut/MUX_ALU_DESLOCADOR
# ** Note: Valores corretos!
#    Time: 40 ns  Iteration: 0  Instance: /testebennch_mic_addd
run
run
# ** Note: Valores corretos!
#    Time: 120 ns  Iteration: 0  Instance: /testebennch_mic_addd
run
run
run
run
run
# End time: 18:22:43 on Aug 04,2022, Elapsed time: 0:02:54
# Errors: 0, Warnings: 6
