\t (00:00:13) allegro 16.6 P004 (v16-6-112G) Windows 32
\t (00:00:13)     Journal start - Fri May 26 22:05:22 2017
\t (00:00:13)         Host=DAXIONG-PC User=daxiong Pid=11608 CPUs=4
\t (00:00:13) 
\t (00:00:15) Opening existing design...
\d (00:00:16) Database opened: E:/«∂»Î Ω/git/PCB_MCU/boardv5_0/BBear_balance_carv2_0.brd
\t (00:00:17) Grids are drawn 1.6256, 1.6256 apart for enhanced viewability.
\i (00:00:17) trapsize 12875
\i (00:00:17) trapsize 12519
\i (00:00:17) trapsize 12936
\i (00:00:18) trapsize 10481
\i (00:00:18) trapsize 10481
\i (00:00:19) generaledit 
\i (00:21:44) new 
\i (00:22:25) newdrawfillin "SOT-89.dra" "Package Symbol"
\t (00:22:25)     Journal end - Fri May 26 22:27:34 2017
