#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x13c70a910 .scope module, "Memory_block_tb" "Memory_block_tb" 2 4;
 .timescale -9 -9;
v0x13c724f60_0 .var "address", 7 0;
v0x13c725010_0 .var "byteOperations", 0 0;
v0x13c7250a0_0 .var "memRead", 0 0;
v0x13c725170_0 .var "memWrite", 0 0;
v0x13c725220_0 .net "read_data", 31 0, v0x13c724d70_0;  1 drivers
v0x13c7252f0_0 .var "write_data", 31 0;
S_0x13c7056e0 .scope module, "uut" "Memory_block" 2 12, 3 1 0, S_0x13c70a910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "read_data";
    .port_info 1 /INPUT 1 "byteOperations";
    .port_info 2 /INPUT 8 "address";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /INPUT 1 "memRead";
    .port_info 5 /INPUT 1 "memWrite";
v0x13c7152d0_0 .net "address", 7 0, v0x13c724f60_0;  1 drivers
v0x13c7244c0_0 .net "byteOperations", 0 0, v0x13c725010_0;  1 drivers
v0x13c724560_0 .net "memRead", 0 0, v0x13c7250a0_0;  1 drivers
v0x13c7245f0_0 .net "memWrite", 0 0, v0x13c725170_0;  1 drivers
v0x13c724690 .array "memory", 63 0, 31 0;
v0x13c724d70_0 .var "read_data", 31 0;
v0x13c724e20_0 .net "write_data", 31 0, v0x13c7252f0_0;  1 drivers
v0x13c724690_0 .array/port v0x13c724690, 0;
E_0x13c70ae90/0 .event anyedge, v0x13c724560_0, v0x13c7244c0_0, v0x13c7152d0_0, v0x13c724690_0;
v0x13c724690_1 .array/port v0x13c724690, 1;
v0x13c724690_2 .array/port v0x13c724690, 2;
v0x13c724690_3 .array/port v0x13c724690, 3;
v0x13c724690_4 .array/port v0x13c724690, 4;
E_0x13c70ae90/1 .event anyedge, v0x13c724690_1, v0x13c724690_2, v0x13c724690_3, v0x13c724690_4;
v0x13c724690_5 .array/port v0x13c724690, 5;
v0x13c724690_6 .array/port v0x13c724690, 6;
v0x13c724690_7 .array/port v0x13c724690, 7;
v0x13c724690_8 .array/port v0x13c724690, 8;
E_0x13c70ae90/2 .event anyedge, v0x13c724690_5, v0x13c724690_6, v0x13c724690_7, v0x13c724690_8;
v0x13c724690_9 .array/port v0x13c724690, 9;
v0x13c724690_10 .array/port v0x13c724690, 10;
v0x13c724690_11 .array/port v0x13c724690, 11;
v0x13c724690_12 .array/port v0x13c724690, 12;
E_0x13c70ae90/3 .event anyedge, v0x13c724690_9, v0x13c724690_10, v0x13c724690_11, v0x13c724690_12;
v0x13c724690_13 .array/port v0x13c724690, 13;
v0x13c724690_14 .array/port v0x13c724690, 14;
v0x13c724690_15 .array/port v0x13c724690, 15;
v0x13c724690_16 .array/port v0x13c724690, 16;
E_0x13c70ae90/4 .event anyedge, v0x13c724690_13, v0x13c724690_14, v0x13c724690_15, v0x13c724690_16;
v0x13c724690_17 .array/port v0x13c724690, 17;
v0x13c724690_18 .array/port v0x13c724690, 18;
v0x13c724690_19 .array/port v0x13c724690, 19;
v0x13c724690_20 .array/port v0x13c724690, 20;
E_0x13c70ae90/5 .event anyedge, v0x13c724690_17, v0x13c724690_18, v0x13c724690_19, v0x13c724690_20;
v0x13c724690_21 .array/port v0x13c724690, 21;
v0x13c724690_22 .array/port v0x13c724690, 22;
v0x13c724690_23 .array/port v0x13c724690, 23;
v0x13c724690_24 .array/port v0x13c724690, 24;
E_0x13c70ae90/6 .event anyedge, v0x13c724690_21, v0x13c724690_22, v0x13c724690_23, v0x13c724690_24;
v0x13c724690_25 .array/port v0x13c724690, 25;
v0x13c724690_26 .array/port v0x13c724690, 26;
v0x13c724690_27 .array/port v0x13c724690, 27;
v0x13c724690_28 .array/port v0x13c724690, 28;
E_0x13c70ae90/7 .event anyedge, v0x13c724690_25, v0x13c724690_26, v0x13c724690_27, v0x13c724690_28;
v0x13c724690_29 .array/port v0x13c724690, 29;
v0x13c724690_30 .array/port v0x13c724690, 30;
v0x13c724690_31 .array/port v0x13c724690, 31;
v0x13c724690_32 .array/port v0x13c724690, 32;
E_0x13c70ae90/8 .event anyedge, v0x13c724690_29, v0x13c724690_30, v0x13c724690_31, v0x13c724690_32;
v0x13c724690_33 .array/port v0x13c724690, 33;
v0x13c724690_34 .array/port v0x13c724690, 34;
v0x13c724690_35 .array/port v0x13c724690, 35;
v0x13c724690_36 .array/port v0x13c724690, 36;
E_0x13c70ae90/9 .event anyedge, v0x13c724690_33, v0x13c724690_34, v0x13c724690_35, v0x13c724690_36;
v0x13c724690_37 .array/port v0x13c724690, 37;
v0x13c724690_38 .array/port v0x13c724690, 38;
v0x13c724690_39 .array/port v0x13c724690, 39;
v0x13c724690_40 .array/port v0x13c724690, 40;
E_0x13c70ae90/10 .event anyedge, v0x13c724690_37, v0x13c724690_38, v0x13c724690_39, v0x13c724690_40;
v0x13c724690_41 .array/port v0x13c724690, 41;
v0x13c724690_42 .array/port v0x13c724690, 42;
v0x13c724690_43 .array/port v0x13c724690, 43;
v0x13c724690_44 .array/port v0x13c724690, 44;
E_0x13c70ae90/11 .event anyedge, v0x13c724690_41, v0x13c724690_42, v0x13c724690_43, v0x13c724690_44;
v0x13c724690_45 .array/port v0x13c724690, 45;
v0x13c724690_46 .array/port v0x13c724690, 46;
v0x13c724690_47 .array/port v0x13c724690, 47;
v0x13c724690_48 .array/port v0x13c724690, 48;
E_0x13c70ae90/12 .event anyedge, v0x13c724690_45, v0x13c724690_46, v0x13c724690_47, v0x13c724690_48;
v0x13c724690_49 .array/port v0x13c724690, 49;
v0x13c724690_50 .array/port v0x13c724690, 50;
v0x13c724690_51 .array/port v0x13c724690, 51;
v0x13c724690_52 .array/port v0x13c724690, 52;
E_0x13c70ae90/13 .event anyedge, v0x13c724690_49, v0x13c724690_50, v0x13c724690_51, v0x13c724690_52;
v0x13c724690_53 .array/port v0x13c724690, 53;
v0x13c724690_54 .array/port v0x13c724690, 54;
v0x13c724690_55 .array/port v0x13c724690, 55;
v0x13c724690_56 .array/port v0x13c724690, 56;
E_0x13c70ae90/14 .event anyedge, v0x13c724690_53, v0x13c724690_54, v0x13c724690_55, v0x13c724690_56;
v0x13c724690_57 .array/port v0x13c724690, 57;
v0x13c724690_58 .array/port v0x13c724690, 58;
v0x13c724690_59 .array/port v0x13c724690, 59;
v0x13c724690_60 .array/port v0x13c724690, 60;
E_0x13c70ae90/15 .event anyedge, v0x13c724690_57, v0x13c724690_58, v0x13c724690_59, v0x13c724690_60;
v0x13c724690_61 .array/port v0x13c724690, 61;
v0x13c724690_62 .array/port v0x13c724690, 62;
v0x13c724690_63 .array/port v0x13c724690, 63;
E_0x13c70ae90/16 .event anyedge, v0x13c724690_61, v0x13c724690_62, v0x13c724690_63, v0x13c7245f0_0;
E_0x13c70ae90/17 .event anyedge, v0x13c724e20_0;
E_0x13c70ae90 .event/or E_0x13c70ae90/0, E_0x13c70ae90/1, E_0x13c70ae90/2, E_0x13c70ae90/3, E_0x13c70ae90/4, E_0x13c70ae90/5, E_0x13c70ae90/6, E_0x13c70ae90/7, E_0x13c70ae90/8, E_0x13c70ae90/9, E_0x13c70ae90/10, E_0x13c70ae90/11, E_0x13c70ae90/12, E_0x13c70ae90/13, E_0x13c70ae90/14, E_0x13c70ae90/15, E_0x13c70ae90/16, E_0x13c70ae90/17;
    .scope S_0x13c7056e0;
T_0 ;
    %vpi_call 3 14 "$readmemb", "memory.mem", v0x13c724690 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x13c7056e0;
T_1 ;
    %wait E_0x13c70ae90;
    %load/vec4 v0x13c724560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x13c7244c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x13c7152d0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %jmp T_1.5;
T_1.4 ;
    %ix/getv 4, v0x13c7152d0_0;
    %load/vec4a v0x13c724690, 4;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %store/vec4 v0x13c724d70_0, 0, 32;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1.3;
T_1.2 ;
    %ix/getv 4, v0x13c7152d0_0;
    %load/vec4a v0x13c724690, 4;
    %store/vec4 v0x13c724d70_0, 0, 32;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13c724d70_0, 0, 32;
T_1.1 ;
    %load/vec4 v0x13c7245f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x13c7244c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %load/vec4 v0x13c7152d0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %jmp T_1.14;
T_1.10 ;
    %load/vec4 v0x13c724e20_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x13c7152d0_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x13c724690, 4, 5;
    %jmp T_1.14;
T_1.11 ;
    %load/vec4 v0x13c724e20_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x13c7152d0_0;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x13c724690, 4, 5;
    %jmp T_1.14;
T_1.12 ;
    %load/vec4 v0x13c724e20_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x13c7152d0_0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x13c724690, 4, 5;
    %jmp T_1.14;
T_1.13 ;
    %load/vec4 v0x13c724e20_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x13c7152d0_0;
    %flag_mov 8, 4;
    %ix/load 5, 24, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x13c724690, 4, 5;
    %jmp T_1.14;
T_1.14 ;
    %pop/vec4 1;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0x13c724e20_0;
    %ix/getv 4, v0x13c7152d0_0;
    %store/vec4a v0x13c724690, 4, 0;
T_1.9 ;
    %vpi_call 3 52 "$display", "Writing : %b", v0x13c724e20_0 {0 0 0};
    %vpi_call 3 53 "$writememb", "memory.mem", v0x13c724690 {0 0 0};
T_1.6 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x13c70a910;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c7250a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13c725170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13c725010_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13c724f60_0, 0, 8;
    %pushi/vec4 268435458, 0, 32;
    %store/vec4 v0x13c7252f0_0, 0, 32;
    %vpi_call 2 30 "$display", "Writing : %b memRead : %b memWrite : %b byteOp : %b", v0x13c7252f0_0, v0x13c7250a0_0, v0x13c725170_0, v0x13c725010_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13c7250a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c725170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c725010_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13c724f60_0, 0, 8;
    %vpi_call 2 38 "$display", "Writing : %b memRead : %b memWrite : %b byteOp : %b", v0x13c7252f0_0, v0x13c7250a0_0, v0x13c725170_0, v0x13c725010_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c7250a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13c725170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13c725010_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x13c724f60_0, 0, 8;
    %pushi/vec4 119, 0, 32;
    %store/vec4 v0x13c7252f0_0, 0, 32;
    %vpi_call 2 47 "$display", "Writing : %b memRead : %b memWrite : %b byteOp : %b", v0x13c7252f0_0, v0x13c7250a0_0, v0x13c725170_0, v0x13c725010_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13c7250a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c725170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13c725010_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x13c724f60_0, 0, 8;
    %vpi_call 2 55 "$display", "Writing : %b memRead : %b memWrite : %b byteOp : %b", v0x13c7252f0_0, v0x13c7250a0_0, v0x13c725170_0, v0x13c725010_0 {0 0 0};
    %delay 10, 0;
    %delay 10, 0;
    %vpi_call 2 60 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Memory_block_tb.v";
    "Memory_block.v";
