

================================================================
== Vivado HLS Report for 'process_action'
================================================================
* Date:           Fri Oct 20 12:35:17 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hlsDataTransfer_xcku060-ffva1156-2-e
* Solution:       datatransfer
* Product family: kintexu
* Target device:  xcku060-ffva1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.50|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|   34|    1|   34|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 35
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!icmp)
	35  / (icmp)
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
* FSM state operations: 

 <State 1>: 2.33ns
ST_1: act_reg_Data_out_add_1 (7)  [1/1] 0.00ns
:0  %act_reg_Data_out_add_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %act_reg_Data_out_add)

ST_1: act_reg_Data_in_size_1 (8)  [1/1] 0.00ns
:1  %act_reg_Data_in_size_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %act_reg_Data_in_size)

ST_1: act_reg_Data_in_addr_1 (9)  [1/1] 0.00ns
:2  %act_reg_Data_in_addr_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %act_reg_Data_in_addr)

ST_1: dout_gmem_V3_read (10)  [1/1] 0.00ns
:3  %dout_gmem_V3_read = call i58 @_ssdm_op_Read.ap_auto.i58(i58 %dout_gmem_V3)

ST_1: din_gmem_V1_read (11)  [1/1] 0.00ns
:4  %din_gmem_V1_read = call i58 @_ssdm_op_Read.ap_auto.i58(i58 %din_gmem_V1)

ST_1: StgValue_41 (12)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface(i512* %din_gmem_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 512, [9 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 64, i32 64, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_42 (13)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecInterface(i512* %din_gmem_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 512, [9 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 64, i32 64, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: tmp (14)  [1/1] 0.00ns  loc: action_datatransfer.cpp:87
:7  %tmp = call i58 @_ssdm_op_PartSelect.i58.i64.i32.i32(i64 %act_reg_Data_in_addr_1, i32 6, i32 63)

ST_1: i_idx_1_cast (15)  [1/1] 0.00ns  loc: action_datatransfer.cpp:87
:8  %i_idx_1_cast = zext i58 %tmp to i59

ST_1: tmp_3 (16)  [1/1] 0.00ns  loc: action_datatransfer.cpp:88
:9  %tmp_3 = call i58 @_ssdm_op_PartSelect.i58.i64.i32.i32(i64 %act_reg_Data_out_add_1, i32 6, i32 63)

ST_1: o_idx_1_cast (17)  [1/1] 0.00ns  loc: action_datatransfer.cpp:88
:10  %o_idx_1_cast = zext i58 %tmp_3 to i59

ST_1: tmp_4 (18)  [1/1] 0.00ns  loc: action_datatransfer.cpp:91
:11  %tmp_4 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %act_reg_Data_in_size_1, i32 4, i32 31)

ST_1: icmp (19)  [1/1] 1.44ns  loc: action_datatransfer.cpp:91
:12  %icmp = icmp eq i28 %tmp_4, 0

ST_1: StgValue_49 (20)  [1/1] 0.89ns  loc: action_datatransfer.cpp:91
:13  br i1 %icmp, label %2, label %1

ST_1: din_gmem_V1_cast (22)  [1/1] 0.00ns
:0  %din_gmem_V1_cast = zext i58 %din_gmem_V1_read to i59

ST_1: sum (23)  [1/1] 2.02ns  loc: action_datatransfer.cpp:87
:1  %sum = add i59 %din_gmem_V1_cast, %i_idx_1_cast

ST_1: dout_gmem_V3_cast (40)  [1/1] 0.00ns
:18  %dout_gmem_V3_cast = zext i58 %dout_gmem_V3_read to i59

ST_1: sum3 (41)  [1/1] 2.02ns  loc: action_datatransfer.cpp:88
:19  %sum3 = add i59 %dout_gmem_V3_cast, %o_idx_1_cast


 <State 2>: 3.50ns
ST_2: sum_cast (24)  [1/1] 0.00ns  loc: action_datatransfer.cpp:87
:2  %sum_cast = zext i59 %sum to i64

ST_2: dout_gmem_V_addr (25)  [1/1] 0.00ns  loc: action_datatransfer.cpp:100
:3  %dout_gmem_V_addr = getelementptr i512* %din_gmem_V, i64 %sum_cast

ST_2: buffer_in_V_req (26)  [7/7] 3.50ns  loc: action_datatransfer.cpp:100
:4  %buffer_in_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %dout_gmem_V_addr, i32 1)


 <State 3>: 3.50ns
ST_3: buffer_in_V_req (26)  [6/7] 3.50ns  loc: action_datatransfer.cpp:100
:4  %buffer_in_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %dout_gmem_V_addr, i32 1)


 <State 4>: 3.50ns
ST_4: buffer_in_V_req (26)  [5/7] 3.50ns  loc: action_datatransfer.cpp:100
:4  %buffer_in_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %dout_gmem_V_addr, i32 1)


 <State 5>: 3.50ns
ST_5: buffer_in_V_req (26)  [4/7] 3.50ns  loc: action_datatransfer.cpp:100
:4  %buffer_in_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %dout_gmem_V_addr, i32 1)


 <State 6>: 3.50ns
ST_6: buffer_in_V_req (26)  [3/7] 3.50ns  loc: action_datatransfer.cpp:100
:4  %buffer_in_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %dout_gmem_V_addr, i32 1)


 <State 7>: 3.50ns
ST_7: buffer_in_V_req (26)  [2/7] 3.50ns  loc: action_datatransfer.cpp:100
:4  %buffer_in_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %dout_gmem_V_addr, i32 1)


 <State 8>: 3.50ns
ST_8: buffer_in_V_req (26)  [1/7] 3.50ns  loc: action_datatransfer.cpp:100
:4  %buffer_in_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %dout_gmem_V_addr, i32 1)


 <State 9>: 3.50ns
ST_9: buffer_in_V (27)  [1/1] 3.50ns  loc: action_datatransfer.cpp:100
:5  %buffer_in_V = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %dout_gmem_V_addr)

ST_9: tmp_beta (28)  [1/1] 0.00ns  loc: action_datatransfer.cpp:38->action_datatransfer.cpp:103
:6  %tmp_beta = call i64 @_ssdm_op_PartSelect.i64.i512.i32.i32(i512 %buffer_in_V, i32 128, i32 191)

ST_9: tmp_gamma (29)  [1/1] 0.00ns  loc: action_datatransfer.cpp:39->action_datatransfer.cpp:103
:7  %tmp_gamma = call i64 @_ssdm_op_PartSelect.i64.i512.i32.i32(i512 %buffer_in_V, i32 192, i32 255)

ST_9: tmp_theta (30)  [1/1] 0.00ns  loc: action_datatransfer.cpp:40->action_datatransfer.cpp:103
:8  %tmp_theta = call i64 @_ssdm_op_PartSelect.i64.i512.i32.i32(i512 %buffer_in_V, i32 256, i32 319)

ST_9: tmp_2 (37)  [1/1] 0.00ns  loc: action_datatransfer.cpp:68->action_datatransfer.cpp:119
:15  %tmp_2 = call i192 @_ssdm_op_PartSelect.i192.i512.i32.i32(i512 %buffer_in_V, i32 128, i32 319)


 <State 10>: 3.06ns
ST_10: beta (31)  [1/1] 0.00ns  loc: action_datatransfer.cpp:49->action_datatransfer.cpp:103
:9  %beta = bitcast i64 %tmp_beta to double

ST_10: gamma (32)  [1/1] 0.00ns  loc: action_datatransfer.cpp:50->action_datatransfer.cpp:103
:10  %gamma = bitcast i64 %tmp_gamma to double

ST_10: tmp_1 (34)  [10/10] 3.06ns  loc: action_datatransfer.cpp:116
:12  %tmp_1 = fmul double %beta, %gamma


 <State 11>: 3.06ns
ST_11: tmp_1 (34)  [9/10] 3.06ns  loc: action_datatransfer.cpp:116
:12  %tmp_1 = fmul double %beta, %gamma


 <State 12>: 3.06ns
ST_12: tmp_1 (34)  [8/10] 3.06ns  loc: action_datatransfer.cpp:116
:12  %tmp_1 = fmul double %beta, %gamma


 <State 13>: 3.06ns
ST_13: tmp_1 (34)  [7/10] 3.06ns  loc: action_datatransfer.cpp:116
:12  %tmp_1 = fmul double %beta, %gamma


 <State 14>: 3.06ns
ST_14: tmp_1 (34)  [6/10] 3.06ns  loc: action_datatransfer.cpp:116
:12  %tmp_1 = fmul double %beta, %gamma


 <State 15>: 3.06ns
ST_15: tmp_1 (34)  [5/10] 3.06ns  loc: action_datatransfer.cpp:116
:12  %tmp_1 = fmul double %beta, %gamma


 <State 16>: 3.06ns
ST_16: tmp_1 (34)  [4/10] 3.06ns  loc: action_datatransfer.cpp:116
:12  %tmp_1 = fmul double %beta, %gamma


 <State 17>: 3.06ns
ST_17: tmp_1 (34)  [3/10] 3.06ns  loc: action_datatransfer.cpp:116
:12  %tmp_1 = fmul double %beta, %gamma


 <State 18>: 3.06ns
ST_18: tmp_1 (34)  [2/10] 3.06ns  loc: action_datatransfer.cpp:116
:12  %tmp_1 = fmul double %beta, %gamma


 <State 19>: 3.06ns
ST_19: tmp_1 (34)  [1/10] 3.06ns  loc: action_datatransfer.cpp:116
:12  %tmp_1 = fmul double %beta, %gamma


 <State 20>: 3.06ns
ST_20: theta (33)  [1/1] 0.00ns  loc: action_datatransfer.cpp:51->action_datatransfer.cpp:103
:11  %theta = bitcast i64 %tmp_theta to double

ST_20: product (35)  [10/10] 3.06ns  loc: action_datatransfer.cpp:116
:13  %product = fmul double %tmp_1, %theta


 <State 21>: 3.06ns
ST_21: product (35)  [9/10] 3.06ns  loc: action_datatransfer.cpp:116
:13  %product = fmul double %tmp_1, %theta


 <State 22>: 3.06ns
ST_22: product (35)  [8/10] 3.06ns  loc: action_datatransfer.cpp:116
:13  %product = fmul double %tmp_1, %theta


 <State 23>: 3.06ns
ST_23: product (35)  [7/10] 3.06ns  loc: action_datatransfer.cpp:116
:13  %product = fmul double %tmp_1, %theta


 <State 24>: 3.06ns
ST_24: product (35)  [6/10] 3.06ns  loc: action_datatransfer.cpp:116
:13  %product = fmul double %tmp_1, %theta


 <State 25>: 3.06ns
ST_25: product (35)  [5/10] 3.06ns  loc: action_datatransfer.cpp:116
:13  %product = fmul double %tmp_1, %theta


 <State 26>: 3.06ns
ST_26: product (35)  [4/10] 3.06ns  loc: action_datatransfer.cpp:116
:13  %product = fmul double %tmp_1, %theta


 <State 27>: 3.06ns
ST_27: product (35)  [3/10] 3.06ns  loc: action_datatransfer.cpp:116
:13  %product = fmul double %tmp_1, %theta


 <State 28>: 3.06ns
ST_28: product (35)  [2/10] 3.06ns  loc: action_datatransfer.cpp:116
:13  %product = fmul double %tmp_1, %theta


 <State 29>: 3.50ns
ST_29: product (35)  [1/10] 3.06ns  loc: action_datatransfer.cpp:116
:13  %product = fmul double %tmp_1, %theta

ST_29: sum3_cast (42)  [1/1] 0.00ns  loc: action_datatransfer.cpp:88
:20  %sum3_cast = zext i59 %sum3 to i64

ST_29: dout_gmem_V_addr_1 (43)  [1/1] 0.00ns  loc: action_datatransfer.cpp:123
:21  %dout_gmem_V_addr_1 = getelementptr i512* %din_gmem_V, i64 %sum3_cast

ST_29: dout_gmem_V_addr_1_r (44)  [1/1] 3.50ns  loc: action_datatransfer.cpp:123
:22  %dout_gmem_V_addr_1_r = call i1 @_ssdm_op_WriteReq.m_axi.i512P(i512* %dout_gmem_V_addr_1, i32 1)


 <State 30>: 3.50ns
ST_30: val_assign (36)  [1/1] 0.00ns  loc: action_datatransfer.cpp:116
:14  %val_assign = bitcast double %product to i64

ST_30: tmp_i (38)  [1/1] 0.00ns  loc: action_datatransfer.cpp:68->action_datatransfer.cpp:119
:16  %tmp_i = call i320 @_ssdm_op_BitConcatenate.i320.i192.i64.i64(i192 %tmp_2, i64 1, i64 %val_assign)

ST_30: p_Result_s (39)  [1/1] 0.00ns  loc: action_datatransfer.cpp:68->action_datatransfer.cpp:119
:17  %p_Result_s = zext i320 %tmp_i to i512

ST_30: StgValue_97 (45)  [1/1] 3.50ns  loc: action_datatransfer.cpp:123
:23  call void @_ssdm_op_Write.m_axi.i512P(i512* %dout_gmem_V_addr_1, i512 %p_Result_s, i64 -1)


 <State 31>: 3.50ns
ST_31: dout_gmem_V_addr_1_r_1 (46)  [5/5] 3.50ns  loc: action_datatransfer.cpp:123
:24  %dout_gmem_V_addr_1_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %dout_gmem_V_addr_1)


 <State 32>: 3.50ns
ST_32: dout_gmem_V_addr_1_r_1 (46)  [4/5] 3.50ns  loc: action_datatransfer.cpp:123
:24  %dout_gmem_V_addr_1_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %dout_gmem_V_addr_1)


 <State 33>: 3.50ns
ST_33: dout_gmem_V_addr_1_r_1 (46)  [3/5] 3.50ns  loc: action_datatransfer.cpp:123
:24  %dout_gmem_V_addr_1_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %dout_gmem_V_addr_1)


 <State 34>: 3.50ns
ST_34: dout_gmem_V_addr_1_r_1 (46)  [2/5] 3.50ns  loc: action_datatransfer.cpp:123
:24  %dout_gmem_V_addr_1_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %dout_gmem_V_addr_1)


 <State 35>: 3.50ns
ST_35: dout_gmem_V_addr_1_r_1 (46)  [1/5] 3.50ns  loc: action_datatransfer.cpp:123
:24  %dout_gmem_V_addr_1_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %dout_gmem_V_addr_1)

ST_35: StgValue_103 (47)  [1/1] 0.89ns  loc: action_datatransfer.cpp:126
:25  br label %2

ST_35: act_reg_Control_Retc (49)  [1/1] 0.00ns
:0  %act_reg_Control_Retc = phi i9 [ -254, %1 ], [ -252, %0 ]

ST_35: StgValue_105 (50)  [1/1] 0.00ns
:1  ret i9 %act_reg_Control_Retc



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ din_gmem_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ din_gmem_V1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dout_gmem_V3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ act_reg_Data_in_addr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ act_reg_Data_in_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ act_reg_Data_out_add]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
act_reg_Data_out_add_1 (read          ) [ 000000000000000000000000000000000000]
act_reg_Data_in_size_1 (read          ) [ 000000000000000000000000000000000000]
act_reg_Data_in_addr_1 (read          ) [ 000000000000000000000000000000000000]
dout_gmem_V3_read      (read          ) [ 000000000000000000000000000000000000]
din_gmem_V1_read       (read          ) [ 000000000000000000000000000000000000]
StgValue_41            (specinterface ) [ 000000000000000000000000000000000000]
StgValue_42            (specinterface ) [ 000000000000000000000000000000000000]
tmp                    (partselect    ) [ 000000000000000000000000000000000000]
i_idx_1_cast           (zext          ) [ 000000000000000000000000000000000000]
tmp_3                  (partselect    ) [ 000000000000000000000000000000000000]
o_idx_1_cast           (zext          ) [ 000000000000000000000000000000000000]
tmp_4                  (partselect    ) [ 000000000000000000000000000000000000]
icmp                   (icmp          ) [ 011111111111111111111111111111111111]
StgValue_49            (br            ) [ 011111111111111111111111111111111111]
din_gmem_V1_cast       (zext          ) [ 000000000000000000000000000000000000]
sum                    (add           ) [ 001000000000000000000000000000000000]
dout_gmem_V3_cast      (zext          ) [ 000000000000000000000000000000000000]
sum3                   (add           ) [ 001111111111111111111111111111000000]
sum_cast               (zext          ) [ 000000000000000000000000000000000000]
dout_gmem_V_addr       (getelementptr ) [ 000111111100000000000000000000000000]
buffer_in_V_req        (readreq       ) [ 000000000000000000000000000000000000]
buffer_in_V            (read          ) [ 000000000000000000000000000000000000]
tmp_beta               (partselect    ) [ 000000000010000000000000000000000000]
tmp_gamma              (partselect    ) [ 000000000010000000000000000000000000]
tmp_theta              (partselect    ) [ 000000000011111111111000000000000000]
tmp_2                  (partselect    ) [ 000000000011111111111111111111100000]
beta                   (bitcast       ) [ 000000000001111111110000000000000000]
gamma                  (bitcast       ) [ 000000000001111111110000000000000000]
tmp_1                  (dmul          ) [ 000000000000000000001111111111000000]
theta                  (bitcast       ) [ 000000000000000000000111111111000000]
product                (dmul          ) [ 000000000000000000000000000000100000]
sum3_cast              (zext          ) [ 000000000000000000000000000000000000]
dout_gmem_V_addr_1     (getelementptr ) [ 000000000000000000000000000000111111]
dout_gmem_V_addr_1_r   (writereq      ) [ 000000000000000000000000000000000000]
val_assign             (bitcast       ) [ 000000000000000000000000000000000000]
tmp_i                  (bitconcatenate) [ 000000000000000000000000000000000000]
p_Result_s             (zext          ) [ 000000000000000000000000000000000000]
StgValue_97            (write         ) [ 000000000000000000000000000000000000]
dout_gmem_V_addr_1_r_1 (writeresp     ) [ 000000000000000000000000000000000000]
StgValue_103           (br            ) [ 000000000000000000000000000000000000]
act_reg_Control_Retc   (phi           ) [ 000000000000000000000000000000000001]
StgValue_105           (ret           ) [ 000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="din_gmem_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_gmem_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="din_gmem_V1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_gmem_V1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dout_gmem_V3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout_gmem_V3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="act_reg_Data_in_addr">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="act_reg_Data_in_addr"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="act_reg_Data_in_size">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="act_reg_Data_in_size"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="act_reg_Data_out_add">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="act_reg_Data_out_add"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i58"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i58.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i512P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i512P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i192.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i512P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i320.i192.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i512P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i512P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="34"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="act_reg_Data_out_add_1_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="64" slack="0"/>
<pin id="90" dir="0" index="1" bw="64" slack="0"/>
<pin id="91" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="act_reg_Data_out_add_1/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="act_reg_Data_in_size_1_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="act_reg_Data_in_size_1/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="act_reg_Data_in_addr_1_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="0"/>
<pin id="103" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="act_reg_Data_in_addr_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="dout_gmem_V3_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="58" slack="0"/>
<pin id="108" dir="0" index="1" bw="58" slack="0"/>
<pin id="109" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dout_gmem_V3_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="din_gmem_V1_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="58" slack="0"/>
<pin id="114" dir="0" index="1" bw="58" slack="0"/>
<pin id="115" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_gmem_V1_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_writeresp_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="512" slack="0"/>
<pin id="121" dir="0" index="2" bw="320" slack="0"/>
<pin id="131" dir="0" index="4" bw="1" slack="0"/>
<pin id="122" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="buffer_in_V_req/2 dout_gmem_V_addr_1_r/29 StgValue_97/30 dout_gmem_V_addr_1_r_1/31 "/>
</bind>
</comp>

<comp id="125" class="1004" name="buffer_in_V_read_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="512" slack="0"/>
<pin id="127" dir="0" index="1" bw="512" slack="7"/>
<pin id="128" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buffer_in_V/9 "/>
</bind>
</comp>

<comp id="135" class="1005" name="act_reg_Control_Retc_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="9" slack="34"/>
<pin id="137" dir="1" index="1" bw="9" slack="34"/>
</pin_list>
<bind>
<opset="act_reg_Control_Retc (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="act_reg_Control_Retc_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="9" slack="0"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="9" slack="34"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="act_reg_Control_Retc/35 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="64" slack="0"/>
<pin id="149" dir="0" index="1" bw="64" slack="0"/>
<pin id="150" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_1/10 product/20 "/>
</bind>
</comp>

<comp id="151" class="1005" name="reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="64" slack="1"/>
<pin id="153" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 product "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="58" slack="0"/>
<pin id="158" dir="0" index="1" bw="64" slack="0"/>
<pin id="159" dir="0" index="2" bw="4" slack="0"/>
<pin id="160" dir="0" index="3" bw="7" slack="0"/>
<pin id="161" dir="1" index="4" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="i_idx_1_cast_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="58" slack="0"/>
<pin id="168" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_idx_1_cast/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_3_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="58" slack="0"/>
<pin id="172" dir="0" index="1" bw="64" slack="0"/>
<pin id="173" dir="0" index="2" bw="4" slack="0"/>
<pin id="174" dir="0" index="3" bw="7" slack="0"/>
<pin id="175" dir="1" index="4" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="o_idx_1_cast_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="58" slack="0"/>
<pin id="182" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="o_idx_1_cast/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_4_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="28" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="0" index="2" bw="4" slack="0"/>
<pin id="188" dir="0" index="3" bw="6" slack="0"/>
<pin id="189" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="icmp_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="28" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="34"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="din_gmem_V1_cast_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="58" slack="0"/>
<pin id="202" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="din_gmem_V1_cast/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="sum_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="58" slack="0"/>
<pin id="206" dir="0" index="1" bw="58" slack="0"/>
<pin id="207" dir="1" index="2" bw="59" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="dout_gmem_V3_cast_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="58" slack="0"/>
<pin id="212" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="dout_gmem_V3_cast/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="sum3_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="58" slack="0"/>
<pin id="216" dir="0" index="1" bw="58" slack="0"/>
<pin id="217" dir="1" index="2" bw="59" slack="28"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum3/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="sum_cast_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="59" slack="1"/>
<pin id="222" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_cast/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="dout_gmem_V_addr_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="512" slack="0"/>
<pin id="225" dir="0" index="1" bw="59" slack="0"/>
<pin id="226" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dout_gmem_V_addr/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_beta_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="64" slack="0"/>
<pin id="232" dir="0" index="1" bw="512" slack="0"/>
<pin id="233" dir="0" index="2" bw="9" slack="0"/>
<pin id="234" dir="0" index="3" bw="9" slack="0"/>
<pin id="235" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_beta/9 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_gamma_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="64" slack="0"/>
<pin id="242" dir="0" index="1" bw="512" slack="0"/>
<pin id="243" dir="0" index="2" bw="9" slack="0"/>
<pin id="244" dir="0" index="3" bw="9" slack="0"/>
<pin id="245" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_gamma/9 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_theta_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="0"/>
<pin id="252" dir="0" index="1" bw="512" slack="0"/>
<pin id="253" dir="0" index="2" bw="10" slack="0"/>
<pin id="254" dir="0" index="3" bw="10" slack="0"/>
<pin id="255" dir="1" index="4" bw="64" slack="11"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_theta/9 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_2_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="192" slack="0"/>
<pin id="262" dir="0" index="1" bw="512" slack="0"/>
<pin id="263" dir="0" index="2" bw="9" slack="0"/>
<pin id="264" dir="0" index="3" bw="10" slack="0"/>
<pin id="265" dir="1" index="4" bw="192" slack="21"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/9 "/>
</bind>
</comp>

<comp id="270" class="1004" name="beta_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="64" slack="1"/>
<pin id="272" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="beta/10 "/>
</bind>
</comp>

<comp id="274" class="1004" name="gamma_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="64" slack="1"/>
<pin id="276" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="gamma/10 "/>
</bind>
</comp>

<comp id="278" class="1004" name="theta_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="64" slack="11"/>
<pin id="280" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="theta/20 "/>
</bind>
</comp>

<comp id="282" class="1004" name="sum3_cast_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="59" slack="28"/>
<pin id="284" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum3_cast/29 "/>
</bind>
</comp>

<comp id="285" class="1004" name="dout_gmem_V_addr_1_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="512" slack="0"/>
<pin id="287" dir="0" index="1" bw="59" slack="0"/>
<pin id="288" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dout_gmem_V_addr_1/29 "/>
</bind>
</comp>

<comp id="292" class="1004" name="val_assign_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="64" slack="1"/>
<pin id="294" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="val_assign/30 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_i_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="320" slack="0"/>
<pin id="298" dir="0" index="1" bw="192" slack="21"/>
<pin id="299" dir="0" index="2" bw="1" slack="0"/>
<pin id="300" dir="0" index="3" bw="64" slack="0"/>
<pin id="301" dir="1" index="4" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i/30 "/>
</bind>
</comp>

<comp id="305" class="1004" name="p_Result_s_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="320" slack="0"/>
<pin id="307" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_s/30 "/>
</bind>
</comp>

<comp id="310" class="1005" name="icmp_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="34"/>
<pin id="312" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="314" class="1005" name="sum_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="59" slack="1"/>
<pin id="316" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="319" class="1005" name="sum3_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="59" slack="28"/>
<pin id="321" dir="1" index="1" bw="59" slack="28"/>
</pin_list>
<bind>
<opset="sum3 "/>
</bind>
</comp>

<comp id="324" class="1005" name="dout_gmem_V_addr_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="512" slack="1"/>
<pin id="326" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="dout_gmem_V_addr "/>
</bind>
</comp>

<comp id="330" class="1005" name="tmp_beta_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="64" slack="1"/>
<pin id="332" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_beta "/>
</bind>
</comp>

<comp id="335" class="1005" name="tmp_gamma_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="64" slack="1"/>
<pin id="337" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_gamma "/>
</bind>
</comp>

<comp id="340" class="1005" name="tmp_theta_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="64" slack="11"/>
<pin id="342" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opset="tmp_theta "/>
</bind>
</comp>

<comp id="345" class="1005" name="tmp_2_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="192" slack="21"/>
<pin id="347" dir="1" index="1" bw="192" slack="21"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="350" class="1005" name="beta_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="64" slack="1"/>
<pin id="352" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="beta "/>
</bind>
</comp>

<comp id="355" class="1005" name="gamma_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="64" slack="1"/>
<pin id="357" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gamma "/>
</bind>
</comp>

<comp id="360" class="1005" name="theta_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="64" slack="1"/>
<pin id="362" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="theta "/>
</bind>
</comp>

<comp id="365" class="1005" name="dout_gmem_V_addr_1_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="512" slack="1"/>
<pin id="367" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="dout_gmem_V_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="92"><net_src comp="12" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="14" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="12" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="16" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="16" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="50" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="52" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="129"><net_src comp="54" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="72" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="132"><net_src comp="78" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="133"><net_src comp="80" pin="0"/><net_sink comp="118" pin=4"/></net>

<net id="134"><net_src comp="82" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="138"><net_src comp="86" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="84" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="135" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="154"><net_src comp="147" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="162"><net_src comp="36" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="100" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="164"><net_src comp="38" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="165"><net_src comp="40" pin="0"/><net_sink comp="156" pin=3"/></net>

<net id="169"><net_src comp="156" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="36" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="88" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="178"><net_src comp="38" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="179"><net_src comp="40" pin="0"/><net_sink comp="170" pin=3"/></net>

<net id="183"><net_src comp="170" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="42" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="94" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="192"><net_src comp="44" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="193"><net_src comp="46" pin="0"/><net_sink comp="184" pin=3"/></net>

<net id="198"><net_src comp="184" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="48" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="203"><net_src comp="112" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="200" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="166" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="213"><net_src comp="106" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="210" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="180" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="227"><net_src comp="0" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="220" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="229"><net_src comp="223" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="236"><net_src comp="56" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="125" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="238"><net_src comp="58" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="239"><net_src comp="60" pin="0"/><net_sink comp="230" pin=3"/></net>

<net id="246"><net_src comp="56" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="125" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="248"><net_src comp="62" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="249"><net_src comp="64" pin="0"/><net_sink comp="240" pin=3"/></net>

<net id="256"><net_src comp="56" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="125" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="258"><net_src comp="66" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="259"><net_src comp="68" pin="0"/><net_sink comp="250" pin=3"/></net>

<net id="266"><net_src comp="70" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="125" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="268"><net_src comp="58" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="269"><net_src comp="68" pin="0"/><net_sink comp="260" pin=3"/></net>

<net id="273"><net_src comp="270" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="277"><net_src comp="274" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="281"><net_src comp="278" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="289"><net_src comp="0" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="282" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="291"><net_src comp="285" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="295"><net_src comp="151" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="74" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="76" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="304"><net_src comp="292" pin="1"/><net_sink comp="296" pin=3"/></net>

<net id="308"><net_src comp="296" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="313"><net_src comp="194" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="204" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="322"><net_src comp="214" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="327"><net_src comp="223" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="329"><net_src comp="324" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="333"><net_src comp="230" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="338"><net_src comp="240" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="343"><net_src comp="250" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="348"><net_src comp="260" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="353"><net_src comp="270" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="358"><net_src comp="274" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="363"><net_src comp="278" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="368"><net_src comp="285" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="118" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: din_gmem_V | {29 30 31 32 33 34 35 }
 - Input state : 
	Port: process_action : din_gmem_V | {2 3 4 5 6 7 8 9 }
	Port: process_action : din_gmem_V1 | {1 }
	Port: process_action : dout_gmem_V3 | {1 }
	Port: process_action : act_reg_Data_in_addr | {1 }
	Port: process_action : act_reg_Data_in_size | {1 }
	Port: process_action : act_reg_Data_out_add | {1 }
  - Chain level:
	State 1
		i_idx_1_cast : 1
		o_idx_1_cast : 1
		icmp : 1
		StgValue_49 : 2
		sum : 2
		sum3 : 2
	State 2
		dout_gmem_V_addr : 1
		buffer_in_V_req : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		tmp_1 : 1
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		product : 1
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
		dout_gmem_V_addr_1 : 1
		dout_gmem_V_addr_1_r : 2
	State 30
		tmp_i : 1
		p_Result_s : 2
		StgValue_97 : 3
	State 31
	State 32
	State 33
	State 34
	State 35
		act_reg_Control_Retc : 1
		StgValue_105 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|
| Operation|           Functional Unit          |  DSP48E |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|
|   dmul   |             grp_fu_147             |    11   |   456   |   238   |
|----------|------------------------------------|---------|---------|---------|
|    add   |             sum_fu_204             |    0    |    0    |    58   |
|          |             sum3_fu_214            |    0    |    0    |    58   |
|----------|------------------------------------|---------|---------|---------|
|   icmp   |             icmp_fu_194            |    0    |    0    |    10   |
|----------|------------------------------------|---------|---------|---------|
|          |  act_reg_Data_out_add_1_read_fu_88 |    0    |    0    |    0    |
|          |  act_reg_Data_in_size_1_read_fu_94 |    0    |    0    |    0    |
|   read   | act_reg_Data_in_addr_1_read_fu_100 |    0    |    0    |    0    |
|          |    dout_gmem_V3_read_read_fu_106   |    0    |    0    |    0    |
|          |    din_gmem_V1_read_read_fu_112    |    0    |    0    |    0    |
|          |       buffer_in_V_read_fu_125      |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
| writeresp|        grp_writeresp_fu_118        |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |             tmp_fu_156             |    0    |    0    |    0    |
|          |            tmp_3_fu_170            |    0    |    0    |    0    |
|          |            tmp_4_fu_184            |    0    |    0    |    0    |
|partselect|           tmp_beta_fu_230          |    0    |    0    |    0    |
|          |          tmp_gamma_fu_240          |    0    |    0    |    0    |
|          |          tmp_theta_fu_250          |    0    |    0    |    0    |
|          |            tmp_2_fu_260            |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |         i_idx_1_cast_fu_166        |    0    |    0    |    0    |
|          |         o_idx_1_cast_fu_180        |    0    |    0    |    0    |
|          |       din_gmem_V1_cast_fu_200      |    0    |    0    |    0    |
|   zext   |      dout_gmem_V3_cast_fu_210      |    0    |    0    |    0    |
|          |           sum_cast_fu_220          |    0    |    0    |    0    |
|          |          sum3_cast_fu_282          |    0    |    0    |    0    |
|          |          p_Result_s_fu_305         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|bitconcatenate|            tmp_i_fu_296            |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   Total  |                                    |    11   |   456   |   364   |
|----------|------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|act_reg_Control_Retc_reg_135|    9   |
|        beta_reg_350        |   64   |
| dout_gmem_V_addr_1_reg_365 |   512  |
|  dout_gmem_V_addr_reg_324  |   512  |
|        gamma_reg_355       |   64   |
|        icmp_reg_310        |    1   |
|           reg_151          |   64   |
|        sum3_reg_319        |   59   |
|         sum_reg_314        |   59   |
|        theta_reg_360       |   64   |
|        tmp_2_reg_345       |   192  |
|      tmp_beta_reg_330      |   64   |
|      tmp_gamma_reg_335     |   64   |
|      tmp_theta_reg_340     |   64   |
+----------------------------+--------+
|            Total           |  1792  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_118 |  p0  |   4  |   1  |    4   ||    1    |
| grp_writeresp_fu_118 |  p1  |   4  |  512 |  2048  ||   512   |
| grp_writeresp_fu_118 |  p2  |   2  |  320 |   640  ||   320   |
|      grp_fu_147      |  p0  |   3  |  64  |   192  ||    64   |
|      grp_fu_147      |  p1  |   4  |  64  |   256  ||    64   |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |  3140  ||   4.46  ||   961   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |    -   |   456  |   364  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   961  |
|  Register |    -   |    -   |  1792  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |    4   |  2248  |  1325  |
+-----------+--------+--------+--------+--------+
