Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Nov 11 00:44:53 2025
| Host         : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/FIR_HLS_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xck26
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                                      Path #1                                                                                     |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               | 10.000                                                                                                                                                                           |
| Path Delay                | 6.339                                                                                                                                                                            |
| Logic Delay               | 3.730(59%)                                                                                                                                                                       |
| Net Delay                 | 2.609(41%)                                                                                                                                                                       |
| Clock Skew                | -0.077                                                                                                                                                                           |
| Slack                     | 3.592                                                                                                                                                                            |
| Clock Uncertainty         | 0.035                                                                                                                                                                            |
| Clock Relationship        | Timed                                                                                                                                                                            |
| Clock Delay Group         | Same Clock                                                                                                                                                                       |
| Logic Levels              | 17                                                                                                                                                                               |
| Routes                    | NA                                                                                                                                                                               |
| Logical Path              | RAMB18E2/CLKARDCLK-(219)-LUT2-(1)-CARRY8-LUT5-(2)-LUT6-(1)-CARRY8-CARRY8-LUT3-(1)-CARRY8-(6)-LUT3-(1)-CARRY8-(3)-LUT3-(2)-LUT5-(2)-LUT6-(1)-CARRY8-CARRY8-LUT2-(1)-CARRY8-FDRE/D |
| Start Point Clock         | ap_clk                                                                                                                                                                           |
| End Point Clock           | ap_clk                                                                                                                                                                           |
| DSP Block                 | None                                                                                                                                                                             |
| RAM Registers             | DO_REG(0)-None                                                                                                                                                                   |
| IO Crossings              | 0                                                                                                                                                                                |
| SLR Crossings             | 0                                                                                                                                                                                |
| PBlocks                   | 0                                                                                                                                                                                |
| High Fanout               | 219                                                                                                                                                                              |
| Dont Touch                | 0                                                                                                                                                                                |
| Mark Debug                | 0                                                                                                                                                                                |
| Start Point Pin Primitive | RAMB18E2/CLKARDCLK                                                                                                                                                               |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                           |
| Start Point Pin           | ram_reg_bram_0/CLKARDCLK                                                                                                                                                         |
| End Point Pin             | add_ln26_117_reg_9357_reg[29]/D                                                                                                                                                  |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (2818, 498)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+-----+----+-----+-----+----+----+-----+----+----+----+
| End Point Clock | Requirement |  6 |  7 |  8  |  9 |  10 |  11 | 12 | 13 |  14 | 15 | 16 | 17 |
+-----------------+-------------+----+----+-----+----+-----+-----+----+----+-----+----+----+----+
| ap_clk          | 10.000ns    | 16 | 89 | 252 | 77 | 110 | 123 | 84 | 83 | 116 | 35 |  8 |  7 |
+-----------------+-------------+----+----+-----+----+-----+-----+----+----+-----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


