<?xml version="1.0" encoding="utf-8"?><feed xmlns="http://www.w3.org/2005/Atom" ><generator uri="https://jekyllrb.com/" version="4.2.0">Jekyll</generator><link href="https://spielhuus.github.io//elektrophon/feed.xml" rel="self" type="application/atom+xml" /><link href="https://spielhuus.github.io//elektrophon/" rel="alternate" type="text/html" /><updated>2021-02-23T16:29:17+00:00</updated><id>https://spielhuus.github.io//elektrophon/feed.xml</id><title type="html">elektrophon</title><subtitle>analog and digital modules for an electroacustic instrument.
</subtitle><author><name>spielhuus</name><email>spielhus@gmail.com</email></author><entry><title type="html">resonanz</title><link href="https://spielhuus.github.io//elektrophon/module/2021/01/22/resonanz.html" rel="alternate" type="text/html" title="resonanz" /><published>2021-01-22T00:00:00+00:00</published><updated>2021-01-22T00:00:00+00:00</updated><id>https://spielhuus.github.io//elektrophon/module/2021/01/22/resonanz</id><content type="html" xml:base="https://spielhuus.github.io//elektrophon/module/2021/01/22/resonanz.html">&lt;!-- 
    ----------------------------------------------------------------------
    Ran 0 tests in 0.000s
    
    OK

--&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;h2 class=&quot;is-subtitle is-size-2 is-lowercase is-italic&quot; id=&quot;about&quot;&gt;about&lt;/h2&gt;

  &lt;p&gt;long description: summe is a simple mixer utility module. it can be used as a &lt;strong&gt;mixer&lt;/strong&gt;, &lt;strong&gt;attenuator&lt;/strong&gt; or &lt;strong&gt;attenuverter&lt;/strong&gt; for ac or dc signals. the function depends on the patching and settings of the potentiometers. an attenuverter is used in different modules like the  Serge VCS, Maths and also in the polivoks filter. while this module can be used as a simple mixer you can also adjust cv signals. such a signal can be simply attenuated or inverted. when feeding in a positive singal slope (for example from an adsr). the signal will be turned to a neagative dc singal. if the inpout signal is ac coupled the signal will be inverted. the function is the setting on the potentiometer of the channel. when the potentiometer is at center position. the output signal is attenuated to zero. no output singal is present. when turning to the right. the signal will be stronger until the output signal is equal to the input signal. when turning the potentiomenter to the left, the output signal will be phase shifted by 180°. when you turn the potentiometer to full left the output signal will be the inverted input signal. all the inputs are mixed to the output signal; unless you connect the output of a channel. then this output does not accure on the mixed signal.&lt;/p&gt;
&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;h2 class=&quot;is-subtitle is-size-2 is-lowercase is-italic&quot; id=&quot;construction&quot;&gt;construction&lt;/h2&gt;

  &lt;p&gt;the attenuverter is build around a differential amplifier with an opamp.&lt;/p&gt;
&lt;/div&gt;

&lt;!-- execute result --&gt;

&lt;div class=&quot;section&quot;&gt;
  &lt;div class=&quot;container has-text-centered my-2&quot;&gt;

    &lt;p&gt;&lt;img src=&quot;/assets//elektrophon/assets/resonanz_files/resonanz_5_0.svg&quot; alt=&quot;svg&quot; /&gt;&lt;/p&gt;

  &lt;/div&gt;
&lt;/div&gt;

&lt;!-- execute result --&gt;

&lt;div class=&quot;section&quot;&gt;
  &lt;div class=&quot;container has-text-centered my-2&quot;&gt;

    &lt;p&gt;&lt;img src=&quot;/assets//elektrophon/assets/resonanz_files/resonanz_6_0.svg&quot; alt=&quot;svg&quot; /&gt;&lt;/p&gt;

  &lt;/div&gt;
&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;p&gt;\(\begin{array}{c}
Vout = \Bigl(1 + \frac{R2}{R1}\Bigr) \Bigl(\frac{R4}{R3+R4}\Bigr) * V2 - \Bigl(\frac{R2}{R1}\Bigr) * V1
\end{array}\)&lt;/p&gt;
&lt;/div&gt;

&lt;div class=&quot;section&quot;&gt;
  &lt;div class=&quot;container has-text-centered my-2&quot;&gt;

    &lt;p&gt;&lt;img src=&quot;/assets//elektrophon/assets/resonanz_files/resonanz_8_0.svg&quot; alt=&quot;svg&quot; /&gt;&lt;/p&gt;

  &lt;/div&gt;
&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;p&gt;the circuit of the attenuverter is based on the opamp dfferential amplifer. the two resistors at the non-inverting inputs are replaced with a potentiometer. the potentiometer is configured as a voltage divider and replace R3 and R4 from the differential amplifier. when the position of the potentiometer is adjusted, the output voltage will change or invert. at the center position  the output is zero volrs. the response to the potentiometer is linear. we can make it an centered s-curve by adding two parallel resistors (R5,R6) to the potentiometer [&lt;a href=&quot;https://sound-au.com/pots.htm&quot;&gt;2&lt;/a&gt;].&lt;/p&gt;
&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;p&gt;a simulation with the resistance at RV 1 changed from 0-100%. first run is the linear result. the second run is done with the resistors R5 and R6 added. This results in a s curve. the shape of the curve can be changed with the values of the resistors.&lt;/p&gt;
&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;h3 class=&quot;is-subtitle is-size-2 is-lowercase is-italic&quot; id=&quot;bom&quot;&gt;bom&lt;/h3&gt;

  &lt;p&gt;main circuit&lt;/p&gt;

  &lt;table class=&quot;table is-striped is-hoverable is-narrow&quot;&gt;
&lt;thead&gt;
    &lt;tr&gt;
        &lt;td&gt; # &lt;/td&gt;
        &lt;td&gt; reference &lt;/td&gt;
        &lt;td&gt; value &lt;/td&gt;
        &lt;td&gt;&lt;/td&gt;
        &lt;td&gt; description &lt;/td&gt;
    &lt;/tr&gt;    
&lt;/thead&gt;
&lt;tbody&gt;
    
    &lt;tr&gt;
        &lt;td&gt; 6 &lt;/td&gt;
        &lt;td&gt; C3 C4 C5 C6 C7 C8 &lt;/td&gt;
        &lt;td&gt; 0.1u &lt;/td&gt;
        &lt;td&gt;
            
            
        &lt;/td&gt;
        &lt;td&gt; Unpolarized capacitor &lt;/td&gt;
    &lt;/tr&gt;
    
    &lt;tr&gt;
        &lt;td&gt; 3 &lt;/td&gt;
        &lt;td&gt; C1 C2 C9 &lt;/td&gt;
        &lt;td&gt; 10u &lt;/td&gt;
        &lt;td&gt;
            
            
        &lt;/td&gt;
        &lt;td&gt; Polarized capacitor &lt;/td&gt;
    &lt;/tr&gt;
    
    &lt;tr&gt;
        &lt;td&gt; 1 &lt;/td&gt;
        &lt;td&gt; D1 &lt;/td&gt;
        &lt;td&gt; LED &lt;/td&gt;
        &lt;td&gt;
            
            
        &lt;/td&gt;
        &lt;td&gt; Light emitting diode &lt;/td&gt;
    &lt;/tr&gt;
    
    &lt;tr&gt;
        &lt;td&gt; 1 &lt;/td&gt;
        &lt;td&gt; J5 &lt;/td&gt;
        &lt;td&gt; IDC Header &lt;/td&gt;
        &lt;td&gt;
            
            
        &lt;/td&gt;
        &lt;td&gt; Generic connector, double row, 02x05, odd/even pin numbering scheme (row 1 odd numbers, row 2 even numbers), script generated (kicad-library-utils/schlib/autogen/connector/) &lt;/td&gt;
    &lt;/tr&gt;
    
    &lt;tr&gt;
        &lt;td&gt; 9 &lt;/td&gt;
        &lt;td&gt; J1 J2 J3 J4 J6 J7 J8 J9 J10 &lt;/td&gt;
        &lt;td&gt; IN &lt;/td&gt;
        &lt;td&gt;
            
            
        &lt;/td&gt;
        &lt;td&gt; Audio Jack, 2 Poles (Mono / TS), Switched T Pole (Normalling) &lt;/td&gt;
    &lt;/tr&gt;
    
    &lt;tr&gt;
        &lt;td&gt; 6 &lt;/td&gt;
        &lt;td&gt; R17 R18 R19 R20 R28 R29 &lt;/td&gt;
        &lt;td&gt; 1k &lt;/td&gt;
        &lt;td&gt;
            
            
        &lt;/td&gt;
        &lt;td&gt; Resistor &lt;/td&gt;
    &lt;/tr&gt;
    
    &lt;tr&gt;
        &lt;td&gt; 8 &lt;/td&gt;
        &lt;td&gt; R1 R2 R3 R4 R5 R6 R7 R8 &lt;/td&gt;
        &lt;td&gt; 47k &lt;/td&gt;
        &lt;td&gt;
            
            
        &lt;/td&gt;
        &lt;td&gt; Resistor &lt;/td&gt;
    &lt;/tr&gt;
    
    &lt;tr&gt;
        &lt;td&gt; 15 &lt;/td&gt;
        &lt;td&gt; R9 R10 R11 R12 R13 R14 R15 R16 R21 R22 R23 R24 R25 R26 R27 &lt;/td&gt;
        &lt;td&gt; 100k &lt;/td&gt;
        &lt;td&gt;
            
            
        &lt;/td&gt;
        &lt;td&gt; Resistor &lt;/td&gt;
    &lt;/tr&gt;
    
    &lt;tr&gt;
        &lt;td&gt; 4 &lt;/td&gt;
        &lt;td&gt; RV1 RV2 RV3 RV4 &lt;/td&gt;
        &lt;td&gt; 100k &lt;/td&gt;
        &lt;td&gt;
            
            
        &lt;/td&gt;
        &lt;td&gt; Potentiometer &lt;/td&gt;
    &lt;/tr&gt;
    
    &lt;tr&gt;
        &lt;td&gt; 3 &lt;/td&gt;
        &lt;td&gt; U1 U2 U3 &lt;/td&gt;
        &lt;td&gt; OPA2134 &lt;/td&gt;
        &lt;td&gt;
            
            
            &lt;a href=&quot;http://www.ti.com/lit/ds/symlink/opa134.pdf&quot;&gt;&lt;i class=&quot;fas fa-file-pdf&quot;&gt;&lt;/i&gt;&lt;/a&gt;
            
        &lt;/td&gt;
        &lt;td&gt; Dual SoundPlus High Performance Audio Operational Amplifiers, DIP-8/SOIC-8 &lt;/td&gt;
    &lt;/tr&gt;
    
&lt;/tbody&gt;
&lt;/table&gt;

&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;p&gt;project files:&lt;/p&gt;

  &lt;ul&gt;
    &lt;li&gt;&lt;a href=&quot;/assets/summe_files/main-schematic.pdf&quot;&gt;schematic pdf file&lt;/a&gt;&lt;/li&gt;
    &lt;li&gt;&lt;a href=&quot;/assets/summe_files/main-pcb.pdf&quot;&gt;PCB pdf file&lt;/a&gt;&lt;/li&gt;
    &lt;li&gt;&lt;a href=&quot;/assets/summe_files/main-3D.step&quot;&gt;3d file&lt;/a&gt;&lt;/li&gt;
  &lt;/ul&gt;
&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;div&gt;
    
    &lt;p&gt;main&lt;/p&gt;
    
    
    
    &lt;p&gt;
        &lt;div class=&quot;alert alert-success&quot; role=&quot;alert&quot;&gt;
            drc check successfull.
        &lt;/div&gt;
    &lt;/p&gt;
    

    
    
    &lt;p&gt;
        &lt;div class=&quot;alert alert-success&quot; role=&quot;alert&quot;&gt;
            unconnected check successfull.
        &lt;/div&gt;
    &lt;/p&gt;
    

    
    
    &lt;p&gt;
        &lt;div class=&quot;alert alert-success&quot; role=&quot;alert&quot;&gt;
            erc check successfull.
        &lt;/div&gt;
    &lt;/p&gt;
    


    &lt;p&gt;mount&lt;/p&gt;
    
    
    
    &lt;p&gt;
        &lt;div class=&quot;alert alert-success&quot; role=&quot;alert&quot;&gt;
            drc check successfull.
        &lt;/div&gt;
    &lt;/p&gt;
    

    
    
    &lt;p&gt;
        &lt;div class=&quot;alert alert-success&quot; role=&quot;alert&quot;&gt;
            unconnected check successfull.
        &lt;/div&gt;
    &lt;/p&gt;
    

    
    
    &lt;p&gt;
        &lt;div class=&quot;alert alert-success&quot; role=&quot;alert&quot;&gt;
            erc check successfull.
        &lt;/div&gt;
    &lt;/p&gt;
    


    &lt;p&gt;panel&lt;/p&gt;
    
    
    
    &lt;p&gt;
        &lt;div class=&quot;alert alert-success&quot; role=&quot;alert&quot;&gt;
            drc check successfull.
        &lt;/div&gt;
    &lt;/p&gt;
    

    
    
    &lt;p&gt;
        &lt;div class=&quot;alert alert-success&quot; role=&quot;alert&quot;&gt;
            unconnected check successfull.
        &lt;/div&gt;
    &lt;/p&gt;
    

    
    
    &lt;p&gt;
        &lt;div class=&quot;alert alert-success&quot; role=&quot;alert&quot;&gt;
            erc check successfull.
        &lt;/div&gt;
    &lt;/p&gt;
    


&lt;div class=&quot;dropdown&quot;&gt;
    &lt;button class=&quot;btn btn-secondary dropdown-toggle&quot; type=&quot;button&quot; id=&quot;dropdownMenuButton&quot; data-bs-toggle=&quot;dropdown&quot; aria-expanded=&quot;false&quot;&gt;
      Dropdown button
    &lt;/button&gt;
    &lt;ul class=&quot;dropdown-menu&quot; aria-labelledby=&quot;dropdownMenuButton&quot;&gt;
      &lt;li&gt;&lt;a class=&quot;dropdown-item&quot; href=&quot;#&quot;&gt;Action&lt;/a&gt;&lt;/li&gt;
      &lt;li&gt;&lt;a class=&quot;dropdown-item&quot; href=&quot;#&quot;&gt;Another action&lt;/a&gt;&lt;/li&gt;
      &lt;li&gt;&lt;a class=&quot;dropdown-item&quot; href=&quot;#&quot;&gt;Something else here&lt;/a&gt;&lt;/li&gt;
    &lt;/ul&gt;
  &lt;/div&gt;
&lt;/div&gt;
&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;h2 class=&quot;is-subtitle is-size-2 is-lowercase is-italic&quot; id=&quot;calibration&quot;&gt;&lt;em&gt;calibration&lt;/em&gt;&lt;/h2&gt;

  &lt;p&gt;there is no calibration needed. but the potentiomenter knobs have to be aliged to center position.&lt;/p&gt;
&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;h2 class=&quot;is-subtitle is-size-2 is-lowercase is-italic&quot; id=&quot;usage&quot;&gt;&lt;em&gt;usage&lt;/em&gt;&lt;/h2&gt;

  &lt;p&gt;the input jacks are wired to 5 volts when nothing is connected.&lt;/p&gt;

  &lt;p&gt;all channels are mixed to the out jack. when something is connected to the channel out, this channel is removed from the overall mix.&lt;/p&gt;

  &lt;p&gt;&lt;em&gt;mixer&lt;/em&gt;&lt;/p&gt;
  &lt;ul&gt;
    &lt;li&gt;connect the different channels from audio or cv sources to the in jacks.&lt;/li&gt;
    &lt;li&gt;connect the out jack to something&lt;/li&gt;
    &lt;li&gt;turn the pots clockwise to adjust the volume.&lt;/li&gt;
  &lt;/ul&gt;

  &lt;p&gt;&lt;em&gt;attenuverter&lt;/em&gt;&lt;/p&gt;
  &lt;ul&gt;
    &lt;li&gt;connect all or a single channel.&lt;/li&gt;
    &lt;li&gt;when you turn the pot knob counter clockwise the signal is inverted.&lt;/li&gt;
  &lt;/ul&gt;

&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;h2 class=&quot;is-subtitle is-size-2 is-lowercase is-italic&quot; id=&quot;references&quot;&gt;&lt;em&gt;references&lt;/em&gt;&lt;/h2&gt;

  &lt;ul&gt;
    &lt;li&gt;&lt;a href=&quot;http://www.ecircuitcenter.com/Circuits/opdif/opdif.htm&quot;&gt;Op Amp Differential Amplifier&lt;/a&gt; eCircuit  Center&lt;/li&gt;
    &lt;li&gt;&lt;a href=&quot;https://sound-au.com/pots.htm&quot;&gt;Beginners’ Guide to Potentiometers&lt;/a&gt;  Rod Elliott (ESP)&lt;/li&gt;
  &lt;/ul&gt;

&lt;/div&gt;</content><author><name>spielhuus</name></author><category term="module" /><category term="filter" /><summary type="html">audio and cv mixer that also can add offset or attenuvert a s</summary><media:thumbnail xmlns:media="http://search.yahoo.com/mrss/" url="https://spielhuus.github.io//elektrophon/assets/resonanz_files/resonanz-logo.jpg" /><media:content medium="image" url="https://spielhuus.github.io//elektrophon/assets/resonanz_files/resonanz-logo.jpg" xmlns:media="http://search.yahoo.com/mrss/" /></entry><entry><title type="html">pegel</title><link href="https://spielhuus.github.io//elektrophon/module/2021/01/20/pegel.html" rel="alternate" type="text/html" title="pegel" /><published>2021-01-20T00:00:00+00:00</published><updated>2021-01-20T00:00:00+00:00</updated><id>https://spielhuus.github.io//elektrophon/module/2021/01/20/pegel</id><content type="html" xml:base="https://spielhuus.github.io//elektrophon/module/2021/01/20/pegel.html">&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;h2 class=&quot;subtitle is-lowercase&quot; id=&quot;about&quot;&gt;about&lt;/h2&gt;

  &lt;p&gt;Pegel is a voltage controlled amplifier (VCA). There are various designs to implement a VCA. rod elliott (ESP) has an article on VCA techniques [&lt;a href=&quot;https://sound-au.com/articles/vca-techniques.html&quot;&gt;1&lt;/a&gt;]. diy synthesizer modules are usualy designed with an integrated VCA chip [&lt;a href=&quot;https://tinaja.com/glib/pop_elec/mus_keying_vca_1+2_75.pdf&quot;&gt;2&lt;/a&gt;] or with a differential amplifier [&lt;a href=&quot;https://www.birthofasynth.com/Thomas_Henry/Pages/VCA-1.html&quot;&gt;3&lt;/a&gt;]. The integrated VCA chips are either obsolete or rather expensive. The differential amplifier can be built with transistors only. the design has some downsides. Even in the simulation the result is not symetryc and has a dc offset from the control voltage. This needs a lot of trimming to get an accurate result. but the biggest downside is, that this design can not do proper amplitude modulation (am). when the carrier signal goes below zero the base signal is completely muted.&lt;/p&gt;
&lt;/div&gt;

&lt;div class=&quot;section&quot;&gt;
  &lt;div class=&quot;container has-text-centered my-2&quot;&gt;

    &lt;p&gt;&lt;img src=&quot;/elektrophon/assets/pegel_files/pegel_2_0.svg&quot; alt=&quot;svg&quot; /&gt;&lt;/p&gt;

  &lt;/div&gt;
&lt;/div&gt;

&lt;div class=&quot;section&quot;&gt;
  &lt;div class=&quot;container has-text-centered my-2&quot;&gt;

    &lt;p&gt;&lt;img src=&quot;/elektrophon/assets/pegel_files/pegel_3_0.svg&quot; alt=&quot;svg&quot; /&gt;&lt;/p&gt;

  &lt;/div&gt;
&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;p&gt;this is not real amplitude modulation. when the signal is negative the phase of the output is inverted. this can be adjusted by the bias voltage of the control voltage. the control voltage has to be positive at all time.&lt;/p&gt;

&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;h2 class=&quot;subtitle is-lowercase&quot; id=&quot;construction&quot;&gt;&lt;em&gt;construction&lt;/em&gt;&lt;/h2&gt;

  &lt;p&gt;for the final circuit input and output buffering and biasing is needed. the buffering is done with opamps.&lt;/p&gt;

  &lt;p&gt;&lt;img src=&quot;/images/pegel_schematic.svg&quot; alt=&quot;schematic of the pegel vca&quot; /&gt;&lt;/p&gt;

&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;p&gt;first we design the input stage. the input voltage for the X signal should be 10mV and 20mV for the control voltage.&lt;/p&gt;

&lt;/div&gt;

&lt;!-- execute result --&gt;

&lt;!-- text scoped --&gt;
&lt;div class=&quot;language-plaintext highlighter-rouge&quot;&gt;&lt;div class=&quot;highlight&quot;&gt;&lt;pre class=&quot;highlight&quot;&gt;&lt;code&gt;VoltageSource V5
&lt;/code&gt;&lt;/pre&gt;&lt;/div&gt;&lt;/div&gt;

&lt;!-- execute result --&gt;

&lt;!-- text scoped --&gt;
&lt;div class=&quot;language-plaintext highlighter-rouge&quot;&gt;&lt;div class=&quot;highlight&quot;&gt;&lt;pre class=&quot;highlight&quot;&gt;&lt;code&gt;VoltageSource V5
&lt;/code&gt;&lt;/pre&gt;&lt;/div&gt;&lt;/div&gt;

&lt;!-- execute result --&gt;

&lt;!-- text scoped --&gt;
&lt;div class=&quot;language-plaintext highlighter-rouge&quot;&gt;&lt;div class=&quot;highlight&quot;&gt;&lt;pre class=&quot;highlight&quot;&gt;&lt;code&gt;VoltageSource V5
&lt;/code&gt;&lt;/pre&gt;&lt;/div&gt;&lt;/div&gt;

&lt;!-- 
    ----------------------------------------------------------------------
    Ran 0 tests in 0.000s
    
    OK

--&gt;

&lt;!-- execute result --&gt;

&lt;!-- text scoped --&gt;
&lt;div class=&quot;language-plaintext highlighter-rouge&quot;&gt;&lt;div class=&quot;highlight&quot;&gt;&lt;pre class=&quot;highlight&quot;&gt;&lt;code&gt;&amp;lt;unittest.main.TestProgram at 0x7f23fc8c7af0&amp;gt;
&lt;/code&gt;&lt;/pre&gt;&lt;/div&gt;&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;h2 class=&quot;is-subtitle is-size-2 is-lowercase is-italic&quot; id=&quot;references&quot;&gt;&lt;em&gt;references&lt;/em&gt;&lt;/h2&gt;

  &lt;ul&gt;
    &lt;li&gt;&lt;a href=&quot;https://sound-au.com/articles/vca-techniques.html&quot;&gt;VCA Techniques Investigated&lt;/a&gt; Rod Elliott (ESP)&lt;/li&gt;
    &lt;li&gt;&lt;a href=&quot;https://tinaja.com/glib/pop_elec/mus_keying_vca_1+2_75.pdf&quot;&gt;Popular Electronics&lt;/a&gt; Keyiing and VCA citcuits for electronic music instruments&lt;/li&gt;
    &lt;li&gt;&lt;a href=&quot;https://www.birthofasynth.com/Thomas_Henry/Pages/VCA-1.html&quot;&gt;VCA-1&lt;/a&gt; Thomas Henry CA3080 vca&lt;/li&gt;
    &lt;li&gt;&lt;a href=&quot;https://www.schmitzbits.de/vca3.png&quot;&gt;VCA-3&lt;/a&gt; René Schmitz differential pair vca&lt;/li&gt;
    &lt;li&gt;
      &lt;table&gt;
        &lt;tbody&gt;
          &lt;tr&gt;
            &lt;td&gt;&lt;a href=&quot;https://www.youtube.com/watch?v=7nmmb0pqTU0&amp;amp;t=2s&quot;&gt;#223&lt;/a&gt;: Basics of the Gilbert Cell&lt;/td&gt;
            &lt;td&gt;Analog Multiplier&lt;/td&gt;
            &lt;td&gt;Mixer&lt;/td&gt;
            &lt;td&gt;Modulator&lt;/td&gt;
          &lt;/tr&gt;
        &lt;/tbody&gt;
      &lt;/table&gt;
    &lt;/li&gt;
    &lt;li&gt;&lt;a href=&quot;https://www.youtube.com/watch?v=38OQub2Vi2Q&quot;&gt;#224&lt;/a&gt;: AM &amp;amp; DSB-SC Modulation with the Gilbert Cell&lt;/li&gt;
    &lt;li&gt;&lt;a href=&quot;https://www.analog.com/media/en/training-seminars/design-handbooks/ADI_Multiplier_Applications_Guide.pdf&quot;&gt;Analog Devices&lt;/a&gt;: Analog multiplier application guide&lt;/li&gt;
    &lt;li&gt;&lt;a href=&quot;https://www.analog.com/media/en/technical-documentation/data-sheets/AD633.pdf&quot;&gt;AD633&lt;/a&gt;: Datasheet&lt;/li&gt;
  &lt;/ul&gt;

&lt;/div&gt;</content><author><name>spielhuus</name></author><category term="module" /><category term="vca" /><summary type="html">audio and cv mixer that also can add offset or attenuvert a s</summary><media:thumbnail xmlns:media="http://search.yahoo.com/mrss/" url="https://spielhuus.github.io//elektrophon/assets/pegel_files/pegel-logo.jpg" /><media:content medium="image" url="https://spielhuus.github.io//elektrophon/assets/pegel_files/pegel-logo.jpg" xmlns:media="http://search.yahoo.com/mrss/" /></entry><entry><title type="html">kontakt</title><link href="https://spielhuus.github.io//elektrophon/module/2021/01/07/kontakt.html" rel="alternate" type="text/html" title="kontakt" /><published>2021-01-07T00:00:00+00:00</published><updated>2021-01-07T00:00:00+00:00</updated><id>https://spielhuus.github.io//elektrophon/module/2021/01/07/kontakt</id><content type="html" xml:base="https://spielhuus.github.io//elektrophon/module/2021/01/07/kontakt.html">&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;hr /&gt;
  &lt;p&gt;layout: module
title: kontakt
author: spielhuus
version: 0
status: draft
tags: cv
category: module
logo: kontakt_files/kontakt-logo.jpg
panel: kontakt_files/kontakt-panel.jpg
excerpt: midi rtp interface using the esp32.
—&lt;/p&gt;

&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;p&gt;lorem ipsum blablba&lt;/p&gt;
&lt;/div&gt;

&lt;!-- execute result --&gt;

&lt;div class=&quot;section&quot;&gt;
  &lt;div class=&quot;container has-text-centered my-2&quot;&gt;

    &lt;p&gt;&lt;img src=&quot;/assets//elektrophon/assets/kontakt_files/kontakt_3_0.svg&quot; alt=&quot;svg&quot; /&gt;&lt;/p&gt;

  &lt;/div&gt;
&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;h2 id=&quot;references&quot;&gt;references&lt;/h2&gt;

  &lt;p&gt;&lt;a href=&quot;https://github.com/lathoub/Arduino-AppleMidi-Library&quot;&gt;AppleMIDI&lt;/a&gt; (aka rtpMIDI) for arduino&lt;/p&gt;
&lt;/div&gt;</content><author><name>spielhuus</name></author><category term="module" /><category term="cv" /><summary type="html">midi rtp interface using the esp32.</summary><media:thumbnail xmlns:media="http://search.yahoo.com/mrss/" url="https://spielhuus.github.io//elektrophon/assets/kontakt_files/kontakt-logo.jpg" /><media:content medium="image" url="https://spielhuus.github.io//elektrophon/assets/kontakt_files/kontakt-logo.jpg" xmlns:media="http://search.yahoo.com/mrss/" /></entry><entry><title type="html">cmos variable state filter</title><link href="https://spielhuus.github.io//elektrophon/article/2020/12/14/cmos_variable_state.html" rel="alternate" type="text/html" title="cmos variable state filter" /><published>2020-12-14T00:00:00+00:00</published><updated>2020-12-14T00:00:00+00:00</updated><id>https://spielhuus.github.io//elektrophon/article/2020/12/14/cmos_variable_state</id><content type="html" xml:base="https://spielhuus.github.io//elektrophon/article/2020/12/14/cmos_variable_state.html">&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;h2 id=&quot;buffer&quot;&gt;buffer&lt;/h2&gt;

  &lt;p&gt;the simplest circuit to begin with is a voltage buffer. while buffers with opamps are relatively easy, with the cmos chips the input and output impedence are important.&lt;/p&gt;

  &lt;p&gt;The gain of a cmos buffer is&lt;/p&gt;
&lt;/div&gt;

&lt;!-- execute result --&gt;

&lt;div class=&quot;section&quot;&gt;
  &lt;div class=&quot;container has-text-centered my-2&quot;&gt;

    &lt;p&gt;&lt;img src=&quot;/elektrophon/assets/cmos_variable_state_files/cmos_variable_state_2_0.svg&quot; alt=&quot;svg&quot; /&gt;&lt;/p&gt;

  &lt;/div&gt;
&lt;/div&gt;

&lt;!-- 
    .title cmos buffer
    .include /github/workspace/lib/spice/cmos/4069ub.lib
    V1 +5V 0 DC 5
    V2 IN 0 DC 5 AC 2.5V SIN(0 2.5V 1k)
    X1 gate_in_1 gate_out_1 +5V 0 4069UB
    X2 gate_in_2 gate_out_2 +5V 0 4069UB
    X3 gate_in_3 gate_out_3 +5V 0 4069UB
    X4 gate_in_4 gate_out_4 +5V 0 4069UB
    Rv1 IN rv1_out 100kOhm
    C1 rv1_out gate_in_1 1uF
    R1 gate_in_1 gate_out_1 100kOhm
    R2 gate_out_1 gate_in_2 100kOhm
    R3 gate_in_2 gate_out_2 100kOhm
    R4 gate_out_2 R4out 1kOhm
    Rv2 R4out gate_in_3 50kOhm
    R5 gate_out_3 R5out 1kOhm
    Rv3 R5out gate_in_4 50kOhm
    C2 gate_in_3 gate_out_3 0.01uF
    C3 gate_in_4 gate_out_4 0.01uF
    Rv4 gate_out_4 gate_in_2 100kOhm
    R6 gate_out_3 gate_in_1 100kOhm
    

--&gt;

&lt;!-- 
    /opt/conda/envs/elektrophon/lib/python3.9/site-packages/PySpice/Plot/BodeDiagram.py:36: MatplotlibDeprecationWarning: The 'basex' parameter of __init__() has been renamed 'base' since Matplotlib 3.3; support for the old name will be dropped two minor releases later.
      axe.semilogx(frequency, gain, basex=10, **kwargs)
    /opt/conda/envs/elektrophon/lib/python3.9/site-packages/PySpice/Plot/BodeDiagram.py:36: MatplotlibDeprecationWarning: The 'basex' parameter of __init__() has been renamed 'base' since Matplotlib 3.3; support for the old name will be dropped two minor releases later.
      axe.semilogx(frequency, gain, basex=10, **kwargs)
    /opt/conda/envs/elektrophon/lib/python3.9/site-packages/PySpice/Plot/BodeDiagram.py:36: MatplotlibDeprecationWarning: The 'basex' parameter of __init__() has been renamed 'base' since Matplotlib 3.3; support for the old name will be dropped two minor releases later.
      axe.semilogx(frequency, gain, basex=10, **kwargs)
    /opt/conda/envs/elektrophon/lib/python3.9/site-packages/PySpice/Plot/BodeDiagram.py:36: MatplotlibDeprecationWarning: The 'basex' parameter of __init__() has been renamed 'base' since Matplotlib 3.3; support for the old name will be dropped two minor releases later.
      axe.semilogx(frequency, gain, basex=10, **kwargs)
    /opt/conda/envs/elektrophon/lib/python3.9/site-packages/PySpice/Plot/BodeDiagram.py:36: MatplotlibDeprecationWarning: The 'basex' parameter of __init__() has been renamed 'base' since Matplotlib 3.3; support for the old name will be dropped two minor releases later.
      axe.semilogx(frequency, gain, basex=10, **kwargs)
    /opt/conda/envs/elektrophon/lib/python3.9/site-packages/PySpice/Plot/BodeDiagram.py:36: MatplotlibDeprecationWarning: The 'basex' parameter of __init__() has been renamed 'base' since Matplotlib 3.3; support for the old name will be dropped two minor releases later.
      axe.semilogx(frequency, gain, basex=10, **kwargs)
    /opt/conda/envs/elektrophon/lib/python3.9/site-packages/PySpice/Plot/BodeDiagram.py:36: MatplotlibDeprecationWarning: The 'basex' parameter of __init__() has been renamed 'base' since Matplotlib 3.3; support for the old name will be dropped two minor releases later.
      axe.semilogx(frequency, gain, basex=10, **kwargs)
    /opt/conda/envs/elektrophon/lib/python3.9/site-packages/PySpice/Plot/BodeDiagram.py:36: MatplotlibDeprecationWarning: The 'basex' parameter of __init__() has been renamed 'base' since Matplotlib 3.3; support for the old name will be dropped two minor releases later.
      axe.semilogx(frequency, gain, basex=10, **kwargs)
    /opt/conda/envs/elektrophon/lib/python3.9/site-packages/PySpice/Plot/BodeDiagram.py:36: MatplotlibDeprecationWarning: The 'basex' parameter of __init__() has been renamed 'base' since Matplotlib 3.3; support for the old name will be dropped two minor releases later.
      axe.semilogx(frequency, gain, basex=10, **kwargs)
    /opt/conda/envs/elektrophon/lib/python3.9/site-packages/PySpice/Plot/BodeDiagram.py:36: MatplotlibDeprecationWarning: The 'basex' parameter of __init__() has been renamed 'base' since Matplotlib 3.3; support for the old name will be dropped two minor releases later.
      axe.semilogx(frequency, gain, basex=10, **kwargs)
    /opt/conda/envs/elektrophon/lib/python3.9/site-packages/PySpice/Plot/BodeDiagram.py:36: MatplotlibDeprecationWarning: The 'basex' parameter of __init__() has been renamed 'base' since Matplotlib 3.3; support for the old name will be dropped two minor releases later.
      axe.semilogx(frequency, gain, basex=10, **kwargs)
    /opt/conda/envs/elektrophon/lib/python3.9/site-packages/PySpice/Plot/BodeDiagram.py:36: MatplotlibDeprecationWarning: The 'basex' parameter of __init__() has been renamed 'base' since Matplotlib 3.3; support for the old name will be dropped two minor releases later.
      axe.semilogx(frequency, gain, basex=10, **kwargs)

--&gt;

&lt;div class=&quot;section&quot;&gt;
  &lt;div class=&quot;container has-text-centered my-2&quot;&gt;

    &lt;p&gt;&lt;img src=&quot;/elektrophon/assets/cmos_variable_state_files/cmos_variable_state_6_1.svg&quot; alt=&quot;svg&quot; /&gt;&lt;/p&gt;

  &lt;/div&gt;
&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;h2 id=&quot;wasp-like-filter&quot;&gt;wasp like filter&lt;/h2&gt;
&lt;/div&gt;

&lt;!-- 
    .title cmos buffer
    .include /github/workspace/lib/spice/cmos/4069ub.lib
    V1 +5V 0 DC 5
    V2 IN 0 DC 5 AC 1V SIN(0 1V 10)
    X1 gate_in_1 gate_out_1 +5V 0 4069UB
    X2 gate_in_2 gate_out_2 +5V 0 4069UB
    X3 gate_in_3 gate_out_3 +5V 0 4069UB
    R1 IN rv1_out 33kOhm
    C1 rv1_out gate_in_1 220nF
    R2 gate_in_1 gate_out_1 33kOhm
    R3 gate_out_1 gate_in_2 1kOhm
    C2 gate_in_2 gate_out_2 1nF
    R4 gate_out_2 gate_in_3 1kOhm
    C3 gate_in_3 gate_out_3 1nF
    R5 gate_out_3 gate_in_1 33kOhm
    C5 gate_out_3 gate_in_1 68pF
    R6 gate_out_2 R5out 1kOhm
    R7 R5out gate_in_1 33kOhm
    

--&gt;

&lt;!-- 
    /opt/conda/envs/elektrophon/lib/python3.9/site-packages/PySpice/Plot/BodeDiagram.py:36: MatplotlibDeprecationWarning: The 'basex' parameter of __init__() has been renamed 'base' since Matplotlib 3.3; support for the old name will be dropped two minor releases later.
      axe.semilogx(frequency, gain, basex=10, **kwargs)
    /opt/conda/envs/elektrophon/lib/python3.9/site-packages/numpy/core/_asarray.py:83: ComplexWarning: Casting complex values to real discards the imaginary part
      return array(a, dtype, copy=False, order=order)
    /opt/conda/envs/elektrophon/lib/python3.9/site-packages/PySpice/Plot/BodeDiagram.py:36: MatplotlibDeprecationWarning: The 'basex' parameter of __init__() has been renamed 'base' since Matplotlib 3.3; support for the old name will be dropped two minor releases later.
      axe.semilogx(frequency, gain, basex=10, **kwargs)
    /opt/conda/envs/elektrophon/lib/python3.9/site-packages/numpy/core/_asarray.py:83: ComplexWarning: Casting complex values to real discards the imaginary part
      return array(a, dtype, copy=False, order=order)
    /opt/conda/envs/elektrophon/lib/python3.9/site-packages/PySpice/Plot/BodeDiagram.py:36: MatplotlibDeprecationWarning: The 'basex' parameter of __init__() has been renamed 'base' since Matplotlib 3.3; support for the old name will be dropped two minor releases later.
      axe.semilogx(frequency, gain, basex=10, **kwargs)
    /opt/conda/envs/elektrophon/lib/python3.9/site-packages/numpy/core/_asarray.py:83: ComplexWarning: Casting complex values to real discards the imaginary part
      return array(a, dtype, copy=False, order=order)

--&gt;

&lt;div class=&quot;section&quot;&gt;
  &lt;div class=&quot;container has-text-centered my-2&quot;&gt;

    &lt;p&gt;&lt;img src=&quot;/elektrophon/assets/cmos_variable_state_files/cmos_variable_state_10_1.svg&quot; alt=&quot;svg&quot; /&gt;&lt;/p&gt;

  &lt;/div&gt;
&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;h2 id=&quot;opamp-svf&quot;&gt;opamp svf&lt;/h2&gt;
&lt;/div&gt;

&lt;!-- 
    .title opamp svf
    .include /github/workspace/lib/spice/opamp/TL072.lib
    V1 +5V 0 DC 5
    V2 +15V 0 DC 15
    V3 -15V 0 DC -15
    V4 IN 0 DC 5 AC 5V SIN(0 5V 1k)
    X1 X1p X1n +15V -15V X1out TL072
    X2 0 X2n +15V -15V X2out TL072
    X3 0 X3n +15V -15V X3out TL072
    R1 IN X1p 1kOhm
    R2 X1p X2out 19kOhm
    R3 X1n X1out 10kOhm
    R4 X1n X3out 10kOhm
    Rf1 X1out X2n 16kOhm
    Rf2 X2out X3n 16kOhm
    Cf1 X2n X2out 10nF
    Cf2 X3n X3out 10nF
    

--&gt;

&lt;!-- 
    /opt/conda/envs/elektrophon/lib/python3.9/site-packages/PySpice/Plot/BodeDiagram.py:36: MatplotlibDeprecationWarning: The 'basex' parameter of __init__() has been renamed 'base' since Matplotlib 3.3; support for the old name will be dropped two minor releases later.
      axe.semilogx(frequency, gain, basex=10, **kwargs)
    /opt/conda/envs/elektrophon/lib/python3.9/site-packages/numpy/core/_asarray.py:83: ComplexWarning: Casting complex values to real discards the imaginary part
      return array(a, dtype, copy=False, order=order)
    /opt/conda/envs/elektrophon/lib/python3.9/site-packages/PySpice/Plot/BodeDiagram.py:36: MatplotlibDeprecationWarning: The 'basex' parameter of __init__() has been renamed 'base' since Matplotlib 3.3; support for the old name will be dropped two minor releases later.
      axe.semilogx(frequency, gain, basex=10, **kwargs)
    /opt/conda/envs/elektrophon/lib/python3.9/site-packages/numpy/core/_asarray.py:83: ComplexWarning: Casting complex values to real discards the imaginary part
      return array(a, dtype, copy=False, order=order)
    /opt/conda/envs/elektrophon/lib/python3.9/site-packages/PySpice/Plot/BodeDiagram.py:36: MatplotlibDeprecationWarning: The 'basex' parameter of __init__() has been renamed 'base' since Matplotlib 3.3; support for the old name will be dropped two minor releases later.
      axe.semilogx(frequency, gain, basex=10, **kwargs)
    /opt/conda/envs/elektrophon/lib/python3.9/site-packages/numpy/core/_asarray.py:83: ComplexWarning: Casting complex values to real discards the imaginary part
      return array(a, dtype, copy=False, order=order)

--&gt;

&lt;div class=&quot;section&quot;&gt;
  &lt;div class=&quot;container has-text-centered my-2&quot;&gt;

    &lt;p&gt;&lt;img src=&quot;/elektrophon/assets/cmos_variable_state_files/cmos_variable_state_14_1.svg&quot; alt=&quot;svg&quot; /&gt;&lt;/p&gt;

  &lt;/div&gt;
&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;h2 id=&quot;cmos-svf&quot;&gt;cmos svf&lt;/h2&gt;
&lt;/div&gt;

&lt;!-- 
    .title cmos svf
    .include /github/workspace/lib/spice/cmos/4069ub.lib
    V1 +5V 0 DC 5
    V2 IN 0 DC 5 AC 2.5V SIN(0 2.5V 1k)
    X1 X1n X1out +5V 0 4069UB
    X2 X2n X2out +5V 0 4069UB
    X3 X3n X3out +5V 0 4069UB
    R1 IN R1_out 10kOhm
    C1 R1_out X1n 220nF
    R2 X1p X2out 19kOhm
    R3 X1n X1out 10kOhm
    R4 X1n X3out 10kOhm
    C4 X1n X3out 68pF
    Rf1 X1out X2n 16kOhm
    Rf2 X2out X3n 16kOhm
    Cf1 X2n X2out 10nF
    Cf2 X3n X3out 10nF
    

--&gt;

&lt;!-- 
    /opt/conda/envs/elektrophon/lib/python3.9/site-packages/PySpice/Plot/BodeDiagram.py:36: MatplotlibDeprecationWarning: The 'basex' parameter of __init__() has been renamed 'base' since Matplotlib 3.3; support for the old name will be dropped two minor releases later.
      axe.semilogx(frequency, gain, basex=10, **kwargs)
    /opt/conda/envs/elektrophon/lib/python3.9/site-packages/numpy/core/_asarray.py:83: ComplexWarning: Casting complex values to real discards the imaginary part
      return array(a, dtype, copy=False, order=order)
    /opt/conda/envs/elektrophon/lib/python3.9/site-packages/PySpice/Plot/BodeDiagram.py:36: MatplotlibDeprecationWarning: The 'basex' parameter of __init__() has been renamed 'base' since Matplotlib 3.3; support for the old name will be dropped two minor releases later.
      axe.semilogx(frequency, gain, basex=10, **kwargs)
    /opt/conda/envs/elektrophon/lib/python3.9/site-packages/numpy/core/_asarray.py:83: ComplexWarning: Casting complex values to real discards the imaginary part
      return array(a, dtype, copy=False, order=order)
    /opt/conda/envs/elektrophon/lib/python3.9/site-packages/PySpice/Plot/BodeDiagram.py:36: MatplotlibDeprecationWarning: The 'basex' parameter of __init__() has been renamed 'base' since Matplotlib 3.3; support for the old name will be dropped two minor releases later.
      axe.semilogx(frequency, gain, basex=10, **kwargs)
    /opt/conda/envs/elektrophon/lib/python3.9/site-packages/numpy/core/_asarray.py:83: ComplexWarning: Casting complex values to real discards the imaginary part
      return array(a, dtype, copy=False, order=order)

--&gt;

&lt;div class=&quot;section&quot;&gt;
  &lt;div class=&quot;container has-text-centered my-2&quot;&gt;

    &lt;p&gt;&lt;img src=&quot;/elektrophon/assets/cmos_variable_state_files/cmos_variable_state_18_1.svg&quot; alt=&quot;svg&quot; /&gt;&lt;/p&gt;

  &lt;/div&gt;
&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;h2 id=&quot;references&quot;&gt;&lt;em&gt;references&lt;/em&gt;&lt;/h2&gt;

  &lt;ul&gt;
    &lt;li&gt;[CD4069][1] Datasheet&lt;/li&gt;
  &lt;/ul&gt;

&lt;/div&gt;</content><author><name>spielhuus</name></author><category term="article" /><category term="cmos" /><summary type="html">the cd4069 cmos chip is . there are already filter designs with the CD4069. the most popular one is the WASP filter clone from jürgen haible. this filter adds a lot of distortion to the sound.</summary><media:thumbnail xmlns:media="http://search.yahoo.com/mrss/" url="https://spielhuus.github.io//elektrophon/assets/cmos_variable_state_files/cd4069.jpg" /><media:content medium="image" url="https://spielhuus.github.io//elektrophon/assets/cmos_variable_state_files/cd4069.jpg" xmlns:media="http://search.yahoo.com/mrss/" /></entry><entry><title type="html">polivoks</title><link href="https://spielhuus.github.io//elektrophon/module/2020/12/12/polivoks.html" rel="alternate" type="text/html" title="polivoks" /><published>2020-12-12T00:00:00+00:00</published><updated>2020-12-12T00:00:00+00:00</updated><id>https://spielhuus.github.io//elektrophon/module/2020/12/12/polivoks</id><content type="html" xml:base="https://spielhuus.github.io//elektrophon/module/2020/12/12/polivoks.html">&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;hr /&gt;
  &lt;p&gt;layout: module
title: polivoks
author: spielhuus
version: 0
status: draft
tags: cv
category: module
logo: polivoks_files/polivoks-logo.jpg
panel: polivoks_files/polivoks-panel.jpg
excerpt: the polivoks filter has very unusual design. It is a filter without capacitors and also does not need to be trimmed. but it is a very screaming filter.
—&lt;/p&gt;

&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;

&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;p&gt;people seem to love the russian polivoks synthesizer [&lt;a href=&quot;https://www.youtube.com/watch?v=s8BHnQAXdr4&quot;&gt;6&lt;/a&gt;]. for me the most interesting thing is the filter section. it is built without any capacitors, instead it uses some weird russian opamps (KR140UD12). these are programmable opamps. with a control voltage the gain can be changed. this filter want to scream and can give percusive feedback responses, but can be well controlled. this filter is invented by vladimir kuzmin[&lt;a href=&quot;http://www.muztech.com/company.php&quot;&gt;5&lt;/a&gt;]. it has a lowpas and bandpass sections. instead of the original russion opamp also the western counterparts can be used (uA776, MC1776, LM4250,NTE888). of course none of these parts is available anymore. i got some LM4250 from china. beside the programmable opamp this filter is a very simple build. no calibration trimmers or accurate tempco stages required.&lt;br /&gt;&lt;br /&gt;&lt;/p&gt;

  &lt;h2 id=&quot;construction&quot;&gt;construction&lt;/h2&gt;
  &lt;p&gt;is-subtitle is-size-2 is-lowercase is-italic&lt;/p&gt;

  &lt;p&gt;The gerber files are part of the release. It should be possible to directly order them from your manufacturer. But check the result on the preview when you order them. The parts are in the &lt;a href=&quot;BOM.md&quot;&gt;BOM&lt;/a&gt;. all of the parts are active and available. but the LM4250 is not and an alternative source has to be find.&lt;/p&gt;

  &lt;p&gt;bom: main circuit&lt;/p&gt;

  &lt;table class=&quot;table is-striped is-hoverable is-narrow&quot;&gt;
&lt;thead&gt;
    &lt;tr&gt;
        &lt;td&gt; # &lt;/td&gt;
        &lt;td&gt; reference &lt;/td&gt;
        &lt;td&gt; value &lt;/td&gt;
        &lt;td&gt;&lt;/td&gt;
        &lt;td&gt; description &lt;/td&gt;
    &lt;/tr&gt;    
&lt;/thead&gt;
&lt;tbody&gt;
    
    &lt;tr&gt;
        &lt;td&gt; 10 &lt;/td&gt;
        &lt;td&gt; C3 C4 C5 C6 C7 C8 C9 C10 C11 C12 &lt;/td&gt;
        &lt;td&gt; 0.1u &lt;/td&gt;
        &lt;td&gt;
            
            
        &lt;/td&gt;
        &lt;td&gt; Unpolarized capacitor &lt;/td&gt;
    &lt;/tr&gt;
    
    &lt;tr&gt;
        &lt;td&gt; 2 &lt;/td&gt;
        &lt;td&gt; C13 C14 &lt;/td&gt;
        &lt;td&gt; 1u &lt;/td&gt;
        &lt;td&gt;
            
            
        &lt;/td&gt;
        &lt;td&gt; Polarized capacitor &lt;/td&gt;
    &lt;/tr&gt;
    
    &lt;tr&gt;
        &lt;td&gt; 2 &lt;/td&gt;
        &lt;td&gt; C1 C2 &lt;/td&gt;
        &lt;td&gt; 10u &lt;/td&gt;
        &lt;td&gt;
            
            
        &lt;/td&gt;
        &lt;td&gt; Polarized capacitor &lt;/td&gt;
    &lt;/tr&gt;
    
    &lt;tr&gt;
        &lt;td&gt; 1 &lt;/td&gt;
        &lt;td&gt; J2 &lt;/td&gt;
        &lt;td&gt; Conn_01x14_Female &lt;/td&gt;
        &lt;td&gt;
            
            
        &lt;/td&gt;
        &lt;td&gt; Generic connector, single row, 01x14, script generated (kicad-library-utils/schlib/autogen/connector/) &lt;/td&gt;
    &lt;/tr&gt;
    
    &lt;tr&gt;
        &lt;td&gt; 1 &lt;/td&gt;
        &lt;td&gt; J1 &lt;/td&gt;
        &lt;td&gt; IDC Header &lt;/td&gt;
        &lt;td&gt;
            
            
        &lt;/td&gt;
        &lt;td&gt; Generic connector, double row, 02x05, odd/even pin numbering scheme (row 1 odd numbers, row 2 even numbers), script generated (kicad-library-utils/schlib/autogen/connector/) &lt;/td&gt;
    &lt;/tr&gt;
    
    &lt;tr&gt;
        &lt;td&gt; 1 &lt;/td&gt;
        &lt;td&gt; Q1 &lt;/td&gt;
        &lt;td&gt; 2N3904 &lt;/td&gt;
        &lt;td&gt;
            
            
            &lt;a href=&quot;https://www.fairchildsemi.com/datasheets/2N/2N3904.pdf&quot;&gt;&lt;i class=&quot;fas fa-file-pdf&quot;&gt;&lt;/i&gt;&lt;/a&gt;
            
        &lt;/td&gt;
        &lt;td&gt; 0.2A Ic, 40V Vce, Small Signal NPN Transistor, TO-92 &lt;/td&gt;
    &lt;/tr&gt;
    
    &lt;tr&gt;
        &lt;td&gt; 2 &lt;/td&gt;
        &lt;td&gt; R11 R15 &lt;/td&gt;
        &lt;td&gt; 1k &lt;/td&gt;
        &lt;td&gt;
            
            
        &lt;/td&gt;
        &lt;td&gt; Resistor &lt;/td&gt;
    &lt;/tr&gt;
    
    &lt;tr&gt;
        &lt;td&gt; 1 &lt;/td&gt;
        &lt;td&gt; R12 &lt;/td&gt;
        &lt;td&gt; 3k &lt;/td&gt;
        &lt;td&gt;
            
            
        &lt;/td&gt;
        &lt;td&gt; Resistor &lt;/td&gt;
    &lt;/tr&gt;
    
    &lt;tr&gt;
        &lt;td&gt; 3 &lt;/td&gt;
        &lt;td&gt; R3 R19 R20 &lt;/td&gt;
        &lt;td&gt; 10k &lt;/td&gt;
        &lt;td&gt;
            
            
        &lt;/td&gt;
        &lt;td&gt; Resistor &lt;/td&gt;
    &lt;/tr&gt;
    
    &lt;tr&gt;
        &lt;td&gt; 2 &lt;/td&gt;
        &lt;td&gt; R10 R14 &lt;/td&gt;
        &lt;td&gt; 47k &lt;/td&gt;
        &lt;td&gt;
            
            
        &lt;/td&gt;
        &lt;td&gt; Resistor &lt;/td&gt;
    &lt;/tr&gt;
    
    &lt;tr&gt;
        &lt;td&gt; 5 &lt;/td&gt;
        &lt;td&gt; R2 R4 R9 R17 R18 &lt;/td&gt;
        &lt;td&gt; 100k &lt;/td&gt;
        &lt;td&gt;
            
            
        &lt;/td&gt;
        &lt;td&gt; Resistor &lt;/td&gt;
    &lt;/tr&gt;
    
    &lt;tr&gt;
        &lt;td&gt; 3 &lt;/td&gt;
        &lt;td&gt; R6 R21 R22 &lt;/td&gt;
        &lt;td&gt; 100k &lt;/td&gt;
        &lt;td&gt;
            
            
        &lt;/td&gt;
        &lt;td&gt; Resistor &lt;/td&gt;
    &lt;/tr&gt;
    
    &lt;tr&gt;
        &lt;td&gt; 1 &lt;/td&gt;
        &lt;td&gt; R8 &lt;/td&gt;
        &lt;td&gt; 120k &lt;/td&gt;
        &lt;td&gt;
            
            
        &lt;/td&gt;
        &lt;td&gt; Resistor &lt;/td&gt;
    &lt;/tr&gt;
    
    &lt;tr&gt;
        &lt;td&gt; 1 &lt;/td&gt;
        &lt;td&gt; R7 &lt;/td&gt;
        &lt;td&gt; 162k &lt;/td&gt;
        &lt;td&gt;
            
            
        &lt;/td&gt;
        &lt;td&gt; Resistor &lt;/td&gt;
    &lt;/tr&gt;
    
    &lt;tr&gt;
        &lt;td&gt; 1 &lt;/td&gt;
        &lt;td&gt; R1 &lt;/td&gt;
        &lt;td&gt; 220k &lt;/td&gt;
        &lt;td&gt;
            
            
        &lt;/td&gt;
        &lt;td&gt; Resistor &lt;/td&gt;
    &lt;/tr&gt;
    
    &lt;tr&gt;
        &lt;td&gt; 1 &lt;/td&gt;
        &lt;td&gt; R5 &lt;/td&gt;
        &lt;td&gt; 470k &lt;/td&gt;
        &lt;td&gt;
            
            
        &lt;/td&gt;
        &lt;td&gt; Resistor &lt;/td&gt;
    &lt;/tr&gt;
    
    &lt;tr&gt;
        &lt;td&gt; 2 &lt;/td&gt;
        &lt;td&gt; R13 R16 &lt;/td&gt;
        &lt;td&gt; 1M2 &lt;/td&gt;
        &lt;td&gt;
            
            
        &lt;/td&gt;
        &lt;td&gt; Resistor &lt;/td&gt;
    &lt;/tr&gt;
    
    &lt;tr&gt;
        &lt;td&gt; 2 &lt;/td&gt;
        &lt;td&gt; U4 U5 &lt;/td&gt;
        &lt;td&gt; LM4250 &lt;/td&gt;
        &lt;td&gt;
            
            
            &lt;a href=&quot;http://www.ti.com/lit/ds/symlink/lm4250.pdf&quot;&gt;&lt;i class=&quot;fas fa-file-pdf&quot;&gt;&lt;/i&gt;&lt;/a&gt;
            
        &lt;/td&gt;
        &lt;td&gt; Programmable Operational Amplifier, DIP-8/SOIC-8 &lt;/td&gt;
    &lt;/tr&gt;
    
    &lt;tr&gt;
        &lt;td&gt; 3 &lt;/td&gt;
        &lt;td&gt; U1 U2 U3 &lt;/td&gt;
        &lt;td&gt; TL072 &lt;/td&gt;
        &lt;td&gt;
            
            
            &lt;a href=&quot;http://www.ti.com/lit/ds/symlink/tl071.pdf&quot;&gt;&lt;i class=&quot;fas fa-file-pdf&quot;&gt;&lt;/i&gt;&lt;/a&gt;
            
        &lt;/td&gt;
        &lt;td&gt; Dual Low-Noise JFET-Input Operational Amplifiers, DIP-8/SOIC-8 &lt;/td&gt;
    &lt;/tr&gt;
    
&lt;/tbody&gt;
&lt;/table&gt;

  &lt;p&gt;bom: mount circuit&lt;/p&gt;

  &lt;table class=&quot;table is-striped is-hoverable is-narrow&quot;&gt;
&lt;thead&gt;
    &lt;tr&gt;
        &lt;td&gt; # &lt;/td&gt;
        &lt;td&gt; reference &lt;/td&gt;
        &lt;td&gt; value &lt;/td&gt;
        &lt;td&gt;&lt;/td&gt;
        &lt;td&gt; description &lt;/td&gt;
    &lt;/tr&gt;    
&lt;/thead&gt;
&lt;tbody&gt;
    
    &lt;tr&gt;
        &lt;td&gt; 2 &lt;/td&gt;
        &lt;td&gt; D1 D2 &lt;/td&gt;
        &lt;td&gt; 1N4148 &lt;/td&gt;
        &lt;td&gt;
            
            
            &lt;a href=&quot;https://assets.nexperia.com/documents/data-sheet/1N4148_1N4448.pdf&quot;&gt;&lt;i class=&quot;fas fa-file-pdf&quot;&gt;&lt;/i&gt;&lt;/a&gt;
            
        &lt;/td&gt;
        &lt;td&gt; 100V 0.15A standard switching diode, DO-35 &lt;/td&gt;
    &lt;/tr&gt;
    
    &lt;tr&gt;
        &lt;td&gt; 1 &lt;/td&gt;
        &lt;td&gt; J6 &lt;/td&gt;
        &lt;td&gt; Conn_01x14_Male &lt;/td&gt;
        &lt;td&gt;
            
            
        &lt;/td&gt;
        &lt;td&gt; Generic connector, single row, 01x14, script generated (kicad-library-utils/schlib/autogen/connector/) &lt;/td&gt;
    &lt;/tr&gt;
    
    &lt;tr&gt;
        &lt;td&gt; 5 &lt;/td&gt;
        &lt;td&gt; J1 J2 J3 J4 J5 &lt;/td&gt;
        &lt;td&gt; FM_IN &lt;/td&gt;
        &lt;td&gt;
            
            
        &lt;/td&gt;
        &lt;td&gt; Audio Jack, 2 Poles (Mono / TS), Switched T Pole (Normalling) &lt;/td&gt;
    &lt;/tr&gt;
    
    &lt;tr&gt;
        &lt;td&gt; 1 &lt;/td&gt;
        &lt;td&gt; R2 &lt;/td&gt;
        &lt;td&gt; 100 &lt;/td&gt;
        &lt;td&gt;
            
            
        &lt;/td&gt;
        &lt;td&gt; Resistor &lt;/td&gt;
    &lt;/tr&gt;
    
    &lt;tr&gt;
        &lt;td&gt; 1 &lt;/td&gt;
        &lt;td&gt; R6 &lt;/td&gt;
        &lt;td&gt; 470 &lt;/td&gt;
        &lt;td&gt;
            
            
        &lt;/td&gt;
        &lt;td&gt; Resistor &lt;/td&gt;
    &lt;/tr&gt;
    
    &lt;tr&gt;
        &lt;td&gt; 2 &lt;/td&gt;
        &lt;td&gt; R4 R5 &lt;/td&gt;
        &lt;td&gt; 1k &lt;/td&gt;
        &lt;td&gt;
            
            
        &lt;/td&gt;
        &lt;td&gt; Resistor &lt;/td&gt;
    &lt;/tr&gt;
    
    &lt;tr&gt;
        &lt;td&gt; 1 &lt;/td&gt;
        &lt;td&gt; R3 &lt;/td&gt;
        &lt;td&gt; 27k &lt;/td&gt;
        &lt;td&gt;
            
            
        &lt;/td&gt;
        &lt;td&gt; Resistor &lt;/td&gt;
    &lt;/tr&gt;
    
    &lt;tr&gt;
        &lt;td&gt; 1 &lt;/td&gt;
        &lt;td&gt; R1 &lt;/td&gt;
        &lt;td&gt; 47k &lt;/td&gt;
        &lt;td&gt;
            
            
        &lt;/td&gt;
        &lt;td&gt; Resistor &lt;/td&gt;
    &lt;/tr&gt;
    
    &lt;tr&gt;
        &lt;td&gt; 1 &lt;/td&gt;
        &lt;td&gt; RV1 &lt;/td&gt;
        &lt;td&gt; 47k &lt;/td&gt;
        &lt;td&gt;
            
            
        &lt;/td&gt;
        &lt;td&gt; Potentiometer &lt;/td&gt;
    &lt;/tr&gt;
    
    &lt;tr&gt;
        &lt;td&gt; 2 &lt;/td&gt;
        &lt;td&gt; RV2 RV3 &lt;/td&gt;
        &lt;td&gt; 100k &lt;/td&gt;
        &lt;td&gt;
            
            
        &lt;/td&gt;
        &lt;td&gt; Potentiometer &lt;/td&gt;
    &lt;/tr&gt;
    
    &lt;tr&gt;
        &lt;td&gt; 1 &lt;/td&gt;
        &lt;td&gt; SW1 &lt;/td&gt;
        &lt;td&gt; SW_SPDT &lt;/td&gt;
        &lt;td&gt;
            
            
        &lt;/td&gt;
        &lt;td&gt; Switch, single pole double throw &lt;/td&gt;
    &lt;/tr&gt;
    
&lt;/tbody&gt;
&lt;/table&gt;

  &lt;p&gt;&lt;em&gt;files&lt;/em&gt;&lt;/p&gt;

  &lt;ul&gt;
    &lt;li&gt;&lt;a href=&quot;/assets/polivoks_files/main-schematic.pdf&quot;&gt;schematic pdf file&lt;/a&gt;&lt;/li&gt;
    &lt;li&gt;&lt;a href=&quot;/assets/polivoks_files/mount-schematic.pdf&quot;&gt;schematic pdf file&lt;/a&gt;&lt;/li&gt;
    &lt;li&gt;&lt;a href=&quot;/assets/polivoks_files/main-pcb.pdf&quot;&gt;PCB pdf file&lt;/a&gt;&lt;/li&gt;
    &lt;li&gt;&lt;a href=&quot;/assets/polivoks_files/mount-pcb.pdf&quot;&gt;PCB pdf file&lt;/a&gt;&lt;/li&gt;
    &lt;li&gt;&lt;a href=&quot;/assets/polivoks_files/panel-pcb.pdf&quot;&gt;PCB pdf file&lt;/a&gt;&lt;/li&gt;
  &lt;/ul&gt;

  &lt;h2 id=&quot;calibration&quot;&gt;calibration&lt;/h2&gt;
  &lt;p&gt;is-subtitle is-size-2 is-lowercase is-italic&lt;/p&gt;

  &lt;p&gt;no calibration needed.&lt;/p&gt;

  &lt;h2 id=&quot;use&quot;&gt;&lt;em&gt;use&lt;/em&gt;&lt;/h2&gt;
  &lt;p&gt;is-subtitle is-size-2 is-lowercase is-italic&lt;/p&gt;
&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;h2 id=&quot;references&quot;&gt;references&lt;/h2&gt;
  &lt;p&gt;is-subtitle is-size-2 is-lowercase is-italic&lt;/p&gt;

  &lt;ul&gt;
    &lt;li&gt;&lt;a href=&quot;http://m.bareille.free.fr/modular1/vcf_polivoks/vcf_polivoks.htm&quot;&gt;papareil synth labs&lt;/a&gt; polivoks clone&lt;/li&gt;
    &lt;li&gt;&lt;a href=&quot;https://modularsynthesis.com/kuzmin/polivoks/djb-polivoks_schematic.jpg&quot;&gt;polivoks clone&lt;/a&gt; using the NTE888.&lt;/li&gt;
    &lt;li&gt;&lt;a href=&quot;http://electro-music.com/forum/topic-65609.html&quot;&gt;electro-music&lt;/a&gt; thread with a &lt;a href=&quot;http://electro-music.com/forum/phpbb-files/polivoks_vcf_soft_917.png&quot;&gt;polivoks clone&lt;/a&gt; using the LM4250.&lt;/li&gt;
    &lt;li&gt;website from &lt;a href=&quot;http://www.muztech.com/company.php&quot;&gt;vladimir kuzmin&lt;/a&gt;&lt;/li&gt;
  &lt;/ul&gt;
&lt;/div&gt;</content><author><name>spielhuus</name></author><category term="module" /><category term="cv" /><summary type="html">the polivoks filter has very unusual design. It is a filter without capacitors and also does not need to be trimmed. but it is a very screaming filter.</summary><media:thumbnail xmlns:media="http://search.yahoo.com/mrss/" url="https://spielhuus.github.io//elektrophon/assets/polivoks_files/polivoks-logo.jpg" /><media:content medium="image" url="https://spielhuus.github.io//elektrophon/assets/polivoks_files/polivoks-logo.jpg" xmlns:media="http://search.yahoo.com/mrss/" /></entry><entry><title type="html">cmos filter</title><link href="https://spielhuus.github.io//elektrophon/article/2020/12/10/cmos_filter.html" rel="alternate" type="text/html" title="cmos filter" /><published>2020-12-10T00:00:00+00:00</published><updated>2020-12-10T00:00:00+00:00</updated><id>https://spielhuus.github.io//elektrophon/article/2020/12/10/cmos_filter</id><content type="html" xml:base="https://spielhuus.github.io//elektrophon/article/2020/12/10/cmos_filter.html">&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;h1 class=&quot;subtitle is-lowercase&quot; id=&quot;low-pass-filter&quot;&gt;low pass filter&lt;/h1&gt;

  &lt;p&gt;lets get started with the simplest filter, a low pass filter.&lt;/p&gt;

&lt;/div&gt;

&lt;!-- execute result --&gt;

&lt;div class=&quot;section&quot;&gt;
  &lt;div class=&quot;container has-text-centered my-2&quot;&gt;

    &lt;p&gt;&lt;img src=&quot;/elektrophon/assets/cmos_filter_files/cmos_filter_3_0.svg&quot; alt=&quot;svg&quot; /&gt;&lt;/p&gt;

  &lt;/div&gt;
&lt;/div&gt;

&lt;!-- execute result --&gt;

&lt;!-- text scoped --&gt;
&lt;div class=&quot;language-plaintext highlighter-rouge&quot;&gt;&lt;div class=&quot;highlight&quot;&gt;&lt;pre class=&quot;highlight&quot;&gt;&lt;code&gt;Resistor Rload
&lt;/code&gt;&lt;/pre&gt;&lt;/div&gt;&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;p&gt;for this filter we expect the cutoff frequency to be:&lt;/p&gt;
&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;

\[\begin{array}{c}
f = \frac{1}{2 \pi RC} = \frac{1}{2 \pi 100k * 100n} = 159Hz
\end{array}\]

&lt;/div&gt;

&lt;!-- 
    /opt/conda/envs/elektrophon/lib/python3.9/site-packages/PySpice/Plot/BodeDiagram.py:36: MatplotlibDeprecationWarning: The 'basex' parameter of __init__() has been renamed 'base' since Matplotlib 3.3; support for the old name will be dropped two minor releases later.
      axe.semilogx(frequency, gain, basex=10, **kwargs)

--&gt;

&lt;div class=&quot;section&quot;&gt;
  &lt;div class=&quot;container has-text-centered my-2&quot;&gt;

    &lt;p&gt;&lt;img src=&quot;/elektrophon/assets/cmos_filter_files/cmos_filter_9_1.svg&quot; alt=&quot;svg&quot; /&gt;&lt;/p&gt;

  &lt;/div&gt;
&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;h1 class=&quot;subtitle is-lowercase&quot; id=&quot;band-pass-filter&quot;&gt;Band pass filter&lt;/h1&gt;

&lt;/div&gt;

&lt;!-- execute result --&gt;

&lt;div class=&quot;section&quot;&gt;
  &lt;div class=&quot;container has-text-centered my-2&quot;&gt;

    &lt;p&gt;&lt;img src=&quot;/elektrophon/assets/cmos_filter_files/cmos_filter_11_0.svg&quot; alt=&quot;svg&quot; /&gt;&lt;/p&gt;

  &lt;/div&gt;
&lt;/div&gt;

&lt;!-- 
    /opt/conda/envs/elektrophon/lib/python3.9/site-packages/PySpice/Plot/BodeDiagram.py:36: MatplotlibDeprecationWarning: The 'basex' parameter of __init__() has been renamed 'base' since Matplotlib 3.3; support for the old name will be dropped two minor releases later.
      axe.semilogx(frequency, gain, basex=10, **kwargs)

--&gt;

&lt;div class=&quot;section&quot;&gt;
  &lt;div class=&quot;container has-text-centered my-2&quot;&gt;

    &lt;p&gt;&lt;img src=&quot;/elektrophon/assets/cmos_filter_files/cmos_filter_14_1.svg&quot; alt=&quot;svg&quot; /&gt;&lt;/p&gt;

  &lt;/div&gt;
&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;h1 id=&quot;band-pass-filter-1&quot;&gt;band pass filter&lt;/h1&gt;

&lt;/div&gt;

&lt;!-- execute result --&gt;

&lt;div class=&quot;section&quot;&gt;
  &lt;div class=&quot;container has-text-centered my-2&quot;&gt;

    &lt;p&gt;&lt;img src=&quot;/elektrophon/assets/cmos_filter_files/cmos_filter_16_0.svg&quot; alt=&quot;svg&quot; /&gt;&lt;/p&gt;

  &lt;/div&gt;
&lt;/div&gt;

&lt;!-- 
    /opt/conda/envs/elektrophon/lib/python3.9/site-packages/PySpice/Plot/BodeDiagram.py:36: MatplotlibDeprecationWarning: The 'basex' parameter of __init__() has been renamed 'base' since Matplotlib 3.3; support for the old name will be dropped two minor releases later.
      axe.semilogx(frequency, gain, basex=10, **kwargs)

--&gt;

&lt;div class=&quot;section&quot;&gt;
  &lt;div class=&quot;container has-text-centered my-2&quot;&gt;

    &lt;p&gt;&lt;img src=&quot;/elektrophon/assets/cmos_filter_files/cmos_filter_19_1.svg&quot; alt=&quot;svg&quot; /&gt;&lt;/p&gt;

  &lt;/div&gt;
&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;h2 class=&quot;is-subtitle is-size-2 is-lowercase is-italic&quot; id=&quot;resonant-low-pass-filter&quot;&gt;resonant low pass filter&lt;/h2&gt;
&lt;/div&gt;

&lt;!-- 
    /opt/conda/envs/elektrophon/lib/python3.9/site-packages/schemdraw/schemdraw.py:249: UserWarning: kwargs to add method are ignored because element is already instantiated
      warnings.warn('kwargs to add method are ignored because element is already instantiated')

--&gt;

&lt;!-- execute result --&gt;

&lt;div class=&quot;section&quot;&gt;
  &lt;div class=&quot;container has-text-centered my-2&quot;&gt;

    &lt;p&gt;&lt;img src=&quot;/elektrophon/assets/cmos_filter_files/cmos_filter_21_1.svg&quot; alt=&quot;svg&quot; /&gt;&lt;/p&gt;

  &lt;/div&gt;
&lt;/div&gt;

&lt;!-- execute result --&gt;

&lt;!-- text scoped --&gt;
&lt;div class=&quot;language-plaintext highlighter-rouge&quot;&gt;&lt;div class=&quot;highlight&quot;&gt;&lt;pre class=&quot;highlight&quot;&gt;&lt;code&gt;Resistor Rload
&lt;/code&gt;&lt;/pre&gt;&lt;/div&gt;&lt;/div&gt;

&lt;!-- 
    /opt/conda/envs/elektrophon/lib/python3.9/site-packages/PySpice/Plot/BodeDiagram.py:36: MatplotlibDeprecationWarning: The 'basex' parameter of __init__() has been renamed 'base' since Matplotlib 3.3; support for the old name will be dropped two minor releases later.
      axe.semilogx(frequency, gain, basex=10, **kwargs)

--&gt;

&lt;div class=&quot;section&quot;&gt;
  &lt;div class=&quot;container has-text-centered my-2&quot;&gt;

    &lt;p&gt;&lt;img src=&quot;/elektrophon/assets/cmos_filter_files/cmos_filter_24_1.svg&quot; alt=&quot;svg&quot; /&gt;&lt;/p&gt;

  &lt;/div&gt;
&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;h2 class=&quot;is-subtitle is-size-2 is-lowercase is-italic&quot; id=&quot;low-pass-filter-1&quot;&gt;low pass filter&lt;/h2&gt;
&lt;/div&gt;

&lt;!-- execute result --&gt;

&lt;!-- text scoped --&gt;
&lt;div class=&quot;language-plaintext highlighter-rouge&quot;&gt;&lt;div class=&quot;highlight&quot;&gt;&lt;pre class=&quot;highlight&quot;&gt;&lt;code&gt;Resistor R1
&lt;/code&gt;&lt;/pre&gt;&lt;/div&gt;&lt;/div&gt;

&lt;!-- 
    /opt/conda/envs/elektrophon/lib/python3.9/site-packages/PySpice/Plot/BodeDiagram.py:36: MatplotlibDeprecationWarning: The 'basex' parameter of __init__() has been renamed 'base' since Matplotlib 3.3; support for the old name will be dropped two minor releases later.
      axe.semilogx(frequency, gain, basex=10, **kwargs)

--&gt;

&lt;div class=&quot;section&quot;&gt;
  &lt;div class=&quot;container has-text-centered my-2&quot;&gt;

    &lt;p&gt;&lt;img src=&quot;/elektrophon/assets/cmos_filter_files/cmos_filter_28_1.svg&quot; alt=&quot;svg&quot; /&gt;&lt;/p&gt;

  &lt;/div&gt;
&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;h2 id=&quot;low-pass-filter-with-resonance&quot;&gt;low pass filter with resonance&lt;/h2&gt;

&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;p&gt;%%itikz –temp-dir
\documentclass[border=1mm]{standalone}
\usepackage{circuitikz}
\usetikzlibrary{arrows,positioning}
\begin{document}
\begin{circuitikz}[auto, node distance=3cm]&lt;/p&gt;

  &lt;p&gt;\node &lt;a href=&quot;A1&quot;&gt;ieeestd not port&lt;/a&gt;{\texttt{OA1}};
\draw (A1.out) to[R, l_=$R$,name=R1] ++(4.5,0);&lt;/p&gt;

  &lt;p&gt;\node &lt;a href=&quot;A2&quot;&gt;ieeestd not port,right of=R1&lt;/a&gt;{\texttt{OA2}};
\draw (A2.out) to[R, l_=$R$,name=R2] ++(4,0);&lt;/p&gt;

  &lt;p&gt;\node &lt;a href=&quot;A3&quot;&gt;ieeestd not port,right of=R2&lt;/a&gt;{\texttt{OA3}};
\draw (A3.out) to[R, l_=$R$] ++(4,0);&lt;/p&gt;

  &lt;p&gt;%\node[op amp] (U1) {$U_1$};
%\draw (U1.-) to[short] ++(1,0) to[R, l_=$R$,name=R1] ++(1,0);&lt;/p&gt;

  &lt;p&gt;%\node[op amp] (U2,right of=U1) {$U_2$};
%\draw (U2.-) to[short] ++(1,0) to[R, l_=$R$,name=R2] ++(1,0);&lt;/p&gt;

  &lt;p&gt;%\node[op amp] (U3,right of=U2) {$U_3$};
%\draw (U3.-) to[short] ++(1,0) to[R, l_=$R$,name=R3] ++(1,0);&lt;/p&gt;

  &lt;table&gt;
    &lt;tbody&gt;
      &lt;tr&gt;
        &lt;td&gt;\draw (A1.in) to[short] ++(0,1) coordinate(tmp) to[R, l_=$R_1$,name=R1] (tmp -&lt;/td&gt;
        &lt;td&gt;A1.out) to[short] (A1.out);&lt;/td&gt;
      &lt;/tr&gt;
    &lt;/tbody&gt;
  &lt;/table&gt;

  &lt;table&gt;
    &lt;tbody&gt;
      &lt;tr&gt;
        &lt;td&gt;\draw (A2.in) to[short] ++(0,1) coordinate(tmp) to[C, l_=$C_3$,name=R3] (tmp -&lt;/td&gt;
        &lt;td&gt;A2.out) to[short] (A2.out);&lt;/td&gt;
      &lt;/tr&gt;
      &lt;tr&gt;
        &lt;td&gt;\draw (A3.in) to[short] ++(0,1) coordinate(tmp) to[C, l_=$C_3$,name=R4] (tmp -&lt;/td&gt;
        &lt;td&gt;A3.out) to[short] (A3.out);&lt;/td&gt;
      &lt;/tr&gt;
    &lt;/tbody&gt;
  &lt;/table&gt;

  &lt;p&gt;%\node[xor port,right of=U1, anchor=in 2] (U2) {};
%    \draw[red] (U1.out) -| (U2.in 2);&lt;/p&gt;

  &lt;p&gt;\end{circuitikz}
\end{document}&lt;/p&gt;

&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;p&gt;\(\begin{array}{c}
f = \frac{1}{2 \pi RC}
\end{array}\)&lt;/p&gt;
&lt;/div&gt;

&lt;div class=&quot;section&quot;&gt;
  &lt;div class=&quot;container has-text-centered my-2&quot;&gt;

    &lt;p&gt;&lt;img src=&quot;/elektrophon/assets/cmos_filter_files/cmos_filter_33_0.svg&quot; alt=&quot;svg&quot; /&gt;&lt;/p&gt;

  &lt;/div&gt;
&lt;/div&gt;

&lt;!-- 
    /opt/conda/envs/elektrophon/lib/python3.9/site-packages/PySpice/Plot/BodeDiagram.py:36: MatplotlibDeprecationWarning: The 'basex' parameter of __init__() has been renamed 'base' since Matplotlib 3.3; support for the old name will be dropped two minor releases later.
      axe.semilogx(frequency, gain, basex=10, **kwargs)
    /opt/conda/envs/elektrophon/lib/python3.9/site-packages/PySpice/Plot/BodeDiagram.py:46: MatplotlibDeprecationWarning: The 'basex' parameter of __init__() has been renamed 'base' since Matplotlib 3.3; support for the old name will be dropped two minor releases later.
      axe.semilogx(frequency, phase, basex=10, **kwargs)

--&gt;

&lt;div class=&quot;section&quot;&gt;
  &lt;div class=&quot;container has-text-centered my-2&quot;&gt;

    &lt;p&gt;&lt;img src=&quot;/elektrophon/assets/cmos_filter_files/cmos_filter_35_1.svg&quot; alt=&quot;svg&quot; /&gt;&lt;/p&gt;

  &lt;/div&gt;
&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;h2 id=&quot;low-pass-filter-with-resonance-1&quot;&gt;low pass filter with resonance&lt;/h2&gt;

&lt;/div&gt;

&lt;div class=&quot;section&quot;&gt;
  &lt;div class=&quot;container has-text-centered my-2&quot;&gt;

    &lt;p&gt;&lt;img src=&quot;/elektrophon/assets/cmos_filter_files/cmos_filter_38_0.svg&quot; alt=&quot;svg&quot; /&gt;&lt;/p&gt;

  &lt;/div&gt;
&lt;/div&gt;

&lt;!-- 
    /opt/conda/envs/elektrophon/lib/python3.9/site-packages/PySpice/Plot/BodeDiagram.py:36: MatplotlibDeprecationWarning: The 'basex' parameter of __init__() has been renamed 'base' since Matplotlib 3.3; support for the old name will be dropped two minor releases later.
      axe.semilogx(frequency, gain, basex=10, **kwargs)
    /opt/conda/envs/elektrophon/lib/python3.9/site-packages/PySpice/Plot/BodeDiagram.py:46: MatplotlibDeprecationWarning: The 'basex' parameter of __init__() has been renamed 'base' since Matplotlib 3.3; support for the old name will be dropped two minor releases later.
      axe.semilogx(frequency, phase, basex=10, **kwargs)

--&gt;

&lt;div class=&quot;section&quot;&gt;
  &lt;div class=&quot;container has-text-centered my-2&quot;&gt;

    &lt;p&gt;&lt;img src=&quot;/elektrophon/assets/cmos_filter_files/cmos_filter_39_1.svg&quot; alt=&quot;svg&quot; /&gt;&lt;/p&gt;

  &lt;/div&gt;
&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;h2 id=&quot;band-pass-filter-2&quot;&gt;band pass filter&lt;/h2&gt;

&lt;/div&gt;

&lt;div class=&quot;section&quot;&gt;
  &lt;div class=&quot;container has-text-centered my-2&quot;&gt;

    &lt;p&gt;&lt;img src=&quot;/elektrophon/assets/cmos_filter_files/cmos_filter_42_0.svg&quot; alt=&quot;svg&quot; /&gt;&lt;/p&gt;

  &lt;/div&gt;
&lt;/div&gt;

&lt;!-- 
    /opt/conda/envs/elektrophon/lib/python3.9/site-packages/PySpice/Plot/BodeDiagram.py:36: MatplotlibDeprecationWarning: The 'basex' parameter of __init__() has been renamed 'base' since Matplotlib 3.3; support for the old name will be dropped two minor releases later.
      axe.semilogx(frequency, gain, basex=10, **kwargs)
    /opt/conda/envs/elektrophon/lib/python3.9/site-packages/PySpice/Plot/BodeDiagram.py:46: MatplotlibDeprecationWarning: The 'basex' parameter of __init__() has been renamed 'base' since Matplotlib 3.3; support for the old name will be dropped two minor releases later.
      axe.semilogx(frequency, phase, basex=10, **kwargs)

--&gt;

&lt;div class=&quot;section&quot;&gt;
  &lt;div class=&quot;container has-text-centered my-2&quot;&gt;

    &lt;p&gt;&lt;img src=&quot;/elektrophon/assets/cmos_filter_files/cmos_filter_43_1.svg&quot; alt=&quot;svg&quot; /&gt;&lt;/p&gt;

  &lt;/div&gt;
&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;h2 id=&quot;state-variable-filter&quot;&gt;state variable filter&lt;/h2&gt;

  &lt;p&gt;&lt;img src=&quot;state variable filter.svg&quot; alt=&quot;state variable filter&quot; /&gt;&lt;/p&gt;
&lt;/div&gt;

&lt;div class=&quot;section&quot;&gt;
  &lt;div class=&quot;container has-text-centered my-2&quot;&gt;

    &lt;p&gt;&lt;img src=&quot;/elektrophon/assets/cmos_filter_files/cmos_filter_46_0.svg&quot; alt=&quot;svg&quot; /&gt;&lt;/p&gt;

  &lt;/div&gt;
&lt;/div&gt;

&lt;!-- 
    /opt/conda/envs/elektrophon/lib/python3.9/site-packages/PySpice/Plot/BodeDiagram.py:36: MatplotlibDeprecationWarning: The 'basex' parameter of __init__() has been renamed 'base' since Matplotlib 3.3; support for the old name will be dropped two minor releases later.
      axe.semilogx(frequency, gain, basex=10, **kwargs)
    /opt/conda/envs/elektrophon/lib/python3.9/site-packages/PySpice/Plot/BodeDiagram.py:46: MatplotlibDeprecationWarning: The 'basex' parameter of __init__() has been renamed 'base' since Matplotlib 3.3; support for the old name will be dropped two minor releases later.
      axe.semilogx(frequency, phase, basex=10, **kwargs)

--&gt;

&lt;div class=&quot;section&quot;&gt;
  &lt;div class=&quot;container has-text-centered my-2&quot;&gt;

    &lt;p&gt;&lt;img src=&quot;/elektrophon/assets/cmos_filter_files/cmos_filter_47_1.svg&quot; alt=&quot;svg&quot; /&gt;&lt;/p&gt;

  &lt;/div&gt;
&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;h2 id=&quot;references&quot;&gt;&lt;em&gt;references&lt;/em&gt;&lt;/h2&gt;

  &lt;ul&gt;
    &lt;li&gt;&lt;a href=&quot;https://www.ti.com/lit/ds/schs054e/schs054e.pdf&quot;&gt;CD4069&lt;/a&gt; datasheet&lt;/li&gt;
    &lt;li&gt;&lt;a href=&quot;https://hackaday.com/2015/03/25/logic-noise-filters-and-drums/&quot;&gt;LOGIC NOISE&lt;/a&gt; filters and drums by Elliot Williams&lt;/li&gt;
  &lt;/ul&gt;
&lt;/div&gt;</content><author><name>spielhuus</name></author><category term="article" /><category term="cmos,filter" /><summary type="html">this time i want to build filters with the cmos cd 4069.</summary><media:thumbnail xmlns:media="http://search.yahoo.com/mrss/" url="https://spielhuus.github.io//elektrophon/assets/cmos_filter_files/cd4069.jpg" /><media:content medium="image" url="https://spielhuus.github.io//elektrophon/assets/cmos_filter_files/cd4069.jpg" xmlns:media="http://search.yahoo.com/mrss/" /></entry><entry><title type="html">summe</title><link href="https://spielhuus.github.io//elektrophon/module/2020/12/10/summe.html" rel="alternate" type="text/html" title="summe" /><published>2020-12-10T00:00:00+00:00</published><updated>2020-12-10T00:00:00+00:00</updated><id>https://spielhuus.github.io//elektrophon/module/2020/12/10/summe</id><content type="html" xml:base="https://spielhuus.github.io//elektrophon/module/2020/12/10/summe.html">&lt;!-- 
    ----------------------------------------------------------------------
    Ran 1 test in 0.000s
    
    OK

--&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;h1 class=&quot;subtitle is-lowercase&quot; id=&quot;about&quot;&gt;about&lt;/h1&gt;

  &lt;p&gt;long description: summe is a simple mixer utility module. it can be used as a &lt;strong&gt;mixer&lt;/strong&gt;, &lt;strong&gt;attenuator&lt;/strong&gt; or &lt;strong&gt;attenuverter&lt;/strong&gt; for ac or dc signals. the function depends on the patching and settings of the potentiometers. an attenuverter is used in different modules like the  Serge VCS, Maths and also in the polivoks filter. while this module can be used as a simple mixer you can also adjust cv signals. such a signal can be simply attenuated or inverted. when feeding in a positive singal slope (for example from an adsr). the signal will be turned to a neagative dc singal. if the inpout signal is ac coupled the signal will be inverted. the function is the setting on the potentiometer of the channel. when the potentiometer is at center position. the output signal is attenuated to zero. no output singal is present. when turning to the right. the signal will be stronger until the output signal is equal to the input signal. when turning the potentiomenter to the left, the output signal will be phase shifted by 180°. when you turn the potentiometer to full left the output signal will be the inverted input signal. all the inputs are mixed to the output signal; unless you connect the output of a channel. then this output does not accure on the mixed signal.&lt;/p&gt;
&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;h1 class=&quot;subtitle is-lowercase&quot; id=&quot;construction&quot;&gt;construction&lt;/h1&gt;

  &lt;p&gt;the attenuverter is build around a differential amplifier with an opamp.&lt;/p&gt;
&lt;/div&gt;

&lt;!-- execute result --&gt;

&lt;div class=&quot;section&quot;&gt;
  &lt;div class=&quot;container has-text-centered my-2&quot;&gt;

    &lt;p&gt;&lt;img src=&quot;/elektrophon/assets/summe_files/summe_7_0.svg&quot; alt=&quot;svg&quot; /&gt;&lt;/p&gt;

  &lt;/div&gt;
&lt;/div&gt;

&lt;!-- execute result --&gt;

&lt;div class=&quot;section&quot;&gt;
  &lt;div class=&quot;container has-text-centered my-2&quot;&gt;

    &lt;p&gt;&lt;img src=&quot;/elektrophon/assets/summe_files/summe_8_0.svg&quot; alt=&quot;svg&quot; /&gt;&lt;/p&gt;

  &lt;/div&gt;
&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;p&gt;\(\begin{array}{c}
Vout = \Bigl(1 + \frac{R2}{R1}\Bigr) \Bigl(\frac{R4}{R3+R4}\Bigr) * V2 - \Bigl(\frac{R2}{R1}\Bigr) * V1
\end{array}\)&lt;/p&gt;
&lt;/div&gt;

&lt;div class=&quot;section&quot;&gt;
  &lt;div class=&quot;container has-text-centered my-2&quot;&gt;

    &lt;p&gt;&lt;img src=&quot;/elektrophon/assets/summe_files/summe_10_0.svg&quot; alt=&quot;svg&quot; /&gt;&lt;/p&gt;

  &lt;/div&gt;
&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;p&gt;the circuit of the attenuverter is based on the opamp dfferential amplifer. the two resistors at the non-inverting inputs are replaced with a potentiometer. the potentiometer is configured as a voltage divider and replace R3 and R4 from the differential amplifier. when the position of the potentiometer is adjusted, the output voltage will change or invert. at the center position  the output is zero volrs. the response to the potentiometer is linear. we can make it an centered s-curve by adding two parallel resistors (R5,R6) to the potentiometer [&lt;a href=&quot;https://sound-au.com/pots.htm&quot;&gt;2&lt;/a&gt;].&lt;/p&gt;
&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;p&gt;a simulation with the resistance at RV 1 changed from 0-100%. first run is the linear result. the second run is done with the resistors R5 and R6 added. This results in a s curve. the shape of the curve can be changed with the values of the resistors.&lt;/p&gt;
&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;h1 class=&quot;subtitle is-lowercase&quot; id=&quot;bom&quot;&gt;bom&lt;/h1&gt;

  &lt;p&gt;main circuit&lt;/p&gt;

  &lt;table class=&quot;table is-striped is-hoverable is-narrow&quot;&gt;
&lt;thead&gt;
    &lt;tr&gt;
        &lt;td&gt; # &lt;/td&gt;
        &lt;td&gt; reference &lt;/td&gt;
        &lt;td&gt; value &lt;/td&gt;
        &lt;td&gt;&lt;/td&gt;
        &lt;td&gt; description &lt;/td&gt;
    &lt;/tr&gt;    
&lt;/thead&gt;
&lt;tbody&gt;
    
    &lt;tr&gt;
        &lt;td&gt; 6 &lt;/td&gt;
        &lt;td&gt; C3 C4 C5 C6 C7 C8 &lt;/td&gt;
        &lt;td&gt; 0.1u &lt;/td&gt;
        &lt;td&gt;
            
            
        &lt;/td&gt;
        &lt;td&gt; Unpolarized capacitor &lt;/td&gt;
    &lt;/tr&gt;
    
    &lt;tr&gt;
        &lt;td&gt; 3 &lt;/td&gt;
        &lt;td&gt; C1 C2 C9 &lt;/td&gt;
        &lt;td&gt; 10u &lt;/td&gt;
        &lt;td&gt;
            
            
        &lt;/td&gt;
        &lt;td&gt; Polarized capacitor &lt;/td&gt;
    &lt;/tr&gt;
    
    &lt;tr&gt;
        &lt;td&gt; 1 &lt;/td&gt;
        &lt;td&gt; D1 &lt;/td&gt;
        &lt;td&gt; LED &lt;/td&gt;
        &lt;td&gt;
            
            
        &lt;/td&gt;
        &lt;td&gt; Light emitting diode &lt;/td&gt;
    &lt;/tr&gt;
    
    &lt;tr&gt;
        &lt;td&gt; 1 &lt;/td&gt;
        &lt;td&gt; J5 &lt;/td&gt;
        &lt;td&gt; IDC Header &lt;/td&gt;
        &lt;td&gt;
            
            
        &lt;/td&gt;
        &lt;td&gt; Generic connector, double row, 02x05, odd/even pin numbering scheme (row 1 odd numbers, row 2 even numbers), script generated (kicad-library-utils/schlib/autogen/connector/) &lt;/td&gt;
    &lt;/tr&gt;
    
    &lt;tr&gt;
        &lt;td&gt; 9 &lt;/td&gt;
        &lt;td&gt; J1 J2 J3 J4 J6 J7 J8 J9 J10 &lt;/td&gt;
        &lt;td&gt; IN &lt;/td&gt;
        &lt;td&gt;
            
            
        &lt;/td&gt;
        &lt;td&gt; Audio Jack, 2 Poles (Mono / TS), Switched T Pole (Normalling) &lt;/td&gt;
    &lt;/tr&gt;
    
    &lt;tr&gt;
        &lt;td&gt; 6 &lt;/td&gt;
        &lt;td&gt; R17 R18 R19 R20 R28 R29 &lt;/td&gt;
        &lt;td&gt; 1k &lt;/td&gt;
        &lt;td&gt;
            
            
        &lt;/td&gt;
        &lt;td&gt; Resistor &lt;/td&gt;
    &lt;/tr&gt;
    
    &lt;tr&gt;
        &lt;td&gt; 8 &lt;/td&gt;
        &lt;td&gt; R1 R2 R3 R4 R5 R6 R7 R8 &lt;/td&gt;
        &lt;td&gt; 47k &lt;/td&gt;
        &lt;td&gt;
            
            
        &lt;/td&gt;
        &lt;td&gt; Resistor &lt;/td&gt;
    &lt;/tr&gt;
    
    &lt;tr&gt;
        &lt;td&gt; 15 &lt;/td&gt;
        &lt;td&gt; R9 R10 R11 R12 R13 R14 R15 R16 R21 R22 R23 R24 R25 R26 R27 &lt;/td&gt;
        &lt;td&gt; 100k &lt;/td&gt;
        &lt;td&gt;
            
            
        &lt;/td&gt;
        &lt;td&gt; Resistor &lt;/td&gt;
    &lt;/tr&gt;
    
    &lt;tr&gt;
        &lt;td&gt; 4 &lt;/td&gt;
        &lt;td&gt; RV1 RV2 RV3 RV4 &lt;/td&gt;
        &lt;td&gt; 100k &lt;/td&gt;
        &lt;td&gt;
            
            
        &lt;/td&gt;
        &lt;td&gt; Potentiometer &lt;/td&gt;
    &lt;/tr&gt;
    
    &lt;tr&gt;
        &lt;td&gt; 3 &lt;/td&gt;
        &lt;td&gt; U1 U2 U3 &lt;/td&gt;
        &lt;td&gt; OPA2134 &lt;/td&gt;
        &lt;td&gt;
            
            
            &lt;a href=&quot;http://www.ti.com/lit/ds/symlink/opa134.pdf&quot;&gt;&lt;i class=&quot;fas fa-file-pdf&quot;&gt;&lt;/i&gt;&lt;/a&gt;
            
        &lt;/td&gt;
        &lt;td&gt; Dual SoundPlus High Performance Audio Operational Amplifiers, DIP-8/SOIC-8 &lt;/td&gt;
    &lt;/tr&gt;
    
&lt;/tbody&gt;
&lt;/table&gt;

&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;p&gt;project files:&lt;/p&gt;

  &lt;ul&gt;
    &lt;li&gt;&lt;a href=&quot;/assets/summe_files/main-schematic.pdf&quot;&gt;schematic pdf file&lt;/a&gt;&lt;/li&gt;
    &lt;li&gt;&lt;a href=&quot;/assets/summe_files/main-pcb.pdf&quot;&gt;PCB pdf file&lt;/a&gt;&lt;/li&gt;
    &lt;li&gt;&lt;a href=&quot;/assets/summe_files/main-3D.step&quot;&gt;3d file&lt;/a&gt;&lt;/li&gt;
  &lt;/ul&gt;
&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;div&gt;
    
    &lt;p&gt;main&lt;/p&gt;
    
    
    
    &lt;p&gt;
        &lt;div class=&quot;alert alert-success&quot; role=&quot;alert&quot;&gt;
            drc check successfull.
        &lt;/div&gt;
    &lt;/p&gt;
    

    
    
    &lt;p&gt;
        &lt;button class=&quot;btn btn-primary&quot; type=&quot;button&quot; data-bs-toggle=&quot;collapse&quot; data-bs-target=&quot;#collapse_main_unconnected&quot; aria-expanded=&quot;false&quot; aria-controls=&quot;collapse_main_unconnected&quot;&gt;
                found 24 errors in unconnected check.
        &lt;/button&gt;
    &lt;/p&gt;
    &lt;div class=&quot;collapse&quot; id=&quot;collapse_main_unconnected&quot;&gt;
        &lt;div class=&quot;card card-body&quot;&gt;
            &lt;table class=&quot;report&quot;&gt;
                    
                &lt;tr&gt;
                    &lt;td&gt;2&lt;/td&gt;
                    &lt;td&gt;&lt;/td&gt;
                    &lt;td&gt;Unconnected items&lt;/td&gt;
                &lt;/tr&gt;
                
                &lt;tr&gt;
                    &lt;td&gt;121.415&lt;/td&gt;
                    &lt;td&gt;118.745&lt;/td&gt;
                    &lt;td&gt;Pad 5 of U3 on F.Cu and others&lt;/td&gt;
                &lt;/tr&gt;
                
                &lt;tr&gt;
                    &lt;td&gt;116.465&lt;/td&gt;
                    &lt;td&gt;117.475&lt;/td&gt;
                    &lt;td&gt;Pad 3 of U3 on F.Cu and others&lt;/td&gt;
                &lt;/tr&gt;
                
                
                &lt;tr&gt;
                    &lt;td&gt;2&lt;/td&gt;
                    &lt;td&gt;&lt;/td&gt;
                    &lt;td&gt;Unconnected items&lt;/td&gt;
                &lt;/tr&gt;
                
                &lt;tr&gt;
                    &lt;td&gt;83.321&lt;/td&gt;
                    &lt;td&gt;117.602&lt;/td&gt;
                    &lt;td&gt;Pad 2 of R6 on B.Cu and others&lt;/td&gt;
                &lt;/tr&gt;
                
                &lt;tr&gt;
                    &lt;td&gt;116.465&lt;/td&gt;
                    &lt;td&gt;117.475&lt;/td&gt;
                    &lt;td&gt;Pad 3 of U3 on F.Cu and others&lt;/td&gt;
                &lt;/tr&gt;
                
                
                &lt;tr&gt;
                    &lt;td&gt;2&lt;/td&gt;
                    &lt;td&gt;&lt;/td&gt;
                    &lt;td&gt;Unconnected items&lt;/td&gt;
                &lt;/tr&gt;
                
                &lt;tr&gt;
                    &lt;td&gt;112.965&lt;/td&gt;
                    &lt;td&gt;121.385&lt;/td&gt;
                    &lt;td&gt;Pad 8 of U2 on F.Cu and others&lt;/td&gt;
                &lt;/tr&gt;
                
                &lt;tr&gt;
                    &lt;td&gt;112.965&lt;/td&gt;
                    &lt;td&gt;114.935&lt;/td&gt;
                    &lt;td&gt;Pad 8 of U1 on F.Cu and others&lt;/td&gt;
                &lt;/tr&gt;
                
                
                &lt;tr&gt;
                    &lt;td&gt;2&lt;/td&gt;
                    &lt;td&gt;&lt;/td&gt;
                    &lt;td&gt;Unconnected items&lt;/td&gt;
                &lt;/tr&gt;
                
                &lt;tr&gt;
                    &lt;td&gt;121.415&lt;/td&gt;
                    &lt;td&gt;114.935&lt;/td&gt;
                    &lt;td&gt;Pad 8 of U3 on F.Cu and others&lt;/td&gt;
                &lt;/tr&gt;
                
                &lt;tr&gt;
                    &lt;td&gt;112.965&lt;/td&gt;
                    &lt;td&gt;114.935&lt;/td&gt;
                    &lt;td&gt;Pad 8 of U1 on F.Cu and others&lt;/td&gt;
                &lt;/tr&gt;
                
                
                &lt;tr&gt;
                    &lt;td&gt;2&lt;/td&gt;
                    &lt;td&gt;&lt;/td&gt;
                    &lt;td&gt;Unconnected items&lt;/td&gt;
                &lt;/tr&gt;
                
                &lt;tr&gt;
                    &lt;td&gt;112.965&lt;/td&gt;
                    &lt;td&gt;121.385&lt;/td&gt;
                    &lt;td&gt;Pad 8 of U2 on F.Cu and others&lt;/td&gt;
                &lt;/tr&gt;
                
                &lt;tr&gt;
                    &lt;td&gt;65.024&lt;/td&gt;
                    &lt;td&gt;143.764&lt;/td&gt;
                    &lt;td&gt;Track 0.250 mm [+15V] on F.Cu, length: 3.048 mm&lt;/td&gt;
                &lt;/tr&gt;
                
                
                &lt;tr&gt;
                    &lt;td&gt;2&lt;/td&gt;
                    &lt;td&gt;&lt;/td&gt;
                    &lt;td&gt;Unconnected items&lt;/td&gt;
                &lt;/tr&gt;
                
                &lt;tr&gt;
                    &lt;td&gt;112.965&lt;/td&gt;
                    &lt;td&gt;117.475&lt;/td&gt;
                    &lt;td&gt;Pad 6 of U1 on F.Cu and others&lt;/td&gt;
                &lt;/tr&gt;
                
                &lt;tr&gt;
                    &lt;td&gt;64.008&lt;/td&gt;
                    &lt;td&gt;85.843&lt;/td&gt;
                    &lt;td&gt;Track 0.250 mm [Net-(R10-Pad1)] on B.Cu, length: 0.700 mm&lt;/td&gt;
                &lt;/tr&gt;
                
                
                &lt;tr&gt;
                    &lt;td&gt;2&lt;/td&gt;
                    &lt;td&gt;&lt;/td&gt;
                    &lt;td&gt;Unconnected items&lt;/td&gt;
                &lt;/tr&gt;
                
                &lt;tr&gt;
                    &lt;td&gt;108.015&lt;/td&gt;
                    &lt;td&gt;118.745&lt;/td&gt;
                    &lt;td&gt;Pad 4 of U1 on F.Cu and others&lt;/td&gt;
                &lt;/tr&gt;
                
                &lt;tr&gt;
                    &lt;td&gt;108.015&lt;/td&gt;
                    &lt;td&gt;125.195&lt;/td&gt;
                    &lt;td&gt;Pad 4 of U2 on F.Cu and others&lt;/td&gt;
                &lt;/tr&gt;
                
                
                &lt;tr&gt;
                    &lt;td&gt;2&lt;/td&gt;
                    &lt;td&gt;&lt;/td&gt;
                    &lt;td&gt;Unconnected items&lt;/td&gt;
                &lt;/tr&gt;
                
                &lt;tr&gt;
                    &lt;td&gt;116.465&lt;/td&gt;
                    &lt;td&gt;118.745&lt;/td&gt;
                    &lt;td&gt;Pad 4 of U3 on F.Cu and others&lt;/td&gt;
                &lt;/tr&gt;
                
                &lt;tr&gt;
                    &lt;td&gt;108.015&lt;/td&gt;
                    &lt;td&gt;118.745&lt;/td&gt;
                    &lt;td&gt;Pad 4 of U1 on F.Cu and others&lt;/td&gt;
                &lt;/tr&gt;
                
                
                &lt;tr&gt;
                    &lt;td&gt;2&lt;/td&gt;
                    &lt;td&gt;&lt;/td&gt;
                    &lt;td&gt;Unconnected items&lt;/td&gt;
                &lt;/tr&gt;
                
                &lt;tr&gt;
                    &lt;td&gt;108.015&lt;/td&gt;
                    &lt;td&gt;118.745&lt;/td&gt;
                    &lt;td&gt;Pad 4 of U1 on F.Cu and others&lt;/td&gt;
                &lt;/tr&gt;
                
                &lt;tr&gt;
                    &lt;td&gt;90.424&lt;/td&gt;
                    &lt;td&gt;118.364&lt;/td&gt;
                    &lt;td&gt;Track 0.381 mm [-15V] on B.Cu, length: 6.930 mm&lt;/td&gt;
                &lt;/tr&gt;
                
                
                &lt;tr&gt;
                    &lt;td&gt;2&lt;/td&gt;
                    &lt;td&gt;&lt;/td&gt;
                    &lt;td&gt;Unconnected items&lt;/td&gt;
                &lt;/tr&gt;
                
                &lt;tr&gt;
                    &lt;td&gt;108.015&lt;/td&gt;
                    &lt;td&gt;117.475&lt;/td&gt;
                    &lt;td&gt;Pad 3 of U1 on F.Cu and others&lt;/td&gt;
                &lt;/tr&gt;
                
                &lt;tr&gt;
                    &lt;td&gt;81.271&lt;/td&gt;
                    &lt;td&gt;76.454&lt;/td&gt;
                    &lt;td&gt;Track 0.250 mm [Net-(R1-Pad2)] on B.Cu, length: 0.044 mm&lt;/td&gt;
                &lt;/tr&gt;
                
                
                &lt;tr&gt;
                    &lt;td&gt;2&lt;/td&gt;
                    &lt;td&gt;&lt;/td&gt;
                    &lt;td&gt;Unconnected items&lt;/td&gt;
                &lt;/tr&gt;
                
                &lt;tr&gt;
                    &lt;td&gt;112.965&lt;/td&gt;
                    &lt;td&gt;118.745&lt;/td&gt;
                    &lt;td&gt;Pad 5 of U1 on F.Cu and others&lt;/td&gt;
                &lt;/tr&gt;
                
                &lt;tr&gt;
                    &lt;td&gt;81.271&lt;/td&gt;
                    &lt;td&gt;93.829&lt;/td&gt;
                    &lt;td&gt;Track 0.250 mm [Net-(R3-Pad2)] on B.Cu, length: 0.044 mm&lt;/td&gt;
                &lt;/tr&gt;
                
                
                &lt;tr&gt;
                    &lt;td&gt;2&lt;/td&gt;
                    &lt;td&gt;&lt;/td&gt;
                    &lt;td&gt;Unconnected items&lt;/td&gt;
                &lt;/tr&gt;
                
                &lt;tr&gt;
                    &lt;td&gt;81.271&lt;/td&gt;
                    &lt;td&gt;117.602&lt;/td&gt;
                    &lt;td&gt;Pad 1 of R6 on B.Cu and others&lt;/td&gt;
                &lt;/tr&gt;
                
                &lt;tr&gt;
                    &lt;td&gt;108.015&lt;/td&gt;
                    &lt;td&gt;123.925&lt;/td&gt;
                    &lt;td&gt;Pad 3 of U2 on F.Cu and others&lt;/td&gt;
                &lt;/tr&gt;
                
                
                &lt;tr&gt;
                    &lt;td&gt;2&lt;/td&gt;
                    &lt;td&gt;&lt;/td&gt;
                    &lt;td&gt;Unconnected items&lt;/td&gt;
                &lt;/tr&gt;
                
                &lt;tr&gt;
                    &lt;td&gt;81.271&lt;/td&gt;
                    &lt;td&gt;129.188&lt;/td&gt;
                    &lt;td&gt;Track 0.250 mm [Net-(R7-Pad2)] on B.Cu, length: 5.133 mm&lt;/td&gt;
                &lt;/tr&gt;
                
                &lt;tr&gt;
                    &lt;td&gt;112.965&lt;/td&gt;
                    &lt;td&gt;125.195&lt;/td&gt;
                    &lt;td&gt;Pad 5 of U2 on F.Cu and others&lt;/td&gt;
                &lt;/tr&gt;
                
                
                &lt;tr&gt;
                    &lt;td&gt;2&lt;/td&gt;
                    &lt;td&gt;&lt;/td&gt;
                    &lt;td&gt;Unconnected items&lt;/td&gt;
                &lt;/tr&gt;
                
                &lt;tr&gt;
                    &lt;td&gt;65.278&lt;/td&gt;
                    &lt;td&gt;75.447&lt;/td&gt;
                    &lt;td&gt;Track 0.250 mm [Net-(R13-Pad2)] on B.Cu, length: 3.048 mm&lt;/td&gt;
                &lt;/tr&gt;
                
                &lt;tr&gt;
                    &lt;td&gt;108.015&lt;/td&gt;
                    &lt;td&gt;116.205&lt;/td&gt;
                    &lt;td&gt;Pad 2 of U1 on F.Cu and others&lt;/td&gt;
                &lt;/tr&gt;
                
                
                &lt;tr&gt;
                    &lt;td&gt;2&lt;/td&gt;
                    &lt;td&gt;&lt;/td&gt;
                    &lt;td&gt;Unconnected items&lt;/td&gt;
                &lt;/tr&gt;
                
                &lt;tr&gt;
                    &lt;td&gt;65.532&lt;/td&gt;
                    &lt;td&gt;116.078&lt;/td&gt;
                    &lt;td&gt;Track 0.250 mm [Net-(R11-Pad1)] on B.Cu, length: 3.048 mm&lt;/td&gt;
                &lt;/tr&gt;
                
                &lt;tr&gt;
                    &lt;td&gt;108.015&lt;/td&gt;
                    &lt;td&gt;122.655&lt;/td&gt;
                    &lt;td&gt;Pad 2 of U2 on F.Cu and others&lt;/td&gt;
                &lt;/tr&gt;
                
                
                &lt;tr&gt;
                    &lt;td&gt;2&lt;/td&gt;
                    &lt;td&gt;&lt;/td&gt;
                    &lt;td&gt;Unconnected items&lt;/td&gt;
                &lt;/tr&gt;
                
                &lt;tr&gt;
                    &lt;td&gt;112.965&lt;/td&gt;
                    &lt;td&gt;123.925&lt;/td&gt;
                    &lt;td&gt;Pad 6 of U2 on F.Cu and others&lt;/td&gt;
                &lt;/tr&gt;
                
                &lt;tr&gt;
                    &lt;td&gt;64.262&lt;/td&gt;
                    &lt;td&gt;126.483&lt;/td&gt;
                    &lt;td&gt;Pad 2 of R16 on B.Cu and others&lt;/td&gt;
                &lt;/tr&gt;
                
                
                &lt;tr&gt;
                    &lt;td&gt;2&lt;/td&gt;
                    &lt;td&gt;&lt;/td&gt;
                    &lt;td&gt;Unconnected items&lt;/td&gt;
                &lt;/tr&gt;
                
                &lt;tr&gt;
                    &lt;td&gt;108.015&lt;/td&gt;
                    &lt;td&gt;114.935&lt;/td&gt;
                    &lt;td&gt;Pad 1 of U1 on F.Cu and others&lt;/td&gt;
                &lt;/tr&gt;
                
                &lt;tr&gt;
                    &lt;td&gt;60.071&lt;/td&gt;
                    &lt;td&gt;78.043&lt;/td&gt;
                    &lt;td&gt;Track 0.250 mm [Net-(R13-Pad1)] on B.Cu, length: 1.257 mm&lt;/td&gt;
                &lt;/tr&gt;
                
                
                &lt;tr&gt;
                    &lt;td&gt;2&lt;/td&gt;
                    &lt;td&gt;&lt;/td&gt;
                    &lt;td&gt;Unconnected items&lt;/td&gt;
                &lt;/tr&gt;
                
                &lt;tr&gt;
                    &lt;td&gt;112.965&lt;/td&gt;
                    &lt;td&gt;116.205&lt;/td&gt;
                    &lt;td&gt;Pad 7 of U1 on F.Cu and others&lt;/td&gt;
                &lt;/tr&gt;
                
                &lt;tr&gt;
                    &lt;td&gt;64.008&lt;/td&gt;
                    &lt;td&gt;87.893&lt;/td&gt;
                    &lt;td&gt;Track 0.250 mm [Net-(R14-Pad1)] on B.Cu, length: 2.899 mm&lt;/td&gt;
                &lt;/tr&gt;
                
                
                &lt;tr&gt;
                    &lt;td&gt;2&lt;/td&gt;
                    &lt;td&gt;&lt;/td&gt;
                    &lt;td&gt;Unconnected items&lt;/td&gt;
                &lt;/tr&gt;
                
                &lt;tr&gt;
                    &lt;td&gt;62.484&lt;/td&gt;
                    &lt;td&gt;114.028&lt;/td&gt;
                    &lt;td&gt;Track 0.250 mm [Net-(R15-Pad1)] on B.Cu, length: 2.899 mm&lt;/td&gt;
                &lt;/tr&gt;
                
                &lt;tr&gt;
                    &lt;td&gt;108.015&lt;/td&gt;
                    &lt;td&gt;121.385&lt;/td&gt;
                    &lt;td&gt;Pad 1 of U2 on F.Cu and others&lt;/td&gt;
                &lt;/tr&gt;
                
                
                &lt;tr&gt;
                    &lt;td&gt;2&lt;/td&gt;
                    &lt;td&gt;&lt;/td&gt;
                    &lt;td&gt;Unconnected items&lt;/td&gt;
                &lt;/tr&gt;
                
                &lt;tr&gt;
                    &lt;td&gt;112.965&lt;/td&gt;
                    &lt;td&gt;122.655&lt;/td&gt;
                    &lt;td&gt;Pad 7 of U2 on F.Cu and others&lt;/td&gt;
                &lt;/tr&gt;
                
                &lt;tr&gt;
                    &lt;td&gt;64.262&lt;/td&gt;
                    &lt;td&gt;128.533&lt;/td&gt;
                    &lt;td&gt;Track 0.250 mm [Net-(R16-Pad1)] on B.Cu, length: 1.252 mm&lt;/td&gt;
                &lt;/tr&gt;
                
                
                &lt;tr&gt;
                    &lt;td&gt;2&lt;/td&gt;
                    &lt;td&gt;&lt;/td&gt;
                    &lt;td&gt;Unconnected items&lt;/td&gt;
                &lt;/tr&gt;
                
                &lt;tr&gt;
                    &lt;td&gt;56.896&lt;/td&gt;
                    &lt;td&gt;116.078&lt;/td&gt;
                    &lt;td&gt;Pad 2 of R23 on B.Cu and others&lt;/td&gt;
                &lt;/tr&gt;
                
                &lt;tr&gt;
                    &lt;td&gt;116.465&lt;/td&gt;
                    &lt;td&gt;116.205&lt;/td&gt;
                    &lt;td&gt;Pad 2 of U3 on F.Cu and others&lt;/td&gt;
                &lt;/tr&gt;
                
                
                &lt;tr&gt;
                    &lt;td&gt;2&lt;/td&gt;
                    &lt;td&gt;&lt;/td&gt;
                    &lt;td&gt;Unconnected items&lt;/td&gt;
                &lt;/tr&gt;
                
                &lt;tr&gt;
                    &lt;td&gt;116.465&lt;/td&gt;
                    &lt;td&gt;114.935&lt;/td&gt;
                    &lt;td&gt;Pad 1 of U3 on F.Cu and others&lt;/td&gt;
                &lt;/tr&gt;
                
                &lt;tr&gt;
                    &lt;td&gt;63.500&lt;/td&gt;
                    &lt;td&gt;152.155&lt;/td&gt;
                    &lt;td&gt;Track 0.250 mm [Net-(R25-Pad2)] on B.Cu, length: 3.101 mm&lt;/td&gt;
                &lt;/tr&gt;
                
                
                &lt;tr&gt;
                    &lt;td&gt;2&lt;/td&gt;
                    &lt;td&gt;&lt;/td&gt;
                    &lt;td&gt;Unconnected items&lt;/td&gt;
                &lt;/tr&gt;
                
                &lt;tr&gt;
                    &lt;td&gt;121.415&lt;/td&gt;
                    &lt;td&gt;117.475&lt;/td&gt;
                    &lt;td&gt;Pad 6 of U3 on F.Cu and others&lt;/td&gt;
                &lt;/tr&gt;
                
                &lt;tr&gt;
                    &lt;td&gt;63.500&lt;/td&gt;
                    &lt;td&gt;150.105&lt;/td&gt;
                    &lt;td&gt;Pad 2 of R26 on B.Cu and others&lt;/td&gt;
                &lt;/tr&gt;
                
                
                &lt;tr&gt;
                    &lt;td&gt;2&lt;/td&gt;
                    &lt;td&gt;&lt;/td&gt;
                    &lt;td&gt;Unconnected items&lt;/td&gt;
                &lt;/tr&gt;
                
                &lt;tr&gt;
                    &lt;td&gt;121.415&lt;/td&gt;
                    &lt;td&gt;116.205&lt;/td&gt;
                    &lt;td&gt;Pad 7 of U3 on F.Cu and others&lt;/td&gt;
                &lt;/tr&gt;
                
                &lt;tr&gt;
                    &lt;td&gt;75.429&lt;/td&gt;
                    &lt;td&gt;151.446&lt;/td&gt;
                    &lt;td&gt;Track 0.250 mm [Net-(R27-Pad2)] on B.Cu, length: 3.169 mm&lt;/td&gt;
                &lt;/tr&gt;
                
                
            &lt;/table&gt;
        &lt;/div&gt;
    &lt;/div&gt;


    
    
    &lt;p&gt;
        &lt;button class=&quot;btn btn-primary&quot; type=&quot;button&quot; data-bs-toggle=&quot;collapse&quot; data-bs-target=&quot;#collapse_main_erc&quot; aria-expanded=&quot;false&quot; aria-controls=&quot;collapse_main_erc&quot;&gt;
                found 2 errors in erc check.
        &lt;/button&gt;
    &lt;/p&gt;
    &lt;div class=&quot;collapse&quot; id=&quot;collapse_main_erc&quot;&gt;
        &lt;div class=&quot;card card-body&quot;&gt;
            &lt;table class=&quot;report&quot;&gt;
                    
                &lt;tr&gt;
                    &lt;td&gt;2&lt;/td&gt;
                    &lt;td&gt;/&lt;/td&gt;
                    &lt;td&gt;Pin not connected (use a &quot;no connection&quot; flag to suppress this error)&lt;/td&gt;
                &lt;/tr&gt;
                
                &lt;tr&gt;
                    &lt;td&gt;204.47&lt;/td&gt;
                    &lt;td&gt;134.62&lt;/td&gt;
                    &lt;td&gt;Pin 2 (Passive) of component D1 is unconnected.&lt;/td&gt;
                &lt;/tr&gt;
                
                
                &lt;tr&gt;
                    &lt;td&gt;2&lt;/td&gt;
                    &lt;td&gt;/&lt;/td&gt;
                    &lt;td&gt;Pin not connected (use a &quot;no connection&quot; flag to suppress this error)&lt;/td&gt;
                &lt;/tr&gt;
                
                &lt;tr&gt;
                    &lt;td&gt;196.85&lt;/td&gt;
                    &lt;td&gt;134.62&lt;/td&gt;
                    &lt;td&gt;Pin 1 (Passive) of component D1 is unconnected.&lt;/td&gt;
                &lt;/tr&gt;
                
                
            &lt;/table&gt;
        &lt;/div&gt;
    &lt;/div&gt;



    &lt;p&gt;panel&lt;/p&gt;
    
    
    
    &lt;p&gt;
        &lt;div class=&quot;alert alert-success&quot; role=&quot;alert&quot;&gt;
            drc check successfull.
        &lt;/div&gt;
    &lt;/p&gt;
    

    
    
    &lt;p&gt;
        &lt;div class=&quot;alert alert-success&quot; role=&quot;alert&quot;&gt;
            unconnected check successfull.
        &lt;/div&gt;
    &lt;/p&gt;
    

    
    
    &lt;p&gt;
        &lt;div class=&quot;alert alert-success&quot; role=&quot;alert&quot;&gt;
            erc check successfull.
        &lt;/div&gt;
    &lt;/p&gt;
    


&lt;div class=&quot;dropdown&quot;&gt;
    &lt;button class=&quot;btn btn-secondary dropdown-toggle&quot; type=&quot;button&quot; id=&quot;dropdownMenuButton&quot; data-bs-toggle=&quot;dropdown&quot; aria-expanded=&quot;false&quot;&gt;
      Dropdown button
    &lt;/button&gt;
    &lt;ul class=&quot;dropdown-menu&quot; aria-labelledby=&quot;dropdownMenuButton&quot;&gt;
      &lt;li&gt;&lt;a class=&quot;dropdown-item&quot; href=&quot;#&quot;&gt;Action&lt;/a&gt;&lt;/li&gt;
      &lt;li&gt;&lt;a class=&quot;dropdown-item&quot; href=&quot;#&quot;&gt;Another action&lt;/a&gt;&lt;/li&gt;
      &lt;li&gt;&lt;a class=&quot;dropdown-item&quot; href=&quot;#&quot;&gt;Something else here&lt;/a&gt;&lt;/li&gt;
    &lt;/ul&gt;
  &lt;/div&gt;
&lt;/div&gt;
&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;h1 class=&quot;subtitle is-lowercase&quot; id=&quot;calibration&quot;&gt;calibration&lt;/h1&gt;

  &lt;p&gt;there is no calibration needed. but the potentiomenter knobs have to be aliged to center position.&lt;/p&gt;
&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;h1 class=&quot;subtitle is-lowercase&quot; id=&quot;usage&quot;&gt;usage&lt;/h1&gt;

  &lt;p&gt;the input jacks are wired to 5 volts when nothing is connected.&lt;/p&gt;

  &lt;p&gt;all channels are mixed to the out jack. when something is connected to the channel out, this channel is removed from the overall mix.&lt;/p&gt;

  &lt;p&gt;&lt;em&gt;mixer&lt;/em&gt;&lt;/p&gt;
  &lt;ul&gt;
    &lt;li&gt;connect the different channels from audio or cv sources to the in jacks.&lt;/li&gt;
    &lt;li&gt;connect the out jack to something&lt;/li&gt;
    &lt;li&gt;turn the pots clockwise to adjust the volume.&lt;/li&gt;
  &lt;/ul&gt;

  &lt;p&gt;&lt;em&gt;attenuverter&lt;/em&gt;&lt;/p&gt;
  &lt;ul&gt;
    &lt;li&gt;connect all or a single channel.&lt;/li&gt;
    &lt;li&gt;when you turn the pot knob counter clockwise the signal is inverted.&lt;/li&gt;
  &lt;/ul&gt;

&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;h1 class=&quot;subtitle is-lowercase&quot; id=&quot;references&quot;&gt;references&lt;/h1&gt;

  &lt;ul&gt;
    &lt;li&gt;&lt;a href=&quot;http://www.ecircuitcenter.com/Circuits/opdif/opdif.htm&quot;&gt;Op Amp Differential Amplifier&lt;/a&gt; eCircuit  Center&lt;/li&gt;
    &lt;li&gt;&lt;a href=&quot;https://sound-au.com/pots.htm&quot;&gt;Beginners’ Guide to Potentiometers&lt;/a&gt;  Rod Elliott (ESP)&lt;/li&gt;
  &lt;/ul&gt;

&lt;/div&gt;</content><author><name>spielhuus</name></author><category term="module" /><category term="vca+mixer" /><summary type="html">audio and cv mixer that also can add offset or attenuvert a s</summary><media:thumbnail xmlns:media="http://search.yahoo.com/mrss/" url="https://spielhuus.github.io//elektrophon/assets/summe_files/summe-logo.jpg" /><media:content medium="image" url="https://spielhuus.github.io//elektrophon/assets/summe_files/summe-logo.jpg" xmlns:media="http://search.yahoo.com/mrss/" /></entry><entry><title type="html">cmos buffer</title><link href="https://spielhuus.github.io//elektrophon/article/2020/12/06/cmos_buffer.html" rel="alternate" type="text/html" title="cmos buffer" /><published>2020-12-06T00:00:00+00:00</published><updated>2020-12-06T00:00:00+00:00</updated><id>https://spielhuus.github.io//elektrophon/article/2020/12/06/cmos_buffer</id><content type="html" xml:base="https://spielhuus.github.io//elektrophon/article/2020/12/06/cmos_buffer.html">&lt;!-- 
    [1;32m2021-02-23 16:14:55,030[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - Element don't define a __pins__ attribute
    [1;32m2021-02-23 16:14:55,031[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - FixedPinElement don't define a __pins__ attribute
    [1;32m2021-02-23 16:14:55,032[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - SubCircuitElement don't define a __pins__ attribute
    [1;32m2021-02-23 16:14:55,034[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - Resistor don't define a __pins__ attribute
    [1;32m2021-02-23 16:14:55,036[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - SemiconductorResistor don't define a __pins__ attribute
    [1;32m2021-02-23 16:14:55,037[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - BehavioralResistor don't define a __pins__ attribute
    [1;32m2021-02-23 16:14:55,038[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - Capacitor don't define a __pins__ attribute
    [1;32m2021-02-23 16:14:55,039[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - SemiconductorCapacitor don't define a __pins__ attribute
    [1;32m2021-02-23 16:14:55,040[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - BehavioralCapacitor don't define a __pins__ attribute
    [1;32m2021-02-23 16:14:55,042[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - Inductor don't define a __pins__ attribute
    [1;32m2021-02-23 16:14:55,043[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - BehavioralInductor don't define a __pins__ attribute
    [1;32m2021-02-23 16:14:55,043[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - CoupledInductor don't define a __pins__ attribute
    [1;32m2021-02-23 16:14:55,044[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - VoltageControlledSwitch don't define a __pins__ attribute
    [1;32m2021-02-23 16:14:55,048[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - CurrentControlledSwitch don't define a __pins__ attribute
    [1;32m2021-02-23 16:14:55,048[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - VoltageSource don't define a __pins__ attribute
    [1;32m2021-02-23 16:14:55,051[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - CurrentSource don't define a __pins__ attribute
    [1;32m2021-02-23 16:14:55,054[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - VoltageControlledCurrentSource don't define a __pins__ attribute
    [1;32m2021-02-23 16:14:55,054[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - VoltageControlledVoltageSource don't define a __pins__ attribute
    [1;32m2021-02-23 16:14:55,055[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - CurrentControlledCurrentSource don't define a __pins__ attribute
    [1;32m2021-02-23 16:14:55,056[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - CurrentControlledVoltageSource don't define a __pins__ attribute
    [1;32m2021-02-23 16:14:55,057[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - BehavioralSource don't define a __pins__ attribute
    [1;32m2021-02-23 16:14:55,058[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - NonLinearVoltageSource don't define a __pins__ attribute
    [1;32m2021-02-23 16:14:55,061[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - NonLinearCurrentSource don't define a __pins__ attribute
    [1;32m2021-02-23 16:14:55,062[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - JunctionFieldEffectTransistor don't define a __pins__ attribute
    [1;32m2021-02-23 16:14:55,063[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - Mesfet don't define a __pins__ attribute
    [1;32m2021-02-23 16:14:55,063[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - LosslessTransmissionLine don't define a __pins__ attribute
    [1;32m2021-02-23 16:14:55,064[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - LossyTransmission don't define a __pins__ attribute
    [1;32m2021-02-23 16:14:55,065[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - CoupledMulticonductorLine don't define a __pins__ attribute
    [1;32m2021-02-23 16:14:55,071[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - SingleLossyTransmissionLine don't define a __pins__ attribute
    [1;32m2021-02-23 16:14:55,072[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - XSpiceElement don't define a __pins__ attribute
    [1;32m2021-02-23 16:14:55,072[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - GSSElement don't define a __pins__ attribute
    [1;32m2021-02-23 16:14:55,075[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - SinusoidalVoltageSource don't define a __pins__ attribute
    [1;32m2021-02-23 16:14:55,075[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - SinusoidalCurrentSource don't define a __pins__ attribute
    [1;32m2021-02-23 16:14:55,076[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - AcLine don't define a __pins__ attribute
    [1;32m2021-02-23 16:14:55,076[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - PulseVoltageSource don't define a __pins__ attribute
    [1;32m2021-02-23 16:14:55,077[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - PulseCurrentSource don't define a __pins__ attribute
    [1;32m2021-02-23 16:14:55,078[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - ExponentialVoltageSource don't define a __pins__ attribute
    [1;32m2021-02-23 16:14:55,078[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - ExponentialCurrentSource don't define a __pins__ attribute
    [1;32m2021-02-23 16:14:55,079[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - PieceWiseLinearVoltageSource don't define a __pins__ attribute
    [1;32m2021-02-23 16:14:55,079[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - PieceWiseLinearCurrentSource don't define a __pins__ attribute
    [1;32m2021-02-23 16:14:55,080[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - SingleFrequencyFMVoltageSource don't define a __pins__ attribute
    [1;32m2021-02-23 16:14:55,085[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - SingleFrequencyFMCurrentSource don't define a __pins__ attribute
    [1;32m2021-02-23 16:14:55,086[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - AmplitudeModulatedVoltageSource don't define a __pins__ attribute
    [1;32m2021-02-23 16:14:55,086[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - AmplitudeModulatedCurrentSource don't define a __pins__ attribute
    [1;32m2021-02-23 16:14:55,087[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - RandomVoltageSource don't define a __pins__ attribute
    [1;32m2021-02-23 16:14:55,088[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - RandomCurrentSource don't define a __pins__ attribute
    [1;32m2021-02-23 16:14:55,112[0m - [1;34mPySpice.Spice.Library.Library.__init__[0m - [1;31mDEBUG[0m - Parse /github/workspace/lib/spice/opamp/ad633.lib
    [1;32m2021-02-23 16:14:55,115[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FSY 8 5 POLY(2) VZC1 VZC2 (2.8286E-3,1,1) 
    [1;32m2021-02-23 16:14:55,115[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FSY 8 5 POLY(2) VZC1 VZC2 (2.8286E-3,1,1) 
    [1;32m2021-02-23 16:14:55,116[0m - [1;34mPySpice.Spice.Library.Library.__init__[0m - [1;31mDEBUG[0m - Parse /github/workspace/lib/spice/opamp/LM324.lib
    [1;32m2021-02-23 16:14:55,118[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 15.91E6 -20E6 20E6 20E6 -20E6
    [1;32m2021-02-23 16:14:55,118[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 15.91E6 -20E6 20E6 20E6 -20E6
    [1;32m2021-02-23 16:14:55,119[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 15.91E6 -20E6 20E6 20E6 -20E6
    [1;32m2021-02-23 16:14:55,119[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 15.91E6 -20E6 20E6 20E6 -20E6
    [1;32m2021-02-23 16:14:55,120[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 15.91E6 -20E6 20E6 20E6 -20E6
    [1;32m2021-02-23 16:14:55,121[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 15.91E6 -20E6 20E6 20E6 -20E6
    [1;32m2021-02-23 16:14:55,121[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 15.91E6 -20E6 20E6 20E6 -20E6
    [1;32m2021-02-23 16:14:55,122[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 15.91E6 -20E6 20E6 20E6 -20E6
    [1;32m2021-02-23 16:14:55,122[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 15.91E6 -20E6 20E6 20E6 -20E6
    [1;32m2021-02-23 16:14:55,129[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 15.91E6 -20E6 20E6 20E6 -20E6
    [1;32m2021-02-23 16:14:55,130[0m - [1;34mPySpice.Spice.Library.Library.__init__[0m - [1;31mDEBUG[0m - Parse /github/workspace/lib/spice/opamp/LM13700.MOD
    [1;32m2021-02-23 16:14:55,131[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - F1  4  3  POLY(1)   V6 1E-10 5.129E-2 -1.189E4 1.123E9 
    [1;32m2021-02-23 16:14:55,132[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - F1  4  3  POLY(1)   V6 1E-10 5.129E-2 -1.189E4 1.123E9 
    [1;32m2021-02-23 16:14:55,132[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - F1  4  3  POLY(1)   V6 1E-10 5.129E-2 -1.189E4 1.123E9 
    [1;32m2021-02-23 16:14:55,133[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - F1  4  3  POLY(1)   V6 1E-10 5.129E-2 -1.189E4 1.123E9 
    [1;32m2021-02-23 16:14:55,134[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - F5  5  0  POLY(2)   V3 V7 0 0 0 0 1                  
    [1;32m2021-02-23 16:14:55,134[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - F5  5  0  POLY(2)   V3 V7 0 0 0 0 1                  
    [1;32m2021-02-23 16:14:55,135[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - F5  5  0  POLY(2)   V3 V7 0 0 0 0 1                  
    [1;32m2021-02-23 16:14:55,136[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - F5  5  0  POLY(2)   V3 V7 0 0 0 0 1                  
    [1;32m2021-02-23 16:14:55,136[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - F5  5  0  POLY(2)   V3 V7 0 0 0 0 1                  
    [1;32m2021-02-23 16:14:55,137[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - F5  5  0  POLY(2)   V3 V7 0 0 0 0 1                  
    [1;32m2021-02-23 16:14:55,138[0m - [1;34mPySpice.Spice.Library.Library.__init__[0m - [1;31mDEBUG[0m - Parse /github/workspace/lib/spice/opamp/OPA2134-dual.lib
    [1;32m2021-02-23 16:14:55,142[0m - [1;34mPySpice.Spice.Library.Library.__init__[0m - [1;31mDEBUG[0m - Parse /github/workspace/lib/spice/opamp/TL072-dual.lib
    [1;32m2021-02-23 16:14:55,142[0m - [1;34mPySpice.Spice.Library.Library.__init__[0m - [1;31mDEBUG[0m - Parse /github/workspace/lib/spice/opamp/LT1014x_30V.LIB
    [1;32m2021-02-23 16:14:55,144[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 3.865E9 -4E9 4E9 4E9 -4E9
    [1;32m2021-02-23 16:14:55,145[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 3.865E9 -4E9 4E9 4E9 -4E9
    [1;32m2021-02-23 16:14:55,145[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 3.865E9 -4E9 4E9 4E9 -4E9
    [1;32m2021-02-23 16:14:55,146[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 3.865E9 -4E9 4E9 4E9 -4E9
    [1;32m2021-02-23 16:14:55,147[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 3.865E9 -4E9 4E9 4E9 -4E9
    [1;32m2021-02-23 16:14:55,147[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 3.865E9 -4E9 4E9 4E9 -4E9
    [1;32m2021-02-23 16:14:55,148[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 3.865E9 -4E9 4E9 4E9 -4E9
    [1;32m2021-02-23 16:14:55,149[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 3.865E9 -4E9 4E9 4E9 -4E9
    [1;32m2021-02-23 16:14:55,149[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 3.865E9 -4E9 4E9 4E9 -4E9
    [1;32m2021-02-23 16:14:55,150[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 3.865E9 -4E9 4E9 4E9 -4E9
    [1;32m2021-02-23 16:14:55,150[0m - [1;34mPySpice.Spice.Library.Library.__init__[0m - [1;31mDEBUG[0m - Parse /github/workspace/lib/spice/opamp/TL072.lib
    [1;32m2021-02-23 16:14:55,153[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 4.715E6 -5E6 5E6 5E6 -5E6
    [1;32m2021-02-23 16:14:55,154[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 4.715E6 -5E6 5E6 5E6 -5E6
    [1;32m2021-02-23 16:14:55,154[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 4.715E6 -5E6 5E6 5E6 -5E6
    [1;32m2021-02-23 16:14:55,155[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 4.715E6 -5E6 5E6 5E6 -5E6
    [1;32m2021-02-23 16:14:55,155[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 4.715E6 -5E6 5E6 5E6 -5E6
    [1;32m2021-02-23 16:14:55,156[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 4.715E6 -5E6 5E6 5E6 -5E6
    [1;32m2021-02-23 16:14:55,156[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 4.715E6 -5E6 5E6 5E6 -5E6
    [1;32m2021-02-23 16:14:55,157[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 4.715E6 -5E6 5E6 5E6 -5E6
    [1;32m2021-02-23 16:14:55,158[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 4.715E6 -5E6 5E6 5E6 -5E6
    [1;32m2021-02-23 16:14:55,158[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 4.715E6 -5E6 5E6 5E6 -5E6
    [1;32m2021-02-23 16:14:55,159[0m - [1;34mPySpice.Spice.Library.Library.__init__[0m - [1;31mDEBUG[0m - Parse /github/workspace/lib/spice/opamp/LM13700d.MOD
    [1;32m2021-02-23 16:14:55,162[0m - [1;34mPySpice.Spice.Library.Library.__init__[0m - [1;31mDEBUG[0m - Parse /github/workspace/lib/spice/opamp/LM324c.lib
    [1;32m2021-02-23 16:14:55,163[0m - [1;34mPySpice.Spice.Library.Library.__init__[0m - [1;31mDEBUG[0m - Parse /github/workspace/lib/spice/opamp/CA3080.lib
    [1;32m2021-02-23 16:14:55,164[0m - [1;34mPySpice.Spice.Library.Library.__init__[0m - [1;31mDEBUG[0m - Parse /github/workspace/lib/spice/opamp/OPA2134.LIB
    [1;32m2021-02-23 16:14:55,165[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 248.0E6 -250E6 250E6 250E6 -250E6
    [1;32m2021-02-23 16:14:55,166[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 248.0E6 -250E6 250E6 250E6 -250E6
    [1;32m2021-02-23 16:14:55,166[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 248.0E6 -250E6 250E6 250E6 -250E6
    [1;32m2021-02-23 16:14:55,167[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 248.0E6 -250E6 250E6 250E6 -250E6
    [1;32m2021-02-23 16:14:55,167[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 248.0E6 -250E6 250E6 250E6 -250E6
    [1;32m2021-02-23 16:14:55,168[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 248.0E6 -250E6 250E6 250E6 -250E6
    [1;32m2021-02-23 16:14:55,168[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 248.0E6 -250E6 250E6 250E6 -250E6
    [1;32m2021-02-23 16:14:55,169[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 248.0E6 -250E6 250E6 250E6 -250E6
    [1;32m2021-02-23 16:14:55,170[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 248.0E6 -250E6 250E6 250E6 -250E6
    [1;32m2021-02-23 16:14:55,170[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 248.0E6 -250E6 250E6 250E6 -250E6
    [1;32m2021-02-23 16:14:55,173[0m - [1;34mPySpice.Spice.Library.Library.__init__[0m - [1;31mDEBUG[0m - Parse /github/workspace/lib/spice/cmos/4069ub.lib
    [1;32m2021-02-23 16:14:55,174[0m - [1;34mPySpice.Spice.Library.Library.__init__[0m - [1;31mDEBUG[0m - Parse /github/workspace/lib/spice/cmos/CD4069UB-hex.lib
    [1;32m2021-02-23 16:14:55,176[0m - [1;34mPySpice.Spice.Library.Library.__init__[0m - [1;31mDEBUG[0m - Parse /github/workspace/lib/spice/transistor/bc5x7.lib
    [1;32m2021-02-23 16:14:55,177[0m - [1;34mPySpice.Spice.Library.Library.__init__[0m - [1;31mDEBUG[0m - Parse /github/workspace/lib/spice/transistor/2N3906.LIB
    [1;32m2021-02-23 16:14:55,178[0m - [1;34mPySpice.Spice.Library.Library.__init__[0m - [1;31mDEBUG[0m - Parse /github/workspace/lib/spice/transistor/BCV62C.lib
    [1;32m2021-02-23 16:14:55,179[0m - [1;34mPySpice.Spice.Library.Library.__init__[0m - [1;31mDEBUG[0m - Parse /github/workspace/lib/spice/transistor/BC547.mod
    [1;32m2021-02-23 16:14:55,180[0m - [1;34mPySpice.Spice.Library.Library.__init__[0m - [1;31mDEBUG[0m - Parse /github/workspace/lib/spice/diode/led.lib
    [1;32m2021-02-23 16:14:55,181[0m - [1;34mPySpice.Spice.Library.Library.__init__[0m - [1;31mDEBUG[0m - Parse /github/workspace/lib/spice/diode/1N4148.mod

--&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;p&gt;the CD4069UB device consist of six CMOS inverter circuits. these devices are intended for all generalpurpose inverter applications where the mediumpower TTL-drive and logic-level-conversion. this device is not ideal for linear amplification, but can be used as such and will add a lot of soft-clipping. soft-clipping is expected from a valve. this makes this device special for musical usage and can be found in guitar distortion pedals [&lt;a href=&quot;http://www.runoffgroove.com/ubescreamer.html&quot;&gt;2&lt;/a&gt;] or the wasp filter [&lt;a href=&quot;https://www.schmitzbits.de/wasp.html&quot;&gt;3&lt;/a&gt;]. in this article series i want to investigate this device and find out if new modules can be built with it.&lt;/p&gt;
&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;p&gt;&lt;strong&gt;the chip should be powered by +5V/GND. With higher voltage the heat dissipation will be to big and the chip will be damaged.&lt;/strong&gt;&lt;/p&gt;
&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;h1 class=&quot;subtitle is-lowercase&quot; id=&quot;voltage-follower&quot;&gt;voltage follower&lt;/h1&gt;

  &lt;p&gt;the simplest circuit to begin with is a voltage follower or buffer. the buffer confifuration looks similar to the opamp buffer. but there are some differences. the first important difference is that the feedback will also do the biasing of the input signal. when an ac signal is applied to the buffer the output will be a dc signal, as long as the chip is able to provide the needed biasing feedback. the gain can be calculated similar to the opamp configuration. but there will be less gain as we would excpect from the calculation.&lt;/p&gt;
&lt;/div&gt;

&lt;!-- execute result --&gt;

&lt;div class=&quot;section&quot;&gt;
  &lt;div class=&quot;container has-text-centered my-2&quot;&gt;

    &lt;p&gt;&lt;img src=&quot;/elektrophon/assets/cmos_buffer_files/cmos_buffer_4_0.svg&quot; alt=&quot;svg&quot; /&gt;&lt;/p&gt;

  &lt;/div&gt;
&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;p&gt;This is the first setup with the 4069 as voltage follower. C1 and C3 are the dc blocking capacitors. When we choose R1 and R2 as 100kOhm we would excpect a gain of one.&lt;/p&gt;
&lt;/div&gt;

&lt;!-- 
    [1;32m2021-02-23 16:14:55,835[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.new_instance[0m - [1;31mDEBUG[0m - New instance for id 0
    [1;32m2021-02-23 16:14:55,836[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared._load_library[0m - [1;31mDEBUG[0m - Set locale LC_NUMERIC to C
    [1;32m2021-02-23 16:14:55,865[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared._load_library[0m - [1;31mDEBUG[0m - Load library libngspice.so
    [1;32m2021-02-23 16:14:55,884[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout ******'
    [1;32m2021-02-23 16:14:55,885[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout ** ngspice-32 shared library'
    [1;32m2021-02-23 16:14:55,885[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout ** Creation Date: Tue Jun  9 21:35:26 UTC 2020'
    [1;32m2021-02-23 16:14:55,887[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout ******'
    [1;32m2021-02-23 16:14:55,890[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.exec_command[0m - [1;31mDEBUG[0m - Execute command: version -f
    [1;32m2021-02-23 16:14:55,893[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout ******'
    [1;32m2021-02-23 16:14:55,893[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout ** ngspice-32 : Circuit level simulation program'
    [1;32m2021-02-23 16:14:55,895[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout ** The U. C. Berkeley CAD Group'
    [1;32m2021-02-23 16:14:55,896[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout ** Copyright 1985-1994, Regents of the University of California.'
    [1;32m2021-02-23 16:14:55,897[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout ** Copyright 2001-2020, The ngspice team.'
    [1;32m2021-02-23 16:14:55,898[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout ** Please get your ngspice manual from http://ngspice.sourceforge.net/docs.html'
    [1;32m2021-02-23 16:14:55,898[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout ** Please file your bug-reports at http://ngspice.sourceforge.net/bugrep.html'
    [1;32m2021-02-23 16:14:55,899[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout ** Creation Date: Tue Jun  9 21:35:26 UTC 2020'
    [1;32m2021-02-23 16:14:55,900[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout **'
    [1;32m2021-02-23 16:14:55,900[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout ** CIDER 1.b1 (CODECS simulator) included'
    [1;32m2021-02-23 16:14:55,901[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout ** XSPICE extensions included'
    [1;32m2021-02-23 16:14:55,902[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b&quot;stdout ** Relevant compilation options (refer to user's manual):&quot;
    [1;32m2021-02-23 16:14:55,903[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout ** OpenMP multithreading for BSIM3, BSIM4 enabled'
    [1;32m2021-02-23 16:14:55,903[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout ** X11 interface not compiled into ngspice'
    [1;32m2021-02-23 16:14:55,904[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout **'
    [1;32m2021-02-23 16:14:55,905[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout ******'
    [1;32m2021-02-23 16:14:55,906[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared._get_version[0m - [1;31mDEBUG[0m - Ngspice version 32 with extensions: CIDER, XSPICE
    [1;32m2021-02-23 16:14:55,906[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.exec_command[0m - [1;31mDEBUG[0m - Execute command: set nomoremode
    [1;32m2021-02-23 16:14:55,910[0m - [1;34mPySpice.Spice.NgSpice.Simulation.NgSpiceSharedCircuitSimulator._run[0m - [1;31mDEBUG[0m - desk
    .title cmos buffer
    .include /github/workspace/lib/spice/cmos/4069ub.lib
    V1 +5V 0 DC 5
    V2 IN 0 DC 5 AC 2.5V SIN(0 2.5V 1k)
    X1 gate_in gate_out +5V 0 4069UB
    R2 gate_out gate_in 100kOhm
    C1 gate_in R1out 47nF
    R1 R1out IN 100kOhm
    C2 gate_out OUT 1uF
    Rload OUT 0 100kOhm
    .options TEMP = 25C
    .options TNOM = 25C
    .ic 
    .ac dec 10 1Hz 100Hz
    .end
    
    [1;32m2021-02-23 16:14:55,910[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.exec_command[0m - [1;31mDEBUG[0m - Execute command: destroy all
    [1;32m2021-02-23 16:14:55,912[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.load_circuit[0m - [1;31mDEBUG[0m - ngSpice_Circ
    .title cmos buffer
    .include /github/workspace/lib/spice/cmos/4069ub.lib
    V1 +5V 0 DC 5
    V2 IN 0 DC 5 AC 2.5V SIN(0 2.5V 1k)
    X1 gate_in gate_out +5V 0 4069UB
    R2 gate_out gate_in 100kOhm
    C1 gate_in R1out 47nF
    R1 R1out IN 100kOhm
    C2 gate_out OUT 1uF
    Rload OUT 0 100kOhm
    .options TEMP = 25C
    .options TNOM = 25C
    .ic 
    .ac dec 10 1Hz 100Hz
    .end
    
    [1;32m2021-02-23 16:14:55,917[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout Circuit: cmos buffer'
    [1;32m2021-02-23 16:14:55,924[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.exec_command[0m - [1;31mDEBUG[0m - Execute command: run
    [1;32m2021-02-23 16:14:55,924[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout Doing analysis at TEMP = 25.000000 and TNOM = 25.000000'
    [1;32m2021-02-23 16:14:55,926[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b' Reference value :  1.00000e+00\r'
    [1;32m2021-02-23 16:14:55,927[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout No. of Data Rows : 21'
    [1;32m2021-02-23 16:14:55,928[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.run[0m - [1;31mDEBUG[0m - Simulation is done
    [1;32m2021-02-23 16:14:55,928[0m - [1;34mPySpice.Spice.NgSpice.Simulation.NgSpiceSharedCircuitSimulator._run[0m - [1;31mDEBUG[0m - ['ac1', 'const']
    [1;32m2021-02-23 16:14:55,930[0m - [1;34mPySpice.Spice.NgSpice.Simulation.NgSpiceSharedCircuitSimulator._run[0m - [1;31mDEBUG[0m - desk
    .title cmos buffer
    .include /github/workspace/lib/spice/cmos/4069ub.lib
    V1 +5V 0 DC 5
    V2 IN 0 DC 5 AC 2.5V SIN(0 2.5V 1k)
    X1 gate_in gate_out +5V 0 4069UB
    R2 gate_out gate_in 100kOhm
    C1 gate_in R1out 47nF
    R1 R1out IN 100kOhm
    C2 gate_out OUT 1uF
    Rload OUT 0 100kOhm
    .options TEMP = 25C
    .options TNOM = 25C
    .ic 
    .tran 1us 1ms 0ms
    .end
    
    [1;32m2021-02-23 16:14:55,931[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.exec_command[0m - [1;31mDEBUG[0m - Execute command: destroy all
    [1;32m2021-02-23 16:14:55,932[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.load_circuit[0m - [1;31mDEBUG[0m - ngSpice_Circ
    .title cmos buffer
    .include /github/workspace/lib/spice/cmos/4069ub.lib
    V1 +5V 0 DC 5
    V2 IN 0 DC 5 AC 2.5V SIN(0 2.5V 1k)
    X1 gate_in gate_out +5V 0 4069UB
    R2 gate_out gate_in 100kOhm
    C1 gate_in R1out 47nF
    R1 R1out IN 100kOhm
    C2 gate_out OUT 1uF
    Rload OUT 0 100kOhm
    .options TEMP = 25C
    .options TNOM = 25C
    .ic 
    .tran 1us 1ms 0ms
    .end
    
    [1;32m2021-02-23 16:14:55,933[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout Circuit: cmos buffer'
    [1;32m2021-02-23 16:14:55,934[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.exec_command[0m - [1;31mDEBUG[0m - Execute command: run
    [1;32m2021-02-23 16:14:55,935[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout Doing analysis at TEMP = 25.000000 and TNOM = 25.000000'
    [1;32m2021-02-23 16:14:55,936[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout Initial Transient Solution'
    [1;32m2021-02-23 16:14:55,936[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout --------------------------'
    [1;32m2021-02-23 16:14:55,937[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout Node                                   Voltage'
    [1;32m2021-02-23 16:14:55,938[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout ----                                   -------'
    [1;32m2021-02-23 16:14:55,938[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout +5v                                          5'
    [1;32m2021-02-23 16:14:55,939[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout in                                           0'
    [1;32m2021-02-23 16:14:55,941[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout gate_out                               2.10156'
    [1;32m2021-02-23 16:14:55,941[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout gate_in                                2.10156'
    [1;32m2021-02-23 16:14:55,942[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout r1out                                        0'
    [1;32m2021-02-23 16:14:55,942[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout out                                          0'
    [1;32m2021-02-23 16:14:55,943[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout v2#branch                                    0'
    [1;32m2021-02-23 16:14:55,943[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout v1#branch                         -2.92963e-12'
    [1;32m2021-02-23 16:14:55,959[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout No. of Data Rows : 1008'
    [1;32m2021-02-23 16:14:55,959[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.run[0m - [1;31mDEBUG[0m - Simulation is done
    [1;32m2021-02-23 16:14:55,960[0m - [1;34mPySpice.Spice.NgSpice.Simulation.NgSpiceSharedCircuitSimulator._run[0m - [1;31mDEBUG[0m - ['tran1', 'const']
    [1;32m2021-02-23 16:14:55,962[0m - [1;34mPySpice.Spice.NgSpice.Simulation.NgSpiceSharedCircuitSimulator._run[0m - [1;31mDEBUG[0m - desk
    .title cmos buffer
    .include /github/workspace/lib/spice/cmos/4069ub.lib
    V1 +5V 0 DC 5
    V2 IN 0 DC 5 AC 2.5V SIN(0 2.5V 1k)
    X1 gate_in gate_out +5V 0 4069UB
    R2 gate_out gate_in 125kOhm
    C1 gate_in R1out 47nF
    R1 R1out IN 100kOhm
    C2 gate_out OUT 1uF
    Rload OUT 0 100kOhm
    .options TEMP = 25C
    .options TNOM = 25C
    .ic 
    .ac dec 10 1Hz 100Hz
    .end
    
    [1;32m2021-02-23 16:14:55,962[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.exec_command[0m - [1;31mDEBUG[0m - Execute command: destroy all
    [1;32m2021-02-23 16:14:55,964[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.load_circuit[0m - [1;31mDEBUG[0m - ngSpice_Circ
    .title cmos buffer
    .include /github/workspace/lib/spice/cmos/4069ub.lib
    V1 +5V 0 DC 5
    V2 IN 0 DC 5 AC 2.5V SIN(0 2.5V 1k)
    X1 gate_in gate_out +5V 0 4069UB
    R2 gate_out gate_in 125kOhm
    C1 gate_in R1out 47nF
    R1 R1out IN 100kOhm
    C2 gate_out OUT 1uF
    Rload OUT 0 100kOhm
    .options TEMP = 25C
    .options TNOM = 25C
    .ic 
    .ac dec 10 1Hz 100Hz
    .end
    
    [1;32m2021-02-23 16:14:55,964[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout Circuit: cmos buffer'
    [1;32m2021-02-23 16:14:55,965[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.exec_command[0m - [1;31mDEBUG[0m - Execute command: run
    [1;32m2021-02-23 16:14:55,966[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout Doing analysis at TEMP = 25.000000 and TNOM = 25.000000'
    [1;32m2021-02-23 16:14:55,967[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout No. of Data Rows : 21'
    [1;32m2021-02-23 16:14:55,968[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.run[0m - [1;31mDEBUG[0m - Simulation is done
    [1;32m2021-02-23 16:14:55,968[0m - [1;34mPySpice.Spice.NgSpice.Simulation.NgSpiceSharedCircuitSimulator._run[0m - [1;31mDEBUG[0m - ['ac1', 'const']
    [1;32m2021-02-23 16:14:55,971[0m - [1;34mPySpice.Spice.NgSpice.Simulation.NgSpiceSharedCircuitSimulator._run[0m - [1;31mDEBUG[0m - desk
    .title cmos buffer
    .include /github/workspace/lib/spice/cmos/4069ub.lib
    V1 +5V 0 DC 5
    V2 IN 0 DC 5 AC 2.5V SIN(0 2.5V 1k)
    X1 gate_in gate_out +5V 0 4069UB
    R2 gate_out gate_in 125kOhm
    C1 gate_in R1out 47nF
    R1 R1out IN 100kOhm
    C2 gate_out OUT 1uF
    Rload OUT 0 100kOhm
    .options TEMP = 25C
    .options TNOM = 25C
    .ic 
    .tran 1us 1ms 0ms
    .end
    
    [1;32m2021-02-23 16:14:55,972[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.exec_command[0m - [1;31mDEBUG[0m - Execute command: destroy all
    [1;32m2021-02-23 16:14:55,973[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.load_circuit[0m - [1;31mDEBUG[0m - ngSpice_Circ
    .title cmos buffer
    .include /github/workspace/lib/spice/cmos/4069ub.lib
    V1 +5V 0 DC 5
    V2 IN 0 DC 5 AC 2.5V SIN(0 2.5V 1k)
    X1 gate_in gate_out +5V 0 4069UB
    R2 gate_out gate_in 125kOhm
    C1 gate_in R1out 47nF
    R1 R1out IN 100kOhm
    C2 gate_out OUT 1uF
    Rload OUT 0 100kOhm
    .options TEMP = 25C
    .options TNOM = 25C
    .ic 
    .tran 1us 1ms 0ms
    .end
    
    [1;32m2021-02-23 16:14:55,978[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout Circuit: cmos buffer'
    [1;32m2021-02-23 16:14:55,978[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.exec_command[0m - [1;31mDEBUG[0m - Execute command: run
    [1;32m2021-02-23 16:14:55,979[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout Doing analysis at TEMP = 25.000000 and TNOM = 25.000000'
    [1;32m2021-02-23 16:14:55,980[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout Initial Transient Solution'
    [1;32m2021-02-23 16:14:55,981[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout --------------------------'
    [1;32m2021-02-23 16:14:55,981[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout Node                                   Voltage'
    [1;32m2021-02-23 16:14:55,982[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout ----                                   -------'
    [1;32m2021-02-23 16:14:55,982[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout +5v                                          5'
    [1;32m2021-02-23 16:14:55,983[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout in                                           0'
    [1;32m2021-02-23 16:14:55,983[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout gate_out                               2.10156'
    [1;32m2021-02-23 16:14:55,984[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout gate_in                                2.10156'
    [1;32m2021-02-23 16:14:55,984[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout r1out                                        0'
    [1;32m2021-02-23 16:14:55,984[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout out                                          0'
    [1;32m2021-02-23 16:14:55,985[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout v2#branch                                    0'
    [1;32m2021-02-23 16:14:55,986[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout v1#branch                         -2.92963e-12'
    [1;32m2021-02-23 16:14:56,005[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout No. of Data Rows : 1008'
    [1;32m2021-02-23 16:14:56,006[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.run[0m - [1;31mDEBUG[0m - Simulation is done
    [1;32m2021-02-23 16:14:56,007[0m - [1;34mPySpice.Spice.NgSpice.Simulation.NgSpiceSharedCircuitSimulator._run[0m - [1;31mDEBUG[0m - ['tran1', 'const']
    [1;32m2021-02-23 16:14:56,009[0m - [1;34mPySpice.Spice.NgSpice.Simulation.NgSpiceSharedCircuitSimulator._run[0m - [1;31mDEBUG[0m - desk
    .title cmos buffer
    .include /github/workspace/lib/spice/cmos/4069ub.lib
    V1 +5V 0 DC 5
    V2 IN 0 DC 5 AC 2.5V SIN(0 2.5V 1k)
    X1 gate_in gate_out +5V 0 4069UB
    R2 gate_out gate_in 150kOhm
    C1 gate_in R1out 47nF
    R1 R1out IN 100kOhm
    C2 gate_out OUT 1uF
    Rload OUT 0 100kOhm
    .options TEMP = 25C
    .options TNOM = 25C
    .ic 
    .ac dec 10 1Hz 100Hz
    .end
    
    [1;32m2021-02-23 16:14:56,010[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.exec_command[0m - [1;31mDEBUG[0m - Execute command: destroy all
    [1;32m2021-02-23 16:14:56,012[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.load_circuit[0m - [1;31mDEBUG[0m - ngSpice_Circ
    .title cmos buffer
    .include /github/workspace/lib/spice/cmos/4069ub.lib
    V1 +5V 0 DC 5
    V2 IN 0 DC 5 AC 2.5V SIN(0 2.5V 1k)
    X1 gate_in gate_out +5V 0 4069UB
    R2 gate_out gate_in 150kOhm
    C1 gate_in R1out 47nF
    R1 R1out IN 100kOhm
    C2 gate_out OUT 1uF
    Rload OUT 0 100kOhm
    .options TEMP = 25C
    .options TNOM = 25C
    .ic 
    .ac dec 10 1Hz 100Hz
    .end
    
    [1;32m2021-02-23 16:14:56,013[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout Circuit: cmos buffer'
    [1;32m2021-02-23 16:14:56,014[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.exec_command[0m - [1;31mDEBUG[0m - Execute command: run
    [1;32m2021-02-23 16:14:56,014[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout Doing analysis at TEMP = 25.000000 and TNOM = 25.000000'
    [1;32m2021-02-23 16:14:56,016[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout No. of Data Rows : 21'
    [1;32m2021-02-23 16:14:56,016[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.run[0m - [1;31mDEBUG[0m - Simulation is done
    [1;32m2021-02-23 16:14:56,017[0m - [1;34mPySpice.Spice.NgSpice.Simulation.NgSpiceSharedCircuitSimulator._run[0m - [1;31mDEBUG[0m - ['ac1', 'const']
    [1;32m2021-02-23 16:14:56,019[0m - [1;34mPySpice.Spice.NgSpice.Simulation.NgSpiceSharedCircuitSimulator._run[0m - [1;31mDEBUG[0m - desk
    .title cmos buffer
    .include /github/workspace/lib/spice/cmos/4069ub.lib
    V1 +5V 0 DC 5
    V2 IN 0 DC 5 AC 2.5V SIN(0 2.5V 1k)
    X1 gate_in gate_out +5V 0 4069UB
    R2 gate_out gate_in 150kOhm
    C1 gate_in R1out 47nF
    R1 R1out IN 100kOhm
    C2 gate_out OUT 1uF
    Rload OUT 0 100kOhm
    .options TEMP = 25C
    .options TNOM = 25C
    .ic 
    .tran 1us 1ms 0ms
    .end
    
    [1;32m2021-02-23 16:14:56,019[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.exec_command[0m - [1;31mDEBUG[0m - Execute command: destroy all
    [1;32m2021-02-23 16:14:56,020[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.load_circuit[0m - [1;31mDEBUG[0m - ngSpice_Circ
    .title cmos buffer
    .include /github/workspace/lib/spice/cmos/4069ub.lib
    V1 +5V 0 DC 5
    V2 IN 0 DC 5 AC 2.5V SIN(0 2.5V 1k)
    X1 gate_in gate_out +5V 0 4069UB
    R2 gate_out gate_in 150kOhm
    C1 gate_in R1out 47nF
    R1 R1out IN 100kOhm
    C2 gate_out OUT 1uF
    Rload OUT 0 100kOhm
    .options TEMP = 25C
    .options TNOM = 25C
    .ic 
    .tran 1us 1ms 0ms
    .end
    
    [1;32m2021-02-23 16:14:56,021[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout Circuit: cmos buffer'
    [1;32m2021-02-23 16:14:56,022[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.exec_command[0m - [1;31mDEBUG[0m - Execute command: run
    [1;32m2021-02-23 16:14:56,023[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout Doing analysis at TEMP = 25.000000 and TNOM = 25.000000'
    [1;32m2021-02-23 16:14:56,024[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout Initial Transient Solution'
    [1;32m2021-02-23 16:14:56,024[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout --------------------------'
    [1;32m2021-02-23 16:14:56,025[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout Node                                   Voltage'
    [1;32m2021-02-23 16:14:56,025[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout ----                                   -------'
    [1;32m2021-02-23 16:14:56,026[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout +5v                                          5'
    [1;32m2021-02-23 16:14:56,026[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout in                                           0'
    [1;32m2021-02-23 16:14:56,027[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout gate_out                               2.10156'
    [1;32m2021-02-23 16:14:56,027[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout gate_in                                2.10156'
    [1;32m2021-02-23 16:14:56,028[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout r1out                                        0'
    [1;32m2021-02-23 16:14:56,028[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout out                                          0'
    [1;32m2021-02-23 16:14:56,029[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout v2#branch                                    0'
    [1;32m2021-02-23 16:14:56,029[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout v1#branch                         -2.92963e-12'
    [1;32m2021-02-23 16:14:56,045[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout No. of Data Rows : 1008'
    [1;32m2021-02-23 16:14:56,046[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.run[0m - [1;31mDEBUG[0m - Simulation is done
    [1;32m2021-02-23 16:14:56,046[0m - [1;34mPySpice.Spice.NgSpice.Simulation.NgSpiceSharedCircuitSimulator._run[0m - [1;31mDEBUG[0m - ['tran1', 'const']
    [1;32m2021-02-23 16:14:56,048[0m - [1;34mPySpice.Spice.NgSpice.Simulation.NgSpiceSharedCircuitSimulator._run[0m - [1;31mDEBUG[0m - desk
    .title cmos buffer
    .include /github/workspace/lib/spice/cmos/4069ub.lib
    V1 +5V 0 DC 5
    V2 IN 0 DC 5 AC 2.5V SIN(0 2.5V 1k)
    X1 gate_in gate_out +5V 0 4069UB
    R2 gate_out gate_in 175kOhm
    C1 gate_in R1out 47nF
    R1 R1out IN 100kOhm
    C2 gate_out OUT 1uF
    Rload OUT 0 100kOhm
    .options TEMP = 25C
    .options TNOM = 25C
    .ic 
    .ac dec 10 1Hz 100Hz
    .end
    
    [1;32m2021-02-23 16:14:56,050[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.exec_command[0m - [1;31mDEBUG[0m - Execute command: destroy all
    [1;32m2021-02-23 16:14:56,051[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.load_circuit[0m - [1;31mDEBUG[0m - ngSpice_Circ
    .title cmos buffer
    .include /github/workspace/lib/spice/cmos/4069ub.lib
    V1 +5V 0 DC 5
    V2 IN 0 DC 5 AC 2.5V SIN(0 2.5V 1k)
    X1 gate_in gate_out +5V 0 4069UB
    R2 gate_out gate_in 175kOhm
    C1 gate_in R1out 47nF
    R1 R1out IN 100kOhm
    C2 gate_out OUT 1uF
    Rload OUT 0 100kOhm
    .options TEMP = 25C
    .options TNOM = 25C
    .ic 
    .ac dec 10 1Hz 100Hz
    .end
    
    [1;32m2021-02-23 16:14:56,052[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout Circuit: cmos buffer'
    [1;32m2021-02-23 16:14:56,053[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.exec_command[0m - [1;31mDEBUG[0m - Execute command: run
    [1;32m2021-02-23 16:14:56,054[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout Doing analysis at TEMP = 25.000000 and TNOM = 25.000000'
    [1;32m2021-02-23 16:14:56,055[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout No. of Data Rows : 21'
    [1;32m2021-02-23 16:14:56,056[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.run[0m - [1;31mDEBUG[0m - Simulation is done
    [1;32m2021-02-23 16:14:56,056[0m - [1;34mPySpice.Spice.NgSpice.Simulation.NgSpiceSharedCircuitSimulator._run[0m - [1;31mDEBUG[0m - ['ac1', 'const']
    [1;32m2021-02-23 16:14:56,058[0m - [1;34mPySpice.Spice.NgSpice.Simulation.NgSpiceSharedCircuitSimulator._run[0m - [1;31mDEBUG[0m - desk
    .title cmos buffer
    .include /github/workspace/lib/spice/cmos/4069ub.lib
    V1 +5V 0 DC 5
    V2 IN 0 DC 5 AC 2.5V SIN(0 2.5V 1k)
    X1 gate_in gate_out +5V 0 4069UB
    R2 gate_out gate_in 175kOhm
    C1 gate_in R1out 47nF
    R1 R1out IN 100kOhm
    C2 gate_out OUT 1uF
    Rload OUT 0 100kOhm
    .options TEMP = 25C
    .options TNOM = 25C
    .ic 
    .tran 1us 1ms 0ms
    .end
    
    [1;32m2021-02-23 16:14:56,059[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.exec_command[0m - [1;31mDEBUG[0m - Execute command: destroy all
    [1;32m2021-02-23 16:14:56,060[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.load_circuit[0m - [1;31mDEBUG[0m - ngSpice_Circ
    .title cmos buffer
    .include /github/workspace/lib/spice/cmos/4069ub.lib
    V1 +5V 0 DC 5
    V2 IN 0 DC 5 AC 2.5V SIN(0 2.5V 1k)
    X1 gate_in gate_out +5V 0 4069UB
    R2 gate_out gate_in 175kOhm
    C1 gate_in R1out 47nF
    R1 R1out IN 100kOhm
    C2 gate_out OUT 1uF
    Rload OUT 0 100kOhm
    .options TEMP = 25C
    .options TNOM = 25C
    .ic 
    .tran 1us 1ms 0ms
    .end
    
    [1;32m2021-02-23 16:14:56,062[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout Circuit: cmos buffer'
    [1;32m2021-02-23 16:14:56,062[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.exec_command[0m - [1;31mDEBUG[0m - Execute command: run
    [1;32m2021-02-23 16:14:56,063[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout Doing analysis at TEMP = 25.000000 and TNOM = 25.000000'
    [1;32m2021-02-23 16:14:56,064[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout Initial Transient Solution'
    [1;32m2021-02-23 16:14:56,065[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout --------------------------'
    [1;32m2021-02-23 16:14:56,066[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout Node                                   Voltage'
    [1;32m2021-02-23 16:14:56,066[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout ----                                   -------'
    [1;32m2021-02-23 16:14:56,067[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout +5v                                          5'
    [1;32m2021-02-23 16:14:56,068[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout in                                           0'
    [1;32m2021-02-23 16:14:56,069[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout gate_out                               2.10156'
    [1;32m2021-02-23 16:14:56,069[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout gate_in                                2.10156'
    [1;32m2021-02-23 16:14:56,070[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout r1out                                        0'
    [1;32m2021-02-23 16:14:56,070[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout out                                          0'
    [1;32m2021-02-23 16:14:56,071[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout v2#branch                                    0'
    [1;32m2021-02-23 16:14:56,071[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout v1#branch                         -2.92963e-12'
    [1;32m2021-02-23 16:14:56,088[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout No. of Data Rows : 1008'
    [1;32m2021-02-23 16:14:56,089[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.run[0m - [1;31mDEBUG[0m - Simulation is done
    [1;32m2021-02-23 16:14:56,090[0m - [1;34mPySpice.Spice.NgSpice.Simulation.NgSpiceSharedCircuitSimulator._run[0m - [1;31mDEBUG[0m - ['tran1', 'const']
    [1;32m2021-02-23 16:14:56,092[0m - [1;34mPySpice.Spice.NgSpice.Simulation.NgSpiceSharedCircuitSimulator._run[0m - [1;31mDEBUG[0m - desk
    .title cmos buffer
    .include /github/workspace/lib/spice/cmos/4069ub.lib
    V1 +5V 0 DC 5
    V2 IN 0 DC 5 AC 2.5V SIN(0 2.5V 1k)
    X1 gate_in gate_out +5V 0 4069UB
    R2 gate_out gate_in 200kOhm
    C1 gate_in R1out 47nF
    R1 R1out IN 100kOhm
    C2 gate_out OUT 1uF
    Rload OUT 0 100kOhm
    .options TEMP = 25C
    .options TNOM = 25C
    .ic 
    .ac dec 10 1Hz 100Hz
    .end
    
    [1;32m2021-02-23 16:14:56,093[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.exec_command[0m - [1;31mDEBUG[0m - Execute command: destroy all
    [1;32m2021-02-23 16:14:56,095[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.load_circuit[0m - [1;31mDEBUG[0m - ngSpice_Circ
    .title cmos buffer
    .include /github/workspace/lib/spice/cmos/4069ub.lib
    V1 +5V 0 DC 5
    V2 IN 0 DC 5 AC 2.5V SIN(0 2.5V 1k)
    X1 gate_in gate_out +5V 0 4069UB
    R2 gate_out gate_in 200kOhm
    C1 gate_in R1out 47nF
    R1 R1out IN 100kOhm
    C2 gate_out OUT 1uF
    Rload OUT 0 100kOhm
    .options TEMP = 25C
    .options TNOM = 25C
    .ic 
    .ac dec 10 1Hz 100Hz
    .end
    
    [1;32m2021-02-23 16:14:56,097[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout Circuit: cmos buffer'
    [1;32m2021-02-23 16:14:56,098[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.exec_command[0m - [1;31mDEBUG[0m - Execute command: run
    [1;32m2021-02-23 16:14:56,100[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout Doing analysis at TEMP = 25.000000 and TNOM = 25.000000'
    [1;32m2021-02-23 16:14:56,102[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout No. of Data Rows : 21'
    [1;32m2021-02-23 16:14:56,103[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.run[0m - [1;31mDEBUG[0m - Simulation is done
    [1;32m2021-02-23 16:14:56,105[0m - [1;34mPySpice.Spice.NgSpice.Simulation.NgSpiceSharedCircuitSimulator._run[0m - [1;31mDEBUG[0m - ['ac1', 'const']
    [1;32m2021-02-23 16:14:56,106[0m - [1;34mPySpice.Spice.NgSpice.Simulation.NgSpiceSharedCircuitSimulator._run[0m - [1;31mDEBUG[0m - desk
    .title cmos buffer
    .include /github/workspace/lib/spice/cmos/4069ub.lib
    V1 +5V 0 DC 5
    V2 IN 0 DC 5 AC 2.5V SIN(0 2.5V 1k)
    X1 gate_in gate_out +5V 0 4069UB
    R2 gate_out gate_in 200kOhm
    C1 gate_in R1out 47nF
    R1 R1out IN 100kOhm
    C2 gate_out OUT 1uF
    Rload OUT 0 100kOhm
    .options TEMP = 25C
    .options TNOM = 25C
    .ic 
    .tran 1us 1ms 0ms
    .end
    
    [1;32m2021-02-23 16:14:56,107[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.exec_command[0m - [1;31mDEBUG[0m - Execute command: destroy all
    [1;32m2021-02-23 16:14:56,108[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.load_circuit[0m - [1;31mDEBUG[0m - ngSpice_Circ
    .title cmos buffer
    .include /github/workspace/lib/spice/cmos/4069ub.lib
    V1 +5V 0 DC 5
    V2 IN 0 DC 5 AC 2.5V SIN(0 2.5V 1k)
    X1 gate_in gate_out +5V 0 4069UB
    R2 gate_out gate_in 200kOhm
    C1 gate_in R1out 47nF
    R1 R1out IN 100kOhm
    C2 gate_out OUT 1uF
    Rload OUT 0 100kOhm
    .options TEMP = 25C
    .options TNOM = 25C
    .ic 
    .tran 1us 1ms 0ms
    .end
    
    [1;32m2021-02-23 16:14:56,109[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout Circuit: cmos buffer'
    [1;32m2021-02-23 16:14:56,111[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.exec_command[0m - [1;31mDEBUG[0m - Execute command: run
    [1;32m2021-02-23 16:14:56,113[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout Doing analysis at TEMP = 25.000000 and TNOM = 25.000000'
    [1;32m2021-02-23 16:14:56,115[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout Initial Transient Solution'
    [1;32m2021-02-23 16:14:56,115[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout --------------------------'
    [1;32m2021-02-23 16:14:56,117[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout Node                                   Voltage'
    [1;32m2021-02-23 16:14:56,117[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout ----                                   -------'
    [1;32m2021-02-23 16:14:56,118[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout +5v                                          5'
    [1;32m2021-02-23 16:14:56,118[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout in                                           0'
    [1;32m2021-02-23 16:14:56,119[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout gate_out                               2.10156'
    [1;32m2021-02-23 16:14:56,119[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout gate_in                                2.10156'
    [1;32m2021-02-23 16:14:56,119[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout r1out                                        0'
    [1;32m2021-02-23 16:14:56,120[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout out                                          0'
    [1;32m2021-02-23 16:14:56,120[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout v2#branch                                    0'
    [1;32m2021-02-23 16:14:56,121[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout v1#branch                         -2.92963e-12'
    [1;32m2021-02-23 16:14:56,137[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout No. of Data Rows : 1008'
    [1;32m2021-02-23 16:14:56,137[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.run[0m - [1;31mDEBUG[0m - Simulation is done
    [1;32m2021-02-23 16:14:56,139[0m - [1;34mPySpice.Spice.NgSpice.Simulation.NgSpiceSharedCircuitSimulator._run[0m - [1;31mDEBUG[0m - ['tran1', 'const']

--&gt;

&lt;div class=&quot;section&quot;&gt;
  &lt;div class=&quot;container has-text-centered my-2&quot;&gt;

    &lt;p&gt;&lt;img src=&quot;/elektrophon/assets/cmos_buffer_files/cmos_buffer_8_0.svg&quot; alt=&quot;svg&quot; /&gt;&lt;/p&gt;

  &lt;/div&gt;
&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;p&gt;The blue line is the input signal (5V p2p) and the red the output signal with 100kOhm resistors. The output is a little less then excpected. For the other signals the resistor R2 is replaced with 125kΩ, 150kΩ, 175kΩ and 200kΩ. With 150kΩ the gain is roughly one. We also see that the ouput is not symetrical. The clipping occures earlier for the negative part of the signal. With higher gain the signal is soft clipped.&lt;/p&gt;
&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;h1 class=&quot;subtitle is-lowercase&quot; id=&quot;distortion&quot;&gt;distortion&lt;/h1&gt;

  &lt;p&gt;&lt;img src=&quot;/elektrophon/assets/cmos_buffer_files/Way_Huge_Red_LLama.jpg&quot; alt=&quot;Way Huge Red LLama&quot; /&gt;&lt;/p&gt;

  &lt;p&gt;the soft clipping, which is the special characteristic of valves, adds harmonics to the signal. Here we want to analyse what harmonics are added. therefore we add a second stage to out circuit. the first stage is a voltage follower with the gain of one (or less as saw). the second stage is a high gain stage. the simulation is done with different values for R4.&lt;/p&gt;
&lt;/div&gt;

&lt;!-- execute result --&gt;

&lt;div class=&quot;section&quot;&gt;
  &lt;div class=&quot;container has-text-centered my-2&quot;&gt;

    &lt;p&gt;&lt;img src=&quot;/elektrophon/assets/cmos_buffer_files/cmos_buffer_11_0.svg&quot; alt=&quot;svg&quot; /&gt;&lt;/p&gt;

  &lt;/div&gt;
&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;p&gt;in the simulation R2 is unchanched. For R4 the simulation is done with 100kΩ, 500kΩ, 1MΩ and 10MΩ.&lt;/p&gt;
&lt;/div&gt;

&lt;!-- 
    [1;32m2021-02-23 16:14:57,237[0m - [1;34mPySpice.Spice.NgSpice.Simulation.NgSpiceSharedCircuitSimulator._run[0m - [1;31mDEBUG[0m - desk
    .title cmos buffer with distortion
    .include /github/workspace/lib/spice/cmos/4069ub.lib
    V1 +5V 0 DC 5
    V2 IN 0 DC 5 AC 2.5V SIN(0 1V 1k)
    X1 gate_in_1 gate_out_1 +5V 0 4069UB
    X2 gate_in_2 gate_out_2 +5V 0 4069UB
    R1 IN 0 1MegOhm
    R2 IN R2out 100kOhm
    C1 R2out gate_in_1 68nF
    C2 gate_in_1 gate_out_1 81pF
    R3 gate_in_1 R3out 100kOhm
    R6 R3out gate_out_1 10kOhm
    C3 gate_out_1 gate_in_2 33nF
    C4 gate_in_2 gate_out_2 100pF
    R4 gate_in_2 gate_out_2 1MegOhm
    C5 gate_out_2 C5out 1uF
    R5 C5out OUT 100kOhm
    Rload OUT 0 50kOhm
    .options TEMP = 25C
    .options TNOM = 25C
    .ic 
    .tran 1us 1ms 0ms
    .end
    
    [1;32m2021-02-23 16:14:57,238[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.exec_command[0m - [1;31mDEBUG[0m - Execute command: destroy all
    [1;32m2021-02-23 16:14:57,241[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.load_circuit[0m - [1;31mDEBUG[0m - ngSpice_Circ
    .title cmos buffer with distortion
    .include /github/workspace/lib/spice/cmos/4069ub.lib
    V1 +5V 0 DC 5
    V2 IN 0 DC 5 AC 2.5V SIN(0 1V 1k)
    X1 gate_in_1 gate_out_1 +5V 0 4069UB
    X2 gate_in_2 gate_out_2 +5V 0 4069UB
    R1 IN 0 1MegOhm
    R2 IN R2out 100kOhm
    C1 R2out gate_in_1 68nF
    C2 gate_in_1 gate_out_1 81pF
    R3 gate_in_1 R3out 100kOhm
    R6 R3out gate_out_1 10kOhm
    C3 gate_out_1 gate_in_2 33nF
    C4 gate_in_2 gate_out_2 100pF
    R4 gate_in_2 gate_out_2 1MegOhm
    C5 gate_out_2 C5out 1uF
    R5 C5out OUT 100kOhm
    Rload OUT 0 50kOhm
    .options TEMP = 25C
    .options TNOM = 25C
    .ic 
    .tran 1us 1ms 0ms
    .end
    
    [1;32m2021-02-23 16:14:57,242[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout Circuit: cmos buffer with distortion'
    [1;32m2021-02-23 16:14:57,244[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.exec_command[0m - [1;31mDEBUG[0m - Execute command: run
    [1;32m2021-02-23 16:14:57,246[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout Doing analysis at TEMP = 25.000000 and TNOM = 25.000000'
    [1;32m2021-02-23 16:14:57,248[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout Initial Transient Solution'
    [1;32m2021-02-23 16:14:57,249[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout --------------------------'
    [1;32m2021-02-23 16:14:57,251[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout Node                                   Voltage'
    [1;32m2021-02-23 16:14:57,252[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout ----                                   -------'
    [1;32m2021-02-23 16:14:57,254[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout +5v                                          5'
    [1;32m2021-02-23 16:14:57,255[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout in                                           0'
    [1;32m2021-02-23 16:14:57,256[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout gate_out_1                             2.10156'
    [1;32m2021-02-23 16:14:57,258[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout gate_in_1                              2.10156'
    [1;32m2021-02-23 16:14:57,259[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout gate_out_2                             2.10156'
    [1;32m2021-02-23 16:14:57,260[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout gate_in_2                              2.10156'
    [1;32m2021-02-23 16:14:57,262[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout r2out                                        0'
    [1;32m2021-02-23 16:14:57,263[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout r3out                                  2.10156'
    [1;32m2021-02-23 16:14:57,265[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout c5out                                        0'
    [1;32m2021-02-23 16:14:57,266[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout out                                          0'
    [1;32m2021-02-23 16:14:57,266[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout v2#branch                                    0'
    [1;32m2021-02-23 16:14:57,269[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout v1#branch                         -5.85927e-12'
    [1;32m2021-02-23 16:14:57,270[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b' Reference value :  0.00000e+00\r'
    [1;32m2021-02-23 16:14:57,294[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout No. of Data Rows : 1008'
    [1;32m2021-02-23 16:14:57,295[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.run[0m - [1;31mDEBUG[0m - Simulation is done
    [1;32m2021-02-23 16:14:57,296[0m - [1;34mPySpice.Spice.NgSpice.Simulation.NgSpiceSharedCircuitSimulator._run[0m - [1;31mDEBUG[0m - ['tran1', 'const']
    [1;32m2021-02-23 16:14:57,299[0m - [1;34mPySpice.Spice.NgSpice.Simulation.NgSpiceSharedCircuitSimulator._run[0m - [1;31mDEBUG[0m - desk
    .title cmos buffer with distortion
    .include /github/workspace/lib/spice/cmos/4069ub.lib
    V1 +5V 0 DC 5
    V2 IN 0 DC 5 AC 2.5V SIN(0 1V 1k)
    X1 gate_in_1 gate_out_1 +5V 0 4069UB
    X2 gate_in_2 gate_out_2 +5V 0 4069UB
    R1 IN 0 1MegOhm
    R2 IN R2out 100kOhm
    C1 R2out gate_in_1 68nF
    C2 gate_in_1 gate_out_1 81pF
    R3 gate_in_1 R3out 100kOhm
    R6 R3out gate_out_1 100kOhm
    C3 gate_out_1 gate_in_2 33nF
    C4 gate_in_2 gate_out_2 100pF
    R4 gate_in_2 gate_out_2 1MegOhm
    C5 gate_out_2 C5out 1uF
    R5 C5out OUT 100kOhm
    Rload OUT 0 50kOhm
    .options TEMP = 25C
    .options TNOM = 25C
    .ic 
    .tran 1us 1ms 0ms
    .end
    
    [1;32m2021-02-23 16:14:57,299[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.exec_command[0m - [1;31mDEBUG[0m - Execute command: destroy all
    [1;32m2021-02-23 16:14:57,301[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.load_circuit[0m - [1;31mDEBUG[0m - ngSpice_Circ
    .title cmos buffer with distortion
    .include /github/workspace/lib/spice/cmos/4069ub.lib
    V1 +5V 0 DC 5
    V2 IN 0 DC 5 AC 2.5V SIN(0 1V 1k)
    X1 gate_in_1 gate_out_1 +5V 0 4069UB
    X2 gate_in_2 gate_out_2 +5V 0 4069UB
    R1 IN 0 1MegOhm
    R2 IN R2out 100kOhm
    C1 R2out gate_in_1 68nF
    C2 gate_in_1 gate_out_1 81pF
    R3 gate_in_1 R3out 100kOhm
    R6 R3out gate_out_1 100kOhm
    C3 gate_out_1 gate_in_2 33nF
    C4 gate_in_2 gate_out_2 100pF
    R4 gate_in_2 gate_out_2 1MegOhm
    C5 gate_out_2 C5out 1uF
    R5 C5out OUT 100kOhm
    Rload OUT 0 50kOhm
    .options TEMP = 25C
    .options TNOM = 25C
    .ic 
    .tran 1us 1ms 0ms
    .end
    
    [1;32m2021-02-23 16:14:57,302[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout Circuit: cmos buffer with distortion'
    [1;32m2021-02-23 16:14:57,303[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.exec_command[0m - [1;31mDEBUG[0m - Execute command: run
    [1;32m2021-02-23 16:14:57,304[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout Doing analysis at TEMP = 25.000000 and TNOM = 25.000000'
    [1;32m2021-02-23 16:14:57,305[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout Initial Transient Solution'
    [1;32m2021-02-23 16:14:57,307[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout --------------------------'
    [1;32m2021-02-23 16:14:57,308[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout Node                                   Voltage'
    [1;32m2021-02-23 16:14:57,309[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout ----                                   -------'
    [1;32m2021-02-23 16:14:57,310[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout +5v                                          5'
    [1;32m2021-02-23 16:14:57,313[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout in                                           0'
    [1;32m2021-02-23 16:14:57,314[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout gate_out_1                             2.10156'
    [1;32m2021-02-23 16:14:57,315[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout gate_in_1                              2.10156'
    [1;32m2021-02-23 16:14:57,316[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout gate_out_2                             2.10156'
    [1;32m2021-02-23 16:14:57,319[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout gate_in_2                              2.10156'
    [1;32m2021-02-23 16:14:57,321[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout r2out                                        0'
    [1;32m2021-02-23 16:14:57,321[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout r3out                                  2.10156'
    [1;32m2021-02-23 16:14:57,327[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout c5out                                        0'
    [1;32m2021-02-23 16:14:57,329[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout out                                          0'
    [1;32m2021-02-23 16:14:57,329[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout v2#branch                                    0'
    [1;32m2021-02-23 16:14:57,331[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout v1#branch                         -5.85927e-12'
    [1;32m2021-02-23 16:14:57,350[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout No. of Data Rows : 1008'
    [1;32m2021-02-23 16:14:57,351[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.run[0m - [1;31mDEBUG[0m - Simulation is done
    [1;32m2021-02-23 16:14:57,352[0m - [1;34mPySpice.Spice.NgSpice.Simulation.NgSpiceSharedCircuitSimulator._run[0m - [1;31mDEBUG[0m - ['tran1', 'const']
    [1;32m2021-02-23 16:14:57,354[0m - [1;34mPySpice.Spice.NgSpice.Simulation.NgSpiceSharedCircuitSimulator._run[0m - [1;31mDEBUG[0m - desk
    .title cmos buffer with distortion
    .include /github/workspace/lib/spice/cmos/4069ub.lib
    V1 +5V 0 DC 5
    V2 IN 0 DC 5 AC 2.5V SIN(0 1V 1k)
    X1 gate_in_1 gate_out_1 +5V 0 4069UB
    X2 gate_in_2 gate_out_2 +5V 0 4069UB
    R1 IN 0 1MegOhm
    R2 IN R2out 100kOhm
    C1 R2out gate_in_1 68nF
    C2 gate_in_1 gate_out_1 81pF
    R3 gate_in_1 R3out 100kOhm
    R6 R3out gate_out_1 500kOhm
    C3 gate_out_1 gate_in_2 33nF
    C4 gate_in_2 gate_out_2 100pF
    R4 gate_in_2 gate_out_2 1MegOhm
    C5 gate_out_2 C5out 1uF
    R5 C5out OUT 100kOhm
    Rload OUT 0 50kOhm
    .options TEMP = 25C
    .options TNOM = 25C
    .ic 
    .tran 1us 1ms 0ms
    .end
    
    [1;32m2021-02-23 16:14:57,355[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.exec_command[0m - [1;31mDEBUG[0m - Execute command: destroy all
    [1;32m2021-02-23 16:14:57,356[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.load_circuit[0m - [1;31mDEBUG[0m - ngSpice_Circ
    .title cmos buffer with distortion
    .include /github/workspace/lib/spice/cmos/4069ub.lib
    V1 +5V 0 DC 5
    V2 IN 0 DC 5 AC 2.5V SIN(0 1V 1k)
    X1 gate_in_1 gate_out_1 +5V 0 4069UB
    X2 gate_in_2 gate_out_2 +5V 0 4069UB
    R1 IN 0 1MegOhm
    R2 IN R2out 100kOhm
    C1 R2out gate_in_1 68nF
    C2 gate_in_1 gate_out_1 81pF
    R3 gate_in_1 R3out 100kOhm
    R6 R3out gate_out_1 500kOhm
    C3 gate_out_1 gate_in_2 33nF
    C4 gate_in_2 gate_out_2 100pF
    R4 gate_in_2 gate_out_2 1MegOhm
    C5 gate_out_2 C5out 1uF
    R5 C5out OUT 100kOhm
    Rload OUT 0 50kOhm
    .options TEMP = 25C
    .options TNOM = 25C
    .ic 
    .tran 1us 1ms 0ms
    .end
    
    [1;32m2021-02-23 16:14:57,358[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout Circuit: cmos buffer with distortion'
    [1;32m2021-02-23 16:14:57,359[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.exec_command[0m - [1;31mDEBUG[0m - Execute command: run
    [1;32m2021-02-23 16:14:57,360[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout Doing analysis at TEMP = 25.000000 and TNOM = 25.000000'
    [1;32m2021-02-23 16:14:57,361[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout Initial Transient Solution'
    [1;32m2021-02-23 16:14:57,365[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout --------------------------'
    [1;32m2021-02-23 16:14:57,365[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout Node                                   Voltage'
    [1;32m2021-02-23 16:14:57,366[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout ----                                   -------'
    [1;32m2021-02-23 16:14:57,367[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout +5v                                          5'
    [1;32m2021-02-23 16:14:57,368[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout in                                           0'
    [1;32m2021-02-23 16:14:57,369[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout gate_out_1                             2.10156'
    [1;32m2021-02-23 16:14:57,373[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout gate_in_1                              2.10156'
    [1;32m2021-02-23 16:14:57,374[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout gate_out_2                             2.10156'
    [1;32m2021-02-23 16:14:57,374[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout gate_in_2                              2.10156'
    [1;32m2021-02-23 16:14:57,375[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout r2out                                        0'
    [1;32m2021-02-23 16:14:57,376[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout r3out                                  2.10156'
    [1;32m2021-02-23 16:14:57,377[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout c5out                                        0'
    [1;32m2021-02-23 16:14:57,377[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout out                                          0'
    [1;32m2021-02-23 16:14:57,381[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout v2#branch                                    0'
    [1;32m2021-02-23 16:14:57,382[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout v1#branch                         -5.85927e-12'
    [1;32m2021-02-23 16:14:57,400[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout No. of Data Rows : 1008'
    [1;32m2021-02-23 16:14:57,401[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.run[0m - [1;31mDEBUG[0m - Simulation is done
    [1;32m2021-02-23 16:14:57,402[0m - [1;34mPySpice.Spice.NgSpice.Simulation.NgSpiceSharedCircuitSimulator._run[0m - [1;31mDEBUG[0m - ['tran1', 'const']
    [1;32m2021-02-23 16:14:57,404[0m - [1;34mPySpice.Spice.NgSpice.Simulation.NgSpiceSharedCircuitSimulator._run[0m - [1;31mDEBUG[0m - desk
    .title cmos buffer with distortion
    .include /github/workspace/lib/spice/cmos/4069ub.lib
    V1 +5V 0 DC 5
    V2 IN 0 DC 5 AC 2.5V SIN(0 1V 1k)
    X1 gate_in_1 gate_out_1 +5V 0 4069UB
    X2 gate_in_2 gate_out_2 +5V 0 4069UB
    R1 IN 0 1MegOhm
    R2 IN R2out 100kOhm
    C1 R2out gate_in_1 68nF
    C2 gate_in_1 gate_out_1 81pF
    R3 gate_in_1 R3out 100kOhm
    R6 R3out gate_out_1 1MegOhm
    C3 gate_out_1 gate_in_2 33nF
    C4 gate_in_2 gate_out_2 100pF
    R4 gate_in_2 gate_out_2 1MegOhm
    C5 gate_out_2 C5out 1uF
    R5 C5out OUT 100kOhm
    Rload OUT 0 50kOhm
    .options TEMP = 25C
    .options TNOM = 25C
    .ic 
    .tran 1us 1ms 0ms
    .end
    
    [1;32m2021-02-23 16:14:57,405[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.exec_command[0m - [1;31mDEBUG[0m - Execute command: destroy all
    [1;32m2021-02-23 16:14:57,406[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.load_circuit[0m - [1;31mDEBUG[0m - ngSpice_Circ
    .title cmos buffer with distortion
    .include /github/workspace/lib/spice/cmos/4069ub.lib
    V1 +5V 0 DC 5
    V2 IN 0 DC 5 AC 2.5V SIN(0 1V 1k)
    X1 gate_in_1 gate_out_1 +5V 0 4069UB
    X2 gate_in_2 gate_out_2 +5V 0 4069UB
    R1 IN 0 1MegOhm
    R2 IN R2out 100kOhm
    C1 R2out gate_in_1 68nF
    C2 gate_in_1 gate_out_1 81pF
    R3 gate_in_1 R3out 100kOhm
    R6 R3out gate_out_1 1MegOhm
    C3 gate_out_1 gate_in_2 33nF
    C4 gate_in_2 gate_out_2 100pF
    R4 gate_in_2 gate_out_2 1MegOhm
    C5 gate_out_2 C5out 1uF
    R5 C5out OUT 100kOhm
    Rload OUT 0 50kOhm
    .options TEMP = 25C
    .options TNOM = 25C
    .ic 
    .tran 1us 1ms 0ms
    .end
    
    [1;32m2021-02-23 16:14:57,407[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout Circuit: cmos buffer with distortion'
    [1;32m2021-02-23 16:14:57,409[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.exec_command[0m - [1;31mDEBUG[0m - Execute command: run
    [1;32m2021-02-23 16:14:57,410[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout Doing analysis at TEMP = 25.000000 and TNOM = 25.000000'
    [1;32m2021-02-23 16:14:57,411[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout Initial Transient Solution'
    [1;32m2021-02-23 16:14:57,411[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout --------------------------'
    [1;32m2021-02-23 16:14:57,412[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout Node                                   Voltage'
    [1;32m2021-02-23 16:14:57,417[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout ----                                   -------'
    [1;32m2021-02-23 16:14:57,418[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout +5v                                          5'
    [1;32m2021-02-23 16:14:57,418[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout in                                           0'
    [1;32m2021-02-23 16:14:57,419[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout gate_out_1                             2.10156'
    [1;32m2021-02-23 16:14:57,419[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout gate_in_1                              2.10156'
    [1;32m2021-02-23 16:14:57,420[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout gate_out_2                             2.10156'
    [1;32m2021-02-23 16:14:57,421[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout gate_in_2                              2.10156'
    [1;32m2021-02-23 16:14:57,421[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout r2out                                        0'
    [1;32m2021-02-23 16:14:57,422[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout r3out                                  2.10156'
    [1;32m2021-02-23 16:14:57,422[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout c5out                                        0'
    [1;32m2021-02-23 16:14:57,423[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout out                                          0'
    [1;32m2021-02-23 16:14:57,423[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout v2#branch                                    0'
    [1;32m2021-02-23 16:14:57,424[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout v1#branch                         -5.85927e-12'
    [1;32m2021-02-23 16:14:57,442[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout No. of Data Rows : 1008'
    [1;32m2021-02-23 16:14:57,443[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.run[0m - [1;31mDEBUG[0m - Simulation is done
    [1;32m2021-02-23 16:14:57,446[0m - [1;34mPySpice.Spice.NgSpice.Simulation.NgSpiceSharedCircuitSimulator._run[0m - [1;31mDEBUG[0m - ['tran1', 'const']

--&gt;

&lt;div class=&quot;section&quot;&gt;
  &lt;div class=&quot;container has-text-centered my-2&quot;&gt;

    &lt;p&gt;&lt;img src=&quot;/elektrophon/assets/cmos_buffer_files/cmos_buffer_15_0.svg&quot; alt=&quot;svg&quot; /&gt;&lt;/p&gt;

  &lt;/div&gt;
&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;p&gt;the simulation looks similar to the first one. we can see that the signal is transforming into a square wave, but always with the soft clipping. next we want to analyse the harmonics that are added to the signal.&lt;/p&gt;
&lt;/div&gt;

&lt;!-- 
    [1;32m2021-02-23 16:14:57,733[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.load_circuit[0m - [1;31mDEBUG[0m - ngSpice_Circ
    
    .title cmos buffer with distortion
    .include /home/etienne/Documents/elektrophon/lib/spice/cmos/4069ub.lib
    V1 +5V 0 DC 5
    V2 IN 0 DC 5 AC 2.5V SIN(0 2.5V 1k)
    X1 gate_in_1 gate_out_1 +5V 0 4069UB
    X2 gate_in_2 gate_out_2 +5V 0 4069UB
    R2 gate_out_1 gate_in_1 100kOhm
    C9 gate_out_1 gate_in_1 100pF
    C1 gate_in_1 R1out 47nF
    R1 R1out IN 100kOhm
    R3 gate_out_1 r3_out 100kOhm
    C2 r3_out gate_in_2 100nF
    R4 gate_in_2 gate_out_2 100kOhm
    C5 gate_in_2 gate_out_2 100pF
    C3 gate_out_2 OUT 1uF
    Rload OUT 0 100kOhm
    .options TEMP = 25C
    .options TNOM = 25C
    .ic 
    .tran 10ms 10s 0ms
    .control
    linearize v(OUT)
    wrdata build/out.ssv v(OUT)
    .endc
    .end
    
    [1;32m2021-02-23 16:14:57,736[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stderr Error: Could not find include file /home/etienne/Documents/elektrophon/lib/spice/cmos/4069ub.lib'
    [1;32m2021-02-23 16:14:57,737[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared._send_char[0m - [1;31mERROR[0m - Error: Could not find include file /home/etienne/Documents/elektrophon/lib/spice/cmos/4069ub.lib
    [1;32m2021-02-23 16:14:57,739[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.exec_command[0m - [1;31mDEBUG[0m - Execute command: run
    [1;32m2021-02-23 16:14:57,740[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout Doing analysis at TEMP = 25.000000 and TNOM = 25.000000'
    [1;32m2021-02-23 16:14:57,742[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout Initial Transient Solution'
    [1;32m2021-02-23 16:14:57,744[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout --------------------------'
    [1;32m2021-02-23 16:14:57,745[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout Node                                   Voltage'
    [1;32m2021-02-23 16:14:57,746[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout ----                                   -------'
    [1;32m2021-02-23 16:14:57,746[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout +5v                                          5'
    [1;32m2021-02-23 16:14:57,747[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout in                                           0'
    [1;32m2021-02-23 16:14:57,748[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout gate_out_1                             2.10156'
    [1;32m2021-02-23 16:14:57,748[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout gate_in_1                              2.10156'
    [1;32m2021-02-23 16:14:57,749[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout gate_out_2                             2.10156'
    [1;32m2021-02-23 16:14:57,750[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout gate_in_2                              2.10156'
    [1;32m2021-02-23 16:14:57,751[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout r2out                                        0'
    [1;32m2021-02-23 16:14:57,752[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout r3out                                  2.10156'
    [1;32m2021-02-23 16:14:57,752[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout c5out                                        0'
    [1;32m2021-02-23 16:14:57,753[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout out                                          0'
    [1;32m2021-02-23 16:14:57,754[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout v2#branch                                    0'
    [1;32m2021-02-23 16:14:57,754[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout v1#branch                         -5.85927e-12'
    [1;32m2021-02-23 16:14:57,756[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b' Reference value :  0.00000e+00\r'
    [1;32m2021-02-23 16:14:57,779[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout No. of Data Rows : 1008'
    [1;32m2021-02-23 16:14:57,779[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.run[0m - [1;31mDEBUG[0m - Simulation is done
    Plots: ['tran2', 'tran1', 'const']

--&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;h1 class=&quot;subtitle is-lowercase&quot; id=&quot;references&quot;&gt;references&lt;/h1&gt;

  &lt;ol&gt;
    &lt;li&gt;&lt;a href=&quot;https://www.ti.com/lit/ds/schs054e/schs054e.pdf&quot;&gt;CD4069&lt;/a&gt; Datasheet&lt;/li&gt;
    &lt;li&gt;&lt;a href=&quot;http://www.runoffgroove.com/ubescreamer.html&quot;&gt;UBE Screamer&lt;/a&gt; TS-808 workalike built around the CD4049UBE logic IC&lt;/li&gt;
    &lt;li&gt;&lt;a href=&quot;https://www.schmitzbits.de/wasp.html&quot;&gt;WASP Filter&lt;/a&gt; Jürgen Haibles clone of the EDP Wasp VCF from René Schmitz.&lt;/li&gt;
  &lt;/ol&gt;
&lt;/div&gt;</content><author><name>spielhuus</name></author><category term="article" /><category term="cmos,electronics" /><summary type="html">this is an article series about the CD4069UBE. in the first article the chip is 'missused' for linear amplification and the simulation is analyzed. it is importand that the chip is unbuffered (UBE), the buffered chip will do the inverse binary logic and can not be used for linear amplification.</summary><media:thumbnail xmlns:media="http://search.yahoo.com/mrss/" url="https://spielhuus.github.io//elektrophon/assets/cmos_buffer_files/cd4069.jpg" /><media:content medium="image" url="https://spielhuus.github.io//elektrophon/assets/cmos_buffer_files/cd4069.jpg" xmlns:media="http://search.yahoo.com/mrss/" /></entry><entry><title type="html">ringmodulation</title><link href="https://spielhuus.github.io//elektrophon/article/2020/12/05/ringmodulator.html" rel="alternate" type="text/html" title="ringmodulation" /><published>2020-12-05T00:00:00+00:00</published><updated>2020-12-05T00:00:00+00:00</updated><id>https://spielhuus.github.io//elektrophon/article/2020/12/05/ringmodulator</id><content type="html" xml:base="https://spielhuus.github.io//elektrophon/article/2020/12/05/ringmodulator.html">&lt;!-- 
    [1;32m2021-02-23 16:21:51,919[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - Element don't define a __pins__ attribute
    [1;32m2021-02-23 16:21:51,921[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - FixedPinElement don't define a __pins__ attribute
    [1;32m2021-02-23 16:21:51,922[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - SubCircuitElement don't define a __pins__ attribute
    [1;32m2021-02-23 16:21:51,924[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - Resistor don't define a __pins__ attribute
    [1;32m2021-02-23 16:21:51,925[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - SemiconductorResistor don't define a __pins__ attribute
    [1;32m2021-02-23 16:21:51,927[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - BehavioralResistor don't define a __pins__ attribute
    [1;32m2021-02-23 16:21:51,928[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - Capacitor don't define a __pins__ attribute
    [1;32m2021-02-23 16:21:51,929[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - SemiconductorCapacitor don't define a __pins__ attribute
    [1;32m2021-02-23 16:21:51,931[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - BehavioralCapacitor don't define a __pins__ attribute
    [1;32m2021-02-23 16:21:51,932[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - Inductor don't define a __pins__ attribute
    [1;32m2021-02-23 16:21:51,932[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - BehavioralInductor don't define a __pins__ attribute
    [1;32m2021-02-23 16:21:51,937[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - CoupledInductor don't define a __pins__ attribute
    [1;32m2021-02-23 16:21:51,939[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - VoltageControlledSwitch don't define a __pins__ attribute
    [1;32m2021-02-23 16:21:51,940[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - CurrentControlledSwitch don't define a __pins__ attribute
    [1;32m2021-02-23 16:21:51,942[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - VoltageSource don't define a __pins__ attribute
    [1;32m2021-02-23 16:21:51,944[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - CurrentSource don't define a __pins__ attribute
    [1;32m2021-02-23 16:21:51,945[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - VoltageControlledCurrentSource don't define a __pins__ attribute
    [1;32m2021-02-23 16:21:51,945[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - VoltageControlledVoltageSource don't define a __pins__ attribute
    [1;32m2021-02-23 16:21:51,946[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - CurrentControlledCurrentSource don't define a __pins__ attribute
    [1;32m2021-02-23 16:21:51,947[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - CurrentControlledVoltageSource don't define a __pins__ attribute
    [1;32m2021-02-23 16:21:51,948[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - BehavioralSource don't define a __pins__ attribute
    [1;32m2021-02-23 16:21:51,948[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - NonLinearVoltageSource don't define a __pins__ attribute
    [1;32m2021-02-23 16:21:51,949[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - NonLinearCurrentSource don't define a __pins__ attribute
    [1;32m2021-02-23 16:21:51,950[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - JunctionFieldEffectTransistor don't define a __pins__ attribute
    [1;32m2021-02-23 16:21:51,951[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - Mesfet don't define a __pins__ attribute
    [1;32m2021-02-23 16:21:51,952[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - LosslessTransmissionLine don't define a __pins__ attribute
    [1;32m2021-02-23 16:21:51,953[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - LossyTransmission don't define a __pins__ attribute
    [1;32m2021-02-23 16:21:51,953[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - CoupledMulticonductorLine don't define a __pins__ attribute
    [1;32m2021-02-23 16:21:51,954[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - SingleLossyTransmissionLine don't define a __pins__ attribute
    [1;32m2021-02-23 16:21:51,955[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - XSpiceElement don't define a __pins__ attribute
    [1;32m2021-02-23 16:21:51,955[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - GSSElement don't define a __pins__ attribute
    [1;32m2021-02-23 16:21:51,959[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - SinusoidalVoltageSource don't define a __pins__ attribute
    [1;32m2021-02-23 16:21:51,960[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - SinusoidalCurrentSource don't define a __pins__ attribute
    [1;32m2021-02-23 16:21:51,961[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - AcLine don't define a __pins__ attribute
    [1;32m2021-02-23 16:21:51,965[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - PulseVoltageSource don't define a __pins__ attribute
    [1;32m2021-02-23 16:21:51,965[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - PulseCurrentSource don't define a __pins__ attribute
    [1;32m2021-02-23 16:21:51,966[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - ExponentialVoltageSource don't define a __pins__ attribute
    [1;32m2021-02-23 16:21:51,967[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - ExponentialCurrentSource don't define a __pins__ attribute
    [1;32m2021-02-23 16:21:51,967[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - PieceWiseLinearVoltageSource don't define a __pins__ attribute
    [1;32m2021-02-23 16:21:51,968[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - PieceWiseLinearCurrentSource don't define a __pins__ attribute
    [1;32m2021-02-23 16:21:51,968[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - SingleFrequencyFMVoltageSource don't define a __pins__ attribute
    [1;32m2021-02-23 16:21:51,968[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - SingleFrequencyFMCurrentSource don't define a __pins__ attribute
    [1;32m2021-02-23 16:21:51,969[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - AmplitudeModulatedVoltageSource don't define a __pins__ attribute
    [1;32m2021-02-23 16:21:51,970[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - AmplitudeModulatedCurrentSource don't define a __pins__ attribute
    [1;32m2021-02-23 16:21:51,970[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - RandomVoltageSource don't define a __pins__ attribute
    [1;32m2021-02-23 16:21:51,970[0m - [1;34mPySpice.Spice.Netlist.__new__[0m - [1;31mDEBUG[0m - RandomCurrentSource don't define a __pins__ attribute
    [1;32m2021-02-23 16:21:51,989[0m - [1;34mPySpice.Spice.Library.Library.__init__[0m - [1;31mDEBUG[0m - Parse /github/workspace/lib/spice/opamp/ad633.lib
    [1;32m2021-02-23 16:21:51,991[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FSY 8 5 POLY(2) VZC1 VZC2 (2.8286E-3,1,1) 
    [1;32m2021-02-23 16:21:51,992[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FSY 8 5 POLY(2) VZC1 VZC2 (2.8286E-3,1,1) 
    [1;32m2021-02-23 16:21:51,993[0m - [1;34mPySpice.Spice.Library.Library.__init__[0m - [1;31mDEBUG[0m - Parse /github/workspace/lib/spice/opamp/LM324.lib
    [1;32m2021-02-23 16:21:51,995[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 15.91E6 -20E6 20E6 20E6 -20E6
    [1;32m2021-02-23 16:21:51,995[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 15.91E6 -20E6 20E6 20E6 -20E6
    [1;32m2021-02-23 16:21:51,996[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 15.91E6 -20E6 20E6 20E6 -20E6
    [1;32m2021-02-23 16:21:51,996[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 15.91E6 -20E6 20E6 20E6 -20E6
    [1;32m2021-02-23 16:21:52,000[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 15.91E6 -20E6 20E6 20E6 -20E6
    [1;32m2021-02-23 16:21:52,001[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 15.91E6 -20E6 20E6 20E6 -20E6
    [1;32m2021-02-23 16:21:52,001[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 15.91E6 -20E6 20E6 20E6 -20E6
    [1;32m2021-02-23 16:21:52,002[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 15.91E6 -20E6 20E6 20E6 -20E6
    [1;32m2021-02-23 16:21:52,002[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 15.91E6 -20E6 20E6 20E6 -20E6
    [1;32m2021-02-23 16:21:52,003[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 15.91E6 -20E6 20E6 20E6 -20E6
    [1;32m2021-02-23 16:21:52,004[0m - [1;34mPySpice.Spice.Library.Library.__init__[0m - [1;31mDEBUG[0m - Parse /github/workspace/lib/spice/opamp/LM13700.MOD
    [1;32m2021-02-23 16:21:52,007[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - F1  4  3  POLY(1)   V6 1E-10 5.129E-2 -1.189E4 1.123E9 
    [1;32m2021-02-23 16:21:52,012[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - F1  4  3  POLY(1)   V6 1E-10 5.129E-2 -1.189E4 1.123E9 
    [1;32m2021-02-23 16:21:52,013[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - F1  4  3  POLY(1)   V6 1E-10 5.129E-2 -1.189E4 1.123E9 
    [1;32m2021-02-23 16:21:52,014[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - F1  4  3  POLY(1)   V6 1E-10 5.129E-2 -1.189E4 1.123E9 
    [1;32m2021-02-23 16:21:52,015[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - F5  5  0  POLY(2)   V3 V7 0 0 0 0 1                  
    [1;32m2021-02-23 16:21:52,015[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - F5  5  0  POLY(2)   V3 V7 0 0 0 0 1                  
    [1;32m2021-02-23 16:21:52,016[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - F5  5  0  POLY(2)   V3 V7 0 0 0 0 1                  
    [1;32m2021-02-23 16:21:52,016[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - F5  5  0  POLY(2)   V3 V7 0 0 0 0 1                  
    [1;32m2021-02-23 16:21:52,017[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - F5  5  0  POLY(2)   V3 V7 0 0 0 0 1                  
    [1;32m2021-02-23 16:21:52,017[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - F5  5  0  POLY(2)   V3 V7 0 0 0 0 1                  
    [1;32m2021-02-23 16:21:52,018[0m - [1;34mPySpice.Spice.Library.Library.__init__[0m - [1;31mDEBUG[0m - Parse /github/workspace/lib/spice/opamp/OPA2134-dual.lib
    [1;32m2021-02-23 16:21:52,021[0m - [1;34mPySpice.Spice.Library.Library.__init__[0m - [1;31mDEBUG[0m - Parse /github/workspace/lib/spice/opamp/TL072-dual.lib
    [1;32m2021-02-23 16:21:52,025[0m - [1;34mPySpice.Spice.Library.Library.__init__[0m - [1;31mDEBUG[0m - Parse /github/workspace/lib/spice/opamp/LT1014x_30V.LIB
    [1;32m2021-02-23 16:21:52,026[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 3.865E9 -4E9 4E9 4E9 -4E9
    [1;32m2021-02-23 16:21:52,027[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 3.865E9 -4E9 4E9 4E9 -4E9
    [1;32m2021-02-23 16:21:52,028[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 3.865E9 -4E9 4E9 4E9 -4E9
    [1;32m2021-02-23 16:21:52,028[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 3.865E9 -4E9 4E9 4E9 -4E9
    [1;32m2021-02-23 16:21:52,029[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 3.865E9 -4E9 4E9 4E9 -4E9
    [1;32m2021-02-23 16:21:52,030[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 3.865E9 -4E9 4E9 4E9 -4E9
    [1;32m2021-02-23 16:21:52,030[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 3.865E9 -4E9 4E9 4E9 -4E9
    [1;32m2021-02-23 16:21:52,031[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 3.865E9 -4E9 4E9 4E9 -4E9
    [1;32m2021-02-23 16:21:52,031[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 3.865E9 -4E9 4E9 4E9 -4E9
    [1;32m2021-02-23 16:21:52,032[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 3.865E9 -4E9 4E9 4E9 -4E9
    [1;32m2021-02-23 16:21:52,032[0m - [1;34mPySpice.Spice.Library.Library.__init__[0m - [1;31mDEBUG[0m - Parse /github/workspace/lib/spice/opamp/TL072.lib
    [1;32m2021-02-23 16:21:52,033[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 4.715E6 -5E6 5E6 5E6 -5E6
    [1;32m2021-02-23 16:21:52,034[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 4.715E6 -5E6 5E6 5E6 -5E6
    [1;32m2021-02-23 16:21:52,034[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 4.715E6 -5E6 5E6 5E6 -5E6
    [1;32m2021-02-23 16:21:52,035[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 4.715E6 -5E6 5E6 5E6 -5E6
    [1;32m2021-02-23 16:21:52,035[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 4.715E6 -5E6 5E6 5E6 -5E6
    [1;32m2021-02-23 16:21:52,036[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 4.715E6 -5E6 5E6 5E6 -5E6
    [1;32m2021-02-23 16:21:52,037[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 4.715E6 -5E6 5E6 5E6 -5E6
    [1;32m2021-02-23 16:21:52,037[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 4.715E6 -5E6 5E6 5E6 -5E6
    [1;32m2021-02-23 16:21:52,038[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 4.715E6 -5E6 5E6 5E6 -5E6
    [1;32m2021-02-23 16:21:52,038[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 4.715E6 -5E6 5E6 5E6 -5E6
    [1;32m2021-02-23 16:21:52,039[0m - [1;34mPySpice.Spice.Library.Library.__init__[0m - [1;31mDEBUG[0m - Parse /github/workspace/lib/spice/opamp/LM13700d.MOD
    [1;32m2021-02-23 16:21:52,040[0m - [1;34mPySpice.Spice.Library.Library.__init__[0m - [1;31mDEBUG[0m - Parse /github/workspace/lib/spice/opamp/LM324c.lib
    [1;32m2021-02-23 16:21:52,041[0m - [1;34mPySpice.Spice.Library.Library.__init__[0m - [1;31mDEBUG[0m - Parse /github/workspace/lib/spice/opamp/CA3080.lib
    [1;32m2021-02-23 16:21:52,042[0m - [1;34mPySpice.Spice.Library.Library.__init__[0m - [1;31mDEBUG[0m - Parse /github/workspace/lib/spice/opamp/OPA2134.LIB
    [1;32m2021-02-23 16:21:52,043[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 248.0E6 -250E6 250E6 250E6 -250E6
    [1;32m2021-02-23 16:21:52,043[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 248.0E6 -250E6 250E6 250E6 -250E6
    [1;32m2021-02-23 16:21:52,044[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 248.0E6 -250E6 250E6 250E6 -250E6
    [1;32m2021-02-23 16:21:52,044[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 248.0E6 -250E6 250E6 250E6 -250E6
    [1;32m2021-02-23 16:21:52,045[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 248.0E6 -250E6 250E6 250E6 -250E6
    [1;32m2021-02-23 16:21:52,045[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 248.0E6 -250E6 250E6 250E6 -250E6
    [1;32m2021-02-23 16:21:52,046[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 248.0E6 -250E6 250E6 250E6 -250E6
    [1;32m2021-02-23 16:21:52,046[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 248.0E6 -250E6 250E6 250E6 -250E6
    [1;32m2021-02-23 16:21:52,046[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 248.0E6 -250E6 250E6 250E6 -250E6
    [1;32m2021-02-23 16:21:52,047[0m - [1;34mPySpice.Spice.Parser.Element.__init__[0m - [1;31mDEBUG[0m - FB    7 99 POLY(5) VB VC VE VLP VLN 0 248.0E6 -250E6 250E6 250E6 -250E6
    [1;32m2021-02-23 16:21:52,048[0m - [1;34mPySpice.Spice.Library.Library.__init__[0m - [1;31mDEBUG[0m - Parse /github/workspace/lib/spice/cmos/4069ub.lib
    [1;32m2021-02-23 16:21:52,048[0m - [1;34mPySpice.Spice.Library.Library.__init__[0m - [1;31mDEBUG[0m - Parse /github/workspace/lib/spice/cmos/CD4069UB-hex.lib
    [1;32m2021-02-23 16:21:52,049[0m - [1;34mPySpice.Spice.Library.Library.__init__[0m - [1;31mDEBUG[0m - Parse /github/workspace/lib/spice/transistor/bc5x7.lib
    [1;32m2021-02-23 16:21:52,050[0m - [1;34mPySpice.Spice.Library.Library.__init__[0m - [1;31mDEBUG[0m - Parse /github/workspace/lib/spice/transistor/2N3906.LIB
    [1;32m2021-02-23 16:21:52,051[0m - [1;34mPySpice.Spice.Library.Library.__init__[0m - [1;31mDEBUG[0m - Parse /github/workspace/lib/spice/transistor/BCV62C.lib
    [1;32m2021-02-23 16:21:52,052[0m - [1;34mPySpice.Spice.Library.Library.__init__[0m - [1;31mDEBUG[0m - Parse /github/workspace/lib/spice/transistor/BC547.mod
    [1;32m2021-02-23 16:21:52,053[0m - [1;34mPySpice.Spice.Library.Library.__init__[0m - [1;31mDEBUG[0m - Parse /github/workspace/lib/spice/diode/led.lib
    [1;32m2021-02-23 16:21:52,053[0m - [1;34mPySpice.Spice.Library.Library.__init__[0m - [1;31mDEBUG[0m - Parse /github/workspace/lib/spice/diode/1N4148.mod

--&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;h2 class=&quot;subtitle is-lowercase&quot; id=&quot;amplitude-modulation&quot;&gt;amplitude modulation&lt;/h2&gt;

  &lt;p&gt;Amplitude Modulation has its origin in electronic communication technology. It is used in radio transmission where an audio signal is modulated on a carrier signal. Amplitude Modulation is also used in synthesizers. When both signals in a VCA are in the audio range, the resulting audio signal has added timbre. Amplitude Modulation is also used in a Ring Modulator. Ring modulation adds frequencies to the audio signal which gives it a different characteristic. The resulting audio signal has some ‘metallic’ sound. The popular usage of Ring Modulation is the &lt;a href=&quot;https://de.wikipedia.org/wiki/Die_Daleks&quot;&gt;Dalek&lt;/a&gt; voice from the BBC series &lt;a href=&quot;https://de.wikipedia.org/wiki/Doctor_Who&quot;&gt;Doctor Who&lt;/a&gt;.&lt;/p&gt;

  &lt;p&gt;In amplitude modulation the amplitude (signal strength) of the carrier changes in proportion to the message signal.&lt;/p&gt;

&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;

\[\begin{array}{c}
c(t) = A \sin(2 \pi f_c t)\,
\end{array}\]

&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;p&gt;Where A is the amplitude of the carrier singal and the function of f the modulation signal. Amplitude Modulation is a multiplication of the two signals.&lt;/p&gt;
&lt;/div&gt;

&lt;div class=&quot;section&quot;&gt;
  &lt;div class=&quot;container has-text-centered my-2&quot;&gt;

    &lt;p&gt;&lt;img src=&quot;/elektrophon/assets/ringmodulator_files/ringmodulator_4_0.svg&quot; alt=&quot;svg&quot; /&gt;&lt;/p&gt;

  &lt;/div&gt;
&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;p&gt;Here the carrier frequency is 1kHz and the modulation frequency is 200Hz. The carrier frequency is modulated by the modulation frequency. When the modulation signal is negative the resulting signal has a phase shift of 180°. The frequency analysis shows that the two sidebands are created at 800Hz and 1200Hz. The modulation frequency is added and subtracted from the base frequency. This is called a double-sideband with suppressed carrier (DSBSC).&lt;/p&gt;
&lt;/div&gt;

&lt;div class=&quot;section&quot;&gt;
  &lt;div class=&quot;container has-text-centered my-2&quot;&gt;

    &lt;p&gt;&lt;img src=&quot;/elektrophon/assets/ringmodulator_files/ringmodulator_6_0.svg&quot; alt=&quot;svg&quot; /&gt;&lt;/p&gt;

  &lt;/div&gt;
&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;p&gt;When the carrier frequency is added to the result, we see two things. First, the final signal is not phase-shifted when the base signal is negative. Second, the carrier signal is part of the final signal. This is basic amplitude modulation. but notice that the output amplitude is twice the input.&lt;/p&gt;
&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;h2 class=&quot;subtitle is-lowercase&quot; id=&quot;long-tailed-pair&quot;&gt;Long tailed pair&lt;/h2&gt;

  &lt;p&gt;The long-tailed pair or differential amplifier is probably the most widely used circuit building block. For example, the long-tailed pair is the base for op-amps. Also in synthesizer circuits, we see the long-tailed pair a lot for converting CV signals into current. This circuit can be implemented with BJTs or MOSFETs. The differential pair multiplies the voltage difference between the two inputs with the differential gain. The differential gain can be configured with the current in the long tail. The output can be taken either from one side or the difference from both sides.&lt;/p&gt;
&lt;/div&gt;

&lt;!-- execute result --&gt;

&lt;div class=&quot;section&quot;&gt;
  &lt;div class=&quot;container has-text-centered my-2&quot;&gt;

    &lt;p&gt;&lt;img src=&quot;/elektrophon/assets/ringmodulator_files/ringmodulator_9_0.svg&quot; alt=&quot;svg&quot; /&gt;&lt;/p&gt;

  &lt;/div&gt;
&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;p&gt;In this typical vca configuration, the audio signal is applied to the transistor Q1 where Q2 is grounded. The multiplication factor, or current, is set with the transistor Q3. The output is the difference of OUTa and OUTb (OUTb - OUTa).&lt;/p&gt;
&lt;/div&gt;

&lt;!-- 
    [1;32m2021-02-23 16:21:53,641[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.new_instance[0m - [1;31mDEBUG[0m - New instance for id 0
    [1;32m2021-02-23 16:21:53,642[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared._load_library[0m - [1;31mDEBUG[0m - Set locale LC_NUMERIC to C
    [1;32m2021-02-23 16:21:53,673[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared._load_library[0m - [1;31mDEBUG[0m - Load library libngspice.so
    [1;32m2021-02-23 16:21:53,694[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout ******'
    [1;32m2021-02-23 16:21:53,694[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout ** ngspice-32 shared library'
    [1;32m2021-02-23 16:21:53,695[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout ** Creation Date: Tue Jun  9 21:35:26 UTC 2020'
    [1;32m2021-02-23 16:21:53,696[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout ******'
    [1;32m2021-02-23 16:21:53,705[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.exec_command[0m - [1;31mDEBUG[0m - Execute command: version -f
    [1;32m2021-02-23 16:21:53,706[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout ******'
    [1;32m2021-02-23 16:21:53,706[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout ** ngspice-32 : Circuit level simulation program'
    [1;32m2021-02-23 16:21:53,707[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout ** The U. C. Berkeley CAD Group'
    [1;32m2021-02-23 16:21:53,708[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout ** Copyright 1985-1994, Regents of the University of California.'
    [1;32m2021-02-23 16:21:53,711[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout ** Copyright 2001-2020, The ngspice team.'
    [1;32m2021-02-23 16:21:53,712[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout ** Please get your ngspice manual from http://ngspice.sourceforge.net/docs.html'
    [1;32m2021-02-23 16:21:53,712[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout ** Please file your bug-reports at http://ngspice.sourceforge.net/bugrep.html'
    [1;32m2021-02-23 16:21:53,713[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout ** Creation Date: Tue Jun  9 21:35:26 UTC 2020'
    [1;32m2021-02-23 16:21:53,715[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout **'
    [1;32m2021-02-23 16:21:53,719[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout ** CIDER 1.b1 (CODECS simulator) included'
    [1;32m2021-02-23 16:21:53,720[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout ** XSPICE extensions included'
    [1;32m2021-02-23 16:21:53,720[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b&quot;stdout ** Relevant compilation options (refer to user's manual):&quot;
    [1;32m2021-02-23 16:21:53,721[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout ** OpenMP multithreading for BSIM3, BSIM4 enabled'
    [1;32m2021-02-23 16:21:53,722[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout ** X11 interface not compiled into ngspice'
    [1;32m2021-02-23 16:21:53,722[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout **'
    [1;32m2021-02-23 16:21:53,723[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout ******'
    [1;32m2021-02-23 16:21:53,724[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared._get_version[0m - [1;31mDEBUG[0m - Ngspice version 32 with extensions: CIDER, XSPICE
    [1;32m2021-02-23 16:21:53,725[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.exec_command[0m - [1;31mDEBUG[0m - Execute command: set nomoremode
    [1;32m2021-02-23 16:21:53,727[0m - [1;34mPySpice.Spice.NgSpice.Simulation.NgSpiceSharedCircuitSimulator._run[0m - [1;31mDEBUG[0m - desk
    .title differential pair
    .include /github/workspace/lib/spice/transistor/BC547.mod
    V1 +15V 0 DC 15
    V2 -15V 0 DC -15
    V3 IN_a 0 DC 0V AC 0V SIN(0 25m 1k)
    V4 IN_b 0 DC 0V AC 0V SIN(0 5 100)
    Q1 OUT_A IN_a R3_in BC547B
    Q2 OUT_B 0 R3_in BC547B
    Q3 0 IN_b R3_out BC547B
    R1 OUT_A +15V 15kOhm
    R2 OUT_B +15V 15kOhm
    R3 R3_in R3_out 33kOhm
    R4 R3_out -15V 15kOhm
    .options TEMP = 25C
    .options TNOM = 25C
    .ic 
    .tran 1us 20ms 0ms
    .end
    
    [1;32m2021-02-23 16:21:53,729[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.exec_command[0m - [1;31mDEBUG[0m - Execute command: destroy all
    [1;32m2021-02-23 16:21:53,734[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.load_circuit[0m - [1;31mDEBUG[0m - ngSpice_Circ
    .title differential pair
    .include /github/workspace/lib/spice/transistor/BC547.mod
    V1 +15V 0 DC 15
    V2 -15V 0 DC -15
    V3 IN_a 0 DC 0V AC 0V SIN(0 25m 1k)
    V4 IN_b 0 DC 0V AC 0V SIN(0 5 100)
    Q1 OUT_A IN_a R3_in BC547B
    Q2 OUT_B 0 R3_in BC547B
    Q3 0 IN_b R3_out BC547B
    R1 OUT_A +15V 15kOhm
    R2 OUT_B +15V 15kOhm
    R3 R3_in R3_out 33kOhm
    R4 R3_out -15V 15kOhm
    .options TEMP = 25C
    .options TNOM = 25C
    .ic 
    .tran 1us 20ms 0ms
    .end
    
    [1;32m2021-02-23 16:21:53,739[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout Circuit: differential pair'
    [1;32m2021-02-23 16:21:53,741[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.exec_command[0m - [1;31mDEBUG[0m - Execute command: run
    [1;32m2021-02-23 16:21:53,742[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout Doing analysis at TEMP = 25.000000 and TNOM = 25.000000'
    [1;32m2021-02-23 16:21:53,744[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout Initial Transient Solution'
    [1;32m2021-02-23 16:21:53,745[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout --------------------------'
    [1;32m2021-02-23 16:21:53,747[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout Node                                   Voltage'
    [1;32m2021-02-23 16:21:53,749[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout ----                                   -------'
    [1;32m2021-02-23 16:21:53,750[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout +15v                                        15'
    [1;32m2021-02-23 16:21:53,751[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout -15v                                       -15'
    [1;32m2021-02-23 16:21:53,752[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout in_a                                         0'
    [1;32m2021-02-23 16:21:53,754[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout in_b                                         0'
    [1;32m2021-02-23 16:21:53,755[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout out_a                                  14.9632'
    [1;32m2021-02-23 16:21:53,757[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout r3_in                                -0.472726'
    [1;32m2021-02-23 16:21:53,758[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout out_b                                  14.9632'
    [1;32m2021-02-23 16:21:53,758[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout r3_out                               -0.635594'
    [1;32m2021-02-23 16:21:53,761[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout v4#branch                         -3.62234e-06'
    [1;32m2021-02-23 16:21:53,763[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout v3#branch                         -1.72549e-08'
    [1;32m2021-02-23 16:21:53,763[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout v2#branch                          0.000957627'
    [1;32m2021-02-23 16:21:53,764[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout v1#branch                         -4.90089e-06'
    [1;32m2021-02-23 16:21:53,772[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b' Reference value :  0.00000e+00\r'
    [1;32m2021-02-23 16:21:54,021[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b' Reference value :  1.84673e-02\r'
    [1;32m2021-02-23 16:21:54,042[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout No. of Data Rows : 20008'
    [1;32m2021-02-23 16:21:54,043[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.run[0m - [1;31mDEBUG[0m - Simulation is done
    [1;32m2021-02-23 16:21:54,044[0m - [1;34mPySpice.Spice.NgSpice.Simulation.NgSpiceSharedCircuitSimulator._run[0m - [1;31mDEBUG[0m - ['tran1', 'const']

--&gt;

&lt;!-- 
    [1;32m2021-02-23 16:21:54,079[0m - [1;34mPySpice.Probe.WaveForm.WaveForm.__array_ufunc__[0m - [1;31mDEBUG[0m - Conversion for &lt;ufunc 'true_divide'&gt; is NEW_UNIT
    [1;32m2021-02-23 16:21:54,083[0m - [1;34mPySpice.Probe.WaveForm.WaveForm.__array_ufunc__[0m - [1;31mDEBUG[0m - Conversion for &lt;ufunc 'subtract'&gt; is UNIT_MATCH

--&gt;

&lt;div class=&quot;section&quot;&gt;
  &lt;div class=&quot;container has-text-centered my-2&quot;&gt;

    &lt;p&gt;&lt;img src=&quot;/elektrophon/assets/ringmodulator_files/ringmodulator_13_1.svg&quot; alt=&quot;svg&quot; /&gt;&lt;/p&gt;

  &lt;/div&gt;
&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;p&gt;The output (red) is the signal multiplied by the input at the long tail. But we see that only the negative signal creates amplification. When the signal is positive the output is silent. This circuit can be useful for a VCA where a DC envelope is applied.&lt;/p&gt;
&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;h2 class=&quot;subtitle is-lowercase&quot; id=&quot;gilbert-cell&quot;&gt;gilbert cell&lt;/h2&gt;

  &lt;p&gt;Another circuit for the multiplication of two signals is the Gilbert Cell. Although everybody calls it the Gilbert Cell, it is not invented by &lt;a href=&quot;https://en.wikipedia.org/wiki/Barrie_Gilbert&quot;&gt;Barrie Gilbert&lt;/a&gt;. The circuit was first used by Howard Jones in 1963. But Barrie Gilbert invented and augmented it independently and made it a common building block in analog electronics. The Gilbert Cell essentially comprises two differential transistor pairs whose bias current is controlled by one of the input signals.&lt;/p&gt;
&lt;/div&gt;

&lt;!-- execute result --&gt;

&lt;div class=&quot;section&quot;&gt;
  &lt;div class=&quot;container has-text-centered my-2&quot;&gt;

    &lt;p&gt;&lt;img src=&quot;/elektrophon/assets/ringmodulator_files/ringmodulator_16_0.svg&quot; alt=&quot;svg&quot; /&gt;&lt;/p&gt;

  &lt;/div&gt;
&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;p&gt;It is not so easy to create a discrete Gilbert Cell. All the transistors have to be matched. The most tricky part is the biasing of the input signals. Here the audio signal is biased with a voltage of -7.5V (Vbias). The carrier is biased by the -15V in the long tail. This allows, that the carrier signal can also be a DC signal, like an envelope. This is a very crude implementation of a Gilbert Cell, which most likely is not precise and would add a lot of noise to the output.&lt;/p&gt;
&lt;/div&gt;

&lt;!-- 
    [1;32m2021-02-23 16:21:55,432[0m - [1;34mPySpice.Spice.NgSpice.Simulation.NgSpiceSharedCircuitSimulator._run[0m - [1;31mDEBUG[0m - desk
    .title gilbert cell
    .include /github/workspace/lib/spice/transistor/BC547.mod
    V1 +15V 0 DC 15
    V2 -15V 0 DC -15
    V3 IN_x 0 DC 0V AC 0V SIN(0 10m 1k)
    V4 IN_y 0 DC 0V AC 0V SIN(0 20m 100)
    V5 Vbias 0 DC -7.5V
    R1 OUT_a +15V 720Ohm
    R2 OUT_b +15V 720Ohm
    R3 R3_in -15V 720Ohm
    R4 R4_out Vbias 2.2kOhm
    R5 R5_out Vbias 2.2kOhm
    C1 IN_x R4_out 0.22uF
    Q1 OUT_a IN_y emitter_left BC547B
    Q2 OUT_b 0 emitter_left BC547B
    Q3 OUT_a 0 emitter_right BC547B
    Q4 OUT_b IN_y emitter_right BC547B
    Q5 emitter_left R4_out R3_in BC547B
    Q6 emitter_right R5_out R3_in BC547B
    .options TEMP = 25C
    .options TNOM = 25C
    .ic 
    .tran 1us 20ms 0ms
    .end
    
    [1;32m2021-02-23 16:21:55,433[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.exec_command[0m - [1;31mDEBUG[0m - Execute command: destroy all
    [1;32m2021-02-23 16:21:55,435[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.load_circuit[0m - [1;31mDEBUG[0m - ngSpice_Circ
    .title gilbert cell
    .include /github/workspace/lib/spice/transistor/BC547.mod
    V1 +15V 0 DC 15
    V2 -15V 0 DC -15
    V3 IN_x 0 DC 0V AC 0V SIN(0 10m 1k)
    V4 IN_y 0 DC 0V AC 0V SIN(0 20m 100)
    V5 Vbias 0 DC -7.5V
    R1 OUT_a +15V 720Ohm
    R2 OUT_b +15V 720Ohm
    R3 R3_in -15V 720Ohm
    R4 R4_out Vbias 2.2kOhm
    R5 R5_out Vbias 2.2kOhm
    C1 IN_x R4_out 0.22uF
    Q1 OUT_a IN_y emitter_left BC547B
    Q2 OUT_b 0 emitter_left BC547B
    Q3 OUT_a 0 emitter_right BC547B
    Q4 OUT_b IN_y emitter_right BC547B
    Q5 emitter_left R4_out R3_in BC547B
    Q6 emitter_right R5_out R3_in BC547B
    .options TEMP = 25C
    .options TNOM = 25C
    .ic 
    .tran 1us 20ms 0ms
    .end
    
    [1;32m2021-02-23 16:21:55,436[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout Circuit: gilbert cell'
    [1;32m2021-02-23 16:21:55,436[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.exec_command[0m - [1;31mDEBUG[0m - Execute command: run
    [1;32m2021-02-23 16:21:55,438[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout Doing analysis at TEMP = 25.000000 and TNOM = 25.000000'
    [1;32m2021-02-23 16:21:55,442[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout Initial Transient Solution'
    [1;32m2021-02-23 16:21:55,443[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout --------------------------'
    [1;32m2021-02-23 16:21:55,444[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout Node                                   Voltage'
    [1;32m2021-02-23 16:21:55,445[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout ----                                   -------'
    [1;32m2021-02-23 16:21:55,445[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout +15v                                        15'
    [1;32m2021-02-23 16:21:55,447[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout -15v                                       -15'
    [1;32m2021-02-23 16:21:55,448[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout in_x                                         0'
    [1;32m2021-02-23 16:21:55,453[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout in_y                                         0'
    [1;32m2021-02-23 16:21:55,454[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout vbias                                     -7.5'
    [1;32m2021-02-23 16:21:55,455[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout out_a                                  11.6261'
    [1;32m2021-02-23 16:21:55,455[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout out_b                                  11.6261'
    [1;32m2021-02-23 16:21:55,456[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout r3_in                                 -8.21224'
    [1;32m2021-02-23 16:21:55,456[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout r4_out                                -7.53114'
    [1;32m2021-02-23 16:21:55,457[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout r5_out                                -7.53114'
    [1;32m2021-02-23 16:21:55,457[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout emitter_left                         -0.655766'
    [1;32m2021-02-23 16:21:55,458[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout emitter_right                        -0.655766'
    [1;32m2021-02-23 16:21:55,458[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout v5#branch                         -2.83079e-05'
    [1;32m2021-02-23 16:21:55,459[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout v4#branch                         -1.35339e-05'
    [1;32m2021-02-23 16:21:55,459[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout v3#branch                                    0'
    [1;32m2021-02-23 16:21:55,460[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout v2#branch                           0.00942745'
    [1;32m2021-02-23 16:21:55,461[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout v1#branch                          -0.00937207'
    [1;32m2021-02-23 16:21:55,462[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b' Reference value :  0.00000e+00\r'
    [1;32m2021-02-23 16:21:55,709[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b' Reference value :  1.38603e-02\r'
    [1;32m2021-02-23 16:21:55,821[0m - [1;34mPySpice.Spice.NgSpice.Shared._send_char[0m - [1;31mDEBUG[0m - b'stdout No. of Data Rows : 20008'
    [1;32m2021-02-23 16:21:55,822[0m - [1;34mPySpice.Spice.NgSpice.Shared.NgSpiceShared.run[0m - [1;31mDEBUG[0m - Simulation is done
    [1;32m2021-02-23 16:21:55,824[0m - [1;34mPySpice.Spice.NgSpice.Simulation.NgSpiceSharedCircuitSimulator._run[0m - [1;31mDEBUG[0m - ['tran1', 'const']

--&gt;

&lt;!-- 
    [1;32m2021-02-23 16:21:55,857[0m - [1;34mPySpice.Probe.WaveForm.WaveForm.__array_ufunc__[0m - [1;31mDEBUG[0m - Conversion for &lt;ufunc 'multiply'&gt; is NEW_UNIT
    [1;32m2021-02-23 16:21:55,862[0m - [1;34mPySpice.Probe.WaveForm.WaveForm.__array_ufunc__[0m - [1;31mDEBUG[0m - Conversion for &lt;ufunc 'subtract'&gt; is UNIT_MATCH

--&gt;

&lt;div class=&quot;section&quot;&gt;
  &lt;div class=&quot;container has-text-centered my-2&quot;&gt;

    &lt;p&gt;&lt;img src=&quot;/elektrophon/assets/ringmodulator_files/ringmodulator_19_1.svg&quot; alt=&quot;svg&quot; /&gt;&lt;/p&gt;

  &lt;/div&gt;
&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;p&gt;The plot shows, that the Gilbert Cell does work as excpected and creates real amplitude modulation with double sideband and supressed carrier.&lt;/p&gt;
&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;h2 class=&quot;subtitle is-lowercase&quot; id=&quot;analog-multiplier&quot;&gt;Analog Multiplier&lt;/h2&gt;

  &lt;p&gt;We saw that multiple types of multiplier circuits behave differently. Of course, this is a well-defined behaviour. The multipliers are classified in three types. The types are called quadrants. In the following table the different quadrants are listed and for which signal type they can be used.&lt;/p&gt;

  &lt;div class=&quot;columns is-centered my-4&quot;&gt;
    &lt;div class=&quot;column is-narrow&quot;&gt;

      &lt;table class=&quot;table is-striped is-hoverable is-narrow has-text-centered&quot;&gt;
        &lt;thead&gt;
          &lt;tr&gt;
            &lt;th&gt;Type&lt;/th&gt;
            &lt;th&gt;X [V]&lt;/th&gt;
            &lt;th&gt;Y  [V]&lt;/th&gt;
            &lt;th&gt;Out [V]&lt;/th&gt;
          &lt;/tr&gt;
        &lt;/thead&gt;
        &lt;tbody&gt;
          &lt;tr&gt;
            &lt;td&gt;1-Quadrant&lt;/td&gt;
            &lt;td&gt;Unipolar&lt;/td&gt;
            &lt;td&gt;Unipolar&lt;/td&gt;
            &lt;td&gt;Unipolar&lt;/td&gt;
          &lt;/tr&gt;
          &lt;tr&gt;
            &lt;td&gt;2-Quadrant&lt;/td&gt;
            &lt;td&gt;Bipolar&lt;/td&gt;
            &lt;td&gt;Unipolar&lt;/td&gt;
            &lt;td&gt;Bipolar&lt;/td&gt;
          &lt;/tr&gt;
          &lt;tr&gt;
            &lt;td&gt;4-Quadrant&lt;/td&gt;
            &lt;td&gt;Bipolar&lt;/td&gt;
            &lt;td&gt;Bipolar&lt;/td&gt;
            &lt;td&gt;Bipolar&lt;/td&gt;
          &lt;/tr&gt;
        &lt;/tbody&gt;
      &lt;/table&gt;

    &lt;/div&gt;
  &lt;/div&gt;

  &lt;p&gt;The simulation showed that the long-tailed pair is a 2-quadrant multiplier. The X signal can be an audio signal but the Y signal has to be unipolar, for example, an envelope. In contrast, the Gilbert Cell is a four-quadrant multiplier and allows both signals to be bipolar. The Gilbert Cell can be used as a Ring Modulator. of course, a 4-quadrant multiplier also works correctly when one signal is unipolar. But the output signal would be the same as with a 2-quadrant multiplier.&lt;/p&gt;

&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;h2 class=&quot;subtitle is-lowercase&quot; id=&quot;conclusion&quot;&gt;conclusion&lt;/h2&gt;

  &lt;p&gt;There are different circuits for multiplication of signals. The choice of the circuit depends on the nature of the signal and the required functions we want to apply to them. Here only circuits using BJT’s are shown. The downside of these circuits is that all the transistors have to be properly matched. In my experience, they are also very sensitive to noise. My take on a discrete Gilbert Cell produced to much noise to be useful. There are also integrated circuits which implement a VCA or multiplier available. For a simple VCA the &lt;a href=&quot;https://www.ti.com/lit/ds/symlink/lm13700.pdf&quot;&gt;LM13700&lt;/a&gt; is a good choice. There are also integrated circuits available which implement the Gilbert Cell. One example is the &lt;a href=&quot;https://www.analog.com/media/en/technical-documentation/data-sheets/AD633.pdf&quot;&gt;AD633&lt;/a&gt; from Analog Devices. This chip is very handy, it offers the right input and output impedances. No buffering or biasing of the signals is necessary. It is a very precise multiplier, which of course has some price.&lt;/p&gt;
&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;h2 class=&quot;subtitle is-lowercase&quot; id=&quot;references&quot;&gt;references&lt;/h2&gt;

  &lt;ul&gt;
    &lt;li&gt;&lt;a href=&quot;https://www.ti.com/lit/ds/symlink/lm13700.pdf&quot;&gt;LM13700&lt;/a&gt; Datasheet&lt;/li&gt;
    &lt;li&gt;&lt;a href=&quot;https://www.analog.com/media/en/technical-documentation/data-sheets/AD633.pdf&quot;&gt;AD633&lt;/a&gt; Datasheet&lt;/li&gt;
    &lt;li&gt;VCA Techniques Investigated by &lt;a href=&quot;https://sound-au.com/articles/vca-techniques.html&quot;&gt;Rod Elliott (ESP)&lt;/a&gt;&lt;/li&gt;
    &lt;li&gt;&lt;a href=&quot;https://mybinder.org/v2/gh/spielhuus/elektrophon/HEAD?filepath=content%2Fringmodulator%2Fringmodulator.ipynb&quot;&gt;&lt;img src=&quot;https://mybinder.org/badge_logo.svg&quot; alt=&quot;Binder&quot; /&gt;&lt;/a&gt;&lt;/li&gt;
  &lt;/ul&gt;

&lt;/div&gt;</content><author><name>spielhuus</name></author><category term="article" /><category term="electronics" /><summary type="html">in this article different amplitude modulation techniques are explored and the relation to voltage controlled amplifierts is explained.</summary><media:thumbnail xmlns:media="http://search.yahoo.com/mrss/" url="https://spielhuus.github.io//elektrophon/assets/ringmodulator_files/dalek.png" /><media:content medium="image" url="https://spielhuus.github.io//elektrophon/assets/ringmodulator_files/dalek.png" xmlns:media="http://search.yahoo.com/mrss/" /></entry><entry><title type="html">speisung</title><link href="https://spielhuus.github.io//elektrophon/article/2020/12/03/speisung.html" rel="alternate" type="text/html" title="speisung" /><published>2020-12-03T00:00:00+00:00</published><updated>2020-12-03T00:00:00+00:00</updated><id>https://spielhuus.github.io//elektrophon/article/2020/12/03/speisung</id><content type="html" xml:base="https://spielhuus.github.io//elektrophon/article/2020/12/03/speisung.html">&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;hr /&gt;
  &lt;p&gt;layout: article
title: speisung
author: spielhuus
tags: article
category: basics
logo: speisung_files/speisung.jpg
excerpt: power connections for the modules.
—&lt;/p&gt;

&lt;/div&gt;

&lt;!-- mk scoped --&gt;
&lt;div class=&quot;container my-2&quot;&gt;
  &lt;p&gt;in this article the power connection for the modules is described. there are multiple de facto standards for modular synthesizers. unfortunetely i managed it to not follow any of those and created a new connection type. i recognized this to late and will not change the connections. this is very imporant for you. if you plan to build modules from this site, you will have to have such a power supply with this pinout or adapt the modules to your power supply.&lt;/p&gt;

&lt;/div&gt;

&lt;!-- execute result --&gt;

&lt;div class=&quot;section&quot;&gt;
  &lt;div class=&quot;container has-text-centered my-2&quot;&gt;

    &lt;p&gt;&lt;img src=&quot;/assets//elektrophon/assets/speisung_files/speisung_3_0.svg&quot; alt=&quot;svg&quot; /&gt;&lt;/p&gt;

  &lt;/div&gt;
&lt;/div&gt;</content><author><name>spielhuus</name></author><category term="article" /><category term="rack" /><summary type="html">power connections for the modules.</summary><media:thumbnail xmlns:media="http://search.yahoo.com/mrss/" url="https://spielhuus.github.io//elektrophon/assets/speisung_files/speisung.jpg" /><media:content medium="image" url="https://spielhuus.github.io//elektrophon/assets/speisung_files/speisung.jpg" xmlns:media="http://search.yahoo.com/mrss/" /></entry></feed>