/*
  Copyright (c), 2001-2022, Shenshu Tech. Co., Ltd.
 */

#ifndef SS_MPI_DPU_MATCH_H
#define SS_MPI_DPU_MATCH_H

#include "ot_common_dpu_match.h"

#ifdef __cplusplus
extern "C" {
#endif

td_s32 ss_mpi_dpu_match_get_assist_buf_size(td_u16 disp_num, td_u32 dst_height, td_u32 *size);

td_s32 ss_mpi_dpu_match_create_grp(ot_dpu_match_grp match_grp, const ot_dpu_match_grp_attr *grp_attr);

td_s32 ss_mpi_dpu_match_destroy_grp(ot_dpu_match_grp match_grp);

td_s32 ss_mpi_dpu_match_set_grp_attr(ot_dpu_match_grp match_grp, const ot_dpu_match_grp_attr *grp_attr);

td_s32 ss_mpi_dpu_match_get_grp_attr(ot_dpu_match_grp match_grp, ot_dpu_match_grp_attr *grp_attr);

td_s32 ss_mpi_dpu_match_start_grp(ot_dpu_match_grp match_grp);

td_s32 ss_mpi_dpu_match_stop_grp(ot_dpu_match_grp match_grp);

td_s32 ss_mpi_dpu_match_set_chn_attr(ot_dpu_match_grp match_grp, ot_dpu_match_chn match_chn,
    const ot_dpu_match_chn_attr *chn_attr);

td_s32 ss_mpi_dpu_match_get_chn_attr(ot_dpu_match_grp match_grp, ot_dpu_match_chn match_chn,
    ot_dpu_match_chn_attr *chn_attr);

td_s32 ss_mpi_dpu_match_enable_chn(ot_dpu_match_grp match_grp, ot_dpu_match_chn match_chn);

td_s32 ss_mpi_dpu_match_disable_chn(ot_dpu_match_grp match_grp, ot_dpu_match_chn match_chn);

td_s32 ss_mpi_dpu_match_get_frame(ot_dpu_match_grp match_grp, td_s32 milli_sec,
    ot_dpu_match_src_frame_info *src_frame_info, ot_dpu_match_dst_frame_info *dst_frame_info);

td_s32 ss_mpi_dpu_match_release_frame(ot_dpu_match_grp match_grp,
    const ot_dpu_match_src_frame_info *src_frame_info, const ot_dpu_match_dst_frame_info *dst_frame_info);

td_s32 ss_mpi_dpu_match_send_frame(ot_dpu_match_grp match_grp,
    const ot_dpu_match_src_frame_info *src_frame_info, td_s32 milli_sec);

#ifdef __cplusplus
}
#endif

#endif /* SS_MPI_DPU_MATCH_H */
