

================================================================
== Vivado HLS Report for 'bigint_math'
================================================================
* Date:           Sun Mar 19 09:53:26 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        BigInt
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  50.00|     13.51|        6.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------+---------------------------+-----+-----+-----+-----+---------+
        |                                     |                           |  Latency  |  Interval | Pipeline|
        |               Instance              |           Module          | min | max | min | max |   Type  |
        +-------------------------------------+---------------------------+-----+-----+-----+-----+---------+
        |grp_bigint_math_bigint_modexp_fu_82  |bigint_math_bigint_modexp  |    ?|    ?|    ?|    ?|   none  |
        +-------------------------------------+---------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  256|  256|         1|          -|          -|   256|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     13|
|FIFO             |        -|      -|       -|      -|
|Instance         |       46|      6|    4193|   7084|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     28|
|Register         |        -|      -|      13|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       46|      6|    4206|   7125|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       16|      2|       3|     13|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------------+------------------------------+---------+-------+------+------+
    |               Instance              |            Module            | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------------------+------------------------------+---------+-------+------+------+
    |bigint_math_PERIPH_BUS_s_axi_U       |bigint_math_PERIPH_BUS_s_axi  |        8|      0|   356|   320|
    |grp_bigint_math_bigint_modexp_fu_82  |bigint_math_bigint_modexp     |       38|      6|  3837|  6764|
    +-------------------------------------+------------------------------+---------+-------+------+------+
    |Total                                |                              |       46|      6|  4193|  7084|
    +-------------------------------------+------------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_fu_104_p2          |     +    |      0|  0|   9|           9|           1|
    |exitcond_i_fu_98_p2  |   icmp   |      0|  0|   4|           9|          10|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  13|          18|          11|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |a_address0  |   8|          3|    8|         24|
    |a_ce0       |   1|          3|    1|          3|
    |a_d0        |   8|          3|    8|         24|
    |a_we0       |   1|          3|    1|          3|
    |ap_NS_fsm   |   1|          4|    1|          4|
    |i_i_reg_71  |   9|          2|    9|         18|
    +------------+----+-----------+-----+-----------+
    |Total       |  28|         18|   28|         76|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+---+----+-----+-----------+
    |                         Name                        | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                            |  3|   0|    3|          0|
    |ap_reg_grp_bigint_math_bigint_modexp_fu_82_ap_start  |  1|   0|    1|          0|
    |i_i_reg_71                                           |  9|   0|    9|          0|
    +-----------------------------------------------------+---+----+-----+-----------+
    |Total                                                | 13|   0|   13|          0|
    +-----------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------------+-----+-----+------------+--------------+--------------+
|s_axi_PERIPH_BUS_AWVALID  |  in |    1|    s_axi   |  PERIPH_BUS  |     array    |
|s_axi_PERIPH_BUS_AWREADY  | out |    1|    s_axi   |  PERIPH_BUS  |     array    |
|s_axi_PERIPH_BUS_AWADDR   |  in |   11|    s_axi   |  PERIPH_BUS  |     array    |
|s_axi_PERIPH_BUS_WVALID   |  in |    1|    s_axi   |  PERIPH_BUS  |     array    |
|s_axi_PERIPH_BUS_WREADY   | out |    1|    s_axi   |  PERIPH_BUS  |     array    |
|s_axi_PERIPH_BUS_WDATA    |  in |   32|    s_axi   |  PERIPH_BUS  |     array    |
|s_axi_PERIPH_BUS_WSTRB    |  in |    4|    s_axi   |  PERIPH_BUS  |     array    |
|s_axi_PERIPH_BUS_ARVALID  |  in |    1|    s_axi   |  PERIPH_BUS  |     array    |
|s_axi_PERIPH_BUS_ARREADY  | out |    1|    s_axi   |  PERIPH_BUS  |     array    |
|s_axi_PERIPH_BUS_ARADDR   |  in |   11|    s_axi   |  PERIPH_BUS  |     array    |
|s_axi_PERIPH_BUS_RVALID   | out |    1|    s_axi   |  PERIPH_BUS  |     array    |
|s_axi_PERIPH_BUS_RREADY   |  in |    1|    s_axi   |  PERIPH_BUS  |     array    |
|s_axi_PERIPH_BUS_RDATA    | out |   32|    s_axi   |  PERIPH_BUS  |     array    |
|s_axi_PERIPH_BUS_RRESP    | out |    2|    s_axi   |  PERIPH_BUS  |     array    |
|s_axi_PERIPH_BUS_BVALID   | out |    1|    s_axi   |  PERIPH_BUS  |     array    |
|s_axi_PERIPH_BUS_BREADY   |  in |    1|    s_axi   |  PERIPH_BUS  |     array    |
|s_axi_PERIPH_BUS_BRESP    | out |    2|    s_axi   |  PERIPH_BUS  |     array    |
|ap_clk                    |  in |    1| ap_ctrl_hs |  bigint_math | return value |
|ap_rst_n                  |  in |    1| ap_ctrl_hs |  bigint_math | return value |
|interrupt                 | out |    1| ap_ctrl_hs |  bigint_math | return value |
+--------------------------+-----+-----+------------+--------------+--------------+

