==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_recurrent_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_pooling_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_normalization_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_merge_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_helper_functions.c' ... 
WARNING: [HLS 200-40] In file included from avinav_mnist/include/k2c_helper_functions.c:1:
avinav_mnist/include/k2c_helper_functions.c:121:28: warning: comparison of unsigned expression >= 0 is always true [-Wtautological-compare]
    for (size_t i=ndim-1; i>=0; --i) {
                          ~^ ~
1 warning generated.\n
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_embedding_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_core_layers.c' ... 
WARNING: [HLS 200-40] In file included from avinav_mnist/include/k2c_core_layers.c:1:
avinav_mnist/include/k2c_core_layers.c:51:40: warning: passing 'const size_t [1]' to parameter of type 'size_t *' (aka 'unsigned long long *') discards qualifiers [-Wincompatible-pointer-types]
        k2c_dot(output, input, kernel, axesA, axesB, naxes, normalize, fwork);
                                       ^~~~~
avinav_mnist/include/k2c_include.h:88:65: note: passing argument to parameter 'axesA' here
void k2c_dot(k2c_tensor C, k2c_tensor A, k2c_tensor B, size_t * axesA,
                                                                ^
In file included from avinav_mnist/include/k2c_core_layers.c:1:
avinav_mnist/include/k2c_core_layers.c:51:47: warning: passing 'const size_t [1]' to parameter of type 'size_t *' (aka 'unsigned long long *') discards qualifiers [-Wincompatible-pointer-types]
        k2c_dot(output, input, kernel, axesA, axesB, naxes, normalize, fwork);
                                              ^~~~~
avinav_mnist/include/k2c_include.h:89:24: note: passing argument to parameter 'axesB' here
              size_t * axesB, size_t naxes, size_t normalize, float * fwork);
                       ^
2 warnings generated.\n
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_convolution_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_activations.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/c_mnist.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:01:22 . Memory (MB): peak = 101.559 ; gain = 45.473
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:01:22 . Memory (MB): peak = 101.559 ; gain = 45.473
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<71, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:255).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<71, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:251).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<64, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:252).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<71, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:269).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<73, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:274).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<73, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:273).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<59, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:140).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<58, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<25, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:302).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<41, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:309).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<49, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 36, 38>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<60, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 38, 37>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<74, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 37, 32>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<73, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:372).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:56 ; elapsed = 00:02:40 . Memory (MB): peak = 1447.117 ; gain = 1391.031
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_fabs<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_nan<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:475) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:489) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:202) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:203) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:212) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:230) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:313) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<float>' into 'explog_based::generic_tanh<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:57) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<float>' into 'explog_based::generic_tanh<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:63) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:85) automatically.
INFO: [XFORM 203-602] Inlining function 'tanhf' into 'k2c_tanh' (avinav_mnist/include/k2c_activations.c:98) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 36, 38>' into 'log_reduce::log_traits<float>::range_reduction<36>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:148) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 38, 37>' into 'log_reduce::log_traits<float>::range_reduction<36>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:150) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 37, 32>' into 'log_reduce::log_traits<float>::range_reduction<36>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:152) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:221) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:238) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<float>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:240) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:247) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log_traits<float>::range_reduction<36>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<float>' into 'log_reduce::log1p' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:29) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'log_reduce::log1p' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'log1pf' into 'k2c_softplus' (avinav_mnist/include/k2c_activations.c:164) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<float>' into 'fabsf' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsfloat.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'fabsf' into 'k2c_softsign' (avinav_mnist/include/k2c_activations.c:180) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (avinav_mnist/include/k2c_helper_functions.c:223) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_linear' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_exponential' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_tanh' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_softplus' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:52) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (avinav_mnist/include/k2c_helper_functions.c:223) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_linear' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_exponential' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_tanh' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_softplus' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:52) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (avinav_mnist/include/k2c_helper_functions.c:223) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_linear' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_exponential' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_tanh' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_softplus' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:52) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_flatten' into 'c_mnist' (avinav_mnist/c_mnist.c:185496) automatically.
WARNING: [SYNCHK 200-23] r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:355: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-77] The top function 'c_mnist' (avinav_mnist/c_mnist.c:9) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:40 ; elapsed = 00:03:42 . Memory (MB): peak = 1447.117 ; gain = 1391.031
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:208).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:178).
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:354) in function 'log_reduce::log_generic<float>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:273) in function 'exp_reduce_::exp_generic<double>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:274) in function 'exp_reduce_::exp_generic<double>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-102] Partitioning array 'dense_6_kernel.shape' (avinav_mnist/c_mnist.c:122955) automatically.
INFO: [XFORM 203-102] Partitioning array 'dense_7_kernel.shape' (avinav_mnist/c_mnist.c:184600) automatically.
INFO: [XFORM 203-102] Partitioning array 'dense_8_kernel.shape' (avinav_mnist/c_mnist.c:185481) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_relu' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_relu' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_hard_sigmoid' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_flatten' into 'c_mnist' (avinav_mnist/c_mnist.c:185496) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_dense.2' into 'c_mnist' (avinav_mnist/c_mnist.c:185497) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_dense.1' into 'c_mnist' (avinav_mnist/c_mnist.c:185518) automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'dense_6_kernel.array' in function 'c_mnist' (avinav_mnist/c_mnist.c:122957:40).
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (avinav_mnist/include/k2c_activations.c:74:9) to (avinav_mnist/include/k2c_activations.c:73:32) in function 'k2c_dense'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'k2c_dense' into 'c_mnist' (avinav_mnist/c_mnist.c:185540) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:50 ; elapsed = 00:03:56 . Memory (MB): peak = 1447.117 ; gain = 1391.031
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:50 ; elapsed = 00:03:57 . Memory (MB): peak = 1447.117 ; gain = 1391.031
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'c_mnist' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 237.429 seconds; current allocated memory: 696.738 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 696.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.805 seconds; current allocated memory: 698.897 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.867 seconds; current allocated memory: 700.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'c_mnist_fadd_32ns_32ns_32_5_full_dsp_1' to 'c_mnist_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fmul_32ns_32ns_32_4_max_dsp_1' to 'c_mnist_fmul_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.966 seconds; current allocated memory: 701.257 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'c_mnist' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'c_mnist_dense_6_kern' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_c_mnist_dense_6_kern' to 'c_mnist_c_mnist_ddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_recurrent_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_pooling_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_normalization_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_merge_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_helper_functions.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_embedding_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_core_layers.c' ... 
WARNING: [HLS 200-40] In file included from avinav_mnist/include/k2c_core_layers.c:1:
avinav_mnist/include/k2c_core_layers.c:51:40: warning: passing 'const size_t [1]' to parameter of type 'size_t *' (aka 'unsigned long long *') discards qualifiers [-Wincompatible-pointer-types]
        k2c_dot(output, input, kernel, axesA, axesB, naxes, normalize, fwork);
                                       ^~~~~
avinav_mnist/include/k2c_include.h:88:65: note: passing argument to parameter 'axesA' here
void k2c_dot(k2c_tensor C, k2c_tensor A, k2c_tensor B, size_t * axesA,
                                                                ^
In file included from avinav_mnist/include/k2c_core_layers.c:1:
avinav_mnist/include/k2c_core_layers.c:51:47: warning: passing 'const size_t [1]' to parameter of type 'size_t *' (aka 'unsigned long long *') discards qualifiers [-Wincompatible-pointer-types]
        k2c_dot(output, input, kernel, axesA, axesB, naxes, normalize, fwork);
                                              ^~~~~
avinav_mnist/include/k2c_include.h:89:24: note: passing argument to parameter 'axesB' here
              size_t * axesB, size_t naxes, size_t normalize, float * fwork);
                       ^
2 warnings generated.\n
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_convolution_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_activations.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/c_mnist.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:17 . Memory (MB): peak = 101.539 ; gain = 45.574
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:17 . Memory (MB): peak = 101.539 ; gain = 45.574
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<71, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:255).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<71, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:251).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<64, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:252).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<71, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:269).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<73, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:274).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<73, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:273).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<59, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:140).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<58, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<25, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:302).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<41, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:309).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<49, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 36, 38>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<60, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 38, 37>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<74, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 37, 32>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<73, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:372).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:52 ; elapsed = 00:02:32 . Memory (MB): peak = 1446.922 ; gain = 1390.957
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_fabs<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_nan<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:475) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:489) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:202) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:203) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:212) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:230) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:313) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<float>' into 'explog_based::generic_tanh<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:57) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<float>' into 'explog_based::generic_tanh<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:63) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:85) automatically.
INFO: [XFORM 203-602] Inlining function 'tanhf' into 'k2c_tanh' (avinav_mnist/include/k2c_activations.c:98) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 36, 38>' into 'log_reduce::log_traits<float>::range_reduction<36>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:148) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 38, 37>' into 'log_reduce::log_traits<float>::range_reduction<36>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:150) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 37, 32>' into 'log_reduce::log_traits<float>::range_reduction<36>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:152) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:221) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:238) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<float>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:240) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:247) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log_traits<float>::range_reduction<36>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<float>' into 'log_reduce::log1p' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:29) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'log_reduce::log1p' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'log1pf' into 'k2c_softplus' (avinav_mnist/include/k2c_activations.c:164) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<float>' into 'fabsf' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsfloat.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'fabsf' into 'k2c_softsign' (avinav_mnist/include/k2c_activations.c:180) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_linear' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_exponential' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_tanh' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_softplus' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:52) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_linear' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_exponential' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_tanh' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_softplus' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:52) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_linear' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_exponential' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_tanh' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_softplus' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:52) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_flatten' into 'c_mnist' (avinav_mnist/c_mnist.c:185496) automatically.
WARNING: [SYNCHK 200-23] r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:355: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-77] The top function 'c_mnist' (avinav_mnist/c_mnist.c:9) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:30 ; elapsed = 00:03:32 . Memory (MB): peak = 1446.922 ; gain = 1390.957
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:208).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:178).
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:354) in function 'log_reduce::log_generic<float>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:273) in function 'exp_reduce_::exp_generic<double>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:274) in function 'exp_reduce_::exp_generic<double>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-102] Partitioning array 'dense_6_kernel.shape' (avinav_mnist/c_mnist.c:122955) automatically.
INFO: [XFORM 203-102] Partitioning array 'dense_7_kernel.shape' (avinav_mnist/c_mnist.c:184600) automatically.
INFO: [XFORM 203-102] Partitioning array 'dense_8_kernel.shape' (avinav_mnist/c_mnist.c:185481) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_relu' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_relu' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_hard_sigmoid' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_flatten' into 'c_mnist' (avinav_mnist/c_mnist.c:185496) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_dense.2' into 'c_mnist' (avinav_mnist/c_mnist.c:185497) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_dense.1' into 'c_mnist' (avinav_mnist/c_mnist.c:185518) automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'dense_6_kernel.array' in function 'c_mnist' (avinav_mnist/c_mnist.c:122957:40).
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (avinav_mnist/include/k2c_activations.c:74:9) to (avinav_mnist/include/k2c_activations.c:73:32) in function 'k2c_dense'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'k2c_dense' into 'c_mnist' (avinav_mnist/c_mnist.c:185540) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:39 ; elapsed = 00:03:46 . Memory (MB): peak = 1446.922 ; gain = 1390.957
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:40 ; elapsed = 00:03:47 . Memory (MB): peak = 1446.922 ; gain = 1390.957
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'c_mnist' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 227.197 seconds; current allocated memory: 697.933 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.384 seconds; current allocated memory: 698.171 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.705 seconds; current allocated memory: 700.092 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.696 seconds; current allocated memory: 701.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'c_mnist_fadd_32ns_32ns_32_5_full_dsp_1' to 'c_mnist_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fmul_32ns_32ns_32_4_max_dsp_1' to 'c_mnist_fmul_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.859 seconds; current allocated memory: 702.468 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'c_mnist' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'c_mnist_dense_6_kern' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_c_mnist_dense_6_kern' to 'c_mnist_c_mnist_ddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_bias_array' to 'c_mnist_dense_6_beOg' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'c_mnist_dense_7_kern' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_c_mnist_dense_7_kern' to 'c_mnist_c_mnist_dfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_bias_array' to 'c_mnist_dense_7_bg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_kernel_array' to 'c_mnist_dense_8_khbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_bias_array1' to 'c_mnist_dense_8_bibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_bias_array_assign_2' to 'c_mnist_bias_arrajbC' due to the length limit 20
INFO: [SYN==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_recurrent_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_pooling_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_normalization_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_merge_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_helper_functions.c' ... 
WARNING: [HLS 200-40] In file included from avinav_mnist/include/k2c_helper_functions.c:1:
avinav_mnist/include/k2c_helper_functions.c:140:6: error: conflicting types for 'k2c_dot'
void k2c_dot(k2c_tensor C, k2c_tensor B, k2c_tensor A, size_t * axesA,
     ^
avinav_mnist/include/k2c_include.h:88:6: note: previous declaration is here
void k2c_dot(k2c_tensor C, k2c_tensor A, k2c_tensor B, size_t axesA,
     ^
1 error generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from avinav_mnist/include/k2c_helper_functions.c:1:
avinav_mnist/include/k2c_helper_functions.c:140:6: error: conflicting types for 'k2c_dot'
void k2c_dot(k2c_tensor C, k2c_tensor B, k2c_tensor A, size_t * axesA,
     ^
avinav_mnist/include/k2c_include.h:88:6: note: previous declaration is here
void k2c_dot(k2c_tensor C, k2c_tensor A, k2c_tensor B, size_t axesA,
     ^
1 error generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_recurrent_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_pooling_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_normalization_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_merge_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_helper_functions.c' ... 
WARNING: [HLS 200-40] In file included from avinav_mnist/include/k2c_helper_functions.c:1:
avinav_mnist/include/k2c_helper_functions.c:165:25: error: subscripted value is not an array, pointer, or vector
            if (i==axesA[j]) {
                   ~~~~~^~
avinav_mnist/include/k2c_helper_functions.c:178:26: error: subscripted value is not an array, pointer, or vector
            if (i1==axesB[j]) {
                    ~~~~~^~
avinav_mnist/include/k2c_helper_functions.c:190:36: error: subscripted value is not an array, pointer, or vector
        prod_axesA *= A.shape[axesA[i2]];
                              ~~~~~^~~
avinav_mnist/include/k2c_helper_functions.c:193:36: error: subscripted value is not an array, pointer, or vector
        prod_axesB *= B.shape[axesB[i3]];
                              ~~~~~^~~
avinav_mnist/include/k2c_helper_functions.c:203:26: error: subscripted value is not an array, pointer, or vector
        permA[i5] = axesA[j1];
                    ~~~~~^~~
avinav_mnist/include/k2c_helper_functions.c:206:27: error: subscripted value is not an array, pointer, or vector
        permB[i56] = axesB[i56];
                     ~~~~~^~~~
6 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from avinav_mnist/include/k2c_helper_functions.c:1:
avinav_mnist/include/k2c_helper_functions.c:165:25: error: subscripted value is not an array, pointer, or vector
            if (i==axesA[j]) {
                   ~~~~~^~
avinav_mnist/include/k2c_helper_functions.c:178:26: error: subscripted value is not an array, pointer, or vector
            if (i1==axesB[j]) {
                    ~~~~~^~
avinav_mnist/include/k2c_helper_functions.c:190:36: error: subscripted value is not an array, pointer, or vector
        prod_axesA *= A.shape[axesA[i2]];
                              ~~~~~^~~
avinav_mnist/include/k2c_helper_functions.c:193:36: error: subscripted value is not an array, pointer, or vector
        prod_axesB *= B.shape[axesB[i3]];
                              ~~~~~^~~
avinav_mnist/include/k2c_helper_functions.c:203:26: error: subscripted value is not an array, pointer, or vector
        permA[i5] = axesA[j1];
                    ~~~~~^~~
avinav_mnist/include/k2c_helper_functions.c:206:27: error: subscripted value is not an array, pointer, or vector
        permB[i56] = axesB[i56];
                     ~~~~~^~~~
6 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_recurrent_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_pooling_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_normalization_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_merge_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_helper_functions.c' ... 
WARNING: [HLS 200-40] In file included from avinav_mnist/include/k2c_helper_functions.c:1:
avinav_mnist/include/k2c_helper_functions.c:140:6: error: conflicting types for 'k2c_dot'
void k2c_dot(k2c_tensor C, k2c_tensor B, k2c_tensor A, size_t * axesA,
     ^
avinav_mnist/include/k2c_include.h:88:6: note: previous declaration is here
void k2c_dot(k2c_tensor C, k2c_tensor A, k2c_tensor B, size_t axesA,
     ^
1 error generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from avinav_mnist/include/k2c_helper_functions.c:1:
avinav_mnist/include/k2c_helper_functions.c:140:6: error: conflicting types for 'k2c_dot'
void k2c_dot(k2c_tensor C, k2c_tensor B, k2c_tensor A, size_t * axesA,
     ^
avinav_mnist/include/k2c_include.h:88:6: note: previous declaration is here
void k2c_dot(k2c_tensor C, k2c_tensor A, k2c_tensor B, size_t axesA,
     ^
1 error generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_recurrent_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_pooling_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_normalization_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_merge_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_helper_functions.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_embedding_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_core_layers.c' ... 
WARNING: [HLS 200-40] In file included from avinav_mnist/include/k2c_core_layers.c:1:
avinav_mnist/include/k2c_core_layers.c:51:40: warning: passing 'const size_t [1]' to parameter of type 'size_t *' (aka 'unsigned long long *') discards qualifiers [-Wincompatible-pointer-types]
        k2c_dot(output, input, kernel, axesA, axesB, naxes, normalize, fwork);
                                       ^~~~~
avinav_mnist/include/k2c_include.h:88:65: note: passing argument to parameter 'axesA' here
void k2c_dot(k2c_tensor C, k2c_tensor A, k2c_tensor B, size_t * axesA,
                                                                ^
In file included from avinav_mnist/include/k2c_core_layers.c:1:
avinav_mnist/include/k2c_core_layers.c:51:47: warning: passing 'const size_t [1]' to parameter of type 'size_t *' (aka 'unsigned long long *') discards qualifiers [-Wincompatible-pointer-types]
        k2c_dot(output, input, kernel, axesA, axesB, naxes, normalize, fwork);
                                              ^~~~~
avinav_mnist/include/k2c_include.h:89:24: note: passing argument to parameter 'axesB' here
              size_t * axesB, size_t naxes, size_t normalize, float * fwork);
                       ^
2 warnings generated.\n
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_convolution_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_activations.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/c_mnist.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:17 . Memory (MB): peak = 101.625 ; gain = 45.465
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:17 . Memory (MB): peak = 101.625 ; gain = 45.465
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<71, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:255).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<71, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:251).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<64, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:252).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<71, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:269).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<73, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:274).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<73, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:273).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<59, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:140).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<58, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<25, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:302).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<41, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:309).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<49, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 36, 38>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<60, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 38, 37>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<74, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 37, 32>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<73, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:372).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:58 ; elapsed = 00:02:30 . Memory (MB): peak = 1446.777 ; gain = 1390.617
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_fabs<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_nan<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:475) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:489) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:202) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:203) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:212) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:230) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:313) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<float>' into 'explog_based::generic_tanh<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:57) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<float>' into 'explog_based::generic_tanh<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:63) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:85) automatically.
INFO: [XFORM 203-602] Inlining function 'tanhf' into 'k2c_tanh' (avinav_mnist/include/k2c_activations.c:98) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 36, 38>' into 'log_reduce::log_traits<float>::range_reduction<36>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:148) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 38, 37>' into 'log_reduce::log_traits<float>::range_reduction<36>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:150) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 37, 32>' into 'log_reduce::log_traits<float>::range_reduction<36>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:152) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:221) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:238) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<float>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:240) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:247) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log_traits<float>::range_reduction<36>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<float>' into 'log_reduce::log1p' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:29) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'log_reduce::log1p' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'log1pf' into 'k2c_softplus' (avinav_mnist/include/k2c_activations.c:164) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<float>' into 'fabsf' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsfloat.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'fabsf' into 'k2c_softsign' (avinav_mnist/include/k2c_activations.c:180) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_linear' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_exponential' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_tanh' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_softplus' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:52) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_linear' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_exponential' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_tanh' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_softplus' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:52) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_linear' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_exponential' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_tanh' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_softplus' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:52) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_flatten' into 'c_mnist' (avinav_mnist/c_mnist.c:185496) automatically.
WARNING: [SYNCHK 200-23] r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:355: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-77] The top function 'c_mnist' (avinav_mnist/c_mnist.c:9) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:44 ; elapsed = 00:03:29 . Memory (MB): peak = 1446.777 ; gain = 1390.617
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:208).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:178).
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:354) in function 'log_reduce::log_generic<float>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:273) in function 'exp_reduce_::exp_generic<double>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:274) in function 'exp_reduce_::exp_generic<double>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-102] Partitioning array 'dense_6_kernel.shape' (avinav_mnist/c_mnist.c:122955) automatically.
INFO: [XFORM 203-102] Partitioning array 'dense_7_kernel.shape' (avinav_mnist/c_mnist.c:184600) automatically.
INFO: [XFORM 203-102] Partitioning array 'dense_8_kernel.shape' (avinav_mnist/c_mnist.c:185481) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_relu' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_relu' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_hard_sigmoid' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_flatten' into 'c_mnist' (avinav_mnist/c_mnist.c:185496) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_dense.2' into 'c_mnist' (avinav_mnist/c_mnist.c:185497) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_dense.1' into 'c_mnist' (avinav_mnist/c_mnist.c:185518) automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'dense_6_kernel.array' in function 'c_mnist' (avinav_mnist/c_mnist.c:122957:40).
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (avinav_mnist/include/k2c_activations.c:74:9) to (avinav_mnist/include/k2c_activations.c:73:32) in function 'k2c_dense'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'k2c_dense' into 'c_mnist' (avinav_mnist/c_mnist.c:185540) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:52 ; elapsed = 00:03:42 . Memory (MB): peak = 1446.777 ; gain = 1390.617
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:53 ; elapsed = 00:03:43 . Memory (MB): peak = 1446.777 ; gain = 1390.617
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'c_mnist' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 223.382 seconds; current allocated memory: 697.933 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.386 seconds; current allocated memory: 698.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.706 seconds; current allocated memory: 700.091 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.717 seconds; current allocated memory: 701.811 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'c_mnist_fadd_32ns_32ns_32_5_full_dsp_1' to 'c_mnist_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fmul_32ns_32ns_32_4_max_dsp_1' to 'c_mnist_fmul_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 702.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'c_mnist' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'c_mnist_dense_6_kern' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_c_mnist_dense_6_kern' to 'c_mnist_c_mnist_ddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_bias_array' to 'c_mnist_dense_6_beOg' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'c_mnist_dense_7_kern' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_c_mnist_dense_7_kern' to 'c_mnist_c_mnist_dfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_bias_array' to 'c_mnist_dense_7_bg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_kernel_array' to 'c_mnist_dense_8_khbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_bias_array1' to 'c_mnist_dense_8_bibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_bias_array_assign_2' to 'c_mnist_bias_arrajbC' due to the length limit 20
INFO: [SYN ==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/c_mnist.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_activations.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_convolution_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_core_layers.c' ... 
WARNING: [HLS 200-40] In file included from avinav_mnist/include/k2c_core_layers.c:1:
avinav_mnist/include/k2c_core_layers.c:51:40: warning: passing 'const size_t [1]' to parameter of type 'size_t *' (aka 'unsigned long long *') discards qualifiers [-Wincompatible-pointer-types]
        k2c_dot(output, input, kernel, axesA, axesB, naxes, normalize, fwork);
                                       ^~~~~
avinav_mnist/include/k2c_include.h:88:65: note: passing argument to parameter 'axesA' here
void k2c_dot(k2c_tensor C, k2c_tensor A, k2c_tensor B, size_t * axesA,
                                                                ^
In file included from avinav_mnist/include/k2c_core_layers.c:1:
avinav_mnist/include/k2c_core_layers.c:51:47: warning: passing 'const size_t [1]' to parameter of type 'size_t *' (aka 'unsigned long long *') discards qualifiers [-Wincompatible-pointer-types]
        k2c_dot(output, input, kernel, axesA, axesB, naxes, normalize, fwork);
                                              ^~~~~
avinav_mnist/include/k2c_include.h:89:24: note: passing argument to parameter 'axesB' here
              size_t * axesB, size_t naxes, size_t normalize, float * fwork);
                       ^
2 warnings generated.\n
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_embedding_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_helper_functions.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_merge_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_normalization_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_pooling_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_recurrent_layers.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:21 . Memory (MB): peak = 101.473 ; gain = 45.250
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:21 . Memory (MB): peak = 101.473 ; gain = 45.250
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<71, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:255).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<71, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:251).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<64, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:252).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<71, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:269).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<73, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:274).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<73, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:273).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<59, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:140).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<58, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<25, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:302).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<41, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:309).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<49, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 36, 38>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<60, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 38, 37>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<74, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 37, 32>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<73, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:372).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:54 ; elapsed = 00:02:34 . Memory (MB): peak = 1447.023 ; gain = 1390.801
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_fabs<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_nan<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:475) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:489) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:202) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:203) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:212) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:230) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:313) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<float>' into 'explog_based::generic_tanh<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:57) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<float>' into 'explog_based::generic_tanh<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:63) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:85) automatically.
INFO: [XFORM 203-602] Inlining function 'tanhf' into 'k2c_tanh' (avinav_mnist/include/k2c_activations.c:98) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 36, 38>' into 'log_reduce::log_traits<float>::range_reduction<36>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:148) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 38, 37>' into 'log_reduce::log_traits<float>::range_reduction<36>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:150) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 37, 32>' into 'log_reduce::log_traits<float>::range_reduction<36>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:152) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:221) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:238) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<float>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:240) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:247) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log_traits<float>::range_reduction<36>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<float>' into 'log_reduce::log1p' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:29) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'log_reduce::log1p' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'log1pf' into 'k2c_softplus' (avinav_mnist/include/k2c_activations.c:164) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<float>' into 'fabsf' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsfloat.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'fabsf' into 'k2c_softsign' (avinav_mnist/include/k2c_activations.c:180) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_linear' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_exponential' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_tanh' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_softplus' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:52) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_linear' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_exponential' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_tanh' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_softplus' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:52) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_linear' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_exponential' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_tanh' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_softplus' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:52) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_flatten' into 'c_mnist' (avinav_mnist/c_mnist.c:185496) automatically.
WARNING: [SYNCHK 200-23] r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:355: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-77] The top function 'c_mnist' (avinav_mnist/c_mnist.c:9) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:32 ; elapsed = 00:03:33 . Memory (MB): peak = 1447.023 ; gain = 1390.801
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:208).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:178).
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:354) in function 'log_reduce::log_generic<float>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:273) in function 'exp_reduce_::exp_generic<double>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:274) in function 'exp_reduce_::exp_generic<double>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-102] Partitioning array 'dense_6_kernel.shape' (avinav_mnist/c_mnist.c:122955) automatically.
INFO: [XFORM 203-102] Partitioning array 'dense_7_kernel.shape' (avinav_mnist/c_mnist.c:184600) automatically.
INFO: [XFORM 203-102] Partitioning array 'dense_8_kernel.shape' (avinav_mnist/c_mnist.c:185481) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_relu' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_relu' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_hard_sigmoid' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_flatten' into 'c_mnist' (avinav_mnist/c_mnist.c:185496) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_dense.2' into 'c_mnist' (avinav_mnist/c_mnist.c:185497) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_dense.1' into 'c_mnist' (avinav_mnist/c_mnist.c:185518) automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'dense_6_kernel.array' in function 'c_mnist' (avinav_mnist/c_mnist.c:122957:40).
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (avinav_mnist/include/k2c_activations.c:74:9) to (avinav_mnist/include/k2c_activations.c:73:32) in function 'k2c_dense'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'k2c_dense' into 'c_mnist' (avinav_mnist/c_mnist.c:185540) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:40 ; elapsed = 00:03:47 . Memory (MB): peak = 1447.023 ; gain = 1390.801
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:41 ; elapsed = 00:03:48 . Memory (MB): peak = 1447.023 ; gain = 1390.801
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'c_mnist' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 228.491 seconds; current allocated memory: 697.949 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.382 seconds; current allocated memory: 698.186 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.729 seconds; current allocated memory: 700.091 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.789 seconds; current allocated memory: 701.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'c_mnist_fadd_32ns_32ns_32_5_full_dsp_1' to 'c_mnist_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fmul_32ns_32ns_32_4_max_dsp_1' to 'c_mnist_fmul_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.928 seconds; current allocated memory: 702.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'c_mnist' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'c_mnist_dense_6_kern' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_c_mnist_dense_6_kern' to 'c_mnist_c_mnist_ddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_bias_array' to 'c_mnist_dense_6_beOg' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'c_mnist_dense_7_kern' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_c_mnist_dense_7_kern' to 'c_mnist_c_mnist_dfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_bias_array' to 'c_mnist_dense_7_bg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_kernel_array' to 'c_mnist_dense_8_khbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_bias_array1' to 'c_mnist_dense_8_bibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_bias_array_assign_2' to 'c_mnist_bias_arrajbC' due to the length limit 20
INFO: [SYN==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_recurrent_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_pooling_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_normalization_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_merge_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_helper_functions.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_embedding_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_core_layers.c' ... 
WARNING: [HLS 200-40] In file included from avinav_mnist/include/k2c_core_layers.c:1:
avinav_mnist/include/k2c_core_layers.c:51:40: warning: passing 'const size_t [1]' to parameter of type 'size_t *' (aka 'unsigned long long *') discards qualifiers [-Wincompatible-pointer-types]
        k2c_dot(output, input, kernel, axesA, axesB, naxes, normalize, fwork);
                                       ^~~~~
avinav_mnist/include/k2c_include.h:88:65: note: passing argument to parameter 'axesA' here
void k2c_dot(k2c_tensor C, k2c_tensor A, k2c_tensor B, size_t * axesA,
                                                                ^
In file included from avinav_mnist/include/k2c_core_layers.c:1:
avinav_mnist/include/k2c_core_layers.c:51:47: warning: passing 'const size_t [1]' to parameter of type 'size_t *' (aka 'unsigned long long *') discards qualifiers [-Wincompatible-pointer-types]
        k2c_dot(output, input, kernel, axesA, axesB, naxes, normalize, fwork);
                                              ^~~~~
avinav_mnist/include/k2c_include.h:89:24: note: passing argument to parameter 'axesB' here
              size_t * axesB, size_t naxes, size_t normalize, float * fwork);
                       ^
2 warnings generated.\n
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_convolution_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_activations.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/c_mnist.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:17 . Memory (MB): peak = 101.492 ; gain = 45.922
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:17 . Memory (MB): peak = 101.492 ; gain = 45.922
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<71, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:255).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<71, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:251).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<64, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:252).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<71, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:269).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<73, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:274).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<73, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:273).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<59, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:140).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<58, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<25, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:302).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<41, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:309).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<49, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 36, 38>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<60, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 38, 37>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<74, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 37, 32>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<73, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:372).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:56 ; elapsed = 00:02:14 . Memory (MB): peak = 1446.750 ; gain = 1391.180
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_fabs<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_nan<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:475) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:489) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:202) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:203) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:212) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:230) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:313) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<float>' into 'explog_based::generic_tanh<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:57) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<float>' into 'explog_based::generic_tanh<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:63) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:85) automatically.
INFO: [XFORM 203-602] Inlining function 'tanhf' into 'k2c_tanh' (avinav_mnist/include/k2c_activations.c:98) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 36, 38>' into 'log_reduce::log_traits<float>::range_reduction<36>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:148) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 38, 37>' into 'log_reduce::log_traits<float>::range_reduction<36>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:150) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 37, 32>' into 'log_reduce::log_traits<float>::range_reduction<36>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:152) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:221) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:238) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<float>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:240) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:247) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log_traits<float>::range_reduction<36>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<float>' into 'log_reduce::log1p' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:29) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'log_reduce::log1p' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'log1pf' into 'k2c_softplus' (avinav_mnist/include/k2c_activations.c:164) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<float>' into 'fabsf' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsfloat.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'fabsf' into 'k2c_softsign' (avinav_mnist/include/k2c_activations.c:180) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_linear' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_exponential' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_tanh' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_softplus' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:52) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_linear' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_exponential' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_tanh' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_softplus' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:52) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_linear' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_exponential' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_tanh' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_softplus' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:52) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_flatten' into 'c_mnist' (avinav_mnist/c_mnist.c:185496) automatically.
WARNING: [SYNCHK 200-23] r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:355: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-77] The top function 'c_mnist' (avinav_mnist/c_mnist.c:9) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:41 ; elapsed = 00:03:02 . Memory (MB): peak = 1446.750 ; gain = 1391.180
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:208).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:178).
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:354) in function 'log_reduce::log_generic<float>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:273) in function 'exp_reduce_::exp_generic<double>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:274) in function 'exp_reduce_::exp_generic<double>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-102] Partitioning array 'dense_6_kernel.shape' (avinav_mnist/c_mnist.c:122955) automatically.
INFO: [XFORM 203-102] Partitioning array 'dense_7_kernel.shape' (avinav_mnist/c_mnist.c:184600) automatically.
INFO: [XFORM 203-102] Partitioning array 'dense_8_kernel.shape' (avinav_mnist/c_mnist.c:185481) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_relu' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_relu' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_hard_sigmoid' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_flatten' into 'c_mnist' (avinav_mnist/c_mnist.c:185496) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_dense.2' into 'c_mnist' (avinav_mnist/c_mnist.c:185497) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_dense.1' into 'c_mnist' (avinav_mnist/c_mnist.c:185518) automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'dense_6_kernel.array' in function 'c_mnist' (avinav_mnist/c_mnist.c:122957:40).
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (avinav_mnist/include/k2c_activations.c:74:9) to (avinav_mnist/include/k2c_activations.c:73:32) in function 'k2c_dense'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'k2c_dense' into 'c_mnist' (avinav_mnist/c_mnist.c:185540) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:51 ; elapsed = 00:03:13 . Memory (MB): peak = 1446.750 ; gain = 1391.180
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:52 ; elapsed = 00:03:14 . Memory (MB): peak = 1446.750 ; gain = 1391.180
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'c_mnist' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 194.389 seconds; current allocated memory: 697.909 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.335 seconds; current allocated memory: 698.146 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.591 seconds; current allocated memory: 700.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.585 seconds; current allocated memory: 701.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'c_mnist_fadd_32ns_32ns_32_5_full_dsp_1' to 'c_mnist_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fmul_32ns_32ns_32_4_max_dsp_1' to 'c_mnist_fmul_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.706 seconds; current allocated memory: 702.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'c_mnist' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'c_mnist_dense_6_kern' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_c_mnist_dense_6_kern' to 'c_mnist_c_mnist_ddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_bias_array' to 'c_mnist_dense_6_beOg' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'c_mnist_dense_7_kern' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_c_mnist_dense_7_kern' to 'c_mnist_c_mnist_dfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_bias_array' to 'c_mnist_dense_7_bg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_kernel_array' to 'c_mnist_dense_8_khbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_bias_array1' to 'c_mnist_dense_8_bibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_bias_array_assign_2' to 'c_mnist_bias_arrajbC' due to the length limit 20
INFO: [SYN==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_recurrent_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_pooling_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_normalization_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_merge_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_helper_functions.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_embedding_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_core_layers.c' ... 
WARNING: [HLS 200-40] In file included from avinav_mnist/include/k2c_core_layers.c:1:
avinav_mnist/include/k2c_core_layers.c:51:40: warning: passing 'const size_t [1]' to parameter of type 'size_t *' (aka 'unsigned long long *') discards qualifiers [-Wincompatible-pointer-types]
        k2c_dot(output, input, kernel, axesA, axesB, naxes, normalize, fwork);
                                       ^~~~~
avinav_mnist/include/k2c_include.h:88:65: note: passing argument to parameter 'axesA' here
void k2c_dot(k2c_tensor C, k2c_tensor A, k2c_tensor B, size_t * axesA,
                                                                ^
In file included from avinav_mnist/include/k2c_core_layers.c:1:
avinav_mnist/include/k2c_core_layers.c:51:47: warning: passing 'const size_t [1]' to parameter of type 'size_t *' (aka 'unsigned long long *') discards qualifiers [-Wincompatible-pointer-types]
        k2c_dot(output, input, kernel, axesA, axesB, naxes, normalize, fwork);
                                              ^~~~~
avinav_mnist/include/k2c_include.h:89:24: note: passing argument to parameter 'axesB' here
              size_t * axesB, size_t naxes, size_t normalize, float * fwork);
                       ^
2 warnings generated.\n
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_convolution_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_activations.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/c_mnist.c' ... 
WARNING: [HLS 200-40] In file included from avinav_mnist/c_mnist.c:1:
avinav_mnist/c_mnist.c:12:32: error: initializing 'float' with an expression of incompatible type 'float [784]'
k2c_tensor flatten_4_output = {flatten_4_output_array,1,784,{784, 1, 1, 1, 1}};
                               ^~~~~~~~~~~~~~~~~~~~~~
1 error generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from avinav_mnist/c_mnist.c:1:
avinav_mnist/c_mnist.c:12:32: error: initializing 'float' with an expression of incompatible type 'float [784]'
k2c_tensor flatten_4_output = {flatten_4_output_array,1,784,{784, 1, 1, 1, 1}};
                               ^~~~~~~~~~~~~~~~~~~~~~
1 error generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_recurrent_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_pooling_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_normalization_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_merge_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_helper_functions.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_embedding_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_core_layers.c' ... 
WARNING: [HLS 200-40] In file included from avinav_mnist/include/k2c_core_layers.c:1:
avinav_mnist/include/k2c_core_layers.c:51:40: warning: passing 'const size_t [1]' to parameter of type 'size_t *' (aka 'unsigned long long *') discards qualifiers [-Wincompatible-pointer-types]
        k2c_dot(output, input, kernel, axesA, axesB, naxes, normalize, fwork);
                                       ^~~~~
avinav_mnist/include/k2c_include.h:88:65: note: passing argument to parameter 'axesA' here
void k2c_dot(k2c_tensor C, k2c_tensor A, k2c_tensor B, size_t * axesA,
                                                                ^
In file included from avinav_mnist/include/k2c_core_layers.c:1:
avinav_mnist/include/k2c_core_layers.c:51:47: warning: passing 'const size_t [1]' to parameter of type 'size_t *' (aka 'unsigned long long *') discards qualifiers [-Wincompatible-pointer-types]
        k2c_dot(output, input, kernel, axesA, axesB, naxes, normalize, fwork);
                                              ^~~~~
avinav_mnist/include/k2c_include.h:89:24: note: passing argument to parameter 'axesB' here
              size_t * axesB, size_t naxes, size_t normalize, float * fwork);
                       ^
2 warnings generated.\n
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_convolution_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_activations.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/c_mnist.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:11 . Memory (MB): peak = 101.660 ; gain = 45.945
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:11 . Memory (MB): peak = 101.660 ; gain = 45.945
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<71, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:255).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<71, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:251).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<64, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:252).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<71, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:269).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<73, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:274).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<73, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:273).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<59, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:140).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<58, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<25, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:302).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<41, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:309).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<49, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 36, 38>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<60, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 38, 37>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<74, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 37, 32>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<73, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:372).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:57 ; elapsed = 00:02:11 . Memory (MB): peak = 1446.340 ; gain = 1390.625
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_fabs<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_nan<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:475) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:489) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:202) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:203) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:212) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:230) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:313) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<float>' into 'explog_based::generic_tanh<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:57) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<float>' into 'explog_based::generic_tanh<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:63) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:85) automatically.
INFO: [XFORM 203-602] Inlining function 'tanhf' into 'k2c_tanh' (avinav_mnist/include/k2c_activations.c:98) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 36, 38>' into 'log_reduce::log_traits<float>::range_reduction<36>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:148) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 38, 37>' into 'log_reduce::log_traits<float>::range_reduction<36>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:150) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 37, 32>' into 'log_reduce::log_traits<float>::range_reduction<36>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:152) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:221) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:238) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<float>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:240) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:247) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log_traits<float>::range_reduction<36>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<float>' into 'log_reduce::log1p' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:29) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'log_reduce::log1p' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'log1pf' into 'k2c_softplus' (avinav_mnist/include/k2c_activations.c:164) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<float>' into 'fabsf' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsfloat.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'fabsf' into 'k2c_softsign' (avinav_mnist/include/k2c_activations.c:180) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_linear' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_exponential' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_tanh' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_softplus' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:52) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_linear' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_exponential' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_tanh' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_softplus' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:52) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_linear' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_exponential' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_tanh' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_softplus' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:52) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_flatten' into 'c_mnist' (avinav_mnist/c_mnist.c:185495) automatically.
WARNING: [SYNCHK 200-23] r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:355: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-77] The top function 'c_mnist' (avinav_mnist/c_mnist.c:9) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:43 ; elapsed = 00:03:03 . Memory (MB): peak = 1446.340 ; gain = 1390.625
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:208).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:178).
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:354) in function 'log_reduce::log_generic<float>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:273) in function 'exp_reduce_::exp_generic<double>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:274) in function 'exp_reduce_::exp_generic<double>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-102] Partitioning array 'dense_6_kernel.shape' (avinav_mnist/c_mnist.c:122954) automatically.
INFO: [XFORM 203-102] Partitioning array 'dense_7_kernel.shape' (avinav_mnist/c_mnist.c:184599) automatically.
INFO: [XFORM 203-102] Partitioning array 'dense_8_kernel.shape' (avinav_mnist/c_mnist.c:185480) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_relu' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_relu' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_hard_sigmoid' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_flatten' into 'c_mnist' (avinav_mnist/c_mnist.c:185495) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_dense.2' into 'c_mnist' (avinav_mnist/c_mnist.c:185496) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_dense.1' into 'c_mnist' (avinav_mnist/c_mnist.c:185517) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (avinav_mnist/include/k2c_activations.c:74:9) to (avinav_mnist/include/k2c_activations.c:73:32) in function 'k2c_dense'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'k2c_dense' into 'c_mnist' (avinav_mnist/c_mnist.c:185539) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:54 ; elapsed = 00:03:14 . Memory (MB): peak = 1446.340 ; gain = 1390.625
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:54 ; elapsed = 00:03:15 . Memory (MB): peak = 1446.340 ; gain = 1390.625
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'c_mnist' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 195.397 seconds; current allocated memory: 697.837 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.358 seconds; current allocated memory: 698.075 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.592 seconds; current allocated memory: 699.956 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.629 seconds; current allocated memory: 701.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'c_mnist_fadd_32ns_32ns_32_5_full_dsp_1' to 'c_mnist_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fmul_32ns_32ns_32_4_max_dsp_1' to 'c_mnist_fmul_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.745 seconds; current allocated memory: 702.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'c_mnist' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'c_mnist_dense_6_kern' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_c_mnist_dense_6_kern' to 'c_mnist_c_mnist_ddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_bias_array' to 'c_mnist_dense_6_beOg' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'c_mnist_dense_7_kern' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_c_mnist_dense_7_kern' to 'c_mnist_c_mnist_dfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_bias_array' to 'c_mnist_dense_7_bg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_kernel_array' to 'c_mnist_dense_8_khbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_bias_array1' to 'c_mnist_dense_8_bibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_bias_array_assign_2' to 'c_mnist_bias_arrajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_kernel_array_assign_2' to 'c_mnist_kernel_arkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_inp==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_recurrent_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_pooling_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_normalization_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_merge_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_helper_functions.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_embedding_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_core_layers.c' ... 
WARNING: [HLS 200-40] In file included from avinav_mnist/include/k2c_core_layers.c:1:
avinav_mnist/include/k2c_core_layers.c:51:40: warning: passing 'const size_t [1]' to parameter of type 'size_t *' (aka 'unsigned long long *') discards qualifiers [-Wincompatible-pointer-types]
        k2c_dot(output, input, kernel, axesA, axesB, naxes, normalize, fwork);
                                       ^~~~~
avinav_mnist/include/k2c_include.h:88:65: note: passing argument to parameter 'axesA' here
void k2c_dot(k2c_tensor C, k2c_tensor A, k2c_tensor B, size_t * axesA,
                                                                ^
In file included from avinav_mnist/include/k2c_core_layers.c:1:
avinav_mnist/include/k2c_core_layers.c:51:47: warning: passing 'const size_t [1]' to parameter of type 'size_t *' (aka 'unsigned long long *') discards qualifiers [-Wincompatible-pointer-types]
        k2c_dot(output, input, kernel, axesA, axesB, naxes, normalize, fwork);
                                              ^~~~~
avinav_mnist/include/k2c_include.h:89:24: note: passing argument to parameter 'axesB' here
              size_t * axesB, size_t naxes, size_t normalize, float * fwork);
                       ^
2 warnings generated.\n
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_convolution_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_activations.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/c_mnist.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:04 . Memory (MB): peak = 101.703 ; gain = 46.078
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:04 . Memory (MB): peak = 101.703 ; gain = 46.078
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<71, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:255).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<71, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:251).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<64, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:252).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<71, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:269).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<73, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:274).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<73, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:273).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<59, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:140).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<58, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<25, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:302).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<41, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:309).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<49, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 36, 38>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<60, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 38, 37>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<74, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 37, 32>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<73, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:372).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:55 ; elapsed = 00:02:01 . Memory (MB): peak = 1446.730 ; gain = 1391.105
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_fabs<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_nan<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:475) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:489) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:202) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:203) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:212) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:230) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:313) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<float>' into 'explog_based::generic_tanh<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:57) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<float>' into 'explog_based::generic_tanh<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:63) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:85) automatically.
INFO: [XFORM 203-602] Inlining function 'tanhf' into 'k2c_tanh' (avinav_mnist/include/k2c_activations.c:98) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 36, 38>' into 'log_reduce::log_traits<float>::range_reduction<36>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:148) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 38, 37>' into 'log_reduce::log_traits<float>::range_reduction<36>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:150) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 37, 32>' into 'log_reduce::log_traits<float>::range_reduction<36>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:152) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:221) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:238) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<float>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:240) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:247) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log_traits<float>::range_reduction<36>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<float>' into 'log_reduce::log1p' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:29) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'log_reduce::log1p' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'log1pf' into 'k2c_softplus' (avinav_mnist/include/k2c_activations.c:164) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<float>' into 'fabsf' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsfloat.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'fabsf' into 'k2c_softsign' (avinav_mnist/include/k2c_activations.c:180) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_linear' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_exponential' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_tanh' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_softplus' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:52) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_linear' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_exponential' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_tanh' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_softplus' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:52) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_linear' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_exponential' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_tanh' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_softplus' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:52) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_flatten' into 'c_mnist' (avinav_mnist/c_mnist.c:185495) automatically.
WARNING: [SYNCHK 200-23] r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:355: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-77] The top function 'c_mnist' (avinav_mnist/c_mnist.c:9) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:39 ; elapsed = 00:02:49 . Memory (MB): peak = 1446.730 ; gain = 1391.105
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:208).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:178).
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:354) in function 'log_reduce::log_generic<float>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:273) in function 'exp_reduce_::exp_generic<double>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:274) in function 'exp_reduce_::exp_generic<double>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-102] Partitioning array 'dense_6_kernel.shape' (avinav_mnist/c_mnist.c:122954) automatically.
INFO: [XFORM 203-102] Partitioning array 'dense_7_kernel.shape' (avinav_mnist/c_mnist.c:184599) automatically.
INFO: [XFORM 203-102] Partitioning array 'dense_8_kernel.shape' (avinav_mnist/c_mnist.c:185480) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_relu' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_relu' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_hard_sigmoid' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_flatten' into 'c_mnist' (avinav_mnist/c_mnist.c:185495) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_dense.2' into 'c_mnist' (avinav_mnist/c_mnist.c:185496) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_dense.1' into 'c_mnist' (avinav_mnist/c_mnist.c:185517) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (avinav_mnist/include/k2c_activations.c:74:9) to (avinav_mnist/include/k2c_activations.c:73:32) in function 'k2c_dense'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'k2c_dense' into 'c_mnist' (avinav_mnist/c_mnist.c:185539) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:50 ; elapsed = 00:03:01 . Memory (MB): peak = 1446.730 ; gain = 1391.105
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:50 ; elapsed = 00:03:02 . Memory (MB): peak = 1446.730 ; gain = 1391.105
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'c_mnist' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 182.263 seconds; current allocated memory: 697.837 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.364 seconds; current allocated memory: 698.075 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.644 seconds; current allocated memory: 699.956 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.629 seconds; current allocated memory: 701.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'c_mnist_fadd_32ns_32ns_32_5_full_dsp_1' to 'c_mnist_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fmul_32ns_32ns_32_4_max_dsp_1' to 'c_mnist_fmul_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.862 seconds; current allocated memory: 702.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'c_mnist' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'c_mnist_dense_6_kern' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_c_mnist_dense_6_kern' to 'c_mnist_c_mnist_ddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_bias_array' to 'c_mnist_dense_6_beOg' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'c_mnist_dense_7_kern' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_c_mnist_dense_7_kern' to 'c_mnist_c_mnist_dfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_bias_array' to 'c_mnist_dense_7_bg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_kernel_array' to 'c_mnist_dense_8_khbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_bias_array1' to 'c_mnist_dense_8_bibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_bias_array_assign_2' to 'c_mnist_bias_arrajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_kernel_array_assign_2' to 'c_mnist_kernel_arkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_inp==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_recurrent_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_pooling_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_normalization_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_merge_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_helper_functions.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_embedding_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_core_layers.c' ... 
WARNING: [HLS 200-40] In file included from avinav_mnist/include/k2c_core_layers.c:1:
avinav_mnist/include/k2c_core_layers.c:51:40: warning: passing 'const size_t [1]' to parameter of type 'size_t *' (aka 'unsigned long long *') discards qualifiers [-Wincompatible-pointer-types]
        k2c_dot(output, input, kernel, axesA, axesB, naxes, normalize, fwork);
                                       ^~~~~
avinav_mnist/include/k2c_include.h:88:65: note: passing argument to parameter 'axesA' here
void k2c_dot(k2c_tensor C, k2c_tensor A, k2c_tensor B, size_t * axesA,
                                                                ^
In file included from avinav_mnist/include/k2c_core_layers.c:1:
avinav_mnist/include/k2c_core_layers.c:51:47: warning: passing 'const size_t [1]' to parameter of type 'size_t *' (aka 'unsigned long long *') discards qualifiers [-Wincompatible-pointer-types]
        k2c_dot(output, input, kernel, axesA, axesB, naxes, normalize, fwork);
                                              ^~~~~
avinav_mnist/include/k2c_include.h:89:24: note: passing argument to parameter 'axesB' here
              size_t * axesB, size_t naxes, size_t normalize, float * fwork);
                       ^
2 warnings generated.\n
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_convolution_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_activations.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/c_mnist.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:12 . Memory (MB): peak = 101.781 ; gain = 46.141
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:12 . Memory (MB): peak = 101.781 ; gain = 46.141
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<71, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:255).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<71, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:251).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<64, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:252).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<71, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:269).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<73, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:274).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<73, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:273).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<59, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:140).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<58, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<25, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:302).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<41, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:309).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<49, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 36, 38>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<60, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 38, 37>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<74, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 37, 32>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<73, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:372).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:01 ; elapsed = 00:02:19 . Memory (MB): peak = 1446.242 ; gain = 1390.602
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_fabs<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_nan<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:475) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:489) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:202) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:203) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:212) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:230) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:313) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<float>' into 'explog_based::generic_tanh<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:57) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<float>' into 'explog_based::generic_tanh<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:63) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:85) automatically.
INFO: [XFORM 203-602] Inlining function 'tanhf' into 'k2c_tanh' (avinav_mnist/include/k2c_activations.c:98) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 36, 38>' into 'log_reduce::log_traits<float>::range_reduction<36>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:148) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 38, 37>' into 'log_reduce::log_traits<float>::range_reduction<36>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:150) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 37, 32>' into 'log_reduce::log_traits<float>::range_reduction<36>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:152) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:221) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:238) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<float>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:240) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:247) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log_traits<float>::range_reduction<36>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<float>' into 'log_reduce::log1p' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:29) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'log_reduce::log1p' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'log1pf' into 'k2c_softplus' (avinav_mnist/include/k2c_activations.c:164) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<float>' into 'fabsf' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsfloat.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'fabsf' into 'k2c_softsign' (avinav_mnist/include/k2c_activations.c:180) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_linear' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_exponential' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_tanh' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_softplus' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:52) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_linear' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_exponential' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_tanh' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_softplus' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:52) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_linear' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_exponential' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_tanh' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_softplus' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:52) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_flatten' into 'c_mnist' (avinav_mnist/c_mnist.c:185495) automatically.
WARNING: [SYNCHK 200-23] r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:355: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-77] The top function 'c_mnist' (avinav_mnist/c_mnist.c:9) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:46 ; elapsed = 00:03:06 . Memory (MB): peak = 1446.242 ; gain = 1390.602
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:208).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:178).
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:354) in function 'log_reduce::log_generic<float>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:273) in function 'exp_reduce_::exp_generic<double>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:274) in function 'exp_reduce_::exp_generic<double>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-102] Partitioning array 'dense_6_kernel.shape' (avinav_mnist/c_mnist.c:122954) automatically.
INFO: [XFORM 203-102] Partitioning array 'dense_7_kernel.shape' (avinav_mnist/c_mnist.c:184599) automatically.
INFO: [XFORM 203-102] Partitioning array 'dense_8_kernel.shape' (avinav_mnist/c_mnist.c:185480) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_relu' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_relu' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_hard_sigmoid' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_flatten' into 'c_mnist' (avinav_mnist/c_mnist.c:185495) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_dense.2' into 'c_mnist' (avinav_mnist/c_mnist.c:185496) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_dense.1' into 'c_mnist' (avinav_mnist/c_mnist.c:185517) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (avinav_mnist/include/k2c_activations.c:74:9) to (avinav_mnist/include/k2c_activations.c:73:32) in function 'k2c_dense'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'k2c_dense' into 'c_mnist' (avinav_mnist/c_mnist.c:185539) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:55 ; elapsed = 00:03:17 . Memory (MB): peak = 1446.242 ; gain = 1390.602
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:56 ; elapsed = 00:03:17 . Memory (MB): peak = 1446.242 ; gain = 1390.602
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'c_mnist' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 197.882 seconds; current allocated memory: 697.837 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.329 seconds; current allocated memory: 698.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.583 seconds; current allocated memory: 699.955 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.589 seconds; current allocated memory: 701.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'c_mnist_fadd_32ns_32ns_32_5_full_dsp_1' to 'c_mnist_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fmul_32ns_32ns_32_4_max_dsp_1' to 'c_mnist_fmul_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.689 seconds; current allocated memory: 702.327 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'c_mnist' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'c_mnist_dense_6_kern' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_c_mnist_dense_6_kern' to 'c_mnist_c_mnist_ddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_bias_array' to 'c_mnist_dense_6_beOg' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'c_mnist_dense_7_kern' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_c_mnist_dense_7_kern' to 'c_mnist_c_mnist_dfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_bias_array' to 'c_mnist_dense_7_bg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_kernel_array' to 'c_mnist_dense_8_khbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_bias_array1' to 'c_mnist_dense_8_bibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_bias_array_assign_2' to 'c_mnist_bias_arrajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_kernel_array_assign_2' to 'c_mnist_kernel_arkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_inp==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_recurrent_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_pooling_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_normalization_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_merge_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_helper_functions.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_embedding_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_core_layers.c' ... 
WARNING: [HLS 200-40] In file included from avinav_mnist/include/k2c_core_layers.c:1:
avinav_mnist/include/k2c_core_layers.c:51:40: warning: passing 'const size_t [1]' to parameter of type 'size_t *' (aka 'unsigned long long *') discards qualifiers [-Wincompatible-pointer-types]
        k2c_dot(output, input, kernel, axesA, axesB, naxes, normalize, fwork);
                                       ^~~~~
avinav_mnist/include/k2c_include.h:88:65: note: passing argument to parameter 'axesA' here
void k2c_dot(k2c_tensor C, k2c_tensor A, k2c_tensor B, size_t * axesA,
                                                                ^
In file included from avinav_mnist/include/k2c_core_layers.c:1:
avinav_mnist/include/k2c_core_layers.c:51:47: warning: passing 'const size_t [1]' to parameter of type 'size_t *' (aka 'unsigned long long *') discards qualifiers [-Wincompatible-pointer-types]
        k2c_dot(output, input, kernel, axesA, axesB, naxes, normalize, fwork);
                                              ^~~~~
avinav_mnist/include/k2c_include.h:89:24: note: passing argument to parameter 'axesB' here
              size_t * axesB, size_t naxes, size_t normalize, float * fwork);
                       ^
2 warnings generated.\n
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_convolution_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_activations.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/c_mnist.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:09 . Memory (MB): peak = 101.621 ; gain = 45.488
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:09 . Memory (MB): peak = 101.621 ; gain = 45.488
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<71, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:255).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<71, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:251).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<64, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:252).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<71, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:269).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<73, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:274).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<73, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:273).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<59, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:140).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<58, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<25, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:302).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<41, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:309).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<49, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 36, 38>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<60, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 38, 37>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<74, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 37, 32>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<73, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:372).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:32 ; elapsed = 00:01:41 . Memory (MB): peak = 1154.641 ; gain = 1098.508
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_fabs<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_nan<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:475) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:489) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:202) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:203) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:212) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:230) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:313) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<float>' into 'explog_based::generic_tanh<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:57) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<float>' into 'explog_based::generic_tanh<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:63) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:85) automatically.
INFO: [XFORM 203-602] Inlining function 'tanhf' into 'k2c_tanh' (avinav_mnist/include/k2c_activations.c:98) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 36, 38>' into 'log_reduce::log_traits<float>::range_reduction<36>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:148) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 38, 37>' into 'log_reduce::log_traits<float>::range_reduction<36>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:150) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 37, 32>' into 'log_reduce::log_traits<float>::range_reduction<36>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:152) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:221) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:238) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<float>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:240) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:247) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log_traits<float>::range_reduction<36>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<float>' into 'log_reduce::log1p' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:29) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'log_reduce::log1p' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'log1pf' into 'k2c_softplus' (avinav_mnist/include/k2c_activations.c:164) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<float>' into 'fabsf' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsfloat.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'fabsf' into 'k2c_softsign' (avinav_mnist/include/k2c_activations.c:180) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_linear' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_exponential' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_tanh' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_softplus' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:52) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_linear' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_exponential' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_tanh' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_softplus' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:52) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_linear' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_exponential' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_tanh' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_softplus' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:52) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_flatten' into 'c_mnist' (avinav_mnist/c_mnist.c:185465) automatically.
WARNING: [SYNCHK 200-23] r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:355: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-77] The top function 'c_mnist' (avinav_mnist/c_mnist.c:9) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:58 ; elapsed = 00:02:09 . Memory (MB): peak = 1158.855 ; gain = 1102.723
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:208).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:178).
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:354) in function 'log_reduce::log_generic<float>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:273) in function 'exp_reduce_::exp_generic<double>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:274) in function 'exp_reduce_::exp_generic<double>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-102] Partitioning array 'dense_7_kernel.shape' (avinav_mnist/c_mnist.c:123119) automatically.
INFO: [XFORM 203-102] Partitioning array 'dense_8_kernel.shape' (avinav_mnist/c_mnist.c:184670) automatically.
INFO: [XFORM 203-102] Partitioning array 'dense_6_kernel.shape' automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_relu' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_relu' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_hard_sigmoid' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_flatten' into 'c_mnist' (avinav_mnist/c_mnist.c:185465) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_dense.2' into 'c_mnist' (avinav_mnist/c_mnist.c:185466) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_dense.1' into 'c_mnist' (avinav_mnist/c_mnist.c:185487) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (avinav_mnist/include/k2c_activations.c:74:9) to (avinav_mnist/include/k2c_activations.c:73:32) in function 'k2c_dense'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'k2c_dense' into 'c_mnist' (avinav_mnist/c_mnist.c:185509) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:10 ; elapsed = 00:02:21 . Memory (MB): peak = 1158.855 ; gain = 1102.723
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:10 ; elapsed = 00:02:22 . Memory (MB): peak = 1158.855 ; gain = 1102.723
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'c_mnist' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 142.245 seconds; current allocated memory: 654.942 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 655.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.455 seconds; current allocated memory: 656.709 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 658.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'c_mnist_fadd_32ns_32ns_32_5_full_dsp_1' to 'c_mnist_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fmul_32ns_32ns_32_4_max_dsp_1' to 'c_mnist_fmul_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.583 seconds; current allocated memory: 658.807 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'c_mnist' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'c_mnist_dense_6_kern' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_c_mnist_dense_6_kern' to 'c_mnist_c_mnist_ddEe' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'c_mnist_dense_6_bias' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_c_mnist_dense_6_bias' to 'c_mnist_c_mnist_deOg' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'c_mnist_dense_7_kern' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_c_mnist_dense_7_kern' to 'c_mnist_c_mnist_dfYi' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'c_mnist_dense_7_bias' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_c_mnist_dense_7_bias' to 'c_mnist_c_mnist_dg8j' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'c_mnist_dense_8_kern' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_c_mnist_dense_8_kern' to 'c_mnist_c_mnist_dhbi' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'c_mnist_dense_8_bias' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_c_mnist_dense_8_bias' to 'c_mnist_c_mnist_dibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_bias_array_assign_2' to 'c_mnist_bias_arrajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_kernel_array_assign_2' to 'c_mnist_kernel_arkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_input_array_assign_2' to 'c_mnist_input_arrlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_output_array_assign_2' to 'c_mnist_output_armb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_bias_array_assign' to 'c_mnist_bias_arrancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_kernel_array_assign' to 'c_mnist_kernel_arocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_input_array_assign' to 'c_mnist_input_arrpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_output_array_assign' to 'c_mnist_output_arqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_bias_array_assign_1' to 'c_mnist_bias_arrarcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_kernel_array_assign_1' to 'c_mnist_kernel_arsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_input_array_assign_1' to 'c_mnist_input_arrtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_output_array_assign_1' to 'c_mnist_output_arudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_output_array_1' to 'c_mnist_dense_8_ovdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr' to 'c_mnist_flatten_4wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array' to 'c_mnist_dense_6_oxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_kernel_array' to 'c_mnist_dense_6_kyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_bias_array' to 'c_mnist_dense_6_bzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array' to 'c_mnist_dense_7_oAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_kernel_array' to 'c_mnist_dense_7_kBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_bias_array' to 'c_mnist_dense_7_bCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_kernel_array' to 'c_mnist_dense_8_kDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_bias_array' to 'c_mnist_dense_8_bEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr' to 'c_mnist_dropout_4Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr' to 'c_mnist_dropout_5Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fcmp_32ns_32ns_1_1_1' to 'c_mnist_fcmp_32nsHfu' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_numel' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_numel' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fcmp_32nsHfu': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'c_mnist'.
INFO: [HLS 200-111]  Elapsed time: 8.854 seconds; current allocated memory: 782.206 MB.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_c_mnist_ddEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_c_mnist_deOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_c_mnist_dfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_c_mnist_dg8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_c_mnist_dhbi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_c_mnist_dibs_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_x_assign_2_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:45 ; elapsed = 00:05:09 . Memory (MB): peak = 1406.742 ; gain = 1350.609
INFO: [SYSC 207-301] Generating SystemC RTL for c_mnist.
INFO: [VHDL 208-304] Generating VHDL RTL for c_mnist.
INFO: [VLOG 209-307] Generating Verilog RTL for c_mnist.
INFO: [HLS 200-112] Total elapsed time: 309.323 seconds; peak allocated memory: 859.270 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_recurrent_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_pooling_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_normalization_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_merge_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_helper_functions.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_embedding_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_core_layers.c' ... 
WARNING: [HLS 200-40] In file included from avinav_mnist/include/k2c_core_layers.c:1:
avinav_mnist/include/k2c_core_layers.c:51:40: warning: passing 'const size_t [1]' to parameter of type 'size_t *' (aka 'unsigned long long *') discards qualifiers [-Wincompatible-pointer-types]
        k2c_dot(output, input, kernel, axesA, axesB, naxes, normalize, fwork);
                                       ^~~~~
avinav_mnist/include/k2c_include.h:88:65: note: passing argument to parameter 'axesA' here
void k2c_dot(k2c_tensor C, k2c_tensor A, k2c_tensor B, size_t * axesA,
                                                                ^
In file included from avinav_mnist/include/k2c_core_layers.c:1:
avinav_mnist/include/k2c_core_layers.c:51:47: warning: passing 'const size_t [1]' to parameter of type 'size_t *' (aka 'unsigned long long *') discards qualifiers [-Wincompatible-pointer-types]
        k2c_dot(output, input, kernel, axesA, axesB, naxes, normalize, fwork);
                                              ^~~~~
avinav_mnist/include/k2c_include.h:89:24: note: passing argument to parameter 'axesB' here
              size_t * axesB, size_t naxes, size_t normalize, float * fwork);
                       ^
2 warnings generated.\n
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_convolution_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_activations.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/c_mnist.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:11 . Memory (MB): peak = 101.648 ; gain = 45.793
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:11 . Memory (MB): peak = 101.648 ; gain = 45.793
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<71, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:255).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<71, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:251).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<64, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:252).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<71, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:269).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<73, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:274).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<73, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:273).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<59, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:140).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<58, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<25, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:302).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<41, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:309).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<49, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 36, 38>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<60, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 38, 37>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<74, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 37, 32>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<73, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:372).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:01:20 . Memory (MB): peak = 480.488 ; gain = 424.633
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_fabs<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_nan<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:475) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:489) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:202) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:203) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:212) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:230) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:313) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<float>' into 'explog_based::generic_tanh<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:57) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<float>' into 'explog_based::generic_tanh<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:63) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:85) automatically.
INFO: [XFORM 203-602] Inlining function 'tanhf' into 'k2c_tanh' (avinav_mnist/include/k2c_activations.c:98) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 36, 38>' into 'log_reduce::log_traits<float>::range_reduction<36>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:148) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 38, 37>' into 'log_reduce::log_traits<float>::range_reduction<36>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:150) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 37, 32>' into 'log_reduce::log_traits<float>::range_reduction<36>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:152) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:221) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:238) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<float>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:240) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:247) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log_traits<float>::range_reduction<36>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<float>' into 'log_reduce::log1p' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:29) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'log_reduce::log1p' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'log1pf' into 'k2c_softplus' (avinav_mnist/include/k2c_activations.c:164) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<float>' into 'fabsf' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsfloat.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'fabsf' into 'k2c_softsign' (avinav_mnist/include/k2c_activations.c:180) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_linear' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_exponential' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_tanh' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_softplus' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:52) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_linear' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_exponential' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_tanh' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_softplus' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:52) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_linear' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_exponential' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_tanh' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_softplus' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:52) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_flatten' into 'c_mnist' (avinav_mnist/c_mnist.c:185459) automatically.
WARNING: [SYNCHK 200-23] r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:355: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:01:25 . Memory (MB): peak = 600.094 ; gain = 544.238
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:208).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:178).
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:354) in function 'log_reduce::log_generic<float>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:273) in function 'exp_reduce_::exp_generic<double>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:274) in function 'exp_reduce_::exp_generic<double>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-102] Partitioning array 'dense_8_kernel.shape' automatically.
INFO: [XFORM 203-102] Partitioning array 'dense_7_kernel.shape' automatically.
INFO: [XFORM 203-102] Partitioning array 'dense_6_kernel.shape' automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_relu' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_relu' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_hard_sigmoid' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_flatten' into 'c_mnist' (avinav_mnist/c_mnist.c:185459) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_dense.2' into 'c_mnist' (avinav_mnist/c_mnist.c:185460) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_dense.1' into 'c_mnist' (avinav_mnist/c_mnist.c:185481) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (avinav_mnist/include/k2c_activations.c:74:9) to (avinav_mnist/include/k2c_activations.c:73:32) in function 'k2c_dense'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'k2c_dense' into 'c_mnist' (avinav_mnist/c_mnist.c:185503) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:01:30 . Memory (MB): peak = 691.230 ; gain = 635.375
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:01:30 . Memory (MB): peak = 692.957 ; gain = 637.102
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'c_mnist' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 90.222 seconds; current allocated memory: 558.246 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 558.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 559.553 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.309 seconds; current allocated memory: 560.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'c_mnist_fadd_32ns_32ns_32_5_full_dsp_1' to 'c_mnist_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fmul_32ns_32ns_32_4_max_dsp_1' to 'c_mnist_fmul_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 561.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'c_mnist' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'dense_6_kernel_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_kernel_array' to 'c_mnist_dense_6_kdEe' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_6_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_bias_array' to 'c_mnist_dense_6_beOg' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_7_kernel_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_kernel_array' to 'c_mnist_dense_7_kfYi' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_7_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_bias_array' to 'c_mnist_dense_7_bg8j' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_8_kernel_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_kernel_array' to 'c_mnist_dense_8_khbi' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_8_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_bias_array' to 'c_mnist_dense_8_bibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_bias_array_assign_2' to 'c_mnist_bias_arrajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_kernel_array_assign_2' to 'c_mnist_kernel_arkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_input_array_assign_2' to 'c_mnist_input_arrlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_output_array_assign_2' to 'c_mnist_output_armb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_bias_array_assign' to 'c_mnist_bias_arrancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_kernel_array_assign' to 'c_mnist_kernel_arocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_input_array_assign' to 'c_mnist_input_arrpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_output_array_assign' to 'c_mnist_output_arqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_bias_array_assign_1' to 'c_mnist_bias_arrarcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_kernel_array_assign_1' to 'c_mnist_kernel_arsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_input_array_assign_1' to 'c_mnist_input_arrtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_output_array_assign_1' to 'c_mnist_output_arudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_output_array_1' to 'c_mnist_dense_8_ovdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr' to 'c_mnist_dropout_4wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr' to 'c_mnist_dropout_5xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fcmp_32ns_32ns_1_1_1' to 'c_mnist_fcmp_32nsyd2' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_numel' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_numel' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fcmp_32nsyd2': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'c_mnist'.
INFO: [HLS 200-111]  Elapsed time: 8.8 seconds; current allocated memory: 720.896 MB.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_6_kdEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_6_beOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_7_kfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_7_bg8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_8_khbi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_8_bibs_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_x_assign_2_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:48 ; elapsed = 00:04:15 . Memory (MB): peak = 1316.418 ; gain = 1260.562
INFO: [SYSC 207-301] Generating SystemC RTL for c_mnist.
INFO: [VHDL 208-304] Generating VHDL RTL for c_mnist.
INFO: [VLOG 209-307] Generating Verilog RTL for c_mnist.
INFO: [HLS 200-112] Total elapsed time: 256.012 seconds; peak allocated memory: 800.409 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/c_mnist.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_activations.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_convolution_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_core_layers.c' ... 
WARNING: [HLS 200-40] In file included from avinav_mnist/include/k2c_core_layers.c:1:
avinav_mnist/include/k2c_core_layers.c:51:40: warning: passing 'const size_t [1]' to parameter of type 'size_t *' (aka 'unsigned long long *') discards qualifiers [-Wincompatible-pointer-types]
        k2c_dot(output, input, kernel, axesA, axesB, naxes, normalize, fwork);
                                       ^~~~~
avinav_mnist/include/k2c_include.h:88:65: note: passing argument to parameter 'axesA' here
void k2c_dot(k2c_tensor C, k2c_tensor A, k2c_tensor B, size_t * axesA,
                                                                ^
In file included from avinav_mnist/include/k2c_core_layers.c:1:
avinav_mnist/include/k2c_core_layers.c:51:47: warning: passing 'const size_t [1]' to parameter of type 'size_t *' (aka 'unsigned long long *') discards qualifiers [-Wincompatible-pointer-types]
        k2c_dot(output, input, kernel, axesA, axesB, naxes, normalize, fwork);
                                              ^~~~~
avinav_mnist/include/k2c_include.h:89:24: note: passing argument to parameter 'axesB' here
              size_t * axesB, size_t naxes, size_t normalize, float * fwork);
                       ^
2 warnings generated.\n
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_embedding_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_helper_functions.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_merge_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_normalization_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_pooling_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_recurrent_layers.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:21 . Memory (MB): peak = 101.547 ; gain = 45.922
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:21 . Memory (MB): peak = 101.547 ; gain = 45.922
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<71, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:255).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<71, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:251).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<64, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:252).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<71, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:269).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<73, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:274).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<73, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:273).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<59, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:140).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<58, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<25, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:302).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<41, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:309).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<49, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 36, 38>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<60, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 38, 37>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<74, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 37, 32>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<73, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:372).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:01:31 . Memory (MB): peak = 480.887 ; gain = 425.262
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_fabs<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_nan<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:475) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:489) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:202) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:203) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:212) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:230) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:313) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<float>' into 'explog_based::generic_tanh<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:57) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<float>' into 'explog_based::generic_tanh<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:63) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:85) automatically.
INFO: [XFORM 203-602] Inlining function 'tanhf' into 'k2c_tanh' (avinav_mnist/include/k2c_activations.c:98) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 36, 38>' into 'log_reduce::log_traits<float>::range_reduction<36>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:148) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 38, 37>' into 'log_reduce::log_traits<float>::range_reduction<36>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:150) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 37, 32>' into 'log_reduce::log_traits<float>::range_reduction<36>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:152) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:221) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:238) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<float>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:240) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:247) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log_traits<float>::range_reduction<36>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<float>' into 'log_reduce::log1p' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:29) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'log_reduce::log1p' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'log1pf' into 'k2c_softplus' (avinav_mnist/include/k2c_activations.c:164) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<float>' into 'fabsf' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsfloat.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'fabsf' into 'k2c_softsign' (avinav_mnist/include/k2c_activations.c:180) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_linear' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_exponential' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_tanh' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_softplus' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:52) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_linear' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_exponential' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_tanh' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_softplus' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:52) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_linear' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_exponential' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_tanh' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_softplus' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:52) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_flatten' into 'c_mnist' (avinav_mnist/c_mnist.c:185459) automatically.
WARNING: [SYNCHK 200-23] r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:355: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:01:37 . Memory (MB): peak = 598.969 ; gain = 543.344
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:208).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:178).
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:354) in function 'log_reduce::log_generic<float>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:273) in function 'exp_reduce_::exp_generic<double>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:274) in function 'exp_reduce_::exp_generic<double>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-102] Partitioning array 'dense_8_kernel.shape' automatically.
INFO: [XFORM 203-102] Partitioning array 'dense_7_kernel.shape' automatically.
INFO: [XFORM 203-102] Partitioning array 'dense_6_kernel.shape' automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_relu' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_relu' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_hard_sigmoid' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_flatten' into 'c_mnist' (avinav_mnist/c_mnist.c:185459) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_dense.2' into 'c_mnist' (avinav_mnist/c_mnist.c:185460) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_dense.1' into 'c_mnist' (avinav_mnist/c_mnist.c:185481) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (avinav_mnist/include/k2c_activations.c:74:9) to (avinav_mnist/include/k2c_activations.c:73:32) in function 'k2c_dense'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'k2c_dense' into 'c_mnist' (avinav_mnist/c_mnist.c:185503) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:01:43 . Memory (MB): peak = 693.715 ; gain = 638.090
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:01:43 . Memory (MB): peak = 695.961 ; gain = 640.336
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'c_mnist' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 103.5 seconds; current allocated memory: 558.245 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 558.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.395 seconds; current allocated memory: 559.552 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.406 seconds; current allocated memory: 560.591 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'c_mnist_fadd_32ns_32ns_32_5_full_dsp_1' to 'c_mnist_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fmul_32ns_32ns_32_4_max_dsp_1' to 'c_mnist_fmul_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.516 seconds; current allocated memory: 561.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'c_mnist' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'dense_6_kernel_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_kernel_array' to 'c_mnist_dense_6_kdEe' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_6_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_bias_array' to 'c_mnist_dense_6_beOg' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_7_kernel_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_kernel_array' to 'c_mnist_dense_7_kfYi' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_7_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_bias_array' to 'c_mnist_dense_7_bg8j' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_8_kernel_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_kernel_array' to 'c_mnist_dense_8_khbi' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_8_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_bias_array' to 'c_mnist_dense_8_bibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_bias_array_assign_2' to 'c_mnist_bias_arrajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_kernel_array_assign_2' to 'c_mnist_kernel_arkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_input_array_assign_2' to 'c_mnist_input_arrlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_output_array_assign_2' to 'c_mnist_output_armb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_bias_array_assign' to 'c_mnist_bias_arrancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_kernel_array_assign' to 'c_mnist_kernel_arocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_input_array_assign' to 'c_mnist_input_arrpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_output_array_assign' to 'c_mnist_output_arqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_bias_array_assign_1' to 'c_mnist_bias_arrarcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_kernel_array_assign_1' to 'c_mnist_kernel_arsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_input_array_assign_1' to 'c_mnist_input_arrtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_output_array_assign_1' to 'c_mnist_output_arudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_output_array_1' to 'c_mnist_dense_8_ovdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr' to 'c_mnist_dropout_4wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr' to 'c_mnist_dropout_5xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fcmp_32ns_32ns_1_1_1' to 'c_mnist_fcmp_32nsyd2' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_numel' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_numel' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fcmp_32nsyd2': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'c_mnist'.
INFO: [HLS 200-111]  Elapsed time: 10.488 seconds; current allocated memory: 720.895 MB.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_6_kdEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_6_beOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_7_kfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_7_bg8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_8_khbi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_8_bibs_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_x_assign_2_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:49 ; elapsed = 00:04:59 . Memory (MB): peak = 1317.438 ; gain = 1261.812
INFO: [SYSC 207-301] Generating SystemC RTL for c_mnist.
INFO: [VHDL 208-304] Generating VHDL RTL for c_mnist.
INFO: [VLOG 209-307] Generating Verilog RTL for c_mnist.
INFO: [HLS 200-112] Total elapsed time: 299.68 seconds; peak allocated memory: 800.383 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/c_mnist.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_activations.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_convolution_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_core_layers.c' ... 
WARNING: [HLS 200-40] In file included from avinav_mnist/include/k2c_core_layers.c:1:
avinav_mnist/include/k2c_core_layers.c:51:40: warning: passing 'const size_t [1]' to parameter of type 'size_t *' (aka 'unsigned long long *') discards qualifiers [-Wincompatible-pointer-types]
        k2c_dot(output, input, kernel, axesA, axesB, naxes, normalize, fwork);
                                       ^~~~~
avinav_mnist/include/k2c_include.h:88:65: note: passing argument to parameter 'axesA' here
void k2c_dot(k2c_tensor C, k2c_tensor A, k2c_tensor B, size_t * axesA,
                                                                ^
In file included from avinav_mnist/include/k2c_core_layers.c:1:
avinav_mnist/include/k2c_core_layers.c:51:47: warning: passing 'const size_t [1]' to parameter of type 'size_t *' (aka 'unsigned long long *') discards qualifiers [-Wincompatible-pointer-types]
        k2c_dot(output, input, kernel, axesA, axesB, naxes, normalize, fwork);
                                              ^~~~~
avinav_mnist/include/k2c_include.h:89:24: note: passing argument to parameter 'axesB' here
              size_t * axesB, size_t naxes, size_t normalize, float * fwork);
                       ^
2 warnings generated.\n
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_embedding_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_helper_functions.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_merge_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_normalization_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_pooling_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_recurrent_layers.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:39 . Memory (MB): peak = 101.629 ; gain = 45.801
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:39 . Memory (MB): peak = 101.629 ; gain = 45.801
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<71, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:255).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<71, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:251).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<64, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:252).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<71, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:269).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<73, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:274).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<73, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:273).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<59, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:140).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<58, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<25, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:302).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<41, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:309).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<49, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 36, 38>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<60, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 38, 37>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<74, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 37, 32>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<73, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:372).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:02:21 . Memory (MB): peak = 1154.660 ; gain = 1098.832
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_fabs<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_nan<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:475) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:489) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:202) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:203) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:212) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:230) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:313) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<float>' into 'explog_based::generic_tanh<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:57) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<float>' into 'explog_based::generic_tanh<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:63) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:85) automatically.
INFO: [XFORM 203-602] Inlining function 'tanhf' into 'k2c_tanh' (avinav_mnist/include/k2c_activations.c:98) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 36, 38>' into 'log_reduce::log_traits<float>::range_reduction<36>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:148) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 38, 37>' into 'log_reduce::log_traits<float>::range_reduction<36>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:150) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 37, 32>' into 'log_reduce::log_traits<float>::range_reduction<36>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:152) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:221) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:238) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<float>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:240) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:247) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log_traits<float>::range_reduction<36>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<float>' into 'log_reduce::log1p' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:29) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'log_reduce::log1p' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'log1pf' into 'k2c_softplus' (avinav_mnist/include/k2c_activations.c:164) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<float>' into 'fabsf' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsfloat.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'fabsf' into 'k2c_softsign' (avinav_mnist/include/k2c_activations.c:180) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_linear' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_exponential' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_tanh' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_softplus' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:52) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_linear' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_exponential' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_tanh' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_softplus' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:52) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_linear' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_exponential' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_tanh' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_softplus' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:52) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_flatten' into 'c_mnist' (avinav_mnist/c_mnist.c:185460) automatically.
WARNING: [SYNCHK 200-23] r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:355: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-77] The top function 'c_mnist' (avinav_mnist/c_mnist.c:8) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:46 ; elapsed = 00:02:58 . Memory (MB): peak = 1161.508 ; gain = 1105.680
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:208).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:178).
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:354) in function 'log_reduce::log_generic<float>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:273) in function 'exp_reduce_::exp_generic<double>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:274) in function 'exp_reduce_::exp_generic<double>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-102] Partitioning array 'dense_7_kernel.shape' (avinav_mnist/c_mnist.c:123115) automatically.
INFO: [XFORM 203-102] Partitioning array 'dense_8_kernel.shape' (avinav_mnist/c_mnist.c:184666) automatically.
INFO: [XFORM 203-102] Partitioning array 'dense_6_kernel.shape' automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_relu' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_relu' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_hard_sigmoid' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_flatten' into 'c_mnist' (avinav_mnist/c_mnist.c:185460) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_dense.2' into 'c_mnist' (avinav_mnist/c_mnist.c:185461) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_dense.1' into 'c_mnist' (avinav_mnist/c_mnist.c:185482) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (avinav_mnist/include/k2c_activations.c:74:9) to (avinav_mnist/include/k2c_activations.c:73:32) in function 'k2c_dense'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'k2c_dense' into 'c_mnist' (avinav_mnist/c_mnist.c:185504) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:56 ; elapsed = 00:03:15 . Memory (MB): peak = 1161.508 ; gain = 1105.680
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:56 ; elapsed = 00:03:16 . Memory (MB): peak = 1161.508 ; gain = 1105.680
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'c_mnist' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 196.093 seconds; current allocated memory: 654.910 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.409 seconds; current allocated memory: 655.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 656.692 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.589 seconds; current allocated memory: 658.165 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'c_mnist_fadd_32ns_32ns_32_5_full_dsp_1' to 'c_mnist_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fmul_32ns_32ns_32_4_max_dsp_1' to 'c_mnist_fmul_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.752 seconds; current allocated memory: 658.790 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'c_mnist' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'c_mnist_dense_6_kern' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_c_mnist_dense_6_kern' to 'c_mnist_c_mnist_ddEe' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'c_mnist_dense_6_bias' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_c_mnist_dense_6_bias' to 'c_mnist_c_mnist_deOg' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'c_mnist_dense_7_kern' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_c_mnist_dense_7_kern' to 'c_mnist_c_mnist_dfYi' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'c_mnist_dense_7_bias' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_c_mnist_dense_7_bias' to 'c_mnist_c_mnist_dg8j' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'c_mnist_dense_8_kern' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_c_mnist_dense_8_kern' to 'c_mnist_c_mnist_dhbi' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'c_mnist_dense_8_bias' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_c_mnist_dense_8_bias' to 'c_mnist_c_mnist_dibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_bias_array_assign_2' to 'c_mnist_bias_arrajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_kernel_array_assign_2' to 'c_mnist_kernel_arkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_input_array_assign_2' to 'c_mnist_input_arrlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_output_array_assign_2' to 'c_mnist_output_armb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_bias_array_assign' to 'c_mnist_bias_arrancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_kernel_array_assign' to 'c_mnist_kernel_arocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_input_array_assign' to 'c_mnist_input_arrpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_output_array_assign' to 'c_mnist_output_arqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_bias_array_assign_1' to 'c_mnist_bias_arrarcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_kernel_array_assign_1' to 'c_mnist_kernel_arsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_input_array_assign_1' to 'c_mnist_input_arrtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_output_array_assign_1' to 'c_mnist_output_arudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_output_array_1' to 'c_mnist_dense_8_ovdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr' to 'c_mnist_flatten_4wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array' to 'c_mnist_dense_6_oxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_kernel_array' to 'c_mnist_dense_6_kyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_bias_array' to 'c_mnist_dense_6_bzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array' to 'c_mnist_dense_7_oAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_kernel_array' to 'c_mnist_dense_7_kBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_bias_array' to 'c_mnist_dense_7_bCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_kernel_array' to 'c_mnist_dense_8_kDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_bias_array' to 'c_mnist_dense_8_bEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr' to 'c_mnist_dropout_4Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr' to 'c_mnist_dropout_5Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fcmp_32ns_32ns_1_1_1' to 'c_mnist_fcmp_32nsHfu' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_numel' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_numel' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fcmp_32nsHfu': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'c_mnist'.
INFO: [HLS 200-111]  Elapsed time: 12.592 seconds; current allocated memory: 782.174 MB.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_c_mnist_ddEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_c_mnist_deOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_c_mnist_dfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_c_mnist_dg8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_c_mnist_dhbi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_c_mnist_dibs_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_x_assign_2_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:53 ; elapsed = 00:06:47 . Memory (MB): peak = 1408.344 ; gain = 1352.516
INFO: [SYSC 207-301] Generating SystemC RTL for c_mnist.
INFO: [VHDL 208-304] Generating VHDL RTL for c_mnist.
INFO: [VLOG 209-307] Generating Verilog RTL for c_mnist.
INFO: [HLS 200-112] Total elapsed time: 406.963 seconds; peak allocated memory: 859.280 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/c_mnist.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_activations.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_convolution_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_core_layers.c' ... 
WARNING: [HLS 200-40] In file included from avinav_mnist/include/k2c_core_layers.c:1:
avinav_mnist/include/k2c_core_layers.c:51:40: warning: passing 'const size_t [1]' to parameter of type 'size_t *' (aka 'unsigned long long *') discards qualifiers [-Wincompatible-pointer-types]
        k2c_dot(output, input, kernel, axesA, axesB, naxes, normalize, fwork);
                                       ^~~~~
avinav_mnist/include/k2c_include.h:88:65: note: passing argument to parameter 'axesA' here
void k2c_dot(k2c_tensor C, k2c_tensor A, k2c_tensor B, size_t * axesA,
                                                                ^
In file included from avinav_mnist/include/k2c_core_layers.c:1:
avinav_mnist/include/k2c_core_layers.c:51:47: warning: passing 'const size_t [1]' to parameter of type 'size_t *' (aka 'unsigned long long *') discards qualifiers [-Wincompatible-pointer-types]
        k2c_dot(output, input, kernel, axesA, axesB, naxes, normalize, fwork);
                                              ^~~~~
avinav_mnist/include/k2c_include.h:89:24: note: passing argument to parameter 'axesB' here
              size_t * axesB, size_t naxes, size_t normalize, float * fwork);
                       ^
2 warnings generated.\n
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_embedding_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_helper_functions.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_merge_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_normalization_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_pooling_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_recurrent_layers.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:23 . Memory (MB): peak = 101.562 ; gain = 45.762
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:23 . Memory (MB): peak = 101.562 ; gain = 45.762
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<71, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:255).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<71, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:251).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<64, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:252).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<71, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:269).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<73, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:274).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<73, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:273).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<59, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:140).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<58, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<25, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:302).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<41, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:309).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<49, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 36, 38>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<60, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 38, 37>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<74, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 37, 32>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<73, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:372).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:30 ; elapsed = 00:02:03 . Memory (MB): peak = 1155.039 ; gain = 1099.238
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_fabs<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_nan<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:475) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:489) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:202) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:203) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:212) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:230) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:313) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<float>' into 'explog_based::generic_tanh<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:57) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<float>' into 'explog_based::generic_tanh<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:63) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:85) automatically.
INFO: [XFORM 203-602] Inlining function 'tanhf' into 'k2c_tanh' (avinav_mnist/include/k2c_activations.c:98) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 36, 38>' into 'log_reduce::log_traits<float>::range_reduction<36>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:148) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 38, 37>' into 'log_reduce::log_traits<float>::range_reduction<36>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:150) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 37, 32>' into 'log_reduce::log_traits<float>::range_reduction<36>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:152) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:221) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:238) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<float>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:240) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:247) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log_traits<float>::range_reduction<36>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<float>' into 'log_reduce::log1p' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:29) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'log_reduce::log1p' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'log1pf' into 'k2c_softplus' (avinav_mnist/include/k2c_activations.c:164) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<float>' into 'fabsf' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsfloat.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'fabsf' into 'k2c_softsign' (avinav_mnist/include/k2c_activations.c:180) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_linear' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_exponential' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_tanh' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_softplus' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:52) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_linear' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_exponential' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_tanh' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_softplus' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:52) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_linear' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_exponential' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_tanh' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_softplus' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:52) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_flatten' into 'c_mnist' (avinav_mnist/c_mnist.c:185460) automatically.
WARNING: [SYNCHK 200-23] r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:355: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-77] The top function 'c_mnist' (avinav_mnist/c_mnist.c:8) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:57 ; elapsed = 00:02:37 . Memory (MB): peak = 1160.930 ; gain = 1105.129
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:208).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:178).
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:354) in function 'log_reduce::log_generic<float>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:273) in function 'exp_reduce_::exp_generic<double>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:274) in function 'exp_reduce_::exp_generic<double>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-102] Partitioning array 'dense_7_kernel.shape' (avinav_mnist/c_mnist.c:123115) automatically.
INFO: [XFORM 203-102] Partitioning array 'dense_8_kernel.shape' (avinav_mnist/c_mnist.c:184666) automatically.
INFO: [XFORM 203-102] Partitioning array 'dense_6_kernel.shape' automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_relu' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_relu' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_hard_sigmoid' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_flatten' into 'c_mnist' (avinav_mnist/c_mnist.c:185460) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_dense.2' into 'c_mnist' (avinav_mnist/c_mnist.c:185461) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_dense.1' into 'c_mnist' (avinav_mnist/c_mnist.c:185482) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (avinav_mnist/include/k2c_activations.c:74:9) to (avinav_mnist/include/k2c_activations.c:73:32) in function 'k2c_dense'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'k2c_dense' into 'c_mnist' (avinav_mnist/c_mnist.c:185504) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:07 ; elapsed = 00:02:52 . Memory (MB): peak = 1160.930 ; gain = 1105.129
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:08 ; elapsed = 00:02:53 . Memory (MB): peak = 1160.930 ; gain = 1105.129
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'c_mnist' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 173.23 seconds; current allocated memory: 654.909 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.323 seconds; current allocated memory: 655.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.544 seconds; current allocated memory: 656.692 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.537 seconds; current allocated memory: 658.165 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'c_mnist_fadd_32ns_32ns_32_5_full_dsp_1' to 'c_mnist_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fmul_32ns_32ns_32_4_max_dsp_1' to 'c_mnist_fmul_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.691 seconds; current allocated memory: 658.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'c_mnist' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'c_mnist_dense_6_kern' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_c_mnist_dense_6_kern' to 'c_mnist_c_mnist_ddEe' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'c_mnist_dense_6_bias' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_c_mnist_dense_6_bias' to 'c_mnist_c_mnist_deOg' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'c_mnist_dense_7_kern' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_c_mnist_dense_7_kern' to 'c_mnist_c_mnist_dfYi' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'c_mnist_dense_7_bias' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_c_mnist_dense_7_bias' to 'c_mnist_c_mnist_dg8j' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'c_mnist_dense_8_kern' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_c_mnist_dense_8_kern' to 'c_mnist_c_mnist_dhbi' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'c_mnist_dense_8_bias' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_c_mnist_dense_8_bias' to 'c_mnist_c_mnist_dibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_bias_array_assign_2' to 'c_mnist_bias_arrajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_kernel_array_assign_2' to 'c_mnist_kernel_arkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_input_array_assign_2' to 'c_mnist_input_arrlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_output_array_assign_2' to 'c_mnist_output_armb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_bias_array_assign' to 'c_mnist_bias_arrancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_kernel_array_assign' to 'c_mnist_kernel_arocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_input_array_assign' to 'c_mnist_input_arrpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_output_array_assign' to 'c_mnist_output_arqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_bias_array_assign_1' to 'c_mnist_bias_arrarcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_kernel_array_assign_1' to 'c_mnist_kernel_arsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_input_array_assign_1' to 'c_mnist_input_arrtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_output_array_assign_1' to 'c_mnist_output_arudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_output_array_1' to 'c_mnist_dense_8_ovdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr' to 'c_mnist_flatten_4wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array' to 'c_mnist_dense_6_oxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_kernel_array' to 'c_mnist_dense_6_kyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_bias_array' to 'c_mnist_dense_6_bzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array' to 'c_mnist_dense_7_oAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_kernel_array' to 'c_mnist_dense_7_kBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_bias_array' to 'c_mnist_dense_7_bCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_kernel_array' to 'c_mnist_dense_8_kDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_bias_array' to 'c_mnist_dense_8_bEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr' to 'c_mnist_dropout_4Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr' to 'c_mnist_dropout_5Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fcmp_32ns_32ns_1_1_1' to 'c_mnist_fcmp_32nsHfu' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_numel' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_numel' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fcmp_32nsHfu': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'c_mnist'.
INFO: [HLS 200-111]  Elapsed time: 10.124 seconds; current allocated memory: 782.173 MB.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_c_mnist_ddEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_c_mnist_deOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_c_mnist_dfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_c_mnist_dg8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_c_mnist_dhbi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_c_mnist_dibs_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_x_assign_2_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:40 ; elapsed = 00:06:08 . Memory (MB): peak = 1411.090 ; gain = 1355.289
INFO: [SYSC 207-301] Generating SystemC RTL for c_mnist.
INFO: [VHDL 208-304] Generating VHDL RTL for c_mnist.
INFO: [VLOG 209-307] Generating Verilog RTL for c_mnist.
INFO: [HLS 200-112] Total elapsed time: 368.821 seconds; peak allocated memory: 859.269 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_recurrent_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_pooling_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_normalization_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_merge_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_helper_functions.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_embedding_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_core_layers.c' ... 
WARNING: [HLS 200-40] In file included from avinav_mnist/include/k2c_core_layers.c:1:
avinav_mnist/include/k2c_core_layers.c:51:40: warning: passing 'const size_t [1]' to parameter of type 'size_t *' (aka 'unsigned long long *') discards qualifiers [-Wincompatible-pointer-types]
        k2c_dot(output, input, kernel, axesA, axesB, naxes, normalize, fwork);
                                       ^~~~~
avinav_mnist/include/k2c_include.h:88:65: note: passing argument to parameter 'axesA' here
void k2c_dot(k2c_tensor C, k2c_tensor A, k2c_tensor B, size_t * axesA,
                                                                ^
In file included from avinav_mnist/include/k2c_core_layers.c:1:
avinav_mnist/include/k2c_core_layers.c:51:47: warning: passing 'const size_t [1]' to parameter of type 'size_t *' (aka 'unsigned long long *') discards qualifiers [-Wincompatible-pointer-types]
        k2c_dot(output, input, kernel, axesA, axesB, naxes, normalize, fwork);
                                              ^~~~~
avinav_mnist/include/k2c_include.h:89:24: note: passing argument to parameter 'axesB' here
              size_t * axesB, size_t naxes, size_t normalize, float * fwork);
                       ^
2 warnings generated.\n
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_convolution_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_activations.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/c_mnist.c' ... 
WARNING: [HLS 200-40] In file included from avinav_mnist/c_mnist.c:1:
avinav_mnist/c_mnist.c:185460:30: error: passing 'k2c_tensor *' (aka 'struct k2c_tensor *') to parameter of incompatible type 'k2c_tensor' (aka 'struct k2c_tensor'); dereference with *
k2c_flatten(flatten_4_output,input_5_input);
                             ^~~~~~~~~~~~~
                             *
avinav_mnist/./include/k2c_include.h:71:48: note: passing argument to parameter 'input' here
void k2c_flatten(k2c_tensor output, k2c_tensor input);
                                               ^
In file included from avinav_mnist/c_mnist.c:1:
avinav_mnist/c_mnist.c:185504:11: error: passing 'k2c_tensor *' (aka 'struct k2c_tensor *') to parameter of incompatible type 'k2c_tensor' (aka 'struct k2c_tensor'); dereference with *
k2c_dense(dense_8_output,dropout_5_output,dense_8_kernel,
          ^~~~~~~~~~~~~~
          *
avinav_mnist/./include/k2c_include.h:69:27: note: passing argument to parameter 'output' here
void k2c_dense(k2c_tensor output, k2c_tensor input, k2c_tensor kernel,
                          ^
2 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from avinav_mnist/c_mnist.c:1:
avinav_mnist/c_mnist.c:185460:30: error: passing 'k2c_tensor *' (aka 'struct k2c_tensor *') to parameter of incompatible type 'k2c_tensor' (aka 'struct k2c_tensor'); dereference with *
k2c_flatten(flatten_4_output,input_5_input);
                             ^~~~~~~~~~~~~
                             *
avinav_mnist/./include/k2c_include.h:71:48: note: passing argument to parameter 'input' here
void k2c_flatten(k2c_tensor output, k2c_tensor input);
                                               ^
In file included from avinav_mnist/c_mnist.c:1:
avinav_mnist/c_mnist.c:185504:11: error: passing 'k2c_tensor *' (aka 'struct k2c_tensor *') to parameter of incompatible type 'k2c_tensor' (aka 'struct k2c_tensor'); dereference with *
k2c_dense(dense_8_output,dropout_5_output,dense_8_kernel,
          ^~~~~~~~~~~~~~
          *
avinav_mnist/./include/k2c_include.h:69:27: note: passing argument to parameter 'output' here
void k2c_dense(k2c_tensor output, k2c_tensor input, k2c_tensor kernel,
                          ^
2 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_recurrent_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_pooling_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_normalization_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_merge_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_helper_functions.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_embedding_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_core_layers.c' ... 
WARNING: [HLS 200-40] In file included from avinav_mnist/include/k2c_core_layers.c:1:
avinav_mnist/include/k2c_core_layers.c:51:40: warning: passing 'const size_t [1]' to parameter of type 'size_t *' (aka 'unsigned long long *') discards qualifiers [-Wincompatible-pointer-types]
        k2c_dot(output, input, kernel, axesA, axesB, naxes, normalize, fwork);
                                       ^~~~~
avinav_mnist/include/k2c_include.h:88:65: note: passing argument to parameter 'axesA' here
void k2c_dot(k2c_tensor C, k2c_tensor A, k2c_tensor B, size_t * axesA,
                                                                ^
In file included from avinav_mnist/include/k2c_core_layers.c:1:
avinav_mnist/include/k2c_core_layers.c:51:47: warning: passing 'const size_t [1]' to parameter of type 'size_t *' (aka 'unsigned long long *') discards qualifiers [-Wincompatible-pointer-types]
        k2c_dot(output, input, kernel, axesA, axesB, naxes, normalize, fwork);
                                              ^~~~~
avinav_mnist/include/k2c_include.h:89:24: note: passing argument to parameter 'axesB' here
              size_t * axesB, size_t naxes, size_t normalize, float * fwork);
                       ^
2 warnings generated.\n
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_convolution_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_activations.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/c_mnist.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:23 . Memory (MB): peak = 101.609 ; gain = 45.816
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:23 . Memory (MB): peak = 101.609 ; gain = 45.816
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<71, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:255).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<71, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:251).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<64, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:252).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<71, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:269).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<73, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:274).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<73, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:273).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<59, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:140).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<58, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<25, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:302).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<41, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:309).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<49, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 36, 38>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<60, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 38, 37>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<74, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 37, 32>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<73, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:372).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:30 ; elapsed = 00:02:03 . Memory (MB): peak = 1155.035 ; gain = 1099.242
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_fabs<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_nan<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:475) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:489) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:202) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:203) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:212) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:230) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:313) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<float>' into 'explog_based::generic_tanh<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:57) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<float>' into 'explog_based::generic_tanh<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:63) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:85) automatically.
INFO: [XFORM 203-602] Inlining function 'tanhf' into 'k2c_tanh' (avinav_mnist/include/k2c_activations.c:98) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 36, 38>' into 'log_reduce::log_traits<float>::range_reduction<36>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:148) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 38, 37>' into 'log_reduce::log_traits<float>::range_reduction<36>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:150) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 37, 32>' into 'log_reduce::log_traits<float>::range_reduction<36>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:152) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:221) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:238) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<float>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:240) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:247) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log_traits<float>::range_reduction<36>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<float>' into 'log_reduce::log1p' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:29) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'log_reduce::log1p' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'log1pf' into 'k2c_softplus' (avinav_mnist/include/k2c_activations.c:164) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<float>' into 'fabsf' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsfloat.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'fabsf' into 'k2c_softsign' (avinav_mnist/include/k2c_activations.c:180) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_linear' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_exponential' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_tanh' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_softplus' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:52) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_linear' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_exponential' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_tanh' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_softplus' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:52) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_linear' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_exponential' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_tanh' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_softplus' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:52) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_flatten' into 'c_mnist' (avinav_mnist/c_mnist.c:185460) automatically.
WARNING: [SYNCHK 200-23] r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:355: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-77] The top function 'c_mnist' (avinav_mnist/c_mnist.c:8) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:55 ; elapsed = 00:02:37 . Memory (MB): peak = 1160.328 ; gain = 1104.535
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:208).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:178).
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:354) in function 'log_reduce::log_generic<float>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:273) in function 'exp_reduce_::exp_generic<double>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:274) in function 'exp_reduce_::exp_generic<double>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-102] Partitioning array 'dense_7_kernel.shape' (avinav_mnist/c_mnist.c:123115) automatically.
INFO: [XFORM 203-102] Partitioning array 'dense_8_kernel.shape' (avinav_mnist/c_mnist.c:184666) automatically.
INFO: [XFORM 203-102] Partitioning array 'dense_6_kernel.shape' automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_relu' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_relu' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_hard_sigmoid' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_flatten' into 'c_mnist' (avinav_mnist/c_mnist.c:185460) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_dense.2' into 'c_mnist' (avinav_mnist/c_mnist.c:185461) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_dense.1' into 'c_mnist' (avinav_mnist/c_mnist.c:185482) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (avinav_mnist/include/k2c_activations.c:74:9) to (avinav_mnist/include/k2c_activations.c:73:32) in function 'k2c_dense'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'k2c_dense' into 'c_mnist' (avinav_mnist/c_mnist.c:185504) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:06 ; elapsed = 00:02:53 . Memory (MB): peak = 1160.328 ; gain = 1104.535
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:07 ; elapsed = 00:02:54 . Memory (MB): peak = 1160.328 ; gain = 1104.535
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'c_mnist' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 174.047 seconds; current allocated memory: 654.957 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 655.194 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.564 seconds; current allocated memory: 656.708 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.579 seconds; current allocated memory: 658.181 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'c_mnist_fadd_32ns_32ns_32_5_full_dsp_1' to 'c_mnist_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fmul_32ns_32ns_32_4_max_dsp_1' to 'c_mnist_fmul_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.735 seconds; current allocated memory: 658.790 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'c_mnist' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'c_mnist_dense_6_kern' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_c_mnist_dense_6_kern' to 'c_mnist_c_mnist_ddEe' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'c_mnist_dense_6_bias' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_c_mnist_dense_6_bias' to 'c_mnist_c_mnist_deOg' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'c_mnist_dense_7_kern' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_c_mnist_dense_7_kern' to 'c_mnist_c_mnist_dfYi' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'c_mnist_dense_7_bias' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_c_mnist_dense_7_bias' to 'c_mnist_c_mnist_dg8j' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'c_mnist_dense_8_kern' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_c_mnist_dense_8_kern' to 'c_mnist_c_mnist_dhbi' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'c_mnist_dense_8_bias' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_c_mnist_dense_8_bias' to 'c_mnist_c_mnist_dibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_bias_array_assign_2' to 'c_mnist_bias_arrajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_kernel_array_assign_2' to 'c_mnist_kernel_arkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_input_array_assign_2' to 'c_mnist_input_arrlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_output_array_assign_2' to 'c_mnist_output_armb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_bias_array_assign' to 'c_mnist_bias_arrancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_kernel_array_assign' to 'c_mnist_kernel_arocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_input_array_assign' to 'c_mnist_input_arrpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_output_array_assign' to 'c_mnist_output_arqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_bias_array_assign_1' to 'c_mnist_bias_arrarcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_kernel_array_assign_1' to 'c_mnist_kernel_arsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_input_array_assign_1' to 'c_mnist_input_arrtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_output_array_assign_1' to 'c_mnist_output_arudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_output_array_1' to 'c_mnist_dense_8_ovdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr' to 'c_mnist_flatten_4wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array' to 'c_mnist_dense_6_oxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_kernel_array' to 'c_mnist_dense_6_kyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_bias_array' to 'c_mnist_dense_6_bzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array' to 'c_mnist_dense_7_oAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_kernel_array' to 'c_mnist_dense_7_kBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_bias_array' to 'c_mnist_dense_7_bCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_kernel_array' to 'c_mnist_dense_8_kDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_bias_array' to 'c_mnist_dense_8_bEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr' to 'c_mnist_dropout_4Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr' to 'c_mnist_dropout_5Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fcmp_32ns_32ns_1_1_1' to 'c_mnist_fcmp_32nsHfu' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_numel' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_numel' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this ==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/c_mnist.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_activations.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_convolution_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_core_layers.c' ... 
WARNING: [HLS 200-40] In file included from avinav_mnist/include/k2c_core_layers.c:1:
avinav_mnist/include/k2c_core_layers.c:51:40: warning: passing 'const size_t [1]' to parameter of type 'size_t *' (aka 'unsigned long long *') discards qualifiers [-Wincompatible-pointer-types]
        k2c_dot(output, input, kernel, axesA, axesB, naxes, normalize, fwork);
                                       ^~~~~
avinav_mnist/include/k2c_include.h:88:65: note: passing argument to parameter 'axesA' here
void k2c_dot(k2c_tensor C, k2c_tensor A, k2c_tensor B, size_t * axesA,
                                                                ^
In file included from avinav_mnist/include/k2c_core_layers.c:1:
avinav_mnist/include/k2c_core_layers.c:51:47: warning: passing 'const size_t [1]' to parameter of type 'size_t *' (aka 'unsigned long long *') discards qualifiers [-Wincompatible-pointer-types]
        k2c_dot(output, input, kernel, axesA, axesB, naxes, normalize, fwork);
                                              ^~~~~
avinav_mnist/include/k2c_include.h:89:24: note: passing argument to parameter 'axesB' here
              size_t * axesB, size_t naxes, size_t normalize, float * fwork);
                       ^
2 warnings generated.\n
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_embedding_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_helper_functions.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_merge_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_normalization_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_pooling_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_recurrent_layers.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:14 . Memory (MB): peak = 101.520 ; gain = 45.965
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:14 . Memory (MB): peak = 101.520 ; gain = 45.965
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<71, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:255).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<71, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:251).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<64, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:252).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<71, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:269).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<73, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:274).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<73, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:273).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<59, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:140).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<58, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<25, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:302).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<41, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:309).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<49, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 36, 38>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<60, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 38, 37>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<74, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 37, 32>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<73, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:372).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:01:24 . Memory (MB): peak = 481.406 ; gain = 425.852
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_fabs<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_nan<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:475) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:489) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:202) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:203) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:212) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:230) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:313) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<float>' into 'explog_based::generic_tanh<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:57) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<float>' into 'explog_based::generic_tanh<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:63) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:85) automatically.
INFO: [XFORM 203-602] Inlining function 'tanhf' into 'k2c_tanh' (avinav_mnist/include/k2c_activations.c:98) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 36, 38>' into 'log_reduce::log_traits<float>::range_reduction<36>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:148) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 38, 37>' into 'log_reduce::log_traits<float>::range_reduction<36>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:150) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 37, 32>' into 'log_reduce::log_traits<float>::range_reduction<36>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:152) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:221) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:238) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<float>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:240) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:247) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log_traits<float>::range_reduction<36>' into 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<float>' into 'log_reduce::log1p' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:29) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'log_reduce::log1p' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'log1pf' into 'k2c_softplus' (avinav_mnist/include/k2c_activations.c:164) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<float>' into 'fabsf' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsfloat.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'fabsf' into 'k2c_softsign' (avinav_mnist/include/k2c_activations.c:180) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_linear' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_exponential' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_tanh' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_softplus' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:52) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_linear' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_exponential' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_tanh' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_softplus' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:52) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_linear' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_exponential' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_tanh' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_softplus' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:52) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_flatten' into 'c_mnist' (avinav_mnist/c_mnist.c:185458) automatically.
WARNING: [SYNCHK 200-23] r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:355: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:01:29 . Memory (MB): peak = 598.859 ; gain = 543.305
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_reduce::log_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:208).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce_::exp_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:178).
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:354) in function 'log_reduce::log_generic<float>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:273) in function 'exp_reduce_::exp_generic<double>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:274) in function 'exp_reduce_::exp_generic<double>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-102] Partitioning array 'dense_8_kernel.shape' automatically.
INFO: [XFORM 203-102] Partitioning array 'dense_7_kernel.shape' automatically.
INFO: [XFORM 203-102] Partitioning array 'dense_6_kernel.shape' automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_relu' into 'k2c_dense.2' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_relu' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_hard_sigmoid' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_flatten' into 'c_mnist' (avinav_mnist/c_mnist.c:185458) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_dense.2' into 'c_mnist' (avinav_mnist/c_mnist.c:185459) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_dense.1' into 'c_mnist' (avinav_mnist/c_mnist.c:185480) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (avinav_mnist/include/k2c_activations.c:74:9) to (avinav_mnist/include/k2c_activations.c:73:32) in function 'k2c_dense'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'k2c_dense' into 'c_mnist' (avinav_mnist/c_mnist.c:185502) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:01:34 . Memory (MB): peak = 690.121 ; gain = 634.566
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:01:34 . Memory (MB): peak = 691.727 ; gain = 636.172
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'c_mnist' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 94.66 seconds; current allocated memory: 558.199 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 558.431 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.356 seconds; current allocated memory: 559.538 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.359 seconds; current allocated memory: 560.577 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'c_mnist_fadd_32ns_32ns_32_5_full_dsp_1' to 'c_mnist_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fmul_32ns_32ns_32_4_max_dsp_1' to 'c_mnist_fmul_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.483 seconds; current allocated memory: 561.149 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'c_mnist' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'dense_6_kernel_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_kernel_array' to 'c_mnist_dense_6_kdEe' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_6_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_bias_array' to 'c_mnist_dense_6_beOg' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_7_kernel_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_kernel_array' to 'c_mnist_dense_7_kfYi' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_7_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_bias_array' to 'c_mnist_dense_7_bg8j' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_8_kernel_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_kernel_array' to 'c_mnist_dense_8_khbi' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_8_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_bias_array' to 'c_mnist_dense_8_bibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_bias_array_assign_2' to 'c_mnist_bias_arrajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_kernel_array_assign_2' to 'c_mnist_kernel_arkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_input_array_assign_2' to 'c_mnist_input_arrlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_output_array_assign_2' to 'c_mnist_output_armb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_bias_array_assign' to 'c_mnist_bias_arrancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_kernel_array_assign' to 'c_mnist_kernel_arocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_input_array_assign' to 'c_mnist_input_arrpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_output_array_assign' to 'c_mnist_output_arqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_bias_array_assign_1' to 'c_mnist_bias_arrarcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_kernel_array_assign_1' to 'c_mnist_kernel_arsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_input_array_assign_1' to 'c_mnist_input_arrtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_output_array_assign_1' to 'c_mnist_output_arudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_output_array_1' to 'c_mnist_dense_8_ovdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr' to 'c_mnist_dropout_4wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr' to 'c_mnist_dropout_5xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fcmp_32ns_32ns_1_1_1' to 'c_mnist_fcmp_32nsyd2' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_numel' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_numel' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fcmp_32nsyd2': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'c_mnist'.
INFO: [HLS 200-111]  Elapsed time: 10.09 seconds; current allocated memory: 720.865 MB.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_6_kdEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_6_beOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_7_kfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_7_bg8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_8_khbi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_8_bibs_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_x_assign_2_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:54 ; elapsed = 00:04:27 . Memory (MB): peak = 1317.680 ; gain = 1262.125
INFO: [SYSC 207-301] Generating SystemC RTL for c_mnist.
INFO: [VHDL 208-304] Generating VHDL RTL for c_mnist.
INFO: [VLOG 209-307] Generating Verilog RTL for c_mnist.
INFO: [HLS 200-112] Total elapsed time: 267.48 seconds; peak allocated memory: 800.354 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/c_mnist.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_activations.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_convolution_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_core_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_embedding_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_helper_functions.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_merge_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_normalization_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_pooling_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_recurrent_layers.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:23 . Memory (MB): peak = 101.691 ; gain = 46.164
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:23 . Memory (MB): peak = 101.691 ; gain = 46.164
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:29 . Memory (MB): peak = 342.086 ; gain = 286.559
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:51) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:51) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense_hs' (avinav_mnist/include/k2c_core_layers.c:85) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_flatten' into 'c_mnist' (avinav_mnist/c_mnist.c:185458) automatically.
ERROR: [SYNCHK 200-51] avinav_mnist/include/k2c_activations.c:55: a constant variable 'dense_6_output.array'is modified (or indirectly accessed through function calls).
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/c_mnist.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_activations.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_convolution_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_core_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_embedding_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_helper_functions.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_merge_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_normalization_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_pooling_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_recurrent_layers.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:25 . Memory (MB): peak = 101.551 ; gain = 45.246
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:25 . Memory (MB): peak = 101.551 ; gain = 45.246
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:31 . Memory (MB): peak = 341.949 ; gain = 285.645
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:51) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:51) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense_hs' (avinav_mnist/include/k2c_core_layers.c:85) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_flatten' into 'c_mnist' (avinav_mnist/c_mnist.c:185458) automatically.
WARNING: [SYNCHK 200-77] The top function 'c_mnist' (avinav_mnist/c_mnist.c:8) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:29 ; elapsed = 00:02:06 . Memory (MB): peak = 1026.930 ; gain = 970.625
INFO: [XFORM 203-502] Unrolling small iteration loop 'memset_axesB' in function 'k2c_dense_hs' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'memset_axesB' in function 'k2c_dense' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'memset_axesB' in function 'k2c_dense.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'memset_axesB' in function 'k2c_dense_hs' completely.
INFO: [XFORM 203-501] Unrolling loop 'memset_axesB' in function 'k2c_dense' completely.
INFO: [XFORM 203-501] Unrolling loop 'memset_axesB' in function 'k2c_dense.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (avinav_mnist/include/k2c_helper_functions.c:164) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (avinav_mnist/include/k2c_helper_functions.c:177) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/include/k2c_helper_functions.c:189) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/include/k2c_helper_functions.c:192) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (avinav_mnist/include/k2c_helper_functions.c:205) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' (avinav_mnist/include/k2c_core_layers.c:45) automatically.
INFO: [XFORM 203-102] Partitioning array 'axesB' (avinav_mnist/include/k2c_core_layers.c:46) automatically.
INFO: [XFORM 203-102] Partitioning array 'axesA' (avinav_mnist/include/k2c_core_layers.c:45) automatically.
INFO: [XFORM 203-102] Partitioning array 'axesB' (avinav_mnist/include/k2c_core_layers.c:46) automatically.
INFO: [XFORM 203-102] Partitioning array 'axesA' (avinav_mnist/include/k2c_core_layers.c:79) automatically.
INFO: [XFORM 203-102] Partitioning array 'axesB' (avinav_mnist/include/k2c_core_layers.c:80) automatically.
INFO: [XFORM 203-102] Partitioning array 'dense_7_kernel.shape' (avinav_mnist/c_mnist.c:123111) automatically.
INFO: [XFORM 203-102] Partitioning array 'dense_8_kernel.shape' (avinav_mnist/c_mnist.c:184662) automatically.
INFO: [XFORM 203-102] Partitioning array 'dense_6_kernel.shape' automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_relu' into 'k2c_dense.1' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_relu' into 'k2c_dense' (avinav_mnist/include/k2c_core_layers.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_hard_sigmoid' into 'k2c_dense_hs' (avinav_mnist/include/k2c_core_layers.c:76) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_flatten' into 'c_mnist' (avinav_mnist/c_mnist.c:185458) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_dense.1' into 'c_mnist' (avinav_mnist/c_mnist.c:185459) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_dense' into 'c_mnist' (avinav_mnist/c_mnist.c:185480) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (avinav_mnist/include/k2c_activations.c:74:9) to (avinav_mnist/include/k2c_activations.c:73:32) in function 'k2c_dense_hs'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'k2c_dense_hs' into 'c_mnist' (avinav_mnist/c_mnist.c:185502) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:38 ; elapsed = 00:02:21 . Memory (MB): peak = 1026.930 ; gain = 970.625
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:38 ; elapsed = 00:02:21 . Memory (MB): peak = 1026.930 ; gain = 970.625
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'c_mnist' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 141.499 seconds; current allocated memory: 567.991 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.281 seconds; current allocated memory: 568.228 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.509 seconds; current allocated memory: 569.741 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.534 seconds; current allocated memory: 571.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'c_mnist_fadd_32ns_32ns_32_5_full_dsp_1' to 'c_mnist_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fmul_32ns_32ns_32_4_max_dsp_1' to 'c_mnist_fmul_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.672 seconds; current allocated memory: 571.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'c_mnist' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'c_mnist_dense_6_kern' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_c_mnist_dense_6_kern' to 'c_mnist_c_mnist_ddEe' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'c_mnist_dense_6_bias' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_c_mnist_dense_6_bias' to 'c_mnist_c_mnist_deOg' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'c_mnist_dense_7_kern' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_c_mnist_dense_7_kern' to 'c_mnist_c_mnist_dfYi' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'c_mnist_dense_7_bias' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_c_mnist_dense_7_bias' to 'c_mnist_c_mnist_dg8j' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'c_mnist_dense_8_kern' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_c_mnist_dense_8_kern' to 'c_mnist_c_mnist_dhbi' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'c_mnist_dense_8_bias' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_c_mnist_dense_8_bias' to 'c_mnist_c_mnist_dibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_bias_array_assign_2' to 'c_mnist_bias_arrajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_kernel_array_assign_2' to 'c_mnist_kernel_arkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_input_array_assign_2' to 'c_mnist_input_arrlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_output_array_assign_2' to 'c_mnist_output_armb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_bias_array_assign' to 'c_mnist_bias_arrancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_kernel_array_assign' to 'c_mnist_kernel_arocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_input_array_assign' to 'c_mnist_input_arrpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_output_array_assign' to 'c_mnist_output_arqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_bias_array_assign_1' to 'c_mnist_bias_arrarcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_kernel_array_assign_1' to 'c_mnist_kernel_arsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_input_array_assign_1' to 'c_mnist_input_arrtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_output_array_assign_1' to 'c_mnist_output_arudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_output_array_1' to 'c_mnist_dense_8_ovdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr' to 'c_mnist_flatten_4wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array' to 'c_mnist_dense_6_oxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_kernel_array' to 'c_mnist_dense_6_kyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_bias_array' to 'c_mnist_dense_6_bzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array' to 'c_mnist_dense_7_oAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_kernel_array' to 'c_mnist_dense_7_kBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_bias_array' to 'c_mnist_dense_7_bCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_kernel_array' to 'c_mnist_dense_8_kDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_bias_array' to 'c_mnist_dense_8_bEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr' to 'c_mnist_dropout_4Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr' to 'c_mnist_dropout_5Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fcmp_32ns_32ns_1_1_1' to 'c_mnist_fcmp_32nsHfu' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_array_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_array_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_numel' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_numel' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fcmp_32nsHfu': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'c_mnist'.
INFO: [HLS 200-111]  Elapsed time: 10.653 seconds; current allocated memory: 695.238 MB.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_c_mnist_ddEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_c_mnist_deOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_c_mnist_dfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_c_mnist_dg8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_c_mnist_dhbi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_c_mnist_dibs_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_x_assign_2_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:02 ; elapsed = 00:05:41 . Memory (MB): peak = 1308.680 ; gain = 1252.375
INFO: [SYSC 207-301] Generating SystemC RTL for c_mnist.
INFO: [VHDL 208-304] Generating VHDL RTL for c_mnist.
INFO: [VLOG 209-307] Generating Verilog RTL for c_mnist.
INFO: [HLS 200-112] Total elapsed time: 341.568 seconds; peak allocated memory: 772.470 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_recurrent_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_pooling_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_normalization_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_merge_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_helper_functions.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_embedding_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_core_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_convolution_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_activations.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/c_mnist.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:10 . Memory (MB): peak = 101.695 ; gain = 45.820
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:10 . Memory (MB): peak = 101.695 ; gain = 45.820
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:01:17 . Memory (MB): peak = 369.324 ; gain = 313.449
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:08 ; elapsed = 00:01:18 . Memory (MB): peak = 400.512 ; gain = 344.637
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/c_mnist.c:185505) in function 'c_mnist' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-9.1' (avinav_mnist/c_mnist.c:185571) in function 'c_mnist' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-14.1' (avinav_mnist/c_mnist.c:185649) in function 'c_mnist' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (avinav_mnist/c_mnist.c:185467) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (avinav_mnist/c_mnist.c:185499) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/c_mnist.c:185505) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (avinav_mnist/c_mnist.c:185532) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (avinav_mnist/c_mnist.c:185538) in function 'c_mnist' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (avinav_mnist/c_mnist.c:185562) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-9.1.1' (avinav_mnist/c_mnist.c:185573) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-11' (avinav_mnist/c_mnist.c:185595) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-12' (avinav_mnist/c_mnist.c:185601) in function 'c_mnist' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-13' (avinav_mnist/c_mnist.c:185640) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-14.1.1' (avinav_mnist/c_mnist.c:185651) in function 'c_mnist' completely.
INFO: [XFORM 203-102] Partitioning array 'dropout_4_output.shape' (avinav_mnist/c_mnist.c:185527) automatically.
INFO: [XFORM 203-102] Partitioning array 'dropout_5_output.shape' (avinav_mnist/c_mnist.c:185590) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 784 to 1 for loop 'Loop-7' in function 'c_mnist'.
WARNING: [XFORM 203-561] Updating loop upper bound from 307328 to 392 for loop 'Loop-8' in function 'c_mnist'.
WARNING: [XFORM 203-561] Updating loop upper bound from 392 to 1 for loop 'Loop-11' in function 'c_mnist'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4095 to 10 for loop 'Loop-12' in function 'c_mnist'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 10 for loop 'Loop-12' in function 'c_mnist'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (avinav_mnist/c_mnist.c:185660:36) to (avinav_mnist/c_mnist.c:185660:30) in function 'c_mnist'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:01:26 . Memory (MB): peak = 527.590 ; gain = 471.715
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (avinav_mnist/c_mnist.c:185508:28) in function 'c_mnist'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-7' (avinav_mnist/c_mnist.c:185568:12) in function 'c_mnist'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-11' (avinav_mnist/c_mnist.c:185646:12) in function 'c_mnist'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:01:38 . Memory (MB): peak = 611.688 ; gain = 555.812
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'c_mnist' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_5_input_array_5', avinav_mnist/c_mnist.c:185470) on array 'input_5_input_array' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_5_input_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 12.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (avinav_mnist/c_mnist.c:185502) of constant 0 on array 'dense_6_output_array' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'dense_6_output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 9.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (avinav_mnist/c_mnist.c:185511) of variable 'tmp_25', avinav_mnist/c_mnist.c:185511 on array 'dense_6_output_array' and 'load' operation ('dense_6_output_array_18', avinav_mnist/c_mnist.c:185511) on array 'dense_6_output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (avinav_mnist/c_mnist.c:185511) of variable 'tmp_25', avinav_mnist/c_mnist.c:185511 on array 'dense_6_output_array' and 'load' operation ('dense_6_output_array_18', avinav_mnist/c_mnist.c:185511) on array 'dense_6_output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (avinav_mnist/c_mnist.c:185511) of variable 'tmp_25', avinav_mnist/c_mnist.c:185511 on array 'dense_6_output_array' and 'load' operation ('dense_6_output_array_18', avinav_mnist/c_mnist.c:185511) on array 'dense_6_output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (avinav_mnist/c_mnist.c:185511) of variable 'tmp_25', avinav_mnist/c_mnist.c:185511 on array 'dense_6_output_array' and 'load' operation ('dense_6_output_array_18', avinav_mnist/c_mnist.c:185511) on array 'dense_6_output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation (avinav_mnist/c_mnist.c:185511) of variable 'tmp_25', avinav_mnist/c_mnist.c:185511 on array 'dense_6_output_array' and 'load' operation ('dense_6_output_array_18', avinav_mnist/c_mnist.c:185511) on array 'dense_6_output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 20.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('dense_6_output_array_18') on array 'dense_6_output_array' to 'fadd' operation ('tmp_25') (combination delay: 10.434 ns) to honor II or Latency constraint in region 'Loop 3'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('dense_6_output_array_27', avinav_mnist/c_mnist.c:185541) on array 'dense_6_output_array' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'dense_6_output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (avinav_mnist/c_mnist.c:185565) of constant 0 on array 'dense_7_output_array' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'dense_7_output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 9.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (avinav_mnist/c_mnist.c:185576) of variable 'tmp_17', avinav_mnist/c_mnist.c:185576 on array 'dense_7_output_array' and 'load' operation ('dense_7_output_array_18', avinav_mnist/c_mnist.c:185574) on array 'dense_7_output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (avinav_mnist/c_mnist.c:185576) of variable 'tmp_17', avinav_mnist/c_mnist.c:185576 on array 'dense_7_output_array' and 'load' operation ('dense_7_output_array_18', avinav_mnist/c_mnist.c:185574) on array 'dense_7_output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (avinav_mnist/c_mnist.c:185576) of variable 'tmp_17', avinav_mnist/c_mnist.c:185576 on array 'dense_7_output_array' and 'load' operation ('dense_7_output_array_18', avinav_mnist/c_mnist.c:185574) on array 'dense_7_output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (avinav_mnist/c_mnist.c:185576) of variable 'tmp_17', avinav_mnist/c_mnist.c:185576 on array 'dense_7_output_array' and 'load' operation ('dense_7_output_array_18', avinav_mnist/c_mnist.c:185574) on array 'dense_7_output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between 'store' operation (avinav_mnist/c_mnist.c:185576) of variable 'tmp_17', avinav_mnist/c_mnist.c:185576 on array 'dense_7_output_array' and 'load' operation ('dense_7_output_array_18', avinav_mnist/c_mnist.c:185574) on array 'dense_7_output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1)
   between 'store' operation (avinav_mnist/c_mnist.c:185576) of variable 'tmp_17', avinav_mnist/c_mnist.c:185576 on array 'dense_7_output_array' and 'load' operation ('dense_7_output_array_18', avinav_mnist/c_mnist.c:185574) on array 'dense_7_output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between 'store' operation (avinav_mnist/c_mnist.c:185576) of variable 'tmp_17', avinav_mnist/c_mnist.c:185576 on array 'dense_7_output_array' and 'load' operation ('dense_7_output_array_18', avinav_mnist/c_mnist.c:185574) on array 'dense_7_output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between 'store' operation (avinav_mnist/c_mnist.c:185576) of variable 'tmp_17', avinav_mnist/c_mnist.c:185576 on array 'dense_7_output_array' and 'load' operation ('dense_7_output_array_18', avinav_mnist/c_mnist.c:185574) on array 'dense_7_output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'store' operation (avinav_mnist/c_mnist.c:185576) of variable 'tmp_17', avinav_mnist/c_mnist.c:185576 on array 'dense_7_output_array' and 'load' operation ('dense_7_output_array_18', avinav_mnist/c_mnist.c:185574) on array 'dense_7_output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'store' operation (avinav_mnist/c_mnist.c:185576) of variable 'tmp_17', avinav_mnist/c_mnist.c:185576 on array 'dense_7_output_array' and 'load' operation ('dense_7_output_array_18', avinav_mnist/c_mnist.c:185574) on array 'dense_7_output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'store' operation (avinav_mnist/c_mnist.c:185576) of variable 'tmp_17', avinav_mnist/c_mnist.c:185576 on array 'dense_7_output_array' and 'load' operation ('dense_7_output_array_18', avinav_mnist/c_mnist.c:185574) on array 'dense_7_output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'store' operation (avinav_mnist/c_mnist.c:185576) of variable 'tmp_17', avinav_mnist/c_mnist.c:185576 on array 'dense_7_output_array' and 'load' operation ('dense_7_output_array_18', avinav_mnist/c_mnist.c:185574) on array 'dense_7_output_array'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('dense_7_output_array_27', avinav_mnist/c_mnist.c:185604) on array 'dense_7_output_array' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'dense_7_output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'Loop 10'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (avinav_mnist/c_mnist.c:185643) of constant 0 on array 'dense_8_output_array' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'dense_8_output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 9.
INFO: [SCHED 204-61] Pipelining loop 'Loop 11'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 10, offset = 1)
   between 'store' operation (avinav_mnist/c_mnist.c:185654) of variable 'tmp_32', avinav_mnist/c_mnist.c:185654 on array 'dense_8_output_array' and 'load' operation ('dense_8_output_array_18', avinav_mnist/c_mnist.c:185652) on array 'dense_8_output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 10, offset = 1)
   between 'store' operation (avinav_mnist/c_mnist.c:185654) of variable 'tmp_32', avinav_mnist/c_mnist.c:185654 on array 'dense_8_output_array' and 'load' operation ('dense_8_output_array_18', avinav_mnist/c_mnist.c:185652) on array 'dense_8_output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 10, offset = 1)
   between 'store' operation (avinav_mnist/c_mnist.c:185654) of variable 'tmp_32', avinav_mnist/c_mnist.c:185654 on array 'dense_8_output_array' and 'load' operation ('dense_8_output_array_18', avinav_mnist/c_mnist.c:185652) on array 'dense_8_output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 10, offset = 1)
   between 'store' operation (avinav_mnist/c_mnist.c:185654) of variable 'tmp_32', avinav_mnist/c_mnist.c:185654 on array 'dense_8_output_array' and 'load' operation ('dense_8_output_array_18', avinav_mnist/c_mnist.c:185652) on array 'dense_8_output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 130, distance = 10, offset = 1)
   between 'store' operation (avinav_mnist/c_mnist.c:185654) of variable 'tmp_32', avinav_mnist/c_mnist.c:185654 on array 'dense_8_output_array' and 'load' operation ('dense_8_output_array_18', avinav_mnist/c_mnist.c:185652) on array 'dense_8_output_array'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('dropout_5_output_arr_1377', avinav_mnist/c_mnist.c:185652) on array 'dropout_5_output.array', avinav_mnist/c_mnist.c:185590 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'dropout_5_output_arr'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 193, Depth = 1936.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_37_246') to 'fadd' operation ('tmp_37_247') (combination delay: 14.354 ns) to honor II or Latency constraint in region 'Loop 11'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
WARNING: [SCHED 204-21] Estimated clock period (14.354ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'fadd' operation ('tmp_37_43', avinav_mnist/c_mnist.c:185652) (7.18 ns)
	'fadd' operation ('tmp_37_44', avinav_mnist/c_mnist.c:185652) (7.18 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 230.174 seconds; current allocated memory: 578.397 MB.
INFO: [HLS 200-434] Only 11 loops out of a total 12 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 218.432 seconds; current allocated memory: 890.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'c_mnist' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr' to 'c_mnist_flatten_4bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array' to 'c_mnist_dense_6_ocud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_bias_array' to 'c_mnist_dense_6_bdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_kernel_array' to 'c_mnist_dense_6_keOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array' to 'c_mnist_dense_7_ofYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_kernel_array' to 'c_mnist_dense_7_kg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_bias_array' to 'c_mnist_dense_7_bhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_kernel_array' to 'c_mnist_dense_8_kibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_bias_array' to 'c_mnist_dense_8_bjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr' to 'c_mnist_dropout_4kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr' to 'c_mnist_dropout_5lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fadd_32ns_32ns_32_5_full_dsp_1' to 'c_mnist_fadd_32nsmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fmul_32ns_32ns_32_4_max_dsp_1' to 'c_mnist_fmul_32nsncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fcmp_32ns_32ns_1_1_1' to 'c_mnist_fcmp_32nsocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_mul_mul_10ns_11ns_20_1_1' to 'c_mnist_mul_mul_1pcA' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_numel' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fadd_32nsmb6': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fcmp_32nsocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fmul_32nsncg': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_mul_mul_1pcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'c_mnist'.
INFO: [HLS 200-111]  Elapsed time: 156.676 seconds; current allocated memory: 1.387 GB.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_flatten_4bkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_dense_6_ocud_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_6_bdEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_6_keOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_7_kg8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_7_bhbi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_8_kibs_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_8_bjbC_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_dropout_4kbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:12:45 ; elapsed = 00:14:26 . Memory (MB): peak = 2295.117 ; gain = 2239.242
INFO: [SYSC 207-301] Generating SystemC RTL for c_mnist.
INFO: [VHDL 208-304] Generating VHDL RTL for c_mnist.
INFO: [VLOG 209-307] Generating Verilog RTL for c_mnist.
INFO: [HLS 200-112] Total elapsed time: 867.253 seconds; peak allocated memory: 1.387 GB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_recurrent_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_pooling_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_normalization_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_merge_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_helper_functions.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_embedding_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_core_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_convolution_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_activations.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/c_mnist.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:06 . Memory (MB): peak = 101.730 ; gain = 45.734
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:06 . Memory (MB): peak = 101.730 ; gain = 45.734
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:01:12 . Memory (MB): peak = 369.293 ; gain = 313.297
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:01:13 . Memory (MB): peak = 402.191 ; gain = 346.195
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/c_mnist.c:185505) in function 'c_mnist' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/c_mnist.c:185505) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (avinav_mnist/c_mnist.c:185532) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-11' (avinav_mnist/c_mnist.c:185595) in function 'c_mnist' completely.
INFO: [XFORM 203-102] Partitioning array 'dropout_4_output.shape' (avinav_mnist/c_mnist.c:185527) automatically.
INFO: [XFORM 203-102] Partitioning array 'dropout_5_output.shape' (avinav_mnist/c_mnist.c:185590) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 307328 to 392 for loop 'Loop-6' in function 'c_mnist'.
WARNING: [XFORM 203-561] Updating loop upper bound from 784 to 1 for loop 'Loop-7' in function 'c_mnist'.
WARNING: [XFORM 203-561] Updating loop upper bound from 307328 to 392 for loop 'Loop-8' in function 'c_mnist'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4095 to 10 for loop 'Loop-10' in function 'c_mnist'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 10 for loop 'Loop-10' in function 'c_mnist'.
WARNING: [XFORM 203-561] Updating loop upper bound from 392 to 1 for loop 'Loop-11' in function 'c_mnist'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4095 to 10 for loop 'Loop-12' in function 'c_mnist'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 10 for loop 'Loop-12' in function 'c_mnist'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (avinav_mnist/c_mnist.c:185662:11) to (avinav_mnist/c_mnist.c:185660:30) in function 'c_mnist'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:01:15 . Memory (MB): peak = 498.719 ; gain = 442.723
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:01:15 . Memory (MB): peak = 499.422 ; gain = 443.426
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'c_mnist' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 75.099 seconds; current allocated memory: 412.270 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 15 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 413.245 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'c_mnist' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr' to 'c_mnist_flatten_4bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array' to 'c_mnist_dense_6_ocud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_bias_array' to 'c_mnist_dense_6_bdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_kernel_array' to 'c_mnist_dense_6_keOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array' to 'c_mnist_dense_7_ofYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_kernel_array' to 'c_mnist_dense_7_kg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_bias_array' to 'c_mnist_dense_7_bhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_kernel_array' to 'c_mnist_dense_8_kibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_bias_array' to 'c_mnist_dense_8_bjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr' to 'c_mnist_dropout_4kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr' to 'c_mnist_dropout_5lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fadd_32ns_32ns_32_5_full_dsp_1' to 'c_mnist_fadd_32nsmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fmul_32ns_32ns_32_4_max_dsp_1' to 'c_mnist_fmul_32nsncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fcmp_32ns_32ns_1_1_1' to 'c_mnist_fcmp_32nsocq' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_numel' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fadd_32nsmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fcmp_32nsocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fmul_32nsncg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'c_mnist'.
INFO: [HLS 200-111]  Elapsed time: 7.743 seconds; current allocated memory: 572.605 MB.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_flatten_4bkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_6_bdEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_6_keOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_7_kg8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_7_bhbi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_8_kibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_8_bjbC_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_dropout_4kbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:40 ; elapsed = 00:03:53 . Memory (MB): peak = 1132.781 ; gain = 1076.785
INFO: [SYSC 207-301] Generating SystemC RTL for c_mnist.
INFO: [VHDL 208-304] Generating VHDL RTL for c_mnist.
INFO: [VLOG 209-307] Generating Verilog RTL for c_mnist.
INFO: [HLS 200-112] Total elapsed time: 233.414 seconds; peak allocated memory: 663.528 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_recurrent_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_pooling_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_normalization_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_merge_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_helper_functions.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_embedding_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_core_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_convolution_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_activations.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/c_mnist.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:28 . Memory (MB): peak = 101.859 ; gain = 45.449
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:28 . Memory (MB): peak = 101.859 ; gain = 45.449
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:01:36 . Memory (MB): peak = 368.973 ; gain = 312.562
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:01:37 . Memory (MB): peak = 402.762 ; gain = 346.352
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/c_mnist.c:185505) in function 'c_mnist' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/c_mnist.c:185505) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (avinav_mnist/c_mnist.c:185532) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-11' (avinav_mnist/c_mnist.c:185595) in function 'c_mnist' completely.
INFO: [XFORM 203-102] Partitioning array 'dropout_4_output.shape' (avinav_mnist/c_mnist.c:185527) automatically.
INFO: [XFORM 203-102] Partitioning array 'dropout_5_output.shape' (avinav_mnist/c_mnist.c:185590) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 307328 to 392 for loop 'Loop-6' in function 'c_mnist'.
WARNING: [XFORM 203-561] Updating loop upper bound from 784 to 1 for loop 'Loop-7' in function 'c_mnist'.
WARNING: [XFORM 203-561] Updating loop upper bound from 307328 to 392 for loop 'Loop-8' in function 'c_mnist'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4095 to 10 for loop 'Loop-10' in function 'c_mnist'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 10 for loop 'Loop-10' in function 'c_mnist'.
WARNING: [XFORM 203-561] Updating loop upper bound from 392 to 1 for loop 'Loop-11' in function 'c_mnist'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4095 to 10 for loop 'Loop-12' in function 'c_mnist'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 10 for loop 'Loop-12' in function 'c_mnist'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (avinav_mnist/c_mnist.c:185662:11) to (avinav_mnist/c_mnist.c:185660:30) in function 'c_mnist'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:39 . Memory (MB): peak = 499.625 ; gain = 443.215
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:01:39 . Memory (MB): peak = 500.363 ; gain = 443.953
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'c_mnist' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 99.796 seconds; current allocated memory: 412.284 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 15 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.317 seconds; current allocated memory: 413.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'c_mnist' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr' to 'c_mnist_flatten_4bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array' to 'c_mnist_dense_6_ocud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_bias_array' to 'c_mnist_dense_6_bdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_kernel_array' to 'c_mnist_dense_6_keOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array' to 'c_mnist_dense_7_ofYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_kernel_array' to 'c_mnist_dense_7_kg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_bias_array' to 'c_mnist_dense_7_bhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_kernel_array' to 'c_mnist_dense_8_kibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_bias_array' to 'c_mnist_dense_8_bjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr' to 'c_mnist_dropout_4kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr' to 'c_mnist_dropout_5lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fadd_32ns_32ns_32_5_full_dsp_1' to 'c_mnist_fadd_32nsmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fmul_32ns_32ns_32_4_max_dsp_1' to 'c_mnist_fmul_32nsncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fcmp_32ns_32ns_1_1_1' to 'c_mnist_fcmp_32nsocq' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_numel' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fadd_32nsmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fcmp_32nsocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fmul_32nsncg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'c_mnist'.
INFO: [HLS 200-111]  Elapsed time: 10.164 seconds; current allocated memory: 572.620 MB.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_flatten_4bkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_6_bdEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_6_keOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_7_kg8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_7_bhbi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_8_kibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_8_bjbC_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_dropout_4kbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:27 ; elapsed = 00:05:08 . Memory (MB): peak = 1133.309 ; gain = 1076.898
INFO: [SYSC 207-301] Generating SystemC RTL for c_mnist.
INFO: [VHDL 208-304] Generating VHDL RTL for c_mnist.
INFO: [VLOG 209-307] Generating Verilog RTL for c_mnist.
INFO: [HLS 200-112] Total elapsed time: 308.072 seconds; peak allocated memory: 663.547 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_recurrent_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_pooling_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_normalization_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_merge_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_helper_functions.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_embedding_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_core_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_convolution_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_activations.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/c_mnist.c' ... 
WARNING: [HLS 200-40] In file included from C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.pragma.1.c:1:
In file included from avinav_mnist/c_mnist.c:1:
avinav_mnist/c_mnist.c:185463:18: error: unexpected type name 'k2c_tensor': expected expression
_ssdm_DataPack( &k2c_tensor, 0, 0, "", "", "");
                 ^
1 error generated.\n
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_recurrent_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_pooling_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_normalization_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_merge_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_helper_functions.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_embedding_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_core_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_convolution_layers.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/include/k2c_activations.c' ... 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/c_mnist.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:25 . Memory (MB): peak = 102.008 ; gain = 46.422
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:25 . Memory (MB): peak = 102.008 ; gain = 46.422
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:01:33 . Memory (MB): peak = 369.297 ; gain = 313.711
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:01:34 . Memory (MB): peak = 402.391 ; gain = 346.805
ERROR: [XFORM 203-1104] Bitwidth of packed elements (19669440 bits) exceeds the maximum threshold (65536 bits) for variable 'input_5_input' (avinav_mnist/c_mnist.c:185462).
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/c_mnist.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 100.809 ; gain = 44.758
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 100.809 ; gain = 44.758
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:48 . Memory (MB): peak = 138.738 ; gain = 82.688
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:48 . Memory (MB): peak = 139.988 ; gain = 83.938
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/c_mnist.c:185505) in function 'c_mnist' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/c_mnist.c:185505) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (avinav_mnist/c_mnist.c:185532) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-11' (avinav_mnist/c_mnist.c:185595) in function 'c_mnist' completely.
INFO: [XFORM 203-102] Partitioning array 'dropout_4_output.shape' (avinav_mnist/c_mnist.c:185527) automatically.
INFO: [XFORM 203-102] Partitioning array 'dropout_5_output.shape' (avinav_mnist/c_mnist.c:185590) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 307328 to 392 for loop 'Loop-6' in function 'c_mnist'.
WARNING: [XFORM 203-561] Updating loop upper bound from 784 to 1 for loop 'Loop-7' in function 'c_mnist'.
WARNING: [XFORM 203-561] Updating loop upper bound from 307328 to 392 for loop 'Loop-8' in function 'c_mnist'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4095 to 10 for loop 'Loop-10' in function 'c_mnist'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 10 for loop 'Loop-10' in function 'c_mnist'.
WARNING: [XFORM 203-561] Updating loop upper bound from 392 to 1 for loop 'Loop-11' in function 'c_mnist'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4095 to 10 for loop 'Loop-12' in function 'c_mnist'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 10 for loop 'Loop-12' in function 'c_mnist'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (avinav_mnist/c_mnist.c:185662:11) to (avinav_mnist/c_mnist.c:185660:30) in function 'c_mnist'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:49 . Memory (MB): peak = 161.672 ; gain = 105.621
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 162.375 ; gain = 106.324
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'c_mnist' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.945 seconds; current allocated memory: 92.436 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 15 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 93.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'c_mnist' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr' to 'c_mnist_flatten_4bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array' to 'c_mnist_dense_6_ocud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_bias_array' to 'c_mnist_dense_6_bdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_kernel_array' to 'c_mnist_dense_6_keOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array' to 'c_mnist_dense_7_ofYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_kernel_array' to 'c_mnist_dense_7_kg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_bias_array' to 'c_mnist_dense_7_bhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_kernel_array' to 'c_mnist_dense_8_kibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_bias_array' to 'c_mnist_dense_8_bjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr' to 'c_mnist_dropout_4kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr' to 'c_mnist_dropout_5lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fadd_32ns_32ns_32_5_full_dsp_1' to 'c_mnist_fadd_32nsmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fmul_32ns_32ns_32_4_max_dsp_1' to 'c_mnist_fmul_32nsncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fcmp_32ns_32ns_1_1_1' to 'c_mnist_fcmp_32nsocq' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_numel' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fadd_32nsmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fcmp_32nsocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fmul_32nsncg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'c_mnist'.
INFO: [HLS 200-111]  Elapsed time: 10.676 seconds; current allocated memory: 252.820 MB.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_flatten_4bkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_6_bdEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_6_keOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_7_kg8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_7_bhbi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_8_kibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_8_bjbC_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_dropout_4kbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:54 ; elapsed = 00:04:31 . Memory (MB): peak = 797.758 ; gain = 741.707
INFO: [SYSC 207-301] Generating SystemC RTL for c_mnist.
INFO: [VHDL 208-304] Generating VHDL RTL for c_mnist.
INFO: [VLOG 209-307] Generating Verilog RTL for c_mnist.
INFO: [HLS 200-112] Total elapsed time: 271.399 seconds; peak allocated memory: 343.731 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/c_mnist.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 101.023 ; gain = 44.973
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 101.023 ; gain = 44.973
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 131.730 ; gain = 75.680
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 132.285 ; gain = 76.234
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/c_mnist.c:185504) in function 'c_mnist' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (avinav_mnist/c_mnist.c:185471) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/c_mnist.c:185504) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (avinav_mnist/c_mnist.c:185533) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-11' (avinav_mnist/c_mnist.c:185596) in function 'c_mnist' completely.
INFO: [XFORM 203-102] Partitioning array 'dropout_4_output.shape' (avinav_mnist/c_mnist.c:185528) automatically.
INFO: [XFORM 203-102] Partitioning array 'dropout_5_output.shape' (avinav_mnist/c_mnist.c:185591) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 307328 to 392 for loop 'Loop-5' in function 'c_mnist'.
WARNING: [XFORM 203-561] Updating loop upper bound from 784 to 1 for loop 'Loop-6' in function 'c_mnist'.
WARNING: [XFORM 203-561] Updating loop upper bound from 307328 to 392 for loop 'Loop-7' in function 'c_mnist'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4095 to 10 for loop 'Loop-9' in function 'c_mnist'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 10 for loop 'Loop-9' in function 'c_mnist'.
WARNING: [XFORM 203-561] Updating loop upper bound from 392 to 1 for loop 'Loop-10' in function 'c_mnist'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4095 to 10 for loop 'Loop-11' in function 'c_mnist'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 10 for loop 'Loop-11' in function 'c_mnist'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (avinav_mnist/c_mnist.c:185663:11) to (avinav_mnist/c_mnist.c:185661:30) in function 'c_mnist'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:48 . Memory (MB): peak = 153.543 ; gain = 97.492
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:48 . Memory (MB): peak = 153.543 ; gain = 97.492
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'c_mnist' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.681 seconds; current allocated memory: 85.293 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 15 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 86.179 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'c_mnist' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr' to 'c_mnist_flatten_4bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array' to 'c_mnist_dense_6_ocud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_bias_array' to 'c_mnist_dense_6_bdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_kernel_array' to 'c_mnist_dense_6_keOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array' to 'c_mnist_dense_7_ofYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_kernel_array' to 'c_mnist_dense_7_kg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_bias_array' to 'c_mnist_dense_7_bhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_kernel_array' to 'c_mnist_dense_8_kibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_bias_array' to 'c_mnist_dense_8_bjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr' to 'c_mnist_dropout_4kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr' to 'c_mnist_dropout_5lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fadd_32ns_32ns_32_5_full_dsp_1' to 'c_mnist_fadd_32nsmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fmul_32ns_32ns_32_4_max_dsp_1' to 'c_mnist_fmul_32nsncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fcmp_32ns_32ns_1_1_1' to 'c_mnist_fcmp_32nsocq' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_numel' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fadd_32nsmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fcmp_32nsocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fmul_32nsncg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'c_mnist'.
INFO: [HLS 200-111]  Elapsed time: 4.997 seconds; current allocated memory: 245.134 MB.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_flatten_4bkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_6_bdEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_6_keOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_7_kg8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_7_bhbi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_8_kibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_8_bjbC_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_dropout_4kbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:25 ; elapsed = 00:02:57 . Memory (MB): peak = 652.527 ; gain = 596.477
INFO: [SYSC 207-301] Generating SystemC RTL for c_mnist.
INFO: [VHDL 208-304] Generating VHDL RTL for c_mnist.
INFO: [VLOG 209-307] Generating Verilog RTL for c_mnist.
INFO: [HLS 200-112] Total elapsed time: 177.399 seconds; peak allocated memory: 336.750 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/c_mnist.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:54 . Memory (MB): peak = 101.035 ; gain = 45.363
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:54 . Memory (MB): peak = 101.035 ; gain = 45.363
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 131.699 ; gain = 76.027
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:55 . Memory (MB): peak = 132.207 ; gain = 76.535
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/c_mnist.c:185506) in function 'c_mnist' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (avinav_mnist/c_mnist.c:185468) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (avinav_mnist/c_mnist.c:185473) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/c_mnist.c:185506) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (avinav_mnist/c_mnist.c:185535) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-11' (avinav_mnist/c_mnist.c:185598) in function 'c_mnist' completely.
INFO: [XFORM 203-102] Partitioning array 'dropout_4_output.shape' (avinav_mnist/c_mnist.c:185530) automatically.
INFO: [XFORM 203-102] Partitioning array 'dropout_5_output.shape' (avinav_mnist/c_mnist.c:185593) automatically.
INFO: [XFORM 203-101] Partitioning array 'input_5_input.array' (avinav_mnist/c_mnist.c:185462) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'flatten_4_output.array'  in dimension 1 with a cyclic factor 16.
WARNING: [XFORM 203-561] Updating loop upper bound from 307328 to 392 for loop 'Loop-5' in function 'c_mnist'.
WARNING: [XFORM 203-561] Updating loop upper bound from 784 to 1 for loop 'Loop-6' in function 'c_mnist'.
WARNING: [XFORM 203-561] Updating loop upper bound from 307328 to 392 for loop 'Loop-7' in function 'c_mnist'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4095 to 10 for loop 'Loop-9' in function 'c_mnist'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 10 for loop 'Loop-9' in function 'c_mnist'.
WARNING: [XFORM 203-561] Updating loop upper bound from 392 to 1 for loop 'Loop-10' in function 'c_mnist'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4095 to 10 for loop 'Loop-11' in function 'c_mnist'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 10 for loop 'Loop-11' in function 'c_mnist'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (avinav_mnist/c_mnist.c:185665:11) to (avinav_mnist/c_mnist.c:185663:30) in function 'c_mnist'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:56 . Memory (MB): peak = 155.188 ; gain = 99.516
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:56 . Memory (MB): peak = 155.188 ; gain = 99.516
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'c_mnist' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 56.353 seconds; current allocated memory: 87.418 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 15 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 88.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'c_mnist' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'flatten_4_output_arr_15' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_15' to 'c_mnist_flatten_4bkb' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'flatten_4_output_arr_14' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_14' to 'c_mnist_flatten_4cud' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'flatten_4_output_arr_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_7' to 'c_mnist_flatten_4dEe' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'flatten_4_output_arr_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_6' to 'c_mnist_flatten_4eOg' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'flatten_4_output_arr_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_5' to 'c_mnist_flatten_4fYi' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'flatten_4_output_arr_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_4' to 'c_mnist_flatten_4g8j' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'flatten_4_output_arr_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_3' to 'c_mnist_flatten_4hbi' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'flatten_4_output_arr_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_2' to 'c_mnist_flatten_4ibs' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'flatten_4_output_arr_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_1' to 'c_mnist_flatten_4jbC' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'flatten_4_output_arr' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr' to 'c_mnist_flatten_4kbM' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'flatten_4_output_arr_13' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_13' to 'c_mnist_flatten_4lbW' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'flatten_4_output_arr_12' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_12' to 'c_mnist_flatten_4mb6' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'flatten_4_output_arr_11' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_11' to 'c_mnist_flatten_4ncg' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'flatten_4_output_arr_10' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_10' to 'c_mnist_flatten_4ocq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'flatten_4_output_arr_9' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_9' to 'c_mnist_flatten_4pcA' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'flatten_4_output_arr_8' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_8' to 'c_mnist_flatten_4qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array' to 'c_mnist_dense_6_orcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_bias_array' to 'c_mnist_dense_6_bsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_kernel_array' to 'c_mnist_dense_6_ktde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array' to 'c_mnist_dense_7_oudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_kernel_array' to 'c_mnist_dense_7_kvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_bias_array' to 'c_mnist_dense_7_bwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_kernel_array' to 'c_mnist_dense_8_kxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_bias_array' to 'c_mnist_dense_8_byd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr' to 'c_mnist_dropout_4zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr' to 'c_mnist_dropout_5Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fadd_32ns_32ns_32_5_full_dsp_1' to 'c_mnist_fadd_32nsBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fmul_32ns_32ns_32_4_max_dsp_1' to 'c_mnist_fmul_32nsCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fcmp_32ns_32ns_1_1_1' to 'c_mnist_fcmp_32nsDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_mux_1664_32_1_1' to 'c_mnist_mux_1664_Ee0' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_numel' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fadd_32nsBew': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fcmp_32nsDeQ': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fmul_32nsCeG': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_mux_1664_Ee0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'c_mnist'.
INFO: [HLS 200-111]  Elapsed time: 5.598 seconds; current allocated memory: 248.871 MB.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_flatten_4bkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_dense_6_orcU_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_6_bsc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_6_ktde_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_7_kvdy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_7_bwdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_8_kxdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_8_byd2_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_dropout_4zec_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:43 ; elapsed = 00:02:53 . Memory (MB): peak = 659.609 ; gain = 603.938
INFO: [SYSC 207-301] Generating SystemC RTL for c_mnist.
INFO: [VHDL 208-304] Generating VHDL RTL for c_mnist.
INFO: [VLOG 209-307] Generating Verilog RTL for c_mnist.
INFO: [HLS 200-112] Total elapsed time: 173.595 seconds; peak allocated memory: 337.715 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/c_mnist.c' ... 
WARNING: [HLS 200-40] In file included from C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.pragma.1.c:1:
In file included from avinav_mnist/c_mnist.c:1:
avinav_mnist/c_mnist.c:185466:28: error: use of undeclared identifier 'dropout_4_output'
_ssdm_SpecArrayPartition( &dropout_4_output.array, 1, "CYCLIC", 16, "");
                           ^
1 error generated.\n
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/c_mnist.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:48 . Memory (MB): peak = 100.953 ; gain = 45.102
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:48 . Memory (MB): peak = 100.953 ; gain = 45.102
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:49 . Memory (MB): peak = 131.859 ; gain = 76.008
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:49 . Memory (MB): peak = 131.871 ; gain = 76.020
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/c_mnist.c:185508) in function 'c_mnist' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (avinav_mnist/c_mnist.c:185470) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (avinav_mnist/c_mnist.c:185475) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (avinav_mnist/c_mnist.c:185502) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/c_mnist.c:185508) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/c_mnist.c:185523) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (avinav_mnist/c_mnist.c:185538) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-11' (avinav_mnist/c_mnist.c:185601) in function 'c_mnist' completely.
INFO: [XFORM 203-102] Partitioning array 'dropout_4_output.shape' (avinav_mnist/c_mnist.c:185533) automatically.
INFO: [XFORM 203-102] Partitioning array 'dropout_5_output.shape' (avinav_mnist/c_mnist.c:185596) automatically.
INFO: [XFORM 203-101] Partitioning array 'input_5_input.array' (avinav_mnist/c_mnist.c:185462) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'flatten_4_output.array'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'dense_6_output.array'  in dimension 1 with a cyclic factor 16.
WARNING: [XFORM 203-561] Updating loop upper bound from 307328 to 392 for loop 'Loop-5' in function 'c_mnist'.
WARNING: [XFORM 203-561] Updating loop upper bound from 784 to 1 for loop 'Loop-6' in function 'c_mnist'.
WARNING: [XFORM 203-561] Updating loop upper bound from 307328 to 392 for loop 'Loop-7' in function 'c_mnist'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4095 to 10 for loop 'Loop-9' in function 'c_mnist'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 10 for loop 'Loop-9' in function 'c_mnist'.
WARNING: [XFORM 203-561] Updating loop upper bound from 392 to 1 for loop 'Loop-10' in function 'c_mnist'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4095 to 10 for loop 'Loop-11' in function 'c_mnist'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 10 for loop 'Loop-11' in function 'c_mnist'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (avinav_mnist/c_mnist.c:185668:11) to (avinav_mnist/c_mnist.c:185666:30) in function 'c_mnist'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 156.707 ; gain = 100.855
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 156.707 ; gain = 100.855
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'c_mnist' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.596 seconds; current allocated memory: 91.833 MB.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 4 loops out of a total 15 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.618 seconds; current allocated memory: 94.061 MB.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'c_mnist' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'flatten_4_output_arr_15' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_15' to 'c_mnist_flatten_4bkb' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'flatten_4_output_arr_14' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_14' to 'c_mnist_flatten_4cud' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'flatten_4_output_arr_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_7' to 'c_mnist_flatten_4dEe' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'flatten_4_output_arr_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_6' to 'c_mnist_flatten_4eOg' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'flatten_4_output_arr_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_5' to 'c_mnist_flatten_4fYi' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'flatten_4_output_arr_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_4' to 'c_mnist_flatten_4g8j' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'flatten_4_output_arr_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_3' to 'c_mnist_flatten_4hbi' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'flatten_4_output_arr_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_2' to 'c_mnist_flatten_4ibs' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'flatten_4_output_arr_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_1' to 'c_mnist_flatten_4jbC' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'flatten_4_output_arr' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr' to 'c_mnist_flatten_4kbM' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'flatten_4_output_arr_13' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_13' to 'c_mnist_flatten_4lbW' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'flatten_4_output_arr_12' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_12' to 'c_mnist_flatten_4mb6' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'flatten_4_output_arr_11' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_11' to 'c_mnist_flatten_4ncg' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'flatten_4_output_arr_10' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_10' to 'c_mnist_flatten_4ocq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'flatten_4_output_arr_9' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_9' to 'c_mnist_flatten_4pcA' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'flatten_4_output_arr_8' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_8' to 'c_mnist_flatten_4qcK' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_6_output_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array' to 'c_mnist_dense_6_orcU' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_6_output_array_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_1' to 'c_mnist_dense_6_osc4' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_6_output_array_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_2' to 'c_mnist_dense_6_otde' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_6_output_array_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_3' to 'c_mnist_dense_6_oudo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_6_output_array_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_4' to 'c_mnist_dense_6_ovdy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_6_output_array_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_5' to 'c_mnist_dense_6_owdI' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_6_output_array_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_6' to 'c_mnist_dense_6_oxdS' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_6_output_array_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_7' to 'c_mnist_dense_6_oyd2' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_6_output_array_8' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_8' to 'c_mnist_dense_6_ozec' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_6_output_array_9' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_9' to 'c_mnist_dense_6_oAem' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_6_output_array_10' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_10' to 'c_mnist_dense_6_oBew' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_6_output_array_11' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_11' to 'c_mnist_dense_6_oCeG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_6_output_array_12' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_12' to 'c_mnist_dense_6_oDeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_6_output_array_13' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_13' to 'c_mnist_dense_6_oEe0' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_6_output_array_14' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_14' to 'c_mnist_dense_6_oFfa' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_6_output_array_15' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_15' to 'c_mnist_dense_6_oGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_bias_array' to 'c_mnist_dense_6_bHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_kernel_array' to 'c_mnist_dense_6_kIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array' to 'c_mnist_dense_7_oJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_kernel_array' to 'c_mnist_dense_7_kKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_bias_array' to 'c_mnist_dense_7_bLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_kernel_array' to 'c_mnist_dense_8_kMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_bias_array' to 'c_mnist_dense_8_bNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr' to 'c_mnist_dropout_4OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr' to 'c_mnist_dropout_5PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fadd_32ns_32ns_32_5_full_dsp_1' to 'c_mnist_fadd_32nsQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fmul_32ns_32ns_32_4_max_dsp_1' to 'c_mnist_fmul_32nsRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fcmp_32ns_32ns_1_1_1' to 'c_mnist_fcmp_32nsShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_mux_1664_32_1_1' to 'c_mnist_mux_1664_Thq' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_numel' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fadd_32nsQgW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fcmp_32nsShg': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fmul_32nsRg6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_mux_1664_Thq': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'c_mnist'.
INFO: [HLS 200-111]  Elapsed time: 5.904 seconds; current allocated memory: 256.056 MB.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_flatten_4bkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_dense_6_orcU_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_6_bHfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_6_kIfE_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_dense_7_oJfO_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_7_kKfY_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_7_bLf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_8_kMgi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_8_bNgs_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_dropout_4OgC_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:38 ; elapsed = 00:02:55 . Memory (MB): peak = 673.125 ; gain = 617.273
INFO: [SYSC 207-301] Generating SystemC RTL for c_mnist.
INFO: [VHDL 208-304] Generating VHDL RTL for c_mnist.
INFO: [VLOG 209-307] Generating Verilog RTL for c_mnist.
INFO: [HLS 200-112] Total elapsed time: 175.967 seconds; peak allocated memory: 338.383 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/c_mnist.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 101.082 ; gain = 45.332
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 101.082 ; gain = 45.332
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 131.730 ; gain = 75.980
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 132.242 ; gain = 76.492
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/c_mnist.c:185508) in function 'c_mnist' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (avinav_mnist/c_mnist.c:185470) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (avinav_mnist/c_mnist.c:185475) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (avinav_mnist/c_mnist.c:185502) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/c_mnist.c:185508) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/c_mnist.c:185523) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (avinav_mnist/c_mnist.c:185538) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-11' (avinav_mnist/c_mnist.c:185603) in function 'c_mnist' completely.
INFO: [XFORM 203-102] Partitioning array 'dropout_4_output.shape' (avinav_mnist/c_mnist.c:185533) automatically.
INFO: [XFORM 203-102] Partitioning array 'dropout_5_output.shape' (avinav_mnist/c_mnist.c:185598) automatically.
INFO: [XFORM 203-101] Partitioning array 'input_5_input.array' (avinav_mnist/c_mnist.c:185462) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'flatten_4_output.array'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'dense_6_output.array'  in dimension 1 with a cyclic factor 16.
WARNING: [XFORM 203-561] Updating loop upper bound from 307328 to 392 for loop 'Loop-5' in function 'c_mnist'.
WARNING: [XFORM 203-561] Updating loop upper bound from 784 to 1 for loop 'Loop-6' in function 'c_mnist'.
WARNING: [XFORM 203-561] Updating loop upper bound from 307328 to 392 for loop 'Loop-7' in function 'c_mnist'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4095 to 10 for loop 'Loop-9' in function 'c_mnist'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 10 for loop 'Loop-9' in function 'c_mnist'.
WARNING: [XFORM 203-561] Updating loop upper bound from 392 to 1 for loop 'Loop-10' in function 'c_mnist'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4095 to 10 for loop 'Loop-11' in function 'c_mnist'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 10 for loop 'Loop-11' in function 'c_mnist'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (avinav_mnist/c_mnist.c:185672:11) to (avinav_mnist/c_mnist.c:185670:30) in function 'c_mnist'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 156.598 ; gain = 100.848
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-7.1' (avinav_mnist/c_mnist.c:185577:28) in function 'c_mnist' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-7' (avinav_mnist/c_mnist.c:185574:12) in function 'c_mnist'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-11.1' (avinav_mnist/c_mnist.c:185657:28) in function 'c_mnist' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-11' (avinav_mnist/c_mnist.c:185654:12) in function 'c_mnist'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 156.598 ; gain = 100.848
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'c_mnist' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185581) and 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185581).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185581) and 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185581).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185581) and 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185581).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185581) and 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185581).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 18.
INFO: [SCHED 204-61] Pipelining loop 'Loop 11.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185661) and 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185661).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185661) and 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185661).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185661) and 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185661).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185661) and 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185661).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 18.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.703 seconds; current allocated memory: 92.509 MB.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 6 loops out of a total 15 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.556 seconds; current allocated memory: 94.970 MB.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'c_mnist' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'flatten_4_output_arr_15' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_15' to 'c_mnist_flatten_4bkb' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'flatten_4_output_arr_14' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_14' to 'c_mnist_flatten_4cud' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'flatten_4_output_arr_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_7' to 'c_mnist_flatten_4dEe' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'flatten_4_output_arr_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_6' to 'c_mnist_flatten_4eOg' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'flatten_4_output_arr_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_5' to 'c_mnist_flatten_4fYi' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'flatten_4_output_arr_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_4' to 'c_mnist_flatten_4g8j' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'flatten_4_output_arr_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_3' to 'c_mnist_flatten_4hbi' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'flatten_4_output_arr_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_2' to 'c_mnist_flatten_4ibs' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'flatten_4_output_arr_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_1' to 'c_mnist_flatten_4jbC' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'flatten_4_output_arr' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr' to 'c_mnist_flatten_4kbM' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'flatten_4_output_arr_13' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_13' to 'c_mnist_flatten_4lbW' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'flatten_4_output_arr_12' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_12' to 'c_mnist_flatten_4mb6' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'flatten_4_output_arr_11' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_11' to 'c_mnist_flatten_4ncg' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'flatten_4_output_arr_10' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_10' to 'c_mnist_flatten_4ocq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'flatten_4_output_arr_9' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_9' to 'c_mnist_flatten_4pcA' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'flatten_4_output_arr_8' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_8' to 'c_mnist_flatten_4qcK' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_6_output_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array' to 'c_mnist_dense_6_orcU' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_6_output_array_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_1' to 'c_mnist_dense_6_osc4' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_6_output_array_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_2' to 'c_mnist_dense_6_otde' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_6_output_array_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_3' to 'c_mnist_dense_6_oudo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_6_output_array_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_4' to 'c_mnist_dense_6_ovdy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_6_output_array_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_5' to 'c_mnist_dense_6_owdI' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_6_output_array_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_6' to 'c_mnist_dense_6_oxdS' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_6_output_array_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_7' to 'c_mnist_dense_6_oyd2' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_6_output_array_8' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_8' to 'c_mnist_dense_6_ozec' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_6_output_array_9' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_9' to 'c_mnist_dense_6_oAem' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_6_output_array_10' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_10' to 'c_mnist_dense_6_oBew' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_6_output_array_11' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_11' to 'c_mnist_dense_6_oCeG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_6_output_array_12' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_12' to 'c_mnist_dense_6_oDeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_6_output_array_13' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_13' to 'c_mnist_dense_6_oEe0' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_6_output_array_14' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_14' to 'c_mnist_dense_6_oFfa' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_6_output_array_15' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_15' to 'c_mnist_dense_6_oGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_bias_array' to 'c_mnist_dense_6_bHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_kernel_array' to 'c_mnist_dense_6_kIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array' to 'c_mnist_dense_7_oJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_kernel_array' to 'c_mnist_dense_7_kKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_bias_array' to 'c_mnist_dense_7_bLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_kernel_array' to 'c_mnist_dense_8_kMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_bias_array' to 'c_mnist_dense_8_bNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr' to 'c_mnist_dropout_4OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr' to 'c_mnist_dropout_5PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fadd_32ns_32ns_32_5_full_dsp_1' to 'c_mnist_fadd_32nsQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fmul_32ns_32ns_32_4_max_dsp_1' to 'c_mnist_fmul_32nsRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fcmp_32ns_32ns_1_1_1' to 'c_mnist_fcmp_32nsShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_mux_1664_32_1_1' to 'c_mnist_mux_1664_Thq' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_numel' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fadd_32nsQgW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fcmp_32nsShg': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fmul_32nsRg6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_mux_1664_Thq': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'c_mnist'.
INFO: [HLS 200-111]  Elapsed time: 5.942 seconds; current allocated memory: 257.289 MB.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_flatten_4bkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_dense_6_orcU_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_6_bHfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_6_kIfE_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_dense_7_oJfO_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_7_kKfY_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_7_bLf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_8_kMgi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_8_bNgs_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_dropout_4OgC_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:45 ; elapsed = 00:02:58 . Memory (MB): peak = 676.383 ; gain = 620.633
INFO: [SYSC 207-301] Generating SystemC RTL for c_mnist.
INFO: [VHDL 208-304] Generating VHDL RTL for c_mnist.
INFO: [VLOG 209-307] Generating Verilog RTL for c_mnist.
INFO: [HLS 200-112] Total elapsed time: 178.464 seconds; peak allocated memory: 338.706 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/c_mnist.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 101.000 ; gain = 44.242
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 101.000 ; gain = 44.242
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 132.008 ; gain = 75.250
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 132.008 ; gain = 75.250
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/c_mnist.c:185508) in function 'c_mnist' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (avinav_mnist/c_mnist.c:185470) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (avinav_mnist/c_mnist.c:185475) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (avinav_mnist/c_mnist.c:185502) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/c_mnist.c:185508) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/c_mnist.c:185523) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (avinav_mnist/c_mnist.c:185538) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-11' (avinav_mnist/c_mnist.c:185603) in function 'c_mnist' completely.
INFO: [XFORM 203-102] Partitioning array 'dropout_4_output.shape' (avinav_mnist/c_mnist.c:185533) automatically.
INFO: [XFORM 203-102] Partitioning array 'dropout_5_output.shape' (avinav_mnist/c_mnist.c:185598) automatically.
INFO: [XFORM 203-101] Partitioning array 'input_5_input.array' (avinav_mnist/c_mnist.c:185462) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'flatten_4_output.array'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'dense_6_output.array'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (avinav_mnist/c_mnist.c:185672:11) to (avinav_mnist/c_mnist.c:185670:30) in function 'c_mnist'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 156.406 ; gain = 99.648
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-7.1' (avinav_mnist/c_mnist.c:185577:28) in function 'c_mnist' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-7' (avinav_mnist/c_mnist.c:185574:12) in function 'c_mnist'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-11.1' (avinav_mnist/c_mnist.c:185657:28) in function 'c_mnist' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-11' (avinav_mnist/c_mnist.c:185654:12) in function 'c_mnist'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 156.406 ; gain = 99.648
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'c_mnist' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185581) and 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185581).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185581) and 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185581).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185581) and 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185581).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185581) and 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185581).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 18.
INFO: [SCHED 204-61] Pipelining loop 'Loop 11.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185661) and 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185661).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185661) and 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185661).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185661) and 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185661).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185661) and 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185661).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 18.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 55.576 seconds; current allocated memory: 92.435 MB.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 6 loops out of a total 15 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.552 seconds; current allocated memory: 94.895 MB.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'c_mnist' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_15' to 'c_mnist_flatten_4bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_14' to 'c_mnist_flatten_4cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_7' to 'c_mnist_flatten_4dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_6' to 'c_mnist_flatten_4eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_5' to 'c_mnist_flatten_4fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_4' to 'c_mnist_flatten_4g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_3' to 'c_mnist_flatten_4hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_2' to 'c_mnist_flatten_4ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_1' to 'c_mnist_flatten_4jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr' to 'c_mnist_flatten_4kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_13' to 'c_mnist_flatten_4lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_12' to 'c_mnist_flatten_4mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_11' to 'c_mnist_flatten_4ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_10' to 'c_mnist_flatten_4ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_9' to 'c_mnist_flatten_4pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_8' to 'c_mnist_flatten_4qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array' to 'c_mnist_dense_6_orcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_1' to 'c_mnist_dense_6_osc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_2' to 'c_mnist_dense_6_otde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_3' to 'c_mnist_dense_6_oudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_4' to 'c_mnist_dense_6_ovdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_5' to 'c_mnist_dense_6_owdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_6' to 'c_mnist_dense_6_oxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_7' to 'c_mnist_dense_6_oyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_8' to 'c_mnist_dense_6_ozec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_9' to 'c_mnist_dense_6_oAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_10' to 'c_mnist_dense_6_oBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_11' to 'c_mnist_dense_6_oCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_12' to 'c_mnist_dense_6_oDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_13' to 'c_mnist_dense_6_oEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_14' to 'c_mnist_dense_6_oFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_15' to 'c_mnist_dense_6_oGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_bias_array' to 'c_mnist_dense_6_bHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_kernel_array' to 'c_mnist_dense_6_kIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array' to 'c_mnist_dense_7_oJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_kernel_array' to 'c_mnist_dense_7_kKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_bias_array' to 'c_mnist_dense_7_bLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_kernel_array' to 'c_mnist_dense_8_kMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_bias_array' to 'c_mnist_dense_8_bNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr' to 'c_mnist_dropout_4OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr' to 'c_mnist_dropout_5PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fadd_32ns_32ns_32_5_full_dsp_1' to 'c_mnist_fadd_32nsQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fmul_32ns_32ns_32_4_max_dsp_1' to 'c_mnist_fmul_32nsRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fcmp_32ns_32ns_1_1_1' to 'c_mnist_fcmp_32nsShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_mux_1664_32_1_1' to 'c_mnist_mux_1664_Thq' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_numel' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fadd_32nsQgW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fcmp_32nsShg': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fmul_32nsRg6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_mux_1664_Thq': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'c_mnist'.
INFO: [HLS 200-111]  Elapsed time: 5.24 seconds; current allocated memory: 257.195 MB.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_flatten_4bkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_dense_6_orcU_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_6_bHfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_6_kIfE_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_dense_7_oJfO_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_7_kKfY_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_7_bLf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_8_kMgi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_8_bNgs_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_dropout_4OgC_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:44 ; elapsed = 00:02:51 . Memory (MB): peak = 676.883 ; gain = 620.125
INFO: [SYSC 207-301] Generating SystemC RTL for c_mnist.
INFO: [VHDL 208-304] Generating VHDL RTL for c_mnist.
INFO: [VLOG 209-307] Generating Verilog RTL for c_mnist.
INFO: [HLS 200-112] Total elapsed time: 171.628 seconds; peak allocated memory: 338.592 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/c_mnist.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:53 . Memory (MB): peak = 101.133 ; gain = 44.926
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:53 . Memory (MB): peak = 101.133 ; gain = 44.926
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:54 . Memory (MB): peak = 131.906 ; gain = 75.699
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:54 . Memory (MB): peak = 131.906 ; gain = 75.699
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/c_mnist.c:185508) in function 'c_mnist' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (avinav_mnist/c_mnist.c:185470) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (avinav_mnist/c_mnist.c:185475) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (avinav_mnist/c_mnist.c:185502) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/c_mnist.c:185508) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/c_mnist.c:185524) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (avinav_mnist/c_mnist.c:185539) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (avinav_mnist/c_mnist.c:185545) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-11' (avinav_mnist/c_mnist.c:185604) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-12' (avinav_mnist/c_mnist.c:185610) in function 'c_mnist' partially with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'dropout_4_output.shape' (avinav_mnist/c_mnist.c:185534) automatically.
INFO: [XFORM 203-102] Partitioning array 'dropout_5_output.shape' (avinav_mnist/c_mnist.c:185599) automatically.
INFO: [XFORM 203-101] Partitioning array 'input_5_input.array' (avinav_mnist/c_mnist.c:185462) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'flatten_4_output.array'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'dense_6_output.array'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (avinav_mnist/c_mnist.c:185671:36) to (avinav_mnist/c_mnist.c:185671:30) in function 'c_mnist'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:55 . Memory (MB): peak = 157.262 ; gain = 101.055
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-3' (avinav_mnist/c_mnist.c:185511:28) in function 'c_mnist' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-7.1' (avinav_mnist/c_mnist.c:185578:28) in function 'c_mnist' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-7' (avinav_mnist/c_mnist.c:185575:12) in function 'c_mnist'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-11.1' (avinav_mnist/c_mnist.c:185658:28) in function 'c_mnist' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-11' (avinav_mnist/c_mnist.c:185655:12) in function 'c_mnist'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:56 . Memory (MB): peak = 157.262 ; gain = 101.055
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'c_mnist' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_2', avinav_mnist/c_mnist.c:185516) and 'fadd' operation ('sum_2', avinav_mnist/c_mnist.c:185516).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_2', avinav_mnist/c_mnist.c:185516) and 'fadd' operation ('sum_2', avinav_mnist/c_mnist.c:185516).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_2', avinav_mnist/c_mnist.c:185516) and 'fadd' operation ('sum_2', avinav_mnist/c_mnist.c:185516).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_2', avinav_mnist/c_mnist.c:185516) and 'fadd' operation ('sum_2', avinav_mnist/c_mnist.c:185516).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (avinav_mnist/c_mnist.c:185548) of variable 'dense_6_output_array_117', avinav_mnist/c_mnist.c:185548 on array 'dropout_4_output.array', avinav_mnist/c_mnist.c:185534 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'dropout_4_output_arr'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 9.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185582) and 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185582).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185582) and 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185582).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185582) and 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185582).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185582) and 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185582).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 18.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('dense_7_output_array_11', avinav_mnist/c_mnist.c:185613) on array 'dense_7_output_array' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'dense_7_output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 11.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185662) and 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185662).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185662) and 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185662).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185662) and 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185662).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185662) and 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185662).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 18.
INFO: [SCHED 204-61] Pipelining loop 'Loop 12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 57.596 seconds; current allocated memory: 94.754 MB.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 10 loops out of a total 15 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 97.717 MB.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'c_mnist' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_15' to 'c_mnist_flatten_4bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_14' to 'c_mnist_flatten_4cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_7' to 'c_mnist_flatten_4dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_6' to 'c_mnist_flatten_4eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_5' to 'c_mnist_flatten_4fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_4' to 'c_mnist_flatten_4g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_3' to 'c_mnist_flatten_4hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_2' to 'c_mnist_flatten_4ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_1' to 'c_mnist_flatten_4jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr' to 'c_mnist_flatten_4kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_13' to 'c_mnist_flatten_4lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_12' to 'c_mnist_flatten_4mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_11' to 'c_mnist_flatten_4ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_10' to 'c_mnist_flatten_4ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_9' to 'c_mnist_flatten_4pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_8' to 'c_mnist_flatten_4qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array' to 'c_mnist_dense_6_orcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_1' to 'c_mnist_dense_6_osc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_2' to 'c_mnist_dense_6_otde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_3' to 'c_mnist_dense_6_oudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_4' to 'c_mnist_dense_6_ovdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_5' to 'c_mnist_dense_6_owdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_6' to 'c_mnist_dense_6_oxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_7' to 'c_mnist_dense_6_oyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_8' to 'c_mnist_dense_6_ozec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_9' to 'c_mnist_dense_6_oAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_10' to 'c_mnist_dense_6_oBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_11' to 'c_mnist_dense_6_oCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_12' to 'c_mnist_dense_6_oDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_13' to 'c_mnist_dense_6_oEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_14' to 'c_mnist_dense_6_oFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_15' to 'c_mnist_dense_6_oGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_bias_array' to 'c_mnist_dense_6_bHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_kernel_array' to 'c_mnist_dense_6_kIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array' to 'c_mnist_dense_7_oJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_kernel_array' to 'c_mnist_dense_7_kKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_bias_array' to 'c_mnist_dense_7_bLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_kernel_array' to 'c_mnist_dense_8_kMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_bias_array' to 'c_mnist_dense_8_bNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr' to 'c_mnist_dropout_4OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr' to 'c_mnist_dropout_5PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fadd_32ns_32ns_32_5_full_dsp_1' to 'c_mnist_fadd_32nsQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fmul_32ns_32ns_32_4_max_dsp_1' to 'c_mnist_fmul_32nsRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fcmp_32ns_32ns_1_1_1' to 'c_mnist_fcmp_32nsShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_mux_1664_32_1_1' to 'c_mnist_mux_1664_Thq' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_numel' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fadd_32nsQgW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fcmp_32nsShg': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fmul_32nsRg6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_mux_1664_Thq': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'c_mnist'.
INFO: [HLS 200-111]  Elapsed time: 6.363 seconds; current allocated memory: 261.340 MB.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_flatten_4bkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_dense_6_orcU_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_6_bHfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_6_kIfE_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_dense_7_oJfO_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_7_kKfY_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_7_bLf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_8_kMgi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_8_bNgs_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_dropout_4OgC_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:33 ; elapsed = 00:03:19 . Memory (MB): peak = 683.496 ; gain = 627.289
INFO: [SYSC 207-301] Generating SystemC RTL for c_mnist.
INFO: [VHDL 208-304] Generating VHDL RTL for c_mnist.
INFO: [VLOG 209-307] Generating Verilog RTL for c_mnist.
INFO: [HLS 200-112] Total elapsed time: 199.562 seconds; peak allocated memory: 339.103 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/c_mnist.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:56 . Memory (MB): peak = 101.141 ; gain = 45.195
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:56 . Memory (MB): peak = 101.141 ; gain = 45.195
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:56 . Memory (MB): peak = 131.672 ; gain = 75.727
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:57 . Memory (MB): peak = 132.219 ; gain = 76.273
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/c_mnist.c:185508) in function 'c_mnist' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (avinav_mnist/c_mnist.c:185470) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (avinav_mnist/c_mnist.c:185475) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (avinav_mnist/c_mnist.c:185502) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/c_mnist.c:185508) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/c_mnist.c:185523) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (avinav_mnist/c_mnist.c:185538) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-11' (avinav_mnist/c_mnist.c:185603) in function 'c_mnist' completely.
INFO: [XFORM 203-102] Partitioning array 'dropout_4_output.shape' (avinav_mnist/c_mnist.c:185533) automatically.
INFO: [XFORM 203-102] Partitioning array 'dropout_5_output.shape' (avinav_mnist/c_mnist.c:185598) automatically.
INFO: [XFORM 203-101] Partitioning array 'input_5_input.array' (avinav_mnist/c_mnist.c:185462) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'flatten_4_output.array'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'dense_6_output.array'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (avinav_mnist/c_mnist.c:185672:11) to (avinav_mnist/c_mnist.c:185670:30) in function 'c_mnist'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:58 . Memory (MB): peak = 155.547 ; gain = 99.602
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-7.1' (avinav_mnist/c_mnist.c:185577:28) in function 'c_mnist' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-7' (avinav_mnist/c_mnist.c:185574:12) in function 'c_mnist'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-11.1' (avinav_mnist/c_mnist.c:185657:28) in function 'c_mnist' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-11' (avinav_mnist/c_mnist.c:185654:12) in function 'c_mnist'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:59 . Memory (MB): peak = 155.547 ; gain = 99.602
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'c_mnist' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185581) and 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185581).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185581) and 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185581).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185581) and 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185581).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185581) and 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185581).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 18.
INFO: [SCHED 204-61] Pipelining loop 'Loop 11.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185661) and 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185661).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185661) and 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185661).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185661) and 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185661).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185661) and 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185661).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 18.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.385 seconds; current allocated memory: 92.425 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 15 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 94.904 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'c_mnist' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_15' to 'c_mnist_flatten_4bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_14' to 'c_mnist_flatten_4cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_7' to 'c_mnist_flatten_4dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_6' to 'c_mnist_flatten_4eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_5' to 'c_mnist_flatten_4fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_4' to 'c_mnist_flatten_4g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_3' to 'c_mnist_flatten_4hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_2' to 'c_mnist_flatten_4ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_1' to 'c_mnist_flatten_4jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr' to 'c_mnist_flatten_4kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_13' to 'c_mnist_flatten_4lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_12' to 'c_mnist_flatten_4mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_11' to 'c_mnist_flatten_4ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_10' to 'c_mnist_flatten_4ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_9' to 'c_mnist_flatten_4pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_8' to 'c_mnist_flatten_4qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array' to 'c_mnist_dense_6_orcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_1' to 'c_mnist_dense_6_osc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_2' to 'c_mnist_dense_6_otde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_3' to 'c_mnist_dense_6_oudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_4' to 'c_mnist_dense_6_ovdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_5' to 'c_mnist_dense_6_owdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_6' to 'c_mnist_dense_6_oxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_7' to 'c_mnist_dense_6_oyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_8' to 'c_mnist_dense_6_ozec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_9' to 'c_mnist_dense_6_oAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_10' to 'c_mnist_dense_6_oBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_11' to 'c_mnist_dense_6_oCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_12' to 'c_mnist_dense_6_oDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_13' to 'c_mnist_dense_6_oEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_14' to 'c_mnist_dense_6_oFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_15' to 'c_mnist_dense_6_oGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_bias_array' to 'c_mnist_dense_6_bHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_kernel_array' to 'c_mnist_dense_6_kIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array' to 'c_mnist_dense_7_oJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_kernel_array' to 'c_mnist_dense_7_kKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_bias_array' to 'c_mnist_dense_7_bLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_kernel_array' to 'c_mnist_dense_8_kMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_bias_array' to 'c_mnist_dense_8_bNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr' to 'c_mnist_dropout_4OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr' to 'c_mnist_dropout_5PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fadd_32ns_32ns_32_5_full_dsp_1' to 'c_mnist_fadd_32nsQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fmul_32ns_32ns_32_4_max_dsp_1' to 'c_mnist_fmul_32nsRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fcmp_32ns_32ns_1_1_1' to 'c_mnist_fcmp_32nsShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_mux_1664_32_1_1' to 'c_mnist_mux_1664_Thq' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_numel' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fadd_32nsQgW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fcmp_32nsShg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fmul_32nsRg6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_mux_1664_Thq': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'c_mnist'.
INFO: [HLS 200-111]  Elapsed time: 6.246 seconds; current allocated memory: 257.093 MB.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_flatten_4bkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_6_bHfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_6_kIfE_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_dense_7_oJfO_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_7_kKfY_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_7_bLf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_8_kMgi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_8_bNgs_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_dropout_4OgC_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:31 ; elapsed = 00:03:17 . Memory (MB): peak = 675.914 ; gain = 619.969
INFO: [SYSC 207-301] Generating SystemC RTL for c_mnist.
INFO: [VHDL 208-304] Generating VHDL RTL for c_mnist.
INFO: [VLOG 209-307] Generating Verilog RTL for c_mnist.
INFO: [HLS 200-112] Total elapsed time: 196.936 seconds; peak allocated memory: 338.631 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/c_mnist.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:56 . Memory (MB): peak = 101.113 ; gain = 45.332
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:56 . Memory (MB): peak = 101.113 ; gain = 45.332
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:57 . Memory (MB): peak = 131.805 ; gain = 76.023
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:57 . Memory (MB): peak = 131.836 ; gain = 76.055
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/c_mnist.c:185508) in function 'c_mnist' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (avinav_mnist/c_mnist.c:185470) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (avinav_mnist/c_mnist.c:185475) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (avinav_mnist/c_mnist.c:185502) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/c_mnist.c:185508) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/c_mnist.c:185523) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (avinav_mnist/c_mnist.c:185538) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-11' (avinav_mnist/c_mnist.c:185603) in function 'c_mnist' completely.
INFO: [XFORM 203-102] Partitioning array 'dropout_4_output.shape' (avinav_mnist/c_mnist.c:185533) automatically.
INFO: [XFORM 203-102] Partitioning array 'dropout_5_output.shape' (avinav_mnist/c_mnist.c:185598) automatically.
INFO: [XFORM 203-101] Partitioning array 'input_5_input.array' (avinav_mnist/c_mnist.c:185462) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'flatten_4_output.array'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'dense_6_output.array'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (avinav_mnist/c_mnist.c:185672:11) to (avinav_mnist/c_mnist.c:185670:30) in function 'c_mnist'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:58 . Memory (MB): peak = 156.258 ; gain = 100.477
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-7.1' (avinav_mnist/c_mnist.c:185577:28) in function 'c_mnist' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-7' (avinav_mnist/c_mnist.c:185574:12) in function 'c_mnist'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-11.1' (avinav_mnist/c_mnist.c:185657:28) in function 'c_mnist' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-11' (avinav_mnist/c_mnist.c:185654:12) in function 'c_mnist'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:59 . Memory (MB): peak = 156.258 ; gain = 100.477
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'c_mnist' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185581) and 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185581).
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 5, Depth = 18.
INFO: [SCHED 204-61] Pipelining loop 'Loop 11.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185661) and 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185661).
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 5, Depth = 18.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.735 seconds; current allocated memory: 92.361 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 15 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.698 seconds; current allocated memory: 94.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'c_mnist' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_15' to 'c_mnist_flatten_4bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_14' to 'c_mnist_flatten_4cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_7' to 'c_mnist_flatten_4dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_6' to 'c_mnist_flatten_4eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_5' to 'c_mnist_flatten_4fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_4' to 'c_mnist_flatten_4g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_3' to 'c_mnist_flatten_4hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_2' to 'c_mnist_flatten_4ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_1' to 'c_mnist_flatten_4jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr' to 'c_mnist_flatten_4kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_13' to 'c_mnist_flatten_4lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_12' to 'c_mnist_flatten_4mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_11' to 'c_mnist_flatten_4ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_10' to 'c_mnist_flatten_4ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_9' to 'c_mnist_flatten_4pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_8' to 'c_mnist_flatten_4qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array' to 'c_mnist_dense_6_orcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_1' to 'c_mnist_dense_6_osc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_2' to 'c_mnist_dense_6_otde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_3' to 'c_mnist_dense_6_oudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_4' to 'c_mnist_dense_6_ovdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_5' to 'c_mnist_dense_6_owdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_6' to 'c_mnist_dense_6_oxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_7' to 'c_mnist_dense_6_oyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_8' to 'c_mnist_dense_6_ozec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_9' to 'c_mnist_dense_6_oAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_10' to 'c_mnist_dense_6_oBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_11' to 'c_mnist_dense_6_oCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_12' to 'c_mnist_dense_6_oDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_13' to 'c_mnist_dense_6_oEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_14' to 'c_mnist_dense_6_oFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_15' to 'c_mnist_dense_6_oGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_bias_array' to 'c_mnist_dense_6_bHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_kernel_array' to 'c_mnist_dense_6_kIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array' to 'c_mnist_dense_7_oJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_kernel_array' to 'c_mnist_dense_7_kKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_bias_array' to 'c_mnist_dense_7_bLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_kernel_array' to 'c_mnist_dense_8_kMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_bias_array' to 'c_mnist_dense_8_bNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr' to 'c_mnist_dropout_4OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr' to 'c_mnist_dropout_5PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fadd_32ns_32ns_32_5_full_dsp_1' to 'c_mnist_fadd_32nsQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fmul_32ns_32ns_32_4_max_dsp_1' to 'c_mnist_fmul_32nsRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fcmp_32ns_32ns_1_1_1' to 'c_mnist_fcmp_32nsShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_mux_1664_32_1_1' to 'c_mnist_mux_1664_Thq' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_numel' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fadd_32nsQgW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fcmp_32nsShg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fmul_32nsRg6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_mux_1664_Thq': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'c_mnist'.
INFO: [HLS 200-111]  Elapsed time: 6.633 seconds; current allocated memory: 257.029 MB.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_flatten_4bkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_6_bHfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_6_kIfE_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_dense_7_oJfO_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_7_kKfY_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_7_bLf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_8_kMgi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_8_bNgs_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_dropout_4OgC_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:25 ; elapsed = 00:03:25 . Memory (MB): peak = 675.488 ; gain = 619.707
INFO: [SYSC 207-301] Generating SystemC RTL for c_mnist.
INFO: [VHDL 208-304] Generating VHDL RTL for c_mnist.
INFO: [VLOG 209-307] Generating Verilog RTL for c_mnist.
INFO: [HLS 200-112] Total elapsed time: 206.258 seconds; peak allocated memory: 338.625 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/c_mnist.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:54 . Memory (MB): peak = 100.707 ; gain = 44.672
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:54 . Memory (MB): peak = 100.707 ; gain = 44.672
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:55 . Memory (MB): peak = 131.871 ; gain = 75.836
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:56 . Memory (MB): peak = 132.367 ; gain = 76.332
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/c_mnist.c:185508) in function 'c_mnist' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (avinav_mnist/c_mnist.c:185470) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (avinav_mnist/c_mnist.c:185475) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (avinav_mnist/c_mnist.c:185502) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/c_mnist.c:185508) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/c_mnist.c:185523) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (avinav_mnist/c_mnist.c:185538) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-11' (avinav_mnist/c_mnist.c:185603) in function 'c_mnist' completely.
INFO: [XFORM 203-102] Partitioning array 'dropout_4_output.shape' (avinav_mnist/c_mnist.c:185533) automatically.
INFO: [XFORM 203-102] Partitioning array 'dropout_5_output.shape' (avinav_mnist/c_mnist.c:185598) automatically.
INFO: [XFORM 203-101] Partitioning array 'input_5_input.array' (avinav_mnist/c_mnist.c:185462) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'flatten_4_output.array'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'dense_6_output.array'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (avinav_mnist/c_mnist.c:185672:11) to (avinav_mnist/c_mnist.c:185670:30) in function 'c_mnist'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:57 . Memory (MB): peak = 156.496 ; gain = 100.461
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-7.1' (avinav_mnist/c_mnist.c:185577:28) in function 'c_mnist' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-7' (avinav_mnist/c_mnist.c:185574:12) in function 'c_mnist'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-11.1' (avinav_mnist/c_mnist.c:185657:28) in function 'c_mnist' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-11' (avinav_mnist/c_mnist.c:185654:12) in function 'c_mnist'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:57 . Memory (MB): peak = 156.496 ; gain = 100.461
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'c_mnist' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 18.
INFO: [SCHED 204-61] Pipelining loop 'Loop 11.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 18.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.045 seconds; current allocated memory: 92.357 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 15 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.644 seconds; current allocated memory: 94.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'c_mnist' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_15' to 'c_mnist_flatten_4bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_14' to 'c_mnist_flatten_4cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_7' to 'c_mnist_flatten_4dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_6' to 'c_mnist_flatten_4eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_5' to 'c_mnist_flatten_4fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_4' to 'c_mnist_flatten_4g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_3' to 'c_mnist_flatten_4hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_2' to 'c_mnist_flatten_4ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_1' to 'c_mnist_flatten_4jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr' to 'c_mnist_flatten_4kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_13' to 'c_mnist_flatten_4lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_12' to 'c_mnist_flatten_4mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_11' to 'c_mnist_flatten_4ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_10' to 'c_mnist_flatten_4ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_9' to 'c_mnist_flatten_4pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_8' to 'c_mnist_flatten_4qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array' to 'c_mnist_dense_6_orcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_1' to 'c_mnist_dense_6_osc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_2' to 'c_mnist_dense_6_otde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_3' to 'c_mnist_dense_6_oudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_4' to 'c_mnist_dense_6_ovdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_5' to 'c_mnist_dense_6_owdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_6' to 'c_mnist_dense_6_oxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_7' to 'c_mnist_dense_6_oyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_8' to 'c_mnist_dense_6_ozec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_9' to 'c_mnist_dense_6_oAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_10' to 'c_mnist_dense_6_oBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_11' to 'c_mnist_dense_6_oCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_12' to 'c_mnist_dense_6_oDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_13' to 'c_mnist_dense_6_oEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_14' to 'c_mnist_dense_6_oFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_15' to 'c_mnist_dense_6_oGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_bias_array' to 'c_mnist_dense_6_bHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_kernel_array' to 'c_mnist_dense_6_kIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array' to 'c_mnist_dense_7_oJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_kernel_array' to 'c_mnist_dense_7_kKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_bias_array' to 'c_mnist_dense_7_bLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_kernel_array' to 'c_mnist_dense_8_kMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_bias_array' to 'c_mnist_dense_8_bNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr' to 'c_mnist_dropout_4OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr' to 'c_mnist_dropout_5PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fadd_32ns_32ns_32_5_full_dsp_1' to 'c_mnist_fadd_32nsQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fmul_32ns_32ns_32_4_max_dsp_1' to 'c_mnist_fmul_32nsRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fcmp_32ns_32ns_1_1_1' to 'c_mnist_fcmp_32nsShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_mux_1664_32_1_1' to 'c_mnist_mux_1664_Thq' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_numel' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fadd_32nsQgW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fcmp_32nsShg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fmul_32nsRg6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_mux_1664_Thq': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'c_mnist'.
INFO: [HLS 200-111]  Elapsed time: 6.017 seconds; current allocated memory: 257.023 MB.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_flatten_4bkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_6_bHfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_6_kIfE_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_dense_7_oJfO_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_7_kKfY_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_7_bLf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_8_kMgi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_8_bNgs_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_dropout_4OgC_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:22 ; elapsed = 00:03:20 . Memory (MB): peak = 675.574 ; gain = 619.539
INFO: [SYSC 207-301] Generating SystemC RTL for c_mnist.
INFO: [VHDL 208-304] Generating VHDL RTL for c_mnist.
INFO: [VLOG 209-307] Generating Verilog RTL for c_mnist.
INFO: [HLS 200-112] Total elapsed time: 200.771 seconds; peak allocated memory: 338.622 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/c_mnist.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:49 . Memory (MB): peak = 101.035 ; gain = 44.770
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:49 . Memory (MB): peak = 101.035 ; gain = 44.770
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:50 . Memory (MB): peak = 131.785 ; gain = 75.520
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:51 . Memory (MB): peak = 132.246 ; gain = 75.980
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/c_mnist.c:185508) in function 'c_mnist' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (avinav_mnist/c_mnist.c:185470) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (avinav_mnist/c_mnist.c:185475) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (avinav_mnist/c_mnist.c:185502) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/c_mnist.c:185508) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/c_mnist.c:185523) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (avinav_mnist/c_mnist.c:185538) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-11' (avinav_mnist/c_mnist.c:185603) in function 'c_mnist' completely.
INFO: [XFORM 203-102] Partitioning array 'dropout_4_output.shape' (avinav_mnist/c_mnist.c:185533) automatically.
INFO: [XFORM 203-102] Partitioning array 'dropout_5_output.shape' (avinav_mnist/c_mnist.c:185598) automatically.
INFO: [XFORM 203-101] Partitioning array 'input_5_input.array' (avinav_mnist/c_mnist.c:185462) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'flatten_4_output.array'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'dense_6_output.array'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (avinav_mnist/c_mnist.c:185672:11) to (avinav_mnist/c_mnist.c:185670:30) in function 'c_mnist'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 156.301 ; gain = 100.035
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-7.1' (avinav_mnist/c_mnist.c:185577:28) in function 'c_mnist' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-7' (avinav_mnist/c_mnist.c:185574:12) in function 'c_mnist'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-11.1' (avinav_mnist/c_mnist.c:185657:28) in function 'c_mnist' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-11' (avinav_mnist/c_mnist.c:185654:12) in function 'c_mnist'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 156.301 ; gain = 100.035
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'c_mnist' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 18.
INFO: [SCHED 204-61] Pipelining loop 'Loop 11.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 18.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.156 seconds; current allocated memory: 92.342 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 15 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.608 seconds; current allocated memory: 94.822 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'c_mnist' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_15' to 'c_mnist_flatten_4bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_14' to 'c_mnist_flatten_4cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_7' to 'c_mnist_flatten_4dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_6' to 'c_mnist_flatten_4eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_5' to 'c_mnist_flatten_4fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_4' to 'c_mnist_flatten_4g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_3' to 'c_mnist_flatten_4hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_2' to 'c_mnist_flatten_4ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_1' to 'c_mnist_flatten_4jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr' to 'c_mnist_flatten_4kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_13' to 'c_mnist_flatten_4lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_12' to 'c_mnist_flatten_4mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_11' to 'c_mnist_flatten_4ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_10' to 'c_mnist_flatten_4ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_9' to 'c_mnist_flatten_4pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_8' to 'c_mnist_flatten_4qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array' to 'c_mnist_dense_6_orcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_1' to 'c_mnist_dense_6_osc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_2' to 'c_mnist_dense_6_otde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_3' to 'c_mnist_dense_6_oudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_4' to 'c_mnist_dense_6_ovdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_5' to 'c_mnist_dense_6_owdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_6' to 'c_mnist_dense_6_oxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_7' to 'c_mnist_dense_6_oyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_8' to 'c_mnist_dense_6_ozec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_9' to 'c_mnist_dense_6_oAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_10' to 'c_mnist_dense_6_oBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_11' to 'c_mnist_dense_6_oCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_12' to 'c_mnist_dense_6_oDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_13' to 'c_mnist_dense_6_oEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_14' to 'c_mnist_dense_6_oFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_15' to 'c_mnist_dense_6_oGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_bias_array' to 'c_mnist_dense_6_bHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_kernel_array' to 'c_mnist_dense_6_kIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array' to 'c_mnist_dense_7_oJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_kernel_array' to 'c_mnist_dense_7_kKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_bias_array' to 'c_mnist_dense_7_bLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_kernel_array' to 'c_mnist_dense_8_kMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_bias_array' to 'c_mnist_dense_8_bNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr' to 'c_mnist_dropout_4OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr' to 'c_mnist_dropout_5PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fadd_32ns_32ns_32_5_full_dsp_1' to 'c_mnist_fadd_32nsQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fmul_32ns_32ns_32_4_max_dsp_1' to 'c_mnist_fmul_32nsRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fcmp_32ns_32ns_1_1_1' to 'c_mnist_fcmp_32nsShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_mux_1664_32_1_1' to 'c_mnist_mux_1664_Thq' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_numel' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fadd_32nsQgW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fcmp_32nsShg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fmul_32nsRg6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_mux_1664_Thq': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'c_mnist'.
INFO: [HLS 200-111]  Elapsed time: 6.13 seconds; current allocated memory: 257.023 MB.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_flatten_4bkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_6_bHfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_6_kIfE_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_dense_7_oJfO_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_7_kKfY_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_7_bLf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_8_kMgi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_8_bNgs_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_dropout_4OgC_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:28 ; elapsed = 00:02:58 . Memory (MB): peak = 675.852 ; gain = 619.586
INFO: [SYSC 207-301] Generating SystemC RTL for c_mnist.
INFO: [VHDL 208-304] Generating VHDL RTL for c_mnist.
INFO: [VLOG 209-307] Generating Verilog RTL for c_mnist.
INFO: [HLS 200-112] Total elapsed time: 178.281 seconds; peak allocated memory: 338.622 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/c_mnist.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 101.211 ; gain = 45.184
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 101.211 ; gain = 45.184
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 131.992 ; gain = 75.965
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 132.008 ; gain = 75.980
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/c_mnist.c:185508) in function 'c_mnist' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-9.1' (avinav_mnist/c_mnist.c:185578) in function 'c_mnist' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (avinav_mnist/c_mnist.c:185470) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (avinav_mnist/c_mnist.c:185475) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (avinav_mnist/c_mnist.c:185502) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/c_mnist.c:185508) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/c_mnist.c:185524) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (avinav_mnist/c_mnist.c:185539) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-9.1.1' (avinav_mnist/c_mnist.c:185581) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-11' (avinav_mnist/c_mnist.c:185605) in function 'c_mnist' completely.
INFO: [XFORM 203-102] Partitioning array 'dropout_4_output.shape' (avinav_mnist/c_mnist.c:185534) automatically.
INFO: [XFORM 203-102] Partitioning array 'dropout_5_output.shape' (avinav_mnist/c_mnist.c:185600) automatically.
INFO: [XFORM 203-101] Partitioning array 'input_5_input.array' (avinav_mnist/c_mnist.c:185462) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'flatten_4_output.array'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'dense_6_output.array'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (avinav_mnist/c_mnist.c:185674:11) to (avinav_mnist/c_mnist.c:185672:30) in function 'c_mnist'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:54 . Memory (MB): peak = 168.992 ; gain = 112.965
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-3' (avinav_mnist/c_mnist.c:185511:28) in function 'c_mnist' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-7' (avinav_mnist/c_mnist.c:185575:12) in function 'c_mnist'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-11.1' (avinav_mnist/c_mnist.c:185659:28) in function 'c_mnist' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-11' (avinav_mnist/c_mnist.c:185656:12) in function 'c_mnist'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:01:01 . Memory (MB): peak = 226.945 ; gain = 170.918
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'c_mnist' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting s==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/c_mnist.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 101.465 ; gain = 45.695
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 101.465 ; gain = 45.695
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 131.973 ; gain = 76.203
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 132.527 ; gain = 76.758
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/c_mnist.c:185508) in function 'c_mnist' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-9.1' (avinav_mnist/c_mnist.c:185578) in function 'c_mnist' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (avinav_mnist/c_mnist.c:185470) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (avinav_mnist/c_mnist.c:185475) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (avinav_mnist/c_mnist.c:185502) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/c_mnist.c:185508) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/c_mnist.c:185524) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (avinav_mnist/c_mnist.c:185539) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-9.1.1' (avinav_mnist/c_mnist.c:185581) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-11' (avinav_mnist/c_mnist.c:185605) in function 'c_mnist' completely.
INFO: [XFORM 203-102] Partitioning array 'dropout_4_output.shape' (avinav_mnist/c_mnist.c:185534) automatically.
INFO: [XFORM 203-102] Partitioning array 'dropout_5_output.shape' (avinav_mnist/c_mnist.c:185600) automatically.
INFO: [XFORM 203-101] Partitioning array 'input_5_input.array' (avinav_mnist/c_mnist.c:185462) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'flatten_4_output.array'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'dense_6_output.array'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (avinav_mnist/c_mnist.c:185674:11) to (avinav_mnist/c_mnist.c:185672:30) in function 'c_mnist'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:55 . Memory (MB): peak = 169.258 ; gain = 113.488
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-3' (avinav_mnist/c_mnist.c:185511:28) in function 'c_mnist' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-7' (avinav_mnist/c_mnist.c:185575:12) in function 'c_mnist'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-11.1' (avinav_mnist/c_mnist.c:185659:28) in function 'c_mnist' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-11' (avinav_mnist/c_mnist.c:185656:12) in function 'c_mnist'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:01:02 . Memory (MB): peak = 227.023 ; gain = 171.254
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'c_mnist' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting s==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/c_mnist.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 101.062 ; gain = 45.219
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 101.062 ; gain = 45.219
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 131.895 ; gain = 76.051
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:48 . Memory (MB): peak = 132.441 ; gain = 76.598
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/c_mnist.c:185508) in function 'c_mnist' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (avinav_mnist/c_mnist.c:185470) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (avinav_mnist/c_mnist.c:185475) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (avinav_mnist/c_mnist.c:185502) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/c_mnist.c:185508) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/c_mnist.c:185524) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (avinav_mnist/c_mnist.c:185539) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-11' (avinav_mnist/c_mnist.c:185605) in function 'c_mnist' completely.
INFO: [XFORM 203-102] Partitioning array 'dropout_4_output.shape' (avinav_mnist/c_mnist.c:185534) automatically.
INFO: [XFORM 203-102] Partitioning array 'dropout_5_output.shape' (avinav_mnist/c_mnist.c:185600) automatically.
INFO: [XFORM 203-101] Partitioning array 'input_5_input.array' (avinav_mnist/c_mnist.c:185462) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'flatten_4_output.array'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'dense_6_output.array'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (avinav_mnist/c_mnist.c:185674:11) to (avinav_mnist/c_mnist.c:185672:30) in function 'c_mnist'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:49 . Memory (MB): peak = 156.684 ; gain = 100.840
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-3' (avinav_mnist/c_mnist.c:185511:28) in function 'c_mnist' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-7.1' (avinav_mnist/c_mnist.c:185578:28) in function 'c_mnist' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-7' (avinav_mnist/c_mnist.c:185575:12) in function 'c_mnist'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-11.1' (avinav_mnist/c_mnist.c:185659:28) in function 'c_mnist' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-11' (avinav_mnist/c_mnist.c:185656:12) in function 'c_mnist'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:49 . Memory (MB): peak = 156.684 ; gain = 100.840
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'c_mnist' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 18.
INFO: [SCHED 204-61] Pipelining loop 'Loop 11.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 18.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.921 seconds; current allocated memory: 92.383 MB.
INFO: [HLS 200-434] Only 5 loops out of a total 15 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.586 seconds; current allocated memory: 94.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'c_mnist' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_15' to 'c_mnist_flatten_4bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_14' to 'c_mnist_flatten_4cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_7' to 'c_mnist_flatten_4dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_6' to 'c_mnist_flatten_4eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_5' to 'c_mnist_flatten_4fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_4' to 'c_mnist_flatten_4g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_3' to 'c_mnist_flatten_4hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_2' to 'c_mnist_flatten_4ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_1' to 'c_mnist_flatten_4jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr' to 'c_mnist_flatten_4kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_13' to 'c_mnist_flatten_4lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_12' to 'c_mnist_flatten_4mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_11' to 'c_mnist_flatten_4ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_10' to 'c_mnist_flatten_4ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_9' to 'c_mnist_flatten_4pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_8' to 'c_mnist_flatten_4qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array' to 'c_mnist_dense_6_orcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_1' to 'c_mnist_dense_6_osc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_2' to 'c_mnist_dense_6_otde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_3' to 'c_mnist_dense_6_oudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_4' to 'c_mnist_dense_6_ovdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_5' to 'c_mnist_dense_6_owdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_6' to 'c_mnist_dense_6_oxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_7' to 'c_mnist_dense_6_oyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_8' to 'c_mnist_dense_6_ozec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_9' to 'c_mnist_dense_6_oAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_10' to 'c_mnist_dense_6_oBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_11' to 'c_mnist_dense_6_oCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_12' to 'c_mnist_dense_6_oDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_13' to 'c_mnist_dense_6_oEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_14' to 'c_mnist_dense_6_oFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_15' to 'c_mnist_dense_6_oGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_bias_array' to 'c_mnist_dense_6_bHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_kernel_array' to 'c_mnist_dense_6_kIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array' to 'c_mnist_dense_7_oJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_kernel_array' to 'c_mnist_dense_7_kKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_bias_array' to 'c_mnist_dense_7_bLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_kernel_array' to 'c_mnist_dense_8_kMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_bias_array' to 'c_mnist_dense_8_bNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr' to 'c_mnist_dropout_4OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr' to 'c_mnist_dropout_5PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fadd_32ns_32ns_32_5_full_dsp_1' to 'c_mnist_fadd_32nsQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fmul_32ns_32ns_32_4_max_dsp_1' to 'c_mnist_fmul_32nsRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fcmp_32ns_32ns_1_1_1' to 'c_mnist_fcmp_32nsShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_mux_1664_32_1_1' to 'c_mnist_mux_1664_Thq' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_numel' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fadd_32nsQgW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fcmp_32nsShg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fmul_32nsRg6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_mux_1664_Thq': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'c_mnist'.
INFO: [HLS 200-111]  Elapsed time: 5.586 seconds; current allocated memory: 257.166 MB.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_flatten_4bkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_6_bHfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_6_kIfE_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_dense_7_oJfO_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_7_kKfY_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_7_bLf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_8_kMgi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_8_bNgs_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_dropout_4OgC_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:37 ; elapsed = 00:02:52 . Memory (MB): peak = 675.895 ; gain = 620.051
INFO: [SYSC 207-301] Generating SystemC RTL for c_mnist.
INFO: [VHDL 208-304] Generating VHDL RTL for c_mnist.
INFO: [VLOG 209-307] Generating Verilog RTL for c_mnist.
INFO: [HLS 200-112] Total elapsed time: 171.679 seconds; peak allocated memory: 338.644 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/c_mnist.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 101.043 ; gain = 44.887
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 101.043 ; gain = 44.887
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:48 . Memory (MB): peak = 131.633 ; gain = 75.477
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:48 . Memory (MB): peak = 132.180 ; gain = 76.023
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/c_mnist.c:185508) in function 'c_mnist' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-9.1' (avinav_mnist/c_mnist.c:185578) in function 'c_mnist' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-14.1' (avinav_mnist/c_mnist.c:185659) in function 'c_mnist' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (avinav_mnist/c_mnist.c:185470) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (avinav_mnist/c_mnist.c:185475) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (avinav_mnist/c_mnist.c:185502) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/c_mnist.c:185508) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/c_mnist.c:185524) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (avinav_mnist/c_mnist.c:185539) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-9.1.1' (avinav_mnist/c_mnist.c:185581) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-11' (avinav_mnist/c_mnist.c:185605) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-14.1.1' (avinav_mnist/c_mnist.c:185662) in function 'c_mnist' completely.
INFO: [XFORM 203-102] Partitioning array 'dropout_4_output.shape' (avinav_mnist/c_mnist.c:185534) automatically.
INFO: [XFORM 203-102] Partitioning array 'dropout_5_output.shape' (avinav_mnist/c_mnist.c:185600) automatically.
INFO: [XFORM 203-101] Partitioning array 'input_5_input.array' (avinav_mnist/c_mnist.c:185462) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'flatten_4_output.array'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'dense_6_output.array'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (avinav_mnist/c_mnist.c:185675:11) to (avinav_mnist/c_mnist.c:185673:30) in function 'c_mnist'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:01:00 . Memory (MB): peak = 173.688 ; gain = 117.531
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-3' (avinav_mnist/c_mnist.c:185511:28) in function 'c_mnist' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-7' (avinav_mnist/c_mnist.c:185575:12) in function 'c_mnist'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-11' (avinav_mnist/c_mnist.c:185656:12) in function 'c_mnist'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:01:14 . Memory (MB): peak = 264.840 ; gain = 208.684
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'c_mnist' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (avinav_mnist/c_mnist.c:185586) of variable 'sum', avinav_mnist/c_mnist.c:185585 on array 'dense_7_output_array' and 'load' operation ('sum', avinav_mnist/c_mnist.c:185580) on array 'dense_7_output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (avinav_mnist/c_mnist.c:185586) of variable 'sum', avinav_mnist/c_mnist.c:185585 on array 'dense_7_output_array' and 'load' operation ('sum', avinav_mnist/c_mnist.c:185580) on array 'dense_7_output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (avinav_mnist/c_mnist.c:185586) of variable 'sum', avinav_mnist/c_mnist.c:185585 on array 'dense_7_output_array' and 'load' operation ('sum', avinav_mnist/c_mnist.c:185580) on array 'dense_7_output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (avinav_mnist/c_mnist.c:185586) of variable 'sum', avinav_mnist/c_mnist.c:185585 on array 'dense_7_output_array' and 'load' operation ('sum', avinav_mnist/c_mnist.c:185580) on array 'dense_7_output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between 'store' operation (avinav_mnist/c_mnist.c:185586) of variable 'sum', avinav_mnist/c_mnist.c:185585 on array 'dense_7_output_array' and 'load' operation ('sum', avinav_mnist/c_mnist.c:185580) on array 'dense_7_output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1)
   between 'store' operation (avinav_mnist/c_mnist.c:185586) of variable 'sum', avinav_mnist/c_mnist.c:185585 on array 'dense_7_output_array' and 'load' operation ('sum', avinav_mnist/c_mnist.c:185580) on array 'dense_7_output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between 'store' operation (avinav_mnist/c_mnist.c:185586) of variable 'sum', avinav_mnist/c_mnist.c:185585 on array 'dense_7_output_array' and 'load' operation ('sum', avinav_mnist/c_mnist.c:185580) on array 'dense_7_output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between 'store' operation (avinav_mnist/c_mnist.c:185586) of variable 'sum', avinav_mnist/c_mnist.c:185585 on array 'dense_7_output_array' and 'load' operation ('sum', avinav_mnist/c_mnist.c:185580) on array 'dense_7_output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'store' operation (avinav_mnist/c_mnist.c:185586) of variable 'sum', avinav_mnist/c_mnist.c:185585 on array 'dense_7_output_array' and 'load' operation ('sum', avinav_mnist/c_mnist.c:185580) on array 'dense_7_output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'store' operation (avinav_mnist/c_mnist.c:185586) of variable 'sum', avinav_mnist/c_mnist.c:185585 on array 'dense_7_output_array' and 'load' operation ('sum', avinav_mnist/c_mnist.c:185580) on array 'dense_7_output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'store' operation (avinav_mnist/c_mnist.c:185586) of variable 'sum', avinav_mnist/c_mnist.c:185585 on array 'dense_7_output_array' and 'load' operation ('sum', avinav_mnist/c_mnist.c:185580) on array 'dense_7_output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'store' operation (avinav_mnist/c_mnist.c:185586) of variable 'sum', avinav_mnist/c_mnist.c:185585 on array 'dense_7_output_array' and 'load' operation ('sum', avinav_mnist/c_mnist.c:185580) on array 'dense_7_output_array'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-61] Pipelining loop 'Loop 11'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 10, offset = 1)
   between 'store' operation (avinav_mnist/c_mnist.c:185667) of variable 'sum', avinav_mnist/c_mnist.c:185666 on array 'dense_8_output_array' and 'load' operation ('sum', avinav_mnist/c_mnist.c:185661) on array 'dense_8_output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 10, offset = 1)
   between 'store' operation (avinav_mnist/c_mnist.c:185667) of variable 'sum', avinav_mnist/c_mnist.c:185666 on array 'dense_8_output_array' and 'load' operation ('sum', avinav_mnist/c_mnist.c:185661) on array 'dense_8_output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 10, offset = 1)
   between 'store' operation (avinav_mnist/c_mnist.c:185667) of variable 'sum', avinav_mnist/c_mnist.c:185666 on array 'dense_8_output_array' and 'load' operation ('sum', avinav_mnist/c_mnist.c:185661) on array 'dense_8_output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 10, offset = 1)
   between 'store' operation (avinav_mnist/c_mnist.c:185667) of variable 'sum', avinav_mnist/c_mnist.c:185666 on array 'dense_8_output_array' and 'load' operation ('sum', avinav_mnist/c_mnist.c:185661) on array 'dense_8_output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 130, distance = 10, offset = 1)
   between 'store' operation (avinav_mnist/c_mnist.c:185667) of variable 'sum', avinav_mnist/c_mnist.c:185666 on array 'dense_8_output_array' and 'load' operation ('sum', avinav_mnist/c_mnist.c:185661) on array 'dense_8_output_array'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('dropout_5_output_arr_1370', avinav_mnist/c_mnist.c:185664) on array 'dropout_5_output.array', avinav_mnist/c_mnist.c:185600 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'dropout_5_output_arr'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 193, Depth = 1935.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_9_244') to 'fadd' operation ('sum_9_245') (combination delay: 14.354 ns) to honor II or Latency constraint in region 'Loop 11'.
WARNING: [SCHED 204-21] Estimated clock period (14.354ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'fadd' operation ('sum_9_43', avinav_mnist/c_mnist.c:185664) (7.18 ns)
	'fadd' operation ('sum_9_44', avinav_mnist/c_mnist.c:185664) (7.18 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 216.359 seconds; current allocated memory: 245.405 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 13 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 251.972 seconds; current allocated memory: 543.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'c_mnist' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_15' to 'c_mnist_flatten_4bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_14' to 'c_mnist_flatten_4cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_7' to 'c_mnist_flatten_4dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_6' to 'c_mnist_flatten_4eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_5' to 'c_mnist_flatten_4fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_4' to 'c_mnist_flatten_4g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_3' to 'c_mnist_flatten_4hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_2' to 'c_mnist_flatten_4ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_1' to 'c_mnist_flatten_4jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr' to 'c_mnist_flatten_4kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_13' to 'c_mnist_flatten_4lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_12' to 'c_mnist_flatten_4mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_11' to 'c_mnist_flatten_4ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_10' to 'c_mnist_flatten_4ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_9' to 'c_mnist_flatten_4pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_8' to 'c_mnist_flatten_4qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array' to 'c_mnist_dense_6_orcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_1' to 'c_mnist_dense_6_osc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_2' to 'c_mnist_dense_6_otde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_3' to 'c_mnist_dense_6_oudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_4' to 'c_mnist_dense_6_ovdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_5' to 'c_mnist_dense_6_owdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_6' to 'c_mnist_dense_6_oxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_7' to 'c_mnist_dense_6_oyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_8' to 'c_mnist_dense_6_ozec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_9' to 'c_mnist_dense_6_oAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_10' to 'c_mnist_dense_6_oBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_11' to 'c_mnist_dense_6_oCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_12' to 'c_mnist_dense_6_oDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_13' to 'c_mnist_dense_6_oEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_14' to 'c_mnist_dense_6_oFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_15' to 'c_mnist_dense_6_oGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_bias_array' to 'c_mnist_dense_6_bHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_kernel_array' to 'c_mnist_dense_6_kIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array' to 'c_mnist_dense_7_oJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_kernel_array' to 'c_mnist_dense_7_kKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_bias_array' to 'c_mnist_dense_7_bLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_kernel_array' to 'c_mnist_dense_8_kMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_bias_array' to 'c_mnist_dense_8_bNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr' to 'c_mnist_dropout_4OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr' to 'c_mnist_dropout_5PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fadd_32ns_32ns_32_5_full_dsp_1' to 'c_mnist_fadd_32nsQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fmul_32ns_32ns_32_4_max_dsp_1' to 'c_mnist_fmul_32nsRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fcmp_32ns_32ns_1_1_1' to 'c_mnist_fcmp_32nsShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_mux_1664_32_1_1' to 'c_mnist_mux_1664_Thq' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_numel' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fadd_32nsQgW': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fcmp_32nsShg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fmul_32nsRg6': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_mux_1664_Thq': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'c_mnist'.
INFO: [HLS 200-111]  Elapsed time: 180.801 seconds; current allocated memory: 958.932 MB.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_flatten_4bkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_6_bHfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_6_kIfE_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_dense_7_oJfO_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_7_kKfY_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_7_bLf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_8_kMgi_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_8_bNgs_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_dropout_4OgC_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:09:11 ; elapsed = 00:15:03 . Memory (MB): peak = 1666.488 ; gain = 1610.332
INFO: [SYSC 207-301] Generating SystemC RTL for c_mnist.
INFO: [VHDL 208-304] Generating VHDL RTL for c_mnist.
INFO: [VLOG 209-307] Generating Verilog RTL for c_mnist.
INFO: [HLS 200-112] Total elapsed time: 904.347 seconds; peak allocated memory: 958.932 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/c_mnist.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:40 . Memory (MB): peak = 101.180 ; gain = 45.430
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:40 . Memory (MB): peak = 101.180 ; gain = 45.430
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:40 . Memory (MB): peak = 131.957 ; gain = 76.207
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 132.508 ; gain = 76.758
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/c_mnist.c:185510) in function 'c_mnist' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (avinav_mnist/c_mnist.c:185472) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (avinav_mnist/c_mnist.c:185477) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (avinav_mnist/c_mnist.c:185504) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/c_mnist.c:185510) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/c_mnist.c:185525) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (avinav_mnist/c_mnist.c:185542) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (avinav_mnist/c_mnist.c:185548) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (avinav_mnist/c_mnist.c:185572) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-10' (avinav_mnist/c_mnist.c:185594) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-11' (avinav_mnist/c_mnist.c:185611) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-12' (avinav_mnist/c_mnist.c:185617) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-13' (avinav_mnist/c_mnist.c:185656) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-15' (avinav_mnist/c_mnist.c:185679) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'dropout_4_output.shape' (avinav_mnist/c_mnist.c:185535) automatically.
INFO: [XFORM 203-102] Partitioning array 'dropout_5_output.shape' (avinav_mnist/c_mnist.c:185604) automatically.
INFO: [XFORM 203-101] Partitioning array 'input_5_input.array' (avinav_mnist/c_mnist.c:185462) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'dense_8_output.array' (avinav_mnist/c_mnist.c:185462) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'flatten_4_output.array'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'dense_6_output.array'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'dense_7_output.array'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'dropout_4_output.array' (avinav_mnist/c_mnist.c:185535) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'dropout_5_output.array' (avinav_mnist/c_mnist.c:185604) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (avinav_mnist/c_mnist.c:185679:36) to (avinav_mnist/c_mnist.c:185679:12) in function 'c_mnist'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (avinav_mnist/c_mnist.c:185682:2) to (avinav_mnist/c_mnist.c:185679:12) in function 'c_mnist'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (avinav_mnist/c_mnist.c:185682:2) to (avinav_mnist/c_mnist.c:185679:12) in function 'c_mnist'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (avinav_mnist/c_mnist.c:185682:2) to (avinav_mnist/c_mnist.c:185679:30) in function 'c_mnist'... converting 19 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:42 . Memory (MB): peak = 158.691 ; gain = 102.941
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-3' (avinav_mnist/c_mnist.c:185513:28) in function 'c_mnist' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-7.1' (avinav_mnist/c_mnist.c:185581:28) in function 'c_mnist' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-7' (avinav_mnist/c_mnist.c:185578:12) in function 'c_mnist'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-11.1' (avinav_mnist/c_mnist.c:185665:28) in function 'c_mnist' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-11' (avinav_mnist/c_mnist.c:185662:12) in function 'c_mnist'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:43 . Memory (MB): peak = 162.742 ; gain = 106.992
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'c_mnist' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_2', avinav_mnist/c_mnist.c:185517) and 'fadd' operation ('sum_2', avinav_mnist/c_mnist.c:185517).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_2', avinav_mnist/c_mnist.c:185517) and 'fadd' operation ('sum_2', avinav_mnist/c_mnist.c:185517).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_2', avinav_mnist/c_mnist.c:185517) and 'fadd' operation ('sum_2', avinav_mnist/c_mnist.c:185517).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_2', avinav_mnist/c_mnist.c:185517) and 'fadd' operation ('sum_2', avinav_mnist/c_mnist.c:185517).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185586) and 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185586).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185586) and 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185586).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185586) and 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185586).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185586) and 'fadd' operation ('sum', avinav_mnist/c_mnist.c:185586).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 10'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 11.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 44.597 seconds; current allocated memory: 101.660 MB.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 6 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 10 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 12 loops out of a total 15 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.256 seconds; current allocated memory: 106.812 MB.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 6 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 10 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'c_mnist' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_15' to 'c_mnist_flatten_4bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_14' to 'c_mnist_flatten_4cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_7' to 'c_mnist_flatten_4dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_6' to 'c_mnist_flatten_4eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_5' to 'c_mnist_flatten_4fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_4' to 'c_mnist_flatten_4g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_3' to 'c_mnist_flatten_4hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_2' to 'c_mnist_flatten_4ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_1' to 'c_mnist_flatten_4jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr' to 'c_mnist_flatten_4kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_13' to 'c_mnist_flatten_4lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_12' to 'c_mnist_flatten_4mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_11' to 'c_mnist_flatten_4ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_10' to 'c_mnist_flatten_4ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_9' to 'c_mnist_flatten_4pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_8' to 'c_mnist_flatten_4qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array' to 'c_mnist_dense_6_orcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_1' to 'c_mnist_dense_6_osc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_2' to 'c_mnist_dense_6_otde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_3' to 'c_mnist_dense_6_oudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_4' to 'c_mnist_dense_6_ovdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_5' to 'c_mnist_dense_6_owdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_6' to 'c_mnist_dense_6_oxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_7' to 'c_mnist_dense_6_oyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_8' to 'c_mnist_dense_6_ozec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_9' to 'c_mnist_dense_6_oAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_10' to 'c_mnist_dense_6_oBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_11' to 'c_mnist_dense_6_oCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_12' to 'c_mnist_dense_6_oDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_13' to 'c_mnist_dense_6_oEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_14' to 'c_mnist_dense_6_oFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_15' to 'c_mnist_dense_6_oGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_bias_array' to 'c_mnist_dense_6_bHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_kernel_array' to 'c_mnist_dense_6_kIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array' to 'c_mnist_dense_7_oJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array_1' to 'c_mnist_dense_7_oKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array_2' to 'c_mnist_dense_7_oLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array_3' to 'c_mnist_dense_7_oMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array_4' to 'c_mnist_dense_7_oNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array_5' to 'c_mnist_dense_7_oOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array_6' to 'c_mnist_dense_7_oPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array_7' to 'c_mnist_dense_7_oQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array_8' to 'c_mnist_dense_7_oRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array_9' to 'c_mnist_dense_7_oShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array_10' to 'c_mnist_dense_7_oThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array_11' to 'c_mnist_dense_7_oUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array_12' to 'c_mnist_dense_7_oVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array_13' to 'c_mnist_dense_7_oWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array_14' to 'c_mnist_dense_7_oXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array_15' to 'c_mnist_dense_7_oYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_kernel_array' to 'c_mnist_dense_7_kZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_bias_array' to 'c_mnist_dense_7_b0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_kernel_array' to 'c_mnist_dense_8_k1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_bias_array' to 'c_mnist_dense_8_b2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr' to 'c_mnist_dropout_43i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr_1' to 'c_mnist_dropout_44jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr_2' to 'c_mnist_dropout_45jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr_3' to 'c_mnist_dropout_46jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr_4' to 'c_mnist_dropout_47jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr_5' to 'c_mnist_dropout_48jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr_6' to 'c_mnist_dropout_49j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr_7' to 'c_mnist_dropout_4bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr_8' to 'c_mnist_dropout_4bbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr_9' to 'c_mnist_dropout_4bck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr_10' to 'c_mnist_dropout_4bdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr_11' to 'c_mnist_dropout_4bek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr_12' to 'c_mnist_dropout_4bfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr_13' to 'c_mnist_dropout_4bgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr_14' to 'c_mnist_dropout_4bhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr_15' to 'c_mnist_dropout_4bil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr' to 'c_mnist_dropout_5bjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr_1' to 'c_mnist_dropout_5bkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr_2' to 'c_mnist_dropout_5bll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr_3' to 'c_mnist_dropout_5bml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr_4' to 'c_mnist_dropout_5bnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr_5' to 'c_mnist_dropout_5bom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr_6' to 'c_mnist_dropout_5bpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr_7' to 'c_mnist_dropout_5bqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr_8' to 'c_mnist_dropout_5brm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr_9' to 'c_mnist_dropout_5bsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr_10' to 'c_mnist_dropout_5btn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr_11' to 'c_mnist_dropout_5bun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr_12' to 'c_mnist_dropout_5bvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr_13' to 'c_mnist_dropout_5bwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr_14' to 'c_mnist_dropout_5bxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr_15' to 'c_mnist_dropout_5byn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fadd_32ns_32ns_32_5_full_dsp_1' to 'c_mnist_fadd_32nsbzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fmul_32ns_32ns_32_4_max_dsp_1' to 'c_mnist_fmul_32nsbAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fcmp_32ns_32ns_1_1_1' to 'c_mnist_fcmp_32nsbBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_mux_1664_32_1_1' to 'c_mnist_mux_1664_bCo' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_numel' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fadd_32nsbzo': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fcmp_32nsbBo': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fmul_32nsbAo': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_mux_1664_bCo': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'c_mnist'.
INFO: [HLS 200-111]  Elapsed time: 7.232 seconds; current allocated memory: 275.388 MB.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 6 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 10 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 6 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 10 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 6 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 10 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_flatten_4bkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_dense_6_orcU_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_6_bHfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_6_kIfE_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_7_kZio_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_7_b0iy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_8_k1iI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_8_b2iS_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_dropout_43i2_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:44 ; elapsed = 00:02:35 . Memory (MB): peak = 710.945 ; gain = 655.195
INFO: [SYSC 207-301] Generating SystemC RTL for c_mnist.
INFO: [VHDL 208-304] Generating VHDL RTL for c_mnist.
INFO: [VLOG 209-307] Generating Verilog RTL for c_mnist.
INFO: [HLS 200-112] Total elapsed time: 155.557 seconds; peak allocated memory: 342.631 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/c_mnist.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:39 . Memory (MB): peak = 101.113 ; gain = 44.613
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:39 . Memory (MB): peak = 101.113 ; gain = 44.613
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:39 . Memory (MB): peak = 131.832 ; gain = 75.332
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:40 . Memory (MB): peak = 131.832 ; gain = 75.332
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/c_mnist.c:185510) in function 'c_mnist' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (avinav_mnist/c_mnist.c:185472) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (avinav_mnist/c_mnist.c:185477) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (avinav_mnist/c_mnist.c:185504) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/c_mnist.c:185510) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/c_mnist.c:185525) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (avinav_mnist/c_mnist.c:185542) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (avinav_mnist/c_mnist.c:185548) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (avinav_mnist/c_mnist.c:185572) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-10' (avinav_mnist/c_mnist.c:185594) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-11' (avinav_mnist/c_mnist.c:185611) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-12' (avinav_mnist/c_mnist.c:185617) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-13' (avinav_mnist/c_mnist.c:185656) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-15' (avinav_mnist/c_mnist.c:185679) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'dropout_4_output.shape' (avinav_mnist/c_mnist.c:185535) automatically.
INFO: [XFORM 203-102] Partitioning array 'dropout_5_output.shape' (avinav_mnist/c_mnist.c:185604) automatically.
INFO: [XFORM 203-101] Partitioning array 'input_5_input.array' (avinav_mnist/c_mnist.c:185462) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'dense_8_output.array' (avinav_mnist/c_mnist.c:185462) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'flatten_4_output.array'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'dense_6_output.array'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'dense_7_output.array'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'dropout_4_output.array' (avinav_mnist/c_mnist.c:185535) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'dropout_5_output.array' (avinav_mnist/c_mnist.c:185604) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (avinav_mnist/c_mnist.c:185679:36) to (avinav_mnist/c_mnist.c:185679:12) in function 'c_mnist'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (avinav_mnist/c_mnist.c:185682:2) to (avinav_mnist/c_mnist.c:185679:12) in function 'c_mnist'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (avinav_mnist/c_mnist.c:185682:2) to (avinav_mnist/c_mnist.c:185679:12) in function 'c_mnist'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (avinav_mnist/c_mnist.c:185682:2) to (avinav_mnist/c_mnist.c:185679:30) in function 'c_mnist'... converting 19 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:41 . Memory (MB): peak = 158.336 ; gain = 101.836
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-3' (avinav_mnist/c_mnist.c:185513:28) in function 'c_mnist' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-7.1' (avinav_mnist/c_mnist.c:185581:28) in function 'c_mnist' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-7' (avinav_mnist/c_mnist.c:185578:12) in function 'c_mnist'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-11.1' (avinav_mnist/c_mnist.c:185665:28) in function 'c_mnist' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-11' (avinav_mnist/c_mnist.c:185662:12) in function 'c_mnist'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:42 . Memory (MB): peak = 162.789 ; gain = 106.289
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'c_mnist' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 10'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 11.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 43.349 seconds; current allocated memory: 101.577 MB.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 6 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 10 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 12 loops out of a total 15 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.191 seconds; current allocated memory: 106.729 MB.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 6 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 10 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'c_mnist' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_15' to 'c_mnist_flatten_4bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_14' to 'c_mnist_flatten_4cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_7' to 'c_mnist_flatten_4dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_6' to 'c_mnist_flatten_4eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_5' to 'c_mnist_flatten_4fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_4' to 'c_mnist_flatten_4g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_3' to 'c_mnist_flatten_4hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_2' to 'c_mnist_flatten_4ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_1' to 'c_mnist_flatten_4jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr' to 'c_mnist_flatten_4kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_13' to 'c_mnist_flatten_4lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_12' to 'c_mnist_flatten_4mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_11' to 'c_mnist_flatten_4ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_10' to 'c_mnist_flatten_4ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_9' to 'c_mnist_flatten_4pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_8' to 'c_mnist_flatten_4qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array' to 'c_mnist_dense_6_orcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_1' to 'c_mnist_dense_6_osc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_2' to 'c_mnist_dense_6_otde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_3' to 'c_mnist_dense_6_oudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_4' to 'c_mnist_dense_6_ovdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_5' to 'c_mnist_dense_6_owdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_6' to 'c_mnist_dense_6_oxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_7' to 'c_mnist_dense_6_oyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_8' to 'c_mnist_dense_6_ozec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_9' to 'c_mnist_dense_6_oAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_10' to 'c_mnist_dense_6_oBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_11' to 'c_mnist_dense_6_oCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_12' to 'c_mnist_dense_6_oDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_13' to 'c_mnist_dense_6_oEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_14' to 'c_mnist_dense_6_oFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_15' to 'c_mnist_dense_6_oGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_bias_array' to 'c_mnist_dense_6_bHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_kernel_array' to 'c_mnist_dense_6_kIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array' to 'c_mnist_dense_7_oJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array_1' to 'c_mnist_dense_7_oKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array_2' to 'c_mnist_dense_7_oLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array_3' to 'c_mnist_dense_7_oMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array_4' to 'c_mnist_dense_7_oNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array_5' to 'c_mnist_dense_7_oOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array_6' to 'c_mnist_dense_7_oPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array_7' to 'c_mnist_dense_7_oQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array_8' to 'c_mnist_dense_7_oRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array_9' to 'c_mnist_dense_7_oShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array_10' to 'c_mnist_dense_7_oThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array_11' to 'c_mnist_dense_7_oUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array_12' to 'c_mnist_dense_7_oVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array_13' to 'c_mnist_dense_7_oWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array_14' to 'c_mnist_dense_7_oXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array_15' to 'c_mnist_dense_7_oYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_kernel_array' to 'c_mnist_dense_7_kZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_bias_array' to 'c_mnist_dense_7_b0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_kernel_array' to 'c_mnist_dense_8_k1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_bias_array' to 'c_mnist_dense_8_b2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr' to 'c_mnist_dropout_43i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr_1' to 'c_mnist_dropout_44jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr_2' to 'c_mnist_dropout_45jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr_3' to 'c_mnist_dropout_46jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr_4' to 'c_mnist_dropout_47jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr_5' to 'c_mnist_dropout_48jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr_6' to 'c_mnist_dropout_49j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr_7' to 'c_mnist_dropout_4bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr_8' to 'c_mnist_dropout_4bbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr_9' to 'c_mnist_dropout_4bck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr_10' to 'c_mnist_dropout_4bdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr_11' to 'c_mnist_dropout_4bek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr_12' to 'c_mnist_dropout_4bfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr_13' to 'c_mnist_dropout_4bgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr_14' to 'c_mnist_dropout_4bhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr_15' to 'c_mnist_dropout_4bil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr' to 'c_mnist_dropout_5bjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr_1' to 'c_mnist_dropout_5bkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr_2' to 'c_mnist_dropout_5bll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr_3' to 'c_mnist_dropout_5bml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr_4' to 'c_mnist_dropout_5bnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr_5' to 'c_mnist_dropout_5bom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr_6' to 'c_mnist_dropout_5bpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr_7' to 'c_mnist_dropout_5bqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr_8' to 'c_mnist_dropout_5brm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr_9' to 'c_mnist_dropout_5bsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr_10' to 'c_mnist_dropout_5btn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr_11' to 'c_mnist_dropout_5bun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr_12' to 'c_mnist_dropout_5bvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr_13' to 'c_mnist_dropout_5bwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr_14' to 'c_mnist_dropout_5bxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr_15' to 'c_mnist_dropout_5byn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fadd_32ns_32ns_32_5_full_dsp_1' to 'c_mnist_fadd_32nsbzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fmul_32ns_32ns_32_4_max_dsp_1' to 'c_mnist_fmul_32nsbAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fcmp_32ns_32ns_1_1_1' to 'c_mnist_fcmp_32nsbBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_mux_1664_32_1_1' to 'c_mnist_mux_1664_bCo' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_numel' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fadd_32nsbzo': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fcmp_32nsbBo': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fmul_32nsbAo': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_mux_1664_bCo': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'c_mnist'.
INFO: [HLS 200-111]  Elapsed time: 7.318 seconds; current allocated memory: 275.305 MB.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 6 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 10 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 6 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 10 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 6 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 10 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_flatten_4bkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_dense_6_orcU_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_6_bHfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_6_kIfE_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_7_kZio_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_7_b0iy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_8_k1iI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_8_b2iS_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_dropout_43i2_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:45 ; elapsed = 00:02:35 . Memory (MB): peak = 711.309 ; gain = 654.809
INFO: [SYSC 207-301] Generating SystemC RTL for c_mnist.
INFO: [VHDL 208-304] Generating VHDL RTL for c_mnist.
INFO: [VLOG 209-307] Generating Verilog RTL for c_mnist.
INFO: [HLS 200-112] Total elapsed time: 155.619 seconds; peak allocated memory: 342.632 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu13p-flga2577-2-e'
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/c_mnist.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 102.711 ; gain = 46.898
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 102.711 ; gain = 46.898
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:42 . Memory (MB): peak = 132.863 ; gain = 77.051
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:42 . Memory (MB): peak = 132.918 ; gain = 77.105
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/c_mnist.c:185510) in function 'c_mnist' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (avinav_mnist/c_mnist.c:185472) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (avinav_mnist/c_mnist.c:185477) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (avinav_mnist/c_mnist.c:185504) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/c_mnist.c:185510) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/c_mnist.c:185525) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (avinav_mnist/c_mnist.c:185542) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (avinav_mnist/c_mnist.c:185548) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (avinav_mnist/c_mnist.c:185572) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-10' (avinav_mnist/c_mnist.c:185594) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-11' (avinav_mnist/c_mnist.c:185611) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-12' (avinav_mnist/c_mnist.c:185617) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-13' (avinav_mnist/c_mnist.c:185656) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-15' (avinav_mnist/c_mnist.c:185679) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'dropout_4_output.shape' (avinav_mnist/c_mnist.c:185535) automatically.
INFO: [XFORM 203-102] Partitioning array 'dropout_5_output.shape' (avinav_mnist/c_mnist.c:185604) automatically.
INFO: [XFORM 203-101] Partitioning array 'input_5_input.array' (avinav_mnist/c_mnist.c:185462) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'dense_8_output.array' (avinav_mnist/c_mnist.c:185462) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'flatten_4_output.array'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'dense_6_output.array'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'dense_7_output.array'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'dropout_4_output.array' (avinav_mnist/c_mnist.c:185535) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'dropout_5_output.array' (avinav_mnist/c_mnist.c:185604) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (avinav_mnist/c_mnist.c:185679:36) to (avinav_mnist/c_mnist.c:185679:12) in function 'c_mnist'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (avinav_mnist/c_mnist.c:185682:2) to (avinav_mnist/c_mnist.c:185679:12) in function 'c_mnist'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (avinav_mnist/c_mnist.c:185682:2) to (avinav_mnist/c_mnist.c:185679:12) in function 'c_mnist'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (avinav_mnist/c_mnist.c:185682:2) to (avinav_mnist/c_mnist.c:185679:30) in function 'c_mnist'... converting 19 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:43 . Memory (MB): peak = 159.941 ; gain = 104.129
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-3' (avinav_mnist/c_mnist.c:185513:28) in function 'c_mnist' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-7.1' (avinav_mnist/c_mnist.c:185581:28) in function 'c_mnist' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-7' (avinav_mnist/c_mnist.c:185578:12) in function 'c_mnist'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-11.1' (avinav_mnist/c_mnist.c:185665:28) in function 'c_mnist' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-11' (avinav_mnist/c_mnist.c:185662:12) in function 'c_mnist'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:44 . Memory (MB): peak = 163.449 ; gain = 107.637
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'c_mnist' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 10'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 11.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'Loop 12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.714 seconds; current allocated memory: 102.344 MB.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 6 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 10 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 12 loops out of a total 15 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.229 seconds; current allocated memory: 107.259 MB.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 6 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 10 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'c_mnist' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_15' to 'c_mnist_flatten_4bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_14' to 'c_mnist_flatten_4cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_7' to 'c_mnist_flatten_4dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_6' to 'c_mnist_flatten_4eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_5' to 'c_mnist_flatten_4fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_4' to 'c_mnist_flatten_4g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_3' to 'c_mnist_flatten_4hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_2' to 'c_mnist_flatten_4ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_1' to 'c_mnist_flatten_4jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr' to 'c_mnist_flatten_4kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_13' to 'c_mnist_flatten_4lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_12' to 'c_mnist_flatten_4mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_11' to 'c_mnist_flatten_4ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_10' to 'c_mnist_flatten_4ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_9' to 'c_mnist_flatten_4pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_8' to 'c_mnist_flatten_4qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array' to 'c_mnist_dense_6_orcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_1' to 'c_mnist_dense_6_osc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_2' to 'c_mnist_dense_6_otde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_3' to 'c_mnist_dense_6_oudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_4' to 'c_mnist_dense_6_ovdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_5' to 'c_mnist_dense_6_owdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_6' to 'c_mnist_dense_6_oxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_7' to 'c_mnist_dense_6_oyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_8' to 'c_mnist_dense_6_ozec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_9' to 'c_mnist_dense_6_oAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_10' to 'c_mnist_dense_6_oBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_11' to 'c_mnist_dense_6_oCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_12' to 'c_mnist_dense_6_oDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_13' to 'c_mnist_dense_6_oEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_14' to 'c_mnist_dense_6_oFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_15' to 'c_mnist_dense_6_oGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_bias_array' to 'c_mnist_dense_6_bHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_kernel_array' to 'c_mnist_dense_6_kIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array' to 'c_mnist_dense_7_oJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array_1' to 'c_mnist_dense_7_oKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array_2' to 'c_mnist_dense_7_oLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array_3' to 'c_mnist_dense_7_oMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array_4' to 'c_mnist_dense_7_oNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array_5' to 'c_mnist_dense_7_oOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array_6' to 'c_mnist_dense_7_oPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array_7' to 'c_mnist_dense_7_oQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array_8' to 'c_mnist_dense_7_oRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array_9' to 'c_mnist_dense_7_oShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array_10' to 'c_mnist_dense_7_oThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array_11' to 'c_mnist_dense_7_oUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array_12' to 'c_mnist_dense_7_oVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array_13' to 'c_mnist_dense_7_oWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array_14' to 'c_mnist_dense_7_oXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array_15' to 'c_mnist_dense_7_oYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_kernel_array' to 'c_mnist_dense_7_kZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_bias_array' to 'c_mnist_dense_7_b0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_kernel_array' to 'c_mnist_dense_8_k1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_bias_array' to 'c_mnist_dense_8_b2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr' to 'c_mnist_dropout_43i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr_1' to 'c_mnist_dropout_44jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr_2' to 'c_mnist_dropout_45jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr_3' to 'c_mnist_dropout_46jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr_4' to 'c_mnist_dropout_47jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr_5' to 'c_mnist_dropout_48jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr_6' to 'c_mnist_dropout_49j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr_7' to 'c_mnist_dropout_4bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr_8' to 'c_mnist_dropout_4bbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr_9' to 'c_mnist_dropout_4bck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr_10' to 'c_mnist_dropout_4bdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr_11' to 'c_mnist_dropout_4bek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr_12' to 'c_mnist_dropout_4bfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr_13' to 'c_mnist_dropout_4bgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr_14' to 'c_mnist_dropout_4bhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr_15' to 'c_mnist_dropout_4bil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr' to 'c_mnist_dropout_5bjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr_1' to 'c_mnist_dropout_5bkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr_2' to 'c_mnist_dropout_5bll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr_3' to 'c_mnist_dropout_5bml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr_4' to 'c_mnist_dropout_5bnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr_5' to 'c_mnist_dropout_5bom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr_6' to 'c_mnist_dropout_5bpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr_7' to 'c_mnist_dropout_5bqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr_8' to 'c_mnist_dropout_5brm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr_9' to 'c_mnist_dropout_5bsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr_10' to 'c_mnist_dropout_5btn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr_11' to 'c_mnist_dropout_5bun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr_12' to 'c_mnist_dropout_5bvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr_13' to 'c_mnist_dropout_5bwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr_14' to 'c_mnist_dropout_5bxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr_15' to 'c_mnist_dropout_5byn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fadd_32ns_32ns_32_4_full_dsp_1' to 'c_mnist_fadd_32nsbzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fmul_32ns_32ns_32_2_max_dsp_1' to 'c_mnist_fmul_32nsbAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fcmp_32ns_32ns_1_1_1' to 'c_mnist_fcmp_32nsbBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_mux_1664_32_1_1' to 'c_mnist_mux_1664_bCo' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_numel' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fadd_32nsbzo': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fcmp_32nsbBo': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fmul_32nsbAo': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_mux_1664_bCo': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'c_mnist'.
INFO: [HLS 200-111]  Elapsed time: 7.265 seconds; current allocated memory: 275.244 MB.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 6 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 10 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 6 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 10 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 6 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 10 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_flatten_4bkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_dense_6_orcU_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_6_bHfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_6_kIfE_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_7_kZio_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_7_b0iy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_8_k1iI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_8_b2iS_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_dropout_43i2_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:46 ; elapsed = 00:02:36 . Memory (MB): peak = 710.941 ; gain = 655.129
INFO: [SYSC 207-301] Generating SystemC RTL for c_mnist.
INFO: [VHDL 208-304] Generating VHDL RTL for c_mnist.
INFO: [VLOG 209-307] Generating Verilog RTL for c_mnist.
INFO: [HLS 200-112] Total elapsed time: 156.478 seconds; peak allocated memory: 343.437 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu13p-flga2577-2-e'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
