remark: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:106:23: Sequential write of length 256 has been inferred _XLX_SEP_ OldID=for.inc46.store.6,  _XLX_SEP_ outputseq output gmem1 VITIS_LOOP_106_4 /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:106:23 sink_from_aie 
remark: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:110:23: Sequential write of length 256 has been inferred _XLX_SEP_ OldID=for.inc57.store.7,  _XLX_SEP_ scevgepseq output gmem1 VITIS_LOOP_110_5 /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:110:23 sink_from_aie 
remark: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:117:23: Sequential write of length 65536 has been inferred _XLX_SEP_ OldID=for.inc74.store.8,  _XLX_SEP_ scevgep37seq output gmem1 VITIS_LOOP_117_6 /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:117:23 sink_from_aie 
remark: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:78:22: Could not analyze the loop bounds _XLX_SEP_ VITIS_LOOP_78_3 /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:78:22 sink_from_aie 
remark: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:117:23: Sequential write of 65536 x 32bit words has been widened by 16: 4096 x 512bit words _XLX_SEP_ OldID=scevgep37seq,  _XLX_SEP_ wseq output gmem1 VITIS_LOOP_118_7 /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:118:27 sink_from_aie 
remark: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:110:23: Sequential write of 256 x 32bit words has been widened by 16: 16 x 512bit words _XLX_SEP_ OldID=scevgepseq,  _XLX_SEP_ wseq38 output gmem1 VITIS_LOOP_110_5 /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:110:23 sink_from_aie 
remark: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:106:23: Sequential write of 256 x 32bit words has been widened by 16: 16 x 512bit words _XLX_SEP_ OldID=outputseq,  _XLX_SEP_ wseq40 output gmem1 VITIS_LOOP_106_4 /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:106:23 sink_from_aie 
remark: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:106:23: Multiple burst writes of length 16 and bit width 512 has been inferred. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. _XLX_SEP_ seq  gmem1 sink_from_aie 
remark: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:106:23: Multiple burst writes of length 16 and bit width 512 has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
remark: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:110:23: Multiple burst writes of length 16 and bit width 512 has been inferred. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. _XLX_SEP_ seq1  gmem1 sink_from_aie 
remark: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:110:23: Multiple burst writes of length 16 and bit width 512 has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
remark: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:117:23: Multiple burst writes of length 4096 and bit width 512 has been inferred. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. _XLX_SEP_ seq2  gmem1 sink_from_aie 
remark: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:117:23: Multiple burst writes of length 4096 and bit width 512 has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
