tst r0, #4 
addeq r1, r2, r0 
and r0, r1, r0, lsr #2 
mov r3, r0 
mov r2, r3 
