Vivado Simulator 2013.2
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot main_sim_behav --prj C:/vivado/oled_project/oled_project.sim/sim_1/behav/main_sim.prj work.main_sim work.glbl 
Multi-threading is on. Using 6 slave threads
Determining compilation order of HDL files
INFO: [VRFC 10-165] Analyzing Verilog file "C:/vivado/oled_project/oled_project.srcs/sources_1/new/main.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/vivado/oled_project/oled_project.srcs/sim_1/new/main_sim.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.2/data/verilog/src/glbl.v" into library work
Starting static elaboration
WARNING: [VRFC 10-1770] port vbat remains unconnected for this instance [C:/vivado/oled_project/oled_project.srcs/sim_1/new/main_sim.v:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF(CAPACITANCE="DONT_CARE",IBU...
Compiling module unisims_ver.IBUFG
Compiling module work.main
Compiling module work.main_sim
Compiling module work.glbl
Built simulation snapshot main_sim_behav
