// Seed: 1074273330
module module_0 (
    input id_0,
    output id_1,
    output id_2,
    input id_3,
    input logic id_4,
    input logic id_5
);
  assign id_2 = id_0 ? id_4 : id_4;
  always @(posedge id_4 or 1) id_1 <= id_3;
  type_9 id_6 (
      .id_0(1),
      .id_1(id_0),
      .id_2(id_1),
      .id_3(1),
      .id_4(1),
      .id_5(id_0),
      .id_6((1))
  );
endmodule
