// Seed: 1842133956
module module_0 (
    output tri1 id_0,
    output tri id_1,
    input wand id_2,
    input supply1 id_3,
    input tri1 id_4,
    output wire id_5
);
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    input uwire id_2,
    input wor id_3,
    input wor id_4,
    output tri id_5,
    output logic id_6,
    input wire id_7,
    input wor id_8,
    input supply0 id_9
);
  wire id_11;
  pullup (1, ~id_6);
  wire [1 'h0 : -1] id_12;
  always @(*) id_6 <= #id_1 -1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_8,
      id_8,
      id_1,
      id_5
  );
  wire id_13;
endmodule
