{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 19 18:01:01 2017 " "Info: Processing started: Sun Nov 19 18:01:01 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DE2Bot -c DE2Bot --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2Bot -c DE2Bot --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "VEL_CONTROL:inst51\|WATCHDOG_INT\[4\]~latch " "Warning: Node \"VEL_CONTROL:inst51\|WATCHDOG_INT\[4\]~latch\" is a latch" {  } { { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 262 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "VEL_CONTROL:inst52\|WATCHDOG_INT\[4\]~latch " "Warning: Node \"VEL_CONTROL:inst52\|WATCHDOG_INT\[4\]~latch\" is a latch" {  } { { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 262 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|step\[2\]~latch " "Warning: Node \"DAC_BEEP:inst35\|step\[2\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|step\[1\]~latch " "Warning: Node \"DAC_BEEP:inst35\|step\[1\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|step\[0\]~latch " "Warning: Node \"DAC_BEEP:inst35\|step\[0\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|step\[7\]~latch " "Warning: Node \"DAC_BEEP:inst35\|step\[7\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|step\[3\]~latch " "Warning: Node \"DAC_BEEP:inst35\|step\[3\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|step\[5\]~latch " "Warning: Node \"DAC_BEEP:inst35\|step\[5\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|step\[4\]~latch " "Warning: Node \"DAC_BEEP:inst35\|step\[4\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|step\[6\]~latch " "Warning: Node \"DAC_BEEP:inst35\|step\[6\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[1\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[1\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[15\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[15\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[8\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[8\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[9\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[9\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[2\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[2\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[3\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[3\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[5\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[5\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[6\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[6\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[4\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[4\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[7\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[7\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[17\] " "Info: Assuming node \"SW\[17\]\" is an undefined clock" {  } { { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 864 -32 136 880 "SW\[15..0\]" "" } { 296 128 296 312 "SW\[17..16\]" "" } { 2584 816 872 2600 "SW\[17\]" "" } { 1016 -56 125 1032 "DI\[10..0\],SAFETY,SW\[16\],KEY\[3..1\]" "" } { 832 192 288 848 "SW\[15..0\]" "" } { 288 296 351 304 "SW\[17..16\]" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AUD_DACLR " "Info: Assuming node \"AUD_DACLR\" is an undefined clock" {  } { { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 2208 -8 160 2224 "AUD_DACLR" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AUD_BCLK " "Info: Assuming node \"AUD_BCLK\" is an undefined clock" {  } { { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 2224 -8 160 2240 "AUD_BCLK" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "91 " "Warning: Found 91 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst70~0 " "Info: Detected gated clock \"inst70~0\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 832 768 832 880 "inst70" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst70~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst70 " "Info: Detected gated clock \"inst70\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 832 768 832 880 "inst70" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst70" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst71 " "Info: Detected gated clock \"inst71\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 928 768 832 976 "inst71" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst71" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst68 " "Info: Detected gated clock \"inst68\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 1352 760 824 1400 "inst68" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst68" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst73 " "Info: Detected gated clock \"inst73\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 1048 776 840 1096 "inst73" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst73" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst74 " "Info: Detected gated clock \"inst74\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 1176 776 840 1224 "inst74" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "oneshot_i2c:inst18\|i2c_master:inst\|data_clk " "Info: Detected ripple clock \"oneshot_i2c:inst18\|i2c_master:inst\|data_clk\" as buffer" {  } { { "i2c_master.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/i2c_master.vhd" 53 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "oneshot_i2c:inst18\|i2c_master:inst\|data_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DAC_BEEP:inst35\|step\[0\]~17 " "Info: Detected gated clock \"DAC_BEEP:inst35\|step\[0\]~17\" as buffer" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DAC_BEEP.vhd" 84 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DAC_BEEP:inst35\|step\[0\]~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "I2C_INTERFACE:inst16\|inst13 " "Info: Detected gated clock \"I2C_INTERFACE:inst16\|inst13\" as buffer" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/I2C_INTERFACE.bdf" { { 24 304 368 72 "inst13" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst16\|inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "UART_INTERFACE:inst1\|inst5 " "Info: Detected gated clock \"UART_INTERFACE:inst1\|inst5\" as buffer" {  } { { "UART_INTERFACE.bdf" "" { Schematic "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/UART_INTERFACE.bdf" { { -24 424 488 24 "inst5" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|inst5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_10KHz " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_10KHz\" as buffer" {  } { { "acc_clk_gen.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/acc_clk_gen.vhd" 16 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_10KHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UART_INTERFACE:inst1\|UART_LIMITER:inst11\|inhibit_bt " "Info: Detected ripple clock \"UART_INTERFACE:inst1\|UART_LIMITER:inst11\|inhibit_bt\" as buffer" {  } { { "UART_LIMITER.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/UART_LIMITER.vhd" 24 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|UART_LIMITER:inst11\|inhibit_bt" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst25~2 " "Info: Detected gated clock \"inst25~2\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 704 768 832 752 "inst25" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst25~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst25 " "Info: Detected gated clock \"inst25\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 704 768 832 752 "inst25" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "VEL_CONTROL:inst52\|LATCH~0 " "Info: Detected gated clock \"VEL_CONTROL:inst52\|LATCH~0\" as buffer" {  } { { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 43 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "VEL_CONTROL:inst52\|LATCH~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR_RCVR:inst44\|inst1 " "Info: Detected ripple clock \"IR_RCVR:inst44\|inst1\" as buffer" {  } { { "IR_RCVR.bdf" "" { Schematic "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/IR_RCVR.bdf" { { -72 224 288 8 "inst1" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR_RCVR:inst44\|inst5 " "Info: Detected ripple clock \"IR_RCVR:inst44\|inst5\" as buffer" {  } { { "IR_RCVR.bdf" "" { Schematic "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/IR_RCVR.bdf" { { -72 344 408 8 "inst5" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "VEL_CONTROL:inst52\|LATCH " "Info: Detected gated clock \"VEL_CONTROL:inst52\|LATCH\" as buffer" {  } { { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 43 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "VEL_CONTROL:inst52\|LATCH" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "VEL_CONTROL:inst51\|LATCH " "Info: Detected gated clock \"VEL_CONTROL:inst51\|LATCH\" as buffer" {  } { { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 43 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "VEL_CONTROL:inst51\|LATCH" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[5\] " "Info: Detected ripple clock \"IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[5\]\" as buffer" {  } { { "db/cntr_7ij.tdf" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/cntr_7ij.tdf" 72 8 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_7ij.tdf" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/cntr_7ij.tdf" 72 8 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_7ij.tdf" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/cntr_7ij.tdf" 72 8 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_7ij.tdf" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/cntr_7ij.tdf" 72 8 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IR_RCVR:inst44\|inst7 " "Info: Detected gated clock \"IR_RCVR:inst44\|inst7\" as buffer" {  } { { "IR_RCVR.bdf" "" { Schematic "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/IR_RCVR.bdf" { { -64 456 520 -16 "inst7" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|inst7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/QUADRATURE_DECODE.bdf" { { -64 424 488 16 "inst5" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst24 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst24\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/QUADRATURE_DECODE.bdf" { { -240 424 488 -160 "inst24" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst24" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "I2C_INTERFACE:inst16\|inst12 " "Info: Detected gated clock \"I2C_INTERFACE:inst16\|inst12\" as buffer" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/I2C_INTERFACE.bdf" { { -40 304 368 8 "inst12" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst16\|inst12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst24 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst24\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/QUADRATURE_DECODE.bdf" { { -240 424 488 -160 "inst24" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst24" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/QUADRATURE_DECODE.bdf" { { -64 424 488 16 "inst5" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IR_RCVR:inst44\|inst17~0 " "Info: Detected gated clock \"IR_RCVR:inst44\|inst17~0\" as buffer" {  } { { "IR_RCVR.bdf" "" { Schematic "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/IR_RCVR.bdf" { { 592 728 792 704 "inst17" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|inst17~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_7ij.tdf" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/cntr_7ij.tdf" 72 8 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_7ij.tdf" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/cntr_7ij.tdf" 72 8 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2 " "Info: Detected gated clock \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/QUADRATURE_DECODE.bdf" { { -104 512 576 -56 "inst2" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/QUADRATURE_DECODE.bdf" { { -64 672 736 16 "inst1" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UART_INTERFACE:inst1\|UART:inst2\|uart_rx_data_out_stb " "Info: Detected ripple clock \"UART_INTERFACE:inst1\|UART:inst2\|uart_rx_data_out_stb\" as buffer" {  } { { "uart.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/uart.vhd" 320 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|UART:inst2\|uart_rx_data_out_stb" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VEL_CONTROL:inst51\|I_WARN_INT " "Info: Detected ripple clock \"VEL_CONTROL:inst51\|I_WARN_INT\" as buffer" {  } { { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 152 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "VEL_CONTROL:inst51\|I_WARN_INT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VEL_CONTROL:inst52\|I_WARN_INT " "Info: Detected ripple clock \"VEL_CONTROL:inst52\|I_WARN_INT\" as buffer" {  } { { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 152 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "VEL_CONTROL:inst52\|I_WARN_INT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SONAR:inst54\|SONAR_INT " "Info: Detected ripple clock \"SONAR:inst54\|SONAR_INT\" as buffer" {  } { { "SONAR.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/SONAR.vhd" 29 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SONAR:inst54\|SONAR_INT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "UART_INTERFACE:inst1\|inst20 " "Info: Detected gated clock \"UART_INTERFACE:inst1\|inst20\" as buffer" {  } { { "UART_INTERFACE.bdf" "" { Schematic "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/UART_INTERFACE.bdf" { { 144 784 848 192 "inst20" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|inst20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CTIMER:inst21\|INT " "Info: Detected ripple clock \"CTIMER:inst21\|INT\" as buffer" {  } { { "CTIMER.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/CTIMER.vhd" 20 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CTIMER:inst21\|INT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2 " "Info: Detected gated clock \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/QUADRATURE_DECODE.bdf" { { -104 512 576 -56 "inst2" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IR_RCVR:inst44\|inst17 " "Info: Detected gated clock \"IR_RCVR:inst44\|inst17\" as buffer" {  } { { "IR_RCVR.bdf" "" { Schematic "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/IR_RCVR.bdf" { { 592 728 792 704 "inst17" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|inst17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst23 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst23\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/QUADRATURE_DECODE.bdf" { { -336 424 488 -256 "inst23" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst23" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "I2C_INTERFACE:inst16\|inst6 " "Info: Detected gated clock \"I2C_INTERFACE:inst16\|inst6\" as buffer" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/I2C_INTERFACE.bdf" { { 88 304 368 136 "inst6" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst16\|inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "I2C_INTERFACE:inst16\|i2c_master:inst\|data_clk " "Info: Detected ripple clock \"I2C_INTERFACE:inst16\|i2c_master:inst\|data_clk\" as buffer" {  } { { "i2c_master.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/i2c_master.vhd" 53 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst16\|i2c_master:inst\|data_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst15 " "Info: Detected gated clock \"inst15\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 2224 1280 1344 2272 "inst15" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst23 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst23\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/QUADRATURE_DECODE.bdf" { { -336 424 488 -256 "inst23" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst23" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/QUADRATURE_DECODE.bdf" { { -64 672 736 16 "inst1" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_12500KHz " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_12500KHz\" as buffer" {  } { { "acc_clk_gen.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/acc_clk_gen.vhd" 13 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_12500KHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SONAR:inst54\|Equal12~0 " "Info: Detected gated clock \"SONAR:inst54\|Equal12~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SONAR:inst54\|Equal12~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/QUADRATURE_DECODE.bdf" { { -64 752 816 16 "inst" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|rdemp_eq_comp_lsb_aeb " "Info: Detected ripple clock \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|rdemp_eq_comp_lsb_aeb\" as buffer" {  } { { "db/dcfifo_31m1.tdf" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/dcfifo_31m1.tdf" 72 2 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|rdemp_eq_comp_lsb_aeb" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|rdemp_eq_comp_msb_aeb " "Info: Detected ripple clock \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|rdemp_eq_comp_msb_aeb\" as buffer" {  } { { "db/dcfifo_31m1.tdf" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/dcfifo_31m1.tdf" 76 2 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|rdemp_eq_comp_msb_aeb" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_32Hz " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_32Hz\" as buffer" {  } { { "acc_clk_gen.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/acc_clk_gen.vhd" 18 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_32Hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_100Hz " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_100Hz\" as buffer" {  } { { "acc_clk_gen.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/acc_clk_gen.vhd" 17 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_100Hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal24 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal24\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/IO_DECODER.vhd" 86 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/QUADRATURE_DECODE.bdf" { { -64 752 816 16 "inst" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal2~0 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal2~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/IO_DECODER.vhd" 63 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_10Hz " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_10Hz\" as buffer" {  } { { "acc_clk_gen.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/acc_clk_gen.vhd" 19 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_10Hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal27~0 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal27~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/IO_DECODER.vhd" 89 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal27~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal24~2 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal24~2\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/IO_DECODER.vhd" 86 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal24~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_400KHz " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_400KHz\" as buffer" {  } { { "acc_clk_gen.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/acc_clk_gen.vhd" 14 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_400KHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "UART_INTERFACE:inst1\|inst3~0 " "Info: Detected gated clock \"UART_INTERFACE:inst1\|inst3~0\" as buffer" {  } { { "UART_INTERFACE.bdf" "" { Schematic "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/UART_INTERFACE.bdf" { { 72 424 488 120 "inst3" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|inst3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal2~2 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal2~2\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/IO_DECODER.vhd" 63 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal2~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal2~1 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal2~1\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/IO_DECODER.vhd" 63 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst48 " "Info: Detected gated clock \"inst48\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 616 88 152 664 "inst48" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst45 " "Info: Detected gated clock \"inst45\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 696 88 152 744 "inst45" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst45" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst76 " "Info: Detected gated clock \"inst76\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 936 128 192 984 "inst76" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst76" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SONAR:inst54\|Equal13~0 " "Info: Detected gated clock \"SONAR:inst54\|Equal13~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SONAR:inst54\|Equal13~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "UART_INTERFACE:inst1\|inst3 " "Info: Detected gated clock \"UART_INTERFACE:inst1\|inst3\" as buffer" {  } { { "UART_INTERFACE.bdf" "" { Schematic "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/UART_INTERFACE.bdf" { { 72 424 488 120 "inst3" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal18~0 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal18~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/IO_DECODER.vhd" 79 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal18~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "UART_INTERFACE:inst1\|inst6 " "Info: Detected gated clock \"UART_INTERFACE:inst1\|inst6\" as buffer" {  } { { "UART_INTERFACE.bdf" "" { Schematic "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/UART_INTERFACE.bdf" { { 24 424 488 72 "inst6" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst77 " "Info: Detected gated clock \"inst77\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 808 112 176 856 "inst77" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst77" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal21~2 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal21~2\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/IO_DECODER.vhd" 83 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal21~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal17~0 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal17~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/IO_DECODER.vhd" 78 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal17~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst77~0 " "Info: Detected gated clock \"inst77~0\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 808 112 176 856 "inst77" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst77~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[6\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[6\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/SCOMP.vhd" 120 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[5\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[5\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/SCOMP.vhd" 120 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[7\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[7\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/SCOMP.vhd" 120 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IO_CYCLE " "Info: Detected ripple clock \"SCOMP:inst8\|IO_CYCLE\" as buffer" {  } { { "SCOMP.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/SCOMP.vhd" 18 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IO_CYCLE" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[3\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[3\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/SCOMP.vhd" 120 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[2\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[2\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/SCOMP.vhd" 120 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[0\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[0\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/SCOMP.vhd" 120 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[1\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[1\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/SCOMP.vhd" 120 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SONAR:inst54\|Equal11~0 " "Info: Detected gated clock \"SONAR:inst54\|Equal11~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SONAR:inst54\|Equal11~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IO_WRITE_INT " "Info: Detected ripple clock \"SCOMP:inst8\|IO_WRITE_INT\" as buffer" {  } { { "SCOMP.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/SCOMP.vhd" 50 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IO_WRITE_INT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[4\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[4\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/SCOMP.vhd" 120 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|SONAR_EN~0 " "Info: Detected gated clock \"IO_DECODER:inst24\|SONAR_EN~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/IO_DECODER.vhd" 31 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|SONAR_EN~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|SONAR_EN~1 " "Info: Detected gated clock \"IO_DECODER:inst24\|SONAR_EN~1\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/IO_DECODER.vhd" 31 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|SONAR_EN~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SONAR:inst54\|LATCH " "Info: Detected gated clock \"SONAR:inst54\|LATCH\" as buffer" {  } { { "SONAR.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/SONAR.vhd" 56 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SONAR:inst54\|LATCH" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_170KHz " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_170KHz\" as buffer" {  } { { "acc_clk_gen.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/acc_clk_gen.vhd" 15 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_170KHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 register UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|wrfull_eq_comp_lsb_mux_reg register UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|a_graycounter_5fc:wrptr_g1p\|counter8a5 63.533 ns " "Info: Slack time is 63.533 ns for clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" between source register \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|wrfull_eq_comp_lsb_mux_reg\" and destination register \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|a_graycounter_5fc:wrptr_g1p\|counter8a5\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "228.94 MHz 4.368 ns " "Info: Fmax is 228.94 MHz (period= 4.368 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "67.687 ns + Largest register register " "Info: + Largest register to register requirement is 67.687 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "67.901 ns + " "Info: + Setup relationship between source and destination is 67.901 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 67.901 ns " "Info: + Latch edge is 67.901 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll1:inst11\|altpll:altpll_component\|_clk0 67.901 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll1:inst11\|altpll:altpll_component\|_clk0 67.901 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 destination 2.644 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" to destination register is 2.644 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll1:inst11\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll1:inst11|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 155 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.644 ns UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|a_graycounter_5fc:wrptr_g1p\|counter8a5 3 REG LCFF_X29_Y20_N11 3 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.644 ns; Loc. = LCFF_X29_Y20_N11; Fanout = 3; REG Node = 'UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|a_graycounter_5fc:wrptr_g1p\|counter8a5'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5 } "NODE_NAME" } } { "db/a_graycounter_5fc.tdf" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/a_graycounter_5fc.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.31 % ) " "Info: Total cell delay = 0.537 ns ( 20.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.107 ns ( 79.69 % ) " "Info: Total interconnect delay = 2.107 ns ( 79.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5 {} } { 0.000ns 1.075ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 source 2.644 ns - Longest register " "Info: - Longest clock path from clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" to source register is 2.644 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll1:inst11\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll1:inst11|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 155 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.644 ns UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|wrfull_eq_comp_lsb_mux_reg 3 REG LCFF_X28_Y20_N21 1 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.644 ns; Loc. = LCFF_X28_Y20_N21; Fanout = 1; REG Node = 'UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|wrfull_eq_comp_lsb_mux_reg'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg } "NODE_NAME" } } { "db/dcfifo_31m1.tdf" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/dcfifo_31m1.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.31 % ) " "Info: Total cell delay = 0.537 ns ( 20.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.107 ns ( 79.69 % ) " "Info: Total interconnect delay = 2.107 ns ( 79.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg {} } { 0.000ns 1.075ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5 {} } { 0.000ns 1.075ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg {} } { 0.000ns 1.075ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/dcfifo_31m1.tdf" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/dcfifo_31m1.tdf" 82 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "db/a_graycounter_5fc.tdf" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/a_graycounter_5fc.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5 {} } { 0.000ns 1.075ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg {} } { 0.000ns 1.075ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.154 ns - Longest register register " "Info: - Longest register to register delay is 4.154 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|wrfull_eq_comp_lsb_mux_reg 1 REG LCFF_X28_Y20_N21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y20_N21; Fanout = 1; REG Node = 'UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|wrfull_eq_comp_lsb_mux_reg'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg } "NODE_NAME" } } { "db/dcfifo_31m1.tdf" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/dcfifo_31m1.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.792 ns) + CELL(0.438 ns) 1.230 ns UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|valid_wrreq~0 2 COMB LCCOMB_X27_Y22_N24 35 " "Info: 2: + IC(0.792 ns) + CELL(0.438 ns) = 1.230 ns; Loc. = LCCOMB_X27_Y22_N24; Fanout = 35; COMB Node = 'UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|valid_wrreq~0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.230 ns" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|valid_wrreq~0 } "NODE_NAME" } } { "db/dcfifo_31m1.tdf" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/dcfifo_31m1.tdf" 111 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.408 ns) 2.670 ns UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|a_graycounter_5fc:wrptr_g1p\|_~1 3 COMB LCCOMB_X29_Y20_N6 3 " "Info: 3: + IC(1.032 ns) + CELL(0.408 ns) = 2.670 ns; Loc. = LCCOMB_X29_Y20_N6; Fanout = 3; COMB Node = 'UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|a_graycounter_5fc:wrptr_g1p\|_~1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|valid_wrreq~0 UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|_~1 } "NODE_NAME" } } { "db/dcfifo_31m1.tdf" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/dcfifo_31m1.tdf" 64 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.438 ns) 3.393 ns UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|a_graycounter_5fc:wrptr_g1p\|_~3 4 COMB LCCOMB_X29_Y20_N22 2 " "Info: 4: + IC(0.285 ns) + CELL(0.438 ns) = 3.393 ns; Loc. = LCCOMB_X29_Y20_N22; Fanout = 2; COMB Node = 'UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|a_graycounter_5fc:wrptr_g1p\|_~3'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.723 ns" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|_~1 UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|_~3 } "NODE_NAME" } } { "db/dcfifo_31m1.tdf" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/dcfifo_31m1.tdf" 64 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.419 ns) 4.070 ns UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|a_graycounter_5fc:wrptr_g1p\|counter8a5~0 5 COMB LCCOMB_X29_Y20_N10 1 " "Info: 5: + IC(0.258 ns) + CELL(0.419 ns) = 4.070 ns; Loc. = LCCOMB_X29_Y20_N10; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|a_graycounter_5fc:wrptr_g1p\|counter8a5~0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|_~3 UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5~0 } "NODE_NAME" } } { "db/a_graycounter_5fc.tdf" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/a_graycounter_5fc.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.154 ns UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|a_graycounter_5fc:wrptr_g1p\|counter8a5 6 REG LCFF_X29_Y20_N11 3 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 4.154 ns; Loc. = LCFF_X29_Y20_N11; Fanout = 3; REG Node = 'UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|a_graycounter_5fc:wrptr_g1p\|counter8a5'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5~0 UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5 } "NODE_NAME" } } { "db/a_graycounter_5fc.tdf" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/a_graycounter_5fc.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.787 ns ( 43.02 % ) " "Info: Total cell delay = 1.787 ns ( 43.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.367 ns ( 56.98 % ) " "Info: Total interconnect delay = 2.367 ns ( 56.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.154 ns" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|valid_wrreq~0 UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|_~1 UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|_~3 UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5~0 UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "4.154 ns" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg {} UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|valid_wrreq~0 {} UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|_~1 {} UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|_~3 {} UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5~0 {} UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5 {} } { 0.000ns 0.792ns 1.032ns 0.285ns 0.258ns 0.000ns } { 0.000ns 0.438ns 0.408ns 0.438ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5 {} } { 0.000ns 1.075ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg {} } { 0.000ns 1.075ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.154 ns" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|valid_wrreq~0 UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|_~1 UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|_~3 UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5~0 UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "4.154 ns" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg {} UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|valid_wrreq~0 {} UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|_~1 {} UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|_~3 {} UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5~0 {} UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5 {} } { 0.000ns 0.792ns 1.032ns 0.285ns 0.258ns 0.000ns } { 0.000ns 0.438ns 0.408ns 0.438ns 0.419ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "altpll1:inst11\|altpll:altpll_component\|_clk1 " "Info: No valid register-to-register data paths exist for clock \"altpll1:inst11\|altpll:altpll_component\|_clk1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 register TIMER:inst20\|COUNT\[2\] register VEL_CONTROL:inst52\|IO_DATA_INT\[8\] 8.946 ns " "Info: Slack time is 8.946 ns for clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" between source register \"TIMER:inst20\|COUNT\[2\]\" and destination register \"VEL_CONTROL:inst52\|IO_DATA_INT\[8\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "20.154 ns + Largest register register " "Info: + Largest register to register requirement is 20.154 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 40.000 ns " "Info: + Latch edge is 40.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk0 80.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 20.000 ns " "Info: - Launch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 20.000 ns inverted 50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with inverted offset of 20.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.368 ns + Largest " "Info: + Largest clock skew is 0.368 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 destination 3.066 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to destination register is 3.066 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0  -2.358 ns + Early " "Info: + Early clock latency of clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-2.358 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.358 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) -1.267 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 471 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G3; Fanout = 471; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.787 ns) 0.552 ns SCOMP:inst8\|IR\[3\] 3 REG LCFF_X29_Y14_N31 138 " "Info: 3: + IC(1.032 ns) + CELL(0.787 ns) = 0.552 ns; Loc. = LCFF_X29_Y14_N31; Fanout = 138; REG Node = 'SCOMP:inst8\|IR\[3\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.819 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[3] } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/SCOMP.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.150 ns) 1.085 ns VEL_CONTROL:inst52\|LATCH 4 COMB LCCOMB_X29_Y14_N4 14 " "Info: 4: + IC(0.383 ns) + CELL(0.150 ns) = 1.085 ns; Loc. = LCCOMB_X29_Y14_N4; Fanout = 14; COMB Node = 'VEL_CONTROL:inst52\|LATCH'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { SCOMP:inst8|IR[3] VEL_CONTROL:inst52|LATCH } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.444 ns) + CELL(0.537 ns) 3.066 ns VEL_CONTROL:inst52\|IO_DATA_INT\[8\] 5 REG LCFF_X44_Y15_N19 3 " "Info: 5: + IC(1.444 ns) + CELL(0.537 ns) = 3.066 ns; Loc. = LCFF_X44_Y15_N19; Fanout = 3; REG Node = 'VEL_CONTROL:inst52\|IO_DATA_INT\[8\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.981 ns" { VEL_CONTROL:inst52|LATCH VEL_CONTROL:inst52|IO_DATA_INT[8] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.474 ns ( 27.18 % ) " "Info: Total cell delay = 1.474 ns ( 27.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.950 ns ( 72.82 % ) " "Info: Total interconnect delay = 3.950 ns ( 72.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.066 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[3] VEL_CONTROL:inst52|LATCH VEL_CONTROL:inst52|IO_DATA_INT[8] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "3.066 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[3] {} VEL_CONTROL:inst52|LATCH {} VEL_CONTROL:inst52|IO_DATA_INT[8] {} } { 0.000ns 1.091ns 1.032ns 0.383ns 1.444ns } { 0.000ns 0.000ns 0.787ns 0.150ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 source 2.698 ns - Longest register " "Info: - Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to source register is 2.698 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1  -2.358 ns + Late " "Info: + Late clock latency of clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is -2.358 ns" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-2.358 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.358 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) -1.267 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.787 ns) 0.556 ns ACC_CLK_GEN:inst60\|clock_10Hz 3 REG LCFF_X64_Y19_N7 2 " "Info: 3: + IC(1.036 ns) + CELL(0.787 ns) = 0.556 ns; Loc. = LCFF_X64_Y19_N7; Fanout = 2; REG Node = 'ACC_CLK_GEN:inst60\|clock_10Hz'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10Hz } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/acc_clk_gen.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.589 ns) + CELL(0.000 ns) 1.145 ns ACC_CLK_GEN:inst60\|clock_10Hz~clkctrl 4 COMB CLKCTRL_G7 124 " "Info: 4: + IC(0.589 ns) + CELL(0.000 ns) = 1.145 ns; Loc. = CLKCTRL_G7; Fanout = 124; COMB Node = 'ACC_CLK_GEN:inst60\|clock_10Hz~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.589 ns" { ACC_CLK_GEN:inst60|clock_10Hz ACC_CLK_GEN:inst60|clock_10Hz~clkctrl } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/acc_clk_gen.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 2.698 ns TIMER:inst20\|COUNT\[2\] 5 REG LCFF_X33_Y16_N31 3 " "Info: 5: + IC(1.016 ns) + CELL(0.537 ns) = 2.698 ns; Loc. = LCFF_X33_Y16_N31; Fanout = 3; REG Node = 'TIMER:inst20\|COUNT\[2\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { ACC_CLK_GEN:inst60|clock_10Hz~clkctrl TIMER:inst20|COUNT[2] } "NODE_NAME" } } { "TIMER.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/TIMER.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 26.19 % ) " "Info: Total cell delay = 1.324 ns ( 26.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.732 ns ( 73.81 % ) " "Info: Total interconnect delay = 3.732 ns ( 73.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10Hz ACC_CLK_GEN:inst60|clock_10Hz~clkctrl TIMER:inst20|COUNT[2] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_10Hz {} ACC_CLK_GEN:inst60|clock_10Hz~clkctrl {} TIMER:inst20|COUNT[2] {} } { 0.000ns 1.091ns 1.036ns 0.589ns 1.016ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.066 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[3] VEL_CONTROL:inst52|LATCH VEL_CONTROL:inst52|IO_DATA_INT[8] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "3.066 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[3] {} VEL_CONTROL:inst52|LATCH {} VEL_CONTROL:inst52|IO_DATA_INT[8] {} } { 0.000ns 1.091ns 1.032ns 0.383ns 1.444ns } { 0.000ns 0.000ns 0.787ns 0.150ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10Hz ACC_CLK_GEN:inst60|clock_10Hz~clkctrl TIMER:inst20|COUNT[2] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_10Hz {} ACC_CLK_GEN:inst60|clock_10Hz~clkctrl {} TIMER:inst20|COUNT[2] {} } { 0.000ns 1.091ns 1.036ns 0.589ns 1.016ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "TIMER.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/TIMER.vhd" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 89 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.066 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[3] VEL_CONTROL:inst52|LATCH VEL_CONTROL:inst52|IO_DATA_INT[8] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "3.066 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[3] {} VEL_CONTROL:inst52|LATCH {} VEL_CONTROL:inst52|IO_DATA_INT[8] {} } { 0.000ns 1.091ns 1.032ns 0.383ns 1.444ns } { 0.000ns 0.000ns 0.787ns 0.150ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10Hz ACC_CLK_GEN:inst60|clock_10Hz~clkctrl TIMER:inst20|COUNT[2] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_10Hz {} ACC_CLK_GEN:inst60|clock_10Hz~clkctrl {} TIMER:inst20|COUNT[2] {} } { 0.000ns 1.091ns 1.036ns 0.589ns 1.016ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.208 ns - Longest register register " "Info: - Longest register to register delay is 11.208 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TIMER:inst20\|COUNT\[2\] 1 REG LCFF_X33_Y16_N31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y16_N31; Fanout = 3; REG Node = 'TIMER:inst20\|COUNT\[2\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TIMER:inst20|COUNT[2] } "NODE_NAME" } } { "TIMER.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/TIMER.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.513 ns) + CELL(0.438 ns) 0.951 ns I2C_INTERFACE:inst16\|inst1\[2\]~106 2 COMB LCCOMB_X34_Y16_N18 1 " "Info: 2: + IC(0.513 ns) + CELL(0.438 ns) = 0.951 ns; Loc. = LCCOMB_X34_Y16_N18; Fanout = 1; COMB Node = 'I2C_INTERFACE:inst16\|inst1\[2\]~106'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.951 ns" { TIMER:inst20|COUNT[2] I2C_INTERFACE:inst16|inst1[2]~106 } "NODE_NAME" } } { "I2C_INTERFACE.bdf" "" { Schematic "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.068 ns) + CELL(0.150 ns) 2.169 ns I2C_INTERFACE:inst16\|inst1\[2\]~112 3 COMB LCCOMB_X32_Y15_N2 1 " "Info: 3: + IC(1.068 ns) + CELL(0.150 ns) = 2.169 ns; Loc. = LCCOMB_X32_Y15_N2; Fanout = 1; COMB Node = 'I2C_INTERFACE:inst16\|inst1\[2\]~112'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.218 ns" { I2C_INTERFACE:inst16|inst1[2]~106 I2C_INTERFACE:inst16|inst1[2]~112 } "NODE_NAME" } } { "I2C_INTERFACE.bdf" "" { Schematic "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.438 ns) 3.520 ns I2C_INTERFACE:inst16\|inst1\[2\]~115 4 COMB LCCOMB_X33_Y12_N18 17 " "Info: 4: + IC(0.913 ns) + CELL(0.438 ns) = 3.520 ns; Loc. = LCCOMB_X33_Y12_N18; Fanout = 17; COMB Node = 'I2C_INTERFACE:inst16\|inst1\[2\]~115'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.351 ns" { I2C_INTERFACE:inst16|inst1[2]~112 I2C_INTERFACE:inst16|inst1[2]~115 } "NODE_NAME" } } { "I2C_INTERFACE.bdf" "" { Schematic "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.541 ns) + CELL(0.398 ns) 5.459 ns VEL_CONTROL:inst51\|Equal2~0 5 COMB LCCOMB_X30_Y23_N26 1 " "Info: 5: + IC(1.541 ns) + CELL(0.398 ns) = 5.459 ns; Loc. = LCCOMB_X30_Y23_N26; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|Equal2~0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.939 ns" { I2C_INTERFACE:inst16|inst1[2]~115 VEL_CONTROL:inst51|Equal2~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1879 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.420 ns) 6.123 ns VEL_CONTROL:inst51\|process_0~0 6 COMB LCCOMB_X30_Y23_N14 1 " "Info: 6: + IC(0.244 ns) + CELL(0.420 ns) = 6.123 ns; Loc. = LCCOMB_X30_Y23_N14; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|process_0~0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.664 ns" { VEL_CONTROL:inst51|Equal2~0 VEL_CONTROL:inst51|process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.275 ns) 7.148 ns VEL_CONTROL:inst51\|process_0~1 7 COMB LCCOMB_X30_Y19_N22 1 " "Info: 7: + IC(0.750 ns) + CELL(0.275 ns) = 7.148 ns; Loc. = LCCOMB_X30_Y19_N22; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|process_0~1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { VEL_CONTROL:inst51|process_0~0 VEL_CONTROL:inst51|process_0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 7.540 ns VEL_CONTROL:inst51\|process_0~3 8 COMB LCCOMB_X30_Y19_N18 10 " "Info: 8: + IC(0.242 ns) + CELL(0.150 ns) = 7.540 ns; Loc. = LCCOMB_X30_Y19_N18; Fanout = 10; COMB Node = 'VEL_CONTROL:inst51\|process_0~3'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { VEL_CONTROL:inst51|process_0~1 VEL_CONTROL:inst51|process_0~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.271 ns) 8.646 ns VEL_CONTROL:inst51\|IO_DATA_INT~1 9 COMB LCCOMB_X30_Y23_N8 2 " "Info: 9: + IC(0.835 ns) + CELL(0.271 ns) = 8.646 ns; Loc. = LCCOMB_X30_Y23_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|IO_DATA_INT~1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.106 ns" { VEL_CONTROL:inst51|process_0~3 VEL_CONTROL:inst51|IO_DATA_INT~1 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.196 ns) + CELL(0.366 ns) 11.208 ns VEL_CONTROL:inst52\|IO_DATA_INT\[8\] 10 REG LCFF_X44_Y15_N19 3 " "Info: 10: + IC(2.196 ns) + CELL(0.366 ns) = 11.208 ns; Loc. = LCFF_X44_Y15_N19; Fanout = 3; REG Node = 'VEL_CONTROL:inst52\|IO_DATA_INT\[8\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.562 ns" { VEL_CONTROL:inst51|IO_DATA_INT~1 VEL_CONTROL:inst52|IO_DATA_INT[8] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.906 ns ( 25.93 % ) " "Info: Total cell delay = 2.906 ns ( 25.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.302 ns ( 74.07 % ) " "Info: Total interconnect delay = 8.302 ns ( 74.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.208 ns" { TIMER:inst20|COUNT[2] I2C_INTERFACE:inst16|inst1[2]~106 I2C_INTERFACE:inst16|inst1[2]~112 I2C_INTERFACE:inst16|inst1[2]~115 VEL_CONTROL:inst51|Equal2~0 VEL_CONTROL:inst51|process_0~0 VEL_CONTROL:inst51|process_0~1 VEL_CONTROL:inst51|process_0~3 VEL_CONTROL:inst51|IO_DATA_INT~1 VEL_CONTROL:inst52|IO_DATA_INT[8] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "11.208 ns" { TIMER:inst20|COUNT[2] {} I2C_INTERFACE:inst16|inst1[2]~106 {} I2C_INTERFACE:inst16|inst1[2]~112 {} I2C_INTERFACE:inst16|inst1[2]~115 {} VEL_CONTROL:inst51|Equal2~0 {} VEL_CONTROL:inst51|process_0~0 {} VEL_CONTROL:inst51|process_0~1 {} VEL_CONTROL:inst51|process_0~3 {} VEL_CONTROL:inst51|IO_DATA_INT~1 {} VEL_CONTROL:inst52|IO_DATA_INT[8] {} } { 0.000ns 0.513ns 1.068ns 0.913ns 1.541ns 0.244ns 0.750ns 0.242ns 0.835ns 2.196ns } { 0.000ns 0.438ns 0.150ns 0.438ns 0.398ns 0.420ns 0.275ns 0.150ns 0.271ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.066 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[3] VEL_CONTROL:inst52|LATCH VEL_CONTROL:inst52|IO_DATA_INT[8] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "3.066 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[3] {} VEL_CONTROL:inst52|LATCH {} VEL_CONTROL:inst52|IO_DATA_INT[8] {} } { 0.000ns 1.091ns 1.032ns 0.383ns 1.444ns } { 0.000ns 0.000ns 0.787ns 0.150ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10Hz ACC_CLK_GEN:inst60|clock_10Hz~clkctrl TIMER:inst20|COUNT[2] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_10Hz {} ACC_CLK_GEN:inst60|clock_10Hz~clkctrl {} TIMER:inst20|COUNT[2] {} } { 0.000ns 1.091ns 1.036ns 0.589ns 1.016ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.208 ns" { TIMER:inst20|COUNT[2] I2C_INTERFACE:inst16|inst1[2]~106 I2C_INTERFACE:inst16|inst1[2]~112 I2C_INTERFACE:inst16|inst1[2]~115 VEL_CONTROL:inst51|Equal2~0 VEL_CONTROL:inst51|process_0~0 VEL_CONTROL:inst51|process_0~1 VEL_CONTROL:inst51|process_0~3 VEL_CONTROL:inst51|IO_DATA_INT~1 VEL_CONTROL:inst52|IO_DATA_INT[8] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "11.208 ns" { TIMER:inst20|COUNT[2] {} I2C_INTERFACE:inst16|inst1[2]~106 {} I2C_INTERFACE:inst16|inst1[2]~112 {} I2C_INTERFACE:inst16|inst1[2]~115 {} VEL_CONTROL:inst51|Equal2~0 {} VEL_CONTROL:inst51|process_0~0 {} VEL_CONTROL:inst51|process_0~1 {} VEL_CONTROL:inst51|process_0~3 {} VEL_CONTROL:inst51|IO_DATA_INT~1 {} VEL_CONTROL:inst52|IO_DATA_INT[8] {} } { 0.000ns 0.513ns 1.068ns 0.913ns 1.541ns 0.244ns 0.750ns 0.242ns 0.835ns 2.196ns } { 0.000ns 0.438ns 0.150ns 0.438ns 0.398ns 0.420ns 0.275ns 0.150ns 0.271ns 0.366ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 register VEL_CONTROL:inst52\|POSITION_INT\[0\] register VEL_CONTROL:inst52\|MOTOR_CMD\[14\] -6.293 ns " "Info: Slack time is -6.293 ns for clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" between source register \"VEL_CONTROL:inst52\|POSITION_INT\[0\]\" and destination register \"VEL_CONTROL:inst52\|MOTOR_CMD\[14\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "19.02 MHz 52.586 ns " "Info: Fmax is 19.02 MHz (period= 52.586 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.789 ns + Largest register register " "Info: + Largest register to register requirement is 19.789 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 40.000 ns " "Info: + Latch edge is 40.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 20.000 ns " "Info: - Launch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 20.000 ns inverted 50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with inverted offset of 20.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns + Largest " "Info: + Largest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 destination 6.180 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to destination register is 6.180 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.787 ns) 2.904 ns ACC_CLK_GEN:inst60\|clock_32Hz 3 REG LCFF_X41_Y20_N21 4 " "Info: 3: + IC(1.026 ns) + CELL(0.787 ns) = 2.904 ns; Loc. = LCFF_X41_Y20_N21; Fanout = 4; REG Node = 'ACC_CLK_GEN:inst60\|clock_32Hz'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.813 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/acc_clk_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.720 ns) + CELL(0.000 ns) 4.624 ns ACC_CLK_GEN:inst60\|clock_32Hz~clkctrl 4 COMB CLKCTRL_G4 410 " "Info: 4: + IC(1.720 ns) + CELL(0.000 ns) = 4.624 ns; Loc. = CLKCTRL_G4; Fanout = 410; COMB Node = 'ACC_CLK_GEN:inst60\|clock_32Hz~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/acc_clk_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 6.180 ns VEL_CONTROL:inst52\|MOTOR_CMD\[14\] 5 REG LCFF_X42_Y13_N5 3 " "Info: 5: + IC(1.019 ns) + CELL(0.537 ns) = 6.180 ns; Loc. = LCFF_X42_Y13_N5; Fanout = 3; REG Node = 'VEL_CONTROL:inst52\|MOTOR_CMD\[14\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|MOTOR_CMD[14] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 21.42 % ) " "Info: Total cell delay = 1.324 ns ( 21.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.856 ns ( 78.58 % ) " "Info: Total interconnect delay = 4.856 ns ( 78.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.180 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|MOTOR_CMD[14] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "6.180 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst52|MOTOR_CMD[14] {} } { 0.000ns 1.091ns 1.026ns 1.720ns 1.019ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 source 6.177 ns - Longest register " "Info: - Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to source register is 6.177 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.787 ns) 2.904 ns ACC_CLK_GEN:inst60\|clock_32Hz 3 REG LCFF_X41_Y20_N21 4 " "Info: 3: + IC(1.026 ns) + CELL(0.787 ns) = 2.904 ns; Loc. = LCFF_X41_Y20_N21; Fanout = 4; REG Node = 'ACC_CLK_GEN:inst60\|clock_32Hz'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.813 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/acc_clk_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.720 ns) + CELL(0.000 ns) 4.624 ns ACC_CLK_GEN:inst60\|clock_32Hz~clkctrl 4 COMB CLKCTRL_G4 410 " "Info: 4: + IC(1.720 ns) + CELL(0.000 ns) = 4.624 ns; Loc. = CLKCTRL_G4; Fanout = 410; COMB Node = 'ACC_CLK_GEN:inst60\|clock_32Hz~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/acc_clk_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 6.177 ns VEL_CONTROL:inst52\|POSITION_INT\[0\] 5 REG LCFF_X43_Y19_N21 3 " "Info: 5: + IC(1.016 ns) + CELL(0.537 ns) = 6.177 ns; Loc. = LCFF_X43_Y19_N21; Fanout = 3; REG Node = 'VEL_CONTROL:inst52\|POSITION_INT\[0\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|POSITION_INT[0] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 21.43 % ) " "Info: Total cell delay = 1.324 ns ( 21.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.853 ns ( 78.57 % ) " "Info: Total interconnect delay = 4.853 ns ( 78.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.177 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|POSITION_INT[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "6.177 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst52|POSITION_INT[0] {} } { 0.000ns 1.091ns 1.026ns 1.720ns 1.016ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.180 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|MOTOR_CMD[14] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "6.180 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst52|MOTOR_CMD[14] {} } { 0.000ns 1.091ns 1.026ns 1.720ns 1.019ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.177 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|POSITION_INT[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "6.177 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst52|POSITION_INT[0] {} } { 0.000ns 1.091ns 1.026ns 1.720ns 1.016ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 124 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.180 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|MOTOR_CMD[14] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "6.180 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst52|MOTOR_CMD[14] {} } { 0.000ns 1.091ns 1.026ns 1.720ns 1.019ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.177 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|POSITION_INT[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "6.177 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst52|POSITION_INT[0] {} } { 0.000ns 1.091ns 1.026ns 1.720ns 1.016ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "26.082 ns - Longest register register " "Info: - Longest register to register delay is 26.082 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VEL_CONTROL:inst52\|POSITION_INT\[0\] 1 REG LCFF_X43_Y19_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y19_N21; Fanout = 3; REG Node = 'VEL_CONTROL:inst52\|POSITION_INT\[0\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VEL_CONTROL:inst52|POSITION_INT[0] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.414 ns) 0.746 ns VEL_CONTROL:inst52\|Add3~1 2 COMB LCCOMB_X43_Y19_N0 2 " "Info: 2: + IC(0.332 ns) + CELL(0.414 ns) = 0.746 ns; Loc. = LCCOMB_X43_Y19_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add3~1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.746 ns" { VEL_CONTROL:inst52|POSITION_INT[0] VEL_CONTROL:inst52|Add3~1 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.817 ns VEL_CONTROL:inst52\|Add3~3 3 COMB LCCOMB_X43_Y19_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.817 ns; Loc. = LCCOMB_X43_Y19_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add3~3'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add3~1 VEL_CONTROL:inst52|Add3~3 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.888 ns VEL_CONTROL:inst52\|Add3~5 4 COMB LCCOMB_X43_Y19_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.888 ns; Loc. = LCCOMB_X43_Y19_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add3~5'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add3~3 VEL_CONTROL:inst52|Add3~5 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.959 ns VEL_CONTROL:inst52\|Add3~7 5 COMB LCCOMB_X43_Y19_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.959 ns; Loc. = LCCOMB_X43_Y19_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add3~7'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add3~5 VEL_CONTROL:inst52|Add3~7 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.030 ns VEL_CONTROL:inst52\|Add3~9 6 COMB LCCOMB_X43_Y19_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.030 ns; Loc. = LCCOMB_X43_Y19_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add3~9'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add3~7 VEL_CONTROL:inst52|Add3~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.101 ns VEL_CONTROL:inst52\|Add3~11 7 COMB LCCOMB_X43_Y19_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.101 ns; Loc. = LCCOMB_X43_Y19_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add3~11'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add3~9 VEL_CONTROL:inst52|Add3~11 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.172 ns VEL_CONTROL:inst52\|Add3~13 8 COMB LCCOMB_X43_Y19_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.172 ns; Loc. = LCCOMB_X43_Y19_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add3~13'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add3~11 VEL_CONTROL:inst52|Add3~13 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.331 ns VEL_CONTROL:inst52\|Add3~15 9 COMB LCCOMB_X43_Y19_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.331 ns; Loc. = LCCOMB_X43_Y19_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add3~15'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst52|Add3~13 VEL_CONTROL:inst52|Add3~15 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.402 ns VEL_CONTROL:inst52\|Add3~17 10 COMB LCCOMB_X43_Y19_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.402 ns; Loc. = LCCOMB_X43_Y19_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add3~17'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add3~15 VEL_CONTROL:inst52|Add3~17 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.473 ns VEL_CONTROL:inst52\|Add3~19 11 COMB LCCOMB_X43_Y19_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.473 ns; Loc. = LCCOMB_X43_Y19_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add3~19'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add3~17 VEL_CONTROL:inst52|Add3~19 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.544 ns VEL_CONTROL:inst52\|Add3~21 12 COMB LCCOMB_X43_Y19_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.544 ns; Loc. = LCCOMB_X43_Y19_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add3~21'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add3~19 VEL_CONTROL:inst52|Add3~21 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.615 ns VEL_CONTROL:inst52\|Add3~23 13 COMB LCCOMB_X43_Y19_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.615 ns; Loc. = LCCOMB_X43_Y19_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add3~23'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add3~21 VEL_CONTROL:inst52|Add3~23 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.686 ns VEL_CONTROL:inst52\|Add3~25 14 COMB LCCOMB_X43_Y19_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.686 ns; Loc. = LCCOMB_X43_Y19_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add3~25'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add3~23 VEL_CONTROL:inst52|Add3~25 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.757 ns VEL_CONTROL:inst52\|Add3~27 15 COMB LCCOMB_X43_Y19_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.757 ns; Loc. = LCCOMB_X43_Y19_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add3~27'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add3~25 VEL_CONTROL:inst52|Add3~27 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.828 ns VEL_CONTROL:inst52\|Add3~29 16 COMB LCCOMB_X43_Y19_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.828 ns; Loc. = LCCOMB_X43_Y19_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add3~29'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add3~27 VEL_CONTROL:inst52|Add3~29 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.974 ns VEL_CONTROL:inst52\|Add3~31 17 COMB LCCOMB_X43_Y19_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 1.974 ns; Loc. = LCCOMB_X43_Y19_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add3~31'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { VEL_CONTROL:inst52|Add3~29 VEL_CONTROL:inst52|Add3~31 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.045 ns VEL_CONTROL:inst52\|Add3~33 18 COMB LCCOMB_X43_Y18_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.045 ns; Loc. = LCCOMB_X43_Y18_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add3~33'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add3~31 VEL_CONTROL:inst52|Add3~33 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.116 ns VEL_CONTROL:inst52\|Add3~35 19 COMB LCCOMB_X43_Y18_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.116 ns; Loc. = LCCOMB_X43_Y18_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add3~35'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add3~33 VEL_CONTROL:inst52|Add3~35 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.187 ns VEL_CONTROL:inst52\|Add3~37 20 COMB LCCOMB_X43_Y18_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.187 ns; Loc. = LCCOMB_X43_Y18_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add3~37'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add3~35 VEL_CONTROL:inst52|Add3~37 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.258 ns VEL_CONTROL:inst52\|Add3~39 21 COMB LCCOMB_X43_Y18_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.258 ns; Loc. = LCCOMB_X43_Y18_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add3~39'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add3~37 VEL_CONTROL:inst52|Add3~39 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.329 ns VEL_CONTROL:inst52\|Add3~41 22 COMB LCCOMB_X43_Y18_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.329 ns; Loc. = LCCOMB_X43_Y18_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add3~41'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add3~39 VEL_CONTROL:inst52|Add3~41 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.400 ns VEL_CONTROL:inst52\|Add3~43 23 COMB LCCOMB_X43_Y18_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.400 ns; Loc. = LCCOMB_X43_Y18_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add3~43'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add3~41 VEL_CONTROL:inst52|Add3~43 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.471 ns VEL_CONTROL:inst52\|Add3~45 24 COMB LCCOMB_X43_Y18_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.471 ns; Loc. = LCCOMB_X43_Y18_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add3~45'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add3~43 VEL_CONTROL:inst52|Add3~45 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.630 ns VEL_CONTROL:inst52\|Add3~47 25 COMB LCCOMB_X43_Y18_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 2.630 ns; Loc. = LCCOMB_X43_Y18_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add3~47'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst52|Add3~45 VEL_CONTROL:inst52|Add3~47 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.701 ns VEL_CONTROL:inst52\|Add3~49 26 COMB LCCOMB_X43_Y18_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.701 ns; Loc. = LCCOMB_X43_Y18_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add3~49'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add3~47 VEL_CONTROL:inst52|Add3~49 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.772 ns VEL_CONTROL:inst52\|Add3~51 27 COMB LCCOMB_X43_Y18_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 2.772 ns; Loc. = LCCOMB_X43_Y18_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add3~51'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add3~49 VEL_CONTROL:inst52|Add3~51 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.843 ns VEL_CONTROL:inst52\|Add3~53 28 COMB LCCOMB_X43_Y18_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 2.843 ns; Loc. = LCCOMB_X43_Y18_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add3~53'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add3~51 VEL_CONTROL:inst52|Add3~53 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.253 ns VEL_CONTROL:inst52\|Add3~54 29 COMB LCCOMB_X43_Y18_N22 6 " "Info: 29: + IC(0.000 ns) + CELL(0.410 ns) = 3.253 ns; Loc. = LCCOMB_X43_Y18_N22; Fanout = 6; COMB Node = 'VEL_CONTROL:inst52\|Add3~54'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|Add3~53 VEL_CONTROL:inst52|Add3~54 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.393 ns) 4.331 ns VEL_CONTROL:inst52\|Add4~55 30 COMB LCCOMB_X42_Y18_N22 2 " "Info: 30: + IC(0.685 ns) + CELL(0.393 ns) = 4.331 ns; Loc. = LCCOMB_X42_Y18_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~55'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { VEL_CONTROL:inst52|Add3~54 VEL_CONTROL:inst52|Add4~55 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.402 ns VEL_CONTROL:inst52\|Add4~57 31 COMB LCCOMB_X42_Y18_N24 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 4.402 ns; Loc. = LCCOMB_X42_Y18_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~57'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~55 VEL_CONTROL:inst52|Add4~57 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.473 ns VEL_CONTROL:inst52\|Add4~59 32 COMB LCCOMB_X42_Y18_N26 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 4.473 ns; Loc. = LCCOMB_X42_Y18_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~59'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~57 VEL_CONTROL:inst52|Add4~59 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.883 ns VEL_CONTROL:inst52\|Add4~60 33 COMB LCCOMB_X42_Y18_N28 15 " "Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 4.883 ns; Loc. = LCCOMB_X42_Y18_N28; Fanout = 15; COMB Node = 'VEL_CONTROL:inst52\|Add4~60'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|Add4~59 VEL_CONTROL:inst52|Add4~60 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.480 ns) + CELL(0.393 ns) 5.756 ns VEL_CONTROL:inst52\|VEL_ERR~2 34 COMB LCCOMB_X41_Y18_N26 1 " "Info: 34: + IC(0.480 ns) + CELL(0.393 ns) = 5.756 ns; Loc. = LCCOMB_X41_Y18_N26; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|VEL_ERR~2'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.873 ns" { VEL_CONTROL:inst52|Add4~60 VEL_CONTROL:inst52|VEL_ERR~2 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.393 ns) 6.402 ns VEL_CONTROL:inst52\|VEL_ERR~9 35 COMB LCCOMB_X41_Y18_N12 29 " "Info: 35: + IC(0.253 ns) + CELL(0.393 ns) = 6.402 ns; Loc. = LCCOMB_X41_Y18_N12; Fanout = 29; COMB Node = 'VEL_CONTROL:inst52\|VEL_ERR~9'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { VEL_CONTROL:inst52|VEL_ERR~2 VEL_CONTROL:inst52|VEL_ERR~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.860 ns) + CELL(0.275 ns) 7.537 ns VEL_CONTROL:inst52\|VEL_ERR~30 36 COMB LCCOMB_X42_Y15_N30 2 " "Info: 36: + IC(0.860 ns) + CELL(0.275 ns) = 7.537 ns; Loc. = LCCOMB_X42_Y15_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|VEL_ERR~30'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.135 ns" { VEL_CONTROL:inst52|VEL_ERR~9 VEL_CONTROL:inst52|VEL_ERR~30 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.406 ns) + CELL(0.393 ns) 8.336 ns VEL_CONTROL:inst52\|Add6~3 37 COMB LCCOMB_X41_Y15_N2 2 " "Info: 37: + IC(0.406 ns) + CELL(0.393 ns) = 8.336 ns; Loc. = LCCOMB_X41_Y15_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~3'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.799 ns" { VEL_CONTROL:inst52|VEL_ERR~30 VEL_CONTROL:inst52|Add6~3 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.407 ns VEL_CONTROL:inst52\|Add6~5 38 COMB LCCOMB_X41_Y15_N4 2 " "Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 8.407 ns; Loc. = LCCOMB_X41_Y15_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~5'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~3 VEL_CONTROL:inst52|Add6~5 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.478 ns VEL_CONTROL:inst52\|Add6~7 39 COMB LCCOMB_X41_Y15_N6 2 " "Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 8.478 ns; Loc. = LCCOMB_X41_Y15_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~7'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~5 VEL_CONTROL:inst52|Add6~7 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.549 ns VEL_CONTROL:inst52\|Add6~9 40 COMB LCCOMB_X41_Y15_N8 2 " "Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 8.549 ns; Loc. = LCCOMB_X41_Y15_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~9'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~7 VEL_CONTROL:inst52|Add6~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.620 ns VEL_CONTROL:inst52\|Add6~11 41 COMB LCCOMB_X41_Y15_N10 2 " "Info: 41: + IC(0.000 ns) + CELL(0.071 ns) = 8.620 ns; Loc. = LCCOMB_X41_Y15_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~11'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~9 VEL_CONTROL:inst52|Add6~11 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.691 ns VEL_CONTROL:inst52\|Add6~13 42 COMB LCCOMB_X41_Y15_N12 2 " "Info: 42: + IC(0.000 ns) + CELL(0.071 ns) = 8.691 ns; Loc. = LCCOMB_X41_Y15_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~13'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~11 VEL_CONTROL:inst52|Add6~13 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 8.850 ns VEL_CONTROL:inst52\|Add6~15 43 COMB LCCOMB_X41_Y15_N14 2 " "Info: 43: + IC(0.000 ns) + CELL(0.159 ns) = 8.850 ns; Loc. = LCCOMB_X41_Y15_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~15'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst52|Add6~13 VEL_CONTROL:inst52|Add6~15 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.921 ns VEL_CONTROL:inst52\|Add6~17 44 COMB LCCOMB_X41_Y15_N16 2 " "Info: 44: + IC(0.000 ns) + CELL(0.071 ns) = 8.921 ns; Loc. = LCCOMB_X41_Y15_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~17'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~15 VEL_CONTROL:inst52|Add6~17 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.992 ns VEL_CONTROL:inst52\|Add6~19 45 COMB LCCOMB_X41_Y15_N18 2 " "Info: 45: + IC(0.000 ns) + CELL(0.071 ns) = 8.992 ns; Loc. = LCCOMB_X41_Y15_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~19'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~17 VEL_CONTROL:inst52|Add6~19 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.063 ns VEL_CONTROL:inst52\|Add6~21 46 COMB LCCOMB_X41_Y15_N20 2 " "Info: 46: + IC(0.000 ns) + CELL(0.071 ns) = 9.063 ns; Loc. = LCCOMB_X41_Y15_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~21'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~19 VEL_CONTROL:inst52|Add6~21 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.134 ns VEL_CONTROL:inst52\|Add6~23 47 COMB LCCOMB_X41_Y15_N22 2 " "Info: 47: + IC(0.000 ns) + CELL(0.071 ns) = 9.134 ns; Loc. = LCCOMB_X41_Y15_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~23'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~21 VEL_CONTROL:inst52|Add6~23 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.205 ns VEL_CONTROL:inst52\|Add6~25 48 COMB LCCOMB_X41_Y15_N24 2 " "Info: 48: + IC(0.000 ns) + CELL(0.071 ns) = 9.205 ns; Loc. = LCCOMB_X41_Y15_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~25'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~23 VEL_CONTROL:inst52|Add6~25 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.276 ns VEL_CONTROL:inst52\|Add6~27 49 COMB LCCOMB_X41_Y15_N26 2 " "Info: 49: + IC(0.000 ns) + CELL(0.071 ns) = 9.276 ns; Loc. = LCCOMB_X41_Y15_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~27'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~25 VEL_CONTROL:inst52|Add6~27 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.347 ns VEL_CONTROL:inst52\|Add6~29 50 COMB LCCOMB_X41_Y15_N28 2 " "Info: 50: + IC(0.000 ns) + CELL(0.071 ns) = 9.347 ns; Loc. = LCCOMB_X41_Y15_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~29'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~27 VEL_CONTROL:inst52|Add6~29 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 9.493 ns VEL_CONTROL:inst52\|Add6~31 51 COMB LCCOMB_X41_Y15_N30 2 " "Info: 51: + IC(0.000 ns) + CELL(0.146 ns) = 9.493 ns; Loc. = LCCOMB_X41_Y15_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~31'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { VEL_CONTROL:inst52|Add6~29 VEL_CONTROL:inst52|Add6~31 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.564 ns VEL_CONTROL:inst52\|Add6~33 52 COMB LCCOMB_X41_Y14_N0 2 " "Info: 52: + IC(0.000 ns) + CELL(0.071 ns) = 9.564 ns; Loc. = LCCOMB_X41_Y14_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~33'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~31 VEL_CONTROL:inst52|Add6~33 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.635 ns VEL_CONTROL:inst52\|Add6~35 53 COMB LCCOMB_X41_Y14_N2 2 " "Info: 53: + IC(0.000 ns) + CELL(0.071 ns) = 9.635 ns; Loc. = LCCOMB_X41_Y14_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~35'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~33 VEL_CONTROL:inst52|Add6~35 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.706 ns VEL_CONTROL:inst52\|Add6~37 54 COMB LCCOMB_X41_Y14_N4 2 " "Info: 54: + IC(0.000 ns) + CELL(0.071 ns) = 9.706 ns; Loc. = LCCOMB_X41_Y14_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~37'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~35 VEL_CONTROL:inst52|Add6~37 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.777 ns VEL_CONTROL:inst52\|Add6~39 55 COMB LCCOMB_X41_Y14_N6 2 " "Info: 55: + IC(0.000 ns) + CELL(0.071 ns) = 9.777 ns; Loc. = LCCOMB_X41_Y14_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~39'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~37 VEL_CONTROL:inst52|Add6~39 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.848 ns VEL_CONTROL:inst52\|Add6~41 56 COMB LCCOMB_X41_Y14_N8 2 " "Info: 56: + IC(0.000 ns) + CELL(0.071 ns) = 9.848 ns; Loc. = LCCOMB_X41_Y14_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~41'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~39 VEL_CONTROL:inst52|Add6~41 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.919 ns VEL_CONTROL:inst52\|Add6~43 57 COMB LCCOMB_X41_Y14_N10 2 " "Info: 57: + IC(0.000 ns) + CELL(0.071 ns) = 9.919 ns; Loc. = LCCOMB_X41_Y14_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~43'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~41 VEL_CONTROL:inst52|Add6~43 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.990 ns VEL_CONTROL:inst52\|Add6~45 58 COMB LCCOMB_X41_Y14_N12 2 " "Info: 58: + IC(0.000 ns) + CELL(0.071 ns) = 9.990 ns; Loc. = LCCOMB_X41_Y14_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~45'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~43 VEL_CONTROL:inst52|Add6~45 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 10.149 ns VEL_CONTROL:inst52\|Add6~47 59 COMB LCCOMB_X41_Y14_N14 2 " "Info: 59: + IC(0.000 ns) + CELL(0.159 ns) = 10.149 ns; Loc. = LCCOMB_X41_Y14_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~47'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst52|Add6~45 VEL_CONTROL:inst52|Add6~47 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.220 ns VEL_CONTROL:inst52\|Add6~49 60 COMB LCCOMB_X41_Y14_N16 2 " "Info: 60: + IC(0.000 ns) + CELL(0.071 ns) = 10.220 ns; Loc. = LCCOMB_X41_Y14_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~49'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~47 VEL_CONTROL:inst52|Add6~49 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.291 ns VEL_CONTROL:inst52\|Add6~51 61 COMB LCCOMB_X41_Y14_N18 2 " "Info: 61: + IC(0.000 ns) + CELL(0.071 ns) = 10.291 ns; Loc. = LCCOMB_X41_Y14_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~51'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~49 VEL_CONTROL:inst52|Add6~51 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 10.701 ns VEL_CONTROL:inst52\|Add6~52 62 COMB LCCOMB_X41_Y14_N20 3 " "Info: 62: + IC(0.000 ns) + CELL(0.410 ns) = 10.701 ns; Loc. = LCCOMB_X41_Y14_N20; Fanout = 3; COMB Node = 'VEL_CONTROL:inst52\|Add6~52'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|Add6~51 VEL_CONTROL:inst52|Add6~52 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.149 ns) 11.530 ns VEL_CONTROL:inst52\|LessThan6~3 63 COMB LCCOMB_X40_Y14_N20 1 " "Info: 63: + IC(0.680 ns) + CELL(0.149 ns) = 11.530 ns; Loc. = LCCOMB_X40_Y14_N20; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|LessThan6~3'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.829 ns" { VEL_CONTROL:inst52|Add6~52 VEL_CONTROL:inst52|LessThan6~3 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.438 ns) 12.241 ns VEL_CONTROL:inst52\|LessThan6~5 64 COMB LCCOMB_X40_Y14_N16 18 " "Info: 64: + IC(0.273 ns) + CELL(0.438 ns) = 12.241 ns; Loc. = LCCOMB_X40_Y14_N16; Fanout = 18; COMB Node = 'VEL_CONTROL:inst52\|LessThan6~5'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.711 ns" { VEL_CONTROL:inst52|LessThan6~3 VEL_CONTROL:inst52|LessThan6~5 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 12.806 ns VEL_CONTROL:inst52\|CUM_VEL_ERR~29 65 COMB LCCOMB_X40_Y14_N0 30 " "Info: 65: + IC(0.290 ns) + CELL(0.275 ns) = 12.806 ns; Loc. = LCCOMB_X40_Y14_N0; Fanout = 30; COMB Node = 'VEL_CONTROL:inst52\|CUM_VEL_ERR~29'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { VEL_CONTROL:inst52|LessThan6~5 VEL_CONTROL:inst52|CUM_VEL_ERR~29 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.809 ns) + CELL(0.275 ns) 13.890 ns VEL_CONTROL:inst52\|CUM_VEL_ERR~33 66 COMB LCCOMB_X41_Y16_N4 18 " "Info: 66: + IC(0.809 ns) + CELL(0.275 ns) = 13.890 ns; Loc. = LCCOMB_X41_Y16_N4; Fanout = 18; COMB Node = 'VEL_CONTROL:inst52\|CUM_VEL_ERR~33'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.084 ns" { VEL_CONTROL:inst52|CUM_VEL_ERR~29 VEL_CONTROL:inst52|CUM_VEL_ERR~33 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(2.663 ns) 17.221 ns VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_mult3~DATAOUT6 67 COMB DSPMULT_X39_Y16_N0 1 " "Info: 67: + IC(0.668 ns) + CELL(2.663 ns) = 17.221 ns; Loc. = DSPMULT_X39_Y16_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_mult3~DATAOUT6'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.331 ns" { VEL_CONTROL:inst52|CUM_VEL_ERR~33 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 } "NODE_NAME" } } { "db/mult_q3t.tdf" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/mult_q3t.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.224 ns) 17.445 ns VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_out4~DATAOUT6 68 COMB DSPOUT_X39_Y16_N2 2 " "Info: 68: + IC(0.000 ns) + CELL(0.224 ns) = 17.445 ns; Loc. = DSPOUT_X39_Y16_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_out4~DATAOUT6'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.224 ns" { VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 } "NODE_NAME" } } { "db/mult_q3t.tdf" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/mult_q3t.tdf" 62 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.635 ns) + CELL(0.393 ns) 18.473 ns VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_2~1 69 COMB LCCOMB_X41_Y16_N16 2 " "Info: 69: + IC(0.635 ns) + CELL(0.393 ns) = 18.473 ns; Loc. = LCCOMB_X41_Y16_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_2~1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.028 ns" { VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 18.883 ns VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_2~2 70 COMB LCCOMB_X41_Y16_N18 2 " "Info: 70: + IC(0.000 ns) + CELL(0.410 ns) = 18.883 ns; Loc. = LCCOMB_X41_Y16_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_2~2'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.393 ns) 19.724 ns VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_1~15 71 COMB LCCOMB_X40_Y16_N16 2 " "Info: 71: + IC(0.448 ns) + CELL(0.393 ns) = 19.724 ns; Loc. = LCCOMB_X40_Y16_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_1~15'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.841 ns" { VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 20.134 ns VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_1~16 72 COMB LCCOMB_X40_Y16_N18 2 " "Info: 72: + IC(0.000 ns) + CELL(0.410 ns) = 20.134 ns; Loc. = LCCOMB_X40_Y16_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_1~16'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~16 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.393 ns) 21.278 ns VEL_CONTROL:inst52\|Add10~49 73 COMB LCCOMB_X40_Y12_N18 2 " "Info: 73: + IC(0.751 ns) + CELL(0.393 ns) = 21.278 ns; Loc. = LCCOMB_X40_Y12_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add10~49'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~16 VEL_CONTROL:inst52|Add10~49 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 21.688 ns VEL_CONTROL:inst52\|Add10~50 74 COMB LCCOMB_X40_Y12_N20 2 " "Info: 74: + IC(0.000 ns) + CELL(0.410 ns) = 21.688 ns; Loc. = LCCOMB_X40_Y12_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add10~50'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|Add10~49 VEL_CONTROL:inst52|Add10~50 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.414 ns) 22.556 ns VEL_CONTROL:inst52\|Add11~51 75 COMB LCCOMB_X41_Y12_N20 2 " "Info: 75: + IC(0.454 ns) + CELL(0.414 ns) = 22.556 ns; Loc. = LCCOMB_X41_Y12_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add11~51'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.868 ns" { VEL_CONTROL:inst52|Add10~50 VEL_CONTROL:inst52|Add11~51 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.627 ns VEL_CONTROL:inst52\|Add11~53 76 COMB LCCOMB_X41_Y12_N22 2 " "Info: 76: + IC(0.000 ns) + CELL(0.071 ns) = 22.627 ns; Loc. = LCCOMB_X41_Y12_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add11~53'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add11~51 VEL_CONTROL:inst52|Add11~53 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 23.037 ns VEL_CONTROL:inst52\|Add11~54 77 COMB LCCOMB_X41_Y12_N24 3 " "Info: 77: + IC(0.000 ns) + CELL(0.410 ns) = 23.037 ns; Loc. = LCCOMB_X41_Y12_N24; Fanout = 3; COMB Node = 'VEL_CONTROL:inst52\|Add11~54'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|Add11~53 VEL_CONTROL:inst52|Add11~54 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.275 ns) 23.997 ns VEL_CONTROL:inst52\|MOTOR_CMD\[2\]~25 78 COMB LCCOMB_X42_Y12_N14 1 " "Info: 78: + IC(0.685 ns) + CELL(0.275 ns) = 23.997 ns; Loc. = LCCOMB_X42_Y12_N14; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|MOTOR_CMD\[2\]~25'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.960 ns" { VEL_CONTROL:inst52|Add11~54 VEL_CONTROL:inst52|MOTOR_CMD[2]~25 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.150 ns) 24.540 ns VEL_CONTROL:inst52\|MOTOR_CMD\[2\]~26 79 COMB LCCOMB_X43_Y12_N14 9 " "Info: 79: + IC(0.393 ns) + CELL(0.150 ns) = 24.540 ns; Loc. = LCCOMB_X43_Y12_N14; Fanout = 9; COMB Node = 'VEL_CONTROL:inst52\|MOTOR_CMD\[2\]~26'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.543 ns" { VEL_CONTROL:inst52|MOTOR_CMD[2]~25 VEL_CONTROL:inst52|MOTOR_CMD[2]~26 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.275 ns) 25.111 ns VEL_CONTROL:inst52\|MOTOR_CMD\[2\]~27 80 COMB LCCOMB_X43_Y12_N4 17 " "Info: 80: + IC(0.296 ns) + CELL(0.275 ns) = 25.111 ns; Loc. = LCCOMB_X43_Y12_N4; Fanout = 17; COMB Node = 'VEL_CONTROL:inst52\|MOTOR_CMD\[2\]~27'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { VEL_CONTROL:inst52|MOTOR_CMD[2]~26 VEL_CONTROL:inst52|MOTOR_CMD[2]~27 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.150 ns) 25.998 ns VEL_CONTROL:inst52\|MOTOR_CMD\[14\]~10 81 COMB LCCOMB_X42_Y13_N4 1 " "Info: 81: + IC(0.737 ns) + CELL(0.150 ns) = 25.998 ns; Loc. = LCCOMB_X42_Y13_N4; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|MOTOR_CMD\[14\]~10'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.887 ns" { VEL_CONTROL:inst52|MOTOR_CMD[2]~27 VEL_CONTROL:inst52|MOTOR_CMD[14]~10 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 26.082 ns VEL_CONTROL:inst52\|MOTOR_CMD\[14\] 82 REG LCFF_X42_Y13_N5 3 " "Info: 82: + IC(0.000 ns) + CELL(0.084 ns) = 26.082 ns; Loc. = LCFF_X42_Y13_N5; Fanout = 3; REG Node = 'VEL_CONTROL:inst52\|MOTOR_CMD\[14\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { VEL_CONTROL:inst52|MOTOR_CMD[14]~10 VEL_CONTROL:inst52|MOTOR_CMD[14] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.947 ns ( 61.14 % ) " "Info: Total cell delay = 15.947 ns ( 61.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.135 ns ( 38.86 % ) " "Info: Total interconnect delay = 10.135 ns ( 38.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "26.082 ns" { VEL_CONTROL:inst52|POSITION_INT[0] VEL_CONTROL:inst52|Add3~1 VEL_CONTROL:inst52|Add3~3 VEL_CONTROL:inst52|Add3~5 VEL_CONTROL:inst52|Add3~7 VEL_CONTROL:inst52|Add3~9 VEL_CONTROL:inst52|Add3~11 VEL_CONTROL:inst52|Add3~13 VEL_CONTROL:inst52|Add3~15 VEL_CONTROL:inst52|Add3~17 VEL_CONTROL:inst52|Add3~19 VEL_CONTROL:inst52|Add3~21 VEL_CONTROL:inst52|Add3~23 VEL_CONTROL:inst52|Add3~25 VEL_CONTROL:inst52|Add3~27 VEL_CONTROL:inst52|Add3~29 VEL_CONTROL:inst52|Add3~31 VEL_CONTROL:inst52|Add3~33 VEL_CONTROL:inst52|Add3~35 VEL_CONTROL:inst52|Add3~37 VEL_CONTROL:inst52|Add3~39 VEL_CONTROL:inst52|Add3~41 VEL_CONTROL:inst52|Add3~43 VEL_CONTROL:inst52|Add3~45 VEL_CONTROL:inst52|Add3~47 VEL_CONTROL:inst52|Add3~49 VEL_CONTROL:inst52|Add3~51 VEL_CONTROL:inst52|Add3~53 VEL_CONTROL:inst52|Add3~54 VEL_CONTROL:inst52|Add4~55 VEL_CONTROL:inst52|Add4~57 VEL_CONTROL:inst52|Add4~59 VEL_CONTROL:inst52|Add4~60 VEL_CONTROL:inst52|VEL_ERR~2 VEL_CONTROL:inst52|VEL_ERR~9 VEL_CONTROL:inst52|VEL_ERR~30 VEL_CONTROL:inst52|Add6~3 VEL_CONTROL:inst52|Add6~5 VEL_CONTROL:inst52|Add6~7 VEL_CONTROL:inst52|Add6~9 VEL_CONTROL:inst52|Add6~11 VEL_CONTROL:inst52|Add6~13 VEL_CONTROL:inst52|Add6~15 VEL_CONTROL:inst52|Add6~17 VEL_CONTROL:inst52|Add6~19 VEL_CONTROL:inst52|Add6~21 VEL_CONTROL:inst52|Add6~23 VEL_CONTROL:inst52|Add6~25 VEL_CONTROL:inst52|Add6~27 VEL_CONTROL:inst52|Add6~29 VEL_CONTROL:inst52|Add6~31 VEL_CONTROL:inst52|Add6~33 VEL_CONTROL:inst52|Add6~35 VEL_CONTROL:inst52|Add6~37 VEL_CONTROL:inst52|Add6~39 VEL_CONTROL:inst52|Add6~41 VEL_CONTROL:inst52|Add6~43 VEL_CONTROL:inst52|Add6~45 VEL_CONTROL:inst52|Add6~47 VEL_CONTROL:inst52|Add6~49 VEL_CONTROL:inst52|Add6~51 VEL_CONTROL:inst52|Add6~52 VEL_CONTROL:inst52|LessThan6~3 VEL_CONTROL:inst52|LessThan6~5 VEL_CONTROL:inst52|CUM_VEL_ERR~29 VEL_CONTROL:inst52|CUM_VEL_ERR~33 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~16 VEL_CONTROL:inst52|Add10~49 VEL_CONTROL:inst52|Add10~50 VEL_CONTROL:inst52|Add11~51 VEL_CONTROL:inst52|Add11~53 VEL_CONTROL:inst52|Add11~54 VEL_CONTROL:inst52|MOTOR_CMD[2]~25 VEL_CONTROL:inst52|MOTOR_CMD[2]~26 VEL_CONTROL:inst52|MOTOR_CMD[2]~27 VEL_CONTROL:inst52|MOTOR_CMD[14]~10 VEL_CONTROL:inst52|MOTOR_CMD[14] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "26.082 ns" { VEL_CONTROL:inst52|POSITION_INT[0] {} VEL_CONTROL:inst52|Add3~1 {} VEL_CONTROL:inst52|Add3~3 {} VEL_CONTROL:inst52|Add3~5 {} VEL_CONTROL:inst52|Add3~7 {} VEL_CONTROL:inst52|Add3~9 {} VEL_CONTROL:inst52|Add3~11 {} VEL_CONTROL:inst52|Add3~13 {} VEL_CONTROL:inst52|Add3~15 {} VEL_CONTROL:inst52|Add3~17 {} VEL_CONTROL:inst52|Add3~19 {} VEL_CONTROL:inst52|Add3~21 {} VEL_CONTROL:inst52|Add3~23 {} VEL_CONTROL:inst52|Add3~25 {} VEL_CONTROL:inst52|Add3~27 {} VEL_CONTROL:inst52|Add3~29 {} VEL_CONTROL:inst52|Add3~31 {} VEL_CONTROL:inst52|Add3~33 {} VEL_CONTROL:inst52|Add3~35 {} VEL_CONTROL:inst52|Add3~37 {} VEL_CONTROL:inst52|Add3~39 {} VEL_CONTROL:inst52|Add3~41 {} VEL_CONTROL:inst52|Add3~43 {} VEL_CONTROL:inst52|Add3~45 {} VEL_CONTROL:inst52|Add3~47 {} VEL_CONTROL:inst52|Add3~49 {} VEL_CONTROL:inst52|Add3~51 {} VEL_CONTROL:inst52|Add3~53 {} VEL_CONTROL:inst52|Add3~54 {} VEL_CONTROL:inst52|Add4~55 {} VEL_CONTROL:inst52|Add4~57 {} VEL_CONTROL:inst52|Add4~59 {} VEL_CONTROL:inst52|Add4~60 {} VEL_CONTROL:inst52|VEL_ERR~2 {} VEL_CONTROL:inst52|VEL_ERR~9 {} VEL_CONTROL:inst52|VEL_ERR~30 {} VEL_CONTROL:inst52|Add6~3 {} VEL_CONTROL:inst52|Add6~5 {} VEL_CONTROL:inst52|Add6~7 {} VEL_CONTROL:inst52|Add6~9 {} VEL_CONTROL:inst52|Add6~11 {} VEL_CONTROL:inst52|Add6~13 {} VEL_CONTROL:inst52|Add6~15 {} VEL_CONTROL:inst52|Add6~17 {} VEL_CONTROL:inst52|Add6~19 {} VEL_CONTROL:inst52|Add6~21 {} VEL_CONTROL:inst52|Add6~23 {} VEL_CONTROL:inst52|Add6~25 {} VEL_CONTROL:inst52|Add6~27 {} VEL_CONTROL:inst52|Add6~29 {} VEL_CONTROL:inst52|Add6~31 {} VEL_CONTROL:inst52|Add6~33 {} VEL_CONTROL:inst52|Add6~35 {} VEL_CONTROL:inst52|Add6~37 {} VEL_CONTROL:inst52|Add6~39 {} VEL_CONTROL:inst52|Add6~41 {} VEL_CONTROL:inst52|Add6~43 {} VEL_CONTROL:inst52|Add6~45 {} VEL_CONTROL:inst52|Add6~47 {} VEL_CONTROL:inst52|Add6~49 {} VEL_CONTROL:inst52|Add6~51 {} VEL_CONTROL:inst52|Add6~52 {} VEL_CONTROL:inst52|LessThan6~3 {} VEL_CONTROL:inst52|LessThan6~5 {} VEL_CONTROL:inst52|CUM_VEL_ERR~29 {} VEL_CONTROL:inst52|CUM_VEL_ERR~33 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~16 {} VEL_CONTROL:inst52|Add10~49 {} VEL_CONTROL:inst52|Add10~50 {} VEL_CONTROL:inst52|Add11~51 {} VEL_CONTROL:inst52|Add11~53 {} VEL_CONTROL:inst52|Add11~54 {} VEL_CONTROL:inst52|MOTOR_CMD[2]~25 {} VEL_CONTROL:inst52|MOTOR_CMD[2]~26 {} VEL_CONTROL:inst52|MOTOR_CMD[2]~27 {} VEL_CONTROL:inst52|MOTOR_CMD[14]~10 {} VEL_CONTROL:inst52|MOTOR_CMD[14] {} } { 0.000ns 0.332ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.685ns 0.000ns 0.000ns 0.000ns 0.480ns 0.253ns 0.860ns 0.406ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.680ns 0.273ns 0.290ns 0.809ns 0.668ns 0.000ns 0.635ns 0.000ns 0.448ns 0.000ns 0.751ns 0.000ns 0.454ns 0.000ns 0.000ns 0.685ns 0.393ns 0.296ns 0.737ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.071ns 0.071ns 0.410ns 0.393ns 0.393ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.149ns 0.438ns 0.275ns 0.275ns 2.663ns 0.224ns 0.393ns 0.410ns 0.393ns 0.410ns 0.393ns 0.410ns 0.414ns 0.071ns 0.410ns 0.275ns 0.150ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.180 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|MOTOR_CMD[14] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "6.180 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst52|MOTOR_CMD[14] {} } { 0.000ns 1.091ns 1.026ns 1.720ns 1.019ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.177 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|POSITION_INT[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "6.177 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst52|POSITION_INT[0] {} } { 0.000ns 1.091ns 1.026ns 1.720ns 1.016ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "26.082 ns" { VEL_CONTROL:inst52|POSITION_INT[0] VEL_CONTROL:inst52|Add3~1 VEL_CONTROL:inst52|Add3~3 VEL_CONTROL:inst52|Add3~5 VEL_CONTROL:inst52|Add3~7 VEL_CONTROL:inst52|Add3~9 VEL_CONTROL:inst52|Add3~11 VEL_CONTROL:inst52|Add3~13 VEL_CONTROL:inst52|Add3~15 VEL_CONTROL:inst52|Add3~17 VEL_CONTROL:inst52|Add3~19 VEL_CONTROL:inst52|Add3~21 VEL_CONTROL:inst52|Add3~23 VEL_CONTROL:inst52|Add3~25 VEL_CONTROL:inst52|Add3~27 VEL_CONTROL:inst52|Add3~29 VEL_CONTROL:inst52|Add3~31 VEL_CONTROL:inst52|Add3~33 VEL_CONTROL:inst52|Add3~35 VEL_CONTROL:inst52|Add3~37 VEL_CONTROL:inst52|Add3~39 VEL_CONTROL:inst52|Add3~41 VEL_CONTROL:inst52|Add3~43 VEL_CONTROL:inst52|Add3~45 VEL_CONTROL:inst52|Add3~47 VEL_CONTROL:inst52|Add3~49 VEL_CONTROL:inst52|Add3~51 VEL_CONTROL:inst52|Add3~53 VEL_CONTROL:inst52|Add3~54 VEL_CONTROL:inst52|Add4~55 VEL_CONTROL:inst52|Add4~57 VEL_CONTROL:inst52|Add4~59 VEL_CONTROL:inst52|Add4~60 VEL_CONTROL:inst52|VEL_ERR~2 VEL_CONTROL:inst52|VEL_ERR~9 VEL_CONTROL:inst52|VEL_ERR~30 VEL_CONTROL:inst52|Add6~3 VEL_CONTROL:inst52|Add6~5 VEL_CONTROL:inst52|Add6~7 VEL_CONTROL:inst52|Add6~9 VEL_CONTROL:inst52|Add6~11 VEL_CONTROL:inst52|Add6~13 VEL_CONTROL:inst52|Add6~15 VEL_CONTROL:inst52|Add6~17 VEL_CONTROL:inst52|Add6~19 VEL_CONTROL:inst52|Add6~21 VEL_CONTROL:inst52|Add6~23 VEL_CONTROL:inst52|Add6~25 VEL_CONTROL:inst52|Add6~27 VEL_CONTROL:inst52|Add6~29 VEL_CONTROL:inst52|Add6~31 VEL_CONTROL:inst52|Add6~33 VEL_CONTROL:inst52|Add6~35 VEL_CONTROL:inst52|Add6~37 VEL_CONTROL:inst52|Add6~39 VEL_CONTROL:inst52|Add6~41 VEL_CONTROL:inst52|Add6~43 VEL_CONTROL:inst52|Add6~45 VEL_CONTROL:inst52|Add6~47 VEL_CONTROL:inst52|Add6~49 VEL_CONTROL:inst52|Add6~51 VEL_CONTROL:inst52|Add6~52 VEL_CONTROL:inst52|LessThan6~3 VEL_CONTROL:inst52|LessThan6~5 VEL_CONTROL:inst52|CUM_VEL_ERR~29 VEL_CONTROL:inst52|CUM_VEL_ERR~33 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~16 VEL_CONTROL:inst52|Add10~49 VEL_CONTROL:inst52|Add10~50 VEL_CONTROL:inst52|Add11~51 VEL_CONTROL:inst52|Add11~53 VEL_CONTROL:inst52|Add11~54 VEL_CONTROL:inst52|MOTOR_CMD[2]~25 VEL_CONTROL:inst52|MOTOR_CMD[2]~26 VEL_CONTROL:inst52|MOTOR_CMD[2]~27 VEL_CONTROL:inst52|MOTOR_CMD[14]~10 VEL_CONTROL:inst52|MOTOR_CMD[14] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "26.082 ns" { VEL_CONTROL:inst52|POSITION_INT[0] {} VEL_CONTROL:inst52|Add3~1 {} VEL_CONTROL:inst52|Add3~3 {} VEL_CONTROL:inst52|Add3~5 {} VEL_CONTROL:inst52|Add3~7 {} VEL_CONTROL:inst52|Add3~9 {} VEL_CONTROL:inst52|Add3~11 {} VEL_CONTROL:inst52|Add3~13 {} VEL_CONTROL:inst52|Add3~15 {} VEL_CONTROL:inst52|Add3~17 {} VEL_CONTROL:inst52|Add3~19 {} VEL_CONTROL:inst52|Add3~21 {} VEL_CONTROL:inst52|Add3~23 {} VEL_CONTROL:inst52|Add3~25 {} VEL_CONTROL:inst52|Add3~27 {} VEL_CONTROL:inst52|Add3~29 {} VEL_CONTROL:inst52|Add3~31 {} VEL_CONTROL:inst52|Add3~33 {} VEL_CONTROL:inst52|Add3~35 {} VEL_CONTROL:inst52|Add3~37 {} VEL_CONTROL:inst52|Add3~39 {} VEL_CONTROL:inst52|Add3~41 {} VEL_CONTROL:inst52|Add3~43 {} VEL_CONTROL:inst52|Add3~45 {} VEL_CONTROL:inst52|Add3~47 {} VEL_CONTROL:inst52|Add3~49 {} VEL_CONTROL:inst52|Add3~51 {} VEL_CONTROL:inst52|Add3~53 {} VEL_CONTROL:inst52|Add3~54 {} VEL_CONTROL:inst52|Add4~55 {} VEL_CONTROL:inst52|Add4~57 {} VEL_CONTROL:inst52|Add4~59 {} VEL_CONTROL:inst52|Add4~60 {} VEL_CONTROL:inst52|VEL_ERR~2 {} VEL_CONTROL:inst52|VEL_ERR~9 {} VEL_CONTROL:inst52|VEL_ERR~30 {} VEL_CONTROL:inst52|Add6~3 {} VEL_CONTROL:inst52|Add6~5 {} VEL_CONTROL:inst52|Add6~7 {} VEL_CONTROL:inst52|Add6~9 {} VEL_CONTROL:inst52|Add6~11 {} VEL_CONTROL:inst52|Add6~13 {} VEL_CONTROL:inst52|Add6~15 {} VEL_CONTROL:inst52|Add6~17 {} VEL_CONTROL:inst52|Add6~19 {} VEL_CONTROL:inst52|Add6~21 {} VEL_CONTROL:inst52|Add6~23 {} VEL_CONTROL:inst52|Add6~25 {} VEL_CONTROL:inst52|Add6~27 {} VEL_CONTROL:inst52|Add6~29 {} VEL_CONTROL:inst52|Add6~31 {} VEL_CONTROL:inst52|Add6~33 {} VEL_CONTROL:inst52|Add6~35 {} VEL_CONTROL:inst52|Add6~37 {} VEL_CONTROL:inst52|Add6~39 {} VEL_CONTROL:inst52|Add6~41 {} VEL_CONTROL:inst52|Add6~43 {} VEL_CONTROL:inst52|Add6~45 {} VEL_CONTROL:inst52|Add6~47 {} VEL_CONTROL:inst52|Add6~49 {} VEL_CONTROL:inst52|Add6~51 {} VEL_CONTROL:inst52|Add6~52 {} VEL_CONTROL:inst52|LessThan6~3 {} VEL_CONTROL:inst52|LessThan6~5 {} VEL_CONTROL:inst52|CUM_VEL_ERR~29 {} VEL_CONTROL:inst52|CUM_VEL_ERR~33 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~16 {} VEL_CONTROL:inst52|Add10~49 {} VEL_CONTROL:inst52|Add10~50 {} VEL_CONTROL:inst52|Add11~51 {} VEL_CONTROL:inst52|Add11~53 {} VEL_CONTROL:inst52|Add11~54 {} VEL_CONTROL:inst52|MOTOR_CMD[2]~25 {} VEL_CONTROL:inst52|MOTOR_CMD[2]~26 {} VEL_CONTROL:inst52|MOTOR_CMD[2]~27 {} VEL_CONTROL:inst52|MOTOR_CMD[14]~10 {} VEL_CONTROL:inst52|MOTOR_CMD[14] {} } { 0.000ns 0.332ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.685ns 0.000ns 0.000ns 0.000ns 0.480ns 0.253ns 0.860ns 0.406ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.680ns 0.273ns 0.290ns 0.809ns 0.668ns 0.000ns 0.635ns 0.000ns 0.448ns 0.000ns 0.751ns 0.000ns 0.454ns 0.000ns 0.000ns 0.685ns 0.393ns 0.296ns 0.737ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.071ns 0.071ns 0.410ns 0.393ns 0.393ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.149ns 0.438ns 0.275ns 0.275ns 2.663ns 0.224ns 0.393ns 0.410ns 0.393ns 0.410ns 0.393ns 0.410ns 0.414ns 0.071ns 0.410ns 0.275ns 0.150ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'altpll0:inst\|altpll:altpll_component\|_clk1' 1662 " "Warning: Can't achieve timing requirement Clock Setup: 'altpll0:inst\|altpll:altpll_component\|_clk1' along 1662 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2 register VEL_CONTROL:inst51\|MOTOR_CMD\[9\] register VEL_CONTROL:inst51\|MOTOR_PHASE 479 ps " "Info: Slack time is 479 ps for clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" between source register \"VEL_CONTROL:inst51\|MOTOR_CMD\[9\]\" and destination register \"VEL_CONTROL:inst51\|MOTOR_PHASE\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "6.271 ns + Largest register register " "Info: + Largest register to register requirement is 6.271 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk2 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.515 ns + Largest " "Info: + Largest clock skew is -3.515 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2 destination 0.288 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" to destination register is 0.288 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2  -2.358 ns + Early " "Info: + Early clock latency of clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" is -2.358 ns" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-2.358 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.358 ns altpll0:inst\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk2'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) -1.267 ns altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G1 26 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.537 ns) 0.288 ns VEL_CONTROL:inst51\|MOTOR_PHASE 3 REG LCFF_X36_Y17_N29 1 " "Info: 3: + IC(1.018 ns) + CELL(0.537 ns) = 0.288 ns; Loc. = LCFF_X36_Y17_N29; Fanout = 1; REG Node = 'VEL_CONTROL:inst51\|MOTOR_PHASE'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|MOTOR_PHASE } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.29 % ) " "Info: Total cell delay = 0.537 ns ( 20.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.109 ns ( 79.71 % ) " "Info: Total interconnect delay = 2.109 ns ( 79.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.288 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|MOTOR_PHASE } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "0.288 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst51|MOTOR_PHASE {} } { 0.000ns 1.091ns 1.018ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 source 3.803 ns - Longest register " "Info: - Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to source register is 3.803 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1  -2.358 ns + Late " "Info: + Late clock latency of clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is -2.358 ns" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-2.358 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.358 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) -1.267 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.787 ns) 0.546 ns ACC_CLK_GEN:inst60\|clock_32Hz 3 REG LCFF_X41_Y20_N21 4 " "Info: 3: + IC(1.026 ns) + CELL(0.787 ns) = 0.546 ns; Loc. = LCFF_X41_Y20_N21; Fanout = 4; REG Node = 'ACC_CLK_GEN:inst60\|clock_32Hz'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.813 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/acc_clk_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.720 ns) + CELL(0.000 ns) 2.266 ns ACC_CLK_GEN:inst60\|clock_32Hz~clkctrl 4 COMB CLKCTRL_G4 410 " "Info: 4: + IC(1.720 ns) + CELL(0.000 ns) = 2.266 ns; Loc. = CLKCTRL_G4; Fanout = 410; COMB Node = 'ACC_CLK_GEN:inst60\|clock_32Hz~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/acc_clk_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.537 ns) 3.803 ns VEL_CONTROL:inst51\|MOTOR_CMD\[9\] 5 REG LCFF_X34_Y20_N25 2 " "Info: 5: + IC(1.000 ns) + CELL(0.537 ns) = 3.803 ns; Loc. = LCFF_X34_Y20_N25; Fanout = 2; REG Node = 'VEL_CONTROL:inst51\|MOTOR_CMD\[9\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[9] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 21.49 % ) " "Info: Total cell delay = 1.324 ns ( 21.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.837 ns ( 78.51 % ) " "Info: Total interconnect delay = 4.837 ns ( 78.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.803 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[9] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "3.803 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst51|MOTOR_CMD[9] {} } { 0.000ns 1.091ns 1.026ns 1.720ns 1.000ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.288 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|MOTOR_PHASE } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "0.288 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst51|MOTOR_PHASE {} } { 0.000ns 1.091ns 1.018ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.803 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[9] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "3.803 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst51|MOTOR_CMD[9] {} } { 0.000ns 1.091ns 1.026ns 1.720ns 1.000ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.288 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|MOTOR_PHASE } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "0.288 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst51|MOTOR_PHASE {} } { 0.000ns 1.091ns 1.018ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.803 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[9] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "3.803 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst51|MOTOR_CMD[9] {} } { 0.000ns 1.091ns 1.026ns 1.720ns 1.000ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.792 ns - Longest register register " "Info: - Longest register to register delay is 5.792 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VEL_CONTROL:inst51\|MOTOR_CMD\[9\] 1 REG LCFF_X34_Y20_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y20_N25; Fanout = 2; REG Node = 'VEL_CONTROL:inst51\|MOTOR_CMD\[9\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VEL_CONTROL:inst51|MOTOR_CMD[9] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.438 ns) 0.769 ns VEL_CONTROL:inst51\|WideOr0~2 2 COMB LCCOMB_X34_Y20_N6 1 " "Info: 2: + IC(0.331 ns) + CELL(0.438 ns) = 0.769 ns; Loc. = LCCOMB_X34_Y20_N6; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|WideOr0~2'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.769 ns" { VEL_CONTROL:inst51|MOTOR_CMD[9] VEL_CONTROL:inst51|WideOr0~2 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.149 ns) 1.681 ns VEL_CONTROL:inst51\|WideOr0~3 3 COMB LCCOMB_X35_Y17_N0 1 " "Info: 3: + IC(0.763 ns) + CELL(0.149 ns) = 1.681 ns; Loc. = LCCOMB_X35_Y17_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|WideOr0~3'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.912 ns" { VEL_CONTROL:inst51|WideOr0~2 VEL_CONTROL:inst51|WideOr0~3 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.393 ns) 2.322 ns VEL_CONTROL:inst51\|Add12~1 4 COMB LCCOMB_X35_Y17_N4 2 " "Info: 4: + IC(0.248 ns) + CELL(0.393 ns) = 2.322 ns; Loc. = LCCOMB_X35_Y17_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add12~1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.641 ns" { VEL_CONTROL:inst51|WideOr0~3 VEL_CONTROL:inst51|Add12~1 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.393 ns VEL_CONTROL:inst51\|Add12~3 5 COMB LCCOMB_X35_Y17_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.393 ns; Loc. = LCCOMB_X35_Y17_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add12~3'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add12~1 VEL_CONTROL:inst51|Add12~3 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.464 ns VEL_CONTROL:inst51\|Add12~5 6 COMB LCCOMB_X35_Y17_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.464 ns; Loc. = LCCOMB_X35_Y17_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add12~5'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add12~3 VEL_CONTROL:inst51|Add12~5 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.535 ns VEL_CONTROL:inst51\|Add12~7 7 COMB LCCOMB_X35_Y17_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.535 ns; Loc. = LCCOMB_X35_Y17_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add12~7'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add12~5 VEL_CONTROL:inst51|Add12~7 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.606 ns VEL_CONTROL:inst51\|Add12~9 8 COMB LCCOMB_X35_Y17_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.606 ns; Loc. = LCCOMB_X35_Y17_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add12~9'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add12~7 VEL_CONTROL:inst51|Add12~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.765 ns VEL_CONTROL:inst51\|Add12~11 9 COMB LCCOMB_X35_Y17_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 2.765 ns; Loc. = LCCOMB_X35_Y17_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add12~11'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst51|Add12~9 VEL_CONTROL:inst51|Add12~11 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.836 ns VEL_CONTROL:inst51\|Add12~13 10 COMB LCCOMB_X35_Y17_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 2.836 ns; Loc. = LCCOMB_X35_Y17_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add12~13'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add12~11 VEL_CONTROL:inst51|Add12~13 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.907 ns VEL_CONTROL:inst51\|Add12~15 11 COMB LCCOMB_X35_Y17_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 2.907 ns; Loc. = LCCOMB_X35_Y17_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add12~15'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add12~13 VEL_CONTROL:inst51|Add12~15 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.978 ns VEL_CONTROL:inst51\|Add12~17 12 COMB LCCOMB_X35_Y17_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 2.978 ns; Loc. = LCCOMB_X35_Y17_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add12~17'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add12~15 VEL_CONTROL:inst51|Add12~17 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.049 ns VEL_CONTROL:inst51\|Add12~19 13 COMB LCCOMB_X35_Y17_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 3.049 ns; Loc. = LCCOMB_X35_Y17_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add12~19'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add12~17 VEL_CONTROL:inst51|Add12~19 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.120 ns VEL_CONTROL:inst51\|Add12~21 14 COMB LCCOMB_X35_Y17_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 3.120 ns; Loc. = LCCOMB_X35_Y17_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add12~21'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add12~19 VEL_CONTROL:inst51|Add12~21 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.530 ns VEL_CONTROL:inst51\|Add12~22 15 COMB LCCOMB_X35_Y17_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.410 ns) = 3.530 ns; Loc. = LCCOMB_X35_Y17_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add12~22'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst51|Add12~21 VEL_CONTROL:inst51|Add12~22 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.419 ns) 4.401 ns VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|aeb_int~0 16 COMB LCCOMB_X36_Y17_N30 1 " "Info: 16: + IC(0.452 ns) + CELL(0.419 ns) = 4.401 ns; Loc. = LCCOMB_X36_Y17_N30; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|aeb_int~0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.871 ns" { VEL_CONTROL:inst51|Add12~22 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~0 } "NODE_NAME" } } { "db/cmpr_a2i.tdf" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/cmpr_a2i.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.393 ns) 5.043 ns VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|aeb_int~4 17 COMB LCCOMB_X36_Y17_N2 1 " "Info: 17: + IC(0.249 ns) + CELL(0.393 ns) = 5.043 ns; Loc. = LCCOMB_X36_Y17_N2; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|aeb_int~4'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.642 ns" { VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~0 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~4 } "NODE_NAME" } } { "db/cmpr_a2i.tdf" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/cmpr_a2i.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.419 ns) 5.708 ns VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|ageb 18 COMB LCCOMB_X36_Y17_N28 1 " "Info: 18: + IC(0.246 ns) + CELL(0.419 ns) = 5.708 ns; Loc. = LCCOMB_X36_Y17_N28; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|ageb'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.665 ns" { VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~4 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|ageb } "NODE_NAME" } } { "db/cmpr_a2i.tdf" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/cmpr_a2i.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.792 ns VEL_CONTROL:inst51\|MOTOR_PHASE 19 REG LCFF_X36_Y17_N29 1 " "Info: 19: + IC(0.000 ns) + CELL(0.084 ns) = 5.792 ns; Loc. = LCFF_X36_Y17_N29; Fanout = 1; REG Node = 'VEL_CONTROL:inst51\|MOTOR_PHASE'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|ageb VEL_CONTROL:inst51|MOTOR_PHASE } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.503 ns ( 60.48 % ) " "Info: Total cell delay = 3.503 ns ( 60.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.289 ns ( 39.52 % ) " "Info: Total interconnect delay = 2.289 ns ( 39.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.792 ns" { VEL_CONTROL:inst51|MOTOR_CMD[9] VEL_CONTROL:inst51|WideOr0~2 VEL_CONTROL:inst51|WideOr0~3 VEL_CONTROL:inst51|Add12~1 VEL_CONTROL:inst51|Add12~3 VEL_CONTROL:inst51|Add12~5 VEL_CONTROL:inst51|Add12~7 VEL_CONTROL:inst51|Add12~9 VEL_CONTROL:inst51|Add12~11 VEL_CONTROL:inst51|Add12~13 VEL_CONTROL:inst51|Add12~15 VEL_CONTROL:inst51|Add12~17 VEL_CONTROL:inst51|Add12~19 VEL_CONTROL:inst51|Add12~21 VEL_CONTROL:inst51|Add12~22 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~0 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~4 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|ageb VEL_CONTROL:inst51|MOTOR_PHASE } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.792 ns" { VEL_CONTROL:inst51|MOTOR_CMD[9] {} VEL_CONTROL:inst51|WideOr0~2 {} VEL_CONTROL:inst51|WideOr0~3 {} VEL_CONTROL:inst51|Add12~1 {} VEL_CONTROL:inst51|Add12~3 {} VEL_CONTROL:inst51|Add12~5 {} VEL_CONTROL:inst51|Add12~7 {} VEL_CONTROL:inst51|Add12~9 {} VEL_CONTROL:inst51|Add12~11 {} VEL_CONTROL:inst51|Add12~13 {} VEL_CONTROL:inst51|Add12~15 {} VEL_CONTROL:inst51|Add12~17 {} VEL_CONTROL:inst51|Add12~19 {} VEL_CONTROL:inst51|Add12~21 {} VEL_CONTROL:inst51|Add12~22 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~0 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~4 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|ageb {} VEL_CONTROL:inst51|MOTOR_PHASE {} } { 0.000ns 0.331ns 0.763ns 0.248ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.452ns 0.249ns 0.246ns 0.000ns } { 0.000ns 0.438ns 0.149ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.419ns 0.393ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.288 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|MOTOR_PHASE } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "0.288 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst51|MOTOR_PHASE {} } { 0.000ns 1.091ns 1.018ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.803 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[9] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "3.803 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst51|MOTOR_CMD[9] {} } { 0.000ns 1.091ns 1.026ns 1.720ns 1.000ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.792 ns" { VEL_CONTROL:inst51|MOTOR_CMD[9] VEL_CONTROL:inst51|WideOr0~2 VEL_CONTROL:inst51|WideOr0~3 VEL_CONTROL:inst51|Add12~1 VEL_CONTROL:inst51|Add12~3 VEL_CONTROL:inst51|Add12~5 VEL_CONTROL:inst51|Add12~7 VEL_CONTROL:inst51|Add12~9 VEL_CONTROL:inst51|Add12~11 VEL_CONTROL:inst51|Add12~13 VEL_CONTROL:inst51|Add12~15 VEL_CONTROL:inst51|Add12~17 VEL_CONTROL:inst51|Add12~19 VEL_CONTROL:inst51|Add12~21 VEL_CONTROL:inst51|Add12~22 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~0 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~4 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|ageb VEL_CONTROL:inst51|MOTOR_PHASE } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.792 ns" { VEL_CONTROL:inst51|MOTOR_CMD[9] {} VEL_CONTROL:inst51|WideOr0~2 {} VEL_CONTROL:inst51|WideOr0~3 {} VEL_CONTROL:inst51|Add12~1 {} VEL_CONTROL:inst51|Add12~3 {} VEL_CONTROL:inst51|Add12~5 {} VEL_CONTROL:inst51|Add12~7 {} VEL_CONTROL:inst51|Add12~9 {} VEL_CONTROL:inst51|Add12~11 {} VEL_CONTROL:inst51|Add12~13 {} VEL_CONTROL:inst51|Add12~15 {} VEL_CONTROL:inst51|Add12~17 {} VEL_CONTROL:inst51|Add12~19 {} VEL_CONTROL:inst51|Add12~21 {} VEL_CONTROL:inst51|Add12~22 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~0 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~4 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|ageb {} VEL_CONTROL:inst51|MOTOR_PHASE {} } { 0.000ns 0.331ns 0.763ns 0.248ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.452ns 0.249ns 0.246ns 0.000ns } { 0.000ns 0.438ns 0.149ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.419ns 0.393ns 0.419ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_27 " "Info: No valid register-to-register data paths exist for clock \"CLOCK_27\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_50 " "Info: No valid register-to-register data paths exist for clock \"CLOCK_50\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "SW\[17\] " "Info: No valid register-to-register data paths exist for clock \"SW\[17\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "AUD_DACLR register memory DAC_BEEP:inst35\|phase\[6\] DAC_BEEP:inst35\|altsyncram:SOUND_LUT\|altsyncram_pmk3:auto_generated\|ram_block1a7~porta_address_reg4 260.01 MHz Internal " "Info: Clock \"AUD_DACLR\" Internal fmax is restricted to 260.01 MHz between source register \"DAC_BEEP:inst35\|phase\[6\]\" and destination memory \"DAC_BEEP:inst35\|altsyncram:SOUND_LUT\|altsyncram_pmk3:auto_generated\|ram_block1a7~porta_address_reg4\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.923 ns 1.923 ns 3.846 ns " "Info: fmax restricted to Clock High delay (1.923 ns) plus Clock Low delay (1.923 ns) : restricted to 3.846 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.219 ns + Longest register memory " "Info: + Longest register to memory delay is 2.219 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DAC_BEEP:inst35\|phase\[6\] 1 REG LCFF_X2_Y32_N17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y32_N17; Fanout = 4; REG Node = 'DAC_BEEP:inst35\|phase\[6\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DAC_BEEP:inst35|phase[6] } "NODE_NAME" } } { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DAC_BEEP.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.077 ns) + CELL(0.142 ns) 2.219 ns DAC_BEEP:inst35\|altsyncram:SOUND_LUT\|altsyncram_pmk3:auto_generated\|ram_block1a7~porta_address_reg4 2 MEM M4K_X13_Y35 9 " "Info: 2: + IC(2.077 ns) + CELL(0.142 ns) = 2.219 ns; Loc. = M4K_X13_Y35; Fanout = 9; MEM Node = 'DAC_BEEP:inst35\|altsyncram:SOUND_LUT\|altsyncram_pmk3:auto_generated\|ram_block1a7~porta_address_reg4'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.219 ns" { DAC_BEEP:inst35|phase[6] DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_pmk3.tdf" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/altsyncram_pmk3.tdf" 181 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.142 ns ( 6.40 % ) " "Info: Total cell delay = 0.142 ns ( 6.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.077 ns ( 93.60 % ) " "Info: Total interconnect delay = 2.077 ns ( 93.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.219 ns" { DAC_BEEP:inst35|phase[6] DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg4 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.219 ns" { DAC_BEEP:inst35|phase[6] {} DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg4 {} } { 0.000ns 2.077ns } { 0.000ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.932 ns - Smallest " "Info: - Smallest clock skew is 0.932 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AUD_DACLR destination 3.338 ns + Shortest memory " "Info: + Shortest clock path from clock \"AUD_DACLR\" to destination memory is 3.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns AUD_DACLR 1 CLK PIN_C6 61 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_C6; Fanout = 61; CLK Node = 'AUD_DACLR'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_DACLR } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 2208 -8 160 2224 "AUD_DACLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.817 ns) + CELL(0.661 ns) 3.338 ns DAC_BEEP:inst35\|altsyncram:SOUND_LUT\|altsyncram_pmk3:auto_generated\|ram_block1a7~porta_address_reg4 2 MEM M4K_X13_Y35 9 " "Info: 2: + IC(1.817 ns) + CELL(0.661 ns) = 3.338 ns; Loc. = M4K_X13_Y35; Fanout = 9; MEM Node = 'DAC_BEEP:inst35\|altsyncram:SOUND_LUT\|altsyncram_pmk3:auto_generated\|ram_block1a7~porta_address_reg4'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { AUD_DACLR DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_pmk3.tdf" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/altsyncram_pmk3.tdf" 181 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.521 ns ( 45.57 % ) " "Info: Total cell delay = 1.521 ns ( 45.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.817 ns ( 54.43 % ) " "Info: Total interconnect delay = 1.817 ns ( 54.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.338 ns" { AUD_DACLR DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg4 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "3.338 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg4 {} } { 0.000ns 0.000ns 1.817ns } { 0.000ns 0.860ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AUD_DACLR source 2.406 ns - Longest register " "Info: - Longest clock path from clock \"AUD_DACLR\" to source register is 2.406 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns AUD_DACLR 1 CLK PIN_C6 61 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_C6; Fanout = 61; CLK Node = 'AUD_DACLR'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_DACLR } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 2208 -8 160 2224 "AUD_DACLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.537 ns) 2.406 ns DAC_BEEP:inst35\|phase\[6\] 2 REG LCFF_X2_Y32_N17 4 " "Info: 2: + IC(1.009 ns) + CELL(0.537 ns) = 2.406 ns; Loc. = LCFF_X2_Y32_N17; Fanout = 4; REG Node = 'DAC_BEEP:inst35\|phase\[6\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { AUD_DACLR DAC_BEEP:inst35|phase[6] } "NODE_NAME" } } { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DAC_BEEP.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.397 ns ( 58.06 % ) " "Info: Total cell delay = 1.397 ns ( 58.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 41.94 % ) " "Info: Total interconnect delay = 1.009 ns ( 41.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.406 ns" { AUD_DACLR DAC_BEEP:inst35|phase[6] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.406 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst35|phase[6] {} } { 0.000ns 0.000ns 1.009ns } { 0.000ns 0.860ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.338 ns" { AUD_DACLR DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg4 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "3.338 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg4 {} } { 0.000ns 0.000ns 1.817ns } { 0.000ns 0.860ns 0.661ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.406 ns" { AUD_DACLR DAC_BEEP:inst35|phase[6] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.406 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst35|phase[6] {} } { 0.000ns 0.000ns 1.009ns } { 0.000ns 0.860ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DAC_BEEP.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_pmk3.tdf" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/altsyncram_pmk3.tdf" 181 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DAC_BEEP.vhd" 71 -1 0 } } { "db/altsyncram_pmk3.tdf" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/altsyncram_pmk3.tdf" 181 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.219 ns" { DAC_BEEP:inst35|phase[6] DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg4 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.219 ns" { DAC_BEEP:inst35|phase[6] {} DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg4 {} } { 0.000ns 2.077ns } { 0.000ns 0.142ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.338 ns" { AUD_DACLR DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg4 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "3.338 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg4 {} } { 0.000ns 0.000ns 1.817ns } { 0.000ns 0.860ns 0.661ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.406 ns" { AUD_DACLR DAC_BEEP:inst35|phase[6] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.406 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst35|phase[6] {} } { 0.000ns 0.000ns 1.009ns } { 0.000ns 0.860ns 0.537ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg4 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg4 {} } {  } {  } "" } } { "db/altsyncram_pmk3.tdf" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/altsyncram_pmk3.tdf" 181 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "AUD_BCLK register register DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[7\] DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[8\] 450.05 MHz Internal " "Info: Clock \"AUD_BCLK\" Internal fmax is restricted to 450.05 MHz between source register \"DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[7\]\" and destination register \"DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[8\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.652 ns + Longest register register " "Info: + Longest register to register delay is 1.652 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[7\] 1 REG LCFF_X2_Y34_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y34_N1; Fanout = 1; REG Node = 'DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[7\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[7] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.420 ns) 0.736 ns DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|_~23 2 COMB LCCOMB_X2_Y34_N2 1 " "Info: 2: + IC(0.316 ns) + CELL(0.420 ns) = 0.736 ns; Loc. = LCCOMB_X2_Y34_N2; Fanout = 1; COMB Node = 'DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|_~23'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.736 ns" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[7] DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|_~23 } "NODE_NAME" } } { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DAC_BEEP.vhd" 56 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.149 ns) 1.568 ns DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[8\]~feeder 3 COMB LCCOMB_X2_Y35_N4 1 " "Info: 3: + IC(0.683 ns) + CELL(0.149 ns) = 1.568 ns; Loc. = LCCOMB_X2_Y35_N4; Fanout = 1; COMB Node = 'DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[8\]~feeder'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.832 ns" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|_~23 DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[8]~feeder } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.652 ns DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[8\] 4 REG LCFF_X2_Y35_N5 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.652 ns; Loc. = LCFF_X2_Y35_N5; Fanout = 1; REG Node = 'DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[8\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[8]~feeder DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[8] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.653 ns ( 39.53 % ) " "Info: Total cell delay = 0.653 ns ( 39.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.999 ns ( 60.47 % ) " "Info: Total interconnect delay = 0.999 ns ( 60.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[7] DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|_~23 DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[8]~feeder DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[8] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "1.652 ns" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[7] {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|_~23 {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[8]~feeder {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[8] {} } { 0.000ns 0.316ns 0.683ns 0.000ns } { 0.000ns 0.420ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.020 ns - Smallest " "Info: - Smallest clock skew is -0.020 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AUD_BCLK destination 2.362 ns + Shortest register " "Info: + Shortest clock path from clock \"AUD_BCLK\" to destination register is 2.362 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.870 ns) 0.870 ns AUD_BCLK 1 CLK PIN_B4 32 " "Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 32; CLK Node = 'AUD_BCLK'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 2224 -8 160 2240 "AUD_BCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.537 ns) 2.362 ns DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[8\] 2 REG LCFF_X2_Y35_N5 1 " "Info: 2: + IC(0.955 ns) + CELL(0.537 ns) = 2.362 ns; Loc. = LCFF_X2_Y35_N5; Fanout = 1; REG Node = 'DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[8\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { AUD_BCLK DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[8] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.407 ns ( 59.57 % ) " "Info: Total cell delay = 1.407 ns ( 59.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.955 ns ( 40.43 % ) " "Info: Total interconnect delay = 0.955 ns ( 40.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.362 ns" { AUD_BCLK DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[8] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.362 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[8] {} } { 0.000ns 0.000ns 0.955ns } { 0.000ns 0.870ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AUD_BCLK source 2.382 ns - Longest register " "Info: - Longest clock path from clock \"AUD_BCLK\" to source register is 2.382 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.870 ns) 0.870 ns AUD_BCLK 1 CLK PIN_B4 32 " "Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 32; CLK Node = 'AUD_BCLK'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 2224 -8 160 2240 "AUD_BCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.537 ns) 2.382 ns DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[7\] 2 REG LCFF_X2_Y34_N1 1 " "Info: 2: + IC(0.975 ns) + CELL(0.537 ns) = 2.382 ns; Loc. = LCFF_X2_Y34_N1; Fanout = 1; REG Node = 'DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[7\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { AUD_BCLK DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[7] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.407 ns ( 59.07 % ) " "Info: Total cell delay = 1.407 ns ( 59.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.975 ns ( 40.93 % ) " "Info: Total interconnect delay = 0.975 ns ( 40.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.382 ns" { AUD_BCLK DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.382 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[7] {} } { 0.000ns 0.000ns 0.975ns } { 0.000ns 0.870ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.362 ns" { AUD_BCLK DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[8] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.362 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[8] {} } { 0.000ns 0.000ns 0.955ns } { 0.000ns 0.870ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.382 ns" { AUD_BCLK DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.382 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[7] {} } { 0.000ns 0.000ns 0.975ns } { 0.000ns 0.870ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[7] DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|_~23 DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[8]~feeder DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[8] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "1.652 ns" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[7] {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|_~23 {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[8]~feeder {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[8] {} } { 0.000ns 0.316ns 0.683ns 0.000ns } { 0.000ns 0.420ns 0.149ns 0.084ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.362 ns" { AUD_BCLK DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[8] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.362 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[8] {} } { 0.000ns 0.000ns 0.955ns } { 0.000ns 0.870ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.382 ns" { AUD_BCLK DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.382 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[7] {} } { 0.000ns 0.000ns 0.975ns } { 0.000ns 0.870ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[8] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[8] {} } {  } {  } "" } } { "lpm_shiftreg.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 register UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] register UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" between source register \"UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]\" and destination register \"UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] 1 REG LCFF_X27_Y23_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y23_N7; Fanout = 2; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "uart.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]~2 2 COMB LCCOMB_X27_Y23_N6 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X27_Y23_N6; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]~2'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 } "NODE_NAME" } } { "uart.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] 3 REG LCFF_X27_Y23_N7 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X27_Y23_N7; Fanout = 2; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "uart.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll1:inst11\|altpll:altpll_component\|_clk0 67.901 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll1:inst11\|altpll:altpll_component\|_clk0 67.901 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 destination 2.635 ns + Longest register " "Info: + Longest clock path from clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" to destination register is 2.635 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll1:inst11\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll1:inst11|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 155 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 2.635 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] 3 REG LCFF_X27_Y23_N7 2 " "Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.635 ns; Loc. = LCFF_X27_Y23_N7; Fanout = 2; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "uart.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.38 % ) " "Info: Total cell delay = 0.537 ns ( 20.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.098 ns ( 79.62 % ) " "Info: Total interconnect delay = 2.098 ns ( 79.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.635 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.635 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.023ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 source 2.635 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" to source register is 2.635 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll1:inst11\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll1:inst11|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 155 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 2.635 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] 3 REG LCFF_X27_Y23_N7 2 " "Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.635 ns; Loc. = LCFF_X27_Y23_N7; Fanout = 2; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "uart.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.38 % ) " "Info: Total cell delay = 0.537 ns ( 20.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.098 ns ( 79.62 % ) " "Info: Total interconnect delay = 2.098 ns ( 79.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.635 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.635 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.023ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.635 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.635 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.023ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "uart.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/uart.vhd" 200 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "uart.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/uart.vhd" 200 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.635 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.635 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.023ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.635 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.635 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.023ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 register UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|dffpipe_adc:rs_bwp\|dffe15a\[5\] register UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[5\] -2.293 ns " "Info: Minimum slack time is -2.293 ns for clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" between source register \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|dffpipe_adc:rs_bwp\|dffe15a\[5\]\" and destination register \"UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[5\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.035 ns + Shortest register register " "Info: + Shortest register to register delay is 1.035 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|dffpipe_adc:rs_bwp\|dffe15a\[5\] 1 REG LCFF_X30_Y21_N21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y21_N21; Fanout = 1; REG Node = 'UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|dffpipe_adc:rs_bwp\|dffe15a\[5\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] } "NODE_NAME" } } { "db/dffpipe_adc.tdf" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/dffpipe_adc.tdf" 32 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.801 ns) + CELL(0.150 ns) 0.951 ns UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[5\]~16 2 COMB LCCOMB_X29_Y18_N18 1 " "Info: 2: + IC(0.801 ns) + CELL(0.150 ns) = 0.951 ns; Loc. = LCCOMB_X29_Y18_N18; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[5\]~16'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.951 ns" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]~16 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.035 ns UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[5\] 3 REG LCFF_X29_Y18_N19 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.035 ns; Loc. = LCFF_X29_Y18_N19; Fanout = 1; REG Node = 'UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]~16 UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 22.61 % ) " "Info: Total cell delay = 0.234 ns ( 22.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.801 ns ( 77.39 % ) " "Info: Total interconnect delay = 0.801 ns ( 77.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.035 ns" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]~16 UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "1.035 ns" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]~16 {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.801ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "3.328 ns - Smallest register register " "Info: - Smallest register to register requirement is 3.328 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk0 80.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk0 80.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.312 ns + Smallest " "Info: + Smallest clock skew is 3.312 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 destination 5.979 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to destination register is 5.979 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 471 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 471; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.787 ns) 2.910 ns SCOMP:inst8\|IR\[0\] 3 REG LCFF_X30_Y14_N1 113 " "Info: 3: + IC(1.032 ns) + CELL(0.787 ns) = 2.910 ns; Loc. = LCFF_X30_Y14_N1; Fanout = 113; REG Node = 'SCOMP:inst8\|IR\[0\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.819 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[0] } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/SCOMP.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.801 ns) + CELL(0.275 ns) 3.986 ns UART_INTERFACE:inst1\|inst3~0 4 COMB LCCOMB_X29_Y14_N6 1 " "Info: 4: + IC(0.801 ns) + CELL(0.275 ns) = 3.986 ns; Loc. = LCCOMB_X29_Y14_N6; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1\|inst3~0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.076 ns" { SCOMP:inst8|IR[0] UART_INTERFACE:inst1|inst3~0 } "NODE_NAME" } } { "UART_INTERFACE.bdf" "" { Schematic "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/UART_INTERFACE.bdf" { { 72 424 488 120 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.438 ns) 4.694 ns UART_INTERFACE:inst1\|inst3 5 COMB LCCOMB_X29_Y14_N18 23 " "Info: 5: + IC(0.270 ns) + CELL(0.438 ns) = 4.694 ns; Loc. = LCCOMB_X29_Y14_N18; Fanout = 23; COMB Node = 'UART_INTERFACE:inst1\|inst3'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { UART_INTERFACE:inst1|inst3~0 UART_INTERFACE:inst1|inst3 } "NODE_NAME" } } { "UART_INTERFACE.bdf" "" { Schematic "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/UART_INTERFACE.bdf" { { 72 424 488 120 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.537 ns) 5.979 ns UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[5\] 6 REG LCFF_X29_Y18_N19 1 " "Info: 6: + IC(0.748 ns) + CELL(0.537 ns) = 5.979 ns; Loc. = LCFF_X29_Y18_N19; Fanout = 1; REG Node = 'UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { UART_INTERFACE:inst1|inst3 UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.037 ns ( 34.07 % ) " "Info: Total cell delay = 2.037 ns ( 34.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.942 ns ( 65.93 % ) " "Info: Total interconnect delay = 3.942 ns ( 65.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.979 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[0] UART_INTERFACE:inst1|inst3~0 UART_INTERFACE:inst1|inst3 UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.979 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[0] {} UART_INTERFACE:inst1|inst3~0 {} UART_INTERFACE:inst1|inst3 {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 1.091ns 1.032ns 0.801ns 0.270ns 0.748ns } { 0.000ns 0.000ns 0.787ns 0.275ns 0.438ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 source 2.667 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to source register is 2.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 471 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 471; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.537 ns) 2.667 ns UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|dffpipe_adc:rs_bwp\|dffe15a\[5\] 3 REG LCFF_X30_Y21_N21 1 " "Info: 3: + IC(1.039 ns) + CELL(0.537 ns) = 2.667 ns; Loc. = LCFF_X30_Y21_N21; Fanout = 1; REG Node = 'UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|dffpipe_adc:rs_bwp\|dffe15a\[5\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] } "NODE_NAME" } } { "db/dffpipe_adc.tdf" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/dffpipe_adc.tdf" 32 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.13 % ) " "Info: Total cell delay = 0.537 ns ( 20.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.130 ns ( 79.87 % ) " "Info: Total interconnect delay = 2.130 ns ( 79.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] {} } { 0.000ns 1.091ns 1.039ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.979 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[0] UART_INTERFACE:inst1|inst3~0 UART_INTERFACE:inst1|inst3 UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.979 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[0] {} UART_INTERFACE:inst1|inst3~0 {} UART_INTERFACE:inst1|inst3 {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 1.091ns 1.032ns 0.801ns 0.270ns 0.748ns } { 0.000ns 0.000ns 0.787ns 0.275ns 0.438ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] {} } { 0.000ns 1.091ns 1.039ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/dffpipe_adc.tdf" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/dffpipe_adc.tdf" 32 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.979 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[0] UART_INTERFACE:inst1|inst3~0 UART_INTERFACE:inst1|inst3 UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.979 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[0] {} UART_INTERFACE:inst1|inst3~0 {} UART_INTERFACE:inst1|inst3 {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 1.091ns 1.032ns 0.801ns 0.270ns 0.748ns } { 0.000ns 0.000ns 0.787ns 0.275ns 0.438ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] {} } { 0.000ns 1.091ns 1.039ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.035 ns" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]~16 UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "1.035 ns" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]~16 {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.801ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.979 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[0] UART_INTERFACE:inst1|inst3~0 UART_INTERFACE:inst1|inst3 UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.979 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[0] {} UART_INTERFACE:inst1|inst3~0 {} UART_INTERFACE:inst1|inst3 {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 1.091ns 1.032ns 0.801ns 0.270ns 0.748ns } { 0.000ns 0.000ns 0.787ns 0.275ns 0.438ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] {} } { 0.000ns 1.091ns 1.039ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "altpll0:inst\|altpll:altpll_component\|_clk0 46 " "Warning: Can't achieve minimum setup and hold requirement altpll0:inst\|altpll:altpll_component\|_clk0 along 46 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 register oneshot_i2c:inst18\|i2c_oneshot_ctrl:inst3\|tx_byte\[0\] register oneshot_i2c:inst18\|i2c_master:inst\|data_tx\[0\] -2.634 ns " "Info: Minimum slack time is -2.634 ns for clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" between source register \"oneshot_i2c:inst18\|i2c_oneshot_ctrl:inst3\|tx_byte\[0\]\" and destination register \"oneshot_i2c:inst18\|i2c_master:inst\|data_tx\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.880 ns + Shortest register register " "Info: + Shortest register to register delay is 0.880 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns oneshot_i2c:inst18\|i2c_oneshot_ctrl:inst3\|tx_byte\[0\] 1 REG LCFF_X48_Y17_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X48_Y17_N17; Fanout = 2; REG Node = 'oneshot_i2c:inst18\|i2c_oneshot_ctrl:inst3\|tx_byte\[0\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[0] } "NODE_NAME" } } { "i2c_oneshot_ctrl.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/i2c_oneshot_ctrl.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.514 ns) + CELL(0.366 ns) 0.880 ns oneshot_i2c:inst18\|i2c_master:inst\|data_tx\[0\] 2 REG LCFF_X48_Y16_N23 2 " "Info: 2: + IC(0.514 ns) + CELL(0.366 ns) = 0.880 ns; Loc. = LCFF_X48_Y16_N23; Fanout = 2; REG Node = 'oneshot_i2c:inst18\|i2c_master:inst\|data_tx\[0\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.880 ns" { oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[0] oneshot_i2c:inst18|i2c_master:inst|data_tx[0] } "NODE_NAME" } } { "i2c_master.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/i2c_master.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.366 ns ( 41.59 % ) " "Info: Total cell delay = 0.366 ns ( 41.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.514 ns ( 58.41 % ) " "Info: Total interconnect delay = 0.514 ns ( 58.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.880 ns" { oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[0] oneshot_i2c:inst18|i2c_master:inst|data_tx[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "0.880 ns" { oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[0] {} oneshot_i2c:inst18|i2c_master:inst|data_tx[0] {} } { 0.000ns 0.514ns } { 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "3.514 ns - Smallest register register " "Info: - Smallest register to register requirement is 3.514 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.498 ns + Smallest " "Info: + Smallest clock skew is 3.498 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 destination 8.806 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to destination register is 8.806 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.787 ns) 2.917 ns ACC_CLK_GEN:inst60\|clock_400KHz 3 REG LCFF_X31_Y32_N1 3 " "Info: 3: + IC(1.039 ns) + CELL(0.787 ns) = 2.917 ns; Loc. = LCFF_X31_Y32_N1; Fanout = 3; REG Node = 'ACC_CLK_GEN:inst60\|clock_400KHz'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.826 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/acc_clk_gen.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.971 ns) + CELL(0.787 ns) 5.675 ns oneshot_i2c:inst18\|i2c_master:inst\|data_clk 4 REG LCFF_X48_Y16_N15 23 " "Info: 4: + IC(1.971 ns) + CELL(0.787 ns) = 5.675 ns; Loc. = LCFF_X48_Y16_N15; Fanout = 23; REG Node = 'oneshot_i2c:inst18\|i2c_master:inst\|data_clk'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { ACC_CLK_GEN:inst60|clock_400KHz oneshot_i2c:inst18|i2c_master:inst|data_clk } "NODE_NAME" } } { "i2c_master.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/i2c_master.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.594 ns) + CELL(0.537 ns) 8.806 ns oneshot_i2c:inst18\|i2c_master:inst\|data_tx\[0\] 5 REG LCFF_X48_Y16_N23 2 " "Info: 5: + IC(2.594 ns) + CELL(0.537 ns) = 8.806 ns; Loc. = LCFF_X48_Y16_N23; Fanout = 2; REG Node = 'oneshot_i2c:inst18\|i2c_master:inst\|data_tx\[0\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.131 ns" { oneshot_i2c:inst18|i2c_master:inst|data_clk oneshot_i2c:inst18|i2c_master:inst|data_tx[0] } "NODE_NAME" } } { "i2c_master.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/i2c_master.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.111 ns ( 23.97 % ) " "Info: Total cell delay = 2.111 ns ( 23.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.695 ns ( 76.03 % ) " "Info: Total interconnect delay = 6.695 ns ( 76.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.806 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz oneshot_i2c:inst18|i2c_master:inst|data_clk oneshot_i2c:inst18|i2c_master:inst|data_tx[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "8.806 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_400KHz {} oneshot_i2c:inst18|i2c_master:inst|data_clk {} oneshot_i2c:inst18|i2c_master:inst|data_tx[0] {} } { 0.000ns 1.091ns 1.039ns 1.971ns 2.594ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 source 5.308 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to source register is 5.308 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.787 ns) 2.917 ns ACC_CLK_GEN:inst60\|clock_400KHz 3 REG LCFF_X31_Y32_N1 3 " "Info: 3: + IC(1.039 ns) + CELL(0.787 ns) = 2.917 ns; Loc. = LCFF_X31_Y32_N1; Fanout = 3; REG Node = 'ACC_CLK_GEN:inst60\|clock_400KHz'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.826 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/acc_clk_gen.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.834 ns) + CELL(0.000 ns) 3.751 ns ACC_CLK_GEN:inst60\|clock_400KHz~clkctrl 4 COMB CLKCTRL_G9 68 " "Info: 4: + IC(0.834 ns) + CELL(0.000 ns) = 3.751 ns; Loc. = CLKCTRL_G9; Fanout = 68; COMB Node = 'ACC_CLK_GEN:inst60\|clock_400KHz~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.834 ns" { ACC_CLK_GEN:inst60|clock_400KHz ACC_CLK_GEN:inst60|clock_400KHz~clkctrl } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/acc_clk_gen.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 5.308 ns oneshot_i2c:inst18\|i2c_oneshot_ctrl:inst3\|tx_byte\[0\] 5 REG LCFF_X48_Y17_N17 2 " "Info: 5: + IC(1.020 ns) + CELL(0.537 ns) = 5.308 ns; Loc. = LCFF_X48_Y17_N17; Fanout = 2; REG Node = 'oneshot_i2c:inst18\|i2c_oneshot_ctrl:inst3\|tx_byte\[0\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { ACC_CLK_GEN:inst60|clock_400KHz~clkctrl oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[0] } "NODE_NAME" } } { "i2c_oneshot_ctrl.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/i2c_oneshot_ctrl.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 24.94 % ) " "Info: Total cell delay = 1.324 ns ( 24.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.984 ns ( 75.06 % ) " "Info: Total interconnect delay = 3.984 ns ( 75.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.308 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz ACC_CLK_GEN:inst60|clock_400KHz~clkctrl oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.308 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_400KHz {} ACC_CLK_GEN:inst60|clock_400KHz~clkctrl {} oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[0] {} } { 0.000ns 1.091ns 1.039ns 0.834ns 1.020ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.806 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz oneshot_i2c:inst18|i2c_master:inst|data_clk oneshot_i2c:inst18|i2c_master:inst|data_tx[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "8.806 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_400KHz {} oneshot_i2c:inst18|i2c_master:inst|data_clk {} oneshot_i2c:inst18|i2c_master:inst|data_tx[0] {} } { 0.000ns 1.091ns 1.039ns 1.971ns 2.594ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.308 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz ACC_CLK_GEN:inst60|clock_400KHz~clkctrl oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.308 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_400KHz {} ACC_CLK_GEN:inst60|clock_400KHz~clkctrl {} oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[0] {} } { 0.000ns 1.091ns 1.039ns 0.834ns 1.020ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "i2c_oneshot_ctrl.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/i2c_oneshot_ctrl.vhd" 63 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "i2c_master.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/i2c_master.vhd" 110 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.806 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz oneshot_i2c:inst18|i2c_master:inst|data_clk oneshot_i2c:inst18|i2c_master:inst|data_tx[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "8.806 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_400KHz {} oneshot_i2c:inst18|i2c_master:inst|data_clk {} oneshot_i2c:inst18|i2c_master:inst|data_tx[0] {} } { 0.000ns 1.091ns 1.039ns 1.971ns 2.594ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.308 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz ACC_CLK_GEN:inst60|clock_400KHz~clkctrl oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.308 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_400KHz {} ACC_CLK_GEN:inst60|clock_400KHz~clkctrl {} oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[0] {} } { 0.000ns 1.091ns 1.039ns 0.834ns 1.020ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.880 ns" { oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[0] oneshot_i2c:inst18|i2c_master:inst|data_tx[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "0.880 ns" { oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[0] {} oneshot_i2c:inst18|i2c_master:inst|data_tx[0] {} } { 0.000ns 0.514ns } { 0.000ns 0.366ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.806 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz oneshot_i2c:inst18|i2c_master:inst|data_clk oneshot_i2c:inst18|i2c_master:inst|data_tx[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "8.806 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_400KHz {} oneshot_i2c:inst18|i2c_master:inst|data_clk {} oneshot_i2c:inst18|i2c_master:inst|data_tx[0] {} } { 0.000ns 1.091ns 1.039ns 1.971ns 2.594ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.308 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz ACC_CLK_GEN:inst60|clock_400KHz~clkctrl oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.308 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_400KHz {} ACC_CLK_GEN:inst60|clock_400KHz~clkctrl {} oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[0] {} } { 0.000ns 1.091ns 1.039ns 0.834ns 1.020ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "altpll0:inst\|altpll:altpll_component\|_clk1 70 " "Warning: Can't achieve minimum setup and hold requirement altpll0:inst\|altpll:altpll_component\|_clk1 along 70 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2 register VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] register VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] 531 ps " "Info: Minimum slack time is 531 ps for clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" between source register \"VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]\" and destination register \"VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.547 ns + Shortest register register " "Info: + Shortest register to register delay is 0.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] 1 REG LCFF_X46_Y13_N31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X46_Y13_N31; Fanout = 3; REG Node = 'VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_gkj.tdf" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.150 ns) 0.463 ns VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|counter_comb_bita11 2 COMB LCCOMB_X46_Y13_N30 1 " "Info: 2: + IC(0.313 ns) + CELL(0.150 ns) = 0.463 ns; Loc. = LCCOMB_X46_Y13_N30; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|counter_comb_bita11'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 } "NODE_NAME" } } { "db/cntr_gkj.tdf" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/cntr_gkj.tdf" 89 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.547 ns VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] 3 REG LCFF_X46_Y13_N31 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.547 ns; Loc. = LCFF_X46_Y13_N31; Fanout = 3; REG Node = 'VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_gkj.tdf" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.78 % ) " "Info: Total cell delay = 0.234 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.313 ns ( 57.22 % ) " "Info: Total interconnect delay = 0.313 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 {} VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk2 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk2 10.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2 destination 2.644 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" to destination register is 2.644 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk2'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G1 26 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 2.644 ns VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] 3 REG LCFF_X46_Y13_N31 3 " "Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 2.644 ns; Loc. = LCFF_X46_Y13_N31; Fanout = 3; REG Node = 'VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_gkj.tdf" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.31 % ) " "Info: Total cell delay = 0.537 ns ( 20.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.107 ns ( 79.69 % ) " "Info: Total interconnect delay = 2.107 ns ( 79.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 1.016ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2 source 2.644 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" to source register is 2.644 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk2'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G1 26 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 2.644 ns VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] 3 REG LCFF_X46_Y13_N31 3 " "Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 2.644 ns; Loc. = LCFF_X46_Y13_N31; Fanout = 3; REG Node = 'VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_gkj.tdf" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.31 % ) " "Info: Total cell delay = 0.537 ns ( 20.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.107 ns ( 79.69 % ) " "Info: Total interconnect delay = 2.107 ns ( 79.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 1.016ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 1.016ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_gkj.tdf" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "db/cntr_gkj.tdf" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 1.016ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 {} VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 1.016ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "VEL_CONTROL:inst52\|MOTOR_CMD\[14\] KEY\[0\] CLOCK_50 35.722 ns register " "Info: tsu for register \"VEL_CONTROL:inst52\|MOTOR_CMD\[14\]\" (data pin = \"KEY\[0\]\", clock pin = \"CLOCK_50\") is 35.722 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "39.580 ns + Longest pin register " "Info: + Longest pin to register delay is 39.580 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 PIN PIN_G26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2; PIN Node = 'KEY\[0\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 272 128 296 288 "KEY\[3..0\]" "" } { 376 896 944 392 "KEY\[0\]" "" } { 1016 -56 125 1032 "DI\[10..0\],SAFETY,SW\[16\],KEY\[3..1\]" "" } { 264 296 352 280 "KEY\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.106 ns) + CELL(0.150 ns) 7.118 ns I2C_INTERFACE:inst16\|i2c_ctrl:inst14\|data_out\[15\]~4 2 COMB LCCOMB_X29_Y13_N0 791 " "Info: 2: + IC(6.106 ns) + CELL(0.150 ns) = 7.118 ns; Loc. = LCCOMB_X29_Y13_N0; Fanout = 791; COMB Node = 'I2C_INTERFACE:inst16\|i2c_ctrl:inst14\|data_out\[15\]~4'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.256 ns" { KEY[0] I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 } "NODE_NAME" } } { "i2c_ctrl.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/i2c_ctrl.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.887 ns) + CELL(0.398 ns) 9.403 ns VEL_CONTROL:inst52\|WATCHDOG_INT\[4\]~head_lut 3 COMB LCCOMB_X43_Y16_N0 3 " "Info: 3: + IC(1.887 ns) + CELL(0.398 ns) = 9.403 ns; Loc. = LCCOMB_X43_Y16_N0; Fanout = 3; COMB Node = 'VEL_CONTROL:inst52\|WATCHDOG_INT\[4\]~head_lut'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.285 ns" { I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 VEL_CONTROL:inst52|WATCHDOG_INT[4]~head_lut } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 262 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.475 ns) + CELL(0.398 ns) 10.276 ns VEL_CONTROL:inst52\|Mux0~2 4 COMB LCCOMB_X43_Y16_N28 22 " "Info: 4: + IC(0.475 ns) + CELL(0.398 ns) = 10.276 ns; Loc. = LCCOMB_X43_Y16_N28; Fanout = 22; COMB Node = 'VEL_CONTROL:inst52\|Mux0~2'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.873 ns" { VEL_CONTROL:inst52|WATCHDOG_INT[4]~head_lut VEL_CONTROL:inst52|Mux0~2 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 273 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.420 ns) 11.678 ns VEL_CONTROL:inst52\|Add0~54 5 COMB LCCOMB_X45_Y14_N6 47 " "Info: 5: + IC(0.982 ns) + CELL(0.420 ns) = 11.678 ns; Loc. = LCCOMB_X45_Y14_N6; Fanout = 47; COMB Node = 'VEL_CONTROL:inst52\|Add0~54'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.402 ns" { VEL_CONTROL:inst52|Mux0~2 VEL_CONTROL:inst52|Add0~54 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.157 ns) + CELL(0.414 ns) 13.249 ns VEL_CONTROL:inst52\|Add0~7 6 COMB LCCOMB_X45_Y19_N10 2 " "Info: 6: + IC(1.157 ns) + CELL(0.414 ns) = 13.249 ns; Loc. = LCCOMB_X45_Y19_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add0~7'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { VEL_CONTROL:inst52|Add0~54 VEL_CONTROL:inst52|Add0~7 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.320 ns VEL_CONTROL:inst52\|Add0~9 7 COMB LCCOMB_X45_Y19_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 13.320 ns; Loc. = LCCOMB_X45_Y19_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add0~9'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add0~7 VEL_CONTROL:inst52|Add0~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 13.479 ns VEL_CONTROL:inst52\|Add0~11 8 COMB LCCOMB_X45_Y19_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 13.479 ns; Loc. = LCCOMB_X45_Y19_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add0~11'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst52|Add0~9 VEL_CONTROL:inst52|Add0~11 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.550 ns VEL_CONTROL:inst52\|Add0~13 9 COMB LCCOMB_X45_Y19_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 13.550 ns; Loc. = LCCOMB_X45_Y19_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add0~13'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add0~11 VEL_CONTROL:inst52|Add0~13 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.621 ns VEL_CONTROL:inst52\|Add0~15 10 COMB LCCOMB_X45_Y19_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 13.621 ns; Loc. = LCCOMB_X45_Y19_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add0~15'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add0~13 VEL_CONTROL:inst52|Add0~15 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.692 ns VEL_CONTROL:inst52\|Add0~17 11 COMB LCCOMB_X45_Y19_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 13.692 ns; Loc. = LCCOMB_X45_Y19_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add0~17'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add0~15 VEL_CONTROL:inst52|Add0~17 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.763 ns VEL_CONTROL:inst52\|Add0~19 12 COMB LCCOMB_X45_Y19_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 13.763 ns; Loc. = LCCOMB_X45_Y19_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add0~19'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add0~17 VEL_CONTROL:inst52|Add0~19 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.834 ns VEL_CONTROL:inst52\|Add0~21 13 COMB LCCOMB_X45_Y19_N24 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 13.834 ns; Loc. = LCCOMB_X45_Y19_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add0~21'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add0~19 VEL_CONTROL:inst52|Add0~21 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.905 ns VEL_CONTROL:inst52\|Add0~23 14 COMB LCCOMB_X45_Y19_N26 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 13.905 ns; Loc. = LCCOMB_X45_Y19_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add0~23'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add0~21 VEL_CONTROL:inst52|Add0~23 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.976 ns VEL_CONTROL:inst52\|Add0~25 15 COMB LCCOMB_X45_Y19_N28 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 13.976 ns; Loc. = LCCOMB_X45_Y19_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add0~25'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add0~23 VEL_CONTROL:inst52|Add0~25 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 14.122 ns VEL_CONTROL:inst52\|Add0~27 16 COMB LCCOMB_X45_Y19_N30 2 " "Info: 16: + IC(0.000 ns) + CELL(0.146 ns) = 14.122 ns; Loc. = LCCOMB_X45_Y19_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add0~27'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { VEL_CONTROL:inst52|Add0~25 VEL_CONTROL:inst52|Add0~27 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.193 ns VEL_CONTROL:inst52\|Add0~29 17 COMB LCCOMB_X45_Y18_N0 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 14.193 ns; Loc. = LCCOMB_X45_Y18_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add0~29'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add0~27 VEL_CONTROL:inst52|Add0~29 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.264 ns VEL_CONTROL:inst52\|Add0~31 18 COMB LCCOMB_X45_Y18_N2 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 14.264 ns; Loc. = LCCOMB_X45_Y18_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add0~31'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add0~29 VEL_CONTROL:inst52|Add0~31 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.335 ns VEL_CONTROL:inst52\|Add0~33 19 COMB LCCOMB_X45_Y18_N4 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 14.335 ns; Loc. = LCCOMB_X45_Y18_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add0~33'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add0~31 VEL_CONTROL:inst52|Add0~33 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.406 ns VEL_CONTROL:inst52\|Add0~35 20 COMB LCCOMB_X45_Y18_N6 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 14.406 ns; Loc. = LCCOMB_X45_Y18_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add0~35'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add0~33 VEL_CONTROL:inst52|Add0~35 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.477 ns VEL_CONTROL:inst52\|Add0~37 21 COMB LCCOMB_X45_Y18_N8 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 14.477 ns; Loc. = LCCOMB_X45_Y18_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add0~37'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add0~35 VEL_CONTROL:inst52|Add0~37 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.548 ns VEL_CONTROL:inst52\|Add0~39 22 COMB LCCOMB_X45_Y18_N10 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 14.548 ns; Loc. = LCCOMB_X45_Y18_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add0~39'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add0~37 VEL_CONTROL:inst52|Add0~39 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.619 ns VEL_CONTROL:inst52\|Add0~41 23 COMB LCCOMB_X45_Y18_N12 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 14.619 ns; Loc. = LCCOMB_X45_Y18_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add0~41'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add0~39 VEL_CONTROL:inst52|Add0~41 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 14.778 ns VEL_CONTROL:inst52\|Add0~43 24 COMB LCCOMB_X45_Y18_N14 2 " "Info: 24: + IC(0.000 ns) + CELL(0.159 ns) = 14.778 ns; Loc. = LCCOMB_X45_Y18_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add0~43'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst52|Add0~41 VEL_CONTROL:inst52|Add0~43 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.849 ns VEL_CONTROL:inst52\|Add0~45 25 COMB LCCOMB_X45_Y18_N16 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 14.849 ns; Loc. = LCCOMB_X45_Y18_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add0~45'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add0~43 VEL_CONTROL:inst52|Add0~45 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.920 ns VEL_CONTROL:inst52\|Add0~47 26 COMB LCCOMB_X45_Y18_N18 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 14.920 ns; Loc. = LCCOMB_X45_Y18_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add0~47'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add0~45 VEL_CONTROL:inst52|Add0~47 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 15.330 ns VEL_CONTROL:inst52\|Add0~48 27 COMB LCCOMB_X45_Y18_N20 1 " "Info: 27: + IC(0.000 ns) + CELL(0.410 ns) = 15.330 ns; Loc. = LCCOMB_X45_Y18_N20; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|Add0~48'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|Add0~47 VEL_CONTROL:inst52|Add0~48 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.437 ns) 16.219 ns VEL_CONTROL:inst52\|CMD_VEL\[29\]~2 28 COMB LCCOMB_X46_Y18_N2 13 " "Info: 28: + IC(0.452 ns) + CELL(0.437 ns) = 16.219 ns; Loc. = LCCOMB_X46_Y18_N2; Fanout = 13; COMB Node = 'VEL_CONTROL:inst52\|CMD_VEL\[29\]~2'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.889 ns" { VEL_CONTROL:inst52|Add0~48 VEL_CONTROL:inst52|CMD_VEL[29]~2 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.359 ns) + CELL(0.393 ns) 17.971 ns VEL_CONTROL:inst52\|Add4~59 29 COMB LCCOMB_X42_Y18_N26 2 " "Info: 29: + IC(1.359 ns) + CELL(0.393 ns) = 17.971 ns; Loc. = LCCOMB_X42_Y18_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~59'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.752 ns" { VEL_CONTROL:inst52|CMD_VEL[29]~2 VEL_CONTROL:inst52|Add4~59 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 18.381 ns VEL_CONTROL:inst52\|Add4~60 30 COMB LCCOMB_X42_Y18_N28 15 " "Info: 30: + IC(0.000 ns) + CELL(0.410 ns) = 18.381 ns; Loc. = LCCOMB_X42_Y18_N28; Fanout = 15; COMB Node = 'VEL_CONTROL:inst52\|Add4~60'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|Add4~59 VEL_CONTROL:inst52|Add4~60 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.480 ns) + CELL(0.393 ns) 19.254 ns VEL_CONTROL:inst52\|VEL_ERR~2 31 COMB LCCOMB_X41_Y18_N26 1 " "Info: 31: + IC(0.480 ns) + CELL(0.393 ns) = 19.254 ns; Loc. = LCCOMB_X41_Y18_N26; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|VEL_ERR~2'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.873 ns" { VEL_CONTROL:inst52|Add4~60 VEL_CONTROL:inst52|VEL_ERR~2 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.393 ns) 19.900 ns VEL_CONTROL:inst52\|VEL_ERR~9 32 COMB LCCOMB_X41_Y18_N12 29 " "Info: 32: + IC(0.253 ns) + CELL(0.393 ns) = 19.900 ns; Loc. = LCCOMB_X41_Y18_N12; Fanout = 29; COMB Node = 'VEL_CONTROL:inst52\|VEL_ERR~9'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { VEL_CONTROL:inst52|VEL_ERR~2 VEL_CONTROL:inst52|VEL_ERR~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.860 ns) + CELL(0.275 ns) 21.035 ns VEL_CONTROL:inst52\|VEL_ERR~30 33 COMB LCCOMB_X42_Y15_N30 2 " "Info: 33: + IC(0.860 ns) + CELL(0.275 ns) = 21.035 ns; Loc. = LCCOMB_X42_Y15_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|VEL_ERR~30'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.135 ns" { VEL_CONTROL:inst52|VEL_ERR~9 VEL_CONTROL:inst52|VEL_ERR~30 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.406 ns) + CELL(0.393 ns) 21.834 ns VEL_CONTROL:inst52\|Add6~3 34 COMB LCCOMB_X41_Y15_N2 2 " "Info: 34: + IC(0.406 ns) + CELL(0.393 ns) = 21.834 ns; Loc. = LCCOMB_X41_Y15_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~3'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.799 ns" { VEL_CONTROL:inst52|VEL_ERR~30 VEL_CONTROL:inst52|Add6~3 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.905 ns VEL_CONTROL:inst52\|Add6~5 35 COMB LCCOMB_X41_Y15_N4 2 " "Info: 35: + IC(0.000 ns) + CELL(0.071 ns) = 21.905 ns; Loc. = LCCOMB_X41_Y15_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~5'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~3 VEL_CONTROL:inst52|Add6~5 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.976 ns VEL_CONTROL:inst52\|Add6~7 36 COMB LCCOMB_X41_Y15_N6 2 " "Info: 36: + IC(0.000 ns) + CELL(0.071 ns) = 21.976 ns; Loc. = LCCOMB_X41_Y15_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~7'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~5 VEL_CONTROL:inst52|Add6~7 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.047 ns VEL_CONTROL:inst52\|Add6~9 37 COMB LCCOMB_X41_Y15_N8 2 " "Info: 37: + IC(0.000 ns) + CELL(0.071 ns) = 22.047 ns; Loc. = LCCOMB_X41_Y15_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~9'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~7 VEL_CONTROL:inst52|Add6~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.118 ns VEL_CONTROL:inst52\|Add6~11 38 COMB LCCOMB_X41_Y15_N10 2 " "Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 22.118 ns; Loc. = LCCOMB_X41_Y15_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~11'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~9 VEL_CONTROL:inst52|Add6~11 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.189 ns VEL_CONTROL:inst52\|Add6~13 39 COMB LCCOMB_X41_Y15_N12 2 " "Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 22.189 ns; Loc. = LCCOMB_X41_Y15_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~13'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~11 VEL_CONTROL:inst52|Add6~13 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 22.348 ns VEL_CONTROL:inst52\|Add6~15 40 COMB LCCOMB_X41_Y15_N14 2 " "Info: 40: + IC(0.000 ns) + CELL(0.159 ns) = 22.348 ns; Loc. = LCCOMB_X41_Y15_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~15'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst52|Add6~13 VEL_CONTROL:inst52|Add6~15 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.419 ns VEL_CONTROL:inst52\|Add6~17 41 COMB LCCOMB_X41_Y15_N16 2 " "Info: 41: + IC(0.000 ns) + CELL(0.071 ns) = 22.419 ns; Loc. = LCCOMB_X41_Y15_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~17'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~15 VEL_CONTROL:inst52|Add6~17 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.490 ns VEL_CONTROL:inst52\|Add6~19 42 COMB LCCOMB_X41_Y15_N18 2 " "Info: 42: + IC(0.000 ns) + CELL(0.071 ns) = 22.490 ns; Loc. = LCCOMB_X41_Y15_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~19'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~17 VEL_CONTROL:inst52|Add6~19 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.561 ns VEL_CONTROL:inst52\|Add6~21 43 COMB LCCOMB_X41_Y15_N20 2 " "Info: 43: + IC(0.000 ns) + CELL(0.071 ns) = 22.561 ns; Loc. = LCCOMB_X41_Y15_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~21'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~19 VEL_CONTROL:inst52|Add6~21 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.632 ns VEL_CONTROL:inst52\|Add6~23 44 COMB LCCOMB_X41_Y15_N22 2 " "Info: 44: + IC(0.000 ns) + CELL(0.071 ns) = 22.632 ns; Loc. = LCCOMB_X41_Y15_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~23'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~21 VEL_CONTROL:inst52|Add6~23 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.703 ns VEL_CONTROL:inst52\|Add6~25 45 COMB LCCOMB_X41_Y15_N24 2 " "Info: 45: + IC(0.000 ns) + CELL(0.071 ns) = 22.703 ns; Loc. = LCCOMB_X41_Y15_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~25'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~23 VEL_CONTROL:inst52|Add6~25 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.774 ns VEL_CONTROL:inst52\|Add6~27 46 COMB LCCOMB_X41_Y15_N26 2 " "Info: 46: + IC(0.000 ns) + CELL(0.071 ns) = 22.774 ns; Loc. = LCCOMB_X41_Y15_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~27'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~25 VEL_CONTROL:inst52|Add6~27 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.845 ns VEL_CONTROL:inst52\|Add6~29 47 COMB LCCOMB_X41_Y15_N28 2 " "Info: 47: + IC(0.000 ns) + CELL(0.071 ns) = 22.845 ns; Loc. = LCCOMB_X41_Y15_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~29'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~27 VEL_CONTROL:inst52|Add6~29 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 22.991 ns VEL_CONTROL:inst52\|Add6~31 48 COMB LCCOMB_X41_Y15_N30 2 " "Info: 48: + IC(0.000 ns) + CELL(0.146 ns) = 22.991 ns; Loc. = LCCOMB_X41_Y15_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~31'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { VEL_CONTROL:inst52|Add6~29 VEL_CONTROL:inst52|Add6~31 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.062 ns VEL_CONTROL:inst52\|Add6~33 49 COMB LCCOMB_X41_Y14_N0 2 " "Info: 49: + IC(0.000 ns) + CELL(0.071 ns) = 23.062 ns; Loc. = LCCOMB_X41_Y14_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~33'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~31 VEL_CONTROL:inst52|Add6~33 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.133 ns VEL_CONTROL:inst52\|Add6~35 50 COMB LCCOMB_X41_Y14_N2 2 " "Info: 50: + IC(0.000 ns) + CELL(0.071 ns) = 23.133 ns; Loc. = LCCOMB_X41_Y14_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~35'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~33 VEL_CONTROL:inst52|Add6~35 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.204 ns VEL_CONTROL:inst52\|Add6~37 51 COMB LCCOMB_X41_Y14_N4 2 " "Info: 51: + IC(0.000 ns) + CELL(0.071 ns) = 23.204 ns; Loc. = LCCOMB_X41_Y14_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~37'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~35 VEL_CONTROL:inst52|Add6~37 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.275 ns VEL_CONTROL:inst52\|Add6~39 52 COMB LCCOMB_X41_Y14_N6 2 " "Info: 52: + IC(0.000 ns) + CELL(0.071 ns) = 23.275 ns; Loc. = LCCOMB_X41_Y14_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~39'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~37 VEL_CONTROL:inst52|Add6~39 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.346 ns VEL_CONTROL:inst52\|Add6~41 53 COMB LCCOMB_X41_Y14_N8 2 " "Info: 53: + IC(0.000 ns) + CELL(0.071 ns) = 23.346 ns; Loc. = LCCOMB_X41_Y14_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~41'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~39 VEL_CONTROL:inst52|Add6~41 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.417 ns VEL_CONTROL:inst52\|Add6~43 54 COMB LCCOMB_X41_Y14_N10 2 " "Info: 54: + IC(0.000 ns) + CELL(0.071 ns) = 23.417 ns; Loc. = LCCOMB_X41_Y14_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~43'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~41 VEL_CONTROL:inst52|Add6~43 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.488 ns VEL_CONTROL:inst52\|Add6~45 55 COMB LCCOMB_X41_Y14_N12 2 " "Info: 55: + IC(0.000 ns) + CELL(0.071 ns) = 23.488 ns; Loc. = LCCOMB_X41_Y14_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~45'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~43 VEL_CONTROL:inst52|Add6~45 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 23.647 ns VEL_CONTROL:inst52\|Add6~47 56 COMB LCCOMB_X41_Y14_N14 2 " "Info: 56: + IC(0.000 ns) + CELL(0.159 ns) = 23.647 ns; Loc. = LCCOMB_X41_Y14_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~47'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst52|Add6~45 VEL_CONTROL:inst52|Add6~47 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.718 ns VEL_CONTROL:inst52\|Add6~49 57 COMB LCCOMB_X41_Y14_N16 2 " "Info: 57: + IC(0.000 ns) + CELL(0.071 ns) = 23.718 ns; Loc. = LCCOMB_X41_Y14_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~49'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~47 VEL_CONTROL:inst52|Add6~49 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.789 ns VEL_CONTROL:inst52\|Add6~51 58 COMB LCCOMB_X41_Y14_N18 2 " "Info: 58: + IC(0.000 ns) + CELL(0.071 ns) = 23.789 ns; Loc. = LCCOMB_X41_Y14_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~51'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~49 VEL_CONTROL:inst52|Add6~51 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 24.199 ns VEL_CONTROL:inst52\|Add6~52 59 COMB LCCOMB_X41_Y14_N20 3 " "Info: 59: + IC(0.000 ns) + CELL(0.410 ns) = 24.199 ns; Loc. = LCCOMB_X41_Y14_N20; Fanout = 3; COMB Node = 'VEL_CONTROL:inst52\|Add6~52'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|Add6~51 VEL_CONTROL:inst52|Add6~52 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.149 ns) 25.028 ns VEL_CONTROL:inst52\|LessThan6~3 60 COMB LCCOMB_X40_Y14_N20 1 " "Info: 60: + IC(0.680 ns) + CELL(0.149 ns) = 25.028 ns; Loc. = LCCOMB_X40_Y14_N20; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|LessThan6~3'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.829 ns" { VEL_CONTROL:inst52|Add6~52 VEL_CONTROL:inst52|LessThan6~3 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.438 ns) 25.739 ns VEL_CONTROL:inst52\|LessThan6~5 61 COMB LCCOMB_X40_Y14_N16 18 " "Info: 61: + IC(0.273 ns) + CELL(0.438 ns) = 25.739 ns; Loc. = LCCOMB_X40_Y14_N16; Fanout = 18; COMB Node = 'VEL_CONTROL:inst52\|LessThan6~5'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.711 ns" { VEL_CONTROL:inst52|LessThan6~3 VEL_CONTROL:inst52|LessThan6~5 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 26.304 ns VEL_CONTROL:inst52\|CUM_VEL_ERR~29 62 COMB LCCOMB_X40_Y14_N0 30 " "Info: 62: + IC(0.290 ns) + CELL(0.275 ns) = 26.304 ns; Loc. = LCCOMB_X40_Y14_N0; Fanout = 30; COMB Node = 'VEL_CONTROL:inst52\|CUM_VEL_ERR~29'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { VEL_CONTROL:inst52|LessThan6~5 VEL_CONTROL:inst52|CUM_VEL_ERR~29 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.809 ns) + CELL(0.275 ns) 27.388 ns VEL_CONTROL:inst52\|CUM_VEL_ERR~33 63 COMB LCCOMB_X41_Y16_N4 18 " "Info: 63: + IC(0.809 ns) + CELL(0.275 ns) = 27.388 ns; Loc. = LCCOMB_X41_Y16_N4; Fanout = 18; COMB Node = 'VEL_CONTROL:inst52\|CUM_VEL_ERR~33'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.084 ns" { VEL_CONTROL:inst52|CUM_VEL_ERR~29 VEL_CONTROL:inst52|CUM_VEL_ERR~33 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(2.663 ns) 30.719 ns VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_mult3~DATAOUT6 64 COMB DSPMULT_X39_Y16_N0 1 " "Info: 64: + IC(0.668 ns) + CELL(2.663 ns) = 30.719 ns; Loc. = DSPMULT_X39_Y16_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_mult3~DATAOUT6'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.331 ns" { VEL_CONTROL:inst52|CUM_VEL_ERR~33 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 } "NODE_NAME" } } { "db/mult_q3t.tdf" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/mult_q3t.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.224 ns) 30.943 ns VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_out4~DATAOUT6 65 COMB DSPOUT_X39_Y16_N2 2 " "Info: 65: + IC(0.000 ns) + CELL(0.224 ns) = 30.943 ns; Loc. = DSPOUT_X39_Y16_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_out4~DATAOUT6'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.224 ns" { VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 } "NODE_NAME" } } { "db/mult_q3t.tdf" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/db/mult_q3t.tdf" 62 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.635 ns) + CELL(0.393 ns) 31.971 ns VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_2~1 66 COMB LCCOMB_X41_Y16_N16 2 " "Info: 66: + IC(0.635 ns) + CELL(0.393 ns) = 31.971 ns; Loc. = LCCOMB_X41_Y16_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_2~1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.028 ns" { VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 32.381 ns VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_2~2 67 COMB LCCOMB_X41_Y16_N18 2 " "Info: 67: + IC(0.000 ns) + CELL(0.410 ns) = 32.381 ns; Loc. = LCCOMB_X41_Y16_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_2~2'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.393 ns) 33.222 ns VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_1~15 68 COMB LCCOMB_X40_Y16_N16 2 " "Info: 68: + IC(0.448 ns) + CELL(0.393 ns) = 33.222 ns; Loc. = LCCOMB_X40_Y16_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_1~15'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.841 ns" { VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 33.632 ns VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_1~16 69 COMB LCCOMB_X40_Y16_N18 2 " "Info: 69: + IC(0.000 ns) + CELL(0.410 ns) = 33.632 ns; Loc. = LCCOMB_X40_Y16_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_1~16'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~16 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.393 ns) 34.776 ns VEL_CONTROL:inst52\|Add10~49 70 COMB LCCOMB_X40_Y12_N18 2 " "Info: 70: + IC(0.751 ns) + CELL(0.393 ns) = 34.776 ns; Loc. = LCCOMB_X40_Y12_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add10~49'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~16 VEL_CONTROL:inst52|Add10~49 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 35.186 ns VEL_CONTROL:inst52\|Add10~50 71 COMB LCCOMB_X40_Y12_N20 2 " "Info: 71: + IC(0.000 ns) + CELL(0.410 ns) = 35.186 ns; Loc. = LCCOMB_X40_Y12_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add10~50'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|Add10~49 VEL_CONTROL:inst52|Add10~50 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.414 ns) 36.054 ns VEL_CONTROL:inst52\|Add11~51 72 COMB LCCOMB_X41_Y12_N20 2 " "Info: 72: + IC(0.454 ns) + CELL(0.414 ns) = 36.054 ns; Loc. = LCCOMB_X41_Y12_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add11~51'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.868 ns" { VEL_CONTROL:inst52|Add10~50 VEL_CONTROL:inst52|Add11~51 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.125 ns VEL_CONTROL:inst52\|Add11~53 73 COMB LCCOMB_X41_Y12_N22 2 " "Info: 73: + IC(0.000 ns) + CELL(0.071 ns) = 36.125 ns; Loc. = LCCOMB_X41_Y12_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add11~53'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add11~51 VEL_CONTROL:inst52|Add11~53 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 36.535 ns VEL_CONTROL:inst52\|Add11~54 74 COMB LCCOMB_X41_Y12_N24 3 " "Info: 74: + IC(0.000 ns) + CELL(0.410 ns) = 36.535 ns; Loc. = LCCOMB_X41_Y12_N24; Fanout = 3; COMB Node = 'VEL_CONTROL:inst52\|Add11~54'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|Add11~53 VEL_CONTROL:inst52|Add11~54 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.275 ns) 37.495 ns VEL_CONTROL:inst52\|MOTOR_CMD\[2\]~25 75 COMB LCCOMB_X42_Y12_N14 1 " "Info: 75: + IC(0.685 ns) + CELL(0.275 ns) = 37.495 ns; Loc. = LCCOMB_X42_Y12_N14; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|MOTOR_CMD\[2\]~25'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.960 ns" { VEL_CONTROL:inst52|Add11~54 VEL_CONTROL:inst52|MOTOR_CMD[2]~25 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.150 ns) 38.038 ns VEL_CONTROL:inst52\|MOTOR_CMD\[2\]~26 76 COMB LCCOMB_X43_Y12_N14 9 " "Info: 76: + IC(0.393 ns) + CELL(0.150 ns) = 38.038 ns; Loc. = LCCOMB_X43_Y12_N14; Fanout = 9; COMB Node = 'VEL_CONTROL:inst52\|MOTOR_CMD\[2\]~26'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.543 ns" { VEL_CONTROL:inst52|MOTOR_CMD[2]~25 VEL_CONTROL:inst52|MOTOR_CMD[2]~26 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.275 ns) 38.609 ns VEL_CONTROL:inst52\|MOTOR_CMD\[2\]~27 77 COMB LCCOMB_X43_Y12_N4 17 " "Info: 77: + IC(0.296 ns) + CELL(0.275 ns) = 38.609 ns; Loc. = LCCOMB_X43_Y12_N4; Fanout = 17; COMB Node = 'VEL_CONTROL:inst52\|MOTOR_CMD\[2\]~27'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { VEL_CONTROL:inst52|MOTOR_CMD[2]~26 VEL_CONTROL:inst52|MOTOR_CMD[2]~27 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.150 ns) 39.496 ns VEL_CONTROL:inst52\|MOTOR_CMD\[14\]~10 78 COMB LCCOMB_X42_Y13_N4 1 " "Info: 78: + IC(0.737 ns) + CELL(0.150 ns) = 39.496 ns; Loc. = LCCOMB_X42_Y13_N4; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|MOTOR_CMD\[14\]~10'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.887 ns" { VEL_CONTROL:inst52|MOTOR_CMD[2]~27 VEL_CONTROL:inst52|MOTOR_CMD[14]~10 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 39.580 ns VEL_CONTROL:inst52\|MOTOR_CMD\[14\] 79 REG LCFF_X42_Y13_N5 3 " "Info: 79: + IC(0.000 ns) + CELL(0.084 ns) = 39.580 ns; Loc. = LCFF_X42_Y13_N5; Fanout = 3; REG Node = 'VEL_CONTROL:inst52\|MOTOR_CMD\[14\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { VEL_CONTROL:inst52|MOTOR_CMD[14]~10 VEL_CONTROL:inst52|MOTOR_CMD[14] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "18.044 ns ( 45.59 % ) " "Info: Total cell delay = 18.044 ns ( 45.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "21.536 ns ( 54.41 % ) " "Info: Total interconnect delay = 21.536 ns ( 54.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "39.580 ns" { KEY[0] I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 VEL_CONTROL:inst52|WATCHDOG_INT[4]~head_lut VEL_CONTROL:inst52|Mux0~2 VEL_CONTROL:inst52|Add0~54 VEL_CONTROL:inst52|Add0~7 VEL_CONTROL:inst52|Add0~9 VEL_CONTROL:inst52|Add0~11 VEL_CONTROL:inst52|Add0~13 VEL_CONTROL:inst52|Add0~15 VEL_CONTROL:inst52|Add0~17 VEL_CONTROL:inst52|Add0~19 VEL_CONTROL:inst52|Add0~21 VEL_CONTROL:inst52|Add0~23 VEL_CONTROL:inst52|Add0~25 VEL_CONTROL:inst52|Add0~27 VEL_CONTROL:inst52|Add0~29 VEL_CONTROL:inst52|Add0~31 VEL_CONTROL:inst52|Add0~33 VEL_CONTROL:inst52|Add0~35 VEL_CONTROL:inst52|Add0~37 VEL_CONTROL:inst52|Add0~39 VEL_CONTROL:inst52|Add0~41 VEL_CONTROL:inst52|Add0~43 VEL_CONTROL:inst52|Add0~45 VEL_CONTROL:inst52|Add0~47 VEL_CONTROL:inst52|Add0~48 VEL_CONTROL:inst52|CMD_VEL[29]~2 VEL_CONTROL:inst52|Add4~59 VEL_CONTROL:inst52|Add4~60 VEL_CONTROL:inst52|VEL_ERR~2 VEL_CONTROL:inst52|VEL_ERR~9 VEL_CONTROL:inst52|VEL_ERR~30 VEL_CONTROL:inst52|Add6~3 VEL_CONTROL:inst52|Add6~5 VEL_CONTROL:inst52|Add6~7 VEL_CONTROL:inst52|Add6~9 VEL_CONTROL:inst52|Add6~11 VEL_CONTROL:inst52|Add6~13 VEL_CONTROL:inst52|Add6~15 VEL_CONTROL:inst52|Add6~17 VEL_CONTROL:inst52|Add6~19 VEL_CONTROL:inst52|Add6~21 VEL_CONTROL:inst52|Add6~23 VEL_CONTROL:inst52|Add6~25 VEL_CONTROL:inst52|Add6~27 VEL_CONTROL:inst52|Add6~29 VEL_CONTROL:inst52|Add6~31 VEL_CONTROL:inst52|Add6~33 VEL_CONTROL:inst52|Add6~35 VEL_CONTROL:inst52|Add6~37 VEL_CONTROL:inst52|Add6~39 VEL_CONTROL:inst52|Add6~41 VEL_CONTROL:inst52|Add6~43 VEL_CONTROL:inst52|Add6~45 VEL_CONTROL:inst52|Add6~47 VEL_CONTROL:inst52|Add6~49 VEL_CONTROL:inst52|Add6~51 VEL_CONTROL:inst52|Add6~52 VEL_CONTROL:inst52|LessThan6~3 VEL_CONTROL:inst52|LessThan6~5 VEL_CONTROL:inst52|CUM_VEL_ERR~29 VEL_CONTROL:inst52|CUM_VEL_ERR~33 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~16 VEL_CONTROL:inst52|Add10~49 VEL_CONTROL:inst52|Add10~50 VEL_CONTROL:inst52|Add11~51 VEL_CONTROL:inst52|Add11~53 VEL_CONTROL:inst52|Add11~54 VEL_CONTROL:inst52|MOTOR_CMD[2]~25 VEL_CONTROL:inst52|MOTOR_CMD[2]~26 VEL_CONTROL:inst52|MOTOR_CMD[2]~27 VEL_CONTROL:inst52|MOTOR_CMD[14]~10 VEL_CONTROL:inst52|MOTOR_CMD[14] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "39.580 ns" { KEY[0] {} KEY[0]~combout {} I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 {} VEL_CONTROL:inst52|WATCHDOG_INT[4]~head_lut {} VEL_CONTROL:inst52|Mux0~2 {} VEL_CONTROL:inst52|Add0~54 {} VEL_CONTROL:inst52|Add0~7 {} VEL_CONTROL:inst52|Add0~9 {} VEL_CONTROL:inst52|Add0~11 {} VEL_CONTROL:inst52|Add0~13 {} VEL_CONTROL:inst52|Add0~15 {} VEL_CONTROL:inst52|Add0~17 {} VEL_CONTROL:inst52|Add0~19 {} VEL_CONTROL:inst52|Add0~21 {} VEL_CONTROL:inst52|Add0~23 {} VEL_CONTROL:inst52|Add0~25 {} VEL_CONTROL:inst52|Add0~27 {} VEL_CONTROL:inst52|Add0~29 {} VEL_CONTROL:inst52|Add0~31 {} VEL_CONTROL:inst52|Add0~33 {} VEL_CONTROL:inst52|Add0~35 {} VEL_CONTROL:inst52|Add0~37 {} VEL_CONTROL:inst52|Add0~39 {} VEL_CONTROL:inst52|Add0~41 {} VEL_CONTROL:inst52|Add0~43 {} VEL_CONTROL:inst52|Add0~45 {} VEL_CONTROL:inst52|Add0~47 {} VEL_CONTROL:inst52|Add0~48 {} VEL_CONTROL:inst52|CMD_VEL[29]~2 {} VEL_CONTROL:inst52|Add4~59 {} VEL_CONTROL:inst52|Add4~60 {} VEL_CONTROL:inst52|VEL_ERR~2 {} VEL_CONTROL:inst52|VEL_ERR~9 {} VEL_CONTROL:inst52|VEL_ERR~30 {} VEL_CONTROL:inst52|Add6~3 {} VEL_CONTROL:inst52|Add6~5 {} VEL_CONTROL:inst52|Add6~7 {} VEL_CONTROL:inst52|Add6~9 {} VEL_CONTROL:inst52|Add6~11 {} VEL_CONTROL:inst52|Add6~13 {} VEL_CONTROL:inst52|Add6~15 {} VEL_CONTROL:inst52|Add6~17 {} VEL_CONTROL:inst52|Add6~19 {} VEL_CONTROL:inst52|Add6~21 {} VEL_CONTROL:inst52|Add6~23 {} VEL_CONTROL:inst52|Add6~25 {} VEL_CONTROL:inst52|Add6~27 {} VEL_CONTROL:inst52|Add6~29 {} VEL_CONTROL:inst52|Add6~31 {} VEL_CONTROL:inst52|Add6~33 {} VEL_CONTROL:inst52|Add6~35 {} VEL_CONTROL:inst52|Add6~37 {} VEL_CONTROL:inst52|Add6~39 {} VEL_CONTROL:inst52|Add6~41 {} VEL_CONTROL:inst52|Add6~43 {} VEL_CONTROL:inst52|Add6~45 {} VEL_CONTROL:inst52|Add6~47 {} VEL_CONTROL:inst52|Add6~49 {} VEL_CONTROL:inst52|Add6~51 {} VEL_CONTROL:inst52|Add6~52 {} VEL_CONTROL:inst52|LessThan6~3 {} VEL_CONTROL:inst52|LessThan6~5 {} VEL_CONTROL:inst52|CUM_VEL_ERR~29 {} VEL_CONTROL:inst52|CUM_VEL_ERR~33 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~16 {} VEL_CONTROL:inst52|Add10~49 {} VEL_CONTROL:inst52|Add10~50 {} VEL_CONTROL:inst52|Add11~51 {} VEL_CONTROL:inst52|Add11~53 {} VEL_CONTROL:inst52|Add11~54 {} VEL_CONTROL:inst52|MOTOR_CMD[2]~25 {} VEL_CONTROL:inst52|MOTOR_CMD[2]~26 {} VEL_CONTROL:inst52|MOTOR_CMD[2]~27 {} VEL_CONTROL:inst52|MOTOR_CMD[14]~10 {} VEL_CONTROL:inst52|MOTOR_CMD[14] {} } { 0.000ns 0.000ns 6.106ns 1.887ns 0.475ns 0.982ns 1.157ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.452ns 1.359ns 0.000ns 0.480ns 0.253ns 0.860ns 0.406ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.680ns 0.273ns 0.290ns 0.809ns 0.668ns 0.000ns 0.635ns 0.000ns 0.448ns 0.000ns 0.751ns 0.000ns 0.454ns 0.000ns 0.000ns 0.685ns 0.393ns 0.296ns 0.737ns 0.000ns } { 0.000ns 0.862ns 0.150ns 0.398ns 0.398ns 0.420ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.437ns 0.393ns 0.410ns 0.393ns 0.393ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.149ns 0.438ns 0.275ns 0.275ns 2.663ns 0.224ns 0.393ns 0.410ns 0.393ns 0.410ns 0.393ns 0.410ns 0.414ns 0.071ns 0.410ns 0.275ns 0.150ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 altpll0:inst\|altpll:altpll_component\|_clk1 -2.358 ns - " "Info: - Offset between input clock \"CLOCK_50\" and output clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is -2.358 ns" {  } { { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 320 384 552 336 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 destination 6.180 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to destination register is 6.180 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.787 ns) 2.904 ns ACC_CLK_GEN:inst60\|clock_32Hz 3 REG LCFF_X41_Y20_N21 4 " "Info: 3: + IC(1.026 ns) + CELL(0.787 ns) = 2.904 ns; Loc. = LCFF_X41_Y20_N21; Fanout = 4; REG Node = 'ACC_CLK_GEN:inst60\|clock_32Hz'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.813 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/acc_clk_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.720 ns) + CELL(0.000 ns) 4.624 ns ACC_CLK_GEN:inst60\|clock_32Hz~clkctrl 4 COMB CLKCTRL_G4 410 " "Info: 4: + IC(1.720 ns) + CELL(0.000 ns) = 4.624 ns; Loc. = CLKCTRL_G4; Fanout = 410; COMB Node = 'ACC_CLK_GEN:inst60\|clock_32Hz~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/acc_clk_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 6.180 ns VEL_CONTROL:inst52\|MOTOR_CMD\[14\] 5 REG LCFF_X42_Y13_N5 3 " "Info: 5: + IC(1.019 ns) + CELL(0.537 ns) = 6.180 ns; Loc. = LCFF_X42_Y13_N5; Fanout = 3; REG Node = 'VEL_CONTROL:inst52\|MOTOR_CMD\[14\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|MOTOR_CMD[14] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 21.42 % ) " "Info: Total cell delay = 1.324 ns ( 21.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.856 ns ( 78.58 % ) " "Info: Total interconnect delay = 4.856 ns ( 78.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.180 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|MOTOR_CMD[14] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "6.180 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst52|MOTOR_CMD[14] {} } { 0.000ns 1.091ns 1.026ns 1.720ns 1.019ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "39.580 ns" { KEY[0] I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 VEL_CONTROL:inst52|WATCHDOG_INT[4]~head_lut VEL_CONTROL:inst52|Mux0~2 VEL_CONTROL:inst52|Add0~54 VEL_CONTROL:inst52|Add0~7 VEL_CONTROL:inst52|Add0~9 VEL_CONTROL:inst52|Add0~11 VEL_CONTROL:inst52|Add0~13 VEL_CONTROL:inst52|Add0~15 VEL_CONTROL:inst52|Add0~17 VEL_CONTROL:inst52|Add0~19 VEL_CONTROL:inst52|Add0~21 VEL_CONTROL:inst52|Add0~23 VEL_CONTROL:inst52|Add0~25 VEL_CONTROL:inst52|Add0~27 VEL_CONTROL:inst52|Add0~29 VEL_CONTROL:inst52|Add0~31 VEL_CONTROL:inst52|Add0~33 VEL_CONTROL:inst52|Add0~35 VEL_CONTROL:inst52|Add0~37 VEL_CONTROL:inst52|Add0~39 VEL_CONTROL:inst52|Add0~41 VEL_CONTROL:inst52|Add0~43 VEL_CONTROL:inst52|Add0~45 VEL_CONTROL:inst52|Add0~47 VEL_CONTROL:inst52|Add0~48 VEL_CONTROL:inst52|CMD_VEL[29]~2 VEL_CONTROL:inst52|Add4~59 VEL_CONTROL:inst52|Add4~60 VEL_CONTROL:inst52|VEL_ERR~2 VEL_CONTROL:inst52|VEL_ERR~9 VEL_CONTROL:inst52|VEL_ERR~30 VEL_CONTROL:inst52|Add6~3 VEL_CONTROL:inst52|Add6~5 VEL_CONTROL:inst52|Add6~7 VEL_CONTROL:inst52|Add6~9 VEL_CONTROL:inst52|Add6~11 VEL_CONTROL:inst52|Add6~13 VEL_CONTROL:inst52|Add6~15 VEL_CONTROL:inst52|Add6~17 VEL_CONTROL:inst52|Add6~19 VEL_CONTROL:inst52|Add6~21 VEL_CONTROL:inst52|Add6~23 VEL_CONTROL:inst52|Add6~25 VEL_CONTROL:inst52|Add6~27 VEL_CONTROL:inst52|Add6~29 VEL_CONTROL:inst52|Add6~31 VEL_CONTROL:inst52|Add6~33 VEL_CONTROL:inst52|Add6~35 VEL_CONTROL:inst52|Add6~37 VEL_CONTROL:inst52|Add6~39 VEL_CONTROL:inst52|Add6~41 VEL_CONTROL:inst52|Add6~43 VEL_CONTROL:inst52|Add6~45 VEL_CONTROL:inst52|Add6~47 VEL_CONTROL:inst52|Add6~49 VEL_CONTROL:inst52|Add6~51 VEL_CONTROL:inst52|Add6~52 VEL_CONTROL:inst52|LessThan6~3 VEL_CONTROL:inst52|LessThan6~5 VEL_CONTROL:inst52|CUM_VEL_ERR~29 VEL_CONTROL:inst52|CUM_VEL_ERR~33 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~16 VEL_CONTROL:inst52|Add10~49 VEL_CONTROL:inst52|Add10~50 VEL_CONTROL:inst52|Add11~51 VEL_CONTROL:inst52|Add11~53 VEL_CONTROL:inst52|Add11~54 VEL_CONTROL:inst52|MOTOR_CMD[2]~25 VEL_CONTROL:inst52|MOTOR_CMD[2]~26 VEL_CONTROL:inst52|MOTOR_CMD[2]~27 VEL_CONTROL:inst52|MOTOR_CMD[14]~10 VEL_CONTROL:inst52|MOTOR_CMD[14] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "39.580 ns" { KEY[0] {} KEY[0]~combout {} I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 {} VEL_CONTROL:inst52|WATCHDOG_INT[4]~head_lut {} VEL_CONTROL:inst52|Mux0~2 {} VEL_CONTROL:inst52|Add0~54 {} VEL_CONTROL:inst52|Add0~7 {} VEL_CONTROL:inst52|Add0~9 {} VEL_CONTROL:inst52|Add0~11 {} VEL_CONTROL:inst52|Add0~13 {} VEL_CONTROL:inst52|Add0~15 {} VEL_CONTROL:inst52|Add0~17 {} VEL_CONTROL:inst52|Add0~19 {} VEL_CONTROL:inst52|Add0~21 {} VEL_CONTROL:inst52|Add0~23 {} VEL_CONTROL:inst52|Add0~25 {} VEL_CONTROL:inst52|Add0~27 {} VEL_CONTROL:inst52|Add0~29 {} VEL_CONTROL:inst52|Add0~31 {} VEL_CONTROL:inst52|Add0~33 {} VEL_CONTROL:inst52|Add0~35 {} VEL_CONTROL:inst52|Add0~37 {} VEL_CONTROL:inst52|Add0~39 {} VEL_CONTROL:inst52|Add0~41 {} VEL_CONTROL:inst52|Add0~43 {} VEL_CONTROL:inst52|Add0~45 {} VEL_CONTROL:inst52|Add0~47 {} VEL_CONTROL:inst52|Add0~48 {} VEL_CONTROL:inst52|CMD_VEL[29]~2 {} VEL_CONTROL:inst52|Add4~59 {} VEL_CONTROL:inst52|Add4~60 {} VEL_CONTROL:inst52|VEL_ERR~2 {} VEL_CONTROL:inst52|VEL_ERR~9 {} VEL_CONTROL:inst52|VEL_ERR~30 {} VEL_CONTROL:inst52|Add6~3 {} VEL_CONTROL:inst52|Add6~5 {} VEL_CONTROL:inst52|Add6~7 {} VEL_CONTROL:inst52|Add6~9 {} VEL_CONTROL:inst52|Add6~11 {} VEL_CONTROL:inst52|Add6~13 {} VEL_CONTROL:inst52|Add6~15 {} VEL_CONTROL:inst52|Add6~17 {} VEL_CONTROL:inst52|Add6~19 {} VEL_CONTROL:inst52|Add6~21 {} VEL_CONTROL:inst52|Add6~23 {} VEL_CONTROL:inst52|Add6~25 {} VEL_CONTROL:inst52|Add6~27 {} VEL_CONTROL:inst52|Add6~29 {} VEL_CONTROL:inst52|Add6~31 {} VEL_CONTROL:inst52|Add6~33 {} VEL_CONTROL:inst52|Add6~35 {} VEL_CONTROL:inst52|Add6~37 {} VEL_CONTROL:inst52|Add6~39 {} VEL_CONTROL:inst52|Add6~41 {} VEL_CONTROL:inst52|Add6~43 {} VEL_CONTROL:inst52|Add6~45 {} VEL_CONTROL:inst52|Add6~47 {} VEL_CONTROL:inst52|Add6~49 {} VEL_CONTROL:inst52|Add6~51 {} VEL_CONTROL:inst52|Add6~52 {} VEL_CONTROL:inst52|LessThan6~3 {} VEL_CONTROL:inst52|LessThan6~5 {} VEL_CONTROL:inst52|CUM_VEL_ERR~29 {} VEL_CONTROL:inst52|CUM_VEL_ERR~33 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~16 {} VEL_CONTROL:inst52|Add10~49 {} VEL_CONTROL:inst52|Add10~50 {} VEL_CONTROL:inst52|Add11~51 {} VEL_CONTROL:inst52|Add11~53 {} VEL_CONTROL:inst52|Add11~54 {} VEL_CONTROL:inst52|MOTOR_CMD[2]~25 {} VEL_CONTROL:inst52|MOTOR_CMD[2]~26 {} VEL_CONTROL:inst52|MOTOR_CMD[2]~27 {} VEL_CONTROL:inst52|MOTOR_CMD[14]~10 {} VEL_CONTROL:inst52|MOTOR_CMD[14] {} } { 0.000ns 0.000ns 6.106ns 1.887ns 0.475ns 0.982ns 1.157ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.452ns 1.359ns 0.000ns 0.480ns 0.253ns 0.860ns 0.406ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.680ns 0.273ns 0.290ns 0.809ns 0.668ns 0.000ns 0.635ns 0.000ns 0.448ns 0.000ns 0.751ns 0.000ns 0.454ns 0.000ns 0.000ns 0.685ns 0.393ns 0.296ns 0.737ns 0.000ns } { 0.000ns 0.862ns 0.150ns 0.398ns 0.398ns 0.420ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.437ns 0.393ns 0.410ns 0.393ns 0.393ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.149ns 0.438ns 0.275ns 0.275ns 2.663ns 0.224ns 0.393ns 0.410ns 0.393ns 0.410ns 0.393ns 0.410ns 0.414ns 0.071ns 0.410ns 0.275ns 0.150ns 0.275ns 0.150ns 0.084ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.180 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|MOTOR_CMD[14] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "6.180 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst52|MOTOR_CMD[14] {} } { 0.000ns 1.091ns 1.026ns 1.720ns 1.019ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 SCL_DE2 oneshot_i2c:inst18\|i2c_master:inst\|scl_ena 13.661 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"SCL_DE2\" through register \"oneshot_i2c:inst18\|i2c_master:inst\|scl_ena\" is 13.661 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 altpll0:inst\|altpll:altpll_component\|_clk1 -2.358 ns + " "Info: + Offset between input clock \"CLOCK_50\" and output clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is -2.358 ns" {  } { { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 320 384 552 336 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 source 8.821 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to source register is 8.821 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.787 ns) 2.917 ns ACC_CLK_GEN:inst60\|clock_400KHz 3 REG LCFF_X31_Y32_N1 3 " "Info: 3: + IC(1.039 ns) + CELL(0.787 ns) = 2.917 ns; Loc. = LCFF_X31_Y32_N1; Fanout = 3; REG Node = 'ACC_CLK_GEN:inst60\|clock_400KHz'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.826 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/acc_clk_gen.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.971 ns) + CELL(0.787 ns) 5.675 ns oneshot_i2c:inst18\|i2c_master:inst\|data_clk 4 REG LCFF_X48_Y16_N15 23 " "Info: 4: + IC(1.971 ns) + CELL(0.787 ns) = 5.675 ns; Loc. = LCFF_X48_Y16_N15; Fanout = 23; REG Node = 'oneshot_i2c:inst18\|i2c_master:inst\|data_clk'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { ACC_CLK_GEN:inst60|clock_400KHz oneshot_i2c:inst18|i2c_master:inst|data_clk } "NODE_NAME" } } { "i2c_master.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/i2c_master.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.609 ns) + CELL(0.537 ns) 8.821 ns oneshot_i2c:inst18\|i2c_master:inst\|scl_ena 5 REG LCFF_X47_Y17_N1 1 " "Info: 5: + IC(2.609 ns) + CELL(0.537 ns) = 8.821 ns; Loc. = LCFF_X47_Y17_N1; Fanout = 1; REG Node = 'oneshot_i2c:inst18\|i2c_master:inst\|scl_ena'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.146 ns" { oneshot_i2c:inst18|i2c_master:inst|data_clk oneshot_i2c:inst18|i2c_master:inst|scl_ena } "NODE_NAME" } } { "i2c_master.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/i2c_master.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.111 ns ( 23.93 % ) " "Info: Total cell delay = 2.111 ns ( 23.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.710 ns ( 76.07 % ) " "Info: Total interconnect delay = 6.710 ns ( 76.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.821 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz oneshot_i2c:inst18|i2c_master:inst|data_clk oneshot_i2c:inst18|i2c_master:inst|scl_ena } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "8.821 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_400KHz {} oneshot_i2c:inst18|i2c_master:inst|data_clk {} oneshot_i2c:inst18|i2c_master:inst|scl_ena {} } { 0.000ns 1.091ns 1.039ns 1.971ns 2.609ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "i2c_master.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/i2c_master.vhd" 56 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.948 ns + Longest register pin " "Info: + Longest register to pin delay is 6.948 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns oneshot_i2c:inst18\|i2c_master:inst\|scl_ena 1 REG LCFF_X47_Y17_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y17_N1; Fanout = 1; REG Node = 'oneshot_i2c:inst18\|i2c_master:inst\|scl_ena'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { oneshot_i2c:inst18|i2c_master:inst|scl_ena } "NODE_NAME" } } { "i2c_master.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/i2c_master.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns oneshot_i2c:inst18\|i2c_master:inst\|scl~1 2 COMB LCCOMB_X47_Y17_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X47_Y17_N0; Fanout = 1; COMB Node = 'oneshot_i2c:inst18\|i2c_master:inst\|scl~1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { oneshot_i2c:inst18|i2c_master:inst|scl_ena oneshot_i2c:inst18|i2c_master:inst|scl~1 } "NODE_NAME" } } { "i2c_master.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/i2c_master.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.789 ns) + CELL(2.836 ns) 6.948 ns SCL_DE2 3 PIN PIN_A6 0 " "Info: 3: + IC(3.789 ns) + CELL(2.836 ns) = 6.948 ns; Loc. = PIN_A6; Fanout = 0; PIN Node = 'SCL_DE2'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.625 ns" { oneshot_i2c:inst18|i2c_master:inst|scl~1 SCL_DE2 } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 2016 352 528 2032 "SCL_DE2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.159 ns ( 45.47 % ) " "Info: Total cell delay = 3.159 ns ( 45.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.789 ns ( 54.53 % ) " "Info: Total interconnect delay = 3.789 ns ( 54.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.948 ns" { oneshot_i2c:inst18|i2c_master:inst|scl_ena oneshot_i2c:inst18|i2c_master:inst|scl~1 SCL_DE2 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "6.948 ns" { oneshot_i2c:inst18|i2c_master:inst|scl_ena {} oneshot_i2c:inst18|i2c_master:inst|scl~1 {} SCL_DE2 {} } { 0.000ns 0.000ns 3.789ns } { 0.000ns 0.323ns 2.836ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.821 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz oneshot_i2c:inst18|i2c_master:inst|data_clk oneshot_i2c:inst18|i2c_master:inst|scl_ena } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "8.821 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_400KHz {} oneshot_i2c:inst18|i2c_master:inst|data_clk {} oneshot_i2c:inst18|i2c_master:inst|scl_ena {} } { 0.000ns 1.091ns 1.039ns 1.971ns 2.609ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.948 ns" { oneshot_i2c:inst18|i2c_master:inst|scl_ena oneshot_i2c:inst18|i2c_master:inst|scl~1 SCL_DE2 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "6.948 ns" { oneshot_i2c:inst18|i2c_master:inst|scl_ena {} oneshot_i2c:inst18|i2c_master:inst|scl~1 {} SCL_DE2 {} } { 0.000ns 0.000ns 3.789ns } { 0.000ns 0.323ns 2.836ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "KEY\[0\] WATCH_ST 16.270 ns Longest " "Info: Longest tpd from source pin \"KEY\[0\]\" to destination pin \"WATCH_ST\" is 16.270 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 PIN PIN_G26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2; PIN Node = 'KEY\[0\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 272 128 296 288 "KEY\[3..0\]" "" } { 376 896 944 392 "KEY\[0\]" "" } { 1016 -56 125 1032 "DI\[10..0\],SAFETY,SW\[16\],KEY\[3..1\]" "" } { 264 296 352 280 "KEY\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.106 ns) + CELL(0.150 ns) 7.118 ns I2C_INTERFACE:inst16\|i2c_ctrl:inst14\|data_out\[15\]~4 2 COMB LCCOMB_X29_Y13_N0 791 " "Info: 2: + IC(6.106 ns) + CELL(0.150 ns) = 7.118 ns; Loc. = LCCOMB_X29_Y13_N0; Fanout = 791; COMB Node = 'I2C_INTERFACE:inst16\|i2c_ctrl:inst14\|data_out\[15\]~4'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.256 ns" { KEY[0] I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 } "NODE_NAME" } } { "i2c_ctrl.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/i2c_ctrl.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.887 ns) + CELL(0.398 ns) 9.403 ns VEL_CONTROL:inst52\|WATCHDOG_INT\[4\]~head_lut 3 COMB LCCOMB_X43_Y16_N0 3 " "Info: 3: + IC(1.887 ns) + CELL(0.398 ns) = 9.403 ns; Loc. = LCCOMB_X43_Y16_N0; Fanout = 3; COMB Node = 'VEL_CONTROL:inst52\|WATCHDOG_INT\[4\]~head_lut'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.285 ns" { I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 VEL_CONTROL:inst52|WATCHDOG_INT[4]~head_lut } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 262 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.475 ns) + CELL(0.398 ns) 10.276 ns VEL_CONTROL:inst52\|Mux0~2 4 COMB LCCOMB_X43_Y16_N28 22 " "Info: 4: + IC(0.475 ns) + CELL(0.398 ns) = 10.276 ns; Loc. = LCCOMB_X43_Y16_N28; Fanout = 22; COMB Node = 'VEL_CONTROL:inst52\|Mux0~2'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.873 ns" { VEL_CONTROL:inst52|WATCHDOG_INT[4]~head_lut VEL_CONTROL:inst52|Mux0~2 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/VEL_CONTROL.vhd" 273 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.150 ns) 11.429 ns inst7~0 5 COMB LCCOMB_X41_Y20_N0 1 " "Info: 5: + IC(1.003 ns) + CELL(0.150 ns) = 11.429 ns; Loc. = LCCOMB_X41_Y20_N0; Fanout = 1; COMB Node = 'inst7~0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.153 ns" { VEL_CONTROL:inst52|Mux0~2 inst7~0 } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 2528 1040 1104 2576 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.191 ns) + CELL(2.650 ns) 16.270 ns WATCH_ST 6 PIN PIN_M22 0 " "Info: 6: + IC(2.191 ns) + CELL(2.650 ns) = 16.270 ns; Loc. = PIN_M22; Fanout = 0; PIN Node = 'WATCH_ST'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.841 ns" { inst7~0 WATCH_ST } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 2544 1112 1288 2560 "WATCH_ST" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.608 ns ( 28.32 % ) " "Info: Total cell delay = 4.608 ns ( 28.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.662 ns ( 71.68 % ) " "Info: Total interconnect delay = 11.662 ns ( 71.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "16.270 ns" { KEY[0] I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 VEL_CONTROL:inst52|WATCHDOG_INT[4]~head_lut VEL_CONTROL:inst52|Mux0~2 inst7~0 WATCH_ST } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "16.270 ns" { KEY[0] {} KEY[0]~combout {} I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 {} VEL_CONTROL:inst52|WATCHDOG_INT[4]~head_lut {} VEL_CONTROL:inst52|Mux0~2 {} inst7~0 {} WATCH_ST {} } { 0.000ns 0.000ns 6.106ns 1.887ns 0.475ns 1.003ns 2.191ns } { 0.000ns 0.862ns 0.150ns 0.398ns 0.398ns 0.150ns 2.650ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "DIG_IN:inst5\|B_DI\[6\] SW\[6\] CLOCK_50 2.600 ns register " "Info: th for register \"DIG_IN:inst5\|B_DI\[6\]\" (data pin = \"SW\[6\]\", clock pin = \"CLOCK_50\") is 2.600 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 altpll0:inst\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"CLOCK_50\" and output clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 320 384 552 336 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 destination 7.000 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 471 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 471; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.787 ns) 2.910 ns SCOMP:inst8\|IR\[4\] 3 REG LCFF_X29_Y14_N9 79 " "Info: 3: + IC(1.032 ns) + CELL(0.787 ns) = 2.910 ns; Loc. = LCFF_X29_Y14_N9; Fanout = 79; REG Node = 'SCOMP:inst8\|IR\[4\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.819 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[4] } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/SCOMP.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.541 ns) + CELL(0.398 ns) 3.849 ns IO_DECODER:inst24\|Equal2~0 4 COMB LCCOMB_X30_Y14_N16 4 " "Info: 4: + IC(0.541 ns) + CELL(0.398 ns) = 3.849 ns; Loc. = LCCOMB_X30_Y14_N16; Fanout = 4; COMB Node = 'IO_DECODER:inst24\|Equal2~0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.939 ns" { SCOMP:inst8|IR[4] IO_DECODER:inst24|Equal2~0 } "NODE_NAME" } } { "IO_DECODER.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/IO_DECODER.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.271 ns) 4.396 ns IO_DECODER:inst24\|Equal2~2 5 COMB LCCOMB_X30_Y14_N8 2 " "Info: 5: + IC(0.276 ns) + CELL(0.271 ns) = 4.396 ns; Loc. = LCCOMB_X30_Y14_N8; Fanout = 2; COMB Node = 'IO_DECODER:inst24\|Equal2~2'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { IO_DECODER:inst24|Equal2~0 IO_DECODER:inst24|Equal2~2 } "NODE_NAME" } } { "IO_DECODER.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/IO_DECODER.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.437 ns) 5.499 ns inst77 6 COMB LCCOMB_X28_Y14_N22 33 " "Info: 6: + IC(0.666 ns) + CELL(0.437 ns) = 5.499 ns; Loc. = LCCOMB_X28_Y14_N22; Fanout = 33; COMB Node = 'inst77'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { IO_DECODER:inst24|Equal2~2 inst77 } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 808 112 176 856 "inst77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.964 ns) + CELL(0.537 ns) 7.000 ns DIG_IN:inst5\|B_DI\[6\] 7 REG LCFF_X33_Y14_N5 1 " "Info: 7: + IC(0.964 ns) + CELL(0.537 ns) = 7.000 ns; Loc. = LCFF_X33_Y14_N5; Fanout = 1; REG Node = 'DIG_IN:inst5\|B_DI\[6\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { inst77 DIG_IN:inst5|B_DI[6] } "NODE_NAME" } } { "DIG_IN.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DIG_IN.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.430 ns ( 34.71 % ) " "Info: Total cell delay = 2.430 ns ( 34.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.570 ns ( 65.29 % ) " "Info: Total interconnect delay = 4.570 ns ( 65.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[4] IO_DECODER:inst24|Equal2~0 IO_DECODER:inst24|Equal2~2 inst77 DIG_IN:inst5|B_DI[6] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[4] {} IO_DECODER:inst24|Equal2~0 {} IO_DECODER:inst24|Equal2~2 {} inst77 {} DIG_IN:inst5|B_DI[6] {} } { 0.000ns 1.091ns 1.032ns 0.541ns 0.276ns 0.666ns 0.964ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.271ns 0.437ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "DIG_IN.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DIG_IN.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.308 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.308 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns SW\[6\] 1 PIN PIN_AC13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AC13; Fanout = 1; PIN Node = 'SW\[6\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DE2bot.bdf" { { 864 -32 136 880 "SW\[15..0\]" "" } { 296 128 296 312 "SW\[17..16\]" "" } { 2584 816 872 2600 "SW\[17\]" "" } { 1016 -56 125 1032 "DI\[10..0\],SAFETY,SW\[16\],KEY\[3..1\]" "" } { 832 192 288 848 "SW\[15..0\]" "" } { 288 296 351 304 "SW\[17..16\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.086 ns) + CELL(0.149 ns) 2.224 ns DIG_IN:inst5\|B_DI\[6\]~feeder 2 COMB LCCOMB_X33_Y14_N4 1 " "Info: 2: + IC(1.086 ns) + CELL(0.149 ns) = 2.224 ns; Loc. = LCCOMB_X33_Y14_N4; Fanout = 1; COMB Node = 'DIG_IN:inst5\|B_DI\[6\]~feeder'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.235 ns" { SW[6] DIG_IN:inst5|B_DI[6]~feeder } "NODE_NAME" } } { "DIG_IN.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DIG_IN.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.308 ns DIG_IN:inst5\|B_DI\[6\] 3 REG LCFF_X33_Y14_N5 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.308 ns; Loc. = LCFF_X33_Y14_N5; Fanout = 1; REG Node = 'DIG_IN:inst5\|B_DI\[6\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { DIG_IN:inst5|B_DI[6]~feeder DIG_IN:inst5|B_DI[6] } "NODE_NAME" } } { "DIG_IN.vhd" "" { Text "//prism.nas.gatech.edu/yimmanuel3/ECE/Desktop/DE2Bot_v3_Fall17/DE2Bot_v3_Fall17/DIG_IN.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.222 ns ( 52.95 % ) " "Info: Total cell delay = 1.222 ns ( 52.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.086 ns ( 47.05 % ) " "Info: Total interconnect delay = 1.086 ns ( 47.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.308 ns" { SW[6] DIG_IN:inst5|B_DI[6]~feeder DIG_IN:inst5|B_DI[6] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.308 ns" { SW[6] {} SW[6]~combout {} DIG_IN:inst5|B_DI[6]~feeder {} DIG_IN:inst5|B_DI[6] {} } { 0.000ns 0.000ns 1.086ns 0.000ns } { 0.000ns 0.989ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[4] IO_DECODER:inst24|Equal2~0 IO_DECODER:inst24|Equal2~2 inst77 DIG_IN:inst5|B_DI[6] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[4] {} IO_DECODER:inst24|Equal2~0 {} IO_DECODER:inst24|Equal2~2 {} inst77 {} DIG_IN:inst5|B_DI[6] {} } { 0.000ns 1.091ns 1.032ns 0.541ns 0.276ns 0.666ns 0.964ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.271ns 0.437ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.308 ns" { SW[6] DIG_IN:inst5|B_DI[6]~feeder DIG_IN:inst5|B_DI[6] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.308 ns" { SW[6] {} SW[6]~combout {} DIG_IN:inst5|B_DI[6]~feeder {} DIG_IN:inst5|B_DI[6] {} } { 0.000ns 0.000ns 1.086ns 0.000ns } { 0.000ns 0.989ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 27 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 19 18:01:05 2017 " "Info: Processing ended: Sun Nov 19 18:01:05 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
