
dwm1000- f411re-twr-resp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a490  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001a94  0800a630  0800a630  0001a630  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c0c4  0800c0c4  00020248  2**0
                  CONTENTS
  4 .ARM          00000008  0800c0c4  0800c0c4  0001c0c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c0cc  0800c0cc  00020248  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c0cc  0800c0cc  0001c0cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c0d0  0800c0d0  0001c0d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000248  20000000  0800c0d4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005c4  20000248  0800c31c  00020248  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000080c  0800c31c  0002080c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020248  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b842  00000000  00000000  00020278  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003b65  00000000  00000000  0003baba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001278  00000000  00000000  0003f620  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001140  00000000  00000000  00040898  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b810  00000000  00000000  000419d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001753a  00000000  00000000  0005d1e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00093a5e  00000000  00000000  00074722  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00108180  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005f94  00000000  00000000  001081d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000248 	.word	0x20000248
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a618 	.word	0x0800a618

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000024c 	.word	0x2000024c
 80001dc:	0800a618 	.word	0x0800a618

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9a4 	b.w	8000ff8 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	; (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	; (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	468c      	mov	ip, r1
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	f040 8083 	bne.w	8000e4a <__udivmoddi4+0x116>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4617      	mov	r7, r2
 8000d48:	d947      	bls.n	8000dda <__udivmoddi4+0xa6>
 8000d4a:	fab2 f282 	clz	r2, r2
 8000d4e:	b142      	cbz	r2, 8000d62 <__udivmoddi4+0x2e>
 8000d50:	f1c2 0020 	rsb	r0, r2, #32
 8000d54:	fa24 f000 	lsr.w	r0, r4, r0
 8000d58:	4091      	lsls	r1, r2
 8000d5a:	4097      	lsls	r7, r2
 8000d5c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d60:	4094      	lsls	r4, r2
 8000d62:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d66:	0c23      	lsrs	r3, r4, #16
 8000d68:	fbbc f6f8 	udiv	r6, ip, r8
 8000d6c:	fa1f fe87 	uxth.w	lr, r7
 8000d70:	fb08 c116 	mls	r1, r8, r6, ip
 8000d74:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d78:	fb06 f10e 	mul.w	r1, r6, lr
 8000d7c:	4299      	cmp	r1, r3
 8000d7e:	d909      	bls.n	8000d94 <__udivmoddi4+0x60>
 8000d80:	18fb      	adds	r3, r7, r3
 8000d82:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d86:	f080 8119 	bcs.w	8000fbc <__udivmoddi4+0x288>
 8000d8a:	4299      	cmp	r1, r3
 8000d8c:	f240 8116 	bls.w	8000fbc <__udivmoddi4+0x288>
 8000d90:	3e02      	subs	r6, #2
 8000d92:	443b      	add	r3, r7
 8000d94:	1a5b      	subs	r3, r3, r1
 8000d96:	b2a4      	uxth	r4, r4
 8000d98:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d9c:	fb08 3310 	mls	r3, r8, r0, r3
 8000da0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000da4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000da8:	45a6      	cmp	lr, r4
 8000daa:	d909      	bls.n	8000dc0 <__udivmoddi4+0x8c>
 8000dac:	193c      	adds	r4, r7, r4
 8000dae:	f100 33ff 	add.w	r3, r0, #4294967295
 8000db2:	f080 8105 	bcs.w	8000fc0 <__udivmoddi4+0x28c>
 8000db6:	45a6      	cmp	lr, r4
 8000db8:	f240 8102 	bls.w	8000fc0 <__udivmoddi4+0x28c>
 8000dbc:	3802      	subs	r0, #2
 8000dbe:	443c      	add	r4, r7
 8000dc0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dc4:	eba4 040e 	sub.w	r4, r4, lr
 8000dc8:	2600      	movs	r6, #0
 8000dca:	b11d      	cbz	r5, 8000dd4 <__udivmoddi4+0xa0>
 8000dcc:	40d4      	lsrs	r4, r2
 8000dce:	2300      	movs	r3, #0
 8000dd0:	e9c5 4300 	strd	r4, r3, [r5]
 8000dd4:	4631      	mov	r1, r6
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	b902      	cbnz	r2, 8000dde <__udivmoddi4+0xaa>
 8000ddc:	deff      	udf	#255	; 0xff
 8000dde:	fab2 f282 	clz	r2, r2
 8000de2:	2a00      	cmp	r2, #0
 8000de4:	d150      	bne.n	8000e88 <__udivmoddi4+0x154>
 8000de6:	1bcb      	subs	r3, r1, r7
 8000de8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dec:	fa1f f887 	uxth.w	r8, r7
 8000df0:	2601      	movs	r6, #1
 8000df2:	fbb3 fcfe 	udiv	ip, r3, lr
 8000df6:	0c21      	lsrs	r1, r4, #16
 8000df8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000dfc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e00:	fb08 f30c 	mul.w	r3, r8, ip
 8000e04:	428b      	cmp	r3, r1
 8000e06:	d907      	bls.n	8000e18 <__udivmoddi4+0xe4>
 8000e08:	1879      	adds	r1, r7, r1
 8000e0a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e0e:	d202      	bcs.n	8000e16 <__udivmoddi4+0xe2>
 8000e10:	428b      	cmp	r3, r1
 8000e12:	f200 80e9 	bhi.w	8000fe8 <__udivmoddi4+0x2b4>
 8000e16:	4684      	mov	ip, r0
 8000e18:	1ac9      	subs	r1, r1, r3
 8000e1a:	b2a3      	uxth	r3, r4
 8000e1c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e20:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e24:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e28:	fb08 f800 	mul.w	r8, r8, r0
 8000e2c:	45a0      	cmp	r8, r4
 8000e2e:	d907      	bls.n	8000e40 <__udivmoddi4+0x10c>
 8000e30:	193c      	adds	r4, r7, r4
 8000e32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e36:	d202      	bcs.n	8000e3e <__udivmoddi4+0x10a>
 8000e38:	45a0      	cmp	r8, r4
 8000e3a:	f200 80d9 	bhi.w	8000ff0 <__udivmoddi4+0x2bc>
 8000e3e:	4618      	mov	r0, r3
 8000e40:	eba4 0408 	sub.w	r4, r4, r8
 8000e44:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e48:	e7bf      	b.n	8000dca <__udivmoddi4+0x96>
 8000e4a:	428b      	cmp	r3, r1
 8000e4c:	d909      	bls.n	8000e62 <__udivmoddi4+0x12e>
 8000e4e:	2d00      	cmp	r5, #0
 8000e50:	f000 80b1 	beq.w	8000fb6 <__udivmoddi4+0x282>
 8000e54:	2600      	movs	r6, #0
 8000e56:	e9c5 0100 	strd	r0, r1, [r5]
 8000e5a:	4630      	mov	r0, r6
 8000e5c:	4631      	mov	r1, r6
 8000e5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e62:	fab3 f683 	clz	r6, r3
 8000e66:	2e00      	cmp	r6, #0
 8000e68:	d14a      	bne.n	8000f00 <__udivmoddi4+0x1cc>
 8000e6a:	428b      	cmp	r3, r1
 8000e6c:	d302      	bcc.n	8000e74 <__udivmoddi4+0x140>
 8000e6e:	4282      	cmp	r2, r0
 8000e70:	f200 80b8 	bhi.w	8000fe4 <__udivmoddi4+0x2b0>
 8000e74:	1a84      	subs	r4, r0, r2
 8000e76:	eb61 0103 	sbc.w	r1, r1, r3
 8000e7a:	2001      	movs	r0, #1
 8000e7c:	468c      	mov	ip, r1
 8000e7e:	2d00      	cmp	r5, #0
 8000e80:	d0a8      	beq.n	8000dd4 <__udivmoddi4+0xa0>
 8000e82:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e86:	e7a5      	b.n	8000dd4 <__udivmoddi4+0xa0>
 8000e88:	f1c2 0320 	rsb	r3, r2, #32
 8000e8c:	fa20 f603 	lsr.w	r6, r0, r3
 8000e90:	4097      	lsls	r7, r2
 8000e92:	fa01 f002 	lsl.w	r0, r1, r2
 8000e96:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e9a:	40d9      	lsrs	r1, r3
 8000e9c:	4330      	orrs	r0, r6
 8000e9e:	0c03      	lsrs	r3, r0, #16
 8000ea0:	fbb1 f6fe 	udiv	r6, r1, lr
 8000ea4:	fa1f f887 	uxth.w	r8, r7
 8000ea8:	fb0e 1116 	mls	r1, lr, r6, r1
 8000eac:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eb0:	fb06 f108 	mul.w	r1, r6, r8
 8000eb4:	4299      	cmp	r1, r3
 8000eb6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eba:	d909      	bls.n	8000ed0 <__udivmoddi4+0x19c>
 8000ebc:	18fb      	adds	r3, r7, r3
 8000ebe:	f106 3cff 	add.w	ip, r6, #4294967295
 8000ec2:	f080 808d 	bcs.w	8000fe0 <__udivmoddi4+0x2ac>
 8000ec6:	4299      	cmp	r1, r3
 8000ec8:	f240 808a 	bls.w	8000fe0 <__udivmoddi4+0x2ac>
 8000ecc:	3e02      	subs	r6, #2
 8000ece:	443b      	add	r3, r7
 8000ed0:	1a5b      	subs	r3, r3, r1
 8000ed2:	b281      	uxth	r1, r0
 8000ed4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ed8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000edc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ee0:	fb00 f308 	mul.w	r3, r0, r8
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	d907      	bls.n	8000ef8 <__udivmoddi4+0x1c4>
 8000ee8:	1879      	adds	r1, r7, r1
 8000eea:	f100 3cff 	add.w	ip, r0, #4294967295
 8000eee:	d273      	bcs.n	8000fd8 <__udivmoddi4+0x2a4>
 8000ef0:	428b      	cmp	r3, r1
 8000ef2:	d971      	bls.n	8000fd8 <__udivmoddi4+0x2a4>
 8000ef4:	3802      	subs	r0, #2
 8000ef6:	4439      	add	r1, r7
 8000ef8:	1acb      	subs	r3, r1, r3
 8000efa:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000efe:	e778      	b.n	8000df2 <__udivmoddi4+0xbe>
 8000f00:	f1c6 0c20 	rsb	ip, r6, #32
 8000f04:	fa03 f406 	lsl.w	r4, r3, r6
 8000f08:	fa22 f30c 	lsr.w	r3, r2, ip
 8000f0c:	431c      	orrs	r4, r3
 8000f0e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f12:	fa01 f306 	lsl.w	r3, r1, r6
 8000f16:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f1a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f1e:	431f      	orrs	r7, r3
 8000f20:	0c3b      	lsrs	r3, r7, #16
 8000f22:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f26:	fa1f f884 	uxth.w	r8, r4
 8000f2a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f2e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f32:	fb09 fa08 	mul.w	sl, r9, r8
 8000f36:	458a      	cmp	sl, r1
 8000f38:	fa02 f206 	lsl.w	r2, r2, r6
 8000f3c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f40:	d908      	bls.n	8000f54 <__udivmoddi4+0x220>
 8000f42:	1861      	adds	r1, r4, r1
 8000f44:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f48:	d248      	bcs.n	8000fdc <__udivmoddi4+0x2a8>
 8000f4a:	458a      	cmp	sl, r1
 8000f4c:	d946      	bls.n	8000fdc <__udivmoddi4+0x2a8>
 8000f4e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f52:	4421      	add	r1, r4
 8000f54:	eba1 010a 	sub.w	r1, r1, sl
 8000f58:	b2bf      	uxth	r7, r7
 8000f5a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f5e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f62:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f66:	fb00 f808 	mul.w	r8, r0, r8
 8000f6a:	45b8      	cmp	r8, r7
 8000f6c:	d907      	bls.n	8000f7e <__udivmoddi4+0x24a>
 8000f6e:	19e7      	adds	r7, r4, r7
 8000f70:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f74:	d22e      	bcs.n	8000fd4 <__udivmoddi4+0x2a0>
 8000f76:	45b8      	cmp	r8, r7
 8000f78:	d92c      	bls.n	8000fd4 <__udivmoddi4+0x2a0>
 8000f7a:	3802      	subs	r0, #2
 8000f7c:	4427      	add	r7, r4
 8000f7e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f82:	eba7 0708 	sub.w	r7, r7, r8
 8000f86:	fba0 8902 	umull	r8, r9, r0, r2
 8000f8a:	454f      	cmp	r7, r9
 8000f8c:	46c6      	mov	lr, r8
 8000f8e:	4649      	mov	r1, r9
 8000f90:	d31a      	bcc.n	8000fc8 <__udivmoddi4+0x294>
 8000f92:	d017      	beq.n	8000fc4 <__udivmoddi4+0x290>
 8000f94:	b15d      	cbz	r5, 8000fae <__udivmoddi4+0x27a>
 8000f96:	ebb3 020e 	subs.w	r2, r3, lr
 8000f9a:	eb67 0701 	sbc.w	r7, r7, r1
 8000f9e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000fa2:	40f2      	lsrs	r2, r6
 8000fa4:	ea4c 0202 	orr.w	r2, ip, r2
 8000fa8:	40f7      	lsrs	r7, r6
 8000faa:	e9c5 2700 	strd	r2, r7, [r5]
 8000fae:	2600      	movs	r6, #0
 8000fb0:	4631      	mov	r1, r6
 8000fb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fb6:	462e      	mov	r6, r5
 8000fb8:	4628      	mov	r0, r5
 8000fba:	e70b      	b.n	8000dd4 <__udivmoddi4+0xa0>
 8000fbc:	4606      	mov	r6, r0
 8000fbe:	e6e9      	b.n	8000d94 <__udivmoddi4+0x60>
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	e6fd      	b.n	8000dc0 <__udivmoddi4+0x8c>
 8000fc4:	4543      	cmp	r3, r8
 8000fc6:	d2e5      	bcs.n	8000f94 <__udivmoddi4+0x260>
 8000fc8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fcc:	eb69 0104 	sbc.w	r1, r9, r4
 8000fd0:	3801      	subs	r0, #1
 8000fd2:	e7df      	b.n	8000f94 <__udivmoddi4+0x260>
 8000fd4:	4608      	mov	r0, r1
 8000fd6:	e7d2      	b.n	8000f7e <__udivmoddi4+0x24a>
 8000fd8:	4660      	mov	r0, ip
 8000fda:	e78d      	b.n	8000ef8 <__udivmoddi4+0x1c4>
 8000fdc:	4681      	mov	r9, r0
 8000fde:	e7b9      	b.n	8000f54 <__udivmoddi4+0x220>
 8000fe0:	4666      	mov	r6, ip
 8000fe2:	e775      	b.n	8000ed0 <__udivmoddi4+0x19c>
 8000fe4:	4630      	mov	r0, r6
 8000fe6:	e74a      	b.n	8000e7e <__udivmoddi4+0x14a>
 8000fe8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fec:	4439      	add	r1, r7
 8000fee:	e713      	b.n	8000e18 <__udivmoddi4+0xe4>
 8000ff0:	3802      	subs	r0, #2
 8000ff2:	443c      	add	r4, r7
 8000ff4:	e724      	b.n	8000e40 <__udivmoddi4+0x10c>
 8000ff6:	bf00      	nop

08000ff8 <__aeabi_idiv0>:
 8000ff8:	4770      	bx	lr
 8000ffa:	bf00      	nop

08000ffc <dwt_initialise>:
#define VBAT_ADDRESS   (0x08)
#define VTEMP_ADDRESS  (0x09)
#define XTRIM_ADDRESS  (0x1E)

int dwt_initialise(int config)
{
 8000ffc:	b590      	push	{r4, r7, lr}
 8000ffe:	b087      	sub	sp, #28
 8001000:	af00      	add	r7, sp, #0
 8001002:	6078      	str	r0, [r7, #4]
    uint16 otp_xtaltrim_and_rev = 0;
 8001004:	2300      	movs	r3, #0
 8001006:	82fb      	strh	r3, [r7, #22]
    uint32 ldo_tune = 0;
 8001008:	2300      	movs	r3, #0
 800100a:	613b      	str	r3, [r7, #16]

    pdw1000local->dblbuffon = 0; // - set to 0 - meaning double buffer mode is off by default
 800100c:	4b9f      	ldr	r3, [pc, #636]	; (800128c <dwt_initialise+0x290>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	2200      	movs	r2, #0
 8001012:	751a      	strb	r2, [r3, #20]
    pdw1000local->wait4resp = 0; // - set to 0 - meaning wait for response not active
 8001014:	4b9d      	ldr	r3, [pc, #628]	; (800128c <dwt_initialise+0x290>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	2200      	movs	r2, #0
 800101a:	755a      	strb	r2, [r3, #21]
    pdw1000local->sleep_mode = 0; // - set to 0 - meaning sleep mode has not been configured
 800101c:	4b9b      	ldr	r3, [pc, #620]	; (800128c <dwt_initialise+0x290>)
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	2200      	movs	r2, #0
 8001022:	82da      	strh	r2, [r3, #22]

    pdw1000local->cbTxDone = NULL;
 8001024:	4b99      	ldr	r3, [pc, #612]	; (800128c <dwt_initialise+0x290>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	2200      	movs	r2, #0
 800102a:	629a      	str	r2, [r3, #40]	; 0x28
    pdw1000local->cbRxOk = NULL;
 800102c:	4b97      	ldr	r3, [pc, #604]	; (800128c <dwt_initialise+0x290>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	2200      	movs	r2, #0
 8001032:	62da      	str	r2, [r3, #44]	; 0x2c
    pdw1000local->cbRxTo = NULL;
 8001034:	4b95      	ldr	r3, [pc, #596]	; (800128c <dwt_initialise+0x290>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	2200      	movs	r2, #0
 800103a:	631a      	str	r2, [r3, #48]	; 0x30
    pdw1000local->cbRxErr = NULL;
 800103c:	4b93      	ldr	r3, [pc, #588]	; (800128c <dwt_initialise+0x290>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	2200      	movs	r2, #0
 8001042:	635a      	str	r2, [r3, #52]	; 0x34
#if DWT_API_ERROR_CHECK
    pdw1000local->otp_mask = config ; // Save the READ_OTP config mask
#endif

    // Read and validate device ID, return -1 if not recognised
    if (DWT_DEVICE_ID != dwt_readdevid()) // MP IC ONLY (i.e. DW1000) FOR THIS CODE
 8001044:	f000 f926 	bl	8001294 <dwt_readdevid>
 8001048:	4603      	mov	r3, r0
 800104a:	4a91      	ldr	r2, [pc, #580]	; (8001290 <dwt_initialise+0x294>)
 800104c:	4293      	cmp	r3, r2
 800104e:	d002      	beq.n	8001056 <dwt_initialise+0x5a>
    {
        return DWT_ERROR ;
 8001050:	f04f 33ff 	mov.w	r3, #4294967295
 8001054:	e115      	b.n	8001282 <dwt_initialise+0x286>
    }

    if(!(DWT_DW_WAKE_UP & config)) // Don't reset the device if DWT_DW_WAKE_UP bit is set, e.g. when calling this API after wake up
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	f003 0302 	and.w	r3, r3, #2
 800105c:	2b00      	cmp	r3, #0
 800105e:	d101      	bne.n	8001064 <dwt_initialise+0x68>
    {
        dwt_softreset(); // Make sure the device is completely reset before starting initialisation
 8001060:	f000 fee2 	bl	8001e28 <dwt_softreset>
    }

    if(!((DWT_DW_WAKE_UP & config) && ((DWT_READ_OTP_TMP | DWT_READ_OTP_BAT | DWT_READ_OTP_LID | DWT_READ_OTP_PID | DWT_DW_WUP_RD_OTPREV)& config)))
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	f003 0302 	and.w	r3, r3, #2
 800106a:	2b00      	cmp	r3, #0
 800106c:	d004      	beq.n	8001078 <dwt_initialise+0x7c>
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
 8001074:	2b00      	cmp	r3, #0
 8001076:	d102      	bne.n	800107e <dwt_initialise+0x82>
    {
        _dwt_enableclocks(FORCE_SYS_XTI); // NOTE: set system clock to XTI - this is necessary to make sure the values read by _dwt_otpread are reliable
 8001078:	2000      	movs	r0, #0
 800107a:	f000 fce9 	bl	8001a50 <_dwt_enableclocks>
    }                                  // when not reading from OTP, clocks don't need to change.

    // Configure the CPLL lock detect
    dwt_write8bitoffsetreg(EXT_SYNC_ID, EC_CTRL_OFFSET, EC_CTRL_PLLLCK);
 800107e:	2204      	movs	r2, #4
 8001080:	2100      	movs	r1, #0
 8001082:	2024      	movs	r0, #36	; 0x24
 8001084:	f000 fc12 	bl	80018ac <dwt_write8bitoffsetreg>

    // When DW1000 IC is initialised from power up, then the LDO value should be kicked from OTP, otherwise if this API is called after
    // DW1000 IC has been woken up (DWT_DW_WAKE_UP bit is set) this can be skipped as LDO would have already been automatically
    // kicked/loaded on wake up
    if(!(DWT_DW_WAKE_UP & config))
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	f003 0302 	and.w	r3, r3, #2
 800108e:	2b00      	cmp	r3, #0
 8001090:	d116      	bne.n	80010c0 <dwt_initialise+0xc4>
    {
        // Load LDO tune from OTP and kick it if there is a value actually programmed.
        ldo_tune = _dwt_otpread(LDOTUNE_ADDRESS);
 8001092:	2004      	movs	r0, #4
 8001094:	f000 fc60 	bl	8001958 <_dwt_otpread>
 8001098:	6138      	str	r0, [r7, #16]
        if((ldo_tune & 0xFF) != 0)
 800109a:	693b      	ldr	r3, [r7, #16]
 800109c:	b2db      	uxtb	r3, r3
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d01f      	beq.n	80010e2 <dwt_initialise+0xe6>
        {
            // Kick LDO tune
            dwt_write8bitoffsetreg(OTP_IF_ID, OTP_SF, OTP_SF_LDO_KICK); // Set load LDO kick bit
 80010a2:	2202      	movs	r2, #2
 80010a4:	2112      	movs	r1, #18
 80010a6:	202d      	movs	r0, #45	; 0x2d
 80010a8:	f000 fc00 	bl	80018ac <dwt_write8bitoffsetreg>
            pdw1000local->sleep_mode |= AON_WCFG_ONW_LLDO; // LDO tune must be kicked at wake-up
 80010ac:	4b77      	ldr	r3, [pc, #476]	; (800128c <dwt_initialise+0x290>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	8ada      	ldrh	r2, [r3, #22]
 80010b2:	4b76      	ldr	r3, [pc, #472]	; (800128c <dwt_initialise+0x290>)
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80010ba:	b292      	uxth	r2, r2
 80010bc:	82da      	strh	r2, [r3, #22]
 80010be:	e010      	b.n	80010e2 <dwt_initialise+0xe6>
        }
    }
    else
    {   //if LDOTUNE reg contains value different from default it means it was kicked from OTP and thus set AON_WCFG_ONW_LLDO.
        if(dwt_read32bitoffsetreg(RF_CONF_ID, LDOTUNE) != LDOTUNE_DEFAULT)
 80010c0:	2130      	movs	r1, #48	; 0x30
 80010c2:	2028      	movs	r0, #40	; 0x28
 80010c4:	f000 fb9b 	bl	80017fe <dwt_read32bitoffsetreg>
 80010c8:	4603      	mov	r3, r0
 80010ca:	f1b3 3f88 	cmp.w	r3, #2290649224	; 0x88888888
 80010ce:	d008      	beq.n	80010e2 <dwt_initialise+0xe6>
            pdw1000local->sleep_mode |= AON_WCFG_ONW_LLDO;
 80010d0:	4b6e      	ldr	r3, [pc, #440]	; (800128c <dwt_initialise+0x290>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	8ada      	ldrh	r2, [r3, #22]
 80010d6:	4b6d      	ldr	r3, [pc, #436]	; (800128c <dwt_initialise+0x290>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80010de:	b292      	uxth	r2, r2
 80010e0:	82da      	strh	r2, [r3, #22]
    }

    if((!(DWT_DW_WAKE_UP & config)) || ((DWT_DW_WAKE_UP & config) && (DWT_DW_WUP_RD_OTPREV & config)))
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	f003 0302 	and.w	r3, r3, #2
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d009      	beq.n	8001100 <dwt_initialise+0x104>
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	f003 0302 	and.w	r3, r3, #2
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d011      	beq.n	800111a <dwt_initialise+0x11e>
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	f003 0308 	and.w	r3, r3, #8
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d00c      	beq.n	800111a <dwt_initialise+0x11e>
    {
        // Read OTP revision number
        otp_xtaltrim_and_rev = _dwt_otpread(XTRIM_ADDRESS) & 0xffff;        // Read 32 bit value, XTAL trim val is in low octet-0 (5 bits)
 8001100:	201e      	movs	r0, #30
 8001102:	f000 fc29 	bl	8001958 <_dwt_otpread>
 8001106:	4603      	mov	r3, r0
 8001108:	82fb      	strh	r3, [r7, #22]
        pdw1000local->otprev = (otp_xtaltrim_and_rev >> 8) & 0xff;          // OTP revision is the next byte
 800110a:	8afb      	ldrh	r3, [r7, #22]
 800110c:	0a1b      	lsrs	r3, r3, #8
 800110e:	b29a      	uxth	r2, r3
 8001110:	4b5e      	ldr	r3, [pc, #376]	; (800128c <dwt_initialise+0x290>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	b2d2      	uxtb	r2, r2
 8001116:	72da      	strb	r2, [r3, #11]
 8001118:	e003      	b.n	8001122 <dwt_initialise+0x126>
    }
    else
        pdw1000local->otprev = 0; // If OTP valuse are not used, if this API is called after DW1000 IC has been woken up
 800111a:	4b5c      	ldr	r3, [pc, #368]	; (800128c <dwt_initialise+0x290>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	2200      	movs	r2, #0
 8001120:	72da      	strb	r2, [r3, #11]
                                  // (DWT_DW_WAKE_UP bit is set), set otprev to 0

    if(!(DWT_DW_WAKE_UP & config))
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	f003 0302 	and.w	r3, r3, #2
 8001128:	2b00      	cmp	r3, #0
 800112a:	d10b      	bne.n	8001144 <dwt_initialise+0x148>
    {
        // XTAL trim value is set in OTP for DW1000 module and EVK/TREK boards but that might not be the case in a custom design
        if ((otp_xtaltrim_and_rev & 0x1F) == 0) // A value of 0 means that the crystal has not been trimmed
 800112c:	8afb      	ldrh	r3, [r7, #22]
 800112e:	f003 031f 	and.w	r3, r3, #31
 8001132:	2b00      	cmp	r3, #0
 8001134:	d101      	bne.n	800113a <dwt_initialise+0x13e>
        {
            otp_xtaltrim_and_rev = FS_XTALT_MIDRANGE ; // Set to mid-range if no calibration value inside
 8001136:	2310      	movs	r3, #16
 8001138:	82fb      	strh	r3, [r7, #22]
        }
        // Configure XTAL trim
        dwt_setxtaltrim((uint8)otp_xtaltrim_and_rev);
 800113a:	8afb      	ldrh	r3, [r7, #22]
 800113c:	b2db      	uxtb	r3, r3
 800113e:	4618      	mov	r0, r3
 8001140:	f000 fe98 	bl	8001e74 <dwt_setxtaltrim>
    }

    if(DWT_READ_OTP_PID & config)
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	f003 0310 	and.w	r3, r3, #16
 800114a:	2b00      	cmp	r3, #0
 800114c:	d007      	beq.n	800115e <dwt_initialise+0x162>
    {
        // Load Part from OTP
        pdw1000local->partID = _dwt_otpread(PARTID_ADDRESS);
 800114e:	4b4f      	ldr	r3, [pc, #316]	; (800128c <dwt_initialise+0x290>)
 8001150:	681c      	ldr	r4, [r3, #0]
 8001152:	2006      	movs	r0, #6
 8001154:	f000 fc00 	bl	8001958 <_dwt_otpread>
 8001158:	4603      	mov	r3, r0
 800115a:	6023      	str	r3, [r4, #0]
 800115c:	e003      	b.n	8001166 <dwt_initialise+0x16a>
    }
    else
    {
        pdw1000local->partID = 0;
 800115e:	4b4b      	ldr	r3, [pc, #300]	; (800128c <dwt_initialise+0x290>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	2200      	movs	r2, #0
 8001164:	601a      	str	r2, [r3, #0]
    }

    if(DWT_READ_OTP_LID & config)
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	f003 0320 	and.w	r3, r3, #32
 800116c:	2b00      	cmp	r3, #0
 800116e:	d007      	beq.n	8001180 <dwt_initialise+0x184>
    {
        // Load Lot ID from OTP
        pdw1000local->lotID = _dwt_otpread(LOTID_ADDRESS);
 8001170:	4b46      	ldr	r3, [pc, #280]	; (800128c <dwt_initialise+0x290>)
 8001172:	681c      	ldr	r4, [r3, #0]
 8001174:	2007      	movs	r0, #7
 8001176:	f000 fbef 	bl	8001958 <_dwt_otpread>
 800117a:	4603      	mov	r3, r0
 800117c:	6063      	str	r3, [r4, #4]
 800117e:	e003      	b.n	8001188 <dwt_initialise+0x18c>
    }
    else
    {
        pdw1000local->lotID = 0;
 8001180:	4b42      	ldr	r3, [pc, #264]	; (800128c <dwt_initialise+0x290>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	2200      	movs	r2, #0
 8001186:	605a      	str	r2, [r3, #4]
    }

    if(DWT_READ_OTP_BAT & config)
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800118e:	2b00      	cmp	r3, #0
 8001190:	d008      	beq.n	80011a4 <dwt_initialise+0x1a8>
    {
        // Load VBAT from OTP
        pdw1000local->vBatP = _dwt_otpread(VBAT_ADDRESS) & 0xff;
 8001192:	2008      	movs	r0, #8
 8001194:	f000 fbe0 	bl	8001958 <_dwt_otpread>
 8001198:	4602      	mov	r2, r0
 800119a:	4b3c      	ldr	r3, [pc, #240]	; (800128c <dwt_initialise+0x290>)
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	b2d2      	uxtb	r2, r2
 80011a0:	721a      	strb	r2, [r3, #8]
 80011a2:	e003      	b.n	80011ac <dwt_initialise+0x1b0>
    }
    else
    {
        pdw1000local->vBatP = 0;
 80011a4:	4b39      	ldr	r3, [pc, #228]	; (800128c <dwt_initialise+0x290>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	2200      	movs	r2, #0
 80011aa:	721a      	strb	r2, [r3, #8]
    }

    if(DWT_READ_OTP_TMP & config)
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d008      	beq.n	80011c8 <dwt_initialise+0x1cc>
    {
        // Load TEMP from OTP
        pdw1000local->tempP = _dwt_otpread(VTEMP_ADDRESS) & 0xff;
 80011b6:	2009      	movs	r0, #9
 80011b8:	f000 fbce 	bl	8001958 <_dwt_otpread>
 80011bc:	4602      	mov	r2, r0
 80011be:	4b33      	ldr	r3, [pc, #204]	; (800128c <dwt_initialise+0x290>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	b2d2      	uxtb	r2, r2
 80011c4:	725a      	strb	r2, [r3, #9]
 80011c6:	e003      	b.n	80011d0 <dwt_initialise+0x1d4>
    }
    else
    {
        pdw1000local->tempP = 0;
 80011c8:	4b30      	ldr	r3, [pc, #192]	; (800128c <dwt_initialise+0x290>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	2200      	movs	r2, #0
 80011ce:	725a      	strb	r2, [r3, #9]
    }

    // Load leading edge detect code (LDE/microcode)
    if(!(DWT_DW_WAKE_UP & config))
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	f003 0302 	and.w	r3, r3, #2
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d121      	bne.n	800121e <dwt_initialise+0x222>
    {
        if(DWT_LOADUCODE & config)
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	f003 0301 	and.w	r3, r3, #1
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d00b      	beq.n	80011fc <dwt_initialise+0x200>
        {
            _dwt_loaducodefromrom();
 80011e4:	f000 fc05 	bl	80019f2 <_dwt_loaducodefromrom>
            pdw1000local->sleep_mode |= AON_WCFG_ONW_LLDE; // microcode must be loaded at wake-up if loaded on initialisation
 80011e8:	4b28      	ldr	r3, [pc, #160]	; (800128c <dwt_initialise+0x290>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	8ada      	ldrh	r2, [r3, #22]
 80011ee:	4b27      	ldr	r3, [pc, #156]	; (800128c <dwt_initialise+0x290>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80011f6:	b292      	uxth	r2, r2
 80011f8:	82da      	strh	r2, [r3, #22]
 80011fa:	e01e      	b.n	800123a <dwt_initialise+0x23e>
        }
        else // Should disable the LDERUN bit enable if LDE has not been loaded
        {
            uint16 rega = dwt_read16bitoffsetreg(PMSC_ID, PMSC_CTRL1_OFFSET+1) ;
 80011fc:	2105      	movs	r1, #5
 80011fe:	2036      	movs	r0, #54	; 0x36
 8001200:	f000 fb24 	bl	800184c <dwt_read16bitoffsetreg>
 8001204:	4603      	mov	r3, r0
 8001206:	81fb      	strh	r3, [r7, #14]
            rega &= 0xFDFF ; // Clear LDERUN bit
 8001208:	89fb      	ldrh	r3, [r7, #14]
 800120a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800120e:	81fb      	strh	r3, [r7, #14]
            dwt_write16bitoffsetreg(PMSC_ID, PMSC_CTRL1_OFFSET+1, rega) ;
 8001210:	89fb      	ldrh	r3, [r7, #14]
 8001212:	461a      	mov	r2, r3
 8001214:	2105      	movs	r1, #5
 8001216:	2036      	movs	r0, #54	; 0x36
 8001218:	f000 fb5b 	bl	80018d2 <dwt_write16bitoffsetreg>
 800121c:	e00d      	b.n	800123a <dwt_initialise+0x23e>
        }
    }
    else //if DWT_DW_WUP_NO_UCODE is set then assume that the UCODE was loaded from ROM (i.e. DWT_LOADUCODE was set on power up),
    {     //thus set AON_WCFG_ONW_LLDE, otherwise don't set the AON_WCFG_ONW_LLDE bit in the sleep_mode configuration
        if((DWT_DW_WUP_NO_UCODE & config) == 0)
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	f003 0304 	and.w	r3, r3, #4
 8001224:	2b00      	cmp	r3, #0
 8001226:	d108      	bne.n	800123a <dwt_initialise+0x23e>
        {
            pdw1000local->sleep_mode |= AON_WCFG_ONW_LLDE;
 8001228:	4b18      	ldr	r3, [pc, #96]	; (800128c <dwt_initialise+0x290>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	8ada      	ldrh	r2, [r3, #22]
 800122e:	4b17      	ldr	r3, [pc, #92]	; (800128c <dwt_initialise+0x290>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001236:	b292      	uxth	r2, r2
 8001238:	82da      	strh	r2, [r3, #22]
        }
    }

    _dwt_enableclocks(ENABLE_ALL_SEQ); // Enable clocks for sequencing
 800123a:	2001      	movs	r0, #1
 800123c:	f000 fc08 	bl	8001a50 <_dwt_enableclocks>

    // The 3 bits in AON CFG1 register must be cleared to ensure proper operation of the DW1000 in DEEPSLEEP mode.
    dwt_write8bitoffsetreg(AON_ID, AON_CFG1_OFFSET, 0x00);
 8001240:	2200      	movs	r2, #0
 8001242:	210a      	movs	r1, #10
 8001244:	202c      	movs	r0, #44	; 0x2c
 8001246:	f000 fb31 	bl	80018ac <dwt_write8bitoffsetreg>

    // Read system register / store local copy
    pdw1000local->sysCFGreg = dwt_read32bitreg(SYS_CFG_ID) ; // Read sysconfig register
 800124a:	4b10      	ldr	r3, [pc, #64]	; (800128c <dwt_initialise+0x290>)
 800124c:	681c      	ldr	r4, [r3, #0]
 800124e:	2100      	movs	r1, #0
 8001250:	2004      	movs	r0, #4
 8001252:	f000 fad4 	bl	80017fe <dwt_read32bitoffsetreg>
 8001256:	4603      	mov	r3, r0
 8001258:	6123      	str	r3, [r4, #16]
    pdw1000local->longFrames = (pdw1000local->sysCFGreg & SYS_CFG_PHR_MODE_11) >> SYS_CFG_PHR_MODE_SHFT ; //configure longFrames
 800125a:	4b0c      	ldr	r3, [pc, #48]	; (800128c <dwt_initialise+0x290>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	691b      	ldr	r3, [r3, #16]
 8001260:	0c1b      	lsrs	r3, r3, #16
 8001262:	b2da      	uxtb	r2, r3
 8001264:	4b09      	ldr	r3, [pc, #36]	; (800128c <dwt_initialise+0x290>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	f002 0203 	and.w	r2, r2, #3
 800126c:	b2d2      	uxtb	r2, r2
 800126e:	729a      	strb	r2, [r3, #10]

    pdw1000local->txFCTRL = dwt_read32bitreg(TX_FCTRL_ID) ;
 8001270:	4b06      	ldr	r3, [pc, #24]	; (800128c <dwt_initialise+0x290>)
 8001272:	681c      	ldr	r4, [r3, #0]
 8001274:	2100      	movs	r1, #0
 8001276:	2008      	movs	r0, #8
 8001278:	f000 fac1 	bl	80017fe <dwt_read32bitoffsetreg>
 800127c:	4603      	mov	r3, r0
 800127e:	60e3      	str	r3, [r4, #12]

    return DWT_SUCCESS ;
 8001280:	2300      	movs	r3, #0

} // end dwt_initialise()
 8001282:	4618      	mov	r0, r3
 8001284:	371c      	adds	r7, #28
 8001286:	46bd      	mov	sp, r7
 8001288:	bd90      	pop	{r4, r7, pc}
 800128a:	bf00      	nop
 800128c:	20000000 	.word	0x20000000
 8001290:	deca0130 	.word	0xdeca0130

08001294 <dwt_readdevid>:
 * output parameters
 *
 * returns the read value which for DW1000 is 0xDECA0130
 */
uint32 dwt_readdevid(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0
    return dwt_read32bitoffsetreg(DEV_ID_ID,0);
 8001298:	2100      	movs	r1, #0
 800129a:	2000      	movs	r0, #0
 800129c:	f000 faaf 	bl	80017fe <dwt_read32bitoffsetreg>
 80012a0:	4603      	mov	r3, r0
}
 80012a2:	4618      	mov	r0, r3
 80012a4:	bd80      	pop	{r7, pc}
	...

080012a8 <dwt_configure>:
 * output parameters
 *
 * no return value
 */
void dwt_configure(dwt_config_t *config)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b086      	sub	sp, #24
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
    uint8 nsSfd_result  = 0;
 80012b0:	2300      	movs	r3, #0
 80012b2:	75fb      	strb	r3, [r7, #23]
    uint8 useDWnsSFD = 0;
 80012b4:	2300      	movs	r3, #0
 80012b6:	75bb      	strb	r3, [r7, #22]
    uint8 chan = config->chan ;
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	74fb      	strb	r3, [r7, #19]
    uint32 regval ;
    uint16 reg16 = lde_replicaCoeff[config->rxCode];
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	795b      	ldrb	r3, [r3, #5]
 80012c2:	461a      	mov	r2, r3
 80012c4:	4ba1      	ldr	r3, [pc, #644]	; (800154c <dwt_configure+0x2a4>)
 80012c6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80012ca:	82bb      	strh	r3, [r7, #20]
    uint8 prfIndex = config->prf - DWT_PRF_16M;
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	785b      	ldrb	r3, [r3, #1]
 80012d0:	3b01      	subs	r3, #1
 80012d2:	74bb      	strb	r3, [r7, #18]
    uint8 bw = ((chan == 4) || (chan == 7)) ? 1 : 0 ; // Select wide or narrow band
 80012d4:	7cfb      	ldrb	r3, [r7, #19]
 80012d6:	2b04      	cmp	r3, #4
 80012d8:	d002      	beq.n	80012e0 <dwt_configure+0x38>
 80012da:	7cfb      	ldrb	r3, [r7, #19]
 80012dc:	2b07      	cmp	r3, #7
 80012de:	d101      	bne.n	80012e4 <dwt_configure+0x3c>
 80012e0:	2301      	movs	r3, #1
 80012e2:	e000      	b.n	80012e6 <dwt_configure+0x3e>
 80012e4:	2300      	movs	r3, #0
 80012e6:	747b      	strb	r3, [r7, #17]
           || (config->txPreambLength == DWT_PLEN_2048) || (config->txPreambLength == DWT_PLEN_4096));
    assert((config->phrMode == DWT_PHRMODE_STD) || (config->phrMode == DWT_PHRMODE_EXT));
#endif

    // For 110 kbps we need a special setup
    if(DWT_BR_110K == config->dataRate)
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	79db      	ldrb	r3, [r3, #7]
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d10b      	bne.n	8001308 <dwt_configure+0x60>
    {
        pdw1000local->sysCFGreg |= SYS_CFG_RXM110K ;
 80012f0:	4b97      	ldr	r3, [pc, #604]	; (8001550 <dwt_configure+0x2a8>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	691a      	ldr	r2, [r3, #16]
 80012f6:	4b96      	ldr	r3, [pc, #600]	; (8001550 <dwt_configure+0x2a8>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80012fe:	611a      	str	r2, [r3, #16]
        reg16 >>= 3; // lde_replicaCoeff must be divided by 8
 8001300:	8abb      	ldrh	r3, [r7, #20]
 8001302:	08db      	lsrs	r3, r3, #3
 8001304:	82bb      	strh	r3, [r7, #20]
 8001306:	e007      	b.n	8001318 <dwt_configure+0x70>
    }
    else
    {
        pdw1000local->sysCFGreg &= (~SYS_CFG_RXM110K) ;
 8001308:	4b91      	ldr	r3, [pc, #580]	; (8001550 <dwt_configure+0x2a8>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	691a      	ldr	r2, [r3, #16]
 800130e:	4b90      	ldr	r3, [pc, #576]	; (8001550 <dwt_configure+0x2a8>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 8001316:	611a      	str	r2, [r3, #16]
    }

    pdw1000local->longFrames = config->phrMode ;
 8001318:	4b8d      	ldr	r3, [pc, #564]	; (8001550 <dwt_configure+0x2a8>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	687a      	ldr	r2, [r7, #4]
 800131e:	7a12      	ldrb	r2, [r2, #8]
 8001320:	729a      	strb	r2, [r3, #10]

    pdw1000local->sysCFGreg &= ~SYS_CFG_PHR_MODE_11;
 8001322:	4b8b      	ldr	r3, [pc, #556]	; (8001550 <dwt_configure+0x2a8>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	691a      	ldr	r2, [r3, #16]
 8001328:	4b89      	ldr	r3, [pc, #548]	; (8001550 <dwt_configure+0x2a8>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8001330:	611a      	str	r2, [r3, #16]
    pdw1000local->sysCFGreg |= (SYS_CFG_PHR_MODE_11 & ((uint32)config->phrMode << SYS_CFG_PHR_MODE_SHFT));
 8001332:	4b87      	ldr	r3, [pc, #540]	; (8001550 <dwt_configure+0x2a8>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	6919      	ldr	r1, [r3, #16]
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	7a1b      	ldrb	r3, [r3, #8]
 800133c:	041b      	lsls	r3, r3, #16
 800133e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001342:	4b83      	ldr	r3, [pc, #524]	; (8001550 <dwt_configure+0x2a8>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	430a      	orrs	r2, r1
 8001348:	611a      	str	r2, [r3, #16]

    dwt_write32bitreg(SYS_CFG_ID,pdw1000local->sysCFGreg) ;
 800134a:	4b81      	ldr	r3, [pc, #516]	; (8001550 <dwt_configure+0x2a8>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	691b      	ldr	r3, [r3, #16]
 8001350:	461a      	mov	r2, r3
 8001352:	2100      	movs	r1, #0
 8001354:	2004      	movs	r0, #4
 8001356:	f000 fad8 	bl	800190a <dwt_write32bitoffsetreg>
    // Set the lde_replicaCoeff
    dwt_write16bitoffsetreg(LDE_IF_ID, LDE_REPC_OFFSET, reg16) ;
 800135a:	8abb      	ldrh	r3, [r7, #20]
 800135c:	461a      	mov	r2, r3
 800135e:	f642 0104 	movw	r1, #10244	; 0x2804
 8001362:	202e      	movs	r0, #46	; 0x2e
 8001364:	f000 fab5 	bl	80018d2 <dwt_write16bitoffsetreg>

    _dwt_configlde(prfIndex);
 8001368:	7cbb      	ldrb	r3, [r7, #18]
 800136a:	4618      	mov	r0, r3
 800136c:	f000 fb21 	bl	80019b2 <_dwt_configlde>

    // Configure PLL2/RF PLL block CFG/TUNE (for a given channel)
    dwt_write32bitoffsetreg(FS_CTRL_ID, FS_PLLCFG_OFFSET, fs_pll_cfg[chan_idx[chan]]);
 8001370:	7cfb      	ldrb	r3, [r7, #19]
 8001372:	4a78      	ldr	r2, [pc, #480]	; (8001554 <dwt_configure+0x2ac>)
 8001374:	5cd3      	ldrb	r3, [r2, r3]
 8001376:	461a      	mov	r2, r3
 8001378:	4b77      	ldr	r3, [pc, #476]	; (8001558 <dwt_configure+0x2b0>)
 800137a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800137e:	461a      	mov	r2, r3
 8001380:	2107      	movs	r1, #7
 8001382:	202b      	movs	r0, #43	; 0x2b
 8001384:	f000 fac1 	bl	800190a <dwt_write32bitoffsetreg>
    dwt_write8bitoffsetreg(FS_CTRL_ID, FS_PLLTUNE_OFFSET, fs_pll_tune[chan_idx[chan]]);
 8001388:	7cfb      	ldrb	r3, [r7, #19]
 800138a:	4a72      	ldr	r2, [pc, #456]	; (8001554 <dwt_configure+0x2ac>)
 800138c:	5cd3      	ldrb	r3, [r2, r3]
 800138e:	461a      	mov	r2, r3
 8001390:	4b72      	ldr	r3, [pc, #456]	; (800155c <dwt_configure+0x2b4>)
 8001392:	5c9b      	ldrb	r3, [r3, r2]
 8001394:	461a      	mov	r2, r3
 8001396:	210b      	movs	r1, #11
 8001398:	202b      	movs	r0, #43	; 0x2b
 800139a:	f000 fa87 	bl	80018ac <dwt_write8bitoffsetreg>

    // Configure RF RX blocks (for specified channel/bandwidth)
    dwt_write8bitoffsetreg(RF_CONF_ID, RF_RXCTRLH_OFFSET, rx_config[bw]);
 800139e:	7c7b      	ldrb	r3, [r7, #17]
 80013a0:	4a6f      	ldr	r2, [pc, #444]	; (8001560 <dwt_configure+0x2b8>)
 80013a2:	5cd3      	ldrb	r3, [r2, r3]
 80013a4:	461a      	mov	r2, r3
 80013a6:	210b      	movs	r1, #11
 80013a8:	2028      	movs	r0, #40	; 0x28
 80013aa:	f000 fa7f 	bl	80018ac <dwt_write8bitoffsetreg>

    // Configure RF TX blocks (for specified channel and PRF)
    // Configure RF TX control
    dwt_write32bitoffsetreg(RF_CONF_ID, RF_TXCTRL_OFFSET, tx_config[chan_idx[chan]]);
 80013ae:	7cfb      	ldrb	r3, [r7, #19]
 80013b0:	4a68      	ldr	r2, [pc, #416]	; (8001554 <dwt_configure+0x2ac>)
 80013b2:	5cd3      	ldrb	r3, [r2, r3]
 80013b4:	461a      	mov	r2, r3
 80013b6:	4b6b      	ldr	r3, [pc, #428]	; (8001564 <dwt_configure+0x2bc>)
 80013b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013bc:	461a      	mov	r2, r3
 80013be:	210c      	movs	r1, #12
 80013c0:	2028      	movs	r0, #40	; 0x28
 80013c2:	f000 faa2 	bl	800190a <dwt_write32bitoffsetreg>

    // Configure the baseband parameters (for specified PRF, bit rate, PAC, and SFD settings)
    // DTUNE0
    dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE0b_OFFSET, sftsh[config->dataRate][config->nsSFD]);
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	79db      	ldrb	r3, [r3, #7]
 80013ca:	4618      	mov	r0, r3
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	799b      	ldrb	r3, [r3, #6]
 80013d0:	4619      	mov	r1, r3
 80013d2:	4a65      	ldr	r2, [pc, #404]	; (8001568 <dwt_configure+0x2c0>)
 80013d4:	0043      	lsls	r3, r0, #1
 80013d6:	440b      	add	r3, r1
 80013d8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80013dc:	461a      	mov	r2, r3
 80013de:	2102      	movs	r1, #2
 80013e0:	2027      	movs	r0, #39	; 0x27
 80013e2:	f000 fa76 	bl	80018d2 <dwt_write16bitoffsetreg>

    // DTUNE1
    dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE1a_OFFSET, dtune1[prfIndex]);
 80013e6:	7cbb      	ldrb	r3, [r7, #18]
 80013e8:	4a60      	ldr	r2, [pc, #384]	; (800156c <dwt_configure+0x2c4>)
 80013ea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80013ee:	461a      	mov	r2, r3
 80013f0:	2104      	movs	r1, #4
 80013f2:	2027      	movs	r0, #39	; 0x27
 80013f4:	f000 fa6d 	bl	80018d2 <dwt_write16bitoffsetreg>

    if(config->dataRate == DWT_BR_110K)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	79db      	ldrb	r3, [r3, #7]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d105      	bne.n	800140c <dwt_configure+0x164>
    {
        dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE1b_OFFSET, DRX_TUNE1b_110K);
 8001400:	2264      	movs	r2, #100	; 0x64
 8001402:	2106      	movs	r1, #6
 8001404:	2027      	movs	r0, #39	; 0x27
 8001406:	f000 fa64 	bl	80018d2 <dwt_write16bitoffsetreg>
 800140a:	e018      	b.n	800143e <dwt_configure+0x196>
    }
    else
    {
        if(config->txPreambLength == DWT_PLEN_64)
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	789b      	ldrb	r3, [r3, #2]
 8001410:	2b04      	cmp	r3, #4
 8001412:	d10a      	bne.n	800142a <dwt_configure+0x182>
        {
            dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE1b_OFFSET, DRX_TUNE1b_6M8_PRE64);
 8001414:	2210      	movs	r2, #16
 8001416:	2106      	movs	r1, #6
 8001418:	2027      	movs	r0, #39	; 0x27
 800141a:	f000 fa5a 	bl	80018d2 <dwt_write16bitoffsetreg>
            dwt_write8bitoffsetreg(DRX_CONF_ID, DRX_TUNE4H_OFFSET, DRX_TUNE4H_PRE64);
 800141e:	2210      	movs	r2, #16
 8001420:	2126      	movs	r1, #38	; 0x26
 8001422:	2027      	movs	r0, #39	; 0x27
 8001424:	f000 fa42 	bl	80018ac <dwt_write8bitoffsetreg>
 8001428:	e009      	b.n	800143e <dwt_configure+0x196>
        }
        else
        {
            dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE1b_OFFSET, DRX_TUNE1b_850K_6M8);
 800142a:	2220      	movs	r2, #32
 800142c:	2106      	movs	r1, #6
 800142e:	2027      	movs	r0, #39	; 0x27
 8001430:	f000 fa4f 	bl	80018d2 <dwt_write16bitoffsetreg>
            dwt_write8bitoffsetreg(DRX_CONF_ID, DRX_TUNE4H_OFFSET, DRX_TUNE4H_PRE128PLUS);
 8001434:	2228      	movs	r2, #40	; 0x28
 8001436:	2126      	movs	r1, #38	; 0x26
 8001438:	2027      	movs	r0, #39	; 0x27
 800143a:	f000 fa37 	bl	80018ac <dwt_write8bitoffsetreg>
        }
    }

    // DTUNE2
    dwt_write32bitoffsetreg(DRX_CONF_ID, DRX_TUNE2_OFFSET, digital_bb_config[prfIndex][config->rxPAC]);
 800143e:	7cbb      	ldrb	r3, [r7, #18]
 8001440:	687a      	ldr	r2, [r7, #4]
 8001442:	78d2      	ldrb	r2, [r2, #3]
 8001444:	4611      	mov	r1, r2
 8001446:	4a4a      	ldr	r2, [pc, #296]	; (8001570 <dwt_configure+0x2c8>)
 8001448:	009b      	lsls	r3, r3, #2
 800144a:	440b      	add	r3, r1
 800144c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001450:	461a      	mov	r2, r3
 8001452:	2108      	movs	r1, #8
 8001454:	2027      	movs	r0, #39	; 0x27
 8001456:	f000 fa58 	bl	800190a <dwt_write32bitoffsetreg>

    // DTUNE3 (SFD timeout)
    // Don't allow 0 - SFD timeout will always be enabled
    if(config->sfdTO == 0)
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	895b      	ldrh	r3, [r3, #10]
 800145e:	2b00      	cmp	r3, #0
 8001460:	d103      	bne.n	800146a <dwt_configure+0x1c2>
    {
        config->sfdTO = DWT_SFDTOC_DEF;
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	f241 0241 	movw	r2, #4161	; 0x1041
 8001468:	815a      	strh	r2, [r3, #10]
    }
    dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_SFDTOC_OFFSET, config->sfdTO);
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	895b      	ldrh	r3, [r3, #10]
 800146e:	461a      	mov	r2, r3
 8001470:	2120      	movs	r1, #32
 8001472:	2027      	movs	r0, #39	; 0x27
 8001474:	f000 fa2d 	bl	80018d2 <dwt_write16bitoffsetreg>

    // Configure AGC parameters
    dwt_write32bitoffsetreg( AGC_CFG_STS_ID, 0xC, agc_config.lo32);
 8001478:	4b3e      	ldr	r3, [pc, #248]	; (8001574 <dwt_configure+0x2cc>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	461a      	mov	r2, r3
 800147e:	210c      	movs	r1, #12
 8001480:	2023      	movs	r0, #35	; 0x23
 8001482:	f000 fa42 	bl	800190a <dwt_write32bitoffsetreg>
    dwt_write16bitoffsetreg( AGC_CFG_STS_ID, 0x4, agc_config.target[prfIndex]);
 8001486:	7cbb      	ldrb	r3, [r7, #18]
 8001488:	4a3a      	ldr	r2, [pc, #232]	; (8001574 <dwt_configure+0x2cc>)
 800148a:	005b      	lsls	r3, r3, #1
 800148c:	4413      	add	r3, r2
 800148e:	889b      	ldrh	r3, [r3, #4]
 8001490:	461a      	mov	r2, r3
 8001492:	2104      	movs	r1, #4
 8001494:	2023      	movs	r0, #35	; 0x23
 8001496:	f000 fa1c 	bl	80018d2 <dwt_write16bitoffsetreg>

    // Set (non-standard) user SFD for improved performance,
    if(config->nsSFD)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	799b      	ldrb	r3, [r3, #6]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d00d      	beq.n	80014be <dwt_configure+0x216>
    {
        // Write non standard (DW) SFD length
        dwt_write8bitoffsetreg(USR_SFD_ID, 0x00, dwnsSFDlen[config->dataRate]);
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	79db      	ldrb	r3, [r3, #7]
 80014a6:	461a      	mov	r2, r3
 80014a8:	4b33      	ldr	r3, [pc, #204]	; (8001578 <dwt_configure+0x2d0>)
 80014aa:	5c9b      	ldrb	r3, [r3, r2]
 80014ac:	461a      	mov	r2, r3
 80014ae:	2100      	movs	r1, #0
 80014b0:	2021      	movs	r0, #33	; 0x21
 80014b2:	f000 f9fb 	bl	80018ac <dwt_write8bitoffsetreg>
        nsSfd_result = 3 ;
 80014b6:	2303      	movs	r3, #3
 80014b8:	75fb      	strb	r3, [r7, #23]
        useDWnsSFD = 1 ;
 80014ba:	2301      	movs	r3, #1
 80014bc:	75bb      	strb	r3, [r7, #22]
    }
    regval =  (CHAN_CTRL_TX_CHAN_MASK & (chan << CHAN_CTRL_TX_CHAN_SHIFT)) | // Transmit Channel
 80014be:	7cfb      	ldrb	r3, [r7, #19]
 80014c0:	f003 020f 	and.w	r2, r3, #15
              (CHAN_CTRL_RX_CHAN_MASK & (chan << CHAN_CTRL_RX_CHAN_SHIFT)) | // Receive Channel
 80014c4:	7cfb      	ldrb	r3, [r7, #19]
 80014c6:	011b      	lsls	r3, r3, #4
 80014c8:	b2db      	uxtb	r3, r3
    regval =  (CHAN_CTRL_TX_CHAN_MASK & (chan << CHAN_CTRL_TX_CHAN_SHIFT)) | // Transmit Channel
 80014ca:	431a      	orrs	r2, r3
              (CHAN_CTRL_RXFPRF_MASK & ((uint32)config->prf << CHAN_CTRL_RXFPRF_SHIFT)) | // RX PRF
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	785b      	ldrb	r3, [r3, #1]
 80014d0:	049b      	lsls	r3, r3, #18
 80014d2:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
              (CHAN_CTRL_RX_CHAN_MASK & (chan << CHAN_CTRL_RX_CHAN_SHIFT)) | // Receive Channel
 80014d6:	431a      	orrs	r2, r3
              ((CHAN_CTRL_TNSSFD|CHAN_CTRL_RNSSFD) & ((uint32)nsSfd_result << CHAN_CTRL_TNSSFD_SHIFT)) | // nsSFD enable RX&TX
 80014d8:	7dfb      	ldrb	r3, [r7, #23]
 80014da:	051b      	lsls	r3, r3, #20
 80014dc:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
              (CHAN_CTRL_RXFPRF_MASK & ((uint32)config->prf << CHAN_CTRL_RXFPRF_SHIFT)) | // RX PRF
 80014e0:	431a      	orrs	r2, r3
              (CHAN_CTRL_DWSFD & ((uint32)useDWnsSFD << CHAN_CTRL_DWSFD_SHIFT)) | // Use DW nsSFD
 80014e2:	7dbb      	ldrb	r3, [r7, #22]
 80014e4:	045b      	lsls	r3, r3, #17
 80014e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
              ((CHAN_CTRL_TNSSFD|CHAN_CTRL_RNSSFD) & ((uint32)nsSfd_result << CHAN_CTRL_TNSSFD_SHIFT)) | // nsSFD enable RX&TX
 80014ea:	431a      	orrs	r2, r3
              (CHAN_CTRL_TX_PCOD_MASK & ((uint32)config->txCode << CHAN_CTRL_TX_PCOD_SHIFT)) | // TX Preamble Code
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	791b      	ldrb	r3, [r3, #4]
 80014f0:	059b      	lsls	r3, r3, #22
 80014f2:	f003 63f8 	and.w	r3, r3, #130023424	; 0x7c00000
              (CHAN_CTRL_DWSFD & ((uint32)useDWnsSFD << CHAN_CTRL_DWSFD_SHIFT)) | // Use DW nsSFD
 80014f6:	431a      	orrs	r2, r3
              (CHAN_CTRL_RX_PCOD_MASK & ((uint32)config->rxCode << CHAN_CTRL_RX_PCOD_SHIFT)) ; // RX Preamble Code
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	795b      	ldrb	r3, [r3, #5]
 80014fc:	06db      	lsls	r3, r3, #27
    regval =  (CHAN_CTRL_TX_CHAN_MASK & (chan << CHAN_CTRL_TX_CHAN_SHIFT)) | // Transmit Channel
 80014fe:	4313      	orrs	r3, r2
 8001500:	60fb      	str	r3, [r7, #12]

    dwt_write32bitreg(CHAN_CTRL_ID,regval) ;
 8001502:	68fa      	ldr	r2, [r7, #12]
 8001504:	2100      	movs	r1, #0
 8001506:	201f      	movs	r0, #31
 8001508:	f000 f9ff 	bl	800190a <dwt_write32bitoffsetreg>

    // Set up TX Preamble Size, PRF and Data Rate
    pdw1000local->txFCTRL = ((uint32)(config->txPreambLength | config->prf) << TX_FCTRL_TXPRF_SHFT) | ((uint32)config->dataRate << TX_FCTRL_TXBR_SHFT);
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	789a      	ldrb	r2, [r3, #2]
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	785b      	ldrb	r3, [r3, #1]
 8001514:	4313      	orrs	r3, r2
 8001516:	b2db      	uxtb	r3, r3
 8001518:	0419      	lsls	r1, r3, #16
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	79db      	ldrb	r3, [r3, #7]
 800151e:	035a      	lsls	r2, r3, #13
 8001520:	4b0b      	ldr	r3, [pc, #44]	; (8001550 <dwt_configure+0x2a8>)
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	430a      	orrs	r2, r1
 8001526:	60da      	str	r2, [r3, #12]
    dwt_write32bitreg(TX_FCTRL_ID, pdw1000local->txFCTRL);
 8001528:	4b09      	ldr	r3, [pc, #36]	; (8001550 <dwt_configure+0x2a8>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	68db      	ldr	r3, [r3, #12]
 800152e:	461a      	mov	r2, r3
 8001530:	2100      	movs	r1, #0
 8001532:	2008      	movs	r0, #8
 8001534:	f000 f9e9 	bl	800190a <dwt_write32bitoffsetreg>

    // The SFD transmit pattern is initialised by the DW1000 upon a user TX request, but (due to an IC issue) it is not done for an auto-ACK TX. The
    // SYS_CTRL write below works around this issue, by simultaneously initiating and aborting a transmission, which correctly initialises the SFD
    // after its configuration or reconfiguration.
    // This issue is not documented at the time of writing this code. It should be in next release of DW1000 User Manual (v2.09, from July 2016).
    dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, SYS_CTRL_TXSTRT | SYS_CTRL_TRXOFF); // Request TX start and TRX off at the same time
 8001538:	2242      	movs	r2, #66	; 0x42
 800153a:	2100      	movs	r1, #0
 800153c:	200d      	movs	r0, #13
 800153e:	f000 f9b5 	bl	80018ac <dwt_write8bitoffsetreg>
} // end dwt_configure()
 8001542:	bf00      	nop
 8001544:	3718      	adds	r7, #24
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	0800a6fc 	.word	0x0800a6fc
 8001550:	20000000 	.word	0x20000000
 8001554:	0800a67c 	.word	0x0800a67c
 8001558:	0800a69c 	.word	0x0800a69c
 800155c:	0800a6b4 	.word	0x0800a6b4
 8001560:	0800a6bc 	.word	0x0800a6bc
 8001564:	0800a684 	.word	0x0800a684
 8001568:	0800a6cc 	.word	0x0800a6cc
 800156c:	0800a6d8 	.word	0x0800a6d8
 8001570:	0800a6dc 	.word	0x0800a6dc
 8001574:	0800a6c0 	.word	0x0800a6c0
 8001578:	0800a6c8 	.word	0x0800a6c8

0800157c <dwt_setrxantennadelay>:
 * output parameters
 *
 * no return value
 */
void dwt_setrxantennadelay(uint16 rxDelay)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b082      	sub	sp, #8
 8001580:	af00      	add	r7, sp, #0
 8001582:	4603      	mov	r3, r0
 8001584:	80fb      	strh	r3, [r7, #6]
    // Set the RX antenna delay for auto TX timestamp adjustment
    dwt_write16bitoffsetreg(LDE_IF_ID, LDE_RXANTD_OFFSET, rxDelay);
 8001586:	88fb      	ldrh	r3, [r7, #6]
 8001588:	461a      	mov	r2, r3
 800158a:	f641 0104 	movw	r1, #6148	; 0x1804
 800158e:	202e      	movs	r0, #46	; 0x2e
 8001590:	f000 f99f 	bl	80018d2 <dwt_write16bitoffsetreg>
}
 8001594:	bf00      	nop
 8001596:	3708      	adds	r7, #8
 8001598:	46bd      	mov	sp, r7
 800159a:	bd80      	pop	{r7, pc}

0800159c <dwt_settxantennadelay>:
 * output parameters
 *
 * no return value
 */
void dwt_settxantennadelay(uint16 txDelay)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b082      	sub	sp, #8
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	4603      	mov	r3, r0
 80015a4:	80fb      	strh	r3, [r7, #6]
    // Set the TX antenna delay for auto TX timestamp adjustment
    dwt_write16bitoffsetreg(TX_ANTD_ID, TX_ANTD_OFFSET, txDelay);
 80015a6:	88fb      	ldrh	r3, [r7, #6]
 80015a8:	461a      	mov	r2, r3
 80015aa:	2100      	movs	r1, #0
 80015ac:	2018      	movs	r0, #24
 80015ae:	f000 f990 	bl	80018d2 <dwt_write16bitoffsetreg>
}
 80015b2:	bf00      	nop
 80015b4:	3708      	adds	r7, #8
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}

080015ba <dwt_writetxdata>:
 * output parameters
 *
 * returns DWT_SUCCESS for success, or DWT_ERROR for error
 */
int dwt_writetxdata(uint16 txFrameLength, uint8 *txFrameBytes, uint16 txBufferOffset)
{
 80015ba:	b580      	push	{r7, lr}
 80015bc:	b082      	sub	sp, #8
 80015be:	af00      	add	r7, sp, #0
 80015c0:	4603      	mov	r3, r0
 80015c2:	6039      	str	r1, [r7, #0]
 80015c4:	80fb      	strh	r3, [r7, #6]
 80015c6:	4613      	mov	r3, r2
 80015c8:	80bb      	strh	r3, [r7, #4]
    assert(txFrameLength >= 2);
    assert((pdw1000local->longFrames && (txFrameLength <= 1023)) || (txFrameLength <= 127));
    assert((txBufferOffset + txFrameLength) <= 1024);
#endif

    if ((txBufferOffset + txFrameLength) <= 1024)
 80015ca:	88ba      	ldrh	r2, [r7, #4]
 80015cc:	88fb      	ldrh	r3, [r7, #6]
 80015ce:	4413      	add	r3, r2
 80015d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80015d4:	dc09      	bgt.n	80015ea <dwt_writetxdata+0x30>
    {
        // Write the data to the IC TX buffer, (-2 bytes for auto generated CRC)
        dwt_writetodevice( TX_BUFFER_ID, txBufferOffset, txFrameLength-2, txFrameBytes);
 80015d6:	88fb      	ldrh	r3, [r7, #6]
 80015d8:	3b02      	subs	r3, #2
 80015da:	461a      	mov	r2, r3
 80015dc:	88b9      	ldrh	r1, [r7, #4]
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	2009      	movs	r0, #9
 80015e2:	f000 f857 	bl	8001694 <dwt_writetodevice>
        return DWT_SUCCESS;
 80015e6:	2300      	movs	r3, #0
 80015e8:	e001      	b.n	80015ee <dwt_writetxdata+0x34>
    }
    else
    {
        return DWT_ERROR;
 80015ea:	f04f 33ff 	mov.w	r3, #4294967295
    }
} // end dwt_writetxdata()
 80015ee:	4618      	mov	r0, r3
 80015f0:	3708      	adds	r7, #8
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}
	...

080015f8 <dwt_writetxfctrl>:
 * output parameters
 *
 * no return value
 */
void dwt_writetxfctrl(uint16 txFrameLength, uint16 txBufferOffset, int ranging)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b084      	sub	sp, #16
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	4603      	mov	r3, r0
 8001600:	603a      	str	r2, [r7, #0]
 8001602:	80fb      	strh	r3, [r7, #6]
 8001604:	460b      	mov	r3, r1
 8001606:	80bb      	strh	r3, [r7, #4]
    assert((ranging == 0) || (ranging == 1))
#endif

    // Write the frame length to the TX frame control register
    // pdw1000local->txFCTRL has kept configured bit rate information
    uint32 reg32 = pdw1000local->txFCTRL | txFrameLength | ((uint32)txBufferOffset << TX_FCTRL_TXBOFFS_SHFT) | ((uint32)ranging << TX_FCTRL_TR_SHFT);
 8001608:	4b0a      	ldr	r3, [pc, #40]	; (8001634 <dwt_writetxfctrl+0x3c>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	68da      	ldr	r2, [r3, #12]
 800160e:	88fb      	ldrh	r3, [r7, #6]
 8001610:	431a      	orrs	r2, r3
 8001612:	88bb      	ldrh	r3, [r7, #4]
 8001614:	059b      	lsls	r3, r3, #22
 8001616:	431a      	orrs	r2, r3
 8001618:	683b      	ldr	r3, [r7, #0]
 800161a:	03db      	lsls	r3, r3, #15
 800161c:	4313      	orrs	r3, r2
 800161e:	60fb      	str	r3, [r7, #12]
    dwt_write32bitreg(TX_FCTRL_ID, reg32);
 8001620:	68fa      	ldr	r2, [r7, #12]
 8001622:	2100      	movs	r1, #0
 8001624:	2008      	movs	r0, #8
 8001626:	f000 f970 	bl	800190a <dwt_write32bitoffsetreg>
} // end dwt_writetxfctrl()
 800162a:	bf00      	nop
 800162c:	3710      	adds	r7, #16
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}
 8001632:	bf00      	nop
 8001634:	20000000 	.word	0x20000000

08001638 <dwt_readrxdata>:
 * output parameters
 *
 * no return value
 */
void dwt_readrxdata(uint8 *buffer, uint16 length, uint16 rxBufferOffset)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b082      	sub	sp, #8
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
 8001640:	460b      	mov	r3, r1
 8001642:	807b      	strh	r3, [r7, #2]
 8001644:	4613      	mov	r3, r2
 8001646:	803b      	strh	r3, [r7, #0]
    dwt_readfromdevice(RX_BUFFER_ID,rxBufferOffset,length,buffer) ;
 8001648:	887a      	ldrh	r2, [r7, #2]
 800164a:	8839      	ldrh	r1, [r7, #0]
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	2011      	movs	r0, #17
 8001650:	f000 f87c 	bl	800174c <dwt_readfromdevice>
}
 8001654:	bf00      	nop
 8001656:	3708      	adds	r7, #8
 8001658:	46bd      	mov	sp, r7
 800165a:	bd80      	pop	{r7, pc}

0800165c <dwt_readtxtimestamp>:
 * output parameters - the timestamp buffer will contain the value after the function call
 *
 * no return value
 */
void dwt_readtxtimestamp(uint8 * timestamp)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b082      	sub	sp, #8
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
    dwt_readfromdevice(TX_TIME_ID, TX_TIME_TX_STAMP_OFFSET, TX_TIME_TX_STAMP_LEN, timestamp) ; // Read bytes directly into buffer
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	2205      	movs	r2, #5
 8001668:	2100      	movs	r1, #0
 800166a:	2017      	movs	r0, #23
 800166c:	f000 f86e 	bl	800174c <dwt_readfromdevice>
}
 8001670:	bf00      	nop
 8001672:	3708      	adds	r7, #8
 8001674:	46bd      	mov	sp, r7
 8001676:	bd80      	pop	{r7, pc}

08001678 <dwt_readrxtimestamp>:
 * output parameters - the timestamp buffer will contain the value after the function call
 *
 * no return value
 */
void dwt_readrxtimestamp(uint8 * timestamp)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b082      	sub	sp, #8
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
    dwt_readfromdevice(RX_TIME_ID, RX_TIME_RX_STAMP_OFFSET, RX_TIME_RX_STAMP_LEN, timestamp) ; // Get the adjusted time of arrival
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	2205      	movs	r2, #5
 8001684:	2100      	movs	r1, #0
 8001686:	2015      	movs	r0, #21
 8001688:	f000 f860 	bl	800174c <dwt_readfromdevice>
}
 800168c:	bf00      	nop
 800168e:	3708      	adds	r7, #8
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}

08001694 <dwt_writetodevice>:
    uint16  recordNumber,
    uint16  index,
    uint32        length,
    const uint8   *buffer
)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b086      	sub	sp, #24
 8001698:	af00      	add	r7, sp, #0
 800169a:	60ba      	str	r2, [r7, #8]
 800169c:	607b      	str	r3, [r7, #4]
 800169e:	4603      	mov	r3, r0
 80016a0:	81fb      	strh	r3, [r7, #14]
 80016a2:	460b      	mov	r3, r1
 80016a4:	81bb      	strh	r3, [r7, #12]
    uint8 header[3] ; // Buffer to compose header in
    int   cnt = 0; // Counter for length of header
 80016a6:	2300      	movs	r3, #0
 80016a8:	617b      	str	r3, [r7, #20]
#ifdef DWT_API_ERROR_CHECK
    assert(recordNumber <= 0x3F); // Record number is limited to 6-bits.
#endif

    // Write message header selecting WRITE operation and addresses as appropriate (this is one to three bytes long)
    if (index == 0) // For index of 0, no sub-index is required
 80016aa:	89bb      	ldrh	r3, [r7, #12]
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d10d      	bne.n	80016cc <dwt_writetodevice+0x38>
    {
        header[cnt++] = 0x80 | recordNumber ; // Bit-7 is WRITE operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 80016b0:	89fb      	ldrh	r3, [r7, #14]
 80016b2:	b2da      	uxtb	r2, r3
 80016b4:	697b      	ldr	r3, [r7, #20]
 80016b6:	1c59      	adds	r1, r3, #1
 80016b8:	6179      	str	r1, [r7, #20]
 80016ba:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80016be:	b2d2      	uxtb	r2, r2
 80016c0:	f107 0118 	add.w	r1, r7, #24
 80016c4:	440b      	add	r3, r1
 80016c6:	f803 2c08 	strb.w	r2, [r3, #-8]
 80016ca:	e033      	b.n	8001734 <dwt_writetodevice+0xa0>
    else
    {
#ifdef DWT_API_ERROR_CHECK
        assert((index <= 0x7FFF) && ((index + length) <= 0x7FFF)); // Index and sub-addressable area are limited to 15-bits.
#endif
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 80016cc:	89fb      	ldrh	r3, [r7, #14]
 80016ce:	b2da      	uxtb	r2, r3
 80016d0:	697b      	ldr	r3, [r7, #20]
 80016d2:	1c59      	adds	r1, r3, #1
 80016d4:	6179      	str	r1, [r7, #20]
 80016d6:	f062 023f 	orn	r2, r2, #63	; 0x3f
 80016da:	b2d2      	uxtb	r2, r2
 80016dc:	f107 0118 	add.w	r1, r7, #24
 80016e0:	440b      	add	r3, r1
 80016e2:	f803 2c08 	strb.w	r2, [r3, #-8]

        if (index <= 127) // For non-zero index < 127, just a single sub-index byte is required
 80016e6:	89bb      	ldrh	r3, [r7, #12]
 80016e8:	2b7f      	cmp	r3, #127	; 0x7f
 80016ea:	d80a      	bhi.n	8001702 <dwt_writetodevice+0x6e>
        {
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 80016ec:	697b      	ldr	r3, [r7, #20]
 80016ee:	1c5a      	adds	r2, r3, #1
 80016f0:	617a      	str	r2, [r7, #20]
 80016f2:	89ba      	ldrh	r2, [r7, #12]
 80016f4:	b2d2      	uxtb	r2, r2
 80016f6:	f107 0118 	add.w	r1, r7, #24
 80016fa:	440b      	add	r3, r1
 80016fc:	f803 2c08 	strb.w	r2, [r3, #-8]
 8001700:	e018      	b.n	8001734 <dwt_writetodevice+0xa0>
        }
        else
        {
            header[cnt++] = 0x80 | (uint8)(index) ; // Bit-7 one means extended index, bits 6-0 is low seven bits of index.
 8001702:	89bb      	ldrh	r3, [r7, #12]
 8001704:	b2da      	uxtb	r2, r3
 8001706:	697b      	ldr	r3, [r7, #20]
 8001708:	1c59      	adds	r1, r3, #1
 800170a:	6179      	str	r1, [r7, #20]
 800170c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001710:	b2d2      	uxtb	r2, r2
 8001712:	f107 0118 	add.w	r1, r7, #24
 8001716:	440b      	add	r3, r1
 8001718:	f803 2c08 	strb.w	r2, [r3, #-8]
            header[cnt++] =  (uint8) (index >> 7) ; // 8-bit value = high eight bits of index.
 800171c:	89bb      	ldrh	r3, [r7, #12]
 800171e:	09db      	lsrs	r3, r3, #7
 8001720:	b299      	uxth	r1, r3
 8001722:	697b      	ldr	r3, [r7, #20]
 8001724:	1c5a      	adds	r2, r3, #1
 8001726:	617a      	str	r2, [r7, #20]
 8001728:	b2ca      	uxtb	r2, r1
 800172a:	f107 0118 	add.w	r1, r7, #24
 800172e:	440b      	add	r3, r1
 8001730:	f803 2c08 	strb.w	r2, [r3, #-8]
        }
    }

    // Write it to the SPI
    writetospi(cnt,header,length,buffer);
 8001734:	697b      	ldr	r3, [r7, #20]
 8001736:	b298      	uxth	r0, r3
 8001738:	f107 0110 	add.w	r1, r7, #16
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	68ba      	ldr	r2, [r7, #8]
 8001740:	f000 fbda 	bl	8001ef8 <writetospi>
} // end dwt_writetodevice()
 8001744:	bf00      	nop
 8001746:	3718      	adds	r7, #24
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}

0800174c <dwt_readfromdevice>:
    uint16  recordNumber,
    uint16  index,
    uint32        length,
    uint8         *buffer
)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b086      	sub	sp, #24
 8001750:	af00      	add	r7, sp, #0
 8001752:	60ba      	str	r2, [r7, #8]
 8001754:	607b      	str	r3, [r7, #4]
 8001756:	4603      	mov	r3, r0
 8001758:	81fb      	strh	r3, [r7, #14]
 800175a:	460b      	mov	r3, r1
 800175c:	81bb      	strh	r3, [r7, #12]
    uint8 header[3] ; // Buffer to compose header in
    int   cnt = 0; // Counter for length of header
 800175e:	2300      	movs	r3, #0
 8001760:	617b      	str	r3, [r7, #20]
#ifdef DWT_API_ERROR_CHECK
    assert(recordNumber <= 0x3F); // Record number is limited to 6-bits.
#endif

    // Write message header selecting READ operation and addresses as appropriate (this is one to three bytes long)
    if (index == 0) // For index of 0, no sub-index is required
 8001762:	89bb      	ldrh	r3, [r7, #12]
 8001764:	2b00      	cmp	r3, #0
 8001766:	d10a      	bne.n	800177e <dwt_readfromdevice+0x32>
    {
        header[cnt++] = (uint8) recordNumber ; // Bit-7 zero is READ operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 8001768:	697b      	ldr	r3, [r7, #20]
 800176a:	1c5a      	adds	r2, r3, #1
 800176c:	617a      	str	r2, [r7, #20]
 800176e:	89fa      	ldrh	r2, [r7, #14]
 8001770:	b2d2      	uxtb	r2, r2
 8001772:	f107 0118 	add.w	r1, r7, #24
 8001776:	440b      	add	r3, r1
 8001778:	f803 2c08 	strb.w	r2, [r3, #-8]
 800177c:	e033      	b.n	80017e6 <dwt_readfromdevice+0x9a>
    else
    {
#ifdef DWT_API_ERROR_CHECK
        assert((index <= 0x7FFF) && ((index + length) <= 0x7FFF)); // Index and sub-addressable area are limited to 15-bits.
#endif
        header[cnt++] = (uint8)(0x40 | recordNumber) ; // Bit-7 zero is READ operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 800177e:	89fb      	ldrh	r3, [r7, #14]
 8001780:	b2da      	uxtb	r2, r3
 8001782:	697b      	ldr	r3, [r7, #20]
 8001784:	1c59      	adds	r1, r3, #1
 8001786:	6179      	str	r1, [r7, #20]
 8001788:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800178c:	b2d2      	uxtb	r2, r2
 800178e:	f107 0118 	add.w	r1, r7, #24
 8001792:	440b      	add	r3, r1
 8001794:	f803 2c08 	strb.w	r2, [r3, #-8]

        if (index <= 127) // For non-zero index < 127, just a single sub-index byte is required
 8001798:	89bb      	ldrh	r3, [r7, #12]
 800179a:	2b7f      	cmp	r3, #127	; 0x7f
 800179c:	d80a      	bhi.n	80017b4 <dwt_readfromdevice+0x68>
        {
            header[cnt++] = (uint8) index ; // Bit-7 zero means no extension, bits 6-0 is index.
 800179e:	697b      	ldr	r3, [r7, #20]
 80017a0:	1c5a      	adds	r2, r3, #1
 80017a2:	617a      	str	r2, [r7, #20]
 80017a4:	89ba      	ldrh	r2, [r7, #12]
 80017a6:	b2d2      	uxtb	r2, r2
 80017a8:	f107 0118 	add.w	r1, r7, #24
 80017ac:	440b      	add	r3, r1
 80017ae:	f803 2c08 	strb.w	r2, [r3, #-8]
 80017b2:	e018      	b.n	80017e6 <dwt_readfromdevice+0x9a>
        }
        else
        {
            header[cnt++] = 0x80 | (uint8)(index) ; // Bit-7 one means extended index, bits 6-0 is low seven bits of index.
 80017b4:	89bb      	ldrh	r3, [r7, #12]
 80017b6:	b2da      	uxtb	r2, r3
 80017b8:	697b      	ldr	r3, [r7, #20]
 80017ba:	1c59      	adds	r1, r3, #1
 80017bc:	6179      	str	r1, [r7, #20]
 80017be:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80017c2:	b2d2      	uxtb	r2, r2
 80017c4:	f107 0118 	add.w	r1, r7, #24
 80017c8:	440b      	add	r3, r1
 80017ca:	f803 2c08 	strb.w	r2, [r3, #-8]
            header[cnt++] =  (uint8) (index >> 7) ; // 8-bit value = high eight bits of index.
 80017ce:	89bb      	ldrh	r3, [r7, #12]
 80017d0:	09db      	lsrs	r3, r3, #7
 80017d2:	b299      	uxth	r1, r3
 80017d4:	697b      	ldr	r3, [r7, #20]
 80017d6:	1c5a      	adds	r2, r3, #1
 80017d8:	617a      	str	r2, [r7, #20]
 80017da:	b2ca      	uxtb	r2, r1
 80017dc:	f107 0118 	add.w	r1, r7, #24
 80017e0:	440b      	add	r3, r1
 80017e2:	f803 2c08 	strb.w	r2, [r3, #-8]
        }
    }

    // Do the read from the SPI
    readfromspi(cnt, header, length, buffer);  // result is stored in the buffer
 80017e6:	697b      	ldr	r3, [r7, #20]
 80017e8:	b298      	uxth	r0, r3
 80017ea:	f107 0110 	add.w	r1, r7, #16
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	68ba      	ldr	r2, [r7, #8]
 80017f2:	f000 fbb5 	bl	8001f60 <readfromspi>
} // end dwt_readfromdevice()
 80017f6:	bf00      	nop
 80017f8:	3718      	adds	r7, #24
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd80      	pop	{r7, pc}

080017fe <dwt_read32bitoffsetreg>:
 * output parameters
 *
 * returns 32 bit register value
 */
uint32 dwt_read32bitoffsetreg(int regFileID, int regOffset)
{
 80017fe:	b580      	push	{r7, lr}
 8001800:	b086      	sub	sp, #24
 8001802:	af00      	add	r7, sp, #0
 8001804:	6078      	str	r0, [r7, #4]
 8001806:	6039      	str	r1, [r7, #0]
    uint32  regval = 0 ;
 8001808:	2300      	movs	r3, #0
 800180a:	617b      	str	r3, [r7, #20]
    int     j ;
    uint8   buffer[4] ;

    dwt_readfromdevice(regFileID,regOffset,4,buffer); // Read 4 bytes (32-bits) register into buffer
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	b298      	uxth	r0, r3
 8001810:	683b      	ldr	r3, [r7, #0]
 8001812:	b299      	uxth	r1, r3
 8001814:	f107 030c 	add.w	r3, r7, #12
 8001818:	2204      	movs	r2, #4
 800181a:	f7ff ff97 	bl	800174c <dwt_readfromdevice>

    for (j = 3 ; j >= 0 ; j --)
 800181e:	2303      	movs	r3, #3
 8001820:	613b      	str	r3, [r7, #16]
 8001822:	e00b      	b.n	800183c <dwt_read32bitoffsetreg+0x3e>
    {
        regval = (regval << 8) + buffer[j] ;
 8001824:	697b      	ldr	r3, [r7, #20]
 8001826:	021b      	lsls	r3, r3, #8
 8001828:	f107 010c 	add.w	r1, r7, #12
 800182c:	693a      	ldr	r2, [r7, #16]
 800182e:	440a      	add	r2, r1
 8001830:	7812      	ldrb	r2, [r2, #0]
 8001832:	4413      	add	r3, r2
 8001834:	617b      	str	r3, [r7, #20]
    for (j = 3 ; j >= 0 ; j --)
 8001836:	693b      	ldr	r3, [r7, #16]
 8001838:	3b01      	subs	r3, #1
 800183a:	613b      	str	r3, [r7, #16]
 800183c:	693b      	ldr	r3, [r7, #16]
 800183e:	2b00      	cmp	r3, #0
 8001840:	daf0      	bge.n	8001824 <dwt_read32bitoffsetreg+0x26>
    }
    return regval ;
 8001842:	697b      	ldr	r3, [r7, #20]

} // end dwt_read32bitoffsetreg()
 8001844:	4618      	mov	r0, r3
 8001846:	3718      	adds	r7, #24
 8001848:	46bd      	mov	sp, r7
 800184a:	bd80      	pop	{r7, pc}

0800184c <dwt_read16bitoffsetreg>:
 * output parameters
 *
 * returns 16 bit register value
 */
uint16 dwt_read16bitoffsetreg(int regFileID, int regOffset)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b084      	sub	sp, #16
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
 8001854:	6039      	str	r1, [r7, #0]
    uint16  regval = 0 ;
 8001856:	2300      	movs	r3, #0
 8001858:	81fb      	strh	r3, [r7, #14]
    uint8   buffer[2] ;

    dwt_readfromdevice(regFileID,regOffset,2,buffer); // Read 2 bytes (16-bits) register into buffer
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	b298      	uxth	r0, r3
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	b299      	uxth	r1, r3
 8001862:	f107 030c 	add.w	r3, r7, #12
 8001866:	2202      	movs	r2, #2
 8001868:	f7ff ff70 	bl	800174c <dwt_readfromdevice>

    regval = ((uint16)buffer[1] << 8) + buffer[0] ;
 800186c:	7b7b      	ldrb	r3, [r7, #13]
 800186e:	b29b      	uxth	r3, r3
 8001870:	021b      	lsls	r3, r3, #8
 8001872:	b29a      	uxth	r2, r3
 8001874:	7b3b      	ldrb	r3, [r7, #12]
 8001876:	b29b      	uxth	r3, r3
 8001878:	4413      	add	r3, r2
 800187a:	81fb      	strh	r3, [r7, #14]
    return regval ;
 800187c:	89fb      	ldrh	r3, [r7, #14]

} // end dwt_read16bitoffsetreg()
 800187e:	4618      	mov	r0, r3
 8001880:	3710      	adds	r7, #16
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}

08001886 <dwt_read8bitoffsetreg>:
 * output parameters
 *
 * returns 8-bit register value
 */
uint8 dwt_read8bitoffsetreg(int regFileID, int regOffset)
{
 8001886:	b580      	push	{r7, lr}
 8001888:	b084      	sub	sp, #16
 800188a:	af00      	add	r7, sp, #0
 800188c:	6078      	str	r0, [r7, #4]
 800188e:	6039      	str	r1, [r7, #0]
    uint8 regval;

    dwt_readfromdevice(regFileID, regOffset, 1, &regval);
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	b298      	uxth	r0, r3
 8001894:	683b      	ldr	r3, [r7, #0]
 8001896:	b299      	uxth	r1, r3
 8001898:	f107 030f 	add.w	r3, r7, #15
 800189c:	2201      	movs	r2, #1
 800189e:	f7ff ff55 	bl	800174c <dwt_readfromdevice>

    return regval ;
 80018a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80018a4:	4618      	mov	r0, r3
 80018a6:	3710      	adds	r7, #16
 80018a8:	46bd      	mov	sp, r7
 80018aa:	bd80      	pop	{r7, pc}

080018ac <dwt_write8bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write8bitoffsetreg(int regFileID, int regOffset, uint8 regval)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b084      	sub	sp, #16
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	60f8      	str	r0, [r7, #12]
 80018b4:	60b9      	str	r1, [r7, #8]
 80018b6:	4613      	mov	r3, r2
 80018b8:	71fb      	strb	r3, [r7, #7]
    dwt_writetodevice(regFileID, regOffset, 1, &regval);
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	b298      	uxth	r0, r3
 80018be:	68bb      	ldr	r3, [r7, #8]
 80018c0:	b299      	uxth	r1, r3
 80018c2:	1dfb      	adds	r3, r7, #7
 80018c4:	2201      	movs	r2, #1
 80018c6:	f7ff fee5 	bl	8001694 <dwt_writetodevice>
}
 80018ca:	bf00      	nop
 80018cc:	3710      	adds	r7, #16
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd80      	pop	{r7, pc}

080018d2 <dwt_write16bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write16bitoffsetreg(int regFileID, int regOffset, uint16 regval)
{
 80018d2:	b580      	push	{r7, lr}
 80018d4:	b086      	sub	sp, #24
 80018d6:	af00      	add	r7, sp, #0
 80018d8:	60f8      	str	r0, [r7, #12]
 80018da:	60b9      	str	r1, [r7, #8]
 80018dc:	4613      	mov	r3, r2
 80018de:	80fb      	strh	r3, [r7, #6]
    uint8   buffer[2] ;

    buffer[0] = regval & 0xFF;
 80018e0:	88fb      	ldrh	r3, [r7, #6]
 80018e2:	b2db      	uxtb	r3, r3
 80018e4:	753b      	strb	r3, [r7, #20]
    buffer[1] = regval >> 8 ;
 80018e6:	88fb      	ldrh	r3, [r7, #6]
 80018e8:	0a1b      	lsrs	r3, r3, #8
 80018ea:	b29b      	uxth	r3, r3
 80018ec:	b2db      	uxtb	r3, r3
 80018ee:	757b      	strb	r3, [r7, #21]

    dwt_writetodevice(regFileID,regOffset,2,buffer);
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	b298      	uxth	r0, r3
 80018f4:	68bb      	ldr	r3, [r7, #8]
 80018f6:	b299      	uxth	r1, r3
 80018f8:	f107 0314 	add.w	r3, r7, #20
 80018fc:	2202      	movs	r2, #2
 80018fe:	f7ff fec9 	bl	8001694 <dwt_writetodevice>
} // end dwt_write16bitoffsetreg()
 8001902:	bf00      	nop
 8001904:	3718      	adds	r7, #24
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}

0800190a <dwt_write32bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write32bitoffsetreg(int regFileID, int regOffset, uint32 regval)
{
 800190a:	b580      	push	{r7, lr}
 800190c:	b086      	sub	sp, #24
 800190e:	af00      	add	r7, sp, #0
 8001910:	60f8      	str	r0, [r7, #12]
 8001912:	60b9      	str	r1, [r7, #8]
 8001914:	607a      	str	r2, [r7, #4]
    int     j ;
    uint8   buffer[4] ;

    for ( j = 0 ; j < 4 ; j++ )
 8001916:	2300      	movs	r3, #0
 8001918:	617b      	str	r3, [r7, #20]
 800191a:	e00d      	b.n	8001938 <dwt_write32bitoffsetreg+0x2e>
    {
        buffer[j] = regval & 0xff ;
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	b2d9      	uxtb	r1, r3
 8001920:	f107 0210 	add.w	r2, r7, #16
 8001924:	697b      	ldr	r3, [r7, #20]
 8001926:	4413      	add	r3, r2
 8001928:	460a      	mov	r2, r1
 800192a:	701a      	strb	r2, [r3, #0]
        regval >>= 8 ;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	0a1b      	lsrs	r3, r3, #8
 8001930:	607b      	str	r3, [r7, #4]
    for ( j = 0 ; j < 4 ; j++ )
 8001932:	697b      	ldr	r3, [r7, #20]
 8001934:	3301      	adds	r3, #1
 8001936:	617b      	str	r3, [r7, #20]
 8001938:	697b      	ldr	r3, [r7, #20]
 800193a:	2b03      	cmp	r3, #3
 800193c:	ddee      	ble.n	800191c <dwt_write32bitoffsetreg+0x12>
    }

    dwt_writetodevice(regFileID,regOffset,4,buffer);
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	b298      	uxth	r0, r3
 8001942:	68bb      	ldr	r3, [r7, #8]
 8001944:	b299      	uxth	r1, r3
 8001946:	f107 0310 	add.w	r3, r7, #16
 800194a:	2204      	movs	r2, #4
 800194c:	f7ff fea2 	bl	8001694 <dwt_writetodevice>
} // end dwt_write32bitoffsetreg()
 8001950:	bf00      	nop
 8001952:	3718      	adds	r7, #24
 8001954:	46bd      	mov	sp, r7
 8001956:	bd80      	pop	{r7, pc}

08001958 <_dwt_otpread>:
 * output parameters
 *
 * returns the 32bit of read data
 */
uint32 _dwt_otpread(uint16 address)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b084      	sub	sp, #16
 800195c:	af00      	add	r7, sp, #0
 800195e:	4603      	mov	r3, r0
 8001960:	80fb      	strh	r3, [r7, #6]
    uint32 ret_data;

    // Write the address
    dwt_write16bitoffsetreg(OTP_IF_ID, OTP_ADDR, address);
 8001962:	88fb      	ldrh	r3, [r7, #6]
 8001964:	461a      	mov	r2, r3
 8001966:	2104      	movs	r1, #4
 8001968:	202d      	movs	r0, #45	; 0x2d
 800196a:	f7ff ffb2 	bl	80018d2 <dwt_write16bitoffsetreg>

    // Perform OTP Read - Manual read mode has to be set
    dwt_write8bitoffsetreg(OTP_IF_ID, OTP_CTRL, OTP_CTRL_OTPREAD | OTP_CTRL_OTPRDEN);
 800196e:	2203      	movs	r2, #3
 8001970:	2106      	movs	r1, #6
 8001972:	202d      	movs	r0, #45	; 0x2d
 8001974:	f7ff ff9a 	bl	80018ac <dwt_write8bitoffsetreg>
    dwt_write8bitoffsetreg(OTP_IF_ID, OTP_CTRL, 0x00); // OTPREAD is self clearing but OTPRDEN is not
 8001978:	2200      	movs	r2, #0
 800197a:	2106      	movs	r1, #6
 800197c:	202d      	movs	r0, #45	; 0x2d
 800197e:	f7ff ff95 	bl	80018ac <dwt_write8bitoffsetreg>

    // Read read data, available 40ns after rising edge of OTP_READ
    ret_data = dwt_read32bitoffsetreg(OTP_IF_ID, OTP_RDAT);
 8001982:	210a      	movs	r1, #10
 8001984:	202d      	movs	r0, #45	; 0x2d
 8001986:	f7ff ff3a 	bl	80017fe <dwt_read32bitoffsetreg>
 800198a:	60f8      	str	r0, [r7, #12]

    // Return the 32bit of read data
    return ret_data;
 800198c:	68fb      	ldr	r3, [r7, #12]
}
 800198e:	4618      	mov	r0, r3
 8001990:	3710      	adds	r7, #16
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}

08001996 <_dwt_aonarrayupload>:
 * output parameters
 *
 * no return value
 */
void _dwt_aonarrayupload(void)
{
 8001996:	b580      	push	{r7, lr}
 8001998:	af00      	add	r7, sp, #0
    dwt_write8bitoffsetreg(AON_ID, AON_CTRL_OFFSET, 0x00); // Clear the register
 800199a:	2200      	movs	r2, #0
 800199c:	2102      	movs	r1, #2
 800199e:	202c      	movs	r0, #44	; 0x2c
 80019a0:	f7ff ff84 	bl	80018ac <dwt_write8bitoffsetreg>
    dwt_write8bitoffsetreg(AON_ID, AON_CTRL_OFFSET, AON_CTRL_SAVE);
 80019a4:	2202      	movs	r2, #2
 80019a6:	2102      	movs	r1, #2
 80019a8:	202c      	movs	r0, #44	; 0x2c
 80019aa:	f7ff ff7f 	bl	80018ac <dwt_write8bitoffsetreg>
}
 80019ae:	bf00      	nop
 80019b0:	bd80      	pop	{r7, pc}

080019b2 <_dwt_configlde>:
 * output parameters
 *
 * no return value
 */
void _dwt_configlde(int prfIndex)
{
 80019b2:	b580      	push	{r7, lr}
 80019b4:	b082      	sub	sp, #8
 80019b6:	af00      	add	r7, sp, #0
 80019b8:	6078      	str	r0, [r7, #4]
    dwt_write8bitoffsetreg(LDE_IF_ID, LDE_CFG1_OFFSET, LDE_PARAM1); // 8-bit configuration register
 80019ba:	226d      	movs	r2, #109	; 0x6d
 80019bc:	f640 0106 	movw	r1, #2054	; 0x806
 80019c0:	202e      	movs	r0, #46	; 0x2e
 80019c2:	f7ff ff73 	bl	80018ac <dwt_write8bitoffsetreg>

    if(prfIndex)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d007      	beq.n	80019dc <_dwt_configlde+0x2a>
    {
        dwt_write16bitoffsetreg( LDE_IF_ID, LDE_CFG2_OFFSET, (uint16) LDE_PARAM3_64); // 16-bit LDE configuration tuning register
 80019cc:	f240 6207 	movw	r2, #1543	; 0x607
 80019d0:	f641 0106 	movw	r1, #6150	; 0x1806
 80019d4:	202e      	movs	r0, #46	; 0x2e
 80019d6:	f7ff ff7c 	bl	80018d2 <dwt_write16bitoffsetreg>
    }
    else
    {
        dwt_write16bitoffsetreg( LDE_IF_ID, LDE_CFG2_OFFSET, (uint16) LDE_PARAM3_16);
    }
}
 80019da:	e006      	b.n	80019ea <_dwt_configlde+0x38>
        dwt_write16bitoffsetreg( LDE_IF_ID, LDE_CFG2_OFFSET, (uint16) LDE_PARAM3_16);
 80019dc:	f241 6207 	movw	r2, #5639	; 0x1607
 80019e0:	f641 0106 	movw	r1, #6150	; 0x1806
 80019e4:	202e      	movs	r0, #46	; 0x2e
 80019e6:	f7ff ff74 	bl	80018d2 <dwt_write16bitoffsetreg>
}
 80019ea:	bf00      	nop
 80019ec:	3708      	adds	r7, #8
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}

080019f2 <_dwt_loaducodefromrom>:
 * output parameters
 *
 * no return value
 */
void _dwt_loaducodefromrom(void)
{
 80019f2:	b580      	push	{r7, lr}
 80019f4:	af00      	add	r7, sp, #0
    // Set up clocks
    _dwt_enableclocks(FORCE_LDE);
 80019f6:	200e      	movs	r0, #14
 80019f8:	f000 f82a 	bl	8001a50 <_dwt_enableclocks>

    // Kick off the LDE load
    dwt_write16bitoffsetreg(OTP_IF_ID, OTP_CTRL, OTP_CTRL_LDELOAD); // Set load LDE kick bit
 80019fc:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001a00:	2106      	movs	r1, #6
 8001a02:	202d      	movs	r0, #45	; 0x2d
 8001a04:	f7ff ff65 	bl	80018d2 <dwt_write16bitoffsetreg>

    deca_sleep(1); // Allow time for code to upload (should take up to 120 us)
 8001a08:	2001      	movs	r0, #1
 8001a0a:	f000 fa69 	bl	8001ee0 <deca_sleep>

    // Default clocks (ENABLE_ALL_SEQ)
    _dwt_enableclocks(ENABLE_ALL_SEQ); // Enable clocks for sequencing
 8001a0e:	2001      	movs	r0, #1
 8001a10:	f000 f81e 	bl	8001a50 <_dwt_enableclocks>
}
 8001a14:	bf00      	nop
 8001a16:	bd80      	pop	{r7, pc}

08001a18 <dwt_setrxaftertxdelay>:
 * output parameters
 *
 * no return value
 */
void dwt_setrxaftertxdelay(uint32 rxDelayTime)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b084      	sub	sp, #16
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
    uint32 val = dwt_read32bitreg(ACK_RESP_T_ID) ; // Read ACK_RESP_T_ID register
 8001a20:	2100      	movs	r1, #0
 8001a22:	201a      	movs	r0, #26
 8001a24:	f7ff feeb 	bl	80017fe <dwt_read32bitoffsetreg>
 8001a28:	60f8      	str	r0, [r7, #12]

    val &= ~(ACK_RESP_T_W4R_TIM_MASK) ; // Clear the timer (19:0)
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	0d1b      	lsrs	r3, r3, #20
 8001a2e:	051b      	lsls	r3, r3, #20
 8001a30:	60fb      	str	r3, [r7, #12]

    val |= (rxDelayTime & ACK_RESP_T_W4R_TIM_MASK) ; // In UWB microseconds (e.g. turn the receiver on 20uus after TX)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001a38:	68fa      	ldr	r2, [r7, #12]
 8001a3a:	4313      	orrs	r3, r2
 8001a3c:	60fb      	str	r3, [r7, #12]

    dwt_write32bitreg(ACK_RESP_T_ID, val) ;
 8001a3e:	68fa      	ldr	r2, [r7, #12]
 8001a40:	2100      	movs	r1, #0
 8001a42:	201a      	movs	r0, #26
 8001a44:	f7ff ff61 	bl	800190a <dwt_write32bitoffsetreg>
}
 8001a48:	bf00      	nop
 8001a4a:	3710      	adds	r7, #16
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bd80      	pop	{r7, pc}

08001a50 <_dwt_enableclocks>:
 * output parameters none
 *
 * no return value
 */
void _dwt_enableclocks(int clocks)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b084      	sub	sp, #16
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
    uint8 reg[2];

    dwt_readfromdevice(PMSC_ID, PMSC_CTRL0_OFFSET, 2, reg);
 8001a58:	f107 030c 	add.w	r3, r7, #12
 8001a5c:	2202      	movs	r2, #2
 8001a5e:	2100      	movs	r1, #0
 8001a60:	2036      	movs	r0, #54	; 0x36
 8001a62:	f7ff fe73 	bl	800174c <dwt_readfromdevice>
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	2b0e      	cmp	r3, #14
 8001a6a:	d876      	bhi.n	8001b5a <_dwt_enableclocks+0x10a>
 8001a6c:	a201      	add	r2, pc, #4	; (adr r2, 8001a74 <_dwt_enableclocks+0x24>)
 8001a6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a72:	bf00      	nop
 8001a74:	08001ac1 	.word	0x08001ac1
 8001a78:	08001ab1 	.word	0x08001ab1
 8001a7c:	08001ad7 	.word	0x08001ad7
 8001a80:	08001b5b 	.word	0x08001b5b
 8001a84:	08001b5b 	.word	0x08001b5b
 8001a88:	08001b5b 	.word	0x08001b5b
 8001a8c:	08001b5b 	.word	0x08001b5b
 8001a90:	08001aed 	.word	0x08001aed
 8001a94:	08001b0d 	.word	0x08001b0d
 8001a98:	08001b5b 	.word	0x08001b5b
 8001a9c:	08001b5b 	.word	0x08001b5b
 8001aa0:	08001b23 	.word	0x08001b23
 8001aa4:	08001b2f 	.word	0x08001b2f
 8001aa8:	08001b3b 	.word	0x08001b3b
 8001aac:	08001b51 	.word	0x08001b51
    switch(clocks)
    {
        case ENABLE_ALL_SEQ:
        {
            reg[0] = 0x00 ;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	733b      	strb	r3, [r7, #12]
            reg[1] = reg[1] & 0xfe;
 8001ab4:	7b7b      	ldrb	r3, [r7, #13]
 8001ab6:	f023 0301 	bic.w	r3, r3, #1
 8001aba:	b2db      	uxtb	r3, r3
 8001abc:	737b      	strb	r3, [r7, #13]
        }
        break;
 8001abe:	e04d      	b.n	8001b5c <_dwt_enableclocks+0x10c>
        case FORCE_SYS_XTI:
        {
            // System and RX
            reg[0] = 0x01 | (reg[0] & 0xfc);
 8001ac0:	7b3b      	ldrb	r3, [r7, #12]
 8001ac2:	b25b      	sxtb	r3, r3
 8001ac4:	f023 0303 	bic.w	r3, r3, #3
 8001ac8:	b25b      	sxtb	r3, r3
 8001aca:	f043 0301 	orr.w	r3, r3, #1
 8001ace:	b25b      	sxtb	r3, r3
 8001ad0:	b2db      	uxtb	r3, r3
 8001ad2:	733b      	strb	r3, [r7, #12]
        }
        break;
 8001ad4:	e042      	b.n	8001b5c <_dwt_enableclocks+0x10c>
        case FORCE_SYS_PLL:
        {
            // System
            reg[0] = 0x02 | (reg[0] & 0xfc);
 8001ad6:	7b3b      	ldrb	r3, [r7, #12]
 8001ad8:	b25b      	sxtb	r3, r3
 8001ada:	f023 0303 	bic.w	r3, r3, #3
 8001ade:	b25b      	sxtb	r3, r3
 8001ae0:	f043 0302 	orr.w	r3, r3, #2
 8001ae4:	b25b      	sxtb	r3, r3
 8001ae6:	b2db      	uxtb	r3, r3
 8001ae8:	733b      	strb	r3, [r7, #12]
        }
        break;
 8001aea:	e037      	b.n	8001b5c <_dwt_enableclocks+0x10c>
        case READ_ACC_ON:
        {
            reg[0] = 0x48 | (reg[0] & 0xb3);
 8001aec:	7b3b      	ldrb	r3, [r7, #12]
 8001aee:	b25b      	sxtb	r3, r3
 8001af0:	f023 034c 	bic.w	r3, r3, #76	; 0x4c
 8001af4:	b25b      	sxtb	r3, r3
 8001af6:	f043 0348 	orr.w	r3, r3, #72	; 0x48
 8001afa:	b25b      	sxtb	r3, r3
 8001afc:	b2db      	uxtb	r3, r3
 8001afe:	733b      	strb	r3, [r7, #12]
            reg[1] = 0x80 | reg[1];
 8001b00:	7b7b      	ldrb	r3, [r7, #13]
 8001b02:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001b06:	b2db      	uxtb	r3, r3
 8001b08:	737b      	strb	r3, [r7, #13]
        }
        break;
 8001b0a:	e027      	b.n	8001b5c <_dwt_enableclocks+0x10c>
        case READ_ACC_OFF:
        {
            reg[0] = reg[0] & 0xb3;
 8001b0c:	7b3b      	ldrb	r3, [r7, #12]
 8001b0e:	f023 034c 	bic.w	r3, r3, #76	; 0x4c
 8001b12:	b2db      	uxtb	r3, r3
 8001b14:	733b      	strb	r3, [r7, #12]
            reg[1] = 0x7f & reg[1];
 8001b16:	7b7b      	ldrb	r3, [r7, #13]
 8001b18:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001b1c:	b2db      	uxtb	r3, r3
 8001b1e:	737b      	strb	r3, [r7, #13]
        }
        break;
 8001b20:	e01c      	b.n	8001b5c <_dwt_enableclocks+0x10c>
        case FORCE_OTP_ON:
        {
            reg[1] = 0x02 | reg[1];
 8001b22:	7b7b      	ldrb	r3, [r7, #13]
 8001b24:	f043 0302 	orr.w	r3, r3, #2
 8001b28:	b2db      	uxtb	r3, r3
 8001b2a:	737b      	strb	r3, [r7, #13]
        }
        break;
 8001b2c:	e016      	b.n	8001b5c <_dwt_enableclocks+0x10c>
        case FORCE_OTP_OFF:
        {
            reg[1] = reg[1] & 0xfd;
 8001b2e:	7b7b      	ldrb	r3, [r7, #13]
 8001b30:	f023 0302 	bic.w	r3, r3, #2
 8001b34:	b2db      	uxtb	r3, r3
 8001b36:	737b      	strb	r3, [r7, #13]
        }
        break;
 8001b38:	e010      	b.n	8001b5c <_dwt_enableclocks+0x10c>
        case FORCE_TX_PLL:
        {
            reg[0] = 0x20 | (reg[0] & 0xcf);
 8001b3a:	7b3b      	ldrb	r3, [r7, #12]
 8001b3c:	b25b      	sxtb	r3, r3
 8001b3e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001b42:	b25b      	sxtb	r3, r3
 8001b44:	f043 0320 	orr.w	r3, r3, #32
 8001b48:	b25b      	sxtb	r3, r3
 8001b4a:	b2db      	uxtb	r3, r3
 8001b4c:	733b      	strb	r3, [r7, #12]
        }
        break;
 8001b4e:	e005      	b.n	8001b5c <_dwt_enableclocks+0x10c>
        case FORCE_LDE:
        {
            reg[0] = 0x01;
 8001b50:	2301      	movs	r3, #1
 8001b52:	733b      	strb	r3, [r7, #12]
            reg[1] = 0x03;
 8001b54:	2303      	movs	r3, #3
 8001b56:	737b      	strb	r3, [r7, #13]
        }
        break;
 8001b58:	e000      	b.n	8001b5c <_dwt_enableclocks+0x10c>
        default:
        break;
 8001b5a:	bf00      	nop
    }


    // Need to write lower byte separately before setting the higher byte(s)
    dwt_writetodevice(PMSC_ID, PMSC_CTRL0_OFFSET, 1, &reg[0]);
 8001b5c:	f107 030c 	add.w	r3, r7, #12
 8001b60:	2201      	movs	r2, #1
 8001b62:	2100      	movs	r1, #0
 8001b64:	2036      	movs	r0, #54	; 0x36
 8001b66:	f7ff fd95 	bl	8001694 <dwt_writetodevice>
    dwt_writetodevice(PMSC_ID, 0x1, 1, &reg[1]);
 8001b6a:	f107 030c 	add.w	r3, r7, #12
 8001b6e:	3301      	adds	r3, #1
 8001b70:	2201      	movs	r2, #1
 8001b72:	2101      	movs	r1, #1
 8001b74:	2036      	movs	r0, #54	; 0x36
 8001b76:	f7ff fd8d 	bl	8001694 <dwt_writetodevice>

} // end _dwt_enableclocks()
 8001b7a:	bf00      	nop
 8001b7c:	3710      	adds	r7, #16
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}
 8001b82:	bf00      	nop

08001b84 <_dwt_disablesequencing>:
 * output parameters none
 *
 * no return value
 */
void _dwt_disablesequencing(void) // Disable sequencing and go to state "INIT"
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	af00      	add	r7, sp, #0
    _dwt_enableclocks(FORCE_SYS_XTI); // Set system clock to XTI
 8001b88:	2000      	movs	r0, #0
 8001b8a:	f7ff ff61 	bl	8001a50 <_dwt_enableclocks>

    dwt_write16bitoffsetreg(PMSC_ID, PMSC_CTRL1_OFFSET, PMSC_CTRL1_PKTSEQ_DISABLE); // Disable PMSC ctrl of RF and RX clk blocks
 8001b8e:	2200      	movs	r2, #0
 8001b90:	2104      	movs	r1, #4
 8001b92:	2036      	movs	r0, #54	; 0x36
 8001b94:	f7ff fe9d 	bl	80018d2 <dwt_write16bitoffsetreg>
}
 8001b98:	bf00      	nop
 8001b9a:	bd80      	pop	{r7, pc}

08001b9c <dwt_setdelayedtrxtime>:
 * output parameters none
 *
 * no return value
 */
void dwt_setdelayedtrxtime(uint32 starttime)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b082      	sub	sp, #8
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
    dwt_write32bitoffsetreg(DX_TIME_ID, 1, starttime); // Write at offset 1 as the lower 9 bits of this register are ignored
 8001ba4:	687a      	ldr	r2, [r7, #4]
 8001ba6:	2101      	movs	r1, #1
 8001ba8:	200a      	movs	r0, #10
 8001baa:	f7ff feae 	bl	800190a <dwt_write32bitoffsetreg>

} // end dwt_setdelayedtrxtime()
 8001bae:	bf00      	nop
 8001bb0:	3708      	adds	r7, #8
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}
	...

08001bb8 <dwt_starttx>:
 *
 * returns DWT_SUCCESS for success, or DWT_ERROR for error (e.g. a delayed transmission will be cancelled if the delayed time has passed)
 */

int dwt_starttx(uint8 mode)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b084      	sub	sp, #16
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	71fb      	strb	r3, [r7, #7]
    int retval = DWT_SUCCESS ;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	60fb      	str	r3, [r7, #12]
    uint8 temp  = 0x00;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	72fb      	strb	r3, [r7, #11]
    uint16 checkTxOK = 0 ;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	813b      	strh	r3, [r7, #8]

    if(mode & DWT_RESPONSE_EXPECTED)
 8001bce:	79fb      	ldrb	r3, [r7, #7]
 8001bd0:	f003 0302 	and.w	r3, r3, #2
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d005      	beq.n	8001be4 <dwt_starttx+0x2c>
    {
        temp = (uint8)SYS_CTRL_WAIT4RESP ; // Set wait4response bit
 8001bd8:	2380      	movs	r3, #128	; 0x80
 8001bda:	72fb      	strb	r3, [r7, #11]
        pdw1000local->wait4resp = 1;
 8001bdc:	4b1c      	ldr	r3, [pc, #112]	; (8001c50 <dwt_starttx+0x98>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	2201      	movs	r2, #1
 8001be2:	755a      	strb	r2, [r3, #21]
    }

    if (mode & DWT_START_TX_DELAYED)
 8001be4:	79fb      	ldrb	r3, [r7, #7]
 8001be6:	f003 0301 	and.w	r3, r3, #1
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d020      	beq.n	8001c30 <dwt_starttx+0x78>
    {
        // Both SYS_CTRL_TXSTRT and SYS_CTRL_TXDLYS to correctly enable TX
        temp |= (uint8)(SYS_CTRL_TXDLYS | SYS_CTRL_TXSTRT) ;
 8001bee:	7afb      	ldrb	r3, [r7, #11]
 8001bf0:	f043 0306 	orr.w	r3, r3, #6
 8001bf4:	72fb      	strb	r3, [r7, #11]
        dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, temp);
 8001bf6:	7afb      	ldrb	r3, [r7, #11]
 8001bf8:	461a      	mov	r2, r3
 8001bfa:	2100      	movs	r1, #0
 8001bfc:	200d      	movs	r0, #13
 8001bfe:	f7ff fe55 	bl	80018ac <dwt_write8bitoffsetreg>
        checkTxOK = dwt_read16bitoffsetreg(SYS_STATUS_ID, 3); // Read at offset 3 to get the upper 2 bytes out of 5
 8001c02:	2103      	movs	r1, #3
 8001c04:	200f      	movs	r0, #15
 8001c06:	f7ff fe21 	bl	800184c <dwt_read16bitoffsetreg>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	813b      	strh	r3, [r7, #8]
        if ((checkTxOK & SYS_STATUS_TXERR) == 0) // Transmit Delayed Send set over Half a Period away or Power Up error (there is enough time to send but not to power up individual blocks).
 8001c0e:	893b      	ldrh	r3, [r7, #8]
 8001c10:	f403 6381 	and.w	r3, r3, #1032	; 0x408
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d102      	bne.n	8001c1e <dwt_starttx+0x66>
        {
            retval = DWT_SUCCESS ; // All okay
 8001c18:	2300      	movs	r3, #0
 8001c1a:	60fb      	str	r3, [r7, #12]
 8001c1c:	e012      	b.n	8001c44 <dwt_starttx+0x8c>
        }
        else
        {
            // If HPDWARN or TXPUTE are set this indicates that the TXDLYS was set too late for the specified DX_TIME.
            // remedial action is to cancel delayed send and report error
            dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, (uint8)SYS_CTRL_TRXOFF);
 8001c1e:	2240      	movs	r2, #64	; 0x40
 8001c20:	2100      	movs	r1, #0
 8001c22:	200d      	movs	r0, #13
 8001c24:	f7ff fe42 	bl	80018ac <dwt_write8bitoffsetreg>
            retval = DWT_ERROR ; // Failed !
 8001c28:	f04f 33ff 	mov.w	r3, #4294967295
 8001c2c:	60fb      	str	r3, [r7, #12]
 8001c2e:	e009      	b.n	8001c44 <dwt_starttx+0x8c>
        }
    }
    else
    {
        temp |= (uint8)SYS_CTRL_TXSTRT ;
 8001c30:	7afb      	ldrb	r3, [r7, #11]
 8001c32:	f043 0302 	orr.w	r3, r3, #2
 8001c36:	72fb      	strb	r3, [r7, #11]
        dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, temp);
 8001c38:	7afb      	ldrb	r3, [r7, #11]
 8001c3a:	461a      	mov	r2, r3
 8001c3c:	2100      	movs	r1, #0
 8001c3e:	200d      	movs	r0, #13
 8001c40:	f7ff fe34 	bl	80018ac <dwt_write8bitoffsetreg>
    }

    return retval;
 8001c44:	68fb      	ldr	r3, [r7, #12]

} // end dwt_starttx()
 8001c46:	4618      	mov	r0, r3
 8001c48:	3710      	adds	r7, #16
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bd80      	pop	{r7, pc}
 8001c4e:	bf00      	nop
 8001c50:	20000000 	.word	0x20000000

08001c54 <dwt_forcetrxoff>:
 * output parameters
 *
 * no return value
 */
void dwt_forcetrxoff(void)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b082      	sub	sp, #8
 8001c58:	af00      	add	r7, sp, #0
    decaIrqStatus_t stat ;
    uint32 mask;

    mask = dwt_read32bitreg(SYS_MASK_ID) ; // Read set interrupt mask
 8001c5a:	2100      	movs	r1, #0
 8001c5c:	200e      	movs	r0, #14
 8001c5e:	f7ff fdce 	bl	80017fe <dwt_read32bitoffsetreg>
 8001c62:	6078      	str	r0, [r7, #4]

    // Need to beware of interrupts occurring in the middle of following read modify write cycle
    // We can disable the radio, but before the status is cleared an interrupt can be set (e.g. the
    // event has just happened before the radio was disabled)
    // thus we need to disable interrupt during this operation
    stat = decamutexon() ;
 8001c64:	f000 f91e 	bl	8001ea4 <decamutexon>
 8001c68:	6038      	str	r0, [r7, #0]

    dwt_write32bitreg(SYS_MASK_ID, 0) ; // Clear interrupt mask - so we don't get any unwanted events
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	2100      	movs	r1, #0
 8001c6e:	200e      	movs	r0, #14
 8001c70:	f7ff fe4b 	bl	800190a <dwt_write32bitoffsetreg>

    dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, (uint8)SYS_CTRL_TRXOFF) ; // Disable the radio
 8001c74:	2240      	movs	r2, #64	; 0x40
 8001c76:	2100      	movs	r1, #0
 8001c78:	200d      	movs	r0, #13
 8001c7a:	f7ff fe17 	bl	80018ac <dwt_write8bitoffsetreg>

    // Forcing Transceiver off - so we do not want to see any new events that may have happened
    dwt_write32bitreg(SYS_STATUS_ID, (SYS_STATUS_ALL_TX | SYS_STATUS_ALL_RX_ERR | SYS_STATUS_ALL_RX_TO | SYS_STATUS_ALL_RX_GOOD));
 8001c7e:	4a0b      	ldr	r2, [pc, #44]	; (8001cac <dwt_forcetrxoff+0x58>)
 8001c80:	2100      	movs	r1, #0
 8001c82:	200f      	movs	r0, #15
 8001c84:	f7ff fe41 	bl	800190a <dwt_write32bitoffsetreg>

    dwt_syncrxbufptrs();
 8001c88:	f000 f814 	bl	8001cb4 <dwt_syncrxbufptrs>

    dwt_write32bitreg(SYS_MASK_ID, mask) ; // Set interrupt mask to what it was
 8001c8c:	687a      	ldr	r2, [r7, #4]
 8001c8e:	2100      	movs	r1, #0
 8001c90:	200e      	movs	r0, #14
 8001c92:	f7ff fe3a 	bl	800190a <dwt_write32bitoffsetreg>

    // Enable/restore interrupts again...
    decamutexoff(stat) ;
 8001c96:	6838      	ldr	r0, [r7, #0]
 8001c98:	f000 f915 	bl	8001ec6 <decamutexoff>
    pdw1000local->wait4resp = 0;
 8001c9c:	4b04      	ldr	r3, [pc, #16]	; (8001cb0 <dwt_forcetrxoff+0x5c>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	755a      	strb	r2, [r3, #21]

} // end deviceforcetrxoff()
 8001ca4:	bf00      	nop
 8001ca6:	3708      	adds	r7, #8
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bd80      	pop	{r7, pc}
 8001cac:	2427fff8 	.word	0x2427fff8
 8001cb0:	20000000 	.word	0x20000000

08001cb4 <dwt_syncrxbufptrs>:
 * output parameters
 *
 * no return value
 */
void dwt_syncrxbufptrs(void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b082      	sub	sp, #8
 8001cb8:	af00      	add	r7, sp, #0
    uint8  buff ;
    // Need to make sure that the host/IC buffer pointers are aligned before starting RX
    buff = dwt_read8bitoffsetreg(SYS_STATUS_ID, 3); // Read 1 byte at offset 3 to get the 4th byte out of 5
 8001cba:	2103      	movs	r1, #3
 8001cbc:	200f      	movs	r0, #15
 8001cbe:	f7ff fde2 	bl	8001886 <dwt_read8bitoffsetreg>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	71fb      	strb	r3, [r7, #7]

    if((buff & (SYS_STATUS_ICRBP >> 24)) !=     // IC side Receive Buffer Pointer
 8001cc6:	79fa      	ldrb	r2, [r7, #7]
       ((buff & (SYS_STATUS_HSRBP>>24)) << 1) ) // Host Side Receive Buffer Pointer
 8001cc8:	79fb      	ldrb	r3, [r7, #7]
 8001cca:	005b      	lsls	r3, r3, #1
    if((buff & (SYS_STATUS_ICRBP >> 24)) !=     // IC side Receive Buffer Pointer
 8001ccc:	4053      	eors	r3, r2
 8001cce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d004      	beq.n	8001ce0 <dwt_syncrxbufptrs+0x2c>
    {
        dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_HRBT_OFFSET , 0x01) ; // We need to swap RX buffer status reg (write one to toggle internally)
 8001cd6:	2201      	movs	r2, #1
 8001cd8:	2103      	movs	r1, #3
 8001cda:	200d      	movs	r0, #13
 8001cdc:	f7ff fde6 	bl	80018ac <dwt_write8bitoffsetreg>
    }
}
 8001ce0:	bf00      	nop
 8001ce2:	3708      	adds	r7, #8
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bd80      	pop	{r7, pc}

08001ce8 <dwt_rxenable>:
 *                                               performing manual RX re-enabling in double buffering mode
 *
 * returns DWT_SUCCESS for success, or DWT_ERROR for error (e.g. a delayed receive enable will be too far in the future if delayed time has passed)
 */
int dwt_rxenable(int mode)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b084      	sub	sp, #16
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
    uint16 temp ;
    uint8 temp1 ;

    if ((mode & DWT_NO_SYNC_PTRS) == 0)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	f003 0304 	and.w	r3, r3, #4
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d101      	bne.n	8001cfe <dwt_rxenable+0x16>
    {
        dwt_syncrxbufptrs();
 8001cfa:	f7ff ffdb 	bl	8001cb4 <dwt_syncrxbufptrs>
    }

    temp = (uint16)SYS_CTRL_RXENAB ;
 8001cfe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d02:	81fb      	strh	r3, [r7, #14]

    if (mode & DWT_START_RX_DELAYED)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	f003 0301 	and.w	r3, r3, #1
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d003      	beq.n	8001d16 <dwt_rxenable+0x2e>
    {
        temp |= (uint16)SYS_CTRL_RXDLYE ;
 8001d0e:	89fb      	ldrh	r3, [r7, #14]
 8001d10:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001d14:	81fb      	strh	r3, [r7, #14]
    }

    dwt_write16bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, temp);
 8001d16:	89fb      	ldrh	r3, [r7, #14]
 8001d18:	461a      	mov	r2, r3
 8001d1a:	2100      	movs	r1, #0
 8001d1c:	200d      	movs	r0, #13
 8001d1e:	f7ff fdd8 	bl	80018d2 <dwt_write16bitoffsetreg>

    if (mode & DWT_START_RX_DELAYED) // check for errors
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	f003 0301 	and.w	r3, r3, #1
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d01a      	beq.n	8001d62 <dwt_rxenable+0x7a>
    {
        temp1 = dwt_read8bitoffsetreg(SYS_STATUS_ID, 3); // Read 1 byte at offset 3 to get the 4th byte out of 5
 8001d2c:	2103      	movs	r1, #3
 8001d2e:	200f      	movs	r0, #15
 8001d30:	f7ff fda9 	bl	8001886 <dwt_read8bitoffsetreg>
 8001d34:	4603      	mov	r3, r0
 8001d36:	737b      	strb	r3, [r7, #13]
        if ((temp1 & (SYS_STATUS_HPDWARN >> 24)) != 0) // if delay has passed do immediate RX on unless DWT_IDLE_ON_DLY_ERR is true
 8001d38:	7b7b      	ldrb	r3, [r7, #13]
 8001d3a:	f003 0308 	and.w	r3, r3, #8
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d00f      	beq.n	8001d62 <dwt_rxenable+0x7a>
        {
            dwt_forcetrxoff(); // turn the delayed receive off
 8001d42:	f7ff ff87 	bl	8001c54 <dwt_forcetrxoff>

            if((mode & DWT_IDLE_ON_DLY_ERR) == 0) // if DWT_IDLE_ON_DLY_ERR not set then re-enable receiver
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	f003 0302 	and.w	r3, r3, #2
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d105      	bne.n	8001d5c <dwt_rxenable+0x74>
            {
                dwt_write16bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, SYS_CTRL_RXENAB);
 8001d50:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001d54:	2100      	movs	r1, #0
 8001d56:	200d      	movs	r0, #13
 8001d58:	f7ff fdbb 	bl	80018d2 <dwt_write16bitoffsetreg>
            }
            return DWT_ERROR; // return warning indication
 8001d5c:	f04f 33ff 	mov.w	r3, #4294967295
 8001d60:	e000      	b.n	8001d64 <dwt_rxenable+0x7c>
        }
    }

    return DWT_SUCCESS;
 8001d62:	2300      	movs	r3, #0
} // end dwt_rxenable()
 8001d64:	4618      	mov	r0, r3
 8001d66:	3710      	adds	r7, #16
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	bd80      	pop	{r7, pc}

08001d6c <dwt_setrxtimeout>:
 * output parameters
 *
 * no return value
 */
void dwt_setrxtimeout(uint16 time)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b084      	sub	sp, #16
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	4603      	mov	r3, r0
 8001d74:	80fb      	strh	r3, [r7, #6]
    uint8 temp ;

    temp = dwt_read8bitoffsetreg(SYS_CFG_ID, 3); // Read at offset 3 to get the upper byte only
 8001d76:	2103      	movs	r1, #3
 8001d78:	2004      	movs	r0, #4
 8001d7a:	f7ff fd84 	bl	8001886 <dwt_read8bitoffsetreg>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	73fb      	strb	r3, [r7, #15]

    if(time > 0)
 8001d82:	88fb      	ldrh	r3, [r7, #6]
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d018      	beq.n	8001dba <dwt_setrxtimeout+0x4e>
    {
        dwt_write16bitoffsetreg(RX_FWTO_ID, RX_FWTO_OFFSET, time) ;
 8001d88:	88fb      	ldrh	r3, [r7, #6]
 8001d8a:	461a      	mov	r2, r3
 8001d8c:	2100      	movs	r1, #0
 8001d8e:	200c      	movs	r0, #12
 8001d90:	f7ff fd9f 	bl	80018d2 <dwt_write16bitoffsetreg>

        temp |= (uint8)(SYS_CFG_RXWTOE>>24); // Shift RXWTOE mask as we read the upper byte only
 8001d94:	7bfb      	ldrb	r3, [r7, #15]
 8001d96:	f043 0310 	orr.w	r3, r3, #16
 8001d9a:	73fb      	strb	r3, [r7, #15]
        // OR in 32bit value (1 bit set), I know this is in high byte.
        pdw1000local->sysCFGreg |= SYS_CFG_RXWTOE;
 8001d9c:	4b12      	ldr	r3, [pc, #72]	; (8001de8 <dwt_setrxtimeout+0x7c>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	691a      	ldr	r2, [r3, #16]
 8001da2:	4b11      	ldr	r3, [pc, #68]	; (8001de8 <dwt_setrxtimeout+0x7c>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001daa:	611a      	str	r2, [r3, #16]

        dwt_write8bitoffsetreg(SYS_CFG_ID, 3, temp); // Write at offset 3 to write the upper byte only
 8001dac:	7bfb      	ldrb	r3, [r7, #15]
 8001dae:	461a      	mov	r2, r3
 8001db0:	2103      	movs	r1, #3
 8001db2:	2004      	movs	r0, #4
 8001db4:	f7ff fd7a 	bl	80018ac <dwt_write8bitoffsetreg>
        pdw1000local->sysCFGreg &= ~(SYS_CFG_RXWTOE);

        dwt_write8bitoffsetreg(SYS_CFG_ID, 3, temp); // Write at offset 3 to write the upper byte only
    }

} // end dwt_setrxtimeout()
 8001db8:	e011      	b.n	8001dde <dwt_setrxtimeout+0x72>
        temp &= ~((uint8)(SYS_CFG_RXWTOE>>24)); // Shift RXWTOE mask as we read the upper byte only
 8001dba:	7bfb      	ldrb	r3, [r7, #15]
 8001dbc:	f023 0310 	bic.w	r3, r3, #16
 8001dc0:	73fb      	strb	r3, [r7, #15]
        pdw1000local->sysCFGreg &= ~(SYS_CFG_RXWTOE);
 8001dc2:	4b09      	ldr	r3, [pc, #36]	; (8001de8 <dwt_setrxtimeout+0x7c>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	691a      	ldr	r2, [r3, #16]
 8001dc8:	4b07      	ldr	r3, [pc, #28]	; (8001de8 <dwt_setrxtimeout+0x7c>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8001dd0:	611a      	str	r2, [r3, #16]
        dwt_write8bitoffsetreg(SYS_CFG_ID, 3, temp); // Write at offset 3 to write the upper byte only
 8001dd2:	7bfb      	ldrb	r3, [r7, #15]
 8001dd4:	461a      	mov	r2, r3
 8001dd6:	2103      	movs	r1, #3
 8001dd8:	2004      	movs	r0, #4
 8001dda:	f7ff fd67 	bl	80018ac <dwt_write8bitoffsetreg>
} // end dwt_setrxtimeout()
 8001dde:	bf00      	nop
 8001de0:	3710      	adds	r7, #16
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}
 8001de6:	bf00      	nop
 8001de8:	20000000 	.word	0x20000000

08001dec <dwt_setpreambledetecttimeout>:
 * output parameters
 *
 * no return value
 */
void dwt_setpreambledetecttimeout(uint16 timeout)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b082      	sub	sp, #8
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	4603      	mov	r3, r0
 8001df4:	80fb      	strh	r3, [r7, #6]
    dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_PRETOC_OFFSET, timeout);
 8001df6:	88fb      	ldrh	r3, [r7, #6]
 8001df8:	461a      	mov	r2, r3
 8001dfa:	2124      	movs	r1, #36	; 0x24
 8001dfc:	2027      	movs	r0, #39	; 0x27
 8001dfe:	f7ff fd68 	bl	80018d2 <dwt_write16bitoffsetreg>
}
 8001e02:	bf00      	nop
 8001e04:	3708      	adds	r7, #8
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bd80      	pop	{r7, pc}

08001e0a <dwt_rxreset>:
 * output parameters
 *
 * no return value
 */
void dwt_rxreset(void)
{
 8001e0a:	b580      	push	{r7, lr}
 8001e0c:	af00      	add	r7, sp, #0
    // Set RX reset
    dwt_write8bitoffsetreg(PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET, PMSC_CTRL0_RESET_RX);
 8001e0e:	22e0      	movs	r2, #224	; 0xe0
 8001e10:	2103      	movs	r1, #3
 8001e12:	2036      	movs	r0, #54	; 0x36
 8001e14:	f7ff fd4a 	bl	80018ac <dwt_write8bitoffsetreg>

    // Clear RX reset
    dwt_write8bitoffsetreg(PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET, PMSC_CTRL0_RESET_CLEAR);
 8001e18:	22f0      	movs	r2, #240	; 0xf0
 8001e1a:	2103      	movs	r1, #3
 8001e1c:	2036      	movs	r0, #54	; 0x36
 8001e1e:	f7ff fd45 	bl	80018ac <dwt_write8bitoffsetreg>
}
 8001e22:	bf00      	nop
 8001e24:	bd80      	pop	{r7, pc}
	...

08001e28 <dwt_softreset>:
 * output parameters
 *
 * no return value
 */
void dwt_softreset(void)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	af00      	add	r7, sp, #0
    _dwt_disablesequencing();
 8001e2c:	f7ff feaa 	bl	8001b84 <_dwt_disablesequencing>

    // Clear any AON auto download bits (as reset will trigger AON download)
    dwt_write16bitoffsetreg(AON_ID, AON_WCFG_OFFSET, 0x00);
 8001e30:	2200      	movs	r2, #0
 8001e32:	2100      	movs	r1, #0
 8001e34:	202c      	movs	r0, #44	; 0x2c
 8001e36:	f7ff fd4c 	bl	80018d2 <dwt_write16bitoffsetreg>
    // Clear the wake-up configuration
    dwt_write8bitoffsetreg(AON_ID, AON_CFG0_OFFSET, 0x00);
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	2106      	movs	r1, #6
 8001e3e:	202c      	movs	r0, #44	; 0x2c
 8001e40:	f7ff fd34 	bl	80018ac <dwt_write8bitoffsetreg>
    // Upload the new configuration
    _dwt_aonarrayupload();
 8001e44:	f7ff fda7 	bl	8001996 <_dwt_aonarrayupload>

    // Reset HIF, TX, RX and PMSC (set the reset bits)
    dwt_write8bitoffsetreg(PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET, PMSC_CTRL0_RESET_ALL);
 8001e48:	2200      	movs	r2, #0
 8001e4a:	2103      	movs	r1, #3
 8001e4c:	2036      	movs	r0, #54	; 0x36
 8001e4e:	f7ff fd2d 	bl	80018ac <dwt_write8bitoffsetreg>

    // DW1000 needs a 10us sleep to let clk PLL lock after reset - the PLL will automatically lock after the reset
    // Could also have polled the PLL lock flag, but then the SPI needs to be < 3MHz !! So a simple delay is easier
    deca_sleep(1);
 8001e52:	2001      	movs	r0, #1
 8001e54:	f000 f844 	bl	8001ee0 <deca_sleep>

    // Clear the reset bits
    dwt_write8bitoffsetreg(PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET, PMSC_CTRL0_RESET_CLEAR);
 8001e58:	22f0      	movs	r2, #240	; 0xf0
 8001e5a:	2103      	movs	r1, #3
 8001e5c:	2036      	movs	r0, #54	; 0x36
 8001e5e:	f7ff fd25 	bl	80018ac <dwt_write8bitoffsetreg>

    pdw1000local->wait4resp = 0;
 8001e62:	4b03      	ldr	r3, [pc, #12]	; (8001e70 <dwt_softreset+0x48>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	2200      	movs	r2, #0
 8001e68:	755a      	strb	r2, [r3, #21]
}
 8001e6a:	bf00      	nop
 8001e6c:	bd80      	pop	{r7, pc}
 8001e6e:	bf00      	nop
 8001e70:	20000000 	.word	0x20000000

08001e74 <dwt_setxtaltrim>:
 * output parameters
 *
 * no return value
 */
void dwt_setxtaltrim(uint8 value)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b084      	sub	sp, #16
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	71fb      	strb	r3, [r7, #7]
    // The 3 MSb in this 8-bit register must be kept to 0b011 to avoid any malfunction.
    uint8 reg_val = (3 << 5) | (value & FS_XTALT_MASK);
 8001e7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e82:	f003 031f 	and.w	r3, r3, #31
 8001e86:	b25b      	sxtb	r3, r3
 8001e88:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001e8c:	b25b      	sxtb	r3, r3
 8001e8e:	73fb      	strb	r3, [r7, #15]
    dwt_write8bitoffsetreg(FS_CTRL_ID, FS_XTALT_OFFSET, reg_val);
 8001e90:	7bfb      	ldrb	r3, [r7, #15]
 8001e92:	461a      	mov	r2, r3
 8001e94:	210e      	movs	r1, #14
 8001e96:	202b      	movs	r0, #43	; 0x2b
 8001e98:	f7ff fd08 	bl	80018ac <dwt_write8bitoffsetreg>
}
 8001e9c:	bf00      	nop
 8001e9e:	3710      	adds	r7, #16
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bd80      	pop	{r7, pc}

08001ea4 <decamutexon>:
 * output parameters
 *
 * returns the state of the DW1000 interrupt
 */
decaIrqStatus_t decamutexon(void)           
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b082      	sub	sp, #8
 8001ea8:	af00      	add	r7, sp, #0
	decaIrqStatus_t s = port_GetEXT_IRQStatus();
 8001eaa:	f000 f991 	bl	80021d0 <port_GetEXT_IRQStatus>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	607b      	str	r3, [r7, #4]

	if(s) {
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d001      	beq.n	8001ebc <decamutexon+0x18>
		port_DisableEXT_IRQ(); //disable the external interrupt line
 8001eb8:	f000 f97c 	bl	80021b4 <port_DisableEXT_IRQ>
	}
	return s ;   // return state before disable, value is used to re-enable in decamutexoff call
 8001ebc:	687b      	ldr	r3, [r7, #4]
}
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	3708      	adds	r7, #8
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}

08001ec6 <decamutexoff>:
 * output parameters
 *
 * returns the state of the DW1000 interrupt
 */
void decamutexoff(decaIrqStatus_t s)        // put a function here that re-enables the interrupt at the end of the critical section
{
 8001ec6:	b580      	push	{r7, lr}
 8001ec8:	b082      	sub	sp, #8
 8001eca:	af00      	add	r7, sp, #0
 8001ecc:	6078      	str	r0, [r7, #4]
	if(s) { //need to check the port state as we can't use level sensitive interrupt on the STM ARM
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d001      	beq.n	8001ed8 <decamutexoff+0x12>
		port_EnableEXT_IRQ();
 8001ed4:	f000 f975 	bl	80021c2 <port_EnableEXT_IRQ>
	}
}
 8001ed8:	bf00      	nop
 8001eda:	3708      	adds	r7, #8
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bd80      	pop	{r7, pc}

08001ee0 <deca_sleep>:
#include "sleep.h"
#include "port.h"

/* Wrapper function to be used by decadriver. Declared in deca_device_api.h */
__INLINE void deca_sleep(unsigned int time_ms)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b082      	sub	sp, #8
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
	Sleep(time_ms);
 8001ee8:	6878      	ldr	r0, [r7, #4]
 8001eea:	f000 f8c5 	bl	8002078 <Sleep>
}
 8001eee:	bf00      	nop
 8001ef0:	3708      	adds	r7, #8
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bd80      	pop	{r7, pc}
	...

08001ef8 <writetospi>:
#pragma GCC optimize ("O3")
int writetospi(uint16_t headerLength,
               const    uint8_t *headerBuffer,
               uint32_t bodyLength,
               const    uint8_t *bodyBuffer)
{
 8001ef8:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
 8001efc:	4683      	mov	fp, r0
 8001efe:	468a      	mov	sl, r1
 8001f00:	4691      	mov	r9, r2
 8001f02:	4698      	mov	r8, r3
    decaIrqStatus_t  stat ;
    stat = decamutexon() ;
 8001f04:	f7ff ffce 	bl	8001ea4 <decamutexon>

    while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 8001f08:	4d13      	ldr	r5, [pc, #76]	; (8001f58 <writetospi+0x60>)
    stat = decamutexon() ;
 8001f0a:	4606      	mov	r6, r0
    while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 8001f0c:	4628      	mov	r0, r5
 8001f0e:	f003 fb1b 	bl	8005548 <HAL_SPI_GetState>
 8001f12:	2801      	cmp	r0, #1
 8001f14:	4604      	mov	r4, r0
 8001f16:	d1f9      	bne.n	8001f0c <writetospi+0x14>

    HAL_GPIO_WritePin(DW_CS_GPIO_Port, DW_CS_Pin, GPIO_PIN_RESET); /**< Put chip select line low */
 8001f18:	4810      	ldr	r0, [pc, #64]	; (8001f5c <writetospi+0x64>)
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	2140      	movs	r1, #64	; 0x40
 8001f1e:	f001 fe67 	bl	8003bf0 <HAL_GPIO_WritePin>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&headerBuffer[0], headerLength, HAL_MAX_DELAY);    /* Send header in polling mode */
 8001f22:	465a      	mov	r2, fp
 8001f24:	4651      	mov	r1, sl
 8001f26:	f04f 33ff 	mov.w	r3, #4294967295
 8001f2a:	480b      	ldr	r0, [pc, #44]	; (8001f58 <writetospi+0x60>)
 8001f2c:	f003 f8c5 	bl	80050ba <HAL_SPI_Transmit>
    HAL_SPI_Transmit(&hspi1, (uint8_t *)&bodyBuffer[0], bodyLength, HAL_MAX_DELAY);        /* Send data in polling mode */
 8001f30:	f04f 33ff 	mov.w	r3, #4294967295
 8001f34:	fa1f f289 	uxth.w	r2, r9
 8001f38:	4641      	mov	r1, r8
 8001f3a:	4807      	ldr	r0, [pc, #28]	; (8001f58 <writetospi+0x60>)
 8001f3c:	f003 f8bd 	bl	80050ba <HAL_SPI_Transmit>

    HAL_GPIO_WritePin(DW_CS_GPIO_Port, DW_CS_Pin, GPIO_PIN_SET); /**< Put chip select line high */
 8001f40:	4622      	mov	r2, r4
 8001f42:	2140      	movs	r1, #64	; 0x40
 8001f44:	4805      	ldr	r0, [pc, #20]	; (8001f5c <writetospi+0x64>)
 8001f46:	f001 fe53 	bl	8003bf0 <HAL_GPIO_WritePin>

    decamutexoff(stat);
 8001f4a:	4630      	mov	r0, r6
 8001f4c:	f7ff ffbb 	bl	8001ec6 <decamutexoff>

    return 0;
} // end writetospi()
 8001f50:	2000      	movs	r0, #0
 8001f52:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}
 8001f56:	bf00      	nop
 8001f58:	2000075c 	.word	0x2000075c
 8001f5c:	40020400 	.word	0x40020400

08001f60 <readfromspi>:
#pragma GCC optimize ("O3")
int readfromspi(uint16_t headerLength,
                const uint8_t *headerBuffer,
                uint32_t readlength,
                uint8_t *readBuffer)
{
 8001f60:	e92d 4778 	stmdb	sp!, {r3, r4, r5, r6, r8, r9, sl, lr}
 8001f64:	4681      	mov	r9, r0
 8001f66:	460c      	mov	r4, r1
 8001f68:	4690      	mov	r8, r2
 8001f6a:	461d      	mov	r5, r3
    int i;
    decaIrqStatus_t  stat ;
    stat = decamutexon() ;
 8001f6c:	f7ff ff9a 	bl	8001ea4 <decamutexon>

    /* Blocking: Check whether previous transfer has been finished */
    while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 8001f70:	f8df a07c 	ldr.w	sl, [pc, #124]	; 8001ff0 <readfromspi+0x90>
    stat = decamutexon() ;
 8001f74:	4606      	mov	r6, r0
    while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 8001f76:	4650      	mov	r0, sl
 8001f78:	f003 fae6 	bl	8005548 <HAL_SPI_GetState>
 8001f7c:	2801      	cmp	r0, #1
 8001f7e:	d1fa      	bne.n	8001f76 <readfromspi+0x16>

    HAL_GPIO_WritePin(DW_CS_GPIO_Port, DW_CS_Pin, GPIO_PIN_RESET); /**< Put chip select line low */
 8001f80:	481a      	ldr	r0, [pc, #104]	; (8001fec <readfromspi+0x8c>)
 8001f82:	2200      	movs	r2, #0
 8001f84:	2140      	movs	r1, #64	; 0x40
 8001f86:	f001 fe33 	bl	8003bf0 <HAL_GPIO_WritePin>

    /* Send header */
    for(i=0; i<headerLength; i++)
 8001f8a:	f1b9 0f00 	cmp.w	r9, #0
 8001f8e:	d00c      	beq.n	8001faa <readfromspi+0x4a>
    {
        HAL_SPI_Transmit(&hspi1, &headerBuffer[i], 1, HAL_MAX_DELAY); //No timeout
 8001f90:	f8df a05c 	ldr.w	sl, [pc, #92]	; 8001ff0 <readfromspi+0x90>
 8001f94:	44a1      	add	r9, r4
 8001f96:	2201      	movs	r2, #1
 8001f98:	4621      	mov	r1, r4
 8001f9a:	f04f 33ff 	mov.w	r3, #4294967295
 8001f9e:	4414      	add	r4, r2
 8001fa0:	4650      	mov	r0, sl
 8001fa2:	f003 f88a 	bl	80050ba <HAL_SPI_Transmit>
    for(i=0; i<headerLength; i++)
 8001fa6:	454c      	cmp	r4, r9
 8001fa8:	d1f5      	bne.n	8001f96 <readfromspi+0x36>
    }

    /* for the data buffer use LL functions directly as the HAL SPI read function
     * has issue reading single bytes */
    while(readlength-- > 0)
 8001faa:	f1b8 0f00 	cmp.w	r8, #0
 8001fae:	d012      	beq.n	8001fd6 <readfromspi+0x76>
 8001fb0:	f8df c03c 	ldr.w	ip, [pc, #60]	; 8001ff0 <readfromspi+0x90>
 8001fb4:	eb05 0008 	add.w	r0, r5, r8
        /* Wait until TXE flag is set to send data */
        while(__HAL_SPI_GET_FLAG(&hspi1, SPI_FLAG_TXE) == RESET)
        {
        }

        hspi1.Instance->DR = 0; /* set output to 0 (MOSI), this is necessary for
 8001fb8:	2400      	movs	r4, #0
        while(__HAL_SPI_GET_FLAG(&hspi1, SPI_FLAG_TXE) == RESET)
 8001fba:	f8dc 2000 	ldr.w	r2, [ip]
 8001fbe:	6891      	ldr	r1, [r2, #8]
 8001fc0:	0789      	lsls	r1, r1, #30
 8001fc2:	d5fc      	bpl.n	8001fbe <readfromspi+0x5e>
        hspi1.Instance->DR = 0; /* set output to 0 (MOSI), this is necessary for
 8001fc4:	60d4      	str	r4, [r2, #12]
        e.g. when waking up DW1000 from DEEPSLEEP via dwt_spicswakeup() function.
        */

        /* Wait until RXNE flag is set to read data */
        while(__HAL_SPI_GET_FLAG(&hspi1, SPI_FLAG_RXNE) == RESET)
 8001fc6:	6891      	ldr	r1, [r2, #8]
 8001fc8:	07cb      	lsls	r3, r1, #31
 8001fca:	d5fc      	bpl.n	8001fc6 <readfromspi+0x66>
        {
        }

        (*readBuffer++) = hspi1.Instance->DR;  //copy data read form (MISO)
 8001fcc:	68d3      	ldr	r3, [r2, #12]
 8001fce:	f805 3b01 	strb.w	r3, [r5], #1
    while(readlength-- > 0)
 8001fd2:	4285      	cmp	r5, r0
 8001fd4:	d1f1      	bne.n	8001fba <readfromspi+0x5a>
    }

    HAL_GPIO_WritePin(DW_CS_GPIO_Port, DW_CS_Pin, GPIO_PIN_SET); /**< Put chip select line high */
 8001fd6:	2201      	movs	r2, #1
 8001fd8:	2140      	movs	r1, #64	; 0x40
 8001fda:	4804      	ldr	r0, [pc, #16]	; (8001fec <readfromspi+0x8c>)
 8001fdc:	f001 fe08 	bl	8003bf0 <HAL_GPIO_WritePin>

    decamutexoff(stat);
 8001fe0:	4630      	mov	r0, r6
 8001fe2:	f7ff ff70 	bl	8001ec6 <decamutexoff>

    return 0;
} // end readfromspi()
 8001fe6:	2000      	movs	r0, #0
 8001fe8:	e8bd 8778 	ldmia.w	sp!, {r3, r4, r5, r6, r8, r9, sl, pc}
 8001fec:	40020400 	.word	0x40020400
 8001ff0:	2000075c 	.word	0x2000075c

08001ff4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	b083      	sub	sp, #12
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ffe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002002:	2b00      	cmp	r3, #0
 8002004:	db0b      	blt.n	800201e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002006:	79fb      	ldrb	r3, [r7, #7]
 8002008:	f003 021f 	and.w	r2, r3, #31
 800200c:	4907      	ldr	r1, [pc, #28]	; (800202c <__NVIC_EnableIRQ+0x38>)
 800200e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002012:	095b      	lsrs	r3, r3, #5
 8002014:	2001      	movs	r0, #1
 8002016:	fa00 f202 	lsl.w	r2, r0, r2
 800201a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800201e:	bf00      	nop
 8002020:	370c      	adds	r7, #12
 8002022:	46bd      	mov	sp, r7
 8002024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002028:	4770      	bx	lr
 800202a:	bf00      	nop
 800202c:	e000e100 	.word	0xe000e100

08002030 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002030:	b480      	push	{r7}
 8002032:	b083      	sub	sp, #12
 8002034:	af00      	add	r7, sp, #0
 8002036:	4603      	mov	r3, r0
 8002038:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800203a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800203e:	2b00      	cmp	r3, #0
 8002040:	db12      	blt.n	8002068 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002042:	79fb      	ldrb	r3, [r7, #7]
 8002044:	f003 021f 	and.w	r2, r3, #31
 8002048:	490a      	ldr	r1, [pc, #40]	; (8002074 <__NVIC_DisableIRQ+0x44>)
 800204a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800204e:	095b      	lsrs	r3, r3, #5
 8002050:	2001      	movs	r0, #1
 8002052:	fa00 f202 	lsl.w	r2, r0, r2
 8002056:	3320      	adds	r3, #32
 8002058:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800205c:	f3bf 8f4f 	dsb	sy
}
 8002060:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002062:	f3bf 8f6f 	isb	sy
}
 8002066:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8002068:	bf00      	nop
 800206a:	370c      	adds	r7, #12
 800206c:	46bd      	mov	sp, r7
 800206e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002072:	4770      	bx	lr
 8002074:	e000e100 	.word	0xe000e100

08002078 <Sleep>:
/* @fn    Sleep
 * @brief Sleep delay in ms using SysTick timer
 * */
__INLINE void
Sleep(uint32_t x)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b082      	sub	sp, #8
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
    HAL_Delay(x);
 8002080:	6878      	ldr	r0, [r7, #4]
 8002082:	f001 faa7 	bl	80035d4 <HAL_Delay>
}
 8002086:	bf00      	nop
 8002088:	3708      	adds	r7, #8
 800208a:	46bd      	mov	sp, r7
 800208c:	bd80      	pop	{r7, pc}
	...

08002090 <EXTI_GetITEnStatus>:
  *   This parameter can be:
  *     @arg EXTI_Linex: External interrupt line x where x(0..19)
  * @retval The "enable" state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITEnStatus(uint32_t x)
{
 8002090:	b480      	push	{r7}
 8002092:	b083      	sub	sp, #12
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
    return ((NVIC->ISER[(((uint32_t)x) >> 5UL)] &\
 8002098:	4a0b      	ldr	r2, [pc, #44]	; (80020c8 <EXTI_GetITEnStatus+0x38>)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	095b      	lsrs	r3, r3, #5
 800209e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
            (uint32_t)(1UL << (((uint32_t)x) & 0x1FUL)) ) == (uint32_t)RESET)?(RESET):(SET);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	f003 031f 	and.w	r3, r3, #31
 80020a8:	fa22 f303 	lsr.w	r3, r2, r3
 80020ac:	f003 0301 	and.w	r3, r3, #1
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	bf14      	ite	ne
 80020b4:	2301      	movne	r3, #1
 80020b6:	2300      	moveq	r3, #0
 80020b8:	b2db      	uxtb	r3, r3
}
 80020ba:	4618      	mov	r0, r3
 80020bc:	370c      	adds	r7, #12
 80020be:	46bd      	mov	sp, r7
 80020c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c4:	4770      	bx	lr
 80020c6:	bf00      	nop
 80020c8:	e000e100 	.word	0xe000e100

080020cc <reset_DW1000>:
 *          In general it is output, but it also can be used to reset the digital
 *          part of DW1000 by driving this pin low.
 *          Note, the DW_RESET pin should not be driven high externally.
 * */
void reset_DW1000(void)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b086      	sub	sp, #24
 80020d0:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef    GPIO_InitStruct;

    // Enable GPIO used for DW1000 reset as open collector output
    GPIO_InitStruct.Pin = DW_RST_Pin;
 80020d2:	2301      	movs	r3, #1
 80020d4:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80020d6:	2311      	movs	r3, #17
 80020d8:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020da:	2300      	movs	r3, #0
 80020dc:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(DW_RST_GPIO_Port, &GPIO_InitStruct);
 80020de:	1d3b      	adds	r3, r7, #4
 80020e0:	4619      	mov	r1, r3
 80020e2:	480a      	ldr	r0, [pc, #40]	; (800210c <reset_DW1000+0x40>)
 80020e4:	f001 fc00 	bl	80038e8 <HAL_GPIO_Init>

    //drive the RSTn pin low
    HAL_GPIO_WritePin(DW_RST_GPIO_Port, DW_RST_Pin, GPIO_PIN_RESET);
 80020e8:	2200      	movs	r2, #0
 80020ea:	2101      	movs	r1, #1
 80020ec:	4807      	ldr	r0, [pc, #28]	; (800210c <reset_DW1000+0x40>)
 80020ee:	f001 fd7f 	bl	8003bf0 <HAL_GPIO_WritePin>

    Sleep(1);
 80020f2:	2001      	movs	r0, #1
 80020f4:	f7ff ffc0 	bl	8002078 <Sleep>

    //put the pin back to output open-drain (not active)
    setup_DW1000RSTnIRQ(0);
 80020f8:	2000      	movs	r0, #0
 80020fa:	f000 f809 	bl	8002110 <setup_DW1000RSTnIRQ>



    Sleep(2);
 80020fe:	2002      	movs	r0, #2
 8002100:	f7ff ffba 	bl	8002078 <Sleep>
}
 8002104:	bf00      	nop
 8002106:	3718      	adds	r7, #24
 8002108:	46bd      	mov	sp, r7
 800210a:	bd80      	pop	{r7, pc}
 800210c:	40020000 	.word	0x40020000

08002110 <setup_DW1000RSTnIRQ>:
 * @brief   setup the DW_RESET pin mode
 *          0 - output Open collector mode
 *          !0 - input mode with connected EXTI0 IRQ
 * */
void setup_DW1000RSTnIRQ(int enable)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b088      	sub	sp, #32
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef GPIO_InitStruct;

    if(enable)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2b00      	cmp	r3, #0
 800211c:	d015      	beq.n	800214a <setup_DW1000RSTnIRQ+0x3a>
    {
        // Enable GPIO used as DECA RESET for interrupt
        GPIO_InitStruct.Pin = DW_RST_Pin;
 800211e:	2301      	movs	r3, #1
 8002120:	60fb      	str	r3, [r7, #12]
        GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002122:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002126:	613b      	str	r3, [r7, #16]
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002128:	2300      	movs	r3, #0
 800212a:	617b      	str	r3, [r7, #20]
        HAL_GPIO_Init(DW_RST_GPIO_Port, &GPIO_InitStruct);
 800212c:	f107 030c 	add.w	r3, r7, #12
 8002130:	4619      	mov	r1, r3
 8002132:	4813      	ldr	r0, [pc, #76]	; (8002180 <setup_DW1000RSTnIRQ+0x70>)
 8002134:	f001 fbd8 	bl	80038e8 <HAL_GPIO_Init>

        HAL_NVIC_EnableIRQ(EXTI0_IRQn);     //pin #0 -> EXTI #0
 8002138:	2006      	movs	r0, #6
 800213a:	f001 fb8a 	bl	8003852 <HAL_NVIC_EnableIRQ>
        HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 800213e:	2200      	movs	r2, #0
 8002140:	2105      	movs	r1, #5
 8002142:	2006      	movs	r0, #6
 8002144:	f001 fb69 	bl	800381a <HAL_NVIC_SetPriority>
        GPIO_InitStruct.Pull = GPIO_NOPULL;
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
        HAL_GPIO_Init(DW_RST_GPIO_Port, &GPIO_InitStruct);
        HAL_GPIO_WritePin(DW_RST_GPIO_Port, DW_RST_Pin, GPIO_PIN_SET);
    }
}
 8002148:	e015      	b.n	8002176 <setup_DW1000RSTnIRQ+0x66>
        HAL_NVIC_DisableIRQ(EXTI0_IRQn);    //pin #0 -> EXTI #0
 800214a:	2006      	movs	r0, #6
 800214c:	f001 fb8f 	bl	800386e <HAL_NVIC_DisableIRQ>
        GPIO_InitStruct.Pin = DW_RST_Pin;
 8002150:	2301      	movs	r3, #1
 8002152:	60fb      	str	r3, [r7, #12]
        GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8002154:	2311      	movs	r3, #17
 8002156:	613b      	str	r3, [r7, #16]
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002158:	2300      	movs	r3, #0
 800215a:	617b      	str	r3, [r7, #20]
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800215c:	2302      	movs	r3, #2
 800215e:	61bb      	str	r3, [r7, #24]
        HAL_GPIO_Init(DW_RST_GPIO_Port, &GPIO_InitStruct);
 8002160:	f107 030c 	add.w	r3, r7, #12
 8002164:	4619      	mov	r1, r3
 8002166:	4806      	ldr	r0, [pc, #24]	; (8002180 <setup_DW1000RSTnIRQ+0x70>)
 8002168:	f001 fbbe 	bl	80038e8 <HAL_GPIO_Init>
        HAL_GPIO_WritePin(DW_RST_GPIO_Port, DW_RST_Pin, GPIO_PIN_SET);
 800216c:	2201      	movs	r2, #1
 800216e:	2101      	movs	r1, #1
 8002170:	4803      	ldr	r0, [pc, #12]	; (8002180 <setup_DW1000RSTnIRQ+0x70>)
 8002172:	f001 fd3d 	bl	8003bf0 <HAL_GPIO_WritePin>
}
 8002176:	bf00      	nop
 8002178:	3720      	adds	r7, #32
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}
 800217e:	bf00      	nop
 8002180:	40020000 	.word	0x40020000

08002184 <port_set_dw1000_slowrate>:
/* @fn      port_set_dw1000_slowrate
 * @brief   set 2.25MHz
 *          note: hspi1 is clocked from 72MHz
 * */
void port_set_dw1000_slowrate(void)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	af00      	add	r7, sp, #0
    hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8002188:	4b03      	ldr	r3, [pc, #12]	; (8002198 <port_set_dw1000_slowrate+0x14>)
 800218a:	2220      	movs	r2, #32
 800218c:	61da      	str	r2, [r3, #28]
    HAL_SPI_Init(&hspi1);
 800218e:	4802      	ldr	r0, [pc, #8]	; (8002198 <port_set_dw1000_slowrate+0x14>)
 8002190:	f002 ff0a 	bl	8004fa8 <HAL_SPI_Init>
}
 8002194:	bf00      	nop
 8002196:	bd80      	pop	{r7, pc}
 8002198:	2000075c 	.word	0x2000075c

0800219c <port_set_dw1000_fastrate>:
/* @fn      port_set_dw1000_fastrate
 * @brief   set 18MHz
 *          note: hspi1 is clocked from 72MHz
 * */
void port_set_dw1000_fastrate(void)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	af00      	add	r7, sp, #0
    hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80021a0:	4b03      	ldr	r3, [pc, #12]	; (80021b0 <port_set_dw1000_fastrate+0x14>)
 80021a2:	2208      	movs	r2, #8
 80021a4:	61da      	str	r2, [r3, #28]
    HAL_SPI_Init(&hspi1);
 80021a6:	4802      	ldr	r0, [pc, #8]	; (80021b0 <port_set_dw1000_fastrate+0x14>)
 80021a8:	f002 fefe 	bl	8004fa8 <HAL_SPI_Init>
}
 80021ac:	bf00      	nop
 80021ae:	bd80      	pop	{r7, pc}
 80021b0:	2000075c 	.word	0x2000075c

080021b4 <port_DisableEXT_IRQ>:
/* @fn      port_DisableEXT_IRQ
 * @brief   wrapper to disable DW_IRQ pin IRQ
 *          in current implementation it disables all IRQ from lines 5:9
 * */
__INLINE void port_DisableEXT_IRQ(void)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	af00      	add	r7, sp, #0
    NVIC_DisableIRQ(DECAIRQ_EXTI_IRQn);
 80021b8:	2017      	movs	r0, #23
 80021ba:	f7ff ff39 	bl	8002030 <__NVIC_DisableIRQ>
}
 80021be:	bf00      	nop
 80021c0:	bd80      	pop	{r7, pc}

080021c2 <port_EnableEXT_IRQ>:
/* @fn      port_EnableEXT_IRQ
 * @brief   wrapper to enable DW_IRQ pin IRQ
 *          in current implementation it enables all IRQ from lines 5:9
 * */
__INLINE void port_EnableEXT_IRQ(void)
{
 80021c2:	b580      	push	{r7, lr}
 80021c4:	af00      	add	r7, sp, #0
    NVIC_EnableIRQ(DECAIRQ_EXTI_IRQn);
 80021c6:	2017      	movs	r0, #23
 80021c8:	f7ff ff14 	bl	8001ff4 <__NVIC_EnableIRQ>
}
 80021cc:	bf00      	nop
 80021ce:	bd80      	pop	{r7, pc}

080021d0 <port_GetEXT_IRQStatus>:

/* @fn      port_GetEXT_IRQStatus
 * @brief   wrapper to read a DW_IRQ pin IRQ status
 * */
__INLINE uint32_t port_GetEXT_IRQStatus(void)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	af00      	add	r7, sp, #0
    return EXTI_GetITEnStatus(DECAIRQ_EXTI_IRQn);
 80021d4:	2017      	movs	r0, #23
 80021d6:	f7ff ff5b 	bl	8002090 <EXTI_GetITEnStatus>
 80021da:	4603      	mov	r3, r0
}
 80021dc:	4618      	mov	r0, r3
 80021de:	bd80      	pop	{r7, pc}

080021e0 <SSD1306_InvertDisplay>:
}



void SSD1306_InvertDisplay (int i)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b082      	sub	sp, #8
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
  if (i) SSD1306_WRITECOMMAND (SSD1306_INVERTDISPLAY);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d005      	beq.n	80021fa <SSD1306_InvertDisplay+0x1a>
 80021ee:	22a7      	movs	r2, #167	; 0xa7
 80021f0:	2100      	movs	r1, #0
 80021f2:	2078      	movs	r0, #120	; 0x78
 80021f4:	f000 fa96 	bl	8002724 <ssd1306_I2C_Write>

  else SSD1306_WRITECOMMAND (SSD1306_NORMALDISPLAY);

}
 80021f8:	e004      	b.n	8002204 <SSD1306_InvertDisplay+0x24>
  else SSD1306_WRITECOMMAND (SSD1306_NORMALDISPLAY);
 80021fa:	22a6      	movs	r2, #166	; 0xa6
 80021fc:	2100      	movs	r1, #0
 80021fe:	2078      	movs	r0, #120	; 0x78
 8002200:	f000 fa90 	bl	8002724 <ssd1306_I2C_Write>
}
 8002204:	bf00      	nop
 8002206:	3708      	adds	r7, #8
 8002208:	46bd      	mov	sp, r7
 800220a:	bd80      	pop	{r7, pc}

0800220c <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 800220c:	b580      	push	{r7, lr}
 800220e:	b082      	sub	sp, #8
 8002210:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 8002212:	f000 fa29 	bl	8002668 <ssd1306_I2C_Init>
	
	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8002216:	f644 6320 	movw	r3, #20000	; 0x4e20
 800221a:	2201      	movs	r2, #1
 800221c:	2178      	movs	r1, #120	; 0x78
 800221e:	485b      	ldr	r0, [pc, #364]	; (800238c <SSD1306_Init+0x180>)
 8002220:	f001 ff42 	bl	80040a8 <HAL_I2C_IsDeviceReady>
 8002224:	4603      	mov	r3, r0
 8002226:	2b00      	cmp	r3, #0
 8002228:	d001      	beq.n	800222e <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 800222a:	2300      	movs	r3, #0
 800222c:	e0a9      	b.n	8002382 <SSD1306_Init+0x176>
	}
	
	/* A little delay */
	uint32_t p = 2500;
 800222e:	f640 13c4 	movw	r3, #2500	; 0x9c4
 8002232:	607b      	str	r3, [r7, #4]
	while(p>0)
 8002234:	e002      	b.n	800223c <SSD1306_Init+0x30>
		p--;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	3b01      	subs	r3, #1
 800223a:	607b      	str	r3, [r7, #4]
	while(p>0)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2b00      	cmp	r3, #0
 8002240:	d1f9      	bne.n	8002236 <SSD1306_Init+0x2a>
	
	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 8002242:	22ae      	movs	r2, #174	; 0xae
 8002244:	2100      	movs	r1, #0
 8002246:	2078      	movs	r0, #120	; 0x78
 8002248:	f000 fa6c 	bl	8002724 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
 800224c:	2220      	movs	r2, #32
 800224e:	2100      	movs	r1, #0
 8002250:	2078      	movs	r0, #120	; 0x78
 8002252:	f000 fa67 	bl	8002724 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8002256:	2210      	movs	r2, #16
 8002258:	2100      	movs	r1, #0
 800225a:	2078      	movs	r0, #120	; 0x78
 800225c:	f000 fa62 	bl	8002724 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8002260:	22b0      	movs	r2, #176	; 0xb0
 8002262:	2100      	movs	r1, #0
 8002264:	2078      	movs	r0, #120	; 0x78
 8002266:	f000 fa5d 	bl	8002724 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 800226a:	22c8      	movs	r2, #200	; 0xc8
 800226c:	2100      	movs	r1, #0
 800226e:	2078      	movs	r0, #120	; 0x78
 8002270:	f000 fa58 	bl	8002724 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8002274:	2200      	movs	r2, #0
 8002276:	2100      	movs	r1, #0
 8002278:	2078      	movs	r0, #120	; 0x78
 800227a:	f000 fa53 	bl	8002724 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 800227e:	2210      	movs	r2, #16
 8002280:	2100      	movs	r1, #0
 8002282:	2078      	movs	r0, #120	; 0x78
 8002284:	f000 fa4e 	bl	8002724 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8002288:	2240      	movs	r2, #64	; 0x40
 800228a:	2100      	movs	r1, #0
 800228c:	2078      	movs	r0, #120	; 0x78
 800228e:	f000 fa49 	bl	8002724 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 8002292:	2281      	movs	r2, #129	; 0x81
 8002294:	2100      	movs	r1, #0
 8002296:	2078      	movs	r0, #120	; 0x78
 8002298:	f000 fa44 	bl	8002724 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 800229c:	22ff      	movs	r2, #255	; 0xff
 800229e:	2100      	movs	r1, #0
 80022a0:	2078      	movs	r0, #120	; 0x78
 80022a2:	f000 fa3f 	bl	8002724 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 80022a6:	22a1      	movs	r2, #161	; 0xa1
 80022a8:	2100      	movs	r1, #0
 80022aa:	2078      	movs	r0, #120	; 0x78
 80022ac:	f000 fa3a 	bl	8002724 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 80022b0:	22a6      	movs	r2, #166	; 0xa6
 80022b2:	2100      	movs	r1, #0
 80022b4:	2078      	movs	r0, #120	; 0x78
 80022b6:	f000 fa35 	bl	8002724 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 80022ba:	22a8      	movs	r2, #168	; 0xa8
 80022bc:	2100      	movs	r1, #0
 80022be:	2078      	movs	r0, #120	; 0x78
 80022c0:	f000 fa30 	bl	8002724 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 80022c4:	223f      	movs	r2, #63	; 0x3f
 80022c6:	2100      	movs	r1, #0
 80022c8:	2078      	movs	r0, #120	; 0x78
 80022ca:	f000 fa2b 	bl	8002724 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80022ce:	22a4      	movs	r2, #164	; 0xa4
 80022d0:	2100      	movs	r1, #0
 80022d2:	2078      	movs	r0, #120	; 0x78
 80022d4:	f000 fa26 	bl	8002724 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 80022d8:	22d3      	movs	r2, #211	; 0xd3
 80022da:	2100      	movs	r1, #0
 80022dc:	2078      	movs	r0, #120	; 0x78
 80022de:	f000 fa21 	bl	8002724 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 80022e2:	2200      	movs	r2, #0
 80022e4:	2100      	movs	r1, #0
 80022e6:	2078      	movs	r0, #120	; 0x78
 80022e8:	f000 fa1c 	bl	8002724 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 80022ec:	22d5      	movs	r2, #213	; 0xd5
 80022ee:	2100      	movs	r1, #0
 80022f0:	2078      	movs	r0, #120	; 0x78
 80022f2:	f000 fa17 	bl	8002724 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 80022f6:	22f0      	movs	r2, #240	; 0xf0
 80022f8:	2100      	movs	r1, #0
 80022fa:	2078      	movs	r0, #120	; 0x78
 80022fc:	f000 fa12 	bl	8002724 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8002300:	22d9      	movs	r2, #217	; 0xd9
 8002302:	2100      	movs	r1, #0
 8002304:	2078      	movs	r0, #120	; 0x78
 8002306:	f000 fa0d 	bl	8002724 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 800230a:	2222      	movs	r2, #34	; 0x22
 800230c:	2100      	movs	r1, #0
 800230e:	2078      	movs	r0, #120	; 0x78
 8002310:	f000 fa08 	bl	8002724 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8002314:	22da      	movs	r2, #218	; 0xda
 8002316:	2100      	movs	r1, #0
 8002318:	2078      	movs	r0, #120	; 0x78
 800231a:	f000 fa03 	bl	8002724 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 800231e:	2212      	movs	r2, #18
 8002320:	2100      	movs	r1, #0
 8002322:	2078      	movs	r0, #120	; 0x78
 8002324:	f000 f9fe 	bl	8002724 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8002328:	22db      	movs	r2, #219	; 0xdb
 800232a:	2100      	movs	r1, #0
 800232c:	2078      	movs	r0, #120	; 0x78
 800232e:	f000 f9f9 	bl	8002724 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 8002332:	2220      	movs	r2, #32
 8002334:	2100      	movs	r1, #0
 8002336:	2078      	movs	r0, #120	; 0x78
 8002338:	f000 f9f4 	bl	8002724 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 800233c:	228d      	movs	r2, #141	; 0x8d
 800233e:	2100      	movs	r1, #0
 8002340:	2078      	movs	r0, #120	; 0x78
 8002342:	f000 f9ef 	bl	8002724 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8002346:	2214      	movs	r2, #20
 8002348:	2100      	movs	r1, #0
 800234a:	2078      	movs	r0, #120	; 0x78
 800234c:	f000 f9ea 	bl	8002724 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8002350:	22af      	movs	r2, #175	; 0xaf
 8002352:	2100      	movs	r1, #0
 8002354:	2078      	movs	r0, #120	; 0x78
 8002356:	f000 f9e5 	bl	8002724 <ssd1306_I2C_Write>
	

	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 800235a:	222e      	movs	r2, #46	; 0x2e
 800235c:	2100      	movs	r1, #0
 800235e:	2078      	movs	r0, #120	; 0x78
 8002360:	f000 f9e0 	bl	8002724 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8002364:	2000      	movs	r0, #0
 8002366:	f000 f843 	bl	80023f0 <SSD1306_Fill>
	
	/* Update screen */
	SSD1306_UpdateScreen();
 800236a:	f000 f813 	bl	8002394 <SSD1306_UpdateScreen>
	
	/* Set default values */
	SSD1306.CurrentX = 0;
 800236e:	4b08      	ldr	r3, [pc, #32]	; (8002390 <SSD1306_Init+0x184>)
 8002370:	2200      	movs	r2, #0
 8002372:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8002374:	4b06      	ldr	r3, [pc, #24]	; (8002390 <SSD1306_Init+0x184>)
 8002376:	2200      	movs	r2, #0
 8002378:	805a      	strh	r2, [r3, #2]
	
	/* Initialized OK */
	SSD1306.Initialized = 1;
 800237a:	4b05      	ldr	r3, [pc, #20]	; (8002390 <SSD1306_Init+0x184>)
 800237c:	2201      	movs	r2, #1
 800237e:	715a      	strb	r2, [r3, #5]
	
	/* Return OK */
	return 1;
 8002380:	2301      	movs	r3, #1
}
 8002382:	4618      	mov	r0, r3
 8002384:	3708      	adds	r7, #8
 8002386:	46bd      	mov	sp, r7
 8002388:	bd80      	pop	{r7, pc}
 800238a:	bf00      	nop
 800238c:	20000708 	.word	0x20000708
 8002390:	2000069c 	.word	0x2000069c

08002394 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8002394:	b580      	push	{r7, lr}
 8002396:	b082      	sub	sp, #8
 8002398:	af00      	add	r7, sp, #0
	uint8_t m;
	
	for (m = 0; m < 8; m++) {
 800239a:	2300      	movs	r3, #0
 800239c:	71fb      	strb	r3, [r7, #7]
 800239e:	e01d      	b.n	80023dc <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 80023a0:	79fb      	ldrb	r3, [r7, #7]
 80023a2:	3b50      	subs	r3, #80	; 0x50
 80023a4:	b2db      	uxtb	r3, r3
 80023a6:	461a      	mov	r2, r3
 80023a8:	2100      	movs	r1, #0
 80023aa:	2078      	movs	r0, #120	; 0x78
 80023ac:	f000 f9ba 	bl	8002724 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 80023b0:	2200      	movs	r2, #0
 80023b2:	2100      	movs	r1, #0
 80023b4:	2078      	movs	r0, #120	; 0x78
 80023b6:	f000 f9b5 	bl	8002724 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 80023ba:	2210      	movs	r2, #16
 80023bc:	2100      	movs	r1, #0
 80023be:	2078      	movs	r0, #120	; 0x78
 80023c0:	f000 f9b0 	bl	8002724 <ssd1306_I2C_Write>
		
		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 80023c4:	79fb      	ldrb	r3, [r7, #7]
 80023c6:	01db      	lsls	r3, r3, #7
 80023c8:	4a08      	ldr	r2, [pc, #32]	; (80023ec <SSD1306_UpdateScreen+0x58>)
 80023ca:	441a      	add	r2, r3
 80023cc:	2380      	movs	r3, #128	; 0x80
 80023ce:	2140      	movs	r1, #64	; 0x40
 80023d0:	2078      	movs	r0, #120	; 0x78
 80023d2:	f000 f95f 	bl	8002694 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 80023d6:	79fb      	ldrb	r3, [r7, #7]
 80023d8:	3301      	adds	r3, #1
 80023da:	71fb      	strb	r3, [r7, #7]
 80023dc:	79fb      	ldrb	r3, [r7, #7]
 80023de:	2b07      	cmp	r3, #7
 80023e0:	d9de      	bls.n	80023a0 <SSD1306_UpdateScreen+0xc>
	}
}
 80023e2:	bf00      	nop
 80023e4:	bf00      	nop
 80023e6:	3708      	adds	r7, #8
 80023e8:	46bd      	mov	sp, r7
 80023ea:	bd80      	pop	{r7, pc}
 80023ec:	2000029c 	.word	0x2000029c

080023f0 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b082      	sub	sp, #8
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	4603      	mov	r3, r0
 80023f8:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80023fa:	79fb      	ldrb	r3, [r7, #7]
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d101      	bne.n	8002404 <SSD1306_Fill+0x14>
 8002400:	2300      	movs	r3, #0
 8002402:	e000      	b.n	8002406 <SSD1306_Fill+0x16>
 8002404:	23ff      	movs	r3, #255	; 0xff
 8002406:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800240a:	4619      	mov	r1, r3
 800240c:	4803      	ldr	r0, [pc, #12]	; (800241c <SSD1306_Fill+0x2c>)
 800240e:	f003 fcd5 	bl	8005dbc <memset>
}
 8002412:	bf00      	nop
 8002414:	3708      	adds	r7, #8
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}
 800241a:	bf00      	nop
 800241c:	2000029c 	.word	0x2000029c

08002420 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8002420:	b480      	push	{r7}
 8002422:	b083      	sub	sp, #12
 8002424:	af00      	add	r7, sp, #0
 8002426:	4603      	mov	r3, r0
 8002428:	80fb      	strh	r3, [r7, #6]
 800242a:	460b      	mov	r3, r1
 800242c:	80bb      	strh	r3, [r7, #4]
 800242e:	4613      	mov	r3, r2
 8002430:	70fb      	strb	r3, [r7, #3]
	if (
 8002432:	88fb      	ldrh	r3, [r7, #6]
 8002434:	2b7f      	cmp	r3, #127	; 0x7f
 8002436:	d848      	bhi.n	80024ca <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8002438:	88bb      	ldrh	r3, [r7, #4]
 800243a:	2b3f      	cmp	r3, #63	; 0x3f
 800243c:	d845      	bhi.n	80024ca <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 800243e:	4b26      	ldr	r3, [pc, #152]	; (80024d8 <SSD1306_DrawPixel+0xb8>)
 8002440:	791b      	ldrb	r3, [r3, #4]
 8002442:	2b00      	cmp	r3, #0
 8002444:	d006      	beq.n	8002454 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 8002446:	78fb      	ldrb	r3, [r7, #3]
 8002448:	2b00      	cmp	r3, #0
 800244a:	bf0c      	ite	eq
 800244c:	2301      	moveq	r3, #1
 800244e:	2300      	movne	r3, #0
 8002450:	b2db      	uxtb	r3, r3
 8002452:	70fb      	strb	r3, [r7, #3]
	}
	
	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8002454:	78fb      	ldrb	r3, [r7, #3]
 8002456:	2b01      	cmp	r3, #1
 8002458:	d11a      	bne.n	8002490 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800245a:	88fa      	ldrh	r2, [r7, #6]
 800245c:	88bb      	ldrh	r3, [r7, #4]
 800245e:	08db      	lsrs	r3, r3, #3
 8002460:	b298      	uxth	r0, r3
 8002462:	4603      	mov	r3, r0
 8002464:	01db      	lsls	r3, r3, #7
 8002466:	4413      	add	r3, r2
 8002468:	4a1c      	ldr	r2, [pc, #112]	; (80024dc <SSD1306_DrawPixel+0xbc>)
 800246a:	5cd3      	ldrb	r3, [r2, r3]
 800246c:	b25a      	sxtb	r2, r3
 800246e:	88bb      	ldrh	r3, [r7, #4]
 8002470:	f003 0307 	and.w	r3, r3, #7
 8002474:	2101      	movs	r1, #1
 8002476:	fa01 f303 	lsl.w	r3, r1, r3
 800247a:	b25b      	sxtb	r3, r3
 800247c:	4313      	orrs	r3, r2
 800247e:	b259      	sxtb	r1, r3
 8002480:	88fa      	ldrh	r2, [r7, #6]
 8002482:	4603      	mov	r3, r0
 8002484:	01db      	lsls	r3, r3, #7
 8002486:	4413      	add	r3, r2
 8002488:	b2c9      	uxtb	r1, r1
 800248a:	4a14      	ldr	r2, [pc, #80]	; (80024dc <SSD1306_DrawPixel+0xbc>)
 800248c:	54d1      	strb	r1, [r2, r3]
 800248e:	e01d      	b.n	80024cc <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8002490:	88fa      	ldrh	r2, [r7, #6]
 8002492:	88bb      	ldrh	r3, [r7, #4]
 8002494:	08db      	lsrs	r3, r3, #3
 8002496:	b298      	uxth	r0, r3
 8002498:	4603      	mov	r3, r0
 800249a:	01db      	lsls	r3, r3, #7
 800249c:	4413      	add	r3, r2
 800249e:	4a0f      	ldr	r2, [pc, #60]	; (80024dc <SSD1306_DrawPixel+0xbc>)
 80024a0:	5cd3      	ldrb	r3, [r2, r3]
 80024a2:	b25a      	sxtb	r2, r3
 80024a4:	88bb      	ldrh	r3, [r7, #4]
 80024a6:	f003 0307 	and.w	r3, r3, #7
 80024aa:	2101      	movs	r1, #1
 80024ac:	fa01 f303 	lsl.w	r3, r1, r3
 80024b0:	b25b      	sxtb	r3, r3
 80024b2:	43db      	mvns	r3, r3
 80024b4:	b25b      	sxtb	r3, r3
 80024b6:	4013      	ands	r3, r2
 80024b8:	b259      	sxtb	r1, r3
 80024ba:	88fa      	ldrh	r2, [r7, #6]
 80024bc:	4603      	mov	r3, r0
 80024be:	01db      	lsls	r3, r3, #7
 80024c0:	4413      	add	r3, r2
 80024c2:	b2c9      	uxtb	r1, r1
 80024c4:	4a05      	ldr	r2, [pc, #20]	; (80024dc <SSD1306_DrawPixel+0xbc>)
 80024c6:	54d1      	strb	r1, [r2, r3]
 80024c8:	e000      	b.n	80024cc <SSD1306_DrawPixel+0xac>
		return;
 80024ca:	bf00      	nop
	}
}
 80024cc:	370c      	adds	r7, #12
 80024ce:	46bd      	mov	sp, r7
 80024d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d4:	4770      	bx	lr
 80024d6:	bf00      	nop
 80024d8:	2000069c 	.word	0x2000069c
 80024dc:	2000029c 	.word	0x2000029c

080024e0 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 80024e0:	b480      	push	{r7}
 80024e2:	b083      	sub	sp, #12
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	4603      	mov	r3, r0
 80024e8:	460a      	mov	r2, r1
 80024ea:	80fb      	strh	r3, [r7, #6]
 80024ec:	4613      	mov	r3, r2
 80024ee:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 80024f0:	4a05      	ldr	r2, [pc, #20]	; (8002508 <SSD1306_GotoXY+0x28>)
 80024f2:	88fb      	ldrh	r3, [r7, #6]
 80024f4:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 80024f6:	4a04      	ldr	r2, [pc, #16]	; (8002508 <SSD1306_GotoXY+0x28>)
 80024f8:	88bb      	ldrh	r3, [r7, #4]
 80024fa:	8053      	strh	r3, [r2, #2]
}
 80024fc:	bf00      	nop
 80024fe:	370c      	adds	r7, #12
 8002500:	46bd      	mov	sp, r7
 8002502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002506:	4770      	bx	lr
 8002508:	2000069c 	.word	0x2000069c

0800250c <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 800250c:	b580      	push	{r7, lr}
 800250e:	b086      	sub	sp, #24
 8002510:	af00      	add	r7, sp, #0
 8002512:	4603      	mov	r3, r0
 8002514:	6039      	str	r1, [r7, #0]
 8002516:	71fb      	strb	r3, [r7, #7]
 8002518:	4613      	mov	r3, r2
 800251a:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;
	
	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 800251c:	4b3a      	ldr	r3, [pc, #232]	; (8002608 <SSD1306_Putc+0xfc>)
 800251e:	881b      	ldrh	r3, [r3, #0]
 8002520:	461a      	mov	r2, r3
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	781b      	ldrb	r3, [r3, #0]
 8002526:	4413      	add	r3, r2
	if (
 8002528:	2b7f      	cmp	r3, #127	; 0x7f
 800252a:	dc07      	bgt.n	800253c <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 800252c:	4b36      	ldr	r3, [pc, #216]	; (8002608 <SSD1306_Putc+0xfc>)
 800252e:	885b      	ldrh	r3, [r3, #2]
 8002530:	461a      	mov	r2, r3
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	785b      	ldrb	r3, [r3, #1]
 8002536:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8002538:	2b3f      	cmp	r3, #63	; 0x3f
 800253a:	dd01      	ble.n	8002540 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 800253c:	2300      	movs	r3, #0
 800253e:	e05e      	b.n	80025fe <SSD1306_Putc+0xf2>
	}
	
	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8002540:	2300      	movs	r3, #0
 8002542:	617b      	str	r3, [r7, #20]
 8002544:	e04b      	b.n	80025de <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8002546:	683b      	ldr	r3, [r7, #0]
 8002548:	685a      	ldr	r2, [r3, #4]
 800254a:	79fb      	ldrb	r3, [r7, #7]
 800254c:	3b20      	subs	r3, #32
 800254e:	6839      	ldr	r1, [r7, #0]
 8002550:	7849      	ldrb	r1, [r1, #1]
 8002552:	fb01 f303 	mul.w	r3, r1, r3
 8002556:	4619      	mov	r1, r3
 8002558:	697b      	ldr	r3, [r7, #20]
 800255a:	440b      	add	r3, r1
 800255c:	005b      	lsls	r3, r3, #1
 800255e:	4413      	add	r3, r2
 8002560:	881b      	ldrh	r3, [r3, #0]
 8002562:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8002564:	2300      	movs	r3, #0
 8002566:	613b      	str	r3, [r7, #16]
 8002568:	e030      	b.n	80025cc <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 800256a:	68fa      	ldr	r2, [r7, #12]
 800256c:	693b      	ldr	r3, [r7, #16]
 800256e:	fa02 f303 	lsl.w	r3, r2, r3
 8002572:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002576:	2b00      	cmp	r3, #0
 8002578:	d010      	beq.n	800259c <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 800257a:	4b23      	ldr	r3, [pc, #140]	; (8002608 <SSD1306_Putc+0xfc>)
 800257c:	881a      	ldrh	r2, [r3, #0]
 800257e:	693b      	ldr	r3, [r7, #16]
 8002580:	b29b      	uxth	r3, r3
 8002582:	4413      	add	r3, r2
 8002584:	b298      	uxth	r0, r3
 8002586:	4b20      	ldr	r3, [pc, #128]	; (8002608 <SSD1306_Putc+0xfc>)
 8002588:	885a      	ldrh	r2, [r3, #2]
 800258a:	697b      	ldr	r3, [r7, #20]
 800258c:	b29b      	uxth	r3, r3
 800258e:	4413      	add	r3, r2
 8002590:	b29b      	uxth	r3, r3
 8002592:	79ba      	ldrb	r2, [r7, #6]
 8002594:	4619      	mov	r1, r3
 8002596:	f7ff ff43 	bl	8002420 <SSD1306_DrawPixel>
 800259a:	e014      	b.n	80025c6 <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 800259c:	4b1a      	ldr	r3, [pc, #104]	; (8002608 <SSD1306_Putc+0xfc>)
 800259e:	881a      	ldrh	r2, [r3, #0]
 80025a0:	693b      	ldr	r3, [r7, #16]
 80025a2:	b29b      	uxth	r3, r3
 80025a4:	4413      	add	r3, r2
 80025a6:	b298      	uxth	r0, r3
 80025a8:	4b17      	ldr	r3, [pc, #92]	; (8002608 <SSD1306_Putc+0xfc>)
 80025aa:	885a      	ldrh	r2, [r3, #2]
 80025ac:	697b      	ldr	r3, [r7, #20]
 80025ae:	b29b      	uxth	r3, r3
 80025b0:	4413      	add	r3, r2
 80025b2:	b299      	uxth	r1, r3
 80025b4:	79bb      	ldrb	r3, [r7, #6]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	bf0c      	ite	eq
 80025ba:	2301      	moveq	r3, #1
 80025bc:	2300      	movne	r3, #0
 80025be:	b2db      	uxtb	r3, r3
 80025c0:	461a      	mov	r2, r3
 80025c2:	f7ff ff2d 	bl	8002420 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 80025c6:	693b      	ldr	r3, [r7, #16]
 80025c8:	3301      	adds	r3, #1
 80025ca:	613b      	str	r3, [r7, #16]
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	781b      	ldrb	r3, [r3, #0]
 80025d0:	461a      	mov	r2, r3
 80025d2:	693b      	ldr	r3, [r7, #16]
 80025d4:	4293      	cmp	r3, r2
 80025d6:	d3c8      	bcc.n	800256a <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 80025d8:	697b      	ldr	r3, [r7, #20]
 80025da:	3301      	adds	r3, #1
 80025dc:	617b      	str	r3, [r7, #20]
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	785b      	ldrb	r3, [r3, #1]
 80025e2:	461a      	mov	r2, r3
 80025e4:	697b      	ldr	r3, [r7, #20]
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d3ad      	bcc.n	8002546 <SSD1306_Putc+0x3a>
			}
		}
	}
	
	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 80025ea:	4b07      	ldr	r3, [pc, #28]	; (8002608 <SSD1306_Putc+0xfc>)
 80025ec:	881a      	ldrh	r2, [r3, #0]
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	781b      	ldrb	r3, [r3, #0]
 80025f2:	b29b      	uxth	r3, r3
 80025f4:	4413      	add	r3, r2
 80025f6:	b29a      	uxth	r2, r3
 80025f8:	4b03      	ldr	r3, [pc, #12]	; (8002608 <SSD1306_Putc+0xfc>)
 80025fa:	801a      	strh	r2, [r3, #0]
	
	/* Return character written */
	return ch;
 80025fc:	79fb      	ldrb	r3, [r7, #7]
}
 80025fe:	4618      	mov	r0, r3
 8002600:	3718      	adds	r7, #24
 8002602:	46bd      	mov	sp, r7
 8002604:	bd80      	pop	{r7, pc}
 8002606:	bf00      	nop
 8002608:	2000069c 	.word	0x2000069c

0800260c <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 800260c:	b580      	push	{r7, lr}
 800260e:	b084      	sub	sp, #16
 8002610:	af00      	add	r7, sp, #0
 8002612:	60f8      	str	r0, [r7, #12]
 8002614:	60b9      	str	r1, [r7, #8]
 8002616:	4613      	mov	r3, r2
 8002618:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 800261a:	e012      	b.n	8002642 <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	781b      	ldrb	r3, [r3, #0]
 8002620:	79fa      	ldrb	r2, [r7, #7]
 8002622:	68b9      	ldr	r1, [r7, #8]
 8002624:	4618      	mov	r0, r3
 8002626:	f7ff ff71 	bl	800250c <SSD1306_Putc>
 800262a:	4603      	mov	r3, r0
 800262c:	461a      	mov	r2, r3
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	781b      	ldrb	r3, [r3, #0]
 8002632:	429a      	cmp	r2, r3
 8002634:	d002      	beq.n	800263c <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	781b      	ldrb	r3, [r3, #0]
 800263a:	e008      	b.n	800264e <SSD1306_Puts+0x42>
		}
		
		/* Increase string pointer */
		str++;
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	3301      	adds	r3, #1
 8002640:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	781b      	ldrb	r3, [r3, #0]
 8002646:	2b00      	cmp	r3, #0
 8002648:	d1e8      	bne.n	800261c <SSD1306_Puts+0x10>
	}
	
	/* Everything OK, zero should be returned */
	return *str;
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	781b      	ldrb	r3, [r3, #0]
}
 800264e:	4618      	mov	r0, r3
 8002650:	3710      	adds	r7, #16
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}

08002656 <SSD1306_Clear>:
}
 


void SSD1306_Clear (void)
{
 8002656:	b580      	push	{r7, lr}
 8002658:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 800265a:	2000      	movs	r0, #0
 800265c:	f7ff fec8 	bl	80023f0 <SSD1306_Fill>
    SSD1306_UpdateScreen();
 8002660:	f7ff fe98 	bl	8002394 <SSD1306_UpdateScreen>
}
 8002664:	bf00      	nop
 8002666:	bd80      	pop	{r7, pc}

08002668 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____ 
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8002668:	b480      	push	{r7}
 800266a:	b083      	sub	sp, #12
 800266c:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 800266e:	4b08      	ldr	r3, [pc, #32]	; (8002690 <ssd1306_I2C_Init+0x28>)
 8002670:	607b      	str	r3, [r7, #4]
	while(p>0)
 8002672:	e002      	b.n	800267a <ssd1306_I2C_Init+0x12>
		p--;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	3b01      	subs	r3, #1
 8002678:	607b      	str	r3, [r7, #4]
	while(p>0)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	2b00      	cmp	r3, #0
 800267e:	d1f9      	bne.n	8002674 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8002680:	bf00      	nop
 8002682:	bf00      	nop
 8002684:	370c      	adds	r7, #12
 8002686:	46bd      	mov	sp, r7
 8002688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268c:	4770      	bx	lr
 800268e:	bf00      	nop
 8002690:	0003d090 	.word	0x0003d090

08002694 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8002694:	b590      	push	{r4, r7, lr}
 8002696:	b0c7      	sub	sp, #284	; 0x11c
 8002698:	af02      	add	r7, sp, #8
 800269a:	4604      	mov	r4, r0
 800269c:	4608      	mov	r0, r1
 800269e:	4639      	mov	r1, r7
 80026a0:	600a      	str	r2, [r1, #0]
 80026a2:	4619      	mov	r1, r3
 80026a4:	1dfb      	adds	r3, r7, #7
 80026a6:	4622      	mov	r2, r4
 80026a8:	701a      	strb	r2, [r3, #0]
 80026aa:	1dbb      	adds	r3, r7, #6
 80026ac:	4602      	mov	r2, r0
 80026ae:	701a      	strb	r2, [r3, #0]
 80026b0:	1d3b      	adds	r3, r7, #4
 80026b2:	460a      	mov	r2, r1
 80026b4:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 80026b6:	f107 030c 	add.w	r3, r7, #12
 80026ba:	1dba      	adds	r2, r7, #6
 80026bc:	7812      	ldrb	r2, [r2, #0]
 80026be:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 80026c0:	2300      	movs	r3, #0
 80026c2:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 80026c6:	e010      	b.n	80026ea <ssd1306_I2C_WriteMulti+0x56>
dt[i+1] = data[i];
 80026c8:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 80026cc:	463a      	mov	r2, r7
 80026ce:	6812      	ldr	r2, [r2, #0]
 80026d0:	441a      	add	r2, r3
 80026d2:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 80026d6:	3301      	adds	r3, #1
 80026d8:	7811      	ldrb	r1, [r2, #0]
 80026da:	f107 020c 	add.w	r2, r7, #12
 80026de:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 80026e0:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 80026e4:	3301      	adds	r3, #1
 80026e6:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 80026ea:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 80026ee:	b29b      	uxth	r3, r3
 80026f0:	1d3a      	adds	r2, r7, #4
 80026f2:	8812      	ldrh	r2, [r2, #0]
 80026f4:	429a      	cmp	r2, r3
 80026f6:	d8e7      	bhi.n	80026c8 <ssd1306_I2C_WriteMulti+0x34>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 80026f8:	1dfb      	adds	r3, r7, #7
 80026fa:	781b      	ldrb	r3, [r3, #0]
 80026fc:	b299      	uxth	r1, r3
 80026fe:	1d3b      	adds	r3, r7, #4
 8002700:	881b      	ldrh	r3, [r3, #0]
 8002702:	3301      	adds	r3, #1
 8002704:	b29b      	uxth	r3, r3
 8002706:	f107 020c 	add.w	r2, r7, #12
 800270a:	200a      	movs	r0, #10
 800270c:	9000      	str	r0, [sp, #0]
 800270e:	4804      	ldr	r0, [pc, #16]	; (8002720 <ssd1306_I2C_WriteMulti+0x8c>)
 8002710:	f001 fbcc 	bl	8003eac <HAL_I2C_Master_Transmit>
}
 8002714:	bf00      	nop
 8002716:	f507 778a 	add.w	r7, r7, #276	; 0x114
 800271a:	46bd      	mov	sp, r7
 800271c:	bd90      	pop	{r4, r7, pc}
 800271e:	bf00      	nop
 8002720:	20000708 	.word	0x20000708

08002724 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8002724:	b580      	push	{r7, lr}
 8002726:	b086      	sub	sp, #24
 8002728:	af02      	add	r7, sp, #8
 800272a:	4603      	mov	r3, r0
 800272c:	71fb      	strb	r3, [r7, #7]
 800272e:	460b      	mov	r3, r1
 8002730:	71bb      	strb	r3, [r7, #6]
 8002732:	4613      	mov	r3, r2
 8002734:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 8002736:	79bb      	ldrb	r3, [r7, #6]
 8002738:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 800273a:	797b      	ldrb	r3, [r7, #5]
 800273c:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 800273e:	79fb      	ldrb	r3, [r7, #7]
 8002740:	b299      	uxth	r1, r3
 8002742:	f107 020c 	add.w	r2, r7, #12
 8002746:	230a      	movs	r3, #10
 8002748:	9300      	str	r3, [sp, #0]
 800274a:	2302      	movs	r3, #2
 800274c:	4803      	ldr	r0, [pc, #12]	; (800275c <ssd1306_I2C_Write+0x38>)
 800274e:	f001 fbad 	bl	8003eac <HAL_I2C_Master_Transmit>
}
 8002752:	bf00      	nop
 8002754:	3710      	adds	r7, #16
 8002756:	46bd      	mov	sp, r7
 8002758:	bd80      	pop	{r7, pc}
 800275a:	bf00      	nop
 800275c:	20000708 	.word	0x20000708

08002760 <ssd1306_write>:

void ssd1306_write(uint32_t buff, FontDef_t Font)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b084      	sub	sp, #16
 8002764:	af00      	add	r7, sp, #0
 8002766:	60f8      	str	r0, [r7, #12]
 8002768:	1d3b      	adds	r3, r7, #4
 800276a:	e883 0006 	stmia.w	r3, {r1, r2}
//	SSD1306_Clear ();
//	SSD1306_Fill(SSD1306_COLOR_BLACK);
	SSD1306_Puts(buff, &Font, 1);
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	1d39      	adds	r1, r7, #4
 8002772:	2201      	movs	r2, #1
 8002774:	4618      	mov	r0, r3
 8002776:	f7ff ff49 	bl	800260c <SSD1306_Puts>
	SSD1306_UpdateScreen();
 800277a:	f7ff fe0b 	bl	8002394 <SSD1306_UpdateScreen>
}
 800277e:	bf00      	nop
 8002780:	3710      	adds	r7, #16
 8002782:	46bd      	mov	sp, r7
 8002784:	bd80      	pop	{r7, pc}
	...

08002788 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	b08a      	sub	sp, #40	; 0x28
 800278c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800278e:	f107 0314 	add.w	r3, r7, #20
 8002792:	2200      	movs	r2, #0
 8002794:	601a      	str	r2, [r3, #0]
 8002796:	605a      	str	r2, [r3, #4]
 8002798:	609a      	str	r2, [r3, #8]
 800279a:	60da      	str	r2, [r3, #12]
 800279c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800279e:	2300      	movs	r3, #0
 80027a0:	613b      	str	r3, [r7, #16]
 80027a2:	4b30      	ldr	r3, [pc, #192]	; (8002864 <MX_GPIO_Init+0xdc>)
 80027a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027a6:	4a2f      	ldr	r2, [pc, #188]	; (8002864 <MX_GPIO_Init+0xdc>)
 80027a8:	f043 0304 	orr.w	r3, r3, #4
 80027ac:	6313      	str	r3, [r2, #48]	; 0x30
 80027ae:	4b2d      	ldr	r3, [pc, #180]	; (8002864 <MX_GPIO_Init+0xdc>)
 80027b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027b2:	f003 0304 	and.w	r3, r3, #4
 80027b6:	613b      	str	r3, [r7, #16]
 80027b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80027ba:	2300      	movs	r3, #0
 80027bc:	60fb      	str	r3, [r7, #12]
 80027be:	4b29      	ldr	r3, [pc, #164]	; (8002864 <MX_GPIO_Init+0xdc>)
 80027c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027c2:	4a28      	ldr	r2, [pc, #160]	; (8002864 <MX_GPIO_Init+0xdc>)
 80027c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80027c8:	6313      	str	r3, [r2, #48]	; 0x30
 80027ca:	4b26      	ldr	r3, [pc, #152]	; (8002864 <MX_GPIO_Init+0xdc>)
 80027cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027d2:	60fb      	str	r3, [r7, #12]
 80027d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80027d6:	2300      	movs	r3, #0
 80027d8:	60bb      	str	r3, [r7, #8]
 80027da:	4b22      	ldr	r3, [pc, #136]	; (8002864 <MX_GPIO_Init+0xdc>)
 80027dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027de:	4a21      	ldr	r2, [pc, #132]	; (8002864 <MX_GPIO_Init+0xdc>)
 80027e0:	f043 0301 	orr.w	r3, r3, #1
 80027e4:	6313      	str	r3, [r2, #48]	; 0x30
 80027e6:	4b1f      	ldr	r3, [pc, #124]	; (8002864 <MX_GPIO_Init+0xdc>)
 80027e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ea:	f003 0301 	and.w	r3, r3, #1
 80027ee:	60bb      	str	r3, [r7, #8]
 80027f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80027f2:	2300      	movs	r3, #0
 80027f4:	607b      	str	r3, [r7, #4]
 80027f6:	4b1b      	ldr	r3, [pc, #108]	; (8002864 <MX_GPIO_Init+0xdc>)
 80027f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027fa:	4a1a      	ldr	r2, [pc, #104]	; (8002864 <MX_GPIO_Init+0xdc>)
 80027fc:	f043 0302 	orr.w	r3, r3, #2
 8002800:	6313      	str	r3, [r2, #48]	; 0x30
 8002802:	4b18      	ldr	r3, [pc, #96]	; (8002864 <MX_GPIO_Init+0xdc>)
 8002804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002806:	f003 0302 	and.w	r3, r3, #2
 800280a:	607b      	str	r3, [r7, #4]
 800280c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DW_RST_Pin|DW_IRQ_Pin, GPIO_PIN_RESET);
 800280e:	2200      	movs	r2, #0
 8002810:	2103      	movs	r1, #3
 8002812:	4815      	ldr	r0, [pc, #84]	; (8002868 <MX_GPIO_Init+0xe0>)
 8002814:	f001 f9ec 	bl	8003bf0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DW_CS_GPIO_Port, DW_CS_Pin, GPIO_PIN_RESET);
 8002818:	2200      	movs	r2, #0
 800281a:	2140      	movs	r1, #64	; 0x40
 800281c:	4813      	ldr	r0, [pc, #76]	; (800286c <MX_GPIO_Init+0xe4>)
 800281e:	f001 f9e7 	bl	8003bf0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = DW_RST_Pin|DW_IRQ_Pin;
 8002822:	2303      	movs	r3, #3
 8002824:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002826:	2301      	movs	r3, #1
 8002828:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800282a:	2300      	movs	r3, #0
 800282c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800282e:	2300      	movs	r3, #0
 8002830:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002832:	f107 0314 	add.w	r3, r7, #20
 8002836:	4619      	mov	r1, r3
 8002838:	480b      	ldr	r0, [pc, #44]	; (8002868 <MX_GPIO_Init+0xe0>)
 800283a:	f001 f855 	bl	80038e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DW_CS_Pin;
 800283e:	2340      	movs	r3, #64	; 0x40
 8002840:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002842:	2301      	movs	r3, #1
 8002844:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002846:	2300      	movs	r3, #0
 8002848:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800284a:	2300      	movs	r3, #0
 800284c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DW_CS_GPIO_Port, &GPIO_InitStruct);
 800284e:	f107 0314 	add.w	r3, r7, #20
 8002852:	4619      	mov	r1, r3
 8002854:	4805      	ldr	r0, [pc, #20]	; (800286c <MX_GPIO_Init+0xe4>)
 8002856:	f001 f847 	bl	80038e8 <HAL_GPIO_Init>

}
 800285a:	bf00      	nop
 800285c:	3728      	adds	r7, #40	; 0x28
 800285e:	46bd      	mov	sp, r7
 8002860:	bd80      	pop	{r7, pc}
 8002862:	bf00      	nop
 8002864:	40023800 	.word	0x40023800
 8002868:	40020000 	.word	0x40020000
 800286c:	40020400 	.word	0x40020400

08002870 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002874:	4b12      	ldr	r3, [pc, #72]	; (80028c0 <MX_I2C1_Init+0x50>)
 8002876:	4a13      	ldr	r2, [pc, #76]	; (80028c4 <MX_I2C1_Init+0x54>)
 8002878:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800287a:	4b11      	ldr	r3, [pc, #68]	; (80028c0 <MX_I2C1_Init+0x50>)
 800287c:	4a12      	ldr	r2, [pc, #72]	; (80028c8 <MX_I2C1_Init+0x58>)
 800287e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002880:	4b0f      	ldr	r3, [pc, #60]	; (80028c0 <MX_I2C1_Init+0x50>)
 8002882:	2200      	movs	r2, #0
 8002884:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002886:	4b0e      	ldr	r3, [pc, #56]	; (80028c0 <MX_I2C1_Init+0x50>)
 8002888:	2200      	movs	r2, #0
 800288a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800288c:	4b0c      	ldr	r3, [pc, #48]	; (80028c0 <MX_I2C1_Init+0x50>)
 800288e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002892:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002894:	4b0a      	ldr	r3, [pc, #40]	; (80028c0 <MX_I2C1_Init+0x50>)
 8002896:	2200      	movs	r2, #0
 8002898:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800289a:	4b09      	ldr	r3, [pc, #36]	; (80028c0 <MX_I2C1_Init+0x50>)
 800289c:	2200      	movs	r2, #0
 800289e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80028a0:	4b07      	ldr	r3, [pc, #28]	; (80028c0 <MX_I2C1_Init+0x50>)
 80028a2:	2200      	movs	r2, #0
 80028a4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80028a6:	4b06      	ldr	r3, [pc, #24]	; (80028c0 <MX_I2C1_Init+0x50>)
 80028a8:	2200      	movs	r2, #0
 80028aa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80028ac:	4804      	ldr	r0, [pc, #16]	; (80028c0 <MX_I2C1_Init+0x50>)
 80028ae:	f001 f9b9 	bl	8003c24 <HAL_I2C_Init>
 80028b2:	4603      	mov	r3, r0
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d001      	beq.n	80028bc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80028b8:	f000 f8c4 	bl	8002a44 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80028bc:	bf00      	nop
 80028be:	bd80      	pop	{r7, pc}
 80028c0:	20000708 	.word	0x20000708
 80028c4:	40005400 	.word	0x40005400
 80028c8:	00061a80 	.word	0x00061a80

080028cc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b08a      	sub	sp, #40	; 0x28
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028d4:	f107 0314 	add.w	r3, r7, #20
 80028d8:	2200      	movs	r2, #0
 80028da:	601a      	str	r2, [r3, #0]
 80028dc:	605a      	str	r2, [r3, #4]
 80028de:	609a      	str	r2, [r3, #8]
 80028e0:	60da      	str	r2, [r3, #12]
 80028e2:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	4a19      	ldr	r2, [pc, #100]	; (8002950 <HAL_I2C_MspInit+0x84>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d12c      	bne.n	8002948 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028ee:	2300      	movs	r3, #0
 80028f0:	613b      	str	r3, [r7, #16]
 80028f2:	4b18      	ldr	r3, [pc, #96]	; (8002954 <HAL_I2C_MspInit+0x88>)
 80028f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028f6:	4a17      	ldr	r2, [pc, #92]	; (8002954 <HAL_I2C_MspInit+0x88>)
 80028f8:	f043 0302 	orr.w	r3, r3, #2
 80028fc:	6313      	str	r3, [r2, #48]	; 0x30
 80028fe:	4b15      	ldr	r3, [pc, #84]	; (8002954 <HAL_I2C_MspInit+0x88>)
 8002900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002902:	f003 0302 	and.w	r3, r3, #2
 8002906:	613b      	str	r3, [r7, #16]
 8002908:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800290a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800290e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002910:	2312      	movs	r3, #18
 8002912:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002914:	2300      	movs	r3, #0
 8002916:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002918:	2303      	movs	r3, #3
 800291a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800291c:	2304      	movs	r3, #4
 800291e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002920:	f107 0314 	add.w	r3, r7, #20
 8002924:	4619      	mov	r1, r3
 8002926:	480c      	ldr	r0, [pc, #48]	; (8002958 <HAL_I2C_MspInit+0x8c>)
 8002928:	f000 ffde 	bl	80038e8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800292c:	2300      	movs	r3, #0
 800292e:	60fb      	str	r3, [r7, #12]
 8002930:	4b08      	ldr	r3, [pc, #32]	; (8002954 <HAL_I2C_MspInit+0x88>)
 8002932:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002934:	4a07      	ldr	r2, [pc, #28]	; (8002954 <HAL_I2C_MspInit+0x88>)
 8002936:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800293a:	6413      	str	r3, [r2, #64]	; 0x40
 800293c:	4b05      	ldr	r3, [pc, #20]	; (8002954 <HAL_I2C_MspInit+0x88>)
 800293e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002940:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002944:	60fb      	str	r3, [r7, #12]
 8002946:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002948:	bf00      	nop
 800294a:	3728      	adds	r7, #40	; 0x28
 800294c:	46bd      	mov	sp, r7
 800294e:	bd80      	pop	{r7, pc}
 8002950:	40005400 	.word	0x40005400
 8002954:	40023800 	.word	0x40023800
 8002958:	40020400 	.word	0x40020400

0800295c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002960:	f000 fdc6 	bl	80034f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002964:	f000 f810 	bl	8002988 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002968:	f7ff ff0e 	bl	8002788 <MX_GPIO_Init>
  MX_SPI1_Init();
 800296c:	f000 f870 	bl	8002a50 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8002970:	f000 fd22 	bl	80033b8 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8002974:	f7ff ff7c 	bl	8002870 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  setup_DW1000RSTnIRQ(0);
 8002978:	2000      	movs	r0, #0
 800297a:	f7ff fbc9 	bl	8002110 <setup_DW1000RSTnIRQ>
  SSD1306_Init();
 800297e:	f7ff fc45 	bl	800220c <SSD1306_Init>
  dw_main();
 8002982:	f000 fa21 	bl	8002dc8 <dw_main>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002986:	e7fe      	b.n	8002986 <main+0x2a>

08002988 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b094      	sub	sp, #80	; 0x50
 800298c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800298e:	f107 0320 	add.w	r3, r7, #32
 8002992:	2230      	movs	r2, #48	; 0x30
 8002994:	2100      	movs	r1, #0
 8002996:	4618      	mov	r0, r3
 8002998:	f003 fa10 	bl	8005dbc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800299c:	f107 030c 	add.w	r3, r7, #12
 80029a0:	2200      	movs	r2, #0
 80029a2:	601a      	str	r2, [r3, #0]
 80029a4:	605a      	str	r2, [r3, #4]
 80029a6:	609a      	str	r2, [r3, #8]
 80029a8:	60da      	str	r2, [r3, #12]
 80029aa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80029ac:	2300      	movs	r3, #0
 80029ae:	60bb      	str	r3, [r7, #8]
 80029b0:	4b22      	ldr	r3, [pc, #136]	; (8002a3c <SystemClock_Config+0xb4>)
 80029b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029b4:	4a21      	ldr	r2, [pc, #132]	; (8002a3c <SystemClock_Config+0xb4>)
 80029b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029ba:	6413      	str	r3, [r2, #64]	; 0x40
 80029bc:	4b1f      	ldr	r3, [pc, #124]	; (8002a3c <SystemClock_Config+0xb4>)
 80029be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029c4:	60bb      	str	r3, [r7, #8]
 80029c6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80029c8:	2300      	movs	r3, #0
 80029ca:	607b      	str	r3, [r7, #4]
 80029cc:	4b1c      	ldr	r3, [pc, #112]	; (8002a40 <SystemClock_Config+0xb8>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	4a1b      	ldr	r2, [pc, #108]	; (8002a40 <SystemClock_Config+0xb8>)
 80029d2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80029d6:	6013      	str	r3, [r2, #0]
 80029d8:	4b19      	ldr	r3, [pc, #100]	; (8002a40 <SystemClock_Config+0xb8>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80029e0:	607b      	str	r3, [r7, #4]
 80029e2:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80029e4:	2302      	movs	r3, #2
 80029e6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80029e8:	2301      	movs	r3, #1
 80029ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80029ec:	2310      	movs	r3, #16
 80029ee:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80029f0:	2300      	movs	r3, #0
 80029f2:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80029f4:	f107 0320 	add.w	r3, r7, #32
 80029f8:	4618      	mov	r0, r3
 80029fa:	f001 fe8d 	bl	8004718 <HAL_RCC_OscConfig>
 80029fe:	4603      	mov	r3, r0
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d001      	beq.n	8002a08 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8002a04:	f000 f81e 	bl	8002a44 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002a08:	230f      	movs	r3, #15
 8002a0a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002a10:	2300      	movs	r3, #0
 8002a12:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002a14:	2300      	movs	r3, #0
 8002a16:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002a18:	2300      	movs	r3, #0
 8002a1a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002a1c:	f107 030c 	add.w	r3, r7, #12
 8002a20:	2100      	movs	r1, #0
 8002a22:	4618      	mov	r0, r3
 8002a24:	f002 f8f0 	bl	8004c08 <HAL_RCC_ClockConfig>
 8002a28:	4603      	mov	r3, r0
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d001      	beq.n	8002a32 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8002a2e:	f000 f809 	bl	8002a44 <Error_Handler>
  }
}
 8002a32:	bf00      	nop
 8002a34:	3750      	adds	r7, #80	; 0x50
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bd80      	pop	{r7, pc}
 8002a3a:	bf00      	nop
 8002a3c:	40023800 	.word	0x40023800
 8002a40:	40007000 	.word	0x40007000

08002a44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002a44:	b480      	push	{r7}
 8002a46:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002a48:	b672      	cpsid	i
}
 8002a4a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002a4c:	e7fe      	b.n	8002a4c <Error_Handler+0x8>
	...

08002a50 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002a54:	4b17      	ldr	r3, [pc, #92]	; (8002ab4 <MX_SPI1_Init+0x64>)
 8002a56:	4a18      	ldr	r2, [pc, #96]	; (8002ab8 <MX_SPI1_Init+0x68>)
 8002a58:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002a5a:	4b16      	ldr	r3, [pc, #88]	; (8002ab4 <MX_SPI1_Init+0x64>)
 8002a5c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002a60:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002a62:	4b14      	ldr	r3, [pc, #80]	; (8002ab4 <MX_SPI1_Init+0x64>)
 8002a64:	2200      	movs	r2, #0
 8002a66:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002a68:	4b12      	ldr	r3, [pc, #72]	; (8002ab4 <MX_SPI1_Init+0x64>)
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002a6e:	4b11      	ldr	r3, [pc, #68]	; (8002ab4 <MX_SPI1_Init+0x64>)
 8002a70:	2200      	movs	r2, #0
 8002a72:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002a74:	4b0f      	ldr	r3, [pc, #60]	; (8002ab4 <MX_SPI1_Init+0x64>)
 8002a76:	2200      	movs	r2, #0
 8002a78:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002a7a:	4b0e      	ldr	r3, [pc, #56]	; (8002ab4 <MX_SPI1_Init+0x64>)
 8002a7c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002a80:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002a82:	4b0c      	ldr	r3, [pc, #48]	; (8002ab4 <MX_SPI1_Init+0x64>)
 8002a84:	2200      	movs	r2, #0
 8002a86:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002a88:	4b0a      	ldr	r3, [pc, #40]	; (8002ab4 <MX_SPI1_Init+0x64>)
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002a8e:	4b09      	ldr	r3, [pc, #36]	; (8002ab4 <MX_SPI1_Init+0x64>)
 8002a90:	2200      	movs	r2, #0
 8002a92:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002a94:	4b07      	ldr	r3, [pc, #28]	; (8002ab4 <MX_SPI1_Init+0x64>)
 8002a96:	2200      	movs	r2, #0
 8002a98:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002a9a:	4b06      	ldr	r3, [pc, #24]	; (8002ab4 <MX_SPI1_Init+0x64>)
 8002a9c:	220a      	movs	r2, #10
 8002a9e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002aa0:	4804      	ldr	r0, [pc, #16]	; (8002ab4 <MX_SPI1_Init+0x64>)
 8002aa2:	f002 fa81 	bl	8004fa8 <HAL_SPI_Init>
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d001      	beq.n	8002ab0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002aac:	f7ff ffca 	bl	8002a44 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002ab0:	bf00      	nop
 8002ab2:	bd80      	pop	{r7, pc}
 8002ab4:	2000075c 	.word	0x2000075c
 8002ab8:	40013000 	.word	0x40013000

08002abc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b08a      	sub	sp, #40	; 0x28
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ac4:	f107 0314 	add.w	r3, r7, #20
 8002ac8:	2200      	movs	r2, #0
 8002aca:	601a      	str	r2, [r3, #0]
 8002acc:	605a      	str	r2, [r3, #4]
 8002ace:	609a      	str	r2, [r3, #8]
 8002ad0:	60da      	str	r2, [r3, #12]
 8002ad2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	4a1d      	ldr	r2, [pc, #116]	; (8002b50 <HAL_SPI_MspInit+0x94>)
 8002ada:	4293      	cmp	r3, r2
 8002adc:	d133      	bne.n	8002b46 <HAL_SPI_MspInit+0x8a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002ade:	2300      	movs	r3, #0
 8002ae0:	613b      	str	r3, [r7, #16]
 8002ae2:	4b1c      	ldr	r3, [pc, #112]	; (8002b54 <HAL_SPI_MspInit+0x98>)
 8002ae4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ae6:	4a1b      	ldr	r2, [pc, #108]	; (8002b54 <HAL_SPI_MspInit+0x98>)
 8002ae8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002aec:	6453      	str	r3, [r2, #68]	; 0x44
 8002aee:	4b19      	ldr	r3, [pc, #100]	; (8002b54 <HAL_SPI_MspInit+0x98>)
 8002af0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002af2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002af6:	613b      	str	r3, [r7, #16]
 8002af8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002afa:	2300      	movs	r3, #0
 8002afc:	60fb      	str	r3, [r7, #12]
 8002afe:	4b15      	ldr	r3, [pc, #84]	; (8002b54 <HAL_SPI_MspInit+0x98>)
 8002b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b02:	4a14      	ldr	r2, [pc, #80]	; (8002b54 <HAL_SPI_MspInit+0x98>)
 8002b04:	f043 0301 	orr.w	r3, r3, #1
 8002b08:	6313      	str	r3, [r2, #48]	; 0x30
 8002b0a:	4b12      	ldr	r3, [pc, #72]	; (8002b54 <HAL_SPI_MspInit+0x98>)
 8002b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b0e:	f003 0301 	and.w	r3, r3, #1
 8002b12:	60fb      	str	r3, [r7, #12]
 8002b14:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002b16:	23e0      	movs	r3, #224	; 0xe0
 8002b18:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b1a:	2302      	movs	r3, #2
 8002b1c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b1e:	2300      	movs	r3, #0
 8002b20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b22:	2303      	movs	r3, #3
 8002b24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002b26:	2305      	movs	r3, #5
 8002b28:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b2a:	f107 0314 	add.w	r3, r7, #20
 8002b2e:	4619      	mov	r1, r3
 8002b30:	4809      	ldr	r0, [pc, #36]	; (8002b58 <HAL_SPI_MspInit+0x9c>)
 8002b32:	f000 fed9 	bl	80038e8 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8002b36:	2200      	movs	r2, #0
 8002b38:	2100      	movs	r1, #0
 8002b3a:	2023      	movs	r0, #35	; 0x23
 8002b3c:	f000 fe6d 	bl	800381a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8002b40:	2023      	movs	r0, #35	; 0x23
 8002b42:	f000 fe86 	bl	8003852 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002b46:	bf00      	nop
 8002b48:	3728      	adds	r7, #40	; 0x28
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bd80      	pop	{r7, pc}
 8002b4e:	bf00      	nop
 8002b50:	40013000 	.word	0x40013000
 8002b54:	40023800 	.word	0x40023800
 8002b58:	40020000 	.word	0x40020000

08002b5c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002b5c:	b480      	push	{r7}
 8002b5e:	b083      	sub	sp, #12
 8002b60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b62:	2300      	movs	r3, #0
 8002b64:	607b      	str	r3, [r7, #4]
 8002b66:	4b10      	ldr	r3, [pc, #64]	; (8002ba8 <HAL_MspInit+0x4c>)
 8002b68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b6a:	4a0f      	ldr	r2, [pc, #60]	; (8002ba8 <HAL_MspInit+0x4c>)
 8002b6c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b70:	6453      	str	r3, [r2, #68]	; 0x44
 8002b72:	4b0d      	ldr	r3, [pc, #52]	; (8002ba8 <HAL_MspInit+0x4c>)
 8002b74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b76:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b7a:	607b      	str	r3, [r7, #4]
 8002b7c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002b7e:	2300      	movs	r3, #0
 8002b80:	603b      	str	r3, [r7, #0]
 8002b82:	4b09      	ldr	r3, [pc, #36]	; (8002ba8 <HAL_MspInit+0x4c>)
 8002b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b86:	4a08      	ldr	r2, [pc, #32]	; (8002ba8 <HAL_MspInit+0x4c>)
 8002b88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b8c:	6413      	str	r3, [r2, #64]	; 0x40
 8002b8e:	4b06      	ldr	r3, [pc, #24]	; (8002ba8 <HAL_MspInit+0x4c>)
 8002b90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b96:	603b      	str	r3, [r7, #0]
 8002b98:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002b9a:	bf00      	nop
 8002b9c:	370c      	adds	r7, #12
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba4:	4770      	bx	lr
 8002ba6:	bf00      	nop
 8002ba8:	40023800 	.word	0x40023800

08002bac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002bac:	b480      	push	{r7}
 8002bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002bb0:	e7fe      	b.n	8002bb0 <NMI_Handler+0x4>

08002bb2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002bb2:	b480      	push	{r7}
 8002bb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002bb6:	e7fe      	b.n	8002bb6 <HardFault_Handler+0x4>

08002bb8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002bbc:	e7fe      	b.n	8002bbc <MemManage_Handler+0x4>

08002bbe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002bbe:	b480      	push	{r7}
 8002bc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002bc2:	e7fe      	b.n	8002bc2 <BusFault_Handler+0x4>

08002bc4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002bc8:	e7fe      	b.n	8002bc8 <UsageFault_Handler+0x4>

08002bca <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002bca:	b480      	push	{r7}
 8002bcc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002bce:	bf00      	nop
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd6:	4770      	bx	lr

08002bd8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002bd8:	b480      	push	{r7}
 8002bda:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002bdc:	bf00      	nop
 8002bde:	46bd      	mov	sp, r7
 8002be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be4:	4770      	bx	lr

08002be6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002be6:	b480      	push	{r7}
 8002be8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002bea:	bf00      	nop
 8002bec:	46bd      	mov	sp, r7
 8002bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf2:	4770      	bx	lr

08002bf4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002bf8:	f000 fccc 	bl	8003594 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002bfc:	bf00      	nop
 8002bfe:	bd80      	pop	{r7, pc}

08002c00 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8002c04:	4802      	ldr	r0, [pc, #8]	; (8002c10 <SPI1_IRQHandler+0x10>)
 8002c06:	f002 fb95 	bl	8005334 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8002c0a:	bf00      	nop
 8002c0c:	bd80      	pop	{r7, pc}
 8002c0e:	bf00      	nop
 8002c10:	2000075c 	.word	0x2000075c

08002c14 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002c14:	b480      	push	{r7}
 8002c16:	af00      	add	r7, sp, #0
	return 1;
 8002c18:	2301      	movs	r3, #1
}
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c22:	4770      	bx	lr

08002c24 <_kill>:

int _kill(int pid, int sig)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b082      	sub	sp, #8
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
 8002c2c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002c2e:	f003 f88d 	bl	8005d4c <__errno>
 8002c32:	4603      	mov	r3, r0
 8002c34:	2216      	movs	r2, #22
 8002c36:	601a      	str	r2, [r3, #0]
	return -1;
 8002c38:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	3708      	adds	r7, #8
 8002c40:	46bd      	mov	sp, r7
 8002c42:	bd80      	pop	{r7, pc}

08002c44 <_exit>:

void _exit (int status)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b082      	sub	sp, #8
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002c4c:	f04f 31ff 	mov.w	r1, #4294967295
 8002c50:	6878      	ldr	r0, [r7, #4]
 8002c52:	f7ff ffe7 	bl	8002c24 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002c56:	e7fe      	b.n	8002c56 <_exit+0x12>

08002c58 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b086      	sub	sp, #24
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	60f8      	str	r0, [r7, #12]
 8002c60:	60b9      	str	r1, [r7, #8]
 8002c62:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c64:	2300      	movs	r3, #0
 8002c66:	617b      	str	r3, [r7, #20]
 8002c68:	e00a      	b.n	8002c80 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002c6a:	f3af 8000 	nop.w
 8002c6e:	4601      	mov	r1, r0
 8002c70:	68bb      	ldr	r3, [r7, #8]
 8002c72:	1c5a      	adds	r2, r3, #1
 8002c74:	60ba      	str	r2, [r7, #8]
 8002c76:	b2ca      	uxtb	r2, r1
 8002c78:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c7a:	697b      	ldr	r3, [r7, #20]
 8002c7c:	3301      	adds	r3, #1
 8002c7e:	617b      	str	r3, [r7, #20]
 8002c80:	697a      	ldr	r2, [r7, #20]
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	429a      	cmp	r2, r3
 8002c86:	dbf0      	blt.n	8002c6a <_read+0x12>
	}

return len;
 8002c88:	687b      	ldr	r3, [r7, #4]
}
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	3718      	adds	r7, #24
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bd80      	pop	{r7, pc}

08002c92 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002c92:	b580      	push	{r7, lr}
 8002c94:	b086      	sub	sp, #24
 8002c96:	af00      	add	r7, sp, #0
 8002c98:	60f8      	str	r0, [r7, #12]
 8002c9a:	60b9      	str	r1, [r7, #8]
 8002c9c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	617b      	str	r3, [r7, #20]
 8002ca2:	e009      	b.n	8002cb8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002ca4:	68bb      	ldr	r3, [r7, #8]
 8002ca6:	1c5a      	adds	r2, r3, #1
 8002ca8:	60ba      	str	r2, [r7, #8]
 8002caa:	781b      	ldrb	r3, [r3, #0]
 8002cac:	4618      	mov	r0, r3
 8002cae:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cb2:	697b      	ldr	r3, [r7, #20]
 8002cb4:	3301      	adds	r3, #1
 8002cb6:	617b      	str	r3, [r7, #20]
 8002cb8:	697a      	ldr	r2, [r7, #20]
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	429a      	cmp	r2, r3
 8002cbe:	dbf1      	blt.n	8002ca4 <_write+0x12>
	}
	return len;
 8002cc0:	687b      	ldr	r3, [r7, #4]
}
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	3718      	adds	r7, #24
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bd80      	pop	{r7, pc}

08002cca <_close>:

int _close(int file)
{
 8002cca:	b480      	push	{r7}
 8002ccc:	b083      	sub	sp, #12
 8002cce:	af00      	add	r7, sp, #0
 8002cd0:	6078      	str	r0, [r7, #4]
	return -1;
 8002cd2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	370c      	adds	r7, #12
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce0:	4770      	bx	lr

08002ce2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002ce2:	b480      	push	{r7}
 8002ce4:	b083      	sub	sp, #12
 8002ce6:	af00      	add	r7, sp, #0
 8002ce8:	6078      	str	r0, [r7, #4]
 8002cea:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002cec:	683b      	ldr	r3, [r7, #0]
 8002cee:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002cf2:	605a      	str	r2, [r3, #4]
	return 0;
 8002cf4:	2300      	movs	r3, #0
}
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	370c      	adds	r7, #12
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d00:	4770      	bx	lr

08002d02 <_isatty>:

int _isatty(int file)
{
 8002d02:	b480      	push	{r7}
 8002d04:	b083      	sub	sp, #12
 8002d06:	af00      	add	r7, sp, #0
 8002d08:	6078      	str	r0, [r7, #4]
	return 1;
 8002d0a:	2301      	movs	r3, #1
}
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	370c      	adds	r7, #12
 8002d10:	46bd      	mov	sp, r7
 8002d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d16:	4770      	bx	lr

08002d18 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	b085      	sub	sp, #20
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	60f8      	str	r0, [r7, #12]
 8002d20:	60b9      	str	r1, [r7, #8]
 8002d22:	607a      	str	r2, [r7, #4]
	return 0;
 8002d24:	2300      	movs	r3, #0
}
 8002d26:	4618      	mov	r0, r3
 8002d28:	3714      	adds	r7, #20
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d30:	4770      	bx	lr
	...

08002d34 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b086      	sub	sp, #24
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002d3c:	4a14      	ldr	r2, [pc, #80]	; (8002d90 <_sbrk+0x5c>)
 8002d3e:	4b15      	ldr	r3, [pc, #84]	; (8002d94 <_sbrk+0x60>)
 8002d40:	1ad3      	subs	r3, r2, r3
 8002d42:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002d44:	697b      	ldr	r3, [r7, #20]
 8002d46:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002d48:	4b13      	ldr	r3, [pc, #76]	; (8002d98 <_sbrk+0x64>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d102      	bne.n	8002d56 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002d50:	4b11      	ldr	r3, [pc, #68]	; (8002d98 <_sbrk+0x64>)
 8002d52:	4a12      	ldr	r2, [pc, #72]	; (8002d9c <_sbrk+0x68>)
 8002d54:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002d56:	4b10      	ldr	r3, [pc, #64]	; (8002d98 <_sbrk+0x64>)
 8002d58:	681a      	ldr	r2, [r3, #0]
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	4413      	add	r3, r2
 8002d5e:	693a      	ldr	r2, [r7, #16]
 8002d60:	429a      	cmp	r2, r3
 8002d62:	d207      	bcs.n	8002d74 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002d64:	f002 fff2 	bl	8005d4c <__errno>
 8002d68:	4603      	mov	r3, r0
 8002d6a:	220c      	movs	r2, #12
 8002d6c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002d6e:	f04f 33ff 	mov.w	r3, #4294967295
 8002d72:	e009      	b.n	8002d88 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002d74:	4b08      	ldr	r3, [pc, #32]	; (8002d98 <_sbrk+0x64>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002d7a:	4b07      	ldr	r3, [pc, #28]	; (8002d98 <_sbrk+0x64>)
 8002d7c:	681a      	ldr	r2, [r3, #0]
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	4413      	add	r3, r2
 8002d82:	4a05      	ldr	r2, [pc, #20]	; (8002d98 <_sbrk+0x64>)
 8002d84:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002d86:	68fb      	ldr	r3, [r7, #12]
}
 8002d88:	4618      	mov	r0, r3
 8002d8a:	3718      	adds	r7, #24
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	bd80      	pop	{r7, pc}
 8002d90:	20020000 	.word	0x20020000
 8002d94:	00000400 	.word	0x00000400
 8002d98:	200006a4 	.word	0x200006a4
 8002d9c:	20000810 	.word	0x20000810

08002da0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002da0:	b480      	push	{r7}
 8002da2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002da4:	4b06      	ldr	r3, [pc, #24]	; (8002dc0 <SystemInit+0x20>)
 8002da6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002daa:	4a05      	ldr	r2, [pc, #20]	; (8002dc0 <SystemInit+0x20>)
 8002dac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002db0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002db4:	bf00      	nop
 8002db6:	46bd      	mov	sp, r7
 8002db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbc:	4770      	bx	lr
 8002dbe:	bf00      	nop
 8002dc0:	e000ed00 	.word	0xe000ed00
 8002dc4:	00000000 	.word	0x00000000

08002dc8 <dw_main>:
 * @param  none
 *
 * @return none
 */
int dw_main(void)
{
 8002dc8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002dcc:	b094      	sub	sp, #80	; 0x50
 8002dce:	af00      	add	r7, sp, #0
    /* Display application name on LCD. */
//    lcd_display_str(APP_NAME);
ssd1306_write(buff, Font_7x10);
 8002dd0:	4812      	ldr	r0, [pc, #72]	; (8002e1c <dw_main+0x54>)
 8002dd2:	4b13      	ldr	r3, [pc, #76]	; (8002e20 <dw_main+0x58>)
 8002dd4:	e893 0006 	ldmia.w	r3, {r1, r2}
 8002dd8:	f7ff fcc2 	bl	8002760 <ssd1306_write>
    /* Reset and initialise DW1000.
     * For initialisation, DW1000 clocks must be temporarily set to crystal speed. After initialisation SPI rate can be increased for optimum
     * performance. */
    reset_DW1000(); /* Target specific drive of RSTn line into DW1000 low for a period. */
 8002ddc:	f7ff f976 	bl	80020cc <reset_DW1000>
    port_set_dw1000_slowrate();
 8002de0:	f7ff f9d0 	bl	8002184 <port_set_dw1000_slowrate>
    if (dwt_initialise(DWT_LOADUCODE) == DWT_ERROR)
 8002de4:	2001      	movs	r0, #1
 8002de6:	f7fe f909 	bl	8000ffc <dwt_initialise>
 8002dea:	4603      	mov	r3, r0
 8002dec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002df0:	d11e      	bne.n	8002e30 <dw_main+0x68>
    {
        HAL_UART_Transmit(&huart2, "INIT FAILED\n", 12, 100);
 8002df2:	2364      	movs	r3, #100	; 0x64
 8002df4:	220c      	movs	r2, #12
 8002df6:	490b      	ldr	r1, [pc, #44]	; (8002e24 <dw_main+0x5c>)
 8002df8:	480b      	ldr	r0, [pc, #44]	; (8002e28 <dw_main+0x60>)
 8002dfa:	f002 fcde 	bl	80057ba <HAL_UART_Transmit>
        SSD1306_GotoXY(0 ,10);SSD1306_InvertDisplay(1);
 8002dfe:	210a      	movs	r1, #10
 8002e00:	2000      	movs	r0, #0
 8002e02:	f7ff fb6d 	bl	80024e0 <SSD1306_GotoXY>
 8002e06:	2001      	movs	r0, #1
 8002e08:	f7ff f9ea 	bl	80021e0 <SSD1306_InvertDisplay>
        ssd1306_write("Init Failed!!!", Font_7x10);
 8002e0c:	4807      	ldr	r0, [pc, #28]	; (8002e2c <dw_main+0x64>)
 8002e0e:	4b04      	ldr	r3, [pc, #16]	; (8002e20 <dw_main+0x58>)
 8002e10:	e893 0006 	ldmia.w	r3, {r1, r2}
 8002e14:	f7ff fca4 	bl	8002760 <ssd1306_write>
        while (1)
 8002e18:	e7fe      	b.n	8002e18 <dw_main+0x50>
 8002e1a:	bf00      	nop
 8002e1c:	20000018 	.word	0x20000018
 8002e20:	20000004 	.word	0x20000004
 8002e24:	0800a630 	.word	0x0800a630
 8002e28:	200007b4 	.word	0x200007b4
 8002e2c:	0800a640 	.word	0x0800a640
        { };
    }
    port_set_dw1000_fastrate();
 8002e30:	f7ff f9b4 	bl	800219c <port_set_dw1000_fastrate>

    /* Configure DW1000. See NOTE 7 below. */
    dwt_configure(&config);
 8002e34:	48c6      	ldr	r0, [pc, #792]	; (8003150 <dw_main+0x388>)
 8002e36:	f7fe fa37 	bl	80012a8 <dwt_configure>

    /* Apply default antenna delay value. See NOTE 1 below. */
    dwt_setrxantennadelay(RX_ANT_DLY);
 8002e3a:	f244 0092 	movw	r0, #16530	; 0x4092
 8002e3e:	f7fe fb9d 	bl	800157c <dwt_setrxantennadelay>
    dwt_settxantennadelay(TX_ANT_DLY);
 8002e42:	f244 0092 	movw	r0, #16530	; 0x4092
 8002e46:	f7fe fba9 	bl	800159c <dwt_settxantennadelay>

    /* Set preamble timeout for expected frames. See NOTE 6 below. */
    dwt_setpreambledetecttimeout(PRE_TIMEOUT);
 8002e4a:	2008      	movs	r0, #8
 8002e4c:	f7fe ffce 	bl	8001dec <dwt_setpreambledetecttimeout>

    /* Loop forever responding to ranging requests. */
    while (1)
    {

    	SSD1306_Clear ();
 8002e50:	f7ff fc01 	bl	8002656 <SSD1306_Clear>
    	SSD1306_GotoXY(0, 0);  ssd1306_write("Received :", Font_7x10);
 8002e54:	2100      	movs	r1, #0
 8002e56:	2000      	movs	r0, #0
 8002e58:	f7ff fb42 	bl	80024e0 <SSD1306_GotoXY>
 8002e5c:	48bd      	ldr	r0, [pc, #756]	; (8003154 <dw_main+0x38c>)
 8002e5e:	4bbe      	ldr	r3, [pc, #760]	; (8003158 <dw_main+0x390>)
 8002e60:	e893 0006 	ldmia.w	r3, {r1, r2}
 8002e64:	f7ff fc7c 	bl	8002760 <ssd1306_write>
    	SSD1306_GotoXY(0, 20);  ssd1306_write("Transmitted :", Font_7x10);
 8002e68:	2114      	movs	r1, #20
 8002e6a:	2000      	movs	r0, #0
 8002e6c:	f7ff fb38 	bl	80024e0 <SSD1306_GotoXY>
 8002e70:	48ba      	ldr	r0, [pc, #744]	; (800315c <dw_main+0x394>)
 8002e72:	4bb9      	ldr	r3, [pc, #740]	; (8003158 <dw_main+0x390>)
 8002e74:	e893 0006 	ldmia.w	r3, {r1, r2}
 8002e78:	f7ff fc72 	bl	8002760 <ssd1306_write>
        /* Clear reception timeout to start next ranging process. */
        dwt_setrxtimeout(1);
 8002e7c:	2001      	movs	r0, #1
 8002e7e:	f7fe ff75 	bl	8001d6c <dwt_setrxtimeout>

        /* Activate reception immediately. */
        dwt_rxenable(DWT_START_RX_IMMEDIATE);
 8002e82:	2000      	movs	r0, #0
 8002e84:	f7fe ff30 	bl	8001ce8 <dwt_rxenable>

        /* Poll for reception of a frame or error/timeout. See NOTE 8 below. */
        while (!((status_reg = dwt_read32bitreg(SYS_STATUS_ID)) & (SYS_STATUS_RXFCG | SYS_STATUS_ALL_RX_TO | SYS_STATUS_ALL_RX_ERR)))
 8002e88:	bf00      	nop
 8002e8a:	2100      	movs	r1, #0
 8002e8c:	200f      	movs	r0, #15
 8002e8e:	f7fe fcb6 	bl	80017fe <dwt_read32bitoffsetreg>
 8002e92:	4603      	mov	r3, r0
 8002e94:	4ab2      	ldr	r2, [pc, #712]	; (8003160 <dw_main+0x398>)
 8002e96:	6013      	str	r3, [r2, #0]
 8002e98:	4bb1      	ldr	r3, [pc, #708]	; (8003160 <dw_main+0x398>)
 8002e9a:	681a      	ldr	r2, [r3, #0]
 8002e9c:	4bb1      	ldr	r3, [pc, #708]	; (8003164 <dw_main+0x39c>)
 8002e9e:	4013      	ands	r3, r2
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d0f2      	beq.n	8002e8a <dw_main+0xc2>
        { };

        if (status_reg & SYS_STATUS_RXFCG)
 8002ea4:	4bae      	ldr	r3, [pc, #696]	; (8003160 <dw_main+0x398>)
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	f000 81cc 	beq.w	800324a <dw_main+0x482>
        {
            uint32 frame_len;

            /* Clear good RX frame event in the DW1000 status register. */
            dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_RXFCG);
 8002eb2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002eb6:	2100      	movs	r1, #0
 8002eb8:	200f      	movs	r0, #15
 8002eba:	f7fe fd26 	bl	800190a <dwt_write32bitoffsetreg>

            /* A frame has been received, read it into the local buffer. */
            frame_len = dwt_read32bitreg(RX_FINFO_ID) & RX_FINFO_RXFL_MASK_1023;
 8002ebe:	2100      	movs	r1, #0
 8002ec0:	2010      	movs	r0, #16
 8002ec2:	f7fe fc9c 	bl	80017fe <dwt_read32bitoffsetreg>
 8002ec6:	4603      	mov	r3, r0
 8002ec8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002ecc:	64fb      	str	r3, [r7, #76]	; 0x4c
            if (frame_len <= RX_BUFFER_LEN)
 8002ece:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002ed0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ed4:	d806      	bhi.n	8002ee4 <dw_main+0x11c>
            {
                dwt_readrxdata(rx_buffer, frame_len, 0);
 8002ed6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002ed8:	b29b      	uxth	r3, r3
 8002eda:	2200      	movs	r2, #0
 8002edc:	4619      	mov	r1, r3
 8002ede:	48a2      	ldr	r0, [pc, #648]	; (8003168 <dw_main+0x3a0>)
 8002ee0:	f7fe fbaa 	bl	8001638 <dwt_readrxdata>
            }
            SSD1306_GotoXY(0, 10); ssd1306_write(rx_buffer, Font_7x10);
 8002ee4:	210a      	movs	r1, #10
 8002ee6:	2000      	movs	r0, #0
 8002ee8:	f7ff fafa 	bl	80024e0 <SSD1306_GotoXY>
 8002eec:	489e      	ldr	r0, [pc, #632]	; (8003168 <dw_main+0x3a0>)
 8002eee:	4b9a      	ldr	r3, [pc, #616]	; (8003158 <dw_main+0x390>)
 8002ef0:	e893 0006 	ldmia.w	r3, {r1, r2}
 8002ef4:	f7ff fc34 	bl	8002760 <ssd1306_write>
            HAL_UART_Transmit(&huart2, rx_buffer, sizeof(rx_buffer), 100);
 8002ef8:	2364      	movs	r3, #100	; 0x64
 8002efa:	2218      	movs	r2, #24
 8002efc:	499a      	ldr	r1, [pc, #616]	; (8003168 <dw_main+0x3a0>)
 8002efe:	489b      	ldr	r0, [pc, #620]	; (800316c <dw_main+0x3a4>)
 8002f00:	f002 fc5b 	bl	80057ba <HAL_UART_Transmit>
            /* Check that the frame is a poll sent by "DS TWR initiator" example.
             * As the sequence number field of the frame is not relevant, it is cleared to simplify the validation of the frame. */
            rx_buffer[ALL_MSG_SN_IDX] = 0;
 8002f04:	4b98      	ldr	r3, [pc, #608]	; (8003168 <dw_main+0x3a0>)
 8002f06:	2200      	movs	r2, #0
 8002f08:	709a      	strb	r2, [r3, #2]
            if (memcmp(rx_buffer, rx_poll_msg, ALL_MSG_COMMON_LEN) == 0)
 8002f0a:	220a      	movs	r2, #10
 8002f0c:	4998      	ldr	r1, [pc, #608]	; (8003170 <dw_main+0x3a8>)
 8002f0e:	4896      	ldr	r0, [pc, #600]	; (8003168 <dw_main+0x3a0>)
 8002f10:	f002 ff46 	bl	8005da0 <memcmp>
 8002f14:	4603      	mov	r3, r0
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d19a      	bne.n	8002e50 <dw_main+0x88>
            {
                uint32 resp_tx_time;
                int ret;

                /* Retrieve poll reception timestamp. */
                poll_rx_ts = get_rx_timestamp_u64();
 8002f1a:	f000 f9ef 	bl	80032fc <get_rx_timestamp_u64>
 8002f1e:	4602      	mov	r2, r0
 8002f20:	460b      	mov	r3, r1
 8002f22:	4994      	ldr	r1, [pc, #592]	; (8003174 <dw_main+0x3ac>)
 8002f24:	e9c1 2300 	strd	r2, r3, [r1]

                /* Set send time for response. See NOTE 9 below. */
                resp_tx_time = (poll_rx_ts + (POLL_RX_TO_RESP_TX_DLY_UUS * UUS_TO_DWT_TIME)) >> 8;
 8002f28:	4b92      	ldr	r3, [pc, #584]	; (8003174 <dw_main+0x3ac>)
 8002f2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f2e:	4892      	ldr	r0, [pc, #584]	; (8003178 <dw_main+0x3b0>)
 8002f30:	f04f 0100 	mov.w	r1, #0
 8002f34:	1814      	adds	r4, r2, r0
 8002f36:	eb43 0501 	adc.w	r5, r3, r1
 8002f3a:	f04f 0200 	mov.w	r2, #0
 8002f3e:	f04f 0300 	mov.w	r3, #0
 8002f42:	0a22      	lsrs	r2, r4, #8
 8002f44:	ea42 6205 	orr.w	r2, r2, r5, lsl #24
 8002f48:	0a2b      	lsrs	r3, r5, #8
 8002f4a:	4613      	mov	r3, r2
 8002f4c:	64bb      	str	r3, [r7, #72]	; 0x48
                dwt_setdelayedtrxtime(resp_tx_time);
 8002f4e:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8002f50:	f7fe fe24 	bl	8001b9c <dwt_setdelayedtrxtime>

                /* Set expected delay and timeout for final message reception. See NOTE 4 and 5 below. */
                dwt_setrxaftertxdelay(RESP_TX_TO_FINAL_RX_DLY_UUS);
 8002f54:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002f58:	f7fe fd5e 	bl	8001a18 <dwt_setrxaftertxdelay>
                dwt_setrxtimeout(FINAL_RX_TIMEOUT_UUS);
 8002f5c:	f640 40e4 	movw	r0, #3300	; 0xce4
 8002f60:	f7fe ff04 	bl	8001d6c <dwt_setrxtimeout>

                /* Write and send the response message. See NOTE 10 below.*/
                tx_resp_msg[ALL_MSG_SN_IDX] = frame_seq_nb;
 8002f64:	4b85      	ldr	r3, [pc, #532]	; (800317c <dw_main+0x3b4>)
 8002f66:	781a      	ldrb	r2, [r3, #0]
 8002f68:	4b85      	ldr	r3, [pc, #532]	; (8003180 <dw_main+0x3b8>)
 8002f6a:	709a      	strb	r2, [r3, #2]
                dwt_writetxdata(sizeof(tx_resp_msg), tx_resp_msg, 0); /* Zero offset in TX buffer. */
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	4984      	ldr	r1, [pc, #528]	; (8003180 <dw_main+0x3b8>)
 8002f70:	200f      	movs	r0, #15
 8002f72:	f7fe fb22 	bl	80015ba <dwt_writetxdata>
                dwt_writetxfctrl(sizeof(tx_resp_msg), 0, 1); /* Zero offset in TX buffer, ranging. */
 8002f76:	2201      	movs	r2, #1
 8002f78:	2100      	movs	r1, #0
 8002f7a:	200f      	movs	r0, #15
 8002f7c:	f7fe fb3c 	bl	80015f8 <dwt_writetxfctrl>
                ret = dwt_starttx(DWT_START_TX_DELAYED | DWT_RESPONSE_EXPECTED);
 8002f80:	2003      	movs	r0, #3
 8002f82:	f7fe fe19 	bl	8001bb8 <dwt_starttx>
 8002f86:	6478      	str	r0, [r7, #68]	; 0x44
                HAL_UART_Transmit(&huart2, tx_resp_msg, sizeof(tx_resp_msg), 100);
 8002f88:	2364      	movs	r3, #100	; 0x64
 8002f8a:	220f      	movs	r2, #15
 8002f8c:	497c      	ldr	r1, [pc, #496]	; (8003180 <dw_main+0x3b8>)
 8002f8e:	4877      	ldr	r0, [pc, #476]	; (800316c <dw_main+0x3a4>)
 8002f90:	f002 fc13 	bl	80057ba <HAL_UART_Transmit>
                SSD1306_GotoXY(0, 30); ssd1306_write(rx_buffer, Font_7x10);
 8002f94:	211e      	movs	r1, #30
 8002f96:	2000      	movs	r0, #0
 8002f98:	f7ff faa2 	bl	80024e0 <SSD1306_GotoXY>
 8002f9c:	4872      	ldr	r0, [pc, #456]	; (8003168 <dw_main+0x3a0>)
 8002f9e:	4b6e      	ldr	r3, [pc, #440]	; (8003158 <dw_main+0x390>)
 8002fa0:	e893 0006 	ldmia.w	r3, {r1, r2}
 8002fa4:	f7ff fbdc 	bl	8002760 <ssd1306_write>
                /* If dwt_starttx() returns an error, abandon this ranging exchange and proceed to the next one. See NOTE 11 below. */
                if (ret == DWT_ERROR)
 8002fa8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002faa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fae:	f000 8154 	beq.w	800325a <dw_main+0x492>
                {
                    continue;
                }

                /* Poll for reception of expected "final" frame or error/timeout. See NOTE 8 below. */
                while (!((status_reg = dwt_read32bitreg(SYS_STATUS_ID)) & (SYS_STATUS_RXFCG | SYS_STATUS_ALL_RX_TO | SYS_STATUS_ALL_RX_ERR)))
 8002fb2:	bf00      	nop
 8002fb4:	2100      	movs	r1, #0
 8002fb6:	200f      	movs	r0, #15
 8002fb8:	f7fe fc21 	bl	80017fe <dwt_read32bitoffsetreg>
 8002fbc:	4603      	mov	r3, r0
 8002fbe:	4a68      	ldr	r2, [pc, #416]	; (8003160 <dw_main+0x398>)
 8002fc0:	6013      	str	r3, [r2, #0]
 8002fc2:	4b67      	ldr	r3, [pc, #412]	; (8003160 <dw_main+0x398>)
 8002fc4:	681a      	ldr	r2, [r3, #0]
 8002fc6:	4b67      	ldr	r3, [pc, #412]	; (8003164 <dw_main+0x39c>)
 8002fc8:	4013      	ands	r3, r2
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d0f2      	beq.n	8002fb4 <dw_main+0x1ec>
                { };

                /* Increment frame sequence number after transmission of the response message (modulo 256). */
                frame_seq_nb++;
 8002fce:	4b6b      	ldr	r3, [pc, #428]	; (800317c <dw_main+0x3b4>)
 8002fd0:	781b      	ldrb	r3, [r3, #0]
 8002fd2:	3301      	adds	r3, #1
 8002fd4:	b2da      	uxtb	r2, r3
 8002fd6:	4b69      	ldr	r3, [pc, #420]	; (800317c <dw_main+0x3b4>)
 8002fd8:	701a      	strb	r2, [r3, #0]

                if (status_reg & SYS_STATUS_RXFCG)
 8002fda:	4b61      	ldr	r3, [pc, #388]	; (8003160 <dw_main+0x398>)
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	f000 8129 	beq.w	800323a <dw_main+0x472>
                {
                    /* Clear good RX frame event and TX frame sent in the DW1000 status register. */
                    dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_RXFCG | SYS_STATUS_TXFRS);
 8002fe8:	f44f 4281 	mov.w	r2, #16512	; 0x4080
 8002fec:	2100      	movs	r1, #0
 8002fee:	200f      	movs	r0, #15
 8002ff0:	f7fe fc8b 	bl	800190a <dwt_write32bitoffsetreg>

                    /* A frame has been received, read it into the local buffer. */
                    frame_len = dwt_read32bitreg(RX_FINFO_ID) & RX_FINFO_RXFLEN_MASK;
 8002ff4:	2100      	movs	r1, #0
 8002ff6:	2010      	movs	r0, #16
 8002ff8:	f7fe fc01 	bl	80017fe <dwt_read32bitoffsetreg>
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003002:	64fb      	str	r3, [r7, #76]	; 0x4c
                    if (frame_len <= RX_BUF_LEN)
 8003004:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003006:	2b18      	cmp	r3, #24
 8003008:	d806      	bhi.n	8003018 <dw_main+0x250>
                    {
                        dwt_readrxdata(rx_buffer, frame_len, 0);
 800300a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800300c:	b29b      	uxth	r3, r3
 800300e:	2200      	movs	r2, #0
 8003010:	4619      	mov	r1, r3
 8003012:	4855      	ldr	r0, [pc, #340]	; (8003168 <dw_main+0x3a0>)
 8003014:	f7fe fb10 	bl	8001638 <dwt_readrxdata>
                    }
                    HAL_UART_Transmit(&huart2, rx_buffer, sizeof(rx_buffer), 100);
 8003018:	2364      	movs	r3, #100	; 0x64
 800301a:	2218      	movs	r2, #24
 800301c:	4952      	ldr	r1, [pc, #328]	; (8003168 <dw_main+0x3a0>)
 800301e:	4853      	ldr	r0, [pc, #332]	; (800316c <dw_main+0x3a4>)
 8003020:	f002 fbcb 	bl	80057ba <HAL_UART_Transmit>
                    SSD1306_GotoXY(0, 50); ssd1306_write(rx_buffer, Font_7x10);
 8003024:	2132      	movs	r1, #50	; 0x32
 8003026:	2000      	movs	r0, #0
 8003028:	f7ff fa5a 	bl	80024e0 <SSD1306_GotoXY>
 800302c:	484e      	ldr	r0, [pc, #312]	; (8003168 <dw_main+0x3a0>)
 800302e:	4b4a      	ldr	r3, [pc, #296]	; (8003158 <dw_main+0x390>)
 8003030:	e893 0006 	ldmia.w	r3, {r1, r2}
 8003034:	f7ff fb94 	bl	8002760 <ssd1306_write>
                    /* Check that the frame is a final message sent by "DS TWR initiator" example.
                     * As the sequence number field of the frame is not used in this example, it can be zeroed to ease the validation of the frame. */
                    rx_buffer[ALL_MSG_SN_IDX] = 0;
 8003038:	4b4b      	ldr	r3, [pc, #300]	; (8003168 <dw_main+0x3a0>)
 800303a:	2200      	movs	r2, #0
 800303c:	709a      	strb	r2, [r3, #2]
                    if (memcmp(rx_buffer, rx_final_msg, ALL_MSG_COMMON_LEN) == 0)
 800303e:	220a      	movs	r2, #10
 8003040:	4950      	ldr	r1, [pc, #320]	; (8003184 <dw_main+0x3bc>)
 8003042:	4849      	ldr	r0, [pc, #292]	; (8003168 <dw_main+0x3a0>)
 8003044:	f002 feac 	bl	8005da0 <memcmp>
 8003048:	4603      	mov	r3, r0
 800304a:	2b00      	cmp	r3, #0
 800304c:	f47f af00 	bne.w	8002e50 <dw_main+0x88>
                        uint32 poll_rx_ts_32, resp_tx_ts_32, final_rx_ts_32;
                        double Ra, Rb, Da, Db;
                        int64 tof_dtu;

                        /* Retrieve response transmission and final reception timestamps. */
                        resp_tx_ts = get_tx_timestamp_u64();
 8003050:	f000 f91c 	bl	800328c <get_tx_timestamp_u64>
 8003054:	4602      	mov	r2, r0
 8003056:	460b      	mov	r3, r1
 8003058:	494b      	ldr	r1, [pc, #300]	; (8003188 <dw_main+0x3c0>)
 800305a:	e9c1 2300 	strd	r2, r3, [r1]
                        final_rx_ts = get_rx_timestamp_u64();
 800305e:	f000 f94d 	bl	80032fc <get_rx_timestamp_u64>
 8003062:	4602      	mov	r2, r0
 8003064:	460b      	mov	r3, r1
 8003066:	4949      	ldr	r1, [pc, #292]	; (800318c <dw_main+0x3c4>)
 8003068:	e9c1 2300 	strd	r2, r3, [r1]

                        /* Get timestamps embedded in the final message. */
                        final_msg_get_ts(&rx_buffer[FINAL_MSG_POLL_TX_TS_IDX], &poll_tx_ts);
 800306c:	f107 030c 	add.w	r3, r7, #12
 8003070:	4619      	mov	r1, r3
 8003072:	4847      	ldr	r0, [pc, #284]	; (8003190 <dw_main+0x3c8>)
 8003074:	f000 f97a 	bl	800336c <final_msg_get_ts>
                        final_msg_get_ts(&rx_buffer[FINAL_MSG_RESP_RX_TS_IDX], &resp_rx_ts);
 8003078:	f107 0308 	add.w	r3, r7, #8
 800307c:	4619      	mov	r1, r3
 800307e:	4845      	ldr	r0, [pc, #276]	; (8003194 <dw_main+0x3cc>)
 8003080:	f000 f974 	bl	800336c <final_msg_get_ts>
                        final_msg_get_ts(&rx_buffer[FINAL_MSG_FINAL_TX_TS_IDX], &final_tx_ts);
 8003084:	1d3b      	adds	r3, r7, #4
 8003086:	4619      	mov	r1, r3
 8003088:	4843      	ldr	r0, [pc, #268]	; (8003198 <dw_main+0x3d0>)
 800308a:	f000 f96f 	bl	800336c <final_msg_get_ts>

                        /* Compute time of flight. 32-bit subtractions give correct answers even if clock has wrapped. See NOTE 12 below. */
                        poll_rx_ts_32 = (uint32)poll_rx_ts;
 800308e:	4b39      	ldr	r3, [pc, #228]	; (8003174 <dw_main+0x3ac>)
 8003090:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003094:	4613      	mov	r3, r2
 8003096:	643b      	str	r3, [r7, #64]	; 0x40
                        resp_tx_ts_32 = (uint32)resp_tx_ts;
 8003098:	4b3b      	ldr	r3, [pc, #236]	; (8003188 <dw_main+0x3c0>)
 800309a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800309e:	4613      	mov	r3, r2
 80030a0:	63fb      	str	r3, [r7, #60]	; 0x3c
                        final_rx_ts_32 = (uint32)final_rx_ts;
 80030a2:	4b3a      	ldr	r3, [pc, #232]	; (800318c <dw_main+0x3c4>)
 80030a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030a8:	4613      	mov	r3, r2
 80030aa:	63bb      	str	r3, [r7, #56]	; 0x38
                        Ra = (double)(resp_rx_ts - poll_tx_ts);
 80030ac:	68ba      	ldr	r2, [r7, #8]
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	1ad3      	subs	r3, r2, r3
 80030b2:	4618      	mov	r0, r3
 80030b4:	f7fd fa2e 	bl	8000514 <__aeabi_ui2d>
 80030b8:	4602      	mov	r2, r0
 80030ba:	460b      	mov	r3, r1
 80030bc:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
                        Rb = (double)(final_rx_ts_32 - resp_tx_ts_32);
 80030c0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80030c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80030c4:	1ad3      	subs	r3, r2, r3
 80030c6:	4618      	mov	r0, r3
 80030c8:	f7fd fa24 	bl	8000514 <__aeabi_ui2d>
 80030cc:	4602      	mov	r2, r0
 80030ce:	460b      	mov	r3, r1
 80030d0:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
                        Da = (double)(final_tx_ts - resp_rx_ts);
 80030d4:	687a      	ldr	r2, [r7, #4]
 80030d6:	68bb      	ldr	r3, [r7, #8]
 80030d8:	1ad3      	subs	r3, r2, r3
 80030da:	4618      	mov	r0, r3
 80030dc:	f7fd fa1a 	bl	8000514 <__aeabi_ui2d>
 80030e0:	4602      	mov	r2, r0
 80030e2:	460b      	mov	r3, r1
 80030e4:	e9c7 2308 	strd	r2, r3, [r7, #32]
                        Db = (double)(resp_tx_ts_32 - poll_rx_ts_32);
 80030e8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80030ea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80030ec:	1ad3      	subs	r3, r2, r3
 80030ee:	4618      	mov	r0, r3
 80030f0:	f7fd fa10 	bl	8000514 <__aeabi_ui2d>
 80030f4:	4602      	mov	r2, r0
 80030f6:	460b      	mov	r3, r1
 80030f8:	e9c7 2306 	strd	r2, r3, [r7, #24]
                        tof_dtu = (int64)((Ra * Rb - Da * Db) / (Ra + Rb + Da + Db));
 80030fc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003100:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8003104:	f7fd fa80 	bl	8000608 <__aeabi_dmul>
 8003108:	4602      	mov	r2, r0
 800310a:	460b      	mov	r3, r1
 800310c:	4690      	mov	r8, r2
 800310e:	4699      	mov	r9, r3
 8003110:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003114:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8003118:	f7fd fa76 	bl	8000608 <__aeabi_dmul>
 800311c:	4602      	mov	r2, r0
 800311e:	460b      	mov	r3, r1
 8003120:	4640      	mov	r0, r8
 8003122:	4649      	mov	r1, r9
 8003124:	f7fd f8b8 	bl	8000298 <__aeabi_dsub>
 8003128:	4602      	mov	r2, r0
 800312a:	460b      	mov	r3, r1
 800312c:	4690      	mov	r8, r2
 800312e:	4699      	mov	r9, r3
 8003130:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003134:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8003138:	f7fd f8b0 	bl	800029c <__adddf3>
 800313c:	4602      	mov	r2, r0
 800313e:	460b      	mov	r3, r1
 8003140:	4610      	mov	r0, r2
 8003142:	4619      	mov	r1, r3
 8003144:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003148:	f7fd f8a8 	bl	800029c <__adddf3>
 800314c:	4602      	mov	r2, r0
 800314e:	e025      	b.n	800319c <dw_main+0x3d4>
 8003150:	2000002c 	.word	0x2000002c
 8003154:	0800a650 	.word	0x0800a650
 8003158:	20000004 	.word	0x20000004
 800315c:	0800a65c 	.word	0x0800a65c
 8003160:	200006c4 	.word	0x200006c4
 8003164:	2427d000 	.word	0x2427d000
 8003168:	200006ac 	.word	0x200006ac
 800316c:	200007b4 	.word	0x200007b4
 8003170:	20000038 	.word	0x20000038
 8003174:	200006c8 	.word	0x200006c8
 8003178:	0abe0000 	.word	0x0abe0000
 800317c:	200006a8 	.word	0x200006a8
 8003180:	20000044 	.word	0x20000044
 8003184:	20000054 	.word	0x20000054
 8003188:	200006d0 	.word	0x200006d0
 800318c:	200006d8 	.word	0x200006d8
 8003190:	200006b6 	.word	0x200006b6
 8003194:	200006ba 	.word	0x200006ba
 8003198:	200006be 	.word	0x200006be
 800319c:	460b      	mov	r3, r1
 800319e:	4610      	mov	r0, r2
 80031a0:	4619      	mov	r1, r3
 80031a2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80031a6:	f7fd f879 	bl	800029c <__adddf3>
 80031aa:	4602      	mov	r2, r0
 80031ac:	460b      	mov	r3, r1
 80031ae:	4640      	mov	r0, r8
 80031b0:	4649      	mov	r1, r9
 80031b2:	f7fd fb53 	bl	800085c <__aeabi_ddiv>
 80031b6:	4602      	mov	r2, r0
 80031b8:	460b      	mov	r3, r1
 80031ba:	4610      	mov	r0, r2
 80031bc:	4619      	mov	r1, r3
 80031be:	f7fd fd83 	bl	8000cc8 <__aeabi_d2lz>
 80031c2:	4602      	mov	r2, r0
 80031c4:	460b      	mov	r3, r1
 80031c6:	e9c7 2304 	strd	r2, r3, [r7, #16]

                        tof = tof_dtu * DWT_TIME_UNITS;
 80031ca:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80031ce:	f7fd f9ed 	bl	80005ac <__aeabi_l2d>
 80031d2:	a32c      	add	r3, pc, #176	; (adr r3, 8003284 <dw_main+0x4bc>)
 80031d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031d8:	f7fd fa16 	bl	8000608 <__aeabi_dmul>
 80031dc:	4602      	mov	r2, r0
 80031de:	460b      	mov	r3, r1
 80031e0:	4921      	ldr	r1, [pc, #132]	; (8003268 <dw_main+0x4a0>)
 80031e2:	e9c1 2300 	strd	r2, r3, [r1]
                        distance = tof * SPEED_OF_LIGHT;
 80031e6:	4b20      	ldr	r3, [pc, #128]	; (8003268 <dw_main+0x4a0>)
 80031e8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80031ec:	a31c      	add	r3, pc, #112	; (adr r3, 8003260 <dw_main+0x498>)
 80031ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031f2:	f7fd fa09 	bl	8000608 <__aeabi_dmul>
 80031f6:	4602      	mov	r2, r0
 80031f8:	460b      	mov	r3, r1
 80031fa:	491c      	ldr	r1, [pc, #112]	; (800326c <dw_main+0x4a4>)
 80031fc:	e9c1 2300 	strd	r2, r3, [r1]

                        /* Display computed distance on LCD. */
                        sprintf(dist_str, "DIST: %3.2f m", distance);
 8003200:	4b1a      	ldr	r3, [pc, #104]	; (800326c <dw_main+0x4a4>)
 8003202:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003206:	491a      	ldr	r1, [pc, #104]	; (8003270 <dw_main+0x4a8>)
 8003208:	481a      	ldr	r0, [pc, #104]	; (8003274 <dw_main+0x4ac>)
 800320a:	f003 fc5f 	bl	8006acc <siprintf>
//                        lcd_display_str(dist_str);
                        HAL_UART_Transmit(&huart2, dist_str, sizeof(dist_str), 100);
 800320e:	2364      	movs	r3, #100	; 0x64
 8003210:	2210      	movs	r2, #16
 8003212:	4918      	ldr	r1, [pc, #96]	; (8003274 <dw_main+0x4ac>)
 8003214:	4818      	ldr	r0, [pc, #96]	; (8003278 <dw_main+0x4b0>)
 8003216:	f002 fad0 	bl	80057ba <HAL_UART_Transmit>
                        SSD1306_Clear(); SSD1306_InvertDisplay(0);
 800321a:	f7ff fa1c 	bl	8002656 <SSD1306_Clear>
 800321e:	2000      	movs	r0, #0
 8003220:	f7fe ffde 	bl	80021e0 <SSD1306_InvertDisplay>
                        SSD1306_GotoXY(0, 20); ssd1306_write(dist_str, Font_11x18);
 8003224:	2114      	movs	r1, #20
 8003226:	2000      	movs	r0, #0
 8003228:	f7ff f95a 	bl	80024e0 <SSD1306_GotoXY>
 800322c:	4811      	ldr	r0, [pc, #68]	; (8003274 <dw_main+0x4ac>)
 800322e:	4b13      	ldr	r3, [pc, #76]	; (800327c <dw_main+0x4b4>)
 8003230:	e893 0006 	ldmia.w	r3, {r1, r2}
 8003234:	f7ff fa94 	bl	8002760 <ssd1306_write>
 8003238:	e60a      	b.n	8002e50 <dw_main+0x88>
                    }
                }
                else
                {
                    /* Clear RX error/timeout events in the DW1000 status register. */
                    dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_ALL_RX_TO | SYS_STATUS_ALL_RX_ERR);
 800323a:	4a11      	ldr	r2, [pc, #68]	; (8003280 <dw_main+0x4b8>)
 800323c:	2100      	movs	r1, #0
 800323e:	200f      	movs	r0, #15
 8003240:	f7fe fb63 	bl	800190a <dwt_write32bitoffsetreg>

                    /* Reset RX to properly reinitialise LDE operation. */
                    dwt_rxreset();
 8003244:	f7fe fde1 	bl	8001e0a <dwt_rxreset>
 8003248:	e602      	b.n	8002e50 <dw_main+0x88>
            }
        }
        else
        {
            /* Clear RX error/timeout events in the DW1000 status register. */
            dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_ALL_RX_TO | SYS_STATUS_ALL_RX_ERR);
 800324a:	4a0d      	ldr	r2, [pc, #52]	; (8003280 <dw_main+0x4b8>)
 800324c:	2100      	movs	r1, #0
 800324e:	200f      	movs	r0, #15
 8003250:	f7fe fb5b 	bl	800190a <dwt_write32bitoffsetreg>

            /* Reset RX to properly reinitialise LDE operation. */
            dwt_rxreset();
 8003254:	f7fe fdd9 	bl	8001e0a <dwt_rxreset>
 8003258:	e5fa      	b.n	8002e50 <dw_main+0x88>
                    continue;
 800325a:	bf00      	nop
    	SSD1306_Clear ();
 800325c:	e5f8      	b.n	8002e50 <dw_main+0x88>
 800325e:	bf00      	nop
 8003260:	13000000 	.word	0x13000000
 8003264:	41b1dd19 	.word	0x41b1dd19
 8003268:	200006e0 	.word	0x200006e0
 800326c:	200006e8 	.word	0x200006e8
 8003270:	0800a66c 	.word	0x0800a66c
 8003274:	200006f0 	.word	0x200006f0
 8003278:	200007b4 	.word	0x200007b4
 800327c:	2000000c 	.word	0x2000000c
 8003280:	24279000 	.word	0x24279000
 8003284:	3bce48fa 	.word	0x3bce48fa
 8003288:	3db13518 	.word	0x3db13518

0800328c <get_tx_timestamp_u64>:
 * @param  none
 *
 * @return  64-bit value of the read time-stamp.
 */
static uint64 get_tx_timestamp_u64(void)
{
 800328c:	b5b0      	push	{r4, r5, r7, lr}
 800328e:	b086      	sub	sp, #24
 8003290:	af00      	add	r7, sp, #0
    uint8 ts_tab[5];
    uint64 ts = 0;
 8003292:	f04f 0200 	mov.w	r2, #0
 8003296:	f04f 0300 	mov.w	r3, #0
 800329a:	e9c7 2304 	strd	r2, r3, [r7, #16]
    int i;
    dwt_readtxtimestamp(ts_tab);
 800329e:	1d3b      	adds	r3, r7, #4
 80032a0:	4618      	mov	r0, r3
 80032a2:	f7fe f9db 	bl	800165c <dwt_readtxtimestamp>
    for (i = 4; i >= 0; i--)
 80032a6:	2304      	movs	r3, #4
 80032a8:	60fb      	str	r3, [r7, #12]
 80032aa:	e01d      	b.n	80032e8 <get_tx_timestamp_u64+0x5c>
    {
        ts <<= 8;
 80032ac:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80032b0:	f04f 0200 	mov.w	r2, #0
 80032b4:	f04f 0300 	mov.w	r3, #0
 80032b8:	020b      	lsls	r3, r1, #8
 80032ba:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80032be:	0202      	lsls	r2, r0, #8
 80032c0:	e9c7 2304 	strd	r2, r3, [r7, #16]
        ts |= ts_tab[i];
 80032c4:	1d3a      	adds	r2, r7, #4
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	4413      	add	r3, r2
 80032ca:	781b      	ldrb	r3, [r3, #0]
 80032cc:	b2da      	uxtb	r2, r3
 80032ce:	f04f 0300 	mov.w	r3, #0
 80032d2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80032d6:	ea40 0402 	orr.w	r4, r0, r2
 80032da:	ea41 0503 	orr.w	r5, r1, r3
 80032de:	e9c7 4504 	strd	r4, r5, [r7, #16]
    for (i = 4; i >= 0; i--)
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	3b01      	subs	r3, #1
 80032e6:	60fb      	str	r3, [r7, #12]
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	dade      	bge.n	80032ac <get_tx_timestamp_u64+0x20>
    }
    return ts;
 80032ee:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
}
 80032f2:	4610      	mov	r0, r2
 80032f4:	4619      	mov	r1, r3
 80032f6:	3718      	adds	r7, #24
 80032f8:	46bd      	mov	sp, r7
 80032fa:	bdb0      	pop	{r4, r5, r7, pc}

080032fc <get_rx_timestamp_u64>:
 * @param  none
 *
 * @return  64-bit value of the read time-stamp.
 */
static uint64 get_rx_timestamp_u64(void)
{
 80032fc:	b5b0      	push	{r4, r5, r7, lr}
 80032fe:	b086      	sub	sp, #24
 8003300:	af00      	add	r7, sp, #0
    uint8 ts_tab[5];
    uint64 ts = 0;
 8003302:	f04f 0200 	mov.w	r2, #0
 8003306:	f04f 0300 	mov.w	r3, #0
 800330a:	e9c7 2304 	strd	r2, r3, [r7, #16]
    int i;
    dwt_readrxtimestamp(ts_tab);
 800330e:	1d3b      	adds	r3, r7, #4
 8003310:	4618      	mov	r0, r3
 8003312:	f7fe f9b1 	bl	8001678 <dwt_readrxtimestamp>
    for (i = 4; i >= 0; i--)
 8003316:	2304      	movs	r3, #4
 8003318:	60fb      	str	r3, [r7, #12]
 800331a:	e01d      	b.n	8003358 <get_rx_timestamp_u64+0x5c>
    {
        ts <<= 8;
 800331c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003320:	f04f 0200 	mov.w	r2, #0
 8003324:	f04f 0300 	mov.w	r3, #0
 8003328:	020b      	lsls	r3, r1, #8
 800332a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800332e:	0202      	lsls	r2, r0, #8
 8003330:	e9c7 2304 	strd	r2, r3, [r7, #16]
        ts |= ts_tab[i];
 8003334:	1d3a      	adds	r2, r7, #4
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	4413      	add	r3, r2
 800333a:	781b      	ldrb	r3, [r3, #0]
 800333c:	b2da      	uxtb	r2, r3
 800333e:	f04f 0300 	mov.w	r3, #0
 8003342:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003346:	ea40 0402 	orr.w	r4, r0, r2
 800334a:	ea41 0503 	orr.w	r5, r1, r3
 800334e:	e9c7 4504 	strd	r4, r5, [r7, #16]
    for (i = 4; i >= 0; i--)
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	3b01      	subs	r3, #1
 8003356:	60fb      	str	r3, [r7, #12]
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	2b00      	cmp	r3, #0
 800335c:	dade      	bge.n	800331c <get_rx_timestamp_u64+0x20>
    }
    return ts;
 800335e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
}
 8003362:	4610      	mov	r0, r2
 8003364:	4619      	mov	r1, r3
 8003366:	3718      	adds	r7, #24
 8003368:	46bd      	mov	sp, r7
 800336a:	bdb0      	pop	{r4, r5, r7, pc}

0800336c <final_msg_get_ts>:
 *         ts  timestamp value
 *
 * @return none
 */
static void final_msg_get_ts(const uint8 *ts_field, uint32 *ts)
{
 800336c:	b480      	push	{r7}
 800336e:	b085      	sub	sp, #20
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
 8003374:	6039      	str	r1, [r7, #0]
    int i;
    *ts = 0;
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	2200      	movs	r2, #0
 800337a:	601a      	str	r2, [r3, #0]
    for (i = 0; i < FINAL_MSG_TS_LEN; i++)
 800337c:	2300      	movs	r3, #0
 800337e:	60fb      	str	r3, [r7, #12]
 8003380:	e010      	b.n	80033a4 <final_msg_get_ts+0x38>
    {
        *ts += ts_field[i] << (i * 8);
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	68fa      	ldr	r2, [r7, #12]
 8003388:	6879      	ldr	r1, [r7, #4]
 800338a:	440a      	add	r2, r1
 800338c:	7812      	ldrb	r2, [r2, #0]
 800338e:	4611      	mov	r1, r2
 8003390:	68fa      	ldr	r2, [r7, #12]
 8003392:	00d2      	lsls	r2, r2, #3
 8003394:	fa01 f202 	lsl.w	r2, r1, r2
 8003398:	441a      	add	r2, r3
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	601a      	str	r2, [r3, #0]
    for (i = 0; i < FINAL_MSG_TS_LEN; i++)
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	3301      	adds	r3, #1
 80033a2:	60fb      	str	r3, [r7, #12]
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	2b03      	cmp	r3, #3
 80033a8:	ddeb      	ble.n	8003382 <final_msg_get_ts+0x16>
    }
}
 80033aa:	bf00      	nop
 80033ac:	bf00      	nop
 80033ae:	3714      	adds	r7, #20
 80033b0:	46bd      	mov	sp, r7
 80033b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b6:	4770      	bx	lr

080033b8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80033bc:	4b11      	ldr	r3, [pc, #68]	; (8003404 <MX_USART2_UART_Init+0x4c>)
 80033be:	4a12      	ldr	r2, [pc, #72]	; (8003408 <MX_USART2_UART_Init+0x50>)
 80033c0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80033c2:	4b10      	ldr	r3, [pc, #64]	; (8003404 <MX_USART2_UART_Init+0x4c>)
 80033c4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80033c8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80033ca:	4b0e      	ldr	r3, [pc, #56]	; (8003404 <MX_USART2_UART_Init+0x4c>)
 80033cc:	2200      	movs	r2, #0
 80033ce:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80033d0:	4b0c      	ldr	r3, [pc, #48]	; (8003404 <MX_USART2_UART_Init+0x4c>)
 80033d2:	2200      	movs	r2, #0
 80033d4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80033d6:	4b0b      	ldr	r3, [pc, #44]	; (8003404 <MX_USART2_UART_Init+0x4c>)
 80033d8:	2200      	movs	r2, #0
 80033da:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80033dc:	4b09      	ldr	r3, [pc, #36]	; (8003404 <MX_USART2_UART_Init+0x4c>)
 80033de:	220c      	movs	r2, #12
 80033e0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80033e2:	4b08      	ldr	r3, [pc, #32]	; (8003404 <MX_USART2_UART_Init+0x4c>)
 80033e4:	2200      	movs	r2, #0
 80033e6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80033e8:	4b06      	ldr	r3, [pc, #24]	; (8003404 <MX_USART2_UART_Init+0x4c>)
 80033ea:	2200      	movs	r2, #0
 80033ec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80033ee:	4805      	ldr	r0, [pc, #20]	; (8003404 <MX_USART2_UART_Init+0x4c>)
 80033f0:	f002 f996 	bl	8005720 <HAL_UART_Init>
 80033f4:	4603      	mov	r3, r0
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d001      	beq.n	80033fe <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80033fa:	f7ff fb23 	bl	8002a44 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80033fe:	bf00      	nop
 8003400:	bd80      	pop	{r7, pc}
 8003402:	bf00      	nop
 8003404:	200007b4 	.word	0x200007b4
 8003408:	40004400 	.word	0x40004400

0800340c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b08a      	sub	sp, #40	; 0x28
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003414:	f107 0314 	add.w	r3, r7, #20
 8003418:	2200      	movs	r2, #0
 800341a:	601a      	str	r2, [r3, #0]
 800341c:	605a      	str	r2, [r3, #4]
 800341e:	609a      	str	r2, [r3, #8]
 8003420:	60da      	str	r2, [r3, #12]
 8003422:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	4a19      	ldr	r2, [pc, #100]	; (8003490 <HAL_UART_MspInit+0x84>)
 800342a:	4293      	cmp	r3, r2
 800342c:	d12b      	bne.n	8003486 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800342e:	2300      	movs	r3, #0
 8003430:	613b      	str	r3, [r7, #16]
 8003432:	4b18      	ldr	r3, [pc, #96]	; (8003494 <HAL_UART_MspInit+0x88>)
 8003434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003436:	4a17      	ldr	r2, [pc, #92]	; (8003494 <HAL_UART_MspInit+0x88>)
 8003438:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800343c:	6413      	str	r3, [r2, #64]	; 0x40
 800343e:	4b15      	ldr	r3, [pc, #84]	; (8003494 <HAL_UART_MspInit+0x88>)
 8003440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003442:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003446:	613b      	str	r3, [r7, #16]
 8003448:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800344a:	2300      	movs	r3, #0
 800344c:	60fb      	str	r3, [r7, #12]
 800344e:	4b11      	ldr	r3, [pc, #68]	; (8003494 <HAL_UART_MspInit+0x88>)
 8003450:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003452:	4a10      	ldr	r2, [pc, #64]	; (8003494 <HAL_UART_MspInit+0x88>)
 8003454:	f043 0301 	orr.w	r3, r3, #1
 8003458:	6313      	str	r3, [r2, #48]	; 0x30
 800345a:	4b0e      	ldr	r3, [pc, #56]	; (8003494 <HAL_UART_MspInit+0x88>)
 800345c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800345e:	f003 0301 	and.w	r3, r3, #1
 8003462:	60fb      	str	r3, [r7, #12]
 8003464:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003466:	230c      	movs	r3, #12
 8003468:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800346a:	2302      	movs	r3, #2
 800346c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800346e:	2300      	movs	r3, #0
 8003470:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003472:	2303      	movs	r3, #3
 8003474:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003476:	2307      	movs	r3, #7
 8003478:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800347a:	f107 0314 	add.w	r3, r7, #20
 800347e:	4619      	mov	r1, r3
 8003480:	4805      	ldr	r0, [pc, #20]	; (8003498 <HAL_UART_MspInit+0x8c>)
 8003482:	f000 fa31 	bl	80038e8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8003486:	bf00      	nop
 8003488:	3728      	adds	r7, #40	; 0x28
 800348a:	46bd      	mov	sp, r7
 800348c:	bd80      	pop	{r7, pc}
 800348e:	bf00      	nop
 8003490:	40004400 	.word	0x40004400
 8003494:	40023800 	.word	0x40023800
 8003498:	40020000 	.word	0x40020000

0800349c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800349c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80034d4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80034a0:	480d      	ldr	r0, [pc, #52]	; (80034d8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80034a2:	490e      	ldr	r1, [pc, #56]	; (80034dc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80034a4:	4a0e      	ldr	r2, [pc, #56]	; (80034e0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80034a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80034a8:	e002      	b.n	80034b0 <LoopCopyDataInit>

080034aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80034aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80034ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80034ae:	3304      	adds	r3, #4

080034b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80034b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80034b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80034b4:	d3f9      	bcc.n	80034aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80034b6:	4a0b      	ldr	r2, [pc, #44]	; (80034e4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80034b8:	4c0b      	ldr	r4, [pc, #44]	; (80034e8 <LoopFillZerobss+0x26>)
  movs r3, #0
 80034ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80034bc:	e001      	b.n	80034c2 <LoopFillZerobss>

080034be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80034be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80034c0:	3204      	adds	r2, #4

080034c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80034c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80034c4:	d3fb      	bcc.n	80034be <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80034c6:	f7ff fc6b 	bl	8002da0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80034ca:	f002 fc45 	bl	8005d58 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80034ce:	f7ff fa45 	bl	800295c <main>
  bx  lr    
 80034d2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80034d4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80034d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80034dc:	20000248 	.word	0x20000248
  ldr r2, =_sidata
 80034e0:	0800c0d4 	.word	0x0800c0d4
  ldr r2, =_sbss
 80034e4:	20000248 	.word	0x20000248
  ldr r4, =_ebss
 80034e8:	2000080c 	.word	0x2000080c

080034ec <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80034ec:	e7fe      	b.n	80034ec <ADC_IRQHandler>
	...

080034f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80034f4:	4b0e      	ldr	r3, [pc, #56]	; (8003530 <HAL_Init+0x40>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4a0d      	ldr	r2, [pc, #52]	; (8003530 <HAL_Init+0x40>)
 80034fa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80034fe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003500:	4b0b      	ldr	r3, [pc, #44]	; (8003530 <HAL_Init+0x40>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	4a0a      	ldr	r2, [pc, #40]	; (8003530 <HAL_Init+0x40>)
 8003506:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800350a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800350c:	4b08      	ldr	r3, [pc, #32]	; (8003530 <HAL_Init+0x40>)
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	4a07      	ldr	r2, [pc, #28]	; (8003530 <HAL_Init+0x40>)
 8003512:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003516:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003518:	2003      	movs	r0, #3
 800351a:	f000 f973 	bl	8003804 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800351e:	200f      	movs	r0, #15
 8003520:	f000 f808 	bl	8003534 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003524:	f7ff fb1a 	bl	8002b5c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003528:	2300      	movs	r3, #0
}
 800352a:	4618      	mov	r0, r3
 800352c:	bd80      	pop	{r7, pc}
 800352e:	bf00      	nop
 8003530:	40023c00 	.word	0x40023c00

08003534 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b082      	sub	sp, #8
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800353c:	4b12      	ldr	r3, [pc, #72]	; (8003588 <HAL_InitTick+0x54>)
 800353e:	681a      	ldr	r2, [r3, #0]
 8003540:	4b12      	ldr	r3, [pc, #72]	; (800358c <HAL_InitTick+0x58>)
 8003542:	781b      	ldrb	r3, [r3, #0]
 8003544:	4619      	mov	r1, r3
 8003546:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800354a:	fbb3 f3f1 	udiv	r3, r3, r1
 800354e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003552:	4618      	mov	r0, r3
 8003554:	f000 f999 	bl	800388a <HAL_SYSTICK_Config>
 8003558:	4603      	mov	r3, r0
 800355a:	2b00      	cmp	r3, #0
 800355c:	d001      	beq.n	8003562 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800355e:	2301      	movs	r3, #1
 8003560:	e00e      	b.n	8003580 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	2b0f      	cmp	r3, #15
 8003566:	d80a      	bhi.n	800357e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003568:	2200      	movs	r2, #0
 800356a:	6879      	ldr	r1, [r7, #4]
 800356c:	f04f 30ff 	mov.w	r0, #4294967295
 8003570:	f000 f953 	bl	800381a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003574:	4a06      	ldr	r2, [pc, #24]	; (8003590 <HAL_InitTick+0x5c>)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800357a:	2300      	movs	r3, #0
 800357c:	e000      	b.n	8003580 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800357e:	2301      	movs	r3, #1
}
 8003580:	4618      	mov	r0, r3
 8003582:	3708      	adds	r7, #8
 8003584:	46bd      	mov	sp, r7
 8003586:	bd80      	pop	{r7, pc}
 8003588:	20000014 	.word	0x20000014
 800358c:	20000070 	.word	0x20000070
 8003590:	2000006c 	.word	0x2000006c

08003594 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003594:	b480      	push	{r7}
 8003596:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003598:	4b06      	ldr	r3, [pc, #24]	; (80035b4 <HAL_IncTick+0x20>)
 800359a:	781b      	ldrb	r3, [r3, #0]
 800359c:	461a      	mov	r2, r3
 800359e:	4b06      	ldr	r3, [pc, #24]	; (80035b8 <HAL_IncTick+0x24>)
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	4413      	add	r3, r2
 80035a4:	4a04      	ldr	r2, [pc, #16]	; (80035b8 <HAL_IncTick+0x24>)
 80035a6:	6013      	str	r3, [r2, #0]
}
 80035a8:	bf00      	nop
 80035aa:	46bd      	mov	sp, r7
 80035ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b0:	4770      	bx	lr
 80035b2:	bf00      	nop
 80035b4:	20000070 	.word	0x20000070
 80035b8:	200007f8 	.word	0x200007f8

080035bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80035bc:	b480      	push	{r7}
 80035be:	af00      	add	r7, sp, #0
  return uwTick;
 80035c0:	4b03      	ldr	r3, [pc, #12]	; (80035d0 <HAL_GetTick+0x14>)
 80035c2:	681b      	ldr	r3, [r3, #0]
}
 80035c4:	4618      	mov	r0, r3
 80035c6:	46bd      	mov	sp, r7
 80035c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035cc:	4770      	bx	lr
 80035ce:	bf00      	nop
 80035d0:	200007f8 	.word	0x200007f8

080035d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b084      	sub	sp, #16
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80035dc:	f7ff ffee 	bl	80035bc <HAL_GetTick>
 80035e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035ec:	d005      	beq.n	80035fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80035ee:	4b0a      	ldr	r3, [pc, #40]	; (8003618 <HAL_Delay+0x44>)
 80035f0:	781b      	ldrb	r3, [r3, #0]
 80035f2:	461a      	mov	r2, r3
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	4413      	add	r3, r2
 80035f8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80035fa:	bf00      	nop
 80035fc:	f7ff ffde 	bl	80035bc <HAL_GetTick>
 8003600:	4602      	mov	r2, r0
 8003602:	68bb      	ldr	r3, [r7, #8]
 8003604:	1ad3      	subs	r3, r2, r3
 8003606:	68fa      	ldr	r2, [r7, #12]
 8003608:	429a      	cmp	r2, r3
 800360a:	d8f7      	bhi.n	80035fc <HAL_Delay+0x28>
  {
  }
}
 800360c:	bf00      	nop
 800360e:	bf00      	nop
 8003610:	3710      	adds	r7, #16
 8003612:	46bd      	mov	sp, r7
 8003614:	bd80      	pop	{r7, pc}
 8003616:	bf00      	nop
 8003618:	20000070 	.word	0x20000070

0800361c <__NVIC_SetPriorityGrouping>:
{
 800361c:	b480      	push	{r7}
 800361e:	b085      	sub	sp, #20
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	f003 0307 	and.w	r3, r3, #7
 800362a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800362c:	4b0c      	ldr	r3, [pc, #48]	; (8003660 <__NVIC_SetPriorityGrouping+0x44>)
 800362e:	68db      	ldr	r3, [r3, #12]
 8003630:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003632:	68ba      	ldr	r2, [r7, #8]
 8003634:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003638:	4013      	ands	r3, r2
 800363a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003640:	68bb      	ldr	r3, [r7, #8]
 8003642:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003644:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003648:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800364c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800364e:	4a04      	ldr	r2, [pc, #16]	; (8003660 <__NVIC_SetPriorityGrouping+0x44>)
 8003650:	68bb      	ldr	r3, [r7, #8]
 8003652:	60d3      	str	r3, [r2, #12]
}
 8003654:	bf00      	nop
 8003656:	3714      	adds	r7, #20
 8003658:	46bd      	mov	sp, r7
 800365a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365e:	4770      	bx	lr
 8003660:	e000ed00 	.word	0xe000ed00

08003664 <__NVIC_GetPriorityGrouping>:
{
 8003664:	b480      	push	{r7}
 8003666:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003668:	4b04      	ldr	r3, [pc, #16]	; (800367c <__NVIC_GetPriorityGrouping+0x18>)
 800366a:	68db      	ldr	r3, [r3, #12]
 800366c:	0a1b      	lsrs	r3, r3, #8
 800366e:	f003 0307 	and.w	r3, r3, #7
}
 8003672:	4618      	mov	r0, r3
 8003674:	46bd      	mov	sp, r7
 8003676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367a:	4770      	bx	lr
 800367c:	e000ed00 	.word	0xe000ed00

08003680 <__NVIC_EnableIRQ>:
{
 8003680:	b480      	push	{r7}
 8003682:	b083      	sub	sp, #12
 8003684:	af00      	add	r7, sp, #0
 8003686:	4603      	mov	r3, r0
 8003688:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800368a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800368e:	2b00      	cmp	r3, #0
 8003690:	db0b      	blt.n	80036aa <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003692:	79fb      	ldrb	r3, [r7, #7]
 8003694:	f003 021f 	and.w	r2, r3, #31
 8003698:	4907      	ldr	r1, [pc, #28]	; (80036b8 <__NVIC_EnableIRQ+0x38>)
 800369a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800369e:	095b      	lsrs	r3, r3, #5
 80036a0:	2001      	movs	r0, #1
 80036a2:	fa00 f202 	lsl.w	r2, r0, r2
 80036a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80036aa:	bf00      	nop
 80036ac:	370c      	adds	r7, #12
 80036ae:	46bd      	mov	sp, r7
 80036b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b4:	4770      	bx	lr
 80036b6:	bf00      	nop
 80036b8:	e000e100 	.word	0xe000e100

080036bc <__NVIC_DisableIRQ>:
{
 80036bc:	b480      	push	{r7}
 80036be:	b083      	sub	sp, #12
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	4603      	mov	r3, r0
 80036c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	db12      	blt.n	80036f4 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80036ce:	79fb      	ldrb	r3, [r7, #7]
 80036d0:	f003 021f 	and.w	r2, r3, #31
 80036d4:	490a      	ldr	r1, [pc, #40]	; (8003700 <__NVIC_DisableIRQ+0x44>)
 80036d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036da:	095b      	lsrs	r3, r3, #5
 80036dc:	2001      	movs	r0, #1
 80036de:	fa00 f202 	lsl.w	r2, r0, r2
 80036e2:	3320      	adds	r3, #32
 80036e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80036e8:	f3bf 8f4f 	dsb	sy
}
 80036ec:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80036ee:	f3bf 8f6f 	isb	sy
}
 80036f2:	bf00      	nop
}
 80036f4:	bf00      	nop
 80036f6:	370c      	adds	r7, #12
 80036f8:	46bd      	mov	sp, r7
 80036fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fe:	4770      	bx	lr
 8003700:	e000e100 	.word	0xe000e100

08003704 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003704:	b480      	push	{r7}
 8003706:	b083      	sub	sp, #12
 8003708:	af00      	add	r7, sp, #0
 800370a:	4603      	mov	r3, r0
 800370c:	6039      	str	r1, [r7, #0]
 800370e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003710:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003714:	2b00      	cmp	r3, #0
 8003716:	db0a      	blt.n	800372e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	b2da      	uxtb	r2, r3
 800371c:	490c      	ldr	r1, [pc, #48]	; (8003750 <__NVIC_SetPriority+0x4c>)
 800371e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003722:	0112      	lsls	r2, r2, #4
 8003724:	b2d2      	uxtb	r2, r2
 8003726:	440b      	add	r3, r1
 8003728:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800372c:	e00a      	b.n	8003744 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	b2da      	uxtb	r2, r3
 8003732:	4908      	ldr	r1, [pc, #32]	; (8003754 <__NVIC_SetPriority+0x50>)
 8003734:	79fb      	ldrb	r3, [r7, #7]
 8003736:	f003 030f 	and.w	r3, r3, #15
 800373a:	3b04      	subs	r3, #4
 800373c:	0112      	lsls	r2, r2, #4
 800373e:	b2d2      	uxtb	r2, r2
 8003740:	440b      	add	r3, r1
 8003742:	761a      	strb	r2, [r3, #24]
}
 8003744:	bf00      	nop
 8003746:	370c      	adds	r7, #12
 8003748:	46bd      	mov	sp, r7
 800374a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374e:	4770      	bx	lr
 8003750:	e000e100 	.word	0xe000e100
 8003754:	e000ed00 	.word	0xe000ed00

08003758 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003758:	b480      	push	{r7}
 800375a:	b089      	sub	sp, #36	; 0x24
 800375c:	af00      	add	r7, sp, #0
 800375e:	60f8      	str	r0, [r7, #12]
 8003760:	60b9      	str	r1, [r7, #8]
 8003762:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	f003 0307 	and.w	r3, r3, #7
 800376a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800376c:	69fb      	ldr	r3, [r7, #28]
 800376e:	f1c3 0307 	rsb	r3, r3, #7
 8003772:	2b04      	cmp	r3, #4
 8003774:	bf28      	it	cs
 8003776:	2304      	movcs	r3, #4
 8003778:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800377a:	69fb      	ldr	r3, [r7, #28]
 800377c:	3304      	adds	r3, #4
 800377e:	2b06      	cmp	r3, #6
 8003780:	d902      	bls.n	8003788 <NVIC_EncodePriority+0x30>
 8003782:	69fb      	ldr	r3, [r7, #28]
 8003784:	3b03      	subs	r3, #3
 8003786:	e000      	b.n	800378a <NVIC_EncodePriority+0x32>
 8003788:	2300      	movs	r3, #0
 800378a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800378c:	f04f 32ff 	mov.w	r2, #4294967295
 8003790:	69bb      	ldr	r3, [r7, #24]
 8003792:	fa02 f303 	lsl.w	r3, r2, r3
 8003796:	43da      	mvns	r2, r3
 8003798:	68bb      	ldr	r3, [r7, #8]
 800379a:	401a      	ands	r2, r3
 800379c:	697b      	ldr	r3, [r7, #20]
 800379e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80037a0:	f04f 31ff 	mov.w	r1, #4294967295
 80037a4:	697b      	ldr	r3, [r7, #20]
 80037a6:	fa01 f303 	lsl.w	r3, r1, r3
 80037aa:	43d9      	mvns	r1, r3
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037b0:	4313      	orrs	r3, r2
         );
}
 80037b2:	4618      	mov	r0, r3
 80037b4:	3724      	adds	r7, #36	; 0x24
 80037b6:	46bd      	mov	sp, r7
 80037b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037bc:	4770      	bx	lr
	...

080037c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b082      	sub	sp, #8
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	3b01      	subs	r3, #1
 80037cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80037d0:	d301      	bcc.n	80037d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80037d2:	2301      	movs	r3, #1
 80037d4:	e00f      	b.n	80037f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80037d6:	4a0a      	ldr	r2, [pc, #40]	; (8003800 <SysTick_Config+0x40>)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	3b01      	subs	r3, #1
 80037dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80037de:	210f      	movs	r1, #15
 80037e0:	f04f 30ff 	mov.w	r0, #4294967295
 80037e4:	f7ff ff8e 	bl	8003704 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80037e8:	4b05      	ldr	r3, [pc, #20]	; (8003800 <SysTick_Config+0x40>)
 80037ea:	2200      	movs	r2, #0
 80037ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80037ee:	4b04      	ldr	r3, [pc, #16]	; (8003800 <SysTick_Config+0x40>)
 80037f0:	2207      	movs	r2, #7
 80037f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80037f4:	2300      	movs	r3, #0
}
 80037f6:	4618      	mov	r0, r3
 80037f8:	3708      	adds	r7, #8
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bd80      	pop	{r7, pc}
 80037fe:	bf00      	nop
 8003800:	e000e010 	.word	0xe000e010

08003804 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b082      	sub	sp, #8
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800380c:	6878      	ldr	r0, [r7, #4]
 800380e:	f7ff ff05 	bl	800361c <__NVIC_SetPriorityGrouping>
}
 8003812:	bf00      	nop
 8003814:	3708      	adds	r7, #8
 8003816:	46bd      	mov	sp, r7
 8003818:	bd80      	pop	{r7, pc}

0800381a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800381a:	b580      	push	{r7, lr}
 800381c:	b086      	sub	sp, #24
 800381e:	af00      	add	r7, sp, #0
 8003820:	4603      	mov	r3, r0
 8003822:	60b9      	str	r1, [r7, #8]
 8003824:	607a      	str	r2, [r7, #4]
 8003826:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003828:	2300      	movs	r3, #0
 800382a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800382c:	f7ff ff1a 	bl	8003664 <__NVIC_GetPriorityGrouping>
 8003830:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003832:	687a      	ldr	r2, [r7, #4]
 8003834:	68b9      	ldr	r1, [r7, #8]
 8003836:	6978      	ldr	r0, [r7, #20]
 8003838:	f7ff ff8e 	bl	8003758 <NVIC_EncodePriority>
 800383c:	4602      	mov	r2, r0
 800383e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003842:	4611      	mov	r1, r2
 8003844:	4618      	mov	r0, r3
 8003846:	f7ff ff5d 	bl	8003704 <__NVIC_SetPriority>
}
 800384a:	bf00      	nop
 800384c:	3718      	adds	r7, #24
 800384e:	46bd      	mov	sp, r7
 8003850:	bd80      	pop	{r7, pc}

08003852 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003852:	b580      	push	{r7, lr}
 8003854:	b082      	sub	sp, #8
 8003856:	af00      	add	r7, sp, #0
 8003858:	4603      	mov	r3, r0
 800385a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800385c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003860:	4618      	mov	r0, r3
 8003862:	f7ff ff0d 	bl	8003680 <__NVIC_EnableIRQ>
}
 8003866:	bf00      	nop
 8003868:	3708      	adds	r7, #8
 800386a:	46bd      	mov	sp, r7
 800386c:	bd80      	pop	{r7, pc}

0800386e <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800386e:	b580      	push	{r7, lr}
 8003870:	b082      	sub	sp, #8
 8003872:	af00      	add	r7, sp, #0
 8003874:	4603      	mov	r3, r0
 8003876:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003878:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800387c:	4618      	mov	r0, r3
 800387e:	f7ff ff1d 	bl	80036bc <__NVIC_DisableIRQ>
}
 8003882:	bf00      	nop
 8003884:	3708      	adds	r7, #8
 8003886:	46bd      	mov	sp, r7
 8003888:	bd80      	pop	{r7, pc}

0800388a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800388a:	b580      	push	{r7, lr}
 800388c:	b082      	sub	sp, #8
 800388e:	af00      	add	r7, sp, #0
 8003890:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003892:	6878      	ldr	r0, [r7, #4]
 8003894:	f7ff ff94 	bl	80037c0 <SysTick_Config>
 8003898:	4603      	mov	r3, r0
}
 800389a:	4618      	mov	r0, r3
 800389c:	3708      	adds	r7, #8
 800389e:	46bd      	mov	sp, r7
 80038a0:	bd80      	pop	{r7, pc}

080038a2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80038a2:	b480      	push	{r7}
 80038a4:	b083      	sub	sp, #12
 80038a6:	af00      	add	r7, sp, #0
 80038a8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80038b0:	b2db      	uxtb	r3, r3
 80038b2:	2b02      	cmp	r3, #2
 80038b4:	d004      	beq.n	80038c0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	2280      	movs	r2, #128	; 0x80
 80038ba:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80038bc:	2301      	movs	r3, #1
 80038be:	e00c      	b.n	80038da <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	2205      	movs	r2, #5
 80038c4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	681a      	ldr	r2, [r3, #0]
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f022 0201 	bic.w	r2, r2, #1
 80038d6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80038d8:	2300      	movs	r3, #0
}
 80038da:	4618      	mov	r0, r3
 80038dc:	370c      	adds	r7, #12
 80038de:	46bd      	mov	sp, r7
 80038e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e4:	4770      	bx	lr
	...

080038e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80038e8:	b480      	push	{r7}
 80038ea:	b089      	sub	sp, #36	; 0x24
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
 80038f0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80038f2:	2300      	movs	r3, #0
 80038f4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80038f6:	2300      	movs	r3, #0
 80038f8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80038fa:	2300      	movs	r3, #0
 80038fc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80038fe:	2300      	movs	r3, #0
 8003900:	61fb      	str	r3, [r7, #28]
 8003902:	e159      	b.n	8003bb8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003904:	2201      	movs	r2, #1
 8003906:	69fb      	ldr	r3, [r7, #28]
 8003908:	fa02 f303 	lsl.w	r3, r2, r3
 800390c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	697a      	ldr	r2, [r7, #20]
 8003914:	4013      	ands	r3, r2
 8003916:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003918:	693a      	ldr	r2, [r7, #16]
 800391a:	697b      	ldr	r3, [r7, #20]
 800391c:	429a      	cmp	r2, r3
 800391e:	f040 8148 	bne.w	8003bb2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003922:	683b      	ldr	r3, [r7, #0]
 8003924:	685b      	ldr	r3, [r3, #4]
 8003926:	f003 0303 	and.w	r3, r3, #3
 800392a:	2b01      	cmp	r3, #1
 800392c:	d005      	beq.n	800393a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	685b      	ldr	r3, [r3, #4]
 8003932:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003936:	2b02      	cmp	r3, #2
 8003938:	d130      	bne.n	800399c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	689b      	ldr	r3, [r3, #8]
 800393e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003940:	69fb      	ldr	r3, [r7, #28]
 8003942:	005b      	lsls	r3, r3, #1
 8003944:	2203      	movs	r2, #3
 8003946:	fa02 f303 	lsl.w	r3, r2, r3
 800394a:	43db      	mvns	r3, r3
 800394c:	69ba      	ldr	r2, [r7, #24]
 800394e:	4013      	ands	r3, r2
 8003950:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003952:	683b      	ldr	r3, [r7, #0]
 8003954:	68da      	ldr	r2, [r3, #12]
 8003956:	69fb      	ldr	r3, [r7, #28]
 8003958:	005b      	lsls	r3, r3, #1
 800395a:	fa02 f303 	lsl.w	r3, r2, r3
 800395e:	69ba      	ldr	r2, [r7, #24]
 8003960:	4313      	orrs	r3, r2
 8003962:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	69ba      	ldr	r2, [r7, #24]
 8003968:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	685b      	ldr	r3, [r3, #4]
 800396e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003970:	2201      	movs	r2, #1
 8003972:	69fb      	ldr	r3, [r7, #28]
 8003974:	fa02 f303 	lsl.w	r3, r2, r3
 8003978:	43db      	mvns	r3, r3
 800397a:	69ba      	ldr	r2, [r7, #24]
 800397c:	4013      	ands	r3, r2
 800397e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	685b      	ldr	r3, [r3, #4]
 8003984:	091b      	lsrs	r3, r3, #4
 8003986:	f003 0201 	and.w	r2, r3, #1
 800398a:	69fb      	ldr	r3, [r7, #28]
 800398c:	fa02 f303 	lsl.w	r3, r2, r3
 8003990:	69ba      	ldr	r2, [r7, #24]
 8003992:	4313      	orrs	r3, r2
 8003994:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	69ba      	ldr	r2, [r7, #24]
 800399a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	685b      	ldr	r3, [r3, #4]
 80039a0:	f003 0303 	and.w	r3, r3, #3
 80039a4:	2b03      	cmp	r3, #3
 80039a6:	d017      	beq.n	80039d8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	68db      	ldr	r3, [r3, #12]
 80039ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80039ae:	69fb      	ldr	r3, [r7, #28]
 80039b0:	005b      	lsls	r3, r3, #1
 80039b2:	2203      	movs	r2, #3
 80039b4:	fa02 f303 	lsl.w	r3, r2, r3
 80039b8:	43db      	mvns	r3, r3
 80039ba:	69ba      	ldr	r2, [r7, #24]
 80039bc:	4013      	ands	r3, r2
 80039be:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80039c0:	683b      	ldr	r3, [r7, #0]
 80039c2:	689a      	ldr	r2, [r3, #8]
 80039c4:	69fb      	ldr	r3, [r7, #28]
 80039c6:	005b      	lsls	r3, r3, #1
 80039c8:	fa02 f303 	lsl.w	r3, r2, r3
 80039cc:	69ba      	ldr	r2, [r7, #24]
 80039ce:	4313      	orrs	r3, r2
 80039d0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	69ba      	ldr	r2, [r7, #24]
 80039d6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	685b      	ldr	r3, [r3, #4]
 80039dc:	f003 0303 	and.w	r3, r3, #3
 80039e0:	2b02      	cmp	r3, #2
 80039e2:	d123      	bne.n	8003a2c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80039e4:	69fb      	ldr	r3, [r7, #28]
 80039e6:	08da      	lsrs	r2, r3, #3
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	3208      	adds	r2, #8
 80039ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80039f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80039f2:	69fb      	ldr	r3, [r7, #28]
 80039f4:	f003 0307 	and.w	r3, r3, #7
 80039f8:	009b      	lsls	r3, r3, #2
 80039fa:	220f      	movs	r2, #15
 80039fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003a00:	43db      	mvns	r3, r3
 8003a02:	69ba      	ldr	r2, [r7, #24]
 8003a04:	4013      	ands	r3, r2
 8003a06:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	691a      	ldr	r2, [r3, #16]
 8003a0c:	69fb      	ldr	r3, [r7, #28]
 8003a0e:	f003 0307 	and.w	r3, r3, #7
 8003a12:	009b      	lsls	r3, r3, #2
 8003a14:	fa02 f303 	lsl.w	r3, r2, r3
 8003a18:	69ba      	ldr	r2, [r7, #24]
 8003a1a:	4313      	orrs	r3, r2
 8003a1c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003a1e:	69fb      	ldr	r3, [r7, #28]
 8003a20:	08da      	lsrs	r2, r3, #3
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	3208      	adds	r2, #8
 8003a26:	69b9      	ldr	r1, [r7, #24]
 8003a28:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003a32:	69fb      	ldr	r3, [r7, #28]
 8003a34:	005b      	lsls	r3, r3, #1
 8003a36:	2203      	movs	r2, #3
 8003a38:	fa02 f303 	lsl.w	r3, r2, r3
 8003a3c:	43db      	mvns	r3, r3
 8003a3e:	69ba      	ldr	r2, [r7, #24]
 8003a40:	4013      	ands	r3, r2
 8003a42:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	685b      	ldr	r3, [r3, #4]
 8003a48:	f003 0203 	and.w	r2, r3, #3
 8003a4c:	69fb      	ldr	r3, [r7, #28]
 8003a4e:	005b      	lsls	r3, r3, #1
 8003a50:	fa02 f303 	lsl.w	r3, r2, r3
 8003a54:	69ba      	ldr	r2, [r7, #24]
 8003a56:	4313      	orrs	r3, r2
 8003a58:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	69ba      	ldr	r2, [r7, #24]
 8003a5e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003a60:	683b      	ldr	r3, [r7, #0]
 8003a62:	685b      	ldr	r3, [r3, #4]
 8003a64:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	f000 80a2 	beq.w	8003bb2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a6e:	2300      	movs	r3, #0
 8003a70:	60fb      	str	r3, [r7, #12]
 8003a72:	4b57      	ldr	r3, [pc, #348]	; (8003bd0 <HAL_GPIO_Init+0x2e8>)
 8003a74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a76:	4a56      	ldr	r2, [pc, #344]	; (8003bd0 <HAL_GPIO_Init+0x2e8>)
 8003a78:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003a7c:	6453      	str	r3, [r2, #68]	; 0x44
 8003a7e:	4b54      	ldr	r3, [pc, #336]	; (8003bd0 <HAL_GPIO_Init+0x2e8>)
 8003a80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a82:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003a86:	60fb      	str	r3, [r7, #12]
 8003a88:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003a8a:	4a52      	ldr	r2, [pc, #328]	; (8003bd4 <HAL_GPIO_Init+0x2ec>)
 8003a8c:	69fb      	ldr	r3, [r7, #28]
 8003a8e:	089b      	lsrs	r3, r3, #2
 8003a90:	3302      	adds	r3, #2
 8003a92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a96:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003a98:	69fb      	ldr	r3, [r7, #28]
 8003a9a:	f003 0303 	and.w	r3, r3, #3
 8003a9e:	009b      	lsls	r3, r3, #2
 8003aa0:	220f      	movs	r2, #15
 8003aa2:	fa02 f303 	lsl.w	r3, r2, r3
 8003aa6:	43db      	mvns	r3, r3
 8003aa8:	69ba      	ldr	r2, [r7, #24]
 8003aaa:	4013      	ands	r3, r2
 8003aac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	4a49      	ldr	r2, [pc, #292]	; (8003bd8 <HAL_GPIO_Init+0x2f0>)
 8003ab2:	4293      	cmp	r3, r2
 8003ab4:	d019      	beq.n	8003aea <HAL_GPIO_Init+0x202>
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	4a48      	ldr	r2, [pc, #288]	; (8003bdc <HAL_GPIO_Init+0x2f4>)
 8003aba:	4293      	cmp	r3, r2
 8003abc:	d013      	beq.n	8003ae6 <HAL_GPIO_Init+0x1fe>
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	4a47      	ldr	r2, [pc, #284]	; (8003be0 <HAL_GPIO_Init+0x2f8>)
 8003ac2:	4293      	cmp	r3, r2
 8003ac4:	d00d      	beq.n	8003ae2 <HAL_GPIO_Init+0x1fa>
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	4a46      	ldr	r2, [pc, #280]	; (8003be4 <HAL_GPIO_Init+0x2fc>)
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d007      	beq.n	8003ade <HAL_GPIO_Init+0x1f6>
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	4a45      	ldr	r2, [pc, #276]	; (8003be8 <HAL_GPIO_Init+0x300>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d101      	bne.n	8003ada <HAL_GPIO_Init+0x1f2>
 8003ad6:	2304      	movs	r3, #4
 8003ad8:	e008      	b.n	8003aec <HAL_GPIO_Init+0x204>
 8003ada:	2307      	movs	r3, #7
 8003adc:	e006      	b.n	8003aec <HAL_GPIO_Init+0x204>
 8003ade:	2303      	movs	r3, #3
 8003ae0:	e004      	b.n	8003aec <HAL_GPIO_Init+0x204>
 8003ae2:	2302      	movs	r3, #2
 8003ae4:	e002      	b.n	8003aec <HAL_GPIO_Init+0x204>
 8003ae6:	2301      	movs	r3, #1
 8003ae8:	e000      	b.n	8003aec <HAL_GPIO_Init+0x204>
 8003aea:	2300      	movs	r3, #0
 8003aec:	69fa      	ldr	r2, [r7, #28]
 8003aee:	f002 0203 	and.w	r2, r2, #3
 8003af2:	0092      	lsls	r2, r2, #2
 8003af4:	4093      	lsls	r3, r2
 8003af6:	69ba      	ldr	r2, [r7, #24]
 8003af8:	4313      	orrs	r3, r2
 8003afa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003afc:	4935      	ldr	r1, [pc, #212]	; (8003bd4 <HAL_GPIO_Init+0x2ec>)
 8003afe:	69fb      	ldr	r3, [r7, #28]
 8003b00:	089b      	lsrs	r3, r3, #2
 8003b02:	3302      	adds	r3, #2
 8003b04:	69ba      	ldr	r2, [r7, #24]
 8003b06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003b0a:	4b38      	ldr	r3, [pc, #224]	; (8003bec <HAL_GPIO_Init+0x304>)
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b10:	693b      	ldr	r3, [r7, #16]
 8003b12:	43db      	mvns	r3, r3
 8003b14:	69ba      	ldr	r2, [r7, #24]
 8003b16:	4013      	ands	r3, r2
 8003b18:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	685b      	ldr	r3, [r3, #4]
 8003b1e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d003      	beq.n	8003b2e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003b26:	69ba      	ldr	r2, [r7, #24]
 8003b28:	693b      	ldr	r3, [r7, #16]
 8003b2a:	4313      	orrs	r3, r2
 8003b2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003b2e:	4a2f      	ldr	r2, [pc, #188]	; (8003bec <HAL_GPIO_Init+0x304>)
 8003b30:	69bb      	ldr	r3, [r7, #24]
 8003b32:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003b34:	4b2d      	ldr	r3, [pc, #180]	; (8003bec <HAL_GPIO_Init+0x304>)
 8003b36:	685b      	ldr	r3, [r3, #4]
 8003b38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b3a:	693b      	ldr	r3, [r7, #16]
 8003b3c:	43db      	mvns	r3, r3
 8003b3e:	69ba      	ldr	r2, [r7, #24]
 8003b40:	4013      	ands	r3, r2
 8003b42:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	685b      	ldr	r3, [r3, #4]
 8003b48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d003      	beq.n	8003b58 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003b50:	69ba      	ldr	r2, [r7, #24]
 8003b52:	693b      	ldr	r3, [r7, #16]
 8003b54:	4313      	orrs	r3, r2
 8003b56:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003b58:	4a24      	ldr	r2, [pc, #144]	; (8003bec <HAL_GPIO_Init+0x304>)
 8003b5a:	69bb      	ldr	r3, [r7, #24]
 8003b5c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003b5e:	4b23      	ldr	r3, [pc, #140]	; (8003bec <HAL_GPIO_Init+0x304>)
 8003b60:	689b      	ldr	r3, [r3, #8]
 8003b62:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b64:	693b      	ldr	r3, [r7, #16]
 8003b66:	43db      	mvns	r3, r3
 8003b68:	69ba      	ldr	r2, [r7, #24]
 8003b6a:	4013      	ands	r3, r2
 8003b6c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	685b      	ldr	r3, [r3, #4]
 8003b72:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d003      	beq.n	8003b82 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003b7a:	69ba      	ldr	r2, [r7, #24]
 8003b7c:	693b      	ldr	r3, [r7, #16]
 8003b7e:	4313      	orrs	r3, r2
 8003b80:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003b82:	4a1a      	ldr	r2, [pc, #104]	; (8003bec <HAL_GPIO_Init+0x304>)
 8003b84:	69bb      	ldr	r3, [r7, #24]
 8003b86:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003b88:	4b18      	ldr	r3, [pc, #96]	; (8003bec <HAL_GPIO_Init+0x304>)
 8003b8a:	68db      	ldr	r3, [r3, #12]
 8003b8c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b8e:	693b      	ldr	r3, [r7, #16]
 8003b90:	43db      	mvns	r3, r3
 8003b92:	69ba      	ldr	r2, [r7, #24]
 8003b94:	4013      	ands	r3, r2
 8003b96:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	685b      	ldr	r3, [r3, #4]
 8003b9c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d003      	beq.n	8003bac <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003ba4:	69ba      	ldr	r2, [r7, #24]
 8003ba6:	693b      	ldr	r3, [r7, #16]
 8003ba8:	4313      	orrs	r3, r2
 8003baa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003bac:	4a0f      	ldr	r2, [pc, #60]	; (8003bec <HAL_GPIO_Init+0x304>)
 8003bae:	69bb      	ldr	r3, [r7, #24]
 8003bb0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003bb2:	69fb      	ldr	r3, [r7, #28]
 8003bb4:	3301      	adds	r3, #1
 8003bb6:	61fb      	str	r3, [r7, #28]
 8003bb8:	69fb      	ldr	r3, [r7, #28]
 8003bba:	2b0f      	cmp	r3, #15
 8003bbc:	f67f aea2 	bls.w	8003904 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003bc0:	bf00      	nop
 8003bc2:	bf00      	nop
 8003bc4:	3724      	adds	r7, #36	; 0x24
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bcc:	4770      	bx	lr
 8003bce:	bf00      	nop
 8003bd0:	40023800 	.word	0x40023800
 8003bd4:	40013800 	.word	0x40013800
 8003bd8:	40020000 	.word	0x40020000
 8003bdc:	40020400 	.word	0x40020400
 8003be0:	40020800 	.word	0x40020800
 8003be4:	40020c00 	.word	0x40020c00
 8003be8:	40021000 	.word	0x40021000
 8003bec:	40013c00 	.word	0x40013c00

08003bf0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003bf0:	b480      	push	{r7}
 8003bf2:	b083      	sub	sp, #12
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
 8003bf8:	460b      	mov	r3, r1
 8003bfa:	807b      	strh	r3, [r7, #2]
 8003bfc:	4613      	mov	r3, r2
 8003bfe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003c00:	787b      	ldrb	r3, [r7, #1]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d003      	beq.n	8003c0e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003c06:	887a      	ldrh	r2, [r7, #2]
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003c0c:	e003      	b.n	8003c16 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003c0e:	887b      	ldrh	r3, [r7, #2]
 8003c10:	041a      	lsls	r2, r3, #16
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	619a      	str	r2, [r3, #24]
}
 8003c16:	bf00      	nop
 8003c18:	370c      	adds	r7, #12
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c20:	4770      	bx	lr
	...

08003c24 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b084      	sub	sp, #16
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d101      	bne.n	8003c36 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003c32:	2301      	movs	r3, #1
 8003c34:	e12b      	b.n	8003e8e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c3c:	b2db      	uxtb	r3, r3
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d106      	bne.n	8003c50 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2200      	movs	r2, #0
 8003c46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003c4a:	6878      	ldr	r0, [r7, #4]
 8003c4c:	f7fe fe3e 	bl	80028cc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2224      	movs	r2, #36	; 0x24
 8003c54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	681a      	ldr	r2, [r3, #0]
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f022 0201 	bic.w	r2, r2, #1
 8003c66:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	681a      	ldr	r2, [r3, #0]
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003c76:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	681a      	ldr	r2, [r3, #0]
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003c86:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003c88:	f001 f966 	bl	8004f58 <HAL_RCC_GetPCLK1Freq>
 8003c8c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	685b      	ldr	r3, [r3, #4]
 8003c92:	4a81      	ldr	r2, [pc, #516]	; (8003e98 <HAL_I2C_Init+0x274>)
 8003c94:	4293      	cmp	r3, r2
 8003c96:	d807      	bhi.n	8003ca8 <HAL_I2C_Init+0x84>
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	4a80      	ldr	r2, [pc, #512]	; (8003e9c <HAL_I2C_Init+0x278>)
 8003c9c:	4293      	cmp	r3, r2
 8003c9e:	bf94      	ite	ls
 8003ca0:	2301      	movls	r3, #1
 8003ca2:	2300      	movhi	r3, #0
 8003ca4:	b2db      	uxtb	r3, r3
 8003ca6:	e006      	b.n	8003cb6 <HAL_I2C_Init+0x92>
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	4a7d      	ldr	r2, [pc, #500]	; (8003ea0 <HAL_I2C_Init+0x27c>)
 8003cac:	4293      	cmp	r3, r2
 8003cae:	bf94      	ite	ls
 8003cb0:	2301      	movls	r3, #1
 8003cb2:	2300      	movhi	r3, #0
 8003cb4:	b2db      	uxtb	r3, r3
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d001      	beq.n	8003cbe <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003cba:	2301      	movs	r3, #1
 8003cbc:	e0e7      	b.n	8003e8e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	4a78      	ldr	r2, [pc, #480]	; (8003ea4 <HAL_I2C_Init+0x280>)
 8003cc2:	fba2 2303 	umull	r2, r3, r2, r3
 8003cc6:	0c9b      	lsrs	r3, r3, #18
 8003cc8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	685b      	ldr	r3, [r3, #4]
 8003cd0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	68ba      	ldr	r2, [r7, #8]
 8003cda:	430a      	orrs	r2, r1
 8003cdc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	6a1b      	ldr	r3, [r3, #32]
 8003ce4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	685b      	ldr	r3, [r3, #4]
 8003cec:	4a6a      	ldr	r2, [pc, #424]	; (8003e98 <HAL_I2C_Init+0x274>)
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	d802      	bhi.n	8003cf8 <HAL_I2C_Init+0xd4>
 8003cf2:	68bb      	ldr	r3, [r7, #8]
 8003cf4:	3301      	adds	r3, #1
 8003cf6:	e009      	b.n	8003d0c <HAL_I2C_Init+0xe8>
 8003cf8:	68bb      	ldr	r3, [r7, #8]
 8003cfa:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003cfe:	fb02 f303 	mul.w	r3, r2, r3
 8003d02:	4a69      	ldr	r2, [pc, #420]	; (8003ea8 <HAL_I2C_Init+0x284>)
 8003d04:	fba2 2303 	umull	r2, r3, r2, r3
 8003d08:	099b      	lsrs	r3, r3, #6
 8003d0a:	3301      	adds	r3, #1
 8003d0c:	687a      	ldr	r2, [r7, #4]
 8003d0e:	6812      	ldr	r2, [r2, #0]
 8003d10:	430b      	orrs	r3, r1
 8003d12:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	69db      	ldr	r3, [r3, #28]
 8003d1a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003d1e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	685b      	ldr	r3, [r3, #4]
 8003d26:	495c      	ldr	r1, [pc, #368]	; (8003e98 <HAL_I2C_Init+0x274>)
 8003d28:	428b      	cmp	r3, r1
 8003d2a:	d819      	bhi.n	8003d60 <HAL_I2C_Init+0x13c>
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	1e59      	subs	r1, r3, #1
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	685b      	ldr	r3, [r3, #4]
 8003d34:	005b      	lsls	r3, r3, #1
 8003d36:	fbb1 f3f3 	udiv	r3, r1, r3
 8003d3a:	1c59      	adds	r1, r3, #1
 8003d3c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003d40:	400b      	ands	r3, r1
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d00a      	beq.n	8003d5c <HAL_I2C_Init+0x138>
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	1e59      	subs	r1, r3, #1
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	685b      	ldr	r3, [r3, #4]
 8003d4e:	005b      	lsls	r3, r3, #1
 8003d50:	fbb1 f3f3 	udiv	r3, r1, r3
 8003d54:	3301      	adds	r3, #1
 8003d56:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d5a:	e051      	b.n	8003e00 <HAL_I2C_Init+0x1dc>
 8003d5c:	2304      	movs	r3, #4
 8003d5e:	e04f      	b.n	8003e00 <HAL_I2C_Init+0x1dc>
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	689b      	ldr	r3, [r3, #8]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d111      	bne.n	8003d8c <HAL_I2C_Init+0x168>
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	1e58      	subs	r0, r3, #1
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6859      	ldr	r1, [r3, #4]
 8003d70:	460b      	mov	r3, r1
 8003d72:	005b      	lsls	r3, r3, #1
 8003d74:	440b      	add	r3, r1
 8003d76:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d7a:	3301      	adds	r3, #1
 8003d7c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	bf0c      	ite	eq
 8003d84:	2301      	moveq	r3, #1
 8003d86:	2300      	movne	r3, #0
 8003d88:	b2db      	uxtb	r3, r3
 8003d8a:	e012      	b.n	8003db2 <HAL_I2C_Init+0x18e>
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	1e58      	subs	r0, r3, #1
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	6859      	ldr	r1, [r3, #4]
 8003d94:	460b      	mov	r3, r1
 8003d96:	009b      	lsls	r3, r3, #2
 8003d98:	440b      	add	r3, r1
 8003d9a:	0099      	lsls	r1, r3, #2
 8003d9c:	440b      	add	r3, r1
 8003d9e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003da2:	3301      	adds	r3, #1
 8003da4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	bf0c      	ite	eq
 8003dac:	2301      	moveq	r3, #1
 8003dae:	2300      	movne	r3, #0
 8003db0:	b2db      	uxtb	r3, r3
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d001      	beq.n	8003dba <HAL_I2C_Init+0x196>
 8003db6:	2301      	movs	r3, #1
 8003db8:	e022      	b.n	8003e00 <HAL_I2C_Init+0x1dc>
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	689b      	ldr	r3, [r3, #8]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d10e      	bne.n	8003de0 <HAL_I2C_Init+0x1bc>
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	1e58      	subs	r0, r3, #1
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6859      	ldr	r1, [r3, #4]
 8003dca:	460b      	mov	r3, r1
 8003dcc:	005b      	lsls	r3, r3, #1
 8003dce:	440b      	add	r3, r1
 8003dd0:	fbb0 f3f3 	udiv	r3, r0, r3
 8003dd4:	3301      	adds	r3, #1
 8003dd6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003dda:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003dde:	e00f      	b.n	8003e00 <HAL_I2C_Init+0x1dc>
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	1e58      	subs	r0, r3, #1
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6859      	ldr	r1, [r3, #4]
 8003de8:	460b      	mov	r3, r1
 8003dea:	009b      	lsls	r3, r3, #2
 8003dec:	440b      	add	r3, r1
 8003dee:	0099      	lsls	r1, r3, #2
 8003df0:	440b      	add	r3, r1
 8003df2:	fbb0 f3f3 	udiv	r3, r0, r3
 8003df6:	3301      	adds	r3, #1
 8003df8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003dfc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003e00:	6879      	ldr	r1, [r7, #4]
 8003e02:	6809      	ldr	r1, [r1, #0]
 8003e04:	4313      	orrs	r3, r2
 8003e06:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	69da      	ldr	r2, [r3, #28]
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	6a1b      	ldr	r3, [r3, #32]
 8003e1a:	431a      	orrs	r2, r3
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	430a      	orrs	r2, r1
 8003e22:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	689b      	ldr	r3, [r3, #8]
 8003e2a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003e2e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003e32:	687a      	ldr	r2, [r7, #4]
 8003e34:	6911      	ldr	r1, [r2, #16]
 8003e36:	687a      	ldr	r2, [r7, #4]
 8003e38:	68d2      	ldr	r2, [r2, #12]
 8003e3a:	4311      	orrs	r1, r2
 8003e3c:	687a      	ldr	r2, [r7, #4]
 8003e3e:	6812      	ldr	r2, [r2, #0]
 8003e40:	430b      	orrs	r3, r1
 8003e42:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	68db      	ldr	r3, [r3, #12]
 8003e4a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	695a      	ldr	r2, [r3, #20]
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	699b      	ldr	r3, [r3, #24]
 8003e56:	431a      	orrs	r2, r3
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	430a      	orrs	r2, r1
 8003e5e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	681a      	ldr	r2, [r3, #0]
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f042 0201 	orr.w	r2, r2, #1
 8003e6e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2200      	movs	r2, #0
 8003e74:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2220      	movs	r2, #32
 8003e7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2200      	movs	r2, #0
 8003e82:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2200      	movs	r2, #0
 8003e88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003e8c:	2300      	movs	r3, #0
}
 8003e8e:	4618      	mov	r0, r3
 8003e90:	3710      	adds	r7, #16
 8003e92:	46bd      	mov	sp, r7
 8003e94:	bd80      	pop	{r7, pc}
 8003e96:	bf00      	nop
 8003e98:	000186a0 	.word	0x000186a0
 8003e9c:	001e847f 	.word	0x001e847f
 8003ea0:	003d08ff 	.word	0x003d08ff
 8003ea4:	431bde83 	.word	0x431bde83
 8003ea8:	10624dd3 	.word	0x10624dd3

08003eac <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003eac:	b580      	push	{r7, lr}
 8003eae:	b088      	sub	sp, #32
 8003eb0:	af02      	add	r7, sp, #8
 8003eb2:	60f8      	str	r0, [r7, #12]
 8003eb4:	607a      	str	r2, [r7, #4]
 8003eb6:	461a      	mov	r2, r3
 8003eb8:	460b      	mov	r3, r1
 8003eba:	817b      	strh	r3, [r7, #10]
 8003ebc:	4613      	mov	r3, r2
 8003ebe:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003ec0:	f7ff fb7c 	bl	80035bc <HAL_GetTick>
 8003ec4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ecc:	b2db      	uxtb	r3, r3
 8003ece:	2b20      	cmp	r3, #32
 8003ed0:	f040 80e0 	bne.w	8004094 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003ed4:	697b      	ldr	r3, [r7, #20]
 8003ed6:	9300      	str	r3, [sp, #0]
 8003ed8:	2319      	movs	r3, #25
 8003eda:	2201      	movs	r2, #1
 8003edc:	4970      	ldr	r1, [pc, #448]	; (80040a0 <HAL_I2C_Master_Transmit+0x1f4>)
 8003ede:	68f8      	ldr	r0, [r7, #12]
 8003ee0:	f000 fa92 	bl	8004408 <I2C_WaitOnFlagUntilTimeout>
 8003ee4:	4603      	mov	r3, r0
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d001      	beq.n	8003eee <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003eea:	2302      	movs	r3, #2
 8003eec:	e0d3      	b.n	8004096 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ef4:	2b01      	cmp	r3, #1
 8003ef6:	d101      	bne.n	8003efc <HAL_I2C_Master_Transmit+0x50>
 8003ef8:	2302      	movs	r3, #2
 8003efa:	e0cc      	b.n	8004096 <HAL_I2C_Master_Transmit+0x1ea>
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	2201      	movs	r2, #1
 8003f00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f003 0301 	and.w	r3, r3, #1
 8003f0e:	2b01      	cmp	r3, #1
 8003f10:	d007      	beq.n	8003f22 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	681a      	ldr	r2, [r3, #0]
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f042 0201 	orr.w	r2, r2, #1
 8003f20:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	681a      	ldr	r2, [r3, #0]
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003f30:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	2221      	movs	r2, #33	; 0x21
 8003f36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	2210      	movs	r2, #16
 8003f3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	2200      	movs	r2, #0
 8003f46:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	687a      	ldr	r2, [r7, #4]
 8003f4c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	893a      	ldrh	r2, [r7, #8]
 8003f52:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f58:	b29a      	uxth	r2, r3
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	4a50      	ldr	r2, [pc, #320]	; (80040a4 <HAL_I2C_Master_Transmit+0x1f8>)
 8003f62:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003f64:	8979      	ldrh	r1, [r7, #10]
 8003f66:	697b      	ldr	r3, [r7, #20]
 8003f68:	6a3a      	ldr	r2, [r7, #32]
 8003f6a:	68f8      	ldr	r0, [r7, #12]
 8003f6c:	f000 f9ca 	bl	8004304 <I2C_MasterRequestWrite>
 8003f70:	4603      	mov	r3, r0
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d001      	beq.n	8003f7a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003f76:	2301      	movs	r3, #1
 8003f78:	e08d      	b.n	8004096 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	613b      	str	r3, [r7, #16]
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	695b      	ldr	r3, [r3, #20]
 8003f84:	613b      	str	r3, [r7, #16]
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	699b      	ldr	r3, [r3, #24]
 8003f8c:	613b      	str	r3, [r7, #16]
 8003f8e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003f90:	e066      	b.n	8004060 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f92:	697a      	ldr	r2, [r7, #20]
 8003f94:	6a39      	ldr	r1, [r7, #32]
 8003f96:	68f8      	ldr	r0, [r7, #12]
 8003f98:	f000 fb0c 	bl	80045b4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003f9c:	4603      	mov	r3, r0
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d00d      	beq.n	8003fbe <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fa6:	2b04      	cmp	r3, #4
 8003fa8:	d107      	bne.n	8003fba <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	681a      	ldr	r2, [r3, #0]
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003fb8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003fba:	2301      	movs	r3, #1
 8003fbc:	e06b      	b.n	8004096 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fc2:	781a      	ldrb	r2, [r3, #0]
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fce:	1c5a      	adds	r2, r3, #1
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fd8:	b29b      	uxth	r3, r3
 8003fda:	3b01      	subs	r3, #1
 8003fdc:	b29a      	uxth	r2, r3
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fe6:	3b01      	subs	r3, #1
 8003fe8:	b29a      	uxth	r2, r3
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	695b      	ldr	r3, [r3, #20]
 8003ff4:	f003 0304 	and.w	r3, r3, #4
 8003ff8:	2b04      	cmp	r3, #4
 8003ffa:	d11b      	bne.n	8004034 <HAL_I2C_Master_Transmit+0x188>
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004000:	2b00      	cmp	r3, #0
 8004002:	d017      	beq.n	8004034 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004008:	781a      	ldrb	r2, [r3, #0]
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004014:	1c5a      	adds	r2, r3, #1
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800401e:	b29b      	uxth	r3, r3
 8004020:	3b01      	subs	r3, #1
 8004022:	b29a      	uxth	r2, r3
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800402c:	3b01      	subs	r3, #1
 800402e:	b29a      	uxth	r2, r3
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004034:	697a      	ldr	r2, [r7, #20]
 8004036:	6a39      	ldr	r1, [r7, #32]
 8004038:	68f8      	ldr	r0, [r7, #12]
 800403a:	f000 fafc 	bl	8004636 <I2C_WaitOnBTFFlagUntilTimeout>
 800403e:	4603      	mov	r3, r0
 8004040:	2b00      	cmp	r3, #0
 8004042:	d00d      	beq.n	8004060 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004048:	2b04      	cmp	r3, #4
 800404a:	d107      	bne.n	800405c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	681a      	ldr	r2, [r3, #0]
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800405a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800405c:	2301      	movs	r3, #1
 800405e:	e01a      	b.n	8004096 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004064:	2b00      	cmp	r3, #0
 8004066:	d194      	bne.n	8003f92 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	681a      	ldr	r2, [r3, #0]
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004076:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	2220      	movs	r2, #32
 800407c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	2200      	movs	r2, #0
 8004084:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	2200      	movs	r2, #0
 800408c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004090:	2300      	movs	r3, #0
 8004092:	e000      	b.n	8004096 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004094:	2302      	movs	r3, #2
  }
}
 8004096:	4618      	mov	r0, r3
 8004098:	3718      	adds	r7, #24
 800409a:	46bd      	mov	sp, r7
 800409c:	bd80      	pop	{r7, pc}
 800409e:	bf00      	nop
 80040a0:	00100002 	.word	0x00100002
 80040a4:	ffff0000 	.word	0xffff0000

080040a8 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80040a8:	b580      	push	{r7, lr}
 80040aa:	b08a      	sub	sp, #40	; 0x28
 80040ac:	af02      	add	r7, sp, #8
 80040ae:	60f8      	str	r0, [r7, #12]
 80040b0:	607a      	str	r2, [r7, #4]
 80040b2:	603b      	str	r3, [r7, #0]
 80040b4:	460b      	mov	r3, r1
 80040b6:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80040b8:	f7ff fa80 	bl	80035bc <HAL_GetTick>
 80040bc:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 80040be:	2301      	movs	r3, #1
 80040c0:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040c8:	b2db      	uxtb	r3, r3
 80040ca:	2b20      	cmp	r3, #32
 80040cc:	f040 8111 	bne.w	80042f2 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80040d0:	69fb      	ldr	r3, [r7, #28]
 80040d2:	9300      	str	r3, [sp, #0]
 80040d4:	2319      	movs	r3, #25
 80040d6:	2201      	movs	r2, #1
 80040d8:	4988      	ldr	r1, [pc, #544]	; (80042fc <HAL_I2C_IsDeviceReady+0x254>)
 80040da:	68f8      	ldr	r0, [r7, #12]
 80040dc:	f000 f994 	bl	8004408 <I2C_WaitOnFlagUntilTimeout>
 80040e0:	4603      	mov	r3, r0
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d001      	beq.n	80040ea <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80040e6:	2302      	movs	r3, #2
 80040e8:	e104      	b.n	80042f4 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80040f0:	2b01      	cmp	r3, #1
 80040f2:	d101      	bne.n	80040f8 <HAL_I2C_IsDeviceReady+0x50>
 80040f4:	2302      	movs	r3, #2
 80040f6:	e0fd      	b.n	80042f4 <HAL_I2C_IsDeviceReady+0x24c>
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	2201      	movs	r2, #1
 80040fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f003 0301 	and.w	r3, r3, #1
 800410a:	2b01      	cmp	r3, #1
 800410c:	d007      	beq.n	800411e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	681a      	ldr	r2, [r3, #0]
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f042 0201 	orr.w	r2, r2, #1
 800411c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	681a      	ldr	r2, [r3, #0]
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800412c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	2224      	movs	r2, #36	; 0x24
 8004132:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	2200      	movs	r2, #0
 800413a:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	4a70      	ldr	r2, [pc, #448]	; (8004300 <HAL_I2C_IsDeviceReady+0x258>)
 8004140:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	681a      	ldr	r2, [r3, #0]
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004150:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8004152:	69fb      	ldr	r3, [r7, #28]
 8004154:	9300      	str	r3, [sp, #0]
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	2200      	movs	r2, #0
 800415a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800415e:	68f8      	ldr	r0, [r7, #12]
 8004160:	f000 f952 	bl	8004408 <I2C_WaitOnFlagUntilTimeout>
 8004164:	4603      	mov	r3, r0
 8004166:	2b00      	cmp	r3, #0
 8004168:	d00d      	beq.n	8004186 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004174:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004178:	d103      	bne.n	8004182 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004180:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8004182:	2303      	movs	r3, #3
 8004184:	e0b6      	b.n	80042f4 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004186:	897b      	ldrh	r3, [r7, #10]
 8004188:	b2db      	uxtb	r3, r3
 800418a:	461a      	mov	r2, r3
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004194:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8004196:	f7ff fa11 	bl	80035bc <HAL_GetTick>
 800419a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	695b      	ldr	r3, [r3, #20]
 80041a2:	f003 0302 	and.w	r3, r3, #2
 80041a6:	2b02      	cmp	r3, #2
 80041a8:	bf0c      	ite	eq
 80041aa:	2301      	moveq	r3, #1
 80041ac:	2300      	movne	r3, #0
 80041ae:	b2db      	uxtb	r3, r3
 80041b0:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	695b      	ldr	r3, [r3, #20]
 80041b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80041bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80041c0:	bf0c      	ite	eq
 80041c2:	2301      	moveq	r3, #1
 80041c4:	2300      	movne	r3, #0
 80041c6:	b2db      	uxtb	r3, r3
 80041c8:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80041ca:	e025      	b.n	8004218 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80041cc:	f7ff f9f6 	bl	80035bc <HAL_GetTick>
 80041d0:	4602      	mov	r2, r0
 80041d2:	69fb      	ldr	r3, [r7, #28]
 80041d4:	1ad3      	subs	r3, r2, r3
 80041d6:	683a      	ldr	r2, [r7, #0]
 80041d8:	429a      	cmp	r2, r3
 80041da:	d302      	bcc.n	80041e2 <HAL_I2C_IsDeviceReady+0x13a>
 80041dc:	683b      	ldr	r3, [r7, #0]
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d103      	bne.n	80041ea <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	22a0      	movs	r2, #160	; 0xa0
 80041e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	695b      	ldr	r3, [r3, #20]
 80041f0:	f003 0302 	and.w	r3, r3, #2
 80041f4:	2b02      	cmp	r3, #2
 80041f6:	bf0c      	ite	eq
 80041f8:	2301      	moveq	r3, #1
 80041fa:	2300      	movne	r3, #0
 80041fc:	b2db      	uxtb	r3, r3
 80041fe:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	695b      	ldr	r3, [r3, #20]
 8004206:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800420a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800420e:	bf0c      	ite	eq
 8004210:	2301      	moveq	r3, #1
 8004212:	2300      	movne	r3, #0
 8004214:	b2db      	uxtb	r3, r3
 8004216:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800421e:	b2db      	uxtb	r3, r3
 8004220:	2ba0      	cmp	r3, #160	; 0xa0
 8004222:	d005      	beq.n	8004230 <HAL_I2C_IsDeviceReady+0x188>
 8004224:	7dfb      	ldrb	r3, [r7, #23]
 8004226:	2b00      	cmp	r3, #0
 8004228:	d102      	bne.n	8004230 <HAL_I2C_IsDeviceReady+0x188>
 800422a:	7dbb      	ldrb	r3, [r7, #22]
 800422c:	2b00      	cmp	r3, #0
 800422e:	d0cd      	beq.n	80041cc <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	2220      	movs	r2, #32
 8004234:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	695b      	ldr	r3, [r3, #20]
 800423e:	f003 0302 	and.w	r3, r3, #2
 8004242:	2b02      	cmp	r3, #2
 8004244:	d129      	bne.n	800429a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	681a      	ldr	r2, [r3, #0]
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004254:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004256:	2300      	movs	r3, #0
 8004258:	613b      	str	r3, [r7, #16]
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	695b      	ldr	r3, [r3, #20]
 8004260:	613b      	str	r3, [r7, #16]
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	699b      	ldr	r3, [r3, #24]
 8004268:	613b      	str	r3, [r7, #16]
 800426a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800426c:	69fb      	ldr	r3, [r7, #28]
 800426e:	9300      	str	r3, [sp, #0]
 8004270:	2319      	movs	r3, #25
 8004272:	2201      	movs	r2, #1
 8004274:	4921      	ldr	r1, [pc, #132]	; (80042fc <HAL_I2C_IsDeviceReady+0x254>)
 8004276:	68f8      	ldr	r0, [r7, #12]
 8004278:	f000 f8c6 	bl	8004408 <I2C_WaitOnFlagUntilTimeout>
 800427c:	4603      	mov	r3, r0
 800427e:	2b00      	cmp	r3, #0
 8004280:	d001      	beq.n	8004286 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8004282:	2301      	movs	r3, #1
 8004284:	e036      	b.n	80042f4 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	2220      	movs	r2, #32
 800428a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	2200      	movs	r2, #0
 8004292:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8004296:	2300      	movs	r3, #0
 8004298:	e02c      	b.n	80042f4 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	681a      	ldr	r2, [r3, #0]
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80042a8:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80042b2:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80042b4:	69fb      	ldr	r3, [r7, #28]
 80042b6:	9300      	str	r3, [sp, #0]
 80042b8:	2319      	movs	r3, #25
 80042ba:	2201      	movs	r2, #1
 80042bc:	490f      	ldr	r1, [pc, #60]	; (80042fc <HAL_I2C_IsDeviceReady+0x254>)
 80042be:	68f8      	ldr	r0, [r7, #12]
 80042c0:	f000 f8a2 	bl	8004408 <I2C_WaitOnFlagUntilTimeout>
 80042c4:	4603      	mov	r3, r0
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d001      	beq.n	80042ce <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80042ca:	2301      	movs	r3, #1
 80042cc:	e012      	b.n	80042f4 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80042ce:	69bb      	ldr	r3, [r7, #24]
 80042d0:	3301      	adds	r3, #1
 80042d2:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80042d4:	69ba      	ldr	r2, [r7, #24]
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	429a      	cmp	r2, r3
 80042da:	f4ff af32 	bcc.w	8004142 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	2220      	movs	r2, #32
 80042e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	2200      	movs	r2, #0
 80042ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80042ee:	2301      	movs	r3, #1
 80042f0:	e000      	b.n	80042f4 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80042f2:	2302      	movs	r3, #2
  }
}
 80042f4:	4618      	mov	r0, r3
 80042f6:	3720      	adds	r7, #32
 80042f8:	46bd      	mov	sp, r7
 80042fa:	bd80      	pop	{r7, pc}
 80042fc:	00100002 	.word	0x00100002
 8004300:	ffff0000 	.word	0xffff0000

08004304 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004304:	b580      	push	{r7, lr}
 8004306:	b088      	sub	sp, #32
 8004308:	af02      	add	r7, sp, #8
 800430a:	60f8      	str	r0, [r7, #12]
 800430c:	607a      	str	r2, [r7, #4]
 800430e:	603b      	str	r3, [r7, #0]
 8004310:	460b      	mov	r3, r1
 8004312:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004318:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800431a:	697b      	ldr	r3, [r7, #20]
 800431c:	2b08      	cmp	r3, #8
 800431e:	d006      	beq.n	800432e <I2C_MasterRequestWrite+0x2a>
 8004320:	697b      	ldr	r3, [r7, #20]
 8004322:	2b01      	cmp	r3, #1
 8004324:	d003      	beq.n	800432e <I2C_MasterRequestWrite+0x2a>
 8004326:	697b      	ldr	r3, [r7, #20]
 8004328:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800432c:	d108      	bne.n	8004340 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	681a      	ldr	r2, [r3, #0]
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800433c:	601a      	str	r2, [r3, #0]
 800433e:	e00b      	b.n	8004358 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004344:	2b12      	cmp	r3, #18
 8004346:	d107      	bne.n	8004358 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	681a      	ldr	r2, [r3, #0]
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004356:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	9300      	str	r3, [sp, #0]
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2200      	movs	r2, #0
 8004360:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004364:	68f8      	ldr	r0, [r7, #12]
 8004366:	f000 f84f 	bl	8004408 <I2C_WaitOnFlagUntilTimeout>
 800436a:	4603      	mov	r3, r0
 800436c:	2b00      	cmp	r3, #0
 800436e:	d00d      	beq.n	800438c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800437a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800437e:	d103      	bne.n	8004388 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004386:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004388:	2303      	movs	r3, #3
 800438a:	e035      	b.n	80043f8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	691b      	ldr	r3, [r3, #16]
 8004390:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004394:	d108      	bne.n	80043a8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004396:	897b      	ldrh	r3, [r7, #10]
 8004398:	b2db      	uxtb	r3, r3
 800439a:	461a      	mov	r2, r3
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80043a4:	611a      	str	r2, [r3, #16]
 80043a6:	e01b      	b.n	80043e0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80043a8:	897b      	ldrh	r3, [r7, #10]
 80043aa:	11db      	asrs	r3, r3, #7
 80043ac:	b2db      	uxtb	r3, r3
 80043ae:	f003 0306 	and.w	r3, r3, #6
 80043b2:	b2db      	uxtb	r3, r3
 80043b4:	f063 030f 	orn	r3, r3, #15
 80043b8:	b2da      	uxtb	r2, r3
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80043c0:	683b      	ldr	r3, [r7, #0]
 80043c2:	687a      	ldr	r2, [r7, #4]
 80043c4:	490e      	ldr	r1, [pc, #56]	; (8004400 <I2C_MasterRequestWrite+0xfc>)
 80043c6:	68f8      	ldr	r0, [r7, #12]
 80043c8:	f000 f875 	bl	80044b6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80043cc:	4603      	mov	r3, r0
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d001      	beq.n	80043d6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80043d2:	2301      	movs	r3, #1
 80043d4:	e010      	b.n	80043f8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80043d6:	897b      	ldrh	r3, [r7, #10]
 80043d8:	b2da      	uxtb	r2, r3
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80043e0:	683b      	ldr	r3, [r7, #0]
 80043e2:	687a      	ldr	r2, [r7, #4]
 80043e4:	4907      	ldr	r1, [pc, #28]	; (8004404 <I2C_MasterRequestWrite+0x100>)
 80043e6:	68f8      	ldr	r0, [r7, #12]
 80043e8:	f000 f865 	bl	80044b6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80043ec:	4603      	mov	r3, r0
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d001      	beq.n	80043f6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80043f2:	2301      	movs	r3, #1
 80043f4:	e000      	b.n	80043f8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80043f6:	2300      	movs	r3, #0
}
 80043f8:	4618      	mov	r0, r3
 80043fa:	3718      	adds	r7, #24
 80043fc:	46bd      	mov	sp, r7
 80043fe:	bd80      	pop	{r7, pc}
 8004400:	00010008 	.word	0x00010008
 8004404:	00010002 	.word	0x00010002

08004408 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b084      	sub	sp, #16
 800440c:	af00      	add	r7, sp, #0
 800440e:	60f8      	str	r0, [r7, #12]
 8004410:	60b9      	str	r1, [r7, #8]
 8004412:	603b      	str	r3, [r7, #0]
 8004414:	4613      	mov	r3, r2
 8004416:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004418:	e025      	b.n	8004466 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800441a:	683b      	ldr	r3, [r7, #0]
 800441c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004420:	d021      	beq.n	8004466 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004422:	f7ff f8cb 	bl	80035bc <HAL_GetTick>
 8004426:	4602      	mov	r2, r0
 8004428:	69bb      	ldr	r3, [r7, #24]
 800442a:	1ad3      	subs	r3, r2, r3
 800442c:	683a      	ldr	r2, [r7, #0]
 800442e:	429a      	cmp	r2, r3
 8004430:	d302      	bcc.n	8004438 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004432:	683b      	ldr	r3, [r7, #0]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d116      	bne.n	8004466 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	2200      	movs	r2, #0
 800443c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	2220      	movs	r2, #32
 8004442:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	2200      	movs	r2, #0
 800444a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004452:	f043 0220 	orr.w	r2, r3, #32
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	2200      	movs	r2, #0
 800445e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004462:	2301      	movs	r3, #1
 8004464:	e023      	b.n	80044ae <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004466:	68bb      	ldr	r3, [r7, #8]
 8004468:	0c1b      	lsrs	r3, r3, #16
 800446a:	b2db      	uxtb	r3, r3
 800446c:	2b01      	cmp	r3, #1
 800446e:	d10d      	bne.n	800448c <I2C_WaitOnFlagUntilTimeout+0x84>
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	695b      	ldr	r3, [r3, #20]
 8004476:	43da      	mvns	r2, r3
 8004478:	68bb      	ldr	r3, [r7, #8]
 800447a:	4013      	ands	r3, r2
 800447c:	b29b      	uxth	r3, r3
 800447e:	2b00      	cmp	r3, #0
 8004480:	bf0c      	ite	eq
 8004482:	2301      	moveq	r3, #1
 8004484:	2300      	movne	r3, #0
 8004486:	b2db      	uxtb	r3, r3
 8004488:	461a      	mov	r2, r3
 800448a:	e00c      	b.n	80044a6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	699b      	ldr	r3, [r3, #24]
 8004492:	43da      	mvns	r2, r3
 8004494:	68bb      	ldr	r3, [r7, #8]
 8004496:	4013      	ands	r3, r2
 8004498:	b29b      	uxth	r3, r3
 800449a:	2b00      	cmp	r3, #0
 800449c:	bf0c      	ite	eq
 800449e:	2301      	moveq	r3, #1
 80044a0:	2300      	movne	r3, #0
 80044a2:	b2db      	uxtb	r3, r3
 80044a4:	461a      	mov	r2, r3
 80044a6:	79fb      	ldrb	r3, [r7, #7]
 80044a8:	429a      	cmp	r2, r3
 80044aa:	d0b6      	beq.n	800441a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80044ac:	2300      	movs	r3, #0
}
 80044ae:	4618      	mov	r0, r3
 80044b0:	3710      	adds	r7, #16
 80044b2:	46bd      	mov	sp, r7
 80044b4:	bd80      	pop	{r7, pc}

080044b6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80044b6:	b580      	push	{r7, lr}
 80044b8:	b084      	sub	sp, #16
 80044ba:	af00      	add	r7, sp, #0
 80044bc:	60f8      	str	r0, [r7, #12]
 80044be:	60b9      	str	r1, [r7, #8]
 80044c0:	607a      	str	r2, [r7, #4]
 80044c2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80044c4:	e051      	b.n	800456a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	695b      	ldr	r3, [r3, #20]
 80044cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80044d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80044d4:	d123      	bne.n	800451e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	681a      	ldr	r2, [r3, #0]
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80044e4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80044ee:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	2200      	movs	r2, #0
 80044f4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	2220      	movs	r2, #32
 80044fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	2200      	movs	r2, #0
 8004502:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800450a:	f043 0204 	orr.w	r2, r3, #4
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	2200      	movs	r2, #0
 8004516:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800451a:	2301      	movs	r3, #1
 800451c:	e046      	b.n	80045ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004524:	d021      	beq.n	800456a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004526:	f7ff f849 	bl	80035bc <HAL_GetTick>
 800452a:	4602      	mov	r2, r0
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	1ad3      	subs	r3, r2, r3
 8004530:	687a      	ldr	r2, [r7, #4]
 8004532:	429a      	cmp	r2, r3
 8004534:	d302      	bcc.n	800453c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	2b00      	cmp	r3, #0
 800453a:	d116      	bne.n	800456a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	2200      	movs	r2, #0
 8004540:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	2220      	movs	r2, #32
 8004546:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	2200      	movs	r2, #0
 800454e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004556:	f043 0220 	orr.w	r2, r3, #32
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	2200      	movs	r2, #0
 8004562:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004566:	2301      	movs	r3, #1
 8004568:	e020      	b.n	80045ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800456a:	68bb      	ldr	r3, [r7, #8]
 800456c:	0c1b      	lsrs	r3, r3, #16
 800456e:	b2db      	uxtb	r3, r3
 8004570:	2b01      	cmp	r3, #1
 8004572:	d10c      	bne.n	800458e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	695b      	ldr	r3, [r3, #20]
 800457a:	43da      	mvns	r2, r3
 800457c:	68bb      	ldr	r3, [r7, #8]
 800457e:	4013      	ands	r3, r2
 8004580:	b29b      	uxth	r3, r3
 8004582:	2b00      	cmp	r3, #0
 8004584:	bf14      	ite	ne
 8004586:	2301      	movne	r3, #1
 8004588:	2300      	moveq	r3, #0
 800458a:	b2db      	uxtb	r3, r3
 800458c:	e00b      	b.n	80045a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	699b      	ldr	r3, [r3, #24]
 8004594:	43da      	mvns	r2, r3
 8004596:	68bb      	ldr	r3, [r7, #8]
 8004598:	4013      	ands	r3, r2
 800459a:	b29b      	uxth	r3, r3
 800459c:	2b00      	cmp	r3, #0
 800459e:	bf14      	ite	ne
 80045a0:	2301      	movne	r3, #1
 80045a2:	2300      	moveq	r3, #0
 80045a4:	b2db      	uxtb	r3, r3
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d18d      	bne.n	80044c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80045aa:	2300      	movs	r3, #0
}
 80045ac:	4618      	mov	r0, r3
 80045ae:	3710      	adds	r7, #16
 80045b0:	46bd      	mov	sp, r7
 80045b2:	bd80      	pop	{r7, pc}

080045b4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80045b4:	b580      	push	{r7, lr}
 80045b6:	b084      	sub	sp, #16
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	60f8      	str	r0, [r7, #12]
 80045bc:	60b9      	str	r1, [r7, #8]
 80045be:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80045c0:	e02d      	b.n	800461e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80045c2:	68f8      	ldr	r0, [r7, #12]
 80045c4:	f000 f878 	bl	80046b8 <I2C_IsAcknowledgeFailed>
 80045c8:	4603      	mov	r3, r0
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d001      	beq.n	80045d2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80045ce:	2301      	movs	r3, #1
 80045d0:	e02d      	b.n	800462e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045d2:	68bb      	ldr	r3, [r7, #8]
 80045d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045d8:	d021      	beq.n	800461e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045da:	f7fe ffef 	bl	80035bc <HAL_GetTick>
 80045de:	4602      	mov	r2, r0
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	1ad3      	subs	r3, r2, r3
 80045e4:	68ba      	ldr	r2, [r7, #8]
 80045e6:	429a      	cmp	r2, r3
 80045e8:	d302      	bcc.n	80045f0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80045ea:	68bb      	ldr	r3, [r7, #8]
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d116      	bne.n	800461e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	2200      	movs	r2, #0
 80045f4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	2220      	movs	r2, #32
 80045fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	2200      	movs	r2, #0
 8004602:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800460a:	f043 0220 	orr.w	r2, r3, #32
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	2200      	movs	r2, #0
 8004616:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800461a:	2301      	movs	r3, #1
 800461c:	e007      	b.n	800462e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	695b      	ldr	r3, [r3, #20]
 8004624:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004628:	2b80      	cmp	r3, #128	; 0x80
 800462a:	d1ca      	bne.n	80045c2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800462c:	2300      	movs	r3, #0
}
 800462e:	4618      	mov	r0, r3
 8004630:	3710      	adds	r7, #16
 8004632:	46bd      	mov	sp, r7
 8004634:	bd80      	pop	{r7, pc}

08004636 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004636:	b580      	push	{r7, lr}
 8004638:	b084      	sub	sp, #16
 800463a:	af00      	add	r7, sp, #0
 800463c:	60f8      	str	r0, [r7, #12]
 800463e:	60b9      	str	r1, [r7, #8]
 8004640:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004642:	e02d      	b.n	80046a0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004644:	68f8      	ldr	r0, [r7, #12]
 8004646:	f000 f837 	bl	80046b8 <I2C_IsAcknowledgeFailed>
 800464a:	4603      	mov	r3, r0
 800464c:	2b00      	cmp	r3, #0
 800464e:	d001      	beq.n	8004654 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004650:	2301      	movs	r3, #1
 8004652:	e02d      	b.n	80046b0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004654:	68bb      	ldr	r3, [r7, #8]
 8004656:	f1b3 3fff 	cmp.w	r3, #4294967295
 800465a:	d021      	beq.n	80046a0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800465c:	f7fe ffae 	bl	80035bc <HAL_GetTick>
 8004660:	4602      	mov	r2, r0
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	1ad3      	subs	r3, r2, r3
 8004666:	68ba      	ldr	r2, [r7, #8]
 8004668:	429a      	cmp	r2, r3
 800466a:	d302      	bcc.n	8004672 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800466c:	68bb      	ldr	r3, [r7, #8]
 800466e:	2b00      	cmp	r3, #0
 8004670:	d116      	bne.n	80046a0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	2200      	movs	r2, #0
 8004676:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	2220      	movs	r2, #32
 800467c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	2200      	movs	r2, #0
 8004684:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800468c:	f043 0220 	orr.w	r2, r3, #32
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	2200      	movs	r2, #0
 8004698:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800469c:	2301      	movs	r3, #1
 800469e:	e007      	b.n	80046b0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	695b      	ldr	r3, [r3, #20]
 80046a6:	f003 0304 	and.w	r3, r3, #4
 80046aa:	2b04      	cmp	r3, #4
 80046ac:	d1ca      	bne.n	8004644 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80046ae:	2300      	movs	r3, #0
}
 80046b0:	4618      	mov	r0, r3
 80046b2:	3710      	adds	r7, #16
 80046b4:	46bd      	mov	sp, r7
 80046b6:	bd80      	pop	{r7, pc}

080046b8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80046b8:	b480      	push	{r7}
 80046ba:	b083      	sub	sp, #12
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	695b      	ldr	r3, [r3, #20]
 80046c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80046ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80046ce:	d11b      	bne.n	8004708 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80046d8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	2200      	movs	r2, #0
 80046de:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2220      	movs	r2, #32
 80046e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2200      	movs	r2, #0
 80046ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046f4:	f043 0204 	orr.w	r2, r3, #4
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2200      	movs	r2, #0
 8004700:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004704:	2301      	movs	r3, #1
 8004706:	e000      	b.n	800470a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004708:	2300      	movs	r3, #0
}
 800470a:	4618      	mov	r0, r3
 800470c:	370c      	adds	r7, #12
 800470e:	46bd      	mov	sp, r7
 8004710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004714:	4770      	bx	lr
	...

08004718 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004718:	b580      	push	{r7, lr}
 800471a:	b086      	sub	sp, #24
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2b00      	cmp	r3, #0
 8004724:	d101      	bne.n	800472a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004726:	2301      	movs	r3, #1
 8004728:	e264      	b.n	8004bf4 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f003 0301 	and.w	r3, r3, #1
 8004732:	2b00      	cmp	r3, #0
 8004734:	d075      	beq.n	8004822 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004736:	4ba3      	ldr	r3, [pc, #652]	; (80049c4 <HAL_RCC_OscConfig+0x2ac>)
 8004738:	689b      	ldr	r3, [r3, #8]
 800473a:	f003 030c 	and.w	r3, r3, #12
 800473e:	2b04      	cmp	r3, #4
 8004740:	d00c      	beq.n	800475c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004742:	4ba0      	ldr	r3, [pc, #640]	; (80049c4 <HAL_RCC_OscConfig+0x2ac>)
 8004744:	689b      	ldr	r3, [r3, #8]
 8004746:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800474a:	2b08      	cmp	r3, #8
 800474c:	d112      	bne.n	8004774 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800474e:	4b9d      	ldr	r3, [pc, #628]	; (80049c4 <HAL_RCC_OscConfig+0x2ac>)
 8004750:	685b      	ldr	r3, [r3, #4]
 8004752:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004756:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800475a:	d10b      	bne.n	8004774 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800475c:	4b99      	ldr	r3, [pc, #612]	; (80049c4 <HAL_RCC_OscConfig+0x2ac>)
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004764:	2b00      	cmp	r3, #0
 8004766:	d05b      	beq.n	8004820 <HAL_RCC_OscConfig+0x108>
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	685b      	ldr	r3, [r3, #4]
 800476c:	2b00      	cmp	r3, #0
 800476e:	d157      	bne.n	8004820 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004770:	2301      	movs	r3, #1
 8004772:	e23f      	b.n	8004bf4 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	685b      	ldr	r3, [r3, #4]
 8004778:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800477c:	d106      	bne.n	800478c <HAL_RCC_OscConfig+0x74>
 800477e:	4b91      	ldr	r3, [pc, #580]	; (80049c4 <HAL_RCC_OscConfig+0x2ac>)
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	4a90      	ldr	r2, [pc, #576]	; (80049c4 <HAL_RCC_OscConfig+0x2ac>)
 8004784:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004788:	6013      	str	r3, [r2, #0]
 800478a:	e01d      	b.n	80047c8 <HAL_RCC_OscConfig+0xb0>
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	685b      	ldr	r3, [r3, #4]
 8004790:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004794:	d10c      	bne.n	80047b0 <HAL_RCC_OscConfig+0x98>
 8004796:	4b8b      	ldr	r3, [pc, #556]	; (80049c4 <HAL_RCC_OscConfig+0x2ac>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	4a8a      	ldr	r2, [pc, #552]	; (80049c4 <HAL_RCC_OscConfig+0x2ac>)
 800479c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80047a0:	6013      	str	r3, [r2, #0]
 80047a2:	4b88      	ldr	r3, [pc, #544]	; (80049c4 <HAL_RCC_OscConfig+0x2ac>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	4a87      	ldr	r2, [pc, #540]	; (80049c4 <HAL_RCC_OscConfig+0x2ac>)
 80047a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047ac:	6013      	str	r3, [r2, #0]
 80047ae:	e00b      	b.n	80047c8 <HAL_RCC_OscConfig+0xb0>
 80047b0:	4b84      	ldr	r3, [pc, #528]	; (80049c4 <HAL_RCC_OscConfig+0x2ac>)
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	4a83      	ldr	r2, [pc, #524]	; (80049c4 <HAL_RCC_OscConfig+0x2ac>)
 80047b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80047ba:	6013      	str	r3, [r2, #0]
 80047bc:	4b81      	ldr	r3, [pc, #516]	; (80049c4 <HAL_RCC_OscConfig+0x2ac>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	4a80      	ldr	r2, [pc, #512]	; (80049c4 <HAL_RCC_OscConfig+0x2ac>)
 80047c2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80047c6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	685b      	ldr	r3, [r3, #4]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d013      	beq.n	80047f8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047d0:	f7fe fef4 	bl	80035bc <HAL_GetTick>
 80047d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80047d6:	e008      	b.n	80047ea <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80047d8:	f7fe fef0 	bl	80035bc <HAL_GetTick>
 80047dc:	4602      	mov	r2, r0
 80047de:	693b      	ldr	r3, [r7, #16]
 80047e0:	1ad3      	subs	r3, r2, r3
 80047e2:	2b64      	cmp	r3, #100	; 0x64
 80047e4:	d901      	bls.n	80047ea <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80047e6:	2303      	movs	r3, #3
 80047e8:	e204      	b.n	8004bf4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80047ea:	4b76      	ldr	r3, [pc, #472]	; (80049c4 <HAL_RCC_OscConfig+0x2ac>)
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d0f0      	beq.n	80047d8 <HAL_RCC_OscConfig+0xc0>
 80047f6:	e014      	b.n	8004822 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047f8:	f7fe fee0 	bl	80035bc <HAL_GetTick>
 80047fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80047fe:	e008      	b.n	8004812 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004800:	f7fe fedc 	bl	80035bc <HAL_GetTick>
 8004804:	4602      	mov	r2, r0
 8004806:	693b      	ldr	r3, [r7, #16]
 8004808:	1ad3      	subs	r3, r2, r3
 800480a:	2b64      	cmp	r3, #100	; 0x64
 800480c:	d901      	bls.n	8004812 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800480e:	2303      	movs	r3, #3
 8004810:	e1f0      	b.n	8004bf4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004812:	4b6c      	ldr	r3, [pc, #432]	; (80049c4 <HAL_RCC_OscConfig+0x2ac>)
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800481a:	2b00      	cmp	r3, #0
 800481c:	d1f0      	bne.n	8004800 <HAL_RCC_OscConfig+0xe8>
 800481e:	e000      	b.n	8004822 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004820:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f003 0302 	and.w	r3, r3, #2
 800482a:	2b00      	cmp	r3, #0
 800482c:	d063      	beq.n	80048f6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800482e:	4b65      	ldr	r3, [pc, #404]	; (80049c4 <HAL_RCC_OscConfig+0x2ac>)
 8004830:	689b      	ldr	r3, [r3, #8]
 8004832:	f003 030c 	and.w	r3, r3, #12
 8004836:	2b00      	cmp	r3, #0
 8004838:	d00b      	beq.n	8004852 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800483a:	4b62      	ldr	r3, [pc, #392]	; (80049c4 <HAL_RCC_OscConfig+0x2ac>)
 800483c:	689b      	ldr	r3, [r3, #8]
 800483e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004842:	2b08      	cmp	r3, #8
 8004844:	d11c      	bne.n	8004880 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004846:	4b5f      	ldr	r3, [pc, #380]	; (80049c4 <HAL_RCC_OscConfig+0x2ac>)
 8004848:	685b      	ldr	r3, [r3, #4]
 800484a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800484e:	2b00      	cmp	r3, #0
 8004850:	d116      	bne.n	8004880 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004852:	4b5c      	ldr	r3, [pc, #368]	; (80049c4 <HAL_RCC_OscConfig+0x2ac>)
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f003 0302 	and.w	r3, r3, #2
 800485a:	2b00      	cmp	r3, #0
 800485c:	d005      	beq.n	800486a <HAL_RCC_OscConfig+0x152>
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	68db      	ldr	r3, [r3, #12]
 8004862:	2b01      	cmp	r3, #1
 8004864:	d001      	beq.n	800486a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004866:	2301      	movs	r3, #1
 8004868:	e1c4      	b.n	8004bf4 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800486a:	4b56      	ldr	r3, [pc, #344]	; (80049c4 <HAL_RCC_OscConfig+0x2ac>)
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	691b      	ldr	r3, [r3, #16]
 8004876:	00db      	lsls	r3, r3, #3
 8004878:	4952      	ldr	r1, [pc, #328]	; (80049c4 <HAL_RCC_OscConfig+0x2ac>)
 800487a:	4313      	orrs	r3, r2
 800487c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800487e:	e03a      	b.n	80048f6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	68db      	ldr	r3, [r3, #12]
 8004884:	2b00      	cmp	r3, #0
 8004886:	d020      	beq.n	80048ca <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004888:	4b4f      	ldr	r3, [pc, #316]	; (80049c8 <HAL_RCC_OscConfig+0x2b0>)
 800488a:	2201      	movs	r2, #1
 800488c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800488e:	f7fe fe95 	bl	80035bc <HAL_GetTick>
 8004892:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004894:	e008      	b.n	80048a8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004896:	f7fe fe91 	bl	80035bc <HAL_GetTick>
 800489a:	4602      	mov	r2, r0
 800489c:	693b      	ldr	r3, [r7, #16]
 800489e:	1ad3      	subs	r3, r2, r3
 80048a0:	2b02      	cmp	r3, #2
 80048a2:	d901      	bls.n	80048a8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80048a4:	2303      	movs	r3, #3
 80048a6:	e1a5      	b.n	8004bf4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048a8:	4b46      	ldr	r3, [pc, #280]	; (80049c4 <HAL_RCC_OscConfig+0x2ac>)
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f003 0302 	and.w	r3, r3, #2
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d0f0      	beq.n	8004896 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048b4:	4b43      	ldr	r3, [pc, #268]	; (80049c4 <HAL_RCC_OscConfig+0x2ac>)
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	691b      	ldr	r3, [r3, #16]
 80048c0:	00db      	lsls	r3, r3, #3
 80048c2:	4940      	ldr	r1, [pc, #256]	; (80049c4 <HAL_RCC_OscConfig+0x2ac>)
 80048c4:	4313      	orrs	r3, r2
 80048c6:	600b      	str	r3, [r1, #0]
 80048c8:	e015      	b.n	80048f6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80048ca:	4b3f      	ldr	r3, [pc, #252]	; (80049c8 <HAL_RCC_OscConfig+0x2b0>)
 80048cc:	2200      	movs	r2, #0
 80048ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048d0:	f7fe fe74 	bl	80035bc <HAL_GetTick>
 80048d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80048d6:	e008      	b.n	80048ea <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80048d8:	f7fe fe70 	bl	80035bc <HAL_GetTick>
 80048dc:	4602      	mov	r2, r0
 80048de:	693b      	ldr	r3, [r7, #16]
 80048e0:	1ad3      	subs	r3, r2, r3
 80048e2:	2b02      	cmp	r3, #2
 80048e4:	d901      	bls.n	80048ea <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80048e6:	2303      	movs	r3, #3
 80048e8:	e184      	b.n	8004bf4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80048ea:	4b36      	ldr	r3, [pc, #216]	; (80049c4 <HAL_RCC_OscConfig+0x2ac>)
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f003 0302 	and.w	r3, r3, #2
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d1f0      	bne.n	80048d8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f003 0308 	and.w	r3, r3, #8
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d030      	beq.n	8004964 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	695b      	ldr	r3, [r3, #20]
 8004906:	2b00      	cmp	r3, #0
 8004908:	d016      	beq.n	8004938 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800490a:	4b30      	ldr	r3, [pc, #192]	; (80049cc <HAL_RCC_OscConfig+0x2b4>)
 800490c:	2201      	movs	r2, #1
 800490e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004910:	f7fe fe54 	bl	80035bc <HAL_GetTick>
 8004914:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004916:	e008      	b.n	800492a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004918:	f7fe fe50 	bl	80035bc <HAL_GetTick>
 800491c:	4602      	mov	r2, r0
 800491e:	693b      	ldr	r3, [r7, #16]
 8004920:	1ad3      	subs	r3, r2, r3
 8004922:	2b02      	cmp	r3, #2
 8004924:	d901      	bls.n	800492a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004926:	2303      	movs	r3, #3
 8004928:	e164      	b.n	8004bf4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800492a:	4b26      	ldr	r3, [pc, #152]	; (80049c4 <HAL_RCC_OscConfig+0x2ac>)
 800492c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800492e:	f003 0302 	and.w	r3, r3, #2
 8004932:	2b00      	cmp	r3, #0
 8004934:	d0f0      	beq.n	8004918 <HAL_RCC_OscConfig+0x200>
 8004936:	e015      	b.n	8004964 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004938:	4b24      	ldr	r3, [pc, #144]	; (80049cc <HAL_RCC_OscConfig+0x2b4>)
 800493a:	2200      	movs	r2, #0
 800493c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800493e:	f7fe fe3d 	bl	80035bc <HAL_GetTick>
 8004942:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004944:	e008      	b.n	8004958 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004946:	f7fe fe39 	bl	80035bc <HAL_GetTick>
 800494a:	4602      	mov	r2, r0
 800494c:	693b      	ldr	r3, [r7, #16]
 800494e:	1ad3      	subs	r3, r2, r3
 8004950:	2b02      	cmp	r3, #2
 8004952:	d901      	bls.n	8004958 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004954:	2303      	movs	r3, #3
 8004956:	e14d      	b.n	8004bf4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004958:	4b1a      	ldr	r3, [pc, #104]	; (80049c4 <HAL_RCC_OscConfig+0x2ac>)
 800495a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800495c:	f003 0302 	and.w	r3, r3, #2
 8004960:	2b00      	cmp	r3, #0
 8004962:	d1f0      	bne.n	8004946 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f003 0304 	and.w	r3, r3, #4
 800496c:	2b00      	cmp	r3, #0
 800496e:	f000 80a0 	beq.w	8004ab2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004972:	2300      	movs	r3, #0
 8004974:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004976:	4b13      	ldr	r3, [pc, #76]	; (80049c4 <HAL_RCC_OscConfig+0x2ac>)
 8004978:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800497a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800497e:	2b00      	cmp	r3, #0
 8004980:	d10f      	bne.n	80049a2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004982:	2300      	movs	r3, #0
 8004984:	60bb      	str	r3, [r7, #8]
 8004986:	4b0f      	ldr	r3, [pc, #60]	; (80049c4 <HAL_RCC_OscConfig+0x2ac>)
 8004988:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800498a:	4a0e      	ldr	r2, [pc, #56]	; (80049c4 <HAL_RCC_OscConfig+0x2ac>)
 800498c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004990:	6413      	str	r3, [r2, #64]	; 0x40
 8004992:	4b0c      	ldr	r3, [pc, #48]	; (80049c4 <HAL_RCC_OscConfig+0x2ac>)
 8004994:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004996:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800499a:	60bb      	str	r3, [r7, #8]
 800499c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800499e:	2301      	movs	r3, #1
 80049a0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049a2:	4b0b      	ldr	r3, [pc, #44]	; (80049d0 <HAL_RCC_OscConfig+0x2b8>)
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d121      	bne.n	80049f2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80049ae:	4b08      	ldr	r3, [pc, #32]	; (80049d0 <HAL_RCC_OscConfig+0x2b8>)
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	4a07      	ldr	r2, [pc, #28]	; (80049d0 <HAL_RCC_OscConfig+0x2b8>)
 80049b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80049b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80049ba:	f7fe fdff 	bl	80035bc <HAL_GetTick>
 80049be:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049c0:	e011      	b.n	80049e6 <HAL_RCC_OscConfig+0x2ce>
 80049c2:	bf00      	nop
 80049c4:	40023800 	.word	0x40023800
 80049c8:	42470000 	.word	0x42470000
 80049cc:	42470e80 	.word	0x42470e80
 80049d0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80049d4:	f7fe fdf2 	bl	80035bc <HAL_GetTick>
 80049d8:	4602      	mov	r2, r0
 80049da:	693b      	ldr	r3, [r7, #16]
 80049dc:	1ad3      	subs	r3, r2, r3
 80049de:	2b02      	cmp	r3, #2
 80049e0:	d901      	bls.n	80049e6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80049e2:	2303      	movs	r3, #3
 80049e4:	e106      	b.n	8004bf4 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049e6:	4b85      	ldr	r3, [pc, #532]	; (8004bfc <HAL_RCC_OscConfig+0x4e4>)
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d0f0      	beq.n	80049d4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	689b      	ldr	r3, [r3, #8]
 80049f6:	2b01      	cmp	r3, #1
 80049f8:	d106      	bne.n	8004a08 <HAL_RCC_OscConfig+0x2f0>
 80049fa:	4b81      	ldr	r3, [pc, #516]	; (8004c00 <HAL_RCC_OscConfig+0x4e8>)
 80049fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049fe:	4a80      	ldr	r2, [pc, #512]	; (8004c00 <HAL_RCC_OscConfig+0x4e8>)
 8004a00:	f043 0301 	orr.w	r3, r3, #1
 8004a04:	6713      	str	r3, [r2, #112]	; 0x70
 8004a06:	e01c      	b.n	8004a42 <HAL_RCC_OscConfig+0x32a>
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	689b      	ldr	r3, [r3, #8]
 8004a0c:	2b05      	cmp	r3, #5
 8004a0e:	d10c      	bne.n	8004a2a <HAL_RCC_OscConfig+0x312>
 8004a10:	4b7b      	ldr	r3, [pc, #492]	; (8004c00 <HAL_RCC_OscConfig+0x4e8>)
 8004a12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a14:	4a7a      	ldr	r2, [pc, #488]	; (8004c00 <HAL_RCC_OscConfig+0x4e8>)
 8004a16:	f043 0304 	orr.w	r3, r3, #4
 8004a1a:	6713      	str	r3, [r2, #112]	; 0x70
 8004a1c:	4b78      	ldr	r3, [pc, #480]	; (8004c00 <HAL_RCC_OscConfig+0x4e8>)
 8004a1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a20:	4a77      	ldr	r2, [pc, #476]	; (8004c00 <HAL_RCC_OscConfig+0x4e8>)
 8004a22:	f043 0301 	orr.w	r3, r3, #1
 8004a26:	6713      	str	r3, [r2, #112]	; 0x70
 8004a28:	e00b      	b.n	8004a42 <HAL_RCC_OscConfig+0x32a>
 8004a2a:	4b75      	ldr	r3, [pc, #468]	; (8004c00 <HAL_RCC_OscConfig+0x4e8>)
 8004a2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a2e:	4a74      	ldr	r2, [pc, #464]	; (8004c00 <HAL_RCC_OscConfig+0x4e8>)
 8004a30:	f023 0301 	bic.w	r3, r3, #1
 8004a34:	6713      	str	r3, [r2, #112]	; 0x70
 8004a36:	4b72      	ldr	r3, [pc, #456]	; (8004c00 <HAL_RCC_OscConfig+0x4e8>)
 8004a38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a3a:	4a71      	ldr	r2, [pc, #452]	; (8004c00 <HAL_RCC_OscConfig+0x4e8>)
 8004a3c:	f023 0304 	bic.w	r3, r3, #4
 8004a40:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	689b      	ldr	r3, [r3, #8]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d015      	beq.n	8004a76 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a4a:	f7fe fdb7 	bl	80035bc <HAL_GetTick>
 8004a4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a50:	e00a      	b.n	8004a68 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004a52:	f7fe fdb3 	bl	80035bc <HAL_GetTick>
 8004a56:	4602      	mov	r2, r0
 8004a58:	693b      	ldr	r3, [r7, #16]
 8004a5a:	1ad3      	subs	r3, r2, r3
 8004a5c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a60:	4293      	cmp	r3, r2
 8004a62:	d901      	bls.n	8004a68 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004a64:	2303      	movs	r3, #3
 8004a66:	e0c5      	b.n	8004bf4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a68:	4b65      	ldr	r3, [pc, #404]	; (8004c00 <HAL_RCC_OscConfig+0x4e8>)
 8004a6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a6c:	f003 0302 	and.w	r3, r3, #2
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d0ee      	beq.n	8004a52 <HAL_RCC_OscConfig+0x33a>
 8004a74:	e014      	b.n	8004aa0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a76:	f7fe fda1 	bl	80035bc <HAL_GetTick>
 8004a7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a7c:	e00a      	b.n	8004a94 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004a7e:	f7fe fd9d 	bl	80035bc <HAL_GetTick>
 8004a82:	4602      	mov	r2, r0
 8004a84:	693b      	ldr	r3, [r7, #16]
 8004a86:	1ad3      	subs	r3, r2, r3
 8004a88:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a8c:	4293      	cmp	r3, r2
 8004a8e:	d901      	bls.n	8004a94 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004a90:	2303      	movs	r3, #3
 8004a92:	e0af      	b.n	8004bf4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a94:	4b5a      	ldr	r3, [pc, #360]	; (8004c00 <HAL_RCC_OscConfig+0x4e8>)
 8004a96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a98:	f003 0302 	and.w	r3, r3, #2
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d1ee      	bne.n	8004a7e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004aa0:	7dfb      	ldrb	r3, [r7, #23]
 8004aa2:	2b01      	cmp	r3, #1
 8004aa4:	d105      	bne.n	8004ab2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004aa6:	4b56      	ldr	r3, [pc, #344]	; (8004c00 <HAL_RCC_OscConfig+0x4e8>)
 8004aa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aaa:	4a55      	ldr	r2, [pc, #340]	; (8004c00 <HAL_RCC_OscConfig+0x4e8>)
 8004aac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004ab0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	699b      	ldr	r3, [r3, #24]
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	f000 809b 	beq.w	8004bf2 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004abc:	4b50      	ldr	r3, [pc, #320]	; (8004c00 <HAL_RCC_OscConfig+0x4e8>)
 8004abe:	689b      	ldr	r3, [r3, #8]
 8004ac0:	f003 030c 	and.w	r3, r3, #12
 8004ac4:	2b08      	cmp	r3, #8
 8004ac6:	d05c      	beq.n	8004b82 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	699b      	ldr	r3, [r3, #24]
 8004acc:	2b02      	cmp	r3, #2
 8004ace:	d141      	bne.n	8004b54 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ad0:	4b4c      	ldr	r3, [pc, #304]	; (8004c04 <HAL_RCC_OscConfig+0x4ec>)
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ad6:	f7fe fd71 	bl	80035bc <HAL_GetTick>
 8004ada:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004adc:	e008      	b.n	8004af0 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004ade:	f7fe fd6d 	bl	80035bc <HAL_GetTick>
 8004ae2:	4602      	mov	r2, r0
 8004ae4:	693b      	ldr	r3, [r7, #16]
 8004ae6:	1ad3      	subs	r3, r2, r3
 8004ae8:	2b02      	cmp	r3, #2
 8004aea:	d901      	bls.n	8004af0 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004aec:	2303      	movs	r3, #3
 8004aee:	e081      	b.n	8004bf4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004af0:	4b43      	ldr	r3, [pc, #268]	; (8004c00 <HAL_RCC_OscConfig+0x4e8>)
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d1f0      	bne.n	8004ade <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	69da      	ldr	r2, [r3, #28]
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	6a1b      	ldr	r3, [r3, #32]
 8004b04:	431a      	orrs	r2, r3
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b0a:	019b      	lsls	r3, r3, #6
 8004b0c:	431a      	orrs	r2, r3
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b12:	085b      	lsrs	r3, r3, #1
 8004b14:	3b01      	subs	r3, #1
 8004b16:	041b      	lsls	r3, r3, #16
 8004b18:	431a      	orrs	r2, r3
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b1e:	061b      	lsls	r3, r3, #24
 8004b20:	4937      	ldr	r1, [pc, #220]	; (8004c00 <HAL_RCC_OscConfig+0x4e8>)
 8004b22:	4313      	orrs	r3, r2
 8004b24:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004b26:	4b37      	ldr	r3, [pc, #220]	; (8004c04 <HAL_RCC_OscConfig+0x4ec>)
 8004b28:	2201      	movs	r2, #1
 8004b2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b2c:	f7fe fd46 	bl	80035bc <HAL_GetTick>
 8004b30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b32:	e008      	b.n	8004b46 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b34:	f7fe fd42 	bl	80035bc <HAL_GetTick>
 8004b38:	4602      	mov	r2, r0
 8004b3a:	693b      	ldr	r3, [r7, #16]
 8004b3c:	1ad3      	subs	r3, r2, r3
 8004b3e:	2b02      	cmp	r3, #2
 8004b40:	d901      	bls.n	8004b46 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8004b42:	2303      	movs	r3, #3
 8004b44:	e056      	b.n	8004bf4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b46:	4b2e      	ldr	r3, [pc, #184]	; (8004c00 <HAL_RCC_OscConfig+0x4e8>)
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d0f0      	beq.n	8004b34 <HAL_RCC_OscConfig+0x41c>
 8004b52:	e04e      	b.n	8004bf2 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b54:	4b2b      	ldr	r3, [pc, #172]	; (8004c04 <HAL_RCC_OscConfig+0x4ec>)
 8004b56:	2200      	movs	r2, #0
 8004b58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b5a:	f7fe fd2f 	bl	80035bc <HAL_GetTick>
 8004b5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b60:	e008      	b.n	8004b74 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b62:	f7fe fd2b 	bl	80035bc <HAL_GetTick>
 8004b66:	4602      	mov	r2, r0
 8004b68:	693b      	ldr	r3, [r7, #16]
 8004b6a:	1ad3      	subs	r3, r2, r3
 8004b6c:	2b02      	cmp	r3, #2
 8004b6e:	d901      	bls.n	8004b74 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004b70:	2303      	movs	r3, #3
 8004b72:	e03f      	b.n	8004bf4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b74:	4b22      	ldr	r3, [pc, #136]	; (8004c00 <HAL_RCC_OscConfig+0x4e8>)
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d1f0      	bne.n	8004b62 <HAL_RCC_OscConfig+0x44a>
 8004b80:	e037      	b.n	8004bf2 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	699b      	ldr	r3, [r3, #24]
 8004b86:	2b01      	cmp	r3, #1
 8004b88:	d101      	bne.n	8004b8e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8004b8a:	2301      	movs	r3, #1
 8004b8c:	e032      	b.n	8004bf4 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004b8e:	4b1c      	ldr	r3, [pc, #112]	; (8004c00 <HAL_RCC_OscConfig+0x4e8>)
 8004b90:	685b      	ldr	r3, [r3, #4]
 8004b92:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	699b      	ldr	r3, [r3, #24]
 8004b98:	2b01      	cmp	r3, #1
 8004b9a:	d028      	beq.n	8004bee <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004ba6:	429a      	cmp	r2, r3
 8004ba8:	d121      	bne.n	8004bee <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004bb4:	429a      	cmp	r2, r3
 8004bb6:	d11a      	bne.n	8004bee <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004bb8:	68fa      	ldr	r2, [r7, #12]
 8004bba:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004bbe:	4013      	ands	r3, r2
 8004bc0:	687a      	ldr	r2, [r7, #4]
 8004bc2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004bc4:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004bc6:	4293      	cmp	r3, r2
 8004bc8:	d111      	bne.n	8004bee <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bd4:	085b      	lsrs	r3, r3, #1
 8004bd6:	3b01      	subs	r3, #1
 8004bd8:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004bda:	429a      	cmp	r2, r3
 8004bdc:	d107      	bne.n	8004bee <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004be8:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004bea:	429a      	cmp	r2, r3
 8004bec:	d001      	beq.n	8004bf2 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8004bee:	2301      	movs	r3, #1
 8004bf0:	e000      	b.n	8004bf4 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8004bf2:	2300      	movs	r3, #0
}
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	3718      	adds	r7, #24
 8004bf8:	46bd      	mov	sp, r7
 8004bfa:	bd80      	pop	{r7, pc}
 8004bfc:	40007000 	.word	0x40007000
 8004c00:	40023800 	.word	0x40023800
 8004c04:	42470060 	.word	0x42470060

08004c08 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	b084      	sub	sp, #16
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
 8004c10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d101      	bne.n	8004c1c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004c18:	2301      	movs	r3, #1
 8004c1a:	e0cc      	b.n	8004db6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004c1c:	4b68      	ldr	r3, [pc, #416]	; (8004dc0 <HAL_RCC_ClockConfig+0x1b8>)
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f003 0307 	and.w	r3, r3, #7
 8004c24:	683a      	ldr	r2, [r7, #0]
 8004c26:	429a      	cmp	r2, r3
 8004c28:	d90c      	bls.n	8004c44 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c2a:	4b65      	ldr	r3, [pc, #404]	; (8004dc0 <HAL_RCC_ClockConfig+0x1b8>)
 8004c2c:	683a      	ldr	r2, [r7, #0]
 8004c2e:	b2d2      	uxtb	r2, r2
 8004c30:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c32:	4b63      	ldr	r3, [pc, #396]	; (8004dc0 <HAL_RCC_ClockConfig+0x1b8>)
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f003 0307 	and.w	r3, r3, #7
 8004c3a:	683a      	ldr	r2, [r7, #0]
 8004c3c:	429a      	cmp	r2, r3
 8004c3e:	d001      	beq.n	8004c44 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004c40:	2301      	movs	r3, #1
 8004c42:	e0b8      	b.n	8004db6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f003 0302 	and.w	r3, r3, #2
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d020      	beq.n	8004c92 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	f003 0304 	and.w	r3, r3, #4
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d005      	beq.n	8004c68 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004c5c:	4b59      	ldr	r3, [pc, #356]	; (8004dc4 <HAL_RCC_ClockConfig+0x1bc>)
 8004c5e:	689b      	ldr	r3, [r3, #8]
 8004c60:	4a58      	ldr	r2, [pc, #352]	; (8004dc4 <HAL_RCC_ClockConfig+0x1bc>)
 8004c62:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004c66:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f003 0308 	and.w	r3, r3, #8
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d005      	beq.n	8004c80 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004c74:	4b53      	ldr	r3, [pc, #332]	; (8004dc4 <HAL_RCC_ClockConfig+0x1bc>)
 8004c76:	689b      	ldr	r3, [r3, #8]
 8004c78:	4a52      	ldr	r2, [pc, #328]	; (8004dc4 <HAL_RCC_ClockConfig+0x1bc>)
 8004c7a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004c7e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c80:	4b50      	ldr	r3, [pc, #320]	; (8004dc4 <HAL_RCC_ClockConfig+0x1bc>)
 8004c82:	689b      	ldr	r3, [r3, #8]
 8004c84:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	689b      	ldr	r3, [r3, #8]
 8004c8c:	494d      	ldr	r1, [pc, #308]	; (8004dc4 <HAL_RCC_ClockConfig+0x1bc>)
 8004c8e:	4313      	orrs	r3, r2
 8004c90:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f003 0301 	and.w	r3, r3, #1
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d044      	beq.n	8004d28 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	685b      	ldr	r3, [r3, #4]
 8004ca2:	2b01      	cmp	r3, #1
 8004ca4:	d107      	bne.n	8004cb6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ca6:	4b47      	ldr	r3, [pc, #284]	; (8004dc4 <HAL_RCC_ClockConfig+0x1bc>)
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d119      	bne.n	8004ce6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004cb2:	2301      	movs	r3, #1
 8004cb4:	e07f      	b.n	8004db6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	685b      	ldr	r3, [r3, #4]
 8004cba:	2b02      	cmp	r3, #2
 8004cbc:	d003      	beq.n	8004cc6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004cc2:	2b03      	cmp	r3, #3
 8004cc4:	d107      	bne.n	8004cd6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004cc6:	4b3f      	ldr	r3, [pc, #252]	; (8004dc4 <HAL_RCC_ClockConfig+0x1bc>)
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d109      	bne.n	8004ce6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004cd2:	2301      	movs	r3, #1
 8004cd4:	e06f      	b.n	8004db6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004cd6:	4b3b      	ldr	r3, [pc, #236]	; (8004dc4 <HAL_RCC_ClockConfig+0x1bc>)
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f003 0302 	and.w	r3, r3, #2
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d101      	bne.n	8004ce6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ce2:	2301      	movs	r3, #1
 8004ce4:	e067      	b.n	8004db6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004ce6:	4b37      	ldr	r3, [pc, #220]	; (8004dc4 <HAL_RCC_ClockConfig+0x1bc>)
 8004ce8:	689b      	ldr	r3, [r3, #8]
 8004cea:	f023 0203 	bic.w	r2, r3, #3
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	685b      	ldr	r3, [r3, #4]
 8004cf2:	4934      	ldr	r1, [pc, #208]	; (8004dc4 <HAL_RCC_ClockConfig+0x1bc>)
 8004cf4:	4313      	orrs	r3, r2
 8004cf6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004cf8:	f7fe fc60 	bl	80035bc <HAL_GetTick>
 8004cfc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004cfe:	e00a      	b.n	8004d16 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d00:	f7fe fc5c 	bl	80035bc <HAL_GetTick>
 8004d04:	4602      	mov	r2, r0
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	1ad3      	subs	r3, r2, r3
 8004d0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d0e:	4293      	cmp	r3, r2
 8004d10:	d901      	bls.n	8004d16 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004d12:	2303      	movs	r3, #3
 8004d14:	e04f      	b.n	8004db6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d16:	4b2b      	ldr	r3, [pc, #172]	; (8004dc4 <HAL_RCC_ClockConfig+0x1bc>)
 8004d18:	689b      	ldr	r3, [r3, #8]
 8004d1a:	f003 020c 	and.w	r2, r3, #12
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	685b      	ldr	r3, [r3, #4]
 8004d22:	009b      	lsls	r3, r3, #2
 8004d24:	429a      	cmp	r2, r3
 8004d26:	d1eb      	bne.n	8004d00 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004d28:	4b25      	ldr	r3, [pc, #148]	; (8004dc0 <HAL_RCC_ClockConfig+0x1b8>)
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f003 0307 	and.w	r3, r3, #7
 8004d30:	683a      	ldr	r2, [r7, #0]
 8004d32:	429a      	cmp	r2, r3
 8004d34:	d20c      	bcs.n	8004d50 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d36:	4b22      	ldr	r3, [pc, #136]	; (8004dc0 <HAL_RCC_ClockConfig+0x1b8>)
 8004d38:	683a      	ldr	r2, [r7, #0]
 8004d3a:	b2d2      	uxtb	r2, r2
 8004d3c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d3e:	4b20      	ldr	r3, [pc, #128]	; (8004dc0 <HAL_RCC_ClockConfig+0x1b8>)
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f003 0307 	and.w	r3, r3, #7
 8004d46:	683a      	ldr	r2, [r7, #0]
 8004d48:	429a      	cmp	r2, r3
 8004d4a:	d001      	beq.n	8004d50 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004d4c:	2301      	movs	r3, #1
 8004d4e:	e032      	b.n	8004db6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f003 0304 	and.w	r3, r3, #4
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d008      	beq.n	8004d6e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004d5c:	4b19      	ldr	r3, [pc, #100]	; (8004dc4 <HAL_RCC_ClockConfig+0x1bc>)
 8004d5e:	689b      	ldr	r3, [r3, #8]
 8004d60:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	68db      	ldr	r3, [r3, #12]
 8004d68:	4916      	ldr	r1, [pc, #88]	; (8004dc4 <HAL_RCC_ClockConfig+0x1bc>)
 8004d6a:	4313      	orrs	r3, r2
 8004d6c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f003 0308 	and.w	r3, r3, #8
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d009      	beq.n	8004d8e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004d7a:	4b12      	ldr	r3, [pc, #72]	; (8004dc4 <HAL_RCC_ClockConfig+0x1bc>)
 8004d7c:	689b      	ldr	r3, [r3, #8]
 8004d7e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	691b      	ldr	r3, [r3, #16]
 8004d86:	00db      	lsls	r3, r3, #3
 8004d88:	490e      	ldr	r1, [pc, #56]	; (8004dc4 <HAL_RCC_ClockConfig+0x1bc>)
 8004d8a:	4313      	orrs	r3, r2
 8004d8c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004d8e:	f000 f821 	bl	8004dd4 <HAL_RCC_GetSysClockFreq>
 8004d92:	4602      	mov	r2, r0
 8004d94:	4b0b      	ldr	r3, [pc, #44]	; (8004dc4 <HAL_RCC_ClockConfig+0x1bc>)
 8004d96:	689b      	ldr	r3, [r3, #8]
 8004d98:	091b      	lsrs	r3, r3, #4
 8004d9a:	f003 030f 	and.w	r3, r3, #15
 8004d9e:	490a      	ldr	r1, [pc, #40]	; (8004dc8 <HAL_RCC_ClockConfig+0x1c0>)
 8004da0:	5ccb      	ldrb	r3, [r1, r3]
 8004da2:	fa22 f303 	lsr.w	r3, r2, r3
 8004da6:	4a09      	ldr	r2, [pc, #36]	; (8004dcc <HAL_RCC_ClockConfig+0x1c4>)
 8004da8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004daa:	4b09      	ldr	r3, [pc, #36]	; (8004dd0 <HAL_RCC_ClockConfig+0x1c8>)
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	4618      	mov	r0, r3
 8004db0:	f7fe fbc0 	bl	8003534 <HAL_InitTick>

  return HAL_OK;
 8004db4:	2300      	movs	r3, #0
}
 8004db6:	4618      	mov	r0, r3
 8004db8:	3710      	adds	r7, #16
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	bd80      	pop	{r7, pc}
 8004dbe:	bf00      	nop
 8004dc0:	40023c00 	.word	0x40023c00
 8004dc4:	40023800 	.word	0x40023800
 8004dc8:	0800bbf8 	.word	0x0800bbf8
 8004dcc:	20000014 	.word	0x20000014
 8004dd0:	2000006c 	.word	0x2000006c

08004dd4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004dd4:	b5b0      	push	{r4, r5, r7, lr}
 8004dd6:	b084      	sub	sp, #16
 8004dd8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004dda:	2100      	movs	r1, #0
 8004ddc:	6079      	str	r1, [r7, #4]
 8004dde:	2100      	movs	r1, #0
 8004de0:	60f9      	str	r1, [r7, #12]
 8004de2:	2100      	movs	r1, #0
 8004de4:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004de6:	2100      	movs	r1, #0
 8004de8:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004dea:	4952      	ldr	r1, [pc, #328]	; (8004f34 <HAL_RCC_GetSysClockFreq+0x160>)
 8004dec:	6889      	ldr	r1, [r1, #8]
 8004dee:	f001 010c 	and.w	r1, r1, #12
 8004df2:	2908      	cmp	r1, #8
 8004df4:	d00d      	beq.n	8004e12 <HAL_RCC_GetSysClockFreq+0x3e>
 8004df6:	2908      	cmp	r1, #8
 8004df8:	f200 8094 	bhi.w	8004f24 <HAL_RCC_GetSysClockFreq+0x150>
 8004dfc:	2900      	cmp	r1, #0
 8004dfe:	d002      	beq.n	8004e06 <HAL_RCC_GetSysClockFreq+0x32>
 8004e00:	2904      	cmp	r1, #4
 8004e02:	d003      	beq.n	8004e0c <HAL_RCC_GetSysClockFreq+0x38>
 8004e04:	e08e      	b.n	8004f24 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004e06:	4b4c      	ldr	r3, [pc, #304]	; (8004f38 <HAL_RCC_GetSysClockFreq+0x164>)
 8004e08:	60bb      	str	r3, [r7, #8]
       break;
 8004e0a:	e08e      	b.n	8004f2a <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004e0c:	4b4b      	ldr	r3, [pc, #300]	; (8004f3c <HAL_RCC_GetSysClockFreq+0x168>)
 8004e0e:	60bb      	str	r3, [r7, #8]
      break;
 8004e10:	e08b      	b.n	8004f2a <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004e12:	4948      	ldr	r1, [pc, #288]	; (8004f34 <HAL_RCC_GetSysClockFreq+0x160>)
 8004e14:	6849      	ldr	r1, [r1, #4]
 8004e16:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8004e1a:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004e1c:	4945      	ldr	r1, [pc, #276]	; (8004f34 <HAL_RCC_GetSysClockFreq+0x160>)
 8004e1e:	6849      	ldr	r1, [r1, #4]
 8004e20:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8004e24:	2900      	cmp	r1, #0
 8004e26:	d024      	beq.n	8004e72 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004e28:	4942      	ldr	r1, [pc, #264]	; (8004f34 <HAL_RCC_GetSysClockFreq+0x160>)
 8004e2a:	6849      	ldr	r1, [r1, #4]
 8004e2c:	0989      	lsrs	r1, r1, #6
 8004e2e:	4608      	mov	r0, r1
 8004e30:	f04f 0100 	mov.w	r1, #0
 8004e34:	f240 14ff 	movw	r4, #511	; 0x1ff
 8004e38:	f04f 0500 	mov.w	r5, #0
 8004e3c:	ea00 0204 	and.w	r2, r0, r4
 8004e40:	ea01 0305 	and.w	r3, r1, r5
 8004e44:	493d      	ldr	r1, [pc, #244]	; (8004f3c <HAL_RCC_GetSysClockFreq+0x168>)
 8004e46:	fb01 f003 	mul.w	r0, r1, r3
 8004e4a:	2100      	movs	r1, #0
 8004e4c:	fb01 f102 	mul.w	r1, r1, r2
 8004e50:	1844      	adds	r4, r0, r1
 8004e52:	493a      	ldr	r1, [pc, #232]	; (8004f3c <HAL_RCC_GetSysClockFreq+0x168>)
 8004e54:	fba2 0101 	umull	r0, r1, r2, r1
 8004e58:	1863      	adds	r3, r4, r1
 8004e5a:	4619      	mov	r1, r3
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	461a      	mov	r2, r3
 8004e60:	f04f 0300 	mov.w	r3, #0
 8004e64:	f7fb ff18 	bl	8000c98 <__aeabi_uldivmod>
 8004e68:	4602      	mov	r2, r0
 8004e6a:	460b      	mov	r3, r1
 8004e6c:	4613      	mov	r3, r2
 8004e6e:	60fb      	str	r3, [r7, #12]
 8004e70:	e04a      	b.n	8004f08 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004e72:	4b30      	ldr	r3, [pc, #192]	; (8004f34 <HAL_RCC_GetSysClockFreq+0x160>)
 8004e74:	685b      	ldr	r3, [r3, #4]
 8004e76:	099b      	lsrs	r3, r3, #6
 8004e78:	461a      	mov	r2, r3
 8004e7a:	f04f 0300 	mov.w	r3, #0
 8004e7e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004e82:	f04f 0100 	mov.w	r1, #0
 8004e86:	ea02 0400 	and.w	r4, r2, r0
 8004e8a:	ea03 0501 	and.w	r5, r3, r1
 8004e8e:	4620      	mov	r0, r4
 8004e90:	4629      	mov	r1, r5
 8004e92:	f04f 0200 	mov.w	r2, #0
 8004e96:	f04f 0300 	mov.w	r3, #0
 8004e9a:	014b      	lsls	r3, r1, #5
 8004e9c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004ea0:	0142      	lsls	r2, r0, #5
 8004ea2:	4610      	mov	r0, r2
 8004ea4:	4619      	mov	r1, r3
 8004ea6:	1b00      	subs	r0, r0, r4
 8004ea8:	eb61 0105 	sbc.w	r1, r1, r5
 8004eac:	f04f 0200 	mov.w	r2, #0
 8004eb0:	f04f 0300 	mov.w	r3, #0
 8004eb4:	018b      	lsls	r3, r1, #6
 8004eb6:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004eba:	0182      	lsls	r2, r0, #6
 8004ebc:	1a12      	subs	r2, r2, r0
 8004ebe:	eb63 0301 	sbc.w	r3, r3, r1
 8004ec2:	f04f 0000 	mov.w	r0, #0
 8004ec6:	f04f 0100 	mov.w	r1, #0
 8004eca:	00d9      	lsls	r1, r3, #3
 8004ecc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004ed0:	00d0      	lsls	r0, r2, #3
 8004ed2:	4602      	mov	r2, r0
 8004ed4:	460b      	mov	r3, r1
 8004ed6:	1912      	adds	r2, r2, r4
 8004ed8:	eb45 0303 	adc.w	r3, r5, r3
 8004edc:	f04f 0000 	mov.w	r0, #0
 8004ee0:	f04f 0100 	mov.w	r1, #0
 8004ee4:	0299      	lsls	r1, r3, #10
 8004ee6:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004eea:	0290      	lsls	r0, r2, #10
 8004eec:	4602      	mov	r2, r0
 8004eee:	460b      	mov	r3, r1
 8004ef0:	4610      	mov	r0, r2
 8004ef2:	4619      	mov	r1, r3
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	461a      	mov	r2, r3
 8004ef8:	f04f 0300 	mov.w	r3, #0
 8004efc:	f7fb fecc 	bl	8000c98 <__aeabi_uldivmod>
 8004f00:	4602      	mov	r2, r0
 8004f02:	460b      	mov	r3, r1
 8004f04:	4613      	mov	r3, r2
 8004f06:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004f08:	4b0a      	ldr	r3, [pc, #40]	; (8004f34 <HAL_RCC_GetSysClockFreq+0x160>)
 8004f0a:	685b      	ldr	r3, [r3, #4]
 8004f0c:	0c1b      	lsrs	r3, r3, #16
 8004f0e:	f003 0303 	and.w	r3, r3, #3
 8004f12:	3301      	adds	r3, #1
 8004f14:	005b      	lsls	r3, r3, #1
 8004f16:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004f18:	68fa      	ldr	r2, [r7, #12]
 8004f1a:	683b      	ldr	r3, [r7, #0]
 8004f1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f20:	60bb      	str	r3, [r7, #8]
      break;
 8004f22:	e002      	b.n	8004f2a <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004f24:	4b04      	ldr	r3, [pc, #16]	; (8004f38 <HAL_RCC_GetSysClockFreq+0x164>)
 8004f26:	60bb      	str	r3, [r7, #8]
      break;
 8004f28:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004f2a:	68bb      	ldr	r3, [r7, #8]
}
 8004f2c:	4618      	mov	r0, r3
 8004f2e:	3710      	adds	r7, #16
 8004f30:	46bd      	mov	sp, r7
 8004f32:	bdb0      	pop	{r4, r5, r7, pc}
 8004f34:	40023800 	.word	0x40023800
 8004f38:	00f42400 	.word	0x00f42400
 8004f3c:	017d7840 	.word	0x017d7840

08004f40 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004f40:	b480      	push	{r7}
 8004f42:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004f44:	4b03      	ldr	r3, [pc, #12]	; (8004f54 <HAL_RCC_GetHCLKFreq+0x14>)
 8004f46:	681b      	ldr	r3, [r3, #0]
}
 8004f48:	4618      	mov	r0, r3
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f50:	4770      	bx	lr
 8004f52:	bf00      	nop
 8004f54:	20000014 	.word	0x20000014

08004f58 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004f5c:	f7ff fff0 	bl	8004f40 <HAL_RCC_GetHCLKFreq>
 8004f60:	4602      	mov	r2, r0
 8004f62:	4b05      	ldr	r3, [pc, #20]	; (8004f78 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004f64:	689b      	ldr	r3, [r3, #8]
 8004f66:	0a9b      	lsrs	r3, r3, #10
 8004f68:	f003 0307 	and.w	r3, r3, #7
 8004f6c:	4903      	ldr	r1, [pc, #12]	; (8004f7c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004f6e:	5ccb      	ldrb	r3, [r1, r3]
 8004f70:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004f74:	4618      	mov	r0, r3
 8004f76:	bd80      	pop	{r7, pc}
 8004f78:	40023800 	.word	0x40023800
 8004f7c:	0800bc08 	.word	0x0800bc08

08004f80 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004f80:	b580      	push	{r7, lr}
 8004f82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004f84:	f7ff ffdc 	bl	8004f40 <HAL_RCC_GetHCLKFreq>
 8004f88:	4602      	mov	r2, r0
 8004f8a:	4b05      	ldr	r3, [pc, #20]	; (8004fa0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004f8c:	689b      	ldr	r3, [r3, #8]
 8004f8e:	0b5b      	lsrs	r3, r3, #13
 8004f90:	f003 0307 	and.w	r3, r3, #7
 8004f94:	4903      	ldr	r1, [pc, #12]	; (8004fa4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004f96:	5ccb      	ldrb	r3, [r1, r3]
 8004f98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004f9c:	4618      	mov	r0, r3
 8004f9e:	bd80      	pop	{r7, pc}
 8004fa0:	40023800 	.word	0x40023800
 8004fa4:	0800bc08 	.word	0x0800bc08

08004fa8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	b082      	sub	sp, #8
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d101      	bne.n	8004fba <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004fb6:	2301      	movs	r3, #1
 8004fb8:	e07b      	b.n	80050b2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d108      	bne.n	8004fd4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	685b      	ldr	r3, [r3, #4]
 8004fc6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004fca:	d009      	beq.n	8004fe0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2200      	movs	r2, #0
 8004fd0:	61da      	str	r2, [r3, #28]
 8004fd2:	e005      	b.n	8004fe0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	2200      	movs	r2, #0
 8004fde:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004fec:	b2db      	uxtb	r3, r3
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d106      	bne.n	8005000 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2200      	movs	r2, #0
 8004ff6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004ffa:	6878      	ldr	r0, [r7, #4]
 8004ffc:	f7fd fd5e 	bl	8002abc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2202      	movs	r2, #2
 8005004:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	681a      	ldr	r2, [r3, #0]
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005016:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	685b      	ldr	r3, [r3, #4]
 800501c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	689b      	ldr	r3, [r3, #8]
 8005024:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005028:	431a      	orrs	r2, r3
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	68db      	ldr	r3, [r3, #12]
 800502e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005032:	431a      	orrs	r2, r3
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	691b      	ldr	r3, [r3, #16]
 8005038:	f003 0302 	and.w	r3, r3, #2
 800503c:	431a      	orrs	r2, r3
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	695b      	ldr	r3, [r3, #20]
 8005042:	f003 0301 	and.w	r3, r3, #1
 8005046:	431a      	orrs	r2, r3
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	699b      	ldr	r3, [r3, #24]
 800504c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005050:	431a      	orrs	r2, r3
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	69db      	ldr	r3, [r3, #28]
 8005056:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800505a:	431a      	orrs	r2, r3
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	6a1b      	ldr	r3, [r3, #32]
 8005060:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005064:	ea42 0103 	orr.w	r1, r2, r3
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800506c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	430a      	orrs	r2, r1
 8005076:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	699b      	ldr	r3, [r3, #24]
 800507c:	0c1b      	lsrs	r3, r3, #16
 800507e:	f003 0104 	and.w	r1, r3, #4
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005086:	f003 0210 	and.w	r2, r3, #16
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	430a      	orrs	r2, r1
 8005090:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	69da      	ldr	r2, [r3, #28]
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80050a0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	2200      	movs	r2, #0
 80050a6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2201      	movs	r2, #1
 80050ac:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80050b0:	2300      	movs	r3, #0
}
 80050b2:	4618      	mov	r0, r3
 80050b4:	3708      	adds	r7, #8
 80050b6:	46bd      	mov	sp, r7
 80050b8:	bd80      	pop	{r7, pc}

080050ba <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80050ba:	b580      	push	{r7, lr}
 80050bc:	b088      	sub	sp, #32
 80050be:	af00      	add	r7, sp, #0
 80050c0:	60f8      	str	r0, [r7, #12]
 80050c2:	60b9      	str	r1, [r7, #8]
 80050c4:	603b      	str	r3, [r7, #0]
 80050c6:	4613      	mov	r3, r2
 80050c8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80050ca:	2300      	movs	r3, #0
 80050cc:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80050d4:	2b01      	cmp	r3, #1
 80050d6:	d101      	bne.n	80050dc <HAL_SPI_Transmit+0x22>
 80050d8:	2302      	movs	r3, #2
 80050da:	e126      	b.n	800532a <HAL_SPI_Transmit+0x270>
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	2201      	movs	r2, #1
 80050e0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80050e4:	f7fe fa6a 	bl	80035bc <HAL_GetTick>
 80050e8:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80050ea:	88fb      	ldrh	r3, [r7, #6]
 80050ec:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80050f4:	b2db      	uxtb	r3, r3
 80050f6:	2b01      	cmp	r3, #1
 80050f8:	d002      	beq.n	8005100 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80050fa:	2302      	movs	r3, #2
 80050fc:	77fb      	strb	r3, [r7, #31]
    goto error;
 80050fe:	e10b      	b.n	8005318 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8005100:	68bb      	ldr	r3, [r7, #8]
 8005102:	2b00      	cmp	r3, #0
 8005104:	d002      	beq.n	800510c <HAL_SPI_Transmit+0x52>
 8005106:	88fb      	ldrh	r3, [r7, #6]
 8005108:	2b00      	cmp	r3, #0
 800510a:	d102      	bne.n	8005112 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800510c:	2301      	movs	r3, #1
 800510e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005110:	e102      	b.n	8005318 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	2203      	movs	r2, #3
 8005116:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	2200      	movs	r2, #0
 800511e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	68ba      	ldr	r2, [r7, #8]
 8005124:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	88fa      	ldrh	r2, [r7, #6]
 800512a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	88fa      	ldrh	r2, [r7, #6]
 8005130:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	2200      	movs	r2, #0
 8005136:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	2200      	movs	r2, #0
 800513c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	2200      	movs	r2, #0
 8005142:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	2200      	movs	r2, #0
 8005148:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	2200      	movs	r2, #0
 800514e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	689b      	ldr	r3, [r3, #8]
 8005154:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005158:	d10f      	bne.n	800517a <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	681a      	ldr	r2, [r3, #0]
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005168:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	681a      	ldr	r2, [r3, #0]
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005178:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005184:	2b40      	cmp	r3, #64	; 0x40
 8005186:	d007      	beq.n	8005198 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	681a      	ldr	r2, [r3, #0]
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005196:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	68db      	ldr	r3, [r3, #12]
 800519c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80051a0:	d14b      	bne.n	800523a <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	685b      	ldr	r3, [r3, #4]
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d002      	beq.n	80051b0 <HAL_SPI_Transmit+0xf6>
 80051aa:	8afb      	ldrh	r3, [r7, #22]
 80051ac:	2b01      	cmp	r3, #1
 80051ae:	d13e      	bne.n	800522e <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051b4:	881a      	ldrh	r2, [r3, #0]
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051c0:	1c9a      	adds	r2, r3, #2
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80051ca:	b29b      	uxth	r3, r3
 80051cc:	3b01      	subs	r3, #1
 80051ce:	b29a      	uxth	r2, r3
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80051d4:	e02b      	b.n	800522e <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	689b      	ldr	r3, [r3, #8]
 80051dc:	f003 0302 	and.w	r3, r3, #2
 80051e0:	2b02      	cmp	r3, #2
 80051e2:	d112      	bne.n	800520a <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051e8:	881a      	ldrh	r2, [r3, #0]
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051f4:	1c9a      	adds	r2, r3, #2
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80051fe:	b29b      	uxth	r3, r3
 8005200:	3b01      	subs	r3, #1
 8005202:	b29a      	uxth	r2, r3
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	86da      	strh	r2, [r3, #54]	; 0x36
 8005208:	e011      	b.n	800522e <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800520a:	f7fe f9d7 	bl	80035bc <HAL_GetTick>
 800520e:	4602      	mov	r2, r0
 8005210:	69bb      	ldr	r3, [r7, #24]
 8005212:	1ad3      	subs	r3, r2, r3
 8005214:	683a      	ldr	r2, [r7, #0]
 8005216:	429a      	cmp	r2, r3
 8005218:	d803      	bhi.n	8005222 <HAL_SPI_Transmit+0x168>
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005220:	d102      	bne.n	8005228 <HAL_SPI_Transmit+0x16e>
 8005222:	683b      	ldr	r3, [r7, #0]
 8005224:	2b00      	cmp	r3, #0
 8005226:	d102      	bne.n	800522e <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8005228:	2303      	movs	r3, #3
 800522a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800522c:	e074      	b.n	8005318 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005232:	b29b      	uxth	r3, r3
 8005234:	2b00      	cmp	r3, #0
 8005236:	d1ce      	bne.n	80051d6 <HAL_SPI_Transmit+0x11c>
 8005238:	e04c      	b.n	80052d4 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	685b      	ldr	r3, [r3, #4]
 800523e:	2b00      	cmp	r3, #0
 8005240:	d002      	beq.n	8005248 <HAL_SPI_Transmit+0x18e>
 8005242:	8afb      	ldrh	r3, [r7, #22]
 8005244:	2b01      	cmp	r3, #1
 8005246:	d140      	bne.n	80052ca <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	330c      	adds	r3, #12
 8005252:	7812      	ldrb	r2, [r2, #0]
 8005254:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800525a:	1c5a      	adds	r2, r3, #1
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005264:	b29b      	uxth	r3, r3
 8005266:	3b01      	subs	r3, #1
 8005268:	b29a      	uxth	r2, r3
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800526e:	e02c      	b.n	80052ca <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	689b      	ldr	r3, [r3, #8]
 8005276:	f003 0302 	and.w	r3, r3, #2
 800527a:	2b02      	cmp	r3, #2
 800527c:	d113      	bne.n	80052a6 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	330c      	adds	r3, #12
 8005288:	7812      	ldrb	r2, [r2, #0]
 800528a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005290:	1c5a      	adds	r2, r3, #1
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800529a:	b29b      	uxth	r3, r3
 800529c:	3b01      	subs	r3, #1
 800529e:	b29a      	uxth	r2, r3
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	86da      	strh	r2, [r3, #54]	; 0x36
 80052a4:	e011      	b.n	80052ca <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80052a6:	f7fe f989 	bl	80035bc <HAL_GetTick>
 80052aa:	4602      	mov	r2, r0
 80052ac:	69bb      	ldr	r3, [r7, #24]
 80052ae:	1ad3      	subs	r3, r2, r3
 80052b0:	683a      	ldr	r2, [r7, #0]
 80052b2:	429a      	cmp	r2, r3
 80052b4:	d803      	bhi.n	80052be <HAL_SPI_Transmit+0x204>
 80052b6:	683b      	ldr	r3, [r7, #0]
 80052b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052bc:	d102      	bne.n	80052c4 <HAL_SPI_Transmit+0x20a>
 80052be:	683b      	ldr	r3, [r7, #0]
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d102      	bne.n	80052ca <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80052c4:	2303      	movs	r3, #3
 80052c6:	77fb      	strb	r3, [r7, #31]
          goto error;
 80052c8:	e026      	b.n	8005318 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80052ce:	b29b      	uxth	r3, r3
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d1cd      	bne.n	8005270 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80052d4:	69ba      	ldr	r2, [r7, #24]
 80052d6:	6839      	ldr	r1, [r7, #0]
 80052d8:	68f8      	ldr	r0, [r7, #12]
 80052da:	f000 f9df 	bl	800569c <SPI_EndRxTxTransaction>
 80052de:	4603      	mov	r3, r0
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d002      	beq.n	80052ea <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	2220      	movs	r2, #32
 80052e8:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	689b      	ldr	r3, [r3, #8]
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d10a      	bne.n	8005308 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80052f2:	2300      	movs	r3, #0
 80052f4:	613b      	str	r3, [r7, #16]
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	68db      	ldr	r3, [r3, #12]
 80052fc:	613b      	str	r3, [r7, #16]
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	689b      	ldr	r3, [r3, #8]
 8005304:	613b      	str	r3, [r7, #16]
 8005306:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800530c:	2b00      	cmp	r3, #0
 800530e:	d002      	beq.n	8005316 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8005310:	2301      	movs	r3, #1
 8005312:	77fb      	strb	r3, [r7, #31]
 8005314:	e000      	b.n	8005318 <HAL_SPI_Transmit+0x25e>
  }

error:
 8005316:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	2201      	movs	r2, #1
 800531c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	2200      	movs	r2, #0
 8005324:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005328:	7ffb      	ldrb	r3, [r7, #31]
}
 800532a:	4618      	mov	r0, r3
 800532c:	3720      	adds	r7, #32
 800532e:	46bd      	mov	sp, r7
 8005330:	bd80      	pop	{r7, pc}
	...

08005334 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005334:	b580      	push	{r7, lr}
 8005336:	b088      	sub	sp, #32
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	685b      	ldr	r3, [r3, #4]
 8005342:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	689b      	ldr	r3, [r3, #8]
 800534a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800534c:	69bb      	ldr	r3, [r7, #24]
 800534e:	099b      	lsrs	r3, r3, #6
 8005350:	f003 0301 	and.w	r3, r3, #1
 8005354:	2b00      	cmp	r3, #0
 8005356:	d10f      	bne.n	8005378 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005358:	69bb      	ldr	r3, [r7, #24]
 800535a:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800535e:	2b00      	cmp	r3, #0
 8005360:	d00a      	beq.n	8005378 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005362:	69fb      	ldr	r3, [r7, #28]
 8005364:	099b      	lsrs	r3, r3, #6
 8005366:	f003 0301 	and.w	r3, r3, #1
 800536a:	2b00      	cmp	r3, #0
 800536c:	d004      	beq.n	8005378 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005372:	6878      	ldr	r0, [r7, #4]
 8005374:	4798      	blx	r3
    return;
 8005376:	e0d7      	b.n	8005528 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8005378:	69bb      	ldr	r3, [r7, #24]
 800537a:	085b      	lsrs	r3, r3, #1
 800537c:	f003 0301 	and.w	r3, r3, #1
 8005380:	2b00      	cmp	r3, #0
 8005382:	d00a      	beq.n	800539a <HAL_SPI_IRQHandler+0x66>
 8005384:	69fb      	ldr	r3, [r7, #28]
 8005386:	09db      	lsrs	r3, r3, #7
 8005388:	f003 0301 	and.w	r3, r3, #1
 800538c:	2b00      	cmp	r3, #0
 800538e:	d004      	beq.n	800539a <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005394:	6878      	ldr	r0, [r7, #4]
 8005396:	4798      	blx	r3
    return;
 8005398:	e0c6      	b.n	8005528 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800539a:	69bb      	ldr	r3, [r7, #24]
 800539c:	095b      	lsrs	r3, r3, #5
 800539e:	f003 0301 	and.w	r3, r3, #1
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d10c      	bne.n	80053c0 <HAL_SPI_IRQHandler+0x8c>
 80053a6:	69bb      	ldr	r3, [r7, #24]
 80053a8:	099b      	lsrs	r3, r3, #6
 80053aa:	f003 0301 	and.w	r3, r3, #1
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d106      	bne.n	80053c0 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80053b2:	69bb      	ldr	r3, [r7, #24]
 80053b4:	0a1b      	lsrs	r3, r3, #8
 80053b6:	f003 0301 	and.w	r3, r3, #1
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	f000 80b4 	beq.w	8005528 <HAL_SPI_IRQHandler+0x1f4>
 80053c0:	69fb      	ldr	r3, [r7, #28]
 80053c2:	095b      	lsrs	r3, r3, #5
 80053c4:	f003 0301 	and.w	r3, r3, #1
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	f000 80ad 	beq.w	8005528 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80053ce:	69bb      	ldr	r3, [r7, #24]
 80053d0:	099b      	lsrs	r3, r3, #6
 80053d2:	f003 0301 	and.w	r3, r3, #1
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d023      	beq.n	8005422 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80053e0:	b2db      	uxtb	r3, r3
 80053e2:	2b03      	cmp	r3, #3
 80053e4:	d011      	beq.n	800540a <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053ea:	f043 0204 	orr.w	r2, r3, #4
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80053f2:	2300      	movs	r3, #0
 80053f4:	617b      	str	r3, [r7, #20]
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	68db      	ldr	r3, [r3, #12]
 80053fc:	617b      	str	r3, [r7, #20]
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	689b      	ldr	r3, [r3, #8]
 8005404:	617b      	str	r3, [r7, #20]
 8005406:	697b      	ldr	r3, [r7, #20]
 8005408:	e00b      	b.n	8005422 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800540a:	2300      	movs	r3, #0
 800540c:	613b      	str	r3, [r7, #16]
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	68db      	ldr	r3, [r3, #12]
 8005414:	613b      	str	r3, [r7, #16]
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	689b      	ldr	r3, [r3, #8]
 800541c:	613b      	str	r3, [r7, #16]
 800541e:	693b      	ldr	r3, [r7, #16]
        return;
 8005420:	e082      	b.n	8005528 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8005422:	69bb      	ldr	r3, [r7, #24]
 8005424:	095b      	lsrs	r3, r3, #5
 8005426:	f003 0301 	and.w	r3, r3, #1
 800542a:	2b00      	cmp	r3, #0
 800542c:	d014      	beq.n	8005458 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005432:	f043 0201 	orr.w	r2, r3, #1
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800543a:	2300      	movs	r3, #0
 800543c:	60fb      	str	r3, [r7, #12]
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	689b      	ldr	r3, [r3, #8]
 8005444:	60fb      	str	r3, [r7, #12]
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	681a      	ldr	r2, [r3, #0]
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005454:	601a      	str	r2, [r3, #0]
 8005456:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8005458:	69bb      	ldr	r3, [r7, #24]
 800545a:	0a1b      	lsrs	r3, r3, #8
 800545c:	f003 0301 	and.w	r3, r3, #1
 8005460:	2b00      	cmp	r3, #0
 8005462:	d00c      	beq.n	800547e <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005468:	f043 0208 	orr.w	r2, r3, #8
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005470:	2300      	movs	r3, #0
 8005472:	60bb      	str	r3, [r7, #8]
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	689b      	ldr	r3, [r3, #8]
 800547a:	60bb      	str	r3, [r7, #8]
 800547c:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005482:	2b00      	cmp	r3, #0
 8005484:	d04f      	beq.n	8005526 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	685a      	ldr	r2, [r3, #4]
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005494:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	2201      	movs	r2, #1
 800549a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800549e:	69fb      	ldr	r3, [r7, #28]
 80054a0:	f003 0302 	and.w	r3, r3, #2
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d104      	bne.n	80054b2 <HAL_SPI_IRQHandler+0x17e>
 80054a8:	69fb      	ldr	r3, [r7, #28]
 80054aa:	f003 0301 	and.w	r3, r3, #1
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d034      	beq.n	800551c <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	685a      	ldr	r2, [r3, #4]
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f022 0203 	bic.w	r2, r2, #3
 80054c0:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d011      	beq.n	80054ee <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80054ce:	4a18      	ldr	r2, [pc, #96]	; (8005530 <HAL_SPI_IRQHandler+0x1fc>)
 80054d0:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80054d6:	4618      	mov	r0, r3
 80054d8:	f7fe f9e3 	bl	80038a2 <HAL_DMA_Abort_IT>
 80054dc:	4603      	mov	r3, r0
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d005      	beq.n	80054ee <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054e6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d016      	beq.n	8005524 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80054fa:	4a0d      	ldr	r2, [pc, #52]	; (8005530 <HAL_SPI_IRQHandler+0x1fc>)
 80054fc:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005502:	4618      	mov	r0, r3
 8005504:	f7fe f9cd 	bl	80038a2 <HAL_DMA_Abort_IT>
 8005508:	4603      	mov	r3, r0
 800550a:	2b00      	cmp	r3, #0
 800550c:	d00a      	beq.n	8005524 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005512:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 800551a:	e003      	b.n	8005524 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800551c:	6878      	ldr	r0, [r7, #4]
 800551e:	f000 f809 	bl	8005534 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8005522:	e000      	b.n	8005526 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8005524:	bf00      	nop
    return;
 8005526:	bf00      	nop
  }
}
 8005528:	3720      	adds	r7, #32
 800552a:	46bd      	mov	sp, r7
 800552c:	bd80      	pop	{r7, pc}
 800552e:	bf00      	nop
 8005530:	08005565 	.word	0x08005565

08005534 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005534:	b480      	push	{r7}
 8005536:	b083      	sub	sp, #12
 8005538:	af00      	add	r7, sp, #0
 800553a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800553c:	bf00      	nop
 800553e:	370c      	adds	r7, #12
 8005540:	46bd      	mov	sp, r7
 8005542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005546:	4770      	bx	lr

08005548 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8005548:	b480      	push	{r7}
 800554a:	b083      	sub	sp, #12
 800554c:	af00      	add	r7, sp, #0
 800554e:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005556:	b2db      	uxtb	r3, r3
}
 8005558:	4618      	mov	r0, r3
 800555a:	370c      	adds	r7, #12
 800555c:	46bd      	mov	sp, r7
 800555e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005562:	4770      	bx	lr

08005564 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005564:	b580      	push	{r7, lr}
 8005566:	b084      	sub	sp, #16
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005570:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	2200      	movs	r2, #0
 8005576:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	2200      	movs	r2, #0
 800557c:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800557e:	68f8      	ldr	r0, [r7, #12]
 8005580:	f7ff ffd8 	bl	8005534 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005584:	bf00      	nop
 8005586:	3710      	adds	r7, #16
 8005588:	46bd      	mov	sp, r7
 800558a:	bd80      	pop	{r7, pc}

0800558c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800558c:	b580      	push	{r7, lr}
 800558e:	b088      	sub	sp, #32
 8005590:	af00      	add	r7, sp, #0
 8005592:	60f8      	str	r0, [r7, #12]
 8005594:	60b9      	str	r1, [r7, #8]
 8005596:	603b      	str	r3, [r7, #0]
 8005598:	4613      	mov	r3, r2
 800559a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800559c:	f7fe f80e 	bl	80035bc <HAL_GetTick>
 80055a0:	4602      	mov	r2, r0
 80055a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055a4:	1a9b      	subs	r3, r3, r2
 80055a6:	683a      	ldr	r2, [r7, #0]
 80055a8:	4413      	add	r3, r2
 80055aa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80055ac:	f7fe f806 	bl	80035bc <HAL_GetTick>
 80055b0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80055b2:	4b39      	ldr	r3, [pc, #228]	; (8005698 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	015b      	lsls	r3, r3, #5
 80055b8:	0d1b      	lsrs	r3, r3, #20
 80055ba:	69fa      	ldr	r2, [r7, #28]
 80055bc:	fb02 f303 	mul.w	r3, r2, r3
 80055c0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80055c2:	e054      	b.n	800566e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80055c4:	683b      	ldr	r3, [r7, #0]
 80055c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055ca:	d050      	beq.n	800566e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80055cc:	f7fd fff6 	bl	80035bc <HAL_GetTick>
 80055d0:	4602      	mov	r2, r0
 80055d2:	69bb      	ldr	r3, [r7, #24]
 80055d4:	1ad3      	subs	r3, r2, r3
 80055d6:	69fa      	ldr	r2, [r7, #28]
 80055d8:	429a      	cmp	r2, r3
 80055da:	d902      	bls.n	80055e2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80055dc:	69fb      	ldr	r3, [r7, #28]
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d13d      	bne.n	800565e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	685a      	ldr	r2, [r3, #4]
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80055f0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	685b      	ldr	r3, [r3, #4]
 80055f6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80055fa:	d111      	bne.n	8005620 <SPI_WaitFlagStateUntilTimeout+0x94>
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	689b      	ldr	r3, [r3, #8]
 8005600:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005604:	d004      	beq.n	8005610 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	689b      	ldr	r3, [r3, #8]
 800560a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800560e:	d107      	bne.n	8005620 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	681a      	ldr	r2, [r3, #0]
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800561e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005624:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005628:	d10f      	bne.n	800564a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	681a      	ldr	r2, [r3, #0]
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005638:	601a      	str	r2, [r3, #0]
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	681a      	ldr	r2, [r3, #0]
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005648:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	2201      	movs	r2, #1
 800564e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	2200      	movs	r2, #0
 8005656:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800565a:	2303      	movs	r3, #3
 800565c:	e017      	b.n	800568e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800565e:	697b      	ldr	r3, [r7, #20]
 8005660:	2b00      	cmp	r3, #0
 8005662:	d101      	bne.n	8005668 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005664:	2300      	movs	r3, #0
 8005666:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005668:	697b      	ldr	r3, [r7, #20]
 800566a:	3b01      	subs	r3, #1
 800566c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	689a      	ldr	r2, [r3, #8]
 8005674:	68bb      	ldr	r3, [r7, #8]
 8005676:	4013      	ands	r3, r2
 8005678:	68ba      	ldr	r2, [r7, #8]
 800567a:	429a      	cmp	r2, r3
 800567c:	bf0c      	ite	eq
 800567e:	2301      	moveq	r3, #1
 8005680:	2300      	movne	r3, #0
 8005682:	b2db      	uxtb	r3, r3
 8005684:	461a      	mov	r2, r3
 8005686:	79fb      	ldrb	r3, [r7, #7]
 8005688:	429a      	cmp	r2, r3
 800568a:	d19b      	bne.n	80055c4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800568c:	2300      	movs	r3, #0
}
 800568e:	4618      	mov	r0, r3
 8005690:	3720      	adds	r7, #32
 8005692:	46bd      	mov	sp, r7
 8005694:	bd80      	pop	{r7, pc}
 8005696:	bf00      	nop
 8005698:	20000014 	.word	0x20000014

0800569c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800569c:	b580      	push	{r7, lr}
 800569e:	b088      	sub	sp, #32
 80056a0:	af02      	add	r7, sp, #8
 80056a2:	60f8      	str	r0, [r7, #12]
 80056a4:	60b9      	str	r1, [r7, #8]
 80056a6:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80056a8:	4b1b      	ldr	r3, [pc, #108]	; (8005718 <SPI_EndRxTxTransaction+0x7c>)
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	4a1b      	ldr	r2, [pc, #108]	; (800571c <SPI_EndRxTxTransaction+0x80>)
 80056ae:	fba2 2303 	umull	r2, r3, r2, r3
 80056b2:	0d5b      	lsrs	r3, r3, #21
 80056b4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80056b8:	fb02 f303 	mul.w	r3, r2, r3
 80056bc:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	685b      	ldr	r3, [r3, #4]
 80056c2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80056c6:	d112      	bne.n	80056ee <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	9300      	str	r3, [sp, #0]
 80056cc:	68bb      	ldr	r3, [r7, #8]
 80056ce:	2200      	movs	r2, #0
 80056d0:	2180      	movs	r1, #128	; 0x80
 80056d2:	68f8      	ldr	r0, [r7, #12]
 80056d4:	f7ff ff5a 	bl	800558c <SPI_WaitFlagStateUntilTimeout>
 80056d8:	4603      	mov	r3, r0
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d016      	beq.n	800570c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056e2:	f043 0220 	orr.w	r2, r3, #32
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80056ea:	2303      	movs	r3, #3
 80056ec:	e00f      	b.n	800570e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80056ee:	697b      	ldr	r3, [r7, #20]
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d00a      	beq.n	800570a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80056f4:	697b      	ldr	r3, [r7, #20]
 80056f6:	3b01      	subs	r3, #1
 80056f8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	689b      	ldr	r3, [r3, #8]
 8005700:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005704:	2b80      	cmp	r3, #128	; 0x80
 8005706:	d0f2      	beq.n	80056ee <SPI_EndRxTxTransaction+0x52>
 8005708:	e000      	b.n	800570c <SPI_EndRxTxTransaction+0x70>
        break;
 800570a:	bf00      	nop
  }

  return HAL_OK;
 800570c:	2300      	movs	r3, #0
}
 800570e:	4618      	mov	r0, r3
 8005710:	3718      	adds	r7, #24
 8005712:	46bd      	mov	sp, r7
 8005714:	bd80      	pop	{r7, pc}
 8005716:	bf00      	nop
 8005718:	20000014 	.word	0x20000014
 800571c:	165e9f81 	.word	0x165e9f81

08005720 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005720:	b580      	push	{r7, lr}
 8005722:	b082      	sub	sp, #8
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2b00      	cmp	r3, #0
 800572c:	d101      	bne.n	8005732 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800572e:	2301      	movs	r3, #1
 8005730:	e03f      	b.n	80057b2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005738:	b2db      	uxtb	r3, r3
 800573a:	2b00      	cmp	r3, #0
 800573c:	d106      	bne.n	800574c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	2200      	movs	r2, #0
 8005742:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005746:	6878      	ldr	r0, [r7, #4]
 8005748:	f7fd fe60 	bl	800340c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2224      	movs	r2, #36	; 0x24
 8005750:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	68da      	ldr	r2, [r3, #12]
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005762:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005764:	6878      	ldr	r0, [r7, #4]
 8005766:	f000 f929 	bl	80059bc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	691a      	ldr	r2, [r3, #16]
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005778:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	695a      	ldr	r2, [r3, #20]
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005788:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	68da      	ldr	r2, [r3, #12]
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005798:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	2200      	movs	r2, #0
 800579e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	2220      	movs	r2, #32
 80057a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	2220      	movs	r2, #32
 80057ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80057b0:	2300      	movs	r3, #0
}
 80057b2:	4618      	mov	r0, r3
 80057b4:	3708      	adds	r7, #8
 80057b6:	46bd      	mov	sp, r7
 80057b8:	bd80      	pop	{r7, pc}

080057ba <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80057ba:	b580      	push	{r7, lr}
 80057bc:	b08a      	sub	sp, #40	; 0x28
 80057be:	af02      	add	r7, sp, #8
 80057c0:	60f8      	str	r0, [r7, #12]
 80057c2:	60b9      	str	r1, [r7, #8]
 80057c4:	603b      	str	r3, [r7, #0]
 80057c6:	4613      	mov	r3, r2
 80057c8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80057ca:	2300      	movs	r3, #0
 80057cc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057d4:	b2db      	uxtb	r3, r3
 80057d6:	2b20      	cmp	r3, #32
 80057d8:	d17c      	bne.n	80058d4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80057da:	68bb      	ldr	r3, [r7, #8]
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d002      	beq.n	80057e6 <HAL_UART_Transmit+0x2c>
 80057e0:	88fb      	ldrh	r3, [r7, #6]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d101      	bne.n	80057ea <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80057e6:	2301      	movs	r3, #1
 80057e8:	e075      	b.n	80058d6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80057f0:	2b01      	cmp	r3, #1
 80057f2:	d101      	bne.n	80057f8 <HAL_UART_Transmit+0x3e>
 80057f4:	2302      	movs	r3, #2
 80057f6:	e06e      	b.n	80058d6 <HAL_UART_Transmit+0x11c>
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	2201      	movs	r2, #1
 80057fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	2200      	movs	r2, #0
 8005804:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	2221      	movs	r2, #33	; 0x21
 800580a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800580e:	f7fd fed5 	bl	80035bc <HAL_GetTick>
 8005812:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	88fa      	ldrh	r2, [r7, #6]
 8005818:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	88fa      	ldrh	r2, [r7, #6]
 800581e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	689b      	ldr	r3, [r3, #8]
 8005824:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005828:	d108      	bne.n	800583c <HAL_UART_Transmit+0x82>
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	691b      	ldr	r3, [r3, #16]
 800582e:	2b00      	cmp	r3, #0
 8005830:	d104      	bne.n	800583c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005832:	2300      	movs	r3, #0
 8005834:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005836:	68bb      	ldr	r3, [r7, #8]
 8005838:	61bb      	str	r3, [r7, #24]
 800583a:	e003      	b.n	8005844 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800583c:	68bb      	ldr	r3, [r7, #8]
 800583e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005840:	2300      	movs	r3, #0
 8005842:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	2200      	movs	r2, #0
 8005848:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800584c:	e02a      	b.n	80058a4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800584e:	683b      	ldr	r3, [r7, #0]
 8005850:	9300      	str	r3, [sp, #0]
 8005852:	697b      	ldr	r3, [r7, #20]
 8005854:	2200      	movs	r2, #0
 8005856:	2180      	movs	r1, #128	; 0x80
 8005858:	68f8      	ldr	r0, [r7, #12]
 800585a:	f000 f840 	bl	80058de <UART_WaitOnFlagUntilTimeout>
 800585e:	4603      	mov	r3, r0
 8005860:	2b00      	cmp	r3, #0
 8005862:	d001      	beq.n	8005868 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005864:	2303      	movs	r3, #3
 8005866:	e036      	b.n	80058d6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005868:	69fb      	ldr	r3, [r7, #28]
 800586a:	2b00      	cmp	r3, #0
 800586c:	d10b      	bne.n	8005886 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800586e:	69bb      	ldr	r3, [r7, #24]
 8005870:	881b      	ldrh	r3, [r3, #0]
 8005872:	461a      	mov	r2, r3
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800587c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800587e:	69bb      	ldr	r3, [r7, #24]
 8005880:	3302      	adds	r3, #2
 8005882:	61bb      	str	r3, [r7, #24]
 8005884:	e007      	b.n	8005896 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005886:	69fb      	ldr	r3, [r7, #28]
 8005888:	781a      	ldrb	r2, [r3, #0]
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005890:	69fb      	ldr	r3, [r7, #28]
 8005892:	3301      	adds	r3, #1
 8005894:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800589a:	b29b      	uxth	r3, r3
 800589c:	3b01      	subs	r3, #1
 800589e:	b29a      	uxth	r2, r3
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80058a8:	b29b      	uxth	r3, r3
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d1cf      	bne.n	800584e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	9300      	str	r3, [sp, #0]
 80058b2:	697b      	ldr	r3, [r7, #20]
 80058b4:	2200      	movs	r2, #0
 80058b6:	2140      	movs	r1, #64	; 0x40
 80058b8:	68f8      	ldr	r0, [r7, #12]
 80058ba:	f000 f810 	bl	80058de <UART_WaitOnFlagUntilTimeout>
 80058be:	4603      	mov	r3, r0
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d001      	beq.n	80058c8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80058c4:	2303      	movs	r3, #3
 80058c6:	e006      	b.n	80058d6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	2220      	movs	r2, #32
 80058cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80058d0:	2300      	movs	r3, #0
 80058d2:	e000      	b.n	80058d6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80058d4:	2302      	movs	r3, #2
  }
}
 80058d6:	4618      	mov	r0, r3
 80058d8:	3720      	adds	r7, #32
 80058da:	46bd      	mov	sp, r7
 80058dc:	bd80      	pop	{r7, pc}

080058de <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80058de:	b580      	push	{r7, lr}
 80058e0:	b090      	sub	sp, #64	; 0x40
 80058e2:	af00      	add	r7, sp, #0
 80058e4:	60f8      	str	r0, [r7, #12]
 80058e6:	60b9      	str	r1, [r7, #8]
 80058e8:	603b      	str	r3, [r7, #0]
 80058ea:	4613      	mov	r3, r2
 80058ec:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058ee:	e050      	b.n	8005992 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058f0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80058f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058f6:	d04c      	beq.n	8005992 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80058f8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d007      	beq.n	800590e <UART_WaitOnFlagUntilTimeout+0x30>
 80058fe:	f7fd fe5d 	bl	80035bc <HAL_GetTick>
 8005902:	4602      	mov	r2, r0
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	1ad3      	subs	r3, r2, r3
 8005908:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800590a:	429a      	cmp	r2, r3
 800590c:	d241      	bcs.n	8005992 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	330c      	adds	r3, #12
 8005914:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005916:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005918:	e853 3f00 	ldrex	r3, [r3]
 800591c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800591e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005920:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005924:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	330c      	adds	r3, #12
 800592c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800592e:	637a      	str	r2, [r7, #52]	; 0x34
 8005930:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005932:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005934:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005936:	e841 2300 	strex	r3, r2, [r1]
 800593a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800593c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800593e:	2b00      	cmp	r3, #0
 8005940:	d1e5      	bne.n	800590e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	3314      	adds	r3, #20
 8005948:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800594a:	697b      	ldr	r3, [r7, #20]
 800594c:	e853 3f00 	ldrex	r3, [r3]
 8005950:	613b      	str	r3, [r7, #16]
   return(result);
 8005952:	693b      	ldr	r3, [r7, #16]
 8005954:	f023 0301 	bic.w	r3, r3, #1
 8005958:	63bb      	str	r3, [r7, #56]	; 0x38
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	3314      	adds	r3, #20
 8005960:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005962:	623a      	str	r2, [r7, #32]
 8005964:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005966:	69f9      	ldr	r1, [r7, #28]
 8005968:	6a3a      	ldr	r2, [r7, #32]
 800596a:	e841 2300 	strex	r3, r2, [r1]
 800596e:	61bb      	str	r3, [r7, #24]
   return(result);
 8005970:	69bb      	ldr	r3, [r7, #24]
 8005972:	2b00      	cmp	r3, #0
 8005974:	d1e5      	bne.n	8005942 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	2220      	movs	r2, #32
 800597a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	2220      	movs	r2, #32
 8005982:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	2200      	movs	r2, #0
 800598a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800598e:	2303      	movs	r3, #3
 8005990:	e00f      	b.n	80059b2 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	681a      	ldr	r2, [r3, #0]
 8005998:	68bb      	ldr	r3, [r7, #8]
 800599a:	4013      	ands	r3, r2
 800599c:	68ba      	ldr	r2, [r7, #8]
 800599e:	429a      	cmp	r2, r3
 80059a0:	bf0c      	ite	eq
 80059a2:	2301      	moveq	r3, #1
 80059a4:	2300      	movne	r3, #0
 80059a6:	b2db      	uxtb	r3, r3
 80059a8:	461a      	mov	r2, r3
 80059aa:	79fb      	ldrb	r3, [r7, #7]
 80059ac:	429a      	cmp	r2, r3
 80059ae:	d09f      	beq.n	80058f0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80059b0:	2300      	movs	r3, #0
}
 80059b2:	4618      	mov	r0, r3
 80059b4:	3740      	adds	r7, #64	; 0x40
 80059b6:	46bd      	mov	sp, r7
 80059b8:	bd80      	pop	{r7, pc}
	...

080059bc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80059bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059c0:	b09f      	sub	sp, #124	; 0x7c
 80059c2:	af00      	add	r7, sp, #0
 80059c4:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80059c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	691b      	ldr	r3, [r3, #16]
 80059cc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80059d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059d2:	68d9      	ldr	r1, [r3, #12]
 80059d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059d6:	681a      	ldr	r2, [r3, #0]
 80059d8:	ea40 0301 	orr.w	r3, r0, r1
 80059dc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80059de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059e0:	689a      	ldr	r2, [r3, #8]
 80059e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059e4:	691b      	ldr	r3, [r3, #16]
 80059e6:	431a      	orrs	r2, r3
 80059e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059ea:	695b      	ldr	r3, [r3, #20]
 80059ec:	431a      	orrs	r2, r3
 80059ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059f0:	69db      	ldr	r3, [r3, #28]
 80059f2:	4313      	orrs	r3, r2
 80059f4:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80059f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	68db      	ldr	r3, [r3, #12]
 80059fc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005a00:	f021 010c 	bic.w	r1, r1, #12
 8005a04:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005a06:	681a      	ldr	r2, [r3, #0]
 8005a08:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005a0a:	430b      	orrs	r3, r1
 8005a0c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005a0e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	695b      	ldr	r3, [r3, #20]
 8005a14:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005a18:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005a1a:	6999      	ldr	r1, [r3, #24]
 8005a1c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005a1e:	681a      	ldr	r2, [r3, #0]
 8005a20:	ea40 0301 	orr.w	r3, r0, r1
 8005a24:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005a26:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005a28:	681a      	ldr	r2, [r3, #0]
 8005a2a:	4bc5      	ldr	r3, [pc, #788]	; (8005d40 <UART_SetConfig+0x384>)
 8005a2c:	429a      	cmp	r2, r3
 8005a2e:	d004      	beq.n	8005a3a <UART_SetConfig+0x7e>
 8005a30:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005a32:	681a      	ldr	r2, [r3, #0]
 8005a34:	4bc3      	ldr	r3, [pc, #780]	; (8005d44 <UART_SetConfig+0x388>)
 8005a36:	429a      	cmp	r2, r3
 8005a38:	d103      	bne.n	8005a42 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005a3a:	f7ff faa1 	bl	8004f80 <HAL_RCC_GetPCLK2Freq>
 8005a3e:	6778      	str	r0, [r7, #116]	; 0x74
 8005a40:	e002      	b.n	8005a48 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005a42:	f7ff fa89 	bl	8004f58 <HAL_RCC_GetPCLK1Freq>
 8005a46:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005a48:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005a4a:	69db      	ldr	r3, [r3, #28]
 8005a4c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005a50:	f040 80b6 	bne.w	8005bc0 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005a54:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005a56:	461c      	mov	r4, r3
 8005a58:	f04f 0500 	mov.w	r5, #0
 8005a5c:	4622      	mov	r2, r4
 8005a5e:	462b      	mov	r3, r5
 8005a60:	1891      	adds	r1, r2, r2
 8005a62:	6439      	str	r1, [r7, #64]	; 0x40
 8005a64:	415b      	adcs	r3, r3
 8005a66:	647b      	str	r3, [r7, #68]	; 0x44
 8005a68:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005a6c:	1912      	adds	r2, r2, r4
 8005a6e:	eb45 0303 	adc.w	r3, r5, r3
 8005a72:	f04f 0000 	mov.w	r0, #0
 8005a76:	f04f 0100 	mov.w	r1, #0
 8005a7a:	00d9      	lsls	r1, r3, #3
 8005a7c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005a80:	00d0      	lsls	r0, r2, #3
 8005a82:	4602      	mov	r2, r0
 8005a84:	460b      	mov	r3, r1
 8005a86:	1911      	adds	r1, r2, r4
 8005a88:	6639      	str	r1, [r7, #96]	; 0x60
 8005a8a:	416b      	adcs	r3, r5
 8005a8c:	667b      	str	r3, [r7, #100]	; 0x64
 8005a8e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005a90:	685b      	ldr	r3, [r3, #4]
 8005a92:	461a      	mov	r2, r3
 8005a94:	f04f 0300 	mov.w	r3, #0
 8005a98:	1891      	adds	r1, r2, r2
 8005a9a:	63b9      	str	r1, [r7, #56]	; 0x38
 8005a9c:	415b      	adcs	r3, r3
 8005a9e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005aa0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005aa4:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8005aa8:	f7fb f8f6 	bl	8000c98 <__aeabi_uldivmod>
 8005aac:	4602      	mov	r2, r0
 8005aae:	460b      	mov	r3, r1
 8005ab0:	4ba5      	ldr	r3, [pc, #660]	; (8005d48 <UART_SetConfig+0x38c>)
 8005ab2:	fba3 2302 	umull	r2, r3, r3, r2
 8005ab6:	095b      	lsrs	r3, r3, #5
 8005ab8:	011e      	lsls	r6, r3, #4
 8005aba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005abc:	461c      	mov	r4, r3
 8005abe:	f04f 0500 	mov.w	r5, #0
 8005ac2:	4622      	mov	r2, r4
 8005ac4:	462b      	mov	r3, r5
 8005ac6:	1891      	adds	r1, r2, r2
 8005ac8:	6339      	str	r1, [r7, #48]	; 0x30
 8005aca:	415b      	adcs	r3, r3
 8005acc:	637b      	str	r3, [r7, #52]	; 0x34
 8005ace:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8005ad2:	1912      	adds	r2, r2, r4
 8005ad4:	eb45 0303 	adc.w	r3, r5, r3
 8005ad8:	f04f 0000 	mov.w	r0, #0
 8005adc:	f04f 0100 	mov.w	r1, #0
 8005ae0:	00d9      	lsls	r1, r3, #3
 8005ae2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005ae6:	00d0      	lsls	r0, r2, #3
 8005ae8:	4602      	mov	r2, r0
 8005aea:	460b      	mov	r3, r1
 8005aec:	1911      	adds	r1, r2, r4
 8005aee:	65b9      	str	r1, [r7, #88]	; 0x58
 8005af0:	416b      	adcs	r3, r5
 8005af2:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005af4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005af6:	685b      	ldr	r3, [r3, #4]
 8005af8:	461a      	mov	r2, r3
 8005afa:	f04f 0300 	mov.w	r3, #0
 8005afe:	1891      	adds	r1, r2, r2
 8005b00:	62b9      	str	r1, [r7, #40]	; 0x28
 8005b02:	415b      	adcs	r3, r3
 8005b04:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005b06:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005b0a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8005b0e:	f7fb f8c3 	bl	8000c98 <__aeabi_uldivmod>
 8005b12:	4602      	mov	r2, r0
 8005b14:	460b      	mov	r3, r1
 8005b16:	4b8c      	ldr	r3, [pc, #560]	; (8005d48 <UART_SetConfig+0x38c>)
 8005b18:	fba3 1302 	umull	r1, r3, r3, r2
 8005b1c:	095b      	lsrs	r3, r3, #5
 8005b1e:	2164      	movs	r1, #100	; 0x64
 8005b20:	fb01 f303 	mul.w	r3, r1, r3
 8005b24:	1ad3      	subs	r3, r2, r3
 8005b26:	00db      	lsls	r3, r3, #3
 8005b28:	3332      	adds	r3, #50	; 0x32
 8005b2a:	4a87      	ldr	r2, [pc, #540]	; (8005d48 <UART_SetConfig+0x38c>)
 8005b2c:	fba2 2303 	umull	r2, r3, r2, r3
 8005b30:	095b      	lsrs	r3, r3, #5
 8005b32:	005b      	lsls	r3, r3, #1
 8005b34:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005b38:	441e      	add	r6, r3
 8005b3a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005b3c:	4618      	mov	r0, r3
 8005b3e:	f04f 0100 	mov.w	r1, #0
 8005b42:	4602      	mov	r2, r0
 8005b44:	460b      	mov	r3, r1
 8005b46:	1894      	adds	r4, r2, r2
 8005b48:	623c      	str	r4, [r7, #32]
 8005b4a:	415b      	adcs	r3, r3
 8005b4c:	627b      	str	r3, [r7, #36]	; 0x24
 8005b4e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005b52:	1812      	adds	r2, r2, r0
 8005b54:	eb41 0303 	adc.w	r3, r1, r3
 8005b58:	f04f 0400 	mov.w	r4, #0
 8005b5c:	f04f 0500 	mov.w	r5, #0
 8005b60:	00dd      	lsls	r5, r3, #3
 8005b62:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005b66:	00d4      	lsls	r4, r2, #3
 8005b68:	4622      	mov	r2, r4
 8005b6a:	462b      	mov	r3, r5
 8005b6c:	1814      	adds	r4, r2, r0
 8005b6e:	653c      	str	r4, [r7, #80]	; 0x50
 8005b70:	414b      	adcs	r3, r1
 8005b72:	657b      	str	r3, [r7, #84]	; 0x54
 8005b74:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b76:	685b      	ldr	r3, [r3, #4]
 8005b78:	461a      	mov	r2, r3
 8005b7a:	f04f 0300 	mov.w	r3, #0
 8005b7e:	1891      	adds	r1, r2, r2
 8005b80:	61b9      	str	r1, [r7, #24]
 8005b82:	415b      	adcs	r3, r3
 8005b84:	61fb      	str	r3, [r7, #28]
 8005b86:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005b8a:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8005b8e:	f7fb f883 	bl	8000c98 <__aeabi_uldivmod>
 8005b92:	4602      	mov	r2, r0
 8005b94:	460b      	mov	r3, r1
 8005b96:	4b6c      	ldr	r3, [pc, #432]	; (8005d48 <UART_SetConfig+0x38c>)
 8005b98:	fba3 1302 	umull	r1, r3, r3, r2
 8005b9c:	095b      	lsrs	r3, r3, #5
 8005b9e:	2164      	movs	r1, #100	; 0x64
 8005ba0:	fb01 f303 	mul.w	r3, r1, r3
 8005ba4:	1ad3      	subs	r3, r2, r3
 8005ba6:	00db      	lsls	r3, r3, #3
 8005ba8:	3332      	adds	r3, #50	; 0x32
 8005baa:	4a67      	ldr	r2, [pc, #412]	; (8005d48 <UART_SetConfig+0x38c>)
 8005bac:	fba2 2303 	umull	r2, r3, r2, r3
 8005bb0:	095b      	lsrs	r3, r3, #5
 8005bb2:	f003 0207 	and.w	r2, r3, #7
 8005bb6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	4432      	add	r2, r6
 8005bbc:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005bbe:	e0b9      	b.n	8005d34 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005bc0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005bc2:	461c      	mov	r4, r3
 8005bc4:	f04f 0500 	mov.w	r5, #0
 8005bc8:	4622      	mov	r2, r4
 8005bca:	462b      	mov	r3, r5
 8005bcc:	1891      	adds	r1, r2, r2
 8005bce:	6139      	str	r1, [r7, #16]
 8005bd0:	415b      	adcs	r3, r3
 8005bd2:	617b      	str	r3, [r7, #20]
 8005bd4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005bd8:	1912      	adds	r2, r2, r4
 8005bda:	eb45 0303 	adc.w	r3, r5, r3
 8005bde:	f04f 0000 	mov.w	r0, #0
 8005be2:	f04f 0100 	mov.w	r1, #0
 8005be6:	00d9      	lsls	r1, r3, #3
 8005be8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005bec:	00d0      	lsls	r0, r2, #3
 8005bee:	4602      	mov	r2, r0
 8005bf0:	460b      	mov	r3, r1
 8005bf2:	eb12 0804 	adds.w	r8, r2, r4
 8005bf6:	eb43 0905 	adc.w	r9, r3, r5
 8005bfa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005bfc:	685b      	ldr	r3, [r3, #4]
 8005bfe:	4618      	mov	r0, r3
 8005c00:	f04f 0100 	mov.w	r1, #0
 8005c04:	f04f 0200 	mov.w	r2, #0
 8005c08:	f04f 0300 	mov.w	r3, #0
 8005c0c:	008b      	lsls	r3, r1, #2
 8005c0e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005c12:	0082      	lsls	r2, r0, #2
 8005c14:	4640      	mov	r0, r8
 8005c16:	4649      	mov	r1, r9
 8005c18:	f7fb f83e 	bl	8000c98 <__aeabi_uldivmod>
 8005c1c:	4602      	mov	r2, r0
 8005c1e:	460b      	mov	r3, r1
 8005c20:	4b49      	ldr	r3, [pc, #292]	; (8005d48 <UART_SetConfig+0x38c>)
 8005c22:	fba3 2302 	umull	r2, r3, r3, r2
 8005c26:	095b      	lsrs	r3, r3, #5
 8005c28:	011e      	lsls	r6, r3, #4
 8005c2a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005c2c:	4618      	mov	r0, r3
 8005c2e:	f04f 0100 	mov.w	r1, #0
 8005c32:	4602      	mov	r2, r0
 8005c34:	460b      	mov	r3, r1
 8005c36:	1894      	adds	r4, r2, r2
 8005c38:	60bc      	str	r4, [r7, #8]
 8005c3a:	415b      	adcs	r3, r3
 8005c3c:	60fb      	str	r3, [r7, #12]
 8005c3e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005c42:	1812      	adds	r2, r2, r0
 8005c44:	eb41 0303 	adc.w	r3, r1, r3
 8005c48:	f04f 0400 	mov.w	r4, #0
 8005c4c:	f04f 0500 	mov.w	r5, #0
 8005c50:	00dd      	lsls	r5, r3, #3
 8005c52:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005c56:	00d4      	lsls	r4, r2, #3
 8005c58:	4622      	mov	r2, r4
 8005c5a:	462b      	mov	r3, r5
 8005c5c:	1814      	adds	r4, r2, r0
 8005c5e:	64bc      	str	r4, [r7, #72]	; 0x48
 8005c60:	414b      	adcs	r3, r1
 8005c62:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005c64:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c66:	685b      	ldr	r3, [r3, #4]
 8005c68:	4618      	mov	r0, r3
 8005c6a:	f04f 0100 	mov.w	r1, #0
 8005c6e:	f04f 0200 	mov.w	r2, #0
 8005c72:	f04f 0300 	mov.w	r3, #0
 8005c76:	008b      	lsls	r3, r1, #2
 8005c78:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005c7c:	0082      	lsls	r2, r0, #2
 8005c7e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8005c82:	f7fb f809 	bl	8000c98 <__aeabi_uldivmod>
 8005c86:	4602      	mov	r2, r0
 8005c88:	460b      	mov	r3, r1
 8005c8a:	4b2f      	ldr	r3, [pc, #188]	; (8005d48 <UART_SetConfig+0x38c>)
 8005c8c:	fba3 1302 	umull	r1, r3, r3, r2
 8005c90:	095b      	lsrs	r3, r3, #5
 8005c92:	2164      	movs	r1, #100	; 0x64
 8005c94:	fb01 f303 	mul.w	r3, r1, r3
 8005c98:	1ad3      	subs	r3, r2, r3
 8005c9a:	011b      	lsls	r3, r3, #4
 8005c9c:	3332      	adds	r3, #50	; 0x32
 8005c9e:	4a2a      	ldr	r2, [pc, #168]	; (8005d48 <UART_SetConfig+0x38c>)
 8005ca0:	fba2 2303 	umull	r2, r3, r2, r3
 8005ca4:	095b      	lsrs	r3, r3, #5
 8005ca6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005caa:	441e      	add	r6, r3
 8005cac:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005cae:	4618      	mov	r0, r3
 8005cb0:	f04f 0100 	mov.w	r1, #0
 8005cb4:	4602      	mov	r2, r0
 8005cb6:	460b      	mov	r3, r1
 8005cb8:	1894      	adds	r4, r2, r2
 8005cba:	603c      	str	r4, [r7, #0]
 8005cbc:	415b      	adcs	r3, r3
 8005cbe:	607b      	str	r3, [r7, #4]
 8005cc0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005cc4:	1812      	adds	r2, r2, r0
 8005cc6:	eb41 0303 	adc.w	r3, r1, r3
 8005cca:	f04f 0400 	mov.w	r4, #0
 8005cce:	f04f 0500 	mov.w	r5, #0
 8005cd2:	00dd      	lsls	r5, r3, #3
 8005cd4:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005cd8:	00d4      	lsls	r4, r2, #3
 8005cda:	4622      	mov	r2, r4
 8005cdc:	462b      	mov	r3, r5
 8005cde:	eb12 0a00 	adds.w	sl, r2, r0
 8005ce2:	eb43 0b01 	adc.w	fp, r3, r1
 8005ce6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005ce8:	685b      	ldr	r3, [r3, #4]
 8005cea:	4618      	mov	r0, r3
 8005cec:	f04f 0100 	mov.w	r1, #0
 8005cf0:	f04f 0200 	mov.w	r2, #0
 8005cf4:	f04f 0300 	mov.w	r3, #0
 8005cf8:	008b      	lsls	r3, r1, #2
 8005cfa:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005cfe:	0082      	lsls	r2, r0, #2
 8005d00:	4650      	mov	r0, sl
 8005d02:	4659      	mov	r1, fp
 8005d04:	f7fa ffc8 	bl	8000c98 <__aeabi_uldivmod>
 8005d08:	4602      	mov	r2, r0
 8005d0a:	460b      	mov	r3, r1
 8005d0c:	4b0e      	ldr	r3, [pc, #56]	; (8005d48 <UART_SetConfig+0x38c>)
 8005d0e:	fba3 1302 	umull	r1, r3, r3, r2
 8005d12:	095b      	lsrs	r3, r3, #5
 8005d14:	2164      	movs	r1, #100	; 0x64
 8005d16:	fb01 f303 	mul.w	r3, r1, r3
 8005d1a:	1ad3      	subs	r3, r2, r3
 8005d1c:	011b      	lsls	r3, r3, #4
 8005d1e:	3332      	adds	r3, #50	; 0x32
 8005d20:	4a09      	ldr	r2, [pc, #36]	; (8005d48 <UART_SetConfig+0x38c>)
 8005d22:	fba2 2303 	umull	r2, r3, r2, r3
 8005d26:	095b      	lsrs	r3, r3, #5
 8005d28:	f003 020f 	and.w	r2, r3, #15
 8005d2c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	4432      	add	r2, r6
 8005d32:	609a      	str	r2, [r3, #8]
}
 8005d34:	bf00      	nop
 8005d36:	377c      	adds	r7, #124	; 0x7c
 8005d38:	46bd      	mov	sp, r7
 8005d3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d3e:	bf00      	nop
 8005d40:	40011000 	.word	0x40011000
 8005d44:	40011400 	.word	0x40011400
 8005d48:	51eb851f 	.word	0x51eb851f

08005d4c <__errno>:
 8005d4c:	4b01      	ldr	r3, [pc, #4]	; (8005d54 <__errno+0x8>)
 8005d4e:	6818      	ldr	r0, [r3, #0]
 8005d50:	4770      	bx	lr
 8005d52:	bf00      	nop
 8005d54:	20000074 	.word	0x20000074

08005d58 <__libc_init_array>:
 8005d58:	b570      	push	{r4, r5, r6, lr}
 8005d5a:	4d0d      	ldr	r5, [pc, #52]	; (8005d90 <__libc_init_array+0x38>)
 8005d5c:	4c0d      	ldr	r4, [pc, #52]	; (8005d94 <__libc_init_array+0x3c>)
 8005d5e:	1b64      	subs	r4, r4, r5
 8005d60:	10a4      	asrs	r4, r4, #2
 8005d62:	2600      	movs	r6, #0
 8005d64:	42a6      	cmp	r6, r4
 8005d66:	d109      	bne.n	8005d7c <__libc_init_array+0x24>
 8005d68:	4d0b      	ldr	r5, [pc, #44]	; (8005d98 <__libc_init_array+0x40>)
 8005d6a:	4c0c      	ldr	r4, [pc, #48]	; (8005d9c <__libc_init_array+0x44>)
 8005d6c:	f004 fc54 	bl	800a618 <_init>
 8005d70:	1b64      	subs	r4, r4, r5
 8005d72:	10a4      	asrs	r4, r4, #2
 8005d74:	2600      	movs	r6, #0
 8005d76:	42a6      	cmp	r6, r4
 8005d78:	d105      	bne.n	8005d86 <__libc_init_array+0x2e>
 8005d7a:	bd70      	pop	{r4, r5, r6, pc}
 8005d7c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d80:	4798      	blx	r3
 8005d82:	3601      	adds	r6, #1
 8005d84:	e7ee      	b.n	8005d64 <__libc_init_array+0xc>
 8005d86:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d8a:	4798      	blx	r3
 8005d8c:	3601      	adds	r6, #1
 8005d8e:	e7f2      	b.n	8005d76 <__libc_init_array+0x1e>
 8005d90:	0800c0cc 	.word	0x0800c0cc
 8005d94:	0800c0cc 	.word	0x0800c0cc
 8005d98:	0800c0cc 	.word	0x0800c0cc
 8005d9c:	0800c0d0 	.word	0x0800c0d0

08005da0 <memcmp>:
 8005da0:	b530      	push	{r4, r5, lr}
 8005da2:	3901      	subs	r1, #1
 8005da4:	2400      	movs	r4, #0
 8005da6:	42a2      	cmp	r2, r4
 8005da8:	d101      	bne.n	8005dae <memcmp+0xe>
 8005daa:	2000      	movs	r0, #0
 8005dac:	e005      	b.n	8005dba <memcmp+0x1a>
 8005dae:	5d03      	ldrb	r3, [r0, r4]
 8005db0:	3401      	adds	r4, #1
 8005db2:	5d0d      	ldrb	r5, [r1, r4]
 8005db4:	42ab      	cmp	r3, r5
 8005db6:	d0f6      	beq.n	8005da6 <memcmp+0x6>
 8005db8:	1b58      	subs	r0, r3, r5
 8005dba:	bd30      	pop	{r4, r5, pc}

08005dbc <memset>:
 8005dbc:	4402      	add	r2, r0
 8005dbe:	4603      	mov	r3, r0
 8005dc0:	4293      	cmp	r3, r2
 8005dc2:	d100      	bne.n	8005dc6 <memset+0xa>
 8005dc4:	4770      	bx	lr
 8005dc6:	f803 1b01 	strb.w	r1, [r3], #1
 8005dca:	e7f9      	b.n	8005dc0 <memset+0x4>

08005dcc <__cvt>:
 8005dcc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005dd0:	ec55 4b10 	vmov	r4, r5, d0
 8005dd4:	2d00      	cmp	r5, #0
 8005dd6:	460e      	mov	r6, r1
 8005dd8:	4619      	mov	r1, r3
 8005dda:	462b      	mov	r3, r5
 8005ddc:	bfbb      	ittet	lt
 8005dde:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005de2:	461d      	movlt	r5, r3
 8005de4:	2300      	movge	r3, #0
 8005de6:	232d      	movlt	r3, #45	; 0x2d
 8005de8:	700b      	strb	r3, [r1, #0]
 8005dea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005dec:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005df0:	4691      	mov	r9, r2
 8005df2:	f023 0820 	bic.w	r8, r3, #32
 8005df6:	bfbc      	itt	lt
 8005df8:	4622      	movlt	r2, r4
 8005dfa:	4614      	movlt	r4, r2
 8005dfc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005e00:	d005      	beq.n	8005e0e <__cvt+0x42>
 8005e02:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005e06:	d100      	bne.n	8005e0a <__cvt+0x3e>
 8005e08:	3601      	adds	r6, #1
 8005e0a:	2102      	movs	r1, #2
 8005e0c:	e000      	b.n	8005e10 <__cvt+0x44>
 8005e0e:	2103      	movs	r1, #3
 8005e10:	ab03      	add	r3, sp, #12
 8005e12:	9301      	str	r3, [sp, #4]
 8005e14:	ab02      	add	r3, sp, #8
 8005e16:	9300      	str	r3, [sp, #0]
 8005e18:	ec45 4b10 	vmov	d0, r4, r5
 8005e1c:	4653      	mov	r3, sl
 8005e1e:	4632      	mov	r2, r6
 8005e20:	f001 fdb6 	bl	8007990 <_dtoa_r>
 8005e24:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005e28:	4607      	mov	r7, r0
 8005e2a:	d102      	bne.n	8005e32 <__cvt+0x66>
 8005e2c:	f019 0f01 	tst.w	r9, #1
 8005e30:	d022      	beq.n	8005e78 <__cvt+0xac>
 8005e32:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005e36:	eb07 0906 	add.w	r9, r7, r6
 8005e3a:	d110      	bne.n	8005e5e <__cvt+0x92>
 8005e3c:	783b      	ldrb	r3, [r7, #0]
 8005e3e:	2b30      	cmp	r3, #48	; 0x30
 8005e40:	d10a      	bne.n	8005e58 <__cvt+0x8c>
 8005e42:	2200      	movs	r2, #0
 8005e44:	2300      	movs	r3, #0
 8005e46:	4620      	mov	r0, r4
 8005e48:	4629      	mov	r1, r5
 8005e4a:	f7fa fe45 	bl	8000ad8 <__aeabi_dcmpeq>
 8005e4e:	b918      	cbnz	r0, 8005e58 <__cvt+0x8c>
 8005e50:	f1c6 0601 	rsb	r6, r6, #1
 8005e54:	f8ca 6000 	str.w	r6, [sl]
 8005e58:	f8da 3000 	ldr.w	r3, [sl]
 8005e5c:	4499      	add	r9, r3
 8005e5e:	2200      	movs	r2, #0
 8005e60:	2300      	movs	r3, #0
 8005e62:	4620      	mov	r0, r4
 8005e64:	4629      	mov	r1, r5
 8005e66:	f7fa fe37 	bl	8000ad8 <__aeabi_dcmpeq>
 8005e6a:	b108      	cbz	r0, 8005e70 <__cvt+0xa4>
 8005e6c:	f8cd 900c 	str.w	r9, [sp, #12]
 8005e70:	2230      	movs	r2, #48	; 0x30
 8005e72:	9b03      	ldr	r3, [sp, #12]
 8005e74:	454b      	cmp	r3, r9
 8005e76:	d307      	bcc.n	8005e88 <__cvt+0xbc>
 8005e78:	9b03      	ldr	r3, [sp, #12]
 8005e7a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005e7c:	1bdb      	subs	r3, r3, r7
 8005e7e:	4638      	mov	r0, r7
 8005e80:	6013      	str	r3, [r2, #0]
 8005e82:	b004      	add	sp, #16
 8005e84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e88:	1c59      	adds	r1, r3, #1
 8005e8a:	9103      	str	r1, [sp, #12]
 8005e8c:	701a      	strb	r2, [r3, #0]
 8005e8e:	e7f0      	b.n	8005e72 <__cvt+0xa6>

08005e90 <__exponent>:
 8005e90:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005e92:	4603      	mov	r3, r0
 8005e94:	2900      	cmp	r1, #0
 8005e96:	bfb8      	it	lt
 8005e98:	4249      	neglt	r1, r1
 8005e9a:	f803 2b02 	strb.w	r2, [r3], #2
 8005e9e:	bfb4      	ite	lt
 8005ea0:	222d      	movlt	r2, #45	; 0x2d
 8005ea2:	222b      	movge	r2, #43	; 0x2b
 8005ea4:	2909      	cmp	r1, #9
 8005ea6:	7042      	strb	r2, [r0, #1]
 8005ea8:	dd2a      	ble.n	8005f00 <__exponent+0x70>
 8005eaa:	f10d 0407 	add.w	r4, sp, #7
 8005eae:	46a4      	mov	ip, r4
 8005eb0:	270a      	movs	r7, #10
 8005eb2:	46a6      	mov	lr, r4
 8005eb4:	460a      	mov	r2, r1
 8005eb6:	fb91 f6f7 	sdiv	r6, r1, r7
 8005eba:	fb07 1516 	mls	r5, r7, r6, r1
 8005ebe:	3530      	adds	r5, #48	; 0x30
 8005ec0:	2a63      	cmp	r2, #99	; 0x63
 8005ec2:	f104 34ff 	add.w	r4, r4, #4294967295
 8005ec6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005eca:	4631      	mov	r1, r6
 8005ecc:	dcf1      	bgt.n	8005eb2 <__exponent+0x22>
 8005ece:	3130      	adds	r1, #48	; 0x30
 8005ed0:	f1ae 0502 	sub.w	r5, lr, #2
 8005ed4:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005ed8:	1c44      	adds	r4, r0, #1
 8005eda:	4629      	mov	r1, r5
 8005edc:	4561      	cmp	r1, ip
 8005ede:	d30a      	bcc.n	8005ef6 <__exponent+0x66>
 8005ee0:	f10d 0209 	add.w	r2, sp, #9
 8005ee4:	eba2 020e 	sub.w	r2, r2, lr
 8005ee8:	4565      	cmp	r5, ip
 8005eea:	bf88      	it	hi
 8005eec:	2200      	movhi	r2, #0
 8005eee:	4413      	add	r3, r2
 8005ef0:	1a18      	subs	r0, r3, r0
 8005ef2:	b003      	add	sp, #12
 8005ef4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005ef6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005efa:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005efe:	e7ed      	b.n	8005edc <__exponent+0x4c>
 8005f00:	2330      	movs	r3, #48	; 0x30
 8005f02:	3130      	adds	r1, #48	; 0x30
 8005f04:	7083      	strb	r3, [r0, #2]
 8005f06:	70c1      	strb	r1, [r0, #3]
 8005f08:	1d03      	adds	r3, r0, #4
 8005f0a:	e7f1      	b.n	8005ef0 <__exponent+0x60>

08005f0c <_printf_float>:
 8005f0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f10:	ed2d 8b02 	vpush	{d8}
 8005f14:	b08d      	sub	sp, #52	; 0x34
 8005f16:	460c      	mov	r4, r1
 8005f18:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005f1c:	4616      	mov	r6, r2
 8005f1e:	461f      	mov	r7, r3
 8005f20:	4605      	mov	r5, r0
 8005f22:	f002 fe91 	bl	8008c48 <_localeconv_r>
 8005f26:	f8d0 a000 	ldr.w	sl, [r0]
 8005f2a:	4650      	mov	r0, sl
 8005f2c:	f7fa f958 	bl	80001e0 <strlen>
 8005f30:	2300      	movs	r3, #0
 8005f32:	930a      	str	r3, [sp, #40]	; 0x28
 8005f34:	6823      	ldr	r3, [r4, #0]
 8005f36:	9305      	str	r3, [sp, #20]
 8005f38:	f8d8 3000 	ldr.w	r3, [r8]
 8005f3c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005f40:	3307      	adds	r3, #7
 8005f42:	f023 0307 	bic.w	r3, r3, #7
 8005f46:	f103 0208 	add.w	r2, r3, #8
 8005f4a:	f8c8 2000 	str.w	r2, [r8]
 8005f4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f52:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005f56:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005f5a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005f5e:	9307      	str	r3, [sp, #28]
 8005f60:	f8cd 8018 	str.w	r8, [sp, #24]
 8005f64:	ee08 0a10 	vmov	s16, r0
 8005f68:	4b9f      	ldr	r3, [pc, #636]	; (80061e8 <_printf_float+0x2dc>)
 8005f6a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005f6e:	f04f 32ff 	mov.w	r2, #4294967295
 8005f72:	f7fa fde3 	bl	8000b3c <__aeabi_dcmpun>
 8005f76:	bb88      	cbnz	r0, 8005fdc <_printf_float+0xd0>
 8005f78:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005f7c:	4b9a      	ldr	r3, [pc, #616]	; (80061e8 <_printf_float+0x2dc>)
 8005f7e:	f04f 32ff 	mov.w	r2, #4294967295
 8005f82:	f7fa fdbd 	bl	8000b00 <__aeabi_dcmple>
 8005f86:	bb48      	cbnz	r0, 8005fdc <_printf_float+0xd0>
 8005f88:	2200      	movs	r2, #0
 8005f8a:	2300      	movs	r3, #0
 8005f8c:	4640      	mov	r0, r8
 8005f8e:	4649      	mov	r1, r9
 8005f90:	f7fa fdac 	bl	8000aec <__aeabi_dcmplt>
 8005f94:	b110      	cbz	r0, 8005f9c <_printf_float+0x90>
 8005f96:	232d      	movs	r3, #45	; 0x2d
 8005f98:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005f9c:	4b93      	ldr	r3, [pc, #588]	; (80061ec <_printf_float+0x2e0>)
 8005f9e:	4894      	ldr	r0, [pc, #592]	; (80061f0 <_printf_float+0x2e4>)
 8005fa0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005fa4:	bf94      	ite	ls
 8005fa6:	4698      	movls	r8, r3
 8005fa8:	4680      	movhi	r8, r0
 8005faa:	2303      	movs	r3, #3
 8005fac:	6123      	str	r3, [r4, #16]
 8005fae:	9b05      	ldr	r3, [sp, #20]
 8005fb0:	f023 0204 	bic.w	r2, r3, #4
 8005fb4:	6022      	str	r2, [r4, #0]
 8005fb6:	f04f 0900 	mov.w	r9, #0
 8005fba:	9700      	str	r7, [sp, #0]
 8005fbc:	4633      	mov	r3, r6
 8005fbe:	aa0b      	add	r2, sp, #44	; 0x2c
 8005fc0:	4621      	mov	r1, r4
 8005fc2:	4628      	mov	r0, r5
 8005fc4:	f000 f9d8 	bl	8006378 <_printf_common>
 8005fc8:	3001      	adds	r0, #1
 8005fca:	f040 8090 	bne.w	80060ee <_printf_float+0x1e2>
 8005fce:	f04f 30ff 	mov.w	r0, #4294967295
 8005fd2:	b00d      	add	sp, #52	; 0x34
 8005fd4:	ecbd 8b02 	vpop	{d8}
 8005fd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fdc:	4642      	mov	r2, r8
 8005fde:	464b      	mov	r3, r9
 8005fe0:	4640      	mov	r0, r8
 8005fe2:	4649      	mov	r1, r9
 8005fe4:	f7fa fdaa 	bl	8000b3c <__aeabi_dcmpun>
 8005fe8:	b140      	cbz	r0, 8005ffc <_printf_float+0xf0>
 8005fea:	464b      	mov	r3, r9
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	bfbc      	itt	lt
 8005ff0:	232d      	movlt	r3, #45	; 0x2d
 8005ff2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005ff6:	487f      	ldr	r0, [pc, #508]	; (80061f4 <_printf_float+0x2e8>)
 8005ff8:	4b7f      	ldr	r3, [pc, #508]	; (80061f8 <_printf_float+0x2ec>)
 8005ffa:	e7d1      	b.n	8005fa0 <_printf_float+0x94>
 8005ffc:	6863      	ldr	r3, [r4, #4]
 8005ffe:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006002:	9206      	str	r2, [sp, #24]
 8006004:	1c5a      	adds	r2, r3, #1
 8006006:	d13f      	bne.n	8006088 <_printf_float+0x17c>
 8006008:	2306      	movs	r3, #6
 800600a:	6063      	str	r3, [r4, #4]
 800600c:	9b05      	ldr	r3, [sp, #20]
 800600e:	6861      	ldr	r1, [r4, #4]
 8006010:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006014:	2300      	movs	r3, #0
 8006016:	9303      	str	r3, [sp, #12]
 8006018:	ab0a      	add	r3, sp, #40	; 0x28
 800601a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800601e:	ab09      	add	r3, sp, #36	; 0x24
 8006020:	ec49 8b10 	vmov	d0, r8, r9
 8006024:	9300      	str	r3, [sp, #0]
 8006026:	6022      	str	r2, [r4, #0]
 8006028:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800602c:	4628      	mov	r0, r5
 800602e:	f7ff fecd 	bl	8005dcc <__cvt>
 8006032:	9b06      	ldr	r3, [sp, #24]
 8006034:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006036:	2b47      	cmp	r3, #71	; 0x47
 8006038:	4680      	mov	r8, r0
 800603a:	d108      	bne.n	800604e <_printf_float+0x142>
 800603c:	1cc8      	adds	r0, r1, #3
 800603e:	db02      	blt.n	8006046 <_printf_float+0x13a>
 8006040:	6863      	ldr	r3, [r4, #4]
 8006042:	4299      	cmp	r1, r3
 8006044:	dd41      	ble.n	80060ca <_printf_float+0x1be>
 8006046:	f1ab 0b02 	sub.w	fp, fp, #2
 800604a:	fa5f fb8b 	uxtb.w	fp, fp
 800604e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006052:	d820      	bhi.n	8006096 <_printf_float+0x18a>
 8006054:	3901      	subs	r1, #1
 8006056:	465a      	mov	r2, fp
 8006058:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800605c:	9109      	str	r1, [sp, #36]	; 0x24
 800605e:	f7ff ff17 	bl	8005e90 <__exponent>
 8006062:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006064:	1813      	adds	r3, r2, r0
 8006066:	2a01      	cmp	r2, #1
 8006068:	4681      	mov	r9, r0
 800606a:	6123      	str	r3, [r4, #16]
 800606c:	dc02      	bgt.n	8006074 <_printf_float+0x168>
 800606e:	6822      	ldr	r2, [r4, #0]
 8006070:	07d2      	lsls	r2, r2, #31
 8006072:	d501      	bpl.n	8006078 <_printf_float+0x16c>
 8006074:	3301      	adds	r3, #1
 8006076:	6123      	str	r3, [r4, #16]
 8006078:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800607c:	2b00      	cmp	r3, #0
 800607e:	d09c      	beq.n	8005fba <_printf_float+0xae>
 8006080:	232d      	movs	r3, #45	; 0x2d
 8006082:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006086:	e798      	b.n	8005fba <_printf_float+0xae>
 8006088:	9a06      	ldr	r2, [sp, #24]
 800608a:	2a47      	cmp	r2, #71	; 0x47
 800608c:	d1be      	bne.n	800600c <_printf_float+0x100>
 800608e:	2b00      	cmp	r3, #0
 8006090:	d1bc      	bne.n	800600c <_printf_float+0x100>
 8006092:	2301      	movs	r3, #1
 8006094:	e7b9      	b.n	800600a <_printf_float+0xfe>
 8006096:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800609a:	d118      	bne.n	80060ce <_printf_float+0x1c2>
 800609c:	2900      	cmp	r1, #0
 800609e:	6863      	ldr	r3, [r4, #4]
 80060a0:	dd0b      	ble.n	80060ba <_printf_float+0x1ae>
 80060a2:	6121      	str	r1, [r4, #16]
 80060a4:	b913      	cbnz	r3, 80060ac <_printf_float+0x1a0>
 80060a6:	6822      	ldr	r2, [r4, #0]
 80060a8:	07d0      	lsls	r0, r2, #31
 80060aa:	d502      	bpl.n	80060b2 <_printf_float+0x1a6>
 80060ac:	3301      	adds	r3, #1
 80060ae:	440b      	add	r3, r1
 80060b0:	6123      	str	r3, [r4, #16]
 80060b2:	65a1      	str	r1, [r4, #88]	; 0x58
 80060b4:	f04f 0900 	mov.w	r9, #0
 80060b8:	e7de      	b.n	8006078 <_printf_float+0x16c>
 80060ba:	b913      	cbnz	r3, 80060c2 <_printf_float+0x1b6>
 80060bc:	6822      	ldr	r2, [r4, #0]
 80060be:	07d2      	lsls	r2, r2, #31
 80060c0:	d501      	bpl.n	80060c6 <_printf_float+0x1ba>
 80060c2:	3302      	adds	r3, #2
 80060c4:	e7f4      	b.n	80060b0 <_printf_float+0x1a4>
 80060c6:	2301      	movs	r3, #1
 80060c8:	e7f2      	b.n	80060b0 <_printf_float+0x1a4>
 80060ca:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80060ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80060d0:	4299      	cmp	r1, r3
 80060d2:	db05      	blt.n	80060e0 <_printf_float+0x1d4>
 80060d4:	6823      	ldr	r3, [r4, #0]
 80060d6:	6121      	str	r1, [r4, #16]
 80060d8:	07d8      	lsls	r0, r3, #31
 80060da:	d5ea      	bpl.n	80060b2 <_printf_float+0x1a6>
 80060dc:	1c4b      	adds	r3, r1, #1
 80060de:	e7e7      	b.n	80060b0 <_printf_float+0x1a4>
 80060e0:	2900      	cmp	r1, #0
 80060e2:	bfd4      	ite	le
 80060e4:	f1c1 0202 	rsble	r2, r1, #2
 80060e8:	2201      	movgt	r2, #1
 80060ea:	4413      	add	r3, r2
 80060ec:	e7e0      	b.n	80060b0 <_printf_float+0x1a4>
 80060ee:	6823      	ldr	r3, [r4, #0]
 80060f0:	055a      	lsls	r2, r3, #21
 80060f2:	d407      	bmi.n	8006104 <_printf_float+0x1f8>
 80060f4:	6923      	ldr	r3, [r4, #16]
 80060f6:	4642      	mov	r2, r8
 80060f8:	4631      	mov	r1, r6
 80060fa:	4628      	mov	r0, r5
 80060fc:	47b8      	blx	r7
 80060fe:	3001      	adds	r0, #1
 8006100:	d12c      	bne.n	800615c <_printf_float+0x250>
 8006102:	e764      	b.n	8005fce <_printf_float+0xc2>
 8006104:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006108:	f240 80e0 	bls.w	80062cc <_printf_float+0x3c0>
 800610c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006110:	2200      	movs	r2, #0
 8006112:	2300      	movs	r3, #0
 8006114:	f7fa fce0 	bl	8000ad8 <__aeabi_dcmpeq>
 8006118:	2800      	cmp	r0, #0
 800611a:	d034      	beq.n	8006186 <_printf_float+0x27a>
 800611c:	4a37      	ldr	r2, [pc, #220]	; (80061fc <_printf_float+0x2f0>)
 800611e:	2301      	movs	r3, #1
 8006120:	4631      	mov	r1, r6
 8006122:	4628      	mov	r0, r5
 8006124:	47b8      	blx	r7
 8006126:	3001      	adds	r0, #1
 8006128:	f43f af51 	beq.w	8005fce <_printf_float+0xc2>
 800612c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006130:	429a      	cmp	r2, r3
 8006132:	db02      	blt.n	800613a <_printf_float+0x22e>
 8006134:	6823      	ldr	r3, [r4, #0]
 8006136:	07d8      	lsls	r0, r3, #31
 8006138:	d510      	bpl.n	800615c <_printf_float+0x250>
 800613a:	ee18 3a10 	vmov	r3, s16
 800613e:	4652      	mov	r2, sl
 8006140:	4631      	mov	r1, r6
 8006142:	4628      	mov	r0, r5
 8006144:	47b8      	blx	r7
 8006146:	3001      	adds	r0, #1
 8006148:	f43f af41 	beq.w	8005fce <_printf_float+0xc2>
 800614c:	f04f 0800 	mov.w	r8, #0
 8006150:	f104 091a 	add.w	r9, r4, #26
 8006154:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006156:	3b01      	subs	r3, #1
 8006158:	4543      	cmp	r3, r8
 800615a:	dc09      	bgt.n	8006170 <_printf_float+0x264>
 800615c:	6823      	ldr	r3, [r4, #0]
 800615e:	079b      	lsls	r3, r3, #30
 8006160:	f100 8105 	bmi.w	800636e <_printf_float+0x462>
 8006164:	68e0      	ldr	r0, [r4, #12]
 8006166:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006168:	4298      	cmp	r0, r3
 800616a:	bfb8      	it	lt
 800616c:	4618      	movlt	r0, r3
 800616e:	e730      	b.n	8005fd2 <_printf_float+0xc6>
 8006170:	2301      	movs	r3, #1
 8006172:	464a      	mov	r2, r9
 8006174:	4631      	mov	r1, r6
 8006176:	4628      	mov	r0, r5
 8006178:	47b8      	blx	r7
 800617a:	3001      	adds	r0, #1
 800617c:	f43f af27 	beq.w	8005fce <_printf_float+0xc2>
 8006180:	f108 0801 	add.w	r8, r8, #1
 8006184:	e7e6      	b.n	8006154 <_printf_float+0x248>
 8006186:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006188:	2b00      	cmp	r3, #0
 800618a:	dc39      	bgt.n	8006200 <_printf_float+0x2f4>
 800618c:	4a1b      	ldr	r2, [pc, #108]	; (80061fc <_printf_float+0x2f0>)
 800618e:	2301      	movs	r3, #1
 8006190:	4631      	mov	r1, r6
 8006192:	4628      	mov	r0, r5
 8006194:	47b8      	blx	r7
 8006196:	3001      	adds	r0, #1
 8006198:	f43f af19 	beq.w	8005fce <_printf_float+0xc2>
 800619c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80061a0:	4313      	orrs	r3, r2
 80061a2:	d102      	bne.n	80061aa <_printf_float+0x29e>
 80061a4:	6823      	ldr	r3, [r4, #0]
 80061a6:	07d9      	lsls	r1, r3, #31
 80061a8:	d5d8      	bpl.n	800615c <_printf_float+0x250>
 80061aa:	ee18 3a10 	vmov	r3, s16
 80061ae:	4652      	mov	r2, sl
 80061b0:	4631      	mov	r1, r6
 80061b2:	4628      	mov	r0, r5
 80061b4:	47b8      	blx	r7
 80061b6:	3001      	adds	r0, #1
 80061b8:	f43f af09 	beq.w	8005fce <_printf_float+0xc2>
 80061bc:	f04f 0900 	mov.w	r9, #0
 80061c0:	f104 0a1a 	add.w	sl, r4, #26
 80061c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80061c6:	425b      	negs	r3, r3
 80061c8:	454b      	cmp	r3, r9
 80061ca:	dc01      	bgt.n	80061d0 <_printf_float+0x2c4>
 80061cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061ce:	e792      	b.n	80060f6 <_printf_float+0x1ea>
 80061d0:	2301      	movs	r3, #1
 80061d2:	4652      	mov	r2, sl
 80061d4:	4631      	mov	r1, r6
 80061d6:	4628      	mov	r0, r5
 80061d8:	47b8      	blx	r7
 80061da:	3001      	adds	r0, #1
 80061dc:	f43f aef7 	beq.w	8005fce <_printf_float+0xc2>
 80061e0:	f109 0901 	add.w	r9, r9, #1
 80061e4:	e7ee      	b.n	80061c4 <_printf_float+0x2b8>
 80061e6:	bf00      	nop
 80061e8:	7fefffff 	.word	0x7fefffff
 80061ec:	0800bc14 	.word	0x0800bc14
 80061f0:	0800bc18 	.word	0x0800bc18
 80061f4:	0800bc20 	.word	0x0800bc20
 80061f8:	0800bc1c 	.word	0x0800bc1c
 80061fc:	0800bc24 	.word	0x0800bc24
 8006200:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006202:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006204:	429a      	cmp	r2, r3
 8006206:	bfa8      	it	ge
 8006208:	461a      	movge	r2, r3
 800620a:	2a00      	cmp	r2, #0
 800620c:	4691      	mov	r9, r2
 800620e:	dc37      	bgt.n	8006280 <_printf_float+0x374>
 8006210:	f04f 0b00 	mov.w	fp, #0
 8006214:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006218:	f104 021a 	add.w	r2, r4, #26
 800621c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800621e:	9305      	str	r3, [sp, #20]
 8006220:	eba3 0309 	sub.w	r3, r3, r9
 8006224:	455b      	cmp	r3, fp
 8006226:	dc33      	bgt.n	8006290 <_printf_float+0x384>
 8006228:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800622c:	429a      	cmp	r2, r3
 800622e:	db3b      	blt.n	80062a8 <_printf_float+0x39c>
 8006230:	6823      	ldr	r3, [r4, #0]
 8006232:	07da      	lsls	r2, r3, #31
 8006234:	d438      	bmi.n	80062a8 <_printf_float+0x39c>
 8006236:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006238:	9b05      	ldr	r3, [sp, #20]
 800623a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800623c:	1ad3      	subs	r3, r2, r3
 800623e:	eba2 0901 	sub.w	r9, r2, r1
 8006242:	4599      	cmp	r9, r3
 8006244:	bfa8      	it	ge
 8006246:	4699      	movge	r9, r3
 8006248:	f1b9 0f00 	cmp.w	r9, #0
 800624c:	dc35      	bgt.n	80062ba <_printf_float+0x3ae>
 800624e:	f04f 0800 	mov.w	r8, #0
 8006252:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006256:	f104 0a1a 	add.w	sl, r4, #26
 800625a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800625e:	1a9b      	subs	r3, r3, r2
 8006260:	eba3 0309 	sub.w	r3, r3, r9
 8006264:	4543      	cmp	r3, r8
 8006266:	f77f af79 	ble.w	800615c <_printf_float+0x250>
 800626a:	2301      	movs	r3, #1
 800626c:	4652      	mov	r2, sl
 800626e:	4631      	mov	r1, r6
 8006270:	4628      	mov	r0, r5
 8006272:	47b8      	blx	r7
 8006274:	3001      	adds	r0, #1
 8006276:	f43f aeaa 	beq.w	8005fce <_printf_float+0xc2>
 800627a:	f108 0801 	add.w	r8, r8, #1
 800627e:	e7ec      	b.n	800625a <_printf_float+0x34e>
 8006280:	4613      	mov	r3, r2
 8006282:	4631      	mov	r1, r6
 8006284:	4642      	mov	r2, r8
 8006286:	4628      	mov	r0, r5
 8006288:	47b8      	blx	r7
 800628a:	3001      	adds	r0, #1
 800628c:	d1c0      	bne.n	8006210 <_printf_float+0x304>
 800628e:	e69e      	b.n	8005fce <_printf_float+0xc2>
 8006290:	2301      	movs	r3, #1
 8006292:	4631      	mov	r1, r6
 8006294:	4628      	mov	r0, r5
 8006296:	9205      	str	r2, [sp, #20]
 8006298:	47b8      	blx	r7
 800629a:	3001      	adds	r0, #1
 800629c:	f43f ae97 	beq.w	8005fce <_printf_float+0xc2>
 80062a0:	9a05      	ldr	r2, [sp, #20]
 80062a2:	f10b 0b01 	add.w	fp, fp, #1
 80062a6:	e7b9      	b.n	800621c <_printf_float+0x310>
 80062a8:	ee18 3a10 	vmov	r3, s16
 80062ac:	4652      	mov	r2, sl
 80062ae:	4631      	mov	r1, r6
 80062b0:	4628      	mov	r0, r5
 80062b2:	47b8      	blx	r7
 80062b4:	3001      	adds	r0, #1
 80062b6:	d1be      	bne.n	8006236 <_printf_float+0x32a>
 80062b8:	e689      	b.n	8005fce <_printf_float+0xc2>
 80062ba:	9a05      	ldr	r2, [sp, #20]
 80062bc:	464b      	mov	r3, r9
 80062be:	4442      	add	r2, r8
 80062c0:	4631      	mov	r1, r6
 80062c2:	4628      	mov	r0, r5
 80062c4:	47b8      	blx	r7
 80062c6:	3001      	adds	r0, #1
 80062c8:	d1c1      	bne.n	800624e <_printf_float+0x342>
 80062ca:	e680      	b.n	8005fce <_printf_float+0xc2>
 80062cc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80062ce:	2a01      	cmp	r2, #1
 80062d0:	dc01      	bgt.n	80062d6 <_printf_float+0x3ca>
 80062d2:	07db      	lsls	r3, r3, #31
 80062d4:	d538      	bpl.n	8006348 <_printf_float+0x43c>
 80062d6:	2301      	movs	r3, #1
 80062d8:	4642      	mov	r2, r8
 80062da:	4631      	mov	r1, r6
 80062dc:	4628      	mov	r0, r5
 80062de:	47b8      	blx	r7
 80062e0:	3001      	adds	r0, #1
 80062e2:	f43f ae74 	beq.w	8005fce <_printf_float+0xc2>
 80062e6:	ee18 3a10 	vmov	r3, s16
 80062ea:	4652      	mov	r2, sl
 80062ec:	4631      	mov	r1, r6
 80062ee:	4628      	mov	r0, r5
 80062f0:	47b8      	blx	r7
 80062f2:	3001      	adds	r0, #1
 80062f4:	f43f ae6b 	beq.w	8005fce <_printf_float+0xc2>
 80062f8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80062fc:	2200      	movs	r2, #0
 80062fe:	2300      	movs	r3, #0
 8006300:	f7fa fbea 	bl	8000ad8 <__aeabi_dcmpeq>
 8006304:	b9d8      	cbnz	r0, 800633e <_printf_float+0x432>
 8006306:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006308:	f108 0201 	add.w	r2, r8, #1
 800630c:	3b01      	subs	r3, #1
 800630e:	4631      	mov	r1, r6
 8006310:	4628      	mov	r0, r5
 8006312:	47b8      	blx	r7
 8006314:	3001      	adds	r0, #1
 8006316:	d10e      	bne.n	8006336 <_printf_float+0x42a>
 8006318:	e659      	b.n	8005fce <_printf_float+0xc2>
 800631a:	2301      	movs	r3, #1
 800631c:	4652      	mov	r2, sl
 800631e:	4631      	mov	r1, r6
 8006320:	4628      	mov	r0, r5
 8006322:	47b8      	blx	r7
 8006324:	3001      	adds	r0, #1
 8006326:	f43f ae52 	beq.w	8005fce <_printf_float+0xc2>
 800632a:	f108 0801 	add.w	r8, r8, #1
 800632e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006330:	3b01      	subs	r3, #1
 8006332:	4543      	cmp	r3, r8
 8006334:	dcf1      	bgt.n	800631a <_printf_float+0x40e>
 8006336:	464b      	mov	r3, r9
 8006338:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800633c:	e6dc      	b.n	80060f8 <_printf_float+0x1ec>
 800633e:	f04f 0800 	mov.w	r8, #0
 8006342:	f104 0a1a 	add.w	sl, r4, #26
 8006346:	e7f2      	b.n	800632e <_printf_float+0x422>
 8006348:	2301      	movs	r3, #1
 800634a:	4642      	mov	r2, r8
 800634c:	e7df      	b.n	800630e <_printf_float+0x402>
 800634e:	2301      	movs	r3, #1
 8006350:	464a      	mov	r2, r9
 8006352:	4631      	mov	r1, r6
 8006354:	4628      	mov	r0, r5
 8006356:	47b8      	blx	r7
 8006358:	3001      	adds	r0, #1
 800635a:	f43f ae38 	beq.w	8005fce <_printf_float+0xc2>
 800635e:	f108 0801 	add.w	r8, r8, #1
 8006362:	68e3      	ldr	r3, [r4, #12]
 8006364:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006366:	1a5b      	subs	r3, r3, r1
 8006368:	4543      	cmp	r3, r8
 800636a:	dcf0      	bgt.n	800634e <_printf_float+0x442>
 800636c:	e6fa      	b.n	8006164 <_printf_float+0x258>
 800636e:	f04f 0800 	mov.w	r8, #0
 8006372:	f104 0919 	add.w	r9, r4, #25
 8006376:	e7f4      	b.n	8006362 <_printf_float+0x456>

08006378 <_printf_common>:
 8006378:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800637c:	4616      	mov	r6, r2
 800637e:	4699      	mov	r9, r3
 8006380:	688a      	ldr	r2, [r1, #8]
 8006382:	690b      	ldr	r3, [r1, #16]
 8006384:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006388:	4293      	cmp	r3, r2
 800638a:	bfb8      	it	lt
 800638c:	4613      	movlt	r3, r2
 800638e:	6033      	str	r3, [r6, #0]
 8006390:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006394:	4607      	mov	r7, r0
 8006396:	460c      	mov	r4, r1
 8006398:	b10a      	cbz	r2, 800639e <_printf_common+0x26>
 800639a:	3301      	adds	r3, #1
 800639c:	6033      	str	r3, [r6, #0]
 800639e:	6823      	ldr	r3, [r4, #0]
 80063a0:	0699      	lsls	r1, r3, #26
 80063a2:	bf42      	ittt	mi
 80063a4:	6833      	ldrmi	r3, [r6, #0]
 80063a6:	3302      	addmi	r3, #2
 80063a8:	6033      	strmi	r3, [r6, #0]
 80063aa:	6825      	ldr	r5, [r4, #0]
 80063ac:	f015 0506 	ands.w	r5, r5, #6
 80063b0:	d106      	bne.n	80063c0 <_printf_common+0x48>
 80063b2:	f104 0a19 	add.w	sl, r4, #25
 80063b6:	68e3      	ldr	r3, [r4, #12]
 80063b8:	6832      	ldr	r2, [r6, #0]
 80063ba:	1a9b      	subs	r3, r3, r2
 80063bc:	42ab      	cmp	r3, r5
 80063be:	dc26      	bgt.n	800640e <_printf_common+0x96>
 80063c0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80063c4:	1e13      	subs	r3, r2, #0
 80063c6:	6822      	ldr	r2, [r4, #0]
 80063c8:	bf18      	it	ne
 80063ca:	2301      	movne	r3, #1
 80063cc:	0692      	lsls	r2, r2, #26
 80063ce:	d42b      	bmi.n	8006428 <_printf_common+0xb0>
 80063d0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80063d4:	4649      	mov	r1, r9
 80063d6:	4638      	mov	r0, r7
 80063d8:	47c0      	blx	r8
 80063da:	3001      	adds	r0, #1
 80063dc:	d01e      	beq.n	800641c <_printf_common+0xa4>
 80063de:	6823      	ldr	r3, [r4, #0]
 80063e0:	68e5      	ldr	r5, [r4, #12]
 80063e2:	6832      	ldr	r2, [r6, #0]
 80063e4:	f003 0306 	and.w	r3, r3, #6
 80063e8:	2b04      	cmp	r3, #4
 80063ea:	bf08      	it	eq
 80063ec:	1aad      	subeq	r5, r5, r2
 80063ee:	68a3      	ldr	r3, [r4, #8]
 80063f0:	6922      	ldr	r2, [r4, #16]
 80063f2:	bf0c      	ite	eq
 80063f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80063f8:	2500      	movne	r5, #0
 80063fa:	4293      	cmp	r3, r2
 80063fc:	bfc4      	itt	gt
 80063fe:	1a9b      	subgt	r3, r3, r2
 8006400:	18ed      	addgt	r5, r5, r3
 8006402:	2600      	movs	r6, #0
 8006404:	341a      	adds	r4, #26
 8006406:	42b5      	cmp	r5, r6
 8006408:	d11a      	bne.n	8006440 <_printf_common+0xc8>
 800640a:	2000      	movs	r0, #0
 800640c:	e008      	b.n	8006420 <_printf_common+0xa8>
 800640e:	2301      	movs	r3, #1
 8006410:	4652      	mov	r2, sl
 8006412:	4649      	mov	r1, r9
 8006414:	4638      	mov	r0, r7
 8006416:	47c0      	blx	r8
 8006418:	3001      	adds	r0, #1
 800641a:	d103      	bne.n	8006424 <_printf_common+0xac>
 800641c:	f04f 30ff 	mov.w	r0, #4294967295
 8006420:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006424:	3501      	adds	r5, #1
 8006426:	e7c6      	b.n	80063b6 <_printf_common+0x3e>
 8006428:	18e1      	adds	r1, r4, r3
 800642a:	1c5a      	adds	r2, r3, #1
 800642c:	2030      	movs	r0, #48	; 0x30
 800642e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006432:	4422      	add	r2, r4
 8006434:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006438:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800643c:	3302      	adds	r3, #2
 800643e:	e7c7      	b.n	80063d0 <_printf_common+0x58>
 8006440:	2301      	movs	r3, #1
 8006442:	4622      	mov	r2, r4
 8006444:	4649      	mov	r1, r9
 8006446:	4638      	mov	r0, r7
 8006448:	47c0      	blx	r8
 800644a:	3001      	adds	r0, #1
 800644c:	d0e6      	beq.n	800641c <_printf_common+0xa4>
 800644e:	3601      	adds	r6, #1
 8006450:	e7d9      	b.n	8006406 <_printf_common+0x8e>
	...

08006454 <_printf_i>:
 8006454:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006458:	460c      	mov	r4, r1
 800645a:	4691      	mov	r9, r2
 800645c:	7e27      	ldrb	r7, [r4, #24]
 800645e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006460:	2f78      	cmp	r7, #120	; 0x78
 8006462:	4680      	mov	r8, r0
 8006464:	469a      	mov	sl, r3
 8006466:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800646a:	d807      	bhi.n	800647c <_printf_i+0x28>
 800646c:	2f62      	cmp	r7, #98	; 0x62
 800646e:	d80a      	bhi.n	8006486 <_printf_i+0x32>
 8006470:	2f00      	cmp	r7, #0
 8006472:	f000 80d8 	beq.w	8006626 <_printf_i+0x1d2>
 8006476:	2f58      	cmp	r7, #88	; 0x58
 8006478:	f000 80a3 	beq.w	80065c2 <_printf_i+0x16e>
 800647c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006480:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006484:	e03a      	b.n	80064fc <_printf_i+0xa8>
 8006486:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800648a:	2b15      	cmp	r3, #21
 800648c:	d8f6      	bhi.n	800647c <_printf_i+0x28>
 800648e:	a001      	add	r0, pc, #4	; (adr r0, 8006494 <_printf_i+0x40>)
 8006490:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006494:	080064ed 	.word	0x080064ed
 8006498:	08006501 	.word	0x08006501
 800649c:	0800647d 	.word	0x0800647d
 80064a0:	0800647d 	.word	0x0800647d
 80064a4:	0800647d 	.word	0x0800647d
 80064a8:	0800647d 	.word	0x0800647d
 80064ac:	08006501 	.word	0x08006501
 80064b0:	0800647d 	.word	0x0800647d
 80064b4:	0800647d 	.word	0x0800647d
 80064b8:	0800647d 	.word	0x0800647d
 80064bc:	0800647d 	.word	0x0800647d
 80064c0:	0800660d 	.word	0x0800660d
 80064c4:	08006531 	.word	0x08006531
 80064c8:	080065ef 	.word	0x080065ef
 80064cc:	0800647d 	.word	0x0800647d
 80064d0:	0800647d 	.word	0x0800647d
 80064d4:	0800662f 	.word	0x0800662f
 80064d8:	0800647d 	.word	0x0800647d
 80064dc:	08006531 	.word	0x08006531
 80064e0:	0800647d 	.word	0x0800647d
 80064e4:	0800647d 	.word	0x0800647d
 80064e8:	080065f7 	.word	0x080065f7
 80064ec:	680b      	ldr	r3, [r1, #0]
 80064ee:	1d1a      	adds	r2, r3, #4
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	600a      	str	r2, [r1, #0]
 80064f4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80064f8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80064fc:	2301      	movs	r3, #1
 80064fe:	e0a3      	b.n	8006648 <_printf_i+0x1f4>
 8006500:	6825      	ldr	r5, [r4, #0]
 8006502:	6808      	ldr	r0, [r1, #0]
 8006504:	062e      	lsls	r6, r5, #24
 8006506:	f100 0304 	add.w	r3, r0, #4
 800650a:	d50a      	bpl.n	8006522 <_printf_i+0xce>
 800650c:	6805      	ldr	r5, [r0, #0]
 800650e:	600b      	str	r3, [r1, #0]
 8006510:	2d00      	cmp	r5, #0
 8006512:	da03      	bge.n	800651c <_printf_i+0xc8>
 8006514:	232d      	movs	r3, #45	; 0x2d
 8006516:	426d      	negs	r5, r5
 8006518:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800651c:	485e      	ldr	r0, [pc, #376]	; (8006698 <_printf_i+0x244>)
 800651e:	230a      	movs	r3, #10
 8006520:	e019      	b.n	8006556 <_printf_i+0x102>
 8006522:	f015 0f40 	tst.w	r5, #64	; 0x40
 8006526:	6805      	ldr	r5, [r0, #0]
 8006528:	600b      	str	r3, [r1, #0]
 800652a:	bf18      	it	ne
 800652c:	b22d      	sxthne	r5, r5
 800652e:	e7ef      	b.n	8006510 <_printf_i+0xbc>
 8006530:	680b      	ldr	r3, [r1, #0]
 8006532:	6825      	ldr	r5, [r4, #0]
 8006534:	1d18      	adds	r0, r3, #4
 8006536:	6008      	str	r0, [r1, #0]
 8006538:	0628      	lsls	r0, r5, #24
 800653a:	d501      	bpl.n	8006540 <_printf_i+0xec>
 800653c:	681d      	ldr	r5, [r3, #0]
 800653e:	e002      	b.n	8006546 <_printf_i+0xf2>
 8006540:	0669      	lsls	r1, r5, #25
 8006542:	d5fb      	bpl.n	800653c <_printf_i+0xe8>
 8006544:	881d      	ldrh	r5, [r3, #0]
 8006546:	4854      	ldr	r0, [pc, #336]	; (8006698 <_printf_i+0x244>)
 8006548:	2f6f      	cmp	r7, #111	; 0x6f
 800654a:	bf0c      	ite	eq
 800654c:	2308      	moveq	r3, #8
 800654e:	230a      	movne	r3, #10
 8006550:	2100      	movs	r1, #0
 8006552:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006556:	6866      	ldr	r6, [r4, #4]
 8006558:	60a6      	str	r6, [r4, #8]
 800655a:	2e00      	cmp	r6, #0
 800655c:	bfa2      	ittt	ge
 800655e:	6821      	ldrge	r1, [r4, #0]
 8006560:	f021 0104 	bicge.w	r1, r1, #4
 8006564:	6021      	strge	r1, [r4, #0]
 8006566:	b90d      	cbnz	r5, 800656c <_printf_i+0x118>
 8006568:	2e00      	cmp	r6, #0
 800656a:	d04d      	beq.n	8006608 <_printf_i+0x1b4>
 800656c:	4616      	mov	r6, r2
 800656e:	fbb5 f1f3 	udiv	r1, r5, r3
 8006572:	fb03 5711 	mls	r7, r3, r1, r5
 8006576:	5dc7      	ldrb	r7, [r0, r7]
 8006578:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800657c:	462f      	mov	r7, r5
 800657e:	42bb      	cmp	r3, r7
 8006580:	460d      	mov	r5, r1
 8006582:	d9f4      	bls.n	800656e <_printf_i+0x11a>
 8006584:	2b08      	cmp	r3, #8
 8006586:	d10b      	bne.n	80065a0 <_printf_i+0x14c>
 8006588:	6823      	ldr	r3, [r4, #0]
 800658a:	07df      	lsls	r7, r3, #31
 800658c:	d508      	bpl.n	80065a0 <_printf_i+0x14c>
 800658e:	6923      	ldr	r3, [r4, #16]
 8006590:	6861      	ldr	r1, [r4, #4]
 8006592:	4299      	cmp	r1, r3
 8006594:	bfde      	ittt	le
 8006596:	2330      	movle	r3, #48	; 0x30
 8006598:	f806 3c01 	strble.w	r3, [r6, #-1]
 800659c:	f106 36ff 	addle.w	r6, r6, #4294967295
 80065a0:	1b92      	subs	r2, r2, r6
 80065a2:	6122      	str	r2, [r4, #16]
 80065a4:	f8cd a000 	str.w	sl, [sp]
 80065a8:	464b      	mov	r3, r9
 80065aa:	aa03      	add	r2, sp, #12
 80065ac:	4621      	mov	r1, r4
 80065ae:	4640      	mov	r0, r8
 80065b0:	f7ff fee2 	bl	8006378 <_printf_common>
 80065b4:	3001      	adds	r0, #1
 80065b6:	d14c      	bne.n	8006652 <_printf_i+0x1fe>
 80065b8:	f04f 30ff 	mov.w	r0, #4294967295
 80065bc:	b004      	add	sp, #16
 80065be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065c2:	4835      	ldr	r0, [pc, #212]	; (8006698 <_printf_i+0x244>)
 80065c4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80065c8:	6823      	ldr	r3, [r4, #0]
 80065ca:	680e      	ldr	r6, [r1, #0]
 80065cc:	061f      	lsls	r7, r3, #24
 80065ce:	f856 5b04 	ldr.w	r5, [r6], #4
 80065d2:	600e      	str	r6, [r1, #0]
 80065d4:	d514      	bpl.n	8006600 <_printf_i+0x1ac>
 80065d6:	07d9      	lsls	r1, r3, #31
 80065d8:	bf44      	itt	mi
 80065da:	f043 0320 	orrmi.w	r3, r3, #32
 80065de:	6023      	strmi	r3, [r4, #0]
 80065e0:	b91d      	cbnz	r5, 80065ea <_printf_i+0x196>
 80065e2:	6823      	ldr	r3, [r4, #0]
 80065e4:	f023 0320 	bic.w	r3, r3, #32
 80065e8:	6023      	str	r3, [r4, #0]
 80065ea:	2310      	movs	r3, #16
 80065ec:	e7b0      	b.n	8006550 <_printf_i+0xfc>
 80065ee:	6823      	ldr	r3, [r4, #0]
 80065f0:	f043 0320 	orr.w	r3, r3, #32
 80065f4:	6023      	str	r3, [r4, #0]
 80065f6:	2378      	movs	r3, #120	; 0x78
 80065f8:	4828      	ldr	r0, [pc, #160]	; (800669c <_printf_i+0x248>)
 80065fa:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80065fe:	e7e3      	b.n	80065c8 <_printf_i+0x174>
 8006600:	065e      	lsls	r6, r3, #25
 8006602:	bf48      	it	mi
 8006604:	b2ad      	uxthmi	r5, r5
 8006606:	e7e6      	b.n	80065d6 <_printf_i+0x182>
 8006608:	4616      	mov	r6, r2
 800660a:	e7bb      	b.n	8006584 <_printf_i+0x130>
 800660c:	680b      	ldr	r3, [r1, #0]
 800660e:	6826      	ldr	r6, [r4, #0]
 8006610:	6960      	ldr	r0, [r4, #20]
 8006612:	1d1d      	adds	r5, r3, #4
 8006614:	600d      	str	r5, [r1, #0]
 8006616:	0635      	lsls	r5, r6, #24
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	d501      	bpl.n	8006620 <_printf_i+0x1cc>
 800661c:	6018      	str	r0, [r3, #0]
 800661e:	e002      	b.n	8006626 <_printf_i+0x1d2>
 8006620:	0671      	lsls	r1, r6, #25
 8006622:	d5fb      	bpl.n	800661c <_printf_i+0x1c8>
 8006624:	8018      	strh	r0, [r3, #0]
 8006626:	2300      	movs	r3, #0
 8006628:	6123      	str	r3, [r4, #16]
 800662a:	4616      	mov	r6, r2
 800662c:	e7ba      	b.n	80065a4 <_printf_i+0x150>
 800662e:	680b      	ldr	r3, [r1, #0]
 8006630:	1d1a      	adds	r2, r3, #4
 8006632:	600a      	str	r2, [r1, #0]
 8006634:	681e      	ldr	r6, [r3, #0]
 8006636:	6862      	ldr	r2, [r4, #4]
 8006638:	2100      	movs	r1, #0
 800663a:	4630      	mov	r0, r6
 800663c:	f7f9 fdd8 	bl	80001f0 <memchr>
 8006640:	b108      	cbz	r0, 8006646 <_printf_i+0x1f2>
 8006642:	1b80      	subs	r0, r0, r6
 8006644:	6060      	str	r0, [r4, #4]
 8006646:	6863      	ldr	r3, [r4, #4]
 8006648:	6123      	str	r3, [r4, #16]
 800664a:	2300      	movs	r3, #0
 800664c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006650:	e7a8      	b.n	80065a4 <_printf_i+0x150>
 8006652:	6923      	ldr	r3, [r4, #16]
 8006654:	4632      	mov	r2, r6
 8006656:	4649      	mov	r1, r9
 8006658:	4640      	mov	r0, r8
 800665a:	47d0      	blx	sl
 800665c:	3001      	adds	r0, #1
 800665e:	d0ab      	beq.n	80065b8 <_printf_i+0x164>
 8006660:	6823      	ldr	r3, [r4, #0]
 8006662:	079b      	lsls	r3, r3, #30
 8006664:	d413      	bmi.n	800668e <_printf_i+0x23a>
 8006666:	68e0      	ldr	r0, [r4, #12]
 8006668:	9b03      	ldr	r3, [sp, #12]
 800666a:	4298      	cmp	r0, r3
 800666c:	bfb8      	it	lt
 800666e:	4618      	movlt	r0, r3
 8006670:	e7a4      	b.n	80065bc <_printf_i+0x168>
 8006672:	2301      	movs	r3, #1
 8006674:	4632      	mov	r2, r6
 8006676:	4649      	mov	r1, r9
 8006678:	4640      	mov	r0, r8
 800667a:	47d0      	blx	sl
 800667c:	3001      	adds	r0, #1
 800667e:	d09b      	beq.n	80065b8 <_printf_i+0x164>
 8006680:	3501      	adds	r5, #1
 8006682:	68e3      	ldr	r3, [r4, #12]
 8006684:	9903      	ldr	r1, [sp, #12]
 8006686:	1a5b      	subs	r3, r3, r1
 8006688:	42ab      	cmp	r3, r5
 800668a:	dcf2      	bgt.n	8006672 <_printf_i+0x21e>
 800668c:	e7eb      	b.n	8006666 <_printf_i+0x212>
 800668e:	2500      	movs	r5, #0
 8006690:	f104 0619 	add.w	r6, r4, #25
 8006694:	e7f5      	b.n	8006682 <_printf_i+0x22e>
 8006696:	bf00      	nop
 8006698:	0800bc26 	.word	0x0800bc26
 800669c:	0800bc37 	.word	0x0800bc37

080066a0 <_scanf_float>:
 80066a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066a4:	b087      	sub	sp, #28
 80066a6:	4617      	mov	r7, r2
 80066a8:	9303      	str	r3, [sp, #12]
 80066aa:	688b      	ldr	r3, [r1, #8]
 80066ac:	1e5a      	subs	r2, r3, #1
 80066ae:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80066b2:	bf83      	ittte	hi
 80066b4:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80066b8:	195b      	addhi	r3, r3, r5
 80066ba:	9302      	strhi	r3, [sp, #8]
 80066bc:	2300      	movls	r3, #0
 80066be:	bf86      	itte	hi
 80066c0:	f240 135d 	movwhi	r3, #349	; 0x15d
 80066c4:	608b      	strhi	r3, [r1, #8]
 80066c6:	9302      	strls	r3, [sp, #8]
 80066c8:	680b      	ldr	r3, [r1, #0]
 80066ca:	468b      	mov	fp, r1
 80066cc:	2500      	movs	r5, #0
 80066ce:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80066d2:	f84b 3b1c 	str.w	r3, [fp], #28
 80066d6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80066da:	4680      	mov	r8, r0
 80066dc:	460c      	mov	r4, r1
 80066de:	465e      	mov	r6, fp
 80066e0:	46aa      	mov	sl, r5
 80066e2:	46a9      	mov	r9, r5
 80066e4:	9501      	str	r5, [sp, #4]
 80066e6:	68a2      	ldr	r2, [r4, #8]
 80066e8:	b152      	cbz	r2, 8006700 <_scanf_float+0x60>
 80066ea:	683b      	ldr	r3, [r7, #0]
 80066ec:	781b      	ldrb	r3, [r3, #0]
 80066ee:	2b4e      	cmp	r3, #78	; 0x4e
 80066f0:	d864      	bhi.n	80067bc <_scanf_float+0x11c>
 80066f2:	2b40      	cmp	r3, #64	; 0x40
 80066f4:	d83c      	bhi.n	8006770 <_scanf_float+0xd0>
 80066f6:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80066fa:	b2c8      	uxtb	r0, r1
 80066fc:	280e      	cmp	r0, #14
 80066fe:	d93a      	bls.n	8006776 <_scanf_float+0xd6>
 8006700:	f1b9 0f00 	cmp.w	r9, #0
 8006704:	d003      	beq.n	800670e <_scanf_float+0x6e>
 8006706:	6823      	ldr	r3, [r4, #0]
 8006708:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800670c:	6023      	str	r3, [r4, #0]
 800670e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006712:	f1ba 0f01 	cmp.w	sl, #1
 8006716:	f200 8113 	bhi.w	8006940 <_scanf_float+0x2a0>
 800671a:	455e      	cmp	r6, fp
 800671c:	f200 8105 	bhi.w	800692a <_scanf_float+0x28a>
 8006720:	2501      	movs	r5, #1
 8006722:	4628      	mov	r0, r5
 8006724:	b007      	add	sp, #28
 8006726:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800672a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800672e:	2a0d      	cmp	r2, #13
 8006730:	d8e6      	bhi.n	8006700 <_scanf_float+0x60>
 8006732:	a101      	add	r1, pc, #4	; (adr r1, 8006738 <_scanf_float+0x98>)
 8006734:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006738:	08006877 	.word	0x08006877
 800673c:	08006701 	.word	0x08006701
 8006740:	08006701 	.word	0x08006701
 8006744:	08006701 	.word	0x08006701
 8006748:	080068d7 	.word	0x080068d7
 800674c:	080068af 	.word	0x080068af
 8006750:	08006701 	.word	0x08006701
 8006754:	08006701 	.word	0x08006701
 8006758:	08006885 	.word	0x08006885
 800675c:	08006701 	.word	0x08006701
 8006760:	08006701 	.word	0x08006701
 8006764:	08006701 	.word	0x08006701
 8006768:	08006701 	.word	0x08006701
 800676c:	0800683d 	.word	0x0800683d
 8006770:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8006774:	e7db      	b.n	800672e <_scanf_float+0x8e>
 8006776:	290e      	cmp	r1, #14
 8006778:	d8c2      	bhi.n	8006700 <_scanf_float+0x60>
 800677a:	a001      	add	r0, pc, #4	; (adr r0, 8006780 <_scanf_float+0xe0>)
 800677c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006780:	0800682f 	.word	0x0800682f
 8006784:	08006701 	.word	0x08006701
 8006788:	0800682f 	.word	0x0800682f
 800678c:	080068c3 	.word	0x080068c3
 8006790:	08006701 	.word	0x08006701
 8006794:	080067dd 	.word	0x080067dd
 8006798:	08006819 	.word	0x08006819
 800679c:	08006819 	.word	0x08006819
 80067a0:	08006819 	.word	0x08006819
 80067a4:	08006819 	.word	0x08006819
 80067a8:	08006819 	.word	0x08006819
 80067ac:	08006819 	.word	0x08006819
 80067b0:	08006819 	.word	0x08006819
 80067b4:	08006819 	.word	0x08006819
 80067b8:	08006819 	.word	0x08006819
 80067bc:	2b6e      	cmp	r3, #110	; 0x6e
 80067be:	d809      	bhi.n	80067d4 <_scanf_float+0x134>
 80067c0:	2b60      	cmp	r3, #96	; 0x60
 80067c2:	d8b2      	bhi.n	800672a <_scanf_float+0x8a>
 80067c4:	2b54      	cmp	r3, #84	; 0x54
 80067c6:	d077      	beq.n	80068b8 <_scanf_float+0x218>
 80067c8:	2b59      	cmp	r3, #89	; 0x59
 80067ca:	d199      	bne.n	8006700 <_scanf_float+0x60>
 80067cc:	2d07      	cmp	r5, #7
 80067ce:	d197      	bne.n	8006700 <_scanf_float+0x60>
 80067d0:	2508      	movs	r5, #8
 80067d2:	e029      	b.n	8006828 <_scanf_float+0x188>
 80067d4:	2b74      	cmp	r3, #116	; 0x74
 80067d6:	d06f      	beq.n	80068b8 <_scanf_float+0x218>
 80067d8:	2b79      	cmp	r3, #121	; 0x79
 80067da:	e7f6      	b.n	80067ca <_scanf_float+0x12a>
 80067dc:	6821      	ldr	r1, [r4, #0]
 80067de:	05c8      	lsls	r0, r1, #23
 80067e0:	d51a      	bpl.n	8006818 <_scanf_float+0x178>
 80067e2:	9b02      	ldr	r3, [sp, #8]
 80067e4:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80067e8:	6021      	str	r1, [r4, #0]
 80067ea:	f109 0901 	add.w	r9, r9, #1
 80067ee:	b11b      	cbz	r3, 80067f8 <_scanf_float+0x158>
 80067f0:	3b01      	subs	r3, #1
 80067f2:	3201      	adds	r2, #1
 80067f4:	9302      	str	r3, [sp, #8]
 80067f6:	60a2      	str	r2, [r4, #8]
 80067f8:	68a3      	ldr	r3, [r4, #8]
 80067fa:	3b01      	subs	r3, #1
 80067fc:	60a3      	str	r3, [r4, #8]
 80067fe:	6923      	ldr	r3, [r4, #16]
 8006800:	3301      	adds	r3, #1
 8006802:	6123      	str	r3, [r4, #16]
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	3b01      	subs	r3, #1
 8006808:	2b00      	cmp	r3, #0
 800680a:	607b      	str	r3, [r7, #4]
 800680c:	f340 8084 	ble.w	8006918 <_scanf_float+0x278>
 8006810:	683b      	ldr	r3, [r7, #0]
 8006812:	3301      	adds	r3, #1
 8006814:	603b      	str	r3, [r7, #0]
 8006816:	e766      	b.n	80066e6 <_scanf_float+0x46>
 8006818:	eb1a 0f05 	cmn.w	sl, r5
 800681c:	f47f af70 	bne.w	8006700 <_scanf_float+0x60>
 8006820:	6822      	ldr	r2, [r4, #0]
 8006822:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8006826:	6022      	str	r2, [r4, #0]
 8006828:	f806 3b01 	strb.w	r3, [r6], #1
 800682c:	e7e4      	b.n	80067f8 <_scanf_float+0x158>
 800682e:	6822      	ldr	r2, [r4, #0]
 8006830:	0610      	lsls	r0, r2, #24
 8006832:	f57f af65 	bpl.w	8006700 <_scanf_float+0x60>
 8006836:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800683a:	e7f4      	b.n	8006826 <_scanf_float+0x186>
 800683c:	f1ba 0f00 	cmp.w	sl, #0
 8006840:	d10e      	bne.n	8006860 <_scanf_float+0x1c0>
 8006842:	f1b9 0f00 	cmp.w	r9, #0
 8006846:	d10e      	bne.n	8006866 <_scanf_float+0x1c6>
 8006848:	6822      	ldr	r2, [r4, #0]
 800684a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800684e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006852:	d108      	bne.n	8006866 <_scanf_float+0x1c6>
 8006854:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006858:	6022      	str	r2, [r4, #0]
 800685a:	f04f 0a01 	mov.w	sl, #1
 800685e:	e7e3      	b.n	8006828 <_scanf_float+0x188>
 8006860:	f1ba 0f02 	cmp.w	sl, #2
 8006864:	d055      	beq.n	8006912 <_scanf_float+0x272>
 8006866:	2d01      	cmp	r5, #1
 8006868:	d002      	beq.n	8006870 <_scanf_float+0x1d0>
 800686a:	2d04      	cmp	r5, #4
 800686c:	f47f af48 	bne.w	8006700 <_scanf_float+0x60>
 8006870:	3501      	adds	r5, #1
 8006872:	b2ed      	uxtb	r5, r5
 8006874:	e7d8      	b.n	8006828 <_scanf_float+0x188>
 8006876:	f1ba 0f01 	cmp.w	sl, #1
 800687a:	f47f af41 	bne.w	8006700 <_scanf_float+0x60>
 800687e:	f04f 0a02 	mov.w	sl, #2
 8006882:	e7d1      	b.n	8006828 <_scanf_float+0x188>
 8006884:	b97d      	cbnz	r5, 80068a6 <_scanf_float+0x206>
 8006886:	f1b9 0f00 	cmp.w	r9, #0
 800688a:	f47f af3c 	bne.w	8006706 <_scanf_float+0x66>
 800688e:	6822      	ldr	r2, [r4, #0]
 8006890:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006894:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006898:	f47f af39 	bne.w	800670e <_scanf_float+0x6e>
 800689c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80068a0:	6022      	str	r2, [r4, #0]
 80068a2:	2501      	movs	r5, #1
 80068a4:	e7c0      	b.n	8006828 <_scanf_float+0x188>
 80068a6:	2d03      	cmp	r5, #3
 80068a8:	d0e2      	beq.n	8006870 <_scanf_float+0x1d0>
 80068aa:	2d05      	cmp	r5, #5
 80068ac:	e7de      	b.n	800686c <_scanf_float+0x1cc>
 80068ae:	2d02      	cmp	r5, #2
 80068b0:	f47f af26 	bne.w	8006700 <_scanf_float+0x60>
 80068b4:	2503      	movs	r5, #3
 80068b6:	e7b7      	b.n	8006828 <_scanf_float+0x188>
 80068b8:	2d06      	cmp	r5, #6
 80068ba:	f47f af21 	bne.w	8006700 <_scanf_float+0x60>
 80068be:	2507      	movs	r5, #7
 80068c0:	e7b2      	b.n	8006828 <_scanf_float+0x188>
 80068c2:	6822      	ldr	r2, [r4, #0]
 80068c4:	0591      	lsls	r1, r2, #22
 80068c6:	f57f af1b 	bpl.w	8006700 <_scanf_float+0x60>
 80068ca:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80068ce:	6022      	str	r2, [r4, #0]
 80068d0:	f8cd 9004 	str.w	r9, [sp, #4]
 80068d4:	e7a8      	b.n	8006828 <_scanf_float+0x188>
 80068d6:	6822      	ldr	r2, [r4, #0]
 80068d8:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80068dc:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80068e0:	d006      	beq.n	80068f0 <_scanf_float+0x250>
 80068e2:	0550      	lsls	r0, r2, #21
 80068e4:	f57f af0c 	bpl.w	8006700 <_scanf_float+0x60>
 80068e8:	f1b9 0f00 	cmp.w	r9, #0
 80068ec:	f43f af0f 	beq.w	800670e <_scanf_float+0x6e>
 80068f0:	0591      	lsls	r1, r2, #22
 80068f2:	bf58      	it	pl
 80068f4:	9901      	ldrpl	r1, [sp, #4]
 80068f6:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80068fa:	bf58      	it	pl
 80068fc:	eba9 0101 	subpl.w	r1, r9, r1
 8006900:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8006904:	bf58      	it	pl
 8006906:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800690a:	6022      	str	r2, [r4, #0]
 800690c:	f04f 0900 	mov.w	r9, #0
 8006910:	e78a      	b.n	8006828 <_scanf_float+0x188>
 8006912:	f04f 0a03 	mov.w	sl, #3
 8006916:	e787      	b.n	8006828 <_scanf_float+0x188>
 8006918:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800691c:	4639      	mov	r1, r7
 800691e:	4640      	mov	r0, r8
 8006920:	4798      	blx	r3
 8006922:	2800      	cmp	r0, #0
 8006924:	f43f aedf 	beq.w	80066e6 <_scanf_float+0x46>
 8006928:	e6ea      	b.n	8006700 <_scanf_float+0x60>
 800692a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800692e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006932:	463a      	mov	r2, r7
 8006934:	4640      	mov	r0, r8
 8006936:	4798      	blx	r3
 8006938:	6923      	ldr	r3, [r4, #16]
 800693a:	3b01      	subs	r3, #1
 800693c:	6123      	str	r3, [r4, #16]
 800693e:	e6ec      	b.n	800671a <_scanf_float+0x7a>
 8006940:	1e6b      	subs	r3, r5, #1
 8006942:	2b06      	cmp	r3, #6
 8006944:	d825      	bhi.n	8006992 <_scanf_float+0x2f2>
 8006946:	2d02      	cmp	r5, #2
 8006948:	d836      	bhi.n	80069b8 <_scanf_float+0x318>
 800694a:	455e      	cmp	r6, fp
 800694c:	f67f aee8 	bls.w	8006720 <_scanf_float+0x80>
 8006950:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006954:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006958:	463a      	mov	r2, r7
 800695a:	4640      	mov	r0, r8
 800695c:	4798      	blx	r3
 800695e:	6923      	ldr	r3, [r4, #16]
 8006960:	3b01      	subs	r3, #1
 8006962:	6123      	str	r3, [r4, #16]
 8006964:	e7f1      	b.n	800694a <_scanf_float+0x2aa>
 8006966:	9802      	ldr	r0, [sp, #8]
 8006968:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800696c:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8006970:	9002      	str	r0, [sp, #8]
 8006972:	463a      	mov	r2, r7
 8006974:	4640      	mov	r0, r8
 8006976:	4798      	blx	r3
 8006978:	6923      	ldr	r3, [r4, #16]
 800697a:	3b01      	subs	r3, #1
 800697c:	6123      	str	r3, [r4, #16]
 800697e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006982:	fa5f fa8a 	uxtb.w	sl, sl
 8006986:	f1ba 0f02 	cmp.w	sl, #2
 800698a:	d1ec      	bne.n	8006966 <_scanf_float+0x2c6>
 800698c:	3d03      	subs	r5, #3
 800698e:	b2ed      	uxtb	r5, r5
 8006990:	1b76      	subs	r6, r6, r5
 8006992:	6823      	ldr	r3, [r4, #0]
 8006994:	05da      	lsls	r2, r3, #23
 8006996:	d52f      	bpl.n	80069f8 <_scanf_float+0x358>
 8006998:	055b      	lsls	r3, r3, #21
 800699a:	d510      	bpl.n	80069be <_scanf_float+0x31e>
 800699c:	455e      	cmp	r6, fp
 800699e:	f67f aebf 	bls.w	8006720 <_scanf_float+0x80>
 80069a2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80069a6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80069aa:	463a      	mov	r2, r7
 80069ac:	4640      	mov	r0, r8
 80069ae:	4798      	blx	r3
 80069b0:	6923      	ldr	r3, [r4, #16]
 80069b2:	3b01      	subs	r3, #1
 80069b4:	6123      	str	r3, [r4, #16]
 80069b6:	e7f1      	b.n	800699c <_scanf_float+0x2fc>
 80069b8:	46aa      	mov	sl, r5
 80069ba:	9602      	str	r6, [sp, #8]
 80069bc:	e7df      	b.n	800697e <_scanf_float+0x2de>
 80069be:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80069c2:	6923      	ldr	r3, [r4, #16]
 80069c4:	2965      	cmp	r1, #101	; 0x65
 80069c6:	f103 33ff 	add.w	r3, r3, #4294967295
 80069ca:	f106 35ff 	add.w	r5, r6, #4294967295
 80069ce:	6123      	str	r3, [r4, #16]
 80069d0:	d00c      	beq.n	80069ec <_scanf_float+0x34c>
 80069d2:	2945      	cmp	r1, #69	; 0x45
 80069d4:	d00a      	beq.n	80069ec <_scanf_float+0x34c>
 80069d6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80069da:	463a      	mov	r2, r7
 80069dc:	4640      	mov	r0, r8
 80069de:	4798      	blx	r3
 80069e0:	6923      	ldr	r3, [r4, #16]
 80069e2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80069e6:	3b01      	subs	r3, #1
 80069e8:	1eb5      	subs	r5, r6, #2
 80069ea:	6123      	str	r3, [r4, #16]
 80069ec:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80069f0:	463a      	mov	r2, r7
 80069f2:	4640      	mov	r0, r8
 80069f4:	4798      	blx	r3
 80069f6:	462e      	mov	r6, r5
 80069f8:	6825      	ldr	r5, [r4, #0]
 80069fa:	f015 0510 	ands.w	r5, r5, #16
 80069fe:	d158      	bne.n	8006ab2 <_scanf_float+0x412>
 8006a00:	7035      	strb	r5, [r6, #0]
 8006a02:	6823      	ldr	r3, [r4, #0]
 8006a04:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006a08:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006a0c:	d11c      	bne.n	8006a48 <_scanf_float+0x3a8>
 8006a0e:	9b01      	ldr	r3, [sp, #4]
 8006a10:	454b      	cmp	r3, r9
 8006a12:	eba3 0209 	sub.w	r2, r3, r9
 8006a16:	d124      	bne.n	8006a62 <_scanf_float+0x3c2>
 8006a18:	2200      	movs	r2, #0
 8006a1a:	4659      	mov	r1, fp
 8006a1c:	4640      	mov	r0, r8
 8006a1e:	f000 fe9d 	bl	800775c <_strtod_r>
 8006a22:	9b03      	ldr	r3, [sp, #12]
 8006a24:	6821      	ldr	r1, [r4, #0]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	f011 0f02 	tst.w	r1, #2
 8006a2c:	ec57 6b10 	vmov	r6, r7, d0
 8006a30:	f103 0204 	add.w	r2, r3, #4
 8006a34:	d020      	beq.n	8006a78 <_scanf_float+0x3d8>
 8006a36:	9903      	ldr	r1, [sp, #12]
 8006a38:	600a      	str	r2, [r1, #0]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	e9c3 6700 	strd	r6, r7, [r3]
 8006a40:	68e3      	ldr	r3, [r4, #12]
 8006a42:	3301      	adds	r3, #1
 8006a44:	60e3      	str	r3, [r4, #12]
 8006a46:	e66c      	b.n	8006722 <_scanf_float+0x82>
 8006a48:	9b04      	ldr	r3, [sp, #16]
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d0e4      	beq.n	8006a18 <_scanf_float+0x378>
 8006a4e:	9905      	ldr	r1, [sp, #20]
 8006a50:	230a      	movs	r3, #10
 8006a52:	462a      	mov	r2, r5
 8006a54:	3101      	adds	r1, #1
 8006a56:	4640      	mov	r0, r8
 8006a58:	f000 ff0a 	bl	8007870 <_strtol_r>
 8006a5c:	9b04      	ldr	r3, [sp, #16]
 8006a5e:	9e05      	ldr	r6, [sp, #20]
 8006a60:	1ac2      	subs	r2, r0, r3
 8006a62:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8006a66:	429e      	cmp	r6, r3
 8006a68:	bf28      	it	cs
 8006a6a:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8006a6e:	4912      	ldr	r1, [pc, #72]	; (8006ab8 <_scanf_float+0x418>)
 8006a70:	4630      	mov	r0, r6
 8006a72:	f000 f82b 	bl	8006acc <siprintf>
 8006a76:	e7cf      	b.n	8006a18 <_scanf_float+0x378>
 8006a78:	f011 0f04 	tst.w	r1, #4
 8006a7c:	9903      	ldr	r1, [sp, #12]
 8006a7e:	600a      	str	r2, [r1, #0]
 8006a80:	d1db      	bne.n	8006a3a <_scanf_float+0x39a>
 8006a82:	f8d3 8000 	ldr.w	r8, [r3]
 8006a86:	ee10 2a10 	vmov	r2, s0
 8006a8a:	ee10 0a10 	vmov	r0, s0
 8006a8e:	463b      	mov	r3, r7
 8006a90:	4639      	mov	r1, r7
 8006a92:	f7fa f853 	bl	8000b3c <__aeabi_dcmpun>
 8006a96:	b128      	cbz	r0, 8006aa4 <_scanf_float+0x404>
 8006a98:	4808      	ldr	r0, [pc, #32]	; (8006abc <_scanf_float+0x41c>)
 8006a9a:	f000 f811 	bl	8006ac0 <nanf>
 8006a9e:	ed88 0a00 	vstr	s0, [r8]
 8006aa2:	e7cd      	b.n	8006a40 <_scanf_float+0x3a0>
 8006aa4:	4630      	mov	r0, r6
 8006aa6:	4639      	mov	r1, r7
 8006aa8:	f7fa f8a6 	bl	8000bf8 <__aeabi_d2f>
 8006aac:	f8c8 0000 	str.w	r0, [r8]
 8006ab0:	e7c6      	b.n	8006a40 <_scanf_float+0x3a0>
 8006ab2:	2500      	movs	r5, #0
 8006ab4:	e635      	b.n	8006722 <_scanf_float+0x82>
 8006ab6:	bf00      	nop
 8006ab8:	0800bc48 	.word	0x0800bc48
 8006abc:	0800c060 	.word	0x0800c060

08006ac0 <nanf>:
 8006ac0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8006ac8 <nanf+0x8>
 8006ac4:	4770      	bx	lr
 8006ac6:	bf00      	nop
 8006ac8:	7fc00000 	.word	0x7fc00000

08006acc <siprintf>:
 8006acc:	b40e      	push	{r1, r2, r3}
 8006ace:	b500      	push	{lr}
 8006ad0:	b09c      	sub	sp, #112	; 0x70
 8006ad2:	ab1d      	add	r3, sp, #116	; 0x74
 8006ad4:	9002      	str	r0, [sp, #8]
 8006ad6:	9006      	str	r0, [sp, #24]
 8006ad8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006adc:	4809      	ldr	r0, [pc, #36]	; (8006b04 <siprintf+0x38>)
 8006ade:	9107      	str	r1, [sp, #28]
 8006ae0:	9104      	str	r1, [sp, #16]
 8006ae2:	4909      	ldr	r1, [pc, #36]	; (8006b08 <siprintf+0x3c>)
 8006ae4:	f853 2b04 	ldr.w	r2, [r3], #4
 8006ae8:	9105      	str	r1, [sp, #20]
 8006aea:	6800      	ldr	r0, [r0, #0]
 8006aec:	9301      	str	r3, [sp, #4]
 8006aee:	a902      	add	r1, sp, #8
 8006af0:	f002 fea6 	bl	8009840 <_svfiprintf_r>
 8006af4:	9b02      	ldr	r3, [sp, #8]
 8006af6:	2200      	movs	r2, #0
 8006af8:	701a      	strb	r2, [r3, #0]
 8006afa:	b01c      	add	sp, #112	; 0x70
 8006afc:	f85d eb04 	ldr.w	lr, [sp], #4
 8006b00:	b003      	add	sp, #12
 8006b02:	4770      	bx	lr
 8006b04:	20000074 	.word	0x20000074
 8006b08:	ffff0208 	.word	0xffff0208

08006b0c <sulp>:
 8006b0c:	b570      	push	{r4, r5, r6, lr}
 8006b0e:	4604      	mov	r4, r0
 8006b10:	460d      	mov	r5, r1
 8006b12:	ec45 4b10 	vmov	d0, r4, r5
 8006b16:	4616      	mov	r6, r2
 8006b18:	f002 fc2e 	bl	8009378 <__ulp>
 8006b1c:	ec51 0b10 	vmov	r0, r1, d0
 8006b20:	b17e      	cbz	r6, 8006b42 <sulp+0x36>
 8006b22:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006b26:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	dd09      	ble.n	8006b42 <sulp+0x36>
 8006b2e:	051b      	lsls	r3, r3, #20
 8006b30:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8006b34:	2400      	movs	r4, #0
 8006b36:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8006b3a:	4622      	mov	r2, r4
 8006b3c:	462b      	mov	r3, r5
 8006b3e:	f7f9 fd63 	bl	8000608 <__aeabi_dmul>
 8006b42:	bd70      	pop	{r4, r5, r6, pc}
 8006b44:	0000      	movs	r0, r0
	...

08006b48 <_strtod_l>:
 8006b48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b4c:	b0a3      	sub	sp, #140	; 0x8c
 8006b4e:	461f      	mov	r7, r3
 8006b50:	2300      	movs	r3, #0
 8006b52:	931e      	str	r3, [sp, #120]	; 0x78
 8006b54:	4ba4      	ldr	r3, [pc, #656]	; (8006de8 <_strtod_l+0x2a0>)
 8006b56:	9219      	str	r2, [sp, #100]	; 0x64
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	9307      	str	r3, [sp, #28]
 8006b5c:	4604      	mov	r4, r0
 8006b5e:	4618      	mov	r0, r3
 8006b60:	4688      	mov	r8, r1
 8006b62:	f7f9 fb3d 	bl	80001e0 <strlen>
 8006b66:	f04f 0a00 	mov.w	sl, #0
 8006b6a:	4605      	mov	r5, r0
 8006b6c:	f04f 0b00 	mov.w	fp, #0
 8006b70:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8006b74:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006b76:	781a      	ldrb	r2, [r3, #0]
 8006b78:	2a2b      	cmp	r2, #43	; 0x2b
 8006b7a:	d04c      	beq.n	8006c16 <_strtod_l+0xce>
 8006b7c:	d839      	bhi.n	8006bf2 <_strtod_l+0xaa>
 8006b7e:	2a0d      	cmp	r2, #13
 8006b80:	d832      	bhi.n	8006be8 <_strtod_l+0xa0>
 8006b82:	2a08      	cmp	r2, #8
 8006b84:	d832      	bhi.n	8006bec <_strtod_l+0xa4>
 8006b86:	2a00      	cmp	r2, #0
 8006b88:	d03c      	beq.n	8006c04 <_strtod_l+0xbc>
 8006b8a:	2300      	movs	r3, #0
 8006b8c:	930e      	str	r3, [sp, #56]	; 0x38
 8006b8e:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8006b90:	7833      	ldrb	r3, [r6, #0]
 8006b92:	2b30      	cmp	r3, #48	; 0x30
 8006b94:	f040 80b4 	bne.w	8006d00 <_strtod_l+0x1b8>
 8006b98:	7873      	ldrb	r3, [r6, #1]
 8006b9a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006b9e:	2b58      	cmp	r3, #88	; 0x58
 8006ba0:	d16c      	bne.n	8006c7c <_strtod_l+0x134>
 8006ba2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006ba4:	9301      	str	r3, [sp, #4]
 8006ba6:	ab1e      	add	r3, sp, #120	; 0x78
 8006ba8:	9702      	str	r7, [sp, #8]
 8006baa:	9300      	str	r3, [sp, #0]
 8006bac:	4a8f      	ldr	r2, [pc, #572]	; (8006dec <_strtod_l+0x2a4>)
 8006bae:	ab1f      	add	r3, sp, #124	; 0x7c
 8006bb0:	a91d      	add	r1, sp, #116	; 0x74
 8006bb2:	4620      	mov	r0, r4
 8006bb4:	f001 fd40 	bl	8008638 <__gethex>
 8006bb8:	f010 0707 	ands.w	r7, r0, #7
 8006bbc:	4605      	mov	r5, r0
 8006bbe:	d005      	beq.n	8006bcc <_strtod_l+0x84>
 8006bc0:	2f06      	cmp	r7, #6
 8006bc2:	d12a      	bne.n	8006c1a <_strtod_l+0xd2>
 8006bc4:	3601      	adds	r6, #1
 8006bc6:	2300      	movs	r3, #0
 8006bc8:	961d      	str	r6, [sp, #116]	; 0x74
 8006bca:	930e      	str	r3, [sp, #56]	; 0x38
 8006bcc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	f040 8596 	bne.w	8007700 <_strtod_l+0xbb8>
 8006bd4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006bd6:	b1db      	cbz	r3, 8006c10 <_strtod_l+0xc8>
 8006bd8:	4652      	mov	r2, sl
 8006bda:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006bde:	ec43 2b10 	vmov	d0, r2, r3
 8006be2:	b023      	add	sp, #140	; 0x8c
 8006be4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006be8:	2a20      	cmp	r2, #32
 8006bea:	d1ce      	bne.n	8006b8a <_strtod_l+0x42>
 8006bec:	3301      	adds	r3, #1
 8006bee:	931d      	str	r3, [sp, #116]	; 0x74
 8006bf0:	e7c0      	b.n	8006b74 <_strtod_l+0x2c>
 8006bf2:	2a2d      	cmp	r2, #45	; 0x2d
 8006bf4:	d1c9      	bne.n	8006b8a <_strtod_l+0x42>
 8006bf6:	2201      	movs	r2, #1
 8006bf8:	920e      	str	r2, [sp, #56]	; 0x38
 8006bfa:	1c5a      	adds	r2, r3, #1
 8006bfc:	921d      	str	r2, [sp, #116]	; 0x74
 8006bfe:	785b      	ldrb	r3, [r3, #1]
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d1c4      	bne.n	8006b8e <_strtod_l+0x46>
 8006c04:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006c06:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	f040 8576 	bne.w	80076fc <_strtod_l+0xbb4>
 8006c10:	4652      	mov	r2, sl
 8006c12:	465b      	mov	r3, fp
 8006c14:	e7e3      	b.n	8006bde <_strtod_l+0x96>
 8006c16:	2200      	movs	r2, #0
 8006c18:	e7ee      	b.n	8006bf8 <_strtod_l+0xb0>
 8006c1a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8006c1c:	b13a      	cbz	r2, 8006c2e <_strtod_l+0xe6>
 8006c1e:	2135      	movs	r1, #53	; 0x35
 8006c20:	a820      	add	r0, sp, #128	; 0x80
 8006c22:	f002 fcb4 	bl	800958e <__copybits>
 8006c26:	991e      	ldr	r1, [sp, #120]	; 0x78
 8006c28:	4620      	mov	r0, r4
 8006c2a:	f002 f879 	bl	8008d20 <_Bfree>
 8006c2e:	3f01      	subs	r7, #1
 8006c30:	2f05      	cmp	r7, #5
 8006c32:	d807      	bhi.n	8006c44 <_strtod_l+0xfc>
 8006c34:	e8df f007 	tbb	[pc, r7]
 8006c38:	1d180b0e 	.word	0x1d180b0e
 8006c3c:	030e      	.short	0x030e
 8006c3e:	f04f 0b00 	mov.w	fp, #0
 8006c42:	46da      	mov	sl, fp
 8006c44:	0728      	lsls	r0, r5, #28
 8006c46:	d5c1      	bpl.n	8006bcc <_strtod_l+0x84>
 8006c48:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8006c4c:	e7be      	b.n	8006bcc <_strtod_l+0x84>
 8006c4e:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 8006c52:	e7f7      	b.n	8006c44 <_strtod_l+0xfc>
 8006c54:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 8006c58:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8006c5a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006c5e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8006c62:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8006c66:	e7ed      	b.n	8006c44 <_strtod_l+0xfc>
 8006c68:	f8df b184 	ldr.w	fp, [pc, #388]	; 8006df0 <_strtod_l+0x2a8>
 8006c6c:	f04f 0a00 	mov.w	sl, #0
 8006c70:	e7e8      	b.n	8006c44 <_strtod_l+0xfc>
 8006c72:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8006c76:	f04f 3aff 	mov.w	sl, #4294967295
 8006c7a:	e7e3      	b.n	8006c44 <_strtod_l+0xfc>
 8006c7c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006c7e:	1c5a      	adds	r2, r3, #1
 8006c80:	921d      	str	r2, [sp, #116]	; 0x74
 8006c82:	785b      	ldrb	r3, [r3, #1]
 8006c84:	2b30      	cmp	r3, #48	; 0x30
 8006c86:	d0f9      	beq.n	8006c7c <_strtod_l+0x134>
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d09f      	beq.n	8006bcc <_strtod_l+0x84>
 8006c8c:	2301      	movs	r3, #1
 8006c8e:	f04f 0900 	mov.w	r9, #0
 8006c92:	9304      	str	r3, [sp, #16]
 8006c94:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006c96:	930a      	str	r3, [sp, #40]	; 0x28
 8006c98:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8006c9c:	464f      	mov	r7, r9
 8006c9e:	220a      	movs	r2, #10
 8006ca0:	981d      	ldr	r0, [sp, #116]	; 0x74
 8006ca2:	7806      	ldrb	r6, [r0, #0]
 8006ca4:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8006ca8:	b2d9      	uxtb	r1, r3
 8006caa:	2909      	cmp	r1, #9
 8006cac:	d92a      	bls.n	8006d04 <_strtod_l+0x1bc>
 8006cae:	9907      	ldr	r1, [sp, #28]
 8006cb0:	462a      	mov	r2, r5
 8006cb2:	f002 fedd 	bl	8009a70 <strncmp>
 8006cb6:	b398      	cbz	r0, 8006d20 <_strtod_l+0x1d8>
 8006cb8:	2000      	movs	r0, #0
 8006cba:	4633      	mov	r3, r6
 8006cbc:	463d      	mov	r5, r7
 8006cbe:	9007      	str	r0, [sp, #28]
 8006cc0:	4602      	mov	r2, r0
 8006cc2:	2b65      	cmp	r3, #101	; 0x65
 8006cc4:	d001      	beq.n	8006cca <_strtod_l+0x182>
 8006cc6:	2b45      	cmp	r3, #69	; 0x45
 8006cc8:	d118      	bne.n	8006cfc <_strtod_l+0x1b4>
 8006cca:	b91d      	cbnz	r5, 8006cd4 <_strtod_l+0x18c>
 8006ccc:	9b04      	ldr	r3, [sp, #16]
 8006cce:	4303      	orrs	r3, r0
 8006cd0:	d098      	beq.n	8006c04 <_strtod_l+0xbc>
 8006cd2:	2500      	movs	r5, #0
 8006cd4:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 8006cd8:	f108 0301 	add.w	r3, r8, #1
 8006cdc:	931d      	str	r3, [sp, #116]	; 0x74
 8006cde:	f898 3001 	ldrb.w	r3, [r8, #1]
 8006ce2:	2b2b      	cmp	r3, #43	; 0x2b
 8006ce4:	d075      	beq.n	8006dd2 <_strtod_l+0x28a>
 8006ce6:	2b2d      	cmp	r3, #45	; 0x2d
 8006ce8:	d07b      	beq.n	8006de2 <_strtod_l+0x29a>
 8006cea:	f04f 0c00 	mov.w	ip, #0
 8006cee:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8006cf2:	2909      	cmp	r1, #9
 8006cf4:	f240 8082 	bls.w	8006dfc <_strtod_l+0x2b4>
 8006cf8:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8006cfc:	2600      	movs	r6, #0
 8006cfe:	e09d      	b.n	8006e3c <_strtod_l+0x2f4>
 8006d00:	2300      	movs	r3, #0
 8006d02:	e7c4      	b.n	8006c8e <_strtod_l+0x146>
 8006d04:	2f08      	cmp	r7, #8
 8006d06:	bfd8      	it	le
 8006d08:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8006d0a:	f100 0001 	add.w	r0, r0, #1
 8006d0e:	bfda      	itte	le
 8006d10:	fb02 3301 	mlale	r3, r2, r1, r3
 8006d14:	9309      	strle	r3, [sp, #36]	; 0x24
 8006d16:	fb02 3909 	mlagt	r9, r2, r9, r3
 8006d1a:	3701      	adds	r7, #1
 8006d1c:	901d      	str	r0, [sp, #116]	; 0x74
 8006d1e:	e7bf      	b.n	8006ca0 <_strtod_l+0x158>
 8006d20:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006d22:	195a      	adds	r2, r3, r5
 8006d24:	921d      	str	r2, [sp, #116]	; 0x74
 8006d26:	5d5b      	ldrb	r3, [r3, r5]
 8006d28:	2f00      	cmp	r7, #0
 8006d2a:	d037      	beq.n	8006d9c <_strtod_l+0x254>
 8006d2c:	9007      	str	r0, [sp, #28]
 8006d2e:	463d      	mov	r5, r7
 8006d30:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8006d34:	2a09      	cmp	r2, #9
 8006d36:	d912      	bls.n	8006d5e <_strtod_l+0x216>
 8006d38:	2201      	movs	r2, #1
 8006d3a:	e7c2      	b.n	8006cc2 <_strtod_l+0x17a>
 8006d3c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006d3e:	1c5a      	adds	r2, r3, #1
 8006d40:	921d      	str	r2, [sp, #116]	; 0x74
 8006d42:	785b      	ldrb	r3, [r3, #1]
 8006d44:	3001      	adds	r0, #1
 8006d46:	2b30      	cmp	r3, #48	; 0x30
 8006d48:	d0f8      	beq.n	8006d3c <_strtod_l+0x1f4>
 8006d4a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8006d4e:	2a08      	cmp	r2, #8
 8006d50:	f200 84db 	bhi.w	800770a <_strtod_l+0xbc2>
 8006d54:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8006d56:	9007      	str	r0, [sp, #28]
 8006d58:	2000      	movs	r0, #0
 8006d5a:	920a      	str	r2, [sp, #40]	; 0x28
 8006d5c:	4605      	mov	r5, r0
 8006d5e:	3b30      	subs	r3, #48	; 0x30
 8006d60:	f100 0201 	add.w	r2, r0, #1
 8006d64:	d014      	beq.n	8006d90 <_strtod_l+0x248>
 8006d66:	9907      	ldr	r1, [sp, #28]
 8006d68:	4411      	add	r1, r2
 8006d6a:	9107      	str	r1, [sp, #28]
 8006d6c:	462a      	mov	r2, r5
 8006d6e:	eb00 0e05 	add.w	lr, r0, r5
 8006d72:	210a      	movs	r1, #10
 8006d74:	4572      	cmp	r2, lr
 8006d76:	d113      	bne.n	8006da0 <_strtod_l+0x258>
 8006d78:	182a      	adds	r2, r5, r0
 8006d7a:	2a08      	cmp	r2, #8
 8006d7c:	f105 0501 	add.w	r5, r5, #1
 8006d80:	4405      	add	r5, r0
 8006d82:	dc1c      	bgt.n	8006dbe <_strtod_l+0x276>
 8006d84:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006d86:	220a      	movs	r2, #10
 8006d88:	fb02 3301 	mla	r3, r2, r1, r3
 8006d8c:	9309      	str	r3, [sp, #36]	; 0x24
 8006d8e:	2200      	movs	r2, #0
 8006d90:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006d92:	1c59      	adds	r1, r3, #1
 8006d94:	911d      	str	r1, [sp, #116]	; 0x74
 8006d96:	785b      	ldrb	r3, [r3, #1]
 8006d98:	4610      	mov	r0, r2
 8006d9a:	e7c9      	b.n	8006d30 <_strtod_l+0x1e8>
 8006d9c:	4638      	mov	r0, r7
 8006d9e:	e7d2      	b.n	8006d46 <_strtod_l+0x1fe>
 8006da0:	2a08      	cmp	r2, #8
 8006da2:	dc04      	bgt.n	8006dae <_strtod_l+0x266>
 8006da4:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8006da6:	434e      	muls	r6, r1
 8006da8:	9609      	str	r6, [sp, #36]	; 0x24
 8006daa:	3201      	adds	r2, #1
 8006dac:	e7e2      	b.n	8006d74 <_strtod_l+0x22c>
 8006dae:	f102 0c01 	add.w	ip, r2, #1
 8006db2:	f1bc 0f10 	cmp.w	ip, #16
 8006db6:	bfd8      	it	le
 8006db8:	fb01 f909 	mulle.w	r9, r1, r9
 8006dbc:	e7f5      	b.n	8006daa <_strtod_l+0x262>
 8006dbe:	2d10      	cmp	r5, #16
 8006dc0:	bfdc      	itt	le
 8006dc2:	220a      	movle	r2, #10
 8006dc4:	fb02 3909 	mlale	r9, r2, r9, r3
 8006dc8:	e7e1      	b.n	8006d8e <_strtod_l+0x246>
 8006dca:	2300      	movs	r3, #0
 8006dcc:	9307      	str	r3, [sp, #28]
 8006dce:	2201      	movs	r2, #1
 8006dd0:	e77c      	b.n	8006ccc <_strtod_l+0x184>
 8006dd2:	f04f 0c00 	mov.w	ip, #0
 8006dd6:	f108 0302 	add.w	r3, r8, #2
 8006dda:	931d      	str	r3, [sp, #116]	; 0x74
 8006ddc:	f898 3002 	ldrb.w	r3, [r8, #2]
 8006de0:	e785      	b.n	8006cee <_strtod_l+0x1a6>
 8006de2:	f04f 0c01 	mov.w	ip, #1
 8006de6:	e7f6      	b.n	8006dd6 <_strtod_l+0x28e>
 8006de8:	0800bea0 	.word	0x0800bea0
 8006dec:	0800bc50 	.word	0x0800bc50
 8006df0:	7ff00000 	.word	0x7ff00000
 8006df4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006df6:	1c59      	adds	r1, r3, #1
 8006df8:	911d      	str	r1, [sp, #116]	; 0x74
 8006dfa:	785b      	ldrb	r3, [r3, #1]
 8006dfc:	2b30      	cmp	r3, #48	; 0x30
 8006dfe:	d0f9      	beq.n	8006df4 <_strtod_l+0x2ac>
 8006e00:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8006e04:	2908      	cmp	r1, #8
 8006e06:	f63f af79 	bhi.w	8006cfc <_strtod_l+0x1b4>
 8006e0a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8006e0e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006e10:	9308      	str	r3, [sp, #32]
 8006e12:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006e14:	1c59      	adds	r1, r3, #1
 8006e16:	911d      	str	r1, [sp, #116]	; 0x74
 8006e18:	785b      	ldrb	r3, [r3, #1]
 8006e1a:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 8006e1e:	2e09      	cmp	r6, #9
 8006e20:	d937      	bls.n	8006e92 <_strtod_l+0x34a>
 8006e22:	9e08      	ldr	r6, [sp, #32]
 8006e24:	1b89      	subs	r1, r1, r6
 8006e26:	2908      	cmp	r1, #8
 8006e28:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8006e2c:	dc02      	bgt.n	8006e34 <_strtod_l+0x2ec>
 8006e2e:	4576      	cmp	r6, lr
 8006e30:	bfa8      	it	ge
 8006e32:	4676      	movge	r6, lr
 8006e34:	f1bc 0f00 	cmp.w	ip, #0
 8006e38:	d000      	beq.n	8006e3c <_strtod_l+0x2f4>
 8006e3a:	4276      	negs	r6, r6
 8006e3c:	2d00      	cmp	r5, #0
 8006e3e:	d14f      	bne.n	8006ee0 <_strtod_l+0x398>
 8006e40:	9904      	ldr	r1, [sp, #16]
 8006e42:	4301      	orrs	r1, r0
 8006e44:	f47f aec2 	bne.w	8006bcc <_strtod_l+0x84>
 8006e48:	2a00      	cmp	r2, #0
 8006e4a:	f47f aedb 	bne.w	8006c04 <_strtod_l+0xbc>
 8006e4e:	2b69      	cmp	r3, #105	; 0x69
 8006e50:	d027      	beq.n	8006ea2 <_strtod_l+0x35a>
 8006e52:	dc24      	bgt.n	8006e9e <_strtod_l+0x356>
 8006e54:	2b49      	cmp	r3, #73	; 0x49
 8006e56:	d024      	beq.n	8006ea2 <_strtod_l+0x35a>
 8006e58:	2b4e      	cmp	r3, #78	; 0x4e
 8006e5a:	f47f aed3 	bne.w	8006c04 <_strtod_l+0xbc>
 8006e5e:	499e      	ldr	r1, [pc, #632]	; (80070d8 <_strtod_l+0x590>)
 8006e60:	a81d      	add	r0, sp, #116	; 0x74
 8006e62:	f001 fe41 	bl	8008ae8 <__match>
 8006e66:	2800      	cmp	r0, #0
 8006e68:	f43f aecc 	beq.w	8006c04 <_strtod_l+0xbc>
 8006e6c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006e6e:	781b      	ldrb	r3, [r3, #0]
 8006e70:	2b28      	cmp	r3, #40	; 0x28
 8006e72:	d12d      	bne.n	8006ed0 <_strtod_l+0x388>
 8006e74:	4999      	ldr	r1, [pc, #612]	; (80070dc <_strtod_l+0x594>)
 8006e76:	aa20      	add	r2, sp, #128	; 0x80
 8006e78:	a81d      	add	r0, sp, #116	; 0x74
 8006e7a:	f001 fe49 	bl	8008b10 <__hexnan>
 8006e7e:	2805      	cmp	r0, #5
 8006e80:	d126      	bne.n	8006ed0 <_strtod_l+0x388>
 8006e82:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006e84:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 8006e88:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8006e8c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8006e90:	e69c      	b.n	8006bcc <_strtod_l+0x84>
 8006e92:	210a      	movs	r1, #10
 8006e94:	fb01 3e0e 	mla	lr, r1, lr, r3
 8006e98:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8006e9c:	e7b9      	b.n	8006e12 <_strtod_l+0x2ca>
 8006e9e:	2b6e      	cmp	r3, #110	; 0x6e
 8006ea0:	e7db      	b.n	8006e5a <_strtod_l+0x312>
 8006ea2:	498f      	ldr	r1, [pc, #572]	; (80070e0 <_strtod_l+0x598>)
 8006ea4:	a81d      	add	r0, sp, #116	; 0x74
 8006ea6:	f001 fe1f 	bl	8008ae8 <__match>
 8006eaa:	2800      	cmp	r0, #0
 8006eac:	f43f aeaa 	beq.w	8006c04 <_strtod_l+0xbc>
 8006eb0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006eb2:	498c      	ldr	r1, [pc, #560]	; (80070e4 <_strtod_l+0x59c>)
 8006eb4:	3b01      	subs	r3, #1
 8006eb6:	a81d      	add	r0, sp, #116	; 0x74
 8006eb8:	931d      	str	r3, [sp, #116]	; 0x74
 8006eba:	f001 fe15 	bl	8008ae8 <__match>
 8006ebe:	b910      	cbnz	r0, 8006ec6 <_strtod_l+0x37e>
 8006ec0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006ec2:	3301      	adds	r3, #1
 8006ec4:	931d      	str	r3, [sp, #116]	; 0x74
 8006ec6:	f8df b22c 	ldr.w	fp, [pc, #556]	; 80070f4 <_strtod_l+0x5ac>
 8006eca:	f04f 0a00 	mov.w	sl, #0
 8006ece:	e67d      	b.n	8006bcc <_strtod_l+0x84>
 8006ed0:	4885      	ldr	r0, [pc, #532]	; (80070e8 <_strtod_l+0x5a0>)
 8006ed2:	f002 fdb5 	bl	8009a40 <nan>
 8006ed6:	ed8d 0b04 	vstr	d0, [sp, #16]
 8006eda:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8006ede:	e675      	b.n	8006bcc <_strtod_l+0x84>
 8006ee0:	9b07      	ldr	r3, [sp, #28]
 8006ee2:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006ee4:	1af3      	subs	r3, r6, r3
 8006ee6:	2f00      	cmp	r7, #0
 8006ee8:	bf08      	it	eq
 8006eea:	462f      	moveq	r7, r5
 8006eec:	2d10      	cmp	r5, #16
 8006eee:	9308      	str	r3, [sp, #32]
 8006ef0:	46a8      	mov	r8, r5
 8006ef2:	bfa8      	it	ge
 8006ef4:	f04f 0810 	movge.w	r8, #16
 8006ef8:	f7f9 fb0c 	bl	8000514 <__aeabi_ui2d>
 8006efc:	2d09      	cmp	r5, #9
 8006efe:	4682      	mov	sl, r0
 8006f00:	468b      	mov	fp, r1
 8006f02:	dd13      	ble.n	8006f2c <_strtod_l+0x3e4>
 8006f04:	4b79      	ldr	r3, [pc, #484]	; (80070ec <_strtod_l+0x5a4>)
 8006f06:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8006f0a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8006f0e:	f7f9 fb7b 	bl	8000608 <__aeabi_dmul>
 8006f12:	4682      	mov	sl, r0
 8006f14:	4648      	mov	r0, r9
 8006f16:	468b      	mov	fp, r1
 8006f18:	f7f9 fafc 	bl	8000514 <__aeabi_ui2d>
 8006f1c:	4602      	mov	r2, r0
 8006f1e:	460b      	mov	r3, r1
 8006f20:	4650      	mov	r0, sl
 8006f22:	4659      	mov	r1, fp
 8006f24:	f7f9 f9ba 	bl	800029c <__adddf3>
 8006f28:	4682      	mov	sl, r0
 8006f2a:	468b      	mov	fp, r1
 8006f2c:	2d0f      	cmp	r5, #15
 8006f2e:	dc38      	bgt.n	8006fa2 <_strtod_l+0x45a>
 8006f30:	9b08      	ldr	r3, [sp, #32]
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	f43f ae4a 	beq.w	8006bcc <_strtod_l+0x84>
 8006f38:	dd24      	ble.n	8006f84 <_strtod_l+0x43c>
 8006f3a:	2b16      	cmp	r3, #22
 8006f3c:	dc0b      	bgt.n	8006f56 <_strtod_l+0x40e>
 8006f3e:	4d6b      	ldr	r5, [pc, #428]	; (80070ec <_strtod_l+0x5a4>)
 8006f40:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 8006f44:	e9d5 0100 	ldrd	r0, r1, [r5]
 8006f48:	4652      	mov	r2, sl
 8006f4a:	465b      	mov	r3, fp
 8006f4c:	f7f9 fb5c 	bl	8000608 <__aeabi_dmul>
 8006f50:	4682      	mov	sl, r0
 8006f52:	468b      	mov	fp, r1
 8006f54:	e63a      	b.n	8006bcc <_strtod_l+0x84>
 8006f56:	9a08      	ldr	r2, [sp, #32]
 8006f58:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8006f5c:	4293      	cmp	r3, r2
 8006f5e:	db20      	blt.n	8006fa2 <_strtod_l+0x45a>
 8006f60:	4c62      	ldr	r4, [pc, #392]	; (80070ec <_strtod_l+0x5a4>)
 8006f62:	f1c5 050f 	rsb	r5, r5, #15
 8006f66:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8006f6a:	4652      	mov	r2, sl
 8006f6c:	465b      	mov	r3, fp
 8006f6e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006f72:	f7f9 fb49 	bl	8000608 <__aeabi_dmul>
 8006f76:	9b08      	ldr	r3, [sp, #32]
 8006f78:	1b5d      	subs	r5, r3, r5
 8006f7a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8006f7e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8006f82:	e7e3      	b.n	8006f4c <_strtod_l+0x404>
 8006f84:	9b08      	ldr	r3, [sp, #32]
 8006f86:	3316      	adds	r3, #22
 8006f88:	db0b      	blt.n	8006fa2 <_strtod_l+0x45a>
 8006f8a:	9b07      	ldr	r3, [sp, #28]
 8006f8c:	4a57      	ldr	r2, [pc, #348]	; (80070ec <_strtod_l+0x5a4>)
 8006f8e:	1b9e      	subs	r6, r3, r6
 8006f90:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8006f94:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006f98:	4650      	mov	r0, sl
 8006f9a:	4659      	mov	r1, fp
 8006f9c:	f7f9 fc5e 	bl	800085c <__aeabi_ddiv>
 8006fa0:	e7d6      	b.n	8006f50 <_strtod_l+0x408>
 8006fa2:	9b08      	ldr	r3, [sp, #32]
 8006fa4:	eba5 0808 	sub.w	r8, r5, r8
 8006fa8:	4498      	add	r8, r3
 8006faa:	f1b8 0f00 	cmp.w	r8, #0
 8006fae:	dd71      	ble.n	8007094 <_strtod_l+0x54c>
 8006fb0:	f018 030f 	ands.w	r3, r8, #15
 8006fb4:	d00a      	beq.n	8006fcc <_strtod_l+0x484>
 8006fb6:	494d      	ldr	r1, [pc, #308]	; (80070ec <_strtod_l+0x5a4>)
 8006fb8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006fbc:	4652      	mov	r2, sl
 8006fbe:	465b      	mov	r3, fp
 8006fc0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006fc4:	f7f9 fb20 	bl	8000608 <__aeabi_dmul>
 8006fc8:	4682      	mov	sl, r0
 8006fca:	468b      	mov	fp, r1
 8006fcc:	f038 080f 	bics.w	r8, r8, #15
 8006fd0:	d04d      	beq.n	800706e <_strtod_l+0x526>
 8006fd2:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8006fd6:	dd22      	ble.n	800701e <_strtod_l+0x4d6>
 8006fd8:	2500      	movs	r5, #0
 8006fda:	462e      	mov	r6, r5
 8006fdc:	9509      	str	r5, [sp, #36]	; 0x24
 8006fde:	9507      	str	r5, [sp, #28]
 8006fe0:	2322      	movs	r3, #34	; 0x22
 8006fe2:	f8df b110 	ldr.w	fp, [pc, #272]	; 80070f4 <_strtod_l+0x5ac>
 8006fe6:	6023      	str	r3, [r4, #0]
 8006fe8:	f04f 0a00 	mov.w	sl, #0
 8006fec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	f43f adec 	beq.w	8006bcc <_strtod_l+0x84>
 8006ff4:	991e      	ldr	r1, [sp, #120]	; 0x78
 8006ff6:	4620      	mov	r0, r4
 8006ff8:	f001 fe92 	bl	8008d20 <_Bfree>
 8006ffc:	9907      	ldr	r1, [sp, #28]
 8006ffe:	4620      	mov	r0, r4
 8007000:	f001 fe8e 	bl	8008d20 <_Bfree>
 8007004:	4631      	mov	r1, r6
 8007006:	4620      	mov	r0, r4
 8007008:	f001 fe8a 	bl	8008d20 <_Bfree>
 800700c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800700e:	4620      	mov	r0, r4
 8007010:	f001 fe86 	bl	8008d20 <_Bfree>
 8007014:	4629      	mov	r1, r5
 8007016:	4620      	mov	r0, r4
 8007018:	f001 fe82 	bl	8008d20 <_Bfree>
 800701c:	e5d6      	b.n	8006bcc <_strtod_l+0x84>
 800701e:	2300      	movs	r3, #0
 8007020:	ea4f 1828 	mov.w	r8, r8, asr #4
 8007024:	4650      	mov	r0, sl
 8007026:	4659      	mov	r1, fp
 8007028:	4699      	mov	r9, r3
 800702a:	f1b8 0f01 	cmp.w	r8, #1
 800702e:	dc21      	bgt.n	8007074 <_strtod_l+0x52c>
 8007030:	b10b      	cbz	r3, 8007036 <_strtod_l+0x4ee>
 8007032:	4682      	mov	sl, r0
 8007034:	468b      	mov	fp, r1
 8007036:	4b2e      	ldr	r3, [pc, #184]	; (80070f0 <_strtod_l+0x5a8>)
 8007038:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800703c:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8007040:	4652      	mov	r2, sl
 8007042:	465b      	mov	r3, fp
 8007044:	e9d9 0100 	ldrd	r0, r1, [r9]
 8007048:	f7f9 fade 	bl	8000608 <__aeabi_dmul>
 800704c:	4b29      	ldr	r3, [pc, #164]	; (80070f4 <_strtod_l+0x5ac>)
 800704e:	460a      	mov	r2, r1
 8007050:	400b      	ands	r3, r1
 8007052:	4929      	ldr	r1, [pc, #164]	; (80070f8 <_strtod_l+0x5b0>)
 8007054:	428b      	cmp	r3, r1
 8007056:	4682      	mov	sl, r0
 8007058:	d8be      	bhi.n	8006fd8 <_strtod_l+0x490>
 800705a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800705e:	428b      	cmp	r3, r1
 8007060:	bf86      	itte	hi
 8007062:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 80070fc <_strtod_l+0x5b4>
 8007066:	f04f 3aff 	movhi.w	sl, #4294967295
 800706a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800706e:	2300      	movs	r3, #0
 8007070:	9304      	str	r3, [sp, #16]
 8007072:	e081      	b.n	8007178 <_strtod_l+0x630>
 8007074:	f018 0f01 	tst.w	r8, #1
 8007078:	d007      	beq.n	800708a <_strtod_l+0x542>
 800707a:	4b1d      	ldr	r3, [pc, #116]	; (80070f0 <_strtod_l+0x5a8>)
 800707c:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8007080:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007084:	f7f9 fac0 	bl	8000608 <__aeabi_dmul>
 8007088:	2301      	movs	r3, #1
 800708a:	f109 0901 	add.w	r9, r9, #1
 800708e:	ea4f 0868 	mov.w	r8, r8, asr #1
 8007092:	e7ca      	b.n	800702a <_strtod_l+0x4e2>
 8007094:	d0eb      	beq.n	800706e <_strtod_l+0x526>
 8007096:	f1c8 0800 	rsb	r8, r8, #0
 800709a:	f018 020f 	ands.w	r2, r8, #15
 800709e:	d00a      	beq.n	80070b6 <_strtod_l+0x56e>
 80070a0:	4b12      	ldr	r3, [pc, #72]	; (80070ec <_strtod_l+0x5a4>)
 80070a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80070a6:	4650      	mov	r0, sl
 80070a8:	4659      	mov	r1, fp
 80070aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070ae:	f7f9 fbd5 	bl	800085c <__aeabi_ddiv>
 80070b2:	4682      	mov	sl, r0
 80070b4:	468b      	mov	fp, r1
 80070b6:	ea5f 1828 	movs.w	r8, r8, asr #4
 80070ba:	d0d8      	beq.n	800706e <_strtod_l+0x526>
 80070bc:	f1b8 0f1f 	cmp.w	r8, #31
 80070c0:	dd1e      	ble.n	8007100 <_strtod_l+0x5b8>
 80070c2:	2500      	movs	r5, #0
 80070c4:	462e      	mov	r6, r5
 80070c6:	9509      	str	r5, [sp, #36]	; 0x24
 80070c8:	9507      	str	r5, [sp, #28]
 80070ca:	2322      	movs	r3, #34	; 0x22
 80070cc:	f04f 0a00 	mov.w	sl, #0
 80070d0:	f04f 0b00 	mov.w	fp, #0
 80070d4:	6023      	str	r3, [r4, #0]
 80070d6:	e789      	b.n	8006fec <_strtod_l+0x4a4>
 80070d8:	0800bc21 	.word	0x0800bc21
 80070dc:	0800bc64 	.word	0x0800bc64
 80070e0:	0800bc19 	.word	0x0800bc19
 80070e4:	0800bda4 	.word	0x0800bda4
 80070e8:	0800c060 	.word	0x0800c060
 80070ec:	0800bf40 	.word	0x0800bf40
 80070f0:	0800bf18 	.word	0x0800bf18
 80070f4:	7ff00000 	.word	0x7ff00000
 80070f8:	7ca00000 	.word	0x7ca00000
 80070fc:	7fefffff 	.word	0x7fefffff
 8007100:	f018 0310 	ands.w	r3, r8, #16
 8007104:	bf18      	it	ne
 8007106:	236a      	movne	r3, #106	; 0x6a
 8007108:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 80074c0 <_strtod_l+0x978>
 800710c:	9304      	str	r3, [sp, #16]
 800710e:	4650      	mov	r0, sl
 8007110:	4659      	mov	r1, fp
 8007112:	2300      	movs	r3, #0
 8007114:	f018 0f01 	tst.w	r8, #1
 8007118:	d004      	beq.n	8007124 <_strtod_l+0x5dc>
 800711a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800711e:	f7f9 fa73 	bl	8000608 <__aeabi_dmul>
 8007122:	2301      	movs	r3, #1
 8007124:	ea5f 0868 	movs.w	r8, r8, asr #1
 8007128:	f109 0908 	add.w	r9, r9, #8
 800712c:	d1f2      	bne.n	8007114 <_strtod_l+0x5cc>
 800712e:	b10b      	cbz	r3, 8007134 <_strtod_l+0x5ec>
 8007130:	4682      	mov	sl, r0
 8007132:	468b      	mov	fp, r1
 8007134:	9b04      	ldr	r3, [sp, #16]
 8007136:	b1bb      	cbz	r3, 8007168 <_strtod_l+0x620>
 8007138:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800713c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007140:	2b00      	cmp	r3, #0
 8007142:	4659      	mov	r1, fp
 8007144:	dd10      	ble.n	8007168 <_strtod_l+0x620>
 8007146:	2b1f      	cmp	r3, #31
 8007148:	f340 8128 	ble.w	800739c <_strtod_l+0x854>
 800714c:	2b34      	cmp	r3, #52	; 0x34
 800714e:	bfde      	ittt	le
 8007150:	3b20      	suble	r3, #32
 8007152:	f04f 32ff 	movle.w	r2, #4294967295
 8007156:	fa02 f303 	lslle.w	r3, r2, r3
 800715a:	f04f 0a00 	mov.w	sl, #0
 800715e:	bfcc      	ite	gt
 8007160:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8007164:	ea03 0b01 	andle.w	fp, r3, r1
 8007168:	2200      	movs	r2, #0
 800716a:	2300      	movs	r3, #0
 800716c:	4650      	mov	r0, sl
 800716e:	4659      	mov	r1, fp
 8007170:	f7f9 fcb2 	bl	8000ad8 <__aeabi_dcmpeq>
 8007174:	2800      	cmp	r0, #0
 8007176:	d1a4      	bne.n	80070c2 <_strtod_l+0x57a>
 8007178:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800717a:	9300      	str	r3, [sp, #0]
 800717c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800717e:	462b      	mov	r3, r5
 8007180:	463a      	mov	r2, r7
 8007182:	4620      	mov	r0, r4
 8007184:	f001 fe38 	bl	8008df8 <__s2b>
 8007188:	9009      	str	r0, [sp, #36]	; 0x24
 800718a:	2800      	cmp	r0, #0
 800718c:	f43f af24 	beq.w	8006fd8 <_strtod_l+0x490>
 8007190:	9b07      	ldr	r3, [sp, #28]
 8007192:	1b9e      	subs	r6, r3, r6
 8007194:	9b08      	ldr	r3, [sp, #32]
 8007196:	2b00      	cmp	r3, #0
 8007198:	bfb4      	ite	lt
 800719a:	4633      	movlt	r3, r6
 800719c:	2300      	movge	r3, #0
 800719e:	9310      	str	r3, [sp, #64]	; 0x40
 80071a0:	9b08      	ldr	r3, [sp, #32]
 80071a2:	2500      	movs	r5, #0
 80071a4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80071a8:	9318      	str	r3, [sp, #96]	; 0x60
 80071aa:	462e      	mov	r6, r5
 80071ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80071ae:	4620      	mov	r0, r4
 80071b0:	6859      	ldr	r1, [r3, #4]
 80071b2:	f001 fd75 	bl	8008ca0 <_Balloc>
 80071b6:	9007      	str	r0, [sp, #28]
 80071b8:	2800      	cmp	r0, #0
 80071ba:	f43f af11 	beq.w	8006fe0 <_strtod_l+0x498>
 80071be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80071c0:	691a      	ldr	r2, [r3, #16]
 80071c2:	3202      	adds	r2, #2
 80071c4:	f103 010c 	add.w	r1, r3, #12
 80071c8:	0092      	lsls	r2, r2, #2
 80071ca:	300c      	adds	r0, #12
 80071cc:	f001 fd5a 	bl	8008c84 <memcpy>
 80071d0:	ec4b ab10 	vmov	d0, sl, fp
 80071d4:	aa20      	add	r2, sp, #128	; 0x80
 80071d6:	a91f      	add	r1, sp, #124	; 0x7c
 80071d8:	4620      	mov	r0, r4
 80071da:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 80071de:	f002 f947 	bl	8009470 <__d2b>
 80071e2:	901e      	str	r0, [sp, #120]	; 0x78
 80071e4:	2800      	cmp	r0, #0
 80071e6:	f43f aefb 	beq.w	8006fe0 <_strtod_l+0x498>
 80071ea:	2101      	movs	r1, #1
 80071ec:	4620      	mov	r0, r4
 80071ee:	f001 fe9d 	bl	8008f2c <__i2b>
 80071f2:	4606      	mov	r6, r0
 80071f4:	2800      	cmp	r0, #0
 80071f6:	f43f aef3 	beq.w	8006fe0 <_strtod_l+0x498>
 80071fa:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80071fc:	9904      	ldr	r1, [sp, #16]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	bfab      	itete	ge
 8007202:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 8007204:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 8007206:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 8007208:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 800720c:	bfac      	ite	ge
 800720e:	eb03 0902 	addge.w	r9, r3, r2
 8007212:	1ad7      	sublt	r7, r2, r3
 8007214:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007216:	eba3 0801 	sub.w	r8, r3, r1
 800721a:	4490      	add	r8, r2
 800721c:	4ba3      	ldr	r3, [pc, #652]	; (80074ac <_strtod_l+0x964>)
 800721e:	f108 38ff 	add.w	r8, r8, #4294967295
 8007222:	4598      	cmp	r8, r3
 8007224:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8007228:	f280 80cc 	bge.w	80073c4 <_strtod_l+0x87c>
 800722c:	eba3 0308 	sub.w	r3, r3, r8
 8007230:	2b1f      	cmp	r3, #31
 8007232:	eba2 0203 	sub.w	r2, r2, r3
 8007236:	f04f 0101 	mov.w	r1, #1
 800723a:	f300 80b6 	bgt.w	80073aa <_strtod_l+0x862>
 800723e:	fa01 f303 	lsl.w	r3, r1, r3
 8007242:	9311      	str	r3, [sp, #68]	; 0x44
 8007244:	2300      	movs	r3, #0
 8007246:	930c      	str	r3, [sp, #48]	; 0x30
 8007248:	eb09 0802 	add.w	r8, r9, r2
 800724c:	9b04      	ldr	r3, [sp, #16]
 800724e:	45c1      	cmp	r9, r8
 8007250:	4417      	add	r7, r2
 8007252:	441f      	add	r7, r3
 8007254:	464b      	mov	r3, r9
 8007256:	bfa8      	it	ge
 8007258:	4643      	movge	r3, r8
 800725a:	42bb      	cmp	r3, r7
 800725c:	bfa8      	it	ge
 800725e:	463b      	movge	r3, r7
 8007260:	2b00      	cmp	r3, #0
 8007262:	bfc2      	ittt	gt
 8007264:	eba8 0803 	subgt.w	r8, r8, r3
 8007268:	1aff      	subgt	r7, r7, r3
 800726a:	eba9 0903 	subgt.w	r9, r9, r3
 800726e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007270:	2b00      	cmp	r3, #0
 8007272:	dd17      	ble.n	80072a4 <_strtod_l+0x75c>
 8007274:	4631      	mov	r1, r6
 8007276:	461a      	mov	r2, r3
 8007278:	4620      	mov	r0, r4
 800727a:	f001 ff13 	bl	80090a4 <__pow5mult>
 800727e:	4606      	mov	r6, r0
 8007280:	2800      	cmp	r0, #0
 8007282:	f43f aead 	beq.w	8006fe0 <_strtod_l+0x498>
 8007286:	4601      	mov	r1, r0
 8007288:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800728a:	4620      	mov	r0, r4
 800728c:	f001 fe64 	bl	8008f58 <__multiply>
 8007290:	900f      	str	r0, [sp, #60]	; 0x3c
 8007292:	2800      	cmp	r0, #0
 8007294:	f43f aea4 	beq.w	8006fe0 <_strtod_l+0x498>
 8007298:	991e      	ldr	r1, [sp, #120]	; 0x78
 800729a:	4620      	mov	r0, r4
 800729c:	f001 fd40 	bl	8008d20 <_Bfree>
 80072a0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80072a2:	931e      	str	r3, [sp, #120]	; 0x78
 80072a4:	f1b8 0f00 	cmp.w	r8, #0
 80072a8:	f300 8091 	bgt.w	80073ce <_strtod_l+0x886>
 80072ac:	9b08      	ldr	r3, [sp, #32]
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	dd08      	ble.n	80072c4 <_strtod_l+0x77c>
 80072b2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80072b4:	9907      	ldr	r1, [sp, #28]
 80072b6:	4620      	mov	r0, r4
 80072b8:	f001 fef4 	bl	80090a4 <__pow5mult>
 80072bc:	9007      	str	r0, [sp, #28]
 80072be:	2800      	cmp	r0, #0
 80072c0:	f43f ae8e 	beq.w	8006fe0 <_strtod_l+0x498>
 80072c4:	2f00      	cmp	r7, #0
 80072c6:	dd08      	ble.n	80072da <_strtod_l+0x792>
 80072c8:	9907      	ldr	r1, [sp, #28]
 80072ca:	463a      	mov	r2, r7
 80072cc:	4620      	mov	r0, r4
 80072ce:	f001 ff43 	bl	8009158 <__lshift>
 80072d2:	9007      	str	r0, [sp, #28]
 80072d4:	2800      	cmp	r0, #0
 80072d6:	f43f ae83 	beq.w	8006fe0 <_strtod_l+0x498>
 80072da:	f1b9 0f00 	cmp.w	r9, #0
 80072de:	dd08      	ble.n	80072f2 <_strtod_l+0x7aa>
 80072e0:	4631      	mov	r1, r6
 80072e2:	464a      	mov	r2, r9
 80072e4:	4620      	mov	r0, r4
 80072e6:	f001 ff37 	bl	8009158 <__lshift>
 80072ea:	4606      	mov	r6, r0
 80072ec:	2800      	cmp	r0, #0
 80072ee:	f43f ae77 	beq.w	8006fe0 <_strtod_l+0x498>
 80072f2:	9a07      	ldr	r2, [sp, #28]
 80072f4:	991e      	ldr	r1, [sp, #120]	; 0x78
 80072f6:	4620      	mov	r0, r4
 80072f8:	f001 ffb6 	bl	8009268 <__mdiff>
 80072fc:	4605      	mov	r5, r0
 80072fe:	2800      	cmp	r0, #0
 8007300:	f43f ae6e 	beq.w	8006fe0 <_strtod_l+0x498>
 8007304:	68c3      	ldr	r3, [r0, #12]
 8007306:	930f      	str	r3, [sp, #60]	; 0x3c
 8007308:	2300      	movs	r3, #0
 800730a:	60c3      	str	r3, [r0, #12]
 800730c:	4631      	mov	r1, r6
 800730e:	f001 ff8f 	bl	8009230 <__mcmp>
 8007312:	2800      	cmp	r0, #0
 8007314:	da65      	bge.n	80073e2 <_strtod_l+0x89a>
 8007316:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007318:	ea53 030a 	orrs.w	r3, r3, sl
 800731c:	f040 8087 	bne.w	800742e <_strtod_l+0x8e6>
 8007320:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007324:	2b00      	cmp	r3, #0
 8007326:	f040 8082 	bne.w	800742e <_strtod_l+0x8e6>
 800732a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800732e:	0d1b      	lsrs	r3, r3, #20
 8007330:	051b      	lsls	r3, r3, #20
 8007332:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8007336:	d97a      	bls.n	800742e <_strtod_l+0x8e6>
 8007338:	696b      	ldr	r3, [r5, #20]
 800733a:	b913      	cbnz	r3, 8007342 <_strtod_l+0x7fa>
 800733c:	692b      	ldr	r3, [r5, #16]
 800733e:	2b01      	cmp	r3, #1
 8007340:	dd75      	ble.n	800742e <_strtod_l+0x8e6>
 8007342:	4629      	mov	r1, r5
 8007344:	2201      	movs	r2, #1
 8007346:	4620      	mov	r0, r4
 8007348:	f001 ff06 	bl	8009158 <__lshift>
 800734c:	4631      	mov	r1, r6
 800734e:	4605      	mov	r5, r0
 8007350:	f001 ff6e 	bl	8009230 <__mcmp>
 8007354:	2800      	cmp	r0, #0
 8007356:	dd6a      	ble.n	800742e <_strtod_l+0x8e6>
 8007358:	9904      	ldr	r1, [sp, #16]
 800735a:	4a55      	ldr	r2, [pc, #340]	; (80074b0 <_strtod_l+0x968>)
 800735c:	465b      	mov	r3, fp
 800735e:	2900      	cmp	r1, #0
 8007360:	f000 8085 	beq.w	800746e <_strtod_l+0x926>
 8007364:	ea02 010b 	and.w	r1, r2, fp
 8007368:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800736c:	dc7f      	bgt.n	800746e <_strtod_l+0x926>
 800736e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8007372:	f77f aeaa 	ble.w	80070ca <_strtod_l+0x582>
 8007376:	4a4f      	ldr	r2, [pc, #316]	; (80074b4 <_strtod_l+0x96c>)
 8007378:	2300      	movs	r3, #0
 800737a:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 800737e:	4650      	mov	r0, sl
 8007380:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 8007384:	4659      	mov	r1, fp
 8007386:	f7f9 f93f 	bl	8000608 <__aeabi_dmul>
 800738a:	460b      	mov	r3, r1
 800738c:	4303      	orrs	r3, r0
 800738e:	bf08      	it	eq
 8007390:	2322      	moveq	r3, #34	; 0x22
 8007392:	4682      	mov	sl, r0
 8007394:	468b      	mov	fp, r1
 8007396:	bf08      	it	eq
 8007398:	6023      	streq	r3, [r4, #0]
 800739a:	e62b      	b.n	8006ff4 <_strtod_l+0x4ac>
 800739c:	f04f 32ff 	mov.w	r2, #4294967295
 80073a0:	fa02 f303 	lsl.w	r3, r2, r3
 80073a4:	ea03 0a0a 	and.w	sl, r3, sl
 80073a8:	e6de      	b.n	8007168 <_strtod_l+0x620>
 80073aa:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 80073ae:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 80073b2:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 80073b6:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 80073ba:	fa01 f308 	lsl.w	r3, r1, r8
 80073be:	930c      	str	r3, [sp, #48]	; 0x30
 80073c0:	9111      	str	r1, [sp, #68]	; 0x44
 80073c2:	e741      	b.n	8007248 <_strtod_l+0x700>
 80073c4:	2300      	movs	r3, #0
 80073c6:	930c      	str	r3, [sp, #48]	; 0x30
 80073c8:	2301      	movs	r3, #1
 80073ca:	9311      	str	r3, [sp, #68]	; 0x44
 80073cc:	e73c      	b.n	8007248 <_strtod_l+0x700>
 80073ce:	991e      	ldr	r1, [sp, #120]	; 0x78
 80073d0:	4642      	mov	r2, r8
 80073d2:	4620      	mov	r0, r4
 80073d4:	f001 fec0 	bl	8009158 <__lshift>
 80073d8:	901e      	str	r0, [sp, #120]	; 0x78
 80073da:	2800      	cmp	r0, #0
 80073dc:	f47f af66 	bne.w	80072ac <_strtod_l+0x764>
 80073e0:	e5fe      	b.n	8006fe0 <_strtod_l+0x498>
 80073e2:	465f      	mov	r7, fp
 80073e4:	d16e      	bne.n	80074c4 <_strtod_l+0x97c>
 80073e6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80073e8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80073ec:	b342      	cbz	r2, 8007440 <_strtod_l+0x8f8>
 80073ee:	4a32      	ldr	r2, [pc, #200]	; (80074b8 <_strtod_l+0x970>)
 80073f0:	4293      	cmp	r3, r2
 80073f2:	d128      	bne.n	8007446 <_strtod_l+0x8fe>
 80073f4:	9b04      	ldr	r3, [sp, #16]
 80073f6:	4650      	mov	r0, sl
 80073f8:	b1eb      	cbz	r3, 8007436 <_strtod_l+0x8ee>
 80073fa:	4a2d      	ldr	r2, [pc, #180]	; (80074b0 <_strtod_l+0x968>)
 80073fc:	403a      	ands	r2, r7
 80073fe:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8007402:	f04f 31ff 	mov.w	r1, #4294967295
 8007406:	d819      	bhi.n	800743c <_strtod_l+0x8f4>
 8007408:	0d12      	lsrs	r2, r2, #20
 800740a:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800740e:	fa01 f303 	lsl.w	r3, r1, r3
 8007412:	4298      	cmp	r0, r3
 8007414:	d117      	bne.n	8007446 <_strtod_l+0x8fe>
 8007416:	4b29      	ldr	r3, [pc, #164]	; (80074bc <_strtod_l+0x974>)
 8007418:	429f      	cmp	r7, r3
 800741a:	d102      	bne.n	8007422 <_strtod_l+0x8da>
 800741c:	3001      	adds	r0, #1
 800741e:	f43f addf 	beq.w	8006fe0 <_strtod_l+0x498>
 8007422:	4b23      	ldr	r3, [pc, #140]	; (80074b0 <_strtod_l+0x968>)
 8007424:	403b      	ands	r3, r7
 8007426:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800742a:	f04f 0a00 	mov.w	sl, #0
 800742e:	9b04      	ldr	r3, [sp, #16]
 8007430:	2b00      	cmp	r3, #0
 8007432:	d1a0      	bne.n	8007376 <_strtod_l+0x82e>
 8007434:	e5de      	b.n	8006ff4 <_strtod_l+0x4ac>
 8007436:	f04f 33ff 	mov.w	r3, #4294967295
 800743a:	e7ea      	b.n	8007412 <_strtod_l+0x8ca>
 800743c:	460b      	mov	r3, r1
 800743e:	e7e8      	b.n	8007412 <_strtod_l+0x8ca>
 8007440:	ea53 030a 	orrs.w	r3, r3, sl
 8007444:	d088      	beq.n	8007358 <_strtod_l+0x810>
 8007446:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007448:	b1db      	cbz	r3, 8007482 <_strtod_l+0x93a>
 800744a:	423b      	tst	r3, r7
 800744c:	d0ef      	beq.n	800742e <_strtod_l+0x8e6>
 800744e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007450:	9a04      	ldr	r2, [sp, #16]
 8007452:	4650      	mov	r0, sl
 8007454:	4659      	mov	r1, fp
 8007456:	b1c3      	cbz	r3, 800748a <_strtod_l+0x942>
 8007458:	f7ff fb58 	bl	8006b0c <sulp>
 800745c:	4602      	mov	r2, r0
 800745e:	460b      	mov	r3, r1
 8007460:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007464:	f7f8 ff1a 	bl	800029c <__adddf3>
 8007468:	4682      	mov	sl, r0
 800746a:	468b      	mov	fp, r1
 800746c:	e7df      	b.n	800742e <_strtod_l+0x8e6>
 800746e:	4013      	ands	r3, r2
 8007470:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8007474:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007478:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800747c:	f04f 3aff 	mov.w	sl, #4294967295
 8007480:	e7d5      	b.n	800742e <_strtod_l+0x8e6>
 8007482:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007484:	ea13 0f0a 	tst.w	r3, sl
 8007488:	e7e0      	b.n	800744c <_strtod_l+0x904>
 800748a:	f7ff fb3f 	bl	8006b0c <sulp>
 800748e:	4602      	mov	r2, r0
 8007490:	460b      	mov	r3, r1
 8007492:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007496:	f7f8 feff 	bl	8000298 <__aeabi_dsub>
 800749a:	2200      	movs	r2, #0
 800749c:	2300      	movs	r3, #0
 800749e:	4682      	mov	sl, r0
 80074a0:	468b      	mov	fp, r1
 80074a2:	f7f9 fb19 	bl	8000ad8 <__aeabi_dcmpeq>
 80074a6:	2800      	cmp	r0, #0
 80074a8:	d0c1      	beq.n	800742e <_strtod_l+0x8e6>
 80074aa:	e60e      	b.n	80070ca <_strtod_l+0x582>
 80074ac:	fffffc02 	.word	0xfffffc02
 80074b0:	7ff00000 	.word	0x7ff00000
 80074b4:	39500000 	.word	0x39500000
 80074b8:	000fffff 	.word	0x000fffff
 80074bc:	7fefffff 	.word	0x7fefffff
 80074c0:	0800bc78 	.word	0x0800bc78
 80074c4:	4631      	mov	r1, r6
 80074c6:	4628      	mov	r0, r5
 80074c8:	f002 f82e 	bl	8009528 <__ratio>
 80074cc:	ec59 8b10 	vmov	r8, r9, d0
 80074d0:	ee10 0a10 	vmov	r0, s0
 80074d4:	2200      	movs	r2, #0
 80074d6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80074da:	4649      	mov	r1, r9
 80074dc:	f7f9 fb10 	bl	8000b00 <__aeabi_dcmple>
 80074e0:	2800      	cmp	r0, #0
 80074e2:	d07c      	beq.n	80075de <_strtod_l+0xa96>
 80074e4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d04c      	beq.n	8007584 <_strtod_l+0xa3c>
 80074ea:	4b95      	ldr	r3, [pc, #596]	; (8007740 <_strtod_l+0xbf8>)
 80074ec:	2200      	movs	r2, #0
 80074ee:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80074f2:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8007740 <_strtod_l+0xbf8>
 80074f6:	f04f 0800 	mov.w	r8, #0
 80074fa:	4b92      	ldr	r3, [pc, #584]	; (8007744 <_strtod_l+0xbfc>)
 80074fc:	403b      	ands	r3, r7
 80074fe:	9311      	str	r3, [sp, #68]	; 0x44
 8007500:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007502:	4b91      	ldr	r3, [pc, #580]	; (8007748 <_strtod_l+0xc00>)
 8007504:	429a      	cmp	r2, r3
 8007506:	f040 80b2 	bne.w	800766e <_strtod_l+0xb26>
 800750a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800750e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007512:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8007516:	ec4b ab10 	vmov	d0, sl, fp
 800751a:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 800751e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007522:	f001 ff29 	bl	8009378 <__ulp>
 8007526:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800752a:	ec53 2b10 	vmov	r2, r3, d0
 800752e:	f7f9 f86b 	bl	8000608 <__aeabi_dmul>
 8007532:	4652      	mov	r2, sl
 8007534:	465b      	mov	r3, fp
 8007536:	f7f8 feb1 	bl	800029c <__adddf3>
 800753a:	460b      	mov	r3, r1
 800753c:	4981      	ldr	r1, [pc, #516]	; (8007744 <_strtod_l+0xbfc>)
 800753e:	4a83      	ldr	r2, [pc, #524]	; (800774c <_strtod_l+0xc04>)
 8007540:	4019      	ands	r1, r3
 8007542:	4291      	cmp	r1, r2
 8007544:	4682      	mov	sl, r0
 8007546:	d95e      	bls.n	8007606 <_strtod_l+0xabe>
 8007548:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800754a:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800754e:	4293      	cmp	r3, r2
 8007550:	d103      	bne.n	800755a <_strtod_l+0xa12>
 8007552:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007554:	3301      	adds	r3, #1
 8007556:	f43f ad43 	beq.w	8006fe0 <_strtod_l+0x498>
 800755a:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 8007758 <_strtod_l+0xc10>
 800755e:	f04f 3aff 	mov.w	sl, #4294967295
 8007562:	991e      	ldr	r1, [sp, #120]	; 0x78
 8007564:	4620      	mov	r0, r4
 8007566:	f001 fbdb 	bl	8008d20 <_Bfree>
 800756a:	9907      	ldr	r1, [sp, #28]
 800756c:	4620      	mov	r0, r4
 800756e:	f001 fbd7 	bl	8008d20 <_Bfree>
 8007572:	4631      	mov	r1, r6
 8007574:	4620      	mov	r0, r4
 8007576:	f001 fbd3 	bl	8008d20 <_Bfree>
 800757a:	4629      	mov	r1, r5
 800757c:	4620      	mov	r0, r4
 800757e:	f001 fbcf 	bl	8008d20 <_Bfree>
 8007582:	e613      	b.n	80071ac <_strtod_l+0x664>
 8007584:	f1ba 0f00 	cmp.w	sl, #0
 8007588:	d11b      	bne.n	80075c2 <_strtod_l+0xa7a>
 800758a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800758e:	b9f3      	cbnz	r3, 80075ce <_strtod_l+0xa86>
 8007590:	4b6b      	ldr	r3, [pc, #428]	; (8007740 <_strtod_l+0xbf8>)
 8007592:	2200      	movs	r2, #0
 8007594:	4640      	mov	r0, r8
 8007596:	4649      	mov	r1, r9
 8007598:	f7f9 faa8 	bl	8000aec <__aeabi_dcmplt>
 800759c:	b9d0      	cbnz	r0, 80075d4 <_strtod_l+0xa8c>
 800759e:	4640      	mov	r0, r8
 80075a0:	4649      	mov	r1, r9
 80075a2:	4b6b      	ldr	r3, [pc, #428]	; (8007750 <_strtod_l+0xc08>)
 80075a4:	2200      	movs	r2, #0
 80075a6:	f7f9 f82f 	bl	8000608 <__aeabi_dmul>
 80075aa:	4680      	mov	r8, r0
 80075ac:	4689      	mov	r9, r1
 80075ae:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80075b2:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 80075b6:	931b      	str	r3, [sp, #108]	; 0x6c
 80075b8:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 80075bc:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80075c0:	e79b      	b.n	80074fa <_strtod_l+0x9b2>
 80075c2:	f1ba 0f01 	cmp.w	sl, #1
 80075c6:	d102      	bne.n	80075ce <_strtod_l+0xa86>
 80075c8:	2f00      	cmp	r7, #0
 80075ca:	f43f ad7e 	beq.w	80070ca <_strtod_l+0x582>
 80075ce:	4b61      	ldr	r3, [pc, #388]	; (8007754 <_strtod_l+0xc0c>)
 80075d0:	2200      	movs	r2, #0
 80075d2:	e78c      	b.n	80074ee <_strtod_l+0x9a6>
 80075d4:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8007750 <_strtod_l+0xc08>
 80075d8:	f04f 0800 	mov.w	r8, #0
 80075dc:	e7e7      	b.n	80075ae <_strtod_l+0xa66>
 80075de:	4b5c      	ldr	r3, [pc, #368]	; (8007750 <_strtod_l+0xc08>)
 80075e0:	4640      	mov	r0, r8
 80075e2:	4649      	mov	r1, r9
 80075e4:	2200      	movs	r2, #0
 80075e6:	f7f9 f80f 	bl	8000608 <__aeabi_dmul>
 80075ea:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80075ec:	4680      	mov	r8, r0
 80075ee:	4689      	mov	r9, r1
 80075f0:	b933      	cbnz	r3, 8007600 <_strtod_l+0xab8>
 80075f2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80075f6:	9012      	str	r0, [sp, #72]	; 0x48
 80075f8:	9313      	str	r3, [sp, #76]	; 0x4c
 80075fa:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 80075fe:	e7dd      	b.n	80075bc <_strtod_l+0xa74>
 8007600:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 8007604:	e7f9      	b.n	80075fa <_strtod_l+0xab2>
 8007606:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800760a:	9b04      	ldr	r3, [sp, #16]
 800760c:	2b00      	cmp	r3, #0
 800760e:	d1a8      	bne.n	8007562 <_strtod_l+0xa1a>
 8007610:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007614:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007616:	0d1b      	lsrs	r3, r3, #20
 8007618:	051b      	lsls	r3, r3, #20
 800761a:	429a      	cmp	r2, r3
 800761c:	d1a1      	bne.n	8007562 <_strtod_l+0xa1a>
 800761e:	4640      	mov	r0, r8
 8007620:	4649      	mov	r1, r9
 8007622:	f7f9 fb51 	bl	8000cc8 <__aeabi_d2lz>
 8007626:	f7f8 ffc1 	bl	80005ac <__aeabi_l2d>
 800762a:	4602      	mov	r2, r0
 800762c:	460b      	mov	r3, r1
 800762e:	4640      	mov	r0, r8
 8007630:	4649      	mov	r1, r9
 8007632:	f7f8 fe31 	bl	8000298 <__aeabi_dsub>
 8007636:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007638:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800763c:	ea43 030a 	orr.w	r3, r3, sl
 8007640:	4313      	orrs	r3, r2
 8007642:	4680      	mov	r8, r0
 8007644:	4689      	mov	r9, r1
 8007646:	d053      	beq.n	80076f0 <_strtod_l+0xba8>
 8007648:	a335      	add	r3, pc, #212	; (adr r3, 8007720 <_strtod_l+0xbd8>)
 800764a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800764e:	f7f9 fa4d 	bl	8000aec <__aeabi_dcmplt>
 8007652:	2800      	cmp	r0, #0
 8007654:	f47f acce 	bne.w	8006ff4 <_strtod_l+0x4ac>
 8007658:	a333      	add	r3, pc, #204	; (adr r3, 8007728 <_strtod_l+0xbe0>)
 800765a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800765e:	4640      	mov	r0, r8
 8007660:	4649      	mov	r1, r9
 8007662:	f7f9 fa61 	bl	8000b28 <__aeabi_dcmpgt>
 8007666:	2800      	cmp	r0, #0
 8007668:	f43f af7b 	beq.w	8007562 <_strtod_l+0xa1a>
 800766c:	e4c2      	b.n	8006ff4 <_strtod_l+0x4ac>
 800766e:	9b04      	ldr	r3, [sp, #16]
 8007670:	b333      	cbz	r3, 80076c0 <_strtod_l+0xb78>
 8007672:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007674:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007678:	d822      	bhi.n	80076c0 <_strtod_l+0xb78>
 800767a:	a32d      	add	r3, pc, #180	; (adr r3, 8007730 <_strtod_l+0xbe8>)
 800767c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007680:	4640      	mov	r0, r8
 8007682:	4649      	mov	r1, r9
 8007684:	f7f9 fa3c 	bl	8000b00 <__aeabi_dcmple>
 8007688:	b1a0      	cbz	r0, 80076b4 <_strtod_l+0xb6c>
 800768a:	4649      	mov	r1, r9
 800768c:	4640      	mov	r0, r8
 800768e:	f7f9 fa93 	bl	8000bb8 <__aeabi_d2uiz>
 8007692:	2801      	cmp	r0, #1
 8007694:	bf38      	it	cc
 8007696:	2001      	movcc	r0, #1
 8007698:	f7f8 ff3c 	bl	8000514 <__aeabi_ui2d>
 800769c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800769e:	4680      	mov	r8, r0
 80076a0:	4689      	mov	r9, r1
 80076a2:	bb13      	cbnz	r3, 80076ea <_strtod_l+0xba2>
 80076a4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80076a8:	9014      	str	r0, [sp, #80]	; 0x50
 80076aa:	9315      	str	r3, [sp, #84]	; 0x54
 80076ac:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80076b0:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80076b4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80076b6:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80076b8:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80076bc:	1a9b      	subs	r3, r3, r2
 80076be:	930d      	str	r3, [sp, #52]	; 0x34
 80076c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80076c4:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80076c8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80076cc:	f001 fe54 	bl	8009378 <__ulp>
 80076d0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80076d4:	ec53 2b10 	vmov	r2, r3, d0
 80076d8:	f7f8 ff96 	bl	8000608 <__aeabi_dmul>
 80076dc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80076e0:	f7f8 fddc 	bl	800029c <__adddf3>
 80076e4:	4682      	mov	sl, r0
 80076e6:	468b      	mov	fp, r1
 80076e8:	e78f      	b.n	800760a <_strtod_l+0xac2>
 80076ea:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 80076ee:	e7dd      	b.n	80076ac <_strtod_l+0xb64>
 80076f0:	a311      	add	r3, pc, #68	; (adr r3, 8007738 <_strtod_l+0xbf0>)
 80076f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076f6:	f7f9 f9f9 	bl	8000aec <__aeabi_dcmplt>
 80076fa:	e7b4      	b.n	8007666 <_strtod_l+0xb1e>
 80076fc:	2300      	movs	r3, #0
 80076fe:	930e      	str	r3, [sp, #56]	; 0x38
 8007700:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007702:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007704:	6013      	str	r3, [r2, #0]
 8007706:	f7ff ba65 	b.w	8006bd4 <_strtod_l+0x8c>
 800770a:	2b65      	cmp	r3, #101	; 0x65
 800770c:	f43f ab5d 	beq.w	8006dca <_strtod_l+0x282>
 8007710:	2b45      	cmp	r3, #69	; 0x45
 8007712:	f43f ab5a 	beq.w	8006dca <_strtod_l+0x282>
 8007716:	2201      	movs	r2, #1
 8007718:	f7ff bb92 	b.w	8006e40 <_strtod_l+0x2f8>
 800771c:	f3af 8000 	nop.w
 8007720:	94a03595 	.word	0x94a03595
 8007724:	3fdfffff 	.word	0x3fdfffff
 8007728:	35afe535 	.word	0x35afe535
 800772c:	3fe00000 	.word	0x3fe00000
 8007730:	ffc00000 	.word	0xffc00000
 8007734:	41dfffff 	.word	0x41dfffff
 8007738:	94a03595 	.word	0x94a03595
 800773c:	3fcfffff 	.word	0x3fcfffff
 8007740:	3ff00000 	.word	0x3ff00000
 8007744:	7ff00000 	.word	0x7ff00000
 8007748:	7fe00000 	.word	0x7fe00000
 800774c:	7c9fffff 	.word	0x7c9fffff
 8007750:	3fe00000 	.word	0x3fe00000
 8007754:	bff00000 	.word	0xbff00000
 8007758:	7fefffff 	.word	0x7fefffff

0800775c <_strtod_r>:
 800775c:	4b01      	ldr	r3, [pc, #4]	; (8007764 <_strtod_r+0x8>)
 800775e:	f7ff b9f3 	b.w	8006b48 <_strtod_l>
 8007762:	bf00      	nop
 8007764:	200000dc 	.word	0x200000dc

08007768 <_strtol_l.isra.0>:
 8007768:	2b01      	cmp	r3, #1
 800776a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800776e:	d001      	beq.n	8007774 <_strtol_l.isra.0+0xc>
 8007770:	2b24      	cmp	r3, #36	; 0x24
 8007772:	d906      	bls.n	8007782 <_strtol_l.isra.0+0x1a>
 8007774:	f7fe faea 	bl	8005d4c <__errno>
 8007778:	2316      	movs	r3, #22
 800777a:	6003      	str	r3, [r0, #0]
 800777c:	2000      	movs	r0, #0
 800777e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007782:	4f3a      	ldr	r7, [pc, #232]	; (800786c <_strtol_l.isra.0+0x104>)
 8007784:	468e      	mov	lr, r1
 8007786:	4676      	mov	r6, lr
 8007788:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800778c:	5de5      	ldrb	r5, [r4, r7]
 800778e:	f015 0508 	ands.w	r5, r5, #8
 8007792:	d1f8      	bne.n	8007786 <_strtol_l.isra.0+0x1e>
 8007794:	2c2d      	cmp	r4, #45	; 0x2d
 8007796:	d134      	bne.n	8007802 <_strtol_l.isra.0+0x9a>
 8007798:	f89e 4000 	ldrb.w	r4, [lr]
 800779c:	f04f 0801 	mov.w	r8, #1
 80077a0:	f106 0e02 	add.w	lr, r6, #2
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d05c      	beq.n	8007862 <_strtol_l.isra.0+0xfa>
 80077a8:	2b10      	cmp	r3, #16
 80077aa:	d10c      	bne.n	80077c6 <_strtol_l.isra.0+0x5e>
 80077ac:	2c30      	cmp	r4, #48	; 0x30
 80077ae:	d10a      	bne.n	80077c6 <_strtol_l.isra.0+0x5e>
 80077b0:	f89e 4000 	ldrb.w	r4, [lr]
 80077b4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80077b8:	2c58      	cmp	r4, #88	; 0x58
 80077ba:	d14d      	bne.n	8007858 <_strtol_l.isra.0+0xf0>
 80077bc:	f89e 4001 	ldrb.w	r4, [lr, #1]
 80077c0:	2310      	movs	r3, #16
 80077c2:	f10e 0e02 	add.w	lr, lr, #2
 80077c6:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 80077ca:	f10c 3cff 	add.w	ip, ip, #4294967295
 80077ce:	2600      	movs	r6, #0
 80077d0:	fbbc f9f3 	udiv	r9, ip, r3
 80077d4:	4635      	mov	r5, r6
 80077d6:	fb03 ca19 	mls	sl, r3, r9, ip
 80077da:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 80077de:	2f09      	cmp	r7, #9
 80077e0:	d818      	bhi.n	8007814 <_strtol_l.isra.0+0xac>
 80077e2:	463c      	mov	r4, r7
 80077e4:	42a3      	cmp	r3, r4
 80077e6:	dd24      	ble.n	8007832 <_strtol_l.isra.0+0xca>
 80077e8:	2e00      	cmp	r6, #0
 80077ea:	db1f      	blt.n	800782c <_strtol_l.isra.0+0xc4>
 80077ec:	45a9      	cmp	r9, r5
 80077ee:	d31d      	bcc.n	800782c <_strtol_l.isra.0+0xc4>
 80077f0:	d101      	bne.n	80077f6 <_strtol_l.isra.0+0x8e>
 80077f2:	45a2      	cmp	sl, r4
 80077f4:	db1a      	blt.n	800782c <_strtol_l.isra.0+0xc4>
 80077f6:	fb05 4503 	mla	r5, r5, r3, r4
 80077fa:	2601      	movs	r6, #1
 80077fc:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8007800:	e7eb      	b.n	80077da <_strtol_l.isra.0+0x72>
 8007802:	2c2b      	cmp	r4, #43	; 0x2b
 8007804:	bf08      	it	eq
 8007806:	f89e 4000 	ldrbeq.w	r4, [lr]
 800780a:	46a8      	mov	r8, r5
 800780c:	bf08      	it	eq
 800780e:	f106 0e02 	addeq.w	lr, r6, #2
 8007812:	e7c7      	b.n	80077a4 <_strtol_l.isra.0+0x3c>
 8007814:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8007818:	2f19      	cmp	r7, #25
 800781a:	d801      	bhi.n	8007820 <_strtol_l.isra.0+0xb8>
 800781c:	3c37      	subs	r4, #55	; 0x37
 800781e:	e7e1      	b.n	80077e4 <_strtol_l.isra.0+0x7c>
 8007820:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8007824:	2f19      	cmp	r7, #25
 8007826:	d804      	bhi.n	8007832 <_strtol_l.isra.0+0xca>
 8007828:	3c57      	subs	r4, #87	; 0x57
 800782a:	e7db      	b.n	80077e4 <_strtol_l.isra.0+0x7c>
 800782c:	f04f 36ff 	mov.w	r6, #4294967295
 8007830:	e7e4      	b.n	80077fc <_strtol_l.isra.0+0x94>
 8007832:	2e00      	cmp	r6, #0
 8007834:	da05      	bge.n	8007842 <_strtol_l.isra.0+0xda>
 8007836:	2322      	movs	r3, #34	; 0x22
 8007838:	6003      	str	r3, [r0, #0]
 800783a:	4665      	mov	r5, ip
 800783c:	b942      	cbnz	r2, 8007850 <_strtol_l.isra.0+0xe8>
 800783e:	4628      	mov	r0, r5
 8007840:	e79d      	b.n	800777e <_strtol_l.isra.0+0x16>
 8007842:	f1b8 0f00 	cmp.w	r8, #0
 8007846:	d000      	beq.n	800784a <_strtol_l.isra.0+0xe2>
 8007848:	426d      	negs	r5, r5
 800784a:	2a00      	cmp	r2, #0
 800784c:	d0f7      	beq.n	800783e <_strtol_l.isra.0+0xd6>
 800784e:	b10e      	cbz	r6, 8007854 <_strtol_l.isra.0+0xec>
 8007850:	f10e 31ff 	add.w	r1, lr, #4294967295
 8007854:	6011      	str	r1, [r2, #0]
 8007856:	e7f2      	b.n	800783e <_strtol_l.isra.0+0xd6>
 8007858:	2430      	movs	r4, #48	; 0x30
 800785a:	2b00      	cmp	r3, #0
 800785c:	d1b3      	bne.n	80077c6 <_strtol_l.isra.0+0x5e>
 800785e:	2308      	movs	r3, #8
 8007860:	e7b1      	b.n	80077c6 <_strtol_l.isra.0+0x5e>
 8007862:	2c30      	cmp	r4, #48	; 0x30
 8007864:	d0a4      	beq.n	80077b0 <_strtol_l.isra.0+0x48>
 8007866:	230a      	movs	r3, #10
 8007868:	e7ad      	b.n	80077c6 <_strtol_l.isra.0+0x5e>
 800786a:	bf00      	nop
 800786c:	0800bca1 	.word	0x0800bca1

08007870 <_strtol_r>:
 8007870:	f7ff bf7a 	b.w	8007768 <_strtol_l.isra.0>

08007874 <quorem>:
 8007874:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007878:	6903      	ldr	r3, [r0, #16]
 800787a:	690c      	ldr	r4, [r1, #16]
 800787c:	42a3      	cmp	r3, r4
 800787e:	4607      	mov	r7, r0
 8007880:	f2c0 8081 	blt.w	8007986 <quorem+0x112>
 8007884:	3c01      	subs	r4, #1
 8007886:	f101 0814 	add.w	r8, r1, #20
 800788a:	f100 0514 	add.w	r5, r0, #20
 800788e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007892:	9301      	str	r3, [sp, #4]
 8007894:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007898:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800789c:	3301      	adds	r3, #1
 800789e:	429a      	cmp	r2, r3
 80078a0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80078a4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80078a8:	fbb2 f6f3 	udiv	r6, r2, r3
 80078ac:	d331      	bcc.n	8007912 <quorem+0x9e>
 80078ae:	f04f 0e00 	mov.w	lr, #0
 80078b2:	4640      	mov	r0, r8
 80078b4:	46ac      	mov	ip, r5
 80078b6:	46f2      	mov	sl, lr
 80078b8:	f850 2b04 	ldr.w	r2, [r0], #4
 80078bc:	b293      	uxth	r3, r2
 80078be:	fb06 e303 	mla	r3, r6, r3, lr
 80078c2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80078c6:	b29b      	uxth	r3, r3
 80078c8:	ebaa 0303 	sub.w	r3, sl, r3
 80078cc:	0c12      	lsrs	r2, r2, #16
 80078ce:	f8dc a000 	ldr.w	sl, [ip]
 80078d2:	fb06 e202 	mla	r2, r6, r2, lr
 80078d6:	fa13 f38a 	uxtah	r3, r3, sl
 80078da:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80078de:	fa1f fa82 	uxth.w	sl, r2
 80078e2:	f8dc 2000 	ldr.w	r2, [ip]
 80078e6:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80078ea:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80078ee:	b29b      	uxth	r3, r3
 80078f0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80078f4:	4581      	cmp	r9, r0
 80078f6:	f84c 3b04 	str.w	r3, [ip], #4
 80078fa:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80078fe:	d2db      	bcs.n	80078b8 <quorem+0x44>
 8007900:	f855 300b 	ldr.w	r3, [r5, fp]
 8007904:	b92b      	cbnz	r3, 8007912 <quorem+0x9e>
 8007906:	9b01      	ldr	r3, [sp, #4]
 8007908:	3b04      	subs	r3, #4
 800790a:	429d      	cmp	r5, r3
 800790c:	461a      	mov	r2, r3
 800790e:	d32e      	bcc.n	800796e <quorem+0xfa>
 8007910:	613c      	str	r4, [r7, #16]
 8007912:	4638      	mov	r0, r7
 8007914:	f001 fc8c 	bl	8009230 <__mcmp>
 8007918:	2800      	cmp	r0, #0
 800791a:	db24      	blt.n	8007966 <quorem+0xf2>
 800791c:	3601      	adds	r6, #1
 800791e:	4628      	mov	r0, r5
 8007920:	f04f 0c00 	mov.w	ip, #0
 8007924:	f858 2b04 	ldr.w	r2, [r8], #4
 8007928:	f8d0 e000 	ldr.w	lr, [r0]
 800792c:	b293      	uxth	r3, r2
 800792e:	ebac 0303 	sub.w	r3, ip, r3
 8007932:	0c12      	lsrs	r2, r2, #16
 8007934:	fa13 f38e 	uxtah	r3, r3, lr
 8007938:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800793c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007940:	b29b      	uxth	r3, r3
 8007942:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007946:	45c1      	cmp	r9, r8
 8007948:	f840 3b04 	str.w	r3, [r0], #4
 800794c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007950:	d2e8      	bcs.n	8007924 <quorem+0xb0>
 8007952:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007956:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800795a:	b922      	cbnz	r2, 8007966 <quorem+0xf2>
 800795c:	3b04      	subs	r3, #4
 800795e:	429d      	cmp	r5, r3
 8007960:	461a      	mov	r2, r3
 8007962:	d30a      	bcc.n	800797a <quorem+0x106>
 8007964:	613c      	str	r4, [r7, #16]
 8007966:	4630      	mov	r0, r6
 8007968:	b003      	add	sp, #12
 800796a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800796e:	6812      	ldr	r2, [r2, #0]
 8007970:	3b04      	subs	r3, #4
 8007972:	2a00      	cmp	r2, #0
 8007974:	d1cc      	bne.n	8007910 <quorem+0x9c>
 8007976:	3c01      	subs	r4, #1
 8007978:	e7c7      	b.n	800790a <quorem+0x96>
 800797a:	6812      	ldr	r2, [r2, #0]
 800797c:	3b04      	subs	r3, #4
 800797e:	2a00      	cmp	r2, #0
 8007980:	d1f0      	bne.n	8007964 <quorem+0xf0>
 8007982:	3c01      	subs	r4, #1
 8007984:	e7eb      	b.n	800795e <quorem+0xea>
 8007986:	2000      	movs	r0, #0
 8007988:	e7ee      	b.n	8007968 <quorem+0xf4>
 800798a:	0000      	movs	r0, r0
 800798c:	0000      	movs	r0, r0
	...

08007990 <_dtoa_r>:
 8007990:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007994:	ed2d 8b02 	vpush	{d8}
 8007998:	ec57 6b10 	vmov	r6, r7, d0
 800799c:	b095      	sub	sp, #84	; 0x54
 800799e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80079a0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80079a4:	9105      	str	r1, [sp, #20]
 80079a6:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80079aa:	4604      	mov	r4, r0
 80079ac:	9209      	str	r2, [sp, #36]	; 0x24
 80079ae:	930f      	str	r3, [sp, #60]	; 0x3c
 80079b0:	b975      	cbnz	r5, 80079d0 <_dtoa_r+0x40>
 80079b2:	2010      	movs	r0, #16
 80079b4:	f001 f94c 	bl	8008c50 <malloc>
 80079b8:	4602      	mov	r2, r0
 80079ba:	6260      	str	r0, [r4, #36]	; 0x24
 80079bc:	b920      	cbnz	r0, 80079c8 <_dtoa_r+0x38>
 80079be:	4bb2      	ldr	r3, [pc, #712]	; (8007c88 <_dtoa_r+0x2f8>)
 80079c0:	21ea      	movs	r1, #234	; 0xea
 80079c2:	48b2      	ldr	r0, [pc, #712]	; (8007c8c <_dtoa_r+0x2fc>)
 80079c4:	f002 f874 	bl	8009ab0 <__assert_func>
 80079c8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80079cc:	6005      	str	r5, [r0, #0]
 80079ce:	60c5      	str	r5, [r0, #12]
 80079d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80079d2:	6819      	ldr	r1, [r3, #0]
 80079d4:	b151      	cbz	r1, 80079ec <_dtoa_r+0x5c>
 80079d6:	685a      	ldr	r2, [r3, #4]
 80079d8:	604a      	str	r2, [r1, #4]
 80079da:	2301      	movs	r3, #1
 80079dc:	4093      	lsls	r3, r2
 80079de:	608b      	str	r3, [r1, #8]
 80079e0:	4620      	mov	r0, r4
 80079e2:	f001 f99d 	bl	8008d20 <_Bfree>
 80079e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80079e8:	2200      	movs	r2, #0
 80079ea:	601a      	str	r2, [r3, #0]
 80079ec:	1e3b      	subs	r3, r7, #0
 80079ee:	bfb9      	ittee	lt
 80079f0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80079f4:	9303      	strlt	r3, [sp, #12]
 80079f6:	2300      	movge	r3, #0
 80079f8:	f8c8 3000 	strge.w	r3, [r8]
 80079fc:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8007a00:	4ba3      	ldr	r3, [pc, #652]	; (8007c90 <_dtoa_r+0x300>)
 8007a02:	bfbc      	itt	lt
 8007a04:	2201      	movlt	r2, #1
 8007a06:	f8c8 2000 	strlt.w	r2, [r8]
 8007a0a:	ea33 0309 	bics.w	r3, r3, r9
 8007a0e:	d11b      	bne.n	8007a48 <_dtoa_r+0xb8>
 8007a10:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007a12:	f242 730f 	movw	r3, #9999	; 0x270f
 8007a16:	6013      	str	r3, [r2, #0]
 8007a18:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007a1c:	4333      	orrs	r3, r6
 8007a1e:	f000 857a 	beq.w	8008516 <_dtoa_r+0xb86>
 8007a22:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007a24:	b963      	cbnz	r3, 8007a40 <_dtoa_r+0xb0>
 8007a26:	4b9b      	ldr	r3, [pc, #620]	; (8007c94 <_dtoa_r+0x304>)
 8007a28:	e024      	b.n	8007a74 <_dtoa_r+0xe4>
 8007a2a:	4b9b      	ldr	r3, [pc, #620]	; (8007c98 <_dtoa_r+0x308>)
 8007a2c:	9300      	str	r3, [sp, #0]
 8007a2e:	3308      	adds	r3, #8
 8007a30:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007a32:	6013      	str	r3, [r2, #0]
 8007a34:	9800      	ldr	r0, [sp, #0]
 8007a36:	b015      	add	sp, #84	; 0x54
 8007a38:	ecbd 8b02 	vpop	{d8}
 8007a3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a40:	4b94      	ldr	r3, [pc, #592]	; (8007c94 <_dtoa_r+0x304>)
 8007a42:	9300      	str	r3, [sp, #0]
 8007a44:	3303      	adds	r3, #3
 8007a46:	e7f3      	b.n	8007a30 <_dtoa_r+0xa0>
 8007a48:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007a4c:	2200      	movs	r2, #0
 8007a4e:	ec51 0b17 	vmov	r0, r1, d7
 8007a52:	2300      	movs	r3, #0
 8007a54:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8007a58:	f7f9 f83e 	bl	8000ad8 <__aeabi_dcmpeq>
 8007a5c:	4680      	mov	r8, r0
 8007a5e:	b158      	cbz	r0, 8007a78 <_dtoa_r+0xe8>
 8007a60:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007a62:	2301      	movs	r3, #1
 8007a64:	6013      	str	r3, [r2, #0]
 8007a66:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	f000 8551 	beq.w	8008510 <_dtoa_r+0xb80>
 8007a6e:	488b      	ldr	r0, [pc, #556]	; (8007c9c <_dtoa_r+0x30c>)
 8007a70:	6018      	str	r0, [r3, #0]
 8007a72:	1e43      	subs	r3, r0, #1
 8007a74:	9300      	str	r3, [sp, #0]
 8007a76:	e7dd      	b.n	8007a34 <_dtoa_r+0xa4>
 8007a78:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8007a7c:	aa12      	add	r2, sp, #72	; 0x48
 8007a7e:	a913      	add	r1, sp, #76	; 0x4c
 8007a80:	4620      	mov	r0, r4
 8007a82:	f001 fcf5 	bl	8009470 <__d2b>
 8007a86:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007a8a:	4683      	mov	fp, r0
 8007a8c:	2d00      	cmp	r5, #0
 8007a8e:	d07c      	beq.n	8007b8a <_dtoa_r+0x1fa>
 8007a90:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007a92:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8007a96:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007a9a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8007a9e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007aa2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8007aa6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007aaa:	4b7d      	ldr	r3, [pc, #500]	; (8007ca0 <_dtoa_r+0x310>)
 8007aac:	2200      	movs	r2, #0
 8007aae:	4630      	mov	r0, r6
 8007ab0:	4639      	mov	r1, r7
 8007ab2:	f7f8 fbf1 	bl	8000298 <__aeabi_dsub>
 8007ab6:	a36e      	add	r3, pc, #440	; (adr r3, 8007c70 <_dtoa_r+0x2e0>)
 8007ab8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007abc:	f7f8 fda4 	bl	8000608 <__aeabi_dmul>
 8007ac0:	a36d      	add	r3, pc, #436	; (adr r3, 8007c78 <_dtoa_r+0x2e8>)
 8007ac2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ac6:	f7f8 fbe9 	bl	800029c <__adddf3>
 8007aca:	4606      	mov	r6, r0
 8007acc:	4628      	mov	r0, r5
 8007ace:	460f      	mov	r7, r1
 8007ad0:	f7f8 fd30 	bl	8000534 <__aeabi_i2d>
 8007ad4:	a36a      	add	r3, pc, #424	; (adr r3, 8007c80 <_dtoa_r+0x2f0>)
 8007ad6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ada:	f7f8 fd95 	bl	8000608 <__aeabi_dmul>
 8007ade:	4602      	mov	r2, r0
 8007ae0:	460b      	mov	r3, r1
 8007ae2:	4630      	mov	r0, r6
 8007ae4:	4639      	mov	r1, r7
 8007ae6:	f7f8 fbd9 	bl	800029c <__adddf3>
 8007aea:	4606      	mov	r6, r0
 8007aec:	460f      	mov	r7, r1
 8007aee:	f7f9 f83b 	bl	8000b68 <__aeabi_d2iz>
 8007af2:	2200      	movs	r2, #0
 8007af4:	4682      	mov	sl, r0
 8007af6:	2300      	movs	r3, #0
 8007af8:	4630      	mov	r0, r6
 8007afa:	4639      	mov	r1, r7
 8007afc:	f7f8 fff6 	bl	8000aec <__aeabi_dcmplt>
 8007b00:	b148      	cbz	r0, 8007b16 <_dtoa_r+0x186>
 8007b02:	4650      	mov	r0, sl
 8007b04:	f7f8 fd16 	bl	8000534 <__aeabi_i2d>
 8007b08:	4632      	mov	r2, r6
 8007b0a:	463b      	mov	r3, r7
 8007b0c:	f7f8 ffe4 	bl	8000ad8 <__aeabi_dcmpeq>
 8007b10:	b908      	cbnz	r0, 8007b16 <_dtoa_r+0x186>
 8007b12:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007b16:	f1ba 0f16 	cmp.w	sl, #22
 8007b1a:	d854      	bhi.n	8007bc6 <_dtoa_r+0x236>
 8007b1c:	4b61      	ldr	r3, [pc, #388]	; (8007ca4 <_dtoa_r+0x314>)
 8007b1e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007b22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b26:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007b2a:	f7f8 ffdf 	bl	8000aec <__aeabi_dcmplt>
 8007b2e:	2800      	cmp	r0, #0
 8007b30:	d04b      	beq.n	8007bca <_dtoa_r+0x23a>
 8007b32:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007b36:	2300      	movs	r3, #0
 8007b38:	930e      	str	r3, [sp, #56]	; 0x38
 8007b3a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007b3c:	1b5d      	subs	r5, r3, r5
 8007b3e:	1e6b      	subs	r3, r5, #1
 8007b40:	9304      	str	r3, [sp, #16]
 8007b42:	bf43      	ittte	mi
 8007b44:	2300      	movmi	r3, #0
 8007b46:	f1c5 0801 	rsbmi	r8, r5, #1
 8007b4a:	9304      	strmi	r3, [sp, #16]
 8007b4c:	f04f 0800 	movpl.w	r8, #0
 8007b50:	f1ba 0f00 	cmp.w	sl, #0
 8007b54:	db3b      	blt.n	8007bce <_dtoa_r+0x23e>
 8007b56:	9b04      	ldr	r3, [sp, #16]
 8007b58:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8007b5c:	4453      	add	r3, sl
 8007b5e:	9304      	str	r3, [sp, #16]
 8007b60:	2300      	movs	r3, #0
 8007b62:	9306      	str	r3, [sp, #24]
 8007b64:	9b05      	ldr	r3, [sp, #20]
 8007b66:	2b09      	cmp	r3, #9
 8007b68:	d869      	bhi.n	8007c3e <_dtoa_r+0x2ae>
 8007b6a:	2b05      	cmp	r3, #5
 8007b6c:	bfc4      	itt	gt
 8007b6e:	3b04      	subgt	r3, #4
 8007b70:	9305      	strgt	r3, [sp, #20]
 8007b72:	9b05      	ldr	r3, [sp, #20]
 8007b74:	f1a3 0302 	sub.w	r3, r3, #2
 8007b78:	bfcc      	ite	gt
 8007b7a:	2500      	movgt	r5, #0
 8007b7c:	2501      	movle	r5, #1
 8007b7e:	2b03      	cmp	r3, #3
 8007b80:	d869      	bhi.n	8007c56 <_dtoa_r+0x2c6>
 8007b82:	e8df f003 	tbb	[pc, r3]
 8007b86:	4e2c      	.short	0x4e2c
 8007b88:	5a4c      	.short	0x5a4c
 8007b8a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8007b8e:	441d      	add	r5, r3
 8007b90:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007b94:	2b20      	cmp	r3, #32
 8007b96:	bfc1      	itttt	gt
 8007b98:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007b9c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007ba0:	fa09 f303 	lslgt.w	r3, r9, r3
 8007ba4:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007ba8:	bfda      	itte	le
 8007baa:	f1c3 0320 	rsble	r3, r3, #32
 8007bae:	fa06 f003 	lslle.w	r0, r6, r3
 8007bb2:	4318      	orrgt	r0, r3
 8007bb4:	f7f8 fcae 	bl	8000514 <__aeabi_ui2d>
 8007bb8:	2301      	movs	r3, #1
 8007bba:	4606      	mov	r6, r0
 8007bbc:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007bc0:	3d01      	subs	r5, #1
 8007bc2:	9310      	str	r3, [sp, #64]	; 0x40
 8007bc4:	e771      	b.n	8007aaa <_dtoa_r+0x11a>
 8007bc6:	2301      	movs	r3, #1
 8007bc8:	e7b6      	b.n	8007b38 <_dtoa_r+0x1a8>
 8007bca:	900e      	str	r0, [sp, #56]	; 0x38
 8007bcc:	e7b5      	b.n	8007b3a <_dtoa_r+0x1aa>
 8007bce:	f1ca 0300 	rsb	r3, sl, #0
 8007bd2:	9306      	str	r3, [sp, #24]
 8007bd4:	2300      	movs	r3, #0
 8007bd6:	eba8 080a 	sub.w	r8, r8, sl
 8007bda:	930d      	str	r3, [sp, #52]	; 0x34
 8007bdc:	e7c2      	b.n	8007b64 <_dtoa_r+0x1d4>
 8007bde:	2300      	movs	r3, #0
 8007be0:	9308      	str	r3, [sp, #32]
 8007be2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	dc39      	bgt.n	8007c5c <_dtoa_r+0x2cc>
 8007be8:	f04f 0901 	mov.w	r9, #1
 8007bec:	f8cd 9004 	str.w	r9, [sp, #4]
 8007bf0:	464b      	mov	r3, r9
 8007bf2:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8007bf6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007bf8:	2200      	movs	r2, #0
 8007bfa:	6042      	str	r2, [r0, #4]
 8007bfc:	2204      	movs	r2, #4
 8007bfe:	f102 0614 	add.w	r6, r2, #20
 8007c02:	429e      	cmp	r6, r3
 8007c04:	6841      	ldr	r1, [r0, #4]
 8007c06:	d92f      	bls.n	8007c68 <_dtoa_r+0x2d8>
 8007c08:	4620      	mov	r0, r4
 8007c0a:	f001 f849 	bl	8008ca0 <_Balloc>
 8007c0e:	9000      	str	r0, [sp, #0]
 8007c10:	2800      	cmp	r0, #0
 8007c12:	d14b      	bne.n	8007cac <_dtoa_r+0x31c>
 8007c14:	4b24      	ldr	r3, [pc, #144]	; (8007ca8 <_dtoa_r+0x318>)
 8007c16:	4602      	mov	r2, r0
 8007c18:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007c1c:	e6d1      	b.n	80079c2 <_dtoa_r+0x32>
 8007c1e:	2301      	movs	r3, #1
 8007c20:	e7de      	b.n	8007be0 <_dtoa_r+0x250>
 8007c22:	2300      	movs	r3, #0
 8007c24:	9308      	str	r3, [sp, #32]
 8007c26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c28:	eb0a 0903 	add.w	r9, sl, r3
 8007c2c:	f109 0301 	add.w	r3, r9, #1
 8007c30:	2b01      	cmp	r3, #1
 8007c32:	9301      	str	r3, [sp, #4]
 8007c34:	bfb8      	it	lt
 8007c36:	2301      	movlt	r3, #1
 8007c38:	e7dd      	b.n	8007bf6 <_dtoa_r+0x266>
 8007c3a:	2301      	movs	r3, #1
 8007c3c:	e7f2      	b.n	8007c24 <_dtoa_r+0x294>
 8007c3e:	2501      	movs	r5, #1
 8007c40:	2300      	movs	r3, #0
 8007c42:	9305      	str	r3, [sp, #20]
 8007c44:	9508      	str	r5, [sp, #32]
 8007c46:	f04f 39ff 	mov.w	r9, #4294967295
 8007c4a:	2200      	movs	r2, #0
 8007c4c:	f8cd 9004 	str.w	r9, [sp, #4]
 8007c50:	2312      	movs	r3, #18
 8007c52:	9209      	str	r2, [sp, #36]	; 0x24
 8007c54:	e7cf      	b.n	8007bf6 <_dtoa_r+0x266>
 8007c56:	2301      	movs	r3, #1
 8007c58:	9308      	str	r3, [sp, #32]
 8007c5a:	e7f4      	b.n	8007c46 <_dtoa_r+0x2b6>
 8007c5c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8007c60:	f8cd 9004 	str.w	r9, [sp, #4]
 8007c64:	464b      	mov	r3, r9
 8007c66:	e7c6      	b.n	8007bf6 <_dtoa_r+0x266>
 8007c68:	3101      	adds	r1, #1
 8007c6a:	6041      	str	r1, [r0, #4]
 8007c6c:	0052      	lsls	r2, r2, #1
 8007c6e:	e7c6      	b.n	8007bfe <_dtoa_r+0x26e>
 8007c70:	636f4361 	.word	0x636f4361
 8007c74:	3fd287a7 	.word	0x3fd287a7
 8007c78:	8b60c8b3 	.word	0x8b60c8b3
 8007c7c:	3fc68a28 	.word	0x3fc68a28
 8007c80:	509f79fb 	.word	0x509f79fb
 8007c84:	3fd34413 	.word	0x3fd34413
 8007c88:	0800bdae 	.word	0x0800bdae
 8007c8c:	0800bdc5 	.word	0x0800bdc5
 8007c90:	7ff00000 	.word	0x7ff00000
 8007c94:	0800bdaa 	.word	0x0800bdaa
 8007c98:	0800bda1 	.word	0x0800bda1
 8007c9c:	0800bc25 	.word	0x0800bc25
 8007ca0:	3ff80000 	.word	0x3ff80000
 8007ca4:	0800bf40 	.word	0x0800bf40
 8007ca8:	0800be24 	.word	0x0800be24
 8007cac:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007cae:	9a00      	ldr	r2, [sp, #0]
 8007cb0:	601a      	str	r2, [r3, #0]
 8007cb2:	9b01      	ldr	r3, [sp, #4]
 8007cb4:	2b0e      	cmp	r3, #14
 8007cb6:	f200 80ad 	bhi.w	8007e14 <_dtoa_r+0x484>
 8007cba:	2d00      	cmp	r5, #0
 8007cbc:	f000 80aa 	beq.w	8007e14 <_dtoa_r+0x484>
 8007cc0:	f1ba 0f00 	cmp.w	sl, #0
 8007cc4:	dd36      	ble.n	8007d34 <_dtoa_r+0x3a4>
 8007cc6:	4ac3      	ldr	r2, [pc, #780]	; (8007fd4 <_dtoa_r+0x644>)
 8007cc8:	f00a 030f 	and.w	r3, sl, #15
 8007ccc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007cd0:	ed93 7b00 	vldr	d7, [r3]
 8007cd4:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8007cd8:	ea4f 172a 	mov.w	r7, sl, asr #4
 8007cdc:	eeb0 8a47 	vmov.f32	s16, s14
 8007ce0:	eef0 8a67 	vmov.f32	s17, s15
 8007ce4:	d016      	beq.n	8007d14 <_dtoa_r+0x384>
 8007ce6:	4bbc      	ldr	r3, [pc, #752]	; (8007fd8 <_dtoa_r+0x648>)
 8007ce8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007cec:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007cf0:	f7f8 fdb4 	bl	800085c <__aeabi_ddiv>
 8007cf4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007cf8:	f007 070f 	and.w	r7, r7, #15
 8007cfc:	2503      	movs	r5, #3
 8007cfe:	4eb6      	ldr	r6, [pc, #728]	; (8007fd8 <_dtoa_r+0x648>)
 8007d00:	b957      	cbnz	r7, 8007d18 <_dtoa_r+0x388>
 8007d02:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007d06:	ec53 2b18 	vmov	r2, r3, d8
 8007d0a:	f7f8 fda7 	bl	800085c <__aeabi_ddiv>
 8007d0e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007d12:	e029      	b.n	8007d68 <_dtoa_r+0x3d8>
 8007d14:	2502      	movs	r5, #2
 8007d16:	e7f2      	b.n	8007cfe <_dtoa_r+0x36e>
 8007d18:	07f9      	lsls	r1, r7, #31
 8007d1a:	d508      	bpl.n	8007d2e <_dtoa_r+0x39e>
 8007d1c:	ec51 0b18 	vmov	r0, r1, d8
 8007d20:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007d24:	f7f8 fc70 	bl	8000608 <__aeabi_dmul>
 8007d28:	ec41 0b18 	vmov	d8, r0, r1
 8007d2c:	3501      	adds	r5, #1
 8007d2e:	107f      	asrs	r7, r7, #1
 8007d30:	3608      	adds	r6, #8
 8007d32:	e7e5      	b.n	8007d00 <_dtoa_r+0x370>
 8007d34:	f000 80a6 	beq.w	8007e84 <_dtoa_r+0x4f4>
 8007d38:	f1ca 0600 	rsb	r6, sl, #0
 8007d3c:	4ba5      	ldr	r3, [pc, #660]	; (8007fd4 <_dtoa_r+0x644>)
 8007d3e:	4fa6      	ldr	r7, [pc, #664]	; (8007fd8 <_dtoa_r+0x648>)
 8007d40:	f006 020f 	and.w	r2, r6, #15
 8007d44:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007d48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d4c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007d50:	f7f8 fc5a 	bl	8000608 <__aeabi_dmul>
 8007d54:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007d58:	1136      	asrs	r6, r6, #4
 8007d5a:	2300      	movs	r3, #0
 8007d5c:	2502      	movs	r5, #2
 8007d5e:	2e00      	cmp	r6, #0
 8007d60:	f040 8085 	bne.w	8007e6e <_dtoa_r+0x4de>
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d1d2      	bne.n	8007d0e <_dtoa_r+0x37e>
 8007d68:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	f000 808c 	beq.w	8007e88 <_dtoa_r+0x4f8>
 8007d70:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007d74:	4b99      	ldr	r3, [pc, #612]	; (8007fdc <_dtoa_r+0x64c>)
 8007d76:	2200      	movs	r2, #0
 8007d78:	4630      	mov	r0, r6
 8007d7a:	4639      	mov	r1, r7
 8007d7c:	f7f8 feb6 	bl	8000aec <__aeabi_dcmplt>
 8007d80:	2800      	cmp	r0, #0
 8007d82:	f000 8081 	beq.w	8007e88 <_dtoa_r+0x4f8>
 8007d86:	9b01      	ldr	r3, [sp, #4]
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d07d      	beq.n	8007e88 <_dtoa_r+0x4f8>
 8007d8c:	f1b9 0f00 	cmp.w	r9, #0
 8007d90:	dd3c      	ble.n	8007e0c <_dtoa_r+0x47c>
 8007d92:	f10a 33ff 	add.w	r3, sl, #4294967295
 8007d96:	9307      	str	r3, [sp, #28]
 8007d98:	2200      	movs	r2, #0
 8007d9a:	4b91      	ldr	r3, [pc, #580]	; (8007fe0 <_dtoa_r+0x650>)
 8007d9c:	4630      	mov	r0, r6
 8007d9e:	4639      	mov	r1, r7
 8007da0:	f7f8 fc32 	bl	8000608 <__aeabi_dmul>
 8007da4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007da8:	3501      	adds	r5, #1
 8007daa:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8007dae:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007db2:	4628      	mov	r0, r5
 8007db4:	f7f8 fbbe 	bl	8000534 <__aeabi_i2d>
 8007db8:	4632      	mov	r2, r6
 8007dba:	463b      	mov	r3, r7
 8007dbc:	f7f8 fc24 	bl	8000608 <__aeabi_dmul>
 8007dc0:	4b88      	ldr	r3, [pc, #544]	; (8007fe4 <_dtoa_r+0x654>)
 8007dc2:	2200      	movs	r2, #0
 8007dc4:	f7f8 fa6a 	bl	800029c <__adddf3>
 8007dc8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8007dcc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007dd0:	9303      	str	r3, [sp, #12]
 8007dd2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d15c      	bne.n	8007e92 <_dtoa_r+0x502>
 8007dd8:	4b83      	ldr	r3, [pc, #524]	; (8007fe8 <_dtoa_r+0x658>)
 8007dda:	2200      	movs	r2, #0
 8007ddc:	4630      	mov	r0, r6
 8007dde:	4639      	mov	r1, r7
 8007de0:	f7f8 fa5a 	bl	8000298 <__aeabi_dsub>
 8007de4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007de8:	4606      	mov	r6, r0
 8007dea:	460f      	mov	r7, r1
 8007dec:	f7f8 fe9c 	bl	8000b28 <__aeabi_dcmpgt>
 8007df0:	2800      	cmp	r0, #0
 8007df2:	f040 8296 	bne.w	8008322 <_dtoa_r+0x992>
 8007df6:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007dfa:	4630      	mov	r0, r6
 8007dfc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007e00:	4639      	mov	r1, r7
 8007e02:	f7f8 fe73 	bl	8000aec <__aeabi_dcmplt>
 8007e06:	2800      	cmp	r0, #0
 8007e08:	f040 8288 	bne.w	800831c <_dtoa_r+0x98c>
 8007e0c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007e10:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007e14:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	f2c0 8158 	blt.w	80080cc <_dtoa_r+0x73c>
 8007e1c:	f1ba 0f0e 	cmp.w	sl, #14
 8007e20:	f300 8154 	bgt.w	80080cc <_dtoa_r+0x73c>
 8007e24:	4b6b      	ldr	r3, [pc, #428]	; (8007fd4 <_dtoa_r+0x644>)
 8007e26:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007e2a:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007e2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	f280 80e3 	bge.w	8007ffc <_dtoa_r+0x66c>
 8007e36:	9b01      	ldr	r3, [sp, #4]
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	f300 80df 	bgt.w	8007ffc <_dtoa_r+0x66c>
 8007e3e:	f040 826d 	bne.w	800831c <_dtoa_r+0x98c>
 8007e42:	4b69      	ldr	r3, [pc, #420]	; (8007fe8 <_dtoa_r+0x658>)
 8007e44:	2200      	movs	r2, #0
 8007e46:	4640      	mov	r0, r8
 8007e48:	4649      	mov	r1, r9
 8007e4a:	f7f8 fbdd 	bl	8000608 <__aeabi_dmul>
 8007e4e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007e52:	f7f8 fe5f 	bl	8000b14 <__aeabi_dcmpge>
 8007e56:	9e01      	ldr	r6, [sp, #4]
 8007e58:	4637      	mov	r7, r6
 8007e5a:	2800      	cmp	r0, #0
 8007e5c:	f040 8243 	bne.w	80082e6 <_dtoa_r+0x956>
 8007e60:	9d00      	ldr	r5, [sp, #0]
 8007e62:	2331      	movs	r3, #49	; 0x31
 8007e64:	f805 3b01 	strb.w	r3, [r5], #1
 8007e68:	f10a 0a01 	add.w	sl, sl, #1
 8007e6c:	e23f      	b.n	80082ee <_dtoa_r+0x95e>
 8007e6e:	07f2      	lsls	r2, r6, #31
 8007e70:	d505      	bpl.n	8007e7e <_dtoa_r+0x4ee>
 8007e72:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007e76:	f7f8 fbc7 	bl	8000608 <__aeabi_dmul>
 8007e7a:	3501      	adds	r5, #1
 8007e7c:	2301      	movs	r3, #1
 8007e7e:	1076      	asrs	r6, r6, #1
 8007e80:	3708      	adds	r7, #8
 8007e82:	e76c      	b.n	8007d5e <_dtoa_r+0x3ce>
 8007e84:	2502      	movs	r5, #2
 8007e86:	e76f      	b.n	8007d68 <_dtoa_r+0x3d8>
 8007e88:	9b01      	ldr	r3, [sp, #4]
 8007e8a:	f8cd a01c 	str.w	sl, [sp, #28]
 8007e8e:	930c      	str	r3, [sp, #48]	; 0x30
 8007e90:	e78d      	b.n	8007dae <_dtoa_r+0x41e>
 8007e92:	9900      	ldr	r1, [sp, #0]
 8007e94:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007e96:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007e98:	4b4e      	ldr	r3, [pc, #312]	; (8007fd4 <_dtoa_r+0x644>)
 8007e9a:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007e9e:	4401      	add	r1, r0
 8007ea0:	9102      	str	r1, [sp, #8]
 8007ea2:	9908      	ldr	r1, [sp, #32]
 8007ea4:	eeb0 8a47 	vmov.f32	s16, s14
 8007ea8:	eef0 8a67 	vmov.f32	s17, s15
 8007eac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007eb0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007eb4:	2900      	cmp	r1, #0
 8007eb6:	d045      	beq.n	8007f44 <_dtoa_r+0x5b4>
 8007eb8:	494c      	ldr	r1, [pc, #304]	; (8007fec <_dtoa_r+0x65c>)
 8007eba:	2000      	movs	r0, #0
 8007ebc:	f7f8 fcce 	bl	800085c <__aeabi_ddiv>
 8007ec0:	ec53 2b18 	vmov	r2, r3, d8
 8007ec4:	f7f8 f9e8 	bl	8000298 <__aeabi_dsub>
 8007ec8:	9d00      	ldr	r5, [sp, #0]
 8007eca:	ec41 0b18 	vmov	d8, r0, r1
 8007ece:	4639      	mov	r1, r7
 8007ed0:	4630      	mov	r0, r6
 8007ed2:	f7f8 fe49 	bl	8000b68 <__aeabi_d2iz>
 8007ed6:	900c      	str	r0, [sp, #48]	; 0x30
 8007ed8:	f7f8 fb2c 	bl	8000534 <__aeabi_i2d>
 8007edc:	4602      	mov	r2, r0
 8007ede:	460b      	mov	r3, r1
 8007ee0:	4630      	mov	r0, r6
 8007ee2:	4639      	mov	r1, r7
 8007ee4:	f7f8 f9d8 	bl	8000298 <__aeabi_dsub>
 8007ee8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007eea:	3330      	adds	r3, #48	; 0x30
 8007eec:	f805 3b01 	strb.w	r3, [r5], #1
 8007ef0:	ec53 2b18 	vmov	r2, r3, d8
 8007ef4:	4606      	mov	r6, r0
 8007ef6:	460f      	mov	r7, r1
 8007ef8:	f7f8 fdf8 	bl	8000aec <__aeabi_dcmplt>
 8007efc:	2800      	cmp	r0, #0
 8007efe:	d165      	bne.n	8007fcc <_dtoa_r+0x63c>
 8007f00:	4632      	mov	r2, r6
 8007f02:	463b      	mov	r3, r7
 8007f04:	4935      	ldr	r1, [pc, #212]	; (8007fdc <_dtoa_r+0x64c>)
 8007f06:	2000      	movs	r0, #0
 8007f08:	f7f8 f9c6 	bl	8000298 <__aeabi_dsub>
 8007f0c:	ec53 2b18 	vmov	r2, r3, d8
 8007f10:	f7f8 fdec 	bl	8000aec <__aeabi_dcmplt>
 8007f14:	2800      	cmp	r0, #0
 8007f16:	f040 80b9 	bne.w	800808c <_dtoa_r+0x6fc>
 8007f1a:	9b02      	ldr	r3, [sp, #8]
 8007f1c:	429d      	cmp	r5, r3
 8007f1e:	f43f af75 	beq.w	8007e0c <_dtoa_r+0x47c>
 8007f22:	4b2f      	ldr	r3, [pc, #188]	; (8007fe0 <_dtoa_r+0x650>)
 8007f24:	ec51 0b18 	vmov	r0, r1, d8
 8007f28:	2200      	movs	r2, #0
 8007f2a:	f7f8 fb6d 	bl	8000608 <__aeabi_dmul>
 8007f2e:	4b2c      	ldr	r3, [pc, #176]	; (8007fe0 <_dtoa_r+0x650>)
 8007f30:	ec41 0b18 	vmov	d8, r0, r1
 8007f34:	2200      	movs	r2, #0
 8007f36:	4630      	mov	r0, r6
 8007f38:	4639      	mov	r1, r7
 8007f3a:	f7f8 fb65 	bl	8000608 <__aeabi_dmul>
 8007f3e:	4606      	mov	r6, r0
 8007f40:	460f      	mov	r7, r1
 8007f42:	e7c4      	b.n	8007ece <_dtoa_r+0x53e>
 8007f44:	ec51 0b17 	vmov	r0, r1, d7
 8007f48:	f7f8 fb5e 	bl	8000608 <__aeabi_dmul>
 8007f4c:	9b02      	ldr	r3, [sp, #8]
 8007f4e:	9d00      	ldr	r5, [sp, #0]
 8007f50:	930c      	str	r3, [sp, #48]	; 0x30
 8007f52:	ec41 0b18 	vmov	d8, r0, r1
 8007f56:	4639      	mov	r1, r7
 8007f58:	4630      	mov	r0, r6
 8007f5a:	f7f8 fe05 	bl	8000b68 <__aeabi_d2iz>
 8007f5e:	9011      	str	r0, [sp, #68]	; 0x44
 8007f60:	f7f8 fae8 	bl	8000534 <__aeabi_i2d>
 8007f64:	4602      	mov	r2, r0
 8007f66:	460b      	mov	r3, r1
 8007f68:	4630      	mov	r0, r6
 8007f6a:	4639      	mov	r1, r7
 8007f6c:	f7f8 f994 	bl	8000298 <__aeabi_dsub>
 8007f70:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007f72:	3330      	adds	r3, #48	; 0x30
 8007f74:	f805 3b01 	strb.w	r3, [r5], #1
 8007f78:	9b02      	ldr	r3, [sp, #8]
 8007f7a:	429d      	cmp	r5, r3
 8007f7c:	4606      	mov	r6, r0
 8007f7e:	460f      	mov	r7, r1
 8007f80:	f04f 0200 	mov.w	r2, #0
 8007f84:	d134      	bne.n	8007ff0 <_dtoa_r+0x660>
 8007f86:	4b19      	ldr	r3, [pc, #100]	; (8007fec <_dtoa_r+0x65c>)
 8007f88:	ec51 0b18 	vmov	r0, r1, d8
 8007f8c:	f7f8 f986 	bl	800029c <__adddf3>
 8007f90:	4602      	mov	r2, r0
 8007f92:	460b      	mov	r3, r1
 8007f94:	4630      	mov	r0, r6
 8007f96:	4639      	mov	r1, r7
 8007f98:	f7f8 fdc6 	bl	8000b28 <__aeabi_dcmpgt>
 8007f9c:	2800      	cmp	r0, #0
 8007f9e:	d175      	bne.n	800808c <_dtoa_r+0x6fc>
 8007fa0:	ec53 2b18 	vmov	r2, r3, d8
 8007fa4:	4911      	ldr	r1, [pc, #68]	; (8007fec <_dtoa_r+0x65c>)
 8007fa6:	2000      	movs	r0, #0
 8007fa8:	f7f8 f976 	bl	8000298 <__aeabi_dsub>
 8007fac:	4602      	mov	r2, r0
 8007fae:	460b      	mov	r3, r1
 8007fb0:	4630      	mov	r0, r6
 8007fb2:	4639      	mov	r1, r7
 8007fb4:	f7f8 fd9a 	bl	8000aec <__aeabi_dcmplt>
 8007fb8:	2800      	cmp	r0, #0
 8007fba:	f43f af27 	beq.w	8007e0c <_dtoa_r+0x47c>
 8007fbe:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007fc0:	1e6b      	subs	r3, r5, #1
 8007fc2:	930c      	str	r3, [sp, #48]	; 0x30
 8007fc4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007fc8:	2b30      	cmp	r3, #48	; 0x30
 8007fca:	d0f8      	beq.n	8007fbe <_dtoa_r+0x62e>
 8007fcc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8007fd0:	e04a      	b.n	8008068 <_dtoa_r+0x6d8>
 8007fd2:	bf00      	nop
 8007fd4:	0800bf40 	.word	0x0800bf40
 8007fd8:	0800bf18 	.word	0x0800bf18
 8007fdc:	3ff00000 	.word	0x3ff00000
 8007fe0:	40240000 	.word	0x40240000
 8007fe4:	401c0000 	.word	0x401c0000
 8007fe8:	40140000 	.word	0x40140000
 8007fec:	3fe00000 	.word	0x3fe00000
 8007ff0:	4baf      	ldr	r3, [pc, #700]	; (80082b0 <_dtoa_r+0x920>)
 8007ff2:	f7f8 fb09 	bl	8000608 <__aeabi_dmul>
 8007ff6:	4606      	mov	r6, r0
 8007ff8:	460f      	mov	r7, r1
 8007ffa:	e7ac      	b.n	8007f56 <_dtoa_r+0x5c6>
 8007ffc:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008000:	9d00      	ldr	r5, [sp, #0]
 8008002:	4642      	mov	r2, r8
 8008004:	464b      	mov	r3, r9
 8008006:	4630      	mov	r0, r6
 8008008:	4639      	mov	r1, r7
 800800a:	f7f8 fc27 	bl	800085c <__aeabi_ddiv>
 800800e:	f7f8 fdab 	bl	8000b68 <__aeabi_d2iz>
 8008012:	9002      	str	r0, [sp, #8]
 8008014:	f7f8 fa8e 	bl	8000534 <__aeabi_i2d>
 8008018:	4642      	mov	r2, r8
 800801a:	464b      	mov	r3, r9
 800801c:	f7f8 faf4 	bl	8000608 <__aeabi_dmul>
 8008020:	4602      	mov	r2, r0
 8008022:	460b      	mov	r3, r1
 8008024:	4630      	mov	r0, r6
 8008026:	4639      	mov	r1, r7
 8008028:	f7f8 f936 	bl	8000298 <__aeabi_dsub>
 800802c:	9e02      	ldr	r6, [sp, #8]
 800802e:	9f01      	ldr	r7, [sp, #4]
 8008030:	3630      	adds	r6, #48	; 0x30
 8008032:	f805 6b01 	strb.w	r6, [r5], #1
 8008036:	9e00      	ldr	r6, [sp, #0]
 8008038:	1bae      	subs	r6, r5, r6
 800803a:	42b7      	cmp	r7, r6
 800803c:	4602      	mov	r2, r0
 800803e:	460b      	mov	r3, r1
 8008040:	d137      	bne.n	80080b2 <_dtoa_r+0x722>
 8008042:	f7f8 f92b 	bl	800029c <__adddf3>
 8008046:	4642      	mov	r2, r8
 8008048:	464b      	mov	r3, r9
 800804a:	4606      	mov	r6, r0
 800804c:	460f      	mov	r7, r1
 800804e:	f7f8 fd6b 	bl	8000b28 <__aeabi_dcmpgt>
 8008052:	b9c8      	cbnz	r0, 8008088 <_dtoa_r+0x6f8>
 8008054:	4642      	mov	r2, r8
 8008056:	464b      	mov	r3, r9
 8008058:	4630      	mov	r0, r6
 800805a:	4639      	mov	r1, r7
 800805c:	f7f8 fd3c 	bl	8000ad8 <__aeabi_dcmpeq>
 8008060:	b110      	cbz	r0, 8008068 <_dtoa_r+0x6d8>
 8008062:	9b02      	ldr	r3, [sp, #8]
 8008064:	07d9      	lsls	r1, r3, #31
 8008066:	d40f      	bmi.n	8008088 <_dtoa_r+0x6f8>
 8008068:	4620      	mov	r0, r4
 800806a:	4659      	mov	r1, fp
 800806c:	f000 fe58 	bl	8008d20 <_Bfree>
 8008070:	2300      	movs	r3, #0
 8008072:	702b      	strb	r3, [r5, #0]
 8008074:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008076:	f10a 0001 	add.w	r0, sl, #1
 800807a:	6018      	str	r0, [r3, #0]
 800807c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800807e:	2b00      	cmp	r3, #0
 8008080:	f43f acd8 	beq.w	8007a34 <_dtoa_r+0xa4>
 8008084:	601d      	str	r5, [r3, #0]
 8008086:	e4d5      	b.n	8007a34 <_dtoa_r+0xa4>
 8008088:	f8cd a01c 	str.w	sl, [sp, #28]
 800808c:	462b      	mov	r3, r5
 800808e:	461d      	mov	r5, r3
 8008090:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008094:	2a39      	cmp	r2, #57	; 0x39
 8008096:	d108      	bne.n	80080aa <_dtoa_r+0x71a>
 8008098:	9a00      	ldr	r2, [sp, #0]
 800809a:	429a      	cmp	r2, r3
 800809c:	d1f7      	bne.n	800808e <_dtoa_r+0x6fe>
 800809e:	9a07      	ldr	r2, [sp, #28]
 80080a0:	9900      	ldr	r1, [sp, #0]
 80080a2:	3201      	adds	r2, #1
 80080a4:	9207      	str	r2, [sp, #28]
 80080a6:	2230      	movs	r2, #48	; 0x30
 80080a8:	700a      	strb	r2, [r1, #0]
 80080aa:	781a      	ldrb	r2, [r3, #0]
 80080ac:	3201      	adds	r2, #1
 80080ae:	701a      	strb	r2, [r3, #0]
 80080b0:	e78c      	b.n	8007fcc <_dtoa_r+0x63c>
 80080b2:	4b7f      	ldr	r3, [pc, #508]	; (80082b0 <_dtoa_r+0x920>)
 80080b4:	2200      	movs	r2, #0
 80080b6:	f7f8 faa7 	bl	8000608 <__aeabi_dmul>
 80080ba:	2200      	movs	r2, #0
 80080bc:	2300      	movs	r3, #0
 80080be:	4606      	mov	r6, r0
 80080c0:	460f      	mov	r7, r1
 80080c2:	f7f8 fd09 	bl	8000ad8 <__aeabi_dcmpeq>
 80080c6:	2800      	cmp	r0, #0
 80080c8:	d09b      	beq.n	8008002 <_dtoa_r+0x672>
 80080ca:	e7cd      	b.n	8008068 <_dtoa_r+0x6d8>
 80080cc:	9a08      	ldr	r2, [sp, #32]
 80080ce:	2a00      	cmp	r2, #0
 80080d0:	f000 80c4 	beq.w	800825c <_dtoa_r+0x8cc>
 80080d4:	9a05      	ldr	r2, [sp, #20]
 80080d6:	2a01      	cmp	r2, #1
 80080d8:	f300 80a8 	bgt.w	800822c <_dtoa_r+0x89c>
 80080dc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80080de:	2a00      	cmp	r2, #0
 80080e0:	f000 80a0 	beq.w	8008224 <_dtoa_r+0x894>
 80080e4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80080e8:	9e06      	ldr	r6, [sp, #24]
 80080ea:	4645      	mov	r5, r8
 80080ec:	9a04      	ldr	r2, [sp, #16]
 80080ee:	2101      	movs	r1, #1
 80080f0:	441a      	add	r2, r3
 80080f2:	4620      	mov	r0, r4
 80080f4:	4498      	add	r8, r3
 80080f6:	9204      	str	r2, [sp, #16]
 80080f8:	f000 ff18 	bl	8008f2c <__i2b>
 80080fc:	4607      	mov	r7, r0
 80080fe:	2d00      	cmp	r5, #0
 8008100:	dd0b      	ble.n	800811a <_dtoa_r+0x78a>
 8008102:	9b04      	ldr	r3, [sp, #16]
 8008104:	2b00      	cmp	r3, #0
 8008106:	dd08      	ble.n	800811a <_dtoa_r+0x78a>
 8008108:	42ab      	cmp	r3, r5
 800810a:	9a04      	ldr	r2, [sp, #16]
 800810c:	bfa8      	it	ge
 800810e:	462b      	movge	r3, r5
 8008110:	eba8 0803 	sub.w	r8, r8, r3
 8008114:	1aed      	subs	r5, r5, r3
 8008116:	1ad3      	subs	r3, r2, r3
 8008118:	9304      	str	r3, [sp, #16]
 800811a:	9b06      	ldr	r3, [sp, #24]
 800811c:	b1fb      	cbz	r3, 800815e <_dtoa_r+0x7ce>
 800811e:	9b08      	ldr	r3, [sp, #32]
 8008120:	2b00      	cmp	r3, #0
 8008122:	f000 809f 	beq.w	8008264 <_dtoa_r+0x8d4>
 8008126:	2e00      	cmp	r6, #0
 8008128:	dd11      	ble.n	800814e <_dtoa_r+0x7be>
 800812a:	4639      	mov	r1, r7
 800812c:	4632      	mov	r2, r6
 800812e:	4620      	mov	r0, r4
 8008130:	f000 ffb8 	bl	80090a4 <__pow5mult>
 8008134:	465a      	mov	r2, fp
 8008136:	4601      	mov	r1, r0
 8008138:	4607      	mov	r7, r0
 800813a:	4620      	mov	r0, r4
 800813c:	f000 ff0c 	bl	8008f58 <__multiply>
 8008140:	4659      	mov	r1, fp
 8008142:	9007      	str	r0, [sp, #28]
 8008144:	4620      	mov	r0, r4
 8008146:	f000 fdeb 	bl	8008d20 <_Bfree>
 800814a:	9b07      	ldr	r3, [sp, #28]
 800814c:	469b      	mov	fp, r3
 800814e:	9b06      	ldr	r3, [sp, #24]
 8008150:	1b9a      	subs	r2, r3, r6
 8008152:	d004      	beq.n	800815e <_dtoa_r+0x7ce>
 8008154:	4659      	mov	r1, fp
 8008156:	4620      	mov	r0, r4
 8008158:	f000 ffa4 	bl	80090a4 <__pow5mult>
 800815c:	4683      	mov	fp, r0
 800815e:	2101      	movs	r1, #1
 8008160:	4620      	mov	r0, r4
 8008162:	f000 fee3 	bl	8008f2c <__i2b>
 8008166:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008168:	2b00      	cmp	r3, #0
 800816a:	4606      	mov	r6, r0
 800816c:	dd7c      	ble.n	8008268 <_dtoa_r+0x8d8>
 800816e:	461a      	mov	r2, r3
 8008170:	4601      	mov	r1, r0
 8008172:	4620      	mov	r0, r4
 8008174:	f000 ff96 	bl	80090a4 <__pow5mult>
 8008178:	9b05      	ldr	r3, [sp, #20]
 800817a:	2b01      	cmp	r3, #1
 800817c:	4606      	mov	r6, r0
 800817e:	dd76      	ble.n	800826e <_dtoa_r+0x8de>
 8008180:	2300      	movs	r3, #0
 8008182:	9306      	str	r3, [sp, #24]
 8008184:	6933      	ldr	r3, [r6, #16]
 8008186:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800818a:	6918      	ldr	r0, [r3, #16]
 800818c:	f000 fe7e 	bl	8008e8c <__hi0bits>
 8008190:	f1c0 0020 	rsb	r0, r0, #32
 8008194:	9b04      	ldr	r3, [sp, #16]
 8008196:	4418      	add	r0, r3
 8008198:	f010 001f 	ands.w	r0, r0, #31
 800819c:	f000 8086 	beq.w	80082ac <_dtoa_r+0x91c>
 80081a0:	f1c0 0320 	rsb	r3, r0, #32
 80081a4:	2b04      	cmp	r3, #4
 80081a6:	dd7f      	ble.n	80082a8 <_dtoa_r+0x918>
 80081a8:	f1c0 001c 	rsb	r0, r0, #28
 80081ac:	9b04      	ldr	r3, [sp, #16]
 80081ae:	4403      	add	r3, r0
 80081b0:	4480      	add	r8, r0
 80081b2:	4405      	add	r5, r0
 80081b4:	9304      	str	r3, [sp, #16]
 80081b6:	f1b8 0f00 	cmp.w	r8, #0
 80081ba:	dd05      	ble.n	80081c8 <_dtoa_r+0x838>
 80081bc:	4659      	mov	r1, fp
 80081be:	4642      	mov	r2, r8
 80081c0:	4620      	mov	r0, r4
 80081c2:	f000 ffc9 	bl	8009158 <__lshift>
 80081c6:	4683      	mov	fp, r0
 80081c8:	9b04      	ldr	r3, [sp, #16]
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	dd05      	ble.n	80081da <_dtoa_r+0x84a>
 80081ce:	4631      	mov	r1, r6
 80081d0:	461a      	mov	r2, r3
 80081d2:	4620      	mov	r0, r4
 80081d4:	f000 ffc0 	bl	8009158 <__lshift>
 80081d8:	4606      	mov	r6, r0
 80081da:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d069      	beq.n	80082b4 <_dtoa_r+0x924>
 80081e0:	4631      	mov	r1, r6
 80081e2:	4658      	mov	r0, fp
 80081e4:	f001 f824 	bl	8009230 <__mcmp>
 80081e8:	2800      	cmp	r0, #0
 80081ea:	da63      	bge.n	80082b4 <_dtoa_r+0x924>
 80081ec:	2300      	movs	r3, #0
 80081ee:	4659      	mov	r1, fp
 80081f0:	220a      	movs	r2, #10
 80081f2:	4620      	mov	r0, r4
 80081f4:	f000 fdb6 	bl	8008d64 <__multadd>
 80081f8:	9b08      	ldr	r3, [sp, #32]
 80081fa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80081fe:	4683      	mov	fp, r0
 8008200:	2b00      	cmp	r3, #0
 8008202:	f000 818f 	beq.w	8008524 <_dtoa_r+0xb94>
 8008206:	4639      	mov	r1, r7
 8008208:	2300      	movs	r3, #0
 800820a:	220a      	movs	r2, #10
 800820c:	4620      	mov	r0, r4
 800820e:	f000 fda9 	bl	8008d64 <__multadd>
 8008212:	f1b9 0f00 	cmp.w	r9, #0
 8008216:	4607      	mov	r7, r0
 8008218:	f300 808e 	bgt.w	8008338 <_dtoa_r+0x9a8>
 800821c:	9b05      	ldr	r3, [sp, #20]
 800821e:	2b02      	cmp	r3, #2
 8008220:	dc50      	bgt.n	80082c4 <_dtoa_r+0x934>
 8008222:	e089      	b.n	8008338 <_dtoa_r+0x9a8>
 8008224:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008226:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800822a:	e75d      	b.n	80080e8 <_dtoa_r+0x758>
 800822c:	9b01      	ldr	r3, [sp, #4]
 800822e:	1e5e      	subs	r6, r3, #1
 8008230:	9b06      	ldr	r3, [sp, #24]
 8008232:	42b3      	cmp	r3, r6
 8008234:	bfbf      	itttt	lt
 8008236:	9b06      	ldrlt	r3, [sp, #24]
 8008238:	9606      	strlt	r6, [sp, #24]
 800823a:	1af2      	sublt	r2, r6, r3
 800823c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800823e:	bfb6      	itet	lt
 8008240:	189b      	addlt	r3, r3, r2
 8008242:	1b9e      	subge	r6, r3, r6
 8008244:	930d      	strlt	r3, [sp, #52]	; 0x34
 8008246:	9b01      	ldr	r3, [sp, #4]
 8008248:	bfb8      	it	lt
 800824a:	2600      	movlt	r6, #0
 800824c:	2b00      	cmp	r3, #0
 800824e:	bfb5      	itete	lt
 8008250:	eba8 0503 	sublt.w	r5, r8, r3
 8008254:	9b01      	ldrge	r3, [sp, #4]
 8008256:	2300      	movlt	r3, #0
 8008258:	4645      	movge	r5, r8
 800825a:	e747      	b.n	80080ec <_dtoa_r+0x75c>
 800825c:	9e06      	ldr	r6, [sp, #24]
 800825e:	9f08      	ldr	r7, [sp, #32]
 8008260:	4645      	mov	r5, r8
 8008262:	e74c      	b.n	80080fe <_dtoa_r+0x76e>
 8008264:	9a06      	ldr	r2, [sp, #24]
 8008266:	e775      	b.n	8008154 <_dtoa_r+0x7c4>
 8008268:	9b05      	ldr	r3, [sp, #20]
 800826a:	2b01      	cmp	r3, #1
 800826c:	dc18      	bgt.n	80082a0 <_dtoa_r+0x910>
 800826e:	9b02      	ldr	r3, [sp, #8]
 8008270:	b9b3      	cbnz	r3, 80082a0 <_dtoa_r+0x910>
 8008272:	9b03      	ldr	r3, [sp, #12]
 8008274:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008278:	b9a3      	cbnz	r3, 80082a4 <_dtoa_r+0x914>
 800827a:	9b03      	ldr	r3, [sp, #12]
 800827c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008280:	0d1b      	lsrs	r3, r3, #20
 8008282:	051b      	lsls	r3, r3, #20
 8008284:	b12b      	cbz	r3, 8008292 <_dtoa_r+0x902>
 8008286:	9b04      	ldr	r3, [sp, #16]
 8008288:	3301      	adds	r3, #1
 800828a:	9304      	str	r3, [sp, #16]
 800828c:	f108 0801 	add.w	r8, r8, #1
 8008290:	2301      	movs	r3, #1
 8008292:	9306      	str	r3, [sp, #24]
 8008294:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008296:	2b00      	cmp	r3, #0
 8008298:	f47f af74 	bne.w	8008184 <_dtoa_r+0x7f4>
 800829c:	2001      	movs	r0, #1
 800829e:	e779      	b.n	8008194 <_dtoa_r+0x804>
 80082a0:	2300      	movs	r3, #0
 80082a2:	e7f6      	b.n	8008292 <_dtoa_r+0x902>
 80082a4:	9b02      	ldr	r3, [sp, #8]
 80082a6:	e7f4      	b.n	8008292 <_dtoa_r+0x902>
 80082a8:	d085      	beq.n	80081b6 <_dtoa_r+0x826>
 80082aa:	4618      	mov	r0, r3
 80082ac:	301c      	adds	r0, #28
 80082ae:	e77d      	b.n	80081ac <_dtoa_r+0x81c>
 80082b0:	40240000 	.word	0x40240000
 80082b4:	9b01      	ldr	r3, [sp, #4]
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	dc38      	bgt.n	800832c <_dtoa_r+0x99c>
 80082ba:	9b05      	ldr	r3, [sp, #20]
 80082bc:	2b02      	cmp	r3, #2
 80082be:	dd35      	ble.n	800832c <_dtoa_r+0x99c>
 80082c0:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80082c4:	f1b9 0f00 	cmp.w	r9, #0
 80082c8:	d10d      	bne.n	80082e6 <_dtoa_r+0x956>
 80082ca:	4631      	mov	r1, r6
 80082cc:	464b      	mov	r3, r9
 80082ce:	2205      	movs	r2, #5
 80082d0:	4620      	mov	r0, r4
 80082d2:	f000 fd47 	bl	8008d64 <__multadd>
 80082d6:	4601      	mov	r1, r0
 80082d8:	4606      	mov	r6, r0
 80082da:	4658      	mov	r0, fp
 80082dc:	f000 ffa8 	bl	8009230 <__mcmp>
 80082e0:	2800      	cmp	r0, #0
 80082e2:	f73f adbd 	bgt.w	8007e60 <_dtoa_r+0x4d0>
 80082e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80082e8:	9d00      	ldr	r5, [sp, #0]
 80082ea:	ea6f 0a03 	mvn.w	sl, r3
 80082ee:	f04f 0800 	mov.w	r8, #0
 80082f2:	4631      	mov	r1, r6
 80082f4:	4620      	mov	r0, r4
 80082f6:	f000 fd13 	bl	8008d20 <_Bfree>
 80082fa:	2f00      	cmp	r7, #0
 80082fc:	f43f aeb4 	beq.w	8008068 <_dtoa_r+0x6d8>
 8008300:	f1b8 0f00 	cmp.w	r8, #0
 8008304:	d005      	beq.n	8008312 <_dtoa_r+0x982>
 8008306:	45b8      	cmp	r8, r7
 8008308:	d003      	beq.n	8008312 <_dtoa_r+0x982>
 800830a:	4641      	mov	r1, r8
 800830c:	4620      	mov	r0, r4
 800830e:	f000 fd07 	bl	8008d20 <_Bfree>
 8008312:	4639      	mov	r1, r7
 8008314:	4620      	mov	r0, r4
 8008316:	f000 fd03 	bl	8008d20 <_Bfree>
 800831a:	e6a5      	b.n	8008068 <_dtoa_r+0x6d8>
 800831c:	2600      	movs	r6, #0
 800831e:	4637      	mov	r7, r6
 8008320:	e7e1      	b.n	80082e6 <_dtoa_r+0x956>
 8008322:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8008324:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8008328:	4637      	mov	r7, r6
 800832a:	e599      	b.n	8007e60 <_dtoa_r+0x4d0>
 800832c:	9b08      	ldr	r3, [sp, #32]
 800832e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8008332:	2b00      	cmp	r3, #0
 8008334:	f000 80fd 	beq.w	8008532 <_dtoa_r+0xba2>
 8008338:	2d00      	cmp	r5, #0
 800833a:	dd05      	ble.n	8008348 <_dtoa_r+0x9b8>
 800833c:	4639      	mov	r1, r7
 800833e:	462a      	mov	r2, r5
 8008340:	4620      	mov	r0, r4
 8008342:	f000 ff09 	bl	8009158 <__lshift>
 8008346:	4607      	mov	r7, r0
 8008348:	9b06      	ldr	r3, [sp, #24]
 800834a:	2b00      	cmp	r3, #0
 800834c:	d05c      	beq.n	8008408 <_dtoa_r+0xa78>
 800834e:	6879      	ldr	r1, [r7, #4]
 8008350:	4620      	mov	r0, r4
 8008352:	f000 fca5 	bl	8008ca0 <_Balloc>
 8008356:	4605      	mov	r5, r0
 8008358:	b928      	cbnz	r0, 8008366 <_dtoa_r+0x9d6>
 800835a:	4b80      	ldr	r3, [pc, #512]	; (800855c <_dtoa_r+0xbcc>)
 800835c:	4602      	mov	r2, r0
 800835e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008362:	f7ff bb2e 	b.w	80079c2 <_dtoa_r+0x32>
 8008366:	693a      	ldr	r2, [r7, #16]
 8008368:	3202      	adds	r2, #2
 800836a:	0092      	lsls	r2, r2, #2
 800836c:	f107 010c 	add.w	r1, r7, #12
 8008370:	300c      	adds	r0, #12
 8008372:	f000 fc87 	bl	8008c84 <memcpy>
 8008376:	2201      	movs	r2, #1
 8008378:	4629      	mov	r1, r5
 800837a:	4620      	mov	r0, r4
 800837c:	f000 feec 	bl	8009158 <__lshift>
 8008380:	9b00      	ldr	r3, [sp, #0]
 8008382:	3301      	adds	r3, #1
 8008384:	9301      	str	r3, [sp, #4]
 8008386:	9b00      	ldr	r3, [sp, #0]
 8008388:	444b      	add	r3, r9
 800838a:	9307      	str	r3, [sp, #28]
 800838c:	9b02      	ldr	r3, [sp, #8]
 800838e:	f003 0301 	and.w	r3, r3, #1
 8008392:	46b8      	mov	r8, r7
 8008394:	9306      	str	r3, [sp, #24]
 8008396:	4607      	mov	r7, r0
 8008398:	9b01      	ldr	r3, [sp, #4]
 800839a:	4631      	mov	r1, r6
 800839c:	3b01      	subs	r3, #1
 800839e:	4658      	mov	r0, fp
 80083a0:	9302      	str	r3, [sp, #8]
 80083a2:	f7ff fa67 	bl	8007874 <quorem>
 80083a6:	4603      	mov	r3, r0
 80083a8:	3330      	adds	r3, #48	; 0x30
 80083aa:	9004      	str	r0, [sp, #16]
 80083ac:	4641      	mov	r1, r8
 80083ae:	4658      	mov	r0, fp
 80083b0:	9308      	str	r3, [sp, #32]
 80083b2:	f000 ff3d 	bl	8009230 <__mcmp>
 80083b6:	463a      	mov	r2, r7
 80083b8:	4681      	mov	r9, r0
 80083ba:	4631      	mov	r1, r6
 80083bc:	4620      	mov	r0, r4
 80083be:	f000 ff53 	bl	8009268 <__mdiff>
 80083c2:	68c2      	ldr	r2, [r0, #12]
 80083c4:	9b08      	ldr	r3, [sp, #32]
 80083c6:	4605      	mov	r5, r0
 80083c8:	bb02      	cbnz	r2, 800840c <_dtoa_r+0xa7c>
 80083ca:	4601      	mov	r1, r0
 80083cc:	4658      	mov	r0, fp
 80083ce:	f000 ff2f 	bl	8009230 <__mcmp>
 80083d2:	9b08      	ldr	r3, [sp, #32]
 80083d4:	4602      	mov	r2, r0
 80083d6:	4629      	mov	r1, r5
 80083d8:	4620      	mov	r0, r4
 80083da:	e9cd 3208 	strd	r3, r2, [sp, #32]
 80083de:	f000 fc9f 	bl	8008d20 <_Bfree>
 80083e2:	9b05      	ldr	r3, [sp, #20]
 80083e4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80083e6:	9d01      	ldr	r5, [sp, #4]
 80083e8:	ea43 0102 	orr.w	r1, r3, r2
 80083ec:	9b06      	ldr	r3, [sp, #24]
 80083ee:	430b      	orrs	r3, r1
 80083f0:	9b08      	ldr	r3, [sp, #32]
 80083f2:	d10d      	bne.n	8008410 <_dtoa_r+0xa80>
 80083f4:	2b39      	cmp	r3, #57	; 0x39
 80083f6:	d029      	beq.n	800844c <_dtoa_r+0xabc>
 80083f8:	f1b9 0f00 	cmp.w	r9, #0
 80083fc:	dd01      	ble.n	8008402 <_dtoa_r+0xa72>
 80083fe:	9b04      	ldr	r3, [sp, #16]
 8008400:	3331      	adds	r3, #49	; 0x31
 8008402:	9a02      	ldr	r2, [sp, #8]
 8008404:	7013      	strb	r3, [r2, #0]
 8008406:	e774      	b.n	80082f2 <_dtoa_r+0x962>
 8008408:	4638      	mov	r0, r7
 800840a:	e7b9      	b.n	8008380 <_dtoa_r+0x9f0>
 800840c:	2201      	movs	r2, #1
 800840e:	e7e2      	b.n	80083d6 <_dtoa_r+0xa46>
 8008410:	f1b9 0f00 	cmp.w	r9, #0
 8008414:	db06      	blt.n	8008424 <_dtoa_r+0xa94>
 8008416:	9905      	ldr	r1, [sp, #20]
 8008418:	ea41 0909 	orr.w	r9, r1, r9
 800841c:	9906      	ldr	r1, [sp, #24]
 800841e:	ea59 0101 	orrs.w	r1, r9, r1
 8008422:	d120      	bne.n	8008466 <_dtoa_r+0xad6>
 8008424:	2a00      	cmp	r2, #0
 8008426:	ddec      	ble.n	8008402 <_dtoa_r+0xa72>
 8008428:	4659      	mov	r1, fp
 800842a:	2201      	movs	r2, #1
 800842c:	4620      	mov	r0, r4
 800842e:	9301      	str	r3, [sp, #4]
 8008430:	f000 fe92 	bl	8009158 <__lshift>
 8008434:	4631      	mov	r1, r6
 8008436:	4683      	mov	fp, r0
 8008438:	f000 fefa 	bl	8009230 <__mcmp>
 800843c:	2800      	cmp	r0, #0
 800843e:	9b01      	ldr	r3, [sp, #4]
 8008440:	dc02      	bgt.n	8008448 <_dtoa_r+0xab8>
 8008442:	d1de      	bne.n	8008402 <_dtoa_r+0xa72>
 8008444:	07da      	lsls	r2, r3, #31
 8008446:	d5dc      	bpl.n	8008402 <_dtoa_r+0xa72>
 8008448:	2b39      	cmp	r3, #57	; 0x39
 800844a:	d1d8      	bne.n	80083fe <_dtoa_r+0xa6e>
 800844c:	9a02      	ldr	r2, [sp, #8]
 800844e:	2339      	movs	r3, #57	; 0x39
 8008450:	7013      	strb	r3, [r2, #0]
 8008452:	462b      	mov	r3, r5
 8008454:	461d      	mov	r5, r3
 8008456:	3b01      	subs	r3, #1
 8008458:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800845c:	2a39      	cmp	r2, #57	; 0x39
 800845e:	d050      	beq.n	8008502 <_dtoa_r+0xb72>
 8008460:	3201      	adds	r2, #1
 8008462:	701a      	strb	r2, [r3, #0]
 8008464:	e745      	b.n	80082f2 <_dtoa_r+0x962>
 8008466:	2a00      	cmp	r2, #0
 8008468:	dd03      	ble.n	8008472 <_dtoa_r+0xae2>
 800846a:	2b39      	cmp	r3, #57	; 0x39
 800846c:	d0ee      	beq.n	800844c <_dtoa_r+0xabc>
 800846e:	3301      	adds	r3, #1
 8008470:	e7c7      	b.n	8008402 <_dtoa_r+0xa72>
 8008472:	9a01      	ldr	r2, [sp, #4]
 8008474:	9907      	ldr	r1, [sp, #28]
 8008476:	f802 3c01 	strb.w	r3, [r2, #-1]
 800847a:	428a      	cmp	r2, r1
 800847c:	d02a      	beq.n	80084d4 <_dtoa_r+0xb44>
 800847e:	4659      	mov	r1, fp
 8008480:	2300      	movs	r3, #0
 8008482:	220a      	movs	r2, #10
 8008484:	4620      	mov	r0, r4
 8008486:	f000 fc6d 	bl	8008d64 <__multadd>
 800848a:	45b8      	cmp	r8, r7
 800848c:	4683      	mov	fp, r0
 800848e:	f04f 0300 	mov.w	r3, #0
 8008492:	f04f 020a 	mov.w	r2, #10
 8008496:	4641      	mov	r1, r8
 8008498:	4620      	mov	r0, r4
 800849a:	d107      	bne.n	80084ac <_dtoa_r+0xb1c>
 800849c:	f000 fc62 	bl	8008d64 <__multadd>
 80084a0:	4680      	mov	r8, r0
 80084a2:	4607      	mov	r7, r0
 80084a4:	9b01      	ldr	r3, [sp, #4]
 80084a6:	3301      	adds	r3, #1
 80084a8:	9301      	str	r3, [sp, #4]
 80084aa:	e775      	b.n	8008398 <_dtoa_r+0xa08>
 80084ac:	f000 fc5a 	bl	8008d64 <__multadd>
 80084b0:	4639      	mov	r1, r7
 80084b2:	4680      	mov	r8, r0
 80084b4:	2300      	movs	r3, #0
 80084b6:	220a      	movs	r2, #10
 80084b8:	4620      	mov	r0, r4
 80084ba:	f000 fc53 	bl	8008d64 <__multadd>
 80084be:	4607      	mov	r7, r0
 80084c0:	e7f0      	b.n	80084a4 <_dtoa_r+0xb14>
 80084c2:	f1b9 0f00 	cmp.w	r9, #0
 80084c6:	9a00      	ldr	r2, [sp, #0]
 80084c8:	bfcc      	ite	gt
 80084ca:	464d      	movgt	r5, r9
 80084cc:	2501      	movle	r5, #1
 80084ce:	4415      	add	r5, r2
 80084d0:	f04f 0800 	mov.w	r8, #0
 80084d4:	4659      	mov	r1, fp
 80084d6:	2201      	movs	r2, #1
 80084d8:	4620      	mov	r0, r4
 80084da:	9301      	str	r3, [sp, #4]
 80084dc:	f000 fe3c 	bl	8009158 <__lshift>
 80084e0:	4631      	mov	r1, r6
 80084e2:	4683      	mov	fp, r0
 80084e4:	f000 fea4 	bl	8009230 <__mcmp>
 80084e8:	2800      	cmp	r0, #0
 80084ea:	dcb2      	bgt.n	8008452 <_dtoa_r+0xac2>
 80084ec:	d102      	bne.n	80084f4 <_dtoa_r+0xb64>
 80084ee:	9b01      	ldr	r3, [sp, #4]
 80084f0:	07db      	lsls	r3, r3, #31
 80084f2:	d4ae      	bmi.n	8008452 <_dtoa_r+0xac2>
 80084f4:	462b      	mov	r3, r5
 80084f6:	461d      	mov	r5, r3
 80084f8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80084fc:	2a30      	cmp	r2, #48	; 0x30
 80084fe:	d0fa      	beq.n	80084f6 <_dtoa_r+0xb66>
 8008500:	e6f7      	b.n	80082f2 <_dtoa_r+0x962>
 8008502:	9a00      	ldr	r2, [sp, #0]
 8008504:	429a      	cmp	r2, r3
 8008506:	d1a5      	bne.n	8008454 <_dtoa_r+0xac4>
 8008508:	f10a 0a01 	add.w	sl, sl, #1
 800850c:	2331      	movs	r3, #49	; 0x31
 800850e:	e779      	b.n	8008404 <_dtoa_r+0xa74>
 8008510:	4b13      	ldr	r3, [pc, #76]	; (8008560 <_dtoa_r+0xbd0>)
 8008512:	f7ff baaf 	b.w	8007a74 <_dtoa_r+0xe4>
 8008516:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008518:	2b00      	cmp	r3, #0
 800851a:	f47f aa86 	bne.w	8007a2a <_dtoa_r+0x9a>
 800851e:	4b11      	ldr	r3, [pc, #68]	; (8008564 <_dtoa_r+0xbd4>)
 8008520:	f7ff baa8 	b.w	8007a74 <_dtoa_r+0xe4>
 8008524:	f1b9 0f00 	cmp.w	r9, #0
 8008528:	dc03      	bgt.n	8008532 <_dtoa_r+0xba2>
 800852a:	9b05      	ldr	r3, [sp, #20]
 800852c:	2b02      	cmp	r3, #2
 800852e:	f73f aec9 	bgt.w	80082c4 <_dtoa_r+0x934>
 8008532:	9d00      	ldr	r5, [sp, #0]
 8008534:	4631      	mov	r1, r6
 8008536:	4658      	mov	r0, fp
 8008538:	f7ff f99c 	bl	8007874 <quorem>
 800853c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8008540:	f805 3b01 	strb.w	r3, [r5], #1
 8008544:	9a00      	ldr	r2, [sp, #0]
 8008546:	1aaa      	subs	r2, r5, r2
 8008548:	4591      	cmp	r9, r2
 800854a:	ddba      	ble.n	80084c2 <_dtoa_r+0xb32>
 800854c:	4659      	mov	r1, fp
 800854e:	2300      	movs	r3, #0
 8008550:	220a      	movs	r2, #10
 8008552:	4620      	mov	r0, r4
 8008554:	f000 fc06 	bl	8008d64 <__multadd>
 8008558:	4683      	mov	fp, r0
 800855a:	e7eb      	b.n	8008534 <_dtoa_r+0xba4>
 800855c:	0800be24 	.word	0x0800be24
 8008560:	0800bc24 	.word	0x0800bc24
 8008564:	0800bda1 	.word	0x0800bda1

08008568 <rshift>:
 8008568:	6903      	ldr	r3, [r0, #16]
 800856a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800856e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008572:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008576:	f100 0414 	add.w	r4, r0, #20
 800857a:	dd45      	ble.n	8008608 <rshift+0xa0>
 800857c:	f011 011f 	ands.w	r1, r1, #31
 8008580:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008584:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008588:	d10c      	bne.n	80085a4 <rshift+0x3c>
 800858a:	f100 0710 	add.w	r7, r0, #16
 800858e:	4629      	mov	r1, r5
 8008590:	42b1      	cmp	r1, r6
 8008592:	d334      	bcc.n	80085fe <rshift+0x96>
 8008594:	1a9b      	subs	r3, r3, r2
 8008596:	009b      	lsls	r3, r3, #2
 8008598:	1eea      	subs	r2, r5, #3
 800859a:	4296      	cmp	r6, r2
 800859c:	bf38      	it	cc
 800859e:	2300      	movcc	r3, #0
 80085a0:	4423      	add	r3, r4
 80085a2:	e015      	b.n	80085d0 <rshift+0x68>
 80085a4:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80085a8:	f1c1 0820 	rsb	r8, r1, #32
 80085ac:	40cf      	lsrs	r7, r1
 80085ae:	f105 0e04 	add.w	lr, r5, #4
 80085b2:	46a1      	mov	r9, r4
 80085b4:	4576      	cmp	r6, lr
 80085b6:	46f4      	mov	ip, lr
 80085b8:	d815      	bhi.n	80085e6 <rshift+0x7e>
 80085ba:	1a9b      	subs	r3, r3, r2
 80085bc:	009a      	lsls	r2, r3, #2
 80085be:	3a04      	subs	r2, #4
 80085c0:	3501      	adds	r5, #1
 80085c2:	42ae      	cmp	r6, r5
 80085c4:	bf38      	it	cc
 80085c6:	2200      	movcc	r2, #0
 80085c8:	18a3      	adds	r3, r4, r2
 80085ca:	50a7      	str	r7, [r4, r2]
 80085cc:	b107      	cbz	r7, 80085d0 <rshift+0x68>
 80085ce:	3304      	adds	r3, #4
 80085d0:	1b1a      	subs	r2, r3, r4
 80085d2:	42a3      	cmp	r3, r4
 80085d4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80085d8:	bf08      	it	eq
 80085da:	2300      	moveq	r3, #0
 80085dc:	6102      	str	r2, [r0, #16]
 80085de:	bf08      	it	eq
 80085e0:	6143      	streq	r3, [r0, #20]
 80085e2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80085e6:	f8dc c000 	ldr.w	ip, [ip]
 80085ea:	fa0c fc08 	lsl.w	ip, ip, r8
 80085ee:	ea4c 0707 	orr.w	r7, ip, r7
 80085f2:	f849 7b04 	str.w	r7, [r9], #4
 80085f6:	f85e 7b04 	ldr.w	r7, [lr], #4
 80085fa:	40cf      	lsrs	r7, r1
 80085fc:	e7da      	b.n	80085b4 <rshift+0x4c>
 80085fe:	f851 cb04 	ldr.w	ip, [r1], #4
 8008602:	f847 cf04 	str.w	ip, [r7, #4]!
 8008606:	e7c3      	b.n	8008590 <rshift+0x28>
 8008608:	4623      	mov	r3, r4
 800860a:	e7e1      	b.n	80085d0 <rshift+0x68>

0800860c <__hexdig_fun>:
 800860c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008610:	2b09      	cmp	r3, #9
 8008612:	d802      	bhi.n	800861a <__hexdig_fun+0xe>
 8008614:	3820      	subs	r0, #32
 8008616:	b2c0      	uxtb	r0, r0
 8008618:	4770      	bx	lr
 800861a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800861e:	2b05      	cmp	r3, #5
 8008620:	d801      	bhi.n	8008626 <__hexdig_fun+0x1a>
 8008622:	3847      	subs	r0, #71	; 0x47
 8008624:	e7f7      	b.n	8008616 <__hexdig_fun+0xa>
 8008626:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800862a:	2b05      	cmp	r3, #5
 800862c:	d801      	bhi.n	8008632 <__hexdig_fun+0x26>
 800862e:	3827      	subs	r0, #39	; 0x27
 8008630:	e7f1      	b.n	8008616 <__hexdig_fun+0xa>
 8008632:	2000      	movs	r0, #0
 8008634:	4770      	bx	lr
	...

08008638 <__gethex>:
 8008638:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800863c:	ed2d 8b02 	vpush	{d8}
 8008640:	b089      	sub	sp, #36	; 0x24
 8008642:	ee08 0a10 	vmov	s16, r0
 8008646:	9304      	str	r3, [sp, #16]
 8008648:	4bbc      	ldr	r3, [pc, #752]	; (800893c <__gethex+0x304>)
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	9301      	str	r3, [sp, #4]
 800864e:	4618      	mov	r0, r3
 8008650:	468b      	mov	fp, r1
 8008652:	4690      	mov	r8, r2
 8008654:	f7f7 fdc4 	bl	80001e0 <strlen>
 8008658:	9b01      	ldr	r3, [sp, #4]
 800865a:	f8db 2000 	ldr.w	r2, [fp]
 800865e:	4403      	add	r3, r0
 8008660:	4682      	mov	sl, r0
 8008662:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8008666:	9305      	str	r3, [sp, #20]
 8008668:	1c93      	adds	r3, r2, #2
 800866a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800866e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8008672:	32fe      	adds	r2, #254	; 0xfe
 8008674:	18d1      	adds	r1, r2, r3
 8008676:	461f      	mov	r7, r3
 8008678:	f813 0b01 	ldrb.w	r0, [r3], #1
 800867c:	9100      	str	r1, [sp, #0]
 800867e:	2830      	cmp	r0, #48	; 0x30
 8008680:	d0f8      	beq.n	8008674 <__gethex+0x3c>
 8008682:	f7ff ffc3 	bl	800860c <__hexdig_fun>
 8008686:	4604      	mov	r4, r0
 8008688:	2800      	cmp	r0, #0
 800868a:	d13a      	bne.n	8008702 <__gethex+0xca>
 800868c:	9901      	ldr	r1, [sp, #4]
 800868e:	4652      	mov	r2, sl
 8008690:	4638      	mov	r0, r7
 8008692:	f001 f9ed 	bl	8009a70 <strncmp>
 8008696:	4605      	mov	r5, r0
 8008698:	2800      	cmp	r0, #0
 800869a:	d168      	bne.n	800876e <__gethex+0x136>
 800869c:	f817 000a 	ldrb.w	r0, [r7, sl]
 80086a0:	eb07 060a 	add.w	r6, r7, sl
 80086a4:	f7ff ffb2 	bl	800860c <__hexdig_fun>
 80086a8:	2800      	cmp	r0, #0
 80086aa:	d062      	beq.n	8008772 <__gethex+0x13a>
 80086ac:	4633      	mov	r3, r6
 80086ae:	7818      	ldrb	r0, [r3, #0]
 80086b0:	2830      	cmp	r0, #48	; 0x30
 80086b2:	461f      	mov	r7, r3
 80086b4:	f103 0301 	add.w	r3, r3, #1
 80086b8:	d0f9      	beq.n	80086ae <__gethex+0x76>
 80086ba:	f7ff ffa7 	bl	800860c <__hexdig_fun>
 80086be:	2301      	movs	r3, #1
 80086c0:	fab0 f480 	clz	r4, r0
 80086c4:	0964      	lsrs	r4, r4, #5
 80086c6:	4635      	mov	r5, r6
 80086c8:	9300      	str	r3, [sp, #0]
 80086ca:	463a      	mov	r2, r7
 80086cc:	4616      	mov	r6, r2
 80086ce:	3201      	adds	r2, #1
 80086d0:	7830      	ldrb	r0, [r6, #0]
 80086d2:	f7ff ff9b 	bl	800860c <__hexdig_fun>
 80086d6:	2800      	cmp	r0, #0
 80086d8:	d1f8      	bne.n	80086cc <__gethex+0x94>
 80086da:	9901      	ldr	r1, [sp, #4]
 80086dc:	4652      	mov	r2, sl
 80086de:	4630      	mov	r0, r6
 80086e0:	f001 f9c6 	bl	8009a70 <strncmp>
 80086e4:	b980      	cbnz	r0, 8008708 <__gethex+0xd0>
 80086e6:	b94d      	cbnz	r5, 80086fc <__gethex+0xc4>
 80086e8:	eb06 050a 	add.w	r5, r6, sl
 80086ec:	462a      	mov	r2, r5
 80086ee:	4616      	mov	r6, r2
 80086f0:	3201      	adds	r2, #1
 80086f2:	7830      	ldrb	r0, [r6, #0]
 80086f4:	f7ff ff8a 	bl	800860c <__hexdig_fun>
 80086f8:	2800      	cmp	r0, #0
 80086fa:	d1f8      	bne.n	80086ee <__gethex+0xb6>
 80086fc:	1bad      	subs	r5, r5, r6
 80086fe:	00ad      	lsls	r5, r5, #2
 8008700:	e004      	b.n	800870c <__gethex+0xd4>
 8008702:	2400      	movs	r4, #0
 8008704:	4625      	mov	r5, r4
 8008706:	e7e0      	b.n	80086ca <__gethex+0x92>
 8008708:	2d00      	cmp	r5, #0
 800870a:	d1f7      	bne.n	80086fc <__gethex+0xc4>
 800870c:	7833      	ldrb	r3, [r6, #0]
 800870e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008712:	2b50      	cmp	r3, #80	; 0x50
 8008714:	d13b      	bne.n	800878e <__gethex+0x156>
 8008716:	7873      	ldrb	r3, [r6, #1]
 8008718:	2b2b      	cmp	r3, #43	; 0x2b
 800871a:	d02c      	beq.n	8008776 <__gethex+0x13e>
 800871c:	2b2d      	cmp	r3, #45	; 0x2d
 800871e:	d02e      	beq.n	800877e <__gethex+0x146>
 8008720:	1c71      	adds	r1, r6, #1
 8008722:	f04f 0900 	mov.w	r9, #0
 8008726:	7808      	ldrb	r0, [r1, #0]
 8008728:	f7ff ff70 	bl	800860c <__hexdig_fun>
 800872c:	1e43      	subs	r3, r0, #1
 800872e:	b2db      	uxtb	r3, r3
 8008730:	2b18      	cmp	r3, #24
 8008732:	d82c      	bhi.n	800878e <__gethex+0x156>
 8008734:	f1a0 0210 	sub.w	r2, r0, #16
 8008738:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800873c:	f7ff ff66 	bl	800860c <__hexdig_fun>
 8008740:	1e43      	subs	r3, r0, #1
 8008742:	b2db      	uxtb	r3, r3
 8008744:	2b18      	cmp	r3, #24
 8008746:	d91d      	bls.n	8008784 <__gethex+0x14c>
 8008748:	f1b9 0f00 	cmp.w	r9, #0
 800874c:	d000      	beq.n	8008750 <__gethex+0x118>
 800874e:	4252      	negs	r2, r2
 8008750:	4415      	add	r5, r2
 8008752:	f8cb 1000 	str.w	r1, [fp]
 8008756:	b1e4      	cbz	r4, 8008792 <__gethex+0x15a>
 8008758:	9b00      	ldr	r3, [sp, #0]
 800875a:	2b00      	cmp	r3, #0
 800875c:	bf14      	ite	ne
 800875e:	2700      	movne	r7, #0
 8008760:	2706      	moveq	r7, #6
 8008762:	4638      	mov	r0, r7
 8008764:	b009      	add	sp, #36	; 0x24
 8008766:	ecbd 8b02 	vpop	{d8}
 800876a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800876e:	463e      	mov	r6, r7
 8008770:	4625      	mov	r5, r4
 8008772:	2401      	movs	r4, #1
 8008774:	e7ca      	b.n	800870c <__gethex+0xd4>
 8008776:	f04f 0900 	mov.w	r9, #0
 800877a:	1cb1      	adds	r1, r6, #2
 800877c:	e7d3      	b.n	8008726 <__gethex+0xee>
 800877e:	f04f 0901 	mov.w	r9, #1
 8008782:	e7fa      	b.n	800877a <__gethex+0x142>
 8008784:	230a      	movs	r3, #10
 8008786:	fb03 0202 	mla	r2, r3, r2, r0
 800878a:	3a10      	subs	r2, #16
 800878c:	e7d4      	b.n	8008738 <__gethex+0x100>
 800878e:	4631      	mov	r1, r6
 8008790:	e7df      	b.n	8008752 <__gethex+0x11a>
 8008792:	1bf3      	subs	r3, r6, r7
 8008794:	3b01      	subs	r3, #1
 8008796:	4621      	mov	r1, r4
 8008798:	2b07      	cmp	r3, #7
 800879a:	dc0b      	bgt.n	80087b4 <__gethex+0x17c>
 800879c:	ee18 0a10 	vmov	r0, s16
 80087a0:	f000 fa7e 	bl	8008ca0 <_Balloc>
 80087a4:	4604      	mov	r4, r0
 80087a6:	b940      	cbnz	r0, 80087ba <__gethex+0x182>
 80087a8:	4b65      	ldr	r3, [pc, #404]	; (8008940 <__gethex+0x308>)
 80087aa:	4602      	mov	r2, r0
 80087ac:	21de      	movs	r1, #222	; 0xde
 80087ae:	4865      	ldr	r0, [pc, #404]	; (8008944 <__gethex+0x30c>)
 80087b0:	f001 f97e 	bl	8009ab0 <__assert_func>
 80087b4:	3101      	adds	r1, #1
 80087b6:	105b      	asrs	r3, r3, #1
 80087b8:	e7ee      	b.n	8008798 <__gethex+0x160>
 80087ba:	f100 0914 	add.w	r9, r0, #20
 80087be:	f04f 0b00 	mov.w	fp, #0
 80087c2:	f1ca 0301 	rsb	r3, sl, #1
 80087c6:	f8cd 9008 	str.w	r9, [sp, #8]
 80087ca:	f8cd b000 	str.w	fp, [sp]
 80087ce:	9306      	str	r3, [sp, #24]
 80087d0:	42b7      	cmp	r7, r6
 80087d2:	d340      	bcc.n	8008856 <__gethex+0x21e>
 80087d4:	9802      	ldr	r0, [sp, #8]
 80087d6:	9b00      	ldr	r3, [sp, #0]
 80087d8:	f840 3b04 	str.w	r3, [r0], #4
 80087dc:	eba0 0009 	sub.w	r0, r0, r9
 80087e0:	1080      	asrs	r0, r0, #2
 80087e2:	0146      	lsls	r6, r0, #5
 80087e4:	6120      	str	r0, [r4, #16]
 80087e6:	4618      	mov	r0, r3
 80087e8:	f000 fb50 	bl	8008e8c <__hi0bits>
 80087ec:	1a30      	subs	r0, r6, r0
 80087ee:	f8d8 6000 	ldr.w	r6, [r8]
 80087f2:	42b0      	cmp	r0, r6
 80087f4:	dd63      	ble.n	80088be <__gethex+0x286>
 80087f6:	1b87      	subs	r7, r0, r6
 80087f8:	4639      	mov	r1, r7
 80087fa:	4620      	mov	r0, r4
 80087fc:	f000 feea 	bl	80095d4 <__any_on>
 8008800:	4682      	mov	sl, r0
 8008802:	b1a8      	cbz	r0, 8008830 <__gethex+0x1f8>
 8008804:	1e7b      	subs	r3, r7, #1
 8008806:	1159      	asrs	r1, r3, #5
 8008808:	f003 021f 	and.w	r2, r3, #31
 800880c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8008810:	f04f 0a01 	mov.w	sl, #1
 8008814:	fa0a f202 	lsl.w	r2, sl, r2
 8008818:	420a      	tst	r2, r1
 800881a:	d009      	beq.n	8008830 <__gethex+0x1f8>
 800881c:	4553      	cmp	r3, sl
 800881e:	dd05      	ble.n	800882c <__gethex+0x1f4>
 8008820:	1eb9      	subs	r1, r7, #2
 8008822:	4620      	mov	r0, r4
 8008824:	f000 fed6 	bl	80095d4 <__any_on>
 8008828:	2800      	cmp	r0, #0
 800882a:	d145      	bne.n	80088b8 <__gethex+0x280>
 800882c:	f04f 0a02 	mov.w	sl, #2
 8008830:	4639      	mov	r1, r7
 8008832:	4620      	mov	r0, r4
 8008834:	f7ff fe98 	bl	8008568 <rshift>
 8008838:	443d      	add	r5, r7
 800883a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800883e:	42ab      	cmp	r3, r5
 8008840:	da4c      	bge.n	80088dc <__gethex+0x2a4>
 8008842:	ee18 0a10 	vmov	r0, s16
 8008846:	4621      	mov	r1, r4
 8008848:	f000 fa6a 	bl	8008d20 <_Bfree>
 800884c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800884e:	2300      	movs	r3, #0
 8008850:	6013      	str	r3, [r2, #0]
 8008852:	27a3      	movs	r7, #163	; 0xa3
 8008854:	e785      	b.n	8008762 <__gethex+0x12a>
 8008856:	1e73      	subs	r3, r6, #1
 8008858:	9a05      	ldr	r2, [sp, #20]
 800885a:	9303      	str	r3, [sp, #12]
 800885c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008860:	4293      	cmp	r3, r2
 8008862:	d019      	beq.n	8008898 <__gethex+0x260>
 8008864:	f1bb 0f20 	cmp.w	fp, #32
 8008868:	d107      	bne.n	800887a <__gethex+0x242>
 800886a:	9b02      	ldr	r3, [sp, #8]
 800886c:	9a00      	ldr	r2, [sp, #0]
 800886e:	f843 2b04 	str.w	r2, [r3], #4
 8008872:	9302      	str	r3, [sp, #8]
 8008874:	2300      	movs	r3, #0
 8008876:	9300      	str	r3, [sp, #0]
 8008878:	469b      	mov	fp, r3
 800887a:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800887e:	f7ff fec5 	bl	800860c <__hexdig_fun>
 8008882:	9b00      	ldr	r3, [sp, #0]
 8008884:	f000 000f 	and.w	r0, r0, #15
 8008888:	fa00 f00b 	lsl.w	r0, r0, fp
 800888c:	4303      	orrs	r3, r0
 800888e:	9300      	str	r3, [sp, #0]
 8008890:	f10b 0b04 	add.w	fp, fp, #4
 8008894:	9b03      	ldr	r3, [sp, #12]
 8008896:	e00d      	b.n	80088b4 <__gethex+0x27c>
 8008898:	9b03      	ldr	r3, [sp, #12]
 800889a:	9a06      	ldr	r2, [sp, #24]
 800889c:	4413      	add	r3, r2
 800889e:	42bb      	cmp	r3, r7
 80088a0:	d3e0      	bcc.n	8008864 <__gethex+0x22c>
 80088a2:	4618      	mov	r0, r3
 80088a4:	9901      	ldr	r1, [sp, #4]
 80088a6:	9307      	str	r3, [sp, #28]
 80088a8:	4652      	mov	r2, sl
 80088aa:	f001 f8e1 	bl	8009a70 <strncmp>
 80088ae:	9b07      	ldr	r3, [sp, #28]
 80088b0:	2800      	cmp	r0, #0
 80088b2:	d1d7      	bne.n	8008864 <__gethex+0x22c>
 80088b4:	461e      	mov	r6, r3
 80088b6:	e78b      	b.n	80087d0 <__gethex+0x198>
 80088b8:	f04f 0a03 	mov.w	sl, #3
 80088bc:	e7b8      	b.n	8008830 <__gethex+0x1f8>
 80088be:	da0a      	bge.n	80088d6 <__gethex+0x29e>
 80088c0:	1a37      	subs	r7, r6, r0
 80088c2:	4621      	mov	r1, r4
 80088c4:	ee18 0a10 	vmov	r0, s16
 80088c8:	463a      	mov	r2, r7
 80088ca:	f000 fc45 	bl	8009158 <__lshift>
 80088ce:	1bed      	subs	r5, r5, r7
 80088d0:	4604      	mov	r4, r0
 80088d2:	f100 0914 	add.w	r9, r0, #20
 80088d6:	f04f 0a00 	mov.w	sl, #0
 80088da:	e7ae      	b.n	800883a <__gethex+0x202>
 80088dc:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80088e0:	42a8      	cmp	r0, r5
 80088e2:	dd72      	ble.n	80089ca <__gethex+0x392>
 80088e4:	1b45      	subs	r5, r0, r5
 80088e6:	42ae      	cmp	r6, r5
 80088e8:	dc36      	bgt.n	8008958 <__gethex+0x320>
 80088ea:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80088ee:	2b02      	cmp	r3, #2
 80088f0:	d02a      	beq.n	8008948 <__gethex+0x310>
 80088f2:	2b03      	cmp	r3, #3
 80088f4:	d02c      	beq.n	8008950 <__gethex+0x318>
 80088f6:	2b01      	cmp	r3, #1
 80088f8:	d115      	bne.n	8008926 <__gethex+0x2ee>
 80088fa:	42ae      	cmp	r6, r5
 80088fc:	d113      	bne.n	8008926 <__gethex+0x2ee>
 80088fe:	2e01      	cmp	r6, #1
 8008900:	d10b      	bne.n	800891a <__gethex+0x2e2>
 8008902:	9a04      	ldr	r2, [sp, #16]
 8008904:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008908:	6013      	str	r3, [r2, #0]
 800890a:	2301      	movs	r3, #1
 800890c:	6123      	str	r3, [r4, #16]
 800890e:	f8c9 3000 	str.w	r3, [r9]
 8008912:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008914:	2762      	movs	r7, #98	; 0x62
 8008916:	601c      	str	r4, [r3, #0]
 8008918:	e723      	b.n	8008762 <__gethex+0x12a>
 800891a:	1e71      	subs	r1, r6, #1
 800891c:	4620      	mov	r0, r4
 800891e:	f000 fe59 	bl	80095d4 <__any_on>
 8008922:	2800      	cmp	r0, #0
 8008924:	d1ed      	bne.n	8008902 <__gethex+0x2ca>
 8008926:	ee18 0a10 	vmov	r0, s16
 800892a:	4621      	mov	r1, r4
 800892c:	f000 f9f8 	bl	8008d20 <_Bfree>
 8008930:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008932:	2300      	movs	r3, #0
 8008934:	6013      	str	r3, [r2, #0]
 8008936:	2750      	movs	r7, #80	; 0x50
 8008938:	e713      	b.n	8008762 <__gethex+0x12a>
 800893a:	bf00      	nop
 800893c:	0800bea0 	.word	0x0800bea0
 8008940:	0800be24 	.word	0x0800be24
 8008944:	0800be35 	.word	0x0800be35
 8008948:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800894a:	2b00      	cmp	r3, #0
 800894c:	d1eb      	bne.n	8008926 <__gethex+0x2ee>
 800894e:	e7d8      	b.n	8008902 <__gethex+0x2ca>
 8008950:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008952:	2b00      	cmp	r3, #0
 8008954:	d1d5      	bne.n	8008902 <__gethex+0x2ca>
 8008956:	e7e6      	b.n	8008926 <__gethex+0x2ee>
 8008958:	1e6f      	subs	r7, r5, #1
 800895a:	f1ba 0f00 	cmp.w	sl, #0
 800895e:	d131      	bne.n	80089c4 <__gethex+0x38c>
 8008960:	b127      	cbz	r7, 800896c <__gethex+0x334>
 8008962:	4639      	mov	r1, r7
 8008964:	4620      	mov	r0, r4
 8008966:	f000 fe35 	bl	80095d4 <__any_on>
 800896a:	4682      	mov	sl, r0
 800896c:	117b      	asrs	r3, r7, #5
 800896e:	2101      	movs	r1, #1
 8008970:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8008974:	f007 071f 	and.w	r7, r7, #31
 8008978:	fa01 f707 	lsl.w	r7, r1, r7
 800897c:	421f      	tst	r7, r3
 800897e:	4629      	mov	r1, r5
 8008980:	4620      	mov	r0, r4
 8008982:	bf18      	it	ne
 8008984:	f04a 0a02 	orrne.w	sl, sl, #2
 8008988:	1b76      	subs	r6, r6, r5
 800898a:	f7ff fded 	bl	8008568 <rshift>
 800898e:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008992:	2702      	movs	r7, #2
 8008994:	f1ba 0f00 	cmp.w	sl, #0
 8008998:	d048      	beq.n	8008a2c <__gethex+0x3f4>
 800899a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800899e:	2b02      	cmp	r3, #2
 80089a0:	d015      	beq.n	80089ce <__gethex+0x396>
 80089a2:	2b03      	cmp	r3, #3
 80089a4:	d017      	beq.n	80089d6 <__gethex+0x39e>
 80089a6:	2b01      	cmp	r3, #1
 80089a8:	d109      	bne.n	80089be <__gethex+0x386>
 80089aa:	f01a 0f02 	tst.w	sl, #2
 80089ae:	d006      	beq.n	80089be <__gethex+0x386>
 80089b0:	f8d9 0000 	ldr.w	r0, [r9]
 80089b4:	ea4a 0a00 	orr.w	sl, sl, r0
 80089b8:	f01a 0f01 	tst.w	sl, #1
 80089bc:	d10e      	bne.n	80089dc <__gethex+0x3a4>
 80089be:	f047 0710 	orr.w	r7, r7, #16
 80089c2:	e033      	b.n	8008a2c <__gethex+0x3f4>
 80089c4:	f04f 0a01 	mov.w	sl, #1
 80089c8:	e7d0      	b.n	800896c <__gethex+0x334>
 80089ca:	2701      	movs	r7, #1
 80089cc:	e7e2      	b.n	8008994 <__gethex+0x35c>
 80089ce:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80089d0:	f1c3 0301 	rsb	r3, r3, #1
 80089d4:	9315      	str	r3, [sp, #84]	; 0x54
 80089d6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d0f0      	beq.n	80089be <__gethex+0x386>
 80089dc:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80089e0:	f104 0314 	add.w	r3, r4, #20
 80089e4:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80089e8:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80089ec:	f04f 0c00 	mov.w	ip, #0
 80089f0:	4618      	mov	r0, r3
 80089f2:	f853 2b04 	ldr.w	r2, [r3], #4
 80089f6:	f1b2 3fff 	cmp.w	r2, #4294967295
 80089fa:	d01c      	beq.n	8008a36 <__gethex+0x3fe>
 80089fc:	3201      	adds	r2, #1
 80089fe:	6002      	str	r2, [r0, #0]
 8008a00:	2f02      	cmp	r7, #2
 8008a02:	f104 0314 	add.w	r3, r4, #20
 8008a06:	d13f      	bne.n	8008a88 <__gethex+0x450>
 8008a08:	f8d8 2000 	ldr.w	r2, [r8]
 8008a0c:	3a01      	subs	r2, #1
 8008a0e:	42b2      	cmp	r2, r6
 8008a10:	d10a      	bne.n	8008a28 <__gethex+0x3f0>
 8008a12:	1171      	asrs	r1, r6, #5
 8008a14:	2201      	movs	r2, #1
 8008a16:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008a1a:	f006 061f 	and.w	r6, r6, #31
 8008a1e:	fa02 f606 	lsl.w	r6, r2, r6
 8008a22:	421e      	tst	r6, r3
 8008a24:	bf18      	it	ne
 8008a26:	4617      	movne	r7, r2
 8008a28:	f047 0720 	orr.w	r7, r7, #32
 8008a2c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008a2e:	601c      	str	r4, [r3, #0]
 8008a30:	9b04      	ldr	r3, [sp, #16]
 8008a32:	601d      	str	r5, [r3, #0]
 8008a34:	e695      	b.n	8008762 <__gethex+0x12a>
 8008a36:	4299      	cmp	r1, r3
 8008a38:	f843 cc04 	str.w	ip, [r3, #-4]
 8008a3c:	d8d8      	bhi.n	80089f0 <__gethex+0x3b8>
 8008a3e:	68a3      	ldr	r3, [r4, #8]
 8008a40:	459b      	cmp	fp, r3
 8008a42:	db19      	blt.n	8008a78 <__gethex+0x440>
 8008a44:	6861      	ldr	r1, [r4, #4]
 8008a46:	ee18 0a10 	vmov	r0, s16
 8008a4a:	3101      	adds	r1, #1
 8008a4c:	f000 f928 	bl	8008ca0 <_Balloc>
 8008a50:	4681      	mov	r9, r0
 8008a52:	b918      	cbnz	r0, 8008a5c <__gethex+0x424>
 8008a54:	4b1a      	ldr	r3, [pc, #104]	; (8008ac0 <__gethex+0x488>)
 8008a56:	4602      	mov	r2, r0
 8008a58:	2184      	movs	r1, #132	; 0x84
 8008a5a:	e6a8      	b.n	80087ae <__gethex+0x176>
 8008a5c:	6922      	ldr	r2, [r4, #16]
 8008a5e:	3202      	adds	r2, #2
 8008a60:	f104 010c 	add.w	r1, r4, #12
 8008a64:	0092      	lsls	r2, r2, #2
 8008a66:	300c      	adds	r0, #12
 8008a68:	f000 f90c 	bl	8008c84 <memcpy>
 8008a6c:	4621      	mov	r1, r4
 8008a6e:	ee18 0a10 	vmov	r0, s16
 8008a72:	f000 f955 	bl	8008d20 <_Bfree>
 8008a76:	464c      	mov	r4, r9
 8008a78:	6923      	ldr	r3, [r4, #16]
 8008a7a:	1c5a      	adds	r2, r3, #1
 8008a7c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008a80:	6122      	str	r2, [r4, #16]
 8008a82:	2201      	movs	r2, #1
 8008a84:	615a      	str	r2, [r3, #20]
 8008a86:	e7bb      	b.n	8008a00 <__gethex+0x3c8>
 8008a88:	6922      	ldr	r2, [r4, #16]
 8008a8a:	455a      	cmp	r2, fp
 8008a8c:	dd0b      	ble.n	8008aa6 <__gethex+0x46e>
 8008a8e:	2101      	movs	r1, #1
 8008a90:	4620      	mov	r0, r4
 8008a92:	f7ff fd69 	bl	8008568 <rshift>
 8008a96:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008a9a:	3501      	adds	r5, #1
 8008a9c:	42ab      	cmp	r3, r5
 8008a9e:	f6ff aed0 	blt.w	8008842 <__gethex+0x20a>
 8008aa2:	2701      	movs	r7, #1
 8008aa4:	e7c0      	b.n	8008a28 <__gethex+0x3f0>
 8008aa6:	f016 061f 	ands.w	r6, r6, #31
 8008aaa:	d0fa      	beq.n	8008aa2 <__gethex+0x46a>
 8008aac:	449a      	add	sl, r3
 8008aae:	f1c6 0620 	rsb	r6, r6, #32
 8008ab2:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8008ab6:	f000 f9e9 	bl	8008e8c <__hi0bits>
 8008aba:	42b0      	cmp	r0, r6
 8008abc:	dbe7      	blt.n	8008a8e <__gethex+0x456>
 8008abe:	e7f0      	b.n	8008aa2 <__gethex+0x46a>
 8008ac0:	0800be24 	.word	0x0800be24

08008ac4 <L_shift>:
 8008ac4:	f1c2 0208 	rsb	r2, r2, #8
 8008ac8:	0092      	lsls	r2, r2, #2
 8008aca:	b570      	push	{r4, r5, r6, lr}
 8008acc:	f1c2 0620 	rsb	r6, r2, #32
 8008ad0:	6843      	ldr	r3, [r0, #4]
 8008ad2:	6804      	ldr	r4, [r0, #0]
 8008ad4:	fa03 f506 	lsl.w	r5, r3, r6
 8008ad8:	432c      	orrs	r4, r5
 8008ada:	40d3      	lsrs	r3, r2
 8008adc:	6004      	str	r4, [r0, #0]
 8008ade:	f840 3f04 	str.w	r3, [r0, #4]!
 8008ae2:	4288      	cmp	r0, r1
 8008ae4:	d3f4      	bcc.n	8008ad0 <L_shift+0xc>
 8008ae6:	bd70      	pop	{r4, r5, r6, pc}

08008ae8 <__match>:
 8008ae8:	b530      	push	{r4, r5, lr}
 8008aea:	6803      	ldr	r3, [r0, #0]
 8008aec:	3301      	adds	r3, #1
 8008aee:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008af2:	b914      	cbnz	r4, 8008afa <__match+0x12>
 8008af4:	6003      	str	r3, [r0, #0]
 8008af6:	2001      	movs	r0, #1
 8008af8:	bd30      	pop	{r4, r5, pc}
 8008afa:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008afe:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8008b02:	2d19      	cmp	r5, #25
 8008b04:	bf98      	it	ls
 8008b06:	3220      	addls	r2, #32
 8008b08:	42a2      	cmp	r2, r4
 8008b0a:	d0f0      	beq.n	8008aee <__match+0x6>
 8008b0c:	2000      	movs	r0, #0
 8008b0e:	e7f3      	b.n	8008af8 <__match+0x10>

08008b10 <__hexnan>:
 8008b10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b14:	680b      	ldr	r3, [r1, #0]
 8008b16:	6801      	ldr	r1, [r0, #0]
 8008b18:	115e      	asrs	r6, r3, #5
 8008b1a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008b1e:	f013 031f 	ands.w	r3, r3, #31
 8008b22:	b087      	sub	sp, #28
 8008b24:	bf18      	it	ne
 8008b26:	3604      	addne	r6, #4
 8008b28:	2500      	movs	r5, #0
 8008b2a:	1f37      	subs	r7, r6, #4
 8008b2c:	4682      	mov	sl, r0
 8008b2e:	4690      	mov	r8, r2
 8008b30:	9301      	str	r3, [sp, #4]
 8008b32:	f846 5c04 	str.w	r5, [r6, #-4]
 8008b36:	46b9      	mov	r9, r7
 8008b38:	463c      	mov	r4, r7
 8008b3a:	9502      	str	r5, [sp, #8]
 8008b3c:	46ab      	mov	fp, r5
 8008b3e:	784a      	ldrb	r2, [r1, #1]
 8008b40:	1c4b      	adds	r3, r1, #1
 8008b42:	9303      	str	r3, [sp, #12]
 8008b44:	b342      	cbz	r2, 8008b98 <__hexnan+0x88>
 8008b46:	4610      	mov	r0, r2
 8008b48:	9105      	str	r1, [sp, #20]
 8008b4a:	9204      	str	r2, [sp, #16]
 8008b4c:	f7ff fd5e 	bl	800860c <__hexdig_fun>
 8008b50:	2800      	cmp	r0, #0
 8008b52:	d14f      	bne.n	8008bf4 <__hexnan+0xe4>
 8008b54:	9a04      	ldr	r2, [sp, #16]
 8008b56:	9905      	ldr	r1, [sp, #20]
 8008b58:	2a20      	cmp	r2, #32
 8008b5a:	d818      	bhi.n	8008b8e <__hexnan+0x7e>
 8008b5c:	9b02      	ldr	r3, [sp, #8]
 8008b5e:	459b      	cmp	fp, r3
 8008b60:	dd13      	ble.n	8008b8a <__hexnan+0x7a>
 8008b62:	454c      	cmp	r4, r9
 8008b64:	d206      	bcs.n	8008b74 <__hexnan+0x64>
 8008b66:	2d07      	cmp	r5, #7
 8008b68:	dc04      	bgt.n	8008b74 <__hexnan+0x64>
 8008b6a:	462a      	mov	r2, r5
 8008b6c:	4649      	mov	r1, r9
 8008b6e:	4620      	mov	r0, r4
 8008b70:	f7ff ffa8 	bl	8008ac4 <L_shift>
 8008b74:	4544      	cmp	r4, r8
 8008b76:	d950      	bls.n	8008c1a <__hexnan+0x10a>
 8008b78:	2300      	movs	r3, #0
 8008b7a:	f1a4 0904 	sub.w	r9, r4, #4
 8008b7e:	f844 3c04 	str.w	r3, [r4, #-4]
 8008b82:	f8cd b008 	str.w	fp, [sp, #8]
 8008b86:	464c      	mov	r4, r9
 8008b88:	461d      	mov	r5, r3
 8008b8a:	9903      	ldr	r1, [sp, #12]
 8008b8c:	e7d7      	b.n	8008b3e <__hexnan+0x2e>
 8008b8e:	2a29      	cmp	r2, #41	; 0x29
 8008b90:	d156      	bne.n	8008c40 <__hexnan+0x130>
 8008b92:	3102      	adds	r1, #2
 8008b94:	f8ca 1000 	str.w	r1, [sl]
 8008b98:	f1bb 0f00 	cmp.w	fp, #0
 8008b9c:	d050      	beq.n	8008c40 <__hexnan+0x130>
 8008b9e:	454c      	cmp	r4, r9
 8008ba0:	d206      	bcs.n	8008bb0 <__hexnan+0xa0>
 8008ba2:	2d07      	cmp	r5, #7
 8008ba4:	dc04      	bgt.n	8008bb0 <__hexnan+0xa0>
 8008ba6:	462a      	mov	r2, r5
 8008ba8:	4649      	mov	r1, r9
 8008baa:	4620      	mov	r0, r4
 8008bac:	f7ff ff8a 	bl	8008ac4 <L_shift>
 8008bb0:	4544      	cmp	r4, r8
 8008bb2:	d934      	bls.n	8008c1e <__hexnan+0x10e>
 8008bb4:	f1a8 0204 	sub.w	r2, r8, #4
 8008bb8:	4623      	mov	r3, r4
 8008bba:	f853 1b04 	ldr.w	r1, [r3], #4
 8008bbe:	f842 1f04 	str.w	r1, [r2, #4]!
 8008bc2:	429f      	cmp	r7, r3
 8008bc4:	d2f9      	bcs.n	8008bba <__hexnan+0xaa>
 8008bc6:	1b3b      	subs	r3, r7, r4
 8008bc8:	f023 0303 	bic.w	r3, r3, #3
 8008bcc:	3304      	adds	r3, #4
 8008bce:	3401      	adds	r4, #1
 8008bd0:	3e03      	subs	r6, #3
 8008bd2:	42b4      	cmp	r4, r6
 8008bd4:	bf88      	it	hi
 8008bd6:	2304      	movhi	r3, #4
 8008bd8:	4443      	add	r3, r8
 8008bda:	2200      	movs	r2, #0
 8008bdc:	f843 2b04 	str.w	r2, [r3], #4
 8008be0:	429f      	cmp	r7, r3
 8008be2:	d2fb      	bcs.n	8008bdc <__hexnan+0xcc>
 8008be4:	683b      	ldr	r3, [r7, #0]
 8008be6:	b91b      	cbnz	r3, 8008bf0 <__hexnan+0xe0>
 8008be8:	4547      	cmp	r7, r8
 8008bea:	d127      	bne.n	8008c3c <__hexnan+0x12c>
 8008bec:	2301      	movs	r3, #1
 8008bee:	603b      	str	r3, [r7, #0]
 8008bf0:	2005      	movs	r0, #5
 8008bf2:	e026      	b.n	8008c42 <__hexnan+0x132>
 8008bf4:	3501      	adds	r5, #1
 8008bf6:	2d08      	cmp	r5, #8
 8008bf8:	f10b 0b01 	add.w	fp, fp, #1
 8008bfc:	dd06      	ble.n	8008c0c <__hexnan+0xfc>
 8008bfe:	4544      	cmp	r4, r8
 8008c00:	d9c3      	bls.n	8008b8a <__hexnan+0x7a>
 8008c02:	2300      	movs	r3, #0
 8008c04:	f844 3c04 	str.w	r3, [r4, #-4]
 8008c08:	2501      	movs	r5, #1
 8008c0a:	3c04      	subs	r4, #4
 8008c0c:	6822      	ldr	r2, [r4, #0]
 8008c0e:	f000 000f 	and.w	r0, r0, #15
 8008c12:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8008c16:	6022      	str	r2, [r4, #0]
 8008c18:	e7b7      	b.n	8008b8a <__hexnan+0x7a>
 8008c1a:	2508      	movs	r5, #8
 8008c1c:	e7b5      	b.n	8008b8a <__hexnan+0x7a>
 8008c1e:	9b01      	ldr	r3, [sp, #4]
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d0df      	beq.n	8008be4 <__hexnan+0xd4>
 8008c24:	f04f 32ff 	mov.w	r2, #4294967295
 8008c28:	f1c3 0320 	rsb	r3, r3, #32
 8008c2c:	fa22 f303 	lsr.w	r3, r2, r3
 8008c30:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008c34:	401a      	ands	r2, r3
 8008c36:	f846 2c04 	str.w	r2, [r6, #-4]
 8008c3a:	e7d3      	b.n	8008be4 <__hexnan+0xd4>
 8008c3c:	3f04      	subs	r7, #4
 8008c3e:	e7d1      	b.n	8008be4 <__hexnan+0xd4>
 8008c40:	2004      	movs	r0, #4
 8008c42:	b007      	add	sp, #28
 8008c44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008c48 <_localeconv_r>:
 8008c48:	4800      	ldr	r0, [pc, #0]	; (8008c4c <_localeconv_r+0x4>)
 8008c4a:	4770      	bx	lr
 8008c4c:	200001cc 	.word	0x200001cc

08008c50 <malloc>:
 8008c50:	4b02      	ldr	r3, [pc, #8]	; (8008c5c <malloc+0xc>)
 8008c52:	4601      	mov	r1, r0
 8008c54:	6818      	ldr	r0, [r3, #0]
 8008c56:	f000 bd3d 	b.w	80096d4 <_malloc_r>
 8008c5a:	bf00      	nop
 8008c5c:	20000074 	.word	0x20000074

08008c60 <__ascii_mbtowc>:
 8008c60:	b082      	sub	sp, #8
 8008c62:	b901      	cbnz	r1, 8008c66 <__ascii_mbtowc+0x6>
 8008c64:	a901      	add	r1, sp, #4
 8008c66:	b142      	cbz	r2, 8008c7a <__ascii_mbtowc+0x1a>
 8008c68:	b14b      	cbz	r3, 8008c7e <__ascii_mbtowc+0x1e>
 8008c6a:	7813      	ldrb	r3, [r2, #0]
 8008c6c:	600b      	str	r3, [r1, #0]
 8008c6e:	7812      	ldrb	r2, [r2, #0]
 8008c70:	1e10      	subs	r0, r2, #0
 8008c72:	bf18      	it	ne
 8008c74:	2001      	movne	r0, #1
 8008c76:	b002      	add	sp, #8
 8008c78:	4770      	bx	lr
 8008c7a:	4610      	mov	r0, r2
 8008c7c:	e7fb      	b.n	8008c76 <__ascii_mbtowc+0x16>
 8008c7e:	f06f 0001 	mvn.w	r0, #1
 8008c82:	e7f8      	b.n	8008c76 <__ascii_mbtowc+0x16>

08008c84 <memcpy>:
 8008c84:	440a      	add	r2, r1
 8008c86:	4291      	cmp	r1, r2
 8008c88:	f100 33ff 	add.w	r3, r0, #4294967295
 8008c8c:	d100      	bne.n	8008c90 <memcpy+0xc>
 8008c8e:	4770      	bx	lr
 8008c90:	b510      	push	{r4, lr}
 8008c92:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008c96:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008c9a:	4291      	cmp	r1, r2
 8008c9c:	d1f9      	bne.n	8008c92 <memcpy+0xe>
 8008c9e:	bd10      	pop	{r4, pc}

08008ca0 <_Balloc>:
 8008ca0:	b570      	push	{r4, r5, r6, lr}
 8008ca2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008ca4:	4604      	mov	r4, r0
 8008ca6:	460d      	mov	r5, r1
 8008ca8:	b976      	cbnz	r6, 8008cc8 <_Balloc+0x28>
 8008caa:	2010      	movs	r0, #16
 8008cac:	f7ff ffd0 	bl	8008c50 <malloc>
 8008cb0:	4602      	mov	r2, r0
 8008cb2:	6260      	str	r0, [r4, #36]	; 0x24
 8008cb4:	b920      	cbnz	r0, 8008cc0 <_Balloc+0x20>
 8008cb6:	4b18      	ldr	r3, [pc, #96]	; (8008d18 <_Balloc+0x78>)
 8008cb8:	4818      	ldr	r0, [pc, #96]	; (8008d1c <_Balloc+0x7c>)
 8008cba:	2166      	movs	r1, #102	; 0x66
 8008cbc:	f000 fef8 	bl	8009ab0 <__assert_func>
 8008cc0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008cc4:	6006      	str	r6, [r0, #0]
 8008cc6:	60c6      	str	r6, [r0, #12]
 8008cc8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008cca:	68f3      	ldr	r3, [r6, #12]
 8008ccc:	b183      	cbz	r3, 8008cf0 <_Balloc+0x50>
 8008cce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008cd0:	68db      	ldr	r3, [r3, #12]
 8008cd2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008cd6:	b9b8      	cbnz	r0, 8008d08 <_Balloc+0x68>
 8008cd8:	2101      	movs	r1, #1
 8008cda:	fa01 f605 	lsl.w	r6, r1, r5
 8008cde:	1d72      	adds	r2, r6, #5
 8008ce0:	0092      	lsls	r2, r2, #2
 8008ce2:	4620      	mov	r0, r4
 8008ce4:	f000 fc97 	bl	8009616 <_calloc_r>
 8008ce8:	b160      	cbz	r0, 8008d04 <_Balloc+0x64>
 8008cea:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008cee:	e00e      	b.n	8008d0e <_Balloc+0x6e>
 8008cf0:	2221      	movs	r2, #33	; 0x21
 8008cf2:	2104      	movs	r1, #4
 8008cf4:	4620      	mov	r0, r4
 8008cf6:	f000 fc8e 	bl	8009616 <_calloc_r>
 8008cfa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008cfc:	60f0      	str	r0, [r6, #12]
 8008cfe:	68db      	ldr	r3, [r3, #12]
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d1e4      	bne.n	8008cce <_Balloc+0x2e>
 8008d04:	2000      	movs	r0, #0
 8008d06:	bd70      	pop	{r4, r5, r6, pc}
 8008d08:	6802      	ldr	r2, [r0, #0]
 8008d0a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008d0e:	2300      	movs	r3, #0
 8008d10:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008d14:	e7f7      	b.n	8008d06 <_Balloc+0x66>
 8008d16:	bf00      	nop
 8008d18:	0800bdae 	.word	0x0800bdae
 8008d1c:	0800beb4 	.word	0x0800beb4

08008d20 <_Bfree>:
 8008d20:	b570      	push	{r4, r5, r6, lr}
 8008d22:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008d24:	4605      	mov	r5, r0
 8008d26:	460c      	mov	r4, r1
 8008d28:	b976      	cbnz	r6, 8008d48 <_Bfree+0x28>
 8008d2a:	2010      	movs	r0, #16
 8008d2c:	f7ff ff90 	bl	8008c50 <malloc>
 8008d30:	4602      	mov	r2, r0
 8008d32:	6268      	str	r0, [r5, #36]	; 0x24
 8008d34:	b920      	cbnz	r0, 8008d40 <_Bfree+0x20>
 8008d36:	4b09      	ldr	r3, [pc, #36]	; (8008d5c <_Bfree+0x3c>)
 8008d38:	4809      	ldr	r0, [pc, #36]	; (8008d60 <_Bfree+0x40>)
 8008d3a:	218a      	movs	r1, #138	; 0x8a
 8008d3c:	f000 feb8 	bl	8009ab0 <__assert_func>
 8008d40:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008d44:	6006      	str	r6, [r0, #0]
 8008d46:	60c6      	str	r6, [r0, #12]
 8008d48:	b13c      	cbz	r4, 8008d5a <_Bfree+0x3a>
 8008d4a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008d4c:	6862      	ldr	r2, [r4, #4]
 8008d4e:	68db      	ldr	r3, [r3, #12]
 8008d50:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008d54:	6021      	str	r1, [r4, #0]
 8008d56:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008d5a:	bd70      	pop	{r4, r5, r6, pc}
 8008d5c:	0800bdae 	.word	0x0800bdae
 8008d60:	0800beb4 	.word	0x0800beb4

08008d64 <__multadd>:
 8008d64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d68:	690e      	ldr	r6, [r1, #16]
 8008d6a:	4607      	mov	r7, r0
 8008d6c:	4698      	mov	r8, r3
 8008d6e:	460c      	mov	r4, r1
 8008d70:	f101 0014 	add.w	r0, r1, #20
 8008d74:	2300      	movs	r3, #0
 8008d76:	6805      	ldr	r5, [r0, #0]
 8008d78:	b2a9      	uxth	r1, r5
 8008d7a:	fb02 8101 	mla	r1, r2, r1, r8
 8008d7e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8008d82:	0c2d      	lsrs	r5, r5, #16
 8008d84:	fb02 c505 	mla	r5, r2, r5, ip
 8008d88:	b289      	uxth	r1, r1
 8008d8a:	3301      	adds	r3, #1
 8008d8c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8008d90:	429e      	cmp	r6, r3
 8008d92:	f840 1b04 	str.w	r1, [r0], #4
 8008d96:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8008d9a:	dcec      	bgt.n	8008d76 <__multadd+0x12>
 8008d9c:	f1b8 0f00 	cmp.w	r8, #0
 8008da0:	d022      	beq.n	8008de8 <__multadd+0x84>
 8008da2:	68a3      	ldr	r3, [r4, #8]
 8008da4:	42b3      	cmp	r3, r6
 8008da6:	dc19      	bgt.n	8008ddc <__multadd+0x78>
 8008da8:	6861      	ldr	r1, [r4, #4]
 8008daa:	4638      	mov	r0, r7
 8008dac:	3101      	adds	r1, #1
 8008dae:	f7ff ff77 	bl	8008ca0 <_Balloc>
 8008db2:	4605      	mov	r5, r0
 8008db4:	b928      	cbnz	r0, 8008dc2 <__multadd+0x5e>
 8008db6:	4602      	mov	r2, r0
 8008db8:	4b0d      	ldr	r3, [pc, #52]	; (8008df0 <__multadd+0x8c>)
 8008dba:	480e      	ldr	r0, [pc, #56]	; (8008df4 <__multadd+0x90>)
 8008dbc:	21b5      	movs	r1, #181	; 0xb5
 8008dbe:	f000 fe77 	bl	8009ab0 <__assert_func>
 8008dc2:	6922      	ldr	r2, [r4, #16]
 8008dc4:	3202      	adds	r2, #2
 8008dc6:	f104 010c 	add.w	r1, r4, #12
 8008dca:	0092      	lsls	r2, r2, #2
 8008dcc:	300c      	adds	r0, #12
 8008dce:	f7ff ff59 	bl	8008c84 <memcpy>
 8008dd2:	4621      	mov	r1, r4
 8008dd4:	4638      	mov	r0, r7
 8008dd6:	f7ff ffa3 	bl	8008d20 <_Bfree>
 8008dda:	462c      	mov	r4, r5
 8008ddc:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8008de0:	3601      	adds	r6, #1
 8008de2:	f8c3 8014 	str.w	r8, [r3, #20]
 8008de6:	6126      	str	r6, [r4, #16]
 8008de8:	4620      	mov	r0, r4
 8008dea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008dee:	bf00      	nop
 8008df0:	0800be24 	.word	0x0800be24
 8008df4:	0800beb4 	.word	0x0800beb4

08008df8 <__s2b>:
 8008df8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008dfc:	460c      	mov	r4, r1
 8008dfe:	4615      	mov	r5, r2
 8008e00:	461f      	mov	r7, r3
 8008e02:	2209      	movs	r2, #9
 8008e04:	3308      	adds	r3, #8
 8008e06:	4606      	mov	r6, r0
 8008e08:	fb93 f3f2 	sdiv	r3, r3, r2
 8008e0c:	2100      	movs	r1, #0
 8008e0e:	2201      	movs	r2, #1
 8008e10:	429a      	cmp	r2, r3
 8008e12:	db09      	blt.n	8008e28 <__s2b+0x30>
 8008e14:	4630      	mov	r0, r6
 8008e16:	f7ff ff43 	bl	8008ca0 <_Balloc>
 8008e1a:	b940      	cbnz	r0, 8008e2e <__s2b+0x36>
 8008e1c:	4602      	mov	r2, r0
 8008e1e:	4b19      	ldr	r3, [pc, #100]	; (8008e84 <__s2b+0x8c>)
 8008e20:	4819      	ldr	r0, [pc, #100]	; (8008e88 <__s2b+0x90>)
 8008e22:	21ce      	movs	r1, #206	; 0xce
 8008e24:	f000 fe44 	bl	8009ab0 <__assert_func>
 8008e28:	0052      	lsls	r2, r2, #1
 8008e2a:	3101      	adds	r1, #1
 8008e2c:	e7f0      	b.n	8008e10 <__s2b+0x18>
 8008e2e:	9b08      	ldr	r3, [sp, #32]
 8008e30:	6143      	str	r3, [r0, #20]
 8008e32:	2d09      	cmp	r5, #9
 8008e34:	f04f 0301 	mov.w	r3, #1
 8008e38:	6103      	str	r3, [r0, #16]
 8008e3a:	dd16      	ble.n	8008e6a <__s2b+0x72>
 8008e3c:	f104 0909 	add.w	r9, r4, #9
 8008e40:	46c8      	mov	r8, r9
 8008e42:	442c      	add	r4, r5
 8008e44:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008e48:	4601      	mov	r1, r0
 8008e4a:	3b30      	subs	r3, #48	; 0x30
 8008e4c:	220a      	movs	r2, #10
 8008e4e:	4630      	mov	r0, r6
 8008e50:	f7ff ff88 	bl	8008d64 <__multadd>
 8008e54:	45a0      	cmp	r8, r4
 8008e56:	d1f5      	bne.n	8008e44 <__s2b+0x4c>
 8008e58:	f1a5 0408 	sub.w	r4, r5, #8
 8008e5c:	444c      	add	r4, r9
 8008e5e:	1b2d      	subs	r5, r5, r4
 8008e60:	1963      	adds	r3, r4, r5
 8008e62:	42bb      	cmp	r3, r7
 8008e64:	db04      	blt.n	8008e70 <__s2b+0x78>
 8008e66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008e6a:	340a      	adds	r4, #10
 8008e6c:	2509      	movs	r5, #9
 8008e6e:	e7f6      	b.n	8008e5e <__s2b+0x66>
 8008e70:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008e74:	4601      	mov	r1, r0
 8008e76:	3b30      	subs	r3, #48	; 0x30
 8008e78:	220a      	movs	r2, #10
 8008e7a:	4630      	mov	r0, r6
 8008e7c:	f7ff ff72 	bl	8008d64 <__multadd>
 8008e80:	e7ee      	b.n	8008e60 <__s2b+0x68>
 8008e82:	bf00      	nop
 8008e84:	0800be24 	.word	0x0800be24
 8008e88:	0800beb4 	.word	0x0800beb4

08008e8c <__hi0bits>:
 8008e8c:	0c03      	lsrs	r3, r0, #16
 8008e8e:	041b      	lsls	r3, r3, #16
 8008e90:	b9d3      	cbnz	r3, 8008ec8 <__hi0bits+0x3c>
 8008e92:	0400      	lsls	r0, r0, #16
 8008e94:	2310      	movs	r3, #16
 8008e96:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008e9a:	bf04      	itt	eq
 8008e9c:	0200      	lsleq	r0, r0, #8
 8008e9e:	3308      	addeq	r3, #8
 8008ea0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008ea4:	bf04      	itt	eq
 8008ea6:	0100      	lsleq	r0, r0, #4
 8008ea8:	3304      	addeq	r3, #4
 8008eaa:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008eae:	bf04      	itt	eq
 8008eb0:	0080      	lsleq	r0, r0, #2
 8008eb2:	3302      	addeq	r3, #2
 8008eb4:	2800      	cmp	r0, #0
 8008eb6:	db05      	blt.n	8008ec4 <__hi0bits+0x38>
 8008eb8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008ebc:	f103 0301 	add.w	r3, r3, #1
 8008ec0:	bf08      	it	eq
 8008ec2:	2320      	moveq	r3, #32
 8008ec4:	4618      	mov	r0, r3
 8008ec6:	4770      	bx	lr
 8008ec8:	2300      	movs	r3, #0
 8008eca:	e7e4      	b.n	8008e96 <__hi0bits+0xa>

08008ecc <__lo0bits>:
 8008ecc:	6803      	ldr	r3, [r0, #0]
 8008ece:	f013 0207 	ands.w	r2, r3, #7
 8008ed2:	4601      	mov	r1, r0
 8008ed4:	d00b      	beq.n	8008eee <__lo0bits+0x22>
 8008ed6:	07da      	lsls	r2, r3, #31
 8008ed8:	d424      	bmi.n	8008f24 <__lo0bits+0x58>
 8008eda:	0798      	lsls	r0, r3, #30
 8008edc:	bf49      	itett	mi
 8008ede:	085b      	lsrmi	r3, r3, #1
 8008ee0:	089b      	lsrpl	r3, r3, #2
 8008ee2:	2001      	movmi	r0, #1
 8008ee4:	600b      	strmi	r3, [r1, #0]
 8008ee6:	bf5c      	itt	pl
 8008ee8:	600b      	strpl	r3, [r1, #0]
 8008eea:	2002      	movpl	r0, #2
 8008eec:	4770      	bx	lr
 8008eee:	b298      	uxth	r0, r3
 8008ef0:	b9b0      	cbnz	r0, 8008f20 <__lo0bits+0x54>
 8008ef2:	0c1b      	lsrs	r3, r3, #16
 8008ef4:	2010      	movs	r0, #16
 8008ef6:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008efa:	bf04      	itt	eq
 8008efc:	0a1b      	lsreq	r3, r3, #8
 8008efe:	3008      	addeq	r0, #8
 8008f00:	071a      	lsls	r2, r3, #28
 8008f02:	bf04      	itt	eq
 8008f04:	091b      	lsreq	r3, r3, #4
 8008f06:	3004      	addeq	r0, #4
 8008f08:	079a      	lsls	r2, r3, #30
 8008f0a:	bf04      	itt	eq
 8008f0c:	089b      	lsreq	r3, r3, #2
 8008f0e:	3002      	addeq	r0, #2
 8008f10:	07da      	lsls	r2, r3, #31
 8008f12:	d403      	bmi.n	8008f1c <__lo0bits+0x50>
 8008f14:	085b      	lsrs	r3, r3, #1
 8008f16:	f100 0001 	add.w	r0, r0, #1
 8008f1a:	d005      	beq.n	8008f28 <__lo0bits+0x5c>
 8008f1c:	600b      	str	r3, [r1, #0]
 8008f1e:	4770      	bx	lr
 8008f20:	4610      	mov	r0, r2
 8008f22:	e7e8      	b.n	8008ef6 <__lo0bits+0x2a>
 8008f24:	2000      	movs	r0, #0
 8008f26:	4770      	bx	lr
 8008f28:	2020      	movs	r0, #32
 8008f2a:	4770      	bx	lr

08008f2c <__i2b>:
 8008f2c:	b510      	push	{r4, lr}
 8008f2e:	460c      	mov	r4, r1
 8008f30:	2101      	movs	r1, #1
 8008f32:	f7ff feb5 	bl	8008ca0 <_Balloc>
 8008f36:	4602      	mov	r2, r0
 8008f38:	b928      	cbnz	r0, 8008f46 <__i2b+0x1a>
 8008f3a:	4b05      	ldr	r3, [pc, #20]	; (8008f50 <__i2b+0x24>)
 8008f3c:	4805      	ldr	r0, [pc, #20]	; (8008f54 <__i2b+0x28>)
 8008f3e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008f42:	f000 fdb5 	bl	8009ab0 <__assert_func>
 8008f46:	2301      	movs	r3, #1
 8008f48:	6144      	str	r4, [r0, #20]
 8008f4a:	6103      	str	r3, [r0, #16]
 8008f4c:	bd10      	pop	{r4, pc}
 8008f4e:	bf00      	nop
 8008f50:	0800be24 	.word	0x0800be24
 8008f54:	0800beb4 	.word	0x0800beb4

08008f58 <__multiply>:
 8008f58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f5c:	4614      	mov	r4, r2
 8008f5e:	690a      	ldr	r2, [r1, #16]
 8008f60:	6923      	ldr	r3, [r4, #16]
 8008f62:	429a      	cmp	r2, r3
 8008f64:	bfb8      	it	lt
 8008f66:	460b      	movlt	r3, r1
 8008f68:	460d      	mov	r5, r1
 8008f6a:	bfbc      	itt	lt
 8008f6c:	4625      	movlt	r5, r4
 8008f6e:	461c      	movlt	r4, r3
 8008f70:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8008f74:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8008f78:	68ab      	ldr	r3, [r5, #8]
 8008f7a:	6869      	ldr	r1, [r5, #4]
 8008f7c:	eb0a 0709 	add.w	r7, sl, r9
 8008f80:	42bb      	cmp	r3, r7
 8008f82:	b085      	sub	sp, #20
 8008f84:	bfb8      	it	lt
 8008f86:	3101      	addlt	r1, #1
 8008f88:	f7ff fe8a 	bl	8008ca0 <_Balloc>
 8008f8c:	b930      	cbnz	r0, 8008f9c <__multiply+0x44>
 8008f8e:	4602      	mov	r2, r0
 8008f90:	4b42      	ldr	r3, [pc, #264]	; (800909c <__multiply+0x144>)
 8008f92:	4843      	ldr	r0, [pc, #268]	; (80090a0 <__multiply+0x148>)
 8008f94:	f240 115d 	movw	r1, #349	; 0x15d
 8008f98:	f000 fd8a 	bl	8009ab0 <__assert_func>
 8008f9c:	f100 0614 	add.w	r6, r0, #20
 8008fa0:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8008fa4:	4633      	mov	r3, r6
 8008fa6:	2200      	movs	r2, #0
 8008fa8:	4543      	cmp	r3, r8
 8008faa:	d31e      	bcc.n	8008fea <__multiply+0x92>
 8008fac:	f105 0c14 	add.w	ip, r5, #20
 8008fb0:	f104 0314 	add.w	r3, r4, #20
 8008fb4:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8008fb8:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8008fbc:	9202      	str	r2, [sp, #8]
 8008fbe:	ebac 0205 	sub.w	r2, ip, r5
 8008fc2:	3a15      	subs	r2, #21
 8008fc4:	f022 0203 	bic.w	r2, r2, #3
 8008fc8:	3204      	adds	r2, #4
 8008fca:	f105 0115 	add.w	r1, r5, #21
 8008fce:	458c      	cmp	ip, r1
 8008fd0:	bf38      	it	cc
 8008fd2:	2204      	movcc	r2, #4
 8008fd4:	9201      	str	r2, [sp, #4]
 8008fd6:	9a02      	ldr	r2, [sp, #8]
 8008fd8:	9303      	str	r3, [sp, #12]
 8008fda:	429a      	cmp	r2, r3
 8008fdc:	d808      	bhi.n	8008ff0 <__multiply+0x98>
 8008fde:	2f00      	cmp	r7, #0
 8008fe0:	dc55      	bgt.n	800908e <__multiply+0x136>
 8008fe2:	6107      	str	r7, [r0, #16]
 8008fe4:	b005      	add	sp, #20
 8008fe6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008fea:	f843 2b04 	str.w	r2, [r3], #4
 8008fee:	e7db      	b.n	8008fa8 <__multiply+0x50>
 8008ff0:	f8b3 a000 	ldrh.w	sl, [r3]
 8008ff4:	f1ba 0f00 	cmp.w	sl, #0
 8008ff8:	d020      	beq.n	800903c <__multiply+0xe4>
 8008ffa:	f105 0e14 	add.w	lr, r5, #20
 8008ffe:	46b1      	mov	r9, r6
 8009000:	2200      	movs	r2, #0
 8009002:	f85e 4b04 	ldr.w	r4, [lr], #4
 8009006:	f8d9 b000 	ldr.w	fp, [r9]
 800900a:	b2a1      	uxth	r1, r4
 800900c:	fa1f fb8b 	uxth.w	fp, fp
 8009010:	fb0a b101 	mla	r1, sl, r1, fp
 8009014:	4411      	add	r1, r2
 8009016:	f8d9 2000 	ldr.w	r2, [r9]
 800901a:	0c24      	lsrs	r4, r4, #16
 800901c:	0c12      	lsrs	r2, r2, #16
 800901e:	fb0a 2404 	mla	r4, sl, r4, r2
 8009022:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8009026:	b289      	uxth	r1, r1
 8009028:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800902c:	45f4      	cmp	ip, lr
 800902e:	f849 1b04 	str.w	r1, [r9], #4
 8009032:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8009036:	d8e4      	bhi.n	8009002 <__multiply+0xaa>
 8009038:	9901      	ldr	r1, [sp, #4]
 800903a:	5072      	str	r2, [r6, r1]
 800903c:	9a03      	ldr	r2, [sp, #12]
 800903e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009042:	3304      	adds	r3, #4
 8009044:	f1b9 0f00 	cmp.w	r9, #0
 8009048:	d01f      	beq.n	800908a <__multiply+0x132>
 800904a:	6834      	ldr	r4, [r6, #0]
 800904c:	f105 0114 	add.w	r1, r5, #20
 8009050:	46b6      	mov	lr, r6
 8009052:	f04f 0a00 	mov.w	sl, #0
 8009056:	880a      	ldrh	r2, [r1, #0]
 8009058:	f8be b002 	ldrh.w	fp, [lr, #2]
 800905c:	fb09 b202 	mla	r2, r9, r2, fp
 8009060:	4492      	add	sl, r2
 8009062:	b2a4      	uxth	r4, r4
 8009064:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8009068:	f84e 4b04 	str.w	r4, [lr], #4
 800906c:	f851 4b04 	ldr.w	r4, [r1], #4
 8009070:	f8be 2000 	ldrh.w	r2, [lr]
 8009074:	0c24      	lsrs	r4, r4, #16
 8009076:	fb09 2404 	mla	r4, r9, r4, r2
 800907a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800907e:	458c      	cmp	ip, r1
 8009080:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8009084:	d8e7      	bhi.n	8009056 <__multiply+0xfe>
 8009086:	9a01      	ldr	r2, [sp, #4]
 8009088:	50b4      	str	r4, [r6, r2]
 800908a:	3604      	adds	r6, #4
 800908c:	e7a3      	b.n	8008fd6 <__multiply+0x7e>
 800908e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009092:	2b00      	cmp	r3, #0
 8009094:	d1a5      	bne.n	8008fe2 <__multiply+0x8a>
 8009096:	3f01      	subs	r7, #1
 8009098:	e7a1      	b.n	8008fde <__multiply+0x86>
 800909a:	bf00      	nop
 800909c:	0800be24 	.word	0x0800be24
 80090a0:	0800beb4 	.word	0x0800beb4

080090a4 <__pow5mult>:
 80090a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80090a8:	4615      	mov	r5, r2
 80090aa:	f012 0203 	ands.w	r2, r2, #3
 80090ae:	4606      	mov	r6, r0
 80090b0:	460f      	mov	r7, r1
 80090b2:	d007      	beq.n	80090c4 <__pow5mult+0x20>
 80090b4:	4c25      	ldr	r4, [pc, #148]	; (800914c <__pow5mult+0xa8>)
 80090b6:	3a01      	subs	r2, #1
 80090b8:	2300      	movs	r3, #0
 80090ba:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80090be:	f7ff fe51 	bl	8008d64 <__multadd>
 80090c2:	4607      	mov	r7, r0
 80090c4:	10ad      	asrs	r5, r5, #2
 80090c6:	d03d      	beq.n	8009144 <__pow5mult+0xa0>
 80090c8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80090ca:	b97c      	cbnz	r4, 80090ec <__pow5mult+0x48>
 80090cc:	2010      	movs	r0, #16
 80090ce:	f7ff fdbf 	bl	8008c50 <malloc>
 80090d2:	4602      	mov	r2, r0
 80090d4:	6270      	str	r0, [r6, #36]	; 0x24
 80090d6:	b928      	cbnz	r0, 80090e4 <__pow5mult+0x40>
 80090d8:	4b1d      	ldr	r3, [pc, #116]	; (8009150 <__pow5mult+0xac>)
 80090da:	481e      	ldr	r0, [pc, #120]	; (8009154 <__pow5mult+0xb0>)
 80090dc:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80090e0:	f000 fce6 	bl	8009ab0 <__assert_func>
 80090e4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80090e8:	6004      	str	r4, [r0, #0]
 80090ea:	60c4      	str	r4, [r0, #12]
 80090ec:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80090f0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80090f4:	b94c      	cbnz	r4, 800910a <__pow5mult+0x66>
 80090f6:	f240 2171 	movw	r1, #625	; 0x271
 80090fa:	4630      	mov	r0, r6
 80090fc:	f7ff ff16 	bl	8008f2c <__i2b>
 8009100:	2300      	movs	r3, #0
 8009102:	f8c8 0008 	str.w	r0, [r8, #8]
 8009106:	4604      	mov	r4, r0
 8009108:	6003      	str	r3, [r0, #0]
 800910a:	f04f 0900 	mov.w	r9, #0
 800910e:	07eb      	lsls	r3, r5, #31
 8009110:	d50a      	bpl.n	8009128 <__pow5mult+0x84>
 8009112:	4639      	mov	r1, r7
 8009114:	4622      	mov	r2, r4
 8009116:	4630      	mov	r0, r6
 8009118:	f7ff ff1e 	bl	8008f58 <__multiply>
 800911c:	4639      	mov	r1, r7
 800911e:	4680      	mov	r8, r0
 8009120:	4630      	mov	r0, r6
 8009122:	f7ff fdfd 	bl	8008d20 <_Bfree>
 8009126:	4647      	mov	r7, r8
 8009128:	106d      	asrs	r5, r5, #1
 800912a:	d00b      	beq.n	8009144 <__pow5mult+0xa0>
 800912c:	6820      	ldr	r0, [r4, #0]
 800912e:	b938      	cbnz	r0, 8009140 <__pow5mult+0x9c>
 8009130:	4622      	mov	r2, r4
 8009132:	4621      	mov	r1, r4
 8009134:	4630      	mov	r0, r6
 8009136:	f7ff ff0f 	bl	8008f58 <__multiply>
 800913a:	6020      	str	r0, [r4, #0]
 800913c:	f8c0 9000 	str.w	r9, [r0]
 8009140:	4604      	mov	r4, r0
 8009142:	e7e4      	b.n	800910e <__pow5mult+0x6a>
 8009144:	4638      	mov	r0, r7
 8009146:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800914a:	bf00      	nop
 800914c:	0800c008 	.word	0x0800c008
 8009150:	0800bdae 	.word	0x0800bdae
 8009154:	0800beb4 	.word	0x0800beb4

08009158 <__lshift>:
 8009158:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800915c:	460c      	mov	r4, r1
 800915e:	6849      	ldr	r1, [r1, #4]
 8009160:	6923      	ldr	r3, [r4, #16]
 8009162:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009166:	68a3      	ldr	r3, [r4, #8]
 8009168:	4607      	mov	r7, r0
 800916a:	4691      	mov	r9, r2
 800916c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009170:	f108 0601 	add.w	r6, r8, #1
 8009174:	42b3      	cmp	r3, r6
 8009176:	db0b      	blt.n	8009190 <__lshift+0x38>
 8009178:	4638      	mov	r0, r7
 800917a:	f7ff fd91 	bl	8008ca0 <_Balloc>
 800917e:	4605      	mov	r5, r0
 8009180:	b948      	cbnz	r0, 8009196 <__lshift+0x3e>
 8009182:	4602      	mov	r2, r0
 8009184:	4b28      	ldr	r3, [pc, #160]	; (8009228 <__lshift+0xd0>)
 8009186:	4829      	ldr	r0, [pc, #164]	; (800922c <__lshift+0xd4>)
 8009188:	f240 11d9 	movw	r1, #473	; 0x1d9
 800918c:	f000 fc90 	bl	8009ab0 <__assert_func>
 8009190:	3101      	adds	r1, #1
 8009192:	005b      	lsls	r3, r3, #1
 8009194:	e7ee      	b.n	8009174 <__lshift+0x1c>
 8009196:	2300      	movs	r3, #0
 8009198:	f100 0114 	add.w	r1, r0, #20
 800919c:	f100 0210 	add.w	r2, r0, #16
 80091a0:	4618      	mov	r0, r3
 80091a2:	4553      	cmp	r3, sl
 80091a4:	db33      	blt.n	800920e <__lshift+0xb6>
 80091a6:	6920      	ldr	r0, [r4, #16]
 80091a8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80091ac:	f104 0314 	add.w	r3, r4, #20
 80091b0:	f019 091f 	ands.w	r9, r9, #31
 80091b4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80091b8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80091bc:	d02b      	beq.n	8009216 <__lshift+0xbe>
 80091be:	f1c9 0e20 	rsb	lr, r9, #32
 80091c2:	468a      	mov	sl, r1
 80091c4:	2200      	movs	r2, #0
 80091c6:	6818      	ldr	r0, [r3, #0]
 80091c8:	fa00 f009 	lsl.w	r0, r0, r9
 80091cc:	4302      	orrs	r2, r0
 80091ce:	f84a 2b04 	str.w	r2, [sl], #4
 80091d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80091d6:	459c      	cmp	ip, r3
 80091d8:	fa22 f20e 	lsr.w	r2, r2, lr
 80091dc:	d8f3      	bhi.n	80091c6 <__lshift+0x6e>
 80091de:	ebac 0304 	sub.w	r3, ip, r4
 80091e2:	3b15      	subs	r3, #21
 80091e4:	f023 0303 	bic.w	r3, r3, #3
 80091e8:	3304      	adds	r3, #4
 80091ea:	f104 0015 	add.w	r0, r4, #21
 80091ee:	4584      	cmp	ip, r0
 80091f0:	bf38      	it	cc
 80091f2:	2304      	movcc	r3, #4
 80091f4:	50ca      	str	r2, [r1, r3]
 80091f6:	b10a      	cbz	r2, 80091fc <__lshift+0xa4>
 80091f8:	f108 0602 	add.w	r6, r8, #2
 80091fc:	3e01      	subs	r6, #1
 80091fe:	4638      	mov	r0, r7
 8009200:	612e      	str	r6, [r5, #16]
 8009202:	4621      	mov	r1, r4
 8009204:	f7ff fd8c 	bl	8008d20 <_Bfree>
 8009208:	4628      	mov	r0, r5
 800920a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800920e:	f842 0f04 	str.w	r0, [r2, #4]!
 8009212:	3301      	adds	r3, #1
 8009214:	e7c5      	b.n	80091a2 <__lshift+0x4a>
 8009216:	3904      	subs	r1, #4
 8009218:	f853 2b04 	ldr.w	r2, [r3], #4
 800921c:	f841 2f04 	str.w	r2, [r1, #4]!
 8009220:	459c      	cmp	ip, r3
 8009222:	d8f9      	bhi.n	8009218 <__lshift+0xc0>
 8009224:	e7ea      	b.n	80091fc <__lshift+0xa4>
 8009226:	bf00      	nop
 8009228:	0800be24 	.word	0x0800be24
 800922c:	0800beb4 	.word	0x0800beb4

08009230 <__mcmp>:
 8009230:	b530      	push	{r4, r5, lr}
 8009232:	6902      	ldr	r2, [r0, #16]
 8009234:	690c      	ldr	r4, [r1, #16]
 8009236:	1b12      	subs	r2, r2, r4
 8009238:	d10e      	bne.n	8009258 <__mcmp+0x28>
 800923a:	f100 0314 	add.w	r3, r0, #20
 800923e:	3114      	adds	r1, #20
 8009240:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009244:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009248:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800924c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009250:	42a5      	cmp	r5, r4
 8009252:	d003      	beq.n	800925c <__mcmp+0x2c>
 8009254:	d305      	bcc.n	8009262 <__mcmp+0x32>
 8009256:	2201      	movs	r2, #1
 8009258:	4610      	mov	r0, r2
 800925a:	bd30      	pop	{r4, r5, pc}
 800925c:	4283      	cmp	r3, r0
 800925e:	d3f3      	bcc.n	8009248 <__mcmp+0x18>
 8009260:	e7fa      	b.n	8009258 <__mcmp+0x28>
 8009262:	f04f 32ff 	mov.w	r2, #4294967295
 8009266:	e7f7      	b.n	8009258 <__mcmp+0x28>

08009268 <__mdiff>:
 8009268:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800926c:	460c      	mov	r4, r1
 800926e:	4606      	mov	r6, r0
 8009270:	4611      	mov	r1, r2
 8009272:	4620      	mov	r0, r4
 8009274:	4617      	mov	r7, r2
 8009276:	f7ff ffdb 	bl	8009230 <__mcmp>
 800927a:	1e05      	subs	r5, r0, #0
 800927c:	d110      	bne.n	80092a0 <__mdiff+0x38>
 800927e:	4629      	mov	r1, r5
 8009280:	4630      	mov	r0, r6
 8009282:	f7ff fd0d 	bl	8008ca0 <_Balloc>
 8009286:	b930      	cbnz	r0, 8009296 <__mdiff+0x2e>
 8009288:	4b39      	ldr	r3, [pc, #228]	; (8009370 <__mdiff+0x108>)
 800928a:	4602      	mov	r2, r0
 800928c:	f240 2132 	movw	r1, #562	; 0x232
 8009290:	4838      	ldr	r0, [pc, #224]	; (8009374 <__mdiff+0x10c>)
 8009292:	f000 fc0d 	bl	8009ab0 <__assert_func>
 8009296:	2301      	movs	r3, #1
 8009298:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800929c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092a0:	bfa4      	itt	ge
 80092a2:	463b      	movge	r3, r7
 80092a4:	4627      	movge	r7, r4
 80092a6:	4630      	mov	r0, r6
 80092a8:	6879      	ldr	r1, [r7, #4]
 80092aa:	bfa6      	itte	ge
 80092ac:	461c      	movge	r4, r3
 80092ae:	2500      	movge	r5, #0
 80092b0:	2501      	movlt	r5, #1
 80092b2:	f7ff fcf5 	bl	8008ca0 <_Balloc>
 80092b6:	b920      	cbnz	r0, 80092c2 <__mdiff+0x5a>
 80092b8:	4b2d      	ldr	r3, [pc, #180]	; (8009370 <__mdiff+0x108>)
 80092ba:	4602      	mov	r2, r0
 80092bc:	f44f 7110 	mov.w	r1, #576	; 0x240
 80092c0:	e7e6      	b.n	8009290 <__mdiff+0x28>
 80092c2:	693e      	ldr	r6, [r7, #16]
 80092c4:	60c5      	str	r5, [r0, #12]
 80092c6:	6925      	ldr	r5, [r4, #16]
 80092c8:	f107 0114 	add.w	r1, r7, #20
 80092cc:	f104 0914 	add.w	r9, r4, #20
 80092d0:	f100 0e14 	add.w	lr, r0, #20
 80092d4:	f107 0210 	add.w	r2, r7, #16
 80092d8:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 80092dc:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 80092e0:	46f2      	mov	sl, lr
 80092e2:	2700      	movs	r7, #0
 80092e4:	f859 3b04 	ldr.w	r3, [r9], #4
 80092e8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80092ec:	fa1f f883 	uxth.w	r8, r3
 80092f0:	fa17 f78b 	uxtah	r7, r7, fp
 80092f4:	0c1b      	lsrs	r3, r3, #16
 80092f6:	eba7 0808 	sub.w	r8, r7, r8
 80092fa:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80092fe:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009302:	fa1f f888 	uxth.w	r8, r8
 8009306:	141f      	asrs	r7, r3, #16
 8009308:	454d      	cmp	r5, r9
 800930a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800930e:	f84a 3b04 	str.w	r3, [sl], #4
 8009312:	d8e7      	bhi.n	80092e4 <__mdiff+0x7c>
 8009314:	1b2b      	subs	r3, r5, r4
 8009316:	3b15      	subs	r3, #21
 8009318:	f023 0303 	bic.w	r3, r3, #3
 800931c:	3304      	adds	r3, #4
 800931e:	3415      	adds	r4, #21
 8009320:	42a5      	cmp	r5, r4
 8009322:	bf38      	it	cc
 8009324:	2304      	movcc	r3, #4
 8009326:	4419      	add	r1, r3
 8009328:	4473      	add	r3, lr
 800932a:	469e      	mov	lr, r3
 800932c:	460d      	mov	r5, r1
 800932e:	4565      	cmp	r5, ip
 8009330:	d30e      	bcc.n	8009350 <__mdiff+0xe8>
 8009332:	f10c 0203 	add.w	r2, ip, #3
 8009336:	1a52      	subs	r2, r2, r1
 8009338:	f022 0203 	bic.w	r2, r2, #3
 800933c:	3903      	subs	r1, #3
 800933e:	458c      	cmp	ip, r1
 8009340:	bf38      	it	cc
 8009342:	2200      	movcc	r2, #0
 8009344:	441a      	add	r2, r3
 8009346:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800934a:	b17b      	cbz	r3, 800936c <__mdiff+0x104>
 800934c:	6106      	str	r6, [r0, #16]
 800934e:	e7a5      	b.n	800929c <__mdiff+0x34>
 8009350:	f855 8b04 	ldr.w	r8, [r5], #4
 8009354:	fa17 f488 	uxtah	r4, r7, r8
 8009358:	1422      	asrs	r2, r4, #16
 800935a:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800935e:	b2a4      	uxth	r4, r4
 8009360:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8009364:	f84e 4b04 	str.w	r4, [lr], #4
 8009368:	1417      	asrs	r7, r2, #16
 800936a:	e7e0      	b.n	800932e <__mdiff+0xc6>
 800936c:	3e01      	subs	r6, #1
 800936e:	e7ea      	b.n	8009346 <__mdiff+0xde>
 8009370:	0800be24 	.word	0x0800be24
 8009374:	0800beb4 	.word	0x0800beb4

08009378 <__ulp>:
 8009378:	b082      	sub	sp, #8
 800937a:	ed8d 0b00 	vstr	d0, [sp]
 800937e:	9b01      	ldr	r3, [sp, #4]
 8009380:	4912      	ldr	r1, [pc, #72]	; (80093cc <__ulp+0x54>)
 8009382:	4019      	ands	r1, r3
 8009384:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8009388:	2900      	cmp	r1, #0
 800938a:	dd05      	ble.n	8009398 <__ulp+0x20>
 800938c:	2200      	movs	r2, #0
 800938e:	460b      	mov	r3, r1
 8009390:	ec43 2b10 	vmov	d0, r2, r3
 8009394:	b002      	add	sp, #8
 8009396:	4770      	bx	lr
 8009398:	4249      	negs	r1, r1
 800939a:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800939e:	ea4f 5021 	mov.w	r0, r1, asr #20
 80093a2:	f04f 0200 	mov.w	r2, #0
 80093a6:	f04f 0300 	mov.w	r3, #0
 80093aa:	da04      	bge.n	80093b6 <__ulp+0x3e>
 80093ac:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 80093b0:	fa41 f300 	asr.w	r3, r1, r0
 80093b4:	e7ec      	b.n	8009390 <__ulp+0x18>
 80093b6:	f1a0 0114 	sub.w	r1, r0, #20
 80093ba:	291e      	cmp	r1, #30
 80093bc:	bfda      	itte	le
 80093be:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 80093c2:	fa20 f101 	lsrle.w	r1, r0, r1
 80093c6:	2101      	movgt	r1, #1
 80093c8:	460a      	mov	r2, r1
 80093ca:	e7e1      	b.n	8009390 <__ulp+0x18>
 80093cc:	7ff00000 	.word	0x7ff00000

080093d0 <__b2d>:
 80093d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093d2:	6905      	ldr	r5, [r0, #16]
 80093d4:	f100 0714 	add.w	r7, r0, #20
 80093d8:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 80093dc:	1f2e      	subs	r6, r5, #4
 80093de:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80093e2:	4620      	mov	r0, r4
 80093e4:	f7ff fd52 	bl	8008e8c <__hi0bits>
 80093e8:	f1c0 0320 	rsb	r3, r0, #32
 80093ec:	280a      	cmp	r0, #10
 80093ee:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800946c <__b2d+0x9c>
 80093f2:	600b      	str	r3, [r1, #0]
 80093f4:	dc14      	bgt.n	8009420 <__b2d+0x50>
 80093f6:	f1c0 0e0b 	rsb	lr, r0, #11
 80093fa:	fa24 f10e 	lsr.w	r1, r4, lr
 80093fe:	42b7      	cmp	r7, r6
 8009400:	ea41 030c 	orr.w	r3, r1, ip
 8009404:	bf34      	ite	cc
 8009406:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800940a:	2100      	movcs	r1, #0
 800940c:	3015      	adds	r0, #21
 800940e:	fa04 f000 	lsl.w	r0, r4, r0
 8009412:	fa21 f10e 	lsr.w	r1, r1, lr
 8009416:	ea40 0201 	orr.w	r2, r0, r1
 800941a:	ec43 2b10 	vmov	d0, r2, r3
 800941e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009420:	42b7      	cmp	r7, r6
 8009422:	bf3a      	itte	cc
 8009424:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009428:	f1a5 0608 	subcc.w	r6, r5, #8
 800942c:	2100      	movcs	r1, #0
 800942e:	380b      	subs	r0, #11
 8009430:	d017      	beq.n	8009462 <__b2d+0x92>
 8009432:	f1c0 0c20 	rsb	ip, r0, #32
 8009436:	fa04 f500 	lsl.w	r5, r4, r0
 800943a:	42be      	cmp	r6, r7
 800943c:	fa21 f40c 	lsr.w	r4, r1, ip
 8009440:	ea45 0504 	orr.w	r5, r5, r4
 8009444:	bf8c      	ite	hi
 8009446:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800944a:	2400      	movls	r4, #0
 800944c:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8009450:	fa01 f000 	lsl.w	r0, r1, r0
 8009454:	fa24 f40c 	lsr.w	r4, r4, ip
 8009458:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800945c:	ea40 0204 	orr.w	r2, r0, r4
 8009460:	e7db      	b.n	800941a <__b2d+0x4a>
 8009462:	ea44 030c 	orr.w	r3, r4, ip
 8009466:	460a      	mov	r2, r1
 8009468:	e7d7      	b.n	800941a <__b2d+0x4a>
 800946a:	bf00      	nop
 800946c:	3ff00000 	.word	0x3ff00000

08009470 <__d2b>:
 8009470:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009474:	4689      	mov	r9, r1
 8009476:	2101      	movs	r1, #1
 8009478:	ec57 6b10 	vmov	r6, r7, d0
 800947c:	4690      	mov	r8, r2
 800947e:	f7ff fc0f 	bl	8008ca0 <_Balloc>
 8009482:	4604      	mov	r4, r0
 8009484:	b930      	cbnz	r0, 8009494 <__d2b+0x24>
 8009486:	4602      	mov	r2, r0
 8009488:	4b25      	ldr	r3, [pc, #148]	; (8009520 <__d2b+0xb0>)
 800948a:	4826      	ldr	r0, [pc, #152]	; (8009524 <__d2b+0xb4>)
 800948c:	f240 310a 	movw	r1, #778	; 0x30a
 8009490:	f000 fb0e 	bl	8009ab0 <__assert_func>
 8009494:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009498:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800949c:	bb35      	cbnz	r5, 80094ec <__d2b+0x7c>
 800949e:	2e00      	cmp	r6, #0
 80094a0:	9301      	str	r3, [sp, #4]
 80094a2:	d028      	beq.n	80094f6 <__d2b+0x86>
 80094a4:	4668      	mov	r0, sp
 80094a6:	9600      	str	r6, [sp, #0]
 80094a8:	f7ff fd10 	bl	8008ecc <__lo0bits>
 80094ac:	9900      	ldr	r1, [sp, #0]
 80094ae:	b300      	cbz	r0, 80094f2 <__d2b+0x82>
 80094b0:	9a01      	ldr	r2, [sp, #4]
 80094b2:	f1c0 0320 	rsb	r3, r0, #32
 80094b6:	fa02 f303 	lsl.w	r3, r2, r3
 80094ba:	430b      	orrs	r3, r1
 80094bc:	40c2      	lsrs	r2, r0
 80094be:	6163      	str	r3, [r4, #20]
 80094c0:	9201      	str	r2, [sp, #4]
 80094c2:	9b01      	ldr	r3, [sp, #4]
 80094c4:	61a3      	str	r3, [r4, #24]
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	bf14      	ite	ne
 80094ca:	2202      	movne	r2, #2
 80094cc:	2201      	moveq	r2, #1
 80094ce:	6122      	str	r2, [r4, #16]
 80094d0:	b1d5      	cbz	r5, 8009508 <__d2b+0x98>
 80094d2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80094d6:	4405      	add	r5, r0
 80094d8:	f8c9 5000 	str.w	r5, [r9]
 80094dc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80094e0:	f8c8 0000 	str.w	r0, [r8]
 80094e4:	4620      	mov	r0, r4
 80094e6:	b003      	add	sp, #12
 80094e8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80094ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80094f0:	e7d5      	b.n	800949e <__d2b+0x2e>
 80094f2:	6161      	str	r1, [r4, #20]
 80094f4:	e7e5      	b.n	80094c2 <__d2b+0x52>
 80094f6:	a801      	add	r0, sp, #4
 80094f8:	f7ff fce8 	bl	8008ecc <__lo0bits>
 80094fc:	9b01      	ldr	r3, [sp, #4]
 80094fe:	6163      	str	r3, [r4, #20]
 8009500:	2201      	movs	r2, #1
 8009502:	6122      	str	r2, [r4, #16]
 8009504:	3020      	adds	r0, #32
 8009506:	e7e3      	b.n	80094d0 <__d2b+0x60>
 8009508:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800950c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009510:	f8c9 0000 	str.w	r0, [r9]
 8009514:	6918      	ldr	r0, [r3, #16]
 8009516:	f7ff fcb9 	bl	8008e8c <__hi0bits>
 800951a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800951e:	e7df      	b.n	80094e0 <__d2b+0x70>
 8009520:	0800be24 	.word	0x0800be24
 8009524:	0800beb4 	.word	0x0800beb4

08009528 <__ratio>:
 8009528:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800952c:	4688      	mov	r8, r1
 800952e:	4669      	mov	r1, sp
 8009530:	4681      	mov	r9, r0
 8009532:	f7ff ff4d 	bl	80093d0 <__b2d>
 8009536:	a901      	add	r1, sp, #4
 8009538:	4640      	mov	r0, r8
 800953a:	ec55 4b10 	vmov	r4, r5, d0
 800953e:	f7ff ff47 	bl	80093d0 <__b2d>
 8009542:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009546:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800954a:	eba3 0c02 	sub.w	ip, r3, r2
 800954e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009552:	1a9b      	subs	r3, r3, r2
 8009554:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8009558:	ec51 0b10 	vmov	r0, r1, d0
 800955c:	2b00      	cmp	r3, #0
 800955e:	bfd6      	itet	le
 8009560:	460a      	movle	r2, r1
 8009562:	462a      	movgt	r2, r5
 8009564:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009568:	468b      	mov	fp, r1
 800956a:	462f      	mov	r7, r5
 800956c:	bfd4      	ite	le
 800956e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8009572:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8009576:	4620      	mov	r0, r4
 8009578:	ee10 2a10 	vmov	r2, s0
 800957c:	465b      	mov	r3, fp
 800957e:	4639      	mov	r1, r7
 8009580:	f7f7 f96c 	bl	800085c <__aeabi_ddiv>
 8009584:	ec41 0b10 	vmov	d0, r0, r1
 8009588:	b003      	add	sp, #12
 800958a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800958e <__copybits>:
 800958e:	3901      	subs	r1, #1
 8009590:	b570      	push	{r4, r5, r6, lr}
 8009592:	1149      	asrs	r1, r1, #5
 8009594:	6914      	ldr	r4, [r2, #16]
 8009596:	3101      	adds	r1, #1
 8009598:	f102 0314 	add.w	r3, r2, #20
 800959c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80095a0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80095a4:	1f05      	subs	r5, r0, #4
 80095a6:	42a3      	cmp	r3, r4
 80095a8:	d30c      	bcc.n	80095c4 <__copybits+0x36>
 80095aa:	1aa3      	subs	r3, r4, r2
 80095ac:	3b11      	subs	r3, #17
 80095ae:	f023 0303 	bic.w	r3, r3, #3
 80095b2:	3211      	adds	r2, #17
 80095b4:	42a2      	cmp	r2, r4
 80095b6:	bf88      	it	hi
 80095b8:	2300      	movhi	r3, #0
 80095ba:	4418      	add	r0, r3
 80095bc:	2300      	movs	r3, #0
 80095be:	4288      	cmp	r0, r1
 80095c0:	d305      	bcc.n	80095ce <__copybits+0x40>
 80095c2:	bd70      	pop	{r4, r5, r6, pc}
 80095c4:	f853 6b04 	ldr.w	r6, [r3], #4
 80095c8:	f845 6f04 	str.w	r6, [r5, #4]!
 80095cc:	e7eb      	b.n	80095a6 <__copybits+0x18>
 80095ce:	f840 3b04 	str.w	r3, [r0], #4
 80095d2:	e7f4      	b.n	80095be <__copybits+0x30>

080095d4 <__any_on>:
 80095d4:	f100 0214 	add.w	r2, r0, #20
 80095d8:	6900      	ldr	r0, [r0, #16]
 80095da:	114b      	asrs	r3, r1, #5
 80095dc:	4298      	cmp	r0, r3
 80095de:	b510      	push	{r4, lr}
 80095e0:	db11      	blt.n	8009606 <__any_on+0x32>
 80095e2:	dd0a      	ble.n	80095fa <__any_on+0x26>
 80095e4:	f011 011f 	ands.w	r1, r1, #31
 80095e8:	d007      	beq.n	80095fa <__any_on+0x26>
 80095ea:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80095ee:	fa24 f001 	lsr.w	r0, r4, r1
 80095f2:	fa00 f101 	lsl.w	r1, r0, r1
 80095f6:	428c      	cmp	r4, r1
 80095f8:	d10b      	bne.n	8009612 <__any_on+0x3e>
 80095fa:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80095fe:	4293      	cmp	r3, r2
 8009600:	d803      	bhi.n	800960a <__any_on+0x36>
 8009602:	2000      	movs	r0, #0
 8009604:	bd10      	pop	{r4, pc}
 8009606:	4603      	mov	r3, r0
 8009608:	e7f7      	b.n	80095fa <__any_on+0x26>
 800960a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800960e:	2900      	cmp	r1, #0
 8009610:	d0f5      	beq.n	80095fe <__any_on+0x2a>
 8009612:	2001      	movs	r0, #1
 8009614:	e7f6      	b.n	8009604 <__any_on+0x30>

08009616 <_calloc_r>:
 8009616:	b513      	push	{r0, r1, r4, lr}
 8009618:	434a      	muls	r2, r1
 800961a:	4611      	mov	r1, r2
 800961c:	9201      	str	r2, [sp, #4]
 800961e:	f000 f859 	bl	80096d4 <_malloc_r>
 8009622:	4604      	mov	r4, r0
 8009624:	b118      	cbz	r0, 800962e <_calloc_r+0x18>
 8009626:	9a01      	ldr	r2, [sp, #4]
 8009628:	2100      	movs	r1, #0
 800962a:	f7fc fbc7 	bl	8005dbc <memset>
 800962e:	4620      	mov	r0, r4
 8009630:	b002      	add	sp, #8
 8009632:	bd10      	pop	{r4, pc}

08009634 <_free_r>:
 8009634:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009636:	2900      	cmp	r1, #0
 8009638:	d048      	beq.n	80096cc <_free_r+0x98>
 800963a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800963e:	9001      	str	r0, [sp, #4]
 8009640:	2b00      	cmp	r3, #0
 8009642:	f1a1 0404 	sub.w	r4, r1, #4
 8009646:	bfb8      	it	lt
 8009648:	18e4      	addlt	r4, r4, r3
 800964a:	f000 fa7b 	bl	8009b44 <__malloc_lock>
 800964e:	4a20      	ldr	r2, [pc, #128]	; (80096d0 <_free_r+0x9c>)
 8009650:	9801      	ldr	r0, [sp, #4]
 8009652:	6813      	ldr	r3, [r2, #0]
 8009654:	4615      	mov	r5, r2
 8009656:	b933      	cbnz	r3, 8009666 <_free_r+0x32>
 8009658:	6063      	str	r3, [r4, #4]
 800965a:	6014      	str	r4, [r2, #0]
 800965c:	b003      	add	sp, #12
 800965e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009662:	f000 ba75 	b.w	8009b50 <__malloc_unlock>
 8009666:	42a3      	cmp	r3, r4
 8009668:	d90b      	bls.n	8009682 <_free_r+0x4e>
 800966a:	6821      	ldr	r1, [r4, #0]
 800966c:	1862      	adds	r2, r4, r1
 800966e:	4293      	cmp	r3, r2
 8009670:	bf04      	itt	eq
 8009672:	681a      	ldreq	r2, [r3, #0]
 8009674:	685b      	ldreq	r3, [r3, #4]
 8009676:	6063      	str	r3, [r4, #4]
 8009678:	bf04      	itt	eq
 800967a:	1852      	addeq	r2, r2, r1
 800967c:	6022      	streq	r2, [r4, #0]
 800967e:	602c      	str	r4, [r5, #0]
 8009680:	e7ec      	b.n	800965c <_free_r+0x28>
 8009682:	461a      	mov	r2, r3
 8009684:	685b      	ldr	r3, [r3, #4]
 8009686:	b10b      	cbz	r3, 800968c <_free_r+0x58>
 8009688:	42a3      	cmp	r3, r4
 800968a:	d9fa      	bls.n	8009682 <_free_r+0x4e>
 800968c:	6811      	ldr	r1, [r2, #0]
 800968e:	1855      	adds	r5, r2, r1
 8009690:	42a5      	cmp	r5, r4
 8009692:	d10b      	bne.n	80096ac <_free_r+0x78>
 8009694:	6824      	ldr	r4, [r4, #0]
 8009696:	4421      	add	r1, r4
 8009698:	1854      	adds	r4, r2, r1
 800969a:	42a3      	cmp	r3, r4
 800969c:	6011      	str	r1, [r2, #0]
 800969e:	d1dd      	bne.n	800965c <_free_r+0x28>
 80096a0:	681c      	ldr	r4, [r3, #0]
 80096a2:	685b      	ldr	r3, [r3, #4]
 80096a4:	6053      	str	r3, [r2, #4]
 80096a6:	4421      	add	r1, r4
 80096a8:	6011      	str	r1, [r2, #0]
 80096aa:	e7d7      	b.n	800965c <_free_r+0x28>
 80096ac:	d902      	bls.n	80096b4 <_free_r+0x80>
 80096ae:	230c      	movs	r3, #12
 80096b0:	6003      	str	r3, [r0, #0]
 80096b2:	e7d3      	b.n	800965c <_free_r+0x28>
 80096b4:	6825      	ldr	r5, [r4, #0]
 80096b6:	1961      	adds	r1, r4, r5
 80096b8:	428b      	cmp	r3, r1
 80096ba:	bf04      	itt	eq
 80096bc:	6819      	ldreq	r1, [r3, #0]
 80096be:	685b      	ldreq	r3, [r3, #4]
 80096c0:	6063      	str	r3, [r4, #4]
 80096c2:	bf04      	itt	eq
 80096c4:	1949      	addeq	r1, r1, r5
 80096c6:	6021      	streq	r1, [r4, #0]
 80096c8:	6054      	str	r4, [r2, #4]
 80096ca:	e7c7      	b.n	800965c <_free_r+0x28>
 80096cc:	b003      	add	sp, #12
 80096ce:	bd30      	pop	{r4, r5, pc}
 80096d0:	20000700 	.word	0x20000700

080096d4 <_malloc_r>:
 80096d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096d6:	1ccd      	adds	r5, r1, #3
 80096d8:	f025 0503 	bic.w	r5, r5, #3
 80096dc:	3508      	adds	r5, #8
 80096de:	2d0c      	cmp	r5, #12
 80096e0:	bf38      	it	cc
 80096e2:	250c      	movcc	r5, #12
 80096e4:	2d00      	cmp	r5, #0
 80096e6:	4606      	mov	r6, r0
 80096e8:	db01      	blt.n	80096ee <_malloc_r+0x1a>
 80096ea:	42a9      	cmp	r1, r5
 80096ec:	d903      	bls.n	80096f6 <_malloc_r+0x22>
 80096ee:	230c      	movs	r3, #12
 80096f0:	6033      	str	r3, [r6, #0]
 80096f2:	2000      	movs	r0, #0
 80096f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80096f6:	f000 fa25 	bl	8009b44 <__malloc_lock>
 80096fa:	4921      	ldr	r1, [pc, #132]	; (8009780 <_malloc_r+0xac>)
 80096fc:	680a      	ldr	r2, [r1, #0]
 80096fe:	4614      	mov	r4, r2
 8009700:	b99c      	cbnz	r4, 800972a <_malloc_r+0x56>
 8009702:	4f20      	ldr	r7, [pc, #128]	; (8009784 <_malloc_r+0xb0>)
 8009704:	683b      	ldr	r3, [r7, #0]
 8009706:	b923      	cbnz	r3, 8009712 <_malloc_r+0x3e>
 8009708:	4621      	mov	r1, r4
 800970a:	4630      	mov	r0, r6
 800970c:	f000 f9a0 	bl	8009a50 <_sbrk_r>
 8009710:	6038      	str	r0, [r7, #0]
 8009712:	4629      	mov	r1, r5
 8009714:	4630      	mov	r0, r6
 8009716:	f000 f99b 	bl	8009a50 <_sbrk_r>
 800971a:	1c43      	adds	r3, r0, #1
 800971c:	d123      	bne.n	8009766 <_malloc_r+0x92>
 800971e:	230c      	movs	r3, #12
 8009720:	6033      	str	r3, [r6, #0]
 8009722:	4630      	mov	r0, r6
 8009724:	f000 fa14 	bl	8009b50 <__malloc_unlock>
 8009728:	e7e3      	b.n	80096f2 <_malloc_r+0x1e>
 800972a:	6823      	ldr	r3, [r4, #0]
 800972c:	1b5b      	subs	r3, r3, r5
 800972e:	d417      	bmi.n	8009760 <_malloc_r+0x8c>
 8009730:	2b0b      	cmp	r3, #11
 8009732:	d903      	bls.n	800973c <_malloc_r+0x68>
 8009734:	6023      	str	r3, [r4, #0]
 8009736:	441c      	add	r4, r3
 8009738:	6025      	str	r5, [r4, #0]
 800973a:	e004      	b.n	8009746 <_malloc_r+0x72>
 800973c:	6863      	ldr	r3, [r4, #4]
 800973e:	42a2      	cmp	r2, r4
 8009740:	bf0c      	ite	eq
 8009742:	600b      	streq	r3, [r1, #0]
 8009744:	6053      	strne	r3, [r2, #4]
 8009746:	4630      	mov	r0, r6
 8009748:	f000 fa02 	bl	8009b50 <__malloc_unlock>
 800974c:	f104 000b 	add.w	r0, r4, #11
 8009750:	1d23      	adds	r3, r4, #4
 8009752:	f020 0007 	bic.w	r0, r0, #7
 8009756:	1ac2      	subs	r2, r0, r3
 8009758:	d0cc      	beq.n	80096f4 <_malloc_r+0x20>
 800975a:	1a1b      	subs	r3, r3, r0
 800975c:	50a3      	str	r3, [r4, r2]
 800975e:	e7c9      	b.n	80096f4 <_malloc_r+0x20>
 8009760:	4622      	mov	r2, r4
 8009762:	6864      	ldr	r4, [r4, #4]
 8009764:	e7cc      	b.n	8009700 <_malloc_r+0x2c>
 8009766:	1cc4      	adds	r4, r0, #3
 8009768:	f024 0403 	bic.w	r4, r4, #3
 800976c:	42a0      	cmp	r0, r4
 800976e:	d0e3      	beq.n	8009738 <_malloc_r+0x64>
 8009770:	1a21      	subs	r1, r4, r0
 8009772:	4630      	mov	r0, r6
 8009774:	f000 f96c 	bl	8009a50 <_sbrk_r>
 8009778:	3001      	adds	r0, #1
 800977a:	d1dd      	bne.n	8009738 <_malloc_r+0x64>
 800977c:	e7cf      	b.n	800971e <_malloc_r+0x4a>
 800977e:	bf00      	nop
 8009780:	20000700 	.word	0x20000700
 8009784:	20000704 	.word	0x20000704

08009788 <__ssputs_r>:
 8009788:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800978c:	688e      	ldr	r6, [r1, #8]
 800978e:	429e      	cmp	r6, r3
 8009790:	4682      	mov	sl, r0
 8009792:	460c      	mov	r4, r1
 8009794:	4690      	mov	r8, r2
 8009796:	461f      	mov	r7, r3
 8009798:	d838      	bhi.n	800980c <__ssputs_r+0x84>
 800979a:	898a      	ldrh	r2, [r1, #12]
 800979c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80097a0:	d032      	beq.n	8009808 <__ssputs_r+0x80>
 80097a2:	6825      	ldr	r5, [r4, #0]
 80097a4:	6909      	ldr	r1, [r1, #16]
 80097a6:	eba5 0901 	sub.w	r9, r5, r1
 80097aa:	6965      	ldr	r5, [r4, #20]
 80097ac:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80097b0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80097b4:	3301      	adds	r3, #1
 80097b6:	444b      	add	r3, r9
 80097b8:	106d      	asrs	r5, r5, #1
 80097ba:	429d      	cmp	r5, r3
 80097bc:	bf38      	it	cc
 80097be:	461d      	movcc	r5, r3
 80097c0:	0553      	lsls	r3, r2, #21
 80097c2:	d531      	bpl.n	8009828 <__ssputs_r+0xa0>
 80097c4:	4629      	mov	r1, r5
 80097c6:	f7ff ff85 	bl	80096d4 <_malloc_r>
 80097ca:	4606      	mov	r6, r0
 80097cc:	b950      	cbnz	r0, 80097e4 <__ssputs_r+0x5c>
 80097ce:	230c      	movs	r3, #12
 80097d0:	f8ca 3000 	str.w	r3, [sl]
 80097d4:	89a3      	ldrh	r3, [r4, #12]
 80097d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80097da:	81a3      	strh	r3, [r4, #12]
 80097dc:	f04f 30ff 	mov.w	r0, #4294967295
 80097e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80097e4:	6921      	ldr	r1, [r4, #16]
 80097e6:	464a      	mov	r2, r9
 80097e8:	f7ff fa4c 	bl	8008c84 <memcpy>
 80097ec:	89a3      	ldrh	r3, [r4, #12]
 80097ee:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80097f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80097f6:	81a3      	strh	r3, [r4, #12]
 80097f8:	6126      	str	r6, [r4, #16]
 80097fa:	6165      	str	r5, [r4, #20]
 80097fc:	444e      	add	r6, r9
 80097fe:	eba5 0509 	sub.w	r5, r5, r9
 8009802:	6026      	str	r6, [r4, #0]
 8009804:	60a5      	str	r5, [r4, #8]
 8009806:	463e      	mov	r6, r7
 8009808:	42be      	cmp	r6, r7
 800980a:	d900      	bls.n	800980e <__ssputs_r+0x86>
 800980c:	463e      	mov	r6, r7
 800980e:	4632      	mov	r2, r6
 8009810:	6820      	ldr	r0, [r4, #0]
 8009812:	4641      	mov	r1, r8
 8009814:	f000 f97c 	bl	8009b10 <memmove>
 8009818:	68a3      	ldr	r3, [r4, #8]
 800981a:	6822      	ldr	r2, [r4, #0]
 800981c:	1b9b      	subs	r3, r3, r6
 800981e:	4432      	add	r2, r6
 8009820:	60a3      	str	r3, [r4, #8]
 8009822:	6022      	str	r2, [r4, #0]
 8009824:	2000      	movs	r0, #0
 8009826:	e7db      	b.n	80097e0 <__ssputs_r+0x58>
 8009828:	462a      	mov	r2, r5
 800982a:	f000 f997 	bl	8009b5c <_realloc_r>
 800982e:	4606      	mov	r6, r0
 8009830:	2800      	cmp	r0, #0
 8009832:	d1e1      	bne.n	80097f8 <__ssputs_r+0x70>
 8009834:	6921      	ldr	r1, [r4, #16]
 8009836:	4650      	mov	r0, sl
 8009838:	f7ff fefc 	bl	8009634 <_free_r>
 800983c:	e7c7      	b.n	80097ce <__ssputs_r+0x46>
	...

08009840 <_svfiprintf_r>:
 8009840:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009844:	4698      	mov	r8, r3
 8009846:	898b      	ldrh	r3, [r1, #12]
 8009848:	061b      	lsls	r3, r3, #24
 800984a:	b09d      	sub	sp, #116	; 0x74
 800984c:	4607      	mov	r7, r0
 800984e:	460d      	mov	r5, r1
 8009850:	4614      	mov	r4, r2
 8009852:	d50e      	bpl.n	8009872 <_svfiprintf_r+0x32>
 8009854:	690b      	ldr	r3, [r1, #16]
 8009856:	b963      	cbnz	r3, 8009872 <_svfiprintf_r+0x32>
 8009858:	2140      	movs	r1, #64	; 0x40
 800985a:	f7ff ff3b 	bl	80096d4 <_malloc_r>
 800985e:	6028      	str	r0, [r5, #0]
 8009860:	6128      	str	r0, [r5, #16]
 8009862:	b920      	cbnz	r0, 800986e <_svfiprintf_r+0x2e>
 8009864:	230c      	movs	r3, #12
 8009866:	603b      	str	r3, [r7, #0]
 8009868:	f04f 30ff 	mov.w	r0, #4294967295
 800986c:	e0d1      	b.n	8009a12 <_svfiprintf_r+0x1d2>
 800986e:	2340      	movs	r3, #64	; 0x40
 8009870:	616b      	str	r3, [r5, #20]
 8009872:	2300      	movs	r3, #0
 8009874:	9309      	str	r3, [sp, #36]	; 0x24
 8009876:	2320      	movs	r3, #32
 8009878:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800987c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009880:	2330      	movs	r3, #48	; 0x30
 8009882:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009a2c <_svfiprintf_r+0x1ec>
 8009886:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800988a:	f04f 0901 	mov.w	r9, #1
 800988e:	4623      	mov	r3, r4
 8009890:	469a      	mov	sl, r3
 8009892:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009896:	b10a      	cbz	r2, 800989c <_svfiprintf_r+0x5c>
 8009898:	2a25      	cmp	r2, #37	; 0x25
 800989a:	d1f9      	bne.n	8009890 <_svfiprintf_r+0x50>
 800989c:	ebba 0b04 	subs.w	fp, sl, r4
 80098a0:	d00b      	beq.n	80098ba <_svfiprintf_r+0x7a>
 80098a2:	465b      	mov	r3, fp
 80098a4:	4622      	mov	r2, r4
 80098a6:	4629      	mov	r1, r5
 80098a8:	4638      	mov	r0, r7
 80098aa:	f7ff ff6d 	bl	8009788 <__ssputs_r>
 80098ae:	3001      	adds	r0, #1
 80098b0:	f000 80aa 	beq.w	8009a08 <_svfiprintf_r+0x1c8>
 80098b4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80098b6:	445a      	add	r2, fp
 80098b8:	9209      	str	r2, [sp, #36]	; 0x24
 80098ba:	f89a 3000 	ldrb.w	r3, [sl]
 80098be:	2b00      	cmp	r3, #0
 80098c0:	f000 80a2 	beq.w	8009a08 <_svfiprintf_r+0x1c8>
 80098c4:	2300      	movs	r3, #0
 80098c6:	f04f 32ff 	mov.w	r2, #4294967295
 80098ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80098ce:	f10a 0a01 	add.w	sl, sl, #1
 80098d2:	9304      	str	r3, [sp, #16]
 80098d4:	9307      	str	r3, [sp, #28]
 80098d6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80098da:	931a      	str	r3, [sp, #104]	; 0x68
 80098dc:	4654      	mov	r4, sl
 80098de:	2205      	movs	r2, #5
 80098e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80098e4:	4851      	ldr	r0, [pc, #324]	; (8009a2c <_svfiprintf_r+0x1ec>)
 80098e6:	f7f6 fc83 	bl	80001f0 <memchr>
 80098ea:	9a04      	ldr	r2, [sp, #16]
 80098ec:	b9d8      	cbnz	r0, 8009926 <_svfiprintf_r+0xe6>
 80098ee:	06d0      	lsls	r0, r2, #27
 80098f0:	bf44      	itt	mi
 80098f2:	2320      	movmi	r3, #32
 80098f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80098f8:	0711      	lsls	r1, r2, #28
 80098fa:	bf44      	itt	mi
 80098fc:	232b      	movmi	r3, #43	; 0x2b
 80098fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009902:	f89a 3000 	ldrb.w	r3, [sl]
 8009906:	2b2a      	cmp	r3, #42	; 0x2a
 8009908:	d015      	beq.n	8009936 <_svfiprintf_r+0xf6>
 800990a:	9a07      	ldr	r2, [sp, #28]
 800990c:	4654      	mov	r4, sl
 800990e:	2000      	movs	r0, #0
 8009910:	f04f 0c0a 	mov.w	ip, #10
 8009914:	4621      	mov	r1, r4
 8009916:	f811 3b01 	ldrb.w	r3, [r1], #1
 800991a:	3b30      	subs	r3, #48	; 0x30
 800991c:	2b09      	cmp	r3, #9
 800991e:	d94e      	bls.n	80099be <_svfiprintf_r+0x17e>
 8009920:	b1b0      	cbz	r0, 8009950 <_svfiprintf_r+0x110>
 8009922:	9207      	str	r2, [sp, #28]
 8009924:	e014      	b.n	8009950 <_svfiprintf_r+0x110>
 8009926:	eba0 0308 	sub.w	r3, r0, r8
 800992a:	fa09 f303 	lsl.w	r3, r9, r3
 800992e:	4313      	orrs	r3, r2
 8009930:	9304      	str	r3, [sp, #16]
 8009932:	46a2      	mov	sl, r4
 8009934:	e7d2      	b.n	80098dc <_svfiprintf_r+0x9c>
 8009936:	9b03      	ldr	r3, [sp, #12]
 8009938:	1d19      	adds	r1, r3, #4
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	9103      	str	r1, [sp, #12]
 800993e:	2b00      	cmp	r3, #0
 8009940:	bfbb      	ittet	lt
 8009942:	425b      	neglt	r3, r3
 8009944:	f042 0202 	orrlt.w	r2, r2, #2
 8009948:	9307      	strge	r3, [sp, #28]
 800994a:	9307      	strlt	r3, [sp, #28]
 800994c:	bfb8      	it	lt
 800994e:	9204      	strlt	r2, [sp, #16]
 8009950:	7823      	ldrb	r3, [r4, #0]
 8009952:	2b2e      	cmp	r3, #46	; 0x2e
 8009954:	d10c      	bne.n	8009970 <_svfiprintf_r+0x130>
 8009956:	7863      	ldrb	r3, [r4, #1]
 8009958:	2b2a      	cmp	r3, #42	; 0x2a
 800995a:	d135      	bne.n	80099c8 <_svfiprintf_r+0x188>
 800995c:	9b03      	ldr	r3, [sp, #12]
 800995e:	1d1a      	adds	r2, r3, #4
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	9203      	str	r2, [sp, #12]
 8009964:	2b00      	cmp	r3, #0
 8009966:	bfb8      	it	lt
 8009968:	f04f 33ff 	movlt.w	r3, #4294967295
 800996c:	3402      	adds	r4, #2
 800996e:	9305      	str	r3, [sp, #20]
 8009970:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009a3c <_svfiprintf_r+0x1fc>
 8009974:	7821      	ldrb	r1, [r4, #0]
 8009976:	2203      	movs	r2, #3
 8009978:	4650      	mov	r0, sl
 800997a:	f7f6 fc39 	bl	80001f0 <memchr>
 800997e:	b140      	cbz	r0, 8009992 <_svfiprintf_r+0x152>
 8009980:	2340      	movs	r3, #64	; 0x40
 8009982:	eba0 000a 	sub.w	r0, r0, sl
 8009986:	fa03 f000 	lsl.w	r0, r3, r0
 800998a:	9b04      	ldr	r3, [sp, #16]
 800998c:	4303      	orrs	r3, r0
 800998e:	3401      	adds	r4, #1
 8009990:	9304      	str	r3, [sp, #16]
 8009992:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009996:	4826      	ldr	r0, [pc, #152]	; (8009a30 <_svfiprintf_r+0x1f0>)
 8009998:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800999c:	2206      	movs	r2, #6
 800999e:	f7f6 fc27 	bl	80001f0 <memchr>
 80099a2:	2800      	cmp	r0, #0
 80099a4:	d038      	beq.n	8009a18 <_svfiprintf_r+0x1d8>
 80099a6:	4b23      	ldr	r3, [pc, #140]	; (8009a34 <_svfiprintf_r+0x1f4>)
 80099a8:	bb1b      	cbnz	r3, 80099f2 <_svfiprintf_r+0x1b2>
 80099aa:	9b03      	ldr	r3, [sp, #12]
 80099ac:	3307      	adds	r3, #7
 80099ae:	f023 0307 	bic.w	r3, r3, #7
 80099b2:	3308      	adds	r3, #8
 80099b4:	9303      	str	r3, [sp, #12]
 80099b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80099b8:	4433      	add	r3, r6
 80099ba:	9309      	str	r3, [sp, #36]	; 0x24
 80099bc:	e767      	b.n	800988e <_svfiprintf_r+0x4e>
 80099be:	fb0c 3202 	mla	r2, ip, r2, r3
 80099c2:	460c      	mov	r4, r1
 80099c4:	2001      	movs	r0, #1
 80099c6:	e7a5      	b.n	8009914 <_svfiprintf_r+0xd4>
 80099c8:	2300      	movs	r3, #0
 80099ca:	3401      	adds	r4, #1
 80099cc:	9305      	str	r3, [sp, #20]
 80099ce:	4619      	mov	r1, r3
 80099d0:	f04f 0c0a 	mov.w	ip, #10
 80099d4:	4620      	mov	r0, r4
 80099d6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80099da:	3a30      	subs	r2, #48	; 0x30
 80099dc:	2a09      	cmp	r2, #9
 80099de:	d903      	bls.n	80099e8 <_svfiprintf_r+0x1a8>
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d0c5      	beq.n	8009970 <_svfiprintf_r+0x130>
 80099e4:	9105      	str	r1, [sp, #20]
 80099e6:	e7c3      	b.n	8009970 <_svfiprintf_r+0x130>
 80099e8:	fb0c 2101 	mla	r1, ip, r1, r2
 80099ec:	4604      	mov	r4, r0
 80099ee:	2301      	movs	r3, #1
 80099f0:	e7f0      	b.n	80099d4 <_svfiprintf_r+0x194>
 80099f2:	ab03      	add	r3, sp, #12
 80099f4:	9300      	str	r3, [sp, #0]
 80099f6:	462a      	mov	r2, r5
 80099f8:	4b0f      	ldr	r3, [pc, #60]	; (8009a38 <_svfiprintf_r+0x1f8>)
 80099fa:	a904      	add	r1, sp, #16
 80099fc:	4638      	mov	r0, r7
 80099fe:	f7fc fa85 	bl	8005f0c <_printf_float>
 8009a02:	1c42      	adds	r2, r0, #1
 8009a04:	4606      	mov	r6, r0
 8009a06:	d1d6      	bne.n	80099b6 <_svfiprintf_r+0x176>
 8009a08:	89ab      	ldrh	r3, [r5, #12]
 8009a0a:	065b      	lsls	r3, r3, #25
 8009a0c:	f53f af2c 	bmi.w	8009868 <_svfiprintf_r+0x28>
 8009a10:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009a12:	b01d      	add	sp, #116	; 0x74
 8009a14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a18:	ab03      	add	r3, sp, #12
 8009a1a:	9300      	str	r3, [sp, #0]
 8009a1c:	462a      	mov	r2, r5
 8009a1e:	4b06      	ldr	r3, [pc, #24]	; (8009a38 <_svfiprintf_r+0x1f8>)
 8009a20:	a904      	add	r1, sp, #16
 8009a22:	4638      	mov	r0, r7
 8009a24:	f7fc fd16 	bl	8006454 <_printf_i>
 8009a28:	e7eb      	b.n	8009a02 <_svfiprintf_r+0x1c2>
 8009a2a:	bf00      	nop
 8009a2c:	0800c014 	.word	0x0800c014
 8009a30:	0800c01e 	.word	0x0800c01e
 8009a34:	08005f0d 	.word	0x08005f0d
 8009a38:	08009789 	.word	0x08009789
 8009a3c:	0800c01a 	.word	0x0800c01a

08009a40 <nan>:
 8009a40:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8009a48 <nan+0x8>
 8009a44:	4770      	bx	lr
 8009a46:	bf00      	nop
 8009a48:	00000000 	.word	0x00000000
 8009a4c:	7ff80000 	.word	0x7ff80000

08009a50 <_sbrk_r>:
 8009a50:	b538      	push	{r3, r4, r5, lr}
 8009a52:	4d06      	ldr	r5, [pc, #24]	; (8009a6c <_sbrk_r+0x1c>)
 8009a54:	2300      	movs	r3, #0
 8009a56:	4604      	mov	r4, r0
 8009a58:	4608      	mov	r0, r1
 8009a5a:	602b      	str	r3, [r5, #0]
 8009a5c:	f7f9 f96a 	bl	8002d34 <_sbrk>
 8009a60:	1c43      	adds	r3, r0, #1
 8009a62:	d102      	bne.n	8009a6a <_sbrk_r+0x1a>
 8009a64:	682b      	ldr	r3, [r5, #0]
 8009a66:	b103      	cbz	r3, 8009a6a <_sbrk_r+0x1a>
 8009a68:	6023      	str	r3, [r4, #0]
 8009a6a:	bd38      	pop	{r3, r4, r5, pc}
 8009a6c:	200007fc 	.word	0x200007fc

08009a70 <strncmp>:
 8009a70:	b510      	push	{r4, lr}
 8009a72:	b16a      	cbz	r2, 8009a90 <strncmp+0x20>
 8009a74:	3901      	subs	r1, #1
 8009a76:	1884      	adds	r4, r0, r2
 8009a78:	f810 3b01 	ldrb.w	r3, [r0], #1
 8009a7c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8009a80:	4293      	cmp	r3, r2
 8009a82:	d103      	bne.n	8009a8c <strncmp+0x1c>
 8009a84:	42a0      	cmp	r0, r4
 8009a86:	d001      	beq.n	8009a8c <strncmp+0x1c>
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d1f5      	bne.n	8009a78 <strncmp+0x8>
 8009a8c:	1a98      	subs	r0, r3, r2
 8009a8e:	bd10      	pop	{r4, pc}
 8009a90:	4610      	mov	r0, r2
 8009a92:	e7fc      	b.n	8009a8e <strncmp+0x1e>

08009a94 <__ascii_wctomb>:
 8009a94:	b149      	cbz	r1, 8009aaa <__ascii_wctomb+0x16>
 8009a96:	2aff      	cmp	r2, #255	; 0xff
 8009a98:	bf85      	ittet	hi
 8009a9a:	238a      	movhi	r3, #138	; 0x8a
 8009a9c:	6003      	strhi	r3, [r0, #0]
 8009a9e:	700a      	strbls	r2, [r1, #0]
 8009aa0:	f04f 30ff 	movhi.w	r0, #4294967295
 8009aa4:	bf98      	it	ls
 8009aa6:	2001      	movls	r0, #1
 8009aa8:	4770      	bx	lr
 8009aaa:	4608      	mov	r0, r1
 8009aac:	4770      	bx	lr
	...

08009ab0 <__assert_func>:
 8009ab0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009ab2:	4614      	mov	r4, r2
 8009ab4:	461a      	mov	r2, r3
 8009ab6:	4b09      	ldr	r3, [pc, #36]	; (8009adc <__assert_func+0x2c>)
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	4605      	mov	r5, r0
 8009abc:	68d8      	ldr	r0, [r3, #12]
 8009abe:	b14c      	cbz	r4, 8009ad4 <__assert_func+0x24>
 8009ac0:	4b07      	ldr	r3, [pc, #28]	; (8009ae0 <__assert_func+0x30>)
 8009ac2:	9100      	str	r1, [sp, #0]
 8009ac4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009ac8:	4906      	ldr	r1, [pc, #24]	; (8009ae4 <__assert_func+0x34>)
 8009aca:	462b      	mov	r3, r5
 8009acc:	f000 f80e 	bl	8009aec <fiprintf>
 8009ad0:	f000 fa84 	bl	8009fdc <abort>
 8009ad4:	4b04      	ldr	r3, [pc, #16]	; (8009ae8 <__assert_func+0x38>)
 8009ad6:	461c      	mov	r4, r3
 8009ad8:	e7f3      	b.n	8009ac2 <__assert_func+0x12>
 8009ada:	bf00      	nop
 8009adc:	20000074 	.word	0x20000074
 8009ae0:	0800c025 	.word	0x0800c025
 8009ae4:	0800c032 	.word	0x0800c032
 8009ae8:	0800c060 	.word	0x0800c060

08009aec <fiprintf>:
 8009aec:	b40e      	push	{r1, r2, r3}
 8009aee:	b503      	push	{r0, r1, lr}
 8009af0:	4601      	mov	r1, r0
 8009af2:	ab03      	add	r3, sp, #12
 8009af4:	4805      	ldr	r0, [pc, #20]	; (8009b0c <fiprintf+0x20>)
 8009af6:	f853 2b04 	ldr.w	r2, [r3], #4
 8009afa:	6800      	ldr	r0, [r0, #0]
 8009afc:	9301      	str	r3, [sp, #4]
 8009afe:	f000 f87d 	bl	8009bfc <_vfiprintf_r>
 8009b02:	b002      	add	sp, #8
 8009b04:	f85d eb04 	ldr.w	lr, [sp], #4
 8009b08:	b003      	add	sp, #12
 8009b0a:	4770      	bx	lr
 8009b0c:	20000074 	.word	0x20000074

08009b10 <memmove>:
 8009b10:	4288      	cmp	r0, r1
 8009b12:	b510      	push	{r4, lr}
 8009b14:	eb01 0402 	add.w	r4, r1, r2
 8009b18:	d902      	bls.n	8009b20 <memmove+0x10>
 8009b1a:	4284      	cmp	r4, r0
 8009b1c:	4623      	mov	r3, r4
 8009b1e:	d807      	bhi.n	8009b30 <memmove+0x20>
 8009b20:	1e43      	subs	r3, r0, #1
 8009b22:	42a1      	cmp	r1, r4
 8009b24:	d008      	beq.n	8009b38 <memmove+0x28>
 8009b26:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009b2a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009b2e:	e7f8      	b.n	8009b22 <memmove+0x12>
 8009b30:	4402      	add	r2, r0
 8009b32:	4601      	mov	r1, r0
 8009b34:	428a      	cmp	r2, r1
 8009b36:	d100      	bne.n	8009b3a <memmove+0x2a>
 8009b38:	bd10      	pop	{r4, pc}
 8009b3a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009b3e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009b42:	e7f7      	b.n	8009b34 <memmove+0x24>

08009b44 <__malloc_lock>:
 8009b44:	4801      	ldr	r0, [pc, #4]	; (8009b4c <__malloc_lock+0x8>)
 8009b46:	f000 bc09 	b.w	800a35c <__retarget_lock_acquire_recursive>
 8009b4a:	bf00      	nop
 8009b4c:	20000804 	.word	0x20000804

08009b50 <__malloc_unlock>:
 8009b50:	4801      	ldr	r0, [pc, #4]	; (8009b58 <__malloc_unlock+0x8>)
 8009b52:	f000 bc04 	b.w	800a35e <__retarget_lock_release_recursive>
 8009b56:	bf00      	nop
 8009b58:	20000804 	.word	0x20000804

08009b5c <_realloc_r>:
 8009b5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b5e:	4607      	mov	r7, r0
 8009b60:	4614      	mov	r4, r2
 8009b62:	460e      	mov	r6, r1
 8009b64:	b921      	cbnz	r1, 8009b70 <_realloc_r+0x14>
 8009b66:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009b6a:	4611      	mov	r1, r2
 8009b6c:	f7ff bdb2 	b.w	80096d4 <_malloc_r>
 8009b70:	b922      	cbnz	r2, 8009b7c <_realloc_r+0x20>
 8009b72:	f7ff fd5f 	bl	8009634 <_free_r>
 8009b76:	4625      	mov	r5, r4
 8009b78:	4628      	mov	r0, r5
 8009b7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009b7c:	f000 fc54 	bl	800a428 <_malloc_usable_size_r>
 8009b80:	42a0      	cmp	r0, r4
 8009b82:	d20f      	bcs.n	8009ba4 <_realloc_r+0x48>
 8009b84:	4621      	mov	r1, r4
 8009b86:	4638      	mov	r0, r7
 8009b88:	f7ff fda4 	bl	80096d4 <_malloc_r>
 8009b8c:	4605      	mov	r5, r0
 8009b8e:	2800      	cmp	r0, #0
 8009b90:	d0f2      	beq.n	8009b78 <_realloc_r+0x1c>
 8009b92:	4631      	mov	r1, r6
 8009b94:	4622      	mov	r2, r4
 8009b96:	f7ff f875 	bl	8008c84 <memcpy>
 8009b9a:	4631      	mov	r1, r6
 8009b9c:	4638      	mov	r0, r7
 8009b9e:	f7ff fd49 	bl	8009634 <_free_r>
 8009ba2:	e7e9      	b.n	8009b78 <_realloc_r+0x1c>
 8009ba4:	4635      	mov	r5, r6
 8009ba6:	e7e7      	b.n	8009b78 <_realloc_r+0x1c>

08009ba8 <__sfputc_r>:
 8009ba8:	6893      	ldr	r3, [r2, #8]
 8009baa:	3b01      	subs	r3, #1
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	b410      	push	{r4}
 8009bb0:	6093      	str	r3, [r2, #8]
 8009bb2:	da08      	bge.n	8009bc6 <__sfputc_r+0x1e>
 8009bb4:	6994      	ldr	r4, [r2, #24]
 8009bb6:	42a3      	cmp	r3, r4
 8009bb8:	db01      	blt.n	8009bbe <__sfputc_r+0x16>
 8009bba:	290a      	cmp	r1, #10
 8009bbc:	d103      	bne.n	8009bc6 <__sfputc_r+0x1e>
 8009bbe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009bc2:	f000 b94b 	b.w	8009e5c <__swbuf_r>
 8009bc6:	6813      	ldr	r3, [r2, #0]
 8009bc8:	1c58      	adds	r0, r3, #1
 8009bca:	6010      	str	r0, [r2, #0]
 8009bcc:	7019      	strb	r1, [r3, #0]
 8009bce:	4608      	mov	r0, r1
 8009bd0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009bd4:	4770      	bx	lr

08009bd6 <__sfputs_r>:
 8009bd6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bd8:	4606      	mov	r6, r0
 8009bda:	460f      	mov	r7, r1
 8009bdc:	4614      	mov	r4, r2
 8009bde:	18d5      	adds	r5, r2, r3
 8009be0:	42ac      	cmp	r4, r5
 8009be2:	d101      	bne.n	8009be8 <__sfputs_r+0x12>
 8009be4:	2000      	movs	r0, #0
 8009be6:	e007      	b.n	8009bf8 <__sfputs_r+0x22>
 8009be8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009bec:	463a      	mov	r2, r7
 8009bee:	4630      	mov	r0, r6
 8009bf0:	f7ff ffda 	bl	8009ba8 <__sfputc_r>
 8009bf4:	1c43      	adds	r3, r0, #1
 8009bf6:	d1f3      	bne.n	8009be0 <__sfputs_r+0xa>
 8009bf8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009bfc <_vfiprintf_r>:
 8009bfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c00:	460d      	mov	r5, r1
 8009c02:	b09d      	sub	sp, #116	; 0x74
 8009c04:	4614      	mov	r4, r2
 8009c06:	4698      	mov	r8, r3
 8009c08:	4606      	mov	r6, r0
 8009c0a:	b118      	cbz	r0, 8009c14 <_vfiprintf_r+0x18>
 8009c0c:	6983      	ldr	r3, [r0, #24]
 8009c0e:	b90b      	cbnz	r3, 8009c14 <_vfiprintf_r+0x18>
 8009c10:	f000 fb06 	bl	800a220 <__sinit>
 8009c14:	4b89      	ldr	r3, [pc, #548]	; (8009e3c <_vfiprintf_r+0x240>)
 8009c16:	429d      	cmp	r5, r3
 8009c18:	d11b      	bne.n	8009c52 <_vfiprintf_r+0x56>
 8009c1a:	6875      	ldr	r5, [r6, #4]
 8009c1c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009c1e:	07d9      	lsls	r1, r3, #31
 8009c20:	d405      	bmi.n	8009c2e <_vfiprintf_r+0x32>
 8009c22:	89ab      	ldrh	r3, [r5, #12]
 8009c24:	059a      	lsls	r2, r3, #22
 8009c26:	d402      	bmi.n	8009c2e <_vfiprintf_r+0x32>
 8009c28:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009c2a:	f000 fb97 	bl	800a35c <__retarget_lock_acquire_recursive>
 8009c2e:	89ab      	ldrh	r3, [r5, #12]
 8009c30:	071b      	lsls	r3, r3, #28
 8009c32:	d501      	bpl.n	8009c38 <_vfiprintf_r+0x3c>
 8009c34:	692b      	ldr	r3, [r5, #16]
 8009c36:	b9eb      	cbnz	r3, 8009c74 <_vfiprintf_r+0x78>
 8009c38:	4629      	mov	r1, r5
 8009c3a:	4630      	mov	r0, r6
 8009c3c:	f000 f960 	bl	8009f00 <__swsetup_r>
 8009c40:	b1c0      	cbz	r0, 8009c74 <_vfiprintf_r+0x78>
 8009c42:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009c44:	07dc      	lsls	r4, r3, #31
 8009c46:	d50e      	bpl.n	8009c66 <_vfiprintf_r+0x6a>
 8009c48:	f04f 30ff 	mov.w	r0, #4294967295
 8009c4c:	b01d      	add	sp, #116	; 0x74
 8009c4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c52:	4b7b      	ldr	r3, [pc, #492]	; (8009e40 <_vfiprintf_r+0x244>)
 8009c54:	429d      	cmp	r5, r3
 8009c56:	d101      	bne.n	8009c5c <_vfiprintf_r+0x60>
 8009c58:	68b5      	ldr	r5, [r6, #8]
 8009c5a:	e7df      	b.n	8009c1c <_vfiprintf_r+0x20>
 8009c5c:	4b79      	ldr	r3, [pc, #484]	; (8009e44 <_vfiprintf_r+0x248>)
 8009c5e:	429d      	cmp	r5, r3
 8009c60:	bf08      	it	eq
 8009c62:	68f5      	ldreq	r5, [r6, #12]
 8009c64:	e7da      	b.n	8009c1c <_vfiprintf_r+0x20>
 8009c66:	89ab      	ldrh	r3, [r5, #12]
 8009c68:	0598      	lsls	r0, r3, #22
 8009c6a:	d4ed      	bmi.n	8009c48 <_vfiprintf_r+0x4c>
 8009c6c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009c6e:	f000 fb76 	bl	800a35e <__retarget_lock_release_recursive>
 8009c72:	e7e9      	b.n	8009c48 <_vfiprintf_r+0x4c>
 8009c74:	2300      	movs	r3, #0
 8009c76:	9309      	str	r3, [sp, #36]	; 0x24
 8009c78:	2320      	movs	r3, #32
 8009c7a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009c7e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009c82:	2330      	movs	r3, #48	; 0x30
 8009c84:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009e48 <_vfiprintf_r+0x24c>
 8009c88:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009c8c:	f04f 0901 	mov.w	r9, #1
 8009c90:	4623      	mov	r3, r4
 8009c92:	469a      	mov	sl, r3
 8009c94:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009c98:	b10a      	cbz	r2, 8009c9e <_vfiprintf_r+0xa2>
 8009c9a:	2a25      	cmp	r2, #37	; 0x25
 8009c9c:	d1f9      	bne.n	8009c92 <_vfiprintf_r+0x96>
 8009c9e:	ebba 0b04 	subs.w	fp, sl, r4
 8009ca2:	d00b      	beq.n	8009cbc <_vfiprintf_r+0xc0>
 8009ca4:	465b      	mov	r3, fp
 8009ca6:	4622      	mov	r2, r4
 8009ca8:	4629      	mov	r1, r5
 8009caa:	4630      	mov	r0, r6
 8009cac:	f7ff ff93 	bl	8009bd6 <__sfputs_r>
 8009cb0:	3001      	adds	r0, #1
 8009cb2:	f000 80aa 	beq.w	8009e0a <_vfiprintf_r+0x20e>
 8009cb6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009cb8:	445a      	add	r2, fp
 8009cba:	9209      	str	r2, [sp, #36]	; 0x24
 8009cbc:	f89a 3000 	ldrb.w	r3, [sl]
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	f000 80a2 	beq.w	8009e0a <_vfiprintf_r+0x20e>
 8009cc6:	2300      	movs	r3, #0
 8009cc8:	f04f 32ff 	mov.w	r2, #4294967295
 8009ccc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009cd0:	f10a 0a01 	add.w	sl, sl, #1
 8009cd4:	9304      	str	r3, [sp, #16]
 8009cd6:	9307      	str	r3, [sp, #28]
 8009cd8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009cdc:	931a      	str	r3, [sp, #104]	; 0x68
 8009cde:	4654      	mov	r4, sl
 8009ce0:	2205      	movs	r2, #5
 8009ce2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ce6:	4858      	ldr	r0, [pc, #352]	; (8009e48 <_vfiprintf_r+0x24c>)
 8009ce8:	f7f6 fa82 	bl	80001f0 <memchr>
 8009cec:	9a04      	ldr	r2, [sp, #16]
 8009cee:	b9d8      	cbnz	r0, 8009d28 <_vfiprintf_r+0x12c>
 8009cf0:	06d1      	lsls	r1, r2, #27
 8009cf2:	bf44      	itt	mi
 8009cf4:	2320      	movmi	r3, #32
 8009cf6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009cfa:	0713      	lsls	r3, r2, #28
 8009cfc:	bf44      	itt	mi
 8009cfe:	232b      	movmi	r3, #43	; 0x2b
 8009d00:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009d04:	f89a 3000 	ldrb.w	r3, [sl]
 8009d08:	2b2a      	cmp	r3, #42	; 0x2a
 8009d0a:	d015      	beq.n	8009d38 <_vfiprintf_r+0x13c>
 8009d0c:	9a07      	ldr	r2, [sp, #28]
 8009d0e:	4654      	mov	r4, sl
 8009d10:	2000      	movs	r0, #0
 8009d12:	f04f 0c0a 	mov.w	ip, #10
 8009d16:	4621      	mov	r1, r4
 8009d18:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009d1c:	3b30      	subs	r3, #48	; 0x30
 8009d1e:	2b09      	cmp	r3, #9
 8009d20:	d94e      	bls.n	8009dc0 <_vfiprintf_r+0x1c4>
 8009d22:	b1b0      	cbz	r0, 8009d52 <_vfiprintf_r+0x156>
 8009d24:	9207      	str	r2, [sp, #28]
 8009d26:	e014      	b.n	8009d52 <_vfiprintf_r+0x156>
 8009d28:	eba0 0308 	sub.w	r3, r0, r8
 8009d2c:	fa09 f303 	lsl.w	r3, r9, r3
 8009d30:	4313      	orrs	r3, r2
 8009d32:	9304      	str	r3, [sp, #16]
 8009d34:	46a2      	mov	sl, r4
 8009d36:	e7d2      	b.n	8009cde <_vfiprintf_r+0xe2>
 8009d38:	9b03      	ldr	r3, [sp, #12]
 8009d3a:	1d19      	adds	r1, r3, #4
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	9103      	str	r1, [sp, #12]
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	bfbb      	ittet	lt
 8009d44:	425b      	neglt	r3, r3
 8009d46:	f042 0202 	orrlt.w	r2, r2, #2
 8009d4a:	9307      	strge	r3, [sp, #28]
 8009d4c:	9307      	strlt	r3, [sp, #28]
 8009d4e:	bfb8      	it	lt
 8009d50:	9204      	strlt	r2, [sp, #16]
 8009d52:	7823      	ldrb	r3, [r4, #0]
 8009d54:	2b2e      	cmp	r3, #46	; 0x2e
 8009d56:	d10c      	bne.n	8009d72 <_vfiprintf_r+0x176>
 8009d58:	7863      	ldrb	r3, [r4, #1]
 8009d5a:	2b2a      	cmp	r3, #42	; 0x2a
 8009d5c:	d135      	bne.n	8009dca <_vfiprintf_r+0x1ce>
 8009d5e:	9b03      	ldr	r3, [sp, #12]
 8009d60:	1d1a      	adds	r2, r3, #4
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	9203      	str	r2, [sp, #12]
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	bfb8      	it	lt
 8009d6a:	f04f 33ff 	movlt.w	r3, #4294967295
 8009d6e:	3402      	adds	r4, #2
 8009d70:	9305      	str	r3, [sp, #20]
 8009d72:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009e58 <_vfiprintf_r+0x25c>
 8009d76:	7821      	ldrb	r1, [r4, #0]
 8009d78:	2203      	movs	r2, #3
 8009d7a:	4650      	mov	r0, sl
 8009d7c:	f7f6 fa38 	bl	80001f0 <memchr>
 8009d80:	b140      	cbz	r0, 8009d94 <_vfiprintf_r+0x198>
 8009d82:	2340      	movs	r3, #64	; 0x40
 8009d84:	eba0 000a 	sub.w	r0, r0, sl
 8009d88:	fa03 f000 	lsl.w	r0, r3, r0
 8009d8c:	9b04      	ldr	r3, [sp, #16]
 8009d8e:	4303      	orrs	r3, r0
 8009d90:	3401      	adds	r4, #1
 8009d92:	9304      	str	r3, [sp, #16]
 8009d94:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d98:	482c      	ldr	r0, [pc, #176]	; (8009e4c <_vfiprintf_r+0x250>)
 8009d9a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009d9e:	2206      	movs	r2, #6
 8009da0:	f7f6 fa26 	bl	80001f0 <memchr>
 8009da4:	2800      	cmp	r0, #0
 8009da6:	d03f      	beq.n	8009e28 <_vfiprintf_r+0x22c>
 8009da8:	4b29      	ldr	r3, [pc, #164]	; (8009e50 <_vfiprintf_r+0x254>)
 8009daa:	bb1b      	cbnz	r3, 8009df4 <_vfiprintf_r+0x1f8>
 8009dac:	9b03      	ldr	r3, [sp, #12]
 8009dae:	3307      	adds	r3, #7
 8009db0:	f023 0307 	bic.w	r3, r3, #7
 8009db4:	3308      	adds	r3, #8
 8009db6:	9303      	str	r3, [sp, #12]
 8009db8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009dba:	443b      	add	r3, r7
 8009dbc:	9309      	str	r3, [sp, #36]	; 0x24
 8009dbe:	e767      	b.n	8009c90 <_vfiprintf_r+0x94>
 8009dc0:	fb0c 3202 	mla	r2, ip, r2, r3
 8009dc4:	460c      	mov	r4, r1
 8009dc6:	2001      	movs	r0, #1
 8009dc8:	e7a5      	b.n	8009d16 <_vfiprintf_r+0x11a>
 8009dca:	2300      	movs	r3, #0
 8009dcc:	3401      	adds	r4, #1
 8009dce:	9305      	str	r3, [sp, #20]
 8009dd0:	4619      	mov	r1, r3
 8009dd2:	f04f 0c0a 	mov.w	ip, #10
 8009dd6:	4620      	mov	r0, r4
 8009dd8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009ddc:	3a30      	subs	r2, #48	; 0x30
 8009dde:	2a09      	cmp	r2, #9
 8009de0:	d903      	bls.n	8009dea <_vfiprintf_r+0x1ee>
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	d0c5      	beq.n	8009d72 <_vfiprintf_r+0x176>
 8009de6:	9105      	str	r1, [sp, #20]
 8009de8:	e7c3      	b.n	8009d72 <_vfiprintf_r+0x176>
 8009dea:	fb0c 2101 	mla	r1, ip, r1, r2
 8009dee:	4604      	mov	r4, r0
 8009df0:	2301      	movs	r3, #1
 8009df2:	e7f0      	b.n	8009dd6 <_vfiprintf_r+0x1da>
 8009df4:	ab03      	add	r3, sp, #12
 8009df6:	9300      	str	r3, [sp, #0]
 8009df8:	462a      	mov	r2, r5
 8009dfa:	4b16      	ldr	r3, [pc, #88]	; (8009e54 <_vfiprintf_r+0x258>)
 8009dfc:	a904      	add	r1, sp, #16
 8009dfe:	4630      	mov	r0, r6
 8009e00:	f7fc f884 	bl	8005f0c <_printf_float>
 8009e04:	4607      	mov	r7, r0
 8009e06:	1c78      	adds	r0, r7, #1
 8009e08:	d1d6      	bne.n	8009db8 <_vfiprintf_r+0x1bc>
 8009e0a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009e0c:	07d9      	lsls	r1, r3, #31
 8009e0e:	d405      	bmi.n	8009e1c <_vfiprintf_r+0x220>
 8009e10:	89ab      	ldrh	r3, [r5, #12]
 8009e12:	059a      	lsls	r2, r3, #22
 8009e14:	d402      	bmi.n	8009e1c <_vfiprintf_r+0x220>
 8009e16:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009e18:	f000 faa1 	bl	800a35e <__retarget_lock_release_recursive>
 8009e1c:	89ab      	ldrh	r3, [r5, #12]
 8009e1e:	065b      	lsls	r3, r3, #25
 8009e20:	f53f af12 	bmi.w	8009c48 <_vfiprintf_r+0x4c>
 8009e24:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009e26:	e711      	b.n	8009c4c <_vfiprintf_r+0x50>
 8009e28:	ab03      	add	r3, sp, #12
 8009e2a:	9300      	str	r3, [sp, #0]
 8009e2c:	462a      	mov	r2, r5
 8009e2e:	4b09      	ldr	r3, [pc, #36]	; (8009e54 <_vfiprintf_r+0x258>)
 8009e30:	a904      	add	r1, sp, #16
 8009e32:	4630      	mov	r0, r6
 8009e34:	f7fc fb0e 	bl	8006454 <_printf_i>
 8009e38:	e7e4      	b.n	8009e04 <_vfiprintf_r+0x208>
 8009e3a:	bf00      	nop
 8009e3c:	0800c084 	.word	0x0800c084
 8009e40:	0800c0a4 	.word	0x0800c0a4
 8009e44:	0800c064 	.word	0x0800c064
 8009e48:	0800c014 	.word	0x0800c014
 8009e4c:	0800c01e 	.word	0x0800c01e
 8009e50:	08005f0d 	.word	0x08005f0d
 8009e54:	08009bd7 	.word	0x08009bd7
 8009e58:	0800c01a 	.word	0x0800c01a

08009e5c <__swbuf_r>:
 8009e5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e5e:	460e      	mov	r6, r1
 8009e60:	4614      	mov	r4, r2
 8009e62:	4605      	mov	r5, r0
 8009e64:	b118      	cbz	r0, 8009e6e <__swbuf_r+0x12>
 8009e66:	6983      	ldr	r3, [r0, #24]
 8009e68:	b90b      	cbnz	r3, 8009e6e <__swbuf_r+0x12>
 8009e6a:	f000 f9d9 	bl	800a220 <__sinit>
 8009e6e:	4b21      	ldr	r3, [pc, #132]	; (8009ef4 <__swbuf_r+0x98>)
 8009e70:	429c      	cmp	r4, r3
 8009e72:	d12b      	bne.n	8009ecc <__swbuf_r+0x70>
 8009e74:	686c      	ldr	r4, [r5, #4]
 8009e76:	69a3      	ldr	r3, [r4, #24]
 8009e78:	60a3      	str	r3, [r4, #8]
 8009e7a:	89a3      	ldrh	r3, [r4, #12]
 8009e7c:	071a      	lsls	r2, r3, #28
 8009e7e:	d52f      	bpl.n	8009ee0 <__swbuf_r+0x84>
 8009e80:	6923      	ldr	r3, [r4, #16]
 8009e82:	b36b      	cbz	r3, 8009ee0 <__swbuf_r+0x84>
 8009e84:	6923      	ldr	r3, [r4, #16]
 8009e86:	6820      	ldr	r0, [r4, #0]
 8009e88:	1ac0      	subs	r0, r0, r3
 8009e8a:	6963      	ldr	r3, [r4, #20]
 8009e8c:	b2f6      	uxtb	r6, r6
 8009e8e:	4283      	cmp	r3, r0
 8009e90:	4637      	mov	r7, r6
 8009e92:	dc04      	bgt.n	8009e9e <__swbuf_r+0x42>
 8009e94:	4621      	mov	r1, r4
 8009e96:	4628      	mov	r0, r5
 8009e98:	f000 f92e 	bl	800a0f8 <_fflush_r>
 8009e9c:	bb30      	cbnz	r0, 8009eec <__swbuf_r+0x90>
 8009e9e:	68a3      	ldr	r3, [r4, #8]
 8009ea0:	3b01      	subs	r3, #1
 8009ea2:	60a3      	str	r3, [r4, #8]
 8009ea4:	6823      	ldr	r3, [r4, #0]
 8009ea6:	1c5a      	adds	r2, r3, #1
 8009ea8:	6022      	str	r2, [r4, #0]
 8009eaa:	701e      	strb	r6, [r3, #0]
 8009eac:	6963      	ldr	r3, [r4, #20]
 8009eae:	3001      	adds	r0, #1
 8009eb0:	4283      	cmp	r3, r0
 8009eb2:	d004      	beq.n	8009ebe <__swbuf_r+0x62>
 8009eb4:	89a3      	ldrh	r3, [r4, #12]
 8009eb6:	07db      	lsls	r3, r3, #31
 8009eb8:	d506      	bpl.n	8009ec8 <__swbuf_r+0x6c>
 8009eba:	2e0a      	cmp	r6, #10
 8009ebc:	d104      	bne.n	8009ec8 <__swbuf_r+0x6c>
 8009ebe:	4621      	mov	r1, r4
 8009ec0:	4628      	mov	r0, r5
 8009ec2:	f000 f919 	bl	800a0f8 <_fflush_r>
 8009ec6:	b988      	cbnz	r0, 8009eec <__swbuf_r+0x90>
 8009ec8:	4638      	mov	r0, r7
 8009eca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009ecc:	4b0a      	ldr	r3, [pc, #40]	; (8009ef8 <__swbuf_r+0x9c>)
 8009ece:	429c      	cmp	r4, r3
 8009ed0:	d101      	bne.n	8009ed6 <__swbuf_r+0x7a>
 8009ed2:	68ac      	ldr	r4, [r5, #8]
 8009ed4:	e7cf      	b.n	8009e76 <__swbuf_r+0x1a>
 8009ed6:	4b09      	ldr	r3, [pc, #36]	; (8009efc <__swbuf_r+0xa0>)
 8009ed8:	429c      	cmp	r4, r3
 8009eda:	bf08      	it	eq
 8009edc:	68ec      	ldreq	r4, [r5, #12]
 8009ede:	e7ca      	b.n	8009e76 <__swbuf_r+0x1a>
 8009ee0:	4621      	mov	r1, r4
 8009ee2:	4628      	mov	r0, r5
 8009ee4:	f000 f80c 	bl	8009f00 <__swsetup_r>
 8009ee8:	2800      	cmp	r0, #0
 8009eea:	d0cb      	beq.n	8009e84 <__swbuf_r+0x28>
 8009eec:	f04f 37ff 	mov.w	r7, #4294967295
 8009ef0:	e7ea      	b.n	8009ec8 <__swbuf_r+0x6c>
 8009ef2:	bf00      	nop
 8009ef4:	0800c084 	.word	0x0800c084
 8009ef8:	0800c0a4 	.word	0x0800c0a4
 8009efc:	0800c064 	.word	0x0800c064

08009f00 <__swsetup_r>:
 8009f00:	4b32      	ldr	r3, [pc, #200]	; (8009fcc <__swsetup_r+0xcc>)
 8009f02:	b570      	push	{r4, r5, r6, lr}
 8009f04:	681d      	ldr	r5, [r3, #0]
 8009f06:	4606      	mov	r6, r0
 8009f08:	460c      	mov	r4, r1
 8009f0a:	b125      	cbz	r5, 8009f16 <__swsetup_r+0x16>
 8009f0c:	69ab      	ldr	r3, [r5, #24]
 8009f0e:	b913      	cbnz	r3, 8009f16 <__swsetup_r+0x16>
 8009f10:	4628      	mov	r0, r5
 8009f12:	f000 f985 	bl	800a220 <__sinit>
 8009f16:	4b2e      	ldr	r3, [pc, #184]	; (8009fd0 <__swsetup_r+0xd0>)
 8009f18:	429c      	cmp	r4, r3
 8009f1a:	d10f      	bne.n	8009f3c <__swsetup_r+0x3c>
 8009f1c:	686c      	ldr	r4, [r5, #4]
 8009f1e:	89a3      	ldrh	r3, [r4, #12]
 8009f20:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009f24:	0719      	lsls	r1, r3, #28
 8009f26:	d42c      	bmi.n	8009f82 <__swsetup_r+0x82>
 8009f28:	06dd      	lsls	r5, r3, #27
 8009f2a:	d411      	bmi.n	8009f50 <__swsetup_r+0x50>
 8009f2c:	2309      	movs	r3, #9
 8009f2e:	6033      	str	r3, [r6, #0]
 8009f30:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009f34:	81a3      	strh	r3, [r4, #12]
 8009f36:	f04f 30ff 	mov.w	r0, #4294967295
 8009f3a:	e03e      	b.n	8009fba <__swsetup_r+0xba>
 8009f3c:	4b25      	ldr	r3, [pc, #148]	; (8009fd4 <__swsetup_r+0xd4>)
 8009f3e:	429c      	cmp	r4, r3
 8009f40:	d101      	bne.n	8009f46 <__swsetup_r+0x46>
 8009f42:	68ac      	ldr	r4, [r5, #8]
 8009f44:	e7eb      	b.n	8009f1e <__swsetup_r+0x1e>
 8009f46:	4b24      	ldr	r3, [pc, #144]	; (8009fd8 <__swsetup_r+0xd8>)
 8009f48:	429c      	cmp	r4, r3
 8009f4a:	bf08      	it	eq
 8009f4c:	68ec      	ldreq	r4, [r5, #12]
 8009f4e:	e7e6      	b.n	8009f1e <__swsetup_r+0x1e>
 8009f50:	0758      	lsls	r0, r3, #29
 8009f52:	d512      	bpl.n	8009f7a <__swsetup_r+0x7a>
 8009f54:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009f56:	b141      	cbz	r1, 8009f6a <__swsetup_r+0x6a>
 8009f58:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009f5c:	4299      	cmp	r1, r3
 8009f5e:	d002      	beq.n	8009f66 <__swsetup_r+0x66>
 8009f60:	4630      	mov	r0, r6
 8009f62:	f7ff fb67 	bl	8009634 <_free_r>
 8009f66:	2300      	movs	r3, #0
 8009f68:	6363      	str	r3, [r4, #52]	; 0x34
 8009f6a:	89a3      	ldrh	r3, [r4, #12]
 8009f6c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009f70:	81a3      	strh	r3, [r4, #12]
 8009f72:	2300      	movs	r3, #0
 8009f74:	6063      	str	r3, [r4, #4]
 8009f76:	6923      	ldr	r3, [r4, #16]
 8009f78:	6023      	str	r3, [r4, #0]
 8009f7a:	89a3      	ldrh	r3, [r4, #12]
 8009f7c:	f043 0308 	orr.w	r3, r3, #8
 8009f80:	81a3      	strh	r3, [r4, #12]
 8009f82:	6923      	ldr	r3, [r4, #16]
 8009f84:	b94b      	cbnz	r3, 8009f9a <__swsetup_r+0x9a>
 8009f86:	89a3      	ldrh	r3, [r4, #12]
 8009f88:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009f8c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009f90:	d003      	beq.n	8009f9a <__swsetup_r+0x9a>
 8009f92:	4621      	mov	r1, r4
 8009f94:	4630      	mov	r0, r6
 8009f96:	f000 fa07 	bl	800a3a8 <__smakebuf_r>
 8009f9a:	89a0      	ldrh	r0, [r4, #12]
 8009f9c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009fa0:	f010 0301 	ands.w	r3, r0, #1
 8009fa4:	d00a      	beq.n	8009fbc <__swsetup_r+0xbc>
 8009fa6:	2300      	movs	r3, #0
 8009fa8:	60a3      	str	r3, [r4, #8]
 8009faa:	6963      	ldr	r3, [r4, #20]
 8009fac:	425b      	negs	r3, r3
 8009fae:	61a3      	str	r3, [r4, #24]
 8009fb0:	6923      	ldr	r3, [r4, #16]
 8009fb2:	b943      	cbnz	r3, 8009fc6 <__swsetup_r+0xc6>
 8009fb4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009fb8:	d1ba      	bne.n	8009f30 <__swsetup_r+0x30>
 8009fba:	bd70      	pop	{r4, r5, r6, pc}
 8009fbc:	0781      	lsls	r1, r0, #30
 8009fbe:	bf58      	it	pl
 8009fc0:	6963      	ldrpl	r3, [r4, #20]
 8009fc2:	60a3      	str	r3, [r4, #8]
 8009fc4:	e7f4      	b.n	8009fb0 <__swsetup_r+0xb0>
 8009fc6:	2000      	movs	r0, #0
 8009fc8:	e7f7      	b.n	8009fba <__swsetup_r+0xba>
 8009fca:	bf00      	nop
 8009fcc:	20000074 	.word	0x20000074
 8009fd0:	0800c084 	.word	0x0800c084
 8009fd4:	0800c0a4 	.word	0x0800c0a4
 8009fd8:	0800c064 	.word	0x0800c064

08009fdc <abort>:
 8009fdc:	b508      	push	{r3, lr}
 8009fde:	2006      	movs	r0, #6
 8009fe0:	f000 fa52 	bl	800a488 <raise>
 8009fe4:	2001      	movs	r0, #1
 8009fe6:	f7f8 fe2d 	bl	8002c44 <_exit>
	...

08009fec <__sflush_r>:
 8009fec:	898a      	ldrh	r2, [r1, #12]
 8009fee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ff2:	4605      	mov	r5, r0
 8009ff4:	0710      	lsls	r0, r2, #28
 8009ff6:	460c      	mov	r4, r1
 8009ff8:	d458      	bmi.n	800a0ac <__sflush_r+0xc0>
 8009ffa:	684b      	ldr	r3, [r1, #4]
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	dc05      	bgt.n	800a00c <__sflush_r+0x20>
 800a000:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a002:	2b00      	cmp	r3, #0
 800a004:	dc02      	bgt.n	800a00c <__sflush_r+0x20>
 800a006:	2000      	movs	r0, #0
 800a008:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a00c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a00e:	2e00      	cmp	r6, #0
 800a010:	d0f9      	beq.n	800a006 <__sflush_r+0x1a>
 800a012:	2300      	movs	r3, #0
 800a014:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a018:	682f      	ldr	r7, [r5, #0]
 800a01a:	602b      	str	r3, [r5, #0]
 800a01c:	d032      	beq.n	800a084 <__sflush_r+0x98>
 800a01e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a020:	89a3      	ldrh	r3, [r4, #12]
 800a022:	075a      	lsls	r2, r3, #29
 800a024:	d505      	bpl.n	800a032 <__sflush_r+0x46>
 800a026:	6863      	ldr	r3, [r4, #4]
 800a028:	1ac0      	subs	r0, r0, r3
 800a02a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a02c:	b10b      	cbz	r3, 800a032 <__sflush_r+0x46>
 800a02e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a030:	1ac0      	subs	r0, r0, r3
 800a032:	2300      	movs	r3, #0
 800a034:	4602      	mov	r2, r0
 800a036:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a038:	6a21      	ldr	r1, [r4, #32]
 800a03a:	4628      	mov	r0, r5
 800a03c:	47b0      	blx	r6
 800a03e:	1c43      	adds	r3, r0, #1
 800a040:	89a3      	ldrh	r3, [r4, #12]
 800a042:	d106      	bne.n	800a052 <__sflush_r+0x66>
 800a044:	6829      	ldr	r1, [r5, #0]
 800a046:	291d      	cmp	r1, #29
 800a048:	d82c      	bhi.n	800a0a4 <__sflush_r+0xb8>
 800a04a:	4a2a      	ldr	r2, [pc, #168]	; (800a0f4 <__sflush_r+0x108>)
 800a04c:	40ca      	lsrs	r2, r1
 800a04e:	07d6      	lsls	r6, r2, #31
 800a050:	d528      	bpl.n	800a0a4 <__sflush_r+0xb8>
 800a052:	2200      	movs	r2, #0
 800a054:	6062      	str	r2, [r4, #4]
 800a056:	04d9      	lsls	r1, r3, #19
 800a058:	6922      	ldr	r2, [r4, #16]
 800a05a:	6022      	str	r2, [r4, #0]
 800a05c:	d504      	bpl.n	800a068 <__sflush_r+0x7c>
 800a05e:	1c42      	adds	r2, r0, #1
 800a060:	d101      	bne.n	800a066 <__sflush_r+0x7a>
 800a062:	682b      	ldr	r3, [r5, #0]
 800a064:	b903      	cbnz	r3, 800a068 <__sflush_r+0x7c>
 800a066:	6560      	str	r0, [r4, #84]	; 0x54
 800a068:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a06a:	602f      	str	r7, [r5, #0]
 800a06c:	2900      	cmp	r1, #0
 800a06e:	d0ca      	beq.n	800a006 <__sflush_r+0x1a>
 800a070:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a074:	4299      	cmp	r1, r3
 800a076:	d002      	beq.n	800a07e <__sflush_r+0x92>
 800a078:	4628      	mov	r0, r5
 800a07a:	f7ff fadb 	bl	8009634 <_free_r>
 800a07e:	2000      	movs	r0, #0
 800a080:	6360      	str	r0, [r4, #52]	; 0x34
 800a082:	e7c1      	b.n	800a008 <__sflush_r+0x1c>
 800a084:	6a21      	ldr	r1, [r4, #32]
 800a086:	2301      	movs	r3, #1
 800a088:	4628      	mov	r0, r5
 800a08a:	47b0      	blx	r6
 800a08c:	1c41      	adds	r1, r0, #1
 800a08e:	d1c7      	bne.n	800a020 <__sflush_r+0x34>
 800a090:	682b      	ldr	r3, [r5, #0]
 800a092:	2b00      	cmp	r3, #0
 800a094:	d0c4      	beq.n	800a020 <__sflush_r+0x34>
 800a096:	2b1d      	cmp	r3, #29
 800a098:	d001      	beq.n	800a09e <__sflush_r+0xb2>
 800a09a:	2b16      	cmp	r3, #22
 800a09c:	d101      	bne.n	800a0a2 <__sflush_r+0xb6>
 800a09e:	602f      	str	r7, [r5, #0]
 800a0a0:	e7b1      	b.n	800a006 <__sflush_r+0x1a>
 800a0a2:	89a3      	ldrh	r3, [r4, #12]
 800a0a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a0a8:	81a3      	strh	r3, [r4, #12]
 800a0aa:	e7ad      	b.n	800a008 <__sflush_r+0x1c>
 800a0ac:	690f      	ldr	r7, [r1, #16]
 800a0ae:	2f00      	cmp	r7, #0
 800a0b0:	d0a9      	beq.n	800a006 <__sflush_r+0x1a>
 800a0b2:	0793      	lsls	r3, r2, #30
 800a0b4:	680e      	ldr	r6, [r1, #0]
 800a0b6:	bf08      	it	eq
 800a0b8:	694b      	ldreq	r3, [r1, #20]
 800a0ba:	600f      	str	r7, [r1, #0]
 800a0bc:	bf18      	it	ne
 800a0be:	2300      	movne	r3, #0
 800a0c0:	eba6 0807 	sub.w	r8, r6, r7
 800a0c4:	608b      	str	r3, [r1, #8]
 800a0c6:	f1b8 0f00 	cmp.w	r8, #0
 800a0ca:	dd9c      	ble.n	800a006 <__sflush_r+0x1a>
 800a0cc:	6a21      	ldr	r1, [r4, #32]
 800a0ce:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a0d0:	4643      	mov	r3, r8
 800a0d2:	463a      	mov	r2, r7
 800a0d4:	4628      	mov	r0, r5
 800a0d6:	47b0      	blx	r6
 800a0d8:	2800      	cmp	r0, #0
 800a0da:	dc06      	bgt.n	800a0ea <__sflush_r+0xfe>
 800a0dc:	89a3      	ldrh	r3, [r4, #12]
 800a0de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a0e2:	81a3      	strh	r3, [r4, #12]
 800a0e4:	f04f 30ff 	mov.w	r0, #4294967295
 800a0e8:	e78e      	b.n	800a008 <__sflush_r+0x1c>
 800a0ea:	4407      	add	r7, r0
 800a0ec:	eba8 0800 	sub.w	r8, r8, r0
 800a0f0:	e7e9      	b.n	800a0c6 <__sflush_r+0xda>
 800a0f2:	bf00      	nop
 800a0f4:	20400001 	.word	0x20400001

0800a0f8 <_fflush_r>:
 800a0f8:	b538      	push	{r3, r4, r5, lr}
 800a0fa:	690b      	ldr	r3, [r1, #16]
 800a0fc:	4605      	mov	r5, r0
 800a0fe:	460c      	mov	r4, r1
 800a100:	b913      	cbnz	r3, 800a108 <_fflush_r+0x10>
 800a102:	2500      	movs	r5, #0
 800a104:	4628      	mov	r0, r5
 800a106:	bd38      	pop	{r3, r4, r5, pc}
 800a108:	b118      	cbz	r0, 800a112 <_fflush_r+0x1a>
 800a10a:	6983      	ldr	r3, [r0, #24]
 800a10c:	b90b      	cbnz	r3, 800a112 <_fflush_r+0x1a>
 800a10e:	f000 f887 	bl	800a220 <__sinit>
 800a112:	4b14      	ldr	r3, [pc, #80]	; (800a164 <_fflush_r+0x6c>)
 800a114:	429c      	cmp	r4, r3
 800a116:	d11b      	bne.n	800a150 <_fflush_r+0x58>
 800a118:	686c      	ldr	r4, [r5, #4]
 800a11a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a11e:	2b00      	cmp	r3, #0
 800a120:	d0ef      	beq.n	800a102 <_fflush_r+0xa>
 800a122:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a124:	07d0      	lsls	r0, r2, #31
 800a126:	d404      	bmi.n	800a132 <_fflush_r+0x3a>
 800a128:	0599      	lsls	r1, r3, #22
 800a12a:	d402      	bmi.n	800a132 <_fflush_r+0x3a>
 800a12c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a12e:	f000 f915 	bl	800a35c <__retarget_lock_acquire_recursive>
 800a132:	4628      	mov	r0, r5
 800a134:	4621      	mov	r1, r4
 800a136:	f7ff ff59 	bl	8009fec <__sflush_r>
 800a13a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a13c:	07da      	lsls	r2, r3, #31
 800a13e:	4605      	mov	r5, r0
 800a140:	d4e0      	bmi.n	800a104 <_fflush_r+0xc>
 800a142:	89a3      	ldrh	r3, [r4, #12]
 800a144:	059b      	lsls	r3, r3, #22
 800a146:	d4dd      	bmi.n	800a104 <_fflush_r+0xc>
 800a148:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a14a:	f000 f908 	bl	800a35e <__retarget_lock_release_recursive>
 800a14e:	e7d9      	b.n	800a104 <_fflush_r+0xc>
 800a150:	4b05      	ldr	r3, [pc, #20]	; (800a168 <_fflush_r+0x70>)
 800a152:	429c      	cmp	r4, r3
 800a154:	d101      	bne.n	800a15a <_fflush_r+0x62>
 800a156:	68ac      	ldr	r4, [r5, #8]
 800a158:	e7df      	b.n	800a11a <_fflush_r+0x22>
 800a15a:	4b04      	ldr	r3, [pc, #16]	; (800a16c <_fflush_r+0x74>)
 800a15c:	429c      	cmp	r4, r3
 800a15e:	bf08      	it	eq
 800a160:	68ec      	ldreq	r4, [r5, #12]
 800a162:	e7da      	b.n	800a11a <_fflush_r+0x22>
 800a164:	0800c084 	.word	0x0800c084
 800a168:	0800c0a4 	.word	0x0800c0a4
 800a16c:	0800c064 	.word	0x0800c064

0800a170 <std>:
 800a170:	2300      	movs	r3, #0
 800a172:	b510      	push	{r4, lr}
 800a174:	4604      	mov	r4, r0
 800a176:	e9c0 3300 	strd	r3, r3, [r0]
 800a17a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a17e:	6083      	str	r3, [r0, #8]
 800a180:	8181      	strh	r1, [r0, #12]
 800a182:	6643      	str	r3, [r0, #100]	; 0x64
 800a184:	81c2      	strh	r2, [r0, #14]
 800a186:	6183      	str	r3, [r0, #24]
 800a188:	4619      	mov	r1, r3
 800a18a:	2208      	movs	r2, #8
 800a18c:	305c      	adds	r0, #92	; 0x5c
 800a18e:	f7fb fe15 	bl	8005dbc <memset>
 800a192:	4b05      	ldr	r3, [pc, #20]	; (800a1a8 <std+0x38>)
 800a194:	6263      	str	r3, [r4, #36]	; 0x24
 800a196:	4b05      	ldr	r3, [pc, #20]	; (800a1ac <std+0x3c>)
 800a198:	62a3      	str	r3, [r4, #40]	; 0x28
 800a19a:	4b05      	ldr	r3, [pc, #20]	; (800a1b0 <std+0x40>)
 800a19c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a19e:	4b05      	ldr	r3, [pc, #20]	; (800a1b4 <std+0x44>)
 800a1a0:	6224      	str	r4, [r4, #32]
 800a1a2:	6323      	str	r3, [r4, #48]	; 0x30
 800a1a4:	bd10      	pop	{r4, pc}
 800a1a6:	bf00      	nop
 800a1a8:	0800a4c1 	.word	0x0800a4c1
 800a1ac:	0800a4e3 	.word	0x0800a4e3
 800a1b0:	0800a51b 	.word	0x0800a51b
 800a1b4:	0800a53f 	.word	0x0800a53f

0800a1b8 <_cleanup_r>:
 800a1b8:	4901      	ldr	r1, [pc, #4]	; (800a1c0 <_cleanup_r+0x8>)
 800a1ba:	f000 b8af 	b.w	800a31c <_fwalk_reent>
 800a1be:	bf00      	nop
 800a1c0:	0800a0f9 	.word	0x0800a0f9

0800a1c4 <__sfmoreglue>:
 800a1c4:	b570      	push	{r4, r5, r6, lr}
 800a1c6:	1e4a      	subs	r2, r1, #1
 800a1c8:	2568      	movs	r5, #104	; 0x68
 800a1ca:	4355      	muls	r5, r2
 800a1cc:	460e      	mov	r6, r1
 800a1ce:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a1d2:	f7ff fa7f 	bl	80096d4 <_malloc_r>
 800a1d6:	4604      	mov	r4, r0
 800a1d8:	b140      	cbz	r0, 800a1ec <__sfmoreglue+0x28>
 800a1da:	2100      	movs	r1, #0
 800a1dc:	e9c0 1600 	strd	r1, r6, [r0]
 800a1e0:	300c      	adds	r0, #12
 800a1e2:	60a0      	str	r0, [r4, #8]
 800a1e4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a1e8:	f7fb fde8 	bl	8005dbc <memset>
 800a1ec:	4620      	mov	r0, r4
 800a1ee:	bd70      	pop	{r4, r5, r6, pc}

0800a1f0 <__sfp_lock_acquire>:
 800a1f0:	4801      	ldr	r0, [pc, #4]	; (800a1f8 <__sfp_lock_acquire+0x8>)
 800a1f2:	f000 b8b3 	b.w	800a35c <__retarget_lock_acquire_recursive>
 800a1f6:	bf00      	nop
 800a1f8:	20000808 	.word	0x20000808

0800a1fc <__sfp_lock_release>:
 800a1fc:	4801      	ldr	r0, [pc, #4]	; (800a204 <__sfp_lock_release+0x8>)
 800a1fe:	f000 b8ae 	b.w	800a35e <__retarget_lock_release_recursive>
 800a202:	bf00      	nop
 800a204:	20000808 	.word	0x20000808

0800a208 <__sinit_lock_acquire>:
 800a208:	4801      	ldr	r0, [pc, #4]	; (800a210 <__sinit_lock_acquire+0x8>)
 800a20a:	f000 b8a7 	b.w	800a35c <__retarget_lock_acquire_recursive>
 800a20e:	bf00      	nop
 800a210:	20000803 	.word	0x20000803

0800a214 <__sinit_lock_release>:
 800a214:	4801      	ldr	r0, [pc, #4]	; (800a21c <__sinit_lock_release+0x8>)
 800a216:	f000 b8a2 	b.w	800a35e <__retarget_lock_release_recursive>
 800a21a:	bf00      	nop
 800a21c:	20000803 	.word	0x20000803

0800a220 <__sinit>:
 800a220:	b510      	push	{r4, lr}
 800a222:	4604      	mov	r4, r0
 800a224:	f7ff fff0 	bl	800a208 <__sinit_lock_acquire>
 800a228:	69a3      	ldr	r3, [r4, #24]
 800a22a:	b11b      	cbz	r3, 800a234 <__sinit+0x14>
 800a22c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a230:	f7ff bff0 	b.w	800a214 <__sinit_lock_release>
 800a234:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a238:	6523      	str	r3, [r4, #80]	; 0x50
 800a23a:	4b13      	ldr	r3, [pc, #76]	; (800a288 <__sinit+0x68>)
 800a23c:	4a13      	ldr	r2, [pc, #76]	; (800a28c <__sinit+0x6c>)
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	62a2      	str	r2, [r4, #40]	; 0x28
 800a242:	42a3      	cmp	r3, r4
 800a244:	bf04      	itt	eq
 800a246:	2301      	moveq	r3, #1
 800a248:	61a3      	streq	r3, [r4, #24]
 800a24a:	4620      	mov	r0, r4
 800a24c:	f000 f820 	bl	800a290 <__sfp>
 800a250:	6060      	str	r0, [r4, #4]
 800a252:	4620      	mov	r0, r4
 800a254:	f000 f81c 	bl	800a290 <__sfp>
 800a258:	60a0      	str	r0, [r4, #8]
 800a25a:	4620      	mov	r0, r4
 800a25c:	f000 f818 	bl	800a290 <__sfp>
 800a260:	2200      	movs	r2, #0
 800a262:	60e0      	str	r0, [r4, #12]
 800a264:	2104      	movs	r1, #4
 800a266:	6860      	ldr	r0, [r4, #4]
 800a268:	f7ff ff82 	bl	800a170 <std>
 800a26c:	68a0      	ldr	r0, [r4, #8]
 800a26e:	2201      	movs	r2, #1
 800a270:	2109      	movs	r1, #9
 800a272:	f7ff ff7d 	bl	800a170 <std>
 800a276:	68e0      	ldr	r0, [r4, #12]
 800a278:	2202      	movs	r2, #2
 800a27a:	2112      	movs	r1, #18
 800a27c:	f7ff ff78 	bl	800a170 <std>
 800a280:	2301      	movs	r3, #1
 800a282:	61a3      	str	r3, [r4, #24]
 800a284:	e7d2      	b.n	800a22c <__sinit+0xc>
 800a286:	bf00      	nop
 800a288:	0800bc10 	.word	0x0800bc10
 800a28c:	0800a1b9 	.word	0x0800a1b9

0800a290 <__sfp>:
 800a290:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a292:	4607      	mov	r7, r0
 800a294:	f7ff ffac 	bl	800a1f0 <__sfp_lock_acquire>
 800a298:	4b1e      	ldr	r3, [pc, #120]	; (800a314 <__sfp+0x84>)
 800a29a:	681e      	ldr	r6, [r3, #0]
 800a29c:	69b3      	ldr	r3, [r6, #24]
 800a29e:	b913      	cbnz	r3, 800a2a6 <__sfp+0x16>
 800a2a0:	4630      	mov	r0, r6
 800a2a2:	f7ff ffbd 	bl	800a220 <__sinit>
 800a2a6:	3648      	adds	r6, #72	; 0x48
 800a2a8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a2ac:	3b01      	subs	r3, #1
 800a2ae:	d503      	bpl.n	800a2b8 <__sfp+0x28>
 800a2b0:	6833      	ldr	r3, [r6, #0]
 800a2b2:	b30b      	cbz	r3, 800a2f8 <__sfp+0x68>
 800a2b4:	6836      	ldr	r6, [r6, #0]
 800a2b6:	e7f7      	b.n	800a2a8 <__sfp+0x18>
 800a2b8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a2bc:	b9d5      	cbnz	r5, 800a2f4 <__sfp+0x64>
 800a2be:	4b16      	ldr	r3, [pc, #88]	; (800a318 <__sfp+0x88>)
 800a2c0:	60e3      	str	r3, [r4, #12]
 800a2c2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a2c6:	6665      	str	r5, [r4, #100]	; 0x64
 800a2c8:	f000 f847 	bl	800a35a <__retarget_lock_init_recursive>
 800a2cc:	f7ff ff96 	bl	800a1fc <__sfp_lock_release>
 800a2d0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a2d4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a2d8:	6025      	str	r5, [r4, #0]
 800a2da:	61a5      	str	r5, [r4, #24]
 800a2dc:	2208      	movs	r2, #8
 800a2de:	4629      	mov	r1, r5
 800a2e0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a2e4:	f7fb fd6a 	bl	8005dbc <memset>
 800a2e8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a2ec:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a2f0:	4620      	mov	r0, r4
 800a2f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a2f4:	3468      	adds	r4, #104	; 0x68
 800a2f6:	e7d9      	b.n	800a2ac <__sfp+0x1c>
 800a2f8:	2104      	movs	r1, #4
 800a2fa:	4638      	mov	r0, r7
 800a2fc:	f7ff ff62 	bl	800a1c4 <__sfmoreglue>
 800a300:	4604      	mov	r4, r0
 800a302:	6030      	str	r0, [r6, #0]
 800a304:	2800      	cmp	r0, #0
 800a306:	d1d5      	bne.n	800a2b4 <__sfp+0x24>
 800a308:	f7ff ff78 	bl	800a1fc <__sfp_lock_release>
 800a30c:	230c      	movs	r3, #12
 800a30e:	603b      	str	r3, [r7, #0]
 800a310:	e7ee      	b.n	800a2f0 <__sfp+0x60>
 800a312:	bf00      	nop
 800a314:	0800bc10 	.word	0x0800bc10
 800a318:	ffff0001 	.word	0xffff0001

0800a31c <_fwalk_reent>:
 800a31c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a320:	4606      	mov	r6, r0
 800a322:	4688      	mov	r8, r1
 800a324:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a328:	2700      	movs	r7, #0
 800a32a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a32e:	f1b9 0901 	subs.w	r9, r9, #1
 800a332:	d505      	bpl.n	800a340 <_fwalk_reent+0x24>
 800a334:	6824      	ldr	r4, [r4, #0]
 800a336:	2c00      	cmp	r4, #0
 800a338:	d1f7      	bne.n	800a32a <_fwalk_reent+0xe>
 800a33a:	4638      	mov	r0, r7
 800a33c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a340:	89ab      	ldrh	r3, [r5, #12]
 800a342:	2b01      	cmp	r3, #1
 800a344:	d907      	bls.n	800a356 <_fwalk_reent+0x3a>
 800a346:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a34a:	3301      	adds	r3, #1
 800a34c:	d003      	beq.n	800a356 <_fwalk_reent+0x3a>
 800a34e:	4629      	mov	r1, r5
 800a350:	4630      	mov	r0, r6
 800a352:	47c0      	blx	r8
 800a354:	4307      	orrs	r7, r0
 800a356:	3568      	adds	r5, #104	; 0x68
 800a358:	e7e9      	b.n	800a32e <_fwalk_reent+0x12>

0800a35a <__retarget_lock_init_recursive>:
 800a35a:	4770      	bx	lr

0800a35c <__retarget_lock_acquire_recursive>:
 800a35c:	4770      	bx	lr

0800a35e <__retarget_lock_release_recursive>:
 800a35e:	4770      	bx	lr

0800a360 <__swhatbuf_r>:
 800a360:	b570      	push	{r4, r5, r6, lr}
 800a362:	460e      	mov	r6, r1
 800a364:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a368:	2900      	cmp	r1, #0
 800a36a:	b096      	sub	sp, #88	; 0x58
 800a36c:	4614      	mov	r4, r2
 800a36e:	461d      	mov	r5, r3
 800a370:	da07      	bge.n	800a382 <__swhatbuf_r+0x22>
 800a372:	2300      	movs	r3, #0
 800a374:	602b      	str	r3, [r5, #0]
 800a376:	89b3      	ldrh	r3, [r6, #12]
 800a378:	061a      	lsls	r2, r3, #24
 800a37a:	d410      	bmi.n	800a39e <__swhatbuf_r+0x3e>
 800a37c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a380:	e00e      	b.n	800a3a0 <__swhatbuf_r+0x40>
 800a382:	466a      	mov	r2, sp
 800a384:	f000 f902 	bl	800a58c <_fstat_r>
 800a388:	2800      	cmp	r0, #0
 800a38a:	dbf2      	blt.n	800a372 <__swhatbuf_r+0x12>
 800a38c:	9a01      	ldr	r2, [sp, #4]
 800a38e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a392:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a396:	425a      	negs	r2, r3
 800a398:	415a      	adcs	r2, r3
 800a39a:	602a      	str	r2, [r5, #0]
 800a39c:	e7ee      	b.n	800a37c <__swhatbuf_r+0x1c>
 800a39e:	2340      	movs	r3, #64	; 0x40
 800a3a0:	2000      	movs	r0, #0
 800a3a2:	6023      	str	r3, [r4, #0]
 800a3a4:	b016      	add	sp, #88	; 0x58
 800a3a6:	bd70      	pop	{r4, r5, r6, pc}

0800a3a8 <__smakebuf_r>:
 800a3a8:	898b      	ldrh	r3, [r1, #12]
 800a3aa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a3ac:	079d      	lsls	r5, r3, #30
 800a3ae:	4606      	mov	r6, r0
 800a3b0:	460c      	mov	r4, r1
 800a3b2:	d507      	bpl.n	800a3c4 <__smakebuf_r+0x1c>
 800a3b4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a3b8:	6023      	str	r3, [r4, #0]
 800a3ba:	6123      	str	r3, [r4, #16]
 800a3bc:	2301      	movs	r3, #1
 800a3be:	6163      	str	r3, [r4, #20]
 800a3c0:	b002      	add	sp, #8
 800a3c2:	bd70      	pop	{r4, r5, r6, pc}
 800a3c4:	ab01      	add	r3, sp, #4
 800a3c6:	466a      	mov	r2, sp
 800a3c8:	f7ff ffca 	bl	800a360 <__swhatbuf_r>
 800a3cc:	9900      	ldr	r1, [sp, #0]
 800a3ce:	4605      	mov	r5, r0
 800a3d0:	4630      	mov	r0, r6
 800a3d2:	f7ff f97f 	bl	80096d4 <_malloc_r>
 800a3d6:	b948      	cbnz	r0, 800a3ec <__smakebuf_r+0x44>
 800a3d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a3dc:	059a      	lsls	r2, r3, #22
 800a3de:	d4ef      	bmi.n	800a3c0 <__smakebuf_r+0x18>
 800a3e0:	f023 0303 	bic.w	r3, r3, #3
 800a3e4:	f043 0302 	orr.w	r3, r3, #2
 800a3e8:	81a3      	strh	r3, [r4, #12]
 800a3ea:	e7e3      	b.n	800a3b4 <__smakebuf_r+0xc>
 800a3ec:	4b0d      	ldr	r3, [pc, #52]	; (800a424 <__smakebuf_r+0x7c>)
 800a3ee:	62b3      	str	r3, [r6, #40]	; 0x28
 800a3f0:	89a3      	ldrh	r3, [r4, #12]
 800a3f2:	6020      	str	r0, [r4, #0]
 800a3f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a3f8:	81a3      	strh	r3, [r4, #12]
 800a3fa:	9b00      	ldr	r3, [sp, #0]
 800a3fc:	6163      	str	r3, [r4, #20]
 800a3fe:	9b01      	ldr	r3, [sp, #4]
 800a400:	6120      	str	r0, [r4, #16]
 800a402:	b15b      	cbz	r3, 800a41c <__smakebuf_r+0x74>
 800a404:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a408:	4630      	mov	r0, r6
 800a40a:	f000 f8d1 	bl	800a5b0 <_isatty_r>
 800a40e:	b128      	cbz	r0, 800a41c <__smakebuf_r+0x74>
 800a410:	89a3      	ldrh	r3, [r4, #12]
 800a412:	f023 0303 	bic.w	r3, r3, #3
 800a416:	f043 0301 	orr.w	r3, r3, #1
 800a41a:	81a3      	strh	r3, [r4, #12]
 800a41c:	89a0      	ldrh	r0, [r4, #12]
 800a41e:	4305      	orrs	r5, r0
 800a420:	81a5      	strh	r5, [r4, #12]
 800a422:	e7cd      	b.n	800a3c0 <__smakebuf_r+0x18>
 800a424:	0800a1b9 	.word	0x0800a1b9

0800a428 <_malloc_usable_size_r>:
 800a428:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a42c:	1f18      	subs	r0, r3, #4
 800a42e:	2b00      	cmp	r3, #0
 800a430:	bfbc      	itt	lt
 800a432:	580b      	ldrlt	r3, [r1, r0]
 800a434:	18c0      	addlt	r0, r0, r3
 800a436:	4770      	bx	lr

0800a438 <_raise_r>:
 800a438:	291f      	cmp	r1, #31
 800a43a:	b538      	push	{r3, r4, r5, lr}
 800a43c:	4604      	mov	r4, r0
 800a43e:	460d      	mov	r5, r1
 800a440:	d904      	bls.n	800a44c <_raise_r+0x14>
 800a442:	2316      	movs	r3, #22
 800a444:	6003      	str	r3, [r0, #0]
 800a446:	f04f 30ff 	mov.w	r0, #4294967295
 800a44a:	bd38      	pop	{r3, r4, r5, pc}
 800a44c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a44e:	b112      	cbz	r2, 800a456 <_raise_r+0x1e>
 800a450:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a454:	b94b      	cbnz	r3, 800a46a <_raise_r+0x32>
 800a456:	4620      	mov	r0, r4
 800a458:	f000 f830 	bl	800a4bc <_getpid_r>
 800a45c:	462a      	mov	r2, r5
 800a45e:	4601      	mov	r1, r0
 800a460:	4620      	mov	r0, r4
 800a462:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a466:	f000 b817 	b.w	800a498 <_kill_r>
 800a46a:	2b01      	cmp	r3, #1
 800a46c:	d00a      	beq.n	800a484 <_raise_r+0x4c>
 800a46e:	1c59      	adds	r1, r3, #1
 800a470:	d103      	bne.n	800a47a <_raise_r+0x42>
 800a472:	2316      	movs	r3, #22
 800a474:	6003      	str	r3, [r0, #0]
 800a476:	2001      	movs	r0, #1
 800a478:	e7e7      	b.n	800a44a <_raise_r+0x12>
 800a47a:	2400      	movs	r4, #0
 800a47c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a480:	4628      	mov	r0, r5
 800a482:	4798      	blx	r3
 800a484:	2000      	movs	r0, #0
 800a486:	e7e0      	b.n	800a44a <_raise_r+0x12>

0800a488 <raise>:
 800a488:	4b02      	ldr	r3, [pc, #8]	; (800a494 <raise+0xc>)
 800a48a:	4601      	mov	r1, r0
 800a48c:	6818      	ldr	r0, [r3, #0]
 800a48e:	f7ff bfd3 	b.w	800a438 <_raise_r>
 800a492:	bf00      	nop
 800a494:	20000074 	.word	0x20000074

0800a498 <_kill_r>:
 800a498:	b538      	push	{r3, r4, r5, lr}
 800a49a:	4d07      	ldr	r5, [pc, #28]	; (800a4b8 <_kill_r+0x20>)
 800a49c:	2300      	movs	r3, #0
 800a49e:	4604      	mov	r4, r0
 800a4a0:	4608      	mov	r0, r1
 800a4a2:	4611      	mov	r1, r2
 800a4a4:	602b      	str	r3, [r5, #0]
 800a4a6:	f7f8 fbbd 	bl	8002c24 <_kill>
 800a4aa:	1c43      	adds	r3, r0, #1
 800a4ac:	d102      	bne.n	800a4b4 <_kill_r+0x1c>
 800a4ae:	682b      	ldr	r3, [r5, #0]
 800a4b0:	b103      	cbz	r3, 800a4b4 <_kill_r+0x1c>
 800a4b2:	6023      	str	r3, [r4, #0]
 800a4b4:	bd38      	pop	{r3, r4, r5, pc}
 800a4b6:	bf00      	nop
 800a4b8:	200007fc 	.word	0x200007fc

0800a4bc <_getpid_r>:
 800a4bc:	f7f8 bbaa 	b.w	8002c14 <_getpid>

0800a4c0 <__sread>:
 800a4c0:	b510      	push	{r4, lr}
 800a4c2:	460c      	mov	r4, r1
 800a4c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a4c8:	f000 f894 	bl	800a5f4 <_read_r>
 800a4cc:	2800      	cmp	r0, #0
 800a4ce:	bfab      	itete	ge
 800a4d0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a4d2:	89a3      	ldrhlt	r3, [r4, #12]
 800a4d4:	181b      	addge	r3, r3, r0
 800a4d6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a4da:	bfac      	ite	ge
 800a4dc:	6563      	strge	r3, [r4, #84]	; 0x54
 800a4de:	81a3      	strhlt	r3, [r4, #12]
 800a4e0:	bd10      	pop	{r4, pc}

0800a4e2 <__swrite>:
 800a4e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a4e6:	461f      	mov	r7, r3
 800a4e8:	898b      	ldrh	r3, [r1, #12]
 800a4ea:	05db      	lsls	r3, r3, #23
 800a4ec:	4605      	mov	r5, r0
 800a4ee:	460c      	mov	r4, r1
 800a4f0:	4616      	mov	r6, r2
 800a4f2:	d505      	bpl.n	800a500 <__swrite+0x1e>
 800a4f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a4f8:	2302      	movs	r3, #2
 800a4fa:	2200      	movs	r2, #0
 800a4fc:	f000 f868 	bl	800a5d0 <_lseek_r>
 800a500:	89a3      	ldrh	r3, [r4, #12]
 800a502:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a506:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a50a:	81a3      	strh	r3, [r4, #12]
 800a50c:	4632      	mov	r2, r6
 800a50e:	463b      	mov	r3, r7
 800a510:	4628      	mov	r0, r5
 800a512:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a516:	f000 b817 	b.w	800a548 <_write_r>

0800a51a <__sseek>:
 800a51a:	b510      	push	{r4, lr}
 800a51c:	460c      	mov	r4, r1
 800a51e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a522:	f000 f855 	bl	800a5d0 <_lseek_r>
 800a526:	1c43      	adds	r3, r0, #1
 800a528:	89a3      	ldrh	r3, [r4, #12]
 800a52a:	bf15      	itete	ne
 800a52c:	6560      	strne	r0, [r4, #84]	; 0x54
 800a52e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a532:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a536:	81a3      	strheq	r3, [r4, #12]
 800a538:	bf18      	it	ne
 800a53a:	81a3      	strhne	r3, [r4, #12]
 800a53c:	bd10      	pop	{r4, pc}

0800a53e <__sclose>:
 800a53e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a542:	f000 b813 	b.w	800a56c <_close_r>
	...

0800a548 <_write_r>:
 800a548:	b538      	push	{r3, r4, r5, lr}
 800a54a:	4d07      	ldr	r5, [pc, #28]	; (800a568 <_write_r+0x20>)
 800a54c:	4604      	mov	r4, r0
 800a54e:	4608      	mov	r0, r1
 800a550:	4611      	mov	r1, r2
 800a552:	2200      	movs	r2, #0
 800a554:	602a      	str	r2, [r5, #0]
 800a556:	461a      	mov	r2, r3
 800a558:	f7f8 fb9b 	bl	8002c92 <_write>
 800a55c:	1c43      	adds	r3, r0, #1
 800a55e:	d102      	bne.n	800a566 <_write_r+0x1e>
 800a560:	682b      	ldr	r3, [r5, #0]
 800a562:	b103      	cbz	r3, 800a566 <_write_r+0x1e>
 800a564:	6023      	str	r3, [r4, #0]
 800a566:	bd38      	pop	{r3, r4, r5, pc}
 800a568:	200007fc 	.word	0x200007fc

0800a56c <_close_r>:
 800a56c:	b538      	push	{r3, r4, r5, lr}
 800a56e:	4d06      	ldr	r5, [pc, #24]	; (800a588 <_close_r+0x1c>)
 800a570:	2300      	movs	r3, #0
 800a572:	4604      	mov	r4, r0
 800a574:	4608      	mov	r0, r1
 800a576:	602b      	str	r3, [r5, #0]
 800a578:	f7f8 fba7 	bl	8002cca <_close>
 800a57c:	1c43      	adds	r3, r0, #1
 800a57e:	d102      	bne.n	800a586 <_close_r+0x1a>
 800a580:	682b      	ldr	r3, [r5, #0]
 800a582:	b103      	cbz	r3, 800a586 <_close_r+0x1a>
 800a584:	6023      	str	r3, [r4, #0]
 800a586:	bd38      	pop	{r3, r4, r5, pc}
 800a588:	200007fc 	.word	0x200007fc

0800a58c <_fstat_r>:
 800a58c:	b538      	push	{r3, r4, r5, lr}
 800a58e:	4d07      	ldr	r5, [pc, #28]	; (800a5ac <_fstat_r+0x20>)
 800a590:	2300      	movs	r3, #0
 800a592:	4604      	mov	r4, r0
 800a594:	4608      	mov	r0, r1
 800a596:	4611      	mov	r1, r2
 800a598:	602b      	str	r3, [r5, #0]
 800a59a:	f7f8 fba2 	bl	8002ce2 <_fstat>
 800a59e:	1c43      	adds	r3, r0, #1
 800a5a0:	d102      	bne.n	800a5a8 <_fstat_r+0x1c>
 800a5a2:	682b      	ldr	r3, [r5, #0]
 800a5a4:	b103      	cbz	r3, 800a5a8 <_fstat_r+0x1c>
 800a5a6:	6023      	str	r3, [r4, #0]
 800a5a8:	bd38      	pop	{r3, r4, r5, pc}
 800a5aa:	bf00      	nop
 800a5ac:	200007fc 	.word	0x200007fc

0800a5b0 <_isatty_r>:
 800a5b0:	b538      	push	{r3, r4, r5, lr}
 800a5b2:	4d06      	ldr	r5, [pc, #24]	; (800a5cc <_isatty_r+0x1c>)
 800a5b4:	2300      	movs	r3, #0
 800a5b6:	4604      	mov	r4, r0
 800a5b8:	4608      	mov	r0, r1
 800a5ba:	602b      	str	r3, [r5, #0]
 800a5bc:	f7f8 fba1 	bl	8002d02 <_isatty>
 800a5c0:	1c43      	adds	r3, r0, #1
 800a5c2:	d102      	bne.n	800a5ca <_isatty_r+0x1a>
 800a5c4:	682b      	ldr	r3, [r5, #0]
 800a5c6:	b103      	cbz	r3, 800a5ca <_isatty_r+0x1a>
 800a5c8:	6023      	str	r3, [r4, #0]
 800a5ca:	bd38      	pop	{r3, r4, r5, pc}
 800a5cc:	200007fc 	.word	0x200007fc

0800a5d0 <_lseek_r>:
 800a5d0:	b538      	push	{r3, r4, r5, lr}
 800a5d2:	4d07      	ldr	r5, [pc, #28]	; (800a5f0 <_lseek_r+0x20>)
 800a5d4:	4604      	mov	r4, r0
 800a5d6:	4608      	mov	r0, r1
 800a5d8:	4611      	mov	r1, r2
 800a5da:	2200      	movs	r2, #0
 800a5dc:	602a      	str	r2, [r5, #0]
 800a5de:	461a      	mov	r2, r3
 800a5e0:	f7f8 fb9a 	bl	8002d18 <_lseek>
 800a5e4:	1c43      	adds	r3, r0, #1
 800a5e6:	d102      	bne.n	800a5ee <_lseek_r+0x1e>
 800a5e8:	682b      	ldr	r3, [r5, #0]
 800a5ea:	b103      	cbz	r3, 800a5ee <_lseek_r+0x1e>
 800a5ec:	6023      	str	r3, [r4, #0]
 800a5ee:	bd38      	pop	{r3, r4, r5, pc}
 800a5f0:	200007fc 	.word	0x200007fc

0800a5f4 <_read_r>:
 800a5f4:	b538      	push	{r3, r4, r5, lr}
 800a5f6:	4d07      	ldr	r5, [pc, #28]	; (800a614 <_read_r+0x20>)
 800a5f8:	4604      	mov	r4, r0
 800a5fa:	4608      	mov	r0, r1
 800a5fc:	4611      	mov	r1, r2
 800a5fe:	2200      	movs	r2, #0
 800a600:	602a      	str	r2, [r5, #0]
 800a602:	461a      	mov	r2, r3
 800a604:	f7f8 fb28 	bl	8002c58 <_read>
 800a608:	1c43      	adds	r3, r0, #1
 800a60a:	d102      	bne.n	800a612 <_read_r+0x1e>
 800a60c:	682b      	ldr	r3, [r5, #0]
 800a60e:	b103      	cbz	r3, 800a612 <_read_r+0x1e>
 800a610:	6023      	str	r3, [r4, #0]
 800a612:	bd38      	pop	{r3, r4, r5, pc}
 800a614:	200007fc 	.word	0x200007fc

0800a618 <_init>:
 800a618:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a61a:	bf00      	nop
 800a61c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a61e:	bc08      	pop	{r3}
 800a620:	469e      	mov	lr, r3
 800a622:	4770      	bx	lr

0800a624 <_fini>:
 800a624:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a626:	bf00      	nop
 800a628:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a62a:	bc08      	pop	{r3}
 800a62c:	469e      	mov	lr, r3
 800a62e:	4770      	bx	lr
