module xorswitch_tb;
wire y;
reg a,b;
xorswitch dut(a,b,y);
initial begin
$dumpfile("xorswitch.vcd");
$dumpvars(0,xorswitch_tb);
$monitor("time=%0t \ a=%b b=%b y=%b ", $time , a,b,y);
a=0; b=0;#10;
a=0; b=1;#10;
a=1; b=0;#10;
a=1; b=1;#10;
$finish;
end
endmodule
