#,file_name,b.executed,b.mispredict,b.missrate,cycles,decode.earlyFlushes,dispatch.rsStalls,fetch.branchStalls,flushes,ipc,i.backendStalls,i.frontendStalls,i.portBusyStalls,lsq.loadViolations,r.allocationStalls,r.lqStalls,r.robStalls,r.sqStalls,retired,ticks,msecond,feq,MIPS
1,20220725_230331/ldr_64_1,1000000,2,0.0002%,1000035,0,0,1000005,2,4,2,17,0,0,0,0,0,0,4000016,1000035,1495,669,2.7
2,20220725_230331/ldr_64_2,1000000,2,0.0002%,1000035,0,0,1000005,2,5,2,16,0,0,0,0,0,0,5000016,1000035,1932,518,2.6
3,20220725_230331/ldr_64_3,1000000,2,0.0002%,1000037,0,0,1000005,2,6,3,17,0,0,0,0,0,0,6000016,1000037,2376,421,2.5
4,20220725_230331/ldr_64_4,1000000,2,0.0002%,1333362,0,333320,1000005,2,5.2,2,14,0,0,0,0,0,0,7000016,1333362,3024,441,2.3
5,20220725_230331/ldr_64_5,1000000,2,0.0002%,3000032,0,1000001,1000001,2,2.7,2,17,0,0,0,0,0,0,8000016,3000032,3893,771,2.1
6,20220725_230331/ldr_64_6,1000000,2,0.0002%,3000033,0,1000001,1000001,2,3,3,17,0,0,0,0,0,0,9000016,3000033,4322,694,2.1
