{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616043345459 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616043345471 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 18 10:25:45 2021 " "Processing started: Thu Mar 18 10:25:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616043345471 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043345471 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bridge_top -c bridge_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off bridge_top -c bridge_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043345471 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1616043346229 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616043346229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/maven silicon/project/rtl/bridge_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /maven silicon/project/rtl/bridge_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 bridge_top " "Found entity 1: bridge_top" {  } { { "../rtl/bridge_top.v" "" { Text "D:/Maven Silicon/Project/rtl/bridge_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616043357387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/maven silicon/project/rtl/apb_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /maven silicon/project/rtl/apb_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 apb_fsm " "Found entity 1: apb_fsm" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616043357395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/maven silicon/project/rtl/ahb_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file /maven silicon/project/rtl/ahb_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_slave " "Found entity 1: ahb_slave" {  } { { "../rtl/ahb_slave.v" "" { Text "D:/Maven Silicon/Project/rtl/ahb_slave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616043357400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357400 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bridge_top " "Elaborating entity \"bridge_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1616043357462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahb_slave ahb_slave:M1 " "Elaborating entity \"ahb_slave\" for hierarchy \"ahb_slave:M1\"" {  } { { "../rtl/bridge_top.v" "M1" { Text "D:/Maven Silicon/Project/rtl/bridge_top.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616043357484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apb_fsm apb_fsm:M2 " "Elaborating entity \"apb_fsm\" for hierarchy \"apb_fsm:M2\"" {  } { { "../rtl/bridge_top.v" "M2" { Text "D:/Maven Silicon/Project/rtl/bridge_top.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616043357559 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "penable apb_fsm.v(52) " "Verilog HDL Always Construct warning at apb_fsm.v(52): inferring latch(es) for variable \"penable\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1616043357562 "|bridge_top|apb_fsm:M2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "psel apb_fsm.v(52) " "Verilog HDL Always Construct warning at apb_fsm.v(52): inferring latch(es) for variable \"psel\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1616043357562 "|bridge_top|apb_fsm:M2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "paddr apb_fsm.v(52) " "Verilog HDL Always Construct warning at apb_fsm.v(52): inferring latch(es) for variable \"paddr\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1616043357562 "|bridge_top|apb_fsm:M2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pwdata apb_fsm.v(52) " "Verilog HDL Always Construct warning at apb_fsm.v(52): inferring latch(es) for variable \"pwdata\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1616043357562 "|bridge_top|apb_fsm:M2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state apb_fsm.v(52) " "Verilog HDL Always Construct warning at apb_fsm.v(52): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1616043357562 "|bridge_top|apb_fsm:M2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hready_out apb_fsm.v(52) " "Verilog HDL Always Construct warning at apb_fsm.v(52): inferring latch(es) for variable \"hready_out\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1616043357562 "|bridge_top|apb_fsm:M2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pwrite apb_fsm.v(52) " "Verilog HDL Always Construct warning at apb_fsm.v(52): inferring latch(es) for variable \"pwrite\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1616043357563 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwrite apb_fsm.v(52) " "Inferred latch for \"pwrite\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357567 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hready_out apb_fsm.v(52) " "Inferred latch for \"hready_out\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357567 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.ST_WENABLEP apb_fsm.v(52) " "Inferred latch for \"next_state.ST_WENABLEP\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357567 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.ST_WENABLE apb_fsm.v(52) " "Inferred latch for \"next_state.ST_WENABLE\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357568 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.ST_RENABLE apb_fsm.v(52) " "Inferred latch for \"next_state.ST_RENABLE\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357568 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.ST_WRITEP apb_fsm.v(52) " "Inferred latch for \"next_state.ST_WRITEP\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357568 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.ST_WRITE apb_fsm.v(52) " "Inferred latch for \"next_state.ST_WRITE\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357568 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.ST_READ apb_fsm.v(52) " "Inferred latch for \"next_state.ST_READ\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357568 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.ST_WWAIT apb_fsm.v(52) " "Inferred latch for \"next_state.ST_WWAIT\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357568 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.ST_IDLE apb_fsm.v(52) " "Inferred latch for \"next_state.ST_IDLE\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357568 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[0\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[0\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357568 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[1\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[1\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357568 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[2\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[2\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357568 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[3\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[3\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357568 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[4\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[4\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357568 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[5\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[5\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357569 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[6\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[6\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357569 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[7\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[7\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357569 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[8\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[8\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357569 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[9\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[9\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357569 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[10\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[10\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357569 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[11\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[11\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357569 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[12\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[12\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357569 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[13\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[13\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357569 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[14\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[14\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357569 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[15\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[15\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357569 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[16\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[16\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357569 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[17\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[17\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357569 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[18\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[18\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357569 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[19\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[19\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357569 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[20\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[20\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357569 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[21\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[21\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357569 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[22\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[22\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357570 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[23\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[23\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357570 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[24\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[24\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357570 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[25\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[25\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357570 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[26\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[26\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357570 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[27\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[27\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357570 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[28\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[28\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357570 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[29\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[29\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357570 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[30\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[30\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357570 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[31\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[31\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357570 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[0\] apb_fsm.v(52) " "Inferred latch for \"paddr\[0\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357570 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[1\] apb_fsm.v(52) " "Inferred latch for \"paddr\[1\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357570 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[2\] apb_fsm.v(52) " "Inferred latch for \"paddr\[2\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357570 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[3\] apb_fsm.v(52) " "Inferred latch for \"paddr\[3\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357570 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[4\] apb_fsm.v(52) " "Inferred latch for \"paddr\[4\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357570 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[5\] apb_fsm.v(52) " "Inferred latch for \"paddr\[5\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357570 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[6\] apb_fsm.v(52) " "Inferred latch for \"paddr\[6\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357571 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[7\] apb_fsm.v(52) " "Inferred latch for \"paddr\[7\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357571 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[8\] apb_fsm.v(52) " "Inferred latch for \"paddr\[8\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357571 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[9\] apb_fsm.v(52) " "Inferred latch for \"paddr\[9\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357571 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[10\] apb_fsm.v(52) " "Inferred latch for \"paddr\[10\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357571 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[11\] apb_fsm.v(52) " "Inferred latch for \"paddr\[11\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357571 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[12\] apb_fsm.v(52) " "Inferred latch for \"paddr\[12\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357571 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[13\] apb_fsm.v(52) " "Inferred latch for \"paddr\[13\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357571 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[14\] apb_fsm.v(52) " "Inferred latch for \"paddr\[14\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357571 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[15\] apb_fsm.v(52) " "Inferred latch for \"paddr\[15\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357571 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[16\] apb_fsm.v(52) " "Inferred latch for \"paddr\[16\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357571 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[17\] apb_fsm.v(52) " "Inferred latch for \"paddr\[17\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357571 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[18\] apb_fsm.v(52) " "Inferred latch for \"paddr\[18\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357571 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[19\] apb_fsm.v(52) " "Inferred latch for \"paddr\[19\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357571 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[20\] apb_fsm.v(52) " "Inferred latch for \"paddr\[20\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357571 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[21\] apb_fsm.v(52) " "Inferred latch for \"paddr\[21\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357571 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[22\] apb_fsm.v(52) " "Inferred latch for \"paddr\[22\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357571 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[23\] apb_fsm.v(52) " "Inferred latch for \"paddr\[23\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357572 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[24\] apb_fsm.v(52) " "Inferred latch for \"paddr\[24\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357572 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[25\] apb_fsm.v(52) " "Inferred latch for \"paddr\[25\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357572 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[26\] apb_fsm.v(52) " "Inferred latch for \"paddr\[26\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357572 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[27\] apb_fsm.v(52) " "Inferred latch for \"paddr\[27\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357572 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[28\] apb_fsm.v(52) " "Inferred latch for \"paddr\[28\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357572 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[29\] apb_fsm.v(52) " "Inferred latch for \"paddr\[29\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357572 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[30\] apb_fsm.v(52) " "Inferred latch for \"paddr\[30\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357572 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[31\] apb_fsm.v(52) " "Inferred latch for \"paddr\[31\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357572 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "psel\[0\] apb_fsm.v(52) " "Inferred latch for \"psel\[0\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357572 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "psel\[1\] apb_fsm.v(52) " "Inferred latch for \"psel\[1\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357572 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "psel\[2\] apb_fsm.v(52) " "Inferred latch for \"psel\[2\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357572 "|bridge_top|apb_fsm:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "penable apb_fsm.v(52) " "Inferred latch for \"penable\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043357572 "|bridge_top|apb_fsm:M2"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "apb_fsm:M2\|next_state.ST_IDLE_916 " "LATCH primitive \"apb_fsm:M2\|next_state.ST_IDLE_916\" is permanently enabled" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1616043358422 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "apb_fsm:M2\|next_state.ST_WWAIT_888 " "LATCH primitive \"apb_fsm:M2\|next_state.ST_WWAIT_888\" is permanently enabled" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1616043358422 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "apb_fsm:M2\|next_state.ST_READ_860 " "LATCH primitive \"apb_fsm:M2\|next_state.ST_READ_860\" is permanently enabled" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1616043358422 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "apb_fsm:M2\|next_state.ST_WRITE_832 " "LATCH primitive \"apb_fsm:M2\|next_state.ST_WRITE_832\" is permanently enabled" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1616043358422 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "apb_fsm:M2\|next_state.ST_WRITEP_804 " "LATCH primitive \"apb_fsm:M2\|next_state.ST_WRITEP_804\" is permanently enabled" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1616043358422 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "apb_fsm:M2\|next_state.ST_RENABLE_776 " "LATCH primitive \"apb_fsm:M2\|next_state.ST_RENABLE_776\" is permanently enabled" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1616043358423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "apb_fsm:M2\|next_state.ST_WENABLE_748 " "LATCH primitive \"apb_fsm:M2\|next_state.ST_WENABLE_748\" is permanently enabled" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1616043358423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "apb_fsm:M2\|next_state.ST_WENABLEP_720 " "LATCH primitive \"apb_fsm:M2\|next_state.ST_WENABLEP_720\" is permanently enabled" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1616043358423 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|psel\[0\] " "Latch apb_fsm:M2\|psel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358719 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|psel\[1\] " "Latch apb_fsm:M2\|psel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358719 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|psel\[2\] " "Latch apb_fsm:M2\|psel\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358719 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|paddr\[0\] " "Latch apb_fsm:M2\|paddr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358719 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|paddr\[1\] " "Latch apb_fsm:M2\|paddr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358719 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|paddr\[2\] " "Latch apb_fsm:M2\|paddr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358719 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|paddr\[3\] " "Latch apb_fsm:M2\|paddr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358719 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|paddr\[4\] " "Latch apb_fsm:M2\|paddr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358719 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|paddr\[5\] " "Latch apb_fsm:M2\|paddr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358719 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|paddr\[6\] " "Latch apb_fsm:M2\|paddr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358719 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|paddr\[7\] " "Latch apb_fsm:M2\|paddr\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358719 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|paddr\[8\] " "Latch apb_fsm:M2\|paddr\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358719 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|paddr\[9\] " "Latch apb_fsm:M2\|paddr\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358720 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|paddr\[10\] " "Latch apb_fsm:M2\|paddr\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358720 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|paddr\[11\] " "Latch apb_fsm:M2\|paddr\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358720 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|paddr\[12\] " "Latch apb_fsm:M2\|paddr\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358720 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|paddr\[13\] " "Latch apb_fsm:M2\|paddr\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358720 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|paddr\[14\] " "Latch apb_fsm:M2\|paddr\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358720 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|paddr\[15\] " "Latch apb_fsm:M2\|paddr\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358720 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|paddr\[16\] " "Latch apb_fsm:M2\|paddr\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358720 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|paddr\[17\] " "Latch apb_fsm:M2\|paddr\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358720 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|paddr\[18\] " "Latch apb_fsm:M2\|paddr\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358720 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|paddr\[19\] " "Latch apb_fsm:M2\|paddr\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358720 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|paddr\[20\] " "Latch apb_fsm:M2\|paddr\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358720 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|paddr\[21\] " "Latch apb_fsm:M2\|paddr\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358720 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|paddr\[22\] " "Latch apb_fsm:M2\|paddr\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358720 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|paddr\[23\] " "Latch apb_fsm:M2\|paddr\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358720 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|paddr\[24\] " "Latch apb_fsm:M2\|paddr\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358720 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|paddr\[25\] " "Latch apb_fsm:M2\|paddr\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358721 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|paddr\[26\] " "Latch apb_fsm:M2\|paddr\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358721 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|paddr\[27\] " "Latch apb_fsm:M2\|paddr\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358721 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|paddr\[28\] " "Latch apb_fsm:M2\|paddr\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358721 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|paddr\[29\] " "Latch apb_fsm:M2\|paddr\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358721 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|paddr\[30\] " "Latch apb_fsm:M2\|paddr\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358721 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|paddr\[31\] " "Latch apb_fsm:M2\|paddr\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358721 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|pwdata\[0\] " "Latch apb_fsm:M2\|pwdata\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358721 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|pwdata\[1\] " "Latch apb_fsm:M2\|pwdata\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358721 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|pwdata\[2\] " "Latch apb_fsm:M2\|pwdata\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358721 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|pwdata\[3\] " "Latch apb_fsm:M2\|pwdata\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358721 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|pwdata\[4\] " "Latch apb_fsm:M2\|pwdata\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358721 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|pwdata\[5\] " "Latch apb_fsm:M2\|pwdata\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358721 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|pwdata\[6\] " "Latch apb_fsm:M2\|pwdata\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358721 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|pwdata\[7\] " "Latch apb_fsm:M2\|pwdata\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358722 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|pwdata\[8\] " "Latch apb_fsm:M2\|pwdata\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358722 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|pwdata\[9\] " "Latch apb_fsm:M2\|pwdata\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358722 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|pwdata\[10\] " "Latch apb_fsm:M2\|pwdata\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358722 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|pwdata\[11\] " "Latch apb_fsm:M2\|pwdata\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358722 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|pwdata\[12\] " "Latch apb_fsm:M2\|pwdata\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358722 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|pwdata\[13\] " "Latch apb_fsm:M2\|pwdata\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358722 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|pwdata\[14\] " "Latch apb_fsm:M2\|pwdata\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358722 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|pwdata\[15\] " "Latch apb_fsm:M2\|pwdata\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358722 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|pwdata\[16\] " "Latch apb_fsm:M2\|pwdata\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358722 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|pwdata\[17\] " "Latch apb_fsm:M2\|pwdata\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358722 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|pwdata\[18\] " "Latch apb_fsm:M2\|pwdata\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358722 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|pwdata\[19\] " "Latch apb_fsm:M2\|pwdata\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358722 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|pwdata\[20\] " "Latch apb_fsm:M2\|pwdata\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358722 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|pwdata\[21\] " "Latch apb_fsm:M2\|pwdata\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358722 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|pwdata\[22\] " "Latch apb_fsm:M2\|pwdata\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358724 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|pwdata\[23\] " "Latch apb_fsm:M2\|pwdata\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358724 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|pwdata\[24\] " "Latch apb_fsm:M2\|pwdata\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358724 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|pwdata\[25\] " "Latch apb_fsm:M2\|pwdata\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358724 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|pwdata\[26\] " "Latch apb_fsm:M2\|pwdata\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358724 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|pwdata\[27\] " "Latch apb_fsm:M2\|pwdata\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358724 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|pwdata\[28\] " "Latch apb_fsm:M2\|pwdata\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358724 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|pwdata\[29\] " "Latch apb_fsm:M2\|pwdata\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358724 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|pwdata\[30\] " "Latch apb_fsm:M2\|pwdata\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358724 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_fsm:M2\|pwdata\[31\] " "Latch apb_fsm:M2\|pwdata\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_fsm:M2\|present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal apb_fsm:M2\|present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616043358724 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616043358724 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hresp\[0\] GND " "Pin \"hresp\[0\]\" is stuck at GND" {  } { { "../rtl/bridge_top.v" "" { Text "D:/Maven Silicon/Project/rtl/bridge_top.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616043358828 "|bridge_top|hresp[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hresp\[1\] GND " "Pin \"hresp\[1\]\" is stuck at GND" {  } { { "../rtl/bridge_top.v" "" { Text "D:/Maven Silicon/Project/rtl/bridge_top.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616043358828 "|bridge_top|hresp[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hready_out VCC " "Pin \"hready_out\" is stuck at VCC" {  } { { "../rtl/bridge_top.v" "" { Text "D:/Maven Silicon/Project/rtl/bridge_top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616043358828 "|bridge_top|hready_out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1616043358828 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1616043358961 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1616043359313 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1616043359604 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616043359604 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "htrans\[0\] " "No output dependent on input pin \"htrans\[0\]\"" {  } { { "../rtl/bridge_top.v" "" { Text "D:/Maven Silicon/Project/rtl/bridge_top.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616043359817 "|bridge_top|htrans[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1616043359817 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "457 " "Implemented 457 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "102 " "Implemented 102 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1616043359819 ""} { "Info" "ICUT_CUT_TM_OPINS" "104 " "Implemented 104 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1616043359819 ""} { "Info" "ICUT_CUT_TM_LCELLS" "251 " "Implemented 251 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1616043359819 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1616043359819 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 156 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 156 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616043359861 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 18 10:25:59 2021 " "Processing ended: Thu Mar 18 10:25:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616043359861 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616043359861 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616043359861 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616043359861 ""}
