(* ProofPipeclose.v -- pipeclose over the SIE-agnostic v2 bundle.

   The function that finally frees a pipe.  Its shape in the logic:

   - acquire takes the lock against the caller's REFERENCE (ACQUIRE_GEN at
     [Tc := pipe_ref γp w 1], accessor [PipeInv.is_pipe_openable]);
   - the flag store spends that end: [pipe_endstate_shut] sends the reference
     home and hands back the persistent RECEIPT [pipe_shut γp w];
   - the flag reads at +0x24 / +0x2a decide.  If the OTHER end is still open
     the pipe lives and release merely closes the invariant again (RELEASE_GEN
     with [lock_finisher_close] -- NOT [RELEASE], which wants an [is_lock] the
     pipe does not have).  If it is shut, [pipe_endstate_closed] hands over ITS
     receipt too and RELEASE_CANCEL destroys the invariant at the word clear,
     cashing [PipeInv.pipe_res_dead]; out come the lock's own two words and
     every other byte of the object, which [pipe_bytes_page_own] makes a page
     again for kfree.

   Two joins, both [iAssert]ed continuations, because the binary has two: the
   flag tests at +0x24 are shared by the writable and readable arms, and the
   epilogue at +0x36 by the freeing and non-freeing ones.  The +0x24 join is
   built BEFORE the branch on [writable], or its whole tail would be
   duplicated across the two arms of [destruct w].

   EXPLICIT-CPUID NOTE.  Three regions, three different hart disciplines:

   - the PROLOGUE (through the [jal acquire]) runs at pipeclose's own generic
     [b]: each plain instruction threads a FRESH universally-quantified hart,
     and the caller-held [cpu_own] is moved across the whole stretch with one
     [cpu_own_transport] (whose premise [wp_next_chain] composes out of the
     per-instruction conditional equalities).
   - the CRITICAL SECTION (acquire's return through release's call) runs at
     the LITERAL [false] acquire hands back, so [rewrite wp_next_off]
     collapses every step onto the hart acquire delivered.  [JOIN] and its
     [TAILS] pair therefore need no hart binder: they are stated at whatever
     hart is ambient there, and applied at that same hart.
   - the EPILOGUE ([EPI], and the [EPIF] wrapper that reaches it after kfree)
     is reached from harts release / kfree quantify over, so it takes its OWN
     [(CID0 : CpuId)] binder plus the pure premise
     [b = false -> CID0 = <entry hart>] -- which is what lets it discharge
     pipeclose's own [wp_next] obligation, stated at the ENTRY hart, from a
     hart it knows nothing else about.

   Release's exit SIE index is DERIVED rather than asserted equal to
   pipeclose's [b]: [sie_b_agree] reads the ghost agreement between
   [sie_cap_gpr]'s arm and [cpu_own]'s count once at entry, and the resulting
   [b = match n with O => eb | S _ => false end] is exactly release's [outb].
   And no contract on this path constrains the register file's tp slot any
   more (HartTp.v pins the real tp), so every [Htp*] hypothesis is gone.   *)
From Stdlib Require Import ZArith Lia List.
From stdpp Require Import gmap list bitvector.definitions.
From iris.proofmode Require Import proofmode.
From iris.program_logic Require Import language lifting.
From iris.algebra Require Import frac.
From iris.base_logic.lib Require Import ghost_var invariants gen_heap.
Require Import SailStdpp.ConcurrencyInterface SailStdpp.ConcurrencyInterfaceBuiltins SailStdpp.ConcurrencyInterfaceTypes SailStdpp.Operators_mwords.
Require Import SailStdpp.Base SailStdpp.TypeCasts SailStdpp.Values SailStdpp.MachineWord.
Require Import RiscvLang RiscvPtsto.
Require Import RegFile.
Require Import HartTp WpNext.
Require Import InstrBytes WpMmodeLeafBase.
Require Import RiscvExtras.
Require Import StackOwn CalleeSaved.
Require Import VcGen WpSconfAlu WpSconfMem WpSconfCtl WpSconfBtype.
Require Import WpLock ProcGeom CpuOwn.
Require Import IntrDefs.
Require Import FdSlots.
Require Import KallocInv PipeInv.
Require Import SpecAcquire SpecRelease SpecWakeup SpecKfree.
Require Import CodePipeclose.
Require Import Riscv.rv64d_types Riscv.rv64d Riscv.riscv_extras.
Require Import SpecPipeclose.
Require Import IrefSlots.
Require Import ProcAvail.
Require Import SlotGen.   (* [act_lend]: the permit sweep, L1b *)
Require Import Xv6G.   (* the ghost-state bundle; see its header *)
Require Import CtxIdDefs.
Import Defs.

Local Ltac peel n := do n (rewrite upd_ne; [| vm_compute; discriminate]).
Local Ltac nz := vm_compute; discriminate.


Module PipecloseProof (Acquire : ACQUIRE_GEN) (Wakeup : WAKEUP)
                      (Release : RELEASE_GEN) (ReleaseCancel : RELEASE_CANCEL)
                      (Kfree : KFREE) : PIPECLOSE.

Section ProofPipeclose.
  Context `{!riscvGS Σ, !xv6G Σ, !bioslotG Σ, !fdslotG Σ, !irefslotG Σ, !pavG Σ, !wchG Σ}.
  Context `{GEN : GenId} `{CID : CpuId} `{XI : CurCtx}.

  (* [b] (from [sie_cap_gpr]'s arm) and [n],[eb] (from [cpu_own]'s count) are
     two independent presentations of the same SIE state; the ghost eighth
     they share pins the relationship the porting guide's "Derive the SIE
     index rather than stating it" describes.  Read once at function entry,
     it is exactly what makes release's derived exit index equal pipeclose's
     own [b].  (Identical helper in ProofFiledup.v / ProofBunpin.v.) *)
  Local Lemma sie_b_agree (m0 : regfile) (n0 K0 : nat) (eb0 b0 : bool)
      (p0 : mword 64) (lks : gset string) :
    sie_cap_gpr KT1 m0 K0 b0 p0 -∗ cpu_own n0 eb0 p0 b0 lks -∗
    ⌜ b0 = match n0 with O => eb0 | S _ => false end ⌝.
  Proof using .
    iIntros "Hcg Hcnt". destruct b0.
    - iDestruct "Hcnt" as "%Hb". destruct Hb as (-> & -> & _). done.
    - destruct n0 as [|n']; [ | done ].
      iDestruct "Hcnt" as "[_ Hint]".
      iDestruct "Hcg" as "(_ & _ & (_ & _ & Harm & _) & _)".
      iDestruct (ghost_var_agree with "Harm Hint") as %Heq.
      destruct eb0; [ exfalso | done ].
      apply (f_equal (@bv_unsigned _)) in Heq. vm_compute in Heq. discriminate.
  Qed.

  (* ---- THE BYTE QUEUE'S CLOSE STEP (design/pipe.md, "The byte queue") ----
     pipeclose is the ONLY writer of a flag word, so it is the only place the
     exact state's [ps_ro]/[ps_wo] can move.  At the store we open the
     payload's last conjunct [pipe_qres]:

     - COUPLED, and the caller paid a link: fire it.  The ghost goes to
       [pst_close w] and the payload re-closes coupled at the stored word --
       [pipe_queue_ok] does not mention the flags, so nothing else moves.
     - COUPLED, and the caller paid the TAINT: the flag word moves without
       the ghost, so the coupling is broken for good; the authority is
       dropped and the payload goes to its taint arm, at the taint's price.
     - already TAINTED: stay tainted, hand the payment back.

     Two lemmas rather than one in [w], because the proof has already
     [destruct]ed [w] by the time it reaches the store. *)
  Local Lemma pflag_bool_zero : pflag_bool (mword_of_int 0 : mword 32) = false.
  Proof using . apply bool_decide_eq_false_2, pflag_zero_not_open. Qed.

  (* [pipe_clink] is [Typeclasses Opaque], so it cannot be [iSpecialize]d at a
     state directly; this is its elimination, stated where the definition is
     still visible. *)
  Local Lemma pipe_clink_apply (γ : gname) (w : bool) (Φ : iProp Σ) (s : pipe_st) :
    pipe_clink γ w Φ -∗ pipe_qauth γ s ={⊤}=∗ pipe_qauth γ (pst_close w s) ∗ Φ.
  Proof using . rewrite /pipe_clink. iIntros "H". iApply "H". Qed.

  Local Lemma pipe_qres_close_w (γp : pipe_names) (Φ : iProp Σ)
      (nr nw ro wo wo' : mword 32) (bs : list (bv 8)) :
    pflag_bool wo' = false ->
    pipe_cpay (pn_queue γp) true Φ -∗ pipe_qres γp nr nw ro wo bs
    ={⊤}=∗ pipe_qres γp nr nw ro wo' bs ∗ pipe_cpost (pn_queue γp) true Φ true.
  Proof using .
    intros Hwo'. iIntros "Hpay [Hc | #Ht]".
    2:{ iModIntro. iSplitR; [by iApply pipe_qres_taint |].
        iApply (pipe_cpost_taint with "Ht"). iExact "Hpay". }
    iDestruct "Hc" as (ws rp) "[%Hok Ha]".
    iDestruct "Hpay" as "[Hl | #Ht]".
    2:{ iModIntro. iSplitR; [by iApply pipe_qres_taint |].
        iApply (pipe_cpost_taint with "Ht"). by iApply pipe_cpay_taint. }
    iMod (pipe_clink_apply _ _ _ (MkPipeSt ws rp (pflag_bool ro) (pflag_bool wo))
            with "Hl Ha") as "[Ha HΦ]".
    iModIntro. iSplitR "HΦ"; [| by iApply pipe_cpost_fired].
    rewrite /pipe_qres. iLeft. iExists ws, rp. iSplitR; [iPureIntro; exact Hok |].
    rewrite Hwo'. iExact "Ha".
  Qed.

  Local Lemma pipe_qres_close_r (γp : pipe_names) (Φ : iProp Σ)
      (nr nw ro ro' wo : mword 32) (bs : list (bv 8)) :
    pflag_bool ro' = false ->
    pipe_cpay (pn_queue γp) false Φ -∗ pipe_qres γp nr nw ro wo bs
    ={⊤}=∗ pipe_qres γp nr nw ro' wo bs ∗ pipe_cpost (pn_queue γp) false Φ true.
  Proof using .
    intros Hro'. iIntros "Hpay [Hc | #Ht]".
    2:{ iModIntro. iSplitR; [by iApply pipe_qres_taint |].
        iApply (pipe_cpost_taint with "Ht"). iExact "Hpay". }
    iDestruct "Hc" as (ws rp) "[%Hok Ha]".
    iDestruct "Hpay" as "[Hl | #Ht]".
    2:{ iModIntro. iSplitR; [by iApply pipe_qres_taint |].
        iApply (pipe_cpost_taint with "Ht"). by iApply pipe_cpay_taint. }
    iMod (pipe_clink_apply _ _ _ (MkPipeSt ws rp (pflag_bool ro) (pflag_bool wo))
            with "Hl Ha") as "[Ha HΦ]".
    iModIntro. iSplitR "HΦ"; [| by iApply pipe_cpost_fired].
    rewrite /pipe_qres. iLeft. iExists ws, rp. iSplitR; [iPureIntro; exact Hok |].
    rewrite Hro'. iExact "Ha".
  Qed.

  Lemma wp_pipeclose_sconf  (γs : list gname)
      (γl : gname) (γp : pipe_names) (w : bool)
      (γkl : gname) (γk : gname * gname) (klk kfl : mword 64) (on : option nat)
      (m : regfile) (n : nat) (eb : bool) (pme : mword 64) (av : nat)
      (b : bool) (lks : gset string) (Φ : iProp Σ) (k : nat)
    : wp_pipeclose_sconf_body γs γl γp w γkl γk klk kfl on m n eb pme av b lks Φ k.
  Proof using .
    cbv beta delta [wp_pipeclose_sconf_body].
    intros pcE pi ret_tgt Hw Hav Hpos Hklk Hkfl Hno.
    pose (sp0 := (m !!! Regidx csp_rs1 : mword 64)).
    (* hart-GENERIC: the critical section runs at the hart acquire delivers,
       not at pipeclose's entry hart, so this fact has to be available at
       every hart rather than pinned at the ambient one. *)
    assert (Hcpune : forall i : CPU, eq_vec (zero_reg : mword 64) (mycpu_ret (cid_word_of i)) = false)
      by (intro i; apply mycpu_ret_nonzero, tp_ok_cid_of).
    iIntros "Hcg Hown #Htext Hpc #Hpipe Href Hcpay #Hkmem Havail Hlend #Hpinv Hcont".
    (* the lend (permit sweep L1b): kfree does not take it yet, so it is
       framed through the continuation once, here *)
    iDestruct (act_lend_cont_frame with "Hcont Hlend") as "Hcont".
    iEval (cbv beta) in "Hcont".
    iDestruct (sie_b_agree m n av eb b pme lks with "Hcg Hown") as %Houtb.
    iAssert (⌜length γs = NPROC⌝)%I as %Hlen.
    { iDestruct "Hpinv" as "[%Hl _]". iPureIntro. exact Hl. }
    iDestruct (is_pipe_valid with "Hpipe") as %Hpv.
    iPoseProof (is_pipe_openable with "Hpipe") as "#Hopen".
    (* ---- 0x00: c.addi sp,-32 -- the frame trade (k := 4) ---- *)
    set (spr := add_vec sp0 (sign_extend' 64 (sign_extend' 12 (mword_of_int 32 : mword 6)))).
    set (A0 := <[Regidx csp_rs1 := regval_into_reg
        (add_vec (m !!! Regidx csp_rs1) (sign_extend' 64 (sign_extend' 12 (mword_of_int 32 : mword 6))))]> m).
    assert (HcspA0 : A0 !!! Regidx csp_rs1 = spr) by (rewrite /A0 upd_eq; reflexivity).
    assert (Hspr4 : pa_stk sp0 4 = spr).
    { rewrite /spr. unfold pa_stk, add_vec_int. apply f_equal. apply bv_eq; vm_compute; reflexivity. }
    assert (Hspm : m !!! Regidx csp_rs1 = sp0) by reflexivity.
    assert (Hpush : add_vec (m !!! Regidx csp_rs1) (sign_extend' 64 (sign_extend' 12 (mword_of_int 32 : mword 6))) = pa_stk (m !!! Regidx csp_rs1) 4).
    { unfold pa_stk, add_vec_int. apply f_equal. apply bv_eq; vm_compute; reflexivity. }
    iApply (wp_caddi_sp_push_s_sconf pcE (mword_of_int 32 : mword 6) m av 4 b ltac:(lia) Hpush
              with "Hcg Hpc []").
    { iApply (pci_00 with "Htext"). }
    iIntros (CID1 Hs1) "Hcg Hframe Hpc".
    iEval (rewrite Hspm) in "Hframe".
    change (<[Regidx csp_rs1 := regval_into_reg
        (add_vec (m !!! Regidx csp_rs1) (sign_extend' 64 (sign_extend' 12 (mword_of_int 32 : mword 6))))]> m) with A0.
    assert (Hpc02 : add_vec_int (pcE : mword 64) 2 = mword_of_int (KernelSyms.pipeclose + 0x02)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpc02) in "Hpc".
    iEval (rewrite (stack_own_slots (KTR := KT1)); cbn [seq]) in "Hframe".
    iDestruct "Hframe" as "(S1c & S2c & S3c & S4c & _)".
    iDestruct "S1c" as (vr24) "Hr24".
    iDestruct "S2c" as (vr16) "Hr16".
    iDestruct "S3c" as (vr8) "Hr8".
    iDestruct "S4c" as (vr0) "Hr0".
    assert (Hb1 : pa_stk sp0 1 = add_vec spr (zero_extend' 64 (concat_vec (mword_of_int 3 : mword 6) ('b"000")))).
    { rewrite /spr. unfold sp0, pa_stk, add_vec_int. rewrite add_vec_off2.
      f_equal; try (apply bv_eq; vm_compute; reflexivity). }
    assert (Hb2 : pa_stk sp0 2 = add_vec spr (zero_extend' 64 (concat_vec (mword_of_int 2 : mword 6) ('b"000")))).
    { rewrite /spr. unfold sp0, pa_stk, add_vec_int. rewrite add_vec_off2.
      f_equal; try (apply bv_eq; vm_compute; reflexivity). }
    assert (Hb3 : pa_stk sp0 3 = add_vec spr (zero_extend' 64 (concat_vec (mword_of_int 1 : mword 6) ('b"000")))).
    { rewrite /spr. unfold sp0, pa_stk, add_vec_int. rewrite add_vec_off2.
      f_equal; try (apply bv_eq; vm_compute; reflexivity). }
    assert (Hb4 : pa_stk sp0 4 = add_vec spr (zero_extend' 64 (concat_vec (mword_of_int 0 : mword 6) ('b"000")))).
    { rewrite /spr. unfold sp0, pa_stk, add_vec_int. rewrite add_vec_off2.
      f_equal; try (apply bv_eq; vm_compute; reflexivity). }
    (* ---- 0x02..0x08: c.sdsp ra/s0/s1/s2 ---- *)
    iApply (wp_csdsp_s_sconf (mword_of_int (KernelSyms.pipeclose + 0x02)) (mword_of_int 3 : mword 6) (mword_of_int 1 : mword 5)
              A0 (av - 4)%nat vr24 b with "Hcg Hpc [] [Hr24]").
    { iApply (pci_02 with "Htext"). }
    { iEval (rewrite HcspA0 -Hb1). iExact "Hr24". }
    iIntros (CID2 Hs2) "Hcg Hpc Hr24".
    iEval (rgne) in "Hr24".
    assert (Hpc04 : add_vec_int (mword_of_int (KernelSyms.pipeclose + 0x02) : mword 64) 2 = mword_of_int (KernelSyms.pipeclose + 0x04)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpc04) in "Hpc".
    iApply (wp_csdsp_s_sconf (mword_of_int (KernelSyms.pipeclose + 0x04)) (mword_of_int 2 : mword 6) (mword_of_int 8 : mword 5)
              A0 (av - 4)%nat vr16 b with "Hcg Hpc [] [Hr16]").
    { iApply (pci_04 with "Htext"). }
    { iEval (rewrite HcspA0 -Hb2). iExact "Hr16". }
    iIntros (CID3 Hs3) "Hcg Hpc Hr16".
    iEval (rgne) in "Hr16".
    assert (Hpc06 : add_vec_int (mword_of_int (KernelSyms.pipeclose + 0x04) : mword 64) 2 = mword_of_int (KernelSyms.pipeclose + 0x06)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpc06) in "Hpc".
    iApply (wp_csdsp_s_sconf (mword_of_int (KernelSyms.pipeclose + 0x06)) (mword_of_int 1 : mword 6) (mword_of_int 9 : mword 5)
              A0 (av - 4)%nat vr8 b with "Hcg Hpc [] [Hr8]").
    { iApply (pci_06 with "Htext"). }
    { iEval (rewrite HcspA0 -Hb3). iExact "Hr8". }
    iIntros (CID4 Hs4) "Hcg Hpc Hr8".
    iEval (rgne) in "Hr8".
    assert (Hpc08 : add_vec_int (mword_of_int (KernelSyms.pipeclose + 0x06) : mword 64) 2 = mword_of_int (KernelSyms.pipeclose + 0x08)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpc08) in "Hpc".
    iApply (wp_csdsp_s_sconf (mword_of_int (KernelSyms.pipeclose + 0x08)) (mword_of_int 0 : mword 6) (mword_of_int 18 : mword 5)
              A0 (av - 4)%nat vr0 b with "Hcg Hpc [] [Hr0]").
    { iApply (pci_08 with "Htext"). }
    { iEval (rewrite HcspA0 -Hb4). iExact "Hr0". }
    iIntros (CID5 Hs5) "Hcg Hpc Hr0".
    iEval (rgne) in "Hr0".
    assert (Hpc0a : add_vec_int (mword_of_int (KernelSyms.pipeclose + 0x08) : mword 64) 2 = mword_of_int (KernelSyms.pipeclose + 0x0a)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpc0a) in "Hpc".
    (* ---- 0x0a: c.addi4spn s0,sp,32 ---- *)
    iApply (wp_caddi4spn_s_sconf (mword_of_int (KernelSyms.pipeclose + 0x0a)) (Cregidx (mword_of_int 0)) (mword_of_int 8 : mword 8) (mword_of_int 8 : mword 5)
              A0 (av - 4)%nat b ltac:(vm_compute; reflexivity) ltac:(nz) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (pci_0a with "Htext"). }
    iIntros (CID6 Hs6) "Hcg Hpc".
    set (A1 := <[Regidx (mword_of_int 8 : mword 5) := regval_into_reg
        (add_vec (A0 !!! Regidx csp_rs1) (sign_extend' 64 (caddi4spn_imm (mword_of_int 8 : mword 8))))]> A0).
    change (<[Regidx (mword_of_int 8 : mword 5) := regval_into_reg
        (add_vec (A0 !!! Regidx csp_rs1) (sign_extend' 64 (caddi4spn_imm (mword_of_int 8 : mword 8))))]> A0) with A1.
    assert (Hpc0c : add_vec_int (mword_of_int (KernelSyms.pipeclose + 0x0a) : mword 64) 2 = mword_of_int (KernelSyms.pipeclose + 0x0c)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpc0c) in "Hpc".
    (* ---- 0x0c: c.mv s1,a0 ---- *)
    iApply (wp_cmv_s_sconf (mword_of_int (KernelSyms.pipeclose + 0x0c)) (mword_of_int 9 : mword 5) (mword_of_int 10 : mword 5)
              A1 (av - 4)%nat b ltac:(nz) ltac:(rdok) with "Hcg Hpc []").
    { iApply (pci_0c with "Htext"). }
    iIntros (CID7 Hs7) "Hcg Hpc".
    iEval (rgne) in "Hcg".
    set (A2 := <[Regidx (mword_of_int 9 : mword 5) := regval_into_reg
        (add_vec zero_reg (A1 !!! Regidx (mword_of_int 10 : mword 5)))]> A1).
    change (<[Regidx (mword_of_int 9 : mword 5) := regval_into_reg
        (add_vec zero_reg (A1 !!! Regidx (mword_of_int 10 : mword 5)))]> A1) with A2.
    assert (Hpc0e : add_vec_int (mword_of_int (KernelSyms.pipeclose + 0x0c) : mword 64) 2 = mword_of_int (KernelSyms.pipeclose + 0x0e)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpc0e) in "Hpc".
    (* ---- 0x0e: c.mv s2,a1 ---- *)
    iApply (wp_cmv_s_sconf (mword_of_int (KernelSyms.pipeclose + 0x0e)) (mword_of_int 18 : mword 5) (mword_of_int 11 : mword 5)
              A2 (av - 4)%nat b ltac:(nz) ltac:(rdok) with "Hcg Hpc []").
    { iApply (pci_0e with "Htext"). }
    iIntros (CID8 Hs8) "Hcg Hpc".
    iEval (rgne) in "Hcg".
    set (A3 := <[Regidx (mword_of_int 18 : mword 5) := regval_into_reg
        (add_vec zero_reg (A2 !!! Regidx (mword_of_int 11 : mword 5)))]> A2).
    change (<[Regidx (mword_of_int 18 : mword 5) := regval_into_reg
        (add_vec zero_reg (A2 !!! Regidx (mword_of_int 11 : mword 5)))]> A2) with A3.
    assert (Hpc10 : add_vec_int (mword_of_int (KernelSyms.pipeclose + 0x0e) : mword 64) 2 = mword_of_int (KernelSyms.pipeclose + 0x10)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpc10) in "Hpc".
    (* ---- 0x10: jal ra,acquire ---- *)
    iApply (wp_jal_s_sconf (mword_of_int (KernelSyms.pipeclose + 0x10)) (mword_of_int 1 : mword 5) (mword_of_int 2082282 : mword 21)
              A3 (av - 4)%nat b ltac:(nz) ltac:(rdok) ltac:(vm_compute; reflexivity)
              with "Hcg Hpc []").
    { iApply (pci_10 with "Htext"). }
    iIntros (CID9 Hs9) "Hcg Hpc".
    set (A4 := <[Regidx (mword_of_int 1 : mword 5) := regval_into_reg (add_vec_int (mword_of_int (KernelSyms.pipeclose + 0x10) : mword 64) 4)]> A3).
    change (<[Regidx (mword_of_int 1 : mword 5) := regval_into_reg (add_vec_int (mword_of_int (KernelSyms.pipeclose + 0x10) : mword 64) 4)]> A3) with A4.
    assert (Hpcaq : add_vec (mword_of_int (KernelSyms.pipeclose + 0x10) : mword 64) (sign_extend' 64 (mword_of_int 2082282 : mword 21))
                    = mword_of_int KernelSyms.acquire) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpcaq) in "Hpc".
    assert (Ha0A4 : A4 !!! Regidx (mword_of_int 10 : mword 5) = pi) by (rewrite /A4 /A3 /A2 /A1 /A0; do 5 (rewrite upd_ne; [| nz]); reflexivity).
    assert (HcspA4 : A4 !!! Regidx csp_rs1 = spr).
    { rewrite /A4 /A3 /A2 /A1; do 4 (rewrite upd_ne; [| nz]); exact HcspA0. }
    assert (Hs1A4 : A4 !!! Regidx (mword_of_int 9 : mword 5) = pi).
    { rewrite /A4 /A3; do 2 (rewrite upd_ne; [| nz]).
      rewrite /A2 upd_eq. unfold regval_into_reg.
      rewrite /A1 /A0; do 2 (rewrite upd_ne; [| nz]). apply add_vec_zero_l. }
    assert (Hs2A4 : A4 !!! Regidx (mword_of_int 18 : mword 5) = m !!! Regidx (mword_of_int 11 : mword 5)).
    { rewrite /A4; do 1 (rewrite upd_ne; [| nz]).
      rewrite /A3 upd_eq. unfold regval_into_reg.
      rewrite /A2 /A1 /A0; do 3 (rewrite upd_ne; [| nz]). apply add_vec_zero_l. }
    assert (HraA4 : A4 !!! Regidx (mword_of_int 1 : mword 5) = add_vec_int (mword_of_int (KernelSyms.pipeclose + 0x10) : mword 64) 4)
      by (rewrite /A4; apply upd_eq).
    assert (HraA0 : A0 !!! Regidx (mword_of_int 1 : mword 5) = m !!! Regidx (mword_of_int 1 : mword 5))
      by (rewrite /A0 upd_ne; [reflexivity | nz]).
    assert (Hs0A0 : A0 !!! Regidx (mword_of_int 8 : mword 5) = m !!! Regidx (mword_of_int 8 : mword 5))
      by (rewrite /A0 upd_ne; [reflexivity | nz]).
    assert (Hs1A0 : A0 !!! Regidx (mword_of_int 9 : mword 5) = m !!! Regidx (mword_of_int 9 : mword 5))
      by (rewrite /A0 upd_ne; [reflexivity | nz]).
    assert (Hs2A0 : A0 !!! Regidx (mword_of_int 18 : mword 5) = m !!! Regidx (mword_of_int 18 : mword 5))
      by (rewrite /A0 upd_ne; [reflexivity | nz]).
    iEval (rewrite HcspA0 HraA0) in "Hr24".
    iEval (rewrite HcspA0 Hs0A0) in "Hr16".
    iEval (rewrite HcspA0 Hs1A0) in "Hr8".
    iEval (rewrite HcspA0 Hs2A0) in "Hr0".
    (* ================================================================= *)
    (* JOIN 2 -- the epilogue at +0x36.                                   *)
    (*                                                                    *)
    (* Reached from harts release / kfree quantify over, so it takes its   *)
    (* own [CID0] plus the chain back to the ENTRY hart -- which is where  *)
    (* [Hcont]'s [wp_next] obligation is stated.                           *)
    (* ================================================================= *)
    iAssert (∀ (CID0 : CpuId) (M : regfile),
               ⌜ b = false \/ pme = zero_reg -> (CID0 : CPU) = (CID : CPU) ⌝ -∗
               ⌜ callee_saved A4 M ⌝ -∗
               sie_cap_gpr KT1 (CID := CID0) M (av - 4)%nat b pme -∗
               pc_is (CID := CID0) (mword_of_int (KernelSyms.pipeclose + 0x36) : mword 64) -∗
               cpu_own (CID := CID0) n eb pme b lks -∗
               (kalloc_avail γk on ∨ kalloc_avail γk (avail_inc on)) -∗
               (* the close link fired at the flag store, or the pipe is
                  tainted and the payment comes back *)
               pipe_cpost (pn_queue γp) w Φ true -∗
               mWP (Loop : expr riscv_lang))%I
      with "[Hcont Hr24 Hr16 Hr8 Hr0]" as "EPI".
    { iIntros (CID0 M) "%Hch %Hcs Hcg Hpc Hown Hav Hcpost".
      assert (HcspM : M !!! Regidx csp_rs1 = spr).
      { rewrite (callee_saved_lookup Hcs csp_rs1 ltac:(vm_compute; reflexivity)). exact HcspA4. }
      iApply (wp_cldsp_s_sconf (mword_of_int (KernelSyms.pipeclose + 0x36)) (mword_of_int 3 : mword 6) (mword_of_int 1 : mword 5)
                M (av - 4)%nat (m !!! Regidx (mword_of_int 1 : mword 5)) b
                ltac:(nz) ltac:(rdok) with "Hcg Hpc [] [Hr24]").
      { iApply (pci_36 with "Htext"). }
      { iEval (rewrite HcspM). iExact "Hr24". }
      iIntros (CIDe1 Hse1) "Hcg Hpc Hr24".
      set (E1 := <[Regidx (mword_of_int 1 : mword 5) := regval_into_reg (m !!! Regidx (mword_of_int 1 : mword 5))]> M).
      change (<[Regidx (mword_of_int 1 : mword 5) := regval_into_reg (m !!! Regidx (mword_of_int 1 : mword 5))]> M) with E1.
      assert (Hpc38 : add_vec_int (mword_of_int (KernelSyms.pipeclose + 0x36) : mword 64) 2 = mword_of_int (KernelSyms.pipeclose + 0x38)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Hpc38) in "Hpc".
      assert (HcspE1 : E1 !!! Regidx csp_rs1 = spr) by (rewrite /E1 upd_ne; [exact HcspM | nz]).
      iApply (wp_cldsp_s_sconf (mword_of_int (KernelSyms.pipeclose + 0x38)) (mword_of_int 2 : mword 6) (mword_of_int 8 : mword 5)
                E1 (av - 4)%nat (m !!! Regidx (mword_of_int 8 : mword 5)) b
                ltac:(nz) ltac:(rdok) with "Hcg Hpc [] [Hr16]").
      { iApply (pci_38 with "Htext"). }
      { iEval (rewrite HcspE1). iExact "Hr16". }
      iIntros (CIDe2 Hse2) "Hcg Hpc Hr16".
      set (E2 := <[Regidx (mword_of_int 8 : mword 5) := regval_into_reg (m !!! Regidx (mword_of_int 8 : mword 5))]> E1).
      change (<[Regidx (mword_of_int 8 : mword 5) := regval_into_reg (m !!! Regidx (mword_of_int 8 : mword 5))]> E1) with E2.
      assert (Hpc3a : add_vec_int (mword_of_int (KernelSyms.pipeclose + 0x38) : mword 64) 2 = mword_of_int (KernelSyms.pipeclose + 0x3a)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Hpc3a) in "Hpc".
      assert (HcspE2 : E2 !!! Regidx csp_rs1 = spr) by (rewrite /E2 upd_ne; [exact HcspE1 | nz]).
      iApply (wp_cldsp_s_sconf (mword_of_int (KernelSyms.pipeclose + 0x3a)) (mword_of_int 1 : mword 6) (mword_of_int 9 : mword 5)
                E2 (av - 4)%nat (m !!! Regidx (mword_of_int 9 : mword 5)) b
                ltac:(nz) ltac:(rdok) with "Hcg Hpc [] [Hr8]").
      { iApply (pci_3a with "Htext"). }
      { iEval (rewrite HcspE2). iExact "Hr8". }
      iIntros (CIDe3 Hse3) "Hcg Hpc Hr8".
      set (E3 := <[Regidx (mword_of_int 9 : mword 5) := regval_into_reg (m !!! Regidx (mword_of_int 9 : mword 5))]> E2).
      change (<[Regidx (mword_of_int 9 : mword 5) := regval_into_reg (m !!! Regidx (mword_of_int 9 : mword 5))]> E2) with E3.
      assert (Hpc3c : add_vec_int (mword_of_int (KernelSyms.pipeclose + 0x3a) : mword 64) 2 = mword_of_int (KernelSyms.pipeclose + 0x3c)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Hpc3c) in "Hpc".
      assert (HcspE3 : E3 !!! Regidx csp_rs1 = spr) by (rewrite /E3 upd_ne; [exact HcspE2 | nz]).
      iApply (wp_cldsp_s_sconf (mword_of_int (KernelSyms.pipeclose + 0x3c)) (mword_of_int 0 : mword 6) (mword_of_int 18 : mword 5)
                E3 (av - 4)%nat (m !!! Regidx (mword_of_int 18 : mword 5)) b
                ltac:(nz) ltac:(rdok) with "Hcg Hpc [] [Hr0]").
      { iApply (pci_3c with "Htext"). }
      { iEval (rewrite HcspE3). iExact "Hr0". }
      iIntros (CIDe4 Hse4) "Hcg Hpc Hr0".
      set (E4 := <[Regidx (mword_of_int 18 : mword 5) := regval_into_reg (m !!! Regidx (mword_of_int 18 : mword 5))]> E3).
      change (<[Regidx (mword_of_int 18 : mword 5) := regval_into_reg (m !!! Regidx (mword_of_int 18 : mword 5))]> E3) with E4.
      assert (Hpc3e : add_vec_int (mword_of_int (KernelSyms.pipeclose + 0x3c) : mword 64) 2 = mword_of_int (KernelSyms.pipeclose + 0x3e)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Hpc3e) in "Hpc".
      assert (HcspE4 : E4 !!! Regidx csp_rs1 = spr) by (rewrite /E4 upd_ne; [exact HcspE3 | nz]).
      assert (Hsp0up : add_vec spr (sign_extend' 64 (caddi16sp_imm (mword_of_int 2 : mword 6))) = sp0).
      { rewrite /spr /sp0 add_vec_assoc.
        assert (HAB : add_vec (sign_extend' 64 (sign_extend' 12 (mword_of_int 32 : mword 6)))
                              (sign_extend' 64 (caddi16sp_imm (mword_of_int 2 : mword 6))) = mword_of_int 0)
          by (apply bv_eq; vm_compute; reflexivity).
        rewrite HAB. apply avi0. }
      assert (Hwv : add_vec (E4 !!! Regidx csp_rs1) (sign_extend' 64 (caddi16sp_imm (mword_of_int 2 : mword 6))) = sp0)
        by (rewrite HcspE4; exact Hsp0up).
      assert (Hpop : E4 !!! Regidx csp_rs1
                     = pa_stk (add_vec (E4 !!! Regidx csp_rs1) (sign_extend' 64 (caddi16sp_imm (mword_of_int 2 : mword 6)))) 4).
      { rewrite Hwv HcspE4. symmetry. exact Hspr4. }
      iAssert (stack_own (KTR := KT1) sp0 4) with "[Hr24 Hr16 Hr8 Hr0]" as "Hframe4".
      { rewrite (stack_own_slots (KTR := KT1)). cbn [seq].
        iSplitL "Hr24". { iExists _. iEval (rewrite Hb1 -HcspM). iExact "Hr24". }
        iSplitL "Hr16". { iExists _. iEval (rewrite Hb2 -HcspE1). iExact "Hr16". }
        iSplitL "Hr8".  { iExists _. iEval (rewrite Hb3 -HcspE2). iExact "Hr8". }
        iSplitL "Hr0".  { iExists _. iEval (rewrite Hb4 -HcspE3). iExact "Hr0". }
        done. }
      iEval (rewrite -Hwv) in "Hframe4".
      iApply (wp_caddi16sp_pop_s_sconf (mword_of_int (KernelSyms.pipeclose + 0x3e)) (mword_of_int 2 : mword 6) E4 (av - 4)%nat 4 b Hpop
                with "Hcg Hpc [] Hframe4").
      { iApply (pci_3e with "Htext"). }
      iIntros (CIDe5 Hse5) "Hcg Hpc".
      assert (Hnk : ((av - 4) + 4)%nat = av) by lia.
      iEval (rewrite Hnk) in "Hcg".
      set (E5 := <[Regidx csp_rs1 := regval_into_reg
          (add_vec (E4 !!! Regidx csp_rs1) (sign_extend' 64 (caddi16sp_imm (mword_of_int 2 : mword 6))))]> E4).
      change (<[Regidx csp_rs1 := regval_into_reg
          (add_vec (E4 !!! Regidx csp_rs1) (sign_extend' 64 (caddi16sp_imm (mword_of_int 2 : mword 6))))]> E4) with E5.
      assert (Hpc40 : add_vec_int (mword_of_int (KernelSyms.pipeclose + 0x3e) : mword 64) 2 = mword_of_int (KernelSyms.pipeclose + 0x40)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Hpc40) in "Hpc".
      assert (HE5ra : E5 !!! Regidx (mword_of_int 1 : mword 5) = m !!! Regidx (mword_of_int 1 : mword 5)).
      { rewrite /E5 /E4 /E3 /E2; do 4 (rewrite upd_ne; [| nz]).
        rewrite /E1 upd_eq. unfold regval_into_reg. reflexivity. }
      iApply (wp_cret_s_sconf (mword_of_int (KernelSyms.pipeclose + 0x40)) (mword_of_int 1 : mword 5) E5 av b
                ltac:(nz) with "Hcg Hpc []").
      { iApply (pci_40 with "Htext"). }
      iIntros (CIDe6 Hse6) "Hcg Hpc".
      iEval (rgne) in "Hpc".
      assert (Hra_final : ret_pc (E5 !!! Regidx (mword_of_int 1 : mword 5)) = ret_tgt)
        by (rewrite HE5ra; reflexivity).
      iEval (rewrite Hra_final) in "Hpc".
      (* [cpu_own] arrived at [CID0]; six plain instructions moved us to
         [CIDe6], and [Hch] carries the rest of the chain back to entry. *)
      iDestruct (cpu_own_transport CID0 CIDe6 n eb pme b ltac:(wp_next_chain)
                   with "Hown") as "Hown".
      iSpecialize ("Hcont" $! CIDe6 with "[]"); [ iPureIntro; wp_next_chain | ].
      iApply ("Hcont" $! E5 with "Hcg Hown Hpc [%] Hav Hcpost").
      (* [repeat split] discharges s0/s1/s2 by conversion -- the epilogue
         reloaded them from the frame, so those equalities are definitional.
         What is left is sp (the frame trade) and s3..s11 (threaded through
         acquire, wakeup and release by their own callee_saved).  tp is no
         longer part of [callee_saved]: HartTp.v pins it to the hart. *)
      unfold callee_saved. repeat split.
      + rewrite /E5 upd_eq. unfold regval_into_reg. rewrite HcspE4 Hsp0up. reflexivity.
      + do 5 (rewrite upd_ne; [| nz]).
        rewrite (callee_saved_lookup Hcs (mword_of_int 19) ltac:(vm_compute; reflexivity)).
        rewrite /A4 /A3 /A2 /A1 /A0; do 5 (rewrite upd_ne; [| nz]); reflexivity.
      + do 5 (rewrite upd_ne; [| nz]).
        rewrite (callee_saved_lookup Hcs (mword_of_int 20) ltac:(vm_compute; reflexivity)).
        rewrite /A4 /A3 /A2 /A1 /A0; do 5 (rewrite upd_ne; [| nz]); reflexivity.
      + do 5 (rewrite upd_ne; [| nz]).
        rewrite (callee_saved_lookup Hcs (mword_of_int 21) ltac:(vm_compute; reflexivity)).
        rewrite /A4 /A3 /A2 /A1 /A0; do 5 (rewrite upd_ne; [| nz]); reflexivity.
      + do 5 (rewrite upd_ne; [| nz]).
        rewrite (callee_saved_lookup Hcs (mword_of_int 22) ltac:(vm_compute; reflexivity)).
        rewrite /A4 /A3 /A2 /A1 /A0; do 5 (rewrite upd_ne; [| nz]); reflexivity.
      + do 5 (rewrite upd_ne; [| nz]).
        rewrite (callee_saved_lookup Hcs (mword_of_int 23) ltac:(vm_compute; reflexivity)).
        rewrite /A4 /A3 /A2 /A1 /A0; do 5 (rewrite upd_ne; [| nz]); reflexivity.
      + do 5 (rewrite upd_ne; [| nz]).
        rewrite (callee_saved_lookup Hcs (mword_of_int 24) ltac:(vm_compute; reflexivity)).
        rewrite /A4 /A3 /A2 /A1 /A0; do 5 (rewrite upd_ne; [| nz]); reflexivity.
      + do 5 (rewrite upd_ne; [| nz]).
        rewrite (callee_saved_lookup Hcs (mword_of_int 25) ltac:(vm_compute; reflexivity)).
        rewrite /A4 /A3 /A2 /A1 /A0; do 5 (rewrite upd_ne; [| nz]); reflexivity.
      + do 5 (rewrite upd_ne; [| nz]).
        rewrite (callee_saved_lookup Hcs (mword_of_int 26) ltac:(vm_compute; reflexivity)).
        rewrite /A4 /A3 /A2 /A1 /A0; do 5 (rewrite upd_ne; [| nz]); reflexivity.
      + do 5 (rewrite upd_ne; [| nz]).
        rewrite (callee_saved_lookup Hcs (mword_of_int 27) ltac:(vm_compute; reflexivity)).
        rewrite /A4 /A3 /A2 /A1 /A0; do 5 (rewrite upd_ne; [| nz]); reflexivity. }
    (* ================================================================= *)
    (* acquire -- against the caller's REFERENCE                          *)
    (* ================================================================= *)
    iDestruct (cpu_own_transport CID CID9 n eb pme b ltac:(wp_next_chain)
                 with "Hown") as "Hown".
    iApply (Acquire.wp_acquire_gen_sconf KT1 γl "pipe" (pipe_res_at γp pi)
              (pipe_ref γp w 1) (pipe_dead γl γp) A4 n eb pme (av - 4)%nat b lks
              ltac:(lia) ltac:(lia) Hno
              ltac:(iApply pipe_ref_dead) ltac:(intro i; iApply locked_pre_dead)
              with "Hcg Hown Htext Hpc [] Href").
    all: try lkbelow.
    { iEval (rewrite Ha0A4). iExact "Hopen". }
    iIntros (CIDaq Hsaq ms M0) "%Hms Href Hcg Hpc %HcsM0 Hlocked Hres _ Hown Hpay".
    iEval (rewrite HraA4) in "Hpc".
    assert (Hpc14 : ret_pc (add_vec_int (mword_of_int (KernelSyms.pipeclose + 0x10) : mword 64) 4)
                    = (mword_of_int (KernelSyms.pipeclose + 0x14) : mword 64)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpc14) in "Hpc".
    (* ================================================================= *)
    (* JOIN 1 -- the flag tests at +0x24, shared by both arms.            *)
    (*                                                                    *)
    (* Everything from here to the [jal release] runs at the LITERAL       *)
    (* [false] acquire handed back, hence at [CIDaq] throughout -- so this *)
    (* continuation needs no hart binder.                                  *)
    (* ================================================================= *)
    iAssert (∀ (M : regfile),
               ⌜ callee_saved A4 M ⌝ -∗
               sie_cap_gpr KT1 M (trap_res b + (av - 4))%nat false pme -∗
               pc_is (mword_of_int (KernelSyms.pipeclose + 0x24) : mword 64) -∗
               (* inside the critical section: acquire added "pipe"'s rank *)
               cpu_own (S n) eb pme false ({["pipe"%string]} ∪ lks) -∗
               arm_pay KT1 n eb pme -∗
               locked γl cpu_id -∗
               pipe_res γp pi -∗
               pipe_cpost (pn_queue γp) w Φ true -∗
               mWP (Loop : expr riscv_lang))%I
      with "[EPI Havail]" as "JOIN".
    { iIntros (M) "%Hcs Hcg Hpc Hown Hpay Hlocked Hres Hcpost".
      assert (Hs1M : M !!! Regidx (mword_of_int 9 : mword 5) = pi).
      { rewrite (callee_saved_lookup Hcs (mword_of_int 9) ltac:(vm_compute; reflexivity)). exact Hs1A4. }
      (* -- The two tails, offered as a CONJUNCTION: exactly one is taken, so
            they must SHARE the epilogue and the page count rather than split
            them.  Left: the plain release at +0x30, reached from both flag
            tests, still at [CIDaq].  Right: the page count back, plus the
            epilogue for the freeing path -- which is reached only after
            release_cancel and kfree, at harts THEY quantify over, so that
            side takes its own [CID1] and chain premise. -- *)
      iAssert ((∀ (M' : regfile),
                 ⌜ callee_saved A4 M' ⌝ -∗
                 sie_cap_gpr KT1 M' (trap_res b + (av - 4))%nat false pme -∗
                 pc_is (mword_of_int (KernelSyms.pipeclose + 0x30) : mword 64) -∗
                 cpu_own (S n) eb pme false ({["pipe"%string]} ∪ lks) -∗
                 arm_pay KT1 n eb pme -∗
                 locked γl cpu_id -∗
                 pipe_res γp pi -∗
                 pipe_cpost (pn_queue γp) w Φ true -∗
                 mWP (Loop : expr riscv_lang))
               ∧ (kalloc_avail γk on ∗
                  (∀ (CIDx : CpuId) (M' : regfile),
                     ⌜ b = false \/ pme = zero_reg -> (CIDx : CPU) = (CID : CPU) ⌝ -∗
                     ⌜ callee_saved A4 M' ⌝ -∗
                     sie_cap_gpr KT1 (CID := CIDx) M' (av - 4)%nat b pme -∗
                     pc_is (CID := CIDx) (mword_of_int (KernelSyms.pipeclose + 0x36) : mword 64) -∗
                     cpu_own (CID := CIDx) n eb pme b lks -∗
                     kalloc_avail γk (avail_inc on) -∗
                     pipe_cpost (pn_queue γp) w Φ true -∗
                     mWP (LoopE gen_id CIDx : expr riscv_lang))))%I
        with "[EPI Havail]" as "TAILS".
      { iSplit.
        2:{ iFrame "Havail". iIntros (CIDf M') "%Hch' %Hcs' Hcg Hpc Hown Hav Hcpost".
            iApply ("EPI" $! CIDf M' with "[%] [%] Hcg Hpc Hown [Hav] Hcpost");
              [exact Hch' | exact Hcs' | by iRight]. }
        iIntros (M') "%Hcs' Hcg Hpc Hown Hpay Hlocked Hres Hcpost".
        assert (Hs1M' : M' !!! Regidx (mword_of_int 9 : mword 5) = pi).
        { rewrite (callee_saved_lookup Hcs' (mword_of_int 9) ltac:(vm_compute; reflexivity)). exact Hs1A4. }
        iApply (wp_cmv_s_sconf (mword_of_int (KernelSyms.pipeclose + 0x30)) (mword_of_int 10 : mword 5) (mword_of_int 9 : mword 5)
                  M' (trap_res b + (av - 4))%nat false ltac:(nz) ltac:(rdok) with "Hcg Hpc []").
        { iApply (pci_30 with "Htext"). }
        iApply wp_next_off_intro. iIntros "Hcg Hpc".
        iEval (rgne) in "Hcg".
        set (V1 := <[Regidx (mword_of_int 10 : mword 5) := regval_into_reg
            (add_vec zero_reg (M' !!! Regidx (mword_of_int 9 : mword 5)))]> M').
        change (<[Regidx (mword_of_int 10 : mword 5) := regval_into_reg
            (add_vec zero_reg (M' !!! Regidx (mword_of_int 9 : mword 5)))]> M') with V1.
        assert (Hpc32 : add_vec_int (mword_of_int (KernelSyms.pipeclose + 0x30) : mword 64) 2 = mword_of_int (KernelSyms.pipeclose + 0x32)) by (apply bv_eq; vm_compute; reflexivity).
        iEval (rewrite Hpc32) in "Hpc".
        iApply (wp_jal_s_sconf (mword_of_int (KernelSyms.pipeclose + 0x32)) (mword_of_int 1 : mword 5) (mword_of_int 2082384 : mword 21)
                  V1 (trap_res b + (av - 4))%nat false ltac:(nz) ltac:(rdok) ltac:(vm_compute; reflexivity)
                  with "Hcg Hpc []").
        { iApply (pci_32 with "Htext"). }
        iApply wp_next_off_intro. iIntros "Hcg Hpc".
        set (V2 := <[Regidx (mword_of_int 1 : mword 5) := regval_into_reg (add_vec_int (mword_of_int (KernelSyms.pipeclose + 0x32) : mword 64) 4)]> V1).
        change (<[Regidx (mword_of_int 1 : mword 5) := regval_into_reg (add_vec_int (mword_of_int (KernelSyms.pipeclose + 0x32) : mword 64) 4)]> V1) with V2.
        assert (Hpcrl : add_vec (mword_of_int (KernelSyms.pipeclose + 0x32) : mword 64) (sign_extend' 64 (mword_of_int 2082384 : mword 21))
                        = mword_of_int KernelSyms.release) by (apply bv_eq; vm_compute; reflexivity).
        iEval (rewrite Hpcrl) in "Hpc".
        assert (Ha0V2 : V2 !!! Regidx (mword_of_int 10 : mword 5) = pi).
        { rewrite /V2 upd_ne; [| nz]. rewrite /V1 upd_eq. unfold regval_into_reg.
          rewrite Hs1M'. apply add_vec_zero_l. }
        assert (HlkaV2 : add_vec (V2 !!! Regidx (mword_of_int 10 : mword 5)) (sign_extend' 64 (mword_of_int 0 : mword 12)) = pi).
        { rewrite Ha0V2.
          replace (sign_extend' 64 (mword_of_int 0 : mword 12)) with (mword_of_int 0 : mword 64)
            by (apply bv_eq; vm_compute; reflexivity).
          apply kv_addv_zero. }
        (* the acquire handed this window out at [trap_res b + N]; release wants
           [trap_res outb + N], and [outb] IS [b] ([cpu_own] forces it, which is
           what [Hbeq]/[Houtb] records).  Pure re-spelling -- it is what makes
           the acquire/release pair compose back to [N]. *)
        iEval (rewrite Houtb) in "Hcg".
        iApply (Release.wp_release_gen_sconf KT1 γl pi "pipe" (pipe_res_at γp pi) (pipe_dead γl γp) emp%I
                  V2 n eb pme (av - 4)%nat ({["pipe"%string]} ∪ lks)
                  HlkaV2 ltac:(lia)
                  ltac:(iApply locked_dead) ltac:(iApply locked_pre_dead)
                  with "Hcg Htext Hpc Hopen Hlocked Hres [] Hown Hpay").
        { iApply lock_finisher_close. }
        iIntros (CIDrl Hsrl mr) "_ Hcg Hpc %Hcsr Hown".
        (* BALANCED: the rank acquire put in comes straight back out.  [Hno]
           is the ORDER premise; [locks_below_not_elem] turns it into the
           non-membership the set algebra needs. *)
        pose proof (locks_below_not_elem lks "pipe"%string Hno) as Hnotin.
        assert (Hsetback : ({["pipe"%string]} ∪ lks) ∖ {["pipe"%string]} = lks)
          by (apply locks_add_del_below; lkbelow).
        iEval (rewrite Hsetback) in "Hown".
        iEval (rewrite <- Houtb) in "Hcg". iEval (rewrite <- Houtb) in "Hown".
        rewrite <- Houtb in Hsrl.
        assert (HraV2 : V2 !!! Regidx (mword_of_int 1 : mword 5) = add_vec_int (mword_of_int (KernelSyms.pipeclose + 0x32) : mword 64) 4)
          by (rewrite /V2; apply upd_eq).
        iEval (rewrite HraV2) in "Hpc".
        assert (Hpc36 : ret_pc (add_vec_int (mword_of_int (KernelSyms.pipeclose + 0x32) : mword 64) 4)
                        = (mword_of_int (KernelSyms.pipeclose + 0x36) : mword 64)) by (apply bv_eq; vm_compute; reflexivity).
        iEval (rewrite Hpc36) in "Hpc".
        iApply ("EPI" $! CIDrl mr with "[%] [%] Hcg Hpc Hown [Havail] Hcpost"); [wp_next_chain | | by iLeft].
        apply (callee_saved_trans A4 V2 mr); [| exact Hcsr].
        rewrite /V2 /V1.
        apply callee_saved_insert_r; [vm_compute; reflexivity|].
        apply callee_saved_insert_r; [vm_compute; reflexivity|]. exact Hcs'. }
      iAssert (True)%I as "_"; [done|].
      (* -- 0x24: lw a5,544(s1) : a5 := pi->readopen -- *)
      iDestruct "Hres" as (nr nw ro wo vname bs) "(Hnm & Hnr & Hnw & Hro & Hwo & Hst0 & Hst1 & %Hcnt & %Hbslen & Hdat & Hslack & Hq)".
      assert (Hroaddr : add_vec (rget M (mword_of_int 9 : mword 5)) (sign_extend' 64 (mword_of_int 544 : mword 12)) = a_popen pi false)
        by (rgne; rewrite Hs1M; reflexivity).
      iApply (wp_lw_s_sconf (kt := KT1) (ktd := KT0) (mword_of_int (KernelSyms.pipeclose + 0x24)) (mword_of_int 15 : mword 5) (mword_of_int 9 : mword 5)
                (mword_of_int 544 : mword 12) M (trap_res b + (av - 4))%nat ro false ltac:(nz) ltac:(rdok)
                with "Hcg Hpc [] [Hro]").
      { iApply (pci_24 with "Htext"). }
      { iEval (rewrite Hroaddr). iExact "Hro". }
      iApply wp_next_off_intro. iIntros "Hcg Hpc Hro".
      iEval (rewrite Hroaddr) in "Hro".
      set (J1 := <[Regidx (mword_of_int 15 : mword 5) := regval_into_reg (sign_extend' 64 ro)]> M).
      change (<[Regidx (mword_of_int 15 : mword 5) := regval_into_reg (sign_extend' 64 ro)]> M) with J1.
      assert (Hpc28 : add_vec_int (mword_of_int (KernelSyms.pipeclose + 0x24) : mword 64) 4 = mword_of_int (KernelSyms.pipeclose + 0x28)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Hpc28) in "Hpc".
      assert (HcsJ1 : callee_saved A4 J1)
        by (rewrite /J1; apply callee_saved_insert_r; [vm_compute; reflexivity | exact Hcs]).
      assert (Ha5J1 : J1 !!! Regidx (mword_of_int 15 : mword 5) = sign_extend' 64 ro)
        by (rewrite /J1; apply upd_eq).
      destruct (neq_vec (sign_extend' 64 ro) (zero_reg : mword 64)) eqn:Hroop.
      { (* ===== the read end is still OPEN: c.bnez taken, plain release ===== *)
        iApply (wp_cbnez_taken_s_sconf (mword_of_int (KernelSyms.pipeclose + 0x28)) (mword_of_int 4 : mword 8) (Cregidx (mword_of_int 7)) (mword_of_int 15 : mword 5)
                  J1 (trap_res b + (av - 4))%nat false ltac:(vm_compute; reflexivity) ltac:(nz)
                  ltac:(rgne; rewrite Ha5J1; exact Hroop) ltac:(vm_compute; reflexivity)
                  with "Hcg Hpc []").
        { iApply (pci_28 with "Htext"). }
        iApply bi.later_intro. iApply wp_next_off_intro. iIntros "Hcg Hpc".
        assert (Hpc30 : add_vec (mword_of_int (KernelSyms.pipeclose + 0x28) : mword 64)
                          (sign_extend' 64 (sign_extend' 13 (concat_vec (mword_of_int 4 : mword 8) ('b"0"))))
                        = mword_of_int (KernelSyms.pipeclose + 0x30)) by (apply bv_eq; vm_compute; reflexivity).
        iEval (rewrite Hpc30) in "Hpc".
        iDestruct "TAILS" as "[REL _]".
        iApply ("REL" $! J1 with "[%] Hcg Hpc Hown Hpay Hlocked [Hnm Hnr Hnw Hro Hwo Hst0 Hst1 Hdat Hslack Hq] Hcpost"); [exact HcsJ1|].
        iExists nr, nw, ro, wo, vname, bs. iFrame "Hnm Hnr Hnw Hro Hwo Hst0 Hst1 Hdat Hslack Hq". iPureIntro. exact (conj Hcnt Hbslen). }
      (* ===== the read end is SHUT: fall to 0x2a and test the write end ===== *)
      assert (Hroc : ~ pflag_open ro).
      { unfold pflag_open. rewrite Hroop. intro Hc. discriminate. }
      iApply (wp_cbnez_fall_s_sconf (mword_of_int (KernelSyms.pipeclose + 0x28)) (mword_of_int 4 : mword 8) (Cregidx (mword_of_int 7)) (mword_of_int 15 : mword 5)
                J1 (trap_res b + (av - 4))%nat false ltac:(vm_compute; reflexivity) ltac:(nz)
                ltac:(rgne; rewrite Ha5J1; exact Hroop) with "Hcg Hpc []").
      { iApply (pci_28 with "Htext"). }
      iApply wp_next_off_intro. iIntros "Hcg Hpc".
      assert (Hpc2a : add_vec_int (mword_of_int (KernelSyms.pipeclose + 0x28) : mword 64) 2 = mword_of_int (KernelSyms.pipeclose + 0x2a)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Hpc2a) in "Hpc".
      assert (Hs1J1 : J1 !!! Regidx (mword_of_int 9 : mword 5) = pi)
        by (rewrite /J1 upd_ne; [exact Hs1M | nz]).
      assert (Hwoaddr1 : add_vec (rget J1 (mword_of_int 9 : mword 5)) (sign_extend' 64 (mword_of_int 548 : mword 12)) = a_popen pi true)
        by (rgne; rewrite Hs1J1; reflexivity).
      iApply (wp_lw_s_sconf (kt := KT1) (ktd := KT0) (mword_of_int (KernelSyms.pipeclose + 0x2a)) (mword_of_int 15 : mword 5) (mword_of_int 9 : mword 5)
                (mword_of_int 548 : mword 12) J1 (trap_res b + (av - 4))%nat wo false ltac:(nz) ltac:(rdok)
                with "Hcg Hpc [] [Hwo]").
      { iApply (pci_2a with "Htext"). }
      { iEval (rewrite Hwoaddr1). iExact "Hwo". }
      iApply wp_next_off_intro. iIntros "Hcg Hpc Hwo".
      iEval (rewrite Hwoaddr1) in "Hwo".
      iEval (rewrite upd_upd) in "Hcg".
      set (J2 := <[Regidx (mword_of_int 15 : mword 5) := regval_into_reg (sign_extend' 64 wo)]> M).
      change (<[Regidx (mword_of_int 15 : mword 5) := regval_into_reg (sign_extend' 64 wo)]> M) with J2.
      assert (Hpc2e : add_vec_int (mword_of_int (KernelSyms.pipeclose + 0x2a) : mword 64) 4 = mword_of_int (KernelSyms.pipeclose + 0x2e)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Hpc2e) in "Hpc".
      assert (HcsJ2 : callee_saved A4 J2)
        by (rewrite /J2; apply callee_saved_insert_r; [vm_compute; reflexivity | exact Hcs]).
      assert (Ha5J2 : J2 !!! Regidx (mword_of_int 15 : mword 5) = sign_extend' 64 wo)
        by (rewrite /J2; apply upd_eq).
      assert (Hs1J2 : J2 !!! Regidx (mword_of_int 9 : mword 5) = pi)
        by (rewrite /J2 upd_ne; [exact Hs1M | nz]).
      destruct (eq_vec (sign_extend' 64 wo) (zero_reg : mword 64)) eqn:Hwoeq.
      2:{ (* the write end is still open: fall through to the plain release *)
        iApply (wp_cbeqz_fall_s_sconf (mword_of_int (KernelSyms.pipeclose + 0x2e)) (mword_of_int 17 : mword 8) (Cregidx (mword_of_int 7)) (mword_of_int 15 : mword 5)
                  J2 (trap_res b + (av - 4))%nat false ltac:(vm_compute; reflexivity) ltac:(nz)
                  ltac:(rgne; rewrite Ha5J2; exact Hwoeq) with "Hcg Hpc []").
        { iApply (pci_2e with "Htext"). }
        iApply wp_next_off_intro. iIntros "Hcg Hpc".
        assert (Hpc30' : add_vec_int (mword_of_int (KernelSyms.pipeclose + 0x2e) : mword 64) 2 = mword_of_int (KernelSyms.pipeclose + 0x30)) by (apply bv_eq; vm_compute; reflexivity).
        iEval (rewrite Hpc30') in "Hpc".
        iDestruct "TAILS" as "[REL _]".
        iApply ("REL" $! J2 with "[%] Hcg Hpc Hown Hpay Hlocked [Hnm Hnr Hnw Hro Hwo Hst0 Hst1 Hdat Hslack Hq] Hcpost"); [exact HcsJ2|].
        iExists nr, nw, ro, wo, vname, bs. iFrame "Hnm Hnr Hnw Hro Hwo Hst0 Hst1 Hdat Hslack Hq". iPureIntro. exact (conj Hcnt Hbslen). }
      (* ===== BOTH ends shut: free the page ===== *)
      assert (Hwoc : ~ pflag_open wo).
      { unfold pflag_open, neq_vec. rewrite Hwoeq. intro Hc. discriminate. }
      iDestruct "TAILS" as "[_ [Havail EPIF]]".
      iDestruct (pipe_endstate_closed γp false ro Hroc with "Hst0") as "[Hst0 #Hs0]".
      iDestruct (pipe_endstate_closed γp true wo Hwoc with "Hst1") as "[Hst1 #Hs1]".
      iApply (wp_cbeqz_taken_s_sconf (mword_of_int (KernelSyms.pipeclose + 0x2e)) (mword_of_int 17 : mword 8) (Cregidx (mword_of_int 7)) (mword_of_int 15 : mword 5)
                J2 (trap_res b + (av - 4))%nat false ltac:(vm_compute; reflexivity) ltac:(nz)
                ltac:(rgne; rewrite Ha5J2; exact Hwoeq) ltac:(vm_compute; reflexivity)
                with "Hcg Hpc []").
      { iApply (pci_2e with "Htext"). }
      iApply bi.later_intro. iApply wp_next_off_intro. iIntros "Hcg Hpc".
      assert (Hpc50 : add_vec (mword_of_int (KernelSyms.pipeclose + 0x2e) : mword 64)
                        (sign_extend' 64 (sign_extend' 13 (concat_vec (mword_of_int 17 : mword 8) ('b"0"))))
                      = mword_of_int (KernelSyms.pipeclose + 0x50)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Hpc50) in "Hpc".
      (* 0x50: c.mv a0,s1 *)
      iApply (wp_cmv_s_sconf (mword_of_int (KernelSyms.pipeclose + 0x50)) (mword_of_int 10 : mword 5) (mword_of_int 9 : mword 5)
                J2 (trap_res b + (av - 4))%nat false ltac:(nz) ltac:(rdok) with "Hcg Hpc []").
      { iApply (pci_50 with "Htext"). }
      iApply wp_next_off_intro. iIntros "Hcg Hpc".
      iEval (rgne) in "Hcg".
      set (K1 := <[Regidx (mword_of_int 10 : mword 5) := regval_into_reg
          (add_vec zero_reg (J2 !!! Regidx (mword_of_int 9 : mword 5)))]> J2).
      change (<[Regidx (mword_of_int 10 : mword 5) := regval_into_reg
          (add_vec zero_reg (J2 !!! Regidx (mword_of_int 9 : mword 5)))]> J2) with K1.
      assert (Hpc52 : add_vec_int (mword_of_int (KernelSyms.pipeclose + 0x50) : mword 64) 2 = mword_of_int (KernelSyms.pipeclose + 0x52)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Hpc52) in "Hpc".
      (* 0x52: jal release *)
      iApply (wp_jal_s_sconf (mword_of_int (KernelSyms.pipeclose + 0x52)) (mword_of_int 1 : mword 5) (mword_of_int 2082352 : mword 21)
                K1 (trap_res b + (av - 4))%nat false ltac:(nz) ltac:(rdok) ltac:(vm_compute; reflexivity)
                with "Hcg Hpc []").
      { iApply (pci_52 with "Htext"). }
      iApply wp_next_off_intro. iIntros "Hcg Hpc".
      set (K2 := <[Regidx (mword_of_int 1 : mword 5) := regval_into_reg (add_vec_int (mword_of_int (KernelSyms.pipeclose + 0x52) : mword 64) 4)]> K1).
      change (<[Regidx (mword_of_int 1 : mword 5) := regval_into_reg (add_vec_int (mword_of_int (KernelSyms.pipeclose + 0x52) : mword 64) 4)]> K1) with K2.
      assert (Hpcrl2 : add_vec (mword_of_int (KernelSyms.pipeclose + 0x52) : mword 64) (sign_extend' 64 (mword_of_int 2082352 : mword 21))
                       = mword_of_int KernelSyms.release) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Hpcrl2) in "Hpc".
      assert (Ha0K2 : K2 !!! Regidx (mword_of_int 10 : mword 5) = pi).
      { rewrite /K2 upd_ne; [| nz]. rewrite /K1 upd_eq. unfold regval_into_reg.
        rewrite Hs1J2. apply add_vec_zero_l. }
      assert (HlkaK2 : add_vec (K2 !!! Regidx (mword_of_int 10 : mword 5)) (sign_extend' 64 (mword_of_int 0 : mword 12)) = pi).
      { rewrite Ha0K2.
        replace (sign_extend' 64 (mword_of_int 0 : mword 12)) with (mword_of_int 0 : mword 64)
          by (apply bv_eq; vm_compute; reflexivity).
        apply kv_addv_zero. }
      (* same re-spelling as at the other release: [b] IS [outb]. *)
      iEval (rewrite Houtb) in "Hcg".
      iApply (ReleaseCancel.wp_release_cancel_sconf KT1 γl pi "pipe" (pipe_res_at γp pi)
                (pipe_dead γl γp) (pipe_bytes pi) K2 n eb pme (av - 4)%nat
                ({["pipe"%string]} ∪ lks)
                HlkaK2 ltac:(lia)
                ltac:(iApply locked_dead) ltac:(iApply locked_pre_dead)
                with "Hcg Htext Hpc Hopen Hlocked [Hnm Hnr Hnw Hro Hwo Hst0 Hst1 Hdat Hslack Hq] [] Hown Hpay").
      { iExists nr, nw, ro, wo, vname, bs. iFrame "Hnm Hnr Hnw Hro Hwo Hst0 Hst1 Hdat Hslack Hq". iPureIntro. exact (conj Hcnt Hbslen). }
      { iIntros "Hfrag Hres". iModIntro.
        iApply (pipe_res_dead with "Hs0 Hs1 Hfrag Hres"). }
      iIntros (CIDrc Hsrc mr) "Hword Hcpu Hbytes Hcg Hpc %Hcsr Hown".
      (* BALANCED on the freeing path too: release_cancel gives the rank back
         BEFORE kfree runs, so kfree (and its own "kmem" acquire) sees [lks].
         Same [locks_below_not_elem] step as at the plain release above. *)
      pose proof (locks_below_not_elem lks "pipe"%string Hno) as Hnotin'.
      assert (Hsetback' : ({["pipe"%string]} ∪ lks) ∖ {["pipe"%string]} = lks)
        by (apply locks_add_del_below; lkbelow).
      iEval (rewrite Hsetback') in "Hown".
      iEval (rewrite <- Houtb) in "Hcg". iEval (rewrite <- Houtb) in "Hown".
      rewrite <- Houtb in Hsrc.
      assert (HraK2 : K2 !!! Regidx (mword_of_int 1 : mword 5) = add_vec_int (mword_of_int (KernelSyms.pipeclose + 0x52) : mword 64) 4)
        by (rewrite /K2; apply upd_eq).
      iEval (rewrite HraK2) in "Hpc".
      assert (Hpc56 : ret_pc (add_vec_int (mword_of_int (KernelSyms.pipeclose + 0x52) : mword 64) 4)
                      = (mword_of_int (KernelSyms.pipeclose + 0x56) : mword 64)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Hpc56) in "Hpc".
      assert (HcsA4K2 : callee_saved A4 K2).
      { rewrite /K2 /K1.
        apply callee_saved_insert_r; [vm_compute; reflexivity|].
        apply callee_saved_insert_r; [vm_compute; reflexivity|]. exact HcsJ2. }
      assert (HcsA4mr : callee_saved A4 mr) by (apply (callee_saved_trans A4 K2 mr HcsA4K2 Hcsr)).
      assert (Hs1mr : mr !!! Regidx (mword_of_int 9 : mword 5) = pi).
      { rewrite (callee_saved_lookup HcsA4mr (mword_of_int 9) ltac:(vm_compute; reflexivity)). exact Hs1A4. }
      (* 0x56: c.mv a0,s1 -- from here on the SIE index is [b] again *)
      iApply (wp_cmv_s_sconf (mword_of_int (KernelSyms.pipeclose + 0x56)) (mword_of_int 10 : mword 5) (mword_of_int 9 : mword 5)
                mr (av - 4)%nat b ltac:(nz) ltac:(rdok) with "Hcg Hpc []").
      { iApply (pci_56 with "Htext"). }
      iIntros (CIDk1 Hsk1) "Hcg Hpc".
      iEval (rgne) in "Hcg".
      set (K3 := <[Regidx (mword_of_int 10 : mword 5) := regval_into_reg
          (add_vec zero_reg (mr !!! Regidx (mword_of_int 9 : mword 5)))]> mr).
      change (<[Regidx (mword_of_int 10 : mword 5) := regval_into_reg
          (add_vec zero_reg (mr !!! Regidx (mword_of_int 9 : mword 5)))]> mr) with K3.
      assert (Hpc58 : add_vec_int (mword_of_int (KernelSyms.pipeclose + 0x56) : mword 64) 2 = mword_of_int (KernelSyms.pipeclose + 0x58)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Hpc58) in "Hpc".
      (* 0x58: jal kfree *)
      iApply (wp_jal_s_sconf (mword_of_int (KernelSyms.pipeclose + 0x58)) (mword_of_int 1 : mword 5) (mword_of_int 2081760 : mword 21)
                K3 (av - 4)%nat b ltac:(nz) ltac:(rdok) ltac:(vm_compute; reflexivity)
                with "Hcg Hpc []").
      { iApply (pci_58 with "Htext"). }
      iIntros (CIDk2 Hsk2) "Hcg Hpc".
      set (K4 := <[Regidx (mword_of_int 1 : mword 5) := regval_into_reg (add_vec_int (mword_of_int (KernelSyms.pipeclose + 0x58) : mword 64) 4)]> K3).
      change (<[Regidx (mword_of_int 1 : mword 5) := regval_into_reg (add_vec_int (mword_of_int (KernelSyms.pipeclose + 0x58) : mword 64) 4)]> K3) with K4.
      assert (Hpckf : add_vec (mword_of_int (KernelSyms.pipeclose + 0x58) : mword 64) (sign_extend' 64 (mword_of_int 2081760 : mword 21))
                      = mword_of_int KernelSyms.kfree) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Hpckf) in "Hpc".
      assert (Ha0K4 : K4 !!! Regidx (mword_of_int 10 : mword 5) = pi).
      { rewrite /K4 upd_ne; [| nz]. rewrite /K3 upd_eq. unfold regval_into_reg.
        rewrite Hs1mr. apply add_vec_zero_l. }
      iDestruct (cpu_own_transport CIDrc CIDk2 n eb pme b ltac:(wp_next_chain)
                   with "Hown") as "Hown".
      iApply (Kfree.wp_kfree_sconf KT1 γkl γk klk kfl K4 on n eb pme (av - 4)%nat b lks
                ltac:(lia) Hklk Hkfl ltac:(lia)
                (* release_cancel already handed the "pipe" rank back
                   ([Hsetback'] above), so [Hown] here carries plain [lks]
                   again; kfree's "kmem" (13) outranks "pipe" (7), so [Hno]
                   weakens straight across with no [_union_singleton] step. *)
                ltac:(lkbelow)
                with "Hcg Hown Htext Hpc Hkmem [Hword Hcpu Hbytes] Havail").
      all: try lkbelow.
      (* §0.26′ / A6.85: THE SITE THAT FORCED THE RULING.  A lock on a
         kalloc'd page must be able to DIE; after the M4 flip its owner
         word is a ledger cell that cannot re-enter the ctx tower, and it
         does not have to -- kfree wants only the page's FUTURE. *)
      { rewrite /kfree_pre. iEval (rewrite Ha0K4). iSplitR; [done|].
        iApply (pipe_bytes_page_own with "Hword Hcpu Hbytes"). }
      iIntros (CIDkf Hskf mk) "Hcg Hown Hpc %Hcsk Havail".
      assert (HraK4 : K4 !!! Regidx (mword_of_int 1 : mword 5) = add_vec_int (mword_of_int (KernelSyms.pipeclose + 0x58) : mword 64) 4)
        by (rewrite /K4; apply upd_eq).
      iEval (rewrite HraK4) in "Hpc".
      assert (Hpc5c : ret_pc (add_vec_int (mword_of_int (KernelSyms.pipeclose + 0x58) : mword 64) 4)
                      = (mword_of_int (KernelSyms.pipeclose + 0x5c) : mword 64)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Hpc5c) in "Hpc".
      (* 0x5c: c.j -> the epilogue *)
      iApply (wp_cj_s_sconf (mword_of_int (KernelSyms.pipeclose + 0x5c))
                (sign_extend' 21 (concat_vec (mword_of_int 2029 : mword 11) ('b"0")))
                mk (av - 4)%nat b ltac:(vm_compute; reflexivity) with "Hcg Hpc []").
      { iApply (pci_5c with "Htext"). }
      iIntros (CIDkj Hskj). iApply bi.later_intro. iIntros "Hcg Hpc".
      assert (Hpcj36 : add_vec (mword_of_int (KernelSyms.pipeclose + 0x5c) : mword 64)
                         (sign_extend' 64 (sign_extend' 21 (concat_vec (mword_of_int 2029 : mword 11) ('b"0"))))
                       = mword_of_int (KernelSyms.pipeclose + 0x36)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Hpcj36) in "Hpc".
      iDestruct (cpu_own_transport CIDkf CIDkj n eb pme b ltac:(wp_next_chain)
                   with "Hown") as "Hown".
      iApply ("EPIF" $! CIDkj mk with "[%] [%] Hcg Hpc Hown Havail Hcpost"); [wp_next_chain|].
      apply (callee_saved_trans A4 K4 mk); [| exact Hcsk].
      rewrite /K4 /K3.
      apply callee_saved_insert_r; [vm_compute; reflexivity|].
      apply callee_saved_insert_r; [vm_compute; reflexivity|]. exact HcsA4mr. }
    (* ================================================================= *)
    (* 0x14: beq s2,zero -- the [writable] branch.                        *)
    (* ================================================================= *)
    assert (Hs1M0 : M0 !!! Regidx (mword_of_int 9 : mword 5) = pi).
    { rewrite (callee_saved_lookup HcsM0 (mword_of_int 9) ltac:(vm_compute; reflexivity)). exact Hs1A4. }
    assert (Hs2M0 : M0 !!! Regidx (mword_of_int 18 : mword 5) = m !!! Regidx (mword_of_int 11 : mword 5)).
    { rewrite (callee_saved_lookup HcsM0 (mword_of_int 18) ltac:(vm_compute; reflexivity)). exact Hs2A4. }
    iDestruct "Hres" as (nr nw ro wo vname bs) "(Hnm & Hnr & Hnw & Hro & Hwo & Hst0 & Hst1 & %Hcnt & %Hbslen & Hdat & Hslack & Hq)".
    (* "proc" (11) outranks "pipe" (7), already held across the critical
       section: weaken [Hno]'s bound up to 11, then push it across the held
       "pipe" singleton -- needed for wakeup's own acquire of every
       proc's lock.  Same [locks_below_mono] / [locks_below_union_singleton]
       composition as ProofKexit.v's [Hfresh_proc]. *)
    assert (Hpipe_lt_proc : (lock_rank "pipe" < lock_rank "proc")%nat)
      by (vm_compute; lia).
    assert (Hfresh_proc : locks_below ({["pipe"%string]} ∪ lks) "proc").
    { apply locks_below_union_singleton; [exact Hpipe_lt_proc |].
      lkbelow. }
    destruct w.
    - (* ===== writable: the branch falls through, the WRITE end closes ===== *)
      assert (Hbz : eq_vec (rget M0 (mword_of_int 18 : mword 5)) (zero_reg : mword 64) = false)
        by (rgne; rewrite Hs2M0; exact Hw).
      iApply (wp_beqz_x0_fall_s_sconf (mword_of_int (KernelSyms.pipeclose + 0x14)) (mword_of_int 46 : mword 13)
                (mword_of_int 18 : mword 5) M0 (trap_res b + (av - 4))%nat false ltac:(nz) Hbz
                with "Hcg Hpc []").
      { iApply (pci_14 with "Htext"). }
      iApply wp_next_off_intro. iIntros "Hcg Hpc".
      assert (Hpc18 : add_vec_int (mword_of_int (KernelSyms.pipeclose + 0x14) : mword 64) 4 = mword_of_int (KernelSyms.pipeclose + 0x18)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Hpc18) in "Hpc".
      iApply fupd_wp.
      iMod (pipe_endstate_shut γp true wo with "Hst1 Href") as "[Hst1 _]".
      (* THE CLOSE STEP OF THE BYTE QUEUE: [pi->writeopen] is about to become
         0, so the exact state's [ps_wo] must move with it -- fire the
         closer's link, or disconnect at the taint's price. *)
      iMod (pipe_qres_close_w γp Φ nr nw ro wo (mword_of_int 0 : mword 32) bs
              pflag_bool_zero with "Hcpay Hq") as "[Hq Hcpost]".
      iModIntro.
      assert (Hwoaddr : add_vec (rget M0 (mword_of_int 9 : mword 5)) (sign_extend' 64 (mword_of_int 548 : mword 12)) = a_popen pi true)
        by (rgne; rewrite Hs1M0; reflexivity).
      iApply (wp_sw_zero_s_sconf (kt := KT1) (ktd := KT0) (mword_of_int (KernelSyms.pipeclose + 0x18)) (mword_of_int 9 : mword 5)
                (mword_of_int 548 : mword 12) M0 (trap_res b + (av - 4))%nat wo false with "Hcg Hpc [] [Hwo]").
      { iApply (pci_18 with "Htext"). }
      { iEval (rewrite Hwoaddr). iExact "Hwo". }
      iApply wp_next_off_intro. iIntros "Hcg Hpc Hwo".
      iEval (rewrite Hwoaddr) in "Hwo".
      assert (Hpc1c : add_vec_int (mword_of_int (KernelSyms.pipeclose + 0x18) : mword 64) 4 = mword_of_int (KernelSyms.pipeclose + 0x1c)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Hpc1c) in "Hpc".
      iApply (wp_addi4_s_sconf (mword_of_int (KernelSyms.pipeclose + 0x1c)) (mword_of_int 10 : mword 5) (mword_of_int 9 : mword 5)
                (mword_of_int 536 : mword 12) M0 (trap_res b + (av - 4))%nat false ltac:(nz) ltac:(rdok)
                with "Hcg Hpc []").
      { iApply (pci_1c with "Htext"). }
      iApply wp_next_off_intro. iIntros "Hcg Hpc".
      iEval (rgne) in "Hcg".
      set (W1 := <[Regidx (mword_of_int 10 : mword 5) := regval_into_reg
          (add_vec (M0 !!! Regidx (mword_of_int 9 : mword 5)) (sign_extend' 64 (mword_of_int 536 : mword 12)))]> M0).
      change (<[Regidx (mword_of_int 10 : mword 5) := regval_into_reg
          (add_vec (M0 !!! Regidx (mword_of_int 9 : mword 5)) (sign_extend' 64 (mword_of_int 536 : mword 12)))]> M0) with W1.
      assert (Hpc20 : add_vec_int (mword_of_int (KernelSyms.pipeclose + 0x1c) : mword 64) 4 = mword_of_int (KernelSyms.pipeclose + 0x20)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Hpc20) in "Hpc".
      iApply (wp_jal_s_sconf (mword_of_int (KernelSyms.pipeclose + 0x20)) (mword_of_int 1 : mword 5) (mword_of_int 2087362 : mword 21)
                W1 (trap_res b + (av - 4))%nat false ltac:(nz) ltac:(rdok) ltac:(vm_compute; reflexivity)
                with "Hcg Hpc []").
      { iApply (pci_20 with "Htext"). }
      iApply wp_next_off_intro. iIntros "Hcg Hpc".
      set (W2 := <[Regidx (mword_of_int 1 : mword 5) := regval_into_reg (add_vec_int (mword_of_int (KernelSyms.pipeclose + 0x20) : mword 64) 4)]> W1).
      change (<[Regidx (mword_of_int 1 : mword 5) := regval_into_reg (add_vec_int (mword_of_int (KernelSyms.pipeclose + 0x20) : mword 64) 4)]> W1) with W2.
      assert (Hpcwk : add_vec (mword_of_int (KernelSyms.pipeclose + 0x20) : mword 64) (sign_extend' 64 (mword_of_int 2087362 : mword 21))
                      = mword_of_int KernelSyms.wakeup) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Hpcwk) in "Hpc".
      (* Every wakeup premise is pre-established as a NAMED hypothesis.  [W2] is
         built over [M0], the ∀-quantified map acquire's continuation hands
         back, and [wp_wakeup_sconf_body] states its post through a
         [let sp0/spF/rettgt] chain -- so an inline [ltac:(rewrite …; …)]
         here elaborates against the iApply's UNRESOLVED EVARS and chases the
         lookups through those lets.  Unfixed, this single [iApply] did not
         finish (6.8 GB and climbing at 95 s); by name it is ~0.1 s.
         See optimization.md, "inline ltac: over an OPAQUE register map". *)
      assert (HwK : (18 <= trap_res b + (av - 4))%nat) by lia.
      assert (HwdomW : forall r : regidx, r ∈ dom (rf_to_gmap W2)) by (intro r; apply rf_to_gmap_dom).
      assert (Hwlvl : (Z.of_nat (S n) + 1 < 2 ^ 31)%Z) by lia.
      (* wakeup runs INSIDE pi->lock's critical section and is balanced, so it
         threads the acquired set unchanged. *)
      iApply (Wakeup.wp_wakeup_sconf W2 γs pme (S n) (trap_res b + (av - 4))%nat eb false
                ({["pipe"%string]} ∪ lks)
                HwK HwdomW Hlen Hwlvl Hfresh_proc
                with "Hcg Hown Htext Hpc Hpinv").
      all: try lkbelow.
      iApply wp_next_off_intro.
      iIntros (Mw) "[%Hwcs %Hwdom] Hcg Hown Htext2 Hpc".
      assert (HraW2 : W2 !!! Regidx (mword_of_int 1 : mword 5) = add_vec_int (mword_of_int (KernelSyms.pipeclose + 0x20) : mword 64) 4)
        by (rewrite /W2; apply upd_eq).
      iEval (rewrite HraW2) in "Hpc".
      assert (Hpc24 : ret_pc (add_vec_int (mword_of_int (KernelSyms.pipeclose + 0x20) : mword 64) 4)
                      = (mword_of_int (KernelSyms.pipeclose + 0x24) : mword 64)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Hpc24) in "Hpc".
      iApply ("JOIN" $! Mw with "[%] Hcg Hpc Hown Hpay Hlocked [Hnm Hnr Hnw Hro Hwo Hst0 Hst1 Hdat Hslack Hq] Hcpost").
      { apply (callee_saved_trans A4 W2 Mw); [| exact Hwcs].
        rewrite /W2 /W1.
        apply callee_saved_insert_r; [vm_compute; reflexivity|].
        apply callee_saved_insert_r; [vm_compute; reflexivity|]. exact HcsM0. }
      iExists nr, nw, ro, (mword_of_int 0 : mword 32), vname, bs. iFrame "Hnm Hnr Hnw Hro Hwo Hst0 Hst1 Hdat Hslack Hq". iPureIntro. exact (conj Hcnt Hbslen).
    - (* ===== not writable: the branch is TAKEN, the READ end closes ===== *)
      assert (Hbz : eq_vec (rget M0 (mword_of_int 18 : mword 5)) (zero_reg : mword 64) = true)
        by (rgne; rewrite Hs2M0; exact Hw).
      iApply (wp_beqz_x0_taken_s_sconf (mword_of_int (KernelSyms.pipeclose + 0x14)) (mword_of_int 46 : mword 13)
                (mword_of_int 18 : mword 5) M0 (trap_res b + (av - 4))%nat false ltac:(nz) Hbz ltac:(vm_compute; reflexivity)
                with "Hcg Hpc []").
      { iApply (pci_14 with "Htext"). }
      iApply bi.later_intro. iApply wp_next_off_intro. iIntros "Hcg Hpc".
      assert (Hpc42 : add_vec (mword_of_int (KernelSyms.pipeclose + 0x14) : mword 64) (sign_extend' 64 (mword_of_int 46 : mword 13))
                      = mword_of_int (KernelSyms.pipeclose + 0x42)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Hpc42) in "Hpc".
      iApply fupd_wp.
      iMod (pipe_endstate_shut γp false ro with "Hst0 Href") as "[Hst0 _]".
      (* the mirror step: [pi->readopen] goes to 0, so [ps_ro] does *)
      iMod (pipe_qres_close_r γp Φ nr nw ro (mword_of_int 0 : mword 32) wo bs
              pflag_bool_zero with "Hcpay Hq") as "[Hq Hcpost]".
      iModIntro.
      assert (Hroaddr : add_vec (rget M0 (mword_of_int 9 : mword 5)) (sign_extend' 64 (mword_of_int 544 : mword 12)) = a_popen pi false)
        by (rgne; rewrite Hs1M0; reflexivity).
      iApply (wp_sw_zero_s_sconf (kt := KT1) (ktd := KT0) (mword_of_int (KernelSyms.pipeclose + 0x42)) (mword_of_int 9 : mword 5)
                (mword_of_int 544 : mword 12) M0 (trap_res b + (av - 4))%nat ro false with "Hcg Hpc [] [Hro]").
      { iApply (pci_42 with "Htext"). }
      { iEval (rewrite Hroaddr). iExact "Hro". }
      iApply wp_next_off_intro. iIntros "Hcg Hpc Hro".
      iEval (rewrite Hroaddr) in "Hro".
      assert (Hpc46 : add_vec_int (mword_of_int (KernelSyms.pipeclose + 0x42) : mword 64) 4 = mword_of_int (KernelSyms.pipeclose + 0x46)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Hpc46) in "Hpc".
      iApply (wp_addi4_s_sconf (mword_of_int (KernelSyms.pipeclose + 0x46)) (mword_of_int 10 : mword 5) (mword_of_int 9 : mword 5)
                (mword_of_int 540 : mword 12) M0 (trap_res b + (av - 4))%nat false ltac:(nz) ltac:(rdok)
                with "Hcg Hpc []").
      { iApply (pci_46 with "Htext"). }
      iApply wp_next_off_intro. iIntros "Hcg Hpc".
      iEval (rgne) in "Hcg".
      set (W1 := <[Regidx (mword_of_int 10 : mword 5) := regval_into_reg
          (add_vec (M0 !!! Regidx (mword_of_int 9 : mword 5)) (sign_extend' 64 (mword_of_int 540 : mword 12)))]> M0).
      change (<[Regidx (mword_of_int 10 : mword 5) := regval_into_reg
          (add_vec (M0 !!! Regidx (mword_of_int 9 : mword 5)) (sign_extend' 64 (mword_of_int 540 : mword 12)))]> M0) with W1.
      assert (Hpc4a : add_vec_int (mword_of_int (KernelSyms.pipeclose + 0x46) : mword 64) 4 = mword_of_int (KernelSyms.pipeclose + 0x4a)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Hpc4a) in "Hpc".
      iApply (wp_jal_s_sconf (mword_of_int (KernelSyms.pipeclose + 0x4a)) (mword_of_int 1 : mword 5) (mword_of_int 2087320 : mword 21)
                W1 (trap_res b + (av - 4))%nat false ltac:(nz) ltac:(rdok) ltac:(vm_compute; reflexivity)
                with "Hcg Hpc []").
      { iApply (pci_4a with "Htext"). }
      iApply wp_next_off_intro. iIntros "Hcg Hpc".
      set (W2 := <[Regidx (mword_of_int 1 : mword 5) := regval_into_reg (add_vec_int (mword_of_int (KernelSyms.pipeclose + 0x4a) : mword 64) 4)]> W1).
      change (<[Regidx (mword_of_int 1 : mword 5) := regval_into_reg (add_vec_int (mword_of_int (KernelSyms.pipeclose + 0x4a) : mword 64) 4)]> W1) with W2.
      assert (Hpcwk : add_vec (mword_of_int (KernelSyms.pipeclose + 0x4a) : mword 64) (sign_extend' 64 (mword_of_int 2087320 : mword 21))
                      = mword_of_int KernelSyms.wakeup) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Hpcwk) in "Hpc".
      (* see the writable arm for why every wakeup premise is named *)
      assert (HwK : (18 <= trap_res b + (av - 4))%nat) by lia.
      assert (HwdomW : forall r : regidx, r ∈ dom (rf_to_gmap W2)) by (intro r; apply rf_to_gmap_dom).
      assert (Hwlvl : (Z.of_nat (S n) + 1 < 2 ^ 31)%Z) by lia.
      (* wakeup runs INSIDE pi->lock's critical section and is balanced, so it
         threads the acquired set unchanged. *)
      iApply (Wakeup.wp_wakeup_sconf W2 γs pme (S n) (trap_res b + (av - 4))%nat eb false
                ({["pipe"%string]} ∪ lks)
                HwK HwdomW Hlen Hwlvl Hfresh_proc
                with "Hcg Hown Htext Hpc Hpinv").
      all: try lkbelow.
      iApply wp_next_off_intro.
      iIntros (Mw) "[%Hwcs %Hwdom] Hcg Hown Htext2 Hpc".
      assert (HraW2 : W2 !!! Regidx (mword_of_int 1 : mword 5) = add_vec_int (mword_of_int (KernelSyms.pipeclose + 0x4a) : mword 64) 4)
        by (rewrite /W2; apply upd_eq).
      iEval (rewrite HraW2) in "Hpc".
      assert (Hpc4e : ret_pc (add_vec_int (mword_of_int (KernelSyms.pipeclose + 0x4a) : mword 64) 4)
                      = (mword_of_int (KernelSyms.pipeclose + 0x4e) : mword 64)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Hpc4e) in "Hpc".
      (* 0x4e: c.j -> the flag tests *)
      iApply (wp_cj_s_sconf (mword_of_int (KernelSyms.pipeclose + 0x4e))
                (sign_extend' 21 (concat_vec (mword_of_int 2027 : mword 11) ('b"0")))
                Mw (trap_res b + (av - 4))%nat false ltac:(vm_compute; reflexivity) with "Hcg Hpc []").
      { iApply (pci_4e with "Htext"). }
      iApply wp_next_off_intro. iApply bi.later_intro. iIntros "Hcg Hpc".
      assert (Hpcj24 : add_vec (mword_of_int (KernelSyms.pipeclose + 0x4e) : mword 64)
                         (sign_extend' 64 (sign_extend' 21 (concat_vec (mword_of_int 2027 : mword 11) ('b"0"))))
                       = mword_of_int (KernelSyms.pipeclose + 0x24)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Hpcj24) in "Hpc".
      iApply ("JOIN" $! Mw with "[%] Hcg Hpc Hown Hpay Hlocked [Hnm Hnr Hnw Hro Hwo Hst0 Hst1 Hdat Hslack Hq] Hcpost").
      { apply (callee_saved_trans A4 W2 Mw); [| exact Hwcs].
        rewrite /W2 /W1.
        apply callee_saved_insert_r; [vm_compute; reflexivity|].
        apply callee_saved_insert_r; [vm_compute; reflexivity|]. exact HcsM0. }
      iExists nr, nw, (mword_of_int 0 : mword 32), wo, vname, bs. iFrame "Hnm Hnr Hnw Hro Hwo Hst0 Hst1 Hdat Hslack Hq". iPureIntro. exact (conj Hcnt Hbslen).
  Qed.
End ProofPipeclose.
End PipecloseProof.
