#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Nov 11 17:48:38 2019
# Process ID: 54016
# Current directory: E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent50340 E:\WorkSpace\project\FPGA\prj_sc030\prj_sc030\prj_sc030.xpr
# Log file: E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/vivado.log
# Journal file: E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030\vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-748] XILINX_TCLAPP_REPO is set to 'D:/Xilinx/Vivado/2018.1/data/XilinxTclStore'. Refresh XilinxTclStore catalog is disabled when XILINX_TCLAPP_REPO is set.
start_gui
open_project E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/WorkSpace/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_processing_system7_0_0' generated file not found 'e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/libps7.so'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_processing_system7_0_0' generated file not found 'e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/libremoteport.so'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 982.172 ; gain = 230.820
update_compile_order -fileset sources_1
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.sdk -hwspec E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.sdk/top.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.sdk -hwspec E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.sdk/top.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.runs/impl_1/project_top_routed.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.runs/impl_1/probes_1.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.runs/impl_1/probes_1.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-1973] Mismatch between the design programmed into the device xc7z020 (JTAG device index = 1) and the probes file(s) E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.runs/impl_1/probes_1.ltx.
 The device core at location uuid_23E7D65A79BC59F7BC47406C1714DFAE, has 46 ILA Input port(s), but the core in the probes file(s) have 10 ILA Input port(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
set_property PROBES.FILE {E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.runs/impl_1/probes_1.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.runs/impl_1/probes_1.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.runs/impl_1/project_top_routed.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.runs/impl_1/probes_1.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.runs/impl_1/probes_1.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.runs/impl_1/project_top_routed.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 11 18:06:13 2019...
