<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ETISS 0.8.0: /home/runner/work/etiss_test/etiss_test/ArchImpl/RISCV64/RISCV64Arch.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ETISS 0.8.0
   </div>
   <div id="projectbrief">ExtendableTranslatingInstructionSetSimulator(version0.8.0)</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_7708fcaabbeb928b08436566fd91c8ff.html">etiss_test</a></li><li class="navelem"><a class="el" href="dir_34f23bec3c47321db1070563eb6b0479.html">ArchImpl</a></li><li class="navelem"><a class="el" href="dir_9b9f4ed6870735293f3986bd248b1781.html">RISCV64</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">RISCV64Arch.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="RISCV64Arch_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">        @copyright</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">        &lt;pre&gt;</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">        Copyright 2018 Chair of Electronic Design Automation, TUM</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">        This file is part of ETISS tool, see &lt;https://github.com/tum-ei-eda/etiss&gt;.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">        The initial version of this software has been created with the funding support by the German Federal</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">        Ministry of Education and Research (BMBF) in the project EffektiV under grant 01IS13022.</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">        Redistribution and use in source and binary forms, with or without modification, are permitted</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">        provided that the following conditions are met:</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">        1. Redistributions of source code must retain the above copyright notice, this list of conditions and</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">        the following disclaimer.</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">        2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">        and the following disclaimer in the documentation and/or other materials provided with the distribution.</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">        3. Neither the name of the copyright holder nor the names of its contributors may be used to endorse</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">        or promote products derived from this software without specific prior written permission.</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">        THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">        WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">        PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">        DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">        PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">        HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">        NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">        POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">        &lt;/pre&gt;</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">        @author Aote Jin &lt;aote.jin@tum.de&gt;, Chair of Electronic Design Automation, TUM</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">        @version 0.1</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160; </div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">// This file was generated on Thu Jul 12 13:49:55 CEST 2018</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">// If necessary please modify this file according to the instructions</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">// Contact: eda@tum</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160; </div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">// Modified to add architecture specific functionalities on July 14 2018</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160; </div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#ifndef ETISS_RISCV64Arch_RISCV64Arch_H_</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define ETISS_RISCV64Arch_RISCV64Arch_H_</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160; </div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="etiss__test_2ArchImpl_2RISCV64_2RISCV64_8h.html">RISCV64.h</a>&quot;</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RISCV64GDBCore_8h.html">RISCV64GDBCore.h</a>&quot;</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CPUArch_8h.html">etiss/CPUArch.h</a>&quot;</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Instruction_8h.html">etiss/Instruction.h</a>&quot;</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="InterruptVector_8h.html">etiss/InterruptVector.h</a>&quot;</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">// Manually added</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RISCV64MMU_8h.html">RISCV64MMU.h</a>&quot;</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RISCV64Timer_8h.html">RISCV64Timer.h</a>&quot;</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#include &lt;map&gt;</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160; </div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="classRISCV64Arch.html">   62</a></span>&#160;<span class="keyword">class </span><a class="code" href="classRISCV64Arch.html">RISCV64Arch</a> : <span class="keyword">public</span> <a class="code" href="classetiss_1_1CPUArch.html">etiss::CPUArch</a></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;{</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160; </div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <span class="keyword">public</span>:</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    <a class="code" href="classRISCV64Arch.html#a88b66f00b5cd4c555bf7572b27000f63">RISCV64Arch</a>();</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160; </div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    <span class="keyword">virtual</span> <span class="keyword">const</span> std::set&lt;std::string&gt; &amp;<a class="code" href="classRISCV64Arch.html#a9934173a0b17ee59e440870bf4c45780">getListenerSupportedRegisters</a>();</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160; </div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="structETISS__CPU.html">ETISS_CPU</a> *<a class="code" href="classRISCV64Arch.html#a235a9817d56b05ee2dfd36b45ba0e19a">newCPU</a>();</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classRISCV64Arch.html#a890ea98c585b3ed1241751e750e3c36a">resetCPU</a>(<a class="code" href="structETISS__CPU.html">ETISS_CPU</a> *cpu, <a class="code" href="386-GCC_8h.html#afaa37edb86065f42a0ad0a0f6c13aac2">etiss::uint64</a> *startpointer);</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classRISCV64Arch.html#aa789cd6ca359ac97dde8c906b9baa23f">deleteCPU</a>(<a class="code" href="structETISS__CPU.html">ETISS_CPU</a> *);</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160; </div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <span class="keyword">virtual</span> std::shared_ptr&lt;etiss::VirtualStruct&gt; <a class="code" href="classRISCV64Arch.html#a19ee052ad59c85f66bdbfb0f984e9058">getVirtualStruct</a>(<a class="code" href="structETISS__CPU.html">ETISS_CPU</a> *cpu);</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160; </div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code" href="classRISCV64Arch.html#ac87877dfa726296f87705223920e81bc">getMaximumInstructionSizeInBytes</a>();</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160; </div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code" href="classRISCV64Arch.html#a3aa9ad116dc287d5b38ec17b7014c2a2">getInstructionSizeInBytes</a>();</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160; </div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <span class="keyword">virtual</span> <span class="keyword">const</span> std::set&lt;std::string&gt; &amp;<a class="code" href="classRISCV64Arch.html#aa736d0e6a750b67f291db1d7a7aa0a3a">getHeaders</a>() <span class="keyword">const</span>;</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160; </div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="386-GCC_8h.html#a414f0173400e449eed05f3d8cc6e72e0">etiss::int32</a> <a class="code" href="classRISCV64Arch.html#addd64e3aeab3d11ffc8cbd7893d03553">handleException</a>(<a class="code" href="386-GCC_8h.html#a414f0173400e449eed05f3d8cc6e72e0">etiss::int32</a> code, <a class="code" href="structETISS__CPU.html">ETISS_CPU</a> *cpu);</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160; </div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classRISCV64Arch.html#a4b479437ae53be96d92b30aa50c28155">initInstrSet</a>(<a class="code" href="classetiss_1_1instr_1_1ModedInstructionSet.html">etiss::instr::ModedInstructionSet</a> &amp;) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classRISCV64Arch.html#a4d0af783e2692deb44a6f89dd30e685d">initCodeBlock</a>(<a class="code" href="classetiss_1_1CodeBlock.html">etiss::CodeBlock</a> &amp;cb) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160; </div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classRISCV64Arch.html#a5bf9163dc0475dae1352cdbe97b54696">compensateEndianess</a>(<a class="code" href="structETISS__CPU.html">ETISS_CPU</a> *cpu, <a class="code" href="classetiss_1_1instr_1_1BitArray.html">etiss::instr::BitArray</a> &amp;ba) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160; </div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classetiss_1_1InterruptVector.html">etiss::InterruptVector</a> *<a class="code" href="classRISCV64Arch.html#a7f1496866c86da4c0df0acb677d3d5ec">createInterruptVector</a>(<a class="code" href="structETISS__CPU.html">ETISS_CPU</a> *cpu);</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classRISCV64Arch.html#a65c806a9f776aad5449fee182d9b4c86">deleteInterruptVector</a>(<a class="code" href="classetiss_1_1InterruptVector.html">etiss::InterruptVector</a> *vec, <a class="code" href="structETISS__CPU.html">ETISS_CPU</a> *cpu);</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160; </div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classetiss_1_1plugin_1_1gdb_1_1GDBCore.html">etiss::plugin::gdb::GDBCore</a> &amp;<a class="code" href="classRISCV64Arch.html#a8cf34868151c5bca5a3cc758ce9141f5">getGDBCore</a>();</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160; </div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <span class="comment">// Manually added</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <a class="code" href="classetiss_1_1Plugin.html">etiss::Plugin</a> *<a class="code" href="classRISCV64Arch.html#a0ac2c4df40a38e772246fe8c80867a65">newTimer</a>(<a class="code" href="structETISS__CPU.html">ETISS_CPU</a> *cpu);</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160; </div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    <span class="comment">// Manually added</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classRISCV64Arch.html#a16f3afb9a43acad103222a5654551da6">deleteTimer</a>(<a class="code" href="classetiss_1_1Plugin.html">etiss::Plugin</a> *timer);</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160; </div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <span class="comment">// Manually added</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <a class="code" href="classetiss_1_1mm_1_1MMU.html">etiss::mm::MMU</a> *<a class="code" href="classRISCV64Arch.html#a48534efc1dc593f0e8927b79c0f42d1e">newMMU</a>(<a class="code" href="structETISS__CPU.html">ETISS_CPU</a> *cpu);</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160; </div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <span class="keyword">private</span>:</div>
<div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="classRISCV64Arch.html#a4e7ce698e702fd370950573de156375d">  145</a></span>&#160;    std::set&lt;std::string&gt; <a class="code" href="classRISCV64Arch.html#a4e7ce698e702fd370950573de156375d">listenerSupportedRegisters_</a>;</div>
<div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="classRISCV64Arch.html#a93cac0b1cabb13c041a6fdcfa346c58b">  146</a></span>&#160;    std::set&lt;std::string&gt; <a class="code" href="classRISCV64Arch.html#a93cac0b1cabb13c041a6fdcfa346c58b">headers_</a>;</div>
<div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="classRISCV64Arch.html#a68c5471e5d2bfde0611ad6ae1d4615ec">  147</a></span>&#160;    <a class="code" href="classRISCV64GDBCore.html">RISCV64GDBCore</a> <a class="code" href="classRISCV64Arch.html#a68c5471e5d2bfde0611ad6ae1d4615ec">gdbcore_</a>;</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;};</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="aclassRISCV64Arch_html_a65c806a9f776aad5449fee182d9b4c86"><div class="ttname"><a href="classRISCV64Arch.html#a65c806a9f776aad5449fee182d9b4c86">RISCV64Arch::deleteInterruptVector</a></div><div class="ttdeci">virtual void deleteInterruptVector(etiss::InterruptVector *vec, ETISS_CPU *cpu)</div><div class="ttdoc">delete an allocated interrupt vector object</div><div class="ttdef"><b>Definition:</b> <a href="RISCV64ArchSpecificImp_8h_source.html#l00652">RISCV64ArchSpecificImp.h:652</a></div></div>
<div class="ttc" id="aclassRISCV64Arch_html_a68c5471e5d2bfde0611ad6ae1d4615ec"><div class="ttname"><a href="classRISCV64Arch.html#a68c5471e5d2bfde0611ad6ae1d4615ec">RISCV64Arch::gdbcore_</a></div><div class="ttdeci">RISCV64GDBCore gdbcore_</div><div class="ttdef"><b>Definition:</b> <a href="RISCV64Arch_8h_source.html#l00147">RISCV64Arch.h:147</a></div></div>
<div class="ttc" id="aRISCV64Timer_8h_html"><div class="ttname"><a href="RISCV64Timer_8h.html">RISCV64Timer.h</a></div></div>
<div class="ttc" id="aclassetiss_1_1instr_1_1BitArray_html"><div class="ttname"><a href="classetiss_1_1instr_1_1BitArray.html">etiss::instr::BitArray</a></div><div class="ttdoc">stores a bit vector</div><div class="ttdef"><b>Definition:</b> <a href="Instruction_8h_source.html#l00084">Instruction.h:84</a></div></div>
<div class="ttc" id="aCPUArch_8h_html"><div class="ttname"><a href="CPUArch_8h.html">CPUArch.h</a></div><div class="ttdoc">contains neccesary interfaces for instruction translation.</div></div>
<div class="ttc" id="aclassRISCV64Arch_html_a16f3afb9a43acad103222a5654551da6"><div class="ttname"><a href="classRISCV64Arch.html#a16f3afb9a43acad103222a5654551da6">RISCV64Arch::deleteTimer</a></div><div class="ttdeci">void deleteTimer(etiss::Plugin *timer)</div><div class="ttdoc">delete timer instance</div><div class="ttdef"><b>Definition:</b> <a href="RISCV64Arch_8cpp_source.html#l00241">RISCV64Arch.cpp:241</a></div></div>
<div class="ttc" id="aclassRISCV64Arch_html_a4e7ce698e702fd370950573de156375d"><div class="ttname"><a href="classRISCV64Arch.html#a4e7ce698e702fd370950573de156375d">RISCV64Arch::listenerSupportedRegisters_</a></div><div class="ttdeci">std::set&lt; std::string &gt; listenerSupportedRegisters_</div><div class="ttdef"><b>Definition:</b> <a href="RISCV64Arch_8h_source.html#l00145">RISCV64Arch.h:145</a></div></div>
<div class="ttc" id="aclassRISCV64Arch_html_a7f1496866c86da4c0df0acb677d3d5ec"><div class="ttname"><a href="classRISCV64Arch.html#a7f1496866c86da4c0df0acb677d3d5ec">RISCV64Arch::createInterruptVector</a></div><div class="ttdeci">virtual etiss::InterruptVector * createInterruptVector(ETISS_CPU *cpu)</div><div class="ttdoc">If interrupt handling is expected, vector table could be provided to support interrupt triggering.</div><div class="ttdef"><b>Definition:</b> <a href="RISCV64ArchSpecificImp_8h_source.html#l00641">RISCV64ArchSpecificImp.h:641</a></div></div>
<div class="ttc" id="aclassRISCV64Arch_html_a88b66f00b5cd4c555bf7572b27000f63"><div class="ttname"><a href="classRISCV64Arch.html#a88b66f00b5cd4c555bf7572b27000f63">RISCV64Arch::RISCV64Arch</a></div><div class="ttdeci">RISCV64Arch()</div><div class="ttdef"><b>Definition:</b> <a href="RISCV64Arch_8cpp_source.html#l00050">RISCV64Arch.cpp:50</a></div></div>
<div class="ttc" id="aclassetiss_1_1plugin_1_1gdb_1_1GDBCore_html"><div class="ttname"><a href="classetiss_1_1plugin_1_1gdb_1_1GDBCore.html">etiss::plugin::gdb::GDBCore</a></div><div class="ttdoc">provides to architecture dependent registers as defined by gdb</div><div class="ttdef"><b>Definition:</b> <a href="GDBCore_8h_source.html#l00076">GDBCore.h:76</a></div></div>
<div class="ttc" id="aclassRISCV64Arch_html_a235a9817d56b05ee2dfd36b45ba0e19a"><div class="ttname"><a href="classRISCV64Arch.html#a235a9817d56b05ee2dfd36b45ba0e19a">RISCV64Arch::newCPU</a></div><div class="ttdeci">virtual ETISS_CPU * newCPU()</div><div class="ttdoc">allocate new cpu structure</div><div class="ttdef"><b>Definition:</b> <a href="RISCV64Arch_8cpp_source.html#l00060">RISCV64Arch.cpp:60</a></div></div>
<div class="ttc" id="astructETISS__CPU_html"><div class="ttname"><a href="structETISS__CPU.html">ETISS_CPU</a></div><div class="ttdoc">basic cpu state structure needed for execution of any cpu architecture.</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2etiss_2jit_2CPU_8h_source.html#l00088">CPU.h:88</a></div></div>
<div class="ttc" id="aclassRISCV64Arch_html_aa789cd6ca359ac97dde8c906b9baa23f"><div class="ttname"><a href="classRISCV64Arch.html#aa789cd6ca359ac97dde8c906b9baa23f">RISCV64Arch::deleteCPU</a></div><div class="ttdeci">virtual void deleteCPU(ETISS_CPU *)</div><div class="ttdoc">delete cpu structure</div><div class="ttdef"><b>Definition:</b> <a href="RISCV64Arch_8cpp_source.html#l00195">RISCV64Arch.cpp:195</a></div></div>
<div class="ttc" id="aetiss__test_2ArchImpl_2RISCV64_2RISCV64_8h_html"><div class="ttname"><a href="etiss__test_2ArchImpl_2RISCV64_2RISCV64_8h.html">RISCV64.h</a></div></div>
<div class="ttc" id="aclassRISCV64GDBCore_html"><div class="ttname"><a href="classRISCV64GDBCore.html">RISCV64GDBCore</a></div><div class="ttdoc">This class is the brige between RISCV64 architecture and gdbserver.</div><div class="ttdef"><b>Definition:</b> <a href="RISCV64GDBCore_8h_source.html#l00070">RISCV64GDBCore.h:70</a></div></div>
<div class="ttc" id="aclassRISCV64Arch_html_a8cf34868151c5bca5a3cc758ce9141f5"><div class="ttname"><a href="classRISCV64Arch.html#a8cf34868151c5bca5a3cc758ce9141f5">RISCV64Arch::getGDBCore</a></div><div class="ttdeci">virtual etiss::plugin::gdb::GDBCore &amp; getGDBCore()</div><div class="ttdoc">get the GDBcore for RISCV64 architecture</div><div class="ttdef"><b>Definition:</b> <a href="RISCV64Arch_8cpp_source.html#l00228">RISCV64Arch.cpp:228</a></div></div>
<div class="ttc" id="aInstruction_8h_html"><div class="ttname"><a href="Instruction_8h.html">Instruction.h</a></div><div class="ttdoc">contains container classes to store instruction definitions + translation functions and build a trans...</div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1MMU_html"><div class="ttname"><a href="classetiss_1_1mm_1_1MMU.html">etiss::mm::MMU</a></div><div class="ttdef"><b>Definition:</b> <a href="MMU_8h_source.html#l00075">MMU.h:75</a></div></div>
<div class="ttc" id="aclassetiss_1_1CPUArch_html"><div class="ttname"><a href="classetiss_1_1CPUArch.html">etiss::CPUArch</a></div><div class="ttdoc">the interface to translate instructions of and processor architecture</div><div class="ttdef"><b>Definition:</b> <a href="CPUArch_8h_source.html#l00157">CPUArch.h:157</a></div></div>
<div class="ttc" id="aclassRISCV64Arch_html"><div class="ttname"><a href="classRISCV64Arch.html">RISCV64Arch</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCV64Arch_8h_source.html#l00062">RISCV64Arch.h:62</a></div></div>
<div class="ttc" id="a386-GCC_8h_html_a414f0173400e449eed05f3d8cc6e72e0"><div class="ttname"><a href="386-GCC_8h.html#a414f0173400e449eed05f3d8cc6e72e0">int32</a></div><div class="ttdeci">etiss_int32 int32</div><div class="ttdef"><b>Definition:</b> <a href="386-GCC_8h_source.html#l00081">386-GCC.h:81</a></div></div>
<div class="ttc" id="aclassRISCV64Arch_html_a3aa9ad116dc287d5b38ec17b7014c2a2"><div class="ttname"><a href="classRISCV64Arch.html#a3aa9ad116dc287d5b38ec17b7014c2a2">RISCV64Arch::getInstructionSizeInBytes</a></div><div class="ttdeci">virtual unsigned getInstructionSizeInBytes()</div><div class="ttdef"><b>Definition:</b> <a href="RISCV64Arch_8cpp_source.html#l00211">RISCV64Arch.cpp:211</a></div></div>
<div class="ttc" id="aclassRISCV64Arch_html_a9934173a0b17ee59e440870bf4c45780"><div class="ttname"><a href="classRISCV64Arch.html#a9934173a0b17ee59e440870bf4c45780">RISCV64Arch::getListenerSupportedRegisters</a></div><div class="ttdeci">virtual const std::set&lt; std::string &gt; &amp; getListenerSupportedRegisters()</div><div class="ttdef"><b>Definition:</b> <a href="RISCV64Arch_8cpp_source.html#l00055">RISCV64Arch.cpp:55</a></div></div>
<div class="ttc" id="aInterruptVector_8h_html"><div class="ttname"><a href="InterruptVector_8h.html">InterruptVector.h</a></div><div class="ttdoc">defines a general interface to set interrupt bits</div></div>
<div class="ttc" id="aclassRISCV64Arch_html_a5bf9163dc0475dae1352cdbe97b54696"><div class="ttname"><a href="classRISCV64Arch.html#a5bf9163dc0475dae1352cdbe97b54696">RISCV64Arch::compensateEndianess</a></div><div class="ttdeci">virtual void compensateEndianess(ETISS_CPU *cpu, etiss::instr::BitArray &amp;ba) const</div><div class="ttdoc">Target architecture may have inconsistent endianess.</div><div class="ttdef"><b>Definition:</b> <a href="RISCV64ArchSpecificImp_8h_source.html#l00531">RISCV64ArchSpecificImp.h:531</a></div></div>
<div class="ttc" id="aclassRISCV64Arch_html_addd64e3aeab3d11ffc8cbd7893d03553"><div class="ttname"><a href="classRISCV64Arch.html#addd64e3aeab3d11ffc8cbd7893d03553">RISCV64Arch::handleException</a></div><div class="ttdeci">virtual etiss::int32 handleException(etiss::int32 code, ETISS_CPU *cpu)</div><div class="ttdoc">This function will be called automatically in order to handling architecure dependent exceptions such...</div><div class="ttdef"><b>Definition:</b> <a href="RISCV64ArchSpecificImp_8h_source.html#l00080">RISCV64ArchSpecificImp.h:80</a></div></div>
<div class="ttc" id="aclassRISCV64Arch_html_a19ee052ad59c85f66bdbfb0f984e9058"><div class="ttname"><a href="classRISCV64Arch.html#a19ee052ad59c85f66bdbfb0f984e9058">RISCV64Arch::getVirtualStruct</a></div><div class="ttdeci">virtual std::shared_ptr&lt; etiss::VirtualStruct &gt; getVirtualStruct(ETISS_CPU *cpu)</div><div class="ttdoc">get the VirtualStruct of the core to mitigate register access</div><div class="ttdef"><b>Definition:</b> <a href="RISCV64ArchSpecificImp_8h_source.html#l00621">RISCV64ArchSpecificImp.h:621</a></div></div>
<div class="ttc" id="aclassRISCV64Arch_html_a0ac2c4df40a38e772246fe8c80867a65"><div class="ttname"><a href="classRISCV64Arch.html#a0ac2c4df40a38e772246fe8c80867a65">RISCV64Arch::newTimer</a></div><div class="ttdeci">etiss::Plugin * newTimer(ETISS_CPU *cpu)</div><div class="ttdoc">create a simple default timer implementaion instance for this architecture.</div><div class="ttdef"><b>Definition:</b> <a href="RISCV64Arch_8cpp_source.html#l00235">RISCV64Arch.cpp:235</a></div></div>
<div class="ttc" id="aclassRISCV64Arch_html_ac87877dfa726296f87705223920e81bc"><div class="ttname"><a href="classRISCV64Arch.html#ac87877dfa726296f87705223920e81bc">RISCV64Arch::getMaximumInstructionSizeInBytes</a></div><div class="ttdeci">virtual unsigned getMaximumInstructionSizeInBytes()</div><div class="ttdef"><b>Definition:</b> <a href="RISCV64Arch_8cpp_source.html#l00204">RISCV64Arch.cpp:204</a></div></div>
<div class="ttc" id="aclassRISCV64Arch_html_a890ea98c585b3ed1241751e750e3c36a"><div class="ttname"><a href="classRISCV64Arch.html#a890ea98c585b3ed1241751e750e3c36a">RISCV64Arch::resetCPU</a></div><div class="ttdeci">virtual void resetCPU(ETISS_CPU *cpu, etiss::uint64 *startpointer)</div><div class="ttdoc">reset cpu (structure)</div><div class="ttdef"><b>Definition:</b> <a href="RISCV64Arch_8cpp_source.html#l00067">RISCV64Arch.cpp:67</a></div></div>
<div class="ttc" id="aclassRISCV64Arch_html_a93cac0b1cabb13c041a6fdcfa346c58b"><div class="ttname"><a href="classRISCV64Arch.html#a93cac0b1cabb13c041a6fdcfa346c58b">RISCV64Arch::headers_</a></div><div class="ttdeci">std::set&lt; std::string &gt; headers_</div><div class="ttdef"><b>Definition:</b> <a href="RISCV64Arch_8h_source.html#l00146">RISCV64Arch.h:146</a></div></div>
<div class="ttc" id="aclassRISCV64Arch_html_a4d0af783e2692deb44a6f89dd30e685d"><div class="ttname"><a href="classRISCV64Arch.html#a4d0af783e2692deb44a6f89dd30e685d">RISCV64Arch::initCodeBlock</a></div><div class="ttdeci">virtual void initCodeBlock(etiss::CodeBlock &amp;cb) const</div><div class="ttdoc">called before instructions are translated for the code block</div><div class="ttdef"><b>Definition:</b> <a href="RISCV64Arch_8cpp_source.html#l00223">RISCV64Arch.cpp:223</a></div></div>
<div class="ttc" id="aRISCV64GDBCore_8h_html"><div class="ttname"><a href="RISCV64GDBCore_8h.html">RISCV64GDBCore.h</a></div></div>
<div class="ttc" id="aclassRISCV64Arch_html_a48534efc1dc593f0e8927b79c0f42d1e"><div class="ttname"><a href="classRISCV64Arch.html#a48534efc1dc593f0e8927b79c0f42d1e">RISCV64Arch::newMMU</a></div><div class="ttdeci">etiss::mm::MMU * newMMU(ETISS_CPU *cpu)</div><div class="ttdoc">It is an interface to instanciate a Memory Management Unit.</div><div class="ttdef"><b>Definition:</b> <a href="RISCV64Arch_8cpp_source.html#l00247">RISCV64Arch.cpp:247</a></div></div>
<div class="ttc" id="aclassetiss_1_1instr_1_1ModedInstructionSet_html"><div class="ttname"><a href="classetiss_1_1instr_1_1ModedInstructionSet.html">etiss::instr::ModedInstructionSet</a></div><div class="ttdoc">holds etiss::instr::VariableInstructionSet instances for different modes.</div><div class="ttdef"><b>Definition:</b> <a href="Instruction_8h_source.html#l00814">Instruction.h:814</a></div></div>
<div class="ttc" id="aclassetiss_1_1InterruptVector_html"><div class="ttname"><a href="classetiss_1_1InterruptVector.html">etiss::InterruptVector</a></div><div class="ttdoc">interface to set interrupt bits</div><div class="ttdef"><b>Definition:</b> <a href="InterruptVector_8h_source.html#l00069">InterruptVector.h:69</a></div></div>
<div class="ttc" id="aclassetiss_1_1Plugin_html"><div class="ttname"><a href="classetiss_1_1Plugin.html">etiss::Plugin</a></div><div class="ttdoc">base plugin class that provides access to different plugin functions if present</div><div class="ttdef"><b>Definition:</b> <a href="Plugin_8h_source.html#l00076">Plugin.h:76</a></div></div>
<div class="ttc" id="a386-GCC_8h_html_afaa37edb86065f42a0ad0a0f6c13aac2"><div class="ttname"><a href="386-GCC_8h.html#afaa37edb86065f42a0ad0a0f6c13aac2">uint64</a></div><div class="ttdeci">etiss_uint64 uint64</div><div class="ttdef"><b>Definition:</b> <a href="386-GCC_8h_source.html#l00082">386-GCC.h:82</a></div></div>
<div class="ttc" id="aRISCV64MMU_8h_html"><div class="ttname"><a href="RISCV64MMU_8h.html">RISCV64MMU.h</a></div></div>
<div class="ttc" id="aclassRISCV64Arch_html_a4b479437ae53be96d92b30aa50c28155"><div class="ttname"><a href="classRISCV64Arch.html#a4b479437ae53be96d92b30aa50c28155">RISCV64Arch::initInstrSet</a></div><div class="ttdeci">virtual void initInstrSet(etiss::instr::ModedInstructionSet &amp;) const</div><div class="ttdoc">This function is called during CPUArch initialization.</div><div class="ttdef"><b>Definition:</b> <a href="RISCV64ArchSpecificImp_8h_source.html#l00381">RISCV64ArchSpecificImp.h:381</a></div></div>
<div class="ttc" id="aclassetiss_1_1CodeBlock_html"><div class="ttname"><a href="classetiss_1_1CodeBlock.html">etiss::CodeBlock</a></div><div class="ttdoc">A list of CodeSets.</div><div class="ttdef"><b>Definition:</b> <a href="CodePart_8h_source.html#l00569">CodePart.h:569</a></div></div>
<div class="ttc" id="aclassRISCV64Arch_html_aa736d0e6a750b67f291db1d7a7aa0a3a"><div class="ttname"><a href="classRISCV64Arch.html#aa736d0e6a750b67f291db1d7a7aa0a3a">RISCV64Arch::getHeaders</a></div><div class="ttdeci">virtual const std::set&lt; std::string &gt; &amp; getHeaders() const</div><div class="ttdoc">required headers (RISCV64.h)</div><div class="ttdef"><b>Definition:</b> <a href="RISCV64Arch_8cpp_source.html#l00218">RISCV64Arch.cpp:218</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Aug 19 2022 12:53:08 for ETISS 0.8.0 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
