ARM GAS  /var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccGjti0u.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/tim.c"
  20              		.section	.text.MX_TIM1_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_TIM1_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_TIM1_Init:
  28              	.LFB132:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** 
  29:Core/Src/tim.c **** /* TIM1 init function */
  30:Core/Src/tim.c **** void MX_TIM1_Init(void)
ARM GAS  /var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccGjti0u.s 			page 2


  31:Core/Src/tim.c **** {
  29              		.loc 1 31 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 48
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 8DB0     		sub	sp, sp, #52
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 56
  32:Core/Src/tim.c **** 
  33:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  40              		.loc 1 37 3 view .LVU1
  41              		.loc 1 37 26 is_stmt 0 view .LVU2
  42 0004 0023     		movs	r3, #0
  43 0006 0893     		str	r3, [sp, #32]
  44 0008 0993     		str	r3, [sp, #36]
  45 000a 0A93     		str	r3, [sp, #40]
  46 000c 0B93     		str	r3, [sp, #44]
  38:Core/Src/tim.c ****   TIM_SlaveConfigTypeDef sSlaveConfig = {0};
  47              		.loc 1 38 3 is_stmt 1 view .LVU3
  48              		.loc 1 38 26 is_stmt 0 view .LVU4
  49 000e 0393     		str	r3, [sp, #12]
  50 0010 0493     		str	r3, [sp, #16]
  51 0012 0593     		str	r3, [sp, #20]
  52 0014 0693     		str	r3, [sp, #24]
  53 0016 0793     		str	r3, [sp, #28]
  39:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  54              		.loc 1 39 3 is_stmt 1 view .LVU5
  55              		.loc 1 39 27 is_stmt 0 view .LVU6
  56 0018 0093     		str	r3, [sp]
  57 001a 0193     		str	r3, [sp, #4]
  58 001c 0293     		str	r3, [sp, #8]
  40:Core/Src/tim.c **** 
  41:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  42:Core/Src/tim.c **** 
  43:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  44:Core/Src/tim.c ****   htim1.Instance = TIM1;
  59              		.loc 1 44 3 is_stmt 1 view .LVU7
  60              		.loc 1 44 18 is_stmt 0 view .LVU8
  61 001e 1B48     		ldr	r0, .L11
  62 0020 1B4A     		ldr	r2, .L11+4
  63 0022 0260     		str	r2, [r0]
  45:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
  64              		.loc 1 45 3 is_stmt 1 view .LVU9
  65              		.loc 1 45 24 is_stmt 0 view .LVU10
  66 0024 4360     		str	r3, [r0, #4]
  46:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  67              		.loc 1 46 3 is_stmt 1 view .LVU11
  68              		.loc 1 46 26 is_stmt 0 view .LVU12
  69 0026 8360     		str	r3, [r0, #8]
ARM GAS  /var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccGjti0u.s 			page 3


  47:Core/Src/tim.c ****   htim1.Init.Period = 65535;
  70              		.loc 1 47 3 is_stmt 1 view .LVU13
  71              		.loc 1 47 21 is_stmt 0 view .LVU14
  72 0028 4FF6FF72 		movw	r2, #65535
  73 002c C260     		str	r2, [r0, #12]
  48:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  74              		.loc 1 48 3 is_stmt 1 view .LVU15
  75              		.loc 1 48 28 is_stmt 0 view .LVU16
  76 002e 0361     		str	r3, [r0, #16]
  49:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  77              		.loc 1 49 3 is_stmt 1 view .LVU17
  78              		.loc 1 49 32 is_stmt 0 view .LVU18
  79 0030 4361     		str	r3, [r0, #20]
  50:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  80              		.loc 1 50 3 is_stmt 1 view .LVU19
  81              		.loc 1 50 32 is_stmt 0 view .LVU20
  82 0032 8361     		str	r3, [r0, #24]
  51:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  83              		.loc 1 51 3 is_stmt 1 view .LVU21
  84              		.loc 1 51 7 is_stmt 0 view .LVU22
  85 0034 FFF7FEFF 		bl	HAL_TIM_Base_Init
  86              	.LVL0:
  87              		.loc 1 51 6 view .LVU23
  88 0038 E0B9     		cbnz	r0, .L7
  89              	.L2:
  52:Core/Src/tim.c ****   {
  53:Core/Src/tim.c ****     Error_Handler();
  54:Core/Src/tim.c ****   }
  55:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  90              		.loc 1 55 3 is_stmt 1 view .LVU24
  91              		.loc 1 55 34 is_stmt 0 view .LVU25
  92 003a 4FF48053 		mov	r3, #4096
  93 003e 0893     		str	r3, [sp, #32]
  56:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
  94              		.loc 1 56 3 is_stmt 1 view .LVU26
  95              		.loc 1 56 7 is_stmt 0 view .LVU27
  96 0040 08A9     		add	r1, sp, #32
  97 0042 1248     		ldr	r0, .L11
  98 0044 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  99              	.LVL1:
 100              		.loc 1 56 6 view .LVU28
 101 0048 B8B9     		cbnz	r0, .L8
 102              	.L3:
  57:Core/Src/tim.c ****   {
  58:Core/Src/tim.c ****     Error_Handler();
  59:Core/Src/tim.c ****   }
  60:Core/Src/tim.c ****   sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 103              		.loc 1 60 3 is_stmt 1 view .LVU29
 104              		.loc 1 60 26 is_stmt 0 view .LVU30
 105 004a 0623     		movs	r3, #6
 106 004c 0393     		str	r3, [sp, #12]
  61:Core/Src/tim.c ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 107              		.loc 1 61 3 is_stmt 1 view .LVU31
 108              		.loc 1 61 29 is_stmt 0 view .LVU32
 109 004e 0023     		movs	r3, #0
 110 0050 0493     		str	r3, [sp, #16]
  62:Core/Src/tim.c ****   if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
ARM GAS  /var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccGjti0u.s 			page 4


 111              		.loc 1 62 3 is_stmt 1 view .LVU33
 112              		.loc 1 62 7 is_stmt 0 view .LVU34
 113 0052 03A9     		add	r1, sp, #12
 114 0054 0D48     		ldr	r0, .L11
 115 0056 FFF7FEFF 		bl	HAL_TIM_SlaveConfigSynchro
 116              	.LVL2:
 117              		.loc 1 62 6 view .LVU35
 118 005a 88B9     		cbnz	r0, .L9
 119              	.L4:
  63:Core/Src/tim.c ****   {
  64:Core/Src/tim.c ****     Error_Handler();
  65:Core/Src/tim.c ****   }
  66:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 120              		.loc 1 66 3 is_stmt 1 view .LVU36
 121              		.loc 1 66 37 is_stmt 0 view .LVU37
 122 005c 0023     		movs	r3, #0
 123 005e 0093     		str	r3, [sp]
  67:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 124              		.loc 1 67 3 is_stmt 1 view .LVU38
 125              		.loc 1 67 38 is_stmt 0 view .LVU39
 126 0060 0193     		str	r3, [sp, #4]
  68:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 127              		.loc 1 68 3 is_stmt 1 view .LVU40
 128              		.loc 1 68 33 is_stmt 0 view .LVU41
 129 0062 0293     		str	r3, [sp, #8]
  69:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 130              		.loc 1 69 3 is_stmt 1 view .LVU42
 131              		.loc 1 69 7 is_stmt 0 view .LVU43
 132 0064 6946     		mov	r1, sp
 133 0066 0948     		ldr	r0, .L11
 134 0068 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 135              	.LVL3:
 136              		.loc 1 69 6 view .LVU44
 137 006c 58B9     		cbnz	r0, .L10
 138              	.L1:
  70:Core/Src/tim.c ****   {
  71:Core/Src/tim.c ****     Error_Handler();
  72:Core/Src/tim.c ****   }
  73:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
  74:Core/Src/tim.c **** 
  75:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
  76:Core/Src/tim.c **** 
  77:Core/Src/tim.c **** }
 139              		.loc 1 77 1 view .LVU45
 140 006e 0DB0     		add	sp, sp, #52
 141              	.LCFI2:
 142              		.cfi_remember_state
 143              		.cfi_def_cfa_offset 4
 144              		@ sp needed
 145 0070 5DF804FB 		ldr	pc, [sp], #4
 146              	.L7:
 147              	.LCFI3:
 148              		.cfi_restore_state
  53:Core/Src/tim.c ****   }
 149              		.loc 1 53 5 is_stmt 1 view .LVU46
 150 0074 FFF7FEFF 		bl	Error_Handler
 151              	.LVL4:
ARM GAS  /var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccGjti0u.s 			page 5


 152 0078 DFE7     		b	.L2
 153              	.L8:
  58:Core/Src/tim.c ****   }
 154              		.loc 1 58 5 view .LVU47
 155 007a FFF7FEFF 		bl	Error_Handler
 156              	.LVL5:
 157 007e E4E7     		b	.L3
 158              	.L9:
  64:Core/Src/tim.c ****   }
 159              		.loc 1 64 5 view .LVU48
 160 0080 FFF7FEFF 		bl	Error_Handler
 161              	.LVL6:
 162 0084 EAE7     		b	.L4
 163              	.L10:
  71:Core/Src/tim.c ****   }
 164              		.loc 1 71 5 view .LVU49
 165 0086 FFF7FEFF 		bl	Error_Handler
 166              	.LVL7:
 167              		.loc 1 77 1 is_stmt 0 view .LVU50
 168 008a F0E7     		b	.L1
 169              	.L12:
 170              		.align	2
 171              	.L11:
 172 008c 00000000 		.word	htim1
 173 0090 002C0140 		.word	1073818624
 174              		.cfi_endproc
 175              	.LFE132:
 177              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 178              		.align	1
 179              		.global	HAL_TIM_Base_MspInit
 180              		.syntax unified
 181              		.thumb
 182              		.thumb_func
 184              	HAL_TIM_Base_MspInit:
 185              	.LVL8:
 186              	.LFB133:
  78:Core/Src/tim.c **** 
  79:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
  80:Core/Src/tim.c **** {
 187              		.loc 1 80 1 is_stmt 1 view -0
 188              		.cfi_startproc
 189              		@ args = 0, pretend = 0, frame = 8
 190              		@ frame_needed = 0, uses_anonymous_args = 0
 191              		@ link register save eliminated.
  81:Core/Src/tim.c **** 
  82:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 192              		.loc 1 82 3 view .LVU52
 193              		.loc 1 82 20 is_stmt 0 view .LVU53
 194 0000 0268     		ldr	r2, [r0]
 195              		.loc 1 82 5 view .LVU54
 196 0002 094B     		ldr	r3, .L20
 197 0004 9A42     		cmp	r2, r3
 198 0006 00D0     		beq	.L19
 199 0008 7047     		bx	lr
 200              	.L19:
  80:Core/Src/tim.c **** 
 201              		.loc 1 80 1 view .LVU55
ARM GAS  /var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccGjti0u.s 			page 6


 202 000a 82B0     		sub	sp, sp, #8
 203              	.LCFI4:
 204              		.cfi_def_cfa_offset 8
  83:Core/Src/tim.c ****   {
  84:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
  85:Core/Src/tim.c **** 
  86:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
  87:Core/Src/tim.c ****     /* TIM1 clock enable */
  88:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 205              		.loc 1 88 5 is_stmt 1 view .LVU56
 206              	.LBB2:
 207              		.loc 1 88 5 view .LVU57
 208              		.loc 1 88 5 view .LVU58
 209 000c 03F56443 		add	r3, r3, #58368
 210 0010 1A6E     		ldr	r2, [r3, #96]
 211 0012 42F40062 		orr	r2, r2, #2048
 212 0016 1A66     		str	r2, [r3, #96]
 213              		.loc 1 88 5 view .LVU59
 214 0018 1B6E     		ldr	r3, [r3, #96]
 215 001a 03F40063 		and	r3, r3, #2048
 216 001e 0193     		str	r3, [sp, #4]
 217              		.loc 1 88 5 view .LVU60
 218 0020 019B     		ldr	r3, [sp, #4]
 219              	.LBE2:
 220              		.loc 1 88 5 view .LVU61
  89:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  90:Core/Src/tim.c **** 
  91:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
  92:Core/Src/tim.c ****   }
  93:Core/Src/tim.c **** }
 221              		.loc 1 93 1 is_stmt 0 view .LVU62
 222 0022 02B0     		add	sp, sp, #8
 223              	.LCFI5:
 224              		.cfi_def_cfa_offset 0
 225              		@ sp needed
 226 0024 7047     		bx	lr
 227              	.L21:
 228 0026 00BF     		.align	2
 229              	.L20:
 230 0028 002C0140 		.word	1073818624
 231              		.cfi_endproc
 232              	.LFE133:
 234              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 235              		.align	1
 236              		.global	HAL_TIM_Base_MspDeInit
 237              		.syntax unified
 238              		.thumb
 239              		.thumb_func
 241              	HAL_TIM_Base_MspDeInit:
 242              	.LVL9:
 243              	.LFB134:
  94:Core/Src/tim.c **** 
  95:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
  96:Core/Src/tim.c **** {
 244              		.loc 1 96 1 is_stmt 1 view -0
 245              		.cfi_startproc
 246              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccGjti0u.s 			page 7


 247              		@ frame_needed = 0, uses_anonymous_args = 0
 248              		@ link register save eliminated.
  97:Core/Src/tim.c **** 
  98:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 249              		.loc 1 98 3 view .LVU64
 250              		.loc 1 98 20 is_stmt 0 view .LVU65
 251 0000 0268     		ldr	r2, [r0]
 252              		.loc 1 98 5 view .LVU66
 253 0002 054B     		ldr	r3, .L25
 254 0004 9A42     		cmp	r2, r3
 255 0006 00D0     		beq	.L24
 256              	.L22:
  99:Core/Src/tim.c ****   {
 100:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 101:Core/Src/tim.c **** 
 102:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 103:Core/Src/tim.c ****     /* Peripheral clock disable */
 104:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 105:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 106:Core/Src/tim.c **** 
 107:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 108:Core/Src/tim.c ****   }
 109:Core/Src/tim.c **** }
 257              		.loc 1 109 1 view .LVU67
 258 0008 7047     		bx	lr
 259              	.L24:
 104:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 260              		.loc 1 104 5 is_stmt 1 view .LVU68
 261 000a 044A     		ldr	r2, .L25+4
 262 000c 136E     		ldr	r3, [r2, #96]
 263 000e 23F40063 		bic	r3, r3, #2048
 264 0012 1366     		str	r3, [r2, #96]
 265              		.loc 1 109 1 is_stmt 0 view .LVU69
 266 0014 F8E7     		b	.L22
 267              	.L26:
 268 0016 00BF     		.align	2
 269              	.L25:
 270 0018 002C0140 		.word	1073818624
 271 001c 00100240 		.word	1073876992
 272              		.cfi_endproc
 273              	.LFE134:
 275              		.global	htim1
 276              		.section	.bss.htim1,"aw",%nobits
 277              		.align	2
 280              	htim1:
 281 0000 00000000 		.space	76
 281      00000000 
 281      00000000 
 281      00000000 
 281      00000000 
 282              		.text
 283              	.Letext0:
 284              		.file 2 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g474xx.h"
 285              		.file 3 "/usr/local/include/_types/_uint32_t.h"
 286              		.file 4 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 287              		.file 5 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_dma.h"
 288              		.file 6 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_tim.h"
ARM GAS  /var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccGjti0u.s 			page 8


 289              		.file 7 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_tim_ex.h"
 290              		.file 8 "Core/Inc/tim.h"
 291              		.file 9 "Core/Inc/main.h"
ARM GAS  /var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccGjti0u.s 			page 9


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccGjti0u.s:21     .text.MX_TIM1_Init:00000000 $t
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccGjti0u.s:27     .text.MX_TIM1_Init:00000000 MX_TIM1_Init
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccGjti0u.s:172    .text.MX_TIM1_Init:0000008c $d
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccGjti0u.s:280    .bss.htim1:00000000 htim1
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccGjti0u.s:178    .text.HAL_TIM_Base_MspInit:00000000 $t
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccGjti0u.s:184    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccGjti0u.s:230    .text.HAL_TIM_Base_MspInit:00000028 $d
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccGjti0u.s:235    .text.HAL_TIM_Base_MspDeInit:00000000 $t
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccGjti0u.s:241    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccGjti0u.s:270    .text.HAL_TIM_Base_MspDeInit:00000018 $d
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccGjti0u.s:277    .bss.htim1:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_SlaveConfigSynchro
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
