// Seed: 1184020653
module module_0 (
    input wire id_0
);
  wire id_2[1 : -1 'b0];
  assign {1, -1, id_0, id_2, (1)} = id_0 * id_0;
  assign id_2 = id_0;
endmodule
module module_1 #(
    parameter id_3 = 32'd33,
    parameter id_6 = 32'd13
) (
    input uwire id_0,
    output supply1 id_1,
    output supply0 id_2,
    output wor _id_3,
    input wand id_4#(
        .id_15(1),
        .id_16(1),
        .id_17(1)
    ),
    output wor id_5,
    input tri _id_6,
    input tri0 id_7,
    input uwire id_8,
    input tri1 id_9,
    input tri id_10,
    input uwire id_11,
    input uwire id_12,
    output wand id_13[-1 'b0 : id_3]
);
  wire id_18;
  wire [id_6 : -1] id_19;
  module_0 modCall_1 (id_0);
endmodule
