

================================================================
== Vitis HLS Report for 'convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3'
================================================================
* Date:           Mon Jan 29 11:40:03 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        line_buffer_code_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.66 ns|  1.762 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       32|       32|  0.213 us|  0.213 us|   32|   32|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_46_3  |       30|       30|         2|          1|          1|    30|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%bitcast_ln53_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln53"   --->   Operation 6 'read' 'bitcast_ln53_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%or_ln49_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %or_ln49"   --->   Operation 7 'read' 'or_ln49_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %j"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j_1 = load i5 %j" [./CNN.h:46]   --->   Operation 10 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.63ns)   --->   "%icmp_ln46 = icmp_eq  i5 %j_1, i5 30" [./CNN.h:46]   --->   Operation 12 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 30, i64 30, i64 30"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.70ns)   --->   "%add_ln46 = add i5 %j_1, i5 1" [./CNN.h:46]   --->   Operation 14 'add' 'add_ln46' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void, void %.exitStub" [./CNN.h:46]   --->   Operation 15 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln46_cast = zext i5 %j_1" [./CNN.h:46]   --->   Operation 16 'zext' 'trunc_ln46_cast' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%line_buffer_1_addr = getelementptr i64 %line_buffer_1, i64 0, i64 %trunc_ln46_cast" [./CNN.h:47]   --->   Operation 17 'getelementptr' 'line_buffer_1_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (0.71ns)   --->   "%line_buffer_1_load = load i5 %line_buffer_1_addr" [./CNN.h:47]   --->   Operation 18 'load' 'line_buffer_1_load' <Predicate = (!icmp_ln46)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 28> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%line_buffer_2_addr = getelementptr i64 %line_buffer_2, i64 0, i64 %trunc_ln46_cast" [./CNN.h:48]   --->   Operation 19 'getelementptr' 'line_buffer_2_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (0.71ns)   --->   "%line_buffer_2_load = load i5 %line_buffer_2_addr" [./CNN.h:48]   --->   Operation 20 'load' 'line_buffer_2_load' <Predicate = (!icmp_ln46)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 28> <RAM>
ST_1 : Operation 21 [1/1] (0.63ns)   --->   "%icmp_ln49 = icmp_eq  i5 %j_1, i5 0" [./CNN.h:49]   --->   Operation 21 'icmp' 'icmp_ln49' <Predicate = (!icmp_ln46)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.63ns)   --->   "%icmp_ln49_1 = icmp_eq  i5 %j_1, i5 29" [./CNN.h:49]   --->   Operation 22 'icmp' 'icmp_ln49_1' <Predicate = (!icmp_ln46)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node select_ln49)   --->   "%or_ln49_2 = or i1 %icmp_ln49, i1 %icmp_ln49_1" [./CNN.h:49]   --->   Operation 23 'or' 'or_ln49_2' <Predicate = (!icmp_ln46)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node select_ln49)   --->   "%or_ln49_1 = or i1 %or_ln49_2, i1 %or_ln49_read" [./CNN.h:49]   --->   Operation 24 'or' 'or_ln49_1' <Predicate = (!icmp_ln46)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln49 = select i1 %or_ln49_1, i64 0, i64 %bitcast_ln53_read" [./CNN.h:49]   --->   Operation 25 'select' 'select_ln49' <Predicate = (!icmp_ln46)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.71ns)   --->   "%store_ln50 = store i64 %select_ln49, i5 %line_buffer_2_addr" [./CNN.h:50]   --->   Operation 26 'store' 'store_ln50' <Predicate = (!icmp_ln46)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 28> <RAM>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln46 = store i5 %add_ln46, i5 %j" [./CNN.h:46]   --->   Operation 27 'store' 'store_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 35 'ret' 'ret_ln0' <Predicate = (icmp_ln46)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.42>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [./CNN.h:47]   --->   Operation 28 'specloopname' 'specloopname_ln47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/2] (0.71ns)   --->   "%line_buffer_1_load = load i5 %line_buffer_1_addr" [./CNN.h:47]   --->   Operation 29 'load' 'line_buffer_1_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 28> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%line_buffer_0_addr = getelementptr i64 %line_buffer_0, i64 0, i64 %trunc_ln46_cast" [./CNN.h:47]   --->   Operation 30 'getelementptr' 'line_buffer_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.71ns)   --->   "%store_ln47 = store i64 %line_buffer_1_load, i5 %line_buffer_0_addr" [./CNN.h:47]   --->   Operation 31 'store' 'store_ln47' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 28> <RAM>
ST_2 : Operation 32 [1/2] (0.71ns)   --->   "%line_buffer_2_load = load i5 %line_buffer_2_addr" [./CNN.h:48]   --->   Operation 32 'load' 'line_buffer_2_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 28> <RAM>
ST_2 : Operation 33 [1/1] (0.71ns)   --->   "%store_ln48 = store i64 %line_buffer_2_load, i5 %line_buffer_1_addr" [./CNN.h:48]   --->   Operation 33 'store' 'store_ln48' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 28> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln46 = br void" [./CNN.h:46]   --->   Operation 34 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.66ns, clock uncertainty: 1.8ns.

 <State 1>: 1.76ns
The critical path consists of the following:
	'alloca' operation ('j') [6]  (0 ns)
	'load' operation ('j', ./CNN.h:46) on local variable 'j' [12]  (0 ns)
	'icmp' operation ('icmp_ln49_1', ./CNN.h:49) [29]  (0.637 ns)
	'or' operation ('or_ln49_2', ./CNN.h:49) [30]  (0 ns)
	'or' operation ('or_ln49_1', ./CNN.h:49) [31]  (0 ns)
	'select' operation ('select_ln49', ./CNN.h:49) [32]  (0.411 ns)
	'store' operation ('store_ln50', ./CNN.h:50) of variable 'select_ln49', ./CNN.h:49 on array 'line_buffer_2' [33]  (0.714 ns)

 <State 2>: 1.43ns
The critical path consists of the following:
	'load' operation ('line_buffer_1_load', ./CNN.h:47) on array 'line_buffer_1' [22]  (0.714 ns)
	'store' operation ('store_ln47', ./CNN.h:47) of variable 'line_buffer_1_load', ./CNN.h:47 on array 'line_buffer_0' [24]  (0.714 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
