{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1539549255954 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1539549255954 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 15 09:34:15 2018 " "Processing started: Mon Oct 15 09:34:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1539549255954 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1539549255954 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mecheng371P2 -c Mecheng371P2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mecheng371P2 -c Mecheng371P2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1539549255954 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1539549256484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputmanager.v 1 1 " "Found 1 design units, including 1 entities, in source file inputmanager.v" { { "Info" "ISGN_ENTITY_NAME" "1 inputManager " "Found entity 1: inputManager" {  } { { "inputManager.v" "" { Text "D:/crap/miniProj-3.1/inputManager.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549256524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549256524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockDivider " "Found entity 1: clockDivider" {  } { { "clockDivider.v" "" { Text "D:/crap/miniProj-3.1/clockDivider.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549256524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549256524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixringcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file matrixringcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrixRingCounter " "Found entity 1: matrixRingCounter" {  } { { "matrixRingCounter.v" "" { Text "D:/crap/miniProj-3.1/matrixRingCounter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549256524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549256524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "D:/crap/miniProj-3.1/decoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549256524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549256524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulsedebouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file pulsedebouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulseDebouncer " "Found entity 1: pulseDebouncer" {  } { { "pulseDebouncer.v" "" { Text "D:/crap/miniProj-3.1/pulseDebouncer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549256534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549256534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttonpressdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file buttonpressdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 buttonPressDecoder " "Found entity 1: buttonPressDecoder" {  } { { "buttonPressDecoder.v" "" { Text "D:/crap/miniProj-3.1/buttonPressDecoder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549256534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549256534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storebcd.v 1 1 " "Found 1 design units, including 1 entities, in source file storebcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 storeBCD " "Found entity 1: storeBCD" {  } { { "storeBCD.v" "" { Text "D:/crap/miniProj-3.1/storeBCD.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549256534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549256534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayoperand.v 1 1 " "Found 1 design units, including 1 entities, in source file displayoperand.v" { { "Info" "ISGN_ENTITY_NAME" "1 displayOperand " "Found entity 1: displayOperand" {  } { { "displayOperand.v" "" { Text "D:/crap/miniProj-3.1/displayOperand.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549256534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549256534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "TOP.v" "" { Text "D:/crap/miniProj-3.1/TOP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549256534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549256534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.v" "" { Text "D:/crap/miniProj-3.1/FSM.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549256534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549256534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaymanager.v 1 1 " "Found 1 design units, including 1 entities, in source file displaymanager.v" { { "Info" "ISGN_ENTITY_NAME" "1 displayManager " "Found entity 1: displayManager" {  } { { "displayManager.v" "" { Text "D:/crap/miniProj-3.1/displayManager.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549256544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549256544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcddecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file bcddecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcdDecoder " "Found entity 1: bcdDecoder" {  } { { "bcdDecoder.v" "" { Text "D:/crap/miniProj-3.1/bcdDecoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549256544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549256544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file bcdencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcdEncoder " "Found entity 1: bcdEncoder" {  } { { "bcdEncoder.v" "" { Text "D:/crap/miniProj-3.1/bcdEncoder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549256544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549256544 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "registerTransfer.v(15) " "Verilog HDL information at registerTransfer.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1539549256544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registertransfer.v 1 1 " "Found 1 design units, including 1 entities, in source file registertransfer.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerTransfer " "Found entity 1: registerTransfer" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549256544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549256544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorymanagement.v 1 1 " "Found 1 design units, including 1 entities, in source file memorymanagement.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoryManagement " "Found entity 1: memoryManagement" {  } { { "memoryManagement.v" "" { Text "D:/crap/miniProj-3.1/memoryManagement.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549256544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549256544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "D:/crap/miniProj-3.1/debouncer.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549256554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549256554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulsesignal.v 1 1 " "Found 1 design units, including 1 entities, in source file pulsesignal.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulseSignal " "Found entity 1: pulseSignal" {  } { { "pulseSignal.v" "" { Text "D:/crap/miniProj-3.1/pulseSignal.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549256554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549256554 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "ALU ALU.v(4) " "Verilog Module Declaration warning at ALU.v(4): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"ALU\"" {  } { { "ALU.v" "" { Text "D:/crap/miniProj-3.1/ALU.v" 4 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1 1539549256554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/crap/miniProj-3.1/ALU.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549256554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549256554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaymux.v 1 1 " "Found 1 design units, including 1 entities, in source file displaymux.v" { { "Info" "ISGN_ENTITY_NAME" "1 displayMUX " "Found entity 1: displayMUX" {  } { { "displayMUX.v" "" { Text "D:/crap/miniProj-3.1/displayMUX.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549256554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549256554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negativeswitchdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file negativeswitchdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 negativeSwitchDecoder " "Found entity 1: negativeSwitchDecoder" {  } { { "negativeSwitchDecoder.v" "" { Text "D:/crap/miniProj-3.1/negativeSwitchDecoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549256554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549256554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storeoperator.v 1 1 " "Found 1 design units, including 1 entities, in source file storeoperator.v" { { "Info" "ISGN_ENTITY_NAME" "1 storeOperator " "Found entity 1: storeOperator" {  } { { "storeOperator.v" "" { Text "D:/crap/miniProj-3.1/storeOperator.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549256564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549256564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recall.v 1 1 " "Found 1 design units, including 1 entities, in source file recall.v" { { "Info" "ISGN_ENTITY_NAME" "1 recall " "Found entity 1: recall" {  } { { "recall.v" "" { Text "D:/crap/miniProj-3.1/recall.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549256564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549256564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twoclockpulse.v 1 1 " "Found 1 design units, including 1 entities, in source file twoclockpulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 twoClockPulse " "Found entity 1: twoClockPulse" {  } { { "twoClockPulse.v" "" { Text "D:/crap/miniProj-3.1/twoClockPulse.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549256564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549256564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toggle.v 1 1 " "Found 1 design units, including 1 entities, in source file toggle.v" { { "Info" "ISGN_ENTITY_NAME" "1 toggle " "Found entity 1: toggle" {  } { { "toggle.v" "" { Text "D:/crap/miniProj-3.1/toggle.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549256564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549256564 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1539549256684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inputManager inputManager:iM1 " "Elaborating entity \"inputManager\" for hierarchy \"inputManager:iM1\"" {  } { { "TOP.v" "iM1" { Text "D:/crap/miniProj-3.1/TOP.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539549256694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockDivider inputManager:iM1\|clockDivider:clock500Hz " "Elaborating entity \"clockDivider\" for hierarchy \"inputManager:iM1\|clockDivider:clock500Hz\"" {  } { { "inputManager.v" "clock500Hz" { Text "D:/crap/miniProj-3.1/inputManager.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539549256694 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 clockDivider.v(13) " "Verilog HDL assignment warning at clockDivider.v(13): truncated value with size 32 to match size of target (26)" {  } { { "clockDivider.v" "" { Text "D:/crap/miniProj-3.1/clockDivider.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1539549256694 "|TOP|inputManager:iM1|clockDivider:clock500Hz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrixRingCounter inputManager:iM1\|matrixRingCounter:keypadMatrixRingCounter " "Elaborating entity \"matrixRingCounter\" for hierarchy \"inputManager:iM1\|matrixRingCounter:keypadMatrixRingCounter\"" {  } { { "inputManager.v" "keypadMatrixRingCounter" { Text "D:/crap/miniProj-3.1/inputManager.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539549256694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder inputManager:iM1\|decoder:matrixDecoder " "Elaborating entity \"decoder\" for hierarchy \"inputManager:iM1\|decoder:matrixDecoder\"" {  } { { "inputManager.v" "matrixDecoder" { Text "D:/crap/miniProj-3.1/inputManager.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539549256694 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "operatorKey decoder.v(13) " "Verilog HDL Always Construct warning at decoder.v(13): inferring latch(es) for variable \"operatorKey\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "D:/crap/miniProj-3.1/decoder.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1539549256694 "|TOP|inputManager:iM1|decoder:matrixDecoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "equalKey decoder.v(13) " "Verilog HDL Always Construct warning at decoder.v(13): inferring latch(es) for variable \"equalKey\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "D:/crap/miniProj-3.1/decoder.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1539549256694 "|TOP|inputManager:iM1|decoder:matrixDecoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clearKey decoder.v(13) " "Verilog HDL Always Construct warning at decoder.v(13): inferring latch(es) for variable \"clearKey\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "D:/crap/miniProj-3.1/decoder.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1539549256694 "|TOP|inputManager:iM1|decoder:matrixDecoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resetKey decoder.v(13) " "Verilog HDL Always Construct warning at decoder.v(13): inferring latch(es) for variable \"resetKey\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "D:/crap/miniProj-3.1/decoder.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1539549256694 "|TOP|inputManager:iM1|decoder:matrixDecoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "numberKey decoder.v(13) " "Verilog HDL Always Construct warning at decoder.v(13): inferring latch(es) for variable \"numberKey\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "D:/crap/miniProj-3.1/decoder.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1539549256694 "|TOP|inputManager:iM1|decoder:matrixDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numberKey\[0\] decoder.v(13) " "Inferred latch for \"numberKey\[0\]\" at decoder.v(13)" {  } { { "decoder.v" "" { Text "D:/crap/miniProj-3.1/decoder.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256694 "|TOP|inputManager:iM1|decoder:matrixDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numberKey\[1\] decoder.v(13) " "Inferred latch for \"numberKey\[1\]\" at decoder.v(13)" {  } { { "decoder.v" "" { Text "D:/crap/miniProj-3.1/decoder.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256694 "|TOP|inputManager:iM1|decoder:matrixDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numberKey\[2\] decoder.v(13) " "Inferred latch for \"numberKey\[2\]\" at decoder.v(13)" {  } { { "decoder.v" "" { Text "D:/crap/miniProj-3.1/decoder.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256694 "|TOP|inputManager:iM1|decoder:matrixDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numberKey\[3\] decoder.v(13) " "Inferred latch for \"numberKey\[3\]\" at decoder.v(13)" {  } { { "decoder.v" "" { Text "D:/crap/miniProj-3.1/decoder.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256694 "|TOP|inputManager:iM1|decoder:matrixDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numberKey\[4\] decoder.v(13) " "Inferred latch for \"numberKey\[4\]\" at decoder.v(13)" {  } { { "decoder.v" "" { Text "D:/crap/miniProj-3.1/decoder.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256694 "|TOP|inputManager:iM1|decoder:matrixDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resetKey\[0\] decoder.v(13) " "Inferred latch for \"resetKey\[0\]\" at decoder.v(13)" {  } { { "decoder.v" "" { Text "D:/crap/miniProj-3.1/decoder.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256694 "|TOP|inputManager:iM1|decoder:matrixDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resetKey\[1\] decoder.v(13) " "Inferred latch for \"resetKey\[1\]\" at decoder.v(13)" {  } { { "decoder.v" "" { Text "D:/crap/miniProj-3.1/decoder.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256694 "|TOP|inputManager:iM1|decoder:matrixDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resetKey\[2\] decoder.v(13) " "Inferred latch for \"resetKey\[2\]\" at decoder.v(13)" {  } { { "decoder.v" "" { Text "D:/crap/miniProj-3.1/decoder.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256694 "|TOP|inputManager:iM1|decoder:matrixDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resetKey\[3\] decoder.v(13) " "Inferred latch for \"resetKey\[3\]\" at decoder.v(13)" {  } { { "decoder.v" "" { Text "D:/crap/miniProj-3.1/decoder.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256694 "|TOP|inputManager:iM1|decoder:matrixDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resetKey\[4\] decoder.v(13) " "Inferred latch for \"resetKey\[4\]\" at decoder.v(13)" {  } { { "decoder.v" "" { Text "D:/crap/miniProj-3.1/decoder.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256694 "|TOP|inputManager:iM1|decoder:matrixDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clearKey\[0\] decoder.v(13) " "Inferred latch for \"clearKey\[0\]\" at decoder.v(13)" {  } { { "decoder.v" "" { Text "D:/crap/miniProj-3.1/decoder.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256694 "|TOP|inputManager:iM1|decoder:matrixDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clearKey\[1\] decoder.v(13) " "Inferred latch for \"clearKey\[1\]\" at decoder.v(13)" {  } { { "decoder.v" "" { Text "D:/crap/miniProj-3.1/decoder.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256694 "|TOP|inputManager:iM1|decoder:matrixDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clearKey\[2\] decoder.v(13) " "Inferred latch for \"clearKey\[2\]\" at decoder.v(13)" {  } { { "decoder.v" "" { Text "D:/crap/miniProj-3.1/decoder.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256694 "|TOP|inputManager:iM1|decoder:matrixDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clearKey\[3\] decoder.v(13) " "Inferred latch for \"clearKey\[3\]\" at decoder.v(13)" {  } { { "decoder.v" "" { Text "D:/crap/miniProj-3.1/decoder.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256694 "|TOP|inputManager:iM1|decoder:matrixDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clearKey\[4\] decoder.v(13) " "Inferred latch for \"clearKey\[4\]\" at decoder.v(13)" {  } { { "decoder.v" "" { Text "D:/crap/miniProj-3.1/decoder.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256694 "|TOP|inputManager:iM1|decoder:matrixDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "equalKey\[0\] decoder.v(13) " "Inferred latch for \"equalKey\[0\]\" at decoder.v(13)" {  } { { "decoder.v" "" { Text "D:/crap/miniProj-3.1/decoder.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256694 "|TOP|inputManager:iM1|decoder:matrixDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "equalKey\[1\] decoder.v(13) " "Inferred latch for \"equalKey\[1\]\" at decoder.v(13)" {  } { { "decoder.v" "" { Text "D:/crap/miniProj-3.1/decoder.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256694 "|TOP|inputManager:iM1|decoder:matrixDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "equalKey\[2\] decoder.v(13) " "Inferred latch for \"equalKey\[2\]\" at decoder.v(13)" {  } { { "decoder.v" "" { Text "D:/crap/miniProj-3.1/decoder.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256694 "|TOP|inputManager:iM1|decoder:matrixDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "equalKey\[3\] decoder.v(13) " "Inferred latch for \"equalKey\[3\]\" at decoder.v(13)" {  } { { "decoder.v" "" { Text "D:/crap/miniProj-3.1/decoder.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256694 "|TOP|inputManager:iM1|decoder:matrixDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "equalKey\[4\] decoder.v(13) " "Inferred latch for \"equalKey\[4\]\" at decoder.v(13)" {  } { { "decoder.v" "" { Text "D:/crap/miniProj-3.1/decoder.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256694 "|TOP|inputManager:iM1|decoder:matrixDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operatorKey\[0\] decoder.v(13) " "Inferred latch for \"operatorKey\[0\]\" at decoder.v(13)" {  } { { "decoder.v" "" { Text "D:/crap/miniProj-3.1/decoder.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256694 "|TOP|inputManager:iM1|decoder:matrixDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operatorKey\[1\] decoder.v(13) " "Inferred latch for \"operatorKey\[1\]\" at decoder.v(13)" {  } { { "decoder.v" "" { Text "D:/crap/miniProj-3.1/decoder.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256694 "|TOP|inputManager:iM1|decoder:matrixDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operatorKey\[2\] decoder.v(13) " "Inferred latch for \"operatorKey\[2\]\" at decoder.v(13)" {  } { { "decoder.v" "" { Text "D:/crap/miniProj-3.1/decoder.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256694 "|TOP|inputManager:iM1|decoder:matrixDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operatorKey\[3\] decoder.v(13) " "Inferred latch for \"operatorKey\[3\]\" at decoder.v(13)" {  } { { "decoder.v" "" { Text "D:/crap/miniProj-3.1/decoder.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256694 "|TOP|inputManager:iM1|decoder:matrixDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operatorKey\[4\] decoder.v(13) " "Inferred latch for \"operatorKey\[4\]\" at decoder.v(13)" {  } { { "decoder.v" "" { Text "D:/crap/miniProj-3.1/decoder.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256694 "|TOP|inputManager:iM1|decoder:matrixDecoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer inputManager:iM1\|debouncer:numberDebouncer " "Elaborating entity \"debouncer\" for hierarchy \"inputManager:iM1\|debouncer:numberDebouncer\"" {  } { { "inputManager.v" "numberDebouncer" { Text "D:/crap/miniProj-3.1/inputManager.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539549256694 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ringCount debouncer.v(18) " "Verilog HDL Always Construct warning at debouncer.v(18): variable \"ringCount\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "debouncer.v" "" { Text "D:/crap/miniProj-3.1/debouncer.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539549256694 "|TOP|inputManager:iM1|debouncer:numberDebouncer"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "information debouncer.v(18) " "Verilog HDL Always Construct warning at debouncer.v(18): variable \"information\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "debouncer.v" "" { Text "D:/crap/miniProj-3.1/debouncer.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539549256694 "|TOP|inputManager:iM1|debouncer:numberDebouncer"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ringCount debouncer.v(20) " "Verilog HDL Always Construct warning at debouncer.v(20): variable \"ringCount\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "debouncer.v" "" { Text "D:/crap/miniProj-3.1/debouncer.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539549256694 "|TOP|inputManager:iM1|debouncer:numberDebouncer"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ringCount debouncer.v(24) " "Verilog HDL Always Construct warning at debouncer.v(24): variable \"ringCount\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "debouncer.v" "" { Text "D:/crap/miniProj-3.1/debouncer.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539549256694 "|TOP|inputManager:iM1|debouncer:numberDebouncer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulseSignal inputManager:iM1\|pulseSignal:numberPulser " "Elaborating entity \"pulseSignal\" for hierarchy \"inputManager:iM1\|pulseSignal:numberPulser\"" {  } { { "inputManager.v" "numberPulser" { Text "D:/crap/miniProj-3.1/inputManager.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539549256704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buttonPressDecoder inputManager:iM1\|buttonPressDecoder:buttonBoardDecoder " "Elaborating entity \"buttonPressDecoder\" for hierarchy \"inputManager:iM1\|buttonPressDecoder:buttonBoardDecoder\"" {  } { { "inputManager.v" "buttonBoardDecoder" { Text "D:/crap/miniProj-3.1/inputManager.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539549256704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negativeSwitchDecoder inputManager:iM1\|negativeSwitchDecoder:negativeIndicator " "Elaborating entity \"negativeSwitchDecoder\" for hierarchy \"inputManager:iM1\|negativeSwitchDecoder:negativeIndicator\"" {  } { { "inputManager.v" "negativeIndicator" { Text "D:/crap/miniProj-3.1/inputManager.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539549256704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toggle toggle:t1 " "Elaborating entity \"toggle\" for hierarchy \"toggle:t1\"" {  } { { "TOP.v" "t1" { Text "D:/crap/miniProj-3.1/TOP.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539549256704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "storeBCD storeBCD:sB1 " "Elaborating entity \"storeBCD\" for hierarchy \"storeBCD:sB1\"" {  } { { "TOP.v" "sB1" { Text "D:/crap/miniProj-3.1/TOP.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539549256704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoClockPulse twoClockPulse:tC1 " "Elaborating entity \"twoClockPulse\" for hierarchy \"twoClockPulse:tC1\"" {  } { { "TOP.v" "tC1" { Text "D:/crap/miniProj-3.1/TOP.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539549256714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcdDecoder bcdDecoder:bD1 " "Elaborating entity \"bcdDecoder\" for hierarchy \"bcdDecoder:bD1\"" {  } { { "TOP.v" "bD1" { Text "D:/crap/miniProj-3.1/TOP.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539549256714 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sign bcdDecoder.v(24) " "Verilog HDL Always Construct warning at bcdDecoder.v(24): variable \"sign\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcdDecoder.v" "" { Text "D:/crap/miniProj-3.1/bcdDecoder.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539549256714 "|TOP|bcdDecoder:bD1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU1\"" {  } { { "TOP.v" "ALU1" { Text "D:/crap/miniProj-3.1/TOP.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539549256714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcdEncoder bcdEncoder:bE1 " "Elaborating entity \"bcdEncoder\" for hierarchy \"bcdEncoder:bE1\"" {  } { { "TOP.v" "bE1" { Text "D:/crap/miniProj-3.1/TOP.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539549256714 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "modulus bcdEncoder.v(32) " "Verilog HDL Always Construct warning at bcdEncoder.v(32): variable \"modulus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcdEncoder.v" "" { Text "D:/crap/miniProj-3.1/bcdEncoder.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539549256714 "|TOP|bcdEncoder:bE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcdEncoder.v(32) " "Verilog HDL assignment warning at bcdEncoder.v(32): truncated value with size 32 to match size of target (4)" {  } { { "bcdEncoder.v" "" { Text "D:/crap/miniProj-3.1/bcdEncoder.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1539549256714 "|TOP|bcdEncoder:bE1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "modulus bcdEncoder.v(33) " "Verilog HDL Always Construct warning at bcdEncoder.v(33): variable \"modulus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcdEncoder.v" "" { Text "D:/crap/miniProj-3.1/bcdEncoder.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539549256714 "|TOP|bcdEncoder:bE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcdEncoder.v(33) " "Verilog HDL assignment warning at bcdEncoder.v(33): truncated value with size 32 to match size of target (4)" {  } { { "bcdEncoder.v" "" { Text "D:/crap/miniProj-3.1/bcdEncoder.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1539549256714 "|TOP|bcdEncoder:bE1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "modulus bcdEncoder.v(34) " "Verilog HDL Always Construct warning at bcdEncoder.v(34): variable \"modulus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcdEncoder.v" "" { Text "D:/crap/miniProj-3.1/bcdEncoder.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539549256714 "|TOP|bcdEncoder:bE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcdEncoder.v(34) " "Verilog HDL assignment warning at bcdEncoder.v(34): truncated value with size 32 to match size of target (4)" {  } { { "bcdEncoder.v" "" { Text "D:/crap/miniProj-3.1/bcdEncoder.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1539549256714 "|TOP|bcdEncoder:bE1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "modulus bcdEncoder.v(35) " "Verilog HDL Always Construct warning at bcdEncoder.v(35): variable \"modulus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcdEncoder.v" "" { Text "D:/crap/miniProj-3.1/bcdEncoder.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539549256714 "|TOP|bcdEncoder:bE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcdEncoder.v(35) " "Verilog HDL assignment warning at bcdEncoder.v(35): truncated value with size 32 to match size of target (4)" {  } { { "bcdEncoder.v" "" { Text "D:/crap/miniProj-3.1/bcdEncoder.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1539549256714 "|TOP|bcdEncoder:bE1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "modulus bcdEncoder.v(36) " "Verilog HDL Always Construct warning at bcdEncoder.v(36): variable \"modulus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcdEncoder.v" "" { Text "D:/crap/miniProj-3.1/bcdEncoder.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539549256714 "|TOP|bcdEncoder:bE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcdEncoder.v(36) " "Verilog HDL assignment warning at bcdEncoder.v(36): truncated value with size 32 to match size of target (4)" {  } { { "bcdEncoder.v" "" { Text "D:/crap/miniProj-3.1/bcdEncoder.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1539549256714 "|TOP|bcdEncoder:bE1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "modulus bcdEncoder.v(37) " "Verilog HDL Always Construct warning at bcdEncoder.v(37): variable \"modulus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcdEncoder.v" "" { Text "D:/crap/miniProj-3.1/bcdEncoder.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539549256714 "|TOP|bcdEncoder:bE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcdEncoder.v(37) " "Verilog HDL assignment warning at bcdEncoder.v(37): truncated value with size 32 to match size of target (4)" {  } { { "bcdEncoder.v" "" { Text "D:/crap/miniProj-3.1/bcdEncoder.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1539549256714 "|TOP|bcdEncoder:bE1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "storeOperator storeOperator:sO1 " "Elaborating entity \"storeOperator\" for hierarchy \"storeOperator:sO1\"" {  } { { "TOP.v" "sO1" { Text "D:/crap/miniProj-3.1/TOP.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539549256714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:fsm1 " "Elaborating entity \"FSM\" for hierarchy \"FSM:fsm1\"" {  } { { "TOP.v" "fsm1" { Text "D:/crap/miniProj-3.1/TOP.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539549256714 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear_in FSM.v(29) " "Verilog HDL Always Construct warning at FSM.v(29): variable \"clear_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM.v" "" { Text "D:/crap/miniProj-3.1/FSM.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539549256714 "|TOP|FSM:fsm1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FSM.v(29) " "Verilog HDL assignment warning at FSM.v(29): truncated value with size 32 to match size of target (1)" {  } { { "FSM.v" "" { Text "D:/crap/miniProj-3.1/FSM.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1539549256714 "|TOP|FSM:fsm1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear_in FSM.v(39) " "Verilog HDL Always Construct warning at FSM.v(39): variable \"clear_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM.v" "" { Text "D:/crap/miniProj-3.1/FSM.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539549256714 "|TOP|FSM:fsm1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FSM.v(39) " "Verilog HDL assignment warning at FSM.v(39): truncated value with size 32 to match size of target (1)" {  } { { "FSM.v" "" { Text "D:/crap/miniProj-3.1/FSM.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1539549256714 "|TOP|FSM:fsm1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear_in FSM.v(59) " "Verilog HDL Always Construct warning at FSM.v(59): variable \"clear_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM.v" "" { Text "D:/crap/miniProj-3.1/FSM.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539549256714 "|TOP|FSM:fsm1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FSM.v(59) " "Verilog HDL assignment warning at FSM.v(59): truncated value with size 32 to match size of target (1)" {  } { { "FSM.v" "" { Text "D:/crap/miniProj-3.1/FSM.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1539549256714 "|TOP|FSM:fsm1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear_in FSM.v(67) " "Verilog HDL Always Construct warning at FSM.v(67): variable \"clear_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM.v" "" { Text "D:/crap/miniProj-3.1/FSM.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539549256714 "|TOP|FSM:fsm1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FSM.v(67) " "Verilog HDL assignment warning at FSM.v(67): truncated value with size 32 to match size of target (1)" {  } { { "FSM.v" "" { Text "D:/crap/miniProj-3.1/FSM.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1539549256714 "|TOP|FSM:fsm1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear_in FSM.v(79) " "Verilog HDL Always Construct warning at FSM.v(79): variable \"clear_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM.v" "" { Text "D:/crap/miniProj-3.1/FSM.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539549256714 "|TOP|FSM:fsm1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FSM.v(79) " "Verilog HDL assignment warning at FSM.v(79): truncated value with size 32 to match size of target (1)" {  } { { "FSM.v" "" { Text "D:/crap/miniProj-3.1/FSM.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1539549256714 "|TOP|FSM:fsm1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ld_r FSM.v(21) " "Verilog HDL Always Construct warning at FSM.v(21): inferring latch(es) for variable \"ld_r\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM.v" "" { Text "D:/crap/miniProj-3.1/FSM.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1539549256714 "|TOP|FSM:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_r FSM.v(21) " "Inferred latch for \"ld_r\" at FSM.v(21)" {  } { { "FSM.v" "" { Text "D:/crap/miniProj-3.1/FSM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256714 "|TOP|FSM:fsm1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "recall recall:r1 " "Elaborating entity \"recall\" for hierarchy \"recall:r1\"" {  } { { "TOP.v" "r1" { Text "D:/crap/miniProj-3.1/TOP.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539549256724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerTransfer registerTransfer:rT1 " "Elaborating entity \"registerTransfer\" for hierarchy \"registerTransfer:rT1\"" {  } { { "TOP.v" "rT1" { Text "D:/crap/miniProj-3.1/TOP.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539549256724 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "currentOperand registerTransfer.v(17) " "Verilog HDL Always Construct warning at registerTransfer.v(17): variable \"currentOperand\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "memory registerTransfer.v(18) " "Verilog HDL Always Construct warning at registerTransfer.v(18): variable \"memory\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "currentOperand registerTransfer.v(19) " "Verilog HDL Always Construct warning at registerTransfer.v(19): variable \"currentOperand\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result registerTransfer.v(20) " "Verilog HDL Always Construct warning at registerTransfer.v(20): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operator registerTransfer.v(21) " "Verilog HDL Always Construct warning at registerTransfer.v(21): variable \"operator\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "storeA registerTransfer.v(15) " "Verilog HDL Always Construct warning at registerTransfer.v(15): inferring latch(es) for variable \"storeA\", which holds its previous value in one or more paths through the always construct" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "storeB registerTransfer.v(15) " "Verilog HDL Always Construct warning at registerTransfer.v(15): inferring latch(es) for variable \"storeB\", which holds its previous value in one or more paths through the always construct" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "storeResult registerTransfer.v(15) " "Verilog HDL Always Construct warning at registerTransfer.v(15): inferring latch(es) for variable \"storeResult\", which holds its previous value in one or more paths through the always construct" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "storeOp registerTransfer.v(15) " "Verilog HDL Always Construct warning at registerTransfer.v(15): inferring latch(es) for variable \"storeOp\", which holds its previous value in one or more paths through the always construct" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeOp\[0\] registerTransfer.v(15) " "Inferred latch for \"storeOp\[0\]\" at registerTransfer.v(15)" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeOp\[1\] registerTransfer.v(15) " "Inferred latch for \"storeOp\[1\]\" at registerTransfer.v(15)" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeOp\[2\] registerTransfer.v(15) " "Inferred latch for \"storeOp\[2\]\" at registerTransfer.v(15)" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeOp\[3\] registerTransfer.v(15) " "Inferred latch for \"storeOp\[3\]\" at registerTransfer.v(15)" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeResult\[0\] registerTransfer.v(15) " "Inferred latch for \"storeResult\[0\]\" at registerTransfer.v(15)" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeResult\[1\] registerTransfer.v(15) " "Inferred latch for \"storeResult\[1\]\" at registerTransfer.v(15)" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeResult\[2\] registerTransfer.v(15) " "Inferred latch for \"storeResult\[2\]\" at registerTransfer.v(15)" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeResult\[3\] registerTransfer.v(15) " "Inferred latch for \"storeResult\[3\]\" at registerTransfer.v(15)" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeResult\[4\] registerTransfer.v(15) " "Inferred latch for \"storeResult\[4\]\" at registerTransfer.v(15)" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeResult\[5\] registerTransfer.v(15) " "Inferred latch for \"storeResult\[5\]\" at registerTransfer.v(15)" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeResult\[6\] registerTransfer.v(15) " "Inferred latch for \"storeResult\[6\]\" at registerTransfer.v(15)" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeResult\[7\] registerTransfer.v(15) " "Inferred latch for \"storeResult\[7\]\" at registerTransfer.v(15)" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeResult\[8\] registerTransfer.v(15) " "Inferred latch for \"storeResult\[8\]\" at registerTransfer.v(15)" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeResult\[9\] registerTransfer.v(15) " "Inferred latch for \"storeResult\[9\]\" at registerTransfer.v(15)" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeResult\[10\] registerTransfer.v(15) " "Inferred latch for \"storeResult\[10\]\" at registerTransfer.v(15)" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeResult\[11\] registerTransfer.v(15) " "Inferred latch for \"storeResult\[11\]\" at registerTransfer.v(15)" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeResult\[12\] registerTransfer.v(15) " "Inferred latch for \"storeResult\[12\]\" at registerTransfer.v(15)" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeResult\[13\] registerTransfer.v(15) " "Inferred latch for \"storeResult\[13\]\" at registerTransfer.v(15)" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeResult\[14\] registerTransfer.v(15) " "Inferred latch for \"storeResult\[14\]\" at registerTransfer.v(15)" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeResult\[15\] registerTransfer.v(15) " "Inferred latch for \"storeResult\[15\]\" at registerTransfer.v(15)" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeResult\[16\] registerTransfer.v(15) " "Inferred latch for \"storeResult\[16\]\" at registerTransfer.v(15)" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeResult\[17\] registerTransfer.v(15) " "Inferred latch for \"storeResult\[17\]\" at registerTransfer.v(15)" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeResult\[18\] registerTransfer.v(15) " "Inferred latch for \"storeResult\[18\]\" at registerTransfer.v(15)" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeResult\[19\] registerTransfer.v(15) " "Inferred latch for \"storeResult\[19\]\" at registerTransfer.v(15)" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeResult\[20\] registerTransfer.v(15) " "Inferred latch for \"storeResult\[20\]\" at registerTransfer.v(15)" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeResult\[21\] registerTransfer.v(15) " "Inferred latch for \"storeResult\[21\]\" at registerTransfer.v(15)" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeResult\[22\] registerTransfer.v(15) " "Inferred latch for \"storeResult\[22\]\" at registerTransfer.v(15)" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeResult\[23\] registerTransfer.v(15) " "Inferred latch for \"storeResult\[23\]\" at registerTransfer.v(15)" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeResult\[24\] registerTransfer.v(15) " "Inferred latch for \"storeResult\[24\]\" at registerTransfer.v(15)" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeA\[0\] registerTransfer.v(15) " "Inferred latch for \"storeA\[0\]\" at registerTransfer.v(15)" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeA\[1\] registerTransfer.v(15) " "Inferred latch for \"storeA\[1\]\" at registerTransfer.v(15)" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeA\[2\] registerTransfer.v(15) " "Inferred latch for \"storeA\[2\]\" at registerTransfer.v(15)" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeA\[3\] registerTransfer.v(15) " "Inferred latch for \"storeA\[3\]\" at registerTransfer.v(15)" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeA\[4\] registerTransfer.v(15) " "Inferred latch for \"storeA\[4\]\" at registerTransfer.v(15)" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeA\[5\] registerTransfer.v(15) " "Inferred latch for \"storeA\[5\]\" at registerTransfer.v(15)" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeA\[6\] registerTransfer.v(15) " "Inferred latch for \"storeA\[6\]\" at registerTransfer.v(15)" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeA\[7\] registerTransfer.v(15) " "Inferred latch for \"storeA\[7\]\" at registerTransfer.v(15)" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeA\[8\] registerTransfer.v(15) " "Inferred latch for \"storeA\[8\]\" at registerTransfer.v(15)" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeA\[9\] registerTransfer.v(15) " "Inferred latch for \"storeA\[9\]\" at registerTransfer.v(15)" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeA\[10\] registerTransfer.v(15) " "Inferred latch for \"storeA\[10\]\" at registerTransfer.v(15)" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeA\[11\] registerTransfer.v(15) " "Inferred latch for \"storeA\[11\]\" at registerTransfer.v(15)" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeA\[12\] registerTransfer.v(15) " "Inferred latch for \"storeA\[12\]\" at registerTransfer.v(15)" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeB\[0\] registerTransfer.v(19) " "Inferred latch for \"storeB\[0\]\" at registerTransfer.v(19)" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeB\[1\] registerTransfer.v(19) " "Inferred latch for \"storeB\[1\]\" at registerTransfer.v(19)" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeB\[2\] registerTransfer.v(19) " "Inferred latch for \"storeB\[2\]\" at registerTransfer.v(19)" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeB\[3\] registerTransfer.v(19) " "Inferred latch for \"storeB\[3\]\" at registerTransfer.v(19)" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeB\[4\] registerTransfer.v(19) " "Inferred latch for \"storeB\[4\]\" at registerTransfer.v(19)" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeB\[5\] registerTransfer.v(19) " "Inferred latch for \"storeB\[5\]\" at registerTransfer.v(19)" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeB\[6\] registerTransfer.v(19) " "Inferred latch for \"storeB\[6\]\" at registerTransfer.v(19)" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeB\[7\] registerTransfer.v(19) " "Inferred latch for \"storeB\[7\]\" at registerTransfer.v(19)" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeB\[8\] registerTransfer.v(19) " "Inferred latch for \"storeB\[8\]\" at registerTransfer.v(19)" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeB\[9\] registerTransfer.v(19) " "Inferred latch for \"storeB\[9\]\" at registerTransfer.v(19)" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeB\[10\] registerTransfer.v(19) " "Inferred latch for \"storeB\[10\]\" at registerTransfer.v(19)" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeB\[11\] registerTransfer.v(19) " "Inferred latch for \"storeB\[11\]\" at registerTransfer.v(19)" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeB\[12\] registerTransfer.v(19) " "Inferred latch for \"storeB\[12\]\" at registerTransfer.v(19)" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|registerTransfer:rT1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoryManagement memoryManagement:calcultorMemory " "Elaborating entity \"memoryManagement\" for hierarchy \"memoryManagement:calcultorMemory\"" {  } { { "TOP.v" "calcultorMemory" { Text "D:/crap/miniProj-3.1/TOP.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539549256724 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 memoryManagement.v(38) " "Verilog HDL assignment warning at memoryManagement.v(38): truncated value with size 33 to match size of target (32)" {  } { { "memoryManagement.v" "" { Text "D:/crap/miniProj-3.1/memoryManagement.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1539549256724 "|TOP|memoryManagement:calcultorMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayMUX displayMUX:dMUX1 " "Elaborating entity \"displayMUX\" for hierarchy \"displayMUX:dMUX1\"" {  } { { "TOP.v" "dMUX1" { Text "D:/crap/miniProj-3.1/TOP.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539549256724 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "disp_sel displayMUX.v(15) " "Verilog HDL Always Construct warning at displayMUX.v(15): variable \"disp_sel\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "displayMUX.v" "" { Text "D:/crap/miniProj-3.1/displayMUX.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539549256724 "|TOP|displayMUX:dMUX1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "storeA displayMUX.v(16) " "Verilog HDL Always Construct warning at displayMUX.v(16): variable \"storeA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "displayMUX.v" "" { Text "D:/crap/miniProj-3.1/displayMUX.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539549256724 "|TOP|displayMUX:dMUX1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "storeB displayMUX.v(17) " "Verilog HDL Always Construct warning at displayMUX.v(17): variable \"storeB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "displayMUX.v" "" { Text "D:/crap/miniProj-3.1/displayMUX.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539549256724 "|TOP|displayMUX:dMUX1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BCDanswer displayMUX.v(18) " "Verilog HDL Always Construct warning at displayMUX.v(18): variable \"BCDanswer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "displayMUX.v" "" { Text "D:/crap/miniProj-3.1/displayMUX.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539549256724 "|TOP|displayMUX:dMUX1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "displayMUX.v(15) " "Verilog HDL Case Statement warning at displayMUX.v(15): incomplete case statement has no default case item" {  } { { "displayMUX.v" "" { Text "D:/crap/miniProj-3.1/displayMUX.v" 15 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1539549256724 "|TOP|displayMUX:dMUX1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "register displayMUX.v(12) " "Verilog HDL Always Construct warning at displayMUX.v(12): inferring latch(es) for variable \"register\", which holds its previous value in one or more paths through the always construct" {  } { { "displayMUX.v" "" { Text "D:/crap/miniProj-3.1/displayMUX.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1539549256724 "|TOP|displayMUX:dMUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[0\] displayMUX.v(12) " "Inferred latch for \"register\[0\]\" at displayMUX.v(12)" {  } { { "displayMUX.v" "" { Text "D:/crap/miniProj-3.1/displayMUX.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|displayMUX:dMUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[1\] displayMUX.v(12) " "Inferred latch for \"register\[1\]\" at displayMUX.v(12)" {  } { { "displayMUX.v" "" { Text "D:/crap/miniProj-3.1/displayMUX.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|displayMUX:dMUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[2\] displayMUX.v(12) " "Inferred latch for \"register\[2\]\" at displayMUX.v(12)" {  } { { "displayMUX.v" "" { Text "D:/crap/miniProj-3.1/displayMUX.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|displayMUX:dMUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[3\] displayMUX.v(12) " "Inferred latch for \"register\[3\]\" at displayMUX.v(12)" {  } { { "displayMUX.v" "" { Text "D:/crap/miniProj-3.1/displayMUX.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|displayMUX:dMUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[4\] displayMUX.v(12) " "Inferred latch for \"register\[4\]\" at displayMUX.v(12)" {  } { { "displayMUX.v" "" { Text "D:/crap/miniProj-3.1/displayMUX.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|displayMUX:dMUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[5\] displayMUX.v(12) " "Inferred latch for \"register\[5\]\" at displayMUX.v(12)" {  } { { "displayMUX.v" "" { Text "D:/crap/miniProj-3.1/displayMUX.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|displayMUX:dMUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[6\] displayMUX.v(12) " "Inferred latch for \"register\[6\]\" at displayMUX.v(12)" {  } { { "displayMUX.v" "" { Text "D:/crap/miniProj-3.1/displayMUX.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|displayMUX:dMUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[7\] displayMUX.v(12) " "Inferred latch for \"register\[7\]\" at displayMUX.v(12)" {  } { { "displayMUX.v" "" { Text "D:/crap/miniProj-3.1/displayMUX.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|displayMUX:dMUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[8\] displayMUX.v(12) " "Inferred latch for \"register\[8\]\" at displayMUX.v(12)" {  } { { "displayMUX.v" "" { Text "D:/crap/miniProj-3.1/displayMUX.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|displayMUX:dMUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[9\] displayMUX.v(12) " "Inferred latch for \"register\[9\]\" at displayMUX.v(12)" {  } { { "displayMUX.v" "" { Text "D:/crap/miniProj-3.1/displayMUX.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|displayMUX:dMUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[10\] displayMUX.v(12) " "Inferred latch for \"register\[10\]\" at displayMUX.v(12)" {  } { { "displayMUX.v" "" { Text "D:/crap/miniProj-3.1/displayMUX.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|displayMUX:dMUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[11\] displayMUX.v(12) " "Inferred latch for \"register\[11\]\" at displayMUX.v(12)" {  } { { "displayMUX.v" "" { Text "D:/crap/miniProj-3.1/displayMUX.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|displayMUX:dMUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[12\] displayMUX.v(12) " "Inferred latch for \"register\[12\]\" at displayMUX.v(12)" {  } { { "displayMUX.v" "" { Text "D:/crap/miniProj-3.1/displayMUX.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|displayMUX:dMUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[13\] displayMUX.v(12) " "Inferred latch for \"register\[13\]\" at displayMUX.v(12)" {  } { { "displayMUX.v" "" { Text "D:/crap/miniProj-3.1/displayMUX.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|displayMUX:dMUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[14\] displayMUX.v(12) " "Inferred latch for \"register\[14\]\" at displayMUX.v(12)" {  } { { "displayMUX.v" "" { Text "D:/crap/miniProj-3.1/displayMUX.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|displayMUX:dMUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[15\] displayMUX.v(12) " "Inferred latch for \"register\[15\]\" at displayMUX.v(12)" {  } { { "displayMUX.v" "" { Text "D:/crap/miniProj-3.1/displayMUX.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|displayMUX:dMUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[16\] displayMUX.v(12) " "Inferred latch for \"register\[16\]\" at displayMUX.v(12)" {  } { { "displayMUX.v" "" { Text "D:/crap/miniProj-3.1/displayMUX.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|displayMUX:dMUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[17\] displayMUX.v(12) " "Inferred latch for \"register\[17\]\" at displayMUX.v(12)" {  } { { "displayMUX.v" "" { Text "D:/crap/miniProj-3.1/displayMUX.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|displayMUX:dMUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[18\] displayMUX.v(12) " "Inferred latch for \"register\[18\]\" at displayMUX.v(12)" {  } { { "displayMUX.v" "" { Text "D:/crap/miniProj-3.1/displayMUX.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|displayMUX:dMUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[19\] displayMUX.v(12) " "Inferred latch for \"register\[19\]\" at displayMUX.v(12)" {  } { { "displayMUX.v" "" { Text "D:/crap/miniProj-3.1/displayMUX.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|displayMUX:dMUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[20\] displayMUX.v(12) " "Inferred latch for \"register\[20\]\" at displayMUX.v(12)" {  } { { "displayMUX.v" "" { Text "D:/crap/miniProj-3.1/displayMUX.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|displayMUX:dMUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[21\] displayMUX.v(12) " "Inferred latch for \"register\[21\]\" at displayMUX.v(12)" {  } { { "displayMUX.v" "" { Text "D:/crap/miniProj-3.1/displayMUX.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|displayMUX:dMUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[22\] displayMUX.v(12) " "Inferred latch for \"register\[22\]\" at displayMUX.v(12)" {  } { { "displayMUX.v" "" { Text "D:/crap/miniProj-3.1/displayMUX.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|displayMUX:dMUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[23\] displayMUX.v(12) " "Inferred latch for \"register\[23\]\" at displayMUX.v(12)" {  } { { "displayMUX.v" "" { Text "D:/crap/miniProj-3.1/displayMUX.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|displayMUX:dMUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[24\] displayMUX.v(12) " "Inferred latch for \"register\[24\]\" at displayMUX.v(12)" {  } { { "displayMUX.v" "" { Text "D:/crap/miniProj-3.1/displayMUX.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|displayMUX:dMUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[25\] displayMUX.v(12) " "Inferred latch for \"register\[25\]\" at displayMUX.v(12)" {  } { { "displayMUX.v" "" { Text "D:/crap/miniProj-3.1/displayMUX.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|displayMUX:dMUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[26\] displayMUX.v(12) " "Inferred latch for \"register\[26\]\" at displayMUX.v(12)" {  } { { "displayMUX.v" "" { Text "D:/crap/miniProj-3.1/displayMUX.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|displayMUX:dMUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[27\] displayMUX.v(12) " "Inferred latch for \"register\[27\]\" at displayMUX.v(12)" {  } { { "displayMUX.v" "" { Text "D:/crap/miniProj-3.1/displayMUX.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|displayMUX:dMUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[28\] displayMUX.v(12) " "Inferred latch for \"register\[28\]\" at displayMUX.v(12)" {  } { { "displayMUX.v" "" { Text "D:/crap/miniProj-3.1/displayMUX.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|displayMUX:dMUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[29\] displayMUX.v(12) " "Inferred latch for \"register\[29\]\" at displayMUX.v(12)" {  } { { "displayMUX.v" "" { Text "D:/crap/miniProj-3.1/displayMUX.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|displayMUX:dMUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[30\] displayMUX.v(12) " "Inferred latch for \"register\[30\]\" at displayMUX.v(12)" {  } { { "displayMUX.v" "" { Text "D:/crap/miniProj-3.1/displayMUX.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|displayMUX:dMUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[31\] displayMUX.v(12) " "Inferred latch for \"register\[31\]\" at displayMUX.v(12)" {  } { { "displayMUX.v" "" { Text "D:/crap/miniProj-3.1/displayMUX.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539549256724 "|TOP|displayMUX:dMUX1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayManager displayManager:dM1 " "Elaborating entity \"displayManager\" for hierarchy \"displayManager:dM1\"" {  } { { "TOP.v" "dM1" { Text "D:/crap/miniProj-3.1/TOP.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539549256724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayOperand displayManager:dM1\|displayOperand:d0 " "Elaborating entity \"displayOperand\" for hierarchy \"displayManager:dM1\|displayOperand:d0\"" {  } { { "displayManager.v" "d0" { Text "D:/crap/miniProj-3.1/displayManager.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539549256734 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "15 " "Inferred 15 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcdEncoder:bE1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcdEncoder:bE1\|Mod0\"" {  } { { "bcdEncoder.v" "Mod0" { Text "D:/crap/miniProj-3.1/bcdEncoder.v" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1539549257135 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcdEncoder:bE1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcdEncoder:bE1\|Div0\"" {  } { { "bcdEncoder.v" "Div0" { Text "D:/crap/miniProj-3.1/bcdEncoder.v" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1539549257135 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcdEncoder:bE1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcdEncoder:bE1\|Mod1\"" {  } { { "bcdEncoder.v" "Mod1" { Text "D:/crap/miniProj-3.1/bcdEncoder.v" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1539549257135 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcdEncoder:bE1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcdEncoder:bE1\|Div1\"" {  } { { "bcdEncoder.v" "Div1" { Text "D:/crap/miniProj-3.1/bcdEncoder.v" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1539549257135 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcdEncoder:bE1\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcdEncoder:bE1\|Mod2\"" {  } { { "bcdEncoder.v" "Mod2" { Text "D:/crap/miniProj-3.1/bcdEncoder.v" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1539549257135 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcdEncoder:bE1\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcdEncoder:bE1\|Div2\"" {  } { { "bcdEncoder.v" "Div2" { Text "D:/crap/miniProj-3.1/bcdEncoder.v" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1539549257135 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcdEncoder:bE1\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcdEncoder:bE1\|Mod3\"" {  } { { "bcdEncoder.v" "Mod3" { Text "D:/crap/miniProj-3.1/bcdEncoder.v" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1539549257135 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcdEncoder:bE1\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcdEncoder:bE1\|Div3\"" {  } { { "bcdEncoder.v" "Div3" { Text "D:/crap/miniProj-3.1/bcdEncoder.v" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1539549257135 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcdEncoder:bE1\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcdEncoder:bE1\|Mod4\"" {  } { { "bcdEncoder.v" "Mod4" { Text "D:/crap/miniProj-3.1/bcdEncoder.v" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1539549257135 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcdEncoder:bE1\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcdEncoder:bE1\|Div4\"" {  } { { "bcdEncoder.v" "Div4" { Text "D:/crap/miniProj-3.1/bcdEncoder.v" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1539549257135 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcdEncoder:bE1\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcdEncoder:bE1\|Mod5\"" {  } { { "bcdEncoder.v" "Mod5" { Text "D:/crap/miniProj-3.1/bcdEncoder.v" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1539549257135 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:ALU1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:ALU1\|Mult0\"" {  } { { "ALU.v" "Mult0" { Text "D:/crap/miniProj-3.1/ALU.v" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1539549257135 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:ALU1\|Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:ALU1\|Add0\"" {  } { { "ALU.v" "Add0" { Text "D:/crap/miniProj-3.1/ALU.v" 13 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1539549257135 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bcdDecoder:bD1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bcdDecoder:bD1\|Mult0\"" {  } { { "bcdDecoder.v" "Mult0" { Text "D:/crap/miniProj-3.1/bcdDecoder.v" 22 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1539549257135 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bcdDecoder:bD2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bcdDecoder:bD2\|Mult0\"" {  } { { "bcdDecoder.v" "Mult0" { Text "D:/crap/miniProj-3.1/bcdDecoder.v" 22 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1539549257135 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1539549257135 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bcdEncoder:bE1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"bcdEncoder:bE1\|lpm_divide:Mod0\"" {  } { { "bcdEncoder.v" "" { Text "D:/crap/miniProj-3.1/bcdEncoder.v" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1539549257175 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcdEncoder:bE1\|lpm_divide:Mod0 " "Instantiated megafunction \"bcdEncoder:bE1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 21 " "Parameter \"LPM_WIDTHN\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539549257175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539549257175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539549257175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539549257175 ""}  } { { "bcdEncoder.v" "" { Text "D:/crap/miniProj-3.1/bcdEncoder.v" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1539549257175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_f6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_f6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_f6m " "Found entity 1: lpm_divide_f6m" {  } { { "db/lpm_divide_f6m.tdf" "" { Text "D:/crap/miniProj-3.1/db/lpm_divide_f6m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549257215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549257215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "D:/crap/miniProj-3.1/db/sign_div_unsign_mlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549257225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549257225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e2f " "Found entity 1: alt_u_div_e2f" {  } { { "db/alt_u_div_e2f.tdf" "" { Text "D:/crap/miniProj-3.1/db/alt_u_div_e2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549257245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549257245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "D:/crap/miniProj-3.1/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549257285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549257285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "D:/crap/miniProj-3.1/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549257325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549257325 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bcdEncoder:bE1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"bcdEncoder:bE1\|lpm_divide:Div0\"" {  } { { "bcdEncoder.v" "" { Text "D:/crap/miniProj-3.1/bcdEncoder.v" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1539549257335 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcdEncoder:bE1\|lpm_divide:Div0 " "Instantiated megafunction \"bcdEncoder:bE1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 21 " "Parameter \"LPM_WIDTHN\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539549257335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539549257335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539549257335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539549257335 ""}  } { { "bcdEncoder.v" "" { Text "D:/crap/miniProj-3.1/bcdEncoder.v" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1539549257335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_cem.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_cem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_cem " "Found entity 1: lpm_divide_cem" {  } { { "db/lpm_divide_cem.tdf" "" { Text "D:/crap/miniProj-3.1/db/lpm_divide_cem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549257375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549257375 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bcdEncoder:bE1\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"bcdEncoder:bE1\|lpm_divide:Div1\"" {  } { { "bcdEncoder.v" "" { Text "D:/crap/miniProj-3.1/bcdEncoder.v" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1539549257385 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcdEncoder:bE1\|lpm_divide:Div1 " "Instantiated megafunction \"bcdEncoder:bE1\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 21 " "Parameter \"LPM_WIDTHN\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539549257385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539549257385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539549257385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539549257385 ""}  } { { "bcdEncoder.v" "" { Text "D:/crap/miniProj-3.1/bcdEncoder.v" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1539549257385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fem.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fem " "Found entity 1: lpm_divide_fem" {  } { { "db/lpm_divide_fem.tdf" "" { Text "D:/crap/miniProj-3.1/db/lpm_divide_fem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549257425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549257425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "D:/crap/miniProj-3.1/db/sign_div_unsign_plh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549257435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549257435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k2f " "Found entity 1: alt_u_div_k2f" {  } { { "db/alt_u_div_k2f.tdf" "" { Text "D:/crap/miniProj-3.1/db/alt_u_div_k2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549257455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549257455 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bcdEncoder:bE1\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"bcdEncoder:bE1\|lpm_divide:Div2\"" {  } { { "bcdEncoder.v" "" { Text "D:/crap/miniProj-3.1/bcdEncoder.v" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1539549257485 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcdEncoder:bE1\|lpm_divide:Div2 " "Instantiated megafunction \"bcdEncoder:bE1\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 21 " "Parameter \"LPM_WIDTHN\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539549257485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539549257485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539549257485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539549257485 ""}  } { { "bcdEncoder.v" "" { Text "D:/crap/miniProj-3.1/bcdEncoder.v" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1539549257485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_pfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_pfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_pfm " "Found entity 1: lpm_divide_pfm" {  } { { "db/lpm_divide_pfm.tdf" "" { Text "D:/crap/miniProj-3.1/db/lpm_divide_pfm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549257525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549257525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_3nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_3nh " "Found entity 1: sign_div_unsign_3nh" {  } { { "db/sign_div_unsign_3nh.tdf" "" { Text "D:/crap/miniProj-3.1/db/sign_div_unsign_3nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549257535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549257535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_85f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_85f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_85f " "Found entity 1: alt_u_div_85f" {  } { { "db/alt_u_div_85f.tdf" "" { Text "D:/crap/miniProj-3.1/db/alt_u_div_85f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549257555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549257555 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bcdEncoder:bE1\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"bcdEncoder:bE1\|lpm_divide:Div3\"" {  } { { "bcdEncoder.v" "" { Text "D:/crap/miniProj-3.1/bcdEncoder.v" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1539549257575 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcdEncoder:bE1\|lpm_divide:Div3 " "Instantiated megafunction \"bcdEncoder:bE1\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 21 " "Parameter \"LPM_WIDTHN\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539549257575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539549257575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539549257575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539549257575 ""}  } { { "bcdEncoder.v" "" { Text "D:/crap/miniProj-3.1/bcdEncoder.v" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1539549257575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tfm " "Found entity 1: lpm_divide_tfm" {  } { { "db/lpm_divide_tfm.tdf" "" { Text "D:/crap/miniProj-3.1/db/lpm_divide_tfm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549257615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549257615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "D:/crap/miniProj-3.1/db/sign_div_unsign_7nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549257625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549257625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g5f " "Found entity 1: alt_u_div_g5f" {  } { { "db/alt_u_div_g5f.tdf" "" { Text "D:/crap/miniProj-3.1/db/alt_u_div_g5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549257655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549257655 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bcdEncoder:bE1\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"bcdEncoder:bE1\|lpm_divide:Div4\"" {  } { { "bcdEncoder.v" "" { Text "D:/crap/miniProj-3.1/bcdEncoder.v" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1539549257675 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcdEncoder:bE1\|lpm_divide:Div4 " "Instantiated megafunction \"bcdEncoder:bE1\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 21 " "Parameter \"LPM_WIDTHN\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539549257675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539549257675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539549257675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539549257675 ""}  } { { "bcdEncoder.v" "" { Text "D:/crap/miniProj-3.1/bcdEncoder.v" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1539549257675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0gm " "Found entity 1: lpm_divide_0gm" {  } { { "db/lpm_divide_0gm.tdf" "" { Text "D:/crap/miniProj-3.1/db/lpm_divide_0gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549257715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549257715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "D:/crap/miniProj-3.1/db/sign_div_unsign_anh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549257725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549257725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_m5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_m5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_m5f " "Found entity 1: alt_u_div_m5f" {  } { { "db/alt_u_div_m5f.tdf" "" { Text "D:/crap/miniProj-3.1/db/alt_u_div_m5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549257755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549257755 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:ALU1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:ALU1\|lpm_mult:Mult0\"" {  } { { "ALU.v" "" { Text "D:/crap/miniProj-3.1/ALU.v" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1539549257805 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:ALU1\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU:ALU1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539549257805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539549257805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539549257805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539549257805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539549257805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539549257805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539549257805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539549257805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539549257805 ""}  } { { "ALU.v" "" { Text "D:/crap/miniProj-3.1/ALU.v" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1539549257805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_71t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_71t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_71t " "Found entity 1: mult_71t" {  } { { "db/mult_71t.tdf" "" { Text "D:/crap/miniProj-3.1/db/mult_71t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549257845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549257845 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:ALU1\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"ALU:ALU1\|lpm_add_sub:Add0\"" {  } { { "ALU.v" "" { Text "D:/crap/miniProj-3.1/ALU.v" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1539549257875 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:ALU1\|lpm_add_sub:Add0 " "Instantiated megafunction \"ALU:ALU1\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539549257875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539549257875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539549257875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539549257875 ""}  } { { "ALU.v" "" { Text "D:/crap/miniProj-3.1/ALU.v" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1539549257875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5ri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_5ri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5ri " "Found entity 1: add_sub_5ri" {  } { { "db/add_sub_5ri.tdf" "" { Text "D:/crap/miniProj-3.1/db/add_sub_5ri.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549257915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549257915 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bcdDecoder:bD1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"bcdDecoder:bD1\|lpm_mult:Mult0\"" {  } { { "bcdDecoder.v" "" { Text "D:/crap/miniProj-3.1/bcdDecoder.v" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1539549257925 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcdDecoder:bD1\|lpm_mult:Mult0 " "Instantiated megafunction \"bcdDecoder:bD1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539549257925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539549257925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539549257925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539549257925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539549257925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539549257925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539549257925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539549257925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539549257925 ""}  } { { "bcdDecoder.v" "" { Text "D:/crap/miniProj-3.1/bcdDecoder.v" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1539549257925 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "bcdDecoder:bD1\|lpm_mult:Mult0\|multcore:mult_core bcdDecoder:bD1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"bcdDecoder:bD1\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"bcdDecoder:bD1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "bcdDecoder.v" "" { Text "D:/crap/miniProj-3.1/bcdDecoder.v" 22 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1539549257955 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "bcdDecoder:bD1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder bcdDecoder:bD1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"bcdDecoder:bD1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"bcdDecoder:bD1\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "bcdDecoder.v" "" { Text "D:/crap/miniProj-3.1/bcdDecoder.v" 22 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1539549257975 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "bcdDecoder:bD1\|lpm_mult:Mult0\|altshift:external_latency_ffs bcdDecoder:bD1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"bcdDecoder:bD1\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"bcdDecoder:bD1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "bcdDecoder.v" "" { Text "D:/crap/miniProj-3.1/bcdDecoder.v" 22 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1539549257985 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1539549258525 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "displayMUX:dMUX1\|register\[31\] displayMUX:dMUX1\|register\[28\] " "Duplicate LATCH primitive \"displayMUX:dMUX1\|register\[31\]\" merged with LATCH primitive \"displayMUX:dMUX1\|register\[28\]\"" {  } { { "displayMUX.v" "" { Text "D:/crap/miniProj-3.1/displayMUX.v" 12 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1 1539549258575 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "displayMUX:dMUX1\|register\[30\] displayMUX:dMUX1\|register\[28\] " "Duplicate LATCH primitive \"displayMUX:dMUX1\|register\[30\]\" merged with LATCH primitive \"displayMUX:dMUX1\|register\[28\]\"" {  } { { "displayMUX.v" "" { Text "D:/crap/miniProj-3.1/displayMUX.v" 12 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1 1539549258575 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "displayMUX:dMUX1\|register\[29\] displayMUX:dMUX1\|register\[28\] " "Duplicate LATCH primitive \"displayMUX:dMUX1\|register\[29\]\" merged with LATCH primitive \"displayMUX:dMUX1\|register\[28\]\"" {  } { { "displayMUX.v" "" { Text "D:/crap/miniProj-3.1/displayMUX.v" 12 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1 1539549258575 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "inputManager:iM1\|decoder:matrixDecoder\|operatorKey\[3\] inputManager:iM1\|decoder:matrixDecoder\|operatorKey\[4\] " "Duplicate LATCH primitive \"inputManager:iM1\|decoder:matrixDecoder\|operatorKey\[3\]\" merged with LATCH primitive \"inputManager:iM1\|decoder:matrixDecoder\|operatorKey\[4\]\"" {  } { { "decoder.v" "" { Text "D:/crap/miniProj-3.1/decoder.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1 1539549258575 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "inputManager:iM1\|decoder:matrixDecoder\|operatorKey\[2\] inputManager:iM1\|decoder:matrixDecoder\|operatorKey\[4\] " "Duplicate LATCH primitive \"inputManager:iM1\|decoder:matrixDecoder\|operatorKey\[2\]\" merged with LATCH primitive \"inputManager:iM1\|decoder:matrixDecoder\|operatorKey\[4\]\"" {  } { { "decoder.v" "" { Text "D:/crap/miniProj-3.1/decoder.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1 1539549258575 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1 1539549258575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registerTransfer:rT1\|storeB\[0\] " "Latch registerTransfer:rT1\|storeB\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recall:r1\|ld_m " "Ports D and ENA on the latch are fed by the same signal recall:r1\|ld_m" {  } { { "recall.v" "" { Text "D:/crap/miniProj-3.1/recall.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539549258585 ""}  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539549258585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registerTransfer:rT1\|storeB\[1\] " "Latch registerTransfer:rT1\|storeB\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recall:r1\|ld_m " "Ports D and ENA on the latch are fed by the same signal recall:r1\|ld_m" {  } { { "recall.v" "" { Text "D:/crap/miniProj-3.1/recall.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539549258585 ""}  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539549258585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registerTransfer:rT1\|storeB\[2\] " "Latch registerTransfer:rT1\|storeB\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recall:r1\|ld_m " "Ports D and ENA on the latch are fed by the same signal recall:r1\|ld_m" {  } { { "recall.v" "" { Text "D:/crap/miniProj-3.1/recall.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539549258585 ""}  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539549258585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registerTransfer:rT1\|storeB\[3\] " "Latch registerTransfer:rT1\|storeB\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recall:r1\|ld_m " "Ports D and ENA on the latch are fed by the same signal recall:r1\|ld_m" {  } { { "recall.v" "" { Text "D:/crap/miniProj-3.1/recall.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539549258585 ""}  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539549258585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registerTransfer:rT1\|storeB\[4\] " "Latch registerTransfer:rT1\|storeB\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recall:r1\|ld_m " "Ports D and ENA on the latch are fed by the same signal recall:r1\|ld_m" {  } { { "recall.v" "" { Text "D:/crap/miniProj-3.1/recall.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539549258585 ""}  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539549258585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registerTransfer:rT1\|storeB\[5\] " "Latch registerTransfer:rT1\|storeB\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recall:r1\|ld_m " "Ports D and ENA on the latch are fed by the same signal recall:r1\|ld_m" {  } { { "recall.v" "" { Text "D:/crap/miniProj-3.1/recall.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539549258585 ""}  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539549258585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registerTransfer:rT1\|storeB\[6\] " "Latch registerTransfer:rT1\|storeB\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recall:r1\|ld_m " "Ports D and ENA on the latch are fed by the same signal recall:r1\|ld_m" {  } { { "recall.v" "" { Text "D:/crap/miniProj-3.1/recall.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539549258585 ""}  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539549258585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registerTransfer:rT1\|storeB\[7\] " "Latch registerTransfer:rT1\|storeB\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recall:r1\|ld_m " "Ports D and ENA on the latch are fed by the same signal recall:r1\|ld_m" {  } { { "recall.v" "" { Text "D:/crap/miniProj-3.1/recall.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539549258585 ""}  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539549258585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registerTransfer:rT1\|storeB\[8\] " "Latch registerTransfer:rT1\|storeB\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recall:r1\|ld_m " "Ports D and ENA on the latch are fed by the same signal recall:r1\|ld_m" {  } { { "recall.v" "" { Text "D:/crap/miniProj-3.1/recall.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539549258585 ""}  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539549258585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registerTransfer:rT1\|storeB\[9\] " "Latch registerTransfer:rT1\|storeB\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recall:r1\|ld_m " "Ports D and ENA on the latch are fed by the same signal recall:r1\|ld_m" {  } { { "recall.v" "" { Text "D:/crap/miniProj-3.1/recall.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539549258585 ""}  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539549258585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registerTransfer:rT1\|storeB\[10\] " "Latch registerTransfer:rT1\|storeB\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recall:r1\|ld_m " "Ports D and ENA on the latch are fed by the same signal recall:r1\|ld_m" {  } { { "recall.v" "" { Text "D:/crap/miniProj-3.1/recall.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539549258585 ""}  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539549258585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registerTransfer:rT1\|storeB\[11\] " "Latch registerTransfer:rT1\|storeB\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recall:r1\|ld_m " "Ports D and ENA on the latch are fed by the same signal recall:r1\|ld_m" {  } { { "recall.v" "" { Text "D:/crap/miniProj-3.1/recall.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539549258585 ""}  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539549258585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registerTransfer:rT1\|storeB\[12\] " "Latch registerTransfer:rT1\|storeB\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recall:r1\|ld_m " "Ports D and ENA on the latch are fed by the same signal recall:r1\|ld_m" {  } { { "recall.v" "" { Text "D:/crap/miniProj-3.1/recall.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539549258585 ""}  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.1/registerTransfer.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539549258585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inputManager:iM1\|decoder:matrixDecoder\|resetKey\[4\] " "Latch inputManager:iM1\|decoder:matrixDecoder\|resetKey\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROW\[0\] " "Ports D and ENA on the latch are fed by the same signal ROW\[0\]" {  } { { "TOP.v" "" { Text "D:/crap/miniProj-3.1/TOP.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539549258585 ""}  } { { "decoder.v" "" { Text "D:/crap/miniProj-3.1/decoder.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539549258585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inputManager:iM1\|decoder:matrixDecoder\|equalKey\[4\] " "Latch inputManager:iM1\|decoder:matrixDecoder\|equalKey\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROW\[0\] " "Ports D and ENA on the latch are fed by the same signal ROW\[0\]" {  } { { "TOP.v" "" { Text "D:/crap/miniProj-3.1/TOP.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539549258585 ""}  } { { "decoder.v" "" { Text "D:/crap/miniProj-3.1/decoder.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539549258585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inputManager:iM1\|decoder:matrixDecoder\|numberKey\[4\] " "Latch inputManager:iM1\|decoder:matrixDecoder\|numberKey\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inputManager:iM1\|matrixRingCounter:keypadMatrixRingCounter\|COL\[3\] " "Ports D and ENA on the latch are fed by the same signal inputManager:iM1\|matrixRingCounter:keypadMatrixRingCounter\|COL\[3\]" {  } { { "matrixRingCounter.v" "" { Text "D:/crap/miniProj-3.1/matrixRingCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539549258585 ""}  } { { "decoder.v" "" { Text "D:/crap/miniProj-3.1/decoder.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539549258585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inputManager:iM1\|decoder:matrixDecoder\|operatorKey\[4\] " "Latch inputManager:iM1\|decoder:matrixDecoder\|operatorKey\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inputManager:iM1\|matrixRingCounter:keypadMatrixRingCounter\|COL\[0\] " "Ports D and ENA on the latch are fed by the same signal inputManager:iM1\|matrixRingCounter:keypadMatrixRingCounter\|COL\[0\]" {  } { { "matrixRingCounter.v" "" { Text "D:/crap/miniProj-3.1/matrixRingCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539549258585 ""}  } { { "decoder.v" "" { Text "D:/crap/miniProj-3.1/decoder.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539549258585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inputManager:iM1\|decoder:matrixDecoder\|numberKey\[0\] " "Latch inputManager:iM1\|decoder:matrixDecoder\|numberKey\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROW\[3\] " "Ports D and ENA on the latch are fed by the same signal ROW\[3\]" {  } { { "TOP.v" "" { Text "D:/crap/miniProj-3.1/TOP.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539549258585 ""}  } { { "decoder.v" "" { Text "D:/crap/miniProj-3.1/decoder.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539549258585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inputManager:iM1\|decoder:matrixDecoder\|clearKey\[4\] " "Latch inputManager:iM1\|decoder:matrixDecoder\|clearKey\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROW\[0\] " "Ports D and ENA on the latch are fed by the same signal ROW\[0\]" {  } { { "TOP.v" "" { Text "D:/crap/miniProj-3.1/TOP.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539549258585 ""}  } { { "decoder.v" "" { Text "D:/crap/miniProj-3.1/decoder.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539549258585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inputManager:iM1\|decoder:matrixDecoder\|operatorKey\[0\] " "Latch inputManager:iM1\|decoder:matrixDecoder\|operatorKey\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inputManager:iM1\|matrixRingCounter:keypadMatrixRingCounter\|COL\[0\] " "Ports D and ENA on the latch are fed by the same signal inputManager:iM1\|matrixRingCounter:keypadMatrixRingCounter\|COL\[0\]" {  } { { "matrixRingCounter.v" "" { Text "D:/crap/miniProj-3.1/matrixRingCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539549258585 ""}  } { { "decoder.v" "" { Text "D:/crap/miniProj-3.1/decoder.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539549258585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inputManager:iM1\|decoder:matrixDecoder\|operatorKey\[1\] " "Latch inputManager:iM1\|decoder:matrixDecoder\|operatorKey\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inputManager:iM1\|matrixRingCounter:keypadMatrixRingCounter\|COL\[0\] " "Ports D and ENA on the latch are fed by the same signal inputManager:iM1\|matrixRingCounter:keypadMatrixRingCounter\|COL\[0\]" {  } { { "matrixRingCounter.v" "" { Text "D:/crap/miniProj-3.1/matrixRingCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539549258585 ""}  } { { "decoder.v" "" { Text "D:/crap/miniProj-3.1/decoder.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539549258585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inputManager:iM1\|decoder:matrixDecoder\|numberKey\[1\] " "Latch inputManager:iM1\|decoder:matrixDecoder\|numberKey\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROW\[3\] " "Ports D and ENA on the latch are fed by the same signal ROW\[3\]" {  } { { "TOP.v" "" { Text "D:/crap/miniProj-3.1/TOP.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539549258585 ""}  } { { "decoder.v" "" { Text "D:/crap/miniProj-3.1/decoder.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539549258585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inputManager:iM1\|decoder:matrixDecoder\|numberKey\[2\] " "Latch inputManager:iM1\|decoder:matrixDecoder\|numberKey\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROW\[0\] " "Ports D and ENA on the latch are fed by the same signal ROW\[0\]" {  } { { "TOP.v" "" { Text "D:/crap/miniProj-3.1/TOP.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539549258585 ""}  } { { "decoder.v" "" { Text "D:/crap/miniProj-3.1/decoder.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539549258585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inputManager:iM1\|decoder:matrixDecoder\|numberKey\[3\] " "Latch inputManager:iM1\|decoder:matrixDecoder\|numberKey\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROW\[0\] " "Ports D and ENA on the latch are fed by the same signal ROW\[0\]" {  } { { "TOP.v" "" { Text "D:/crap/miniProj-3.1/TOP.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539549258585 ""}  } { { "decoder.v" "" { Text "D:/crap/miniProj-3.1/decoder.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539549258585 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "TOP.v" "" { Text "D:/crap/miniProj-3.1/TOP.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1539549259206 "|TOP|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "TOP.v" "" { Text "D:/crap/miniProj-3.1/TOP.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1539549259206 "|TOP|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "TOP.v" "" { Text "D:/crap/miniProj-3.1/TOP.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1539549259206 "|TOP|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "TOP.v" "" { Text "D:/crap/miniProj-3.1/TOP.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1539549259206 "|TOP|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "TOP.v" "" { Text "D:/crap/miniProj-3.1/TOP.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1539549259206 "|TOP|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "TOP.v" "" { Text "D:/crap/miniProj-3.1/TOP.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1539549259206 "|TOP|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "TOP.v" "" { Text "D:/crap/miniProj-3.1/TOP.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1539549259206 "|TOP|HEX6[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1539549259206 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1539549259716 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "bcdEncoder:bE1\|lpm_divide:Mod2\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_20_result_int\[0\]~0 " "Logic cell \"bcdEncoder:bE1\|lpm_divide:Mod2\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_20_result_int\[0\]~0\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_20_result_int\[0\]~0" { Text "D:/crap/miniProj-3.1/db/alt_u_div_e2f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1539549259726 ""} { "Info" "ISCL_SCL_CELL_NAME" "bcdEncoder:bE1\|lpm_divide:Mod2\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"bcdEncoder:bE1\|lpm_divide:Mod2\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/crap/miniProj-3.1/db/alt_u_div_e2f.tdf" 126 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1539549259726 ""} { "Info" "ISCL_SCL_CELL_NAME" "bcdEncoder:bE1\|lpm_divide:Mod2\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"bcdEncoder:bE1\|lpm_divide:Mod2\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/crap/miniProj-3.1/db/alt_u_div_e2f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1539549259726 ""} { "Info" "ISCL_SCL_CELL_NAME" "bcdEncoder:bE1\|lpm_divide:Mod2\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"bcdEncoder:bE1\|lpm_divide:Mod2\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_11_result_int\[0\]~10" { Text "D:/crap/miniProj-3.1/db/alt_u_div_e2f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1539549259726 ""} { "Info" "ISCL_SCL_CELL_NAME" "bcdEncoder:bE1\|lpm_divide:Mod2\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"bcdEncoder:bE1\|lpm_divide:Mod2\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/crap/miniProj-3.1/db/alt_u_div_e2f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1539549259726 ""} { "Info" "ISCL_SCL_CELL_NAME" "bcdEncoder:bE1\|lpm_divide:Mod2\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"bcdEncoder:bE1\|lpm_divide:Mod2\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/crap/miniProj-3.1/db/alt_u_div_e2f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1539549259726 ""} { "Info" "ISCL_SCL_CELL_NAME" "bcdEncoder:bE1\|lpm_divide:Mod2\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"bcdEncoder:bE1\|lpm_divide:Mod2\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/crap/miniProj-3.1/db/alt_u_div_e2f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1539549259726 ""} { "Info" "ISCL_SCL_CELL_NAME" "bcdEncoder:bE1\|lpm_divide:Mod2\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"bcdEncoder:bE1\|lpm_divide:Mod2\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/crap/miniProj-3.1/db/alt_u_div_e2f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1539549259726 ""} { "Info" "ISCL_SCL_CELL_NAME" "bcdEncoder:bE1\|lpm_divide:Mod2\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"bcdEncoder:bE1\|lpm_divide:Mod2\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/crap/miniProj-3.1/db/alt_u_div_e2f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1539549259726 ""} { "Info" "ISCL_SCL_CELL_NAME" "bcdEncoder:bE1\|lpm_divide:Mod2\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"bcdEncoder:bE1\|lpm_divide:Mod2\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/crap/miniProj-3.1/db/alt_u_div_e2f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1539549259726 ""} { "Info" "ISCL_SCL_CELL_NAME" "bcdEncoder:bE1\|lpm_divide:Mod2\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"bcdEncoder:bE1\|lpm_divide:Mod2\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/crap/miniProj-3.1/db/alt_u_div_e2f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1539549259726 ""} { "Info" "ISCL_SCL_CELL_NAME" "bcdEncoder:bE1\|lpm_divide:Mod2\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"bcdEncoder:bE1\|lpm_divide:Mod2\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/crap/miniProj-3.1/db/alt_u_div_e2f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1539549259726 ""} { "Info" "ISCL_SCL_CELL_NAME" "bcdEncoder:bE1\|lpm_divide:Mod3\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_20_result_int\[0\]~0 " "Logic cell \"bcdEncoder:bE1\|lpm_divide:Mod3\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_20_result_int\[0\]~0\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_20_result_int\[0\]~0" { Text "D:/crap/miniProj-3.1/db/alt_u_div_e2f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1539549259726 ""} { "Info" "ISCL_SCL_CELL_NAME" "bcdEncoder:bE1\|lpm_divide:Mod3\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"bcdEncoder:bE1\|lpm_divide:Mod3\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/crap/miniProj-3.1/db/alt_u_div_e2f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1539549259726 ""} { "Info" "ISCL_SCL_CELL_NAME" "bcdEncoder:bE1\|lpm_divide:Mod3\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"bcdEncoder:bE1\|lpm_divide:Mod3\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/crap/miniProj-3.1/db/alt_u_div_e2f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1539549259726 ""} { "Info" "ISCL_SCL_CELL_NAME" "bcdEncoder:bE1\|lpm_divide:Mod3\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"bcdEncoder:bE1\|lpm_divide:Mod3\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/crap/miniProj-3.1/db/alt_u_div_e2f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1539549259726 ""} { "Info" "ISCL_SCL_CELL_NAME" "bcdEncoder:bE1\|lpm_divide:Mod3\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"bcdEncoder:bE1\|lpm_divide:Mod3\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/crap/miniProj-3.1/db/alt_u_div_e2f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1539549259726 ""} { "Info" "ISCL_SCL_CELL_NAME" "bcdEncoder:bE1\|lpm_divide:Mod3\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"bcdEncoder:bE1\|lpm_divide:Mod3\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/crap/miniProj-3.1/db/alt_u_div_e2f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1539549259726 ""} { "Info" "ISCL_SCL_CELL_NAME" "bcdEncoder:bE1\|lpm_divide:Mod3\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"bcdEncoder:bE1\|lpm_divide:Mod3\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/crap/miniProj-3.1/db/alt_u_div_e2f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1539549259726 ""} { "Info" "ISCL_SCL_CELL_NAME" "bcdEncoder:bE1\|lpm_divide:Mod3\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"bcdEncoder:bE1\|lpm_divide:Mod3\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/crap/miniProj-3.1/db/alt_u_div_e2f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1539549259726 ""} { "Info" "ISCL_SCL_CELL_NAME" "bcdEncoder:bE1\|lpm_divide:Mod3\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"bcdEncoder:bE1\|lpm_divide:Mod3\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/crap/miniProj-3.1/db/alt_u_div_e2f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1539549259726 ""} { "Info" "ISCL_SCL_CELL_NAME" "bcdEncoder:bE1\|lpm_divide:Mod4\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_20_result_int\[0\]~0 " "Logic cell \"bcdEncoder:bE1\|lpm_divide:Mod4\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_20_result_int\[0\]~0\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_20_result_int\[0\]~0" { Text "D:/crap/miniProj-3.1/db/alt_u_div_e2f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1539549259726 ""} { "Info" "ISCL_SCL_CELL_NAME" "bcdEncoder:bE1\|lpm_divide:Mod4\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"bcdEncoder:bE1\|lpm_divide:Mod4\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/crap/miniProj-3.1/db/alt_u_div_e2f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1539549259726 ""} { "Info" "ISCL_SCL_CELL_NAME" "bcdEncoder:bE1\|lpm_divide:Mod4\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"bcdEncoder:bE1\|lpm_divide:Mod4\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/crap/miniProj-3.1/db/alt_u_div_e2f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1539549259726 ""} { "Info" "ISCL_SCL_CELL_NAME" "bcdEncoder:bE1\|lpm_divide:Mod4\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"bcdEncoder:bE1\|lpm_divide:Mod4\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/crap/miniProj-3.1/db/alt_u_div_e2f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1539549259726 ""} { "Info" "ISCL_SCL_CELL_NAME" "bcdEncoder:bE1\|lpm_divide:Mod4\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"bcdEncoder:bE1\|lpm_divide:Mod4\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/crap/miniProj-3.1/db/alt_u_div_e2f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1539549259726 ""} { "Info" "ISCL_SCL_CELL_NAME" "bcdEncoder:bE1\|lpm_divide:Mod5\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_20_result_int\[0\]~0 " "Logic cell \"bcdEncoder:bE1\|lpm_divide:Mod5\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_20_result_int\[0\]~0\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_20_result_int\[0\]~0" { Text "D:/crap/miniProj-3.1/db/alt_u_div_e2f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1539549259726 ""} { "Info" "ISCL_SCL_CELL_NAME" "bcdEncoder:bE1\|lpm_divide:Mod5\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"bcdEncoder:bE1\|lpm_divide:Mod5\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/crap/miniProj-3.1/db/alt_u_div_e2f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1539549259726 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "" 0 -1 1539549259726 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/crap/miniProj-3.1/Mecheng371P2.map.smsg " "Generated suppressed messages file D:/crap/miniProj-3.1/Mecheng371P2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1539549259786 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1539549260006 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1539549260006 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "TOP.v" "" { Text "D:/crap/miniProj-3.1/TOP.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1539549260146 "|TOP|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "TOP.v" "" { Text "D:/crap/miniProj-3.1/TOP.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1539549260146 "|TOP|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "TOP.v" "" { Text "D:/crap/miniProj-3.1/TOP.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1539549260146 "|TOP|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "TOP.v" "" { Text "D:/crap/miniProj-3.1/TOP.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1539549260146 "|TOP|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "TOP.v" "" { Text "D:/crap/miniProj-3.1/TOP.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1539549260146 "|TOP|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "TOP.v" "" { Text "D:/crap/miniProj-3.1/TOP.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1539549260146 "|TOP|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "TOP.v" "" { Text "D:/crap/miniProj-3.1/TOP.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1539549260146 "|TOP|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "TOP.v" "" { Text "D:/crap/miniProj-3.1/TOP.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1539549260146 "|TOP|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "TOP.v" "" { Text "D:/crap/miniProj-3.1/TOP.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1539549260146 "|TOP|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "TOP.v" "" { Text "D:/crap/miniProj-3.1/TOP.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1539549260146 "|TOP|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "TOP.v" "" { Text "D:/crap/miniProj-3.1/TOP.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1539549260146 "|TOP|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "TOP.v" "" { Text "D:/crap/miniProj-3.1/TOP.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1539549260146 "|TOP|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "TOP.v" "" { Text "D:/crap/miniProj-3.1/TOP.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1539549260146 "|TOP|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "TOP.v" "" { Text "D:/crap/miniProj-3.1/TOP.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1539549260146 "|TOP|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "TOP.v" "" { Text "D:/crap/miniProj-3.1/TOP.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1539549260146 "|TOP|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "TOP.v" "" { Text "D:/crap/miniProj-3.1/TOP.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1539549260146 "|TOP|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "TOP.v" "" { Text "D:/crap/miniProj-3.1/TOP.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1539549260146 "|TOP|SW[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1539549260146 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2811 " "Implemented 2811 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1539549260146 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1539549260146 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2717 " "Implemented 2717 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1539549260146 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1 1539549260146 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1539549260146 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 126 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 126 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "560 " "Peak virtual memory: 560 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1539549260176 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 15 09:34:20 2018 " "Processing ended: Mon Oct 15 09:34:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1539549260176 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1539549260176 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1539549260176 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1539549260176 ""}
