{"version":0,"data":{"cdfgNodes":[{"id":"13","name":"conv1_channel","fileName":"","fileDirectory":"","lineNumber":"0","rtlName":"conv1_channel_U","constName":"empty_s","bitwidth":"32"},{"id":"14","name":"conv0_channel","fileName":"","fileDirectory":"","lineNumber":"0","rtlName":"conv0_channel_U","constName":"empty_s","bitwidth":"32"},{"id":"26","name":"empty","fileName":"/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp","fileDirectory":"../.","lineNumber":"222","rtlName":"empty_U","constName":"empty_s","bitwidth":"32"},{"id":"27","name":"empty_92","fileName":"/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp","fileDirectory":"../.","lineNumber":"222","rtlName":"empty_92_U","constName":"empty_s","bitwidth":"32"},{"id":"28","name":"_ln222","fileName":"/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp","fileDirectory":"../.","lineNumber":"222","rtlName":"receive4AIE_1_U0","constName":"receive4AIE_1","bitwidth":"0"},{"id":"29","name":"_ln223","fileName":"/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp","fileDirectory":"../.","lineNumber":"223","rtlName":"receive4AIE_U0","constName":"receive4AIE","bitwidth":"0"},{"id":"30","name":"_ln224","fileName":"/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp","fileDirectory":"../.","lineNumber":"224","rtlName":"Block_newFuncRoot_proc_proc_U0","constName":"Block_newFuncRoot_proc_proc","bitwidth":"0"},{"id":"31","name":"_ln224","fileName":"/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp","fileDirectory":"../.","lineNumber":"224","rtlName":"Block_newFuncRoot_proc_proc11_U0","constName":"Block_newFuncRoot_proc_proc11","bitwidth":"0"},{"id":"32","name":"_ln225","fileName":"/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp","fileDirectory":"../.","lineNumber":"225","rtlName":"Block_newFuncRoot_proc_proc12_U0","constName":"Block_newFuncRoot_proc_proc12","bitwidth":"0"},{"id":"33","name":"_ln225","fileName":"/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp","fileDirectory":"../.","lineNumber":"225","rtlName":"Block_newFuncRoot_proc_proc13_U0","constName":"Block_newFuncRoot_proc_proc13","bitwidth":"0"},{"id":"34","name":"_ln0","fileName":"","fileDirectory":"","lineNumber":"0","rtlName":"","constName":"","bitwidth":"0"}],"pipeProcesses":[{"name":"receive4AIE_1_U0","ssdmobjId":"28","pipePorts":[{"name":"receive_fifo_0","dir":"1","needHs":"0","topPortObjectId":"","topPortObjectIdReference":"_70","chanObjectId":"","chanObjectIdReference":""},{"name":"sweep_rx0_0_V_data_V","dir":"0","needHs":"0","topPortObjectId":"","topPortObjectIdReference":"_71","chanObjectId":"","chanObjectIdReference":""},{"name":"sweep_rx0_0_V_keep_V","dir":"0","needHs":"0","topPortObjectId":"","topPortObjectIdReference":"_72","chanObjectId":"","chanObjectIdReference":""},{"name":"sweep_rx0_0_V_strb_V","dir":"0","needHs":"0","topPortObjectId":"","topPortObjectIdReference":"_73","chanObjectId":"","chanObjectIdReference":""},{"name":"sweep_rx0_0_V_last_V","dir":"0","needHs":"0","topPortObjectId":"","topPortObjectIdReference":"_74","chanObjectId":"","chanObjectIdReference":""}]},{"name":"receive4AIE_U0","ssdmobjId":"29","pipePorts":[{"name":"receive_fifo_1","dir":"1","needHs":"0","topPortObjectId":"","topPortObjectIdReference":"_75","chanObjectId":"","chanObjectIdReference":""},{"name":"sweep_rx0_1_V_data_V","dir":"0","needHs":"0","topPortObjectId":"","topPortObjectIdReference":"_76","chanObjectId":"","chanObjectIdReference":""},{"name":"sweep_rx0_1_V_keep_V","dir":"0","needHs":"0","topPortObjectId":"","topPortObjectIdReference":"_77","chanObjectId":"","chanObjectIdReference":""},{"name":"sweep_rx0_1_V_strb_V","dir":"0","needHs":"0","topPortObjectId":"","topPortObjectIdReference":"_78","chanObjectId":"","chanObjectIdReference":""},{"name":"sweep_rx0_1_V_last_V","dir":"0","needHs":"0","topPortObjectId":"","topPortObjectIdReference":"_79","chanObjectId":"","chanObjectIdReference":""}]},{"name":"Block_newFuncRoot_proc_proc_U0","ssdmobjId":"30","pipePorts":[]},{"name":"Block_newFuncRoot_proc_proc11_U0","ssdmobjId":"31","pipePorts":[{"name":"convSet_0","dir":"1","needHs":"0","topPortObjectId":"","topPortObjectIdReference":"_80","chanObjectId":"","chanObjectIdReference":""}]},{"name":"Block_newFuncRoot_proc_proc12_U0","ssdmobjId":"32","pipePorts":[]},{"name":"Block_newFuncRoot_proc_proc13_U0","ssdmobjId":"33","pipePorts":[{"name":"convSet_1","dir":"1","needHs":"0","topPortObjectId":"","topPortObjectIdReference":"_81","chanObjectId":"","chanObjectIdReference":""}]}],"pipeChannels":[{"name":"conv0_channel","ssdmobjId":"14","ctype":"0","depth":"2","bitwidth":"32","suggestedType":"1","suggestedDepth":"2","sources":["28"],"sinks":["30"],"bram":"0","uram":"0","storage":"32 2 1"},{"name":"conv1_channel","ssdmobjId":"13","ctype":"0","depth":"2","bitwidth":"32","suggestedType":"1","suggestedDepth":"2","sources":["29"],"sinks":["32"],"bram":"0","uram":"0","storage":"32 2 1"},{"name":"empty_92","ssdmobjId":"27","ctype":"0","depth":"2","bitwidth":"32","suggestedType":"1","suggestedDepth":"2","sources":["30"],"sinks":["31"],"bram":"0","uram":"0","storage":"32 2 1"},{"name":"empty","ssdmobjId":"26","ctype":"0","depth":"2","bitwidth":"32","suggestedType":"1","suggestedDepth":"2","sources":["32"],"sinks":["33"],"bram":"0","uram":"0","storage":"32 2 1"}]}}
