

================================================================
== Vitis HLS Report for 'hwmm_layer3'
================================================================
* Date:           Mon Nov 18 06:18:36 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        nn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.466 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      309|      309|  3.090 us|  3.090 us|  309|  309|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- col     |      308|      308|        77|          -|          -|     4|        no|
        | + prod   |       17|       17|         3|          1|          1|    16|       yes|
        | + prod   |       17|       17|         3|          1|          1|    16|       yes|
        | + prod   |       17|       17|         3|          1|          1|    16|       yes|
        | + prod   |       17|       17|         3|          1|          1|    16|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    502|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    8|       0|    160|    -|
|Memory           |        1|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    373|    -|
|Register         |        -|    -|     395|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|    8|     395|   1035|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    2|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_11s_32s_40_1_1_U30  |mul_11s_32s_40_1_1  |        0|   1|  0|  20|    0|
    |mul_11s_32s_40_1_1_U31  |mul_11s_32s_40_1_1  |        0|   1|  0|  20|    0|
    |mul_11s_32s_40_1_1_U32  |mul_11s_32s_40_1_1  |        0|   1|  0|  20|    0|
    |mul_11s_32s_40_1_1_U33  |mul_11s_32s_40_1_1  |        0|   1|  0|  20|    0|
    |mul_11s_32s_40_1_1_U34  |mul_11s_32s_40_1_1  |        0|   1|  0|  20|    0|
    |mul_11s_32s_40_1_1_U35  |mul_11s_32s_40_1_1  |        0|   1|  0|  20|    0|
    |mul_11s_32s_40_1_1_U36  |mul_11s_32s_40_1_1  |        0|   1|  0|  20|    0|
    |mul_11s_32s_40_1_1_U37  |mul_11s_32s_40_1_1  |        0|   1|  0|  20|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   8|  0| 160|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |           Memory           |                Module                | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |weights_layer3_weights_V_U  |hwmm_layer3_weights_layer3_weights_V  |        1|  0|   0|    0|   512|   11|     1|         5632|
    +----------------------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                       |                                      |        1|  0|   0|    0|   512|   11|     1|         5632|
    +----------------------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln1118_fu_463_p2     |         +|   0|  0|  16|           9|           9|
    |add_ln59_fu_955_p2       |         +|   0|  0|  12|           5|           3|
    |add_ln63_1_fu_551_p2     |         +|   0|  0|  13|           6|           2|
    |add_ln63_2_fu_692_p2     |         +|   0|  0|  13|           6|           2|
    |add_ln63_3_fu_832_p2     |         +|   0|  0|  13|           6|           2|
    |add_ln63_fu_393_p2       |         +|   0|  0|  13|           6|           2|
    |ret_V_11_fu_518_p2       |         +|   0|  0|  47|          40|          40|
    |ret_V_12_fu_622_p2       |         +|   0|  0|  47|          40|          40|
    |ret_V_13_fu_659_p2       |         +|   0|  0|  47|          40|          40|
    |ret_V_14_fu_762_p2       |         +|   0|  0|  47|          40|          40|
    |ret_V_15_fu_799_p2       |         +|   0|  0|  47|          40|          40|
    |ret_V_16_fu_902_p2       |         +|   0|  0|  47|          40|          40|
    |ret_V_17_fu_939_p2       |         +|   0|  0|  47|          40|          40|
    |ret_V_fu_481_p2          |         +|   0|  0|  47|          40|          40|
    |or_ln59_1_fu_675_p2      |        or|   0|  0|   4|           4|           2|
    |or_ln59_2_fu_815_p2      |        or|   0|  0|   4|           4|           2|
    |or_ln59_fu_534_p2        |        or|   0|  0|   4|           4|           1|
    |or_ln63_1_fu_592_p2      |        or|   0|  0|   5|           5|           1|
    |or_ln63_2_fu_719_p2      |        or|   0|  0|   5|           5|           1|
    |or_ln63_3_fu_859_p2      |        or|   0|  0|   5|           5|           1|
    |or_ln63_fu_445_p2        |        or|   0|  0|   5|           5|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp3            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1  |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1  |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 502|         400|         360|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  59|         11|    1|         11|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2            |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2            |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2            |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2            |  14|          3|    1|          3|
    |input_0_address0                   |  26|          5|    5|         25|
    |input_0_address1                   |  26|          5|    5|         25|
    |j_reg_257                          |   9|          2|    5|         10|
    |k_4_reg_293                        |   9|          2|    6|         12|
    |k_5_reg_317                        |   9|          2|    6|         12|
    |k_6_reg_341                        |   9|          2|    6|         12|
    |k_reg_269                          |   9|          2|    6|         12|
    |output_0_address0                  |  26|          5|    4|         20|
    |output_0_d0                        |  26|          5|   32|        160|
    |sum_V_19_reg_280                   |   9|          2|   32|         64|
    |sum_V_20_reg_304                   |   9|          2|   32|         64|
    |sum_V_21_reg_328                   |   9|          2|   32|         64|
    |sum_V_22_reg_352                   |   9|          2|   32|         64|
    |weights_layer3_weights_V_address0  |  26|          5|    9|         45|
    |weights_layer3_weights_V_address1  |  26|          5|    9|         45|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 373|         76|  230|        662|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2        |   1|   0|    1|          0|
    |empty_35_reg_996               |   5|   0|    5|          0|
    |empty_37_reg_1051              |   5|   0|    5|          0|
    |j_reg_257                      |   5|   0|    5|          0|
    |k_4_reg_293                    |   6|   0|    6|          0|
    |k_5_reg_317                    |   6|   0|    6|          0|
    |k_6_reg_341                    |   6|   0|    6|          0|
    |k_reg_269                      |   6|   0|    6|          0|
    |mul_ln1192_11_reg_1117         |  40|   0|   40|          0|
    |mul_ln1192_13_reg_1173         |  40|   0|   40|          0|
    |mul_ln1192_9_reg_1061          |  40|   0|   40|          0|
    |mul_ln1192_reg_1006            |  40|   0|   40|          0|
    |or_ln59_1_reg_1081             |   3|   0|    4|          1|
    |or_ln59_2_reg_1137             |   2|   0|    4|          2|
    |or_ln59_reg_1026               |   3|   0|    4|          1|
    |or_ln63_2_reg_1111             |   4|   0|    5|          1|
    |or_ln63_3_reg_1167             |   4|   0|    5|          1|
    |sum_V_19_reg_280               |  32|   0|   32|          0|
    |sum_V_20_reg_304               |  32|   0|   32|          0|
    |sum_V_21_reg_328               |  32|   0|   32|          0|
    |sum_V_22_reg_352               |  32|   0|   32|          0|
    |tmp_15_reg_982                 |   1|   0|    1|          0|
    |tmp_15_reg_982_pp0_iter1_reg   |   1|   0|    1|          0|
    |tmp_16_reg_1037                |   1|   0|    1|          0|
    |tmp_16_reg_1037_pp1_iter1_reg  |   1|   0|    1|          0|
    |tmp_17_reg_1092                |   1|   0|    1|          0|
    |tmp_17_reg_1092_pp2_iter1_reg  |   1|   0|    1|          0|
    |tmp_18_reg_1148                |   1|   0|    1|          0|
    |tmp_18_reg_1148_pp3_iter1_reg  |   1|   0|    1|          0|
    |trunc_ln59_reg_975             |   4|   0|    4|          0|
    |zext_ln59_1_reg_970            |   5|   0|    9|          4|
    |zext_ln59_reg_965              |   5|   0|   64|         59|
    |zext_ln63_1_reg_1087           |   3|   0|   64|         61|
    |zext_ln63_2_reg_1143           |   2|   0|   64|         62|
    |zext_ln63_reg_1032             |   3|   0|   64|         61|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 395|   0|  648|        253|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|   hwmm_layer3|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|   hwmm_layer3|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|   hwmm_layer3|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|   hwmm_layer3|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|   hwmm_layer3|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|   hwmm_layer3|  return value|
|input_0_address0   |  out|    5|   ap_memory|       input_0|         array|
|input_0_ce0        |  out|    1|   ap_memory|       input_0|         array|
|input_0_q0         |   in|   32|   ap_memory|       input_0|         array|
|input_0_address1   |  out|    5|   ap_memory|       input_0|         array|
|input_0_ce1        |  out|    1|   ap_memory|       input_0|         array|
|input_0_q1         |   in|   32|   ap_memory|       input_0|         array|
|output_0_address0  |  out|    4|   ap_memory|      output_0|         array|
|output_0_ce0       |  out|    1|   ap_memory|      output_0|         array|
|output_0_we0       |  out|    1|   ap_memory|      output_0|         array|
|output_0_d0        |  out|   32|   ap_memory|      output_0|         array|
+-------------------+-----+-----+------------+--------------+--------------+

