// Seed: 3508116127
module module_0 (
    input tri1 id_0,
    output supply1 id_1,
    input supply0 id_2,
    input tri1 id_3,
    input tri0 id_4,
    input supply1 id_5,
    output tri id_6,
    input supply0 id_7
);
  wire id_9;
endmodule
module module_1 (
    output tri1 id_0,
    output supply0 id_1,
    output wor id_2,
    input supply1 id_3,
    output tri1 id_4,
    output logic id_5,
    input wire id_6
    , id_8
);
  reg id_9;
  module_0(
      id_3, id_1, id_6, id_3, id_3, id_3, id_0, id_6
  );
  always id_5 <= id_9;
  wire id_10;
  wire id_11;
endmodule
