Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu May 11 17:08:02 2023
| Host         : ZEPHYRUS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MAIN_timing_summary_routed.rpt -pb MAIN_timing_summary_routed.pb -rpx MAIN_timing_summary_routed.rpx -warn_on_violation
| Design       : MAIN
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (28470)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (56949)
5. checking no_input_delay (4)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (28470)
----------------------------
 There are 34 register/latch pins with no clock driven by root clock pin: CLOCK_24[0] (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: C1/clk_aux_reg/Q (HIGH)

 There are 28378 register/latch pins with no clock driven by root clock pin: y1/clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (56949)
----------------------------------------------------
 There are 56949 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                56963          inf        0.000                      0                56963           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         56963 Endpoints
Min Delay         56963 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C2/index_y_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C2/R[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.181ns  (logic 4.186ns (7.726%)  route 49.995ns (92.274%))
  Logic Levels:           16  (FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=5 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE                         0.000     0.000 r  C2/index_y_reg[4]/C
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  C2/index_y_reg[4]/Q
                         net (fo=47, routed)          1.771     2.289    C2/index_y[4]
    SLICE_X14Y61         LUT5 (Prop_lut5_I0_O)        0.150     2.439 r  C2/i___1637_i_2/O
                         net (fo=2, routed)           0.984     3.422    C2/i___1637_i_2_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I4_O)        0.328     3.750 r  C2/i__i_7/O
                         net (fo=1, routed)           0.000     3.750    C2/i__i_7_n_0
    SLICE_X14Y58         MUXF7 (Prop_muxf7_I1_O)      0.214     3.964 r  C2/i__i_2/O
                         net (fo=4582, routed)       26.458    30.423    C2/i__i_2_n_0
    SLICE_X30Y77         LUT2 (Prop_lut2_I0_O)        0.297    30.720 r  C2/maze[1]_inferred__1/i___1635/O
                         net (fo=136, routed)        12.024    42.744    C2/maze[1]_inferred__1/i___1635_n_0
    SLICE_X33Y121        LUT4 (Prop_lut4_I1_O)        0.124    42.868 r  C2/R[0]_i_12439/O
                         net (fo=1, routed)           0.000    42.868    C2/R[0]_i_12439_n_0
    SLICE_X33Y121        MUXF7 (Prop_muxf7_I0_O)      0.212    43.080 r  C2/R[0]_i_8529/O
                         net (fo=1, routed)           0.817    43.896    C2/R[0]_i_8529_n_0
    SLICE_X30Y121        LUT6 (Prop_lut6_I3_O)        0.299    44.195 r  C2/R[0]_i_4199/O
                         net (fo=1, routed)           0.000    44.195    C2/R[0]_i_4199_n_0
    SLICE_X30Y121        MUXF7 (Prop_muxf7_I1_O)      0.214    44.409 r  C2/R[0]_i_1934/O
                         net (fo=1, routed)           0.732    45.142    C2/maze[1]_0[280]
    SLICE_X35Y120        LUT3 (Prop_lut3_I2_O)        0.323    45.465 r  C2/R[0]_i_957/O
                         net (fo=1, routed)           0.795    46.260    C2/R[0]_i_957_n_0
    SLICE_X35Y117        LUT6 (Prop_lut6_I5_O)        0.326    46.586 r  C2/R[0]_i_393/O
                         net (fo=1, routed)           0.000    46.586    C2/R[0]_i_393_n_0
    SLICE_X35Y117        MUXF7 (Prop_muxf7_I1_O)      0.245    46.831 r  C2/R[0]_i_158/O
                         net (fo=1, routed)           0.000    46.831    C2/R[0]_i_158_n_0
    SLICE_X35Y117        MUXF8 (Prop_muxf8_I0_O)      0.104    46.935 r  C2/R[0]_i_63/O
                         net (fo=1, routed)           1.493    48.428    C2/R[0]_i_63_n_0
    SLICE_X15Y93         LUT6 (Prop_lut6_I3_O)        0.316    48.744 r  C2/R[0]_i_25/O
                         net (fo=1, routed)           0.000    48.744    C2/R[0]_i_25_n_0
    SLICE_X15Y93         MUXF7 (Prop_muxf7_I1_O)      0.217    48.961 r  C2/R[0]_i_9/O
                         net (fo=1, routed)           2.380    51.341    C2/R[0]_i_9_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I3_O)        0.299    51.640 r  C2/R[0]_i_2/O
                         net (fo=12, routed)          2.542    54.181    C2/R00_out
    SLICE_X0Y33          FDRE                                         r  C2/R[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2/index_y_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C2/R[0]_lopt_replica_4/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.015ns  (logic 4.186ns (7.750%)  route 49.829ns (92.250%))
  Logic Levels:           16  (FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=5 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE                         0.000     0.000 r  C2/index_y_reg[4]/C
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  C2/index_y_reg[4]/Q
                         net (fo=47, routed)          1.771     2.289    C2/index_y[4]
    SLICE_X14Y61         LUT5 (Prop_lut5_I0_O)        0.150     2.439 r  C2/i___1637_i_2/O
                         net (fo=2, routed)           0.984     3.422    C2/i___1637_i_2_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I4_O)        0.328     3.750 r  C2/i__i_7/O
                         net (fo=1, routed)           0.000     3.750    C2/i__i_7_n_0
    SLICE_X14Y58         MUXF7 (Prop_muxf7_I1_O)      0.214     3.964 r  C2/i__i_2/O
                         net (fo=4582, routed)       26.458    30.423    C2/i__i_2_n_0
    SLICE_X30Y77         LUT2 (Prop_lut2_I0_O)        0.297    30.720 r  C2/maze[1]_inferred__1/i___1635/O
                         net (fo=136, routed)        12.024    42.744    C2/maze[1]_inferred__1/i___1635_n_0
    SLICE_X33Y121        LUT4 (Prop_lut4_I1_O)        0.124    42.868 r  C2/R[0]_i_12439/O
                         net (fo=1, routed)           0.000    42.868    C2/R[0]_i_12439_n_0
    SLICE_X33Y121        MUXF7 (Prop_muxf7_I0_O)      0.212    43.080 r  C2/R[0]_i_8529/O
                         net (fo=1, routed)           0.817    43.896    C2/R[0]_i_8529_n_0
    SLICE_X30Y121        LUT6 (Prop_lut6_I3_O)        0.299    44.195 r  C2/R[0]_i_4199/O
                         net (fo=1, routed)           0.000    44.195    C2/R[0]_i_4199_n_0
    SLICE_X30Y121        MUXF7 (Prop_muxf7_I1_O)      0.214    44.409 r  C2/R[0]_i_1934/O
                         net (fo=1, routed)           0.732    45.142    C2/maze[1]_0[280]
    SLICE_X35Y120        LUT3 (Prop_lut3_I2_O)        0.323    45.465 r  C2/R[0]_i_957/O
                         net (fo=1, routed)           0.795    46.260    C2/R[0]_i_957_n_0
    SLICE_X35Y117        LUT6 (Prop_lut6_I5_O)        0.326    46.586 r  C2/R[0]_i_393/O
                         net (fo=1, routed)           0.000    46.586    C2/R[0]_i_393_n_0
    SLICE_X35Y117        MUXF7 (Prop_muxf7_I1_O)      0.245    46.831 r  C2/R[0]_i_158/O
                         net (fo=1, routed)           0.000    46.831    C2/R[0]_i_158_n_0
    SLICE_X35Y117        MUXF8 (Prop_muxf8_I0_O)      0.104    46.935 r  C2/R[0]_i_63/O
                         net (fo=1, routed)           1.493    48.428    C2/R[0]_i_63_n_0
    SLICE_X15Y93         LUT6 (Prop_lut6_I3_O)        0.316    48.744 r  C2/R[0]_i_25/O
                         net (fo=1, routed)           0.000    48.744    C2/R[0]_i_25_n_0
    SLICE_X15Y93         MUXF7 (Prop_muxf7_I1_O)      0.217    48.961 r  C2/R[0]_i_9/O
                         net (fo=1, routed)           2.380    51.341    C2/R[0]_i_9_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I3_O)        0.299    51.640 r  C2/R[0]_i_2/O
                         net (fo=12, routed)          2.375    54.015    C2/R00_out
    SLICE_X0Y34          FDRE                                         r  C2/R[0]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2/index_y_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C2/R[0]_lopt_replica_3/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.989ns  (logic 4.186ns (7.753%)  route 49.803ns (92.247%))
  Logic Levels:           16  (FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=5 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE                         0.000     0.000 r  C2/index_y_reg[4]/C
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  C2/index_y_reg[4]/Q
                         net (fo=47, routed)          1.771     2.289    C2/index_y[4]
    SLICE_X14Y61         LUT5 (Prop_lut5_I0_O)        0.150     2.439 r  C2/i___1637_i_2/O
                         net (fo=2, routed)           0.984     3.422    C2/i___1637_i_2_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I4_O)        0.328     3.750 r  C2/i__i_7/O
                         net (fo=1, routed)           0.000     3.750    C2/i__i_7_n_0
    SLICE_X14Y58         MUXF7 (Prop_muxf7_I1_O)      0.214     3.964 r  C2/i__i_2/O
                         net (fo=4582, routed)       26.458    30.423    C2/i__i_2_n_0
    SLICE_X30Y77         LUT2 (Prop_lut2_I0_O)        0.297    30.720 r  C2/maze[1]_inferred__1/i___1635/O
                         net (fo=136, routed)        12.024    42.744    C2/maze[1]_inferred__1/i___1635_n_0
    SLICE_X33Y121        LUT4 (Prop_lut4_I1_O)        0.124    42.868 r  C2/R[0]_i_12439/O
                         net (fo=1, routed)           0.000    42.868    C2/R[0]_i_12439_n_0
    SLICE_X33Y121        MUXF7 (Prop_muxf7_I0_O)      0.212    43.080 r  C2/R[0]_i_8529/O
                         net (fo=1, routed)           0.817    43.896    C2/R[0]_i_8529_n_0
    SLICE_X30Y121        LUT6 (Prop_lut6_I3_O)        0.299    44.195 r  C2/R[0]_i_4199/O
                         net (fo=1, routed)           0.000    44.195    C2/R[0]_i_4199_n_0
    SLICE_X30Y121        MUXF7 (Prop_muxf7_I1_O)      0.214    44.409 r  C2/R[0]_i_1934/O
                         net (fo=1, routed)           0.732    45.142    C2/maze[1]_0[280]
    SLICE_X35Y120        LUT3 (Prop_lut3_I2_O)        0.323    45.465 r  C2/R[0]_i_957/O
                         net (fo=1, routed)           0.795    46.260    C2/R[0]_i_957_n_0
    SLICE_X35Y117        LUT6 (Prop_lut6_I5_O)        0.326    46.586 r  C2/R[0]_i_393/O
                         net (fo=1, routed)           0.000    46.586    C2/R[0]_i_393_n_0
    SLICE_X35Y117        MUXF7 (Prop_muxf7_I1_O)      0.245    46.831 r  C2/R[0]_i_158/O
                         net (fo=1, routed)           0.000    46.831    C2/R[0]_i_158_n_0
    SLICE_X35Y117        MUXF8 (Prop_muxf8_I0_O)      0.104    46.935 r  C2/R[0]_i_63/O
                         net (fo=1, routed)           1.493    48.428    C2/R[0]_i_63_n_0
    SLICE_X15Y93         LUT6 (Prop_lut6_I3_O)        0.316    48.744 r  C2/R[0]_i_25/O
                         net (fo=1, routed)           0.000    48.744    C2/R[0]_i_25_n_0
    SLICE_X15Y93         MUXF7 (Prop_muxf7_I1_O)      0.217    48.961 r  C2/R[0]_i_9/O
                         net (fo=1, routed)           2.380    51.341    C2/R[0]_i_9_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I3_O)        0.299    51.640 r  C2/R[0]_i_2/O
                         net (fo=12, routed)          2.350    53.989    C2/R00_out
    SLICE_X0Y33          FDRE                                         r  C2/R[0]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2/index_y_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C2/R[0]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.986ns  (logic 4.186ns (7.754%)  route 49.800ns (92.246%))
  Logic Levels:           16  (FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=5 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE                         0.000     0.000 r  C2/index_y_reg[4]/C
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  C2/index_y_reg[4]/Q
                         net (fo=47, routed)          1.771     2.289    C2/index_y[4]
    SLICE_X14Y61         LUT5 (Prop_lut5_I0_O)        0.150     2.439 r  C2/i___1637_i_2/O
                         net (fo=2, routed)           0.984     3.422    C2/i___1637_i_2_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I4_O)        0.328     3.750 r  C2/i__i_7/O
                         net (fo=1, routed)           0.000     3.750    C2/i__i_7_n_0
    SLICE_X14Y58         MUXF7 (Prop_muxf7_I1_O)      0.214     3.964 r  C2/i__i_2/O
                         net (fo=4582, routed)       26.458    30.423    C2/i__i_2_n_0
    SLICE_X30Y77         LUT2 (Prop_lut2_I0_O)        0.297    30.720 r  C2/maze[1]_inferred__1/i___1635/O
                         net (fo=136, routed)        12.024    42.744    C2/maze[1]_inferred__1/i___1635_n_0
    SLICE_X33Y121        LUT4 (Prop_lut4_I1_O)        0.124    42.868 r  C2/R[0]_i_12439/O
                         net (fo=1, routed)           0.000    42.868    C2/R[0]_i_12439_n_0
    SLICE_X33Y121        MUXF7 (Prop_muxf7_I0_O)      0.212    43.080 r  C2/R[0]_i_8529/O
                         net (fo=1, routed)           0.817    43.896    C2/R[0]_i_8529_n_0
    SLICE_X30Y121        LUT6 (Prop_lut6_I3_O)        0.299    44.195 r  C2/R[0]_i_4199/O
                         net (fo=1, routed)           0.000    44.195    C2/R[0]_i_4199_n_0
    SLICE_X30Y121        MUXF7 (Prop_muxf7_I1_O)      0.214    44.409 r  C2/R[0]_i_1934/O
                         net (fo=1, routed)           0.732    45.142    C2/maze[1]_0[280]
    SLICE_X35Y120        LUT3 (Prop_lut3_I2_O)        0.323    45.465 r  C2/R[0]_i_957/O
                         net (fo=1, routed)           0.795    46.260    C2/R[0]_i_957_n_0
    SLICE_X35Y117        LUT6 (Prop_lut6_I5_O)        0.326    46.586 r  C2/R[0]_i_393/O
                         net (fo=1, routed)           0.000    46.586    C2/R[0]_i_393_n_0
    SLICE_X35Y117        MUXF7 (Prop_muxf7_I1_O)      0.245    46.831 r  C2/R[0]_i_158/O
                         net (fo=1, routed)           0.000    46.831    C2/R[0]_i_158_n_0
    SLICE_X35Y117        MUXF8 (Prop_muxf8_I0_O)      0.104    46.935 r  C2/R[0]_i_63/O
                         net (fo=1, routed)           1.493    48.428    C2/R[0]_i_63_n_0
    SLICE_X15Y93         LUT6 (Prop_lut6_I3_O)        0.316    48.744 r  C2/R[0]_i_25/O
                         net (fo=1, routed)           0.000    48.744    C2/R[0]_i_25_n_0
    SLICE_X15Y93         MUXF7 (Prop_muxf7_I1_O)      0.217    48.961 r  C2/R[0]_i_9/O
                         net (fo=1, routed)           2.380    51.341    C2/R[0]_i_9_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I3_O)        0.299    51.640 r  C2/R[0]_i_2/O
                         net (fo=12, routed)          2.347    53.986    C2/R00_out
    SLICE_X0Y33          FDRE                                         r  C2/R[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2/index_y_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C2/R[0]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.960ns  (logic 4.186ns (7.758%)  route 49.774ns (92.242%))
  Logic Levels:           16  (FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=5 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE                         0.000     0.000 r  C2/index_y_reg[4]/C
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  C2/index_y_reg[4]/Q
                         net (fo=47, routed)          1.771     2.289    C2/index_y[4]
    SLICE_X14Y61         LUT5 (Prop_lut5_I0_O)        0.150     2.439 r  C2/i___1637_i_2/O
                         net (fo=2, routed)           0.984     3.422    C2/i___1637_i_2_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I4_O)        0.328     3.750 r  C2/i__i_7/O
                         net (fo=1, routed)           0.000     3.750    C2/i__i_7_n_0
    SLICE_X14Y58         MUXF7 (Prop_muxf7_I1_O)      0.214     3.964 r  C2/i__i_2/O
                         net (fo=4582, routed)       26.458    30.423    C2/i__i_2_n_0
    SLICE_X30Y77         LUT2 (Prop_lut2_I0_O)        0.297    30.720 r  C2/maze[1]_inferred__1/i___1635/O
                         net (fo=136, routed)        12.024    42.744    C2/maze[1]_inferred__1/i___1635_n_0
    SLICE_X33Y121        LUT4 (Prop_lut4_I1_O)        0.124    42.868 r  C2/R[0]_i_12439/O
                         net (fo=1, routed)           0.000    42.868    C2/R[0]_i_12439_n_0
    SLICE_X33Y121        MUXF7 (Prop_muxf7_I0_O)      0.212    43.080 r  C2/R[0]_i_8529/O
                         net (fo=1, routed)           0.817    43.896    C2/R[0]_i_8529_n_0
    SLICE_X30Y121        LUT6 (Prop_lut6_I3_O)        0.299    44.195 r  C2/R[0]_i_4199/O
                         net (fo=1, routed)           0.000    44.195    C2/R[0]_i_4199_n_0
    SLICE_X30Y121        MUXF7 (Prop_muxf7_I1_O)      0.214    44.409 r  C2/R[0]_i_1934/O
                         net (fo=1, routed)           0.732    45.142    C2/maze[1]_0[280]
    SLICE_X35Y120        LUT3 (Prop_lut3_I2_O)        0.323    45.465 r  C2/R[0]_i_957/O
                         net (fo=1, routed)           0.795    46.260    C2/R[0]_i_957_n_0
    SLICE_X35Y117        LUT6 (Prop_lut6_I5_O)        0.326    46.586 r  C2/R[0]_i_393/O
                         net (fo=1, routed)           0.000    46.586    C2/R[0]_i_393_n_0
    SLICE_X35Y117        MUXF7 (Prop_muxf7_I1_O)      0.245    46.831 r  C2/R[0]_i_158/O
                         net (fo=1, routed)           0.000    46.831    C2/R[0]_i_158_n_0
    SLICE_X35Y117        MUXF8 (Prop_muxf8_I0_O)      0.104    46.935 r  C2/R[0]_i_63/O
                         net (fo=1, routed)           1.493    48.428    C2/R[0]_i_63_n_0
    SLICE_X15Y93         LUT6 (Prop_lut6_I3_O)        0.316    48.744 r  C2/R[0]_i_25/O
                         net (fo=1, routed)           0.000    48.744    C2/R[0]_i_25_n_0
    SLICE_X15Y93         MUXF7 (Prop_muxf7_I1_O)      0.217    48.961 r  C2/R[0]_i_9/O
                         net (fo=1, routed)           2.380    51.341    C2/R[0]_i_9_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I3_O)        0.299    51.640 r  C2/R[0]_i_2/O
                         net (fo=12, routed)          2.320    53.960    C2/R00_out
    SLICE_X0Y33          FDRE                                         r  C2/R[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2/index_y_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C2/R[0]_lopt_replica_5/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.820ns  (logic 4.186ns (7.778%)  route 49.634ns (92.222%))
  Logic Levels:           16  (FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=5 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE                         0.000     0.000 r  C2/index_y_reg[4]/C
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  C2/index_y_reg[4]/Q
                         net (fo=47, routed)          1.771     2.289    C2/index_y[4]
    SLICE_X14Y61         LUT5 (Prop_lut5_I0_O)        0.150     2.439 r  C2/i___1637_i_2/O
                         net (fo=2, routed)           0.984     3.422    C2/i___1637_i_2_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I4_O)        0.328     3.750 r  C2/i__i_7/O
                         net (fo=1, routed)           0.000     3.750    C2/i__i_7_n_0
    SLICE_X14Y58         MUXF7 (Prop_muxf7_I1_O)      0.214     3.964 r  C2/i__i_2/O
                         net (fo=4582, routed)       26.458    30.423    C2/i__i_2_n_0
    SLICE_X30Y77         LUT2 (Prop_lut2_I0_O)        0.297    30.720 r  C2/maze[1]_inferred__1/i___1635/O
                         net (fo=136, routed)        12.024    42.744    C2/maze[1]_inferred__1/i___1635_n_0
    SLICE_X33Y121        LUT4 (Prop_lut4_I1_O)        0.124    42.868 r  C2/R[0]_i_12439/O
                         net (fo=1, routed)           0.000    42.868    C2/R[0]_i_12439_n_0
    SLICE_X33Y121        MUXF7 (Prop_muxf7_I0_O)      0.212    43.080 r  C2/R[0]_i_8529/O
                         net (fo=1, routed)           0.817    43.896    C2/R[0]_i_8529_n_0
    SLICE_X30Y121        LUT6 (Prop_lut6_I3_O)        0.299    44.195 r  C2/R[0]_i_4199/O
                         net (fo=1, routed)           0.000    44.195    C2/R[0]_i_4199_n_0
    SLICE_X30Y121        MUXF7 (Prop_muxf7_I1_O)      0.214    44.409 r  C2/R[0]_i_1934/O
                         net (fo=1, routed)           0.732    45.142    C2/maze[1]_0[280]
    SLICE_X35Y120        LUT3 (Prop_lut3_I2_O)        0.323    45.465 r  C2/R[0]_i_957/O
                         net (fo=1, routed)           0.795    46.260    C2/R[0]_i_957_n_0
    SLICE_X35Y117        LUT6 (Prop_lut6_I5_O)        0.326    46.586 r  C2/R[0]_i_393/O
                         net (fo=1, routed)           0.000    46.586    C2/R[0]_i_393_n_0
    SLICE_X35Y117        MUXF7 (Prop_muxf7_I1_O)      0.245    46.831 r  C2/R[0]_i_158/O
                         net (fo=1, routed)           0.000    46.831    C2/R[0]_i_158_n_0
    SLICE_X35Y117        MUXF8 (Prop_muxf8_I0_O)      0.104    46.935 r  C2/R[0]_i_63/O
                         net (fo=1, routed)           1.493    48.428    C2/R[0]_i_63_n_0
    SLICE_X15Y93         LUT6 (Prop_lut6_I3_O)        0.316    48.744 r  C2/R[0]_i_25/O
                         net (fo=1, routed)           0.000    48.744    C2/R[0]_i_25_n_0
    SLICE_X15Y93         MUXF7 (Prop_muxf7_I1_O)      0.217    48.961 r  C2/R[0]_i_9/O
                         net (fo=1, routed)           2.380    51.341    C2/R[0]_i_9_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I3_O)        0.299    51.640 r  C2/R[0]_i_2/O
                         net (fo=12, routed)          2.180    53.820    C2/R00_out
    SLICE_X0Y34          FDRE                                         r  C2/R[0]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2/index_y_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C2/R[0]_lopt_replica_11/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.512ns  (logic 4.186ns (7.822%)  route 49.326ns (92.178%))
  Logic Levels:           16  (FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=5 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE                         0.000     0.000 r  C2/index_y_reg[4]/C
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  C2/index_y_reg[4]/Q
                         net (fo=47, routed)          1.771     2.289    C2/index_y[4]
    SLICE_X14Y61         LUT5 (Prop_lut5_I0_O)        0.150     2.439 r  C2/i___1637_i_2/O
                         net (fo=2, routed)           0.984     3.422    C2/i___1637_i_2_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I4_O)        0.328     3.750 r  C2/i__i_7/O
                         net (fo=1, routed)           0.000     3.750    C2/i__i_7_n_0
    SLICE_X14Y58         MUXF7 (Prop_muxf7_I1_O)      0.214     3.964 r  C2/i__i_2/O
                         net (fo=4582, routed)       26.458    30.423    C2/i__i_2_n_0
    SLICE_X30Y77         LUT2 (Prop_lut2_I0_O)        0.297    30.720 r  C2/maze[1]_inferred__1/i___1635/O
                         net (fo=136, routed)        12.024    42.744    C2/maze[1]_inferred__1/i___1635_n_0
    SLICE_X33Y121        LUT4 (Prop_lut4_I1_O)        0.124    42.868 r  C2/R[0]_i_12439/O
                         net (fo=1, routed)           0.000    42.868    C2/R[0]_i_12439_n_0
    SLICE_X33Y121        MUXF7 (Prop_muxf7_I0_O)      0.212    43.080 r  C2/R[0]_i_8529/O
                         net (fo=1, routed)           0.817    43.896    C2/R[0]_i_8529_n_0
    SLICE_X30Y121        LUT6 (Prop_lut6_I3_O)        0.299    44.195 r  C2/R[0]_i_4199/O
                         net (fo=1, routed)           0.000    44.195    C2/R[0]_i_4199_n_0
    SLICE_X30Y121        MUXF7 (Prop_muxf7_I1_O)      0.214    44.409 r  C2/R[0]_i_1934/O
                         net (fo=1, routed)           0.732    45.142    C2/maze[1]_0[280]
    SLICE_X35Y120        LUT3 (Prop_lut3_I2_O)        0.323    45.465 r  C2/R[0]_i_957/O
                         net (fo=1, routed)           0.795    46.260    C2/R[0]_i_957_n_0
    SLICE_X35Y117        LUT6 (Prop_lut6_I5_O)        0.326    46.586 r  C2/R[0]_i_393/O
                         net (fo=1, routed)           0.000    46.586    C2/R[0]_i_393_n_0
    SLICE_X35Y117        MUXF7 (Prop_muxf7_I1_O)      0.245    46.831 r  C2/R[0]_i_158/O
                         net (fo=1, routed)           0.000    46.831    C2/R[0]_i_158_n_0
    SLICE_X35Y117        MUXF8 (Prop_muxf8_I0_O)      0.104    46.935 r  C2/R[0]_i_63/O
                         net (fo=1, routed)           1.493    48.428    C2/R[0]_i_63_n_0
    SLICE_X15Y93         LUT6 (Prop_lut6_I3_O)        0.316    48.744 r  C2/R[0]_i_25/O
                         net (fo=1, routed)           0.000    48.744    C2/R[0]_i_25_n_0
    SLICE_X15Y93         MUXF7 (Prop_muxf7_I1_O)      0.217    48.961 r  C2/R[0]_i_9/O
                         net (fo=1, routed)           2.380    51.341    C2/R[0]_i_9_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I3_O)        0.299    51.640 r  C2/R[0]_i_2/O
                         net (fo=12, routed)          1.873    53.512    C2/R00_out
    SLICE_X0Y37          FDRE                                         r  C2/R[0]_lopt_replica_11/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2/index_y_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C2/R[0]_lopt_replica_9/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.259ns  (logic 4.186ns (7.860%)  route 49.073ns (92.140%))
  Logic Levels:           16  (FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=5 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE                         0.000     0.000 r  C2/index_y_reg[4]/C
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  C2/index_y_reg[4]/Q
                         net (fo=47, routed)          1.771     2.289    C2/index_y[4]
    SLICE_X14Y61         LUT5 (Prop_lut5_I0_O)        0.150     2.439 r  C2/i___1637_i_2/O
                         net (fo=2, routed)           0.984     3.422    C2/i___1637_i_2_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I4_O)        0.328     3.750 r  C2/i__i_7/O
                         net (fo=1, routed)           0.000     3.750    C2/i__i_7_n_0
    SLICE_X14Y58         MUXF7 (Prop_muxf7_I1_O)      0.214     3.964 r  C2/i__i_2/O
                         net (fo=4582, routed)       26.458    30.423    C2/i__i_2_n_0
    SLICE_X30Y77         LUT2 (Prop_lut2_I0_O)        0.297    30.720 r  C2/maze[1]_inferred__1/i___1635/O
                         net (fo=136, routed)        12.024    42.744    C2/maze[1]_inferred__1/i___1635_n_0
    SLICE_X33Y121        LUT4 (Prop_lut4_I1_O)        0.124    42.868 r  C2/R[0]_i_12439/O
                         net (fo=1, routed)           0.000    42.868    C2/R[0]_i_12439_n_0
    SLICE_X33Y121        MUXF7 (Prop_muxf7_I0_O)      0.212    43.080 r  C2/R[0]_i_8529/O
                         net (fo=1, routed)           0.817    43.896    C2/R[0]_i_8529_n_0
    SLICE_X30Y121        LUT6 (Prop_lut6_I3_O)        0.299    44.195 r  C2/R[0]_i_4199/O
                         net (fo=1, routed)           0.000    44.195    C2/R[0]_i_4199_n_0
    SLICE_X30Y121        MUXF7 (Prop_muxf7_I1_O)      0.214    44.409 r  C2/R[0]_i_1934/O
                         net (fo=1, routed)           0.732    45.142    C2/maze[1]_0[280]
    SLICE_X35Y120        LUT3 (Prop_lut3_I2_O)        0.323    45.465 r  C2/R[0]_i_957/O
                         net (fo=1, routed)           0.795    46.260    C2/R[0]_i_957_n_0
    SLICE_X35Y117        LUT6 (Prop_lut6_I5_O)        0.326    46.586 r  C2/R[0]_i_393/O
                         net (fo=1, routed)           0.000    46.586    C2/R[0]_i_393_n_0
    SLICE_X35Y117        MUXF7 (Prop_muxf7_I1_O)      0.245    46.831 r  C2/R[0]_i_158/O
                         net (fo=1, routed)           0.000    46.831    C2/R[0]_i_158_n_0
    SLICE_X35Y117        MUXF8 (Prop_muxf8_I0_O)      0.104    46.935 r  C2/R[0]_i_63/O
                         net (fo=1, routed)           1.493    48.428    C2/R[0]_i_63_n_0
    SLICE_X15Y93         LUT6 (Prop_lut6_I3_O)        0.316    48.744 r  C2/R[0]_i_25/O
                         net (fo=1, routed)           0.000    48.744    C2/R[0]_i_25_n_0
    SLICE_X15Y93         MUXF7 (Prop_muxf7_I1_O)      0.217    48.961 r  C2/R[0]_i_9/O
                         net (fo=1, routed)           2.380    51.341    C2/R[0]_i_9_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I3_O)        0.299    51.640 r  C2/R[0]_i_2/O
                         net (fo=12, routed)          1.620    53.259    C2/R00_out
    SLICE_X0Y41          FDRE                                         r  C2/R[0]_lopt_replica_9/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2/index_y_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C2/R[0]_lopt_replica_10/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.073ns  (logic 4.186ns (7.887%)  route 48.887ns (92.113%))
  Logic Levels:           16  (FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=5 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE                         0.000     0.000 r  C2/index_y_reg[4]/C
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  C2/index_y_reg[4]/Q
                         net (fo=47, routed)          1.771     2.289    C2/index_y[4]
    SLICE_X14Y61         LUT5 (Prop_lut5_I0_O)        0.150     2.439 r  C2/i___1637_i_2/O
                         net (fo=2, routed)           0.984     3.422    C2/i___1637_i_2_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I4_O)        0.328     3.750 r  C2/i__i_7/O
                         net (fo=1, routed)           0.000     3.750    C2/i__i_7_n_0
    SLICE_X14Y58         MUXF7 (Prop_muxf7_I1_O)      0.214     3.964 r  C2/i__i_2/O
                         net (fo=4582, routed)       26.458    30.423    C2/i__i_2_n_0
    SLICE_X30Y77         LUT2 (Prop_lut2_I0_O)        0.297    30.720 r  C2/maze[1]_inferred__1/i___1635/O
                         net (fo=136, routed)        12.024    42.744    C2/maze[1]_inferred__1/i___1635_n_0
    SLICE_X33Y121        LUT4 (Prop_lut4_I1_O)        0.124    42.868 r  C2/R[0]_i_12439/O
                         net (fo=1, routed)           0.000    42.868    C2/R[0]_i_12439_n_0
    SLICE_X33Y121        MUXF7 (Prop_muxf7_I0_O)      0.212    43.080 r  C2/R[0]_i_8529/O
                         net (fo=1, routed)           0.817    43.896    C2/R[0]_i_8529_n_0
    SLICE_X30Y121        LUT6 (Prop_lut6_I3_O)        0.299    44.195 r  C2/R[0]_i_4199/O
                         net (fo=1, routed)           0.000    44.195    C2/R[0]_i_4199_n_0
    SLICE_X30Y121        MUXF7 (Prop_muxf7_I1_O)      0.214    44.409 r  C2/R[0]_i_1934/O
                         net (fo=1, routed)           0.732    45.142    C2/maze[1]_0[280]
    SLICE_X35Y120        LUT3 (Prop_lut3_I2_O)        0.323    45.465 r  C2/R[0]_i_957/O
                         net (fo=1, routed)           0.795    46.260    C2/R[0]_i_957_n_0
    SLICE_X35Y117        LUT6 (Prop_lut6_I5_O)        0.326    46.586 r  C2/R[0]_i_393/O
                         net (fo=1, routed)           0.000    46.586    C2/R[0]_i_393_n_0
    SLICE_X35Y117        MUXF7 (Prop_muxf7_I1_O)      0.245    46.831 r  C2/R[0]_i_158/O
                         net (fo=1, routed)           0.000    46.831    C2/R[0]_i_158_n_0
    SLICE_X35Y117        MUXF8 (Prop_muxf8_I0_O)      0.104    46.935 r  C2/R[0]_i_63/O
                         net (fo=1, routed)           1.493    48.428    C2/R[0]_i_63_n_0
    SLICE_X15Y93         LUT6 (Prop_lut6_I3_O)        0.316    48.744 r  C2/R[0]_i_25/O
                         net (fo=1, routed)           0.000    48.744    C2/R[0]_i_25_n_0
    SLICE_X15Y93         MUXF7 (Prop_muxf7_I1_O)      0.217    48.961 r  C2/R[0]_i_9/O
                         net (fo=1, routed)           2.380    51.341    C2/R[0]_i_9_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I3_O)        0.299    51.640 r  C2/R[0]_i_2/O
                         net (fo=12, routed)          1.433    53.073    C2/R00_out
    SLICE_X0Y41          FDRE                                         r  C2/R[0]_lopt_replica_10/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2/index_y_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C2/R[0]_lopt_replica_7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.067ns  (logic 4.186ns (7.888%)  route 48.881ns (92.112%))
  Logic Levels:           16  (FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=5 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE                         0.000     0.000 r  C2/index_y_reg[4]/C
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  C2/index_y_reg[4]/Q
                         net (fo=47, routed)          1.771     2.289    C2/index_y[4]
    SLICE_X14Y61         LUT5 (Prop_lut5_I0_O)        0.150     2.439 r  C2/i___1637_i_2/O
                         net (fo=2, routed)           0.984     3.422    C2/i___1637_i_2_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I4_O)        0.328     3.750 r  C2/i__i_7/O
                         net (fo=1, routed)           0.000     3.750    C2/i__i_7_n_0
    SLICE_X14Y58         MUXF7 (Prop_muxf7_I1_O)      0.214     3.964 r  C2/i__i_2/O
                         net (fo=4582, routed)       26.458    30.423    C2/i__i_2_n_0
    SLICE_X30Y77         LUT2 (Prop_lut2_I0_O)        0.297    30.720 r  C2/maze[1]_inferred__1/i___1635/O
                         net (fo=136, routed)        12.024    42.744    C2/maze[1]_inferred__1/i___1635_n_0
    SLICE_X33Y121        LUT4 (Prop_lut4_I1_O)        0.124    42.868 r  C2/R[0]_i_12439/O
                         net (fo=1, routed)           0.000    42.868    C2/R[0]_i_12439_n_0
    SLICE_X33Y121        MUXF7 (Prop_muxf7_I0_O)      0.212    43.080 r  C2/R[0]_i_8529/O
                         net (fo=1, routed)           0.817    43.896    C2/R[0]_i_8529_n_0
    SLICE_X30Y121        LUT6 (Prop_lut6_I3_O)        0.299    44.195 r  C2/R[0]_i_4199/O
                         net (fo=1, routed)           0.000    44.195    C2/R[0]_i_4199_n_0
    SLICE_X30Y121        MUXF7 (Prop_muxf7_I1_O)      0.214    44.409 r  C2/R[0]_i_1934/O
                         net (fo=1, routed)           0.732    45.142    C2/maze[1]_0[280]
    SLICE_X35Y120        LUT3 (Prop_lut3_I2_O)        0.323    45.465 r  C2/R[0]_i_957/O
                         net (fo=1, routed)           0.795    46.260    C2/R[0]_i_957_n_0
    SLICE_X35Y117        LUT6 (Prop_lut6_I5_O)        0.326    46.586 r  C2/R[0]_i_393/O
                         net (fo=1, routed)           0.000    46.586    C2/R[0]_i_393_n_0
    SLICE_X35Y117        MUXF7 (Prop_muxf7_I1_O)      0.245    46.831 r  C2/R[0]_i_158/O
                         net (fo=1, routed)           0.000    46.831    C2/R[0]_i_158_n_0
    SLICE_X35Y117        MUXF8 (Prop_muxf8_I0_O)      0.104    46.935 r  C2/R[0]_i_63/O
                         net (fo=1, routed)           1.493    48.428    C2/R[0]_i_63_n_0
    SLICE_X15Y93         LUT6 (Prop_lut6_I3_O)        0.316    48.744 r  C2/R[0]_i_25/O
                         net (fo=1, routed)           0.000    48.744    C2/R[0]_i_25_n_0
    SLICE_X15Y93         MUXF7 (Prop_muxf7_I1_O)      0.217    48.961 r  C2/R[0]_i_9/O
                         net (fo=1, routed)           2.380    51.341    C2/R[0]_i_9_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I3_O)        0.299    51.640 r  C2/R[0]_i_2/O
                         net (fo=12, routed)          1.427    53.067    C2/R00_out
    SLICE_X0Y41          FDRE                                         r  C2/R[0]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C2/maze_reg[108][110]/C
                            (rising edge-triggered cell FDSE)
  Destination:            C2/maze_reg[108][110]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y115         FDSE                         0.000     0.000 r  C2/maze_reg[108][110]/C
    SLICE_X5Y115         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  C2/maze_reg[108][110]/Q
                         net (fo=2, routed)           0.056     0.197    C2/maze_reg_n_0_[108][110]
    SLICE_X5Y115         FDSE                                         r  C2/maze_reg[108][110]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2/maze_reg[108][112]/C
                            (rising edge-triggered cell FDSE)
  Destination:            C2/maze_reg[108][112]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDSE                         0.000     0.000 r  C2/maze_reg[108][112]/C
    SLICE_X5Y124         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  C2/maze_reg[108][112]/Q
                         net (fo=2, routed)           0.056     0.197    C2/maze_reg_n_0_[108][112]
    SLICE_X5Y124         FDSE                                         r  C2/maze_reg[108][112]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2/maze_reg[108][113]/C
                            (rising edge-triggered cell FDSE)
  Destination:            C2/maze_reg[108][113]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y124         FDSE                         0.000     0.000 r  C2/maze_reg[108][113]/C
    SLICE_X7Y124         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  C2/maze_reg[108][113]/Q
                         net (fo=2, routed)           0.056     0.197    C2/maze_reg_n_0_[108][113]
    SLICE_X7Y124         FDSE                                         r  C2/maze_reg[108][113]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2/maze_reg[108][116]/C
                            (rising edge-triggered cell FDSE)
  Destination:            C2/maze_reg[108][116]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDSE                         0.000     0.000 r  C2/maze_reg[108][116]/C
    SLICE_X9Y115         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  C2/maze_reg[108][116]/Q
                         net (fo=2, routed)           0.056     0.197    C2/maze_reg_n_0_[108][116]
    SLICE_X9Y115         FDSE                                         r  C2/maze_reg[108][116]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2/maze_reg[108][14]/C
                            (rising edge-triggered cell FDSE)
  Destination:            C2/maze_reg[108][14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDSE                         0.000     0.000 r  C2/maze_reg[108][14]/C
    SLICE_X11Y63         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  C2/maze_reg[108][14]/Q
                         net (fo=2, routed)           0.056     0.197    C2/maze_reg_n_0_[108][14]
    SLICE_X11Y63         FDSE                                         r  C2/maze_reg[108][14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2/maze_reg[108][492]/C
                            (rising edge-triggered cell FDSE)
  Destination:            C2/maze_reg[108][492]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y54         FDSE                         0.000     0.000 r  C2/maze_reg[108][492]/C
    SLICE_X57Y54         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  C2/maze_reg[108][492]/Q
                         net (fo=2, routed)           0.056     0.197    C2/maze_reg_n_0_[108][492]
    SLICE_X57Y54         FDSE                                         r  C2/maze_reg[108][492]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2/maze_reg[108][496]/C
                            (rising edge-triggered cell FDSE)
  Destination:            C2/maze_reg[108][496]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDSE                         0.000     0.000 r  C2/maze_reg[108][496]/C
    SLICE_X53Y59         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  C2/maze_reg[108][496]/Q
                         net (fo=2, routed)           0.056     0.197    C2/maze_reg_n_0_[108][496]
    SLICE_X53Y59         FDSE                                         r  C2/maze_reg[108][496]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2/maze_reg[108][497]/C
                            (rising edge-triggered cell FDSE)
  Destination:            C2/maze_reg[108][497]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDSE                         0.000     0.000 r  C2/maze_reg[108][497]/C
    SLICE_X57Y61         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  C2/maze_reg[108][497]/Q
                         net (fo=2, routed)           0.056     0.197    C2/maze_reg_n_0_[108][497]
    SLICE_X57Y61         FDSE                                         r  C2/maze_reg[108][497]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2/maze_reg[108][625]/C
                            (rising edge-triggered cell FDSE)
  Destination:            C2/maze_reg[108][625]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDSE                         0.000     0.000 r  C2/maze_reg[108][625]/C
    SLICE_X55Y6          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  C2/maze_reg[108][625]/Q
                         net (fo=2, routed)           0.056     0.197    C2/maze_reg_n_0_[108][625]
    SLICE_X55Y6          FDSE                                         r  C2/maze_reg[108][625]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2/maze_reg[108][631]/C
                            (rising edge-triggered cell FDSE)
  Destination:            C2/maze_reg[108][631]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDSE                         0.000     0.000 r  C2/maze_reg[108][631]/C
    SLICE_X55Y10         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  C2/maze_reg[108][631]/Q
                         net (fo=2, routed)           0.056     0.197    C2/maze_reg_n_0_[108][631]
    SLICE_X55Y10         FDSE                                         r  C2/maze_reg[108][631]/D
  -------------------------------------------------------------------    -------------------





