* Z:\mnt\design.r\spice\examples\4180.asc
XU1 N016 N014 N015 MP_01 MP_02 MP_03 MP_04 MP_05 MP_06 N012 N007 0 N010 N008 N011 0 0 0 MP_07 N009 N004 N002 MP_08 N001 LT4180
R1 N008 0 {41.7K*3}
C1 N010 0 .001
C2 0 N016 1
C3 N013 N015 220p Rser=4K Cpar=10p
R2 N001 N002 .1
R3 N001 N004 64.9K
R4 N004 N007 3.74K
R5 N007 N009 2.2K
R6 N009 0 5.36K
R7 N003 N002 4
R8 N005 0 4
C4 N003 N005 100
Q1 N013 N016 N014 0 2N2222
M쬞2 IN N006 N001 N001 Si4886DY
V1 IN 0 20
R9 N006 N013 10K
R10 IN N006 27K
C5 N001 0 1
E1 OUT 0 N003 N005 1
C6 N012 0 .1
I쬙oadCurrent N003 N005 PULSE(40m 400m 0 2m 2m 18m 40m)
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 80m
* Cable\nResistance
.lib LT4180.sub
.backanno
.end
