INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aidan/csse4010_assesment_2/csse4010_assesment_2.sim/sim_1/synth/func/xsim/test_combinational_lock_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_mechanisim'
INFO: [VRFC 10-3107] analyzing entity 'hex_to_ssd'
INFO: [VRFC 10-3107] analyzing entity 'hex_to_ssd_3'
INFO: [VRFC 10-3107] analyzing entity 'hex_to_ssd_4'
INFO: [VRFC 10-3107] analyzing entity 'hex_to_ssd_5'
INFO: [VRFC 10-3107] analyzing entity 'lock_unlock_mechanism'
INFO: [VRFC 10-3107] analyzing entity 'register_value_comparator'
INFO: [VRFC 10-3107] analyzing entity 'register_value_comparator_0'
INFO: [VRFC 10-3107] analyzing entity 'register_value_comparator_1'
INFO: [VRFC 10-3107] analyzing entity 'register_value_comparator_2'
INFO: [VRFC 10-3107] analyzing entity 'ssd_mux'
INFO: [VRFC 10-3107] analyzing entity 'switch_to_register'
INFO: [VRFC 10-3107] analyzing entity 'switch_to_register_6'
INFO: [VRFC 10-3107] analyzing entity 'combinational_lock'
