#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1148-gef01dd1e)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55c471f70df0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55c471f70f80 .scope module, "mips_cpu_harvard" "mips_cpu_harvard" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
v0x55c471fc17d0_0 .net "ALUOp", 5 0, v0x55c471f9b350_0;  1 drivers
v0x55c471fc18b0_0 .net "ALUSrc", 0 0, v0x55c471fbb110_0;  1 drivers
v0x55c471fc1970_0 .net "Branch", 0 0, v0x55c471fbb1d0_0;  1 drivers
v0x55c471fc1a10_0 .net "MemtoReg", 0 0, v0x55c471fbb440_0;  1 drivers
v0x55c471fc1ab0_0 .net "RegDst", 0 0, v0x55c471fbb500_0;  1 drivers
v0x55c471fc1b50_0 .net "RegWrite", 0 0, v0x55c471fbb5c0_0;  1 drivers
v0x55c471fc1c80_0 .var "active", 0 0;
v0x55c471fc1d20_0 .net "alu_immediate", 15 0, v0x55c471fbbaa0_0;  1 drivers
o0x7f93251416a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c471fc1dc0_0 .net "clk", 0 0, o0x7f93251416a8;  0 drivers
o0x7f9325142a28 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c471fc1f80_0 .net "clk_enable", 0 0, o0x7f9325142a28;  0 drivers
v0x55c471fc2040_0 .net "data_address", 31 0, L_0x55c471fd3780;  1 drivers
v0x55c471fc2100_0 .net "data_read", 0 0, v0x55c471fbb270_0;  1 drivers
o0x7f9325142668 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55c471fc21a0_0 .net "data_readdata", 31 0, o0x7f9325142668;  0 drivers
v0x55c471fc2240_0 .net "data_write", 0 0, v0x55c471fbb330_0;  1 drivers
v0x55c471fc22e0_0 .net "data_writedata", 31 0, L_0x55c471fd3890;  1 drivers
v0x55c471fc2380_0 .net "func_code", 5 0, v0x55c471fbbba0_0;  1 drivers
v0x55c471fc24b0_0 .net "instr_address", 31 0, v0x55c471fbc5b0_0;  1 drivers
o0x7f9325141438 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55c471fc2680_0 .net "instr_readdata", 31 0, o0x7f9325141438;  0 drivers
v0x55c471fc2740_0 .net "rd", 4 0, v0x55c471fbbde0_0;  1 drivers
v0x55c471fc2800_0 .net "reg_read_data_0", 31 0, v0x55c471fbf010_0;  1 drivers
v0x55c471fc28c0_0 .var "register_v0", 31 0;
o0x7f9325142308 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c471fc29a0_0 .net "reset", 0 0, o0x7f9325142308;  0 drivers
v0x55c471fc2a90_0 .net "rs", 4 0, v0x55c471fbbff0_0;  1 drivers
v0x55c471fc2b50_0 .net "rt", 4 0, v0x55c471fbc0d0_0;  1 drivers
S_0x55c471f6af30 .scope module, "controlpathblock" "controlpath" 3 30, 4 1 0, S_0x55c471f70f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_read_data";
    .port_info 1 /INPUT 32 "reg_read_data_0";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 16 "alu_immediate";
    .port_info 4 /OUTPUT 5 "rs";
    .port_info 5 /OUTPUT 5 "rd";
    .port_info 6 /OUTPUT 5 "rt";
    .port_info 7 /OUTPUT 1 "RegDst";
    .port_info 8 /OUTPUT 1 "Branch";
    .port_info 9 /OUTPUT 1 "MemtoReg";
    .port_info 10 /OUTPUT 6 "ALUOp";
    .port_info 11 /OUTPUT 1 "ALUSrc";
    .port_info 12 /OUTPUT 1 "RegWrite";
    .port_info 13 /OUTPUT 32 "instr_read_addr";
    .port_info 14 /OUTPUT 6 "func_code";
    .port_info 15 /OUTPUT 1 "data_read";
    .port_info 16 /OUTPUT 1 "data_write";
v0x55c471fbc860_0 .net "ALUOp", 5 0, v0x55c471f9b350_0;  alias, 1 drivers
v0x55c471fbc940_0 .net "ALUSrc", 0 0, v0x55c471fbb110_0;  alias, 1 drivers
v0x55c471fbca10_0 .net "Branch", 0 0, v0x55c471fbb1d0_0;  alias, 1 drivers
v0x55c471fbcb30_0 .net "MemtoReg", 0 0, v0x55c471fbb440_0;  alias, 1 drivers
v0x55c471fbcbd0_0 .net "RegDst", 0 0, v0x55c471fbb500_0;  alias, 1 drivers
v0x55c471fbccc0_0 .net "RegWrite", 0 0, v0x55c471fbb5c0_0;  alias, 1 drivers
v0x55c471fbcd90_0 .net "alu_immediate", 15 0, v0x55c471fbbaa0_0;  alias, 1 drivers
v0x55c471fbce60_0 .net "clk", 0 0, o0x7f93251416a8;  alias, 0 drivers
v0x55c471fbcf30_0 .net "data_read", 0 0, v0x55c471fbb270_0;  alias, 1 drivers
v0x55c471fbd000_0 .net "data_write", 0 0, v0x55c471fbb330_0;  alias, 1 drivers
v0x55c471fbd0d0_0 .net "func_code", 5 0, v0x55c471fbbba0_0;  alias, 1 drivers
v0x55c471fbd1a0_0 .net "instr_read_addr", 31 0, v0x55c471fbc5b0_0;  alias, 1 drivers
v0x55c471fbd270_0 .net "instr_read_data", 31 0, o0x7f9325141438;  alias, 0 drivers
v0x55c471fbd340_0 .net "instruction_opcode", 5 0, v0x55c471fbbc80_0;  1 drivers
v0x55c471fbd3e0_0 .net "instruction_word", 31 0, v0x55c471fbbd20_0;  1 drivers
v0x55c471fbd480_0 .net "rd", 4 0, v0x55c471fbbde0_0;  alias, 1 drivers
v0x55c471fbd550_0 .net "reg_read_data_0", 31 0, v0x55c471fbf010_0;  alias, 1 drivers
v0x55c471fbd620_0 .net "rs", 4 0, v0x55c471fbbff0_0;  alias, 1 drivers
v0x55c471fbd6f0_0 .net "rt", 4 0, v0x55c471fbc0d0_0;  alias, 1 drivers
S_0x55c471f6b260 .scope module, "controlblock" "control" 4 39, 5 1 0, S_0x55c471f6af30;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instruction_opcode";
    .port_info 1 /OUTPUT 1 "RegDst";
    .port_info 2 /OUTPUT 1 "Branch";
    .port_info 3 /OUTPUT 1 "MemRead";
    .port_info 4 /OUTPUT 1 "MemtoReg";
    .port_info 5 /OUTPUT 6 "ALUOp";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 1 "RegWrite";
v0x55c471f9b350_0 .var "ALUOp", 5 0;
v0x55c471fbb110_0 .var "ALUSrc", 0 0;
v0x55c471fbb1d0_0 .var "Branch", 0 0;
v0x55c471fbb270_0 .var "MemRead", 0 0;
v0x55c471fbb330_0 .var "MemWrite", 0 0;
v0x55c471fbb440_0 .var "MemtoReg", 0 0;
v0x55c471fbb500_0 .var "RegDst", 0 0;
v0x55c471fbb5c0_0 .var "RegWrite", 0 0;
v0x55c471fbb680_0 .net "instruction_opcode", 5 0, v0x55c471fbbc80_0;  alias, 1 drivers
E_0x55c471f54800 .event anyedge, v0x55c471fbb680_0;
S_0x55c471fbb880 .scope module, "irblock" "ir" 4 21, 6 1 0, S_0x55c471f6af30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "read_data";
    .port_info 1 /OUTPUT 6 "instruction_opcode";
    .port_info 2 /OUTPUT 32 "instruction_word";
    .port_info 3 /OUTPUT 5 "rs";
    .port_info 4 /OUTPUT 5 "rd";
    .port_info 5 /OUTPUT 5 "rt";
    .port_info 6 /OUTPUT 16 "alu_immediate";
    .port_info 7 /OUTPUT 6 "func_code";
v0x55c471fbbaa0_0 .var "alu_immediate", 15 0;
v0x55c471fbbba0_0 .var "func_code", 5 0;
v0x55c471fbbc80_0 .var "instruction_opcode", 5 0;
v0x55c471fbbd20_0 .var "instruction_word", 31 0;
v0x55c471fbbde0_0 .var "rd", 4 0;
v0x55c471fbbf10_0 .net "read_data", 31 0, o0x7f9325141438;  alias, 0 drivers
v0x55c471fbbff0_0 .var "rs", 4 0;
v0x55c471fbc0d0_0 .var "rt", 4 0;
E_0x55c471f9f5e0 .event anyedge, v0x55c471fbbf10_0, v0x55c471fbbd20_0;
S_0x55c471fbc300 .scope module, "pcblock" "pc" 4 32, 7 1 0, S_0x55c471f6af30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "immediate";
    .port_info 1 /INPUT 32 "Rd";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "addr";
v0x55c471fbc4b0_0 .net "Rd", 31 0, v0x55c471fbf010_0;  alias, 1 drivers
v0x55c471fbc5b0_0 .var "addr", 31 0;
v0x55c471fbc690_0 .net "clk", 0 0, o0x7f93251416a8;  alias, 0 drivers
v0x55c471fbc730_0 .net "immediate", 0 0, v0x55c471fbb1d0_0;  alias, 1 drivers
E_0x55c471f9ff50 .event posedge, v0x55c471fbc690_0;
S_0x55c471fbd8e0 .scope module, "datapathblock" "datapath" 3 51, 8 1 0, S_0x55c471f70f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegDst";
    .port_info 3 /INPUT 1 "MemtoReg";
    .port_info 4 /INPUT 1 "ALUSrc";
    .port_info 5 /INPUT 1 "RegWrite";
    .port_info 6 /INPUT 5 "rs";
    .port_info 7 /INPUT 5 "rt";
    .port_info 8 /INPUT 5 "rd";
    .port_info 9 /INPUT 6 "func_code";
    .port_info 10 /INPUT 6 "ALUOp";
    .port_info 11 /INPUT 16 "alu_immediate";
    .port_info 12 /INPUT 32 "data_readdata";
    .port_info 13 /OUTPUT 32 "data_address";
    .port_info 14 /OUTPUT 32 "data_writedata";
    .port_info 15 /OUTPUT 32 "reg_read_data_0";
L_0x55c471f9b230 .functor BUFZ 5, v0x55c471fbbff0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x55c471fc2e90 .functor BUFZ 5, v0x55c471fbc0d0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x55c471fd3780 .functor BUFZ 32, v0x55c471fbe160_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c471fd3890 .functor BUFZ 32, v0x55c471fbf0d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55c471fbfcf0_0 .net "ALUOp", 5 0, v0x55c471f9b350_0;  alias, 1 drivers
v0x55c471fbfdd0_0 .net "ALUSrc", 0 0, v0x55c471fbb110_0;  alias, 1 drivers
v0x55c471fbfe90_0 .net "MemtoReg", 0 0, v0x55c471fbb440_0;  alias, 1 drivers
v0x55c471fbff80_0 .net "RegDst", 0 0, v0x55c471fbb500_0;  alias, 1 drivers
v0x55c471fc0070_0 .net "RegWrite", 0 0, v0x55c471fbb5c0_0;  alias, 1 drivers
v0x55c471fc0160_0 .net *"_ivl_10", 31 0, L_0x55c471fd32f0;  1 drivers
L_0x7f93250f8060 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c471fc0200_0 .net/2u *"_ivl_12", 15 0, L_0x7f93250f8060;  1 drivers
v0x55c471fc02e0_0 .net *"_ivl_14", 31 0, L_0x55c471fd3390;  1 drivers
v0x55c471fc03c0_0 .net *"_ivl_7", 0 0, L_0x55c471fc31b0;  1 drivers
L_0x7f93250f8018 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55c471fc0530_0 .net/2u *"_ivl_8", 15 0, L_0x7f93250f8018;  1 drivers
v0x55c471fc0610_0 .net "alu_immediate", 15 0, v0x55c471fbbaa0_0;  alias, 1 drivers
v0x55c471fc06d0_0 .net "alu_out", 31 0, v0x55c471fbe160_0;  1 drivers
v0x55c471fc0790_0 .net "clk", 0 0, o0x7f93251416a8;  alias, 0 drivers
v0x55c471fc0830_0 .net "data_address", 31 0, L_0x55c471fd3780;  alias, 1 drivers
v0x55c471fc08f0_0 .net "data_readdata", 31 0, o0x7f9325142668;  alias, 0 drivers
v0x55c471fc09d0_0 .net "data_writedata", 31 0, L_0x55c471fd3890;  alias, 1 drivers
v0x55c471fc0ab0_0 .net "func_code", 5 0, v0x55c471fbbba0_0;  alias, 1 drivers
v0x55c471fc0c80_0 .net "op2", 31 0, L_0x55c471fd3570;  1 drivers
v0x55c471fc0d40_0 .net "rd", 4 0, v0x55c471fbbde0_0;  alias, 1 drivers
v0x55c471fc0e30_0 .net "reg_read_addr_0", 4 0, L_0x55c471f9b230;  1 drivers
v0x55c471fc0ef0_0 .net "reg_read_addr_1", 4 0, L_0x55c471fc2e90;  1 drivers
v0x55c471fc0f90_0 .net "reg_read_data_0", 31 0, v0x55c471fbf010_0;  alias, 1 drivers
v0x55c471fc1030_0 .net "reg_read_data_1", 31 0, v0x55c471fbf0d0_0;  1 drivers
v0x55c471fc10f0_0 .net "reg_write_addr", 4 0, L_0x55c471fc2fb0;  1 drivers
v0x55c471fc1190_0 .net "reg_write_data", 31 0, L_0x55c471fd3950;  1 drivers
v0x55c471fc1230_0 .net "reset", 0 0, o0x7f9325142308;  alias, 0 drivers
v0x55c471fc12d0_0 .net "rs", 4 0, v0x55c471fbbff0_0;  alias, 1 drivers
v0x55c471fc1370_0 .net "rt", 4 0, v0x55c471fbc0d0_0;  alias, 1 drivers
v0x55c471fc1460_0 .net "sign_extended", 31 0, L_0x55c471fd3430;  1 drivers
L_0x55c471fc2fb0 .functor MUXZ 5, v0x55c471fbc0d0_0, v0x55c471fbbde0_0, v0x55c471fbb500_0, C4<>;
L_0x55c471fc31b0 .part v0x55c471fbbaa0_0, 15, 1;
L_0x55c471fd32f0 .concat [ 16 16 0 0], v0x55c471fbbaa0_0, L_0x7f93250f8018;
L_0x55c471fd3390 .concat [ 16 16 0 0], v0x55c471fbbaa0_0, L_0x7f93250f8060;
L_0x55c471fd3430 .functor MUXZ 32, L_0x55c471fd3390, L_0x55c471fd32f0, L_0x55c471fc31b0, C4<>;
L_0x55c471fd3570 .functor MUXZ 32, L_0x55c471fd3430, v0x55c471fbf0d0_0, v0x55c471fbb110_0, C4<>;
L_0x55c471fd3950 .functor MUXZ 32, v0x55c471fbe160_0, o0x7f9325142668, v0x55c471fbb440_0, C4<>;
S_0x55c471fbdc70 .scope module, "alu_0" "alu" 8 40, 9 3 0, S_0x55c471fbd8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 6 "ALUOp";
    .port_info 3 /INPUT 6 "func_code";
    .port_info 4 /OUTPUT 32 "alu_out";
v0x55c471fbdf50_0 .net "ALUOp", 5 0, v0x55c471f9b350_0;  alias, 1 drivers
v0x55c471fbe080_0 .var "alu_control", 11 0;
v0x55c471fbe160_0 .var "alu_out", 31 0;
v0x55c471fbe220_0 .net "func_code", 5 0, v0x55c471fbbba0_0;  alias, 1 drivers
v0x55c471fbe330_0 .net "op1", 31 0, v0x55c471fbf010_0;  alias, 1 drivers
v0x55c471fbe490_0 .net "op2", 31 0, L_0x55c471fd3570;  alias, 1 drivers
E_0x55c471f9fe40 .event anyedge, v0x55c471f9b350_0, v0x55c471fbbba0_0, v0x55c471fbc4b0_0, v0x55c471fbe490_0;
S_0x55c471fbe610 .scope module, "regfile_0" "regfile" 8 25, 10 1 0, S_0x55c471fbd8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wen";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /INPUT 5 "write_addr";
    .port_info 5 /INPUT 5 "read_addr_0";
    .port_info 6 /INPUT 5 "read_addr_1";
    .port_info 7 /OUTPUT 32 "read_data_0";
    .port_info 8 /OUTPUT 32 "read_data_1";
v0x55c471fbed60_0 .net "clk", 0 0, o0x7f93251416a8;  alias, 0 drivers
v0x55c471fbee70_0 .net "read_addr_0", 4 0, L_0x55c471f9b230;  alias, 1 drivers
v0x55c471fbef50_0 .net "read_addr_1", 4 0, L_0x55c471fc2e90;  alias, 1 drivers
v0x55c471fbf010_0 .var "read_data_0", 31 0;
v0x55c471fbf0d0_0 .var "read_data_1", 31 0;
v0x55c471fbf200 .array "regs", 0 31, 31 0;
v0x55c471fbf7d0_0 .net "reset", 0 0, o0x7f9325142308;  alias, 0 drivers
v0x55c471fbf890_0 .net "wen", 0 0, v0x55c471fbb5c0_0;  alias, 1 drivers
v0x55c471fbf980_0 .net "write_addr", 4 0, L_0x55c471fc2fb0;  alias, 1 drivers
v0x55c471fbfaf0_0 .net "write_data", 31 0, L_0x55c471fd3950;  alias, 1 drivers
v0x55c471fbf200_0 .array/port v0x55c471fbf200, 0;
v0x55c471fbf200_1 .array/port v0x55c471fbf200, 1;
v0x55c471fbf200_2 .array/port v0x55c471fbf200, 2;
E_0x55c471f9fec0/0 .event anyedge, v0x55c471fbee70_0, v0x55c471fbf200_0, v0x55c471fbf200_1, v0x55c471fbf200_2;
v0x55c471fbf200_3 .array/port v0x55c471fbf200, 3;
v0x55c471fbf200_4 .array/port v0x55c471fbf200, 4;
v0x55c471fbf200_5 .array/port v0x55c471fbf200, 5;
v0x55c471fbf200_6 .array/port v0x55c471fbf200, 6;
E_0x55c471f9fec0/1 .event anyedge, v0x55c471fbf200_3, v0x55c471fbf200_4, v0x55c471fbf200_5, v0x55c471fbf200_6;
v0x55c471fbf200_7 .array/port v0x55c471fbf200, 7;
v0x55c471fbf200_8 .array/port v0x55c471fbf200, 8;
v0x55c471fbf200_9 .array/port v0x55c471fbf200, 9;
v0x55c471fbf200_10 .array/port v0x55c471fbf200, 10;
E_0x55c471f9fec0/2 .event anyedge, v0x55c471fbf200_7, v0x55c471fbf200_8, v0x55c471fbf200_9, v0x55c471fbf200_10;
v0x55c471fbf200_11 .array/port v0x55c471fbf200, 11;
v0x55c471fbf200_12 .array/port v0x55c471fbf200, 12;
v0x55c471fbf200_13 .array/port v0x55c471fbf200, 13;
v0x55c471fbf200_14 .array/port v0x55c471fbf200, 14;
E_0x55c471f9fec0/3 .event anyedge, v0x55c471fbf200_11, v0x55c471fbf200_12, v0x55c471fbf200_13, v0x55c471fbf200_14;
v0x55c471fbf200_15 .array/port v0x55c471fbf200, 15;
v0x55c471fbf200_16 .array/port v0x55c471fbf200, 16;
v0x55c471fbf200_17 .array/port v0x55c471fbf200, 17;
v0x55c471fbf200_18 .array/port v0x55c471fbf200, 18;
E_0x55c471f9fec0/4 .event anyedge, v0x55c471fbf200_15, v0x55c471fbf200_16, v0x55c471fbf200_17, v0x55c471fbf200_18;
v0x55c471fbf200_19 .array/port v0x55c471fbf200, 19;
v0x55c471fbf200_20 .array/port v0x55c471fbf200, 20;
v0x55c471fbf200_21 .array/port v0x55c471fbf200, 21;
v0x55c471fbf200_22 .array/port v0x55c471fbf200, 22;
E_0x55c471f9fec0/5 .event anyedge, v0x55c471fbf200_19, v0x55c471fbf200_20, v0x55c471fbf200_21, v0x55c471fbf200_22;
v0x55c471fbf200_23 .array/port v0x55c471fbf200, 23;
v0x55c471fbf200_24 .array/port v0x55c471fbf200, 24;
v0x55c471fbf200_25 .array/port v0x55c471fbf200, 25;
v0x55c471fbf200_26 .array/port v0x55c471fbf200, 26;
E_0x55c471f9fec0/6 .event anyedge, v0x55c471fbf200_23, v0x55c471fbf200_24, v0x55c471fbf200_25, v0x55c471fbf200_26;
v0x55c471fbf200_27 .array/port v0x55c471fbf200, 27;
v0x55c471fbf200_28 .array/port v0x55c471fbf200, 28;
v0x55c471fbf200_29 .array/port v0x55c471fbf200, 29;
v0x55c471fbf200_30 .array/port v0x55c471fbf200, 30;
E_0x55c471f9fec0/7 .event anyedge, v0x55c471fbf200_27, v0x55c471fbf200_28, v0x55c471fbf200_29, v0x55c471fbf200_30;
v0x55c471fbf200_31 .array/port v0x55c471fbf200, 31;
E_0x55c471f9fec0/8 .event anyedge, v0x55c471fbf200_31, v0x55c471fbef50_0;
E_0x55c471f9fec0 .event/or E_0x55c471f9fec0/0, E_0x55c471f9fec0/1, E_0x55c471f9fec0/2, E_0x55c471f9fec0/3, E_0x55c471f9fec0/4, E_0x55c471f9fec0/5, E_0x55c471f9fec0/6, E_0x55c471f9fec0/7, E_0x55c471f9fec0/8;
S_0x55c471fbea60 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 10 13, 10 13 0, S_0x55c471fbe610;
 .timescale 0 0;
v0x55c471fbec60_0 .var/i "i", 31 0;
    .scope S_0x55c471fbb880;
T_0 ;
    %wait E_0x55c471f9f5e0;
    %load/vec4 v0x55c471fbbf10_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0x55c471fbbc80_0, 0, 6;
    %load/vec4 v0x55c471fbbf10_0;
    %store/vec4 v0x55c471fbbd20_0, 0, 32;
    %load/vec4 v0x55c471fbbd20_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x55c471fbbff0_0, 0, 5;
    %load/vec4 v0x55c471fbbd20_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x55c471fbc0d0_0, 0, 5;
    %load/vec4 v0x55c471fbbd20_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x55c471fbbaa0_0, 0, 16;
    %load/vec4 v0x55c471fbbd20_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x55c471fbbba0_0, 0, 6;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55c471fbc300;
T_1 ;
    %wait E_0x55c471f9ff50;
    %load/vec4 v0x55c471fbc730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x55c471fbc4b0_0;
    %assign/vec4 v0x55c471fbc5b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55c471fbc5b0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55c471fbc5b0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55c471f6b260;
T_2 ;
Ewait_0 .event/or E_0x55c471f54800, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x55c471fbb680_0;
    %store/vec4 v0x55c471f9b350_0, 0, 6;
    %load/vec4 v0x55c471fbb680_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c471fbb500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c471fbb1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c471fbb270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c471fbb440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c471fbb330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c471fbb110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c471fbb5c0_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55c471fbb680_0;
    %cmpi/e 2, 1, 6;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c471fbb500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c471fbb1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c471fbb270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c471fbb440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c471fbb330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c471fbb110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c471fbb5c0_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c471fbb500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c471fbb1d0_0, 0, 1;
    %load/vec4 v0x55c471fbb680_0;
    %pad/u 32;
    %cmpi/e 12, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c471fbb270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c471fbb440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c471fbb330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c471fbb110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c471fbb5c0_0, 0, 1;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x55c471fbb680_0;
    %cmpi/e 35, 0, 6;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c471fbb270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c471fbb440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c471fbb330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c471fbb110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c471fbb5c0_0, 0, 1;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c471fbb270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c471fbb440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c471fbb330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c471fbb110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c471fbb5c0_0, 0, 1;
T_2.7 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55c471fbe610;
T_3 ;
    %wait E_0x55c471f9ff50;
    %load/vec4 v0x55c471fbf7d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %fork t_1, S_0x55c471fbea60;
    %jmp t_0;
    .scope S_0x55c471fbea60;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c471fbec60_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x55c471fbec60_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55c471fbec60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c471fbf200, 0, 4;
    %load/vec4 v0x55c471fbec60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c471fbec60_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x55c471fbe610;
t_0 %join;
T_3.0 ;
    %load/vec4 v0x55c471fbf890_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x55c471fbf980_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.6, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_3.7, 8;
T_3.6 ; End of true expr.
    %load/vec4 v0x55c471fbfaf0_0;
    %jmp/0 T_3.7, 8;
 ; End of false expr.
    %blend;
T_3.7;
    %load/vec4 v0x55c471fbf980_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x55c471fbf200, 4, 0;
T_3.4 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55c471fbe610;
T_4 ;
Ewait_1 .event/or E_0x55c471f9fec0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x55c471fbee70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v0x55c471fbee70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55c471fbf200, 4;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %store/vec4 v0x55c471fbf010_0, 0, 32;
    %load/vec4 v0x55c471fbef50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.2, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_4.3, 8;
T_4.2 ; End of true expr.
    %load/vec4 v0x55c471fbef50_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55c471fbf200, 4;
    %jmp/0 T_4.3, 8;
 ; End of false expr.
    %blend;
T_4.3;
    %store/vec4 v0x55c471fbf0d0_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55c471fbdc70;
T_5 ;
Ewait_2 .event/or E_0x55c471f9fe40, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x55c471fbdf50_0;
    %load/vec4 v0x55c471fbe220_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c471fbe080_0, 0, 12;
    %load/vec4 v0x55c471fbe080_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 12;
    %cmp/x;
    %jmp/1 T_5.0, 4;
    %pushi/vec4 4095, 4095, 32;
    %store/vec4 v0x55c471fbe160_0, 0, 32;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v0x55c471fbe330_0;
    %load/vec4 v0x55c471fbe490_0;
    %add;
    %store/vec4 v0x55c471fbe160_0, 0, 32;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "mips_cpu_harvard.v";
    "controlpath.v";
    "control.v";
    "ir.v";
    "pc.v";
    "datapath.v";
    "alu.v";
    "regfile.v";
