#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0000000000942530 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
P_00000000008ea980 .param/l "DELAY" 1 3 3, +C4<00000000000000000000000000110010>;
P_00000000008ea9b8 .param/l "EDGE_CNT_MAX" 1 3 5, +C4<00000000000000000000000000000011>;
P_00000000008ea9f0 .param/l "PERIOD" 1 3 4, +C4<00000000000000000000000000010100>;
enum00000000008e7c10 .enum2/s (32)
   "STATE_0" 0,
   "STATE_1" 1,
   "STATE_2" 2,
   "STATE_3" 3
 ;
S_00000000009426c0 .scope module, "pwm" "pwm" 4 3;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "out";
P_000000000094b380 .param/l "clk_mhz" 0 4 4, +C4<00000000000000000000000000110010>;
P_000000000094b3b8 .param/l "cnt_duty" 1 4 15, +C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110010>;
P_000000000094b3f0 .param/l "cnt_max" 1 4 14, +C4<00000000000000000000000000000000000000000000000000000000001111101>;
P_000000000094b428 .param/l "duty" 0 4 6, +C4<00000000000000000000000000101000>;
P_000000000094b460 .param/l "freq_khz" 0 4 5, +C4<00000000000000000000000110010000>;
v000000000094e840_0 .net *"_s0", 97 0, L_00000000009b2550;  1 drivers
L_0000000000b10088 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000094e340_0 .net *"_s3", 90 0, L_0000000000b10088;  1 drivers
L_0000000000b100d0 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110010>, C4<0>, C4<0>, C4<0>;
v000000000094d940_0 .net/2u *"_s4", 97 0, L_0000000000b100d0;  1 drivers
o00000000009591b8 .functor BUFZ 1, C4<z>; HiZ drive
v000000000094dd00_0 .net "clk", 0 0, o00000000009591b8;  0 drivers
v000000000094e700_0 .var "cnt", 6 0;
v000000000094db20_0 .net "out", 0 0, L_00000000009b2910;  1 drivers
o0000000000959248 .functor BUFZ 1, C4<z>; HiZ drive
v000000000094df80_0 .net "rst", 0 0, o0000000000959248;  0 drivers
E_0000000000956010 .event posedge, v000000000094dd00_0;
L_00000000009b2550 .concat [ 7 91 0 0], v000000000094e700_0, L_0000000000b10088;
L_00000000009b2910 .cmp/gt 98, L_0000000000b100d0, L_00000000009b2550;
S_00000000009387d0 .scope module, "test_entry" "test_entry" 5 4;
 .timescale -9 -12;
v00000000009b1290_0 .var "clk_tb", 0 0;
v00000000009b0ed0_0 .var "data_tb", 0 0;
v00000000009b2050_0 .net "data_tb_2", 0 0, v00000000009b2870_0;  1 drivers
v00000000009b20f0_0 .var/2s "i", 31 0;
v00000000009b1e70_0 .net "state_tb", 1 0, v00000000009b24b0_0;  1 drivers
v00000000009b0b10_0 .net "tmr_tb", 5 0, v00000000009b2690_0;  1 drivers
o0000000000959878 .functor BUFZ 1, C4<z>; HiZ drive
v00000000009b1150_0 .net "uart_clk_tb", 0 0, o0000000000959878;  0 drivers
o00000000009598a8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000009b1fb0_0 .net "uart_clk_tb_2", 0 0, o00000000009598a8;  0 drivers
S_0000000000938960 .scope module, "entry_inst" "entry" 5 16, 3 9 0, S_00000000009387d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "data_raw";
    .port_info 2 /OUTPUT 1 "data";
    .port_info 3 /OUTPUT 2 "state";
    .port_info 4 /OUTPUT 6 "tmr";
    .port_info 5 /OUTPUT 1 "uart_clk";
    .port_info 6 /OUTPUT 1 "uart_clk_2";
L_00000000009514c0 .functor AND 1, L_00000000009513e0, L_00000000009b1a10, C4<1>, C4<1>;
L_00000000009518b0 .functor BUFZ 1, L_00000000009513e0, C4<0>, C4<0>, C4<0>;
v00000000009b27d0_0 .net *"_s10", 0 0, L_00000000009b1a10;  1 drivers
v00000000009b2730_0 .net *"_s4", 31 0, L_00000000009b13d0;  1 drivers
L_0000000000b10118 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000009b22d0_0 .net *"_s7", 29 0, L_0000000000b10118;  1 drivers
L_0000000000b10160 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v00000000009b0f70_0 .net/2u *"_s8", 31 0, L_0000000000b10160;  1 drivers
v00000000009b11f0_0 .net "clk", 0 0, v00000000009b1290_0;  1 drivers
v00000000009b2410_0 .net "cond_0", 0 0, L_00000000009b0a70;  1 drivers
v00000000009b1010_0 .net "cond_1", 0 0, L_00000000009518b0;  1 drivers
v00000000009b1f10_0 .net "cond_2", 0 0, L_00000000009514c0;  1 drivers
v00000000009b0d90_0 .net "cond_3", 0 0, L_00000000009b25f0;  1 drivers
v00000000009b0cf0_0 .net "data", 0 0, v00000000009b2870_0;  alias, 1 drivers
v00000000009b10b0_0 .net "data_edge", 0 0, L_0000000000951a00;  1 drivers
v00000000009b1dd0_0 .net "data_edge_p", 0 0, L_00000000009513e0;  1 drivers
v00000000009b1b50_0 .net "data_raw", 0 0, v00000000009b0ed0_0;  1 drivers
v00000000009b1bf0_0 .var "edge_cnt", 1 0;
v00000000009b24b0_0 .var "state", 1 0;
v00000000009b2690_0 .var "tmr", 5 0;
v00000000009b1330_0 .net "uart_clk", 0 0, o0000000000959878;  alias, 0 drivers
v00000000009b0e30_0 .net "uart_clk_2", 0 0, o00000000009598a8;  alias, 0 drivers
L_00000000009b0a70 .reduce/nor v00000000009b2690_0;
L_00000000009b25f0 .reduce/nor v00000000009b2690_0;
L_00000000009b13d0 .concat [ 2 30 0 0], v00000000009b1bf0_0, L_0000000000b10118;
L_00000000009b1a10 .cmp/eq 32, L_00000000009b13d0, L_0000000000b10160;
S_00000000008ec780 .scope module, "edge_det_ins" "edge_det" 3 30, 6 1 0, S_0000000000938960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "sgn";
    .port_info 2 /OUTPUT 1 "out_p";
    .port_info 3 /OUTPUT 1 "out_n";
    .port_info 4 /OUTPUT 1 "out";
L_0000000000951b50 .functor NOT 1, v00000000009b2370_0, C4<0>, C4<0>, C4<0>;
L_00000000009513e0 .functor AND 1, v00000000009b2870_0, L_0000000000951b50, C4<1>, C4<1>;
L_0000000000951680 .functor NOT 1, v00000000009b2870_0, C4<0>, C4<0>, C4<0>;
L_00000000009511b0 .functor AND 1, L_0000000000951680, v00000000009b2370_0, C4<1>, C4<1>;
L_0000000000951a00 .functor XOR 1, v00000000009b2870_0, v00000000009b2370_0, C4<0>, C4<0>;
v000000000094e5c0_0 .net *"_s0", 0 0, L_0000000000951b50;  1 drivers
v000000000094e660_0 .net *"_s4", 0 0, L_0000000000951680;  1 drivers
v000000000094dbc0_0 .net "clk", 0 0, v00000000009b1290_0;  alias, 1 drivers
v000000000094d9e0_0 .net "out", 0 0, L_0000000000951a00;  alias, 1 drivers
v000000000094dc60_0 .net "out_n", 0 0, L_00000000009511b0;  1 drivers
v000000000094da80_0 .net "out_p", 0 0, L_00000000009513e0;  alias, 1 drivers
v00000000009b0c50_0 .net "sgn", 0 0, v00000000009b2870_0;  alias, 1 drivers
v00000000009b2370_0 .var "sgn_pre", 0 0;
E_0000000000956250 .event posedge, v000000000094dbc0_0;
S_00000000008ec910 .scope module, "sync_ins" "sync" 3 32, 7 3 0, S_0000000000938960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "data_raw";
    .port_info 2 /OUTPUT 1 "data";
P_00000000009562d0 .param/l "width" 0 7 4, +C4<00000000000000000000000000000001>;
v00000000009b1d30_0 .net "clk", 0 0, v00000000009b1290_0;  alias, 1 drivers
v00000000009b2870_0 .var "data", 0 0;
v00000000009b1ab0_0 .net "data_raw", 0 0, v00000000009b0ed0_0;  alias, 1 drivers
v00000000009b1c90_0 .var "internal", 0 0;
    .scope S_00000000009426c0;
T_0 ;
    %pushi/vec4 124, 0, 7;
    %store/vec4 v000000000094e700_0, 0, 7;
    %end;
    .thread T_0, $init;
    .scope S_00000000009426c0;
T_1 ;
    %wait E_0000000000956010;
    %load/vec4 v000000000094df80_0;
    %flag_set/vec4 8;
    %load/vec4 v000000000094e700_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_1.0, 9;
    %pushi/vec4 124, 0, 65;
    %jmp/1 T_1.1, 9;
T_1.0 ; End of true expr.
    %load/vec4 v000000000094e700_0;
    %pad/u 65;
    %subi 1, 0, 65;
    %jmp/0 T_1.1, 9;
 ; End of false expr.
    %blend;
T_1.1;
    %pad/u 7;
    %assign/vec4 v000000000094e700_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000008ec780;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009b2370_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_00000000008ec780;
T_3 ;
    %wait E_0000000000956250;
    %load/vec4 v000000000094d9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v00000000009b0c50_0;
    %assign/vec4 v00000000009b2370_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000008ec910;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009b2870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009b1c90_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_00000000008ec910;
T_5 ;
    %wait E_0000000000956250;
    %load/vec4 v00000000009b1c90_0;
    %load/vec4 v00000000009b1ab0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v00000000009b1c90_0, 0;
    %assign/vec4 v00000000009b2870_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000938960;
T_6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000009b24b0_0, 0, 2;
    %pushi/vec4 49, 0, 6;
    %store/vec4 v00000000009b2690_0, 0, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000009b1bf0_0, 0, 2;
    %end;
    .thread T_6, $init;
    .scope S_0000000000938960;
T_7 ;
    %wait E_0000000000956250;
    %load/vec4 v00000000009b1dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000000009b1bf0_0;
    %addi 1, 0, 2;
    %assign/vec4 v00000000009b1bf0_0, 0;
T_7.0 ;
    %load/vec4 v00000000009b24b0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v00000000009b2690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_7.5, 8;
    %pushi/vec4 19, 0, 32;
    %jmp/1 T_7.6, 8;
T_7.5 ; End of true expr.
    %load/vec4 v00000000009b2690_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_7.6, 8;
 ; End of false expr.
    %blend;
T_7.6;
    %pad/u 6;
    %assign/vec4 v00000000009b2690_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v00000000009b10b0_0;
    %flag_set/vec4 8;
    %load/vec4 v00000000009b2690_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_7.7, 9;
    %pushi/vec4 19, 0, 32;
    %jmp/1 T_7.8, 9;
T_7.7 ; End of true expr.
    %load/vec4 v00000000009b2690_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_7.8, 9;
 ; End of false expr.
    %blend;
T_7.8;
    %pad/u 6;
    %assign/vec4 v00000000009b2690_0, 0;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %load/vec4 v00000000009b24b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %jmp T_7.13;
T_7.9 ;
    %load/vec4 v00000000009b1010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.14, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000000009b24b0_0, 0;
T_7.14 ;
    %jmp T_7.13;
T_7.10 ;
    %load/vec4 v00000000009b1f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.16, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000000009b24b0_0, 0;
T_7.16 ;
    %jmp T_7.13;
T_7.11 ;
    %load/vec4 v00000000009b0d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.18, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000000009b24b0_0, 0;
T_7.18 ;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v00000000009b2410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.20, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000009b24b0_0, 0;
T_7.20 ;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7;
    .scope S_00000000009387d0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000009b20f0_0, 0, 32;
    %end;
    .thread T_8, $init;
    .scope S_00000000009387d0;
T_9 ;
    %delay 5000, 0;
    %load/vec4 v00000000009b1290_0;
    %inv;
    %store/vec4 v00000000009b1290_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_00000000009387d0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009b1290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009b0ed0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009b0ed0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000009b20f0_0, 0, 32;
T_10.0 ;
    %load/vec4 v00000000009b20f0_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_10.1, 5;
    %delay 100000, 0;
    %load/vec4 v00000000009b0ed0_0;
    %inv;
    %store/vec4 v00000000009b0ed0_0, 0, 1;
    %load/vec4 v00000000009b20f0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v00000000009b20f0_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_00000000009387d0;
T_11 ;
    %delay 5000000, 0;
    %vpi_call/w 5 48 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_00000000009387d0;
T_12 ;
    %vpi_call/w 5 53 "$dumpfile", "out.vcd" {0 0 0};
    %vpi_call/w 5 54 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000000009387d0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_00000000009387d0;
T_13 ;
    %vpi_call/w 5 59 "$monitor", $stime, " ", v00000000009b1290_0, " ", " ", v00000000009b0ed0_0, " ", v00000000009b2050_0, " ", v00000000009b1e70_0, " ", v00000000009b0b10_0, " ", v00000000009b1150_0, " ", v00000000009b1fb0_0 {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "./entry.sv";
    "./modules/pwm.sv";
    "tb.sv";
    "./modules/edge_det.sv";
    "./modules/sync.sv";
