Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Apr  8 00:56:57 2020
| Host         : DESKTOP-EAMGFGQ running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xczu3eg-sbva484-1-e
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 1
+---------+----------+-----------------------------------+------------+
| Rule    | Severity | Description                       | Violations |
+---------+----------+-----------------------------------+------------+
| CLKC-40 | Advisory | Substitute PLLE4 for MMCME4 check | 1          |
+---------+----------+-----------------------------------+------------+

2. REPORT DETAILS
-----------------
CLKC-40#1 Advisory
Substitute PLLE4 for MMCME4 check  
The MMCME4 cell design_1_i/pattern_0/inst/syncgen/pckgen/MMCME2_BASE_inst has a single input clock whose source driver, UNKNOWN, is not optimally located and the MMCM has a configuration which could be accommodated by a PLL.  Consider changing the MMCM to a PLL which could align better with the input clock driver.
Related violations: <none>


