/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [13:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire celloutsig_0_1z;
  reg [9:0] celloutsig_0_3z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [7:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [5:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [16:0] celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire [12:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = in_data[174] ? in_data[109] : in_data[144];
  assign celloutsig_0_1z = celloutsig_0_0z[0] ? in_data[94] : celloutsig_0_0z[2];
  assign celloutsig_1_2z = in_data[172] ? celloutsig_1_0z : in_data[137];
  assign celloutsig_1_6z = celloutsig_1_1z[1] ? celloutsig_1_3z[3] : celloutsig_1_5z[10];
  assign celloutsig_1_12z = celloutsig_1_1z[0] ? celloutsig_1_7z : in_data[163];
  assign celloutsig_1_18z = !(celloutsig_1_15z ? celloutsig_1_3z[16] : celloutsig_1_11z[7]);
  assign celloutsig_1_15z = !(celloutsig_1_4z[6] ? celloutsig_1_7z : celloutsig_1_7z);
  assign celloutsig_1_7z = ~(celloutsig_1_4z[3] | celloutsig_1_4z[6]);
  assign celloutsig_1_10z = ~(celloutsig_1_6z | celloutsig_1_9z);
  assign celloutsig_1_13z = ~(celloutsig_1_0z | celloutsig_1_7z);
  assign celloutsig_1_9z = ~celloutsig_1_1z[0];
  assign celloutsig_1_19z = celloutsig_1_16z[3:1] < { celloutsig_1_16z[1], celloutsig_1_9z, celloutsig_1_15z };
  assign celloutsig_1_16z = { celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_6z } % { 1'h1, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_2z };
  assign celloutsig_1_3z = { in_data[159:150], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z } % { 1'h1, in_data[176:168], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z[2:1], in_data[96] };
  assign celloutsig_0_12z = celloutsig_0_4z[4] ? celloutsig_0_3z[9:2] : { celloutsig_0_0z[8:2], celloutsig_0_1z };
  assign celloutsig_1_4z = celloutsig_1_1z[2] ? { 1'h1, celloutsig_1_1z[1], celloutsig_1_0z, 1'h1, celloutsig_1_1z[1:0], 1'h1, celloutsig_1_1z[1:0], celloutsig_1_0z } : in_data[106:97];
  assign celloutsig_1_5z = celloutsig_1_1z[2] ? { in_data[149:143], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, 1'h1, celloutsig_1_1z[1:0] } : in_data[183:171];
  assign celloutsig_1_11z = celloutsig_1_7z ? { celloutsig_1_3z[12:6], celloutsig_1_8z } : { celloutsig_1_4z[9:3], celloutsig_1_6z };
  assign celloutsig_0_4z = ~ in_data[82:76];
  assign celloutsig_0_11z = | celloutsig_0_3z;
  assign celloutsig_1_8z = ^ { celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_1z = in_data[132:130] >>> { in_data[177], celloutsig_1_0z, celloutsig_1_0z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_0z = 14'h0000;
    else if (!celloutsig_1_19z) celloutsig_0_0z = in_data[57:44];
  always_latch
    if (!clkin_data[32]) celloutsig_0_3z = 10'h000;
    else if (celloutsig_1_19z) celloutsig_0_3z = celloutsig_0_0z[12:3];
  assign { out_data[128], out_data[96], out_data[32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_11z, celloutsig_0_12z };
endmodule
