// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="matrixmul_matrixmul,hls_ip_2021_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.061000,HLS_SYN_LAT=34,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=249,HLS_SYN_LUT=387,HLS_VERSION=2021_2}" *)

module matrixmul (
        ap_local_block,
        ap_local_deadlock,
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        a_address0,
        a_ce0,
        a_q0,
        b_address0,
        b_ce0,
        b_q0,
        res_address0,
        res_ce0,
        res_we0,
        res_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

output   ap_local_block;
output   ap_local_deadlock;
input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [3:0] a_address0;
output   a_ce0;
input  [7:0] a_q0;
output  [3:0] b_address0;
output   b_ce0;
input  [7:0] b_q0;
output  [3:0] res_address0;
output   res_ce0;
output   res_we0;
output  [15:0] res_d0;

reg ap_idle;
reg a_ce0;
reg b_ce0;
reg res_ce0;
reg res_we0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln54_fu_160_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln56_fu_175_p2;
reg   [0:0] icmp_ln56_reg_454;
wire   [1:0] select_ln54_1_fu_230_p3;
reg   [1:0] select_ln54_1_reg_462;
wire   [0:0] or_ln56_fu_260_p2;
reg   [0:0] or_ln56_reg_468;
reg   [0:0] or_ln56_reg_468_pp0_iter2_reg;
reg   [0:0] or_ln56_reg_468_pp0_iter3_reg;
reg   [0:0] or_ln56_reg_468_pp0_iter4_reg;
wire   [1:0] select_ln56_fu_265_p3;
reg   [1:0] select_ln56_reg_473;
wire   [1:0] select_ln56_2_fu_273_p3;
reg   [1:0] select_ln56_2_reg_479;
wire   [0:0] icmp_ln59_1_fu_287_p2;
reg   [0:0] icmp_ln59_1_reg_484;
reg   [0:0] icmp_ln59_1_reg_484_pp0_iter2_reg;
reg   [0:0] icmp_ln59_1_reg_484_pp0_iter3_reg;
reg   [0:0] icmp_ln59_1_reg_484_pp0_iter4_reg;
reg   [0:0] icmp_ln59_1_reg_484_pp0_iter5_reg;
wire   [3:0] add_ln57_fu_327_p2;
reg   [3:0] add_ln57_reg_488;
reg   [3:0] add_ln57_reg_488_pp0_iter3_reg;
reg   [3:0] add_ln57_reg_488_pp0_iter4_reg;
reg   [3:0] add_ln57_reg_488_pp0_iter5_reg;
wire   [63:0] zext_ln60_2_fu_342_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln60_3_fu_366_p1;
wire   [63:0] zext_ln57_1_fu_389_p1;
reg   [15:0] empty_fu_64;
wire   [15:0] grp_fu_397_p3;
reg   [15:0] ap_sig_allocacmp_p_load;
wire    ap_loop_init;
reg   [1:0] k_fu_68;
wire   [1:0] add_ln59_fu_281_p2;
reg   [1:0] j_fu_72;
reg   [3:0] indvar_flatten_fu_76;
wire   [3:0] select_ln56_3_fu_190_p3;
reg   [3:0] ap_sig_allocacmp_indvar_flatten_load_1;
reg   [3:0] ap_sig_allocacmp_indvar_flatten_load;
reg   [1:0] i_fu_80;
reg   [4:0] indvar_flatten15_fu_84;
wire   [4:0] add_ln54_1_fu_166_p2;
reg   [4:0] ap_sig_allocacmp_indvar_flatten15_load;
wire   [3:0] add_ln56_1_fu_184_p2;
wire   [1:0] add_ln54_fu_217_p2;
wire   [0:0] icmp_ln59_fu_242_p2;
wire   [0:0] xor_ln54_fu_237_p2;
wire   [1:0] select_ln54_fu_223_p3;
wire   [0:0] and_ln54_fu_248_p2;
wire   [1:0] add_ln56_fu_254_p2;
wire   [3:0] tmp_fu_311_p3;
wire   [3:0] zext_ln60_fu_308_p1;
wire   [3:0] sub_ln60_fu_318_p2;
wire   [3:0] zext_ln57_fu_324_p1;
wire   [3:0] zext_ln60_1_fu_333_p1;
wire   [3:0] add_ln60_1_fu_336_p2;
wire   [3:0] tmp_1_fu_347_p3;
wire   [3:0] sub_ln60_1_fu_354_p2;
wire   [3:0] add_ln60_2_fu_360_p2;
wire   [15:0] grp_fu_397_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_163;
reg    ap_condition_165;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_done_reg = 1'b0;
end

matrixmul_mac_muladd_8s_8s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_8s_16ns_16_4_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(b_q0),
    .din1(a_q0),
    .din2(grp_fu_397_p2),
    .ce(1'b1),
    .dout(grp_fu_397_p3)
);

matrixmul_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(1'b1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_163)) begin
            empty_fu_64 <= 16'd0;
        end else if ((ap_enable_reg_pp0_iter6 == 1'b1)) begin
            empty_fu_64 <= grp_fu_397_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_loop_init == 1'b1))) begin
            i_fu_80 <= 2'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            i_fu_80 <= select_ln54_1_fu_230_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_165)) begin
        if ((icmp_ln54_fu_160_p2 == 1'd0)) begin
            indvar_flatten15_fu_84 <= add_ln54_1_fu_166_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten15_fu_84 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_165)) begin
        if ((icmp_ln54_fu_160_p2 == 1'd0)) begin
            indvar_flatten_fu_76 <= select_ln56_3_fu_190_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_76 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_loop_init == 1'b1))) begin
            j_fu_72 <= 2'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            j_fu_72 <= select_ln56_2_fu_273_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_loop_init == 1'b1))) begin
            k_fu_68 <= 2'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            k_fu_68 <= add_ln59_fu_281_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln57_reg_488 <= add_ln57_fu_327_p2;
        add_ln57_reg_488_pp0_iter3_reg <= add_ln57_reg_488;
        add_ln57_reg_488_pp0_iter4_reg <= add_ln57_reg_488_pp0_iter3_reg;
        add_ln57_reg_488_pp0_iter5_reg <= add_ln57_reg_488_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        icmp_ln59_1_reg_484_pp0_iter2_reg <= icmp_ln59_1_reg_484;
        icmp_ln59_1_reg_484_pp0_iter3_reg <= icmp_ln59_1_reg_484_pp0_iter2_reg;
        icmp_ln59_1_reg_484_pp0_iter4_reg <= icmp_ln59_1_reg_484_pp0_iter3_reg;
        icmp_ln59_1_reg_484_pp0_iter5_reg <= icmp_ln59_1_reg_484_pp0_iter4_reg;
        or_ln56_reg_468_pp0_iter2_reg <= or_ln56_reg_468;
        or_ln56_reg_468_pp0_iter3_reg <= or_ln56_reg_468_pp0_iter2_reg;
        or_ln56_reg_468_pp0_iter4_reg <= or_ln56_reg_468_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln59_1_reg_484 <= icmp_ln59_1_fu_287_p2;
        or_ln56_reg_468 <= or_ln56_fu_260_p2;
        select_ln54_1_reg_462 <= select_ln54_1_fu_230_p3;
        select_ln56_2_reg_479 <= select_ln56_2_fu_273_p3;
        select_ln56_reg_473 <= select_ln56_fu_265_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln54_fu_160_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln56_reg_454 <= icmp_ln56_fu_175_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        a_ce0 = 1'b1;
    end else begin
        a_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln54_fu_160_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten15_load = 5'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten15_load = indvar_flatten15_fu_84;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten_load = 4'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_76;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten_load_1 = 4'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load_1 = indvar_flatten_fu_76;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_sig_allocacmp_p_load = grp_fu_397_p3;
    end else begin
        ap_sig_allocacmp_p_load = empty_fu_64;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        b_ce0 = 1'b1;
    end else begin
        b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        res_ce0 = 1'b1;
    end else begin
        res_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln59_1_reg_484_pp0_iter5_reg == 1'd1))) begin
        res_we0 = 1'b1;
    end else begin
        res_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_address0 = zext_ln60_2_fu_342_p1;

assign add_ln54_1_fu_166_p2 = (ap_sig_allocacmp_indvar_flatten15_load + 5'd1);

assign add_ln54_fu_217_p2 = (i_fu_80 + 2'd1);

assign add_ln56_1_fu_184_p2 = (ap_sig_allocacmp_indvar_flatten_load + 4'd1);

assign add_ln56_fu_254_p2 = (select_ln54_fu_223_p3 + 2'd1);

assign add_ln57_fu_327_p2 = (sub_ln60_fu_318_p2 + zext_ln57_fu_324_p1);

assign add_ln59_fu_281_p2 = (select_ln56_fu_265_p3 + 2'd1);

assign add_ln60_1_fu_336_p2 = (sub_ln60_fu_318_p2 + zext_ln60_1_fu_333_p1);

assign add_ln60_2_fu_360_p2 = (sub_ln60_1_fu_354_p2 + zext_ln57_fu_324_p1);

assign and_ln54_fu_248_p2 = (xor_ln54_fu_237_p2 & icmp_ln59_fu_242_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_163 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_loop_init == 1'b1));
end

always @ (*) begin
    ap_condition_165 = ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_local_block = 1'b0;

assign ap_local_deadlock = 1'b0;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign b_address0 = zext_ln60_3_fu_366_p1;

assign grp_fu_397_p2 = ((or_ln56_reg_468_pp0_iter4_reg[0:0] == 1'b1) ? 16'd0 : ap_sig_allocacmp_p_load);

assign icmp_ln54_fu_160_p2 = ((ap_sig_allocacmp_indvar_flatten15_load == 5'd27) ? 1'b1 : 1'b0);

assign icmp_ln56_fu_175_p2 = ((ap_sig_allocacmp_indvar_flatten_load_1 == 4'd9) ? 1'b1 : 1'b0);

assign icmp_ln59_1_fu_287_p2 = ((add_ln59_fu_281_p2 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln59_fu_242_p2 = ((k_fu_68 == 2'd3) ? 1'b1 : 1'b0);

assign or_ln56_fu_260_p2 = (icmp_ln56_reg_454 | and_ln54_fu_248_p2);

assign res_address0 = zext_ln57_1_fu_389_p1;

assign res_d0 = grp_fu_397_p3;

assign select_ln54_1_fu_230_p3 = ((icmp_ln56_reg_454[0:0] == 1'b1) ? add_ln54_fu_217_p2 : i_fu_80);

assign select_ln54_fu_223_p3 = ((icmp_ln56_reg_454[0:0] == 1'b1) ? 2'd0 : j_fu_72);

assign select_ln56_2_fu_273_p3 = ((and_ln54_fu_248_p2[0:0] == 1'b1) ? add_ln56_fu_254_p2 : select_ln54_fu_223_p3);

assign select_ln56_3_fu_190_p3 = ((icmp_ln56_fu_175_p2[0:0] == 1'b1) ? 4'd1 : add_ln56_1_fu_184_p2);

assign select_ln56_fu_265_p3 = ((or_ln56_fu_260_p2[0:0] == 1'b1) ? 2'd0 : k_fu_68);

assign sub_ln60_1_fu_354_p2 = (tmp_1_fu_347_p3 - zext_ln60_1_fu_333_p1);

assign sub_ln60_fu_318_p2 = (tmp_fu_311_p3 - zext_ln60_fu_308_p1);

assign tmp_1_fu_347_p3 = {{select_ln56_reg_473}, {2'd0}};

assign tmp_fu_311_p3 = {{select_ln54_1_reg_462}, {2'd0}};

assign xor_ln54_fu_237_p2 = (icmp_ln56_reg_454 ^ 1'd1);

assign zext_ln57_1_fu_389_p1 = add_ln57_reg_488_pp0_iter5_reg;

assign zext_ln57_fu_324_p1 = select_ln56_2_reg_479;

assign zext_ln60_1_fu_333_p1 = select_ln56_reg_473;

assign zext_ln60_2_fu_342_p1 = add_ln60_1_fu_336_p2;

assign zext_ln60_3_fu_366_p1 = add_ln60_2_fu_360_p2;

assign zext_ln60_fu_308_p1 = select_ln54_1_reg_462;

endmodule //matrixmul
