EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 7
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 6125 2375 1475 1650
U 5F66CA66
F0 "Sheet5F66CA65" 50
F1 "MCU.sch" 50
F2 "USB_ULPI_STP" O L 6125 2850 50 
F3 "USB_ULPI_DIR" I L 6125 2925 50 
F4 "USB_ULPI_NXT" I L 6125 2775 50 
F5 "USB_ULPI_D0" B L 6125 3075 50 
F6 "USB_ULPI_CK" I L 6125 2700 50 
F7 "USB_ULPI_D1" B L 6125 3150 50 
F8 "USB_ULPI_D2" B L 6125 3225 50 
F9 "USB_ULPI_D3" B L 6125 3300 50 
F10 "USB_ULPI_D4" B L 6125 3375 50 
F11 "USB_ULPI_D5" B L 6125 3450 50 
F12 "USB_ULPI_D6" B L 6125 3525 50 
F13 "USB_ULPI_D7" B L 6125 3600 50 
$EndSheet
$Sheet
S 4400 2500 1375 1675
U 5F66CB5F
F0 "Sheet5F66CB5E" 50
F1 "USB.sch" 50
F2 "DATA0" B R 5775 3075 50 
F3 "DATA1" B R 5775 3150 50 
F4 "DATA2" B R 5775 3225 50 
F5 "DATA3" B R 5775 3300 50 
F6 "DATA4" B R 5775 3375 50 
F7 "DATA5" B R 5775 3450 50 
F8 "DATA6" B R 5775 3525 50 
F9 "DATA7" B R 5775 3600 50 
F10 "NXT" O R 5775 2775 50 
F11 "DIR" O R 5775 2925 50 
F12 "STP" I R 5775 2850 50 
F13 "CLK" O R 5775 2700 50 
F14 "RESET" I R 5775 2575 50 
F15 "3.3V" I L 4400 2700 50 
F16 "5V_USB" O L 4400 2800 50 
$EndSheet
Text Notes 4725 2925 0    118  ~ 24
USB
$Sheet
S 7275 5150 1750 625 
U 5F6CBD4C
F0 "Sheet5F6CBD4B" 118
F1 "FPGA.sch" 118
$EndSheet
$Sheet
S 3875 5200 1500 875 
U 5F6D344A
F0 "Sheet5F6D3449" 118
F1 "analogIn.sch" 118
$EndSheet
Wire Wire Line
	5775 3075 6125 3075
Wire Wire Line
	5775 3150 6125 3150
Wire Wire Line
	5775 3225 6125 3225
Wire Wire Line
	5775 3300 6125 3300
Wire Wire Line
	5775 3375 6125 3375
Wire Wire Line
	5775 3450 6125 3450
Wire Wire Line
	5775 3525 6125 3525
Wire Wire Line
	5775 3600 6125 3600
Wire Wire Line
	5775 2700 6125 2700
Wire Wire Line
	5775 2775 6125 2775
Wire Wire Line
	5775 2850 6125 2850
Wire Wire Line
	5775 2925 6125 2925
$EndSCHEMATC
