{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1565880091151 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus Prime " "Running Quartus Prime Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565880091152 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 15 16:41:30 2019 " "Processing started: Thu Aug 15 16:41:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565880091152 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1565880091152 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MAX1000 -c MAX1000 --generate_symbol=/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_CONTROL.v " "Command: quartus_map --read_settings_files=on --write_settings_files=off MAX1000 -c MAX1000 --generate_symbol=/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_CONTROL.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1565880091153 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "POWER power AC_MOTOR_CONTROL.v(3) " "Verilog HDL Declaration information at AC_MOTOR_CONTROL.v(3): object \"POWER\" differs only in case from object \"power\" in the same scope" {  } { { "src/AC_MOTOR/AC_MOTOR_CONTROL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_CONTROL.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1565880091799 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DELAY delay AC_MOTOR_CONTROL.v(8) " "Verilog HDL Declaration information at AC_MOTOR_CONTROL.v(8): object \"DELAY\" differs only in case from object \"delay\" in the same scope" {  } { { "src/AC_MOTOR/AC_MOTOR_CONTROL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_CONTROL.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1565880091800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MODULATION modulation AC_MOTOR_CONTROL.v(7) " "Verilog HDL Declaration information at AC_MOTOR_CONTROL.v(7): object \"MODULATION\" differs only in case from object \"modulation\" in the same scope" {  } { { "src/AC_MOTOR/AC_MOTOR_CONTROL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_CONTROL.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1565880091800 ""}
{ "Info" "IVRFX_PARAM_DEFAULT_VAL_NOT_CREATED" "" "The following parameters' default values are not included in the symbol/instantiation/component file created." { { "Info" "IVRFX_PARAM_DEFAULT_VAL_NOT_CREATED_SUB" "delay_min " "Can't create default value string in symbol/instantiation/component file for parameter \"delay_min\" because its default value is not a literal." {  } {  } 0 10671 "Can't create default value string in symbol/instantiation/component file for parameter \"%1!s!\" because its default value is not a literal." 0 0 "Design Software" 0 -1 1565880091803 ""}  } {  } 0 10672 "The following parameters' default values are not included in the symbol/instantiation/component file created." 0 0 "Design Software" 0 -1 1565880091803 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create Symbol File 0 s 0 s Quartus Prime " "Quartus Prime Create Symbol File was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1336 " "Peak virtual memory: 1336 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565880091809 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 15 16:41:31 2019 " "Processing ended: Thu Aug 15 16:41:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565880091809 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565880091809 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565880091809 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1565880091809 ""}
