Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr 20 12:49:06 2023
| Host         : PC-631 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (168)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (330)
5. checking no_input_delay (4)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (168)
--------------------------
 There are 134 register/latch pins with no clock driven by root clock pin: clk_en1/ce_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: clk_en2/ce_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (330)
--------------------------------------------------
 There are 330 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.852        0.000                      0                  204        0.210        0.000                      0                  204        4.500        0.000                       0                   112  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.852        0.000                      0                  204        0.210        0.000                      0                  204        4.500        0.000                       0                   112  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.852ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.852ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/sig_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/sig_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.659ns  (logic 1.076ns (19.014%)  route 4.583ns (80.986%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.641     5.193    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y1           FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456     5.649 r  driver_seg_4/clk_en0/sig_cnt_reg[5]/Q
                         net (fo=2, routed)           0.876     6.525    driver_seg_4/clk_en0/sig_cnt_reg[5]
    SLICE_X0Y0           LUT4 (Prop_lut4_I0_O)        0.124     6.649 r  driver_seg_4/clk_en0/sig_cnt[0]_i_11/O
                         net (fo=1, routed)           0.582     7.231    driver_seg_4/clk_en0/sig_cnt[0]_i_11_n_0
    SLICE_X2Y2           LUT6 (Prop_lut6_I5_O)        0.124     7.355 r  driver_seg_4/clk_en0/sig_cnt[0]_i_8/O
                         net (fo=1, routed)           0.514     7.869    driver_seg_4/clk_en0/sig_cnt[0]_i_8_n_0
    SLICE_X2Y4           LUT6 (Prop_lut6_I3_O)        0.124     7.993 r  driver_seg_4/clk_en0/sig_cnt[0]_i_5/O
                         net (fo=1, routed)           0.449     8.442    driver_seg_4/clk_en0/sig_cnt[0]_i_5_n_0
    SLICE_X2Y7           LUT6 (Prop_lut6_I0_O)        0.124     8.566 r  driver_seg_4/clk_en0/sig_cnt[0]_i_3/O
                         net (fo=2, routed)           0.800     9.366    driver_seg_4/clk_en0/sig_cnt[0]_i_3_n_0
    SLICE_X0Y11          LUT2 (Prop_lut2_I1_O)        0.124     9.490 r  driver_seg_4/clk_en0/sig_cnt[0]_i_1/O
                         net (fo=31, routed)          1.362    10.852    driver_seg_4/clk_en0/sig_cnt[0]_i_1_n_0
    SLICE_X1Y0           FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.523    14.895    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[0]/C
                         clock pessimism              0.273    15.168    
                         clock uncertainty           -0.035    15.132    
    SLICE_X1Y0           FDRE (Setup_fdre_C_R)       -0.429    14.703    driver_seg_4/clk_en0/sig_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                         -10.852    
  -------------------------------------------------------------------
                         slack                                  3.852    

Slack (MET) :             3.852ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/sig_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/sig_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.659ns  (logic 1.076ns (19.014%)  route 4.583ns (80.986%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.641     5.193    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y1           FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456     5.649 r  driver_seg_4/clk_en0/sig_cnt_reg[5]/Q
                         net (fo=2, routed)           0.876     6.525    driver_seg_4/clk_en0/sig_cnt_reg[5]
    SLICE_X0Y0           LUT4 (Prop_lut4_I0_O)        0.124     6.649 r  driver_seg_4/clk_en0/sig_cnt[0]_i_11/O
                         net (fo=1, routed)           0.582     7.231    driver_seg_4/clk_en0/sig_cnt[0]_i_11_n_0
    SLICE_X2Y2           LUT6 (Prop_lut6_I5_O)        0.124     7.355 r  driver_seg_4/clk_en0/sig_cnt[0]_i_8/O
                         net (fo=1, routed)           0.514     7.869    driver_seg_4/clk_en0/sig_cnt[0]_i_8_n_0
    SLICE_X2Y4           LUT6 (Prop_lut6_I3_O)        0.124     7.993 r  driver_seg_4/clk_en0/sig_cnt[0]_i_5/O
                         net (fo=1, routed)           0.449     8.442    driver_seg_4/clk_en0/sig_cnt[0]_i_5_n_0
    SLICE_X2Y7           LUT6 (Prop_lut6_I0_O)        0.124     8.566 r  driver_seg_4/clk_en0/sig_cnt[0]_i_3/O
                         net (fo=2, routed)           0.800     9.366    driver_seg_4/clk_en0/sig_cnt[0]_i_3_n_0
    SLICE_X0Y11          LUT2 (Prop_lut2_I1_O)        0.124     9.490 r  driver_seg_4/clk_en0/sig_cnt[0]_i_1/O
                         net (fo=31, routed)          1.362    10.852    driver_seg_4/clk_en0/sig_cnt[0]_i_1_n_0
    SLICE_X1Y0           FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.523    14.895    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[1]/C
                         clock pessimism              0.273    15.168    
                         clock uncertainty           -0.035    15.132    
    SLICE_X1Y0           FDRE (Setup_fdre_C_R)       -0.429    14.703    driver_seg_4/clk_en0/sig_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                         -10.852    
  -------------------------------------------------------------------
                         slack                                  3.852    

Slack (MET) :             3.852ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/sig_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/sig_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.659ns  (logic 1.076ns (19.014%)  route 4.583ns (80.986%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.641     5.193    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y1           FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456     5.649 r  driver_seg_4/clk_en0/sig_cnt_reg[5]/Q
                         net (fo=2, routed)           0.876     6.525    driver_seg_4/clk_en0/sig_cnt_reg[5]
    SLICE_X0Y0           LUT4 (Prop_lut4_I0_O)        0.124     6.649 r  driver_seg_4/clk_en0/sig_cnt[0]_i_11/O
                         net (fo=1, routed)           0.582     7.231    driver_seg_4/clk_en0/sig_cnt[0]_i_11_n_0
    SLICE_X2Y2           LUT6 (Prop_lut6_I5_O)        0.124     7.355 r  driver_seg_4/clk_en0/sig_cnt[0]_i_8/O
                         net (fo=1, routed)           0.514     7.869    driver_seg_4/clk_en0/sig_cnt[0]_i_8_n_0
    SLICE_X2Y4           LUT6 (Prop_lut6_I3_O)        0.124     7.993 r  driver_seg_4/clk_en0/sig_cnt[0]_i_5/O
                         net (fo=1, routed)           0.449     8.442    driver_seg_4/clk_en0/sig_cnt[0]_i_5_n_0
    SLICE_X2Y7           LUT6 (Prop_lut6_I0_O)        0.124     8.566 r  driver_seg_4/clk_en0/sig_cnt[0]_i_3/O
                         net (fo=2, routed)           0.800     9.366    driver_seg_4/clk_en0/sig_cnt[0]_i_3_n_0
    SLICE_X0Y11          LUT2 (Prop_lut2_I1_O)        0.124     9.490 r  driver_seg_4/clk_en0/sig_cnt[0]_i_1/O
                         net (fo=31, routed)          1.362    10.852    driver_seg_4/clk_en0/sig_cnt[0]_i_1_n_0
    SLICE_X1Y0           FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.523    14.895    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[2]/C
                         clock pessimism              0.273    15.168    
                         clock uncertainty           -0.035    15.132    
    SLICE_X1Y0           FDRE (Setup_fdre_C_R)       -0.429    14.703    driver_seg_4/clk_en0/sig_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                         -10.852    
  -------------------------------------------------------------------
                         slack                                  3.852    

Slack (MET) :             3.852ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/sig_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/sig_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.659ns  (logic 1.076ns (19.014%)  route 4.583ns (80.986%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.641     5.193    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y1           FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456     5.649 r  driver_seg_4/clk_en0/sig_cnt_reg[5]/Q
                         net (fo=2, routed)           0.876     6.525    driver_seg_4/clk_en0/sig_cnt_reg[5]
    SLICE_X0Y0           LUT4 (Prop_lut4_I0_O)        0.124     6.649 r  driver_seg_4/clk_en0/sig_cnt[0]_i_11/O
                         net (fo=1, routed)           0.582     7.231    driver_seg_4/clk_en0/sig_cnt[0]_i_11_n_0
    SLICE_X2Y2           LUT6 (Prop_lut6_I5_O)        0.124     7.355 r  driver_seg_4/clk_en0/sig_cnt[0]_i_8/O
                         net (fo=1, routed)           0.514     7.869    driver_seg_4/clk_en0/sig_cnt[0]_i_8_n_0
    SLICE_X2Y4           LUT6 (Prop_lut6_I3_O)        0.124     7.993 r  driver_seg_4/clk_en0/sig_cnt[0]_i_5/O
                         net (fo=1, routed)           0.449     8.442    driver_seg_4/clk_en0/sig_cnt[0]_i_5_n_0
    SLICE_X2Y7           LUT6 (Prop_lut6_I0_O)        0.124     8.566 r  driver_seg_4/clk_en0/sig_cnt[0]_i_3/O
                         net (fo=2, routed)           0.800     9.366    driver_seg_4/clk_en0/sig_cnt[0]_i_3_n_0
    SLICE_X0Y11          LUT2 (Prop_lut2_I1_O)        0.124     9.490 r  driver_seg_4/clk_en0/sig_cnt[0]_i_1/O
                         net (fo=31, routed)          1.362    10.852    driver_seg_4/clk_en0/sig_cnt[0]_i_1_n_0
    SLICE_X1Y0           FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.523    14.895    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[3]/C
                         clock pessimism              0.273    15.168    
                         clock uncertainty           -0.035    15.132    
    SLICE_X1Y0           FDRE (Setup_fdre_C_R)       -0.429    14.703    driver_seg_4/clk_en0/sig_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                         -10.852    
  -------------------------------------------------------------------
                         slack                                  3.852    

Slack (MET) :             4.004ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/sig_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/sig_cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.506ns  (logic 1.076ns (19.543%)  route 4.430ns (80.457%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.641     5.193    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y1           FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456     5.649 r  driver_seg_4/clk_en0/sig_cnt_reg[5]/Q
                         net (fo=2, routed)           0.876     6.525    driver_seg_4/clk_en0/sig_cnt_reg[5]
    SLICE_X0Y0           LUT4 (Prop_lut4_I0_O)        0.124     6.649 r  driver_seg_4/clk_en0/sig_cnt[0]_i_11/O
                         net (fo=1, routed)           0.582     7.231    driver_seg_4/clk_en0/sig_cnt[0]_i_11_n_0
    SLICE_X2Y2           LUT6 (Prop_lut6_I5_O)        0.124     7.355 r  driver_seg_4/clk_en0/sig_cnt[0]_i_8/O
                         net (fo=1, routed)           0.514     7.869    driver_seg_4/clk_en0/sig_cnt[0]_i_8_n_0
    SLICE_X2Y4           LUT6 (Prop_lut6_I3_O)        0.124     7.993 r  driver_seg_4/clk_en0/sig_cnt[0]_i_5/O
                         net (fo=1, routed)           0.449     8.442    driver_seg_4/clk_en0/sig_cnt[0]_i_5_n_0
    SLICE_X2Y7           LUT6 (Prop_lut6_I0_O)        0.124     8.566 r  driver_seg_4/clk_en0/sig_cnt[0]_i_3/O
                         net (fo=2, routed)           0.800     9.366    driver_seg_4/clk_en0/sig_cnt[0]_i_3_n_0
    SLICE_X0Y11          LUT2 (Prop_lut2_I1_O)        0.124     9.490 r  driver_seg_4/clk_en0/sig_cnt[0]_i_1/O
                         net (fo=31, routed)          1.209    10.699    driver_seg_4/clk_en0/sig_cnt[0]_i_1_n_0
    SLICE_X1Y4           FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.522    14.894    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[16]/C
                         clock pessimism              0.273    15.167    
                         clock uncertainty           -0.035    15.131    
    SLICE_X1Y4           FDRE (Setup_fdre_C_R)       -0.429    14.702    driver_seg_4/clk_en0/sig_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                         -10.699    
  -------------------------------------------------------------------
                         slack                                  4.004    

Slack (MET) :             4.004ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/sig_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/sig_cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.506ns  (logic 1.076ns (19.543%)  route 4.430ns (80.457%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.641     5.193    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y1           FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456     5.649 r  driver_seg_4/clk_en0/sig_cnt_reg[5]/Q
                         net (fo=2, routed)           0.876     6.525    driver_seg_4/clk_en0/sig_cnt_reg[5]
    SLICE_X0Y0           LUT4 (Prop_lut4_I0_O)        0.124     6.649 r  driver_seg_4/clk_en0/sig_cnt[0]_i_11/O
                         net (fo=1, routed)           0.582     7.231    driver_seg_4/clk_en0/sig_cnt[0]_i_11_n_0
    SLICE_X2Y2           LUT6 (Prop_lut6_I5_O)        0.124     7.355 r  driver_seg_4/clk_en0/sig_cnt[0]_i_8/O
                         net (fo=1, routed)           0.514     7.869    driver_seg_4/clk_en0/sig_cnt[0]_i_8_n_0
    SLICE_X2Y4           LUT6 (Prop_lut6_I3_O)        0.124     7.993 r  driver_seg_4/clk_en0/sig_cnt[0]_i_5/O
                         net (fo=1, routed)           0.449     8.442    driver_seg_4/clk_en0/sig_cnt[0]_i_5_n_0
    SLICE_X2Y7           LUT6 (Prop_lut6_I0_O)        0.124     8.566 r  driver_seg_4/clk_en0/sig_cnt[0]_i_3/O
                         net (fo=2, routed)           0.800     9.366    driver_seg_4/clk_en0/sig_cnt[0]_i_3_n_0
    SLICE_X0Y11          LUT2 (Prop_lut2_I1_O)        0.124     9.490 r  driver_seg_4/clk_en0/sig_cnt[0]_i_1/O
                         net (fo=31, routed)          1.209    10.699    driver_seg_4/clk_en0/sig_cnt[0]_i_1_n_0
    SLICE_X1Y4           FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.522    14.894    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[17]/C
                         clock pessimism              0.273    15.167    
                         clock uncertainty           -0.035    15.131    
    SLICE_X1Y4           FDRE (Setup_fdre_C_R)       -0.429    14.702    driver_seg_4/clk_en0/sig_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                         -10.699    
  -------------------------------------------------------------------
                         slack                                  4.004    

Slack (MET) :             4.004ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/sig_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/sig_cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.506ns  (logic 1.076ns (19.543%)  route 4.430ns (80.457%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.641     5.193    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y1           FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456     5.649 r  driver_seg_4/clk_en0/sig_cnt_reg[5]/Q
                         net (fo=2, routed)           0.876     6.525    driver_seg_4/clk_en0/sig_cnt_reg[5]
    SLICE_X0Y0           LUT4 (Prop_lut4_I0_O)        0.124     6.649 r  driver_seg_4/clk_en0/sig_cnt[0]_i_11/O
                         net (fo=1, routed)           0.582     7.231    driver_seg_4/clk_en0/sig_cnt[0]_i_11_n_0
    SLICE_X2Y2           LUT6 (Prop_lut6_I5_O)        0.124     7.355 r  driver_seg_4/clk_en0/sig_cnt[0]_i_8/O
                         net (fo=1, routed)           0.514     7.869    driver_seg_4/clk_en0/sig_cnt[0]_i_8_n_0
    SLICE_X2Y4           LUT6 (Prop_lut6_I3_O)        0.124     7.993 r  driver_seg_4/clk_en0/sig_cnt[0]_i_5/O
                         net (fo=1, routed)           0.449     8.442    driver_seg_4/clk_en0/sig_cnt[0]_i_5_n_0
    SLICE_X2Y7           LUT6 (Prop_lut6_I0_O)        0.124     8.566 r  driver_seg_4/clk_en0/sig_cnt[0]_i_3/O
                         net (fo=2, routed)           0.800     9.366    driver_seg_4/clk_en0/sig_cnt[0]_i_3_n_0
    SLICE_X0Y11          LUT2 (Prop_lut2_I1_O)        0.124     9.490 r  driver_seg_4/clk_en0/sig_cnt[0]_i_1/O
                         net (fo=31, routed)          1.209    10.699    driver_seg_4/clk_en0/sig_cnt[0]_i_1_n_0
    SLICE_X1Y4           FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.522    14.894    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[18]/C
                         clock pessimism              0.273    15.167    
                         clock uncertainty           -0.035    15.131    
    SLICE_X1Y4           FDRE (Setup_fdre_C_R)       -0.429    14.702    driver_seg_4/clk_en0/sig_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                         -10.699    
  -------------------------------------------------------------------
                         slack                                  4.004    

Slack (MET) :             4.004ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/sig_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/sig_cnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.506ns  (logic 1.076ns (19.543%)  route 4.430ns (80.457%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.641     5.193    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y1           FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456     5.649 r  driver_seg_4/clk_en0/sig_cnt_reg[5]/Q
                         net (fo=2, routed)           0.876     6.525    driver_seg_4/clk_en0/sig_cnt_reg[5]
    SLICE_X0Y0           LUT4 (Prop_lut4_I0_O)        0.124     6.649 r  driver_seg_4/clk_en0/sig_cnt[0]_i_11/O
                         net (fo=1, routed)           0.582     7.231    driver_seg_4/clk_en0/sig_cnt[0]_i_11_n_0
    SLICE_X2Y2           LUT6 (Prop_lut6_I5_O)        0.124     7.355 r  driver_seg_4/clk_en0/sig_cnt[0]_i_8/O
                         net (fo=1, routed)           0.514     7.869    driver_seg_4/clk_en0/sig_cnt[0]_i_8_n_0
    SLICE_X2Y4           LUT6 (Prop_lut6_I3_O)        0.124     7.993 r  driver_seg_4/clk_en0/sig_cnt[0]_i_5/O
                         net (fo=1, routed)           0.449     8.442    driver_seg_4/clk_en0/sig_cnt[0]_i_5_n_0
    SLICE_X2Y7           LUT6 (Prop_lut6_I0_O)        0.124     8.566 r  driver_seg_4/clk_en0/sig_cnt[0]_i_3/O
                         net (fo=2, routed)           0.800     9.366    driver_seg_4/clk_en0/sig_cnt[0]_i_3_n_0
    SLICE_X0Y11          LUT2 (Prop_lut2_I1_O)        0.124     9.490 r  driver_seg_4/clk_en0/sig_cnt[0]_i_1/O
                         net (fo=31, routed)          1.209    10.699    driver_seg_4/clk_en0/sig_cnt[0]_i_1_n_0
    SLICE_X1Y4           FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.522    14.894    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[19]/C
                         clock pessimism              0.273    15.167    
                         clock uncertainty           -0.035    15.131    
    SLICE_X1Y4           FDRE (Setup_fdre_C_R)       -0.429    14.702    driver_seg_4/clk_en0/sig_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                         -10.699    
  -------------------------------------------------------------------
                         slack                                  4.004    

Slack (MET) :             4.006ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/sig_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/sig_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.505ns  (logic 1.076ns (19.546%)  route 4.429ns (80.454%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.641     5.193    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y1           FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456     5.649 r  driver_seg_4/clk_en0/sig_cnt_reg[5]/Q
                         net (fo=2, routed)           0.876     6.525    driver_seg_4/clk_en0/sig_cnt_reg[5]
    SLICE_X0Y0           LUT4 (Prop_lut4_I0_O)        0.124     6.649 r  driver_seg_4/clk_en0/sig_cnt[0]_i_11/O
                         net (fo=1, routed)           0.582     7.231    driver_seg_4/clk_en0/sig_cnt[0]_i_11_n_0
    SLICE_X2Y2           LUT6 (Prop_lut6_I5_O)        0.124     7.355 r  driver_seg_4/clk_en0/sig_cnt[0]_i_8/O
                         net (fo=1, routed)           0.514     7.869    driver_seg_4/clk_en0/sig_cnt[0]_i_8_n_0
    SLICE_X2Y4           LUT6 (Prop_lut6_I3_O)        0.124     7.993 r  driver_seg_4/clk_en0/sig_cnt[0]_i_5/O
                         net (fo=1, routed)           0.449     8.442    driver_seg_4/clk_en0/sig_cnt[0]_i_5_n_0
    SLICE_X2Y7           LUT6 (Prop_lut6_I0_O)        0.124     8.566 r  driver_seg_4/clk_en0/sig_cnt[0]_i_3/O
                         net (fo=2, routed)           0.800     9.366    driver_seg_4/clk_en0/sig_cnt[0]_i_3_n_0
    SLICE_X0Y11          LUT2 (Prop_lut2_I1_O)        0.124     9.490 r  driver_seg_4/clk_en0/sig_cnt[0]_i_1/O
                         net (fo=31, routed)          1.208    10.698    driver_seg_4/clk_en0/sig_cnt[0]_i_1_n_0
    SLICE_X1Y2           FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.523    14.895    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[10]/C
                         clock pessimism              0.273    15.168    
                         clock uncertainty           -0.035    15.132    
    SLICE_X1Y2           FDRE (Setup_fdre_C_R)       -0.429    14.703    driver_seg_4/clk_en0/sig_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                         -10.698    
  -------------------------------------------------------------------
                         slack                                  4.006    

Slack (MET) :             4.006ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/sig_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/sig_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.505ns  (logic 1.076ns (19.546%)  route 4.429ns (80.454%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.641     5.193    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y1           FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456     5.649 r  driver_seg_4/clk_en0/sig_cnt_reg[5]/Q
                         net (fo=2, routed)           0.876     6.525    driver_seg_4/clk_en0/sig_cnt_reg[5]
    SLICE_X0Y0           LUT4 (Prop_lut4_I0_O)        0.124     6.649 r  driver_seg_4/clk_en0/sig_cnt[0]_i_11/O
                         net (fo=1, routed)           0.582     7.231    driver_seg_4/clk_en0/sig_cnt[0]_i_11_n_0
    SLICE_X2Y2           LUT6 (Prop_lut6_I5_O)        0.124     7.355 r  driver_seg_4/clk_en0/sig_cnt[0]_i_8/O
                         net (fo=1, routed)           0.514     7.869    driver_seg_4/clk_en0/sig_cnt[0]_i_8_n_0
    SLICE_X2Y4           LUT6 (Prop_lut6_I3_O)        0.124     7.993 r  driver_seg_4/clk_en0/sig_cnt[0]_i_5/O
                         net (fo=1, routed)           0.449     8.442    driver_seg_4/clk_en0/sig_cnt[0]_i_5_n_0
    SLICE_X2Y7           LUT6 (Prop_lut6_I0_O)        0.124     8.566 r  driver_seg_4/clk_en0/sig_cnt[0]_i_3/O
                         net (fo=2, routed)           0.800     9.366    driver_seg_4/clk_en0/sig_cnt[0]_i_3_n_0
    SLICE_X0Y11          LUT2 (Prop_lut2_I1_O)        0.124     9.490 r  driver_seg_4/clk_en0/sig_cnt[0]_i_1/O
                         net (fo=31, routed)          1.208    10.698    driver_seg_4/clk_en0/sig_cnt[0]_i_1_n_0
    SLICE_X1Y2           FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.523    14.895    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[11]/C
                         clock pessimism              0.273    15.168    
                         clock uncertainty           -0.035    15.132    
    SLICE_X1Y2           FDRE (Setup_fdre_C_R)       -0.429    14.703    driver_seg_4/clk_en0/sig_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                         -10.698    
  -------------------------------------------------------------------
                         slack                                  4.006    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 clk_en1/sig_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en1/ce_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.401%)  route 0.132ns (41.599%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.564     1.477    clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y7          FDRE                                         r  clk_en1/sig_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  clk_en1/sig_cnt_reg[30]/Q
                         net (fo=3, routed)           0.132     1.751    clk_en1/sig_cnt_reg[30]
    SLICE_X36Y6          LUT5 (Prop_lut5_I2_O)        0.045     1.796 r  clk_en1/ce_i_1__1/O
                         net (fo=1, routed)           0.000     1.796    clk_en1/ce_i_1__1_n_0
    SLICE_X36Y6          FDRE                                         r  clk_en1/ce_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.834     1.992    clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y6          FDRE                                         r  clk_en1/ce_reg/C
                         clock pessimism             -0.498     1.494    
    SLICE_X36Y6          FDRE (Hold_fdre_C_D)         0.091     1.585    clk_en1/ce_reg
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 driver_seg_4/bin_cnt0/sig_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/dig_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.189ns (48.149%)  route 0.204ns (51.851%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.564     1.477    driver_seg_4/bin_cnt0/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y15         FDRE                                         r  driver_seg_4/bin_cnt0/sig_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y15         FDRE (Prop_fdre_C_Q)         0.141     1.618 f  driver_seg_4/bin_cnt0/sig_cnt_reg[2]/Q
                         net (fo=15, routed)          0.204     1.822    driver_seg_4/bin_cnt0/sig_cnt_reg_n_0_[2]
    SLICE_X14Y16         LUT3 (Prop_lut3_I0_O)        0.048     1.870 r  driver_seg_4/bin_cnt0/dig[7]_i_1/O
                         net (fo=1, routed)           0.000     1.870    driver_seg_4/p_0_in[7]
    SLICE_X14Y16         FDSE                                         r  driver_seg_4/dig_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.831     1.989    driver_seg_4/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y16         FDSE                                         r  driver_seg_4/dig_reg[7]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X14Y16         FDSE (Hold_fdse_C_D)         0.131     1.621    driver_seg_4/dig_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/sig_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/sig_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.251ns (70.670%)  route 0.104ns (29.330%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.598     1.511    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.141     1.652 r  driver_seg_4/clk_en0/sig_cnt_reg[1]/Q
                         net (fo=1, routed)           0.104     1.757    driver_seg_4/clk_en0/sig_cnt_reg_n_0_[1]
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.867 r  driver_seg_4/clk_en0/sig_cnt_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.867    driver_seg_4/clk_en0/sig_cnt_reg[0]_i_2_n_6
    SLICE_X1Y0           FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.869     2.027    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[1]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X1Y0           FDRE (Hold_fdre_C_D)         0.105     1.616    driver_seg_4/clk_en0/sig_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 driver_seg_4/bin_cnt0/sig_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/dig_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.750%)  route 0.204ns (52.250%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.564     1.477    driver_seg_4/bin_cnt0/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y15         FDRE                                         r  driver_seg_4/bin_cnt0/sig_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y15         FDRE (Prop_fdre_C_Q)         0.141     1.618 f  driver_seg_4/bin_cnt0/sig_cnt_reg[2]/Q
                         net (fo=15, routed)          0.204     1.822    driver_seg_4/bin_cnt0/sig_cnt_reg_n_0_[2]
    SLICE_X14Y16         LUT3 (Prop_lut3_I2_O)        0.045     1.867 r  driver_seg_4/bin_cnt0/dig[4]_i_1/O
                         net (fo=1, routed)           0.000     1.867    driver_seg_4/p_0_in[4]
    SLICE_X14Y16         FDSE                                         r  driver_seg_4/dig_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.831     1.989    driver_seg_4/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y16         FDSE                                         r  driver_seg_4/dig_reg[4]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X14Y16         FDSE (Hold_fdse_C_D)         0.120     1.610    driver_seg_4/dig_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 clk_en2/sig_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en2/sig_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.274ns (69.889%)  route 0.118ns (30.111%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.567     1.480    clk_en2/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y0          FDRE                                         r  clk_en2/sig_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y0          FDRE (Prop_fdre_C_Q)         0.164     1.644 r  clk_en2/sig_cnt_reg[2]/Q
                         net (fo=2, routed)           0.118     1.762    clk_en2/sig_cnt_reg[2]
    SLICE_X46Y0          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.872 r  clk_en2/sig_cnt_reg[0]_i_2__1/O[2]
                         net (fo=1, routed)           0.000     1.872    clk_en2/sig_cnt_reg[0]_i_2__1_n_5
    SLICE_X46Y0          FDRE                                         r  clk_en2/sig_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.837     1.995    clk_en2/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y0          FDRE                                         r  clk_en2/sig_cnt_reg[2]/C
                         clock pessimism             -0.515     1.480    
    SLICE_X46Y0          FDRE (Hold_fdre_C_D)         0.134     1.614    clk_en2/sig_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/sig_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/sig_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.598     1.511    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.141     1.652 r  driver_seg_4/clk_en0/sig_cnt_reg[3]/Q
                         net (fo=2, routed)           0.117     1.770    driver_seg_4/clk_en0/sig_cnt_reg[3]
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  driver_seg_4/clk_en0/sig_cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.878    driver_seg_4/clk_en0/sig_cnt_reg[0]_i_2_n_4
    SLICE_X1Y0           FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.869     2.027    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[3]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X1Y0           FDRE (Hold_fdre_C_D)         0.105     1.616    driver_seg_4/clk_en0/sig_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_en1/sig_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en1/sig_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.565     1.478    clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y3          FDRE                                         r  clk_en1/sig_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clk_en1/sig_cnt_reg[15]/Q
                         net (fo=2, routed)           0.117     1.737    clk_en1/sig_cnt_reg[15]
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  clk_en1/sig_cnt_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.845    clk_en1/sig_cnt_reg[12]_i_1__0_n_4
    SLICE_X37Y3          FDRE                                         r  clk_en1/sig_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.834     1.992    clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y3          FDRE                                         r  clk_en1/sig_cnt_reg[15]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X37Y3          FDRE (Hold_fdre_C_D)         0.105     1.583    clk_en1/sig_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_en1/sig_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en1/sig_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.251ns (68.528%)  route 0.115ns (31.472%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.566     1.479    clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y0          FDRE                                         r  clk_en1/sig_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y0          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  clk_en1/sig_cnt_reg[1]/Q
                         net (fo=2, routed)           0.115     1.736    clk_en1/sig_cnt_reg[1]
    SLICE_X37Y0          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.846 r  clk_en1/sig_cnt_reg[0]_i_2__0/O[1]
                         net (fo=1, routed)           0.000     1.846    clk_en1/sig_cnt_reg[0]_i_2__0_n_6
    SLICE_X37Y0          FDRE                                         r  clk_en1/sig_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.835     1.993    clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y0          FDRE                                         r  clk_en1/sig_cnt_reg[1]/C
                         clock pessimism             -0.514     1.479    
    SLICE_X37Y0          FDRE (Hold_fdre_C_D)         0.105     1.584    clk_en1/sig_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_en1/sig_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en1/sig_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.252ns (68.801%)  route 0.114ns (31.199%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.566     1.479    clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y0          FDRE                                         r  clk_en1/sig_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y0          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  clk_en1/sig_cnt_reg[2]/Q
                         net (fo=2, routed)           0.114     1.735    clk_en1/sig_cnt_reg[2]
    SLICE_X37Y0          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.846 r  clk_en1/sig_cnt_reg[0]_i_2__0/O[2]
                         net (fo=1, routed)           0.000     1.846    clk_en1/sig_cnt_reg[0]_i_2__0_n_5
    SLICE_X37Y0          FDRE                                         r  clk_en1/sig_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.835     1.993    clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y0          FDRE                                         r  clk_en1/sig_cnt_reg[2]/C
                         clock pessimism             -0.514     1.479    
    SLICE_X37Y0          FDRE (Hold_fdre_C_D)         0.105     1.584    clk_en1/sig_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/sig_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/sig_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.252ns (68.801%)  route 0.114ns (31.199%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.598     1.511    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.141     1.652 r  driver_seg_4/clk_en0/sig_cnt_reg[2]/Q
                         net (fo=2, routed)           0.114     1.767    driver_seg_4/clk_en0/sig_cnt_reg[2]
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.878 r  driver_seg_4/clk_en0/sig_cnt_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.878    driver_seg_4/clk_en0/sig_cnt_reg[0]_i_2_n_5
    SLICE_X1Y0           FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.869     2.027    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[2]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X1Y0           FDRE (Hold_fdre_C_D)         0.105     1.616    driver_seg_4/clk_en0/sig_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y6     clk_en1/ce_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y0     clk_en1/sig_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y2     clk_en1/sig_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y2     clk_en1/sig_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y3     clk_en1/sig_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y3     clk_en1/sig_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y3     clk_en1/sig_cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y3     clk_en1/sig_cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y4     clk_en1/sig_cnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14     driver_seg_4/clk_en0/ce_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y0      driver_seg_4/clk_en0/sig_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y2      driver_seg_4/clk_en0/sig_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y2      driver_seg_4/clk_en0/sig_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y3      driver_seg_4/clk_en0/sig_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y3      driver_seg_4/clk_en0/sig_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y3      driver_seg_4/clk_en0/sig_cnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y3      driver_seg_4/clk_en0/sig_cnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4      driver_seg_4/clk_en0/sig_cnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4      driver_seg_4/clk_en0/sig_cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y0     clk_en1/sig_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y2     clk_en1/sig_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y2     clk_en1/sig_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y0     clk_en1/sig_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y0     clk_en1/sig_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y0     clk_en1/sig_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y1     clk_en1/sig_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y1     clk_en1/sig_cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y1     clk_en1/sig_cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y1     clk_en1/sig_cnt_reg[7]/C



